
Project_TCS34725.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a024  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f0  0800a1f4  0800a1f4  0000b1f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a5e4  0800a5e4  0000c068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a5e4  0800a5e4  0000b5e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a5ec  0800a5ec  0000c068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a5ec  0800a5ec  0000b5ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a5f0  0800a5f0  0000b5f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  0800a5f4  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000026ec  20000068  0800a65c  0000c068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002754  0800a65c  0000c754  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c068  2**0
                  CONTENTS, READONLY
 12 .debug_info   000149a1  00000000  00000000  0000c098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000031a3  00000000  00000000  00020a39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001170  00000000  00000000  00023be0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000dcb  00000000  00000000  00024d50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023b92  00000000  00000000  00025b1b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017d30  00000000  00000000  000496ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d4a13  00000000  00000000  000613dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00135df0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004e5c  00000000  00000000  00135e34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  0013ac90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000068 	.word	0x20000068
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800a1dc 	.word	0x0800a1dc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000006c 	.word	0x2000006c
 800020c:	0800a1dc 	.word	0x0800a1dc

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002f4:	f000 b988 	b.w	8000608 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	468e      	mov	lr, r1
 8000318:	4604      	mov	r4, r0
 800031a:	4688      	mov	r8, r1
 800031c:	2b00      	cmp	r3, #0
 800031e:	d14a      	bne.n	80003b6 <__udivmoddi4+0xa6>
 8000320:	428a      	cmp	r2, r1
 8000322:	4617      	mov	r7, r2
 8000324:	d962      	bls.n	80003ec <__udivmoddi4+0xdc>
 8000326:	fab2 f682 	clz	r6, r2
 800032a:	b14e      	cbz	r6, 8000340 <__udivmoddi4+0x30>
 800032c:	f1c6 0320 	rsb	r3, r6, #32
 8000330:	fa01 f806 	lsl.w	r8, r1, r6
 8000334:	fa20 f303 	lsr.w	r3, r0, r3
 8000338:	40b7      	lsls	r7, r6
 800033a:	ea43 0808 	orr.w	r8, r3, r8
 800033e:	40b4      	lsls	r4, r6
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	fa1f fc87 	uxth.w	ip, r7
 8000348:	fbb8 f1fe 	udiv	r1, r8, lr
 800034c:	0c23      	lsrs	r3, r4, #16
 800034e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000352:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000356:	fb01 f20c 	mul.w	r2, r1, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0x62>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000364:	f080 80ea 	bcs.w	800053c <__udivmoddi4+0x22c>
 8000368:	429a      	cmp	r2, r3
 800036a:	f240 80e7 	bls.w	800053c <__udivmoddi4+0x22c>
 800036e:	3902      	subs	r1, #2
 8000370:	443b      	add	r3, r7
 8000372:	1a9a      	subs	r2, r3, r2
 8000374:	b2a3      	uxth	r3, r4
 8000376:	fbb2 f0fe 	udiv	r0, r2, lr
 800037a:	fb0e 2210 	mls	r2, lr, r0, r2
 800037e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000382:	fb00 fc0c 	mul.w	ip, r0, ip
 8000386:	459c      	cmp	ip, r3
 8000388:	d909      	bls.n	800039e <__udivmoddi4+0x8e>
 800038a:	18fb      	adds	r3, r7, r3
 800038c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000390:	f080 80d6 	bcs.w	8000540 <__udivmoddi4+0x230>
 8000394:	459c      	cmp	ip, r3
 8000396:	f240 80d3 	bls.w	8000540 <__udivmoddi4+0x230>
 800039a:	443b      	add	r3, r7
 800039c:	3802      	subs	r0, #2
 800039e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003a2:	eba3 030c 	sub.w	r3, r3, ip
 80003a6:	2100      	movs	r1, #0
 80003a8:	b11d      	cbz	r5, 80003b2 <__udivmoddi4+0xa2>
 80003aa:	40f3      	lsrs	r3, r6
 80003ac:	2200      	movs	r2, #0
 80003ae:	e9c5 3200 	strd	r3, r2, [r5]
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d905      	bls.n	80003c6 <__udivmoddi4+0xb6>
 80003ba:	b10d      	cbz	r5, 80003c0 <__udivmoddi4+0xb0>
 80003bc:	e9c5 0100 	strd	r0, r1, [r5]
 80003c0:	2100      	movs	r1, #0
 80003c2:	4608      	mov	r0, r1
 80003c4:	e7f5      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003c6:	fab3 f183 	clz	r1, r3
 80003ca:	2900      	cmp	r1, #0
 80003cc:	d146      	bne.n	800045c <__udivmoddi4+0x14c>
 80003ce:	4573      	cmp	r3, lr
 80003d0:	d302      	bcc.n	80003d8 <__udivmoddi4+0xc8>
 80003d2:	4282      	cmp	r2, r0
 80003d4:	f200 8105 	bhi.w	80005e2 <__udivmoddi4+0x2d2>
 80003d8:	1a84      	subs	r4, r0, r2
 80003da:	eb6e 0203 	sbc.w	r2, lr, r3
 80003de:	2001      	movs	r0, #1
 80003e0:	4690      	mov	r8, r2
 80003e2:	2d00      	cmp	r5, #0
 80003e4:	d0e5      	beq.n	80003b2 <__udivmoddi4+0xa2>
 80003e6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ea:	e7e2      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003ec:	2a00      	cmp	r2, #0
 80003ee:	f000 8090 	beq.w	8000512 <__udivmoddi4+0x202>
 80003f2:	fab2 f682 	clz	r6, r2
 80003f6:	2e00      	cmp	r6, #0
 80003f8:	f040 80a4 	bne.w	8000544 <__udivmoddi4+0x234>
 80003fc:	1a8a      	subs	r2, r1, r2
 80003fe:	0c03      	lsrs	r3, r0, #16
 8000400:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000404:	b280      	uxth	r0, r0
 8000406:	b2bc      	uxth	r4, r7
 8000408:	2101      	movs	r1, #1
 800040a:	fbb2 fcfe 	udiv	ip, r2, lr
 800040e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000412:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000416:	fb04 f20c 	mul.w	r2, r4, ip
 800041a:	429a      	cmp	r2, r3
 800041c:	d907      	bls.n	800042e <__udivmoddi4+0x11e>
 800041e:	18fb      	adds	r3, r7, r3
 8000420:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000424:	d202      	bcs.n	800042c <__udivmoddi4+0x11c>
 8000426:	429a      	cmp	r2, r3
 8000428:	f200 80e0 	bhi.w	80005ec <__udivmoddi4+0x2dc>
 800042c:	46c4      	mov	ip, r8
 800042e:	1a9b      	subs	r3, r3, r2
 8000430:	fbb3 f2fe 	udiv	r2, r3, lr
 8000434:	fb0e 3312 	mls	r3, lr, r2, r3
 8000438:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800043c:	fb02 f404 	mul.w	r4, r2, r4
 8000440:	429c      	cmp	r4, r3
 8000442:	d907      	bls.n	8000454 <__udivmoddi4+0x144>
 8000444:	18fb      	adds	r3, r7, r3
 8000446:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800044a:	d202      	bcs.n	8000452 <__udivmoddi4+0x142>
 800044c:	429c      	cmp	r4, r3
 800044e:	f200 80ca 	bhi.w	80005e6 <__udivmoddi4+0x2d6>
 8000452:	4602      	mov	r2, r0
 8000454:	1b1b      	subs	r3, r3, r4
 8000456:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800045a:	e7a5      	b.n	80003a8 <__udivmoddi4+0x98>
 800045c:	f1c1 0620 	rsb	r6, r1, #32
 8000460:	408b      	lsls	r3, r1
 8000462:	fa22 f706 	lsr.w	r7, r2, r6
 8000466:	431f      	orrs	r7, r3
 8000468:	fa0e f401 	lsl.w	r4, lr, r1
 800046c:	fa20 f306 	lsr.w	r3, r0, r6
 8000470:	fa2e fe06 	lsr.w	lr, lr, r6
 8000474:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000478:	4323      	orrs	r3, r4
 800047a:	fa00 f801 	lsl.w	r8, r0, r1
 800047e:	fa1f fc87 	uxth.w	ip, r7
 8000482:	fbbe f0f9 	udiv	r0, lr, r9
 8000486:	0c1c      	lsrs	r4, r3, #16
 8000488:	fb09 ee10 	mls	lr, r9, r0, lr
 800048c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000490:	fb00 fe0c 	mul.w	lr, r0, ip
 8000494:	45a6      	cmp	lr, r4
 8000496:	fa02 f201 	lsl.w	r2, r2, r1
 800049a:	d909      	bls.n	80004b0 <__udivmoddi4+0x1a0>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80004a2:	f080 809c 	bcs.w	80005de <__udivmoddi4+0x2ce>
 80004a6:	45a6      	cmp	lr, r4
 80004a8:	f240 8099 	bls.w	80005de <__udivmoddi4+0x2ce>
 80004ac:	3802      	subs	r0, #2
 80004ae:	443c      	add	r4, r7
 80004b0:	eba4 040e 	sub.w	r4, r4, lr
 80004b4:	fa1f fe83 	uxth.w	lr, r3
 80004b8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004bc:	fb09 4413 	mls	r4, r9, r3, r4
 80004c0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004c4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c8:	45a4      	cmp	ip, r4
 80004ca:	d908      	bls.n	80004de <__udivmoddi4+0x1ce>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004d2:	f080 8082 	bcs.w	80005da <__udivmoddi4+0x2ca>
 80004d6:	45a4      	cmp	ip, r4
 80004d8:	d97f      	bls.n	80005da <__udivmoddi4+0x2ca>
 80004da:	3b02      	subs	r3, #2
 80004dc:	443c      	add	r4, r7
 80004de:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004e2:	eba4 040c 	sub.w	r4, r4, ip
 80004e6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ea:	4564      	cmp	r4, ip
 80004ec:	4673      	mov	r3, lr
 80004ee:	46e1      	mov	r9, ip
 80004f0:	d362      	bcc.n	80005b8 <__udivmoddi4+0x2a8>
 80004f2:	d05f      	beq.n	80005b4 <__udivmoddi4+0x2a4>
 80004f4:	b15d      	cbz	r5, 800050e <__udivmoddi4+0x1fe>
 80004f6:	ebb8 0203 	subs.w	r2, r8, r3
 80004fa:	eb64 0409 	sbc.w	r4, r4, r9
 80004fe:	fa04 f606 	lsl.w	r6, r4, r6
 8000502:	fa22 f301 	lsr.w	r3, r2, r1
 8000506:	431e      	orrs	r6, r3
 8000508:	40cc      	lsrs	r4, r1
 800050a:	e9c5 6400 	strd	r6, r4, [r5]
 800050e:	2100      	movs	r1, #0
 8000510:	e74f      	b.n	80003b2 <__udivmoddi4+0xa2>
 8000512:	fbb1 fcf2 	udiv	ip, r1, r2
 8000516:	0c01      	lsrs	r1, r0, #16
 8000518:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800051c:	b280      	uxth	r0, r0
 800051e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000522:	463b      	mov	r3, r7
 8000524:	4638      	mov	r0, r7
 8000526:	463c      	mov	r4, r7
 8000528:	46b8      	mov	r8, r7
 800052a:	46be      	mov	lr, r7
 800052c:	2620      	movs	r6, #32
 800052e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000532:	eba2 0208 	sub.w	r2, r2, r8
 8000536:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800053a:	e766      	b.n	800040a <__udivmoddi4+0xfa>
 800053c:	4601      	mov	r1, r0
 800053e:	e718      	b.n	8000372 <__udivmoddi4+0x62>
 8000540:	4610      	mov	r0, r2
 8000542:	e72c      	b.n	800039e <__udivmoddi4+0x8e>
 8000544:	f1c6 0220 	rsb	r2, r6, #32
 8000548:	fa2e f302 	lsr.w	r3, lr, r2
 800054c:	40b7      	lsls	r7, r6
 800054e:	40b1      	lsls	r1, r6
 8000550:	fa20 f202 	lsr.w	r2, r0, r2
 8000554:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000558:	430a      	orrs	r2, r1
 800055a:	fbb3 f8fe 	udiv	r8, r3, lr
 800055e:	b2bc      	uxth	r4, r7
 8000560:	fb0e 3318 	mls	r3, lr, r8, r3
 8000564:	0c11      	lsrs	r1, r2, #16
 8000566:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800056a:	fb08 f904 	mul.w	r9, r8, r4
 800056e:	40b0      	lsls	r0, r6
 8000570:	4589      	cmp	r9, r1
 8000572:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000576:	b280      	uxth	r0, r0
 8000578:	d93e      	bls.n	80005f8 <__udivmoddi4+0x2e8>
 800057a:	1879      	adds	r1, r7, r1
 800057c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000580:	d201      	bcs.n	8000586 <__udivmoddi4+0x276>
 8000582:	4589      	cmp	r9, r1
 8000584:	d81f      	bhi.n	80005c6 <__udivmoddi4+0x2b6>
 8000586:	eba1 0109 	sub.w	r1, r1, r9
 800058a:	fbb1 f9fe 	udiv	r9, r1, lr
 800058e:	fb09 f804 	mul.w	r8, r9, r4
 8000592:	fb0e 1119 	mls	r1, lr, r9, r1
 8000596:	b292      	uxth	r2, r2
 8000598:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800059c:	4542      	cmp	r2, r8
 800059e:	d229      	bcs.n	80005f4 <__udivmoddi4+0x2e4>
 80005a0:	18ba      	adds	r2, r7, r2
 80005a2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80005a6:	d2c4      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005a8:	4542      	cmp	r2, r8
 80005aa:	d2c2      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005ac:	f1a9 0102 	sub.w	r1, r9, #2
 80005b0:	443a      	add	r2, r7
 80005b2:	e7be      	b.n	8000532 <__udivmoddi4+0x222>
 80005b4:	45f0      	cmp	r8, lr
 80005b6:	d29d      	bcs.n	80004f4 <__udivmoddi4+0x1e4>
 80005b8:	ebbe 0302 	subs.w	r3, lr, r2
 80005bc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005c0:	3801      	subs	r0, #1
 80005c2:	46e1      	mov	r9, ip
 80005c4:	e796      	b.n	80004f4 <__udivmoddi4+0x1e4>
 80005c6:	eba7 0909 	sub.w	r9, r7, r9
 80005ca:	4449      	add	r1, r9
 80005cc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005d0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d4:	fb09 f804 	mul.w	r8, r9, r4
 80005d8:	e7db      	b.n	8000592 <__udivmoddi4+0x282>
 80005da:	4673      	mov	r3, lr
 80005dc:	e77f      	b.n	80004de <__udivmoddi4+0x1ce>
 80005de:	4650      	mov	r0, sl
 80005e0:	e766      	b.n	80004b0 <__udivmoddi4+0x1a0>
 80005e2:	4608      	mov	r0, r1
 80005e4:	e6fd      	b.n	80003e2 <__udivmoddi4+0xd2>
 80005e6:	443b      	add	r3, r7
 80005e8:	3a02      	subs	r2, #2
 80005ea:	e733      	b.n	8000454 <__udivmoddi4+0x144>
 80005ec:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f0:	443b      	add	r3, r7
 80005f2:	e71c      	b.n	800042e <__udivmoddi4+0x11e>
 80005f4:	4649      	mov	r1, r9
 80005f6:	e79c      	b.n	8000532 <__udivmoddi4+0x222>
 80005f8:	eba1 0109 	sub.w	r1, r1, r9
 80005fc:	46c4      	mov	ip, r8
 80005fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000602:	fb09 f804 	mul.w	r8, r9, r4
 8000606:	e7c4      	b.n	8000592 <__udivmoddi4+0x282>

08000608 <__aeabi_idiv0>:
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop

0800060c <UART_RX_IsEmpty>:
volatile int UART_TX_Empty = 0;
volatile int UART_TX_Busy = 0;
volatile int UART_RX_Empty = 0;
volatile int UART_RX_Busy = 0;

uint8_t UART_RX_IsEmpty(void) {
 800060c:	b480      	push	{r7}
 800060e:	af00      	add	r7, sp, #0
	return (UART_RX_Empty == UART_RX_Busy);
 8000610:	4b06      	ldr	r3, [pc, #24]	@ (800062c <UART_RX_IsEmpty+0x20>)
 8000612:	681a      	ldr	r2, [r3, #0]
 8000614:	4b06      	ldr	r3, [pc, #24]	@ (8000630 <UART_RX_IsEmpty+0x24>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	429a      	cmp	r2, r3
 800061a:	bf0c      	ite	eq
 800061c:	2301      	moveq	r3, #1
 800061e:	2300      	movne	r3, #0
 8000620:	b2db      	uxtb	r3, r3
}
 8000622:	4618      	mov	r0, r3
 8000624:	46bd      	mov	sp, r7
 8000626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062a:	4770      	bx	lr
 800062c:	200006f4 	.word	0x200006f4
 8000630:	200006f8 	.word	0x200006f8

08000634 <UART_RX_GetChar>:

int16_t UART_RX_GetChar(void) {
 8000634:	b580      	push	{r7, lr}
 8000636:	b082      	sub	sp, #8
 8000638:	af00      	add	r7, sp, #0
	int16_t tmp;
	if (!UART_RX_IsEmpty()) {
 800063a:	f7ff ffe7 	bl	800060c <UART_RX_IsEmpty>
 800063e:	4603      	mov	r3, r0
 8000640:	2b00      	cmp	r3, #0
 8000642:	d113      	bne.n	800066c <UART_RX_GetChar+0x38>
		tmp = UART_RxBuf[UART_RX_Busy];
 8000644:	4b0c      	ldr	r3, [pc, #48]	@ (8000678 <UART_RX_GetChar+0x44>)
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	4a0c      	ldr	r2, [pc, #48]	@ (800067c <UART_RX_GetChar+0x48>)
 800064a:	5cd3      	ldrb	r3, [r2, r3]
 800064c:	80fb      	strh	r3, [r7, #6]
		UART_RX_Busy = (UART_RX_Busy + 1) % UART_RXBUF_LEN;
 800064e:	4b0a      	ldr	r3, [pc, #40]	@ (8000678 <UART_RX_GetChar+0x44>)
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	3301      	adds	r3, #1
 8000654:	425a      	negs	r2, r3
 8000656:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800065a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800065e:	bf58      	it	pl
 8000660:	4253      	negpl	r3, r2
 8000662:	4a05      	ldr	r2, [pc, #20]	@ (8000678 <UART_RX_GetChar+0x44>)
 8000664:	6013      	str	r3, [r2, #0]
		return tmp;
 8000666:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800066a:	e001      	b.n	8000670 <UART_RX_GetChar+0x3c>
	} else {
		return -1;
 800066c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
	}
}
 8000670:	4618      	mov	r0, r3
 8000672:	3708      	adds	r7, #8
 8000674:	46bd      	mov	sp, r7
 8000676:	bd80      	pop	{r7, pc}
 8000678:	200006f8 	.word	0x200006f8
 800067c:	2000066c 	.word	0x2000066c

08000680 <UART_TX_FSend>:

void UART_TX_FSend(char *format, ...) {
 8000680:	b40f      	push	{r0, r1, r2, r3}
 8000682:	b580      	push	{r7, lr}
 8000684:	b0a4      	sub	sp, #144	@ 0x90
 8000686:	af00      	add	r7, sp, #0
	char tmp_rs[128];
	int i;
	volatile int idx;
	va_list arglist;
	va_start(arglist, format);
 8000688:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800068c:	607b      	str	r3, [r7, #4]
	vsprintf(tmp_rs, format, arglist);
 800068e:	f107 030c 	add.w	r3, r7, #12
 8000692:	687a      	ldr	r2, [r7, #4]
 8000694:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 8000698:	4618      	mov	r0, r3
 800069a:	f009 f903 	bl	80098a4 <vsiprintf>
	va_end(arglist);
	idx = UART_TX_Empty;
 800069e:	4b2f      	ldr	r3, [pc, #188]	@ (800075c <UART_TX_FSend+0xdc>)
 80006a0:	681b      	ldr	r3, [r3, #0]
 80006a2:	60bb      	str	r3, [r7, #8]
	for (i = 0; i < strlen(tmp_rs); i++) {
 80006a4:	2300      	movs	r3, #0
 80006a6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80006aa:	e016      	b.n	80006da <UART_TX_FSend+0x5a>
		UART_TxBuf[idx] = tmp_rs[i];
 80006ac:	68bb      	ldr	r3, [r7, #8]
 80006ae:	f107 010c 	add.w	r1, r7, #12
 80006b2:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 80006b6:	440a      	add	r2, r1
 80006b8:	7811      	ldrb	r1, [r2, #0]
 80006ba:	4a29      	ldr	r2, [pc, #164]	@ (8000760 <UART_TX_FSend+0xe0>)
 80006bc:	54d1      	strb	r1, [r2, r3]
		idx++;
 80006be:	68bb      	ldr	r3, [r7, #8]
 80006c0:	3301      	adds	r3, #1
 80006c2:	60bb      	str	r3, [r7, #8]
		if (idx >= UART_TXBUF_LEN)
 80006c4:	68bb      	ldr	r3, [r7, #8]
 80006c6:	f5b3 6fbd 	cmp.w	r3, #1512	@ 0x5e8
 80006ca:	db01      	blt.n	80006d0 <UART_TX_FSend+0x50>
			idx = 0;
 80006cc:	2300      	movs	r3, #0
 80006ce:	60bb      	str	r3, [r7, #8]
	for (i = 0; i < strlen(tmp_rs); i++) {
 80006d0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80006d4:	3301      	adds	r3, #1
 80006d6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80006da:	f107 030c 	add.w	r3, r7, #12
 80006de:	4618      	mov	r0, r3
 80006e0:	f7ff fda0 	bl	8000224 <strlen>
 80006e4:	4602      	mov	r2, r0
 80006e6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80006ea:	429a      	cmp	r2, r3
 80006ec:	d8de      	bhi.n	80006ac <UART_TX_FSend+0x2c>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006ee:	b672      	cpsid	i
}
 80006f0:	bf00      	nop
	}
	__disable_irq();
	if ((UART_TX_Empty == UART_TX_Busy) && (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_TXE) == SET)) {
 80006f2:	4b1a      	ldr	r3, [pc, #104]	@ (800075c <UART_TX_FSend+0xdc>)
 80006f4:	681a      	ldr	r2, [r3, #0]
 80006f6:	4b1b      	ldr	r3, [pc, #108]	@ (8000764 <UART_TX_FSend+0xe4>)
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	429a      	cmp	r2, r3
 80006fc:	d122      	bne.n	8000744 <UART_TX_FSend+0xc4>
 80006fe:	4b1a      	ldr	r3, [pc, #104]	@ (8000768 <UART_TX_FSend+0xe8>)
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000708:	2b80      	cmp	r3, #128	@ 0x80
 800070a:	d11b      	bne.n	8000744 <UART_TX_FSend+0xc4>
		UART_TX_Empty = idx;
 800070c:	68bb      	ldr	r3, [r7, #8]
 800070e:	4a13      	ldr	r2, [pc, #76]	@ (800075c <UART_TX_FSend+0xdc>)
 8000710:	6013      	str	r3, [r2, #0]
		uint8_t tmp = UART_TxBuf[UART_TX_Busy];
 8000712:	4b14      	ldr	r3, [pc, #80]	@ (8000764 <UART_TX_FSend+0xe4>)
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	4a12      	ldr	r2, [pc, #72]	@ (8000760 <UART_TX_FSend+0xe0>)
 8000718:	5cd3      	ldrb	r3, [r2, r3]
 800071a:	70fb      	strb	r3, [r7, #3]
		UART_TX_Busy++;
 800071c:	4b11      	ldr	r3, [pc, #68]	@ (8000764 <UART_TX_FSend+0xe4>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	3301      	adds	r3, #1
 8000722:	4a10      	ldr	r2, [pc, #64]	@ (8000764 <UART_TX_FSend+0xe4>)
 8000724:	6013      	str	r3, [r2, #0]
		if (UART_TX_Busy >= UART_TXBUF_LEN)
 8000726:	4b0f      	ldr	r3, [pc, #60]	@ (8000764 <UART_TX_FSend+0xe4>)
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	f5b3 6fbd 	cmp.w	r3, #1512	@ 0x5e8
 800072e:	db02      	blt.n	8000736 <UART_TX_FSend+0xb6>
			UART_TX_Busy = 0;
 8000730:	4b0c      	ldr	r3, [pc, #48]	@ (8000764 <UART_TX_FSend+0xe4>)
 8000732:	2200      	movs	r2, #0
 8000734:	601a      	str	r2, [r3, #0]
		HAL_UART_Transmit_IT(&huart2, &tmp, 1);
 8000736:	1cfb      	adds	r3, r7, #3
 8000738:	2201      	movs	r2, #1
 800073a:	4619      	mov	r1, r3
 800073c:	480a      	ldr	r0, [pc, #40]	@ (8000768 <UART_TX_FSend+0xe8>)
 800073e:	f008 f8df 	bl	8008900 <HAL_UART_Transmit_IT>
	if ((UART_TX_Empty == UART_TX_Busy) && (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_TXE) == SET)) {
 8000742:	e002      	b.n	800074a <UART_TX_FSend+0xca>
	} else {
		UART_TX_Empty = idx;
 8000744:	68bb      	ldr	r3, [r7, #8]
 8000746:	4a05      	ldr	r2, [pc, #20]	@ (800075c <UART_TX_FSend+0xdc>)
 8000748:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800074a:	b662      	cpsie	i
}
 800074c:	bf00      	nop
	}
	__enable_irq();
}
 800074e:	bf00      	nop
 8000750:	3790      	adds	r7, #144	@ 0x90
 8000752:	46bd      	mov	sp, r7
 8000754:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000758:	b004      	add	sp, #16
 800075a:	4770      	bx	lr
 800075c:	200006ec 	.word	0x200006ec
 8000760:	20000084 	.word	0x20000084
 8000764:	200006f0 	.word	0x200006f0
 8000768:	200025c0 	.word	0x200025c0

0800076c <ColorBuffer_IsEmpty>:

/**
 * @brief Check if color buffer is empty
 * @return 1 if empty, 0 otherwise
 */
uint8_t ColorBuffer_IsEmpty(void) {
 800076c:	b480      	push	{r7}
 800076e:	af00      	add	r7, sp, #0
    return (ColorBuffer_Count == 0);
 8000770:	4b05      	ldr	r3, [pc, #20]	@ (8000788 <ColorBuffer_IsEmpty+0x1c>)
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	2b00      	cmp	r3, #0
 8000776:	bf0c      	ite	eq
 8000778:	2301      	moveq	r3, #1
 800077a:	2300      	movne	r3, #0
 800077c:	b2db      	uxtb	r3, r3
}
 800077e:	4618      	mov	r0, r3
 8000780:	46bd      	mov	sp, r7
 8000782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000786:	4770      	bx	lr
 8000788:	20002324 	.word	0x20002324

0800078c <ColorBuffer_IsFull>:

/**
 * @brief Check if color buffer is full
 * @return 1 if full, 0 otherwise
 */
uint8_t ColorBuffer_IsFull(void) {
 800078c:	b480      	push	{r7}
 800078e:	af00      	add	r7, sp, #0
    return (ColorBuffer_Count == COLOR_BUFFER_SIZE);
 8000790:	4b06      	ldr	r3, [pc, #24]	@ (80007ac <ColorBuffer_IsFull+0x20>)
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 8000798:	bf0c      	ite	eq
 800079a:	2301      	moveq	r3, #1
 800079c:	2300      	movne	r3, #0
 800079e:	b2db      	uxtb	r3, r3
}
 80007a0:	4618      	mov	r0, r3
 80007a2:	46bd      	mov	sp, r7
 80007a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a8:	4770      	bx	lr
 80007aa:	bf00      	nop
 80007ac:	20002324 	.word	0x20002324

080007b0 <ColorBuffer_Put>:
 * @brief Add new color data entry to buffer
 * @param data Pointer to TCS34725_Data_t structure
 * @param timestamp Timestamp in milliseconds
 * @return 1 if successful, 0 if buffer is full
 */
uint8_t ColorBuffer_Put(TCS34725_Data_t *data, uint32_t timestamp) {
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b082      	sub	sp, #8
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	6078      	str	r0, [r7, #4]
 80007b8:	6039      	str	r1, [r7, #0]
    if (ColorBuffer_IsFull()) {
 80007ba:	f7ff ffe7 	bl	800078c <ColorBuffer_IsFull>
 80007be:	4603      	mov	r3, r0
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d001      	beq.n	80007c8 <ColorBuffer_Put+0x18>
        return 0; // Buffer is full
 80007c4:	2300      	movs	r3, #0
 80007c6:	e02e      	b.n	8000826 <ColorBuffer_Put+0x76>
  __ASM volatile ("cpsid i" : : : "memory");
 80007c8:	b672      	cpsid	i
}
 80007ca:	bf00      	nop
    }

    __disable_irq();
    ColorBuffer[ColorBuffer_Head].data = *data;
 80007cc:	4b18      	ldr	r3, [pc, #96]	@ (8000830 <ColorBuffer_Put+0x80>)
 80007ce:	681a      	ldr	r2, [r3, #0]
 80007d0:	4918      	ldr	r1, [pc, #96]	@ (8000834 <ColorBuffer_Put+0x84>)
 80007d2:	4613      	mov	r3, r2
 80007d4:	005b      	lsls	r3, r3, #1
 80007d6:	4413      	add	r3, r2
 80007d8:	009b      	lsls	r3, r3, #2
 80007da:	440b      	add	r3, r1
 80007dc:	687a      	ldr	r2, [r7, #4]
 80007de:	6810      	ldr	r0, [r2, #0]
 80007e0:	6851      	ldr	r1, [r2, #4]
 80007e2:	c303      	stmia	r3!, {r0, r1}
    ColorBuffer[ColorBuffer_Head].timestamp = timestamp;
 80007e4:	4b12      	ldr	r3, [pc, #72]	@ (8000830 <ColorBuffer_Put+0x80>)
 80007e6:	681a      	ldr	r2, [r3, #0]
 80007e8:	4912      	ldr	r1, [pc, #72]	@ (8000834 <ColorBuffer_Put+0x84>)
 80007ea:	4613      	mov	r3, r2
 80007ec:	005b      	lsls	r3, r3, #1
 80007ee:	4413      	add	r3, r2
 80007f0:	009b      	lsls	r3, r3, #2
 80007f2:	440b      	add	r3, r1
 80007f4:	3308      	adds	r3, #8
 80007f6:	683a      	ldr	r2, [r7, #0]
 80007f8:	601a      	str	r2, [r3, #0]
    ColorBuffer_Head = (ColorBuffer_Head + 1) % COLOR_BUFFER_SIZE;
 80007fa:	4b0d      	ldr	r3, [pc, #52]	@ (8000830 <ColorBuffer_Put+0x80>)
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	1c5a      	adds	r2, r3, #1
 8000800:	4b0d      	ldr	r3, [pc, #52]	@ (8000838 <ColorBuffer_Put+0x88>)
 8000802:	fba3 1302 	umull	r1, r3, r3, r2
 8000806:	099b      	lsrs	r3, r3, #6
 8000808:	f44f 7116 	mov.w	r1, #600	@ 0x258
 800080c:	fb01 f303 	mul.w	r3, r1, r3
 8000810:	1ad3      	subs	r3, r2, r3
 8000812:	4a07      	ldr	r2, [pc, #28]	@ (8000830 <ColorBuffer_Put+0x80>)
 8000814:	6013      	str	r3, [r2, #0]
    ColorBuffer_Count++;
 8000816:	4b09      	ldr	r3, [pc, #36]	@ (800083c <ColorBuffer_Put+0x8c>)
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	3301      	adds	r3, #1
 800081c:	4a07      	ldr	r2, [pc, #28]	@ (800083c <ColorBuffer_Put+0x8c>)
 800081e:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000820:	b662      	cpsie	i
}
 8000822:	bf00      	nop
    __enable_irq();

    return 1;
 8000824:	2301      	movs	r3, #1
}
 8000826:	4618      	mov	r0, r3
 8000828:	3708      	adds	r7, #8
 800082a:	46bd      	mov	sp, r7
 800082c:	bd80      	pop	{r7, pc}
 800082e:	bf00      	nop
 8000830:	2000231c 	.word	0x2000231c
 8000834:	200006fc 	.word	0x200006fc
 8000838:	1b4e81b5 	.word	0x1b4e81b5
 800083c:	20002324 	.word	0x20002324

08000840 <ColorBuffer_GetLatest>:

/**
 * @brief Get latest (most recent) color data entry
 * @return Pointer to ColorBufferEntry_t or NULL if buffer is empty
 */
ColorBufferEntry_t* ColorBuffer_GetLatest(void) {
 8000840:	b580      	push	{r7, lr}
 8000842:	b082      	sub	sp, #8
 8000844:	af00      	add	r7, sp, #0
    if (ColorBuffer_IsEmpty()) {
 8000846:	f7ff ff91 	bl	800076c <ColorBuffer_IsEmpty>
 800084a:	4603      	mov	r3, r0
 800084c:	2b00      	cmp	r3, #0
 800084e:	d001      	beq.n	8000854 <ColorBuffer_GetLatest+0x14>
        return NULL;
 8000850:	2300      	movs	r3, #0
 8000852:	e012      	b.n	800087a <ColorBuffer_GetLatest+0x3a>
    }

    // Latest entry is at head-1 position (circular buffer)
    uint32_t latest_index;
    if (ColorBuffer_Head == 0) {
 8000854:	4b0b      	ldr	r3, [pc, #44]	@ (8000884 <ColorBuffer_GetLatest+0x44>)
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	2b00      	cmp	r3, #0
 800085a:	d103      	bne.n	8000864 <ColorBuffer_GetLatest+0x24>
        latest_index = COLOR_BUFFER_SIZE - 1;
 800085c:	f240 2357 	movw	r3, #599	@ 0x257
 8000860:	607b      	str	r3, [r7, #4]
 8000862:	e003      	b.n	800086c <ColorBuffer_GetLatest+0x2c>
    } else {
        latest_index = ColorBuffer_Head - 1;
 8000864:	4b07      	ldr	r3, [pc, #28]	@ (8000884 <ColorBuffer_GetLatest+0x44>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	3b01      	subs	r3, #1
 800086a:	607b      	str	r3, [r7, #4]
    }

    return &ColorBuffer[latest_index];
 800086c:	687a      	ldr	r2, [r7, #4]
 800086e:	4613      	mov	r3, r2
 8000870:	005b      	lsls	r3, r3, #1
 8000872:	4413      	add	r3, r2
 8000874:	009b      	lsls	r3, r3, #2
 8000876:	4a04      	ldr	r2, [pc, #16]	@ (8000888 <ColorBuffer_GetLatest+0x48>)
 8000878:	4413      	add	r3, r2
}
 800087a:	4618      	mov	r0, r3
 800087c:	3708      	adds	r7, #8
 800087e:	46bd      	mov	sp, r7
 8000880:	bd80      	pop	{r7, pc}
 8000882:	bf00      	nop
 8000884:	2000231c 	.word	0x2000231c
 8000888:	200006fc 	.word	0x200006fc

0800088c <ColorBuffer_GetByTimeOffset>:
/**
 * @brief Get color data entry by time offset from current time
 * @param timeOffsetMs Time offset in milliseconds (0 = latest, higher = older)
 * @return Pointer to ColorBufferEntry_t or NULL if not found or out of range
 */
ColorBufferEntry_t* ColorBuffer_GetByTimeOffset(uint32_t timeOffsetMs) {
 800088c:	b580      	push	{r7, lr}
 800088e:	b088      	sub	sp, #32
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
    if (ColorBuffer_IsEmpty()) {
 8000894:	f7ff ff6a 	bl	800076c <ColorBuffer_IsEmpty>
 8000898:	4603      	mov	r3, r0
 800089a:	2b00      	cmp	r3, #0
 800089c:	d001      	beq.n	80008a2 <ColorBuffer_GetByTimeOffset+0x16>
        return NULL;
 800089e:	2300      	movs	r3, #0
 80008a0:	e059      	b.n	8000956 <ColorBuffer_GetByTimeOffset+0xca>
    }

    // Validate time offset range: 00001 - Tmax = 600 * Tint
    uint32_t maxOffset = COLOR_BUFFER_SIZE * current_collection_interval;
 80008a2:	4b2f      	ldr	r3, [pc, #188]	@ (8000960 <ColorBuffer_GetByTimeOffset+0xd4>)
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	f44f 7216 	mov.w	r2, #600	@ 0x258
 80008aa:	fb02 f303 	mul.w	r3, r2, r3
 80008ae:	617b      	str	r3, [r7, #20]
    if (timeOffsetMs == 0 || timeOffsetMs > maxOffset) {
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d003      	beq.n	80008be <ColorBuffer_GetByTimeOffset+0x32>
 80008b6:	687a      	ldr	r2, [r7, #4]
 80008b8:	697b      	ldr	r3, [r7, #20]
 80008ba:	429a      	cmp	r2, r3
 80008bc:	d901      	bls.n	80008c2 <ColorBuffer_GetByTimeOffset+0x36>
        return NULL; // Invalid range
 80008be:	2300      	movs	r3, #0
 80008c0:	e049      	b.n	8000956 <ColorBuffer_GetByTimeOffset+0xca>
    }

    // Get current timestamp (assuming HAL_GetTick() gives current time)
    uint32_t currentTime = HAL_GetTick();
 80008c2:	f003 f9ff 	bl	8003cc4 <HAL_GetTick>
 80008c6:	6138      	str	r0, [r7, #16]
    uint32_t targetTime = currentTime - timeOffsetMs;
 80008c8:	693a      	ldr	r2, [r7, #16]
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	1ad3      	subs	r3, r2, r3
 80008ce:	60fb      	str	r3, [r7, #12]

    // Start from latest entry and go backwards
    uint32_t index;
    if (ColorBuffer_Head == 0) {
 80008d0:	4b24      	ldr	r3, [pc, #144]	@ (8000964 <ColorBuffer_GetByTimeOffset+0xd8>)
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d103      	bne.n	80008e0 <ColorBuffer_GetByTimeOffset+0x54>
        index = COLOR_BUFFER_SIZE - 1;
 80008d8:	f240 2357 	movw	r3, #599	@ 0x257
 80008dc:	61fb      	str	r3, [r7, #28]
 80008de:	e003      	b.n	80008e8 <ColorBuffer_GetByTimeOffset+0x5c>
    } else {
        index = ColorBuffer_Head - 1;
 80008e0:	4b20      	ldr	r3, [pc, #128]	@ (8000964 <ColorBuffer_GetByTimeOffset+0xd8>)
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	3b01      	subs	r3, #1
 80008e6:	61fb      	str	r3, [r7, #28]
    }

    uint32_t checked = 0;
 80008e8:	2300      	movs	r3, #0
 80008ea:	61bb      	str	r3, [r7, #24]

    while (checked < ColorBuffer_Count) {
 80008ec:	e020      	b.n	8000930 <ColorBuffer_GetByTimeOffset+0xa4>
        if (ColorBuffer[index].timestamp <= targetTime) {
 80008ee:	491e      	ldr	r1, [pc, #120]	@ (8000968 <ColorBuffer_GetByTimeOffset+0xdc>)
 80008f0:	69fa      	ldr	r2, [r7, #28]
 80008f2:	4613      	mov	r3, r2
 80008f4:	005b      	lsls	r3, r3, #1
 80008f6:	4413      	add	r3, r2
 80008f8:	009b      	lsls	r3, r3, #2
 80008fa:	440b      	add	r3, r1
 80008fc:	3308      	adds	r3, #8
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	68fa      	ldr	r2, [r7, #12]
 8000902:	429a      	cmp	r2, r3
 8000904:	d307      	bcc.n	8000916 <ColorBuffer_GetByTimeOffset+0x8a>
            // Found entry that is at or before target time
            return &ColorBuffer[index];
 8000906:	69fa      	ldr	r2, [r7, #28]
 8000908:	4613      	mov	r3, r2
 800090a:	005b      	lsls	r3, r3, #1
 800090c:	4413      	add	r3, r2
 800090e:	009b      	lsls	r3, r3, #2
 8000910:	4a15      	ldr	r2, [pc, #84]	@ (8000968 <ColorBuffer_GetByTimeOffset+0xdc>)
 8000912:	4413      	add	r3, r2
 8000914:	e01f      	b.n	8000956 <ColorBuffer_GetByTimeOffset+0xca>
        }

        // Move to previous entry
        if (index == 0) {
 8000916:	69fb      	ldr	r3, [r7, #28]
 8000918:	2b00      	cmp	r3, #0
 800091a:	d103      	bne.n	8000924 <ColorBuffer_GetByTimeOffset+0x98>
            index = COLOR_BUFFER_SIZE - 1;
 800091c:	f240 2357 	movw	r3, #599	@ 0x257
 8000920:	61fb      	str	r3, [r7, #28]
 8000922:	e002      	b.n	800092a <ColorBuffer_GetByTimeOffset+0x9e>
        } else {
            index--;
 8000924:	69fb      	ldr	r3, [r7, #28]
 8000926:	3b01      	subs	r3, #1
 8000928:	61fb      	str	r3, [r7, #28]
        }
        checked++;
 800092a:	69bb      	ldr	r3, [r7, #24]
 800092c:	3301      	adds	r3, #1
 800092e:	61bb      	str	r3, [r7, #24]
    while (checked < ColorBuffer_Count) {
 8000930:	4b0e      	ldr	r3, [pc, #56]	@ (800096c <ColorBuffer_GetByTimeOffset+0xe0>)
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	69ba      	ldr	r2, [r7, #24]
 8000936:	429a      	cmp	r2, r3
 8000938:	d3d9      	bcc.n	80008ee <ColorBuffer_GetByTimeOffset+0x62>
    }

    // If no exact match found, return oldest available entry
    if (ColorBuffer_Count > 0) {
 800093a:	4b0c      	ldr	r3, [pc, #48]	@ (800096c <ColorBuffer_GetByTimeOffset+0xe0>)
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	2b00      	cmp	r3, #0
 8000940:	d008      	beq.n	8000954 <ColorBuffer_GetByTimeOffset+0xc8>
        // Return oldest entry (tail)
        return &ColorBuffer[ColorBuffer_Tail];
 8000942:	4b0b      	ldr	r3, [pc, #44]	@ (8000970 <ColorBuffer_GetByTimeOffset+0xe4>)
 8000944:	681a      	ldr	r2, [r3, #0]
 8000946:	4613      	mov	r3, r2
 8000948:	005b      	lsls	r3, r3, #1
 800094a:	4413      	add	r3, r2
 800094c:	009b      	lsls	r3, r3, #2
 800094e:	4a06      	ldr	r2, [pc, #24]	@ (8000968 <ColorBuffer_GetByTimeOffset+0xdc>)
 8000950:	4413      	add	r3, r2
 8000952:	e000      	b.n	8000956 <ColorBuffer_GetByTimeOffset+0xca>
    }

    return NULL;
 8000954:	2300      	movs	r3, #0
}
 8000956:	4618      	mov	r0, r3
 8000958:	3720      	adds	r7, #32
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}
 800095e:	bf00      	nop
 8000960:	20000004 	.word	0x20000004
 8000964:	2000231c 	.word	0x2000231c
 8000968:	200006fc 	.word	0x200006fc
 800096c:	20002324 	.word	0x20002324
 8000970:	20002320 	.word	0x20002320

08000974 <crc16_ccitt>:
 * Wartość początkowa: 0x0000
 * Wartość końcowa XOR: 0x0000
 * Odbicie bitów: brak
 */
uint16_t crc16_ccitt(const uint8_t* buffer, size_t size)
{
 8000974:	b480      	push	{r7}
 8000976:	b085      	sub	sp, #20
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
 800097c:	6039      	str	r1, [r7, #0]
    uint16_t crc = 0;  // Wartość początkowa: 0x0000
 800097e:	2300      	movs	r3, #0
 8000980:	81fb      	strh	r3, [r7, #14]
    while (size-- > 0)
 8000982:	e014      	b.n	80009ae <crc16_ccitt+0x3a>
    {
    	crc = (crc << 8) ^ ccitt_hash[((crc >> 8) ^ *(buffer++)) & 0x00FF];
 8000984:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000988:	021b      	lsls	r3, r3, #8
 800098a:	b21a      	sxth	r2, r3
 800098c:	89fb      	ldrh	r3, [r7, #14]
 800098e:	0a1b      	lsrs	r3, r3, #8
 8000990:	b29b      	uxth	r3, r3
 8000992:	4618      	mov	r0, r3
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	1c59      	adds	r1, r3, #1
 8000998:	6079      	str	r1, [r7, #4]
 800099a:	781b      	ldrb	r3, [r3, #0]
 800099c:	4043      	eors	r3, r0
 800099e:	b2db      	uxtb	r3, r3
 80009a0:	4909      	ldr	r1, [pc, #36]	@ (80009c8 <crc16_ccitt+0x54>)
 80009a2:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80009a6:	b21b      	sxth	r3, r3
 80009a8:	4053      	eors	r3, r2
 80009aa:	b21b      	sxth	r3, r3
 80009ac:	81fb      	strh	r3, [r7, #14]
    while (size-- > 0)
 80009ae:	683b      	ldr	r3, [r7, #0]
 80009b0:	1e5a      	subs	r2, r3, #1
 80009b2:	603a      	str	r2, [r7, #0]
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d1e5      	bne.n	8000984 <crc16_ccitt+0x10>
    }
    return crc;  // Brak końcowego XOR (0x0000)
 80009b8:	89fb      	ldrh	r3, [r7, #14]
 80009ba:	4618      	mov	r0, r3
 80009bc:	3714      	adds	r7, #20
 80009be:	46bd      	mov	sp, r7
 80009c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c4:	4770      	bx	lr
 80009c6:	bf00      	nop
 80009c8:	0800a390 	.word	0x0800a390

080009cc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b082      	sub	sp, #8
 80009d0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80009d2:	2300      	movs	r3, #0
 80009d4:	607b      	str	r3, [r7, #4]
 80009d6:	4b10      	ldr	r3, [pc, #64]	@ (8000a18 <MX_DMA_Init+0x4c>)
 80009d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009da:	4a0f      	ldr	r2, [pc, #60]	@ (8000a18 <MX_DMA_Init+0x4c>)
 80009dc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80009e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80009e2:	4b0d      	ldr	r3, [pc, #52]	@ (8000a18 <MX_DMA_Init+0x4c>)
 80009e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009e6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80009ea:	607b      	str	r3, [r7, #4]
 80009ec:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80009ee:	2200      	movs	r2, #0
 80009f0:	2100      	movs	r1, #0
 80009f2:	200b      	movs	r0, #11
 80009f4:	f003 fa4d 	bl	8003e92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80009f8:	200b      	movs	r0, #11
 80009fa:	f003 fa66 	bl	8003eca <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80009fe:	2200      	movs	r2, #0
 8000a00:	2100      	movs	r1, #0
 8000a02:	2011      	movs	r0, #17
 8000a04:	f003 fa45 	bl	8003e92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000a08:	2011      	movs	r0, #17
 8000a0a:	f003 fa5e 	bl	8003eca <HAL_NVIC_EnableIRQ>

}
 8000a0e:	bf00      	nop
 8000a10:	3708      	adds	r7, #8
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	bf00      	nop
 8000a18:	40023800 	.word	0x40023800

08000a1c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b08a      	sub	sp, #40	@ 0x28
 8000a20:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a22:	f107 0314 	add.w	r3, r7, #20
 8000a26:	2200      	movs	r2, #0
 8000a28:	601a      	str	r2, [r3, #0]
 8000a2a:	605a      	str	r2, [r3, #4]
 8000a2c:	609a      	str	r2, [r3, #8]
 8000a2e:	60da      	str	r2, [r3, #12]
 8000a30:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a32:	2300      	movs	r3, #0
 8000a34:	613b      	str	r3, [r7, #16]
 8000a36:	4b3d      	ldr	r3, [pc, #244]	@ (8000b2c <MX_GPIO_Init+0x110>)
 8000a38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a3a:	4a3c      	ldr	r2, [pc, #240]	@ (8000b2c <MX_GPIO_Init+0x110>)
 8000a3c:	f043 0304 	orr.w	r3, r3, #4
 8000a40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a42:	4b3a      	ldr	r3, [pc, #232]	@ (8000b2c <MX_GPIO_Init+0x110>)
 8000a44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a46:	f003 0304 	and.w	r3, r3, #4
 8000a4a:	613b      	str	r3, [r7, #16]
 8000a4c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a4e:	2300      	movs	r3, #0
 8000a50:	60fb      	str	r3, [r7, #12]
 8000a52:	4b36      	ldr	r3, [pc, #216]	@ (8000b2c <MX_GPIO_Init+0x110>)
 8000a54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a56:	4a35      	ldr	r2, [pc, #212]	@ (8000b2c <MX_GPIO_Init+0x110>)
 8000a58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a5e:	4b33      	ldr	r3, [pc, #204]	@ (8000b2c <MX_GPIO_Init+0x110>)
 8000a60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a66:	60fb      	str	r3, [r7, #12]
 8000a68:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	60bb      	str	r3, [r7, #8]
 8000a6e:	4b2f      	ldr	r3, [pc, #188]	@ (8000b2c <MX_GPIO_Init+0x110>)
 8000a70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a72:	4a2e      	ldr	r2, [pc, #184]	@ (8000b2c <MX_GPIO_Init+0x110>)
 8000a74:	f043 0301 	orr.w	r3, r3, #1
 8000a78:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a7a:	4b2c      	ldr	r3, [pc, #176]	@ (8000b2c <MX_GPIO_Init+0x110>)
 8000a7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a7e:	f003 0301 	and.w	r3, r3, #1
 8000a82:	60bb      	str	r3, [r7, #8]
 8000a84:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a86:	2300      	movs	r3, #0
 8000a88:	607b      	str	r3, [r7, #4]
 8000a8a:	4b28      	ldr	r3, [pc, #160]	@ (8000b2c <MX_GPIO_Init+0x110>)
 8000a8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a8e:	4a27      	ldr	r2, [pc, #156]	@ (8000b2c <MX_GPIO_Init+0x110>)
 8000a90:	f043 0302 	orr.w	r3, r3, #2
 8000a94:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a96:	4b25      	ldr	r3, [pc, #148]	@ (8000b2c <MX_GPIO_Init+0x110>)
 8000a98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a9a:	f003 0302 	and.w	r3, r3, #2
 8000a9e:	607b      	str	r3, [r7, #4]
 8000aa0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	2108      	movs	r1, #8
 8000aa6:	4822      	ldr	r0, [pc, #136]	@ (8000b30 <MX_GPIO_Init+0x114>)
 8000aa8:	f003 ff60 	bl	800496c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000aac:	2200      	movs	r2, #0
 8000aae:	2120      	movs	r1, #32
 8000ab0:	4820      	ldr	r0, [pc, #128]	@ (8000b34 <MX_GPIO_Init+0x118>)
 8000ab2:	f003 ff5b 	bl	800496c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000ab6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000aba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000abc:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000ac0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000ac6:	f107 0314 	add.w	r3, r7, #20
 8000aca:	4619      	mov	r1, r3
 8000acc:	4818      	ldr	r0, [pc, #96]	@ (8000b30 <MX_GPIO_Init+0x114>)
 8000ace:	f003 fda1 	bl	8004614 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000ad2:	2304      	movs	r3, #4
 8000ad4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000ad6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000ada:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000adc:	2301      	movs	r3, #1
 8000ade:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ae0:	f107 0314 	add.w	r3, r7, #20
 8000ae4:	4619      	mov	r1, r3
 8000ae6:	4812      	ldr	r0, [pc, #72]	@ (8000b30 <MX_GPIO_Init+0x114>)
 8000ae8:	f003 fd94 	bl	8004614 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000aec:	2308      	movs	r3, #8
 8000aee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000af0:	2301      	movs	r3, #1
 8000af2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af4:	2300      	movs	r3, #0
 8000af6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000af8:	2300      	movs	r3, #0
 8000afa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000afc:	f107 0314 	add.w	r3, r7, #20
 8000b00:	4619      	mov	r1, r3
 8000b02:	480b      	ldr	r0, [pc, #44]	@ (8000b30 <MX_GPIO_Init+0x114>)
 8000b04:	f003 fd86 	bl	8004614 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000b08:	2320      	movs	r3, #32
 8000b0a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b0c:	2301      	movs	r3, #1
 8000b0e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b10:	2300      	movs	r3, #0
 8000b12:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b14:	2300      	movs	r3, #0
 8000b16:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000b18:	f107 0314 	add.w	r3, r7, #20
 8000b1c:	4619      	mov	r1, r3
 8000b1e:	4805      	ldr	r0, [pc, #20]	@ (8000b34 <MX_GPIO_Init+0x118>)
 8000b20:	f003 fd78 	bl	8004614 <HAL_GPIO_Init>

}
 8000b24:	bf00      	nop
 8000b26:	3728      	adds	r7, #40	@ 0x28
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	bd80      	pop	{r7, pc}
 8000b2c:	40023800 	.word	0x40023800
 8000b30:	40020800 	.word	0x40020800
 8000b34:	40020000 	.word	0x40020000

08000b38 <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_rx;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000b3c:	4b12      	ldr	r3, [pc, #72]	@ (8000b88 <MX_I2C1_Init+0x50>)
 8000b3e:	4a13      	ldr	r2, [pc, #76]	@ (8000b8c <MX_I2C1_Init+0x54>)
 8000b40:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000b42:	4b11      	ldr	r3, [pc, #68]	@ (8000b88 <MX_I2C1_Init+0x50>)
 8000b44:	4a12      	ldr	r2, [pc, #72]	@ (8000b90 <MX_I2C1_Init+0x58>)
 8000b46:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000b48:	4b0f      	ldr	r3, [pc, #60]	@ (8000b88 <MX_I2C1_Init+0x50>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000b4e:	4b0e      	ldr	r3, [pc, #56]	@ (8000b88 <MX_I2C1_Init+0x50>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b54:	4b0c      	ldr	r3, [pc, #48]	@ (8000b88 <MX_I2C1_Init+0x50>)
 8000b56:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000b5a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b5c:	4b0a      	ldr	r3, [pc, #40]	@ (8000b88 <MX_I2C1_Init+0x50>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000b62:	4b09      	ldr	r3, [pc, #36]	@ (8000b88 <MX_I2C1_Init+0x50>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b68:	4b07      	ldr	r3, [pc, #28]	@ (8000b88 <MX_I2C1_Init+0x50>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b6e:	4b06      	ldr	r3, [pc, #24]	@ (8000b88 <MX_I2C1_Init+0x50>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000b74:	4804      	ldr	r0, [pc, #16]	@ (8000b88 <MX_I2C1_Init+0x50>)
 8000b76:	f003 ff13 	bl	80049a0 <HAL_I2C_Init>
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d001      	beq.n	8000b84 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000b80:	f000 f9f2 	bl	8000f68 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000b84:	bf00      	nop
 8000b86:	bd80      	pop	{r7, pc}
 8000b88:	20002328 	.word	0x20002328
 8000b8c:	40005400 	.word	0x40005400
 8000b90:	000186a0 	.word	0x000186a0

08000b94 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b08a      	sub	sp, #40	@ 0x28
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b9c:	f107 0314 	add.w	r3, r7, #20
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	601a      	str	r2, [r3, #0]
 8000ba4:	605a      	str	r2, [r3, #4]
 8000ba6:	609a      	str	r2, [r3, #8]
 8000ba8:	60da      	str	r2, [r3, #12]
 8000baa:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	4a50      	ldr	r2, [pc, #320]	@ (8000cf4 <HAL_I2C_MspInit+0x160>)
 8000bb2:	4293      	cmp	r3, r2
 8000bb4:	f040 8099 	bne.w	8000cea <HAL_I2C_MspInit+0x156>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bb8:	2300      	movs	r3, #0
 8000bba:	613b      	str	r3, [r7, #16]
 8000bbc:	4b4e      	ldr	r3, [pc, #312]	@ (8000cf8 <HAL_I2C_MspInit+0x164>)
 8000bbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bc0:	4a4d      	ldr	r2, [pc, #308]	@ (8000cf8 <HAL_I2C_MspInit+0x164>)
 8000bc2:	f043 0302 	orr.w	r3, r3, #2
 8000bc6:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bc8:	4b4b      	ldr	r3, [pc, #300]	@ (8000cf8 <HAL_I2C_MspInit+0x164>)
 8000bca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bcc:	f003 0302 	and.w	r3, r3, #2
 8000bd0:	613b      	str	r3, [r7, #16]
 8000bd2:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000bd4:	23c0      	movs	r3, #192	@ 0xc0
 8000bd6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000bd8:	2312      	movs	r3, #18
 8000bda:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000be0:	2303      	movs	r3, #3
 8000be2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000be4:	2304      	movs	r3, #4
 8000be6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000be8:	f107 0314 	add.w	r3, r7, #20
 8000bec:	4619      	mov	r1, r3
 8000bee:	4843      	ldr	r0, [pc, #268]	@ (8000cfc <HAL_I2C_MspInit+0x168>)
 8000bf0:	f003 fd10 	bl	8004614 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	60fb      	str	r3, [r7, #12]
 8000bf8:	4b3f      	ldr	r3, [pc, #252]	@ (8000cf8 <HAL_I2C_MspInit+0x164>)
 8000bfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bfc:	4a3e      	ldr	r2, [pc, #248]	@ (8000cf8 <HAL_I2C_MspInit+0x164>)
 8000bfe:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000c02:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c04:	4b3c      	ldr	r3, [pc, #240]	@ (8000cf8 <HAL_I2C_MspInit+0x164>)
 8000c06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c08:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000c0c:	60fb      	str	r3, [r7, #12]
 8000c0e:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 8000c10:	4b3b      	ldr	r3, [pc, #236]	@ (8000d00 <HAL_I2C_MspInit+0x16c>)
 8000c12:	4a3c      	ldr	r2, [pc, #240]	@ (8000d04 <HAL_I2C_MspInit+0x170>)
 8000c14:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 8000c16:	4b3a      	ldr	r3, [pc, #232]	@ (8000d00 <HAL_I2C_MspInit+0x16c>)
 8000c18:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000c1c:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000c1e:	4b38      	ldr	r3, [pc, #224]	@ (8000d00 <HAL_I2C_MspInit+0x16c>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c24:	4b36      	ldr	r3, [pc, #216]	@ (8000d00 <HAL_I2C_MspInit+0x16c>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000c2a:	4b35      	ldr	r3, [pc, #212]	@ (8000d00 <HAL_I2C_MspInit+0x16c>)
 8000c2c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000c30:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000c32:	4b33      	ldr	r3, [pc, #204]	@ (8000d00 <HAL_I2C_MspInit+0x16c>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000c38:	4b31      	ldr	r3, [pc, #196]	@ (8000d00 <HAL_I2C_MspInit+0x16c>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8000c3e:	4b30      	ldr	r3, [pc, #192]	@ (8000d00 <HAL_I2C_MspInit+0x16c>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000c44:	4b2e      	ldr	r3, [pc, #184]	@ (8000d00 <HAL_I2C_MspInit+0x16c>)
 8000c46:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000c4a:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000c4c:	4b2c      	ldr	r3, [pc, #176]	@ (8000d00 <HAL_I2C_MspInit+0x16c>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8000c52:	482b      	ldr	r0, [pc, #172]	@ (8000d00 <HAL_I2C_MspInit+0x16c>)
 8000c54:	f003 f954 	bl	8003f00 <HAL_DMA_Init>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d001      	beq.n	8000c62 <HAL_I2C_MspInit+0xce>
    {
      Error_Handler();
 8000c5e:	f000 f983 	bl	8000f68 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	4a26      	ldr	r2, [pc, #152]	@ (8000d00 <HAL_I2C_MspInit+0x16c>)
 8000c66:	639a      	str	r2, [r3, #56]	@ 0x38
 8000c68:	4a25      	ldr	r2, [pc, #148]	@ (8000d00 <HAL_I2C_MspInit+0x16c>)
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream6;
 8000c6e:	4b26      	ldr	r3, [pc, #152]	@ (8000d08 <HAL_I2C_MspInit+0x174>)
 8000c70:	4a26      	ldr	r2, [pc, #152]	@ (8000d0c <HAL_I2C_MspInit+0x178>)
 8000c72:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 8000c74:	4b24      	ldr	r3, [pc, #144]	@ (8000d08 <HAL_I2C_MspInit+0x174>)
 8000c76:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000c7a:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000c7c:	4b22      	ldr	r3, [pc, #136]	@ (8000d08 <HAL_I2C_MspInit+0x174>)
 8000c7e:	2240      	movs	r2, #64	@ 0x40
 8000c80:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c82:	4b21      	ldr	r3, [pc, #132]	@ (8000d08 <HAL_I2C_MspInit+0x174>)
 8000c84:	2200      	movs	r2, #0
 8000c86:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000c88:	4b1f      	ldr	r3, [pc, #124]	@ (8000d08 <HAL_I2C_MspInit+0x174>)
 8000c8a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000c8e:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000c90:	4b1d      	ldr	r3, [pc, #116]	@ (8000d08 <HAL_I2C_MspInit+0x174>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000c96:	4b1c      	ldr	r3, [pc, #112]	@ (8000d08 <HAL_I2C_MspInit+0x174>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8000c9c:	4b1a      	ldr	r3, [pc, #104]	@ (8000d08 <HAL_I2C_MspInit+0x174>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000ca2:	4b19      	ldr	r3, [pc, #100]	@ (8000d08 <HAL_I2C_MspInit+0x174>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000ca8:	4b17      	ldr	r3, [pc, #92]	@ (8000d08 <HAL_I2C_MspInit+0x174>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8000cae:	4816      	ldr	r0, [pc, #88]	@ (8000d08 <HAL_I2C_MspInit+0x174>)
 8000cb0:	f003 f926 	bl	8003f00 <HAL_DMA_Init>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d001      	beq.n	8000cbe <HAL_I2C_MspInit+0x12a>
    {
      Error_Handler();
 8000cba:	f000 f955 	bl	8000f68 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	4a11      	ldr	r2, [pc, #68]	@ (8000d08 <HAL_I2C_MspInit+0x174>)
 8000cc2:	635a      	str	r2, [r3, #52]	@ 0x34
 8000cc4:	4a10      	ldr	r2, [pc, #64]	@ (8000d08 <HAL_I2C_MspInit+0x174>)
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2100      	movs	r1, #0
 8000cce:	201f      	movs	r0, #31
 8000cd0:	f003 f8df 	bl	8003e92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8000cd4:	201f      	movs	r0, #31
 8000cd6:	f003 f8f8 	bl	8003eca <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2100      	movs	r1, #0
 8000cde:	2020      	movs	r0, #32
 8000ce0:	f003 f8d7 	bl	8003e92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8000ce4:	2020      	movs	r0, #32
 8000ce6:	f003 f8f0 	bl	8003eca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000cea:	bf00      	nop
 8000cec:	3728      	adds	r7, #40	@ 0x28
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}
 8000cf2:	bf00      	nop
 8000cf4:	40005400 	.word	0x40005400
 8000cf8:	40023800 	.word	0x40023800
 8000cfc:	40020400 	.word	0x40020400
 8000d00:	2000237c 	.word	0x2000237c
 8000d04:	40026010 	.word	0x40026010
 8000d08:	200023dc 	.word	0x200023dc
 8000d0c:	400260a0 	.word	0x400260a0

08000d10 <HAL_UART_TxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b084      	sub	sp, #16
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
   if(huart==&huart2){
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	4a13      	ldr	r2, [pc, #76]	@ (8000d68 <HAL_UART_TxCpltCallback+0x58>)
 8000d1c:	4293      	cmp	r3, r2
 8000d1e:	d11e      	bne.n	8000d5e <HAL_UART_TxCpltCallback+0x4e>
	   if(UART_TX_Empty!=UART_TX_Busy){
 8000d20:	4b12      	ldr	r3, [pc, #72]	@ (8000d6c <HAL_UART_TxCpltCallback+0x5c>)
 8000d22:	681a      	ldr	r2, [r3, #0]
 8000d24:	4b12      	ldr	r3, [pc, #72]	@ (8000d70 <HAL_UART_TxCpltCallback+0x60>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	429a      	cmp	r2, r3
 8000d2a:	d018      	beq.n	8000d5e <HAL_UART_TxCpltCallback+0x4e>
		   uint8_t tmp=UART_TxBuf[UART_TX_Busy];
 8000d2c:	4b10      	ldr	r3, [pc, #64]	@ (8000d70 <HAL_UART_TxCpltCallback+0x60>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	4a10      	ldr	r2, [pc, #64]	@ (8000d74 <HAL_UART_TxCpltCallback+0x64>)
 8000d32:	5cd3      	ldrb	r3, [r2, r3]
 8000d34:	73fb      	strb	r3, [r7, #15]
		   UART_TX_Busy++;
 8000d36:	4b0e      	ldr	r3, [pc, #56]	@ (8000d70 <HAL_UART_TxCpltCallback+0x60>)
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	3301      	adds	r3, #1
 8000d3c:	4a0c      	ldr	r2, [pc, #48]	@ (8000d70 <HAL_UART_TxCpltCallback+0x60>)
 8000d3e:	6013      	str	r3, [r2, #0]
		   if(UART_TX_Busy >= UART_TXBUF_LEN)UART_TX_Busy=0;
 8000d40:	4b0b      	ldr	r3, [pc, #44]	@ (8000d70 <HAL_UART_TxCpltCallback+0x60>)
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	f5b3 6fbd 	cmp.w	r3, #1512	@ 0x5e8
 8000d48:	db02      	blt.n	8000d50 <HAL_UART_TxCpltCallback+0x40>
 8000d4a:	4b09      	ldr	r3, [pc, #36]	@ (8000d70 <HAL_UART_TxCpltCallback+0x60>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	601a      	str	r2, [r3, #0]
		   HAL_UART_Transmit_IT(&huart2, &tmp, 1);
 8000d50:	f107 030f 	add.w	r3, r7, #15
 8000d54:	2201      	movs	r2, #1
 8000d56:	4619      	mov	r1, r3
 8000d58:	4803      	ldr	r0, [pc, #12]	@ (8000d68 <HAL_UART_TxCpltCallback+0x58>)
 8000d5a:	f007 fdd1 	bl	8008900 <HAL_UART_Transmit_IT>
	   }
   }
}
 8000d5e:	bf00      	nop
 8000d60:	3710      	adds	r7, #16
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bd80      	pop	{r7, pc}
 8000d66:	bf00      	nop
 8000d68:	200025c0 	.word	0x200025c0
 8000d6c:	200006ec 	.word	0x200006ec
 8000d70:	200006f0 	.word	0x200006f0
 8000d74:	20000084 	.word	0x20000084

08000d78 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b082      	sub	sp, #8
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
	 if(huart==&huart2){
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	4a0e      	ldr	r2, [pc, #56]	@ (8000dbc <HAL_UART_RxCpltCallback+0x44>)
 8000d84:	4293      	cmp	r3, r2
 8000d86:	d114      	bne.n	8000db2 <HAL_UART_RxCpltCallback+0x3a>
		 UART_RX_Empty++;
 8000d88:	4b0d      	ldr	r3, [pc, #52]	@ (8000dc0 <HAL_UART_RxCpltCallback+0x48>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	3301      	adds	r3, #1
 8000d8e:	4a0c      	ldr	r2, [pc, #48]	@ (8000dc0 <HAL_UART_RxCpltCallback+0x48>)
 8000d90:	6013      	str	r3, [r2, #0]
		 if(UART_RX_Empty>=UART_RXBUF_LEN)UART_RX_Empty=0;
 8000d92:	4b0b      	ldr	r3, [pc, #44]	@ (8000dc0 <HAL_UART_RxCpltCallback+0x48>)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	2b7f      	cmp	r3, #127	@ 0x7f
 8000d98:	dd02      	ble.n	8000da0 <HAL_UART_RxCpltCallback+0x28>
 8000d9a:	4b09      	ldr	r3, [pc, #36]	@ (8000dc0 <HAL_UART_RxCpltCallback+0x48>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	601a      	str	r2, [r3, #0]
		 HAL_UART_Receive_IT(&huart2,&UART_RxBuf[UART_RX_Empty],1);
 8000da0:	4b07      	ldr	r3, [pc, #28]	@ (8000dc0 <HAL_UART_RxCpltCallback+0x48>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	4a07      	ldr	r2, [pc, #28]	@ (8000dc4 <HAL_UART_RxCpltCallback+0x4c>)
 8000da6:	4413      	add	r3, r2
 8000da8:	2201      	movs	r2, #1
 8000daa:	4619      	mov	r1, r3
 8000dac:	4803      	ldr	r0, [pc, #12]	@ (8000dbc <HAL_UART_RxCpltCallback+0x44>)
 8000dae:	f007 fddd 	bl	800896c <HAL_UART_Receive_IT>

	 }
}
 8000db2:	bf00      	nop
 8000db4:	3708      	adds	r7, #8
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bd80      	pop	{r7, pc}
 8000dba:	bf00      	nop
 8000dbc:	200025c0 	.word	0x200025c0
 8000dc0:	200006f4 	.word	0x200006f4
 8000dc4:	2000066c 	.word	0x2000066c

08000dc8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dcc:	f002 ff14 	bl	8003bf8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dd0:	f000 f82c 	bl	8000e2c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000dd4:	f7ff fe22 	bl	8000a1c <MX_GPIO_Init>
  MX_DMA_Init();
 8000dd8:	f7ff fdf8 	bl	80009cc <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000ddc:	f002 fe68 	bl	8003ab0 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000de0:	f7ff feaa 	bl	8000b38 <MX_I2C1_Init>
  MX_TIM3_Init();
 8000de4:	f002 fdee 	bl	80039c4 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  // DEBUG: Test if UART works
  UART_TX_FSend("SYSTEM STARTED - UART TEST\n");
 8000de8:	480a      	ldr	r0, [pc, #40]	@ (8000e14 <main+0x4c>)
 8000dea:	f7ff fc49 	bl	8000680 <UART_TX_FSend>

  HAL_TIM_Base_Start_IT(&htim3);
 8000dee:	480a      	ldr	r0, [pc, #40]	@ (8000e18 <main+0x50>)
 8000df0:	f007 f916 	bl	8008020 <HAL_TIM_Base_Start_IT>
  HAL_UART_Receive_IT(&huart2,&UART_RxBuf[0],1);
 8000df4:	2201      	movs	r2, #1
 8000df6:	4909      	ldr	r1, [pc, #36]	@ (8000e1c <main+0x54>)
 8000df8:	4809      	ldr	r0, [pc, #36]	@ (8000e20 <main+0x58>)
 8000dfa:	f007 fdb7 	bl	800896c <HAL_UART_Receive_IT>
  UART_TX_FSend("START\n");
 8000dfe:	4809      	ldr	r0, [pc, #36]	@ (8000e24 <main+0x5c>)
 8000e00:	f7ff fc3e 	bl	8000680 <UART_TX_FSend>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 8000e04:	2200      	movs	r2, #0
 8000e06:	2108      	movs	r1, #8
 8000e08:	4807      	ldr	r0, [pc, #28]	@ (8000e28 <main+0x60>)
 8000e0a:	f003 fdaf 	bl	800496c <HAL_GPIO_WritePin>
  while (1)
  {
   //Przetwarzanie znakow ktore przychodza do bufora kolejki UART
    process_protocol_data();
 8000e0e:	f001 fcd1 	bl	80027b4 <process_protocol_data>
 8000e12:	e7fc      	b.n	8000e0e <main+0x46>
 8000e14:	0800a1f4 	.word	0x0800a1f4
 8000e18:	20002578 	.word	0x20002578
 8000e1c:	2000066c 	.word	0x2000066c
 8000e20:	200025c0 	.word	0x200025c0
 8000e24:	0800a210 	.word	0x0800a210
 8000e28:	40020800 	.word	0x40020800

08000e2c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b094      	sub	sp, #80	@ 0x50
 8000e30:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e32:	f107 031c 	add.w	r3, r7, #28
 8000e36:	2234      	movs	r2, #52	@ 0x34
 8000e38:	2100      	movs	r1, #0
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	f008 fd3c 	bl	80098b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e40:	f107 0308 	add.w	r3, r7, #8
 8000e44:	2200      	movs	r2, #0
 8000e46:	601a      	str	r2, [r3, #0]
 8000e48:	605a      	str	r2, [r3, #4]
 8000e4a:	609a      	str	r2, [r3, #8]
 8000e4c:	60da      	str	r2, [r3, #12]
 8000e4e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e50:	2300      	movs	r3, #0
 8000e52:	607b      	str	r3, [r7, #4]
 8000e54:	4b2a      	ldr	r3, [pc, #168]	@ (8000f00 <SystemClock_Config+0xd4>)
 8000e56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e58:	4a29      	ldr	r2, [pc, #164]	@ (8000f00 <SystemClock_Config+0xd4>)
 8000e5a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e5e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e60:	4b27      	ldr	r3, [pc, #156]	@ (8000f00 <SystemClock_Config+0xd4>)
 8000e62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e64:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e68:	607b      	str	r3, [r7, #4]
 8000e6a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	603b      	str	r3, [r7, #0]
 8000e70:	4b24      	ldr	r3, [pc, #144]	@ (8000f04 <SystemClock_Config+0xd8>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000e78:	4a22      	ldr	r2, [pc, #136]	@ (8000f04 <SystemClock_Config+0xd8>)
 8000e7a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e7e:	6013      	str	r3, [r2, #0]
 8000e80:	4b20      	ldr	r3, [pc, #128]	@ (8000f04 <SystemClock_Config+0xd8>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000e88:	603b      	str	r3, [r7, #0]
 8000e8a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e8c:	2302      	movs	r3, #2
 8000e8e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e90:	2301      	movs	r3, #1
 8000e92:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e94:	2310      	movs	r3, #16
 8000e96:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e98:	2302      	movs	r3, #2
 8000e9a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000ea0:	2310      	movs	r3, #16
 8000ea2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000ea4:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000ea8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000eaa:	2304      	movs	r3, #4
 8000eac:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000eae:	2302      	movs	r3, #2
 8000eb0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000eb2:	2302      	movs	r3, #2
 8000eb4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000eb6:	f107 031c 	add.w	r3, r7, #28
 8000eba:	4618      	mov	r0, r3
 8000ebc:	f006 fdc2 	bl	8007a44 <HAL_RCC_OscConfig>
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d001      	beq.n	8000eca <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000ec6:	f000 f84f 	bl	8000f68 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000eca:	230f      	movs	r3, #15
 8000ecc:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ece:	2302      	movs	r3, #2
 8000ed0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ed6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000eda:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000edc:	2300      	movs	r3, #0
 8000ede:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000ee0:	f107 0308 	add.w	r3, r7, #8
 8000ee4:	2102      	movs	r1, #2
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	f006 fa62 	bl	80073b0 <HAL_RCC_ClockConfig>
 8000eec:	4603      	mov	r3, r0
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d001      	beq.n	8000ef6 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000ef2:	f000 f839 	bl	8000f68 <Error_Handler>
  }
}
 8000ef6:	bf00      	nop
 8000ef8:	3750      	adds	r7, #80	@ 0x50
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	40023800 	.word	0x40023800
 8000f04:	40007000 	.word	0x40007000

08000f08 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b082      	sub	sp, #8
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM3){
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	4a0f      	ldr	r2, [pc, #60]	@ (8000f54 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8000f16:	4293      	cmp	r3, r2
 8000f18:	d118      	bne.n	8000f4c <HAL_TIM_PeriodElapsedCallback+0x44>
		timer_counter++;
 8000f1a:	4b0f      	ldr	r3, [pc, #60]	@ (8000f58 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	3301      	adds	r3, #1
 8000f20:	4a0d      	ldr	r2, [pc, #52]	@ (8000f58 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000f22:	6013      	str	r3, [r2, #0]

		if (timer_counter >= timer_interval) {
 8000f24:	4b0c      	ldr	r3, [pc, #48]	@ (8000f58 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000f26:	681a      	ldr	r2, [r3, #0]
 8000f28:	4b0c      	ldr	r3, [pc, #48]	@ (8000f5c <HAL_TIM_PeriodElapsedCallback+0x54>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	429a      	cmp	r2, r3
 8000f2e:	d30d      	bcc.n	8000f4c <HAL_TIM_PeriodElapsedCallback+0x44>
			// Read sensor data
			TCS34725_ReadRawData(&hi2c1, &colorData);
 8000f30:	490b      	ldr	r1, [pc, #44]	@ (8000f60 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8000f32:	480c      	ldr	r0, [pc, #48]	@ (8000f64 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8000f34:	f002 fd08 	bl	8003948 <TCS34725_ReadRawData>

			// Store data in circular buffer with timestamp
			ColorBuffer_Put(&colorData, HAL_GetTick());
 8000f38:	f002 fec4 	bl	8003cc4 <HAL_GetTick>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	4619      	mov	r1, r3
 8000f40:	4807      	ldr	r0, [pc, #28]	@ (8000f60 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8000f42:	f7ff fc35 	bl	80007b0 <ColorBuffer_Put>

			timer_counter=0;
 8000f46:	4b04      	ldr	r3, [pc, #16]	@ (8000f58 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	601a      	str	r2, [r3, #0]
		}

	}
}
 8000f4c:	bf00      	nop
 8000f4e:	3708      	adds	r7, #8
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}
 8000f54:	40000400 	.word	0x40000400
 8000f58:	2000243c 	.word	0x2000243c
 8000f5c:	20000000 	.word	0x20000000
 8000f60:	20002440 	.word	0x20002440
 8000f64:	20002328 	.word	0x20002328

08000f68 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000f6c:	b672      	cpsid	i
}
 8000f6e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f70:	bf00      	nop
 8000f72:	e7fd      	b.n	8000f70 <Error_Handler+0x8>

08000f74 <format_ans_data>:
 * @param buffer Output buffer
 * @param buffer_size Size of output buffer
 * @param data Pointer to color data
 * @return Number of characters written
 */
static int format_ans_data(char *buffer, size_t buffer_size, TCS34725_Data_t *data) {
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b088      	sub	sp, #32
 8000f78:	af04      	add	r7, sp, #16
 8000f7a:	60f8      	str	r0, [r7, #12]
 8000f7c:	60b9      	str	r1, [r7, #8]
 8000f7e:	607a      	str	r2, [r7, #4]
    return snprintf(buffer, buffer_size, "ANS"
                    "R%010X"
                    "G%010X"
                    "B%010X"
                    "C%010X",
                    data->r, data->g, data->b, data->c);
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	885b      	ldrh	r3, [r3, #2]
    return snprintf(buffer, buffer_size, "ANS"
 8000f84:	4618      	mov	r0, r3
                    data->r, data->g, data->b, data->c);
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	889b      	ldrh	r3, [r3, #4]
    return snprintf(buffer, buffer_size, "ANS"
 8000f8a:	461a      	mov	r2, r3
                    data->r, data->g, data->b, data->c);
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	88db      	ldrh	r3, [r3, #6]
    return snprintf(buffer, buffer_size, "ANS"
 8000f90:	4619      	mov	r1, r3
                    data->r, data->g, data->b, data->c);
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	881b      	ldrh	r3, [r3, #0]
    return snprintf(buffer, buffer_size, "ANS"
 8000f96:	9302      	str	r3, [sp, #8]
 8000f98:	9101      	str	r1, [sp, #4]
 8000f9a:	9200      	str	r2, [sp, #0]
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	4a05      	ldr	r2, [pc, #20]	@ (8000fb4 <format_ans_data+0x40>)
 8000fa0:	68b9      	ldr	r1, [r7, #8]
 8000fa2:	68f8      	ldr	r0, [r7, #12]
 8000fa4:	f008 fc10 	bl	80097c8 <sniprintf>
 8000fa8:	4603      	mov	r3, r0
}
 8000faa:	4618      	mov	r0, r3
 8000fac:	3710      	adds	r7, #16
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd80      	pop	{r7, pc}
 8000fb2:	bf00      	nop
 8000fb4:	0800a218 	.word	0x0800a218

08000fb8 <format_hex_data>:
 * @param buffer Output buffer
 * @param buffer_size Size of output buffer
 * @param data Pointer to color data
 * @return Number of characters written
 */
static int format_hex_data(char *buffer, size_t buffer_size, TCS34725_Data_t *data) {
 8000fb8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000fbc:	b094      	sub	sp, #80	@ 0x50
 8000fbe:	af04      	add	r7, sp, #16
 8000fc0:	6378      	str	r0, [r7, #52]	@ 0x34
 8000fc2:	6339      	str	r1, [r7, #48]	@ 0x30
 8000fc4:	62fa      	str	r2, [r7, #44]	@ 0x2c
    // Normalize 16-bit values (0-65535) to 8-bit (0-255)
    uint8_t r_norm = (uint8_t)((data->r * 255ULL) / 65535);
 8000fc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fc8:	885b      	ldrh	r3, [r3, #2]
 8000fca:	b29b      	uxth	r3, r3
 8000fcc:	2200      	movs	r2, #0
 8000fce:	4698      	mov	r8, r3
 8000fd0:	4691      	mov	r9, r2
 8000fd2:	4642      	mov	r2, r8
 8000fd4:	464b      	mov	r3, r9
 8000fd6:	f04f 0000 	mov.w	r0, #0
 8000fda:	f04f 0100 	mov.w	r1, #0
 8000fde:	0219      	lsls	r1, r3, #8
 8000fe0:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 8000fe4:	0210      	lsls	r0, r2, #8
 8000fe6:	4602      	mov	r2, r0
 8000fe8:	460b      	mov	r3, r1
 8000fea:	ebb2 0408 	subs.w	r4, r2, r8
 8000fee:	eb63 0509 	sbc.w	r5, r3, r9
 8000ff2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000ff6:	f04f 0300 	mov.w	r3, #0
 8000ffa:	4620      	mov	r0, r4
 8000ffc:	4629      	mov	r1, r5
 8000ffe:	f7ff f96f 	bl	80002e0 <__aeabi_uldivmod>
 8001002:	4602      	mov	r2, r0
 8001004:	460b      	mov	r3, r1
 8001006:	4613      	mov	r3, r2
 8001008:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    uint8_t g_norm = (uint8_t)((data->g * 255ULL) / 65535);
 800100c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800100e:	889b      	ldrh	r3, [r3, #4]
 8001010:	b29b      	uxth	r3, r3
 8001012:	2200      	movs	r2, #0
 8001014:	469a      	mov	sl, r3
 8001016:	4693      	mov	fp, r2
 8001018:	4652      	mov	r2, sl
 800101a:	465b      	mov	r3, fp
 800101c:	f04f 0000 	mov.w	r0, #0
 8001020:	f04f 0100 	mov.w	r1, #0
 8001024:	0219      	lsls	r1, r3, #8
 8001026:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 800102a:	0210      	lsls	r0, r2, #8
 800102c:	4602      	mov	r2, r0
 800102e:	460b      	mov	r3, r1
 8001030:	ebb2 010a 	subs.w	r1, r2, sl
 8001034:	6239      	str	r1, [r7, #32]
 8001036:	eb63 030b 	sbc.w	r3, r3, fp
 800103a:	627b      	str	r3, [r7, #36]	@ 0x24
 800103c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001040:	f04f 0300 	mov.w	r3, #0
 8001044:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001048:	f7ff f94a 	bl	80002e0 <__aeabi_uldivmod>
 800104c:	4602      	mov	r2, r0
 800104e:	460b      	mov	r3, r1
 8001050:	4613      	mov	r3, r2
 8001052:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    uint8_t b_norm = (uint8_t)((data->b * 255ULL) / 65535);
 8001056:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001058:	88db      	ldrh	r3, [r3, #6]
 800105a:	b29b      	uxth	r3, r3
 800105c:	2200      	movs	r2, #0
 800105e:	61bb      	str	r3, [r7, #24]
 8001060:	61fa      	str	r2, [r7, #28]
 8001062:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 8001066:	4622      	mov	r2, r4
 8001068:	462b      	mov	r3, r5
 800106a:	f04f 0000 	mov.w	r0, #0
 800106e:	f04f 0100 	mov.w	r1, #0
 8001072:	0219      	lsls	r1, r3, #8
 8001074:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 8001078:	0210      	lsls	r0, r2, #8
 800107a:	4602      	mov	r2, r0
 800107c:	460b      	mov	r3, r1
 800107e:	4621      	mov	r1, r4
 8001080:	1a51      	subs	r1, r2, r1
 8001082:	6139      	str	r1, [r7, #16]
 8001084:	4629      	mov	r1, r5
 8001086:	eb63 0301 	sbc.w	r3, r3, r1
 800108a:	617b      	str	r3, [r7, #20]
 800108c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001090:	f04f 0300 	mov.w	r3, #0
 8001094:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001098:	f7ff f922 	bl	80002e0 <__aeabi_uldivmod>
 800109c:	4602      	mov	r2, r0
 800109e:	460b      	mov	r3, r1
 80010a0:	4613      	mov	r3, r2
 80010a2:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
    uint8_t c_norm = (uint8_t)((data->c * 255ULL) / 65535);
 80010a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010a8:	881b      	ldrh	r3, [r3, #0]
 80010aa:	b29b      	uxth	r3, r3
 80010ac:	2200      	movs	r2, #0
 80010ae:	60bb      	str	r3, [r7, #8]
 80010b0:	60fa      	str	r2, [r7, #12]
 80010b2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80010b6:	4622      	mov	r2, r4
 80010b8:	462b      	mov	r3, r5
 80010ba:	f04f 0000 	mov.w	r0, #0
 80010be:	f04f 0100 	mov.w	r1, #0
 80010c2:	0219      	lsls	r1, r3, #8
 80010c4:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 80010c8:	0210      	lsls	r0, r2, #8
 80010ca:	4602      	mov	r2, r0
 80010cc:	460b      	mov	r3, r1
 80010ce:	4621      	mov	r1, r4
 80010d0:	1a51      	subs	r1, r2, r1
 80010d2:	6039      	str	r1, [r7, #0]
 80010d4:	4629      	mov	r1, r5
 80010d6:	eb63 0301 	sbc.w	r3, r3, r1
 80010da:	607b      	str	r3, [r7, #4]
 80010dc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80010e0:	f04f 0300 	mov.w	r3, #0
 80010e4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80010e8:	f7ff f8fa 	bl	80002e0 <__aeabi_uldivmod>
 80010ec:	4602      	mov	r2, r0
 80010ee:	460b      	mov	r3, r1
 80010f0:	4613      	mov	r3, r2
 80010f2:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c

    return snprintf(buffer, buffer_size, "HEX%02X%02X%02X%02X",
 80010f6:	f897 003f 	ldrb.w	r0, [r7, #63]	@ 0x3f
 80010fa:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80010fe:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8001102:	f897 103c 	ldrb.w	r1, [r7, #60]	@ 0x3c
 8001106:	9102      	str	r1, [sp, #8]
 8001108:	9201      	str	r2, [sp, #4]
 800110a:	9300      	str	r3, [sp, #0]
 800110c:	4603      	mov	r3, r0
 800110e:	4a05      	ldr	r2, [pc, #20]	@ (8001124 <format_hex_data+0x16c>)
 8001110:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001112:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001114:	f008 fb58 	bl	80097c8 <sniprintf>
 8001118:	4603      	mov	r3, r0
                    r_norm, g_norm, b_norm, c_norm);
}
 800111a:	4618      	mov	r0, r3
 800111c:	3740      	adds	r7, #64	@ 0x40
 800111e:	46bd      	mov	sp, r7
 8001120:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001124:	0800a234 	.word	0x0800a234

08001128 <convert_char_to_int>:
/**
 * @brief Konwertuje string cyfr ASCII na liczbę całkowitą
 * @param str Wskaźnik do stringu z cyframi ASCII
 * @return Przekonwertowana wartość lub -1 w przypadku błędu
 */
int convert_char_to_int(char *str) {
 8001128:	b580      	push	{r7, lr}
 800112a:	b086      	sub	sp, #24
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
	int result = 0;
 8001130:	2300      	movs	r3, #0
 8001132:	617b      	str	r3, [r7, #20]
	int len = strlen(str);
 8001134:	6878      	ldr	r0, [r7, #4]
 8001136:	f7ff f875 	bl	8000224 <strlen>
 800113a:	4603      	mov	r3, r0
 800113c:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < len; i++) {
 800113e:	2300      	movs	r3, #0
 8001140:	613b      	str	r3, [r7, #16]
 8001142:	e01e      	b.n	8001182 <convert_char_to_int+0x5a>
		if (str[i] < '0' || str[i] > '9') {
 8001144:	693b      	ldr	r3, [r7, #16]
 8001146:	687a      	ldr	r2, [r7, #4]
 8001148:	4413      	add	r3, r2
 800114a:	781b      	ldrb	r3, [r3, #0]
 800114c:	2b2f      	cmp	r3, #47	@ 0x2f
 800114e:	d905      	bls.n	800115c <convert_char_to_int+0x34>
 8001150:	693b      	ldr	r3, [r7, #16]
 8001152:	687a      	ldr	r2, [r7, #4]
 8001154:	4413      	add	r3, r2
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	2b39      	cmp	r3, #57	@ 0x39
 800115a:	d902      	bls.n	8001162 <convert_char_to_int+0x3a>
			return -1; // Nie cyfra
 800115c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001160:	e014      	b.n	800118c <convert_char_to_int+0x64>
		}
		result = result * 10 + (str[i] - '0');
 8001162:	697a      	ldr	r2, [r7, #20]
 8001164:	4613      	mov	r3, r2
 8001166:	009b      	lsls	r3, r3, #2
 8001168:	4413      	add	r3, r2
 800116a:	005b      	lsls	r3, r3, #1
 800116c:	4619      	mov	r1, r3
 800116e:	693b      	ldr	r3, [r7, #16]
 8001170:	687a      	ldr	r2, [r7, #4]
 8001172:	4413      	add	r3, r2
 8001174:	781b      	ldrb	r3, [r3, #0]
 8001176:	3b30      	subs	r3, #48	@ 0x30
 8001178:	440b      	add	r3, r1
 800117a:	617b      	str	r3, [r7, #20]
	for (int i = 0; i < len; i++) {
 800117c:	693b      	ldr	r3, [r7, #16]
 800117e:	3301      	adds	r3, #1
 8001180:	613b      	str	r3, [r7, #16]
 8001182:	693a      	ldr	r2, [r7, #16]
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	429a      	cmp	r2, r3
 8001188:	dbdc      	blt.n	8001144 <convert_char_to_int+0x1c>
	}
	return result;
 800118a:	697b      	ldr	r3, [r7, #20]
}
 800118c:	4618      	mov	r0, r3
 800118e:	3718      	adds	r7, #24
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}

08001194 <convert_hex_to_int>:
 * @brief Konwertuje string heksadecymalny ASCII na liczbę całkowitą
 * @param hex_str Wskaźnik do stringu hex (bez prefiksu 0x)
 * @param len Długość stringu hex
 * @return Przekonwertowana wartość lub 0 w przypadku błędu
 */
uint16_t convert_hex_to_int(const char *hex_str, size_t len) {
 8001194:	b480      	push	{r7}
 8001196:	b085      	sub	sp, #20
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
 800119c:	6039      	str	r1, [r7, #0]
	uint16_t result = 0;
 800119e:	2300      	movs	r3, #0
 80011a0:	81fb      	strh	r3, [r7, #14]
	for (size_t i = 0; i < len; i++) {
 80011a2:	2300      	movs	r3, #0
 80011a4:	60bb      	str	r3, [r7, #8]
 80011a6:	e035      	b.n	8001214 <convert_hex_to_int+0x80>
		result <<= 4;
 80011a8:	89fb      	ldrh	r3, [r7, #14]
 80011aa:	011b      	lsls	r3, r3, #4
 80011ac:	81fb      	strh	r3, [r7, #14]
		if (hex_str[i] >= '0' && hex_str[i] <= '9') {
 80011ae:	687a      	ldr	r2, [r7, #4]
 80011b0:	68bb      	ldr	r3, [r7, #8]
 80011b2:	4413      	add	r3, r2
 80011b4:	781b      	ldrb	r3, [r3, #0]
 80011b6:	2b2f      	cmp	r3, #47	@ 0x2f
 80011b8:	d910      	bls.n	80011dc <convert_hex_to_int+0x48>
 80011ba:	687a      	ldr	r2, [r7, #4]
 80011bc:	68bb      	ldr	r3, [r7, #8]
 80011be:	4413      	add	r3, r2
 80011c0:	781b      	ldrb	r3, [r3, #0]
 80011c2:	2b39      	cmp	r3, #57	@ 0x39
 80011c4:	d80a      	bhi.n	80011dc <convert_hex_to_int+0x48>
			result += hex_str[i] - '0';
 80011c6:	687a      	ldr	r2, [r7, #4]
 80011c8:	68bb      	ldr	r3, [r7, #8]
 80011ca:	4413      	add	r3, r2
 80011cc:	781b      	ldrb	r3, [r3, #0]
 80011ce:	461a      	mov	r2, r3
 80011d0:	89fb      	ldrh	r3, [r7, #14]
 80011d2:	4413      	add	r3, r2
 80011d4:	b29b      	uxth	r3, r3
 80011d6:	3b30      	subs	r3, #48	@ 0x30
 80011d8:	81fb      	strh	r3, [r7, #14]
 80011da:	e018      	b.n	800120e <convert_hex_to_int+0x7a>
		} else if (hex_str[i] >= 'A' && hex_str[i] <= 'F') {
 80011dc:	687a      	ldr	r2, [r7, #4]
 80011de:	68bb      	ldr	r3, [r7, #8]
 80011e0:	4413      	add	r3, r2
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	2b40      	cmp	r3, #64	@ 0x40
 80011e6:	d910      	bls.n	800120a <convert_hex_to_int+0x76>
 80011e8:	687a      	ldr	r2, [r7, #4]
 80011ea:	68bb      	ldr	r3, [r7, #8]
 80011ec:	4413      	add	r3, r2
 80011ee:	781b      	ldrb	r3, [r3, #0]
 80011f0:	2b46      	cmp	r3, #70	@ 0x46
 80011f2:	d80a      	bhi.n	800120a <convert_hex_to_int+0x76>
			result += hex_str[i] - 'A' + 10;
 80011f4:	687a      	ldr	r2, [r7, #4]
 80011f6:	68bb      	ldr	r3, [r7, #8]
 80011f8:	4413      	add	r3, r2
 80011fa:	781b      	ldrb	r3, [r3, #0]
 80011fc:	461a      	mov	r2, r3
 80011fe:	89fb      	ldrh	r3, [r7, #14]
 8001200:	4413      	add	r3, r2
 8001202:	b29b      	uxth	r3, r3
 8001204:	3b37      	subs	r3, #55	@ 0x37
 8001206:	81fb      	strh	r3, [r7, #14]
 8001208:	e001      	b.n	800120e <convert_hex_to_int+0x7a>
		} else {
			return 0; // Bląd konwersji hex
 800120a:	2300      	movs	r3, #0
 800120c:	e007      	b.n	800121e <convert_hex_to_int+0x8a>
	for (size_t i = 0; i < len; i++) {
 800120e:	68bb      	ldr	r3, [r7, #8]
 8001210:	3301      	adds	r3, #1
 8001212:	60bb      	str	r3, [r7, #8]
 8001214:	68ba      	ldr	r2, [r7, #8]
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	429a      	cmp	r2, r3
 800121a:	d3c5      	bcc.n	80011a8 <convert_hex_to_int+0x14>
		}
	}
	return result;
 800121c:	89fb      	ldrh	r3, [r7, #14]
}
 800121e:	4618      	mov	r0, r3
 8001220:	3714      	adds	r7, #20
 8001222:	46bd      	mov	sp, r7
 8001224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001228:	4770      	bx	lr
	...

0800122c <hex_decode_string>:
 * @param hex_str Input hex string (e.g., "5354415254")
 * @param output Output buffer for decoded bytes
 * @param output_size Size of output buffer
 * @return Number of decoded bytes, or -1 on error
 */
int hex_decode_string(const char *hex_str, char *output, size_t output_size) {
 800122c:	b580      	push	{r7, lr}
 800122e:	b08a      	sub	sp, #40	@ 0x28
 8001230:	af00      	add	r7, sp, #0
 8001232:	60f8      	str	r0, [r7, #12]
 8001234:	60b9      	str	r1, [r7, #8]
 8001236:	607a      	str	r2, [r7, #4]
    if (!hex_str || !output || output_size == 0) {
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	2b00      	cmp	r3, #0
 800123c:	d005      	beq.n	800124a <hex_decode_string+0x1e>
 800123e:	68bb      	ldr	r3, [r7, #8]
 8001240:	2b00      	cmp	r3, #0
 8001242:	d002      	beq.n	800124a <hex_decode_string+0x1e>
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	2b00      	cmp	r3, #0
 8001248:	d102      	bne.n	8001250 <hex_decode_string+0x24>
        return -1;
 800124a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800124e:	e051      	b.n	80012f4 <hex_decode_string+0xc8>
    }

    size_t hex_len = strlen(hex_str);
 8001250:	68f8      	ldr	r0, [r7, #12]
 8001252:	f7fe ffe7 	bl	8000224 <strlen>
 8001256:	6238      	str	r0, [r7, #32]
    if (hex_len % 2 != 0) {
 8001258:	6a3b      	ldr	r3, [r7, #32]
 800125a:	f003 0301 	and.w	r3, r3, #1
 800125e:	2b00      	cmp	r3, #0
 8001260:	d002      	beq.n	8001268 <hex_decode_string+0x3c>
        return -1; // Hex string must have even length
 8001262:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001266:	e045      	b.n	80012f4 <hex_decode_string+0xc8>
    }

    size_t byte_count = hex_len / 2;
 8001268:	6a3b      	ldr	r3, [r7, #32]
 800126a:	085b      	lsrs	r3, r3, #1
 800126c:	61fb      	str	r3, [r7, #28]
    if (byte_count >= output_size) {
 800126e:	69fa      	ldr	r2, [r7, #28]
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	429a      	cmp	r2, r3
 8001274:	d302      	bcc.n	800127c <hex_decode_string+0x50>
        return -1; // Output buffer too small
 8001276:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800127a:	e03b      	b.n	80012f4 <hex_decode_string+0xc8>
    }

    for (size_t i = 0; i < byte_count; i++) {
 800127c:	2300      	movs	r3, #0
 800127e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001280:	e02e      	b.n	80012e0 <hex_decode_string+0xb4>
        char hex_pair[3] = {hex_str[i * 2], hex_str[i * 2 + 1], '\0'};
 8001282:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001284:	005b      	lsls	r3, r3, #1
 8001286:	68fa      	ldr	r2, [r7, #12]
 8001288:	4413      	add	r3, r2
 800128a:	781b      	ldrb	r3, [r3, #0]
 800128c:	753b      	strb	r3, [r7, #20]
 800128e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001290:	005b      	lsls	r3, r3, #1
 8001292:	3301      	adds	r3, #1
 8001294:	68fa      	ldr	r2, [r7, #12]
 8001296:	4413      	add	r3, r2
 8001298:	781b      	ldrb	r3, [r3, #0]
 800129a:	757b      	strb	r3, [r7, #21]
 800129c:	2300      	movs	r3, #0
 800129e:	75bb      	strb	r3, [r7, #22]
        uint16_t byte_val = convert_hex_to_int(hex_pair, 2);
 80012a0:	f107 0314 	add.w	r3, r7, #20
 80012a4:	2102      	movs	r1, #2
 80012a6:	4618      	mov	r0, r3
 80012a8:	f7ff ff74 	bl	8001194 <convert_hex_to_int>
 80012ac:	4603      	mov	r3, r0
 80012ae:	837b      	strh	r3, [r7, #26]
        if (byte_val == 0 && strcmp(hex_pair, "00") != 0) {
 80012b0:	8b7b      	ldrh	r3, [r7, #26]
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d10b      	bne.n	80012ce <hex_decode_string+0xa2>
 80012b6:	f107 0314 	add.w	r3, r7, #20
 80012ba:	4910      	ldr	r1, [pc, #64]	@ (80012fc <hex_decode_string+0xd0>)
 80012bc:	4618      	mov	r0, r3
 80012be:	f7fe ffa7 	bl	8000210 <strcmp>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d002      	beq.n	80012ce <hex_decode_string+0xa2>
            return -1; // Invalid hex character
 80012c8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80012cc:	e012      	b.n	80012f4 <hex_decode_string+0xc8>
        }
        output[i] = (char)byte_val;
 80012ce:	68ba      	ldr	r2, [r7, #8]
 80012d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012d2:	4413      	add	r3, r2
 80012d4:	8b7a      	ldrh	r2, [r7, #26]
 80012d6:	b2d2      	uxtb	r2, r2
 80012d8:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < byte_count; i++) {
 80012da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012dc:	3301      	adds	r3, #1
 80012de:	627b      	str	r3, [r7, #36]	@ 0x24
 80012e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80012e2:	69fb      	ldr	r3, [r7, #28]
 80012e4:	429a      	cmp	r2, r3
 80012e6:	d3cc      	bcc.n	8001282 <hex_decode_string+0x56>
    }

    output[byte_count] = '\0';
 80012e8:	68ba      	ldr	r2, [r7, #8]
 80012ea:	69fb      	ldr	r3, [r7, #28]
 80012ec:	4413      	add	r3, r2
 80012ee:	2200      	movs	r2, #0
 80012f0:	701a      	strb	r2, [r3, #0]
    return (int)byte_count;
 80012f2:	69fb      	ldr	r3, [r7, #28]
}
 80012f4:	4618      	mov	r0, r3
 80012f6:	3728      	adds	r7, #40	@ 0x28
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	0800a248 	.word	0x0800a248

08001300 <hex_encode_string>:
 * @param input Input ASCII string
 * @param output Output buffer for hex string
 * @param output_size Size of output buffer
 * @return Number of hex characters written, or -1 on error
 */
int hex_encode_string(const char *input, char *output, size_t output_size) {
 8001300:	b580      	push	{r7, lr}
 8001302:	b088      	sub	sp, #32
 8001304:	af00      	add	r7, sp, #0
 8001306:	60f8      	str	r0, [r7, #12]
 8001308:	60b9      	str	r1, [r7, #8]
 800130a:	607a      	str	r2, [r7, #4]
    if (!input || !output || output_size == 0) {
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	2b00      	cmp	r3, #0
 8001310:	d005      	beq.n	800131e <hex_encode_string+0x1e>
 8001312:	68bb      	ldr	r3, [r7, #8]
 8001314:	2b00      	cmp	r3, #0
 8001316:	d002      	beq.n	800131e <hex_encode_string+0x1e>
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	2b00      	cmp	r3, #0
 800131c:	d102      	bne.n	8001324 <hex_encode_string+0x24>
        return -1;
 800131e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001322:	e02c      	b.n	800137e <hex_encode_string+0x7e>
    }

    size_t input_len = strlen(input);
 8001324:	68f8      	ldr	r0, [r7, #12]
 8001326:	f7fe ff7d 	bl	8000224 <strlen>
 800132a:	61b8      	str	r0, [r7, #24]
    size_t required_size = input_len * 2 + 1; // 2 hex chars per byte + null terminator
 800132c:	69bb      	ldr	r3, [r7, #24]
 800132e:	005b      	lsls	r3, r3, #1
 8001330:	3301      	adds	r3, #1
 8001332:	617b      	str	r3, [r7, #20]

    if (required_size > output_size) {
 8001334:	697a      	ldr	r2, [r7, #20]
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	429a      	cmp	r2, r3
 800133a:	d902      	bls.n	8001342 <hex_encode_string+0x42>
        return -1; // Output buffer too small
 800133c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001340:	e01d      	b.n	800137e <hex_encode_string+0x7e>
    }

    for (size_t i = 0; i < input_len; i++) {
 8001342:	2300      	movs	r3, #0
 8001344:	61fb      	str	r3, [r7, #28]
 8001346:	e00e      	b.n	8001366 <hex_encode_string+0x66>
        sprintf(&output[i * 2], "%02X", (uint8_t)input[i]);
 8001348:	69fb      	ldr	r3, [r7, #28]
 800134a:	005b      	lsls	r3, r3, #1
 800134c:	68ba      	ldr	r2, [r7, #8]
 800134e:	18d0      	adds	r0, r2, r3
 8001350:	68fa      	ldr	r2, [r7, #12]
 8001352:	69fb      	ldr	r3, [r7, #28]
 8001354:	4413      	add	r3, r2
 8001356:	781b      	ldrb	r3, [r3, #0]
 8001358:	461a      	mov	r2, r3
 800135a:	490b      	ldr	r1, [pc, #44]	@ (8001388 <hex_encode_string+0x88>)
 800135c:	f008 fa6a 	bl	8009834 <siprintf>
    for (size_t i = 0; i < input_len; i++) {
 8001360:	69fb      	ldr	r3, [r7, #28]
 8001362:	3301      	adds	r3, #1
 8001364:	61fb      	str	r3, [r7, #28]
 8001366:	69fa      	ldr	r2, [r7, #28]
 8001368:	69bb      	ldr	r3, [r7, #24]
 800136a:	429a      	cmp	r2, r3
 800136c:	d3ec      	bcc.n	8001348 <hex_encode_string+0x48>
    }

    output[input_len * 2] = '\0';
 800136e:	69bb      	ldr	r3, [r7, #24]
 8001370:	005b      	lsls	r3, r3, #1
 8001372:	68ba      	ldr	r2, [r7, #8]
 8001374:	4413      	add	r3, r2
 8001376:	2200      	movs	r2, #0
 8001378:	701a      	strb	r2, [r3, #0]
    return (int)(input_len * 2);
 800137a:	69bb      	ldr	r3, [r7, #24]
 800137c:	005b      	lsls	r3, r3, #1
}
 800137e:	4618      	mov	r0, r3
 8001380:	3720      	adds	r7, #32
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	0800a24c 	.word	0x0800a24c

0800138c <parse_command>:
/**
 * @brief Parsuje komendę z stringa i zwraca odpowiadający enum Command
 * @param command_str String z komendą
 * @return Command wartość enum
 */
Command parse_command(const char *command_str) {
 800138c:	b580      	push	{r7, lr}
 800138e:	b082      	sub	sp, #8
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
	if (!command_str) {
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	2b00      	cmp	r3, #0
 8001398:	d102      	bne.n	80013a0 <parse_command+0x14>
		return CMD_INVALID;
 800139a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800139e:	e076      	b.n	800148e <parse_command+0x102>
	}

	if (strcmp(command_str, CMD_STR_START) == 0) {
 80013a0:	493d      	ldr	r1, [pc, #244]	@ (8001498 <parse_command+0x10c>)
 80013a2:	6878      	ldr	r0, [r7, #4]
 80013a4:	f7fe ff34 	bl	8000210 <strcmp>
 80013a8:	4603      	mov	r3, r0
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d101      	bne.n	80013b2 <parse_command+0x26>
		return START_CMD;
 80013ae:	2300      	movs	r3, #0
 80013b0:	e06d      	b.n	800148e <parse_command+0x102>
	}
	if (strcmp(command_str, CMD_STR_STOP) == 0) {
 80013b2:	493a      	ldr	r1, [pc, #232]	@ (800149c <parse_command+0x110>)
 80013b4:	6878      	ldr	r0, [r7, #4]
 80013b6:	f7fe ff2b 	bl	8000210 <strcmp>
 80013ba:	4603      	mov	r3, r0
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d101      	bne.n	80013c4 <parse_command+0x38>
		return STOP_CMD;
 80013c0:	2301      	movs	r3, #1
 80013c2:	e064      	b.n	800148e <parse_command+0x102>
	}
	if (strcmp(command_str, CMD_STR_SETINT) == 0) {
 80013c4:	4936      	ldr	r1, [pc, #216]	@ (80014a0 <parse_command+0x114>)
 80013c6:	6878      	ldr	r0, [r7, #4]
 80013c8:	f7fe ff22 	bl	8000210 <strcmp>
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d101      	bne.n	80013d6 <parse_command+0x4a>
		return SETINT_CMD;
 80013d2:	2302      	movs	r3, #2
 80013d4:	e05b      	b.n	800148e <parse_command+0x102>
	}
	if (strcmp(command_str, CMD_STR_SETGAIN) == 0) {
 80013d6:	4933      	ldr	r1, [pc, #204]	@ (80014a4 <parse_command+0x118>)
 80013d8:	6878      	ldr	r0, [r7, #4]
 80013da:	f7fe ff19 	bl	8000210 <strcmp>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d101      	bne.n	80013e8 <parse_command+0x5c>
		return SETGAIN_CMD;
 80013e4:	2303      	movs	r3, #3
 80013e6:	e052      	b.n	800148e <parse_command+0x102>
	}
	if (strcmp(command_str, CMD_STR_SETTIME) == 0) {
 80013e8:	492f      	ldr	r1, [pc, #188]	@ (80014a8 <parse_command+0x11c>)
 80013ea:	6878      	ldr	r0, [r7, #4]
 80013ec:	f7fe ff10 	bl	8000210 <strcmp>
 80013f0:	4603      	mov	r3, r0
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d101      	bne.n	80013fa <parse_command+0x6e>
		return SETTIME_CMD;
 80013f6:	2304      	movs	r3, #4
 80013f8:	e049      	b.n	800148e <parse_command+0x102>
	}
	if (strcmp(command_str, CMD_STR_GETINT) == 0) {
 80013fa:	492c      	ldr	r1, [pc, #176]	@ (80014ac <parse_command+0x120>)
 80013fc:	6878      	ldr	r0, [r7, #4]
 80013fe:	f7fe ff07 	bl	8000210 <strcmp>
 8001402:	4603      	mov	r3, r0
 8001404:	2b00      	cmp	r3, #0
 8001406:	d101      	bne.n	800140c <parse_command+0x80>
		return GETINT_CMD;
 8001408:	2306      	movs	r3, #6
 800140a:	e040      	b.n	800148e <parse_command+0x102>
	}
	if (strcmp(command_str, CMD_STR_GETGAIN) == 0) {
 800140c:	4928      	ldr	r1, [pc, #160]	@ (80014b0 <parse_command+0x124>)
 800140e:	6878      	ldr	r0, [r7, #4]
 8001410:	f7fe fefe 	bl	8000210 <strcmp>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d101      	bne.n	800141e <parse_command+0x92>
		return GETGAIN_CMD;
 800141a:	2307      	movs	r3, #7
 800141c:	e037      	b.n	800148e <parse_command+0x102>
	}
	if (strcmp(command_str, CMD_STR_GETTIME) == 0) {
 800141e:	4925      	ldr	r1, [pc, #148]	@ (80014b4 <parse_command+0x128>)
 8001420:	6878      	ldr	r0, [r7, #4]
 8001422:	f7fe fef5 	bl	8000210 <strcmp>
 8001426:	4603      	mov	r3, r0
 8001428:	2b00      	cmp	r3, #0
 800142a:	d101      	bne.n	8001430 <parse_command+0xa4>
		return GETTIME_CMD;
 800142c:	2308      	movs	r3, #8
 800142e:	e02e      	b.n	800148e <parse_command+0x102>
	}
	if (strcmp(command_str, CMD_STR_RDRAW) == 0) {
 8001430:	4921      	ldr	r1, [pc, #132]	@ (80014b8 <parse_command+0x12c>)
 8001432:	6878      	ldr	r0, [r7, #4]
 8001434:	f7fe feec 	bl	8000210 <strcmp>
 8001438:	4603      	mov	r3, r0
 800143a:	2b00      	cmp	r3, #0
 800143c:	d101      	bne.n	8001442 <parse_command+0xb6>
		return RDRAW_CMD;
 800143e:	230a      	movs	r3, #10
 8001440:	e025      	b.n	800148e <parse_command+0x102>
	}
	if (strcmp(command_str, CMD_STR_RDARC) == 0) {
 8001442:	491e      	ldr	r1, [pc, #120]	@ (80014bc <parse_command+0x130>)
 8001444:	6878      	ldr	r0, [r7, #4]
 8001446:	f7fe fee3 	bl	8000210 <strcmp>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d101      	bne.n	8001454 <parse_command+0xc8>
		return RDARC_CMD;
 8001450:	230b      	movs	r3, #11
 8001452:	e01c      	b.n	800148e <parse_command+0x102>
	}
	if (strcmp(command_str, CMD_STR_RDHEX) == 0) {
 8001454:	491a      	ldr	r1, [pc, #104]	@ (80014c0 <parse_command+0x134>)
 8001456:	6878      	ldr	r0, [r7, #4]
 8001458:	f7fe feda 	bl	8000210 <strcmp>
 800145c:	4603      	mov	r3, r0
 800145e:	2b00      	cmp	r3, #0
 8001460:	d101      	bne.n	8001466 <parse_command+0xda>
		return RDHEX_CMD;
 8001462:	230c      	movs	r3, #12
 8001464:	e013      	b.n	800148e <parse_command+0x102>
	}
	if (strcmp(command_str, CMD_STR_SETLED) == 0) {
 8001466:	4917      	ldr	r1, [pc, #92]	@ (80014c4 <parse_command+0x138>)
 8001468:	6878      	ldr	r0, [r7, #4]
 800146a:	f7fe fed1 	bl	8000210 <strcmp>
 800146e:	4603      	mov	r3, r0
 8001470:	2b00      	cmp	r3, #0
 8001472:	d101      	bne.n	8001478 <parse_command+0xec>
		return SETLED_CMD;
 8001474:	2305      	movs	r3, #5
 8001476:	e00a      	b.n	800148e <parse_command+0x102>
	}
	if (strcmp(command_str, CMD_STR_GETLED) == 0) {
 8001478:	4913      	ldr	r1, [pc, #76]	@ (80014c8 <parse_command+0x13c>)
 800147a:	6878      	ldr	r0, [r7, #4]
 800147c:	f7fe fec8 	bl	8000210 <strcmp>
 8001480:	4603      	mov	r3, r0
 8001482:	2b00      	cmp	r3, #0
 8001484:	d101      	bne.n	800148a <parse_command+0xfe>
		return GETLED_CMD;
 8001486:	2309      	movs	r3, #9
 8001488:	e001      	b.n	800148e <parse_command+0x102>
	}

	return CMD_INVALID;
 800148a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800148e:	4618      	mov	r0, r3
 8001490:	3708      	adds	r7, #8
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	0800a254 	.word	0x0800a254
 800149c:	0800a25c 	.word	0x0800a25c
 80014a0:	0800a264 	.word	0x0800a264
 80014a4:	0800a26c 	.word	0x0800a26c
 80014a8:	0800a274 	.word	0x0800a274
 80014ac:	0800a27c 	.word	0x0800a27c
 80014b0:	0800a284 	.word	0x0800a284
 80014b4:	0800a28c 	.word	0x0800a28c
 80014b8:	0800a294 	.word	0x0800a294
 80014bc:	0800a29c 	.word	0x0800a29c
 80014c0:	0800a2a4 	.word	0x0800a2a4
 80014c4:	0800a2ac 	.word	0x0800a2ac
 80014c8:	0800a2b4 	.word	0x0800a2b4

080014cc <get_command_param_len>:
/**
 * @brief Zwraca długość parametrów dla danej komendy
 * @param cmd Command enum
 * @return Długość parametrów w znakach, 0 jeśli komenda nie ma parametrów
 */
uint8_t get_command_param_len(Command cmd) {
 80014cc:	b480      	push	{r7}
 80014ce:	b083      	sub	sp, #12
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	4603      	mov	r3, r0
 80014d4:	71fb      	strb	r3, [r7, #7]
	switch (cmd) {
 80014d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014da:	3b02      	subs	r3, #2
 80014dc:	2b0a      	cmp	r3, #10
 80014de:	d825      	bhi.n	800152c <get_command_param_len+0x60>
 80014e0:	a201      	add	r2, pc, #4	@ (adr r2, 80014e8 <get_command_param_len+0x1c>)
 80014e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014e6:	bf00      	nop
 80014e8:	08001515 	.word	0x08001515
 80014ec:	08001519 	.word	0x08001519
 80014f0:	0800151d 	.word	0x0800151d
 80014f4:	08001529 	.word	0x08001529
 80014f8:	0800152d 	.word	0x0800152d
 80014fc:	0800152d 	.word	0x0800152d
 8001500:	0800152d 	.word	0x0800152d
 8001504:	0800152d 	.word	0x0800152d
 8001508:	0800152d 	.word	0x0800152d
 800150c:	08001521 	.word	0x08001521
 8001510:	08001525 	.word	0x08001525
	case SETINT_CMD:
		return PARAM_LEN_SETINT;
 8001514:	2305      	movs	r3, #5
 8001516:	e00a      	b.n	800152e <get_command_param_len+0x62>
	case SETGAIN_CMD:
		return PARAM_LEN_SETGAIN;
 8001518:	2301      	movs	r3, #1
 800151a:	e008      	b.n	800152e <get_command_param_len+0x62>
	case SETTIME_CMD:
		return PARAM_LEN_SETTIME;
 800151c:	2301      	movs	r3, #1
 800151e:	e006      	b.n	800152e <get_command_param_len+0x62>
	case RDARC_CMD:
		return PARAM_LEN_RDARC;
 8001520:	2305      	movs	r3, #5
 8001522:	e004      	b.n	800152e <get_command_param_len+0x62>
	case RDHEX_CMD:
		return PARAM_LEN_RDHEX;
 8001524:	2303      	movs	r3, #3
 8001526:	e002      	b.n	800152e <get_command_param_len+0x62>
	case SETLED_CMD:
		return PARAM_LEN_SETLED;
 8001528:	2301      	movs	r3, #1
 800152a:	e000      	b.n	800152e <get_command_param_len+0x62>
	case GETGAIN_CMD:
	case GETTIME_CMD:
	case GETLED_CMD:
	case RDRAW_CMD:
	default:
		return 0; // Komendy bez parametrów
 800152c:	2300      	movs	r3, #0
	}
}
 800152e:	4618      	mov	r0, r3
 8001530:	370c      	adds	r7, #12
 8001532:	46bd      	mov	sp, r7
 8001534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001538:	4770      	bx	lr
 800153a:	bf00      	nop

0800153c <parse_frame>:
 * @param response_buffer Bufor na odpowiedź błędu (jeśli potrzeba)
 * @param response_size Rozmiar bufora odpowiedzi
 * @return ParseResult - wynik parsowania
 */
ParseResult parse_frame(const char *buffer, size_t len, Frame *frame,
		char *response_buffer, size_t response_size) {
 800153c:	b590      	push	{r4, r7, lr}
 800153e:	b0ff      	sub	sp, #508	@ 0x1fc
 8001540:	af04      	add	r7, sp, #16
 8001542:	f507 74f4 	add.w	r4, r7, #488	@ 0x1e8
 8001546:	f5a4 74ee 	sub.w	r4, r4, #476	@ 0x1dc
 800154a:	6020      	str	r0, [r4, #0]
 800154c:	f507 70f4 	add.w	r0, r7, #488	@ 0x1e8
 8001550:	f5a0 70f0 	sub.w	r0, r0, #480	@ 0x1e0
 8001554:	6001      	str	r1, [r0, #0]
 8001556:	f507 71f4 	add.w	r1, r7, #488	@ 0x1e8
 800155a:	f5a1 71f2 	sub.w	r1, r1, #484	@ 0x1e4
 800155e:	600a      	str	r2, [r1, #0]
 8001560:	f507 72f4 	add.w	r2, r7, #488	@ 0x1e8
 8001564:	f5a2 72f4 	sub.w	r2, r2, #488	@ 0x1e8
 8001568:	6013      	str	r3, [r2, #0]

	if (!buffer || !frame) {
 800156a:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 800156e:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	2b00      	cmp	r3, #0
 8001576:	d006      	beq.n	8001586 <parse_frame+0x4a>
 8001578:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 800157c:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	2b00      	cmp	r3, #0
 8001584:	d102      	bne.n	800158c <parse_frame+0x50>
		return PARSE_INVALID_FORMAT;
 8001586:	2303      	movs	r3, #3
 8001588:	f000 bd4e 	b.w	8002028 <parse_frame+0xaec>
	}

	// Sprawdź minimalną długość ramki
	if (len < MIN_FRAME_LEN) {
 800158c:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001590:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	2b10      	cmp	r3, #16
 8001598:	d802      	bhi.n	80015a0 <parse_frame+0x64>
		return PARSE_TOO_SHORT;
 800159a:	2302      	movs	r3, #2
 800159c:	f000 bd44 	b.w	8002028 <parse_frame+0xaec>
	}

	// Znalezienie poczatku ramki
	size_t start_pos = 0;
 80015a0:	2300      	movs	r3, #0
 80015a2:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
	for (size_t i = 0; i < len; i++) {
 80015a6:	2300      	movs	r3, #0
 80015a8:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 80015ac:	e014      	b.n	80015d8 <parse_frame+0x9c>
		if (buffer[i] == PROTOCOL_START_BYTE) {
 80015ae:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 80015b2:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80015b6:	681a      	ldr	r2, [r3, #0]
 80015b8:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 80015bc:	4413      	add	r3, r2
 80015be:	781b      	ldrb	r3, [r3, #0]
 80015c0:	2b26      	cmp	r3, #38	@ 0x26
 80015c2:	d104      	bne.n	80015ce <parse_frame+0x92>
			start_pos = i;
 80015c4:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 80015c8:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
			break;
 80015cc:	e00d      	b.n	80015ea <parse_frame+0xae>
	for (size_t i = 0; i < len; i++) {
 80015ce:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 80015d2:	3301      	adds	r3, #1
 80015d4:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 80015d8:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 80015dc:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80015e0:	f8d7 21e0 	ldr.w	r2, [r7, #480]	@ 0x1e0
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	429a      	cmp	r2, r3
 80015e8:	d3e1      	bcc.n	80015ae <parse_frame+0x72>
		}
	}

	if (start_pos + MIN_FRAME_LEN > len) {
 80015ea:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 80015ee:	3311      	adds	r3, #17
 80015f0:	f507 72f4 	add.w	r2, r7, #488	@ 0x1e8
 80015f4:	f5a2 72f0 	sub.w	r2, r2, #480	@ 0x1e0
 80015f8:	6812      	ldr	r2, [r2, #0]
 80015fa:	429a      	cmp	r2, r3
 80015fc:	d202      	bcs.n	8001604 <parse_frame+0xc8>
		return PARSE_TOO_SHORT;
 80015fe:	2302      	movs	r3, #2
 8001600:	f000 bd12 	b.w	8002028 <parse_frame+0xaec>
	}

	// Sprawdzenie czy jestesmy na koncu ramki
	if (buffer[len - 1] != PROTOCOL_END_BYTE) {
 8001604:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001608:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	3b01      	subs	r3, #1
 8001610:	f507 72f4 	add.w	r2, r7, #488	@ 0x1e8
 8001614:	f5a2 72ee 	sub.w	r2, r2, #476	@ 0x1dc
 8001618:	6812      	ldr	r2, [r2, #0]
 800161a:	4413      	add	r3, r2
 800161c:	781b      	ldrb	r3, [r3, #0]
 800161e:	2b2a      	cmp	r3, #42	@ 0x2a
 8001620:	d002      	beq.n	8001628 <parse_frame+0xec>
		return PARSE_INVALID_FORMAT;
 8001622:	2303      	movs	r3, #3
 8001624:	f000 bd00 	b.w	8002028 <parse_frame+0xaec>
	}

	size_t pos = start_pos + 1; // Po znaku startowym
 8001628:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 800162c:	3301      	adds	r3, #1
 800162e:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0

	// Sprawdza zabornione znaki & i * tylko w nagłowku
	size_t header_end = start_pos + 1 + FIELD_ADDR_LEN + FIELD_ADDR_LEN
 8001632:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8001636:	330c      	adds	r3, #12
 8001638:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
			+ FIELD_DATA_LEN + FIELD_ID_LEN;
	for (size_t i = start_pos + 1; i < header_end && i < len; i++) {
 800163c:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8001640:	3301      	adds	r3, #1
 8001642:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8001646:	e01d      	b.n	8001684 <parse_frame+0x148>
		if (buffer[i] == '&' || buffer[i] == '*') {
 8001648:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 800164c:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001650:	681a      	ldr	r2, [r3, #0]
 8001652:	f8d7 31dc 	ldr.w	r3, [r7, #476]	@ 0x1dc
 8001656:	4413      	add	r3, r2
 8001658:	781b      	ldrb	r3, [r3, #0]
 800165a:	2b26      	cmp	r3, #38	@ 0x26
 800165c:	d00a      	beq.n	8001674 <parse_frame+0x138>
 800165e:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001662:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001666:	681a      	ldr	r2, [r3, #0]
 8001668:	f8d7 31dc 	ldr.w	r3, [r7, #476]	@ 0x1dc
 800166c:	4413      	add	r3, r2
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	2b2a      	cmp	r3, #42	@ 0x2a
 8001672:	d102      	bne.n	800167a <parse_frame+0x13e>
			return PARSE_FORBIDDEN_CHARS;
 8001674:	2304      	movs	r3, #4
 8001676:	f000 bcd7 	b.w	8002028 <parse_frame+0xaec>
	for (size_t i = start_pos + 1; i < header_end && i < len; i++) {
 800167a:	f8d7 31dc 	ldr.w	r3, [r7, #476]	@ 0x1dc
 800167e:	3301      	adds	r3, #1
 8001680:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8001684:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 8001688:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800168c:	429a      	cmp	r2, r3
 800168e:	d208      	bcs.n	80016a2 <parse_frame+0x166>
 8001690:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001694:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001698:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	429a      	cmp	r2, r3
 80016a0:	d3d2      	bcc.n	8001648 <parse_frame+0x10c>
		}
	}

	//Sprwdzanie czy długosc ramki jest poprawna
	if (pos + FIELD_ADDR_LEN > len) {
 80016a2:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80016a6:	3303      	adds	r3, #3
 80016a8:	f507 72f4 	add.w	r2, r7, #488	@ 0x1e8
 80016ac:	f5a2 72f0 	sub.w	r2, r2, #480	@ 0x1e0
 80016b0:	6812      	ldr	r2, [r2, #0]
 80016b2:	429a      	cmp	r2, r3
 80016b4:	d202      	bcs.n	80016bc <parse_frame+0x180>
		return PARSE_INVALID_FORMAT;
 80016b6:	2303      	movs	r3, #3
 80016b8:	f000 bcb6 	b.w	8002028 <parse_frame+0xaec>
	}

	memcpy(frame->sender, &buffer[pos], FIELD_ADDR_LEN);
 80016bc:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 80016c0:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80016c4:	6818      	ldr	r0, [r3, #0]
 80016c6:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 80016ca:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80016ce:	681a      	ldr	r2, [r3, #0]
 80016d0:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80016d4:	4413      	add	r3, r2
 80016d6:	2203      	movs	r2, #3
 80016d8:	4619      	mov	r1, r3
 80016da:	f008 f935 	bl	8009948 <memcpy>
	frame->sender[FIELD_ADDR_LEN] = '\0';
 80016de:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 80016e2:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	2200      	movs	r2, #0
 80016ea:	70da      	strb	r2, [r3, #3]
	pos += FIELD_ADDR_LEN;
 80016ec:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80016f0:	3303      	adds	r3, #3
 80016f2:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0

	//Sprwdzanie czy długosc ramki jest poprawna
	if (pos + FIELD_ADDR_LEN > len) {
 80016f6:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80016fa:	3303      	adds	r3, #3
 80016fc:	f507 72f4 	add.w	r2, r7, #488	@ 0x1e8
 8001700:	f5a2 72f0 	sub.w	r2, r2, #480	@ 0x1e0
 8001704:	6812      	ldr	r2, [r2, #0]
 8001706:	429a      	cmp	r2, r3
 8001708:	d202      	bcs.n	8001710 <parse_frame+0x1d4>
		return PARSE_INVALID_FORMAT;
 800170a:	2303      	movs	r3, #3
 800170c:	f000 bc8c 	b.w	8002028 <parse_frame+0xaec>
	}

	memcpy(frame->receiver, &buffer[pos], FIELD_ADDR_LEN);
 8001710:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001714:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	1d18      	adds	r0, r3, #4
 800171c:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001720:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001724:	681a      	ldr	r2, [r3, #0]
 8001726:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 800172a:	4413      	add	r3, r2
 800172c:	2203      	movs	r2, #3
 800172e:	4619      	mov	r1, r3
 8001730:	f008 f90a 	bl	8009948 <memcpy>
	frame->receiver[FIELD_ADDR_LEN] = '\0';
 8001734:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001738:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	2200      	movs	r2, #0
 8001740:	71da      	strb	r2, [r3, #7]
	pos += FIELD_ADDR_LEN;
 8001742:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8001746:	3303      	adds	r3, #3
 8001748:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0

	// Sprawdza czy odbiorca to STM
	if (strcmp(frame->receiver, DEVICE_ID) != 0) {
 800174c:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001750:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	3304      	adds	r3, #4
 8001758:	49b0      	ldr	r1, [pc, #704]	@ (8001a1c <parse_frame+0x4e0>)
 800175a:	4618      	mov	r0, r3
 800175c:	f7fe fd58 	bl	8000210 <strcmp>
 8001760:	4603      	mov	r3, r0
 8001762:	2b00      	cmp	r3, #0
 8001764:	d002      	beq.n	800176c <parse_frame+0x230>
		return PARSE_WRONG_RECIPIENT;
 8001766:	2301      	movs	r3, #1
 8001768:	f000 bc5e 	b.w	8002028 <parse_frame+0xaec>
	}

	//Sprwdzanie czy długość ramki jest poprawna
	if (pos + FIELD_DATA_LEN > len) {
 800176c:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8001770:	3303      	adds	r3, #3
 8001772:	f507 72f4 	add.w	r2, r7, #488	@ 0x1e8
 8001776:	f5a2 72f0 	sub.w	r2, r2, #480	@ 0x1e0
 800177a:	6812      	ldr	r2, [r2, #0]
 800177c:	429a      	cmp	r2, r3
 800177e:	d202      	bcs.n	8001786 <parse_frame+0x24a>
		return PARSE_INVALID_FORMAT;
 8001780:	2303      	movs	r3, #3
 8001782:	f000 bc51 	b.w	8002028 <parse_frame+0xaec>
	}

	char len_str[FIELD_DATA_LEN + 1];
	memcpy(len_str, &buffer[pos], FIELD_DATA_LEN);
 8001786:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 800178a:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 800178e:	681a      	ldr	r2, [r3, #0]
 8001790:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8001794:	18d1      	adds	r1, r2, r3
 8001796:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800179a:	2203      	movs	r2, #3
 800179c:	4618      	mov	r0, r3
 800179e:	f008 f8d3 	bl	8009948 <memcpy>
	len_str[FIELD_DATA_LEN] = '\0';
 80017a2:	2300      	movs	r3, #0
 80017a4:	f887 3183 	strb.w	r3, [r7, #387]	@ 0x183
	frame->data_len = convert_char_to_int(len_str);
 80017a8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80017ac:	4618      	mov	r0, r3
 80017ae:	f7ff fcbb 	bl	8001128 <convert_char_to_int>
 80017b2:	4603      	mov	r3, r0
 80017b4:	b29a      	uxth	r2, r3
 80017b6:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 80017ba:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	811a      	strh	r2, [r3, #8]
	if (frame->data_len < 0 || frame->data_len > MAX_PAYLOAD_LEN) {
 80017c2:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 80017c6:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	891b      	ldrh	r3, [r3, #8]
 80017ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80017d2:	d902      	bls.n	80017da <parse_frame+0x29e>
		return PARSE_INVALID_FORMAT;
 80017d4:	2303      	movs	r3, #3
 80017d6:	f000 bc27 	b.w	8002028 <parse_frame+0xaec>
	}
	pos += FIELD_DATA_LEN;
 80017da:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80017de:	3303      	adds	r3, #3
 80017e0:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0

	//Sprwdzanie czy długość ramki jest poprawna
	if (pos + FIELD_ID_LEN > len) {
 80017e4:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80017e8:	3302      	adds	r3, #2
 80017ea:	f507 72f4 	add.w	r2, r7, #488	@ 0x1e8
 80017ee:	f5a2 72f0 	sub.w	r2, r2, #480	@ 0x1e0
 80017f2:	6812      	ldr	r2, [r2, #0]
 80017f4:	429a      	cmp	r2, r3
 80017f6:	d202      	bcs.n	80017fe <parse_frame+0x2c2>
		return PARSE_INVALID_FORMAT;
 80017f8:	2303      	movs	r3, #3
 80017fa:	f000 bc15 	b.w	8002028 <parse_frame+0xaec>
	}

	char id_str[FIELD_ID_LEN + 1];
	memcpy(id_str, &buffer[pos], FIELD_ID_LEN);
 80017fe:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001802:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001806:	681a      	ldr	r2, [r3, #0]
 8001808:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 800180c:	4413      	add	r3, r2
 800180e:	881b      	ldrh	r3, [r3, #0]
 8001810:	b29b      	uxth	r3, r3
 8001812:	f8a7 317c 	strh.w	r3, [r7, #380]	@ 0x17c
	id_str[FIELD_ID_LEN] = '\0';
 8001816:	2300      	movs	r3, #0
 8001818:	f887 317e 	strb.w	r3, [r7, #382]	@ 0x17e
	frame->frame_id = convert_char_to_int(id_str);
 800181c:	f507 73be 	add.w	r3, r7, #380	@ 0x17c
 8001820:	4618      	mov	r0, r3
 8001822:	f7ff fc81 	bl	8001128 <convert_char_to_int>
 8001826:	4603      	mov	r3, r0
 8001828:	b2da      	uxtb	r2, r3
 800182a:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 800182e:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	729a      	strb	r2, [r3, #10]
	pos += FIELD_ID_LEN;
 8001836:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 800183a:	3302      	adds	r3, #2
 800183c:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0

	//Sprwdzanie czy długość ramki jest poprawna
	if (pos + frame->data_len > len) {
 8001840:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001844:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	891b      	ldrh	r3, [r3, #8]
 800184c:	461a      	mov	r2, r3
 800184e:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8001852:	4413      	add	r3, r2
 8001854:	f507 72f4 	add.w	r2, r7, #488	@ 0x1e8
 8001858:	f5a2 72f0 	sub.w	r2, r2, #480	@ 0x1e0
 800185c:	6812      	ldr	r2, [r2, #0]
 800185e:	429a      	cmp	r2, r3
 8001860:	d201      	bcs.n	8001866 <parse_frame+0x32a>
		return PARSE_INVALID_FORMAT;
 8001862:	2303      	movs	r3, #3
 8001864:	e3e0      	b.n	8002028 <parse_frame+0xaec>
	}
	if (frame->data_len > 0) {
 8001866:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 800186a:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	891b      	ldrh	r3, [r3, #8]
 8001872:	2b00      	cmp	r3, #0
 8001874:	d04c      	beq.n	8001910 <parse_frame+0x3d4>
		// Extract hex-encoded data field
		char hex_data[MAX_PAYLOAD_LEN + 1];
		memcpy(hex_data, &buffer[pos], frame->data_len);
 8001876:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 800187a:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 800187e:	681a      	ldr	r2, [r3, #0]
 8001880:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8001884:	18d1      	adds	r1, r2, r3
 8001886:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 800188a:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	891b      	ldrh	r3, [r3, #8]
 8001892:	461a      	mov	r2, r3
 8001894:	f107 0310 	add.w	r3, r7, #16
 8001898:	4618      	mov	r0, r3
 800189a:	f008 f855 	bl	8009948 <memcpy>
		hex_data[frame->data_len] = '\0';
 800189e:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 80018a2:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	891b      	ldrh	r3, [r3, #8]
 80018aa:	461a      	mov	r2, r3
 80018ac:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 80018b0:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80018b4:	2100      	movs	r1, #0
 80018b6:	5499      	strb	r1, [r3, r2]

		// Validate hex data length (must be even)
		if (frame->data_len % 2 != 0) {
 80018b8:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 80018bc:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	891b      	ldrh	r3, [r3, #8]
 80018c4:	f003 0301 	and.w	r3, r3, #1
 80018c8:	b29b      	uxth	r3, r3
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d001      	beq.n	80018d2 <parse_frame+0x396>
			return PARSE_LENGTH_MISMATCH;
 80018ce:	2305      	movs	r3, #5
 80018d0:	e3aa      	b.n	8002028 <parse_frame+0xaec>
		}

		// Decode hex string to ASCII
		int decoded_len = hex_decode_string(hex_data, frame->data, sizeof(frame->data));
 80018d2:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 80018d6:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f103 010b 	add.w	r1, r3, #11
 80018e0:	f107 0310 	add.w	r3, r7, #16
 80018e4:	f240 1201 	movw	r2, #257	@ 0x101
 80018e8:	4618      	mov	r0, r3
 80018ea:	f7ff fc9f 	bl	800122c <hex_decode_string>
 80018ee:	f8c7 0198 	str.w	r0, [r7, #408]	@ 0x198
		if (decoded_len < 0) {
 80018f2:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	da01      	bge.n	80018fe <parse_frame+0x3c2>
			return PARSE_INVALID_FORMAT;
 80018fa:	2303      	movs	r3, #3
 80018fc:	e394      	b.n	8002028 <parse_frame+0xaec>
		}

		// Update data length to decoded length
		frame->data_len = decoded_len;
 80018fe:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 8001902:	b29a      	uxth	r2, r3
 8001904:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001908:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	811a      	strh	r2, [r3, #8]
	}
	pos += (frame->data_len * 2); // Skip the original hex data in buffer (2 hex chars per byte)
 8001910:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001914:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	891b      	ldrh	r3, [r3, #8]
 800191c:	005b      	lsls	r3, r3, #1
 800191e:	461a      	mov	r2, r3
 8001920:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8001924:	4413      	add	r3, r2
 8001926:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0

	//Sprwdzanie czy długość ramki jest poprawna
	if (pos + FIELD_CRC_LEN > len - 1) {
 800192a:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 800192e:	1d1a      	adds	r2, r3, #4
 8001930:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001934:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	3b01      	subs	r3, #1
 800193c:	429a      	cmp	r2, r3
 800193e:	d901      	bls.n	8001944 <parse_frame+0x408>
		return PARSE_INVALID_FORMAT;
 8001940:	2303      	movs	r3, #3
 8001942:	e371      	b.n	8002028 <parse_frame+0xaec>
	}

	char crc_str[FIELD_CRC_LEN + 1];
	memcpy(crc_str, &buffer[pos], FIELD_CRC_LEN);
 8001944:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001948:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 800194c:	681a      	ldr	r2, [r3, #0]
 800194e:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8001952:	4413      	add	r3, r2
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
	crc_str[FIELD_CRC_LEN] = '\0';
 800195a:	2300      	movs	r3, #0
 800195c:	f887 3178 	strb.w	r3, [r7, #376]	@ 0x178

	//Sprawdza zabornione znaki w crc
	for (size_t i = pos; i < pos + FIELD_CRC_LEN; i++) {
 8001960:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8001964:	f8c7 31d8 	str.w	r3, [r7, #472]	@ 0x1d8
 8001968:	e01c      	b.n	80019a4 <parse_frame+0x468>
		if (buffer[i] == '&' || buffer[i] == '*') {
 800196a:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 800196e:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001972:	681a      	ldr	r2, [r3, #0]
 8001974:	f8d7 31d8 	ldr.w	r3, [r7, #472]	@ 0x1d8
 8001978:	4413      	add	r3, r2
 800197a:	781b      	ldrb	r3, [r3, #0]
 800197c:	2b26      	cmp	r3, #38	@ 0x26
 800197e:	d00a      	beq.n	8001996 <parse_frame+0x45a>
 8001980:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001984:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001988:	681a      	ldr	r2, [r3, #0]
 800198a:	f8d7 31d8 	ldr.w	r3, [r7, #472]	@ 0x1d8
 800198e:	4413      	add	r3, r2
 8001990:	781b      	ldrb	r3, [r3, #0]
 8001992:	2b2a      	cmp	r3, #42	@ 0x2a
 8001994:	d101      	bne.n	800199a <parse_frame+0x45e>
			return PARSE_FORBIDDEN_CHARS;
 8001996:	2304      	movs	r3, #4
 8001998:	e346      	b.n	8002028 <parse_frame+0xaec>
	for (size_t i = pos; i < pos + FIELD_CRC_LEN; i++) {
 800199a:	f8d7 31d8 	ldr.w	r3, [r7, #472]	@ 0x1d8
 800199e:	3301      	adds	r3, #1
 80019a0:	f8c7 31d8 	str.w	r3, [r7, #472]	@ 0x1d8
 80019a4:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80019a8:	3304      	adds	r3, #4
 80019aa:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 80019ae:	429a      	cmp	r2, r3
 80019b0:	d3db      	bcc.n	800196a <parse_frame+0x42e>
		}
	}

	frame->crc = convert_hex_to_int(crc_str, FIELD_CRC_LEN);
 80019b2:	f507 73ba 	add.w	r3, r7, #372	@ 0x174
 80019b6:	2104      	movs	r1, #4
 80019b8:	4618      	mov	r0, r3
 80019ba:	f7ff fbeb 	bl	8001194 <convert_hex_to_int>
 80019be:	4603      	mov	r3, r0
 80019c0:	461a      	mov	r2, r3
 80019c2:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 80019c6:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f8a3 2210 	strh.w	r2, [r3, #528]	@ 0x210
	if (frame->crc == 0 && strcmp(crc_str, "0000") != 0) {
 80019d0:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 80019d4:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f8b3 3210 	ldrh.w	r3, [r3, #528]	@ 0x210
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d10a      	bne.n	80019f8 <parse_frame+0x4bc>
 80019e2:	f507 73ba 	add.w	r3, r7, #372	@ 0x174
 80019e6:	490e      	ldr	r1, [pc, #56]	@ (8001a20 <parse_frame+0x4e4>)
 80019e8:	4618      	mov	r0, r3
 80019ea:	f7fe fc11 	bl	8000210 <strcmp>
 80019ee:	4603      	mov	r3, r0
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d001      	beq.n	80019f8 <parse_frame+0x4bc>
		return PARSE_INVALID_FORMAT;
 80019f4:	2303      	movs	r3, #3
 80019f6:	e317      	b.n	8002028 <parse_frame+0xaec>
	}
	pos += FIELD_CRC_LEN;
 80019f8:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80019fc:	3304      	adds	r3, #4
 80019fe:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0

	//Sprawdzenie czy jestesmy na koncu ramki
	if (pos != len - 1) {
 8001a02:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001a06:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	3b01      	subs	r3, #1
 8001a0e:	f8d7 21a0 	ldr.w	r2, [r7, #416]	@ 0x1a0
 8001a12:	429a      	cmp	r2, r3
 8001a14:	d006      	beq.n	8001a24 <parse_frame+0x4e8>
		return PARSE_INVALID_FORMAT;
 8001a16:	2303      	movs	r3, #3
 8001a18:	e306      	b.n	8002028 <parse_frame+0xaec>
 8001a1a:	bf00      	nop
 8001a1c:	0800a2bc 	.word	0x0800a2bc
 8001a20:	0800a2c0 	.word	0x0800a2c0
	}

	//Obliczenie crc z odebranych danych i porownanie
	uint16_t calculated_crc = calculate_frame_crc(frame);
 8001a24:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001a28:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001a2c:	6818      	ldr	r0, [r3, #0]
 8001a2e:	f000 fb03 	bl	8002038 <calculate_frame_crc>
 8001a32:	4603      	mov	r3, r0
 8001a34:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196
	// DEBUG: Print CRC values for troubleshooting
	char debug_msg[64];
	sprintf(debug_msg, "CRC: calc=0x%04X, recv=0x%04X", calculated_crc, frame->crc);
 8001a38:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 8001a3c:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001a40:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f8b3 3210 	ldrh.w	r3, [r3, #528]	@ 0x210
 8001a4a:	f507 709a 	add.w	r0, r7, #308	@ 0x134
 8001a4e:	49b4      	ldr	r1, [pc, #720]	@ (8001d20 <parse_frame+0x7e4>)
 8001a50:	f007 fef0 	bl	8009834 <siprintf>
	UART_TX_FSend("DEBUG: %s\n", debug_msg);
 8001a54:	f507 739a 	add.w	r3, r7, #308	@ 0x134
 8001a58:	4619      	mov	r1, r3
 8001a5a:	48b2      	ldr	r0, [pc, #712]	@ (8001d24 <parse_frame+0x7e8>)
 8001a5c:	f7fe fe10 	bl	8000680 <UART_TX_FSend>

	if (calculated_crc != frame->crc) {
 8001a60:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001a64:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f8b3 3210 	ldrh.w	r3, [r3, #528]	@ 0x210
 8001a6e:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 8001a72:	429a      	cmp	r2, r3
 8001a74:	d05d      	beq.n	8001b32 <parse_frame+0x5f6>
		if (response_buffer && response_size >= MAX_PAYLOAD_LEN
 8001a76:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001a7a:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d054      	beq.n	8001b2e <parse_frame+0x5f2>
 8001a84:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001a88:	2bff      	cmp	r3, #255	@ 0xff
 8001a8a:	d950      	bls.n	8001b2e <parse_frame+0x5f2>
				&& strlen(frame->sender) == FIELD_ADDR_LEN) {
 8001a8c:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001a90:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4618      	mov	r0, r3
 8001a98:	f7fe fbc4 	bl	8000224 <strlen>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	2b03      	cmp	r3, #3
 8001aa0:	d145      	bne.n	8001b2e <parse_frame+0x5f2>
			bool valid_sender = true;
 8001aa2:	2301      	movs	r3, #1
 8001aa4:	f887 31d7 	strb.w	r3, [r7, #471]	@ 0x1d7
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
 8001aae:	e01b      	b.n	8001ae8 <parse_frame+0x5ac>
				char c = frame->sender[i];
 8001ab0:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001ab4:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001ab8:	681a      	ldr	r2, [r3, #0]
 8001aba:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8001abe:	4413      	add	r3, r2
 8001ac0:	781b      	ldrb	r3, [r3, #0]
 8001ac2:	f887 3185 	strb.w	r3, [r7, #389]	@ 0x185
				if (c == '&' || c == '*') {
 8001ac6:	f897 3185 	ldrb.w	r3, [r7, #389]	@ 0x185
 8001aca:	2b26      	cmp	r3, #38	@ 0x26
 8001acc:	d003      	beq.n	8001ad6 <parse_frame+0x59a>
 8001ace:	f897 3185 	ldrb.w	r3, [r7, #389]	@ 0x185
 8001ad2:	2b2a      	cmp	r3, #42	@ 0x2a
 8001ad4:	d103      	bne.n	8001ade <parse_frame+0x5a2>
					valid_sender = false;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	f887 31d7 	strb.w	r3, [r7, #471]	@ 0x1d7
					break;
 8001adc:	e008      	b.n	8001af0 <parse_frame+0x5b4>
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001ade:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8001ae2:	3301      	adds	r3, #1
 8001ae4:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
 8001ae8:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8001aec:	2b02      	cmp	r3, #2
 8001aee:	dddf      	ble.n	8001ab0 <parse_frame+0x574>
				}
			}
			if (valid_sender) {
 8001af0:	f897 31d7 	ldrb.w	r3, [r7, #471]	@ 0x1d7
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d01a      	beq.n	8001b2e <parse_frame+0x5f2>
				build_response_frame(response_buffer, response_size, DEVICE_ID,
						frame->sender, frame->frame_id, NULL, WRCHSUM);
 8001af8:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001afc:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001b00:	681a      	ldr	r2, [r3, #0]
				build_response_frame(response_buffer, response_size, DEVICE_ID,
 8001b02:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001b06:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	7a9b      	ldrb	r3, [r3, #10]
 8001b0e:	f507 71f4 	add.w	r1, r7, #488	@ 0x1e8
 8001b12:	f5a1 70f4 	sub.w	r0, r1, #488	@ 0x1e8
 8001b16:	2100      	movs	r1, #0
 8001b18:	9102      	str	r1, [sp, #8]
 8001b1a:	2100      	movs	r1, #0
 8001b1c:	9101      	str	r1, [sp, #4]
 8001b1e:	9300      	str	r3, [sp, #0]
 8001b20:	4613      	mov	r3, r2
 8001b22:	4a81      	ldr	r2, [pc, #516]	@ (8001d28 <parse_frame+0x7ec>)
 8001b24:	f8d7 11f8 	ldr.w	r1, [r7, #504]	@ 0x1f8
 8001b28:	6800      	ldr	r0, [r0, #0]
 8001b2a:	f000 fb3f 	bl	80021ac <build_response_frame>
			}
		}
		return PARSE_CRC_ERROR;
 8001b2e:	2306      	movs	r3, #6
 8001b30:	e27a      	b.n	8002028 <parse_frame+0xaec>
	}

	// Znajdywanie długości nazwy komendy
	size_t cmd_name_len = 0;
 8001b32:	2300      	movs	r3, #0
 8001b34:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
	for (size_t i = 0; i < frame->data_len && i < MAX_PAYLOAD_LEN; i++) {
 8001b38:	2300      	movs	r3, #0
 8001b3a:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 8001b3e:	e021      	b.n	8001b84 <parse_frame+0x648>
		if (frame->data[i] >= 'A' && frame->data[i] <= 'Z') {
 8001b40:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001b44:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001b48:	681a      	ldr	r2, [r3, #0]
 8001b4a:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8001b4e:	4413      	add	r3, r2
 8001b50:	330b      	adds	r3, #11
 8001b52:	781b      	ldrb	r3, [r3, #0]
 8001b54:	2b40      	cmp	r3, #64	@ 0x40
 8001b56:	d924      	bls.n	8001ba2 <parse_frame+0x666>
 8001b58:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001b5c:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001b60:	681a      	ldr	r2, [r3, #0]
 8001b62:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8001b66:	4413      	add	r3, r2
 8001b68:	330b      	adds	r3, #11
 8001b6a:	781b      	ldrb	r3, [r3, #0]
 8001b6c:	2b5a      	cmp	r3, #90	@ 0x5a
 8001b6e:	d818      	bhi.n	8001ba2 <parse_frame+0x666>
			cmd_name_len++;
 8001b70:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8001b74:	3301      	adds	r3, #1
 8001b76:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
	for (size_t i = 0; i < frame->data_len && i < MAX_PAYLOAD_LEN; i++) {
 8001b7a:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8001b7e:	3301      	adds	r3, #1
 8001b80:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 8001b84:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001b88:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	891b      	ldrh	r3, [r3, #8]
 8001b90:	461a      	mov	r2, r3
 8001b92:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d203      	bcs.n	8001ba2 <parse_frame+0x666>
 8001b9a:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8001b9e:	2bff      	cmp	r3, #255	@ 0xff
 8001ba0:	d9ce      	bls.n	8001b40 <parse_frame+0x604>
		} else {
			break; // Koniec nazwy komendy
		}
	}

	if (cmd_name_len == 0) {
 8001ba2:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d15d      	bne.n	8001c66 <parse_frame+0x72a>
		// Brak nazwy komendy
		if (response_buffer && response_size >= MAX_PAYLOAD_LEN
 8001baa:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001bae:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d054      	beq.n	8001c62 <parse_frame+0x726>
 8001bb8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001bbc:	2bff      	cmp	r3, #255	@ 0xff
 8001bbe:	d950      	bls.n	8001c62 <parse_frame+0x726>
				&& strlen(frame->sender) == FIELD_ADDR_LEN) {
 8001bc0:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001bc4:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4618      	mov	r0, r3
 8001bcc:	f7fe fb2a 	bl	8000224 <strlen>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	2b03      	cmp	r3, #3
 8001bd4:	d145      	bne.n	8001c62 <parse_frame+0x726>
			bool valid_sender = true;
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	f887 31c7 	strb.w	r3, [r7, #455]	@ 0x1c7
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001bdc:	2300      	movs	r3, #0
 8001bde:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8001be2:	e01b      	b.n	8001c1c <parse_frame+0x6e0>
				char c = frame->sender[i];
 8001be4:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001be8:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001bec:	681a      	ldr	r2, [r3, #0]
 8001bee:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8001bf2:	4413      	add	r3, r2
 8001bf4:	781b      	ldrb	r3, [r3, #0]
 8001bf6:	f887 3186 	strb.w	r3, [r7, #390]	@ 0x186
				if (c == '&' || c == '*') {
 8001bfa:	f897 3186 	ldrb.w	r3, [r7, #390]	@ 0x186
 8001bfe:	2b26      	cmp	r3, #38	@ 0x26
 8001c00:	d003      	beq.n	8001c0a <parse_frame+0x6ce>
 8001c02:	f897 3186 	ldrb.w	r3, [r7, #390]	@ 0x186
 8001c06:	2b2a      	cmp	r3, #42	@ 0x2a
 8001c08:	d103      	bne.n	8001c12 <parse_frame+0x6d6>
					valid_sender = false;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	f887 31c7 	strb.w	r3, [r7, #455]	@ 0x1c7
					break;
 8001c10:	e008      	b.n	8001c24 <parse_frame+0x6e8>
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001c12:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8001c16:	3301      	adds	r3, #1
 8001c18:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8001c1c:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8001c20:	2b02      	cmp	r3, #2
 8001c22:	dddf      	ble.n	8001be4 <parse_frame+0x6a8>
				}
			}
			if (valid_sender) {
 8001c24:	f897 31c7 	ldrb.w	r3, [r7, #455]	@ 0x1c7
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d01a      	beq.n	8001c62 <parse_frame+0x726>
				build_response_frame(response_buffer, response_size, DEVICE_ID,
						frame->sender, frame->frame_id, NULL, WRCMD);
 8001c2c:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001c30:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001c34:	681a      	ldr	r2, [r3, #0]
				build_response_frame(response_buffer, response_size, DEVICE_ID,
 8001c36:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001c3a:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	7a9b      	ldrb	r3, [r3, #10]
 8001c42:	f507 71f4 	add.w	r1, r7, #488	@ 0x1e8
 8001c46:	f5a1 70f4 	sub.w	r0, r1, #488	@ 0x1e8
 8001c4a:	2101      	movs	r1, #1
 8001c4c:	9102      	str	r1, [sp, #8]
 8001c4e:	2100      	movs	r1, #0
 8001c50:	9101      	str	r1, [sp, #4]
 8001c52:	9300      	str	r3, [sp, #0]
 8001c54:	4613      	mov	r3, r2
 8001c56:	4a34      	ldr	r2, [pc, #208]	@ (8001d28 <parse_frame+0x7ec>)
 8001c58:	f8d7 11f8 	ldr.w	r1, [r7, #504]	@ 0x1f8
 8001c5c:	6800      	ldr	r0, [r0, #0]
 8001c5e:	f000 faa5 	bl	80021ac <build_response_frame>
			}
		}
		return PARSE_CMD_ERROR;
 8001c62:	2307      	movs	r3, #7
 8001c64:	e1e0      	b.n	8002028 <parse_frame+0xaec>
	}

	//Wyodrębnienie nazwy komendy
	char cmd_name[32];
	//Sprawdza czy długość nazwy komendy jest poprawna, jezeli nie to skraca do maksymalnej długości, aby moc zapisac do stringa pusty znak na koncu
	if (cmd_name_len >= sizeof(cmd_name)) {
 8001c66:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8001c6a:	2b1f      	cmp	r3, #31
 8001c6c:	d902      	bls.n	8001c74 <parse_frame+0x738>
		cmd_name_len = sizeof(cmd_name) - 1;
 8001c6e:	231f      	movs	r3, #31
 8001c70:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
	}
	memcpy(cmd_name, frame->data, cmd_name_len);
 8001c74:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001c78:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f103 010b 	add.w	r1, r3, #11
 8001c82:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 8001c86:	f8d7 21cc 	ldr.w	r2, [r7, #460]	@ 0x1cc
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f007 fe5c 	bl	8009948 <memcpy>
	cmd_name[cmd_name_len] = '\0';
 8001c90:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 8001c94:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8001c98:	4413      	add	r3, r2
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	701a      	strb	r2, [r3, #0]

	//Parsowanie komendy
	Command cmd = parse_command(cmd_name);
 8001c9e:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	f7ff fb72 	bl	800138c <parse_command>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	f887 3195 	strb.w	r3, [r7, #405]	@ 0x195
	if (cmd == CMD_INVALID) {
 8001cae:	f997 3195 	ldrsb.w	r3, [r7, #405]	@ 0x195
 8001cb2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001cb6:	d163      	bne.n	8001d80 <parse_frame+0x844>
		//Nieznana komenda
		if (response_buffer && response_size >= MAX_PAYLOAD_LEN
 8001cb8:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001cbc:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d05a      	beq.n	8001d7c <parse_frame+0x840>
 8001cc6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001cca:	2bff      	cmp	r3, #255	@ 0xff
 8001ccc:	d956      	bls.n	8001d7c <parse_frame+0x840>
				&& strlen(frame->sender) == FIELD_ADDR_LEN) {
 8001cce:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001cd2:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f7fe faa3 	bl	8000224 <strlen>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	2b03      	cmp	r3, #3
 8001ce2:	d14b      	bne.n	8001d7c <parse_frame+0x840>
			bool valid_sender = true;
 8001ce4:	2301      	movs	r3, #1
 8001ce6:	f887 31bf 	strb.w	r3, [r7, #447]	@ 0x1bf
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001cea:	2300      	movs	r3, #0
 8001cec:	f8c7 31b8 	str.w	r3, [r7, #440]	@ 0x1b8
 8001cf0:	e021      	b.n	8001d36 <parse_frame+0x7fa>
				char c = frame->sender[i];
 8001cf2:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001cf6:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001cfa:	681a      	ldr	r2, [r3, #0]
 8001cfc:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8001d00:	4413      	add	r3, r2
 8001d02:	781b      	ldrb	r3, [r3, #0]
 8001d04:	f887 3187 	strb.w	r3, [r7, #391]	@ 0x187
				if (c == '&' || c == '*') {
 8001d08:	f897 3187 	ldrb.w	r3, [r7, #391]	@ 0x187
 8001d0c:	2b26      	cmp	r3, #38	@ 0x26
 8001d0e:	d003      	beq.n	8001d18 <parse_frame+0x7dc>
 8001d10:	f897 3187 	ldrb.w	r3, [r7, #391]	@ 0x187
 8001d14:	2b2a      	cmp	r3, #42	@ 0x2a
 8001d16:	d109      	bne.n	8001d2c <parse_frame+0x7f0>
					valid_sender = false;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	f887 31bf 	strb.w	r3, [r7, #447]	@ 0x1bf
					break;
 8001d1e:	e00e      	b.n	8001d3e <parse_frame+0x802>
 8001d20:	0800a2c8 	.word	0x0800a2c8
 8001d24:	0800a2e8 	.word	0x0800a2e8
 8001d28:	0800a2bc 	.word	0x0800a2bc
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001d2c:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8001d30:	3301      	adds	r3, #1
 8001d32:	f8c7 31b8 	str.w	r3, [r7, #440]	@ 0x1b8
 8001d36:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8001d3a:	2b02      	cmp	r3, #2
 8001d3c:	ddd9      	ble.n	8001cf2 <parse_frame+0x7b6>
				}
			}
			if (valid_sender) {
 8001d3e:	f897 31bf 	ldrb.w	r3, [r7, #447]	@ 0x1bf
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d01a      	beq.n	8001d7c <parse_frame+0x840>
				build_response_frame(response_buffer, response_size, DEVICE_ID,
						frame->sender, frame->frame_id, NULL, WRCMD);
 8001d46:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001d4a:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001d4e:	681a      	ldr	r2, [r3, #0]
				build_response_frame(response_buffer, response_size, DEVICE_ID,
 8001d50:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001d54:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	7a9b      	ldrb	r3, [r3, #10]
 8001d5c:	f507 71f4 	add.w	r1, r7, #488	@ 0x1e8
 8001d60:	f5a1 70f4 	sub.w	r0, r1, #488	@ 0x1e8
 8001d64:	2101      	movs	r1, #1
 8001d66:	9102      	str	r1, [sp, #8]
 8001d68:	2100      	movs	r1, #0
 8001d6a:	9101      	str	r1, [sp, #4]
 8001d6c:	9300      	str	r3, [sp, #0]
 8001d6e:	4613      	mov	r3, r2
 8001d70:	4ab0      	ldr	r2, [pc, #704]	@ (8002034 <parse_frame+0xaf8>)
 8001d72:	f8d7 11f8 	ldr.w	r1, [r7, #504]	@ 0x1f8
 8001d76:	6800      	ldr	r0, [r0, #0]
 8001d78:	f000 fa18 	bl	80021ac <build_response_frame>
			}
		}
		return PARSE_CMD_ERROR;
 8001d7c:	2307      	movs	r3, #7
 8001d7e:	e153      	b.n	8002028 <parse_frame+0xaec>
	}

	uint8_t expected_param_len = get_command_param_len(cmd);
 8001d80:	f997 3195 	ldrsb.w	r3, [r7, #405]	@ 0x195
 8001d84:	4618      	mov	r0, r3
 8001d86:	f7ff fba1 	bl	80014cc <get_command_param_len>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	f887 3194 	strb.w	r3, [r7, #404]	@ 0x194

	// Jeśli komenda nie ma parametrów, dane muszą być dokładnie równe nazwie komendy
	if (expected_param_len == 0) {
 8001d90:	f897 3194 	ldrb.w	r3, [r7, #404]	@ 0x194
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d169      	bne.n	8001e6c <parse_frame+0x930>
		if (frame->data_len != cmd_name_len) {
 8001d98:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001d9c:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	891b      	ldrh	r3, [r3, #8]
 8001da4:	461a      	mov	r2, r3
 8001da6:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8001daa:	4293      	cmp	r3, r2
 8001dac:	f000 80ce 	beq.w	8001f4c <parse_frame+0xa10>
			///Dlugosc danych nie jest rowna dlugosci nazwy komendy zwracanie bledu
			if (response_buffer && response_size >= MAX_PAYLOAD_LEN
 8001db0:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001db4:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d054      	beq.n	8001e68 <parse_frame+0x92c>
 8001dbe:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001dc2:	2bff      	cmp	r3, #255	@ 0xff
 8001dc4:	d950      	bls.n	8001e68 <parse_frame+0x92c>
					&& strlen(frame->sender) == FIELD_ADDR_LEN) {
 8001dc6:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001dca:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f7fe fa27 	bl	8000224 <strlen>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	2b03      	cmp	r3, #3
 8001dda:	d145      	bne.n	8001e68 <parse_frame+0x92c>
				bool valid_sender = true;
 8001ddc:	2301      	movs	r3, #1
 8001dde:	f887 31b7 	strb.w	r3, [r7, #439]	@ 0x1b7
				for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001de2:	2300      	movs	r3, #0
 8001de4:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
 8001de8:	e01b      	b.n	8001e22 <parse_frame+0x8e6>
					char c = frame->sender[i];
 8001dea:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001dee:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001df2:	681a      	ldr	r2, [r3, #0]
 8001df4:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8001df8:	4413      	add	r3, r2
 8001dfa:	781b      	ldrb	r3, [r3, #0]
 8001dfc:	f887 318e 	strb.w	r3, [r7, #398]	@ 0x18e
					if (c == '&' || c == '*') {
 8001e00:	f897 318e 	ldrb.w	r3, [r7, #398]	@ 0x18e
 8001e04:	2b26      	cmp	r3, #38	@ 0x26
 8001e06:	d003      	beq.n	8001e10 <parse_frame+0x8d4>
 8001e08:	f897 318e 	ldrb.w	r3, [r7, #398]	@ 0x18e
 8001e0c:	2b2a      	cmp	r3, #42	@ 0x2a
 8001e0e:	d103      	bne.n	8001e18 <parse_frame+0x8dc>
						valid_sender = false;
 8001e10:	2300      	movs	r3, #0
 8001e12:	f887 31b7 	strb.w	r3, [r7, #439]	@ 0x1b7
						break;
 8001e16:	e008      	b.n	8001e2a <parse_frame+0x8ee>
				for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001e18:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8001e1c:	3301      	adds	r3, #1
 8001e1e:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
 8001e22:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8001e26:	2b02      	cmp	r3, #2
 8001e28:	dddf      	ble.n	8001dea <parse_frame+0x8ae>
					}
				}
				if (valid_sender) {
 8001e2a:	f897 31b7 	ldrb.w	r3, [r7, #439]	@ 0x1b7
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d01a      	beq.n	8001e68 <parse_frame+0x92c>
					build_response_frame(response_buffer, response_size,
							DEVICE_ID, frame->sender, frame->frame_id, NULL,
 8001e32:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001e36:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001e3a:	681a      	ldr	r2, [r3, #0]
					build_response_frame(response_buffer, response_size,
 8001e3c:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001e40:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	7a9b      	ldrb	r3, [r3, #10]
 8001e48:	f507 71f4 	add.w	r1, r7, #488	@ 0x1e8
 8001e4c:	f5a1 70f4 	sub.w	r0, r1, #488	@ 0x1e8
 8001e50:	2101      	movs	r1, #1
 8001e52:	9102      	str	r1, [sp, #8]
 8001e54:	2100      	movs	r1, #0
 8001e56:	9101      	str	r1, [sp, #4]
 8001e58:	9300      	str	r3, [sp, #0]
 8001e5a:	4613      	mov	r3, r2
 8001e5c:	4a75      	ldr	r2, [pc, #468]	@ (8002034 <parse_frame+0xaf8>)
 8001e5e:	f8d7 11f8 	ldr.w	r1, [r7, #504]	@ 0x1f8
 8001e62:	6800      	ldr	r0, [r0, #0]
 8001e64:	f000 f9a2 	bl	80021ac <build_response_frame>
							WRCMD);
				}
			}
			return PARSE_CMD_ERROR;
 8001e68:	2307      	movs	r3, #7
 8001e6a:	e0dd      	b.n	8002028 <parse_frame+0xaec>
		}
	} else {
		// Komenda ma parametry
		size_t expected_total_len = cmd_name_len + expected_param_len;
 8001e6c:	f897 3194 	ldrb.w	r3, [r7, #404]	@ 0x194
 8001e70:	f8d7 21cc 	ldr.w	r2, [r7, #460]	@ 0x1cc
 8001e74:	4413      	add	r3, r2
 8001e76:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
		if (frame->data_len != expected_total_len) {
 8001e7a:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001e7e:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	891b      	ldrh	r3, [r3, #8]
 8001e86:	461a      	mov	r2, r3
 8001e88:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001e8c:	4293      	cmp	r3, r2
 8001e8e:	d05d      	beq.n	8001f4c <parse_frame+0xa10>
			if (response_buffer && response_size >= MAX_PAYLOAD_LEN
 8001e90:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001e94:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d054      	beq.n	8001f48 <parse_frame+0xa0c>
 8001e9e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001ea2:	2bff      	cmp	r3, #255	@ 0xff
 8001ea4:	d950      	bls.n	8001f48 <parse_frame+0xa0c>
					&& strlen(frame->sender) == FIELD_ADDR_LEN) {
 8001ea6:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001eaa:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	f7fe f9b7 	bl	8000224 <strlen>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	2b03      	cmp	r3, #3
 8001eba:	d145      	bne.n	8001f48 <parse_frame+0xa0c>
				bool valid_sender = true;
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	f887 31af 	strb.w	r3, [r7, #431]	@ 0x1af
				for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8001ec8:	e01b      	b.n	8001f02 <parse_frame+0x9c6>
					char c = frame->sender[i];
 8001eca:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001ece:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001ed2:	681a      	ldr	r2, [r3, #0]
 8001ed4:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8001ed8:	4413      	add	r3, r2
 8001eda:	781b      	ldrb	r3, [r3, #0]
 8001edc:	f887 318f 	strb.w	r3, [r7, #399]	@ 0x18f
					if (c == '&' || c == '*') {
 8001ee0:	f897 318f 	ldrb.w	r3, [r7, #399]	@ 0x18f
 8001ee4:	2b26      	cmp	r3, #38	@ 0x26
 8001ee6:	d003      	beq.n	8001ef0 <parse_frame+0x9b4>
 8001ee8:	f897 318f 	ldrb.w	r3, [r7, #399]	@ 0x18f
 8001eec:	2b2a      	cmp	r3, #42	@ 0x2a
 8001eee:	d103      	bne.n	8001ef8 <parse_frame+0x9bc>
						valid_sender = false;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	f887 31af 	strb.w	r3, [r7, #431]	@ 0x1af
						break;
 8001ef6:	e008      	b.n	8001f0a <parse_frame+0x9ce>
				for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001ef8:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8001efc:	3301      	adds	r3, #1
 8001efe:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8001f02:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8001f06:	2b02      	cmp	r3, #2
 8001f08:	dddf      	ble.n	8001eca <parse_frame+0x98e>
					}
				}
				if (valid_sender) {
 8001f0a:	f897 31af 	ldrb.w	r3, [r7, #431]	@ 0x1af
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d01a      	beq.n	8001f48 <parse_frame+0xa0c>
					build_response_frame(response_buffer, response_size,
							DEVICE_ID, frame->sender, frame->frame_id, NULL,
 8001f12:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001f16:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001f1a:	681a      	ldr	r2, [r3, #0]
					build_response_frame(response_buffer, response_size,
 8001f1c:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001f20:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	7a9b      	ldrb	r3, [r3, #10]
 8001f28:	f507 71f4 	add.w	r1, r7, #488	@ 0x1e8
 8001f2c:	f5a1 70f4 	sub.w	r0, r1, #488	@ 0x1e8
 8001f30:	2102      	movs	r1, #2
 8001f32:	9102      	str	r1, [sp, #8]
 8001f34:	2100      	movs	r1, #0
 8001f36:	9101      	str	r1, [sp, #4]
 8001f38:	9300      	str	r3, [sp, #0]
 8001f3a:	4613      	mov	r3, r2
 8001f3c:	4a3d      	ldr	r2, [pc, #244]	@ (8002034 <parse_frame+0xaf8>)
 8001f3e:	f8d7 11f8 	ldr.w	r1, [r7, #504]	@ 0x1f8
 8001f42:	6800      	ldr	r0, [r0, #0]
 8001f44:	f000 f932 	bl	80021ac <build_response_frame>
							WRLEN);
				}
			}
			return PARSE_LENGTH_MISMATCH;
 8001f48:	2305      	movs	r3, #5
 8001f4a:	e06d      	b.n	8002028 <parse_frame+0xaec>
		}
	}

	frame->command = cmd;
 8001f4c:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001f50:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f897 2195 	ldrb.w	r2, [r7, #405]	@ 0x195
 8001f5a:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c

	frame->params_len = 0;
 8001f5e:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001f62:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	2200      	movs	r2, #0
 8001f6a:	f883 220e 	strb.w	r2, [r3, #526]	@ 0x20e
	frame->params[0] = '\0';
 8001f6e:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001f72:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	2200      	movs	r2, #0
 8001f7a:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
	if (expected_param_len > 0) {
 8001f7e:	f897 3194 	ldrb.w	r3, [r7, #404]	@ 0x194
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d04f      	beq.n	8002026 <parse_frame+0xaea>
		if (cmd_name_len < frame->data_len) {
 8001f86:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001f8a:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	891b      	ldrh	r3, [r3, #8]
 8001f92:	461a      	mov	r2, r3
 8001f94:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8001f98:	4293      	cmp	r3, r2
 8001f9a:	d244      	bcs.n	8002026 <parse_frame+0xaea>
			size_t param_start = cmd_name_len;
 8001f9c:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8001fa0:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
			size_t param_len = frame->data_len - cmd_name_len;
 8001fa4:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001fa8:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	891b      	ldrh	r3, [r3, #8]
 8001fb0:	461a      	mov	r2, r3
 8001fb2:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8001fb6:	1ad3      	subs	r3, r2, r3
 8001fb8:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
			if (param_len > MAX_PAYLOAD_LEN) {
 8001fbc:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8001fc0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001fc4:	d903      	bls.n	8001fce <parse_frame+0xa92>
				param_len = MAX_PAYLOAD_LEN;
 8001fc6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001fca:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
			}
			memcpy(frame->params, &frame->data[param_start], param_len);
 8001fce:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001fd2:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f203 100d 	addw	r0, r3, #269	@ 0x10d
 8001fdc:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001fe0:	f5a3 72f2 	sub.w	r2, r3, #484	@ 0x1e4
 8001fe4:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001fe8:	3308      	adds	r3, #8
 8001fea:	6812      	ldr	r2, [r2, #0]
 8001fec:	4413      	add	r3, r2
 8001fee:	3303      	adds	r3, #3
 8001ff0:	f8d7 21a4 	ldr.w	r2, [r7, #420]	@ 0x1a4
 8001ff4:	4619      	mov	r1, r3
 8001ff6:	f007 fca7 	bl	8009948 <memcpy>
			frame->params[param_len] = '\0';
 8001ffa:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001ffe:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8002002:	681a      	ldr	r2, [r3, #0]
 8002004:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8002008:	4413      	add	r3, r2
 800200a:	f203 130d 	addw	r3, r3, #269	@ 0x10d
 800200e:	2200      	movs	r2, #0
 8002010:	701a      	strb	r2, [r3, #0]
			frame->params_len = param_len;
 8002012:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8002016:	b2da      	uxtb	r2, r3
 8002018:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 800201c:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f883 220e 	strb.w	r2, [r3, #526]	@ 0x20e
		}
	}
	return PARSE_OK;
 8002026:	2300      	movs	r3, #0
}
 8002028:	4618      	mov	r0, r3
 800202a:	f507 77f6 	add.w	r7, r7, #492	@ 0x1ec
 800202e:	46bd      	mov	sp, r7
 8002030:	bd90      	pop	{r4, r7, pc}
 8002032:	bf00      	nop
 8002034:	0800a2bc 	.word	0x0800a2bc

08002038 <calculate_frame_crc>:
 * @return Wartość CRC16
 *
 * CRC jest obliczane z pól: Nadawca + Odbiorca + Długość + ID + Dane
 * (bez znaków &, CRC oraz *)
 */
uint16_t calculate_frame_crc(const Frame *frame) {
 8002038:	b580      	push	{r7, lr}
 800203a:	f5ad 7d4e 	sub.w	sp, sp, #824	@ 0x338
 800203e:	af00      	add	r7, sp, #0
 8002040:	f507 734e 	add.w	r3, r7, #824	@ 0x338
 8002044:	f5a3 734d 	sub.w	r3, r3, #820	@ 0x334
 8002048:	6018      	str	r0, [r3, #0]
	if (!frame)
 800204a:	f507 734e 	add.w	r3, r7, #824	@ 0x338
 800204e:	f5a3 734d 	sub.w	r3, r3, #820	@ 0x334
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	2b00      	cmp	r3, #0
 8002056:	d101      	bne.n	800205c <calculate_frame_crc+0x24>
		return 0;
 8002058:	2300      	movs	r3, #0
 800205a:	e09d      	b.n	8002198 <calculate_frame_crc+0x160>

	// Prepare buffer with data for CRC calculation
	// CRC is calculated on the hex-encoded data as transmitted on wire
	char crc_buffer[MAX_FRAME_LEN];
	size_t pos = 0;
 800205c:	2300      	movs	r3, #0
 800205e:	f8c7 3334 	str.w	r3, [r7, #820]	@ 0x334

	// Sender
	memcpy(&crc_buffer[pos], frame->sender, FIELD_ADDR_LEN);
 8002062:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8002066:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
 800206a:	18d0      	adds	r0, r2, r3
 800206c:	f507 734e 	add.w	r3, r7, #824	@ 0x338
 8002070:	f5a3 734d 	sub.w	r3, r3, #820	@ 0x334
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	2203      	movs	r2, #3
 8002078:	4619      	mov	r1, r3
 800207a:	f007 fc65 	bl	8009948 <memcpy>
	pos += FIELD_ADDR_LEN;
 800207e:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
 8002082:	3303      	adds	r3, #3
 8002084:	f8c7 3334 	str.w	r3, [r7, #820]	@ 0x334

	// Receiver
	memcpy(&crc_buffer[pos], frame->receiver, FIELD_ADDR_LEN);
 8002088:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 800208c:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
 8002090:	18d0      	adds	r0, r2, r3
 8002092:	f507 734e 	add.w	r3, r7, #824	@ 0x338
 8002096:	f5a3 734d 	sub.w	r3, r3, #820	@ 0x334
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	3304      	adds	r3, #4
 800209e:	2203      	movs	r2, #3
 80020a0:	4619      	mov	r1, r3
 80020a2:	f007 fc51 	bl	8009948 <memcpy>
	pos += FIELD_ADDR_LEN;
 80020a6:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
 80020aa:	3303      	adds	r3, #3
 80020ac:	f8c7 3334 	str.w	r3, [r7, #820]	@ 0x334

	// Length (as 3 ASCII digits, representing hex-encoded data length)
	char len_str[4];
	int hex_data_len = frame->data_len * 2; // Hex-encoded length
 80020b0:	f507 734e 	add.w	r3, r7, #824	@ 0x338
 80020b4:	f5a3 734d 	sub.w	r3, r3, #820	@ 0x334
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	891b      	ldrh	r3, [r3, #8]
 80020bc:	005b      	lsls	r3, r3, #1
 80020be:	f8c7 3330 	str.w	r3, [r7, #816]	@ 0x330
	sprintf(len_str, "%03d", hex_data_len);
 80020c2:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 80020c6:	f8d7 2330 	ldr.w	r2, [r7, #816]	@ 0x330
 80020ca:	4936      	ldr	r1, [pc, #216]	@ (80021a4 <calculate_frame_crc+0x16c>)
 80020cc:	4618      	mov	r0, r3
 80020ce:	f007 fbb1 	bl	8009834 <siprintf>
	memcpy(&crc_buffer[pos], len_str, FIELD_DATA_LEN);
 80020d2:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 80020d6:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
 80020da:	4413      	add	r3, r2
 80020dc:	f507 7105 	add.w	r1, r7, #532	@ 0x214
 80020e0:	2203      	movs	r2, #3
 80020e2:	4618      	mov	r0, r3
 80020e4:	f007 fc30 	bl	8009948 <memcpy>
	pos += FIELD_DATA_LEN;
 80020e8:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
 80020ec:	3303      	adds	r3, #3
 80020ee:	f8c7 3334 	str.w	r3, [r7, #820]	@ 0x334

	// Frame ID (as 2 ASCII digits)
	char id_str[3];
	sprintf(id_str, "%02d", frame->frame_id);
 80020f2:	f507 734e 	add.w	r3, r7, #824	@ 0x338
 80020f6:	f5a3 734d 	sub.w	r3, r3, #820	@ 0x334
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	7a9b      	ldrb	r3, [r3, #10]
 80020fe:	461a      	mov	r2, r3
 8002100:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8002104:	4928      	ldr	r1, [pc, #160]	@ (80021a8 <calculate_frame_crc+0x170>)
 8002106:	4618      	mov	r0, r3
 8002108:	f007 fb94 	bl	8009834 <siprintf>
	memcpy(&crc_buffer[pos], id_str, FIELD_ID_LEN);
 800210c:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8002110:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
 8002114:	4413      	add	r3, r2
 8002116:	f507 724e 	add.w	r2, r7, #824	@ 0x338
 800211a:	f5a2 7294 	sub.w	r2, r2, #296	@ 0x128
 800211e:	8812      	ldrh	r2, [r2, #0]
 8002120:	801a      	strh	r2, [r3, #0]
	pos += FIELD_ID_LEN;
 8002122:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
 8002126:	3302      	adds	r3, #2
 8002128:	f8c7 3334 	str.w	r3, [r7, #820]	@ 0x334

	// Data (hex-encoded)
	if (frame->data_len > 0) {
 800212c:	f507 734e 	add.w	r3, r7, #824	@ 0x338
 8002130:	f5a3 734d 	sub.w	r3, r3, #820	@ 0x334
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	891b      	ldrh	r3, [r3, #8]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d025      	beq.n	8002188 <calculate_frame_crc+0x150>
		char hex_data[MAX_PAYLOAD_LEN * 2 + 1];
		int hex_len = hex_encode_string(frame->data, hex_data, sizeof(hex_data));
 800213c:	f507 734e 	add.w	r3, r7, #824	@ 0x338
 8002140:	f5a3 734d 	sub.w	r3, r3, #820	@ 0x334
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	330b      	adds	r3, #11
 8002148:	f107 010c 	add.w	r1, r7, #12
 800214c:	f240 2201 	movw	r2, #513	@ 0x201
 8002150:	4618      	mov	r0, r3
 8002152:	f7ff f8d5 	bl	8001300 <hex_encode_string>
 8002156:	f8c7 032c 	str.w	r0, [r7, #812]	@ 0x32c
		if (hex_len > 0) {
 800215a:	f8d7 332c 	ldr.w	r3, [r7, #812]	@ 0x32c
 800215e:	2b00      	cmp	r3, #0
 8002160:	dd12      	ble.n	8002188 <calculate_frame_crc+0x150>
			memcpy(&crc_buffer[pos], hex_data, hex_len);
 8002162:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8002166:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
 800216a:	4413      	add	r3, r2
 800216c:	f8d7 232c 	ldr.w	r2, [r7, #812]	@ 0x32c
 8002170:	f107 010c 	add.w	r1, r7, #12
 8002174:	4618      	mov	r0, r3
 8002176:	f007 fbe7 	bl	8009948 <memcpy>
			pos += hex_len;
 800217a:	f8d7 332c 	ldr.w	r3, [r7, #812]	@ 0x32c
 800217e:	f8d7 2334 	ldr.w	r2, [r7, #820]	@ 0x334
 8002182:	4413      	add	r3, r2
 8002184:	f8c7 3334 	str.w	r3, [r7, #820]	@ 0x334
		}
	}

	// Calculate CRC16-CCITT
	return crc16_ccitt((const uint8_t*) crc_buffer, pos);
 8002188:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800218c:	f8d7 1334 	ldr.w	r1, [r7, #820]	@ 0x334
 8002190:	4618      	mov	r0, r3
 8002192:	f7fe fbef 	bl	8000974 <crc16_ccitt>
 8002196:	4603      	mov	r3, r0
}
 8002198:	4618      	mov	r0, r3
 800219a:	f507 774e 	add.w	r7, r7, #824	@ 0x338
 800219e:	46bd      	mov	sp, r7
 80021a0:	bd80      	pop	{r7, pc}
 80021a2:	bf00      	nop
 80021a4:	0800a2f4 	.word	0x0800a2f4
 80021a8:	0800a2fc 	.word	0x0800a2fc

080021ac <build_response_frame>:
 * @param error Kod błędu (ignorowany jeśli response_data != NULL)
 * @return true jeśli budowanie powiodło się, false w przypadku błędu
 */
bool build_response_frame(char *buffer, size_t buffer_size, const char *sender,
		const char *receiver, uint8_t frame_id, const char *response_data,
		ErrorCode error) {
 80021ac:	b590      	push	{r4, r7, lr}
 80021ae:	f2ad 4d54 	subw	sp, sp, #1108	@ 0x454
 80021b2:	af00      	add	r7, sp, #0
 80021b4:	f507 648a 	add.w	r4, r7, #1104	@ 0x450
 80021b8:	f2a4 4444 	subw	r4, r4, #1092	@ 0x444
 80021bc:	6020      	str	r0, [r4, #0]
 80021be:	f507 608a 	add.w	r0, r7, #1104	@ 0x450
 80021c2:	f5a0 6089 	sub.w	r0, r0, #1096	@ 0x448
 80021c6:	6001      	str	r1, [r0, #0]
 80021c8:	f507 618a 	add.w	r1, r7, #1104	@ 0x450
 80021cc:	f2a1 414c 	subw	r1, r1, #1100	@ 0x44c
 80021d0:	600a      	str	r2, [r1, #0]
 80021d2:	f507 628a 	add.w	r2, r7, #1104	@ 0x450
 80021d6:	f5a2 628a 	sub.w	r2, r2, #1104	@ 0x450
 80021da:	6013      	str	r3, [r2, #0]
	if (!buffer || !sender || buffer_size < MIN_FRAME_LEN) {
 80021dc:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 80021e0:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d00d      	beq.n	8002206 <build_response_frame+0x5a>
 80021ea:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 80021ee:	f2a3 434c 	subw	r3, r3, #1100	@ 0x44c
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d006      	beq.n	8002206 <build_response_frame+0x5a>
 80021f8:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 80021fc:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	2b10      	cmp	r3, #16
 8002204:	d801      	bhi.n	800220a <build_response_frame+0x5e>
		return false;
 8002206:	2300      	movs	r3, #0
 8002208:	e1a8      	b.n	800255c <build_response_frame+0x3b0>

	// Przygotuj dane odpowiedzi
	char raw_data[MAX_PAYLOAD_LEN];
	size_t raw_data_len;

	if (response_data != NULL) {
 800220a:	f8d7 3464 	ldr.w	r3, [r7, #1124]	@ 0x464
 800220e:	2b00      	cmp	r3, #0
 8002210:	d016      	beq.n	8002240 <build_response_frame+0x94>
		strncpy(raw_data, response_data, sizeof(raw_data) - 1);
 8002212:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8002216:	22ff      	movs	r2, #255	@ 0xff
 8002218:	f8d7 1464 	ldr.w	r1, [r7, #1124]	@ 0x464
 800221c:	4618      	mov	r0, r3
 800221e:	f007 fb53 	bl	80098c8 <strncpy>
		raw_data[sizeof(raw_data) - 1] = '\0';
 8002222:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8002226:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800222a:	2200      	movs	r2, #0
 800222c:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
		raw_data_len = strlen(raw_data);
 8002230:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8002234:	4618      	mov	r0, r3
 8002236:	f7fd fff5 	bl	8000224 <strlen>
 800223a:	f8c7 044c 	str.w	r0, [r7, #1100]	@ 0x44c
 800223e:	e04f      	b.n	80022e0 <build_response_frame+0x134>
	} else {
		switch (error) {
 8002240:	f897 3468 	ldrb.w	r3, [r7, #1128]	@ 0x468
 8002244:	2b04      	cmp	r3, #4
 8002246:	d835      	bhi.n	80022b4 <build_response_frame+0x108>
 8002248:	a201      	add	r2, pc, #4	@ (adr r2, 8002250 <build_response_frame+0xa4>)
 800224a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800224e:	bf00      	nop
 8002250:	08002265 	.word	0x08002265
 8002254:	08002275 	.word	0x08002275
 8002258:	08002285 	.word	0x08002285
 800225c:	08002295 	.word	0x08002295
 8002260:	080022a5 	.word	0x080022a5
		case WRCHSUM:
			strncpy(raw_data, WRCHSUM_STR, sizeof(raw_data) - 1);
 8002264:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8002268:	22ff      	movs	r2, #255	@ 0xff
 800226a:	49bf      	ldr	r1, [pc, #764]	@ (8002568 <build_response_frame+0x3bc>)
 800226c:	4618      	mov	r0, r3
 800226e:	f007 fb2b 	bl	80098c8 <strncpy>
			break;
 8002272:	e027      	b.n	80022c4 <build_response_frame+0x118>
		case WRCMD:
			strncpy(raw_data, WRCMD_STR, sizeof(raw_data) - 1);
 8002274:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8002278:	22ff      	movs	r2, #255	@ 0xff
 800227a:	49bc      	ldr	r1, [pc, #752]	@ (800256c <build_response_frame+0x3c0>)
 800227c:	4618      	mov	r0, r3
 800227e:	f007 fb23 	bl	80098c8 <strncpy>
			break;
 8002282:	e01f      	b.n	80022c4 <build_response_frame+0x118>
		case WRLEN:
			strncpy(raw_data, WRLEN_STR, sizeof(raw_data) - 1);
 8002284:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8002288:	22ff      	movs	r2, #255	@ 0xff
 800228a:	49b9      	ldr	r1, [pc, #740]	@ (8002570 <build_response_frame+0x3c4>)
 800228c:	4618      	mov	r0, r3
 800228e:	f007 fb1b 	bl	80098c8 <strncpy>
			break;
 8002292:	e017      	b.n	80022c4 <build_response_frame+0x118>
		case WRPOS:
			strncpy(raw_data, WRPOS_STR, sizeof(raw_data) - 1);
 8002294:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8002298:	22ff      	movs	r2, #255	@ 0xff
 800229a:	49b6      	ldr	r1, [pc, #728]	@ (8002574 <build_response_frame+0x3c8>)
 800229c:	4618      	mov	r0, r3
 800229e:	f007 fb13 	bl	80098c8 <strncpy>
			break;
 80022a2:	e00f      	b.n	80022c4 <build_response_frame+0x118>
		case WRFRM:
			strncpy(raw_data, WRFRM_STR, sizeof(raw_data) - 1);
 80022a4:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 80022a8:	22ff      	movs	r2, #255	@ 0xff
 80022aa:	49b3      	ldr	r1, [pc, #716]	@ (8002578 <build_response_frame+0x3cc>)
 80022ac:	4618      	mov	r0, r3
 80022ae:	f007 fb0b 	bl	80098c8 <strncpy>
			break;
 80022b2:	e007      	b.n	80022c4 <build_response_frame+0x118>
		default:
			strncpy(raw_data, WRFRM_STR, sizeof(raw_data) - 1);
 80022b4:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 80022b8:	22ff      	movs	r2, #255	@ 0xff
 80022ba:	49af      	ldr	r1, [pc, #700]	@ (8002578 <build_response_frame+0x3cc>)
 80022bc:	4618      	mov	r0, r3
 80022be:	f007 fb03 	bl	80098c8 <strncpy>
			break;
 80022c2:	bf00      	nop
		}
		raw_data[sizeof(raw_data) - 1] = '\0';
 80022c4:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 80022c8:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80022cc:	2200      	movs	r2, #0
 80022ce:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
		raw_data_len = strlen(raw_data);
 80022d2:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 80022d6:	4618      	mov	r0, r3
 80022d8:	f7fd ffa4 	bl	8000224 <strlen>
 80022dc:	f8c7 044c 	str.w	r0, [r7, #1100]	@ 0x44c
	}

	// Encode raw data to hex string for transmission
	char hex_data[MAX_PAYLOAD_LEN * 2 + 1];
	int hex_len = hex_encode_string(raw_data, hex_data, sizeof(hex_data));
 80022e0:	f507 7196 	add.w	r1, r7, #300	@ 0x12c
 80022e4:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 80022e8:	f240 2201 	movw	r2, #513	@ 0x201
 80022ec:	4618      	mov	r0, r3
 80022ee:	f7ff f807 	bl	8001300 <hex_encode_string>
 80022f2:	f8c7 0448 	str.w	r0, [r7, #1096]	@ 0x448
	if (hex_len < 0) {
 80022f6:	f8d7 3448 	ldr.w	r3, [r7, #1096]	@ 0x448
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	da01      	bge.n	8002302 <build_response_frame+0x156>
		return false; // Encoding failed
 80022fe:	2300      	movs	r3, #0
 8002300:	e12c      	b.n	800255c <build_response_frame+0x3b0>
	}

	const char *data = hex_data;
 8002302:	f507 7396 	add.w	r3, r7, #300	@ 0x12c
 8002306:	f8c7 3444 	str.w	r3, [r7, #1092]	@ 0x444
	size_t data_len = hex_len;
 800230a:	f8d7 3448 	ldr.w	r3, [r7, #1096]	@ 0x448
 800230e:	f8c7 3440 	str.w	r3, [r7, #1088]	@ 0x440

	// Sprawdza czy dane zmieszczą się w buforze
	size_t total_len = FIELD_START_LEN + FIELD_ADDR_LEN + FIELD_ADDR_LEN + FIELD_DATA_LEN +
 8002312:	f8d7 3440 	ldr.w	r3, [r7, #1088]	@ 0x440
 8002316:	3311      	adds	r3, #17
 8002318:	f8c7 343c 	str.w	r3, [r7, #1084]	@ 0x43c
	FIELD_ID_LEN + data_len + FIELD_CRC_LEN + FIELD_END_LEN;
	if (total_len > buffer_size) {
 800231c:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8002320:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 8002324:	f8d7 243c 	ldr.w	r2, [r7, #1084]	@ 0x43c
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	429a      	cmp	r2, r3
 800232c:	d901      	bls.n	8002332 <build_response_frame+0x186>
		return false;
 800232e:	2300      	movs	r3, #0
 8002330:	e114      	b.n	800255c <build_response_frame+0x3b0>
	}

	size_t pos = 0;
 8002332:	2300      	movs	r3, #0
 8002334:	f8c7 3438 	str.w	r3, [r7, #1080]	@ 0x438

	// Znak startowy
	buffer[pos++] = PROTOCOL_START_BYTE;
 8002338:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 800233c:	1c5a      	adds	r2, r3, #1
 800233e:	f8c7 2438 	str.w	r2, [r7, #1080]	@ 0x438
 8002342:	f507 628a 	add.w	r2, r7, #1104	@ 0x450
 8002346:	f2a2 4244 	subw	r2, r2, #1092	@ 0x444
 800234a:	6812      	ldr	r2, [r2, #0]
 800234c:	4413      	add	r3, r2
 800234e:	2226      	movs	r2, #38	@ 0x26
 8002350:	701a      	strb	r2, [r3, #0]

	// Nadawca (3 znaki)
	memcpy(&buffer[pos], sender, FIELD_ADDR_LEN);
 8002352:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8002356:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 800235a:	681a      	ldr	r2, [r3, #0]
 800235c:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 8002360:	18d0      	adds	r0, r2, r3
 8002362:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8002366:	f2a3 434c 	subw	r3, r3, #1100	@ 0x44c
 800236a:	2203      	movs	r2, #3
 800236c:	6819      	ldr	r1, [r3, #0]
 800236e:	f007 faeb 	bl	8009948 <memcpy>
	pos += FIELD_ADDR_LEN;
 8002372:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 8002376:	3303      	adds	r3, #3
 8002378:	f8c7 3438 	str.w	r3, [r7, #1080]	@ 0x438

	// Odbiorca (3 znaki)
	memcpy(&buffer[pos], receiver, FIELD_ADDR_LEN);
 800237c:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8002380:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 8002384:	681a      	ldr	r2, [r3, #0]
 8002386:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 800238a:	18d0      	adds	r0, r2, r3
 800238c:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8002390:	f5a3 638a 	sub.w	r3, r3, #1104	@ 0x450
 8002394:	2203      	movs	r2, #3
 8002396:	6819      	ldr	r1, [r3, #0]
 8002398:	f007 fad6 	bl	8009948 <memcpy>
	pos += FIELD_ADDR_LEN;
 800239c:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 80023a0:	3303      	adds	r3, #3
 80023a2:	f8c7 3438 	str.w	r3, [r7, #1080]	@ 0x438

	// Długość danych (3 cyfry ASCII)
	char len_str[4];
	sprintf(len_str, "%03d", data_len);
 80023a6:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80023aa:	f8d7 2440 	ldr.w	r2, [r7, #1088]	@ 0x440
 80023ae:	4973      	ldr	r1, [pc, #460]	@ (800257c <build_response_frame+0x3d0>)
 80023b0:	4618      	mov	r0, r3
 80023b2:	f007 fa3f 	bl	8009834 <siprintf>
	memcpy(&buffer[pos], len_str, FIELD_DATA_LEN);
 80023b6:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 80023ba:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 80023be:	681a      	ldr	r2, [r3, #0]
 80023c0:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 80023c4:	4413      	add	r3, r2
 80023c6:	f507 7194 	add.w	r1, r7, #296	@ 0x128
 80023ca:	2203      	movs	r2, #3
 80023cc:	4618      	mov	r0, r3
 80023ce:	f007 fabb 	bl	8009948 <memcpy>
	pos += FIELD_DATA_LEN;
 80023d2:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 80023d6:	3303      	adds	r3, #3
 80023d8:	f8c7 3438 	str.w	r3, [r7, #1080]	@ 0x438

	// ID ramki (2 cyfry ASCII)
	char id_str[3];
	sprintf(id_str, "%02d", frame_id);
 80023dc:	f897 2460 	ldrb.w	r2, [r7, #1120]	@ 0x460
 80023e0:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 80023e4:	4966      	ldr	r1, [pc, #408]	@ (8002580 <build_response_frame+0x3d4>)
 80023e6:	4618      	mov	r0, r3
 80023e8:	f007 fa24 	bl	8009834 <siprintf>
	memcpy(&buffer[pos], id_str, FIELD_ID_LEN);
 80023ec:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 80023f0:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 80023f4:	681a      	ldr	r2, [r3, #0]
 80023f6:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 80023fa:	4413      	add	r3, r2
 80023fc:	f507 628a 	add.w	r2, r7, #1104	@ 0x450
 8002400:	f5a2 724b 	sub.w	r2, r2, #812	@ 0x32c
 8002404:	8812      	ldrh	r2, [r2, #0]
 8002406:	801a      	strh	r2, [r3, #0]
	pos += FIELD_ID_LEN;
 8002408:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 800240c:	3302      	adds	r3, #2
 800240e:	f8c7 3438 	str.w	r3, [r7, #1080]	@ 0x438

	// Dane odpowiedzi (hex-encoded)
	memcpy(&buffer[pos], data, data_len);
 8002412:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8002416:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 800241a:	681a      	ldr	r2, [r3, #0]
 800241c:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 8002420:	4413      	add	r3, r2
 8002422:	f8d7 2440 	ldr.w	r2, [r7, #1088]	@ 0x440
 8002426:	f8d7 1444 	ldr.w	r1, [r7, #1092]	@ 0x444
 800242a:	4618      	mov	r0, r3
 800242c:	f007 fa8c 	bl	8009948 <memcpy>
	pos += data_len;
 8002430:	f8d7 2438 	ldr.w	r2, [r7, #1080]	@ 0x438
 8002434:	f8d7 3440 	ldr.w	r3, [r7, #1088]	@ 0x440
 8002438:	4413      	add	r3, r2
 800243a:	f8c7 3438 	str.w	r3, [r7, #1080]	@ 0x438

	// Oblicz CRC dla całej ramki (bez & i *)
	char crc_buffer[MAX_FRAME_LEN - 2];
	size_t crc_pos = 0;
 800243e:	2300      	movs	r3, #0
 8002440:	f8c7 3434 	str.w	r3, [r7, #1076]	@ 0x434

	// Kopiuj pola do bufora CRC (od nadawcy do danych)
	// Note: CRC is calculated on the hex-encoded data as transmitted
	memcpy(&crc_buffer[crc_pos], sender, FIELD_ADDR_LEN);
 8002444:	f107 0214 	add.w	r2, r7, #20
 8002448:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 800244c:	18d0      	adds	r0, r2, r3
 800244e:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8002452:	f2a3 434c 	subw	r3, r3, #1100	@ 0x44c
 8002456:	2203      	movs	r2, #3
 8002458:	6819      	ldr	r1, [r3, #0]
 800245a:	f007 fa75 	bl	8009948 <memcpy>
	crc_pos += FIELD_ADDR_LEN;
 800245e:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 8002462:	3303      	adds	r3, #3
 8002464:	f8c7 3434 	str.w	r3, [r7, #1076]	@ 0x434
	memcpy(&crc_buffer[crc_pos], receiver, FIELD_ADDR_LEN);
 8002468:	f107 0214 	add.w	r2, r7, #20
 800246c:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 8002470:	18d0      	adds	r0, r2, r3
 8002472:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8002476:	f5a3 638a 	sub.w	r3, r3, #1104	@ 0x450
 800247a:	2203      	movs	r2, #3
 800247c:	6819      	ldr	r1, [r3, #0]
 800247e:	f007 fa63 	bl	8009948 <memcpy>
	crc_pos += FIELD_ADDR_LEN;
 8002482:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 8002486:	3303      	adds	r3, #3
 8002488:	f8c7 3434 	str.w	r3, [r7, #1076]	@ 0x434
	memcpy(&crc_buffer[crc_pos], len_str, FIELD_DATA_LEN);
 800248c:	f107 0214 	add.w	r2, r7, #20
 8002490:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 8002494:	4413      	add	r3, r2
 8002496:	f507 7194 	add.w	r1, r7, #296	@ 0x128
 800249a:	2203      	movs	r2, #3
 800249c:	4618      	mov	r0, r3
 800249e:	f007 fa53 	bl	8009948 <memcpy>
	crc_pos += FIELD_DATA_LEN;
 80024a2:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 80024a6:	3303      	adds	r3, #3
 80024a8:	f8c7 3434 	str.w	r3, [r7, #1076]	@ 0x434
	memcpy(&crc_buffer[crc_pos], id_str, FIELD_ID_LEN);
 80024ac:	f107 0214 	add.w	r2, r7, #20
 80024b0:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 80024b4:	4413      	add	r3, r2
 80024b6:	f507 628a 	add.w	r2, r7, #1104	@ 0x450
 80024ba:	f5a2 724b 	sub.w	r2, r2, #812	@ 0x32c
 80024be:	8812      	ldrh	r2, [r2, #0]
 80024c0:	801a      	strh	r2, [r3, #0]
	crc_pos += FIELD_ID_LEN;
 80024c2:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 80024c6:	3302      	adds	r3, #2
 80024c8:	f8c7 3434 	str.w	r3, [r7, #1076]	@ 0x434
	memcpy(&crc_buffer[crc_pos], data, data_len);
 80024cc:	f107 0214 	add.w	r2, r7, #20
 80024d0:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 80024d4:	4413      	add	r3, r2
 80024d6:	f8d7 2440 	ldr.w	r2, [r7, #1088]	@ 0x440
 80024da:	f8d7 1444 	ldr.w	r1, [r7, #1092]	@ 0x444
 80024de:	4618      	mov	r0, r3
 80024e0:	f007 fa32 	bl	8009948 <memcpy>
	crc_pos += data_len;
 80024e4:	f8d7 2434 	ldr.w	r2, [r7, #1076]	@ 0x434
 80024e8:	f8d7 3440 	ldr.w	r3, [r7, #1088]	@ 0x440
 80024ec:	4413      	add	r3, r2
 80024ee:	f8c7 3434 	str.w	r3, [r7, #1076]	@ 0x434

	uint16_t crc = crc16_ccitt((const uint8_t*) crc_buffer, crc_pos);
 80024f2:	f107 0314 	add.w	r3, r7, #20
 80024f6:	f8d7 1434 	ldr.w	r1, [r7, #1076]	@ 0x434
 80024fa:	4618      	mov	r0, r3
 80024fc:	f7fe fa3a 	bl	8000974 <crc16_ccitt>
 8002500:	4603      	mov	r3, r0
 8002502:	f8a7 3432 	strh.w	r3, [r7, #1074]	@ 0x432

	// CRC jako 4 znaki hex ASCII (Big Endian)
	sprintf(&buffer[pos], "%04X", crc);
 8002506:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 800250a:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 800250e:	681a      	ldr	r2, [r3, #0]
 8002510:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 8002514:	4413      	add	r3, r2
 8002516:	f8b7 2432 	ldrh.w	r2, [r7, #1074]	@ 0x432
 800251a:	491a      	ldr	r1, [pc, #104]	@ (8002584 <build_response_frame+0x3d8>)
 800251c:	4618      	mov	r0, r3
 800251e:	f007 f989 	bl	8009834 <siprintf>
	pos += FIELD_CRC_LEN;
 8002522:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 8002526:	3304      	adds	r3, #4
 8002528:	f8c7 3438 	str.w	r3, [r7, #1080]	@ 0x438

	// Znak końcowy
	buffer[pos++] = PROTOCOL_END_BYTE;
 800252c:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 8002530:	1c5a      	adds	r2, r3, #1
 8002532:	f8c7 2438 	str.w	r2, [r7, #1080]	@ 0x438
 8002536:	f507 628a 	add.w	r2, r7, #1104	@ 0x450
 800253a:	f2a2 4244 	subw	r2, r2, #1092	@ 0x444
 800253e:	6812      	ldr	r2, [r2, #0]
 8002540:	4413      	add	r3, r2
 8002542:	222a      	movs	r2, #42	@ 0x2a
 8002544:	701a      	strb	r2, [r3, #0]

	// Zakończ string
	buffer[pos] = '\0';
 8002546:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 800254a:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 800254e:	681a      	ldr	r2, [r3, #0]
 8002550:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 8002554:	4413      	add	r3, r2
 8002556:	2200      	movs	r2, #0
 8002558:	701a      	strb	r2, [r3, #0]

	return true;
 800255a:	2301      	movs	r3, #1
}
 800255c:	4618      	mov	r0, r3
 800255e:	f207 4754 	addw	r7, r7, #1108	@ 0x454
 8002562:	46bd      	mov	sp, r7
 8002564:	bd90      	pop	{r4, r7, pc}
 8002566:	bf00      	nop
 8002568:	0800a304 	.word	0x0800a304
 800256c:	0800a30c 	.word	0x0800a30c
 8002570:	0800a314 	.word	0x0800a314
 8002574:	0800a31c 	.word	0x0800a31c
 8002578:	0800a324 	.word	0x0800a324
 800257c:	0800a2f4 	.word	0x0800a2f4
 8002580:	0800a2fc 	.word	0x0800a2fc
 8002584:	0800a32c 	.word	0x0800a32c

08002588 <process_received_frame>:
/**
 * @brief Przetwarza odebraną kompletną ramkę protokołu
 * @param buffer Bufor zawierający kompletną ramkę
 * @param len Długość bufora
 */
void process_received_frame(const char *buffer, uint16_t len) {
 8002588:	b590      	push	{r4, r7, lr}
 800258a:	f5ad 7d77 	sub.w	sp, sp, #988	@ 0x3dc
 800258e:	af04      	add	r7, sp, #16
 8002590:	f507 7372 	add.w	r3, r7, #968	@ 0x3c8
 8002594:	f5a3 7371 	sub.w	r3, r3, #964	@ 0x3c4
 8002598:	6018      	str	r0, [r3, #0]
 800259a:	460a      	mov	r2, r1
 800259c:	f507 7372 	add.w	r3, r7, #968	@ 0x3c8
 80025a0:	f2a3 33c6 	subw	r3, r3, #966	@ 0x3c6
 80025a4:	801a      	strh	r2, [r3, #0]
	// DEBUG: Print received frame
	char debug_msg[128];
	strncpy(debug_msg, buffer, sizeof(debug_msg) - 1);
 80025a6:	f507 7372 	add.w	r3, r7, #968	@ 0x3c8
 80025aa:	f5a3 7371 	sub.w	r3, r3, #964	@ 0x3c4
 80025ae:	f507 704d 	add.w	r0, r7, #820	@ 0x334
 80025b2:	227f      	movs	r2, #127	@ 0x7f
 80025b4:	6819      	ldr	r1, [r3, #0]
 80025b6:	f007 f987 	bl	80098c8 <strncpy>
	debug_msg[sizeof(debug_msg) - 1] = '\0';
 80025ba:	2300      	movs	r3, #0
 80025bc:	f887 33b3 	strb.w	r3, [r7, #947]	@ 0x3b3
	UART_TX_FSend("DEBUG: Received frame: %s\n", debug_msg);
 80025c0:	f507 734d 	add.w	r3, r7, #820	@ 0x334
 80025c4:	4619      	mov	r1, r3
 80025c6:	4878      	ldr	r0, [pc, #480]	@ (80027a8 <process_received_frame+0x220>)
 80025c8:	f7fe f85a 	bl	8000680 <UART_TX_FSend>

	Frame frame;
	char response[MAX_FRAME_LEN];
	ParseResult result = parse_frame(buffer, len, &frame, response,
 80025cc:	f507 7372 	add.w	r3, r7, #968	@ 0x3c8
 80025d0:	f2a3 33c6 	subw	r3, r3, #966	@ 0x3c6
 80025d4:	8819      	ldrh	r1, [r3, #0]
 80025d6:	f107 030c 	add.w	r3, r7, #12
 80025da:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 80025de:	f507 7072 	add.w	r0, r7, #968	@ 0x3c8
 80025e2:	f5a0 7071 	sub.w	r0, r0, #964	@ 0x3c4
 80025e6:	f240 1411 	movw	r4, #273	@ 0x111
 80025ea:	9400      	str	r4, [sp, #0]
 80025ec:	6800      	ldr	r0, [r0, #0]
 80025ee:	f7fe ffa5 	bl	800153c <parse_frame>
 80025f2:	4603      	mov	r3, r0
 80025f4:	f887 33b7 	strb.w	r3, [r7, #951]	@ 0x3b7
			sizeof(response));

	if (result == PARSE_OK) {
 80025f8:	f897 33b7 	ldrb.w	r3, [r7, #951]	@ 0x3b7
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d109      	bne.n	8002614 <process_received_frame+0x8c>
		// Handle command processing
		process_command(&frame, response, sizeof(response));
 8002600:	f107 010c 	add.w	r1, r7, #12
 8002604:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002608:	f240 1211 	movw	r2, #273	@ 0x111
 800260c:	4618      	mov	r0, r3
 800260e:	f000 fa75 	bl	8002afc <process_command>
				}
			}
		}
	}
	//PARSE_TOO_SHORT, PARSE_WRONG_RECIPIENT, PARSE_FORBIDDEN_CHARS ingorowanie bez odpowiedzi
}
 8002612:	e0c3      	b.n	800279c <process_received_frame+0x214>
	} else if (result == PARSE_CRC_ERROR) {
 8002614:	f897 33b7 	ldrb.w	r3, [r7, #951]	@ 0x3b7
 8002618:	2b06      	cmp	r3, #6
 800261a:	d10c      	bne.n	8002636 <process_received_frame+0xae>
		if (strlen(response) > 0) {
 800261c:	f107 030c 	add.w	r3, r7, #12
 8002620:	781b      	ldrb	r3, [r3, #0]
 8002622:	2b00      	cmp	r3, #0
 8002624:	f000 80ba 	beq.w	800279c <process_received_frame+0x214>
			UART_TX_FSend("%s", response);
 8002628:	f107 030c 	add.w	r3, r7, #12
 800262c:	4619      	mov	r1, r3
 800262e:	485f      	ldr	r0, [pc, #380]	@ (80027ac <process_received_frame+0x224>)
 8002630:	f7fe f826 	bl	8000680 <UART_TX_FSend>
}
 8002634:	e0b2      	b.n	800279c <process_received_frame+0x214>
	} else if (result == PARSE_LENGTH_MISMATCH) {
 8002636:	f897 33b7 	ldrb.w	r3, [r7, #951]	@ 0x3b7
 800263a:	2b05      	cmp	r3, #5
 800263c:	d150      	bne.n	80026e0 <process_received_frame+0x158>
		if (strlen(frame.sender) == FIELD_ADDR_LEN) {
 800263e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002642:	4618      	mov	r0, r3
 8002644:	f7fd fdee 	bl	8000224 <strlen>
 8002648:	4603      	mov	r3, r0
 800264a:	2b03      	cmp	r3, #3
 800264c:	f040 80a6 	bne.w	800279c <process_received_frame+0x214>
			bool valid_sender = true;
 8002650:	2301      	movs	r3, #1
 8002652:	f887 33c7 	strb.w	r3, [r7, #967]	@ 0x3c7
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8002656:	2300      	movs	r3, #0
 8002658:	f8c7 33c0 	str.w	r3, [r7, #960]	@ 0x3c0
 800265c:	e01a      	b.n	8002694 <process_received_frame+0x10c>
				char ch = frame.sender[i];
 800265e:	f507 7372 	add.w	r3, r7, #968	@ 0x3c8
 8002662:	f5a3 722a 	sub.w	r2, r3, #680	@ 0x2a8
 8002666:	f8d7 33c0 	ldr.w	r3, [r7, #960]	@ 0x3c0
 800266a:	4413      	add	r3, r2
 800266c:	781b      	ldrb	r3, [r3, #0]
 800266e:	f887 33b5 	strb.w	r3, [r7, #949]	@ 0x3b5
				if (ch == '&' || ch == '*') {
 8002672:	f897 33b5 	ldrb.w	r3, [r7, #949]	@ 0x3b5
 8002676:	2b26      	cmp	r3, #38	@ 0x26
 8002678:	d003      	beq.n	8002682 <process_received_frame+0xfa>
 800267a:	f897 33b5 	ldrb.w	r3, [r7, #949]	@ 0x3b5
 800267e:	2b2a      	cmp	r3, #42	@ 0x2a
 8002680:	d103      	bne.n	800268a <process_received_frame+0x102>
					valid_sender = false;
 8002682:	2300      	movs	r3, #0
 8002684:	f887 33c7 	strb.w	r3, [r7, #967]	@ 0x3c7
					break;
 8002688:	e008      	b.n	800269c <process_received_frame+0x114>
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 800268a:	f8d7 33c0 	ldr.w	r3, [r7, #960]	@ 0x3c0
 800268e:	3301      	adds	r3, #1
 8002690:	f8c7 33c0 	str.w	r3, [r7, #960]	@ 0x3c0
 8002694:	f8d7 33c0 	ldr.w	r3, [r7, #960]	@ 0x3c0
 8002698:	2b02      	cmp	r3, #2
 800269a:	dde0      	ble.n	800265e <process_received_frame+0xd6>
			if (valid_sender) {
 800269c:	f897 33c7 	ldrb.w	r3, [r7, #967]	@ 0x3c7
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d07b      	beq.n	800279c <process_received_frame+0x214>
				if (build_response_frame(response, sizeof(response), DEVICE_ID,
 80026a4:	f507 7372 	add.w	r3, r7, #968	@ 0x3c8
 80026a8:	f5a3 732a 	sub.w	r3, r3, #680	@ 0x2a8
 80026ac:	7a9b      	ldrb	r3, [r3, #10]
 80026ae:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 80026b2:	f107 000c 	add.w	r0, r7, #12
 80026b6:	2102      	movs	r1, #2
 80026b8:	9102      	str	r1, [sp, #8]
 80026ba:	2100      	movs	r1, #0
 80026bc:	9101      	str	r1, [sp, #4]
 80026be:	9300      	str	r3, [sp, #0]
 80026c0:	4613      	mov	r3, r2
 80026c2:	4a3b      	ldr	r2, [pc, #236]	@ (80027b0 <process_received_frame+0x228>)
 80026c4:	f240 1111 	movw	r1, #273	@ 0x111
 80026c8:	f7ff fd70 	bl	80021ac <build_response_frame>
 80026cc:	4603      	mov	r3, r0
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d064      	beq.n	800279c <process_received_frame+0x214>
					UART_TX_FSend("%s", response);
 80026d2:	f107 030c 	add.w	r3, r7, #12
 80026d6:	4619      	mov	r1, r3
 80026d8:	4834      	ldr	r0, [pc, #208]	@ (80027ac <process_received_frame+0x224>)
 80026da:	f7fd ffd1 	bl	8000680 <UART_TX_FSend>
}
 80026de:	e05d      	b.n	800279c <process_received_frame+0x214>
	} else if (result == PARSE_CMD_ERROR) {
 80026e0:	f897 33b7 	ldrb.w	r3, [r7, #951]	@ 0x3b7
 80026e4:	2b07      	cmp	r3, #7
 80026e6:	d10b      	bne.n	8002700 <process_received_frame+0x178>
		if (strlen(response) > 0) {
 80026e8:	f107 030c 	add.w	r3, r7, #12
 80026ec:	781b      	ldrb	r3, [r3, #0]
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d054      	beq.n	800279c <process_received_frame+0x214>
			UART_TX_FSend("%s", response);
 80026f2:	f107 030c 	add.w	r3, r7, #12
 80026f6:	4619      	mov	r1, r3
 80026f8:	482c      	ldr	r0, [pc, #176]	@ (80027ac <process_received_frame+0x224>)
 80026fa:	f7fd ffc1 	bl	8000680 <UART_TX_FSend>
}
 80026fe:	e04d      	b.n	800279c <process_received_frame+0x214>
	} else if (result == PARSE_INVALID_FORMAT) {
 8002700:	f897 33b7 	ldrb.w	r3, [r7, #951]	@ 0x3b7
 8002704:	2b03      	cmp	r3, #3
 8002706:	d149      	bne.n	800279c <process_received_frame+0x214>
		if (strlen(frame.sender) == FIELD_ADDR_LEN) {
 8002708:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800270c:	4618      	mov	r0, r3
 800270e:	f7fd fd89 	bl	8000224 <strlen>
 8002712:	4603      	mov	r3, r0
 8002714:	2b03      	cmp	r3, #3
 8002716:	d141      	bne.n	800279c <process_received_frame+0x214>
			bool valid_sender = true;
 8002718:	2301      	movs	r3, #1
 800271a:	f887 33bf 	strb.w	r3, [r7, #959]	@ 0x3bf
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 800271e:	2300      	movs	r3, #0
 8002720:	f8c7 33b8 	str.w	r3, [r7, #952]	@ 0x3b8
 8002724:	e01a      	b.n	800275c <process_received_frame+0x1d4>
				char ch = frame.sender[i];
 8002726:	f507 7372 	add.w	r3, r7, #968	@ 0x3c8
 800272a:	f5a3 722a 	sub.w	r2, r3, #680	@ 0x2a8
 800272e:	f8d7 33b8 	ldr.w	r3, [r7, #952]	@ 0x3b8
 8002732:	4413      	add	r3, r2
 8002734:	781b      	ldrb	r3, [r3, #0]
 8002736:	f887 33b6 	strb.w	r3, [r7, #950]	@ 0x3b6
				if (ch == '&' || ch == '*') {
 800273a:	f897 33b6 	ldrb.w	r3, [r7, #950]	@ 0x3b6
 800273e:	2b26      	cmp	r3, #38	@ 0x26
 8002740:	d003      	beq.n	800274a <process_received_frame+0x1c2>
 8002742:	f897 33b6 	ldrb.w	r3, [r7, #950]	@ 0x3b6
 8002746:	2b2a      	cmp	r3, #42	@ 0x2a
 8002748:	d103      	bne.n	8002752 <process_received_frame+0x1ca>
					valid_sender = false;
 800274a:	2300      	movs	r3, #0
 800274c:	f887 33bf 	strb.w	r3, [r7, #959]	@ 0x3bf
					break;
 8002750:	e008      	b.n	8002764 <process_received_frame+0x1dc>
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8002752:	f8d7 33b8 	ldr.w	r3, [r7, #952]	@ 0x3b8
 8002756:	3301      	adds	r3, #1
 8002758:	f8c7 33b8 	str.w	r3, [r7, #952]	@ 0x3b8
 800275c:	f8d7 33b8 	ldr.w	r3, [r7, #952]	@ 0x3b8
 8002760:	2b02      	cmp	r3, #2
 8002762:	dde0      	ble.n	8002726 <process_received_frame+0x19e>
			if (valid_sender) {
 8002764:	f897 33bf 	ldrb.w	r3, [r7, #959]	@ 0x3bf
 8002768:	2b00      	cmp	r3, #0
 800276a:	d017      	beq.n	800279c <process_received_frame+0x214>
				if (build_response_frame(response, sizeof(response), DEVICE_ID,
 800276c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002770:	f107 000c 	add.w	r0, r7, #12
 8002774:	2204      	movs	r2, #4
 8002776:	9202      	str	r2, [sp, #8]
 8002778:	2200      	movs	r2, #0
 800277a:	9201      	str	r2, [sp, #4]
 800277c:	2200      	movs	r2, #0
 800277e:	9200      	str	r2, [sp, #0]
 8002780:	4a0b      	ldr	r2, [pc, #44]	@ (80027b0 <process_received_frame+0x228>)
 8002782:	f240 1111 	movw	r1, #273	@ 0x111
 8002786:	f7ff fd11 	bl	80021ac <build_response_frame>
 800278a:	4603      	mov	r3, r0
 800278c:	2b00      	cmp	r3, #0
 800278e:	d005      	beq.n	800279c <process_received_frame+0x214>
					UART_TX_FSend("%s", response);
 8002790:	f107 030c 	add.w	r3, r7, #12
 8002794:	4619      	mov	r1, r3
 8002796:	4805      	ldr	r0, [pc, #20]	@ (80027ac <process_received_frame+0x224>)
 8002798:	f7fd ff72 	bl	8000680 <UART_TX_FSend>
}
 800279c:	bf00      	nop
 800279e:	f507 7773 	add.w	r7, r7, #972	@ 0x3cc
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd90      	pop	{r4, r7, pc}
 80027a6:	bf00      	nop
 80027a8:	0800a334 	.word	0x0800a334
 80027ac:	0800a350 	.word	0x0800a350
 80027b0:	0800a2bc 	.word	0x0800a2bc

080027b4 <process_protocol_data>:

/**
 * @brief Przetwarza dane protokołu z bufora UART używając maszyny stanów
 */
void process_protocol_data(void) {
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b0c8      	sub	sp, #288	@ 0x120
 80027b8:	af00      	add	r7, sp, #0
	static size_t header_pos = 0;          // Pozycja w nagłówku
	static size_t data_pos = 0;            // Pozycja w danych
	static size_t crc_pos = 0;             // Pozycja w CRC

	// Przetwarzaj wszystkie dostępne znaki z bufora
	while (!UART_RX_IsEmpty()) {
 80027ba:	e18a      	b.n	8002ad2 <process_protocol_data+0x31e>
		int16_t received_char = UART_RX_GetChar();
 80027bc:	f7fd ff3a 	bl	8000634 <UART_RX_GetChar>
 80027c0:	4603      	mov	r3, r0
 80027c2:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e
		if (received_char == -1) {
 80027c6:	f9b7 311e 	ldrsh.w	r3, [r7, #286]	@ 0x11e
 80027ca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80027ce:	f000 8187 	beq.w	8002ae0 <process_protocol_data+0x32c>
			break; // Brak danych
		}

		char c = (char) received_char;
 80027d2:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 80027d6:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d

		switch (state) {
 80027da:	4b9b      	ldr	r3, [pc, #620]	@ (8002a48 <process_protocol_data+0x294>)
 80027dc:	781b      	ldrb	r3, [r3, #0]
 80027de:	2b03      	cmp	r3, #3
 80027e0:	f200 8177 	bhi.w	8002ad2 <process_protocol_data+0x31e>
 80027e4:	a201      	add	r2, pc, #4	@ (adr r2, 80027ec <process_protocol_data+0x38>)
 80027e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027ea:	bf00      	nop
 80027ec:	080027fd 	.word	0x080027fd
 80027f0:	0800282d 	.word	0x0800282d
 80027f4:	08002919 	.word	0x08002919
 80027f8:	080029d9 	.word	0x080029d9
		case STATE_IDLE:
			// Czekanie na znak startu &
			if (c == PROTOCOL_START_BYTE) {
 80027fc:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 8002800:	2b26      	cmp	r3, #38	@ 0x26
 8002802:	f040 815f 	bne.w	8002ac4 <process_protocol_data+0x310>
				buffer_pos = 0;
 8002806:	4b91      	ldr	r3, [pc, #580]	@ (8002a4c <process_protocol_data+0x298>)
 8002808:	2200      	movs	r2, #0
 800280a:	601a      	str	r2, [r3, #0]
				frame_buffer[buffer_pos++] = c;
 800280c:	4b8f      	ldr	r3, [pc, #572]	@ (8002a4c <process_protocol_data+0x298>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	1c5a      	adds	r2, r3, #1
 8002812:	498e      	ldr	r1, [pc, #568]	@ (8002a4c <process_protocol_data+0x298>)
 8002814:	600a      	str	r2, [r1, #0]
 8002816:	498e      	ldr	r1, [pc, #568]	@ (8002a50 <process_protocol_data+0x29c>)
 8002818:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 800281c:	54ca      	strb	r2, [r1, r3]
				header_pos = 0;
 800281e:	4b8d      	ldr	r3, [pc, #564]	@ (8002a54 <process_protocol_data+0x2a0>)
 8002820:	2200      	movs	r2, #0
 8002822:	601a      	str	r2, [r3, #0]
				state = STATE_HEADER;
 8002824:	4b88      	ldr	r3, [pc, #544]	@ (8002a48 <process_protocol_data+0x294>)
 8002826:	2201      	movs	r2, #1
 8002828:	701a      	strb	r2, [r3, #0]
			}
			// Ignoruje wszystko przed &
			break;
 800282a:	e14b      	b.n	8002ac4 <process_protocol_data+0x310>

		case STATE_HEADER:
			// Sprawdza czy to nowy znak startu, jezeli tak to reset parsera
			if (c == PROTOCOL_START_BYTE) {
 800282c:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 8002830:	2b26      	cmp	r3, #38	@ 0x26
 8002832:	d10f      	bne.n	8002854 <process_protocol_data+0xa0>
				buffer_pos = 0;
 8002834:	4b85      	ldr	r3, [pc, #532]	@ (8002a4c <process_protocol_data+0x298>)
 8002836:	2200      	movs	r2, #0
 8002838:	601a      	str	r2, [r3, #0]
				frame_buffer[buffer_pos++] = c;
 800283a:	4b84      	ldr	r3, [pc, #528]	@ (8002a4c <process_protocol_data+0x298>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	1c5a      	adds	r2, r3, #1
 8002840:	4982      	ldr	r1, [pc, #520]	@ (8002a4c <process_protocol_data+0x298>)
 8002842:	600a      	str	r2, [r1, #0]
 8002844:	4982      	ldr	r1, [pc, #520]	@ (8002a50 <process_protocol_data+0x29c>)
 8002846:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 800284a:	54ca      	strb	r2, [r1, r3]
				header_pos = 0;
 800284c:	4b81      	ldr	r3, [pc, #516]	@ (8002a54 <process_protocol_data+0x2a0>)
 800284e:	2200      	movs	r2, #0
 8002850:	601a      	str	r2, [r3, #0]
				break;
 8002852:	e13e      	b.n	8002ad2 <process_protocol_data+0x31e>
			}

			// Sprawdza zabronione znaki w nagłówku
			if (c == PROTOCOL_END_BYTE) {
 8002854:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 8002858:	2b2a      	cmp	r3, #42	@ 0x2a
 800285a:	d109      	bne.n	8002870 <process_protocol_data+0xbc>
				state = STATE_IDLE;
 800285c:	4b7a      	ldr	r3, [pc, #488]	@ (8002a48 <process_protocol_data+0x294>)
 800285e:	2200      	movs	r2, #0
 8002860:	701a      	strb	r2, [r3, #0]
				buffer_pos = 0;
 8002862:	4b7a      	ldr	r3, [pc, #488]	@ (8002a4c <process_protocol_data+0x298>)
 8002864:	2200      	movs	r2, #0
 8002866:	601a      	str	r2, [r3, #0]
				header_pos = 0;
 8002868:	4b7a      	ldr	r3, [pc, #488]	@ (8002a54 <process_protocol_data+0x2a0>)
 800286a:	2200      	movs	r2, #0
 800286c:	601a      	str	r2, [r3, #0]
				break;
 800286e:	e130      	b.n	8002ad2 <process_protocol_data+0x31e>
			}

			// Pobieranie nagłówka Sender(3) + Receiver(3) + Len(3) + ID(2) = 11
			frame_buffer[buffer_pos++] = c;
 8002870:	4b76      	ldr	r3, [pc, #472]	@ (8002a4c <process_protocol_data+0x298>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	1c5a      	adds	r2, r3, #1
 8002876:	4975      	ldr	r1, [pc, #468]	@ (8002a4c <process_protocol_data+0x298>)
 8002878:	600a      	str	r2, [r1, #0]
 800287a:	4975      	ldr	r1, [pc, #468]	@ (8002a50 <process_protocol_data+0x29c>)
 800287c:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 8002880:	54ca      	strb	r2, [r1, r3]
			header_pos++;
 8002882:	4b74      	ldr	r3, [pc, #464]	@ (8002a54 <process_protocol_data+0x2a0>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	3301      	adds	r3, #1
 8002888:	4a72      	ldr	r2, [pc, #456]	@ (8002a54 <process_protocol_data+0x2a0>)
 800288a:	6013      	str	r3, [r2, #0]

			// Sprawdza czy odebrano cały nagłówek
			if (header_pos
					>= FIELD_ADDR_LEN + FIELD_ADDR_LEN + FIELD_DATA_LEN
 800288c:	4b71      	ldr	r3, [pc, #452]	@ (8002a54 <process_protocol_data+0x2a0>)
 800288e:	681b      	ldr	r3, [r3, #0]
			if (header_pos
 8002890:	2b0a      	cmp	r3, #10
 8002892:	f240 8119 	bls.w	8002ac8 <process_protocol_data+0x314>

				//Zapisanie pol nagłówka do odpowiednich zmiennych
				char sender[FIELD_ADDR_LEN + 1];
				char receiver[FIELD_ADDR_LEN + 1];
				char id_str[FIELD_ID_LEN + 1];
				memcpy(sender, &frame_buffer[1], FIELD_ADDR_LEN);
 8002896:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 800289a:	2203      	movs	r2, #3
 800289c:	496e      	ldr	r1, [pc, #440]	@ (8002a58 <process_protocol_data+0x2a4>)
 800289e:	4618      	mov	r0, r3
 80028a0:	f007 f852 	bl	8009948 <memcpy>
				sender[FIELD_ADDR_LEN] = '\0';
 80028a4:	2300      	movs	r3, #0
 80028a6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
				memcpy(receiver, &frame_buffer[1 + FIELD_ADDR_LEN],
 80028aa:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80028ae:	2203      	movs	r2, #3
 80028b0:	496a      	ldr	r1, [pc, #424]	@ (8002a5c <process_protocol_data+0x2a8>)
 80028b2:	4618      	mov	r0, r3
 80028b4:	f007 f848 	bl	8009948 <memcpy>
						FIELD_ADDR_LEN);
				receiver[FIELD_ADDR_LEN] = '\0';
 80028b8:	2300      	movs	r3, #0
 80028ba:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113
				memcpy(id_str,
 80028be:	4b64      	ldr	r3, [pc, #400]	@ (8002a50 <process_protocol_data+0x29c>)
 80028c0:	895b      	ldrh	r3, [r3, #10]
 80028c2:	f8a7 310c 	strh.w	r3, [r7, #268]	@ 0x10c
						&frame_buffer[1 + FIELD_ADDR_LEN + FIELD_ADDR_LEN
								+ FIELD_DATA_LEN], FIELD_ID_LEN);
				id_str[FIELD_ID_LEN] = '\0';
 80028c6:	2300      	movs	r3, #0
 80028c8:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e

				// Parsuj długość danych z nagłówka
				char len_str[FIELD_DATA_LEN + 1];
				// Kopiowanie danych z bufora do len_str
				memcpy(len_str,
 80028cc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80028d0:	2203      	movs	r2, #3
 80028d2:	4963      	ldr	r1, [pc, #396]	@ (8002a60 <process_protocol_data+0x2ac>)
 80028d4:	4618      	mov	r0, r3
 80028d6:	f007 f837 	bl	8009948 <memcpy>
						&frame_buffer[1 + FIELD_ADDR_LEN + FIELD_ADDR_LEN],
						FIELD_DATA_LEN);
				//Dodanie znaku pustego na koniec stringa
				len_str[FIELD_DATA_LEN] = '\0';
 80028da:	2300      	movs	r3, #0
 80028dc:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b

				expected_data_len = convert_char_to_int(len_str);
 80028e0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80028e4:	4618      	mov	r0, r3
 80028e6:	f7fe fc1f 	bl	8001128 <convert_char_to_int>
 80028ea:	4603      	mov	r3, r0
 80028ec:	b29a      	uxth	r2, r3
 80028ee:	4b5d      	ldr	r3, [pc, #372]	@ (8002a64 <process_protocol_data+0x2b0>)
 80028f0:	801a      	strh	r2, [r3, #0]

				// Sprawdza poprawność długości
				if (expected_data_len < 0 || expected_data_len > MAX_PAYLOAD_LEN) {
 80028f2:	4b5c      	ldr	r3, [pc, #368]	@ (8002a64 <process_protocol_data+0x2b0>)
 80028f4:	881b      	ldrh	r3, [r3, #0]
 80028f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80028fa:	d906      	bls.n	800290a <process_protocol_data+0x156>
					// Błędna długość i reset do IDLE
					state = STATE_IDLE;
 80028fc:	4b52      	ldr	r3, [pc, #328]	@ (8002a48 <process_protocol_data+0x294>)
 80028fe:	2200      	movs	r2, #0
 8002900:	701a      	strb	r2, [r3, #0]
					buffer_pos = 0;
 8002902:	4b52      	ldr	r3, [pc, #328]	@ (8002a4c <process_protocol_data+0x298>)
 8002904:	2200      	movs	r2, #0
 8002906:	601a      	str	r2, [r3, #0]
 8002908:	e0e3      	b.n	8002ad2 <process_protocol_data+0x31e>
					break;
				}

				// Pobieranie danych
				data_pos = 0;
 800290a:	4b57      	ldr	r3, [pc, #348]	@ (8002a68 <process_protocol_data+0x2b4>)
 800290c:	2200      	movs	r2, #0
 800290e:	601a      	str	r2, [r3, #0]
				state = STATE_DATA;
 8002910:	4b4d      	ldr	r3, [pc, #308]	@ (8002a48 <process_protocol_data+0x294>)
 8002912:	2202      	movs	r2, #2
 8002914:	701a      	strb	r2, [r3, #0]
			}
			break;
 8002916:	e0d7      	b.n	8002ac8 <process_protocol_data+0x314>

		case STATE_DATA:
			// Check for new frame start byte (resynchronization)
			if (c == PROTOCOL_START_BYTE) {
 8002918:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 800291c:	2b26      	cmp	r3, #38	@ 0x26
 800291e:	d11b      	bne.n	8002958 <process_protocol_data+0x1a4>
				// Start of new frame detected - reset parser and begin new frame
				buffer_pos = 0;
 8002920:	4b4a      	ldr	r3, [pc, #296]	@ (8002a4c <process_protocol_data+0x298>)
 8002922:	2200      	movs	r2, #0
 8002924:	601a      	str	r2, [r3, #0]
				frame_buffer[buffer_pos++] = c;
 8002926:	4b49      	ldr	r3, [pc, #292]	@ (8002a4c <process_protocol_data+0x298>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	1c5a      	adds	r2, r3, #1
 800292c:	4947      	ldr	r1, [pc, #284]	@ (8002a4c <process_protocol_data+0x298>)
 800292e:	600a      	str	r2, [r1, #0]
 8002930:	4947      	ldr	r1, [pc, #284]	@ (8002a50 <process_protocol_data+0x29c>)
 8002932:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 8002936:	54ca      	strb	r2, [r1, r3]
				header_pos = 0;
 8002938:	4b46      	ldr	r3, [pc, #280]	@ (8002a54 <process_protocol_data+0x2a0>)
 800293a:	2200      	movs	r2, #0
 800293c:	601a      	str	r2, [r3, #0]
				data_pos = 0;
 800293e:	4b4a      	ldr	r3, [pc, #296]	@ (8002a68 <process_protocol_data+0x2b4>)
 8002940:	2200      	movs	r2, #0
 8002942:	601a      	str	r2, [r3, #0]
				expected_data_len = 0;
 8002944:	4b47      	ldr	r3, [pc, #284]	@ (8002a64 <process_protocol_data+0x2b0>)
 8002946:	2200      	movs	r2, #0
 8002948:	801a      	strh	r2, [r3, #0]
				crc_pos = 0;
 800294a:	4b48      	ldr	r3, [pc, #288]	@ (8002a6c <process_protocol_data+0x2b8>)
 800294c:	2200      	movs	r2, #0
 800294e:	601a      	str	r2, [r3, #0]
				state = STATE_HEADER;
 8002950:	4b3d      	ldr	r3, [pc, #244]	@ (8002a48 <process_protocol_data+0x294>)
 8002952:	2201      	movs	r2, #1
 8002954:	701a      	strb	r2, [r3, #0]
				break;
 8002956:	e0bc      	b.n	8002ad2 <process_protocol_data+0x31e>
			}

			frame_buffer[buffer_pos++] = c;
 8002958:	4b3c      	ldr	r3, [pc, #240]	@ (8002a4c <process_protocol_data+0x298>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	1c5a      	adds	r2, r3, #1
 800295e:	493b      	ldr	r1, [pc, #236]	@ (8002a4c <process_protocol_data+0x298>)
 8002960:	600a      	str	r2, [r1, #0]
 8002962:	493b      	ldr	r1, [pc, #236]	@ (8002a50 <process_protocol_data+0x29c>)
 8002964:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 8002968:	54ca      	strb	r2, [r1, r3]
			data_pos++;
 800296a:	4b3f      	ldr	r3, [pc, #252]	@ (8002a68 <process_protocol_data+0x2b4>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	3301      	adds	r3, #1
 8002970:	4a3d      	ldr	r2, [pc, #244]	@ (8002a68 <process_protocol_data+0x2b4>)
 8002972:	6013      	str	r3, [r2, #0]

			//Sprawdza czy maksymalny rozmiar nie jest przekroczony
			if (buffer_pos >= MAX_FRAME_LEN) {
 8002974:	4b35      	ldr	r3, [pc, #212]	@ (8002a4c <process_protocol_data+0x298>)
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f5b3 7f88 	cmp.w	r3, #272	@ 0x110
 800297c:	d906      	bls.n	800298c <process_protocol_data+0x1d8>
				state = STATE_IDLE;
 800297e:	4b32      	ldr	r3, [pc, #200]	@ (8002a48 <process_protocol_data+0x294>)
 8002980:	2200      	movs	r2, #0
 8002982:	701a      	strb	r2, [r3, #0]
				buffer_pos = 0;
 8002984:	4b31      	ldr	r3, [pc, #196]	@ (8002a4c <process_protocol_data+0x298>)
 8002986:	2200      	movs	r2, #0
 8002988:	601a      	str	r2, [r3, #0]
				break;
 800298a:	e0a2      	b.n	8002ad2 <process_protocol_data+0x31e>
			}

			// Sprawdza czy odebrano wszystkie dane
			if (data_pos >= expected_data_len) {
 800298c:	4b35      	ldr	r3, [pc, #212]	@ (8002a64 <process_protocol_data+0x2b0>)
 800298e:	881b      	ldrh	r3, [r3, #0]
 8002990:	461a      	mov	r2, r3
 8002992:	4b35      	ldr	r3, [pc, #212]	@ (8002a68 <process_protocol_data+0x2b4>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	429a      	cmp	r2, r3
 8002998:	f200 8098 	bhi.w	8002acc <process_protocol_data+0x318>
				//Zapisanie danych do odpowiedniej zmiennej
				size_t data_start = 1 + FIELD_ADDR_LEN + FIELD_ADDR_LEN
 800299c:	230c      	movs	r3, #12
 800299e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
						+ FIELD_DATA_LEN + FIELD_ID_LEN;
				char data_str[MAX_PAYLOAD_LEN + 1];
				memcpy(data_str, &frame_buffer[data_start], expected_data_len);
 80029a2:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80029a6:	4a2a      	ldr	r2, [pc, #168]	@ (8002a50 <process_protocol_data+0x29c>)
 80029a8:	1899      	adds	r1, r3, r2
 80029aa:	4b2e      	ldr	r3, [pc, #184]	@ (8002a64 <process_protocol_data+0x2b0>)
 80029ac:	881b      	ldrh	r3, [r3, #0]
 80029ae:	461a      	mov	r2, r3
 80029b0:	1d3b      	adds	r3, r7, #4
 80029b2:	4618      	mov	r0, r3
 80029b4:	f006 ffc8 	bl	8009948 <memcpy>
				data_str[expected_data_len] = '\0';
 80029b8:	4b2a      	ldr	r3, [pc, #168]	@ (8002a64 <process_protocol_data+0x2b0>)
 80029ba:	881b      	ldrh	r3, [r3, #0]
 80029bc:	461a      	mov	r2, r3
 80029be:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80029c2:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80029c6:	2100      	movs	r1, #0
 80029c8:	5499      	strb	r1, [r3, r2]

				// Przejscie do pobierania CRC
				crc_pos = 0;
 80029ca:	4b28      	ldr	r3, [pc, #160]	@ (8002a6c <process_protocol_data+0x2b8>)
 80029cc:	2200      	movs	r2, #0
 80029ce:	601a      	str	r2, [r3, #0]
				state = STATE_CRC_END;
 80029d0:	4b1d      	ldr	r3, [pc, #116]	@ (8002a48 <process_protocol_data+0x294>)
 80029d2:	2203      	movs	r2, #3
 80029d4:	701a      	strb	r2, [r3, #0]
			}
			break;
 80029d6:	e079      	b.n	8002acc <process_protocol_data+0x318>

		case STATE_CRC_END:
			// Sprawdza czy to nowy znak startu
			if (c == PROTOCOL_START_BYTE) {
 80029d8:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 80029dc:	2b26      	cmp	r3, #38	@ 0x26
 80029de:	d115      	bne.n	8002a0c <process_protocol_data+0x258>
				buffer_pos = 0;
 80029e0:	4b1a      	ldr	r3, [pc, #104]	@ (8002a4c <process_protocol_data+0x298>)
 80029e2:	2200      	movs	r2, #0
 80029e4:	601a      	str	r2, [r3, #0]
				frame_buffer[buffer_pos++] = c;
 80029e6:	4b19      	ldr	r3, [pc, #100]	@ (8002a4c <process_protocol_data+0x298>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	1c5a      	adds	r2, r3, #1
 80029ec:	4917      	ldr	r1, [pc, #92]	@ (8002a4c <process_protocol_data+0x298>)
 80029ee:	600a      	str	r2, [r1, #0]
 80029f0:	4917      	ldr	r1, [pc, #92]	@ (8002a50 <process_protocol_data+0x29c>)
 80029f2:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 80029f6:	54ca      	strb	r2, [r1, r3]
				header_pos = 0;
 80029f8:	4b16      	ldr	r3, [pc, #88]	@ (8002a54 <process_protocol_data+0x2a0>)
 80029fa:	2200      	movs	r2, #0
 80029fc:	601a      	str	r2, [r3, #0]
				crc_pos = 0;
 80029fe:	4b1b      	ldr	r3, [pc, #108]	@ (8002a6c <process_protocol_data+0x2b8>)
 8002a00:	2200      	movs	r2, #0
 8002a02:	601a      	str	r2, [r3, #0]
				state = STATE_HEADER;
 8002a04:	4b10      	ldr	r3, [pc, #64]	@ (8002a48 <process_protocol_data+0x294>)
 8002a06:	2201      	movs	r2, #1
 8002a08:	701a      	strb	r2, [r3, #0]
				break;
 8002a0a:	e062      	b.n	8002ad2 <process_protocol_data+0x31e>
			}

			// Sprawdza czy przyszedł znak końca ramki
			if (c == PROTOCOL_END_BYTE) {
 8002a0c:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 8002a10:	2b2a      	cmp	r3, #42	@ 0x2a
 8002a12:	d12d      	bne.n	8002a70 <process_protocol_data+0x2bc>
				// Dodaje gwiazdke do bufora, aby parse_frame widzialo komplet
				frame_buffer[buffer_pos++] = c;
 8002a14:	4b0d      	ldr	r3, [pc, #52]	@ (8002a4c <process_protocol_data+0x298>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	1c5a      	adds	r2, r3, #1
 8002a1a:	490c      	ldr	r1, [pc, #48]	@ (8002a4c <process_protocol_data+0x298>)
 8002a1c:	600a      	str	r2, [r1, #0]
 8002a1e:	490c      	ldr	r1, [pc, #48]	@ (8002a50 <process_protocol_data+0x29c>)
 8002a20:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 8002a24:	54ca      	strb	r2, [r1, r3]

				// Przekazuje do przetworzenia
				process_received_frame(frame_buffer, buffer_pos);
 8002a26:	4b09      	ldr	r3, [pc, #36]	@ (8002a4c <process_protocol_data+0x298>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	b29b      	uxth	r3, r3
 8002a2c:	4619      	mov	r1, r3
 8002a2e:	4808      	ldr	r0, [pc, #32]	@ (8002a50 <process_protocol_data+0x29c>)
 8002a30:	f7ff fdaa 	bl	8002588 <process_received_frame>

				// Resetuje stan
				state = STATE_IDLE;
 8002a34:	4b04      	ldr	r3, [pc, #16]	@ (8002a48 <process_protocol_data+0x294>)
 8002a36:	2200      	movs	r2, #0
 8002a38:	701a      	strb	r2, [r3, #0]
				buffer_pos = 0;
 8002a3a:	4b04      	ldr	r3, [pc, #16]	@ (8002a4c <process_protocol_data+0x298>)
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	601a      	str	r2, [r3, #0]
				crc_pos = 0;
 8002a40:	4b0a      	ldr	r3, [pc, #40]	@ (8002a6c <process_protocol_data+0x2b8>)
 8002a42:	2200      	movs	r2, #0
 8002a44:	601a      	str	r2, [r3, #0]
				break;
 8002a46:	e044      	b.n	8002ad2 <process_protocol_data+0x31e>
 8002a48:	20002449 	.word	0x20002449
 8002a4c:	2000244c 	.word	0x2000244c
 8002a50:	20002450 	.word	0x20002450
 8002a54:	20002564 	.word	0x20002564
 8002a58:	20002451 	.word	0x20002451
 8002a5c:	20002454 	.word	0x20002454
 8002a60:	20002457 	.word	0x20002457
 8002a64:	20002568 	.word	0x20002568
 8002a68:	2000256c 	.word	0x2000256c
 8002a6c:	20002570 	.word	0x20002570
			}

			// Jeśli to nie gwiazdka, zbiera znaki CRC
			frame_buffer[buffer_pos++] = c;
 8002a70:	4b1e      	ldr	r3, [pc, #120]	@ (8002aec <process_protocol_data+0x338>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	1c5a      	adds	r2, r3, #1
 8002a76:	491d      	ldr	r1, [pc, #116]	@ (8002aec <process_protocol_data+0x338>)
 8002a78:	600a      	str	r2, [r1, #0]
 8002a7a:	491d      	ldr	r1, [pc, #116]	@ (8002af0 <process_protocol_data+0x33c>)
 8002a7c:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 8002a80:	54ca      	strb	r2, [r1, r3]
			crc_pos++;
 8002a82:	4b1c      	ldr	r3, [pc, #112]	@ (8002af4 <process_protocol_data+0x340>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	3301      	adds	r3, #1
 8002a88:	4a1a      	ldr	r2, [pc, #104]	@ (8002af4 <process_protocol_data+0x340>)
 8002a8a:	6013      	str	r3, [r2, #0]

			// Sprawdza czy długosc crc jest poprawna
			if (crc_pos > FIELD_CRC_LEN) {
 8002a8c:	4b19      	ldr	r3, [pc, #100]	@ (8002af4 <process_protocol_data+0x340>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	2b04      	cmp	r3, #4
 8002a92:	d908      	bls.n	8002aa6 <process_protocol_data+0x2f2>
				state = STATE_IDLE;
 8002a94:	4b18      	ldr	r3, [pc, #96]	@ (8002af8 <process_protocol_data+0x344>)
 8002a96:	2200      	movs	r2, #0
 8002a98:	701a      	strb	r2, [r3, #0]
				buffer_pos = 0;
 8002a9a:	4b14      	ldr	r3, [pc, #80]	@ (8002aec <process_protocol_data+0x338>)
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	601a      	str	r2, [r3, #0]
				crc_pos = 0;
 8002aa0:	4b14      	ldr	r3, [pc, #80]	@ (8002af4 <process_protocol_data+0x340>)
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	601a      	str	r2, [r3, #0]
			}

			// Sprawdza czy bufor nie jest przepelniony
			if (buffer_pos >= MAX_FRAME_LEN) {
 8002aa6:	4b11      	ldr	r3, [pc, #68]	@ (8002aec <process_protocol_data+0x338>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f5b3 7f88 	cmp.w	r3, #272	@ 0x110
 8002aae:	d90f      	bls.n	8002ad0 <process_protocol_data+0x31c>
				state = STATE_IDLE;
 8002ab0:	4b11      	ldr	r3, [pc, #68]	@ (8002af8 <process_protocol_data+0x344>)
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	701a      	strb	r2, [r3, #0]
				buffer_pos = 0;
 8002ab6:	4b0d      	ldr	r3, [pc, #52]	@ (8002aec <process_protocol_data+0x338>)
 8002ab8:	2200      	movs	r2, #0
 8002aba:	601a      	str	r2, [r3, #0]
				crc_pos = 0;
 8002abc:	4b0d      	ldr	r3, [pc, #52]	@ (8002af4 <process_protocol_data+0x340>)
 8002abe:	2200      	movs	r2, #0
 8002ac0:	601a      	str	r2, [r3, #0]
			}
			break;
 8002ac2:	e005      	b.n	8002ad0 <process_protocol_data+0x31c>
			break;
 8002ac4:	bf00      	nop
 8002ac6:	e004      	b.n	8002ad2 <process_protocol_data+0x31e>
			break;
 8002ac8:	bf00      	nop
 8002aca:	e002      	b.n	8002ad2 <process_protocol_data+0x31e>
			break;
 8002acc:	bf00      	nop
 8002ace:	e000      	b.n	8002ad2 <process_protocol_data+0x31e>
			break;
 8002ad0:	bf00      	nop
	while (!UART_RX_IsEmpty()) {
 8002ad2:	f7fd fd9b 	bl	800060c <UART_RX_IsEmpty>
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	f43f ae6f 	beq.w	80027bc <process_protocol_data+0x8>
		}
	}
}
 8002ade:	e000      	b.n	8002ae2 <process_protocol_data+0x32e>
			break; // Brak danych
 8002ae0:	bf00      	nop
}
 8002ae2:	bf00      	nop
 8002ae4:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bd80      	pop	{r7, pc}
 8002aec:	2000244c 	.word	0x2000244c
 8002af0:	20002450 	.word	0x20002450
 8002af4:	20002570 	.word	0x20002570
 8002af8:	20002449 	.word	0x20002449

08002afc <process_command>:
 * @brief Process parsed command frame
 * @param frame Pointer to parsed frame structure
 * @param response_buffer Buffer for response
 * @param response_size Size of response buffer
 */
void process_command(Frame *frame, char *response_buffer, size_t response_size) {
 8002afc:	b590      	push	{r4, r7, lr}
 8002afe:	b0d5      	sub	sp, #340	@ 0x154
 8002b00:	af04      	add	r7, sp, #16
 8002b02:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002b06:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002b0a:	6018      	str	r0, [r3, #0]
 8002b0c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002b10:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002b14:	6019      	str	r1, [r3, #0]
 8002b16:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002b1a:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002b1e:	601a      	str	r2, [r3, #0]
    char data_buffer[MAX_PAYLOAD_LEN];
    ErrorCode error = 0;
 8002b20:	2300      	movs	r3, #0
 8002b22:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f

    switch (frame->command) {
 8002b26:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002b2a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f993 310c 	ldrsb.w	r3, [r3, #268]	@ 0x10c
 8002b34:	2b0c      	cmp	r3, #12
 8002b36:	f200 85d2 	bhi.w	80036de <process_command+0xbe2>
 8002b3a:	a201      	add	r2, pc, #4	@ (adr r2, 8002b40 <process_command+0x44>)
 8002b3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b40:	08002b75 	.word	0x08002b75
 8002b44:	08002bcd 	.word	0x08002bcd
 8002b48:	08003055 	.word	0x08003055
 8002b4c:	08003235 	.word	0x08003235
 8002b50:	080033a5 	.word	0x080033a5
 8002b54:	08003535 	.word	0x08003535
 8002b58:	080031cd 	.word	0x080031cd
 8002b5c:	08003339 	.word	0x08003339
 8002b60:	080034c9 	.word	0x080034c9
 8002b64:	08003659 	.word	0x08003659
 8002b68:	08002c25 	.word	0x08002c25
 8002b6c:	08002d07 	.word	0x08002d07
 8002b70:	08002f77 	.word	0x08002f77
        case START_CMD:
            // Start data collection
            if (build_response_frame(response_buffer, response_size, DEVICE_ID,
                    frame->sender, frame->frame_id, RESP_OK, 0)) {
 8002b74:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002b78:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002b7c:	681a      	ldr	r2, [r3, #0]
            if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8002b7e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002b82:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	7a9b      	ldrb	r3, [r3, #10]
 8002b8a:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 8002b8e:	f5a1 719e 	sub.w	r1, r1, #316	@ 0x13c
 8002b92:	f507 70a0 	add.w	r0, r7, #320	@ 0x140
 8002b96:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 8002b9a:	2400      	movs	r4, #0
 8002b9c:	9402      	str	r4, [sp, #8]
 8002b9e:	4cbf      	ldr	r4, [pc, #764]	@ (8002e9c <process_command+0x3a0>)
 8002ba0:	9401      	str	r4, [sp, #4]
 8002ba2:	9300      	str	r3, [sp, #0]
 8002ba4:	4613      	mov	r3, r2
 8002ba6:	4abe      	ldr	r2, [pc, #760]	@ (8002ea0 <process_command+0x3a4>)
 8002ba8:	6809      	ldr	r1, [r1, #0]
 8002baa:	6800      	ldr	r0, [r0, #0]
 8002bac:	f7ff fafe 	bl	80021ac <build_response_frame>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	f000 85bd 	beq.w	8003732 <process_command+0xc36>
                UART_TX_FSend("%s", response_buffer);
 8002bb8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002bbc:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002bc0:	6819      	ldr	r1, [r3, #0]
 8002bc2:	48b8      	ldr	r0, [pc, #736]	@ (8002ea4 <process_command+0x3a8>)
 8002bc4:	f7fd fd5c 	bl	8000680 <UART_TX_FSend>
            }
            break;
 8002bc8:	f000 bdb3 	b.w	8003732 <process_command+0xc36>

        case STOP_CMD:
            // Stop data collection
            if (build_response_frame(response_buffer, response_size, DEVICE_ID,
                    frame->sender, frame->frame_id, RESP_OK, 0)) {
 8002bcc:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002bd0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002bd4:	681a      	ldr	r2, [r3, #0]
            if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8002bd6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002bda:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	7a9b      	ldrb	r3, [r3, #10]
 8002be2:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 8002be6:	f5a1 719e 	sub.w	r1, r1, #316	@ 0x13c
 8002bea:	f507 70a0 	add.w	r0, r7, #320	@ 0x140
 8002bee:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 8002bf2:	2400      	movs	r4, #0
 8002bf4:	9402      	str	r4, [sp, #8]
 8002bf6:	4ca9      	ldr	r4, [pc, #676]	@ (8002e9c <process_command+0x3a0>)
 8002bf8:	9401      	str	r4, [sp, #4]
 8002bfa:	9300      	str	r3, [sp, #0]
 8002bfc:	4613      	mov	r3, r2
 8002bfe:	4aa8      	ldr	r2, [pc, #672]	@ (8002ea0 <process_command+0x3a4>)
 8002c00:	6809      	ldr	r1, [r1, #0]
 8002c02:	6800      	ldr	r0, [r0, #0]
 8002c04:	f7ff fad2 	bl	80021ac <build_response_frame>
 8002c08:	4603      	mov	r3, r0
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	f000 8593 	beq.w	8003736 <process_command+0xc3a>
                UART_TX_FSend("%s", response_buffer);
 8002c10:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c14:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002c18:	6819      	ldr	r1, [r3, #0]
 8002c1a:	48a2      	ldr	r0, [pc, #648]	@ (8002ea4 <process_command+0x3a8>)
 8002c1c:	f7fd fd30 	bl	8000680 <UART_TX_FSend>
            }
            break;
 8002c20:	f000 bd89 	b.w	8003736 <process_command+0xc3a>

        case RDRAW_CMD:
            // Read raw sensor data in ANS format
            {
                ColorBufferEntry_t *latest = ColorBuffer_GetLatest();
 8002c24:	f7fd fe0c 	bl	8000840 <ColorBuffer_GetLatest>
 8002c28:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118
                if (latest != NULL) {
 8002c2c:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d035      	beq.n	8002ca0 <process_command+0x1a4>
                    format_ans_data(data_buffer, sizeof(data_buffer), &latest->data);
 8002c34:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8002c38:	f107 0310 	add.w	r3, r7, #16
 8002c3c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002c40:	4618      	mov	r0, r3
 8002c42:	f7fe f997 	bl	8000f74 <format_ans_data>
                    if (build_response_frame(response_buffer, response_size, DEVICE_ID,
                            frame->sender, frame->frame_id, data_buffer, 0)) {
 8002c46:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c4a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002c4e:	681c      	ldr	r4, [r3, #0]
                    if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8002c50:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c54:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	7a9b      	ldrb	r3, [r3, #10]
 8002c5c:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002c60:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 8002c64:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002c68:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	9202      	str	r2, [sp, #8]
 8002c70:	f107 0210 	add.w	r2, r7, #16
 8002c74:	9201      	str	r2, [sp, #4]
 8002c76:	9300      	str	r3, [sp, #0]
 8002c78:	4623      	mov	r3, r4
 8002c7a:	4a89      	ldr	r2, [pc, #548]	@ (8002ea0 <process_command+0x3a4>)
 8002c7c:	6809      	ldr	r1, [r1, #0]
 8002c7e:	6800      	ldr	r0, [r0, #0]
 8002c80:	f7ff fa94 	bl	80021ac <build_response_frame>
 8002c84:	4603      	mov	r3, r0
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	f000 8557 	beq.w	800373a <process_command+0xc3e>
                        UART_TX_FSend("%s", response_buffer);
 8002c8c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c90:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002c94:	6819      	ldr	r1, [r3, #0]
 8002c96:	4883      	ldr	r0, [pc, #524]	@ (8002ea4 <process_command+0x3a8>)
 8002c98:	f7fd fcf2 	bl	8000680 <UART_TX_FSend>
                            frame->sender, frame->frame_id, data_buffer, 0)) {
                        UART_TX_FSend("%s", response_buffer);
                    }
                }
            }
            break;
 8002c9c:	f000 bd4d 	b.w	800373a <process_command+0xc3e>
                    sprintf(data_buffer, "ANSNODATA");
 8002ca0:	f107 0310 	add.w	r3, r7, #16
 8002ca4:	4980      	ldr	r1, [pc, #512]	@ (8002ea8 <process_command+0x3ac>)
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	f006 fdc4 	bl	8009834 <siprintf>
                            frame->sender, frame->frame_id, data_buffer, 0)) {
 8002cac:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002cb0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002cb4:	681c      	ldr	r4, [r3, #0]
                    if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8002cb6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002cba:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	7a9b      	ldrb	r3, [r3, #10]
 8002cc2:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002cc6:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 8002cca:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002cce:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	9202      	str	r2, [sp, #8]
 8002cd6:	f107 0210 	add.w	r2, r7, #16
 8002cda:	9201      	str	r2, [sp, #4]
 8002cdc:	9300      	str	r3, [sp, #0]
 8002cde:	4623      	mov	r3, r4
 8002ce0:	4a6f      	ldr	r2, [pc, #444]	@ (8002ea0 <process_command+0x3a4>)
 8002ce2:	6809      	ldr	r1, [r1, #0]
 8002ce4:	6800      	ldr	r0, [r0, #0]
 8002ce6:	f7ff fa61 	bl	80021ac <build_response_frame>
 8002cea:	4603      	mov	r3, r0
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	f000 8524 	beq.w	800373a <process_command+0xc3e>
                        UART_TX_FSend("%s", response_buffer);
 8002cf2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002cf6:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002cfa:	6819      	ldr	r1, [r3, #0]
 8002cfc:	4869      	ldr	r0, [pc, #420]	@ (8002ea4 <process_command+0x3a8>)
 8002cfe:	f7fd fcbf 	bl	8000680 <UART_TX_FSend>
            break;
 8002d02:	f000 bd1a 	b.w	800373a <process_command+0xc3e>

        case RDARC_CMD:
            // Read archived data by time offset (5 digits)
            {
                if (frame->params_len != PARAM_LEN_RDARC) {
 8002d06:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002d0a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f893 320e 	ldrb.w	r3, [r3, #526]	@ 0x20e
 8002d14:	2b05      	cmp	r3, #5
 8002d16:	d003      	beq.n	8002d20 <process_command+0x224>
                    error = WRLEN;
 8002d18:	2302      	movs	r3, #2
 8002d1a:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 8002d1e:	e0f9      	b.n	8002f14 <process_command+0x418>
                } else {
                    // Parse time offset parameter (5 ASCII digits)
                    uint32_t time_offset = 0;
 8002d20:	2300      	movs	r3, #0
 8002d22:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
                    for (int i = 0; i < 5; i++) {
 8002d26:	2300      	movs	r3, #0
 8002d28:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8002d2c:	e02a      	b.n	8002d84 <process_command+0x288>
                        char digit = frame->params[i];
 8002d2e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002d32:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002d36:	681a      	ldr	r2, [r3, #0]
 8002d38:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002d3c:	4413      	add	r3, r2
 8002d3e:	f203 130d 	addw	r3, r3, #269	@ 0x10d
 8002d42:	781b      	ldrb	r3, [r3, #0]
 8002d44:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
                        if (digit < '0' || digit > '9') {
 8002d48:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002d4c:	2b2f      	cmp	r3, #47	@ 0x2f
 8002d4e:	d903      	bls.n	8002d58 <process_command+0x25c>
 8002d50:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002d54:	2b39      	cmp	r3, #57	@ 0x39
 8002d56:	d903      	bls.n	8002d60 <process_command+0x264>
                            error = WRCMD;
 8002d58:	2301      	movs	r3, #1
 8002d5a:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
                            break;
 8002d5e:	e015      	b.n	8002d8c <process_command+0x290>
                        }
                        time_offset = time_offset * 10 + (digit - '0');
 8002d60:	f8d7 2138 	ldr.w	r2, [r7, #312]	@ 0x138
 8002d64:	4613      	mov	r3, r2
 8002d66:	009b      	lsls	r3, r3, #2
 8002d68:	4413      	add	r3, r2
 8002d6a:	005b      	lsls	r3, r3, #1
 8002d6c:	461a      	mov	r2, r3
 8002d6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002d72:	4413      	add	r3, r2
 8002d74:	3b30      	subs	r3, #48	@ 0x30
 8002d76:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
                    for (int i = 0; i < 5; i++) {
 8002d7a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002d7e:	3301      	adds	r3, #1
 8002d80:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8002d84:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002d88:	2b04      	cmp	r3, #4
 8002d8a:	ddd0      	ble.n	8002d2e <process_command+0x232>
                    }

                    if (!error) {
 8002d8c:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	f040 80bf 	bne.w	8002f14 <process_command+0x418>
                        // Validate time offset range: 00001 - Tmax = 600 * Tint
                        extern volatile uint32_t current_collection_interval;
                        uint32_t max_offset = COLOR_BUFFER_SIZE * current_collection_interval;
 8002d96:	4b45      	ldr	r3, [pc, #276]	@ (8002eac <process_command+0x3b0>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8002d9e:	fb02 f303 	mul.w	r3, r2, r3
 8002da2:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
                        if (time_offset == 0 || time_offset > max_offset) {
 8002da6:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d005      	beq.n	8002dba <process_command+0x2be>
 8002dae:	f8d7 2138 	ldr.w	r2, [r7, #312]	@ 0x138
 8002db2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002db6:	429a      	cmp	r2, r3
 8002db8:	d931      	bls.n	8002e1e <process_command+0x322>
                            sprintf(data_buffer, "ANSOUTOFRANGE");
 8002dba:	f107 0310 	add.w	r3, r7, #16
 8002dbe:	493c      	ldr	r1, [pc, #240]	@ (8002eb0 <process_command+0x3b4>)
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	f006 fd37 	bl	8009834 <siprintf>
                            if (build_response_frame(response_buffer, response_size, DEVICE_ID,
                                    frame->sender, frame->frame_id, data_buffer, 0)) {
 8002dc6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002dca:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002dce:	681c      	ldr	r4, [r3, #0]
                            if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8002dd0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002dd4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	7a9b      	ldrb	r3, [r3, #10]
 8002ddc:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002de0:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 8002de4:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002de8:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 8002dec:	2200      	movs	r2, #0
 8002dee:	9202      	str	r2, [sp, #8]
 8002df0:	f107 0210 	add.w	r2, r7, #16
 8002df4:	9201      	str	r2, [sp, #4]
 8002df6:	9300      	str	r3, [sp, #0]
 8002df8:	4623      	mov	r3, r4
 8002dfa:	4a29      	ldr	r2, [pc, #164]	@ (8002ea0 <process_command+0x3a4>)
 8002dfc:	6809      	ldr	r1, [r1, #0]
 8002dfe:	6800      	ldr	r0, [r0, #0]
 8002e00:	f7ff f9d4 	bl	80021ac <build_response_frame>
 8002e04:	4603      	mov	r3, r0
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	f000 8084 	beq.w	8002f14 <process_command+0x418>
                                UART_TX_FSend("%s", response_buffer);
 8002e0c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002e10:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002e14:	6819      	ldr	r1, [r3, #0]
 8002e16:	4823      	ldr	r0, [pc, #140]	@ (8002ea4 <process_command+0x3a8>)
 8002e18:	f7fd fc32 	bl	8000680 <UART_TX_FSend>
                            if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8002e1c:	e07a      	b.n	8002f14 <process_command+0x418>
                            }
                        } else {
                            ColorBufferEntry_t *entry = ColorBuffer_GetByTimeOffset(time_offset);
 8002e1e:	f8d7 0138 	ldr.w	r0, [r7, #312]	@ 0x138
 8002e22:	f7fd fd33 	bl	800088c <ColorBuffer_GetByTimeOffset>
 8002e26:	f8c7 011c 	str.w	r0, [r7, #284]	@ 0x11c
                            if (entry != NULL) {
 8002e2a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d040      	beq.n	8002eb4 <process_command+0x3b8>
                                format_ans_data(data_buffer, sizeof(data_buffer), &entry->data);
 8002e32:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8002e36:	f107 0310 	add.w	r3, r7, #16
 8002e3a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002e3e:	4618      	mov	r0, r3
 8002e40:	f7fe f898 	bl	8000f74 <format_ans_data>
                                if (build_response_frame(response_buffer, response_size, DEVICE_ID,
                                        frame->sender, frame->frame_id, data_buffer, 0)) {
 8002e44:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002e48:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002e4c:	681c      	ldr	r4, [r3, #0]
                                if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8002e4e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002e52:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	7a9b      	ldrb	r3, [r3, #10]
 8002e5a:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002e5e:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 8002e62:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002e66:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	9202      	str	r2, [sp, #8]
 8002e6e:	f107 0210 	add.w	r2, r7, #16
 8002e72:	9201      	str	r2, [sp, #4]
 8002e74:	9300      	str	r3, [sp, #0]
 8002e76:	4623      	mov	r3, r4
 8002e78:	4a09      	ldr	r2, [pc, #36]	@ (8002ea0 <process_command+0x3a4>)
 8002e7a:	6809      	ldr	r1, [r1, #0]
 8002e7c:	6800      	ldr	r0, [r0, #0]
 8002e7e:	f7ff f995 	bl	80021ac <build_response_frame>
 8002e82:	4603      	mov	r3, r0
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d045      	beq.n	8002f14 <process_command+0x418>
                                    UART_TX_FSend("%s", response_buffer);
 8002e88:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002e8c:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002e90:	6819      	ldr	r1, [r3, #0]
 8002e92:	4804      	ldr	r0, [pc, #16]	@ (8002ea4 <process_command+0x3a8>)
 8002e94:	f7fd fbf4 	bl	8000680 <UART_TX_FSend>
 8002e98:	e03c      	b.n	8002f14 <process_command+0x418>
 8002e9a:	bf00      	nop
 8002e9c:	0800a354 	.word	0x0800a354
 8002ea0:	0800a2bc 	.word	0x0800a2bc
 8002ea4:	0800a350 	.word	0x0800a350
 8002ea8:	0800a358 	.word	0x0800a358
 8002eac:	20000004 	.word	0x20000004
 8002eb0:	0800a364 	.word	0x0800a364
                                }
                            } else {
                                // No data found for given time offset
                                sprintf(data_buffer, "ANSNODATA");
 8002eb4:	f107 0310 	add.w	r3, r7, #16
 8002eb8:	49be      	ldr	r1, [pc, #760]	@ (80031b4 <process_command+0x6b8>)
 8002eba:	4618      	mov	r0, r3
 8002ebc:	f006 fcba 	bl	8009834 <siprintf>
                                if (build_response_frame(response_buffer, response_size, DEVICE_ID,
                                        frame->sender, frame->frame_id, data_buffer, 0)) {
 8002ec0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002ec4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002ec8:	681c      	ldr	r4, [r3, #0]
                                if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8002eca:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002ece:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	7a9b      	ldrb	r3, [r3, #10]
 8002ed6:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002eda:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 8002ede:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002ee2:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	9202      	str	r2, [sp, #8]
 8002eea:	f107 0210 	add.w	r2, r7, #16
 8002eee:	9201      	str	r2, [sp, #4]
 8002ef0:	9300      	str	r3, [sp, #0]
 8002ef2:	4623      	mov	r3, r4
 8002ef4:	4ab0      	ldr	r2, [pc, #704]	@ (80031b8 <process_command+0x6bc>)
 8002ef6:	6809      	ldr	r1, [r1, #0]
 8002ef8:	6800      	ldr	r0, [r0, #0]
 8002efa:	f7ff f957 	bl	80021ac <build_response_frame>
 8002efe:	4603      	mov	r3, r0
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d007      	beq.n	8002f14 <process_command+0x418>
                                    UART_TX_FSend("%s", response_buffer);
 8002f04:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002f08:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002f0c:	6819      	ldr	r1, [r3, #0]
 8002f0e:	48ab      	ldr	r0, [pc, #684]	@ (80031bc <process_command+0x6c0>)
 8002f10:	f7fd fbb6 	bl	8000680 <UART_TX_FSend>
                            }
                        }
                    }
                }

                if (error) {
 8002f14:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	f000 8410 	beq.w	800373e <process_command+0xc42>
                    if (build_response_frame(response_buffer, response_size, DEVICE_ID,
                            frame->sender, frame->frame_id, NULL, error)) {
 8002f1e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002f22:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002f26:	681c      	ldr	r4, [r3, #0]
                    if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8002f28:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002f2c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	7a9b      	ldrb	r3, [r3, #10]
 8002f34:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002f38:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 8002f3c:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002f40:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 8002f44:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 8002f48:	9202      	str	r2, [sp, #8]
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	9201      	str	r2, [sp, #4]
 8002f4e:	9300      	str	r3, [sp, #0]
 8002f50:	4623      	mov	r3, r4
 8002f52:	4a99      	ldr	r2, [pc, #612]	@ (80031b8 <process_command+0x6bc>)
 8002f54:	6809      	ldr	r1, [r1, #0]
 8002f56:	6800      	ldr	r0, [r0, #0]
 8002f58:	f7ff f928 	bl	80021ac <build_response_frame>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	f000 83ed 	beq.w	800373e <process_command+0xc42>
                        UART_TX_FSend("%s", response_buffer);
 8002f64:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002f68:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002f6c:	6819      	ldr	r1, [r3, #0]
 8002f6e:	4893      	ldr	r0, [pc, #588]	@ (80031bc <process_command+0x6c0>)
 8002f70:	f7fd fb86 	bl	8000680 <UART_TX_FSend>
                    }
                }
            }
            break;
 8002f74:	e3e3      	b.n	800373e <process_command+0xc42>

        case RDHEX_CMD:
            // Read normalized 8-bit color data in HEX format
            {
                ColorBufferEntry_t *latest = ColorBuffer_GetLatest();
 8002f76:	f7fd fc63 	bl	8000840 <ColorBuffer_GetLatest>
 8002f7a:	f8c7 0128 	str.w	r0, [r7, #296]	@ 0x128
                if (latest != NULL) {
 8002f7e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d034      	beq.n	8002ff0 <process_command+0x4f4>
                    format_hex_data(data_buffer, sizeof(data_buffer), &latest->data);
 8002f86:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8002f8a:	f107 0310 	add.w	r3, r7, #16
 8002f8e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002f92:	4618      	mov	r0, r3
 8002f94:	f7fe f810 	bl	8000fb8 <format_hex_data>
                    if (build_response_frame(response_buffer, response_size, DEVICE_ID,
                            frame->sender, frame->frame_id, data_buffer, 0)) {
 8002f98:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002f9c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002fa0:	681c      	ldr	r4, [r3, #0]
                    if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8002fa2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002fa6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	7a9b      	ldrb	r3, [r3, #10]
 8002fae:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002fb2:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 8002fb6:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002fba:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	9202      	str	r2, [sp, #8]
 8002fc2:	f107 0210 	add.w	r2, r7, #16
 8002fc6:	9201      	str	r2, [sp, #4]
 8002fc8:	9300      	str	r3, [sp, #0]
 8002fca:	4623      	mov	r3, r4
 8002fcc:	4a7a      	ldr	r2, [pc, #488]	@ (80031b8 <process_command+0x6bc>)
 8002fce:	6809      	ldr	r1, [r1, #0]
 8002fd0:	6800      	ldr	r0, [r0, #0]
 8002fd2:	f7ff f8eb 	bl	80021ac <build_response_frame>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	f000 83b2 	beq.w	8003742 <process_command+0xc46>
                        UART_TX_FSend("%s", response_buffer);
 8002fde:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002fe2:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002fe6:	6819      	ldr	r1, [r3, #0]
 8002fe8:	4874      	ldr	r0, [pc, #464]	@ (80031bc <process_command+0x6c0>)
 8002fea:	f7fd fb49 	bl	8000680 <UART_TX_FSend>
                            frame->sender, frame->frame_id, data_buffer, 0)) {
                        UART_TX_FSend("%s", response_buffer);
                    }
                }
            }
            break;
 8002fee:	e3a8      	b.n	8003742 <process_command+0xc46>
                    sprintf(data_buffer, "HEX00000000");
 8002ff0:	f107 0310 	add.w	r3, r7, #16
 8002ff4:	4972      	ldr	r1, [pc, #456]	@ (80031c0 <process_command+0x6c4>)
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	f006 fc1c 	bl	8009834 <siprintf>
                            frame->sender, frame->frame_id, data_buffer, 0)) {
 8002ffc:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003000:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003004:	681c      	ldr	r4, [r3, #0]
                    if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8003006:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800300a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	7a9b      	ldrb	r3, [r3, #10]
 8003012:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8003016:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 800301a:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800301e:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 8003022:	2200      	movs	r2, #0
 8003024:	9202      	str	r2, [sp, #8]
 8003026:	f107 0210 	add.w	r2, r7, #16
 800302a:	9201      	str	r2, [sp, #4]
 800302c:	9300      	str	r3, [sp, #0]
 800302e:	4623      	mov	r3, r4
 8003030:	4a61      	ldr	r2, [pc, #388]	@ (80031b8 <process_command+0x6bc>)
 8003032:	6809      	ldr	r1, [r1, #0]
 8003034:	6800      	ldr	r0, [r0, #0]
 8003036:	f7ff f8b9 	bl	80021ac <build_response_frame>
 800303a:	4603      	mov	r3, r0
 800303c:	2b00      	cmp	r3, #0
 800303e:	f000 8380 	beq.w	8003742 <process_command+0xc46>
                        UART_TX_FSend("%s", response_buffer);
 8003042:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003046:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800304a:	6819      	ldr	r1, [r3, #0]
 800304c:	485b      	ldr	r0, [pc, #364]	@ (80031bc <process_command+0x6c0>)
 800304e:	f7fd fb17 	bl	8000680 <UART_TX_FSend>
            break;
 8003052:	e376      	b.n	8003742 <process_command+0xc46>

        case SETINT_CMD:
            // Set collection interval (5 digits)
            {
                if (frame->params_len != PARAM_LEN_SETINT) {
 8003054:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003058:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f893 320e 	ldrb.w	r3, [r3, #526]	@ 0x20e
 8003062:	2b05      	cmp	r3, #5
 8003064:	d003      	beq.n	800306e <process_command+0x572>
                    error = WRLEN;
 8003066:	2302      	movs	r3, #2
 8003068:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 800306c:	e070      	b.n	8003150 <process_command+0x654>
                } else {
                    // Parse interval parameter (5 ASCII digits)
                    uint32_t new_interval = 0;
 800306e:	2300      	movs	r3, #0
 8003070:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
                    for (int i = 0; i < 5; i++) {
 8003074:	2300      	movs	r3, #0
 8003076:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 800307a:	e02a      	b.n	80030d2 <process_command+0x5d6>
                        char digit = frame->params[i];
 800307c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003080:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003084:	681a      	ldr	r2, [r3, #0]
 8003086:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800308a:	4413      	add	r3, r2
 800308c:	f203 130d 	addw	r3, r3, #269	@ 0x10d
 8003090:	781b      	ldrb	r3, [r3, #0]
 8003092:	f887 3112 	strb.w	r3, [r7, #274]	@ 0x112
                        if (digit < '0' || digit > '9') {
 8003096:	f897 3112 	ldrb.w	r3, [r7, #274]	@ 0x112
 800309a:	2b2f      	cmp	r3, #47	@ 0x2f
 800309c:	d903      	bls.n	80030a6 <process_command+0x5aa>
 800309e:	f897 3112 	ldrb.w	r3, [r7, #274]	@ 0x112
 80030a2:	2b39      	cmp	r3, #57	@ 0x39
 80030a4:	d903      	bls.n	80030ae <process_command+0x5b2>
                            error = WRCMD;
 80030a6:	2301      	movs	r3, #1
 80030a8:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
                            break;
 80030ac:	e015      	b.n	80030da <process_command+0x5de>
                        }
                        new_interval = new_interval * 10 + (digit - '0');
 80030ae:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 80030b2:	4613      	mov	r3, r2
 80030b4:	009b      	lsls	r3, r3, #2
 80030b6:	4413      	add	r3, r2
 80030b8:	005b      	lsls	r3, r3, #1
 80030ba:	461a      	mov	r2, r3
 80030bc:	f897 3112 	ldrb.w	r3, [r7, #274]	@ 0x112
 80030c0:	4413      	add	r3, r2
 80030c2:	3b30      	subs	r3, #48	@ 0x30
 80030c4:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
                    for (int i = 0; i < 5; i++) {
 80030c8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80030cc:	3301      	adds	r3, #1
 80030ce:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 80030d2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80030d6:	2b04      	cmp	r3, #4
 80030d8:	ddd0      	ble.n	800307c <process_command+0x580>
                    }

                    if (!error && new_interval > 0) {
 80030da:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d131      	bne.n	8003146 <process_command+0x64a>
 80030e2:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d02d      	beq.n	8003146 <process_command+0x64a>
                        extern volatile uint32_t current_collection_interval;
                        current_collection_interval = new_interval;
 80030ea:	4a36      	ldr	r2, [pc, #216]	@ (80031c4 <process_command+0x6c8>)
 80030ec:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80030f0:	6013      	str	r3, [r2, #0]

                        if (build_response_frame(response_buffer, response_size, DEVICE_ID,
                                frame->sender, frame->frame_id, RESP_OK, 0)) {
 80030f2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80030f6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80030fa:	681a      	ldr	r2, [r3, #0]
                        if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 80030fc:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003100:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	7a9b      	ldrb	r3, [r3, #10]
 8003108:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 800310c:	f5a1 719e 	sub.w	r1, r1, #316	@ 0x13c
 8003110:	f507 70a0 	add.w	r0, r7, #320	@ 0x140
 8003114:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 8003118:	2400      	movs	r4, #0
 800311a:	9402      	str	r4, [sp, #8]
 800311c:	4c2a      	ldr	r4, [pc, #168]	@ (80031c8 <process_command+0x6cc>)
 800311e:	9401      	str	r4, [sp, #4]
 8003120:	9300      	str	r3, [sp, #0]
 8003122:	4613      	mov	r3, r2
 8003124:	4a24      	ldr	r2, [pc, #144]	@ (80031b8 <process_command+0x6bc>)
 8003126:	6809      	ldr	r1, [r1, #0]
 8003128:	6800      	ldr	r0, [r0, #0]
 800312a:	f7ff f83f 	bl	80021ac <build_response_frame>
 800312e:	4603      	mov	r3, r0
 8003130:	2b00      	cmp	r3, #0
 8003132:	d00c      	beq.n	800314e <process_command+0x652>
                            UART_TX_FSend("%s", response_buffer);
 8003134:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003138:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800313c:	6819      	ldr	r1, [r3, #0]
 800313e:	481f      	ldr	r0, [pc, #124]	@ (80031bc <process_command+0x6c0>)
 8003140:	f7fd fa9e 	bl	8000680 <UART_TX_FSend>
                    if (!error && new_interval > 0) {
 8003144:	e003      	b.n	800314e <process_command+0x652>
                        }
                    } else {
                        error = WRCMD;
 8003146:	2301      	movs	r3, #1
 8003148:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 800314c:	e000      	b.n	8003150 <process_command+0x654>
                    if (!error && new_interval > 0) {
 800314e:	bf00      	nop
                    }
                }

                if (error) {
 8003150:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 8003154:	2b00      	cmp	r3, #0
 8003156:	f000 82f6 	beq.w	8003746 <process_command+0xc4a>
                    if (build_response_frame(response_buffer, response_size, DEVICE_ID,
                            frame->sender, frame->frame_id, NULL, error)) {
 800315a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800315e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003162:	681c      	ldr	r4, [r3, #0]
                    if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8003164:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003168:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	7a9b      	ldrb	r3, [r3, #10]
 8003170:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8003174:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 8003178:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800317c:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 8003180:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 8003184:	9202      	str	r2, [sp, #8]
 8003186:	2200      	movs	r2, #0
 8003188:	9201      	str	r2, [sp, #4]
 800318a:	9300      	str	r3, [sp, #0]
 800318c:	4623      	mov	r3, r4
 800318e:	4a0a      	ldr	r2, [pc, #40]	@ (80031b8 <process_command+0x6bc>)
 8003190:	6809      	ldr	r1, [r1, #0]
 8003192:	6800      	ldr	r0, [r0, #0]
 8003194:	f7ff f80a 	bl	80021ac <build_response_frame>
 8003198:	4603      	mov	r3, r0
 800319a:	2b00      	cmp	r3, #0
 800319c:	f000 82d3 	beq.w	8003746 <process_command+0xc4a>
                        UART_TX_FSend("%s", response_buffer);
 80031a0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80031a4:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80031a8:	6819      	ldr	r1, [r3, #0]
 80031aa:	4804      	ldr	r0, [pc, #16]	@ (80031bc <process_command+0x6c0>)
 80031ac:	f7fd fa68 	bl	8000680 <UART_TX_FSend>
                    }
                }
            }
            break;
 80031b0:	e2c9      	b.n	8003746 <process_command+0xc4a>
 80031b2:	bf00      	nop
 80031b4:	0800a358 	.word	0x0800a358
 80031b8:	0800a2bc 	.word	0x0800a2bc
 80031bc:	0800a350 	.word	0x0800a350
 80031c0:	0800a374 	.word	0x0800a374
 80031c4:	20000004 	.word	0x20000004
 80031c8:	0800a354 	.word	0x0800a354

        case GETINT_CMD:
            // Get current collection interval
            {
                extern volatile uint32_t current_collection_interval;
                sprintf(data_buffer, "%05lu", current_collection_interval);
 80031cc:	4bb6      	ldr	r3, [pc, #728]	@ (80034a8 <process_command+0x9ac>)
 80031ce:	681a      	ldr	r2, [r3, #0]
 80031d0:	f107 0310 	add.w	r3, r7, #16
 80031d4:	49b5      	ldr	r1, [pc, #724]	@ (80034ac <process_command+0x9b0>)
 80031d6:	4618      	mov	r0, r3
 80031d8:	f006 fb2c 	bl	8009834 <siprintf>
                if (build_response_frame(response_buffer, response_size, DEVICE_ID,
                        frame->sender, frame->frame_id, data_buffer, 0)) {
 80031dc:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80031e0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80031e4:	681c      	ldr	r4, [r3, #0]
                if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 80031e6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80031ea:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	7a9b      	ldrb	r3, [r3, #10]
 80031f2:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80031f6:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 80031fa:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80031fe:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 8003202:	2200      	movs	r2, #0
 8003204:	9202      	str	r2, [sp, #8]
 8003206:	f107 0210 	add.w	r2, r7, #16
 800320a:	9201      	str	r2, [sp, #4]
 800320c:	9300      	str	r3, [sp, #0]
 800320e:	4623      	mov	r3, r4
 8003210:	4aa7      	ldr	r2, [pc, #668]	@ (80034b0 <process_command+0x9b4>)
 8003212:	6809      	ldr	r1, [r1, #0]
 8003214:	6800      	ldr	r0, [r0, #0]
 8003216:	f7fe ffc9 	bl	80021ac <build_response_frame>
 800321a:	4603      	mov	r3, r0
 800321c:	2b00      	cmp	r3, #0
 800321e:	f000 8294 	beq.w	800374a <process_command+0xc4e>
                    UART_TX_FSend("%s", response_buffer);
 8003222:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003226:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800322a:	6819      	ldr	r1, [r3, #0]
 800322c:	48a1      	ldr	r0, [pc, #644]	@ (80034b4 <process_command+0x9b8>)
 800322e:	f7fd fa27 	bl	8000680 <UART_TX_FSend>
                }
            }
            break;
 8003232:	e28a      	b.n	800374a <process_command+0xc4e>

        case SETGAIN_CMD:
            // Set gain index (1 digit: 0-3)
            {
                if (frame->params_len != PARAM_LEN_SETGAIN) {
 8003234:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003238:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f893 320e 	ldrb.w	r3, [r3, #526]	@ 0x20e
 8003242:	2b01      	cmp	r3, #1
 8003244:	d003      	beq.n	800324e <process_command+0x752>
                    error = WRLEN;
 8003246:	2302      	movs	r3, #2
 8003248:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 800324c:	e043      	b.n	80032d6 <process_command+0x7da>
                } else {
                    char gain_char = frame->params[0];
 800324e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003252:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f893 310d 	ldrb.w	r3, [r3, #269]	@ 0x10d
 800325c:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113
                    if (gain_char >= '0' && gain_char <= '3') {
 8003260:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8003264:	2b2f      	cmp	r3, #47	@ 0x2f
 8003266:	d933      	bls.n	80032d0 <process_command+0x7d4>
 8003268:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 800326c:	2b33      	cmp	r3, #51	@ 0x33
 800326e:	d82f      	bhi.n	80032d0 <process_command+0x7d4>
                        current_gain_index = gain_char - '0';
 8003270:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8003274:	3b30      	subs	r3, #48	@ 0x30
 8003276:	b2da      	uxtb	r2, r3
 8003278:	4b8f      	ldr	r3, [pc, #572]	@ (80034b8 <process_command+0x9bc>)
 800327a:	701a      	strb	r2, [r3, #0]
                        // TODO: Apply gain setting to TCS34725 sensor
                        if (build_response_frame(response_buffer, response_size, DEVICE_ID,
                                frame->sender, frame->frame_id, RESP_OK, 0)) {
 800327c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003280:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003284:	681a      	ldr	r2, [r3, #0]
                        if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8003286:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800328a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	7a9b      	ldrb	r3, [r3, #10]
 8003292:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 8003296:	f5a1 719e 	sub.w	r1, r1, #316	@ 0x13c
 800329a:	f507 70a0 	add.w	r0, r7, #320	@ 0x140
 800329e:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 80032a2:	2400      	movs	r4, #0
 80032a4:	9402      	str	r4, [sp, #8]
 80032a6:	4c85      	ldr	r4, [pc, #532]	@ (80034bc <process_command+0x9c0>)
 80032a8:	9401      	str	r4, [sp, #4]
 80032aa:	9300      	str	r3, [sp, #0]
 80032ac:	4613      	mov	r3, r2
 80032ae:	4a80      	ldr	r2, [pc, #512]	@ (80034b0 <process_command+0x9b4>)
 80032b0:	6809      	ldr	r1, [r1, #0]
 80032b2:	6800      	ldr	r0, [r0, #0]
 80032b4:	f7fe ff7a 	bl	80021ac <build_response_frame>
 80032b8:	4603      	mov	r3, r0
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d00b      	beq.n	80032d6 <process_command+0x7da>
                            UART_TX_FSend("%s", response_buffer);
 80032be:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80032c2:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80032c6:	6819      	ldr	r1, [r3, #0]
 80032c8:	487a      	ldr	r0, [pc, #488]	@ (80034b4 <process_command+0x9b8>)
 80032ca:	f7fd f9d9 	bl	8000680 <UART_TX_FSend>
                        if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 80032ce:	e002      	b.n	80032d6 <process_command+0x7da>
                        }
                    } else {
                        error = WRCMD;
 80032d0:	2301      	movs	r3, #1
 80032d2:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
                    }
                }

                if (error) {
 80032d6:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 80032da:	2b00      	cmp	r3, #0
 80032dc:	f000 8237 	beq.w	800374e <process_command+0xc52>
                    if (build_response_frame(response_buffer, response_size, DEVICE_ID,
                            frame->sender, frame->frame_id, NULL, error)) {
 80032e0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80032e4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80032e8:	681c      	ldr	r4, [r3, #0]
                    if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 80032ea:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80032ee:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	7a9b      	ldrb	r3, [r3, #10]
 80032f6:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80032fa:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 80032fe:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8003302:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 8003306:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 800330a:	9202      	str	r2, [sp, #8]
 800330c:	2200      	movs	r2, #0
 800330e:	9201      	str	r2, [sp, #4]
 8003310:	9300      	str	r3, [sp, #0]
 8003312:	4623      	mov	r3, r4
 8003314:	4a66      	ldr	r2, [pc, #408]	@ (80034b0 <process_command+0x9b4>)
 8003316:	6809      	ldr	r1, [r1, #0]
 8003318:	6800      	ldr	r0, [r0, #0]
 800331a:	f7fe ff47 	bl	80021ac <build_response_frame>
 800331e:	4603      	mov	r3, r0
 8003320:	2b00      	cmp	r3, #0
 8003322:	f000 8214 	beq.w	800374e <process_command+0xc52>
                        UART_TX_FSend("%s", response_buffer);
 8003326:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800332a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800332e:	6819      	ldr	r1, [r3, #0]
 8003330:	4860      	ldr	r0, [pc, #384]	@ (80034b4 <process_command+0x9b8>)
 8003332:	f7fd f9a5 	bl	8000680 <UART_TX_FSend>
                    }
                }
            }
            break;
 8003336:	e20a      	b.n	800374e <process_command+0xc52>

        case GETGAIN_CMD:
            // Get current gain index
            {
                sprintf(data_buffer, "%01u", current_gain_index);
 8003338:	4b5f      	ldr	r3, [pc, #380]	@ (80034b8 <process_command+0x9bc>)
 800333a:	781b      	ldrb	r3, [r3, #0]
 800333c:	b2db      	uxtb	r3, r3
 800333e:	461a      	mov	r2, r3
 8003340:	f107 0310 	add.w	r3, r7, #16
 8003344:	495e      	ldr	r1, [pc, #376]	@ (80034c0 <process_command+0x9c4>)
 8003346:	4618      	mov	r0, r3
 8003348:	f006 fa74 	bl	8009834 <siprintf>
                if (build_response_frame(response_buffer, response_size, DEVICE_ID,
                        frame->sender, frame->frame_id, data_buffer, 0)) {
 800334c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003350:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003354:	681c      	ldr	r4, [r3, #0]
                if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8003356:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800335a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	7a9b      	ldrb	r3, [r3, #10]
 8003362:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8003366:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 800336a:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800336e:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 8003372:	2200      	movs	r2, #0
 8003374:	9202      	str	r2, [sp, #8]
 8003376:	f107 0210 	add.w	r2, r7, #16
 800337a:	9201      	str	r2, [sp, #4]
 800337c:	9300      	str	r3, [sp, #0]
 800337e:	4623      	mov	r3, r4
 8003380:	4a4b      	ldr	r2, [pc, #300]	@ (80034b0 <process_command+0x9b4>)
 8003382:	6809      	ldr	r1, [r1, #0]
 8003384:	6800      	ldr	r0, [r0, #0]
 8003386:	f7fe ff11 	bl	80021ac <build_response_frame>
 800338a:	4603      	mov	r3, r0
 800338c:	2b00      	cmp	r3, #0
 800338e:	f000 81e0 	beq.w	8003752 <process_command+0xc56>
                    UART_TX_FSend("%s", response_buffer);
 8003392:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003396:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800339a:	6819      	ldr	r1, [r3, #0]
 800339c:	4845      	ldr	r0, [pc, #276]	@ (80034b4 <process_command+0x9b8>)
 800339e:	f7fd f96f 	bl	8000680 <UART_TX_FSend>
                }
            }
            break;
 80033a2:	e1d6      	b.n	8003752 <process_command+0xc56>

        case SETTIME_CMD:
            // Set integration time index (1 digit: 0-5)
            {
                if (frame->params_len != PARAM_LEN_SETTIME) {
 80033a4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80033a8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f893 320e 	ldrb.w	r3, [r3, #526]	@ 0x20e
 80033b2:	2b01      	cmp	r3, #1
 80033b4:	d003      	beq.n	80033be <process_command+0x8c2>
                    error = WRLEN;
 80033b6:	2302      	movs	r3, #2
 80033b8:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 80033bc:	e043      	b.n	8003446 <process_command+0x94a>
                } else {
                    char time_char = frame->params[0];
 80033be:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80033c2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f893 310d 	ldrb.w	r3, [r3, #269]	@ 0x10d
 80033cc:	f887 3114 	strb.w	r3, [r7, #276]	@ 0x114
                    if (time_char >= '0' && time_char <= '5') {
 80033d0:	f897 3114 	ldrb.w	r3, [r7, #276]	@ 0x114
 80033d4:	2b2f      	cmp	r3, #47	@ 0x2f
 80033d6:	d933      	bls.n	8003440 <process_command+0x944>
 80033d8:	f897 3114 	ldrb.w	r3, [r7, #276]	@ 0x114
 80033dc:	2b35      	cmp	r3, #53	@ 0x35
 80033de:	d82f      	bhi.n	8003440 <process_command+0x944>
                        current_time_index = time_char - '0';
 80033e0:	f897 3114 	ldrb.w	r3, [r7, #276]	@ 0x114
 80033e4:	3b30      	subs	r3, #48	@ 0x30
 80033e6:	b2da      	uxtb	r2, r3
 80033e8:	4b36      	ldr	r3, [pc, #216]	@ (80034c4 <process_command+0x9c8>)
 80033ea:	701a      	strb	r2, [r3, #0]
                        // TODO: Apply integration time setting to TCS34725 sensor
                        if (build_response_frame(response_buffer, response_size, DEVICE_ID,
                                frame->sender, frame->frame_id, RESP_OK, 0)) {
 80033ec:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80033f0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80033f4:	681a      	ldr	r2, [r3, #0]
                        if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 80033f6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80033fa:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	7a9b      	ldrb	r3, [r3, #10]
 8003402:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 8003406:	f5a1 719e 	sub.w	r1, r1, #316	@ 0x13c
 800340a:	f507 70a0 	add.w	r0, r7, #320	@ 0x140
 800340e:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 8003412:	2400      	movs	r4, #0
 8003414:	9402      	str	r4, [sp, #8]
 8003416:	4c29      	ldr	r4, [pc, #164]	@ (80034bc <process_command+0x9c0>)
 8003418:	9401      	str	r4, [sp, #4]
 800341a:	9300      	str	r3, [sp, #0]
 800341c:	4613      	mov	r3, r2
 800341e:	4a24      	ldr	r2, [pc, #144]	@ (80034b0 <process_command+0x9b4>)
 8003420:	6809      	ldr	r1, [r1, #0]
 8003422:	6800      	ldr	r0, [r0, #0]
 8003424:	f7fe fec2 	bl	80021ac <build_response_frame>
 8003428:	4603      	mov	r3, r0
 800342a:	2b00      	cmp	r3, #0
 800342c:	d00b      	beq.n	8003446 <process_command+0x94a>
                            UART_TX_FSend("%s", response_buffer);
 800342e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003432:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8003436:	6819      	ldr	r1, [r3, #0]
 8003438:	481e      	ldr	r0, [pc, #120]	@ (80034b4 <process_command+0x9b8>)
 800343a:	f7fd f921 	bl	8000680 <UART_TX_FSend>
                        if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 800343e:	e002      	b.n	8003446 <process_command+0x94a>
                        }
                    } else {
                        error = WRCMD;
 8003440:	2301      	movs	r3, #1
 8003442:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
                    }
                }

                if (error) {
 8003446:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 800344a:	2b00      	cmp	r3, #0
 800344c:	f000 8183 	beq.w	8003756 <process_command+0xc5a>
                    if (build_response_frame(response_buffer, response_size, DEVICE_ID,
                            frame->sender, frame->frame_id, NULL, error)) {
 8003450:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003454:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003458:	681c      	ldr	r4, [r3, #0]
                    if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 800345a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800345e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	7a9b      	ldrb	r3, [r3, #10]
 8003466:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800346a:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 800346e:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8003472:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 8003476:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 800347a:	9202      	str	r2, [sp, #8]
 800347c:	2200      	movs	r2, #0
 800347e:	9201      	str	r2, [sp, #4]
 8003480:	9300      	str	r3, [sp, #0]
 8003482:	4623      	mov	r3, r4
 8003484:	4a0a      	ldr	r2, [pc, #40]	@ (80034b0 <process_command+0x9b4>)
 8003486:	6809      	ldr	r1, [r1, #0]
 8003488:	6800      	ldr	r0, [r0, #0]
 800348a:	f7fe fe8f 	bl	80021ac <build_response_frame>
 800348e:	4603      	mov	r3, r0
 8003490:	2b00      	cmp	r3, #0
 8003492:	f000 8160 	beq.w	8003756 <process_command+0xc5a>
                        UART_TX_FSend("%s", response_buffer);
 8003496:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800349a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800349e:	6819      	ldr	r1, [r3, #0]
 80034a0:	4804      	ldr	r0, [pc, #16]	@ (80034b4 <process_command+0x9b8>)
 80034a2:	f7fd f8ed 	bl	8000680 <UART_TX_FSend>
                    }
                }
            }
            break;
 80034a6:	e156      	b.n	8003756 <process_command+0xc5a>
 80034a8:	20000004 	.word	0x20000004
 80034ac:	0800a380 	.word	0x0800a380
 80034b0:	0800a2bc 	.word	0x0800a2bc
 80034b4:	0800a350 	.word	0x0800a350
 80034b8:	20000008 	.word	0x20000008
 80034bc:	0800a354 	.word	0x0800a354
 80034c0:	0800a388 	.word	0x0800a388
 80034c4:	20000009 	.word	0x20000009

        case GETTIME_CMD:
            // Get current integration time index
            {
                sprintf(data_buffer, "%01u", current_time_index);
 80034c8:	4baa      	ldr	r3, [pc, #680]	@ (8003774 <process_command+0xc78>)
 80034ca:	781b      	ldrb	r3, [r3, #0]
 80034cc:	b2db      	uxtb	r3, r3
 80034ce:	461a      	mov	r2, r3
 80034d0:	f107 0310 	add.w	r3, r7, #16
 80034d4:	49a8      	ldr	r1, [pc, #672]	@ (8003778 <process_command+0xc7c>)
 80034d6:	4618      	mov	r0, r3
 80034d8:	f006 f9ac 	bl	8009834 <siprintf>
                if (build_response_frame(response_buffer, response_size, DEVICE_ID,
                        frame->sender, frame->frame_id, data_buffer, 0)) {
 80034dc:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80034e0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80034e4:	681c      	ldr	r4, [r3, #0]
                if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 80034e6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80034ea:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	7a9b      	ldrb	r3, [r3, #10]
 80034f2:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80034f6:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 80034fa:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80034fe:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 8003502:	2200      	movs	r2, #0
 8003504:	9202      	str	r2, [sp, #8]
 8003506:	f107 0210 	add.w	r2, r7, #16
 800350a:	9201      	str	r2, [sp, #4]
 800350c:	9300      	str	r3, [sp, #0]
 800350e:	4623      	mov	r3, r4
 8003510:	4a9a      	ldr	r2, [pc, #616]	@ (800377c <process_command+0xc80>)
 8003512:	6809      	ldr	r1, [r1, #0]
 8003514:	6800      	ldr	r0, [r0, #0]
 8003516:	f7fe fe49 	bl	80021ac <build_response_frame>
 800351a:	4603      	mov	r3, r0
 800351c:	2b00      	cmp	r3, #0
 800351e:	f000 811c 	beq.w	800375a <process_command+0xc5e>
                    UART_TX_FSend("%s", response_buffer);
 8003522:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003526:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800352a:	6819      	ldr	r1, [r3, #0]
 800352c:	4894      	ldr	r0, [pc, #592]	@ (8003780 <process_command+0xc84>)
 800352e:	f7fd f8a7 	bl	8000680 <UART_TX_FSend>
                }
            }
            break;
 8003532:	e112      	b.n	800375a <process_command+0xc5e>

        case SETLED_CMD:
            // Set LED state (1 digit: '0' = OFF, '1' = ON)
            {
                if (frame->params_len != PARAM_LEN_SETLED) {
 8003534:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003538:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f893 320e 	ldrb.w	r3, [r3, #526]	@ 0x20e
 8003542:	2b01      	cmp	r3, #1
 8003544:	d003      	beq.n	800354e <process_command+0xa52>
                    error = WRLEN;
 8003546:	2302      	movs	r3, #2
 8003548:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 800354c:	e053      	b.n	80035f6 <process_command+0xafa>
                } else {
                    char led_char = frame->params[0];
 800354e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003552:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f893 310d 	ldrb.w	r3, [r3, #269]	@ 0x10d
 800355c:	f887 3115 	strb.w	r3, [r7, #277]	@ 0x115
                    if (led_char == '0' || led_char == '1') {
 8003560:	f897 3115 	ldrb.w	r3, [r7, #277]	@ 0x115
 8003564:	2b30      	cmp	r3, #48	@ 0x30
 8003566:	d003      	beq.n	8003570 <process_command+0xa74>
 8003568:	f897 3115 	ldrb.w	r3, [r7, #277]	@ 0x115
 800356c:	2b31      	cmp	r3, #49	@ 0x31
 800356e:	d13f      	bne.n	80035f0 <process_command+0xaf4>
                        led_state = led_char - '0';
 8003570:	f897 3115 	ldrb.w	r3, [r7, #277]	@ 0x115
 8003574:	3b30      	subs	r3, #48	@ 0x30
 8003576:	b2da      	uxtb	r2, r3
 8003578:	4b82      	ldr	r3, [pc, #520]	@ (8003784 <process_command+0xc88>)
 800357a:	701a      	strb	r2, [r3, #0]

                        // Apply LED state to hardware (PC3 GPIO pin)
                        if (led_state == 1) {
 800357c:	4b81      	ldr	r3, [pc, #516]	@ (8003784 <process_command+0xc88>)
 800357e:	781b      	ldrb	r3, [r3, #0]
 8003580:	b2db      	uxtb	r3, r3
 8003582:	2b01      	cmp	r3, #1
 8003584:	d105      	bne.n	8003592 <process_command+0xa96>
                            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET);
 8003586:	2201      	movs	r2, #1
 8003588:	2108      	movs	r1, #8
 800358a:	487f      	ldr	r0, [pc, #508]	@ (8003788 <process_command+0xc8c>)
 800358c:	f001 f9ee 	bl	800496c <HAL_GPIO_WritePin>
 8003590:	e004      	b.n	800359c <process_command+0xaa0>
                        } else {
                            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 8003592:	2200      	movs	r2, #0
 8003594:	2108      	movs	r1, #8
 8003596:	487c      	ldr	r0, [pc, #496]	@ (8003788 <process_command+0xc8c>)
 8003598:	f001 f9e8 	bl	800496c <HAL_GPIO_WritePin>
                        }

                        if (build_response_frame(response_buffer, response_size, DEVICE_ID,
                                frame->sender, frame->frame_id, RESP_OK, 0)) {
 800359c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80035a0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80035a4:	681a      	ldr	r2, [r3, #0]
                        if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 80035a6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80035aa:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	7a9b      	ldrb	r3, [r3, #10]
 80035b2:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 80035b6:	f5a1 719e 	sub.w	r1, r1, #316	@ 0x13c
 80035ba:	f507 70a0 	add.w	r0, r7, #320	@ 0x140
 80035be:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 80035c2:	2400      	movs	r4, #0
 80035c4:	9402      	str	r4, [sp, #8]
 80035c6:	4c71      	ldr	r4, [pc, #452]	@ (800378c <process_command+0xc90>)
 80035c8:	9401      	str	r4, [sp, #4]
 80035ca:	9300      	str	r3, [sp, #0]
 80035cc:	4613      	mov	r3, r2
 80035ce:	4a6b      	ldr	r2, [pc, #428]	@ (800377c <process_command+0xc80>)
 80035d0:	6809      	ldr	r1, [r1, #0]
 80035d2:	6800      	ldr	r0, [r0, #0]
 80035d4:	f7fe fdea 	bl	80021ac <build_response_frame>
 80035d8:	4603      	mov	r3, r0
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d00b      	beq.n	80035f6 <process_command+0xafa>
                            UART_TX_FSend("%s", response_buffer);
 80035de:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80035e2:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80035e6:	6819      	ldr	r1, [r3, #0]
 80035e8:	4865      	ldr	r0, [pc, #404]	@ (8003780 <process_command+0xc84>)
 80035ea:	f7fd f849 	bl	8000680 <UART_TX_FSend>
                        if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 80035ee:	e002      	b.n	80035f6 <process_command+0xafa>
                        }
                    } else {
                        error = WRCMD;
 80035f0:	2301      	movs	r3, #1
 80035f2:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
                    }
                }

                if (error) {
 80035f6:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	f000 80af 	beq.w	800375e <process_command+0xc62>
                    if (build_response_frame(response_buffer, response_size, DEVICE_ID,
                            frame->sender, frame->frame_id, NULL, error)) {
 8003600:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003604:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003608:	681c      	ldr	r4, [r3, #0]
                    if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 800360a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800360e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	7a9b      	ldrb	r3, [r3, #10]
 8003616:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800361a:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 800361e:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8003622:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 8003626:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 800362a:	9202      	str	r2, [sp, #8]
 800362c:	2200      	movs	r2, #0
 800362e:	9201      	str	r2, [sp, #4]
 8003630:	9300      	str	r3, [sp, #0]
 8003632:	4623      	mov	r3, r4
 8003634:	4a51      	ldr	r2, [pc, #324]	@ (800377c <process_command+0xc80>)
 8003636:	6809      	ldr	r1, [r1, #0]
 8003638:	6800      	ldr	r0, [r0, #0]
 800363a:	f7fe fdb7 	bl	80021ac <build_response_frame>
 800363e:	4603      	mov	r3, r0
 8003640:	2b00      	cmp	r3, #0
 8003642:	f000 808c 	beq.w	800375e <process_command+0xc62>
                        UART_TX_FSend("%s", response_buffer);
 8003646:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800364a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800364e:	6819      	ldr	r1, [r3, #0]
 8003650:	484b      	ldr	r0, [pc, #300]	@ (8003780 <process_command+0xc84>)
 8003652:	f7fd f815 	bl	8000680 <UART_TX_FSend>
                    }
                }
            }
            break;
 8003656:	e082      	b.n	800375e <process_command+0xc62>

        case GETLED_CMD:
            // Get current LED state
            {
                // Read actual LED state from hardware (PC3)
                GPIO_PinState actual_state = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_3);
 8003658:	2108      	movs	r1, #8
 800365a:	484b      	ldr	r0, [pc, #300]	@ (8003788 <process_command+0xc8c>)
 800365c:	f001 f96e 	bl	800493c <HAL_GPIO_ReadPin>
 8003660:	4603      	mov	r3, r0
 8003662:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
                uint8_t actual_led_state = (actual_state == GPIO_PIN_SET) ? 1 : 0;
 8003666:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800366a:	2b01      	cmp	r3, #1
 800366c:	bf0c      	ite	eq
 800366e:	2301      	moveq	r3, #1
 8003670:	2300      	movne	r3, #0
 8003672:	b2db      	uxtb	r3, r3
 8003674:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

                sprintf(data_buffer, "%01u", actual_led_state);
 8003678:	f897 2116 	ldrb.w	r2, [r7, #278]	@ 0x116
 800367c:	f107 0310 	add.w	r3, r7, #16
 8003680:	493d      	ldr	r1, [pc, #244]	@ (8003778 <process_command+0xc7c>)
 8003682:	4618      	mov	r0, r3
 8003684:	f006 f8d6 	bl	8009834 <siprintf>
                if (build_response_frame(response_buffer, response_size, DEVICE_ID,
                        frame->sender, frame->frame_id, data_buffer, 0)) {
 8003688:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800368c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003690:	681c      	ldr	r4, [r3, #0]
                if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8003692:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003696:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	7a9b      	ldrb	r3, [r3, #10]
 800369e:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80036a2:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 80036a6:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80036aa:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 80036ae:	2200      	movs	r2, #0
 80036b0:	9202      	str	r2, [sp, #8]
 80036b2:	f107 0210 	add.w	r2, r7, #16
 80036b6:	9201      	str	r2, [sp, #4]
 80036b8:	9300      	str	r3, [sp, #0]
 80036ba:	4623      	mov	r3, r4
 80036bc:	4a2f      	ldr	r2, [pc, #188]	@ (800377c <process_command+0xc80>)
 80036be:	6809      	ldr	r1, [r1, #0]
 80036c0:	6800      	ldr	r0, [r0, #0]
 80036c2:	f7fe fd73 	bl	80021ac <build_response_frame>
 80036c6:	4603      	mov	r3, r0
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d04a      	beq.n	8003762 <process_command+0xc66>
                    UART_TX_FSend("%s", response_buffer);
 80036cc:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80036d0:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80036d4:	6819      	ldr	r1, [r3, #0]
 80036d6:	482a      	ldr	r0, [pc, #168]	@ (8003780 <process_command+0xc84>)
 80036d8:	f7fc ffd2 	bl	8000680 <UART_TX_FSend>
                }
            }
            break;
 80036dc:	e041      	b.n	8003762 <process_command+0xc66>

        default:
            // Unknown command
            if (build_response_frame(response_buffer, response_size, DEVICE_ID,
                    frame->sender, frame->frame_id, NULL, WRCMD)) {
 80036de:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80036e2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80036e6:	681a      	ldr	r2, [r3, #0]
            if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 80036e8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80036ec:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	7a9b      	ldrb	r3, [r3, #10]
 80036f4:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 80036f8:	f5a1 719e 	sub.w	r1, r1, #316	@ 0x13c
 80036fc:	f507 70a0 	add.w	r0, r7, #320	@ 0x140
 8003700:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 8003704:	2401      	movs	r4, #1
 8003706:	9402      	str	r4, [sp, #8]
 8003708:	2400      	movs	r4, #0
 800370a:	9401      	str	r4, [sp, #4]
 800370c:	9300      	str	r3, [sp, #0]
 800370e:	4613      	mov	r3, r2
 8003710:	4a1a      	ldr	r2, [pc, #104]	@ (800377c <process_command+0xc80>)
 8003712:	6809      	ldr	r1, [r1, #0]
 8003714:	6800      	ldr	r0, [r0, #0]
 8003716:	f7fe fd49 	bl	80021ac <build_response_frame>
 800371a:	4603      	mov	r3, r0
 800371c:	2b00      	cmp	r3, #0
 800371e:	d022      	beq.n	8003766 <process_command+0xc6a>
                UART_TX_FSend("%s", response_buffer);
 8003720:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003724:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8003728:	6819      	ldr	r1, [r3, #0]
 800372a:	4815      	ldr	r0, [pc, #84]	@ (8003780 <process_command+0xc84>)
 800372c:	f7fc ffa8 	bl	8000680 <UART_TX_FSend>
            }
            break;
 8003730:	e019      	b.n	8003766 <process_command+0xc6a>
            break;
 8003732:	bf00      	nop
 8003734:	e018      	b.n	8003768 <process_command+0xc6c>
            break;
 8003736:	bf00      	nop
 8003738:	e016      	b.n	8003768 <process_command+0xc6c>
            break;
 800373a:	bf00      	nop
 800373c:	e014      	b.n	8003768 <process_command+0xc6c>
            break;
 800373e:	bf00      	nop
 8003740:	e012      	b.n	8003768 <process_command+0xc6c>
            break;
 8003742:	bf00      	nop
 8003744:	e010      	b.n	8003768 <process_command+0xc6c>
            break;
 8003746:	bf00      	nop
 8003748:	e00e      	b.n	8003768 <process_command+0xc6c>
            break;
 800374a:	bf00      	nop
 800374c:	e00c      	b.n	8003768 <process_command+0xc6c>
            break;
 800374e:	bf00      	nop
 8003750:	e00a      	b.n	8003768 <process_command+0xc6c>
            break;
 8003752:	bf00      	nop
 8003754:	e008      	b.n	8003768 <process_command+0xc6c>
            break;
 8003756:	bf00      	nop
 8003758:	e006      	b.n	8003768 <process_command+0xc6c>
            break;
 800375a:	bf00      	nop
 800375c:	e004      	b.n	8003768 <process_command+0xc6c>
            break;
 800375e:	bf00      	nop
 8003760:	e002      	b.n	8003768 <process_command+0xc6c>
            break;
 8003762:	bf00      	nop
 8003764:	e000      	b.n	8003768 <process_command+0xc6c>
            break;
 8003766:	bf00      	nop
    }
}
 8003768:	bf00      	nop
 800376a:	f507 77a2 	add.w	r7, r7, #324	@ 0x144
 800376e:	46bd      	mov	sp, r7
 8003770:	bd90      	pop	{r4, r7, pc}
 8003772:	bf00      	nop
 8003774:	20000009 	.word	0x20000009
 8003778:	0800a388 	.word	0x0800a388
 800377c:	0800a2bc 	.word	0x0800a2bc
 8003780:	0800a350 	.word	0x0800a350
 8003784:	20002448 	.word	0x20002448
 8003788:	40020800 	.word	0x40020800
 800378c:	0800a354 	.word	0x0800a354

08003790 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b082      	sub	sp, #8
 8003794:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003796:	2300      	movs	r3, #0
 8003798:	607b      	str	r3, [r7, #4]
 800379a:	4b10      	ldr	r3, [pc, #64]	@ (80037dc <HAL_MspInit+0x4c>)
 800379c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800379e:	4a0f      	ldr	r2, [pc, #60]	@ (80037dc <HAL_MspInit+0x4c>)
 80037a0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80037a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80037a6:	4b0d      	ldr	r3, [pc, #52]	@ (80037dc <HAL_MspInit+0x4c>)
 80037a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80037ae:	607b      	str	r3, [r7, #4]
 80037b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80037b2:	2300      	movs	r3, #0
 80037b4:	603b      	str	r3, [r7, #0]
 80037b6:	4b09      	ldr	r3, [pc, #36]	@ (80037dc <HAL_MspInit+0x4c>)
 80037b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037ba:	4a08      	ldr	r2, [pc, #32]	@ (80037dc <HAL_MspInit+0x4c>)
 80037bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80037c0:	6413      	str	r3, [r2, #64]	@ 0x40
 80037c2:	4b06      	ldr	r3, [pc, #24]	@ (80037dc <HAL_MspInit+0x4c>)
 80037c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037ca:	603b      	str	r3, [r7, #0]
 80037cc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80037ce:	2007      	movs	r0, #7
 80037d0:	f000 fb54 	bl	8003e7c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80037d4:	bf00      	nop
 80037d6:	3708      	adds	r7, #8
 80037d8:	46bd      	mov	sp, r7
 80037da:	bd80      	pop	{r7, pc}
 80037dc:	40023800 	.word	0x40023800

080037e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80037e0:	b480      	push	{r7}
 80037e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80037e4:	bf00      	nop
 80037e6:	e7fd      	b.n	80037e4 <NMI_Handler+0x4>

080037e8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80037e8:	b480      	push	{r7}
 80037ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80037ec:	bf00      	nop
 80037ee:	e7fd      	b.n	80037ec <HardFault_Handler+0x4>

080037f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80037f0:	b480      	push	{r7}
 80037f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80037f4:	bf00      	nop
 80037f6:	e7fd      	b.n	80037f4 <MemManage_Handler+0x4>

080037f8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80037f8:	b480      	push	{r7}
 80037fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80037fc:	bf00      	nop
 80037fe:	e7fd      	b.n	80037fc <BusFault_Handler+0x4>

08003800 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003800:	b480      	push	{r7}
 8003802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003804:	bf00      	nop
 8003806:	e7fd      	b.n	8003804 <UsageFault_Handler+0x4>

08003808 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003808:	b480      	push	{r7}
 800380a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800380c:	bf00      	nop
 800380e:	46bd      	mov	sp, r7
 8003810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003814:	4770      	bx	lr

08003816 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003816:	b480      	push	{r7}
 8003818:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800381a:	bf00      	nop
 800381c:	46bd      	mov	sp, r7
 800381e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003822:	4770      	bx	lr

08003824 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003824:	b480      	push	{r7}
 8003826:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003828:	bf00      	nop
 800382a:	46bd      	mov	sp, r7
 800382c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003830:	4770      	bx	lr

08003832 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003832:	b580      	push	{r7, lr}
 8003834:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003836:	f000 fa31 	bl	8003c9c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800383a:	bf00      	nop
 800383c:	bd80      	pop	{r7, pc}
	...

08003840 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8003844:	4802      	ldr	r0, [pc, #8]	@ (8003850 <DMA1_Stream0_IRQHandler+0x10>)
 8003846:	f000 fc9b 	bl	8004180 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800384a:	bf00      	nop
 800384c:	bd80      	pop	{r7, pc}
 800384e:	bf00      	nop
 8003850:	2000237c 	.word	0x2000237c

08003854 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8003858:	4802      	ldr	r0, [pc, #8]	@ (8003864 <DMA1_Stream6_IRQHandler+0x10>)
 800385a:	f000 fc91 	bl	8004180 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800385e:	bf00      	nop
 8003860:	bd80      	pop	{r7, pc}
 8003862:	bf00      	nop
 8003864:	200023dc 	.word	0x200023dc

08003868 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 800386c:	4802      	ldr	r0, [pc, #8]	@ (8003878 <I2C1_EV_IRQHandler+0x10>)
 800386e:	f001 fd21 	bl	80052b4 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8003872:	bf00      	nop
 8003874:	bd80      	pop	{r7, pc}
 8003876:	bf00      	nop
 8003878:	20002328 	.word	0x20002328

0800387c <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8003880:	4802      	ldr	r0, [pc, #8]	@ (800388c <I2C1_ER_IRQHandler+0x10>)
 8003882:	f001 fe88 	bl	8005596 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8003886:	bf00      	nop
 8003888:	bd80      	pop	{r7, pc}
 800388a:	bf00      	nop
 800388c:	20002328 	.word	0x20002328

08003890 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003894:	4802      	ldr	r0, [pc, #8]	@ (80038a0 <USART2_IRQHandler+0x10>)
 8003896:	f005 f88f 	bl	80089b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800389a:	bf00      	nop
 800389c:	bd80      	pop	{r7, pc}
 800389e:	bf00      	nop
 80038a0:	200025c0 	.word	0x200025c0

080038a4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80038a8:	4802      	ldr	r0, [pc, #8]	@ (80038b4 <TIM3_IRQHandler+0x10>)
 80038aa:	f004 fc29 	bl	8008100 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80038ae:	bf00      	nop
 80038b0:	bd80      	pop	{r7, pc}
 80038b2:	bf00      	nop
 80038b4:	20002578 	.word	0x20002578

080038b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b086      	sub	sp, #24
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80038c0:	4a14      	ldr	r2, [pc, #80]	@ (8003914 <_sbrk+0x5c>)
 80038c2:	4b15      	ldr	r3, [pc, #84]	@ (8003918 <_sbrk+0x60>)
 80038c4:	1ad3      	subs	r3, r2, r3
 80038c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80038c8:	697b      	ldr	r3, [r7, #20]
 80038ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80038cc:	4b13      	ldr	r3, [pc, #76]	@ (800391c <_sbrk+0x64>)
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d102      	bne.n	80038da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80038d4:	4b11      	ldr	r3, [pc, #68]	@ (800391c <_sbrk+0x64>)
 80038d6:	4a12      	ldr	r2, [pc, #72]	@ (8003920 <_sbrk+0x68>)
 80038d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80038da:	4b10      	ldr	r3, [pc, #64]	@ (800391c <_sbrk+0x64>)
 80038dc:	681a      	ldr	r2, [r3, #0]
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	4413      	add	r3, r2
 80038e2:	693a      	ldr	r2, [r7, #16]
 80038e4:	429a      	cmp	r2, r3
 80038e6:	d207      	bcs.n	80038f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80038e8:	f006 f802 	bl	80098f0 <__errno>
 80038ec:	4603      	mov	r3, r0
 80038ee:	220c      	movs	r2, #12
 80038f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80038f2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80038f6:	e009      	b.n	800390c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80038f8:	4b08      	ldr	r3, [pc, #32]	@ (800391c <_sbrk+0x64>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80038fe:	4b07      	ldr	r3, [pc, #28]	@ (800391c <_sbrk+0x64>)
 8003900:	681a      	ldr	r2, [r3, #0]
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	4413      	add	r3, r2
 8003906:	4a05      	ldr	r2, [pc, #20]	@ (800391c <_sbrk+0x64>)
 8003908:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800390a:	68fb      	ldr	r3, [r7, #12]
}
 800390c:	4618      	mov	r0, r3
 800390e:	3718      	adds	r7, #24
 8003910:	46bd      	mov	sp, r7
 8003912:	bd80      	pop	{r7, pc}
 8003914:	20020000 	.word	0x20020000
 8003918:	00000400 	.word	0x00000400
 800391c:	20002574 	.word	0x20002574
 8003920:	20002758 	.word	0x20002758

08003924 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003924:	b480      	push	{r7}
 8003926:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003928:	4b06      	ldr	r3, [pc, #24]	@ (8003944 <SystemInit+0x20>)
 800392a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800392e:	4a05      	ldr	r2, [pc, #20]	@ (8003944 <SystemInit+0x20>)
 8003930:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003934:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003938:	bf00      	nop
 800393a:	46bd      	mov	sp, r7
 800393c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003940:	4770      	bx	lr
 8003942:	bf00      	nop
 8003944:	e000ed00 	.word	0xe000ed00

08003948 <TCS34725_ReadRawData>:

/**
 * @brief Odczytuje wszystkie 4 kanały (C, R, G, B)
 * Wykorzystuje Auto-Increment do szybkiego odczytu.
 */
void TCS34725_ReadRawData(I2C_HandleTypeDef *hi2c, TCS34725_Data_t *data) {
 8003948:	b580      	push	{r7, lr}
 800394a:	b088      	sub	sp, #32
 800394c:	af02      	add	r7, sp, #8
 800394e:	6078      	str	r0, [r7, #4]
 8003950:	6039      	str	r1, [r7, #0]
    // Ustawiamy bit COMMAND (0x80) oraz bit AUTO-INCREMENT (0x20)
    // Adres początkowy to 0x14 (CDATAL) [cite: 839]
    uint8_t cmd = TCS34725_COMMAND_BIT | 0x20 | TCS34725_CDATAL;
 8003952:	23b4      	movs	r3, #180	@ 0xb4
 8003954:	75fb      	strb	r3, [r7, #23]
    uint8_t buffer[8];

    // Zapisz adres rejestru, od którego chcemy zacząć czytać
    HAL_I2C_Master_Transmit(hi2c, TCS34725_ADDRESS, &cmd, 1, 10);
 8003956:	f107 0217 	add.w	r2, r7, #23
 800395a:	230a      	movs	r3, #10
 800395c:	9300      	str	r3, [sp, #0]
 800395e:	2301      	movs	r3, #1
 8003960:	2152      	movs	r1, #82	@ 0x52
 8003962:	6878      	ldr	r0, [r7, #4]
 8003964:	f001 f976 	bl	8004c54 <HAL_I2C_Master_Transmit>

    // Odczytaj 8 bajtów (CDATAL, CDATAH, RDATAL, RDATAH, GDATAL, GDATAH, BDATAL, BDATAH)
    HAL_I2C_Master_Receive(hi2c, TCS34725_ADDRESS, buffer, 8, 10);
 8003968:	f107 020c 	add.w	r2, r7, #12
 800396c:	230a      	movs	r3, #10
 800396e:	9300      	str	r3, [sp, #0]
 8003970:	2308      	movs	r3, #8
 8003972:	2152      	movs	r1, #82	@ 0x52
 8003974:	6878      	ldr	r0, [r7, #4]
 8003976:	f001 fa6b 	bl	8004e50 <HAL_I2C_Master_Receive>

    // Złożenie bajtów (Little Endian - najpierw młodszy bajt) [cite: 839]
    data->c = (uint16_t)(buffer[1] << 8) | buffer[0];
 800397a:	7b7b      	ldrb	r3, [r7, #13]
 800397c:	021b      	lsls	r3, r3, #8
 800397e:	b29b      	uxth	r3, r3
 8003980:	7b3a      	ldrb	r2, [r7, #12]
 8003982:	4313      	orrs	r3, r2
 8003984:	b29a      	uxth	r2, r3
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	801a      	strh	r2, [r3, #0]
    data->r = (uint16_t)(buffer[3] << 8) | buffer[2];
 800398a:	7bfb      	ldrb	r3, [r7, #15]
 800398c:	021b      	lsls	r3, r3, #8
 800398e:	b29b      	uxth	r3, r3
 8003990:	7bba      	ldrb	r2, [r7, #14]
 8003992:	4313      	orrs	r3, r2
 8003994:	b29a      	uxth	r2, r3
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	805a      	strh	r2, [r3, #2]
    data->g = (uint16_t)(buffer[5] << 8) | buffer[4];
 800399a:	7c7b      	ldrb	r3, [r7, #17]
 800399c:	021b      	lsls	r3, r3, #8
 800399e:	b29b      	uxth	r3, r3
 80039a0:	7c3a      	ldrb	r2, [r7, #16]
 80039a2:	4313      	orrs	r3, r2
 80039a4:	b29a      	uxth	r2, r3
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	809a      	strh	r2, [r3, #4]
    data->b = (uint16_t)(buffer[7] << 8) | buffer[6];
 80039aa:	7cfb      	ldrb	r3, [r7, #19]
 80039ac:	021b      	lsls	r3, r3, #8
 80039ae:	b29b      	uxth	r3, r3
 80039b0:	7cba      	ldrb	r2, [r7, #18]
 80039b2:	4313      	orrs	r3, r2
 80039b4:	b29a      	uxth	r2, r3
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	80da      	strh	r2, [r3, #6]
}
 80039ba:	bf00      	nop
 80039bc:	3718      	adds	r7, #24
 80039be:	46bd      	mov	sp, r7
 80039c0:	bd80      	pop	{r7, pc}
	...

080039c4 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b086      	sub	sp, #24
 80039c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80039ca:	f107 0308 	add.w	r3, r7, #8
 80039ce:	2200      	movs	r2, #0
 80039d0:	601a      	str	r2, [r3, #0]
 80039d2:	605a      	str	r2, [r3, #4]
 80039d4:	609a      	str	r2, [r3, #8]
 80039d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80039d8:	463b      	mov	r3, r7
 80039da:	2200      	movs	r2, #0
 80039dc:	601a      	str	r2, [r3, #0]
 80039de:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80039e0:	4b1d      	ldr	r3, [pc, #116]	@ (8003a58 <MX_TIM3_Init+0x94>)
 80039e2:	4a1e      	ldr	r2, [pc, #120]	@ (8003a5c <MX_TIM3_Init+0x98>)
 80039e4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8399;
 80039e6:	4b1c      	ldr	r3, [pc, #112]	@ (8003a58 <MX_TIM3_Init+0x94>)
 80039e8:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 80039ec:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80039ee:	4b1a      	ldr	r3, [pc, #104]	@ (8003a58 <MX_TIM3_Init+0x94>)
 80039f0:	2200      	movs	r2, #0
 80039f2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9;
 80039f4:	4b18      	ldr	r3, [pc, #96]	@ (8003a58 <MX_TIM3_Init+0x94>)
 80039f6:	2209      	movs	r2, #9
 80039f8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80039fa:	4b17      	ldr	r3, [pc, #92]	@ (8003a58 <MX_TIM3_Init+0x94>)
 80039fc:	2200      	movs	r2, #0
 80039fe:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003a00:	4b15      	ldr	r3, [pc, #84]	@ (8003a58 <MX_TIM3_Init+0x94>)
 8003a02:	2200      	movs	r2, #0
 8003a04:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003a06:	4814      	ldr	r0, [pc, #80]	@ (8003a58 <MX_TIM3_Init+0x94>)
 8003a08:	f004 faba 	bl	8007f80 <HAL_TIM_Base_Init>
 8003a0c:	4603      	mov	r3, r0
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d001      	beq.n	8003a16 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8003a12:	f7fd faa9 	bl	8000f68 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003a16:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003a1a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003a1c:	f107 0308 	add.w	r3, r7, #8
 8003a20:	4619      	mov	r1, r3
 8003a22:	480d      	ldr	r0, [pc, #52]	@ (8003a58 <MX_TIM3_Init+0x94>)
 8003a24:	f004 fc5c 	bl	80082e0 <HAL_TIM_ConfigClockSource>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d001      	beq.n	8003a32 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8003a2e:	f7fd fa9b 	bl	8000f68 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003a32:	2300      	movs	r3, #0
 8003a34:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003a36:	2300      	movs	r3, #0
 8003a38:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003a3a:	463b      	mov	r3, r7
 8003a3c:	4619      	mov	r1, r3
 8003a3e:	4806      	ldr	r0, [pc, #24]	@ (8003a58 <MX_TIM3_Init+0x94>)
 8003a40:	f004 fe7e 	bl	8008740 <HAL_TIMEx_MasterConfigSynchronization>
 8003a44:	4603      	mov	r3, r0
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d001      	beq.n	8003a4e <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8003a4a:	f7fd fa8d 	bl	8000f68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003a4e:	bf00      	nop
 8003a50:	3718      	adds	r7, #24
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bd80      	pop	{r7, pc}
 8003a56:	bf00      	nop
 8003a58:	20002578 	.word	0x20002578
 8003a5c:	40000400 	.word	0x40000400

08003a60 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b084      	sub	sp, #16
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a0e      	ldr	r2, [pc, #56]	@ (8003aa8 <HAL_TIM_Base_MspInit+0x48>)
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d115      	bne.n	8003a9e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003a72:	2300      	movs	r3, #0
 8003a74:	60fb      	str	r3, [r7, #12]
 8003a76:	4b0d      	ldr	r3, [pc, #52]	@ (8003aac <HAL_TIM_Base_MspInit+0x4c>)
 8003a78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a7a:	4a0c      	ldr	r2, [pc, #48]	@ (8003aac <HAL_TIM_Base_MspInit+0x4c>)
 8003a7c:	f043 0302 	orr.w	r3, r3, #2
 8003a80:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a82:	4b0a      	ldr	r3, [pc, #40]	@ (8003aac <HAL_TIM_Base_MspInit+0x4c>)
 8003a84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a86:	f003 0302 	and.w	r3, r3, #2
 8003a8a:	60fb      	str	r3, [r7, #12]
 8003a8c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003a8e:	2200      	movs	r2, #0
 8003a90:	2100      	movs	r1, #0
 8003a92:	201d      	movs	r0, #29
 8003a94:	f000 f9fd 	bl	8003e92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003a98:	201d      	movs	r0, #29
 8003a9a:	f000 fa16 	bl	8003eca <HAL_NVIC_EnableIRQ>
  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8003a9e:	bf00      	nop
 8003aa0:	3710      	adds	r7, #16
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	bd80      	pop	{r7, pc}
 8003aa6:	bf00      	nop
 8003aa8:	40000400 	.word	0x40000400
 8003aac:	40023800 	.word	0x40023800

08003ab0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003ab4:	4b11      	ldr	r3, [pc, #68]	@ (8003afc <MX_USART2_UART_Init+0x4c>)
 8003ab6:	4a12      	ldr	r2, [pc, #72]	@ (8003b00 <MX_USART2_UART_Init+0x50>)
 8003ab8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003aba:	4b10      	ldr	r3, [pc, #64]	@ (8003afc <MX_USART2_UART_Init+0x4c>)
 8003abc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003ac0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003ac2:	4b0e      	ldr	r3, [pc, #56]	@ (8003afc <MX_USART2_UART_Init+0x4c>)
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003ac8:	4b0c      	ldr	r3, [pc, #48]	@ (8003afc <MX_USART2_UART_Init+0x4c>)
 8003aca:	2200      	movs	r2, #0
 8003acc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003ace:	4b0b      	ldr	r3, [pc, #44]	@ (8003afc <MX_USART2_UART_Init+0x4c>)
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003ad4:	4b09      	ldr	r3, [pc, #36]	@ (8003afc <MX_USART2_UART_Init+0x4c>)
 8003ad6:	220c      	movs	r2, #12
 8003ad8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003ada:	4b08      	ldr	r3, [pc, #32]	@ (8003afc <MX_USART2_UART_Init+0x4c>)
 8003adc:	2200      	movs	r2, #0
 8003ade:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003ae0:	4b06      	ldr	r3, [pc, #24]	@ (8003afc <MX_USART2_UART_Init+0x4c>)
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003ae6:	4805      	ldr	r0, [pc, #20]	@ (8003afc <MX_USART2_UART_Init+0x4c>)
 8003ae8:	f004 feba 	bl	8008860 <HAL_UART_Init>
 8003aec:	4603      	mov	r3, r0
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d001      	beq.n	8003af6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8003af2:	f7fd fa39 	bl	8000f68 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003af6:	bf00      	nop
 8003af8:	bd80      	pop	{r7, pc}
 8003afa:	bf00      	nop
 8003afc:	200025c0 	.word	0x200025c0
 8003b00:	40004400 	.word	0x40004400

08003b04 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b08a      	sub	sp, #40	@ 0x28
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b0c:	f107 0314 	add.w	r3, r7, #20
 8003b10:	2200      	movs	r2, #0
 8003b12:	601a      	str	r2, [r3, #0]
 8003b14:	605a      	str	r2, [r3, #4]
 8003b16:	609a      	str	r2, [r3, #8]
 8003b18:	60da      	str	r2, [r3, #12]
 8003b1a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4a1d      	ldr	r2, [pc, #116]	@ (8003b98 <HAL_UART_MspInit+0x94>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d133      	bne.n	8003b8e <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003b26:	2300      	movs	r3, #0
 8003b28:	613b      	str	r3, [r7, #16]
 8003b2a:	4b1c      	ldr	r3, [pc, #112]	@ (8003b9c <HAL_UART_MspInit+0x98>)
 8003b2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b2e:	4a1b      	ldr	r2, [pc, #108]	@ (8003b9c <HAL_UART_MspInit+0x98>)
 8003b30:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b34:	6413      	str	r3, [r2, #64]	@ 0x40
 8003b36:	4b19      	ldr	r3, [pc, #100]	@ (8003b9c <HAL_UART_MspInit+0x98>)
 8003b38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b3e:	613b      	str	r3, [r7, #16]
 8003b40:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b42:	2300      	movs	r3, #0
 8003b44:	60fb      	str	r3, [r7, #12]
 8003b46:	4b15      	ldr	r3, [pc, #84]	@ (8003b9c <HAL_UART_MspInit+0x98>)
 8003b48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b4a:	4a14      	ldr	r2, [pc, #80]	@ (8003b9c <HAL_UART_MspInit+0x98>)
 8003b4c:	f043 0301 	orr.w	r3, r3, #1
 8003b50:	6313      	str	r3, [r2, #48]	@ 0x30
 8003b52:	4b12      	ldr	r3, [pc, #72]	@ (8003b9c <HAL_UART_MspInit+0x98>)
 8003b54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b56:	f003 0301 	and.w	r3, r3, #1
 8003b5a:	60fb      	str	r3, [r7, #12]
 8003b5c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003b5e:	230c      	movs	r3, #12
 8003b60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b62:	2302      	movs	r3, #2
 8003b64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b66:	2300      	movs	r3, #0
 8003b68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b6a:	2303      	movs	r3, #3
 8003b6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003b6e:	2307      	movs	r3, #7
 8003b70:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b72:	f107 0314 	add.w	r3, r7, #20
 8003b76:	4619      	mov	r1, r3
 8003b78:	4809      	ldr	r0, [pc, #36]	@ (8003ba0 <HAL_UART_MspInit+0x9c>)
 8003b7a:	f000 fd4b 	bl	8004614 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003b7e:	2200      	movs	r2, #0
 8003b80:	2100      	movs	r1, #0
 8003b82:	2026      	movs	r0, #38	@ 0x26
 8003b84:	f000 f985 	bl	8003e92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003b88:	2026      	movs	r0, #38	@ 0x26
 8003b8a:	f000 f99e 	bl	8003eca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8003b8e:	bf00      	nop
 8003b90:	3728      	adds	r7, #40	@ 0x28
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bd80      	pop	{r7, pc}
 8003b96:	bf00      	nop
 8003b98:	40004400 	.word	0x40004400
 8003b9c:	40023800 	.word	0x40023800
 8003ba0:	40020000 	.word	0x40020000

08003ba4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003ba4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003bdc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003ba8:	f7ff febc 	bl	8003924 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003bac:	480c      	ldr	r0, [pc, #48]	@ (8003be0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003bae:	490d      	ldr	r1, [pc, #52]	@ (8003be4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003bb0:	4a0d      	ldr	r2, [pc, #52]	@ (8003be8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003bb2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003bb4:	e002      	b.n	8003bbc <LoopCopyDataInit>

08003bb6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003bb6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003bb8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003bba:	3304      	adds	r3, #4

08003bbc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003bbc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003bbe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003bc0:	d3f9      	bcc.n	8003bb6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003bc2:	4a0a      	ldr	r2, [pc, #40]	@ (8003bec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003bc4:	4c0a      	ldr	r4, [pc, #40]	@ (8003bf0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003bc6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003bc8:	e001      	b.n	8003bce <LoopFillZerobss>

08003bca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003bca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003bcc:	3204      	adds	r2, #4

08003bce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003bce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003bd0:	d3fb      	bcc.n	8003bca <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8003bd2:	f005 fe93 	bl	80098fc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003bd6:	f7fd f8f7 	bl	8000dc8 <main>
  bx  lr    
 8003bda:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003bdc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003be0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003be4:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8003be8:	0800a5f4 	.word	0x0800a5f4
  ldr r2, =_sbss
 8003bec:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8003bf0:	20002754 	.word	0x20002754

08003bf4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003bf4:	e7fe      	b.n	8003bf4 <ADC_IRQHandler>
	...

08003bf8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003bfc:	4b0e      	ldr	r3, [pc, #56]	@ (8003c38 <HAL_Init+0x40>)
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	4a0d      	ldr	r2, [pc, #52]	@ (8003c38 <HAL_Init+0x40>)
 8003c02:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003c06:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003c08:	4b0b      	ldr	r3, [pc, #44]	@ (8003c38 <HAL_Init+0x40>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	4a0a      	ldr	r2, [pc, #40]	@ (8003c38 <HAL_Init+0x40>)
 8003c0e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003c12:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003c14:	4b08      	ldr	r3, [pc, #32]	@ (8003c38 <HAL_Init+0x40>)
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	4a07      	ldr	r2, [pc, #28]	@ (8003c38 <HAL_Init+0x40>)
 8003c1a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c1e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003c20:	2003      	movs	r0, #3
 8003c22:	f000 f92b 	bl	8003e7c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003c26:	2000      	movs	r0, #0
 8003c28:	f000 f808 	bl	8003c3c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003c2c:	f7ff fdb0 	bl	8003790 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003c30:	2300      	movs	r3, #0
}
 8003c32:	4618      	mov	r0, r3
 8003c34:	bd80      	pop	{r7, pc}
 8003c36:	bf00      	nop
 8003c38:	40023c00 	.word	0x40023c00

08003c3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b082      	sub	sp, #8
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003c44:	4b12      	ldr	r3, [pc, #72]	@ (8003c90 <HAL_InitTick+0x54>)
 8003c46:	681a      	ldr	r2, [r3, #0]
 8003c48:	4b12      	ldr	r3, [pc, #72]	@ (8003c94 <HAL_InitTick+0x58>)
 8003c4a:	781b      	ldrb	r3, [r3, #0]
 8003c4c:	4619      	mov	r1, r3
 8003c4e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003c52:	fbb3 f3f1 	udiv	r3, r3, r1
 8003c56:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	f000 f943 	bl	8003ee6 <HAL_SYSTICK_Config>
 8003c60:	4603      	mov	r3, r0
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d001      	beq.n	8003c6a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003c66:	2301      	movs	r3, #1
 8003c68:	e00e      	b.n	8003c88 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	2b0f      	cmp	r3, #15
 8003c6e:	d80a      	bhi.n	8003c86 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003c70:	2200      	movs	r2, #0
 8003c72:	6879      	ldr	r1, [r7, #4]
 8003c74:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003c78:	f000 f90b 	bl	8003e92 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003c7c:	4a06      	ldr	r2, [pc, #24]	@ (8003c98 <HAL_InitTick+0x5c>)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003c82:	2300      	movs	r3, #0
 8003c84:	e000      	b.n	8003c88 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003c86:	2301      	movs	r3, #1
}
 8003c88:	4618      	mov	r0, r3
 8003c8a:	3708      	adds	r7, #8
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	bd80      	pop	{r7, pc}
 8003c90:	2000000c 	.word	0x2000000c
 8003c94:	20000014 	.word	0x20000014
 8003c98:	20000010 	.word	0x20000010

08003c9c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003c9c:	b480      	push	{r7}
 8003c9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003ca0:	4b06      	ldr	r3, [pc, #24]	@ (8003cbc <HAL_IncTick+0x20>)
 8003ca2:	781b      	ldrb	r3, [r3, #0]
 8003ca4:	461a      	mov	r2, r3
 8003ca6:	4b06      	ldr	r3, [pc, #24]	@ (8003cc0 <HAL_IncTick+0x24>)
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	4413      	add	r3, r2
 8003cac:	4a04      	ldr	r2, [pc, #16]	@ (8003cc0 <HAL_IncTick+0x24>)
 8003cae:	6013      	str	r3, [r2, #0]
}
 8003cb0:	bf00      	nop
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb8:	4770      	bx	lr
 8003cba:	bf00      	nop
 8003cbc:	20000014 	.word	0x20000014
 8003cc0:	20002608 	.word	0x20002608

08003cc4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003cc4:	b480      	push	{r7}
 8003cc6:	af00      	add	r7, sp, #0
  return uwTick;
 8003cc8:	4b03      	ldr	r3, [pc, #12]	@ (8003cd8 <HAL_GetTick+0x14>)
 8003cca:	681b      	ldr	r3, [r3, #0]
}
 8003ccc:	4618      	mov	r0, r3
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd4:	4770      	bx	lr
 8003cd6:	bf00      	nop
 8003cd8:	20002608 	.word	0x20002608

08003cdc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003cdc:	b480      	push	{r7}
 8003cde:	b085      	sub	sp, #20
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	f003 0307 	and.w	r3, r3, #7
 8003cea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003cec:	4b0c      	ldr	r3, [pc, #48]	@ (8003d20 <__NVIC_SetPriorityGrouping+0x44>)
 8003cee:	68db      	ldr	r3, [r3, #12]
 8003cf0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003cf2:	68ba      	ldr	r2, [r7, #8]
 8003cf4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003cf8:	4013      	ands	r3, r2
 8003cfa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003d00:	68bb      	ldr	r3, [r7, #8]
 8003d02:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003d04:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003d08:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d0c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003d0e:	4a04      	ldr	r2, [pc, #16]	@ (8003d20 <__NVIC_SetPriorityGrouping+0x44>)
 8003d10:	68bb      	ldr	r3, [r7, #8]
 8003d12:	60d3      	str	r3, [r2, #12]
}
 8003d14:	bf00      	nop
 8003d16:	3714      	adds	r7, #20
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1e:	4770      	bx	lr
 8003d20:	e000ed00 	.word	0xe000ed00

08003d24 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003d24:	b480      	push	{r7}
 8003d26:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003d28:	4b04      	ldr	r3, [pc, #16]	@ (8003d3c <__NVIC_GetPriorityGrouping+0x18>)
 8003d2a:	68db      	ldr	r3, [r3, #12]
 8003d2c:	0a1b      	lsrs	r3, r3, #8
 8003d2e:	f003 0307 	and.w	r3, r3, #7
}
 8003d32:	4618      	mov	r0, r3
 8003d34:	46bd      	mov	sp, r7
 8003d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3a:	4770      	bx	lr
 8003d3c:	e000ed00 	.word	0xe000ed00

08003d40 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d40:	b480      	push	{r7}
 8003d42:	b083      	sub	sp, #12
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	4603      	mov	r3, r0
 8003d48:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	db0b      	blt.n	8003d6a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d52:	79fb      	ldrb	r3, [r7, #7]
 8003d54:	f003 021f 	and.w	r2, r3, #31
 8003d58:	4907      	ldr	r1, [pc, #28]	@ (8003d78 <__NVIC_EnableIRQ+0x38>)
 8003d5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d5e:	095b      	lsrs	r3, r3, #5
 8003d60:	2001      	movs	r0, #1
 8003d62:	fa00 f202 	lsl.w	r2, r0, r2
 8003d66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003d6a:	bf00      	nop
 8003d6c:	370c      	adds	r7, #12
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d74:	4770      	bx	lr
 8003d76:	bf00      	nop
 8003d78:	e000e100 	.word	0xe000e100

08003d7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003d7c:	b480      	push	{r7}
 8003d7e:	b083      	sub	sp, #12
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	4603      	mov	r3, r0
 8003d84:	6039      	str	r1, [r7, #0]
 8003d86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	db0a      	blt.n	8003da6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	b2da      	uxtb	r2, r3
 8003d94:	490c      	ldr	r1, [pc, #48]	@ (8003dc8 <__NVIC_SetPriority+0x4c>)
 8003d96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d9a:	0112      	lsls	r2, r2, #4
 8003d9c:	b2d2      	uxtb	r2, r2
 8003d9e:	440b      	add	r3, r1
 8003da0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003da4:	e00a      	b.n	8003dbc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003da6:	683b      	ldr	r3, [r7, #0]
 8003da8:	b2da      	uxtb	r2, r3
 8003daa:	4908      	ldr	r1, [pc, #32]	@ (8003dcc <__NVIC_SetPriority+0x50>)
 8003dac:	79fb      	ldrb	r3, [r7, #7]
 8003dae:	f003 030f 	and.w	r3, r3, #15
 8003db2:	3b04      	subs	r3, #4
 8003db4:	0112      	lsls	r2, r2, #4
 8003db6:	b2d2      	uxtb	r2, r2
 8003db8:	440b      	add	r3, r1
 8003dba:	761a      	strb	r2, [r3, #24]
}
 8003dbc:	bf00      	nop
 8003dbe:	370c      	adds	r7, #12
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc6:	4770      	bx	lr
 8003dc8:	e000e100 	.word	0xe000e100
 8003dcc:	e000ed00 	.word	0xe000ed00

08003dd0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003dd0:	b480      	push	{r7}
 8003dd2:	b089      	sub	sp, #36	@ 0x24
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	60f8      	str	r0, [r7, #12]
 8003dd8:	60b9      	str	r1, [r7, #8]
 8003dda:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	f003 0307 	and.w	r3, r3, #7
 8003de2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003de4:	69fb      	ldr	r3, [r7, #28]
 8003de6:	f1c3 0307 	rsb	r3, r3, #7
 8003dea:	2b04      	cmp	r3, #4
 8003dec:	bf28      	it	cs
 8003dee:	2304      	movcs	r3, #4
 8003df0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003df2:	69fb      	ldr	r3, [r7, #28]
 8003df4:	3304      	adds	r3, #4
 8003df6:	2b06      	cmp	r3, #6
 8003df8:	d902      	bls.n	8003e00 <NVIC_EncodePriority+0x30>
 8003dfa:	69fb      	ldr	r3, [r7, #28]
 8003dfc:	3b03      	subs	r3, #3
 8003dfe:	e000      	b.n	8003e02 <NVIC_EncodePriority+0x32>
 8003e00:	2300      	movs	r3, #0
 8003e02:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e04:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003e08:	69bb      	ldr	r3, [r7, #24]
 8003e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e0e:	43da      	mvns	r2, r3
 8003e10:	68bb      	ldr	r3, [r7, #8]
 8003e12:	401a      	ands	r2, r3
 8003e14:	697b      	ldr	r3, [r7, #20]
 8003e16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003e18:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003e1c:	697b      	ldr	r3, [r7, #20]
 8003e1e:	fa01 f303 	lsl.w	r3, r1, r3
 8003e22:	43d9      	mvns	r1, r3
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e28:	4313      	orrs	r3, r2
         );
}
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	3724      	adds	r7, #36	@ 0x24
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e34:	4770      	bx	lr
	...

08003e38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b082      	sub	sp, #8
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	3b01      	subs	r3, #1
 8003e44:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003e48:	d301      	bcc.n	8003e4e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003e4a:	2301      	movs	r3, #1
 8003e4c:	e00f      	b.n	8003e6e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003e4e:	4a0a      	ldr	r2, [pc, #40]	@ (8003e78 <SysTick_Config+0x40>)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	3b01      	subs	r3, #1
 8003e54:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003e56:	210f      	movs	r1, #15
 8003e58:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003e5c:	f7ff ff8e 	bl	8003d7c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003e60:	4b05      	ldr	r3, [pc, #20]	@ (8003e78 <SysTick_Config+0x40>)
 8003e62:	2200      	movs	r2, #0
 8003e64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003e66:	4b04      	ldr	r3, [pc, #16]	@ (8003e78 <SysTick_Config+0x40>)
 8003e68:	2207      	movs	r2, #7
 8003e6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003e6c:	2300      	movs	r3, #0
}
 8003e6e:	4618      	mov	r0, r3
 8003e70:	3708      	adds	r7, #8
 8003e72:	46bd      	mov	sp, r7
 8003e74:	bd80      	pop	{r7, pc}
 8003e76:	bf00      	nop
 8003e78:	e000e010 	.word	0xe000e010

08003e7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b082      	sub	sp, #8
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003e84:	6878      	ldr	r0, [r7, #4]
 8003e86:	f7ff ff29 	bl	8003cdc <__NVIC_SetPriorityGrouping>
}
 8003e8a:	bf00      	nop
 8003e8c:	3708      	adds	r7, #8
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	bd80      	pop	{r7, pc}

08003e92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003e92:	b580      	push	{r7, lr}
 8003e94:	b086      	sub	sp, #24
 8003e96:	af00      	add	r7, sp, #0
 8003e98:	4603      	mov	r3, r0
 8003e9a:	60b9      	str	r1, [r7, #8]
 8003e9c:	607a      	str	r2, [r7, #4]
 8003e9e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003ea4:	f7ff ff3e 	bl	8003d24 <__NVIC_GetPriorityGrouping>
 8003ea8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003eaa:	687a      	ldr	r2, [r7, #4]
 8003eac:	68b9      	ldr	r1, [r7, #8]
 8003eae:	6978      	ldr	r0, [r7, #20]
 8003eb0:	f7ff ff8e 	bl	8003dd0 <NVIC_EncodePriority>
 8003eb4:	4602      	mov	r2, r0
 8003eb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003eba:	4611      	mov	r1, r2
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	f7ff ff5d 	bl	8003d7c <__NVIC_SetPriority>
}
 8003ec2:	bf00      	nop
 8003ec4:	3718      	adds	r7, #24
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bd80      	pop	{r7, pc}

08003eca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003eca:	b580      	push	{r7, lr}
 8003ecc:	b082      	sub	sp, #8
 8003ece:	af00      	add	r7, sp, #0
 8003ed0:	4603      	mov	r3, r0
 8003ed2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003ed4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ed8:	4618      	mov	r0, r3
 8003eda:	f7ff ff31 	bl	8003d40 <__NVIC_EnableIRQ>
}
 8003ede:	bf00      	nop
 8003ee0:	3708      	adds	r7, #8
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	bd80      	pop	{r7, pc}

08003ee6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003ee6:	b580      	push	{r7, lr}
 8003ee8:	b082      	sub	sp, #8
 8003eea:	af00      	add	r7, sp, #0
 8003eec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003eee:	6878      	ldr	r0, [r7, #4]
 8003ef0:	f7ff ffa2 	bl	8003e38 <SysTick_Config>
 8003ef4:	4603      	mov	r3, r0
}
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	3708      	adds	r7, #8
 8003efa:	46bd      	mov	sp, r7
 8003efc:	bd80      	pop	{r7, pc}
	...

08003f00 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b086      	sub	sp, #24
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003f08:	2300      	movs	r3, #0
 8003f0a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003f0c:	f7ff feda 	bl	8003cc4 <HAL_GetTick>
 8003f10:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d101      	bne.n	8003f1c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003f18:	2301      	movs	r3, #1
 8003f1a:	e099      	b.n	8004050 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2202      	movs	r2, #2
 8003f20:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2200      	movs	r2, #0
 8003f28:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	681a      	ldr	r2, [r3, #0]
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f022 0201 	bic.w	r2, r2, #1
 8003f3a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003f3c:	e00f      	b.n	8003f5e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003f3e:	f7ff fec1 	bl	8003cc4 <HAL_GetTick>
 8003f42:	4602      	mov	r2, r0
 8003f44:	693b      	ldr	r3, [r7, #16]
 8003f46:	1ad3      	subs	r3, r2, r3
 8003f48:	2b05      	cmp	r3, #5
 8003f4a:	d908      	bls.n	8003f5e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2220      	movs	r2, #32
 8003f50:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	2203      	movs	r2, #3
 8003f56:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003f5a:	2303      	movs	r3, #3
 8003f5c:	e078      	b.n	8004050 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f003 0301 	and.w	r3, r3, #1
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d1e8      	bne.n	8003f3e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003f74:	697a      	ldr	r2, [r7, #20]
 8003f76:	4b38      	ldr	r3, [pc, #224]	@ (8004058 <HAL_DMA_Init+0x158>)
 8003f78:	4013      	ands	r3, r2
 8003f7a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	685a      	ldr	r2, [r3, #4]
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	689b      	ldr	r3, [r3, #8]
 8003f84:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003f8a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	691b      	ldr	r3, [r3, #16]
 8003f90:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f96:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	699b      	ldr	r3, [r3, #24]
 8003f9c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003fa2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6a1b      	ldr	r3, [r3, #32]
 8003fa8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003faa:	697a      	ldr	r2, [r7, #20]
 8003fac:	4313      	orrs	r3, r2
 8003fae:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fb4:	2b04      	cmp	r3, #4
 8003fb6:	d107      	bne.n	8003fc8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fc0:	4313      	orrs	r3, r2
 8003fc2:	697a      	ldr	r2, [r7, #20]
 8003fc4:	4313      	orrs	r3, r2
 8003fc6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	697a      	ldr	r2, [r7, #20]
 8003fce:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	695b      	ldr	r3, [r3, #20]
 8003fd6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003fd8:	697b      	ldr	r3, [r7, #20]
 8003fda:	f023 0307 	bic.w	r3, r3, #7
 8003fde:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fe4:	697a      	ldr	r2, [r7, #20]
 8003fe6:	4313      	orrs	r3, r2
 8003fe8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fee:	2b04      	cmp	r3, #4
 8003ff0:	d117      	bne.n	8004022 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ff6:	697a      	ldr	r2, [r7, #20]
 8003ff8:	4313      	orrs	r3, r2
 8003ffa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004000:	2b00      	cmp	r3, #0
 8004002:	d00e      	beq.n	8004022 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004004:	6878      	ldr	r0, [r7, #4]
 8004006:	f000 fa89 	bl	800451c <DMA_CheckFifoParam>
 800400a:	4603      	mov	r3, r0
 800400c:	2b00      	cmp	r3, #0
 800400e:	d008      	beq.n	8004022 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2240      	movs	r2, #64	@ 0x40
 8004014:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	2201      	movs	r2, #1
 800401a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800401e:	2301      	movs	r3, #1
 8004020:	e016      	b.n	8004050 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	697a      	ldr	r2, [r7, #20]
 8004028:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800402a:	6878      	ldr	r0, [r7, #4]
 800402c:	f000 fa40 	bl	80044b0 <DMA_CalcBaseAndBitshift>
 8004030:	4603      	mov	r3, r0
 8004032:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004038:	223f      	movs	r2, #63	@ 0x3f
 800403a:	409a      	lsls	r2, r3
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2200      	movs	r2, #0
 8004044:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2201      	movs	r2, #1
 800404a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800404e:	2300      	movs	r3, #0
}
 8004050:	4618      	mov	r0, r3
 8004052:	3718      	adds	r7, #24
 8004054:	46bd      	mov	sp, r7
 8004056:	bd80      	pop	{r7, pc}
 8004058:	f010803f 	.word	0xf010803f

0800405c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800405c:	b580      	push	{r7, lr}
 800405e:	b084      	sub	sp, #16
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004068:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800406a:	f7ff fe2b 	bl	8003cc4 <HAL_GetTick>
 800406e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004076:	b2db      	uxtb	r3, r3
 8004078:	2b02      	cmp	r3, #2
 800407a:	d008      	beq.n	800408e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2280      	movs	r2, #128	@ 0x80
 8004080:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2200      	movs	r2, #0
 8004086:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800408a:	2301      	movs	r3, #1
 800408c:	e052      	b.n	8004134 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	681a      	ldr	r2, [r3, #0]
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f022 0216 	bic.w	r2, r2, #22
 800409c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	695a      	ldr	r2, [r3, #20]
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80040ac:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d103      	bne.n	80040be <HAL_DMA_Abort+0x62>
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d007      	beq.n	80040ce <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	681a      	ldr	r2, [r3, #0]
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f022 0208 	bic.w	r2, r2, #8
 80040cc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	681a      	ldr	r2, [r3, #0]
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f022 0201 	bic.w	r2, r2, #1
 80040dc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80040de:	e013      	b.n	8004108 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80040e0:	f7ff fdf0 	bl	8003cc4 <HAL_GetTick>
 80040e4:	4602      	mov	r2, r0
 80040e6:	68bb      	ldr	r3, [r7, #8]
 80040e8:	1ad3      	subs	r3, r2, r3
 80040ea:	2b05      	cmp	r3, #5
 80040ec:	d90c      	bls.n	8004108 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2220      	movs	r2, #32
 80040f2:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2203      	movs	r2, #3
 80040f8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2200      	movs	r2, #0
 8004100:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8004104:	2303      	movs	r3, #3
 8004106:	e015      	b.n	8004134 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f003 0301 	and.w	r3, r3, #1
 8004112:	2b00      	cmp	r3, #0
 8004114:	d1e4      	bne.n	80040e0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800411a:	223f      	movs	r2, #63	@ 0x3f
 800411c:	409a      	lsls	r2, r3
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2201      	movs	r2, #1
 8004126:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	2200      	movs	r2, #0
 800412e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8004132:	2300      	movs	r3, #0
}
 8004134:	4618      	mov	r0, r3
 8004136:	3710      	adds	r7, #16
 8004138:	46bd      	mov	sp, r7
 800413a:	bd80      	pop	{r7, pc}

0800413c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800413c:	b480      	push	{r7}
 800413e:	b083      	sub	sp, #12
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800414a:	b2db      	uxtb	r3, r3
 800414c:	2b02      	cmp	r3, #2
 800414e:	d004      	beq.n	800415a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2280      	movs	r2, #128	@ 0x80
 8004154:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004156:	2301      	movs	r3, #1
 8004158:	e00c      	b.n	8004174 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	2205      	movs	r2, #5
 800415e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	681a      	ldr	r2, [r3, #0]
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f022 0201 	bic.w	r2, r2, #1
 8004170:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004172:	2300      	movs	r3, #0
}
 8004174:	4618      	mov	r0, r3
 8004176:	370c      	adds	r7, #12
 8004178:	46bd      	mov	sp, r7
 800417a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417e:	4770      	bx	lr

08004180 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b086      	sub	sp, #24
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004188:	2300      	movs	r3, #0
 800418a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800418c:	4b8e      	ldr	r3, [pc, #568]	@ (80043c8 <HAL_DMA_IRQHandler+0x248>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	4a8e      	ldr	r2, [pc, #568]	@ (80043cc <HAL_DMA_IRQHandler+0x24c>)
 8004192:	fba2 2303 	umull	r2, r3, r2, r3
 8004196:	0a9b      	lsrs	r3, r3, #10
 8004198:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800419e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80041a0:	693b      	ldr	r3, [r7, #16]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041aa:	2208      	movs	r2, #8
 80041ac:	409a      	lsls	r2, r3
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	4013      	ands	r3, r2
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d01a      	beq.n	80041ec <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f003 0304 	and.w	r3, r3, #4
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d013      	beq.n	80041ec <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	681a      	ldr	r2, [r3, #0]
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f022 0204 	bic.w	r2, r2, #4
 80041d2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041d8:	2208      	movs	r2, #8
 80041da:	409a      	lsls	r2, r3
 80041dc:	693b      	ldr	r3, [r7, #16]
 80041de:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041e4:	f043 0201 	orr.w	r2, r3, #1
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041f0:	2201      	movs	r2, #1
 80041f2:	409a      	lsls	r2, r3
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	4013      	ands	r3, r2
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d012      	beq.n	8004222 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	695b      	ldr	r3, [r3, #20]
 8004202:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004206:	2b00      	cmp	r3, #0
 8004208:	d00b      	beq.n	8004222 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800420e:	2201      	movs	r2, #1
 8004210:	409a      	lsls	r2, r3
 8004212:	693b      	ldr	r3, [r7, #16]
 8004214:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800421a:	f043 0202 	orr.w	r2, r3, #2
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004226:	2204      	movs	r2, #4
 8004228:	409a      	lsls	r2, r3
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	4013      	ands	r3, r2
 800422e:	2b00      	cmp	r3, #0
 8004230:	d012      	beq.n	8004258 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f003 0302 	and.w	r3, r3, #2
 800423c:	2b00      	cmp	r3, #0
 800423e:	d00b      	beq.n	8004258 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004244:	2204      	movs	r2, #4
 8004246:	409a      	lsls	r2, r3
 8004248:	693b      	ldr	r3, [r7, #16]
 800424a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004250:	f043 0204 	orr.w	r2, r3, #4
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800425c:	2210      	movs	r2, #16
 800425e:	409a      	lsls	r2, r3
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	4013      	ands	r3, r2
 8004264:	2b00      	cmp	r3, #0
 8004266:	d043      	beq.n	80042f0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f003 0308 	and.w	r3, r3, #8
 8004272:	2b00      	cmp	r3, #0
 8004274:	d03c      	beq.n	80042f0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800427a:	2210      	movs	r2, #16
 800427c:	409a      	lsls	r2, r3
 800427e:	693b      	ldr	r3, [r7, #16]
 8004280:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800428c:	2b00      	cmp	r3, #0
 800428e:	d018      	beq.n	80042c2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800429a:	2b00      	cmp	r3, #0
 800429c:	d108      	bne.n	80042b0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d024      	beq.n	80042f0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042aa:	6878      	ldr	r0, [r7, #4]
 80042ac:	4798      	blx	r3
 80042ae:	e01f      	b.n	80042f0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d01b      	beq.n	80042f0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80042bc:	6878      	ldr	r0, [r7, #4]
 80042be:	4798      	blx	r3
 80042c0:	e016      	b.n	80042f0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d107      	bne.n	80042e0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	681a      	ldr	r2, [r3, #0]
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f022 0208 	bic.w	r2, r2, #8
 80042de:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d003      	beq.n	80042f0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042ec:	6878      	ldr	r0, [r7, #4]
 80042ee:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042f4:	2220      	movs	r2, #32
 80042f6:	409a      	lsls	r2, r3
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	4013      	ands	r3, r2
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	f000 808f 	beq.w	8004420 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f003 0310 	and.w	r3, r3, #16
 800430c:	2b00      	cmp	r3, #0
 800430e:	f000 8087 	beq.w	8004420 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004316:	2220      	movs	r2, #32
 8004318:	409a      	lsls	r2, r3
 800431a:	693b      	ldr	r3, [r7, #16]
 800431c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004324:	b2db      	uxtb	r3, r3
 8004326:	2b05      	cmp	r3, #5
 8004328:	d136      	bne.n	8004398 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	681a      	ldr	r2, [r3, #0]
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f022 0216 	bic.w	r2, r2, #22
 8004338:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	695a      	ldr	r2, [r3, #20]
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004348:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800434e:	2b00      	cmp	r3, #0
 8004350:	d103      	bne.n	800435a <HAL_DMA_IRQHandler+0x1da>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004356:	2b00      	cmp	r3, #0
 8004358:	d007      	beq.n	800436a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	681a      	ldr	r2, [r3, #0]
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f022 0208 	bic.w	r2, r2, #8
 8004368:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800436e:	223f      	movs	r2, #63	@ 0x3f
 8004370:	409a      	lsls	r2, r3
 8004372:	693b      	ldr	r3, [r7, #16]
 8004374:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	2201      	movs	r2, #1
 800437a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2200      	movs	r2, #0
 8004382:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800438a:	2b00      	cmp	r3, #0
 800438c:	d07e      	beq.n	800448c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004392:	6878      	ldr	r0, [r7, #4]
 8004394:	4798      	blx	r3
        }
        return;
 8004396:	e079      	b.n	800448c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d01d      	beq.n	80043e2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d10d      	bne.n	80043d0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d031      	beq.n	8004420 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043c0:	6878      	ldr	r0, [r7, #4]
 80043c2:	4798      	blx	r3
 80043c4:	e02c      	b.n	8004420 <HAL_DMA_IRQHandler+0x2a0>
 80043c6:	bf00      	nop
 80043c8:	2000000c 	.word	0x2000000c
 80043cc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d023      	beq.n	8004420 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043dc:	6878      	ldr	r0, [r7, #4]
 80043de:	4798      	blx	r3
 80043e0:	e01e      	b.n	8004420 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d10f      	bne.n	8004410 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	681a      	ldr	r2, [r3, #0]
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f022 0210 	bic.w	r2, r2, #16
 80043fe:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2201      	movs	r2, #1
 8004404:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2200      	movs	r2, #0
 800440c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004414:	2b00      	cmp	r3, #0
 8004416:	d003      	beq.n	8004420 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800441c:	6878      	ldr	r0, [r7, #4]
 800441e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004424:	2b00      	cmp	r3, #0
 8004426:	d032      	beq.n	800448e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800442c:	f003 0301 	and.w	r3, r3, #1
 8004430:	2b00      	cmp	r3, #0
 8004432:	d022      	beq.n	800447a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2205      	movs	r2, #5
 8004438:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	681a      	ldr	r2, [r3, #0]
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f022 0201 	bic.w	r2, r2, #1
 800444a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800444c:	68bb      	ldr	r3, [r7, #8]
 800444e:	3301      	adds	r3, #1
 8004450:	60bb      	str	r3, [r7, #8]
 8004452:	697a      	ldr	r2, [r7, #20]
 8004454:	429a      	cmp	r2, r3
 8004456:	d307      	bcc.n	8004468 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f003 0301 	and.w	r3, r3, #1
 8004462:	2b00      	cmp	r3, #0
 8004464:	d1f2      	bne.n	800444c <HAL_DMA_IRQHandler+0x2cc>
 8004466:	e000      	b.n	800446a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004468:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2201      	movs	r2, #1
 800446e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2200      	movs	r2, #0
 8004476:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800447e:	2b00      	cmp	r3, #0
 8004480:	d005      	beq.n	800448e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004486:	6878      	ldr	r0, [r7, #4]
 8004488:	4798      	blx	r3
 800448a:	e000      	b.n	800448e <HAL_DMA_IRQHandler+0x30e>
        return;
 800448c:	bf00      	nop
    }
  }
}
 800448e:	3718      	adds	r7, #24
 8004490:	46bd      	mov	sp, r7
 8004492:	bd80      	pop	{r7, pc}

08004494 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8004494:	b480      	push	{r7}
 8004496:	b083      	sub	sp, #12
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
  return hdma->State;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80044a2:	b2db      	uxtb	r3, r3
}
 80044a4:	4618      	mov	r0, r3
 80044a6:	370c      	adds	r7, #12
 80044a8:	46bd      	mov	sp, r7
 80044aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ae:	4770      	bx	lr

080044b0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80044b0:	b480      	push	{r7}
 80044b2:	b085      	sub	sp, #20
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	b2db      	uxtb	r3, r3
 80044be:	3b10      	subs	r3, #16
 80044c0:	4a14      	ldr	r2, [pc, #80]	@ (8004514 <DMA_CalcBaseAndBitshift+0x64>)
 80044c2:	fba2 2303 	umull	r2, r3, r2, r3
 80044c6:	091b      	lsrs	r3, r3, #4
 80044c8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80044ca:	4a13      	ldr	r2, [pc, #76]	@ (8004518 <DMA_CalcBaseAndBitshift+0x68>)
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	4413      	add	r3, r2
 80044d0:	781b      	ldrb	r3, [r3, #0]
 80044d2:	461a      	mov	r2, r3
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	2b03      	cmp	r3, #3
 80044dc:	d909      	bls.n	80044f2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80044e6:	f023 0303 	bic.w	r3, r3, #3
 80044ea:	1d1a      	adds	r2, r3, #4
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	659a      	str	r2, [r3, #88]	@ 0x58
 80044f0:	e007      	b.n	8004502 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80044fa:	f023 0303 	bic.w	r3, r3, #3
 80044fe:	687a      	ldr	r2, [r7, #4]
 8004500:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004506:	4618      	mov	r0, r3
 8004508:	3714      	adds	r7, #20
 800450a:	46bd      	mov	sp, r7
 800450c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004510:	4770      	bx	lr
 8004512:	bf00      	nop
 8004514:	aaaaaaab 	.word	0xaaaaaaab
 8004518:	0800a5a8 	.word	0x0800a5a8

0800451c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800451c:	b480      	push	{r7}
 800451e:	b085      	sub	sp, #20
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004524:	2300      	movs	r3, #0
 8004526:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800452c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	699b      	ldr	r3, [r3, #24]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d11f      	bne.n	8004576 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004536:	68bb      	ldr	r3, [r7, #8]
 8004538:	2b03      	cmp	r3, #3
 800453a:	d856      	bhi.n	80045ea <DMA_CheckFifoParam+0xce>
 800453c:	a201      	add	r2, pc, #4	@ (adr r2, 8004544 <DMA_CheckFifoParam+0x28>)
 800453e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004542:	bf00      	nop
 8004544:	08004555 	.word	0x08004555
 8004548:	08004567 	.word	0x08004567
 800454c:	08004555 	.word	0x08004555
 8004550:	080045eb 	.word	0x080045eb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004558:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800455c:	2b00      	cmp	r3, #0
 800455e:	d046      	beq.n	80045ee <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004560:	2301      	movs	r3, #1
 8004562:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004564:	e043      	b.n	80045ee <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800456a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800456e:	d140      	bne.n	80045f2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004570:	2301      	movs	r3, #1
 8004572:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004574:	e03d      	b.n	80045f2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	699b      	ldr	r3, [r3, #24]
 800457a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800457e:	d121      	bne.n	80045c4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004580:	68bb      	ldr	r3, [r7, #8]
 8004582:	2b03      	cmp	r3, #3
 8004584:	d837      	bhi.n	80045f6 <DMA_CheckFifoParam+0xda>
 8004586:	a201      	add	r2, pc, #4	@ (adr r2, 800458c <DMA_CheckFifoParam+0x70>)
 8004588:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800458c:	0800459d 	.word	0x0800459d
 8004590:	080045a3 	.word	0x080045a3
 8004594:	0800459d 	.word	0x0800459d
 8004598:	080045b5 	.word	0x080045b5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800459c:	2301      	movs	r3, #1
 800459e:	73fb      	strb	r3, [r7, #15]
      break;
 80045a0:	e030      	b.n	8004604 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045a6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d025      	beq.n	80045fa <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80045ae:	2301      	movs	r3, #1
 80045b0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80045b2:	e022      	b.n	80045fa <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045b8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80045bc:	d11f      	bne.n	80045fe <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80045be:	2301      	movs	r3, #1
 80045c0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80045c2:	e01c      	b.n	80045fe <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80045c4:	68bb      	ldr	r3, [r7, #8]
 80045c6:	2b02      	cmp	r3, #2
 80045c8:	d903      	bls.n	80045d2 <DMA_CheckFifoParam+0xb6>
 80045ca:	68bb      	ldr	r3, [r7, #8]
 80045cc:	2b03      	cmp	r3, #3
 80045ce:	d003      	beq.n	80045d8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80045d0:	e018      	b.n	8004604 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80045d2:	2301      	movs	r3, #1
 80045d4:	73fb      	strb	r3, [r7, #15]
      break;
 80045d6:	e015      	b.n	8004604 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045dc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d00e      	beq.n	8004602 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80045e4:	2301      	movs	r3, #1
 80045e6:	73fb      	strb	r3, [r7, #15]
      break;
 80045e8:	e00b      	b.n	8004602 <DMA_CheckFifoParam+0xe6>
      break;
 80045ea:	bf00      	nop
 80045ec:	e00a      	b.n	8004604 <DMA_CheckFifoParam+0xe8>
      break;
 80045ee:	bf00      	nop
 80045f0:	e008      	b.n	8004604 <DMA_CheckFifoParam+0xe8>
      break;
 80045f2:	bf00      	nop
 80045f4:	e006      	b.n	8004604 <DMA_CheckFifoParam+0xe8>
      break;
 80045f6:	bf00      	nop
 80045f8:	e004      	b.n	8004604 <DMA_CheckFifoParam+0xe8>
      break;
 80045fa:	bf00      	nop
 80045fc:	e002      	b.n	8004604 <DMA_CheckFifoParam+0xe8>
      break;   
 80045fe:	bf00      	nop
 8004600:	e000      	b.n	8004604 <DMA_CheckFifoParam+0xe8>
      break;
 8004602:	bf00      	nop
    }
  } 
  
  return status; 
 8004604:	7bfb      	ldrb	r3, [r7, #15]
}
 8004606:	4618      	mov	r0, r3
 8004608:	3714      	adds	r7, #20
 800460a:	46bd      	mov	sp, r7
 800460c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004610:	4770      	bx	lr
 8004612:	bf00      	nop

08004614 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004614:	b480      	push	{r7}
 8004616:	b089      	sub	sp, #36	@ 0x24
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
 800461c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800461e:	2300      	movs	r3, #0
 8004620:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004622:	2300      	movs	r3, #0
 8004624:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004626:	2300      	movs	r3, #0
 8004628:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800462a:	2300      	movs	r3, #0
 800462c:	61fb      	str	r3, [r7, #28]
 800462e:	e165      	b.n	80048fc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004630:	2201      	movs	r2, #1
 8004632:	69fb      	ldr	r3, [r7, #28]
 8004634:	fa02 f303 	lsl.w	r3, r2, r3
 8004638:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	697a      	ldr	r2, [r7, #20]
 8004640:	4013      	ands	r3, r2
 8004642:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004644:	693a      	ldr	r2, [r7, #16]
 8004646:	697b      	ldr	r3, [r7, #20]
 8004648:	429a      	cmp	r2, r3
 800464a:	f040 8154 	bne.w	80048f6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	685b      	ldr	r3, [r3, #4]
 8004652:	f003 0303 	and.w	r3, r3, #3
 8004656:	2b01      	cmp	r3, #1
 8004658:	d005      	beq.n	8004666 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	685b      	ldr	r3, [r3, #4]
 800465e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004662:	2b02      	cmp	r3, #2
 8004664:	d130      	bne.n	80046c8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	689b      	ldr	r3, [r3, #8]
 800466a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800466c:	69fb      	ldr	r3, [r7, #28]
 800466e:	005b      	lsls	r3, r3, #1
 8004670:	2203      	movs	r2, #3
 8004672:	fa02 f303 	lsl.w	r3, r2, r3
 8004676:	43db      	mvns	r3, r3
 8004678:	69ba      	ldr	r2, [r7, #24]
 800467a:	4013      	ands	r3, r2
 800467c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	68da      	ldr	r2, [r3, #12]
 8004682:	69fb      	ldr	r3, [r7, #28]
 8004684:	005b      	lsls	r3, r3, #1
 8004686:	fa02 f303 	lsl.w	r3, r2, r3
 800468a:	69ba      	ldr	r2, [r7, #24]
 800468c:	4313      	orrs	r3, r2
 800468e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	69ba      	ldr	r2, [r7, #24]
 8004694:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	685b      	ldr	r3, [r3, #4]
 800469a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800469c:	2201      	movs	r2, #1
 800469e:	69fb      	ldr	r3, [r7, #28]
 80046a0:	fa02 f303 	lsl.w	r3, r2, r3
 80046a4:	43db      	mvns	r3, r3
 80046a6:	69ba      	ldr	r2, [r7, #24]
 80046a8:	4013      	ands	r3, r2
 80046aa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	685b      	ldr	r3, [r3, #4]
 80046b0:	091b      	lsrs	r3, r3, #4
 80046b2:	f003 0201 	and.w	r2, r3, #1
 80046b6:	69fb      	ldr	r3, [r7, #28]
 80046b8:	fa02 f303 	lsl.w	r3, r2, r3
 80046bc:	69ba      	ldr	r2, [r7, #24]
 80046be:	4313      	orrs	r3, r2
 80046c0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	69ba      	ldr	r2, [r7, #24]
 80046c6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	685b      	ldr	r3, [r3, #4]
 80046cc:	f003 0303 	and.w	r3, r3, #3
 80046d0:	2b03      	cmp	r3, #3
 80046d2:	d017      	beq.n	8004704 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	68db      	ldr	r3, [r3, #12]
 80046d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80046da:	69fb      	ldr	r3, [r7, #28]
 80046dc:	005b      	lsls	r3, r3, #1
 80046de:	2203      	movs	r2, #3
 80046e0:	fa02 f303 	lsl.w	r3, r2, r3
 80046e4:	43db      	mvns	r3, r3
 80046e6:	69ba      	ldr	r2, [r7, #24]
 80046e8:	4013      	ands	r3, r2
 80046ea:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	689a      	ldr	r2, [r3, #8]
 80046f0:	69fb      	ldr	r3, [r7, #28]
 80046f2:	005b      	lsls	r3, r3, #1
 80046f4:	fa02 f303 	lsl.w	r3, r2, r3
 80046f8:	69ba      	ldr	r2, [r7, #24]
 80046fa:	4313      	orrs	r3, r2
 80046fc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	69ba      	ldr	r2, [r7, #24]
 8004702:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	685b      	ldr	r3, [r3, #4]
 8004708:	f003 0303 	and.w	r3, r3, #3
 800470c:	2b02      	cmp	r3, #2
 800470e:	d123      	bne.n	8004758 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004710:	69fb      	ldr	r3, [r7, #28]
 8004712:	08da      	lsrs	r2, r3, #3
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	3208      	adds	r2, #8
 8004718:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800471c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800471e:	69fb      	ldr	r3, [r7, #28]
 8004720:	f003 0307 	and.w	r3, r3, #7
 8004724:	009b      	lsls	r3, r3, #2
 8004726:	220f      	movs	r2, #15
 8004728:	fa02 f303 	lsl.w	r3, r2, r3
 800472c:	43db      	mvns	r3, r3
 800472e:	69ba      	ldr	r2, [r7, #24]
 8004730:	4013      	ands	r3, r2
 8004732:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	691a      	ldr	r2, [r3, #16]
 8004738:	69fb      	ldr	r3, [r7, #28]
 800473a:	f003 0307 	and.w	r3, r3, #7
 800473e:	009b      	lsls	r3, r3, #2
 8004740:	fa02 f303 	lsl.w	r3, r2, r3
 8004744:	69ba      	ldr	r2, [r7, #24]
 8004746:	4313      	orrs	r3, r2
 8004748:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800474a:	69fb      	ldr	r3, [r7, #28]
 800474c:	08da      	lsrs	r2, r3, #3
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	3208      	adds	r2, #8
 8004752:	69b9      	ldr	r1, [r7, #24]
 8004754:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800475e:	69fb      	ldr	r3, [r7, #28]
 8004760:	005b      	lsls	r3, r3, #1
 8004762:	2203      	movs	r2, #3
 8004764:	fa02 f303 	lsl.w	r3, r2, r3
 8004768:	43db      	mvns	r3, r3
 800476a:	69ba      	ldr	r2, [r7, #24]
 800476c:	4013      	ands	r3, r2
 800476e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004770:	683b      	ldr	r3, [r7, #0]
 8004772:	685b      	ldr	r3, [r3, #4]
 8004774:	f003 0203 	and.w	r2, r3, #3
 8004778:	69fb      	ldr	r3, [r7, #28]
 800477a:	005b      	lsls	r3, r3, #1
 800477c:	fa02 f303 	lsl.w	r3, r2, r3
 8004780:	69ba      	ldr	r2, [r7, #24]
 8004782:	4313      	orrs	r3, r2
 8004784:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	69ba      	ldr	r2, [r7, #24]
 800478a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800478c:	683b      	ldr	r3, [r7, #0]
 800478e:	685b      	ldr	r3, [r3, #4]
 8004790:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004794:	2b00      	cmp	r3, #0
 8004796:	f000 80ae 	beq.w	80048f6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800479a:	2300      	movs	r3, #0
 800479c:	60fb      	str	r3, [r7, #12]
 800479e:	4b5d      	ldr	r3, [pc, #372]	@ (8004914 <HAL_GPIO_Init+0x300>)
 80047a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047a2:	4a5c      	ldr	r2, [pc, #368]	@ (8004914 <HAL_GPIO_Init+0x300>)
 80047a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80047a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80047aa:	4b5a      	ldr	r3, [pc, #360]	@ (8004914 <HAL_GPIO_Init+0x300>)
 80047ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80047b2:	60fb      	str	r3, [r7, #12]
 80047b4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80047b6:	4a58      	ldr	r2, [pc, #352]	@ (8004918 <HAL_GPIO_Init+0x304>)
 80047b8:	69fb      	ldr	r3, [r7, #28]
 80047ba:	089b      	lsrs	r3, r3, #2
 80047bc:	3302      	adds	r3, #2
 80047be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80047c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80047c4:	69fb      	ldr	r3, [r7, #28]
 80047c6:	f003 0303 	and.w	r3, r3, #3
 80047ca:	009b      	lsls	r3, r3, #2
 80047cc:	220f      	movs	r2, #15
 80047ce:	fa02 f303 	lsl.w	r3, r2, r3
 80047d2:	43db      	mvns	r3, r3
 80047d4:	69ba      	ldr	r2, [r7, #24]
 80047d6:	4013      	ands	r3, r2
 80047d8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	4a4f      	ldr	r2, [pc, #316]	@ (800491c <HAL_GPIO_Init+0x308>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d025      	beq.n	800482e <HAL_GPIO_Init+0x21a>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	4a4e      	ldr	r2, [pc, #312]	@ (8004920 <HAL_GPIO_Init+0x30c>)
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d01f      	beq.n	800482a <HAL_GPIO_Init+0x216>
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	4a4d      	ldr	r2, [pc, #308]	@ (8004924 <HAL_GPIO_Init+0x310>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d019      	beq.n	8004826 <HAL_GPIO_Init+0x212>
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	4a4c      	ldr	r2, [pc, #304]	@ (8004928 <HAL_GPIO_Init+0x314>)
 80047f6:	4293      	cmp	r3, r2
 80047f8:	d013      	beq.n	8004822 <HAL_GPIO_Init+0x20e>
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	4a4b      	ldr	r2, [pc, #300]	@ (800492c <HAL_GPIO_Init+0x318>)
 80047fe:	4293      	cmp	r3, r2
 8004800:	d00d      	beq.n	800481e <HAL_GPIO_Init+0x20a>
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	4a4a      	ldr	r2, [pc, #296]	@ (8004930 <HAL_GPIO_Init+0x31c>)
 8004806:	4293      	cmp	r3, r2
 8004808:	d007      	beq.n	800481a <HAL_GPIO_Init+0x206>
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	4a49      	ldr	r2, [pc, #292]	@ (8004934 <HAL_GPIO_Init+0x320>)
 800480e:	4293      	cmp	r3, r2
 8004810:	d101      	bne.n	8004816 <HAL_GPIO_Init+0x202>
 8004812:	2306      	movs	r3, #6
 8004814:	e00c      	b.n	8004830 <HAL_GPIO_Init+0x21c>
 8004816:	2307      	movs	r3, #7
 8004818:	e00a      	b.n	8004830 <HAL_GPIO_Init+0x21c>
 800481a:	2305      	movs	r3, #5
 800481c:	e008      	b.n	8004830 <HAL_GPIO_Init+0x21c>
 800481e:	2304      	movs	r3, #4
 8004820:	e006      	b.n	8004830 <HAL_GPIO_Init+0x21c>
 8004822:	2303      	movs	r3, #3
 8004824:	e004      	b.n	8004830 <HAL_GPIO_Init+0x21c>
 8004826:	2302      	movs	r3, #2
 8004828:	e002      	b.n	8004830 <HAL_GPIO_Init+0x21c>
 800482a:	2301      	movs	r3, #1
 800482c:	e000      	b.n	8004830 <HAL_GPIO_Init+0x21c>
 800482e:	2300      	movs	r3, #0
 8004830:	69fa      	ldr	r2, [r7, #28]
 8004832:	f002 0203 	and.w	r2, r2, #3
 8004836:	0092      	lsls	r2, r2, #2
 8004838:	4093      	lsls	r3, r2
 800483a:	69ba      	ldr	r2, [r7, #24]
 800483c:	4313      	orrs	r3, r2
 800483e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004840:	4935      	ldr	r1, [pc, #212]	@ (8004918 <HAL_GPIO_Init+0x304>)
 8004842:	69fb      	ldr	r3, [r7, #28]
 8004844:	089b      	lsrs	r3, r3, #2
 8004846:	3302      	adds	r3, #2
 8004848:	69ba      	ldr	r2, [r7, #24]
 800484a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800484e:	4b3a      	ldr	r3, [pc, #232]	@ (8004938 <HAL_GPIO_Init+0x324>)
 8004850:	689b      	ldr	r3, [r3, #8]
 8004852:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004854:	693b      	ldr	r3, [r7, #16]
 8004856:	43db      	mvns	r3, r3
 8004858:	69ba      	ldr	r2, [r7, #24]
 800485a:	4013      	ands	r3, r2
 800485c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800485e:	683b      	ldr	r3, [r7, #0]
 8004860:	685b      	ldr	r3, [r3, #4]
 8004862:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004866:	2b00      	cmp	r3, #0
 8004868:	d003      	beq.n	8004872 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800486a:	69ba      	ldr	r2, [r7, #24]
 800486c:	693b      	ldr	r3, [r7, #16]
 800486e:	4313      	orrs	r3, r2
 8004870:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004872:	4a31      	ldr	r2, [pc, #196]	@ (8004938 <HAL_GPIO_Init+0x324>)
 8004874:	69bb      	ldr	r3, [r7, #24]
 8004876:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004878:	4b2f      	ldr	r3, [pc, #188]	@ (8004938 <HAL_GPIO_Init+0x324>)
 800487a:	68db      	ldr	r3, [r3, #12]
 800487c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800487e:	693b      	ldr	r3, [r7, #16]
 8004880:	43db      	mvns	r3, r3
 8004882:	69ba      	ldr	r2, [r7, #24]
 8004884:	4013      	ands	r3, r2
 8004886:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	685b      	ldr	r3, [r3, #4]
 800488c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004890:	2b00      	cmp	r3, #0
 8004892:	d003      	beq.n	800489c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8004894:	69ba      	ldr	r2, [r7, #24]
 8004896:	693b      	ldr	r3, [r7, #16]
 8004898:	4313      	orrs	r3, r2
 800489a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800489c:	4a26      	ldr	r2, [pc, #152]	@ (8004938 <HAL_GPIO_Init+0x324>)
 800489e:	69bb      	ldr	r3, [r7, #24]
 80048a0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80048a2:	4b25      	ldr	r3, [pc, #148]	@ (8004938 <HAL_GPIO_Init+0x324>)
 80048a4:	685b      	ldr	r3, [r3, #4]
 80048a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80048a8:	693b      	ldr	r3, [r7, #16]
 80048aa:	43db      	mvns	r3, r3
 80048ac:	69ba      	ldr	r2, [r7, #24]
 80048ae:	4013      	ands	r3, r2
 80048b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	685b      	ldr	r3, [r3, #4]
 80048b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d003      	beq.n	80048c6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80048be:	69ba      	ldr	r2, [r7, #24]
 80048c0:	693b      	ldr	r3, [r7, #16]
 80048c2:	4313      	orrs	r3, r2
 80048c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80048c6:	4a1c      	ldr	r2, [pc, #112]	@ (8004938 <HAL_GPIO_Init+0x324>)
 80048c8:	69bb      	ldr	r3, [r7, #24]
 80048ca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80048cc:	4b1a      	ldr	r3, [pc, #104]	@ (8004938 <HAL_GPIO_Init+0x324>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80048d2:	693b      	ldr	r3, [r7, #16]
 80048d4:	43db      	mvns	r3, r3
 80048d6:	69ba      	ldr	r2, [r7, #24]
 80048d8:	4013      	ands	r3, r2
 80048da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	685b      	ldr	r3, [r3, #4]
 80048e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d003      	beq.n	80048f0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80048e8:	69ba      	ldr	r2, [r7, #24]
 80048ea:	693b      	ldr	r3, [r7, #16]
 80048ec:	4313      	orrs	r3, r2
 80048ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80048f0:	4a11      	ldr	r2, [pc, #68]	@ (8004938 <HAL_GPIO_Init+0x324>)
 80048f2:	69bb      	ldr	r3, [r7, #24]
 80048f4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80048f6:	69fb      	ldr	r3, [r7, #28]
 80048f8:	3301      	adds	r3, #1
 80048fa:	61fb      	str	r3, [r7, #28]
 80048fc:	69fb      	ldr	r3, [r7, #28]
 80048fe:	2b0f      	cmp	r3, #15
 8004900:	f67f ae96 	bls.w	8004630 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004904:	bf00      	nop
 8004906:	bf00      	nop
 8004908:	3724      	adds	r7, #36	@ 0x24
 800490a:	46bd      	mov	sp, r7
 800490c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004910:	4770      	bx	lr
 8004912:	bf00      	nop
 8004914:	40023800 	.word	0x40023800
 8004918:	40013800 	.word	0x40013800
 800491c:	40020000 	.word	0x40020000
 8004920:	40020400 	.word	0x40020400
 8004924:	40020800 	.word	0x40020800
 8004928:	40020c00 	.word	0x40020c00
 800492c:	40021000 	.word	0x40021000
 8004930:	40021400 	.word	0x40021400
 8004934:	40021800 	.word	0x40021800
 8004938:	40013c00 	.word	0x40013c00

0800493c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800493c:	b480      	push	{r7}
 800493e:	b085      	sub	sp, #20
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]
 8004944:	460b      	mov	r3, r1
 8004946:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	691a      	ldr	r2, [r3, #16]
 800494c:	887b      	ldrh	r3, [r7, #2]
 800494e:	4013      	ands	r3, r2
 8004950:	2b00      	cmp	r3, #0
 8004952:	d002      	beq.n	800495a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004954:	2301      	movs	r3, #1
 8004956:	73fb      	strb	r3, [r7, #15]
 8004958:	e001      	b.n	800495e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800495a:	2300      	movs	r3, #0
 800495c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800495e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004960:	4618      	mov	r0, r3
 8004962:	3714      	adds	r7, #20
 8004964:	46bd      	mov	sp, r7
 8004966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496a:	4770      	bx	lr

0800496c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800496c:	b480      	push	{r7}
 800496e:	b083      	sub	sp, #12
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
 8004974:	460b      	mov	r3, r1
 8004976:	807b      	strh	r3, [r7, #2]
 8004978:	4613      	mov	r3, r2
 800497a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800497c:	787b      	ldrb	r3, [r7, #1]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d003      	beq.n	800498a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004982:	887a      	ldrh	r2, [r7, #2]
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004988:	e003      	b.n	8004992 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800498a:	887b      	ldrh	r3, [r7, #2]
 800498c:	041a      	lsls	r2, r3, #16
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	619a      	str	r2, [r3, #24]
}
 8004992:	bf00      	nop
 8004994:	370c      	adds	r7, #12
 8004996:	46bd      	mov	sp, r7
 8004998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499c:	4770      	bx	lr
	...

080049a0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80049a0:	b580      	push	{r7, lr}
 80049a2:	b084      	sub	sp, #16
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d101      	bne.n	80049b2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80049ae:	2301      	movs	r3, #1
 80049b0:	e12b      	b.n	8004c0a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049b8:	b2db      	uxtb	r3, r3
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d106      	bne.n	80049cc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	2200      	movs	r2, #0
 80049c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80049c6:	6878      	ldr	r0, [r7, #4]
 80049c8:	f7fc f8e4 	bl	8000b94 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2224      	movs	r2, #36	@ 0x24
 80049d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	681a      	ldr	r2, [r3, #0]
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f022 0201 	bic.w	r2, r2, #1
 80049e2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	681a      	ldr	r2, [r3, #0]
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80049f2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	681a      	ldr	r2, [r3, #0]
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004a02:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004a04:	f002 fdc6 	bl	8007594 <HAL_RCC_GetPCLK1Freq>
 8004a08:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	685b      	ldr	r3, [r3, #4]
 8004a0e:	4a81      	ldr	r2, [pc, #516]	@ (8004c14 <HAL_I2C_Init+0x274>)
 8004a10:	4293      	cmp	r3, r2
 8004a12:	d807      	bhi.n	8004a24 <HAL_I2C_Init+0x84>
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	4a80      	ldr	r2, [pc, #512]	@ (8004c18 <HAL_I2C_Init+0x278>)
 8004a18:	4293      	cmp	r3, r2
 8004a1a:	bf94      	ite	ls
 8004a1c:	2301      	movls	r3, #1
 8004a1e:	2300      	movhi	r3, #0
 8004a20:	b2db      	uxtb	r3, r3
 8004a22:	e006      	b.n	8004a32 <HAL_I2C_Init+0x92>
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	4a7d      	ldr	r2, [pc, #500]	@ (8004c1c <HAL_I2C_Init+0x27c>)
 8004a28:	4293      	cmp	r3, r2
 8004a2a:	bf94      	ite	ls
 8004a2c:	2301      	movls	r3, #1
 8004a2e:	2300      	movhi	r3, #0
 8004a30:	b2db      	uxtb	r3, r3
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d001      	beq.n	8004a3a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004a36:	2301      	movs	r3, #1
 8004a38:	e0e7      	b.n	8004c0a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	4a78      	ldr	r2, [pc, #480]	@ (8004c20 <HAL_I2C_Init+0x280>)
 8004a3e:	fba2 2303 	umull	r2, r3, r2, r3
 8004a42:	0c9b      	lsrs	r3, r3, #18
 8004a44:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	685b      	ldr	r3, [r3, #4]
 8004a4c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	68ba      	ldr	r2, [r7, #8]
 8004a56:	430a      	orrs	r2, r1
 8004a58:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	6a1b      	ldr	r3, [r3, #32]
 8004a60:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	685b      	ldr	r3, [r3, #4]
 8004a68:	4a6a      	ldr	r2, [pc, #424]	@ (8004c14 <HAL_I2C_Init+0x274>)
 8004a6a:	4293      	cmp	r3, r2
 8004a6c:	d802      	bhi.n	8004a74 <HAL_I2C_Init+0xd4>
 8004a6e:	68bb      	ldr	r3, [r7, #8]
 8004a70:	3301      	adds	r3, #1
 8004a72:	e009      	b.n	8004a88 <HAL_I2C_Init+0xe8>
 8004a74:	68bb      	ldr	r3, [r7, #8]
 8004a76:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004a7a:	fb02 f303 	mul.w	r3, r2, r3
 8004a7e:	4a69      	ldr	r2, [pc, #420]	@ (8004c24 <HAL_I2C_Init+0x284>)
 8004a80:	fba2 2303 	umull	r2, r3, r2, r3
 8004a84:	099b      	lsrs	r3, r3, #6
 8004a86:	3301      	adds	r3, #1
 8004a88:	687a      	ldr	r2, [r7, #4]
 8004a8a:	6812      	ldr	r2, [r2, #0]
 8004a8c:	430b      	orrs	r3, r1
 8004a8e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	69db      	ldr	r3, [r3, #28]
 8004a96:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004a9a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	685b      	ldr	r3, [r3, #4]
 8004aa2:	495c      	ldr	r1, [pc, #368]	@ (8004c14 <HAL_I2C_Init+0x274>)
 8004aa4:	428b      	cmp	r3, r1
 8004aa6:	d819      	bhi.n	8004adc <HAL_I2C_Init+0x13c>
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	1e59      	subs	r1, r3, #1
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	685b      	ldr	r3, [r3, #4]
 8004ab0:	005b      	lsls	r3, r3, #1
 8004ab2:	fbb1 f3f3 	udiv	r3, r1, r3
 8004ab6:	1c59      	adds	r1, r3, #1
 8004ab8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004abc:	400b      	ands	r3, r1
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d00a      	beq.n	8004ad8 <HAL_I2C_Init+0x138>
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	1e59      	subs	r1, r3, #1
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	685b      	ldr	r3, [r3, #4]
 8004aca:	005b      	lsls	r3, r3, #1
 8004acc:	fbb1 f3f3 	udiv	r3, r1, r3
 8004ad0:	3301      	adds	r3, #1
 8004ad2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ad6:	e051      	b.n	8004b7c <HAL_I2C_Init+0x1dc>
 8004ad8:	2304      	movs	r3, #4
 8004ada:	e04f      	b.n	8004b7c <HAL_I2C_Init+0x1dc>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	689b      	ldr	r3, [r3, #8]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d111      	bne.n	8004b08 <HAL_I2C_Init+0x168>
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	1e58      	subs	r0, r3, #1
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6859      	ldr	r1, [r3, #4]
 8004aec:	460b      	mov	r3, r1
 8004aee:	005b      	lsls	r3, r3, #1
 8004af0:	440b      	add	r3, r1
 8004af2:	fbb0 f3f3 	udiv	r3, r0, r3
 8004af6:	3301      	adds	r3, #1
 8004af8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	bf0c      	ite	eq
 8004b00:	2301      	moveq	r3, #1
 8004b02:	2300      	movne	r3, #0
 8004b04:	b2db      	uxtb	r3, r3
 8004b06:	e012      	b.n	8004b2e <HAL_I2C_Init+0x18e>
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	1e58      	subs	r0, r3, #1
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6859      	ldr	r1, [r3, #4]
 8004b10:	460b      	mov	r3, r1
 8004b12:	009b      	lsls	r3, r3, #2
 8004b14:	440b      	add	r3, r1
 8004b16:	0099      	lsls	r1, r3, #2
 8004b18:	440b      	add	r3, r1
 8004b1a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b1e:	3301      	adds	r3, #1
 8004b20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	bf0c      	ite	eq
 8004b28:	2301      	moveq	r3, #1
 8004b2a:	2300      	movne	r3, #0
 8004b2c:	b2db      	uxtb	r3, r3
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d001      	beq.n	8004b36 <HAL_I2C_Init+0x196>
 8004b32:	2301      	movs	r3, #1
 8004b34:	e022      	b.n	8004b7c <HAL_I2C_Init+0x1dc>
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	689b      	ldr	r3, [r3, #8]
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d10e      	bne.n	8004b5c <HAL_I2C_Init+0x1bc>
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	1e58      	subs	r0, r3, #1
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6859      	ldr	r1, [r3, #4]
 8004b46:	460b      	mov	r3, r1
 8004b48:	005b      	lsls	r3, r3, #1
 8004b4a:	440b      	add	r3, r1
 8004b4c:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b50:	3301      	adds	r3, #1
 8004b52:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b56:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004b5a:	e00f      	b.n	8004b7c <HAL_I2C_Init+0x1dc>
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	1e58      	subs	r0, r3, #1
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6859      	ldr	r1, [r3, #4]
 8004b64:	460b      	mov	r3, r1
 8004b66:	009b      	lsls	r3, r3, #2
 8004b68:	440b      	add	r3, r1
 8004b6a:	0099      	lsls	r1, r3, #2
 8004b6c:	440b      	add	r3, r1
 8004b6e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b72:	3301      	adds	r3, #1
 8004b74:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b78:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004b7c:	6879      	ldr	r1, [r7, #4]
 8004b7e:	6809      	ldr	r1, [r1, #0]
 8004b80:	4313      	orrs	r3, r2
 8004b82:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	69da      	ldr	r2, [r3, #28]
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6a1b      	ldr	r3, [r3, #32]
 8004b96:	431a      	orrs	r2, r3
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	430a      	orrs	r2, r1
 8004b9e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	689b      	ldr	r3, [r3, #8]
 8004ba6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004baa:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004bae:	687a      	ldr	r2, [r7, #4]
 8004bb0:	6911      	ldr	r1, [r2, #16]
 8004bb2:	687a      	ldr	r2, [r7, #4]
 8004bb4:	68d2      	ldr	r2, [r2, #12]
 8004bb6:	4311      	orrs	r1, r2
 8004bb8:	687a      	ldr	r2, [r7, #4]
 8004bba:	6812      	ldr	r2, [r2, #0]
 8004bbc:	430b      	orrs	r3, r1
 8004bbe:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	68db      	ldr	r3, [r3, #12]
 8004bc6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	695a      	ldr	r2, [r3, #20]
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	699b      	ldr	r3, [r3, #24]
 8004bd2:	431a      	orrs	r2, r3
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	430a      	orrs	r2, r1
 8004bda:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	681a      	ldr	r2, [r3, #0]
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f042 0201 	orr.w	r2, r2, #1
 8004bea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2200      	movs	r2, #0
 8004bf0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2220      	movs	r2, #32
 8004bf6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2200      	movs	r2, #0
 8004c04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004c08:	2300      	movs	r3, #0
}
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	3710      	adds	r7, #16
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	bd80      	pop	{r7, pc}
 8004c12:	bf00      	nop
 8004c14:	000186a0 	.word	0x000186a0
 8004c18:	001e847f 	.word	0x001e847f
 8004c1c:	003d08ff 	.word	0x003d08ff
 8004c20:	431bde83 	.word	0x431bde83
 8004c24:	10624dd3 	.word	0x10624dd3

08004c28 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8004c28:	b480      	push	{r7}
 8004c2a:	b083      	sub	sp, #12
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	695b      	ldr	r3, [r3, #20]
 8004c36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c3a:	2b80      	cmp	r3, #128	@ 0x80
 8004c3c:	d103      	bne.n	8004c46 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	2200      	movs	r2, #0
 8004c44:	611a      	str	r2, [r3, #16]
  }
}
 8004c46:	bf00      	nop
 8004c48:	370c      	adds	r7, #12
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c50:	4770      	bx	lr
	...

08004c54 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b088      	sub	sp, #32
 8004c58:	af02      	add	r7, sp, #8
 8004c5a:	60f8      	str	r0, [r7, #12]
 8004c5c:	607a      	str	r2, [r7, #4]
 8004c5e:	461a      	mov	r2, r3
 8004c60:	460b      	mov	r3, r1
 8004c62:	817b      	strh	r3, [r7, #10]
 8004c64:	4613      	mov	r3, r2
 8004c66:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004c68:	f7ff f82c 	bl	8003cc4 <HAL_GetTick>
 8004c6c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c74:	b2db      	uxtb	r3, r3
 8004c76:	2b20      	cmp	r3, #32
 8004c78:	f040 80e0 	bne.w	8004e3c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004c7c:	697b      	ldr	r3, [r7, #20]
 8004c7e:	9300      	str	r3, [sp, #0]
 8004c80:	2319      	movs	r3, #25
 8004c82:	2201      	movs	r2, #1
 8004c84:	4970      	ldr	r1, [pc, #448]	@ (8004e48 <HAL_I2C_Master_Transmit+0x1f4>)
 8004c86:	68f8      	ldr	r0, [r7, #12]
 8004c88:	f002 f90e 	bl	8006ea8 <I2C_WaitOnFlagUntilTimeout>
 8004c8c:	4603      	mov	r3, r0
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d001      	beq.n	8004c96 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004c92:	2302      	movs	r3, #2
 8004c94:	e0d3      	b.n	8004e3e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c9c:	2b01      	cmp	r3, #1
 8004c9e:	d101      	bne.n	8004ca4 <HAL_I2C_Master_Transmit+0x50>
 8004ca0:	2302      	movs	r3, #2
 8004ca2:	e0cc      	b.n	8004e3e <HAL_I2C_Master_Transmit+0x1ea>
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	2201      	movs	r2, #1
 8004ca8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f003 0301 	and.w	r3, r3, #1
 8004cb6:	2b01      	cmp	r3, #1
 8004cb8:	d007      	beq.n	8004cca <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	681a      	ldr	r2, [r3, #0]
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f042 0201 	orr.w	r2, r2, #1
 8004cc8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	681a      	ldr	r2, [r3, #0]
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004cd8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	2221      	movs	r2, #33	@ 0x21
 8004cde:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	2210      	movs	r2, #16
 8004ce6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	2200      	movs	r2, #0
 8004cee:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	687a      	ldr	r2, [r7, #4]
 8004cf4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	893a      	ldrh	r2, [r7, #8]
 8004cfa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d00:	b29a      	uxth	r2, r3
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	4a50      	ldr	r2, [pc, #320]	@ (8004e4c <HAL_I2C_Master_Transmit+0x1f8>)
 8004d0a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004d0c:	8979      	ldrh	r1, [r7, #10]
 8004d0e:	697b      	ldr	r3, [r7, #20]
 8004d10:	6a3a      	ldr	r2, [r7, #32]
 8004d12:	68f8      	ldr	r0, [r7, #12]
 8004d14:	f001 fed0 	bl	8006ab8 <I2C_MasterRequestWrite>
 8004d18:	4603      	mov	r3, r0
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d001      	beq.n	8004d22 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004d1e:	2301      	movs	r3, #1
 8004d20:	e08d      	b.n	8004e3e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d22:	2300      	movs	r3, #0
 8004d24:	613b      	str	r3, [r7, #16]
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	695b      	ldr	r3, [r3, #20]
 8004d2c:	613b      	str	r3, [r7, #16]
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	699b      	ldr	r3, [r3, #24]
 8004d34:	613b      	str	r3, [r7, #16]
 8004d36:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004d38:	e066      	b.n	8004e08 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d3a:	697a      	ldr	r2, [r7, #20]
 8004d3c:	6a39      	ldr	r1, [r7, #32]
 8004d3e:	68f8      	ldr	r0, [r7, #12]
 8004d40:	f002 f9cc 	bl	80070dc <I2C_WaitOnTXEFlagUntilTimeout>
 8004d44:	4603      	mov	r3, r0
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d00d      	beq.n	8004d66 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d4e:	2b04      	cmp	r3, #4
 8004d50:	d107      	bne.n	8004d62 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	681a      	ldr	r2, [r3, #0]
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d60:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004d62:	2301      	movs	r3, #1
 8004d64:	e06b      	b.n	8004e3e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d6a:	781a      	ldrb	r2, [r3, #0]
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d76:	1c5a      	adds	r2, r3, #1
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d80:	b29b      	uxth	r3, r3
 8004d82:	3b01      	subs	r3, #1
 8004d84:	b29a      	uxth	r2, r3
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d8e:	3b01      	subs	r3, #1
 8004d90:	b29a      	uxth	r2, r3
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	695b      	ldr	r3, [r3, #20]
 8004d9c:	f003 0304 	and.w	r3, r3, #4
 8004da0:	2b04      	cmp	r3, #4
 8004da2:	d11b      	bne.n	8004ddc <HAL_I2C_Master_Transmit+0x188>
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d017      	beq.n	8004ddc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004db0:	781a      	ldrb	r2, [r3, #0]
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dbc:	1c5a      	adds	r2, r3, #1
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004dc6:	b29b      	uxth	r3, r3
 8004dc8:	3b01      	subs	r3, #1
 8004dca:	b29a      	uxth	r2, r3
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dd4:	3b01      	subs	r3, #1
 8004dd6:	b29a      	uxth	r2, r3
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ddc:	697a      	ldr	r2, [r7, #20]
 8004dde:	6a39      	ldr	r1, [r7, #32]
 8004de0:	68f8      	ldr	r0, [r7, #12]
 8004de2:	f002 f9c3 	bl	800716c <I2C_WaitOnBTFFlagUntilTimeout>
 8004de6:	4603      	mov	r3, r0
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d00d      	beq.n	8004e08 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004df0:	2b04      	cmp	r3, #4
 8004df2:	d107      	bne.n	8004e04 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	681a      	ldr	r2, [r3, #0]
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e02:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004e04:	2301      	movs	r3, #1
 8004e06:	e01a      	b.n	8004e3e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d194      	bne.n	8004d3a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	681a      	ldr	r2, [r3, #0]
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e1e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	2220      	movs	r2, #32
 8004e24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	2200      	movs	r2, #0
 8004e34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004e38:	2300      	movs	r3, #0
 8004e3a:	e000      	b.n	8004e3e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004e3c:	2302      	movs	r3, #2
  }
}
 8004e3e:	4618      	mov	r0, r3
 8004e40:	3718      	adds	r7, #24
 8004e42:	46bd      	mov	sp, r7
 8004e44:	bd80      	pop	{r7, pc}
 8004e46:	bf00      	nop
 8004e48:	00100002 	.word	0x00100002
 8004e4c:	ffff0000 	.word	0xffff0000

08004e50 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e50:	b580      	push	{r7, lr}
 8004e52:	b08c      	sub	sp, #48	@ 0x30
 8004e54:	af02      	add	r7, sp, #8
 8004e56:	60f8      	str	r0, [r7, #12]
 8004e58:	607a      	str	r2, [r7, #4]
 8004e5a:	461a      	mov	r2, r3
 8004e5c:	460b      	mov	r3, r1
 8004e5e:	817b      	strh	r3, [r7, #10]
 8004e60:	4613      	mov	r3, r2
 8004e62:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004e64:	f7fe ff2e 	bl	8003cc4 <HAL_GetTick>
 8004e68:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e70:	b2db      	uxtb	r3, r3
 8004e72:	2b20      	cmp	r3, #32
 8004e74:	f040 8217 	bne.w	80052a6 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004e78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e7a:	9300      	str	r3, [sp, #0]
 8004e7c:	2319      	movs	r3, #25
 8004e7e:	2201      	movs	r2, #1
 8004e80:	497c      	ldr	r1, [pc, #496]	@ (8005074 <HAL_I2C_Master_Receive+0x224>)
 8004e82:	68f8      	ldr	r0, [r7, #12]
 8004e84:	f002 f810 	bl	8006ea8 <I2C_WaitOnFlagUntilTimeout>
 8004e88:	4603      	mov	r3, r0
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d001      	beq.n	8004e92 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8004e8e:	2302      	movs	r3, #2
 8004e90:	e20a      	b.n	80052a8 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e98:	2b01      	cmp	r3, #1
 8004e9a:	d101      	bne.n	8004ea0 <HAL_I2C_Master_Receive+0x50>
 8004e9c:	2302      	movs	r3, #2
 8004e9e:	e203      	b.n	80052a8 <HAL_I2C_Master_Receive+0x458>
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	2201      	movs	r2, #1
 8004ea4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f003 0301 	and.w	r3, r3, #1
 8004eb2:	2b01      	cmp	r3, #1
 8004eb4:	d007      	beq.n	8004ec6 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	681a      	ldr	r2, [r3, #0]
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f042 0201 	orr.w	r2, r2, #1
 8004ec4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	681a      	ldr	r2, [r3, #0]
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004ed4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	2222      	movs	r2, #34	@ 0x22
 8004eda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	2210      	movs	r2, #16
 8004ee2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	2200      	movs	r2, #0
 8004eea:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	687a      	ldr	r2, [r7, #4]
 8004ef0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	893a      	ldrh	r2, [r7, #8]
 8004ef6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004efc:	b29a      	uxth	r2, r3
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	4a5c      	ldr	r2, [pc, #368]	@ (8005078 <HAL_I2C_Master_Receive+0x228>)
 8004f06:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004f08:	8979      	ldrh	r1, [r7, #10]
 8004f0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f0c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f0e:	68f8      	ldr	r0, [r7, #12]
 8004f10:	f001 fe54 	bl	8006bbc <I2C_MasterRequestRead>
 8004f14:	4603      	mov	r3, r0
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d001      	beq.n	8004f1e <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8004f1a:	2301      	movs	r3, #1
 8004f1c:	e1c4      	b.n	80052a8 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d113      	bne.n	8004f4e <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f26:	2300      	movs	r3, #0
 8004f28:	623b      	str	r3, [r7, #32]
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	695b      	ldr	r3, [r3, #20]
 8004f30:	623b      	str	r3, [r7, #32]
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	699b      	ldr	r3, [r3, #24]
 8004f38:	623b      	str	r3, [r7, #32]
 8004f3a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	681a      	ldr	r2, [r3, #0]
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f4a:	601a      	str	r2, [r3, #0]
 8004f4c:	e198      	b.n	8005280 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f52:	2b01      	cmp	r3, #1
 8004f54:	d11b      	bne.n	8004f8e <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	681a      	ldr	r2, [r3, #0]
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f64:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f66:	2300      	movs	r3, #0
 8004f68:	61fb      	str	r3, [r7, #28]
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	695b      	ldr	r3, [r3, #20]
 8004f70:	61fb      	str	r3, [r7, #28]
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	699b      	ldr	r3, [r3, #24]
 8004f78:	61fb      	str	r3, [r7, #28]
 8004f7a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	681a      	ldr	r2, [r3, #0]
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f8a:	601a      	str	r2, [r3, #0]
 8004f8c:	e178      	b.n	8005280 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f92:	2b02      	cmp	r3, #2
 8004f94:	d11b      	bne.n	8004fce <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	681a      	ldr	r2, [r3, #0]
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004fa4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	681a      	ldr	r2, [r3, #0]
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004fb4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	61bb      	str	r3, [r7, #24]
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	695b      	ldr	r3, [r3, #20]
 8004fc0:	61bb      	str	r3, [r7, #24]
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	699b      	ldr	r3, [r3, #24]
 8004fc8:	61bb      	str	r3, [r7, #24]
 8004fca:	69bb      	ldr	r3, [r7, #24]
 8004fcc:	e158      	b.n	8005280 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	681a      	ldr	r2, [r3, #0]
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004fdc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004fde:	2300      	movs	r3, #0
 8004fe0:	617b      	str	r3, [r7, #20]
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	695b      	ldr	r3, [r3, #20]
 8004fe8:	617b      	str	r3, [r7, #20]
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	699b      	ldr	r3, [r3, #24]
 8004ff0:	617b      	str	r3, [r7, #20]
 8004ff2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004ff4:	e144      	b.n	8005280 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ffa:	2b03      	cmp	r3, #3
 8004ffc:	f200 80f1 	bhi.w	80051e2 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005004:	2b01      	cmp	r3, #1
 8005006:	d123      	bne.n	8005050 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005008:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800500a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800500c:	68f8      	ldr	r0, [r7, #12]
 800500e:	f002 f927 	bl	8007260 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005012:	4603      	mov	r3, r0
 8005014:	2b00      	cmp	r3, #0
 8005016:	d001      	beq.n	800501c <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8005018:	2301      	movs	r3, #1
 800501a:	e145      	b.n	80052a8 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	691a      	ldr	r2, [r3, #16]
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005026:	b2d2      	uxtb	r2, r2
 8005028:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800502e:	1c5a      	adds	r2, r3, #1
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005038:	3b01      	subs	r3, #1
 800503a:	b29a      	uxth	r2, r3
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005044:	b29b      	uxth	r3, r3
 8005046:	3b01      	subs	r3, #1
 8005048:	b29a      	uxth	r2, r3
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800504e:	e117      	b.n	8005280 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005054:	2b02      	cmp	r3, #2
 8005056:	d14e      	bne.n	80050f6 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800505a:	9300      	str	r3, [sp, #0]
 800505c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800505e:	2200      	movs	r2, #0
 8005060:	4906      	ldr	r1, [pc, #24]	@ (800507c <HAL_I2C_Master_Receive+0x22c>)
 8005062:	68f8      	ldr	r0, [r7, #12]
 8005064:	f001 ff20 	bl	8006ea8 <I2C_WaitOnFlagUntilTimeout>
 8005068:	4603      	mov	r3, r0
 800506a:	2b00      	cmp	r3, #0
 800506c:	d008      	beq.n	8005080 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800506e:	2301      	movs	r3, #1
 8005070:	e11a      	b.n	80052a8 <HAL_I2C_Master_Receive+0x458>
 8005072:	bf00      	nop
 8005074:	00100002 	.word	0x00100002
 8005078:	ffff0000 	.word	0xffff0000
 800507c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	681a      	ldr	r2, [r3, #0]
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800508e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	691a      	ldr	r2, [r3, #16]
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800509a:	b2d2      	uxtb	r2, r2
 800509c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050a2:	1c5a      	adds	r2, r3, #1
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050ac:	3b01      	subs	r3, #1
 80050ae:	b29a      	uxth	r2, r3
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050b8:	b29b      	uxth	r3, r3
 80050ba:	3b01      	subs	r3, #1
 80050bc:	b29a      	uxth	r2, r3
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	691a      	ldr	r2, [r3, #16]
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050cc:	b2d2      	uxtb	r2, r2
 80050ce:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050d4:	1c5a      	adds	r2, r3, #1
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050de:	3b01      	subs	r3, #1
 80050e0:	b29a      	uxth	r2, r3
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050ea:	b29b      	uxth	r3, r3
 80050ec:	3b01      	subs	r3, #1
 80050ee:	b29a      	uxth	r2, r3
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80050f4:	e0c4      	b.n	8005280 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80050f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050f8:	9300      	str	r3, [sp, #0]
 80050fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050fc:	2200      	movs	r2, #0
 80050fe:	496c      	ldr	r1, [pc, #432]	@ (80052b0 <HAL_I2C_Master_Receive+0x460>)
 8005100:	68f8      	ldr	r0, [r7, #12]
 8005102:	f001 fed1 	bl	8006ea8 <I2C_WaitOnFlagUntilTimeout>
 8005106:	4603      	mov	r3, r0
 8005108:	2b00      	cmp	r3, #0
 800510a:	d001      	beq.n	8005110 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 800510c:	2301      	movs	r3, #1
 800510e:	e0cb      	b.n	80052a8 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	681a      	ldr	r2, [r3, #0]
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800511e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	691a      	ldr	r2, [r3, #16]
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800512a:	b2d2      	uxtb	r2, r2
 800512c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005132:	1c5a      	adds	r2, r3, #1
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800513c:	3b01      	subs	r3, #1
 800513e:	b29a      	uxth	r2, r3
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005148:	b29b      	uxth	r3, r3
 800514a:	3b01      	subs	r3, #1
 800514c:	b29a      	uxth	r2, r3
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005154:	9300      	str	r3, [sp, #0]
 8005156:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005158:	2200      	movs	r2, #0
 800515a:	4955      	ldr	r1, [pc, #340]	@ (80052b0 <HAL_I2C_Master_Receive+0x460>)
 800515c:	68f8      	ldr	r0, [r7, #12]
 800515e:	f001 fea3 	bl	8006ea8 <I2C_WaitOnFlagUntilTimeout>
 8005162:	4603      	mov	r3, r0
 8005164:	2b00      	cmp	r3, #0
 8005166:	d001      	beq.n	800516c <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8005168:	2301      	movs	r3, #1
 800516a:	e09d      	b.n	80052a8 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	681a      	ldr	r2, [r3, #0]
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800517a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	691a      	ldr	r2, [r3, #16]
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005186:	b2d2      	uxtb	r2, r2
 8005188:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800518e:	1c5a      	adds	r2, r3, #1
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005198:	3b01      	subs	r3, #1
 800519a:	b29a      	uxth	r2, r3
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051a4:	b29b      	uxth	r3, r3
 80051a6:	3b01      	subs	r3, #1
 80051a8:	b29a      	uxth	r2, r3
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	691a      	ldr	r2, [r3, #16]
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051b8:	b2d2      	uxtb	r2, r2
 80051ba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051c0:	1c5a      	adds	r2, r3, #1
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051ca:	3b01      	subs	r3, #1
 80051cc:	b29a      	uxth	r2, r3
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051d6:	b29b      	uxth	r3, r3
 80051d8:	3b01      	subs	r3, #1
 80051da:	b29a      	uxth	r2, r3
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80051e0:	e04e      	b.n	8005280 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80051e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051e4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80051e6:	68f8      	ldr	r0, [r7, #12]
 80051e8:	f002 f83a 	bl	8007260 <I2C_WaitOnRXNEFlagUntilTimeout>
 80051ec:	4603      	mov	r3, r0
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d001      	beq.n	80051f6 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80051f2:	2301      	movs	r3, #1
 80051f4:	e058      	b.n	80052a8 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	691a      	ldr	r2, [r3, #16]
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005200:	b2d2      	uxtb	r2, r2
 8005202:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005208:	1c5a      	adds	r2, r3, #1
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005212:	3b01      	subs	r3, #1
 8005214:	b29a      	uxth	r2, r3
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800521e:	b29b      	uxth	r3, r3
 8005220:	3b01      	subs	r3, #1
 8005222:	b29a      	uxth	r2, r3
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	695b      	ldr	r3, [r3, #20]
 800522e:	f003 0304 	and.w	r3, r3, #4
 8005232:	2b04      	cmp	r3, #4
 8005234:	d124      	bne.n	8005280 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800523a:	2b03      	cmp	r3, #3
 800523c:	d107      	bne.n	800524e <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	681a      	ldr	r2, [r3, #0]
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800524c:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	691a      	ldr	r2, [r3, #16]
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005258:	b2d2      	uxtb	r2, r2
 800525a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005260:	1c5a      	adds	r2, r3, #1
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800526a:	3b01      	subs	r3, #1
 800526c:	b29a      	uxth	r2, r3
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005276:	b29b      	uxth	r3, r3
 8005278:	3b01      	subs	r3, #1
 800527a:	b29a      	uxth	r2, r3
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005284:	2b00      	cmp	r3, #0
 8005286:	f47f aeb6 	bne.w	8004ff6 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	2220      	movs	r2, #32
 800528e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	2200      	movs	r2, #0
 8005296:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	2200      	movs	r2, #0
 800529e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80052a2:	2300      	movs	r3, #0
 80052a4:	e000      	b.n	80052a8 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 80052a6:	2302      	movs	r3, #2
  }
}
 80052a8:	4618      	mov	r0, r3
 80052aa:	3728      	adds	r7, #40	@ 0x28
 80052ac:	46bd      	mov	sp, r7
 80052ae:	bd80      	pop	{r7, pc}
 80052b0:	00010004 	.word	0x00010004

080052b4 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b088      	sub	sp, #32
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80052bc:	2300      	movs	r3, #0
 80052be:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	685b      	ldr	r3, [r3, #4]
 80052c6:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052cc:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80052d4:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80052dc:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80052de:	7bfb      	ldrb	r3, [r7, #15]
 80052e0:	2b10      	cmp	r3, #16
 80052e2:	d003      	beq.n	80052ec <HAL_I2C_EV_IRQHandler+0x38>
 80052e4:	7bfb      	ldrb	r3, [r7, #15]
 80052e6:	2b40      	cmp	r3, #64	@ 0x40
 80052e8:	f040 80c1 	bne.w	800546e <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	699b      	ldr	r3, [r3, #24]
 80052f2:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	695b      	ldr	r3, [r3, #20]
 80052fa:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80052fc:	69fb      	ldr	r3, [r7, #28]
 80052fe:	f003 0301 	and.w	r3, r3, #1
 8005302:	2b00      	cmp	r3, #0
 8005304:	d10d      	bne.n	8005322 <HAL_I2C_EV_IRQHandler+0x6e>
 8005306:	693b      	ldr	r3, [r7, #16]
 8005308:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 800530c:	d003      	beq.n	8005316 <HAL_I2C_EV_IRQHandler+0x62>
 800530e:	693b      	ldr	r3, [r7, #16]
 8005310:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8005314:	d101      	bne.n	800531a <HAL_I2C_EV_IRQHandler+0x66>
 8005316:	2301      	movs	r3, #1
 8005318:	e000      	b.n	800531c <HAL_I2C_EV_IRQHandler+0x68>
 800531a:	2300      	movs	r3, #0
 800531c:	2b01      	cmp	r3, #1
 800531e:	f000 8132 	beq.w	8005586 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005322:	69fb      	ldr	r3, [r7, #28]
 8005324:	f003 0301 	and.w	r3, r3, #1
 8005328:	2b00      	cmp	r3, #0
 800532a:	d00c      	beq.n	8005346 <HAL_I2C_EV_IRQHandler+0x92>
 800532c:	697b      	ldr	r3, [r7, #20]
 800532e:	0a5b      	lsrs	r3, r3, #9
 8005330:	f003 0301 	and.w	r3, r3, #1
 8005334:	2b00      	cmp	r3, #0
 8005336:	d006      	beq.n	8005346 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8005338:	6878      	ldr	r0, [r7, #4]
 800533a:	f002 f81d 	bl	8007378 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 800533e:	6878      	ldr	r0, [r7, #4]
 8005340:	f000 fd9b 	bl	8005e7a <I2C_Master_SB>
 8005344:	e092      	b.n	800546c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005346:	69fb      	ldr	r3, [r7, #28]
 8005348:	08db      	lsrs	r3, r3, #3
 800534a:	f003 0301 	and.w	r3, r3, #1
 800534e:	2b00      	cmp	r3, #0
 8005350:	d009      	beq.n	8005366 <HAL_I2C_EV_IRQHandler+0xb2>
 8005352:	697b      	ldr	r3, [r7, #20]
 8005354:	0a5b      	lsrs	r3, r3, #9
 8005356:	f003 0301 	and.w	r3, r3, #1
 800535a:	2b00      	cmp	r3, #0
 800535c:	d003      	beq.n	8005366 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 800535e:	6878      	ldr	r0, [r7, #4]
 8005360:	f000 fe11 	bl	8005f86 <I2C_Master_ADD10>
 8005364:	e082      	b.n	800546c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005366:	69fb      	ldr	r3, [r7, #28]
 8005368:	085b      	lsrs	r3, r3, #1
 800536a:	f003 0301 	and.w	r3, r3, #1
 800536e:	2b00      	cmp	r3, #0
 8005370:	d009      	beq.n	8005386 <HAL_I2C_EV_IRQHandler+0xd2>
 8005372:	697b      	ldr	r3, [r7, #20]
 8005374:	0a5b      	lsrs	r3, r3, #9
 8005376:	f003 0301 	and.w	r3, r3, #1
 800537a:	2b00      	cmp	r3, #0
 800537c:	d003      	beq.n	8005386 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 800537e:	6878      	ldr	r0, [r7, #4]
 8005380:	f000 fe2b 	bl	8005fda <I2C_Master_ADDR>
 8005384:	e072      	b.n	800546c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8005386:	69bb      	ldr	r3, [r7, #24]
 8005388:	089b      	lsrs	r3, r3, #2
 800538a:	f003 0301 	and.w	r3, r3, #1
 800538e:	2b00      	cmp	r3, #0
 8005390:	d03b      	beq.n	800540a <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	685b      	ldr	r3, [r3, #4]
 8005398:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800539c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80053a0:	f000 80f3 	beq.w	800558a <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80053a4:	69fb      	ldr	r3, [r7, #28]
 80053a6:	09db      	lsrs	r3, r3, #7
 80053a8:	f003 0301 	and.w	r3, r3, #1
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d00f      	beq.n	80053d0 <HAL_I2C_EV_IRQHandler+0x11c>
 80053b0:	697b      	ldr	r3, [r7, #20]
 80053b2:	0a9b      	lsrs	r3, r3, #10
 80053b4:	f003 0301 	and.w	r3, r3, #1
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d009      	beq.n	80053d0 <HAL_I2C_EV_IRQHandler+0x11c>
 80053bc:	69fb      	ldr	r3, [r7, #28]
 80053be:	089b      	lsrs	r3, r3, #2
 80053c0:	f003 0301 	and.w	r3, r3, #1
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d103      	bne.n	80053d0 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80053c8:	6878      	ldr	r0, [r7, #4]
 80053ca:	f000 f9f3 	bl	80057b4 <I2C_MasterTransmit_TXE>
 80053ce:	e04d      	b.n	800546c <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80053d0:	69fb      	ldr	r3, [r7, #28]
 80053d2:	089b      	lsrs	r3, r3, #2
 80053d4:	f003 0301 	and.w	r3, r3, #1
 80053d8:	2b00      	cmp	r3, #0
 80053da:	f000 80d6 	beq.w	800558a <HAL_I2C_EV_IRQHandler+0x2d6>
 80053de:	697b      	ldr	r3, [r7, #20]
 80053e0:	0a5b      	lsrs	r3, r3, #9
 80053e2:	f003 0301 	and.w	r3, r3, #1
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	f000 80cf 	beq.w	800558a <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80053ec:	7bbb      	ldrb	r3, [r7, #14]
 80053ee:	2b21      	cmp	r3, #33	@ 0x21
 80053f0:	d103      	bne.n	80053fa <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80053f2:	6878      	ldr	r0, [r7, #4]
 80053f4:	f000 fa7a 	bl	80058ec <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80053f8:	e0c7      	b.n	800558a <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80053fa:	7bfb      	ldrb	r3, [r7, #15]
 80053fc:	2b40      	cmp	r3, #64	@ 0x40
 80053fe:	f040 80c4 	bne.w	800558a <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8005402:	6878      	ldr	r0, [r7, #4]
 8005404:	f000 fae8 	bl	80059d8 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005408:	e0bf      	b.n	800558a <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	685b      	ldr	r3, [r3, #4]
 8005410:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005414:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005418:	f000 80b7 	beq.w	800558a <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800541c:	69fb      	ldr	r3, [r7, #28]
 800541e:	099b      	lsrs	r3, r3, #6
 8005420:	f003 0301 	and.w	r3, r3, #1
 8005424:	2b00      	cmp	r3, #0
 8005426:	d00f      	beq.n	8005448 <HAL_I2C_EV_IRQHandler+0x194>
 8005428:	697b      	ldr	r3, [r7, #20]
 800542a:	0a9b      	lsrs	r3, r3, #10
 800542c:	f003 0301 	and.w	r3, r3, #1
 8005430:	2b00      	cmp	r3, #0
 8005432:	d009      	beq.n	8005448 <HAL_I2C_EV_IRQHandler+0x194>
 8005434:	69fb      	ldr	r3, [r7, #28]
 8005436:	089b      	lsrs	r3, r3, #2
 8005438:	f003 0301 	and.w	r3, r3, #1
 800543c:	2b00      	cmp	r3, #0
 800543e:	d103      	bne.n	8005448 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8005440:	6878      	ldr	r0, [r7, #4]
 8005442:	f000 fb61 	bl	8005b08 <I2C_MasterReceive_RXNE>
 8005446:	e011      	b.n	800546c <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005448:	69fb      	ldr	r3, [r7, #28]
 800544a:	089b      	lsrs	r3, r3, #2
 800544c:	f003 0301 	and.w	r3, r3, #1
 8005450:	2b00      	cmp	r3, #0
 8005452:	f000 809a 	beq.w	800558a <HAL_I2C_EV_IRQHandler+0x2d6>
 8005456:	697b      	ldr	r3, [r7, #20]
 8005458:	0a5b      	lsrs	r3, r3, #9
 800545a:	f003 0301 	and.w	r3, r3, #1
 800545e:	2b00      	cmp	r3, #0
 8005460:	f000 8093 	beq.w	800558a <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8005464:	6878      	ldr	r0, [r7, #4]
 8005466:	f000 fc17 	bl	8005c98 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800546a:	e08e      	b.n	800558a <HAL_I2C_EV_IRQHandler+0x2d6>
 800546c:	e08d      	b.n	800558a <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005472:	2b00      	cmp	r3, #0
 8005474:	d004      	beq.n	8005480 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	695b      	ldr	r3, [r3, #20]
 800547c:	61fb      	str	r3, [r7, #28]
 800547e:	e007      	b.n	8005490 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	699b      	ldr	r3, [r3, #24]
 8005486:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	695b      	ldr	r3, [r3, #20]
 800548e:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005490:	69fb      	ldr	r3, [r7, #28]
 8005492:	085b      	lsrs	r3, r3, #1
 8005494:	f003 0301 	and.w	r3, r3, #1
 8005498:	2b00      	cmp	r3, #0
 800549a:	d012      	beq.n	80054c2 <HAL_I2C_EV_IRQHandler+0x20e>
 800549c:	697b      	ldr	r3, [r7, #20]
 800549e:	0a5b      	lsrs	r3, r3, #9
 80054a0:	f003 0301 	and.w	r3, r3, #1
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d00c      	beq.n	80054c2 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d003      	beq.n	80054b8 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	699b      	ldr	r3, [r3, #24]
 80054b6:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80054b8:	69b9      	ldr	r1, [r7, #24]
 80054ba:	6878      	ldr	r0, [r7, #4]
 80054bc:	f000 ffdc 	bl	8006478 <I2C_Slave_ADDR>
 80054c0:	e066      	b.n	8005590 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80054c2:	69fb      	ldr	r3, [r7, #28]
 80054c4:	091b      	lsrs	r3, r3, #4
 80054c6:	f003 0301 	and.w	r3, r3, #1
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d009      	beq.n	80054e2 <HAL_I2C_EV_IRQHandler+0x22e>
 80054ce:	697b      	ldr	r3, [r7, #20]
 80054d0:	0a5b      	lsrs	r3, r3, #9
 80054d2:	f003 0301 	and.w	r3, r3, #1
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d003      	beq.n	80054e2 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 80054da:	6878      	ldr	r0, [r7, #4]
 80054dc:	f001 f816 	bl	800650c <I2C_Slave_STOPF>
 80054e0:	e056      	b.n	8005590 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80054e2:	7bbb      	ldrb	r3, [r7, #14]
 80054e4:	2b21      	cmp	r3, #33	@ 0x21
 80054e6:	d002      	beq.n	80054ee <HAL_I2C_EV_IRQHandler+0x23a>
 80054e8:	7bbb      	ldrb	r3, [r7, #14]
 80054ea:	2b29      	cmp	r3, #41	@ 0x29
 80054ec:	d125      	bne.n	800553a <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80054ee:	69fb      	ldr	r3, [r7, #28]
 80054f0:	09db      	lsrs	r3, r3, #7
 80054f2:	f003 0301 	and.w	r3, r3, #1
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d00f      	beq.n	800551a <HAL_I2C_EV_IRQHandler+0x266>
 80054fa:	697b      	ldr	r3, [r7, #20]
 80054fc:	0a9b      	lsrs	r3, r3, #10
 80054fe:	f003 0301 	and.w	r3, r3, #1
 8005502:	2b00      	cmp	r3, #0
 8005504:	d009      	beq.n	800551a <HAL_I2C_EV_IRQHandler+0x266>
 8005506:	69fb      	ldr	r3, [r7, #28]
 8005508:	089b      	lsrs	r3, r3, #2
 800550a:	f003 0301 	and.w	r3, r3, #1
 800550e:	2b00      	cmp	r3, #0
 8005510:	d103      	bne.n	800551a <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8005512:	6878      	ldr	r0, [r7, #4]
 8005514:	f000 fef2 	bl	80062fc <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005518:	e039      	b.n	800558e <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800551a:	69fb      	ldr	r3, [r7, #28]
 800551c:	089b      	lsrs	r3, r3, #2
 800551e:	f003 0301 	and.w	r3, r3, #1
 8005522:	2b00      	cmp	r3, #0
 8005524:	d033      	beq.n	800558e <HAL_I2C_EV_IRQHandler+0x2da>
 8005526:	697b      	ldr	r3, [r7, #20]
 8005528:	0a5b      	lsrs	r3, r3, #9
 800552a:	f003 0301 	and.w	r3, r3, #1
 800552e:	2b00      	cmp	r3, #0
 8005530:	d02d      	beq.n	800558e <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8005532:	6878      	ldr	r0, [r7, #4]
 8005534:	f000 ff1f 	bl	8006376 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005538:	e029      	b.n	800558e <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800553a:	69fb      	ldr	r3, [r7, #28]
 800553c:	099b      	lsrs	r3, r3, #6
 800553e:	f003 0301 	and.w	r3, r3, #1
 8005542:	2b00      	cmp	r3, #0
 8005544:	d00f      	beq.n	8005566 <HAL_I2C_EV_IRQHandler+0x2b2>
 8005546:	697b      	ldr	r3, [r7, #20]
 8005548:	0a9b      	lsrs	r3, r3, #10
 800554a:	f003 0301 	and.w	r3, r3, #1
 800554e:	2b00      	cmp	r3, #0
 8005550:	d009      	beq.n	8005566 <HAL_I2C_EV_IRQHandler+0x2b2>
 8005552:	69fb      	ldr	r3, [r7, #28]
 8005554:	089b      	lsrs	r3, r3, #2
 8005556:	f003 0301 	and.w	r3, r3, #1
 800555a:	2b00      	cmp	r3, #0
 800555c:	d103      	bne.n	8005566 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800555e:	6878      	ldr	r0, [r7, #4]
 8005560:	f000 ff2a 	bl	80063b8 <I2C_SlaveReceive_RXNE>
 8005564:	e014      	b.n	8005590 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005566:	69fb      	ldr	r3, [r7, #28]
 8005568:	089b      	lsrs	r3, r3, #2
 800556a:	f003 0301 	and.w	r3, r3, #1
 800556e:	2b00      	cmp	r3, #0
 8005570:	d00e      	beq.n	8005590 <HAL_I2C_EV_IRQHandler+0x2dc>
 8005572:	697b      	ldr	r3, [r7, #20]
 8005574:	0a5b      	lsrs	r3, r3, #9
 8005576:	f003 0301 	and.w	r3, r3, #1
 800557a:	2b00      	cmp	r3, #0
 800557c:	d008      	beq.n	8005590 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 800557e:	6878      	ldr	r0, [r7, #4]
 8005580:	f000 ff58 	bl	8006434 <I2C_SlaveReceive_BTF>
 8005584:	e004      	b.n	8005590 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8005586:	bf00      	nop
 8005588:	e002      	b.n	8005590 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800558a:	bf00      	nop
 800558c:	e000      	b.n	8005590 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800558e:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8005590:	3720      	adds	r7, #32
 8005592:	46bd      	mov	sp, r7
 8005594:	bd80      	pop	{r7, pc}

08005596 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8005596:	b580      	push	{r7, lr}
 8005598:	b08a      	sub	sp, #40	@ 0x28
 800559a:	af00      	add	r7, sp, #0
 800559c:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	695b      	ldr	r3, [r3, #20]
 80055a4:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	685b      	ldr	r3, [r3, #4]
 80055ac:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80055ae:	2300      	movs	r3, #0
 80055b0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80055b8:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80055ba:	6a3b      	ldr	r3, [r7, #32]
 80055bc:	0a1b      	lsrs	r3, r3, #8
 80055be:	f003 0301 	and.w	r3, r3, #1
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d00e      	beq.n	80055e4 <HAL_I2C_ER_IRQHandler+0x4e>
 80055c6:	69fb      	ldr	r3, [r7, #28]
 80055c8:	0a1b      	lsrs	r3, r3, #8
 80055ca:	f003 0301 	and.w	r3, r3, #1
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d008      	beq.n	80055e4 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 80055d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055d4:	f043 0301 	orr.w	r3, r3, #1
 80055d8:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80055e2:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80055e4:	6a3b      	ldr	r3, [r7, #32]
 80055e6:	0a5b      	lsrs	r3, r3, #9
 80055e8:	f003 0301 	and.w	r3, r3, #1
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d00e      	beq.n	800560e <HAL_I2C_ER_IRQHandler+0x78>
 80055f0:	69fb      	ldr	r3, [r7, #28]
 80055f2:	0a1b      	lsrs	r3, r3, #8
 80055f4:	f003 0301 	and.w	r3, r3, #1
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d008      	beq.n	800560e <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 80055fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055fe:	f043 0302 	orr.w	r3, r3, #2
 8005602:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 800560c:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800560e:	6a3b      	ldr	r3, [r7, #32]
 8005610:	0a9b      	lsrs	r3, r3, #10
 8005612:	f003 0301 	and.w	r3, r3, #1
 8005616:	2b00      	cmp	r3, #0
 8005618:	d03f      	beq.n	800569a <HAL_I2C_ER_IRQHandler+0x104>
 800561a:	69fb      	ldr	r3, [r7, #28]
 800561c:	0a1b      	lsrs	r3, r3, #8
 800561e:	f003 0301 	and.w	r3, r3, #1
 8005622:	2b00      	cmp	r3, #0
 8005624:	d039      	beq.n	800569a <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8005626:	7efb      	ldrb	r3, [r7, #27]
 8005628:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800562e:	b29b      	uxth	r3, r3
 8005630:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005638:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800563e:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8005640:	7ebb      	ldrb	r3, [r7, #26]
 8005642:	2b20      	cmp	r3, #32
 8005644:	d112      	bne.n	800566c <HAL_I2C_ER_IRQHandler+0xd6>
 8005646:	697b      	ldr	r3, [r7, #20]
 8005648:	2b00      	cmp	r3, #0
 800564a:	d10f      	bne.n	800566c <HAL_I2C_ER_IRQHandler+0xd6>
 800564c:	7cfb      	ldrb	r3, [r7, #19]
 800564e:	2b21      	cmp	r3, #33	@ 0x21
 8005650:	d008      	beq.n	8005664 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8005652:	7cfb      	ldrb	r3, [r7, #19]
 8005654:	2b29      	cmp	r3, #41	@ 0x29
 8005656:	d005      	beq.n	8005664 <HAL_I2C_ER_IRQHandler+0xce>
 8005658:	7cfb      	ldrb	r3, [r7, #19]
 800565a:	2b28      	cmp	r3, #40	@ 0x28
 800565c:	d106      	bne.n	800566c <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	2b21      	cmp	r3, #33	@ 0x21
 8005662:	d103      	bne.n	800566c <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8005664:	6878      	ldr	r0, [r7, #4]
 8005666:	f001 f881 	bl	800676c <I2C_Slave_AF>
 800566a:	e016      	b.n	800569a <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005674:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8005676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005678:	f043 0304 	orr.w	r3, r3, #4
 800567c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800567e:	7efb      	ldrb	r3, [r7, #27]
 8005680:	2b10      	cmp	r3, #16
 8005682:	d002      	beq.n	800568a <HAL_I2C_ER_IRQHandler+0xf4>
 8005684:	7efb      	ldrb	r3, [r7, #27]
 8005686:	2b40      	cmp	r3, #64	@ 0x40
 8005688:	d107      	bne.n	800569a <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	681a      	ldr	r2, [r3, #0]
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005698:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800569a:	6a3b      	ldr	r3, [r7, #32]
 800569c:	0adb      	lsrs	r3, r3, #11
 800569e:	f003 0301 	and.w	r3, r3, #1
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d00e      	beq.n	80056c4 <HAL_I2C_ER_IRQHandler+0x12e>
 80056a6:	69fb      	ldr	r3, [r7, #28]
 80056a8:	0a1b      	lsrs	r3, r3, #8
 80056aa:	f003 0301 	and.w	r3, r3, #1
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d008      	beq.n	80056c4 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 80056b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056b4:	f043 0308 	orr.w	r3, r3, #8
 80056b8:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 80056c2:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 80056c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d008      	beq.n	80056dc <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80056ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056d0:	431a      	orrs	r2, r3
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 80056d6:	6878      	ldr	r0, [r7, #4]
 80056d8:	f001 f8bc 	bl	8006854 <I2C_ITError>
  }
}
 80056dc:	bf00      	nop
 80056de:	3728      	adds	r7, #40	@ 0x28
 80056e0:	46bd      	mov	sp, r7
 80056e2:	bd80      	pop	{r7, pc}

080056e4 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80056e4:	b480      	push	{r7}
 80056e6:	b083      	sub	sp, #12
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80056ec:	bf00      	nop
 80056ee:	370c      	adds	r7, #12
 80056f0:	46bd      	mov	sp, r7
 80056f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f6:	4770      	bx	lr

080056f8 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80056f8:	b480      	push	{r7}
 80056fa:	b083      	sub	sp, #12
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8005700:	bf00      	nop
 8005702:	370c      	adds	r7, #12
 8005704:	46bd      	mov	sp, r7
 8005706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570a:	4770      	bx	lr

0800570c <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800570c:	b480      	push	{r7}
 800570e:	b083      	sub	sp, #12
 8005710:	af00      	add	r7, sp, #0
 8005712:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8005714:	bf00      	nop
 8005716:	370c      	adds	r7, #12
 8005718:	46bd      	mov	sp, r7
 800571a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571e:	4770      	bx	lr

08005720 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005720:	b480      	push	{r7}
 8005722:	b083      	sub	sp, #12
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8005728:	bf00      	nop
 800572a:	370c      	adds	r7, #12
 800572c:	46bd      	mov	sp, r7
 800572e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005732:	4770      	bx	lr

08005734 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8005734:	b480      	push	{r7}
 8005736:	b083      	sub	sp, #12
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
 800573c:	460b      	mov	r3, r1
 800573e:	70fb      	strb	r3, [r7, #3]
 8005740:	4613      	mov	r3, r2
 8005742:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8005744:	bf00      	nop
 8005746:	370c      	adds	r7, #12
 8005748:	46bd      	mov	sp, r7
 800574a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574e:	4770      	bx	lr

08005750 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005750:	b480      	push	{r7}
 8005752:	b083      	sub	sp, #12
 8005754:	af00      	add	r7, sp, #0
 8005756:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8005758:	bf00      	nop
 800575a:	370c      	adds	r7, #12
 800575c:	46bd      	mov	sp, r7
 800575e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005762:	4770      	bx	lr

08005764 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005764:	b480      	push	{r7}
 8005766:	b083      	sub	sp, #12
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800576c:	bf00      	nop
 800576e:	370c      	adds	r7, #12
 8005770:	46bd      	mov	sp, r7
 8005772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005776:	4770      	bx	lr

08005778 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005778:	b480      	push	{r7}
 800577a:	b083      	sub	sp, #12
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8005780:	bf00      	nop
 8005782:	370c      	adds	r7, #12
 8005784:	46bd      	mov	sp, r7
 8005786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800578a:	4770      	bx	lr

0800578c <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800578c:	b480      	push	{r7}
 800578e:	b083      	sub	sp, #12
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8005794:	bf00      	nop
 8005796:	370c      	adds	r7, #12
 8005798:	46bd      	mov	sp, r7
 800579a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579e:	4770      	bx	lr

080057a0 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80057a0:	b480      	push	{r7}
 80057a2:	b083      	sub	sp, #12
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80057a8:	bf00      	nop
 80057aa:	370c      	adds	r7, #12
 80057ac:	46bd      	mov	sp, r7
 80057ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b2:	4770      	bx	lr

080057b4 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	b084      	sub	sp, #16
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80057c2:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80057ca:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057d0:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d150      	bne.n	800587c <I2C_MasterTransmit_TXE+0xc8>
 80057da:	7bfb      	ldrb	r3, [r7, #15]
 80057dc:	2b21      	cmp	r3, #33	@ 0x21
 80057de:	d14d      	bne.n	800587c <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80057e0:	68bb      	ldr	r3, [r7, #8]
 80057e2:	2b08      	cmp	r3, #8
 80057e4:	d01d      	beq.n	8005822 <I2C_MasterTransmit_TXE+0x6e>
 80057e6:	68bb      	ldr	r3, [r7, #8]
 80057e8:	2b20      	cmp	r3, #32
 80057ea:	d01a      	beq.n	8005822 <I2C_MasterTransmit_TXE+0x6e>
 80057ec:	68bb      	ldr	r3, [r7, #8]
 80057ee:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80057f2:	d016      	beq.n	8005822 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	685a      	ldr	r2, [r3, #4]
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005802:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	2211      	movs	r2, #17
 8005808:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	2200      	movs	r2, #0
 800580e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	2220      	movs	r2, #32
 8005816:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800581a:	6878      	ldr	r0, [r7, #4]
 800581c:	f7ff ff62 	bl	80056e4 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005820:	e060      	b.n	80058e4 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	685a      	ldr	r2, [r3, #4]
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005830:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	681a      	ldr	r2, [r3, #0]
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005840:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	2200      	movs	r2, #0
 8005846:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2220      	movs	r2, #32
 800584c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005856:	b2db      	uxtb	r3, r3
 8005858:	2b40      	cmp	r3, #64	@ 0x40
 800585a:	d107      	bne.n	800586c <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2200      	movs	r2, #0
 8005860:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8005864:	6878      	ldr	r0, [r7, #4]
 8005866:	f7ff ff7d 	bl	8005764 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800586a:	e03b      	b.n	80058e4 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2200      	movs	r2, #0
 8005870:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005874:	6878      	ldr	r0, [r7, #4]
 8005876:	f7ff ff35 	bl	80056e4 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800587a:	e033      	b.n	80058e4 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 800587c:	7bfb      	ldrb	r3, [r7, #15]
 800587e:	2b21      	cmp	r3, #33	@ 0x21
 8005880:	d005      	beq.n	800588e <I2C_MasterTransmit_TXE+0xda>
 8005882:	7bbb      	ldrb	r3, [r7, #14]
 8005884:	2b40      	cmp	r3, #64	@ 0x40
 8005886:	d12d      	bne.n	80058e4 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8005888:	7bfb      	ldrb	r3, [r7, #15]
 800588a:	2b22      	cmp	r3, #34	@ 0x22
 800588c:	d12a      	bne.n	80058e4 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005892:	b29b      	uxth	r3, r3
 8005894:	2b00      	cmp	r3, #0
 8005896:	d108      	bne.n	80058aa <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	685a      	ldr	r2, [r3, #4]
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80058a6:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80058a8:	e01c      	b.n	80058e4 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80058b0:	b2db      	uxtb	r3, r3
 80058b2:	2b40      	cmp	r3, #64	@ 0x40
 80058b4:	d103      	bne.n	80058be <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80058b6:	6878      	ldr	r0, [r7, #4]
 80058b8:	f000 f88e 	bl	80059d8 <I2C_MemoryTransmit_TXE_BTF>
}
 80058bc:	e012      	b.n	80058e4 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058c2:	781a      	ldrb	r2, [r3, #0]
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058ce:	1c5a      	adds	r2, r3, #1
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80058d8:	b29b      	uxth	r3, r3
 80058da:	3b01      	subs	r3, #1
 80058dc:	b29a      	uxth	r2, r3
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80058e2:	e7ff      	b.n	80058e4 <I2C_MasterTransmit_TXE+0x130>
 80058e4:	bf00      	nop
 80058e6:	3710      	adds	r7, #16
 80058e8:	46bd      	mov	sp, r7
 80058ea:	bd80      	pop	{r7, pc}

080058ec <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b084      	sub	sp, #16
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058f8:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005900:	b2db      	uxtb	r3, r3
 8005902:	2b21      	cmp	r3, #33	@ 0x21
 8005904:	d164      	bne.n	80059d0 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800590a:	b29b      	uxth	r3, r3
 800590c:	2b00      	cmp	r3, #0
 800590e:	d012      	beq.n	8005936 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005914:	781a      	ldrb	r2, [r3, #0]
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005920:	1c5a      	adds	r2, r3, #1
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800592a:	b29b      	uxth	r3, r3
 800592c:	3b01      	subs	r3, #1
 800592e:	b29a      	uxth	r2, r3
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8005934:	e04c      	b.n	80059d0 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	2b08      	cmp	r3, #8
 800593a:	d01d      	beq.n	8005978 <I2C_MasterTransmit_BTF+0x8c>
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	2b20      	cmp	r3, #32
 8005940:	d01a      	beq.n	8005978 <I2C_MasterTransmit_BTF+0x8c>
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005948:	d016      	beq.n	8005978 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	685a      	ldr	r2, [r3, #4]
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005958:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	2211      	movs	r2, #17
 800595e:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2200      	movs	r2, #0
 8005964:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2220      	movs	r2, #32
 800596c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005970:	6878      	ldr	r0, [r7, #4]
 8005972:	f7ff feb7 	bl	80056e4 <HAL_I2C_MasterTxCpltCallback>
}
 8005976:	e02b      	b.n	80059d0 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	685a      	ldr	r2, [r3, #4]
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005986:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	681a      	ldr	r2, [r3, #0]
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005996:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2200      	movs	r2, #0
 800599c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	2220      	movs	r2, #32
 80059a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80059ac:	b2db      	uxtb	r3, r3
 80059ae:	2b40      	cmp	r3, #64	@ 0x40
 80059b0:	d107      	bne.n	80059c2 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	2200      	movs	r2, #0
 80059b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80059ba:	6878      	ldr	r0, [r7, #4]
 80059bc:	f7ff fed2 	bl	8005764 <HAL_I2C_MemTxCpltCallback>
}
 80059c0:	e006      	b.n	80059d0 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	2200      	movs	r2, #0
 80059c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80059ca:	6878      	ldr	r0, [r7, #4]
 80059cc:	f7ff fe8a 	bl	80056e4 <HAL_I2C_MasterTxCpltCallback>
}
 80059d0:	bf00      	nop
 80059d2:	3710      	adds	r7, #16
 80059d4:	46bd      	mov	sp, r7
 80059d6:	bd80      	pop	{r7, pc}

080059d8 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80059d8:	b580      	push	{r7, lr}
 80059da:	b084      	sub	sp, #16
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80059e6:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d11d      	bne.n	8005a2c <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80059f4:	2b01      	cmp	r3, #1
 80059f6:	d10b      	bne.n	8005a10 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80059fc:	b2da      	uxtb	r2, r3
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a08:	1c9a      	adds	r2, r3, #2
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8005a0e:	e077      	b.n	8005b00 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a14:	b29b      	uxth	r3, r3
 8005a16:	121b      	asrs	r3, r3, #8
 8005a18:	b2da      	uxtb	r2, r3
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a24:	1c5a      	adds	r2, r3, #1
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005a2a:	e069      	b.n	8005b00 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a30:	2b01      	cmp	r3, #1
 8005a32:	d10b      	bne.n	8005a4c <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a38:	b2da      	uxtb	r2, r3
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a44:	1c5a      	adds	r2, r3, #1
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005a4a:	e059      	b.n	8005b00 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a50:	2b02      	cmp	r3, #2
 8005a52:	d152      	bne.n	8005afa <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8005a54:	7bfb      	ldrb	r3, [r7, #15]
 8005a56:	2b22      	cmp	r3, #34	@ 0x22
 8005a58:	d10d      	bne.n	8005a76 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	681a      	ldr	r2, [r3, #0]
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005a68:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a6e:	1c5a      	adds	r2, r3, #1
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005a74:	e044      	b.n	8005b00 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a7a:	b29b      	uxth	r3, r3
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d015      	beq.n	8005aac <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8005a80:	7bfb      	ldrb	r3, [r7, #15]
 8005a82:	2b21      	cmp	r3, #33	@ 0x21
 8005a84:	d112      	bne.n	8005aac <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a8a:	781a      	ldrb	r2, [r3, #0]
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a96:	1c5a      	adds	r2, r3, #1
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005aa0:	b29b      	uxth	r3, r3
 8005aa2:	3b01      	subs	r3, #1
 8005aa4:	b29a      	uxth	r2, r3
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8005aaa:	e029      	b.n	8005b00 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ab0:	b29b      	uxth	r3, r3
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d124      	bne.n	8005b00 <I2C_MemoryTransmit_TXE_BTF+0x128>
 8005ab6:	7bfb      	ldrb	r3, [r7, #15]
 8005ab8:	2b21      	cmp	r3, #33	@ 0x21
 8005aba:	d121      	bne.n	8005b00 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	685a      	ldr	r2, [r3, #4]
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005aca:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	681a      	ldr	r2, [r3, #0]
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005ada:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2200      	movs	r2, #0
 8005ae0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	2220      	movs	r2, #32
 8005ae6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	2200      	movs	r2, #0
 8005aee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8005af2:	6878      	ldr	r0, [r7, #4]
 8005af4:	f7ff fe36 	bl	8005764 <HAL_I2C_MemTxCpltCallback>
}
 8005af8:	e002      	b.n	8005b00 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8005afa:	6878      	ldr	r0, [r7, #4]
 8005afc:	f7ff f894 	bl	8004c28 <I2C_Flush_DR>
}
 8005b00:	bf00      	nop
 8005b02:	3710      	adds	r7, #16
 8005b04:	46bd      	mov	sp, r7
 8005b06:	bd80      	pop	{r7, pc}

08005b08 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005b08:	b580      	push	{r7, lr}
 8005b0a:	b084      	sub	sp, #16
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b16:	b2db      	uxtb	r3, r3
 8005b18:	2b22      	cmp	r3, #34	@ 0x22
 8005b1a:	f040 80b9 	bne.w	8005c90 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b22:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b28:	b29b      	uxth	r3, r3
 8005b2a:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8005b2c:	68bb      	ldr	r3, [r7, #8]
 8005b2e:	2b03      	cmp	r3, #3
 8005b30:	d921      	bls.n	8005b76 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	691a      	ldr	r2, [r3, #16]
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b3c:	b2d2      	uxtb	r2, r2
 8005b3e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b44:	1c5a      	adds	r2, r3, #1
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b4e:	b29b      	uxth	r3, r3
 8005b50:	3b01      	subs	r3, #1
 8005b52:	b29a      	uxth	r2, r3
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b5c:	b29b      	uxth	r3, r3
 8005b5e:	2b03      	cmp	r3, #3
 8005b60:	f040 8096 	bne.w	8005c90 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	685a      	ldr	r2, [r3, #4]
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005b72:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8005b74:	e08c      	b.n	8005c90 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b7a:	2b02      	cmp	r3, #2
 8005b7c:	d07f      	beq.n	8005c7e <I2C_MasterReceive_RXNE+0x176>
 8005b7e:	68bb      	ldr	r3, [r7, #8]
 8005b80:	2b01      	cmp	r3, #1
 8005b82:	d002      	beq.n	8005b8a <I2C_MasterReceive_RXNE+0x82>
 8005b84:	68bb      	ldr	r3, [r7, #8]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d179      	bne.n	8005c7e <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005b8a:	6878      	ldr	r0, [r7, #4]
 8005b8c:	f001 fb36 	bl	80071fc <I2C_WaitOnSTOPRequestThroughIT>
 8005b90:	4603      	mov	r3, r0
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d14c      	bne.n	8005c30 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	681a      	ldr	r2, [r3, #0]
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005ba4:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	685a      	ldr	r2, [r3, #4]
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005bb4:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	691a      	ldr	r2, [r3, #16]
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bc0:	b2d2      	uxtb	r2, r2
 8005bc2:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bc8:	1c5a      	adds	r2, r3, #1
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005bd2:	b29b      	uxth	r3, r3
 8005bd4:	3b01      	subs	r3, #1
 8005bd6:	b29a      	uxth	r2, r3
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2220      	movs	r2, #32
 8005be0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005bea:	b2db      	uxtb	r3, r3
 8005bec:	2b40      	cmp	r3, #64	@ 0x40
 8005bee:	d10a      	bne.n	8005c06 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2200      	movs	r2, #0
 8005bf4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2200      	movs	r2, #0
 8005bfc:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8005bfe:	6878      	ldr	r0, [r7, #4]
 8005c00:	f7ff fdba 	bl	8005778 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005c04:	e044      	b.n	8005c90 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	2200      	movs	r2, #0
 8005c0a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	2b08      	cmp	r3, #8
 8005c12:	d002      	beq.n	8005c1a <I2C_MasterReceive_RXNE+0x112>
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	2b20      	cmp	r3, #32
 8005c18:	d103      	bne.n	8005c22 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	2200      	movs	r2, #0
 8005c1e:	631a      	str	r2, [r3, #48]	@ 0x30
 8005c20:	e002      	b.n	8005c28 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	2212      	movs	r2, #18
 8005c26:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8005c28:	6878      	ldr	r0, [r7, #4]
 8005c2a:	f7ff fd65 	bl	80056f8 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005c2e:	e02f      	b.n	8005c90 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	685a      	ldr	r2, [r3, #4]
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005c3e:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	691a      	ldr	r2, [r3, #16]
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c4a:	b2d2      	uxtb	r2, r2
 8005c4c:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c52:	1c5a      	adds	r2, r3, #1
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c5c:	b29b      	uxth	r3, r3
 8005c5e:	3b01      	subs	r3, #1
 8005c60:	b29a      	uxth	r2, r3
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2220      	movs	r2, #32
 8005c6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	2200      	movs	r2, #0
 8005c72:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8005c76:	6878      	ldr	r0, [r7, #4]
 8005c78:	f7ff fd88 	bl	800578c <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005c7c:	e008      	b.n	8005c90 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	685a      	ldr	r2, [r3, #4]
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005c8c:	605a      	str	r2, [r3, #4]
}
 8005c8e:	e7ff      	b.n	8005c90 <I2C_MasterReceive_RXNE+0x188>
 8005c90:	bf00      	nop
 8005c92:	3710      	adds	r7, #16
 8005c94:	46bd      	mov	sp, r7
 8005c96:	bd80      	pop	{r7, pc}

08005c98 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005c98:	b580      	push	{r7, lr}
 8005c9a:	b084      	sub	sp, #16
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ca4:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005caa:	b29b      	uxth	r3, r3
 8005cac:	2b04      	cmp	r3, #4
 8005cae:	d11b      	bne.n	8005ce8 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	685a      	ldr	r2, [r3, #4]
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005cbe:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	691a      	ldr	r2, [r3, #16]
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cca:	b2d2      	uxtb	r2, r2
 8005ccc:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cd2:	1c5a      	adds	r2, r3, #1
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cdc:	b29b      	uxth	r3, r3
 8005cde:	3b01      	subs	r3, #1
 8005ce0:	b29a      	uxth	r2, r3
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8005ce6:	e0c4      	b.n	8005e72 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cec:	b29b      	uxth	r3, r3
 8005cee:	2b03      	cmp	r3, #3
 8005cf0:	d129      	bne.n	8005d46 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	685a      	ldr	r2, [r3, #4]
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d00:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	2b04      	cmp	r3, #4
 8005d06:	d00a      	beq.n	8005d1e <I2C_MasterReceive_BTF+0x86>
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	2b02      	cmp	r3, #2
 8005d0c:	d007      	beq.n	8005d1e <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	681a      	ldr	r2, [r3, #0]
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d1c:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	691a      	ldr	r2, [r3, #16]
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d28:	b2d2      	uxtb	r2, r2
 8005d2a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d30:	1c5a      	adds	r2, r3, #1
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d3a:	b29b      	uxth	r3, r3
 8005d3c:	3b01      	subs	r3, #1
 8005d3e:	b29a      	uxth	r2, r3
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8005d44:	e095      	b.n	8005e72 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d4a:	b29b      	uxth	r3, r3
 8005d4c:	2b02      	cmp	r3, #2
 8005d4e:	d17d      	bne.n	8005e4c <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	2b01      	cmp	r3, #1
 8005d54:	d002      	beq.n	8005d5c <I2C_MasterReceive_BTF+0xc4>
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	2b10      	cmp	r3, #16
 8005d5a:	d108      	bne.n	8005d6e <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	681a      	ldr	r2, [r3, #0]
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d6a:	601a      	str	r2, [r3, #0]
 8005d6c:	e016      	b.n	8005d9c <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	2b04      	cmp	r3, #4
 8005d72:	d002      	beq.n	8005d7a <I2C_MasterReceive_BTF+0xe2>
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	2b02      	cmp	r3, #2
 8005d78:	d108      	bne.n	8005d8c <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	681a      	ldr	r2, [r3, #0]
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005d88:	601a      	str	r2, [r3, #0]
 8005d8a:	e007      	b.n	8005d9c <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	681a      	ldr	r2, [r3, #0]
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d9a:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	691a      	ldr	r2, [r3, #16]
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005da6:	b2d2      	uxtb	r2, r2
 8005da8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dae:	1c5a      	adds	r2, r3, #1
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005db8:	b29b      	uxth	r3, r3
 8005dba:	3b01      	subs	r3, #1
 8005dbc:	b29a      	uxth	r2, r3
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	691a      	ldr	r2, [r3, #16]
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dcc:	b2d2      	uxtb	r2, r2
 8005dce:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dd4:	1c5a      	adds	r2, r3, #1
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005dde:	b29b      	uxth	r3, r3
 8005de0:	3b01      	subs	r3, #1
 8005de2:	b29a      	uxth	r2, r3
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	685a      	ldr	r2, [r3, #4]
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8005df6:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2220      	movs	r2, #32
 8005dfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005e06:	b2db      	uxtb	r3, r3
 8005e08:	2b40      	cmp	r3, #64	@ 0x40
 8005e0a:	d10a      	bne.n	8005e22 <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	2200      	movs	r2, #0
 8005e10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	2200      	movs	r2, #0
 8005e18:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8005e1a:	6878      	ldr	r0, [r7, #4]
 8005e1c:	f7ff fcac 	bl	8005778 <HAL_I2C_MemRxCpltCallback>
}
 8005e20:	e027      	b.n	8005e72 <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	2200      	movs	r2, #0
 8005e26:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	2b08      	cmp	r3, #8
 8005e2e:	d002      	beq.n	8005e36 <I2C_MasterReceive_BTF+0x19e>
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	2b20      	cmp	r3, #32
 8005e34:	d103      	bne.n	8005e3e <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	2200      	movs	r2, #0
 8005e3a:	631a      	str	r2, [r3, #48]	@ 0x30
 8005e3c:	e002      	b.n	8005e44 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	2212      	movs	r2, #18
 8005e42:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8005e44:	6878      	ldr	r0, [r7, #4]
 8005e46:	f7ff fc57 	bl	80056f8 <HAL_I2C_MasterRxCpltCallback>
}
 8005e4a:	e012      	b.n	8005e72 <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	691a      	ldr	r2, [r3, #16]
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e56:	b2d2      	uxtb	r2, r2
 8005e58:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e5e:	1c5a      	adds	r2, r3, #1
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e68:	b29b      	uxth	r3, r3
 8005e6a:	3b01      	subs	r3, #1
 8005e6c:	b29a      	uxth	r2, r3
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8005e72:	bf00      	nop
 8005e74:	3710      	adds	r7, #16
 8005e76:	46bd      	mov	sp, r7
 8005e78:	bd80      	pop	{r7, pc}

08005e7a <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8005e7a:	b480      	push	{r7}
 8005e7c:	b083      	sub	sp, #12
 8005e7e:	af00      	add	r7, sp, #0
 8005e80:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005e88:	b2db      	uxtb	r3, r3
 8005e8a:	2b40      	cmp	r3, #64	@ 0x40
 8005e8c:	d117      	bne.n	8005ebe <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d109      	bne.n	8005eaa <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e9a:	b2db      	uxtb	r3, r3
 8005e9c:	461a      	mov	r2, r3
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005ea6:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8005ea8:	e067      	b.n	8005f7a <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005eae:	b2db      	uxtb	r3, r3
 8005eb0:	f043 0301 	orr.w	r3, r3, #1
 8005eb4:	b2da      	uxtb	r2, r3
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	611a      	str	r2, [r3, #16]
}
 8005ebc:	e05d      	b.n	8005f7a <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	691b      	ldr	r3, [r3, #16]
 8005ec2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005ec6:	d133      	bne.n	8005f30 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ece:	b2db      	uxtb	r3, r3
 8005ed0:	2b21      	cmp	r3, #33	@ 0x21
 8005ed2:	d109      	bne.n	8005ee8 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ed8:	b2db      	uxtb	r3, r3
 8005eda:	461a      	mov	r2, r3
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005ee4:	611a      	str	r2, [r3, #16]
 8005ee6:	e008      	b.n	8005efa <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005eec:	b2db      	uxtb	r3, r3
 8005eee:	f043 0301 	orr.w	r3, r3, #1
 8005ef2:	b2da      	uxtb	r2, r3
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d004      	beq.n	8005f0c <I2C_Master_SB+0x92>
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d108      	bne.n	8005f1e <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d032      	beq.n	8005f7a <I2C_Master_SB+0x100>
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d02d      	beq.n	8005f7a <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	685a      	ldr	r2, [r3, #4]
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005f2c:	605a      	str	r2, [r3, #4]
}
 8005f2e:	e024      	b.n	8005f7a <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d10e      	bne.n	8005f56 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f3c:	b29b      	uxth	r3, r3
 8005f3e:	11db      	asrs	r3, r3, #7
 8005f40:	b2db      	uxtb	r3, r3
 8005f42:	f003 0306 	and.w	r3, r3, #6
 8005f46:	b2db      	uxtb	r3, r3
 8005f48:	f063 030f 	orn	r3, r3, #15
 8005f4c:	b2da      	uxtb	r2, r3
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	611a      	str	r2, [r3, #16]
}
 8005f54:	e011      	b.n	8005f7a <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f5a:	2b01      	cmp	r3, #1
 8005f5c:	d10d      	bne.n	8005f7a <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f62:	b29b      	uxth	r3, r3
 8005f64:	11db      	asrs	r3, r3, #7
 8005f66:	b2db      	uxtb	r3, r3
 8005f68:	f003 0306 	and.w	r3, r3, #6
 8005f6c:	b2db      	uxtb	r3, r3
 8005f6e:	f063 030e 	orn	r3, r3, #14
 8005f72:	b2da      	uxtb	r2, r3
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	611a      	str	r2, [r3, #16]
}
 8005f7a:	bf00      	nop
 8005f7c:	370c      	adds	r7, #12
 8005f7e:	46bd      	mov	sp, r7
 8005f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f84:	4770      	bx	lr

08005f86 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8005f86:	b480      	push	{r7}
 8005f88:	b083      	sub	sp, #12
 8005f8a:	af00      	add	r7, sp, #0
 8005f8c:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f92:	b2da      	uxtb	r2, r3
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d004      	beq.n	8005fac <I2C_Master_ADD10+0x26>
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005fa6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d108      	bne.n	8005fbe <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d00c      	beq.n	8005fce <I2C_Master_ADD10+0x48>
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d007      	beq.n	8005fce <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	685a      	ldr	r2, [r3, #4]
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005fcc:	605a      	str	r2, [r3, #4]
  }
}
 8005fce:	bf00      	nop
 8005fd0:	370c      	adds	r7, #12
 8005fd2:	46bd      	mov	sp, r7
 8005fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd8:	4770      	bx	lr

08005fda <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8005fda:	b480      	push	{r7}
 8005fdc:	b091      	sub	sp, #68	@ 0x44
 8005fde:	af00      	add	r7, sp, #0
 8005fe0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005fe8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ff0:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ff6:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ffe:	b2db      	uxtb	r3, r3
 8006000:	2b22      	cmp	r3, #34	@ 0x22
 8006002:	f040 8169 	bne.w	80062d8 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800600a:	2b00      	cmp	r3, #0
 800600c:	d10f      	bne.n	800602e <I2C_Master_ADDR+0x54>
 800600e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8006012:	2b40      	cmp	r3, #64	@ 0x40
 8006014:	d10b      	bne.n	800602e <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006016:	2300      	movs	r3, #0
 8006018:	633b      	str	r3, [r7, #48]	@ 0x30
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	695b      	ldr	r3, [r3, #20]
 8006020:	633b      	str	r3, [r7, #48]	@ 0x30
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	699b      	ldr	r3, [r3, #24]
 8006028:	633b      	str	r3, [r7, #48]	@ 0x30
 800602a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800602c:	e160      	b.n	80062f0 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006032:	2b00      	cmp	r3, #0
 8006034:	d11d      	bne.n	8006072 <I2C_Master_ADDR+0x98>
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	691b      	ldr	r3, [r3, #16]
 800603a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800603e:	d118      	bne.n	8006072 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006040:	2300      	movs	r3, #0
 8006042:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	695b      	ldr	r3, [r3, #20]
 800604a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	699b      	ldr	r3, [r3, #24]
 8006052:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006054:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	681a      	ldr	r2, [r3, #0]
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006064:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800606a:	1c5a      	adds	r2, r3, #1
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	651a      	str	r2, [r3, #80]	@ 0x50
 8006070:	e13e      	b.n	80062f0 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006076:	b29b      	uxth	r3, r3
 8006078:	2b00      	cmp	r3, #0
 800607a:	d113      	bne.n	80060a4 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800607c:	2300      	movs	r3, #0
 800607e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	695b      	ldr	r3, [r3, #20]
 8006086:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	699b      	ldr	r3, [r3, #24]
 800608e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006090:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	681a      	ldr	r2, [r3, #0]
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80060a0:	601a      	str	r2, [r3, #0]
 80060a2:	e115      	b.n	80062d0 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060a8:	b29b      	uxth	r3, r3
 80060aa:	2b01      	cmp	r3, #1
 80060ac:	f040 808a 	bne.w	80061c4 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80060b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060b2:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80060b6:	d137      	bne.n	8006128 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	681a      	ldr	r2, [r3, #0]
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80060c6:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	685b      	ldr	r3, [r3, #4]
 80060ce:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80060d2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80060d6:	d113      	bne.n	8006100 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	681a      	ldr	r2, [r3, #0]
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80060e6:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80060e8:	2300      	movs	r3, #0
 80060ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	695b      	ldr	r3, [r3, #20]
 80060f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	699b      	ldr	r3, [r3, #24]
 80060fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80060fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060fe:	e0e7      	b.n	80062d0 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006100:	2300      	movs	r3, #0
 8006102:	623b      	str	r3, [r7, #32]
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	695b      	ldr	r3, [r3, #20]
 800610a:	623b      	str	r3, [r7, #32]
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	699b      	ldr	r3, [r3, #24]
 8006112:	623b      	str	r3, [r7, #32]
 8006114:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	681a      	ldr	r2, [r3, #0]
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006124:	601a      	str	r2, [r3, #0]
 8006126:	e0d3      	b.n	80062d0 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8006128:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800612a:	2b08      	cmp	r3, #8
 800612c:	d02e      	beq.n	800618c <I2C_Master_ADDR+0x1b2>
 800612e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006130:	2b20      	cmp	r3, #32
 8006132:	d02b      	beq.n	800618c <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8006134:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006136:	2b12      	cmp	r3, #18
 8006138:	d102      	bne.n	8006140 <I2C_Master_ADDR+0x166>
 800613a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800613c:	2b01      	cmp	r3, #1
 800613e:	d125      	bne.n	800618c <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8006140:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006142:	2b04      	cmp	r3, #4
 8006144:	d00e      	beq.n	8006164 <I2C_Master_ADDR+0x18a>
 8006146:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006148:	2b02      	cmp	r3, #2
 800614a:	d00b      	beq.n	8006164 <I2C_Master_ADDR+0x18a>
 800614c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800614e:	2b10      	cmp	r3, #16
 8006150:	d008      	beq.n	8006164 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	681a      	ldr	r2, [r3, #0]
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006160:	601a      	str	r2, [r3, #0]
 8006162:	e007      	b.n	8006174 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	681a      	ldr	r2, [r3, #0]
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006172:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006174:	2300      	movs	r3, #0
 8006176:	61fb      	str	r3, [r7, #28]
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	695b      	ldr	r3, [r3, #20]
 800617e:	61fb      	str	r3, [r7, #28]
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	699b      	ldr	r3, [r3, #24]
 8006186:	61fb      	str	r3, [r7, #28]
 8006188:	69fb      	ldr	r3, [r7, #28]
 800618a:	e0a1      	b.n	80062d0 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	681a      	ldr	r2, [r3, #0]
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800619a:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800619c:	2300      	movs	r3, #0
 800619e:	61bb      	str	r3, [r7, #24]
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	695b      	ldr	r3, [r3, #20]
 80061a6:	61bb      	str	r3, [r7, #24]
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	699b      	ldr	r3, [r3, #24]
 80061ae:	61bb      	str	r3, [r7, #24]
 80061b0:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	681a      	ldr	r2, [r3, #0]
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80061c0:	601a      	str	r2, [r3, #0]
 80061c2:	e085      	b.n	80062d0 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80061c8:	b29b      	uxth	r3, r3
 80061ca:	2b02      	cmp	r3, #2
 80061cc:	d14d      	bne.n	800626a <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80061ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061d0:	2b04      	cmp	r3, #4
 80061d2:	d016      	beq.n	8006202 <I2C_Master_ADDR+0x228>
 80061d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061d6:	2b02      	cmp	r3, #2
 80061d8:	d013      	beq.n	8006202 <I2C_Master_ADDR+0x228>
 80061da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061dc:	2b10      	cmp	r3, #16
 80061de:	d010      	beq.n	8006202 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	681a      	ldr	r2, [r3, #0]
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80061ee:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	681a      	ldr	r2, [r3, #0]
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80061fe:	601a      	str	r2, [r3, #0]
 8006200:	e007      	b.n	8006212 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	681a      	ldr	r2, [r3, #0]
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006210:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	685b      	ldr	r3, [r3, #4]
 8006218:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800621c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006220:	d117      	bne.n	8006252 <I2C_Master_ADDR+0x278>
 8006222:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006224:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006228:	d00b      	beq.n	8006242 <I2C_Master_ADDR+0x268>
 800622a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800622c:	2b01      	cmp	r3, #1
 800622e:	d008      	beq.n	8006242 <I2C_Master_ADDR+0x268>
 8006230:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006232:	2b08      	cmp	r3, #8
 8006234:	d005      	beq.n	8006242 <I2C_Master_ADDR+0x268>
 8006236:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006238:	2b10      	cmp	r3, #16
 800623a:	d002      	beq.n	8006242 <I2C_Master_ADDR+0x268>
 800623c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800623e:	2b20      	cmp	r3, #32
 8006240:	d107      	bne.n	8006252 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	685a      	ldr	r2, [r3, #4]
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006250:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006252:	2300      	movs	r3, #0
 8006254:	617b      	str	r3, [r7, #20]
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	695b      	ldr	r3, [r3, #20]
 800625c:	617b      	str	r3, [r7, #20]
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	699b      	ldr	r3, [r3, #24]
 8006264:	617b      	str	r3, [r7, #20]
 8006266:	697b      	ldr	r3, [r7, #20]
 8006268:	e032      	b.n	80062d0 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	681a      	ldr	r2, [r3, #0]
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006278:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	685b      	ldr	r3, [r3, #4]
 8006280:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006284:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006288:	d117      	bne.n	80062ba <I2C_Master_ADDR+0x2e0>
 800628a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800628c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006290:	d00b      	beq.n	80062aa <I2C_Master_ADDR+0x2d0>
 8006292:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006294:	2b01      	cmp	r3, #1
 8006296:	d008      	beq.n	80062aa <I2C_Master_ADDR+0x2d0>
 8006298:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800629a:	2b08      	cmp	r3, #8
 800629c:	d005      	beq.n	80062aa <I2C_Master_ADDR+0x2d0>
 800629e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062a0:	2b10      	cmp	r3, #16
 80062a2:	d002      	beq.n	80062aa <I2C_Master_ADDR+0x2d0>
 80062a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062a6:	2b20      	cmp	r3, #32
 80062a8:	d107      	bne.n	80062ba <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	685a      	ldr	r2, [r3, #4]
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80062b8:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80062ba:	2300      	movs	r3, #0
 80062bc:	613b      	str	r3, [r7, #16]
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	695b      	ldr	r3, [r3, #20]
 80062c4:	613b      	str	r3, [r7, #16]
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	699b      	ldr	r3, [r3, #24]
 80062cc:	613b      	str	r3, [r7, #16]
 80062ce:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2200      	movs	r2, #0
 80062d4:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 80062d6:	e00b      	b.n	80062f0 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80062d8:	2300      	movs	r3, #0
 80062da:	60fb      	str	r3, [r7, #12]
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	695b      	ldr	r3, [r3, #20]
 80062e2:	60fb      	str	r3, [r7, #12]
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	699b      	ldr	r3, [r3, #24]
 80062ea:	60fb      	str	r3, [r7, #12]
 80062ec:	68fb      	ldr	r3, [r7, #12]
}
 80062ee:	e7ff      	b.n	80062f0 <I2C_Master_ADDR+0x316>
 80062f0:	bf00      	nop
 80062f2:	3744      	adds	r7, #68	@ 0x44
 80062f4:	46bd      	mov	sp, r7
 80062f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062fa:	4770      	bx	lr

080062fc <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80062fc:	b580      	push	{r7, lr}
 80062fe:	b084      	sub	sp, #16
 8006300:	af00      	add	r7, sp, #0
 8006302:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800630a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006310:	b29b      	uxth	r3, r3
 8006312:	2b00      	cmp	r3, #0
 8006314:	d02b      	beq.n	800636e <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800631a:	781a      	ldrb	r2, [r3, #0]
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006326:	1c5a      	adds	r2, r3, #1
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006330:	b29b      	uxth	r3, r3
 8006332:	3b01      	subs	r3, #1
 8006334:	b29a      	uxth	r2, r3
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800633e:	b29b      	uxth	r3, r3
 8006340:	2b00      	cmp	r3, #0
 8006342:	d114      	bne.n	800636e <I2C_SlaveTransmit_TXE+0x72>
 8006344:	7bfb      	ldrb	r3, [r7, #15]
 8006346:	2b29      	cmp	r3, #41	@ 0x29
 8006348:	d111      	bne.n	800636e <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	685a      	ldr	r2, [r3, #4]
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006358:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	2221      	movs	r2, #33	@ 0x21
 800635e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	2228      	movs	r2, #40	@ 0x28
 8006364:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006368:	6878      	ldr	r0, [r7, #4]
 800636a:	f7ff f9cf 	bl	800570c <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800636e:	bf00      	nop
 8006370:	3710      	adds	r7, #16
 8006372:	46bd      	mov	sp, r7
 8006374:	bd80      	pop	{r7, pc}

08006376 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8006376:	b480      	push	{r7}
 8006378:	b083      	sub	sp, #12
 800637a:	af00      	add	r7, sp, #0
 800637c:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006382:	b29b      	uxth	r3, r3
 8006384:	2b00      	cmp	r3, #0
 8006386:	d011      	beq.n	80063ac <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800638c:	781a      	ldrb	r2, [r3, #0]
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006398:	1c5a      	adds	r2, r3, #1
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063a2:	b29b      	uxth	r3, r3
 80063a4:	3b01      	subs	r3, #1
 80063a6:	b29a      	uxth	r2, r3
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80063ac:	bf00      	nop
 80063ae:	370c      	adds	r7, #12
 80063b0:	46bd      	mov	sp, r7
 80063b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b6:	4770      	bx	lr

080063b8 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80063b8:	b580      	push	{r7, lr}
 80063ba:	b084      	sub	sp, #16
 80063bc:	af00      	add	r7, sp, #0
 80063be:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80063c6:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063cc:	b29b      	uxth	r3, r3
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d02c      	beq.n	800642c <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	691a      	ldr	r2, [r3, #16]
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063dc:	b2d2      	uxtb	r2, r2
 80063de:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063e4:	1c5a      	adds	r2, r3, #1
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063ee:	b29b      	uxth	r3, r3
 80063f0:	3b01      	subs	r3, #1
 80063f2:	b29a      	uxth	r2, r3
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063fc:	b29b      	uxth	r3, r3
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d114      	bne.n	800642c <I2C_SlaveReceive_RXNE+0x74>
 8006402:	7bfb      	ldrb	r3, [r7, #15]
 8006404:	2b2a      	cmp	r3, #42	@ 0x2a
 8006406:	d111      	bne.n	800642c <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	685a      	ldr	r2, [r3, #4]
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006416:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2222      	movs	r2, #34	@ 0x22
 800641c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	2228      	movs	r2, #40	@ 0x28
 8006422:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006426:	6878      	ldr	r0, [r7, #4]
 8006428:	f7ff f97a 	bl	8005720 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800642c:	bf00      	nop
 800642e:	3710      	adds	r7, #16
 8006430:	46bd      	mov	sp, r7
 8006432:	bd80      	pop	{r7, pc}

08006434 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8006434:	b480      	push	{r7}
 8006436:	b083      	sub	sp, #12
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006440:	b29b      	uxth	r3, r3
 8006442:	2b00      	cmp	r3, #0
 8006444:	d012      	beq.n	800646c <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	691a      	ldr	r2, [r3, #16]
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006450:	b2d2      	uxtb	r2, r2
 8006452:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006458:	1c5a      	adds	r2, r3, #1
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006462:	b29b      	uxth	r3, r3
 8006464:	3b01      	subs	r3, #1
 8006466:	b29a      	uxth	r2, r3
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 800646c:	bf00      	nop
 800646e:	370c      	adds	r7, #12
 8006470:	46bd      	mov	sp, r7
 8006472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006476:	4770      	bx	lr

08006478 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8006478:	b580      	push	{r7, lr}
 800647a:	b084      	sub	sp, #16
 800647c:	af00      	add	r7, sp, #0
 800647e:	6078      	str	r0, [r7, #4]
 8006480:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8006482:	2300      	movs	r3, #0
 8006484:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800648c:	b2db      	uxtb	r3, r3
 800648e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006492:	2b28      	cmp	r3, #40	@ 0x28
 8006494:	d127      	bne.n	80064e6 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	685a      	ldr	r2, [r3, #4]
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80064a4:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80064a6:	683b      	ldr	r3, [r7, #0]
 80064a8:	089b      	lsrs	r3, r3, #2
 80064aa:	f003 0301 	and.w	r3, r3, #1
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d101      	bne.n	80064b6 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80064b2:	2301      	movs	r3, #1
 80064b4:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80064b6:	683b      	ldr	r3, [r7, #0]
 80064b8:	09db      	lsrs	r3, r3, #7
 80064ba:	f003 0301 	and.w	r3, r3, #1
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d103      	bne.n	80064ca <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	68db      	ldr	r3, [r3, #12]
 80064c6:	81bb      	strh	r3, [r7, #12]
 80064c8:	e002      	b.n	80064d0 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	699b      	ldr	r3, [r3, #24]
 80064ce:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2200      	movs	r2, #0
 80064d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80064d8:	89ba      	ldrh	r2, [r7, #12]
 80064da:	7bfb      	ldrb	r3, [r7, #15]
 80064dc:	4619      	mov	r1, r3
 80064de:	6878      	ldr	r0, [r7, #4]
 80064e0:	f7ff f928 	bl	8005734 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80064e4:	e00e      	b.n	8006504 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80064e6:	2300      	movs	r3, #0
 80064e8:	60bb      	str	r3, [r7, #8]
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	695b      	ldr	r3, [r3, #20]
 80064f0:	60bb      	str	r3, [r7, #8]
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	699b      	ldr	r3, [r3, #24]
 80064f8:	60bb      	str	r3, [r7, #8]
 80064fa:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2200      	movs	r2, #0
 8006500:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8006504:	bf00      	nop
 8006506:	3710      	adds	r7, #16
 8006508:	46bd      	mov	sp, r7
 800650a:	bd80      	pop	{r7, pc}

0800650c <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 800650c:	b580      	push	{r7, lr}
 800650e:	b084      	sub	sp, #16
 8006510:	af00      	add	r7, sp, #0
 8006512:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800651a:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	685a      	ldr	r2, [r3, #4]
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800652a:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 800652c:	2300      	movs	r3, #0
 800652e:	60bb      	str	r3, [r7, #8]
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	695b      	ldr	r3, [r3, #20]
 8006536:	60bb      	str	r3, [r7, #8]
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	681a      	ldr	r2, [r3, #0]
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f042 0201 	orr.w	r2, r2, #1
 8006546:	601a      	str	r2, [r3, #0]
 8006548:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	681a      	ldr	r2, [r3, #0]
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006558:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	685b      	ldr	r3, [r3, #4]
 8006560:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006564:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006568:	d172      	bne.n	8006650 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800656a:	7bfb      	ldrb	r3, [r7, #15]
 800656c:	2b22      	cmp	r3, #34	@ 0x22
 800656e:	d002      	beq.n	8006576 <I2C_Slave_STOPF+0x6a>
 8006570:	7bfb      	ldrb	r3, [r7, #15]
 8006572:	2b2a      	cmp	r3, #42	@ 0x2a
 8006574:	d135      	bne.n	80065e2 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	685b      	ldr	r3, [r3, #4]
 800657e:	b29a      	uxth	r2, r3
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006588:	b29b      	uxth	r3, r3
 800658a:	2b00      	cmp	r3, #0
 800658c:	d005      	beq.n	800659a <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006592:	f043 0204 	orr.w	r2, r3, #4
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	685a      	ldr	r2, [r3, #4]
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80065a8:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065ae:	4618      	mov	r0, r3
 80065b0:	f7fd ff70 	bl	8004494 <HAL_DMA_GetState>
 80065b4:	4603      	mov	r3, r0
 80065b6:	2b01      	cmp	r3, #1
 80065b8:	d049      	beq.n	800664e <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065be:	4a69      	ldr	r2, [pc, #420]	@ (8006764 <I2C_Slave_STOPF+0x258>)
 80065c0:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065c6:	4618      	mov	r0, r3
 80065c8:	f7fd fdb8 	bl	800413c <HAL_DMA_Abort_IT>
 80065cc:	4603      	mov	r3, r0
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d03d      	beq.n	800664e <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80065d8:	687a      	ldr	r2, [r7, #4]
 80065da:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80065dc:	4610      	mov	r0, r2
 80065de:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80065e0:	e035      	b.n	800664e <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	685b      	ldr	r3, [r3, #4]
 80065ea:	b29a      	uxth	r2, r3
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065f4:	b29b      	uxth	r3, r3
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d005      	beq.n	8006606 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065fe:	f043 0204 	orr.w	r2, r3, #4
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	685a      	ldr	r2, [r3, #4]
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006614:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800661a:	4618      	mov	r0, r3
 800661c:	f7fd ff3a 	bl	8004494 <HAL_DMA_GetState>
 8006620:	4603      	mov	r3, r0
 8006622:	2b01      	cmp	r3, #1
 8006624:	d014      	beq.n	8006650 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800662a:	4a4e      	ldr	r2, [pc, #312]	@ (8006764 <I2C_Slave_STOPF+0x258>)
 800662c:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006632:	4618      	mov	r0, r3
 8006634:	f7fd fd82 	bl	800413c <HAL_DMA_Abort_IT>
 8006638:	4603      	mov	r3, r0
 800663a:	2b00      	cmp	r3, #0
 800663c:	d008      	beq.n	8006650 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006642:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006644:	687a      	ldr	r2, [r7, #4]
 8006646:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006648:	4610      	mov	r0, r2
 800664a:	4798      	blx	r3
 800664c:	e000      	b.n	8006650 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800664e:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006654:	b29b      	uxth	r3, r3
 8006656:	2b00      	cmp	r3, #0
 8006658:	d03e      	beq.n	80066d8 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	695b      	ldr	r3, [r3, #20]
 8006660:	f003 0304 	and.w	r3, r3, #4
 8006664:	2b04      	cmp	r3, #4
 8006666:	d112      	bne.n	800668e <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	691a      	ldr	r2, [r3, #16]
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006672:	b2d2      	uxtb	r2, r2
 8006674:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800667a:	1c5a      	adds	r2, r3, #1
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006684:	b29b      	uxth	r3, r3
 8006686:	3b01      	subs	r3, #1
 8006688:	b29a      	uxth	r2, r3
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	695b      	ldr	r3, [r3, #20]
 8006694:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006698:	2b40      	cmp	r3, #64	@ 0x40
 800669a:	d112      	bne.n	80066c2 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	691a      	ldr	r2, [r3, #16]
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066a6:	b2d2      	uxtb	r2, r2
 80066a8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066ae:	1c5a      	adds	r2, r3, #1
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066b8:	b29b      	uxth	r3, r3
 80066ba:	3b01      	subs	r3, #1
 80066bc:	b29a      	uxth	r2, r3
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066c6:	b29b      	uxth	r3, r3
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d005      	beq.n	80066d8 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066d0:	f043 0204 	orr.w	r2, r3, #4
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d003      	beq.n	80066e8 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80066e0:	6878      	ldr	r0, [r7, #4]
 80066e2:	f000 f8b7 	bl	8006854 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80066e6:	e039      	b.n	800675c <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80066e8:	7bfb      	ldrb	r3, [r7, #15]
 80066ea:	2b2a      	cmp	r3, #42	@ 0x2a
 80066ec:	d109      	bne.n	8006702 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	2200      	movs	r2, #0
 80066f2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2228      	movs	r2, #40	@ 0x28
 80066f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80066fc:	6878      	ldr	r0, [r7, #4]
 80066fe:	f7ff f80f 	bl	8005720 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006708:	b2db      	uxtb	r3, r3
 800670a:	2b28      	cmp	r3, #40	@ 0x28
 800670c:	d111      	bne.n	8006732 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	4a15      	ldr	r2, [pc, #84]	@ (8006768 <I2C_Slave_STOPF+0x25c>)
 8006712:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2200      	movs	r2, #0
 8006718:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	2220      	movs	r2, #32
 800671e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	2200      	movs	r2, #0
 8006726:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800672a:	6878      	ldr	r0, [r7, #4]
 800672c:	f7ff f810 	bl	8005750 <HAL_I2C_ListenCpltCallback>
}
 8006730:	e014      	b.n	800675c <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006736:	2b22      	cmp	r3, #34	@ 0x22
 8006738:	d002      	beq.n	8006740 <I2C_Slave_STOPF+0x234>
 800673a:	7bfb      	ldrb	r3, [r7, #15]
 800673c:	2b22      	cmp	r3, #34	@ 0x22
 800673e:	d10d      	bne.n	800675c <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2200      	movs	r2, #0
 8006744:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	2220      	movs	r2, #32
 800674a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	2200      	movs	r2, #0
 8006752:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006756:	6878      	ldr	r0, [r7, #4]
 8006758:	f7fe ffe2 	bl	8005720 <HAL_I2C_SlaveRxCpltCallback>
}
 800675c:	bf00      	nop
 800675e:	3710      	adds	r7, #16
 8006760:	46bd      	mov	sp, r7
 8006762:	bd80      	pop	{r7, pc}
 8006764:	08006d59 	.word	0x08006d59
 8006768:	ffff0000 	.word	0xffff0000

0800676c <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 800676c:	b580      	push	{r7, lr}
 800676e:	b084      	sub	sp, #16
 8006770:	af00      	add	r7, sp, #0
 8006772:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800677a:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006780:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8006782:	68bb      	ldr	r3, [r7, #8]
 8006784:	2b08      	cmp	r3, #8
 8006786:	d002      	beq.n	800678e <I2C_Slave_AF+0x22>
 8006788:	68bb      	ldr	r3, [r7, #8]
 800678a:	2b20      	cmp	r3, #32
 800678c:	d129      	bne.n	80067e2 <I2C_Slave_AF+0x76>
 800678e:	7bfb      	ldrb	r3, [r7, #15]
 8006790:	2b28      	cmp	r3, #40	@ 0x28
 8006792:	d126      	bne.n	80067e2 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	4a2e      	ldr	r2, [pc, #184]	@ (8006850 <I2C_Slave_AF+0xe4>)
 8006798:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	685a      	ldr	r2, [r3, #4]
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80067a8:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80067b2:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	681a      	ldr	r2, [r3, #0]
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80067c2:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	2200      	movs	r2, #0
 80067c8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	2220      	movs	r2, #32
 80067ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	2200      	movs	r2, #0
 80067d6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80067da:	6878      	ldr	r0, [r7, #4]
 80067dc:	f7fe ffb8 	bl	8005750 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80067e0:	e031      	b.n	8006846 <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80067e2:	7bfb      	ldrb	r3, [r7, #15]
 80067e4:	2b21      	cmp	r3, #33	@ 0x21
 80067e6:	d129      	bne.n	800683c <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	4a19      	ldr	r2, [pc, #100]	@ (8006850 <I2C_Slave_AF+0xe4>)
 80067ec:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	2221      	movs	r2, #33	@ 0x21
 80067f2:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	2220      	movs	r2, #32
 80067f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	2200      	movs	r2, #0
 8006800:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	685a      	ldr	r2, [r3, #4]
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006812:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800681c:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	681a      	ldr	r2, [r3, #0]
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800682c:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 800682e:	6878      	ldr	r0, [r7, #4]
 8006830:	f7fe f9fa 	bl	8004c28 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006834:	6878      	ldr	r0, [r7, #4]
 8006836:	f7fe ff69 	bl	800570c <HAL_I2C_SlaveTxCpltCallback>
}
 800683a:	e004      	b.n	8006846 <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006844:	615a      	str	r2, [r3, #20]
}
 8006846:	bf00      	nop
 8006848:	3710      	adds	r7, #16
 800684a:	46bd      	mov	sp, r7
 800684c:	bd80      	pop	{r7, pc}
 800684e:	bf00      	nop
 8006850:	ffff0000 	.word	0xffff0000

08006854 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8006854:	b580      	push	{r7, lr}
 8006856:	b084      	sub	sp, #16
 8006858:	af00      	add	r7, sp, #0
 800685a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006862:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800686a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800686c:	7bbb      	ldrb	r3, [r7, #14]
 800686e:	2b10      	cmp	r3, #16
 8006870:	d002      	beq.n	8006878 <I2C_ITError+0x24>
 8006872:	7bbb      	ldrb	r3, [r7, #14]
 8006874:	2b40      	cmp	r3, #64	@ 0x40
 8006876:	d10a      	bne.n	800688e <I2C_ITError+0x3a>
 8006878:	7bfb      	ldrb	r3, [r7, #15]
 800687a:	2b22      	cmp	r3, #34	@ 0x22
 800687c:	d107      	bne.n	800688e <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	681a      	ldr	r2, [r3, #0]
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800688c:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800688e:	7bfb      	ldrb	r3, [r7, #15]
 8006890:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006894:	2b28      	cmp	r3, #40	@ 0x28
 8006896:	d107      	bne.n	80068a8 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	2200      	movs	r2, #0
 800689c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	2228      	movs	r2, #40	@ 0x28
 80068a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80068a6:	e015      	b.n	80068d4 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	685b      	ldr	r3, [r3, #4]
 80068ae:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80068b2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80068b6:	d00a      	beq.n	80068ce <I2C_ITError+0x7a>
 80068b8:	7bfb      	ldrb	r3, [r7, #15]
 80068ba:	2b60      	cmp	r3, #96	@ 0x60
 80068bc:	d007      	beq.n	80068ce <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	2220      	movs	r2, #32
 80068c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	2200      	movs	r2, #0
 80068ca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	2200      	movs	r2, #0
 80068d2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	685b      	ldr	r3, [r3, #4]
 80068da:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80068de:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80068e2:	d162      	bne.n	80069aa <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	685a      	ldr	r2, [r3, #4]
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80068f2:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80068f8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80068fc:	b2db      	uxtb	r3, r3
 80068fe:	2b01      	cmp	r3, #1
 8006900:	d020      	beq.n	8006944 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006906:	4a6a      	ldr	r2, [pc, #424]	@ (8006ab0 <I2C_ITError+0x25c>)
 8006908:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800690e:	4618      	mov	r0, r3
 8006910:	f7fd fc14 	bl	800413c <HAL_DMA_Abort_IT>
 8006914:	4603      	mov	r3, r0
 8006916:	2b00      	cmp	r3, #0
 8006918:	f000 8089 	beq.w	8006a2e <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	681a      	ldr	r2, [r3, #0]
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	f022 0201 	bic.w	r2, r2, #1
 800692a:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	2220      	movs	r2, #32
 8006930:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006938:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800693a:	687a      	ldr	r2, [r7, #4]
 800693c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800693e:	4610      	mov	r0, r2
 8006940:	4798      	blx	r3
 8006942:	e074      	b.n	8006a2e <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006948:	4a59      	ldr	r2, [pc, #356]	@ (8006ab0 <I2C_ITError+0x25c>)
 800694a:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006950:	4618      	mov	r0, r3
 8006952:	f7fd fbf3 	bl	800413c <HAL_DMA_Abort_IT>
 8006956:	4603      	mov	r3, r0
 8006958:	2b00      	cmp	r3, #0
 800695a:	d068      	beq.n	8006a2e <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	695b      	ldr	r3, [r3, #20]
 8006962:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006966:	2b40      	cmp	r3, #64	@ 0x40
 8006968:	d10b      	bne.n	8006982 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	691a      	ldr	r2, [r3, #16]
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006974:	b2d2      	uxtb	r2, r2
 8006976:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800697c:	1c5a      	adds	r2, r3, #1
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	681a      	ldr	r2, [r3, #0]
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	f022 0201 	bic.w	r2, r2, #1
 8006990:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	2220      	movs	r2, #32
 8006996:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800699e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80069a0:	687a      	ldr	r2, [r7, #4]
 80069a2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80069a4:	4610      	mov	r0, r2
 80069a6:	4798      	blx	r3
 80069a8:	e041      	b.n	8006a2e <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80069b0:	b2db      	uxtb	r3, r3
 80069b2:	2b60      	cmp	r3, #96	@ 0x60
 80069b4:	d125      	bne.n	8006a02 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	2220      	movs	r2, #32
 80069ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	2200      	movs	r2, #0
 80069c2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	695b      	ldr	r3, [r3, #20]
 80069ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069ce:	2b40      	cmp	r3, #64	@ 0x40
 80069d0:	d10b      	bne.n	80069ea <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	691a      	ldr	r2, [r3, #16]
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069dc:	b2d2      	uxtb	r2, r2
 80069de:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069e4:	1c5a      	adds	r2, r3, #1
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	681a      	ldr	r2, [r3, #0]
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	f022 0201 	bic.w	r2, r2, #1
 80069f8:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80069fa:	6878      	ldr	r0, [r7, #4]
 80069fc:	f7fe fed0 	bl	80057a0 <HAL_I2C_AbortCpltCallback>
 8006a00:	e015      	b.n	8006a2e <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	695b      	ldr	r3, [r3, #20]
 8006a08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a0c:	2b40      	cmp	r3, #64	@ 0x40
 8006a0e:	d10b      	bne.n	8006a28 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	691a      	ldr	r2, [r3, #16]
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a1a:	b2d2      	uxtb	r2, r2
 8006a1c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a22:	1c5a      	adds	r2, r3, #1
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8006a28:	6878      	ldr	r0, [r7, #4]
 8006a2a:	f7fe feaf 	bl	800578c <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a32:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006a34:	68bb      	ldr	r3, [r7, #8]
 8006a36:	f003 0301 	and.w	r3, r3, #1
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d10e      	bne.n	8006a5c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006a3e:	68bb      	ldr	r3, [r7, #8]
 8006a40:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d109      	bne.n	8006a5c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006a48:	68bb      	ldr	r3, [r7, #8]
 8006a4a:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d104      	bne.n	8006a5c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8006a52:	68bb      	ldr	r3, [r7, #8]
 8006a54:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d007      	beq.n	8006a6c <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	685a      	ldr	r2, [r3, #4]
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006a6a:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006a72:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a78:	f003 0304 	and.w	r3, r3, #4
 8006a7c:	2b04      	cmp	r3, #4
 8006a7e:	d113      	bne.n	8006aa8 <I2C_ITError+0x254>
 8006a80:	7bfb      	ldrb	r3, [r7, #15]
 8006a82:	2b28      	cmp	r3, #40	@ 0x28
 8006a84:	d110      	bne.n	8006aa8 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	4a0a      	ldr	r2, [pc, #40]	@ (8006ab4 <I2C_ITError+0x260>)
 8006a8a:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	2200      	movs	r2, #0
 8006a90:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	2220      	movs	r2, #32
 8006a96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8006aa2:	6878      	ldr	r0, [r7, #4]
 8006aa4:	f7fe fe54 	bl	8005750 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006aa8:	bf00      	nop
 8006aaa:	3710      	adds	r7, #16
 8006aac:	46bd      	mov	sp, r7
 8006aae:	bd80      	pop	{r7, pc}
 8006ab0:	08006d59 	.word	0x08006d59
 8006ab4:	ffff0000 	.word	0xffff0000

08006ab8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006ab8:	b580      	push	{r7, lr}
 8006aba:	b088      	sub	sp, #32
 8006abc:	af02      	add	r7, sp, #8
 8006abe:	60f8      	str	r0, [r7, #12]
 8006ac0:	607a      	str	r2, [r7, #4]
 8006ac2:	603b      	str	r3, [r7, #0]
 8006ac4:	460b      	mov	r3, r1
 8006ac6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006acc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006ace:	697b      	ldr	r3, [r7, #20]
 8006ad0:	2b08      	cmp	r3, #8
 8006ad2:	d006      	beq.n	8006ae2 <I2C_MasterRequestWrite+0x2a>
 8006ad4:	697b      	ldr	r3, [r7, #20]
 8006ad6:	2b01      	cmp	r3, #1
 8006ad8:	d003      	beq.n	8006ae2 <I2C_MasterRequestWrite+0x2a>
 8006ada:	697b      	ldr	r3, [r7, #20]
 8006adc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006ae0:	d108      	bne.n	8006af4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	681a      	ldr	r2, [r3, #0]
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006af0:	601a      	str	r2, [r3, #0]
 8006af2:	e00b      	b.n	8006b0c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006af8:	2b12      	cmp	r3, #18
 8006afa:	d107      	bne.n	8006b0c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	681a      	ldr	r2, [r3, #0]
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006b0a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006b0c:	683b      	ldr	r3, [r7, #0]
 8006b0e:	9300      	str	r3, [sp, #0]
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	2200      	movs	r2, #0
 8006b14:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006b18:	68f8      	ldr	r0, [r7, #12]
 8006b1a:	f000 f9c5 	bl	8006ea8 <I2C_WaitOnFlagUntilTimeout>
 8006b1e:	4603      	mov	r3, r0
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d00d      	beq.n	8006b40 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b2e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006b32:	d103      	bne.n	8006b3c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006b3a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006b3c:	2303      	movs	r3, #3
 8006b3e:	e035      	b.n	8006bac <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	691b      	ldr	r3, [r3, #16]
 8006b44:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006b48:	d108      	bne.n	8006b5c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006b4a:	897b      	ldrh	r3, [r7, #10]
 8006b4c:	b2db      	uxtb	r3, r3
 8006b4e:	461a      	mov	r2, r3
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006b58:	611a      	str	r2, [r3, #16]
 8006b5a:	e01b      	b.n	8006b94 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006b5c:	897b      	ldrh	r3, [r7, #10]
 8006b5e:	11db      	asrs	r3, r3, #7
 8006b60:	b2db      	uxtb	r3, r3
 8006b62:	f003 0306 	and.w	r3, r3, #6
 8006b66:	b2db      	uxtb	r3, r3
 8006b68:	f063 030f 	orn	r3, r3, #15
 8006b6c:	b2da      	uxtb	r2, r3
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006b74:	683b      	ldr	r3, [r7, #0]
 8006b76:	687a      	ldr	r2, [r7, #4]
 8006b78:	490e      	ldr	r1, [pc, #56]	@ (8006bb4 <I2C_MasterRequestWrite+0xfc>)
 8006b7a:	68f8      	ldr	r0, [r7, #12]
 8006b7c:	f000 fa0e 	bl	8006f9c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006b80:	4603      	mov	r3, r0
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d001      	beq.n	8006b8a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8006b86:	2301      	movs	r3, #1
 8006b88:	e010      	b.n	8006bac <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006b8a:	897b      	ldrh	r3, [r7, #10]
 8006b8c:	b2da      	uxtb	r2, r3
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006b94:	683b      	ldr	r3, [r7, #0]
 8006b96:	687a      	ldr	r2, [r7, #4]
 8006b98:	4907      	ldr	r1, [pc, #28]	@ (8006bb8 <I2C_MasterRequestWrite+0x100>)
 8006b9a:	68f8      	ldr	r0, [r7, #12]
 8006b9c:	f000 f9fe 	bl	8006f9c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006ba0:	4603      	mov	r3, r0
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d001      	beq.n	8006baa <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8006ba6:	2301      	movs	r3, #1
 8006ba8:	e000      	b.n	8006bac <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8006baa:	2300      	movs	r3, #0
}
 8006bac:	4618      	mov	r0, r3
 8006bae:	3718      	adds	r7, #24
 8006bb0:	46bd      	mov	sp, r7
 8006bb2:	bd80      	pop	{r7, pc}
 8006bb4:	00010008 	.word	0x00010008
 8006bb8:	00010002 	.word	0x00010002

08006bbc <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006bbc:	b580      	push	{r7, lr}
 8006bbe:	b088      	sub	sp, #32
 8006bc0:	af02      	add	r7, sp, #8
 8006bc2:	60f8      	str	r0, [r7, #12]
 8006bc4:	607a      	str	r2, [r7, #4]
 8006bc6:	603b      	str	r3, [r7, #0]
 8006bc8:	460b      	mov	r3, r1
 8006bca:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bd0:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	681a      	ldr	r2, [r3, #0]
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006be0:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006be2:	697b      	ldr	r3, [r7, #20]
 8006be4:	2b08      	cmp	r3, #8
 8006be6:	d006      	beq.n	8006bf6 <I2C_MasterRequestRead+0x3a>
 8006be8:	697b      	ldr	r3, [r7, #20]
 8006bea:	2b01      	cmp	r3, #1
 8006bec:	d003      	beq.n	8006bf6 <I2C_MasterRequestRead+0x3a>
 8006bee:	697b      	ldr	r3, [r7, #20]
 8006bf0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006bf4:	d108      	bne.n	8006c08 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	681a      	ldr	r2, [r3, #0]
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006c04:	601a      	str	r2, [r3, #0]
 8006c06:	e00b      	b.n	8006c20 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c0c:	2b11      	cmp	r3, #17
 8006c0e:	d107      	bne.n	8006c20 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	681a      	ldr	r2, [r3, #0]
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006c1e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006c20:	683b      	ldr	r3, [r7, #0]
 8006c22:	9300      	str	r3, [sp, #0]
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	2200      	movs	r2, #0
 8006c28:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006c2c:	68f8      	ldr	r0, [r7, #12]
 8006c2e:	f000 f93b 	bl	8006ea8 <I2C_WaitOnFlagUntilTimeout>
 8006c32:	4603      	mov	r3, r0
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d00d      	beq.n	8006c54 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c42:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006c46:	d103      	bne.n	8006c50 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006c4e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006c50:	2303      	movs	r3, #3
 8006c52:	e079      	b.n	8006d48 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	691b      	ldr	r3, [r3, #16]
 8006c58:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006c5c:	d108      	bne.n	8006c70 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006c5e:	897b      	ldrh	r3, [r7, #10]
 8006c60:	b2db      	uxtb	r3, r3
 8006c62:	f043 0301 	orr.w	r3, r3, #1
 8006c66:	b2da      	uxtb	r2, r3
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	611a      	str	r2, [r3, #16]
 8006c6e:	e05f      	b.n	8006d30 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006c70:	897b      	ldrh	r3, [r7, #10]
 8006c72:	11db      	asrs	r3, r3, #7
 8006c74:	b2db      	uxtb	r3, r3
 8006c76:	f003 0306 	and.w	r3, r3, #6
 8006c7a:	b2db      	uxtb	r3, r3
 8006c7c:	f063 030f 	orn	r3, r3, #15
 8006c80:	b2da      	uxtb	r2, r3
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006c88:	683b      	ldr	r3, [r7, #0]
 8006c8a:	687a      	ldr	r2, [r7, #4]
 8006c8c:	4930      	ldr	r1, [pc, #192]	@ (8006d50 <I2C_MasterRequestRead+0x194>)
 8006c8e:	68f8      	ldr	r0, [r7, #12]
 8006c90:	f000 f984 	bl	8006f9c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006c94:	4603      	mov	r3, r0
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d001      	beq.n	8006c9e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8006c9a:	2301      	movs	r3, #1
 8006c9c:	e054      	b.n	8006d48 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006c9e:	897b      	ldrh	r3, [r7, #10]
 8006ca0:	b2da      	uxtb	r2, r3
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006ca8:	683b      	ldr	r3, [r7, #0]
 8006caa:	687a      	ldr	r2, [r7, #4]
 8006cac:	4929      	ldr	r1, [pc, #164]	@ (8006d54 <I2C_MasterRequestRead+0x198>)
 8006cae:	68f8      	ldr	r0, [r7, #12]
 8006cb0:	f000 f974 	bl	8006f9c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006cb4:	4603      	mov	r3, r0
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d001      	beq.n	8006cbe <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8006cba:	2301      	movs	r3, #1
 8006cbc:	e044      	b.n	8006d48 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006cbe:	2300      	movs	r3, #0
 8006cc0:	613b      	str	r3, [r7, #16]
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	695b      	ldr	r3, [r3, #20]
 8006cc8:	613b      	str	r3, [r7, #16]
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	699b      	ldr	r3, [r3, #24]
 8006cd0:	613b      	str	r3, [r7, #16]
 8006cd2:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	681a      	ldr	r2, [r3, #0]
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006ce2:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006ce4:	683b      	ldr	r3, [r7, #0]
 8006ce6:	9300      	str	r3, [sp, #0]
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	2200      	movs	r2, #0
 8006cec:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006cf0:	68f8      	ldr	r0, [r7, #12]
 8006cf2:	f000 f8d9 	bl	8006ea8 <I2C_WaitOnFlagUntilTimeout>
 8006cf6:	4603      	mov	r3, r0
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d00d      	beq.n	8006d18 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d06:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006d0a:	d103      	bne.n	8006d14 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006d12:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8006d14:	2303      	movs	r3, #3
 8006d16:	e017      	b.n	8006d48 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8006d18:	897b      	ldrh	r3, [r7, #10]
 8006d1a:	11db      	asrs	r3, r3, #7
 8006d1c:	b2db      	uxtb	r3, r3
 8006d1e:	f003 0306 	and.w	r3, r3, #6
 8006d22:	b2db      	uxtb	r3, r3
 8006d24:	f063 030e 	orn	r3, r3, #14
 8006d28:	b2da      	uxtb	r2, r3
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006d30:	683b      	ldr	r3, [r7, #0]
 8006d32:	687a      	ldr	r2, [r7, #4]
 8006d34:	4907      	ldr	r1, [pc, #28]	@ (8006d54 <I2C_MasterRequestRead+0x198>)
 8006d36:	68f8      	ldr	r0, [r7, #12]
 8006d38:	f000 f930 	bl	8006f9c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006d3c:	4603      	mov	r3, r0
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d001      	beq.n	8006d46 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8006d42:	2301      	movs	r3, #1
 8006d44:	e000      	b.n	8006d48 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8006d46:	2300      	movs	r3, #0
}
 8006d48:	4618      	mov	r0, r3
 8006d4a:	3718      	adds	r7, #24
 8006d4c:	46bd      	mov	sp, r7
 8006d4e:	bd80      	pop	{r7, pc}
 8006d50:	00010008 	.word	0x00010008
 8006d54:	00010002 	.word	0x00010002

08006d58 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8006d58:	b580      	push	{r7, lr}
 8006d5a:	b086      	sub	sp, #24
 8006d5c:	af00      	add	r7, sp, #0
 8006d5e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006d60:	2300      	movs	r3, #0
 8006d62:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d68:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006d6a:	697b      	ldr	r3, [r7, #20]
 8006d6c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006d70:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8006d72:	4b4b      	ldr	r3, [pc, #300]	@ (8006ea0 <I2C_DMAAbort+0x148>)
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	08db      	lsrs	r3, r3, #3
 8006d78:	4a4a      	ldr	r2, [pc, #296]	@ (8006ea4 <I2C_DMAAbort+0x14c>)
 8006d7a:	fba2 2303 	umull	r2, r3, r2, r3
 8006d7e:	0a1a      	lsrs	r2, r3, #8
 8006d80:	4613      	mov	r3, r2
 8006d82:	009b      	lsls	r3, r3, #2
 8006d84:	4413      	add	r3, r2
 8006d86:	00da      	lsls	r2, r3, #3
 8006d88:	1ad3      	subs	r3, r2, r3
 8006d8a:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d106      	bne.n	8006da0 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006d92:	697b      	ldr	r3, [r7, #20]
 8006d94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d96:	f043 0220 	orr.w	r2, r3, #32
 8006d9a:	697b      	ldr	r3, [r7, #20]
 8006d9c:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8006d9e:	e00a      	b.n	8006db6 <I2C_DMAAbort+0x5e>
    }
    count--;
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	3b01      	subs	r3, #1
 8006da4:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8006da6:	697b      	ldr	r3, [r7, #20]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006db0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006db4:	d0ea      	beq.n	8006d8c <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8006db6:	697b      	ldr	r3, [r7, #20]
 8006db8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d003      	beq.n	8006dc6 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8006dbe:	697b      	ldr	r3, [r7, #20]
 8006dc0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006dc2:	2200      	movs	r2, #0
 8006dc4:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8006dc6:	697b      	ldr	r3, [r7, #20]
 8006dc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d003      	beq.n	8006dd6 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8006dce:	697b      	ldr	r3, [r7, #20]
 8006dd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dd2:	2200      	movs	r2, #0
 8006dd4:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006dd6:	697b      	ldr	r3, [r7, #20]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	681a      	ldr	r2, [r3, #0]
 8006ddc:	697b      	ldr	r3, [r7, #20]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006de4:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8006de6:	697b      	ldr	r3, [r7, #20]
 8006de8:	2200      	movs	r2, #0
 8006dea:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8006dec:	697b      	ldr	r3, [r7, #20]
 8006dee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d003      	beq.n	8006dfc <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8006df4:	697b      	ldr	r3, [r7, #20]
 8006df6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006df8:	2200      	movs	r2, #0
 8006dfa:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8006dfc:	697b      	ldr	r3, [r7, #20]
 8006dfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d003      	beq.n	8006e0c <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8006e04:	697b      	ldr	r3, [r7, #20]
 8006e06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e08:	2200      	movs	r2, #0
 8006e0a:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8006e0c:	697b      	ldr	r3, [r7, #20]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	681a      	ldr	r2, [r3, #0]
 8006e12:	697b      	ldr	r3, [r7, #20]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f022 0201 	bic.w	r2, r2, #1
 8006e1a:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006e1c:	697b      	ldr	r3, [r7, #20]
 8006e1e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006e22:	b2db      	uxtb	r3, r3
 8006e24:	2b60      	cmp	r3, #96	@ 0x60
 8006e26:	d10e      	bne.n	8006e46 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8006e28:	697b      	ldr	r3, [r7, #20]
 8006e2a:	2220      	movs	r2, #32
 8006e2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006e30:	697b      	ldr	r3, [r7, #20]
 8006e32:	2200      	movs	r2, #0
 8006e34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8006e38:	697b      	ldr	r3, [r7, #20]
 8006e3a:	2200      	movs	r2, #0
 8006e3c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8006e3e:	6978      	ldr	r0, [r7, #20]
 8006e40:	f7fe fcae 	bl	80057a0 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006e44:	e027      	b.n	8006e96 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006e46:	7cfb      	ldrb	r3, [r7, #19]
 8006e48:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006e4c:	2b28      	cmp	r3, #40	@ 0x28
 8006e4e:	d117      	bne.n	8006e80 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8006e50:	697b      	ldr	r3, [r7, #20]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	681a      	ldr	r2, [r3, #0]
 8006e56:	697b      	ldr	r3, [r7, #20]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	f042 0201 	orr.w	r2, r2, #1
 8006e5e:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006e60:	697b      	ldr	r3, [r7, #20]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	681a      	ldr	r2, [r3, #0]
 8006e66:	697b      	ldr	r3, [r7, #20]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006e6e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8006e70:	697b      	ldr	r3, [r7, #20]
 8006e72:	2200      	movs	r2, #0
 8006e74:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006e76:	697b      	ldr	r3, [r7, #20]
 8006e78:	2228      	movs	r2, #40	@ 0x28
 8006e7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8006e7e:	e007      	b.n	8006e90 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8006e80:	697b      	ldr	r3, [r7, #20]
 8006e82:	2220      	movs	r2, #32
 8006e84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e88:	697b      	ldr	r3, [r7, #20]
 8006e8a:	2200      	movs	r2, #0
 8006e8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8006e90:	6978      	ldr	r0, [r7, #20]
 8006e92:	f7fe fc7b 	bl	800578c <HAL_I2C_ErrorCallback>
}
 8006e96:	bf00      	nop
 8006e98:	3718      	adds	r7, #24
 8006e9a:	46bd      	mov	sp, r7
 8006e9c:	bd80      	pop	{r7, pc}
 8006e9e:	bf00      	nop
 8006ea0:	2000000c 	.word	0x2000000c
 8006ea4:	14f8b589 	.word	0x14f8b589

08006ea8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006ea8:	b580      	push	{r7, lr}
 8006eaa:	b084      	sub	sp, #16
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	60f8      	str	r0, [r7, #12]
 8006eb0:	60b9      	str	r1, [r7, #8]
 8006eb2:	603b      	str	r3, [r7, #0]
 8006eb4:	4613      	mov	r3, r2
 8006eb6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006eb8:	e048      	b.n	8006f4c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006eba:	683b      	ldr	r3, [r7, #0]
 8006ebc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006ec0:	d044      	beq.n	8006f4c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ec2:	f7fc feff 	bl	8003cc4 <HAL_GetTick>
 8006ec6:	4602      	mov	r2, r0
 8006ec8:	69bb      	ldr	r3, [r7, #24]
 8006eca:	1ad3      	subs	r3, r2, r3
 8006ecc:	683a      	ldr	r2, [r7, #0]
 8006ece:	429a      	cmp	r2, r3
 8006ed0:	d302      	bcc.n	8006ed8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006ed2:	683b      	ldr	r3, [r7, #0]
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d139      	bne.n	8006f4c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006ed8:	68bb      	ldr	r3, [r7, #8]
 8006eda:	0c1b      	lsrs	r3, r3, #16
 8006edc:	b2db      	uxtb	r3, r3
 8006ede:	2b01      	cmp	r3, #1
 8006ee0:	d10d      	bne.n	8006efe <I2C_WaitOnFlagUntilTimeout+0x56>
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	695b      	ldr	r3, [r3, #20]
 8006ee8:	43da      	mvns	r2, r3
 8006eea:	68bb      	ldr	r3, [r7, #8]
 8006eec:	4013      	ands	r3, r2
 8006eee:	b29b      	uxth	r3, r3
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	bf0c      	ite	eq
 8006ef4:	2301      	moveq	r3, #1
 8006ef6:	2300      	movne	r3, #0
 8006ef8:	b2db      	uxtb	r3, r3
 8006efa:	461a      	mov	r2, r3
 8006efc:	e00c      	b.n	8006f18 <I2C_WaitOnFlagUntilTimeout+0x70>
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	699b      	ldr	r3, [r3, #24]
 8006f04:	43da      	mvns	r2, r3
 8006f06:	68bb      	ldr	r3, [r7, #8]
 8006f08:	4013      	ands	r3, r2
 8006f0a:	b29b      	uxth	r3, r3
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	bf0c      	ite	eq
 8006f10:	2301      	moveq	r3, #1
 8006f12:	2300      	movne	r3, #0
 8006f14:	b2db      	uxtb	r3, r3
 8006f16:	461a      	mov	r2, r3
 8006f18:	79fb      	ldrb	r3, [r7, #7]
 8006f1a:	429a      	cmp	r2, r3
 8006f1c:	d116      	bne.n	8006f4c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	2200      	movs	r2, #0
 8006f22:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	2220      	movs	r2, #32
 8006f28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	2200      	movs	r2, #0
 8006f30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f38:	f043 0220 	orr.w	r2, r3, #32
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	2200      	movs	r2, #0
 8006f44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006f48:	2301      	movs	r3, #1
 8006f4a:	e023      	b.n	8006f94 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006f4c:	68bb      	ldr	r3, [r7, #8]
 8006f4e:	0c1b      	lsrs	r3, r3, #16
 8006f50:	b2db      	uxtb	r3, r3
 8006f52:	2b01      	cmp	r3, #1
 8006f54:	d10d      	bne.n	8006f72 <I2C_WaitOnFlagUntilTimeout+0xca>
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	695b      	ldr	r3, [r3, #20]
 8006f5c:	43da      	mvns	r2, r3
 8006f5e:	68bb      	ldr	r3, [r7, #8]
 8006f60:	4013      	ands	r3, r2
 8006f62:	b29b      	uxth	r3, r3
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	bf0c      	ite	eq
 8006f68:	2301      	moveq	r3, #1
 8006f6a:	2300      	movne	r3, #0
 8006f6c:	b2db      	uxtb	r3, r3
 8006f6e:	461a      	mov	r2, r3
 8006f70:	e00c      	b.n	8006f8c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	699b      	ldr	r3, [r3, #24]
 8006f78:	43da      	mvns	r2, r3
 8006f7a:	68bb      	ldr	r3, [r7, #8]
 8006f7c:	4013      	ands	r3, r2
 8006f7e:	b29b      	uxth	r3, r3
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	bf0c      	ite	eq
 8006f84:	2301      	moveq	r3, #1
 8006f86:	2300      	movne	r3, #0
 8006f88:	b2db      	uxtb	r3, r3
 8006f8a:	461a      	mov	r2, r3
 8006f8c:	79fb      	ldrb	r3, [r7, #7]
 8006f8e:	429a      	cmp	r2, r3
 8006f90:	d093      	beq.n	8006eba <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006f92:	2300      	movs	r3, #0
}
 8006f94:	4618      	mov	r0, r3
 8006f96:	3710      	adds	r7, #16
 8006f98:	46bd      	mov	sp, r7
 8006f9a:	bd80      	pop	{r7, pc}

08006f9c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006f9c:	b580      	push	{r7, lr}
 8006f9e:	b084      	sub	sp, #16
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	60f8      	str	r0, [r7, #12]
 8006fa4:	60b9      	str	r1, [r7, #8]
 8006fa6:	607a      	str	r2, [r7, #4]
 8006fa8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006faa:	e071      	b.n	8007090 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	695b      	ldr	r3, [r3, #20]
 8006fb2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006fb6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006fba:	d123      	bne.n	8007004 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	681a      	ldr	r2, [r3, #0]
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006fca:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006fd4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	2200      	movs	r2, #0
 8006fda:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	2220      	movs	r2, #32
 8006fe0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ff0:	f043 0204 	orr.w	r2, r3, #4
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	2200      	movs	r2, #0
 8006ffc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8007000:	2301      	movs	r3, #1
 8007002:	e067      	b.n	80070d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800700a:	d041      	beq.n	8007090 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800700c:	f7fc fe5a 	bl	8003cc4 <HAL_GetTick>
 8007010:	4602      	mov	r2, r0
 8007012:	683b      	ldr	r3, [r7, #0]
 8007014:	1ad3      	subs	r3, r2, r3
 8007016:	687a      	ldr	r2, [r7, #4]
 8007018:	429a      	cmp	r2, r3
 800701a:	d302      	bcc.n	8007022 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	2b00      	cmp	r3, #0
 8007020:	d136      	bne.n	8007090 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8007022:	68bb      	ldr	r3, [r7, #8]
 8007024:	0c1b      	lsrs	r3, r3, #16
 8007026:	b2db      	uxtb	r3, r3
 8007028:	2b01      	cmp	r3, #1
 800702a:	d10c      	bne.n	8007046 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	695b      	ldr	r3, [r3, #20]
 8007032:	43da      	mvns	r2, r3
 8007034:	68bb      	ldr	r3, [r7, #8]
 8007036:	4013      	ands	r3, r2
 8007038:	b29b      	uxth	r3, r3
 800703a:	2b00      	cmp	r3, #0
 800703c:	bf14      	ite	ne
 800703e:	2301      	movne	r3, #1
 8007040:	2300      	moveq	r3, #0
 8007042:	b2db      	uxtb	r3, r3
 8007044:	e00b      	b.n	800705e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	699b      	ldr	r3, [r3, #24]
 800704c:	43da      	mvns	r2, r3
 800704e:	68bb      	ldr	r3, [r7, #8]
 8007050:	4013      	ands	r3, r2
 8007052:	b29b      	uxth	r3, r3
 8007054:	2b00      	cmp	r3, #0
 8007056:	bf14      	ite	ne
 8007058:	2301      	movne	r3, #1
 800705a:	2300      	moveq	r3, #0
 800705c:	b2db      	uxtb	r3, r3
 800705e:	2b00      	cmp	r3, #0
 8007060:	d016      	beq.n	8007090 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	2200      	movs	r2, #0
 8007066:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	2220      	movs	r2, #32
 800706c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	2200      	movs	r2, #0
 8007074:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800707c:	f043 0220 	orr.w	r2, r3, #32
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	2200      	movs	r2, #0
 8007088:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800708c:	2301      	movs	r3, #1
 800708e:	e021      	b.n	80070d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007090:	68bb      	ldr	r3, [r7, #8]
 8007092:	0c1b      	lsrs	r3, r3, #16
 8007094:	b2db      	uxtb	r3, r3
 8007096:	2b01      	cmp	r3, #1
 8007098:	d10c      	bne.n	80070b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	695b      	ldr	r3, [r3, #20]
 80070a0:	43da      	mvns	r2, r3
 80070a2:	68bb      	ldr	r3, [r7, #8]
 80070a4:	4013      	ands	r3, r2
 80070a6:	b29b      	uxth	r3, r3
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	bf14      	ite	ne
 80070ac:	2301      	movne	r3, #1
 80070ae:	2300      	moveq	r3, #0
 80070b0:	b2db      	uxtb	r3, r3
 80070b2:	e00b      	b.n	80070cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	699b      	ldr	r3, [r3, #24]
 80070ba:	43da      	mvns	r2, r3
 80070bc:	68bb      	ldr	r3, [r7, #8]
 80070be:	4013      	ands	r3, r2
 80070c0:	b29b      	uxth	r3, r3
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	bf14      	ite	ne
 80070c6:	2301      	movne	r3, #1
 80070c8:	2300      	moveq	r3, #0
 80070ca:	b2db      	uxtb	r3, r3
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	f47f af6d 	bne.w	8006fac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80070d2:	2300      	movs	r3, #0
}
 80070d4:	4618      	mov	r0, r3
 80070d6:	3710      	adds	r7, #16
 80070d8:	46bd      	mov	sp, r7
 80070da:	bd80      	pop	{r7, pc}

080070dc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80070dc:	b580      	push	{r7, lr}
 80070de:	b084      	sub	sp, #16
 80070e0:	af00      	add	r7, sp, #0
 80070e2:	60f8      	str	r0, [r7, #12]
 80070e4:	60b9      	str	r1, [r7, #8]
 80070e6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80070e8:	e034      	b.n	8007154 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80070ea:	68f8      	ldr	r0, [r7, #12]
 80070ec:	f000 f915 	bl	800731a <I2C_IsAcknowledgeFailed>
 80070f0:	4603      	mov	r3, r0
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d001      	beq.n	80070fa <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80070f6:	2301      	movs	r3, #1
 80070f8:	e034      	b.n	8007164 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80070fa:	68bb      	ldr	r3, [r7, #8]
 80070fc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007100:	d028      	beq.n	8007154 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007102:	f7fc fddf 	bl	8003cc4 <HAL_GetTick>
 8007106:	4602      	mov	r2, r0
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	1ad3      	subs	r3, r2, r3
 800710c:	68ba      	ldr	r2, [r7, #8]
 800710e:	429a      	cmp	r2, r3
 8007110:	d302      	bcc.n	8007118 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007112:	68bb      	ldr	r3, [r7, #8]
 8007114:	2b00      	cmp	r3, #0
 8007116:	d11d      	bne.n	8007154 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	695b      	ldr	r3, [r3, #20]
 800711e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007122:	2b80      	cmp	r3, #128	@ 0x80
 8007124:	d016      	beq.n	8007154 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	2200      	movs	r2, #0
 800712a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	2220      	movs	r2, #32
 8007130:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	2200      	movs	r2, #0
 8007138:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007140:	f043 0220 	orr.w	r2, r3, #32
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	2200      	movs	r2, #0
 800714c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007150:	2301      	movs	r3, #1
 8007152:	e007      	b.n	8007164 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	695b      	ldr	r3, [r3, #20]
 800715a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800715e:	2b80      	cmp	r3, #128	@ 0x80
 8007160:	d1c3      	bne.n	80070ea <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007162:	2300      	movs	r3, #0
}
 8007164:	4618      	mov	r0, r3
 8007166:	3710      	adds	r7, #16
 8007168:	46bd      	mov	sp, r7
 800716a:	bd80      	pop	{r7, pc}

0800716c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800716c:	b580      	push	{r7, lr}
 800716e:	b084      	sub	sp, #16
 8007170:	af00      	add	r7, sp, #0
 8007172:	60f8      	str	r0, [r7, #12]
 8007174:	60b9      	str	r1, [r7, #8]
 8007176:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007178:	e034      	b.n	80071e4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800717a:	68f8      	ldr	r0, [r7, #12]
 800717c:	f000 f8cd 	bl	800731a <I2C_IsAcknowledgeFailed>
 8007180:	4603      	mov	r3, r0
 8007182:	2b00      	cmp	r3, #0
 8007184:	d001      	beq.n	800718a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007186:	2301      	movs	r3, #1
 8007188:	e034      	b.n	80071f4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800718a:	68bb      	ldr	r3, [r7, #8]
 800718c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007190:	d028      	beq.n	80071e4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007192:	f7fc fd97 	bl	8003cc4 <HAL_GetTick>
 8007196:	4602      	mov	r2, r0
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	1ad3      	subs	r3, r2, r3
 800719c:	68ba      	ldr	r2, [r7, #8]
 800719e:	429a      	cmp	r2, r3
 80071a0:	d302      	bcc.n	80071a8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80071a2:	68bb      	ldr	r3, [r7, #8]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d11d      	bne.n	80071e4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	695b      	ldr	r3, [r3, #20]
 80071ae:	f003 0304 	and.w	r3, r3, #4
 80071b2:	2b04      	cmp	r3, #4
 80071b4:	d016      	beq.n	80071e4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	2200      	movs	r2, #0
 80071ba:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	2220      	movs	r2, #32
 80071c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	2200      	movs	r2, #0
 80071c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071d0:	f043 0220 	orr.w	r2, r3, #32
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	2200      	movs	r2, #0
 80071dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80071e0:	2301      	movs	r3, #1
 80071e2:	e007      	b.n	80071f4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	695b      	ldr	r3, [r3, #20]
 80071ea:	f003 0304 	and.w	r3, r3, #4
 80071ee:	2b04      	cmp	r3, #4
 80071f0:	d1c3      	bne.n	800717a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80071f2:	2300      	movs	r3, #0
}
 80071f4:	4618      	mov	r0, r3
 80071f6:	3710      	adds	r7, #16
 80071f8:	46bd      	mov	sp, r7
 80071fa:	bd80      	pop	{r7, pc}

080071fc <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80071fc:	b480      	push	{r7}
 80071fe:	b085      	sub	sp, #20
 8007200:	af00      	add	r7, sp, #0
 8007202:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007204:	2300      	movs	r3, #0
 8007206:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8007208:	4b13      	ldr	r3, [pc, #76]	@ (8007258 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	08db      	lsrs	r3, r3, #3
 800720e:	4a13      	ldr	r2, [pc, #76]	@ (800725c <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8007210:	fba2 2303 	umull	r2, r3, r2, r3
 8007214:	0a1a      	lsrs	r2, r3, #8
 8007216:	4613      	mov	r3, r2
 8007218:	009b      	lsls	r3, r3, #2
 800721a:	4413      	add	r3, r2
 800721c:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	3b01      	subs	r3, #1
 8007222:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	2b00      	cmp	r3, #0
 8007228:	d107      	bne.n	800723a <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800722e:	f043 0220 	orr.w	r2, r3, #32
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8007236:	2301      	movs	r3, #1
 8007238:	e008      	b.n	800724c <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007244:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007248:	d0e9      	beq.n	800721e <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 800724a:	2300      	movs	r3, #0
}
 800724c:	4618      	mov	r0, r3
 800724e:	3714      	adds	r7, #20
 8007250:	46bd      	mov	sp, r7
 8007252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007256:	4770      	bx	lr
 8007258:	2000000c 	.word	0x2000000c
 800725c:	14f8b589 	.word	0x14f8b589

08007260 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007260:	b580      	push	{r7, lr}
 8007262:	b084      	sub	sp, #16
 8007264:	af00      	add	r7, sp, #0
 8007266:	60f8      	str	r0, [r7, #12]
 8007268:	60b9      	str	r1, [r7, #8]
 800726a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800726c:	e049      	b.n	8007302 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	695b      	ldr	r3, [r3, #20]
 8007274:	f003 0310 	and.w	r3, r3, #16
 8007278:	2b10      	cmp	r3, #16
 800727a:	d119      	bne.n	80072b0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	f06f 0210 	mvn.w	r2, #16
 8007284:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	2200      	movs	r2, #0
 800728a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	2220      	movs	r2, #32
 8007290:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	2200      	movs	r2, #0
 8007298:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	2200      	movs	r2, #0
 80072a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80072ac:	2301      	movs	r3, #1
 80072ae:	e030      	b.n	8007312 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80072b0:	f7fc fd08 	bl	8003cc4 <HAL_GetTick>
 80072b4:	4602      	mov	r2, r0
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	1ad3      	subs	r3, r2, r3
 80072ba:	68ba      	ldr	r2, [r7, #8]
 80072bc:	429a      	cmp	r2, r3
 80072be:	d302      	bcc.n	80072c6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80072c0:	68bb      	ldr	r3, [r7, #8]
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d11d      	bne.n	8007302 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	695b      	ldr	r3, [r3, #20]
 80072cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072d0:	2b40      	cmp	r3, #64	@ 0x40
 80072d2:	d016      	beq.n	8007302 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	2200      	movs	r2, #0
 80072d8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	2220      	movs	r2, #32
 80072de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	2200      	movs	r2, #0
 80072e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072ee:	f043 0220 	orr.w	r2, r3, #32
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	2200      	movs	r2, #0
 80072fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80072fe:	2301      	movs	r3, #1
 8007300:	e007      	b.n	8007312 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	695b      	ldr	r3, [r3, #20]
 8007308:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800730c:	2b40      	cmp	r3, #64	@ 0x40
 800730e:	d1ae      	bne.n	800726e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007310:	2300      	movs	r3, #0
}
 8007312:	4618      	mov	r0, r3
 8007314:	3710      	adds	r7, #16
 8007316:	46bd      	mov	sp, r7
 8007318:	bd80      	pop	{r7, pc}

0800731a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800731a:	b480      	push	{r7}
 800731c:	b083      	sub	sp, #12
 800731e:	af00      	add	r7, sp, #0
 8007320:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	695b      	ldr	r3, [r3, #20]
 8007328:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800732c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007330:	d11b      	bne.n	800736a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800733a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	2200      	movs	r2, #0
 8007340:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	2220      	movs	r2, #32
 8007346:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	2200      	movs	r2, #0
 800734e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007356:	f043 0204 	orr.w	r2, r3, #4
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	2200      	movs	r2, #0
 8007362:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8007366:	2301      	movs	r3, #1
 8007368:	e000      	b.n	800736c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800736a:	2300      	movs	r3, #0
}
 800736c:	4618      	mov	r0, r3
 800736e:	370c      	adds	r7, #12
 8007370:	46bd      	mov	sp, r7
 8007372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007376:	4770      	bx	lr

08007378 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8007378:	b480      	push	{r7}
 800737a:	b083      	sub	sp, #12
 800737c:	af00      	add	r7, sp, #0
 800737e:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007384:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8007388:	d103      	bne.n	8007392 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	2201      	movs	r2, #1
 800738e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8007390:	e007      	b.n	80073a2 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007396:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 800739a:	d102      	bne.n	80073a2 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	2208      	movs	r2, #8
 80073a0:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 80073a2:	bf00      	nop
 80073a4:	370c      	adds	r7, #12
 80073a6:	46bd      	mov	sp, r7
 80073a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ac:	4770      	bx	lr
	...

080073b0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80073b0:	b580      	push	{r7, lr}
 80073b2:	b084      	sub	sp, #16
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	6078      	str	r0, [r7, #4]
 80073b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d101      	bne.n	80073c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80073c0:	2301      	movs	r3, #1
 80073c2:	e0cc      	b.n	800755e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80073c4:	4b68      	ldr	r3, [pc, #416]	@ (8007568 <HAL_RCC_ClockConfig+0x1b8>)
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	f003 030f 	and.w	r3, r3, #15
 80073cc:	683a      	ldr	r2, [r7, #0]
 80073ce:	429a      	cmp	r2, r3
 80073d0:	d90c      	bls.n	80073ec <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80073d2:	4b65      	ldr	r3, [pc, #404]	@ (8007568 <HAL_RCC_ClockConfig+0x1b8>)
 80073d4:	683a      	ldr	r2, [r7, #0]
 80073d6:	b2d2      	uxtb	r2, r2
 80073d8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80073da:	4b63      	ldr	r3, [pc, #396]	@ (8007568 <HAL_RCC_ClockConfig+0x1b8>)
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	f003 030f 	and.w	r3, r3, #15
 80073e2:	683a      	ldr	r2, [r7, #0]
 80073e4:	429a      	cmp	r2, r3
 80073e6:	d001      	beq.n	80073ec <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80073e8:	2301      	movs	r3, #1
 80073ea:	e0b8      	b.n	800755e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	f003 0302 	and.w	r3, r3, #2
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d020      	beq.n	800743a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	f003 0304 	and.w	r3, r3, #4
 8007400:	2b00      	cmp	r3, #0
 8007402:	d005      	beq.n	8007410 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007404:	4b59      	ldr	r3, [pc, #356]	@ (800756c <HAL_RCC_ClockConfig+0x1bc>)
 8007406:	689b      	ldr	r3, [r3, #8]
 8007408:	4a58      	ldr	r2, [pc, #352]	@ (800756c <HAL_RCC_ClockConfig+0x1bc>)
 800740a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800740e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	f003 0308 	and.w	r3, r3, #8
 8007418:	2b00      	cmp	r3, #0
 800741a:	d005      	beq.n	8007428 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800741c:	4b53      	ldr	r3, [pc, #332]	@ (800756c <HAL_RCC_ClockConfig+0x1bc>)
 800741e:	689b      	ldr	r3, [r3, #8]
 8007420:	4a52      	ldr	r2, [pc, #328]	@ (800756c <HAL_RCC_ClockConfig+0x1bc>)
 8007422:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8007426:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007428:	4b50      	ldr	r3, [pc, #320]	@ (800756c <HAL_RCC_ClockConfig+0x1bc>)
 800742a:	689b      	ldr	r3, [r3, #8]
 800742c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	689b      	ldr	r3, [r3, #8]
 8007434:	494d      	ldr	r1, [pc, #308]	@ (800756c <HAL_RCC_ClockConfig+0x1bc>)
 8007436:	4313      	orrs	r3, r2
 8007438:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	f003 0301 	and.w	r3, r3, #1
 8007442:	2b00      	cmp	r3, #0
 8007444:	d044      	beq.n	80074d0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	685b      	ldr	r3, [r3, #4]
 800744a:	2b01      	cmp	r3, #1
 800744c:	d107      	bne.n	800745e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800744e:	4b47      	ldr	r3, [pc, #284]	@ (800756c <HAL_RCC_ClockConfig+0x1bc>)
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007456:	2b00      	cmp	r3, #0
 8007458:	d119      	bne.n	800748e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800745a:	2301      	movs	r3, #1
 800745c:	e07f      	b.n	800755e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	685b      	ldr	r3, [r3, #4]
 8007462:	2b02      	cmp	r3, #2
 8007464:	d003      	beq.n	800746e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800746a:	2b03      	cmp	r3, #3
 800746c:	d107      	bne.n	800747e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800746e:	4b3f      	ldr	r3, [pc, #252]	@ (800756c <HAL_RCC_ClockConfig+0x1bc>)
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007476:	2b00      	cmp	r3, #0
 8007478:	d109      	bne.n	800748e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800747a:	2301      	movs	r3, #1
 800747c:	e06f      	b.n	800755e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800747e:	4b3b      	ldr	r3, [pc, #236]	@ (800756c <HAL_RCC_ClockConfig+0x1bc>)
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	f003 0302 	and.w	r3, r3, #2
 8007486:	2b00      	cmp	r3, #0
 8007488:	d101      	bne.n	800748e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800748a:	2301      	movs	r3, #1
 800748c:	e067      	b.n	800755e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800748e:	4b37      	ldr	r3, [pc, #220]	@ (800756c <HAL_RCC_ClockConfig+0x1bc>)
 8007490:	689b      	ldr	r3, [r3, #8]
 8007492:	f023 0203 	bic.w	r2, r3, #3
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	685b      	ldr	r3, [r3, #4]
 800749a:	4934      	ldr	r1, [pc, #208]	@ (800756c <HAL_RCC_ClockConfig+0x1bc>)
 800749c:	4313      	orrs	r3, r2
 800749e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80074a0:	f7fc fc10 	bl	8003cc4 <HAL_GetTick>
 80074a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80074a6:	e00a      	b.n	80074be <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80074a8:	f7fc fc0c 	bl	8003cc4 <HAL_GetTick>
 80074ac:	4602      	mov	r2, r0
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	1ad3      	subs	r3, r2, r3
 80074b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80074b6:	4293      	cmp	r3, r2
 80074b8:	d901      	bls.n	80074be <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80074ba:	2303      	movs	r3, #3
 80074bc:	e04f      	b.n	800755e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80074be:	4b2b      	ldr	r3, [pc, #172]	@ (800756c <HAL_RCC_ClockConfig+0x1bc>)
 80074c0:	689b      	ldr	r3, [r3, #8]
 80074c2:	f003 020c 	and.w	r2, r3, #12
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	685b      	ldr	r3, [r3, #4]
 80074ca:	009b      	lsls	r3, r3, #2
 80074cc:	429a      	cmp	r2, r3
 80074ce:	d1eb      	bne.n	80074a8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80074d0:	4b25      	ldr	r3, [pc, #148]	@ (8007568 <HAL_RCC_ClockConfig+0x1b8>)
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	f003 030f 	and.w	r3, r3, #15
 80074d8:	683a      	ldr	r2, [r7, #0]
 80074da:	429a      	cmp	r2, r3
 80074dc:	d20c      	bcs.n	80074f8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80074de:	4b22      	ldr	r3, [pc, #136]	@ (8007568 <HAL_RCC_ClockConfig+0x1b8>)
 80074e0:	683a      	ldr	r2, [r7, #0]
 80074e2:	b2d2      	uxtb	r2, r2
 80074e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80074e6:	4b20      	ldr	r3, [pc, #128]	@ (8007568 <HAL_RCC_ClockConfig+0x1b8>)
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	f003 030f 	and.w	r3, r3, #15
 80074ee:	683a      	ldr	r2, [r7, #0]
 80074f0:	429a      	cmp	r2, r3
 80074f2:	d001      	beq.n	80074f8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80074f4:	2301      	movs	r3, #1
 80074f6:	e032      	b.n	800755e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	f003 0304 	and.w	r3, r3, #4
 8007500:	2b00      	cmp	r3, #0
 8007502:	d008      	beq.n	8007516 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007504:	4b19      	ldr	r3, [pc, #100]	@ (800756c <HAL_RCC_ClockConfig+0x1bc>)
 8007506:	689b      	ldr	r3, [r3, #8]
 8007508:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	68db      	ldr	r3, [r3, #12]
 8007510:	4916      	ldr	r1, [pc, #88]	@ (800756c <HAL_RCC_ClockConfig+0x1bc>)
 8007512:	4313      	orrs	r3, r2
 8007514:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	f003 0308 	and.w	r3, r3, #8
 800751e:	2b00      	cmp	r3, #0
 8007520:	d009      	beq.n	8007536 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007522:	4b12      	ldr	r3, [pc, #72]	@ (800756c <HAL_RCC_ClockConfig+0x1bc>)
 8007524:	689b      	ldr	r3, [r3, #8]
 8007526:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	691b      	ldr	r3, [r3, #16]
 800752e:	00db      	lsls	r3, r3, #3
 8007530:	490e      	ldr	r1, [pc, #56]	@ (800756c <HAL_RCC_ClockConfig+0x1bc>)
 8007532:	4313      	orrs	r3, r2
 8007534:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007536:	f000 f855 	bl	80075e4 <HAL_RCC_GetSysClockFreq>
 800753a:	4602      	mov	r2, r0
 800753c:	4b0b      	ldr	r3, [pc, #44]	@ (800756c <HAL_RCC_ClockConfig+0x1bc>)
 800753e:	689b      	ldr	r3, [r3, #8]
 8007540:	091b      	lsrs	r3, r3, #4
 8007542:	f003 030f 	and.w	r3, r3, #15
 8007546:	490a      	ldr	r1, [pc, #40]	@ (8007570 <HAL_RCC_ClockConfig+0x1c0>)
 8007548:	5ccb      	ldrb	r3, [r1, r3]
 800754a:	fa22 f303 	lsr.w	r3, r2, r3
 800754e:	4a09      	ldr	r2, [pc, #36]	@ (8007574 <HAL_RCC_ClockConfig+0x1c4>)
 8007550:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8007552:	4b09      	ldr	r3, [pc, #36]	@ (8007578 <HAL_RCC_ClockConfig+0x1c8>)
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	4618      	mov	r0, r3
 8007558:	f7fc fb70 	bl	8003c3c <HAL_InitTick>

  return HAL_OK;
 800755c:	2300      	movs	r3, #0
}
 800755e:	4618      	mov	r0, r3
 8007560:	3710      	adds	r7, #16
 8007562:	46bd      	mov	sp, r7
 8007564:	bd80      	pop	{r7, pc}
 8007566:	bf00      	nop
 8007568:	40023c00 	.word	0x40023c00
 800756c:	40023800 	.word	0x40023800
 8007570:	0800a590 	.word	0x0800a590
 8007574:	2000000c 	.word	0x2000000c
 8007578:	20000010 	.word	0x20000010

0800757c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800757c:	b480      	push	{r7}
 800757e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007580:	4b03      	ldr	r3, [pc, #12]	@ (8007590 <HAL_RCC_GetHCLKFreq+0x14>)
 8007582:	681b      	ldr	r3, [r3, #0]
}
 8007584:	4618      	mov	r0, r3
 8007586:	46bd      	mov	sp, r7
 8007588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800758c:	4770      	bx	lr
 800758e:	bf00      	nop
 8007590:	2000000c 	.word	0x2000000c

08007594 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007594:	b580      	push	{r7, lr}
 8007596:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007598:	f7ff fff0 	bl	800757c <HAL_RCC_GetHCLKFreq>
 800759c:	4602      	mov	r2, r0
 800759e:	4b05      	ldr	r3, [pc, #20]	@ (80075b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80075a0:	689b      	ldr	r3, [r3, #8]
 80075a2:	0a9b      	lsrs	r3, r3, #10
 80075a4:	f003 0307 	and.w	r3, r3, #7
 80075a8:	4903      	ldr	r1, [pc, #12]	@ (80075b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80075aa:	5ccb      	ldrb	r3, [r1, r3]
 80075ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80075b0:	4618      	mov	r0, r3
 80075b2:	bd80      	pop	{r7, pc}
 80075b4:	40023800 	.word	0x40023800
 80075b8:	0800a5a0 	.word	0x0800a5a0

080075bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80075bc:	b580      	push	{r7, lr}
 80075be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80075c0:	f7ff ffdc 	bl	800757c <HAL_RCC_GetHCLKFreq>
 80075c4:	4602      	mov	r2, r0
 80075c6:	4b05      	ldr	r3, [pc, #20]	@ (80075dc <HAL_RCC_GetPCLK2Freq+0x20>)
 80075c8:	689b      	ldr	r3, [r3, #8]
 80075ca:	0b5b      	lsrs	r3, r3, #13
 80075cc:	f003 0307 	and.w	r3, r3, #7
 80075d0:	4903      	ldr	r1, [pc, #12]	@ (80075e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80075d2:	5ccb      	ldrb	r3, [r1, r3]
 80075d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80075d8:	4618      	mov	r0, r3
 80075da:	bd80      	pop	{r7, pc}
 80075dc:	40023800 	.word	0x40023800
 80075e0:	0800a5a0 	.word	0x0800a5a0

080075e4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80075e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80075e8:	b0ae      	sub	sp, #184	@ 0xb8
 80075ea:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80075ec:	2300      	movs	r3, #0
 80075ee:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 80075f2:	2300      	movs	r3, #0
 80075f4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 80075f8:	2300      	movs	r3, #0
 80075fa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 80075fe:	2300      	movs	r3, #0
 8007600:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8007604:	2300      	movs	r3, #0
 8007606:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800760a:	4bcb      	ldr	r3, [pc, #812]	@ (8007938 <HAL_RCC_GetSysClockFreq+0x354>)
 800760c:	689b      	ldr	r3, [r3, #8]
 800760e:	f003 030c 	and.w	r3, r3, #12
 8007612:	2b0c      	cmp	r3, #12
 8007614:	f200 8206 	bhi.w	8007a24 <HAL_RCC_GetSysClockFreq+0x440>
 8007618:	a201      	add	r2, pc, #4	@ (adr r2, 8007620 <HAL_RCC_GetSysClockFreq+0x3c>)
 800761a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800761e:	bf00      	nop
 8007620:	08007655 	.word	0x08007655
 8007624:	08007a25 	.word	0x08007a25
 8007628:	08007a25 	.word	0x08007a25
 800762c:	08007a25 	.word	0x08007a25
 8007630:	0800765d 	.word	0x0800765d
 8007634:	08007a25 	.word	0x08007a25
 8007638:	08007a25 	.word	0x08007a25
 800763c:	08007a25 	.word	0x08007a25
 8007640:	08007665 	.word	0x08007665
 8007644:	08007a25 	.word	0x08007a25
 8007648:	08007a25 	.word	0x08007a25
 800764c:	08007a25 	.word	0x08007a25
 8007650:	08007855 	.word	0x08007855
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007654:	4bb9      	ldr	r3, [pc, #740]	@ (800793c <HAL_RCC_GetSysClockFreq+0x358>)
 8007656:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800765a:	e1e7      	b.n	8007a2c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800765c:	4bb8      	ldr	r3, [pc, #736]	@ (8007940 <HAL_RCC_GetSysClockFreq+0x35c>)
 800765e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8007662:	e1e3      	b.n	8007a2c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007664:	4bb4      	ldr	r3, [pc, #720]	@ (8007938 <HAL_RCC_GetSysClockFreq+0x354>)
 8007666:	685b      	ldr	r3, [r3, #4]
 8007668:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800766c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007670:	4bb1      	ldr	r3, [pc, #708]	@ (8007938 <HAL_RCC_GetSysClockFreq+0x354>)
 8007672:	685b      	ldr	r3, [r3, #4]
 8007674:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007678:	2b00      	cmp	r3, #0
 800767a:	d071      	beq.n	8007760 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800767c:	4bae      	ldr	r3, [pc, #696]	@ (8007938 <HAL_RCC_GetSysClockFreq+0x354>)
 800767e:	685b      	ldr	r3, [r3, #4]
 8007680:	099b      	lsrs	r3, r3, #6
 8007682:	2200      	movs	r2, #0
 8007684:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007688:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 800768c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007690:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007694:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007698:	2300      	movs	r3, #0
 800769a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800769e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80076a2:	4622      	mov	r2, r4
 80076a4:	462b      	mov	r3, r5
 80076a6:	f04f 0000 	mov.w	r0, #0
 80076aa:	f04f 0100 	mov.w	r1, #0
 80076ae:	0159      	lsls	r1, r3, #5
 80076b0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80076b4:	0150      	lsls	r0, r2, #5
 80076b6:	4602      	mov	r2, r0
 80076b8:	460b      	mov	r3, r1
 80076ba:	4621      	mov	r1, r4
 80076bc:	1a51      	subs	r1, r2, r1
 80076be:	6439      	str	r1, [r7, #64]	@ 0x40
 80076c0:	4629      	mov	r1, r5
 80076c2:	eb63 0301 	sbc.w	r3, r3, r1
 80076c6:	647b      	str	r3, [r7, #68]	@ 0x44
 80076c8:	f04f 0200 	mov.w	r2, #0
 80076cc:	f04f 0300 	mov.w	r3, #0
 80076d0:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 80076d4:	4649      	mov	r1, r9
 80076d6:	018b      	lsls	r3, r1, #6
 80076d8:	4641      	mov	r1, r8
 80076da:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80076de:	4641      	mov	r1, r8
 80076e0:	018a      	lsls	r2, r1, #6
 80076e2:	4641      	mov	r1, r8
 80076e4:	1a51      	subs	r1, r2, r1
 80076e6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80076e8:	4649      	mov	r1, r9
 80076ea:	eb63 0301 	sbc.w	r3, r3, r1
 80076ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80076f0:	f04f 0200 	mov.w	r2, #0
 80076f4:	f04f 0300 	mov.w	r3, #0
 80076f8:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80076fc:	4649      	mov	r1, r9
 80076fe:	00cb      	lsls	r3, r1, #3
 8007700:	4641      	mov	r1, r8
 8007702:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007706:	4641      	mov	r1, r8
 8007708:	00ca      	lsls	r2, r1, #3
 800770a:	4610      	mov	r0, r2
 800770c:	4619      	mov	r1, r3
 800770e:	4603      	mov	r3, r0
 8007710:	4622      	mov	r2, r4
 8007712:	189b      	adds	r3, r3, r2
 8007714:	633b      	str	r3, [r7, #48]	@ 0x30
 8007716:	462b      	mov	r3, r5
 8007718:	460a      	mov	r2, r1
 800771a:	eb42 0303 	adc.w	r3, r2, r3
 800771e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007720:	f04f 0200 	mov.w	r2, #0
 8007724:	f04f 0300 	mov.w	r3, #0
 8007728:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800772c:	4629      	mov	r1, r5
 800772e:	024b      	lsls	r3, r1, #9
 8007730:	4621      	mov	r1, r4
 8007732:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007736:	4621      	mov	r1, r4
 8007738:	024a      	lsls	r2, r1, #9
 800773a:	4610      	mov	r0, r2
 800773c:	4619      	mov	r1, r3
 800773e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007742:	2200      	movs	r2, #0
 8007744:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007748:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800774c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8007750:	f7f8 fdc6 	bl	80002e0 <__aeabi_uldivmod>
 8007754:	4602      	mov	r2, r0
 8007756:	460b      	mov	r3, r1
 8007758:	4613      	mov	r3, r2
 800775a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800775e:	e067      	b.n	8007830 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007760:	4b75      	ldr	r3, [pc, #468]	@ (8007938 <HAL_RCC_GetSysClockFreq+0x354>)
 8007762:	685b      	ldr	r3, [r3, #4]
 8007764:	099b      	lsrs	r3, r3, #6
 8007766:	2200      	movs	r2, #0
 8007768:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800776c:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8007770:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007774:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007778:	67bb      	str	r3, [r7, #120]	@ 0x78
 800777a:	2300      	movs	r3, #0
 800777c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800777e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8007782:	4622      	mov	r2, r4
 8007784:	462b      	mov	r3, r5
 8007786:	f04f 0000 	mov.w	r0, #0
 800778a:	f04f 0100 	mov.w	r1, #0
 800778e:	0159      	lsls	r1, r3, #5
 8007790:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007794:	0150      	lsls	r0, r2, #5
 8007796:	4602      	mov	r2, r0
 8007798:	460b      	mov	r3, r1
 800779a:	4621      	mov	r1, r4
 800779c:	1a51      	subs	r1, r2, r1
 800779e:	62b9      	str	r1, [r7, #40]	@ 0x28
 80077a0:	4629      	mov	r1, r5
 80077a2:	eb63 0301 	sbc.w	r3, r3, r1
 80077a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80077a8:	f04f 0200 	mov.w	r2, #0
 80077ac:	f04f 0300 	mov.w	r3, #0
 80077b0:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80077b4:	4649      	mov	r1, r9
 80077b6:	018b      	lsls	r3, r1, #6
 80077b8:	4641      	mov	r1, r8
 80077ba:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80077be:	4641      	mov	r1, r8
 80077c0:	018a      	lsls	r2, r1, #6
 80077c2:	4641      	mov	r1, r8
 80077c4:	ebb2 0a01 	subs.w	sl, r2, r1
 80077c8:	4649      	mov	r1, r9
 80077ca:	eb63 0b01 	sbc.w	fp, r3, r1
 80077ce:	f04f 0200 	mov.w	r2, #0
 80077d2:	f04f 0300 	mov.w	r3, #0
 80077d6:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80077da:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80077de:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80077e2:	4692      	mov	sl, r2
 80077e4:	469b      	mov	fp, r3
 80077e6:	4623      	mov	r3, r4
 80077e8:	eb1a 0303 	adds.w	r3, sl, r3
 80077ec:	623b      	str	r3, [r7, #32]
 80077ee:	462b      	mov	r3, r5
 80077f0:	eb4b 0303 	adc.w	r3, fp, r3
 80077f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80077f6:	f04f 0200 	mov.w	r2, #0
 80077fa:	f04f 0300 	mov.w	r3, #0
 80077fe:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8007802:	4629      	mov	r1, r5
 8007804:	028b      	lsls	r3, r1, #10
 8007806:	4621      	mov	r1, r4
 8007808:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800780c:	4621      	mov	r1, r4
 800780e:	028a      	lsls	r2, r1, #10
 8007810:	4610      	mov	r0, r2
 8007812:	4619      	mov	r1, r3
 8007814:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007818:	2200      	movs	r2, #0
 800781a:	673b      	str	r3, [r7, #112]	@ 0x70
 800781c:	677a      	str	r2, [r7, #116]	@ 0x74
 800781e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8007822:	f7f8 fd5d 	bl	80002e0 <__aeabi_uldivmod>
 8007826:	4602      	mov	r2, r0
 8007828:	460b      	mov	r3, r1
 800782a:	4613      	mov	r3, r2
 800782c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8007830:	4b41      	ldr	r3, [pc, #260]	@ (8007938 <HAL_RCC_GetSysClockFreq+0x354>)
 8007832:	685b      	ldr	r3, [r3, #4]
 8007834:	0c1b      	lsrs	r3, r3, #16
 8007836:	f003 0303 	and.w	r3, r3, #3
 800783a:	3301      	adds	r3, #1
 800783c:	005b      	lsls	r3, r3, #1
 800783e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8007842:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007846:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800784a:	fbb2 f3f3 	udiv	r3, r2, r3
 800784e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8007852:	e0eb      	b.n	8007a2c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007854:	4b38      	ldr	r3, [pc, #224]	@ (8007938 <HAL_RCC_GetSysClockFreq+0x354>)
 8007856:	685b      	ldr	r3, [r3, #4]
 8007858:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800785c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007860:	4b35      	ldr	r3, [pc, #212]	@ (8007938 <HAL_RCC_GetSysClockFreq+0x354>)
 8007862:	685b      	ldr	r3, [r3, #4]
 8007864:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007868:	2b00      	cmp	r3, #0
 800786a:	d06b      	beq.n	8007944 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800786c:	4b32      	ldr	r3, [pc, #200]	@ (8007938 <HAL_RCC_GetSysClockFreq+0x354>)
 800786e:	685b      	ldr	r3, [r3, #4]
 8007870:	099b      	lsrs	r3, r3, #6
 8007872:	2200      	movs	r2, #0
 8007874:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007876:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007878:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800787a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800787e:	663b      	str	r3, [r7, #96]	@ 0x60
 8007880:	2300      	movs	r3, #0
 8007882:	667b      	str	r3, [r7, #100]	@ 0x64
 8007884:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8007888:	4622      	mov	r2, r4
 800788a:	462b      	mov	r3, r5
 800788c:	f04f 0000 	mov.w	r0, #0
 8007890:	f04f 0100 	mov.w	r1, #0
 8007894:	0159      	lsls	r1, r3, #5
 8007896:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800789a:	0150      	lsls	r0, r2, #5
 800789c:	4602      	mov	r2, r0
 800789e:	460b      	mov	r3, r1
 80078a0:	4621      	mov	r1, r4
 80078a2:	1a51      	subs	r1, r2, r1
 80078a4:	61b9      	str	r1, [r7, #24]
 80078a6:	4629      	mov	r1, r5
 80078a8:	eb63 0301 	sbc.w	r3, r3, r1
 80078ac:	61fb      	str	r3, [r7, #28]
 80078ae:	f04f 0200 	mov.w	r2, #0
 80078b2:	f04f 0300 	mov.w	r3, #0
 80078b6:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80078ba:	4659      	mov	r1, fp
 80078bc:	018b      	lsls	r3, r1, #6
 80078be:	4651      	mov	r1, sl
 80078c0:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80078c4:	4651      	mov	r1, sl
 80078c6:	018a      	lsls	r2, r1, #6
 80078c8:	4651      	mov	r1, sl
 80078ca:	ebb2 0801 	subs.w	r8, r2, r1
 80078ce:	4659      	mov	r1, fp
 80078d0:	eb63 0901 	sbc.w	r9, r3, r1
 80078d4:	f04f 0200 	mov.w	r2, #0
 80078d8:	f04f 0300 	mov.w	r3, #0
 80078dc:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80078e0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80078e4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80078e8:	4690      	mov	r8, r2
 80078ea:	4699      	mov	r9, r3
 80078ec:	4623      	mov	r3, r4
 80078ee:	eb18 0303 	adds.w	r3, r8, r3
 80078f2:	613b      	str	r3, [r7, #16]
 80078f4:	462b      	mov	r3, r5
 80078f6:	eb49 0303 	adc.w	r3, r9, r3
 80078fa:	617b      	str	r3, [r7, #20]
 80078fc:	f04f 0200 	mov.w	r2, #0
 8007900:	f04f 0300 	mov.w	r3, #0
 8007904:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8007908:	4629      	mov	r1, r5
 800790a:	024b      	lsls	r3, r1, #9
 800790c:	4621      	mov	r1, r4
 800790e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007912:	4621      	mov	r1, r4
 8007914:	024a      	lsls	r2, r1, #9
 8007916:	4610      	mov	r0, r2
 8007918:	4619      	mov	r1, r3
 800791a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800791e:	2200      	movs	r2, #0
 8007920:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007922:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8007924:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007928:	f7f8 fcda 	bl	80002e0 <__aeabi_uldivmod>
 800792c:	4602      	mov	r2, r0
 800792e:	460b      	mov	r3, r1
 8007930:	4613      	mov	r3, r2
 8007932:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007936:	e065      	b.n	8007a04 <HAL_RCC_GetSysClockFreq+0x420>
 8007938:	40023800 	.word	0x40023800
 800793c:	00f42400 	.word	0x00f42400
 8007940:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007944:	4b3d      	ldr	r3, [pc, #244]	@ (8007a3c <HAL_RCC_GetSysClockFreq+0x458>)
 8007946:	685b      	ldr	r3, [r3, #4]
 8007948:	099b      	lsrs	r3, r3, #6
 800794a:	2200      	movs	r2, #0
 800794c:	4618      	mov	r0, r3
 800794e:	4611      	mov	r1, r2
 8007950:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007954:	653b      	str	r3, [r7, #80]	@ 0x50
 8007956:	2300      	movs	r3, #0
 8007958:	657b      	str	r3, [r7, #84]	@ 0x54
 800795a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 800795e:	4642      	mov	r2, r8
 8007960:	464b      	mov	r3, r9
 8007962:	f04f 0000 	mov.w	r0, #0
 8007966:	f04f 0100 	mov.w	r1, #0
 800796a:	0159      	lsls	r1, r3, #5
 800796c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007970:	0150      	lsls	r0, r2, #5
 8007972:	4602      	mov	r2, r0
 8007974:	460b      	mov	r3, r1
 8007976:	4641      	mov	r1, r8
 8007978:	1a51      	subs	r1, r2, r1
 800797a:	60b9      	str	r1, [r7, #8]
 800797c:	4649      	mov	r1, r9
 800797e:	eb63 0301 	sbc.w	r3, r3, r1
 8007982:	60fb      	str	r3, [r7, #12]
 8007984:	f04f 0200 	mov.w	r2, #0
 8007988:	f04f 0300 	mov.w	r3, #0
 800798c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8007990:	4659      	mov	r1, fp
 8007992:	018b      	lsls	r3, r1, #6
 8007994:	4651      	mov	r1, sl
 8007996:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800799a:	4651      	mov	r1, sl
 800799c:	018a      	lsls	r2, r1, #6
 800799e:	4651      	mov	r1, sl
 80079a0:	1a54      	subs	r4, r2, r1
 80079a2:	4659      	mov	r1, fp
 80079a4:	eb63 0501 	sbc.w	r5, r3, r1
 80079a8:	f04f 0200 	mov.w	r2, #0
 80079ac:	f04f 0300 	mov.w	r3, #0
 80079b0:	00eb      	lsls	r3, r5, #3
 80079b2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80079b6:	00e2      	lsls	r2, r4, #3
 80079b8:	4614      	mov	r4, r2
 80079ba:	461d      	mov	r5, r3
 80079bc:	4643      	mov	r3, r8
 80079be:	18e3      	adds	r3, r4, r3
 80079c0:	603b      	str	r3, [r7, #0]
 80079c2:	464b      	mov	r3, r9
 80079c4:	eb45 0303 	adc.w	r3, r5, r3
 80079c8:	607b      	str	r3, [r7, #4]
 80079ca:	f04f 0200 	mov.w	r2, #0
 80079ce:	f04f 0300 	mov.w	r3, #0
 80079d2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80079d6:	4629      	mov	r1, r5
 80079d8:	028b      	lsls	r3, r1, #10
 80079da:	4621      	mov	r1, r4
 80079dc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80079e0:	4621      	mov	r1, r4
 80079e2:	028a      	lsls	r2, r1, #10
 80079e4:	4610      	mov	r0, r2
 80079e6:	4619      	mov	r1, r3
 80079e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80079ec:	2200      	movs	r2, #0
 80079ee:	64bb      	str	r3, [r7, #72]	@ 0x48
 80079f0:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80079f2:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80079f6:	f7f8 fc73 	bl	80002e0 <__aeabi_uldivmod>
 80079fa:	4602      	mov	r2, r0
 80079fc:	460b      	mov	r3, r1
 80079fe:	4613      	mov	r3, r2
 8007a00:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8007a04:	4b0d      	ldr	r3, [pc, #52]	@ (8007a3c <HAL_RCC_GetSysClockFreq+0x458>)
 8007a06:	685b      	ldr	r3, [r3, #4]
 8007a08:	0f1b      	lsrs	r3, r3, #28
 8007a0a:	f003 0307 	and.w	r3, r3, #7
 8007a0e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8007a12:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007a16:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007a1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a1e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8007a22:	e003      	b.n	8007a2c <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007a24:	4b06      	ldr	r3, [pc, #24]	@ (8007a40 <HAL_RCC_GetSysClockFreq+0x45c>)
 8007a26:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8007a2a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007a2c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8007a30:	4618      	mov	r0, r3
 8007a32:	37b8      	adds	r7, #184	@ 0xb8
 8007a34:	46bd      	mov	sp, r7
 8007a36:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007a3a:	bf00      	nop
 8007a3c:	40023800 	.word	0x40023800
 8007a40:	00f42400 	.word	0x00f42400

08007a44 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007a44:	b580      	push	{r7, lr}
 8007a46:	b086      	sub	sp, #24
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d101      	bne.n	8007a56 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007a52:	2301      	movs	r3, #1
 8007a54:	e28d      	b.n	8007f72 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	f003 0301 	and.w	r3, r3, #1
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	f000 8083 	beq.w	8007b6a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8007a64:	4b94      	ldr	r3, [pc, #592]	@ (8007cb8 <HAL_RCC_OscConfig+0x274>)
 8007a66:	689b      	ldr	r3, [r3, #8]
 8007a68:	f003 030c 	and.w	r3, r3, #12
 8007a6c:	2b04      	cmp	r3, #4
 8007a6e:	d019      	beq.n	8007aa4 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8007a70:	4b91      	ldr	r3, [pc, #580]	@ (8007cb8 <HAL_RCC_OscConfig+0x274>)
 8007a72:	689b      	ldr	r3, [r3, #8]
 8007a74:	f003 030c 	and.w	r3, r3, #12
        || \
 8007a78:	2b08      	cmp	r3, #8
 8007a7a:	d106      	bne.n	8007a8a <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8007a7c:	4b8e      	ldr	r3, [pc, #568]	@ (8007cb8 <HAL_RCC_OscConfig+0x274>)
 8007a7e:	685b      	ldr	r3, [r3, #4]
 8007a80:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007a84:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007a88:	d00c      	beq.n	8007aa4 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007a8a:	4b8b      	ldr	r3, [pc, #556]	@ (8007cb8 <HAL_RCC_OscConfig+0x274>)
 8007a8c:	689b      	ldr	r3, [r3, #8]
 8007a8e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8007a92:	2b0c      	cmp	r3, #12
 8007a94:	d112      	bne.n	8007abc <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007a96:	4b88      	ldr	r3, [pc, #544]	@ (8007cb8 <HAL_RCC_OscConfig+0x274>)
 8007a98:	685b      	ldr	r3, [r3, #4]
 8007a9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007a9e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007aa2:	d10b      	bne.n	8007abc <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007aa4:	4b84      	ldr	r3, [pc, #528]	@ (8007cb8 <HAL_RCC_OscConfig+0x274>)
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d05b      	beq.n	8007b68 <HAL_RCC_OscConfig+0x124>
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	685b      	ldr	r3, [r3, #4]
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d157      	bne.n	8007b68 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8007ab8:	2301      	movs	r3, #1
 8007aba:	e25a      	b.n	8007f72 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	685b      	ldr	r3, [r3, #4]
 8007ac0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007ac4:	d106      	bne.n	8007ad4 <HAL_RCC_OscConfig+0x90>
 8007ac6:	4b7c      	ldr	r3, [pc, #496]	@ (8007cb8 <HAL_RCC_OscConfig+0x274>)
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	4a7b      	ldr	r2, [pc, #492]	@ (8007cb8 <HAL_RCC_OscConfig+0x274>)
 8007acc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007ad0:	6013      	str	r3, [r2, #0]
 8007ad2:	e01d      	b.n	8007b10 <HAL_RCC_OscConfig+0xcc>
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	685b      	ldr	r3, [r3, #4]
 8007ad8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007adc:	d10c      	bne.n	8007af8 <HAL_RCC_OscConfig+0xb4>
 8007ade:	4b76      	ldr	r3, [pc, #472]	@ (8007cb8 <HAL_RCC_OscConfig+0x274>)
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	4a75      	ldr	r2, [pc, #468]	@ (8007cb8 <HAL_RCC_OscConfig+0x274>)
 8007ae4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007ae8:	6013      	str	r3, [r2, #0]
 8007aea:	4b73      	ldr	r3, [pc, #460]	@ (8007cb8 <HAL_RCC_OscConfig+0x274>)
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	4a72      	ldr	r2, [pc, #456]	@ (8007cb8 <HAL_RCC_OscConfig+0x274>)
 8007af0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007af4:	6013      	str	r3, [r2, #0]
 8007af6:	e00b      	b.n	8007b10 <HAL_RCC_OscConfig+0xcc>
 8007af8:	4b6f      	ldr	r3, [pc, #444]	@ (8007cb8 <HAL_RCC_OscConfig+0x274>)
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	4a6e      	ldr	r2, [pc, #440]	@ (8007cb8 <HAL_RCC_OscConfig+0x274>)
 8007afe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007b02:	6013      	str	r3, [r2, #0]
 8007b04:	4b6c      	ldr	r3, [pc, #432]	@ (8007cb8 <HAL_RCC_OscConfig+0x274>)
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	4a6b      	ldr	r2, [pc, #428]	@ (8007cb8 <HAL_RCC_OscConfig+0x274>)
 8007b0a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007b0e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	685b      	ldr	r3, [r3, #4]
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d013      	beq.n	8007b40 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b18:	f7fc f8d4 	bl	8003cc4 <HAL_GetTick>
 8007b1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007b1e:	e008      	b.n	8007b32 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007b20:	f7fc f8d0 	bl	8003cc4 <HAL_GetTick>
 8007b24:	4602      	mov	r2, r0
 8007b26:	693b      	ldr	r3, [r7, #16]
 8007b28:	1ad3      	subs	r3, r2, r3
 8007b2a:	2b64      	cmp	r3, #100	@ 0x64
 8007b2c:	d901      	bls.n	8007b32 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8007b2e:	2303      	movs	r3, #3
 8007b30:	e21f      	b.n	8007f72 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007b32:	4b61      	ldr	r3, [pc, #388]	@ (8007cb8 <HAL_RCC_OscConfig+0x274>)
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d0f0      	beq.n	8007b20 <HAL_RCC_OscConfig+0xdc>
 8007b3e:	e014      	b.n	8007b6a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b40:	f7fc f8c0 	bl	8003cc4 <HAL_GetTick>
 8007b44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007b46:	e008      	b.n	8007b5a <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007b48:	f7fc f8bc 	bl	8003cc4 <HAL_GetTick>
 8007b4c:	4602      	mov	r2, r0
 8007b4e:	693b      	ldr	r3, [r7, #16]
 8007b50:	1ad3      	subs	r3, r2, r3
 8007b52:	2b64      	cmp	r3, #100	@ 0x64
 8007b54:	d901      	bls.n	8007b5a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8007b56:	2303      	movs	r3, #3
 8007b58:	e20b      	b.n	8007f72 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007b5a:	4b57      	ldr	r3, [pc, #348]	@ (8007cb8 <HAL_RCC_OscConfig+0x274>)
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d1f0      	bne.n	8007b48 <HAL_RCC_OscConfig+0x104>
 8007b66:	e000      	b.n	8007b6a <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007b68:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	f003 0302 	and.w	r3, r3, #2
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d06f      	beq.n	8007c56 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8007b76:	4b50      	ldr	r3, [pc, #320]	@ (8007cb8 <HAL_RCC_OscConfig+0x274>)
 8007b78:	689b      	ldr	r3, [r3, #8]
 8007b7a:	f003 030c 	and.w	r3, r3, #12
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d017      	beq.n	8007bb2 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8007b82:	4b4d      	ldr	r3, [pc, #308]	@ (8007cb8 <HAL_RCC_OscConfig+0x274>)
 8007b84:	689b      	ldr	r3, [r3, #8]
 8007b86:	f003 030c 	and.w	r3, r3, #12
        || \
 8007b8a:	2b08      	cmp	r3, #8
 8007b8c:	d105      	bne.n	8007b9a <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8007b8e:	4b4a      	ldr	r3, [pc, #296]	@ (8007cb8 <HAL_RCC_OscConfig+0x274>)
 8007b90:	685b      	ldr	r3, [r3, #4]
 8007b92:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d00b      	beq.n	8007bb2 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007b9a:	4b47      	ldr	r3, [pc, #284]	@ (8007cb8 <HAL_RCC_OscConfig+0x274>)
 8007b9c:	689b      	ldr	r3, [r3, #8]
 8007b9e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8007ba2:	2b0c      	cmp	r3, #12
 8007ba4:	d11c      	bne.n	8007be0 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007ba6:	4b44      	ldr	r3, [pc, #272]	@ (8007cb8 <HAL_RCC_OscConfig+0x274>)
 8007ba8:	685b      	ldr	r3, [r3, #4]
 8007baa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d116      	bne.n	8007be0 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007bb2:	4b41      	ldr	r3, [pc, #260]	@ (8007cb8 <HAL_RCC_OscConfig+0x274>)
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	f003 0302 	and.w	r3, r3, #2
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d005      	beq.n	8007bca <HAL_RCC_OscConfig+0x186>
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	68db      	ldr	r3, [r3, #12]
 8007bc2:	2b01      	cmp	r3, #1
 8007bc4:	d001      	beq.n	8007bca <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8007bc6:	2301      	movs	r3, #1
 8007bc8:	e1d3      	b.n	8007f72 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007bca:	4b3b      	ldr	r3, [pc, #236]	@ (8007cb8 <HAL_RCC_OscConfig+0x274>)
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	691b      	ldr	r3, [r3, #16]
 8007bd6:	00db      	lsls	r3, r3, #3
 8007bd8:	4937      	ldr	r1, [pc, #220]	@ (8007cb8 <HAL_RCC_OscConfig+0x274>)
 8007bda:	4313      	orrs	r3, r2
 8007bdc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007bde:	e03a      	b.n	8007c56 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	68db      	ldr	r3, [r3, #12]
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d020      	beq.n	8007c2a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007be8:	4b34      	ldr	r3, [pc, #208]	@ (8007cbc <HAL_RCC_OscConfig+0x278>)
 8007bea:	2201      	movs	r2, #1
 8007bec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007bee:	f7fc f869 	bl	8003cc4 <HAL_GetTick>
 8007bf2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007bf4:	e008      	b.n	8007c08 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007bf6:	f7fc f865 	bl	8003cc4 <HAL_GetTick>
 8007bfa:	4602      	mov	r2, r0
 8007bfc:	693b      	ldr	r3, [r7, #16]
 8007bfe:	1ad3      	subs	r3, r2, r3
 8007c00:	2b02      	cmp	r3, #2
 8007c02:	d901      	bls.n	8007c08 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8007c04:	2303      	movs	r3, #3
 8007c06:	e1b4      	b.n	8007f72 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007c08:	4b2b      	ldr	r3, [pc, #172]	@ (8007cb8 <HAL_RCC_OscConfig+0x274>)
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	f003 0302 	and.w	r3, r3, #2
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d0f0      	beq.n	8007bf6 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007c14:	4b28      	ldr	r3, [pc, #160]	@ (8007cb8 <HAL_RCC_OscConfig+0x274>)
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	691b      	ldr	r3, [r3, #16]
 8007c20:	00db      	lsls	r3, r3, #3
 8007c22:	4925      	ldr	r1, [pc, #148]	@ (8007cb8 <HAL_RCC_OscConfig+0x274>)
 8007c24:	4313      	orrs	r3, r2
 8007c26:	600b      	str	r3, [r1, #0]
 8007c28:	e015      	b.n	8007c56 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007c2a:	4b24      	ldr	r3, [pc, #144]	@ (8007cbc <HAL_RCC_OscConfig+0x278>)
 8007c2c:	2200      	movs	r2, #0
 8007c2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c30:	f7fc f848 	bl	8003cc4 <HAL_GetTick>
 8007c34:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007c36:	e008      	b.n	8007c4a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007c38:	f7fc f844 	bl	8003cc4 <HAL_GetTick>
 8007c3c:	4602      	mov	r2, r0
 8007c3e:	693b      	ldr	r3, [r7, #16]
 8007c40:	1ad3      	subs	r3, r2, r3
 8007c42:	2b02      	cmp	r3, #2
 8007c44:	d901      	bls.n	8007c4a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8007c46:	2303      	movs	r3, #3
 8007c48:	e193      	b.n	8007f72 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007c4a:	4b1b      	ldr	r3, [pc, #108]	@ (8007cb8 <HAL_RCC_OscConfig+0x274>)
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	f003 0302 	and.w	r3, r3, #2
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d1f0      	bne.n	8007c38 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	f003 0308 	and.w	r3, r3, #8
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d036      	beq.n	8007cd0 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	695b      	ldr	r3, [r3, #20]
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d016      	beq.n	8007c98 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007c6a:	4b15      	ldr	r3, [pc, #84]	@ (8007cc0 <HAL_RCC_OscConfig+0x27c>)
 8007c6c:	2201      	movs	r2, #1
 8007c6e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007c70:	f7fc f828 	bl	8003cc4 <HAL_GetTick>
 8007c74:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007c76:	e008      	b.n	8007c8a <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007c78:	f7fc f824 	bl	8003cc4 <HAL_GetTick>
 8007c7c:	4602      	mov	r2, r0
 8007c7e:	693b      	ldr	r3, [r7, #16]
 8007c80:	1ad3      	subs	r3, r2, r3
 8007c82:	2b02      	cmp	r3, #2
 8007c84:	d901      	bls.n	8007c8a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8007c86:	2303      	movs	r3, #3
 8007c88:	e173      	b.n	8007f72 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007c8a:	4b0b      	ldr	r3, [pc, #44]	@ (8007cb8 <HAL_RCC_OscConfig+0x274>)
 8007c8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007c8e:	f003 0302 	and.w	r3, r3, #2
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d0f0      	beq.n	8007c78 <HAL_RCC_OscConfig+0x234>
 8007c96:	e01b      	b.n	8007cd0 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007c98:	4b09      	ldr	r3, [pc, #36]	@ (8007cc0 <HAL_RCC_OscConfig+0x27c>)
 8007c9a:	2200      	movs	r2, #0
 8007c9c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007c9e:	f7fc f811 	bl	8003cc4 <HAL_GetTick>
 8007ca2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007ca4:	e00e      	b.n	8007cc4 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007ca6:	f7fc f80d 	bl	8003cc4 <HAL_GetTick>
 8007caa:	4602      	mov	r2, r0
 8007cac:	693b      	ldr	r3, [r7, #16]
 8007cae:	1ad3      	subs	r3, r2, r3
 8007cb0:	2b02      	cmp	r3, #2
 8007cb2:	d907      	bls.n	8007cc4 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8007cb4:	2303      	movs	r3, #3
 8007cb6:	e15c      	b.n	8007f72 <HAL_RCC_OscConfig+0x52e>
 8007cb8:	40023800 	.word	0x40023800
 8007cbc:	42470000 	.word	0x42470000
 8007cc0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007cc4:	4b8a      	ldr	r3, [pc, #552]	@ (8007ef0 <HAL_RCC_OscConfig+0x4ac>)
 8007cc6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007cc8:	f003 0302 	and.w	r3, r3, #2
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d1ea      	bne.n	8007ca6 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	f003 0304 	and.w	r3, r3, #4
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	f000 8097 	beq.w	8007e0c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007cde:	2300      	movs	r3, #0
 8007ce0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007ce2:	4b83      	ldr	r3, [pc, #524]	@ (8007ef0 <HAL_RCC_OscConfig+0x4ac>)
 8007ce4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ce6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d10f      	bne.n	8007d0e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007cee:	2300      	movs	r3, #0
 8007cf0:	60bb      	str	r3, [r7, #8]
 8007cf2:	4b7f      	ldr	r3, [pc, #508]	@ (8007ef0 <HAL_RCC_OscConfig+0x4ac>)
 8007cf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cf6:	4a7e      	ldr	r2, [pc, #504]	@ (8007ef0 <HAL_RCC_OscConfig+0x4ac>)
 8007cf8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007cfc:	6413      	str	r3, [r2, #64]	@ 0x40
 8007cfe:	4b7c      	ldr	r3, [pc, #496]	@ (8007ef0 <HAL_RCC_OscConfig+0x4ac>)
 8007d00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007d06:	60bb      	str	r3, [r7, #8]
 8007d08:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007d0a:	2301      	movs	r3, #1
 8007d0c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007d0e:	4b79      	ldr	r3, [pc, #484]	@ (8007ef4 <HAL_RCC_OscConfig+0x4b0>)
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d118      	bne.n	8007d4c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007d1a:	4b76      	ldr	r3, [pc, #472]	@ (8007ef4 <HAL_RCC_OscConfig+0x4b0>)
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	4a75      	ldr	r2, [pc, #468]	@ (8007ef4 <HAL_RCC_OscConfig+0x4b0>)
 8007d20:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007d24:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007d26:	f7fb ffcd 	bl	8003cc4 <HAL_GetTick>
 8007d2a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007d2c:	e008      	b.n	8007d40 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007d2e:	f7fb ffc9 	bl	8003cc4 <HAL_GetTick>
 8007d32:	4602      	mov	r2, r0
 8007d34:	693b      	ldr	r3, [r7, #16]
 8007d36:	1ad3      	subs	r3, r2, r3
 8007d38:	2b02      	cmp	r3, #2
 8007d3a:	d901      	bls.n	8007d40 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8007d3c:	2303      	movs	r3, #3
 8007d3e:	e118      	b.n	8007f72 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007d40:	4b6c      	ldr	r3, [pc, #432]	@ (8007ef4 <HAL_RCC_OscConfig+0x4b0>)
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d0f0      	beq.n	8007d2e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	689b      	ldr	r3, [r3, #8]
 8007d50:	2b01      	cmp	r3, #1
 8007d52:	d106      	bne.n	8007d62 <HAL_RCC_OscConfig+0x31e>
 8007d54:	4b66      	ldr	r3, [pc, #408]	@ (8007ef0 <HAL_RCC_OscConfig+0x4ac>)
 8007d56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d58:	4a65      	ldr	r2, [pc, #404]	@ (8007ef0 <HAL_RCC_OscConfig+0x4ac>)
 8007d5a:	f043 0301 	orr.w	r3, r3, #1
 8007d5e:	6713      	str	r3, [r2, #112]	@ 0x70
 8007d60:	e01c      	b.n	8007d9c <HAL_RCC_OscConfig+0x358>
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	689b      	ldr	r3, [r3, #8]
 8007d66:	2b05      	cmp	r3, #5
 8007d68:	d10c      	bne.n	8007d84 <HAL_RCC_OscConfig+0x340>
 8007d6a:	4b61      	ldr	r3, [pc, #388]	@ (8007ef0 <HAL_RCC_OscConfig+0x4ac>)
 8007d6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d6e:	4a60      	ldr	r2, [pc, #384]	@ (8007ef0 <HAL_RCC_OscConfig+0x4ac>)
 8007d70:	f043 0304 	orr.w	r3, r3, #4
 8007d74:	6713      	str	r3, [r2, #112]	@ 0x70
 8007d76:	4b5e      	ldr	r3, [pc, #376]	@ (8007ef0 <HAL_RCC_OscConfig+0x4ac>)
 8007d78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d7a:	4a5d      	ldr	r2, [pc, #372]	@ (8007ef0 <HAL_RCC_OscConfig+0x4ac>)
 8007d7c:	f043 0301 	orr.w	r3, r3, #1
 8007d80:	6713      	str	r3, [r2, #112]	@ 0x70
 8007d82:	e00b      	b.n	8007d9c <HAL_RCC_OscConfig+0x358>
 8007d84:	4b5a      	ldr	r3, [pc, #360]	@ (8007ef0 <HAL_RCC_OscConfig+0x4ac>)
 8007d86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d88:	4a59      	ldr	r2, [pc, #356]	@ (8007ef0 <HAL_RCC_OscConfig+0x4ac>)
 8007d8a:	f023 0301 	bic.w	r3, r3, #1
 8007d8e:	6713      	str	r3, [r2, #112]	@ 0x70
 8007d90:	4b57      	ldr	r3, [pc, #348]	@ (8007ef0 <HAL_RCC_OscConfig+0x4ac>)
 8007d92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d94:	4a56      	ldr	r2, [pc, #344]	@ (8007ef0 <HAL_RCC_OscConfig+0x4ac>)
 8007d96:	f023 0304 	bic.w	r3, r3, #4
 8007d9a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	689b      	ldr	r3, [r3, #8]
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d015      	beq.n	8007dd0 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007da4:	f7fb ff8e 	bl	8003cc4 <HAL_GetTick>
 8007da8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007daa:	e00a      	b.n	8007dc2 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007dac:	f7fb ff8a 	bl	8003cc4 <HAL_GetTick>
 8007db0:	4602      	mov	r2, r0
 8007db2:	693b      	ldr	r3, [r7, #16]
 8007db4:	1ad3      	subs	r3, r2, r3
 8007db6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007dba:	4293      	cmp	r3, r2
 8007dbc:	d901      	bls.n	8007dc2 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8007dbe:	2303      	movs	r3, #3
 8007dc0:	e0d7      	b.n	8007f72 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007dc2:	4b4b      	ldr	r3, [pc, #300]	@ (8007ef0 <HAL_RCC_OscConfig+0x4ac>)
 8007dc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007dc6:	f003 0302 	and.w	r3, r3, #2
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d0ee      	beq.n	8007dac <HAL_RCC_OscConfig+0x368>
 8007dce:	e014      	b.n	8007dfa <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007dd0:	f7fb ff78 	bl	8003cc4 <HAL_GetTick>
 8007dd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007dd6:	e00a      	b.n	8007dee <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007dd8:	f7fb ff74 	bl	8003cc4 <HAL_GetTick>
 8007ddc:	4602      	mov	r2, r0
 8007dde:	693b      	ldr	r3, [r7, #16]
 8007de0:	1ad3      	subs	r3, r2, r3
 8007de2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007de6:	4293      	cmp	r3, r2
 8007de8:	d901      	bls.n	8007dee <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8007dea:	2303      	movs	r3, #3
 8007dec:	e0c1      	b.n	8007f72 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007dee:	4b40      	ldr	r3, [pc, #256]	@ (8007ef0 <HAL_RCC_OscConfig+0x4ac>)
 8007df0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007df2:	f003 0302 	and.w	r3, r3, #2
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d1ee      	bne.n	8007dd8 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007dfa:	7dfb      	ldrb	r3, [r7, #23]
 8007dfc:	2b01      	cmp	r3, #1
 8007dfe:	d105      	bne.n	8007e0c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007e00:	4b3b      	ldr	r3, [pc, #236]	@ (8007ef0 <HAL_RCC_OscConfig+0x4ac>)
 8007e02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e04:	4a3a      	ldr	r2, [pc, #232]	@ (8007ef0 <HAL_RCC_OscConfig+0x4ac>)
 8007e06:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007e0a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	699b      	ldr	r3, [r3, #24]
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	f000 80ad 	beq.w	8007f70 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007e16:	4b36      	ldr	r3, [pc, #216]	@ (8007ef0 <HAL_RCC_OscConfig+0x4ac>)
 8007e18:	689b      	ldr	r3, [r3, #8]
 8007e1a:	f003 030c 	and.w	r3, r3, #12
 8007e1e:	2b08      	cmp	r3, #8
 8007e20:	d060      	beq.n	8007ee4 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	699b      	ldr	r3, [r3, #24]
 8007e26:	2b02      	cmp	r3, #2
 8007e28:	d145      	bne.n	8007eb6 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007e2a:	4b33      	ldr	r3, [pc, #204]	@ (8007ef8 <HAL_RCC_OscConfig+0x4b4>)
 8007e2c:	2200      	movs	r2, #0
 8007e2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e30:	f7fb ff48 	bl	8003cc4 <HAL_GetTick>
 8007e34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007e36:	e008      	b.n	8007e4a <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007e38:	f7fb ff44 	bl	8003cc4 <HAL_GetTick>
 8007e3c:	4602      	mov	r2, r0
 8007e3e:	693b      	ldr	r3, [r7, #16]
 8007e40:	1ad3      	subs	r3, r2, r3
 8007e42:	2b02      	cmp	r3, #2
 8007e44:	d901      	bls.n	8007e4a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8007e46:	2303      	movs	r3, #3
 8007e48:	e093      	b.n	8007f72 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007e4a:	4b29      	ldr	r3, [pc, #164]	@ (8007ef0 <HAL_RCC_OscConfig+0x4ac>)
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d1f0      	bne.n	8007e38 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	69da      	ldr	r2, [r3, #28]
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	6a1b      	ldr	r3, [r3, #32]
 8007e5e:	431a      	orrs	r2, r3
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e64:	019b      	lsls	r3, r3, #6
 8007e66:	431a      	orrs	r2, r3
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e6c:	085b      	lsrs	r3, r3, #1
 8007e6e:	3b01      	subs	r3, #1
 8007e70:	041b      	lsls	r3, r3, #16
 8007e72:	431a      	orrs	r2, r3
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e78:	061b      	lsls	r3, r3, #24
 8007e7a:	431a      	orrs	r2, r3
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e80:	071b      	lsls	r3, r3, #28
 8007e82:	491b      	ldr	r1, [pc, #108]	@ (8007ef0 <HAL_RCC_OscConfig+0x4ac>)
 8007e84:	4313      	orrs	r3, r2
 8007e86:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007e88:	4b1b      	ldr	r3, [pc, #108]	@ (8007ef8 <HAL_RCC_OscConfig+0x4b4>)
 8007e8a:	2201      	movs	r2, #1
 8007e8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e8e:	f7fb ff19 	bl	8003cc4 <HAL_GetTick>
 8007e92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007e94:	e008      	b.n	8007ea8 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007e96:	f7fb ff15 	bl	8003cc4 <HAL_GetTick>
 8007e9a:	4602      	mov	r2, r0
 8007e9c:	693b      	ldr	r3, [r7, #16]
 8007e9e:	1ad3      	subs	r3, r2, r3
 8007ea0:	2b02      	cmp	r3, #2
 8007ea2:	d901      	bls.n	8007ea8 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8007ea4:	2303      	movs	r3, #3
 8007ea6:	e064      	b.n	8007f72 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007ea8:	4b11      	ldr	r3, [pc, #68]	@ (8007ef0 <HAL_RCC_OscConfig+0x4ac>)
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d0f0      	beq.n	8007e96 <HAL_RCC_OscConfig+0x452>
 8007eb4:	e05c      	b.n	8007f70 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007eb6:	4b10      	ldr	r3, [pc, #64]	@ (8007ef8 <HAL_RCC_OscConfig+0x4b4>)
 8007eb8:	2200      	movs	r2, #0
 8007eba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ebc:	f7fb ff02 	bl	8003cc4 <HAL_GetTick>
 8007ec0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007ec2:	e008      	b.n	8007ed6 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007ec4:	f7fb fefe 	bl	8003cc4 <HAL_GetTick>
 8007ec8:	4602      	mov	r2, r0
 8007eca:	693b      	ldr	r3, [r7, #16]
 8007ecc:	1ad3      	subs	r3, r2, r3
 8007ece:	2b02      	cmp	r3, #2
 8007ed0:	d901      	bls.n	8007ed6 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8007ed2:	2303      	movs	r3, #3
 8007ed4:	e04d      	b.n	8007f72 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007ed6:	4b06      	ldr	r3, [pc, #24]	@ (8007ef0 <HAL_RCC_OscConfig+0x4ac>)
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d1f0      	bne.n	8007ec4 <HAL_RCC_OscConfig+0x480>
 8007ee2:	e045      	b.n	8007f70 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	699b      	ldr	r3, [r3, #24]
 8007ee8:	2b01      	cmp	r3, #1
 8007eea:	d107      	bne.n	8007efc <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8007eec:	2301      	movs	r3, #1
 8007eee:	e040      	b.n	8007f72 <HAL_RCC_OscConfig+0x52e>
 8007ef0:	40023800 	.word	0x40023800
 8007ef4:	40007000 	.word	0x40007000
 8007ef8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007efc:	4b1f      	ldr	r3, [pc, #124]	@ (8007f7c <HAL_RCC_OscConfig+0x538>)
 8007efe:	685b      	ldr	r3, [r3, #4]
 8007f00:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	699b      	ldr	r3, [r3, #24]
 8007f06:	2b01      	cmp	r3, #1
 8007f08:	d030      	beq.n	8007f6c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007f14:	429a      	cmp	r2, r3
 8007f16:	d129      	bne.n	8007f6c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007f22:	429a      	cmp	r2, r3
 8007f24:	d122      	bne.n	8007f6c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007f26:	68fa      	ldr	r2, [r7, #12]
 8007f28:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007f2c:	4013      	ands	r3, r2
 8007f2e:	687a      	ldr	r2, [r7, #4]
 8007f30:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007f32:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007f34:	4293      	cmp	r3, r2
 8007f36:	d119      	bne.n	8007f6c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f42:	085b      	lsrs	r3, r3, #1
 8007f44:	3b01      	subs	r3, #1
 8007f46:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007f48:	429a      	cmp	r2, r3
 8007f4a:	d10f      	bne.n	8007f6c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f56:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007f58:	429a      	cmp	r2, r3
 8007f5a:	d107      	bne.n	8007f6c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f66:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007f68:	429a      	cmp	r2, r3
 8007f6a:	d001      	beq.n	8007f70 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8007f6c:	2301      	movs	r3, #1
 8007f6e:	e000      	b.n	8007f72 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8007f70:	2300      	movs	r3, #0
}
 8007f72:	4618      	mov	r0, r3
 8007f74:	3718      	adds	r7, #24
 8007f76:	46bd      	mov	sp, r7
 8007f78:	bd80      	pop	{r7, pc}
 8007f7a:	bf00      	nop
 8007f7c:	40023800 	.word	0x40023800

08007f80 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007f80:	b580      	push	{r7, lr}
 8007f82:	b082      	sub	sp, #8
 8007f84:	af00      	add	r7, sp, #0
 8007f86:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d101      	bne.n	8007f92 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007f8e:	2301      	movs	r3, #1
 8007f90:	e041      	b.n	8008016 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007f98:	b2db      	uxtb	r3, r3
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d106      	bne.n	8007fac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	2200      	movs	r2, #0
 8007fa2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007fa6:	6878      	ldr	r0, [r7, #4]
 8007fa8:	f7fb fd5a 	bl	8003a60 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	2202      	movs	r2, #2
 8007fb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681a      	ldr	r2, [r3, #0]
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	3304      	adds	r3, #4
 8007fbc:	4619      	mov	r1, r3
 8007fbe:	4610      	mov	r0, r2
 8007fc0:	f000 fa7e 	bl	80084c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	2201      	movs	r2, #1
 8007fc8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	2201      	movs	r2, #1
 8007fd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	2201      	movs	r2, #1
 8007fd8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	2201      	movs	r2, #1
 8007fe0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	2201      	movs	r2, #1
 8007fe8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	2201      	movs	r2, #1
 8007ff0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	2201      	movs	r2, #1
 8007ff8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	2201      	movs	r2, #1
 8008000:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	2201      	movs	r2, #1
 8008008:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	2201      	movs	r2, #1
 8008010:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008014:	2300      	movs	r3, #0
}
 8008016:	4618      	mov	r0, r3
 8008018:	3708      	adds	r7, #8
 800801a:	46bd      	mov	sp, r7
 800801c:	bd80      	pop	{r7, pc}
	...

08008020 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008020:	b480      	push	{r7}
 8008022:	b085      	sub	sp, #20
 8008024:	af00      	add	r7, sp, #0
 8008026:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800802e:	b2db      	uxtb	r3, r3
 8008030:	2b01      	cmp	r3, #1
 8008032:	d001      	beq.n	8008038 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008034:	2301      	movs	r3, #1
 8008036:	e04e      	b.n	80080d6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	2202      	movs	r2, #2
 800803c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	68da      	ldr	r2, [r3, #12]
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	f042 0201 	orr.w	r2, r2, #1
 800804e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	4a23      	ldr	r2, [pc, #140]	@ (80080e4 <HAL_TIM_Base_Start_IT+0xc4>)
 8008056:	4293      	cmp	r3, r2
 8008058:	d022      	beq.n	80080a0 <HAL_TIM_Base_Start_IT+0x80>
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008062:	d01d      	beq.n	80080a0 <HAL_TIM_Base_Start_IT+0x80>
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	4a1f      	ldr	r2, [pc, #124]	@ (80080e8 <HAL_TIM_Base_Start_IT+0xc8>)
 800806a:	4293      	cmp	r3, r2
 800806c:	d018      	beq.n	80080a0 <HAL_TIM_Base_Start_IT+0x80>
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	4a1e      	ldr	r2, [pc, #120]	@ (80080ec <HAL_TIM_Base_Start_IT+0xcc>)
 8008074:	4293      	cmp	r3, r2
 8008076:	d013      	beq.n	80080a0 <HAL_TIM_Base_Start_IT+0x80>
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	4a1c      	ldr	r2, [pc, #112]	@ (80080f0 <HAL_TIM_Base_Start_IT+0xd0>)
 800807e:	4293      	cmp	r3, r2
 8008080:	d00e      	beq.n	80080a0 <HAL_TIM_Base_Start_IT+0x80>
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	4a1b      	ldr	r2, [pc, #108]	@ (80080f4 <HAL_TIM_Base_Start_IT+0xd4>)
 8008088:	4293      	cmp	r3, r2
 800808a:	d009      	beq.n	80080a0 <HAL_TIM_Base_Start_IT+0x80>
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	4a19      	ldr	r2, [pc, #100]	@ (80080f8 <HAL_TIM_Base_Start_IT+0xd8>)
 8008092:	4293      	cmp	r3, r2
 8008094:	d004      	beq.n	80080a0 <HAL_TIM_Base_Start_IT+0x80>
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	4a18      	ldr	r2, [pc, #96]	@ (80080fc <HAL_TIM_Base_Start_IT+0xdc>)
 800809c:	4293      	cmp	r3, r2
 800809e:	d111      	bne.n	80080c4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	689b      	ldr	r3, [r3, #8]
 80080a6:	f003 0307 	and.w	r3, r3, #7
 80080aa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	2b06      	cmp	r3, #6
 80080b0:	d010      	beq.n	80080d4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	681a      	ldr	r2, [r3, #0]
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	f042 0201 	orr.w	r2, r2, #1
 80080c0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80080c2:	e007      	b.n	80080d4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	681a      	ldr	r2, [r3, #0]
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	f042 0201 	orr.w	r2, r2, #1
 80080d2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80080d4:	2300      	movs	r3, #0
}
 80080d6:	4618      	mov	r0, r3
 80080d8:	3714      	adds	r7, #20
 80080da:	46bd      	mov	sp, r7
 80080dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e0:	4770      	bx	lr
 80080e2:	bf00      	nop
 80080e4:	40010000 	.word	0x40010000
 80080e8:	40000400 	.word	0x40000400
 80080ec:	40000800 	.word	0x40000800
 80080f0:	40000c00 	.word	0x40000c00
 80080f4:	40010400 	.word	0x40010400
 80080f8:	40014000 	.word	0x40014000
 80080fc:	40001800 	.word	0x40001800

08008100 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008100:	b580      	push	{r7, lr}
 8008102:	b084      	sub	sp, #16
 8008104:	af00      	add	r7, sp, #0
 8008106:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	68db      	ldr	r3, [r3, #12]
 800810e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	691b      	ldr	r3, [r3, #16]
 8008116:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008118:	68bb      	ldr	r3, [r7, #8]
 800811a:	f003 0302 	and.w	r3, r3, #2
 800811e:	2b00      	cmp	r3, #0
 8008120:	d020      	beq.n	8008164 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	f003 0302 	and.w	r3, r3, #2
 8008128:	2b00      	cmp	r3, #0
 800812a:	d01b      	beq.n	8008164 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	f06f 0202 	mvn.w	r2, #2
 8008134:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	2201      	movs	r2, #1
 800813a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	699b      	ldr	r3, [r3, #24]
 8008142:	f003 0303 	and.w	r3, r3, #3
 8008146:	2b00      	cmp	r3, #0
 8008148:	d003      	beq.n	8008152 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800814a:	6878      	ldr	r0, [r7, #4]
 800814c:	f000 f999 	bl	8008482 <HAL_TIM_IC_CaptureCallback>
 8008150:	e005      	b.n	800815e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008152:	6878      	ldr	r0, [r7, #4]
 8008154:	f000 f98b 	bl	800846e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008158:	6878      	ldr	r0, [r7, #4]
 800815a:	f000 f99c 	bl	8008496 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	2200      	movs	r2, #0
 8008162:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008164:	68bb      	ldr	r3, [r7, #8]
 8008166:	f003 0304 	and.w	r3, r3, #4
 800816a:	2b00      	cmp	r3, #0
 800816c:	d020      	beq.n	80081b0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	f003 0304 	and.w	r3, r3, #4
 8008174:	2b00      	cmp	r3, #0
 8008176:	d01b      	beq.n	80081b0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	f06f 0204 	mvn.w	r2, #4
 8008180:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	2202      	movs	r2, #2
 8008186:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	699b      	ldr	r3, [r3, #24]
 800818e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008192:	2b00      	cmp	r3, #0
 8008194:	d003      	beq.n	800819e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008196:	6878      	ldr	r0, [r7, #4]
 8008198:	f000 f973 	bl	8008482 <HAL_TIM_IC_CaptureCallback>
 800819c:	e005      	b.n	80081aa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800819e:	6878      	ldr	r0, [r7, #4]
 80081a0:	f000 f965 	bl	800846e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80081a4:	6878      	ldr	r0, [r7, #4]
 80081a6:	f000 f976 	bl	8008496 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	2200      	movs	r2, #0
 80081ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80081b0:	68bb      	ldr	r3, [r7, #8]
 80081b2:	f003 0308 	and.w	r3, r3, #8
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d020      	beq.n	80081fc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	f003 0308 	and.w	r3, r3, #8
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d01b      	beq.n	80081fc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	f06f 0208 	mvn.w	r2, #8
 80081cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	2204      	movs	r2, #4
 80081d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	69db      	ldr	r3, [r3, #28]
 80081da:	f003 0303 	and.w	r3, r3, #3
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d003      	beq.n	80081ea <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80081e2:	6878      	ldr	r0, [r7, #4]
 80081e4:	f000 f94d 	bl	8008482 <HAL_TIM_IC_CaptureCallback>
 80081e8:	e005      	b.n	80081f6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80081ea:	6878      	ldr	r0, [r7, #4]
 80081ec:	f000 f93f 	bl	800846e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80081f0:	6878      	ldr	r0, [r7, #4]
 80081f2:	f000 f950 	bl	8008496 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	2200      	movs	r2, #0
 80081fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80081fc:	68bb      	ldr	r3, [r7, #8]
 80081fe:	f003 0310 	and.w	r3, r3, #16
 8008202:	2b00      	cmp	r3, #0
 8008204:	d020      	beq.n	8008248 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	f003 0310 	and.w	r3, r3, #16
 800820c:	2b00      	cmp	r3, #0
 800820e:	d01b      	beq.n	8008248 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	f06f 0210 	mvn.w	r2, #16
 8008218:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	2208      	movs	r2, #8
 800821e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	69db      	ldr	r3, [r3, #28]
 8008226:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800822a:	2b00      	cmp	r3, #0
 800822c:	d003      	beq.n	8008236 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800822e:	6878      	ldr	r0, [r7, #4]
 8008230:	f000 f927 	bl	8008482 <HAL_TIM_IC_CaptureCallback>
 8008234:	e005      	b.n	8008242 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008236:	6878      	ldr	r0, [r7, #4]
 8008238:	f000 f919 	bl	800846e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800823c:	6878      	ldr	r0, [r7, #4]
 800823e:	f000 f92a 	bl	8008496 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	2200      	movs	r2, #0
 8008246:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008248:	68bb      	ldr	r3, [r7, #8]
 800824a:	f003 0301 	and.w	r3, r3, #1
 800824e:	2b00      	cmp	r3, #0
 8008250:	d00c      	beq.n	800826c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	f003 0301 	and.w	r3, r3, #1
 8008258:	2b00      	cmp	r3, #0
 800825a:	d007      	beq.n	800826c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	f06f 0201 	mvn.w	r2, #1
 8008264:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008266:	6878      	ldr	r0, [r7, #4]
 8008268:	f7f8 fe4e 	bl	8000f08 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800826c:	68bb      	ldr	r3, [r7, #8]
 800826e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008272:	2b00      	cmp	r3, #0
 8008274:	d00c      	beq.n	8008290 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800827c:	2b00      	cmp	r3, #0
 800827e:	d007      	beq.n	8008290 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8008288:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800828a:	6878      	ldr	r0, [r7, #4]
 800828c:	f000 fade 	bl	800884c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008290:	68bb      	ldr	r3, [r7, #8]
 8008292:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008296:	2b00      	cmp	r3, #0
 8008298:	d00c      	beq.n	80082b4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d007      	beq.n	80082b4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80082ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80082ae:	6878      	ldr	r0, [r7, #4]
 80082b0:	f000 f8fb 	bl	80084aa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80082b4:	68bb      	ldr	r3, [r7, #8]
 80082b6:	f003 0320 	and.w	r3, r3, #32
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d00c      	beq.n	80082d8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	f003 0320 	and.w	r3, r3, #32
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d007      	beq.n	80082d8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	f06f 0220 	mvn.w	r2, #32
 80082d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80082d2:	6878      	ldr	r0, [r7, #4]
 80082d4:	f000 fab0 	bl	8008838 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80082d8:	bf00      	nop
 80082da:	3710      	adds	r7, #16
 80082dc:	46bd      	mov	sp, r7
 80082de:	bd80      	pop	{r7, pc}

080082e0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80082e0:	b580      	push	{r7, lr}
 80082e2:	b084      	sub	sp, #16
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	6078      	str	r0, [r7, #4]
 80082e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80082ea:	2300      	movs	r3, #0
 80082ec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80082f4:	2b01      	cmp	r3, #1
 80082f6:	d101      	bne.n	80082fc <HAL_TIM_ConfigClockSource+0x1c>
 80082f8:	2302      	movs	r3, #2
 80082fa:	e0b4      	b.n	8008466 <HAL_TIM_ConfigClockSource+0x186>
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	2201      	movs	r2, #1
 8008300:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	2202      	movs	r2, #2
 8008308:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	689b      	ldr	r3, [r3, #8]
 8008312:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008314:	68bb      	ldr	r3, [r7, #8]
 8008316:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800831a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800831c:	68bb      	ldr	r3, [r7, #8]
 800831e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008322:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	68ba      	ldr	r2, [r7, #8]
 800832a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800832c:	683b      	ldr	r3, [r7, #0]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008334:	d03e      	beq.n	80083b4 <HAL_TIM_ConfigClockSource+0xd4>
 8008336:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800833a:	f200 8087 	bhi.w	800844c <HAL_TIM_ConfigClockSource+0x16c>
 800833e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008342:	f000 8086 	beq.w	8008452 <HAL_TIM_ConfigClockSource+0x172>
 8008346:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800834a:	d87f      	bhi.n	800844c <HAL_TIM_ConfigClockSource+0x16c>
 800834c:	2b70      	cmp	r3, #112	@ 0x70
 800834e:	d01a      	beq.n	8008386 <HAL_TIM_ConfigClockSource+0xa6>
 8008350:	2b70      	cmp	r3, #112	@ 0x70
 8008352:	d87b      	bhi.n	800844c <HAL_TIM_ConfigClockSource+0x16c>
 8008354:	2b60      	cmp	r3, #96	@ 0x60
 8008356:	d050      	beq.n	80083fa <HAL_TIM_ConfigClockSource+0x11a>
 8008358:	2b60      	cmp	r3, #96	@ 0x60
 800835a:	d877      	bhi.n	800844c <HAL_TIM_ConfigClockSource+0x16c>
 800835c:	2b50      	cmp	r3, #80	@ 0x50
 800835e:	d03c      	beq.n	80083da <HAL_TIM_ConfigClockSource+0xfa>
 8008360:	2b50      	cmp	r3, #80	@ 0x50
 8008362:	d873      	bhi.n	800844c <HAL_TIM_ConfigClockSource+0x16c>
 8008364:	2b40      	cmp	r3, #64	@ 0x40
 8008366:	d058      	beq.n	800841a <HAL_TIM_ConfigClockSource+0x13a>
 8008368:	2b40      	cmp	r3, #64	@ 0x40
 800836a:	d86f      	bhi.n	800844c <HAL_TIM_ConfigClockSource+0x16c>
 800836c:	2b30      	cmp	r3, #48	@ 0x30
 800836e:	d064      	beq.n	800843a <HAL_TIM_ConfigClockSource+0x15a>
 8008370:	2b30      	cmp	r3, #48	@ 0x30
 8008372:	d86b      	bhi.n	800844c <HAL_TIM_ConfigClockSource+0x16c>
 8008374:	2b20      	cmp	r3, #32
 8008376:	d060      	beq.n	800843a <HAL_TIM_ConfigClockSource+0x15a>
 8008378:	2b20      	cmp	r3, #32
 800837a:	d867      	bhi.n	800844c <HAL_TIM_ConfigClockSource+0x16c>
 800837c:	2b00      	cmp	r3, #0
 800837e:	d05c      	beq.n	800843a <HAL_TIM_ConfigClockSource+0x15a>
 8008380:	2b10      	cmp	r3, #16
 8008382:	d05a      	beq.n	800843a <HAL_TIM_ConfigClockSource+0x15a>
 8008384:	e062      	b.n	800844c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800838a:	683b      	ldr	r3, [r7, #0]
 800838c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800838e:	683b      	ldr	r3, [r7, #0]
 8008390:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008392:	683b      	ldr	r3, [r7, #0]
 8008394:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008396:	f000 f9b3 	bl	8008700 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	689b      	ldr	r3, [r3, #8]
 80083a0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80083a2:	68bb      	ldr	r3, [r7, #8]
 80083a4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80083a8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	68ba      	ldr	r2, [r7, #8]
 80083b0:	609a      	str	r2, [r3, #8]
      break;
 80083b2:	e04f      	b.n	8008454 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80083b8:	683b      	ldr	r3, [r7, #0]
 80083ba:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80083bc:	683b      	ldr	r3, [r7, #0]
 80083be:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80083c0:	683b      	ldr	r3, [r7, #0]
 80083c2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80083c4:	f000 f99c 	bl	8008700 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	689a      	ldr	r2, [r3, #8]
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80083d6:	609a      	str	r2, [r3, #8]
      break;
 80083d8:	e03c      	b.n	8008454 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80083de:	683b      	ldr	r3, [r7, #0]
 80083e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80083e2:	683b      	ldr	r3, [r7, #0]
 80083e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80083e6:	461a      	mov	r2, r3
 80083e8:	f000 f910 	bl	800860c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	2150      	movs	r1, #80	@ 0x50
 80083f2:	4618      	mov	r0, r3
 80083f4:	f000 f969 	bl	80086ca <TIM_ITRx_SetConfig>
      break;
 80083f8:	e02c      	b.n	8008454 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80083fe:	683b      	ldr	r3, [r7, #0]
 8008400:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008402:	683b      	ldr	r3, [r7, #0]
 8008404:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008406:	461a      	mov	r2, r3
 8008408:	f000 f92f 	bl	800866a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	2160      	movs	r1, #96	@ 0x60
 8008412:	4618      	mov	r0, r3
 8008414:	f000 f959 	bl	80086ca <TIM_ITRx_SetConfig>
      break;
 8008418:	e01c      	b.n	8008454 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800841e:	683b      	ldr	r3, [r7, #0]
 8008420:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008422:	683b      	ldr	r3, [r7, #0]
 8008424:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008426:	461a      	mov	r2, r3
 8008428:	f000 f8f0 	bl	800860c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	2140      	movs	r1, #64	@ 0x40
 8008432:	4618      	mov	r0, r3
 8008434:	f000 f949 	bl	80086ca <TIM_ITRx_SetConfig>
      break;
 8008438:	e00c      	b.n	8008454 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	681a      	ldr	r2, [r3, #0]
 800843e:	683b      	ldr	r3, [r7, #0]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	4619      	mov	r1, r3
 8008444:	4610      	mov	r0, r2
 8008446:	f000 f940 	bl	80086ca <TIM_ITRx_SetConfig>
      break;
 800844a:	e003      	b.n	8008454 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800844c:	2301      	movs	r3, #1
 800844e:	73fb      	strb	r3, [r7, #15]
      break;
 8008450:	e000      	b.n	8008454 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008452:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	2201      	movs	r2, #1
 8008458:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	2200      	movs	r2, #0
 8008460:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008464:	7bfb      	ldrb	r3, [r7, #15]
}
 8008466:	4618      	mov	r0, r3
 8008468:	3710      	adds	r7, #16
 800846a:	46bd      	mov	sp, r7
 800846c:	bd80      	pop	{r7, pc}

0800846e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800846e:	b480      	push	{r7}
 8008470:	b083      	sub	sp, #12
 8008472:	af00      	add	r7, sp, #0
 8008474:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008476:	bf00      	nop
 8008478:	370c      	adds	r7, #12
 800847a:	46bd      	mov	sp, r7
 800847c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008480:	4770      	bx	lr

08008482 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008482:	b480      	push	{r7}
 8008484:	b083      	sub	sp, #12
 8008486:	af00      	add	r7, sp, #0
 8008488:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800848a:	bf00      	nop
 800848c:	370c      	adds	r7, #12
 800848e:	46bd      	mov	sp, r7
 8008490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008494:	4770      	bx	lr

08008496 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008496:	b480      	push	{r7}
 8008498:	b083      	sub	sp, #12
 800849a:	af00      	add	r7, sp, #0
 800849c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800849e:	bf00      	nop
 80084a0:	370c      	adds	r7, #12
 80084a2:	46bd      	mov	sp, r7
 80084a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084a8:	4770      	bx	lr

080084aa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80084aa:	b480      	push	{r7}
 80084ac:	b083      	sub	sp, #12
 80084ae:	af00      	add	r7, sp, #0
 80084b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80084b2:	bf00      	nop
 80084b4:	370c      	adds	r7, #12
 80084b6:	46bd      	mov	sp, r7
 80084b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084bc:	4770      	bx	lr
	...

080084c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80084c0:	b480      	push	{r7}
 80084c2:	b085      	sub	sp, #20
 80084c4:	af00      	add	r7, sp, #0
 80084c6:	6078      	str	r0, [r7, #4]
 80084c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	4a43      	ldr	r2, [pc, #268]	@ (80085e0 <TIM_Base_SetConfig+0x120>)
 80084d4:	4293      	cmp	r3, r2
 80084d6:	d013      	beq.n	8008500 <TIM_Base_SetConfig+0x40>
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80084de:	d00f      	beq.n	8008500 <TIM_Base_SetConfig+0x40>
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	4a40      	ldr	r2, [pc, #256]	@ (80085e4 <TIM_Base_SetConfig+0x124>)
 80084e4:	4293      	cmp	r3, r2
 80084e6:	d00b      	beq.n	8008500 <TIM_Base_SetConfig+0x40>
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	4a3f      	ldr	r2, [pc, #252]	@ (80085e8 <TIM_Base_SetConfig+0x128>)
 80084ec:	4293      	cmp	r3, r2
 80084ee:	d007      	beq.n	8008500 <TIM_Base_SetConfig+0x40>
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	4a3e      	ldr	r2, [pc, #248]	@ (80085ec <TIM_Base_SetConfig+0x12c>)
 80084f4:	4293      	cmp	r3, r2
 80084f6:	d003      	beq.n	8008500 <TIM_Base_SetConfig+0x40>
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	4a3d      	ldr	r2, [pc, #244]	@ (80085f0 <TIM_Base_SetConfig+0x130>)
 80084fc:	4293      	cmp	r3, r2
 80084fe:	d108      	bne.n	8008512 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008506:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008508:	683b      	ldr	r3, [r7, #0]
 800850a:	685b      	ldr	r3, [r3, #4]
 800850c:	68fa      	ldr	r2, [r7, #12]
 800850e:	4313      	orrs	r3, r2
 8008510:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	4a32      	ldr	r2, [pc, #200]	@ (80085e0 <TIM_Base_SetConfig+0x120>)
 8008516:	4293      	cmp	r3, r2
 8008518:	d02b      	beq.n	8008572 <TIM_Base_SetConfig+0xb2>
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008520:	d027      	beq.n	8008572 <TIM_Base_SetConfig+0xb2>
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	4a2f      	ldr	r2, [pc, #188]	@ (80085e4 <TIM_Base_SetConfig+0x124>)
 8008526:	4293      	cmp	r3, r2
 8008528:	d023      	beq.n	8008572 <TIM_Base_SetConfig+0xb2>
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	4a2e      	ldr	r2, [pc, #184]	@ (80085e8 <TIM_Base_SetConfig+0x128>)
 800852e:	4293      	cmp	r3, r2
 8008530:	d01f      	beq.n	8008572 <TIM_Base_SetConfig+0xb2>
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	4a2d      	ldr	r2, [pc, #180]	@ (80085ec <TIM_Base_SetConfig+0x12c>)
 8008536:	4293      	cmp	r3, r2
 8008538:	d01b      	beq.n	8008572 <TIM_Base_SetConfig+0xb2>
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	4a2c      	ldr	r2, [pc, #176]	@ (80085f0 <TIM_Base_SetConfig+0x130>)
 800853e:	4293      	cmp	r3, r2
 8008540:	d017      	beq.n	8008572 <TIM_Base_SetConfig+0xb2>
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	4a2b      	ldr	r2, [pc, #172]	@ (80085f4 <TIM_Base_SetConfig+0x134>)
 8008546:	4293      	cmp	r3, r2
 8008548:	d013      	beq.n	8008572 <TIM_Base_SetConfig+0xb2>
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	4a2a      	ldr	r2, [pc, #168]	@ (80085f8 <TIM_Base_SetConfig+0x138>)
 800854e:	4293      	cmp	r3, r2
 8008550:	d00f      	beq.n	8008572 <TIM_Base_SetConfig+0xb2>
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	4a29      	ldr	r2, [pc, #164]	@ (80085fc <TIM_Base_SetConfig+0x13c>)
 8008556:	4293      	cmp	r3, r2
 8008558:	d00b      	beq.n	8008572 <TIM_Base_SetConfig+0xb2>
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	4a28      	ldr	r2, [pc, #160]	@ (8008600 <TIM_Base_SetConfig+0x140>)
 800855e:	4293      	cmp	r3, r2
 8008560:	d007      	beq.n	8008572 <TIM_Base_SetConfig+0xb2>
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	4a27      	ldr	r2, [pc, #156]	@ (8008604 <TIM_Base_SetConfig+0x144>)
 8008566:	4293      	cmp	r3, r2
 8008568:	d003      	beq.n	8008572 <TIM_Base_SetConfig+0xb2>
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	4a26      	ldr	r2, [pc, #152]	@ (8008608 <TIM_Base_SetConfig+0x148>)
 800856e:	4293      	cmp	r3, r2
 8008570:	d108      	bne.n	8008584 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008578:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800857a:	683b      	ldr	r3, [r7, #0]
 800857c:	68db      	ldr	r3, [r3, #12]
 800857e:	68fa      	ldr	r2, [r7, #12]
 8008580:	4313      	orrs	r3, r2
 8008582:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800858a:	683b      	ldr	r3, [r7, #0]
 800858c:	695b      	ldr	r3, [r3, #20]
 800858e:	4313      	orrs	r3, r2
 8008590:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008592:	683b      	ldr	r3, [r7, #0]
 8008594:	689a      	ldr	r2, [r3, #8]
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800859a:	683b      	ldr	r3, [r7, #0]
 800859c:	681a      	ldr	r2, [r3, #0]
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	4a0e      	ldr	r2, [pc, #56]	@ (80085e0 <TIM_Base_SetConfig+0x120>)
 80085a6:	4293      	cmp	r3, r2
 80085a8:	d003      	beq.n	80085b2 <TIM_Base_SetConfig+0xf2>
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	4a10      	ldr	r2, [pc, #64]	@ (80085f0 <TIM_Base_SetConfig+0x130>)
 80085ae:	4293      	cmp	r3, r2
 80085b0:	d103      	bne.n	80085ba <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80085b2:	683b      	ldr	r3, [r7, #0]
 80085b4:	691a      	ldr	r2, [r3, #16]
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	f043 0204 	orr.w	r2, r3, #4
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	2201      	movs	r2, #1
 80085ca:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	68fa      	ldr	r2, [r7, #12]
 80085d0:	601a      	str	r2, [r3, #0]
}
 80085d2:	bf00      	nop
 80085d4:	3714      	adds	r7, #20
 80085d6:	46bd      	mov	sp, r7
 80085d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085dc:	4770      	bx	lr
 80085de:	bf00      	nop
 80085e0:	40010000 	.word	0x40010000
 80085e4:	40000400 	.word	0x40000400
 80085e8:	40000800 	.word	0x40000800
 80085ec:	40000c00 	.word	0x40000c00
 80085f0:	40010400 	.word	0x40010400
 80085f4:	40014000 	.word	0x40014000
 80085f8:	40014400 	.word	0x40014400
 80085fc:	40014800 	.word	0x40014800
 8008600:	40001800 	.word	0x40001800
 8008604:	40001c00 	.word	0x40001c00
 8008608:	40002000 	.word	0x40002000

0800860c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800860c:	b480      	push	{r7}
 800860e:	b087      	sub	sp, #28
 8008610:	af00      	add	r7, sp, #0
 8008612:	60f8      	str	r0, [r7, #12]
 8008614:	60b9      	str	r1, [r7, #8]
 8008616:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	6a1b      	ldr	r3, [r3, #32]
 800861c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	6a1b      	ldr	r3, [r3, #32]
 8008622:	f023 0201 	bic.w	r2, r3, #1
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	699b      	ldr	r3, [r3, #24]
 800862e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008630:	693b      	ldr	r3, [r7, #16]
 8008632:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008636:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	011b      	lsls	r3, r3, #4
 800863c:	693a      	ldr	r2, [r7, #16]
 800863e:	4313      	orrs	r3, r2
 8008640:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008642:	697b      	ldr	r3, [r7, #20]
 8008644:	f023 030a 	bic.w	r3, r3, #10
 8008648:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800864a:	697a      	ldr	r2, [r7, #20]
 800864c:	68bb      	ldr	r3, [r7, #8]
 800864e:	4313      	orrs	r3, r2
 8008650:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	693a      	ldr	r2, [r7, #16]
 8008656:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	697a      	ldr	r2, [r7, #20]
 800865c:	621a      	str	r2, [r3, #32]
}
 800865e:	bf00      	nop
 8008660:	371c      	adds	r7, #28
 8008662:	46bd      	mov	sp, r7
 8008664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008668:	4770      	bx	lr

0800866a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800866a:	b480      	push	{r7}
 800866c:	b087      	sub	sp, #28
 800866e:	af00      	add	r7, sp, #0
 8008670:	60f8      	str	r0, [r7, #12]
 8008672:	60b9      	str	r1, [r7, #8]
 8008674:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	6a1b      	ldr	r3, [r3, #32]
 800867a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	6a1b      	ldr	r3, [r3, #32]
 8008680:	f023 0210 	bic.w	r2, r3, #16
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	699b      	ldr	r3, [r3, #24]
 800868c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800868e:	693b      	ldr	r3, [r7, #16]
 8008690:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008694:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	031b      	lsls	r3, r3, #12
 800869a:	693a      	ldr	r2, [r7, #16]
 800869c:	4313      	orrs	r3, r2
 800869e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80086a0:	697b      	ldr	r3, [r7, #20]
 80086a2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80086a6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80086a8:	68bb      	ldr	r3, [r7, #8]
 80086aa:	011b      	lsls	r3, r3, #4
 80086ac:	697a      	ldr	r2, [r7, #20]
 80086ae:	4313      	orrs	r3, r2
 80086b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	693a      	ldr	r2, [r7, #16]
 80086b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	697a      	ldr	r2, [r7, #20]
 80086bc:	621a      	str	r2, [r3, #32]
}
 80086be:	bf00      	nop
 80086c0:	371c      	adds	r7, #28
 80086c2:	46bd      	mov	sp, r7
 80086c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c8:	4770      	bx	lr

080086ca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80086ca:	b480      	push	{r7}
 80086cc:	b085      	sub	sp, #20
 80086ce:	af00      	add	r7, sp, #0
 80086d0:	6078      	str	r0, [r7, #4]
 80086d2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	689b      	ldr	r3, [r3, #8]
 80086d8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80086e0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80086e2:	683a      	ldr	r2, [r7, #0]
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	4313      	orrs	r3, r2
 80086e8:	f043 0307 	orr.w	r3, r3, #7
 80086ec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	68fa      	ldr	r2, [r7, #12]
 80086f2:	609a      	str	r2, [r3, #8]
}
 80086f4:	bf00      	nop
 80086f6:	3714      	adds	r7, #20
 80086f8:	46bd      	mov	sp, r7
 80086fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086fe:	4770      	bx	lr

08008700 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008700:	b480      	push	{r7}
 8008702:	b087      	sub	sp, #28
 8008704:	af00      	add	r7, sp, #0
 8008706:	60f8      	str	r0, [r7, #12]
 8008708:	60b9      	str	r1, [r7, #8]
 800870a:	607a      	str	r2, [r7, #4]
 800870c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	689b      	ldr	r3, [r3, #8]
 8008712:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008714:	697b      	ldr	r3, [r7, #20]
 8008716:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800871a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800871c:	683b      	ldr	r3, [r7, #0]
 800871e:	021a      	lsls	r2, r3, #8
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	431a      	orrs	r2, r3
 8008724:	68bb      	ldr	r3, [r7, #8]
 8008726:	4313      	orrs	r3, r2
 8008728:	697a      	ldr	r2, [r7, #20]
 800872a:	4313      	orrs	r3, r2
 800872c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	697a      	ldr	r2, [r7, #20]
 8008732:	609a      	str	r2, [r3, #8]
}
 8008734:	bf00      	nop
 8008736:	371c      	adds	r7, #28
 8008738:	46bd      	mov	sp, r7
 800873a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800873e:	4770      	bx	lr

08008740 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008740:	b480      	push	{r7}
 8008742:	b085      	sub	sp, #20
 8008744:	af00      	add	r7, sp, #0
 8008746:	6078      	str	r0, [r7, #4]
 8008748:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008750:	2b01      	cmp	r3, #1
 8008752:	d101      	bne.n	8008758 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008754:	2302      	movs	r3, #2
 8008756:	e05a      	b.n	800880e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	2201      	movs	r2, #1
 800875c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	2202      	movs	r2, #2
 8008764:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	685b      	ldr	r3, [r3, #4]
 800876e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	689b      	ldr	r3, [r3, #8]
 8008776:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800877e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008780:	683b      	ldr	r3, [r7, #0]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	68fa      	ldr	r2, [r7, #12]
 8008786:	4313      	orrs	r3, r2
 8008788:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	68fa      	ldr	r2, [r7, #12]
 8008790:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	4a21      	ldr	r2, [pc, #132]	@ (800881c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008798:	4293      	cmp	r3, r2
 800879a:	d022      	beq.n	80087e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80087a4:	d01d      	beq.n	80087e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	4a1d      	ldr	r2, [pc, #116]	@ (8008820 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80087ac:	4293      	cmp	r3, r2
 80087ae:	d018      	beq.n	80087e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	4a1b      	ldr	r2, [pc, #108]	@ (8008824 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80087b6:	4293      	cmp	r3, r2
 80087b8:	d013      	beq.n	80087e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	4a1a      	ldr	r2, [pc, #104]	@ (8008828 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80087c0:	4293      	cmp	r3, r2
 80087c2:	d00e      	beq.n	80087e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	4a18      	ldr	r2, [pc, #96]	@ (800882c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80087ca:	4293      	cmp	r3, r2
 80087cc:	d009      	beq.n	80087e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	4a17      	ldr	r2, [pc, #92]	@ (8008830 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80087d4:	4293      	cmp	r3, r2
 80087d6:	d004      	beq.n	80087e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	4a15      	ldr	r2, [pc, #84]	@ (8008834 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80087de:	4293      	cmp	r3, r2
 80087e0:	d10c      	bne.n	80087fc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80087e2:	68bb      	ldr	r3, [r7, #8]
 80087e4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80087e8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80087ea:	683b      	ldr	r3, [r7, #0]
 80087ec:	685b      	ldr	r3, [r3, #4]
 80087ee:	68ba      	ldr	r2, [r7, #8]
 80087f0:	4313      	orrs	r3, r2
 80087f2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	68ba      	ldr	r2, [r7, #8]
 80087fa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	2201      	movs	r2, #1
 8008800:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	2200      	movs	r2, #0
 8008808:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800880c:	2300      	movs	r3, #0
}
 800880e:	4618      	mov	r0, r3
 8008810:	3714      	adds	r7, #20
 8008812:	46bd      	mov	sp, r7
 8008814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008818:	4770      	bx	lr
 800881a:	bf00      	nop
 800881c:	40010000 	.word	0x40010000
 8008820:	40000400 	.word	0x40000400
 8008824:	40000800 	.word	0x40000800
 8008828:	40000c00 	.word	0x40000c00
 800882c:	40010400 	.word	0x40010400
 8008830:	40014000 	.word	0x40014000
 8008834:	40001800 	.word	0x40001800

08008838 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008838:	b480      	push	{r7}
 800883a:	b083      	sub	sp, #12
 800883c:	af00      	add	r7, sp, #0
 800883e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008840:	bf00      	nop
 8008842:	370c      	adds	r7, #12
 8008844:	46bd      	mov	sp, r7
 8008846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800884a:	4770      	bx	lr

0800884c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800884c:	b480      	push	{r7}
 800884e:	b083      	sub	sp, #12
 8008850:	af00      	add	r7, sp, #0
 8008852:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008854:	bf00      	nop
 8008856:	370c      	adds	r7, #12
 8008858:	46bd      	mov	sp, r7
 800885a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800885e:	4770      	bx	lr

08008860 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008860:	b580      	push	{r7, lr}
 8008862:	b082      	sub	sp, #8
 8008864:	af00      	add	r7, sp, #0
 8008866:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	2b00      	cmp	r3, #0
 800886c:	d101      	bne.n	8008872 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800886e:	2301      	movs	r3, #1
 8008870:	e042      	b.n	80088f8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008878:	b2db      	uxtb	r3, r3
 800887a:	2b00      	cmp	r3, #0
 800887c:	d106      	bne.n	800888c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	2200      	movs	r2, #0
 8008882:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008886:	6878      	ldr	r0, [r7, #4]
 8008888:	f7fb f93c 	bl	8003b04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	2224      	movs	r2, #36	@ 0x24
 8008890:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	68da      	ldr	r2, [r3, #12]
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80088a2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80088a4:	6878      	ldr	r0, [r7, #4]
 80088a6:	f000 fd1b 	bl	80092e0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	691a      	ldr	r2, [r3, #16]
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80088b8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	695a      	ldr	r2, [r3, #20]
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80088c8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	68da      	ldr	r2, [r3, #12]
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80088d8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	2200      	movs	r2, #0
 80088de:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	2220      	movs	r2, #32
 80088e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	2220      	movs	r2, #32
 80088ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	2200      	movs	r2, #0
 80088f4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80088f6:	2300      	movs	r3, #0
}
 80088f8:	4618      	mov	r0, r3
 80088fa:	3708      	adds	r7, #8
 80088fc:	46bd      	mov	sp, r7
 80088fe:	bd80      	pop	{r7, pc}

08008900 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8008900:	b480      	push	{r7}
 8008902:	b085      	sub	sp, #20
 8008904:	af00      	add	r7, sp, #0
 8008906:	60f8      	str	r0, [r7, #12]
 8008908:	60b9      	str	r1, [r7, #8]
 800890a:	4613      	mov	r3, r2
 800890c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008914:	b2db      	uxtb	r3, r3
 8008916:	2b20      	cmp	r3, #32
 8008918:	d121      	bne.n	800895e <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 800891a:	68bb      	ldr	r3, [r7, #8]
 800891c:	2b00      	cmp	r3, #0
 800891e:	d002      	beq.n	8008926 <HAL_UART_Transmit_IT+0x26>
 8008920:	88fb      	ldrh	r3, [r7, #6]
 8008922:	2b00      	cmp	r3, #0
 8008924:	d101      	bne.n	800892a <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8008926:	2301      	movs	r3, #1
 8008928:	e01a      	b.n	8008960 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	68ba      	ldr	r2, [r7, #8]
 800892e:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	88fa      	ldrh	r2, [r7, #6]
 8008934:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	88fa      	ldrh	r2, [r7, #6]
 800893a:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	2200      	movs	r2, #0
 8008940:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	2221      	movs	r2, #33	@ 0x21
 8008946:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	68da      	ldr	r2, [r3, #12]
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008958:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800895a:	2300      	movs	r3, #0
 800895c:	e000      	b.n	8008960 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 800895e:	2302      	movs	r3, #2
  }
}
 8008960:	4618      	mov	r0, r3
 8008962:	3714      	adds	r7, #20
 8008964:	46bd      	mov	sp, r7
 8008966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800896a:	4770      	bx	lr

0800896c <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800896c:	b580      	push	{r7, lr}
 800896e:	b084      	sub	sp, #16
 8008970:	af00      	add	r7, sp, #0
 8008972:	60f8      	str	r0, [r7, #12]
 8008974:	60b9      	str	r1, [r7, #8]
 8008976:	4613      	mov	r3, r2
 8008978:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008980:	b2db      	uxtb	r3, r3
 8008982:	2b20      	cmp	r3, #32
 8008984:	d112      	bne.n	80089ac <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8008986:	68bb      	ldr	r3, [r7, #8]
 8008988:	2b00      	cmp	r3, #0
 800898a:	d002      	beq.n	8008992 <HAL_UART_Receive_IT+0x26>
 800898c:	88fb      	ldrh	r3, [r7, #6]
 800898e:	2b00      	cmp	r3, #0
 8008990:	d101      	bne.n	8008996 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8008992:	2301      	movs	r3, #1
 8008994:	e00b      	b.n	80089ae <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	2200      	movs	r2, #0
 800899a:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800899c:	88fb      	ldrh	r3, [r7, #6]
 800899e:	461a      	mov	r2, r3
 80089a0:	68b9      	ldr	r1, [r7, #8]
 80089a2:	68f8      	ldr	r0, [r7, #12]
 80089a4:	f000 fac8 	bl	8008f38 <UART_Start_Receive_IT>
 80089a8:	4603      	mov	r3, r0
 80089aa:	e000      	b.n	80089ae <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80089ac:	2302      	movs	r3, #2
  }
}
 80089ae:	4618      	mov	r0, r3
 80089b0:	3710      	adds	r7, #16
 80089b2:	46bd      	mov	sp, r7
 80089b4:	bd80      	pop	{r7, pc}
	...

080089b8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80089b8:	b580      	push	{r7, lr}
 80089ba:	b0ba      	sub	sp, #232	@ 0xe8
 80089bc:	af00      	add	r7, sp, #0
 80089be:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	68db      	ldr	r3, [r3, #12]
 80089d0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	695b      	ldr	r3, [r3, #20]
 80089da:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80089de:	2300      	movs	r3, #0
 80089e0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80089e4:	2300      	movs	r3, #0
 80089e6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80089ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80089ee:	f003 030f 	and.w	r3, r3, #15
 80089f2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80089f6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d10f      	bne.n	8008a1e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80089fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a02:	f003 0320 	and.w	r3, r3, #32
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d009      	beq.n	8008a1e <HAL_UART_IRQHandler+0x66>
 8008a0a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008a0e:	f003 0320 	and.w	r3, r3, #32
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d003      	beq.n	8008a1e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008a16:	6878      	ldr	r0, [r7, #4]
 8008a18:	f000 fba4 	bl	8009164 <UART_Receive_IT>
      return;
 8008a1c:	e273      	b.n	8008f06 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008a1e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	f000 80de 	beq.w	8008be4 <HAL_UART_IRQHandler+0x22c>
 8008a28:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008a2c:	f003 0301 	and.w	r3, r3, #1
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d106      	bne.n	8008a42 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008a34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008a38:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	f000 80d1 	beq.w	8008be4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008a42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a46:	f003 0301 	and.w	r3, r3, #1
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d00b      	beq.n	8008a66 <HAL_UART_IRQHandler+0xae>
 8008a4e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008a52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d005      	beq.n	8008a66 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a5e:	f043 0201 	orr.w	r2, r3, #1
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008a66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a6a:	f003 0304 	and.w	r3, r3, #4
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d00b      	beq.n	8008a8a <HAL_UART_IRQHandler+0xd2>
 8008a72:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008a76:	f003 0301 	and.w	r3, r3, #1
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d005      	beq.n	8008a8a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a82:	f043 0202 	orr.w	r2, r3, #2
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008a8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a8e:	f003 0302 	and.w	r3, r3, #2
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d00b      	beq.n	8008aae <HAL_UART_IRQHandler+0xf6>
 8008a96:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008a9a:	f003 0301 	and.w	r3, r3, #1
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d005      	beq.n	8008aae <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008aa6:	f043 0204 	orr.w	r2, r3, #4
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008aae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ab2:	f003 0308 	and.w	r3, r3, #8
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d011      	beq.n	8008ade <HAL_UART_IRQHandler+0x126>
 8008aba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008abe:	f003 0320 	and.w	r3, r3, #32
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d105      	bne.n	8008ad2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008ac6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008aca:	f003 0301 	and.w	r3, r3, #1
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d005      	beq.n	8008ade <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ad6:	f043 0208 	orr.w	r2, r3, #8
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	f000 820a 	beq.w	8008efc <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008ae8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008aec:	f003 0320 	and.w	r3, r3, #32
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d008      	beq.n	8008b06 <HAL_UART_IRQHandler+0x14e>
 8008af4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008af8:	f003 0320 	and.w	r3, r3, #32
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d002      	beq.n	8008b06 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008b00:	6878      	ldr	r0, [r7, #4]
 8008b02:	f000 fb2f 	bl	8009164 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	695b      	ldr	r3, [r3, #20]
 8008b0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b10:	2b40      	cmp	r3, #64	@ 0x40
 8008b12:	bf0c      	ite	eq
 8008b14:	2301      	moveq	r3, #1
 8008b16:	2300      	movne	r3, #0
 8008b18:	b2db      	uxtb	r3, r3
 8008b1a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b22:	f003 0308 	and.w	r3, r3, #8
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d103      	bne.n	8008b32 <HAL_UART_IRQHandler+0x17a>
 8008b2a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d04f      	beq.n	8008bd2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008b32:	6878      	ldr	r0, [r7, #4]
 8008b34:	f000 fa3a 	bl	8008fac <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	695b      	ldr	r3, [r3, #20]
 8008b3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b42:	2b40      	cmp	r3, #64	@ 0x40
 8008b44:	d141      	bne.n	8008bca <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	3314      	adds	r3, #20
 8008b4c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b50:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008b54:	e853 3f00 	ldrex	r3, [r3]
 8008b58:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008b5c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008b60:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008b64:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	3314      	adds	r3, #20
 8008b6e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008b72:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008b76:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b7a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008b7e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008b82:	e841 2300 	strex	r3, r2, [r1]
 8008b86:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008b8a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d1d9      	bne.n	8008b46 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d013      	beq.n	8008bc2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b9e:	4a8a      	ldr	r2, [pc, #552]	@ (8008dc8 <HAL_UART_IRQHandler+0x410>)
 8008ba0:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ba6:	4618      	mov	r0, r3
 8008ba8:	f7fb fac8 	bl	800413c <HAL_DMA_Abort_IT>
 8008bac:	4603      	mov	r3, r0
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d016      	beq.n	8008be0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008bb6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008bb8:	687a      	ldr	r2, [r7, #4]
 8008bba:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008bbc:	4610      	mov	r0, r2
 8008bbe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008bc0:	e00e      	b.n	8008be0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008bc2:	6878      	ldr	r0, [r7, #4]
 8008bc4:	f000 f9a2 	bl	8008f0c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008bc8:	e00a      	b.n	8008be0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008bca:	6878      	ldr	r0, [r7, #4]
 8008bcc:	f000 f99e 	bl	8008f0c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008bd0:	e006      	b.n	8008be0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008bd2:	6878      	ldr	r0, [r7, #4]
 8008bd4:	f000 f99a 	bl	8008f0c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	2200      	movs	r2, #0
 8008bdc:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8008bde:	e18d      	b.n	8008efc <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008be0:	bf00      	nop
    return;
 8008be2:	e18b      	b.n	8008efc <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008be8:	2b01      	cmp	r3, #1
 8008bea:	f040 8167 	bne.w	8008ebc <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008bee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008bf2:	f003 0310 	and.w	r3, r3, #16
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	f000 8160 	beq.w	8008ebc <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8008bfc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c00:	f003 0310 	and.w	r3, r3, #16
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	f000 8159 	beq.w	8008ebc <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008c0a:	2300      	movs	r3, #0
 8008c0c:	60bb      	str	r3, [r7, #8]
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	60bb      	str	r3, [r7, #8]
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	685b      	ldr	r3, [r3, #4]
 8008c1c:	60bb      	str	r3, [r7, #8]
 8008c1e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	695b      	ldr	r3, [r3, #20]
 8008c26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c2a:	2b40      	cmp	r3, #64	@ 0x40
 8008c2c:	f040 80ce 	bne.w	8008dcc <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	685b      	ldr	r3, [r3, #4]
 8008c38:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008c3c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	f000 80a9 	beq.w	8008d98 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008c4a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008c4e:	429a      	cmp	r2, r3
 8008c50:	f080 80a2 	bcs.w	8008d98 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008c5a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c60:	69db      	ldr	r3, [r3, #28]
 8008c62:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008c66:	f000 8088 	beq.w	8008d7a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	330c      	adds	r3, #12
 8008c70:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c74:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008c78:	e853 3f00 	ldrex	r3, [r3]
 8008c7c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008c80:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008c84:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008c88:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	330c      	adds	r3, #12
 8008c92:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8008c96:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008c9a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c9e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008ca2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008ca6:	e841 2300 	strex	r3, r2, [r1]
 8008caa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008cae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d1d9      	bne.n	8008c6a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	3314      	adds	r3, #20
 8008cbc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cbe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008cc0:	e853 3f00 	ldrex	r3, [r3]
 8008cc4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008cc6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008cc8:	f023 0301 	bic.w	r3, r3, #1
 8008ccc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	3314      	adds	r3, #20
 8008cd6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008cda:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008cde:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ce0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008ce2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008ce6:	e841 2300 	strex	r3, r2, [r1]
 8008cea:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008cec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d1e1      	bne.n	8008cb6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	3314      	adds	r3, #20
 8008cf8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cfa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008cfc:	e853 3f00 	ldrex	r3, [r3]
 8008d00:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008d02:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008d04:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008d08:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	3314      	adds	r3, #20
 8008d12:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008d16:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008d18:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d1a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008d1c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008d1e:	e841 2300 	strex	r3, r2, [r1]
 8008d22:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008d24:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d1e3      	bne.n	8008cf2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	2220      	movs	r2, #32
 8008d2e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	2200      	movs	r2, #0
 8008d36:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	330c      	adds	r3, #12
 8008d3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d40:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008d42:	e853 3f00 	ldrex	r3, [r3]
 8008d46:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008d48:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008d4a:	f023 0310 	bic.w	r3, r3, #16
 8008d4e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	330c      	adds	r3, #12
 8008d58:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008d5c:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008d5e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d60:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008d62:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008d64:	e841 2300 	strex	r3, r2, [r1]
 8008d68:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008d6a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d1e3      	bne.n	8008d38 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d74:	4618      	mov	r0, r3
 8008d76:	f7fb f971 	bl	800405c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	2202      	movs	r2, #2
 8008d7e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008d88:	b29b      	uxth	r3, r3
 8008d8a:	1ad3      	subs	r3, r2, r3
 8008d8c:	b29b      	uxth	r3, r3
 8008d8e:	4619      	mov	r1, r3
 8008d90:	6878      	ldr	r0, [r7, #4]
 8008d92:	f000 f8c5 	bl	8008f20 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008d96:	e0b3      	b.n	8008f00 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008d9c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008da0:	429a      	cmp	r2, r3
 8008da2:	f040 80ad 	bne.w	8008f00 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008daa:	69db      	ldr	r3, [r3, #28]
 8008dac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008db0:	f040 80a6 	bne.w	8008f00 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	2202      	movs	r2, #2
 8008db8:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008dbe:	4619      	mov	r1, r3
 8008dc0:	6878      	ldr	r0, [r7, #4]
 8008dc2:	f000 f8ad 	bl	8008f20 <HAL_UARTEx_RxEventCallback>
      return;
 8008dc6:	e09b      	b.n	8008f00 <HAL_UART_IRQHandler+0x548>
 8008dc8:	08009073 	.word	0x08009073
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008dd4:	b29b      	uxth	r3, r3
 8008dd6:	1ad3      	subs	r3, r2, r3
 8008dd8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008de0:	b29b      	uxth	r3, r3
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	f000 808e 	beq.w	8008f04 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8008de8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	f000 8089 	beq.w	8008f04 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	330c      	adds	r3, #12
 8008df8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008dfc:	e853 3f00 	ldrex	r3, [r3]
 8008e00:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008e02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e04:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008e08:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	330c      	adds	r3, #12
 8008e12:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8008e16:	647a      	str	r2, [r7, #68]	@ 0x44
 8008e18:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e1a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008e1c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008e1e:	e841 2300 	strex	r3, r2, [r1]
 8008e22:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008e24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d1e3      	bne.n	8008df2 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	3314      	adds	r3, #20
 8008e30:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e34:	e853 3f00 	ldrex	r3, [r3]
 8008e38:	623b      	str	r3, [r7, #32]
   return(result);
 8008e3a:	6a3b      	ldr	r3, [r7, #32]
 8008e3c:	f023 0301 	bic.w	r3, r3, #1
 8008e40:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	3314      	adds	r3, #20
 8008e4a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008e4e:	633a      	str	r2, [r7, #48]	@ 0x30
 8008e50:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e52:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008e54:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008e56:	e841 2300 	strex	r3, r2, [r1]
 8008e5a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008e5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d1e3      	bne.n	8008e2a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	2220      	movs	r2, #32
 8008e66:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	2200      	movs	r2, #0
 8008e6e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	330c      	adds	r3, #12
 8008e76:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e78:	693b      	ldr	r3, [r7, #16]
 8008e7a:	e853 3f00 	ldrex	r3, [r3]
 8008e7e:	60fb      	str	r3, [r7, #12]
   return(result);
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	f023 0310 	bic.w	r3, r3, #16
 8008e86:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	330c      	adds	r3, #12
 8008e90:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8008e94:	61fa      	str	r2, [r7, #28]
 8008e96:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e98:	69b9      	ldr	r1, [r7, #24]
 8008e9a:	69fa      	ldr	r2, [r7, #28]
 8008e9c:	e841 2300 	strex	r3, r2, [r1]
 8008ea0:	617b      	str	r3, [r7, #20]
   return(result);
 8008ea2:	697b      	ldr	r3, [r7, #20]
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d1e3      	bne.n	8008e70 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	2202      	movs	r2, #2
 8008eac:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008eae:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008eb2:	4619      	mov	r1, r3
 8008eb4:	6878      	ldr	r0, [r7, #4]
 8008eb6:	f000 f833 	bl	8008f20 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008eba:	e023      	b.n	8008f04 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008ebc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ec0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d009      	beq.n	8008edc <HAL_UART_IRQHandler+0x524>
 8008ec8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008ecc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d003      	beq.n	8008edc <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8008ed4:	6878      	ldr	r0, [r7, #4]
 8008ed6:	f000 f8dd 	bl	8009094 <UART_Transmit_IT>
    return;
 8008eda:	e014      	b.n	8008f06 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008edc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ee0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	d00e      	beq.n	8008f06 <HAL_UART_IRQHandler+0x54e>
 8008ee8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008eec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d008      	beq.n	8008f06 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8008ef4:	6878      	ldr	r0, [r7, #4]
 8008ef6:	f000 f91d 	bl	8009134 <UART_EndTransmit_IT>
    return;
 8008efa:	e004      	b.n	8008f06 <HAL_UART_IRQHandler+0x54e>
    return;
 8008efc:	bf00      	nop
 8008efe:	e002      	b.n	8008f06 <HAL_UART_IRQHandler+0x54e>
      return;
 8008f00:	bf00      	nop
 8008f02:	e000      	b.n	8008f06 <HAL_UART_IRQHandler+0x54e>
      return;
 8008f04:	bf00      	nop
  }
}
 8008f06:	37e8      	adds	r7, #232	@ 0xe8
 8008f08:	46bd      	mov	sp, r7
 8008f0a:	bd80      	pop	{r7, pc}

08008f0c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008f0c:	b480      	push	{r7}
 8008f0e:	b083      	sub	sp, #12
 8008f10:	af00      	add	r7, sp, #0
 8008f12:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008f14:	bf00      	nop
 8008f16:	370c      	adds	r7, #12
 8008f18:	46bd      	mov	sp, r7
 8008f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f1e:	4770      	bx	lr

08008f20 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008f20:	b480      	push	{r7}
 8008f22:	b083      	sub	sp, #12
 8008f24:	af00      	add	r7, sp, #0
 8008f26:	6078      	str	r0, [r7, #4]
 8008f28:	460b      	mov	r3, r1
 8008f2a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008f2c:	bf00      	nop
 8008f2e:	370c      	adds	r7, #12
 8008f30:	46bd      	mov	sp, r7
 8008f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f36:	4770      	bx	lr

08008f38 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008f38:	b480      	push	{r7}
 8008f3a:	b085      	sub	sp, #20
 8008f3c:	af00      	add	r7, sp, #0
 8008f3e:	60f8      	str	r0, [r7, #12]
 8008f40:	60b9      	str	r1, [r7, #8]
 8008f42:	4613      	mov	r3, r2
 8008f44:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	68ba      	ldr	r2, [r7, #8]
 8008f4a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	88fa      	ldrh	r2, [r7, #6]
 8008f50:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	88fa      	ldrh	r2, [r7, #6]
 8008f56:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	2200      	movs	r2, #0
 8008f5c:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	2222      	movs	r2, #34	@ 0x22
 8008f62:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	691b      	ldr	r3, [r3, #16]
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d007      	beq.n	8008f7e <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	68da      	ldr	r2, [r3, #12]
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008f7c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	695a      	ldr	r2, [r3, #20]
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	f042 0201 	orr.w	r2, r2, #1
 8008f8c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	68da      	ldr	r2, [r3, #12]
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	f042 0220 	orr.w	r2, r2, #32
 8008f9c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008f9e:	2300      	movs	r3, #0
}
 8008fa0:	4618      	mov	r0, r3
 8008fa2:	3714      	adds	r7, #20
 8008fa4:	46bd      	mov	sp, r7
 8008fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008faa:	4770      	bx	lr

08008fac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008fac:	b480      	push	{r7}
 8008fae:	b095      	sub	sp, #84	@ 0x54
 8008fb0:	af00      	add	r7, sp, #0
 8008fb2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	330c      	adds	r3, #12
 8008fba:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008fbe:	e853 3f00 	ldrex	r3, [r3]
 8008fc2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008fc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fc6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008fca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	330c      	adds	r3, #12
 8008fd2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008fd4:	643a      	str	r2, [r7, #64]	@ 0x40
 8008fd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fd8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008fda:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008fdc:	e841 2300 	strex	r3, r2, [r1]
 8008fe0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008fe2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d1e5      	bne.n	8008fb4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	3314      	adds	r3, #20
 8008fee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ff0:	6a3b      	ldr	r3, [r7, #32]
 8008ff2:	e853 3f00 	ldrex	r3, [r3]
 8008ff6:	61fb      	str	r3, [r7, #28]
   return(result);
 8008ff8:	69fb      	ldr	r3, [r7, #28]
 8008ffa:	f023 0301 	bic.w	r3, r3, #1
 8008ffe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	3314      	adds	r3, #20
 8009006:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009008:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800900a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800900c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800900e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009010:	e841 2300 	strex	r3, r2, [r1]
 8009014:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009018:	2b00      	cmp	r3, #0
 800901a:	d1e5      	bne.n	8008fe8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009020:	2b01      	cmp	r3, #1
 8009022:	d119      	bne.n	8009058 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	330c      	adds	r3, #12
 800902a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	e853 3f00 	ldrex	r3, [r3]
 8009032:	60bb      	str	r3, [r7, #8]
   return(result);
 8009034:	68bb      	ldr	r3, [r7, #8]
 8009036:	f023 0310 	bic.w	r3, r3, #16
 800903a:	647b      	str	r3, [r7, #68]	@ 0x44
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	330c      	adds	r3, #12
 8009042:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009044:	61ba      	str	r2, [r7, #24]
 8009046:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009048:	6979      	ldr	r1, [r7, #20]
 800904a:	69ba      	ldr	r2, [r7, #24]
 800904c:	e841 2300 	strex	r3, r2, [r1]
 8009050:	613b      	str	r3, [r7, #16]
   return(result);
 8009052:	693b      	ldr	r3, [r7, #16]
 8009054:	2b00      	cmp	r3, #0
 8009056:	d1e5      	bne.n	8009024 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	2220      	movs	r2, #32
 800905c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	2200      	movs	r2, #0
 8009064:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8009066:	bf00      	nop
 8009068:	3754      	adds	r7, #84	@ 0x54
 800906a:	46bd      	mov	sp, r7
 800906c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009070:	4770      	bx	lr

08009072 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009072:	b580      	push	{r7, lr}
 8009074:	b084      	sub	sp, #16
 8009076:	af00      	add	r7, sp, #0
 8009078:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800907e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	2200      	movs	r2, #0
 8009084:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009086:	68f8      	ldr	r0, [r7, #12]
 8009088:	f7ff ff40 	bl	8008f0c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800908c:	bf00      	nop
 800908e:	3710      	adds	r7, #16
 8009090:	46bd      	mov	sp, r7
 8009092:	bd80      	pop	{r7, pc}

08009094 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009094:	b480      	push	{r7}
 8009096:	b085      	sub	sp, #20
 8009098:	af00      	add	r7, sp, #0
 800909a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80090a2:	b2db      	uxtb	r3, r3
 80090a4:	2b21      	cmp	r3, #33	@ 0x21
 80090a6:	d13e      	bne.n	8009126 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	689b      	ldr	r3, [r3, #8]
 80090ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80090b0:	d114      	bne.n	80090dc <UART_Transmit_IT+0x48>
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	691b      	ldr	r3, [r3, #16]
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d110      	bne.n	80090dc <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	6a1b      	ldr	r3, [r3, #32]
 80090be:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	881b      	ldrh	r3, [r3, #0]
 80090c4:	461a      	mov	r2, r3
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80090ce:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	6a1b      	ldr	r3, [r3, #32]
 80090d4:	1c9a      	adds	r2, r3, #2
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	621a      	str	r2, [r3, #32]
 80090da:	e008      	b.n	80090ee <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	6a1b      	ldr	r3, [r3, #32]
 80090e0:	1c59      	adds	r1, r3, #1
 80090e2:	687a      	ldr	r2, [r7, #4]
 80090e4:	6211      	str	r1, [r2, #32]
 80090e6:	781a      	ldrb	r2, [r3, #0]
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80090f2:	b29b      	uxth	r3, r3
 80090f4:	3b01      	subs	r3, #1
 80090f6:	b29b      	uxth	r3, r3
 80090f8:	687a      	ldr	r2, [r7, #4]
 80090fa:	4619      	mov	r1, r3
 80090fc:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d10f      	bne.n	8009122 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	68da      	ldr	r2, [r3, #12]
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009110:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	68da      	ldr	r2, [r3, #12]
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009120:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009122:	2300      	movs	r3, #0
 8009124:	e000      	b.n	8009128 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009126:	2302      	movs	r3, #2
  }
}
 8009128:	4618      	mov	r0, r3
 800912a:	3714      	adds	r7, #20
 800912c:	46bd      	mov	sp, r7
 800912e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009132:	4770      	bx	lr

08009134 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009134:	b580      	push	{r7, lr}
 8009136:	b082      	sub	sp, #8
 8009138:	af00      	add	r7, sp, #0
 800913a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	68da      	ldr	r2, [r3, #12]
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800914a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	2220      	movs	r2, #32
 8009150:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009154:	6878      	ldr	r0, [r7, #4]
 8009156:	f7f7 fddb 	bl	8000d10 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800915a:	2300      	movs	r3, #0
}
 800915c:	4618      	mov	r0, r3
 800915e:	3708      	adds	r7, #8
 8009160:	46bd      	mov	sp, r7
 8009162:	bd80      	pop	{r7, pc}

08009164 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009164:	b580      	push	{r7, lr}
 8009166:	b08c      	sub	sp, #48	@ 0x30
 8009168:	af00      	add	r7, sp, #0
 800916a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800916c:	2300      	movs	r3, #0
 800916e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8009170:	2300      	movs	r3, #0
 8009172:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800917a:	b2db      	uxtb	r3, r3
 800917c:	2b22      	cmp	r3, #34	@ 0x22
 800917e:	f040 80aa 	bne.w	80092d6 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	689b      	ldr	r3, [r3, #8]
 8009186:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800918a:	d115      	bne.n	80091b8 <UART_Receive_IT+0x54>
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	691b      	ldr	r3, [r3, #16]
 8009190:	2b00      	cmp	r3, #0
 8009192:	d111      	bne.n	80091b8 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009198:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	685b      	ldr	r3, [r3, #4]
 80091a0:	b29b      	uxth	r3, r3
 80091a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80091a6:	b29a      	uxth	r2, r3
 80091a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091aa:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80091b0:	1c9a      	adds	r2, r3, #2
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	629a      	str	r2, [r3, #40]	@ 0x28
 80091b6:	e024      	b.n	8009202 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80091bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	689b      	ldr	r3, [r3, #8]
 80091c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80091c6:	d007      	beq.n	80091d8 <UART_Receive_IT+0x74>
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	689b      	ldr	r3, [r3, #8]
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d10a      	bne.n	80091e6 <UART_Receive_IT+0x82>
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	691b      	ldr	r3, [r3, #16]
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d106      	bne.n	80091e6 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	685b      	ldr	r3, [r3, #4]
 80091de:	b2da      	uxtb	r2, r3
 80091e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091e2:	701a      	strb	r2, [r3, #0]
 80091e4:	e008      	b.n	80091f8 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	685b      	ldr	r3, [r3, #4]
 80091ec:	b2db      	uxtb	r3, r3
 80091ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80091f2:	b2da      	uxtb	r2, r3
 80091f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091f6:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80091fc:	1c5a      	adds	r2, r3, #1
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009206:	b29b      	uxth	r3, r3
 8009208:	3b01      	subs	r3, #1
 800920a:	b29b      	uxth	r3, r3
 800920c:	687a      	ldr	r2, [r7, #4]
 800920e:	4619      	mov	r1, r3
 8009210:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8009212:	2b00      	cmp	r3, #0
 8009214:	d15d      	bne.n	80092d2 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	68da      	ldr	r2, [r3, #12]
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	f022 0220 	bic.w	r2, r2, #32
 8009224:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	68da      	ldr	r2, [r3, #12]
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009234:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	695a      	ldr	r2, [r3, #20]
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	f022 0201 	bic.w	r2, r2, #1
 8009244:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	2220      	movs	r2, #32
 800924a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	2200      	movs	r2, #0
 8009252:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009258:	2b01      	cmp	r3, #1
 800925a:	d135      	bne.n	80092c8 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	2200      	movs	r2, #0
 8009260:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	330c      	adds	r3, #12
 8009268:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800926a:	697b      	ldr	r3, [r7, #20]
 800926c:	e853 3f00 	ldrex	r3, [r3]
 8009270:	613b      	str	r3, [r7, #16]
   return(result);
 8009272:	693b      	ldr	r3, [r7, #16]
 8009274:	f023 0310 	bic.w	r3, r3, #16
 8009278:	627b      	str	r3, [r7, #36]	@ 0x24
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	330c      	adds	r3, #12
 8009280:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009282:	623a      	str	r2, [r7, #32]
 8009284:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009286:	69f9      	ldr	r1, [r7, #28]
 8009288:	6a3a      	ldr	r2, [r7, #32]
 800928a:	e841 2300 	strex	r3, r2, [r1]
 800928e:	61bb      	str	r3, [r7, #24]
   return(result);
 8009290:	69bb      	ldr	r3, [r7, #24]
 8009292:	2b00      	cmp	r3, #0
 8009294:	d1e5      	bne.n	8009262 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	f003 0310 	and.w	r3, r3, #16
 80092a0:	2b10      	cmp	r3, #16
 80092a2:	d10a      	bne.n	80092ba <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80092a4:	2300      	movs	r3, #0
 80092a6:	60fb      	str	r3, [r7, #12]
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	60fb      	str	r3, [r7, #12]
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	685b      	ldr	r3, [r3, #4]
 80092b6:	60fb      	str	r3, [r7, #12]
 80092b8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80092be:	4619      	mov	r1, r3
 80092c0:	6878      	ldr	r0, [r7, #4]
 80092c2:	f7ff fe2d 	bl	8008f20 <HAL_UARTEx_RxEventCallback>
 80092c6:	e002      	b.n	80092ce <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80092c8:	6878      	ldr	r0, [r7, #4]
 80092ca:	f7f7 fd55 	bl	8000d78 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80092ce:	2300      	movs	r3, #0
 80092d0:	e002      	b.n	80092d8 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80092d2:	2300      	movs	r3, #0
 80092d4:	e000      	b.n	80092d8 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80092d6:	2302      	movs	r3, #2
  }
}
 80092d8:	4618      	mov	r0, r3
 80092da:	3730      	adds	r7, #48	@ 0x30
 80092dc:	46bd      	mov	sp, r7
 80092de:	bd80      	pop	{r7, pc}

080092e0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80092e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80092e4:	b0c0      	sub	sp, #256	@ 0x100
 80092e6:	af00      	add	r7, sp, #0
 80092e8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80092ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	691b      	ldr	r3, [r3, #16]
 80092f4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80092f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80092fc:	68d9      	ldr	r1, [r3, #12]
 80092fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009302:	681a      	ldr	r2, [r3, #0]
 8009304:	ea40 0301 	orr.w	r3, r0, r1
 8009308:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800930a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800930e:	689a      	ldr	r2, [r3, #8]
 8009310:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009314:	691b      	ldr	r3, [r3, #16]
 8009316:	431a      	orrs	r2, r3
 8009318:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800931c:	695b      	ldr	r3, [r3, #20]
 800931e:	431a      	orrs	r2, r3
 8009320:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009324:	69db      	ldr	r3, [r3, #28]
 8009326:	4313      	orrs	r3, r2
 8009328:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800932c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	68db      	ldr	r3, [r3, #12]
 8009334:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8009338:	f021 010c 	bic.w	r1, r1, #12
 800933c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009340:	681a      	ldr	r2, [r3, #0]
 8009342:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8009346:	430b      	orrs	r3, r1
 8009348:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800934a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	695b      	ldr	r3, [r3, #20]
 8009352:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8009356:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800935a:	6999      	ldr	r1, [r3, #24]
 800935c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009360:	681a      	ldr	r2, [r3, #0]
 8009362:	ea40 0301 	orr.w	r3, r0, r1
 8009366:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009368:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800936c:	681a      	ldr	r2, [r3, #0]
 800936e:	4b8f      	ldr	r3, [pc, #572]	@ (80095ac <UART_SetConfig+0x2cc>)
 8009370:	429a      	cmp	r2, r3
 8009372:	d005      	beq.n	8009380 <UART_SetConfig+0xa0>
 8009374:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009378:	681a      	ldr	r2, [r3, #0]
 800937a:	4b8d      	ldr	r3, [pc, #564]	@ (80095b0 <UART_SetConfig+0x2d0>)
 800937c:	429a      	cmp	r2, r3
 800937e:	d104      	bne.n	800938a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009380:	f7fe f91c 	bl	80075bc <HAL_RCC_GetPCLK2Freq>
 8009384:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009388:	e003      	b.n	8009392 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800938a:	f7fe f903 	bl	8007594 <HAL_RCC_GetPCLK1Freq>
 800938e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009392:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009396:	69db      	ldr	r3, [r3, #28]
 8009398:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800939c:	f040 810c 	bne.w	80095b8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80093a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80093a4:	2200      	movs	r2, #0
 80093a6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80093aa:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80093ae:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80093b2:	4622      	mov	r2, r4
 80093b4:	462b      	mov	r3, r5
 80093b6:	1891      	adds	r1, r2, r2
 80093b8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80093ba:	415b      	adcs	r3, r3
 80093bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80093be:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80093c2:	4621      	mov	r1, r4
 80093c4:	eb12 0801 	adds.w	r8, r2, r1
 80093c8:	4629      	mov	r1, r5
 80093ca:	eb43 0901 	adc.w	r9, r3, r1
 80093ce:	f04f 0200 	mov.w	r2, #0
 80093d2:	f04f 0300 	mov.w	r3, #0
 80093d6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80093da:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80093de:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80093e2:	4690      	mov	r8, r2
 80093e4:	4699      	mov	r9, r3
 80093e6:	4623      	mov	r3, r4
 80093e8:	eb18 0303 	adds.w	r3, r8, r3
 80093ec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80093f0:	462b      	mov	r3, r5
 80093f2:	eb49 0303 	adc.w	r3, r9, r3
 80093f6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80093fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80093fe:	685b      	ldr	r3, [r3, #4]
 8009400:	2200      	movs	r2, #0
 8009402:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009406:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800940a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800940e:	460b      	mov	r3, r1
 8009410:	18db      	adds	r3, r3, r3
 8009412:	653b      	str	r3, [r7, #80]	@ 0x50
 8009414:	4613      	mov	r3, r2
 8009416:	eb42 0303 	adc.w	r3, r2, r3
 800941a:	657b      	str	r3, [r7, #84]	@ 0x54
 800941c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8009420:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8009424:	f7f6 ff5c 	bl	80002e0 <__aeabi_uldivmod>
 8009428:	4602      	mov	r2, r0
 800942a:	460b      	mov	r3, r1
 800942c:	4b61      	ldr	r3, [pc, #388]	@ (80095b4 <UART_SetConfig+0x2d4>)
 800942e:	fba3 2302 	umull	r2, r3, r3, r2
 8009432:	095b      	lsrs	r3, r3, #5
 8009434:	011c      	lsls	r4, r3, #4
 8009436:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800943a:	2200      	movs	r2, #0
 800943c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009440:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8009444:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8009448:	4642      	mov	r2, r8
 800944a:	464b      	mov	r3, r9
 800944c:	1891      	adds	r1, r2, r2
 800944e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009450:	415b      	adcs	r3, r3
 8009452:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009454:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009458:	4641      	mov	r1, r8
 800945a:	eb12 0a01 	adds.w	sl, r2, r1
 800945e:	4649      	mov	r1, r9
 8009460:	eb43 0b01 	adc.w	fp, r3, r1
 8009464:	f04f 0200 	mov.w	r2, #0
 8009468:	f04f 0300 	mov.w	r3, #0
 800946c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009470:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009474:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009478:	4692      	mov	sl, r2
 800947a:	469b      	mov	fp, r3
 800947c:	4643      	mov	r3, r8
 800947e:	eb1a 0303 	adds.w	r3, sl, r3
 8009482:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009486:	464b      	mov	r3, r9
 8009488:	eb4b 0303 	adc.w	r3, fp, r3
 800948c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009490:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009494:	685b      	ldr	r3, [r3, #4]
 8009496:	2200      	movs	r2, #0
 8009498:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800949c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80094a0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80094a4:	460b      	mov	r3, r1
 80094a6:	18db      	adds	r3, r3, r3
 80094a8:	643b      	str	r3, [r7, #64]	@ 0x40
 80094aa:	4613      	mov	r3, r2
 80094ac:	eb42 0303 	adc.w	r3, r2, r3
 80094b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80094b2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80094b6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80094ba:	f7f6 ff11 	bl	80002e0 <__aeabi_uldivmod>
 80094be:	4602      	mov	r2, r0
 80094c0:	460b      	mov	r3, r1
 80094c2:	4611      	mov	r1, r2
 80094c4:	4b3b      	ldr	r3, [pc, #236]	@ (80095b4 <UART_SetConfig+0x2d4>)
 80094c6:	fba3 2301 	umull	r2, r3, r3, r1
 80094ca:	095b      	lsrs	r3, r3, #5
 80094cc:	2264      	movs	r2, #100	@ 0x64
 80094ce:	fb02 f303 	mul.w	r3, r2, r3
 80094d2:	1acb      	subs	r3, r1, r3
 80094d4:	00db      	lsls	r3, r3, #3
 80094d6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80094da:	4b36      	ldr	r3, [pc, #216]	@ (80095b4 <UART_SetConfig+0x2d4>)
 80094dc:	fba3 2302 	umull	r2, r3, r3, r2
 80094e0:	095b      	lsrs	r3, r3, #5
 80094e2:	005b      	lsls	r3, r3, #1
 80094e4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80094e8:	441c      	add	r4, r3
 80094ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80094ee:	2200      	movs	r2, #0
 80094f0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80094f4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80094f8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80094fc:	4642      	mov	r2, r8
 80094fe:	464b      	mov	r3, r9
 8009500:	1891      	adds	r1, r2, r2
 8009502:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009504:	415b      	adcs	r3, r3
 8009506:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009508:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800950c:	4641      	mov	r1, r8
 800950e:	1851      	adds	r1, r2, r1
 8009510:	6339      	str	r1, [r7, #48]	@ 0x30
 8009512:	4649      	mov	r1, r9
 8009514:	414b      	adcs	r3, r1
 8009516:	637b      	str	r3, [r7, #52]	@ 0x34
 8009518:	f04f 0200 	mov.w	r2, #0
 800951c:	f04f 0300 	mov.w	r3, #0
 8009520:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8009524:	4659      	mov	r1, fp
 8009526:	00cb      	lsls	r3, r1, #3
 8009528:	4651      	mov	r1, sl
 800952a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800952e:	4651      	mov	r1, sl
 8009530:	00ca      	lsls	r2, r1, #3
 8009532:	4610      	mov	r0, r2
 8009534:	4619      	mov	r1, r3
 8009536:	4603      	mov	r3, r0
 8009538:	4642      	mov	r2, r8
 800953a:	189b      	adds	r3, r3, r2
 800953c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009540:	464b      	mov	r3, r9
 8009542:	460a      	mov	r2, r1
 8009544:	eb42 0303 	adc.w	r3, r2, r3
 8009548:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800954c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009550:	685b      	ldr	r3, [r3, #4]
 8009552:	2200      	movs	r2, #0
 8009554:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009558:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800955c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009560:	460b      	mov	r3, r1
 8009562:	18db      	adds	r3, r3, r3
 8009564:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009566:	4613      	mov	r3, r2
 8009568:	eb42 0303 	adc.w	r3, r2, r3
 800956c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800956e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009572:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8009576:	f7f6 feb3 	bl	80002e0 <__aeabi_uldivmod>
 800957a:	4602      	mov	r2, r0
 800957c:	460b      	mov	r3, r1
 800957e:	4b0d      	ldr	r3, [pc, #52]	@ (80095b4 <UART_SetConfig+0x2d4>)
 8009580:	fba3 1302 	umull	r1, r3, r3, r2
 8009584:	095b      	lsrs	r3, r3, #5
 8009586:	2164      	movs	r1, #100	@ 0x64
 8009588:	fb01 f303 	mul.w	r3, r1, r3
 800958c:	1ad3      	subs	r3, r2, r3
 800958e:	00db      	lsls	r3, r3, #3
 8009590:	3332      	adds	r3, #50	@ 0x32
 8009592:	4a08      	ldr	r2, [pc, #32]	@ (80095b4 <UART_SetConfig+0x2d4>)
 8009594:	fba2 2303 	umull	r2, r3, r2, r3
 8009598:	095b      	lsrs	r3, r3, #5
 800959a:	f003 0207 	and.w	r2, r3, #7
 800959e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	4422      	add	r2, r4
 80095a6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80095a8:	e106      	b.n	80097b8 <UART_SetConfig+0x4d8>
 80095aa:	bf00      	nop
 80095ac:	40011000 	.word	0x40011000
 80095b0:	40011400 	.word	0x40011400
 80095b4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80095b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80095bc:	2200      	movs	r2, #0
 80095be:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80095c2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80095c6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80095ca:	4642      	mov	r2, r8
 80095cc:	464b      	mov	r3, r9
 80095ce:	1891      	adds	r1, r2, r2
 80095d0:	6239      	str	r1, [r7, #32]
 80095d2:	415b      	adcs	r3, r3
 80095d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80095d6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80095da:	4641      	mov	r1, r8
 80095dc:	1854      	adds	r4, r2, r1
 80095de:	4649      	mov	r1, r9
 80095e0:	eb43 0501 	adc.w	r5, r3, r1
 80095e4:	f04f 0200 	mov.w	r2, #0
 80095e8:	f04f 0300 	mov.w	r3, #0
 80095ec:	00eb      	lsls	r3, r5, #3
 80095ee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80095f2:	00e2      	lsls	r2, r4, #3
 80095f4:	4614      	mov	r4, r2
 80095f6:	461d      	mov	r5, r3
 80095f8:	4643      	mov	r3, r8
 80095fa:	18e3      	adds	r3, r4, r3
 80095fc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009600:	464b      	mov	r3, r9
 8009602:	eb45 0303 	adc.w	r3, r5, r3
 8009606:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800960a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800960e:	685b      	ldr	r3, [r3, #4]
 8009610:	2200      	movs	r2, #0
 8009612:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009616:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800961a:	f04f 0200 	mov.w	r2, #0
 800961e:	f04f 0300 	mov.w	r3, #0
 8009622:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8009626:	4629      	mov	r1, r5
 8009628:	008b      	lsls	r3, r1, #2
 800962a:	4621      	mov	r1, r4
 800962c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009630:	4621      	mov	r1, r4
 8009632:	008a      	lsls	r2, r1, #2
 8009634:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8009638:	f7f6 fe52 	bl	80002e0 <__aeabi_uldivmod>
 800963c:	4602      	mov	r2, r0
 800963e:	460b      	mov	r3, r1
 8009640:	4b60      	ldr	r3, [pc, #384]	@ (80097c4 <UART_SetConfig+0x4e4>)
 8009642:	fba3 2302 	umull	r2, r3, r3, r2
 8009646:	095b      	lsrs	r3, r3, #5
 8009648:	011c      	lsls	r4, r3, #4
 800964a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800964e:	2200      	movs	r2, #0
 8009650:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009654:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009658:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800965c:	4642      	mov	r2, r8
 800965e:	464b      	mov	r3, r9
 8009660:	1891      	adds	r1, r2, r2
 8009662:	61b9      	str	r1, [r7, #24]
 8009664:	415b      	adcs	r3, r3
 8009666:	61fb      	str	r3, [r7, #28]
 8009668:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800966c:	4641      	mov	r1, r8
 800966e:	1851      	adds	r1, r2, r1
 8009670:	6139      	str	r1, [r7, #16]
 8009672:	4649      	mov	r1, r9
 8009674:	414b      	adcs	r3, r1
 8009676:	617b      	str	r3, [r7, #20]
 8009678:	f04f 0200 	mov.w	r2, #0
 800967c:	f04f 0300 	mov.w	r3, #0
 8009680:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009684:	4659      	mov	r1, fp
 8009686:	00cb      	lsls	r3, r1, #3
 8009688:	4651      	mov	r1, sl
 800968a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800968e:	4651      	mov	r1, sl
 8009690:	00ca      	lsls	r2, r1, #3
 8009692:	4610      	mov	r0, r2
 8009694:	4619      	mov	r1, r3
 8009696:	4603      	mov	r3, r0
 8009698:	4642      	mov	r2, r8
 800969a:	189b      	adds	r3, r3, r2
 800969c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80096a0:	464b      	mov	r3, r9
 80096a2:	460a      	mov	r2, r1
 80096a4:	eb42 0303 	adc.w	r3, r2, r3
 80096a8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80096ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80096b0:	685b      	ldr	r3, [r3, #4]
 80096b2:	2200      	movs	r2, #0
 80096b4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80096b6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80096b8:	f04f 0200 	mov.w	r2, #0
 80096bc:	f04f 0300 	mov.w	r3, #0
 80096c0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80096c4:	4649      	mov	r1, r9
 80096c6:	008b      	lsls	r3, r1, #2
 80096c8:	4641      	mov	r1, r8
 80096ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80096ce:	4641      	mov	r1, r8
 80096d0:	008a      	lsls	r2, r1, #2
 80096d2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80096d6:	f7f6 fe03 	bl	80002e0 <__aeabi_uldivmod>
 80096da:	4602      	mov	r2, r0
 80096dc:	460b      	mov	r3, r1
 80096de:	4611      	mov	r1, r2
 80096e0:	4b38      	ldr	r3, [pc, #224]	@ (80097c4 <UART_SetConfig+0x4e4>)
 80096e2:	fba3 2301 	umull	r2, r3, r3, r1
 80096e6:	095b      	lsrs	r3, r3, #5
 80096e8:	2264      	movs	r2, #100	@ 0x64
 80096ea:	fb02 f303 	mul.w	r3, r2, r3
 80096ee:	1acb      	subs	r3, r1, r3
 80096f0:	011b      	lsls	r3, r3, #4
 80096f2:	3332      	adds	r3, #50	@ 0x32
 80096f4:	4a33      	ldr	r2, [pc, #204]	@ (80097c4 <UART_SetConfig+0x4e4>)
 80096f6:	fba2 2303 	umull	r2, r3, r2, r3
 80096fa:	095b      	lsrs	r3, r3, #5
 80096fc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009700:	441c      	add	r4, r3
 8009702:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009706:	2200      	movs	r2, #0
 8009708:	673b      	str	r3, [r7, #112]	@ 0x70
 800970a:	677a      	str	r2, [r7, #116]	@ 0x74
 800970c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8009710:	4642      	mov	r2, r8
 8009712:	464b      	mov	r3, r9
 8009714:	1891      	adds	r1, r2, r2
 8009716:	60b9      	str	r1, [r7, #8]
 8009718:	415b      	adcs	r3, r3
 800971a:	60fb      	str	r3, [r7, #12]
 800971c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009720:	4641      	mov	r1, r8
 8009722:	1851      	adds	r1, r2, r1
 8009724:	6039      	str	r1, [r7, #0]
 8009726:	4649      	mov	r1, r9
 8009728:	414b      	adcs	r3, r1
 800972a:	607b      	str	r3, [r7, #4]
 800972c:	f04f 0200 	mov.w	r2, #0
 8009730:	f04f 0300 	mov.w	r3, #0
 8009734:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009738:	4659      	mov	r1, fp
 800973a:	00cb      	lsls	r3, r1, #3
 800973c:	4651      	mov	r1, sl
 800973e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009742:	4651      	mov	r1, sl
 8009744:	00ca      	lsls	r2, r1, #3
 8009746:	4610      	mov	r0, r2
 8009748:	4619      	mov	r1, r3
 800974a:	4603      	mov	r3, r0
 800974c:	4642      	mov	r2, r8
 800974e:	189b      	adds	r3, r3, r2
 8009750:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009752:	464b      	mov	r3, r9
 8009754:	460a      	mov	r2, r1
 8009756:	eb42 0303 	adc.w	r3, r2, r3
 800975a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800975c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009760:	685b      	ldr	r3, [r3, #4]
 8009762:	2200      	movs	r2, #0
 8009764:	663b      	str	r3, [r7, #96]	@ 0x60
 8009766:	667a      	str	r2, [r7, #100]	@ 0x64
 8009768:	f04f 0200 	mov.w	r2, #0
 800976c:	f04f 0300 	mov.w	r3, #0
 8009770:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009774:	4649      	mov	r1, r9
 8009776:	008b      	lsls	r3, r1, #2
 8009778:	4641      	mov	r1, r8
 800977a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800977e:	4641      	mov	r1, r8
 8009780:	008a      	lsls	r2, r1, #2
 8009782:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8009786:	f7f6 fdab 	bl	80002e0 <__aeabi_uldivmod>
 800978a:	4602      	mov	r2, r0
 800978c:	460b      	mov	r3, r1
 800978e:	4b0d      	ldr	r3, [pc, #52]	@ (80097c4 <UART_SetConfig+0x4e4>)
 8009790:	fba3 1302 	umull	r1, r3, r3, r2
 8009794:	095b      	lsrs	r3, r3, #5
 8009796:	2164      	movs	r1, #100	@ 0x64
 8009798:	fb01 f303 	mul.w	r3, r1, r3
 800979c:	1ad3      	subs	r3, r2, r3
 800979e:	011b      	lsls	r3, r3, #4
 80097a0:	3332      	adds	r3, #50	@ 0x32
 80097a2:	4a08      	ldr	r2, [pc, #32]	@ (80097c4 <UART_SetConfig+0x4e4>)
 80097a4:	fba2 2303 	umull	r2, r3, r2, r3
 80097a8:	095b      	lsrs	r3, r3, #5
 80097aa:	f003 020f 	and.w	r2, r3, #15
 80097ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	4422      	add	r2, r4
 80097b6:	609a      	str	r2, [r3, #8]
}
 80097b8:	bf00      	nop
 80097ba:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80097be:	46bd      	mov	sp, r7
 80097c0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80097c4:	51eb851f 	.word	0x51eb851f

080097c8 <sniprintf>:
 80097c8:	b40c      	push	{r2, r3}
 80097ca:	b530      	push	{r4, r5, lr}
 80097cc:	4b18      	ldr	r3, [pc, #96]	@ (8009830 <sniprintf+0x68>)
 80097ce:	1e0c      	subs	r4, r1, #0
 80097d0:	681d      	ldr	r5, [r3, #0]
 80097d2:	b09d      	sub	sp, #116	@ 0x74
 80097d4:	da08      	bge.n	80097e8 <sniprintf+0x20>
 80097d6:	238b      	movs	r3, #139	@ 0x8b
 80097d8:	602b      	str	r3, [r5, #0]
 80097da:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80097de:	b01d      	add	sp, #116	@ 0x74
 80097e0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80097e4:	b002      	add	sp, #8
 80097e6:	4770      	bx	lr
 80097e8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80097ec:	f8ad 3014 	strh.w	r3, [sp, #20]
 80097f0:	f04f 0300 	mov.w	r3, #0
 80097f4:	931b      	str	r3, [sp, #108]	@ 0x6c
 80097f6:	bf14      	ite	ne
 80097f8:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 80097fc:	4623      	moveq	r3, r4
 80097fe:	9304      	str	r3, [sp, #16]
 8009800:	9307      	str	r3, [sp, #28]
 8009802:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009806:	9002      	str	r0, [sp, #8]
 8009808:	9006      	str	r0, [sp, #24]
 800980a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800980e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009810:	ab21      	add	r3, sp, #132	@ 0x84
 8009812:	a902      	add	r1, sp, #8
 8009814:	4628      	mov	r0, r5
 8009816:	9301      	str	r3, [sp, #4]
 8009818:	f000 f900 	bl	8009a1c <_svfiprintf_r>
 800981c:	1c43      	adds	r3, r0, #1
 800981e:	bfbc      	itt	lt
 8009820:	238b      	movlt	r3, #139	@ 0x8b
 8009822:	602b      	strlt	r3, [r5, #0]
 8009824:	2c00      	cmp	r4, #0
 8009826:	d0da      	beq.n	80097de <sniprintf+0x16>
 8009828:	9b02      	ldr	r3, [sp, #8]
 800982a:	2200      	movs	r2, #0
 800982c:	701a      	strb	r2, [r3, #0]
 800982e:	e7d6      	b.n	80097de <sniprintf+0x16>
 8009830:	20000018 	.word	0x20000018

08009834 <siprintf>:
 8009834:	b40e      	push	{r1, r2, r3}
 8009836:	b510      	push	{r4, lr}
 8009838:	b09d      	sub	sp, #116	@ 0x74
 800983a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800983c:	9002      	str	r0, [sp, #8]
 800983e:	9006      	str	r0, [sp, #24]
 8009840:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009844:	480a      	ldr	r0, [pc, #40]	@ (8009870 <siprintf+0x3c>)
 8009846:	9107      	str	r1, [sp, #28]
 8009848:	9104      	str	r1, [sp, #16]
 800984a:	490a      	ldr	r1, [pc, #40]	@ (8009874 <siprintf+0x40>)
 800984c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009850:	9105      	str	r1, [sp, #20]
 8009852:	2400      	movs	r4, #0
 8009854:	a902      	add	r1, sp, #8
 8009856:	6800      	ldr	r0, [r0, #0]
 8009858:	9301      	str	r3, [sp, #4]
 800985a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800985c:	f000 f8de 	bl	8009a1c <_svfiprintf_r>
 8009860:	9b02      	ldr	r3, [sp, #8]
 8009862:	701c      	strb	r4, [r3, #0]
 8009864:	b01d      	add	sp, #116	@ 0x74
 8009866:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800986a:	b003      	add	sp, #12
 800986c:	4770      	bx	lr
 800986e:	bf00      	nop
 8009870:	20000018 	.word	0x20000018
 8009874:	ffff0208 	.word	0xffff0208

08009878 <_vsiprintf_r>:
 8009878:	b510      	push	{r4, lr}
 800987a:	b09a      	sub	sp, #104	@ 0x68
 800987c:	2400      	movs	r4, #0
 800987e:	9100      	str	r1, [sp, #0]
 8009880:	9104      	str	r1, [sp, #16]
 8009882:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009886:	9105      	str	r1, [sp, #20]
 8009888:	9102      	str	r1, [sp, #8]
 800988a:	4905      	ldr	r1, [pc, #20]	@ (80098a0 <_vsiprintf_r+0x28>)
 800988c:	9103      	str	r1, [sp, #12]
 800988e:	4669      	mov	r1, sp
 8009890:	9419      	str	r4, [sp, #100]	@ 0x64
 8009892:	f000 f8c3 	bl	8009a1c <_svfiprintf_r>
 8009896:	9b00      	ldr	r3, [sp, #0]
 8009898:	701c      	strb	r4, [r3, #0]
 800989a:	b01a      	add	sp, #104	@ 0x68
 800989c:	bd10      	pop	{r4, pc}
 800989e:	bf00      	nop
 80098a0:	ffff0208 	.word	0xffff0208

080098a4 <vsiprintf>:
 80098a4:	4613      	mov	r3, r2
 80098a6:	460a      	mov	r2, r1
 80098a8:	4601      	mov	r1, r0
 80098aa:	4802      	ldr	r0, [pc, #8]	@ (80098b4 <vsiprintf+0x10>)
 80098ac:	6800      	ldr	r0, [r0, #0]
 80098ae:	f7ff bfe3 	b.w	8009878 <_vsiprintf_r>
 80098b2:	bf00      	nop
 80098b4:	20000018 	.word	0x20000018

080098b8 <memset>:
 80098b8:	4402      	add	r2, r0
 80098ba:	4603      	mov	r3, r0
 80098bc:	4293      	cmp	r3, r2
 80098be:	d100      	bne.n	80098c2 <memset+0xa>
 80098c0:	4770      	bx	lr
 80098c2:	f803 1b01 	strb.w	r1, [r3], #1
 80098c6:	e7f9      	b.n	80098bc <memset+0x4>

080098c8 <strncpy>:
 80098c8:	b510      	push	{r4, lr}
 80098ca:	3901      	subs	r1, #1
 80098cc:	4603      	mov	r3, r0
 80098ce:	b132      	cbz	r2, 80098de <strncpy+0x16>
 80098d0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80098d4:	f803 4b01 	strb.w	r4, [r3], #1
 80098d8:	3a01      	subs	r2, #1
 80098da:	2c00      	cmp	r4, #0
 80098dc:	d1f7      	bne.n	80098ce <strncpy+0x6>
 80098de:	441a      	add	r2, r3
 80098e0:	2100      	movs	r1, #0
 80098e2:	4293      	cmp	r3, r2
 80098e4:	d100      	bne.n	80098e8 <strncpy+0x20>
 80098e6:	bd10      	pop	{r4, pc}
 80098e8:	f803 1b01 	strb.w	r1, [r3], #1
 80098ec:	e7f9      	b.n	80098e2 <strncpy+0x1a>
	...

080098f0 <__errno>:
 80098f0:	4b01      	ldr	r3, [pc, #4]	@ (80098f8 <__errno+0x8>)
 80098f2:	6818      	ldr	r0, [r3, #0]
 80098f4:	4770      	bx	lr
 80098f6:	bf00      	nop
 80098f8:	20000018 	.word	0x20000018

080098fc <__libc_init_array>:
 80098fc:	b570      	push	{r4, r5, r6, lr}
 80098fe:	4d0d      	ldr	r5, [pc, #52]	@ (8009934 <__libc_init_array+0x38>)
 8009900:	4c0d      	ldr	r4, [pc, #52]	@ (8009938 <__libc_init_array+0x3c>)
 8009902:	1b64      	subs	r4, r4, r5
 8009904:	10a4      	asrs	r4, r4, #2
 8009906:	2600      	movs	r6, #0
 8009908:	42a6      	cmp	r6, r4
 800990a:	d109      	bne.n	8009920 <__libc_init_array+0x24>
 800990c:	4d0b      	ldr	r5, [pc, #44]	@ (800993c <__libc_init_array+0x40>)
 800990e:	4c0c      	ldr	r4, [pc, #48]	@ (8009940 <__libc_init_array+0x44>)
 8009910:	f000 fc64 	bl	800a1dc <_init>
 8009914:	1b64      	subs	r4, r4, r5
 8009916:	10a4      	asrs	r4, r4, #2
 8009918:	2600      	movs	r6, #0
 800991a:	42a6      	cmp	r6, r4
 800991c:	d105      	bne.n	800992a <__libc_init_array+0x2e>
 800991e:	bd70      	pop	{r4, r5, r6, pc}
 8009920:	f855 3b04 	ldr.w	r3, [r5], #4
 8009924:	4798      	blx	r3
 8009926:	3601      	adds	r6, #1
 8009928:	e7ee      	b.n	8009908 <__libc_init_array+0xc>
 800992a:	f855 3b04 	ldr.w	r3, [r5], #4
 800992e:	4798      	blx	r3
 8009930:	3601      	adds	r6, #1
 8009932:	e7f2      	b.n	800991a <__libc_init_array+0x1e>
 8009934:	0800a5ec 	.word	0x0800a5ec
 8009938:	0800a5ec 	.word	0x0800a5ec
 800993c:	0800a5ec 	.word	0x0800a5ec
 8009940:	0800a5f0 	.word	0x0800a5f0

08009944 <__retarget_lock_acquire_recursive>:
 8009944:	4770      	bx	lr

08009946 <__retarget_lock_release_recursive>:
 8009946:	4770      	bx	lr

08009948 <memcpy>:
 8009948:	440a      	add	r2, r1
 800994a:	4291      	cmp	r1, r2
 800994c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8009950:	d100      	bne.n	8009954 <memcpy+0xc>
 8009952:	4770      	bx	lr
 8009954:	b510      	push	{r4, lr}
 8009956:	f811 4b01 	ldrb.w	r4, [r1], #1
 800995a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800995e:	4291      	cmp	r1, r2
 8009960:	d1f9      	bne.n	8009956 <memcpy+0xe>
 8009962:	bd10      	pop	{r4, pc}

08009964 <__ssputs_r>:
 8009964:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009968:	688e      	ldr	r6, [r1, #8]
 800996a:	461f      	mov	r7, r3
 800996c:	42be      	cmp	r6, r7
 800996e:	680b      	ldr	r3, [r1, #0]
 8009970:	4682      	mov	sl, r0
 8009972:	460c      	mov	r4, r1
 8009974:	4690      	mov	r8, r2
 8009976:	d82d      	bhi.n	80099d4 <__ssputs_r+0x70>
 8009978:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800997c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009980:	d026      	beq.n	80099d0 <__ssputs_r+0x6c>
 8009982:	6965      	ldr	r5, [r4, #20]
 8009984:	6909      	ldr	r1, [r1, #16]
 8009986:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800998a:	eba3 0901 	sub.w	r9, r3, r1
 800998e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009992:	1c7b      	adds	r3, r7, #1
 8009994:	444b      	add	r3, r9
 8009996:	106d      	asrs	r5, r5, #1
 8009998:	429d      	cmp	r5, r3
 800999a:	bf38      	it	cc
 800999c:	461d      	movcc	r5, r3
 800999e:	0553      	lsls	r3, r2, #21
 80099a0:	d527      	bpl.n	80099f2 <__ssputs_r+0x8e>
 80099a2:	4629      	mov	r1, r5
 80099a4:	f000 f958 	bl	8009c58 <_malloc_r>
 80099a8:	4606      	mov	r6, r0
 80099aa:	b360      	cbz	r0, 8009a06 <__ssputs_r+0xa2>
 80099ac:	6921      	ldr	r1, [r4, #16]
 80099ae:	464a      	mov	r2, r9
 80099b0:	f7ff ffca 	bl	8009948 <memcpy>
 80099b4:	89a3      	ldrh	r3, [r4, #12]
 80099b6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80099ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80099be:	81a3      	strh	r3, [r4, #12]
 80099c0:	6126      	str	r6, [r4, #16]
 80099c2:	6165      	str	r5, [r4, #20]
 80099c4:	444e      	add	r6, r9
 80099c6:	eba5 0509 	sub.w	r5, r5, r9
 80099ca:	6026      	str	r6, [r4, #0]
 80099cc:	60a5      	str	r5, [r4, #8]
 80099ce:	463e      	mov	r6, r7
 80099d0:	42be      	cmp	r6, r7
 80099d2:	d900      	bls.n	80099d6 <__ssputs_r+0x72>
 80099d4:	463e      	mov	r6, r7
 80099d6:	6820      	ldr	r0, [r4, #0]
 80099d8:	4632      	mov	r2, r6
 80099da:	4641      	mov	r1, r8
 80099dc:	f000 fb82 	bl	800a0e4 <memmove>
 80099e0:	68a3      	ldr	r3, [r4, #8]
 80099e2:	1b9b      	subs	r3, r3, r6
 80099e4:	60a3      	str	r3, [r4, #8]
 80099e6:	6823      	ldr	r3, [r4, #0]
 80099e8:	4433      	add	r3, r6
 80099ea:	6023      	str	r3, [r4, #0]
 80099ec:	2000      	movs	r0, #0
 80099ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80099f2:	462a      	mov	r2, r5
 80099f4:	f000 fb48 	bl	800a088 <_realloc_r>
 80099f8:	4606      	mov	r6, r0
 80099fa:	2800      	cmp	r0, #0
 80099fc:	d1e0      	bne.n	80099c0 <__ssputs_r+0x5c>
 80099fe:	6921      	ldr	r1, [r4, #16]
 8009a00:	4650      	mov	r0, sl
 8009a02:	f000 fb99 	bl	800a138 <_free_r>
 8009a06:	230c      	movs	r3, #12
 8009a08:	f8ca 3000 	str.w	r3, [sl]
 8009a0c:	89a3      	ldrh	r3, [r4, #12]
 8009a0e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009a12:	81a3      	strh	r3, [r4, #12]
 8009a14:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009a18:	e7e9      	b.n	80099ee <__ssputs_r+0x8a>
	...

08009a1c <_svfiprintf_r>:
 8009a1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a20:	4698      	mov	r8, r3
 8009a22:	898b      	ldrh	r3, [r1, #12]
 8009a24:	061b      	lsls	r3, r3, #24
 8009a26:	b09d      	sub	sp, #116	@ 0x74
 8009a28:	4607      	mov	r7, r0
 8009a2a:	460d      	mov	r5, r1
 8009a2c:	4614      	mov	r4, r2
 8009a2e:	d510      	bpl.n	8009a52 <_svfiprintf_r+0x36>
 8009a30:	690b      	ldr	r3, [r1, #16]
 8009a32:	b973      	cbnz	r3, 8009a52 <_svfiprintf_r+0x36>
 8009a34:	2140      	movs	r1, #64	@ 0x40
 8009a36:	f000 f90f 	bl	8009c58 <_malloc_r>
 8009a3a:	6028      	str	r0, [r5, #0]
 8009a3c:	6128      	str	r0, [r5, #16]
 8009a3e:	b930      	cbnz	r0, 8009a4e <_svfiprintf_r+0x32>
 8009a40:	230c      	movs	r3, #12
 8009a42:	603b      	str	r3, [r7, #0]
 8009a44:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009a48:	b01d      	add	sp, #116	@ 0x74
 8009a4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a4e:	2340      	movs	r3, #64	@ 0x40
 8009a50:	616b      	str	r3, [r5, #20]
 8009a52:	2300      	movs	r3, #0
 8009a54:	9309      	str	r3, [sp, #36]	@ 0x24
 8009a56:	2320      	movs	r3, #32
 8009a58:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009a5c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009a60:	2330      	movs	r3, #48	@ 0x30
 8009a62:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009c00 <_svfiprintf_r+0x1e4>
 8009a66:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009a6a:	f04f 0901 	mov.w	r9, #1
 8009a6e:	4623      	mov	r3, r4
 8009a70:	469a      	mov	sl, r3
 8009a72:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009a76:	b10a      	cbz	r2, 8009a7c <_svfiprintf_r+0x60>
 8009a78:	2a25      	cmp	r2, #37	@ 0x25
 8009a7a:	d1f9      	bne.n	8009a70 <_svfiprintf_r+0x54>
 8009a7c:	ebba 0b04 	subs.w	fp, sl, r4
 8009a80:	d00b      	beq.n	8009a9a <_svfiprintf_r+0x7e>
 8009a82:	465b      	mov	r3, fp
 8009a84:	4622      	mov	r2, r4
 8009a86:	4629      	mov	r1, r5
 8009a88:	4638      	mov	r0, r7
 8009a8a:	f7ff ff6b 	bl	8009964 <__ssputs_r>
 8009a8e:	3001      	adds	r0, #1
 8009a90:	f000 80a7 	beq.w	8009be2 <_svfiprintf_r+0x1c6>
 8009a94:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009a96:	445a      	add	r2, fp
 8009a98:	9209      	str	r2, [sp, #36]	@ 0x24
 8009a9a:	f89a 3000 	ldrb.w	r3, [sl]
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	f000 809f 	beq.w	8009be2 <_svfiprintf_r+0x1c6>
 8009aa4:	2300      	movs	r3, #0
 8009aa6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009aaa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009aae:	f10a 0a01 	add.w	sl, sl, #1
 8009ab2:	9304      	str	r3, [sp, #16]
 8009ab4:	9307      	str	r3, [sp, #28]
 8009ab6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009aba:	931a      	str	r3, [sp, #104]	@ 0x68
 8009abc:	4654      	mov	r4, sl
 8009abe:	2205      	movs	r2, #5
 8009ac0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ac4:	484e      	ldr	r0, [pc, #312]	@ (8009c00 <_svfiprintf_r+0x1e4>)
 8009ac6:	f7f6 fbbb 	bl	8000240 <memchr>
 8009aca:	9a04      	ldr	r2, [sp, #16]
 8009acc:	b9d8      	cbnz	r0, 8009b06 <_svfiprintf_r+0xea>
 8009ace:	06d0      	lsls	r0, r2, #27
 8009ad0:	bf44      	itt	mi
 8009ad2:	2320      	movmi	r3, #32
 8009ad4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009ad8:	0711      	lsls	r1, r2, #28
 8009ada:	bf44      	itt	mi
 8009adc:	232b      	movmi	r3, #43	@ 0x2b
 8009ade:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009ae2:	f89a 3000 	ldrb.w	r3, [sl]
 8009ae6:	2b2a      	cmp	r3, #42	@ 0x2a
 8009ae8:	d015      	beq.n	8009b16 <_svfiprintf_r+0xfa>
 8009aea:	9a07      	ldr	r2, [sp, #28]
 8009aec:	4654      	mov	r4, sl
 8009aee:	2000      	movs	r0, #0
 8009af0:	f04f 0c0a 	mov.w	ip, #10
 8009af4:	4621      	mov	r1, r4
 8009af6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009afa:	3b30      	subs	r3, #48	@ 0x30
 8009afc:	2b09      	cmp	r3, #9
 8009afe:	d94b      	bls.n	8009b98 <_svfiprintf_r+0x17c>
 8009b00:	b1b0      	cbz	r0, 8009b30 <_svfiprintf_r+0x114>
 8009b02:	9207      	str	r2, [sp, #28]
 8009b04:	e014      	b.n	8009b30 <_svfiprintf_r+0x114>
 8009b06:	eba0 0308 	sub.w	r3, r0, r8
 8009b0a:	fa09 f303 	lsl.w	r3, r9, r3
 8009b0e:	4313      	orrs	r3, r2
 8009b10:	9304      	str	r3, [sp, #16]
 8009b12:	46a2      	mov	sl, r4
 8009b14:	e7d2      	b.n	8009abc <_svfiprintf_r+0xa0>
 8009b16:	9b03      	ldr	r3, [sp, #12]
 8009b18:	1d19      	adds	r1, r3, #4
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	9103      	str	r1, [sp, #12]
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	bfbb      	ittet	lt
 8009b22:	425b      	neglt	r3, r3
 8009b24:	f042 0202 	orrlt.w	r2, r2, #2
 8009b28:	9307      	strge	r3, [sp, #28]
 8009b2a:	9307      	strlt	r3, [sp, #28]
 8009b2c:	bfb8      	it	lt
 8009b2e:	9204      	strlt	r2, [sp, #16]
 8009b30:	7823      	ldrb	r3, [r4, #0]
 8009b32:	2b2e      	cmp	r3, #46	@ 0x2e
 8009b34:	d10a      	bne.n	8009b4c <_svfiprintf_r+0x130>
 8009b36:	7863      	ldrb	r3, [r4, #1]
 8009b38:	2b2a      	cmp	r3, #42	@ 0x2a
 8009b3a:	d132      	bne.n	8009ba2 <_svfiprintf_r+0x186>
 8009b3c:	9b03      	ldr	r3, [sp, #12]
 8009b3e:	1d1a      	adds	r2, r3, #4
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	9203      	str	r2, [sp, #12]
 8009b44:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009b48:	3402      	adds	r4, #2
 8009b4a:	9305      	str	r3, [sp, #20]
 8009b4c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009c10 <_svfiprintf_r+0x1f4>
 8009b50:	7821      	ldrb	r1, [r4, #0]
 8009b52:	2203      	movs	r2, #3
 8009b54:	4650      	mov	r0, sl
 8009b56:	f7f6 fb73 	bl	8000240 <memchr>
 8009b5a:	b138      	cbz	r0, 8009b6c <_svfiprintf_r+0x150>
 8009b5c:	9b04      	ldr	r3, [sp, #16]
 8009b5e:	eba0 000a 	sub.w	r0, r0, sl
 8009b62:	2240      	movs	r2, #64	@ 0x40
 8009b64:	4082      	lsls	r2, r0
 8009b66:	4313      	orrs	r3, r2
 8009b68:	3401      	adds	r4, #1
 8009b6a:	9304      	str	r3, [sp, #16]
 8009b6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b70:	4824      	ldr	r0, [pc, #144]	@ (8009c04 <_svfiprintf_r+0x1e8>)
 8009b72:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009b76:	2206      	movs	r2, #6
 8009b78:	f7f6 fb62 	bl	8000240 <memchr>
 8009b7c:	2800      	cmp	r0, #0
 8009b7e:	d036      	beq.n	8009bee <_svfiprintf_r+0x1d2>
 8009b80:	4b21      	ldr	r3, [pc, #132]	@ (8009c08 <_svfiprintf_r+0x1ec>)
 8009b82:	bb1b      	cbnz	r3, 8009bcc <_svfiprintf_r+0x1b0>
 8009b84:	9b03      	ldr	r3, [sp, #12]
 8009b86:	3307      	adds	r3, #7
 8009b88:	f023 0307 	bic.w	r3, r3, #7
 8009b8c:	3308      	adds	r3, #8
 8009b8e:	9303      	str	r3, [sp, #12]
 8009b90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b92:	4433      	add	r3, r6
 8009b94:	9309      	str	r3, [sp, #36]	@ 0x24
 8009b96:	e76a      	b.n	8009a6e <_svfiprintf_r+0x52>
 8009b98:	fb0c 3202 	mla	r2, ip, r2, r3
 8009b9c:	460c      	mov	r4, r1
 8009b9e:	2001      	movs	r0, #1
 8009ba0:	e7a8      	b.n	8009af4 <_svfiprintf_r+0xd8>
 8009ba2:	2300      	movs	r3, #0
 8009ba4:	3401      	adds	r4, #1
 8009ba6:	9305      	str	r3, [sp, #20]
 8009ba8:	4619      	mov	r1, r3
 8009baa:	f04f 0c0a 	mov.w	ip, #10
 8009bae:	4620      	mov	r0, r4
 8009bb0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009bb4:	3a30      	subs	r2, #48	@ 0x30
 8009bb6:	2a09      	cmp	r2, #9
 8009bb8:	d903      	bls.n	8009bc2 <_svfiprintf_r+0x1a6>
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d0c6      	beq.n	8009b4c <_svfiprintf_r+0x130>
 8009bbe:	9105      	str	r1, [sp, #20]
 8009bc0:	e7c4      	b.n	8009b4c <_svfiprintf_r+0x130>
 8009bc2:	fb0c 2101 	mla	r1, ip, r1, r2
 8009bc6:	4604      	mov	r4, r0
 8009bc8:	2301      	movs	r3, #1
 8009bca:	e7f0      	b.n	8009bae <_svfiprintf_r+0x192>
 8009bcc:	ab03      	add	r3, sp, #12
 8009bce:	9300      	str	r3, [sp, #0]
 8009bd0:	462a      	mov	r2, r5
 8009bd2:	4b0e      	ldr	r3, [pc, #56]	@ (8009c0c <_svfiprintf_r+0x1f0>)
 8009bd4:	a904      	add	r1, sp, #16
 8009bd6:	4638      	mov	r0, r7
 8009bd8:	f3af 8000 	nop.w
 8009bdc:	1c42      	adds	r2, r0, #1
 8009bde:	4606      	mov	r6, r0
 8009be0:	d1d6      	bne.n	8009b90 <_svfiprintf_r+0x174>
 8009be2:	89ab      	ldrh	r3, [r5, #12]
 8009be4:	065b      	lsls	r3, r3, #25
 8009be6:	f53f af2d 	bmi.w	8009a44 <_svfiprintf_r+0x28>
 8009bea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009bec:	e72c      	b.n	8009a48 <_svfiprintf_r+0x2c>
 8009bee:	ab03      	add	r3, sp, #12
 8009bf0:	9300      	str	r3, [sp, #0]
 8009bf2:	462a      	mov	r2, r5
 8009bf4:	4b05      	ldr	r3, [pc, #20]	@ (8009c0c <_svfiprintf_r+0x1f0>)
 8009bf6:	a904      	add	r1, sp, #16
 8009bf8:	4638      	mov	r0, r7
 8009bfa:	f000 f91b 	bl	8009e34 <_printf_i>
 8009bfe:	e7ed      	b.n	8009bdc <_svfiprintf_r+0x1c0>
 8009c00:	0800a5b0 	.word	0x0800a5b0
 8009c04:	0800a5ba 	.word	0x0800a5ba
 8009c08:	00000000 	.word	0x00000000
 8009c0c:	08009965 	.word	0x08009965
 8009c10:	0800a5b6 	.word	0x0800a5b6

08009c14 <sbrk_aligned>:
 8009c14:	b570      	push	{r4, r5, r6, lr}
 8009c16:	4e0f      	ldr	r6, [pc, #60]	@ (8009c54 <sbrk_aligned+0x40>)
 8009c18:	460c      	mov	r4, r1
 8009c1a:	6831      	ldr	r1, [r6, #0]
 8009c1c:	4605      	mov	r5, r0
 8009c1e:	b911      	cbnz	r1, 8009c26 <sbrk_aligned+0x12>
 8009c20:	f000 fa7a 	bl	800a118 <_sbrk_r>
 8009c24:	6030      	str	r0, [r6, #0]
 8009c26:	4621      	mov	r1, r4
 8009c28:	4628      	mov	r0, r5
 8009c2a:	f000 fa75 	bl	800a118 <_sbrk_r>
 8009c2e:	1c43      	adds	r3, r0, #1
 8009c30:	d103      	bne.n	8009c3a <sbrk_aligned+0x26>
 8009c32:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8009c36:	4620      	mov	r0, r4
 8009c38:	bd70      	pop	{r4, r5, r6, pc}
 8009c3a:	1cc4      	adds	r4, r0, #3
 8009c3c:	f024 0403 	bic.w	r4, r4, #3
 8009c40:	42a0      	cmp	r0, r4
 8009c42:	d0f8      	beq.n	8009c36 <sbrk_aligned+0x22>
 8009c44:	1a21      	subs	r1, r4, r0
 8009c46:	4628      	mov	r0, r5
 8009c48:	f000 fa66 	bl	800a118 <_sbrk_r>
 8009c4c:	3001      	adds	r0, #1
 8009c4e:	d1f2      	bne.n	8009c36 <sbrk_aligned+0x22>
 8009c50:	e7ef      	b.n	8009c32 <sbrk_aligned+0x1e>
 8009c52:	bf00      	nop
 8009c54:	20002748 	.word	0x20002748

08009c58 <_malloc_r>:
 8009c58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009c5c:	1ccd      	adds	r5, r1, #3
 8009c5e:	f025 0503 	bic.w	r5, r5, #3
 8009c62:	3508      	adds	r5, #8
 8009c64:	2d0c      	cmp	r5, #12
 8009c66:	bf38      	it	cc
 8009c68:	250c      	movcc	r5, #12
 8009c6a:	2d00      	cmp	r5, #0
 8009c6c:	4606      	mov	r6, r0
 8009c6e:	db01      	blt.n	8009c74 <_malloc_r+0x1c>
 8009c70:	42a9      	cmp	r1, r5
 8009c72:	d904      	bls.n	8009c7e <_malloc_r+0x26>
 8009c74:	230c      	movs	r3, #12
 8009c76:	6033      	str	r3, [r6, #0]
 8009c78:	2000      	movs	r0, #0
 8009c7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009c7e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009d54 <_malloc_r+0xfc>
 8009c82:	f000 f9f5 	bl	800a070 <__malloc_lock>
 8009c86:	f8d8 3000 	ldr.w	r3, [r8]
 8009c8a:	461c      	mov	r4, r3
 8009c8c:	bb44      	cbnz	r4, 8009ce0 <_malloc_r+0x88>
 8009c8e:	4629      	mov	r1, r5
 8009c90:	4630      	mov	r0, r6
 8009c92:	f7ff ffbf 	bl	8009c14 <sbrk_aligned>
 8009c96:	1c43      	adds	r3, r0, #1
 8009c98:	4604      	mov	r4, r0
 8009c9a:	d158      	bne.n	8009d4e <_malloc_r+0xf6>
 8009c9c:	f8d8 4000 	ldr.w	r4, [r8]
 8009ca0:	4627      	mov	r7, r4
 8009ca2:	2f00      	cmp	r7, #0
 8009ca4:	d143      	bne.n	8009d2e <_malloc_r+0xd6>
 8009ca6:	2c00      	cmp	r4, #0
 8009ca8:	d04b      	beq.n	8009d42 <_malloc_r+0xea>
 8009caa:	6823      	ldr	r3, [r4, #0]
 8009cac:	4639      	mov	r1, r7
 8009cae:	4630      	mov	r0, r6
 8009cb0:	eb04 0903 	add.w	r9, r4, r3
 8009cb4:	f000 fa30 	bl	800a118 <_sbrk_r>
 8009cb8:	4581      	cmp	r9, r0
 8009cba:	d142      	bne.n	8009d42 <_malloc_r+0xea>
 8009cbc:	6821      	ldr	r1, [r4, #0]
 8009cbe:	1a6d      	subs	r5, r5, r1
 8009cc0:	4629      	mov	r1, r5
 8009cc2:	4630      	mov	r0, r6
 8009cc4:	f7ff ffa6 	bl	8009c14 <sbrk_aligned>
 8009cc8:	3001      	adds	r0, #1
 8009cca:	d03a      	beq.n	8009d42 <_malloc_r+0xea>
 8009ccc:	6823      	ldr	r3, [r4, #0]
 8009cce:	442b      	add	r3, r5
 8009cd0:	6023      	str	r3, [r4, #0]
 8009cd2:	f8d8 3000 	ldr.w	r3, [r8]
 8009cd6:	685a      	ldr	r2, [r3, #4]
 8009cd8:	bb62      	cbnz	r2, 8009d34 <_malloc_r+0xdc>
 8009cda:	f8c8 7000 	str.w	r7, [r8]
 8009cde:	e00f      	b.n	8009d00 <_malloc_r+0xa8>
 8009ce0:	6822      	ldr	r2, [r4, #0]
 8009ce2:	1b52      	subs	r2, r2, r5
 8009ce4:	d420      	bmi.n	8009d28 <_malloc_r+0xd0>
 8009ce6:	2a0b      	cmp	r2, #11
 8009ce8:	d917      	bls.n	8009d1a <_malloc_r+0xc2>
 8009cea:	1961      	adds	r1, r4, r5
 8009cec:	42a3      	cmp	r3, r4
 8009cee:	6025      	str	r5, [r4, #0]
 8009cf0:	bf18      	it	ne
 8009cf2:	6059      	strne	r1, [r3, #4]
 8009cf4:	6863      	ldr	r3, [r4, #4]
 8009cf6:	bf08      	it	eq
 8009cf8:	f8c8 1000 	streq.w	r1, [r8]
 8009cfc:	5162      	str	r2, [r4, r5]
 8009cfe:	604b      	str	r3, [r1, #4]
 8009d00:	4630      	mov	r0, r6
 8009d02:	f000 f9bb 	bl	800a07c <__malloc_unlock>
 8009d06:	f104 000b 	add.w	r0, r4, #11
 8009d0a:	1d23      	adds	r3, r4, #4
 8009d0c:	f020 0007 	bic.w	r0, r0, #7
 8009d10:	1ac2      	subs	r2, r0, r3
 8009d12:	bf1c      	itt	ne
 8009d14:	1a1b      	subne	r3, r3, r0
 8009d16:	50a3      	strne	r3, [r4, r2]
 8009d18:	e7af      	b.n	8009c7a <_malloc_r+0x22>
 8009d1a:	6862      	ldr	r2, [r4, #4]
 8009d1c:	42a3      	cmp	r3, r4
 8009d1e:	bf0c      	ite	eq
 8009d20:	f8c8 2000 	streq.w	r2, [r8]
 8009d24:	605a      	strne	r2, [r3, #4]
 8009d26:	e7eb      	b.n	8009d00 <_malloc_r+0xa8>
 8009d28:	4623      	mov	r3, r4
 8009d2a:	6864      	ldr	r4, [r4, #4]
 8009d2c:	e7ae      	b.n	8009c8c <_malloc_r+0x34>
 8009d2e:	463c      	mov	r4, r7
 8009d30:	687f      	ldr	r7, [r7, #4]
 8009d32:	e7b6      	b.n	8009ca2 <_malloc_r+0x4a>
 8009d34:	461a      	mov	r2, r3
 8009d36:	685b      	ldr	r3, [r3, #4]
 8009d38:	42a3      	cmp	r3, r4
 8009d3a:	d1fb      	bne.n	8009d34 <_malloc_r+0xdc>
 8009d3c:	2300      	movs	r3, #0
 8009d3e:	6053      	str	r3, [r2, #4]
 8009d40:	e7de      	b.n	8009d00 <_malloc_r+0xa8>
 8009d42:	230c      	movs	r3, #12
 8009d44:	6033      	str	r3, [r6, #0]
 8009d46:	4630      	mov	r0, r6
 8009d48:	f000 f998 	bl	800a07c <__malloc_unlock>
 8009d4c:	e794      	b.n	8009c78 <_malloc_r+0x20>
 8009d4e:	6005      	str	r5, [r0, #0]
 8009d50:	e7d6      	b.n	8009d00 <_malloc_r+0xa8>
 8009d52:	bf00      	nop
 8009d54:	2000274c 	.word	0x2000274c

08009d58 <_printf_common>:
 8009d58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d5c:	4616      	mov	r6, r2
 8009d5e:	4698      	mov	r8, r3
 8009d60:	688a      	ldr	r2, [r1, #8]
 8009d62:	690b      	ldr	r3, [r1, #16]
 8009d64:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009d68:	4293      	cmp	r3, r2
 8009d6a:	bfb8      	it	lt
 8009d6c:	4613      	movlt	r3, r2
 8009d6e:	6033      	str	r3, [r6, #0]
 8009d70:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009d74:	4607      	mov	r7, r0
 8009d76:	460c      	mov	r4, r1
 8009d78:	b10a      	cbz	r2, 8009d7e <_printf_common+0x26>
 8009d7a:	3301      	adds	r3, #1
 8009d7c:	6033      	str	r3, [r6, #0]
 8009d7e:	6823      	ldr	r3, [r4, #0]
 8009d80:	0699      	lsls	r1, r3, #26
 8009d82:	bf42      	ittt	mi
 8009d84:	6833      	ldrmi	r3, [r6, #0]
 8009d86:	3302      	addmi	r3, #2
 8009d88:	6033      	strmi	r3, [r6, #0]
 8009d8a:	6825      	ldr	r5, [r4, #0]
 8009d8c:	f015 0506 	ands.w	r5, r5, #6
 8009d90:	d106      	bne.n	8009da0 <_printf_common+0x48>
 8009d92:	f104 0a19 	add.w	sl, r4, #25
 8009d96:	68e3      	ldr	r3, [r4, #12]
 8009d98:	6832      	ldr	r2, [r6, #0]
 8009d9a:	1a9b      	subs	r3, r3, r2
 8009d9c:	42ab      	cmp	r3, r5
 8009d9e:	dc26      	bgt.n	8009dee <_printf_common+0x96>
 8009da0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009da4:	6822      	ldr	r2, [r4, #0]
 8009da6:	3b00      	subs	r3, #0
 8009da8:	bf18      	it	ne
 8009daa:	2301      	movne	r3, #1
 8009dac:	0692      	lsls	r2, r2, #26
 8009dae:	d42b      	bmi.n	8009e08 <_printf_common+0xb0>
 8009db0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009db4:	4641      	mov	r1, r8
 8009db6:	4638      	mov	r0, r7
 8009db8:	47c8      	blx	r9
 8009dba:	3001      	adds	r0, #1
 8009dbc:	d01e      	beq.n	8009dfc <_printf_common+0xa4>
 8009dbe:	6823      	ldr	r3, [r4, #0]
 8009dc0:	6922      	ldr	r2, [r4, #16]
 8009dc2:	f003 0306 	and.w	r3, r3, #6
 8009dc6:	2b04      	cmp	r3, #4
 8009dc8:	bf02      	ittt	eq
 8009dca:	68e5      	ldreq	r5, [r4, #12]
 8009dcc:	6833      	ldreq	r3, [r6, #0]
 8009dce:	1aed      	subeq	r5, r5, r3
 8009dd0:	68a3      	ldr	r3, [r4, #8]
 8009dd2:	bf0c      	ite	eq
 8009dd4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009dd8:	2500      	movne	r5, #0
 8009dda:	4293      	cmp	r3, r2
 8009ddc:	bfc4      	itt	gt
 8009dde:	1a9b      	subgt	r3, r3, r2
 8009de0:	18ed      	addgt	r5, r5, r3
 8009de2:	2600      	movs	r6, #0
 8009de4:	341a      	adds	r4, #26
 8009de6:	42b5      	cmp	r5, r6
 8009de8:	d11a      	bne.n	8009e20 <_printf_common+0xc8>
 8009dea:	2000      	movs	r0, #0
 8009dec:	e008      	b.n	8009e00 <_printf_common+0xa8>
 8009dee:	2301      	movs	r3, #1
 8009df0:	4652      	mov	r2, sl
 8009df2:	4641      	mov	r1, r8
 8009df4:	4638      	mov	r0, r7
 8009df6:	47c8      	blx	r9
 8009df8:	3001      	adds	r0, #1
 8009dfa:	d103      	bne.n	8009e04 <_printf_common+0xac>
 8009dfc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009e00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e04:	3501      	adds	r5, #1
 8009e06:	e7c6      	b.n	8009d96 <_printf_common+0x3e>
 8009e08:	18e1      	adds	r1, r4, r3
 8009e0a:	1c5a      	adds	r2, r3, #1
 8009e0c:	2030      	movs	r0, #48	@ 0x30
 8009e0e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009e12:	4422      	add	r2, r4
 8009e14:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009e18:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009e1c:	3302      	adds	r3, #2
 8009e1e:	e7c7      	b.n	8009db0 <_printf_common+0x58>
 8009e20:	2301      	movs	r3, #1
 8009e22:	4622      	mov	r2, r4
 8009e24:	4641      	mov	r1, r8
 8009e26:	4638      	mov	r0, r7
 8009e28:	47c8      	blx	r9
 8009e2a:	3001      	adds	r0, #1
 8009e2c:	d0e6      	beq.n	8009dfc <_printf_common+0xa4>
 8009e2e:	3601      	adds	r6, #1
 8009e30:	e7d9      	b.n	8009de6 <_printf_common+0x8e>
	...

08009e34 <_printf_i>:
 8009e34:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009e38:	7e0f      	ldrb	r7, [r1, #24]
 8009e3a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009e3c:	2f78      	cmp	r7, #120	@ 0x78
 8009e3e:	4691      	mov	r9, r2
 8009e40:	4680      	mov	r8, r0
 8009e42:	460c      	mov	r4, r1
 8009e44:	469a      	mov	sl, r3
 8009e46:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009e4a:	d807      	bhi.n	8009e5c <_printf_i+0x28>
 8009e4c:	2f62      	cmp	r7, #98	@ 0x62
 8009e4e:	d80a      	bhi.n	8009e66 <_printf_i+0x32>
 8009e50:	2f00      	cmp	r7, #0
 8009e52:	f000 80d1 	beq.w	8009ff8 <_printf_i+0x1c4>
 8009e56:	2f58      	cmp	r7, #88	@ 0x58
 8009e58:	f000 80b8 	beq.w	8009fcc <_printf_i+0x198>
 8009e5c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009e60:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009e64:	e03a      	b.n	8009edc <_printf_i+0xa8>
 8009e66:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009e6a:	2b15      	cmp	r3, #21
 8009e6c:	d8f6      	bhi.n	8009e5c <_printf_i+0x28>
 8009e6e:	a101      	add	r1, pc, #4	@ (adr r1, 8009e74 <_printf_i+0x40>)
 8009e70:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009e74:	08009ecd 	.word	0x08009ecd
 8009e78:	08009ee1 	.word	0x08009ee1
 8009e7c:	08009e5d 	.word	0x08009e5d
 8009e80:	08009e5d 	.word	0x08009e5d
 8009e84:	08009e5d 	.word	0x08009e5d
 8009e88:	08009e5d 	.word	0x08009e5d
 8009e8c:	08009ee1 	.word	0x08009ee1
 8009e90:	08009e5d 	.word	0x08009e5d
 8009e94:	08009e5d 	.word	0x08009e5d
 8009e98:	08009e5d 	.word	0x08009e5d
 8009e9c:	08009e5d 	.word	0x08009e5d
 8009ea0:	08009fdf 	.word	0x08009fdf
 8009ea4:	08009f0b 	.word	0x08009f0b
 8009ea8:	08009f99 	.word	0x08009f99
 8009eac:	08009e5d 	.word	0x08009e5d
 8009eb0:	08009e5d 	.word	0x08009e5d
 8009eb4:	0800a001 	.word	0x0800a001
 8009eb8:	08009e5d 	.word	0x08009e5d
 8009ebc:	08009f0b 	.word	0x08009f0b
 8009ec0:	08009e5d 	.word	0x08009e5d
 8009ec4:	08009e5d 	.word	0x08009e5d
 8009ec8:	08009fa1 	.word	0x08009fa1
 8009ecc:	6833      	ldr	r3, [r6, #0]
 8009ece:	1d1a      	adds	r2, r3, #4
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	6032      	str	r2, [r6, #0]
 8009ed4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009ed8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009edc:	2301      	movs	r3, #1
 8009ede:	e09c      	b.n	800a01a <_printf_i+0x1e6>
 8009ee0:	6833      	ldr	r3, [r6, #0]
 8009ee2:	6820      	ldr	r0, [r4, #0]
 8009ee4:	1d19      	adds	r1, r3, #4
 8009ee6:	6031      	str	r1, [r6, #0]
 8009ee8:	0606      	lsls	r6, r0, #24
 8009eea:	d501      	bpl.n	8009ef0 <_printf_i+0xbc>
 8009eec:	681d      	ldr	r5, [r3, #0]
 8009eee:	e003      	b.n	8009ef8 <_printf_i+0xc4>
 8009ef0:	0645      	lsls	r5, r0, #25
 8009ef2:	d5fb      	bpl.n	8009eec <_printf_i+0xb8>
 8009ef4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009ef8:	2d00      	cmp	r5, #0
 8009efa:	da03      	bge.n	8009f04 <_printf_i+0xd0>
 8009efc:	232d      	movs	r3, #45	@ 0x2d
 8009efe:	426d      	negs	r5, r5
 8009f00:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009f04:	4858      	ldr	r0, [pc, #352]	@ (800a068 <_printf_i+0x234>)
 8009f06:	230a      	movs	r3, #10
 8009f08:	e011      	b.n	8009f2e <_printf_i+0xfa>
 8009f0a:	6821      	ldr	r1, [r4, #0]
 8009f0c:	6833      	ldr	r3, [r6, #0]
 8009f0e:	0608      	lsls	r0, r1, #24
 8009f10:	f853 5b04 	ldr.w	r5, [r3], #4
 8009f14:	d402      	bmi.n	8009f1c <_printf_i+0xe8>
 8009f16:	0649      	lsls	r1, r1, #25
 8009f18:	bf48      	it	mi
 8009f1a:	b2ad      	uxthmi	r5, r5
 8009f1c:	2f6f      	cmp	r7, #111	@ 0x6f
 8009f1e:	4852      	ldr	r0, [pc, #328]	@ (800a068 <_printf_i+0x234>)
 8009f20:	6033      	str	r3, [r6, #0]
 8009f22:	bf14      	ite	ne
 8009f24:	230a      	movne	r3, #10
 8009f26:	2308      	moveq	r3, #8
 8009f28:	2100      	movs	r1, #0
 8009f2a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009f2e:	6866      	ldr	r6, [r4, #4]
 8009f30:	60a6      	str	r6, [r4, #8]
 8009f32:	2e00      	cmp	r6, #0
 8009f34:	db05      	blt.n	8009f42 <_printf_i+0x10e>
 8009f36:	6821      	ldr	r1, [r4, #0]
 8009f38:	432e      	orrs	r6, r5
 8009f3a:	f021 0104 	bic.w	r1, r1, #4
 8009f3e:	6021      	str	r1, [r4, #0]
 8009f40:	d04b      	beq.n	8009fda <_printf_i+0x1a6>
 8009f42:	4616      	mov	r6, r2
 8009f44:	fbb5 f1f3 	udiv	r1, r5, r3
 8009f48:	fb03 5711 	mls	r7, r3, r1, r5
 8009f4c:	5dc7      	ldrb	r7, [r0, r7]
 8009f4e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009f52:	462f      	mov	r7, r5
 8009f54:	42bb      	cmp	r3, r7
 8009f56:	460d      	mov	r5, r1
 8009f58:	d9f4      	bls.n	8009f44 <_printf_i+0x110>
 8009f5a:	2b08      	cmp	r3, #8
 8009f5c:	d10b      	bne.n	8009f76 <_printf_i+0x142>
 8009f5e:	6823      	ldr	r3, [r4, #0]
 8009f60:	07df      	lsls	r7, r3, #31
 8009f62:	d508      	bpl.n	8009f76 <_printf_i+0x142>
 8009f64:	6923      	ldr	r3, [r4, #16]
 8009f66:	6861      	ldr	r1, [r4, #4]
 8009f68:	4299      	cmp	r1, r3
 8009f6a:	bfde      	ittt	le
 8009f6c:	2330      	movle	r3, #48	@ 0x30
 8009f6e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009f72:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8009f76:	1b92      	subs	r2, r2, r6
 8009f78:	6122      	str	r2, [r4, #16]
 8009f7a:	f8cd a000 	str.w	sl, [sp]
 8009f7e:	464b      	mov	r3, r9
 8009f80:	aa03      	add	r2, sp, #12
 8009f82:	4621      	mov	r1, r4
 8009f84:	4640      	mov	r0, r8
 8009f86:	f7ff fee7 	bl	8009d58 <_printf_common>
 8009f8a:	3001      	adds	r0, #1
 8009f8c:	d14a      	bne.n	800a024 <_printf_i+0x1f0>
 8009f8e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009f92:	b004      	add	sp, #16
 8009f94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f98:	6823      	ldr	r3, [r4, #0]
 8009f9a:	f043 0320 	orr.w	r3, r3, #32
 8009f9e:	6023      	str	r3, [r4, #0]
 8009fa0:	4832      	ldr	r0, [pc, #200]	@ (800a06c <_printf_i+0x238>)
 8009fa2:	2778      	movs	r7, #120	@ 0x78
 8009fa4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009fa8:	6823      	ldr	r3, [r4, #0]
 8009faa:	6831      	ldr	r1, [r6, #0]
 8009fac:	061f      	lsls	r7, r3, #24
 8009fae:	f851 5b04 	ldr.w	r5, [r1], #4
 8009fb2:	d402      	bmi.n	8009fba <_printf_i+0x186>
 8009fb4:	065f      	lsls	r7, r3, #25
 8009fb6:	bf48      	it	mi
 8009fb8:	b2ad      	uxthmi	r5, r5
 8009fba:	6031      	str	r1, [r6, #0]
 8009fbc:	07d9      	lsls	r1, r3, #31
 8009fbe:	bf44      	itt	mi
 8009fc0:	f043 0320 	orrmi.w	r3, r3, #32
 8009fc4:	6023      	strmi	r3, [r4, #0]
 8009fc6:	b11d      	cbz	r5, 8009fd0 <_printf_i+0x19c>
 8009fc8:	2310      	movs	r3, #16
 8009fca:	e7ad      	b.n	8009f28 <_printf_i+0xf4>
 8009fcc:	4826      	ldr	r0, [pc, #152]	@ (800a068 <_printf_i+0x234>)
 8009fce:	e7e9      	b.n	8009fa4 <_printf_i+0x170>
 8009fd0:	6823      	ldr	r3, [r4, #0]
 8009fd2:	f023 0320 	bic.w	r3, r3, #32
 8009fd6:	6023      	str	r3, [r4, #0]
 8009fd8:	e7f6      	b.n	8009fc8 <_printf_i+0x194>
 8009fda:	4616      	mov	r6, r2
 8009fdc:	e7bd      	b.n	8009f5a <_printf_i+0x126>
 8009fde:	6833      	ldr	r3, [r6, #0]
 8009fe0:	6825      	ldr	r5, [r4, #0]
 8009fe2:	6961      	ldr	r1, [r4, #20]
 8009fe4:	1d18      	adds	r0, r3, #4
 8009fe6:	6030      	str	r0, [r6, #0]
 8009fe8:	062e      	lsls	r6, r5, #24
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	d501      	bpl.n	8009ff2 <_printf_i+0x1be>
 8009fee:	6019      	str	r1, [r3, #0]
 8009ff0:	e002      	b.n	8009ff8 <_printf_i+0x1c4>
 8009ff2:	0668      	lsls	r0, r5, #25
 8009ff4:	d5fb      	bpl.n	8009fee <_printf_i+0x1ba>
 8009ff6:	8019      	strh	r1, [r3, #0]
 8009ff8:	2300      	movs	r3, #0
 8009ffa:	6123      	str	r3, [r4, #16]
 8009ffc:	4616      	mov	r6, r2
 8009ffe:	e7bc      	b.n	8009f7a <_printf_i+0x146>
 800a000:	6833      	ldr	r3, [r6, #0]
 800a002:	1d1a      	adds	r2, r3, #4
 800a004:	6032      	str	r2, [r6, #0]
 800a006:	681e      	ldr	r6, [r3, #0]
 800a008:	6862      	ldr	r2, [r4, #4]
 800a00a:	2100      	movs	r1, #0
 800a00c:	4630      	mov	r0, r6
 800a00e:	f7f6 f917 	bl	8000240 <memchr>
 800a012:	b108      	cbz	r0, 800a018 <_printf_i+0x1e4>
 800a014:	1b80      	subs	r0, r0, r6
 800a016:	6060      	str	r0, [r4, #4]
 800a018:	6863      	ldr	r3, [r4, #4]
 800a01a:	6123      	str	r3, [r4, #16]
 800a01c:	2300      	movs	r3, #0
 800a01e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a022:	e7aa      	b.n	8009f7a <_printf_i+0x146>
 800a024:	6923      	ldr	r3, [r4, #16]
 800a026:	4632      	mov	r2, r6
 800a028:	4649      	mov	r1, r9
 800a02a:	4640      	mov	r0, r8
 800a02c:	47d0      	blx	sl
 800a02e:	3001      	adds	r0, #1
 800a030:	d0ad      	beq.n	8009f8e <_printf_i+0x15a>
 800a032:	6823      	ldr	r3, [r4, #0]
 800a034:	079b      	lsls	r3, r3, #30
 800a036:	d413      	bmi.n	800a060 <_printf_i+0x22c>
 800a038:	68e0      	ldr	r0, [r4, #12]
 800a03a:	9b03      	ldr	r3, [sp, #12]
 800a03c:	4298      	cmp	r0, r3
 800a03e:	bfb8      	it	lt
 800a040:	4618      	movlt	r0, r3
 800a042:	e7a6      	b.n	8009f92 <_printf_i+0x15e>
 800a044:	2301      	movs	r3, #1
 800a046:	4632      	mov	r2, r6
 800a048:	4649      	mov	r1, r9
 800a04a:	4640      	mov	r0, r8
 800a04c:	47d0      	blx	sl
 800a04e:	3001      	adds	r0, #1
 800a050:	d09d      	beq.n	8009f8e <_printf_i+0x15a>
 800a052:	3501      	adds	r5, #1
 800a054:	68e3      	ldr	r3, [r4, #12]
 800a056:	9903      	ldr	r1, [sp, #12]
 800a058:	1a5b      	subs	r3, r3, r1
 800a05a:	42ab      	cmp	r3, r5
 800a05c:	dcf2      	bgt.n	800a044 <_printf_i+0x210>
 800a05e:	e7eb      	b.n	800a038 <_printf_i+0x204>
 800a060:	2500      	movs	r5, #0
 800a062:	f104 0619 	add.w	r6, r4, #25
 800a066:	e7f5      	b.n	800a054 <_printf_i+0x220>
 800a068:	0800a5c1 	.word	0x0800a5c1
 800a06c:	0800a5d2 	.word	0x0800a5d2

0800a070 <__malloc_lock>:
 800a070:	4801      	ldr	r0, [pc, #4]	@ (800a078 <__malloc_lock+0x8>)
 800a072:	f7ff bc67 	b.w	8009944 <__retarget_lock_acquire_recursive>
 800a076:	bf00      	nop
 800a078:	20002744 	.word	0x20002744

0800a07c <__malloc_unlock>:
 800a07c:	4801      	ldr	r0, [pc, #4]	@ (800a084 <__malloc_unlock+0x8>)
 800a07e:	f7ff bc62 	b.w	8009946 <__retarget_lock_release_recursive>
 800a082:	bf00      	nop
 800a084:	20002744 	.word	0x20002744

0800a088 <_realloc_r>:
 800a088:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a08c:	4607      	mov	r7, r0
 800a08e:	4614      	mov	r4, r2
 800a090:	460d      	mov	r5, r1
 800a092:	b921      	cbnz	r1, 800a09e <_realloc_r+0x16>
 800a094:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a098:	4611      	mov	r1, r2
 800a09a:	f7ff bddd 	b.w	8009c58 <_malloc_r>
 800a09e:	b92a      	cbnz	r2, 800a0ac <_realloc_r+0x24>
 800a0a0:	f000 f84a 	bl	800a138 <_free_r>
 800a0a4:	4625      	mov	r5, r4
 800a0a6:	4628      	mov	r0, r5
 800a0a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a0ac:	f000 f88e 	bl	800a1cc <_malloc_usable_size_r>
 800a0b0:	4284      	cmp	r4, r0
 800a0b2:	4606      	mov	r6, r0
 800a0b4:	d802      	bhi.n	800a0bc <_realloc_r+0x34>
 800a0b6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a0ba:	d8f4      	bhi.n	800a0a6 <_realloc_r+0x1e>
 800a0bc:	4621      	mov	r1, r4
 800a0be:	4638      	mov	r0, r7
 800a0c0:	f7ff fdca 	bl	8009c58 <_malloc_r>
 800a0c4:	4680      	mov	r8, r0
 800a0c6:	b908      	cbnz	r0, 800a0cc <_realloc_r+0x44>
 800a0c8:	4645      	mov	r5, r8
 800a0ca:	e7ec      	b.n	800a0a6 <_realloc_r+0x1e>
 800a0cc:	42b4      	cmp	r4, r6
 800a0ce:	4622      	mov	r2, r4
 800a0d0:	4629      	mov	r1, r5
 800a0d2:	bf28      	it	cs
 800a0d4:	4632      	movcs	r2, r6
 800a0d6:	f7ff fc37 	bl	8009948 <memcpy>
 800a0da:	4629      	mov	r1, r5
 800a0dc:	4638      	mov	r0, r7
 800a0de:	f000 f82b 	bl	800a138 <_free_r>
 800a0e2:	e7f1      	b.n	800a0c8 <_realloc_r+0x40>

0800a0e4 <memmove>:
 800a0e4:	4288      	cmp	r0, r1
 800a0e6:	b510      	push	{r4, lr}
 800a0e8:	eb01 0402 	add.w	r4, r1, r2
 800a0ec:	d902      	bls.n	800a0f4 <memmove+0x10>
 800a0ee:	4284      	cmp	r4, r0
 800a0f0:	4623      	mov	r3, r4
 800a0f2:	d807      	bhi.n	800a104 <memmove+0x20>
 800a0f4:	1e43      	subs	r3, r0, #1
 800a0f6:	42a1      	cmp	r1, r4
 800a0f8:	d008      	beq.n	800a10c <memmove+0x28>
 800a0fa:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a0fe:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a102:	e7f8      	b.n	800a0f6 <memmove+0x12>
 800a104:	4402      	add	r2, r0
 800a106:	4601      	mov	r1, r0
 800a108:	428a      	cmp	r2, r1
 800a10a:	d100      	bne.n	800a10e <memmove+0x2a>
 800a10c:	bd10      	pop	{r4, pc}
 800a10e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a112:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a116:	e7f7      	b.n	800a108 <memmove+0x24>

0800a118 <_sbrk_r>:
 800a118:	b538      	push	{r3, r4, r5, lr}
 800a11a:	4d06      	ldr	r5, [pc, #24]	@ (800a134 <_sbrk_r+0x1c>)
 800a11c:	2300      	movs	r3, #0
 800a11e:	4604      	mov	r4, r0
 800a120:	4608      	mov	r0, r1
 800a122:	602b      	str	r3, [r5, #0]
 800a124:	f7f9 fbc8 	bl	80038b8 <_sbrk>
 800a128:	1c43      	adds	r3, r0, #1
 800a12a:	d102      	bne.n	800a132 <_sbrk_r+0x1a>
 800a12c:	682b      	ldr	r3, [r5, #0]
 800a12e:	b103      	cbz	r3, 800a132 <_sbrk_r+0x1a>
 800a130:	6023      	str	r3, [r4, #0]
 800a132:	bd38      	pop	{r3, r4, r5, pc}
 800a134:	20002750 	.word	0x20002750

0800a138 <_free_r>:
 800a138:	b538      	push	{r3, r4, r5, lr}
 800a13a:	4605      	mov	r5, r0
 800a13c:	2900      	cmp	r1, #0
 800a13e:	d041      	beq.n	800a1c4 <_free_r+0x8c>
 800a140:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a144:	1f0c      	subs	r4, r1, #4
 800a146:	2b00      	cmp	r3, #0
 800a148:	bfb8      	it	lt
 800a14a:	18e4      	addlt	r4, r4, r3
 800a14c:	f7ff ff90 	bl	800a070 <__malloc_lock>
 800a150:	4a1d      	ldr	r2, [pc, #116]	@ (800a1c8 <_free_r+0x90>)
 800a152:	6813      	ldr	r3, [r2, #0]
 800a154:	b933      	cbnz	r3, 800a164 <_free_r+0x2c>
 800a156:	6063      	str	r3, [r4, #4]
 800a158:	6014      	str	r4, [r2, #0]
 800a15a:	4628      	mov	r0, r5
 800a15c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a160:	f7ff bf8c 	b.w	800a07c <__malloc_unlock>
 800a164:	42a3      	cmp	r3, r4
 800a166:	d908      	bls.n	800a17a <_free_r+0x42>
 800a168:	6820      	ldr	r0, [r4, #0]
 800a16a:	1821      	adds	r1, r4, r0
 800a16c:	428b      	cmp	r3, r1
 800a16e:	bf01      	itttt	eq
 800a170:	6819      	ldreq	r1, [r3, #0]
 800a172:	685b      	ldreq	r3, [r3, #4]
 800a174:	1809      	addeq	r1, r1, r0
 800a176:	6021      	streq	r1, [r4, #0]
 800a178:	e7ed      	b.n	800a156 <_free_r+0x1e>
 800a17a:	461a      	mov	r2, r3
 800a17c:	685b      	ldr	r3, [r3, #4]
 800a17e:	b10b      	cbz	r3, 800a184 <_free_r+0x4c>
 800a180:	42a3      	cmp	r3, r4
 800a182:	d9fa      	bls.n	800a17a <_free_r+0x42>
 800a184:	6811      	ldr	r1, [r2, #0]
 800a186:	1850      	adds	r0, r2, r1
 800a188:	42a0      	cmp	r0, r4
 800a18a:	d10b      	bne.n	800a1a4 <_free_r+0x6c>
 800a18c:	6820      	ldr	r0, [r4, #0]
 800a18e:	4401      	add	r1, r0
 800a190:	1850      	adds	r0, r2, r1
 800a192:	4283      	cmp	r3, r0
 800a194:	6011      	str	r1, [r2, #0]
 800a196:	d1e0      	bne.n	800a15a <_free_r+0x22>
 800a198:	6818      	ldr	r0, [r3, #0]
 800a19a:	685b      	ldr	r3, [r3, #4]
 800a19c:	6053      	str	r3, [r2, #4]
 800a19e:	4408      	add	r0, r1
 800a1a0:	6010      	str	r0, [r2, #0]
 800a1a2:	e7da      	b.n	800a15a <_free_r+0x22>
 800a1a4:	d902      	bls.n	800a1ac <_free_r+0x74>
 800a1a6:	230c      	movs	r3, #12
 800a1a8:	602b      	str	r3, [r5, #0]
 800a1aa:	e7d6      	b.n	800a15a <_free_r+0x22>
 800a1ac:	6820      	ldr	r0, [r4, #0]
 800a1ae:	1821      	adds	r1, r4, r0
 800a1b0:	428b      	cmp	r3, r1
 800a1b2:	bf04      	itt	eq
 800a1b4:	6819      	ldreq	r1, [r3, #0]
 800a1b6:	685b      	ldreq	r3, [r3, #4]
 800a1b8:	6063      	str	r3, [r4, #4]
 800a1ba:	bf04      	itt	eq
 800a1bc:	1809      	addeq	r1, r1, r0
 800a1be:	6021      	streq	r1, [r4, #0]
 800a1c0:	6054      	str	r4, [r2, #4]
 800a1c2:	e7ca      	b.n	800a15a <_free_r+0x22>
 800a1c4:	bd38      	pop	{r3, r4, r5, pc}
 800a1c6:	bf00      	nop
 800a1c8:	2000274c 	.word	0x2000274c

0800a1cc <_malloc_usable_size_r>:
 800a1cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a1d0:	1f18      	subs	r0, r3, #4
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	bfbc      	itt	lt
 800a1d6:	580b      	ldrlt	r3, [r1, r0]
 800a1d8:	18c0      	addlt	r0, r0, r3
 800a1da:	4770      	bx	lr

0800a1dc <_init>:
 800a1dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1de:	bf00      	nop
 800a1e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a1e2:	bc08      	pop	{r3}
 800a1e4:	469e      	mov	lr, r3
 800a1e6:	4770      	bx	lr

0800a1e8 <_fini>:
 800a1e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1ea:	bf00      	nop
 800a1ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a1ee:	bc08      	pop	{r3}
 800a1f0:	469e      	mov	lr, r3
 800a1f2:	4770      	bx	lr
