#--------------------------------------------------------------------------------
# Auto-generated by LiteX (34ec22f8) on 2023-06-26 18:53:10
#--------------------------------------------------------------------------------
csr_base,leds,0x82000000,,
csr_base,i2s_master,0x82000800,,
csr_base,ctrl,0x82001000,,
csr_base,identifier_mem,0x82001800,,
csr_base,timer0,0x82002000,,
csr_base,uart,0x82002800,,
csr_register,leds_out,0x82000000,1,rw
csr_register,i2s_master_evt_hsbf,0x82000800,1,ro
csr_register,i2s_master_evt_lsbf,0x82000804,1,ro
csr_register,i2s_master_sample_dat_o,0x82000808,1,ro
csr_register,i2s_master_address_r,0x8200080c,1,ro
csr_register,i2s_master_wr_en,0x82000810,1,rw
csr_register,i2s_master_wr_addr,0x82000814,1,rw
csr_register,i2s_master_data_in,0x82000818,1,rw
csr_register,i2s_master_conf_res,0x8200081c,1,rw
csr_register,i2s_master_conf_ratio,0x82000820,1,rw
csr_register,i2s_master_conf_swap,0x82000824,1,rw
csr_register,i2s_master_conf_en,0x82000828,1,rw
csr_register,i2s_master_ev_status,0x8200082c,1,ro
csr_register,i2s_master_ev_pending,0x82000830,1,rw
csr_register,i2s_master_ev_enable,0x82000834,1,rw
csr_register,ctrl_reset,0x82001000,1,rw
csr_register,ctrl_scratch,0x82001004,1,rw
csr_register,ctrl_bus_errors,0x82001008,1,ro
csr_register,timer0_load,0x82002000,1,rw
csr_register,timer0_reload,0x82002004,1,rw
csr_register,timer0_en,0x82002008,1,rw
csr_register,timer0_update_value,0x8200200c,1,rw
csr_register,timer0_value,0x82002010,1,ro
csr_register,timer0_ev_status,0x82002014,1,ro
csr_register,timer0_ev_pending,0x82002018,1,rw
csr_register,timer0_ev_enable,0x8200201c,1,rw
csr_register,uart_rxtx,0x82002800,1,rw
csr_register,uart_txfull,0x82002804,1,ro
csr_register,uart_rxempty,0x82002808,1,ro
csr_register,uart_ev_status,0x8200280c,1,ro
csr_register,uart_ev_pending,0x82002810,1,rw
csr_register,uart_ev_enable,0x82002814,1,rw
csr_register,uart_txempty,0x82002818,1,ro
csr_register,uart_rxfull,0x8200281c,1,ro
constant,config_clock_frequency,25000000,,
constant,config_cpu_has_interrupt,None,,
constant,config_cpu_reset_addr,0,,
constant,config_cpu_type_lm32,None,,
constant,config_cpu_variant_standard,None,,
constant,config_cpu_human_name,lm32,,
constant,config_cpu_nop,nop,,
constant,config_csr_data_width,32,,
constant,config_csr_alignment,32,,
constant,config_bus_standard,wishbone,,
constant,config_bus_data_width,32,,
constant,config_bus_address_width,32,,
constant,config_bus_bursting,0,,
constant,timer0_interrupt,1,,
constant,uart_interrupt,0,,
memory_region,rom,0x00000000,32768,cached
memory_region,sram,0x01000000,8192,cached
memory_region,main_ram,0x40000000,16384,cached
memory_region,csr,0x82000000,65536,io
