// Seed: 1259366367
module module_0 (
    output id_0,
    input logic id_1,
    input logic id_2,
    input logic id_3,
    output id_4,
    input id_5,
    input logic id_6,
    input logic id_7,
    input id_8,
    output logic id_9,
    input id_10,
    output logic id_11,
    input id_12,
    input id_13,
    output id_14,
    output logic id_15,
    input logic id_16,
    input id_17,
    input logic id_18,
    output id_19,
    input logic id_20,
    input id_21,
    output id_22,
    output id_23,
    input logic id_24,
    output logic id_25
);
  assign id_9 = id_3 == 1;
  always @(negedge 1 or posedge 1'b0)
    if (1) begin
      id_19 = id_3;
    end else begin
      id_14 <= 1'd0;
      SystemTFIdentifier({id_17{id_18}});
    end
  logic id_26 = id_7;
  logic id_27;
  assign id_0 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    .id_26(id_11),
    id_12,
    id_13,
    id_14,
    id_15
);
  input id_15;
  inout id_14;
  inout id_13;
  inout id_12;
  output id_11;
  output id_10;
  output id_9;
  output id_8;
  inout id_7;
  input id_6;
  inout id_5;
  inout id_4;
  inout id_3;
  output id_2;
  inout id_1;
  logic id_27;
endmodule
