sourcing /remote/sbgindia_cae/nishar/fpga201509_242R/lib/message_override.tcl

Starting:    /remote/sbgindia_cae/nishar/fpga201509_242R/linux_a_64/mbin/synplify
Install:     /remote/sbgindia_cae/nishar/fpga201509_242R
Hostname:    sbgemtin01-61
Date:        Thu Jul  2 14:45:41 2015
Version:     K-2015.09

Arguments:   -product synplify_pro
ProductType: synplify_pro

License checkout: synplifypro
License: synplifypro 
Licensed Vendor: All FPGA


auto_infer_blackbox is not supported in current product.


#######################################


creating the project for "syn_encoding" with the values "default onehot gray sequential" in the folder "/remote/in01home10/nishar/reduce"
used Technology : gowin


#########################################


default_rev onehot_rev gray_rev sequential_rev
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
log file: "/remote/in01home10/nishar/reduce/syn_encoding/default_rev/example_proj_syn_encoding_default.srr"
Running: default_rev in foreground

Running example_proj_syn_encoding|default_rev

Running: compile (Compile) on example_proj_syn_encoding|default_rev

Running: compile_flow (Compile Process) on example_proj_syn_encoding|default_rev

Running: compiler (Compile Input) on example_proj_syn_encoding|default_rev
Copied /remote/in01home10/nishar/reduce/syn_encoding/default_rev/synwork/example_proj_syn_encoding_default_comp.srs to /remote/in01home10/nishar/reduce/syn_encoding/default_rev/example_proj_syn_encoding_default.srs

compiler Completed
Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_encoding|default_rev
Copied /remote/in01home10/nishar/reduce/syn_encoding/default_rev/synwork/example_proj_syn_encoding_default_comp.srs to /remote/in01home10/nishar/reduce/syn_encoding/default_rev/synwork/example_proj_syn_encoding_default_s.srs

multi_srs_gen Completed
Return Code: 0
Run Time:00h:00m:00s
Copied /remote/in01home10/nishar/reduce/syn_encoding/default_rev/synwork/example_proj_syn_encoding_default_mult.srs to /remote/in01home10/nishar/reduce/syn_encoding/default_rev/example_proj_syn_encoding_default.srs
Complete: Compile Process on example_proj_syn_encoding|default_rev

Running: premap (Pre-mapping) on example_proj_syn_encoding|default_rev
Copied /remote/in01home10/nishar/reduce/syn_encoding/default_rev/example_proj_syn_encoding_default.sap to /remote/in01home10/nishar/reduce/syn_encoding/default_rev/synwork/example_proj_syn_encoding_default_s.sap

premap Completed with warnings
Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on example_proj_syn_encoding|default_rev

Running: map (Map) on example_proj_syn_encoding|default_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_encoding|default_rev
Copied /remote/in01home10/nishar/reduce/syn_encoding/default_rev/synwork/example_proj_syn_encoding_default_m.srm to /remote/in01home10/nishar/reduce/syn_encoding/default_rev/example_proj_syn_encoding_default.srm

fpga_mapper Completed with warnings
Return Code: 1
Run Time:00h:00m:02s
Complete: Map on example_proj_syn_encoding|default_rev
Complete: Logic Synthesis on example_proj_syn_encoding|default_rev
Copied /remote/in01home10/nishar/reduce/syn_encoding/default_rev/example_proj_syn_encoding_default.srr to /remote/in01home10/nishar/reduce/syn_encoding/default_rev/backup/example_proj_syn_encoding_default.srr
fsm
clk
log file: "/remote/in01home10/nishar/reduce/syn_encoding/default_rev/example_proj_syn_encoding_default.srr"
Running: default_rev in foreground

Running example_proj_syn_encoding|default_rev

Running: compile (Compile) on example_proj_syn_encoding|default_rev

Running: compile_flow (Compile Process) on example_proj_syn_encoding|default_rev

Running: compiler (Compile Input) on example_proj_syn_encoding|default_rev

compiler Completed
Return Code: 0
Run Time:00h:00m:00s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_encoding|default_rev
Copied /remote/in01home10/nishar/reduce/syn_encoding/default_rev/synwork/example_proj_syn_encoding_default_comp.srs to /remote/in01home10/nishar/reduce/syn_encoding/default_rev/synwork/example_proj_syn_encoding_default_s.srs
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on example_proj_syn_encoding|default_rev

Running: premap (Pre-mapping) on example_proj_syn_encoding|default_rev
Copied /remote/in01home10/nishar/reduce/syn_encoding/default_rev/example_proj_syn_encoding_default.sap to /remote/in01home10/nishar/reduce/syn_encoding/default_rev/synwork/example_proj_syn_encoding_default_s.sap
Copied /remote/in01home10/nishar/reduce/syn_encoding/default_rev/example_proj_syn_encoding_default.fse to /remote/in01home10/nishar/reduce/syn_encoding/default_rev/synwork/example_proj_syn_encoding_default_s.fse

premap Completed
Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on example_proj_syn_encoding|default_rev

Running: map (Map) on example_proj_syn_encoding|default_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_encoding|default_rev
Copied /remote/in01home10/nishar/reduce/syn_encoding/default_rev/synwork/example_proj_syn_encoding_default_m.srm to /remote/in01home10/nishar/reduce/syn_encoding/default_rev/example_proj_syn_encoding_default.srm

fpga_mapper Completed
Return Code: 0
Run Time:00h:00m:02s
Complete: Map on example_proj_syn_encoding|default_rev
Complete: Logic Synthesis on example_proj_syn_encoding|default_rev
default
log file: "/remote/in01home10/nishar/reduce/syn_encoding/onehot_rev/example_proj_syn_encoding_onehot.srr"
Running: onehot_rev in foreground

Running example_proj_syn_encoding|onehot_rev

Running: compile (Compile) on example_proj_syn_encoding|onehot_rev

Running: compile_flow (Compile Process) on example_proj_syn_encoding|onehot_rev

Running: compiler (Compile Input) on example_proj_syn_encoding|onehot_rev
Copied /remote/in01home10/nishar/reduce/syn_encoding/onehot_rev/synwork/example_proj_syn_encoding_onehot_comp.srs to /remote/in01home10/nishar/reduce/syn_encoding/onehot_rev/example_proj_syn_encoding_onehot.srs

compiler Completed
Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_encoding|onehot_rev
Copied /remote/in01home10/nishar/reduce/syn_encoding/onehot_rev/synwork/example_proj_syn_encoding_onehot_comp.srs to /remote/in01home10/nishar/reduce/syn_encoding/onehot_rev/synwork/example_proj_syn_encoding_onehot_s.srs

multi_srs_gen Completed
Return Code: 0
Run Time:00h:00m:00s
Copied /remote/in01home10/nishar/reduce/syn_encoding/onehot_rev/synwork/example_proj_syn_encoding_onehot_mult.srs to /remote/in01home10/nishar/reduce/syn_encoding/onehot_rev/example_proj_syn_encoding_onehot.srs
Complete: Compile Process on example_proj_syn_encoding|onehot_rev

Running: premap (Pre-mapping) on example_proj_syn_encoding|onehot_rev
Copied /remote/in01home10/nishar/reduce/syn_encoding/onehot_rev/example_proj_syn_encoding_onehot.sap to /remote/in01home10/nishar/reduce/syn_encoding/onehot_rev/synwork/example_proj_syn_encoding_onehot_s.sap

premap Completed
Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on example_proj_syn_encoding|onehot_rev

Running: map (Map) on example_proj_syn_encoding|onehot_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_encoding|onehot_rev
Copied /remote/in01home10/nishar/reduce/syn_encoding/onehot_rev/synwork/example_proj_syn_encoding_onehot_m.srm to /remote/in01home10/nishar/reduce/syn_encoding/onehot_rev/example_proj_syn_encoding_onehot.srm

fpga_mapper Completed
Return Code: 0
Run Time:00h:00m:01s
Complete: Map on example_proj_syn_encoding|onehot_rev
Complete: Logic Synthesis on example_proj_syn_encoding|onehot_rev
Copied /remote/in01home10/nishar/reduce/syn_encoding/onehot_rev/example_proj_syn_encoding_onehot.srr to /remote/in01home10/nishar/reduce/syn_encoding/onehot_rev/backup/example_proj_syn_encoding_onehot.srr
onehot
log file: "/remote/in01home10/nishar/reduce/syn_encoding/gray_rev/example_proj_syn_encoding_gray.srr"
Running: gray_rev in foreground

Running example_proj_syn_encoding|gray_rev

Running: compile (Compile) on example_proj_syn_encoding|gray_rev

Running: compile_flow (Compile Process) on example_proj_syn_encoding|gray_rev

Running: compiler (Compile Input) on example_proj_syn_encoding|gray_rev
Copied /remote/in01home10/nishar/reduce/syn_encoding/gray_rev/synwork/example_proj_syn_encoding_gray_comp.srs to /remote/in01home10/nishar/reduce/syn_encoding/gray_rev/example_proj_syn_encoding_gray.srs

compiler Completed
Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_encoding|gray_rev
Copied /remote/in01home10/nishar/reduce/syn_encoding/gray_rev/synwork/example_proj_syn_encoding_gray_comp.srs to /remote/in01home10/nishar/reduce/syn_encoding/gray_rev/synwork/example_proj_syn_encoding_gray_s.srs

multi_srs_gen Completed
Return Code: 0
Run Time:00h:00m:00s
Copied /remote/in01home10/nishar/reduce/syn_encoding/gray_rev/synwork/example_proj_syn_encoding_gray_mult.srs to /remote/in01home10/nishar/reduce/syn_encoding/gray_rev/example_proj_syn_encoding_gray.srs
Complete: Compile Process on example_proj_syn_encoding|gray_rev

Running: premap (Pre-mapping) on example_proj_syn_encoding|gray_rev
Copied /remote/in01home10/nishar/reduce/syn_encoding/gray_rev/example_proj_syn_encoding_gray.sap to /remote/in01home10/nishar/reduce/syn_encoding/gray_rev/synwork/example_proj_syn_encoding_gray_s.sap

premap Completed
Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on example_proj_syn_encoding|gray_rev

Running: map (Map) on example_proj_syn_encoding|gray_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_encoding|gray_rev
Copied /remote/in01home10/nishar/reduce/syn_encoding/gray_rev/synwork/example_proj_syn_encoding_gray_m.srm to /remote/in01home10/nishar/reduce/syn_encoding/gray_rev/example_proj_syn_encoding_gray.srm

fpga_mapper Completed
Return Code: 0
Run Time:00h:00m:02s
Complete: Map on example_proj_syn_encoding|gray_rev
Complete: Logic Synthesis on example_proj_syn_encoding|gray_rev
Copied /remote/in01home10/nishar/reduce/syn_encoding/gray_rev/example_proj_syn_encoding_gray.srr to /remote/in01home10/nishar/reduce/syn_encoding/gray_rev/backup/example_proj_syn_encoding_gray.srr
gray
log file: "/remote/in01home10/nishar/reduce/syn_encoding/sequential_rev/example_proj_syn_encoding_sequential.srr"
Running: sequential_rev in foreground

Running example_proj_syn_encoding|sequential_rev

Running: compile (Compile) on example_proj_syn_encoding|sequential_rev

Running: compile_flow (Compile Process) on example_proj_syn_encoding|sequential_rev

Running: compiler (Compile Input) on example_proj_syn_encoding|sequential_rev
Copied /remote/in01home10/nishar/reduce/syn_encoding/sequential_rev/synwork/example_proj_syn_encoding_sequential_comp.srs to /remote/in01home10/nishar/reduce/syn_encoding/sequential_rev/example_proj_syn_encoding_sequential.srs

compiler Completed
Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_encoding|sequential_rev
Copied /remote/in01home10/nishar/reduce/syn_encoding/sequential_rev/synwork/example_proj_syn_encoding_sequential_comp.srs to /remote/in01home10/nishar/reduce/syn_encoding/sequential_rev/synwork/example_proj_syn_encoding_sequential_s.srs

multi_srs_gen Completed
Return Code: 0
Run Time:00h:00m:00s
Copied /remote/in01home10/nishar/reduce/syn_encoding/sequential_rev/synwork/example_proj_syn_encoding_sequential_mult.srs to /remote/in01home10/nishar/reduce/syn_encoding/sequential_rev/example_proj_syn_encoding_sequential.srs
Complete: Compile Process on example_proj_syn_encoding|sequential_rev

Running: premap (Pre-mapping) on example_proj_syn_encoding|sequential_rev
Copied /remote/in01home10/nishar/reduce/syn_encoding/sequential_rev/example_proj_syn_encoding_sequential.sap to /remote/in01home10/nishar/reduce/syn_encoding/sequential_rev/synwork/example_proj_syn_encoding_sequential_s.sap

premap Completed
Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on example_proj_syn_encoding|sequential_rev

Running: map (Map) on example_proj_syn_encoding|sequential_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_encoding|sequential_rev
Copied /remote/in01home10/nishar/reduce/syn_encoding/sequential_rev/synwork/example_proj_syn_encoding_sequential_m.srm to /remote/in01home10/nishar/reduce/syn_encoding/sequential_rev/example_proj_syn_encoding_sequential.srm

fpga_mapper Completed
Return Code: 0
Run Time:00h:00m:02s
Complete: Map on example_proj_syn_encoding|sequential_rev
Complete: Logic Synthesis on example_proj_syn_encoding|sequential_rev
Copied /remote/in01home10/nishar/reduce/syn_encoding/sequential_rev/example_proj_syn_encoding_sequential.srr to /remote/in01home10/nishar/reduce/syn_encoding/sequential_rev/backup/example_proj_syn_encoding_sequential.srr
sequential
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.


#######################################


creating the project for "syn_hier" with the values "default soft fixed hard firm" in the folder "/remote/in01home10/nishar/reduce"
used Technology : gowin


#########################################


auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
log file: "/remote/in01home10/nishar/reduce/syn_hier/default_rev/example_proj_syn_hier_default.srr"
Running: default_rev in foreground

Running example_proj_syn_hier|default_rev

Running: compile (Compile) on example_proj_syn_hier|default_rev

Running: compile_flow (Compile Process) on example_proj_syn_hier|default_rev

Running: compiler (Compile Input) on example_proj_syn_hier|default_rev
Copied /remote/in01home10/nishar/reduce/syn_hier/default_rev/synwork/example_proj_syn_hier_default_comp.srs to /remote/in01home10/nishar/reduce/syn_hier/default_rev/example_proj_syn_hier_default.srs

compiler Completed
Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_hier|default_rev
Copied /remote/in01home10/nishar/reduce/syn_hier/default_rev/synwork/example_proj_syn_hier_default_comp.srs to /remote/in01home10/nishar/reduce/syn_hier/default_rev/synwork/example_proj_syn_hier_default_s.srs

multi_srs_gen Completed
Return Code: 0
Run Time:00h:00m:00s
Copied /remote/in01home10/nishar/reduce/syn_hier/default_rev/synwork/example_proj_syn_hier_default_mult.srs to /remote/in01home10/nishar/reduce/syn_hier/default_rev/example_proj_syn_hier_default.srs
Complete: Compile Process on example_proj_syn_hier|default_rev

Running: premap (Pre-mapping) on example_proj_syn_hier|default_rev
Copied /remote/in01home10/nishar/reduce/syn_hier/default_rev/example_proj_syn_hier_default.sap to /remote/in01home10/nishar/reduce/syn_hier/default_rev/synwork/example_proj_syn_hier_default_s.sap

premap Completed with warnings
Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on example_proj_syn_hier|default_rev

Running: map (Map) on example_proj_syn_hier|default_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_hier|default_rev
Copied /remote/in01home10/nishar/reduce/syn_hier/default_rev/synwork/example_proj_syn_hier_default_m.srm to /remote/in01home10/nishar/reduce/syn_hier/default_rev/example_proj_syn_hier_default.srm

fpga_mapper Completed with warnings
Return Code: 1
Run Time:00h:00m:02s
Complete: Map on example_proj_syn_hier|default_rev
Complete: Logic Synthesis on example_proj_syn_hier|default_rev
Copied /remote/in01home10/nishar/reduce/syn_hier/default_rev/example_proj_syn_hier_default.srr to /remote/in01home10/nishar/reduce/syn_hier/default_rev/backup/example_proj_syn_hier_default.srr
top
clk
log file: "/remote/in01home10/nishar/reduce/syn_hier/default_rev/example_proj_syn_hier_default.srr"
Running: default_rev in foreground

Running example_proj_syn_hier|default_rev

Running: compile (Compile) on example_proj_syn_hier|default_rev

Running: compile_flow (Compile Process) on example_proj_syn_hier|default_rev

Running: compiler (Compile Input) on example_proj_syn_hier|default_rev

compiler Completed
Return Code: 0
Run Time:00h:00m:00s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_hier|default_rev
Copied /remote/in01home10/nishar/reduce/syn_hier/default_rev/synwork/example_proj_syn_hier_default_comp.srs to /remote/in01home10/nishar/reduce/syn_hier/default_rev/synwork/example_proj_syn_hier_default_s.srs
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on example_proj_syn_hier|default_rev

Running: premap (Pre-mapping) on example_proj_syn_hier|default_rev
Copied /remote/in01home10/nishar/reduce/syn_hier/default_rev/example_proj_syn_hier_default.sap to /remote/in01home10/nishar/reduce/syn_hier/default_rev/synwork/example_proj_syn_hier_default_s.sap
Copied /remote/in01home10/nishar/reduce/syn_hier/default_rev/example_proj_syn_hier_default.fse to /remote/in01home10/nishar/reduce/syn_hier/default_rev/synwork/example_proj_syn_hier_default_s.fse

premap Completed with warnings
Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on example_proj_syn_hier|default_rev

Running: map (Map) on example_proj_syn_hier|default_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_hier|default_rev
Copied /remote/in01home10/nishar/reduce/syn_hier/default_rev/synwork/example_proj_syn_hier_default_m.srm to /remote/in01home10/nishar/reduce/syn_hier/default_rev/example_proj_syn_hier_default.srm

fpga_mapper Completed with warnings
Return Code: 1
Run Time:00h:00m:02s
Complete: Map on example_proj_syn_hier|default_rev
Complete: Logic Synthesis on example_proj_syn_hier|default_rev
default
log file: "/remote/in01home10/nishar/reduce/syn_hier/soft_rev/example_proj_syn_hier_soft.srr"
Running: soft_rev in foreground

Running example_proj_syn_hier|soft_rev

Running: compile (Compile) on example_proj_syn_hier|soft_rev

Running: compile_flow (Compile Process) on example_proj_syn_hier|soft_rev

Running: compiler (Compile Input) on example_proj_syn_hier|soft_rev
Copied /remote/in01home10/nishar/reduce/syn_hier/soft_rev/synwork/example_proj_syn_hier_soft_comp.srs to /remote/in01home10/nishar/reduce/syn_hier/soft_rev/example_proj_syn_hier_soft.srs

compiler Completed
Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_hier|soft_rev
Copied /remote/in01home10/nishar/reduce/syn_hier/soft_rev/synwork/example_proj_syn_hier_soft_comp.srs to /remote/in01home10/nishar/reduce/syn_hier/soft_rev/synwork/example_proj_syn_hier_soft_s.srs

multi_srs_gen Completed
Return Code: 0
Run Time:00h:00m:00s
Copied /remote/in01home10/nishar/reduce/syn_hier/soft_rev/synwork/example_proj_syn_hier_soft_mult.srs to /remote/in01home10/nishar/reduce/syn_hier/soft_rev/example_proj_syn_hier_soft.srs
Complete: Compile Process on example_proj_syn_hier|soft_rev

Running: premap (Pre-mapping) on example_proj_syn_hier|soft_rev
Copied /remote/in01home10/nishar/reduce/syn_hier/soft_rev/example_proj_syn_hier_soft.sap to /remote/in01home10/nishar/reduce/syn_hier/soft_rev/synwork/example_proj_syn_hier_soft_s.sap

premap Completed
Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on example_proj_syn_hier|soft_rev

Running: map (Map) on example_proj_syn_hier|soft_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_hier|soft_rev
Copied /remote/in01home10/nishar/reduce/syn_hier/soft_rev/synwork/example_proj_syn_hier_soft_m.srm to /remote/in01home10/nishar/reduce/syn_hier/soft_rev/example_proj_syn_hier_soft.srm

fpga_mapper Completed with warnings
Return Code: 1
Run Time:00h:00m:02s
Complete: Map on example_proj_syn_hier|soft_rev
Complete: Logic Synthesis on example_proj_syn_hier|soft_rev
Copied /remote/in01home10/nishar/reduce/syn_hier/soft_rev/example_proj_syn_hier_soft.srr to /remote/in01home10/nishar/reduce/syn_hier/soft_rev/backup/example_proj_syn_hier_soft.srr
soft
log file: "/remote/in01home10/nishar/reduce/syn_hier/fixed_rev/example_proj_syn_hier_fixed.srr"
Running: fixed_rev in foreground

Running example_proj_syn_hier|fixed_rev

Running: compile (Compile) on example_proj_syn_hier|fixed_rev

Running: compile_flow (Compile Process) on example_proj_syn_hier|fixed_rev

Running: compiler (Compile Input) on example_proj_syn_hier|fixed_rev
Copied /remote/in01home10/nishar/reduce/syn_hier/fixed_rev/synwork/example_proj_syn_hier_fixed_comp.srs to /remote/in01home10/nishar/reduce/syn_hier/fixed_rev/example_proj_syn_hier_fixed.srs

compiler Completed
Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_hier|fixed_rev
Copied /remote/in01home10/nishar/reduce/syn_hier/fixed_rev/synwork/example_proj_syn_hier_fixed_comp.srs to /remote/in01home10/nishar/reduce/syn_hier/fixed_rev/synwork/example_proj_syn_hier_fixed_s.srs

multi_srs_gen Completed
Return Code: 0
Run Time:00h:00m:00s
Copied /remote/in01home10/nishar/reduce/syn_hier/fixed_rev/synwork/example_proj_syn_hier_fixed_mult.srs to /remote/in01home10/nishar/reduce/syn_hier/fixed_rev/example_proj_syn_hier_fixed.srs
Complete: Compile Process on example_proj_syn_hier|fixed_rev

Running: premap (Pre-mapping) on example_proj_syn_hier|fixed_rev
Copied /remote/in01home10/nishar/reduce/syn_hier/fixed_rev/example_proj_syn_hier_fixed.sap to /remote/in01home10/nishar/reduce/syn_hier/fixed_rev/synwork/example_proj_syn_hier_fixed_s.sap

premap Completed
Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on example_proj_syn_hier|fixed_rev

Running: map (Map) on example_proj_syn_hier|fixed_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_hier|fixed_rev
Copied /remote/in01home10/nishar/reduce/syn_hier/fixed_rev/synwork/example_proj_syn_hier_fixed_m.srm to /remote/in01home10/nishar/reduce/syn_hier/fixed_rev/example_proj_syn_hier_fixed.srm

fpga_mapper Completed with warnings
Return Code: 1
Run Time:00h:00m:01s
Complete: Map on example_proj_syn_hier|fixed_rev
Complete: Logic Synthesis on example_proj_syn_hier|fixed_rev
Copied /remote/in01home10/nishar/reduce/syn_hier/fixed_rev/example_proj_syn_hier_fixed.srr to /remote/in01home10/nishar/reduce/syn_hier/fixed_rev/backup/example_proj_syn_hier_fixed.srr
fixed
log file: "/remote/in01home10/nishar/reduce/syn_hier/hard_rev/example_proj_syn_hier_hard.srr"
Running: hard_rev in foreground

Running example_proj_syn_hier|hard_rev

Running: compile (Compile) on example_proj_syn_hier|hard_rev

Running: compile_flow (Compile Process) on example_proj_syn_hier|hard_rev

Running: compiler (Compile Input) on example_proj_syn_hier|hard_rev
Copied /remote/in01home10/nishar/reduce/syn_hier/hard_rev/synwork/example_proj_syn_hier_hard_comp.srs to /remote/in01home10/nishar/reduce/syn_hier/hard_rev/example_proj_syn_hier_hard.srs

compiler Completed
Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_hier|hard_rev
Copied /remote/in01home10/nishar/reduce/syn_hier/hard_rev/synwork/example_proj_syn_hier_hard_comp.srs to /remote/in01home10/nishar/reduce/syn_hier/hard_rev/synwork/example_proj_syn_hier_hard_s.srs

multi_srs_gen Completed
Return Code: 0
Run Time:00h:00m:01s
Copied /remote/in01home10/nishar/reduce/syn_hier/hard_rev/synwork/example_proj_syn_hier_hard_mult.srs to /remote/in01home10/nishar/reduce/syn_hier/hard_rev/example_proj_syn_hier_hard.srs
Complete: Compile Process on example_proj_syn_hier|hard_rev

Running: premap (Pre-mapping) on example_proj_syn_hier|hard_rev
Copied /remote/in01home10/nishar/reduce/syn_hier/hard_rev/example_proj_syn_hier_hard.sap to /remote/in01home10/nishar/reduce/syn_hier/hard_rev/synwork/example_proj_syn_hier_hard_s.sap

premap Completed
Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on example_proj_syn_hier|hard_rev

Running: map (Map) on example_proj_syn_hier|hard_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_hier|hard_rev
Copied /remote/in01home10/nishar/reduce/syn_hier/hard_rev/synwork/example_proj_syn_hier_hard_m.srm to /remote/in01home10/nishar/reduce/syn_hier/hard_rev/example_proj_syn_hier_hard.srm

fpga_mapper Completed with warnings
Return Code: 1
Run Time:00h:00m:01s
Complete: Map on example_proj_syn_hier|hard_rev
Complete: Logic Synthesis on example_proj_syn_hier|hard_rev
Copied /remote/in01home10/nishar/reduce/syn_hier/hard_rev/example_proj_syn_hier_hard.srr to /remote/in01home10/nishar/reduce/syn_hier/hard_rev/backup/example_proj_syn_hier_hard.srr
hard
log file: "/remote/in01home10/nishar/reduce/syn_hier/firm_rev/example_proj_syn_hier_firm.srr"
Running: firm_rev in foreground

Running example_proj_syn_hier|firm_rev

Running: compile (Compile) on example_proj_syn_hier|firm_rev

Running: compile_flow (Compile Process) on example_proj_syn_hier|firm_rev

Running: compiler (Compile Input) on example_proj_syn_hier|firm_rev
Copied /remote/in01home10/nishar/reduce/syn_hier/firm_rev/synwork/example_proj_syn_hier_firm_comp.srs to /remote/in01home10/nishar/reduce/syn_hier/firm_rev/example_proj_syn_hier_firm.srs

compiler Completed
Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_hier|firm_rev
Copied /remote/in01home10/nishar/reduce/syn_hier/firm_rev/synwork/example_proj_syn_hier_firm_comp.srs to /remote/in01home10/nishar/reduce/syn_hier/firm_rev/synwork/example_proj_syn_hier_firm_s.srs

multi_srs_gen Completed
Return Code: 0
Run Time:00h:00m:01s
Copied /remote/in01home10/nishar/reduce/syn_hier/firm_rev/synwork/example_proj_syn_hier_firm_mult.srs to /remote/in01home10/nishar/reduce/syn_hier/firm_rev/example_proj_syn_hier_firm.srs
Complete: Compile Process on example_proj_syn_hier|firm_rev

Running: premap (Pre-mapping) on example_proj_syn_hier|firm_rev
Copied /remote/in01home10/nishar/reduce/syn_hier/firm_rev/example_proj_syn_hier_firm.sap to /remote/in01home10/nishar/reduce/syn_hier/firm_rev/synwork/example_proj_syn_hier_firm_s.sap

premap Completed
Return Code: 0
Run Time:00h:00m:00s
Complete: Compile on example_proj_syn_hier|firm_rev

Running: map (Map) on example_proj_syn_hier|firm_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_hier|firm_rev
Copied /remote/in01home10/nishar/reduce/syn_hier/firm_rev/synwork/example_proj_syn_hier_firm_m.srm to /remote/in01home10/nishar/reduce/syn_hier/firm_rev/example_proj_syn_hier_firm.srm

fpga_mapper Completed with warnings
Return Code: 1
Run Time:00h:00m:02s
Complete: Map on example_proj_syn_hier|firm_rev
Complete: Logic Synthesis on example_proj_syn_hier|firm_rev
Copied /remote/in01home10/nishar/reduce/syn_hier/firm_rev/example_proj_syn_hier_firm.srr to /remote/in01home10/nishar/reduce/syn_hier/firm_rev/backup/example_proj_syn_hier_firm.srr
firm
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.


#######################################


creating the project for "syn_useenables" with the values "default 0 1" in the folder "/remote/in01home10/nishar/reduce"
used Technology : gowin


#########################################


auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
log file: "/remote/in01home10/nishar/reduce/syn_useenables/default_rev/example_proj_syn_useenables_default.srr"
Running: default_rev in foreground

Running example_proj_syn_useenables|default_rev

Running: compile (Compile) on example_proj_syn_useenables|default_rev

Running: compile_flow (Compile Process) on example_proj_syn_useenables|default_rev

Running: compiler (Compile Input) on example_proj_syn_useenables|default_rev
Copied /remote/in01home10/nishar/reduce/syn_useenables/default_rev/synwork/example_proj_syn_useenables_default_comp.srs to /remote/in01home10/nishar/reduce/syn_useenables/default_rev/example_proj_syn_useenables_default.srs

compiler Completed
Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_useenables|default_rev
Copied /remote/in01home10/nishar/reduce/syn_useenables/default_rev/synwork/example_proj_syn_useenables_default_comp.srs to /remote/in01home10/nishar/reduce/syn_useenables/default_rev/synwork/example_proj_syn_useenables_default_s.srs

multi_srs_gen Completed
Return Code: 0
Run Time:00h:00m:00s
Copied /remote/in01home10/nishar/reduce/syn_useenables/default_rev/synwork/example_proj_syn_useenables_default_mult.srs to /remote/in01home10/nishar/reduce/syn_useenables/default_rev/example_proj_syn_useenables_default.srs
Complete: Compile Process on example_proj_syn_useenables|default_rev

Running: premap (Pre-mapping) on example_proj_syn_useenables|default_rev
Copied /remote/in01home10/nishar/reduce/syn_useenables/default_rev/example_proj_syn_useenables_default.sap to /remote/in01home10/nishar/reduce/syn_useenables/default_rev/synwork/example_proj_syn_useenables_default_s.sap

premap Completed with warnings
Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on example_proj_syn_useenables|default_rev

Running: map (Map) on example_proj_syn_useenables|default_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_useenables|default_rev
Copied /remote/in01home10/nishar/reduce/syn_useenables/default_rev/synwork/example_proj_syn_useenables_default_m.srm to /remote/in01home10/nishar/reduce/syn_useenables/default_rev/example_proj_syn_useenables_default.srm

fpga_mapper Completed with warnings
Return Code: 1
Run Time:00h:00m:02s
Complete: Map on example_proj_syn_useenables|default_rev
Complete: Logic Synthesis on example_proj_syn_useenables|default_rev
Copied /remote/in01home10/nishar/reduce/syn_useenables/default_rev/example_proj_syn_useenables_default.srr to /remote/in01home10/nishar/reduce/syn_useenables/default_rev/backup/example_proj_syn_useenables_default.srr
useenables
clk
log file: "/remote/in01home10/nishar/reduce/syn_useenables/default_rev/example_proj_syn_useenables_default.srr"
Running: default_rev in foreground

Running example_proj_syn_useenables|default_rev

Running: compile (Compile) on example_proj_syn_useenables|default_rev

Running: compile_flow (Compile Process) on example_proj_syn_useenables|default_rev

Running: compiler (Compile Input) on example_proj_syn_useenables|default_rev

compiler Completed
Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_useenables|default_rev
Copied /remote/in01home10/nishar/reduce/syn_useenables/default_rev/synwork/example_proj_syn_useenables_default_comp.srs to /remote/in01home10/nishar/reduce/syn_useenables/default_rev/synwork/example_proj_syn_useenables_default_s.srs
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on example_proj_syn_useenables|default_rev

Running: premap (Pre-mapping) on example_proj_syn_useenables|default_rev
Copied /remote/in01home10/nishar/reduce/syn_useenables/default_rev/example_proj_syn_useenables_default.sap to /remote/in01home10/nishar/reduce/syn_useenables/default_rev/synwork/example_proj_syn_useenables_default_s.sap
Copied /remote/in01home10/nishar/reduce/syn_useenables/default_rev/example_proj_syn_useenables_default.fse to /remote/in01home10/nishar/reduce/syn_useenables/default_rev/synwork/example_proj_syn_useenables_default_s.fse

premap Completed
Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on example_proj_syn_useenables|default_rev

Running: map (Map) on example_proj_syn_useenables|default_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_useenables|default_rev
Copied /remote/in01home10/nishar/reduce/syn_useenables/default_rev/synwork/example_proj_syn_useenables_default_m.srm to /remote/in01home10/nishar/reduce/syn_useenables/default_rev/example_proj_syn_useenables_default.srm

fpga_mapper Completed
Return Code: 0
Run Time:00h:00m:01s
Complete: Map on example_proj_syn_useenables|default_rev
Complete: Logic Synthesis on example_proj_syn_useenables|default_rev
default
log file: "/remote/in01home10/nishar/reduce/syn_useenables/0_rev/example_proj_syn_useenables_0.srr"
Running: 0_rev in foreground

Running example_proj_syn_useenables|0_rev

Running: compile (Compile) on example_proj_syn_useenables|0_rev

Running: compile_flow (Compile Process) on example_proj_syn_useenables|0_rev

Running: compiler (Compile Input) on example_proj_syn_useenables|0_rev
Copied /remote/in01home10/nishar/reduce/syn_useenables/0_rev/synwork/example_proj_syn_useenables_0_comp.srs to /remote/in01home10/nishar/reduce/syn_useenables/0_rev/example_proj_syn_useenables_0.srs

compiler Completed
Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_useenables|0_rev
Copied /remote/in01home10/nishar/reduce/syn_useenables/0_rev/synwork/example_proj_syn_useenables_0_comp.srs to /remote/in01home10/nishar/reduce/syn_useenables/0_rev/synwork/example_proj_syn_useenables_0_s.srs

multi_srs_gen Completed
Return Code: 0
Run Time:00h:00m:00s
Copied /remote/in01home10/nishar/reduce/syn_useenables/0_rev/synwork/example_proj_syn_useenables_0_mult.srs to /remote/in01home10/nishar/reduce/syn_useenables/0_rev/example_proj_syn_useenables_0.srs
Complete: Compile Process on example_proj_syn_useenables|0_rev

Running: premap (Pre-mapping) on example_proj_syn_useenables|0_rev
Copied /remote/in01home10/nishar/reduce/syn_useenables/0_rev/example_proj_syn_useenables_0.sap to /remote/in01home10/nishar/reduce/syn_useenables/0_rev/synwork/example_proj_syn_useenables_0_s.sap

premap Completed
Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on example_proj_syn_useenables|0_rev

Running: map (Map) on example_proj_syn_useenables|0_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_useenables|0_rev
Copied /remote/in01home10/nishar/reduce/syn_useenables/0_rev/synwork/example_proj_syn_useenables_0_m.srm to /remote/in01home10/nishar/reduce/syn_useenables/0_rev/example_proj_syn_useenables_0.srm

fpga_mapper Completed
Return Code: 0
Run Time:00h:00m:01s
Complete: Map on example_proj_syn_useenables|0_rev
Complete: Logic Synthesis on example_proj_syn_useenables|0_rev
Copied /remote/in01home10/nishar/reduce/syn_useenables/0_rev/example_proj_syn_useenables_0.srr to /remote/in01home10/nishar/reduce/syn_useenables/0_rev/backup/example_proj_syn_useenables_0.srr
0
log file: "/remote/in01home10/nishar/reduce/syn_useenables/1_rev/example_proj_syn_useenables_1.srr"
Running: 1_rev in foreground

Running example_proj_syn_useenables|1_rev

Running: compile (Compile) on example_proj_syn_useenables|1_rev

Running: compile_flow (Compile Process) on example_proj_syn_useenables|1_rev

Running: compiler (Compile Input) on example_proj_syn_useenables|1_rev
Copied /remote/in01home10/nishar/reduce/syn_useenables/1_rev/synwork/example_proj_syn_useenables_1_comp.srs to /remote/in01home10/nishar/reduce/syn_useenables/1_rev/example_proj_syn_useenables_1.srs

compiler Completed
Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_useenables|1_rev
Copied /remote/in01home10/nishar/reduce/syn_useenables/1_rev/synwork/example_proj_syn_useenables_1_comp.srs to /remote/in01home10/nishar/reduce/syn_useenables/1_rev/synwork/example_proj_syn_useenables_1_s.srs

multi_srs_gen Completed
Return Code: 0
Run Time:00h:00m:00s
Copied /remote/in01home10/nishar/reduce/syn_useenables/1_rev/synwork/example_proj_syn_useenables_1_mult.srs to /remote/in01home10/nishar/reduce/syn_useenables/1_rev/example_proj_syn_useenables_1.srs
Complete: Compile Process on example_proj_syn_useenables|1_rev

Running: premap (Pre-mapping) on example_proj_syn_useenables|1_rev
Copied /remote/in01home10/nishar/reduce/syn_useenables/1_rev/example_proj_syn_useenables_1.sap to /remote/in01home10/nishar/reduce/syn_useenables/1_rev/synwork/example_proj_syn_useenables_1_s.sap

premap Completed
Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on example_proj_syn_useenables|1_rev

Running: map (Map) on example_proj_syn_useenables|1_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_useenables|1_rev
Copied /remote/in01home10/nishar/reduce/syn_useenables/1_rev/synwork/example_proj_syn_useenables_1_m.srm to /remote/in01home10/nishar/reduce/syn_useenables/1_rev/example_proj_syn_useenables_1.srm

fpga_mapper Completed
Return Code: 0
Run Time:00h:00m:01s
Complete: Map on example_proj_syn_useenables|1_rev
Complete: Logic Synthesis on example_proj_syn_useenables|1_rev
Copied /remote/in01home10/nishar/reduce/syn_useenables/1_rev/example_proj_syn_useenables_1.srr to /remote/in01home10/nishar/reduce/syn_useenables/1_rev/backup/example_proj_syn_useenables_1.srr
1
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.


#######################################


creating the project for "syn_allow_retiming" with the values "default 0 1" in the folder "/remote/in01home10/nishar/reduce"
used Technology : gowin


#########################################


auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
log file: "/remote/in01home10/nishar/reduce/syn_allow_retiming/default_rev/example_proj_syn_allow_retiming_default.srr"
Running: default_rev in foreground

Running example_proj_syn_allow_retiming|default_rev

Running: compile (Compile) on example_proj_syn_allow_retiming|default_rev

Running: compile_flow (Compile Process) on example_proj_syn_allow_retiming|default_rev

Running: compiler (Compile Input) on example_proj_syn_allow_retiming|default_rev
Copied /remote/in01home10/nishar/reduce/syn_allow_retiming/default_rev/synwork/example_proj_syn_allow_retiming_default_comp.srs to /remote/in01home10/nishar/reduce/syn_allow_retiming/default_rev/example_proj_syn_allow_retiming_default.srs

compiler Completed
Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_allow_retiming|default_rev
Copied /remote/in01home10/nishar/reduce/syn_allow_retiming/default_rev/synwork/example_proj_syn_allow_retiming_default_comp.srs to /remote/in01home10/nishar/reduce/syn_allow_retiming/default_rev/synwork/example_proj_syn_allow_retiming_default_s.srs

multi_srs_gen Completed
Return Code: 0
Run Time:00h:00m:00s
Copied /remote/in01home10/nishar/reduce/syn_allow_retiming/default_rev/synwork/example_proj_syn_allow_retiming_default_mult.srs to /remote/in01home10/nishar/reduce/syn_allow_retiming/default_rev/example_proj_syn_allow_retiming_default.srs
Complete: Compile Process on example_proj_syn_allow_retiming|default_rev

Running: premap (Pre-mapping) on example_proj_syn_allow_retiming|default_rev
Copied /remote/in01home10/nishar/reduce/syn_allow_retiming/default_rev/example_proj_syn_allow_retiming_default.sap to /remote/in01home10/nishar/reduce/syn_allow_retiming/default_rev/synwork/example_proj_syn_allow_retiming_default_s.sap

premap Completed with warnings
Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on example_proj_syn_allow_retiming|default_rev

Running: map (Map) on example_proj_syn_allow_retiming|default_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_allow_retiming|default_rev
Copied /remote/in01home10/nishar/reduce/syn_allow_retiming/default_rev/synwork/example_proj_syn_allow_retiming_default_m.srm to /remote/in01home10/nishar/reduce/syn_allow_retiming/default_rev/example_proj_syn_allow_retiming_default.srm

fpga_mapper Completed with warnings
Return Code: 1
Run Time:00h:00m:02s
Complete: Map on example_proj_syn_allow_retiming|default_rev
Complete: Logic Synthesis on example_proj_syn_allow_retiming|default_rev
Copied /remote/in01home10/nishar/reduce/syn_allow_retiming/default_rev/example_proj_syn_allow_retiming_default.srr to /remote/in01home10/nishar/reduce/syn_allow_retiming/default_rev/backup/example_proj_syn_allow_retiming_default.srr
ret
clk
log file: "/remote/in01home10/nishar/reduce/syn_allow_retiming/default_rev/example_proj_syn_allow_retiming_default.srr"
Running: default_rev in foreground

Running example_proj_syn_allow_retiming|default_rev

Running: compile (Compile) on example_proj_syn_allow_retiming|default_rev

Running: compile_flow (Compile Process) on example_proj_syn_allow_retiming|default_rev

Running: compiler (Compile Input) on example_proj_syn_allow_retiming|default_rev

compiler Completed
Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_allow_retiming|default_rev
Copied /remote/in01home10/nishar/reduce/syn_allow_retiming/default_rev/synwork/example_proj_syn_allow_retiming_default_comp.srs to /remote/in01home10/nishar/reduce/syn_allow_retiming/default_rev/synwork/example_proj_syn_allow_retiming_default_s.srs
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on example_proj_syn_allow_retiming|default_rev

Running: premap (Pre-mapping) on example_proj_syn_allow_retiming|default_rev
Up-To-Date: premap. No run necessary
Copied /remote/in01home10/nishar/reduce/syn_allow_retiming/default_rev/example_proj_syn_allow_retiming_default.sap to /remote/in01home10/nishar/reduce/syn_allow_retiming/default_rev/synwork/example_proj_syn_allow_retiming_default_s.sap
Copied /remote/in01home10/nishar/reduce/syn_allow_retiming/default_rev/example_proj_syn_allow_retiming_default.fse to /remote/in01home10/nishar/reduce/syn_allow_retiming/default_rev/synwork/example_proj_syn_allow_retiming_default_s.fse
Complete: Compile on example_proj_syn_allow_retiming|default_rev

Running: map (Map) on example_proj_syn_allow_retiming|default_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_allow_retiming|default_rev
Up-To-Date: fpga_mapper. No run necessary
Complete: Map on example_proj_syn_allow_retiming|default_rev
Complete: Logic Synthesis on example_proj_syn_allow_retiming|default_rev
default
log file: "/remote/in01home10/nishar/reduce/syn_allow_retiming/0_rev/example_proj_syn_allow_retiming_0.srr"
Running: 0_rev in foreground

Running example_proj_syn_allow_retiming|0_rev

Running: compile (Compile) on example_proj_syn_allow_retiming|0_rev

Running: compile_flow (Compile Process) on example_proj_syn_allow_retiming|0_rev

Running: compiler (Compile Input) on example_proj_syn_allow_retiming|0_rev
Copied /remote/in01home10/nishar/reduce/syn_allow_retiming/0_rev/synwork/example_proj_syn_allow_retiming_0_comp.srs to /remote/in01home10/nishar/reduce/syn_allow_retiming/0_rev/example_proj_syn_allow_retiming_0.srs

compiler Completed
Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_allow_retiming|0_rev
Copied /remote/in01home10/nishar/reduce/syn_allow_retiming/0_rev/synwork/example_proj_syn_allow_retiming_0_comp.srs to /remote/in01home10/nishar/reduce/syn_allow_retiming/0_rev/synwork/example_proj_syn_allow_retiming_0_s.srs

multi_srs_gen Completed
Return Code: 0
Run Time:00h:00m:01s
Copied /remote/in01home10/nishar/reduce/syn_allow_retiming/0_rev/synwork/example_proj_syn_allow_retiming_0_mult.srs to /remote/in01home10/nishar/reduce/syn_allow_retiming/0_rev/example_proj_syn_allow_retiming_0.srs
Complete: Compile Process on example_proj_syn_allow_retiming|0_rev

Running: premap (Pre-mapping) on example_proj_syn_allow_retiming|0_rev
Copied /remote/in01home10/nishar/reduce/syn_allow_retiming/0_rev/example_proj_syn_allow_retiming_0.sap to /remote/in01home10/nishar/reduce/syn_allow_retiming/0_rev/synwork/example_proj_syn_allow_retiming_0_s.sap

premap Completed
Return Code: 0
Run Time:00h:00m:00s
Complete: Compile on example_proj_syn_allow_retiming|0_rev

Running: map (Map) on example_proj_syn_allow_retiming|0_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_allow_retiming|0_rev
Copied /remote/in01home10/nishar/reduce/syn_allow_retiming/0_rev/synwork/example_proj_syn_allow_retiming_0_m.srm to /remote/in01home10/nishar/reduce/syn_allow_retiming/0_rev/example_proj_syn_allow_retiming_0.srm

fpga_mapper Completed
Return Code: 0
Run Time:00h:00m:02s
Complete: Map on example_proj_syn_allow_retiming|0_rev
Complete: Logic Synthesis on example_proj_syn_allow_retiming|0_rev
Copied /remote/in01home10/nishar/reduce/syn_allow_retiming/0_rev/example_proj_syn_allow_retiming_0.srr to /remote/in01home10/nishar/reduce/syn_allow_retiming/0_rev/backup/example_proj_syn_allow_retiming_0.srr
0
log file: "/remote/in01home10/nishar/reduce/syn_allow_retiming/1_rev/example_proj_syn_allow_retiming_1.srr"
Running: 1_rev in foreground

Running example_proj_syn_allow_retiming|1_rev

Running: compile (Compile) on example_proj_syn_allow_retiming|1_rev

Running: compile_flow (Compile Process) on example_proj_syn_allow_retiming|1_rev

Running: compiler (Compile Input) on example_proj_syn_allow_retiming|1_rev
Copied /remote/in01home10/nishar/reduce/syn_allow_retiming/1_rev/synwork/example_proj_syn_allow_retiming_1_comp.srs to /remote/in01home10/nishar/reduce/syn_allow_retiming/1_rev/example_proj_syn_allow_retiming_1.srs

compiler Completed
Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_allow_retiming|1_rev
Copied /remote/in01home10/nishar/reduce/syn_allow_retiming/1_rev/synwork/example_proj_syn_allow_retiming_1_comp.srs to /remote/in01home10/nishar/reduce/syn_allow_retiming/1_rev/synwork/example_proj_syn_allow_retiming_1_s.srs

multi_srs_gen Completed
Return Code: 0
Run Time:00h:00m:00s
Copied /remote/in01home10/nishar/reduce/syn_allow_retiming/1_rev/synwork/example_proj_syn_allow_retiming_1_mult.srs to /remote/in01home10/nishar/reduce/syn_allow_retiming/1_rev/example_proj_syn_allow_retiming_1.srs
Complete: Compile Process on example_proj_syn_allow_retiming|1_rev

Running: premap (Pre-mapping) on example_proj_syn_allow_retiming|1_rev
Copied /remote/in01home10/nishar/reduce/syn_allow_retiming/1_rev/example_proj_syn_allow_retiming_1.sap to /remote/in01home10/nishar/reduce/syn_allow_retiming/1_rev/synwork/example_proj_syn_allow_retiming_1_s.sap

premap Completed
Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on example_proj_syn_allow_retiming|1_rev

Running: map (Map) on example_proj_syn_allow_retiming|1_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_allow_retiming|1_rev
Copied /remote/in01home10/nishar/reduce/syn_allow_retiming/1_rev/synwork/example_proj_syn_allow_retiming_1_m.srm to /remote/in01home10/nishar/reduce/syn_allow_retiming/1_rev/example_proj_syn_allow_retiming_1.srm

fpga_mapper Completed
Return Code: 0
Run Time:00h:00m:02s
Complete: Map on example_proj_syn_allow_retiming|1_rev
Complete: Logic Synthesis on example_proj_syn_allow_retiming|1_rev
Copied /remote/in01home10/nishar/reduce/syn_allow_retiming/1_rev/example_proj_syn_allow_retiming_1.srr to /remote/in01home10/nishar/reduce/syn_allow_retiming/1_rev/backup/example_proj_syn_allow_retiming_1.srr
1
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.


#######################################


creating the project for "syn_maxfan" with the values "default 3 10000" in the folder "/remote/in01home10/nishar/reduce"
used Technology : gowin


#########################################


auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
log file: "/remote/in01home10/nishar/reduce/syn_maxfan/default_rev/example_proj_syn_maxfan_default.srr"
Running: default_rev in foreground

Running example_proj_syn_maxfan|default_rev

Running: compile (Compile) on example_proj_syn_maxfan|default_rev

Running: compile_flow (Compile Process) on example_proj_syn_maxfan|default_rev

Running: compiler (Compile Input) on example_proj_syn_maxfan|default_rev
Copied /remote/in01home10/nishar/reduce/syn_maxfan/default_rev/synwork/example_proj_syn_maxfan_default_comp.srs to /remote/in01home10/nishar/reduce/syn_maxfan/default_rev/example_proj_syn_maxfan_default.srs

compiler Completed
Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_maxfan|default_rev
Copied /remote/in01home10/nishar/reduce/syn_maxfan/default_rev/synwork/example_proj_syn_maxfan_default_comp.srs to /remote/in01home10/nishar/reduce/syn_maxfan/default_rev/synwork/example_proj_syn_maxfan_default_s.srs

multi_srs_gen Completed
Return Code: 0
Run Time:00h:00m:00s
Copied /remote/in01home10/nishar/reduce/syn_maxfan/default_rev/synwork/example_proj_syn_maxfan_default_mult.srs to /remote/in01home10/nishar/reduce/syn_maxfan/default_rev/example_proj_syn_maxfan_default.srs
Complete: Compile Process on example_proj_syn_maxfan|default_rev

Running: premap (Pre-mapping) on example_proj_syn_maxfan|default_rev
Copied /remote/in01home10/nishar/reduce/syn_maxfan/default_rev/example_proj_syn_maxfan_default.sap to /remote/in01home10/nishar/reduce/syn_maxfan/default_rev/synwork/example_proj_syn_maxfan_default_s.sap

premap Completed with warnings
Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on example_proj_syn_maxfan|default_rev

Running: map (Map) on example_proj_syn_maxfan|default_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_maxfan|default_rev
Copied /remote/in01home10/nishar/reduce/syn_maxfan/default_rev/synwork/example_proj_syn_maxfan_default_m.srm to /remote/in01home10/nishar/reduce/syn_maxfan/default_rev/example_proj_syn_maxfan_default.srm

fpga_mapper Completed with warnings
Return Code: 1
Run Time:00h:00m:02s
Complete: Map on example_proj_syn_maxfan|default_rev
Complete: Logic Synthesis on example_proj_syn_maxfan|default_rev
Copied /remote/in01home10/nishar/reduce/syn_maxfan/default_rev/example_proj_syn_maxfan_default.srr to /remote/in01home10/nishar/reduce/syn_maxfan/default_rev/backup/example_proj_syn_maxfan_default.srr
norep
clk
log file: "/remote/in01home10/nishar/reduce/syn_maxfan/default_rev/example_proj_syn_maxfan_default.srr"
Running: default_rev in foreground

Running example_proj_syn_maxfan|default_rev

Running: compile (Compile) on example_proj_syn_maxfan|default_rev

Running: compile_flow (Compile Process) on example_proj_syn_maxfan|default_rev

Running: compiler (Compile Input) on example_proj_syn_maxfan|default_rev

compiler Completed
Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_maxfan|default_rev
Copied /remote/in01home10/nishar/reduce/syn_maxfan/default_rev/synwork/example_proj_syn_maxfan_default_comp.srs to /remote/in01home10/nishar/reduce/syn_maxfan/default_rev/synwork/example_proj_syn_maxfan_default_s.srs
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on example_proj_syn_maxfan|default_rev

Running: premap (Pre-mapping) on example_proj_syn_maxfan|default_rev
Copied /remote/in01home10/nishar/reduce/syn_maxfan/default_rev/example_proj_syn_maxfan_default.sap to /remote/in01home10/nishar/reduce/syn_maxfan/default_rev/synwork/example_proj_syn_maxfan_default_s.sap
Copied /remote/in01home10/nishar/reduce/syn_maxfan/default_rev/example_proj_syn_maxfan_default.fse to /remote/in01home10/nishar/reduce/syn_maxfan/default_rev/synwork/example_proj_syn_maxfan_default_s.fse

premap Completed with warnings
Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on example_proj_syn_maxfan|default_rev

Running: map (Map) on example_proj_syn_maxfan|default_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_maxfan|default_rev
Copied /remote/in01home10/nishar/reduce/syn_maxfan/default_rev/synwork/example_proj_syn_maxfan_default_m.srm to /remote/in01home10/nishar/reduce/syn_maxfan/default_rev/example_proj_syn_maxfan_default.srm

fpga_mapper Completed with warnings
Return Code: 1
Run Time:00h:00m:02s
Complete: Map on example_proj_syn_maxfan|default_rev
Complete: Logic Synthesis on example_proj_syn_maxfan|default_rev
default
log file: "/remote/in01home10/nishar/reduce/syn_maxfan/3_rev/example_proj_syn_maxfan_3.srr"
Running: 3_rev in foreground

Running example_proj_syn_maxfan|3_rev

Running: compile (Compile) on example_proj_syn_maxfan|3_rev

Running: compile_flow (Compile Process) on example_proj_syn_maxfan|3_rev

Running: compiler (Compile Input) on example_proj_syn_maxfan|3_rev
Copied /remote/in01home10/nishar/reduce/syn_maxfan/3_rev/synwork/example_proj_syn_maxfan_3_comp.srs to /remote/in01home10/nishar/reduce/syn_maxfan/3_rev/example_proj_syn_maxfan_3.srs

compiler Completed
Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_maxfan|3_rev
Copied /remote/in01home10/nishar/reduce/syn_maxfan/3_rev/synwork/example_proj_syn_maxfan_3_comp.srs to /remote/in01home10/nishar/reduce/syn_maxfan/3_rev/synwork/example_proj_syn_maxfan_3_s.srs

multi_srs_gen Completed
Return Code: 0
Run Time:00h:00m:00s
Copied /remote/in01home10/nishar/reduce/syn_maxfan/3_rev/synwork/example_proj_syn_maxfan_3_mult.srs to /remote/in01home10/nishar/reduce/syn_maxfan/3_rev/example_proj_syn_maxfan_3.srs
Complete: Compile Process on example_proj_syn_maxfan|3_rev

Running: premap (Pre-mapping) on example_proj_syn_maxfan|3_rev
Copied /remote/in01home10/nishar/reduce/syn_maxfan/3_rev/example_proj_syn_maxfan_3.sap to /remote/in01home10/nishar/reduce/syn_maxfan/3_rev/synwork/example_proj_syn_maxfan_3_s.sap

premap Completed with warnings
Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on example_proj_syn_maxfan|3_rev

Running: map (Map) on example_proj_syn_maxfan|3_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_maxfan|3_rev
Copied /remote/in01home10/nishar/reduce/syn_maxfan/3_rev/synwork/example_proj_syn_maxfan_3_m.srm to /remote/in01home10/nishar/reduce/syn_maxfan/3_rev/example_proj_syn_maxfan_3.srm

fpga_mapper Completed with warnings
Return Code: 1
Run Time:00h:00m:02s
Complete: Map on example_proj_syn_maxfan|3_rev
Complete: Logic Synthesis on example_proj_syn_maxfan|3_rev
Copied /remote/in01home10/nishar/reduce/syn_maxfan/3_rev/example_proj_syn_maxfan_3.srr to /remote/in01home10/nishar/reduce/syn_maxfan/3_rev/backup/example_proj_syn_maxfan_3.srr
3
log file: "/remote/in01home10/nishar/reduce/syn_maxfan/10000_rev/example_proj_syn_maxfan_10000.srr"
Running: 10000_rev in foreground

Running example_proj_syn_maxfan|10000_rev

Running: compile (Compile) on example_proj_syn_maxfan|10000_rev

Running: compile_flow (Compile Process) on example_proj_syn_maxfan|10000_rev

Running: compiler (Compile Input) on example_proj_syn_maxfan|10000_rev
Copied /remote/in01home10/nishar/reduce/syn_maxfan/10000_rev/synwork/example_proj_syn_maxfan_10000_comp.srs to /remote/in01home10/nishar/reduce/syn_maxfan/10000_rev/example_proj_syn_maxfan_10000.srs

compiler Completed
Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_maxfan|10000_rev
Copied /remote/in01home10/nishar/reduce/syn_maxfan/10000_rev/synwork/example_proj_syn_maxfan_10000_comp.srs to /remote/in01home10/nishar/reduce/syn_maxfan/10000_rev/synwork/example_proj_syn_maxfan_10000_s.srs

multi_srs_gen Completed
Return Code: 0
Run Time:00h:00m:00s
Copied /remote/in01home10/nishar/reduce/syn_maxfan/10000_rev/synwork/example_proj_syn_maxfan_10000_mult.srs to /remote/in01home10/nishar/reduce/syn_maxfan/10000_rev/example_proj_syn_maxfan_10000.srs
Complete: Compile Process on example_proj_syn_maxfan|10000_rev

Running: premap (Pre-mapping) on example_proj_syn_maxfan|10000_rev
Copied /remote/in01home10/nishar/reduce/syn_maxfan/10000_rev/example_proj_syn_maxfan_10000.sap to /remote/in01home10/nishar/reduce/syn_maxfan/10000_rev/synwork/example_proj_syn_maxfan_10000_s.sap

premap Completed with warnings
Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on example_proj_syn_maxfan|10000_rev

Running: map (Map) on example_proj_syn_maxfan|10000_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_maxfan|10000_rev
Copied /remote/in01home10/nishar/reduce/syn_maxfan/10000_rev/synwork/example_proj_syn_maxfan_10000_m.srm to /remote/in01home10/nishar/reduce/syn_maxfan/10000_rev/example_proj_syn_maxfan_10000.srm

fpga_mapper Completed with warnings
Return Code: 1
Run Time:00h:00m:02s
Complete: Map on example_proj_syn_maxfan|10000_rev
Complete: Logic Synthesis on example_proj_syn_maxfan|10000_rev
Copied /remote/in01home10/nishar/reduce/syn_maxfan/10000_rev/example_proj_syn_maxfan_10000.srr to /remote/in01home10/nishar/reduce/syn_maxfan/10000_rev/backup/example_proj_syn_maxfan_10000.srr
10000
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.


#######################################


creating the project for "syn_pipeline" with the values "default 0 1" in the folder "/remote/in01home10/nishar/reduce"
used Technology : gowin


#########################################


auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
log file: "/remote/in01home10/nishar/reduce/syn_pipeline/default_rev/example_proj_syn_pipeline_default.srr"
Running: default_rev in foreground

Running example_proj_syn_pipeline|default_rev

Running: compile (Compile) on example_proj_syn_pipeline|default_rev

Running: compile_flow (Compile Process) on example_proj_syn_pipeline|default_rev

Running: compiler (Compile Input) on example_proj_syn_pipeline|default_rev
Copied /remote/in01home10/nishar/reduce/syn_pipeline/default_rev/synwork/example_proj_syn_pipeline_default_comp.srs to /remote/in01home10/nishar/reduce/syn_pipeline/default_rev/example_proj_syn_pipeline_default.srs

compiler Completed
Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_pipeline|default_rev
Copied /remote/in01home10/nishar/reduce/syn_pipeline/default_rev/synwork/example_proj_syn_pipeline_default_comp.srs to /remote/in01home10/nishar/reduce/syn_pipeline/default_rev/synwork/example_proj_syn_pipeline_default_s.srs

multi_srs_gen Completed
Return Code: 0
Run Time:00h:00m:00s
Copied /remote/in01home10/nishar/reduce/syn_pipeline/default_rev/synwork/example_proj_syn_pipeline_default_mult.srs to /remote/in01home10/nishar/reduce/syn_pipeline/default_rev/example_proj_syn_pipeline_default.srs
Complete: Compile Process on example_proj_syn_pipeline|default_rev

Running: premap (Pre-mapping) on example_proj_syn_pipeline|default_rev
Copied /remote/in01home10/nishar/reduce/syn_pipeline/default_rev/example_proj_syn_pipeline_default.sap to /remote/in01home10/nishar/reduce/syn_pipeline/default_rev/synwork/example_proj_syn_pipeline_default_s.sap

premap Completed with warnings
Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on example_proj_syn_pipeline|default_rev

Running: map (Map) on example_proj_syn_pipeline|default_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_pipeline|default_rev
Copied /remote/in01home10/nishar/reduce/syn_pipeline/default_rev/synwork/example_proj_syn_pipeline_default_m.srm to /remote/in01home10/nishar/reduce/syn_pipeline/default_rev/example_proj_syn_pipeline_default.srm

fpga_mapper Completed with warnings
Return Code: 1
Run Time:00h:00m:02s
Complete: Map on example_proj_syn_pipeline|default_rev
Complete: Logic Synthesis on example_proj_syn_pipeline|default_rev
Copied /remote/in01home10/nishar/reduce/syn_pipeline/default_rev/example_proj_syn_pipeline_default.srr to /remote/in01home10/nishar/reduce/syn_pipeline/default_rev/backup/example_proj_syn_pipeline_default.srr
test
clk
log file: "/remote/in01home10/nishar/reduce/syn_pipeline/default_rev/example_proj_syn_pipeline_default.srr"
Running: default_rev in foreground

Running example_proj_syn_pipeline|default_rev

Running: compile (Compile) on example_proj_syn_pipeline|default_rev

Running: compile_flow (Compile Process) on example_proj_syn_pipeline|default_rev

Running: compiler (Compile Input) on example_proj_syn_pipeline|default_rev

compiler Completed
Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_pipeline|default_rev
Copied /remote/in01home10/nishar/reduce/syn_pipeline/default_rev/synwork/example_proj_syn_pipeline_default_comp.srs to /remote/in01home10/nishar/reduce/syn_pipeline/default_rev/synwork/example_proj_syn_pipeline_default_s.srs
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on example_proj_syn_pipeline|default_rev

Running: premap (Pre-mapping) on example_proj_syn_pipeline|default_rev
Copied /remote/in01home10/nishar/reduce/syn_pipeline/default_rev/example_proj_syn_pipeline_default.sap to /remote/in01home10/nishar/reduce/syn_pipeline/default_rev/synwork/example_proj_syn_pipeline_default_s.sap
Copied /remote/in01home10/nishar/reduce/syn_pipeline/default_rev/example_proj_syn_pipeline_default.fse to /remote/in01home10/nishar/reduce/syn_pipeline/default_rev/synwork/example_proj_syn_pipeline_default_s.fse

premap Completed
Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on example_proj_syn_pipeline|default_rev

Running: map (Map) on example_proj_syn_pipeline|default_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_pipeline|default_rev
Copied /remote/in01home10/nishar/reduce/syn_pipeline/default_rev/synwork/example_proj_syn_pipeline_default_m.srm to /remote/in01home10/nishar/reduce/syn_pipeline/default_rev/example_proj_syn_pipeline_default.srm

fpga_mapper Completed
Return Code: 0
Run Time:00h:00m:02s
Complete: Map on example_proj_syn_pipeline|default_rev
Complete: Logic Synthesis on example_proj_syn_pipeline|default_rev
default
log file: "/remote/in01home10/nishar/reduce/syn_pipeline/0_rev/example_proj_syn_pipeline_0.srr"
Running: 0_rev in foreground

Running example_proj_syn_pipeline|0_rev

Running: compile (Compile) on example_proj_syn_pipeline|0_rev

Running: compile_flow (Compile Process) on example_proj_syn_pipeline|0_rev

Running: compiler (Compile Input) on example_proj_syn_pipeline|0_rev
Copied /remote/in01home10/nishar/reduce/syn_pipeline/0_rev/synwork/example_proj_syn_pipeline_0_comp.srs to /remote/in01home10/nishar/reduce/syn_pipeline/0_rev/example_proj_syn_pipeline_0.srs

compiler Completed
Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_pipeline|0_rev
Copied /remote/in01home10/nishar/reduce/syn_pipeline/0_rev/synwork/example_proj_syn_pipeline_0_comp.srs to /remote/in01home10/nishar/reduce/syn_pipeline/0_rev/synwork/example_proj_syn_pipeline_0_s.srs

multi_srs_gen Completed
Return Code: 0
Run Time:00h:00m:00s
Copied /remote/in01home10/nishar/reduce/syn_pipeline/0_rev/synwork/example_proj_syn_pipeline_0_mult.srs to /remote/in01home10/nishar/reduce/syn_pipeline/0_rev/example_proj_syn_pipeline_0.srs
Complete: Compile Process on example_proj_syn_pipeline|0_rev

Running: premap (Pre-mapping) on example_proj_syn_pipeline|0_rev
Copied /remote/in01home10/nishar/reduce/syn_pipeline/0_rev/example_proj_syn_pipeline_0.sap to /remote/in01home10/nishar/reduce/syn_pipeline/0_rev/synwork/example_proj_syn_pipeline_0_s.sap

premap Completed
Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on example_proj_syn_pipeline|0_rev

Running: map (Map) on example_proj_syn_pipeline|0_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_pipeline|0_rev
Copied /remote/in01home10/nishar/reduce/syn_pipeline/0_rev/synwork/example_proj_syn_pipeline_0_m.srm to /remote/in01home10/nishar/reduce/syn_pipeline/0_rev/example_proj_syn_pipeline_0.srm

fpga_mapper Completed
Return Code: 0
Run Time:00h:00m:02s
Complete: Map on example_proj_syn_pipeline|0_rev
Complete: Logic Synthesis on example_proj_syn_pipeline|0_rev
Copied /remote/in01home10/nishar/reduce/syn_pipeline/0_rev/example_proj_syn_pipeline_0.srr to /remote/in01home10/nishar/reduce/syn_pipeline/0_rev/backup/example_proj_syn_pipeline_0.srr
0
log file: "/remote/in01home10/nishar/reduce/syn_pipeline/1_rev/example_proj_syn_pipeline_1.srr"
Running: 1_rev in foreground

Running example_proj_syn_pipeline|1_rev

Running: compile (Compile) on example_proj_syn_pipeline|1_rev

Running: compile_flow (Compile Process) on example_proj_syn_pipeline|1_rev

Running: compiler (Compile Input) on example_proj_syn_pipeline|1_rev
Copied /remote/in01home10/nishar/reduce/syn_pipeline/1_rev/synwork/example_proj_syn_pipeline_1_comp.srs to /remote/in01home10/nishar/reduce/syn_pipeline/1_rev/example_proj_syn_pipeline_1.srs

compiler Completed
Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_pipeline|1_rev
Copied /remote/in01home10/nishar/reduce/syn_pipeline/1_rev/synwork/example_proj_syn_pipeline_1_comp.srs to /remote/in01home10/nishar/reduce/syn_pipeline/1_rev/synwork/example_proj_syn_pipeline_1_s.srs

multi_srs_gen Completed
Return Code: 0
Run Time:00h:00m:00s
Copied /remote/in01home10/nishar/reduce/syn_pipeline/1_rev/synwork/example_proj_syn_pipeline_1_mult.srs to /remote/in01home10/nishar/reduce/syn_pipeline/1_rev/example_proj_syn_pipeline_1.srs
Complete: Compile Process on example_proj_syn_pipeline|1_rev

Running: premap (Pre-mapping) on example_proj_syn_pipeline|1_rev
Copied /remote/in01home10/nishar/reduce/syn_pipeline/1_rev/example_proj_syn_pipeline_1.sap to /remote/in01home10/nishar/reduce/syn_pipeline/1_rev/synwork/example_proj_syn_pipeline_1_s.sap

premap Completed
Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on example_proj_syn_pipeline|1_rev

Running: map (Map) on example_proj_syn_pipeline|1_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_pipeline|1_rev
Copied /remote/in01home10/nishar/reduce/syn_pipeline/1_rev/synwork/example_proj_syn_pipeline_1_m.srm to /remote/in01home10/nishar/reduce/syn_pipeline/1_rev/example_proj_syn_pipeline_1.srm

fpga_mapper Completed
Return Code: 0
Run Time:00h:00m:02s
Complete: Map on example_proj_syn_pipeline|1_rev
Complete: Logic Synthesis on example_proj_syn_pipeline|1_rev
Copied /remote/in01home10/nishar/reduce/syn_pipeline/1_rev/example_proj_syn_pipeline_1.srr to /remote/in01home10/nishar/reduce/syn_pipeline/1_rev/backup/example_proj_syn_pipeline_1.srr
1
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.


#######################################


creating the project for "syn_replicate" with the values "default 0 1" in the folder "/remote/in01home10/nishar/reduce"
used Technology : gowin


#########################################


auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
log file: "/remote/in01home10/nishar/reduce/syn_replicate/default_rev/example_proj_syn_replicate_default.srr"
Running: default_rev in foreground

Running example_proj_syn_replicate|default_rev

Running: compile (Compile) on example_proj_syn_replicate|default_rev

Running: compile_flow (Compile Process) on example_proj_syn_replicate|default_rev

Running: compiler (Compile Input) on example_proj_syn_replicate|default_rev
Copied /remote/in01home10/nishar/reduce/syn_replicate/default_rev/synwork/example_proj_syn_replicate_default_comp.srs to /remote/in01home10/nishar/reduce/syn_replicate/default_rev/example_proj_syn_replicate_default.srs

compiler Completed
Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_replicate|default_rev
Copied /remote/in01home10/nishar/reduce/syn_replicate/default_rev/synwork/example_proj_syn_replicate_default_comp.srs to /remote/in01home10/nishar/reduce/syn_replicate/default_rev/synwork/example_proj_syn_replicate_default_s.srs

multi_srs_gen Completed
Return Code: 0
Run Time:00h:00m:00s
Copied /remote/in01home10/nishar/reduce/syn_replicate/default_rev/synwork/example_proj_syn_replicate_default_mult.srs to /remote/in01home10/nishar/reduce/syn_replicate/default_rev/example_proj_syn_replicate_default.srs
Complete: Compile Process on example_proj_syn_replicate|default_rev

Running: premap (Pre-mapping) on example_proj_syn_replicate|default_rev
Copied /remote/in01home10/nishar/reduce/syn_replicate/default_rev/example_proj_syn_replicate_default.sap to /remote/in01home10/nishar/reduce/syn_replicate/default_rev/synwork/example_proj_syn_replicate_default_s.sap

premap Completed with warnings
Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on example_proj_syn_replicate|default_rev

Running: map (Map) on example_proj_syn_replicate|default_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_replicate|default_rev
Copied /remote/in01home10/nishar/reduce/syn_replicate/default_rev/synwork/example_proj_syn_replicate_default_m.srm to /remote/in01home10/nishar/reduce/syn_replicate/default_rev/example_proj_syn_replicate_default.srm

fpga_mapper Completed with warnings
Return Code: 1
Run Time:00h:00m:02s
Complete: Map on example_proj_syn_replicate|default_rev
Complete: Logic Synthesis on example_proj_syn_replicate|default_rev
Copied /remote/in01home10/nishar/reduce/syn_replicate/default_rev/example_proj_syn_replicate_default.srr to /remote/in01home10/nishar/reduce/syn_replicate/default_rev/backup/example_proj_syn_replicate_default.srr
norep
clk
log file: "/remote/in01home10/nishar/reduce/syn_replicate/default_rev/example_proj_syn_replicate_default.srr"
Running: default_rev in foreground

Running example_proj_syn_replicate|default_rev

Running: compile (Compile) on example_proj_syn_replicate|default_rev

Running: compile_flow (Compile Process) on example_proj_syn_replicate|default_rev

Running: compiler (Compile Input) on example_proj_syn_replicate|default_rev

compiler Completed
Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_replicate|default_rev
Copied /remote/in01home10/nishar/reduce/syn_replicate/default_rev/synwork/example_proj_syn_replicate_default_comp.srs to /remote/in01home10/nishar/reduce/syn_replicate/default_rev/synwork/example_proj_syn_replicate_default_s.srs
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on example_proj_syn_replicate|default_rev

Running: premap (Pre-mapping) on example_proj_syn_replicate|default_rev
Up-To-Date: premap. No run necessary
Copied /remote/in01home10/nishar/reduce/syn_replicate/default_rev/example_proj_syn_replicate_default.sap to /remote/in01home10/nishar/reduce/syn_replicate/default_rev/synwork/example_proj_syn_replicate_default_s.sap
Copied /remote/in01home10/nishar/reduce/syn_replicate/default_rev/example_proj_syn_replicate_default.fse to /remote/in01home10/nishar/reduce/syn_replicate/default_rev/synwork/example_proj_syn_replicate_default_s.fse
Complete: Compile on example_proj_syn_replicate|default_rev

Running: map (Map) on example_proj_syn_replicate|default_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_replicate|default_rev
Up-To-Date: fpga_mapper. No run necessary
Complete: Map on example_proj_syn_replicate|default_rev
Complete: Logic Synthesis on example_proj_syn_replicate|default_rev
default
log file: "/remote/in01home10/nishar/reduce/syn_replicate/0_rev/example_proj_syn_replicate_0.srr"
Running: 0_rev in foreground

Running example_proj_syn_replicate|0_rev

Running: compile (Compile) on example_proj_syn_replicate|0_rev

Running: compile_flow (Compile Process) on example_proj_syn_replicate|0_rev

Running: compiler (Compile Input) on example_proj_syn_replicate|0_rev
Copied /remote/in01home10/nishar/reduce/syn_replicate/0_rev/synwork/example_proj_syn_replicate_0_comp.srs to /remote/in01home10/nishar/reduce/syn_replicate/0_rev/example_proj_syn_replicate_0.srs

compiler Completed
Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_replicate|0_rev
Copied /remote/in01home10/nishar/reduce/syn_replicate/0_rev/synwork/example_proj_syn_replicate_0_comp.srs to /remote/in01home10/nishar/reduce/syn_replicate/0_rev/synwork/example_proj_syn_replicate_0_s.srs

multi_srs_gen Completed
Return Code: 0
Run Time:00h:00m:01s
Copied /remote/in01home10/nishar/reduce/syn_replicate/0_rev/synwork/example_proj_syn_replicate_0_mult.srs to /remote/in01home10/nishar/reduce/syn_replicate/0_rev/example_proj_syn_replicate_0.srs
Complete: Compile Process on example_proj_syn_replicate|0_rev

Running: premap (Pre-mapping) on example_proj_syn_replicate|0_rev
Copied /remote/in01home10/nishar/reduce/syn_replicate/0_rev/example_proj_syn_replicate_0.sap to /remote/in01home10/nishar/reduce/syn_replicate/0_rev/synwork/example_proj_syn_replicate_0_s.sap

premap Completed
Return Code: 0
Run Time:00h:00m:00s
Complete: Compile on example_proj_syn_replicate|0_rev

Running: map (Map) on example_proj_syn_replicate|0_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_replicate|0_rev
Copied /remote/in01home10/nishar/reduce/syn_replicate/0_rev/synwork/example_proj_syn_replicate_0_m.srm to /remote/in01home10/nishar/reduce/syn_replicate/0_rev/example_proj_syn_replicate_0.srm

fpga_mapper Completed
Return Code: 0
Run Time:00h:00m:02s
Complete: Map on example_proj_syn_replicate|0_rev
Complete: Logic Synthesis on example_proj_syn_replicate|0_rev
Copied /remote/in01home10/nishar/reduce/syn_replicate/0_rev/example_proj_syn_replicate_0.srr to /remote/in01home10/nishar/reduce/syn_replicate/0_rev/backup/example_proj_syn_replicate_0.srr
0
log file: "/remote/in01home10/nishar/reduce/syn_replicate/1_rev/example_proj_syn_replicate_1.srr"
Running: 1_rev in foreground

Running example_proj_syn_replicate|1_rev

Running: compile (Compile) on example_proj_syn_replicate|1_rev

Running: compile_flow (Compile Process) on example_proj_syn_replicate|1_rev

Running: compiler (Compile Input) on example_proj_syn_replicate|1_rev
Copied /remote/in01home10/nishar/reduce/syn_replicate/1_rev/synwork/example_proj_syn_replicate_1_comp.srs to /remote/in01home10/nishar/reduce/syn_replicate/1_rev/example_proj_syn_replicate_1.srs

compiler Completed
Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_replicate|1_rev
Copied /remote/in01home10/nishar/reduce/syn_replicate/1_rev/synwork/example_proj_syn_replicate_1_comp.srs to /remote/in01home10/nishar/reduce/syn_replicate/1_rev/synwork/example_proj_syn_replicate_1_s.srs

multi_srs_gen Completed
Return Code: 0
Run Time:00h:00m:00s
Copied /remote/in01home10/nishar/reduce/syn_replicate/1_rev/synwork/example_proj_syn_replicate_1_mult.srs to /remote/in01home10/nishar/reduce/syn_replicate/1_rev/example_proj_syn_replicate_1.srs
Complete: Compile Process on example_proj_syn_replicate|1_rev

Running: premap (Pre-mapping) on example_proj_syn_replicate|1_rev
Copied /remote/in01home10/nishar/reduce/syn_replicate/1_rev/example_proj_syn_replicate_1.sap to /remote/in01home10/nishar/reduce/syn_replicate/1_rev/synwork/example_proj_syn_replicate_1_s.sap

premap Completed
Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on example_proj_syn_replicate|1_rev

Running: map (Map) on example_proj_syn_replicate|1_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_replicate|1_rev
Copied /remote/in01home10/nishar/reduce/syn_replicate/1_rev/synwork/example_proj_syn_replicate_1_m.srm to /remote/in01home10/nishar/reduce/syn_replicate/1_rev/example_proj_syn_replicate_1.srm

fpga_mapper Completed
Return Code: 0
Run Time:00h:00m:02s
Complete: Map on example_proj_syn_replicate|1_rev
Complete: Logic Synthesis on example_proj_syn_replicate|1_rev
Copied /remote/in01home10/nishar/reduce/syn_replicate/1_rev/example_proj_syn_replicate_1.srr to /remote/in01home10/nishar/reduce/syn_replicate/1_rev/backup/example_proj_syn_replicate_1.srr
1
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.


#######################################


creating the project for "syn_probe" with the values "default 1 test_pt test_pt_bus" in the folder "/remote/in01home10/nishar/reduce"
used Technology : gowin


#########################################


auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
log file: "/remote/in01home10/nishar/reduce/syn_probe/default_rev/example_proj_syn_probe_default.srr"
Running: default_rev in foreground

Running example_proj_syn_probe|default_rev

Running: compile (Compile) on example_proj_syn_probe|default_rev

Running: compile_flow (Compile Process) on example_proj_syn_probe|default_rev

Running: compiler (Compile Input) on example_proj_syn_probe|default_rev
Copied /remote/in01home10/nishar/reduce/syn_probe/default_rev/synwork/example_proj_syn_probe_default_comp.srs to /remote/in01home10/nishar/reduce/syn_probe/default_rev/example_proj_syn_probe_default.srs

compiler Completed
Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_probe|default_rev
Copied /remote/in01home10/nishar/reduce/syn_probe/default_rev/synwork/example_proj_syn_probe_default_comp.srs to /remote/in01home10/nishar/reduce/syn_probe/default_rev/synwork/example_proj_syn_probe_default_s.srs

multi_srs_gen Completed
Return Code: 0
Run Time:00h:00m:01s
Copied /remote/in01home10/nishar/reduce/syn_probe/default_rev/synwork/example_proj_syn_probe_default_mult.srs to /remote/in01home10/nishar/reduce/syn_probe/default_rev/example_proj_syn_probe_default.srs
Complete: Compile Process on example_proj_syn_probe|default_rev

Running: premap (Pre-mapping) on example_proj_syn_probe|default_rev
Copied /remote/in01home10/nishar/reduce/syn_probe/default_rev/example_proj_syn_probe_default.sap to /remote/in01home10/nishar/reduce/syn_probe/default_rev/synwork/example_proj_syn_probe_default_s.sap

premap Completed with warnings
Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on example_proj_syn_probe|default_rev

Running: map (Map) on example_proj_syn_probe|default_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_probe|default_rev
Copied /remote/in01home10/nishar/reduce/syn_probe/default_rev/synwork/example_proj_syn_probe_default_m.srm to /remote/in01home10/nishar/reduce/syn_probe/default_rev/example_proj_syn_probe_default.srm

fpga_mapper Completed with warnings
Return Code: 1
Run Time:00h:00m:01s
Complete: Map on example_proj_syn_probe|default_rev
Complete: Logic Synthesis on example_proj_syn_probe|default_rev
Copied /remote/in01home10/nishar/reduce/syn_probe/default_rev/example_proj_syn_probe_default.srr to /remote/in01home10/nishar/reduce/syn_probe/default_rev/backup/example_proj_syn_probe_default.srr
alu
clk
log file: "/remote/in01home10/nishar/reduce/syn_probe/default_rev/example_proj_syn_probe_default.srr"
Running: default_rev in foreground

Running example_proj_syn_probe|default_rev

Running: compile (Compile) on example_proj_syn_probe|default_rev

Running: compile_flow (Compile Process) on example_proj_syn_probe|default_rev

Running: compiler (Compile Input) on example_proj_syn_probe|default_rev

compiler Completed
Return Code: 0
Run Time:00h:00m:00s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_probe|default_rev
Copied /remote/in01home10/nishar/reduce/syn_probe/default_rev/synwork/example_proj_syn_probe_default_comp.srs to /remote/in01home10/nishar/reduce/syn_probe/default_rev/synwork/example_proj_syn_probe_default_s.srs
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on example_proj_syn_probe|default_rev

Running: premap (Pre-mapping) on example_proj_syn_probe|default_rev
Copied /remote/in01home10/nishar/reduce/syn_probe/default_rev/example_proj_syn_probe_default.sap to /remote/in01home10/nishar/reduce/syn_probe/default_rev/synwork/example_proj_syn_probe_default_s.sap
Copied /remote/in01home10/nishar/reduce/syn_probe/default_rev/example_proj_syn_probe_default.fse to /remote/in01home10/nishar/reduce/syn_probe/default_rev/synwork/example_proj_syn_probe_default_s.fse

premap Completed
Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on example_proj_syn_probe|default_rev

Running: map (Map) on example_proj_syn_probe|default_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_probe|default_rev
Copied /remote/in01home10/nishar/reduce/syn_probe/default_rev/synwork/example_proj_syn_probe_default_m.srm to /remote/in01home10/nishar/reduce/syn_probe/default_rev/example_proj_syn_probe_default.srm

fpga_mapper Completed
Return Code: 0
Run Time:00h:00m:01s
Complete: Map on example_proj_syn_probe|default_rev
Complete: Logic Synthesis on example_proj_syn_probe|default_rev
default
log file: "/remote/in01home10/nishar/reduce/syn_probe/1_rev/example_proj_syn_probe_1.srr"
Running: 1_rev in foreground

Running example_proj_syn_probe|1_rev

Running: compile (Compile) on example_proj_syn_probe|1_rev

Running: compile_flow (Compile Process) on example_proj_syn_probe|1_rev

Running: compiler (Compile Input) on example_proj_syn_probe|1_rev
Copied /remote/in01home10/nishar/reduce/syn_probe/1_rev/synwork/example_proj_syn_probe_1_comp.srs to /remote/in01home10/nishar/reduce/syn_probe/1_rev/example_proj_syn_probe_1.srs

compiler Completed
Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_probe|1_rev
Copied /remote/in01home10/nishar/reduce/syn_probe/1_rev/synwork/example_proj_syn_probe_1_comp.srs to /remote/in01home10/nishar/reduce/syn_probe/1_rev/synwork/example_proj_syn_probe_1_s.srs

multi_srs_gen Completed
Return Code: 0
Run Time:00h:00m:00s
Copied /remote/in01home10/nishar/reduce/syn_probe/1_rev/synwork/example_proj_syn_probe_1_mult.srs to /remote/in01home10/nishar/reduce/syn_probe/1_rev/example_proj_syn_probe_1.srs
Complete: Compile Process on example_proj_syn_probe|1_rev

Running: premap (Pre-mapping) on example_proj_syn_probe|1_rev
Copied /remote/in01home10/nishar/reduce/syn_probe/1_rev/example_proj_syn_probe_1.sap to /remote/in01home10/nishar/reduce/syn_probe/1_rev/synwork/example_proj_syn_probe_1_s.sap

premap Completed with warnings
Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on example_proj_syn_probe|1_rev

Running: map (Map) on example_proj_syn_probe|1_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_probe|1_rev
Copied /remote/in01home10/nishar/reduce/syn_probe/1_rev/synwork/example_proj_syn_probe_1_m.srm to /remote/in01home10/nishar/reduce/syn_probe/1_rev/example_proj_syn_probe_1.srm

fpga_mapper Completed with warnings
Return Code: 1
Run Time:00h:00m:02s
Complete: Map on example_proj_syn_probe|1_rev
Complete: Logic Synthesis on example_proj_syn_probe|1_rev
Copied /remote/in01home10/nishar/reduce/syn_probe/1_rev/example_proj_syn_probe_1.srr to /remote/in01home10/nishar/reduce/syn_probe/1_rev/backup/example_proj_syn_probe_1.srr
1
log file: "/remote/in01home10/nishar/reduce/syn_probe/test_pt_rev/example_proj_syn_probe_test_pt.srr"
Running: test_pt_rev in foreground

Running example_proj_syn_probe|test_pt_rev

Running: compile (Compile) on example_proj_syn_probe|test_pt_rev

Running: compile_flow (Compile Process) on example_proj_syn_probe|test_pt_rev

Running: compiler (Compile Input) on example_proj_syn_probe|test_pt_rev
Copied /remote/in01home10/nishar/reduce/syn_probe/test_pt_rev/synwork/example_proj_syn_probe_test_pt_comp.srs to /remote/in01home10/nishar/reduce/syn_probe/test_pt_rev/example_proj_syn_probe_test_pt.srs

compiler Completed
Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_probe|test_pt_rev
Copied /remote/in01home10/nishar/reduce/syn_probe/test_pt_rev/synwork/example_proj_syn_probe_test_pt_comp.srs to /remote/in01home10/nishar/reduce/syn_probe/test_pt_rev/synwork/example_proj_syn_probe_test_pt_s.srs

multi_srs_gen Completed
Return Code: 0
Run Time:00h:00m:00s
Copied /remote/in01home10/nishar/reduce/syn_probe/test_pt_rev/synwork/example_proj_syn_probe_test_pt_mult.srs to /remote/in01home10/nishar/reduce/syn_probe/test_pt_rev/example_proj_syn_probe_test_pt.srs
Complete: Compile Process on example_proj_syn_probe|test_pt_rev

Running: premap (Pre-mapping) on example_proj_syn_probe|test_pt_rev
Copied /remote/in01home10/nishar/reduce/syn_probe/test_pt_rev/example_proj_syn_probe_test_pt.sap to /remote/in01home10/nishar/reduce/syn_probe/test_pt_rev/synwork/example_proj_syn_probe_test_pt_s.sap

premap Completed with warnings
Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on example_proj_syn_probe|test_pt_rev

Running: map (Map) on example_proj_syn_probe|test_pt_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_probe|test_pt_rev
Copied /remote/in01home10/nishar/reduce/syn_probe/test_pt_rev/synwork/example_proj_syn_probe_test_pt_m.srm to /remote/in01home10/nishar/reduce/syn_probe/test_pt_rev/example_proj_syn_probe_test_pt.srm

fpga_mapper Completed with warnings
Return Code: 1
Run Time:00h:00m:02s
Complete: Map on example_proj_syn_probe|test_pt_rev
Complete: Logic Synthesis on example_proj_syn_probe|test_pt_rev
Copied /remote/in01home10/nishar/reduce/syn_probe/test_pt_rev/example_proj_syn_probe_test_pt.srr to /remote/in01home10/nishar/reduce/syn_probe/test_pt_rev/backup/example_proj_syn_probe_test_pt.srr
test_pt
log file: "/remote/in01home10/nishar/reduce/syn_probe/test_pt_bus_rev/example_proj_syn_probe_test_pt_bus.srr"
Running: test_pt_bus_rev in foreground

Running example_proj_syn_probe|test_pt_bus_rev

Running: compile (Compile) on example_proj_syn_probe|test_pt_bus_rev

Running: compile_flow (Compile Process) on example_proj_syn_probe|test_pt_bus_rev

Running: compiler (Compile Input) on example_proj_syn_probe|test_pt_bus_rev
Copied /remote/in01home10/nishar/reduce/syn_probe/test_pt_bus_rev/synwork/example_proj_syn_probe_test_pt_bus_comp.srs to /remote/in01home10/nishar/reduce/syn_probe/test_pt_bus_rev/example_proj_syn_probe_test_pt_bus.srs

compiler Completed
Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_probe|test_pt_bus_rev
Copied /remote/in01home10/nishar/reduce/syn_probe/test_pt_bus_rev/synwork/example_proj_syn_probe_test_pt_bus_comp.srs to /remote/in01home10/nishar/reduce/syn_probe/test_pt_bus_rev/synwork/example_proj_syn_probe_test_pt_bus_s.srs

multi_srs_gen Completed
Return Code: 0
Run Time:00h:00m:00s
Copied /remote/in01home10/nishar/reduce/syn_probe/test_pt_bus_rev/synwork/example_proj_syn_probe_test_pt_bus_mult.srs to /remote/in01home10/nishar/reduce/syn_probe/test_pt_bus_rev/example_proj_syn_probe_test_pt_bus.srs
Complete: Compile Process on example_proj_syn_probe|test_pt_bus_rev

Running: premap (Pre-mapping) on example_proj_syn_probe|test_pt_bus_rev
Copied /remote/in01home10/nishar/reduce/syn_probe/test_pt_bus_rev/example_proj_syn_probe_test_pt_bus.sap to /remote/in01home10/nishar/reduce/syn_probe/test_pt_bus_rev/synwork/example_proj_syn_probe_test_pt_bus_s.sap

premap Completed with warnings
Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on example_proj_syn_probe|test_pt_bus_rev

Running: map (Map) on example_proj_syn_probe|test_pt_bus_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_probe|test_pt_bus_rev
Copied /remote/in01home10/nishar/reduce/syn_probe/test_pt_bus_rev/synwork/example_proj_syn_probe_test_pt_bus_m.srm to /remote/in01home10/nishar/reduce/syn_probe/test_pt_bus_rev/example_proj_syn_probe_test_pt_bus.srm

fpga_mapper Completed with warnings
Return Code: 1
Run Time:00h:00m:02s
Complete: Map on example_proj_syn_probe|test_pt_bus_rev
Complete: Logic Synthesis on example_proj_syn_probe|test_pt_bus_rev
Copied /remote/in01home10/nishar/reduce/syn_probe/test_pt_bus_rev/example_proj_syn_probe_test_pt_bus.srr to /remote/in01home10/nishar/reduce/syn_probe/test_pt_bus_rev/backup/example_proj_syn_probe_test_pt_bus.srr
test_pt_bus
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.


#######################################


creating the project for "syn_direct_reset" with the values "default 0 1" in the folder "/remote/in01home10/nishar/reduce"
used Technology : gowin


#########################################


auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
log file: "/remote/in01home10/nishar/reduce/syn_direct_reset/default_rev/example_proj_syn_direct_reset_default.srr"
Running: default_rev in foreground

Running example_proj_syn_direct_reset|default_rev

Running: compile (Compile) on example_proj_syn_direct_reset|default_rev

Running: compile_flow (Compile Process) on example_proj_syn_direct_reset|default_rev

Running: compiler (Compile Input) on example_proj_syn_direct_reset|default_rev
Copied /remote/in01home10/nishar/reduce/syn_direct_reset/default_rev/synwork/example_proj_syn_direct_reset_default_comp.srs to /remote/in01home10/nishar/reduce/syn_direct_reset/default_rev/example_proj_syn_direct_reset_default.srs

compiler Completed
Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_direct_reset|default_rev
Copied /remote/in01home10/nishar/reduce/syn_direct_reset/default_rev/synwork/example_proj_syn_direct_reset_default_comp.srs to /remote/in01home10/nishar/reduce/syn_direct_reset/default_rev/synwork/example_proj_syn_direct_reset_default_s.srs

multi_srs_gen Completed
Return Code: 0
Run Time:00h:00m:00s
Copied /remote/in01home10/nishar/reduce/syn_direct_reset/default_rev/synwork/example_proj_syn_direct_reset_default_mult.srs to /remote/in01home10/nishar/reduce/syn_direct_reset/default_rev/example_proj_syn_direct_reset_default.srs
Complete: Compile Process on example_proj_syn_direct_reset|default_rev

Running: premap (Pre-mapping) on example_proj_syn_direct_reset|default_rev
Copied /remote/in01home10/nishar/reduce/syn_direct_reset/default_rev/example_proj_syn_direct_reset_default.sap to /remote/in01home10/nishar/reduce/syn_direct_reset/default_rev/synwork/example_proj_syn_direct_reset_default_s.sap

premap Completed with warnings
Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on example_proj_syn_direct_reset|default_rev

Running: map (Map) on example_proj_syn_direct_reset|default_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_direct_reset|default_rev
Copied /remote/in01home10/nishar/reduce/syn_direct_reset/default_rev/synwork/example_proj_syn_direct_reset_default_m.srm to /remote/in01home10/nishar/reduce/syn_direct_reset/default_rev/example_proj_syn_direct_reset_default.srm

fpga_mapper Completed with warnings
Return Code: 1
Run Time:00h:00m:02s
Complete: Map on example_proj_syn_direct_reset|default_rev
Complete: Logic Synthesis on example_proj_syn_direct_reset|default_rev
Copied /remote/in01home10/nishar/reduce/syn_direct_reset/default_rev/example_proj_syn_direct_reset_default.srr to /remote/in01home10/nishar/reduce/syn_direct_reset/default_rev/backup/example_proj_syn_direct_reset_default.srr
direct_reset_example
clk
log file: "/remote/in01home10/nishar/reduce/syn_direct_reset/default_rev/example_proj_syn_direct_reset_default.srr"
Running: default_rev in foreground

Running example_proj_syn_direct_reset|default_rev

Running: compile (Compile) on example_proj_syn_direct_reset|default_rev

Running: compile_flow (Compile Process) on example_proj_syn_direct_reset|default_rev

Running: compiler (Compile Input) on example_proj_syn_direct_reset|default_rev

compiler Completed
Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_direct_reset|default_rev
Copied /remote/in01home10/nishar/reduce/syn_direct_reset/default_rev/synwork/example_proj_syn_direct_reset_default_comp.srs to /remote/in01home10/nishar/reduce/syn_direct_reset/default_rev/synwork/example_proj_syn_direct_reset_default_s.srs
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on example_proj_syn_direct_reset|default_rev

Running: premap (Pre-mapping) on example_proj_syn_direct_reset|default_rev
Up-To-Date: premap. No run necessary
Copied /remote/in01home10/nishar/reduce/syn_direct_reset/default_rev/example_proj_syn_direct_reset_default.sap to /remote/in01home10/nishar/reduce/syn_direct_reset/default_rev/synwork/example_proj_syn_direct_reset_default_s.sap
Copied /remote/in01home10/nishar/reduce/syn_direct_reset/default_rev/example_proj_syn_direct_reset_default.fse to /remote/in01home10/nishar/reduce/syn_direct_reset/default_rev/synwork/example_proj_syn_direct_reset_default_s.fse
Complete: Compile on example_proj_syn_direct_reset|default_rev

Running: map (Map) on example_proj_syn_direct_reset|default_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_direct_reset|default_rev
Up-To-Date: fpga_mapper. No run necessary
Complete: Map on example_proj_syn_direct_reset|default_rev
Complete: Logic Synthesis on example_proj_syn_direct_reset|default_rev
default
log file: "/remote/in01home10/nishar/reduce/syn_direct_reset/0_rev/example_proj_syn_direct_reset_0.srr"
Running: 0_rev in foreground

Running example_proj_syn_direct_reset|0_rev

Running: compile (Compile) on example_proj_syn_direct_reset|0_rev

Running: compile_flow (Compile Process) on example_proj_syn_direct_reset|0_rev

Running: compiler (Compile Input) on example_proj_syn_direct_reset|0_rev
Copied /remote/in01home10/nishar/reduce/syn_direct_reset/0_rev/synwork/example_proj_syn_direct_reset_0_comp.srs to /remote/in01home10/nishar/reduce/syn_direct_reset/0_rev/example_proj_syn_direct_reset_0.srs

compiler Completed
Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_direct_reset|0_rev
Copied /remote/in01home10/nishar/reduce/syn_direct_reset/0_rev/synwork/example_proj_syn_direct_reset_0_comp.srs to /remote/in01home10/nishar/reduce/syn_direct_reset/0_rev/synwork/example_proj_syn_direct_reset_0_s.srs

multi_srs_gen Completed
Return Code: 0
Run Time:00h:00m:01s
Copied /remote/in01home10/nishar/reduce/syn_direct_reset/0_rev/synwork/example_proj_syn_direct_reset_0_mult.srs to /remote/in01home10/nishar/reduce/syn_direct_reset/0_rev/example_proj_syn_direct_reset_0.srs
Complete: Compile Process on example_proj_syn_direct_reset|0_rev

Running: premap (Pre-mapping) on example_proj_syn_direct_reset|0_rev
Copied /remote/in01home10/nishar/reduce/syn_direct_reset/0_rev/example_proj_syn_direct_reset_0.sap to /remote/in01home10/nishar/reduce/syn_direct_reset/0_rev/synwork/example_proj_syn_direct_reset_0_s.sap

premap Completed
Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on example_proj_syn_direct_reset|0_rev

Running: map (Map) on example_proj_syn_direct_reset|0_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_direct_reset|0_rev
Copied /remote/in01home10/nishar/reduce/syn_direct_reset/0_rev/synwork/example_proj_syn_direct_reset_0_m.srm to /remote/in01home10/nishar/reduce/syn_direct_reset/0_rev/example_proj_syn_direct_reset_0.srm

fpga_mapper Completed
Return Code: 0
Run Time:00h:00m:01s
Complete: Map on example_proj_syn_direct_reset|0_rev
Complete: Logic Synthesis on example_proj_syn_direct_reset|0_rev
Copied /remote/in01home10/nishar/reduce/syn_direct_reset/0_rev/example_proj_syn_direct_reset_0.srr to /remote/in01home10/nishar/reduce/syn_direct_reset/0_rev/backup/example_proj_syn_direct_reset_0.srr
0
log file: "/remote/in01home10/nishar/reduce/syn_direct_reset/1_rev/example_proj_syn_direct_reset_1.srr"
Running: 1_rev in foreground

Running example_proj_syn_direct_reset|1_rev

Running: compile (Compile) on example_proj_syn_direct_reset|1_rev

Running: compile_flow (Compile Process) on example_proj_syn_direct_reset|1_rev

Running: compiler (Compile Input) on example_proj_syn_direct_reset|1_rev
Copied /remote/in01home10/nishar/reduce/syn_direct_reset/1_rev/synwork/example_proj_syn_direct_reset_1_comp.srs to /remote/in01home10/nishar/reduce/syn_direct_reset/1_rev/example_proj_syn_direct_reset_1.srs

compiler Completed
Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_direct_reset|1_rev
Copied /remote/in01home10/nishar/reduce/syn_direct_reset/1_rev/synwork/example_proj_syn_direct_reset_1_comp.srs to /remote/in01home10/nishar/reduce/syn_direct_reset/1_rev/synwork/example_proj_syn_direct_reset_1_s.srs

multi_srs_gen Completed
Return Code: 0
Run Time:00h:00m:00s
Copied /remote/in01home10/nishar/reduce/syn_direct_reset/1_rev/synwork/example_proj_syn_direct_reset_1_mult.srs to /remote/in01home10/nishar/reduce/syn_direct_reset/1_rev/example_proj_syn_direct_reset_1.srs
Complete: Compile Process on example_proj_syn_direct_reset|1_rev

Running: premap (Pre-mapping) on example_proj_syn_direct_reset|1_rev
Copied /remote/in01home10/nishar/reduce/syn_direct_reset/1_rev/example_proj_syn_direct_reset_1.sap to /remote/in01home10/nishar/reduce/syn_direct_reset/1_rev/synwork/example_proj_syn_direct_reset_1_s.sap

premap Completed
Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on example_proj_syn_direct_reset|1_rev

Running: map (Map) on example_proj_syn_direct_reset|1_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_direct_reset|1_rev
Copied /remote/in01home10/nishar/reduce/syn_direct_reset/1_rev/synwork/example_proj_syn_direct_reset_1_m.srm to /remote/in01home10/nishar/reduce/syn_direct_reset/1_rev/example_proj_syn_direct_reset_1.srm

fpga_mapper Completed
Return Code: 0
Run Time:00h:00m:01s
Complete: Map on example_proj_syn_direct_reset|1_rev
Complete: Logic Synthesis on example_proj_syn_direct_reset|1_rev
Copied /remote/in01home10/nishar/reduce/syn_direct_reset/1_rev/example_proj_syn_direct_reset_1.srr to /remote/in01home10/nishar/reduce/syn_direct_reset/1_rev/backup/example_proj_syn_direct_reset_1.srr
1
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.


#######################################


creating the project for "syn_direct_set" with the values "default 0 1" in the folder "/remote/in01home10/nishar/reduce"
used Technology : gowin


#########################################


auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
log file: "/remote/in01home10/nishar/reduce/syn_direct_set/default_rev/example_proj_syn_direct_set_default.srr"
Running: default_rev in foreground

Running example_proj_syn_direct_set|default_rev

Running: compile (Compile) on example_proj_syn_direct_set|default_rev

Running: compile_flow (Compile Process) on example_proj_syn_direct_set|default_rev

Running: compiler (Compile Input) on example_proj_syn_direct_set|default_rev
Copied /remote/in01home10/nishar/reduce/syn_direct_set/default_rev/synwork/example_proj_syn_direct_set_default_comp.srs to /remote/in01home10/nishar/reduce/syn_direct_set/default_rev/example_proj_syn_direct_set_default.srs

compiler Completed
Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_direct_set|default_rev
Copied /remote/in01home10/nishar/reduce/syn_direct_set/default_rev/synwork/example_proj_syn_direct_set_default_comp.srs to /remote/in01home10/nishar/reduce/syn_direct_set/default_rev/synwork/example_proj_syn_direct_set_default_s.srs

multi_srs_gen Completed
Return Code: 0
Run Time:00h:00m:00s
Copied /remote/in01home10/nishar/reduce/syn_direct_set/default_rev/synwork/example_proj_syn_direct_set_default_mult.srs to /remote/in01home10/nishar/reduce/syn_direct_set/default_rev/example_proj_syn_direct_set_default.srs
Complete: Compile Process on example_proj_syn_direct_set|default_rev

Running: premap (Pre-mapping) on example_proj_syn_direct_set|default_rev
Copied /remote/in01home10/nishar/reduce/syn_direct_set/default_rev/example_proj_syn_direct_set_default.sap to /remote/in01home10/nishar/reduce/syn_direct_set/default_rev/synwork/example_proj_syn_direct_set_default_s.sap

premap Completed with warnings
Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on example_proj_syn_direct_set|default_rev

Running: map (Map) on example_proj_syn_direct_set|default_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_direct_set|default_rev
Copied /remote/in01home10/nishar/reduce/syn_direct_set/default_rev/synwork/example_proj_syn_direct_set_default_m.srm to /remote/in01home10/nishar/reduce/syn_direct_set/default_rev/example_proj_syn_direct_set_default.srm

fpga_mapper Completed with warnings
Return Code: 1
Run Time:00h:00m:02s
Complete: Map on example_proj_syn_direct_set|default_rev
Complete: Logic Synthesis on example_proj_syn_direct_set|default_rev
Copied /remote/in01home10/nishar/reduce/syn_direct_set/default_rev/example_proj_syn_direct_set_default.srr to /remote/in01home10/nishar/reduce/syn_direct_set/default_rev/backup/example_proj_syn_direct_set_default.srr
direct_set_example
clk
log file: "/remote/in01home10/nishar/reduce/syn_direct_set/default_rev/example_proj_syn_direct_set_default.srr"
Running: default_rev in foreground

Running example_proj_syn_direct_set|default_rev

Running: compile (Compile) on example_proj_syn_direct_set|default_rev

Running: compile_flow (Compile Process) on example_proj_syn_direct_set|default_rev

Running: compiler (Compile Input) on example_proj_syn_direct_set|default_rev

compiler Completed
Return Code: 0
Run Time:00h:00m:00s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_direct_set|default_rev
Copied /remote/in01home10/nishar/reduce/syn_direct_set/default_rev/synwork/example_proj_syn_direct_set_default_comp.srs to /remote/in01home10/nishar/reduce/syn_direct_set/default_rev/synwork/example_proj_syn_direct_set_default_s.srs
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on example_proj_syn_direct_set|default_rev

Running: premap (Pre-mapping) on example_proj_syn_direct_set|default_rev
Up-To-Date: premap. No run necessary
Copied /remote/in01home10/nishar/reduce/syn_direct_set/default_rev/example_proj_syn_direct_set_default.sap to /remote/in01home10/nishar/reduce/syn_direct_set/default_rev/synwork/example_proj_syn_direct_set_default_s.sap
Copied /remote/in01home10/nishar/reduce/syn_direct_set/default_rev/example_proj_syn_direct_set_default.fse to /remote/in01home10/nishar/reduce/syn_direct_set/default_rev/synwork/example_proj_syn_direct_set_default_s.fse
Complete: Compile on example_proj_syn_direct_set|default_rev

Running: map (Map) on example_proj_syn_direct_set|default_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_direct_set|default_rev
Up-To-Date: fpga_mapper. No run necessary
Complete: Map on example_proj_syn_direct_set|default_rev
Complete: Logic Synthesis on example_proj_syn_direct_set|default_rev
default
log file: "/remote/in01home10/nishar/reduce/syn_direct_set/0_rev/example_proj_syn_direct_set_0.srr"
Running: 0_rev in foreground

Running example_proj_syn_direct_set|0_rev

Running: compile (Compile) on example_proj_syn_direct_set|0_rev

Running: compile_flow (Compile Process) on example_proj_syn_direct_set|0_rev

Running: compiler (Compile Input) on example_proj_syn_direct_set|0_rev
Copied /remote/in01home10/nishar/reduce/syn_direct_set/0_rev/synwork/example_proj_syn_direct_set_0_comp.srs to /remote/in01home10/nishar/reduce/syn_direct_set/0_rev/example_proj_syn_direct_set_0.srs

compiler Completed
Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_direct_set|0_rev
Copied /remote/in01home10/nishar/reduce/syn_direct_set/0_rev/synwork/example_proj_syn_direct_set_0_comp.srs to /remote/in01home10/nishar/reduce/syn_direct_set/0_rev/synwork/example_proj_syn_direct_set_0_s.srs

multi_srs_gen Completed
Return Code: 0
Run Time:00h:00m:00s
Copied /remote/in01home10/nishar/reduce/syn_direct_set/0_rev/synwork/example_proj_syn_direct_set_0_mult.srs to /remote/in01home10/nishar/reduce/syn_direct_set/0_rev/example_proj_syn_direct_set_0.srs
Complete: Compile Process on example_proj_syn_direct_set|0_rev

Running: premap (Pre-mapping) on example_proj_syn_direct_set|0_rev
Copied /remote/in01home10/nishar/reduce/syn_direct_set/0_rev/example_proj_syn_direct_set_0.sap to /remote/in01home10/nishar/reduce/syn_direct_set/0_rev/synwork/example_proj_syn_direct_set_0_s.sap

premap Completed
Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on example_proj_syn_direct_set|0_rev

Running: map (Map) on example_proj_syn_direct_set|0_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_direct_set|0_rev
Copied /remote/in01home10/nishar/reduce/syn_direct_set/0_rev/synwork/example_proj_syn_direct_set_0_m.srm to /remote/in01home10/nishar/reduce/syn_direct_set/0_rev/example_proj_syn_direct_set_0.srm

fpga_mapper Completed
Return Code: 0
Run Time:00h:00m:02s
Complete: Map on example_proj_syn_direct_set|0_rev
Complete: Logic Synthesis on example_proj_syn_direct_set|0_rev
Copied /remote/in01home10/nishar/reduce/syn_direct_set/0_rev/example_proj_syn_direct_set_0.srr to /remote/in01home10/nishar/reduce/syn_direct_set/0_rev/backup/example_proj_syn_direct_set_0.srr
0
log file: "/remote/in01home10/nishar/reduce/syn_direct_set/1_rev/example_proj_syn_direct_set_1.srr"
Running: 1_rev in foreground

Running example_proj_syn_direct_set|1_rev

Running: compile (Compile) on example_proj_syn_direct_set|1_rev

Running: compile_flow (Compile Process) on example_proj_syn_direct_set|1_rev

Running: compiler (Compile Input) on example_proj_syn_direct_set|1_rev
Copied /remote/in01home10/nishar/reduce/syn_direct_set/1_rev/synwork/example_proj_syn_direct_set_1_comp.srs to /remote/in01home10/nishar/reduce/syn_direct_set/1_rev/example_proj_syn_direct_set_1.srs

compiler Completed
Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_direct_set|1_rev
Copied /remote/in01home10/nishar/reduce/syn_direct_set/1_rev/synwork/example_proj_syn_direct_set_1_comp.srs to /remote/in01home10/nishar/reduce/syn_direct_set/1_rev/synwork/example_proj_syn_direct_set_1_s.srs

multi_srs_gen Completed
Return Code: 0
Run Time:00h:00m:00s
Copied /remote/in01home10/nishar/reduce/syn_direct_set/1_rev/synwork/example_proj_syn_direct_set_1_mult.srs to /remote/in01home10/nishar/reduce/syn_direct_set/1_rev/example_proj_syn_direct_set_1.srs
Complete: Compile Process on example_proj_syn_direct_set|1_rev

Running: premap (Pre-mapping) on example_proj_syn_direct_set|1_rev
Copied /remote/in01home10/nishar/reduce/syn_direct_set/1_rev/example_proj_syn_direct_set_1.sap to /remote/in01home10/nishar/reduce/syn_direct_set/1_rev/synwork/example_proj_syn_direct_set_1_s.sap

premap Completed
Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on example_proj_syn_direct_set|1_rev

Running: map (Map) on example_proj_syn_direct_set|1_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_direct_set|1_rev
Copied /remote/in01home10/nishar/reduce/syn_direct_set/1_rev/synwork/example_proj_syn_direct_set_1_m.srm to /remote/in01home10/nishar/reduce/syn_direct_set/1_rev/example_proj_syn_direct_set_1.srm

fpga_mapper Completed
Return Code: 0
Run Time:00h:00m:02s
Complete: Map on example_proj_syn_direct_set|1_rev
Complete: Logic Synthesis on example_proj_syn_direct_set|1_rev
Copied /remote/in01home10/nishar/reduce/syn_direct_set/1_rev/example_proj_syn_direct_set_1.srr to /remote/in01home10/nishar/reduce/syn_direct_set/1_rev/backup/example_proj_syn_direct_set_1.srr
1
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
exit status=0
License checkin: synplifypro
