# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../minized_vhdl_no_clk.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../minized_vhdl_no_clk.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../minized_vhdl_no_clk.srcs/sources_1/bd/design_1/ipshared/1313/hdl" --include "C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../minized_vhdl_no_clk.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../minized_vhdl_no_clk.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
