{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702064606422 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702064606422 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  8 21:43:26 2023 " "Processing started: Fri Dec  8 21:43:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702064606422 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702064606422 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Synth_Test -c Synth_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off Synth_Test -c Synth_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702064606423 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702064606773 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702064606773 ""}
{ "Error" "EVRFX_VERI_BLOCK_ID_REQUIRED" "CarryLookAheadAdder2.v(24) " "Verilog HDL error at CarryLookAheadAdder2.v(24): this block requires a name" {  } { { "CarryLookAheadAdder2.v" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/VLSI/VLSI_Project/CarryLookAheadAdder2.v" 24 0 0 } }  } 0 10644 "Verilog HDL error at %1!s!: this block requires a name" 0 0 "Analysis & Synthesis" 0 -1 1702064611656 ""}
{ "Error" "EVRFX_VERI_BLOCK_ID_REQUIRED" "CarryLookAheadAdder2.v(30) " "Verilog HDL error at CarryLookAheadAdder2.v(30): this block requires a name" {  } { { "CarryLookAheadAdder2.v" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/VLSI/VLSI_Project/CarryLookAheadAdder2.v" 30 0 0 } }  } 0 10644 "Verilog HDL error at %1!s!: this block requires a name" 0 0 "Analysis & Synthesis" 0 -1 1702064611657 ""}
{ "Error" "EVRFX_VERI_BLOCK_ID_REQUIRED" "CarryLookAheadAdder2.v(21) " "Verilog HDL error at CarryLookAheadAdder2.v(21): this block requires a name" {  } { { "CarryLookAheadAdder2.v" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/VLSI/VLSI_Project/CarryLookAheadAdder2.v" 21 0 0 } }  } 0 10644 "Verilog HDL error at %1!s!: this block requires a name" 0 0 "Analysis & Synthesis" 0 -1 1702064611657 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "CarryLookAheadAdder2 CarryLookAheadAdder2.v(1) " "Ignored design unit \"CarryLookAheadAdder2\" at CarryLookAheadAdder2.v(1) due to previous errors" {  } { { "CarryLookAheadAdder2.v" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/VLSI/VLSI_Project/CarryLookAheadAdder2.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1702064611657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carrylookaheadadder2.v 0 0 " "Found 0 design units, including 0 entities, in source file carrylookaheadadder2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702064611658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synth_test.v 2 2 " "Found 2 design units, including 2 entities, in source file synth_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 Synth_Test " "Found entity 1: Synth_Test" {  } { { "Synth_Test.v" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/VLSI/VLSI_Project/Synth_Test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702064611660 ""} { "Info" "ISGN_ENTITY_NAME" "2 CarryByPassAdder_4Bit " "Found entity 2: CarryByPassAdder_4Bit" {  } { { "Synth_Test.v" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/VLSI/VLSI_Project/Synth_Test.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702064611660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702064611660 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702064611730 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec  8 21:43:31 2023 " "Processing ended: Fri Dec  8 21:43:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702064611730 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702064611730 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702064611730 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702064611730 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702064612316 ""}
