###############################################################################
# Created by write_sdc
# Sun Dec 28 22:21:35 2025
###############################################################################
current_design top
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name clk -period 20.0000 [get_ports {clk}]
set_clock_transition 0.1500 [get_clocks {clk}]
set_clock_uncertainty 0.2500 clk
set_propagated_clock [get_clocks {clk}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {Instr[0]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {Instr[10]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {Instr[11]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {Instr[12]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {Instr[13]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {Instr[14]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {Instr[15]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {Instr[16]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {Instr[17]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {Instr[18]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {Instr[19]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {Instr[1]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {Instr[20]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {Instr[21]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {Instr[22]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {Instr[23]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {Instr[24]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {Instr[25]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {Instr[26]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {Instr[27]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {Instr[28]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {Instr[29]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {Instr[2]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {Instr[30]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {Instr[31]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {Instr[3]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {Instr[4]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {Instr[5]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {Instr[6]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {Instr[7]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {Instr[8]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {Instr[9]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {ReadData[0]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {ReadData[10]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {ReadData[11]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {ReadData[12]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {ReadData[13]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {ReadData[14]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {ReadData[15]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {ReadData[16]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {ReadData[17]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {ReadData[18]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {ReadData[19]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {ReadData[1]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {ReadData[20]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {ReadData[21]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {ReadData[22]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {ReadData[23]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {ReadData[24]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {ReadData[25]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {ReadData[26]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {ReadData[27]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {ReadData[28]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {ReadData[29]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {ReadData[2]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {ReadData[30]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {ReadData[31]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {ReadData[3]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {ReadData[4]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {ReadData[5]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {ReadData[6]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {ReadData[7]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {ReadData[8]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {ReadData[9]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {reset}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {DataAdr[0]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {DataAdr[10]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {DataAdr[11]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {DataAdr[12]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {DataAdr[13]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {DataAdr[14]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {DataAdr[15]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {DataAdr[16]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {DataAdr[17]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {DataAdr[18]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {DataAdr[19]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {DataAdr[1]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {DataAdr[20]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {DataAdr[21]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {DataAdr[22]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {DataAdr[23]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {DataAdr[24]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {DataAdr[25]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {DataAdr[26]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {DataAdr[27]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {DataAdr[28]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {DataAdr[29]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {DataAdr[2]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {DataAdr[30]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {DataAdr[31]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {DataAdr[3]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {DataAdr[4]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {DataAdr[5]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {DataAdr[6]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {DataAdr[7]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {DataAdr[8]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {DataAdr[9]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {MemWrite}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {PC[0]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {PC[10]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {PC[11]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {PC[12]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {PC[13]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {PC[14]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {PC[15]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {PC[16]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {PC[17]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {PC[18]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {PC[19]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {PC[1]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {PC[20]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {PC[21]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {PC[22]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {PC[23]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {PC[24]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {PC[25]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {PC[26]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {PC[27]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {PC[28]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {PC[29]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {PC[2]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {PC[30]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {PC[31]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {PC[3]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {PC[4]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {PC[5]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {PC[6]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {PC[7]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {PC[8]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {PC[9]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {WriteData[0]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {WriteData[10]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {WriteData[11]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {WriteData[12]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {WriteData[13]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {WriteData[14]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {WriteData[15]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {WriteData[16]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {WriteData[17]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {WriteData[18]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {WriteData[19]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {WriteData[1]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {WriteData[20]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {WriteData[21]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {WriteData[22]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {WriteData[23]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {WriteData[24]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {WriteData[25]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {WriteData[26]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {WriteData[27]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {WriteData[28]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {WriteData[29]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {WriteData[2]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {WriteData[30]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {WriteData[31]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {WriteData[3]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {WriteData[4]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {WriteData[5]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {WriteData[6]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {WriteData[7]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {WriteData[8]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {WriteData[9]}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {MemWrite}]
set_load -pin_load 0.0334 [get_ports {DataAdr[31]}]
set_load -pin_load 0.0334 [get_ports {DataAdr[30]}]
set_load -pin_load 0.0334 [get_ports {DataAdr[29]}]
set_load -pin_load 0.0334 [get_ports {DataAdr[28]}]
set_load -pin_load 0.0334 [get_ports {DataAdr[27]}]
set_load -pin_load 0.0334 [get_ports {DataAdr[26]}]
set_load -pin_load 0.0334 [get_ports {DataAdr[25]}]
set_load -pin_load 0.0334 [get_ports {DataAdr[24]}]
set_load -pin_load 0.0334 [get_ports {DataAdr[23]}]
set_load -pin_load 0.0334 [get_ports {DataAdr[22]}]
set_load -pin_load 0.0334 [get_ports {DataAdr[21]}]
set_load -pin_load 0.0334 [get_ports {DataAdr[20]}]
set_load -pin_load 0.0334 [get_ports {DataAdr[19]}]
set_load -pin_load 0.0334 [get_ports {DataAdr[18]}]
set_load -pin_load 0.0334 [get_ports {DataAdr[17]}]
set_load -pin_load 0.0334 [get_ports {DataAdr[16]}]
set_load -pin_load 0.0334 [get_ports {DataAdr[15]}]
set_load -pin_load 0.0334 [get_ports {DataAdr[14]}]
set_load -pin_load 0.0334 [get_ports {DataAdr[13]}]
set_load -pin_load 0.0334 [get_ports {DataAdr[12]}]
set_load -pin_load 0.0334 [get_ports {DataAdr[11]}]
set_load -pin_load 0.0334 [get_ports {DataAdr[10]}]
set_load -pin_load 0.0334 [get_ports {DataAdr[9]}]
set_load -pin_load 0.0334 [get_ports {DataAdr[8]}]
set_load -pin_load 0.0334 [get_ports {DataAdr[7]}]
set_load -pin_load 0.0334 [get_ports {DataAdr[6]}]
set_load -pin_load 0.0334 [get_ports {DataAdr[5]}]
set_load -pin_load 0.0334 [get_ports {DataAdr[4]}]
set_load -pin_load 0.0334 [get_ports {DataAdr[3]}]
set_load -pin_load 0.0334 [get_ports {DataAdr[2]}]
set_load -pin_load 0.0334 [get_ports {DataAdr[1]}]
set_load -pin_load 0.0334 [get_ports {DataAdr[0]}]
set_load -pin_load 0.0334 [get_ports {PC[31]}]
set_load -pin_load 0.0334 [get_ports {PC[30]}]
set_load -pin_load 0.0334 [get_ports {PC[29]}]
set_load -pin_load 0.0334 [get_ports {PC[28]}]
set_load -pin_load 0.0334 [get_ports {PC[27]}]
set_load -pin_load 0.0334 [get_ports {PC[26]}]
set_load -pin_load 0.0334 [get_ports {PC[25]}]
set_load -pin_load 0.0334 [get_ports {PC[24]}]
set_load -pin_load 0.0334 [get_ports {PC[23]}]
set_load -pin_load 0.0334 [get_ports {PC[22]}]
set_load -pin_load 0.0334 [get_ports {PC[21]}]
set_load -pin_load 0.0334 [get_ports {PC[20]}]
set_load -pin_load 0.0334 [get_ports {PC[19]}]
set_load -pin_load 0.0334 [get_ports {PC[18]}]
set_load -pin_load 0.0334 [get_ports {PC[17]}]
set_load -pin_load 0.0334 [get_ports {PC[16]}]
set_load -pin_load 0.0334 [get_ports {PC[15]}]
set_load -pin_load 0.0334 [get_ports {PC[14]}]
set_load -pin_load 0.0334 [get_ports {PC[13]}]
set_load -pin_load 0.0334 [get_ports {PC[12]}]
set_load -pin_load 0.0334 [get_ports {PC[11]}]
set_load -pin_load 0.0334 [get_ports {PC[10]}]
set_load -pin_load 0.0334 [get_ports {PC[9]}]
set_load -pin_load 0.0334 [get_ports {PC[8]}]
set_load -pin_load 0.0334 [get_ports {PC[7]}]
set_load -pin_load 0.0334 [get_ports {PC[6]}]
set_load -pin_load 0.0334 [get_ports {PC[5]}]
set_load -pin_load 0.0334 [get_ports {PC[4]}]
set_load -pin_load 0.0334 [get_ports {PC[3]}]
set_load -pin_load 0.0334 [get_ports {PC[2]}]
set_load -pin_load 0.0334 [get_ports {PC[1]}]
set_load -pin_load 0.0334 [get_ports {PC[0]}]
set_load -pin_load 0.0334 [get_ports {WriteData[31]}]
set_load -pin_load 0.0334 [get_ports {WriteData[30]}]
set_load -pin_load 0.0334 [get_ports {WriteData[29]}]
set_load -pin_load 0.0334 [get_ports {WriteData[28]}]
set_load -pin_load 0.0334 [get_ports {WriteData[27]}]
set_load -pin_load 0.0334 [get_ports {WriteData[26]}]
set_load -pin_load 0.0334 [get_ports {WriteData[25]}]
set_load -pin_load 0.0334 [get_ports {WriteData[24]}]
set_load -pin_load 0.0334 [get_ports {WriteData[23]}]
set_load -pin_load 0.0334 [get_ports {WriteData[22]}]
set_load -pin_load 0.0334 [get_ports {WriteData[21]}]
set_load -pin_load 0.0334 [get_ports {WriteData[20]}]
set_load -pin_load 0.0334 [get_ports {WriteData[19]}]
set_load -pin_load 0.0334 [get_ports {WriteData[18]}]
set_load -pin_load 0.0334 [get_ports {WriteData[17]}]
set_load -pin_load 0.0334 [get_ports {WriteData[16]}]
set_load -pin_load 0.0334 [get_ports {WriteData[15]}]
set_load -pin_load 0.0334 [get_ports {WriteData[14]}]
set_load -pin_load 0.0334 [get_ports {WriteData[13]}]
set_load -pin_load 0.0334 [get_ports {WriteData[12]}]
set_load -pin_load 0.0334 [get_ports {WriteData[11]}]
set_load -pin_load 0.0334 [get_ports {WriteData[10]}]
set_load -pin_load 0.0334 [get_ports {WriteData[9]}]
set_load -pin_load 0.0334 [get_ports {WriteData[8]}]
set_load -pin_load 0.0334 [get_ports {WriteData[7]}]
set_load -pin_load 0.0334 [get_ports {WriteData[6]}]
set_load -pin_load 0.0334 [get_ports {WriteData[5]}]
set_load -pin_load 0.0334 [get_ports {WriteData[4]}]
set_load -pin_load 0.0334 [get_ports {WriteData[3]}]
set_load -pin_load 0.0334 [get_ports {WriteData[2]}]
set_load -pin_load 0.0334 [get_ports {WriteData[1]}]
set_load -pin_load 0.0334 [get_ports {WriteData[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {clk}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {reset}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Instr[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Instr[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Instr[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Instr[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Instr[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Instr[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Instr[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Instr[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Instr[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Instr[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Instr[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Instr[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Instr[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Instr[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Instr[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Instr[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Instr[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Instr[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Instr[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Instr[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Instr[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Instr[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Instr[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Instr[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Instr[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Instr[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Instr[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Instr[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Instr[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Instr[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Instr[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Instr[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {ReadData[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {ReadData[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {ReadData[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {ReadData[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {ReadData[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {ReadData[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {ReadData[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {ReadData[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {ReadData[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {ReadData[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {ReadData[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {ReadData[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {ReadData[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {ReadData[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {ReadData[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {ReadData[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {ReadData[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {ReadData[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {ReadData[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {ReadData[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {ReadData[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {ReadData[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {ReadData[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {ReadData[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {ReadData[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {ReadData[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {ReadData[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {ReadData[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {ReadData[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {ReadData[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {ReadData[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {ReadData[0]}]
set_timing_derate -early 0.9500
set_timing_derate -late 1.0500
###############################################################################
# Design Rules
###############################################################################
set_max_transition 0.7500 [current_design]
set_max_fanout 10.0000 [current_design]
