
GPT5p2r4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000177ec  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  080179bc  080179bc  000189bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08017a6c  08017a6c  0001c000  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08017a6c  08017a6c  00018a6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08017a74  08017a74  0001c000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08017a74  08017a74  00018a74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08017a78  08017a78  00018a78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000b4  20012000  08017a7c  00019000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  200120b4  08017b30  000190b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20012154  08017bd0  00019154  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .RamData      00002000  20010000  20010000  0001a000  2**5
                  CONTENTS, ALLOC, LOAD, DATA
 12 .bss          00009b24  200121f4  08017c70  000191f4  2**2
                  ALLOC
 13 ._user_heap_stack 00000600  20000000  20000000  0001a000  2**0
                  ALLOC
 14 .ARM.attributes 00000030  00000000  00000000  0001c000  2**0
                  CONTENTS, READONLY
 15 .debug_info   00042d15  00000000  00000000  0001c030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00008e67  00000000  00000000  0005ed45  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00003730  00000000  00000000  00067bb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00002aa8  00000000  00000000  0006b2e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  000376b9  00000000  00000000  0006dd88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   00045cd1  00000000  00000000  000a5441  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    0012daa7  00000000  00000000  000eb112  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000043  00000000  00000000  00218bb9  2**0
                  CONTENTS, READONLY
 23 .debug_frame  0000edc4  00000000  00000000  00218bfc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 00000091  00000000  00000000  002279c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200121f4 	.word	0x200121f4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080179a4 	.word	0x080179a4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200121f8 	.word	0x200121f8
 800020c:	080179a4 	.word	0x080179a4

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000220:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000224:	f000 b988 	b.w	8000538 <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9d08      	ldr	r5, [sp, #32]
 8000246:	468e      	mov	lr, r1
 8000248:	4604      	mov	r4, r0
 800024a:	4688      	mov	r8, r1
 800024c:	2b00      	cmp	r3, #0
 800024e:	d14a      	bne.n	80002e6 <__udivmoddi4+0xa6>
 8000250:	428a      	cmp	r2, r1
 8000252:	4617      	mov	r7, r2
 8000254:	d962      	bls.n	800031c <__udivmoddi4+0xdc>
 8000256:	fab2 f682 	clz	r6, r2
 800025a:	b14e      	cbz	r6, 8000270 <__udivmoddi4+0x30>
 800025c:	f1c6 0320 	rsb	r3, r6, #32
 8000260:	fa01 f806 	lsl.w	r8, r1, r6
 8000264:	fa20 f303 	lsr.w	r3, r0, r3
 8000268:	40b7      	lsls	r7, r6
 800026a:	ea43 0808 	orr.w	r8, r3, r8
 800026e:	40b4      	lsls	r4, r6
 8000270:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000274:	fa1f fc87 	uxth.w	ip, r7
 8000278:	fbb8 f1fe 	udiv	r1, r8, lr
 800027c:	0c23      	lsrs	r3, r4, #16
 800027e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000282:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000286:	fb01 f20c 	mul.w	r2, r1, ip
 800028a:	429a      	cmp	r2, r3
 800028c:	d909      	bls.n	80002a2 <__udivmoddi4+0x62>
 800028e:	18fb      	adds	r3, r7, r3
 8000290:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000294:	f080 80ea 	bcs.w	800046c <__udivmoddi4+0x22c>
 8000298:	429a      	cmp	r2, r3
 800029a:	f240 80e7 	bls.w	800046c <__udivmoddi4+0x22c>
 800029e:	3902      	subs	r1, #2
 80002a0:	443b      	add	r3, r7
 80002a2:	1a9a      	subs	r2, r3, r2
 80002a4:	b2a3      	uxth	r3, r4
 80002a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002b2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002b6:	459c      	cmp	ip, r3
 80002b8:	d909      	bls.n	80002ce <__udivmoddi4+0x8e>
 80002ba:	18fb      	adds	r3, r7, r3
 80002bc:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80002c0:	f080 80d6 	bcs.w	8000470 <__udivmoddi4+0x230>
 80002c4:	459c      	cmp	ip, r3
 80002c6:	f240 80d3 	bls.w	8000470 <__udivmoddi4+0x230>
 80002ca:	443b      	add	r3, r7
 80002cc:	3802      	subs	r0, #2
 80002ce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002d2:	eba3 030c 	sub.w	r3, r3, ip
 80002d6:	2100      	movs	r1, #0
 80002d8:	b11d      	cbz	r5, 80002e2 <__udivmoddi4+0xa2>
 80002da:	40f3      	lsrs	r3, r6
 80002dc:	2200      	movs	r2, #0
 80002de:	e9c5 3200 	strd	r3, r2, [r5]
 80002e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d905      	bls.n	80002f6 <__udivmoddi4+0xb6>
 80002ea:	b10d      	cbz	r5, 80002f0 <__udivmoddi4+0xb0>
 80002ec:	e9c5 0100 	strd	r0, r1, [r5]
 80002f0:	2100      	movs	r1, #0
 80002f2:	4608      	mov	r0, r1
 80002f4:	e7f5      	b.n	80002e2 <__udivmoddi4+0xa2>
 80002f6:	fab3 f183 	clz	r1, r3
 80002fa:	2900      	cmp	r1, #0
 80002fc:	d146      	bne.n	800038c <__udivmoddi4+0x14c>
 80002fe:	4573      	cmp	r3, lr
 8000300:	d302      	bcc.n	8000308 <__udivmoddi4+0xc8>
 8000302:	4282      	cmp	r2, r0
 8000304:	f200 8105 	bhi.w	8000512 <__udivmoddi4+0x2d2>
 8000308:	1a84      	subs	r4, r0, r2
 800030a:	eb6e 0203 	sbc.w	r2, lr, r3
 800030e:	2001      	movs	r0, #1
 8000310:	4690      	mov	r8, r2
 8000312:	2d00      	cmp	r5, #0
 8000314:	d0e5      	beq.n	80002e2 <__udivmoddi4+0xa2>
 8000316:	e9c5 4800 	strd	r4, r8, [r5]
 800031a:	e7e2      	b.n	80002e2 <__udivmoddi4+0xa2>
 800031c:	2a00      	cmp	r2, #0
 800031e:	f000 8090 	beq.w	8000442 <__udivmoddi4+0x202>
 8000322:	fab2 f682 	clz	r6, r2
 8000326:	2e00      	cmp	r6, #0
 8000328:	f040 80a4 	bne.w	8000474 <__udivmoddi4+0x234>
 800032c:	1a8a      	subs	r2, r1, r2
 800032e:	0c03      	lsrs	r3, r0, #16
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	b280      	uxth	r0, r0
 8000336:	b2bc      	uxth	r4, r7
 8000338:	2101      	movs	r1, #1
 800033a:	fbb2 fcfe 	udiv	ip, r2, lr
 800033e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000342:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000346:	fb04 f20c 	mul.w	r2, r4, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d907      	bls.n	800035e <__udivmoddi4+0x11e>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000354:	d202      	bcs.n	800035c <__udivmoddi4+0x11c>
 8000356:	429a      	cmp	r2, r3
 8000358:	f200 80e0 	bhi.w	800051c <__udivmoddi4+0x2dc>
 800035c:	46c4      	mov	ip, r8
 800035e:	1a9b      	subs	r3, r3, r2
 8000360:	fbb3 f2fe 	udiv	r2, r3, lr
 8000364:	fb0e 3312 	mls	r3, lr, r2, r3
 8000368:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800036c:	fb02 f404 	mul.w	r4, r2, r4
 8000370:	429c      	cmp	r4, r3
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0x144>
 8000374:	18fb      	adds	r3, r7, r3
 8000376:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0x142>
 800037c:	429c      	cmp	r4, r3
 800037e:	f200 80ca 	bhi.w	8000516 <__udivmoddi4+0x2d6>
 8000382:	4602      	mov	r2, r0
 8000384:	1b1b      	subs	r3, r3, r4
 8000386:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800038a:	e7a5      	b.n	80002d8 <__udivmoddi4+0x98>
 800038c:	f1c1 0620 	rsb	r6, r1, #32
 8000390:	408b      	lsls	r3, r1
 8000392:	fa22 f706 	lsr.w	r7, r2, r6
 8000396:	431f      	orrs	r7, r3
 8000398:	fa0e f401 	lsl.w	r4, lr, r1
 800039c:	fa20 f306 	lsr.w	r3, r0, r6
 80003a0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003a4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003a8:	4323      	orrs	r3, r4
 80003aa:	fa00 f801 	lsl.w	r8, r0, r1
 80003ae:	fa1f fc87 	uxth.w	ip, r7
 80003b2:	fbbe f0f9 	udiv	r0, lr, r9
 80003b6:	0c1c      	lsrs	r4, r3, #16
 80003b8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003bc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003c4:	45a6      	cmp	lr, r4
 80003c6:	fa02 f201 	lsl.w	r2, r2, r1
 80003ca:	d909      	bls.n	80003e0 <__udivmoddi4+0x1a0>
 80003cc:	193c      	adds	r4, r7, r4
 80003ce:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80003d2:	f080 809c 	bcs.w	800050e <__udivmoddi4+0x2ce>
 80003d6:	45a6      	cmp	lr, r4
 80003d8:	f240 8099 	bls.w	800050e <__udivmoddi4+0x2ce>
 80003dc:	3802      	subs	r0, #2
 80003de:	443c      	add	r4, r7
 80003e0:	eba4 040e 	sub.w	r4, r4, lr
 80003e4:	fa1f fe83 	uxth.w	lr, r3
 80003e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ec:	fb09 4413 	mls	r4, r9, r3, r4
 80003f0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003f4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003f8:	45a4      	cmp	ip, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x1ce>
 80003fc:	193c      	adds	r4, r7, r4
 80003fe:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000402:	f080 8082 	bcs.w	800050a <__udivmoddi4+0x2ca>
 8000406:	45a4      	cmp	ip, r4
 8000408:	d97f      	bls.n	800050a <__udivmoddi4+0x2ca>
 800040a:	3b02      	subs	r3, #2
 800040c:	443c      	add	r4, r7
 800040e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000412:	eba4 040c 	sub.w	r4, r4, ip
 8000416:	fba0 ec02 	umull	lr, ip, r0, r2
 800041a:	4564      	cmp	r4, ip
 800041c:	4673      	mov	r3, lr
 800041e:	46e1      	mov	r9, ip
 8000420:	d362      	bcc.n	80004e8 <__udivmoddi4+0x2a8>
 8000422:	d05f      	beq.n	80004e4 <__udivmoddi4+0x2a4>
 8000424:	b15d      	cbz	r5, 800043e <__udivmoddi4+0x1fe>
 8000426:	ebb8 0203 	subs.w	r2, r8, r3
 800042a:	eb64 0409 	sbc.w	r4, r4, r9
 800042e:	fa04 f606 	lsl.w	r6, r4, r6
 8000432:	fa22 f301 	lsr.w	r3, r2, r1
 8000436:	431e      	orrs	r6, r3
 8000438:	40cc      	lsrs	r4, r1
 800043a:	e9c5 6400 	strd	r6, r4, [r5]
 800043e:	2100      	movs	r1, #0
 8000440:	e74f      	b.n	80002e2 <__udivmoddi4+0xa2>
 8000442:	fbb1 fcf2 	udiv	ip, r1, r2
 8000446:	0c01      	lsrs	r1, r0, #16
 8000448:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800044c:	b280      	uxth	r0, r0
 800044e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000452:	463b      	mov	r3, r7
 8000454:	4638      	mov	r0, r7
 8000456:	463c      	mov	r4, r7
 8000458:	46b8      	mov	r8, r7
 800045a:	46be      	mov	lr, r7
 800045c:	2620      	movs	r6, #32
 800045e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000462:	eba2 0208 	sub.w	r2, r2, r8
 8000466:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800046a:	e766      	b.n	800033a <__udivmoddi4+0xfa>
 800046c:	4601      	mov	r1, r0
 800046e:	e718      	b.n	80002a2 <__udivmoddi4+0x62>
 8000470:	4610      	mov	r0, r2
 8000472:	e72c      	b.n	80002ce <__udivmoddi4+0x8e>
 8000474:	f1c6 0220 	rsb	r2, r6, #32
 8000478:	fa2e f302 	lsr.w	r3, lr, r2
 800047c:	40b7      	lsls	r7, r6
 800047e:	40b1      	lsls	r1, r6
 8000480:	fa20 f202 	lsr.w	r2, r0, r2
 8000484:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000488:	430a      	orrs	r2, r1
 800048a:	fbb3 f8fe 	udiv	r8, r3, lr
 800048e:	b2bc      	uxth	r4, r7
 8000490:	fb0e 3318 	mls	r3, lr, r8, r3
 8000494:	0c11      	lsrs	r1, r2, #16
 8000496:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049a:	fb08 f904 	mul.w	r9, r8, r4
 800049e:	40b0      	lsls	r0, r6
 80004a0:	4589      	cmp	r9, r1
 80004a2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004a6:	b280      	uxth	r0, r0
 80004a8:	d93e      	bls.n	8000528 <__udivmoddi4+0x2e8>
 80004aa:	1879      	adds	r1, r7, r1
 80004ac:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 80004b0:	d201      	bcs.n	80004b6 <__udivmoddi4+0x276>
 80004b2:	4589      	cmp	r9, r1
 80004b4:	d81f      	bhi.n	80004f6 <__udivmoddi4+0x2b6>
 80004b6:	eba1 0109 	sub.w	r1, r1, r9
 80004ba:	fbb1 f9fe 	udiv	r9, r1, lr
 80004be:	fb09 f804 	mul.w	r8, r9, r4
 80004c2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004c6:	b292      	uxth	r2, r2
 80004c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004cc:	4542      	cmp	r2, r8
 80004ce:	d229      	bcs.n	8000524 <__udivmoddi4+0x2e4>
 80004d0:	18ba      	adds	r2, r7, r2
 80004d2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80004d6:	d2c4      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004d8:	4542      	cmp	r2, r8
 80004da:	d2c2      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004dc:	f1a9 0102 	sub.w	r1, r9, #2
 80004e0:	443a      	add	r2, r7
 80004e2:	e7be      	b.n	8000462 <__udivmoddi4+0x222>
 80004e4:	45f0      	cmp	r8, lr
 80004e6:	d29d      	bcs.n	8000424 <__udivmoddi4+0x1e4>
 80004e8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ec:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f0:	3801      	subs	r0, #1
 80004f2:	46e1      	mov	r9, ip
 80004f4:	e796      	b.n	8000424 <__udivmoddi4+0x1e4>
 80004f6:	eba7 0909 	sub.w	r9, r7, r9
 80004fa:	4449      	add	r1, r9
 80004fc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000500:	fbb1 f9fe 	udiv	r9, r1, lr
 8000504:	fb09 f804 	mul.w	r8, r9, r4
 8000508:	e7db      	b.n	80004c2 <__udivmoddi4+0x282>
 800050a:	4673      	mov	r3, lr
 800050c:	e77f      	b.n	800040e <__udivmoddi4+0x1ce>
 800050e:	4650      	mov	r0, sl
 8000510:	e766      	b.n	80003e0 <__udivmoddi4+0x1a0>
 8000512:	4608      	mov	r0, r1
 8000514:	e6fd      	b.n	8000312 <__udivmoddi4+0xd2>
 8000516:	443b      	add	r3, r7
 8000518:	3a02      	subs	r2, #2
 800051a:	e733      	b.n	8000384 <__udivmoddi4+0x144>
 800051c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000520:	443b      	add	r3, r7
 8000522:	e71c      	b.n	800035e <__udivmoddi4+0x11e>
 8000524:	4649      	mov	r1, r9
 8000526:	e79c      	b.n	8000462 <__udivmoddi4+0x222>
 8000528:	eba1 0109 	sub.w	r1, r1, r9
 800052c:	46c4      	mov	ip, r8
 800052e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000532:	fb09 f804 	mul.w	r8, r9, r4
 8000536:	e7c4      	b.n	80004c2 <__udivmoddi4+0x282>

08000538 <__aeabi_idiv0>:
 8000538:	4770      	bx	lr
 800053a:	bf00      	nop

0800053c <vApplicationIdleHook>:
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);
void vApplicationMallocFailedHook(void);

/* USER CODE BEGIN 2 */
__weak void vApplicationIdleHook( void )
{
 800053c:	b480      	push	{r7}
 800053e:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 8000540:	bf00      	nop
 8000542:	46bd      	mov	sp, r7
 8000544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000548:	4770      	bx	lr

0800054a <vApplicationStackOverflowHook>:
/* USER CODE END 2 */

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 800054a:	b480      	push	{r7}
 800054c:	b083      	sub	sp, #12
 800054e:	af00      	add	r7, sp, #0
 8000550:	6078      	str	r0, [r7, #4]
 8000552:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 8000554:	bf00      	nop
 8000556:	370c      	adds	r7, #12
 8000558:	46bd      	mov	sp, r7
 800055a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055e:	4770      	bx	lr

08000560 <vApplicationMallocFailedHook>:
/* USER CODE END 4 */

/* USER CODE BEGIN 5 */
__weak void vApplicationMallocFailedHook(void)
{
 8000560:	b480      	push	{r7}
 8000562:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
}
 8000564:	bf00      	nop
 8000566:	46bd      	mov	sp, r7
 8000568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800056c:	4770      	bx	lr
	...

08000570 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000570:	b480      	push	{r7}
 8000572:	b085      	sub	sp, #20
 8000574:	af00      	add	r7, sp, #0
 8000576:	60f8      	str	r0, [r7, #12]
 8000578:	60b9      	str	r1, [r7, #8]
 800057a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800057c:	68fb      	ldr	r3, [r7, #12]
 800057e:	4a07      	ldr	r2, [pc, #28]	@ (800059c <vApplicationGetIdleTaskMemory+0x2c>)
 8000580:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000582:	68bb      	ldr	r3, [r7, #8]
 8000584:	4a06      	ldr	r2, [pc, #24]	@ (80005a0 <vApplicationGetIdleTaskMemory+0x30>)
 8000586:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800058e:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000590:	bf00      	nop
 8000592:	3714      	adds	r7, #20
 8000594:	46bd      	mov	sp, r7
 8000596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059a:	4770      	bx	lr
 800059c:	20012210 	.word	0x20012210
 80005a0:	20012268 	.word	0x20012268

080005a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005a4:	b5b0      	push	{r4, r5, r7, lr}
 80005a6:	b088      	sub	sp, #32
 80005a8:	af00      	add	r7, sp, #0

	  /* USER CODE BEGIN 1 */
	  //SCB_DisableDCache(); // <--- Add this.
	  User_MPU_Config(); // <--- Comment this out for this test.
 80005aa:	f001 fa45 	bl	8001a38 <User_MPU_Config>
  //MPU_Config();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005ae:	f004 fe13 	bl	80051d8 <HAL_Init>
  /* USER CODE Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005b2:	f000 f867 	bl	8000684 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80005b6:	f000 f8d7 	bl	8000768 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ba:	f001 f871 	bl	80016a0 <MX_GPIO_Init>
  MX_DMA_Init();
 80005be:	f000 fff9 	bl	80015b4 <MX_DMA_Init>
  MX_ADC3_Init();
 80005c2:	f000 f903 	bl	80007cc <MX_ADC3_Init>
  MX_CRC_Init();
 80005c6:	f000 f953 	bl	8000870 <MX_CRC_Init>
  MX_DCMI_Init();
 80005ca:	f000 f973 	bl	80008b4 <MX_DCMI_Init>
  MX_DMA2D_Init();
 80005ce:	f000 f9a5 	bl	800091c <MX_DMA2D_Init>
  MX_ETH_Init();
 80005d2:	f000 f9d5 	bl	8000980 <MX_ETH_Init>
  MX_FMC_Init();
 80005d6:	f001 f813 	bl	8001600 <MX_FMC_Init>
  MX_I2C1_Init();
 80005da:	f000 fa1f 	bl	8000a1c <MX_I2C1_Init>
  MX_I2C3_Init();
 80005de:	f000 fa5d 	bl	8000a9c <MX_I2C3_Init>
  MX_LTDC_Init();
 80005e2:	f000 fa9b 	bl	8000b1c <MX_LTDC_Init>
  MX_QUADSPI_Init();
 80005e6:	f000 fb1b 	bl	8000c20 <MX_QUADSPI_Init>
  MX_RTC_Init();
 80005ea:	f000 fb45 	bl	8000c78 <MX_RTC_Init>
  MX_SAI2_Init();
 80005ee:	f000 fbe7 	bl	8000dc0 <MX_SAI2_Init>
  MX_SDMMC1_SD_Init();
 80005f2:	f000 fc45 	bl	8000e80 <MX_SDMMC1_SD_Init>
  MX_SPDIFRX_Init();
 80005f6:	f000 fc63 	bl	8000ec0 <MX_SPDIFRX_Init>
  MX_SPI2_Init();
 80005fa:	f000 fc91 	bl	8000f20 <MX_SPI2_Init>
  MX_TIM1_Init();
 80005fe:	f000 fccd 	bl	8000f9c <MX_TIM1_Init>
  MX_TIM2_Init();
 8000602:	f000 fd77 	bl	80010f4 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000606:	f000 fdeb 	bl	80011e0 <MX_TIM3_Init>
  MX_TIM5_Init();
 800060a:	f000 fe61 	bl	80012d0 <MX_TIM5_Init>
  MX_TIM8_Init();
 800060e:	f000 fed7 	bl	80013c0 <MX_TIM8_Init>
  MX_TIM12_Init();
 8000612:	f000 ff29 	bl	8001468 <MX_TIM12_Init>
  MX_USART1_UART_Init();
 8000616:	f000 ff6d 	bl	80014f4 <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 800061a:	f000 ff9b 	bl	8001554 <MX_USART6_UART_Init>
  MX_FATFS_Init();
 800061e:	f011 fd69 	bl	80120f4 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE BEGIN 2 */
    // Initialize Audio Input (Frequency: 16k, BitDepth: 16, Channels: 2)
    if (BSP_AUDIO_IN_Init(SAI_AUDIO_FREQUENCY_16K, DEFAULT_AUDIO_IN_BIT_RESOLUTION, DEFAULT_AUDIO_IN_CHANNEL_NBR) != AUDIO_OK)
 8000622:	2202      	movs	r2, #2
 8000624:	2110      	movs	r1, #16
 8000626:	f44f 507a 	mov.w	r0, #16000	@ 0x3e80
 800062a:	f004 fb9f 	bl	8004d6c <BSP_AUDIO_IN_Init>
 800062e:	4603      	mov	r3, r0
 8000630:	2b00      	cmp	r3, #0
 8000632:	d001      	beq.n	8000638 <main+0x94>
    {
        Error_Handler();
 8000634:	f001 fa64 	bl	8001b00 <Error_Handler>
    }

    // Allocate buffer for BSP (It manages the DMA internally usually, or we pass ours)
    // Note: The BSP typically starts the DMA immediately upon Init or via a Record function.

    if (BSP_AUDIO_IN_Record((uint16_t*)RxBuffer, AUDIO_BUFFER_SIZE) != AUDIO_OK)
 8000638:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800063c:	480e      	ldr	r0, [pc, #56]	@ (8000678 <main+0xd4>)
 800063e:	f004 fc13 	bl	8004e68 <BSP_AUDIO_IN_Record>
 8000642:	4603      	mov	r3, r0
 8000644:	2b00      	cmp	r3, #0
 8000646:	d001      	beq.n	800064c <main+0xa8>
    {
        Error_Handler();
 8000648:	f001 fa5a 	bl	8001b00 <Error_Handler>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 4096);
 800064c:	4b0b      	ldr	r3, [pc, #44]	@ (800067c <main+0xd8>)
 800064e:	1d3c      	adds	r4, r7, #4
 8000650:	461d      	mov	r5, r3
 8000652:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000654:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000656:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800065a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800065e:	1d3b      	adds	r3, r7, #4
 8000660:	2100      	movs	r1, #0
 8000662:	4618      	mov	r0, r3
 8000664:	f014 fa0c 	bl	8014a80 <osThreadCreate>
 8000668:	4603      	mov	r3, r0
 800066a:	4a05      	ldr	r2, [pc, #20]	@ (8000680 <main+0xdc>)
 800066c:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800066e:	f014 f9e4 	bl	8014a3a <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000672:	bf00      	nop
 8000674:	e7fd      	b.n	8000672 <main+0xce>
 8000676:	bf00      	nop
 8000678:	20010000 	.word	0x20010000
 800067c:	080179c8 	.word	0x080179c8
 8000680:	20013010 	.word	0x20013010

08000684 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b094      	sub	sp, #80	@ 0x50
 8000688:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800068a:	f107 0320 	add.w	r3, r7, #32
 800068e:	2230      	movs	r2, #48	@ 0x30
 8000690:	2100      	movs	r1, #0
 8000692:	4618      	mov	r0, r3
 8000694:	f017 f8ea 	bl	801786c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000698:	f107 030c 	add.w	r3, r7, #12
 800069c:	2200      	movs	r2, #0
 800069e:	601a      	str	r2, [r3, #0]
 80006a0:	605a      	str	r2, [r3, #4]
 80006a2:	609a      	str	r2, [r3, #8]
 80006a4:	60da      	str	r2, [r3, #12]
 80006a6:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80006a8:	f00a f9d0 	bl	800aa4c <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006ac:	4b2c      	ldr	r3, [pc, #176]	@ (8000760 <SystemClock_Config+0xdc>)
 80006ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006b0:	4a2b      	ldr	r2, [pc, #172]	@ (8000760 <SystemClock_Config+0xdc>)
 80006b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006b6:	6413      	str	r3, [r2, #64]	@ 0x40
 80006b8:	4b29      	ldr	r3, [pc, #164]	@ (8000760 <SystemClock_Config+0xdc>)
 80006ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006c0:	60bb      	str	r3, [r7, #8]
 80006c2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006c4:	4b27      	ldr	r3, [pc, #156]	@ (8000764 <SystemClock_Config+0xe0>)
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	4a26      	ldr	r2, [pc, #152]	@ (8000764 <SystemClock_Config+0xe0>)
 80006ca:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80006ce:	6013      	str	r3, [r2, #0]
 80006d0:	4b24      	ldr	r3, [pc, #144]	@ (8000764 <SystemClock_Config+0xe0>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006d8:	607b      	str	r3, [r7, #4]
 80006da:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80006dc:	2309      	movs	r3, #9
 80006de:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006e0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80006e4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80006e6:	2301      	movs	r3, #1
 80006e8:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006ea:	2302      	movs	r3, #2
 80006ec:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006ee:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80006f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80006f4:	2319      	movs	r3, #25
 80006f6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 400;
 80006f8:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 80006fc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006fe:	2302      	movs	r3, #2
 8000700:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8000702:	2309      	movs	r3, #9
 8000704:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000706:	f107 0320 	add.w	r3, r7, #32
 800070a:	4618      	mov	r0, r3
 800070c:	f00a fac0 	bl	800ac90 <HAL_RCC_OscConfig>
 8000710:	4603      	mov	r3, r0
 8000712:	2b00      	cmp	r3, #0
 8000714:	d001      	beq.n	800071a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000716:	f001 f9f3 	bl	8001b00 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800071a:	f00a f9a7 	bl	800aa6c <HAL_PWREx_EnableOverDrive>
 800071e:	4603      	mov	r3, r0
 8000720:	2b00      	cmp	r3, #0
 8000722:	d001      	beq.n	8000728 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8000724:	f001 f9ec 	bl	8001b00 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000728:	230f      	movs	r3, #15
 800072a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800072c:	2302      	movs	r3, #2
 800072e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000730:	2300      	movs	r3, #0
 8000732:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000734:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000738:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800073a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800073e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8000740:	f107 030c 	add.w	r3, r7, #12
 8000744:	2106      	movs	r1, #6
 8000746:	4618      	mov	r0, r3
 8000748:	f00a fd46 	bl	800b1d8 <HAL_RCC_ClockConfig>
 800074c:	4603      	mov	r3, r0
 800074e:	2b00      	cmp	r3, #0
 8000750:	d001      	beq.n	8000756 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8000752:	f001 f9d5 	bl	8001b00 <Error_Handler>
  }
}
 8000756:	bf00      	nop
 8000758:	3750      	adds	r7, #80	@ 0x50
 800075a:	46bd      	mov	sp, r7
 800075c:	bd80      	pop	{r7, pc}
 800075e:	bf00      	nop
 8000760:	40023800 	.word	0x40023800
 8000764:	40007000 	.word	0x40007000

08000768 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	b0a2      	sub	sp, #136	@ 0x88
 800076c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800076e:	1d3b      	adds	r3, r7, #4
 8000770:	2284      	movs	r2, #132	@ 0x84
 8000772:	2100      	movs	r1, #0
 8000774:	4618      	mov	r0, r3
 8000776:	f017 f879 	bl	801786c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_SAI2
 800077a:	4b13      	ldr	r3, [pc, #76]	@ (80007c8 <PeriphCommonClock_Config+0x60>)
 800077c:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 800077e:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000782:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 8000784:	2305      	movs	r3, #5
 8000786:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8000788:	2302      	movs	r3, #2
 800078a:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 800078c:	2303      	movs	r3, #3
 800078e:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 8000790:	2301      	movs	r3, #1
 8000792:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8000794:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000798:	633b      	str	r3, [r7, #48]	@ 0x30
  PeriphClkInitStruct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI;
 800079a:	2300      	movs	r3, #0
 800079c:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 800079e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80007a2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 80007a6:	2300      	movs	r3, #0
 80007a8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80007ac:	1d3b      	adds	r3, r7, #4
 80007ae:	4618      	mov	r0, r3
 80007b0:	f00a ff2a 	bl	800b608 <HAL_RCCEx_PeriphCLKConfig>
 80007b4:	4603      	mov	r3, r0
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d001      	beq.n	80007be <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 80007ba:	f001 f9a1 	bl	8001b00 <Error_Handler>
  }
}
 80007be:	bf00      	nop
 80007c0:	3788      	adds	r7, #136	@ 0x88
 80007c2:	46bd      	mov	sp, r7
 80007c4:	bd80      	pop	{r7, pc}
 80007c6:	bf00      	nop
 80007c8:	00b00008 	.word	0x00b00008

080007cc <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b084      	sub	sp, #16
 80007d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80007d2:	463b      	mov	r3, r7
 80007d4:	2200      	movs	r2, #0
 80007d6:	601a      	str	r2, [r3, #0]
 80007d8:	605a      	str	r2, [r3, #4]
 80007da:	609a      	str	r2, [r3, #8]
 80007dc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 80007de:	4b21      	ldr	r3, [pc, #132]	@ (8000864 <MX_ADC3_Init+0x98>)
 80007e0:	4a21      	ldr	r2, [pc, #132]	@ (8000868 <MX_ADC3_Init+0x9c>)
 80007e2:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80007e4:	4b1f      	ldr	r3, [pc, #124]	@ (8000864 <MX_ADC3_Init+0x98>)
 80007e6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80007ea:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80007ec:	4b1d      	ldr	r3, [pc, #116]	@ (8000864 <MX_ADC3_Init+0x98>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80007f2:	4b1c      	ldr	r3, [pc, #112]	@ (8000864 <MX_ADC3_Init+0x98>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 80007f8:	4b1a      	ldr	r3, [pc, #104]	@ (8000864 <MX_ADC3_Init+0x98>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80007fe:	4b19      	ldr	r3, [pc, #100]	@ (8000864 <MX_ADC3_Init+0x98>)
 8000800:	2200      	movs	r2, #0
 8000802:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000806:	4b17      	ldr	r3, [pc, #92]	@ (8000864 <MX_ADC3_Init+0x98>)
 8000808:	2200      	movs	r2, #0
 800080a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800080c:	4b15      	ldr	r3, [pc, #84]	@ (8000864 <MX_ADC3_Init+0x98>)
 800080e:	4a17      	ldr	r2, [pc, #92]	@ (800086c <MX_ADC3_Init+0xa0>)
 8000810:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000812:	4b14      	ldr	r3, [pc, #80]	@ (8000864 <MX_ADC3_Init+0x98>)
 8000814:	2200      	movs	r2, #0
 8000816:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8000818:	4b12      	ldr	r3, [pc, #72]	@ (8000864 <MX_ADC3_Init+0x98>)
 800081a:	2201      	movs	r2, #1
 800081c:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 800081e:	4b11      	ldr	r3, [pc, #68]	@ (8000864 <MX_ADC3_Init+0x98>)
 8000820:	2200      	movs	r2, #0
 8000822:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000826:	4b0f      	ldr	r3, [pc, #60]	@ (8000864 <MX_ADC3_Init+0x98>)
 8000828:	2201      	movs	r2, #1
 800082a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800082c:	480d      	ldr	r0, [pc, #52]	@ (8000864 <MX_ADC3_Init+0x98>)
 800082e:	f004 fd25 	bl	800527c <HAL_ADC_Init>
 8000832:	4603      	mov	r3, r0
 8000834:	2b00      	cmp	r3, #0
 8000836:	d001      	beq.n	800083c <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8000838:	f001 f962 	bl	8001b00 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800083c:	2304      	movs	r3, #4
 800083e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000840:	2301      	movs	r3, #1
 8000842:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000844:	2300      	movs	r3, #0
 8000846:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000848:	463b      	mov	r3, r7
 800084a:	4619      	mov	r1, r3
 800084c:	4805      	ldr	r0, [pc, #20]	@ (8000864 <MX_ADC3_Init+0x98>)
 800084e:	f004 fd59 	bl	8005304 <HAL_ADC_ConfigChannel>
 8000852:	4603      	mov	r3, r0
 8000854:	2b00      	cmp	r3, #0
 8000856:	d001      	beq.n	800085c <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8000858:	f001 f952 	bl	8001b00 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 800085c:	bf00      	nop
 800085e:	3710      	adds	r7, #16
 8000860:	46bd      	mov	sp, r7
 8000862:	bd80      	pop	{r7, pc}
 8000864:	200126a0 	.word	0x200126a0
 8000868:	40012200 	.word	0x40012200
 800086c:	0f000001 	.word	0x0f000001

08000870 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000874:	4b0d      	ldr	r3, [pc, #52]	@ (80008ac <MX_CRC_Init+0x3c>)
 8000876:	4a0e      	ldr	r2, [pc, #56]	@ (80008b0 <MX_CRC_Init+0x40>)
 8000878:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 800087a:	4b0c      	ldr	r3, [pc, #48]	@ (80008ac <MX_CRC_Init+0x3c>)
 800087c:	2200      	movs	r2, #0
 800087e:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8000880:	4b0a      	ldr	r3, [pc, #40]	@ (80008ac <MX_CRC_Init+0x3c>)
 8000882:	2200      	movs	r2, #0
 8000884:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8000886:	4b09      	ldr	r3, [pc, #36]	@ (80008ac <MX_CRC_Init+0x3c>)
 8000888:	2200      	movs	r2, #0
 800088a:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 800088c:	4b07      	ldr	r3, [pc, #28]	@ (80008ac <MX_CRC_Init+0x3c>)
 800088e:	2200      	movs	r2, #0
 8000890:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8000892:	4b06      	ldr	r3, [pc, #24]	@ (80008ac <MX_CRC_Init+0x3c>)
 8000894:	2201      	movs	r2, #1
 8000896:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000898:	4804      	ldr	r0, [pc, #16]	@ (80008ac <MX_CRC_Init+0x3c>)
 800089a:	f005 f8e1 	bl	8005a60 <HAL_CRC_Init>
 800089e:	4603      	mov	r3, r0
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d001      	beq.n	80008a8 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 80008a4:	f001 f92c 	bl	8001b00 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80008a8:	bf00      	nop
 80008aa:	bd80      	pop	{r7, pc}
 80008ac:	200126e8 	.word	0x200126e8
 80008b0:	40023000 	.word	0x40023000

080008b4 <MX_DCMI_Init>:
  * @brief DCMI Initialization Function
  * @param None
  * @retval None
  */
static void MX_DCMI_Init(void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 80008b8:	4b16      	ldr	r3, [pc, #88]	@ (8000914 <MX_DCMI_Init+0x60>)
 80008ba:	4a17      	ldr	r2, [pc, #92]	@ (8000918 <MX_DCMI_Init+0x64>)
 80008bc:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 80008be:	4b15      	ldr	r3, [pc, #84]	@ (8000914 <MX_DCMI_Init+0x60>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_FALLING;
 80008c4:	4b13      	ldr	r3, [pc, #76]	@ (8000914 <MX_DCMI_Init+0x60>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_LOW;
 80008ca:	4b12      	ldr	r3, [pc, #72]	@ (8000914 <MX_DCMI_Init+0x60>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 80008d0:	4b10      	ldr	r3, [pc, #64]	@ (8000914 <MX_DCMI_Init+0x60>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 80008d6:	4b0f      	ldr	r3, [pc, #60]	@ (8000914 <MX_DCMI_Init+0x60>)
 80008d8:	2200      	movs	r2, #0
 80008da:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 80008dc:	4b0d      	ldr	r3, [pc, #52]	@ (8000914 <MX_DCMI_Init+0x60>)
 80008de:	2200      	movs	r2, #0
 80008e0:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 80008e2:	4b0c      	ldr	r3, [pc, #48]	@ (8000914 <MX_DCMI_Init+0x60>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	621a      	str	r2, [r3, #32]
  hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 80008e8:	4b0a      	ldr	r3, [pc, #40]	@ (8000914 <MX_DCMI_Init+0x60>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	625a      	str	r2, [r3, #36]	@ 0x24
  hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 80008ee:	4b09      	ldr	r3, [pc, #36]	@ (8000914 <MX_DCMI_Init+0x60>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	629a      	str	r2, [r3, #40]	@ 0x28
  hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 80008f4:	4b07      	ldr	r3, [pc, #28]	@ (8000914 <MX_DCMI_Init+0x60>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 80008fa:	4b06      	ldr	r3, [pc, #24]	@ (8000914 <MX_DCMI_Init+0x60>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 8000900:	4804      	ldr	r0, [pc, #16]	@ (8000914 <MX_DCMI_Init+0x60>)
 8000902:	f005 f99f 	bl	8005c44 <HAL_DCMI_Init>
 8000906:	4603      	mov	r3, r0
 8000908:	2b00      	cmp	r3, #0
 800090a:	d001      	beq.n	8000910 <MX_DCMI_Init+0x5c>
  {
    Error_Handler();
 800090c:	f001 f8f8 	bl	8001b00 <Error_Handler>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

  /* USER CODE END DCMI_Init 2 */

}
 8000910:	bf00      	nop
 8000912:	bd80      	pop	{r7, pc}
 8000914:	2001270c 	.word	0x2001270c
 8000918:	50050000 	.word	0x50050000

0800091c <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8000920:	4b15      	ldr	r3, [pc, #84]	@ (8000978 <MX_DMA2D_Init+0x5c>)
 8000922:	4a16      	ldr	r2, [pc, #88]	@ (800097c <MX_DMA2D_Init+0x60>)
 8000924:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 8000926:	4b14      	ldr	r3, [pc, #80]	@ (8000978 <MX_DMA2D_Init+0x5c>)
 8000928:	2200      	movs	r2, #0
 800092a:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 800092c:	4b12      	ldr	r3, [pc, #72]	@ (8000978 <MX_DMA2D_Init+0x5c>)
 800092e:	2200      	movs	r2, #0
 8000930:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 8000932:	4b11      	ldr	r3, [pc, #68]	@ (8000978 <MX_DMA2D_Init+0x5c>)
 8000934:	2200      	movs	r2, #0
 8000936:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8000938:	4b0f      	ldr	r3, [pc, #60]	@ (8000978 <MX_DMA2D_Init+0x5c>)
 800093a:	2200      	movs	r2, #0
 800093c:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 800093e:	4b0e      	ldr	r3, [pc, #56]	@ (8000978 <MX_DMA2D_Init+0x5c>)
 8000940:	2200      	movs	r2, #0
 8000942:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8000944:	4b0c      	ldr	r3, [pc, #48]	@ (8000978 <MX_DMA2D_Init+0x5c>)
 8000946:	2200      	movs	r2, #0
 8000948:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 800094a:	4b0b      	ldr	r3, [pc, #44]	@ (8000978 <MX_DMA2D_Init+0x5c>)
 800094c:	2200      	movs	r2, #0
 800094e:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8000950:	4809      	ldr	r0, [pc, #36]	@ (8000978 <MX_DMA2D_Init+0x5c>)
 8000952:	f005 fdd3 	bl	80064fc <HAL_DMA2D_Init>
 8000956:	4603      	mov	r3, r0
 8000958:	2b00      	cmp	r3, #0
 800095a:	d001      	beq.n	8000960 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 800095c:	f001 f8d0 	bl	8001b00 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8000960:	2101      	movs	r1, #1
 8000962:	4805      	ldr	r0, [pc, #20]	@ (8000978 <MX_DMA2D_Init+0x5c>)
 8000964:	f005 ff24 	bl	80067b0 <HAL_DMA2D_ConfigLayer>
 8000968:	4603      	mov	r3, r0
 800096a:	2b00      	cmp	r3, #0
 800096c:	d001      	beq.n	8000972 <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 800096e:	f001 f8c7 	bl	8001b00 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 8000972:	bf00      	nop
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	2001275c 	.word	0x2001275c
 800097c:	4002b000 	.word	0x4002b000

08000980 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000984:	4b1f      	ldr	r3, [pc, #124]	@ (8000a04 <MX_ETH_Init+0x84>)
 8000986:	4a20      	ldr	r2, [pc, #128]	@ (8000a08 <MX_ETH_Init+0x88>)
 8000988:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800098a:	4b20      	ldr	r3, [pc, #128]	@ (8000a0c <MX_ETH_Init+0x8c>)
 800098c:	2200      	movs	r2, #0
 800098e:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000990:	4b1e      	ldr	r3, [pc, #120]	@ (8000a0c <MX_ETH_Init+0x8c>)
 8000992:	2280      	movs	r2, #128	@ 0x80
 8000994:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8000996:	4b1d      	ldr	r3, [pc, #116]	@ (8000a0c <MX_ETH_Init+0x8c>)
 8000998:	22e1      	movs	r2, #225	@ 0xe1
 800099a:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 800099c:	4b1b      	ldr	r3, [pc, #108]	@ (8000a0c <MX_ETH_Init+0x8c>)
 800099e:	2200      	movs	r2, #0
 80009a0:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 80009a2:	4b1a      	ldr	r3, [pc, #104]	@ (8000a0c <MX_ETH_Init+0x8c>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 80009a8:	4b18      	ldr	r3, [pc, #96]	@ (8000a0c <MX_ETH_Init+0x8c>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80009ae:	4b15      	ldr	r3, [pc, #84]	@ (8000a04 <MX_ETH_Init+0x84>)
 80009b0:	4a16      	ldr	r2, [pc, #88]	@ (8000a0c <MX_ETH_Init+0x8c>)
 80009b2:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80009b4:	4b13      	ldr	r3, [pc, #76]	@ (8000a04 <MX_ETH_Init+0x84>)
 80009b6:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80009ba:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80009bc:	4b11      	ldr	r3, [pc, #68]	@ (8000a04 <MX_ETH_Init+0x84>)
 80009be:	4a14      	ldr	r2, [pc, #80]	@ (8000a10 <MX_ETH_Init+0x90>)
 80009c0:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80009c2:	4b10      	ldr	r3, [pc, #64]	@ (8000a04 <MX_ETH_Init+0x84>)
 80009c4:	4a13      	ldr	r2, [pc, #76]	@ (8000a14 <MX_ETH_Init+0x94>)
 80009c6:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 80009c8:	4b0e      	ldr	r3, [pc, #56]	@ (8000a04 <MX_ETH_Init+0x84>)
 80009ca:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 80009ce:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 80009d0:	480c      	ldr	r0, [pc, #48]	@ (8000a04 <MX_ETH_Init+0x84>)
 80009d2:	f005 ff7f 	bl	80068d4 <HAL_ETH_Init>
 80009d6:	4603      	mov	r3, r0
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d001      	beq.n	80009e0 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 80009dc:	f001 f890 	bl	8001b00 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80009e0:	2238      	movs	r2, #56	@ 0x38
 80009e2:	2100      	movs	r1, #0
 80009e4:	480c      	ldr	r0, [pc, #48]	@ (8000a18 <MX_ETH_Init+0x98>)
 80009e6:	f016 ff41 	bl	801786c <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80009ea:	4b0b      	ldr	r3, [pc, #44]	@ (8000a18 <MX_ETH_Init+0x98>)
 80009ec:	2221      	movs	r2, #33	@ 0x21
 80009ee:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80009f0:	4b09      	ldr	r3, [pc, #36]	@ (8000a18 <MX_ETH_Init+0x98>)
 80009f2:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 80009f6:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80009f8:	4b07      	ldr	r3, [pc, #28]	@ (8000a18 <MX_ETH_Init+0x98>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 80009fe:	bf00      	nop
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	bf00      	nop
 8000a04:	2001279c 	.word	0x2001279c
 8000a08:	40028000 	.word	0x40028000
 8000a0c:	20013018 	.word	0x20013018
 8000a10:	20012154 	.word	0x20012154
 8000a14:	200120b4 	.word	0x200120b4
 8000a18:	20012668 	.word	0x20012668

08000a1c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000a20:	4b1b      	ldr	r3, [pc, #108]	@ (8000a90 <MX_I2C1_Init+0x74>)
 8000a22:	4a1c      	ldr	r2, [pc, #112]	@ (8000a94 <MX_I2C1_Init+0x78>)
 8000a24:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00C0EAFF;
 8000a26:	4b1a      	ldr	r3, [pc, #104]	@ (8000a90 <MX_I2C1_Init+0x74>)
 8000a28:	4a1b      	ldr	r2, [pc, #108]	@ (8000a98 <MX_I2C1_Init+0x7c>)
 8000a2a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000a2c:	4b18      	ldr	r3, [pc, #96]	@ (8000a90 <MX_I2C1_Init+0x74>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a32:	4b17      	ldr	r3, [pc, #92]	@ (8000a90 <MX_I2C1_Init+0x74>)
 8000a34:	2201      	movs	r2, #1
 8000a36:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a38:	4b15      	ldr	r3, [pc, #84]	@ (8000a90 <MX_I2C1_Init+0x74>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000a3e:	4b14      	ldr	r3, [pc, #80]	@ (8000a90 <MX_I2C1_Init+0x74>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000a44:	4b12      	ldr	r3, [pc, #72]	@ (8000a90 <MX_I2C1_Init+0x74>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a4a:	4b11      	ldr	r3, [pc, #68]	@ (8000a90 <MX_I2C1_Init+0x74>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a50:	4b0f      	ldr	r3, [pc, #60]	@ (8000a90 <MX_I2C1_Init+0x74>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000a56:	480e      	ldr	r0, [pc, #56]	@ (8000a90 <MX_I2C1_Init+0x74>)
 8000a58:	f008 fe84 	bl	8009764 <HAL_I2C_Init>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d001      	beq.n	8000a66 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000a62:	f001 f84d 	bl	8001b00 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000a66:	2100      	movs	r1, #0
 8000a68:	4809      	ldr	r0, [pc, #36]	@ (8000a90 <MX_I2C1_Init+0x74>)
 8000a6a:	f009 fc45 	bl	800a2f8 <HAL_I2CEx_ConfigAnalogFilter>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d001      	beq.n	8000a78 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000a74:	f001 f844 	bl	8001b00 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000a78:	2100      	movs	r1, #0
 8000a7a:	4805      	ldr	r0, [pc, #20]	@ (8000a90 <MX_I2C1_Init+0x74>)
 8000a7c:	f009 fc87 	bl	800a38e <HAL_I2CEx_ConfigDigitalFilter>
 8000a80:	4603      	mov	r3, r0
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d001      	beq.n	8000a8a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000a86:	f001 f83b 	bl	8001b00 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000a8a:	bf00      	nop
 8000a8c:	bd80      	pop	{r7, pc}
 8000a8e:	bf00      	nop
 8000a90:	2001284c 	.word	0x2001284c
 8000a94:	40005400 	.word	0x40005400
 8000a98:	00c0eaff 	.word	0x00c0eaff

08000a9c <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000aa0:	4b1b      	ldr	r3, [pc, #108]	@ (8000b10 <MX_I2C3_Init+0x74>)
 8000aa2:	4a1c      	ldr	r2, [pc, #112]	@ (8000b14 <MX_I2C3_Init+0x78>)
 8000aa4:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00C0EAFF;
 8000aa6:	4b1a      	ldr	r3, [pc, #104]	@ (8000b10 <MX_I2C3_Init+0x74>)
 8000aa8:	4a1b      	ldr	r2, [pc, #108]	@ (8000b18 <MX_I2C3_Init+0x7c>)
 8000aaa:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8000aac:	4b18      	ldr	r3, [pc, #96]	@ (8000b10 <MX_I2C3_Init+0x74>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ab2:	4b17      	ldr	r3, [pc, #92]	@ (8000b10 <MX_I2C3_Init+0x74>)
 8000ab4:	2201      	movs	r2, #1
 8000ab6:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ab8:	4b15      	ldr	r3, [pc, #84]	@ (8000b10 <MX_I2C3_Init+0x74>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8000abe:	4b14      	ldr	r3, [pc, #80]	@ (8000b10 <MX_I2C3_Init+0x74>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000ac4:	4b12      	ldr	r3, [pc, #72]	@ (8000b10 <MX_I2C3_Init+0x74>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000aca:	4b11      	ldr	r3, [pc, #68]	@ (8000b10 <MX_I2C3_Init+0x74>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000ad0:	4b0f      	ldr	r3, [pc, #60]	@ (8000b10 <MX_I2C3_Init+0x74>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000ad6:	480e      	ldr	r0, [pc, #56]	@ (8000b10 <MX_I2C3_Init+0x74>)
 8000ad8:	f008 fe44 	bl	8009764 <HAL_I2C_Init>
 8000adc:	4603      	mov	r3, r0
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d001      	beq.n	8000ae6 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8000ae2:	f001 f80d 	bl	8001b00 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000ae6:	2100      	movs	r1, #0
 8000ae8:	4809      	ldr	r0, [pc, #36]	@ (8000b10 <MX_I2C3_Init+0x74>)
 8000aea:	f009 fc05 	bl	800a2f8 <HAL_I2CEx_ConfigAnalogFilter>
 8000aee:	4603      	mov	r3, r0
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d001      	beq.n	8000af8 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8000af4:	f001 f804 	bl	8001b00 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8000af8:	2100      	movs	r1, #0
 8000afa:	4805      	ldr	r0, [pc, #20]	@ (8000b10 <MX_I2C3_Init+0x74>)
 8000afc:	f009 fc47 	bl	800a38e <HAL_I2CEx_ConfigDigitalFilter>
 8000b00:	4603      	mov	r3, r0
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d001      	beq.n	8000b0a <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8000b06:	f000 fffb 	bl	8001b00 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8000b0a:	bf00      	nop
 8000b0c:	bd80      	pop	{r7, pc}
 8000b0e:	bf00      	nop
 8000b10:	200128a0 	.word	0x200128a0
 8000b14:	40005c00 	.word	0x40005c00
 8000b18:	00c0eaff 	.word	0x00c0eaff

08000b1c <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b08e      	sub	sp, #56	@ 0x38
 8000b20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8000b22:	1d3b      	adds	r3, r7, #4
 8000b24:	2234      	movs	r2, #52	@ 0x34
 8000b26:	2100      	movs	r1, #0
 8000b28:	4618      	mov	r0, r3
 8000b2a:	f016 fe9f 	bl	801786c <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8000b2e:	4b3a      	ldr	r3, [pc, #232]	@ (8000c18 <MX_LTDC_Init+0xfc>)
 8000b30:	4a3a      	ldr	r2, [pc, #232]	@ (8000c1c <MX_LTDC_Init+0x100>)
 8000b32:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8000b34:	4b38      	ldr	r3, [pc, #224]	@ (8000c18 <MX_LTDC_Init+0xfc>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8000b3a:	4b37      	ldr	r3, [pc, #220]	@ (8000c18 <MX_LTDC_Init+0xfc>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8000b40:	4b35      	ldr	r3, [pc, #212]	@ (8000c18 <MX_LTDC_Init+0xfc>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8000b46:	4b34      	ldr	r3, [pc, #208]	@ (8000c18 <MX_LTDC_Init+0xfc>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 40;
 8000b4c:	4b32      	ldr	r3, [pc, #200]	@ (8000c18 <MX_LTDC_Init+0xfc>)
 8000b4e:	2228      	movs	r2, #40	@ 0x28
 8000b50:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 9;
 8000b52:	4b31      	ldr	r3, [pc, #196]	@ (8000c18 <MX_LTDC_Init+0xfc>)
 8000b54:	2209      	movs	r2, #9
 8000b56:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 53;
 8000b58:	4b2f      	ldr	r3, [pc, #188]	@ (8000c18 <MX_LTDC_Init+0xfc>)
 8000b5a:	2235      	movs	r2, #53	@ 0x35
 8000b5c:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 11;
 8000b5e:	4b2e      	ldr	r3, [pc, #184]	@ (8000c18 <MX_LTDC_Init+0xfc>)
 8000b60:	220b      	movs	r2, #11
 8000b62:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 533;
 8000b64:	4b2c      	ldr	r3, [pc, #176]	@ (8000c18 <MX_LTDC_Init+0xfc>)
 8000b66:	f240 2215 	movw	r2, #533	@ 0x215
 8000b6a:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 283;
 8000b6c:	4b2a      	ldr	r3, [pc, #168]	@ (8000c18 <MX_LTDC_Init+0xfc>)
 8000b6e:	f240 121b 	movw	r2, #283	@ 0x11b
 8000b72:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 565;
 8000b74:	4b28      	ldr	r3, [pc, #160]	@ (8000c18 <MX_LTDC_Init+0xfc>)
 8000b76:	f240 2235 	movw	r2, #565	@ 0x235
 8000b7a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 285;
 8000b7c:	4b26      	ldr	r3, [pc, #152]	@ (8000c18 <MX_LTDC_Init+0xfc>)
 8000b7e:	f240 121d 	movw	r2, #285	@ 0x11d
 8000b82:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8000b84:	4b24      	ldr	r3, [pc, #144]	@ (8000c18 <MX_LTDC_Init+0xfc>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 8000b8c:	4b22      	ldr	r3, [pc, #136]	@ (8000c18 <MX_LTDC_Init+0xfc>)
 8000b8e:	2200      	movs	r2, #0
 8000b90:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 8000b94:	4b20      	ldr	r3, [pc, #128]	@ (8000c18 <MX_LTDC_Init+0xfc>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8000b9c:	481e      	ldr	r0, [pc, #120]	@ (8000c18 <MX_LTDC_Init+0xfc>)
 8000b9e:	f009 fc42 	bl	800a426 <HAL_LTDC_Init>
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d001      	beq.n	8000bac <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 8000ba8:	f000 ffaa 	bl	8001b00 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8000bac:	2300      	movs	r3, #0
 8000bae:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 480;
 8000bb0:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8000bb4:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 272;
 8000bba:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8000bbe:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8000bc0:	2302      	movs	r3, #2
 8000bc2:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 8000bc4:	23ff      	movs	r3, #255	@ 0xff
 8000bc6:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8000bcc:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000bd0:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8000bd2:	2307      	movs	r3, #7
 8000bd4:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg.FBStartAdress = 0xC0000000;
 8000bd6:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 8000bda:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg.ImageWidth = 480;
 8000bdc:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8000be0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg.ImageHeight = 272;
 8000be2:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8000be6:	633b      	str	r3, [r7, #48]	@ 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8000be8:	2300      	movs	r3, #0
 8000bea:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  pLayerCfg.Backcolor.Green = 0;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  pLayerCfg.Backcolor.Red = 0;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8000bfa:	1d3b      	adds	r3, r7, #4
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	4619      	mov	r1, r3
 8000c00:	4805      	ldr	r0, [pc, #20]	@ (8000c18 <MX_LTDC_Init+0xfc>)
 8000c02:	f009 fd6f 	bl	800a6e4 <HAL_LTDC_ConfigLayer>
 8000c06:	4603      	mov	r3, r0
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d001      	beq.n	8000c10 <MX_LTDC_Init+0xf4>
  {
    Error_Handler();
 8000c0c:	f000 ff78 	bl	8001b00 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8000c10:	bf00      	nop
 8000c12:	3738      	adds	r7, #56	@ 0x38
 8000c14:	46bd      	mov	sp, r7
 8000c16:	bd80      	pop	{r7, pc}
 8000c18:	200128f4 	.word	0x200128f4
 8000c1c:	40016800 	.word	0x40016800

08000c20 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8000c24:	4b12      	ldr	r3, [pc, #72]	@ (8000c70 <MX_QUADSPI_Init+0x50>)
 8000c26:	4a13      	ldr	r2, [pc, #76]	@ (8000c74 <MX_QUADSPI_Init+0x54>)
 8000c28:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 1;
 8000c2a:	4b11      	ldr	r3, [pc, #68]	@ (8000c70 <MX_QUADSPI_Init+0x50>)
 8000c2c:	2201      	movs	r2, #1
 8000c2e:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8000c30:	4b0f      	ldr	r3, [pc, #60]	@ (8000c70 <MX_QUADSPI_Init+0x50>)
 8000c32:	2204      	movs	r2, #4
 8000c34:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8000c36:	4b0e      	ldr	r3, [pc, #56]	@ (8000c70 <MX_QUADSPI_Init+0x50>)
 8000c38:	2210      	movs	r2, #16
 8000c3a:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 24;
 8000c3c:	4b0c      	ldr	r3, [pc, #48]	@ (8000c70 <MX_QUADSPI_Init+0x50>)
 8000c3e:	2218      	movs	r2, #24
 8000c40:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_6_CYCLE;
 8000c42:	4b0b      	ldr	r3, [pc, #44]	@ (8000c70 <MX_QUADSPI_Init+0x50>)
 8000c44:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8000c48:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000c4a:	4b09      	ldr	r3, [pc, #36]	@ (8000c70 <MX_QUADSPI_Init+0x50>)
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8000c50:	4b07      	ldr	r3, [pc, #28]	@ (8000c70 <MX_QUADSPI_Init+0x50>)
 8000c52:	2200      	movs	r2, #0
 8000c54:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8000c56:	4b06      	ldr	r3, [pc, #24]	@ (8000c70 <MX_QUADSPI_Init+0x50>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000c5c:	4804      	ldr	r0, [pc, #16]	@ (8000c70 <MX_QUADSPI_Init+0x50>)
 8000c5e:	f009 ff55 	bl	800ab0c <HAL_QSPI_Init>
 8000c62:	4603      	mov	r3, r0
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d001      	beq.n	8000c6c <MX_QUADSPI_Init+0x4c>
  {
    Error_Handler();
 8000c68:	f000 ff4a 	bl	8001b00 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8000c6c:	bf00      	nop
 8000c6e:	bd80      	pop	{r7, pc}
 8000c70:	2001299c 	.word	0x2001299c
 8000c74:	a0001000 	.word	0xa0001000

08000c78 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b090      	sub	sp, #64	@ 0x40
 8000c7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000c7e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000c82:	2200      	movs	r2, #0
 8000c84:	601a      	str	r2, [r3, #0]
 8000c86:	605a      	str	r2, [r3, #4]
 8000c88:	609a      	str	r2, [r3, #8]
 8000c8a:	60da      	str	r2, [r3, #12]
 8000c8c:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000c8e:	2300      	movs	r3, #0
 8000c90:	62bb      	str	r3, [r7, #40]	@ 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 8000c92:	463b      	mov	r3, r7
 8000c94:	2228      	movs	r2, #40	@ 0x28
 8000c96:	2100      	movs	r1, #0
 8000c98:	4618      	mov	r0, r3
 8000c9a:	f016 fde7 	bl	801786c <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000c9e:	4b46      	ldr	r3, [pc, #280]	@ (8000db8 <MX_RTC_Init+0x140>)
 8000ca0:	4a46      	ldr	r2, [pc, #280]	@ (8000dbc <MX_RTC_Init+0x144>)
 8000ca2:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000ca4:	4b44      	ldr	r3, [pc, #272]	@ (8000db8 <MX_RTC_Init+0x140>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000caa:	4b43      	ldr	r3, [pc, #268]	@ (8000db8 <MX_RTC_Init+0x140>)
 8000cac:	227f      	movs	r2, #127	@ 0x7f
 8000cae:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000cb0:	4b41      	ldr	r3, [pc, #260]	@ (8000db8 <MX_RTC_Init+0x140>)
 8000cb2:	22ff      	movs	r2, #255	@ 0xff
 8000cb4:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000cb6:	4b40      	ldr	r3, [pc, #256]	@ (8000db8 <MX_RTC_Init+0x140>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000cbc:	4b3e      	ldr	r3, [pc, #248]	@ (8000db8 <MX_RTC_Init+0x140>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000cc2:	4b3d      	ldr	r3, [pc, #244]	@ (8000db8 <MX_RTC_Init+0x140>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000cc8:	483b      	ldr	r0, [pc, #236]	@ (8000db8 <MX_RTC_Init+0x140>)
 8000cca:	f00b fad9 	bl	800c280 <HAL_RTC_Init>
 8000cce:	4603      	mov	r3, r0
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d001      	beq.n	8000cd8 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8000cd4:	f000 ff14 	bl	8001b00 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  sTime.Minutes = 0x0;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  sTime.Seconds = 0x0;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000cea:	2300      	movs	r3, #0
 8000cec:	63bb      	str	r3, [r7, #56]	@ 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000cf2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000cf6:	2201      	movs	r2, #1
 8000cf8:	4619      	mov	r1, r3
 8000cfa:	482f      	ldr	r0, [pc, #188]	@ (8000db8 <MX_RTC_Init+0x140>)
 8000cfc:	f00b fb42 	bl	800c384 <HAL_RTC_SetTime>
 8000d00:	4603      	mov	r3, r0
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d001      	beq.n	8000d0a <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8000d06:	f000 fefb 	bl	8001b00 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000d0a:	2301      	movs	r3, #1
 8000d0c:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 8000d10:	2301      	movs	r3, #1
 8000d12:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  sDate.Date = 0x1;
 8000d16:	2301      	movs	r3, #1
 8000d18:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  sDate.Year = 0x0;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000d22:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000d26:	2201      	movs	r2, #1
 8000d28:	4619      	mov	r1, r3
 8000d2a:	4823      	ldr	r0, [pc, #140]	@ (8000db8 <MX_RTC_Init+0x140>)
 8000d2c:	f00b fbc4 	bl	800c4b8 <HAL_RTC_SetDate>
 8000d30:	4603      	mov	r3, r0
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d001      	beq.n	8000d3a <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 8000d36:	f000 fee3 	bl	8001b00 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8000d42:	2300      	movs	r3, #0
 8000d44:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8000d46:	2300      	movs	r3, #0
 8000d48:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8000d52:	2300      	movs	r3, #0
 8000d54:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000d56:	2300      	movs	r3, #0
 8000d58:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8000d5e:	2301      	movs	r3, #1
 8000d60:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8000d64:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000d68:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000d6a:	463b      	mov	r3, r7
 8000d6c:	2201      	movs	r2, #1
 8000d6e:	4619      	mov	r1, r3
 8000d70:	4811      	ldr	r0, [pc, #68]	@ (8000db8 <MX_RTC_Init+0x140>)
 8000d72:	f00b fc25 	bl	800c5c0 <HAL_RTC_SetAlarm>
 8000d76:	4603      	mov	r3, r0
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d001      	beq.n	8000d80 <MX_RTC_Init+0x108>
  {
    Error_Handler();
 8000d7c:	f000 fec0 	bl	8001b00 <Error_Handler>
  }

  /** Enable the Alarm B
  */
  sAlarm.Alarm = RTC_ALARM_B;
 8000d80:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000d84:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000d86:	463b      	mov	r3, r7
 8000d88:	2201      	movs	r2, #1
 8000d8a:	4619      	mov	r1, r3
 8000d8c:	480a      	ldr	r0, [pc, #40]	@ (8000db8 <MX_RTC_Init+0x140>)
 8000d8e:	f00b fc17 	bl	800c5c0 <HAL_RTC_SetAlarm>
 8000d92:	4603      	mov	r3, r0
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d001      	beq.n	8000d9c <MX_RTC_Init+0x124>
  {
    Error_Handler();
 8000d98:	f000 feb2 	bl	8001b00 <Error_Handler>
  }

  /** Enable the TimeStamp
  */
  if (HAL_RTCEx_SetTimeStamp(&hrtc, RTC_TIMESTAMPEDGE_RISING, RTC_TIMESTAMPPIN_POS1) != HAL_OK)
 8000d9c:	2202      	movs	r2, #2
 8000d9e:	2100      	movs	r1, #0
 8000da0:	4805      	ldr	r0, [pc, #20]	@ (8000db8 <MX_RTC_Init+0x140>)
 8000da2:	f00b fdd7 	bl	800c954 <HAL_RTCEx_SetTimeStamp>
 8000da6:	4603      	mov	r3, r0
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d001      	beq.n	8000db0 <MX_RTC_Init+0x138>
  {
    Error_Handler();
 8000dac:	f000 fea8 	bl	8001b00 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000db0:	bf00      	nop
 8000db2:	3740      	adds	r7, #64	@ 0x40
 8000db4:	46bd      	mov	sp, r7
 8000db6:	bd80      	pop	{r7, pc}
 8000db8:	200129e8 	.word	0x200129e8
 8000dbc:	40002800 	.word	0x40002800

08000dc0 <MX_SAI2_Init>:
  * @brief SAI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI2_Init(void)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	af00      	add	r7, sp, #0
  /* USER CODE END SAI2_Init 0 */

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */
  hsai_BlockA2.Instance = SAI2_Block_A;
 8000dc4:	4b2a      	ldr	r3, [pc, #168]	@ (8000e70 <MX_SAI2_Init+0xb0>)
 8000dc6:	4a2b      	ldr	r2, [pc, #172]	@ (8000e74 <MX_SAI2_Init+0xb4>)
 8000dc8:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 8000dca:	4b29      	ldr	r3, [pc, #164]	@ (8000e70 <MX_SAI2_Init+0xb0>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 8000dd0:	4b27      	ldr	r3, [pc, #156]	@ (8000e70 <MX_SAI2_Init+0xb0>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000dd6:	4b26      	ldr	r3, [pc, #152]	@ (8000e70 <MX_SAI2_Init+0xb0>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8000ddc:	4b24      	ldr	r3, [pc, #144]	@ (8000e70 <MX_SAI2_Init+0xb0>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000de2:	4b23      	ldr	r3, [pc, #140]	@ (8000e70 <MX_SAI2_Init+0xb0>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_16K;
 8000de8:	4b21      	ldr	r3, [pc, #132]	@ (8000e70 <MX_SAI2_Init+0xb0>)
 8000dea:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 8000dee:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000df0:	4b1f      	ldr	r3, [pc, #124]	@ (8000e70 <MX_SAI2_Init+0xb0>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000df6:	4b1e      	ldr	r3, [pc, #120]	@ (8000e70 <MX_SAI2_Init+0xb0>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000dfc:	4b1c      	ldr	r3, [pc, #112]	@ (8000e70 <MX_SAI2_Init+0xb0>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000e02:	4b1b      	ldr	r3, [pc, #108]	@ (8000e70 <MX_SAI2_Init+0xb0>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockA2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8000e08:	2302      	movs	r3, #2
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	2100      	movs	r1, #0
 8000e0e:	4818      	ldr	r0, [pc, #96]	@ (8000e70 <MX_SAI2_Init+0xb0>)
 8000e10:	f00b fe08 	bl	800ca24 <HAL_SAI_InitProtocol>
 8000e14:	4603      	mov	r3, r0
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d001      	beq.n	8000e1e <MX_SAI2_Init+0x5e>
  {
    Error_Handler();
 8000e1a:	f000 fe71 	bl	8001b00 <Error_Handler>
  }
  hsai_BlockB2.Instance = SAI2_Block_B;
 8000e1e:	4b16      	ldr	r3, [pc, #88]	@ (8000e78 <MX_SAI2_Init+0xb8>)
 8000e20:	4a16      	ldr	r2, [pc, #88]	@ (8000e7c <MX_SAI2_Init+0xbc>)
 8000e22:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 8000e24:	4b14      	ldr	r3, [pc, #80]	@ (8000e78 <MX_SAI2_Init+0xb8>)
 8000e26:	2203      	movs	r2, #3
 8000e28:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 8000e2a:	4b13      	ldr	r3, [pc, #76]	@ (8000e78 <MX_SAI2_Init+0xb8>)
 8000e2c:	2201      	movs	r2, #1
 8000e2e:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000e30:	4b11      	ldr	r3, [pc, #68]	@ (8000e78 <MX_SAI2_Init+0xb8>)
 8000e32:	2200      	movs	r2, #0
 8000e34:	611a      	str	r2, [r3, #16]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000e36:	4b10      	ldr	r3, [pc, #64]	@ (8000e78 <MX_SAI2_Init+0xb8>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	619a      	str	r2, [r3, #24]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000e3c:	4b0e      	ldr	r3, [pc, #56]	@ (8000e78 <MX_SAI2_Init+0xb8>)
 8000e3e:	2200      	movs	r2, #0
 8000e40:	60da      	str	r2, [r3, #12]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000e42:	4b0d      	ldr	r3, [pc, #52]	@ (8000e78 <MX_SAI2_Init+0xb8>)
 8000e44:	2200      	movs	r2, #0
 8000e46:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000e48:	4b0b      	ldr	r3, [pc, #44]	@ (8000e78 <MX_SAI2_Init+0xb8>)
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000e4e:	4b0a      	ldr	r3, [pc, #40]	@ (8000e78 <MX_SAI2_Init+0xb8>)
 8000e50:	2200      	movs	r2, #0
 8000e52:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockB2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8000e54:	2302      	movs	r3, #2
 8000e56:	2200      	movs	r2, #0
 8000e58:	2100      	movs	r1, #0
 8000e5a:	4807      	ldr	r0, [pc, #28]	@ (8000e78 <MX_SAI2_Init+0xb8>)
 8000e5c:	f00b fde2 	bl	800ca24 <HAL_SAI_InitProtocol>
 8000e60:	4603      	mov	r3, r0
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d001      	beq.n	8000e6a <MX_SAI2_Init+0xaa>
  {
    Error_Handler();
 8000e66:	f000 fe4b 	bl	8001b00 <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 8000e6a:	bf00      	nop
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	20012a08 	.word	0x20012a08
 8000e74:	40015c04 	.word	0x40015c04
 8000e78:	20012a8c 	.word	0x20012a8c
 8000e7c:	40015c24 	.word	0x40015c24

08000e80 <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 8000e80:	b480      	push	{r7}
 8000e82:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8000e84:	4b0c      	ldr	r3, [pc, #48]	@ (8000eb8 <MX_SDMMC1_SD_Init+0x38>)
 8000e86:	4a0d      	ldr	r2, [pc, #52]	@ (8000ebc <MX_SDMMC1_SD_Init+0x3c>)
 8000e88:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8000e8a:	4b0b      	ldr	r3, [pc, #44]	@ (8000eb8 <MX_SDMMC1_SD_Init+0x38>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 8000e90:	4b09      	ldr	r3, [pc, #36]	@ (8000eb8 <MX_SDMMC1_SD_Init+0x38>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8000e96:	4b08      	ldr	r3, [pc, #32]	@ (8000eb8 <MX_SDMMC1_SD_Init+0x38>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 8000e9c:	4b06      	ldr	r3, [pc, #24]	@ (8000eb8 <MX_SDMMC1_SD_Init+0x38>)
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8000ea2:	4b05      	ldr	r3, [pc, #20]	@ (8000eb8 <MX_SDMMC1_SD_Init+0x38>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 8000ea8:	4b03      	ldr	r3, [pc, #12]	@ (8000eb8 <MX_SDMMC1_SD_Init+0x38>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 8000eae:	bf00      	nop
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb6:	4770      	bx	lr
 8000eb8:	20012bd0 	.word	0x20012bd0
 8000ebc:	40012c00 	.word	0x40012c00

08000ec0 <MX_SPDIFRX_Init>:
  * @brief SPDIFRX Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPDIFRX_Init(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	af00      	add	r7, sp, #0
  /* USER CODE END SPDIFRX_Init 0 */

  /* USER CODE BEGIN SPDIFRX_Init 1 */

  /* USER CODE END SPDIFRX_Init 1 */
  hspdif.Instance = SPDIFRX;
 8000ec4:	4b15      	ldr	r3, [pc, #84]	@ (8000f1c <MX_SPDIFRX_Init+0x5c>)
 8000ec6:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8000eca:	601a      	str	r2, [r3, #0]
  hspdif.Init.InputSelection = SPDIFRX_INPUT_IN0;
 8000ecc:	4b13      	ldr	r3, [pc, #76]	@ (8000f1c <MX_SPDIFRX_Init+0x5c>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	605a      	str	r2, [r3, #4]
  hspdif.Init.Retries = SPDIFRX_MAXRETRIES_NONE;
 8000ed2:	4b12      	ldr	r3, [pc, #72]	@ (8000f1c <MX_SPDIFRX_Init+0x5c>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	609a      	str	r2, [r3, #8]
  hspdif.Init.WaitForActivity = SPDIFRX_WAITFORACTIVITY_OFF;
 8000ed8:	4b10      	ldr	r3, [pc, #64]	@ (8000f1c <MX_SPDIFRX_Init+0x5c>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	60da      	str	r2, [r3, #12]
  hspdif.Init.ChannelSelection = SPDIFRX_CHANNEL_A;
 8000ede:	4b0f      	ldr	r3, [pc, #60]	@ (8000f1c <MX_SPDIFRX_Init+0x5c>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	611a      	str	r2, [r3, #16]
  hspdif.Init.DataFormat = SPDIFRX_DATAFORMAT_LSB;
 8000ee4:	4b0d      	ldr	r3, [pc, #52]	@ (8000f1c <MX_SPDIFRX_Init+0x5c>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	615a      	str	r2, [r3, #20]
  hspdif.Init.StereoMode = SPDIFRX_STEREOMODE_DISABLE;
 8000eea:	4b0c      	ldr	r3, [pc, #48]	@ (8000f1c <MX_SPDIFRX_Init+0x5c>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	619a      	str	r2, [r3, #24]
  hspdif.Init.PreambleTypeMask = SPDIFRX_PREAMBLETYPEMASK_OFF;
 8000ef0:	4b0a      	ldr	r3, [pc, #40]	@ (8000f1c <MX_SPDIFRX_Init+0x5c>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	61da      	str	r2, [r3, #28]
  hspdif.Init.ChannelStatusMask = SPDIFRX_CHANNELSTATUS_OFF;
 8000ef6:	4b09      	ldr	r3, [pc, #36]	@ (8000f1c <MX_SPDIFRX_Init+0x5c>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	621a      	str	r2, [r3, #32]
  hspdif.Init.ValidityBitMask = SPDIFRX_VALIDITYMASK_OFF;
 8000efc:	4b07      	ldr	r3, [pc, #28]	@ (8000f1c <MX_SPDIFRX_Init+0x5c>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	625a      	str	r2, [r3, #36]	@ 0x24
  hspdif.Init.ParityErrorMask = SPDIFRX_PARITYERRORMASK_OFF;
 8000f02:	4b06      	ldr	r3, [pc, #24]	@ (8000f1c <MX_SPDIFRX_Init+0x5c>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_SPDIFRX_Init(&hspdif) != HAL_OK)
 8000f08:	4804      	ldr	r0, [pc, #16]	@ (8000f1c <MX_SPDIFRX_Init+0x5c>)
 8000f0a:	f00d faeb 	bl	800e4e4 <HAL_SPDIFRX_Init>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d001      	beq.n	8000f18 <MX_SPDIFRX_Init+0x58>
  {
    Error_Handler();
 8000f14:	f000 fdf4 	bl	8001b00 <Error_Handler>
  }
  /* USER CODE BEGIN SPDIFRX_Init 2 */

  /* USER CODE END SPDIFRX_Init 2 */

}
 8000f18:	bf00      	nop
 8000f1a:	bd80      	pop	{r7, pc}
 8000f1c:	20012c54 	.word	0x20012c54

08000f20 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000f24:	4b1b      	ldr	r3, [pc, #108]	@ (8000f94 <MX_SPI2_Init+0x74>)
 8000f26:	4a1c      	ldr	r2, [pc, #112]	@ (8000f98 <MX_SPI2_Init+0x78>)
 8000f28:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000f2a:	4b1a      	ldr	r3, [pc, #104]	@ (8000f94 <MX_SPI2_Init+0x74>)
 8000f2c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000f30:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000f32:	4b18      	ldr	r3, [pc, #96]	@ (8000f94 <MX_SPI2_Init+0x74>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8000f38:	4b16      	ldr	r3, [pc, #88]	@ (8000f94 <MX_SPI2_Init+0x74>)
 8000f3a:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000f3e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000f40:	4b14      	ldr	r3, [pc, #80]	@ (8000f94 <MX_SPI2_Init+0x74>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f46:	4b13      	ldr	r3, [pc, #76]	@ (8000f94 <MX_SPI2_Init+0x74>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000f4c:	4b11      	ldr	r3, [pc, #68]	@ (8000f94 <MX_SPI2_Init+0x74>)
 8000f4e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000f52:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000f54:	4b0f      	ldr	r3, [pc, #60]	@ (8000f94 <MX_SPI2_Init+0x74>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f5a:	4b0e      	ldr	r3, [pc, #56]	@ (8000f94 <MX_SPI2_Init+0x74>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f60:	4b0c      	ldr	r3, [pc, #48]	@ (8000f94 <MX_SPI2_Init+0x74>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f66:	4b0b      	ldr	r3, [pc, #44]	@ (8000f94 <MX_SPI2_Init+0x74>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000f6c:	4b09      	ldr	r3, [pc, #36]	@ (8000f94 <MX_SPI2_Init+0x74>)
 8000f6e:	2207      	movs	r2, #7
 8000f70:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000f72:	4b08      	ldr	r3, [pc, #32]	@ (8000f94 <MX_SPI2_Init+0x74>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000f78:	4b06      	ldr	r3, [pc, #24]	@ (8000f94 <MX_SPI2_Init+0x74>)
 8000f7a:	2208      	movs	r2, #8
 8000f7c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000f7e:	4805      	ldr	r0, [pc, #20]	@ (8000f94 <MX_SPI2_Init+0x74>)
 8000f80:	f00d fb0c 	bl	800e59c <HAL_SPI_Init>
 8000f84:	4603      	mov	r3, r0
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d001      	beq.n	8000f8e <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000f8a:	f000 fdb9 	bl	8001b00 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000f8e:	bf00      	nop
 8000f90:	bd80      	pop	{r7, pc}
 8000f92:	bf00      	nop
 8000f94:	20012ca0 	.word	0x20012ca0
 8000f98:	40003800 	.word	0x40003800

08000f9c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b09a      	sub	sp, #104	@ 0x68
 8000fa0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000fa2:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	601a      	str	r2, [r3, #0]
 8000faa:	605a      	str	r2, [r3, #4]
 8000fac:	609a      	str	r2, [r3, #8]
 8000fae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fb0:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	601a      	str	r2, [r3, #0]
 8000fb8:	605a      	str	r2, [r3, #4]
 8000fba:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000fbc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	601a      	str	r2, [r3, #0]
 8000fc4:	605a      	str	r2, [r3, #4]
 8000fc6:	609a      	str	r2, [r3, #8]
 8000fc8:	60da      	str	r2, [r3, #12]
 8000fca:	611a      	str	r2, [r3, #16]
 8000fcc:	615a      	str	r2, [r3, #20]
 8000fce:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000fd0:	1d3b      	adds	r3, r7, #4
 8000fd2:	222c      	movs	r2, #44	@ 0x2c
 8000fd4:	2100      	movs	r1, #0
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f016 fc48 	bl	801786c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000fdc:	4b43      	ldr	r3, [pc, #268]	@ (80010ec <MX_TIM1_Init+0x150>)
 8000fde:	4a44      	ldr	r2, [pc, #272]	@ (80010f0 <MX_TIM1_Init+0x154>)
 8000fe0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000fe2:	4b42      	ldr	r3, [pc, #264]	@ (80010ec <MX_TIM1_Init+0x150>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fe8:	4b40      	ldr	r3, [pc, #256]	@ (80010ec <MX_TIM1_Init+0x150>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000fee:	4b3f      	ldr	r3, [pc, #252]	@ (80010ec <MX_TIM1_Init+0x150>)
 8000ff0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000ff4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ff6:	4b3d      	ldr	r3, [pc, #244]	@ (80010ec <MX_TIM1_Init+0x150>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000ffc:	4b3b      	ldr	r3, [pc, #236]	@ (80010ec <MX_TIM1_Init+0x150>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001002:	4b3a      	ldr	r3, [pc, #232]	@ (80010ec <MX_TIM1_Init+0x150>)
 8001004:	2200      	movs	r2, #0
 8001006:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001008:	4838      	ldr	r0, [pc, #224]	@ (80010ec <MX_TIM1_Init+0x150>)
 800100a:	f00d fb72 	bl	800e6f2 <HAL_TIM_Base_Init>
 800100e:	4603      	mov	r3, r0
 8001010:	2b00      	cmp	r3, #0
 8001012:	d001      	beq.n	8001018 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001014:	f000 fd74 	bl	8001b00 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001018:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800101c:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800101e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001022:	4619      	mov	r1, r3
 8001024:	4831      	ldr	r0, [pc, #196]	@ (80010ec <MX_TIM1_Init+0x150>)
 8001026:	f00d fea5 	bl	800ed74 <HAL_TIM_ConfigClockSource>
 800102a:	4603      	mov	r3, r0
 800102c:	2b00      	cmp	r3, #0
 800102e:	d001      	beq.n	8001034 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001030:	f000 fd66 	bl	8001b00 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001034:	482d      	ldr	r0, [pc, #180]	@ (80010ec <MX_TIM1_Init+0x150>)
 8001036:	f00d fc2b 	bl	800e890 <HAL_TIM_PWM_Init>
 800103a:	4603      	mov	r3, r0
 800103c:	2b00      	cmp	r3, #0
 800103e:	d001      	beq.n	8001044 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001040:	f000 fd5e 	bl	8001b00 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001044:	2300      	movs	r3, #0
 8001046:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001048:	2300      	movs	r3, #0
 800104a:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800104c:	2300      	movs	r3, #0
 800104e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001050:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001054:	4619      	mov	r1, r3
 8001056:	4825      	ldr	r0, [pc, #148]	@ (80010ec <MX_TIM1_Init+0x150>)
 8001058:	f00e fb1c 	bl	800f694 <HAL_TIMEx_MasterConfigSynchronization>
 800105c:	4603      	mov	r3, r0
 800105e:	2b00      	cmp	r3, #0
 8001060:	d001      	beq.n	8001066 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8001062:	f000 fd4d 	bl	8001b00 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001066:	2360      	movs	r3, #96	@ 0x60
 8001068:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 800106a:	2300      	movs	r3, #0
 800106c:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800106e:	2300      	movs	r3, #0
 8001070:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001072:	2300      	movs	r3, #0
 8001074:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001076:	2300      	movs	r3, #0
 8001078:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800107a:	2300      	movs	r3, #0
 800107c:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800107e:	2300      	movs	r3, #0
 8001080:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001082:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001086:	2200      	movs	r2, #0
 8001088:	4619      	mov	r1, r3
 800108a:	4818      	ldr	r0, [pc, #96]	@ (80010ec <MX_TIM1_Init+0x150>)
 800108c:	f00d fd5e 	bl	800eb4c <HAL_TIM_PWM_ConfigChannel>
 8001090:	4603      	mov	r3, r0
 8001092:	2b00      	cmp	r3, #0
 8001094:	d001      	beq.n	800109a <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8001096:	f000 fd33 	bl	8001b00 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800109a:	2300      	movs	r3, #0
 800109c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800109e:	2300      	movs	r3, #0
 80010a0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80010a2:	2300      	movs	r3, #0
 80010a4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80010a6:	2300      	movs	r3, #0
 80010a8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80010aa:	2300      	movs	r3, #0
 80010ac:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80010ae:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80010b2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80010b4:	2300      	movs	r3, #0
 80010b6:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80010b8:	2300      	movs	r3, #0
 80010ba:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80010bc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80010c0:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80010c2:	2300      	movs	r3, #0
 80010c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80010c6:	2300      	movs	r3, #0
 80010c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80010ca:	1d3b      	adds	r3, r7, #4
 80010cc:	4619      	mov	r1, r3
 80010ce:	4807      	ldr	r0, [pc, #28]	@ (80010ec <MX_TIM1_Init+0x150>)
 80010d0:	f00e fb6e 	bl	800f7b0 <HAL_TIMEx_ConfigBreakDeadTime>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d001      	beq.n	80010de <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 80010da:	f000 fd11 	bl	8001b00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80010de:	4803      	ldr	r0, [pc, #12]	@ (80010ec <MX_TIM1_Init+0x150>)
 80010e0:	f001 fb52 	bl	8002788 <HAL_TIM_MspPostInit>

}
 80010e4:	bf00      	nop
 80010e6:	3768      	adds	r7, #104	@ 0x68
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}
 80010ec:	20012d04 	.word	0x20012d04
 80010f0:	40010000 	.word	0x40010000

080010f4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b08e      	sub	sp, #56	@ 0x38
 80010f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010fa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80010fe:	2200      	movs	r2, #0
 8001100:	601a      	str	r2, [r3, #0]
 8001102:	605a      	str	r2, [r3, #4]
 8001104:	609a      	str	r2, [r3, #8]
 8001106:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001108:	f107 031c 	add.w	r3, r7, #28
 800110c:	2200      	movs	r2, #0
 800110e:	601a      	str	r2, [r3, #0]
 8001110:	605a      	str	r2, [r3, #4]
 8001112:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001114:	463b      	mov	r3, r7
 8001116:	2200      	movs	r2, #0
 8001118:	601a      	str	r2, [r3, #0]
 800111a:	605a      	str	r2, [r3, #4]
 800111c:	609a      	str	r2, [r3, #8]
 800111e:	60da      	str	r2, [r3, #12]
 8001120:	611a      	str	r2, [r3, #16]
 8001122:	615a      	str	r2, [r3, #20]
 8001124:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001126:	4b2d      	ldr	r3, [pc, #180]	@ (80011dc <MX_TIM2_Init+0xe8>)
 8001128:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800112c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800112e:	4b2b      	ldr	r3, [pc, #172]	@ (80011dc <MX_TIM2_Init+0xe8>)
 8001130:	2200      	movs	r2, #0
 8001132:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001134:	4b29      	ldr	r3, [pc, #164]	@ (80011dc <MX_TIM2_Init+0xe8>)
 8001136:	2200      	movs	r2, #0
 8001138:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800113a:	4b28      	ldr	r3, [pc, #160]	@ (80011dc <MX_TIM2_Init+0xe8>)
 800113c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001140:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001142:	4b26      	ldr	r3, [pc, #152]	@ (80011dc <MX_TIM2_Init+0xe8>)
 8001144:	2200      	movs	r2, #0
 8001146:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001148:	4b24      	ldr	r3, [pc, #144]	@ (80011dc <MX_TIM2_Init+0xe8>)
 800114a:	2200      	movs	r2, #0
 800114c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800114e:	4823      	ldr	r0, [pc, #140]	@ (80011dc <MX_TIM2_Init+0xe8>)
 8001150:	f00d facf 	bl	800e6f2 <HAL_TIM_Base_Init>
 8001154:	4603      	mov	r3, r0
 8001156:	2b00      	cmp	r3, #0
 8001158:	d001      	beq.n	800115e <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800115a:	f000 fcd1 	bl	8001b00 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800115e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001162:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001164:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001168:	4619      	mov	r1, r3
 800116a:	481c      	ldr	r0, [pc, #112]	@ (80011dc <MX_TIM2_Init+0xe8>)
 800116c:	f00d fe02 	bl	800ed74 <HAL_TIM_ConfigClockSource>
 8001170:	4603      	mov	r3, r0
 8001172:	2b00      	cmp	r3, #0
 8001174:	d001      	beq.n	800117a <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8001176:	f000 fcc3 	bl	8001b00 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800117a:	4818      	ldr	r0, [pc, #96]	@ (80011dc <MX_TIM2_Init+0xe8>)
 800117c:	f00d fb88 	bl	800e890 <HAL_TIM_PWM_Init>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d001      	beq.n	800118a <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8001186:	f000 fcbb 	bl	8001b00 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800118a:	2300      	movs	r3, #0
 800118c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800118e:	2300      	movs	r3, #0
 8001190:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001192:	f107 031c 	add.w	r3, r7, #28
 8001196:	4619      	mov	r1, r3
 8001198:	4810      	ldr	r0, [pc, #64]	@ (80011dc <MX_TIM2_Init+0xe8>)
 800119a:	f00e fa7b 	bl	800f694 <HAL_TIMEx_MasterConfigSynchronization>
 800119e:	4603      	mov	r3, r0
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d001      	beq.n	80011a8 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80011a4:	f000 fcac 	bl	8001b00 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80011a8:	2360      	movs	r3, #96	@ 0x60
 80011aa:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80011ac:	2300      	movs	r3, #0
 80011ae:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80011b0:	2300      	movs	r3, #0
 80011b2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80011b4:	2300      	movs	r3, #0
 80011b6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80011b8:	463b      	mov	r3, r7
 80011ba:	2200      	movs	r2, #0
 80011bc:	4619      	mov	r1, r3
 80011be:	4807      	ldr	r0, [pc, #28]	@ (80011dc <MX_TIM2_Init+0xe8>)
 80011c0:	f00d fcc4 	bl	800eb4c <HAL_TIM_PWM_ConfigChannel>
 80011c4:	4603      	mov	r3, r0
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d001      	beq.n	80011ce <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80011ca:	f000 fc99 	bl	8001b00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80011ce:	4803      	ldr	r0, [pc, #12]	@ (80011dc <MX_TIM2_Init+0xe8>)
 80011d0:	f001 fada 	bl	8002788 <HAL_TIM_MspPostInit>

}
 80011d4:	bf00      	nop
 80011d6:	3738      	adds	r7, #56	@ 0x38
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd80      	pop	{r7, pc}
 80011dc:	20012d50 	.word	0x20012d50

080011e0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b08e      	sub	sp, #56	@ 0x38
 80011e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011e6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80011ea:	2200      	movs	r2, #0
 80011ec:	601a      	str	r2, [r3, #0]
 80011ee:	605a      	str	r2, [r3, #4]
 80011f0:	609a      	str	r2, [r3, #8]
 80011f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011f4:	f107 031c 	add.w	r3, r7, #28
 80011f8:	2200      	movs	r2, #0
 80011fa:	601a      	str	r2, [r3, #0]
 80011fc:	605a      	str	r2, [r3, #4]
 80011fe:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001200:	463b      	mov	r3, r7
 8001202:	2200      	movs	r2, #0
 8001204:	601a      	str	r2, [r3, #0]
 8001206:	605a      	str	r2, [r3, #4]
 8001208:	609a      	str	r2, [r3, #8]
 800120a:	60da      	str	r2, [r3, #12]
 800120c:	611a      	str	r2, [r3, #16]
 800120e:	615a      	str	r2, [r3, #20]
 8001210:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001212:	4b2d      	ldr	r3, [pc, #180]	@ (80012c8 <MX_TIM3_Init+0xe8>)
 8001214:	4a2d      	ldr	r2, [pc, #180]	@ (80012cc <MX_TIM3_Init+0xec>)
 8001216:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001218:	4b2b      	ldr	r3, [pc, #172]	@ (80012c8 <MX_TIM3_Init+0xe8>)
 800121a:	2200      	movs	r2, #0
 800121c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800121e:	4b2a      	ldr	r3, [pc, #168]	@ (80012c8 <MX_TIM3_Init+0xe8>)
 8001220:	2200      	movs	r2, #0
 8001222:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001224:	4b28      	ldr	r3, [pc, #160]	@ (80012c8 <MX_TIM3_Init+0xe8>)
 8001226:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800122a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800122c:	4b26      	ldr	r3, [pc, #152]	@ (80012c8 <MX_TIM3_Init+0xe8>)
 800122e:	2200      	movs	r2, #0
 8001230:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001232:	4b25      	ldr	r3, [pc, #148]	@ (80012c8 <MX_TIM3_Init+0xe8>)
 8001234:	2200      	movs	r2, #0
 8001236:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001238:	4823      	ldr	r0, [pc, #140]	@ (80012c8 <MX_TIM3_Init+0xe8>)
 800123a:	f00d fa5a 	bl	800e6f2 <HAL_TIM_Base_Init>
 800123e:	4603      	mov	r3, r0
 8001240:	2b00      	cmp	r3, #0
 8001242:	d001      	beq.n	8001248 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001244:	f000 fc5c 	bl	8001b00 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001248:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800124c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800124e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001252:	4619      	mov	r1, r3
 8001254:	481c      	ldr	r0, [pc, #112]	@ (80012c8 <MX_TIM3_Init+0xe8>)
 8001256:	f00d fd8d 	bl	800ed74 <HAL_TIM_ConfigClockSource>
 800125a:	4603      	mov	r3, r0
 800125c:	2b00      	cmp	r3, #0
 800125e:	d001      	beq.n	8001264 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8001260:	f000 fc4e 	bl	8001b00 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001264:	4818      	ldr	r0, [pc, #96]	@ (80012c8 <MX_TIM3_Init+0xe8>)
 8001266:	f00d fb13 	bl	800e890 <HAL_TIM_PWM_Init>
 800126a:	4603      	mov	r3, r0
 800126c:	2b00      	cmp	r3, #0
 800126e:	d001      	beq.n	8001274 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001270:	f000 fc46 	bl	8001b00 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001274:	2300      	movs	r3, #0
 8001276:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001278:	2300      	movs	r3, #0
 800127a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800127c:	f107 031c 	add.w	r3, r7, #28
 8001280:	4619      	mov	r1, r3
 8001282:	4811      	ldr	r0, [pc, #68]	@ (80012c8 <MX_TIM3_Init+0xe8>)
 8001284:	f00e fa06 	bl	800f694 <HAL_TIMEx_MasterConfigSynchronization>
 8001288:	4603      	mov	r3, r0
 800128a:	2b00      	cmp	r3, #0
 800128c:	d001      	beq.n	8001292 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800128e:	f000 fc37 	bl	8001b00 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001292:	2360      	movs	r3, #96	@ 0x60
 8001294:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001296:	2300      	movs	r3, #0
 8001298:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800129a:	2300      	movs	r3, #0
 800129c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800129e:	2300      	movs	r3, #0
 80012a0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80012a2:	463b      	mov	r3, r7
 80012a4:	2200      	movs	r2, #0
 80012a6:	4619      	mov	r1, r3
 80012a8:	4807      	ldr	r0, [pc, #28]	@ (80012c8 <MX_TIM3_Init+0xe8>)
 80012aa:	f00d fc4f 	bl	800eb4c <HAL_TIM_PWM_ConfigChannel>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d001      	beq.n	80012b8 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 80012b4:	f000 fc24 	bl	8001b00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80012b8:	4803      	ldr	r0, [pc, #12]	@ (80012c8 <MX_TIM3_Init+0xe8>)
 80012ba:	f001 fa65 	bl	8002788 <HAL_TIM_MspPostInit>

}
 80012be:	bf00      	nop
 80012c0:	3738      	adds	r7, #56	@ 0x38
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	20012d9c 	.word	0x20012d9c
 80012cc:	40000400 	.word	0x40000400

080012d0 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b08e      	sub	sp, #56	@ 0x38
 80012d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012d6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80012da:	2200      	movs	r2, #0
 80012dc:	601a      	str	r2, [r3, #0]
 80012de:	605a      	str	r2, [r3, #4]
 80012e0:	609a      	str	r2, [r3, #8]
 80012e2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012e4:	f107 031c 	add.w	r3, r7, #28
 80012e8:	2200      	movs	r2, #0
 80012ea:	601a      	str	r2, [r3, #0]
 80012ec:	605a      	str	r2, [r3, #4]
 80012ee:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012f0:	463b      	mov	r3, r7
 80012f2:	2200      	movs	r2, #0
 80012f4:	601a      	str	r2, [r3, #0]
 80012f6:	605a      	str	r2, [r3, #4]
 80012f8:	609a      	str	r2, [r3, #8]
 80012fa:	60da      	str	r2, [r3, #12]
 80012fc:	611a      	str	r2, [r3, #16]
 80012fe:	615a      	str	r2, [r3, #20]
 8001300:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001302:	4b2d      	ldr	r3, [pc, #180]	@ (80013b8 <MX_TIM5_Init+0xe8>)
 8001304:	4a2d      	ldr	r2, [pc, #180]	@ (80013bc <MX_TIM5_Init+0xec>)
 8001306:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001308:	4b2b      	ldr	r3, [pc, #172]	@ (80013b8 <MX_TIM5_Init+0xe8>)
 800130a:	2200      	movs	r2, #0
 800130c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800130e:	4b2a      	ldr	r3, [pc, #168]	@ (80013b8 <MX_TIM5_Init+0xe8>)
 8001310:	2200      	movs	r2, #0
 8001312:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001314:	4b28      	ldr	r3, [pc, #160]	@ (80013b8 <MX_TIM5_Init+0xe8>)
 8001316:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800131a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800131c:	4b26      	ldr	r3, [pc, #152]	@ (80013b8 <MX_TIM5_Init+0xe8>)
 800131e:	2200      	movs	r2, #0
 8001320:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001322:	4b25      	ldr	r3, [pc, #148]	@ (80013b8 <MX_TIM5_Init+0xe8>)
 8001324:	2200      	movs	r2, #0
 8001326:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001328:	4823      	ldr	r0, [pc, #140]	@ (80013b8 <MX_TIM5_Init+0xe8>)
 800132a:	f00d f9e2 	bl	800e6f2 <HAL_TIM_Base_Init>
 800132e:	4603      	mov	r3, r0
 8001330:	2b00      	cmp	r3, #0
 8001332:	d001      	beq.n	8001338 <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 8001334:	f000 fbe4 	bl	8001b00 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001338:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800133c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800133e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001342:	4619      	mov	r1, r3
 8001344:	481c      	ldr	r0, [pc, #112]	@ (80013b8 <MX_TIM5_Init+0xe8>)
 8001346:	f00d fd15 	bl	800ed74 <HAL_TIM_ConfigClockSource>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d001      	beq.n	8001354 <MX_TIM5_Init+0x84>
  {
    Error_Handler();
 8001350:	f000 fbd6 	bl	8001b00 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8001354:	4818      	ldr	r0, [pc, #96]	@ (80013b8 <MX_TIM5_Init+0xe8>)
 8001356:	f00d fa9b 	bl	800e890 <HAL_TIM_PWM_Init>
 800135a:	4603      	mov	r3, r0
 800135c:	2b00      	cmp	r3, #0
 800135e:	d001      	beq.n	8001364 <MX_TIM5_Init+0x94>
  {
    Error_Handler();
 8001360:	f000 fbce 	bl	8001b00 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001364:	2300      	movs	r3, #0
 8001366:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001368:	2300      	movs	r3, #0
 800136a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800136c:	f107 031c 	add.w	r3, r7, #28
 8001370:	4619      	mov	r1, r3
 8001372:	4811      	ldr	r0, [pc, #68]	@ (80013b8 <MX_TIM5_Init+0xe8>)
 8001374:	f00e f98e 	bl	800f694 <HAL_TIMEx_MasterConfigSynchronization>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d001      	beq.n	8001382 <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 800137e:	f000 fbbf 	bl	8001b00 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001382:	2360      	movs	r3, #96	@ 0x60
 8001384:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001386:	2300      	movs	r3, #0
 8001388:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800138a:	2300      	movs	r3, #0
 800138c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800138e:	2300      	movs	r3, #0
 8001390:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001392:	463b      	mov	r3, r7
 8001394:	220c      	movs	r2, #12
 8001396:	4619      	mov	r1, r3
 8001398:	4807      	ldr	r0, [pc, #28]	@ (80013b8 <MX_TIM5_Init+0xe8>)
 800139a:	f00d fbd7 	bl	800eb4c <HAL_TIM_PWM_ConfigChannel>
 800139e:	4603      	mov	r3, r0
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d001      	beq.n	80013a8 <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 80013a4:	f000 fbac 	bl	8001b00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 80013a8:	4803      	ldr	r0, [pc, #12]	@ (80013b8 <MX_TIM5_Init+0xe8>)
 80013aa:	f001 f9ed 	bl	8002788 <HAL_TIM_MspPostInit>

}
 80013ae:	bf00      	nop
 80013b0:	3738      	adds	r7, #56	@ 0x38
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	20012de8 	.word	0x20012de8
 80013bc:	40000c00 	.word	0x40000c00

080013c0 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b088      	sub	sp, #32
 80013c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013c6:	f107 0310 	add.w	r3, r7, #16
 80013ca:	2200      	movs	r2, #0
 80013cc:	601a      	str	r2, [r3, #0]
 80013ce:	605a      	str	r2, [r3, #4]
 80013d0:	609a      	str	r2, [r3, #8]
 80013d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013d4:	1d3b      	adds	r3, r7, #4
 80013d6:	2200      	movs	r2, #0
 80013d8:	601a      	str	r2, [r3, #0]
 80013da:	605a      	str	r2, [r3, #4]
 80013dc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80013de:	4b20      	ldr	r3, [pc, #128]	@ (8001460 <MX_TIM8_Init+0xa0>)
 80013e0:	4a20      	ldr	r2, [pc, #128]	@ (8001464 <MX_TIM8_Init+0xa4>)
 80013e2:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80013e4:	4b1e      	ldr	r3, [pc, #120]	@ (8001460 <MX_TIM8_Init+0xa0>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013ea:	4b1d      	ldr	r3, [pc, #116]	@ (8001460 <MX_TIM8_Init+0xa0>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80013f0:	4b1b      	ldr	r3, [pc, #108]	@ (8001460 <MX_TIM8_Init+0xa0>)
 80013f2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80013f6:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013f8:	4b19      	ldr	r3, [pc, #100]	@ (8001460 <MX_TIM8_Init+0xa0>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80013fe:	4b18      	ldr	r3, [pc, #96]	@ (8001460 <MX_TIM8_Init+0xa0>)
 8001400:	2200      	movs	r2, #0
 8001402:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001404:	4b16      	ldr	r3, [pc, #88]	@ (8001460 <MX_TIM8_Init+0xa0>)
 8001406:	2200      	movs	r2, #0
 8001408:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800140a:	4815      	ldr	r0, [pc, #84]	@ (8001460 <MX_TIM8_Init+0xa0>)
 800140c:	f00d f971 	bl	800e6f2 <HAL_TIM_Base_Init>
 8001410:	4603      	mov	r3, r0
 8001412:	2b00      	cmp	r3, #0
 8001414:	d001      	beq.n	800141a <MX_TIM8_Init+0x5a>
  {
    Error_Handler();
 8001416:	f000 fb73 	bl	8001b00 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800141a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800141e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001420:	f107 0310 	add.w	r3, r7, #16
 8001424:	4619      	mov	r1, r3
 8001426:	480e      	ldr	r0, [pc, #56]	@ (8001460 <MX_TIM8_Init+0xa0>)
 8001428:	f00d fca4 	bl	800ed74 <HAL_TIM_ConfigClockSource>
 800142c:	4603      	mov	r3, r0
 800142e:	2b00      	cmp	r3, #0
 8001430:	d001      	beq.n	8001436 <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 8001432:	f000 fb65 	bl	8001b00 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001436:	2300      	movs	r3, #0
 8001438:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800143a:	2300      	movs	r3, #0
 800143c:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800143e:	2300      	movs	r3, #0
 8001440:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001442:	1d3b      	adds	r3, r7, #4
 8001444:	4619      	mov	r1, r3
 8001446:	4806      	ldr	r0, [pc, #24]	@ (8001460 <MX_TIM8_Init+0xa0>)
 8001448:	f00e f924 	bl	800f694 <HAL_TIMEx_MasterConfigSynchronization>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d001      	beq.n	8001456 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8001452:	f000 fb55 	bl	8001b00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001456:	bf00      	nop
 8001458:	3720      	adds	r7, #32
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	20012e34 	.word	0x20012e34
 8001464:	40010400 	.word	0x40010400

08001468 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b088      	sub	sp, #32
 800146c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800146e:	1d3b      	adds	r3, r7, #4
 8001470:	2200      	movs	r2, #0
 8001472:	601a      	str	r2, [r3, #0]
 8001474:	605a      	str	r2, [r3, #4]
 8001476:	609a      	str	r2, [r3, #8]
 8001478:	60da      	str	r2, [r3, #12]
 800147a:	611a      	str	r2, [r3, #16]
 800147c:	615a      	str	r2, [r3, #20]
 800147e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8001480:	4b1a      	ldr	r3, [pc, #104]	@ (80014ec <MX_TIM12_Init+0x84>)
 8001482:	4a1b      	ldr	r2, [pc, #108]	@ (80014f0 <MX_TIM12_Init+0x88>)
 8001484:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 0;
 8001486:	4b19      	ldr	r3, [pc, #100]	@ (80014ec <MX_TIM12_Init+0x84>)
 8001488:	2200      	movs	r2, #0
 800148a:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 800148c:	4b17      	ldr	r3, [pc, #92]	@ (80014ec <MX_TIM12_Init+0x84>)
 800148e:	2200      	movs	r2, #0
 8001490:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 8001492:	4b16      	ldr	r3, [pc, #88]	@ (80014ec <MX_TIM12_Init+0x84>)
 8001494:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001498:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800149a:	4b14      	ldr	r3, [pc, #80]	@ (80014ec <MX_TIM12_Init+0x84>)
 800149c:	2200      	movs	r2, #0
 800149e:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014a0:	4b12      	ldr	r3, [pc, #72]	@ (80014ec <MX_TIM12_Init+0x84>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 80014a6:	4811      	ldr	r0, [pc, #68]	@ (80014ec <MX_TIM12_Init+0x84>)
 80014a8:	f00d f9f2 	bl	800e890 <HAL_TIM_PWM_Init>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d001      	beq.n	80014b6 <MX_TIM12_Init+0x4e>
  {
    Error_Handler();
 80014b2:	f000 fb25 	bl	8001b00 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80014b6:	2360      	movs	r3, #96	@ 0x60
 80014b8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80014ba:	2300      	movs	r3, #0
 80014bc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014be:	2300      	movs	r3, #0
 80014c0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014c2:	2300      	movs	r3, #0
 80014c4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80014c6:	1d3b      	adds	r3, r7, #4
 80014c8:	2200      	movs	r2, #0
 80014ca:	4619      	mov	r1, r3
 80014cc:	4807      	ldr	r0, [pc, #28]	@ (80014ec <MX_TIM12_Init+0x84>)
 80014ce:	f00d fb3d 	bl	800eb4c <HAL_TIM_PWM_ConfigChannel>
 80014d2:	4603      	mov	r3, r0
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d001      	beq.n	80014dc <MX_TIM12_Init+0x74>
  {
    Error_Handler();
 80014d8:	f000 fb12 	bl	8001b00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 80014dc:	4803      	ldr	r0, [pc, #12]	@ (80014ec <MX_TIM12_Init+0x84>)
 80014de:	f001 f953 	bl	8002788 <HAL_TIM_MspPostInit>

}
 80014e2:	bf00      	nop
 80014e4:	3720      	adds	r7, #32
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	20012e80 	.word	0x20012e80
 80014f0:	40001800 	.word	0x40001800

080014f4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80014f8:	4b14      	ldr	r3, [pc, #80]	@ (800154c <MX_USART1_UART_Init+0x58>)
 80014fa:	4a15      	ldr	r2, [pc, #84]	@ (8001550 <MX_USART1_UART_Init+0x5c>)
 80014fc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80014fe:	4b13      	ldr	r3, [pc, #76]	@ (800154c <MX_USART1_UART_Init+0x58>)
 8001500:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001504:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001506:	4b11      	ldr	r3, [pc, #68]	@ (800154c <MX_USART1_UART_Init+0x58>)
 8001508:	2200      	movs	r2, #0
 800150a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800150c:	4b0f      	ldr	r3, [pc, #60]	@ (800154c <MX_USART1_UART_Init+0x58>)
 800150e:	2200      	movs	r2, #0
 8001510:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001512:	4b0e      	ldr	r3, [pc, #56]	@ (800154c <MX_USART1_UART_Init+0x58>)
 8001514:	2200      	movs	r2, #0
 8001516:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001518:	4b0c      	ldr	r3, [pc, #48]	@ (800154c <MX_USART1_UART_Init+0x58>)
 800151a:	220c      	movs	r2, #12
 800151c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800151e:	4b0b      	ldr	r3, [pc, #44]	@ (800154c <MX_USART1_UART_Init+0x58>)
 8001520:	2200      	movs	r2, #0
 8001522:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001524:	4b09      	ldr	r3, [pc, #36]	@ (800154c <MX_USART1_UART_Init+0x58>)
 8001526:	2200      	movs	r2, #0
 8001528:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800152a:	4b08      	ldr	r3, [pc, #32]	@ (800154c <MX_USART1_UART_Init+0x58>)
 800152c:	2200      	movs	r2, #0
 800152e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001530:	4b06      	ldr	r3, [pc, #24]	@ (800154c <MX_USART1_UART_Init+0x58>)
 8001532:	2200      	movs	r2, #0
 8001534:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001536:	4805      	ldr	r0, [pc, #20]	@ (800154c <MX_USART1_UART_Init+0x58>)
 8001538:	f00e f9d6 	bl	800f8e8 <HAL_UART_Init>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d001      	beq.n	8001546 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001542:	f000 fadd 	bl	8001b00 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001546:	bf00      	nop
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	20012ecc 	.word	0x20012ecc
 8001550:	40011000 	.word	0x40011000

08001554 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001558:	4b14      	ldr	r3, [pc, #80]	@ (80015ac <MX_USART6_UART_Init+0x58>)
 800155a:	4a15      	ldr	r2, [pc, #84]	@ (80015b0 <MX_USART6_UART_Init+0x5c>)
 800155c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800155e:	4b13      	ldr	r3, [pc, #76]	@ (80015ac <MX_USART6_UART_Init+0x58>)
 8001560:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001564:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001566:	4b11      	ldr	r3, [pc, #68]	@ (80015ac <MX_USART6_UART_Init+0x58>)
 8001568:	2200      	movs	r2, #0
 800156a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800156c:	4b0f      	ldr	r3, [pc, #60]	@ (80015ac <MX_USART6_UART_Init+0x58>)
 800156e:	2200      	movs	r2, #0
 8001570:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001572:	4b0e      	ldr	r3, [pc, #56]	@ (80015ac <MX_USART6_UART_Init+0x58>)
 8001574:	2200      	movs	r2, #0
 8001576:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001578:	4b0c      	ldr	r3, [pc, #48]	@ (80015ac <MX_USART6_UART_Init+0x58>)
 800157a:	220c      	movs	r2, #12
 800157c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800157e:	4b0b      	ldr	r3, [pc, #44]	@ (80015ac <MX_USART6_UART_Init+0x58>)
 8001580:	2200      	movs	r2, #0
 8001582:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001584:	4b09      	ldr	r3, [pc, #36]	@ (80015ac <MX_USART6_UART_Init+0x58>)
 8001586:	2200      	movs	r2, #0
 8001588:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800158a:	4b08      	ldr	r3, [pc, #32]	@ (80015ac <MX_USART6_UART_Init+0x58>)
 800158c:	2200      	movs	r2, #0
 800158e:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001590:	4b06      	ldr	r3, [pc, #24]	@ (80015ac <MX_USART6_UART_Init+0x58>)
 8001592:	2200      	movs	r2, #0
 8001594:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001596:	4805      	ldr	r0, [pc, #20]	@ (80015ac <MX_USART6_UART_Init+0x58>)
 8001598:	f00e f9a6 	bl	800f8e8 <HAL_UART_Init>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d001      	beq.n	80015a6 <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 80015a2:	f000 faad 	bl	8001b00 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80015a6:	bf00      	nop
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	bf00      	nop
 80015ac:	20012f54 	.word	0x20012f54
 80015b0:	40011400 	.word	0x40011400

080015b4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b082      	sub	sp, #8
 80015b8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80015ba:	4b10      	ldr	r3, [pc, #64]	@ (80015fc <MX_DMA_Init+0x48>)
 80015bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015be:	4a0f      	ldr	r2, [pc, #60]	@ (80015fc <MX_DMA_Init+0x48>)
 80015c0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80015c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80015c6:	4b0d      	ldr	r3, [pc, #52]	@ (80015fc <MX_DMA_Init+0x48>)
 80015c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80015ce:	607b      	str	r3, [r7, #4]
 80015d0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 5, 0);
 80015d2:	2200      	movs	r2, #0
 80015d4:	2105      	movs	r1, #5
 80015d6:	203c      	movs	r0, #60	@ 0x3c
 80015d8:	f004 f9a0 	bl	800591c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 80015dc:	203c      	movs	r0, #60	@ 0x3c
 80015de:	f004 f9b9 	bl	8005954 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 80015e2:	2200      	movs	r2, #0
 80015e4:	2105      	movs	r1, #5
 80015e6:	2045      	movs	r0, #69	@ 0x45
 80015e8:	f004 f998 	bl	800591c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80015ec:	2045      	movs	r0, #69	@ 0x45
 80015ee:	f004 f9b1 	bl	8005954 <HAL_NVIC_EnableIRQ>

}
 80015f2:	bf00      	nop
 80015f4:	3708      	adds	r7, #8
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	40023800 	.word	0x40023800

08001600 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b088      	sub	sp, #32
 8001604:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8001606:	1d3b      	adds	r3, r7, #4
 8001608:	2200      	movs	r2, #0
 800160a:	601a      	str	r2, [r3, #0]
 800160c:	605a      	str	r2, [r3, #4]
 800160e:	609a      	str	r2, [r3, #8]
 8001610:	60da      	str	r2, [r3, #12]
 8001612:	611a      	str	r2, [r3, #16]
 8001614:	615a      	str	r2, [r3, #20]
 8001616:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8001618:	4b1f      	ldr	r3, [pc, #124]	@ (8001698 <MX_FMC_Init+0x98>)
 800161a:	4a20      	ldr	r2, [pc, #128]	@ (800169c <MX_FMC_Init+0x9c>)
 800161c:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 800161e:	4b1e      	ldr	r3, [pc, #120]	@ (8001698 <MX_FMC_Init+0x98>)
 8001620:	2200      	movs	r2, #0
 8001622:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8001624:	4b1c      	ldr	r3, [pc, #112]	@ (8001698 <MX_FMC_Init+0x98>)
 8001626:	2200      	movs	r2, #0
 8001628:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 800162a:	4b1b      	ldr	r3, [pc, #108]	@ (8001698 <MX_FMC_Init+0x98>)
 800162c:	2204      	movs	r2, #4
 800162e:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8001630:	4b19      	ldr	r3, [pc, #100]	@ (8001698 <MX_FMC_Init+0x98>)
 8001632:	2210      	movs	r2, #16
 8001634:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8001636:	4b18      	ldr	r3, [pc, #96]	@ (8001698 <MX_FMC_Init+0x98>)
 8001638:	2240      	movs	r2, #64	@ 0x40
 800163a:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 800163c:	4b16      	ldr	r3, [pc, #88]	@ (8001698 <MX_FMC_Init+0x98>)
 800163e:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001642:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8001644:	4b14      	ldr	r3, [pc, #80]	@ (8001698 <MX_FMC_Init+0x98>)
 8001646:	2200      	movs	r2, #0
 8001648:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 800164a:	4b13      	ldr	r3, [pc, #76]	@ (8001698 <MX_FMC_Init+0x98>)
 800164c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001650:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 8001652:	4b11      	ldr	r3, [pc, #68]	@ (8001698 <MX_FMC_Init+0x98>)
 8001654:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001658:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 800165a:	4b0f      	ldr	r3, [pc, #60]	@ (8001698 <MX_FMC_Init+0x98>)
 800165c:	2200      	movs	r2, #0
 800165e:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8001660:	2302      	movs	r3, #2
 8001662:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8001664:	2307      	movs	r3, #7
 8001666:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8001668:	2304      	movs	r3, #4
 800166a:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 800166c:	2307      	movs	r3, #7
 800166e:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8001670:	2303      	movs	r3, #3
 8001672:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8001674:	2302      	movs	r3, #2
 8001676:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8001678:	2302      	movs	r3, #2
 800167a:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 800167c:	1d3b      	adds	r3, r7, #4
 800167e:	4619      	mov	r1, r3
 8001680:	4805      	ldr	r0, [pc, #20]	@ (8001698 <MX_FMC_Init+0x98>)
 8001682:	f00c fefa 	bl	800e47a <HAL_SDRAM_Init>
 8001686:	4603      	mov	r3, r0
 8001688:	2b00      	cmp	r3, #0
 800168a:	d001      	beq.n	8001690 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 800168c:	f000 fa38 	bl	8001b00 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8001690:	bf00      	nop
 8001692:	3720      	adds	r7, #32
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}
 8001698:	20012fdc 	.word	0x20012fdc
 800169c:	a0000140 	.word	0xa0000140

080016a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b090      	sub	sp, #64	@ 0x40
 80016a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016a6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80016aa:	2200      	movs	r2, #0
 80016ac:	601a      	str	r2, [r3, #0]
 80016ae:	605a      	str	r2, [r3, #4]
 80016b0:	609a      	str	r2, [r3, #8]
 80016b2:	60da      	str	r2, [r3, #12]
 80016b4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80016b6:	4bb0      	ldr	r3, [pc, #704]	@ (8001978 <MX_GPIO_Init+0x2d8>)
 80016b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ba:	4aaf      	ldr	r2, [pc, #700]	@ (8001978 <MX_GPIO_Init+0x2d8>)
 80016bc:	f043 0310 	orr.w	r3, r3, #16
 80016c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80016c2:	4bad      	ldr	r3, [pc, #692]	@ (8001978 <MX_GPIO_Init+0x2d8>)
 80016c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016c6:	f003 0310 	and.w	r3, r3, #16
 80016ca:	62bb      	str	r3, [r7, #40]	@ 0x28
 80016cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80016ce:	4baa      	ldr	r3, [pc, #680]	@ (8001978 <MX_GPIO_Init+0x2d8>)
 80016d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016d2:	4aa9      	ldr	r2, [pc, #676]	@ (8001978 <MX_GPIO_Init+0x2d8>)
 80016d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80016d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80016da:	4ba7      	ldr	r3, [pc, #668]	@ (8001978 <MX_GPIO_Init+0x2d8>)
 80016dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80016e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80016e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016e6:	4ba4      	ldr	r3, [pc, #656]	@ (8001978 <MX_GPIO_Init+0x2d8>)
 80016e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ea:	4aa3      	ldr	r2, [pc, #652]	@ (8001978 <MX_GPIO_Init+0x2d8>)
 80016ec:	f043 0302 	orr.w	r3, r3, #2
 80016f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80016f2:	4ba1      	ldr	r3, [pc, #644]	@ (8001978 <MX_GPIO_Init+0x2d8>)
 80016f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016f6:	f003 0302 	and.w	r3, r3, #2
 80016fa:	623b      	str	r3, [r7, #32]
 80016fc:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80016fe:	4b9e      	ldr	r3, [pc, #632]	@ (8001978 <MX_GPIO_Init+0x2d8>)
 8001700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001702:	4a9d      	ldr	r2, [pc, #628]	@ (8001978 <MX_GPIO_Init+0x2d8>)
 8001704:	f043 0308 	orr.w	r3, r3, #8
 8001708:	6313      	str	r3, [r2, #48]	@ 0x30
 800170a:	4b9b      	ldr	r3, [pc, #620]	@ (8001978 <MX_GPIO_Init+0x2d8>)
 800170c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800170e:	f003 0308 	and.w	r3, r3, #8
 8001712:	61fb      	str	r3, [r7, #28]
 8001714:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001716:	4b98      	ldr	r3, [pc, #608]	@ (8001978 <MX_GPIO_Init+0x2d8>)
 8001718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800171a:	4a97      	ldr	r2, [pc, #604]	@ (8001978 <MX_GPIO_Init+0x2d8>)
 800171c:	f043 0304 	orr.w	r3, r3, #4
 8001720:	6313      	str	r3, [r2, #48]	@ 0x30
 8001722:	4b95      	ldr	r3, [pc, #596]	@ (8001978 <MX_GPIO_Init+0x2d8>)
 8001724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001726:	f003 0304 	and.w	r3, r3, #4
 800172a:	61bb      	str	r3, [r7, #24]
 800172c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800172e:	4b92      	ldr	r3, [pc, #584]	@ (8001978 <MX_GPIO_Init+0x2d8>)
 8001730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001732:	4a91      	ldr	r2, [pc, #580]	@ (8001978 <MX_GPIO_Init+0x2d8>)
 8001734:	f043 0301 	orr.w	r3, r3, #1
 8001738:	6313      	str	r3, [r2, #48]	@ 0x30
 800173a:	4b8f      	ldr	r3, [pc, #572]	@ (8001978 <MX_GPIO_Init+0x2d8>)
 800173c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800173e:	f003 0301 	and.w	r3, r3, #1
 8001742:	617b      	str	r3, [r7, #20]
 8001744:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8001746:	4b8c      	ldr	r3, [pc, #560]	@ (8001978 <MX_GPIO_Init+0x2d8>)
 8001748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800174a:	4a8b      	ldr	r2, [pc, #556]	@ (8001978 <MX_GPIO_Init+0x2d8>)
 800174c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001750:	6313      	str	r3, [r2, #48]	@ 0x30
 8001752:	4b89      	ldr	r3, [pc, #548]	@ (8001978 <MX_GPIO_Init+0x2d8>)
 8001754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001756:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800175a:	613b      	str	r3, [r7, #16]
 800175c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800175e:	4b86      	ldr	r3, [pc, #536]	@ (8001978 <MX_GPIO_Init+0x2d8>)
 8001760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001762:	4a85      	ldr	r2, [pc, #532]	@ (8001978 <MX_GPIO_Init+0x2d8>)
 8001764:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001768:	6313      	str	r3, [r2, #48]	@ 0x30
 800176a:	4b83      	ldr	r3, [pc, #524]	@ (8001978 <MX_GPIO_Init+0x2d8>)
 800176c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800176e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001772:	60fb      	str	r3, [r7, #12]
 8001774:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8001776:	4b80      	ldr	r3, [pc, #512]	@ (8001978 <MX_GPIO_Init+0x2d8>)
 8001778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800177a:	4a7f      	ldr	r2, [pc, #508]	@ (8001978 <MX_GPIO_Init+0x2d8>)
 800177c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001780:	6313      	str	r3, [r2, #48]	@ 0x30
 8001782:	4b7d      	ldr	r3, [pc, #500]	@ (8001978 <MX_GPIO_Init+0x2d8>)
 8001784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001786:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800178a:	60bb      	str	r3, [r7, #8]
 800178c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800178e:	4b7a      	ldr	r3, [pc, #488]	@ (8001978 <MX_GPIO_Init+0x2d8>)
 8001790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001792:	4a79      	ldr	r2, [pc, #484]	@ (8001978 <MX_GPIO_Init+0x2d8>)
 8001794:	f043 0320 	orr.w	r3, r3, #32
 8001798:	6313      	str	r3, [r2, #48]	@ 0x30
 800179a:	4b77      	ldr	r3, [pc, #476]	@ (8001978 <MX_GPIO_Init+0x2d8>)
 800179c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800179e:	f003 0320 	and.w	r3, r3, #32
 80017a2:	607b      	str	r3, [r7, #4]
 80017a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80017a6:	4b74      	ldr	r3, [pc, #464]	@ (8001978 <MX_GPIO_Init+0x2d8>)
 80017a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017aa:	4a73      	ldr	r2, [pc, #460]	@ (8001978 <MX_GPIO_Init+0x2d8>)
 80017ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80017b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80017b2:	4b71      	ldr	r3, [pc, #452]	@ (8001978 <MX_GPIO_Init+0x2d8>)
 80017b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80017ba:	603b      	str	r3, [r7, #0]
 80017bc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80017be:	2201      	movs	r2, #1
 80017c0:	2120      	movs	r1, #32
 80017c2:	486e      	ldr	r0, [pc, #440]	@ (800197c <MX_GPIO_Init+0x2dc>)
 80017c4:	f005 fea4 	bl	8007510 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, ARDUINO_D7_Pin|ARDUINO_D8_Pin, GPIO_PIN_RESET);
 80017c8:	2200      	movs	r2, #0
 80017ca:	210c      	movs	r1, #12
 80017cc:	486c      	ldr	r0, [pc, #432]	@ (8001980 <MX_GPIO_Init+0x2e0>)
 80017ce:	f005 fe9f 	bl	8007510 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_SET);
 80017d2:	2201      	movs	r2, #1
 80017d4:	2108      	movs	r1, #8
 80017d6:	486b      	ldr	r0, [pc, #428]	@ (8001984 <MX_GPIO_Init+0x2e4>)
 80017d8:	f005 fe9a 	bl	8007510 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_Port, LCD_DISP_Pin, GPIO_PIN_SET);
 80017dc:	2201      	movs	r2, #1
 80017de:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80017e2:	4867      	ldr	r0, [pc, #412]	@ (8001980 <MX_GPIO_Init+0x2e0>)
 80017e4:	f005 fe94 	bl	8007510 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DCMI_PWR_EN_GPIO_Port, DCMI_PWR_EN_Pin, GPIO_PIN_RESET);
 80017e8:	2200      	movs	r2, #0
 80017ea:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80017ee:	4866      	ldr	r0, [pc, #408]	@ (8001988 <MX_GPIO_Init+0x2e8>)
 80017f0:	f005 fe8e 	bl	8007510 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 80017f4:	2200      	movs	r2, #0
 80017f6:	21c8      	movs	r1, #200	@ 0xc8
 80017f8:	4864      	ldr	r0, [pc, #400]	@ (800198c <MX_GPIO_Init+0x2ec>)
 80017fa:	f005 fe89 	bl	8007510 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : OTG_HS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 80017fe:	2308      	movs	r3, #8
 8001800:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001802:	2300      	movs	r3, #0
 8001804:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001806:	2300      	movs	r3, #0
 8001808:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800180a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800180e:	4619      	mov	r1, r3
 8001810:	485f      	ldr	r0, [pc, #380]	@ (8001990 <MX_GPIO_Init+0x2f0>)
 8001812:	f005 fbad 	bl	8006f70 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D3_Pin
                           ULPI_D2_Pin ULPI_D1_Pin ULPI_D4_Pin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin
 8001816:	f643 4323 	movw	r3, #15395	@ 0x3c23
 800181a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |ULPI_D2_Pin|ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800181c:	2302      	movs	r3, #2
 800181e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001820:	2300      	movs	r3, #0
 8001822:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001824:	2303      	movs	r3, #3
 8001826:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001828:	230a      	movs	r3, #10
 800182a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800182c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001830:	4619      	mov	r1, r3
 8001832:	4858      	ldr	r0, [pc, #352]	@ (8001994 <MX_GPIO_Init+0x2f4>)
 8001834:	f005 fb9c 	bl	8006f70 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 8001838:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800183c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800183e:	2300      	movs	r3, #0
 8001840:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001842:	2300      	movs	r3, #0
 8001844:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001846:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800184a:	4619      	mov	r1, r3
 800184c:	4852      	ldr	r0, [pc, #328]	@ (8001998 <MX_GPIO_Init+0x2f8>)
 800184e:	f005 fb8f 	bl	8006f70 <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_INT_Pin */
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 8001852:	2340      	movs	r3, #64	@ 0x40
 8001854:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001856:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 800185a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800185c:	2300      	movs	r3, #0
 800185e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 8001860:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001864:	4619      	mov	r1, r3
 8001866:	4845      	ldr	r0, [pc, #276]	@ (800197c <MX_GPIO_Init+0x2dc>)
 8001868:	f005 fb82 	bl	8006f70 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800186c:	2320      	movs	r3, #32
 800186e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001870:	2301      	movs	r3, #1
 8001872:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001874:	2300      	movs	r3, #0
 8001876:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001878:	2300      	movs	r3, #0
 800187a:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800187c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001880:	4619      	mov	r1, r3
 8001882:	483e      	ldr	r0, [pc, #248]	@ (800197c <MX_GPIO_Init+0x2dc>)
 8001884:	f005 fb74 	bl	8006f70 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D7_Pin ARDUINO_D8_Pin LCD_DISP_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D7_Pin|ARDUINO_D8_Pin|LCD_DISP_Pin;
 8001888:	f241 030c 	movw	r3, #4108	@ 0x100c
 800188c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800188e:	2301      	movs	r3, #1
 8001890:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001892:	2300      	movs	r3, #0
 8001894:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001896:	2300      	movs	r3, #0
 8001898:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800189a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800189e:	4619      	mov	r1, r3
 80018a0:	4837      	ldr	r0, [pc, #220]	@ (8001980 <MX_GPIO_Init+0x2e0>)
 80018a2:	f005 fb65 	bl	8006f70 <HAL_GPIO_Init>

  /*Configure GPIO pin : uSD_Detect_Pin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 80018a6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80018aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018ac:	2300      	movs	r3, #0
 80018ae:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b0:	2300      	movs	r3, #0
 80018b2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 80018b4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80018b8:	4619      	mov	r1, r3
 80018ba:	4838      	ldr	r0, [pc, #224]	@ (800199c <MX_GPIO_Init+0x2fc>)
 80018bc:	f005 fb58 	bl	8006f70 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 80018c0:	2308      	movs	r3, #8
 80018c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018c4:	2301      	movs	r3, #1
 80018c6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c8:	2300      	movs	r3, #0
 80018ca:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018cc:	2300      	movs	r3, #0
 80018ce:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 80018d0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80018d4:	4619      	mov	r1, r3
 80018d6:	482b      	ldr	r0, [pc, #172]	@ (8001984 <MX_GPIO_Init+0x2e4>)
 80018d8:	f005 fb4a 	bl	8006f70 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80018dc:	2310      	movs	r3, #16
 80018de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018e0:	2300      	movs	r3, #0
 80018e2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e4:	2300      	movs	r3, #0
 80018e6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80018e8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80018ec:	4619      	mov	r1, r3
 80018ee:	4823      	ldr	r0, [pc, #140]	@ (800197c <MX_GPIO_Init+0x2dc>)
 80018f0:	f005 fb3e 	bl	8006f70 <HAL_GPIO_Init>

  /*Configure GPIO pins : TP3_Pin NC2_Pin */
  GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 80018f4:	f248 0304 	movw	r3, #32772	@ 0x8004
 80018f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018fa:	2300      	movs	r3, #0
 80018fc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018fe:	2300      	movs	r3, #0
 8001900:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001902:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001906:	4619      	mov	r1, r3
 8001908:	481f      	ldr	r0, [pc, #124]	@ (8001988 <MX_GPIO_Init+0x2e8>)
 800190a:	f005 fb31 	bl	8006f70 <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_PWR_EN_Pin */
  GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin;
 800190e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001912:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001914:	2301      	movs	r3, #1
 8001916:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001918:	2300      	movs	r3, #0
 800191a:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800191c:	2300      	movs	r3, #0
 800191e:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(DCMI_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8001920:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001924:	4619      	mov	r1, r3
 8001926:	4818      	ldr	r0, [pc, #96]	@ (8001988 <MX_GPIO_Init+0x2e8>)
 8001928:	f005 fb22 	bl	8006f70 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_INT_Pin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 800192c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001930:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001932:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001936:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001938:	2300      	movs	r3, #0
 800193a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 800193c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001940:	4619      	mov	r1, r3
 8001942:	480f      	ldr	r0, [pc, #60]	@ (8001980 <MX_GPIO_Init+0x2e0>)
 8001944:	f005 fb14 	bl	8006f70 <HAL_GPIO_Init>

  /*Configure GPIO pin : ULPI_NXT_Pin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 8001948:	2310      	movs	r3, #16
 800194a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800194c:	2302      	movs	r3, #2
 800194e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001950:	2300      	movs	r3, #0
 8001952:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001954:	2303      	movs	r3, #3
 8001956:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001958:	230a      	movs	r3, #10
 800195a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 800195c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001960:	4619      	mov	r1, r3
 8001962:	4809      	ldr	r0, [pc, #36]	@ (8001988 <MX_GPIO_Init+0x2e8>)
 8001964:	f005 fb04 	bl	8006f70 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D4_Pin ARDUINO_D2_Pin EXT_RST_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 8001968:	23c8      	movs	r3, #200	@ 0xc8
 800196a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800196c:	2301      	movs	r3, #1
 800196e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001970:	2300      	movs	r3, #0
 8001972:	637b      	str	r3, [r7, #52]	@ 0x34
 8001974:	e014      	b.n	80019a0 <MX_GPIO_Init+0x300>
 8001976:	bf00      	nop
 8001978:	40023800 	.word	0x40023800
 800197c:	40020c00 	.word	0x40020c00
 8001980:	40022000 	.word	0x40022000
 8001984:	40022800 	.word	0x40022800
 8001988:	40021c00 	.word	0x40021c00
 800198c:	40021800 	.word	0x40021800
 8001990:	40021000 	.word	0x40021000
 8001994:	40020400 	.word	0x40020400
 8001998:	40022400 	.word	0x40022400
 800199c:	40020800 	.word	0x40020800
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019a0:	2300      	movs	r3, #0
 80019a2:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80019a4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80019a8:	4619      	mov	r1, r3
 80019aa:	4819      	ldr	r0, [pc, #100]	@ (8001a10 <MX_GPIO_Init+0x370>)
 80019ac:	f005 fae0 	bl	8006f70 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 80019b0:	2305      	movs	r3, #5
 80019b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019b4:	2302      	movs	r3, #2
 80019b6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b8:	2300      	movs	r3, #0
 80019ba:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019bc:	2303      	movs	r3, #3
 80019be:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 80019c0:	230a      	movs	r3, #10
 80019c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019c4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80019c8:	4619      	mov	r1, r3
 80019ca:	4812      	ldr	r0, [pc, #72]	@ (8001a14 <MX_GPIO_Init+0x374>)
 80019cc:	f005 fad0 	bl	8006f70 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_RXER_Pin */
  GPIO_InitStruct.Pin = RMII_RXER_Pin;
 80019d0:	2304      	movs	r3, #4
 80019d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019d4:	2300      	movs	r3, #0
 80019d6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d8:	2300      	movs	r3, #0
 80019da:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 80019dc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80019e0:	4619      	mov	r1, r3
 80019e2:	480b      	ldr	r0, [pc, #44]	@ (8001a10 <MX_GPIO_Init+0x370>)
 80019e4:	f005 fac4 	bl	8006f70 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 80019e8:	2328      	movs	r3, #40	@ 0x28
 80019ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019ec:	2302      	movs	r3, #2
 80019ee:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f0:	2300      	movs	r3, #0
 80019f2:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019f4:	2303      	movs	r3, #3
 80019f6:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 80019f8:	230a      	movs	r3, #10
 80019fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019fc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001a00:	4619      	mov	r1, r3
 8001a02:	4805      	ldr	r0, [pc, #20]	@ (8001a18 <MX_GPIO_Init+0x378>)
 8001a04:	f005 fab4 	bl	8006f70 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001a08:	bf00      	nop
 8001a0a:	3740      	adds	r7, #64	@ 0x40
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd80      	pop	{r7, pc}
 8001a10:	40021800 	.word	0x40021800
 8001a14:	40020800 	.word	0x40020800
 8001a18:	40020000 	.word	0x40020000

08001a1c <BSP_AUDIO_IN_TransferComplete_CallBack>:

/* USER CODE BEGIN 4 */

void BSP_AUDIO_IN_TransferComplete_CallBack(void)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	af00      	add	r7, sp, #0
    // This is called by the BSP when the buffer is full
    RxCallbackCount++;
 8001a20:	4b04      	ldr	r3, [pc, #16]	@ (8001a34 <BSP_AUDIO_IN_TransferComplete_CallBack+0x18>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	3301      	adds	r3, #1
 8001a26:	4a03      	ldr	r2, [pc, #12]	@ (8001a34 <BSP_AUDIO_IN_TransferComplete_CallBack+0x18>)
 8001a28:	6013      	str	r3, [r2, #0]
    // Process audio here...
}
 8001a2a:	bf00      	nop
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a32:	4770      	bx	lr
 8001a34:	20013014 	.word	0x20013014

08001a38 <User_MPU_Config>:
/* USER CODE END 4 */

void User_MPU_Config(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b084      	sub	sp, #16
 8001a3c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001a3e:	463b      	mov	r3, r7
 8001a40:	2200      	movs	r2, #0
 8001a42:	601a      	str	r2, [r3, #0]
 8001a44:	605a      	str	r2, [r3, #4]
 8001a46:	609a      	str	r2, [r3, #8]
 8001a48:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8001a4a:	f003 ff91 	bl	8005970 <HAL_MPU_Disable>

  /* Region 0: Background Map - Allow FULL ACCESS by default */
  /* This prevents MemManage faults when accessing peripherals (like FMC/SDRAM) */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001a52:	2300      	movs	r3, #0
 8001a54:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8001a56:	2300      	movs	r3, #0
 8001a58:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8001a5a:	231f      	movs	r3, #31
 8001a5c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8001a5e:	2387      	movs	r3, #135	@ 0x87
 8001a60:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001a62:	2300      	movs	r3, #0
 8001a64:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS; // <--- CHANGED FROM NO_ACCESS
 8001a66:	2303      	movs	r3, #3
 8001a68:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001a6e:	2301      	movs	r3, #1
 8001a70:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001a72:	2300      	movs	r3, #0
 8001a74:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001a76:	2300      	movs	r3, #0
 8001a78:	73fb      	strb	r3, [r7, #15]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001a7a:	463b      	mov	r3, r7
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	f003 ffaf 	bl	80059e0 <HAL_MPU_ConfigRegion>

  /* Region 1: SRAM1 (0x20010000) - 32KB - Normal, Non-Cacheable */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001a82:	2301      	movs	r3, #1
 8001a84:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 8001a86:	2301      	movs	r3, #1
 8001a88:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x20010000;
 8001a8a:	4b0e      	ldr	r3, [pc, #56]	@ (8001ac4 <User_MPU_Config+0x8c>)
 8001a8c:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_32KB;
 8001a8e:	230e      	movs	r3, #14
 8001a90:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x00;
 8001a92:	2300      	movs	r3, #0
 8001a94:	727b      	strb	r3, [r7, #9]

  // TEX=1, C=0, B=0 => Normal Memory, Non-Cacheable
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 8001a96:	2301      	movs	r3, #1
 8001a98:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8001a9a:	2303      	movs	r3, #3
 8001a9c:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001aa2:	2301      	movs	r3, #1
 8001aa4:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	73fb      	strb	r3, [r7, #15]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001aae:	463b      	mov	r3, r7
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f003 ff95 	bl	80059e0 <HAL_MPU_ConfigRegion>

  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001ab6:	2004      	movs	r0, #4
 8001ab8:	f003 ff72 	bl	80059a0 <HAL_MPU_Enable>
}
 8001abc:	bf00      	nop
 8001abe:	3710      	adds	r7, #16
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bd80      	pop	{r7, pc}
 8001ac4:	20010000 	.word	0x20010000

08001ac8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b082      	sub	sp, #8
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
  /* init code for USB_HOST */
  MX_USB_HOST_Init();
 8001ad0:	f015 fb28 	bl	8017124 <MX_USB_HOST_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001ad4:	2001      	movs	r0, #1
 8001ad6:	f013 f81f 	bl	8014b18 <osDelay>
 8001ada:	e7fb      	b.n	8001ad4 <StartDefaultTask+0xc>

08001adc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b082      	sub	sp, #8
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	4a04      	ldr	r2, [pc, #16]	@ (8001afc <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001aea:	4293      	cmp	r3, r2
 8001aec:	d101      	bne.n	8001af2 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001aee:	f003 fb81 	bl	80051f4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001af2:	bf00      	nop
 8001af4:	3708      	adds	r7, #8
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	40001000 	.word	0x40001000

08001b00 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b00:	b480      	push	{r7}
 8001b02:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b04:	b672      	cpsid	i
}
 8001b06:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b08:	bf00      	nop
 8001b0a:	e7fd      	b.n	8001b08 <Error_Handler+0x8>

08001b0c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b082      	sub	sp, #8
 8001b10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001b12:	4b11      	ldr	r3, [pc, #68]	@ (8001b58 <HAL_MspInit+0x4c>)
 8001b14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b16:	4a10      	ldr	r2, [pc, #64]	@ (8001b58 <HAL_MspInit+0x4c>)
 8001b18:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b1c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b1e:	4b0e      	ldr	r3, [pc, #56]	@ (8001b58 <HAL_MspInit+0x4c>)
 8001b20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b26:	607b      	str	r3, [r7, #4]
 8001b28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b2a:	4b0b      	ldr	r3, [pc, #44]	@ (8001b58 <HAL_MspInit+0x4c>)
 8001b2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b2e:	4a0a      	ldr	r2, [pc, #40]	@ (8001b58 <HAL_MspInit+0x4c>)
 8001b30:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b34:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b36:	4b08      	ldr	r3, [pc, #32]	@ (8001b58 <HAL_MspInit+0x4c>)
 8001b38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b3a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b3e:	603b      	str	r3, [r7, #0]
 8001b40:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001b42:	2200      	movs	r2, #0
 8001b44:	210f      	movs	r1, #15
 8001b46:	f06f 0001 	mvn.w	r0, #1
 8001b4a:	f003 fee7 	bl	800591c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b4e:	bf00      	nop
 8001b50:	3708      	adds	r7, #8
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop
 8001b58:	40023800 	.word	0x40023800

08001b5c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b08a      	sub	sp, #40	@ 0x28
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b64:	f107 0314 	add.w	r3, r7, #20
 8001b68:	2200      	movs	r2, #0
 8001b6a:	601a      	str	r2, [r3, #0]
 8001b6c:	605a      	str	r2, [r3, #4]
 8001b6e:	609a      	str	r2, [r3, #8]
 8001b70:	60da      	str	r2, [r3, #12]
 8001b72:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC3)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	4a21      	ldr	r2, [pc, #132]	@ (8001c00 <HAL_ADC_MspInit+0xa4>)
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d13c      	bne.n	8001bf8 <HAL_ADC_MspInit+0x9c>
  {
    /* USER CODE BEGIN ADC3_MspInit 0 */

    /* USER CODE END ADC3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8001b7e:	4b21      	ldr	r3, [pc, #132]	@ (8001c04 <HAL_ADC_MspInit+0xa8>)
 8001b80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b82:	4a20      	ldr	r2, [pc, #128]	@ (8001c04 <HAL_ADC_MspInit+0xa8>)
 8001b84:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001b88:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b8a:	4b1e      	ldr	r3, [pc, #120]	@ (8001c04 <HAL_ADC_MspInit+0xa8>)
 8001b8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b92:	613b      	str	r3, [r7, #16]
 8001b94:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001b96:	4b1b      	ldr	r3, [pc, #108]	@ (8001c04 <HAL_ADC_MspInit+0xa8>)
 8001b98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b9a:	4a1a      	ldr	r2, [pc, #104]	@ (8001c04 <HAL_ADC_MspInit+0xa8>)
 8001b9c:	f043 0320 	orr.w	r3, r3, #32
 8001ba0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ba2:	4b18      	ldr	r3, [pc, #96]	@ (8001c04 <HAL_ADC_MspInit+0xa8>)
 8001ba4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ba6:	f003 0320 	and.w	r3, r3, #32
 8001baa:	60fb      	str	r3, [r7, #12]
 8001bac:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bae:	4b15      	ldr	r3, [pc, #84]	@ (8001c04 <HAL_ADC_MspInit+0xa8>)
 8001bb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bb2:	4a14      	ldr	r2, [pc, #80]	@ (8001c04 <HAL_ADC_MspInit+0xa8>)
 8001bb4:	f043 0301 	orr.w	r3, r3, #1
 8001bb8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bba:	4b12      	ldr	r3, [pc, #72]	@ (8001c04 <HAL_ADC_MspInit+0xa8>)
 8001bbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bbe:	f003 0301 	and.w	r3, r3, #1
 8001bc2:	60bb      	str	r3, [r7, #8]
 8001bc4:	68bb      	ldr	r3, [r7, #8]
    PF10     ------> ADC3_IN8
    PF9     ------> ADC3_IN7
    PF8     ------> ADC3_IN6
    PA0/WKUP     ------> ADC3_IN0
    */
    GPIO_InitStruct.Pin = ARDUINO_A4_Pin|ARDUINO_A5_Pin|ARDUINO_A1_Pin|ARDUINO_A2_Pin
 8001bc6:	f44f 63f8 	mov.w	r3, #1984	@ 0x7c0
 8001bca:	617b      	str	r3, [r7, #20]
                          |ARDUINO_A3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001bcc:	2303      	movs	r3, #3
 8001bce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001bd4:	f107 0314 	add.w	r3, r7, #20
 8001bd8:	4619      	mov	r1, r3
 8001bda:	480b      	ldr	r0, [pc, #44]	@ (8001c08 <HAL_ADC_MspInit+0xac>)
 8001bdc:	f005 f9c8 	bl	8006f70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARDUINO_A0_Pin;
 8001be0:	2301      	movs	r3, #1
 8001be2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001be4:	2303      	movs	r3, #3
 8001be6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be8:	2300      	movs	r3, #0
 8001bea:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ARDUINO_A0_GPIO_Port, &GPIO_InitStruct);
 8001bec:	f107 0314 	add.w	r3, r7, #20
 8001bf0:	4619      	mov	r1, r3
 8001bf2:	4806      	ldr	r0, [pc, #24]	@ (8001c0c <HAL_ADC_MspInit+0xb0>)
 8001bf4:	f005 f9bc 	bl	8006f70 <HAL_GPIO_Init>

    /* USER CODE END ADC3_MspInit 1 */

  }

}
 8001bf8:	bf00      	nop
 8001bfa:	3728      	adds	r7, #40	@ 0x28
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}
 8001c00:	40012200 	.word	0x40012200
 8001c04:	40023800 	.word	0x40023800
 8001c08:	40021400 	.word	0x40021400
 8001c0c:	40020000 	.word	0x40020000

08001c10 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001c10:	b480      	push	{r7}
 8001c12:	b085      	sub	sp, #20
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	4a0a      	ldr	r2, [pc, #40]	@ (8001c48 <HAL_CRC_MspInit+0x38>)
 8001c1e:	4293      	cmp	r3, r2
 8001c20:	d10b      	bne.n	8001c3a <HAL_CRC_MspInit+0x2a>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001c22:	4b0a      	ldr	r3, [pc, #40]	@ (8001c4c <HAL_CRC_MspInit+0x3c>)
 8001c24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c26:	4a09      	ldr	r2, [pc, #36]	@ (8001c4c <HAL_CRC_MspInit+0x3c>)
 8001c28:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001c2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c2e:	4b07      	ldr	r3, [pc, #28]	@ (8001c4c <HAL_CRC_MspInit+0x3c>)
 8001c30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c32:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001c36:	60fb      	str	r3, [r7, #12]
 8001c38:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8001c3a:	bf00      	nop
 8001c3c:	3714      	adds	r7, #20
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c44:	4770      	bx	lr
 8001c46:	bf00      	nop
 8001c48:	40023000 	.word	0x40023000
 8001c4c:	40023800 	.word	0x40023800

08001c50 <HAL_DCMI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdcmi: DCMI handle pointer
  * @retval None
  */
void HAL_DCMI_MspInit(DCMI_HandleTypeDef* hdcmi)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b08e      	sub	sp, #56	@ 0x38
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c58:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	601a      	str	r2, [r3, #0]
 8001c60:	605a      	str	r2, [r3, #4]
 8001c62:	609a      	str	r2, [r3, #8]
 8001c64:	60da      	str	r2, [r3, #12]
 8001c66:	611a      	str	r2, [r3, #16]
  if(hdcmi->Instance==DCMI)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4a50      	ldr	r2, [pc, #320]	@ (8001db0 <HAL_DCMI_MspInit+0x160>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	f040 809a 	bne.w	8001da8 <HAL_DCMI_MspInit+0x158>
  {
    /* USER CODE BEGIN DCMI_MspInit 0 */

    /* USER CODE END DCMI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 8001c74:	4b4f      	ldr	r3, [pc, #316]	@ (8001db4 <HAL_DCMI_MspInit+0x164>)
 8001c76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c78:	4a4e      	ldr	r2, [pc, #312]	@ (8001db4 <HAL_DCMI_MspInit+0x164>)
 8001c7a:	f043 0301 	orr.w	r3, r3, #1
 8001c7e:	6353      	str	r3, [r2, #52]	@ 0x34
 8001c80:	4b4c      	ldr	r3, [pc, #304]	@ (8001db4 <HAL_DCMI_MspInit+0x164>)
 8001c82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c84:	f003 0301 	and.w	r3, r3, #1
 8001c88:	623b      	str	r3, [r7, #32]
 8001c8a:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001c8c:	4b49      	ldr	r3, [pc, #292]	@ (8001db4 <HAL_DCMI_MspInit+0x164>)
 8001c8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c90:	4a48      	ldr	r2, [pc, #288]	@ (8001db4 <HAL_DCMI_MspInit+0x164>)
 8001c92:	f043 0310 	orr.w	r3, r3, #16
 8001c96:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c98:	4b46      	ldr	r3, [pc, #280]	@ (8001db4 <HAL_DCMI_MspInit+0x164>)
 8001c9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c9c:	f003 0310 	and.w	r3, r3, #16
 8001ca0:	61fb      	str	r3, [r7, #28]
 8001ca2:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ca4:	4b43      	ldr	r3, [pc, #268]	@ (8001db4 <HAL_DCMI_MspInit+0x164>)
 8001ca6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ca8:	4a42      	ldr	r2, [pc, #264]	@ (8001db4 <HAL_DCMI_MspInit+0x164>)
 8001caa:	f043 0308 	orr.w	r3, r3, #8
 8001cae:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cb0:	4b40      	ldr	r3, [pc, #256]	@ (8001db4 <HAL_DCMI_MspInit+0x164>)
 8001cb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cb4:	f003 0308 	and.w	r3, r3, #8
 8001cb8:	61bb      	str	r3, [r7, #24]
 8001cba:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001cbc:	4b3d      	ldr	r3, [pc, #244]	@ (8001db4 <HAL_DCMI_MspInit+0x164>)
 8001cbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cc0:	4a3c      	ldr	r2, [pc, #240]	@ (8001db4 <HAL_DCMI_MspInit+0x164>)
 8001cc2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001cc6:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cc8:	4b3a      	ldr	r3, [pc, #232]	@ (8001db4 <HAL_DCMI_MspInit+0x164>)
 8001cca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ccc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001cd0:	617b      	str	r3, [r7, #20]
 8001cd2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001cd4:	4b37      	ldr	r3, [pc, #220]	@ (8001db4 <HAL_DCMI_MspInit+0x164>)
 8001cd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cd8:	4a36      	ldr	r2, [pc, #216]	@ (8001db4 <HAL_DCMI_MspInit+0x164>)
 8001cda:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001cde:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ce0:	4b34      	ldr	r3, [pc, #208]	@ (8001db4 <HAL_DCMI_MspInit+0x164>)
 8001ce2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ce4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ce8:	613b      	str	r3, [r7, #16]
 8001cea:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cec:	4b31      	ldr	r3, [pc, #196]	@ (8001db4 <HAL_DCMI_MspInit+0x164>)
 8001cee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cf0:	4a30      	ldr	r2, [pc, #192]	@ (8001db4 <HAL_DCMI_MspInit+0x164>)
 8001cf2:	f043 0301 	orr.w	r3, r3, #1
 8001cf6:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cf8:	4b2e      	ldr	r3, [pc, #184]	@ (8001db4 <HAL_DCMI_MspInit+0x164>)
 8001cfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cfc:	f003 0301 	and.w	r3, r3, #1
 8001d00:	60fb      	str	r3, [r7, #12]
 8001d02:	68fb      	ldr	r3, [r7, #12]
    PH9     ------> DCMI_D0
    PH11     ------> DCMI_D2
    PA6     ------> DCMI_PIXCLK
    PH10     ------> DCMI_D1
    */
    GPIO_InitStruct.Pin = DCMI_D6_Pin|DCMI_D7_Pin;
 8001d04:	2360      	movs	r3, #96	@ 0x60
 8001d06:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d08:	2302      	movs	r3, #2
 8001d0a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d10:	2300      	movs	r3, #0
 8001d12:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001d14:	230d      	movs	r3, #13
 8001d16:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001d18:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d1c:	4619      	mov	r1, r3
 8001d1e:	4826      	ldr	r0, [pc, #152]	@ (8001db8 <HAL_DCMI_MspInit+0x168>)
 8001d20:	f005 f926 	bl	8006f70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D5_Pin;
 8001d24:	2308      	movs	r3, #8
 8001d26:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d28:	2302      	movs	r3, #2
 8001d2a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d30:	2300      	movs	r3, #0
 8001d32:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001d34:	230d      	movs	r3, #13
 8001d36:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 8001d38:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d3c:	4619      	mov	r1, r3
 8001d3e:	481f      	ldr	r0, [pc, #124]	@ (8001dbc <HAL_DCMI_MspInit+0x16c>)
 8001d40:	f005 f916 	bl	8006f70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_VSYNC_Pin;
 8001d44:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001d48:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d4a:	2302      	movs	r3, #2
 8001d4c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d52:	2300      	movs	r3, #0
 8001d54:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001d56:	230d      	movs	r3, #13
 8001d58:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 8001d5a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d5e:	4619      	mov	r1, r3
 8001d60:	4817      	ldr	r0, [pc, #92]	@ (8001dc0 <HAL_DCMI_MspInit+0x170>)
 8001d62:	f005 f905 	bl	8006f70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_D2_Pin
 8001d66:	f44f 43bc 	mov.w	r3, #24064	@ 0x5e00
 8001d6a:	627b      	str	r3, [r7, #36]	@ 0x24
                          |DCMI_D1_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d6c:	2302      	movs	r3, #2
 8001d6e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d70:	2300      	movs	r3, #0
 8001d72:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d74:	2300      	movs	r3, #0
 8001d76:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001d78:	230d      	movs	r3, #13
 8001d7a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001d7c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d80:	4619      	mov	r1, r3
 8001d82:	4810      	ldr	r0, [pc, #64]	@ (8001dc4 <HAL_DCMI_MspInit+0x174>)
 8001d84:	f005 f8f4 	bl	8006f70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_HSYNC_Pin|GPIO_PIN_6;
 8001d88:	2350      	movs	r3, #80	@ 0x50
 8001d8a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d8c:	2302      	movs	r3, #2
 8001d8e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d90:	2300      	movs	r3, #0
 8001d92:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d94:	2300      	movs	r3, #0
 8001d96:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001d98:	230d      	movs	r3, #13
 8001d9a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d9c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001da0:	4619      	mov	r1, r3
 8001da2:	4809      	ldr	r0, [pc, #36]	@ (8001dc8 <HAL_DCMI_MspInit+0x178>)
 8001da4:	f005 f8e4 	bl	8006f70 <HAL_GPIO_Init>

    /* USER CODE END DCMI_MspInit 1 */

  }

}
 8001da8:	bf00      	nop
 8001daa:	3738      	adds	r7, #56	@ 0x38
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bd80      	pop	{r7, pc}
 8001db0:	50050000 	.word	0x50050000
 8001db4:	40023800 	.word	0x40023800
 8001db8:	40021000 	.word	0x40021000
 8001dbc:	40020c00 	.word	0x40020c00
 8001dc0:	40021800 	.word	0x40021800
 8001dc4:	40021c00 	.word	0x40021c00
 8001dc8:	40020000 	.word	0x40020000

08001dcc <HAL_DMA2D_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdma2d: DMA2D handle pointer
  * @retval None
  */
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b084      	sub	sp, #16
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4a0d      	ldr	r2, [pc, #52]	@ (8001e10 <HAL_DMA2D_MspInit+0x44>)
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d113      	bne.n	8001e06 <HAL_DMA2D_MspInit+0x3a>
  {
    /* USER CODE BEGIN DMA2D_MspInit 0 */

    /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8001dde:	4b0d      	ldr	r3, [pc, #52]	@ (8001e14 <HAL_DMA2D_MspInit+0x48>)
 8001de0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001de2:	4a0c      	ldr	r2, [pc, #48]	@ (8001e14 <HAL_DMA2D_MspInit+0x48>)
 8001de4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001de8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dea:	4b0a      	ldr	r3, [pc, #40]	@ (8001e14 <HAL_DMA2D_MspInit+0x48>)
 8001dec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001df2:	60fb      	str	r3, [r7, #12]
 8001df4:	68fb      	ldr	r3, [r7, #12]
    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 8001df6:	2200      	movs	r2, #0
 8001df8:	2105      	movs	r1, #5
 8001dfa:	205a      	movs	r0, #90	@ 0x5a
 8001dfc:	f003 fd8e 	bl	800591c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8001e00:	205a      	movs	r0, #90	@ 0x5a
 8001e02:	f003 fda7 	bl	8005954 <HAL_NVIC_EnableIRQ>

    /* USER CODE END DMA2D_MspInit 1 */

  }

}
 8001e06:	bf00      	nop
 8001e08:	3710      	adds	r7, #16
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	bf00      	nop
 8001e10:	4002b000 	.word	0x4002b000
 8001e14:	40023800 	.word	0x40023800

08001e18 <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b08e      	sub	sp, #56	@ 0x38
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e20:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e24:	2200      	movs	r2, #0
 8001e26:	601a      	str	r2, [r3, #0]
 8001e28:	605a      	str	r2, [r3, #4]
 8001e2a:	609a      	str	r2, [r3, #8]
 8001e2c:	60da      	str	r2, [r3, #12]
 8001e2e:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	4a3f      	ldr	r2, [pc, #252]	@ (8001f34 <HAL_ETH_MspInit+0x11c>)
 8001e36:	4293      	cmp	r3, r2
 8001e38:	d178      	bne.n	8001f2c <HAL_ETH_MspInit+0x114>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8001e3a:	4b3f      	ldr	r3, [pc, #252]	@ (8001f38 <HAL_ETH_MspInit+0x120>)
 8001e3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e3e:	4a3e      	ldr	r2, [pc, #248]	@ (8001f38 <HAL_ETH_MspInit+0x120>)
 8001e40:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001e44:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e46:	4b3c      	ldr	r3, [pc, #240]	@ (8001f38 <HAL_ETH_MspInit+0x120>)
 8001e48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e4e:	623b      	str	r3, [r7, #32]
 8001e50:	6a3b      	ldr	r3, [r7, #32]
 8001e52:	4b39      	ldr	r3, [pc, #228]	@ (8001f38 <HAL_ETH_MspInit+0x120>)
 8001e54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e56:	4a38      	ldr	r2, [pc, #224]	@ (8001f38 <HAL_ETH_MspInit+0x120>)
 8001e58:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001e5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e5e:	4b36      	ldr	r3, [pc, #216]	@ (8001f38 <HAL_ETH_MspInit+0x120>)
 8001e60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e62:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001e66:	61fb      	str	r3, [r7, #28]
 8001e68:	69fb      	ldr	r3, [r7, #28]
 8001e6a:	4b33      	ldr	r3, [pc, #204]	@ (8001f38 <HAL_ETH_MspInit+0x120>)
 8001e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e6e:	4a32      	ldr	r2, [pc, #200]	@ (8001f38 <HAL_ETH_MspInit+0x120>)
 8001e70:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001e74:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e76:	4b30      	ldr	r3, [pc, #192]	@ (8001f38 <HAL_ETH_MspInit+0x120>)
 8001e78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e7a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001e7e:	61bb      	str	r3, [r7, #24]
 8001e80:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001e82:	4b2d      	ldr	r3, [pc, #180]	@ (8001f38 <HAL_ETH_MspInit+0x120>)
 8001e84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e86:	4a2c      	ldr	r2, [pc, #176]	@ (8001f38 <HAL_ETH_MspInit+0x120>)
 8001e88:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001e8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e8e:	4b2a      	ldr	r3, [pc, #168]	@ (8001f38 <HAL_ETH_MspInit+0x120>)
 8001e90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e96:	617b      	str	r3, [r7, #20]
 8001e98:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e9a:	4b27      	ldr	r3, [pc, #156]	@ (8001f38 <HAL_ETH_MspInit+0x120>)
 8001e9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e9e:	4a26      	ldr	r2, [pc, #152]	@ (8001f38 <HAL_ETH_MspInit+0x120>)
 8001ea0:	f043 0304 	orr.w	r3, r3, #4
 8001ea4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ea6:	4b24      	ldr	r3, [pc, #144]	@ (8001f38 <HAL_ETH_MspInit+0x120>)
 8001ea8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eaa:	f003 0304 	and.w	r3, r3, #4
 8001eae:	613b      	str	r3, [r7, #16]
 8001eb0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eb2:	4b21      	ldr	r3, [pc, #132]	@ (8001f38 <HAL_ETH_MspInit+0x120>)
 8001eb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eb6:	4a20      	ldr	r2, [pc, #128]	@ (8001f38 <HAL_ETH_MspInit+0x120>)
 8001eb8:	f043 0301 	orr.w	r3, r3, #1
 8001ebc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ebe:	4b1e      	ldr	r3, [pc, #120]	@ (8001f38 <HAL_ETH_MspInit+0x120>)
 8001ec0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ec2:	f003 0301 	and.w	r3, r3, #1
 8001ec6:	60fb      	str	r3, [r7, #12]
 8001ec8:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ETH_RXD0
    PA2     ------> ETH_MDIO
    PC5     ------> ETH_RXD1
    PA7     ------> ETH_CRS_DV
    */
    GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 8001eca:	f44f 43d0 	mov.w	r3, #26624	@ 0x6800
 8001ece:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ed0:	2302      	movs	r3, #2
 8001ed2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ed8:	2302      	movs	r3, #2
 8001eda:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001edc:	230b      	movs	r3, #11
 8001ede:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001ee0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ee4:	4619      	mov	r1, r3
 8001ee6:	4815      	ldr	r0, [pc, #84]	@ (8001f3c <HAL_ETH_MspInit+0x124>)
 8001ee8:	f005 f842 	bl	8006f70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001eec:	2332      	movs	r3, #50	@ 0x32
 8001eee:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ef0:	2302      	movs	r3, #2
 8001ef2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ef8:	2302      	movs	r3, #2
 8001efa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001efc:	230b      	movs	r3, #11
 8001efe:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f00:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f04:	4619      	mov	r1, r3
 8001f06:	480e      	ldr	r0, [pc, #56]	@ (8001f40 <HAL_ETH_MspInit+0x128>)
 8001f08:	f005 f832 	bl	8006f70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001f0c:	2386      	movs	r3, #134	@ 0x86
 8001f0e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f10:	2302      	movs	r3, #2
 8001f12:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f14:	2300      	movs	r3, #0
 8001f16:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f18:	2302      	movs	r3, #2
 8001f1a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001f1c:	230b      	movs	r3, #11
 8001f1e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f20:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f24:	4619      	mov	r1, r3
 8001f26:	4807      	ldr	r0, [pc, #28]	@ (8001f44 <HAL_ETH_MspInit+0x12c>)
 8001f28:	f005 f822 	bl	8006f70 <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 8001f2c:	bf00      	nop
 8001f2e:	3738      	adds	r7, #56	@ 0x38
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}
 8001f34:	40028000 	.word	0x40028000
 8001f38:	40023800 	.word	0x40023800
 8001f3c:	40021800 	.word	0x40021800
 8001f40:	40020800 	.word	0x40020800
 8001f44:	40020000 	.word	0x40020000

08001f48 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b0ac      	sub	sp, #176	@ 0xb0
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f50:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001f54:	2200      	movs	r2, #0
 8001f56:	601a      	str	r2, [r3, #0]
 8001f58:	605a      	str	r2, [r3, #4]
 8001f5a:	609a      	str	r2, [r3, #8]
 8001f5c:	60da      	str	r2, [r3, #12]
 8001f5e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001f60:	f107 0318 	add.w	r3, r7, #24
 8001f64:	2284      	movs	r2, #132	@ 0x84
 8001f66:	2100      	movs	r1, #0
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f015 fc7f 	bl	801786c <memset>
  if(hi2c->Instance==I2C1)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4a44      	ldr	r2, [pc, #272]	@ (8002084 <HAL_I2C_MspInit+0x13c>)
 8001f74:	4293      	cmp	r3, r2
 8001f76:	d13d      	bne.n	8001ff4 <HAL_I2C_MspInit+0xac>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001f78:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001f7c:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001f82:	f107 0318 	add.w	r3, r7, #24
 8001f86:	4618      	mov	r0, r3
 8001f88:	f009 fb3e 	bl	800b608 <HAL_RCCEx_PeriphCLKConfig>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d001      	beq.n	8001f96 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001f92:	f7ff fdb5 	bl	8001b00 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f96:	4b3c      	ldr	r3, [pc, #240]	@ (8002088 <HAL_I2C_MspInit+0x140>)
 8001f98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f9a:	4a3b      	ldr	r2, [pc, #236]	@ (8002088 <HAL_I2C_MspInit+0x140>)
 8001f9c:	f043 0302 	orr.w	r3, r3, #2
 8001fa0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fa2:	4b39      	ldr	r3, [pc, #228]	@ (8002088 <HAL_I2C_MspInit+0x140>)
 8001fa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fa6:	f003 0302 	and.w	r3, r3, #2
 8001faa:	617b      	str	r3, [r7, #20]
 8001fac:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 8001fae:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001fb2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001fb6:	2312      	movs	r3, #18
 8001fb8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001fbc:	2301      	movs	r3, #1
 8001fbe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001fc8:	2304      	movs	r3, #4
 8001fca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fce:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001fd2:	4619      	mov	r1, r3
 8001fd4:	482d      	ldr	r0, [pc, #180]	@ (800208c <HAL_I2C_MspInit+0x144>)
 8001fd6:	f004 ffcb 	bl	8006f70 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001fda:	4b2b      	ldr	r3, [pc, #172]	@ (8002088 <HAL_I2C_MspInit+0x140>)
 8001fdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fde:	4a2a      	ldr	r2, [pc, #168]	@ (8002088 <HAL_I2C_MspInit+0x140>)
 8001fe0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001fe4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fe6:	4b28      	ldr	r3, [pc, #160]	@ (8002088 <HAL_I2C_MspInit+0x140>)
 8001fe8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fea:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001fee:	613b      	str	r3, [r7, #16]
 8001ff0:	693b      	ldr	r3, [r7, #16]
    /* USER CODE BEGIN I2C3_MspInit 1 */

    /* USER CODE END I2C3_MspInit 1 */
  }

}
 8001ff2:	e042      	b.n	800207a <HAL_I2C_MspInit+0x132>
  else if(hi2c->Instance==I2C3)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	4a25      	ldr	r2, [pc, #148]	@ (8002090 <HAL_I2C_MspInit+0x148>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d13d      	bne.n	800207a <HAL_I2C_MspInit+0x132>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8001ffe:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002002:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8002004:	2300      	movs	r3, #0
 8002006:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800200a:	f107 0318 	add.w	r3, r7, #24
 800200e:	4618      	mov	r0, r3
 8002010:	f009 fafa 	bl	800b608 <HAL_RCCEx_PeriphCLKConfig>
 8002014:	4603      	mov	r3, r0
 8002016:	2b00      	cmp	r3, #0
 8002018:	d001      	beq.n	800201e <HAL_I2C_MspInit+0xd6>
      Error_Handler();
 800201a:	f7ff fd71 	bl	8001b00 <Error_Handler>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 800201e:	4b1a      	ldr	r3, [pc, #104]	@ (8002088 <HAL_I2C_MspInit+0x140>)
 8002020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002022:	4a19      	ldr	r2, [pc, #100]	@ (8002088 <HAL_I2C_MspInit+0x140>)
 8002024:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002028:	6313      	str	r3, [r2, #48]	@ 0x30
 800202a:	4b17      	ldr	r3, [pc, #92]	@ (8002088 <HAL_I2C_MspInit+0x140>)
 800202c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800202e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002032:	60fb      	str	r3, [r7, #12]
 8002034:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 8002036:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 800203a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800203e:	2312      	movs	r3, #18
 8002040:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002044:	2301      	movs	r3, #1
 8002046:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800204a:	2303      	movs	r3, #3
 800204c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002050:	2304      	movs	r3, #4
 8002052:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002056:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800205a:	4619      	mov	r1, r3
 800205c:	480d      	ldr	r0, [pc, #52]	@ (8002094 <HAL_I2C_MspInit+0x14c>)
 800205e:	f004 ff87 	bl	8006f70 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002062:	4b09      	ldr	r3, [pc, #36]	@ (8002088 <HAL_I2C_MspInit+0x140>)
 8002064:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002066:	4a08      	ldr	r2, [pc, #32]	@ (8002088 <HAL_I2C_MspInit+0x140>)
 8002068:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800206c:	6413      	str	r3, [r2, #64]	@ 0x40
 800206e:	4b06      	ldr	r3, [pc, #24]	@ (8002088 <HAL_I2C_MspInit+0x140>)
 8002070:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002072:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002076:	60bb      	str	r3, [r7, #8]
 8002078:	68bb      	ldr	r3, [r7, #8]
}
 800207a:	bf00      	nop
 800207c:	37b0      	adds	r7, #176	@ 0xb0
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}
 8002082:	bf00      	nop
 8002084:	40005400 	.word	0x40005400
 8002088:	40023800 	.word	0x40023800
 800208c:	40020400 	.word	0x40020400
 8002090:	40005c00 	.word	0x40005c00
 8002094:	40021c00 	.word	0x40021c00

08002098 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b082      	sub	sp, #8
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	4a15      	ldr	r2, [pc, #84]	@ (80020fc <HAL_I2C_MspDeInit+0x64>)
 80020a6:	4293      	cmp	r3, r2
 80020a8:	d110      	bne.n	80020cc <HAL_I2C_MspDeInit+0x34>
  {
    /* USER CODE BEGIN I2C1_MspDeInit 0 */

    /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 80020aa:	4b15      	ldr	r3, [pc, #84]	@ (8002100 <HAL_I2C_MspDeInit+0x68>)
 80020ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ae:	4a14      	ldr	r2, [pc, #80]	@ (8002100 <HAL_I2C_MspDeInit+0x68>)
 80020b0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80020b4:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(ARDUINO_SCL_D15_GPIO_Port, ARDUINO_SCL_D15_Pin);
 80020b6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80020ba:	4812      	ldr	r0, [pc, #72]	@ (8002104 <HAL_I2C_MspDeInit+0x6c>)
 80020bc:	f005 f904 	bl	80072c8 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(ARDUINO_SDA_D14_GPIO_Port, ARDUINO_SDA_D14_Pin);
 80020c0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80020c4:	480f      	ldr	r0, [pc, #60]	@ (8002104 <HAL_I2C_MspDeInit+0x6c>)
 80020c6:	f005 f8ff 	bl	80072c8 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN I2C3_MspDeInit 1 */

    /* USER CODE END I2C3_MspDeInit 1 */
  }

}
 80020ca:	e013      	b.n	80020f4 <HAL_I2C_MspDeInit+0x5c>
  else if(hi2c->Instance==I2C3)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4a0d      	ldr	r2, [pc, #52]	@ (8002108 <HAL_I2C_MspDeInit+0x70>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d10e      	bne.n	80020f4 <HAL_I2C_MspDeInit+0x5c>
    __HAL_RCC_I2C3_CLK_DISABLE();
 80020d6:	4b0a      	ldr	r3, [pc, #40]	@ (8002100 <HAL_I2C_MspDeInit+0x68>)
 80020d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020da:	4a09      	ldr	r2, [pc, #36]	@ (8002100 <HAL_I2C_MspDeInit+0x68>)
 80020dc:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80020e0:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_GPIO_DeInit(LCD_SCL_GPIO_Port, LCD_SCL_Pin);
 80020e2:	2180      	movs	r1, #128	@ 0x80
 80020e4:	4809      	ldr	r0, [pc, #36]	@ (800210c <HAL_I2C_MspDeInit+0x74>)
 80020e6:	f005 f8ef 	bl	80072c8 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(LCD_SDA_GPIO_Port, LCD_SDA_Pin);
 80020ea:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80020ee:	4807      	ldr	r0, [pc, #28]	@ (800210c <HAL_I2C_MspDeInit+0x74>)
 80020f0:	f005 f8ea 	bl	80072c8 <HAL_GPIO_DeInit>
}
 80020f4:	bf00      	nop
 80020f6:	3708      	adds	r7, #8
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bd80      	pop	{r7, pc}
 80020fc:	40005400 	.word	0x40005400
 8002100:	40023800 	.word	0x40023800
 8002104:	40020400 	.word	0x40020400
 8002108:	40005c00 	.word	0x40005c00
 800210c:	40021c00 	.word	0x40021c00

08002110 <HAL_LTDC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hltdc: LTDC handle pointer
  * @retval None
  */
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b08e      	sub	sp, #56	@ 0x38
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002118:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800211c:	2200      	movs	r2, #0
 800211e:	601a      	str	r2, [r3, #0]
 8002120:	605a      	str	r2, [r3, #4]
 8002122:	609a      	str	r2, [r3, #8]
 8002124:	60da      	str	r2, [r3, #12]
 8002126:	611a      	str	r2, [r3, #16]
  if(hltdc->Instance==LTDC)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	4a55      	ldr	r2, [pc, #340]	@ (8002284 <HAL_LTDC_MspInit+0x174>)
 800212e:	4293      	cmp	r3, r2
 8002130:	f040 80a3 	bne.w	800227a <HAL_LTDC_MspInit+0x16a>
  {
    /* USER CODE BEGIN LTDC_MspInit 0 */

    /* USER CODE END LTDC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8002134:	4b54      	ldr	r3, [pc, #336]	@ (8002288 <HAL_LTDC_MspInit+0x178>)
 8002136:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002138:	4a53      	ldr	r2, [pc, #332]	@ (8002288 <HAL_LTDC_MspInit+0x178>)
 800213a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800213e:	6453      	str	r3, [r2, #68]	@ 0x44
 8002140:	4b51      	ldr	r3, [pc, #324]	@ (8002288 <HAL_LTDC_MspInit+0x178>)
 8002142:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002144:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002148:	623b      	str	r3, [r7, #32]
 800214a:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800214c:	4b4e      	ldr	r3, [pc, #312]	@ (8002288 <HAL_LTDC_MspInit+0x178>)
 800214e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002150:	4a4d      	ldr	r2, [pc, #308]	@ (8002288 <HAL_LTDC_MspInit+0x178>)
 8002152:	f043 0310 	orr.w	r3, r3, #16
 8002156:	6313      	str	r3, [r2, #48]	@ 0x30
 8002158:	4b4b      	ldr	r3, [pc, #300]	@ (8002288 <HAL_LTDC_MspInit+0x178>)
 800215a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800215c:	f003 0310 	and.w	r3, r3, #16
 8002160:	61fb      	str	r3, [r7, #28]
 8002162:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 8002164:	4b48      	ldr	r3, [pc, #288]	@ (8002288 <HAL_LTDC_MspInit+0x178>)
 8002166:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002168:	4a47      	ldr	r2, [pc, #284]	@ (8002288 <HAL_LTDC_MspInit+0x178>)
 800216a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800216e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002170:	4b45      	ldr	r3, [pc, #276]	@ (8002288 <HAL_LTDC_MspInit+0x178>)
 8002172:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002174:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002178:	61bb      	str	r3, [r7, #24]
 800217a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 800217c:	4b42      	ldr	r3, [pc, #264]	@ (8002288 <HAL_LTDC_MspInit+0x178>)
 800217e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002180:	4a41      	ldr	r2, [pc, #260]	@ (8002288 <HAL_LTDC_MspInit+0x178>)
 8002182:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002186:	6313      	str	r3, [r2, #48]	@ 0x30
 8002188:	4b3f      	ldr	r3, [pc, #252]	@ (8002288 <HAL_LTDC_MspInit+0x178>)
 800218a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800218c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002190:	617b      	str	r3, [r7, #20]
 8002192:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002194:	4b3c      	ldr	r3, [pc, #240]	@ (8002288 <HAL_LTDC_MspInit+0x178>)
 8002196:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002198:	4a3b      	ldr	r2, [pc, #236]	@ (8002288 <HAL_LTDC_MspInit+0x178>)
 800219a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800219e:	6313      	str	r3, [r2, #48]	@ 0x30
 80021a0:	4b39      	ldr	r3, [pc, #228]	@ (8002288 <HAL_LTDC_MspInit+0x178>)
 80021a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80021a8:	613b      	str	r3, [r7, #16]
 80021aa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 80021ac:	4b36      	ldr	r3, [pc, #216]	@ (8002288 <HAL_LTDC_MspInit+0x178>)
 80021ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021b0:	4a35      	ldr	r2, [pc, #212]	@ (8002288 <HAL_LTDC_MspInit+0x178>)
 80021b2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021b6:	6313      	str	r3, [r2, #48]	@ 0x30
 80021b8:	4b33      	ldr	r3, [pc, #204]	@ (8002288 <HAL_LTDC_MspInit+0x178>)
 80021ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021c0:	60fb      	str	r3, [r7, #12]
 80021c2:	68fb      	ldr	r3, [r7, #12]
    PJ3     ------> LTDC_R4
    PJ2     ------> LTDC_R3
    PJ0     ------> LTDC_R1
    PJ1     ------> LTDC_R2
    */
    GPIO_InitStruct.Pin = LCD_B0_Pin;
 80021c4:	2310      	movs	r3, #16
 80021c6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021c8:	2302      	movs	r3, #2
 80021ca:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021cc:	2300      	movs	r3, #0
 80021ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021d0:	2300      	movs	r3, #0
 80021d2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80021d4:	230e      	movs	r3, #14
 80021d6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 80021d8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021dc:	4619      	mov	r1, r3
 80021de:	482b      	ldr	r0, [pc, #172]	@ (800228c <HAL_LTDC_MspInit+0x17c>)
 80021e0:	f004 fec6 	bl	8006f70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 80021e4:	f64e 73ff 	movw	r3, #61439	@ 0xefff
 80021e8:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ea:	2302      	movs	r3, #2
 80021ec:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ee:	2300      	movs	r3, #0
 80021f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021f2:	2300      	movs	r3, #0
 80021f4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80021f6:	230e      	movs	r3, #14
 80021f8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 80021fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021fe:	4619      	mov	r1, r3
 8002200:	4823      	ldr	r0, [pc, #140]	@ (8002290 <HAL_LTDC_MspInit+0x180>)
 8002202:	f004 feb5 	bl	8006f70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 8002206:	23f7      	movs	r3, #247	@ 0xf7
 8002208:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800220a:	2302      	movs	r3, #2
 800220c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800220e:	2300      	movs	r3, #0
 8002210:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002212:	2300      	movs	r3, #0
 8002214:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002216:	230e      	movs	r3, #14
 8002218:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 800221a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800221e:	4619      	mov	r1, r3
 8002220:	481c      	ldr	r0, [pc, #112]	@ (8002294 <HAL_LTDC_MspInit+0x184>)
 8002222:	f004 fea5 	bl	8006f70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B4_Pin;
 8002226:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800222a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800222c:	2302      	movs	r3, #2
 800222e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002230:	2300      	movs	r3, #0
 8002232:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002234:	2300      	movs	r3, #0
 8002236:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8002238:	2309      	movs	r3, #9
 800223a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 800223c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002240:	4619      	mov	r1, r3
 8002242:	4815      	ldr	r0, [pc, #84]	@ (8002298 <HAL_LTDC_MspInit+0x188>)
 8002244:	f004 fe94 	bl	8006f70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 8002248:	f44f 4346 	mov.w	r3, #50688	@ 0xc600
 800224c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800224e:	2302      	movs	r3, #2
 8002250:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002252:	2300      	movs	r3, #0
 8002254:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002256:	2300      	movs	r3, #0
 8002258:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800225a:	230e      	movs	r3, #14
 800225c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800225e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002262:	4619      	mov	r1, r3
 8002264:	480d      	ldr	r0, [pc, #52]	@ (800229c <HAL_LTDC_MspInit+0x18c>)
 8002266:	f004 fe83 	bl	8006f70 <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 800226a:	2200      	movs	r2, #0
 800226c:	2105      	movs	r1, #5
 800226e:	2058      	movs	r0, #88	@ 0x58
 8002270:	f003 fb54 	bl	800591c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8002274:	2058      	movs	r0, #88	@ 0x58
 8002276:	f003 fb6d 	bl	8005954 <HAL_NVIC_EnableIRQ>

    /* USER CODE END LTDC_MspInit 1 */

  }

}
 800227a:	bf00      	nop
 800227c:	3738      	adds	r7, #56	@ 0x38
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}
 8002282:	bf00      	nop
 8002284:	40016800 	.word	0x40016800
 8002288:	40023800 	.word	0x40023800
 800228c:	40021000 	.word	0x40021000
 8002290:	40022400 	.word	0x40022400
 8002294:	40022800 	.word	0x40022800
 8002298:	40021800 	.word	0x40021800
 800229c:	40022000 	.word	0x40022000

080022a0 <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b08c      	sub	sp, #48	@ 0x30
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022a8:	f107 031c 	add.w	r3, r7, #28
 80022ac:	2200      	movs	r2, #0
 80022ae:	601a      	str	r2, [r3, #0]
 80022b0:	605a      	str	r2, [r3, #4]
 80022b2:	609a      	str	r2, [r3, #8]
 80022b4:	60da      	str	r2, [r3, #12]
 80022b6:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	4a3b      	ldr	r2, [pc, #236]	@ (80023ac <HAL_QSPI_MspInit+0x10c>)
 80022be:	4293      	cmp	r3, r2
 80022c0:	d170      	bne.n	80023a4 <HAL_QSPI_MspInit+0x104>
  {
    /* USER CODE BEGIN QUADSPI_MspInit 0 */

    /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 80022c2:	4b3b      	ldr	r3, [pc, #236]	@ (80023b0 <HAL_QSPI_MspInit+0x110>)
 80022c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80022c6:	4a3a      	ldr	r2, [pc, #232]	@ (80023b0 <HAL_QSPI_MspInit+0x110>)
 80022c8:	f043 0302 	orr.w	r3, r3, #2
 80022cc:	6393      	str	r3, [r2, #56]	@ 0x38
 80022ce:	4b38      	ldr	r3, [pc, #224]	@ (80023b0 <HAL_QSPI_MspInit+0x110>)
 80022d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80022d2:	f003 0302 	and.w	r3, r3, #2
 80022d6:	61bb      	str	r3, [r7, #24]
 80022d8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80022da:	4b35      	ldr	r3, [pc, #212]	@ (80023b0 <HAL_QSPI_MspInit+0x110>)
 80022dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022de:	4a34      	ldr	r2, [pc, #208]	@ (80023b0 <HAL_QSPI_MspInit+0x110>)
 80022e0:	f043 0310 	orr.w	r3, r3, #16
 80022e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80022e6:	4b32      	ldr	r3, [pc, #200]	@ (80023b0 <HAL_QSPI_MspInit+0x110>)
 80022e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ea:	f003 0310 	and.w	r3, r3, #16
 80022ee:	617b      	str	r3, [r7, #20]
 80022f0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022f2:	4b2f      	ldr	r3, [pc, #188]	@ (80023b0 <HAL_QSPI_MspInit+0x110>)
 80022f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022f6:	4a2e      	ldr	r2, [pc, #184]	@ (80023b0 <HAL_QSPI_MspInit+0x110>)
 80022f8:	f043 0302 	orr.w	r3, r3, #2
 80022fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80022fe:	4b2c      	ldr	r3, [pc, #176]	@ (80023b0 <HAL_QSPI_MspInit+0x110>)
 8002300:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002302:	f003 0302 	and.w	r3, r3, #2
 8002306:	613b      	str	r3, [r7, #16]
 8002308:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800230a:	4b29      	ldr	r3, [pc, #164]	@ (80023b0 <HAL_QSPI_MspInit+0x110>)
 800230c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800230e:	4a28      	ldr	r2, [pc, #160]	@ (80023b0 <HAL_QSPI_MspInit+0x110>)
 8002310:	f043 0308 	orr.w	r3, r3, #8
 8002314:	6313      	str	r3, [r2, #48]	@ 0x30
 8002316:	4b26      	ldr	r3, [pc, #152]	@ (80023b0 <HAL_QSPI_MspInit+0x110>)
 8002318:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800231a:	f003 0308 	and.w	r3, r3, #8
 800231e:	60fb      	str	r3, [r7, #12]
 8002320:	68fb      	ldr	r3, [r7, #12]
    PB2     ------> QUADSPI_CLK
    PD12     ------> QUADSPI_BK1_IO1
    PD13     ------> QUADSPI_BK1_IO3
    PD11     ------> QUADSPI_BK1_IO0
    */
    GPIO_InitStruct.Pin = QSPI_D2_Pin;
 8002322:	2304      	movs	r3, #4
 8002324:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002326:	2302      	movs	r3, #2
 8002328:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800232a:	2300      	movs	r3, #0
 800232c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800232e:	2303      	movs	r3, #3
 8002330:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8002332:	2309      	movs	r3, #9
 8002334:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 8002336:	f107 031c 	add.w	r3, r7, #28
 800233a:	4619      	mov	r1, r3
 800233c:	481d      	ldr	r0, [pc, #116]	@ (80023b4 <HAL_QSPI_MspInit+0x114>)
 800233e:	f004 fe17 	bl	8006f70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 8002342:	2340      	movs	r3, #64	@ 0x40
 8002344:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002346:	2302      	movs	r3, #2
 8002348:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800234a:	2300      	movs	r3, #0
 800234c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800234e:	2303      	movs	r3, #3
 8002350:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8002352:	230a      	movs	r3, #10
 8002354:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 8002356:	f107 031c 	add.w	r3, r7, #28
 800235a:	4619      	mov	r1, r3
 800235c:	4816      	ldr	r0, [pc, #88]	@ (80023b8 <HAL_QSPI_MspInit+0x118>)
 800235e:	f004 fe07 	bl	8006f70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002362:	2304      	movs	r3, #4
 8002364:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002366:	2302      	movs	r3, #2
 8002368:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800236a:	2300      	movs	r3, #0
 800236c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800236e:	2303      	movs	r3, #3
 8002370:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8002372:	2309      	movs	r3, #9
 8002374:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002376:	f107 031c 	add.w	r3, r7, #28
 800237a:	4619      	mov	r1, r3
 800237c:	480e      	ldr	r0, [pc, #56]	@ (80023b8 <HAL_QSPI_MspInit+0x118>)
 800237e:	f004 fdf7 	bl	8006f70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 8002382:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 8002386:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002388:	2302      	movs	r3, #2
 800238a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800238c:	2300      	movs	r3, #0
 800238e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002390:	2303      	movs	r3, #3
 8002392:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8002394:	2309      	movs	r3, #9
 8002396:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002398:	f107 031c 	add.w	r3, r7, #28
 800239c:	4619      	mov	r1, r3
 800239e:	4807      	ldr	r0, [pc, #28]	@ (80023bc <HAL_QSPI_MspInit+0x11c>)
 80023a0:	f004 fde6 	bl	8006f70 <HAL_GPIO_Init>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 80023a4:	bf00      	nop
 80023a6:	3730      	adds	r7, #48	@ 0x30
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd80      	pop	{r7, pc}
 80023ac:	a0001000 	.word	0xa0001000
 80023b0:	40023800 	.word	0x40023800
 80023b4:	40021000 	.word	0x40021000
 80023b8:	40020400 	.word	0x40020400
 80023bc:	40020c00 	.word	0x40020c00

080023c0 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b0a4      	sub	sp, #144	@ 0x90
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80023c8:	f107 030c 	add.w	r3, r7, #12
 80023cc:	2284      	movs	r2, #132	@ 0x84
 80023ce:	2100      	movs	r1, #0
 80023d0:	4618      	mov	r0, r3
 80023d2:	f015 fa4b 	bl	801786c <memset>
  if(hrtc->Instance==RTC)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4a0e      	ldr	r2, [pc, #56]	@ (8002414 <HAL_RTC_MspInit+0x54>)
 80023dc:	4293      	cmp	r3, r2
 80023de:	d114      	bne.n	800240a <HAL_RTC_MspInit+0x4a>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80023e0:	2320      	movs	r3, #32
 80023e2:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80023e4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80023e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80023ea:	f107 030c 	add.w	r3, r7, #12
 80023ee:	4618      	mov	r0, r3
 80023f0:	f009 f90a 	bl	800b608 <HAL_RCCEx_PeriphCLKConfig>
 80023f4:	4603      	mov	r3, r0
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d001      	beq.n	80023fe <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 80023fa:	f7ff fb81 	bl	8001b00 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80023fe:	4b06      	ldr	r3, [pc, #24]	@ (8002418 <HAL_RTC_MspInit+0x58>)
 8002400:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002402:	4a05      	ldr	r2, [pc, #20]	@ (8002418 <HAL_RTC_MspInit+0x58>)
 8002404:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002408:	6713      	str	r3, [r2, #112]	@ 0x70

    /* USER CODE END RTC_MspInit 1 */

  }

}
 800240a:	bf00      	nop
 800240c:	3790      	adds	r7, #144	@ 0x90
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}
 8002412:	bf00      	nop
 8002414:	40002800 	.word	0x40002800
 8002418:	40023800 	.word	0x40023800

0800241c <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b08a      	sub	sp, #40	@ 0x28
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002424:	f107 0314 	add.w	r3, r7, #20
 8002428:	2200      	movs	r2, #0
 800242a:	601a      	str	r2, [r3, #0]
 800242c:	605a      	str	r2, [r3, #4]
 800242e:	609a      	str	r2, [r3, #8]
 8002430:	60da      	str	r2, [r3, #12]
 8002432:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDMMC1)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	4a25      	ldr	r2, [pc, #148]	@ (80024d0 <HAL_SD_MspInit+0xb4>)
 800243a:	4293      	cmp	r3, r2
 800243c:	d144      	bne.n	80024c8 <HAL_SD_MspInit+0xac>
  {
    /* USER CODE BEGIN SDMMC1_MspInit 0 */

    /* USER CODE END SDMMC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 800243e:	4b25      	ldr	r3, [pc, #148]	@ (80024d4 <HAL_SD_MspInit+0xb8>)
 8002440:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002442:	4a24      	ldr	r2, [pc, #144]	@ (80024d4 <HAL_SD_MspInit+0xb8>)
 8002444:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002448:	6453      	str	r3, [r2, #68]	@ 0x44
 800244a:	4b22      	ldr	r3, [pc, #136]	@ (80024d4 <HAL_SD_MspInit+0xb8>)
 800244c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800244e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002452:	613b      	str	r3, [r7, #16]
 8002454:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002456:	4b1f      	ldr	r3, [pc, #124]	@ (80024d4 <HAL_SD_MspInit+0xb8>)
 8002458:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800245a:	4a1e      	ldr	r2, [pc, #120]	@ (80024d4 <HAL_SD_MspInit+0xb8>)
 800245c:	f043 0304 	orr.w	r3, r3, #4
 8002460:	6313      	str	r3, [r2, #48]	@ 0x30
 8002462:	4b1c      	ldr	r3, [pc, #112]	@ (80024d4 <HAL_SD_MspInit+0xb8>)
 8002464:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002466:	f003 0304 	and.w	r3, r3, #4
 800246a:	60fb      	str	r3, [r7, #12]
 800246c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800246e:	4b19      	ldr	r3, [pc, #100]	@ (80024d4 <HAL_SD_MspInit+0xb8>)
 8002470:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002472:	4a18      	ldr	r2, [pc, #96]	@ (80024d4 <HAL_SD_MspInit+0xb8>)
 8002474:	f043 0308 	orr.w	r3, r3, #8
 8002478:	6313      	str	r3, [r2, #48]	@ 0x30
 800247a:	4b16      	ldr	r3, [pc, #88]	@ (80024d4 <HAL_SD_MspInit+0xb8>)
 800247c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800247e:	f003 0308 	and.w	r3, r3, #8
 8002482:	60bb      	str	r3, [r7, #8]
 8002484:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDMMC1_D2
    PD2     ------> SDMMC1_CMD
    PC9     ------> SDMMC1_D1
    PC8     ------> SDMMC1_D0
    */
    GPIO_InitStruct.Pin = SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 8002486:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 800248a:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800248c:	2302      	movs	r3, #2
 800248e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002490:	2300      	movs	r3, #0
 8002492:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002494:	2303      	movs	r3, #3
 8002496:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8002498:	230c      	movs	r3, #12
 800249a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800249c:	f107 0314 	add.w	r3, r7, #20
 80024a0:	4619      	mov	r1, r3
 80024a2:	480d      	ldr	r0, [pc, #52]	@ (80024d8 <HAL_SD_MspInit+0xbc>)
 80024a4:	f004 fd64 	bl	8006f70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SDMMC_CMD_Pin;
 80024a8:	2304      	movs	r3, #4
 80024aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024ac:	2302      	movs	r3, #2
 80024ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024b0:	2300      	movs	r3, #0
 80024b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024b4:	2303      	movs	r3, #3
 80024b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80024b8:	230c      	movs	r3, #12
 80024ba:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SDMMC_CMD_GPIO_Port, &GPIO_InitStruct);
 80024bc:	f107 0314 	add.w	r3, r7, #20
 80024c0:	4619      	mov	r1, r3
 80024c2:	4806      	ldr	r0, [pc, #24]	@ (80024dc <HAL_SD_MspInit+0xc0>)
 80024c4:	f004 fd54 	bl	8006f70 <HAL_GPIO_Init>

    /* USER CODE END SDMMC1_MspInit 1 */

  }

}
 80024c8:	bf00      	nop
 80024ca:	3728      	adds	r7, #40	@ 0x28
 80024cc:	46bd      	mov	sp, r7
 80024ce:	bd80      	pop	{r7, pc}
 80024d0:	40012c00 	.word	0x40012c00
 80024d4:	40023800 	.word	0x40023800
 80024d8:	40020800 	.word	0x40020800
 80024dc:	40020c00 	.word	0x40020c00

080024e0 <HAL_SPDIFRX_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspdifrx: SPDIFRX handle pointer
  * @retval None
  */
void HAL_SPDIFRX_MspInit(SPDIFRX_HandleTypeDef* hspdifrx)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b0aa      	sub	sp, #168	@ 0xa8
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024e8:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80024ec:	2200      	movs	r2, #0
 80024ee:	601a      	str	r2, [r3, #0]
 80024f0:	605a      	str	r2, [r3, #4]
 80024f2:	609a      	str	r2, [r3, #8]
 80024f4:	60da      	str	r2, [r3, #12]
 80024f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80024f8:	f107 0310 	add.w	r3, r7, #16
 80024fc:	2284      	movs	r2, #132	@ 0x84
 80024fe:	2100      	movs	r1, #0
 8002500:	4618      	mov	r0, r3
 8002502:	f015 f9b3 	bl	801786c <memset>
  if(hspdifrx->Instance==SPDIFRX)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f1b3 2f40 	cmp.w	r3, #1073758208	@ 0x40004000
 800250e:	d143      	bne.n	8002598 <HAL_SPDIFRX_MspInit+0xb8>

    /* USER CODE END SPDIFRX_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPDIFRX;
 8002510:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002514:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 100;
 8002516:	2364      	movs	r3, #100	@ 0x64
 8002518:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SP = RCC_PLLP_DIV2;
 800251a:	2302      	movs	r3, #2
 800251c:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 800251e:	2302      	movs	r3, #2
 8002520:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 8002522:	2302      	movs	r3, #2
 8002524:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2SDivQ = 1;
 8002526:	2301      	movs	r3, #1
 8002528:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800252a:	f107 0310 	add.w	r3, r7, #16
 800252e:	4618      	mov	r0, r3
 8002530:	f009 f86a 	bl	800b608 <HAL_RCCEx_PeriphCLKConfig>
 8002534:	4603      	mov	r3, r0
 8002536:	2b00      	cmp	r3, #0
 8002538:	d001      	beq.n	800253e <HAL_SPDIFRX_MspInit+0x5e>
    {
      Error_Handler();
 800253a:	f7ff fae1 	bl	8001b00 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPDIFRX_CLK_ENABLE();
 800253e:	4b18      	ldr	r3, [pc, #96]	@ (80025a0 <HAL_SPDIFRX_MspInit+0xc0>)
 8002540:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002542:	4a17      	ldr	r2, [pc, #92]	@ (80025a0 <HAL_SPDIFRX_MspInit+0xc0>)
 8002544:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002548:	6413      	str	r3, [r2, #64]	@ 0x40
 800254a:	4b15      	ldr	r3, [pc, #84]	@ (80025a0 <HAL_SPDIFRX_MspInit+0xc0>)
 800254c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800254e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002552:	60fb      	str	r3, [r7, #12]
 8002554:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002556:	4b12      	ldr	r3, [pc, #72]	@ (80025a0 <HAL_SPDIFRX_MspInit+0xc0>)
 8002558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800255a:	4a11      	ldr	r2, [pc, #68]	@ (80025a0 <HAL_SPDIFRX_MspInit+0xc0>)
 800255c:	f043 0308 	orr.w	r3, r3, #8
 8002560:	6313      	str	r3, [r2, #48]	@ 0x30
 8002562:	4b0f      	ldr	r3, [pc, #60]	@ (80025a0 <HAL_SPDIFRX_MspInit+0xc0>)
 8002564:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002566:	f003 0308 	and.w	r3, r3, #8
 800256a:	60bb      	str	r3, [r7, #8]
 800256c:	68bb      	ldr	r3, [r7, #8]
    /**SPDIFRX GPIO Configuration
    PD7     ------> SPDIFRX_IN0
    */
    GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 800256e:	2380      	movs	r3, #128	@ 0x80
 8002570:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002574:	2302      	movs	r3, #2
 8002576:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800257a:	2300      	movs	r3, #0
 800257c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002580:	2300      	movs	r3, #0
 8002582:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 8002586:	2308      	movs	r3, #8
 8002588:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 800258c:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002590:	4619      	mov	r1, r3
 8002592:	4804      	ldr	r0, [pc, #16]	@ (80025a4 <HAL_SPDIFRX_MspInit+0xc4>)
 8002594:	f004 fcec 	bl	8006f70 <HAL_GPIO_Init>

    /* USER CODE END SPDIFRX_MspInit 1 */

  }

}
 8002598:	bf00      	nop
 800259a:	37a8      	adds	r7, #168	@ 0xa8
 800259c:	46bd      	mov	sp, r7
 800259e:	bd80      	pop	{r7, pc}
 80025a0:	40023800 	.word	0x40023800
 80025a4:	40020c00 	.word	0x40020c00

080025a8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b08a      	sub	sp, #40	@ 0x28
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025b0:	f107 0314 	add.w	r3, r7, #20
 80025b4:	2200      	movs	r2, #0
 80025b6:	601a      	str	r2, [r3, #0]
 80025b8:	605a      	str	r2, [r3, #4]
 80025ba:	609a      	str	r2, [r3, #8]
 80025bc:	60da      	str	r2, [r3, #12]
 80025be:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a25      	ldr	r2, [pc, #148]	@ (800265c <HAL_SPI_MspInit+0xb4>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d144      	bne.n	8002654 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80025ca:	4b25      	ldr	r3, [pc, #148]	@ (8002660 <HAL_SPI_MspInit+0xb8>)
 80025cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ce:	4a24      	ldr	r2, [pc, #144]	@ (8002660 <HAL_SPI_MspInit+0xb8>)
 80025d0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80025d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80025d6:	4b22      	ldr	r3, [pc, #136]	@ (8002660 <HAL_SPI_MspInit+0xb8>)
 80025d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80025de:	613b      	str	r3, [r7, #16]
 80025e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOI_CLK_ENABLE();
 80025e2:	4b1f      	ldr	r3, [pc, #124]	@ (8002660 <HAL_SPI_MspInit+0xb8>)
 80025e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025e6:	4a1e      	ldr	r2, [pc, #120]	@ (8002660 <HAL_SPI_MspInit+0xb8>)
 80025e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80025ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80025ee:	4b1c      	ldr	r3, [pc, #112]	@ (8002660 <HAL_SPI_MspInit+0xb8>)
 80025f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025f6:	60fb      	str	r3, [r7, #12]
 80025f8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025fa:	4b19      	ldr	r3, [pc, #100]	@ (8002660 <HAL_SPI_MspInit+0xb8>)
 80025fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025fe:	4a18      	ldr	r2, [pc, #96]	@ (8002660 <HAL_SPI_MspInit+0xb8>)
 8002600:	f043 0302 	orr.w	r3, r3, #2
 8002604:	6313      	str	r3, [r2, #48]	@ 0x30
 8002606:	4b16      	ldr	r3, [pc, #88]	@ (8002660 <HAL_SPI_MspInit+0xb8>)
 8002608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800260a:	f003 0302 	and.w	r3, r3, #2
 800260e:	60bb      	str	r3, [r7, #8]
 8002610:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PI1     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = ARDUINO_SCK_D13_Pin;
 8002612:	2302      	movs	r3, #2
 8002614:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002616:	2302      	movs	r3, #2
 8002618:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800261a:	2300      	movs	r3, #0
 800261c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800261e:	2300      	movs	r3, #0
 8002620:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002622:	2305      	movs	r3, #5
 8002624:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(ARDUINO_SCK_D13_GPIO_Port, &GPIO_InitStruct);
 8002626:	f107 0314 	add.w	r3, r7, #20
 800262a:	4619      	mov	r1, r3
 800262c:	480d      	ldr	r0, [pc, #52]	@ (8002664 <HAL_SPI_MspInit+0xbc>)
 800262e:	f004 fc9f 	bl	8006f70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 8002632:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002636:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002638:	2302      	movs	r3, #2
 800263a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800263c:	2300      	movs	r3, #0
 800263e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002640:	2300      	movs	r3, #0
 8002642:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002644:	2305      	movs	r3, #5
 8002646:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002648:	f107 0314 	add.w	r3, r7, #20
 800264c:	4619      	mov	r1, r3
 800264e:	4806      	ldr	r0, [pc, #24]	@ (8002668 <HAL_SPI_MspInit+0xc0>)
 8002650:	f004 fc8e 	bl	8006f70 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8002654:	bf00      	nop
 8002656:	3728      	adds	r7, #40	@ 0x28
 8002658:	46bd      	mov	sp, r7
 800265a:	bd80      	pop	{r7, pc}
 800265c:	40003800 	.word	0x40003800
 8002660:	40023800 	.word	0x40023800
 8002664:	40022000 	.word	0x40022000
 8002668:	40020400 	.word	0x40020400

0800266c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800266c:	b480      	push	{r7}
 800266e:	b089      	sub	sp, #36	@ 0x24
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4a2e      	ldr	r2, [pc, #184]	@ (8002734 <HAL_TIM_Base_MspInit+0xc8>)
 800267a:	4293      	cmp	r3, r2
 800267c:	d10c      	bne.n	8002698 <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800267e:	4b2e      	ldr	r3, [pc, #184]	@ (8002738 <HAL_TIM_Base_MspInit+0xcc>)
 8002680:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002682:	4a2d      	ldr	r2, [pc, #180]	@ (8002738 <HAL_TIM_Base_MspInit+0xcc>)
 8002684:	f043 0301 	orr.w	r3, r3, #1
 8002688:	6453      	str	r3, [r2, #68]	@ 0x44
 800268a:	4b2b      	ldr	r3, [pc, #172]	@ (8002738 <HAL_TIM_Base_MspInit+0xcc>)
 800268c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800268e:	f003 0301 	and.w	r3, r3, #1
 8002692:	61fb      	str	r3, [r7, #28]
 8002694:	69fb      	ldr	r3, [r7, #28]
    /* USER CODE BEGIN TIM8_MspInit 1 */

    /* USER CODE END TIM8_MspInit 1 */
  }

}
 8002696:	e046      	b.n	8002726 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM2)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80026a0:	d10c      	bne.n	80026bc <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80026a2:	4b25      	ldr	r3, [pc, #148]	@ (8002738 <HAL_TIM_Base_MspInit+0xcc>)
 80026a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026a6:	4a24      	ldr	r2, [pc, #144]	@ (8002738 <HAL_TIM_Base_MspInit+0xcc>)
 80026a8:	f043 0301 	orr.w	r3, r3, #1
 80026ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80026ae:	4b22      	ldr	r3, [pc, #136]	@ (8002738 <HAL_TIM_Base_MspInit+0xcc>)
 80026b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026b2:	f003 0301 	and.w	r3, r3, #1
 80026b6:	61bb      	str	r3, [r7, #24]
 80026b8:	69bb      	ldr	r3, [r7, #24]
}
 80026ba:	e034      	b.n	8002726 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM3)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4a1e      	ldr	r2, [pc, #120]	@ (800273c <HAL_TIM_Base_MspInit+0xd0>)
 80026c2:	4293      	cmp	r3, r2
 80026c4:	d10c      	bne.n	80026e0 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80026c6:	4b1c      	ldr	r3, [pc, #112]	@ (8002738 <HAL_TIM_Base_MspInit+0xcc>)
 80026c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ca:	4a1b      	ldr	r2, [pc, #108]	@ (8002738 <HAL_TIM_Base_MspInit+0xcc>)
 80026cc:	f043 0302 	orr.w	r3, r3, #2
 80026d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80026d2:	4b19      	ldr	r3, [pc, #100]	@ (8002738 <HAL_TIM_Base_MspInit+0xcc>)
 80026d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026d6:	f003 0302 	and.w	r3, r3, #2
 80026da:	617b      	str	r3, [r7, #20]
 80026dc:	697b      	ldr	r3, [r7, #20]
}
 80026de:	e022      	b.n	8002726 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM5)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	4a16      	ldr	r2, [pc, #88]	@ (8002740 <HAL_TIM_Base_MspInit+0xd4>)
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d10c      	bne.n	8002704 <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80026ea:	4b13      	ldr	r3, [pc, #76]	@ (8002738 <HAL_TIM_Base_MspInit+0xcc>)
 80026ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ee:	4a12      	ldr	r2, [pc, #72]	@ (8002738 <HAL_TIM_Base_MspInit+0xcc>)
 80026f0:	f043 0308 	orr.w	r3, r3, #8
 80026f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80026f6:	4b10      	ldr	r3, [pc, #64]	@ (8002738 <HAL_TIM_Base_MspInit+0xcc>)
 80026f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026fa:	f003 0308 	and.w	r3, r3, #8
 80026fe:	613b      	str	r3, [r7, #16]
 8002700:	693b      	ldr	r3, [r7, #16]
}
 8002702:	e010      	b.n	8002726 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM8)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4a0e      	ldr	r2, [pc, #56]	@ (8002744 <HAL_TIM_Base_MspInit+0xd8>)
 800270a:	4293      	cmp	r3, r2
 800270c:	d10b      	bne.n	8002726 <HAL_TIM_Base_MspInit+0xba>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800270e:	4b0a      	ldr	r3, [pc, #40]	@ (8002738 <HAL_TIM_Base_MspInit+0xcc>)
 8002710:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002712:	4a09      	ldr	r2, [pc, #36]	@ (8002738 <HAL_TIM_Base_MspInit+0xcc>)
 8002714:	f043 0302 	orr.w	r3, r3, #2
 8002718:	6453      	str	r3, [r2, #68]	@ 0x44
 800271a:	4b07      	ldr	r3, [pc, #28]	@ (8002738 <HAL_TIM_Base_MspInit+0xcc>)
 800271c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800271e:	f003 0302 	and.w	r3, r3, #2
 8002722:	60fb      	str	r3, [r7, #12]
 8002724:	68fb      	ldr	r3, [r7, #12]
}
 8002726:	bf00      	nop
 8002728:	3724      	adds	r7, #36	@ 0x24
 800272a:	46bd      	mov	sp, r7
 800272c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002730:	4770      	bx	lr
 8002732:	bf00      	nop
 8002734:	40010000 	.word	0x40010000
 8002738:	40023800 	.word	0x40023800
 800273c:	40000400 	.word	0x40000400
 8002740:	40000c00 	.word	0x40000c00
 8002744:	40010400 	.word	0x40010400

08002748 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002748:	b480      	push	{r7}
 800274a:	b085      	sub	sp, #20
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM12)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	4a0a      	ldr	r2, [pc, #40]	@ (8002780 <HAL_TIM_PWM_MspInit+0x38>)
 8002756:	4293      	cmp	r3, r2
 8002758:	d10b      	bne.n	8002772 <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM12_MspInit 0 */

    /* USER CODE END TIM12_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM12_CLK_ENABLE();
 800275a:	4b0a      	ldr	r3, [pc, #40]	@ (8002784 <HAL_TIM_PWM_MspInit+0x3c>)
 800275c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800275e:	4a09      	ldr	r2, [pc, #36]	@ (8002784 <HAL_TIM_PWM_MspInit+0x3c>)
 8002760:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002764:	6413      	str	r3, [r2, #64]	@ 0x40
 8002766:	4b07      	ldr	r3, [pc, #28]	@ (8002784 <HAL_TIM_PWM_MspInit+0x3c>)
 8002768:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800276a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800276e:	60fb      	str	r3, [r7, #12]
 8002770:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM12_MspInit 1 */

  }

}
 8002772:	bf00      	nop
 8002774:	3714      	adds	r7, #20
 8002776:	46bd      	mov	sp, r7
 8002778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277c:	4770      	bx	lr
 800277e:	bf00      	nop
 8002780:	40001800 	.word	0x40001800
 8002784:	40023800 	.word	0x40023800

08002788 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b08c      	sub	sp, #48	@ 0x30
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002790:	f107 031c 	add.w	r3, r7, #28
 8002794:	2200      	movs	r2, #0
 8002796:	601a      	str	r2, [r3, #0]
 8002798:	605a      	str	r2, [r3, #4]
 800279a:	609a      	str	r2, [r3, #8]
 800279c:	60da      	str	r2, [r3, #12]
 800279e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4a56      	ldr	r2, [pc, #344]	@ (8002900 <HAL_TIM_MspPostInit+0x178>)
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d11d      	bne.n	80027e6 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027aa:	4b56      	ldr	r3, [pc, #344]	@ (8002904 <HAL_TIM_MspPostInit+0x17c>)
 80027ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ae:	4a55      	ldr	r2, [pc, #340]	@ (8002904 <HAL_TIM_MspPostInit+0x17c>)
 80027b0:	f043 0301 	orr.w	r3, r3, #1
 80027b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80027b6:	4b53      	ldr	r3, [pc, #332]	@ (8002904 <HAL_TIM_MspPostInit+0x17c>)
 80027b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ba:	f003 0301 	and.w	r3, r3, #1
 80027be:	61bb      	str	r3, [r7, #24]
 80027c0:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = ARDUINO_PWM_D10_Pin;
 80027c2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80027c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027c8:	2302      	movs	r3, #2
 80027ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027cc:	2300      	movs	r3, #0
 80027ce:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027d0:	2300      	movs	r3, #0
 80027d2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80027d4:	2301      	movs	r3, #1
 80027d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D10_GPIO_Port, &GPIO_InitStruct);
 80027d8:	f107 031c 	add.w	r3, r7, #28
 80027dc:	4619      	mov	r1, r3
 80027de:	484a      	ldr	r0, [pc, #296]	@ (8002908 <HAL_TIM_MspPostInit+0x180>)
 80027e0:	f004 fbc6 	bl	8006f70 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM12_MspPostInit 1 */

    /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 80027e4:	e087      	b.n	80028f6 <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM2)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80027ee:	d11d      	bne.n	800282c <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027f0:	4b44      	ldr	r3, [pc, #272]	@ (8002904 <HAL_TIM_MspPostInit+0x17c>)
 80027f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027f4:	4a43      	ldr	r2, [pc, #268]	@ (8002904 <HAL_TIM_MspPostInit+0x17c>)
 80027f6:	f043 0301 	orr.w	r3, r3, #1
 80027fa:	6313      	str	r3, [r2, #48]	@ 0x30
 80027fc:	4b41      	ldr	r3, [pc, #260]	@ (8002904 <HAL_TIM_MspPostInit+0x17c>)
 80027fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002800:	f003 0301 	and.w	r3, r3, #1
 8002804:	617b      	str	r3, [r7, #20]
 8002806:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D9_Pin;
 8002808:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800280c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800280e:	2302      	movs	r3, #2
 8002810:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002812:	2300      	movs	r3, #0
 8002814:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002816:	2300      	movs	r3, #0
 8002818:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800281a:	2301      	movs	r3, #1
 800281c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D9_GPIO_Port, &GPIO_InitStruct);
 800281e:	f107 031c 	add.w	r3, r7, #28
 8002822:	4619      	mov	r1, r3
 8002824:	4838      	ldr	r0, [pc, #224]	@ (8002908 <HAL_TIM_MspPostInit+0x180>)
 8002826:	f004 fba3 	bl	8006f70 <HAL_GPIO_Init>
}
 800282a:	e064      	b.n	80028f6 <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM3)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4a36      	ldr	r2, [pc, #216]	@ (800290c <HAL_TIM_MspPostInit+0x184>)
 8002832:	4293      	cmp	r3, r2
 8002834:	d11c      	bne.n	8002870 <HAL_TIM_MspPostInit+0xe8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002836:	4b33      	ldr	r3, [pc, #204]	@ (8002904 <HAL_TIM_MspPostInit+0x17c>)
 8002838:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800283a:	4a32      	ldr	r2, [pc, #200]	@ (8002904 <HAL_TIM_MspPostInit+0x17c>)
 800283c:	f043 0302 	orr.w	r3, r3, #2
 8002840:	6313      	str	r3, [r2, #48]	@ 0x30
 8002842:	4b30      	ldr	r3, [pc, #192]	@ (8002904 <HAL_TIM_MspPostInit+0x17c>)
 8002844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002846:	f003 0302 	and.w	r3, r3, #2
 800284a:	613b      	str	r3, [r7, #16]
 800284c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D3_Pin;
 800284e:	2310      	movs	r3, #16
 8002850:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002852:	2302      	movs	r3, #2
 8002854:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002856:	2300      	movs	r3, #0
 8002858:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800285a:	2300      	movs	r3, #0
 800285c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800285e:	2302      	movs	r3, #2
 8002860:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
 8002862:	f107 031c 	add.w	r3, r7, #28
 8002866:	4619      	mov	r1, r3
 8002868:	4829      	ldr	r0, [pc, #164]	@ (8002910 <HAL_TIM_MspPostInit+0x188>)
 800286a:	f004 fb81 	bl	8006f70 <HAL_GPIO_Init>
}
 800286e:	e042      	b.n	80028f6 <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM5)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	4a27      	ldr	r2, [pc, #156]	@ (8002914 <HAL_TIM_MspPostInit+0x18c>)
 8002876:	4293      	cmp	r3, r2
 8002878:	d11c      	bne.n	80028b4 <HAL_TIM_MspPostInit+0x12c>
    __HAL_RCC_GPIOI_CLK_ENABLE();
 800287a:	4b22      	ldr	r3, [pc, #136]	@ (8002904 <HAL_TIM_MspPostInit+0x17c>)
 800287c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800287e:	4a21      	ldr	r2, [pc, #132]	@ (8002904 <HAL_TIM_MspPostInit+0x17c>)
 8002880:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002884:	6313      	str	r3, [r2, #48]	@ 0x30
 8002886:	4b1f      	ldr	r3, [pc, #124]	@ (8002904 <HAL_TIM_MspPostInit+0x17c>)
 8002888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800288a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800288e:	60fb      	str	r3, [r7, #12]
 8002890:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_PWM_CS_D5_Pin;
 8002892:	2301      	movs	r3, #1
 8002894:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002896:	2302      	movs	r3, #2
 8002898:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800289a:	2300      	movs	r3, #0
 800289c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800289e:	2300      	movs	r3, #0
 80028a0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80028a2:	2302      	movs	r3, #2
 80028a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_CS_D5_GPIO_Port, &GPIO_InitStruct);
 80028a6:	f107 031c 	add.w	r3, r7, #28
 80028aa:	4619      	mov	r1, r3
 80028ac:	481a      	ldr	r0, [pc, #104]	@ (8002918 <HAL_TIM_MspPostInit+0x190>)
 80028ae:	f004 fb5f 	bl	8006f70 <HAL_GPIO_Init>
}
 80028b2:	e020      	b.n	80028f6 <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM12)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4a18      	ldr	r2, [pc, #96]	@ (800291c <HAL_TIM_MspPostInit+0x194>)
 80028ba:	4293      	cmp	r3, r2
 80028bc:	d11b      	bne.n	80028f6 <HAL_TIM_MspPostInit+0x16e>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80028be:	4b11      	ldr	r3, [pc, #68]	@ (8002904 <HAL_TIM_MspPostInit+0x17c>)
 80028c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028c2:	4a10      	ldr	r2, [pc, #64]	@ (8002904 <HAL_TIM_MspPostInit+0x17c>)
 80028c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80028c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80028ca:	4b0e      	ldr	r3, [pc, #56]	@ (8002904 <HAL_TIM_MspPostInit+0x17c>)
 80028cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028d2:	60bb      	str	r3, [r7, #8]
 80028d4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D6_Pin;
 80028d6:	2340      	movs	r3, #64	@ 0x40
 80028d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028da:	2302      	movs	r3, #2
 80028dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028de:	2300      	movs	r3, #0
 80028e0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028e2:	2300      	movs	r3, #0
 80028e4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 80028e6:	2309      	movs	r3, #9
 80028e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 80028ea:	f107 031c 	add.w	r3, r7, #28
 80028ee:	4619      	mov	r1, r3
 80028f0:	480b      	ldr	r0, [pc, #44]	@ (8002920 <HAL_TIM_MspPostInit+0x198>)
 80028f2:	f004 fb3d 	bl	8006f70 <HAL_GPIO_Init>
}
 80028f6:	bf00      	nop
 80028f8:	3730      	adds	r7, #48	@ 0x30
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bd80      	pop	{r7, pc}
 80028fe:	bf00      	nop
 8002900:	40010000 	.word	0x40010000
 8002904:	40023800 	.word	0x40023800
 8002908:	40020000 	.word	0x40020000
 800290c:	40000400 	.word	0x40000400
 8002910:	40020400 	.word	0x40020400
 8002914:	40000c00 	.word	0x40000c00
 8002918:	40022000 	.word	0x40022000
 800291c:	40001800 	.word	0x40001800
 8002920:	40021c00 	.word	0x40021c00

08002924 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b0ae      	sub	sp, #184	@ 0xb8
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800292c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002930:	2200      	movs	r2, #0
 8002932:	601a      	str	r2, [r3, #0]
 8002934:	605a      	str	r2, [r3, #4]
 8002936:	609a      	str	r2, [r3, #8]
 8002938:	60da      	str	r2, [r3, #12]
 800293a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800293c:	f107 0320 	add.w	r3, r7, #32
 8002940:	2284      	movs	r2, #132	@ 0x84
 8002942:	2100      	movs	r1, #0
 8002944:	4618      	mov	r0, r3
 8002946:	f014 ff91 	bl	801786c <memset>
  if(huart->Instance==USART1)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	4a53      	ldr	r2, [pc, #332]	@ (8002a9c <HAL_UART_MspInit+0x178>)
 8002950:	4293      	cmp	r3, r2
 8002952:	d15d      	bne.n	8002a10 <HAL_UART_MspInit+0xec>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002954:	2340      	movs	r3, #64	@ 0x40
 8002956:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002958:	2300      	movs	r3, #0
 800295a:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800295c:	f107 0320 	add.w	r3, r7, #32
 8002960:	4618      	mov	r0, r3
 8002962:	f008 fe51 	bl	800b608 <HAL_RCCEx_PeriphCLKConfig>
 8002966:	4603      	mov	r3, r0
 8002968:	2b00      	cmp	r3, #0
 800296a:	d001      	beq.n	8002970 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800296c:	f7ff f8c8 	bl	8001b00 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002970:	4b4b      	ldr	r3, [pc, #300]	@ (8002aa0 <HAL_UART_MspInit+0x17c>)
 8002972:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002974:	4a4a      	ldr	r2, [pc, #296]	@ (8002aa0 <HAL_UART_MspInit+0x17c>)
 8002976:	f043 0310 	orr.w	r3, r3, #16
 800297a:	6453      	str	r3, [r2, #68]	@ 0x44
 800297c:	4b48      	ldr	r3, [pc, #288]	@ (8002aa0 <HAL_UART_MspInit+0x17c>)
 800297e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002980:	f003 0310 	and.w	r3, r3, #16
 8002984:	61fb      	str	r3, [r7, #28]
 8002986:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002988:	4b45      	ldr	r3, [pc, #276]	@ (8002aa0 <HAL_UART_MspInit+0x17c>)
 800298a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800298c:	4a44      	ldr	r2, [pc, #272]	@ (8002aa0 <HAL_UART_MspInit+0x17c>)
 800298e:	f043 0302 	orr.w	r3, r3, #2
 8002992:	6313      	str	r3, [r2, #48]	@ 0x30
 8002994:	4b42      	ldr	r3, [pc, #264]	@ (8002aa0 <HAL_UART_MspInit+0x17c>)
 8002996:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002998:	f003 0302 	and.w	r3, r3, #2
 800299c:	61bb      	str	r3, [r7, #24]
 800299e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029a0:	4b3f      	ldr	r3, [pc, #252]	@ (8002aa0 <HAL_UART_MspInit+0x17c>)
 80029a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029a4:	4a3e      	ldr	r2, [pc, #248]	@ (8002aa0 <HAL_UART_MspInit+0x17c>)
 80029a6:	f043 0301 	orr.w	r3, r3, #1
 80029aa:	6313      	str	r3, [r2, #48]	@ 0x30
 80029ac:	4b3c      	ldr	r3, [pc, #240]	@ (8002aa0 <HAL_UART_MspInit+0x17c>)
 80029ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029b0:	f003 0301 	and.w	r3, r3, #1
 80029b4:	617b      	str	r3, [r7, #20]
 80029b6:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 80029b8:	2380      	movs	r3, #128	@ 0x80
 80029ba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029be:	2302      	movs	r3, #2
 80029c0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029c4:	2300      	movs	r3, #0
 80029c6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029ca:	2300      	movs	r3, #0
 80029cc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80029d0:	2307      	movs	r3, #7
 80029d2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 80029d6:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80029da:	4619      	mov	r1, r3
 80029dc:	4831      	ldr	r0, [pc, #196]	@ (8002aa4 <HAL_UART_MspInit+0x180>)
 80029de:	f004 fac7 	bl	8006f70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_TX_Pin;
 80029e2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80029e6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029ea:	2302      	movs	r3, #2
 80029ec:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029f0:	2300      	movs	r3, #0
 80029f2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029f6:	2300      	movs	r3, #0
 80029f8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80029fc:	2307      	movs	r3, #7
 80029fe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8002a02:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002a06:	4619      	mov	r1, r3
 8002a08:	4827      	ldr	r0, [pc, #156]	@ (8002aa8 <HAL_UART_MspInit+0x184>)
 8002a0a:	f004 fab1 	bl	8006f70 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 8002a0e:	e040      	b.n	8002a92 <HAL_UART_MspInit+0x16e>
  else if(huart->Instance==USART6)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a25      	ldr	r2, [pc, #148]	@ (8002aac <HAL_UART_MspInit+0x188>)
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d13b      	bne.n	8002a92 <HAL_UART_MspInit+0x16e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8002a1a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002a1e:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 8002a20:	2300      	movs	r3, #0
 8002a22:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002a24:	f107 0320 	add.w	r3, r7, #32
 8002a28:	4618      	mov	r0, r3
 8002a2a:	f008 fded 	bl	800b608 <HAL_RCCEx_PeriphCLKConfig>
 8002a2e:	4603      	mov	r3, r0
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d001      	beq.n	8002a38 <HAL_UART_MspInit+0x114>
      Error_Handler();
 8002a34:	f7ff f864 	bl	8001b00 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002a38:	4b19      	ldr	r3, [pc, #100]	@ (8002aa0 <HAL_UART_MspInit+0x17c>)
 8002a3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a3c:	4a18      	ldr	r2, [pc, #96]	@ (8002aa0 <HAL_UART_MspInit+0x17c>)
 8002a3e:	f043 0320 	orr.w	r3, r3, #32
 8002a42:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a44:	4b16      	ldr	r3, [pc, #88]	@ (8002aa0 <HAL_UART_MspInit+0x17c>)
 8002a46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a48:	f003 0320 	and.w	r3, r3, #32
 8002a4c:	613b      	str	r3, [r7, #16]
 8002a4e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a50:	4b13      	ldr	r3, [pc, #76]	@ (8002aa0 <HAL_UART_MspInit+0x17c>)
 8002a52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a54:	4a12      	ldr	r2, [pc, #72]	@ (8002aa0 <HAL_UART_MspInit+0x17c>)
 8002a56:	f043 0304 	orr.w	r3, r3, #4
 8002a5a:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a5c:	4b10      	ldr	r3, [pc, #64]	@ (8002aa0 <HAL_UART_MspInit+0x17c>)
 8002a5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a60:	f003 0304 	and.w	r3, r3, #4
 8002a64:	60fb      	str	r3, [r7, #12]
 8002a66:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
 8002a68:	23c0      	movs	r3, #192	@ 0xc0
 8002a6a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a6e:	2302      	movs	r3, #2
 8002a70:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a74:	2300      	movs	r3, #0
 8002a76:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a7a:	2303      	movs	r3, #3
 8002a7c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002a80:	2308      	movs	r3, #8
 8002a82:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a86:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002a8a:	4619      	mov	r1, r3
 8002a8c:	4808      	ldr	r0, [pc, #32]	@ (8002ab0 <HAL_UART_MspInit+0x18c>)
 8002a8e:	f004 fa6f 	bl	8006f70 <HAL_GPIO_Init>
}
 8002a92:	bf00      	nop
 8002a94:	37b8      	adds	r7, #184	@ 0xb8
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bd80      	pop	{r7, pc}
 8002a9a:	bf00      	nop
 8002a9c:	40011000 	.word	0x40011000
 8002aa0:	40023800 	.word	0x40023800
 8002aa4:	40020400 	.word	0x40020400
 8002aa8:	40020000 	.word	0x40020000
 8002aac:	40011400 	.word	0x40011400
 8002ab0:	40020800 	.word	0x40020800

08002ab4 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b086      	sub	sp, #24
 8002ab8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8002aba:	1d3b      	adds	r3, r7, #4
 8002abc:	2200      	movs	r2, #0
 8002abe:	601a      	str	r2, [r3, #0]
 8002ac0:	605a      	str	r2, [r3, #4]
 8002ac2:	609a      	str	r2, [r3, #8]
 8002ac4:	60da      	str	r2, [r3, #12]
 8002ac6:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8002ac8:	4b3a      	ldr	r3, [pc, #232]	@ (8002bb4 <HAL_FMC_MspInit+0x100>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d16d      	bne.n	8002bac <HAL_FMC_MspInit+0xf8>
    return;
  }
  FMC_Initialized = 1;
 8002ad0:	4b38      	ldr	r3, [pc, #224]	@ (8002bb4 <HAL_FMC_MspInit+0x100>)
 8002ad2:	2201      	movs	r2, #1
 8002ad4:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8002ad6:	4b38      	ldr	r3, [pc, #224]	@ (8002bb8 <HAL_FMC_MspInit+0x104>)
 8002ad8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ada:	4a37      	ldr	r2, [pc, #220]	@ (8002bb8 <HAL_FMC_MspInit+0x104>)
 8002adc:	f043 0301 	orr.w	r3, r3, #1
 8002ae0:	6393      	str	r3, [r2, #56]	@ 0x38
 8002ae2:	4b35      	ldr	r3, [pc, #212]	@ (8002bb8 <HAL_FMC_MspInit+0x104>)
 8002ae4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ae6:	f003 0301 	and.w	r3, r3, #1
 8002aea:	603b      	str	r3, [r7, #0]
 8002aec:	683b      	ldr	r3, [r7, #0]
  PE10   ------> FMC_D7
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 8002aee:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8002af2:	607b      	str	r3, [r7, #4]
                          |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
                          |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002af4:	2302      	movs	r3, #2
 8002af6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002af8:	2300      	movs	r3, #0
 8002afa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002afc:	2303      	movs	r3, #3
 8002afe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002b00:	230c      	movs	r3, #12
 8002b02:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002b04:	1d3b      	adds	r3, r7, #4
 8002b06:	4619      	mov	r1, r3
 8002b08:	482c      	ldr	r0, [pc, #176]	@ (8002bbc <HAL_FMC_MspInit+0x108>)
 8002b0a:	f004 fa31 	bl	8006f70 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
 8002b0e:	f248 1333 	movw	r3, #33075	@ 0x8133
 8002b12:	607b      	str	r3, [r7, #4]
                          |FMC_BA1_Pin|FMC_BA0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b14:	2302      	movs	r3, #2
 8002b16:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b18:	2300      	movs	r3, #0
 8002b1a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b1c:	2303      	movs	r3, #3
 8002b1e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002b20:	230c      	movs	r3, #12
 8002b22:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002b24:	1d3b      	adds	r3, r7, #4
 8002b26:	4619      	mov	r1, r3
 8002b28:	4825      	ldr	r0, [pc, #148]	@ (8002bc0 <HAL_FMC_MspInit+0x10c>)
 8002b2a:	f004 fa21 	bl	8006f70 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
 8002b2e:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8002b32:	607b      	str	r3, [r7, #4]
                          |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b34:	2302      	movs	r3, #2
 8002b36:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b38:	2300      	movs	r3, #0
 8002b3a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b3c:	2303      	movs	r3, #3
 8002b3e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002b40:	230c      	movs	r3, #12
 8002b42:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002b44:	1d3b      	adds	r3, r7, #4
 8002b46:	4619      	mov	r1, r3
 8002b48:	481e      	ldr	r0, [pc, #120]	@ (8002bc4 <HAL_FMC_MspInit+0x110>)
 8002b4a:	f004 fa11 	bl	8006f70 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
 8002b4e:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8002b52:	607b      	str	r3, [r7, #4]
                          |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
                          |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b54:	2302      	movs	r3, #2
 8002b56:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b58:	2300      	movs	r3, #0
 8002b5a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b5c:	2303      	movs	r3, #3
 8002b5e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002b60:	230c      	movs	r3, #12
 8002b62:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002b64:	1d3b      	adds	r3, r7, #4
 8002b66:	4619      	mov	r1, r3
 8002b68:	4817      	ldr	r0, [pc, #92]	@ (8002bc8 <HAL_FMC_MspInit+0x114>)
 8002b6a:	f004 fa01 	bl	8006f70 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
 8002b6e:	2328      	movs	r3, #40	@ 0x28
 8002b70:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b72:	2302      	movs	r3, #2
 8002b74:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b76:	2300      	movs	r3, #0
 8002b78:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b7a:	2303      	movs	r3, #3
 8002b7c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002b7e:	230c      	movs	r3, #12
 8002b80:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002b82:	1d3b      	adds	r3, r7, #4
 8002b84:	4619      	mov	r1, r3
 8002b86:	4811      	ldr	r0, [pc, #68]	@ (8002bcc <HAL_FMC_MspInit+0x118>)
 8002b88:	f004 f9f2 	bl	8006f70 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
 8002b8c:	2308      	movs	r3, #8
 8002b8e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b90:	2302      	movs	r3, #2
 8002b92:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b94:	2300      	movs	r3, #0
 8002b96:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b98:	2303      	movs	r3, #3
 8002b9a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002b9c:	230c      	movs	r3, #12
 8002b9e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 8002ba0:	1d3b      	adds	r3, r7, #4
 8002ba2:	4619      	mov	r1, r3
 8002ba4:	480a      	ldr	r0, [pc, #40]	@ (8002bd0 <HAL_FMC_MspInit+0x11c>)
 8002ba6:	f004 f9e3 	bl	8006f70 <HAL_GPIO_Init>
 8002baa:	e000      	b.n	8002bae <HAL_FMC_MspInit+0xfa>
    return;
 8002bac:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8002bae:	3718      	adds	r7, #24
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	bd80      	pop	{r7, pc}
 8002bb4:	20013020 	.word	0x20013020
 8002bb8:	40023800 	.word	0x40023800
 8002bbc:	40021000 	.word	0x40021000
 8002bc0:	40021800 	.word	0x40021800
 8002bc4:	40020c00 	.word	0x40020c00
 8002bc8:	40021400 	.word	0x40021400
 8002bcc:	40021c00 	.word	0x40021c00
 8002bd0:	40020800 	.word	0x40020800

08002bd4 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b082      	sub	sp, #8
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8002bdc:	f7ff ff6a 	bl	8002ab4 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8002be0:	bf00      	nop
 8002be2:	3708      	adds	r7, #8
 8002be4:	46bd      	mov	sp, r7
 8002be6:	bd80      	pop	{r7, pc}

08002be8 <HAL_SAI_MspInit>:
extern DMA_HandleTypeDef hdma_sai2_b;

static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b08a      	sub	sp, #40	@ 0x28
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(hsai->Instance==SAI2_Block_A)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4a62      	ldr	r2, [pc, #392]	@ (8002d80 <HAL_SAI_MspInit+0x198>)
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d15c      	bne.n	8002cb4 <HAL_SAI_MspInit+0xcc>
    {
    /* Peripheral clock enable */
    if (SAI2_client == 0)
 8002bfa:	4b62      	ldr	r3, [pc, #392]	@ (8002d84 <HAL_SAI_MspInit+0x19c>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d10b      	bne.n	8002c1a <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8002c02:	4b61      	ldr	r3, [pc, #388]	@ (8002d88 <HAL_SAI_MspInit+0x1a0>)
 8002c04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c06:	4a60      	ldr	r2, [pc, #384]	@ (8002d88 <HAL_SAI_MspInit+0x1a0>)
 8002c08:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002c0c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002c0e:	4b5e      	ldr	r3, [pc, #376]	@ (8002d88 <HAL_SAI_MspInit+0x1a0>)
 8002c10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c12:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002c16:	613b      	str	r3, [r7, #16]
 8002c18:	693b      	ldr	r3, [r7, #16]
    }
    SAI2_client ++;
 8002c1a:	4b5a      	ldr	r3, [pc, #360]	@ (8002d84 <HAL_SAI_MspInit+0x19c>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	3301      	adds	r3, #1
 8002c20:	4a58      	ldr	r2, [pc, #352]	@ (8002d84 <HAL_SAI_MspInit+0x19c>)
 8002c22:	6013      	str	r3, [r2, #0]
    PI4     ------> SAI2_MCLK_A
    PI5     ------> SAI2_SCK_A
    PI7     ------> SAI2_FS_A
    PI6     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
 8002c24:	23f0      	movs	r3, #240	@ 0xf0
 8002c26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c28:	2302      	movs	r3, #2
 8002c2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c30:	2300      	movs	r3, #0
 8002c32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8002c34:	230a      	movs	r3, #10
 8002c36:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8002c38:	f107 0314 	add.w	r3, r7, #20
 8002c3c:	4619      	mov	r1, r3
 8002c3e:	4853      	ldr	r0, [pc, #332]	@ (8002d8c <HAL_SAI_MspInit+0x1a4>)
 8002c40:	f004 f996 	bl	8006f70 <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai2_a.Instance = DMA2_Stream4;
 8002c44:	4b52      	ldr	r3, [pc, #328]	@ (8002d90 <HAL_SAI_MspInit+0x1a8>)
 8002c46:	4a53      	ldr	r2, [pc, #332]	@ (8002d94 <HAL_SAI_MspInit+0x1ac>)
 8002c48:	601a      	str	r2, [r3, #0]
    hdma_sai2_a.Init.Channel = DMA_CHANNEL_3;
 8002c4a:	4b51      	ldr	r3, [pc, #324]	@ (8002d90 <HAL_SAI_MspInit+0x1a8>)
 8002c4c:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8002c50:	605a      	str	r2, [r3, #4]
    hdma_sai2_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002c52:	4b4f      	ldr	r3, [pc, #316]	@ (8002d90 <HAL_SAI_MspInit+0x1a8>)
 8002c54:	2240      	movs	r2, #64	@ 0x40
 8002c56:	609a      	str	r2, [r3, #8]
    hdma_sai2_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c58:	4b4d      	ldr	r3, [pc, #308]	@ (8002d90 <HAL_SAI_MspInit+0x1a8>)
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	60da      	str	r2, [r3, #12]
    hdma_sai2_a.Init.MemInc = DMA_MINC_ENABLE;
 8002c5e:	4b4c      	ldr	r3, [pc, #304]	@ (8002d90 <HAL_SAI_MspInit+0x1a8>)
 8002c60:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002c64:	611a      	str	r2, [r3, #16]
    hdma_sai2_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002c66:	4b4a      	ldr	r3, [pc, #296]	@ (8002d90 <HAL_SAI_MspInit+0x1a8>)
 8002c68:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002c6c:	615a      	str	r2, [r3, #20]
    hdma_sai2_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002c6e:	4b48      	ldr	r3, [pc, #288]	@ (8002d90 <HAL_SAI_MspInit+0x1a8>)
 8002c70:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002c74:	619a      	str	r2, [r3, #24]
    hdma_sai2_a.Init.Mode = DMA_CIRCULAR;
 8002c76:	4b46      	ldr	r3, [pc, #280]	@ (8002d90 <HAL_SAI_MspInit+0x1a8>)
 8002c78:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002c7c:	61da      	str	r2, [r3, #28]
    hdma_sai2_a.Init.Priority = DMA_PRIORITY_HIGH;
 8002c7e:	4b44      	ldr	r3, [pc, #272]	@ (8002d90 <HAL_SAI_MspInit+0x1a8>)
 8002c80:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002c84:	621a      	str	r2, [r3, #32]
    hdma_sai2_a.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002c86:	4b42      	ldr	r3, [pc, #264]	@ (8002d90 <HAL_SAI_MspInit+0x1a8>)
 8002c88:	2200      	movs	r2, #0
 8002c8a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai2_a) != HAL_OK)
 8002c8c:	4840      	ldr	r0, [pc, #256]	@ (8002d90 <HAL_SAI_MspInit+0x1a8>)
 8002c8e:	f003 f853 	bl	8005d38 <HAL_DMA_Init>
 8002c92:	4603      	mov	r3, r0
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d001      	beq.n	8002c9c <HAL_SAI_MspInit+0xb4>
    {
      Error_Handler();
 8002c98:	f7fe ff32 	bl	8001b00 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai2_a);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	4a3c      	ldr	r2, [pc, #240]	@ (8002d90 <HAL_SAI_MspInit+0x1a8>)
 8002ca0:	671a      	str	r2, [r3, #112]	@ 0x70
 8002ca2:	4a3b      	ldr	r2, [pc, #236]	@ (8002d90 <HAL_SAI_MspInit+0x1a8>)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6393      	str	r3, [r2, #56]	@ 0x38

    __HAL_LINKDMA(hsai,hdmatx,hdma_sai2_a);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	4a39      	ldr	r2, [pc, #228]	@ (8002d90 <HAL_SAI_MspInit+0x1a8>)
 8002cac:	66da      	str	r2, [r3, #108]	@ 0x6c
 8002cae:	4a38      	ldr	r2, [pc, #224]	@ (8002d90 <HAL_SAI_MspInit+0x1a8>)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6393      	str	r3, [r2, #56]	@ 0x38

    }
    if(hsai->Instance==SAI2_Block_B)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4a37      	ldr	r2, [pc, #220]	@ (8002d98 <HAL_SAI_MspInit+0x1b0>)
 8002cba:	4293      	cmp	r3, r2
 8002cbc:	d15c      	bne.n	8002d78 <HAL_SAI_MspInit+0x190>
    {
      /* Peripheral clock enable */
      if (SAI2_client == 0)
 8002cbe:	4b31      	ldr	r3, [pc, #196]	@ (8002d84 <HAL_SAI_MspInit+0x19c>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d10b      	bne.n	8002cde <HAL_SAI_MspInit+0xf6>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8002cc6:	4b30      	ldr	r3, [pc, #192]	@ (8002d88 <HAL_SAI_MspInit+0x1a0>)
 8002cc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cca:	4a2f      	ldr	r2, [pc, #188]	@ (8002d88 <HAL_SAI_MspInit+0x1a0>)
 8002ccc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002cd0:	6453      	str	r3, [r2, #68]	@ 0x44
 8002cd2:	4b2d      	ldr	r3, [pc, #180]	@ (8002d88 <HAL_SAI_MspInit+0x1a0>)
 8002cd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cd6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002cda:	60fb      	str	r3, [r7, #12]
 8002cdc:	68fb      	ldr	r3, [r7, #12]
      }
    SAI2_client ++;
 8002cde:	4b29      	ldr	r3, [pc, #164]	@ (8002d84 <HAL_SAI_MspInit+0x19c>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	3301      	adds	r3, #1
 8002ce4:	4a27      	ldr	r2, [pc, #156]	@ (8002d84 <HAL_SAI_MspInit+0x19c>)
 8002ce6:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PG10     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 8002ce8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002cec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cee:	2302      	movs	r3, #2
 8002cf0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8002cfa:	230a      	movs	r3, #10
 8002cfc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 8002cfe:	f107 0314 	add.w	r3, r7, #20
 8002d02:	4619      	mov	r1, r3
 8002d04:	4825      	ldr	r0, [pc, #148]	@ (8002d9c <HAL_SAI_MspInit+0x1b4>)
 8002d06:	f004 f933 	bl	8006f70 <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai2_b.Instance = DMA2_Stream6;
 8002d0a:	4b25      	ldr	r3, [pc, #148]	@ (8002da0 <HAL_SAI_MspInit+0x1b8>)
 8002d0c:	4a25      	ldr	r2, [pc, #148]	@ (8002da4 <HAL_SAI_MspInit+0x1bc>)
 8002d0e:	601a      	str	r2, [r3, #0]
    hdma_sai2_b.Init.Channel = DMA_CHANNEL_3;
 8002d10:	4b23      	ldr	r3, [pc, #140]	@ (8002da0 <HAL_SAI_MspInit+0x1b8>)
 8002d12:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8002d16:	605a      	str	r2, [r3, #4]
    hdma_sai2_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002d18:	4b21      	ldr	r3, [pc, #132]	@ (8002da0 <HAL_SAI_MspInit+0x1b8>)
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	609a      	str	r2, [r3, #8]
    hdma_sai2_b.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d1e:	4b20      	ldr	r3, [pc, #128]	@ (8002da0 <HAL_SAI_MspInit+0x1b8>)
 8002d20:	2200      	movs	r2, #0
 8002d22:	60da      	str	r2, [r3, #12]
    hdma_sai2_b.Init.MemInc = DMA_MINC_ENABLE;
 8002d24:	4b1e      	ldr	r3, [pc, #120]	@ (8002da0 <HAL_SAI_MspInit+0x1b8>)
 8002d26:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002d2a:	611a      	str	r2, [r3, #16]
    hdma_sai2_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002d2c:	4b1c      	ldr	r3, [pc, #112]	@ (8002da0 <HAL_SAI_MspInit+0x1b8>)
 8002d2e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002d32:	615a      	str	r2, [r3, #20]
    hdma_sai2_b.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002d34:	4b1a      	ldr	r3, [pc, #104]	@ (8002da0 <HAL_SAI_MspInit+0x1b8>)
 8002d36:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002d3a:	619a      	str	r2, [r3, #24]
    hdma_sai2_b.Init.Mode = DMA_CIRCULAR;
 8002d3c:	4b18      	ldr	r3, [pc, #96]	@ (8002da0 <HAL_SAI_MspInit+0x1b8>)
 8002d3e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002d42:	61da      	str	r2, [r3, #28]
    hdma_sai2_b.Init.Priority = DMA_PRIORITY_LOW;
 8002d44:	4b16      	ldr	r3, [pc, #88]	@ (8002da0 <HAL_SAI_MspInit+0x1b8>)
 8002d46:	2200      	movs	r2, #0
 8002d48:	621a      	str	r2, [r3, #32]
    hdma_sai2_b.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002d4a:	4b15      	ldr	r3, [pc, #84]	@ (8002da0 <HAL_SAI_MspInit+0x1b8>)
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai2_b) != HAL_OK)
 8002d50:	4813      	ldr	r0, [pc, #76]	@ (8002da0 <HAL_SAI_MspInit+0x1b8>)
 8002d52:	f002 fff1 	bl	8005d38 <HAL_DMA_Init>
 8002d56:	4603      	mov	r3, r0
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d001      	beq.n	8002d60 <HAL_SAI_MspInit+0x178>
    {
      Error_Handler();
 8002d5c:	f7fe fed0 	bl	8001b00 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai2_b);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	4a0f      	ldr	r2, [pc, #60]	@ (8002da0 <HAL_SAI_MspInit+0x1b8>)
 8002d64:	671a      	str	r2, [r3, #112]	@ 0x70
 8002d66:	4a0e      	ldr	r2, [pc, #56]	@ (8002da0 <HAL_SAI_MspInit+0x1b8>)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(hsai,hdmatx,hdma_sai2_b);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	4a0c      	ldr	r2, [pc, #48]	@ (8002da0 <HAL_SAI_MspInit+0x1b8>)
 8002d70:	66da      	str	r2, [r3, #108]	@ 0x6c
 8002d72:	4a0b      	ldr	r2, [pc, #44]	@ (8002da0 <HAL_SAI_MspInit+0x1b8>)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6393      	str	r3, [r2, #56]	@ 0x38
    }
}
 8002d78:	bf00      	nop
 8002d7a:	3728      	adds	r7, #40	@ 0x28
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	bd80      	pop	{r7, pc}
 8002d80:	40015c04 	.word	0x40015c04
 8002d84:	20013024 	.word	0x20013024
 8002d88:	40023800 	.word	0x40023800
 8002d8c:	40022000 	.word	0x40022000
 8002d90:	20012b10 	.word	0x20012b10
 8002d94:	40026470 	.word	0x40026470
 8002d98:	40015c24 	.word	0x40015c24
 8002d9c:	40021800 	.word	0x40021800
 8002da0:	20012b70 	.word	0x20012b70
 8002da4:	400264a0 	.word	0x400264a0

08002da8 <HAL_SAI_MspDeInit>:

void HAL_SAI_MspDeInit(SAI_HandleTypeDef* hsai)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b082      	sub	sp, #8
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
/* SAI2 */
    if(hsai->Instance==SAI2_Block_A)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4a23      	ldr	r2, [pc, #140]	@ (8002e44 <HAL_SAI_MspDeInit+0x9c>)
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d11c      	bne.n	8002df4 <HAL_SAI_MspDeInit+0x4c>
    {
    SAI2_client --;
 8002dba:	4b23      	ldr	r3, [pc, #140]	@ (8002e48 <HAL_SAI_MspDeInit+0xa0>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	3b01      	subs	r3, #1
 8002dc0:	4a21      	ldr	r2, [pc, #132]	@ (8002e48 <HAL_SAI_MspDeInit+0xa0>)
 8002dc2:	6013      	str	r3, [r2, #0]
    if (SAI2_client == 0)
 8002dc4:	4b20      	ldr	r3, [pc, #128]	@ (8002e48 <HAL_SAI_MspDeInit+0xa0>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d105      	bne.n	8002dd8 <HAL_SAI_MspDeInit+0x30>
      {
      /* Peripheral clock disable */
       __HAL_RCC_SAI2_CLK_DISABLE();
 8002dcc:	4b1f      	ldr	r3, [pc, #124]	@ (8002e4c <HAL_SAI_MspDeInit+0xa4>)
 8002dce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dd0:	4a1e      	ldr	r2, [pc, #120]	@ (8002e4c <HAL_SAI_MspDeInit+0xa4>)
 8002dd2:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002dd6:	6453      	str	r3, [r2, #68]	@ 0x44
    PI4     ------> SAI2_MCLK_A
    PI5     ------> SAI2_SCK_A
    PI7     ------> SAI2_FS_A
    PI6     ------> SAI2_SD_A
    */
    HAL_GPIO_DeInit(GPIOI, SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin);
 8002dd8:	21f0      	movs	r1, #240	@ 0xf0
 8002dda:	481d      	ldr	r0, [pc, #116]	@ (8002e50 <HAL_SAI_MspDeInit+0xa8>)
 8002ddc:	f004 fa74 	bl	80072c8 <HAL_GPIO_DeInit>

    /* SAI2 DMA Deinit */
    HAL_DMA_DeInit(hsai->hdmarx);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002de4:	4618      	mov	r0, r3
 8002de6:	f003 f855 	bl	8005e94 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hsai->hdmatx);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002dee:	4618      	mov	r0, r3
 8002df0:	f003 f850 	bl	8005e94 <HAL_DMA_DeInit>
    }
    if(hsai->Instance==SAI2_Block_B)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	4a16      	ldr	r2, [pc, #88]	@ (8002e54 <HAL_SAI_MspDeInit+0xac>)
 8002dfa:	4293      	cmp	r3, r2
 8002dfc:	d11d      	bne.n	8002e3a <HAL_SAI_MspDeInit+0x92>
    {
    SAI2_client --;
 8002dfe:	4b12      	ldr	r3, [pc, #72]	@ (8002e48 <HAL_SAI_MspDeInit+0xa0>)
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	3b01      	subs	r3, #1
 8002e04:	4a10      	ldr	r2, [pc, #64]	@ (8002e48 <HAL_SAI_MspDeInit+0xa0>)
 8002e06:	6013      	str	r3, [r2, #0]
      if (SAI2_client == 0)
 8002e08:	4b0f      	ldr	r3, [pc, #60]	@ (8002e48 <HAL_SAI_MspDeInit+0xa0>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d105      	bne.n	8002e1c <HAL_SAI_MspDeInit+0x74>
      {
      /* Peripheral clock disable */
      __HAL_RCC_SAI2_CLK_DISABLE();
 8002e10:	4b0e      	ldr	r3, [pc, #56]	@ (8002e4c <HAL_SAI_MspDeInit+0xa4>)
 8002e12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e14:	4a0d      	ldr	r2, [pc, #52]	@ (8002e4c <HAL_SAI_MspDeInit+0xa4>)
 8002e16:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002e1a:	6453      	str	r3, [r2, #68]	@ 0x44
      }

    /**SAI2_B_Block_B GPIO Configuration
    PG10     ------> SAI2_SD_B
    */
    HAL_GPIO_DeInit(SAI2_SDB_GPIO_Port, SAI2_SDB_Pin);
 8002e1c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002e20:	480d      	ldr	r0, [pc, #52]	@ (8002e58 <HAL_SAI_MspDeInit+0xb0>)
 8002e22:	f004 fa51 	bl	80072c8 <HAL_GPIO_DeInit>

    /* SAI2 DMA Deinit */
    HAL_DMA_DeInit(hsai->hdmarx);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	f003 f832 	bl	8005e94 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hsai->hdmatx);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002e34:	4618      	mov	r0, r3
 8002e36:	f003 f82d 	bl	8005e94 <HAL_DMA_DeInit>
    }
}
 8002e3a:	bf00      	nop
 8002e3c:	3708      	adds	r7, #8
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bd80      	pop	{r7, pc}
 8002e42:	bf00      	nop
 8002e44:	40015c04 	.word	0x40015c04
 8002e48:	20013024 	.word	0x20013024
 8002e4c:	40023800 	.word	0x40023800
 8002e50:	40022000 	.word	0x40022000
 8002e54:	40015c24 	.word	0x40015c24
 8002e58:	40021800 	.word	0x40021800

08002e5c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b08e      	sub	sp, #56	@ 0x38
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002e64:	2300      	movs	r3, #0
 8002e66:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002e6c:	4b33      	ldr	r3, [pc, #204]	@ (8002f3c <HAL_InitTick+0xe0>)
 8002e6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e70:	4a32      	ldr	r2, [pc, #200]	@ (8002f3c <HAL_InitTick+0xe0>)
 8002e72:	f043 0310 	orr.w	r3, r3, #16
 8002e76:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e78:	4b30      	ldr	r3, [pc, #192]	@ (8002f3c <HAL_InitTick+0xe0>)
 8002e7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e7c:	f003 0310 	and.w	r3, r3, #16
 8002e80:	60fb      	str	r3, [r7, #12]
 8002e82:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002e84:	f107 0210 	add.w	r2, r7, #16
 8002e88:	f107 0314 	add.w	r3, r7, #20
 8002e8c:	4611      	mov	r1, r2
 8002e8e:	4618      	mov	r0, r3
 8002e90:	f008 fb88 	bl	800b5a4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002e94:	6a3b      	ldr	r3, [r7, #32]
 8002e96:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002e98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d103      	bne.n	8002ea6 <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002e9e:	f008 fb59 	bl	800b554 <HAL_RCC_GetPCLK1Freq>
 8002ea2:	6378      	str	r0, [r7, #52]	@ 0x34
 8002ea4:	e004      	b.n	8002eb0 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002ea6:	f008 fb55 	bl	800b554 <HAL_RCC_GetPCLK1Freq>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	005b      	lsls	r3, r3, #1
 8002eae:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002eb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002eb2:	4a23      	ldr	r2, [pc, #140]	@ (8002f40 <HAL_InitTick+0xe4>)
 8002eb4:	fba2 2303 	umull	r2, r3, r2, r3
 8002eb8:	0c9b      	lsrs	r3, r3, #18
 8002eba:	3b01      	subs	r3, #1
 8002ebc:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002ebe:	4b21      	ldr	r3, [pc, #132]	@ (8002f44 <HAL_InitTick+0xe8>)
 8002ec0:	4a21      	ldr	r2, [pc, #132]	@ (8002f48 <HAL_InitTick+0xec>)
 8002ec2:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002ec4:	4b1f      	ldr	r3, [pc, #124]	@ (8002f44 <HAL_InitTick+0xe8>)
 8002ec6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002eca:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002ecc:	4a1d      	ldr	r2, [pc, #116]	@ (8002f44 <HAL_InitTick+0xe8>)
 8002ece:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ed0:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002ed2:	4b1c      	ldr	r3, [pc, #112]	@ (8002f44 <HAL_InitTick+0xe8>)
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ed8:	4b1a      	ldr	r3, [pc, #104]	@ (8002f44 <HAL_InitTick+0xe8>)
 8002eda:	2200      	movs	r2, #0
 8002edc:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ede:	4b19      	ldr	r3, [pc, #100]	@ (8002f44 <HAL_InitTick+0xe8>)
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8002ee4:	4817      	ldr	r0, [pc, #92]	@ (8002f44 <HAL_InitTick+0xe8>)
 8002ee6:	f00b fc04 	bl	800e6f2 <HAL_TIM_Base_Init>
 8002eea:	4603      	mov	r3, r0
 8002eec:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8002ef0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d11b      	bne.n	8002f30 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8002ef8:	4812      	ldr	r0, [pc, #72]	@ (8002f44 <HAL_InitTick+0xe8>)
 8002efa:	f00b fc51 	bl	800e7a0 <HAL_TIM_Base_Start_IT>
 8002efe:	4603      	mov	r3, r0
 8002f00:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8002f04:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d111      	bne.n	8002f30 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002f0c:	2036      	movs	r0, #54	@ 0x36
 8002f0e:	f002 fd21 	bl	8005954 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	2b0f      	cmp	r3, #15
 8002f16:	d808      	bhi.n	8002f2a <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8002f18:	2200      	movs	r2, #0
 8002f1a:	6879      	ldr	r1, [r7, #4]
 8002f1c:	2036      	movs	r0, #54	@ 0x36
 8002f1e:	f002 fcfd 	bl	800591c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002f22:	4a0a      	ldr	r2, [pc, #40]	@ (8002f4c <HAL_InitTick+0xf0>)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6013      	str	r3, [r2, #0]
 8002f28:	e002      	b.n	8002f30 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8002f2a:	2301      	movs	r3, #1
 8002f2c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002f30:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8002f34:	4618      	mov	r0, r3
 8002f36:	3738      	adds	r7, #56	@ 0x38
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	bd80      	pop	{r7, pc}
 8002f3c:	40023800 	.word	0x40023800
 8002f40:	431bde83 	.word	0x431bde83
 8002f44:	20013028 	.word	0x20013028
 8002f48:	40001000 	.word	0x40001000
 8002f4c:	20012038 	.word	0x20012038

08002f50 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002f50:	b480      	push	{r7}
 8002f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002f54:	bf00      	nop
 8002f56:	e7fd      	b.n	8002f54 <NMI_Handler+0x4>

08002f58 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002f58:	b480      	push	{r7}
 8002f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002f5c:	bf00      	nop
 8002f5e:	e7fd      	b.n	8002f5c <HardFault_Handler+0x4>

08002f60 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002f60:	b480      	push	{r7}
 8002f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002f64:	bf00      	nop
 8002f66:	e7fd      	b.n	8002f64 <MemManage_Handler+0x4>

08002f68 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002f6c:	bf00      	nop
 8002f6e:	e7fd      	b.n	8002f6c <BusFault_Handler+0x4>

08002f70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002f70:	b480      	push	{r7}
 8002f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002f74:	bf00      	nop
 8002f76:	e7fd      	b.n	8002f74 <UsageFault_Handler+0x4>

08002f78 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002f7c:	bf00      	nop
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f84:	4770      	bx	lr
	...

08002f88 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002f8c:	4802      	ldr	r0, [pc, #8]	@ (8002f98 <TIM6_DAC_IRQHandler+0x10>)
 8002f8e:	f00b fcd6 	bl	800e93e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002f92:	bf00      	nop
 8002f94:	bd80      	pop	{r7, pc}
 8002f96:	bf00      	nop
 8002f98:	20013028 	.word	0x20013028

08002f9c <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_a);
 8002fa0:	4802      	ldr	r0, [pc, #8]	@ (8002fac <DMA2_Stream4_IRQHandler+0x10>)
 8002fa2:	f003 f835 	bl	8006010 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 8002fa6:	bf00      	nop
 8002fa8:	bd80      	pop	{r7, pc}
 8002faa:	bf00      	nop
 8002fac:	20012b10 	.word	0x20012b10

08002fb0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8002fb4:	4802      	ldr	r0, [pc, #8]	@ (8002fc0 <OTG_FS_IRQHandler+0x10>)
 8002fb6:	f004 fd81 	bl	8007abc <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002fba:	bf00      	nop
 8002fbc:	bd80      	pop	{r7, pc}
 8002fbe:	bf00      	nop
 8002fc0:	2001b7f0 	.word	0x2001b7f0

08002fc4 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_b);
 8002fc8:	4802      	ldr	r0, [pc, #8]	@ (8002fd4 <DMA2_Stream6_IRQHandler+0x10>)
 8002fca:	f003 f821 	bl	8006010 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8002fce:	bf00      	nop
 8002fd0:	bd80      	pop	{r7, pc}
 8002fd2:	bf00      	nop
 8002fd4:	20012b70 	.word	0x20012b70

08002fd8 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8002fdc:	4802      	ldr	r0, [pc, #8]	@ (8002fe8 <LTDC_IRQHandler+0x10>)
 8002fde:	f007 fabf 	bl	800a560 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 8002fe2:	bf00      	nop
 8002fe4:	bd80      	pop	{r7, pc}
 8002fe6:	bf00      	nop
 8002fe8:	200128f4 	.word	0x200128f4

08002fec <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 8002ff0:	4802      	ldr	r0, [pc, #8]	@ (8002ffc <DMA2D_IRQHandler+0x10>)
 8002ff2:	f003 facd 	bl	8006590 <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 8002ff6:	bf00      	nop
 8002ff8:	bd80      	pop	{r7, pc}
 8002ffa:	bf00      	nop
 8002ffc:	2001275c 	.word	0x2001275c

08003000 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b086      	sub	sp, #24
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003008:	4a14      	ldr	r2, [pc, #80]	@ (800305c <_sbrk+0x5c>)
 800300a:	4b15      	ldr	r3, [pc, #84]	@ (8003060 <_sbrk+0x60>)
 800300c:	1ad3      	subs	r3, r2, r3
 800300e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003010:	697b      	ldr	r3, [r7, #20]
 8003012:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003014:	4b13      	ldr	r3, [pc, #76]	@ (8003064 <_sbrk+0x64>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d102      	bne.n	8003022 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800301c:	4b11      	ldr	r3, [pc, #68]	@ (8003064 <_sbrk+0x64>)
 800301e:	4a12      	ldr	r2, [pc, #72]	@ (8003068 <_sbrk+0x68>)
 8003020:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003022:	4b10      	ldr	r3, [pc, #64]	@ (8003064 <_sbrk+0x64>)
 8003024:	681a      	ldr	r2, [r3, #0]
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	4413      	add	r3, r2
 800302a:	693a      	ldr	r2, [r7, #16]
 800302c:	429a      	cmp	r2, r3
 800302e:	d207      	bcs.n	8003040 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003030:	f014 fc34 	bl	801789c <__errno>
 8003034:	4603      	mov	r3, r0
 8003036:	220c      	movs	r2, #12
 8003038:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800303a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800303e:	e009      	b.n	8003054 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003040:	4b08      	ldr	r3, [pc, #32]	@ (8003064 <_sbrk+0x64>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003046:	4b07      	ldr	r3, [pc, #28]	@ (8003064 <_sbrk+0x64>)
 8003048:	681a      	ldr	r2, [r3, #0]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	4413      	add	r3, r2
 800304e:	4a05      	ldr	r2, [pc, #20]	@ (8003064 <_sbrk+0x64>)
 8003050:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003052:	68fb      	ldr	r3, [r7, #12]
}
 8003054:	4618      	mov	r0, r3
 8003056:	3718      	adds	r7, #24
 8003058:	46bd      	mov	sp, r7
 800305a:	bd80      	pop	{r7, pc}
 800305c:	20010000 	.word	0x20010000
 8003060:	00000400 	.word	0x00000400
 8003064:	20013074 	.word	0x20013074
 8003068:	20000000 	.word	0x20000000

0800306c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800306c:	b480      	push	{r7}
 800306e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003070:	4b06      	ldr	r3, [pc, #24]	@ (800308c <SystemInit+0x20>)
 8003072:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003076:	4a05      	ldr	r2, [pc, #20]	@ (800308c <SystemInit+0x20>)
 8003078:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800307c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003080:	bf00      	nop
 8003082:	46bd      	mov	sp, r7
 8003084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003088:	4770      	bx	lr
 800308a:	bf00      	nop
 800308c:	e000ed00 	.word	0xe000ed00

08003090 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003090:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80030c8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003094:	f7ff ffea 	bl	800306c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003098:	480c      	ldr	r0, [pc, #48]	@ (80030cc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800309a:	490d      	ldr	r1, [pc, #52]	@ (80030d0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800309c:	4a0d      	ldr	r2, [pc, #52]	@ (80030d4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800309e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80030a0:	e002      	b.n	80030a8 <LoopCopyDataInit>

080030a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80030a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80030a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80030a6:	3304      	adds	r3, #4

080030a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80030a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80030aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80030ac:	d3f9      	bcc.n	80030a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80030ae:	4a0a      	ldr	r2, [pc, #40]	@ (80030d8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80030b0:	4c0a      	ldr	r4, [pc, #40]	@ (80030dc <LoopFillZerobss+0x22>)
  movs r3, #0
 80030b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80030b4:	e001      	b.n	80030ba <LoopFillZerobss>

080030b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80030b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80030b8:	3204      	adds	r2, #4

080030ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80030ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80030bc:	d3fb      	bcc.n	80030b6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80030be:	f014 fbf3 	bl	80178a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80030c2:	f7fd fa6f 	bl	80005a4 <main>
  bx  lr    
 80030c6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80030c8:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80030cc:	20012000 	.word	0x20012000
  ldr r1, =_edata
 80030d0:	200120b4 	.word	0x200120b4
  ldr r2, =_sidata
 80030d4:	08017a7c 	.word	0x08017a7c
  ldr r2, =_sbss
 80030d8:	200121f4 	.word	0x200121f4
  ldr r4, =_ebss
 80030dc:	2001bd18 	.word	0x2001bd18

080030e0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80030e0:	e7fe      	b.n	80030e0 <ADC_IRQHandler>
	...

080030e4 <wm8994_Init>:
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param AudioFreq: Audio Frequency 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Init(uint16_t DeviceAddr, uint16_t OutputInputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b088      	sub	sp, #32
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	607b      	str	r3, [r7, #4]
 80030ec:	4603      	mov	r3, r0
 80030ee:	81fb      	strh	r3, [r7, #14]
 80030f0:	460b      	mov	r3, r1
 80030f2:	81bb      	strh	r3, [r7, #12]
 80030f4:	4613      	mov	r3, r2
 80030f6:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 80030f8:	2300      	movs	r3, #0
 80030fa:	61fb      	str	r3, [r7, #28]
  uint16_t output_device = OutputInputDevice & 0xFF;
 80030fc:	89bb      	ldrh	r3, [r7, #12]
 80030fe:	b2db      	uxtb	r3, r3
 8003100:	833b      	strh	r3, [r7, #24]
  uint16_t input_device = OutputInputDevice & 0xFF00;
 8003102:	89bb      	ldrh	r3, [r7, #12]
 8003104:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003108:	82fb      	strh	r3, [r7, #22]
  uint16_t power_mgnt_reg_1 = 0;
 800310a:	2300      	movs	r3, #0
 800310c:	837b      	strh	r3, [r7, #26]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();
 800310e:	f001 fc71 	bl	80049f4 <AUDIO_IO_Init>
  /* wm8994 Errata Work-Arounds */
  counter += CODEC_IO_Write(DeviceAddr, 0x102, 0x0003);
 8003112:	89fb      	ldrh	r3, [r7, #14]
 8003114:	b2db      	uxtb	r3, r3
 8003116:	2203      	movs	r2, #3
 8003118:	f44f 7181 	mov.w	r1, #258	@ 0x102
 800311c:	4618      	mov	r0, r3
 800311e:	f001 fafb 	bl	8004718 <CODEC_IO_Write>
 8003122:	4603      	mov	r3, r0
 8003124:	461a      	mov	r2, r3
 8003126:	69fb      	ldr	r3, [r7, #28]
 8003128:	4413      	add	r3, r2
 800312a:	61fb      	str	r3, [r7, #28]
  counter += CODEC_IO_Write(DeviceAddr, 0x817, 0x0000);
 800312c:	89fb      	ldrh	r3, [r7, #14]
 800312e:	b2db      	uxtb	r3, r3
 8003130:	2200      	movs	r2, #0
 8003132:	f640 0117 	movw	r1, #2071	@ 0x817
 8003136:	4618      	mov	r0, r3
 8003138:	f001 faee 	bl	8004718 <CODEC_IO_Write>
 800313c:	4603      	mov	r3, r0
 800313e:	461a      	mov	r2, r3
 8003140:	69fb      	ldr	r3, [r7, #28]
 8003142:	4413      	add	r3, r2
 8003144:	61fb      	str	r3, [r7, #28]
  counter += CODEC_IO_Write(DeviceAddr, 0x102, 0x0000);
 8003146:	89fb      	ldrh	r3, [r7, #14]
 8003148:	b2db      	uxtb	r3, r3
 800314a:	2200      	movs	r2, #0
 800314c:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8003150:	4618      	mov	r0, r3
 8003152:	f001 fae1 	bl	8004718 <CODEC_IO_Write>
 8003156:	4603      	mov	r3, r0
 8003158:	461a      	mov	r2, r3
 800315a:	69fb      	ldr	r3, [r7, #28]
 800315c:	4413      	add	r3, r2
 800315e:	61fb      	str	r3, [r7, #28]

  /* Enable VMID soft start (fast), Start-up Bias Current Enabled */
  counter += CODEC_IO_Write(DeviceAddr, 0x39, 0x006C);
 8003160:	89fb      	ldrh	r3, [r7, #14]
 8003162:	b2db      	uxtb	r3, r3
 8003164:	226c      	movs	r2, #108	@ 0x6c
 8003166:	2139      	movs	r1, #57	@ 0x39
 8003168:	4618      	mov	r0, r3
 800316a:	f001 fad5 	bl	8004718 <CODEC_IO_Write>
 800316e:	4603      	mov	r3, r0
 8003170:	461a      	mov	r2, r3
 8003172:	69fb      	ldr	r3, [r7, #28]
 8003174:	4413      	add	r3, r2
 8003176:	61fb      	str	r3, [r7, #28]

    /* Enable bias generator, Enable VMID */
  if (input_device > 0)
 8003178:	8afb      	ldrh	r3, [r7, #22]
 800317a:	2b00      	cmp	r3, #0
 800317c:	d00c      	beq.n	8003198 <wm8994_Init+0xb4>
  {
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x0013);
 800317e:	89fb      	ldrh	r3, [r7, #14]
 8003180:	b2db      	uxtb	r3, r3
 8003182:	2213      	movs	r2, #19
 8003184:	2101      	movs	r1, #1
 8003186:	4618      	mov	r0, r3
 8003188:	f001 fac6 	bl	8004718 <CODEC_IO_Write>
 800318c:	4603      	mov	r3, r0
 800318e:	461a      	mov	r2, r3
 8003190:	69fb      	ldr	r3, [r7, #28]
 8003192:	4413      	add	r3, r2
 8003194:	61fb      	str	r3, [r7, #28]
 8003196:	e00b      	b.n	80031b0 <wm8994_Init+0xcc>
  }
  else
  {
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x0003);
 8003198:	89fb      	ldrh	r3, [r7, #14]
 800319a:	b2db      	uxtb	r3, r3
 800319c:	2203      	movs	r2, #3
 800319e:	2101      	movs	r1, #1
 80031a0:	4618      	mov	r0, r3
 80031a2:	f001 fab9 	bl	8004718 <CODEC_IO_Write>
 80031a6:	4603      	mov	r3, r0
 80031a8:	461a      	mov	r2, r3
 80031aa:	69fb      	ldr	r3, [r7, #28]
 80031ac:	4413      	add	r3, r2
 80031ae:	61fb      	str	r3, [r7, #28]
  }

  /* Add Delay */
  AUDIO_IO_Delay(50);
 80031b0:	2032      	movs	r0, #50	@ 0x32
 80031b2:	f001 fc87 	bl	8004ac4 <AUDIO_IO_Delay>

  /* Path Configurations for output */
  if (output_device > 0)
 80031b6:	8b3b      	ldrh	r3, [r7, #24]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	f000 815f 	beq.w	800347c <wm8994_Init+0x398>
  {
    outputEnabled = 1;
 80031be:	4bae      	ldr	r3, [pc, #696]	@ (8003478 <wm8994_Init+0x394>)
 80031c0:	2201      	movs	r2, #1
 80031c2:	601a      	str	r2, [r3, #0]

    switch (output_device)
 80031c4:	8b3b      	ldrh	r3, [r7, #24]
 80031c6:	2b03      	cmp	r3, #3
 80031c8:	f000 808c 	beq.w	80032e4 <wm8994_Init+0x200>
 80031cc:	2b03      	cmp	r3, #3
 80031ce:	f300 8111 	bgt.w	80033f4 <wm8994_Init+0x310>
 80031d2:	2b01      	cmp	r3, #1
 80031d4:	d002      	beq.n	80031dc <wm8994_Init+0xf8>
 80031d6:	2b02      	cmp	r3, #2
 80031d8:	d042      	beq.n	8003260 <wm8994_Init+0x17c>
 80031da:	e10b      	b.n	80033f4 <wm8994_Init+0x310>
    {
    case OUTPUT_DEVICE_SPEAKER:
      /* Enable DAC1 (Left), Enable DAC1 (Right),
      Disable DAC2 (Left), Disable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0C0C);
 80031dc:	89fb      	ldrh	r3, [r7, #14]
 80031de:	b2db      	uxtb	r3, r3
 80031e0:	f640 420c 	movw	r2, #3084	@ 0xc0c
 80031e4:	2105      	movs	r1, #5
 80031e6:	4618      	mov	r0, r3
 80031e8:	f001 fa96 	bl	8004718 <CODEC_IO_Write>
 80031ec:	4603      	mov	r3, r0
 80031ee:	461a      	mov	r2, r3
 80031f0:	69fb      	ldr	r3, [r7, #28]
 80031f2:	4413      	add	r3, r2
 80031f4:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0000);
 80031f6:	89fb      	ldrh	r3, [r7, #14]
 80031f8:	b2db      	uxtb	r3, r3
 80031fa:	2200      	movs	r2, #0
 80031fc:	f240 6101 	movw	r1, #1537	@ 0x601
 8003200:	4618      	mov	r0, r3
 8003202:	f001 fa89 	bl	8004718 <CODEC_IO_Write>
 8003206:	4603      	mov	r3, r0
 8003208:	461a      	mov	r2, r3
 800320a:	69fb      	ldr	r3, [r7, #28]
 800320c:	4413      	add	r3, r2
 800320e:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0000);
 8003210:	89fb      	ldrh	r3, [r7, #14]
 8003212:	b2db      	uxtb	r3, r3
 8003214:	2200      	movs	r2, #0
 8003216:	f240 6102 	movw	r1, #1538	@ 0x602
 800321a:	4618      	mov	r0, r3
 800321c:	f001 fa7c 	bl	8004718 <CODEC_IO_Write>
 8003220:	4603      	mov	r3, r0
 8003222:	461a      	mov	r2, r3
 8003224:	69fb      	ldr	r3, [r7, #28]
 8003226:	4413      	add	r3, r2
 8003228:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 800322a:	89fb      	ldrh	r3, [r7, #14]
 800322c:	b2db      	uxtb	r3, r3
 800322e:	2202      	movs	r2, #2
 8003230:	f240 6104 	movw	r1, #1540	@ 0x604
 8003234:	4618      	mov	r0, r3
 8003236:	f001 fa6f 	bl	8004718 <CODEC_IO_Write>
 800323a:	4603      	mov	r3, r0
 800323c:	461a      	mov	r2, r3
 800323e:	69fb      	ldr	r3, [r7, #28]
 8003240:	4413      	add	r3, r2
 8003242:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 8003244:	89fb      	ldrh	r3, [r7, #14]
 8003246:	b2db      	uxtb	r3, r3
 8003248:	2202      	movs	r2, #2
 800324a:	f240 6105 	movw	r1, #1541	@ 0x605
 800324e:	4618      	mov	r0, r3
 8003250:	f001 fa62 	bl	8004718 <CODEC_IO_Write>
 8003254:	4603      	mov	r3, r0
 8003256:	461a      	mov	r2, r3
 8003258:	69fb      	ldr	r3, [r7, #28]
 800325a:	4413      	add	r3, r2
 800325c:	61fb      	str	r3, [r7, #28]
      break;
 800325e:	e110      	b.n	8003482 <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_HEADPHONE:
      /* Disable DAC1 (Left), Disable DAC1 (Right),
      Enable DAC2 (Left), Enable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 8003260:	89fb      	ldrh	r3, [r7, #14]
 8003262:	b2db      	uxtb	r3, r3
 8003264:	f240 3203 	movw	r2, #771	@ 0x303
 8003268:	2105      	movs	r1, #5
 800326a:	4618      	mov	r0, r3
 800326c:	f001 fa54 	bl	8004718 <CODEC_IO_Write>
 8003270:	4603      	mov	r3, r0
 8003272:	461a      	mov	r2, r3
 8003274:	69fb      	ldr	r3, [r7, #28]
 8003276:	4413      	add	r3, r2
 8003278:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 800327a:	89fb      	ldrh	r3, [r7, #14]
 800327c:	b2db      	uxtb	r3, r3
 800327e:	2201      	movs	r2, #1
 8003280:	f240 6101 	movw	r1, #1537	@ 0x601
 8003284:	4618      	mov	r0, r3
 8003286:	f001 fa47 	bl	8004718 <CODEC_IO_Write>
 800328a:	4603      	mov	r3, r0
 800328c:	461a      	mov	r2, r3
 800328e:	69fb      	ldr	r3, [r7, #28]
 8003290:	4413      	add	r3, r2
 8003292:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8003294:	89fb      	ldrh	r3, [r7, #14]
 8003296:	b2db      	uxtb	r3, r3
 8003298:	2201      	movs	r2, #1
 800329a:	f240 6102 	movw	r1, #1538	@ 0x602
 800329e:	4618      	mov	r0, r3
 80032a0:	f001 fa3a 	bl	8004718 <CODEC_IO_Write>
 80032a4:	4603      	mov	r3, r0
 80032a6:	461a      	mov	r2, r3
 80032a8:	69fb      	ldr	r3, [r7, #28]
 80032aa:	4413      	add	r3, r2
 80032ac:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 80032ae:	89fb      	ldrh	r3, [r7, #14]
 80032b0:	b2db      	uxtb	r3, r3
 80032b2:	2200      	movs	r2, #0
 80032b4:	f240 6104 	movw	r1, #1540	@ 0x604
 80032b8:	4618      	mov	r0, r3
 80032ba:	f001 fa2d 	bl	8004718 <CODEC_IO_Write>
 80032be:	4603      	mov	r3, r0
 80032c0:	461a      	mov	r2, r3
 80032c2:	69fb      	ldr	r3, [r7, #28]
 80032c4:	4413      	add	r3, r2
 80032c6:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 80032c8:	89fb      	ldrh	r3, [r7, #14]
 80032ca:	b2db      	uxtb	r3, r3
 80032cc:	2200      	movs	r2, #0
 80032ce:	f240 6105 	movw	r1, #1541	@ 0x605
 80032d2:	4618      	mov	r0, r3
 80032d4:	f001 fa20 	bl	8004718 <CODEC_IO_Write>
 80032d8:	4603      	mov	r3, r0
 80032da:	461a      	mov	r2, r3
 80032dc:	69fb      	ldr	r3, [r7, #28]
 80032de:	4413      	add	r3, r2
 80032e0:	61fb      	str	r3, [r7, #28]
      break;
 80032e2:	e0ce      	b.n	8003482 <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_BOTH:
      if (input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 80032e4:	8afb      	ldrh	r3, [r7, #22]
 80032e6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80032ea:	d141      	bne.n	8003370 <wm8994_Init+0x28c>
      {
        /* Enable DAC1 (Left), Enable DAC1 (Right),
        also Enable DAC2 (Left), Enable DAC2 (Right)*/
        counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 80032ec:	89fb      	ldrh	r3, [r7, #14]
 80032ee:	b2db      	uxtb	r3, r3
 80032f0:	f640 720f 	movw	r2, #3855	@ 0xf0f
 80032f4:	2105      	movs	r1, #5
 80032f6:	4618      	mov	r0, r3
 80032f8:	f001 fa0e 	bl	8004718 <CODEC_IO_Write>
 80032fc:	4603      	mov	r3, r0
 80032fe:	461a      	mov	r2, r3
 8003300:	69fb      	ldr	r3, [r7, #28]
 8003302:	4413      	add	r3, r2
 8003304:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path
        Enable the AIF1 Timeslot 1 (Left) to DAC 1 (Left) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0003);
 8003306:	89fb      	ldrh	r3, [r7, #14]
 8003308:	b2db      	uxtb	r3, r3
 800330a:	2203      	movs	r2, #3
 800330c:	f240 6101 	movw	r1, #1537	@ 0x601
 8003310:	4618      	mov	r0, r3
 8003312:	f001 fa01 	bl	8004718 <CODEC_IO_Write>
 8003316:	4603      	mov	r3, r0
 8003318:	461a      	mov	r2, r3
 800331a:	69fb      	ldr	r3, [r7, #28]
 800331c:	4413      	add	r3, r2
 800331e:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path
        Enable the AIF1 Timeslot 1 (Right) to DAC 1 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0003);
 8003320:	89fb      	ldrh	r3, [r7, #14]
 8003322:	b2db      	uxtb	r3, r3
 8003324:	2203      	movs	r2, #3
 8003326:	f240 6102 	movw	r1, #1538	@ 0x602
 800332a:	4618      	mov	r0, r3
 800332c:	f001 f9f4 	bl	8004718 <CODEC_IO_Write>
 8003330:	4603      	mov	r3, r0
 8003332:	461a      	mov	r2, r3
 8003334:	69fb      	ldr	r3, [r7, #28]
 8003336:	4413      	add	r3, r2
 8003338:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Left) to DAC 2 (Left) mixer path
        Enable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path  */
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0003);
 800333a:	89fb      	ldrh	r3, [r7, #14]
 800333c:	b2db      	uxtb	r3, r3
 800333e:	2203      	movs	r2, #3
 8003340:	f240 6104 	movw	r1, #1540	@ 0x604
 8003344:	4618      	mov	r0, r3
 8003346:	f001 f9e7 	bl	8004718 <CODEC_IO_Write>
 800334a:	4603      	mov	r3, r0
 800334c:	461a      	mov	r2, r3
 800334e:	69fb      	ldr	r3, [r7, #28]
 8003350:	4413      	add	r3, r2
 8003352:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Right) to DAC 2 (Right) mixer path
        Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0003);
 8003354:	89fb      	ldrh	r3, [r7, #14]
 8003356:	b2db      	uxtb	r3, r3
 8003358:	2203      	movs	r2, #3
 800335a:	f240 6105 	movw	r1, #1541	@ 0x605
 800335e:	4618      	mov	r0, r3
 8003360:	f001 f9da 	bl	8004718 <CODEC_IO_Write>
 8003364:	4603      	mov	r3, r0
 8003366:	461a      	mov	r2, r3
 8003368:	69fb      	ldr	r3, [r7, #28]
 800336a:	4413      	add	r3, r2
 800336c:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
        
        /* Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);      
      }
      break;
 800336e:	e088      	b.n	8003482 <wm8994_Init+0x39e>
        counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 8003370:	89fb      	ldrh	r3, [r7, #14]
 8003372:	b2db      	uxtb	r3, r3
 8003374:	f640 720f 	movw	r2, #3855	@ 0xf0f
 8003378:	2105      	movs	r1, #5
 800337a:	4618      	mov	r0, r3
 800337c:	f001 f9cc 	bl	8004718 <CODEC_IO_Write>
 8003380:	4603      	mov	r3, r0
 8003382:	461a      	mov	r2, r3
 8003384:	69fb      	ldr	r3, [r7, #28]
 8003386:	4413      	add	r3, r2
 8003388:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 800338a:	89fb      	ldrh	r3, [r7, #14]
 800338c:	b2db      	uxtb	r3, r3
 800338e:	2201      	movs	r2, #1
 8003390:	f240 6101 	movw	r1, #1537	@ 0x601
 8003394:	4618      	mov	r0, r3
 8003396:	f001 f9bf 	bl	8004718 <CODEC_IO_Write>
 800339a:	4603      	mov	r3, r0
 800339c:	461a      	mov	r2, r3
 800339e:	69fb      	ldr	r3, [r7, #28]
 80033a0:	4413      	add	r3, r2
 80033a2:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 80033a4:	89fb      	ldrh	r3, [r7, #14]
 80033a6:	b2db      	uxtb	r3, r3
 80033a8:	2201      	movs	r2, #1
 80033aa:	f240 6102 	movw	r1, #1538	@ 0x602
 80033ae:	4618      	mov	r0, r3
 80033b0:	f001 f9b2 	bl	8004718 <CODEC_IO_Write>
 80033b4:	4603      	mov	r3, r0
 80033b6:	461a      	mov	r2, r3
 80033b8:	69fb      	ldr	r3, [r7, #28]
 80033ba:	4413      	add	r3, r2
 80033bc:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 80033be:	89fb      	ldrh	r3, [r7, #14]
 80033c0:	b2db      	uxtb	r3, r3
 80033c2:	2202      	movs	r2, #2
 80033c4:	f240 6104 	movw	r1, #1540	@ 0x604
 80033c8:	4618      	mov	r0, r3
 80033ca:	f001 f9a5 	bl	8004718 <CODEC_IO_Write>
 80033ce:	4603      	mov	r3, r0
 80033d0:	461a      	mov	r2, r3
 80033d2:	69fb      	ldr	r3, [r7, #28]
 80033d4:	4413      	add	r3, r2
 80033d6:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);      
 80033d8:	89fb      	ldrh	r3, [r7, #14]
 80033da:	b2db      	uxtb	r3, r3
 80033dc:	2202      	movs	r2, #2
 80033de:	f240 6105 	movw	r1, #1541	@ 0x605
 80033e2:	4618      	mov	r0, r3
 80033e4:	f001 f998 	bl	8004718 <CODEC_IO_Write>
 80033e8:	4603      	mov	r3, r0
 80033ea:	461a      	mov	r2, r3
 80033ec:	69fb      	ldr	r3, [r7, #28]
 80033ee:	4413      	add	r3, r2
 80033f0:	61fb      	str	r3, [r7, #28]
      break;
 80033f2:	e046      	b.n	8003482 <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_AUTO :
    default:
      /* Disable DAC1 (Left), Disable DAC1 (Right),
      Enable DAC2 (Left), Enable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 80033f4:	89fb      	ldrh	r3, [r7, #14]
 80033f6:	b2db      	uxtb	r3, r3
 80033f8:	f240 3203 	movw	r2, #771	@ 0x303
 80033fc:	2105      	movs	r1, #5
 80033fe:	4618      	mov	r0, r3
 8003400:	f001 f98a 	bl	8004718 <CODEC_IO_Write>
 8003404:	4603      	mov	r3, r0
 8003406:	461a      	mov	r2, r3
 8003408:	69fb      	ldr	r3, [r7, #28]
 800340a:	4413      	add	r3, r2
 800340c:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 800340e:	89fb      	ldrh	r3, [r7, #14]
 8003410:	b2db      	uxtb	r3, r3
 8003412:	2201      	movs	r2, #1
 8003414:	f240 6101 	movw	r1, #1537	@ 0x601
 8003418:	4618      	mov	r0, r3
 800341a:	f001 f97d 	bl	8004718 <CODEC_IO_Write>
 800341e:	4603      	mov	r3, r0
 8003420:	461a      	mov	r2, r3
 8003422:	69fb      	ldr	r3, [r7, #28]
 8003424:	4413      	add	r3, r2
 8003426:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8003428:	89fb      	ldrh	r3, [r7, #14]
 800342a:	b2db      	uxtb	r3, r3
 800342c:	2201      	movs	r2, #1
 800342e:	f240 6102 	movw	r1, #1538	@ 0x602
 8003432:	4618      	mov	r0, r3
 8003434:	f001 f970 	bl	8004718 <CODEC_IO_Write>
 8003438:	4603      	mov	r3, r0
 800343a:	461a      	mov	r2, r3
 800343c:	69fb      	ldr	r3, [r7, #28]
 800343e:	4413      	add	r3, r2
 8003440:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 8003442:	89fb      	ldrh	r3, [r7, #14]
 8003444:	b2db      	uxtb	r3, r3
 8003446:	2200      	movs	r2, #0
 8003448:	f240 6104 	movw	r1, #1540	@ 0x604
 800344c:	4618      	mov	r0, r3
 800344e:	f001 f963 	bl	8004718 <CODEC_IO_Write>
 8003452:	4603      	mov	r3, r0
 8003454:	461a      	mov	r2, r3
 8003456:	69fb      	ldr	r3, [r7, #28]
 8003458:	4413      	add	r3, r2
 800345a:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 800345c:	89fb      	ldrh	r3, [r7, #14]
 800345e:	b2db      	uxtb	r3, r3
 8003460:	2200      	movs	r2, #0
 8003462:	f240 6105 	movw	r1, #1541	@ 0x605
 8003466:	4618      	mov	r0, r3
 8003468:	f001 f956 	bl	8004718 <CODEC_IO_Write>
 800346c:	4603      	mov	r3, r0
 800346e:	461a      	mov	r2, r3
 8003470:	69fb      	ldr	r3, [r7, #28]
 8003472:	4413      	add	r3, r2
 8003474:	61fb      	str	r3, [r7, #28]
      break;
 8003476:	e004      	b.n	8003482 <wm8994_Init+0x39e>
 8003478:	20013078 	.word	0x20013078
    }
  }
  else
  {
    outputEnabled = 0;
 800347c:	4b99      	ldr	r3, [pc, #612]	@ (80036e4 <wm8994_Init+0x600>)
 800347e:	2200      	movs	r2, #0
 8003480:	601a      	str	r2, [r3, #0]
  }

  /* Path Configurations for input */
  if (input_device > 0)
 8003482:	8afb      	ldrh	r3, [r7, #22]
 8003484:	2b00      	cmp	r3, #0
 8003486:	f000 81ab 	beq.w	80037e0 <wm8994_Init+0x6fc>
  {
    inputEnabled = 1;
 800348a:	4b97      	ldr	r3, [pc, #604]	@ (80036e8 <wm8994_Init+0x604>)
 800348c:	2201      	movs	r2, #1
 800348e:	601a      	str	r2, [r3, #0]
    switch (input_device)
 8003490:	8afb      	ldrh	r3, [r7, #22]
 8003492:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003496:	f000 8129 	beq.w	80036ec <wm8994_Init+0x608>
 800349a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800349e:	f300 819b 	bgt.w	80037d8 <wm8994_Init+0x6f4>
 80034a2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80034a6:	d05a      	beq.n	800355e <wm8994_Init+0x47a>
 80034a8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80034ac:	f300 8194 	bgt.w	80037d8 <wm8994_Init+0x6f4>
 80034b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80034b4:	f000 80c6 	beq.w	8003644 <wm8994_Init+0x560>
 80034b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80034bc:	f040 818c 	bne.w	80037d8 <wm8994_Init+0x6f4>
    {
    case INPUT_DEVICE_DIGITAL_MICROPHONE_2 :
      /* Enable AIF1ADC2 (Left), Enable AIF1ADC2 (Right)
       * Enable DMICDAT2 (Left), Enable DMICDAT2 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0C30);
 80034c0:	89fb      	ldrh	r3, [r7, #14]
 80034c2:	b2db      	uxtb	r3, r3
 80034c4:	f44f 6243 	mov.w	r2, #3120	@ 0xc30
 80034c8:	2104      	movs	r1, #4
 80034ca:	4618      	mov	r0, r3
 80034cc:	f001 f924 	bl	8004718 <CODEC_IO_Write>
 80034d0:	4603      	mov	r3, r0
 80034d2:	461a      	mov	r2, r3
 80034d4:	69fb      	ldr	r3, [r7, #28]
 80034d6:	4413      	add	r3, r2
 80034d8:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC2 Left/Right Timeslot 1 */
      counter += CODEC_IO_Write(DeviceAddr, 0x450, 0x00DB);
 80034da:	89fb      	ldrh	r3, [r7, #14]
 80034dc:	b2db      	uxtb	r3, r3
 80034de:	22db      	movs	r2, #219	@ 0xdb
 80034e0:	f44f 618a 	mov.w	r1, #1104	@ 0x450
 80034e4:	4618      	mov	r0, r3
 80034e6:	f001 f917 	bl	8004718 <CODEC_IO_Write>
 80034ea:	4603      	mov	r3, r0
 80034ec:	461a      	mov	r2, r3
 80034ee:	69fb      	ldr	r3, [r7, #28]
 80034f0:	4413      	add	r3, r2
 80034f2:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, IN2L, IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6000);
 80034f4:	89fb      	ldrh	r3, [r7, #14]
 80034f6:	b2db      	uxtb	r3, r3
 80034f8:	f44f 42c0 	mov.w	r2, #24576	@ 0x6000
 80034fc:	2102      	movs	r1, #2
 80034fe:	4618      	mov	r0, r3
 8003500:	f001 f90a 	bl	8004718 <CODEC_IO_Write>
 8003504:	4603      	mov	r3, r0
 8003506:	461a      	mov	r2, r3
 8003508:	69fb      	ldr	r3, [r7, #28]
 800350a:	4413      	add	r3, r2
 800350c:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x608, 0x0002);
 800350e:	89fb      	ldrh	r3, [r7, #14]
 8003510:	b2db      	uxtb	r3, r3
 8003512:	2202      	movs	r2, #2
 8003514:	f44f 61c1 	mov.w	r1, #1544	@ 0x608
 8003518:	4618      	mov	r0, r3
 800351a:	f001 f8fd 	bl	8004718 <CODEC_IO_Write>
 800351e:	4603      	mov	r3, r0
 8003520:	461a      	mov	r2, r3
 8003522:	69fb      	ldr	r3, [r7, #28]
 8003524:	4413      	add	r3, r2
 8003526:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x609, 0x0002);
 8003528:	89fb      	ldrh	r3, [r7, #14]
 800352a:	b2db      	uxtb	r3, r3
 800352c:	2202      	movs	r2, #2
 800352e:	f240 6109 	movw	r1, #1545	@ 0x609
 8003532:	4618      	mov	r0, r3
 8003534:	f001 f8f0 	bl	8004718 <CODEC_IO_Write>
 8003538:	4603      	mov	r3, r0
 800353a:	461a      	mov	r2, r3
 800353c:	69fb      	ldr	r3, [r7, #28]
 800353e:	4413      	add	r3, r2
 8003540:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC2 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000E);
 8003542:	89fb      	ldrh	r3, [r7, #14]
 8003544:	b2db      	uxtb	r3, r3
 8003546:	220e      	movs	r2, #14
 8003548:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 800354c:	4618      	mov	r0, r3
 800354e:	f001 f8e3 	bl	8004718 <CODEC_IO_Write>
 8003552:	4603      	mov	r3, r0
 8003554:	461a      	mov	r2, r3
 8003556:	69fb      	ldr	r3, [r7, #28]
 8003558:	4413      	add	r3, r2
 800355a:	61fb      	str	r3, [r7, #28]
      break;
 800355c:	e143      	b.n	80037e6 <wm8994_Init+0x702>

    case INPUT_DEVICE_INPUT_LINE_1 :
      /* IN1LN_TO_IN1L, IN1LP_TO_VMID, IN1RN_TO_IN1R, IN1RP_TO_VMID */
      counter += CODEC_IO_Write(DeviceAddr, 0x28, 0x0011);
 800355e:	89fb      	ldrh	r3, [r7, #14]
 8003560:	b2db      	uxtb	r3, r3
 8003562:	2211      	movs	r2, #17
 8003564:	2128      	movs	r1, #40	@ 0x28
 8003566:	4618      	mov	r0, r3
 8003568:	f001 f8d6 	bl	8004718 <CODEC_IO_Write>
 800356c:	4603      	mov	r3, r0
 800356e:	461a      	mov	r2, r3
 8003570:	69fb      	ldr	r3, [r7, #28]
 8003572:	4413      	add	r3, r2
 8003574:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1L_TO_MIXINL and +30dB on IN1L PGA output */
      counter += CODEC_IO_Write(DeviceAddr, 0x29, 0x0035);
 8003576:	89fb      	ldrh	r3, [r7, #14]
 8003578:	b2db      	uxtb	r3, r3
 800357a:	2235      	movs	r2, #53	@ 0x35
 800357c:	2129      	movs	r1, #41	@ 0x29
 800357e:	4618      	mov	r0, r3
 8003580:	f001 f8ca 	bl	8004718 <CODEC_IO_Write>
 8003584:	4603      	mov	r3, r0
 8003586:	461a      	mov	r2, r3
 8003588:	69fb      	ldr	r3, [r7, #28]
 800358a:	4413      	add	r3, r2
 800358c:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1R_TO_MIXINL, Gain = +30dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x2A, 0x0035);
 800358e:	89fb      	ldrh	r3, [r7, #14]
 8003590:	b2db      	uxtb	r3, r3
 8003592:	2235      	movs	r2, #53	@ 0x35
 8003594:	212a      	movs	r1, #42	@ 0x2a
 8003596:	4618      	mov	r0, r3
 8003598:	f001 f8be 	bl	8004718 <CODEC_IO_Write>
 800359c:	4603      	mov	r3, r0
 800359e:	461a      	mov	r2, r3
 80035a0:	69fb      	ldr	r3, [r7, #28]
 80035a2:	4413      	add	r3, r2
 80035a4:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0303);
 80035a6:	89fb      	ldrh	r3, [r7, #14]
 80035a8:	b2db      	uxtb	r3, r3
 80035aa:	f240 3203 	movw	r2, #771	@ 0x303
 80035ae:	2104      	movs	r1, #4
 80035b0:	4618      	mov	r0, r3
 80035b2:	f001 f8b1 	bl	8004718 <CODEC_IO_Write>
 80035b6:	4603      	mov	r3, r0
 80035b8:	461a      	mov	r2, r3
 80035ba:	69fb      	ldr	r3, [r7, #28]
 80035bc:	4413      	add	r3, r2
 80035be:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC1 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 80035c0:	89fb      	ldrh	r3, [r7, #14]
 80035c2:	b2db      	uxtb	r3, r3
 80035c4:	22db      	movs	r2, #219	@ 0xdb
 80035c6:	f44f 6188 	mov.w	r1, #1088	@ 0x440
 80035ca:	4618      	mov	r0, r3
 80035cc:	f001 f8a4 	bl	8004718 <CODEC_IO_Write>
 80035d0:	4603      	mov	r3, r0
 80035d2:	461a      	mov	r2, r3
 80035d4:	69fb      	ldr	r3, [r7, #28]
 80035d6:	4413      	add	r3, r2
 80035d8:	61fb      	str	r3, [r7, #28]

      /* Enable IN1L and IN1R, Disable IN2L and IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6350);
 80035da:	89fb      	ldrh	r3, [r7, #14]
 80035dc:	b2db      	uxtb	r3, r3
 80035de:	f246 3250 	movw	r2, #25424	@ 0x6350
 80035e2:	2102      	movs	r1, #2
 80035e4:	4618      	mov	r0, r3
 80035e6:	f001 f897 	bl	8004718 <CODEC_IO_Write>
 80035ea:	4603      	mov	r3, r0
 80035ec:	461a      	mov	r2, r3
 80035ee:	69fb      	ldr	r3, [r7, #28]
 80035f0:	4413      	add	r3, r2
 80035f2:	61fb      	str	r3, [r7, #28]

      /* Enable the ADCL(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 80035f4:	89fb      	ldrh	r3, [r7, #14]
 80035f6:	b2db      	uxtb	r3, r3
 80035f8:	2202      	movs	r2, #2
 80035fa:	f240 6106 	movw	r1, #1542	@ 0x606
 80035fe:	4618      	mov	r0, r3
 8003600:	f001 f88a 	bl	8004718 <CODEC_IO_Write>
 8003604:	4603      	mov	r3, r0
 8003606:	461a      	mov	r2, r3
 8003608:	69fb      	ldr	r3, [r7, #28]
 800360a:	4413      	add	r3, r2
 800360c:	61fb      	str	r3, [r7, #28]

      /* Enable the ADCR(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 800360e:	89fb      	ldrh	r3, [r7, #14]
 8003610:	b2db      	uxtb	r3, r3
 8003612:	2202      	movs	r2, #2
 8003614:	f240 6107 	movw	r1, #1543	@ 0x607
 8003618:	4618      	mov	r0, r3
 800361a:	f001 f87d 	bl	8004718 <CODEC_IO_Write>
 800361e:	4603      	mov	r3, r0
 8003620:	461a      	mov	r2, r3
 8003622:	69fb      	ldr	r3, [r7, #28]
 8003624:	4413      	add	r3, r2
 8003626:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 8003628:	89fb      	ldrh	r3, [r7, #14]
 800362a:	b2db      	uxtb	r3, r3
 800362c:	220d      	movs	r2, #13
 800362e:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8003632:	4618      	mov	r0, r3
 8003634:	f001 f870 	bl	8004718 <CODEC_IO_Write>
 8003638:	4603      	mov	r3, r0
 800363a:	461a      	mov	r2, r3
 800363c:	69fb      	ldr	r3, [r7, #28]
 800363e:	4413      	add	r3, r2
 8003640:	61fb      	str	r3, [r7, #28]
      break;
 8003642:	e0d0      	b.n	80037e6 <wm8994_Init+0x702>

    case INPUT_DEVICE_DIGITAL_MICROPHONE_1 :
      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable DMICDAT1 (Left), Enable DMICDAT1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x030C);
 8003644:	89fb      	ldrh	r3, [r7, #14]
 8003646:	b2db      	uxtb	r3, r3
 8003648:	f44f 7243 	mov.w	r2, #780	@ 0x30c
 800364c:	2104      	movs	r1, #4
 800364e:	4618      	mov	r0, r3
 8003650:	f001 f862 	bl	8004718 <CODEC_IO_Write>
 8003654:	4603      	mov	r3, r0
 8003656:	461a      	mov	r2, r3
 8003658:	69fb      	ldr	r3, [r7, #28]
 800365a:	4413      	add	r3, r2
 800365c:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 800365e:	89fb      	ldrh	r3, [r7, #14]
 8003660:	b2db      	uxtb	r3, r3
 8003662:	22db      	movs	r2, #219	@ 0xdb
 8003664:	f44f 6188 	mov.w	r1, #1088	@ 0x440
 8003668:	4618      	mov	r0, r3
 800366a:	f001 f855 	bl	8004718 <CODEC_IO_Write>
 800366e:	4603      	mov	r3, r0
 8003670:	461a      	mov	r2, r3
 8003672:	69fb      	ldr	r3, [r7, #28]
 8003674:	4413      	add	r3, r2
 8003676:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, IN2L, IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6350);
 8003678:	89fb      	ldrh	r3, [r7, #14]
 800367a:	b2db      	uxtb	r3, r3
 800367c:	f246 3250 	movw	r2, #25424	@ 0x6350
 8003680:	2102      	movs	r1, #2
 8003682:	4618      	mov	r0, r3
 8003684:	f001 f848 	bl	8004718 <CODEC_IO_Write>
 8003688:	4603      	mov	r3, r0
 800368a:	461a      	mov	r2, r3
 800368c:	69fb      	ldr	r3, [r7, #28]
 800368e:	4413      	add	r3, r2
 8003690:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 8003692:	89fb      	ldrh	r3, [r7, #14]
 8003694:	b2db      	uxtb	r3, r3
 8003696:	2202      	movs	r2, #2
 8003698:	f240 6106 	movw	r1, #1542	@ 0x606
 800369c:	4618      	mov	r0, r3
 800369e:	f001 f83b 	bl	8004718 <CODEC_IO_Write>
 80036a2:	4603      	mov	r3, r0
 80036a4:	461a      	mov	r2, r3
 80036a6:	69fb      	ldr	r3, [r7, #28]
 80036a8:	4413      	add	r3, r2
 80036aa:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 80036ac:	89fb      	ldrh	r3, [r7, #14]
 80036ae:	b2db      	uxtb	r3, r3
 80036b0:	2202      	movs	r2, #2
 80036b2:	f240 6107 	movw	r1, #1543	@ 0x607
 80036b6:	4618      	mov	r0, r3
 80036b8:	f001 f82e 	bl	8004718 <CODEC_IO_Write>
 80036bc:	4603      	mov	r3, r0
 80036be:	461a      	mov	r2, r3
 80036c0:	69fb      	ldr	r3, [r7, #28]
 80036c2:	4413      	add	r3, r2
 80036c4:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 80036c6:	89fb      	ldrh	r3, [r7, #14]
 80036c8:	b2db      	uxtb	r3, r3
 80036ca:	220d      	movs	r2, #13
 80036cc:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 80036d0:	4618      	mov	r0, r3
 80036d2:	f001 f821 	bl	8004718 <CODEC_IO_Write>
 80036d6:	4603      	mov	r3, r0
 80036d8:	461a      	mov	r2, r3
 80036da:	69fb      	ldr	r3, [r7, #28]
 80036dc:	4413      	add	r3, r2
 80036de:	61fb      	str	r3, [r7, #28]
      break; 
 80036e0:	e081      	b.n	80037e6 <wm8994_Init+0x702>
 80036e2:	bf00      	nop
 80036e4:	20013078 	.word	0x20013078
 80036e8:	2001307c 	.word	0x2001307c
    case INPUT_DEVICE_DIGITAL_MIC1_MIC2 :
      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable DMICDAT1 (Left), Enable DMICDAT1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0F3C);
 80036ec:	89fb      	ldrh	r3, [r7, #14]
 80036ee:	b2db      	uxtb	r3, r3
 80036f0:	f640 723c 	movw	r2, #3900	@ 0xf3c
 80036f4:	2104      	movs	r1, #4
 80036f6:	4618      	mov	r0, r3
 80036f8:	f001 f80e 	bl	8004718 <CODEC_IO_Write>
 80036fc:	4603      	mov	r3, r0
 80036fe:	461a      	mov	r2, r3
 8003700:	69fb      	ldr	r3, [r7, #28]
 8003702:	4413      	add	r3, r2
 8003704:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC2 Left/Right Timeslot 1 */
      counter += CODEC_IO_Write(DeviceAddr, 0x450, 0x00DB);
 8003706:	89fb      	ldrh	r3, [r7, #14]
 8003708:	b2db      	uxtb	r3, r3
 800370a:	22db      	movs	r2, #219	@ 0xdb
 800370c:	f44f 618a 	mov.w	r1, #1104	@ 0x450
 8003710:	4618      	mov	r0, r3
 8003712:	f001 f801 	bl	8004718 <CODEC_IO_Write>
 8003716:	4603      	mov	r3, r0
 8003718:	461a      	mov	r2, r3
 800371a:	69fb      	ldr	r3, [r7, #28]
 800371c:	4413      	add	r3, r2
 800371e:	61fb      	str	r3, [r7, #28]
      
      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 8003720:	89fb      	ldrh	r3, [r7, #14]
 8003722:	b2db      	uxtb	r3, r3
 8003724:	22db      	movs	r2, #219	@ 0xdb
 8003726:	f44f 6188 	mov.w	r1, #1088	@ 0x440
 800372a:	4618      	mov	r0, r3
 800372c:	f000 fff4 	bl	8004718 <CODEC_IO_Write>
 8003730:	4603      	mov	r3, r0
 8003732:	461a      	mov	r2, r3
 8003734:	69fb      	ldr	r3, [r7, #28]
 8003736:	4413      	add	r3, r2
 8003738:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, Enable IN2L, IN2R, Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x63A0);
 800373a:	89fb      	ldrh	r3, [r7, #14]
 800373c:	b2db      	uxtb	r3, r3
 800373e:	f246 32a0 	movw	r2, #25504	@ 0x63a0
 8003742:	2102      	movs	r1, #2
 8003744:	4618      	mov	r0, r3
 8003746:	f000 ffe7 	bl	8004718 <CODEC_IO_Write>
 800374a:	4603      	mov	r3, r0
 800374c:	461a      	mov	r2, r3
 800374e:	69fb      	ldr	r3, [r7, #28]
 8003750:	4413      	add	r3, r2
 8003752:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 8003754:	89fb      	ldrh	r3, [r7, #14]
 8003756:	b2db      	uxtb	r3, r3
 8003758:	2202      	movs	r2, #2
 800375a:	f240 6106 	movw	r1, #1542	@ 0x606
 800375e:	4618      	mov	r0, r3
 8003760:	f000 ffda 	bl	8004718 <CODEC_IO_Write>
 8003764:	4603      	mov	r3, r0
 8003766:	461a      	mov	r2, r3
 8003768:	69fb      	ldr	r3, [r7, #28]
 800376a:	4413      	add	r3, r2
 800376c:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 800376e:	89fb      	ldrh	r3, [r7, #14]
 8003770:	b2db      	uxtb	r3, r3
 8003772:	2202      	movs	r2, #2
 8003774:	f240 6107 	movw	r1, #1543	@ 0x607
 8003778:	4618      	mov	r0, r3
 800377a:	f000 ffcd 	bl	8004718 <CODEC_IO_Write>
 800377e:	4603      	mov	r3, r0
 8003780:	461a      	mov	r2, r3
 8003782:	69fb      	ldr	r3, [r7, #28]
 8003784:	4413      	add	r3, r2
 8003786:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x608, 0x0002);
 8003788:	89fb      	ldrh	r3, [r7, #14]
 800378a:	b2db      	uxtb	r3, r3
 800378c:	2202      	movs	r2, #2
 800378e:	f44f 61c1 	mov.w	r1, #1544	@ 0x608
 8003792:	4618      	mov	r0, r3
 8003794:	f000 ffc0 	bl	8004718 <CODEC_IO_Write>
 8003798:	4603      	mov	r3, r0
 800379a:	461a      	mov	r2, r3
 800379c:	69fb      	ldr	r3, [r7, #28]
 800379e:	4413      	add	r3, r2
 80037a0:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x609, 0x0002);
 80037a2:	89fb      	ldrh	r3, [r7, #14]
 80037a4:	b2db      	uxtb	r3, r3
 80037a6:	2202      	movs	r2, #2
 80037a8:	f240 6109 	movw	r1, #1545	@ 0x609
 80037ac:	4618      	mov	r0, r3
 80037ae:	f000 ffb3 	bl	8004718 <CODEC_IO_Write>
 80037b2:	4603      	mov	r3, r0
 80037b4:	461a      	mov	r2, r3
 80037b6:	69fb      	ldr	r3, [r7, #28]
 80037b8:	4413      	add	r3, r2
 80037ba:	61fb      	str	r3, [r7, #28]
      
      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 80037bc:	89fb      	ldrh	r3, [r7, #14]
 80037be:	b2db      	uxtb	r3, r3
 80037c0:	220d      	movs	r2, #13
 80037c2:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 80037c6:	4618      	mov	r0, r3
 80037c8:	f000 ffa6 	bl	8004718 <CODEC_IO_Write>
 80037cc:	4603      	mov	r3, r0
 80037ce:	461a      	mov	r2, r3
 80037d0:	69fb      	ldr	r3, [r7, #28]
 80037d2:	4413      	add	r3, r2
 80037d4:	61fb      	str	r3, [r7, #28]
      break;    
 80037d6:	e006      	b.n	80037e6 <wm8994_Init+0x702>
    case INPUT_DEVICE_INPUT_LINE_2 :
    default:
      /* Actually, no other input devices supported */
      counter++;
 80037d8:	69fb      	ldr	r3, [r7, #28]
 80037da:	3301      	adds	r3, #1
 80037dc:	61fb      	str	r3, [r7, #28]
      break;
 80037de:	e002      	b.n	80037e6 <wm8994_Init+0x702>
    }
  }
  else
  {
    inputEnabled = 0;
 80037e0:	4ba4      	ldr	r3, [pc, #656]	@ (8003a74 <wm8994_Init+0x990>)
 80037e2:	2200      	movs	r2, #0
 80037e4:	601a      	str	r2, [r3, #0]
  }
  
  /*  Clock Configurations */
  switch (AudioFreq)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	4aa3      	ldr	r2, [pc, #652]	@ (8003a78 <wm8994_Init+0x994>)
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d079      	beq.n	80038e2 <wm8994_Init+0x7fe>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	4aa1      	ldr	r2, [pc, #644]	@ (8003a78 <wm8994_Init+0x994>)
 80037f2:	4293      	cmp	r3, r2
 80037f4:	f200 80ad 	bhi.w	8003952 <wm8994_Init+0x86e>
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 80037fe:	4293      	cmp	r3, r2
 8003800:	d061      	beq.n	80038c6 <wm8994_Init+0x7e2>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8003808:	4293      	cmp	r3, r2
 800380a:	f200 80a2 	bhi.w	8003952 <wm8994_Init+0x86e>
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8003814:	4293      	cmp	r3, r2
 8003816:	f000 808e 	beq.w	8003936 <wm8994_Init+0x852>
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8003820:	4293      	cmp	r3, r2
 8003822:	f200 8096 	bhi.w	8003952 <wm8994_Init+0x86e>
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 800382c:	d03d      	beq.n	80038aa <wm8994_Init+0x7c6>
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 8003834:	f200 808d 	bhi.w	8003952 <wm8994_Init+0x86e>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	f245 6222 	movw	r2, #22050	@ 0x5622
 800383e:	4293      	cmp	r3, r2
 8003840:	d06b      	beq.n	800391a <wm8994_Init+0x836>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	f245 6222 	movw	r2, #22050	@ 0x5622
 8003848:	4293      	cmp	r3, r2
 800384a:	f200 8082 	bhi.w	8003952 <wm8994_Init+0x86e>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8003854:	d01b      	beq.n	800388e <wm8994_Init+0x7aa>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 800385c:	d879      	bhi.n	8003952 <wm8994_Init+0x86e>
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8003864:	d005      	beq.n	8003872 <wm8994_Init+0x78e>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	f642 3211 	movw	r2, #11025	@ 0x2b11
 800386c:	4293      	cmp	r3, r2
 800386e:	d046      	beq.n	80038fe <wm8994_Init+0x81a>
 8003870:	e06f      	b.n	8003952 <wm8994_Init+0x86e>
  {
  case  AUDIO_FREQUENCY_8K:
    /* AIF1 Sample Rate = 8 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0003);
 8003872:	89fb      	ldrh	r3, [r7, #14]
 8003874:	b2db      	uxtb	r3, r3
 8003876:	2203      	movs	r2, #3
 8003878:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800387c:	4618      	mov	r0, r3
 800387e:	f000 ff4b 	bl	8004718 <CODEC_IO_Write>
 8003882:	4603      	mov	r3, r0
 8003884:	461a      	mov	r2, r3
 8003886:	69fb      	ldr	r3, [r7, #28]
 8003888:	4413      	add	r3, r2
 800388a:	61fb      	str	r3, [r7, #28]
    break;
 800388c:	e06f      	b.n	800396e <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_16K:
    /* AIF1 Sample Rate = 16 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0033);
 800388e:	89fb      	ldrh	r3, [r7, #14]
 8003890:	b2db      	uxtb	r3, r3
 8003892:	2233      	movs	r2, #51	@ 0x33
 8003894:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003898:	4618      	mov	r0, r3
 800389a:	f000 ff3d 	bl	8004718 <CODEC_IO_Write>
 800389e:	4603      	mov	r3, r0
 80038a0:	461a      	mov	r2, r3
 80038a2:	69fb      	ldr	r3, [r7, #28]
 80038a4:	4413      	add	r3, r2
 80038a6:	61fb      	str	r3, [r7, #28]
    break;
 80038a8:	e061      	b.n	800396e <wm8994_Init+0x88a>

  case  AUDIO_FREQUENCY_32K:
    /* AIF1 Sample Rate = 32 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0063);
 80038aa:	89fb      	ldrh	r3, [r7, #14]
 80038ac:	b2db      	uxtb	r3, r3
 80038ae:	2263      	movs	r2, #99	@ 0x63
 80038b0:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80038b4:	4618      	mov	r0, r3
 80038b6:	f000 ff2f 	bl	8004718 <CODEC_IO_Write>
 80038ba:	4603      	mov	r3, r0
 80038bc:	461a      	mov	r2, r3
 80038be:	69fb      	ldr	r3, [r7, #28]
 80038c0:	4413      	add	r3, r2
 80038c2:	61fb      	str	r3, [r7, #28]
    break;
 80038c4:	e053      	b.n	800396e <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_48K:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 80038c6:	89fb      	ldrh	r3, [r7, #14]
 80038c8:	b2db      	uxtb	r3, r3
 80038ca:	2283      	movs	r2, #131	@ 0x83
 80038cc:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80038d0:	4618      	mov	r0, r3
 80038d2:	f000 ff21 	bl	8004718 <CODEC_IO_Write>
 80038d6:	4603      	mov	r3, r0
 80038d8:	461a      	mov	r2, r3
 80038da:	69fb      	ldr	r3, [r7, #28]
 80038dc:	4413      	add	r3, r2
 80038de:	61fb      	str	r3, [r7, #28]
    break;
 80038e0:	e045      	b.n	800396e <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_96K:
    /* AIF1 Sample Rate = 96 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x00A3);
 80038e2:	89fb      	ldrh	r3, [r7, #14]
 80038e4:	b2db      	uxtb	r3, r3
 80038e6:	22a3      	movs	r2, #163	@ 0xa3
 80038e8:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80038ec:	4618      	mov	r0, r3
 80038ee:	f000 ff13 	bl	8004718 <CODEC_IO_Write>
 80038f2:	4603      	mov	r3, r0
 80038f4:	461a      	mov	r2, r3
 80038f6:	69fb      	ldr	r3, [r7, #28]
 80038f8:	4413      	add	r3, r2
 80038fa:	61fb      	str	r3, [r7, #28]
    break;
 80038fc:	e037      	b.n	800396e <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_11K:
    /* AIF1 Sample Rate = 11.025 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0013);
 80038fe:	89fb      	ldrh	r3, [r7, #14]
 8003900:	b2db      	uxtb	r3, r3
 8003902:	2213      	movs	r2, #19
 8003904:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003908:	4618      	mov	r0, r3
 800390a:	f000 ff05 	bl	8004718 <CODEC_IO_Write>
 800390e:	4603      	mov	r3, r0
 8003910:	461a      	mov	r2, r3
 8003912:	69fb      	ldr	r3, [r7, #28]
 8003914:	4413      	add	r3, r2
 8003916:	61fb      	str	r3, [r7, #28]
    break;
 8003918:	e029      	b.n	800396e <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_22K:
    /* AIF1 Sample Rate = 22.050 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0043);
 800391a:	89fb      	ldrh	r3, [r7, #14]
 800391c:	b2db      	uxtb	r3, r3
 800391e:	2243      	movs	r2, #67	@ 0x43
 8003920:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003924:	4618      	mov	r0, r3
 8003926:	f000 fef7 	bl	8004718 <CODEC_IO_Write>
 800392a:	4603      	mov	r3, r0
 800392c:	461a      	mov	r2, r3
 800392e:	69fb      	ldr	r3, [r7, #28]
 8003930:	4413      	add	r3, r2
 8003932:	61fb      	str	r3, [r7, #28]
    break;
 8003934:	e01b      	b.n	800396e <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_44K:
    /* AIF1 Sample Rate = 44.1 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0073);
 8003936:	89fb      	ldrh	r3, [r7, #14]
 8003938:	b2db      	uxtb	r3, r3
 800393a:	2273      	movs	r2, #115	@ 0x73
 800393c:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003940:	4618      	mov	r0, r3
 8003942:	f000 fee9 	bl	8004718 <CODEC_IO_Write>
 8003946:	4603      	mov	r3, r0
 8003948:	461a      	mov	r2, r3
 800394a:	69fb      	ldr	r3, [r7, #28]
 800394c:	4413      	add	r3, r2
 800394e:	61fb      	str	r3, [r7, #28]
    break; 
 8003950:	e00d      	b.n	800396e <wm8994_Init+0x88a>
    
  default:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 8003952:	89fb      	ldrh	r3, [r7, #14]
 8003954:	b2db      	uxtb	r3, r3
 8003956:	2283      	movs	r2, #131	@ 0x83
 8003958:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800395c:	4618      	mov	r0, r3
 800395e:	f000 fedb 	bl	8004718 <CODEC_IO_Write>
 8003962:	4603      	mov	r3, r0
 8003964:	461a      	mov	r2, r3
 8003966:	69fb      	ldr	r3, [r7, #28]
 8003968:	4413      	add	r3, r2
 800396a:	61fb      	str	r3, [r7, #28]
    break; 
 800396c:	bf00      	nop
  }

  if(input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 800396e:	8afb      	ldrh	r3, [r7, #22]
 8003970:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003974:	d10e      	bne.n	8003994 <wm8994_Init+0x8b0>
  {
  /* AIF1 Word Length = 16-bits, AIF1 Format = DSP mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x300, 0x4018);    
 8003976:	89fb      	ldrh	r3, [r7, #14]
 8003978:	b2db      	uxtb	r3, r3
 800397a:	f244 0218 	movw	r2, #16408	@ 0x4018
 800397e:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8003982:	4618      	mov	r0, r3
 8003984:	f000 fec8 	bl	8004718 <CODEC_IO_Write>
 8003988:	4603      	mov	r3, r0
 800398a:	461a      	mov	r2, r3
 800398c:	69fb      	ldr	r3, [r7, #28]
 800398e:	4413      	add	r3, r2
 8003990:	61fb      	str	r3, [r7, #28]
 8003992:	e00d      	b.n	80039b0 <wm8994_Init+0x8cc>
  }
  else
  {
  /* AIF1 Word Length = 16-bits, AIF1 Format = I2S (Default Register Value) */
  counter += CODEC_IO_Write(DeviceAddr, 0x300, 0x4010);
 8003994:	89fb      	ldrh	r3, [r7, #14]
 8003996:	b2db      	uxtb	r3, r3
 8003998:	f244 0210 	movw	r2, #16400	@ 0x4010
 800399c:	f44f 7140 	mov.w	r1, #768	@ 0x300
 80039a0:	4618      	mov	r0, r3
 80039a2:	f000 feb9 	bl	8004718 <CODEC_IO_Write>
 80039a6:	4603      	mov	r3, r0
 80039a8:	461a      	mov	r2, r3
 80039aa:	69fb      	ldr	r3, [r7, #28]
 80039ac:	4413      	add	r3, r2
 80039ae:	61fb      	str	r3, [r7, #28]
  }
  
  /* slave mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x302, 0x0000);
 80039b0:	89fb      	ldrh	r3, [r7, #14]
 80039b2:	b2db      	uxtb	r3, r3
 80039b4:	2200      	movs	r2, #0
 80039b6:	f240 3102 	movw	r1, #770	@ 0x302
 80039ba:	4618      	mov	r0, r3
 80039bc:	f000 feac 	bl	8004718 <CODEC_IO_Write>
 80039c0:	4603      	mov	r3, r0
 80039c2:	461a      	mov	r2, r3
 80039c4:	69fb      	ldr	r3, [r7, #28]
 80039c6:	4413      	add	r3, r2
 80039c8:	61fb      	str	r3, [r7, #28]
  
  /* Enable the DSP processing clock for AIF1, Enable the core clock */
  counter += CODEC_IO_Write(DeviceAddr, 0x208, 0x000A);
 80039ca:	89fb      	ldrh	r3, [r7, #14]
 80039cc:	b2db      	uxtb	r3, r3
 80039ce:	220a      	movs	r2, #10
 80039d0:	f44f 7102 	mov.w	r1, #520	@ 0x208
 80039d4:	4618      	mov	r0, r3
 80039d6:	f000 fe9f 	bl	8004718 <CODEC_IO_Write>
 80039da:	4603      	mov	r3, r0
 80039dc:	461a      	mov	r2, r3
 80039de:	69fb      	ldr	r3, [r7, #28]
 80039e0:	4413      	add	r3, r2
 80039e2:	61fb      	str	r3, [r7, #28]
  
  /* Enable AIF1 Clock, AIF1 Clock Source = MCLK1 pin */
  counter += CODEC_IO_Write(DeviceAddr, 0x200, 0x0001);
 80039e4:	89fb      	ldrh	r3, [r7, #14]
 80039e6:	b2db      	uxtb	r3, r3
 80039e8:	2201      	movs	r2, #1
 80039ea:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80039ee:	4618      	mov	r0, r3
 80039f0:	f000 fe92 	bl	8004718 <CODEC_IO_Write>
 80039f4:	4603      	mov	r3, r0
 80039f6:	461a      	mov	r2, r3
 80039f8:	69fb      	ldr	r3, [r7, #28]
 80039fa:	4413      	add	r3, r2
 80039fc:	61fb      	str	r3, [r7, #28]

  if (output_device > 0)  /* Audio output selected */
 80039fe:	8b3b      	ldrh	r3, [r7, #24]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	f000 817b 	beq.w	8003cfc <wm8994_Init+0xc18>
  {
    if (output_device == OUTPUT_DEVICE_HEADPHONE)
 8003a06:	8b3b      	ldrh	r3, [r7, #24]
 8003a08:	2b02      	cmp	r3, #2
 8003a0a:	d157      	bne.n	8003abc <wm8994_Init+0x9d8>
    {      
      /* Select DAC1 (Left) to Left Headphone Output PGA (HPOUT1LVOL) path */
      counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0100);
 8003a0c:	89fb      	ldrh	r3, [r7, #14]
 8003a0e:	b2db      	uxtb	r3, r3
 8003a10:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003a14:	212d      	movs	r1, #45	@ 0x2d
 8003a16:	4618      	mov	r0, r3
 8003a18:	f000 fe7e 	bl	8004718 <CODEC_IO_Write>
 8003a1c:	4603      	mov	r3, r0
 8003a1e:	461a      	mov	r2, r3
 8003a20:	69fb      	ldr	r3, [r7, #28]
 8003a22:	4413      	add	r3, r2
 8003a24:	61fb      	str	r3, [r7, #28]
      
      /* Select DAC1 (Right) to Right Headphone Output PGA (HPOUT1RVOL) path */
      counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0100);    
 8003a26:	89fb      	ldrh	r3, [r7, #14]
 8003a28:	b2db      	uxtb	r3, r3
 8003a2a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003a2e:	212e      	movs	r1, #46	@ 0x2e
 8003a30:	4618      	mov	r0, r3
 8003a32:	f000 fe71 	bl	8004718 <CODEC_IO_Write>
 8003a36:	4603      	mov	r3, r0
 8003a38:	461a      	mov	r2, r3
 8003a3a:	69fb      	ldr	r3, [r7, #28]
 8003a3c:	4413      	add	r3, r2
 8003a3e:	61fb      	str	r3, [r7, #28]
            
      /* Startup sequence for Headphone */
      if(ColdStartup)
 8003a40:	4b0e      	ldr	r3, [pc, #56]	@ (8003a7c <wm8994_Init+0x998>)
 8003a42:	781b      	ldrb	r3, [r3, #0]
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d01b      	beq.n	8003a80 <wm8994_Init+0x99c>
      {
        counter += CODEC_IO_Write(DeviceAddr,0x110,0x8100);
 8003a48:	89fb      	ldrh	r3, [r7, #14]
 8003a4a:	b2db      	uxtb	r3, r3
 8003a4c:	f44f 4201 	mov.w	r2, #33024	@ 0x8100
 8003a50:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8003a54:	4618      	mov	r0, r3
 8003a56:	f000 fe5f 	bl	8004718 <CODEC_IO_Write>
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	461a      	mov	r2, r3
 8003a5e:	69fb      	ldr	r3, [r7, #28]
 8003a60:	4413      	add	r3, r2
 8003a62:	61fb      	str	r3, [r7, #28]
        
        ColdStartup=0;
 8003a64:	4b05      	ldr	r3, [pc, #20]	@ (8003a7c <wm8994_Init+0x998>)
 8003a66:	2200      	movs	r2, #0
 8003a68:	701a      	strb	r2, [r3, #0]
        /* Add Delay */
        AUDIO_IO_Delay(300);
 8003a6a:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8003a6e:	f001 f829 	bl	8004ac4 <AUDIO_IO_Delay>
 8003a72:	e016      	b.n	8003aa2 <wm8994_Init+0x9be>
 8003a74:	2001307c 	.word	0x2001307c
 8003a78:	00017700 	.word	0x00017700
 8003a7c:	20012034 	.word	0x20012034
      }
      else /* Headphone Warm Start-Up */
      { 
        counter += CODEC_IO_Write(DeviceAddr,0x110,0x8108);
 8003a80:	89fb      	ldrh	r3, [r7, #14]
 8003a82:	b2db      	uxtb	r3, r3
 8003a84:	f248 1208 	movw	r2, #33032	@ 0x8108
 8003a88:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	f000 fe43 	bl	8004718 <CODEC_IO_Write>
 8003a92:	4603      	mov	r3, r0
 8003a94:	461a      	mov	r2, r3
 8003a96:	69fb      	ldr	r3, [r7, #28]
 8003a98:	4413      	add	r3, r2
 8003a9a:	61fb      	str	r3, [r7, #28]
        /* Add Delay */
        AUDIO_IO_Delay(50);
 8003a9c:	2032      	movs	r0, #50	@ 0x32
 8003a9e:	f001 f811 	bl	8004ac4 <AUDIO_IO_Delay>
      }

      /* Soft un-Mute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0000);
 8003aa2:	89fb      	ldrh	r3, [r7, #14]
 8003aa4:	b2db      	uxtb	r3, r3
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8003aac:	4618      	mov	r0, r3
 8003aae:	f000 fe33 	bl	8004718 <CODEC_IO_Write>
 8003ab2:	4603      	mov	r3, r0
 8003ab4:	461a      	mov	r2, r3
 8003ab6:	69fb      	ldr	r3, [r7, #28]
 8003ab8:	4413      	add	r3, r2
 8003aba:	61fb      	str	r3, [r7, #28]
    }
    /* Analog Output Configuration */

    /* Enable SPKRVOL PGA, Enable SPKMIXR, Enable SPKLVOL PGA, Enable SPKMIXL */
    counter += CODEC_IO_Write(DeviceAddr, 0x03, 0x0300);
 8003abc:	89fb      	ldrh	r3, [r7, #14]
 8003abe:	b2db      	uxtb	r3, r3
 8003ac0:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8003ac4:	2103      	movs	r1, #3
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	f000 fe26 	bl	8004718 <CODEC_IO_Write>
 8003acc:	4603      	mov	r3, r0
 8003ace:	461a      	mov	r2, r3
 8003ad0:	69fb      	ldr	r3, [r7, #28]
 8003ad2:	4413      	add	r3, r2
 8003ad4:	61fb      	str	r3, [r7, #28]

    /* Left Speaker Mixer Volume = 0dB */
    counter += CODEC_IO_Write(DeviceAddr, 0x22, 0x0000);
 8003ad6:	89fb      	ldrh	r3, [r7, #14]
 8003ad8:	b2db      	uxtb	r3, r3
 8003ada:	2200      	movs	r2, #0
 8003adc:	2122      	movs	r1, #34	@ 0x22
 8003ade:	4618      	mov	r0, r3
 8003ae0:	f000 fe1a 	bl	8004718 <CODEC_IO_Write>
 8003ae4:	4603      	mov	r3, r0
 8003ae6:	461a      	mov	r2, r3
 8003ae8:	69fb      	ldr	r3, [r7, #28]
 8003aea:	4413      	add	r3, r2
 8003aec:	61fb      	str	r3, [r7, #28]

    /* Speaker output mode = Class D, Right Speaker Mixer Volume = 0dB ((0x23, 0x0100) = class AB)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x23, 0x0000);
 8003aee:	89fb      	ldrh	r3, [r7, #14]
 8003af0:	b2db      	uxtb	r3, r3
 8003af2:	2200      	movs	r2, #0
 8003af4:	2123      	movs	r1, #35	@ 0x23
 8003af6:	4618      	mov	r0, r3
 8003af8:	f000 fe0e 	bl	8004718 <CODEC_IO_Write>
 8003afc:	4603      	mov	r3, r0
 8003afe:	461a      	mov	r2, r3
 8003b00:	69fb      	ldr	r3, [r7, #28]
 8003b02:	4413      	add	r3, r2
 8003b04:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC2 (Left) to Left Speaker Mixer (SPKMIXL) path,
    Unmute DAC2 (Right) to Right Speaker Mixer (SPKMIXR) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x36, 0x0300);
 8003b06:	89fb      	ldrh	r3, [r7, #14]
 8003b08:	b2db      	uxtb	r3, r3
 8003b0a:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8003b0e:	2136      	movs	r1, #54	@ 0x36
 8003b10:	4618      	mov	r0, r3
 8003b12:	f000 fe01 	bl	8004718 <CODEC_IO_Write>
 8003b16:	4603      	mov	r3, r0
 8003b18:	461a      	mov	r2, r3
 8003b1a:	69fb      	ldr	r3, [r7, #28]
 8003b1c:	4413      	add	r3, r2
 8003b1e:	61fb      	str	r3, [r7, #28]

    /* Enable bias generator, Enable VMID, Enable SPKOUTL, Enable SPKOUTR */
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x3003);
 8003b20:	89fb      	ldrh	r3, [r7, #14]
 8003b22:	b2db      	uxtb	r3, r3
 8003b24:	f243 0203 	movw	r2, #12291	@ 0x3003
 8003b28:	2101      	movs	r1, #1
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	f000 fdf4 	bl	8004718 <CODEC_IO_Write>
 8003b30:	4603      	mov	r3, r0
 8003b32:	461a      	mov	r2, r3
 8003b34:	69fb      	ldr	r3, [r7, #28]
 8003b36:	4413      	add	r3, r2
 8003b38:	61fb      	str	r3, [r7, #28]

    /* Headphone/Speaker Enable */

    if (input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8003b3a:	8afb      	ldrh	r3, [r7, #22]
 8003b3c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003b40:	d10d      	bne.n	8003b5e <wm8994_Init+0xa7a>
    {
    /* Enable Class W, Class W Envelope Tracking = AIF1 Timeslots 0 and 1 */
    counter += CODEC_IO_Write(DeviceAddr, 0x51, 0x0205);
 8003b42:	89fb      	ldrh	r3, [r7, #14]
 8003b44:	b2db      	uxtb	r3, r3
 8003b46:	f240 2205 	movw	r2, #517	@ 0x205
 8003b4a:	2151      	movs	r1, #81	@ 0x51
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	f000 fde3 	bl	8004718 <CODEC_IO_Write>
 8003b52:	4603      	mov	r3, r0
 8003b54:	461a      	mov	r2, r3
 8003b56:	69fb      	ldr	r3, [r7, #28]
 8003b58:	4413      	add	r3, r2
 8003b5a:	61fb      	str	r3, [r7, #28]
 8003b5c:	e00b      	b.n	8003b76 <wm8994_Init+0xa92>
    }
    else
    {
    /* Enable Class W, Class W Envelope Tracking = AIF1 Timeslot 0 */
    counter += CODEC_IO_Write(DeviceAddr, 0x51, 0x0005);      
 8003b5e:	89fb      	ldrh	r3, [r7, #14]
 8003b60:	b2db      	uxtb	r3, r3
 8003b62:	2205      	movs	r2, #5
 8003b64:	2151      	movs	r1, #81	@ 0x51
 8003b66:	4618      	mov	r0, r3
 8003b68:	f000 fdd6 	bl	8004718 <CODEC_IO_Write>
 8003b6c:	4603      	mov	r3, r0
 8003b6e:	461a      	mov	r2, r3
 8003b70:	69fb      	ldr	r3, [r7, #28]
 8003b72:	4413      	add	r3, r2
 8003b74:	61fb      	str	r3, [r7, #28]
    }

    /* Enable bias generator, Enable VMID, Enable HPOUT1 (Left) and Enable HPOUT1 (Right) input stages */
    /* idem for Speaker */
    power_mgnt_reg_1 |= 0x0303 | 0x3003;
 8003b76:	8b7b      	ldrh	r3, [r7, #26]
 8003b78:	f443 534c 	orr.w	r3, r3, #13056	@ 0x3300
 8003b7c:	f043 0303 	orr.w	r3, r3, #3
 8003b80:	837b      	strh	r3, [r7, #26]
    counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 8003b82:	89fb      	ldrh	r3, [r7, #14]
 8003b84:	b2db      	uxtb	r3, r3
 8003b86:	8b7a      	ldrh	r2, [r7, #26]
 8003b88:	2101      	movs	r1, #1
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	f000 fdc4 	bl	8004718 <CODEC_IO_Write>
 8003b90:	4603      	mov	r3, r0
 8003b92:	461a      	mov	r2, r3
 8003b94:	69fb      	ldr	r3, [r7, #28]
 8003b96:	4413      	add	r3, r2
 8003b98:	61fb      	str	r3, [r7, #28]

    /* Enable HPOUT1 (Left) and HPOUT1 (Right) intermediate stages */
    counter += CODEC_IO_Write(DeviceAddr, 0x60, 0x0022);
 8003b9a:	89fb      	ldrh	r3, [r7, #14]
 8003b9c:	b2db      	uxtb	r3, r3
 8003b9e:	2222      	movs	r2, #34	@ 0x22
 8003ba0:	2160      	movs	r1, #96	@ 0x60
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	f000 fdb8 	bl	8004718 <CODEC_IO_Write>
 8003ba8:	4603      	mov	r3, r0
 8003baa:	461a      	mov	r2, r3
 8003bac:	69fb      	ldr	r3, [r7, #28]
 8003bae:	4413      	add	r3, r2
 8003bb0:	61fb      	str	r3, [r7, #28]

    /* Enable Charge Pump */
    counter += CODEC_IO_Write(DeviceAddr, 0x4C, 0x9F25);
 8003bb2:	89fb      	ldrh	r3, [r7, #14]
 8003bb4:	b2db      	uxtb	r3, r3
 8003bb6:	f649 7225 	movw	r2, #40741	@ 0x9f25
 8003bba:	214c      	movs	r1, #76	@ 0x4c
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	f000 fdab 	bl	8004718 <CODEC_IO_Write>
 8003bc2:	4603      	mov	r3, r0
 8003bc4:	461a      	mov	r2, r3
 8003bc6:	69fb      	ldr	r3, [r7, #28]
 8003bc8:	4413      	add	r3, r2
 8003bca:	61fb      	str	r3, [r7, #28]

    /* Add Delay */
    AUDIO_IO_Delay(15);
 8003bcc:	200f      	movs	r0, #15
 8003bce:	f000 ff79 	bl	8004ac4 <AUDIO_IO_Delay>

    /* Select DAC1 (Left) to Left Headphone Output PGA (HPOUT1LVOL) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0001);
 8003bd2:	89fb      	ldrh	r3, [r7, #14]
 8003bd4:	b2db      	uxtb	r3, r3
 8003bd6:	2201      	movs	r2, #1
 8003bd8:	212d      	movs	r1, #45	@ 0x2d
 8003bda:	4618      	mov	r0, r3
 8003bdc:	f000 fd9c 	bl	8004718 <CODEC_IO_Write>
 8003be0:	4603      	mov	r3, r0
 8003be2:	461a      	mov	r2, r3
 8003be4:	69fb      	ldr	r3, [r7, #28]
 8003be6:	4413      	add	r3, r2
 8003be8:	61fb      	str	r3, [r7, #28]

    /* Select DAC1 (Right) to Right Headphone Output PGA (HPOUT1RVOL) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0001);
 8003bea:	89fb      	ldrh	r3, [r7, #14]
 8003bec:	b2db      	uxtb	r3, r3
 8003bee:	2201      	movs	r2, #1
 8003bf0:	212e      	movs	r1, #46	@ 0x2e
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	f000 fd90 	bl	8004718 <CODEC_IO_Write>
 8003bf8:	4603      	mov	r3, r0
 8003bfa:	461a      	mov	r2, r3
 8003bfc:	69fb      	ldr	r3, [r7, #28]
 8003bfe:	4413      	add	r3, r2
 8003c00:	61fb      	str	r3, [r7, #28]

    /* Enable Left Output Mixer (MIXOUTL), Enable Right Output Mixer (MIXOUTR) */
    /* idem for SPKOUTL and SPKOUTR */
    counter += CODEC_IO_Write(DeviceAddr, 0x03, 0x0030 | 0x0300);
 8003c02:	89fb      	ldrh	r3, [r7, #14]
 8003c04:	b2db      	uxtb	r3, r3
 8003c06:	f44f 724c 	mov.w	r2, #816	@ 0x330
 8003c0a:	2103      	movs	r1, #3
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	f000 fd83 	bl	8004718 <CODEC_IO_Write>
 8003c12:	4603      	mov	r3, r0
 8003c14:	461a      	mov	r2, r3
 8003c16:	69fb      	ldr	r3, [r7, #28]
 8003c18:	4413      	add	r3, r2
 8003c1a:	61fb      	str	r3, [r7, #28]

    /* Enable DC Servo and trigger start-up mode on left and right channels */
    counter += CODEC_IO_Write(DeviceAddr, 0x54, 0x0033);
 8003c1c:	89fb      	ldrh	r3, [r7, #14]
 8003c1e:	b2db      	uxtb	r3, r3
 8003c20:	2233      	movs	r2, #51	@ 0x33
 8003c22:	2154      	movs	r1, #84	@ 0x54
 8003c24:	4618      	mov	r0, r3
 8003c26:	f000 fd77 	bl	8004718 <CODEC_IO_Write>
 8003c2a:	4603      	mov	r3, r0
 8003c2c:	461a      	mov	r2, r3
 8003c2e:	69fb      	ldr	r3, [r7, #28]
 8003c30:	4413      	add	r3, r2
 8003c32:	61fb      	str	r3, [r7, #28]

    /* Add Delay */
    AUDIO_IO_Delay(257);
 8003c34:	f240 1001 	movw	r0, #257	@ 0x101
 8003c38:	f000 ff44 	bl	8004ac4 <AUDIO_IO_Delay>

    /* Enable HPOUT1 (Left) and HPOUT1 (Right) intermediate and output stages. Remove clamps */
    counter += CODEC_IO_Write(DeviceAddr, 0x60, 0x00EE);
 8003c3c:	89fb      	ldrh	r3, [r7, #14]
 8003c3e:	b2db      	uxtb	r3, r3
 8003c40:	22ee      	movs	r2, #238	@ 0xee
 8003c42:	2160      	movs	r1, #96	@ 0x60
 8003c44:	4618      	mov	r0, r3
 8003c46:	f000 fd67 	bl	8004718 <CODEC_IO_Write>
 8003c4a:	4603      	mov	r3, r0
 8003c4c:	461a      	mov	r2, r3
 8003c4e:	69fb      	ldr	r3, [r7, #28]
 8003c50:	4413      	add	r3, r2
 8003c52:	61fb      	str	r3, [r7, #28]

    /* Unmutes */

    /* Unmute DAC 1 (Left) */
    counter += CODEC_IO_Write(DeviceAddr, 0x610, 0x00C0);
 8003c54:	89fb      	ldrh	r3, [r7, #14]
 8003c56:	b2db      	uxtb	r3, r3
 8003c58:	22c0      	movs	r2, #192	@ 0xc0
 8003c5a:	f44f 61c2 	mov.w	r1, #1552	@ 0x610
 8003c5e:	4618      	mov	r0, r3
 8003c60:	f000 fd5a 	bl	8004718 <CODEC_IO_Write>
 8003c64:	4603      	mov	r3, r0
 8003c66:	461a      	mov	r2, r3
 8003c68:	69fb      	ldr	r3, [r7, #28]
 8003c6a:	4413      	add	r3, r2
 8003c6c:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 1 (Right) */
    counter += CODEC_IO_Write(DeviceAddr, 0x611, 0x00C0);
 8003c6e:	89fb      	ldrh	r3, [r7, #14]
 8003c70:	b2db      	uxtb	r3, r3
 8003c72:	22c0      	movs	r2, #192	@ 0xc0
 8003c74:	f240 6111 	movw	r1, #1553	@ 0x611
 8003c78:	4618      	mov	r0, r3
 8003c7a:	f000 fd4d 	bl	8004718 <CODEC_IO_Write>
 8003c7e:	4603      	mov	r3, r0
 8003c80:	461a      	mov	r2, r3
 8003c82:	69fb      	ldr	r3, [r7, #28]
 8003c84:	4413      	add	r3, r2
 8003c86:	61fb      	str	r3, [r7, #28]

    /* Unmute the AIF1 Timeslot 0 DAC path */
    counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0010);
 8003c88:	89fb      	ldrh	r3, [r7, #14]
 8003c8a:	b2db      	uxtb	r3, r3
 8003c8c:	2210      	movs	r2, #16
 8003c8e:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8003c92:	4618      	mov	r0, r3
 8003c94:	f000 fd40 	bl	8004718 <CODEC_IO_Write>
 8003c98:	4603      	mov	r3, r0
 8003c9a:	461a      	mov	r2, r3
 8003c9c:	69fb      	ldr	r3, [r7, #28]
 8003c9e:	4413      	add	r3, r2
 8003ca0:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 2 (Left) */
    counter += CODEC_IO_Write(DeviceAddr, 0x612, 0x00C0);
 8003ca2:	89fb      	ldrh	r3, [r7, #14]
 8003ca4:	b2db      	uxtb	r3, r3
 8003ca6:	22c0      	movs	r2, #192	@ 0xc0
 8003ca8:	f240 6112 	movw	r1, #1554	@ 0x612
 8003cac:	4618      	mov	r0, r3
 8003cae:	f000 fd33 	bl	8004718 <CODEC_IO_Write>
 8003cb2:	4603      	mov	r3, r0
 8003cb4:	461a      	mov	r2, r3
 8003cb6:	69fb      	ldr	r3, [r7, #28]
 8003cb8:	4413      	add	r3, r2
 8003cba:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 2 (Right) */
    counter += CODEC_IO_Write(DeviceAddr, 0x613, 0x00C0);
 8003cbc:	89fb      	ldrh	r3, [r7, #14]
 8003cbe:	b2db      	uxtb	r3, r3
 8003cc0:	22c0      	movs	r2, #192	@ 0xc0
 8003cc2:	f240 6113 	movw	r1, #1555	@ 0x613
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	f000 fd26 	bl	8004718 <CODEC_IO_Write>
 8003ccc:	4603      	mov	r3, r0
 8003cce:	461a      	mov	r2, r3
 8003cd0:	69fb      	ldr	r3, [r7, #28]
 8003cd2:	4413      	add	r3, r2
 8003cd4:	61fb      	str	r3, [r7, #28]

    /* Unmute the AIF1 Timeslot 1 DAC2 path */
    counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0010);
 8003cd6:	89fb      	ldrh	r3, [r7, #14]
 8003cd8:	b2db      	uxtb	r3, r3
 8003cda:	2210      	movs	r2, #16
 8003cdc:	f240 4122 	movw	r1, #1058	@ 0x422
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	f000 fd19 	bl	8004718 <CODEC_IO_Write>
 8003ce6:	4603      	mov	r3, r0
 8003ce8:	461a      	mov	r2, r3
 8003cea:	69fb      	ldr	r3, [r7, #28]
 8003cec:	4413      	add	r3, r2
 8003cee:	61fb      	str	r3, [r7, #28]
    
    /* Volume Control */
    wm8994_SetVolume(DeviceAddr, Volume);
 8003cf0:	7afa      	ldrb	r2, [r7, #11]
 8003cf2:	89fb      	ldrh	r3, [r7, #14]
 8003cf4:	4611      	mov	r1, r2
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	f000 f984 	bl	8004004 <wm8994_SetVolume>
  }

  if (input_device > 0) /* Audio input selected */
 8003cfc:	8afb      	ldrh	r3, [r7, #22]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	f000 80a6 	beq.w	8003e50 <wm8994_Init+0xd6c>
  {
    if ((input_device == INPUT_DEVICE_DIGITAL_MICROPHONE_1) || (input_device == INPUT_DEVICE_DIGITAL_MICROPHONE_2))
 8003d04:	8afb      	ldrh	r3, [r7, #22]
 8003d06:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d0a:	d003      	beq.n	8003d14 <wm8994_Init+0xc30>
 8003d0c:	8afb      	ldrh	r3, [r7, #22]
 8003d0e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d12:	d12b      	bne.n	8003d6c <wm8994_Init+0xc88>
    {
      /* Enable Microphone bias 1 generator, Enable VMID */
      power_mgnt_reg_1 |= 0x0013;
 8003d14:	8b7b      	ldrh	r3, [r7, #26]
 8003d16:	f043 0313 	orr.w	r3, r3, #19
 8003d1a:	837b      	strh	r3, [r7, #26]
      counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 8003d1c:	89fb      	ldrh	r3, [r7, #14]
 8003d1e:	b2db      	uxtb	r3, r3
 8003d20:	8b7a      	ldrh	r2, [r7, #26]
 8003d22:	2101      	movs	r1, #1
 8003d24:	4618      	mov	r0, r3
 8003d26:	f000 fcf7 	bl	8004718 <CODEC_IO_Write>
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	461a      	mov	r2, r3
 8003d2e:	69fb      	ldr	r3, [r7, #28]
 8003d30:	4413      	add	r3, r2
 8003d32:	61fb      	str	r3, [r7, #28]

      /* ADC oversample enable */
      counter += CODEC_IO_Write(DeviceAddr, 0x620, 0x0002);
 8003d34:	89fb      	ldrh	r3, [r7, #14]
 8003d36:	b2db      	uxtb	r3, r3
 8003d38:	2202      	movs	r2, #2
 8003d3a:	f44f 61c4 	mov.w	r1, #1568	@ 0x620
 8003d3e:	4618      	mov	r0, r3
 8003d40:	f000 fcea 	bl	8004718 <CODEC_IO_Write>
 8003d44:	4603      	mov	r3, r0
 8003d46:	461a      	mov	r2, r3
 8003d48:	69fb      	ldr	r3, [r7, #28]
 8003d4a:	4413      	add	r3, r2
 8003d4c:	61fb      	str	r3, [r7, #28]

      /* AIF ADC2 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x411, 0x3800);
 8003d4e:	89fb      	ldrh	r3, [r7, #14]
 8003d50:	b2db      	uxtb	r3, r3
 8003d52:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8003d56:	f240 4111 	movw	r1, #1041	@ 0x411
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	f000 fcdc 	bl	8004718 <CODEC_IO_Write>
 8003d60:	4603      	mov	r3, r0
 8003d62:	461a      	mov	r2, r3
 8003d64:	69fb      	ldr	r3, [r7, #28]
 8003d66:	4413      	add	r3, r2
 8003d68:	61fb      	str	r3, [r7, #28]
 8003d6a:	e06b      	b.n	8003e44 <wm8994_Init+0xd60>
    }
    else if(input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8003d6c:	8afb      	ldrh	r3, [r7, #22]
 8003d6e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003d72:	d139      	bne.n	8003de8 <wm8994_Init+0xd04>
    {
      /* Enable Microphone bias 1 generator, Enable VMID */
      power_mgnt_reg_1 |= 0x0013;
 8003d74:	8b7b      	ldrh	r3, [r7, #26]
 8003d76:	f043 0313 	orr.w	r3, r3, #19
 8003d7a:	837b      	strh	r3, [r7, #26]
      counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 8003d7c:	89fb      	ldrh	r3, [r7, #14]
 8003d7e:	b2db      	uxtb	r3, r3
 8003d80:	8b7a      	ldrh	r2, [r7, #26]
 8003d82:	2101      	movs	r1, #1
 8003d84:	4618      	mov	r0, r3
 8003d86:	f000 fcc7 	bl	8004718 <CODEC_IO_Write>
 8003d8a:	4603      	mov	r3, r0
 8003d8c:	461a      	mov	r2, r3
 8003d8e:	69fb      	ldr	r3, [r7, #28]
 8003d90:	4413      	add	r3, r2
 8003d92:	61fb      	str	r3, [r7, #28]

      /* ADC oversample enable */
      counter += CODEC_IO_Write(DeviceAddr, 0x620, 0x0002);
 8003d94:	89fb      	ldrh	r3, [r7, #14]
 8003d96:	b2db      	uxtb	r3, r3
 8003d98:	2202      	movs	r2, #2
 8003d9a:	f44f 61c4 	mov.w	r1, #1568	@ 0x620
 8003d9e:	4618      	mov	r0, r3
 8003da0:	f000 fcba 	bl	8004718 <CODEC_IO_Write>
 8003da4:	4603      	mov	r3, r0
 8003da6:	461a      	mov	r2, r3
 8003da8:	69fb      	ldr	r3, [r7, #28]
 8003daa:	4413      	add	r3, r2
 8003dac:	61fb      	str	r3, [r7, #28]
    
      /* AIF ADC1 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x410, 0x1800);
 8003dae:	89fb      	ldrh	r3, [r7, #14]
 8003db0:	b2db      	uxtb	r3, r3
 8003db2:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 8003db6:	f44f 6182 	mov.w	r1, #1040	@ 0x410
 8003dba:	4618      	mov	r0, r3
 8003dbc:	f000 fcac 	bl	8004718 <CODEC_IO_Write>
 8003dc0:	4603      	mov	r3, r0
 8003dc2:	461a      	mov	r2, r3
 8003dc4:	69fb      	ldr	r3, [r7, #28]
 8003dc6:	4413      	add	r3, r2
 8003dc8:	61fb      	str	r3, [r7, #28]
      
      /* AIF ADC2 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x411, 0x1800);      
 8003dca:	89fb      	ldrh	r3, [r7, #14]
 8003dcc:	b2db      	uxtb	r3, r3
 8003dce:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 8003dd2:	f240 4111 	movw	r1, #1041	@ 0x411
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	f000 fc9e 	bl	8004718 <CODEC_IO_Write>
 8003ddc:	4603      	mov	r3, r0
 8003dde:	461a      	mov	r2, r3
 8003de0:	69fb      	ldr	r3, [r7, #28]
 8003de2:	4413      	add	r3, r2
 8003de4:	61fb      	str	r3, [r7, #28]
 8003de6:	e02d      	b.n	8003e44 <wm8994_Init+0xd60>
    }    
    else if ((input_device == INPUT_DEVICE_INPUT_LINE_1) || (input_device == INPUT_DEVICE_INPUT_LINE_2))
 8003de8:	8afb      	ldrh	r3, [r7, #22]
 8003dea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003dee:	d003      	beq.n	8003df8 <wm8994_Init+0xd14>
 8003df0:	8afb      	ldrh	r3, [r7, #22]
 8003df2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003df6:	d125      	bne.n	8003e44 <wm8994_Init+0xd60>
    {

      /* Disable mute on IN1L, IN1L Volume = +0dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x18, 0x000B);
 8003df8:	89fb      	ldrh	r3, [r7, #14]
 8003dfa:	b2db      	uxtb	r3, r3
 8003dfc:	220b      	movs	r2, #11
 8003dfe:	2118      	movs	r1, #24
 8003e00:	4618      	mov	r0, r3
 8003e02:	f000 fc89 	bl	8004718 <CODEC_IO_Write>
 8003e06:	4603      	mov	r3, r0
 8003e08:	461a      	mov	r2, r3
 8003e0a:	69fb      	ldr	r3, [r7, #28]
 8003e0c:	4413      	add	r3, r2
 8003e0e:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1R, IN1R Volume = +0dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x1A, 0x000B);
 8003e10:	89fb      	ldrh	r3, [r7, #14]
 8003e12:	b2db      	uxtb	r3, r3
 8003e14:	220b      	movs	r2, #11
 8003e16:	211a      	movs	r1, #26
 8003e18:	4618      	mov	r0, r3
 8003e1a:	f000 fc7d 	bl	8004718 <CODEC_IO_Write>
 8003e1e:	4603      	mov	r3, r0
 8003e20:	461a      	mov	r2, r3
 8003e22:	69fb      	ldr	r3, [r7, #28]
 8003e24:	4413      	add	r3, r2
 8003e26:	61fb      	str	r3, [r7, #28]

      /* AIF ADC1 HPF enable, HPF cut = hifi mode fc=4Hz at fs=48kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x410, 0x1800);
 8003e28:	89fb      	ldrh	r3, [r7, #14]
 8003e2a:	b2db      	uxtb	r3, r3
 8003e2c:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 8003e30:	f44f 6182 	mov.w	r1, #1040	@ 0x410
 8003e34:	4618      	mov	r0, r3
 8003e36:	f000 fc6f 	bl	8004718 <CODEC_IO_Write>
 8003e3a:	4603      	mov	r3, r0
 8003e3c:	461a      	mov	r2, r3
 8003e3e:	69fb      	ldr	r3, [r7, #28]
 8003e40:	4413      	add	r3, r2
 8003e42:	61fb      	str	r3, [r7, #28]
    }
    /* Volume Control */
    wm8994_SetVolume(DeviceAddr, Volume);
 8003e44:	7afa      	ldrb	r2, [r7, #11]
 8003e46:	89fb      	ldrh	r3, [r7, #14]
 8003e48:	4611      	mov	r1, r2
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	f000 f8da 	bl	8004004 <wm8994_SetVolume>
  }
  /* Return communication control value */
  return counter;  
 8003e50:	69fb      	ldr	r3, [r7, #28]
}
 8003e52:	4618      	mov	r0, r3
 8003e54:	3720      	adds	r7, #32
 8003e56:	46bd      	mov	sp, r7
 8003e58:	bd80      	pop	{r7, pc}
 8003e5a:	bf00      	nop

08003e5c <wm8994_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void wm8994_DeInit(void)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 8003e60:	f000 fdd2 	bl	8004a08 <AUDIO_IO_DeInit>
}
 8003e64:	bf00      	nop
 8003e66:	bd80      	pop	{r7, pc}

08003e68 <wm8994_ReadID>:
  * @brief  Get the WM8994 ID.
  * @param DeviceAddr: Device address on communication Bus.
  * @retval The WM8994 ID 
  */
uint32_t wm8994_ReadID(uint16_t DeviceAddr)
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	b082      	sub	sp, #8
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	4603      	mov	r3, r0
 8003e70:	80fb      	strh	r3, [r7, #6]
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();
 8003e72:	f000 fdbf 	bl	80049f4 <AUDIO_IO_Init>

  return ((uint32_t)AUDIO_IO_Read(DeviceAddr, WM8994_CHIPID_ADDR));
 8003e76:	88fb      	ldrh	r3, [r7, #6]
 8003e78:	b2db      	uxtb	r3, r3
 8003e7a:	2100      	movs	r1, #0
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	f000 fdf5 	bl	8004a6c <AUDIO_IO_Read>
 8003e82:	4603      	mov	r3, r0
}
 8003e84:	4618      	mov	r0, r3
 8003e86:	3708      	adds	r7, #8
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	bd80      	pop	{r7, pc}

08003e8c <wm8994_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	b084      	sub	sp, #16
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	4603      	mov	r3, r0
 8003e94:	6039      	str	r1, [r7, #0]
 8003e96:	80fb      	strh	r3, [r7, #6]
 8003e98:	4613      	mov	r3, r2
 8003e9a:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 8003e9c:	2300      	movs	r3, #0
 8003e9e:	60fb      	str	r3, [r7, #12]
 
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8003ea0:	88fb      	ldrh	r3, [r7, #6]
 8003ea2:	2100      	movs	r1, #0
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	f000 f9d1 	bl	800424c <wm8994_SetMute>
 8003eaa:	4602      	mov	r2, r0
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	4413      	add	r3, r2
 8003eb0:	60fb      	str	r3, [r7, #12]
  
  return counter;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
}
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	3710      	adds	r7, #16
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	bd80      	pop	{r7, pc}

08003ebc <wm8994_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Pause(uint16_t DeviceAddr)
{  
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b084      	sub	sp, #16
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	4603      	mov	r3, r0
 8003ec4:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8003eca:	88fb      	ldrh	r3, [r7, #6]
 8003ecc:	2101      	movs	r1, #1
 8003ece:	4618      	mov	r0, r3
 8003ed0:	f000 f9bc 	bl	800424c <wm8994_SetMute>
 8003ed4:	4602      	mov	r2, r0
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	4413      	add	r3, r2
 8003eda:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x01);
 8003edc:	88fb      	ldrh	r3, [r7, #6]
 8003ede:	b2db      	uxtb	r3, r3
 8003ee0:	2201      	movs	r2, #1
 8003ee2:	2102      	movs	r1, #2
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	f000 fc17 	bl	8004718 <CODEC_IO_Write>
 8003eea:	4603      	mov	r3, r0
 8003eec:	461a      	mov	r2, r3
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	4413      	add	r3, r2
 8003ef2:	60fb      	str	r3, [r7, #12]
 
  return counter;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
}
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	3710      	adds	r7, #16
 8003efa:	46bd      	mov	sp, r7
 8003efc:	bd80      	pop	{r7, pc}

08003efe <wm8994_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Resume(uint16_t DeviceAddr)
{
 8003efe:	b580      	push	{r7, lr}
 8003f00:	b084      	sub	sp, #16
 8003f02:	af00      	add	r7, sp, #0
 8003f04:	4603      	mov	r3, r0
 8003f06:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8003f08:	2300      	movs	r3, #0
 8003f0a:	60fb      	str	r3, [r7, #12]
 
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8003f0c:	88fb      	ldrh	r3, [r7, #6]
 8003f0e:	2100      	movs	r1, #0
 8003f10:	4618      	mov	r0, r3
 8003f12:	f000 f99b 	bl	800424c <wm8994_SetMute>
 8003f16:	4602      	mov	r2, r0
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	4413      	add	r3, r2
 8003f1c:	60fb      	str	r3, [r7, #12]
  
  return counter;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
}
 8003f20:	4618      	mov	r0, r3
 8003f22:	3710      	adds	r7, #16
 8003f24:	46bd      	mov	sp, r7
 8003f26:	bd80      	pop	{r7, pc}

08003f28 <wm8994_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b084      	sub	sp, #16
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	4603      	mov	r3, r0
 8003f30:	6039      	str	r1, [r7, #0]
 8003f32:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8003f34:	2300      	movs	r3, #0
 8003f36:	60fb      	str	r3, [r7, #12]

  if (outputEnabled != 0)
 8003f38:	4b31      	ldr	r3, [pc, #196]	@ (8004000 <wm8994_Stop+0xd8>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d05a      	beq.n	8003ff6 <wm8994_Stop+0xce>
  {
    /* Mute the output first */
    counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8003f40:	88fb      	ldrh	r3, [r7, #6]
 8003f42:	2101      	movs	r1, #1
 8003f44:	4618      	mov	r0, r3
 8003f46:	f000 f981 	bl	800424c <wm8994_SetMute>
 8003f4a:	4602      	mov	r2, r0
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	4413      	add	r3, r2
 8003f50:	60fb      	str	r3, [r7, #12]

    if (CodecPdwnMode == CODEC_PDWN_SW)
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	2b02      	cmp	r3, #2
 8003f56:	d04e      	beq.n	8003ff6 <wm8994_Stop+0xce>
      /* Only output mute required*/
    }
    else /* CODEC_PDWN_HW */
    {
      /* Mute the AIF1 Timeslot 0 DAC1 path */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0200);
 8003f58:	88fb      	ldrh	r3, [r7, #6]
 8003f5a:	b2db      	uxtb	r3, r3
 8003f5c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f60:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8003f64:	4618      	mov	r0, r3
 8003f66:	f000 fbd7 	bl	8004718 <CODEC_IO_Write>
 8003f6a:	4603      	mov	r3, r0
 8003f6c:	461a      	mov	r2, r3
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	4413      	add	r3, r2
 8003f72:	60fb      	str	r3, [r7, #12]

      /* Mute the AIF1 Timeslot 1 DAC2 path */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0200);
 8003f74:	88fb      	ldrh	r3, [r7, #6]
 8003f76:	b2db      	uxtb	r3, r3
 8003f78:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f7c:	f240 4122 	movw	r1, #1058	@ 0x422
 8003f80:	4618      	mov	r0, r3
 8003f82:	f000 fbc9 	bl	8004718 <CODEC_IO_Write>
 8003f86:	4603      	mov	r3, r0
 8003f88:	461a      	mov	r2, r3
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	4413      	add	r3, r2
 8003f8e:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1L_TO_HPOUT1L */
      counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0000);
 8003f90:	88fb      	ldrh	r3, [r7, #6]
 8003f92:	b2db      	uxtb	r3, r3
 8003f94:	2200      	movs	r2, #0
 8003f96:	212d      	movs	r1, #45	@ 0x2d
 8003f98:	4618      	mov	r0, r3
 8003f9a:	f000 fbbd 	bl	8004718 <CODEC_IO_Write>
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	461a      	mov	r2, r3
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	4413      	add	r3, r2
 8003fa6:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1R_TO_HPOUT1R */
      counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0000);
 8003fa8:	88fb      	ldrh	r3, [r7, #6]
 8003faa:	b2db      	uxtb	r3, r3
 8003fac:	2200      	movs	r2, #0
 8003fae:	212e      	movs	r1, #46	@ 0x2e
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	f000 fbb1 	bl	8004718 <CODEC_IO_Write>
 8003fb6:	4603      	mov	r3, r0
 8003fb8:	461a      	mov	r2, r3
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	4413      	add	r3, r2
 8003fbe:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1 and DAC2 */
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0000);
 8003fc0:	88fb      	ldrh	r3, [r7, #6]
 8003fc2:	b2db      	uxtb	r3, r3
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	2105      	movs	r1, #5
 8003fc8:	4618      	mov	r0, r3
 8003fca:	f000 fba5 	bl	8004718 <CODEC_IO_Write>
 8003fce:	4603      	mov	r3, r0
 8003fd0:	461a      	mov	r2, r3
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	4413      	add	r3, r2
 8003fd6:	60fb      	str	r3, [r7, #12]

      /* Reset Codec by writing in 0x0000 address register */
      counter += CODEC_IO_Write(DeviceAddr, 0x0000, 0x0000);
 8003fd8:	88fb      	ldrh	r3, [r7, #6]
 8003fda:	b2db      	uxtb	r3, r3
 8003fdc:	2200      	movs	r2, #0
 8003fde:	2100      	movs	r1, #0
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	f000 fb99 	bl	8004718 <CODEC_IO_Write>
 8003fe6:	4603      	mov	r3, r0
 8003fe8:	461a      	mov	r2, r3
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	4413      	add	r3, r2
 8003fee:	60fb      	str	r3, [r7, #12]

      outputEnabled = 0;
 8003ff0:	4b03      	ldr	r3, [pc, #12]	@ (8004000 <wm8994_Stop+0xd8>)
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	601a      	str	r2, [r3, #0]
    }
  }
  return counter;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
}
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	3710      	adds	r7, #16
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	bd80      	pop	{r7, pc}
 8004000:	20013078 	.word	0x20013078

08004004 <wm8994_SetVolume>:
  * @param Volume: a byte value from 0 to 255 (refer to codec registers 
  *         description for more details).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 8004004:	b580      	push	{r7, lr}
 8004006:	b084      	sub	sp, #16
 8004008:	af00      	add	r7, sp, #0
 800400a:	4603      	mov	r3, r0
 800400c:	460a      	mov	r2, r1
 800400e:	80fb      	strh	r3, [r7, #6]
 8004010:	4613      	mov	r3, r2
 8004012:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 8004014:	2300      	movs	r3, #0
 8004016:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 8004018:	797b      	ldrb	r3, [r7, #5]
 800401a:	2b64      	cmp	r3, #100	@ 0x64
 800401c:	d80b      	bhi.n	8004036 <wm8994_SetVolume+0x32>
 800401e:	797a      	ldrb	r2, [r7, #5]
 8004020:	4613      	mov	r3, r2
 8004022:	019b      	lsls	r3, r3, #6
 8004024:	1a9b      	subs	r3, r3, r2
 8004026:	4a86      	ldr	r2, [pc, #536]	@ (8004240 <wm8994_SetVolume+0x23c>)
 8004028:	fb82 1203 	smull	r1, r2, r2, r3
 800402c:	1152      	asrs	r2, r2, #5
 800402e:	17db      	asrs	r3, r3, #31
 8004030:	1ad3      	subs	r3, r2, r3
 8004032:	b2db      	uxtb	r3, r3
 8004034:	e000      	b.n	8004038 <wm8994_SetVolume+0x34>
 8004036:	2364      	movs	r3, #100	@ 0x64
 8004038:	72fb      	strb	r3, [r7, #11]

  /* Output volume */
  if (outputEnabled != 0)
 800403a:	4b82      	ldr	r3, [pc, #520]	@ (8004244 <wm8994_SetVolume+0x240>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	2b00      	cmp	r3, #0
 8004040:	f000 809b 	beq.w	800417a <wm8994_SetVolume+0x176>
  {
    if(convertedvol > 0x3E)
 8004044:	7afb      	ldrb	r3, [r7, #11]
 8004046:	2b3e      	cmp	r3, #62	@ 0x3e
 8004048:	d93d      	bls.n	80040c6 <wm8994_SetVolume+0xc2>
    {
      /* Unmute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 800404a:	88fb      	ldrh	r3, [r7, #6]
 800404c:	2100      	movs	r1, #0
 800404e:	4618      	mov	r0, r3
 8004050:	f000 f8fc 	bl	800424c <wm8994_SetMute>
 8004054:	4602      	mov	r2, r0
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	4413      	add	r3, r2
 800405a:	60fb      	str	r3, [r7, #12]

      /* Left Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1C, 0x3F | 0x140);
 800405c:	88fb      	ldrh	r3, [r7, #6]
 800405e:	b2db      	uxtb	r3, r3
 8004060:	f240 127f 	movw	r2, #383	@ 0x17f
 8004064:	211c      	movs	r1, #28
 8004066:	4618      	mov	r0, r3
 8004068:	f000 fb56 	bl	8004718 <CODEC_IO_Write>
 800406c:	4603      	mov	r3, r0
 800406e:	461a      	mov	r2, r3
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	4413      	add	r3, r2
 8004074:	60fb      	str	r3, [r7, #12]

      /* Right Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1D, 0x3F | 0x140);
 8004076:	88fb      	ldrh	r3, [r7, #6]
 8004078:	b2db      	uxtb	r3, r3
 800407a:	f240 127f 	movw	r2, #383	@ 0x17f
 800407e:	211d      	movs	r1, #29
 8004080:	4618      	mov	r0, r3
 8004082:	f000 fb49 	bl	8004718 <CODEC_IO_Write>
 8004086:	4603      	mov	r3, r0
 8004088:	461a      	mov	r2, r3
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	4413      	add	r3, r2
 800408e:	60fb      	str	r3, [r7, #12]

      /* Left Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x26, 0x3F | 0x140);
 8004090:	88fb      	ldrh	r3, [r7, #6]
 8004092:	b2db      	uxtb	r3, r3
 8004094:	f240 127f 	movw	r2, #383	@ 0x17f
 8004098:	2126      	movs	r1, #38	@ 0x26
 800409a:	4618      	mov	r0, r3
 800409c:	f000 fb3c 	bl	8004718 <CODEC_IO_Write>
 80040a0:	4603      	mov	r3, r0
 80040a2:	461a      	mov	r2, r3
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	4413      	add	r3, r2
 80040a8:	60fb      	str	r3, [r7, #12]

      /* Right Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x27, 0x3F | 0x140);
 80040aa:	88fb      	ldrh	r3, [r7, #6]
 80040ac:	b2db      	uxtb	r3, r3
 80040ae:	f240 127f 	movw	r2, #383	@ 0x17f
 80040b2:	2127      	movs	r1, #39	@ 0x27
 80040b4:	4618      	mov	r0, r3
 80040b6:	f000 fb2f 	bl	8004718 <CODEC_IO_Write>
 80040ba:	4603      	mov	r3, r0
 80040bc:	461a      	mov	r2, r3
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	4413      	add	r3, r2
 80040c2:	60fb      	str	r3, [r7, #12]
 80040c4:	e059      	b.n	800417a <wm8994_SetVolume+0x176>
    }
    else if (Volume == 0)
 80040c6:	797b      	ldrb	r3, [r7, #5]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d109      	bne.n	80040e0 <wm8994_SetVolume+0xdc>
    {
      /* Mute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 80040cc:	88fb      	ldrh	r3, [r7, #6]
 80040ce:	2101      	movs	r1, #1
 80040d0:	4618      	mov	r0, r3
 80040d2:	f000 f8bb 	bl	800424c <wm8994_SetMute>
 80040d6:	4602      	mov	r2, r0
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	4413      	add	r3, r2
 80040dc:	60fb      	str	r3, [r7, #12]
 80040de:	e04c      	b.n	800417a <wm8994_SetVolume+0x176>
    }
    else
    {
      /* Unmute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 80040e0:	88fb      	ldrh	r3, [r7, #6]
 80040e2:	2100      	movs	r1, #0
 80040e4:	4618      	mov	r0, r3
 80040e6:	f000 f8b1 	bl	800424c <wm8994_SetMute>
 80040ea:	4602      	mov	r2, r0
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	4413      	add	r3, r2
 80040f0:	60fb      	str	r3, [r7, #12]

      /* Left Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1C, convertedvol | 0x140);
 80040f2:	88fb      	ldrh	r3, [r7, #6]
 80040f4:	b2d8      	uxtb	r0, r3
 80040f6:	7afb      	ldrb	r3, [r7, #11]
 80040f8:	b21b      	sxth	r3, r3
 80040fa:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 80040fe:	b21b      	sxth	r3, r3
 8004100:	b29b      	uxth	r3, r3
 8004102:	461a      	mov	r2, r3
 8004104:	211c      	movs	r1, #28
 8004106:	f000 fb07 	bl	8004718 <CODEC_IO_Write>
 800410a:	4603      	mov	r3, r0
 800410c:	461a      	mov	r2, r3
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	4413      	add	r3, r2
 8004112:	60fb      	str	r3, [r7, #12]

      /* Right Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1D, convertedvol | 0x140);
 8004114:	88fb      	ldrh	r3, [r7, #6]
 8004116:	b2d8      	uxtb	r0, r3
 8004118:	7afb      	ldrb	r3, [r7, #11]
 800411a:	b21b      	sxth	r3, r3
 800411c:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8004120:	b21b      	sxth	r3, r3
 8004122:	b29b      	uxth	r3, r3
 8004124:	461a      	mov	r2, r3
 8004126:	211d      	movs	r1, #29
 8004128:	f000 faf6 	bl	8004718 <CODEC_IO_Write>
 800412c:	4603      	mov	r3, r0
 800412e:	461a      	mov	r2, r3
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	4413      	add	r3, r2
 8004134:	60fb      	str	r3, [r7, #12]

      /* Left Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x26, convertedvol | 0x140);
 8004136:	88fb      	ldrh	r3, [r7, #6]
 8004138:	b2d8      	uxtb	r0, r3
 800413a:	7afb      	ldrb	r3, [r7, #11]
 800413c:	b21b      	sxth	r3, r3
 800413e:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8004142:	b21b      	sxth	r3, r3
 8004144:	b29b      	uxth	r3, r3
 8004146:	461a      	mov	r2, r3
 8004148:	2126      	movs	r1, #38	@ 0x26
 800414a:	f000 fae5 	bl	8004718 <CODEC_IO_Write>
 800414e:	4603      	mov	r3, r0
 8004150:	461a      	mov	r2, r3
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	4413      	add	r3, r2
 8004156:	60fb      	str	r3, [r7, #12]

      /* Right Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x27, convertedvol | 0x140);
 8004158:	88fb      	ldrh	r3, [r7, #6]
 800415a:	b2d8      	uxtb	r0, r3
 800415c:	7afb      	ldrb	r3, [r7, #11]
 800415e:	b21b      	sxth	r3, r3
 8004160:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8004164:	b21b      	sxth	r3, r3
 8004166:	b29b      	uxth	r3, r3
 8004168:	461a      	mov	r2, r3
 800416a:	2127      	movs	r1, #39	@ 0x27
 800416c:	f000 fad4 	bl	8004718 <CODEC_IO_Write>
 8004170:	4603      	mov	r3, r0
 8004172:	461a      	mov	r2, r3
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	4413      	add	r3, r2
 8004178:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Input volume */
  if (inputEnabled != 0)
 800417a:	4b33      	ldr	r3, [pc, #204]	@ (8004248 <wm8994_SetVolume+0x244>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d059      	beq.n	8004236 <wm8994_SetVolume+0x232>
  {
    convertedvol = VOLUME_IN_CONVERT(Volume);
 8004182:	797b      	ldrb	r3, [r7, #5]
 8004184:	2b63      	cmp	r3, #99	@ 0x63
 8004186:	d80c      	bhi.n	80041a2 <wm8994_SetVolume+0x19e>
 8004188:	797a      	ldrb	r2, [r7, #5]
 800418a:	4613      	mov	r3, r2
 800418c:	011b      	lsls	r3, r3, #4
 800418e:	1a9b      	subs	r3, r3, r2
 8004190:	011b      	lsls	r3, r3, #4
 8004192:	4a2b      	ldr	r2, [pc, #172]	@ (8004240 <wm8994_SetVolume+0x23c>)
 8004194:	fb82 1203 	smull	r1, r2, r2, r3
 8004198:	1152      	asrs	r2, r2, #5
 800419a:	17db      	asrs	r3, r3, #31
 800419c:	1ad3      	subs	r3, r2, r3
 800419e:	b2db      	uxtb	r3, r3
 80041a0:	e000      	b.n	80041a4 <wm8994_SetVolume+0x1a0>
 80041a2:	23ef      	movs	r3, #239	@ 0xef
 80041a4:	72fb      	strb	r3, [r7, #11]

    /* Left AIF1 ADC1 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x400, convertedvol | 0x100);
 80041a6:	88fb      	ldrh	r3, [r7, #6]
 80041a8:	b2d8      	uxtb	r0, r3
 80041aa:	7afb      	ldrb	r3, [r7, #11]
 80041ac:	b21b      	sxth	r3, r3
 80041ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80041b2:	b21b      	sxth	r3, r3
 80041b4:	b29b      	uxth	r3, r3
 80041b6:	461a      	mov	r2, r3
 80041b8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80041bc:	f000 faac 	bl	8004718 <CODEC_IO_Write>
 80041c0:	4603      	mov	r3, r0
 80041c2:	461a      	mov	r2, r3
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	4413      	add	r3, r2
 80041c8:	60fb      	str	r3, [r7, #12]

    /* Right AIF1 ADC1 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x401, convertedvol | 0x100);
 80041ca:	88fb      	ldrh	r3, [r7, #6]
 80041cc:	b2d8      	uxtb	r0, r3
 80041ce:	7afb      	ldrb	r3, [r7, #11]
 80041d0:	b21b      	sxth	r3, r3
 80041d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80041d6:	b21b      	sxth	r3, r3
 80041d8:	b29b      	uxth	r3, r3
 80041da:	461a      	mov	r2, r3
 80041dc:	f240 4101 	movw	r1, #1025	@ 0x401
 80041e0:	f000 fa9a 	bl	8004718 <CODEC_IO_Write>
 80041e4:	4603      	mov	r3, r0
 80041e6:	461a      	mov	r2, r3
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	4413      	add	r3, r2
 80041ec:	60fb      	str	r3, [r7, #12]

    /* Left AIF1 ADC2 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x404, convertedvol | 0x100);
 80041ee:	88fb      	ldrh	r3, [r7, #6]
 80041f0:	b2d8      	uxtb	r0, r3
 80041f2:	7afb      	ldrb	r3, [r7, #11]
 80041f4:	b21b      	sxth	r3, r3
 80041f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80041fa:	b21b      	sxth	r3, r3
 80041fc:	b29b      	uxth	r3, r3
 80041fe:	461a      	mov	r2, r3
 8004200:	f240 4104 	movw	r1, #1028	@ 0x404
 8004204:	f000 fa88 	bl	8004718 <CODEC_IO_Write>
 8004208:	4603      	mov	r3, r0
 800420a:	461a      	mov	r2, r3
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	4413      	add	r3, r2
 8004210:	60fb      	str	r3, [r7, #12]

    /* Right AIF1 ADC2 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x405, convertedvol | 0x100);
 8004212:	88fb      	ldrh	r3, [r7, #6]
 8004214:	b2d8      	uxtb	r0, r3
 8004216:	7afb      	ldrb	r3, [r7, #11]
 8004218:	b21b      	sxth	r3, r3
 800421a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800421e:	b21b      	sxth	r3, r3
 8004220:	b29b      	uxth	r3, r3
 8004222:	461a      	mov	r2, r3
 8004224:	f240 4105 	movw	r1, #1029	@ 0x405
 8004228:	f000 fa76 	bl	8004718 <CODEC_IO_Write>
 800422c:	4603      	mov	r3, r0
 800422e:	461a      	mov	r2, r3
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	4413      	add	r3, r2
 8004234:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 8004236:	68fb      	ldr	r3, [r7, #12]
}
 8004238:	4618      	mov	r0, r3
 800423a:	3710      	adds	r7, #16
 800423c:	46bd      	mov	sp, r7
 800423e:	bd80      	pop	{r7, pc}
 8004240:	51eb851f 	.word	0x51eb851f
 8004244:	20013078 	.word	0x20013078
 8004248:	2001307c 	.word	0x2001307c

0800424c <wm8994_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	b084      	sub	sp, #16
 8004250:	af00      	add	r7, sp, #0
 8004252:	4603      	mov	r3, r0
 8004254:	6039      	str	r1, [r7, #0]
 8004256:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8004258:	2300      	movs	r3, #0
 800425a:	60fb      	str	r3, [r7, #12]
  
  if (outputEnabled != 0)
 800425c:	4b21      	ldr	r3, [pc, #132]	@ (80042e4 <wm8994_SetMute+0x98>)
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	2b00      	cmp	r3, #0
 8004262:	d039      	beq.n	80042d8 <wm8994_SetMute+0x8c>
  {
    /* Set the Mute mode */
    if(Cmd == AUDIO_MUTE_ON)
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	2b01      	cmp	r3, #1
 8004268:	d11c      	bne.n	80042a4 <wm8994_SetMute+0x58>
    {
      /* Soft Mute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0200);
 800426a:	88fb      	ldrh	r3, [r7, #6]
 800426c:	b2db      	uxtb	r3, r3
 800426e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004272:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8004276:	4618      	mov	r0, r3
 8004278:	f000 fa4e 	bl	8004718 <CODEC_IO_Write>
 800427c:	4603      	mov	r3, r0
 800427e:	461a      	mov	r2, r3
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	4413      	add	r3, r2
 8004284:	60fb      	str	r3, [r7, #12]

      /* Soft Mute the AIF1 Timeslot 1 DAC2 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0200);
 8004286:	88fb      	ldrh	r3, [r7, #6]
 8004288:	b2db      	uxtb	r3, r3
 800428a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800428e:	f240 4122 	movw	r1, #1058	@ 0x422
 8004292:	4618      	mov	r0, r3
 8004294:	f000 fa40 	bl	8004718 <CODEC_IO_Write>
 8004298:	4603      	mov	r3, r0
 800429a:	461a      	mov	r2, r3
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	4413      	add	r3, r2
 80042a0:	60fb      	str	r3, [r7, #12]
 80042a2:	e019      	b.n	80042d8 <wm8994_SetMute+0x8c>
    }
    else /* AUDIO_MUTE_OFF Disable the Mute */
    {
      /* Unmute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0010);
 80042a4:	88fb      	ldrh	r3, [r7, #6]
 80042a6:	b2db      	uxtb	r3, r3
 80042a8:	2210      	movs	r2, #16
 80042aa:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 80042ae:	4618      	mov	r0, r3
 80042b0:	f000 fa32 	bl	8004718 <CODEC_IO_Write>
 80042b4:	4603      	mov	r3, r0
 80042b6:	461a      	mov	r2, r3
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	4413      	add	r3, r2
 80042bc:	60fb      	str	r3, [r7, #12]

      /* Unmute the AIF1 Timeslot 1 DAC2 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0010);
 80042be:	88fb      	ldrh	r3, [r7, #6]
 80042c0:	b2db      	uxtb	r3, r3
 80042c2:	2210      	movs	r2, #16
 80042c4:	f240 4122 	movw	r1, #1058	@ 0x422
 80042c8:	4618      	mov	r0, r3
 80042ca:	f000 fa25 	bl	8004718 <CODEC_IO_Write>
 80042ce:	4603      	mov	r3, r0
 80042d0:	461a      	mov	r2, r3
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	4413      	add	r3, r2
 80042d6:	60fb      	str	r3, [r7, #12]
    }
  }
  return counter;
 80042d8:	68fb      	ldr	r3, [r7, #12]
}
 80042da:	4618      	mov	r0, r3
 80042dc:	3710      	adds	r7, #16
 80042de:	46bd      	mov	sp, r7
 80042e0:	bd80      	pop	{r7, pc}
 80042e2:	bf00      	nop
 80042e4:	20013078 	.word	0x20013078

080042e8 <wm8994_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b084      	sub	sp, #16
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	4603      	mov	r3, r0
 80042f0:	460a      	mov	r2, r1
 80042f2:	80fb      	strh	r3, [r7, #6]
 80042f4:	4613      	mov	r3, r2
 80042f6:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 80042f8:	2300      	movs	r3, #0
 80042fa:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 80042fc:	797b      	ldrb	r3, [r7, #5]
 80042fe:	2b03      	cmp	r3, #3
 8004300:	f000 808c 	beq.w	800441c <wm8994_SetOutputMode+0x134>
 8004304:	2b03      	cmp	r3, #3
 8004306:	f300 80cb 	bgt.w	80044a0 <wm8994_SetOutputMode+0x1b8>
 800430a:	2b01      	cmp	r3, #1
 800430c:	d002      	beq.n	8004314 <wm8994_SetOutputMode+0x2c>
 800430e:	2b02      	cmp	r3, #2
 8004310:	d042      	beq.n	8004398 <wm8994_SetOutputMode+0xb0>
 8004312:	e0c5      	b.n	80044a0 <wm8994_SetOutputMode+0x1b8>
  {
  case OUTPUT_DEVICE_SPEAKER:
    /* Enable DAC1 (Left), Enable DAC1 (Right), 
    Disable DAC2 (Left), Disable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0C0C);
 8004314:	88fb      	ldrh	r3, [r7, #6]
 8004316:	b2db      	uxtb	r3, r3
 8004318:	f640 420c 	movw	r2, #3084	@ 0xc0c
 800431c:	2105      	movs	r1, #5
 800431e:	4618      	mov	r0, r3
 8004320:	f000 f9fa 	bl	8004718 <CODEC_IO_Write>
 8004324:	4603      	mov	r3, r0
 8004326:	461a      	mov	r2, r3
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	4413      	add	r3, r2
 800432c:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0000);
 800432e:	88fb      	ldrh	r3, [r7, #6]
 8004330:	b2db      	uxtb	r3, r3
 8004332:	2200      	movs	r2, #0
 8004334:	f240 6101 	movw	r1, #1537	@ 0x601
 8004338:	4618      	mov	r0, r3
 800433a:	f000 f9ed 	bl	8004718 <CODEC_IO_Write>
 800433e:	4603      	mov	r3, r0
 8004340:	461a      	mov	r2, r3
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	4413      	add	r3, r2
 8004346:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0000);
 8004348:	88fb      	ldrh	r3, [r7, #6]
 800434a:	b2db      	uxtb	r3, r3
 800434c:	2200      	movs	r2, #0
 800434e:	f240 6102 	movw	r1, #1538	@ 0x602
 8004352:	4618      	mov	r0, r3
 8004354:	f000 f9e0 	bl	8004718 <CODEC_IO_Write>
 8004358:	4603      	mov	r3, r0
 800435a:	461a      	mov	r2, r3
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	4413      	add	r3, r2
 8004360:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 8004362:	88fb      	ldrh	r3, [r7, #6]
 8004364:	b2db      	uxtb	r3, r3
 8004366:	2202      	movs	r2, #2
 8004368:	f240 6104 	movw	r1, #1540	@ 0x604
 800436c:	4618      	mov	r0, r3
 800436e:	f000 f9d3 	bl	8004718 <CODEC_IO_Write>
 8004372:	4603      	mov	r3, r0
 8004374:	461a      	mov	r2, r3
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	4413      	add	r3, r2
 800437a:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 800437c:	88fb      	ldrh	r3, [r7, #6]
 800437e:	b2db      	uxtb	r3, r3
 8004380:	2202      	movs	r2, #2
 8004382:	f240 6105 	movw	r1, #1541	@ 0x605
 8004386:	4618      	mov	r0, r3
 8004388:	f000 f9c6 	bl	8004718 <CODEC_IO_Write>
 800438c:	4603      	mov	r3, r0
 800438e:	461a      	mov	r2, r3
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	4413      	add	r3, r2
 8004394:	60fb      	str	r3, [r7, #12]
    break;
 8004396:	e0c5      	b.n	8004524 <wm8994_SetOutputMode+0x23c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    /* Disable DAC1 (Left), Disable DAC1 (Right), 
    Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 8004398:	88fb      	ldrh	r3, [r7, #6]
 800439a:	b2db      	uxtb	r3, r3
 800439c:	f240 3203 	movw	r2, #771	@ 0x303
 80043a0:	2105      	movs	r1, #5
 80043a2:	4618      	mov	r0, r3
 80043a4:	f000 f9b8 	bl	8004718 <CODEC_IO_Write>
 80043a8:	4603      	mov	r3, r0
 80043aa:	461a      	mov	r2, r3
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	4413      	add	r3, r2
 80043b0:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 80043b2:	88fb      	ldrh	r3, [r7, #6]
 80043b4:	b2db      	uxtb	r3, r3
 80043b6:	2201      	movs	r2, #1
 80043b8:	f240 6101 	movw	r1, #1537	@ 0x601
 80043bc:	4618      	mov	r0, r3
 80043be:	f000 f9ab 	bl	8004718 <CODEC_IO_Write>
 80043c2:	4603      	mov	r3, r0
 80043c4:	461a      	mov	r2, r3
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	4413      	add	r3, r2
 80043ca:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 80043cc:	88fb      	ldrh	r3, [r7, #6]
 80043ce:	b2db      	uxtb	r3, r3
 80043d0:	2201      	movs	r2, #1
 80043d2:	f240 6102 	movw	r1, #1538	@ 0x602
 80043d6:	4618      	mov	r0, r3
 80043d8:	f000 f99e 	bl	8004718 <CODEC_IO_Write>
 80043dc:	4603      	mov	r3, r0
 80043de:	461a      	mov	r2, r3
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	4413      	add	r3, r2
 80043e4:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 80043e6:	88fb      	ldrh	r3, [r7, #6]
 80043e8:	b2db      	uxtb	r3, r3
 80043ea:	2200      	movs	r2, #0
 80043ec:	f240 6104 	movw	r1, #1540	@ 0x604
 80043f0:	4618      	mov	r0, r3
 80043f2:	f000 f991 	bl	8004718 <CODEC_IO_Write>
 80043f6:	4603      	mov	r3, r0
 80043f8:	461a      	mov	r2, r3
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	4413      	add	r3, r2
 80043fe:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 8004400:	88fb      	ldrh	r3, [r7, #6]
 8004402:	b2db      	uxtb	r3, r3
 8004404:	2200      	movs	r2, #0
 8004406:	f240 6105 	movw	r1, #1541	@ 0x605
 800440a:	4618      	mov	r0, r3
 800440c:	f000 f984 	bl	8004718 <CODEC_IO_Write>
 8004410:	4603      	mov	r3, r0
 8004412:	461a      	mov	r2, r3
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	4413      	add	r3, r2
 8004418:	60fb      	str	r3, [r7, #12]
    break;
 800441a:	e083      	b.n	8004524 <wm8994_SetOutputMode+0x23c>
    
  case OUTPUT_DEVICE_BOTH:
    /* Enable DAC1 (Left), Enable DAC1 (Right), 
    also Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 800441c:	88fb      	ldrh	r3, [r7, #6]
 800441e:	b2db      	uxtb	r3, r3
 8004420:	f640 720f 	movw	r2, #3855	@ 0xf0f
 8004424:	2105      	movs	r1, #5
 8004426:	4618      	mov	r0, r3
 8004428:	f000 f976 	bl	8004718 <CODEC_IO_Write>
 800442c:	4603      	mov	r3, r0
 800442e:	461a      	mov	r2, r3
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	4413      	add	r3, r2
 8004434:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 8004436:	88fb      	ldrh	r3, [r7, #6]
 8004438:	b2db      	uxtb	r3, r3
 800443a:	2201      	movs	r2, #1
 800443c:	f240 6101 	movw	r1, #1537	@ 0x601
 8004440:	4618      	mov	r0, r3
 8004442:	f000 f969 	bl	8004718 <CODEC_IO_Write>
 8004446:	4603      	mov	r3, r0
 8004448:	461a      	mov	r2, r3
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	4413      	add	r3, r2
 800444e:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8004450:	88fb      	ldrh	r3, [r7, #6]
 8004452:	b2db      	uxtb	r3, r3
 8004454:	2201      	movs	r2, #1
 8004456:	f240 6102 	movw	r1, #1538	@ 0x602
 800445a:	4618      	mov	r0, r3
 800445c:	f000 f95c 	bl	8004718 <CODEC_IO_Write>
 8004460:	4603      	mov	r3, r0
 8004462:	461a      	mov	r2, r3
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	4413      	add	r3, r2
 8004468:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 800446a:	88fb      	ldrh	r3, [r7, #6]
 800446c:	b2db      	uxtb	r3, r3
 800446e:	2202      	movs	r2, #2
 8004470:	f240 6104 	movw	r1, #1540	@ 0x604
 8004474:	4618      	mov	r0, r3
 8004476:	f000 f94f 	bl	8004718 <CODEC_IO_Write>
 800447a:	4603      	mov	r3, r0
 800447c:	461a      	mov	r2, r3
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	4413      	add	r3, r2
 8004482:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 8004484:	88fb      	ldrh	r3, [r7, #6]
 8004486:	b2db      	uxtb	r3, r3
 8004488:	2202      	movs	r2, #2
 800448a:	f240 6105 	movw	r1, #1541	@ 0x605
 800448e:	4618      	mov	r0, r3
 8004490:	f000 f942 	bl	8004718 <CODEC_IO_Write>
 8004494:	4603      	mov	r3, r0
 8004496:	461a      	mov	r2, r3
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	4413      	add	r3, r2
 800449c:	60fb      	str	r3, [r7, #12]
    break;
 800449e:	e041      	b.n	8004524 <wm8994_SetOutputMode+0x23c>
    
  default:
    /* Disable DAC1 (Left), Disable DAC1 (Right), 
    Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 80044a0:	88fb      	ldrh	r3, [r7, #6]
 80044a2:	b2db      	uxtb	r3, r3
 80044a4:	f240 3203 	movw	r2, #771	@ 0x303
 80044a8:	2105      	movs	r1, #5
 80044aa:	4618      	mov	r0, r3
 80044ac:	f000 f934 	bl	8004718 <CODEC_IO_Write>
 80044b0:	4603      	mov	r3, r0
 80044b2:	461a      	mov	r2, r3
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	4413      	add	r3, r2
 80044b8:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 80044ba:	88fb      	ldrh	r3, [r7, #6]
 80044bc:	b2db      	uxtb	r3, r3
 80044be:	2201      	movs	r2, #1
 80044c0:	f240 6101 	movw	r1, #1537	@ 0x601
 80044c4:	4618      	mov	r0, r3
 80044c6:	f000 f927 	bl	8004718 <CODEC_IO_Write>
 80044ca:	4603      	mov	r3, r0
 80044cc:	461a      	mov	r2, r3
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	4413      	add	r3, r2
 80044d2:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 80044d4:	88fb      	ldrh	r3, [r7, #6]
 80044d6:	b2db      	uxtb	r3, r3
 80044d8:	2201      	movs	r2, #1
 80044da:	f240 6102 	movw	r1, #1538	@ 0x602
 80044de:	4618      	mov	r0, r3
 80044e0:	f000 f91a 	bl	8004718 <CODEC_IO_Write>
 80044e4:	4603      	mov	r3, r0
 80044e6:	461a      	mov	r2, r3
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	4413      	add	r3, r2
 80044ec:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 80044ee:	88fb      	ldrh	r3, [r7, #6]
 80044f0:	b2db      	uxtb	r3, r3
 80044f2:	2200      	movs	r2, #0
 80044f4:	f240 6104 	movw	r1, #1540	@ 0x604
 80044f8:	4618      	mov	r0, r3
 80044fa:	f000 f90d 	bl	8004718 <CODEC_IO_Write>
 80044fe:	4603      	mov	r3, r0
 8004500:	461a      	mov	r2, r3
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	4413      	add	r3, r2
 8004506:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 8004508:	88fb      	ldrh	r3, [r7, #6]
 800450a:	b2db      	uxtb	r3, r3
 800450c:	2200      	movs	r2, #0
 800450e:	f240 6105 	movw	r1, #1541	@ 0x605
 8004512:	4618      	mov	r0, r3
 8004514:	f000 f900 	bl	8004718 <CODEC_IO_Write>
 8004518:	4603      	mov	r3, r0
 800451a:	461a      	mov	r2, r3
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	4413      	add	r3, r2
 8004520:	60fb      	str	r3, [r7, #12]
    break;    
 8004522:	bf00      	nop
  }  
  return counter;
 8004524:	68fb      	ldr	r3, [r7, #12]
}
 8004526:	4618      	mov	r0, r3
 8004528:	3710      	adds	r7, #16
 800452a:	46bd      	mov	sp, r7
 800452c:	bd80      	pop	{r7, pc}
	...

08004530 <wm8994_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 8004530:	b580      	push	{r7, lr}
 8004532:	b084      	sub	sp, #16
 8004534:	af00      	add	r7, sp, #0
 8004536:	4603      	mov	r3, r0
 8004538:	6039      	str	r1, [r7, #0]
 800453a:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 800453c:	2300      	movs	r3, #0
 800453e:	60fb      	str	r3, [r7, #12]
 
  /*  Clock Configurations */
  switch (AudioFreq)
 8004540:	683b      	ldr	r3, [r7, #0]
 8004542:	4a64      	ldr	r2, [pc, #400]	@ (80046d4 <wm8994_SetFrequency+0x1a4>)
 8004544:	4293      	cmp	r3, r2
 8004546:	d079      	beq.n	800463c <wm8994_SetFrequency+0x10c>
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	4a62      	ldr	r2, [pc, #392]	@ (80046d4 <wm8994_SetFrequency+0x1a4>)
 800454c:	4293      	cmp	r3, r2
 800454e:	f200 80ad 	bhi.w	80046ac <wm8994_SetFrequency+0x17c>
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8004558:	4293      	cmp	r3, r2
 800455a:	d061      	beq.n	8004620 <wm8994_SetFrequency+0xf0>
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8004562:	4293      	cmp	r3, r2
 8004564:	f200 80a2 	bhi.w	80046ac <wm8994_SetFrequency+0x17c>
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	f64a 4244 	movw	r2, #44100	@ 0xac44
 800456e:	4293      	cmp	r3, r2
 8004570:	f000 808e 	beq.w	8004690 <wm8994_SetFrequency+0x160>
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	f64a 4244 	movw	r2, #44100	@ 0xac44
 800457a:	4293      	cmp	r3, r2
 800457c:	f200 8096 	bhi.w	80046ac <wm8994_SetFrequency+0x17c>
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 8004586:	d03d      	beq.n	8004604 <wm8994_SetFrequency+0xd4>
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 800458e:	f200 808d 	bhi.w	80046ac <wm8994_SetFrequency+0x17c>
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	f245 6222 	movw	r2, #22050	@ 0x5622
 8004598:	4293      	cmp	r3, r2
 800459a:	d06b      	beq.n	8004674 <wm8994_SetFrequency+0x144>
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	f245 6222 	movw	r2, #22050	@ 0x5622
 80045a2:	4293      	cmp	r3, r2
 80045a4:	f200 8082 	bhi.w	80046ac <wm8994_SetFrequency+0x17c>
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 80045ae:	d01b      	beq.n	80045e8 <wm8994_SetFrequency+0xb8>
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 80045b6:	d879      	bhi.n	80046ac <wm8994_SetFrequency+0x17c>
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 80045be:	d005      	beq.n	80045cc <wm8994_SetFrequency+0x9c>
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	f642 3211 	movw	r2, #11025	@ 0x2b11
 80045c6:	4293      	cmp	r3, r2
 80045c8:	d046      	beq.n	8004658 <wm8994_SetFrequency+0x128>
 80045ca:	e06f      	b.n	80046ac <wm8994_SetFrequency+0x17c>
  {
  case  AUDIO_FREQUENCY_8K:
    /* AIF1 Sample Rate = 8 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0003);
 80045cc:	88fb      	ldrh	r3, [r7, #6]
 80045ce:	b2db      	uxtb	r3, r3
 80045d0:	2203      	movs	r2, #3
 80045d2:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80045d6:	4618      	mov	r0, r3
 80045d8:	f000 f89e 	bl	8004718 <CODEC_IO_Write>
 80045dc:	4603      	mov	r3, r0
 80045de:	461a      	mov	r2, r3
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	4413      	add	r3, r2
 80045e4:	60fb      	str	r3, [r7, #12]
    break;
 80045e6:	e06f      	b.n	80046c8 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_16K:
    /* AIF1 Sample Rate = 16 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0033);
 80045e8:	88fb      	ldrh	r3, [r7, #6]
 80045ea:	b2db      	uxtb	r3, r3
 80045ec:	2233      	movs	r2, #51	@ 0x33
 80045ee:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80045f2:	4618      	mov	r0, r3
 80045f4:	f000 f890 	bl	8004718 <CODEC_IO_Write>
 80045f8:	4603      	mov	r3, r0
 80045fa:	461a      	mov	r2, r3
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	4413      	add	r3, r2
 8004600:	60fb      	str	r3, [r7, #12]
    break;
 8004602:	e061      	b.n	80046c8 <wm8994_SetFrequency+0x198>

  case  AUDIO_FREQUENCY_32K:
    /* AIF1 Sample Rate = 32 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0063);
 8004604:	88fb      	ldrh	r3, [r7, #6]
 8004606:	b2db      	uxtb	r3, r3
 8004608:	2263      	movs	r2, #99	@ 0x63
 800460a:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800460e:	4618      	mov	r0, r3
 8004610:	f000 f882 	bl	8004718 <CODEC_IO_Write>
 8004614:	4603      	mov	r3, r0
 8004616:	461a      	mov	r2, r3
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	4413      	add	r3, r2
 800461c:	60fb      	str	r3, [r7, #12]
    break;
 800461e:	e053      	b.n	80046c8 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_48K:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 8004620:	88fb      	ldrh	r3, [r7, #6]
 8004622:	b2db      	uxtb	r3, r3
 8004624:	2283      	movs	r2, #131	@ 0x83
 8004626:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800462a:	4618      	mov	r0, r3
 800462c:	f000 f874 	bl	8004718 <CODEC_IO_Write>
 8004630:	4603      	mov	r3, r0
 8004632:	461a      	mov	r2, r3
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	4413      	add	r3, r2
 8004638:	60fb      	str	r3, [r7, #12]
    break;
 800463a:	e045      	b.n	80046c8 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_96K:
    /* AIF1 Sample Rate = 96 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x00A3);
 800463c:	88fb      	ldrh	r3, [r7, #6]
 800463e:	b2db      	uxtb	r3, r3
 8004640:	22a3      	movs	r2, #163	@ 0xa3
 8004642:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8004646:	4618      	mov	r0, r3
 8004648:	f000 f866 	bl	8004718 <CODEC_IO_Write>
 800464c:	4603      	mov	r3, r0
 800464e:	461a      	mov	r2, r3
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	4413      	add	r3, r2
 8004654:	60fb      	str	r3, [r7, #12]
    break;
 8004656:	e037      	b.n	80046c8 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_11K:
    /* AIF1 Sample Rate = 11.025 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0013);
 8004658:	88fb      	ldrh	r3, [r7, #6]
 800465a:	b2db      	uxtb	r3, r3
 800465c:	2213      	movs	r2, #19
 800465e:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8004662:	4618      	mov	r0, r3
 8004664:	f000 f858 	bl	8004718 <CODEC_IO_Write>
 8004668:	4603      	mov	r3, r0
 800466a:	461a      	mov	r2, r3
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	4413      	add	r3, r2
 8004670:	60fb      	str	r3, [r7, #12]
    break;
 8004672:	e029      	b.n	80046c8 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_22K:
    /* AIF1 Sample Rate = 22.050 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0043);
 8004674:	88fb      	ldrh	r3, [r7, #6]
 8004676:	b2db      	uxtb	r3, r3
 8004678:	2243      	movs	r2, #67	@ 0x43
 800467a:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800467e:	4618      	mov	r0, r3
 8004680:	f000 f84a 	bl	8004718 <CODEC_IO_Write>
 8004684:	4603      	mov	r3, r0
 8004686:	461a      	mov	r2, r3
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	4413      	add	r3, r2
 800468c:	60fb      	str	r3, [r7, #12]
    break;
 800468e:	e01b      	b.n	80046c8 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_44K:
    /* AIF1 Sample Rate = 44.1 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0073);
 8004690:	88fb      	ldrh	r3, [r7, #6]
 8004692:	b2db      	uxtb	r3, r3
 8004694:	2273      	movs	r2, #115	@ 0x73
 8004696:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800469a:	4618      	mov	r0, r3
 800469c:	f000 f83c 	bl	8004718 <CODEC_IO_Write>
 80046a0:	4603      	mov	r3, r0
 80046a2:	461a      	mov	r2, r3
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	4413      	add	r3, r2
 80046a8:	60fb      	str	r3, [r7, #12]
    break; 
 80046aa:	e00d      	b.n	80046c8 <wm8994_SetFrequency+0x198>
    
  default:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 80046ac:	88fb      	ldrh	r3, [r7, #6]
 80046ae:	b2db      	uxtb	r3, r3
 80046b0:	2283      	movs	r2, #131	@ 0x83
 80046b2:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80046b6:	4618      	mov	r0, r3
 80046b8:	f000 f82e 	bl	8004718 <CODEC_IO_Write>
 80046bc:	4603      	mov	r3, r0
 80046be:	461a      	mov	r2, r3
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	4413      	add	r3, r2
 80046c4:	60fb      	str	r3, [r7, #12]
    break; 
 80046c6:	bf00      	nop
  }
  return counter;
 80046c8:	68fb      	ldr	r3, [r7, #12]
}
 80046ca:	4618      	mov	r0, r3
 80046cc:	3710      	adds	r7, #16
 80046ce:	46bd      	mov	sp, r7
 80046d0:	bd80      	pop	{r7, pc}
 80046d2:	bf00      	nop
 80046d4:	00017700 	.word	0x00017700

080046d8 <wm8994_Reset>:
  * @brief Resets wm8994 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Reset(uint16_t DeviceAddr)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	b084      	sub	sp, #16
 80046dc:	af00      	add	r7, sp, #0
 80046de:	4603      	mov	r3, r0
 80046e0:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80046e2:	2300      	movs	r3, #0
 80046e4:	60fb      	str	r3, [r7, #12]
  
  /* Reset Codec by writing in 0x0000 address register */
  counter = CODEC_IO_Write(DeviceAddr, 0x0000, 0x0000);
 80046e6:	88fb      	ldrh	r3, [r7, #6]
 80046e8:	b2db      	uxtb	r3, r3
 80046ea:	2200      	movs	r2, #0
 80046ec:	2100      	movs	r1, #0
 80046ee:	4618      	mov	r0, r3
 80046f0:	f000 f812 	bl	8004718 <CODEC_IO_Write>
 80046f4:	4603      	mov	r3, r0
 80046f6:	60fb      	str	r3, [r7, #12]
  outputEnabled = 0;
 80046f8:	4b05      	ldr	r3, [pc, #20]	@ (8004710 <wm8994_Reset+0x38>)
 80046fa:	2200      	movs	r2, #0
 80046fc:	601a      	str	r2, [r3, #0]
  inputEnabled=0;
 80046fe:	4b05      	ldr	r3, [pc, #20]	@ (8004714 <wm8994_Reset+0x3c>)
 8004700:	2200      	movs	r2, #0
 8004702:	601a      	str	r2, [r3, #0]

  return counter;
 8004704:	68fb      	ldr	r3, [r7, #12]
}
 8004706:	4618      	mov	r0, r3
 8004708:	3710      	adds	r7, #16
 800470a:	46bd      	mov	sp, r7
 800470c:	bd80      	pop	{r7, pc}
 800470e:	bf00      	nop
 8004710:	20013078 	.word	0x20013078
 8004714:	2001307c 	.word	0x2001307c

08004718 <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint16_t Reg, uint16_t Value)
{
 8004718:	b580      	push	{r7, lr}
 800471a:	b084      	sub	sp, #16
 800471c:	af00      	add	r7, sp, #0
 800471e:	4603      	mov	r3, r0
 8004720:	71fb      	strb	r3, [r7, #7]
 8004722:	460b      	mov	r3, r1
 8004724:	80bb      	strh	r3, [r7, #4]
 8004726:	4613      	mov	r3, r2
 8004728:	807b      	strh	r3, [r7, #2]
  uint32_t result = 0;
 800472a:	2300      	movs	r3, #0
 800472c:	60fb      	str	r3, [r7, #12]
  
 AUDIO_IO_Write(Addr, Reg, Value);
 800472e:	887a      	ldrh	r2, [r7, #2]
 8004730:	88b9      	ldrh	r1, [r7, #4]
 8004732:	79fb      	ldrb	r3, [r7, #7]
 8004734:	4618      	mov	r0, r3
 8004736:	f000 f96f 	bl	8004a18 <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	b2db      	uxtb	r3, r3
}
 800473e:	4618      	mov	r0, r3
 8004740:	3710      	adds	r7, #16
 8004742:	46bd      	mov	sp, r7
 8004744:	bd80      	pop	{r7, pc}
	...

08004748 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8004748:	b580      	push	{r7, lr}
 800474a:	b08c      	sub	sp, #48	@ 0x30
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;
  
  if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	4a51      	ldr	r2, [pc, #324]	@ (8004898 <I2Cx_MspInit+0x150>)
 8004754:	4293      	cmp	r3, r2
 8004756:	d14d      	bne.n	80047f4 <I2Cx_MspInit+0xac>
  {
    /* AUDIO and LCD I2C MSP init */

    /*** Configure the GPIOs ***/
    /* Enable GPIO clock */
    DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8004758:	4b50      	ldr	r3, [pc, #320]	@ (800489c <I2Cx_MspInit+0x154>)
 800475a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800475c:	4a4f      	ldr	r2, [pc, #316]	@ (800489c <I2Cx_MspInit+0x154>)
 800475e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004762:	6313      	str	r3, [r2, #48]	@ 0x30
 8004764:	4b4d      	ldr	r3, [pc, #308]	@ (800489c <I2Cx_MspInit+0x154>)
 8004766:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004768:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800476c:	61bb      	str	r3, [r7, #24]
 800476e:	69bb      	ldr	r3, [r7, #24]

    /* Configure I2C Tx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SCL_PIN;
 8004770:	2380      	movs	r3, #128	@ 0x80
 8004772:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8004774:	2312      	movs	r3, #18
 8004776:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8004778:	2300      	movs	r3, #0
 800477a:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 800477c:	2302      	movs	r3, #2
 800477e:	62bb      	str	r3, [r7, #40]	@ 0x28
    gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SCL_SDA_AF;
 8004780:	2304      	movs	r3, #4
 8004782:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8004784:	f107 031c 	add.w	r3, r7, #28
 8004788:	4619      	mov	r1, r3
 800478a:	4845      	ldr	r0, [pc, #276]	@ (80048a0 <I2Cx_MspInit+0x158>)
 800478c:	f002 fbf0 	bl	8006f70 <HAL_GPIO_Init>

    /* Configure I2C Rx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SDA_PIN;
 8004790:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004794:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8004796:	f107 031c 	add.w	r3, r7, #28
 800479a:	4619      	mov	r1, r3
 800479c:	4840      	ldr	r0, [pc, #256]	@ (80048a0 <I2Cx_MspInit+0x158>)
 800479e:	f002 fbe7 	bl	8006f70 <HAL_GPIO_Init>

    /*** Configure the I2C peripheral ***/
    /* Enable I2C clock */
    DISCOVERY_AUDIO_I2Cx_CLK_ENABLE();
 80047a2:	4b3e      	ldr	r3, [pc, #248]	@ (800489c <I2Cx_MspInit+0x154>)
 80047a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047a6:	4a3d      	ldr	r2, [pc, #244]	@ (800489c <I2Cx_MspInit+0x154>)
 80047a8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80047ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80047ae:	4b3b      	ldr	r3, [pc, #236]	@ (800489c <I2Cx_MspInit+0x154>)
 80047b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047b2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80047b6:	617b      	str	r3, [r7, #20]
 80047b8:	697b      	ldr	r3, [r7, #20]

    /* Force the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_FORCE_RESET();
 80047ba:	4b38      	ldr	r3, [pc, #224]	@ (800489c <I2Cx_MspInit+0x154>)
 80047bc:	6a1b      	ldr	r3, [r3, #32]
 80047be:	4a37      	ldr	r2, [pc, #220]	@ (800489c <I2Cx_MspInit+0x154>)
 80047c0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80047c4:	6213      	str	r3, [r2, #32]

    /* Release the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_RELEASE_RESET();
 80047c6:	4b35      	ldr	r3, [pc, #212]	@ (800489c <I2Cx_MspInit+0x154>)
 80047c8:	6a1b      	ldr	r3, [r3, #32]
 80047ca:	4a34      	ldr	r2, [pc, #208]	@ (800489c <I2Cx_MspInit+0x154>)
 80047cc:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80047d0:	6213      	str	r3, [r2, #32]

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 80047d2:	2200      	movs	r2, #0
 80047d4:	210f      	movs	r1, #15
 80047d6:	2048      	movs	r0, #72	@ 0x48
 80047d8:	f001 f8a0 	bl	800591c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_EV_IRQn);
 80047dc:	2048      	movs	r0, #72	@ 0x48
 80047de:	f001 f8b9 	bl	8005954 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 80047e2:	2200      	movs	r2, #0
 80047e4:	210f      	movs	r1, #15
 80047e6:	2049      	movs	r0, #73	@ 0x49
 80047e8:	f001 f898 	bl	800591c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_ER_IRQn);
 80047ec:	2049      	movs	r0, #73	@ 0x49
 80047ee:	f001 f8b1 	bl	8005954 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
  }
}
 80047f2:	e04d      	b.n	8004890 <I2Cx_MspInit+0x148>
    DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 80047f4:	4b29      	ldr	r3, [pc, #164]	@ (800489c <I2Cx_MspInit+0x154>)
 80047f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047f8:	4a28      	ldr	r2, [pc, #160]	@ (800489c <I2Cx_MspInit+0x154>)
 80047fa:	f043 0302 	orr.w	r3, r3, #2
 80047fe:	6313      	str	r3, [r2, #48]	@ 0x30
 8004800:	4b26      	ldr	r3, [pc, #152]	@ (800489c <I2Cx_MspInit+0x154>)
 8004802:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004804:	f003 0302 	and.w	r3, r3, #2
 8004808:	613b      	str	r3, [r7, #16]
 800480a:	693b      	ldr	r3, [r7, #16]
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SCL_PIN;
 800480c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004810:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8004812:	2312      	movs	r3, #18
 8004814:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8004816:	2300      	movs	r3, #0
 8004818:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 800481a:	2302      	movs	r3, #2
 800481c:	62bb      	str	r3, [r7, #40]	@ 0x28
    gpio_init_structure.Alternate = DISCOVERY_EXT_I2Cx_SCL_SDA_AF;
 800481e:	2304      	movs	r3, #4
 8004820:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8004822:	f107 031c 	add.w	r3, r7, #28
 8004826:	4619      	mov	r1, r3
 8004828:	481e      	ldr	r0, [pc, #120]	@ (80048a4 <I2Cx_MspInit+0x15c>)
 800482a:	f002 fba1 	bl	8006f70 <HAL_GPIO_Init>
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SDA_PIN;
 800482e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004832:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8004834:	f107 031c 	add.w	r3, r7, #28
 8004838:	4619      	mov	r1, r3
 800483a:	481a      	ldr	r0, [pc, #104]	@ (80048a4 <I2Cx_MspInit+0x15c>)
 800483c:	f002 fb98 	bl	8006f70 <HAL_GPIO_Init>
    DISCOVERY_EXT_I2Cx_CLK_ENABLE();
 8004840:	4b16      	ldr	r3, [pc, #88]	@ (800489c <I2Cx_MspInit+0x154>)
 8004842:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004844:	4a15      	ldr	r2, [pc, #84]	@ (800489c <I2Cx_MspInit+0x154>)
 8004846:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800484a:	6413      	str	r3, [r2, #64]	@ 0x40
 800484c:	4b13      	ldr	r3, [pc, #76]	@ (800489c <I2Cx_MspInit+0x154>)
 800484e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004850:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004854:	60fb      	str	r3, [r7, #12]
 8004856:	68fb      	ldr	r3, [r7, #12]
    DISCOVERY_EXT_I2Cx_FORCE_RESET();
 8004858:	4b10      	ldr	r3, [pc, #64]	@ (800489c <I2Cx_MspInit+0x154>)
 800485a:	6a1b      	ldr	r3, [r3, #32]
 800485c:	4a0f      	ldr	r2, [pc, #60]	@ (800489c <I2Cx_MspInit+0x154>)
 800485e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004862:	6213      	str	r3, [r2, #32]
    DISCOVERY_EXT_I2Cx_RELEASE_RESET();
 8004864:	4b0d      	ldr	r3, [pc, #52]	@ (800489c <I2Cx_MspInit+0x154>)
 8004866:	6a1b      	ldr	r3, [r3, #32]
 8004868:	4a0c      	ldr	r2, [pc, #48]	@ (800489c <I2Cx_MspInit+0x154>)
 800486a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800486e:	6213      	str	r3, [r2, #32]
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_EV_IRQn, 0x0F, 0);
 8004870:	2200      	movs	r2, #0
 8004872:	210f      	movs	r1, #15
 8004874:	201f      	movs	r0, #31
 8004876:	f001 f851 	bl	800591c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_EV_IRQn);
 800487a:	201f      	movs	r0, #31
 800487c:	f001 f86a 	bl	8005954 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
 8004880:	2200      	movs	r2, #0
 8004882:	210f      	movs	r1, #15
 8004884:	2020      	movs	r0, #32
 8004886:	f001 f849 	bl	800591c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
 800488a:	2020      	movs	r0, #32
 800488c:	f001 f862 	bl	8005954 <HAL_NVIC_EnableIRQ>
}
 8004890:	bf00      	nop
 8004892:	3730      	adds	r7, #48	@ 0x30
 8004894:	46bd      	mov	sp, r7
 8004896:	bd80      	pop	{r7, pc}
 8004898:	20013080 	.word	0x20013080
 800489c:	40023800 	.word	0x40023800
 80048a0:	40021c00 	.word	0x40021c00
 80048a4:	40020400 	.word	0x40020400

080048a8 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b082      	sub	sp, #8
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
  if(HAL_I2C_GetState(i2c_handler) == HAL_I2C_STATE_RESET)
 80048b0:	6878      	ldr	r0, [r7, #4]
 80048b2:	f005 fa51 	bl	8009d58 <HAL_I2C_GetState>
 80048b6:	4603      	mov	r3, r0
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d125      	bne.n	8004908 <I2Cx_Init+0x60>
  {
    if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	4a14      	ldr	r2, [pc, #80]	@ (8004910 <I2Cx_Init+0x68>)
 80048c0:	4293      	cmp	r3, r2
 80048c2:	d103      	bne.n	80048cc <I2Cx_Init+0x24>
    {
      /* Audio and LCD I2C configuration */
      i2c_handler->Instance = DISCOVERY_AUDIO_I2Cx;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	4a13      	ldr	r2, [pc, #76]	@ (8004914 <I2Cx_Init+0x6c>)
 80048c8:	601a      	str	r2, [r3, #0]
 80048ca:	e002      	b.n	80048d2 <I2Cx_Init+0x2a>
    }
    else
    {
      /* External, camera and Arduino connector  I2C configuration */
      i2c_handler->Instance = DISCOVERY_EXT_I2Cx;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	4a12      	ldr	r2, [pc, #72]	@ (8004918 <I2Cx_Init+0x70>)
 80048d0:	601a      	str	r2, [r3, #0]
    }
    i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	4a11      	ldr	r2, [pc, #68]	@ (800491c <I2Cx_Init+0x74>)
 80048d6:	605a      	str	r2, [r3, #4]
    i2c_handler->Init.OwnAddress1      = 0;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2200      	movs	r2, #0
 80048dc:	609a      	str	r2, [r3, #8]
    i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2201      	movs	r2, #1
 80048e2:	60da      	str	r2, [r3, #12]
    i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2200      	movs	r2, #0
 80048e8:	611a      	str	r2, [r3, #16]
    i2c_handler->Init.OwnAddress2      = 0;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	2200      	movs	r2, #0
 80048ee:	615a      	str	r2, [r3, #20]
    i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2200      	movs	r2, #0
 80048f4:	61da      	str	r2, [r3, #28]
    i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	2200      	movs	r2, #0
 80048fa:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(i2c_handler);
 80048fc:	6878      	ldr	r0, [r7, #4]
 80048fe:	f7ff ff23 	bl	8004748 <I2Cx_MspInit>
    HAL_I2C_Init(i2c_handler);
 8004902:	6878      	ldr	r0, [r7, #4]
 8004904:	f004 ff2e 	bl	8009764 <HAL_I2C_Init>
  }
}
 8004908:	bf00      	nop
 800490a:	3708      	adds	r7, #8
 800490c:	46bd      	mov	sp, r7
 800490e:	bd80      	pop	{r7, pc}
 8004910:	20013080 	.word	0x20013080
 8004914:	40005c00 	.word	0x40005c00
 8004918:	40005400 	.word	0x40005400
 800491c:	40912732 	.word	0x40912732

08004920 <I2Cx_ReadMultiple>:
                                           uint8_t Addr,
                                           uint16_t Reg,
                                           uint16_t MemAddress,
                                           uint8_t *Buffer,
                                           uint16_t Length)
{
 8004920:	b580      	push	{r7, lr}
 8004922:	b08a      	sub	sp, #40	@ 0x28
 8004924:	af04      	add	r7, sp, #16
 8004926:	60f8      	str	r0, [r7, #12]
 8004928:	4608      	mov	r0, r1
 800492a:	4611      	mov	r1, r2
 800492c:	461a      	mov	r2, r3
 800492e:	4603      	mov	r3, r0
 8004930:	72fb      	strb	r3, [r7, #11]
 8004932:	460b      	mov	r3, r1
 8004934:	813b      	strh	r3, [r7, #8]
 8004936:	4613      	mov	r3, r2
 8004938:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800493a:	2300      	movs	r3, #0
 800493c:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 800493e:	7afb      	ldrb	r3, [r7, #11]
 8004940:	b299      	uxth	r1, r3
 8004942:	88f8      	ldrh	r0, [r7, #6]
 8004944:	893a      	ldrh	r2, [r7, #8]
 8004946:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800494a:	9302      	str	r3, [sp, #8]
 800494c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800494e:	9301      	str	r3, [sp, #4]
 8004950:	6a3b      	ldr	r3, [r7, #32]
 8004952:	9300      	str	r3, [sp, #0]
 8004954:	4603      	mov	r3, r0
 8004956:	68f8      	ldr	r0, [r7, #12]
 8004958:	f005 f8e4 	bl	8009b24 <HAL_I2C_Mem_Read>
 800495c:	4603      	mov	r3, r0
 800495e:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8004960:	7dfb      	ldrb	r3, [r7, #23]
 8004962:	2b00      	cmp	r3, #0
 8004964:	d004      	beq.n	8004970 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8004966:	7afb      	ldrb	r3, [r7, #11]
 8004968:	4619      	mov	r1, r3
 800496a:	68f8      	ldr	r0, [r7, #12]
 800496c:	f000 f832 	bl	80049d4 <I2Cx_Error>
  }
  return status;    
 8004970:	7dfb      	ldrb	r3, [r7, #23]
}
 8004972:	4618      	mov	r0, r3
 8004974:	3718      	adds	r7, #24
 8004976:	46bd      	mov	sp, r7
 8004978:	bd80      	pop	{r7, pc}

0800497a <I2Cx_WriteMultiple>:
                                            uint8_t Addr,
                                            uint16_t Reg,
                                            uint16_t MemAddress,
                                            uint8_t *Buffer,
                                            uint16_t Length)
{
 800497a:	b580      	push	{r7, lr}
 800497c:	b08a      	sub	sp, #40	@ 0x28
 800497e:	af04      	add	r7, sp, #16
 8004980:	60f8      	str	r0, [r7, #12]
 8004982:	4608      	mov	r0, r1
 8004984:	4611      	mov	r1, r2
 8004986:	461a      	mov	r2, r3
 8004988:	4603      	mov	r3, r0
 800498a:	72fb      	strb	r3, [r7, #11]
 800498c:	460b      	mov	r3, r1
 800498e:	813b      	strh	r3, [r7, #8]
 8004990:	4613      	mov	r3, r2
 8004992:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8004994:	2300      	movs	r3, #0
 8004996:	75fb      	strb	r3, [r7, #23]
  
  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8004998:	7afb      	ldrb	r3, [r7, #11]
 800499a:	b299      	uxth	r1, r3
 800499c:	88f8      	ldrh	r0, [r7, #6]
 800499e:	893a      	ldrh	r2, [r7, #8]
 80049a0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80049a4:	9302      	str	r3, [sp, #8]
 80049a6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80049a8:	9301      	str	r3, [sp, #4]
 80049aa:	6a3b      	ldr	r3, [r7, #32]
 80049ac:	9300      	str	r3, [sp, #0]
 80049ae:	4603      	mov	r3, r0
 80049b0:	68f8      	ldr	r0, [r7, #12]
 80049b2:	f004 ffa3 	bl	80098fc <HAL_I2C_Mem_Write>
 80049b6:	4603      	mov	r3, r0
 80049b8:	75fb      	strb	r3, [r7, #23]
  
  /* Check the communication status */
  if(status != HAL_OK)
 80049ba:	7dfb      	ldrb	r3, [r7, #23]
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d004      	beq.n	80049ca <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 80049c0:	7afb      	ldrb	r3, [r7, #11]
 80049c2:	4619      	mov	r1, r3
 80049c4:	68f8      	ldr	r0, [r7, #12]
 80049c6:	f000 f805 	bl	80049d4 <I2Cx_Error>
  }
  return status;
 80049ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80049cc:	4618      	mov	r0, r3
 80049ce:	3718      	adds	r7, #24
 80049d0:	46bd      	mov	sp, r7
 80049d2:	bd80      	pop	{r7, pc}

080049d4 <I2Cx_Error>:
  * @param  i2c_handler : I2C handler
  * @param  Addr: I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b082      	sub	sp, #8
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
 80049dc:	460b      	mov	r3, r1
 80049de:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 80049e0:	6878      	ldr	r0, [r7, #4]
 80049e2:	f004 ff5b 	bl	800989c <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 80049e6:	6878      	ldr	r0, [r7, #4]
 80049e8:	f7ff ff5e 	bl	80048a8 <I2Cx_Init>
}
 80049ec:	bf00      	nop
 80049ee:	3708      	adds	r7, #8
 80049f0:	46bd      	mov	sp, r7
 80049f2:	bd80      	pop	{r7, pc}

080049f4 <AUDIO_IO_Init>:
/**
  * @brief  Initializes Audio low level.
  * @retval None
  */
void AUDIO_IO_Init(void) 
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cAudioHandler);
 80049f8:	4802      	ldr	r0, [pc, #8]	@ (8004a04 <AUDIO_IO_Init+0x10>)
 80049fa:	f7ff ff55 	bl	80048a8 <I2Cx_Init>
}
 80049fe:	bf00      	nop
 8004a00:	bd80      	pop	{r7, pc}
 8004a02:	bf00      	nop
 8004a04:	20013080 	.word	0x20013080

08004a08 <AUDIO_IO_DeInit>:
/**
  * @brief  Deinitializes Audio low level.
  * @retval None
  */
void AUDIO_IO_DeInit(void)
{
 8004a08:	b480      	push	{r7}
 8004a0a:	af00      	add	r7, sp, #0
}
 8004a0c:	bf00      	nop
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a14:	4770      	bx	lr
	...

08004a18 <AUDIO_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
void AUDIO_IO_Write(uint8_t Addr, uint16_t Reg, uint16_t Value)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b086      	sub	sp, #24
 8004a1c:	af02      	add	r7, sp, #8
 8004a1e:	4603      	mov	r3, r0
 8004a20:	71fb      	strb	r3, [r7, #7]
 8004a22:	460b      	mov	r3, r1
 8004a24:	80bb      	strh	r3, [r7, #4]
 8004a26:	4613      	mov	r3, r2
 8004a28:	807b      	strh	r3, [r7, #2]
  uint16_t tmp = Value;
 8004a2a:	887b      	ldrh	r3, [r7, #2]
 8004a2c:	81fb      	strh	r3, [r7, #14]
  
  Value = ((uint16_t)(tmp >> 8) & 0x00FF);
 8004a2e:	89fb      	ldrh	r3, [r7, #14]
 8004a30:	0a1b      	lsrs	r3, r3, #8
 8004a32:	b29b      	uxth	r3, r3
 8004a34:	807b      	strh	r3, [r7, #2]
  
  Value |= ((uint16_t)(tmp << 8)& 0xFF00);
 8004a36:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004a3a:	021b      	lsls	r3, r3, #8
 8004a3c:	b21a      	sxth	r2, r3
 8004a3e:	887b      	ldrh	r3, [r7, #2]
 8004a40:	b21b      	sxth	r3, r3
 8004a42:	4313      	orrs	r3, r2
 8004a44:	b21b      	sxth	r3, r3
 8004a46:	b29b      	uxth	r3, r3
 8004a48:	807b      	strh	r3, [r7, #2]
  
  I2Cx_WriteMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_16BIT,(uint8_t*)&Value, 2);
 8004a4a:	88ba      	ldrh	r2, [r7, #4]
 8004a4c:	79f9      	ldrb	r1, [r7, #7]
 8004a4e:	2302      	movs	r3, #2
 8004a50:	9301      	str	r3, [sp, #4]
 8004a52:	1cbb      	adds	r3, r7, #2
 8004a54:	9300      	str	r3, [sp, #0]
 8004a56:	2302      	movs	r3, #2
 8004a58:	4803      	ldr	r0, [pc, #12]	@ (8004a68 <AUDIO_IO_Write+0x50>)
 8004a5a:	f7ff ff8e 	bl	800497a <I2Cx_WriteMultiple>
}
 8004a5e:	bf00      	nop
 8004a60:	3710      	adds	r7, #16
 8004a62:	46bd      	mov	sp, r7
 8004a64:	bd80      	pop	{r7, pc}
 8004a66:	bf00      	nop
 8004a68:	20013080 	.word	0x20013080

08004a6c <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @retval Data to be read
  */
uint16_t AUDIO_IO_Read(uint8_t Addr, uint16_t Reg)
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	b086      	sub	sp, #24
 8004a70:	af02      	add	r7, sp, #8
 8004a72:	4603      	mov	r3, r0
 8004a74:	460a      	mov	r2, r1
 8004a76:	71fb      	strb	r3, [r7, #7]
 8004a78:	4613      	mov	r3, r2
 8004a7a:	80bb      	strh	r3, [r7, #4]
  uint16_t read_value = 0, tmp = 0;
 8004a7c:	2300      	movs	r3, #0
 8004a7e:	81bb      	strh	r3, [r7, #12]
 8004a80:	2300      	movs	r3, #0
 8004a82:	81fb      	strh	r3, [r7, #14]
  
  I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_16BIT, (uint8_t*)&read_value, 2);
 8004a84:	88ba      	ldrh	r2, [r7, #4]
 8004a86:	79f9      	ldrb	r1, [r7, #7]
 8004a88:	2302      	movs	r3, #2
 8004a8a:	9301      	str	r3, [sp, #4]
 8004a8c:	f107 030c 	add.w	r3, r7, #12
 8004a90:	9300      	str	r3, [sp, #0]
 8004a92:	2302      	movs	r3, #2
 8004a94:	480a      	ldr	r0, [pc, #40]	@ (8004ac0 <AUDIO_IO_Read+0x54>)
 8004a96:	f7ff ff43 	bl	8004920 <I2Cx_ReadMultiple>
  
  tmp = ((uint16_t)(read_value >> 8) & 0x00FF);
 8004a9a:	89bb      	ldrh	r3, [r7, #12]
 8004a9c:	0a1b      	lsrs	r3, r3, #8
 8004a9e:	81fb      	strh	r3, [r7, #14]
  
  tmp |= ((uint16_t)(read_value << 8)& 0xFF00);
 8004aa0:	89bb      	ldrh	r3, [r7, #12]
 8004aa2:	b21b      	sxth	r3, r3
 8004aa4:	021b      	lsls	r3, r3, #8
 8004aa6:	b21a      	sxth	r2, r3
 8004aa8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004aac:	4313      	orrs	r3, r2
 8004aae:	b21b      	sxth	r3, r3
 8004ab0:	81fb      	strh	r3, [r7, #14]
  
  read_value = tmp;
 8004ab2:	89fb      	ldrh	r3, [r7, #14]
 8004ab4:	81bb      	strh	r3, [r7, #12]
  
  return read_value;
 8004ab6:	89bb      	ldrh	r3, [r7, #12]
}
 8004ab8:	4618      	mov	r0, r3
 8004aba:	3710      	adds	r7, #16
 8004abc:	46bd      	mov	sp, r7
 8004abe:	bd80      	pop	{r7, pc}
 8004ac0:	20013080 	.word	0x20013080

08004ac4 <AUDIO_IO_Delay>:
  * @brief  AUDIO Codec delay 
  * @param  Delay: Delay in ms
  * @retval None
  */
void AUDIO_IO_Delay(uint32_t Delay)
{
 8004ac4:	b580      	push	{r7, lr}
 8004ac6:	b082      	sub	sp, #8
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8004acc:	6878      	ldr	r0, [r7, #4]
 8004ace:	f000 fbb1 	bl	8005234 <HAL_Delay>
}
 8004ad2:	bf00      	nop
 8004ad4:	3708      	adds	r7, #8
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	bd80      	pop	{r7, pc}
	...

08004adc <HAL_SAI_ErrorCallback>:
  * @brief  SAI error callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	b084      	sub	sp, #16
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]
  HAL_SAI_StateTypeDef audio_out_state;
  HAL_SAI_StateTypeDef audio_in_state;

  audio_out_state = HAL_SAI_GetState(&haudio_out_sai);
 8004ae4:	480e      	ldr	r0, [pc, #56]	@ (8004b20 <HAL_SAI_ErrorCallback+0x44>)
 8004ae6:	f008 fa13 	bl	800cf10 <HAL_SAI_GetState>
 8004aea:	4603      	mov	r3, r0
 8004aec:	73fb      	strb	r3, [r7, #15]
  audio_in_state = HAL_SAI_GetState(&haudio_in_sai);
 8004aee:	480d      	ldr	r0, [pc, #52]	@ (8004b24 <HAL_SAI_ErrorCallback+0x48>)
 8004af0:	f008 fa0e 	bl	800cf10 <HAL_SAI_GetState>
 8004af4:	4603      	mov	r3, r0
 8004af6:	73bb      	strb	r3, [r7, #14]

  /* Determines if it is an audio out or audio in error */
  if ((audio_out_state == HAL_SAI_STATE_BUSY) || (audio_out_state == HAL_SAI_STATE_BUSY_TX))
 8004af8:	7bfb      	ldrb	r3, [r7, #15]
 8004afa:	2b02      	cmp	r3, #2
 8004afc:	d002      	beq.n	8004b04 <HAL_SAI_ErrorCallback+0x28>
 8004afe:	7bfb      	ldrb	r3, [r7, #15]
 8004b00:	2b12      	cmp	r3, #18
 8004b02:	d101      	bne.n	8004b08 <HAL_SAI_ErrorCallback+0x2c>
  {
    BSP_AUDIO_OUT_Error_CallBack();
 8004b04:	f000 f810 	bl	8004b28 <BSP_AUDIO_OUT_Error_CallBack>
  }

  if ((audio_in_state == HAL_SAI_STATE_BUSY) || (audio_in_state == HAL_SAI_STATE_BUSY_RX))
 8004b08:	7bbb      	ldrb	r3, [r7, #14]
 8004b0a:	2b02      	cmp	r3, #2
 8004b0c:	d002      	beq.n	8004b14 <HAL_SAI_ErrorCallback+0x38>
 8004b0e:	7bbb      	ldrb	r3, [r7, #14]
 8004b10:	2b22      	cmp	r3, #34	@ 0x22
 8004b12:	d101      	bne.n	8004b18 <HAL_SAI_ErrorCallback+0x3c>
  {
    BSP_AUDIO_IN_Error_CallBack();
 8004b14:	f000 f9db 	bl	8004ece <BSP_AUDIO_IN_Error_CallBack>
  }
}
 8004b18:	bf00      	nop
 8004b1a:	3710      	adds	r7, #16
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	bd80      	pop	{r7, pc}
 8004b20:	200130d8 	.word	0x200130d8
 8004b24:	2001315c 	.word	0x2001315c

08004b28 <BSP_AUDIO_OUT_Error_CallBack>:
/**
  * @brief  Manages the DMA FIFO error event.
  * @retval None
  */
__weak void BSP_AUDIO_OUT_Error_CallBack(void)
{
 8004b28:	b480      	push	{r7}
 8004b2a:	af00      	add	r7, sp, #0
}
 8004b2c:	bf00      	nop
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b34:	4770      	bx	lr
	...

08004b38 <BSP_AUDIO_OUT_MspInit>:
  * @param  hsai: SAI handle
  * @param  Params
  * @retval None
  */
__weak void BSP_AUDIO_OUT_MspInit(SAI_HandleTypeDef *hsai, void *Params)
{ 
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b08c      	sub	sp, #48	@ 0x30
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
 8004b40:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_sai_tx;
  GPIO_InitTypeDef  gpio_init_structure;  

  /* Enable SAI clock */
  AUDIO_OUT_SAIx_CLK_ENABLE();
 8004b42:	4b63      	ldr	r3, [pc, #396]	@ (8004cd0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004b44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b46:	4a62      	ldr	r2, [pc, #392]	@ (8004cd0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004b48:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004b4c:	6453      	str	r3, [r2, #68]	@ 0x44
 8004b4e:	4b60      	ldr	r3, [pc, #384]	@ (8004cd0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004b50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b52:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004b56:	61bb      	str	r3, [r7, #24]
 8004b58:	69bb      	ldr	r3, [r7, #24]
  
  /* Enable GPIO clock */
  AUDIO_OUT_SAIx_MCLK_ENABLE();
 8004b5a:	4b5d      	ldr	r3, [pc, #372]	@ (8004cd0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004b5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b5e:	4a5c      	ldr	r2, [pc, #368]	@ (8004cd0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004b60:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b64:	6313      	str	r3, [r2, #48]	@ 0x30
 8004b66:	4b5a      	ldr	r3, [pc, #360]	@ (8004cd0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004b68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b6e:	617b      	str	r3, [r7, #20]
 8004b70:	697b      	ldr	r3, [r7, #20]
  AUDIO_OUT_SAIx_SCK_SD_ENABLE();
 8004b72:	4b57      	ldr	r3, [pc, #348]	@ (8004cd0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004b74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b76:	4a56      	ldr	r2, [pc, #344]	@ (8004cd0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004b78:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8004b7e:	4b54      	ldr	r3, [pc, #336]	@ (8004cd0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004b80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b86:	613b      	str	r3, [r7, #16]
 8004b88:	693b      	ldr	r3, [r7, #16]
  AUDIO_OUT_SAIx_FS_ENABLE();
 8004b8a:	4b51      	ldr	r3, [pc, #324]	@ (8004cd0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004b8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b8e:	4a50      	ldr	r2, [pc, #320]	@ (8004cd0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004b90:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b94:	6313      	str	r3, [r2, #48]	@ 0x30
 8004b96:	4b4e      	ldr	r3, [pc, #312]	@ (8004cd0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004b98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b9e:	60fb      	str	r3, [r7, #12]
 8004ba0:	68fb      	ldr	r3, [r7, #12]
  /* CODEC_SAI pins configuration: FS, SCK, MCK and SD pins ------------------*/
  gpio_init_structure.Pin = AUDIO_OUT_SAIx_FS_PIN;
 8004ba2:	2380      	movs	r3, #128	@ 0x80
 8004ba4:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8004ba6:	2302      	movs	r3, #2
 8004ba8:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8004baa:	2300      	movs	r3, #0
 8004bac:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8004bae:	2303      	movs	r3, #3
 8004bb0:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_FS_SD_MCLK_AF;
 8004bb2:	230a      	movs	r3, #10
 8004bb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_FS_GPIO_PORT, &gpio_init_structure);
 8004bb6:	f107 031c 	add.w	r3, r7, #28
 8004bba:	4619      	mov	r1, r3
 8004bbc:	4845      	ldr	r0, [pc, #276]	@ (8004cd4 <BSP_AUDIO_OUT_MspInit+0x19c>)
 8004bbe:	f002 f9d7 	bl	8006f70 <HAL_GPIO_Init>

  gpio_init_structure.Pin = AUDIO_OUT_SAIx_SCK_PIN;
 8004bc2:	2320      	movs	r3, #32
 8004bc4:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8004bc6:	2302      	movs	r3, #2
 8004bc8:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8004bca:	2300      	movs	r3, #0
 8004bcc:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8004bce:	2303      	movs	r3, #3
 8004bd0:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_SCK_AF;
 8004bd2:	230a      	movs	r3, #10
 8004bd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_SCK_SD_GPIO_PORT, &gpio_init_structure);
 8004bd6:	f107 031c 	add.w	r3, r7, #28
 8004bda:	4619      	mov	r1, r3
 8004bdc:	483d      	ldr	r0, [pc, #244]	@ (8004cd4 <BSP_AUDIO_OUT_MspInit+0x19c>)
 8004bde:	f002 f9c7 	bl	8006f70 <HAL_GPIO_Init>

  gpio_init_structure.Pin =  AUDIO_OUT_SAIx_SD_PIN;
 8004be2:	2340      	movs	r3, #64	@ 0x40
 8004be4:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8004be6:	2302      	movs	r3, #2
 8004be8:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8004bea:	2300      	movs	r3, #0
 8004bec:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8004bee:	2303      	movs	r3, #3
 8004bf0:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_FS_SD_MCLK_AF;
 8004bf2:	230a      	movs	r3, #10
 8004bf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_SCK_SD_GPIO_PORT, &gpio_init_structure);
 8004bf6:	f107 031c 	add.w	r3, r7, #28
 8004bfa:	4619      	mov	r1, r3
 8004bfc:	4835      	ldr	r0, [pc, #212]	@ (8004cd4 <BSP_AUDIO_OUT_MspInit+0x19c>)
 8004bfe:	f002 f9b7 	bl	8006f70 <HAL_GPIO_Init>

  gpio_init_structure.Pin = AUDIO_OUT_SAIx_MCLK_PIN;
 8004c02:	2310      	movs	r3, #16
 8004c04:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8004c06:	2302      	movs	r3, #2
 8004c08:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8004c0e:	2303      	movs	r3, #3
 8004c10:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_FS_SD_MCLK_AF;
 8004c12:	230a      	movs	r3, #10
 8004c14:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_MCLK_GPIO_PORT, &gpio_init_structure);
 8004c16:	f107 031c 	add.w	r3, r7, #28
 8004c1a:	4619      	mov	r1, r3
 8004c1c:	482d      	ldr	r0, [pc, #180]	@ (8004cd4 <BSP_AUDIO_OUT_MspInit+0x19c>)
 8004c1e:	f002 f9a7 	bl	8006f70 <HAL_GPIO_Init>

  /* Enable the DMA clock */
  AUDIO_OUT_SAIx_DMAx_CLK_ENABLE();
 8004c22:	4b2b      	ldr	r3, [pc, #172]	@ (8004cd0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004c24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c26:	4a2a      	ldr	r2, [pc, #168]	@ (8004cd0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004c28:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004c2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8004c2e:	4b28      	ldr	r3, [pc, #160]	@ (8004cd0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004c30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c32:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004c36:	60bb      	str	r3, [r7, #8]
 8004c38:	68bb      	ldr	r3, [r7, #8]
    
  if(hsai->Instance == AUDIO_OUT_SAIx)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	4a26      	ldr	r2, [pc, #152]	@ (8004cd8 <BSP_AUDIO_OUT_MspInit+0x1a0>)
 8004c40:	4293      	cmp	r3, r2
 8004c42:	d138      	bne.n	8004cb6 <BSP_AUDIO_OUT_MspInit+0x17e>
  {
    /* Configure the hdma_saiTx handle parameters */   
    hdma_sai_tx.Init.Channel             = AUDIO_OUT_SAIx_DMAx_CHANNEL;
 8004c44:	4b25      	ldr	r3, [pc, #148]	@ (8004cdc <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004c46:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8004c4a:	605a      	str	r2, [r3, #4]
    hdma_sai_tx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 8004c4c:	4b23      	ldr	r3, [pc, #140]	@ (8004cdc <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004c4e:	2240      	movs	r2, #64	@ 0x40
 8004c50:	609a      	str	r2, [r3, #8]
    hdma_sai_tx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8004c52:	4b22      	ldr	r3, [pc, #136]	@ (8004cdc <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004c54:	2200      	movs	r2, #0
 8004c56:	60da      	str	r2, [r3, #12]
    hdma_sai_tx.Init.MemInc              = DMA_MINC_ENABLE;
 8004c58:	4b20      	ldr	r3, [pc, #128]	@ (8004cdc <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004c5a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004c5e:	611a      	str	r2, [r3, #16]
    hdma_sai_tx.Init.PeriphDataAlignment = AUDIO_OUT_SAIx_DMAx_PERIPH_DATA_SIZE;
 8004c60:	4b1e      	ldr	r3, [pc, #120]	@ (8004cdc <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004c62:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004c66:	615a      	str	r2, [r3, #20]
    hdma_sai_tx.Init.MemDataAlignment    = AUDIO_OUT_SAIx_DMAx_MEM_DATA_SIZE;
 8004c68:	4b1c      	ldr	r3, [pc, #112]	@ (8004cdc <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004c6a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004c6e:	619a      	str	r2, [r3, #24]
    hdma_sai_tx.Init.Mode                = DMA_CIRCULAR;
 8004c70:	4b1a      	ldr	r3, [pc, #104]	@ (8004cdc <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004c72:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004c76:	61da      	str	r2, [r3, #28]
    hdma_sai_tx.Init.Priority            = DMA_PRIORITY_HIGH;
 8004c78:	4b18      	ldr	r3, [pc, #96]	@ (8004cdc <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004c7a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004c7e:	621a      	str	r2, [r3, #32]
    hdma_sai_tx.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;         
 8004c80:	4b16      	ldr	r3, [pc, #88]	@ (8004cdc <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004c82:	2204      	movs	r2, #4
 8004c84:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sai_tx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8004c86:	4b15      	ldr	r3, [pc, #84]	@ (8004cdc <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004c88:	2203      	movs	r2, #3
 8004c8a:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sai_tx.Init.MemBurst            = DMA_MBURST_SINGLE;
 8004c8c:	4b13      	ldr	r3, [pc, #76]	@ (8004cdc <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004c8e:	2200      	movs	r2, #0
 8004c90:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sai_tx.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8004c92:	4b12      	ldr	r3, [pc, #72]	@ (8004cdc <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004c94:	2200      	movs	r2, #0
 8004c96:	631a      	str	r2, [r3, #48]	@ 0x30
    
    hdma_sai_tx.Instance = AUDIO_OUT_SAIx_DMAx_STREAM;
 8004c98:	4b10      	ldr	r3, [pc, #64]	@ (8004cdc <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004c9a:	4a11      	ldr	r2, [pc, #68]	@ (8004ce0 <BSP_AUDIO_OUT_MspInit+0x1a8>)
 8004c9c:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hsai, hdmatx, hdma_sai_tx);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	4a0e      	ldr	r2, [pc, #56]	@ (8004cdc <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004ca2:	66da      	str	r2, [r3, #108]	@ 0x6c
 8004ca4:	4a0d      	ldr	r2, [pc, #52]	@ (8004cdc <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6393      	str	r3, [r2, #56]	@ 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_sai_tx);
 8004caa:	480c      	ldr	r0, [pc, #48]	@ (8004cdc <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004cac:	f001 f8f2 	bl	8005e94 <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_sai_tx);      
 8004cb0:	480a      	ldr	r0, [pc, #40]	@ (8004cdc <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004cb2:	f001 f841 	bl	8005d38 <HAL_DMA_Init>
  }
  
  /* SAI DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_OUT_SAIx_DMAx_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	210e      	movs	r1, #14
 8004cba:	203c      	movs	r0, #60	@ 0x3c
 8004cbc:	f000 fe2e 	bl	800591c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_OUT_SAIx_DMAx_IRQ); 
 8004cc0:	203c      	movs	r0, #60	@ 0x3c
 8004cc2:	f000 fe47 	bl	8005954 <HAL_NVIC_EnableIRQ>
}
 8004cc6:	bf00      	nop
 8004cc8:	3730      	adds	r7, #48	@ 0x30
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	bd80      	pop	{r7, pc}
 8004cce:	bf00      	nop
 8004cd0:	40023800 	.word	0x40023800
 8004cd4:	40022000 	.word	0x40022000
 8004cd8:	40015c04 	.word	0x40015c04
 8004cdc:	200131e0 	.word	0x200131e0
 8004ce0:	40026470 	.word	0x40026470

08004ce4 <BSP_AUDIO_OUT_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
  *         Being __weak it can be overwritten by the application     
  * @retval None
  */
__weak void BSP_AUDIO_OUT_ClockConfig(SAI_HandleTypeDef *hsai, uint32_t AudioFreq, void *Params)
{ 
 8004ce4:	b580      	push	{r7, lr}
 8004ce6:	b0a6      	sub	sp, #152	@ 0x98
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	60f8      	str	r0, [r7, #12]
 8004cec:	60b9      	str	r1, [r7, #8]
 8004cee:	607a      	str	r2, [r7, #4]
  RCC_PeriphCLKInitTypeDef rcc_ex_clk_init_struct;

  HAL_RCCEx_GetPeriphCLKConfig(&rcc_ex_clk_init_struct);
 8004cf0:	f107 0314 	add.w	r3, r7, #20
 8004cf4:	4618      	mov	r0, r3
 8004cf6:	f007 f877 	bl	800bde8 <HAL_RCCEx_GetPeriphCLKConfig>
  
  /* Set the PLL configuration according to the audio frequency */
  if((AudioFreq == AUDIO_FREQUENCY_11K) || (AudioFreq == AUDIO_FREQUENCY_22K) || (AudioFreq == AUDIO_FREQUENCY_44K))
 8004cfa:	68bb      	ldr	r3, [r7, #8]
 8004cfc:	f642 3211 	movw	r2, #11025	@ 0x2b11
 8004d00:	4293      	cmp	r3, r2
 8004d02:	d009      	beq.n	8004d18 <BSP_AUDIO_OUT_ClockConfig+0x34>
 8004d04:	68bb      	ldr	r3, [r7, #8]
 8004d06:	f245 6222 	movw	r2, #22050	@ 0x5622
 8004d0a:	4293      	cmp	r3, r2
 8004d0c:	d004      	beq.n	8004d18 <BSP_AUDIO_OUT_ClockConfig+0x34>
 8004d0e:	68bb      	ldr	r3, [r7, #8]
 8004d10:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8004d14:	4293      	cmp	r3, r2
 8004d16:	d112      	bne.n	8004d3e <BSP_AUDIO_OUT_ClockConfig+0x5a>
  {
    /* Configure PLLI2S prescalers */
    /* PLLI2S_VCO: VCO_429M
    I2S_CLK(first level) = PLLI2S_VCO/PLLI2SQ = 429/2 = 214.5 Mhz
    I2S_CLK_x = I2S_CLK(first level)/PLLI2SDIVQ = 214.5/19 = 11.289 Mhz */
    rcc_ex_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 8004d18:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8004d1c:	617b      	str	r3, [r7, #20]
    rcc_ex_clk_init_struct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLI2S;
 8004d1e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8004d22:	657b      	str	r3, [r7, #84]	@ 0x54
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SN = 429;
 8004d24:	f240 13ad 	movw	r3, #429	@ 0x1ad
 8004d28:	61bb      	str	r3, [r7, #24]
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SQ = 2;
 8004d2a:	2302      	movs	r3, #2
 8004d2c:	623b      	str	r3, [r7, #32]
    rcc_ex_clk_init_struct.PLLI2SDivQ = 19;
 8004d2e:	2313      	movs	r3, #19
 8004d30:	63bb      	str	r3, [r7, #56]	@ 0x38
    
    HAL_RCCEx_PeriphCLKConfig(&rcc_ex_clk_init_struct);
 8004d32:	f107 0314 	add.w	r3, r7, #20
 8004d36:	4618      	mov	r0, r3
 8004d38:	f006 fc66 	bl	800b608 <HAL_RCCEx_PeriphCLKConfig>
 8004d3c:	e012      	b.n	8004d64 <BSP_AUDIO_OUT_ClockConfig+0x80>
  {
    /* I2S clock config
    PLLI2S_VCO: VCO_344M
    I2S_CLK(first level) = PLLI2S_VCO/PLLI2SQ = 344/7 = 49.142 Mhz
    I2S_CLK_x = I2S_CLK(first level)/PLLI2SDIVQ = 49.142/1 = 49.142 Mhz */
    rcc_ex_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 8004d3e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8004d42:	617b      	str	r3, [r7, #20]
    rcc_ex_clk_init_struct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLI2S;
 8004d44:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8004d48:	657b      	str	r3, [r7, #84]	@ 0x54
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SN = 344;
 8004d4a:	f44f 73ac 	mov.w	r3, #344	@ 0x158
 8004d4e:	61bb      	str	r3, [r7, #24]
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SQ = 7;
 8004d50:	2307      	movs	r3, #7
 8004d52:	623b      	str	r3, [r7, #32]
    rcc_ex_clk_init_struct.PLLI2SDivQ = 1;
 8004d54:	2301      	movs	r3, #1
 8004d56:	63bb      	str	r3, [r7, #56]	@ 0x38
    
    HAL_RCCEx_PeriphCLKConfig(&rcc_ex_clk_init_struct);
 8004d58:	f107 0314 	add.w	r3, r7, #20
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	f006 fc53 	bl	800b608 <HAL_RCCEx_PeriphCLKConfig>
  }
}
 8004d62:	bf00      	nop
 8004d64:	bf00      	nop
 8004d66:	3798      	adds	r7, #152	@ 0x98
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	bd80      	pop	{r7, pc}

08004d6c <BSP_AUDIO_IN_Init>:
  * @param  BitRes: Audio frequency to be configured.
  * @param  ChnlNbr: Channel number.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_IN_Init(uint32_t AudioFreq, uint32_t BitRes, uint32_t ChnlNbr)
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	b084      	sub	sp, #16
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	60f8      	str	r0, [r7, #12]
 8004d74:	60b9      	str	r1, [r7, #8]
 8004d76:	607a      	str	r2, [r7, #4]
  return BSP_AUDIO_IN_InitEx(INPUT_DEVICE_DIGITAL_MICROPHONE_2, AudioFreq, BitRes, ChnlNbr); 
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	68ba      	ldr	r2, [r7, #8]
 8004d7c:	68f9      	ldr	r1, [r7, #12]
 8004d7e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8004d82:	f000 f805 	bl	8004d90 <BSP_AUDIO_IN_InitEx>
 8004d86:	4603      	mov	r3, r0
}
 8004d88:	4618      	mov	r0, r3
 8004d8a:	3710      	adds	r7, #16
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	bd80      	pop	{r7, pc}

08004d90 <BSP_AUDIO_IN_InitEx>:
  * @param  BitRes: Audio frequency to be configured.
  * @param  ChnlNbr: Channel number.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_IN_InitEx(uint16_t InputDevice, uint32_t AudioFreq, uint32_t BitRes, uint32_t ChnlNbr)
{
 8004d90:	b590      	push	{r4, r7, lr}
 8004d92:	b089      	sub	sp, #36	@ 0x24
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	60b9      	str	r1, [r7, #8]
 8004d98:	607a      	str	r2, [r7, #4]
 8004d9a:	603b      	str	r3, [r7, #0]
 8004d9c:	4603      	mov	r3, r0
 8004d9e:	81fb      	strh	r3, [r7, #14]
  uint8_t ret = AUDIO_ERROR;
 8004da0:	2301      	movs	r3, #1
 8004da2:	77fb      	strb	r3, [r7, #31]
  uint32_t deviceid = 0x00;
 8004da4:	2300      	movs	r3, #0
 8004da6:	617b      	str	r3, [r7, #20]
  uint32_t slot_active;

  if ((InputDevice != INPUT_DEVICE_INPUT_LINE_1) &&       /* Only INPUT_LINE_1 and MICROPHONE_2 inputs supported */
 8004da8:	89fb      	ldrh	r3, [r7, #14]
 8004daa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004dae:	d006      	beq.n	8004dbe <BSP_AUDIO_IN_InitEx+0x2e>
 8004db0:	89fb      	ldrh	r3, [r7, #14]
 8004db2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004db6:	d002      	beq.n	8004dbe <BSP_AUDIO_IN_InitEx+0x2e>
      (InputDevice != INPUT_DEVICE_DIGITAL_MICROPHONE_2))
  {
    ret = AUDIO_ERROR;
 8004db8:	2301      	movs	r3, #1
 8004dba:	77fb      	strb	r3, [r7, #31]
 8004dbc:	e046      	b.n	8004e4c <BSP_AUDIO_IN_InitEx+0xbc>
  }
  else
  {
    /* Disable SAI */
    SAIx_In_DeInit();
 8004dbe:	f000 f9f5 	bl	80051ac <SAIx_In_DeInit>

    /* PLL clock is set depending on the AudioFreq (44.1khz vs 48khz groups) */
    BSP_AUDIO_OUT_ClockConfig(&haudio_in_sai, AudioFreq, NULL); /* Clock config is shared between AUDIO IN and OUT */
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	68b9      	ldr	r1, [r7, #8]
 8004dc6:	4824      	ldr	r0, [pc, #144]	@ (8004e58 <BSP_AUDIO_IN_InitEx+0xc8>)
 8004dc8:	f7ff ff8c 	bl	8004ce4 <BSP_AUDIO_OUT_ClockConfig>

    /* SAI data transfer preparation:
    Prepare the Media to be used for the audio transfer from SAI peripheral to memory */
    haudio_in_sai.Instance = AUDIO_IN_SAIx;
 8004dcc:	4b22      	ldr	r3, [pc, #136]	@ (8004e58 <BSP_AUDIO_IN_InitEx+0xc8>)
 8004dce:	4a23      	ldr	r2, [pc, #140]	@ (8004e5c <BSP_AUDIO_IN_InitEx+0xcc>)
 8004dd0:	601a      	str	r2, [r3, #0]
    if(HAL_SAI_GetState(&haudio_in_sai) == HAL_SAI_STATE_RESET)
 8004dd2:	4821      	ldr	r0, [pc, #132]	@ (8004e58 <BSP_AUDIO_IN_InitEx+0xc8>)
 8004dd4:	f008 f89c 	bl	800cf10 <HAL_SAI_GetState>
 8004dd8:	4603      	mov	r3, r0
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d107      	bne.n	8004dee <BSP_AUDIO_IN_InitEx+0x5e>
    {
      /* Init the SAI MSP: this __weak function can be redefined by the application*/
      BSP_AUDIO_OUT_MspInit(&haudio_in_sai, NULL);  /* Initialize GPIOs for SAI2 block A Master signals */
 8004dde:	2100      	movs	r1, #0
 8004de0:	481d      	ldr	r0, [pc, #116]	@ (8004e58 <BSP_AUDIO_IN_InitEx+0xc8>)
 8004de2:	f7ff fea9 	bl	8004b38 <BSP_AUDIO_OUT_MspInit>
      BSP_AUDIO_IN_MspInit(&haudio_in_sai, NULL);
 8004de6:	2100      	movs	r1, #0
 8004de8:	481b      	ldr	r0, [pc, #108]	@ (8004e58 <BSP_AUDIO_IN_InitEx+0xc8>)
 8004dea:	f000 f877 	bl	8004edc <BSP_AUDIO_IN_MspInit>

    /* Configure SAI in master RX mode :
     *   - SAI2_block_A in master RX mode
     *   - SAI2_block_B in slave RX mode synchronous from SAI2_block_A
     */
    if (InputDevice == INPUT_DEVICE_DIGITAL_MICROPHONE_2)
 8004dee:	89fb      	ldrh	r3, [r7, #14]
 8004df0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004df4:	d102      	bne.n	8004dfc <BSP_AUDIO_IN_InitEx+0x6c>
    {
      slot_active = CODEC_AUDIOFRAME_SLOT_13;
 8004df6:	230a      	movs	r3, #10
 8004df8:	61bb      	str	r3, [r7, #24]
 8004dfa:	e001      	b.n	8004e00 <BSP_AUDIO_IN_InitEx+0x70>
    }
    else
    {
      slot_active = CODEC_AUDIOFRAME_SLOT_02;
 8004dfc:	2305      	movs	r3, #5
 8004dfe:	61bb      	str	r3, [r7, #24]
    }
    SAIx_In_Init(SAI_MODEMASTER_RX, slot_active, AudioFreq);
 8004e00:	68ba      	ldr	r2, [r7, #8]
 8004e02:	69b9      	ldr	r1, [r7, #24]
 8004e04:	2001      	movs	r0, #1
 8004e06:	f000 f91b 	bl	8005040 <SAIx_In_Init>

    /* wm8994 codec initialization */
    deviceid = wm8994_drv.ReadID(AUDIO_I2C_ADDRESS);
 8004e0a:	4b15      	ldr	r3, [pc, #84]	@ (8004e60 <BSP_AUDIO_IN_InitEx+0xd0>)
 8004e0c:	689b      	ldr	r3, [r3, #8]
 8004e0e:	2034      	movs	r0, #52	@ 0x34
 8004e10:	4798      	blx	r3
 8004e12:	6178      	str	r0, [r7, #20]

    if((deviceid) == WM8994_ID)
 8004e14:	697b      	ldr	r3, [r7, #20]
 8004e16:	f648 1294 	movw	r2, #35220	@ 0x8994
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	d109      	bne.n	8004e32 <BSP_AUDIO_IN_InitEx+0xa2>
    {
      /* Reset the Codec Registers */
      wm8994_drv.Reset(AUDIO_I2C_ADDRESS);
 8004e1e:	4b10      	ldr	r3, [pc, #64]	@ (8004e60 <BSP_AUDIO_IN_InitEx+0xd0>)
 8004e20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e22:	2034      	movs	r0, #52	@ 0x34
 8004e24:	4798      	blx	r3
      /* Initialize the audio driver structure */
      audio_drv = &wm8994_drv;
 8004e26:	4b0f      	ldr	r3, [pc, #60]	@ (8004e64 <BSP_AUDIO_IN_InitEx+0xd4>)
 8004e28:	4a0d      	ldr	r2, [pc, #52]	@ (8004e60 <BSP_AUDIO_IN_InitEx+0xd0>)
 8004e2a:	601a      	str	r2, [r3, #0]
      ret = AUDIO_OK;
 8004e2c:	2300      	movs	r3, #0
 8004e2e:	77fb      	strb	r3, [r7, #31]
 8004e30:	e001      	b.n	8004e36 <BSP_AUDIO_IN_InitEx+0xa6>
    }
    else
    {
      ret = AUDIO_ERROR;
 8004e32:	2301      	movs	r3, #1
 8004e34:	77fb      	strb	r3, [r7, #31]
    }

    if(ret == AUDIO_OK)
 8004e36:	7ffb      	ldrb	r3, [r7, #31]
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d107      	bne.n	8004e4c <BSP_AUDIO_IN_InitEx+0xbc>
    {
      /* Initialize the codec internal registers */
      audio_drv->Init(AUDIO_I2C_ADDRESS, InputDevice, 100, AudioFreq);
 8004e3c:	4b09      	ldr	r3, [pc, #36]	@ (8004e64 <BSP_AUDIO_IN_InitEx+0xd4>)
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	681c      	ldr	r4, [r3, #0]
 8004e42:	89f9      	ldrh	r1, [r7, #14]
 8004e44:	68bb      	ldr	r3, [r7, #8]
 8004e46:	2264      	movs	r2, #100	@ 0x64
 8004e48:	2034      	movs	r0, #52	@ 0x34
 8004e4a:	47a0      	blx	r4
    }
  }
  return ret;
 8004e4c:	7ffb      	ldrb	r3, [r7, #31]
}
 8004e4e:	4618      	mov	r0, r3
 8004e50:	3724      	adds	r7, #36	@ 0x24
 8004e52:	46bd      	mov	sp, r7
 8004e54:	bd90      	pop	{r4, r7, pc}
 8004e56:	bf00      	nop
 8004e58:	2001315c 	.word	0x2001315c
 8004e5c:	40015c24 	.word	0x40015c24
 8004e60:	20012004 	.word	0x20012004
 8004e64:	200130d4 	.word	0x200130d4

08004e68 <BSP_AUDIO_IN_Record>:
  * @param  size: size of the recorded buffer in number of elements (typically number of half-words)
  *               Be careful that it is not the same unit than BSP_AUDIO_OUT_Play function
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t  BSP_AUDIO_IN_Record(uint16_t* pbuf, uint32_t size)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b084      	sub	sp, #16
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
 8004e70:	6039      	str	r1, [r7, #0]
  uint32_t ret = AUDIO_ERROR;
 8004e72:	2301      	movs	r3, #1
 8004e74:	60fb      	str	r3, [r7, #12]
  
  /* Start the process receive DMA */
  HAL_SAI_Receive_DMA(&haudio_in_sai, (uint8_t*)pbuf, size);
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	b29b      	uxth	r3, r3
 8004e7a:	461a      	mov	r2, r3
 8004e7c:	6879      	ldr	r1, [r7, #4]
 8004e7e:	4805      	ldr	r0, [pc, #20]	@ (8004e94 <BSP_AUDIO_IN_Record+0x2c>)
 8004e80:	f007 ffb8 	bl	800cdf4 <HAL_SAI_Receive_DMA>
  
  /* Return AUDIO_OK when all operations are correctly done */
  ret = AUDIO_OK;
 8004e84:	2300      	movs	r3, #0
 8004e86:	60fb      	str	r3, [r7, #12]
  
  return ret;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	b2db      	uxtb	r3, r3
}
 8004e8c:	4618      	mov	r0, r3
 8004e8e:	3710      	adds	r7, #16
 8004e90:	46bd      	mov	sp, r7
 8004e92:	bd80      	pop	{r7, pc}
 8004e94:	2001315c 	.word	0x2001315c

08004e98 <HAL_SAI_RxCpltCallback>:
  * @brief  Rx Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	b082      	sub	sp, #8
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
  /* Call the record update function to get the next buffer to fill and its size (size is ignored) */
  BSP_AUDIO_IN_TransferComplete_CallBack();
 8004ea0:	f7fc fdbc 	bl	8001a1c <BSP_AUDIO_IN_TransferComplete_CallBack>
}
 8004ea4:	bf00      	nop
 8004ea6:	3708      	adds	r7, #8
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	bd80      	pop	{r7, pc}

08004eac <HAL_SAI_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b082      	sub	sp, #8
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
  /* Manage the remaining file size and new address offset: This function 
     should be coded by user (its prototype is already declared in stm32746g_discovery_audio.h) */
  BSP_AUDIO_IN_HalfTransfer_CallBack();
 8004eb4:	f000 f804 	bl	8004ec0 <BSP_AUDIO_IN_HalfTransfer_CallBack>
}
 8004eb8:	bf00      	nop
 8004eba:	3708      	adds	r7, #8
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	bd80      	pop	{r7, pc}

08004ec0 <BSP_AUDIO_IN_HalfTransfer_CallBack>:
/**
  * @brief  Manages the DMA Half Transfer complete event.
  * @retval None
  */
__weak void BSP_AUDIO_IN_HalfTransfer_CallBack(void)
{ 
 8004ec0:	b480      	push	{r7}
 8004ec2:	af00      	add	r7, sp, #0
  /* This function should be implemented by the user application.
     It is called into this driver when the current buffer is filled
     to prepare the next buffer pointer and its size. */
}
 8004ec4:	bf00      	nop
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ecc:	4770      	bx	lr

08004ece <BSP_AUDIO_IN_Error_CallBack>:
/**
  * @brief  Audio IN Error callback function.
  * @retval None
  */
__weak void BSP_AUDIO_IN_Error_CallBack(void)
{   
 8004ece:	b480      	push	{r7}
 8004ed0:	af00      	add	r7, sp, #0
  /* This function is called when an Interrupt due to transfer error on or peripheral
     error occurs. */
}
 8004ed2:	bf00      	nop
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eda:	4770      	bx	lr

08004edc <BSP_AUDIO_IN_MspInit>:
  * @param  hsai: SAI handle
  * @param  Params
  * @retval None
  */
__weak void BSP_AUDIO_IN_MspInit(SAI_HandleTypeDef *hsai, void *Params)
{
 8004edc:	b580      	push	{r7, lr}
 8004ede:	b08c      	sub	sp, #48	@ 0x30
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
 8004ee4:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_sai_rx;
  GPIO_InitTypeDef  gpio_init_structure;  

  /* Enable SAI clock */
  AUDIO_IN_SAIx_CLK_ENABLE();
 8004ee6:	4b50      	ldr	r3, [pc, #320]	@ (8005028 <BSP_AUDIO_IN_MspInit+0x14c>)
 8004ee8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004eea:	4a4f      	ldr	r2, [pc, #316]	@ (8005028 <BSP_AUDIO_IN_MspInit+0x14c>)
 8004eec:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004ef0:	6453      	str	r3, [r2, #68]	@ 0x44
 8004ef2:	4b4d      	ldr	r3, [pc, #308]	@ (8005028 <BSP_AUDIO_IN_MspInit+0x14c>)
 8004ef4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ef6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004efa:	61bb      	str	r3, [r7, #24]
 8004efc:	69bb      	ldr	r3, [r7, #24]
  
  /* Enable SD GPIO clock */
  AUDIO_IN_SAIx_SD_ENABLE();
 8004efe:	4b4a      	ldr	r3, [pc, #296]	@ (8005028 <BSP_AUDIO_IN_MspInit+0x14c>)
 8004f00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f02:	4a49      	ldr	r2, [pc, #292]	@ (8005028 <BSP_AUDIO_IN_MspInit+0x14c>)
 8004f04:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004f08:	6313      	str	r3, [r2, #48]	@ 0x30
 8004f0a:	4b47      	ldr	r3, [pc, #284]	@ (8005028 <BSP_AUDIO_IN_MspInit+0x14c>)
 8004f0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f12:	617b      	str	r3, [r7, #20]
 8004f14:	697b      	ldr	r3, [r7, #20]
  /* CODEC_SAI pin configuration: SD pin */
  gpio_init_structure.Pin = AUDIO_IN_SAIx_SD_PIN;
 8004f16:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004f1a:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8004f1c:	2302      	movs	r3, #2
 8004f1e:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8004f20:	2300      	movs	r3, #0
 8004f22:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8004f24:	2302      	movs	r3, #2
 8004f26:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_IN_SAIx_SD_AF;
 8004f28:	230a      	movs	r3, #10
 8004f2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_IN_SAIx_SD_GPIO_PORT, &gpio_init_structure);
 8004f2c:	f107 031c 	add.w	r3, r7, #28
 8004f30:	4619      	mov	r1, r3
 8004f32:	483e      	ldr	r0, [pc, #248]	@ (800502c <BSP_AUDIO_IN_MspInit+0x150>)
 8004f34:	f002 f81c 	bl	8006f70 <HAL_GPIO_Init>

  /* Enable Audio INT GPIO clock */
  AUDIO_IN_INT_GPIO_ENABLE();
 8004f38:	4b3b      	ldr	r3, [pc, #236]	@ (8005028 <BSP_AUDIO_IN_MspInit+0x14c>)
 8004f3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f3c:	4a3a      	ldr	r2, [pc, #232]	@ (8005028 <BSP_AUDIO_IN_MspInit+0x14c>)
 8004f3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004f42:	6313      	str	r3, [r2, #48]	@ 0x30
 8004f44:	4b38      	ldr	r3, [pc, #224]	@ (8005028 <BSP_AUDIO_IN_MspInit+0x14c>)
 8004f46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f4c:	613b      	str	r3, [r7, #16]
 8004f4e:	693b      	ldr	r3, [r7, #16]
  /* Audio INT pin configuration: input */
  gpio_init_structure.Pin = AUDIO_IN_INT_GPIO_PIN;
 8004f50:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004f54:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8004f56:	2300      	movs	r3, #0
 8004f58:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8004f5a:	2300      	movs	r3, #0
 8004f5c:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8004f5e:	2302      	movs	r3, #2
 8004f60:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(AUDIO_IN_INT_GPIO_PORT, &gpio_init_structure);
 8004f62:	f107 031c 	add.w	r3, r7, #28
 8004f66:	4619      	mov	r1, r3
 8004f68:	4831      	ldr	r0, [pc, #196]	@ (8005030 <BSP_AUDIO_IN_MspInit+0x154>)
 8004f6a:	f002 f801 	bl	8006f70 <HAL_GPIO_Init>

  /* Enable the DMA clock */
  AUDIO_IN_SAIx_DMAx_CLK_ENABLE();
 8004f6e:	4b2e      	ldr	r3, [pc, #184]	@ (8005028 <BSP_AUDIO_IN_MspInit+0x14c>)
 8004f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f72:	4a2d      	ldr	r2, [pc, #180]	@ (8005028 <BSP_AUDIO_IN_MspInit+0x14c>)
 8004f74:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004f78:	6313      	str	r3, [r2, #48]	@ 0x30
 8004f7a:	4b2b      	ldr	r3, [pc, #172]	@ (8005028 <BSP_AUDIO_IN_MspInit+0x14c>)
 8004f7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f7e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f82:	60fb      	str	r3, [r7, #12]
 8004f84:	68fb      	ldr	r3, [r7, #12]
    
  if(hsai->Instance == AUDIO_IN_SAIx)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	4a2a      	ldr	r2, [pc, #168]	@ (8005034 <BSP_AUDIO_IN_MspInit+0x158>)
 8004f8c:	4293      	cmp	r3, r2
 8004f8e:	d137      	bne.n	8005000 <BSP_AUDIO_IN_MspInit+0x124>
  {
    /* Configure the hdma_sai_rx handle parameters */
    hdma_sai_rx.Init.Channel             = AUDIO_IN_SAIx_DMAx_CHANNEL;
 8004f90:	4b29      	ldr	r3, [pc, #164]	@ (8005038 <BSP_AUDIO_IN_MspInit+0x15c>)
 8004f92:	2200      	movs	r2, #0
 8004f94:	605a      	str	r2, [r3, #4]
    hdma_sai_rx.Init.Direction           = DMA_PERIPH_TO_MEMORY;
 8004f96:	4b28      	ldr	r3, [pc, #160]	@ (8005038 <BSP_AUDIO_IN_MspInit+0x15c>)
 8004f98:	2200      	movs	r2, #0
 8004f9a:	609a      	str	r2, [r3, #8]
    hdma_sai_rx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8004f9c:	4b26      	ldr	r3, [pc, #152]	@ (8005038 <BSP_AUDIO_IN_MspInit+0x15c>)
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	60da      	str	r2, [r3, #12]
    hdma_sai_rx.Init.MemInc              = DMA_MINC_ENABLE;
 8004fa2:	4b25      	ldr	r3, [pc, #148]	@ (8005038 <BSP_AUDIO_IN_MspInit+0x15c>)
 8004fa4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004fa8:	611a      	str	r2, [r3, #16]
    hdma_sai_rx.Init.PeriphDataAlignment = AUDIO_IN_SAIx_DMAx_PERIPH_DATA_SIZE;
 8004faa:	4b23      	ldr	r3, [pc, #140]	@ (8005038 <BSP_AUDIO_IN_MspInit+0x15c>)
 8004fac:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004fb0:	615a      	str	r2, [r3, #20]
    hdma_sai_rx.Init.MemDataAlignment    = AUDIO_IN_SAIx_DMAx_MEM_DATA_SIZE;
 8004fb2:	4b21      	ldr	r3, [pc, #132]	@ (8005038 <BSP_AUDIO_IN_MspInit+0x15c>)
 8004fb4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004fb8:	619a      	str	r2, [r3, #24]
    hdma_sai_rx.Init.Mode                = DMA_CIRCULAR;
 8004fba:	4b1f      	ldr	r3, [pc, #124]	@ (8005038 <BSP_AUDIO_IN_MspInit+0x15c>)
 8004fbc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004fc0:	61da      	str	r2, [r3, #28]
    hdma_sai_rx.Init.Priority            = DMA_PRIORITY_HIGH;
 8004fc2:	4b1d      	ldr	r3, [pc, #116]	@ (8005038 <BSP_AUDIO_IN_MspInit+0x15c>)
 8004fc4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004fc8:	621a      	str	r2, [r3, #32]
    hdma_sai_rx.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 8004fca:	4b1b      	ldr	r3, [pc, #108]	@ (8005038 <BSP_AUDIO_IN_MspInit+0x15c>)
 8004fcc:	2200      	movs	r2, #0
 8004fce:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sai_rx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8004fd0:	4b19      	ldr	r3, [pc, #100]	@ (8005038 <BSP_AUDIO_IN_MspInit+0x15c>)
 8004fd2:	2203      	movs	r2, #3
 8004fd4:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sai_rx.Init.MemBurst            = DMA_MBURST_SINGLE;
 8004fd6:	4b18      	ldr	r3, [pc, #96]	@ (8005038 <BSP_AUDIO_IN_MspInit+0x15c>)
 8004fd8:	2200      	movs	r2, #0
 8004fda:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sai_rx.Init.PeriphBurst         = DMA_MBURST_SINGLE;
 8004fdc:	4b16      	ldr	r3, [pc, #88]	@ (8005038 <BSP_AUDIO_IN_MspInit+0x15c>)
 8004fde:	2200      	movs	r2, #0
 8004fe0:	631a      	str	r2, [r3, #48]	@ 0x30
    
    hdma_sai_rx.Instance = AUDIO_IN_SAIx_DMAx_STREAM;
 8004fe2:	4b15      	ldr	r3, [pc, #84]	@ (8005038 <BSP_AUDIO_IN_MspInit+0x15c>)
 8004fe4:	4a15      	ldr	r2, [pc, #84]	@ (800503c <BSP_AUDIO_IN_MspInit+0x160>)
 8004fe6:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hsai, hdmarx, hdma_sai_rx);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	4a13      	ldr	r2, [pc, #76]	@ (8005038 <BSP_AUDIO_IN_MspInit+0x15c>)
 8004fec:	671a      	str	r2, [r3, #112]	@ 0x70
 8004fee:	4a12      	ldr	r2, [pc, #72]	@ (8005038 <BSP_AUDIO_IN_MspInit+0x15c>)
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	6393      	str	r3, [r2, #56]	@ 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_sai_rx);
 8004ff4:	4810      	ldr	r0, [pc, #64]	@ (8005038 <BSP_AUDIO_IN_MspInit+0x15c>)
 8004ff6:	f000 ff4d 	bl	8005e94 <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_sai_rx);
 8004ffa:	480f      	ldr	r0, [pc, #60]	@ (8005038 <BSP_AUDIO_IN_MspInit+0x15c>)
 8004ffc:	f000 fe9c 	bl	8005d38 <HAL_DMA_Init>
  }
  
  /* SAI DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_IN_SAIx_DMAx_IRQ, AUDIO_IN_IRQ_PREPRIO, 0);
 8005000:	2200      	movs	r2, #0
 8005002:	210f      	movs	r1, #15
 8005004:	2046      	movs	r0, #70	@ 0x46
 8005006:	f000 fc89 	bl	800591c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_IN_SAIx_DMAx_IRQ);
 800500a:	2046      	movs	r0, #70	@ 0x46
 800500c:	f000 fca2 	bl	8005954 <HAL_NVIC_EnableIRQ>

  /* Audio INT IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_IN_INT_IRQ, AUDIO_IN_IRQ_PREPRIO, 0);
 8005010:	2200      	movs	r2, #0
 8005012:	210f      	movs	r1, #15
 8005014:	2028      	movs	r0, #40	@ 0x28
 8005016:	f000 fc81 	bl	800591c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_IN_INT_IRQ);
 800501a:	2028      	movs	r0, #40	@ 0x28
 800501c:	f000 fc9a 	bl	8005954 <HAL_NVIC_EnableIRQ>
}
 8005020:	bf00      	nop
 8005022:	3730      	adds	r7, #48	@ 0x30
 8005024:	46bd      	mov	sp, r7
 8005026:	bd80      	pop	{r7, pc}
 8005028:	40023800 	.word	0x40023800
 800502c:	40021800 	.word	0x40021800
 8005030:	40021c00 	.word	0x40021c00
 8005034:	40015c24 	.word	0x40015c24
 8005038:	20013240 	.word	0x20013240
 800503c:	400264b8 	.word	0x400264b8

08005040 <SAIx_In_Init>:
  * @param  SlotActive: CODEC_AUDIOFRAME_SLOT_02 or CODEC_AUDIOFRAME_SLOT_13
  * @param  AudioFreq: Audio frequency to be configured for the SAI peripheral.
  * @retval None
  */
static void SAIx_In_Init(uint32_t SaiOutMode, uint32_t SlotActive, uint32_t AudioFreq)
{
 8005040:	b580      	push	{r7, lr}
 8005042:	b084      	sub	sp, #16
 8005044:	af00      	add	r7, sp, #0
 8005046:	60f8      	str	r0, [r7, #12]
 8005048:	60b9      	str	r1, [r7, #8]
 800504a:	607a      	str	r2, [r7, #4]
  /* Initialize SAI2 block A in MASTER RX */
  /* Initialize the haudio_out_sai Instance parameter */
  haudio_out_sai.Instance = AUDIO_OUT_SAIx;
 800504c:	4b53      	ldr	r3, [pc, #332]	@ (800519c <SAIx_In_Init+0x15c>)
 800504e:	4a54      	ldr	r2, [pc, #336]	@ (80051a0 <SAIx_In_Init+0x160>)
 8005050:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral to allow access to SAI internal registers */
  __HAL_SAI_DISABLE(&haudio_out_sai);
 8005052:	4b52      	ldr	r3, [pc, #328]	@ (800519c <SAIx_In_Init+0x15c>)
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	681a      	ldr	r2, [r3, #0]
 8005058:	4b50      	ldr	r3, [pc, #320]	@ (800519c <SAIx_In_Init+0x15c>)
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005060:	601a      	str	r2, [r3, #0]

  /* Configure SAI_Block_x
  LSBFirst: Disabled
  DataSize: 16 */
  haudio_out_sai.Init.AudioFrequency = AudioFreq;
 8005062:	4a4e      	ldr	r2, [pc, #312]	@ (800519c <SAIx_In_Init+0x15c>)
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	61d3      	str	r3, [r2, #28]
  haudio_out_sai.Init.AudioMode = SaiOutMode;
 8005068:	4a4c      	ldr	r2, [pc, #304]	@ (800519c <SAIx_In_Init+0x15c>)
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	6053      	str	r3, [r2, #4]
  haudio_out_sai.Init.NoDivider = SAI_MASTERDIVIDER_ENABLED;
 800506e:	4b4b      	ldr	r3, [pc, #300]	@ (800519c <SAIx_In_Init+0x15c>)
 8005070:	2200      	movs	r2, #0
 8005072:	615a      	str	r2, [r3, #20]
  haudio_out_sai.Init.Protocol = SAI_FREE_PROTOCOL;
 8005074:	4b49      	ldr	r3, [pc, #292]	@ (800519c <SAIx_In_Init+0x15c>)
 8005076:	2200      	movs	r2, #0
 8005078:	631a      	str	r2, [r3, #48]	@ 0x30
  haudio_out_sai.Init.DataSize = SAI_DATASIZE_16;
 800507a:	4b48      	ldr	r3, [pc, #288]	@ (800519c <SAIx_In_Init+0x15c>)
 800507c:	2280      	movs	r2, #128	@ 0x80
 800507e:	635a      	str	r2, [r3, #52]	@ 0x34
  haudio_out_sai.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8005080:	4b46      	ldr	r3, [pc, #280]	@ (800519c <SAIx_In_Init+0x15c>)
 8005082:	2200      	movs	r2, #0
 8005084:	639a      	str	r2, [r3, #56]	@ 0x38
  haudio_out_sai.Init.ClockStrobing = SAI_CLOCKSTROBING_RISINGEDGE;
 8005086:	4b45      	ldr	r3, [pc, #276]	@ (800519c <SAIx_In_Init+0x15c>)
 8005088:	2201      	movs	r2, #1
 800508a:	63da      	str	r2, [r3, #60]	@ 0x3c
  haudio_out_sai.Init.Synchro = SAI_ASYNCHRONOUS;
 800508c:	4b43      	ldr	r3, [pc, #268]	@ (800519c <SAIx_In_Init+0x15c>)
 800508e:	2200      	movs	r2, #0
 8005090:	609a      	str	r2, [r3, #8]
  haudio_out_sai.Init.OutputDrive = SAI_OUTPUTDRIVE_ENABLED;
 8005092:	4b42      	ldr	r3, [pc, #264]	@ (800519c <SAIx_In_Init+0x15c>)
 8005094:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005098:	611a      	str	r2, [r3, #16]
  haudio_out_sai.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 800509a:	4b40      	ldr	r3, [pc, #256]	@ (800519c <SAIx_In_Init+0x15c>)
 800509c:	2201      	movs	r2, #1
 800509e:	619a      	str	r2, [r3, #24]
  Frame Length: 64
  Frame active Length: 32
  FS Definition: Start frame + Channel Side identification
  FS Polarity: FS active Low
  FS Offset: FS asserted one bit before the first bit of slot 0 */
  haudio_out_sai.FrameInit.FrameLength = 64;
 80050a0:	4b3e      	ldr	r3, [pc, #248]	@ (800519c <SAIx_In_Init+0x15c>)
 80050a2:	2240      	movs	r2, #64	@ 0x40
 80050a4:	641a      	str	r2, [r3, #64]	@ 0x40
  haudio_out_sai.FrameInit.ActiveFrameLength = 32;
 80050a6:	4b3d      	ldr	r3, [pc, #244]	@ (800519c <SAIx_In_Init+0x15c>)
 80050a8:	2220      	movs	r2, #32
 80050aa:	645a      	str	r2, [r3, #68]	@ 0x44
  haudio_out_sai.FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION;
 80050ac:	4b3b      	ldr	r3, [pc, #236]	@ (800519c <SAIx_In_Init+0x15c>)
 80050ae:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80050b2:	649a      	str	r2, [r3, #72]	@ 0x48
  haudio_out_sai.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80050b4:	4b39      	ldr	r3, [pc, #228]	@ (800519c <SAIx_In_Init+0x15c>)
 80050b6:	2200      	movs	r2, #0
 80050b8:	64da      	str	r2, [r3, #76]	@ 0x4c
  haudio_out_sai.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 80050ba:	4b38      	ldr	r3, [pc, #224]	@ (800519c <SAIx_In_Init+0x15c>)
 80050bc:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80050c0:	651a      	str	r2, [r3, #80]	@ 0x50
  /* Configure SAI Block_x Slot
  Slot First Bit Offset: 0
  Slot Size  : 16
  Slot Number: 4
  Slot Active: All slot actives */
  haudio_out_sai.SlotInit.FirstBitOffset = 0;
 80050c2:	4b36      	ldr	r3, [pc, #216]	@ (800519c <SAIx_In_Init+0x15c>)
 80050c4:	2200      	movs	r2, #0
 80050c6:	655a      	str	r2, [r3, #84]	@ 0x54
  haudio_out_sai.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 80050c8:	4b34      	ldr	r3, [pc, #208]	@ (800519c <SAIx_In_Init+0x15c>)
 80050ca:	2200      	movs	r2, #0
 80050cc:	659a      	str	r2, [r3, #88]	@ 0x58
  haudio_out_sai.SlotInit.SlotNumber = 4;
 80050ce:	4b33      	ldr	r3, [pc, #204]	@ (800519c <SAIx_In_Init+0x15c>)
 80050d0:	2204      	movs	r2, #4
 80050d2:	65da      	str	r2, [r3, #92]	@ 0x5c
  haudio_out_sai.SlotInit.SlotActive = SlotActive;
 80050d4:	4a31      	ldr	r2, [pc, #196]	@ (800519c <SAIx_In_Init+0x15c>)
 80050d6:	68bb      	ldr	r3, [r7, #8]
 80050d8:	6613      	str	r3, [r2, #96]	@ 0x60

  HAL_SAI_Init(&haudio_out_sai);
 80050da:	4830      	ldr	r0, [pc, #192]	@ (800519c <SAIx_In_Init+0x15c>)
 80050dc:	f007 fcd6 	bl	800ca8c <HAL_SAI_Init>

  /* Initialize SAI2 block B in SLAVE RX synchronous from SAI2 block A */
  /* Initialize the haudio_in_sai Instance parameter */
  haudio_in_sai.Instance = AUDIO_IN_SAIx;
 80050e0:	4b30      	ldr	r3, [pc, #192]	@ (80051a4 <SAIx_In_Init+0x164>)
 80050e2:	4a31      	ldr	r2, [pc, #196]	@ (80051a8 <SAIx_In_Init+0x168>)
 80050e4:	601a      	str	r2, [r3, #0]
  
  /* Disable SAI peripheral to allow access to SAI internal registers */
  __HAL_SAI_DISABLE(&haudio_in_sai);
 80050e6:	4b2f      	ldr	r3, [pc, #188]	@ (80051a4 <SAIx_In_Init+0x164>)
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	681a      	ldr	r2, [r3, #0]
 80050ec:	4b2d      	ldr	r3, [pc, #180]	@ (80051a4 <SAIx_In_Init+0x164>)
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80050f4:	601a      	str	r2, [r3, #0]
  
  /* Configure SAI_Block_x
  LSBFirst: Disabled
  DataSize: 16 */
  haudio_in_sai.Init.AudioFrequency = AudioFreq;
 80050f6:	4a2b      	ldr	r2, [pc, #172]	@ (80051a4 <SAIx_In_Init+0x164>)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	61d3      	str	r3, [r2, #28]
  haudio_in_sai.Init.AudioMode = SAI_MODESLAVE_RX;
 80050fc:	4b29      	ldr	r3, [pc, #164]	@ (80051a4 <SAIx_In_Init+0x164>)
 80050fe:	2203      	movs	r2, #3
 8005100:	605a      	str	r2, [r3, #4]
  haudio_in_sai.Init.NoDivider = SAI_MASTERDIVIDER_ENABLED;
 8005102:	4b28      	ldr	r3, [pc, #160]	@ (80051a4 <SAIx_In_Init+0x164>)
 8005104:	2200      	movs	r2, #0
 8005106:	615a      	str	r2, [r3, #20]
  haudio_in_sai.Init.Protocol = SAI_FREE_PROTOCOL;
 8005108:	4b26      	ldr	r3, [pc, #152]	@ (80051a4 <SAIx_In_Init+0x164>)
 800510a:	2200      	movs	r2, #0
 800510c:	631a      	str	r2, [r3, #48]	@ 0x30
  haudio_in_sai.Init.DataSize = SAI_DATASIZE_16;
 800510e:	4b25      	ldr	r3, [pc, #148]	@ (80051a4 <SAIx_In_Init+0x164>)
 8005110:	2280      	movs	r2, #128	@ 0x80
 8005112:	635a      	str	r2, [r3, #52]	@ 0x34
  haudio_in_sai.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8005114:	4b23      	ldr	r3, [pc, #140]	@ (80051a4 <SAIx_In_Init+0x164>)
 8005116:	2200      	movs	r2, #0
 8005118:	639a      	str	r2, [r3, #56]	@ 0x38
  haudio_in_sai.Init.ClockStrobing = SAI_CLOCKSTROBING_RISINGEDGE;
 800511a:	4b22      	ldr	r3, [pc, #136]	@ (80051a4 <SAIx_In_Init+0x164>)
 800511c:	2201      	movs	r2, #1
 800511e:	63da      	str	r2, [r3, #60]	@ 0x3c
  haudio_in_sai.Init.Synchro = SAI_SYNCHRONOUS;
 8005120:	4b20      	ldr	r3, [pc, #128]	@ (80051a4 <SAIx_In_Init+0x164>)
 8005122:	2201      	movs	r2, #1
 8005124:	609a      	str	r2, [r3, #8]
  haudio_in_sai.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLED;
 8005126:	4b1f      	ldr	r3, [pc, #124]	@ (80051a4 <SAIx_In_Init+0x164>)
 8005128:	2200      	movs	r2, #0
 800512a:	611a      	str	r2, [r3, #16]
  haudio_in_sai.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 800512c:	4b1d      	ldr	r3, [pc, #116]	@ (80051a4 <SAIx_In_Init+0x164>)
 800512e:	2201      	movs	r2, #1
 8005130:	619a      	str	r2, [r3, #24]
  Frame Length: 64
  Frame active Length: 32
  FS Definition: Start frame + Channel Side identification
  FS Polarity: FS active Low
  FS Offset: FS asserted one bit before the first bit of slot 0 */
  haudio_in_sai.FrameInit.FrameLength = 64;
 8005132:	4b1c      	ldr	r3, [pc, #112]	@ (80051a4 <SAIx_In_Init+0x164>)
 8005134:	2240      	movs	r2, #64	@ 0x40
 8005136:	641a      	str	r2, [r3, #64]	@ 0x40
  haudio_in_sai.FrameInit.ActiveFrameLength = 32;
 8005138:	4b1a      	ldr	r3, [pc, #104]	@ (80051a4 <SAIx_In_Init+0x164>)
 800513a:	2220      	movs	r2, #32
 800513c:	645a      	str	r2, [r3, #68]	@ 0x44
  haudio_in_sai.FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION;
 800513e:	4b19      	ldr	r3, [pc, #100]	@ (80051a4 <SAIx_In_Init+0x164>)
 8005140:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005144:	649a      	str	r2, [r3, #72]	@ 0x48
  haudio_in_sai.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8005146:	4b17      	ldr	r3, [pc, #92]	@ (80051a4 <SAIx_In_Init+0x164>)
 8005148:	2200      	movs	r2, #0
 800514a:	64da      	str	r2, [r3, #76]	@ 0x4c
  haudio_in_sai.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 800514c:	4b15      	ldr	r3, [pc, #84]	@ (80051a4 <SAIx_In_Init+0x164>)
 800514e:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8005152:	651a      	str	r2, [r3, #80]	@ 0x50
  /* Configure SAI Block_x Slot
  Slot First Bit Offset: 0
  Slot Size  : 16
  Slot Number: 4
  Slot Active: All slot active */
  haudio_in_sai.SlotInit.FirstBitOffset = 0;
 8005154:	4b13      	ldr	r3, [pc, #76]	@ (80051a4 <SAIx_In_Init+0x164>)
 8005156:	2200      	movs	r2, #0
 8005158:	655a      	str	r2, [r3, #84]	@ 0x54
  haudio_in_sai.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 800515a:	4b12      	ldr	r3, [pc, #72]	@ (80051a4 <SAIx_In_Init+0x164>)
 800515c:	2200      	movs	r2, #0
 800515e:	659a      	str	r2, [r3, #88]	@ 0x58
  haudio_in_sai.SlotInit.SlotNumber = 4;
 8005160:	4b10      	ldr	r3, [pc, #64]	@ (80051a4 <SAIx_In_Init+0x164>)
 8005162:	2204      	movs	r2, #4
 8005164:	65da      	str	r2, [r3, #92]	@ 0x5c
  haudio_in_sai.SlotInit.SlotActive = SlotActive;
 8005166:	4a0f      	ldr	r2, [pc, #60]	@ (80051a4 <SAIx_In_Init+0x164>)
 8005168:	68bb      	ldr	r3, [r7, #8]
 800516a:	6613      	str	r3, [r2, #96]	@ 0x60

  HAL_SAI_Init(&haudio_in_sai);
 800516c:	480d      	ldr	r0, [pc, #52]	@ (80051a4 <SAIx_In_Init+0x164>)
 800516e:	f007 fc8d 	bl	800ca8c <HAL_SAI_Init>

  /* Enable SAI peripheral to generate MCLK */
  __HAL_SAI_ENABLE(&haudio_out_sai);
 8005172:	4b0a      	ldr	r3, [pc, #40]	@ (800519c <SAIx_In_Init+0x15c>)
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	681a      	ldr	r2, [r3, #0]
 8005178:	4b08      	ldr	r3, [pc, #32]	@ (800519c <SAIx_In_Init+0x15c>)
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005180:	601a      	str	r2, [r3, #0]

  /* Enable SAI peripheral */
  __HAL_SAI_ENABLE(&haudio_in_sai);
 8005182:	4b08      	ldr	r3, [pc, #32]	@ (80051a4 <SAIx_In_Init+0x164>)
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	681a      	ldr	r2, [r3, #0]
 8005188:	4b06      	ldr	r3, [pc, #24]	@ (80051a4 <SAIx_In_Init+0x164>)
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005190:	601a      	str	r2, [r3, #0]
}
 8005192:	bf00      	nop
 8005194:	3710      	adds	r7, #16
 8005196:	46bd      	mov	sp, r7
 8005198:	bd80      	pop	{r7, pc}
 800519a:	bf00      	nop
 800519c:	200130d8 	.word	0x200130d8
 80051a0:	40015c04 	.word	0x40015c04
 80051a4:	2001315c 	.word	0x2001315c
 80051a8:	40015c24 	.word	0x40015c24

080051ac <SAIx_In_DeInit>:
/**
  * @brief  Deinitializes the output Audio Codec audio interface (SAI).
  * @retval None
  */
static void SAIx_In_DeInit(void)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	af00      	add	r7, sp, #0
  /* Initialize the haudio_in_sai Instance parameter */
  haudio_in_sai.Instance = AUDIO_IN_SAIx;
 80051b0:	4b07      	ldr	r3, [pc, #28]	@ (80051d0 <SAIx_In_DeInit+0x24>)
 80051b2:	4a08      	ldr	r2, [pc, #32]	@ (80051d4 <SAIx_In_DeInit+0x28>)
 80051b4:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  __HAL_SAI_DISABLE(&haudio_in_sai);
 80051b6:	4b06      	ldr	r3, [pc, #24]	@ (80051d0 <SAIx_In_DeInit+0x24>)
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	681a      	ldr	r2, [r3, #0]
 80051bc:	4b04      	ldr	r3, [pc, #16]	@ (80051d0 <SAIx_In_DeInit+0x24>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80051c4:	601a      	str	r2, [r3, #0]

  HAL_SAI_DeInit(&haudio_in_sai);
 80051c6:	4802      	ldr	r0, [pc, #8]	@ (80051d0 <SAIx_In_DeInit+0x24>)
 80051c8:	f007 fdde 	bl	800cd88 <HAL_SAI_DeInit>
}
 80051cc:	bf00      	nop
 80051ce:	bd80      	pop	{r7, pc}
 80051d0:	2001315c 	.word	0x2001315c
 80051d4:	40015c24 	.word	0x40015c24

080051d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80051dc:	2003      	movs	r0, #3
 80051de:	f000 fb92 	bl	8005906 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80051e2:	2000      	movs	r0, #0
 80051e4:	f7fd fe3a 	bl	8002e5c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80051e8:	f7fc fc90 	bl	8001b0c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80051ec:	2300      	movs	r3, #0
}
 80051ee:	4618      	mov	r0, r3
 80051f0:	bd80      	pop	{r7, pc}
	...

080051f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80051f4:	b480      	push	{r7}
 80051f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80051f8:	4b06      	ldr	r3, [pc, #24]	@ (8005214 <HAL_IncTick+0x20>)
 80051fa:	781b      	ldrb	r3, [r3, #0]
 80051fc:	461a      	mov	r2, r3
 80051fe:	4b06      	ldr	r3, [pc, #24]	@ (8005218 <HAL_IncTick+0x24>)
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	4413      	add	r3, r2
 8005204:	4a04      	ldr	r2, [pc, #16]	@ (8005218 <HAL_IncTick+0x24>)
 8005206:	6013      	str	r3, [r2, #0]
}
 8005208:	bf00      	nop
 800520a:	46bd      	mov	sp, r7
 800520c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005210:	4770      	bx	lr
 8005212:	bf00      	nop
 8005214:	2001203c 	.word	0x2001203c
 8005218:	200132a0 	.word	0x200132a0

0800521c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800521c:	b480      	push	{r7}
 800521e:	af00      	add	r7, sp, #0
  return uwTick;
 8005220:	4b03      	ldr	r3, [pc, #12]	@ (8005230 <HAL_GetTick+0x14>)
 8005222:	681b      	ldr	r3, [r3, #0]
}
 8005224:	4618      	mov	r0, r3
 8005226:	46bd      	mov	sp, r7
 8005228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522c:	4770      	bx	lr
 800522e:	bf00      	nop
 8005230:	200132a0 	.word	0x200132a0

08005234 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005234:	b580      	push	{r7, lr}
 8005236:	b084      	sub	sp, #16
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800523c:	f7ff ffee 	bl	800521c <HAL_GetTick>
 8005240:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800524c:	d005      	beq.n	800525a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800524e:	4b0a      	ldr	r3, [pc, #40]	@ (8005278 <HAL_Delay+0x44>)
 8005250:	781b      	ldrb	r3, [r3, #0]
 8005252:	461a      	mov	r2, r3
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	4413      	add	r3, r2
 8005258:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800525a:	bf00      	nop
 800525c:	f7ff ffde 	bl	800521c <HAL_GetTick>
 8005260:	4602      	mov	r2, r0
 8005262:	68bb      	ldr	r3, [r7, #8]
 8005264:	1ad3      	subs	r3, r2, r3
 8005266:	68fa      	ldr	r2, [r7, #12]
 8005268:	429a      	cmp	r2, r3
 800526a:	d8f7      	bhi.n	800525c <HAL_Delay+0x28>
  {
  }
}
 800526c:	bf00      	nop
 800526e:	bf00      	nop
 8005270:	3710      	adds	r7, #16
 8005272:	46bd      	mov	sp, r7
 8005274:	bd80      	pop	{r7, pc}
 8005276:	bf00      	nop
 8005278:	2001203c 	.word	0x2001203c

0800527c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800527c:	b580      	push	{r7, lr}
 800527e:	b084      	sub	sp, #16
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005284:	2300      	movs	r3, #0
 8005286:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2b00      	cmp	r3, #0
 800528c:	d101      	bne.n	8005292 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800528e:	2301      	movs	r3, #1
 8005290:	e031      	b.n	80052f6 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005296:	2b00      	cmp	r3, #0
 8005298:	d109      	bne.n	80052ae <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800529a:	6878      	ldr	r0, [r7, #4]
 800529c:	f7fc fc5e 	bl	8001b5c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2200      	movs	r2, #0
 80052a4:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	2200      	movs	r2, #0
 80052aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052b2:	f003 0310 	and.w	r3, r3, #16
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d116      	bne.n	80052e8 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80052be:	4b10      	ldr	r3, [pc, #64]	@ (8005300 <HAL_ADC_Init+0x84>)
 80052c0:	4013      	ands	r3, r2
 80052c2:	f043 0202 	orr.w	r2, r3, #2
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80052ca:	6878      	ldr	r0, [r7, #4]
 80052cc:	f000 f974 	bl	80055b8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2200      	movs	r2, #0
 80052d4:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052da:	f023 0303 	bic.w	r3, r3, #3
 80052de:	f043 0201 	orr.w	r2, r3, #1
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	641a      	str	r2, [r3, #64]	@ 0x40
 80052e6:	e001      	b.n	80052ec <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80052e8:	2301      	movs	r3, #1
 80052ea:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2200      	movs	r2, #0
 80052f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80052f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80052f6:	4618      	mov	r0, r3
 80052f8:	3710      	adds	r7, #16
 80052fa:	46bd      	mov	sp, r7
 80052fc:	bd80      	pop	{r7, pc}
 80052fe:	bf00      	nop
 8005300:	ffffeefd 	.word	0xffffeefd

08005304 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8005304:	b480      	push	{r7}
 8005306:	b085      	sub	sp, #20
 8005308:	af00      	add	r7, sp, #0
 800530a:	6078      	str	r0, [r7, #4]
 800530c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 800530e:	2300      	movs	r3, #0
 8005310:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005318:	2b01      	cmp	r3, #1
 800531a:	d101      	bne.n	8005320 <HAL_ADC_ConfigChannel+0x1c>
 800531c:	2302      	movs	r3, #2
 800531e:	e13a      	b.n	8005596 <HAL_ADC_ConfigChannel+0x292>
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2201      	movs	r2, #1
 8005324:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	2b09      	cmp	r3, #9
 800532e:	d93a      	bls.n	80053a6 <HAL_ADC_ConfigChannel+0xa2>
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005338:	d035      	beq.n	80053a6 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	68d9      	ldr	r1, [r3, #12]
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	b29b      	uxth	r3, r3
 8005346:	461a      	mov	r2, r3
 8005348:	4613      	mov	r3, r2
 800534a:	005b      	lsls	r3, r3, #1
 800534c:	4413      	add	r3, r2
 800534e:	3b1e      	subs	r3, #30
 8005350:	2207      	movs	r2, #7
 8005352:	fa02 f303 	lsl.w	r3, r2, r3
 8005356:	43da      	mvns	r2, r3
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	400a      	ands	r2, r1
 800535e:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	4a8f      	ldr	r2, [pc, #572]	@ (80055a4 <HAL_ADC_ConfigChannel+0x2a0>)
 8005366:	4293      	cmp	r3, r2
 8005368:	d10a      	bne.n	8005380 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	68d9      	ldr	r1, [r3, #12]
 8005370:	683b      	ldr	r3, [r7, #0]
 8005372:	689b      	ldr	r3, [r3, #8]
 8005374:	061a      	lsls	r2, r3, #24
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	430a      	orrs	r2, r1
 800537c:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800537e:	e039      	b.n	80053f4 <HAL_ADC_ConfigChannel+0xf0>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	68d9      	ldr	r1, [r3, #12]
 8005386:	683b      	ldr	r3, [r7, #0]
 8005388:	689a      	ldr	r2, [r3, #8]
 800538a:	683b      	ldr	r3, [r7, #0]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	b29b      	uxth	r3, r3
 8005390:	4618      	mov	r0, r3
 8005392:	4603      	mov	r3, r0
 8005394:	005b      	lsls	r3, r3, #1
 8005396:	4403      	add	r3, r0
 8005398:	3b1e      	subs	r3, #30
 800539a:	409a      	lsls	r2, r3
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	430a      	orrs	r2, r1
 80053a2:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80053a4:	e026      	b.n	80053f4 <HAL_ADC_ConfigChannel+0xf0>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	6919      	ldr	r1, [r3, #16]
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	b29b      	uxth	r3, r3
 80053b2:	461a      	mov	r2, r3
 80053b4:	4613      	mov	r3, r2
 80053b6:	005b      	lsls	r3, r3, #1
 80053b8:	4413      	add	r3, r2
 80053ba:	f003 031f 	and.w	r3, r3, #31
 80053be:	2207      	movs	r2, #7
 80053c0:	fa02 f303 	lsl.w	r3, r2, r3
 80053c4:	43da      	mvns	r2, r3
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	400a      	ands	r2, r1
 80053cc:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	6919      	ldr	r1, [r3, #16]
 80053d4:	683b      	ldr	r3, [r7, #0]
 80053d6:	689a      	ldr	r2, [r3, #8]
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	b29b      	uxth	r3, r3
 80053de:	4618      	mov	r0, r3
 80053e0:	4603      	mov	r3, r0
 80053e2:	005b      	lsls	r3, r3, #1
 80053e4:	4403      	add	r3, r0
 80053e6:	f003 031f 	and.w	r3, r3, #31
 80053ea:	409a      	lsls	r2, r3
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	430a      	orrs	r2, r1
 80053f2:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 80053f4:	683b      	ldr	r3, [r7, #0]
 80053f6:	685b      	ldr	r3, [r3, #4]
 80053f8:	2b06      	cmp	r3, #6
 80053fa:	d824      	bhi.n	8005446 <HAL_ADC_ConfigChannel+0x142>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8005402:	683b      	ldr	r3, [r7, #0]
 8005404:	685a      	ldr	r2, [r3, #4]
 8005406:	4613      	mov	r3, r2
 8005408:	009b      	lsls	r3, r3, #2
 800540a:	4413      	add	r3, r2
 800540c:	3b05      	subs	r3, #5
 800540e:	221f      	movs	r2, #31
 8005410:	fa02 f303 	lsl.w	r3, r2, r3
 8005414:	43da      	mvns	r2, r3
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	400a      	ands	r2, r1
 800541c:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8005424:	683b      	ldr	r3, [r7, #0]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	b29b      	uxth	r3, r3
 800542a:	4618      	mov	r0, r3
 800542c:	683b      	ldr	r3, [r7, #0]
 800542e:	685a      	ldr	r2, [r3, #4]
 8005430:	4613      	mov	r3, r2
 8005432:	009b      	lsls	r3, r3, #2
 8005434:	4413      	add	r3, r2
 8005436:	3b05      	subs	r3, #5
 8005438:	fa00 f203 	lsl.w	r2, r0, r3
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	430a      	orrs	r2, r1
 8005442:	635a      	str	r2, [r3, #52]	@ 0x34
 8005444:	e04c      	b.n	80054e0 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8005446:	683b      	ldr	r3, [r7, #0]
 8005448:	685b      	ldr	r3, [r3, #4]
 800544a:	2b0c      	cmp	r3, #12
 800544c:	d824      	bhi.n	8005498 <HAL_ADC_ConfigChannel+0x194>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005454:	683b      	ldr	r3, [r7, #0]
 8005456:	685a      	ldr	r2, [r3, #4]
 8005458:	4613      	mov	r3, r2
 800545a:	009b      	lsls	r3, r3, #2
 800545c:	4413      	add	r3, r2
 800545e:	3b23      	subs	r3, #35	@ 0x23
 8005460:	221f      	movs	r2, #31
 8005462:	fa02 f303 	lsl.w	r3, r2, r3
 8005466:	43da      	mvns	r2, r3
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	400a      	ands	r2, r1
 800546e:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005476:	683b      	ldr	r3, [r7, #0]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	b29b      	uxth	r3, r3
 800547c:	4618      	mov	r0, r3
 800547e:	683b      	ldr	r3, [r7, #0]
 8005480:	685a      	ldr	r2, [r3, #4]
 8005482:	4613      	mov	r3, r2
 8005484:	009b      	lsls	r3, r3, #2
 8005486:	4413      	add	r3, r2
 8005488:	3b23      	subs	r3, #35	@ 0x23
 800548a:	fa00 f203 	lsl.w	r2, r0, r3
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	430a      	orrs	r2, r1
 8005494:	631a      	str	r2, [r3, #48]	@ 0x30
 8005496:	e023      	b.n	80054e0 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	685a      	ldr	r2, [r3, #4]
 80054a2:	4613      	mov	r3, r2
 80054a4:	009b      	lsls	r3, r3, #2
 80054a6:	4413      	add	r3, r2
 80054a8:	3b41      	subs	r3, #65	@ 0x41
 80054aa:	221f      	movs	r2, #31
 80054ac:	fa02 f303 	lsl.w	r3, r2, r3
 80054b0:	43da      	mvns	r2, r3
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	400a      	ands	r2, r1
 80054b8:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	b29b      	uxth	r3, r3
 80054c6:	4618      	mov	r0, r3
 80054c8:	683b      	ldr	r3, [r7, #0]
 80054ca:	685a      	ldr	r2, [r3, #4]
 80054cc:	4613      	mov	r3, r2
 80054ce:	009b      	lsls	r3, r3, #2
 80054d0:	4413      	add	r3, r2
 80054d2:	3b41      	subs	r3, #65	@ 0x41
 80054d4:	fa00 f203 	lsl.w	r2, r0, r3
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	430a      	orrs	r2, r1
 80054de:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	4a30      	ldr	r2, [pc, #192]	@ (80055a8 <HAL_ADC_ConfigChannel+0x2a4>)
 80054e6:	4293      	cmp	r3, r2
 80054e8:	d10a      	bne.n	8005500 <HAL_ADC_ConfigChannel+0x1fc>
 80054ea:	683b      	ldr	r3, [r7, #0]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80054f2:	d105      	bne.n	8005500 <HAL_ADC_ConfigChannel+0x1fc>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 80054f4:	4b2d      	ldr	r3, [pc, #180]	@ (80055ac <HAL_ADC_ConfigChannel+0x2a8>)
 80054f6:	685b      	ldr	r3, [r3, #4]
 80054f8:	4a2c      	ldr	r2, [pc, #176]	@ (80055ac <HAL_ADC_ConfigChannel+0x2a8>)
 80054fa:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80054fe:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	4a28      	ldr	r2, [pc, #160]	@ (80055a8 <HAL_ADC_ConfigChannel+0x2a4>)
 8005506:	4293      	cmp	r3, r2
 8005508:	d10f      	bne.n	800552a <HAL_ADC_ConfigChannel+0x226>
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	2b12      	cmp	r3, #18
 8005510:	d10b      	bne.n	800552a <HAL_ADC_ConfigChannel+0x226>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8005512:	4b26      	ldr	r3, [pc, #152]	@ (80055ac <HAL_ADC_ConfigChannel+0x2a8>)
 8005514:	685b      	ldr	r3, [r3, #4]
 8005516:	4a25      	ldr	r2, [pc, #148]	@ (80055ac <HAL_ADC_ConfigChannel+0x2a8>)
 8005518:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800551c:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 800551e:	4b23      	ldr	r3, [pc, #140]	@ (80055ac <HAL_ADC_ConfigChannel+0x2a8>)
 8005520:	685b      	ldr	r3, [r3, #4]
 8005522:	4a22      	ldr	r2, [pc, #136]	@ (80055ac <HAL_ADC_ConfigChannel+0x2a8>)
 8005524:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005528:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	4a1e      	ldr	r2, [pc, #120]	@ (80055a8 <HAL_ADC_ConfigChannel+0x2a4>)
 8005530:	4293      	cmp	r3, r2
 8005532:	d12b      	bne.n	800558c <HAL_ADC_ConfigChannel+0x288>
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	4a1a      	ldr	r2, [pc, #104]	@ (80055a4 <HAL_ADC_ConfigChannel+0x2a0>)
 800553a:	4293      	cmp	r3, r2
 800553c:	d003      	beq.n	8005546 <HAL_ADC_ConfigChannel+0x242>
 800553e:	683b      	ldr	r3, [r7, #0]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	2b11      	cmp	r3, #17
 8005544:	d122      	bne.n	800558c <HAL_ADC_ConfigChannel+0x288>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8005546:	4b19      	ldr	r3, [pc, #100]	@ (80055ac <HAL_ADC_ConfigChannel+0x2a8>)
 8005548:	685b      	ldr	r3, [r3, #4]
 800554a:	4a18      	ldr	r2, [pc, #96]	@ (80055ac <HAL_ADC_ConfigChannel+0x2a8>)
 800554c:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8005550:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8005552:	4b16      	ldr	r3, [pc, #88]	@ (80055ac <HAL_ADC_ConfigChannel+0x2a8>)
 8005554:	685b      	ldr	r3, [r3, #4]
 8005556:	4a15      	ldr	r2, [pc, #84]	@ (80055ac <HAL_ADC_ConfigChannel+0x2a8>)
 8005558:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800555c:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	4a10      	ldr	r2, [pc, #64]	@ (80055a4 <HAL_ADC_ConfigChannel+0x2a0>)
 8005564:	4293      	cmp	r3, r2
 8005566:	d111      	bne.n	800558c <HAL_ADC_ConfigChannel+0x288>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8005568:	4b11      	ldr	r3, [pc, #68]	@ (80055b0 <HAL_ADC_ConfigChannel+0x2ac>)
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	4a11      	ldr	r2, [pc, #68]	@ (80055b4 <HAL_ADC_ConfigChannel+0x2b0>)
 800556e:	fba2 2303 	umull	r2, r3, r2, r3
 8005572:	0c9a      	lsrs	r2, r3, #18
 8005574:	4613      	mov	r3, r2
 8005576:	009b      	lsls	r3, r3, #2
 8005578:	4413      	add	r3, r2
 800557a:	005b      	lsls	r3, r3, #1
 800557c:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800557e:	e002      	b.n	8005586 <HAL_ADC_ConfigChannel+0x282>
      {
        counter--;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	3b01      	subs	r3, #1
 8005584:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	2b00      	cmp	r3, #0
 800558a:	d1f9      	bne.n	8005580 <HAL_ADC_ConfigChannel+0x27c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2200      	movs	r2, #0
 8005590:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005594:	2300      	movs	r3, #0
}
 8005596:	4618      	mov	r0, r3
 8005598:	3714      	adds	r7, #20
 800559a:	46bd      	mov	sp, r7
 800559c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a0:	4770      	bx	lr
 80055a2:	bf00      	nop
 80055a4:	10000012 	.word	0x10000012
 80055a8:	40012000 	.word	0x40012000
 80055ac:	40012300 	.word	0x40012300
 80055b0:	20012000 	.word	0x20012000
 80055b4:	431bde83 	.word	0x431bde83

080055b8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80055b8:	b480      	push	{r7}
 80055ba:	b083      	sub	sp, #12
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80055c0:	4b78      	ldr	r3, [pc, #480]	@ (80057a4 <ADC_Init+0x1ec>)
 80055c2:	685b      	ldr	r3, [r3, #4]
 80055c4:	4a77      	ldr	r2, [pc, #476]	@ (80057a4 <ADC_Init+0x1ec>)
 80055c6:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 80055ca:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80055cc:	4b75      	ldr	r3, [pc, #468]	@ (80057a4 <ADC_Init+0x1ec>)
 80055ce:	685a      	ldr	r2, [r3, #4]
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	685b      	ldr	r3, [r3, #4]
 80055d4:	4973      	ldr	r1, [pc, #460]	@ (80057a4 <ADC_Init+0x1ec>)
 80055d6:	4313      	orrs	r3, r2
 80055d8:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	685a      	ldr	r2, [r3, #4]
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80055e8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	6859      	ldr	r1, [r3, #4]
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	691b      	ldr	r3, [r3, #16]
 80055f4:	021a      	lsls	r2, r3, #8
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	430a      	orrs	r2, r1
 80055fc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	685a      	ldr	r2, [r3, #4]
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800560c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	6859      	ldr	r1, [r3, #4]
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	689a      	ldr	r2, [r3, #8]
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	430a      	orrs	r2, r1
 800561e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	689a      	ldr	r2, [r3, #8]
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800562e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	6899      	ldr	r1, [r3, #8]
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	68da      	ldr	r2, [r3, #12]
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	430a      	orrs	r2, r1
 8005640:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005646:	4a58      	ldr	r2, [pc, #352]	@ (80057a8 <ADC_Init+0x1f0>)
 8005648:	4293      	cmp	r3, r2
 800564a:	d022      	beq.n	8005692 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	689a      	ldr	r2, [r3, #8]
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800565a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	6899      	ldr	r1, [r3, #8]
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	430a      	orrs	r2, r1
 800566c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	689a      	ldr	r2, [r3, #8]
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800567c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	6899      	ldr	r1, [r3, #8]
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	430a      	orrs	r2, r1
 800568e:	609a      	str	r2, [r3, #8]
 8005690:	e00f      	b.n	80056b2 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	689a      	ldr	r2, [r3, #8]
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80056a0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	689a      	ldr	r2, [r3, #8]
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80056b0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	689a      	ldr	r2, [r3, #8]
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f022 0202 	bic.w	r2, r2, #2
 80056c0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	6899      	ldr	r1, [r3, #8]
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	699b      	ldr	r3, [r3, #24]
 80056cc:	005a      	lsls	r2, r3, #1
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	430a      	orrs	r2, r1
 80056d4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d01b      	beq.n	8005718 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	685a      	ldr	r2, [r3, #4]
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80056ee:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	685a      	ldr	r2, [r3, #4]
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80056fe:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	6859      	ldr	r1, [r3, #4]
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800570a:	3b01      	subs	r3, #1
 800570c:	035a      	lsls	r2, r3, #13
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	430a      	orrs	r2, r1
 8005714:	605a      	str	r2, [r3, #4]
 8005716:	e007      	b.n	8005728 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	685a      	ldr	r2, [r3, #4]
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005726:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8005736:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	69db      	ldr	r3, [r3, #28]
 8005742:	3b01      	subs	r3, #1
 8005744:	051a      	lsls	r2, r3, #20
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	430a      	orrs	r2, r1
 800574c:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	689a      	ldr	r2, [r3, #8]
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800575c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	6899      	ldr	r1, [r3, #8]
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800576a:	025a      	lsls	r2, r3, #9
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	430a      	orrs	r2, r1
 8005772:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	689a      	ldr	r2, [r3, #8]
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005782:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	6899      	ldr	r1, [r3, #8]
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	695b      	ldr	r3, [r3, #20]
 800578e:	029a      	lsls	r2, r3, #10
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	430a      	orrs	r2, r1
 8005796:	609a      	str	r2, [r3, #8]
}
 8005798:	bf00      	nop
 800579a:	370c      	adds	r7, #12
 800579c:	46bd      	mov	sp, r7
 800579e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a2:	4770      	bx	lr
 80057a4:	40012300 	.word	0x40012300
 80057a8:	0f000001 	.word	0x0f000001

080057ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80057ac:	b480      	push	{r7}
 80057ae:	b085      	sub	sp, #20
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	f003 0307 	and.w	r3, r3, #7
 80057ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80057bc:	4b0b      	ldr	r3, [pc, #44]	@ (80057ec <__NVIC_SetPriorityGrouping+0x40>)
 80057be:	68db      	ldr	r3, [r3, #12]
 80057c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80057c2:	68ba      	ldr	r2, [r7, #8]
 80057c4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80057c8:	4013      	ands	r3, r2
 80057ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80057d0:	68bb      	ldr	r3, [r7, #8]
 80057d2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80057d4:	4b06      	ldr	r3, [pc, #24]	@ (80057f0 <__NVIC_SetPriorityGrouping+0x44>)
 80057d6:	4313      	orrs	r3, r2
 80057d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80057da:	4a04      	ldr	r2, [pc, #16]	@ (80057ec <__NVIC_SetPriorityGrouping+0x40>)
 80057dc:	68bb      	ldr	r3, [r7, #8]
 80057de:	60d3      	str	r3, [r2, #12]
}
 80057e0:	bf00      	nop
 80057e2:	3714      	adds	r7, #20
 80057e4:	46bd      	mov	sp, r7
 80057e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ea:	4770      	bx	lr
 80057ec:	e000ed00 	.word	0xe000ed00
 80057f0:	05fa0000 	.word	0x05fa0000

080057f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80057f4:	b480      	push	{r7}
 80057f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80057f8:	4b04      	ldr	r3, [pc, #16]	@ (800580c <__NVIC_GetPriorityGrouping+0x18>)
 80057fa:	68db      	ldr	r3, [r3, #12]
 80057fc:	0a1b      	lsrs	r3, r3, #8
 80057fe:	f003 0307 	and.w	r3, r3, #7
}
 8005802:	4618      	mov	r0, r3
 8005804:	46bd      	mov	sp, r7
 8005806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580a:	4770      	bx	lr
 800580c:	e000ed00 	.word	0xe000ed00

08005810 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005810:	b480      	push	{r7}
 8005812:	b083      	sub	sp, #12
 8005814:	af00      	add	r7, sp, #0
 8005816:	4603      	mov	r3, r0
 8005818:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800581a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800581e:	2b00      	cmp	r3, #0
 8005820:	db0b      	blt.n	800583a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005822:	79fb      	ldrb	r3, [r7, #7]
 8005824:	f003 021f 	and.w	r2, r3, #31
 8005828:	4907      	ldr	r1, [pc, #28]	@ (8005848 <__NVIC_EnableIRQ+0x38>)
 800582a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800582e:	095b      	lsrs	r3, r3, #5
 8005830:	2001      	movs	r0, #1
 8005832:	fa00 f202 	lsl.w	r2, r0, r2
 8005836:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800583a:	bf00      	nop
 800583c:	370c      	adds	r7, #12
 800583e:	46bd      	mov	sp, r7
 8005840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005844:	4770      	bx	lr
 8005846:	bf00      	nop
 8005848:	e000e100 	.word	0xe000e100

0800584c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800584c:	b480      	push	{r7}
 800584e:	b083      	sub	sp, #12
 8005850:	af00      	add	r7, sp, #0
 8005852:	4603      	mov	r3, r0
 8005854:	6039      	str	r1, [r7, #0]
 8005856:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005858:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800585c:	2b00      	cmp	r3, #0
 800585e:	db0a      	blt.n	8005876 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005860:	683b      	ldr	r3, [r7, #0]
 8005862:	b2da      	uxtb	r2, r3
 8005864:	490c      	ldr	r1, [pc, #48]	@ (8005898 <__NVIC_SetPriority+0x4c>)
 8005866:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800586a:	0112      	lsls	r2, r2, #4
 800586c:	b2d2      	uxtb	r2, r2
 800586e:	440b      	add	r3, r1
 8005870:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005874:	e00a      	b.n	800588c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	b2da      	uxtb	r2, r3
 800587a:	4908      	ldr	r1, [pc, #32]	@ (800589c <__NVIC_SetPriority+0x50>)
 800587c:	79fb      	ldrb	r3, [r7, #7]
 800587e:	f003 030f 	and.w	r3, r3, #15
 8005882:	3b04      	subs	r3, #4
 8005884:	0112      	lsls	r2, r2, #4
 8005886:	b2d2      	uxtb	r2, r2
 8005888:	440b      	add	r3, r1
 800588a:	761a      	strb	r2, [r3, #24]
}
 800588c:	bf00      	nop
 800588e:	370c      	adds	r7, #12
 8005890:	46bd      	mov	sp, r7
 8005892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005896:	4770      	bx	lr
 8005898:	e000e100 	.word	0xe000e100
 800589c:	e000ed00 	.word	0xe000ed00

080058a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80058a0:	b480      	push	{r7}
 80058a2:	b089      	sub	sp, #36	@ 0x24
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	60f8      	str	r0, [r7, #12]
 80058a8:	60b9      	str	r1, [r7, #8]
 80058aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	f003 0307 	and.w	r3, r3, #7
 80058b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80058b4:	69fb      	ldr	r3, [r7, #28]
 80058b6:	f1c3 0307 	rsb	r3, r3, #7
 80058ba:	2b04      	cmp	r3, #4
 80058bc:	bf28      	it	cs
 80058be:	2304      	movcs	r3, #4
 80058c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80058c2:	69fb      	ldr	r3, [r7, #28]
 80058c4:	3304      	adds	r3, #4
 80058c6:	2b06      	cmp	r3, #6
 80058c8:	d902      	bls.n	80058d0 <NVIC_EncodePriority+0x30>
 80058ca:	69fb      	ldr	r3, [r7, #28]
 80058cc:	3b03      	subs	r3, #3
 80058ce:	e000      	b.n	80058d2 <NVIC_EncodePriority+0x32>
 80058d0:	2300      	movs	r3, #0
 80058d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80058d4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80058d8:	69bb      	ldr	r3, [r7, #24]
 80058da:	fa02 f303 	lsl.w	r3, r2, r3
 80058de:	43da      	mvns	r2, r3
 80058e0:	68bb      	ldr	r3, [r7, #8]
 80058e2:	401a      	ands	r2, r3
 80058e4:	697b      	ldr	r3, [r7, #20]
 80058e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80058e8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80058ec:	697b      	ldr	r3, [r7, #20]
 80058ee:	fa01 f303 	lsl.w	r3, r1, r3
 80058f2:	43d9      	mvns	r1, r3
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80058f8:	4313      	orrs	r3, r2
         );
}
 80058fa:	4618      	mov	r0, r3
 80058fc:	3724      	adds	r7, #36	@ 0x24
 80058fe:	46bd      	mov	sp, r7
 8005900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005904:	4770      	bx	lr

08005906 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005906:	b580      	push	{r7, lr}
 8005908:	b082      	sub	sp, #8
 800590a:	af00      	add	r7, sp, #0
 800590c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800590e:	6878      	ldr	r0, [r7, #4]
 8005910:	f7ff ff4c 	bl	80057ac <__NVIC_SetPriorityGrouping>
}
 8005914:	bf00      	nop
 8005916:	3708      	adds	r7, #8
 8005918:	46bd      	mov	sp, r7
 800591a:	bd80      	pop	{r7, pc}

0800591c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800591c:	b580      	push	{r7, lr}
 800591e:	b086      	sub	sp, #24
 8005920:	af00      	add	r7, sp, #0
 8005922:	4603      	mov	r3, r0
 8005924:	60b9      	str	r1, [r7, #8]
 8005926:	607a      	str	r2, [r7, #4]
 8005928:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800592a:	2300      	movs	r3, #0
 800592c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800592e:	f7ff ff61 	bl	80057f4 <__NVIC_GetPriorityGrouping>
 8005932:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005934:	687a      	ldr	r2, [r7, #4]
 8005936:	68b9      	ldr	r1, [r7, #8]
 8005938:	6978      	ldr	r0, [r7, #20]
 800593a:	f7ff ffb1 	bl	80058a0 <NVIC_EncodePriority>
 800593e:	4602      	mov	r2, r0
 8005940:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005944:	4611      	mov	r1, r2
 8005946:	4618      	mov	r0, r3
 8005948:	f7ff ff80 	bl	800584c <__NVIC_SetPriority>
}
 800594c:	bf00      	nop
 800594e:	3718      	adds	r7, #24
 8005950:	46bd      	mov	sp, r7
 8005952:	bd80      	pop	{r7, pc}

08005954 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005954:	b580      	push	{r7, lr}
 8005956:	b082      	sub	sp, #8
 8005958:	af00      	add	r7, sp, #0
 800595a:	4603      	mov	r3, r0
 800595c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800595e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005962:	4618      	mov	r0, r3
 8005964:	f7ff ff54 	bl	8005810 <__NVIC_EnableIRQ>
}
 8005968:	bf00      	nop
 800596a:	3708      	adds	r7, #8
 800596c:	46bd      	mov	sp, r7
 800596e:	bd80      	pop	{r7, pc}

08005970 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8005970:	b480      	push	{r7}
 8005972:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8005974:	f3bf 8f5f 	dmb	sy
}
 8005978:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800597a:	4b07      	ldr	r3, [pc, #28]	@ (8005998 <HAL_MPU_Disable+0x28>)
 800597c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800597e:	4a06      	ldr	r2, [pc, #24]	@ (8005998 <HAL_MPU_Disable+0x28>)
 8005980:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005984:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8005986:	4b05      	ldr	r3, [pc, #20]	@ (800599c <HAL_MPU_Disable+0x2c>)
 8005988:	2200      	movs	r2, #0
 800598a:	605a      	str	r2, [r3, #4]
}
 800598c:	bf00      	nop
 800598e:	46bd      	mov	sp, r7
 8005990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005994:	4770      	bx	lr
 8005996:	bf00      	nop
 8005998:	e000ed00 	.word	0xe000ed00
 800599c:	e000ed90 	.word	0xe000ed90

080059a0 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80059a0:	b480      	push	{r7}
 80059a2:	b083      	sub	sp, #12
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80059a8:	4a0b      	ldr	r2, [pc, #44]	@ (80059d8 <HAL_MPU_Enable+0x38>)
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	f043 0301 	orr.w	r3, r3, #1
 80059b0:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80059b2:	4b0a      	ldr	r3, [pc, #40]	@ (80059dc <HAL_MPU_Enable+0x3c>)
 80059b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059b6:	4a09      	ldr	r2, [pc, #36]	@ (80059dc <HAL_MPU_Enable+0x3c>)
 80059b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80059bc:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80059be:	f3bf 8f4f 	dsb	sy
}
 80059c2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80059c4:	f3bf 8f6f 	isb	sy
}
 80059c8:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80059ca:	bf00      	nop
 80059cc:	370c      	adds	r7, #12
 80059ce:	46bd      	mov	sp, r7
 80059d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d4:	4770      	bx	lr
 80059d6:	bf00      	nop
 80059d8:	e000ed90 	.word	0xe000ed90
 80059dc:	e000ed00 	.word	0xe000ed00

080059e0 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 80059e0:	b480      	push	{r7}
 80059e2:	b083      	sub	sp, #12
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	785a      	ldrb	r2, [r3, #1]
 80059ec:	4b1b      	ldr	r3, [pc, #108]	@ (8005a5c <HAL_MPU_ConfigRegion+0x7c>)
 80059ee:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80059f0:	4b1a      	ldr	r3, [pc, #104]	@ (8005a5c <HAL_MPU_ConfigRegion+0x7c>)
 80059f2:	691b      	ldr	r3, [r3, #16]
 80059f4:	4a19      	ldr	r2, [pc, #100]	@ (8005a5c <HAL_MPU_ConfigRegion+0x7c>)
 80059f6:	f023 0301 	bic.w	r3, r3, #1
 80059fa:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80059fc:	4a17      	ldr	r2, [pc, #92]	@ (8005a5c <HAL_MPU_ConfigRegion+0x7c>)
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	685b      	ldr	r3, [r3, #4]
 8005a02:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	7b1b      	ldrb	r3, [r3, #12]
 8005a08:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	7adb      	ldrb	r3, [r3, #11]
 8005a0e:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005a10:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	7a9b      	ldrb	r3, [r3, #10]
 8005a16:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8005a18:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	7b5b      	ldrb	r3, [r3, #13]
 8005a1e:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8005a20:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	7b9b      	ldrb	r3, [r3, #14]
 8005a26:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8005a28:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	7bdb      	ldrb	r3, [r3, #15]
 8005a2e:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8005a30:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	7a5b      	ldrb	r3, [r3, #9]
 8005a36:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8005a38:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	7a1b      	ldrb	r3, [r3, #8]
 8005a3e:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8005a40:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8005a42:	687a      	ldr	r2, [r7, #4]
 8005a44:	7812      	ldrb	r2, [r2, #0]
 8005a46:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005a48:	4a04      	ldr	r2, [pc, #16]	@ (8005a5c <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8005a4a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005a4c:	6113      	str	r3, [r2, #16]
}
 8005a4e:	bf00      	nop
 8005a50:	370c      	adds	r7, #12
 8005a52:	46bd      	mov	sp, r7
 8005a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a58:	4770      	bx	lr
 8005a5a:	bf00      	nop
 8005a5c:	e000ed90 	.word	0xe000ed90

08005a60 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8005a60:	b580      	push	{r7, lr}
 8005a62:	b082      	sub	sp, #8
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d101      	bne.n	8005a72 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8005a6e:	2301      	movs	r3, #1
 8005a70:	e054      	b.n	8005b1c <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	7f5b      	ldrb	r3, [r3, #29]
 8005a76:	b2db      	uxtb	r3, r3
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d105      	bne.n	8005a88 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2200      	movs	r2, #0
 8005a80:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8005a82:	6878      	ldr	r0, [r7, #4]
 8005a84:	f7fc f8c4 	bl	8001c10 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	2202      	movs	r2, #2
 8005a8c:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	791b      	ldrb	r3, [r3, #4]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d10c      	bne.n	8005ab0 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	4a22      	ldr	r2, [pc, #136]	@ (8005b24 <HAL_CRC_Init+0xc4>)
 8005a9c:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	689a      	ldr	r2, [r3, #8]
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f022 0218 	bic.w	r2, r2, #24
 8005aac:	609a      	str	r2, [r3, #8]
 8005aae:	e00c      	b.n	8005aca <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	6899      	ldr	r1, [r3, #8]
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	68db      	ldr	r3, [r3, #12]
 8005ab8:	461a      	mov	r2, r3
 8005aba:	6878      	ldr	r0, [r7, #4]
 8005abc:	f000 f834 	bl	8005b28 <HAL_CRCEx_Polynomial_Set>
 8005ac0:	4603      	mov	r3, r0
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d001      	beq.n	8005aca <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8005ac6:	2301      	movs	r3, #1
 8005ac8:	e028      	b.n	8005b1c <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	795b      	ldrb	r3, [r3, #5]
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d105      	bne.n	8005ade <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005ada:	611a      	str	r2, [r3, #16]
 8005adc:	e004      	b.n	8005ae8 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	687a      	ldr	r2, [r7, #4]
 8005ae4:	6912      	ldr	r2, [r2, #16]
 8005ae6:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	689b      	ldr	r3, [r3, #8]
 8005aee:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	695a      	ldr	r2, [r3, #20]
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	430a      	orrs	r2, r1
 8005afc:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	689b      	ldr	r3, [r3, #8]
 8005b04:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	699a      	ldr	r2, [r3, #24]
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	430a      	orrs	r2, r1
 8005b12:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2201      	movs	r2, #1
 8005b18:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8005b1a:	2300      	movs	r3, #0
}
 8005b1c:	4618      	mov	r0, r3
 8005b1e:	3708      	adds	r7, #8
 8005b20:	46bd      	mov	sp, r7
 8005b22:	bd80      	pop	{r7, pc}
 8005b24:	04c11db7 	.word	0x04c11db7

08005b28 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8005b28:	b480      	push	{r7}
 8005b2a:	b087      	sub	sp, #28
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	60f8      	str	r0, [r7, #12]
 8005b30:	60b9      	str	r1, [r7, #8]
 8005b32:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005b34:	2300      	movs	r3, #0
 8005b36:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8005b38:	231f      	movs	r3, #31
 8005b3a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8005b3c:	68bb      	ldr	r3, [r7, #8]
 8005b3e:	f003 0301 	and.w	r3, r3, #1
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d102      	bne.n	8005b4c <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 8005b46:	2301      	movs	r3, #1
 8005b48:	75fb      	strb	r3, [r7, #23]
 8005b4a:	e063      	b.n	8005c14 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8005b4c:	bf00      	nop
 8005b4e:	693b      	ldr	r3, [r7, #16]
 8005b50:	1e5a      	subs	r2, r3, #1
 8005b52:	613a      	str	r2, [r7, #16]
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d009      	beq.n	8005b6c <HAL_CRCEx_Polynomial_Set+0x44>
 8005b58:	693b      	ldr	r3, [r7, #16]
 8005b5a:	f003 031f 	and.w	r3, r3, #31
 8005b5e:	68ba      	ldr	r2, [r7, #8]
 8005b60:	fa22 f303 	lsr.w	r3, r2, r3
 8005b64:	f003 0301 	and.w	r3, r3, #1
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d0f0      	beq.n	8005b4e <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	2b18      	cmp	r3, #24
 8005b70:	d846      	bhi.n	8005c00 <HAL_CRCEx_Polynomial_Set+0xd8>
 8005b72:	a201      	add	r2, pc, #4	@ (adr r2, 8005b78 <HAL_CRCEx_Polynomial_Set+0x50>)
 8005b74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b78:	08005c07 	.word	0x08005c07
 8005b7c:	08005c01 	.word	0x08005c01
 8005b80:	08005c01 	.word	0x08005c01
 8005b84:	08005c01 	.word	0x08005c01
 8005b88:	08005c01 	.word	0x08005c01
 8005b8c:	08005c01 	.word	0x08005c01
 8005b90:	08005c01 	.word	0x08005c01
 8005b94:	08005c01 	.word	0x08005c01
 8005b98:	08005bf5 	.word	0x08005bf5
 8005b9c:	08005c01 	.word	0x08005c01
 8005ba0:	08005c01 	.word	0x08005c01
 8005ba4:	08005c01 	.word	0x08005c01
 8005ba8:	08005c01 	.word	0x08005c01
 8005bac:	08005c01 	.word	0x08005c01
 8005bb0:	08005c01 	.word	0x08005c01
 8005bb4:	08005c01 	.word	0x08005c01
 8005bb8:	08005be9 	.word	0x08005be9
 8005bbc:	08005c01 	.word	0x08005c01
 8005bc0:	08005c01 	.word	0x08005c01
 8005bc4:	08005c01 	.word	0x08005c01
 8005bc8:	08005c01 	.word	0x08005c01
 8005bcc:	08005c01 	.word	0x08005c01
 8005bd0:	08005c01 	.word	0x08005c01
 8005bd4:	08005c01 	.word	0x08005c01
 8005bd8:	08005bdd 	.word	0x08005bdd
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8005bdc:	693b      	ldr	r3, [r7, #16]
 8005bde:	2b06      	cmp	r3, #6
 8005be0:	d913      	bls.n	8005c0a <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 8005be2:	2301      	movs	r3, #1
 8005be4:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8005be6:	e010      	b.n	8005c0a <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 8005be8:	693b      	ldr	r3, [r7, #16]
 8005bea:	2b07      	cmp	r3, #7
 8005bec:	d90f      	bls.n	8005c0e <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 8005bee:	2301      	movs	r3, #1
 8005bf0:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8005bf2:	e00c      	b.n	8005c0e <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8005bf4:	693b      	ldr	r3, [r7, #16]
 8005bf6:	2b0f      	cmp	r3, #15
 8005bf8:	d90b      	bls.n	8005c12 <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 8005bfa:	2301      	movs	r3, #1
 8005bfc:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8005bfe:	e008      	b.n	8005c12 <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8005c00:	2301      	movs	r3, #1
 8005c02:	75fb      	strb	r3, [r7, #23]
        break;
 8005c04:	e006      	b.n	8005c14 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8005c06:	bf00      	nop
 8005c08:	e004      	b.n	8005c14 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8005c0a:	bf00      	nop
 8005c0c:	e002      	b.n	8005c14 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8005c0e:	bf00      	nop
 8005c10:	e000      	b.n	8005c14 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8005c12:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 8005c14:	7dfb      	ldrb	r3, [r7, #23]
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d10d      	bne.n	8005c36 <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	68ba      	ldr	r2, [r7, #8]
 8005c20:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	689b      	ldr	r3, [r3, #8]
 8005c28:	f023 0118 	bic.w	r1, r3, #24
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	687a      	ldr	r2, [r7, #4]
 8005c32:	430a      	orrs	r2, r1
 8005c34:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8005c36:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c38:	4618      	mov	r0, r3
 8005c3a:	371c      	adds	r7, #28
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c42:	4770      	bx	lr

08005c44 <HAL_DCMI_Init>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 8005c44:	b580      	push	{r7, lr}
 8005c46:	b082      	sub	sp, #8
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if (hdcmi == NULL)
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d101      	bne.n	8005c56 <HAL_DCMI_Init+0x12>
  {
    return HAL_ERROR;
 8005c52:	2301      	movs	r3, #1
 8005c54:	e069      	b.n	8005d2a <HAL_DCMI_Init+0xe6>
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));
#endif

  if (hdcmi->State == HAL_DCMI_STATE_RESET)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005c5c:	b2db      	uxtb	r3, r3
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d102      	bne.n	8005c68 <HAL_DCMI_Init+0x24>
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 8005c62:	6878      	ldr	r0, [r7, #4]
 8005c64:	f7fb fff4 	bl	8001c50 <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2202      	movs	r2, #2
 8005c6c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

#ifdef DCMI_CR_BSM
  if (hdcmi->Init.ExtendedDataMode != DCMI_EXTEND_DATA_8B)
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	699b      	ldr	r3, [r3, #24]
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d002      	beq.n	8005c7e <HAL_DCMI_Init+0x3a>
  {
    /* Byte select mode must be programmed to the reset value if the extended mode
    is not set to 8-bit data capture on every pixel clock */
    hdcmi->Init.ByteSelectMode = DCMI_BSM_ALL;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2200      	movs	r2, #0
 8005c7c:	625a      	str	r2, [r3, #36]	@ 0x24
  }
#endif
  /* Configures the HS, VS, DE and PC polarity */
#ifdef DCMI_CR_BSM
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 | \
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	6819      	ldr	r1, [r3, #0]
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681a      	ldr	r2, [r3, #0]
 8005c88:	4b2a      	ldr	r3, [pc, #168]	@ (8005d34 <HAL_DCMI_Init+0xf0>)
 8005c8a:	400b      	ands	r3, r1
 8005c8c:	6013      	str	r3, [r2, #0]
                           DCMI_CR_EDM_1  | DCMI_CR_FCRC_0 | DCMI_CR_FCRC_1 | DCMI_CR_JPEG  | \
                           DCMI_CR_ESS | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS | \
                           DCMI_CR_LSM | DCMI_CR_OELS);

  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	6819      	ldr	r1, [r3, #0]
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	685a      	ldr	r2, [r3, #4]
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	695b      	ldr	r3, [r3, #20]
 8005c9c:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8005ca2:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	691b      	ldr	r3, [r3, #16]
 8005ca8:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	689b      	ldr	r3, [r3, #8]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8005cae:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	699b      	ldr	r3, [r3, #24]
 8005cb4:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	6a1b      	ldr	r3, [r3, #32]
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8005cba:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cc0:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8005cc6:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ccc:	431a      	orrs	r2, r3
                                    hdcmi->Init.LineSelectStart);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8005cd2:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	430a      	orrs	r2, r1
 8005cda:	601a      	str	r2, [r3, #0]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
                                    hdcmi->Init.JPEGMode);
#endif

  if (hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	685b      	ldr	r3, [r3, #4]
 8005ce0:	2b10      	cmp	r3, #16
 8005ce2:	d112      	bne.n	8005d0a <HAL_DCMI_Init+0xc6>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	7f1b      	ldrb	r3, [r3, #28]
 8005ce8:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	7f5b      	ldrb	r3, [r3, #29]
 8005cee:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8005cf0:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	7f9b      	ldrb	r3, [r3, #30]
 8005cf6:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8005cf8:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << DCMI_ESCR_FEC_Pos));
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	7fdb      	ldrb	r3, [r3, #31]
 8005d00:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 8005d06:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8005d08:	619a      	str	r2, [r3, #24]

  }

  /* Enable the Line, Vsync, Error and Overrun interrupts */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	68da      	ldr	r2, [r3, #12]
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f042 021e 	orr.w	r2, r2, #30
 8005d18:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2201      	movs	r2, #1
 8005d24:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8005d28:	2300      	movs	r3, #0
}
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	3708      	adds	r7, #8
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	bd80      	pop	{r7, pc}
 8005d32:	bf00      	nop
 8005d34:	ffe0f007 	.word	0xffe0f007

08005d38 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005d38:	b580      	push	{r7, lr}
 8005d3a:	b086      	sub	sp, #24
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005d40:	2300      	movs	r3, #0
 8005d42:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005d44:	f7ff fa6a 	bl	800521c <HAL_GetTick>
 8005d48:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d101      	bne.n	8005d54 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005d50:	2301      	movs	r3, #1
 8005d52:	e099      	b.n	8005e88 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2202      	movs	r2, #2
 8005d58:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	2200      	movs	r2, #0
 8005d60:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	681a      	ldr	r2, [r3, #0]
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	f022 0201 	bic.w	r2, r2, #1
 8005d72:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005d74:	e00f      	b.n	8005d96 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005d76:	f7ff fa51 	bl	800521c <HAL_GetTick>
 8005d7a:	4602      	mov	r2, r0
 8005d7c:	693b      	ldr	r3, [r7, #16]
 8005d7e:	1ad3      	subs	r3, r2, r3
 8005d80:	2b05      	cmp	r3, #5
 8005d82:	d908      	bls.n	8005d96 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	2220      	movs	r2, #32
 8005d88:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	2203      	movs	r2, #3
 8005d8e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8005d92:	2303      	movs	r3, #3
 8005d94:	e078      	b.n	8005e88 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f003 0301 	and.w	r3, r3, #1
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d1e8      	bne.n	8005d76 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005dac:	697a      	ldr	r2, [r7, #20]
 8005dae:	4b38      	ldr	r3, [pc, #224]	@ (8005e90 <HAL_DMA_Init+0x158>)
 8005db0:	4013      	ands	r3, r2
 8005db2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	685a      	ldr	r2, [r3, #4]
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	689b      	ldr	r3, [r3, #8]
 8005dbc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005dc2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	691b      	ldr	r3, [r3, #16]
 8005dc8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005dce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	699b      	ldr	r3, [r3, #24]
 8005dd4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005dda:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	6a1b      	ldr	r3, [r3, #32]
 8005de0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005de2:	697a      	ldr	r2, [r7, #20]
 8005de4:	4313      	orrs	r3, r2
 8005de6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dec:	2b04      	cmp	r3, #4
 8005dee:	d107      	bne.n	8005e00 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005df8:	4313      	orrs	r3, r2
 8005dfa:	697a      	ldr	r2, [r7, #20]
 8005dfc:	4313      	orrs	r3, r2
 8005dfe:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	697a      	ldr	r2, [r7, #20]
 8005e06:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	695b      	ldr	r3, [r3, #20]
 8005e0e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005e10:	697b      	ldr	r3, [r7, #20]
 8005e12:	f023 0307 	bic.w	r3, r3, #7
 8005e16:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e1c:	697a      	ldr	r2, [r7, #20]
 8005e1e:	4313      	orrs	r3, r2
 8005e20:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e26:	2b04      	cmp	r3, #4
 8005e28:	d117      	bne.n	8005e5a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e2e:	697a      	ldr	r2, [r7, #20]
 8005e30:	4313      	orrs	r3, r2
 8005e32:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d00e      	beq.n	8005e5a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005e3c:	6878      	ldr	r0, [r7, #4]
 8005e3e:	f000 fae1 	bl	8006404 <DMA_CheckFifoParam>
 8005e42:	4603      	mov	r3, r0
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d008      	beq.n	8005e5a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	2240      	movs	r2, #64	@ 0x40
 8005e4c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	2200      	movs	r2, #0
 8005e52:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8005e56:	2301      	movs	r3, #1
 8005e58:	e016      	b.n	8005e88 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	697a      	ldr	r2, [r7, #20]
 8005e60:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005e62:	6878      	ldr	r0, [r7, #4]
 8005e64:	f000 fa98 	bl	8006398 <DMA_CalcBaseAndBitshift>
 8005e68:	4603      	mov	r3, r0
 8005e6a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e70:	223f      	movs	r2, #63	@ 0x3f
 8005e72:	409a      	lsls	r2, r3
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2200      	movs	r2, #0
 8005e7c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	2201      	movs	r2, #1
 8005e82:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8005e86:	2300      	movs	r3, #0
}
 8005e88:	4618      	mov	r0, r3
 8005e8a:	3718      	adds	r7, #24
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	bd80      	pop	{r7, pc}
 8005e90:	f010803f 	.word	0xf010803f

08005e94 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8005e94:	b580      	push	{r7, lr}
 8005e96:	b084      	sub	sp, #16
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d101      	bne.n	8005ea6 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	e050      	b.n	8005f48 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005eac:	b2db      	uxtb	r3, r3
 8005eae:	2b02      	cmp	r3, #2
 8005eb0:	d101      	bne.n	8005eb6 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8005eb2:	2302      	movs	r3, #2
 8005eb4:	e048      	b.n	8005f48 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	681a      	ldr	r2, [r3, #0]
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	f022 0201 	bic.w	r2, r2, #1
 8005ec4:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	2200      	movs	r2, #0
 8005ecc:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	2200      	movs	r2, #0
 8005edc:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	2200      	movs	r2, #0
 8005eec:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	2221      	movs	r2, #33	@ 0x21
 8005ef4:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005ef6:	6878      	ldr	r0, [r7, #4]
 8005ef8:	f000 fa4e 	bl	8006398 <DMA_CalcBaseAndBitshift>
 8005efc:	4603      	mov	r3, r0
 8005efe:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f04:	223f      	movs	r2, #63	@ 0x3f
 8005f06:	409a      	lsls	r2, r3
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2200      	movs	r2, #0
 8005f10:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	2200      	movs	r2, #0
 8005f16:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	2200      	movs	r2, #0
 8005f22:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2200      	movs	r2, #0
 8005f28:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;  
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	2200      	movs	r2, #0
 8005f2e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2200      	movs	r2, #0
 8005f34:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	2200      	movs	r2, #0
 8005f3a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	2200      	movs	r2, #0
 8005f42:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005f46:	2300      	movs	r3, #0
}
 8005f48:	4618      	mov	r0, r3
 8005f4a:	3710      	adds	r7, #16
 8005f4c:	46bd      	mov	sp, r7
 8005f4e:	bd80      	pop	{r7, pc}

08005f50 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005f50:	b580      	push	{r7, lr}
 8005f52:	b086      	sub	sp, #24
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	60f8      	str	r0, [r7, #12]
 8005f58:	60b9      	str	r1, [r7, #8]
 8005f5a:	607a      	str	r2, [r7, #4]
 8005f5c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005f5e:	2300      	movs	r3, #0
 8005f60:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f66:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8005f6e:	2b01      	cmp	r3, #1
 8005f70:	d101      	bne.n	8005f76 <HAL_DMA_Start_IT+0x26>
 8005f72:	2302      	movs	r3, #2
 8005f74:	e048      	b.n	8006008 <HAL_DMA_Start_IT+0xb8>
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	2201      	movs	r2, #1
 8005f7a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005f84:	b2db      	uxtb	r3, r3
 8005f86:	2b01      	cmp	r3, #1
 8005f88:	d137      	bne.n	8005ffa <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	2202      	movs	r2, #2
 8005f8e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	2200      	movs	r2, #0
 8005f96:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005f98:	683b      	ldr	r3, [r7, #0]
 8005f9a:	687a      	ldr	r2, [r7, #4]
 8005f9c:	68b9      	ldr	r1, [r7, #8]
 8005f9e:	68f8      	ldr	r0, [r7, #12]
 8005fa0:	f000 f9cc 	bl	800633c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005fa8:	223f      	movs	r2, #63	@ 0x3f
 8005faa:	409a      	lsls	r2, r3
 8005fac:	693b      	ldr	r3, [r7, #16]
 8005fae:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	681a      	ldr	r2, [r3, #0]
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f042 0216 	orr.w	r2, r2, #22
 8005fbe:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	695a      	ldr	r2, [r3, #20]
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005fce:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d007      	beq.n	8005fe8 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	681a      	ldr	r2, [r3, #0]
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f042 0208 	orr.w	r2, r2, #8
 8005fe6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	681a      	ldr	r2, [r3, #0]
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f042 0201 	orr.w	r2, r2, #1
 8005ff6:	601a      	str	r2, [r3, #0]
 8005ff8:	e005      	b.n	8006006 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8006002:	2302      	movs	r3, #2
 8006004:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8006006:	7dfb      	ldrb	r3, [r7, #23]
}
 8006008:	4618      	mov	r0, r3
 800600a:	3718      	adds	r7, #24
 800600c:	46bd      	mov	sp, r7
 800600e:	bd80      	pop	{r7, pc}

08006010 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006010:	b580      	push	{r7, lr}
 8006012:	b086      	sub	sp, #24
 8006014:	af00      	add	r7, sp, #0
 8006016:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8006018:	2300      	movs	r3, #0
 800601a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 800601c:	4b8e      	ldr	r3, [pc, #568]	@ (8006258 <HAL_DMA_IRQHandler+0x248>)
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	4a8e      	ldr	r2, [pc, #568]	@ (800625c <HAL_DMA_IRQHandler+0x24c>)
 8006022:	fba2 2303 	umull	r2, r3, r2, r3
 8006026:	0a9b      	lsrs	r3, r3, #10
 8006028:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800602e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8006030:	693b      	ldr	r3, [r7, #16]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800603a:	2208      	movs	r2, #8
 800603c:	409a      	lsls	r2, r3
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	4013      	ands	r3, r2
 8006042:	2b00      	cmp	r3, #0
 8006044:	d01a      	beq.n	800607c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f003 0304 	and.w	r3, r3, #4
 8006050:	2b00      	cmp	r3, #0
 8006052:	d013      	beq.n	800607c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	681a      	ldr	r2, [r3, #0]
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f022 0204 	bic.w	r2, r2, #4
 8006062:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006068:	2208      	movs	r2, #8
 800606a:	409a      	lsls	r2, r3
 800606c:	693b      	ldr	r3, [r7, #16]
 800606e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006074:	f043 0201 	orr.w	r2, r3, #1
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006080:	2201      	movs	r2, #1
 8006082:	409a      	lsls	r2, r3
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	4013      	ands	r3, r2
 8006088:	2b00      	cmp	r3, #0
 800608a:	d012      	beq.n	80060b2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	695b      	ldr	r3, [r3, #20]
 8006092:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006096:	2b00      	cmp	r3, #0
 8006098:	d00b      	beq.n	80060b2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800609e:	2201      	movs	r2, #1
 80060a0:	409a      	lsls	r2, r3
 80060a2:	693b      	ldr	r3, [r7, #16]
 80060a4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060aa:	f043 0202 	orr.w	r2, r3, #2
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80060b6:	2204      	movs	r2, #4
 80060b8:	409a      	lsls	r2, r3
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	4013      	ands	r3, r2
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d012      	beq.n	80060e8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f003 0302 	and.w	r3, r3, #2
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d00b      	beq.n	80060e8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80060d4:	2204      	movs	r2, #4
 80060d6:	409a      	lsls	r2, r3
 80060d8:	693b      	ldr	r3, [r7, #16]
 80060da:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060e0:	f043 0204 	orr.w	r2, r3, #4
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80060ec:	2210      	movs	r2, #16
 80060ee:	409a      	lsls	r2, r3
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	4013      	ands	r3, r2
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d043      	beq.n	8006180 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f003 0308 	and.w	r3, r3, #8
 8006102:	2b00      	cmp	r3, #0
 8006104:	d03c      	beq.n	8006180 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800610a:	2210      	movs	r2, #16
 800610c:	409a      	lsls	r2, r3
 800610e:	693b      	ldr	r3, [r7, #16]
 8006110:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800611c:	2b00      	cmp	r3, #0
 800611e:	d018      	beq.n	8006152 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800612a:	2b00      	cmp	r3, #0
 800612c:	d108      	bne.n	8006140 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006132:	2b00      	cmp	r3, #0
 8006134:	d024      	beq.n	8006180 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800613a:	6878      	ldr	r0, [r7, #4]
 800613c:	4798      	blx	r3
 800613e:	e01f      	b.n	8006180 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006144:	2b00      	cmp	r3, #0
 8006146:	d01b      	beq.n	8006180 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800614c:	6878      	ldr	r0, [r7, #4]
 800614e:	4798      	blx	r3
 8006150:	e016      	b.n	8006180 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800615c:	2b00      	cmp	r3, #0
 800615e:	d107      	bne.n	8006170 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	681a      	ldr	r2, [r3, #0]
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	f022 0208 	bic.w	r2, r2, #8
 800616e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006174:	2b00      	cmp	r3, #0
 8006176:	d003      	beq.n	8006180 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800617c:	6878      	ldr	r0, [r7, #4]
 800617e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006184:	2220      	movs	r2, #32
 8006186:	409a      	lsls	r2, r3
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	4013      	ands	r3, r2
 800618c:	2b00      	cmp	r3, #0
 800618e:	f000 808f 	beq.w	80062b0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f003 0310 	and.w	r3, r3, #16
 800619c:	2b00      	cmp	r3, #0
 800619e:	f000 8087 	beq.w	80062b0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80061a6:	2220      	movs	r2, #32
 80061a8:	409a      	lsls	r2, r3
 80061aa:	693b      	ldr	r3, [r7, #16]
 80061ac:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80061b4:	b2db      	uxtb	r3, r3
 80061b6:	2b05      	cmp	r3, #5
 80061b8:	d136      	bne.n	8006228 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	681a      	ldr	r2, [r3, #0]
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f022 0216 	bic.w	r2, r2, #22
 80061c8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	695a      	ldr	r2, [r3, #20]
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80061d8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d103      	bne.n	80061ea <HAL_DMA_IRQHandler+0x1da>
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d007      	beq.n	80061fa <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	681a      	ldr	r2, [r3, #0]
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f022 0208 	bic.w	r2, r2, #8
 80061f8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80061fe:	223f      	movs	r2, #63	@ 0x3f
 8006200:	409a      	lsls	r2, r3
 8006202:	693b      	ldr	r3, [r7, #16]
 8006204:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	2201      	movs	r2, #1
 800620a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	2200      	movs	r2, #0
 8006212:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800621a:	2b00      	cmp	r3, #0
 800621c:	d07e      	beq.n	800631c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006222:	6878      	ldr	r0, [r7, #4]
 8006224:	4798      	blx	r3
        }
        return;
 8006226:	e079      	b.n	800631c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006232:	2b00      	cmp	r3, #0
 8006234:	d01d      	beq.n	8006272 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006240:	2b00      	cmp	r3, #0
 8006242:	d10d      	bne.n	8006260 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006248:	2b00      	cmp	r3, #0
 800624a:	d031      	beq.n	80062b0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006250:	6878      	ldr	r0, [r7, #4]
 8006252:	4798      	blx	r3
 8006254:	e02c      	b.n	80062b0 <HAL_DMA_IRQHandler+0x2a0>
 8006256:	bf00      	nop
 8006258:	20012000 	.word	0x20012000
 800625c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006264:	2b00      	cmp	r3, #0
 8006266:	d023      	beq.n	80062b0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800626c:	6878      	ldr	r0, [r7, #4]
 800626e:	4798      	blx	r3
 8006270:	e01e      	b.n	80062b0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800627c:	2b00      	cmp	r3, #0
 800627e:	d10f      	bne.n	80062a0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	681a      	ldr	r2, [r3, #0]
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	f022 0210 	bic.w	r2, r2, #16
 800628e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2201      	movs	r2, #1
 8006294:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2200      	movs	r2, #0
 800629c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d003      	beq.n	80062b0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062ac:	6878      	ldr	r0, [r7, #4]
 80062ae:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d032      	beq.n	800631e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062bc:	f003 0301 	and.w	r3, r3, #1
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d022      	beq.n	800630a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2205      	movs	r2, #5
 80062c8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	681a      	ldr	r2, [r3, #0]
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	f022 0201 	bic.w	r2, r2, #1
 80062da:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80062dc:	68bb      	ldr	r3, [r7, #8]
 80062de:	3301      	adds	r3, #1
 80062e0:	60bb      	str	r3, [r7, #8]
 80062e2:	697a      	ldr	r2, [r7, #20]
 80062e4:	429a      	cmp	r2, r3
 80062e6:	d307      	bcc.n	80062f8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	f003 0301 	and.w	r3, r3, #1
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d1f2      	bne.n	80062dc <HAL_DMA_IRQHandler+0x2cc>
 80062f6:	e000      	b.n	80062fa <HAL_DMA_IRQHandler+0x2ea>
          break;
 80062f8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	2201      	movs	r2, #1
 80062fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	2200      	movs	r2, #0
 8006306:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800630e:	2b00      	cmp	r3, #0
 8006310:	d005      	beq.n	800631e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006316:	6878      	ldr	r0, [r7, #4]
 8006318:	4798      	blx	r3
 800631a:	e000      	b.n	800631e <HAL_DMA_IRQHandler+0x30e>
        return;
 800631c:	bf00      	nop
    }
  }
}
 800631e:	3718      	adds	r7, #24
 8006320:	46bd      	mov	sp, r7
 8006322:	bd80      	pop	{r7, pc}

08006324 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8006324:	b480      	push	{r7}
 8006326:	b083      	sub	sp, #12
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8006330:	4618      	mov	r0, r3
 8006332:	370c      	adds	r7, #12
 8006334:	46bd      	mov	sp, r7
 8006336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633a:	4770      	bx	lr

0800633c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800633c:	b480      	push	{r7}
 800633e:	b085      	sub	sp, #20
 8006340:	af00      	add	r7, sp, #0
 8006342:	60f8      	str	r0, [r7, #12]
 8006344:	60b9      	str	r1, [r7, #8]
 8006346:	607a      	str	r2, [r7, #4]
 8006348:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	681a      	ldr	r2, [r3, #0]
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8006358:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	683a      	ldr	r2, [r7, #0]
 8006360:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	689b      	ldr	r3, [r3, #8]
 8006366:	2b40      	cmp	r3, #64	@ 0x40
 8006368:	d108      	bne.n	800637c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	687a      	ldr	r2, [r7, #4]
 8006370:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	68ba      	ldr	r2, [r7, #8]
 8006378:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800637a:	e007      	b.n	800638c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	68ba      	ldr	r2, [r7, #8]
 8006382:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	687a      	ldr	r2, [r7, #4]
 800638a:	60da      	str	r2, [r3, #12]
}
 800638c:	bf00      	nop
 800638e:	3714      	adds	r7, #20
 8006390:	46bd      	mov	sp, r7
 8006392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006396:	4770      	bx	lr

08006398 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006398:	b480      	push	{r7}
 800639a:	b085      	sub	sp, #20
 800639c:	af00      	add	r7, sp, #0
 800639e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	b2db      	uxtb	r3, r3
 80063a6:	3b10      	subs	r3, #16
 80063a8:	4a13      	ldr	r2, [pc, #76]	@ (80063f8 <DMA_CalcBaseAndBitshift+0x60>)
 80063aa:	fba2 2303 	umull	r2, r3, r2, r3
 80063ae:	091b      	lsrs	r3, r3, #4
 80063b0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80063b2:	4a12      	ldr	r2, [pc, #72]	@ (80063fc <DMA_CalcBaseAndBitshift+0x64>)
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	4413      	add	r3, r2
 80063b8:	781b      	ldrb	r3, [r3, #0]
 80063ba:	461a      	mov	r2, r3
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	2b03      	cmp	r3, #3
 80063c4:	d908      	bls.n	80063d8 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	461a      	mov	r2, r3
 80063cc:	4b0c      	ldr	r3, [pc, #48]	@ (8006400 <DMA_CalcBaseAndBitshift+0x68>)
 80063ce:	4013      	ands	r3, r2
 80063d0:	1d1a      	adds	r2, r3, #4
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	659a      	str	r2, [r3, #88]	@ 0x58
 80063d6:	e006      	b.n	80063e6 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	461a      	mov	r2, r3
 80063de:	4b08      	ldr	r3, [pc, #32]	@ (8006400 <DMA_CalcBaseAndBitshift+0x68>)
 80063e0:	4013      	ands	r3, r2
 80063e2:	687a      	ldr	r2, [r7, #4]
 80063e4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80063ea:	4618      	mov	r0, r3
 80063ec:	3714      	adds	r7, #20
 80063ee:	46bd      	mov	sp, r7
 80063f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f4:	4770      	bx	lr
 80063f6:	bf00      	nop
 80063f8:	aaaaaaab 	.word	0xaaaaaaab
 80063fc:	08017a50 	.word	0x08017a50
 8006400:	fffffc00 	.word	0xfffffc00

08006404 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006404:	b480      	push	{r7}
 8006406:	b085      	sub	sp, #20
 8006408:	af00      	add	r7, sp, #0
 800640a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800640c:	2300      	movs	r3, #0
 800640e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006414:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	699b      	ldr	r3, [r3, #24]
 800641a:	2b00      	cmp	r3, #0
 800641c:	d11f      	bne.n	800645e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800641e:	68bb      	ldr	r3, [r7, #8]
 8006420:	2b03      	cmp	r3, #3
 8006422:	d856      	bhi.n	80064d2 <DMA_CheckFifoParam+0xce>
 8006424:	a201      	add	r2, pc, #4	@ (adr r2, 800642c <DMA_CheckFifoParam+0x28>)
 8006426:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800642a:	bf00      	nop
 800642c:	0800643d 	.word	0x0800643d
 8006430:	0800644f 	.word	0x0800644f
 8006434:	0800643d 	.word	0x0800643d
 8006438:	080064d3 	.word	0x080064d3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006440:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006444:	2b00      	cmp	r3, #0
 8006446:	d046      	beq.n	80064d6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8006448:	2301      	movs	r3, #1
 800644a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800644c:	e043      	b.n	80064d6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006452:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006456:	d140      	bne.n	80064da <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8006458:	2301      	movs	r3, #1
 800645a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800645c:	e03d      	b.n	80064da <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	699b      	ldr	r3, [r3, #24]
 8006462:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006466:	d121      	bne.n	80064ac <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8006468:	68bb      	ldr	r3, [r7, #8]
 800646a:	2b03      	cmp	r3, #3
 800646c:	d837      	bhi.n	80064de <DMA_CheckFifoParam+0xda>
 800646e:	a201      	add	r2, pc, #4	@ (adr r2, 8006474 <DMA_CheckFifoParam+0x70>)
 8006470:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006474:	08006485 	.word	0x08006485
 8006478:	0800648b 	.word	0x0800648b
 800647c:	08006485 	.word	0x08006485
 8006480:	0800649d 	.word	0x0800649d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006484:	2301      	movs	r3, #1
 8006486:	73fb      	strb	r3, [r7, #15]
      break;
 8006488:	e030      	b.n	80064ec <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800648e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006492:	2b00      	cmp	r3, #0
 8006494:	d025      	beq.n	80064e2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8006496:	2301      	movs	r3, #1
 8006498:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800649a:	e022      	b.n	80064e2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064a0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80064a4:	d11f      	bne.n	80064e6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80064a6:	2301      	movs	r3, #1
 80064a8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80064aa:	e01c      	b.n	80064e6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80064ac:	68bb      	ldr	r3, [r7, #8]
 80064ae:	2b02      	cmp	r3, #2
 80064b0:	d903      	bls.n	80064ba <DMA_CheckFifoParam+0xb6>
 80064b2:	68bb      	ldr	r3, [r7, #8]
 80064b4:	2b03      	cmp	r3, #3
 80064b6:	d003      	beq.n	80064c0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80064b8:	e018      	b.n	80064ec <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80064ba:	2301      	movs	r3, #1
 80064bc:	73fb      	strb	r3, [r7, #15]
      break;
 80064be:	e015      	b.n	80064ec <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064c4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d00e      	beq.n	80064ea <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80064cc:	2301      	movs	r3, #1
 80064ce:	73fb      	strb	r3, [r7, #15]
      break;
 80064d0:	e00b      	b.n	80064ea <DMA_CheckFifoParam+0xe6>
      break;
 80064d2:	bf00      	nop
 80064d4:	e00a      	b.n	80064ec <DMA_CheckFifoParam+0xe8>
      break;
 80064d6:	bf00      	nop
 80064d8:	e008      	b.n	80064ec <DMA_CheckFifoParam+0xe8>
      break;
 80064da:	bf00      	nop
 80064dc:	e006      	b.n	80064ec <DMA_CheckFifoParam+0xe8>
      break;
 80064de:	bf00      	nop
 80064e0:	e004      	b.n	80064ec <DMA_CheckFifoParam+0xe8>
      break;
 80064e2:	bf00      	nop
 80064e4:	e002      	b.n	80064ec <DMA_CheckFifoParam+0xe8>
      break;   
 80064e6:	bf00      	nop
 80064e8:	e000      	b.n	80064ec <DMA_CheckFifoParam+0xe8>
      break;
 80064ea:	bf00      	nop
    }
  } 
  
  return status; 
 80064ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80064ee:	4618      	mov	r0, r3
 80064f0:	3714      	adds	r7, #20
 80064f2:	46bd      	mov	sp, r7
 80064f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f8:	4770      	bx	lr
 80064fa:	bf00      	nop

080064fc <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 80064fc:	b580      	push	{r7, lr}
 80064fe:	b082      	sub	sp, #8
 8006500:	af00      	add	r7, sp, #0
 8006502:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2b00      	cmp	r3, #0
 8006508:	d101      	bne.n	800650e <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 800650a:	2301      	movs	r3, #1
 800650c:	e039      	b.n	8006582 <HAL_DMA2D_Init+0x86>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8006514:	b2db      	uxtb	r3, r3
 8006516:	2b00      	cmp	r3, #0
 8006518:	d106      	bne.n	8006528 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	2200      	movs	r2, #0
 800651e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8006522:	6878      	ldr	r0, [r7, #4]
 8006524:	f7fb fc52 	bl	8001dcc <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2202      	movs	r2, #2
 800652c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	685a      	ldr	r2, [r3, #4]
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	430a      	orrs	r2, r1
 8006544:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800654c:	f023 0107 	bic.w	r1, r3, #7
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	689a      	ldr	r2, [r3, #8]
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	430a      	orrs	r2, r1
 800655a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006562:	4b0a      	ldr	r3, [pc, #40]	@ (800658c <HAL_DMA2D_Init+0x90>)
 8006564:	4013      	ands	r3, r2
 8006566:	687a      	ldr	r2, [r7, #4]
 8006568:	68d1      	ldr	r1, [r2, #12]
 800656a:	687a      	ldr	r2, [r7, #4]
 800656c:	6812      	ldr	r2, [r2, #0]
 800656e:	430b      	orrs	r3, r1
 8006570:	6413      	str	r3, [r2, #64]	@ 0x40
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	2200      	movs	r2, #0
 8006576:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2201      	movs	r2, #1
 800657c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 8006580:	2300      	movs	r3, #0
}
 8006582:	4618      	mov	r0, r3
 8006584:	3708      	adds	r7, #8
 8006586:	46bd      	mov	sp, r7
 8006588:	bd80      	pop	{r7, pc}
 800658a:	bf00      	nop
 800658c:	ffffc000 	.word	0xffffc000

08006590 <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 8006590:	b580      	push	{r7, lr}
 8006592:	b084      	sub	sp, #16
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	685b      	ldr	r3, [r3, #4]
 800659e:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	f003 0301 	and.w	r3, r3, #1
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d026      	beq.n	8006600 <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 80065b2:	68bb      	ldr	r3, [r7, #8]
 80065b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d021      	beq.n	8006600 <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	681a      	ldr	r2, [r3, #0]
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80065ca:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065d0:	f043 0201 	orr.w	r2, r3, #1
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	2201      	movs	r2, #1
 80065de:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	2204      	movs	r2, #4
 80065e4:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	2200      	movs	r2, #0
 80065ec:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	695b      	ldr	r3, [r3, #20]
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d003      	beq.n	8006600 <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	695b      	ldr	r3, [r3, #20]
 80065fc:	6878      	ldr	r0, [r7, #4]
 80065fe:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	f003 0320 	and.w	r3, r3, #32
 8006606:	2b00      	cmp	r3, #0
 8006608:	d026      	beq.n	8006658 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 800660a:	68bb      	ldr	r3, [r7, #8]
 800660c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006610:	2b00      	cmp	r3, #0
 8006612:	d021      	beq.n	8006658 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	681a      	ldr	r2, [r3, #0]
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006622:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	2220      	movs	r2, #32
 800662a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006630:	f043 0202 	orr.w	r2, r3, #2
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	2204      	movs	r2, #4
 800663c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2200      	movs	r2, #0
 8006644:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	695b      	ldr	r3, [r3, #20]
 800664c:	2b00      	cmp	r3, #0
 800664e:	d003      	beq.n	8006658 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	695b      	ldr	r3, [r3, #20]
 8006654:	6878      	ldr	r0, [r7, #4]
 8006656:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	f003 0308 	and.w	r3, r3, #8
 800665e:	2b00      	cmp	r3, #0
 8006660:	d026      	beq.n	80066b0 <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 8006662:	68bb      	ldr	r3, [r7, #8]
 8006664:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006668:	2b00      	cmp	r3, #0
 800666a:	d021      	beq.n	80066b0 <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	681a      	ldr	r2, [r3, #0]
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800667a:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	2208      	movs	r2, #8
 8006682:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006688:	f043 0204 	orr.w	r2, r3, #4
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	2204      	movs	r2, #4
 8006694:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	2200      	movs	r2, #0
 800669c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	695b      	ldr	r3, [r3, #20]
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d003      	beq.n	80066b0 <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	695b      	ldr	r3, [r3, #20]
 80066ac:	6878      	ldr	r0, [r7, #4]
 80066ae:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	f003 0304 	and.w	r3, r3, #4
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d013      	beq.n	80066e2 <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 80066ba:	68bb      	ldr	r3, [r7, #8]
 80066bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d00e      	beq.n	80066e2 <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	681a      	ldr	r2, [r3, #0]
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80066d2:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	2204      	movs	r2, #4
 80066da:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 80066dc:	6878      	ldr	r0, [r7, #4]
 80066de:	f000 f853 	bl	8006788 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	f003 0302 	and.w	r3, r3, #2
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d024      	beq.n	8006736 <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 80066ec:	68bb      	ldr	r3, [r7, #8]
 80066ee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d01f      	beq.n	8006736 <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	681a      	ldr	r2, [r3, #0]
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8006704:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	2202      	movs	r2, #2
 800670c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	2201      	movs	r2, #1
 800671a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	2200      	movs	r2, #0
 8006722:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferCpltCallback != NULL)
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	691b      	ldr	r3, [r3, #16]
 800672a:	2b00      	cmp	r3, #0
 800672c:	d003      	beq.n	8006736 <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	691b      	ldr	r3, [r3, #16]
 8006732:	6878      	ldr	r0, [r7, #4]
 8006734:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	f003 0310 	and.w	r3, r3, #16
 800673c:	2b00      	cmp	r3, #0
 800673e:	d01f      	beq.n	8006780 <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 8006740:	68bb      	ldr	r3, [r7, #8]
 8006742:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006746:	2b00      	cmp	r3, #0
 8006748:	d01a      	beq.n	8006780 <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	681a      	ldr	r2, [r3, #0]
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006758:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	2210      	movs	r2, #16
 8006760:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	2201      	movs	r2, #1
 800676e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	2200      	movs	r2, #0
 8006776:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 800677a:	6878      	ldr	r0, [r7, #4]
 800677c:	f000 f80e 	bl	800679c <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 8006780:	bf00      	nop
 8006782:	3710      	adds	r7, #16
 8006784:	46bd      	mov	sp, r7
 8006786:	bd80      	pop	{r7, pc}

08006788 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8006788:	b480      	push	{r7}
 800678a:	b083      	sub	sp, #12
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 8006790:	bf00      	nop
 8006792:	370c      	adds	r7, #12
 8006794:	46bd      	mov	sp, r7
 8006796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679a:	4770      	bx	lr

0800679c <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 800679c:	b480      	push	{r7}
 800679e:	b083      	sub	sp, #12
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 80067a4:	bf00      	nop
 80067a6:	370c      	adds	r7, #12
 80067a8:	46bd      	mov	sp, r7
 80067aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ae:	4770      	bx	lr

080067b0 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 80067b0:	b480      	push	{r7}
 80067b2:	b087      	sub	sp, #28
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	6078      	str	r0, [r7, #4]
 80067b8:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	685b      	ldr	r3, [r3, #4]
 80067be:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80067c8:	2b01      	cmp	r3, #1
 80067ca:	d101      	bne.n	80067d0 <HAL_DMA2D_ConfigLayer+0x20>
 80067cc:	2302      	movs	r3, #2
 80067ce:	e079      	b.n	80068c4 <HAL_DMA2D_ConfigLayer+0x114>
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	2201      	movs	r2, #1
 80067d4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	2202      	movs	r2, #2
 80067dc:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 80067e0:	683b      	ldr	r3, [r7, #0]
 80067e2:	011b      	lsls	r3, r3, #4
 80067e4:	3318      	adds	r3, #24
 80067e6:	687a      	ldr	r2, [r7, #4]
 80067e8:	4413      	add	r3, r2
 80067ea:	613b      	str	r3, [r7, #16]
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
#else
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 80067ec:	693b      	ldr	r3, [r7, #16]
 80067ee:	685a      	ldr	r2, [r3, #4]
 80067f0:	693b      	ldr	r3, [r7, #16]
 80067f2:	689b      	ldr	r3, [r3, #8]
 80067f4:	041b      	lsls	r3, r3, #16
 80067f6:	4313      	orrs	r3, r2
 80067f8:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 80067fa:	4b35      	ldr	r3, [pc, #212]	@ (80068d0 <HAL_DMA2D_ConfigLayer+0x120>)
 80067fc:	60fb      	str	r3, [r7, #12]
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80067fe:	693b      	ldr	r3, [r7, #16]
 8006800:	685b      	ldr	r3, [r3, #4]
 8006802:	2b0a      	cmp	r3, #10
 8006804:	d003      	beq.n	800680e <HAL_DMA2D_ConfigLayer+0x5e>
 8006806:	693b      	ldr	r3, [r7, #16]
 8006808:	685b      	ldr	r3, [r3, #4]
 800680a:	2b09      	cmp	r3, #9
 800680c:	d107      	bne.n	800681e <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 800680e:	693b      	ldr	r3, [r7, #16]
 8006810:	68db      	ldr	r3, [r3, #12]
 8006812:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8006816:	697a      	ldr	r2, [r7, #20]
 8006818:	4313      	orrs	r3, r2
 800681a:	617b      	str	r3, [r7, #20]
 800681c:	e005      	b.n	800682a <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 800681e:	693b      	ldr	r3, [r7, #16]
 8006820:	68db      	ldr	r3, [r3, #12]
 8006822:	061b      	lsls	r3, r3, #24
 8006824:	697a      	ldr	r2, [r7, #20]
 8006826:	4313      	orrs	r3, r2
 8006828:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 800682a:	683b      	ldr	r3, [r7, #0]
 800682c:	2b00      	cmp	r3, #0
 800682e:	d120      	bne.n	8006872 <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	43db      	mvns	r3, r3
 800683a:	ea02 0103 	and.w	r1, r2, r3
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	697a      	ldr	r2, [r7, #20]
 8006844:	430a      	orrs	r2, r1
 8006846:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	693a      	ldr	r2, [r7, #16]
 800684e:	6812      	ldr	r2, [r2, #0]
 8006850:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8006852:	693b      	ldr	r3, [r7, #16]
 8006854:	685b      	ldr	r3, [r3, #4]
 8006856:	2b0a      	cmp	r3, #10
 8006858:	d003      	beq.n	8006862 <HAL_DMA2D_ConfigLayer+0xb2>
 800685a:	693b      	ldr	r3, [r7, #16]
 800685c:	685b      	ldr	r3, [r3, #4]
 800685e:	2b09      	cmp	r3, #9
 8006860:	d127      	bne.n	80068b2 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8006862:	693b      	ldr	r3, [r7, #16]
 8006864:	68da      	ldr	r2, [r3, #12]
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 800686e:	629a      	str	r2, [r3, #40]	@ 0x28
 8006870:	e01f      	b.n	80068b2 <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	69da      	ldr	r2, [r3, #28]
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	43db      	mvns	r3, r3
 800687c:	ea02 0103 	and.w	r1, r2, r3
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	697a      	ldr	r2, [r7, #20]
 8006886:	430a      	orrs	r2, r1
 8006888:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	693a      	ldr	r2, [r7, #16]
 8006890:	6812      	ldr	r2, [r2, #0]
 8006892:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8006894:	693b      	ldr	r3, [r7, #16]
 8006896:	685b      	ldr	r3, [r3, #4]
 8006898:	2b0a      	cmp	r3, #10
 800689a:	d003      	beq.n	80068a4 <HAL_DMA2D_ConfigLayer+0xf4>
 800689c:	693b      	ldr	r3, [r7, #16]
 800689e:	685b      	ldr	r3, [r3, #4]
 80068a0:	2b09      	cmp	r3, #9
 80068a2:	d106      	bne.n	80068b2 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 80068a4:	693b      	ldr	r3, [r7, #16]
 80068a6:	68da      	ldr	r2, [r3, #12]
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 80068b0:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	2201      	movs	r2, #1
 80068b6:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	2200      	movs	r2, #0
 80068be:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 80068c2:	2300      	movs	r3, #0
}
 80068c4:	4618      	mov	r0, r3
 80068c6:	371c      	adds	r7, #28
 80068c8:	46bd      	mov	sp, r7
 80068ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ce:	4770      	bx	lr
 80068d0:	ff03000f 	.word	0xff03000f

080068d4 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80068d4:	b580      	push	{r7, lr}
 80068d6:	b084      	sub	sp, #16
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d101      	bne.n	80068e6 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80068e2:	2301      	movs	r3, #1
 80068e4:	e086      	b.n	80069f4 <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d106      	bne.n	80068fe <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	2220      	movs	r2, #32
 80068f4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80068f8:	6878      	ldr	r0, [r7, #4]
 80068fa:	f7fb fa8d 	bl	8001e18 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80068fe:	4b3f      	ldr	r3, [pc, #252]	@ (80069fc <HAL_ETH_Init+0x128>)
 8006900:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006902:	4a3e      	ldr	r2, [pc, #248]	@ (80069fc <HAL_ETH_Init+0x128>)
 8006904:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006908:	6453      	str	r3, [r2, #68]	@ 0x44
 800690a:	4b3c      	ldr	r3, [pc, #240]	@ (80069fc <HAL_ETH_Init+0x128>)
 800690c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800690e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006912:	60bb      	str	r3, [r7, #8]
 8006914:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8006916:	4b3a      	ldr	r3, [pc, #232]	@ (8006a00 <HAL_ETH_Init+0x12c>)
 8006918:	685b      	ldr	r3, [r3, #4]
 800691a:	4a39      	ldr	r2, [pc, #228]	@ (8006a00 <HAL_ETH_Init+0x12c>)
 800691c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8006920:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8006922:	4b37      	ldr	r3, [pc, #220]	@ (8006a00 <HAL_ETH_Init+0x12c>)
 8006924:	685a      	ldr	r2, [r3, #4]
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	689b      	ldr	r3, [r3, #8]
 800692a:	4935      	ldr	r1, [pc, #212]	@ (8006a00 <HAL_ETH_Init+0x12c>)
 800692c:	4313      	orrs	r3, r2
 800692e:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8006930:	4b33      	ldr	r3, [pc, #204]	@ (8006a00 <HAL_ETH_Init+0x12c>)
 8006932:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	687a      	ldr	r2, [r7, #4]
 8006940:	6812      	ldr	r2, [r2, #0]
 8006942:	f043 0301 	orr.w	r3, r3, #1
 8006946:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800694a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800694c:	f7fe fc66 	bl	800521c <HAL_GetTick>
 8006950:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8006952:	e011      	b.n	8006978 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8006954:	f7fe fc62 	bl	800521c <HAL_GetTick>
 8006958:	4602      	mov	r2, r0
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	1ad3      	subs	r3, r2, r3
 800695e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8006962:	d909      	bls.n	8006978 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	2204      	movs	r2, #4
 8006968:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	22e0      	movs	r2, #224	@ 0xe0
 8006970:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8006974:	2301      	movs	r3, #1
 8006976:	e03d      	b.n	80069f4 <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	f003 0301 	and.w	r3, r3, #1
 8006986:	2b00      	cmp	r3, #0
 8006988:	d1e4      	bne.n	8006954 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 800698a:	6878      	ldr	r0, [r7, #4]
 800698c:	f000 f97a 	bl	8006c84 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8006990:	6878      	ldr	r0, [r7, #4]
 8006992:	f000 fa25 	bl	8006de0 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8006996:	6878      	ldr	r0, [r7, #4]
 8006998:	f000 fa7b 	bl	8006e92 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	685b      	ldr	r3, [r3, #4]
 80069a0:	461a      	mov	r2, r3
 80069a2:	2100      	movs	r1, #0
 80069a4:	6878      	ldr	r0, [r7, #4]
 80069a6:	f000 f9e3 	bl	8006d70 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 80069b8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681a      	ldr	r2, [r3, #0]
 80069c6:	4b0f      	ldr	r3, [pc, #60]	@ (8006a04 <HAL_ETH_Init+0x130>)
 80069c8:	430b      	orrs	r3, r1
 80069ca:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 80069de:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	2200      	movs	r2, #0
 80069e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	2210      	movs	r2, #16
 80069ee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80069f2:	2300      	movs	r3, #0
}
 80069f4:	4618      	mov	r0, r3
 80069f6:	3710      	adds	r7, #16
 80069f8:	46bd      	mov	sp, r7
 80069fa:	bd80      	pop	{r7, pc}
 80069fc:	40023800 	.word	0x40023800
 8006a00:	40013800 	.word	0x40013800
 8006a04:	00020060 	.word	0x00020060

08006a08 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8006a08:	b580      	push	{r7, lr}
 8006a0a:	b084      	sub	sp, #16
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	6078      	str	r0, [r7, #4]
 8006a10:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8006a1a:	68fa      	ldr	r2, [r7, #12]
 8006a1c:	4b53      	ldr	r3, [pc, #332]	@ (8006b6c <ETH_SetMACConfig+0x164>)
 8006a1e:	4013      	ands	r3, r2
 8006a20:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8006a22:	683b      	ldr	r3, [r7, #0]
 8006a24:	7b9b      	ldrb	r3, [r3, #14]
 8006a26:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8006a28:	683a      	ldr	r2, [r7, #0]
 8006a2a:	7c12      	ldrb	r2, [r2, #16]
 8006a2c:	2a00      	cmp	r2, #0
 8006a2e:	d102      	bne.n	8006a36 <ETH_SetMACConfig+0x2e>
 8006a30:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8006a34:	e000      	b.n	8006a38 <ETH_SetMACConfig+0x30>
 8006a36:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8006a38:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8006a3a:	683a      	ldr	r2, [r7, #0]
 8006a3c:	7c52      	ldrb	r2, [r2, #17]
 8006a3e:	2a00      	cmp	r2, #0
 8006a40:	d102      	bne.n	8006a48 <ETH_SetMACConfig+0x40>
 8006a42:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8006a46:	e000      	b.n	8006a4a <ETH_SetMACConfig+0x42>
 8006a48:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8006a4a:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8006a4c:	683b      	ldr	r3, [r7, #0]
 8006a4e:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8006a50:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8006a52:	683b      	ldr	r3, [r7, #0]
 8006a54:	7fdb      	ldrb	r3, [r3, #31]
 8006a56:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8006a58:	431a      	orrs	r2, r3
                        macconf->Speed |
 8006a5a:	683b      	ldr	r3, [r7, #0]
 8006a5c:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8006a5e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8006a60:	683a      	ldr	r2, [r7, #0]
 8006a62:	7f92      	ldrb	r2, [r2, #30]
 8006a64:	2a00      	cmp	r2, #0
 8006a66:	d102      	bne.n	8006a6e <ETH_SetMACConfig+0x66>
 8006a68:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8006a6c:	e000      	b.n	8006a70 <ETH_SetMACConfig+0x68>
 8006a6e:	2200      	movs	r2, #0
                        macconf->Speed |
 8006a70:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8006a72:	683b      	ldr	r3, [r7, #0]
 8006a74:	7f1b      	ldrb	r3, [r3, #28]
 8006a76:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8006a78:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8006a7a:	683b      	ldr	r3, [r7, #0]
 8006a7c:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8006a7e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8006a80:	683b      	ldr	r3, [r7, #0]
 8006a82:	791b      	ldrb	r3, [r3, #4]
 8006a84:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8006a86:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8006a88:	683a      	ldr	r2, [r7, #0]
 8006a8a:	f892 2020 	ldrb.w	r2, [r2, #32]
 8006a8e:	2a00      	cmp	r2, #0
 8006a90:	d102      	bne.n	8006a98 <ETH_SetMACConfig+0x90>
 8006a92:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006a96:	e000      	b.n	8006a9a <ETH_SetMACConfig+0x92>
 8006a98:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8006a9a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	7bdb      	ldrb	r3, [r3, #15]
 8006aa0:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8006aa2:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8006aa4:	683b      	ldr	r3, [r7, #0]
 8006aa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8006aa8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8006aaa:	683b      	ldr	r3, [r7, #0]
 8006aac:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006ab0:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8006ab2:	4313      	orrs	r3, r2
 8006ab4:	68fa      	ldr	r2, [r7, #12]
 8006ab6:	4313      	orrs	r3, r2
 8006ab8:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	68fa      	ldr	r2, [r7, #12]
 8006ac0:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8006aca:	2001      	movs	r0, #1
 8006acc:	f7fe fbb2 	bl	8005234 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	68fa      	ldr	r2, [r7, #12]
 8006ad6:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	699b      	ldr	r3, [r3, #24]
 8006ade:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8006ae0:	68fa      	ldr	r2, [r7, #12]
 8006ae2:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8006ae6:	4013      	ands	r3, r2
 8006ae8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8006aea:	683b      	ldr	r3, [r7, #0]
 8006aec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006aee:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8006af0:	683a      	ldr	r2, [r7, #0]
 8006af2:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8006af6:	2a00      	cmp	r2, #0
 8006af8:	d101      	bne.n	8006afe <ETH_SetMACConfig+0xf6>
 8006afa:	2280      	movs	r2, #128	@ 0x80
 8006afc:	e000      	b.n	8006b00 <ETH_SetMACConfig+0xf8>
 8006afe:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8006b00:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8006b02:	683b      	ldr	r3, [r7, #0]
 8006b04:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8006b06:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8006b08:	683a      	ldr	r2, [r7, #0]
 8006b0a:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8006b0e:	2a01      	cmp	r2, #1
 8006b10:	d101      	bne.n	8006b16 <ETH_SetMACConfig+0x10e>
 8006b12:	2208      	movs	r2, #8
 8006b14:	e000      	b.n	8006b18 <ETH_SetMACConfig+0x110>
 8006b16:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8006b18:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8006b1a:	683a      	ldr	r2, [r7, #0]
 8006b1c:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8006b20:	2a01      	cmp	r2, #1
 8006b22:	d101      	bne.n	8006b28 <ETH_SetMACConfig+0x120>
 8006b24:	2204      	movs	r2, #4
 8006b26:	e000      	b.n	8006b2a <ETH_SetMACConfig+0x122>
 8006b28:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8006b2a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8006b2c:	683a      	ldr	r2, [r7, #0]
 8006b2e:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8006b32:	2a01      	cmp	r2, #1
 8006b34:	d101      	bne.n	8006b3a <ETH_SetMACConfig+0x132>
 8006b36:	2202      	movs	r2, #2
 8006b38:	e000      	b.n	8006b3c <ETH_SetMACConfig+0x134>
 8006b3a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8006b3c:	4313      	orrs	r3, r2
 8006b3e:	68fa      	ldr	r2, [r7, #12]
 8006b40:	4313      	orrs	r3, r2
 8006b42:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	68fa      	ldr	r2, [r7, #12]
 8006b4a:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	699b      	ldr	r3, [r3, #24]
 8006b52:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8006b54:	2001      	movs	r0, #1
 8006b56:	f7fe fb6d 	bl	8005234 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	68fa      	ldr	r2, [r7, #12]
 8006b60:	619a      	str	r2, [r3, #24]
}
 8006b62:	bf00      	nop
 8006b64:	3710      	adds	r7, #16
 8006b66:	46bd      	mov	sp, r7
 8006b68:	bd80      	pop	{r7, pc}
 8006b6a:	bf00      	nop
 8006b6c:	fd20810f 	.word	0xfd20810f

08006b70 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8006b70:	b580      	push	{r7, lr}
 8006b72:	b084      	sub	sp, #16
 8006b74:	af00      	add	r7, sp, #0
 8006b76:	6078      	str	r0, [r7, #4]
 8006b78:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006b82:	699b      	ldr	r3, [r3, #24]
 8006b84:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8006b86:	68fa      	ldr	r2, [r7, #12]
 8006b88:	4b3d      	ldr	r3, [pc, #244]	@ (8006c80 <ETH_SetDMAConfig+0x110>)
 8006b8a:	4013      	ands	r3, r2
 8006b8c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8006b8e:	683b      	ldr	r3, [r7, #0]
 8006b90:	7b1b      	ldrb	r3, [r3, #12]
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d102      	bne.n	8006b9c <ETH_SetDMAConfig+0x2c>
 8006b96:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8006b9a:	e000      	b.n	8006b9e <ETH_SetDMAConfig+0x2e>
 8006b9c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8006b9e:	683b      	ldr	r3, [r7, #0]
 8006ba0:	7b5b      	ldrb	r3, [r3, #13]
 8006ba2:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8006ba4:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8006ba6:	683a      	ldr	r2, [r7, #0]
 8006ba8:	7f52      	ldrb	r2, [r2, #29]
 8006baa:	2a00      	cmp	r2, #0
 8006bac:	d102      	bne.n	8006bb4 <ETH_SetDMAConfig+0x44>
 8006bae:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006bb2:	e000      	b.n	8006bb6 <ETH_SetDMAConfig+0x46>
 8006bb4:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8006bb6:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8006bb8:	683b      	ldr	r3, [r7, #0]
 8006bba:	7b9b      	ldrb	r3, [r3, #14]
 8006bbc:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8006bbe:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8006bc0:	683b      	ldr	r3, [r7, #0]
 8006bc2:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8006bc4:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8006bc6:	683b      	ldr	r3, [r7, #0]
 8006bc8:	7f1b      	ldrb	r3, [r3, #28]
 8006bca:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8006bcc:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8006bce:	683b      	ldr	r3, [r7, #0]
 8006bd0:	7f9b      	ldrb	r3, [r3, #30]
 8006bd2:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8006bd4:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8006bd6:	683b      	ldr	r3, [r7, #0]
 8006bd8:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8006bda:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8006bdc:	683b      	ldr	r3, [r7, #0]
 8006bde:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006be2:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8006be4:	4313      	orrs	r3, r2
 8006be6:	68fa      	ldr	r2, [r7, #12]
 8006be8:	4313      	orrs	r3, r2
 8006bea:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006bf4:	461a      	mov	r2, r3
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006c02:	699b      	ldr	r3, [r3, #24]
 8006c04:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8006c06:	2001      	movs	r0, #1
 8006c08:	f7fe fb14 	bl	8005234 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006c14:	461a      	mov	r2, r3
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8006c1a:	683b      	ldr	r3, [r7, #0]
 8006c1c:	791b      	ldrb	r3, [r3, #4]
 8006c1e:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8006c20:	683b      	ldr	r3, [r7, #0]
 8006c22:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8006c24:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8006c26:	683b      	ldr	r3, [r7, #0]
 8006c28:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8006c2a:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8006c2c:	683b      	ldr	r3, [r7, #0]
 8006c2e:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8006c30:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8006c32:	683b      	ldr	r3, [r7, #0]
 8006c34:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006c38:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8006c3a:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8006c3c:	683b      	ldr	r3, [r7, #0]
 8006c3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c40:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8006c42:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8006c44:	683b      	ldr	r3, [r7, #0]
 8006c46:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8006c48:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8006c4a:	687a      	ldr	r2, [r7, #4]
 8006c4c:	6812      	ldr	r2, [r2, #0]
 8006c4e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006c52:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8006c56:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8006c64:	2001      	movs	r0, #1
 8006c66:	f7fe fae5 	bl	8005234 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006c72:	461a      	mov	r2, r3
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	6013      	str	r3, [r2, #0]
}
 8006c78:	bf00      	nop
 8006c7a:	3710      	adds	r7, #16
 8006c7c:	46bd      	mov	sp, r7
 8006c7e:	bd80      	pop	{r7, pc}
 8006c80:	f8de3f23 	.word	0xf8de3f23

08006c84 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8006c84:	b580      	push	{r7, lr}
 8006c86:	b0a6      	sub	sp, #152	@ 0x98
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8006c8c:	2301      	movs	r3, #1
 8006c8e:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 8006c92:	2301      	movs	r3, #1
 8006c94:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8006c98:	2300      	movs	r3, #0
 8006c9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8006c9c:	2300      	movs	r3, #0
 8006c9e:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8006ca2:	2301      	movs	r3, #1
 8006ca4:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8006ca8:	2300      	movs	r3, #0
 8006caa:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8006cae:	2301      	movs	r3, #1
 8006cb0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8006cb4:	2301      	movs	r3, #1
 8006cb6:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8006cba:	2300      	movs	r3, #0
 8006cbc:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8006cc0:	2300      	movs	r3, #0
 8006cc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8006cc6:	2300      	movs	r3, #0
 8006cc8:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8006cca:	2300      	movs	r3, #0
 8006ccc:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8006cd4:	2300      	movs	r3, #0
 8006cd6:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8006cda:	2300      	movs	r3, #0
 8006cdc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8006ce0:	2300      	movs	r3, #0
 8006ce2:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8006ce6:	2300      	movs	r3, #0
 8006ce8:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8006cec:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8006cf0:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8006cf2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8006cf6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8006cf8:	2300      	movs	r3, #0
 8006cfa:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8006cfe:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8006d02:	4619      	mov	r1, r3
 8006d04:	6878      	ldr	r0, [r7, #4]
 8006d06:	f7ff fe7f 	bl	8006a08 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8006d0a:	2301      	movs	r3, #1
 8006d0c:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8006d0e:	2301      	movs	r3, #1
 8006d10:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8006d12:	2301      	movs	r3, #1
 8006d14:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8006d18:	2301      	movs	r3, #1
 8006d1a:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8006d1c:	2300      	movs	r3, #0
 8006d1e:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8006d20:	2300      	movs	r3, #0
 8006d22:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8006d26:	2300      	movs	r3, #0
 8006d28:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8006d2c:	2300      	movs	r3, #0
 8006d2e:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8006d30:	2301      	movs	r3, #1
 8006d32:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8006d36:	2301      	movs	r3, #1
 8006d38:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8006d3a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8006d3e:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8006d40:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8006d44:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8006d46:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006d4a:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8006d4c:	2301      	movs	r3, #1
 8006d4e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8006d52:	2300      	movs	r3, #0
 8006d54:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8006d56:	2300      	movs	r3, #0
 8006d58:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8006d5a:	f107 0308 	add.w	r3, r7, #8
 8006d5e:	4619      	mov	r1, r3
 8006d60:	6878      	ldr	r0, [r7, #4]
 8006d62:	f7ff ff05 	bl	8006b70 <ETH_SetDMAConfig>
}
 8006d66:	bf00      	nop
 8006d68:	3798      	adds	r7, #152	@ 0x98
 8006d6a:	46bd      	mov	sp, r7
 8006d6c:	bd80      	pop	{r7, pc}
	...

08006d70 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8006d70:	b480      	push	{r7}
 8006d72:	b087      	sub	sp, #28
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	60f8      	str	r0, [r7, #12]
 8006d78:	60b9      	str	r1, [r7, #8]
 8006d7a:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	3305      	adds	r3, #5
 8006d80:	781b      	ldrb	r3, [r3, #0]
 8006d82:	021b      	lsls	r3, r3, #8
 8006d84:	687a      	ldr	r2, [r7, #4]
 8006d86:	3204      	adds	r2, #4
 8006d88:	7812      	ldrb	r2, [r2, #0]
 8006d8a:	4313      	orrs	r3, r2
 8006d8c:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8006d8e:	68ba      	ldr	r2, [r7, #8]
 8006d90:	4b11      	ldr	r3, [pc, #68]	@ (8006dd8 <ETH_MACAddressConfig+0x68>)
 8006d92:	4413      	add	r3, r2
 8006d94:	461a      	mov	r2, r3
 8006d96:	697b      	ldr	r3, [r7, #20]
 8006d98:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	3303      	adds	r3, #3
 8006d9e:	781b      	ldrb	r3, [r3, #0]
 8006da0:	061a      	lsls	r2, r3, #24
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	3302      	adds	r3, #2
 8006da6:	781b      	ldrb	r3, [r3, #0]
 8006da8:	041b      	lsls	r3, r3, #16
 8006daa:	431a      	orrs	r2, r3
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	3301      	adds	r3, #1
 8006db0:	781b      	ldrb	r3, [r3, #0]
 8006db2:	021b      	lsls	r3, r3, #8
 8006db4:	4313      	orrs	r3, r2
 8006db6:	687a      	ldr	r2, [r7, #4]
 8006db8:	7812      	ldrb	r2, [r2, #0]
 8006dba:	4313      	orrs	r3, r2
 8006dbc:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8006dbe:	68ba      	ldr	r2, [r7, #8]
 8006dc0:	4b06      	ldr	r3, [pc, #24]	@ (8006ddc <ETH_MACAddressConfig+0x6c>)
 8006dc2:	4413      	add	r3, r2
 8006dc4:	461a      	mov	r2, r3
 8006dc6:	697b      	ldr	r3, [r7, #20]
 8006dc8:	6013      	str	r3, [r2, #0]
}
 8006dca:	bf00      	nop
 8006dcc:	371c      	adds	r7, #28
 8006dce:	46bd      	mov	sp, r7
 8006dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd4:	4770      	bx	lr
 8006dd6:	bf00      	nop
 8006dd8:	40028040 	.word	0x40028040
 8006ddc:	40028044 	.word	0x40028044

08006de0 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8006de0:	b480      	push	{r7}
 8006de2:	b085      	sub	sp, #20
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8006de8:	2300      	movs	r3, #0
 8006dea:	60fb      	str	r3, [r7, #12]
 8006dec:	e03e      	b.n	8006e6c <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	68d9      	ldr	r1, [r3, #12]
 8006df2:	68fa      	ldr	r2, [r7, #12]
 8006df4:	4613      	mov	r3, r2
 8006df6:	009b      	lsls	r3, r3, #2
 8006df8:	4413      	add	r3, r2
 8006dfa:	00db      	lsls	r3, r3, #3
 8006dfc:	440b      	add	r3, r1
 8006dfe:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8006e00:	68bb      	ldr	r3, [r7, #8]
 8006e02:	2200      	movs	r2, #0
 8006e04:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8006e06:	68bb      	ldr	r3, [r7, #8]
 8006e08:	2200      	movs	r2, #0
 8006e0a:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8006e0c:	68bb      	ldr	r3, [r7, #8]
 8006e0e:	2200      	movs	r2, #0
 8006e10:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8006e12:	68bb      	ldr	r3, [r7, #8]
 8006e14:	2200      	movs	r2, #0
 8006e16:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8006e18:	68b9      	ldr	r1, [r7, #8]
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	68fa      	ldr	r2, [r7, #12]
 8006e1e:	3206      	adds	r2, #6
 8006e20:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8006e24:	68bb      	ldr	r3, [r7, #8]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006e2c:	68bb      	ldr	r3, [r7, #8]
 8006e2e:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	2b02      	cmp	r3, #2
 8006e34:	d80c      	bhi.n	8006e50 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	68d9      	ldr	r1, [r3, #12]
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	1c5a      	adds	r2, r3, #1
 8006e3e:	4613      	mov	r3, r2
 8006e40:	009b      	lsls	r3, r3, #2
 8006e42:	4413      	add	r3, r2
 8006e44:	00db      	lsls	r3, r3, #3
 8006e46:	440b      	add	r3, r1
 8006e48:	461a      	mov	r2, r3
 8006e4a:	68bb      	ldr	r3, [r7, #8]
 8006e4c:	60da      	str	r2, [r3, #12]
 8006e4e:	e004      	b.n	8006e5a <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	68db      	ldr	r3, [r3, #12]
 8006e54:	461a      	mov	r2, r3
 8006e56:	68bb      	ldr	r3, [r7, #8]
 8006e58:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8006e5a:	68bb      	ldr	r3, [r7, #8]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8006e62:	68bb      	ldr	r3, [r7, #8]
 8006e64:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	3301      	adds	r3, #1
 8006e6a:	60fb      	str	r3, [r7, #12]
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	2b03      	cmp	r3, #3
 8006e70:	d9bd      	bls.n	8006dee <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	2200      	movs	r2, #0
 8006e76:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	68da      	ldr	r2, [r3, #12]
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006e84:	611a      	str	r2, [r3, #16]
}
 8006e86:	bf00      	nop
 8006e88:	3714      	adds	r7, #20
 8006e8a:	46bd      	mov	sp, r7
 8006e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e90:	4770      	bx	lr

08006e92 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8006e92:	b480      	push	{r7}
 8006e94:	b085      	sub	sp, #20
 8006e96:	af00      	add	r7, sp, #0
 8006e98:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8006e9a:	2300      	movs	r3, #0
 8006e9c:	60fb      	str	r3, [r7, #12]
 8006e9e:	e048      	b.n	8006f32 <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	6919      	ldr	r1, [r3, #16]
 8006ea4:	68fa      	ldr	r2, [r7, #12]
 8006ea6:	4613      	mov	r3, r2
 8006ea8:	009b      	lsls	r3, r3, #2
 8006eaa:	4413      	add	r3, r2
 8006eac:	00db      	lsls	r3, r3, #3
 8006eae:	440b      	add	r3, r1
 8006eb0:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8006eb2:	68bb      	ldr	r3, [r7, #8]
 8006eb4:	2200      	movs	r2, #0
 8006eb6:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8006eb8:	68bb      	ldr	r3, [r7, #8]
 8006eba:	2200      	movs	r2, #0
 8006ebc:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8006ebe:	68bb      	ldr	r3, [r7, #8]
 8006ec0:	2200      	movs	r2, #0
 8006ec2:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8006ec4:	68bb      	ldr	r3, [r7, #8]
 8006ec6:	2200      	movs	r2, #0
 8006ec8:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8006eca:	68bb      	ldr	r3, [r7, #8]
 8006ecc:	2200      	movs	r2, #0
 8006ece:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8006ed0:	68bb      	ldr	r3, [r7, #8]
 8006ed2:	2200      	movs	r2, #0
 8006ed4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8006ed6:	68bb      	ldr	r3, [r7, #8]
 8006ed8:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006edc:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	695b      	ldr	r3, [r3, #20]
 8006ee2:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8006ee6:	68bb      	ldr	r3, [r7, #8]
 8006ee8:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8006eea:	68bb      	ldr	r3, [r7, #8]
 8006eec:	685b      	ldr	r3, [r3, #4]
 8006eee:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8006ef2:	68bb      	ldr	r3, [r7, #8]
 8006ef4:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8006ef6:	68b9      	ldr	r1, [r7, #8]
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	68fa      	ldr	r2, [r7, #12]
 8006efc:	3212      	adds	r2, #18
 8006efe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	2b02      	cmp	r3, #2
 8006f06:	d80c      	bhi.n	8006f22 <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	6919      	ldr	r1, [r3, #16]
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	1c5a      	adds	r2, r3, #1
 8006f10:	4613      	mov	r3, r2
 8006f12:	009b      	lsls	r3, r3, #2
 8006f14:	4413      	add	r3, r2
 8006f16:	00db      	lsls	r3, r3, #3
 8006f18:	440b      	add	r3, r1
 8006f1a:	461a      	mov	r2, r3
 8006f1c:	68bb      	ldr	r3, [r7, #8]
 8006f1e:	60da      	str	r2, [r3, #12]
 8006f20:	e004      	b.n	8006f2c <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	691b      	ldr	r3, [r3, #16]
 8006f26:	461a      	mov	r2, r3
 8006f28:	68bb      	ldr	r3, [r7, #8]
 8006f2a:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	3301      	adds	r3, #1
 8006f30:	60fb      	str	r3, [r7, #12]
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	2b03      	cmp	r3, #3
 8006f36:	d9b3      	bls.n	8006ea0 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	2200      	movs	r2, #0
 8006f3c:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	2200      	movs	r2, #0
 8006f42:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2200      	movs	r2, #0
 8006f48:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	2200      	movs	r2, #0
 8006f54:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	691a      	ldr	r2, [r3, #16]
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006f62:	60da      	str	r2, [r3, #12]
}
 8006f64:	bf00      	nop
 8006f66:	3714      	adds	r7, #20
 8006f68:	46bd      	mov	sp, r7
 8006f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f6e:	4770      	bx	lr

08006f70 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006f70:	b480      	push	{r7}
 8006f72:	b089      	sub	sp, #36	@ 0x24
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	6078      	str	r0, [r7, #4]
 8006f78:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8006f7e:	2300      	movs	r3, #0
 8006f80:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8006f82:	2300      	movs	r3, #0
 8006f84:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8006f86:	2300      	movs	r3, #0
 8006f88:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8006f8a:	2300      	movs	r3, #0
 8006f8c:	61fb      	str	r3, [r7, #28]
 8006f8e:	e175      	b.n	800727c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8006f90:	2201      	movs	r2, #1
 8006f92:	69fb      	ldr	r3, [r7, #28]
 8006f94:	fa02 f303 	lsl.w	r3, r2, r3
 8006f98:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006f9a:	683b      	ldr	r3, [r7, #0]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	697a      	ldr	r2, [r7, #20]
 8006fa0:	4013      	ands	r3, r2
 8006fa2:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8006fa4:	693a      	ldr	r2, [r7, #16]
 8006fa6:	697b      	ldr	r3, [r7, #20]
 8006fa8:	429a      	cmp	r2, r3
 8006faa:	f040 8164 	bne.w	8007276 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006fae:	683b      	ldr	r3, [r7, #0]
 8006fb0:	685b      	ldr	r3, [r3, #4]
 8006fb2:	f003 0303 	and.w	r3, r3, #3
 8006fb6:	2b01      	cmp	r3, #1
 8006fb8:	d005      	beq.n	8006fc6 <HAL_GPIO_Init+0x56>
 8006fba:	683b      	ldr	r3, [r7, #0]
 8006fbc:	685b      	ldr	r3, [r3, #4]
 8006fbe:	f003 0303 	and.w	r3, r3, #3
 8006fc2:	2b02      	cmp	r3, #2
 8006fc4:	d130      	bne.n	8007028 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	689b      	ldr	r3, [r3, #8]
 8006fca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8006fcc:	69fb      	ldr	r3, [r7, #28]
 8006fce:	005b      	lsls	r3, r3, #1
 8006fd0:	2203      	movs	r2, #3
 8006fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8006fd6:	43db      	mvns	r3, r3
 8006fd8:	69ba      	ldr	r2, [r7, #24]
 8006fda:	4013      	ands	r3, r2
 8006fdc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8006fde:	683b      	ldr	r3, [r7, #0]
 8006fe0:	68da      	ldr	r2, [r3, #12]
 8006fe2:	69fb      	ldr	r3, [r7, #28]
 8006fe4:	005b      	lsls	r3, r3, #1
 8006fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8006fea:	69ba      	ldr	r2, [r7, #24]
 8006fec:	4313      	orrs	r3, r2
 8006fee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	69ba      	ldr	r2, [r7, #24]
 8006ff4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	685b      	ldr	r3, [r3, #4]
 8006ffa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006ffc:	2201      	movs	r2, #1
 8006ffe:	69fb      	ldr	r3, [r7, #28]
 8007000:	fa02 f303 	lsl.w	r3, r2, r3
 8007004:	43db      	mvns	r3, r3
 8007006:	69ba      	ldr	r2, [r7, #24]
 8007008:	4013      	ands	r3, r2
 800700a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800700c:	683b      	ldr	r3, [r7, #0]
 800700e:	685b      	ldr	r3, [r3, #4]
 8007010:	091b      	lsrs	r3, r3, #4
 8007012:	f003 0201 	and.w	r2, r3, #1
 8007016:	69fb      	ldr	r3, [r7, #28]
 8007018:	fa02 f303 	lsl.w	r3, r2, r3
 800701c:	69ba      	ldr	r2, [r7, #24]
 800701e:	4313      	orrs	r3, r2
 8007020:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	69ba      	ldr	r2, [r7, #24]
 8007026:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007028:	683b      	ldr	r3, [r7, #0]
 800702a:	685b      	ldr	r3, [r3, #4]
 800702c:	f003 0303 	and.w	r3, r3, #3
 8007030:	2b03      	cmp	r3, #3
 8007032:	d017      	beq.n	8007064 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	68db      	ldr	r3, [r3, #12]
 8007038:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800703a:	69fb      	ldr	r3, [r7, #28]
 800703c:	005b      	lsls	r3, r3, #1
 800703e:	2203      	movs	r2, #3
 8007040:	fa02 f303 	lsl.w	r3, r2, r3
 8007044:	43db      	mvns	r3, r3
 8007046:	69ba      	ldr	r2, [r7, #24]
 8007048:	4013      	ands	r3, r2
 800704a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 800704c:	683b      	ldr	r3, [r7, #0]
 800704e:	689a      	ldr	r2, [r3, #8]
 8007050:	69fb      	ldr	r3, [r7, #28]
 8007052:	005b      	lsls	r3, r3, #1
 8007054:	fa02 f303 	lsl.w	r3, r2, r3
 8007058:	69ba      	ldr	r2, [r7, #24]
 800705a:	4313      	orrs	r3, r2
 800705c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	69ba      	ldr	r2, [r7, #24]
 8007062:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007064:	683b      	ldr	r3, [r7, #0]
 8007066:	685b      	ldr	r3, [r3, #4]
 8007068:	f003 0303 	and.w	r3, r3, #3
 800706c:	2b02      	cmp	r3, #2
 800706e:	d123      	bne.n	80070b8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8007070:	69fb      	ldr	r3, [r7, #28]
 8007072:	08da      	lsrs	r2, r3, #3
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	3208      	adds	r2, #8
 8007078:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800707c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800707e:	69fb      	ldr	r3, [r7, #28]
 8007080:	f003 0307 	and.w	r3, r3, #7
 8007084:	009b      	lsls	r3, r3, #2
 8007086:	220f      	movs	r2, #15
 8007088:	fa02 f303 	lsl.w	r3, r2, r3
 800708c:	43db      	mvns	r3, r3
 800708e:	69ba      	ldr	r2, [r7, #24]
 8007090:	4013      	ands	r3, r2
 8007092:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8007094:	683b      	ldr	r3, [r7, #0]
 8007096:	691a      	ldr	r2, [r3, #16]
 8007098:	69fb      	ldr	r3, [r7, #28]
 800709a:	f003 0307 	and.w	r3, r3, #7
 800709e:	009b      	lsls	r3, r3, #2
 80070a0:	fa02 f303 	lsl.w	r3, r2, r3
 80070a4:	69ba      	ldr	r2, [r7, #24]
 80070a6:	4313      	orrs	r3, r2
 80070a8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80070aa:	69fb      	ldr	r3, [r7, #28]
 80070ac:	08da      	lsrs	r2, r3, #3
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	3208      	adds	r2, #8
 80070b2:	69b9      	ldr	r1, [r7, #24]
 80070b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80070be:	69fb      	ldr	r3, [r7, #28]
 80070c0:	005b      	lsls	r3, r3, #1
 80070c2:	2203      	movs	r2, #3
 80070c4:	fa02 f303 	lsl.w	r3, r2, r3
 80070c8:	43db      	mvns	r3, r3
 80070ca:	69ba      	ldr	r2, [r7, #24]
 80070cc:	4013      	ands	r3, r2
 80070ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80070d0:	683b      	ldr	r3, [r7, #0]
 80070d2:	685b      	ldr	r3, [r3, #4]
 80070d4:	f003 0203 	and.w	r2, r3, #3
 80070d8:	69fb      	ldr	r3, [r7, #28]
 80070da:	005b      	lsls	r3, r3, #1
 80070dc:	fa02 f303 	lsl.w	r3, r2, r3
 80070e0:	69ba      	ldr	r2, [r7, #24]
 80070e2:	4313      	orrs	r3, r2
 80070e4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	69ba      	ldr	r2, [r7, #24]
 80070ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80070ec:	683b      	ldr	r3, [r7, #0]
 80070ee:	685b      	ldr	r3, [r3, #4]
 80070f0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	f000 80be 	beq.w	8007276 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80070fa:	4b66      	ldr	r3, [pc, #408]	@ (8007294 <HAL_GPIO_Init+0x324>)
 80070fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070fe:	4a65      	ldr	r2, [pc, #404]	@ (8007294 <HAL_GPIO_Init+0x324>)
 8007100:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007104:	6453      	str	r3, [r2, #68]	@ 0x44
 8007106:	4b63      	ldr	r3, [pc, #396]	@ (8007294 <HAL_GPIO_Init+0x324>)
 8007108:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800710a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800710e:	60fb      	str	r3, [r7, #12]
 8007110:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8007112:	4a61      	ldr	r2, [pc, #388]	@ (8007298 <HAL_GPIO_Init+0x328>)
 8007114:	69fb      	ldr	r3, [r7, #28]
 8007116:	089b      	lsrs	r3, r3, #2
 8007118:	3302      	adds	r3, #2
 800711a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800711e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8007120:	69fb      	ldr	r3, [r7, #28]
 8007122:	f003 0303 	and.w	r3, r3, #3
 8007126:	009b      	lsls	r3, r3, #2
 8007128:	220f      	movs	r2, #15
 800712a:	fa02 f303 	lsl.w	r3, r2, r3
 800712e:	43db      	mvns	r3, r3
 8007130:	69ba      	ldr	r2, [r7, #24]
 8007132:	4013      	ands	r3, r2
 8007134:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	4a58      	ldr	r2, [pc, #352]	@ (800729c <HAL_GPIO_Init+0x32c>)
 800713a:	4293      	cmp	r3, r2
 800713c:	d037      	beq.n	80071ae <HAL_GPIO_Init+0x23e>
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	4a57      	ldr	r2, [pc, #348]	@ (80072a0 <HAL_GPIO_Init+0x330>)
 8007142:	4293      	cmp	r3, r2
 8007144:	d031      	beq.n	80071aa <HAL_GPIO_Init+0x23a>
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	4a56      	ldr	r2, [pc, #344]	@ (80072a4 <HAL_GPIO_Init+0x334>)
 800714a:	4293      	cmp	r3, r2
 800714c:	d02b      	beq.n	80071a6 <HAL_GPIO_Init+0x236>
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	4a55      	ldr	r2, [pc, #340]	@ (80072a8 <HAL_GPIO_Init+0x338>)
 8007152:	4293      	cmp	r3, r2
 8007154:	d025      	beq.n	80071a2 <HAL_GPIO_Init+0x232>
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	4a54      	ldr	r2, [pc, #336]	@ (80072ac <HAL_GPIO_Init+0x33c>)
 800715a:	4293      	cmp	r3, r2
 800715c:	d01f      	beq.n	800719e <HAL_GPIO_Init+0x22e>
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	4a53      	ldr	r2, [pc, #332]	@ (80072b0 <HAL_GPIO_Init+0x340>)
 8007162:	4293      	cmp	r3, r2
 8007164:	d019      	beq.n	800719a <HAL_GPIO_Init+0x22a>
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	4a52      	ldr	r2, [pc, #328]	@ (80072b4 <HAL_GPIO_Init+0x344>)
 800716a:	4293      	cmp	r3, r2
 800716c:	d013      	beq.n	8007196 <HAL_GPIO_Init+0x226>
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	4a51      	ldr	r2, [pc, #324]	@ (80072b8 <HAL_GPIO_Init+0x348>)
 8007172:	4293      	cmp	r3, r2
 8007174:	d00d      	beq.n	8007192 <HAL_GPIO_Init+0x222>
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	4a50      	ldr	r2, [pc, #320]	@ (80072bc <HAL_GPIO_Init+0x34c>)
 800717a:	4293      	cmp	r3, r2
 800717c:	d007      	beq.n	800718e <HAL_GPIO_Init+0x21e>
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	4a4f      	ldr	r2, [pc, #316]	@ (80072c0 <HAL_GPIO_Init+0x350>)
 8007182:	4293      	cmp	r3, r2
 8007184:	d101      	bne.n	800718a <HAL_GPIO_Init+0x21a>
 8007186:	2309      	movs	r3, #9
 8007188:	e012      	b.n	80071b0 <HAL_GPIO_Init+0x240>
 800718a:	230a      	movs	r3, #10
 800718c:	e010      	b.n	80071b0 <HAL_GPIO_Init+0x240>
 800718e:	2308      	movs	r3, #8
 8007190:	e00e      	b.n	80071b0 <HAL_GPIO_Init+0x240>
 8007192:	2307      	movs	r3, #7
 8007194:	e00c      	b.n	80071b0 <HAL_GPIO_Init+0x240>
 8007196:	2306      	movs	r3, #6
 8007198:	e00a      	b.n	80071b0 <HAL_GPIO_Init+0x240>
 800719a:	2305      	movs	r3, #5
 800719c:	e008      	b.n	80071b0 <HAL_GPIO_Init+0x240>
 800719e:	2304      	movs	r3, #4
 80071a0:	e006      	b.n	80071b0 <HAL_GPIO_Init+0x240>
 80071a2:	2303      	movs	r3, #3
 80071a4:	e004      	b.n	80071b0 <HAL_GPIO_Init+0x240>
 80071a6:	2302      	movs	r3, #2
 80071a8:	e002      	b.n	80071b0 <HAL_GPIO_Init+0x240>
 80071aa:	2301      	movs	r3, #1
 80071ac:	e000      	b.n	80071b0 <HAL_GPIO_Init+0x240>
 80071ae:	2300      	movs	r3, #0
 80071b0:	69fa      	ldr	r2, [r7, #28]
 80071b2:	f002 0203 	and.w	r2, r2, #3
 80071b6:	0092      	lsls	r2, r2, #2
 80071b8:	4093      	lsls	r3, r2
 80071ba:	69ba      	ldr	r2, [r7, #24]
 80071bc:	4313      	orrs	r3, r2
 80071be:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80071c0:	4935      	ldr	r1, [pc, #212]	@ (8007298 <HAL_GPIO_Init+0x328>)
 80071c2:	69fb      	ldr	r3, [r7, #28]
 80071c4:	089b      	lsrs	r3, r3, #2
 80071c6:	3302      	adds	r3, #2
 80071c8:	69ba      	ldr	r2, [r7, #24]
 80071ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80071ce:	4b3d      	ldr	r3, [pc, #244]	@ (80072c4 <HAL_GPIO_Init+0x354>)
 80071d0:	689b      	ldr	r3, [r3, #8]
 80071d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80071d4:	693b      	ldr	r3, [r7, #16]
 80071d6:	43db      	mvns	r3, r3
 80071d8:	69ba      	ldr	r2, [r7, #24]
 80071da:	4013      	ands	r3, r2
 80071dc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80071de:	683b      	ldr	r3, [r7, #0]
 80071e0:	685b      	ldr	r3, [r3, #4]
 80071e2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d003      	beq.n	80071f2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80071ea:	69ba      	ldr	r2, [r7, #24]
 80071ec:	693b      	ldr	r3, [r7, #16]
 80071ee:	4313      	orrs	r3, r2
 80071f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80071f2:	4a34      	ldr	r2, [pc, #208]	@ (80072c4 <HAL_GPIO_Init+0x354>)
 80071f4:	69bb      	ldr	r3, [r7, #24]
 80071f6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80071f8:	4b32      	ldr	r3, [pc, #200]	@ (80072c4 <HAL_GPIO_Init+0x354>)
 80071fa:	68db      	ldr	r3, [r3, #12]
 80071fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80071fe:	693b      	ldr	r3, [r7, #16]
 8007200:	43db      	mvns	r3, r3
 8007202:	69ba      	ldr	r2, [r7, #24]
 8007204:	4013      	ands	r3, r2
 8007206:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8007208:	683b      	ldr	r3, [r7, #0]
 800720a:	685b      	ldr	r3, [r3, #4]
 800720c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007210:	2b00      	cmp	r3, #0
 8007212:	d003      	beq.n	800721c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8007214:	69ba      	ldr	r2, [r7, #24]
 8007216:	693b      	ldr	r3, [r7, #16]
 8007218:	4313      	orrs	r3, r2
 800721a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800721c:	4a29      	ldr	r2, [pc, #164]	@ (80072c4 <HAL_GPIO_Init+0x354>)
 800721e:	69bb      	ldr	r3, [r7, #24]
 8007220:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8007222:	4b28      	ldr	r3, [pc, #160]	@ (80072c4 <HAL_GPIO_Init+0x354>)
 8007224:	685b      	ldr	r3, [r3, #4]
 8007226:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007228:	693b      	ldr	r3, [r7, #16]
 800722a:	43db      	mvns	r3, r3
 800722c:	69ba      	ldr	r2, [r7, #24]
 800722e:	4013      	ands	r3, r2
 8007230:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8007232:	683b      	ldr	r3, [r7, #0]
 8007234:	685b      	ldr	r3, [r3, #4]
 8007236:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800723a:	2b00      	cmp	r3, #0
 800723c:	d003      	beq.n	8007246 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800723e:	69ba      	ldr	r2, [r7, #24]
 8007240:	693b      	ldr	r3, [r7, #16]
 8007242:	4313      	orrs	r3, r2
 8007244:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8007246:	4a1f      	ldr	r2, [pc, #124]	@ (80072c4 <HAL_GPIO_Init+0x354>)
 8007248:	69bb      	ldr	r3, [r7, #24]
 800724a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800724c:	4b1d      	ldr	r3, [pc, #116]	@ (80072c4 <HAL_GPIO_Init+0x354>)
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007252:	693b      	ldr	r3, [r7, #16]
 8007254:	43db      	mvns	r3, r3
 8007256:	69ba      	ldr	r2, [r7, #24]
 8007258:	4013      	ands	r3, r2
 800725a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800725c:	683b      	ldr	r3, [r7, #0]
 800725e:	685b      	ldr	r3, [r3, #4]
 8007260:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007264:	2b00      	cmp	r3, #0
 8007266:	d003      	beq.n	8007270 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8007268:	69ba      	ldr	r2, [r7, #24]
 800726a:	693b      	ldr	r3, [r7, #16]
 800726c:	4313      	orrs	r3, r2
 800726e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8007270:	4a14      	ldr	r2, [pc, #80]	@ (80072c4 <HAL_GPIO_Init+0x354>)
 8007272:	69bb      	ldr	r3, [r7, #24]
 8007274:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8007276:	69fb      	ldr	r3, [r7, #28]
 8007278:	3301      	adds	r3, #1
 800727a:	61fb      	str	r3, [r7, #28]
 800727c:	69fb      	ldr	r3, [r7, #28]
 800727e:	2b0f      	cmp	r3, #15
 8007280:	f67f ae86 	bls.w	8006f90 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8007284:	bf00      	nop
 8007286:	bf00      	nop
 8007288:	3724      	adds	r7, #36	@ 0x24
 800728a:	46bd      	mov	sp, r7
 800728c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007290:	4770      	bx	lr
 8007292:	bf00      	nop
 8007294:	40023800 	.word	0x40023800
 8007298:	40013800 	.word	0x40013800
 800729c:	40020000 	.word	0x40020000
 80072a0:	40020400 	.word	0x40020400
 80072a4:	40020800 	.word	0x40020800
 80072a8:	40020c00 	.word	0x40020c00
 80072ac:	40021000 	.word	0x40021000
 80072b0:	40021400 	.word	0x40021400
 80072b4:	40021800 	.word	0x40021800
 80072b8:	40021c00 	.word	0x40021c00
 80072bc:	40022000 	.word	0x40022000
 80072c0:	40022400 	.word	0x40022400
 80072c4:	40013c00 	.word	0x40013c00

080072c8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80072c8:	b480      	push	{r7}
 80072ca:	b087      	sub	sp, #28
 80072cc:	af00      	add	r7, sp, #0
 80072ce:	6078      	str	r0, [r7, #4]
 80072d0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 80072d2:	2300      	movs	r3, #0
 80072d4:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 80072d6:	2300      	movs	r3, #0
 80072d8:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 80072da:	2300      	movs	r3, #0
 80072dc:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 80072de:	2300      	movs	r3, #0
 80072e0:	617b      	str	r3, [r7, #20]
 80072e2:	e0d9      	b.n	8007498 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80072e4:	2201      	movs	r2, #1
 80072e6:	697b      	ldr	r3, [r7, #20]
 80072e8:	fa02 f303 	lsl.w	r3, r2, r3
 80072ec:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80072ee:	683a      	ldr	r2, [r7, #0]
 80072f0:	693b      	ldr	r3, [r7, #16]
 80072f2:	4013      	ands	r3, r2
 80072f4:	60fb      	str	r3, [r7, #12]

    if (iocurrent == ioposition)
 80072f6:	68fa      	ldr	r2, [r7, #12]
 80072f8:	693b      	ldr	r3, [r7, #16]
 80072fa:	429a      	cmp	r2, r3
 80072fc:	f040 80c9 	bne.w	8007492 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 8007300:	4a6b      	ldr	r2, [pc, #428]	@ (80074b0 <HAL_GPIO_DeInit+0x1e8>)
 8007302:	697b      	ldr	r3, [r7, #20]
 8007304:	089b      	lsrs	r3, r3, #2
 8007306:	3302      	adds	r3, #2
 8007308:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800730c:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 800730e:	697b      	ldr	r3, [r7, #20]
 8007310:	f003 0303 	and.w	r3, r3, #3
 8007314:	009b      	lsls	r3, r3, #2
 8007316:	220f      	movs	r2, #15
 8007318:	fa02 f303 	lsl.w	r3, r2, r3
 800731c:	68ba      	ldr	r2, [r7, #8]
 800731e:	4013      	ands	r3, r2
 8007320:	60bb      	str	r3, [r7, #8]
      if (tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	4a63      	ldr	r2, [pc, #396]	@ (80074b4 <HAL_GPIO_DeInit+0x1ec>)
 8007326:	4293      	cmp	r3, r2
 8007328:	d037      	beq.n	800739a <HAL_GPIO_DeInit+0xd2>
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	4a62      	ldr	r2, [pc, #392]	@ (80074b8 <HAL_GPIO_DeInit+0x1f0>)
 800732e:	4293      	cmp	r3, r2
 8007330:	d031      	beq.n	8007396 <HAL_GPIO_DeInit+0xce>
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	4a61      	ldr	r2, [pc, #388]	@ (80074bc <HAL_GPIO_DeInit+0x1f4>)
 8007336:	4293      	cmp	r3, r2
 8007338:	d02b      	beq.n	8007392 <HAL_GPIO_DeInit+0xca>
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	4a60      	ldr	r2, [pc, #384]	@ (80074c0 <HAL_GPIO_DeInit+0x1f8>)
 800733e:	4293      	cmp	r3, r2
 8007340:	d025      	beq.n	800738e <HAL_GPIO_DeInit+0xc6>
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	4a5f      	ldr	r2, [pc, #380]	@ (80074c4 <HAL_GPIO_DeInit+0x1fc>)
 8007346:	4293      	cmp	r3, r2
 8007348:	d01f      	beq.n	800738a <HAL_GPIO_DeInit+0xc2>
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	4a5e      	ldr	r2, [pc, #376]	@ (80074c8 <HAL_GPIO_DeInit+0x200>)
 800734e:	4293      	cmp	r3, r2
 8007350:	d019      	beq.n	8007386 <HAL_GPIO_DeInit+0xbe>
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	4a5d      	ldr	r2, [pc, #372]	@ (80074cc <HAL_GPIO_DeInit+0x204>)
 8007356:	4293      	cmp	r3, r2
 8007358:	d013      	beq.n	8007382 <HAL_GPIO_DeInit+0xba>
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	4a5c      	ldr	r2, [pc, #368]	@ (80074d0 <HAL_GPIO_DeInit+0x208>)
 800735e:	4293      	cmp	r3, r2
 8007360:	d00d      	beq.n	800737e <HAL_GPIO_DeInit+0xb6>
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	4a5b      	ldr	r2, [pc, #364]	@ (80074d4 <HAL_GPIO_DeInit+0x20c>)
 8007366:	4293      	cmp	r3, r2
 8007368:	d007      	beq.n	800737a <HAL_GPIO_DeInit+0xb2>
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	4a5a      	ldr	r2, [pc, #360]	@ (80074d8 <HAL_GPIO_DeInit+0x210>)
 800736e:	4293      	cmp	r3, r2
 8007370:	d101      	bne.n	8007376 <HAL_GPIO_DeInit+0xae>
 8007372:	2309      	movs	r3, #9
 8007374:	e012      	b.n	800739c <HAL_GPIO_DeInit+0xd4>
 8007376:	230a      	movs	r3, #10
 8007378:	e010      	b.n	800739c <HAL_GPIO_DeInit+0xd4>
 800737a:	2308      	movs	r3, #8
 800737c:	e00e      	b.n	800739c <HAL_GPIO_DeInit+0xd4>
 800737e:	2307      	movs	r3, #7
 8007380:	e00c      	b.n	800739c <HAL_GPIO_DeInit+0xd4>
 8007382:	2306      	movs	r3, #6
 8007384:	e00a      	b.n	800739c <HAL_GPIO_DeInit+0xd4>
 8007386:	2305      	movs	r3, #5
 8007388:	e008      	b.n	800739c <HAL_GPIO_DeInit+0xd4>
 800738a:	2304      	movs	r3, #4
 800738c:	e006      	b.n	800739c <HAL_GPIO_DeInit+0xd4>
 800738e:	2303      	movs	r3, #3
 8007390:	e004      	b.n	800739c <HAL_GPIO_DeInit+0xd4>
 8007392:	2302      	movs	r3, #2
 8007394:	e002      	b.n	800739c <HAL_GPIO_DeInit+0xd4>
 8007396:	2301      	movs	r3, #1
 8007398:	e000      	b.n	800739c <HAL_GPIO_DeInit+0xd4>
 800739a:	2300      	movs	r3, #0
 800739c:	697a      	ldr	r2, [r7, #20]
 800739e:	f002 0203 	and.w	r2, r2, #3
 80073a2:	0092      	lsls	r2, r2, #2
 80073a4:	4093      	lsls	r3, r2
 80073a6:	68ba      	ldr	r2, [r7, #8]
 80073a8:	429a      	cmp	r2, r3
 80073aa:	d132      	bne.n	8007412 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80073ac:	4b4b      	ldr	r3, [pc, #300]	@ (80074dc <HAL_GPIO_DeInit+0x214>)
 80073ae:	681a      	ldr	r2, [r3, #0]
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	43db      	mvns	r3, r3
 80073b4:	4949      	ldr	r1, [pc, #292]	@ (80074dc <HAL_GPIO_DeInit+0x214>)
 80073b6:	4013      	ands	r3, r2
 80073b8:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80073ba:	4b48      	ldr	r3, [pc, #288]	@ (80074dc <HAL_GPIO_DeInit+0x214>)
 80073bc:	685a      	ldr	r2, [r3, #4]
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	43db      	mvns	r3, r3
 80073c2:	4946      	ldr	r1, [pc, #280]	@ (80074dc <HAL_GPIO_DeInit+0x214>)
 80073c4:	4013      	ands	r3, r2
 80073c6:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80073c8:	4b44      	ldr	r3, [pc, #272]	@ (80074dc <HAL_GPIO_DeInit+0x214>)
 80073ca:	68da      	ldr	r2, [r3, #12]
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	43db      	mvns	r3, r3
 80073d0:	4942      	ldr	r1, [pc, #264]	@ (80074dc <HAL_GPIO_DeInit+0x214>)
 80073d2:	4013      	ands	r3, r2
 80073d4:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80073d6:	4b41      	ldr	r3, [pc, #260]	@ (80074dc <HAL_GPIO_DeInit+0x214>)
 80073d8:	689a      	ldr	r2, [r3, #8]
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	43db      	mvns	r3, r3
 80073de:	493f      	ldr	r1, [pc, #252]	@ (80074dc <HAL_GPIO_DeInit+0x214>)
 80073e0:	4013      	ands	r3, r2
 80073e2:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 80073e4:	697b      	ldr	r3, [r7, #20]
 80073e6:	f003 0303 	and.w	r3, r3, #3
 80073ea:	009b      	lsls	r3, r3, #2
 80073ec:	220f      	movs	r2, #15
 80073ee:	fa02 f303 	lsl.w	r3, r2, r3
 80073f2:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 80073f4:	4a2e      	ldr	r2, [pc, #184]	@ (80074b0 <HAL_GPIO_DeInit+0x1e8>)
 80073f6:	697b      	ldr	r3, [r7, #20]
 80073f8:	089b      	lsrs	r3, r3, #2
 80073fa:	3302      	adds	r3, #2
 80073fc:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8007400:	68bb      	ldr	r3, [r7, #8]
 8007402:	43da      	mvns	r2, r3
 8007404:	482a      	ldr	r0, [pc, #168]	@ (80074b0 <HAL_GPIO_DeInit+0x1e8>)
 8007406:	697b      	ldr	r3, [r7, #20]
 8007408:	089b      	lsrs	r3, r3, #2
 800740a:	400a      	ands	r2, r1
 800740c:	3302      	adds	r3, #2
 800740e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681a      	ldr	r2, [r3, #0]
 8007416:	697b      	ldr	r3, [r7, #20]
 8007418:	005b      	lsls	r3, r3, #1
 800741a:	2103      	movs	r1, #3
 800741c:	fa01 f303 	lsl.w	r3, r1, r3
 8007420:	43db      	mvns	r3, r3
 8007422:	401a      	ands	r2, r3
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8007428:	697b      	ldr	r3, [r7, #20]
 800742a:	08da      	lsrs	r2, r3, #3
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	3208      	adds	r2, #8
 8007430:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007434:	697b      	ldr	r3, [r7, #20]
 8007436:	f003 0307 	and.w	r3, r3, #7
 800743a:	009b      	lsls	r3, r3, #2
 800743c:	220f      	movs	r2, #15
 800743e:	fa02 f303 	lsl.w	r3, r2, r3
 8007442:	43db      	mvns	r3, r3
 8007444:	697a      	ldr	r2, [r7, #20]
 8007446:	08d2      	lsrs	r2, r2, #3
 8007448:	4019      	ands	r1, r3
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	3208      	adds	r2, #8
 800744e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	68da      	ldr	r2, [r3, #12]
 8007456:	697b      	ldr	r3, [r7, #20]
 8007458:	005b      	lsls	r3, r3, #1
 800745a:	2103      	movs	r1, #3
 800745c:	fa01 f303 	lsl.w	r3, r1, r3
 8007460:	43db      	mvns	r3, r3
 8007462:	401a      	ands	r2, r3
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	685a      	ldr	r2, [r3, #4]
 800746c:	2101      	movs	r1, #1
 800746e:	697b      	ldr	r3, [r7, #20]
 8007470:	fa01 f303 	lsl.w	r3, r1, r3
 8007474:	43db      	mvns	r3, r3
 8007476:	401a      	ands	r2, r3
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	689a      	ldr	r2, [r3, #8]
 8007480:	697b      	ldr	r3, [r7, #20]
 8007482:	005b      	lsls	r3, r3, #1
 8007484:	2103      	movs	r1, #3
 8007486:	fa01 f303 	lsl.w	r3, r1, r3
 800748a:	43db      	mvns	r3, r3
 800748c:	401a      	ands	r2, r3
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	609a      	str	r2, [r3, #8]
  for (position = 0; position < GPIO_NUMBER; position++)
 8007492:	697b      	ldr	r3, [r7, #20]
 8007494:	3301      	adds	r3, #1
 8007496:	617b      	str	r3, [r7, #20]
 8007498:	697b      	ldr	r3, [r7, #20]
 800749a:	2b0f      	cmp	r3, #15
 800749c:	f67f af22 	bls.w	80072e4 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 80074a0:	bf00      	nop
 80074a2:	bf00      	nop
 80074a4:	371c      	adds	r7, #28
 80074a6:	46bd      	mov	sp, r7
 80074a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ac:	4770      	bx	lr
 80074ae:	bf00      	nop
 80074b0:	40013800 	.word	0x40013800
 80074b4:	40020000 	.word	0x40020000
 80074b8:	40020400 	.word	0x40020400
 80074bc:	40020800 	.word	0x40020800
 80074c0:	40020c00 	.word	0x40020c00
 80074c4:	40021000 	.word	0x40021000
 80074c8:	40021400 	.word	0x40021400
 80074cc:	40021800 	.word	0x40021800
 80074d0:	40021c00 	.word	0x40021c00
 80074d4:	40022000 	.word	0x40022000
 80074d8:	40022400 	.word	0x40022400
 80074dc:	40013c00 	.word	0x40013c00

080074e0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80074e0:	b480      	push	{r7}
 80074e2:	b085      	sub	sp, #20
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	6078      	str	r0, [r7, #4]
 80074e8:	460b      	mov	r3, r1
 80074ea:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	691a      	ldr	r2, [r3, #16]
 80074f0:	887b      	ldrh	r3, [r7, #2]
 80074f2:	4013      	ands	r3, r2
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d002      	beq.n	80074fe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80074f8:	2301      	movs	r3, #1
 80074fa:	73fb      	strb	r3, [r7, #15]
 80074fc:	e001      	b.n	8007502 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80074fe:	2300      	movs	r3, #0
 8007500:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007502:	7bfb      	ldrb	r3, [r7, #15]
}
 8007504:	4618      	mov	r0, r3
 8007506:	3714      	adds	r7, #20
 8007508:	46bd      	mov	sp, r7
 800750a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800750e:	4770      	bx	lr

08007510 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007510:	b480      	push	{r7}
 8007512:	b083      	sub	sp, #12
 8007514:	af00      	add	r7, sp, #0
 8007516:	6078      	str	r0, [r7, #4]
 8007518:	460b      	mov	r3, r1
 800751a:	807b      	strh	r3, [r7, #2]
 800751c:	4613      	mov	r3, r2
 800751e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007520:	787b      	ldrb	r3, [r7, #1]
 8007522:	2b00      	cmp	r3, #0
 8007524:	d003      	beq.n	800752e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007526:	887a      	ldrh	r2, [r7, #2]
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800752c:	e003      	b.n	8007536 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800752e:	887b      	ldrh	r3, [r7, #2]
 8007530:	041a      	lsls	r2, r3, #16
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	619a      	str	r2, [r3, #24]
}
 8007536:	bf00      	nop
 8007538:	370c      	adds	r7, #12
 800753a:	46bd      	mov	sp, r7
 800753c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007540:	4770      	bx	lr

08007542 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8007542:	b580      	push	{r7, lr}
 8007544:	b086      	sub	sp, #24
 8007546:	af02      	add	r7, sp, #8
 8007548:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	2b00      	cmp	r3, #0
 800754e:	d101      	bne.n	8007554 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8007550:	2301      	movs	r3, #1
 8007552:	e059      	b.n	8007608 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8007560:	b2db      	uxtb	r3, r3
 8007562:	2b00      	cmp	r3, #0
 8007564:	d106      	bne.n	8007574 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	2200      	movs	r2, #0
 800756a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 800756e:	6878      	ldr	r0, [r7, #4]
 8007570:	f00f fe2c 	bl	80171cc <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	2203      	movs	r2, #3
 8007578:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007582:	d102      	bne.n	800758a <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	2200      	movs	r2, #0
 8007588:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	4618      	mov	r0, r3
 8007590:	f009 fcbd 	bl	8010f0e <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	6818      	ldr	r0, [r3, #0]
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	7c1a      	ldrb	r2, [r3, #16]
 800759c:	f88d 2000 	strb.w	r2, [sp]
 80075a0:	3304      	adds	r3, #4
 80075a2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80075a4:	f009 fc48 	bl	8010e38 <USB_CoreInit>
 80075a8:	4603      	mov	r3, r0
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d005      	beq.n	80075ba <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	2202      	movs	r2, #2
 80075b2:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80075b6:	2301      	movs	r3, #1
 80075b8:	e026      	b.n	8007608 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	2101      	movs	r1, #1
 80075c0:	4618      	mov	r0, r3
 80075c2:	f009 fcb5 	bl	8010f30 <USB_SetCurrentMode>
 80075c6:	4603      	mov	r3, r0
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d005      	beq.n	80075d8 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	2202      	movs	r2, #2
 80075d0:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80075d4:	2301      	movs	r3, #1
 80075d6:	e017      	b.n	8007608 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	6818      	ldr	r0, [r3, #0]
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	7c1a      	ldrb	r2, [r3, #16]
 80075e0:	f88d 2000 	strb.w	r2, [sp]
 80075e4:	3304      	adds	r3, #4
 80075e6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80075e8:	f009 fe5e 	bl	80112a8 <USB_HostInit>
 80075ec:	4603      	mov	r3, r0
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d005      	beq.n	80075fe <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	2202      	movs	r2, #2
 80075f6:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80075fa:	2301      	movs	r3, #1
 80075fc:	e004      	b.n	8007608 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	2201      	movs	r2, #1
 8007602:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8007606:	2300      	movs	r3, #0
}
 8007608:	4618      	mov	r0, r3
 800760a:	3710      	adds	r7, #16
 800760c:	46bd      	mov	sp, r7
 800760e:	bd80      	pop	{r7, pc}

08007610 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8007610:	b590      	push	{r4, r7, lr}
 8007612:	b08b      	sub	sp, #44	@ 0x2c
 8007614:	af04      	add	r7, sp, #16
 8007616:	6078      	str	r0, [r7, #4]
 8007618:	4608      	mov	r0, r1
 800761a:	4611      	mov	r1, r2
 800761c:	461a      	mov	r2, r3
 800761e:	4603      	mov	r3, r0
 8007620:	70fb      	strb	r3, [r7, #3]
 8007622:	460b      	mov	r3, r1
 8007624:	70bb      	strb	r3, [r7, #2]
 8007626:	4613      	mov	r3, r2
 8007628:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 800762a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800762c:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8007634:	2b01      	cmp	r3, #1
 8007636:	d101      	bne.n	800763c <HAL_HCD_HC_Init+0x2c>
 8007638:	2302      	movs	r3, #2
 800763a:	e09d      	b.n	8007778 <HAL_HCD_HC_Init+0x168>
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	2201      	movs	r2, #1
 8007640:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8007644:	78fa      	ldrb	r2, [r7, #3]
 8007646:	6879      	ldr	r1, [r7, #4]
 8007648:	4613      	mov	r3, r2
 800764a:	011b      	lsls	r3, r3, #4
 800764c:	1a9b      	subs	r3, r3, r2
 800764e:	009b      	lsls	r3, r3, #2
 8007650:	440b      	add	r3, r1
 8007652:	3319      	adds	r3, #25
 8007654:	2200      	movs	r2, #0
 8007656:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8007658:	78fa      	ldrb	r2, [r7, #3]
 800765a:	6879      	ldr	r1, [r7, #4]
 800765c:	4613      	mov	r3, r2
 800765e:	011b      	lsls	r3, r3, #4
 8007660:	1a9b      	subs	r3, r3, r2
 8007662:	009b      	lsls	r3, r3, #2
 8007664:	440b      	add	r3, r1
 8007666:	3314      	adds	r3, #20
 8007668:	787a      	ldrb	r2, [r7, #1]
 800766a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800766c:	78fa      	ldrb	r2, [r7, #3]
 800766e:	6879      	ldr	r1, [r7, #4]
 8007670:	4613      	mov	r3, r2
 8007672:	011b      	lsls	r3, r3, #4
 8007674:	1a9b      	subs	r3, r3, r2
 8007676:	009b      	lsls	r3, r3, #2
 8007678:	440b      	add	r3, r1
 800767a:	3315      	adds	r3, #21
 800767c:	78fa      	ldrb	r2, [r7, #3]
 800767e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8007680:	78fa      	ldrb	r2, [r7, #3]
 8007682:	6879      	ldr	r1, [r7, #4]
 8007684:	4613      	mov	r3, r2
 8007686:	011b      	lsls	r3, r3, #4
 8007688:	1a9b      	subs	r3, r3, r2
 800768a:	009b      	lsls	r3, r3, #2
 800768c:	440b      	add	r3, r1
 800768e:	3326      	adds	r3, #38	@ 0x26
 8007690:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8007694:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8007696:	78fa      	ldrb	r2, [r7, #3]
 8007698:	78bb      	ldrb	r3, [r7, #2]
 800769a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800769e:	b2d8      	uxtb	r0, r3
 80076a0:	6879      	ldr	r1, [r7, #4]
 80076a2:	4613      	mov	r3, r2
 80076a4:	011b      	lsls	r3, r3, #4
 80076a6:	1a9b      	subs	r3, r3, r2
 80076a8:	009b      	lsls	r3, r3, #2
 80076aa:	440b      	add	r3, r1
 80076ac:	3316      	adds	r3, #22
 80076ae:	4602      	mov	r2, r0
 80076b0:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 80076b2:	78fb      	ldrb	r3, [r7, #3]
 80076b4:	4619      	mov	r1, r3
 80076b6:	6878      	ldr	r0, [r7, #4]
 80076b8:	f000 fba4 	bl	8007e04 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 80076bc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	da0a      	bge.n	80076da <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80076c4:	78fa      	ldrb	r2, [r7, #3]
 80076c6:	6879      	ldr	r1, [r7, #4]
 80076c8:	4613      	mov	r3, r2
 80076ca:	011b      	lsls	r3, r3, #4
 80076cc:	1a9b      	subs	r3, r3, r2
 80076ce:	009b      	lsls	r3, r3, #2
 80076d0:	440b      	add	r3, r1
 80076d2:	3317      	adds	r3, #23
 80076d4:	2201      	movs	r2, #1
 80076d6:	701a      	strb	r2, [r3, #0]
 80076d8:	e009      	b.n	80076ee <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80076da:	78fa      	ldrb	r2, [r7, #3]
 80076dc:	6879      	ldr	r1, [r7, #4]
 80076de:	4613      	mov	r3, r2
 80076e0:	011b      	lsls	r3, r3, #4
 80076e2:	1a9b      	subs	r3, r3, r2
 80076e4:	009b      	lsls	r3, r3, #2
 80076e6:	440b      	add	r3, r1
 80076e8:	3317      	adds	r3, #23
 80076ea:	2200      	movs	r2, #0
 80076ec:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	4618      	mov	r0, r3
 80076f4:	f009 ff30 	bl	8011558 <USB_GetHostSpeed>
 80076f8:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 80076fa:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80076fe:	2b01      	cmp	r3, #1
 8007700:	d10b      	bne.n	800771a <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8007702:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007706:	2b01      	cmp	r3, #1
 8007708:	d107      	bne.n	800771a <HAL_HCD_HC_Init+0x10a>
 800770a:	693b      	ldr	r3, [r7, #16]
 800770c:	2b00      	cmp	r3, #0
 800770e:	d104      	bne.n	800771a <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8007710:	697b      	ldr	r3, [r7, #20]
 8007712:	2bbc      	cmp	r3, #188	@ 0xbc
 8007714:	d901      	bls.n	800771a <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8007716:	23bc      	movs	r3, #188	@ 0xbc
 8007718:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 800771a:	78fa      	ldrb	r2, [r7, #3]
 800771c:	6879      	ldr	r1, [r7, #4]
 800771e:	4613      	mov	r3, r2
 8007720:	011b      	lsls	r3, r3, #4
 8007722:	1a9b      	subs	r3, r3, r2
 8007724:	009b      	lsls	r3, r3, #2
 8007726:	440b      	add	r3, r1
 8007728:	3318      	adds	r3, #24
 800772a:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 800772e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8007730:	78fa      	ldrb	r2, [r7, #3]
 8007732:	697b      	ldr	r3, [r7, #20]
 8007734:	b298      	uxth	r0, r3
 8007736:	6879      	ldr	r1, [r7, #4]
 8007738:	4613      	mov	r3, r2
 800773a:	011b      	lsls	r3, r3, #4
 800773c:	1a9b      	subs	r3, r3, r2
 800773e:	009b      	lsls	r3, r3, #2
 8007740:	440b      	add	r3, r1
 8007742:	3328      	adds	r3, #40	@ 0x28
 8007744:	4602      	mov	r2, r0
 8007746:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	6818      	ldr	r0, [r3, #0]
 800774c:	697b      	ldr	r3, [r7, #20]
 800774e:	b29b      	uxth	r3, r3
 8007750:	787c      	ldrb	r4, [r7, #1]
 8007752:	78ba      	ldrb	r2, [r7, #2]
 8007754:	78f9      	ldrb	r1, [r7, #3]
 8007756:	9302      	str	r3, [sp, #8]
 8007758:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800775c:	9301      	str	r3, [sp, #4]
 800775e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007762:	9300      	str	r3, [sp, #0]
 8007764:	4623      	mov	r3, r4
 8007766:	f009 ff1f 	bl	80115a8 <USB_HC_Init>
 800776a:	4603      	mov	r3, r0
 800776c:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	2200      	movs	r2, #0
 8007772:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8007776:	7bfb      	ldrb	r3, [r7, #15]
}
 8007778:	4618      	mov	r0, r3
 800777a:	371c      	adds	r7, #28
 800777c:	46bd      	mov	sp, r7
 800777e:	bd90      	pop	{r4, r7, pc}

08007780 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8007780:	b580      	push	{r7, lr}
 8007782:	b082      	sub	sp, #8
 8007784:	af00      	add	r7, sp, #0
 8007786:	6078      	str	r0, [r7, #4]
 8007788:	4608      	mov	r0, r1
 800778a:	4611      	mov	r1, r2
 800778c:	461a      	mov	r2, r3
 800778e:	4603      	mov	r3, r0
 8007790:	70fb      	strb	r3, [r7, #3]
 8007792:	460b      	mov	r3, r1
 8007794:	70bb      	strb	r3, [r7, #2]
 8007796:	4613      	mov	r3, r2
 8007798:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 800779a:	78fa      	ldrb	r2, [r7, #3]
 800779c:	6879      	ldr	r1, [r7, #4]
 800779e:	4613      	mov	r3, r2
 80077a0:	011b      	lsls	r3, r3, #4
 80077a2:	1a9b      	subs	r3, r3, r2
 80077a4:	009b      	lsls	r3, r3, #2
 80077a6:	440b      	add	r3, r1
 80077a8:	3317      	adds	r3, #23
 80077aa:	78ba      	ldrb	r2, [r7, #2]
 80077ac:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80077ae:	78fa      	ldrb	r2, [r7, #3]
 80077b0:	6879      	ldr	r1, [r7, #4]
 80077b2:	4613      	mov	r3, r2
 80077b4:	011b      	lsls	r3, r3, #4
 80077b6:	1a9b      	subs	r3, r3, r2
 80077b8:	009b      	lsls	r3, r3, #2
 80077ba:	440b      	add	r3, r1
 80077bc:	3326      	adds	r3, #38	@ 0x26
 80077be:	787a      	ldrb	r2, [r7, #1]
 80077c0:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80077c2:	7c3b      	ldrb	r3, [r7, #16]
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d114      	bne.n	80077f2 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80077c8:	78fa      	ldrb	r2, [r7, #3]
 80077ca:	6879      	ldr	r1, [r7, #4]
 80077cc:	4613      	mov	r3, r2
 80077ce:	011b      	lsls	r3, r3, #4
 80077d0:	1a9b      	subs	r3, r3, r2
 80077d2:	009b      	lsls	r3, r3, #2
 80077d4:	440b      	add	r3, r1
 80077d6:	332a      	adds	r3, #42	@ 0x2a
 80077d8:	2203      	movs	r2, #3
 80077da:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 80077dc:	78fa      	ldrb	r2, [r7, #3]
 80077de:	6879      	ldr	r1, [r7, #4]
 80077e0:	4613      	mov	r3, r2
 80077e2:	011b      	lsls	r3, r3, #4
 80077e4:	1a9b      	subs	r3, r3, r2
 80077e6:	009b      	lsls	r3, r3, #2
 80077e8:	440b      	add	r3, r1
 80077ea:	3319      	adds	r3, #25
 80077ec:	7f3a      	ldrb	r2, [r7, #28]
 80077ee:	701a      	strb	r2, [r3, #0]
 80077f0:	e009      	b.n	8007806 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80077f2:	78fa      	ldrb	r2, [r7, #3]
 80077f4:	6879      	ldr	r1, [r7, #4]
 80077f6:	4613      	mov	r3, r2
 80077f8:	011b      	lsls	r3, r3, #4
 80077fa:	1a9b      	subs	r3, r3, r2
 80077fc:	009b      	lsls	r3, r3, #2
 80077fe:	440b      	add	r3, r1
 8007800:	332a      	adds	r3, #42	@ 0x2a
 8007802:	2202      	movs	r2, #2
 8007804:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8007806:	787b      	ldrb	r3, [r7, #1]
 8007808:	2b03      	cmp	r3, #3
 800780a:	f200 8102 	bhi.w	8007a12 <HAL_HCD_HC_SubmitRequest+0x292>
 800780e:	a201      	add	r2, pc, #4	@ (adr r2, 8007814 <HAL_HCD_HC_SubmitRequest+0x94>)
 8007810:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007814:	08007825 	.word	0x08007825
 8007818:	080079fd 	.word	0x080079fd
 800781c:	080078e9 	.word	0x080078e9
 8007820:	08007973 	.word	0x08007973
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8007824:	7c3b      	ldrb	r3, [r7, #16]
 8007826:	2b01      	cmp	r3, #1
 8007828:	f040 80f5 	bne.w	8007a16 <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 800782c:	78bb      	ldrb	r3, [r7, #2]
 800782e:	2b00      	cmp	r3, #0
 8007830:	d12d      	bne.n	800788e <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8007832:	8b3b      	ldrh	r3, [r7, #24]
 8007834:	2b00      	cmp	r3, #0
 8007836:	d109      	bne.n	800784c <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8007838:	78fa      	ldrb	r2, [r7, #3]
 800783a:	6879      	ldr	r1, [r7, #4]
 800783c:	4613      	mov	r3, r2
 800783e:	011b      	lsls	r3, r3, #4
 8007840:	1a9b      	subs	r3, r3, r2
 8007842:	009b      	lsls	r3, r3, #2
 8007844:	440b      	add	r3, r1
 8007846:	333d      	adds	r3, #61	@ 0x3d
 8007848:	2201      	movs	r2, #1
 800784a:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 800784c:	78fa      	ldrb	r2, [r7, #3]
 800784e:	6879      	ldr	r1, [r7, #4]
 8007850:	4613      	mov	r3, r2
 8007852:	011b      	lsls	r3, r3, #4
 8007854:	1a9b      	subs	r3, r3, r2
 8007856:	009b      	lsls	r3, r3, #2
 8007858:	440b      	add	r3, r1
 800785a:	333d      	adds	r3, #61	@ 0x3d
 800785c:	781b      	ldrb	r3, [r3, #0]
 800785e:	2b00      	cmp	r3, #0
 8007860:	d10a      	bne.n	8007878 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8007862:	78fa      	ldrb	r2, [r7, #3]
 8007864:	6879      	ldr	r1, [r7, #4]
 8007866:	4613      	mov	r3, r2
 8007868:	011b      	lsls	r3, r3, #4
 800786a:	1a9b      	subs	r3, r3, r2
 800786c:	009b      	lsls	r3, r3, #2
 800786e:	440b      	add	r3, r1
 8007870:	332a      	adds	r3, #42	@ 0x2a
 8007872:	2200      	movs	r2, #0
 8007874:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8007876:	e0ce      	b.n	8007a16 <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8007878:	78fa      	ldrb	r2, [r7, #3]
 800787a:	6879      	ldr	r1, [r7, #4]
 800787c:	4613      	mov	r3, r2
 800787e:	011b      	lsls	r3, r3, #4
 8007880:	1a9b      	subs	r3, r3, r2
 8007882:	009b      	lsls	r3, r3, #2
 8007884:	440b      	add	r3, r1
 8007886:	332a      	adds	r3, #42	@ 0x2a
 8007888:	2202      	movs	r2, #2
 800788a:	701a      	strb	r2, [r3, #0]
      break;
 800788c:	e0c3      	b.n	8007a16 <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 800788e:	78fa      	ldrb	r2, [r7, #3]
 8007890:	6879      	ldr	r1, [r7, #4]
 8007892:	4613      	mov	r3, r2
 8007894:	011b      	lsls	r3, r3, #4
 8007896:	1a9b      	subs	r3, r3, r2
 8007898:	009b      	lsls	r3, r3, #2
 800789a:	440b      	add	r3, r1
 800789c:	331a      	adds	r3, #26
 800789e:	781b      	ldrb	r3, [r3, #0]
 80078a0:	2b01      	cmp	r3, #1
 80078a2:	f040 80b8 	bne.w	8007a16 <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 80078a6:	78fa      	ldrb	r2, [r7, #3]
 80078a8:	6879      	ldr	r1, [r7, #4]
 80078aa:	4613      	mov	r3, r2
 80078ac:	011b      	lsls	r3, r3, #4
 80078ae:	1a9b      	subs	r3, r3, r2
 80078b0:	009b      	lsls	r3, r3, #2
 80078b2:	440b      	add	r3, r1
 80078b4:	333c      	adds	r3, #60	@ 0x3c
 80078b6:	781b      	ldrb	r3, [r3, #0]
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d10a      	bne.n	80078d2 <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80078bc:	78fa      	ldrb	r2, [r7, #3]
 80078be:	6879      	ldr	r1, [r7, #4]
 80078c0:	4613      	mov	r3, r2
 80078c2:	011b      	lsls	r3, r3, #4
 80078c4:	1a9b      	subs	r3, r3, r2
 80078c6:	009b      	lsls	r3, r3, #2
 80078c8:	440b      	add	r3, r1
 80078ca:	332a      	adds	r3, #42	@ 0x2a
 80078cc:	2200      	movs	r2, #0
 80078ce:	701a      	strb	r2, [r3, #0]
      break;
 80078d0:	e0a1      	b.n	8007a16 <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80078d2:	78fa      	ldrb	r2, [r7, #3]
 80078d4:	6879      	ldr	r1, [r7, #4]
 80078d6:	4613      	mov	r3, r2
 80078d8:	011b      	lsls	r3, r3, #4
 80078da:	1a9b      	subs	r3, r3, r2
 80078dc:	009b      	lsls	r3, r3, #2
 80078de:	440b      	add	r3, r1
 80078e0:	332a      	adds	r3, #42	@ 0x2a
 80078e2:	2202      	movs	r2, #2
 80078e4:	701a      	strb	r2, [r3, #0]
      break;
 80078e6:	e096      	b.n	8007a16 <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 80078e8:	78bb      	ldrb	r3, [r7, #2]
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d120      	bne.n	8007930 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80078ee:	78fa      	ldrb	r2, [r7, #3]
 80078f0:	6879      	ldr	r1, [r7, #4]
 80078f2:	4613      	mov	r3, r2
 80078f4:	011b      	lsls	r3, r3, #4
 80078f6:	1a9b      	subs	r3, r3, r2
 80078f8:	009b      	lsls	r3, r3, #2
 80078fa:	440b      	add	r3, r1
 80078fc:	333d      	adds	r3, #61	@ 0x3d
 80078fe:	781b      	ldrb	r3, [r3, #0]
 8007900:	2b00      	cmp	r3, #0
 8007902:	d10a      	bne.n	800791a <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8007904:	78fa      	ldrb	r2, [r7, #3]
 8007906:	6879      	ldr	r1, [r7, #4]
 8007908:	4613      	mov	r3, r2
 800790a:	011b      	lsls	r3, r3, #4
 800790c:	1a9b      	subs	r3, r3, r2
 800790e:	009b      	lsls	r3, r3, #2
 8007910:	440b      	add	r3, r1
 8007912:	332a      	adds	r3, #42	@ 0x2a
 8007914:	2200      	movs	r2, #0
 8007916:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8007918:	e07e      	b.n	8007a18 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800791a:	78fa      	ldrb	r2, [r7, #3]
 800791c:	6879      	ldr	r1, [r7, #4]
 800791e:	4613      	mov	r3, r2
 8007920:	011b      	lsls	r3, r3, #4
 8007922:	1a9b      	subs	r3, r3, r2
 8007924:	009b      	lsls	r3, r3, #2
 8007926:	440b      	add	r3, r1
 8007928:	332a      	adds	r3, #42	@ 0x2a
 800792a:	2202      	movs	r2, #2
 800792c:	701a      	strb	r2, [r3, #0]
      break;
 800792e:	e073      	b.n	8007a18 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8007930:	78fa      	ldrb	r2, [r7, #3]
 8007932:	6879      	ldr	r1, [r7, #4]
 8007934:	4613      	mov	r3, r2
 8007936:	011b      	lsls	r3, r3, #4
 8007938:	1a9b      	subs	r3, r3, r2
 800793a:	009b      	lsls	r3, r3, #2
 800793c:	440b      	add	r3, r1
 800793e:	333c      	adds	r3, #60	@ 0x3c
 8007940:	781b      	ldrb	r3, [r3, #0]
 8007942:	2b00      	cmp	r3, #0
 8007944:	d10a      	bne.n	800795c <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8007946:	78fa      	ldrb	r2, [r7, #3]
 8007948:	6879      	ldr	r1, [r7, #4]
 800794a:	4613      	mov	r3, r2
 800794c:	011b      	lsls	r3, r3, #4
 800794e:	1a9b      	subs	r3, r3, r2
 8007950:	009b      	lsls	r3, r3, #2
 8007952:	440b      	add	r3, r1
 8007954:	332a      	adds	r3, #42	@ 0x2a
 8007956:	2200      	movs	r2, #0
 8007958:	701a      	strb	r2, [r3, #0]
      break;
 800795a:	e05d      	b.n	8007a18 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800795c:	78fa      	ldrb	r2, [r7, #3]
 800795e:	6879      	ldr	r1, [r7, #4]
 8007960:	4613      	mov	r3, r2
 8007962:	011b      	lsls	r3, r3, #4
 8007964:	1a9b      	subs	r3, r3, r2
 8007966:	009b      	lsls	r3, r3, #2
 8007968:	440b      	add	r3, r1
 800796a:	332a      	adds	r3, #42	@ 0x2a
 800796c:	2202      	movs	r2, #2
 800796e:	701a      	strb	r2, [r3, #0]
      break;
 8007970:	e052      	b.n	8007a18 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8007972:	78bb      	ldrb	r3, [r7, #2]
 8007974:	2b00      	cmp	r3, #0
 8007976:	d120      	bne.n	80079ba <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8007978:	78fa      	ldrb	r2, [r7, #3]
 800797a:	6879      	ldr	r1, [r7, #4]
 800797c:	4613      	mov	r3, r2
 800797e:	011b      	lsls	r3, r3, #4
 8007980:	1a9b      	subs	r3, r3, r2
 8007982:	009b      	lsls	r3, r3, #2
 8007984:	440b      	add	r3, r1
 8007986:	333d      	adds	r3, #61	@ 0x3d
 8007988:	781b      	ldrb	r3, [r3, #0]
 800798a:	2b00      	cmp	r3, #0
 800798c:	d10a      	bne.n	80079a4 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800798e:	78fa      	ldrb	r2, [r7, #3]
 8007990:	6879      	ldr	r1, [r7, #4]
 8007992:	4613      	mov	r3, r2
 8007994:	011b      	lsls	r3, r3, #4
 8007996:	1a9b      	subs	r3, r3, r2
 8007998:	009b      	lsls	r3, r3, #2
 800799a:	440b      	add	r3, r1
 800799c:	332a      	adds	r3, #42	@ 0x2a
 800799e:	2200      	movs	r2, #0
 80079a0:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80079a2:	e039      	b.n	8007a18 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80079a4:	78fa      	ldrb	r2, [r7, #3]
 80079a6:	6879      	ldr	r1, [r7, #4]
 80079a8:	4613      	mov	r3, r2
 80079aa:	011b      	lsls	r3, r3, #4
 80079ac:	1a9b      	subs	r3, r3, r2
 80079ae:	009b      	lsls	r3, r3, #2
 80079b0:	440b      	add	r3, r1
 80079b2:	332a      	adds	r3, #42	@ 0x2a
 80079b4:	2202      	movs	r2, #2
 80079b6:	701a      	strb	r2, [r3, #0]
      break;
 80079b8:	e02e      	b.n	8007a18 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80079ba:	78fa      	ldrb	r2, [r7, #3]
 80079bc:	6879      	ldr	r1, [r7, #4]
 80079be:	4613      	mov	r3, r2
 80079c0:	011b      	lsls	r3, r3, #4
 80079c2:	1a9b      	subs	r3, r3, r2
 80079c4:	009b      	lsls	r3, r3, #2
 80079c6:	440b      	add	r3, r1
 80079c8:	333c      	adds	r3, #60	@ 0x3c
 80079ca:	781b      	ldrb	r3, [r3, #0]
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d10a      	bne.n	80079e6 <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80079d0:	78fa      	ldrb	r2, [r7, #3]
 80079d2:	6879      	ldr	r1, [r7, #4]
 80079d4:	4613      	mov	r3, r2
 80079d6:	011b      	lsls	r3, r3, #4
 80079d8:	1a9b      	subs	r3, r3, r2
 80079da:	009b      	lsls	r3, r3, #2
 80079dc:	440b      	add	r3, r1
 80079de:	332a      	adds	r3, #42	@ 0x2a
 80079e0:	2200      	movs	r2, #0
 80079e2:	701a      	strb	r2, [r3, #0]
      break;
 80079e4:	e018      	b.n	8007a18 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80079e6:	78fa      	ldrb	r2, [r7, #3]
 80079e8:	6879      	ldr	r1, [r7, #4]
 80079ea:	4613      	mov	r3, r2
 80079ec:	011b      	lsls	r3, r3, #4
 80079ee:	1a9b      	subs	r3, r3, r2
 80079f0:	009b      	lsls	r3, r3, #2
 80079f2:	440b      	add	r3, r1
 80079f4:	332a      	adds	r3, #42	@ 0x2a
 80079f6:	2202      	movs	r2, #2
 80079f8:	701a      	strb	r2, [r3, #0]
      break;
 80079fa:	e00d      	b.n	8007a18 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80079fc:	78fa      	ldrb	r2, [r7, #3]
 80079fe:	6879      	ldr	r1, [r7, #4]
 8007a00:	4613      	mov	r3, r2
 8007a02:	011b      	lsls	r3, r3, #4
 8007a04:	1a9b      	subs	r3, r3, r2
 8007a06:	009b      	lsls	r3, r3, #2
 8007a08:	440b      	add	r3, r1
 8007a0a:	332a      	adds	r3, #42	@ 0x2a
 8007a0c:	2200      	movs	r2, #0
 8007a0e:	701a      	strb	r2, [r3, #0]
      break;
 8007a10:	e002      	b.n	8007a18 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8007a12:	bf00      	nop
 8007a14:	e000      	b.n	8007a18 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8007a16:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8007a18:	78fa      	ldrb	r2, [r7, #3]
 8007a1a:	6879      	ldr	r1, [r7, #4]
 8007a1c:	4613      	mov	r3, r2
 8007a1e:	011b      	lsls	r3, r3, #4
 8007a20:	1a9b      	subs	r3, r3, r2
 8007a22:	009b      	lsls	r3, r3, #2
 8007a24:	440b      	add	r3, r1
 8007a26:	332c      	adds	r3, #44	@ 0x2c
 8007a28:	697a      	ldr	r2, [r7, #20]
 8007a2a:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8007a2c:	78fa      	ldrb	r2, [r7, #3]
 8007a2e:	8b39      	ldrh	r1, [r7, #24]
 8007a30:	6878      	ldr	r0, [r7, #4]
 8007a32:	4613      	mov	r3, r2
 8007a34:	011b      	lsls	r3, r3, #4
 8007a36:	1a9b      	subs	r3, r3, r2
 8007a38:	009b      	lsls	r3, r3, #2
 8007a3a:	4403      	add	r3, r0
 8007a3c:	3334      	adds	r3, #52	@ 0x34
 8007a3e:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8007a40:	78fa      	ldrb	r2, [r7, #3]
 8007a42:	6879      	ldr	r1, [r7, #4]
 8007a44:	4613      	mov	r3, r2
 8007a46:	011b      	lsls	r3, r3, #4
 8007a48:	1a9b      	subs	r3, r3, r2
 8007a4a:	009b      	lsls	r3, r3, #2
 8007a4c:	440b      	add	r3, r1
 8007a4e:	334c      	adds	r3, #76	@ 0x4c
 8007a50:	2200      	movs	r2, #0
 8007a52:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8007a54:	78fa      	ldrb	r2, [r7, #3]
 8007a56:	6879      	ldr	r1, [r7, #4]
 8007a58:	4613      	mov	r3, r2
 8007a5a:	011b      	lsls	r3, r3, #4
 8007a5c:	1a9b      	subs	r3, r3, r2
 8007a5e:	009b      	lsls	r3, r3, #2
 8007a60:	440b      	add	r3, r1
 8007a62:	3338      	adds	r3, #56	@ 0x38
 8007a64:	2200      	movs	r2, #0
 8007a66:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8007a68:	78fa      	ldrb	r2, [r7, #3]
 8007a6a:	6879      	ldr	r1, [r7, #4]
 8007a6c:	4613      	mov	r3, r2
 8007a6e:	011b      	lsls	r3, r3, #4
 8007a70:	1a9b      	subs	r3, r3, r2
 8007a72:	009b      	lsls	r3, r3, #2
 8007a74:	440b      	add	r3, r1
 8007a76:	3315      	adds	r3, #21
 8007a78:	78fa      	ldrb	r2, [r7, #3]
 8007a7a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8007a7c:	78fa      	ldrb	r2, [r7, #3]
 8007a7e:	6879      	ldr	r1, [r7, #4]
 8007a80:	4613      	mov	r3, r2
 8007a82:	011b      	lsls	r3, r3, #4
 8007a84:	1a9b      	subs	r3, r3, r2
 8007a86:	009b      	lsls	r3, r3, #2
 8007a88:	440b      	add	r3, r1
 8007a8a:	334d      	adds	r3, #77	@ 0x4d
 8007a8c:	2200      	movs	r2, #0
 8007a8e:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	6818      	ldr	r0, [r3, #0]
 8007a94:	78fa      	ldrb	r2, [r7, #3]
 8007a96:	4613      	mov	r3, r2
 8007a98:	011b      	lsls	r3, r3, #4
 8007a9a:	1a9b      	subs	r3, r3, r2
 8007a9c:	009b      	lsls	r3, r3, #2
 8007a9e:	3310      	adds	r3, #16
 8007aa0:	687a      	ldr	r2, [r7, #4]
 8007aa2:	4413      	add	r3, r2
 8007aa4:	1d19      	adds	r1, r3, #4
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	799b      	ldrb	r3, [r3, #6]
 8007aaa:	461a      	mov	r2, r3
 8007aac:	f009 fea8 	bl	8011800 <USB_HC_StartXfer>
 8007ab0:	4603      	mov	r3, r0
}
 8007ab2:	4618      	mov	r0, r3
 8007ab4:	3708      	adds	r7, #8
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	bd80      	pop	{r7, pc}
 8007aba:	bf00      	nop

08007abc <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8007abc:	b580      	push	{r7, lr}
 8007abe:	b086      	sub	sp, #24
 8007ac0:	af00      	add	r7, sp, #0
 8007ac2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007aca:	693b      	ldr	r3, [r7, #16]
 8007acc:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	4618      	mov	r0, r3
 8007ad4:	f009 fba2 	bl	801121c <USB_GetMode>
 8007ad8:	4603      	mov	r3, r0
 8007ada:	2b01      	cmp	r3, #1
 8007adc:	f040 80fb 	bne.w	8007cd6 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	4618      	mov	r0, r3
 8007ae6:	f009 fb65 	bl	80111b4 <USB_ReadInterrupts>
 8007aea:	4603      	mov	r3, r0
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	f000 80f1 	beq.w	8007cd4 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	4618      	mov	r0, r3
 8007af8:	f009 fb5c 	bl	80111b4 <USB_ReadInterrupts>
 8007afc:	4603      	mov	r3, r0
 8007afe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007b02:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007b06:	d104      	bne.n	8007b12 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8007b10:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	4618      	mov	r0, r3
 8007b18:	f009 fb4c 	bl	80111b4 <USB_ReadInterrupts>
 8007b1c:	4603      	mov	r3, r0
 8007b1e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007b22:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007b26:	d104      	bne.n	8007b32 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007b30:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	4618      	mov	r0, r3
 8007b38:	f009 fb3c 	bl	80111b4 <USB_ReadInterrupts>
 8007b3c:	4603      	mov	r3, r0
 8007b3e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007b42:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007b46:	d104      	bne.n	8007b52 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8007b50:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	4618      	mov	r0, r3
 8007b58:	f009 fb2c 	bl	80111b4 <USB_ReadInterrupts>
 8007b5c:	4603      	mov	r3, r0
 8007b5e:	f003 0302 	and.w	r3, r3, #2
 8007b62:	2b02      	cmp	r3, #2
 8007b64:	d103      	bne.n	8007b6e <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	2202      	movs	r2, #2
 8007b6c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	4618      	mov	r0, r3
 8007b74:	f009 fb1e 	bl	80111b4 <USB_ReadInterrupts>
 8007b78:	4603      	mov	r3, r0
 8007b7a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007b7e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007b82:	d120      	bne.n	8007bc6 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8007b8c:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	f003 0301 	and.w	r3, r3, #1
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d113      	bne.n	8007bc6 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8007b9e:	2110      	movs	r1, #16
 8007ba0:	6938      	ldr	r0, [r7, #16]
 8007ba2:	f009 fa11 	bl	8010fc8 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8007ba6:	6938      	ldr	r0, [r7, #16]
 8007ba8:	f009 fa40 	bl	801102c <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	7a5b      	ldrb	r3, [r3, #9]
 8007bb0:	2b02      	cmp	r3, #2
 8007bb2:	d105      	bne.n	8007bc0 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	2101      	movs	r1, #1
 8007bba:	4618      	mov	r0, r3
 8007bbc:	f009 fc2c 	bl	8011418 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8007bc0:	6878      	ldr	r0, [r7, #4]
 8007bc2:	f00f fb75 	bl	80172b0 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	4618      	mov	r0, r3
 8007bcc:	f009 faf2 	bl	80111b4 <USB_ReadInterrupts>
 8007bd0:	4603      	mov	r3, r0
 8007bd2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007bd6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007bda:	d102      	bne.n	8007be2 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8007bdc:	6878      	ldr	r0, [r7, #4]
 8007bde:	f001 fd4d 	bl	800967c <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	4618      	mov	r0, r3
 8007be8:	f009 fae4 	bl	80111b4 <USB_ReadInterrupts>
 8007bec:	4603      	mov	r3, r0
 8007bee:	f003 0308 	and.w	r3, r3, #8
 8007bf2:	2b08      	cmp	r3, #8
 8007bf4:	d106      	bne.n	8007c04 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8007bf6:	6878      	ldr	r0, [r7, #4]
 8007bf8:	f00f fb3e 	bl	8017278 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	2208      	movs	r2, #8
 8007c02:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	4618      	mov	r0, r3
 8007c0a:	f009 fad3 	bl	80111b4 <USB_ReadInterrupts>
 8007c0e:	4603      	mov	r3, r0
 8007c10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007c14:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007c18:	d139      	bne.n	8007c8e <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	4618      	mov	r0, r3
 8007c20:	f00a f868 	bl	8011cf4 <USB_HC_ReadInterrupt>
 8007c24:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8007c26:	2300      	movs	r3, #0
 8007c28:	617b      	str	r3, [r7, #20]
 8007c2a:	e025      	b.n	8007c78 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8007c2c:	697b      	ldr	r3, [r7, #20]
 8007c2e:	f003 030f 	and.w	r3, r3, #15
 8007c32:	68ba      	ldr	r2, [r7, #8]
 8007c34:	fa22 f303 	lsr.w	r3, r2, r3
 8007c38:	f003 0301 	and.w	r3, r3, #1
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d018      	beq.n	8007c72 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8007c40:	697b      	ldr	r3, [r7, #20]
 8007c42:	015a      	lsls	r2, r3, #5
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	4413      	add	r3, r2
 8007c48:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007c52:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007c56:	d106      	bne.n	8007c66 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8007c58:	697b      	ldr	r3, [r7, #20]
 8007c5a:	b2db      	uxtb	r3, r3
 8007c5c:	4619      	mov	r1, r3
 8007c5e:	6878      	ldr	r0, [r7, #4]
 8007c60:	f000 f905 	bl	8007e6e <HCD_HC_IN_IRQHandler>
 8007c64:	e005      	b.n	8007c72 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8007c66:	697b      	ldr	r3, [r7, #20]
 8007c68:	b2db      	uxtb	r3, r3
 8007c6a:	4619      	mov	r1, r3
 8007c6c:	6878      	ldr	r0, [r7, #4]
 8007c6e:	f000 ff67 	bl	8008b40 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8007c72:	697b      	ldr	r3, [r7, #20]
 8007c74:	3301      	adds	r3, #1
 8007c76:	617b      	str	r3, [r7, #20]
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	795b      	ldrb	r3, [r3, #5]
 8007c7c:	461a      	mov	r2, r3
 8007c7e:	697b      	ldr	r3, [r7, #20]
 8007c80:	4293      	cmp	r3, r2
 8007c82:	d3d3      	bcc.n	8007c2c <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8007c8c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	4618      	mov	r0, r3
 8007c94:	f009 fa8e 	bl	80111b4 <USB_ReadInterrupts>
 8007c98:	4603      	mov	r3, r0
 8007c9a:	f003 0310 	and.w	r3, r3, #16
 8007c9e:	2b10      	cmp	r3, #16
 8007ca0:	d101      	bne.n	8007ca6 <HAL_HCD_IRQHandler+0x1ea>
 8007ca2:	2301      	movs	r3, #1
 8007ca4:	e000      	b.n	8007ca8 <HAL_HCD_IRQHandler+0x1ec>
 8007ca6:	2300      	movs	r3, #0
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d014      	beq.n	8007cd6 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	699a      	ldr	r2, [r3, #24]
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	f022 0210 	bic.w	r2, r2, #16
 8007cba:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8007cbc:	6878      	ldr	r0, [r7, #4]
 8007cbe:	f001 fbfe 	bl	80094be <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	699a      	ldr	r2, [r3, #24]
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	f042 0210 	orr.w	r2, r2, #16
 8007cd0:	619a      	str	r2, [r3, #24]
 8007cd2:	e000      	b.n	8007cd6 <HAL_HCD_IRQHandler+0x21a>
      return;
 8007cd4:	bf00      	nop
    }
  }
}
 8007cd6:	3718      	adds	r7, #24
 8007cd8:	46bd      	mov	sp, r7
 8007cda:	bd80      	pop	{r7, pc}

08007cdc <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8007cdc:	b580      	push	{r7, lr}
 8007cde:	b082      	sub	sp, #8
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8007cea:	2b01      	cmp	r3, #1
 8007cec:	d101      	bne.n	8007cf2 <HAL_HCD_Start+0x16>
 8007cee:	2302      	movs	r3, #2
 8007cf0:	e013      	b.n	8007d1a <HAL_HCD_Start+0x3e>
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	2201      	movs	r2, #1
 8007cf6:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	2101      	movs	r1, #1
 8007d00:	4618      	mov	r0, r3
 8007d02:	f009 fbf0 	bl	80114e6 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	4618      	mov	r0, r3
 8007d0c:	f009 f8ee 	bl	8010eec <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	2200      	movs	r2, #0
 8007d14:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8007d18:	2300      	movs	r3, #0
}
 8007d1a:	4618      	mov	r0, r3
 8007d1c:	3708      	adds	r7, #8
 8007d1e:	46bd      	mov	sp, r7
 8007d20:	bd80      	pop	{r7, pc}

08007d22 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8007d22:	b580      	push	{r7, lr}
 8007d24:	b082      	sub	sp, #8
 8007d26:	af00      	add	r7, sp, #0
 8007d28:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8007d30:	2b01      	cmp	r3, #1
 8007d32:	d101      	bne.n	8007d38 <HAL_HCD_Stop+0x16>
 8007d34:	2302      	movs	r3, #2
 8007d36:	e00d      	b.n	8007d54 <HAL_HCD_Stop+0x32>
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	2201      	movs	r2, #1
 8007d3c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	4618      	mov	r0, r3
 8007d46:	f00a f943 	bl	8011fd0 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	2200      	movs	r2, #0
 8007d4e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8007d52:	2300      	movs	r3, #0
}
 8007d54:	4618      	mov	r0, r3
 8007d56:	3708      	adds	r7, #8
 8007d58:	46bd      	mov	sp, r7
 8007d5a:	bd80      	pop	{r7, pc}

08007d5c <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8007d5c:	b580      	push	{r7, lr}
 8007d5e:	b082      	sub	sp, #8
 8007d60:	af00      	add	r7, sp, #0
 8007d62:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	4618      	mov	r0, r3
 8007d6a:	f009 fb92 	bl	8011492 <USB_ResetPort>
 8007d6e:	4603      	mov	r3, r0
}
 8007d70:	4618      	mov	r0, r3
 8007d72:	3708      	adds	r7, #8
 8007d74:	46bd      	mov	sp, r7
 8007d76:	bd80      	pop	{r7, pc}

08007d78 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8007d78:	b480      	push	{r7}
 8007d7a:	b083      	sub	sp, #12
 8007d7c:	af00      	add	r7, sp, #0
 8007d7e:	6078      	str	r0, [r7, #4]
 8007d80:	460b      	mov	r3, r1
 8007d82:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8007d84:	78fa      	ldrb	r2, [r7, #3]
 8007d86:	6879      	ldr	r1, [r7, #4]
 8007d88:	4613      	mov	r3, r2
 8007d8a:	011b      	lsls	r3, r3, #4
 8007d8c:	1a9b      	subs	r3, r3, r2
 8007d8e:	009b      	lsls	r3, r3, #2
 8007d90:	440b      	add	r3, r1
 8007d92:	334c      	adds	r3, #76	@ 0x4c
 8007d94:	781b      	ldrb	r3, [r3, #0]
}
 8007d96:	4618      	mov	r0, r3
 8007d98:	370c      	adds	r7, #12
 8007d9a:	46bd      	mov	sp, r7
 8007d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da0:	4770      	bx	lr

08007da2 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8007da2:	b480      	push	{r7}
 8007da4:	b083      	sub	sp, #12
 8007da6:	af00      	add	r7, sp, #0
 8007da8:	6078      	str	r0, [r7, #4]
 8007daa:	460b      	mov	r3, r1
 8007dac:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8007dae:	78fa      	ldrb	r2, [r7, #3]
 8007db0:	6879      	ldr	r1, [r7, #4]
 8007db2:	4613      	mov	r3, r2
 8007db4:	011b      	lsls	r3, r3, #4
 8007db6:	1a9b      	subs	r3, r3, r2
 8007db8:	009b      	lsls	r3, r3, #2
 8007dba:	440b      	add	r3, r1
 8007dbc:	3338      	adds	r3, #56	@ 0x38
 8007dbe:	681b      	ldr	r3, [r3, #0]
}
 8007dc0:	4618      	mov	r0, r3
 8007dc2:	370c      	adds	r7, #12
 8007dc4:	46bd      	mov	sp, r7
 8007dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dca:	4770      	bx	lr

08007dcc <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8007dcc:	b580      	push	{r7, lr}
 8007dce:	b082      	sub	sp, #8
 8007dd0:	af00      	add	r7, sp, #0
 8007dd2:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	4618      	mov	r0, r3
 8007dda:	f009 fbd4 	bl	8011586 <USB_GetCurrentFrame>
 8007dde:	4603      	mov	r3, r0
}
 8007de0:	4618      	mov	r0, r3
 8007de2:	3708      	adds	r7, #8
 8007de4:	46bd      	mov	sp, r7
 8007de6:	bd80      	pop	{r7, pc}

08007de8 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8007de8:	b580      	push	{r7, lr}
 8007dea:	b082      	sub	sp, #8
 8007dec:	af00      	add	r7, sp, #0
 8007dee:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	4618      	mov	r0, r3
 8007df6:	f009 fbaf 	bl	8011558 <USB_GetHostSpeed>
 8007dfa:	4603      	mov	r3, r0
}
 8007dfc:	4618      	mov	r0, r3
 8007dfe:	3708      	adds	r7, #8
 8007e00:	46bd      	mov	sp, r7
 8007e02:	bd80      	pop	{r7, pc}

08007e04 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8007e04:	b480      	push	{r7}
 8007e06:	b083      	sub	sp, #12
 8007e08:	af00      	add	r7, sp, #0
 8007e0a:	6078      	str	r0, [r7, #4]
 8007e0c:	460b      	mov	r3, r1
 8007e0e:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8007e10:	78fa      	ldrb	r2, [r7, #3]
 8007e12:	6879      	ldr	r1, [r7, #4]
 8007e14:	4613      	mov	r3, r2
 8007e16:	011b      	lsls	r3, r3, #4
 8007e18:	1a9b      	subs	r3, r3, r2
 8007e1a:	009b      	lsls	r3, r3, #2
 8007e1c:	440b      	add	r3, r1
 8007e1e:	331a      	adds	r3, #26
 8007e20:	2200      	movs	r2, #0
 8007e22:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8007e24:	78fa      	ldrb	r2, [r7, #3]
 8007e26:	6879      	ldr	r1, [r7, #4]
 8007e28:	4613      	mov	r3, r2
 8007e2a:	011b      	lsls	r3, r3, #4
 8007e2c:	1a9b      	subs	r3, r3, r2
 8007e2e:	009b      	lsls	r3, r3, #2
 8007e30:	440b      	add	r3, r1
 8007e32:	331b      	adds	r3, #27
 8007e34:	2200      	movs	r2, #0
 8007e36:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8007e38:	78fa      	ldrb	r2, [r7, #3]
 8007e3a:	6879      	ldr	r1, [r7, #4]
 8007e3c:	4613      	mov	r3, r2
 8007e3e:	011b      	lsls	r3, r3, #4
 8007e40:	1a9b      	subs	r3, r3, r2
 8007e42:	009b      	lsls	r3, r3, #2
 8007e44:	440b      	add	r3, r1
 8007e46:	3325      	adds	r3, #37	@ 0x25
 8007e48:	2200      	movs	r2, #0
 8007e4a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8007e4c:	78fa      	ldrb	r2, [r7, #3]
 8007e4e:	6879      	ldr	r1, [r7, #4]
 8007e50:	4613      	mov	r3, r2
 8007e52:	011b      	lsls	r3, r3, #4
 8007e54:	1a9b      	subs	r3, r3, r2
 8007e56:	009b      	lsls	r3, r3, #2
 8007e58:	440b      	add	r3, r1
 8007e5a:	3324      	adds	r3, #36	@ 0x24
 8007e5c:	2200      	movs	r2, #0
 8007e5e:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8007e60:	2300      	movs	r3, #0
}
 8007e62:	4618      	mov	r0, r3
 8007e64:	370c      	adds	r7, #12
 8007e66:	46bd      	mov	sp, r7
 8007e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e6c:	4770      	bx	lr

08007e6e <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8007e6e:	b580      	push	{r7, lr}
 8007e70:	b086      	sub	sp, #24
 8007e72:	af00      	add	r7, sp, #0
 8007e74:	6078      	str	r0, [r7, #4]
 8007e76:	460b      	mov	r3, r1
 8007e78:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e80:	697b      	ldr	r3, [r7, #20]
 8007e82:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	78fa      	ldrb	r2, [r7, #3]
 8007e8a:	4611      	mov	r1, r2
 8007e8c:	4618      	mov	r0, r3
 8007e8e:	f009 f9a4 	bl	80111da <USB_ReadChInterrupts>
 8007e92:	4603      	mov	r3, r0
 8007e94:	f003 0304 	and.w	r3, r3, #4
 8007e98:	2b04      	cmp	r3, #4
 8007e9a:	d11a      	bne.n	8007ed2 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8007e9c:	78fb      	ldrb	r3, [r7, #3]
 8007e9e:	015a      	lsls	r2, r3, #5
 8007ea0:	693b      	ldr	r3, [r7, #16]
 8007ea2:	4413      	add	r3, r2
 8007ea4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ea8:	461a      	mov	r2, r3
 8007eaa:	2304      	movs	r3, #4
 8007eac:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8007eae:	78fa      	ldrb	r2, [r7, #3]
 8007eb0:	6879      	ldr	r1, [r7, #4]
 8007eb2:	4613      	mov	r3, r2
 8007eb4:	011b      	lsls	r3, r3, #4
 8007eb6:	1a9b      	subs	r3, r3, r2
 8007eb8:	009b      	lsls	r3, r3, #2
 8007eba:	440b      	add	r3, r1
 8007ebc:	334d      	adds	r3, #77	@ 0x4d
 8007ebe:	2207      	movs	r2, #7
 8007ec0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	78fa      	ldrb	r2, [r7, #3]
 8007ec8:	4611      	mov	r1, r2
 8007eca:	4618      	mov	r0, r3
 8007ecc:	f009 ff23 	bl	8011d16 <USB_HC_Halt>
 8007ed0:	e09e      	b.n	8008010 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	78fa      	ldrb	r2, [r7, #3]
 8007ed8:	4611      	mov	r1, r2
 8007eda:	4618      	mov	r0, r3
 8007edc:	f009 f97d 	bl	80111da <USB_ReadChInterrupts>
 8007ee0:	4603      	mov	r3, r0
 8007ee2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ee6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007eea:	d11b      	bne.n	8007f24 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8007eec:	78fb      	ldrb	r3, [r7, #3]
 8007eee:	015a      	lsls	r2, r3, #5
 8007ef0:	693b      	ldr	r3, [r7, #16]
 8007ef2:	4413      	add	r3, r2
 8007ef4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ef8:	461a      	mov	r2, r3
 8007efa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007efe:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8007f00:	78fa      	ldrb	r2, [r7, #3]
 8007f02:	6879      	ldr	r1, [r7, #4]
 8007f04:	4613      	mov	r3, r2
 8007f06:	011b      	lsls	r3, r3, #4
 8007f08:	1a9b      	subs	r3, r3, r2
 8007f0a:	009b      	lsls	r3, r3, #2
 8007f0c:	440b      	add	r3, r1
 8007f0e:	334d      	adds	r3, #77	@ 0x4d
 8007f10:	2208      	movs	r2, #8
 8007f12:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	78fa      	ldrb	r2, [r7, #3]
 8007f1a:	4611      	mov	r1, r2
 8007f1c:	4618      	mov	r0, r3
 8007f1e:	f009 fefa 	bl	8011d16 <USB_HC_Halt>
 8007f22:	e075      	b.n	8008010 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	78fa      	ldrb	r2, [r7, #3]
 8007f2a:	4611      	mov	r1, r2
 8007f2c:	4618      	mov	r0, r3
 8007f2e:	f009 f954 	bl	80111da <USB_ReadChInterrupts>
 8007f32:	4603      	mov	r3, r0
 8007f34:	f003 0308 	and.w	r3, r3, #8
 8007f38:	2b08      	cmp	r3, #8
 8007f3a:	d11a      	bne.n	8007f72 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8007f3c:	78fb      	ldrb	r3, [r7, #3]
 8007f3e:	015a      	lsls	r2, r3, #5
 8007f40:	693b      	ldr	r3, [r7, #16]
 8007f42:	4413      	add	r3, r2
 8007f44:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007f48:	461a      	mov	r2, r3
 8007f4a:	2308      	movs	r3, #8
 8007f4c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8007f4e:	78fa      	ldrb	r2, [r7, #3]
 8007f50:	6879      	ldr	r1, [r7, #4]
 8007f52:	4613      	mov	r3, r2
 8007f54:	011b      	lsls	r3, r3, #4
 8007f56:	1a9b      	subs	r3, r3, r2
 8007f58:	009b      	lsls	r3, r3, #2
 8007f5a:	440b      	add	r3, r1
 8007f5c:	334d      	adds	r3, #77	@ 0x4d
 8007f5e:	2206      	movs	r2, #6
 8007f60:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	78fa      	ldrb	r2, [r7, #3]
 8007f68:	4611      	mov	r1, r2
 8007f6a:	4618      	mov	r0, r3
 8007f6c:	f009 fed3 	bl	8011d16 <USB_HC_Halt>
 8007f70:	e04e      	b.n	8008010 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	78fa      	ldrb	r2, [r7, #3]
 8007f78:	4611      	mov	r1, r2
 8007f7a:	4618      	mov	r0, r3
 8007f7c:	f009 f92d 	bl	80111da <USB_ReadChInterrupts>
 8007f80:	4603      	mov	r3, r0
 8007f82:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007f86:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007f8a:	d11b      	bne.n	8007fc4 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8007f8c:	78fb      	ldrb	r3, [r7, #3]
 8007f8e:	015a      	lsls	r2, r3, #5
 8007f90:	693b      	ldr	r3, [r7, #16]
 8007f92:	4413      	add	r3, r2
 8007f94:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007f98:	461a      	mov	r2, r3
 8007f9a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007f9e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8007fa0:	78fa      	ldrb	r2, [r7, #3]
 8007fa2:	6879      	ldr	r1, [r7, #4]
 8007fa4:	4613      	mov	r3, r2
 8007fa6:	011b      	lsls	r3, r3, #4
 8007fa8:	1a9b      	subs	r3, r3, r2
 8007faa:	009b      	lsls	r3, r3, #2
 8007fac:	440b      	add	r3, r1
 8007fae:	334d      	adds	r3, #77	@ 0x4d
 8007fb0:	2209      	movs	r2, #9
 8007fb2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	78fa      	ldrb	r2, [r7, #3]
 8007fba:	4611      	mov	r1, r2
 8007fbc:	4618      	mov	r0, r3
 8007fbe:	f009 feaa 	bl	8011d16 <USB_HC_Halt>
 8007fc2:	e025      	b.n	8008010 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	78fa      	ldrb	r2, [r7, #3]
 8007fca:	4611      	mov	r1, r2
 8007fcc:	4618      	mov	r0, r3
 8007fce:	f009 f904 	bl	80111da <USB_ReadChInterrupts>
 8007fd2:	4603      	mov	r3, r0
 8007fd4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007fd8:	2b80      	cmp	r3, #128	@ 0x80
 8007fda:	d119      	bne.n	8008010 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8007fdc:	78fb      	ldrb	r3, [r7, #3]
 8007fde:	015a      	lsls	r2, r3, #5
 8007fe0:	693b      	ldr	r3, [r7, #16]
 8007fe2:	4413      	add	r3, r2
 8007fe4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007fe8:	461a      	mov	r2, r3
 8007fea:	2380      	movs	r3, #128	@ 0x80
 8007fec:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8007fee:	78fa      	ldrb	r2, [r7, #3]
 8007ff0:	6879      	ldr	r1, [r7, #4]
 8007ff2:	4613      	mov	r3, r2
 8007ff4:	011b      	lsls	r3, r3, #4
 8007ff6:	1a9b      	subs	r3, r3, r2
 8007ff8:	009b      	lsls	r3, r3, #2
 8007ffa:	440b      	add	r3, r1
 8007ffc:	334d      	adds	r3, #77	@ 0x4d
 8007ffe:	2207      	movs	r2, #7
 8008000:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	78fa      	ldrb	r2, [r7, #3]
 8008008:	4611      	mov	r1, r2
 800800a:	4618      	mov	r0, r3
 800800c:	f009 fe83 	bl	8011d16 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	78fa      	ldrb	r2, [r7, #3]
 8008016:	4611      	mov	r1, r2
 8008018:	4618      	mov	r0, r3
 800801a:	f009 f8de 	bl	80111da <USB_ReadChInterrupts>
 800801e:	4603      	mov	r3, r0
 8008020:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008024:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008028:	d112      	bne.n	8008050 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	78fa      	ldrb	r2, [r7, #3]
 8008030:	4611      	mov	r1, r2
 8008032:	4618      	mov	r0, r3
 8008034:	f009 fe6f 	bl	8011d16 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8008038:	78fb      	ldrb	r3, [r7, #3]
 800803a:	015a      	lsls	r2, r3, #5
 800803c:	693b      	ldr	r3, [r7, #16]
 800803e:	4413      	add	r3, r2
 8008040:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008044:	461a      	mov	r2, r3
 8008046:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800804a:	6093      	str	r3, [r2, #8]
 800804c:	f000 bd75 	b.w	8008b3a <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	78fa      	ldrb	r2, [r7, #3]
 8008056:	4611      	mov	r1, r2
 8008058:	4618      	mov	r0, r3
 800805a:	f009 f8be 	bl	80111da <USB_ReadChInterrupts>
 800805e:	4603      	mov	r3, r0
 8008060:	f003 0301 	and.w	r3, r3, #1
 8008064:	2b01      	cmp	r3, #1
 8008066:	f040 8128 	bne.w	80082ba <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800806a:	78fb      	ldrb	r3, [r7, #3]
 800806c:	015a      	lsls	r2, r3, #5
 800806e:	693b      	ldr	r3, [r7, #16]
 8008070:	4413      	add	r3, r2
 8008072:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008076:	461a      	mov	r2, r3
 8008078:	2320      	movs	r3, #32
 800807a:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 800807c:	78fa      	ldrb	r2, [r7, #3]
 800807e:	6879      	ldr	r1, [r7, #4]
 8008080:	4613      	mov	r3, r2
 8008082:	011b      	lsls	r3, r3, #4
 8008084:	1a9b      	subs	r3, r3, r2
 8008086:	009b      	lsls	r3, r3, #2
 8008088:	440b      	add	r3, r1
 800808a:	331b      	adds	r3, #27
 800808c:	781b      	ldrb	r3, [r3, #0]
 800808e:	2b01      	cmp	r3, #1
 8008090:	d119      	bne.n	80080c6 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8008092:	78fa      	ldrb	r2, [r7, #3]
 8008094:	6879      	ldr	r1, [r7, #4]
 8008096:	4613      	mov	r3, r2
 8008098:	011b      	lsls	r3, r3, #4
 800809a:	1a9b      	subs	r3, r3, r2
 800809c:	009b      	lsls	r3, r3, #2
 800809e:	440b      	add	r3, r1
 80080a0:	331b      	adds	r3, #27
 80080a2:	2200      	movs	r2, #0
 80080a4:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80080a6:	78fb      	ldrb	r3, [r7, #3]
 80080a8:	015a      	lsls	r2, r3, #5
 80080aa:	693b      	ldr	r3, [r7, #16]
 80080ac:	4413      	add	r3, r2
 80080ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80080b2:	685b      	ldr	r3, [r3, #4]
 80080b4:	78fa      	ldrb	r2, [r7, #3]
 80080b6:	0151      	lsls	r1, r2, #5
 80080b8:	693a      	ldr	r2, [r7, #16]
 80080ba:	440a      	add	r2, r1
 80080bc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80080c0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80080c4:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	799b      	ldrb	r3, [r3, #6]
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d01b      	beq.n	8008106 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80080ce:	78fa      	ldrb	r2, [r7, #3]
 80080d0:	6879      	ldr	r1, [r7, #4]
 80080d2:	4613      	mov	r3, r2
 80080d4:	011b      	lsls	r3, r3, #4
 80080d6:	1a9b      	subs	r3, r3, r2
 80080d8:	009b      	lsls	r3, r3, #2
 80080da:	440b      	add	r3, r1
 80080dc:	3330      	adds	r3, #48	@ 0x30
 80080de:	6819      	ldr	r1, [r3, #0]
 80080e0:	78fb      	ldrb	r3, [r7, #3]
 80080e2:	015a      	lsls	r2, r3, #5
 80080e4:	693b      	ldr	r3, [r7, #16]
 80080e6:	4413      	add	r3, r2
 80080e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80080ec:	691b      	ldr	r3, [r3, #16]
 80080ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80080f2:	78fa      	ldrb	r2, [r7, #3]
 80080f4:	1ac9      	subs	r1, r1, r3
 80080f6:	6878      	ldr	r0, [r7, #4]
 80080f8:	4613      	mov	r3, r2
 80080fa:	011b      	lsls	r3, r3, #4
 80080fc:	1a9b      	subs	r3, r3, r2
 80080fe:	009b      	lsls	r3, r3, #2
 8008100:	4403      	add	r3, r0
 8008102:	3338      	adds	r3, #56	@ 0x38
 8008104:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8008106:	78fa      	ldrb	r2, [r7, #3]
 8008108:	6879      	ldr	r1, [r7, #4]
 800810a:	4613      	mov	r3, r2
 800810c:	011b      	lsls	r3, r3, #4
 800810e:	1a9b      	subs	r3, r3, r2
 8008110:	009b      	lsls	r3, r3, #2
 8008112:	440b      	add	r3, r1
 8008114:	334d      	adds	r3, #77	@ 0x4d
 8008116:	2201      	movs	r2, #1
 8008118:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 800811a:	78fa      	ldrb	r2, [r7, #3]
 800811c:	6879      	ldr	r1, [r7, #4]
 800811e:	4613      	mov	r3, r2
 8008120:	011b      	lsls	r3, r3, #4
 8008122:	1a9b      	subs	r3, r3, r2
 8008124:	009b      	lsls	r3, r3, #2
 8008126:	440b      	add	r3, r1
 8008128:	3344      	adds	r3, #68	@ 0x44
 800812a:	2200      	movs	r2, #0
 800812c:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 800812e:	78fb      	ldrb	r3, [r7, #3]
 8008130:	015a      	lsls	r2, r3, #5
 8008132:	693b      	ldr	r3, [r7, #16]
 8008134:	4413      	add	r3, r2
 8008136:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800813a:	461a      	mov	r2, r3
 800813c:	2301      	movs	r3, #1
 800813e:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008140:	78fa      	ldrb	r2, [r7, #3]
 8008142:	6879      	ldr	r1, [r7, #4]
 8008144:	4613      	mov	r3, r2
 8008146:	011b      	lsls	r3, r3, #4
 8008148:	1a9b      	subs	r3, r3, r2
 800814a:	009b      	lsls	r3, r3, #2
 800814c:	440b      	add	r3, r1
 800814e:	3326      	adds	r3, #38	@ 0x26
 8008150:	781b      	ldrb	r3, [r3, #0]
 8008152:	2b00      	cmp	r3, #0
 8008154:	d00a      	beq.n	800816c <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008156:	78fa      	ldrb	r2, [r7, #3]
 8008158:	6879      	ldr	r1, [r7, #4]
 800815a:	4613      	mov	r3, r2
 800815c:	011b      	lsls	r3, r3, #4
 800815e:	1a9b      	subs	r3, r3, r2
 8008160:	009b      	lsls	r3, r3, #2
 8008162:	440b      	add	r3, r1
 8008164:	3326      	adds	r3, #38	@ 0x26
 8008166:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008168:	2b02      	cmp	r3, #2
 800816a:	d110      	bne.n	800818e <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	78fa      	ldrb	r2, [r7, #3]
 8008172:	4611      	mov	r1, r2
 8008174:	4618      	mov	r0, r3
 8008176:	f009 fdce 	bl	8011d16 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800817a:	78fb      	ldrb	r3, [r7, #3]
 800817c:	015a      	lsls	r2, r3, #5
 800817e:	693b      	ldr	r3, [r7, #16]
 8008180:	4413      	add	r3, r2
 8008182:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008186:	461a      	mov	r2, r3
 8008188:	2310      	movs	r3, #16
 800818a:	6093      	str	r3, [r2, #8]
 800818c:	e03d      	b.n	800820a <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800818e:	78fa      	ldrb	r2, [r7, #3]
 8008190:	6879      	ldr	r1, [r7, #4]
 8008192:	4613      	mov	r3, r2
 8008194:	011b      	lsls	r3, r3, #4
 8008196:	1a9b      	subs	r3, r3, r2
 8008198:	009b      	lsls	r3, r3, #2
 800819a:	440b      	add	r3, r1
 800819c:	3326      	adds	r3, #38	@ 0x26
 800819e:	781b      	ldrb	r3, [r3, #0]
 80081a0:	2b03      	cmp	r3, #3
 80081a2:	d00a      	beq.n	80081ba <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 80081a4:	78fa      	ldrb	r2, [r7, #3]
 80081a6:	6879      	ldr	r1, [r7, #4]
 80081a8:	4613      	mov	r3, r2
 80081aa:	011b      	lsls	r3, r3, #4
 80081ac:	1a9b      	subs	r3, r3, r2
 80081ae:	009b      	lsls	r3, r3, #2
 80081b0:	440b      	add	r3, r1
 80081b2:	3326      	adds	r3, #38	@ 0x26
 80081b4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80081b6:	2b01      	cmp	r3, #1
 80081b8:	d127      	bne.n	800820a <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80081ba:	78fb      	ldrb	r3, [r7, #3]
 80081bc:	015a      	lsls	r2, r3, #5
 80081be:	693b      	ldr	r3, [r7, #16]
 80081c0:	4413      	add	r3, r2
 80081c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	78fa      	ldrb	r2, [r7, #3]
 80081ca:	0151      	lsls	r1, r2, #5
 80081cc:	693a      	ldr	r2, [r7, #16]
 80081ce:	440a      	add	r2, r1
 80081d0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80081d4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80081d8:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80081da:	78fa      	ldrb	r2, [r7, #3]
 80081dc:	6879      	ldr	r1, [r7, #4]
 80081de:	4613      	mov	r3, r2
 80081e0:	011b      	lsls	r3, r3, #4
 80081e2:	1a9b      	subs	r3, r3, r2
 80081e4:	009b      	lsls	r3, r3, #2
 80081e6:	440b      	add	r3, r1
 80081e8:	334c      	adds	r3, #76	@ 0x4c
 80081ea:	2201      	movs	r2, #1
 80081ec:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80081ee:	78fa      	ldrb	r2, [r7, #3]
 80081f0:	6879      	ldr	r1, [r7, #4]
 80081f2:	4613      	mov	r3, r2
 80081f4:	011b      	lsls	r3, r3, #4
 80081f6:	1a9b      	subs	r3, r3, r2
 80081f8:	009b      	lsls	r3, r3, #2
 80081fa:	440b      	add	r3, r1
 80081fc:	334c      	adds	r3, #76	@ 0x4c
 80081fe:	781a      	ldrb	r2, [r3, #0]
 8008200:	78fb      	ldrb	r3, [r7, #3]
 8008202:	4619      	mov	r1, r3
 8008204:	6878      	ldr	r0, [r7, #4]
 8008206:	f00f f861 	bl	80172cc <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	799b      	ldrb	r3, [r3, #6]
 800820e:	2b01      	cmp	r3, #1
 8008210:	d13b      	bne.n	800828a <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8008212:	78fa      	ldrb	r2, [r7, #3]
 8008214:	6879      	ldr	r1, [r7, #4]
 8008216:	4613      	mov	r3, r2
 8008218:	011b      	lsls	r3, r3, #4
 800821a:	1a9b      	subs	r3, r3, r2
 800821c:	009b      	lsls	r3, r3, #2
 800821e:	440b      	add	r3, r1
 8008220:	3338      	adds	r3, #56	@ 0x38
 8008222:	6819      	ldr	r1, [r3, #0]
 8008224:	78fa      	ldrb	r2, [r7, #3]
 8008226:	6878      	ldr	r0, [r7, #4]
 8008228:	4613      	mov	r3, r2
 800822a:	011b      	lsls	r3, r3, #4
 800822c:	1a9b      	subs	r3, r3, r2
 800822e:	009b      	lsls	r3, r3, #2
 8008230:	4403      	add	r3, r0
 8008232:	3328      	adds	r3, #40	@ 0x28
 8008234:	881b      	ldrh	r3, [r3, #0]
 8008236:	440b      	add	r3, r1
 8008238:	1e59      	subs	r1, r3, #1
 800823a:	78fa      	ldrb	r2, [r7, #3]
 800823c:	6878      	ldr	r0, [r7, #4]
 800823e:	4613      	mov	r3, r2
 8008240:	011b      	lsls	r3, r3, #4
 8008242:	1a9b      	subs	r3, r3, r2
 8008244:	009b      	lsls	r3, r3, #2
 8008246:	4403      	add	r3, r0
 8008248:	3328      	adds	r3, #40	@ 0x28
 800824a:	881b      	ldrh	r3, [r3, #0]
 800824c:	fbb1 f3f3 	udiv	r3, r1, r3
 8008250:	f003 0301 	and.w	r3, r3, #1
 8008254:	2b00      	cmp	r3, #0
 8008256:	f000 8470 	beq.w	8008b3a <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 800825a:	78fa      	ldrb	r2, [r7, #3]
 800825c:	6879      	ldr	r1, [r7, #4]
 800825e:	4613      	mov	r3, r2
 8008260:	011b      	lsls	r3, r3, #4
 8008262:	1a9b      	subs	r3, r3, r2
 8008264:	009b      	lsls	r3, r3, #2
 8008266:	440b      	add	r3, r1
 8008268:	333c      	adds	r3, #60	@ 0x3c
 800826a:	781b      	ldrb	r3, [r3, #0]
 800826c:	78fa      	ldrb	r2, [r7, #3]
 800826e:	f083 0301 	eor.w	r3, r3, #1
 8008272:	b2d8      	uxtb	r0, r3
 8008274:	6879      	ldr	r1, [r7, #4]
 8008276:	4613      	mov	r3, r2
 8008278:	011b      	lsls	r3, r3, #4
 800827a:	1a9b      	subs	r3, r3, r2
 800827c:	009b      	lsls	r3, r3, #2
 800827e:	440b      	add	r3, r1
 8008280:	333c      	adds	r3, #60	@ 0x3c
 8008282:	4602      	mov	r2, r0
 8008284:	701a      	strb	r2, [r3, #0]
 8008286:	f000 bc58 	b.w	8008b3a <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 800828a:	78fa      	ldrb	r2, [r7, #3]
 800828c:	6879      	ldr	r1, [r7, #4]
 800828e:	4613      	mov	r3, r2
 8008290:	011b      	lsls	r3, r3, #4
 8008292:	1a9b      	subs	r3, r3, r2
 8008294:	009b      	lsls	r3, r3, #2
 8008296:	440b      	add	r3, r1
 8008298:	333c      	adds	r3, #60	@ 0x3c
 800829a:	781b      	ldrb	r3, [r3, #0]
 800829c:	78fa      	ldrb	r2, [r7, #3]
 800829e:	f083 0301 	eor.w	r3, r3, #1
 80082a2:	b2d8      	uxtb	r0, r3
 80082a4:	6879      	ldr	r1, [r7, #4]
 80082a6:	4613      	mov	r3, r2
 80082a8:	011b      	lsls	r3, r3, #4
 80082aa:	1a9b      	subs	r3, r3, r2
 80082ac:	009b      	lsls	r3, r3, #2
 80082ae:	440b      	add	r3, r1
 80082b0:	333c      	adds	r3, #60	@ 0x3c
 80082b2:	4602      	mov	r2, r0
 80082b4:	701a      	strb	r2, [r3, #0]
 80082b6:	f000 bc40 	b.w	8008b3a <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	78fa      	ldrb	r2, [r7, #3]
 80082c0:	4611      	mov	r1, r2
 80082c2:	4618      	mov	r0, r3
 80082c4:	f008 ff89 	bl	80111da <USB_ReadChInterrupts>
 80082c8:	4603      	mov	r3, r0
 80082ca:	f003 0320 	and.w	r3, r3, #32
 80082ce:	2b20      	cmp	r3, #32
 80082d0:	d131      	bne.n	8008336 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80082d2:	78fb      	ldrb	r3, [r7, #3]
 80082d4:	015a      	lsls	r2, r3, #5
 80082d6:	693b      	ldr	r3, [r7, #16]
 80082d8:	4413      	add	r3, r2
 80082da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80082de:	461a      	mov	r2, r3
 80082e0:	2320      	movs	r3, #32
 80082e2:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 80082e4:	78fa      	ldrb	r2, [r7, #3]
 80082e6:	6879      	ldr	r1, [r7, #4]
 80082e8:	4613      	mov	r3, r2
 80082ea:	011b      	lsls	r3, r3, #4
 80082ec:	1a9b      	subs	r3, r3, r2
 80082ee:	009b      	lsls	r3, r3, #2
 80082f0:	440b      	add	r3, r1
 80082f2:	331a      	adds	r3, #26
 80082f4:	781b      	ldrb	r3, [r3, #0]
 80082f6:	2b01      	cmp	r3, #1
 80082f8:	f040 841f 	bne.w	8008b3a <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 80082fc:	78fa      	ldrb	r2, [r7, #3]
 80082fe:	6879      	ldr	r1, [r7, #4]
 8008300:	4613      	mov	r3, r2
 8008302:	011b      	lsls	r3, r3, #4
 8008304:	1a9b      	subs	r3, r3, r2
 8008306:	009b      	lsls	r3, r3, #2
 8008308:	440b      	add	r3, r1
 800830a:	331b      	adds	r3, #27
 800830c:	2201      	movs	r2, #1
 800830e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8008310:	78fa      	ldrb	r2, [r7, #3]
 8008312:	6879      	ldr	r1, [r7, #4]
 8008314:	4613      	mov	r3, r2
 8008316:	011b      	lsls	r3, r3, #4
 8008318:	1a9b      	subs	r3, r3, r2
 800831a:	009b      	lsls	r3, r3, #2
 800831c:	440b      	add	r3, r1
 800831e:	334d      	adds	r3, #77	@ 0x4d
 8008320:	2203      	movs	r2, #3
 8008322:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	78fa      	ldrb	r2, [r7, #3]
 800832a:	4611      	mov	r1, r2
 800832c:	4618      	mov	r0, r3
 800832e:	f009 fcf2 	bl	8011d16 <USB_HC_Halt>
 8008332:	f000 bc02 	b.w	8008b3a <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	78fa      	ldrb	r2, [r7, #3]
 800833c:	4611      	mov	r1, r2
 800833e:	4618      	mov	r0, r3
 8008340:	f008 ff4b 	bl	80111da <USB_ReadChInterrupts>
 8008344:	4603      	mov	r3, r0
 8008346:	f003 0302 	and.w	r3, r3, #2
 800834a:	2b02      	cmp	r3, #2
 800834c:	f040 8305 	bne.w	800895a <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8008350:	78fb      	ldrb	r3, [r7, #3]
 8008352:	015a      	lsls	r2, r3, #5
 8008354:	693b      	ldr	r3, [r7, #16]
 8008356:	4413      	add	r3, r2
 8008358:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800835c:	461a      	mov	r2, r3
 800835e:	2302      	movs	r3, #2
 8008360:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8008362:	78fa      	ldrb	r2, [r7, #3]
 8008364:	6879      	ldr	r1, [r7, #4]
 8008366:	4613      	mov	r3, r2
 8008368:	011b      	lsls	r3, r3, #4
 800836a:	1a9b      	subs	r3, r3, r2
 800836c:	009b      	lsls	r3, r3, #2
 800836e:	440b      	add	r3, r1
 8008370:	334d      	adds	r3, #77	@ 0x4d
 8008372:	781b      	ldrb	r3, [r3, #0]
 8008374:	2b01      	cmp	r3, #1
 8008376:	d114      	bne.n	80083a2 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008378:	78fa      	ldrb	r2, [r7, #3]
 800837a:	6879      	ldr	r1, [r7, #4]
 800837c:	4613      	mov	r3, r2
 800837e:	011b      	lsls	r3, r3, #4
 8008380:	1a9b      	subs	r3, r3, r2
 8008382:	009b      	lsls	r3, r3, #2
 8008384:	440b      	add	r3, r1
 8008386:	334d      	adds	r3, #77	@ 0x4d
 8008388:	2202      	movs	r2, #2
 800838a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800838c:	78fa      	ldrb	r2, [r7, #3]
 800838e:	6879      	ldr	r1, [r7, #4]
 8008390:	4613      	mov	r3, r2
 8008392:	011b      	lsls	r3, r3, #4
 8008394:	1a9b      	subs	r3, r3, r2
 8008396:	009b      	lsls	r3, r3, #2
 8008398:	440b      	add	r3, r1
 800839a:	334c      	adds	r3, #76	@ 0x4c
 800839c:	2201      	movs	r2, #1
 800839e:	701a      	strb	r2, [r3, #0]
 80083a0:	e2cc      	b.n	800893c <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80083a2:	78fa      	ldrb	r2, [r7, #3]
 80083a4:	6879      	ldr	r1, [r7, #4]
 80083a6:	4613      	mov	r3, r2
 80083a8:	011b      	lsls	r3, r3, #4
 80083aa:	1a9b      	subs	r3, r3, r2
 80083ac:	009b      	lsls	r3, r3, #2
 80083ae:	440b      	add	r3, r1
 80083b0:	334d      	adds	r3, #77	@ 0x4d
 80083b2:	781b      	ldrb	r3, [r3, #0]
 80083b4:	2b06      	cmp	r3, #6
 80083b6:	d114      	bne.n	80083e2 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80083b8:	78fa      	ldrb	r2, [r7, #3]
 80083ba:	6879      	ldr	r1, [r7, #4]
 80083bc:	4613      	mov	r3, r2
 80083be:	011b      	lsls	r3, r3, #4
 80083c0:	1a9b      	subs	r3, r3, r2
 80083c2:	009b      	lsls	r3, r3, #2
 80083c4:	440b      	add	r3, r1
 80083c6:	334d      	adds	r3, #77	@ 0x4d
 80083c8:	2202      	movs	r2, #2
 80083ca:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 80083cc:	78fa      	ldrb	r2, [r7, #3]
 80083ce:	6879      	ldr	r1, [r7, #4]
 80083d0:	4613      	mov	r3, r2
 80083d2:	011b      	lsls	r3, r3, #4
 80083d4:	1a9b      	subs	r3, r3, r2
 80083d6:	009b      	lsls	r3, r3, #2
 80083d8:	440b      	add	r3, r1
 80083da:	334c      	adds	r3, #76	@ 0x4c
 80083dc:	2205      	movs	r2, #5
 80083de:	701a      	strb	r2, [r3, #0]
 80083e0:	e2ac      	b.n	800893c <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80083e2:	78fa      	ldrb	r2, [r7, #3]
 80083e4:	6879      	ldr	r1, [r7, #4]
 80083e6:	4613      	mov	r3, r2
 80083e8:	011b      	lsls	r3, r3, #4
 80083ea:	1a9b      	subs	r3, r3, r2
 80083ec:	009b      	lsls	r3, r3, #2
 80083ee:	440b      	add	r3, r1
 80083f0:	334d      	adds	r3, #77	@ 0x4d
 80083f2:	781b      	ldrb	r3, [r3, #0]
 80083f4:	2b07      	cmp	r3, #7
 80083f6:	d00b      	beq.n	8008410 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80083f8:	78fa      	ldrb	r2, [r7, #3]
 80083fa:	6879      	ldr	r1, [r7, #4]
 80083fc:	4613      	mov	r3, r2
 80083fe:	011b      	lsls	r3, r3, #4
 8008400:	1a9b      	subs	r3, r3, r2
 8008402:	009b      	lsls	r3, r3, #2
 8008404:	440b      	add	r3, r1
 8008406:	334d      	adds	r3, #77	@ 0x4d
 8008408:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800840a:	2b09      	cmp	r3, #9
 800840c:	f040 80a6 	bne.w	800855c <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008410:	78fa      	ldrb	r2, [r7, #3]
 8008412:	6879      	ldr	r1, [r7, #4]
 8008414:	4613      	mov	r3, r2
 8008416:	011b      	lsls	r3, r3, #4
 8008418:	1a9b      	subs	r3, r3, r2
 800841a:	009b      	lsls	r3, r3, #2
 800841c:	440b      	add	r3, r1
 800841e:	334d      	adds	r3, #77	@ 0x4d
 8008420:	2202      	movs	r2, #2
 8008422:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8008424:	78fa      	ldrb	r2, [r7, #3]
 8008426:	6879      	ldr	r1, [r7, #4]
 8008428:	4613      	mov	r3, r2
 800842a:	011b      	lsls	r3, r3, #4
 800842c:	1a9b      	subs	r3, r3, r2
 800842e:	009b      	lsls	r3, r3, #2
 8008430:	440b      	add	r3, r1
 8008432:	3344      	adds	r3, #68	@ 0x44
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	1c59      	adds	r1, r3, #1
 8008438:	6878      	ldr	r0, [r7, #4]
 800843a:	4613      	mov	r3, r2
 800843c:	011b      	lsls	r3, r3, #4
 800843e:	1a9b      	subs	r3, r3, r2
 8008440:	009b      	lsls	r3, r3, #2
 8008442:	4403      	add	r3, r0
 8008444:	3344      	adds	r3, #68	@ 0x44
 8008446:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8008448:	78fa      	ldrb	r2, [r7, #3]
 800844a:	6879      	ldr	r1, [r7, #4]
 800844c:	4613      	mov	r3, r2
 800844e:	011b      	lsls	r3, r3, #4
 8008450:	1a9b      	subs	r3, r3, r2
 8008452:	009b      	lsls	r3, r3, #2
 8008454:	440b      	add	r3, r1
 8008456:	3344      	adds	r3, #68	@ 0x44
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	2b02      	cmp	r3, #2
 800845c:	d943      	bls.n	80084e6 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800845e:	78fa      	ldrb	r2, [r7, #3]
 8008460:	6879      	ldr	r1, [r7, #4]
 8008462:	4613      	mov	r3, r2
 8008464:	011b      	lsls	r3, r3, #4
 8008466:	1a9b      	subs	r3, r3, r2
 8008468:	009b      	lsls	r3, r3, #2
 800846a:	440b      	add	r3, r1
 800846c:	3344      	adds	r3, #68	@ 0x44
 800846e:	2200      	movs	r2, #0
 8008470:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8008472:	78fa      	ldrb	r2, [r7, #3]
 8008474:	6879      	ldr	r1, [r7, #4]
 8008476:	4613      	mov	r3, r2
 8008478:	011b      	lsls	r3, r3, #4
 800847a:	1a9b      	subs	r3, r3, r2
 800847c:	009b      	lsls	r3, r3, #2
 800847e:	440b      	add	r3, r1
 8008480:	331a      	adds	r3, #26
 8008482:	781b      	ldrb	r3, [r3, #0]
 8008484:	2b01      	cmp	r3, #1
 8008486:	d123      	bne.n	80084d0 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8008488:	78fa      	ldrb	r2, [r7, #3]
 800848a:	6879      	ldr	r1, [r7, #4]
 800848c:	4613      	mov	r3, r2
 800848e:	011b      	lsls	r3, r3, #4
 8008490:	1a9b      	subs	r3, r3, r2
 8008492:	009b      	lsls	r3, r3, #2
 8008494:	440b      	add	r3, r1
 8008496:	331b      	adds	r3, #27
 8008498:	2200      	movs	r2, #0
 800849a:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 800849c:	78fa      	ldrb	r2, [r7, #3]
 800849e:	6879      	ldr	r1, [r7, #4]
 80084a0:	4613      	mov	r3, r2
 80084a2:	011b      	lsls	r3, r3, #4
 80084a4:	1a9b      	subs	r3, r3, r2
 80084a6:	009b      	lsls	r3, r3, #2
 80084a8:	440b      	add	r3, r1
 80084aa:	331c      	adds	r3, #28
 80084ac:	2200      	movs	r2, #0
 80084ae:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80084b0:	78fb      	ldrb	r3, [r7, #3]
 80084b2:	015a      	lsls	r2, r3, #5
 80084b4:	693b      	ldr	r3, [r7, #16]
 80084b6:	4413      	add	r3, r2
 80084b8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80084bc:	685b      	ldr	r3, [r3, #4]
 80084be:	78fa      	ldrb	r2, [r7, #3]
 80084c0:	0151      	lsls	r1, r2, #5
 80084c2:	693a      	ldr	r2, [r7, #16]
 80084c4:	440a      	add	r2, r1
 80084c6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80084ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80084ce:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 80084d0:	78fa      	ldrb	r2, [r7, #3]
 80084d2:	6879      	ldr	r1, [r7, #4]
 80084d4:	4613      	mov	r3, r2
 80084d6:	011b      	lsls	r3, r3, #4
 80084d8:	1a9b      	subs	r3, r3, r2
 80084da:	009b      	lsls	r3, r3, #2
 80084dc:	440b      	add	r3, r1
 80084de:	334c      	adds	r3, #76	@ 0x4c
 80084e0:	2204      	movs	r2, #4
 80084e2:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80084e4:	e229      	b.n	800893a <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80084e6:	78fa      	ldrb	r2, [r7, #3]
 80084e8:	6879      	ldr	r1, [r7, #4]
 80084ea:	4613      	mov	r3, r2
 80084ec:	011b      	lsls	r3, r3, #4
 80084ee:	1a9b      	subs	r3, r3, r2
 80084f0:	009b      	lsls	r3, r3, #2
 80084f2:	440b      	add	r3, r1
 80084f4:	334c      	adds	r3, #76	@ 0x4c
 80084f6:	2202      	movs	r2, #2
 80084f8:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80084fa:	78fa      	ldrb	r2, [r7, #3]
 80084fc:	6879      	ldr	r1, [r7, #4]
 80084fe:	4613      	mov	r3, r2
 8008500:	011b      	lsls	r3, r3, #4
 8008502:	1a9b      	subs	r3, r3, r2
 8008504:	009b      	lsls	r3, r3, #2
 8008506:	440b      	add	r3, r1
 8008508:	3326      	adds	r3, #38	@ 0x26
 800850a:	781b      	ldrb	r3, [r3, #0]
 800850c:	2b00      	cmp	r3, #0
 800850e:	d00b      	beq.n	8008528 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008510:	78fa      	ldrb	r2, [r7, #3]
 8008512:	6879      	ldr	r1, [r7, #4]
 8008514:	4613      	mov	r3, r2
 8008516:	011b      	lsls	r3, r3, #4
 8008518:	1a9b      	subs	r3, r3, r2
 800851a:	009b      	lsls	r3, r3, #2
 800851c:	440b      	add	r3, r1
 800851e:	3326      	adds	r3, #38	@ 0x26
 8008520:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008522:	2b02      	cmp	r3, #2
 8008524:	f040 8209 	bne.w	800893a <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8008528:	78fb      	ldrb	r3, [r7, #3]
 800852a:	015a      	lsls	r2, r3, #5
 800852c:	693b      	ldr	r3, [r7, #16]
 800852e:	4413      	add	r3, r2
 8008530:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800853e:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008546:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8008548:	78fb      	ldrb	r3, [r7, #3]
 800854a:	015a      	lsls	r2, r3, #5
 800854c:	693b      	ldr	r3, [r7, #16]
 800854e:	4413      	add	r3, r2
 8008550:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008554:	461a      	mov	r2, r3
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800855a:	e1ee      	b.n	800893a <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 800855c:	78fa      	ldrb	r2, [r7, #3]
 800855e:	6879      	ldr	r1, [r7, #4]
 8008560:	4613      	mov	r3, r2
 8008562:	011b      	lsls	r3, r3, #4
 8008564:	1a9b      	subs	r3, r3, r2
 8008566:	009b      	lsls	r3, r3, #2
 8008568:	440b      	add	r3, r1
 800856a:	334d      	adds	r3, #77	@ 0x4d
 800856c:	781b      	ldrb	r3, [r3, #0]
 800856e:	2b05      	cmp	r3, #5
 8008570:	f040 80c8 	bne.w	8008704 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008574:	78fa      	ldrb	r2, [r7, #3]
 8008576:	6879      	ldr	r1, [r7, #4]
 8008578:	4613      	mov	r3, r2
 800857a:	011b      	lsls	r3, r3, #4
 800857c:	1a9b      	subs	r3, r3, r2
 800857e:	009b      	lsls	r3, r3, #2
 8008580:	440b      	add	r3, r1
 8008582:	334d      	adds	r3, #77	@ 0x4d
 8008584:	2202      	movs	r2, #2
 8008586:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8008588:	78fa      	ldrb	r2, [r7, #3]
 800858a:	6879      	ldr	r1, [r7, #4]
 800858c:	4613      	mov	r3, r2
 800858e:	011b      	lsls	r3, r3, #4
 8008590:	1a9b      	subs	r3, r3, r2
 8008592:	009b      	lsls	r3, r3, #2
 8008594:	440b      	add	r3, r1
 8008596:	331b      	adds	r3, #27
 8008598:	781b      	ldrb	r3, [r3, #0]
 800859a:	2b01      	cmp	r3, #1
 800859c:	f040 81ce 	bne.w	800893c <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80085a0:	78fa      	ldrb	r2, [r7, #3]
 80085a2:	6879      	ldr	r1, [r7, #4]
 80085a4:	4613      	mov	r3, r2
 80085a6:	011b      	lsls	r3, r3, #4
 80085a8:	1a9b      	subs	r3, r3, r2
 80085aa:	009b      	lsls	r3, r3, #2
 80085ac:	440b      	add	r3, r1
 80085ae:	3326      	adds	r3, #38	@ 0x26
 80085b0:	781b      	ldrb	r3, [r3, #0]
 80085b2:	2b03      	cmp	r3, #3
 80085b4:	d16b      	bne.n	800868e <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 80085b6:	78fa      	ldrb	r2, [r7, #3]
 80085b8:	6879      	ldr	r1, [r7, #4]
 80085ba:	4613      	mov	r3, r2
 80085bc:	011b      	lsls	r3, r3, #4
 80085be:	1a9b      	subs	r3, r3, r2
 80085c0:	009b      	lsls	r3, r3, #2
 80085c2:	440b      	add	r3, r1
 80085c4:	3348      	adds	r3, #72	@ 0x48
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	1c59      	adds	r1, r3, #1
 80085ca:	6878      	ldr	r0, [r7, #4]
 80085cc:	4613      	mov	r3, r2
 80085ce:	011b      	lsls	r3, r3, #4
 80085d0:	1a9b      	subs	r3, r3, r2
 80085d2:	009b      	lsls	r3, r3, #2
 80085d4:	4403      	add	r3, r0
 80085d6:	3348      	adds	r3, #72	@ 0x48
 80085d8:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 80085da:	78fa      	ldrb	r2, [r7, #3]
 80085dc:	6879      	ldr	r1, [r7, #4]
 80085de:	4613      	mov	r3, r2
 80085e0:	011b      	lsls	r3, r3, #4
 80085e2:	1a9b      	subs	r3, r3, r2
 80085e4:	009b      	lsls	r3, r3, #2
 80085e6:	440b      	add	r3, r1
 80085e8:	3348      	adds	r3, #72	@ 0x48
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	2b02      	cmp	r3, #2
 80085ee:	d943      	bls.n	8008678 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 80085f0:	78fa      	ldrb	r2, [r7, #3]
 80085f2:	6879      	ldr	r1, [r7, #4]
 80085f4:	4613      	mov	r3, r2
 80085f6:	011b      	lsls	r3, r3, #4
 80085f8:	1a9b      	subs	r3, r3, r2
 80085fa:	009b      	lsls	r3, r3, #2
 80085fc:	440b      	add	r3, r1
 80085fe:	3348      	adds	r3, #72	@ 0x48
 8008600:	2200      	movs	r2, #0
 8008602:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8008604:	78fa      	ldrb	r2, [r7, #3]
 8008606:	6879      	ldr	r1, [r7, #4]
 8008608:	4613      	mov	r3, r2
 800860a:	011b      	lsls	r3, r3, #4
 800860c:	1a9b      	subs	r3, r3, r2
 800860e:	009b      	lsls	r3, r3, #2
 8008610:	440b      	add	r3, r1
 8008612:	331b      	adds	r3, #27
 8008614:	2200      	movs	r2, #0
 8008616:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8008618:	78fa      	ldrb	r2, [r7, #3]
 800861a:	6879      	ldr	r1, [r7, #4]
 800861c:	4613      	mov	r3, r2
 800861e:	011b      	lsls	r3, r3, #4
 8008620:	1a9b      	subs	r3, r3, r2
 8008622:	009b      	lsls	r3, r3, #2
 8008624:	440b      	add	r3, r1
 8008626:	3344      	adds	r3, #68	@ 0x44
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	2b02      	cmp	r3, #2
 800862c:	d809      	bhi.n	8008642 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 800862e:	78fa      	ldrb	r2, [r7, #3]
 8008630:	6879      	ldr	r1, [r7, #4]
 8008632:	4613      	mov	r3, r2
 8008634:	011b      	lsls	r3, r3, #4
 8008636:	1a9b      	subs	r3, r3, r2
 8008638:	009b      	lsls	r3, r3, #2
 800863a:	440b      	add	r3, r1
 800863c:	331c      	adds	r3, #28
 800863e:	2201      	movs	r2, #1
 8008640:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8008642:	78fb      	ldrb	r3, [r7, #3]
 8008644:	015a      	lsls	r2, r3, #5
 8008646:	693b      	ldr	r3, [r7, #16]
 8008648:	4413      	add	r3, r2
 800864a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800864e:	685b      	ldr	r3, [r3, #4]
 8008650:	78fa      	ldrb	r2, [r7, #3]
 8008652:	0151      	lsls	r1, r2, #5
 8008654:	693a      	ldr	r2, [r7, #16]
 8008656:	440a      	add	r2, r1
 8008658:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800865c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008660:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8008662:	78fa      	ldrb	r2, [r7, #3]
 8008664:	6879      	ldr	r1, [r7, #4]
 8008666:	4613      	mov	r3, r2
 8008668:	011b      	lsls	r3, r3, #4
 800866a:	1a9b      	subs	r3, r3, r2
 800866c:	009b      	lsls	r3, r3, #2
 800866e:	440b      	add	r3, r1
 8008670:	334c      	adds	r3, #76	@ 0x4c
 8008672:	2204      	movs	r2, #4
 8008674:	701a      	strb	r2, [r3, #0]
 8008676:	e014      	b.n	80086a2 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008678:	78fa      	ldrb	r2, [r7, #3]
 800867a:	6879      	ldr	r1, [r7, #4]
 800867c:	4613      	mov	r3, r2
 800867e:	011b      	lsls	r3, r3, #4
 8008680:	1a9b      	subs	r3, r3, r2
 8008682:	009b      	lsls	r3, r3, #2
 8008684:	440b      	add	r3, r1
 8008686:	334c      	adds	r3, #76	@ 0x4c
 8008688:	2202      	movs	r2, #2
 800868a:	701a      	strb	r2, [r3, #0]
 800868c:	e009      	b.n	80086a2 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800868e:	78fa      	ldrb	r2, [r7, #3]
 8008690:	6879      	ldr	r1, [r7, #4]
 8008692:	4613      	mov	r3, r2
 8008694:	011b      	lsls	r3, r3, #4
 8008696:	1a9b      	subs	r3, r3, r2
 8008698:	009b      	lsls	r3, r3, #2
 800869a:	440b      	add	r3, r1
 800869c:	334c      	adds	r3, #76	@ 0x4c
 800869e:	2202      	movs	r2, #2
 80086a0:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80086a2:	78fa      	ldrb	r2, [r7, #3]
 80086a4:	6879      	ldr	r1, [r7, #4]
 80086a6:	4613      	mov	r3, r2
 80086a8:	011b      	lsls	r3, r3, #4
 80086aa:	1a9b      	subs	r3, r3, r2
 80086ac:	009b      	lsls	r3, r3, #2
 80086ae:	440b      	add	r3, r1
 80086b0:	3326      	adds	r3, #38	@ 0x26
 80086b2:	781b      	ldrb	r3, [r3, #0]
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d00b      	beq.n	80086d0 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80086b8:	78fa      	ldrb	r2, [r7, #3]
 80086ba:	6879      	ldr	r1, [r7, #4]
 80086bc:	4613      	mov	r3, r2
 80086be:	011b      	lsls	r3, r3, #4
 80086c0:	1a9b      	subs	r3, r3, r2
 80086c2:	009b      	lsls	r3, r3, #2
 80086c4:	440b      	add	r3, r1
 80086c6:	3326      	adds	r3, #38	@ 0x26
 80086c8:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80086ca:	2b02      	cmp	r3, #2
 80086cc:	f040 8136 	bne.w	800893c <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80086d0:	78fb      	ldrb	r3, [r7, #3]
 80086d2:	015a      	lsls	r2, r3, #5
 80086d4:	693b      	ldr	r3, [r7, #16]
 80086d6:	4413      	add	r3, r2
 80086d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80086e6:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80086ee:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80086f0:	78fb      	ldrb	r3, [r7, #3]
 80086f2:	015a      	lsls	r2, r3, #5
 80086f4:	693b      	ldr	r3, [r7, #16]
 80086f6:	4413      	add	r3, r2
 80086f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80086fc:	461a      	mov	r2, r3
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	6013      	str	r3, [r2, #0]
 8008702:	e11b      	b.n	800893c <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8008704:	78fa      	ldrb	r2, [r7, #3]
 8008706:	6879      	ldr	r1, [r7, #4]
 8008708:	4613      	mov	r3, r2
 800870a:	011b      	lsls	r3, r3, #4
 800870c:	1a9b      	subs	r3, r3, r2
 800870e:	009b      	lsls	r3, r3, #2
 8008710:	440b      	add	r3, r1
 8008712:	334d      	adds	r3, #77	@ 0x4d
 8008714:	781b      	ldrb	r3, [r3, #0]
 8008716:	2b03      	cmp	r3, #3
 8008718:	f040 8081 	bne.w	800881e <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800871c:	78fa      	ldrb	r2, [r7, #3]
 800871e:	6879      	ldr	r1, [r7, #4]
 8008720:	4613      	mov	r3, r2
 8008722:	011b      	lsls	r3, r3, #4
 8008724:	1a9b      	subs	r3, r3, r2
 8008726:	009b      	lsls	r3, r3, #2
 8008728:	440b      	add	r3, r1
 800872a:	334d      	adds	r3, #77	@ 0x4d
 800872c:	2202      	movs	r2, #2
 800872e:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8008730:	78fa      	ldrb	r2, [r7, #3]
 8008732:	6879      	ldr	r1, [r7, #4]
 8008734:	4613      	mov	r3, r2
 8008736:	011b      	lsls	r3, r3, #4
 8008738:	1a9b      	subs	r3, r3, r2
 800873a:	009b      	lsls	r3, r3, #2
 800873c:	440b      	add	r3, r1
 800873e:	331b      	adds	r3, #27
 8008740:	781b      	ldrb	r3, [r3, #0]
 8008742:	2b01      	cmp	r3, #1
 8008744:	f040 80fa 	bne.w	800893c <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008748:	78fa      	ldrb	r2, [r7, #3]
 800874a:	6879      	ldr	r1, [r7, #4]
 800874c:	4613      	mov	r3, r2
 800874e:	011b      	lsls	r3, r3, #4
 8008750:	1a9b      	subs	r3, r3, r2
 8008752:	009b      	lsls	r3, r3, #2
 8008754:	440b      	add	r3, r1
 8008756:	334c      	adds	r3, #76	@ 0x4c
 8008758:	2202      	movs	r2, #2
 800875a:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800875c:	78fb      	ldrb	r3, [r7, #3]
 800875e:	015a      	lsls	r2, r3, #5
 8008760:	693b      	ldr	r3, [r7, #16]
 8008762:	4413      	add	r3, r2
 8008764:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008768:	685b      	ldr	r3, [r3, #4]
 800876a:	78fa      	ldrb	r2, [r7, #3]
 800876c:	0151      	lsls	r1, r2, #5
 800876e:	693a      	ldr	r2, [r7, #16]
 8008770:	440a      	add	r2, r1
 8008772:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008776:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800877a:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 800877c:	78fb      	ldrb	r3, [r7, #3]
 800877e:	015a      	lsls	r2, r3, #5
 8008780:	693b      	ldr	r3, [r7, #16]
 8008782:	4413      	add	r3, r2
 8008784:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008788:	68db      	ldr	r3, [r3, #12]
 800878a:	78fa      	ldrb	r2, [r7, #3]
 800878c:	0151      	lsls	r1, r2, #5
 800878e:	693a      	ldr	r2, [r7, #16]
 8008790:	440a      	add	r2, r1
 8008792:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008796:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800879a:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 800879c:	78fb      	ldrb	r3, [r7, #3]
 800879e:	015a      	lsls	r2, r3, #5
 80087a0:	693b      	ldr	r3, [r7, #16]
 80087a2:	4413      	add	r3, r2
 80087a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80087a8:	68db      	ldr	r3, [r3, #12]
 80087aa:	78fa      	ldrb	r2, [r7, #3]
 80087ac:	0151      	lsls	r1, r2, #5
 80087ae:	693a      	ldr	r2, [r7, #16]
 80087b0:	440a      	add	r2, r1
 80087b2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80087b6:	f023 0320 	bic.w	r3, r3, #32
 80087ba:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80087bc:	78fa      	ldrb	r2, [r7, #3]
 80087be:	6879      	ldr	r1, [r7, #4]
 80087c0:	4613      	mov	r3, r2
 80087c2:	011b      	lsls	r3, r3, #4
 80087c4:	1a9b      	subs	r3, r3, r2
 80087c6:	009b      	lsls	r3, r3, #2
 80087c8:	440b      	add	r3, r1
 80087ca:	3326      	adds	r3, #38	@ 0x26
 80087cc:	781b      	ldrb	r3, [r3, #0]
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d00b      	beq.n	80087ea <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80087d2:	78fa      	ldrb	r2, [r7, #3]
 80087d4:	6879      	ldr	r1, [r7, #4]
 80087d6:	4613      	mov	r3, r2
 80087d8:	011b      	lsls	r3, r3, #4
 80087da:	1a9b      	subs	r3, r3, r2
 80087dc:	009b      	lsls	r3, r3, #2
 80087de:	440b      	add	r3, r1
 80087e0:	3326      	adds	r3, #38	@ 0x26
 80087e2:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80087e4:	2b02      	cmp	r3, #2
 80087e6:	f040 80a9 	bne.w	800893c <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80087ea:	78fb      	ldrb	r3, [r7, #3]
 80087ec:	015a      	lsls	r2, r3, #5
 80087ee:	693b      	ldr	r3, [r7, #16]
 80087f0:	4413      	add	r3, r2
 80087f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008800:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008808:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800880a:	78fb      	ldrb	r3, [r7, #3]
 800880c:	015a      	lsls	r2, r3, #5
 800880e:	693b      	ldr	r3, [r7, #16]
 8008810:	4413      	add	r3, r2
 8008812:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008816:	461a      	mov	r2, r3
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	6013      	str	r3, [r2, #0]
 800881c:	e08e      	b.n	800893c <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 800881e:	78fa      	ldrb	r2, [r7, #3]
 8008820:	6879      	ldr	r1, [r7, #4]
 8008822:	4613      	mov	r3, r2
 8008824:	011b      	lsls	r3, r3, #4
 8008826:	1a9b      	subs	r3, r3, r2
 8008828:	009b      	lsls	r3, r3, #2
 800882a:	440b      	add	r3, r1
 800882c:	334d      	adds	r3, #77	@ 0x4d
 800882e:	781b      	ldrb	r3, [r3, #0]
 8008830:	2b04      	cmp	r3, #4
 8008832:	d143      	bne.n	80088bc <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008834:	78fa      	ldrb	r2, [r7, #3]
 8008836:	6879      	ldr	r1, [r7, #4]
 8008838:	4613      	mov	r3, r2
 800883a:	011b      	lsls	r3, r3, #4
 800883c:	1a9b      	subs	r3, r3, r2
 800883e:	009b      	lsls	r3, r3, #2
 8008840:	440b      	add	r3, r1
 8008842:	334d      	adds	r3, #77	@ 0x4d
 8008844:	2202      	movs	r2, #2
 8008846:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008848:	78fa      	ldrb	r2, [r7, #3]
 800884a:	6879      	ldr	r1, [r7, #4]
 800884c:	4613      	mov	r3, r2
 800884e:	011b      	lsls	r3, r3, #4
 8008850:	1a9b      	subs	r3, r3, r2
 8008852:	009b      	lsls	r3, r3, #2
 8008854:	440b      	add	r3, r1
 8008856:	334c      	adds	r3, #76	@ 0x4c
 8008858:	2202      	movs	r2, #2
 800885a:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800885c:	78fa      	ldrb	r2, [r7, #3]
 800885e:	6879      	ldr	r1, [r7, #4]
 8008860:	4613      	mov	r3, r2
 8008862:	011b      	lsls	r3, r3, #4
 8008864:	1a9b      	subs	r3, r3, r2
 8008866:	009b      	lsls	r3, r3, #2
 8008868:	440b      	add	r3, r1
 800886a:	3326      	adds	r3, #38	@ 0x26
 800886c:	781b      	ldrb	r3, [r3, #0]
 800886e:	2b00      	cmp	r3, #0
 8008870:	d00a      	beq.n	8008888 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008872:	78fa      	ldrb	r2, [r7, #3]
 8008874:	6879      	ldr	r1, [r7, #4]
 8008876:	4613      	mov	r3, r2
 8008878:	011b      	lsls	r3, r3, #4
 800887a:	1a9b      	subs	r3, r3, r2
 800887c:	009b      	lsls	r3, r3, #2
 800887e:	440b      	add	r3, r1
 8008880:	3326      	adds	r3, #38	@ 0x26
 8008882:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008884:	2b02      	cmp	r3, #2
 8008886:	d159      	bne.n	800893c <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8008888:	78fb      	ldrb	r3, [r7, #3]
 800888a:	015a      	lsls	r2, r3, #5
 800888c:	693b      	ldr	r3, [r7, #16]
 800888e:	4413      	add	r3, r2
 8008890:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800889e:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80088a6:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80088a8:	78fb      	ldrb	r3, [r7, #3]
 80088aa:	015a      	lsls	r2, r3, #5
 80088ac:	693b      	ldr	r3, [r7, #16]
 80088ae:	4413      	add	r3, r2
 80088b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80088b4:	461a      	mov	r2, r3
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	6013      	str	r3, [r2, #0]
 80088ba:	e03f      	b.n	800893c <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 80088bc:	78fa      	ldrb	r2, [r7, #3]
 80088be:	6879      	ldr	r1, [r7, #4]
 80088c0:	4613      	mov	r3, r2
 80088c2:	011b      	lsls	r3, r3, #4
 80088c4:	1a9b      	subs	r3, r3, r2
 80088c6:	009b      	lsls	r3, r3, #2
 80088c8:	440b      	add	r3, r1
 80088ca:	334d      	adds	r3, #77	@ 0x4d
 80088cc:	781b      	ldrb	r3, [r3, #0]
 80088ce:	2b08      	cmp	r3, #8
 80088d0:	d126      	bne.n	8008920 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80088d2:	78fa      	ldrb	r2, [r7, #3]
 80088d4:	6879      	ldr	r1, [r7, #4]
 80088d6:	4613      	mov	r3, r2
 80088d8:	011b      	lsls	r3, r3, #4
 80088da:	1a9b      	subs	r3, r3, r2
 80088dc:	009b      	lsls	r3, r3, #2
 80088de:	440b      	add	r3, r1
 80088e0:	334d      	adds	r3, #77	@ 0x4d
 80088e2:	2202      	movs	r2, #2
 80088e4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80088e6:	78fa      	ldrb	r2, [r7, #3]
 80088e8:	6879      	ldr	r1, [r7, #4]
 80088ea:	4613      	mov	r3, r2
 80088ec:	011b      	lsls	r3, r3, #4
 80088ee:	1a9b      	subs	r3, r3, r2
 80088f0:	009b      	lsls	r3, r3, #2
 80088f2:	440b      	add	r3, r1
 80088f4:	3344      	adds	r3, #68	@ 0x44
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	1c59      	adds	r1, r3, #1
 80088fa:	6878      	ldr	r0, [r7, #4]
 80088fc:	4613      	mov	r3, r2
 80088fe:	011b      	lsls	r3, r3, #4
 8008900:	1a9b      	subs	r3, r3, r2
 8008902:	009b      	lsls	r3, r3, #2
 8008904:	4403      	add	r3, r0
 8008906:	3344      	adds	r3, #68	@ 0x44
 8008908:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 800890a:	78fa      	ldrb	r2, [r7, #3]
 800890c:	6879      	ldr	r1, [r7, #4]
 800890e:	4613      	mov	r3, r2
 8008910:	011b      	lsls	r3, r3, #4
 8008912:	1a9b      	subs	r3, r3, r2
 8008914:	009b      	lsls	r3, r3, #2
 8008916:	440b      	add	r3, r1
 8008918:	334c      	adds	r3, #76	@ 0x4c
 800891a:	2204      	movs	r2, #4
 800891c:	701a      	strb	r2, [r3, #0]
 800891e:	e00d      	b.n	800893c <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8008920:	78fa      	ldrb	r2, [r7, #3]
 8008922:	6879      	ldr	r1, [r7, #4]
 8008924:	4613      	mov	r3, r2
 8008926:	011b      	lsls	r3, r3, #4
 8008928:	1a9b      	subs	r3, r3, r2
 800892a:	009b      	lsls	r3, r3, #2
 800892c:	440b      	add	r3, r1
 800892e:	334d      	adds	r3, #77	@ 0x4d
 8008930:	781b      	ldrb	r3, [r3, #0]
 8008932:	2b02      	cmp	r3, #2
 8008934:	f000 8100 	beq.w	8008b38 <HCD_HC_IN_IRQHandler+0xcca>
 8008938:	e000      	b.n	800893c <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800893a:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800893c:	78fa      	ldrb	r2, [r7, #3]
 800893e:	6879      	ldr	r1, [r7, #4]
 8008940:	4613      	mov	r3, r2
 8008942:	011b      	lsls	r3, r3, #4
 8008944:	1a9b      	subs	r3, r3, r2
 8008946:	009b      	lsls	r3, r3, #2
 8008948:	440b      	add	r3, r1
 800894a:	334c      	adds	r3, #76	@ 0x4c
 800894c:	781a      	ldrb	r2, [r3, #0]
 800894e:	78fb      	ldrb	r3, [r7, #3]
 8008950:	4619      	mov	r1, r3
 8008952:	6878      	ldr	r0, [r7, #4]
 8008954:	f00e fcba 	bl	80172cc <HAL_HCD_HC_NotifyURBChange_Callback>
 8008958:	e0ef      	b.n	8008b3a <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	78fa      	ldrb	r2, [r7, #3]
 8008960:	4611      	mov	r1, r2
 8008962:	4618      	mov	r0, r3
 8008964:	f008 fc39 	bl	80111da <USB_ReadChInterrupts>
 8008968:	4603      	mov	r3, r0
 800896a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800896e:	2b40      	cmp	r3, #64	@ 0x40
 8008970:	d12f      	bne.n	80089d2 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8008972:	78fb      	ldrb	r3, [r7, #3]
 8008974:	015a      	lsls	r2, r3, #5
 8008976:	693b      	ldr	r3, [r7, #16]
 8008978:	4413      	add	r3, r2
 800897a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800897e:	461a      	mov	r2, r3
 8008980:	2340      	movs	r3, #64	@ 0x40
 8008982:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8008984:	78fa      	ldrb	r2, [r7, #3]
 8008986:	6879      	ldr	r1, [r7, #4]
 8008988:	4613      	mov	r3, r2
 800898a:	011b      	lsls	r3, r3, #4
 800898c:	1a9b      	subs	r3, r3, r2
 800898e:	009b      	lsls	r3, r3, #2
 8008990:	440b      	add	r3, r1
 8008992:	334d      	adds	r3, #77	@ 0x4d
 8008994:	2205      	movs	r2, #5
 8008996:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8008998:	78fa      	ldrb	r2, [r7, #3]
 800899a:	6879      	ldr	r1, [r7, #4]
 800899c:	4613      	mov	r3, r2
 800899e:	011b      	lsls	r3, r3, #4
 80089a0:	1a9b      	subs	r3, r3, r2
 80089a2:	009b      	lsls	r3, r3, #2
 80089a4:	440b      	add	r3, r1
 80089a6:	331a      	adds	r3, #26
 80089a8:	781b      	ldrb	r3, [r3, #0]
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d109      	bne.n	80089c2 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80089ae:	78fa      	ldrb	r2, [r7, #3]
 80089b0:	6879      	ldr	r1, [r7, #4]
 80089b2:	4613      	mov	r3, r2
 80089b4:	011b      	lsls	r3, r3, #4
 80089b6:	1a9b      	subs	r3, r3, r2
 80089b8:	009b      	lsls	r3, r3, #2
 80089ba:	440b      	add	r3, r1
 80089bc:	3344      	adds	r3, #68	@ 0x44
 80089be:	2200      	movs	r2, #0
 80089c0:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	78fa      	ldrb	r2, [r7, #3]
 80089c8:	4611      	mov	r1, r2
 80089ca:	4618      	mov	r0, r3
 80089cc:	f009 f9a3 	bl	8011d16 <USB_HC_Halt>
 80089d0:	e0b3      	b.n	8008b3a <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	78fa      	ldrb	r2, [r7, #3]
 80089d8:	4611      	mov	r1, r2
 80089da:	4618      	mov	r0, r3
 80089dc:	f008 fbfd 	bl	80111da <USB_ReadChInterrupts>
 80089e0:	4603      	mov	r3, r0
 80089e2:	f003 0310 	and.w	r3, r3, #16
 80089e6:	2b10      	cmp	r3, #16
 80089e8:	f040 80a7 	bne.w	8008b3a <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80089ec:	78fa      	ldrb	r2, [r7, #3]
 80089ee:	6879      	ldr	r1, [r7, #4]
 80089f0:	4613      	mov	r3, r2
 80089f2:	011b      	lsls	r3, r3, #4
 80089f4:	1a9b      	subs	r3, r3, r2
 80089f6:	009b      	lsls	r3, r3, #2
 80089f8:	440b      	add	r3, r1
 80089fa:	3326      	adds	r3, #38	@ 0x26
 80089fc:	781b      	ldrb	r3, [r3, #0]
 80089fe:	2b03      	cmp	r3, #3
 8008a00:	d11b      	bne.n	8008a3a <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8008a02:	78fa      	ldrb	r2, [r7, #3]
 8008a04:	6879      	ldr	r1, [r7, #4]
 8008a06:	4613      	mov	r3, r2
 8008a08:	011b      	lsls	r3, r3, #4
 8008a0a:	1a9b      	subs	r3, r3, r2
 8008a0c:	009b      	lsls	r3, r3, #2
 8008a0e:	440b      	add	r3, r1
 8008a10:	3344      	adds	r3, #68	@ 0x44
 8008a12:	2200      	movs	r2, #0
 8008a14:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8008a16:	78fa      	ldrb	r2, [r7, #3]
 8008a18:	6879      	ldr	r1, [r7, #4]
 8008a1a:	4613      	mov	r3, r2
 8008a1c:	011b      	lsls	r3, r3, #4
 8008a1e:	1a9b      	subs	r3, r3, r2
 8008a20:	009b      	lsls	r3, r3, #2
 8008a22:	440b      	add	r3, r1
 8008a24:	334d      	adds	r3, #77	@ 0x4d
 8008a26:	2204      	movs	r2, #4
 8008a28:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	78fa      	ldrb	r2, [r7, #3]
 8008a30:	4611      	mov	r1, r2
 8008a32:	4618      	mov	r0, r3
 8008a34:	f009 f96f 	bl	8011d16 <USB_HC_Halt>
 8008a38:	e03f      	b.n	8008aba <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008a3a:	78fa      	ldrb	r2, [r7, #3]
 8008a3c:	6879      	ldr	r1, [r7, #4]
 8008a3e:	4613      	mov	r3, r2
 8008a40:	011b      	lsls	r3, r3, #4
 8008a42:	1a9b      	subs	r3, r3, r2
 8008a44:	009b      	lsls	r3, r3, #2
 8008a46:	440b      	add	r3, r1
 8008a48:	3326      	adds	r3, #38	@ 0x26
 8008a4a:	781b      	ldrb	r3, [r3, #0]
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d00a      	beq.n	8008a66 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008a50:	78fa      	ldrb	r2, [r7, #3]
 8008a52:	6879      	ldr	r1, [r7, #4]
 8008a54:	4613      	mov	r3, r2
 8008a56:	011b      	lsls	r3, r3, #4
 8008a58:	1a9b      	subs	r3, r3, r2
 8008a5a:	009b      	lsls	r3, r3, #2
 8008a5c:	440b      	add	r3, r1
 8008a5e:	3326      	adds	r3, #38	@ 0x26
 8008a60:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008a62:	2b02      	cmp	r3, #2
 8008a64:	d129      	bne.n	8008aba <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8008a66:	78fa      	ldrb	r2, [r7, #3]
 8008a68:	6879      	ldr	r1, [r7, #4]
 8008a6a:	4613      	mov	r3, r2
 8008a6c:	011b      	lsls	r3, r3, #4
 8008a6e:	1a9b      	subs	r3, r3, r2
 8008a70:	009b      	lsls	r3, r3, #2
 8008a72:	440b      	add	r3, r1
 8008a74:	3344      	adds	r3, #68	@ 0x44
 8008a76:	2200      	movs	r2, #0
 8008a78:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	799b      	ldrb	r3, [r3, #6]
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d00a      	beq.n	8008a98 <HCD_HC_IN_IRQHandler+0xc2a>
 8008a82:	78fa      	ldrb	r2, [r7, #3]
 8008a84:	6879      	ldr	r1, [r7, #4]
 8008a86:	4613      	mov	r3, r2
 8008a88:	011b      	lsls	r3, r3, #4
 8008a8a:	1a9b      	subs	r3, r3, r2
 8008a8c:	009b      	lsls	r3, r3, #2
 8008a8e:	440b      	add	r3, r1
 8008a90:	331b      	adds	r3, #27
 8008a92:	781b      	ldrb	r3, [r3, #0]
 8008a94:	2b01      	cmp	r3, #1
 8008a96:	d110      	bne.n	8008aba <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8008a98:	78fa      	ldrb	r2, [r7, #3]
 8008a9a:	6879      	ldr	r1, [r7, #4]
 8008a9c:	4613      	mov	r3, r2
 8008a9e:	011b      	lsls	r3, r3, #4
 8008aa0:	1a9b      	subs	r3, r3, r2
 8008aa2:	009b      	lsls	r3, r3, #2
 8008aa4:	440b      	add	r3, r1
 8008aa6:	334d      	adds	r3, #77	@ 0x4d
 8008aa8:	2204      	movs	r2, #4
 8008aaa:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	78fa      	ldrb	r2, [r7, #3]
 8008ab2:	4611      	mov	r1, r2
 8008ab4:	4618      	mov	r0, r3
 8008ab6:	f009 f92e 	bl	8011d16 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8008aba:	78fa      	ldrb	r2, [r7, #3]
 8008abc:	6879      	ldr	r1, [r7, #4]
 8008abe:	4613      	mov	r3, r2
 8008ac0:	011b      	lsls	r3, r3, #4
 8008ac2:	1a9b      	subs	r3, r3, r2
 8008ac4:	009b      	lsls	r3, r3, #2
 8008ac6:	440b      	add	r3, r1
 8008ac8:	331b      	adds	r3, #27
 8008aca:	781b      	ldrb	r3, [r3, #0]
 8008acc:	2b01      	cmp	r3, #1
 8008ace:	d129      	bne.n	8008b24 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8008ad0:	78fa      	ldrb	r2, [r7, #3]
 8008ad2:	6879      	ldr	r1, [r7, #4]
 8008ad4:	4613      	mov	r3, r2
 8008ad6:	011b      	lsls	r3, r3, #4
 8008ad8:	1a9b      	subs	r3, r3, r2
 8008ada:	009b      	lsls	r3, r3, #2
 8008adc:	440b      	add	r3, r1
 8008ade:	331b      	adds	r3, #27
 8008ae0:	2200      	movs	r2, #0
 8008ae2:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8008ae4:	78fb      	ldrb	r3, [r7, #3]
 8008ae6:	015a      	lsls	r2, r3, #5
 8008ae8:	693b      	ldr	r3, [r7, #16]
 8008aea:	4413      	add	r3, r2
 8008aec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008af0:	685b      	ldr	r3, [r3, #4]
 8008af2:	78fa      	ldrb	r2, [r7, #3]
 8008af4:	0151      	lsls	r1, r2, #5
 8008af6:	693a      	ldr	r2, [r7, #16]
 8008af8:	440a      	add	r2, r1
 8008afa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008afe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008b02:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8008b04:	78fb      	ldrb	r3, [r7, #3]
 8008b06:	015a      	lsls	r2, r3, #5
 8008b08:	693b      	ldr	r3, [r7, #16]
 8008b0a:	4413      	add	r3, r2
 8008b0c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b10:	68db      	ldr	r3, [r3, #12]
 8008b12:	78fa      	ldrb	r2, [r7, #3]
 8008b14:	0151      	lsls	r1, r2, #5
 8008b16:	693a      	ldr	r2, [r7, #16]
 8008b18:	440a      	add	r2, r1
 8008b1a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008b1e:	f043 0320 	orr.w	r3, r3, #32
 8008b22:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8008b24:	78fb      	ldrb	r3, [r7, #3]
 8008b26:	015a      	lsls	r2, r3, #5
 8008b28:	693b      	ldr	r3, [r7, #16]
 8008b2a:	4413      	add	r3, r2
 8008b2c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b30:	461a      	mov	r2, r3
 8008b32:	2310      	movs	r3, #16
 8008b34:	6093      	str	r3, [r2, #8]
 8008b36:	e000      	b.n	8008b3a <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8008b38:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8008b3a:	3718      	adds	r7, #24
 8008b3c:	46bd      	mov	sp, r7
 8008b3e:	bd80      	pop	{r7, pc}

08008b40 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8008b40:	b580      	push	{r7, lr}
 8008b42:	b086      	sub	sp, #24
 8008b44:	af00      	add	r7, sp, #0
 8008b46:	6078      	str	r0, [r7, #4]
 8008b48:	460b      	mov	r3, r1
 8008b4a:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b52:	697b      	ldr	r3, [r7, #20]
 8008b54:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	78fa      	ldrb	r2, [r7, #3]
 8008b5c:	4611      	mov	r1, r2
 8008b5e:	4618      	mov	r0, r3
 8008b60:	f008 fb3b 	bl	80111da <USB_ReadChInterrupts>
 8008b64:	4603      	mov	r3, r0
 8008b66:	f003 0304 	and.w	r3, r3, #4
 8008b6a:	2b04      	cmp	r3, #4
 8008b6c:	d11b      	bne.n	8008ba6 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8008b6e:	78fb      	ldrb	r3, [r7, #3]
 8008b70:	015a      	lsls	r2, r3, #5
 8008b72:	693b      	ldr	r3, [r7, #16]
 8008b74:	4413      	add	r3, r2
 8008b76:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b7a:	461a      	mov	r2, r3
 8008b7c:	2304      	movs	r3, #4
 8008b7e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8008b80:	78fa      	ldrb	r2, [r7, #3]
 8008b82:	6879      	ldr	r1, [r7, #4]
 8008b84:	4613      	mov	r3, r2
 8008b86:	011b      	lsls	r3, r3, #4
 8008b88:	1a9b      	subs	r3, r3, r2
 8008b8a:	009b      	lsls	r3, r3, #2
 8008b8c:	440b      	add	r3, r1
 8008b8e:	334d      	adds	r3, #77	@ 0x4d
 8008b90:	2207      	movs	r2, #7
 8008b92:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	78fa      	ldrb	r2, [r7, #3]
 8008b9a:	4611      	mov	r1, r2
 8008b9c:	4618      	mov	r0, r3
 8008b9e:	f009 f8ba 	bl	8011d16 <USB_HC_Halt>
 8008ba2:	f000 bc89 	b.w	80094b8 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	78fa      	ldrb	r2, [r7, #3]
 8008bac:	4611      	mov	r1, r2
 8008bae:	4618      	mov	r0, r3
 8008bb0:	f008 fb13 	bl	80111da <USB_ReadChInterrupts>
 8008bb4:	4603      	mov	r3, r0
 8008bb6:	f003 0320 	and.w	r3, r3, #32
 8008bba:	2b20      	cmp	r3, #32
 8008bbc:	f040 8082 	bne.w	8008cc4 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8008bc0:	78fb      	ldrb	r3, [r7, #3]
 8008bc2:	015a      	lsls	r2, r3, #5
 8008bc4:	693b      	ldr	r3, [r7, #16]
 8008bc6:	4413      	add	r3, r2
 8008bc8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008bcc:	461a      	mov	r2, r3
 8008bce:	2320      	movs	r3, #32
 8008bd0:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8008bd2:	78fa      	ldrb	r2, [r7, #3]
 8008bd4:	6879      	ldr	r1, [r7, #4]
 8008bd6:	4613      	mov	r3, r2
 8008bd8:	011b      	lsls	r3, r3, #4
 8008bda:	1a9b      	subs	r3, r3, r2
 8008bdc:	009b      	lsls	r3, r3, #2
 8008bde:	440b      	add	r3, r1
 8008be0:	3319      	adds	r3, #25
 8008be2:	781b      	ldrb	r3, [r3, #0]
 8008be4:	2b01      	cmp	r3, #1
 8008be6:	d124      	bne.n	8008c32 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8008be8:	78fa      	ldrb	r2, [r7, #3]
 8008bea:	6879      	ldr	r1, [r7, #4]
 8008bec:	4613      	mov	r3, r2
 8008bee:	011b      	lsls	r3, r3, #4
 8008bf0:	1a9b      	subs	r3, r3, r2
 8008bf2:	009b      	lsls	r3, r3, #2
 8008bf4:	440b      	add	r3, r1
 8008bf6:	3319      	adds	r3, #25
 8008bf8:	2200      	movs	r2, #0
 8008bfa:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008bfc:	78fa      	ldrb	r2, [r7, #3]
 8008bfe:	6879      	ldr	r1, [r7, #4]
 8008c00:	4613      	mov	r3, r2
 8008c02:	011b      	lsls	r3, r3, #4
 8008c04:	1a9b      	subs	r3, r3, r2
 8008c06:	009b      	lsls	r3, r3, #2
 8008c08:	440b      	add	r3, r1
 8008c0a:	334c      	adds	r3, #76	@ 0x4c
 8008c0c:	2202      	movs	r2, #2
 8008c0e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8008c10:	78fa      	ldrb	r2, [r7, #3]
 8008c12:	6879      	ldr	r1, [r7, #4]
 8008c14:	4613      	mov	r3, r2
 8008c16:	011b      	lsls	r3, r3, #4
 8008c18:	1a9b      	subs	r3, r3, r2
 8008c1a:	009b      	lsls	r3, r3, #2
 8008c1c:	440b      	add	r3, r1
 8008c1e:	334d      	adds	r3, #77	@ 0x4d
 8008c20:	2203      	movs	r2, #3
 8008c22:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	78fa      	ldrb	r2, [r7, #3]
 8008c2a:	4611      	mov	r1, r2
 8008c2c:	4618      	mov	r0, r3
 8008c2e:	f009 f872 	bl	8011d16 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8008c32:	78fa      	ldrb	r2, [r7, #3]
 8008c34:	6879      	ldr	r1, [r7, #4]
 8008c36:	4613      	mov	r3, r2
 8008c38:	011b      	lsls	r3, r3, #4
 8008c3a:	1a9b      	subs	r3, r3, r2
 8008c3c:	009b      	lsls	r3, r3, #2
 8008c3e:	440b      	add	r3, r1
 8008c40:	331a      	adds	r3, #26
 8008c42:	781b      	ldrb	r3, [r3, #0]
 8008c44:	2b01      	cmp	r3, #1
 8008c46:	f040 8437 	bne.w	80094b8 <HCD_HC_OUT_IRQHandler+0x978>
 8008c4a:	78fa      	ldrb	r2, [r7, #3]
 8008c4c:	6879      	ldr	r1, [r7, #4]
 8008c4e:	4613      	mov	r3, r2
 8008c50:	011b      	lsls	r3, r3, #4
 8008c52:	1a9b      	subs	r3, r3, r2
 8008c54:	009b      	lsls	r3, r3, #2
 8008c56:	440b      	add	r3, r1
 8008c58:	331b      	adds	r3, #27
 8008c5a:	781b      	ldrb	r3, [r3, #0]
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	f040 842b 	bne.w	80094b8 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8008c62:	78fa      	ldrb	r2, [r7, #3]
 8008c64:	6879      	ldr	r1, [r7, #4]
 8008c66:	4613      	mov	r3, r2
 8008c68:	011b      	lsls	r3, r3, #4
 8008c6a:	1a9b      	subs	r3, r3, r2
 8008c6c:	009b      	lsls	r3, r3, #2
 8008c6e:	440b      	add	r3, r1
 8008c70:	3326      	adds	r3, #38	@ 0x26
 8008c72:	781b      	ldrb	r3, [r3, #0]
 8008c74:	2b01      	cmp	r3, #1
 8008c76:	d009      	beq.n	8008c8c <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8008c78:	78fa      	ldrb	r2, [r7, #3]
 8008c7a:	6879      	ldr	r1, [r7, #4]
 8008c7c:	4613      	mov	r3, r2
 8008c7e:	011b      	lsls	r3, r3, #4
 8008c80:	1a9b      	subs	r3, r3, r2
 8008c82:	009b      	lsls	r3, r3, #2
 8008c84:	440b      	add	r3, r1
 8008c86:	331b      	adds	r3, #27
 8008c88:	2201      	movs	r2, #1
 8008c8a:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8008c8c:	78fa      	ldrb	r2, [r7, #3]
 8008c8e:	6879      	ldr	r1, [r7, #4]
 8008c90:	4613      	mov	r3, r2
 8008c92:	011b      	lsls	r3, r3, #4
 8008c94:	1a9b      	subs	r3, r3, r2
 8008c96:	009b      	lsls	r3, r3, #2
 8008c98:	440b      	add	r3, r1
 8008c9a:	334d      	adds	r3, #77	@ 0x4d
 8008c9c:	2203      	movs	r2, #3
 8008c9e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	78fa      	ldrb	r2, [r7, #3]
 8008ca6:	4611      	mov	r1, r2
 8008ca8:	4618      	mov	r0, r3
 8008caa:	f009 f834 	bl	8011d16 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8008cae:	78fa      	ldrb	r2, [r7, #3]
 8008cb0:	6879      	ldr	r1, [r7, #4]
 8008cb2:	4613      	mov	r3, r2
 8008cb4:	011b      	lsls	r3, r3, #4
 8008cb6:	1a9b      	subs	r3, r3, r2
 8008cb8:	009b      	lsls	r3, r3, #2
 8008cba:	440b      	add	r3, r1
 8008cbc:	3344      	adds	r3, #68	@ 0x44
 8008cbe:	2200      	movs	r2, #0
 8008cc0:	601a      	str	r2, [r3, #0]
 8008cc2:	e3f9      	b.n	80094b8 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	78fa      	ldrb	r2, [r7, #3]
 8008cca:	4611      	mov	r1, r2
 8008ccc:	4618      	mov	r0, r3
 8008cce:	f008 fa84 	bl	80111da <USB_ReadChInterrupts>
 8008cd2:	4603      	mov	r3, r0
 8008cd4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008cd8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008cdc:	d111      	bne.n	8008d02 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8008cde:	78fb      	ldrb	r3, [r7, #3]
 8008ce0:	015a      	lsls	r2, r3, #5
 8008ce2:	693b      	ldr	r3, [r7, #16]
 8008ce4:	4413      	add	r3, r2
 8008ce6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008cea:	461a      	mov	r2, r3
 8008cec:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008cf0:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	78fa      	ldrb	r2, [r7, #3]
 8008cf8:	4611      	mov	r1, r2
 8008cfa:	4618      	mov	r0, r3
 8008cfc:	f009 f80b 	bl	8011d16 <USB_HC_Halt>
 8008d00:	e3da      	b.n	80094b8 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	78fa      	ldrb	r2, [r7, #3]
 8008d08:	4611      	mov	r1, r2
 8008d0a:	4618      	mov	r0, r3
 8008d0c:	f008 fa65 	bl	80111da <USB_ReadChInterrupts>
 8008d10:	4603      	mov	r3, r0
 8008d12:	f003 0301 	and.w	r3, r3, #1
 8008d16:	2b01      	cmp	r3, #1
 8008d18:	d168      	bne.n	8008dec <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8008d1a:	78fa      	ldrb	r2, [r7, #3]
 8008d1c:	6879      	ldr	r1, [r7, #4]
 8008d1e:	4613      	mov	r3, r2
 8008d20:	011b      	lsls	r3, r3, #4
 8008d22:	1a9b      	subs	r3, r3, r2
 8008d24:	009b      	lsls	r3, r3, #2
 8008d26:	440b      	add	r3, r1
 8008d28:	3344      	adds	r3, #68	@ 0x44
 8008d2a:	2200      	movs	r2, #0
 8008d2c:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	78fa      	ldrb	r2, [r7, #3]
 8008d34:	4611      	mov	r1, r2
 8008d36:	4618      	mov	r0, r3
 8008d38:	f008 fa4f 	bl	80111da <USB_ReadChInterrupts>
 8008d3c:	4603      	mov	r3, r0
 8008d3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d42:	2b40      	cmp	r3, #64	@ 0x40
 8008d44:	d112      	bne.n	8008d6c <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8008d46:	78fa      	ldrb	r2, [r7, #3]
 8008d48:	6879      	ldr	r1, [r7, #4]
 8008d4a:	4613      	mov	r3, r2
 8008d4c:	011b      	lsls	r3, r3, #4
 8008d4e:	1a9b      	subs	r3, r3, r2
 8008d50:	009b      	lsls	r3, r3, #2
 8008d52:	440b      	add	r3, r1
 8008d54:	3319      	adds	r3, #25
 8008d56:	2201      	movs	r2, #1
 8008d58:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8008d5a:	78fb      	ldrb	r3, [r7, #3]
 8008d5c:	015a      	lsls	r2, r3, #5
 8008d5e:	693b      	ldr	r3, [r7, #16]
 8008d60:	4413      	add	r3, r2
 8008d62:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008d66:	461a      	mov	r2, r3
 8008d68:	2340      	movs	r3, #64	@ 0x40
 8008d6a:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8008d6c:	78fa      	ldrb	r2, [r7, #3]
 8008d6e:	6879      	ldr	r1, [r7, #4]
 8008d70:	4613      	mov	r3, r2
 8008d72:	011b      	lsls	r3, r3, #4
 8008d74:	1a9b      	subs	r3, r3, r2
 8008d76:	009b      	lsls	r3, r3, #2
 8008d78:	440b      	add	r3, r1
 8008d7a:	331b      	adds	r3, #27
 8008d7c:	781b      	ldrb	r3, [r3, #0]
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d019      	beq.n	8008db6 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8008d82:	78fa      	ldrb	r2, [r7, #3]
 8008d84:	6879      	ldr	r1, [r7, #4]
 8008d86:	4613      	mov	r3, r2
 8008d88:	011b      	lsls	r3, r3, #4
 8008d8a:	1a9b      	subs	r3, r3, r2
 8008d8c:	009b      	lsls	r3, r3, #2
 8008d8e:	440b      	add	r3, r1
 8008d90:	331b      	adds	r3, #27
 8008d92:	2200      	movs	r2, #0
 8008d94:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8008d96:	78fb      	ldrb	r3, [r7, #3]
 8008d98:	015a      	lsls	r2, r3, #5
 8008d9a:	693b      	ldr	r3, [r7, #16]
 8008d9c:	4413      	add	r3, r2
 8008d9e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008da2:	685b      	ldr	r3, [r3, #4]
 8008da4:	78fa      	ldrb	r2, [r7, #3]
 8008da6:	0151      	lsls	r1, r2, #5
 8008da8:	693a      	ldr	r2, [r7, #16]
 8008daa:	440a      	add	r2, r1
 8008dac:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008db0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008db4:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8008db6:	78fb      	ldrb	r3, [r7, #3]
 8008db8:	015a      	lsls	r2, r3, #5
 8008dba:	693b      	ldr	r3, [r7, #16]
 8008dbc:	4413      	add	r3, r2
 8008dbe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008dc2:	461a      	mov	r2, r3
 8008dc4:	2301      	movs	r3, #1
 8008dc6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8008dc8:	78fa      	ldrb	r2, [r7, #3]
 8008dca:	6879      	ldr	r1, [r7, #4]
 8008dcc:	4613      	mov	r3, r2
 8008dce:	011b      	lsls	r3, r3, #4
 8008dd0:	1a9b      	subs	r3, r3, r2
 8008dd2:	009b      	lsls	r3, r3, #2
 8008dd4:	440b      	add	r3, r1
 8008dd6:	334d      	adds	r3, #77	@ 0x4d
 8008dd8:	2201      	movs	r2, #1
 8008dda:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	78fa      	ldrb	r2, [r7, #3]
 8008de2:	4611      	mov	r1, r2
 8008de4:	4618      	mov	r0, r3
 8008de6:	f008 ff96 	bl	8011d16 <USB_HC_Halt>
 8008dea:	e365      	b.n	80094b8 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	78fa      	ldrb	r2, [r7, #3]
 8008df2:	4611      	mov	r1, r2
 8008df4:	4618      	mov	r0, r3
 8008df6:	f008 f9f0 	bl	80111da <USB_ReadChInterrupts>
 8008dfa:	4603      	mov	r3, r0
 8008dfc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e00:	2b40      	cmp	r3, #64	@ 0x40
 8008e02:	d139      	bne.n	8008e78 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8008e04:	78fa      	ldrb	r2, [r7, #3]
 8008e06:	6879      	ldr	r1, [r7, #4]
 8008e08:	4613      	mov	r3, r2
 8008e0a:	011b      	lsls	r3, r3, #4
 8008e0c:	1a9b      	subs	r3, r3, r2
 8008e0e:	009b      	lsls	r3, r3, #2
 8008e10:	440b      	add	r3, r1
 8008e12:	334d      	adds	r3, #77	@ 0x4d
 8008e14:	2205      	movs	r2, #5
 8008e16:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8008e18:	78fa      	ldrb	r2, [r7, #3]
 8008e1a:	6879      	ldr	r1, [r7, #4]
 8008e1c:	4613      	mov	r3, r2
 8008e1e:	011b      	lsls	r3, r3, #4
 8008e20:	1a9b      	subs	r3, r3, r2
 8008e22:	009b      	lsls	r3, r3, #2
 8008e24:	440b      	add	r3, r1
 8008e26:	331a      	adds	r3, #26
 8008e28:	781b      	ldrb	r3, [r3, #0]
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d109      	bne.n	8008e42 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8008e2e:	78fa      	ldrb	r2, [r7, #3]
 8008e30:	6879      	ldr	r1, [r7, #4]
 8008e32:	4613      	mov	r3, r2
 8008e34:	011b      	lsls	r3, r3, #4
 8008e36:	1a9b      	subs	r3, r3, r2
 8008e38:	009b      	lsls	r3, r3, #2
 8008e3a:	440b      	add	r3, r1
 8008e3c:	3319      	adds	r3, #25
 8008e3e:	2201      	movs	r2, #1
 8008e40:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8008e42:	78fa      	ldrb	r2, [r7, #3]
 8008e44:	6879      	ldr	r1, [r7, #4]
 8008e46:	4613      	mov	r3, r2
 8008e48:	011b      	lsls	r3, r3, #4
 8008e4a:	1a9b      	subs	r3, r3, r2
 8008e4c:	009b      	lsls	r3, r3, #2
 8008e4e:	440b      	add	r3, r1
 8008e50:	3344      	adds	r3, #68	@ 0x44
 8008e52:	2200      	movs	r2, #0
 8008e54:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	78fa      	ldrb	r2, [r7, #3]
 8008e5c:	4611      	mov	r1, r2
 8008e5e:	4618      	mov	r0, r3
 8008e60:	f008 ff59 	bl	8011d16 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8008e64:	78fb      	ldrb	r3, [r7, #3]
 8008e66:	015a      	lsls	r2, r3, #5
 8008e68:	693b      	ldr	r3, [r7, #16]
 8008e6a:	4413      	add	r3, r2
 8008e6c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008e70:	461a      	mov	r2, r3
 8008e72:	2340      	movs	r3, #64	@ 0x40
 8008e74:	6093      	str	r3, [r2, #8]
 8008e76:	e31f      	b.n	80094b8 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	78fa      	ldrb	r2, [r7, #3]
 8008e7e:	4611      	mov	r1, r2
 8008e80:	4618      	mov	r0, r3
 8008e82:	f008 f9aa 	bl	80111da <USB_ReadChInterrupts>
 8008e86:	4603      	mov	r3, r0
 8008e88:	f003 0308 	and.w	r3, r3, #8
 8008e8c:	2b08      	cmp	r3, #8
 8008e8e:	d11a      	bne.n	8008ec6 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8008e90:	78fb      	ldrb	r3, [r7, #3]
 8008e92:	015a      	lsls	r2, r3, #5
 8008e94:	693b      	ldr	r3, [r7, #16]
 8008e96:	4413      	add	r3, r2
 8008e98:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008e9c:	461a      	mov	r2, r3
 8008e9e:	2308      	movs	r3, #8
 8008ea0:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8008ea2:	78fa      	ldrb	r2, [r7, #3]
 8008ea4:	6879      	ldr	r1, [r7, #4]
 8008ea6:	4613      	mov	r3, r2
 8008ea8:	011b      	lsls	r3, r3, #4
 8008eaa:	1a9b      	subs	r3, r3, r2
 8008eac:	009b      	lsls	r3, r3, #2
 8008eae:	440b      	add	r3, r1
 8008eb0:	334d      	adds	r3, #77	@ 0x4d
 8008eb2:	2206      	movs	r2, #6
 8008eb4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	78fa      	ldrb	r2, [r7, #3]
 8008ebc:	4611      	mov	r1, r2
 8008ebe:	4618      	mov	r0, r3
 8008ec0:	f008 ff29 	bl	8011d16 <USB_HC_Halt>
 8008ec4:	e2f8      	b.n	80094b8 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	78fa      	ldrb	r2, [r7, #3]
 8008ecc:	4611      	mov	r1, r2
 8008ece:	4618      	mov	r0, r3
 8008ed0:	f008 f983 	bl	80111da <USB_ReadChInterrupts>
 8008ed4:	4603      	mov	r3, r0
 8008ed6:	f003 0310 	and.w	r3, r3, #16
 8008eda:	2b10      	cmp	r3, #16
 8008edc:	d144      	bne.n	8008f68 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8008ede:	78fa      	ldrb	r2, [r7, #3]
 8008ee0:	6879      	ldr	r1, [r7, #4]
 8008ee2:	4613      	mov	r3, r2
 8008ee4:	011b      	lsls	r3, r3, #4
 8008ee6:	1a9b      	subs	r3, r3, r2
 8008ee8:	009b      	lsls	r3, r3, #2
 8008eea:	440b      	add	r3, r1
 8008eec:	3344      	adds	r3, #68	@ 0x44
 8008eee:	2200      	movs	r2, #0
 8008ef0:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8008ef2:	78fa      	ldrb	r2, [r7, #3]
 8008ef4:	6879      	ldr	r1, [r7, #4]
 8008ef6:	4613      	mov	r3, r2
 8008ef8:	011b      	lsls	r3, r3, #4
 8008efa:	1a9b      	subs	r3, r3, r2
 8008efc:	009b      	lsls	r3, r3, #2
 8008efe:	440b      	add	r3, r1
 8008f00:	334d      	adds	r3, #77	@ 0x4d
 8008f02:	2204      	movs	r2, #4
 8008f04:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8008f06:	78fa      	ldrb	r2, [r7, #3]
 8008f08:	6879      	ldr	r1, [r7, #4]
 8008f0a:	4613      	mov	r3, r2
 8008f0c:	011b      	lsls	r3, r3, #4
 8008f0e:	1a9b      	subs	r3, r3, r2
 8008f10:	009b      	lsls	r3, r3, #2
 8008f12:	440b      	add	r3, r1
 8008f14:	3319      	adds	r3, #25
 8008f16:	781b      	ldrb	r3, [r3, #0]
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d114      	bne.n	8008f46 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8008f1c:	78fa      	ldrb	r2, [r7, #3]
 8008f1e:	6879      	ldr	r1, [r7, #4]
 8008f20:	4613      	mov	r3, r2
 8008f22:	011b      	lsls	r3, r3, #4
 8008f24:	1a9b      	subs	r3, r3, r2
 8008f26:	009b      	lsls	r3, r3, #2
 8008f28:	440b      	add	r3, r1
 8008f2a:	3318      	adds	r3, #24
 8008f2c:	781b      	ldrb	r3, [r3, #0]
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d109      	bne.n	8008f46 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8008f32:	78fa      	ldrb	r2, [r7, #3]
 8008f34:	6879      	ldr	r1, [r7, #4]
 8008f36:	4613      	mov	r3, r2
 8008f38:	011b      	lsls	r3, r3, #4
 8008f3a:	1a9b      	subs	r3, r3, r2
 8008f3c:	009b      	lsls	r3, r3, #2
 8008f3e:	440b      	add	r3, r1
 8008f40:	3319      	adds	r3, #25
 8008f42:	2201      	movs	r2, #1
 8008f44:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	78fa      	ldrb	r2, [r7, #3]
 8008f4c:	4611      	mov	r1, r2
 8008f4e:	4618      	mov	r0, r3
 8008f50:	f008 fee1 	bl	8011d16 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8008f54:	78fb      	ldrb	r3, [r7, #3]
 8008f56:	015a      	lsls	r2, r3, #5
 8008f58:	693b      	ldr	r3, [r7, #16]
 8008f5a:	4413      	add	r3, r2
 8008f5c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f60:	461a      	mov	r2, r3
 8008f62:	2310      	movs	r3, #16
 8008f64:	6093      	str	r3, [r2, #8]
 8008f66:	e2a7      	b.n	80094b8 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	78fa      	ldrb	r2, [r7, #3]
 8008f6e:	4611      	mov	r1, r2
 8008f70:	4618      	mov	r0, r3
 8008f72:	f008 f932 	bl	80111da <USB_ReadChInterrupts>
 8008f76:	4603      	mov	r3, r0
 8008f78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f7c:	2b80      	cmp	r3, #128	@ 0x80
 8008f7e:	f040 8083 	bne.w	8009088 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	799b      	ldrb	r3, [r3, #6]
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d111      	bne.n	8008fae <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8008f8a:	78fa      	ldrb	r2, [r7, #3]
 8008f8c:	6879      	ldr	r1, [r7, #4]
 8008f8e:	4613      	mov	r3, r2
 8008f90:	011b      	lsls	r3, r3, #4
 8008f92:	1a9b      	subs	r3, r3, r2
 8008f94:	009b      	lsls	r3, r3, #2
 8008f96:	440b      	add	r3, r1
 8008f98:	334d      	adds	r3, #77	@ 0x4d
 8008f9a:	2207      	movs	r2, #7
 8008f9c:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	78fa      	ldrb	r2, [r7, #3]
 8008fa4:	4611      	mov	r1, r2
 8008fa6:	4618      	mov	r0, r3
 8008fa8:	f008 feb5 	bl	8011d16 <USB_HC_Halt>
 8008fac:	e062      	b.n	8009074 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8008fae:	78fa      	ldrb	r2, [r7, #3]
 8008fb0:	6879      	ldr	r1, [r7, #4]
 8008fb2:	4613      	mov	r3, r2
 8008fb4:	011b      	lsls	r3, r3, #4
 8008fb6:	1a9b      	subs	r3, r3, r2
 8008fb8:	009b      	lsls	r3, r3, #2
 8008fba:	440b      	add	r3, r1
 8008fbc:	3344      	adds	r3, #68	@ 0x44
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	1c59      	adds	r1, r3, #1
 8008fc2:	6878      	ldr	r0, [r7, #4]
 8008fc4:	4613      	mov	r3, r2
 8008fc6:	011b      	lsls	r3, r3, #4
 8008fc8:	1a9b      	subs	r3, r3, r2
 8008fca:	009b      	lsls	r3, r3, #2
 8008fcc:	4403      	add	r3, r0
 8008fce:	3344      	adds	r3, #68	@ 0x44
 8008fd0:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8008fd2:	78fa      	ldrb	r2, [r7, #3]
 8008fd4:	6879      	ldr	r1, [r7, #4]
 8008fd6:	4613      	mov	r3, r2
 8008fd8:	011b      	lsls	r3, r3, #4
 8008fda:	1a9b      	subs	r3, r3, r2
 8008fdc:	009b      	lsls	r3, r3, #2
 8008fde:	440b      	add	r3, r1
 8008fe0:	3344      	adds	r3, #68	@ 0x44
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	2b02      	cmp	r3, #2
 8008fe6:	d922      	bls.n	800902e <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8008fe8:	78fa      	ldrb	r2, [r7, #3]
 8008fea:	6879      	ldr	r1, [r7, #4]
 8008fec:	4613      	mov	r3, r2
 8008fee:	011b      	lsls	r3, r3, #4
 8008ff0:	1a9b      	subs	r3, r3, r2
 8008ff2:	009b      	lsls	r3, r3, #2
 8008ff4:	440b      	add	r3, r1
 8008ff6:	3344      	adds	r3, #68	@ 0x44
 8008ff8:	2200      	movs	r2, #0
 8008ffa:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8008ffc:	78fa      	ldrb	r2, [r7, #3]
 8008ffe:	6879      	ldr	r1, [r7, #4]
 8009000:	4613      	mov	r3, r2
 8009002:	011b      	lsls	r3, r3, #4
 8009004:	1a9b      	subs	r3, r3, r2
 8009006:	009b      	lsls	r3, r3, #2
 8009008:	440b      	add	r3, r1
 800900a:	334c      	adds	r3, #76	@ 0x4c
 800900c:	2204      	movs	r2, #4
 800900e:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8009010:	78fa      	ldrb	r2, [r7, #3]
 8009012:	6879      	ldr	r1, [r7, #4]
 8009014:	4613      	mov	r3, r2
 8009016:	011b      	lsls	r3, r3, #4
 8009018:	1a9b      	subs	r3, r3, r2
 800901a:	009b      	lsls	r3, r3, #2
 800901c:	440b      	add	r3, r1
 800901e:	334c      	adds	r3, #76	@ 0x4c
 8009020:	781a      	ldrb	r2, [r3, #0]
 8009022:	78fb      	ldrb	r3, [r7, #3]
 8009024:	4619      	mov	r1, r3
 8009026:	6878      	ldr	r0, [r7, #4]
 8009028:	f00e f950 	bl	80172cc <HAL_HCD_HC_NotifyURBChange_Callback>
 800902c:	e022      	b.n	8009074 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800902e:	78fa      	ldrb	r2, [r7, #3]
 8009030:	6879      	ldr	r1, [r7, #4]
 8009032:	4613      	mov	r3, r2
 8009034:	011b      	lsls	r3, r3, #4
 8009036:	1a9b      	subs	r3, r3, r2
 8009038:	009b      	lsls	r3, r3, #2
 800903a:	440b      	add	r3, r1
 800903c:	334c      	adds	r3, #76	@ 0x4c
 800903e:	2202      	movs	r2, #2
 8009040:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8009042:	78fb      	ldrb	r3, [r7, #3]
 8009044:	015a      	lsls	r2, r3, #5
 8009046:	693b      	ldr	r3, [r7, #16]
 8009048:	4413      	add	r3, r2
 800904a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009058:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009060:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8009062:	78fb      	ldrb	r3, [r7, #3]
 8009064:	015a      	lsls	r2, r3, #5
 8009066:	693b      	ldr	r3, [r7, #16]
 8009068:	4413      	add	r3, r2
 800906a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800906e:	461a      	mov	r2, r3
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8009074:	78fb      	ldrb	r3, [r7, #3]
 8009076:	015a      	lsls	r2, r3, #5
 8009078:	693b      	ldr	r3, [r7, #16]
 800907a:	4413      	add	r3, r2
 800907c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009080:	461a      	mov	r2, r3
 8009082:	2380      	movs	r3, #128	@ 0x80
 8009084:	6093      	str	r3, [r2, #8]
 8009086:	e217      	b.n	80094b8 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	78fa      	ldrb	r2, [r7, #3]
 800908e:	4611      	mov	r1, r2
 8009090:	4618      	mov	r0, r3
 8009092:	f008 f8a2 	bl	80111da <USB_ReadChInterrupts>
 8009096:	4603      	mov	r3, r0
 8009098:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800909c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80090a0:	d11b      	bne.n	80090da <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80090a2:	78fa      	ldrb	r2, [r7, #3]
 80090a4:	6879      	ldr	r1, [r7, #4]
 80090a6:	4613      	mov	r3, r2
 80090a8:	011b      	lsls	r3, r3, #4
 80090aa:	1a9b      	subs	r3, r3, r2
 80090ac:	009b      	lsls	r3, r3, #2
 80090ae:	440b      	add	r3, r1
 80090b0:	334d      	adds	r3, #77	@ 0x4d
 80090b2:	2209      	movs	r2, #9
 80090b4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	78fa      	ldrb	r2, [r7, #3]
 80090bc:	4611      	mov	r1, r2
 80090be:	4618      	mov	r0, r3
 80090c0:	f008 fe29 	bl	8011d16 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80090c4:	78fb      	ldrb	r3, [r7, #3]
 80090c6:	015a      	lsls	r2, r3, #5
 80090c8:	693b      	ldr	r3, [r7, #16]
 80090ca:	4413      	add	r3, r2
 80090cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80090d0:	461a      	mov	r2, r3
 80090d2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80090d6:	6093      	str	r3, [r2, #8]
 80090d8:	e1ee      	b.n	80094b8 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	78fa      	ldrb	r2, [r7, #3]
 80090e0:	4611      	mov	r1, r2
 80090e2:	4618      	mov	r0, r3
 80090e4:	f008 f879 	bl	80111da <USB_ReadChInterrupts>
 80090e8:	4603      	mov	r3, r0
 80090ea:	f003 0302 	and.w	r3, r3, #2
 80090ee:	2b02      	cmp	r3, #2
 80090f0:	f040 81df 	bne.w	80094b2 <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80090f4:	78fb      	ldrb	r3, [r7, #3]
 80090f6:	015a      	lsls	r2, r3, #5
 80090f8:	693b      	ldr	r3, [r7, #16]
 80090fa:	4413      	add	r3, r2
 80090fc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009100:	461a      	mov	r2, r3
 8009102:	2302      	movs	r3, #2
 8009104:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8009106:	78fa      	ldrb	r2, [r7, #3]
 8009108:	6879      	ldr	r1, [r7, #4]
 800910a:	4613      	mov	r3, r2
 800910c:	011b      	lsls	r3, r3, #4
 800910e:	1a9b      	subs	r3, r3, r2
 8009110:	009b      	lsls	r3, r3, #2
 8009112:	440b      	add	r3, r1
 8009114:	334d      	adds	r3, #77	@ 0x4d
 8009116:	781b      	ldrb	r3, [r3, #0]
 8009118:	2b01      	cmp	r3, #1
 800911a:	f040 8093 	bne.w	8009244 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800911e:	78fa      	ldrb	r2, [r7, #3]
 8009120:	6879      	ldr	r1, [r7, #4]
 8009122:	4613      	mov	r3, r2
 8009124:	011b      	lsls	r3, r3, #4
 8009126:	1a9b      	subs	r3, r3, r2
 8009128:	009b      	lsls	r3, r3, #2
 800912a:	440b      	add	r3, r1
 800912c:	334d      	adds	r3, #77	@ 0x4d
 800912e:	2202      	movs	r2, #2
 8009130:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8009132:	78fa      	ldrb	r2, [r7, #3]
 8009134:	6879      	ldr	r1, [r7, #4]
 8009136:	4613      	mov	r3, r2
 8009138:	011b      	lsls	r3, r3, #4
 800913a:	1a9b      	subs	r3, r3, r2
 800913c:	009b      	lsls	r3, r3, #2
 800913e:	440b      	add	r3, r1
 8009140:	334c      	adds	r3, #76	@ 0x4c
 8009142:	2201      	movs	r2, #1
 8009144:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8009146:	78fa      	ldrb	r2, [r7, #3]
 8009148:	6879      	ldr	r1, [r7, #4]
 800914a:	4613      	mov	r3, r2
 800914c:	011b      	lsls	r3, r3, #4
 800914e:	1a9b      	subs	r3, r3, r2
 8009150:	009b      	lsls	r3, r3, #2
 8009152:	440b      	add	r3, r1
 8009154:	3326      	adds	r3, #38	@ 0x26
 8009156:	781b      	ldrb	r3, [r3, #0]
 8009158:	2b02      	cmp	r3, #2
 800915a:	d00b      	beq.n	8009174 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 800915c:	78fa      	ldrb	r2, [r7, #3]
 800915e:	6879      	ldr	r1, [r7, #4]
 8009160:	4613      	mov	r3, r2
 8009162:	011b      	lsls	r3, r3, #4
 8009164:	1a9b      	subs	r3, r3, r2
 8009166:	009b      	lsls	r3, r3, #2
 8009168:	440b      	add	r3, r1
 800916a:	3326      	adds	r3, #38	@ 0x26
 800916c:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 800916e:	2b03      	cmp	r3, #3
 8009170:	f040 8190 	bne.w	8009494 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	799b      	ldrb	r3, [r3, #6]
 8009178:	2b00      	cmp	r3, #0
 800917a:	d115      	bne.n	80091a8 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 800917c:	78fa      	ldrb	r2, [r7, #3]
 800917e:	6879      	ldr	r1, [r7, #4]
 8009180:	4613      	mov	r3, r2
 8009182:	011b      	lsls	r3, r3, #4
 8009184:	1a9b      	subs	r3, r3, r2
 8009186:	009b      	lsls	r3, r3, #2
 8009188:	440b      	add	r3, r1
 800918a:	333d      	adds	r3, #61	@ 0x3d
 800918c:	781b      	ldrb	r3, [r3, #0]
 800918e:	78fa      	ldrb	r2, [r7, #3]
 8009190:	f083 0301 	eor.w	r3, r3, #1
 8009194:	b2d8      	uxtb	r0, r3
 8009196:	6879      	ldr	r1, [r7, #4]
 8009198:	4613      	mov	r3, r2
 800919a:	011b      	lsls	r3, r3, #4
 800919c:	1a9b      	subs	r3, r3, r2
 800919e:	009b      	lsls	r3, r3, #2
 80091a0:	440b      	add	r3, r1
 80091a2:	333d      	adds	r3, #61	@ 0x3d
 80091a4:	4602      	mov	r2, r0
 80091a6:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	799b      	ldrb	r3, [r3, #6]
 80091ac:	2b01      	cmp	r3, #1
 80091ae:	f040 8171 	bne.w	8009494 <HCD_HC_OUT_IRQHandler+0x954>
 80091b2:	78fa      	ldrb	r2, [r7, #3]
 80091b4:	6879      	ldr	r1, [r7, #4]
 80091b6:	4613      	mov	r3, r2
 80091b8:	011b      	lsls	r3, r3, #4
 80091ba:	1a9b      	subs	r3, r3, r2
 80091bc:	009b      	lsls	r3, r3, #2
 80091be:	440b      	add	r3, r1
 80091c0:	3334      	adds	r3, #52	@ 0x34
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	f000 8165 	beq.w	8009494 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 80091ca:	78fa      	ldrb	r2, [r7, #3]
 80091cc:	6879      	ldr	r1, [r7, #4]
 80091ce:	4613      	mov	r3, r2
 80091d0:	011b      	lsls	r3, r3, #4
 80091d2:	1a9b      	subs	r3, r3, r2
 80091d4:	009b      	lsls	r3, r3, #2
 80091d6:	440b      	add	r3, r1
 80091d8:	3334      	adds	r3, #52	@ 0x34
 80091da:	6819      	ldr	r1, [r3, #0]
 80091dc:	78fa      	ldrb	r2, [r7, #3]
 80091de:	6878      	ldr	r0, [r7, #4]
 80091e0:	4613      	mov	r3, r2
 80091e2:	011b      	lsls	r3, r3, #4
 80091e4:	1a9b      	subs	r3, r3, r2
 80091e6:	009b      	lsls	r3, r3, #2
 80091e8:	4403      	add	r3, r0
 80091ea:	3328      	adds	r3, #40	@ 0x28
 80091ec:	881b      	ldrh	r3, [r3, #0]
 80091ee:	440b      	add	r3, r1
 80091f0:	1e59      	subs	r1, r3, #1
 80091f2:	78fa      	ldrb	r2, [r7, #3]
 80091f4:	6878      	ldr	r0, [r7, #4]
 80091f6:	4613      	mov	r3, r2
 80091f8:	011b      	lsls	r3, r3, #4
 80091fa:	1a9b      	subs	r3, r3, r2
 80091fc:	009b      	lsls	r3, r3, #2
 80091fe:	4403      	add	r3, r0
 8009200:	3328      	adds	r3, #40	@ 0x28
 8009202:	881b      	ldrh	r3, [r3, #0]
 8009204:	fbb1 f3f3 	udiv	r3, r1, r3
 8009208:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 800920a:	68bb      	ldr	r3, [r7, #8]
 800920c:	f003 0301 	and.w	r3, r3, #1
 8009210:	2b00      	cmp	r3, #0
 8009212:	f000 813f 	beq.w	8009494 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8009216:	78fa      	ldrb	r2, [r7, #3]
 8009218:	6879      	ldr	r1, [r7, #4]
 800921a:	4613      	mov	r3, r2
 800921c:	011b      	lsls	r3, r3, #4
 800921e:	1a9b      	subs	r3, r3, r2
 8009220:	009b      	lsls	r3, r3, #2
 8009222:	440b      	add	r3, r1
 8009224:	333d      	adds	r3, #61	@ 0x3d
 8009226:	781b      	ldrb	r3, [r3, #0]
 8009228:	78fa      	ldrb	r2, [r7, #3]
 800922a:	f083 0301 	eor.w	r3, r3, #1
 800922e:	b2d8      	uxtb	r0, r3
 8009230:	6879      	ldr	r1, [r7, #4]
 8009232:	4613      	mov	r3, r2
 8009234:	011b      	lsls	r3, r3, #4
 8009236:	1a9b      	subs	r3, r3, r2
 8009238:	009b      	lsls	r3, r3, #2
 800923a:	440b      	add	r3, r1
 800923c:	333d      	adds	r3, #61	@ 0x3d
 800923e:	4602      	mov	r2, r0
 8009240:	701a      	strb	r2, [r3, #0]
 8009242:	e127      	b.n	8009494 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8009244:	78fa      	ldrb	r2, [r7, #3]
 8009246:	6879      	ldr	r1, [r7, #4]
 8009248:	4613      	mov	r3, r2
 800924a:	011b      	lsls	r3, r3, #4
 800924c:	1a9b      	subs	r3, r3, r2
 800924e:	009b      	lsls	r3, r3, #2
 8009250:	440b      	add	r3, r1
 8009252:	334d      	adds	r3, #77	@ 0x4d
 8009254:	781b      	ldrb	r3, [r3, #0]
 8009256:	2b03      	cmp	r3, #3
 8009258:	d120      	bne.n	800929c <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800925a:	78fa      	ldrb	r2, [r7, #3]
 800925c:	6879      	ldr	r1, [r7, #4]
 800925e:	4613      	mov	r3, r2
 8009260:	011b      	lsls	r3, r3, #4
 8009262:	1a9b      	subs	r3, r3, r2
 8009264:	009b      	lsls	r3, r3, #2
 8009266:	440b      	add	r3, r1
 8009268:	334d      	adds	r3, #77	@ 0x4d
 800926a:	2202      	movs	r2, #2
 800926c:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800926e:	78fa      	ldrb	r2, [r7, #3]
 8009270:	6879      	ldr	r1, [r7, #4]
 8009272:	4613      	mov	r3, r2
 8009274:	011b      	lsls	r3, r3, #4
 8009276:	1a9b      	subs	r3, r3, r2
 8009278:	009b      	lsls	r3, r3, #2
 800927a:	440b      	add	r3, r1
 800927c:	331b      	adds	r3, #27
 800927e:	781b      	ldrb	r3, [r3, #0]
 8009280:	2b01      	cmp	r3, #1
 8009282:	f040 8107 	bne.w	8009494 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8009286:	78fa      	ldrb	r2, [r7, #3]
 8009288:	6879      	ldr	r1, [r7, #4]
 800928a:	4613      	mov	r3, r2
 800928c:	011b      	lsls	r3, r3, #4
 800928e:	1a9b      	subs	r3, r3, r2
 8009290:	009b      	lsls	r3, r3, #2
 8009292:	440b      	add	r3, r1
 8009294:	334c      	adds	r3, #76	@ 0x4c
 8009296:	2202      	movs	r2, #2
 8009298:	701a      	strb	r2, [r3, #0]
 800929a:	e0fb      	b.n	8009494 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 800929c:	78fa      	ldrb	r2, [r7, #3]
 800929e:	6879      	ldr	r1, [r7, #4]
 80092a0:	4613      	mov	r3, r2
 80092a2:	011b      	lsls	r3, r3, #4
 80092a4:	1a9b      	subs	r3, r3, r2
 80092a6:	009b      	lsls	r3, r3, #2
 80092a8:	440b      	add	r3, r1
 80092aa:	334d      	adds	r3, #77	@ 0x4d
 80092ac:	781b      	ldrb	r3, [r3, #0]
 80092ae:	2b04      	cmp	r3, #4
 80092b0:	d13a      	bne.n	8009328 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80092b2:	78fa      	ldrb	r2, [r7, #3]
 80092b4:	6879      	ldr	r1, [r7, #4]
 80092b6:	4613      	mov	r3, r2
 80092b8:	011b      	lsls	r3, r3, #4
 80092ba:	1a9b      	subs	r3, r3, r2
 80092bc:	009b      	lsls	r3, r3, #2
 80092be:	440b      	add	r3, r1
 80092c0:	334d      	adds	r3, #77	@ 0x4d
 80092c2:	2202      	movs	r2, #2
 80092c4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80092c6:	78fa      	ldrb	r2, [r7, #3]
 80092c8:	6879      	ldr	r1, [r7, #4]
 80092ca:	4613      	mov	r3, r2
 80092cc:	011b      	lsls	r3, r3, #4
 80092ce:	1a9b      	subs	r3, r3, r2
 80092d0:	009b      	lsls	r3, r3, #2
 80092d2:	440b      	add	r3, r1
 80092d4:	334c      	adds	r3, #76	@ 0x4c
 80092d6:	2202      	movs	r2, #2
 80092d8:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80092da:	78fa      	ldrb	r2, [r7, #3]
 80092dc:	6879      	ldr	r1, [r7, #4]
 80092de:	4613      	mov	r3, r2
 80092e0:	011b      	lsls	r3, r3, #4
 80092e2:	1a9b      	subs	r3, r3, r2
 80092e4:	009b      	lsls	r3, r3, #2
 80092e6:	440b      	add	r3, r1
 80092e8:	331b      	adds	r3, #27
 80092ea:	781b      	ldrb	r3, [r3, #0]
 80092ec:	2b01      	cmp	r3, #1
 80092ee:	f040 80d1 	bne.w	8009494 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 80092f2:	78fa      	ldrb	r2, [r7, #3]
 80092f4:	6879      	ldr	r1, [r7, #4]
 80092f6:	4613      	mov	r3, r2
 80092f8:	011b      	lsls	r3, r3, #4
 80092fa:	1a9b      	subs	r3, r3, r2
 80092fc:	009b      	lsls	r3, r3, #2
 80092fe:	440b      	add	r3, r1
 8009300:	331b      	adds	r3, #27
 8009302:	2200      	movs	r2, #0
 8009304:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8009306:	78fb      	ldrb	r3, [r7, #3]
 8009308:	015a      	lsls	r2, r3, #5
 800930a:	693b      	ldr	r3, [r7, #16]
 800930c:	4413      	add	r3, r2
 800930e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009312:	685b      	ldr	r3, [r3, #4]
 8009314:	78fa      	ldrb	r2, [r7, #3]
 8009316:	0151      	lsls	r1, r2, #5
 8009318:	693a      	ldr	r2, [r7, #16]
 800931a:	440a      	add	r2, r1
 800931c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009320:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009324:	6053      	str	r3, [r2, #4]
 8009326:	e0b5      	b.n	8009494 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8009328:	78fa      	ldrb	r2, [r7, #3]
 800932a:	6879      	ldr	r1, [r7, #4]
 800932c:	4613      	mov	r3, r2
 800932e:	011b      	lsls	r3, r3, #4
 8009330:	1a9b      	subs	r3, r3, r2
 8009332:	009b      	lsls	r3, r3, #2
 8009334:	440b      	add	r3, r1
 8009336:	334d      	adds	r3, #77	@ 0x4d
 8009338:	781b      	ldrb	r3, [r3, #0]
 800933a:	2b05      	cmp	r3, #5
 800933c:	d114      	bne.n	8009368 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800933e:	78fa      	ldrb	r2, [r7, #3]
 8009340:	6879      	ldr	r1, [r7, #4]
 8009342:	4613      	mov	r3, r2
 8009344:	011b      	lsls	r3, r3, #4
 8009346:	1a9b      	subs	r3, r3, r2
 8009348:	009b      	lsls	r3, r3, #2
 800934a:	440b      	add	r3, r1
 800934c:	334d      	adds	r3, #77	@ 0x4d
 800934e:	2202      	movs	r2, #2
 8009350:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8009352:	78fa      	ldrb	r2, [r7, #3]
 8009354:	6879      	ldr	r1, [r7, #4]
 8009356:	4613      	mov	r3, r2
 8009358:	011b      	lsls	r3, r3, #4
 800935a:	1a9b      	subs	r3, r3, r2
 800935c:	009b      	lsls	r3, r3, #2
 800935e:	440b      	add	r3, r1
 8009360:	334c      	adds	r3, #76	@ 0x4c
 8009362:	2202      	movs	r2, #2
 8009364:	701a      	strb	r2, [r3, #0]
 8009366:	e095      	b.n	8009494 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8009368:	78fa      	ldrb	r2, [r7, #3]
 800936a:	6879      	ldr	r1, [r7, #4]
 800936c:	4613      	mov	r3, r2
 800936e:	011b      	lsls	r3, r3, #4
 8009370:	1a9b      	subs	r3, r3, r2
 8009372:	009b      	lsls	r3, r3, #2
 8009374:	440b      	add	r3, r1
 8009376:	334d      	adds	r3, #77	@ 0x4d
 8009378:	781b      	ldrb	r3, [r3, #0]
 800937a:	2b06      	cmp	r3, #6
 800937c:	d114      	bne.n	80093a8 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800937e:	78fa      	ldrb	r2, [r7, #3]
 8009380:	6879      	ldr	r1, [r7, #4]
 8009382:	4613      	mov	r3, r2
 8009384:	011b      	lsls	r3, r3, #4
 8009386:	1a9b      	subs	r3, r3, r2
 8009388:	009b      	lsls	r3, r3, #2
 800938a:	440b      	add	r3, r1
 800938c:	334d      	adds	r3, #77	@ 0x4d
 800938e:	2202      	movs	r2, #2
 8009390:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8009392:	78fa      	ldrb	r2, [r7, #3]
 8009394:	6879      	ldr	r1, [r7, #4]
 8009396:	4613      	mov	r3, r2
 8009398:	011b      	lsls	r3, r3, #4
 800939a:	1a9b      	subs	r3, r3, r2
 800939c:	009b      	lsls	r3, r3, #2
 800939e:	440b      	add	r3, r1
 80093a0:	334c      	adds	r3, #76	@ 0x4c
 80093a2:	2205      	movs	r2, #5
 80093a4:	701a      	strb	r2, [r3, #0]
 80093a6:	e075      	b.n	8009494 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80093a8:	78fa      	ldrb	r2, [r7, #3]
 80093aa:	6879      	ldr	r1, [r7, #4]
 80093ac:	4613      	mov	r3, r2
 80093ae:	011b      	lsls	r3, r3, #4
 80093b0:	1a9b      	subs	r3, r3, r2
 80093b2:	009b      	lsls	r3, r3, #2
 80093b4:	440b      	add	r3, r1
 80093b6:	334d      	adds	r3, #77	@ 0x4d
 80093b8:	781b      	ldrb	r3, [r3, #0]
 80093ba:	2b07      	cmp	r3, #7
 80093bc:	d00a      	beq.n	80093d4 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80093be:	78fa      	ldrb	r2, [r7, #3]
 80093c0:	6879      	ldr	r1, [r7, #4]
 80093c2:	4613      	mov	r3, r2
 80093c4:	011b      	lsls	r3, r3, #4
 80093c6:	1a9b      	subs	r3, r3, r2
 80093c8:	009b      	lsls	r3, r3, #2
 80093ca:	440b      	add	r3, r1
 80093cc:	334d      	adds	r3, #77	@ 0x4d
 80093ce:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80093d0:	2b09      	cmp	r3, #9
 80093d2:	d170      	bne.n	80094b6 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80093d4:	78fa      	ldrb	r2, [r7, #3]
 80093d6:	6879      	ldr	r1, [r7, #4]
 80093d8:	4613      	mov	r3, r2
 80093da:	011b      	lsls	r3, r3, #4
 80093dc:	1a9b      	subs	r3, r3, r2
 80093de:	009b      	lsls	r3, r3, #2
 80093e0:	440b      	add	r3, r1
 80093e2:	334d      	adds	r3, #77	@ 0x4d
 80093e4:	2202      	movs	r2, #2
 80093e6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80093e8:	78fa      	ldrb	r2, [r7, #3]
 80093ea:	6879      	ldr	r1, [r7, #4]
 80093ec:	4613      	mov	r3, r2
 80093ee:	011b      	lsls	r3, r3, #4
 80093f0:	1a9b      	subs	r3, r3, r2
 80093f2:	009b      	lsls	r3, r3, #2
 80093f4:	440b      	add	r3, r1
 80093f6:	3344      	adds	r3, #68	@ 0x44
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	1c59      	adds	r1, r3, #1
 80093fc:	6878      	ldr	r0, [r7, #4]
 80093fe:	4613      	mov	r3, r2
 8009400:	011b      	lsls	r3, r3, #4
 8009402:	1a9b      	subs	r3, r3, r2
 8009404:	009b      	lsls	r3, r3, #2
 8009406:	4403      	add	r3, r0
 8009408:	3344      	adds	r3, #68	@ 0x44
 800940a:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800940c:	78fa      	ldrb	r2, [r7, #3]
 800940e:	6879      	ldr	r1, [r7, #4]
 8009410:	4613      	mov	r3, r2
 8009412:	011b      	lsls	r3, r3, #4
 8009414:	1a9b      	subs	r3, r3, r2
 8009416:	009b      	lsls	r3, r3, #2
 8009418:	440b      	add	r3, r1
 800941a:	3344      	adds	r3, #68	@ 0x44
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	2b02      	cmp	r3, #2
 8009420:	d914      	bls.n	800944c <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8009422:	78fa      	ldrb	r2, [r7, #3]
 8009424:	6879      	ldr	r1, [r7, #4]
 8009426:	4613      	mov	r3, r2
 8009428:	011b      	lsls	r3, r3, #4
 800942a:	1a9b      	subs	r3, r3, r2
 800942c:	009b      	lsls	r3, r3, #2
 800942e:	440b      	add	r3, r1
 8009430:	3344      	adds	r3, #68	@ 0x44
 8009432:	2200      	movs	r2, #0
 8009434:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8009436:	78fa      	ldrb	r2, [r7, #3]
 8009438:	6879      	ldr	r1, [r7, #4]
 800943a:	4613      	mov	r3, r2
 800943c:	011b      	lsls	r3, r3, #4
 800943e:	1a9b      	subs	r3, r3, r2
 8009440:	009b      	lsls	r3, r3, #2
 8009442:	440b      	add	r3, r1
 8009444:	334c      	adds	r3, #76	@ 0x4c
 8009446:	2204      	movs	r2, #4
 8009448:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800944a:	e022      	b.n	8009492 <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800944c:	78fa      	ldrb	r2, [r7, #3]
 800944e:	6879      	ldr	r1, [r7, #4]
 8009450:	4613      	mov	r3, r2
 8009452:	011b      	lsls	r3, r3, #4
 8009454:	1a9b      	subs	r3, r3, r2
 8009456:	009b      	lsls	r3, r3, #2
 8009458:	440b      	add	r3, r1
 800945a:	334c      	adds	r3, #76	@ 0x4c
 800945c:	2202      	movs	r2, #2
 800945e:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8009460:	78fb      	ldrb	r3, [r7, #3]
 8009462:	015a      	lsls	r2, r3, #5
 8009464:	693b      	ldr	r3, [r7, #16]
 8009466:	4413      	add	r3, r2
 8009468:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009476:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800947e:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8009480:	78fb      	ldrb	r3, [r7, #3]
 8009482:	015a      	lsls	r2, r3, #5
 8009484:	693b      	ldr	r3, [r7, #16]
 8009486:	4413      	add	r3, r2
 8009488:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800948c:	461a      	mov	r2, r3
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8009492:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8009494:	78fa      	ldrb	r2, [r7, #3]
 8009496:	6879      	ldr	r1, [r7, #4]
 8009498:	4613      	mov	r3, r2
 800949a:	011b      	lsls	r3, r3, #4
 800949c:	1a9b      	subs	r3, r3, r2
 800949e:	009b      	lsls	r3, r3, #2
 80094a0:	440b      	add	r3, r1
 80094a2:	334c      	adds	r3, #76	@ 0x4c
 80094a4:	781a      	ldrb	r2, [r3, #0]
 80094a6:	78fb      	ldrb	r3, [r7, #3]
 80094a8:	4619      	mov	r1, r3
 80094aa:	6878      	ldr	r0, [r7, #4]
 80094ac:	f00d ff0e 	bl	80172cc <HAL_HCD_HC_NotifyURBChange_Callback>
 80094b0:	e002      	b.n	80094b8 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 80094b2:	bf00      	nop
 80094b4:	e000      	b.n	80094b8 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 80094b6:	bf00      	nop
  }
}
 80094b8:	3718      	adds	r7, #24
 80094ba:	46bd      	mov	sp, r7
 80094bc:	bd80      	pop	{r7, pc}

080094be <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80094be:	b580      	push	{r7, lr}
 80094c0:	b08a      	sub	sp, #40	@ 0x28
 80094c2:	af00      	add	r7, sp, #0
 80094c4:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80094cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094ce:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	6a1b      	ldr	r3, [r3, #32]
 80094d6:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80094d8:	69fb      	ldr	r3, [r7, #28]
 80094da:	f003 030f 	and.w	r3, r3, #15
 80094de:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80094e0:	69fb      	ldr	r3, [r7, #28]
 80094e2:	0c5b      	lsrs	r3, r3, #17
 80094e4:	f003 030f 	and.w	r3, r3, #15
 80094e8:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 80094ea:	69fb      	ldr	r3, [r7, #28]
 80094ec:	091b      	lsrs	r3, r3, #4
 80094ee:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80094f2:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80094f4:	697b      	ldr	r3, [r7, #20]
 80094f6:	2b02      	cmp	r3, #2
 80094f8:	d004      	beq.n	8009504 <HCD_RXQLVL_IRQHandler+0x46>
 80094fa:	697b      	ldr	r3, [r7, #20]
 80094fc:	2b05      	cmp	r3, #5
 80094fe:	f000 80b6 	beq.w	800966e <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8009502:	e0b7      	b.n	8009674 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8009504:	693b      	ldr	r3, [r7, #16]
 8009506:	2b00      	cmp	r3, #0
 8009508:	f000 80b3 	beq.w	8009672 <HCD_RXQLVL_IRQHandler+0x1b4>
 800950c:	6879      	ldr	r1, [r7, #4]
 800950e:	69ba      	ldr	r2, [r7, #24]
 8009510:	4613      	mov	r3, r2
 8009512:	011b      	lsls	r3, r3, #4
 8009514:	1a9b      	subs	r3, r3, r2
 8009516:	009b      	lsls	r3, r3, #2
 8009518:	440b      	add	r3, r1
 800951a:	332c      	adds	r3, #44	@ 0x2c
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	2b00      	cmp	r3, #0
 8009520:	f000 80a7 	beq.w	8009672 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8009524:	6879      	ldr	r1, [r7, #4]
 8009526:	69ba      	ldr	r2, [r7, #24]
 8009528:	4613      	mov	r3, r2
 800952a:	011b      	lsls	r3, r3, #4
 800952c:	1a9b      	subs	r3, r3, r2
 800952e:	009b      	lsls	r3, r3, #2
 8009530:	440b      	add	r3, r1
 8009532:	3338      	adds	r3, #56	@ 0x38
 8009534:	681a      	ldr	r2, [r3, #0]
 8009536:	693b      	ldr	r3, [r7, #16]
 8009538:	18d1      	adds	r1, r2, r3
 800953a:	6878      	ldr	r0, [r7, #4]
 800953c:	69ba      	ldr	r2, [r7, #24]
 800953e:	4613      	mov	r3, r2
 8009540:	011b      	lsls	r3, r3, #4
 8009542:	1a9b      	subs	r3, r3, r2
 8009544:	009b      	lsls	r3, r3, #2
 8009546:	4403      	add	r3, r0
 8009548:	3334      	adds	r3, #52	@ 0x34
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	4299      	cmp	r1, r3
 800954e:	f200 8083 	bhi.w	8009658 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	6818      	ldr	r0, [r3, #0]
 8009556:	6879      	ldr	r1, [r7, #4]
 8009558:	69ba      	ldr	r2, [r7, #24]
 800955a:	4613      	mov	r3, r2
 800955c:	011b      	lsls	r3, r3, #4
 800955e:	1a9b      	subs	r3, r3, r2
 8009560:	009b      	lsls	r3, r3, #2
 8009562:	440b      	add	r3, r1
 8009564:	332c      	adds	r3, #44	@ 0x2c
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	693a      	ldr	r2, [r7, #16]
 800956a:	b292      	uxth	r2, r2
 800956c:	4619      	mov	r1, r3
 800956e:	f007 fdc9 	bl	8011104 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8009572:	6879      	ldr	r1, [r7, #4]
 8009574:	69ba      	ldr	r2, [r7, #24]
 8009576:	4613      	mov	r3, r2
 8009578:	011b      	lsls	r3, r3, #4
 800957a:	1a9b      	subs	r3, r3, r2
 800957c:	009b      	lsls	r3, r3, #2
 800957e:	440b      	add	r3, r1
 8009580:	332c      	adds	r3, #44	@ 0x2c
 8009582:	681a      	ldr	r2, [r3, #0]
 8009584:	693b      	ldr	r3, [r7, #16]
 8009586:	18d1      	adds	r1, r2, r3
 8009588:	6878      	ldr	r0, [r7, #4]
 800958a:	69ba      	ldr	r2, [r7, #24]
 800958c:	4613      	mov	r3, r2
 800958e:	011b      	lsls	r3, r3, #4
 8009590:	1a9b      	subs	r3, r3, r2
 8009592:	009b      	lsls	r3, r3, #2
 8009594:	4403      	add	r3, r0
 8009596:	332c      	adds	r3, #44	@ 0x2c
 8009598:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 800959a:	6879      	ldr	r1, [r7, #4]
 800959c:	69ba      	ldr	r2, [r7, #24]
 800959e:	4613      	mov	r3, r2
 80095a0:	011b      	lsls	r3, r3, #4
 80095a2:	1a9b      	subs	r3, r3, r2
 80095a4:	009b      	lsls	r3, r3, #2
 80095a6:	440b      	add	r3, r1
 80095a8:	3338      	adds	r3, #56	@ 0x38
 80095aa:	681a      	ldr	r2, [r3, #0]
 80095ac:	693b      	ldr	r3, [r7, #16]
 80095ae:	18d1      	adds	r1, r2, r3
 80095b0:	6878      	ldr	r0, [r7, #4]
 80095b2:	69ba      	ldr	r2, [r7, #24]
 80095b4:	4613      	mov	r3, r2
 80095b6:	011b      	lsls	r3, r3, #4
 80095b8:	1a9b      	subs	r3, r3, r2
 80095ba:	009b      	lsls	r3, r3, #2
 80095bc:	4403      	add	r3, r0
 80095be:	3338      	adds	r3, #56	@ 0x38
 80095c0:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 80095c2:	69bb      	ldr	r3, [r7, #24]
 80095c4:	015a      	lsls	r2, r3, #5
 80095c6:	6a3b      	ldr	r3, [r7, #32]
 80095c8:	4413      	add	r3, r2
 80095ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80095ce:	691b      	ldr	r3, [r3, #16]
 80095d0:	0cdb      	lsrs	r3, r3, #19
 80095d2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80095d6:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 80095d8:	6879      	ldr	r1, [r7, #4]
 80095da:	69ba      	ldr	r2, [r7, #24]
 80095dc:	4613      	mov	r3, r2
 80095de:	011b      	lsls	r3, r3, #4
 80095e0:	1a9b      	subs	r3, r3, r2
 80095e2:	009b      	lsls	r3, r3, #2
 80095e4:	440b      	add	r3, r1
 80095e6:	3328      	adds	r3, #40	@ 0x28
 80095e8:	881b      	ldrh	r3, [r3, #0]
 80095ea:	461a      	mov	r2, r3
 80095ec:	693b      	ldr	r3, [r7, #16]
 80095ee:	4293      	cmp	r3, r2
 80095f0:	d13f      	bne.n	8009672 <HCD_RXQLVL_IRQHandler+0x1b4>
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d03c      	beq.n	8009672 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 80095f8:	69bb      	ldr	r3, [r7, #24]
 80095fa:	015a      	lsls	r2, r3, #5
 80095fc:	6a3b      	ldr	r3, [r7, #32]
 80095fe:	4413      	add	r3, r2
 8009600:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009608:	68bb      	ldr	r3, [r7, #8]
 800960a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800960e:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009610:	68bb      	ldr	r3, [r7, #8]
 8009612:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009616:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8009618:	69bb      	ldr	r3, [r7, #24]
 800961a:	015a      	lsls	r2, r3, #5
 800961c:	6a3b      	ldr	r3, [r7, #32]
 800961e:	4413      	add	r3, r2
 8009620:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009624:	461a      	mov	r2, r3
 8009626:	68bb      	ldr	r3, [r7, #8]
 8009628:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 800962a:	6879      	ldr	r1, [r7, #4]
 800962c:	69ba      	ldr	r2, [r7, #24]
 800962e:	4613      	mov	r3, r2
 8009630:	011b      	lsls	r3, r3, #4
 8009632:	1a9b      	subs	r3, r3, r2
 8009634:	009b      	lsls	r3, r3, #2
 8009636:	440b      	add	r3, r1
 8009638:	333c      	adds	r3, #60	@ 0x3c
 800963a:	781b      	ldrb	r3, [r3, #0]
 800963c:	f083 0301 	eor.w	r3, r3, #1
 8009640:	b2d8      	uxtb	r0, r3
 8009642:	6879      	ldr	r1, [r7, #4]
 8009644:	69ba      	ldr	r2, [r7, #24]
 8009646:	4613      	mov	r3, r2
 8009648:	011b      	lsls	r3, r3, #4
 800964a:	1a9b      	subs	r3, r3, r2
 800964c:	009b      	lsls	r3, r3, #2
 800964e:	440b      	add	r3, r1
 8009650:	333c      	adds	r3, #60	@ 0x3c
 8009652:	4602      	mov	r2, r0
 8009654:	701a      	strb	r2, [r3, #0]
      break;
 8009656:	e00c      	b.n	8009672 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8009658:	6879      	ldr	r1, [r7, #4]
 800965a:	69ba      	ldr	r2, [r7, #24]
 800965c:	4613      	mov	r3, r2
 800965e:	011b      	lsls	r3, r3, #4
 8009660:	1a9b      	subs	r3, r3, r2
 8009662:	009b      	lsls	r3, r3, #2
 8009664:	440b      	add	r3, r1
 8009666:	334c      	adds	r3, #76	@ 0x4c
 8009668:	2204      	movs	r2, #4
 800966a:	701a      	strb	r2, [r3, #0]
      break;
 800966c:	e001      	b.n	8009672 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 800966e:	bf00      	nop
 8009670:	e000      	b.n	8009674 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8009672:	bf00      	nop
  }
}
 8009674:	bf00      	nop
 8009676:	3728      	adds	r7, #40	@ 0x28
 8009678:	46bd      	mov	sp, r7
 800967a:	bd80      	pop	{r7, pc}

0800967c <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800967c:	b580      	push	{r7, lr}
 800967e:	b086      	sub	sp, #24
 8009680:	af00      	add	r7, sp, #0
 8009682:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800968a:	697b      	ldr	r3, [r7, #20]
 800968c:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 800968e:	693b      	ldr	r3, [r7, #16]
 8009690:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8009698:	693b      	ldr	r3, [r7, #16]
 800969a:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80096a2:	68bb      	ldr	r3, [r7, #8]
 80096a4:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80096a8:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	f003 0302 	and.w	r3, r3, #2
 80096b0:	2b02      	cmp	r3, #2
 80096b2:	d10b      	bne.n	80096cc <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	f003 0301 	and.w	r3, r3, #1
 80096ba:	2b01      	cmp	r3, #1
 80096bc:	d102      	bne.n	80096c4 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 80096be:	6878      	ldr	r0, [r7, #4]
 80096c0:	f00d fde8 	bl	8017294 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 80096c4:	68bb      	ldr	r3, [r7, #8]
 80096c6:	f043 0302 	orr.w	r3, r3, #2
 80096ca:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	f003 0308 	and.w	r3, r3, #8
 80096d2:	2b08      	cmp	r3, #8
 80096d4:	d132      	bne.n	800973c <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80096d6:	68bb      	ldr	r3, [r7, #8]
 80096d8:	f043 0308 	orr.w	r3, r3, #8
 80096dc:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	f003 0304 	and.w	r3, r3, #4
 80096e4:	2b04      	cmp	r3, #4
 80096e6:	d126      	bne.n	8009736 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	7a5b      	ldrb	r3, [r3, #9]
 80096ec:	2b02      	cmp	r3, #2
 80096ee:	d113      	bne.n	8009718 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 80096f6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80096fa:	d106      	bne.n	800970a <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	2102      	movs	r1, #2
 8009702:	4618      	mov	r0, r3
 8009704:	f007 fe88 	bl	8011418 <USB_InitFSLSPClkSel>
 8009708:	e011      	b.n	800972e <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	2101      	movs	r1, #1
 8009710:	4618      	mov	r0, r3
 8009712:	f007 fe81 	bl	8011418 <USB_InitFSLSPClkSel>
 8009716:	e00a      	b.n	800972e <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	79db      	ldrb	r3, [r3, #7]
 800971c:	2b01      	cmp	r3, #1
 800971e:	d106      	bne.n	800972e <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8009720:	693b      	ldr	r3, [r7, #16]
 8009722:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009726:	461a      	mov	r2, r3
 8009728:	f64e 2360 	movw	r3, #60000	@ 0xea60
 800972c:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 800972e:	6878      	ldr	r0, [r7, #4]
 8009730:	f00d fdde 	bl	80172f0 <HAL_HCD_PortEnabled_Callback>
 8009734:	e002      	b.n	800973c <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8009736:	6878      	ldr	r0, [r7, #4]
 8009738:	f00d fde8 	bl	801730c <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 800973c:	68fb      	ldr	r3, [r7, #12]
 800973e:	f003 0320 	and.w	r3, r3, #32
 8009742:	2b20      	cmp	r3, #32
 8009744:	d103      	bne.n	800974e <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8009746:	68bb      	ldr	r3, [r7, #8]
 8009748:	f043 0320 	orr.w	r3, r3, #32
 800974c:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 800974e:	693b      	ldr	r3, [r7, #16]
 8009750:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009754:	461a      	mov	r2, r3
 8009756:	68bb      	ldr	r3, [r7, #8]
 8009758:	6013      	str	r3, [r2, #0]
}
 800975a:	bf00      	nop
 800975c:	3718      	adds	r7, #24
 800975e:	46bd      	mov	sp, r7
 8009760:	bd80      	pop	{r7, pc}
	...

08009764 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8009764:	b580      	push	{r7, lr}
 8009766:	b082      	sub	sp, #8
 8009768:	af00      	add	r7, sp, #0
 800976a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	2b00      	cmp	r3, #0
 8009770:	d101      	bne.n	8009776 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8009772:	2301      	movs	r3, #1
 8009774:	e08b      	b.n	800988e <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800977c:	b2db      	uxtb	r3, r3
 800977e:	2b00      	cmp	r3, #0
 8009780:	d106      	bne.n	8009790 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	2200      	movs	r2, #0
 8009786:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800978a:	6878      	ldr	r0, [r7, #4]
 800978c:	f7f8 fbdc 	bl	8001f48 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	2224      	movs	r2, #36	@ 0x24
 8009794:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	681a      	ldr	r2, [r3, #0]
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	f022 0201 	bic.w	r2, r2, #1
 80097a6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	685a      	ldr	r2, [r3, #4]
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80097b4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	689a      	ldr	r2, [r3, #8]
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80097c4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	68db      	ldr	r3, [r3, #12]
 80097ca:	2b01      	cmp	r3, #1
 80097cc:	d107      	bne.n	80097de <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	689a      	ldr	r2, [r3, #8]
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80097da:	609a      	str	r2, [r3, #8]
 80097dc:	e006      	b.n	80097ec <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	689a      	ldr	r2, [r3, #8]
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80097ea:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	68db      	ldr	r3, [r3, #12]
 80097f0:	2b02      	cmp	r3, #2
 80097f2:	d108      	bne.n	8009806 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	685a      	ldr	r2, [r3, #4]
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009802:	605a      	str	r2, [r3, #4]
 8009804:	e007      	b.n	8009816 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	685a      	ldr	r2, [r3, #4]
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009814:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	6859      	ldr	r1, [r3, #4]
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	681a      	ldr	r2, [r3, #0]
 8009820:	4b1d      	ldr	r3, [pc, #116]	@ (8009898 <HAL_I2C_Init+0x134>)
 8009822:	430b      	orrs	r3, r1
 8009824:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	68da      	ldr	r2, [r3, #12]
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009834:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	691a      	ldr	r2, [r3, #16]
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	695b      	ldr	r3, [r3, #20]
 800983e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	699b      	ldr	r3, [r3, #24]
 8009846:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	430a      	orrs	r2, r1
 800984e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	69d9      	ldr	r1, [r3, #28]
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	6a1a      	ldr	r2, [r3, #32]
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	430a      	orrs	r2, r1
 800985e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	681a      	ldr	r2, [r3, #0]
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	f042 0201 	orr.w	r2, r2, #1
 800986e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	2200      	movs	r2, #0
 8009874:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	2220      	movs	r2, #32
 800987a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	2200      	movs	r2, #0
 8009882:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	2200      	movs	r2, #0
 8009888:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800988c:	2300      	movs	r3, #0
}
 800988e:	4618      	mov	r0, r3
 8009890:	3708      	adds	r7, #8
 8009892:	46bd      	mov	sp, r7
 8009894:	bd80      	pop	{r7, pc}
 8009896:	bf00      	nop
 8009898:	02008000 	.word	0x02008000

0800989c <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 800989c:	b580      	push	{r7, lr}
 800989e:	b082      	sub	sp, #8
 80098a0:	af00      	add	r7, sp, #0
 80098a2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d101      	bne.n	80098ae <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80098aa:	2301      	movs	r3, #1
 80098ac:	e021      	b.n	80098f2 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	2224      	movs	r2, #36	@ 0x24
 80098b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	681a      	ldr	r2, [r3, #0]
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	f022 0201 	bic.w	r2, r2, #1
 80098c4:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80098c6:	6878      	ldr	r0, [r7, #4]
 80098c8:	f7f8 fbe6 	bl	8002098 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	2200      	movs	r2, #0
 80098d0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	2200      	movs	r2, #0
 80098d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	2200      	movs	r2, #0
 80098de:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	2200      	movs	r2, #0
 80098e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	2200      	movs	r2, #0
 80098ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80098f0:	2300      	movs	r3, #0
}
 80098f2:	4618      	mov	r0, r3
 80098f4:	3708      	adds	r7, #8
 80098f6:	46bd      	mov	sp, r7
 80098f8:	bd80      	pop	{r7, pc}
	...

080098fc <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80098fc:	b580      	push	{r7, lr}
 80098fe:	b088      	sub	sp, #32
 8009900:	af02      	add	r7, sp, #8
 8009902:	60f8      	str	r0, [r7, #12]
 8009904:	4608      	mov	r0, r1
 8009906:	4611      	mov	r1, r2
 8009908:	461a      	mov	r2, r3
 800990a:	4603      	mov	r3, r0
 800990c:	817b      	strh	r3, [r7, #10]
 800990e:	460b      	mov	r3, r1
 8009910:	813b      	strh	r3, [r7, #8]
 8009912:	4613      	mov	r3, r2
 8009914:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800991c:	b2db      	uxtb	r3, r3
 800991e:	2b20      	cmp	r3, #32
 8009920:	f040 80f9 	bne.w	8009b16 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8009924:	6a3b      	ldr	r3, [r7, #32]
 8009926:	2b00      	cmp	r3, #0
 8009928:	d002      	beq.n	8009930 <HAL_I2C_Mem_Write+0x34>
 800992a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800992c:	2b00      	cmp	r3, #0
 800992e:	d105      	bne.n	800993c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009936:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8009938:	2301      	movs	r3, #1
 800993a:	e0ed      	b.n	8009b18 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009942:	2b01      	cmp	r3, #1
 8009944:	d101      	bne.n	800994a <HAL_I2C_Mem_Write+0x4e>
 8009946:	2302      	movs	r3, #2
 8009948:	e0e6      	b.n	8009b18 <HAL_I2C_Mem_Write+0x21c>
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	2201      	movs	r2, #1
 800994e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8009952:	f7fb fc63 	bl	800521c <HAL_GetTick>
 8009956:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009958:	697b      	ldr	r3, [r7, #20]
 800995a:	9300      	str	r3, [sp, #0]
 800995c:	2319      	movs	r3, #25
 800995e:	2201      	movs	r2, #1
 8009960:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8009964:	68f8      	ldr	r0, [r7, #12]
 8009966:	f000 fad1 	bl	8009f0c <I2C_WaitOnFlagUntilTimeout>
 800996a:	4603      	mov	r3, r0
 800996c:	2b00      	cmp	r3, #0
 800996e:	d001      	beq.n	8009974 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8009970:	2301      	movs	r3, #1
 8009972:	e0d1      	b.n	8009b18 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	2221      	movs	r2, #33	@ 0x21
 8009978:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	2240      	movs	r2, #64	@ 0x40
 8009980:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	2200      	movs	r2, #0
 8009988:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	6a3a      	ldr	r2, [r7, #32]
 800998e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8009994:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	2200      	movs	r2, #0
 800999a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800999c:	88f8      	ldrh	r0, [r7, #6]
 800999e:	893a      	ldrh	r2, [r7, #8]
 80099a0:	8979      	ldrh	r1, [r7, #10]
 80099a2:	697b      	ldr	r3, [r7, #20]
 80099a4:	9301      	str	r3, [sp, #4]
 80099a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099a8:	9300      	str	r3, [sp, #0]
 80099aa:	4603      	mov	r3, r0
 80099ac:	68f8      	ldr	r0, [r7, #12]
 80099ae:	f000 f9e1 	bl	8009d74 <I2C_RequestMemoryWrite>
 80099b2:	4603      	mov	r3, r0
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d005      	beq.n	80099c4 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	2200      	movs	r2, #0
 80099bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80099c0:	2301      	movs	r3, #1
 80099c2:	e0a9      	b.n	8009b18 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80099c8:	b29b      	uxth	r3, r3
 80099ca:	2bff      	cmp	r3, #255	@ 0xff
 80099cc:	d90e      	bls.n	80099ec <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	22ff      	movs	r2, #255	@ 0xff
 80099d2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80099d8:	b2da      	uxtb	r2, r3
 80099da:	8979      	ldrh	r1, [r7, #10]
 80099dc:	2300      	movs	r3, #0
 80099de:	9300      	str	r3, [sp, #0]
 80099e0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80099e4:	68f8      	ldr	r0, [r7, #12]
 80099e6:	f000 fc55 	bl	800a294 <I2C_TransferConfig>
 80099ea:	e00f      	b.n	8009a0c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80099f0:	b29a      	uxth	r2, r3
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80099fa:	b2da      	uxtb	r2, r3
 80099fc:	8979      	ldrh	r1, [r7, #10]
 80099fe:	2300      	movs	r3, #0
 8009a00:	9300      	str	r3, [sp, #0]
 8009a02:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009a06:	68f8      	ldr	r0, [r7, #12]
 8009a08:	f000 fc44 	bl	800a294 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009a0c:	697a      	ldr	r2, [r7, #20]
 8009a0e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009a10:	68f8      	ldr	r0, [r7, #12]
 8009a12:	f000 fad4 	bl	8009fbe <I2C_WaitOnTXISFlagUntilTimeout>
 8009a16:	4603      	mov	r3, r0
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d001      	beq.n	8009a20 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8009a1c:	2301      	movs	r3, #1
 8009a1e:	e07b      	b.n	8009b18 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a24:	781a      	ldrb	r2, [r3, #0]
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a30:	1c5a      	adds	r2, r3, #1
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009a3a:	b29b      	uxth	r3, r3
 8009a3c:	3b01      	subs	r3, #1
 8009a3e:	b29a      	uxth	r2, r3
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009a48:	3b01      	subs	r3, #1
 8009a4a:	b29a      	uxth	r2, r3
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009a54:	b29b      	uxth	r3, r3
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d034      	beq.n	8009ac4 <HAL_I2C_Mem_Write+0x1c8>
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d130      	bne.n	8009ac4 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8009a62:	697b      	ldr	r3, [r7, #20]
 8009a64:	9300      	str	r3, [sp, #0]
 8009a66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a68:	2200      	movs	r2, #0
 8009a6a:	2180      	movs	r1, #128	@ 0x80
 8009a6c:	68f8      	ldr	r0, [r7, #12]
 8009a6e:	f000 fa4d 	bl	8009f0c <I2C_WaitOnFlagUntilTimeout>
 8009a72:	4603      	mov	r3, r0
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d001      	beq.n	8009a7c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8009a78:	2301      	movs	r3, #1
 8009a7a:	e04d      	b.n	8009b18 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009a80:	b29b      	uxth	r3, r3
 8009a82:	2bff      	cmp	r3, #255	@ 0xff
 8009a84:	d90e      	bls.n	8009aa4 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	22ff      	movs	r2, #255	@ 0xff
 8009a8a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009a90:	b2da      	uxtb	r2, r3
 8009a92:	8979      	ldrh	r1, [r7, #10]
 8009a94:	2300      	movs	r3, #0
 8009a96:	9300      	str	r3, [sp, #0]
 8009a98:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009a9c:	68f8      	ldr	r0, [r7, #12]
 8009a9e:	f000 fbf9 	bl	800a294 <I2C_TransferConfig>
 8009aa2:	e00f      	b.n	8009ac4 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009aa8:	b29a      	uxth	r2, r3
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009ab2:	b2da      	uxtb	r2, r3
 8009ab4:	8979      	ldrh	r1, [r7, #10]
 8009ab6:	2300      	movs	r3, #0
 8009ab8:	9300      	str	r3, [sp, #0]
 8009aba:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009abe:	68f8      	ldr	r0, [r7, #12]
 8009ac0:	f000 fbe8 	bl	800a294 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009ac8:	b29b      	uxth	r3, r3
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d19e      	bne.n	8009a0c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009ace:	697a      	ldr	r2, [r7, #20]
 8009ad0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009ad2:	68f8      	ldr	r0, [r7, #12]
 8009ad4:	f000 faba 	bl	800a04c <I2C_WaitOnSTOPFlagUntilTimeout>
 8009ad8:	4603      	mov	r3, r0
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d001      	beq.n	8009ae2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8009ade:	2301      	movs	r3, #1
 8009ae0:	e01a      	b.n	8009b18 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	2220      	movs	r2, #32
 8009ae8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	6859      	ldr	r1, [r3, #4]
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	681a      	ldr	r2, [r3, #0]
 8009af4:	4b0a      	ldr	r3, [pc, #40]	@ (8009b20 <HAL_I2C_Mem_Write+0x224>)
 8009af6:	400b      	ands	r3, r1
 8009af8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	2220      	movs	r2, #32
 8009afe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	2200      	movs	r2, #0
 8009b06:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	2200      	movs	r2, #0
 8009b0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009b12:	2300      	movs	r3, #0
 8009b14:	e000      	b.n	8009b18 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8009b16:	2302      	movs	r3, #2
  }
}
 8009b18:	4618      	mov	r0, r3
 8009b1a:	3718      	adds	r7, #24
 8009b1c:	46bd      	mov	sp, r7
 8009b1e:	bd80      	pop	{r7, pc}
 8009b20:	fe00e800 	.word	0xfe00e800

08009b24 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009b24:	b580      	push	{r7, lr}
 8009b26:	b088      	sub	sp, #32
 8009b28:	af02      	add	r7, sp, #8
 8009b2a:	60f8      	str	r0, [r7, #12]
 8009b2c:	4608      	mov	r0, r1
 8009b2e:	4611      	mov	r1, r2
 8009b30:	461a      	mov	r2, r3
 8009b32:	4603      	mov	r3, r0
 8009b34:	817b      	strh	r3, [r7, #10]
 8009b36:	460b      	mov	r3, r1
 8009b38:	813b      	strh	r3, [r7, #8]
 8009b3a:	4613      	mov	r3, r2
 8009b3c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009b44:	b2db      	uxtb	r3, r3
 8009b46:	2b20      	cmp	r3, #32
 8009b48:	f040 80fd 	bne.w	8009d46 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8009b4c:	6a3b      	ldr	r3, [r7, #32]
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d002      	beq.n	8009b58 <HAL_I2C_Mem_Read+0x34>
 8009b52:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d105      	bne.n	8009b64 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009b5e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8009b60:	2301      	movs	r3, #1
 8009b62:	e0f1      	b.n	8009d48 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009b6a:	2b01      	cmp	r3, #1
 8009b6c:	d101      	bne.n	8009b72 <HAL_I2C_Mem_Read+0x4e>
 8009b6e:	2302      	movs	r3, #2
 8009b70:	e0ea      	b.n	8009d48 <HAL_I2C_Mem_Read+0x224>
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	2201      	movs	r2, #1
 8009b76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8009b7a:	f7fb fb4f 	bl	800521c <HAL_GetTick>
 8009b7e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009b80:	697b      	ldr	r3, [r7, #20]
 8009b82:	9300      	str	r3, [sp, #0]
 8009b84:	2319      	movs	r3, #25
 8009b86:	2201      	movs	r2, #1
 8009b88:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8009b8c:	68f8      	ldr	r0, [r7, #12]
 8009b8e:	f000 f9bd 	bl	8009f0c <I2C_WaitOnFlagUntilTimeout>
 8009b92:	4603      	mov	r3, r0
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d001      	beq.n	8009b9c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8009b98:	2301      	movs	r3, #1
 8009b9a:	e0d5      	b.n	8009d48 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	2222      	movs	r2, #34	@ 0x22
 8009ba0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	2240      	movs	r2, #64	@ 0x40
 8009ba8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	2200      	movs	r2, #0
 8009bb0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	6a3a      	ldr	r2, [r7, #32]
 8009bb6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8009bbc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	2200      	movs	r2, #0
 8009bc2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8009bc4:	88f8      	ldrh	r0, [r7, #6]
 8009bc6:	893a      	ldrh	r2, [r7, #8]
 8009bc8:	8979      	ldrh	r1, [r7, #10]
 8009bca:	697b      	ldr	r3, [r7, #20]
 8009bcc:	9301      	str	r3, [sp, #4]
 8009bce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bd0:	9300      	str	r3, [sp, #0]
 8009bd2:	4603      	mov	r3, r0
 8009bd4:	68f8      	ldr	r0, [r7, #12]
 8009bd6:	f000 f921 	bl	8009e1c <I2C_RequestMemoryRead>
 8009bda:	4603      	mov	r3, r0
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d005      	beq.n	8009bec <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	2200      	movs	r2, #0
 8009be4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8009be8:	2301      	movs	r3, #1
 8009bea:	e0ad      	b.n	8009d48 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009bf0:	b29b      	uxth	r3, r3
 8009bf2:	2bff      	cmp	r3, #255	@ 0xff
 8009bf4:	d90e      	bls.n	8009c14 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	2201      	movs	r2, #1
 8009bfa:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009c00:	b2da      	uxtb	r2, r3
 8009c02:	8979      	ldrh	r1, [r7, #10]
 8009c04:	4b52      	ldr	r3, [pc, #328]	@ (8009d50 <HAL_I2C_Mem_Read+0x22c>)
 8009c06:	9300      	str	r3, [sp, #0]
 8009c08:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009c0c:	68f8      	ldr	r0, [r7, #12]
 8009c0e:	f000 fb41 	bl	800a294 <I2C_TransferConfig>
 8009c12:	e00f      	b.n	8009c34 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009c18:	b29a      	uxth	r2, r3
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009c22:	b2da      	uxtb	r2, r3
 8009c24:	8979      	ldrh	r1, [r7, #10]
 8009c26:	4b4a      	ldr	r3, [pc, #296]	@ (8009d50 <HAL_I2C_Mem_Read+0x22c>)
 8009c28:	9300      	str	r3, [sp, #0]
 8009c2a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009c2e:	68f8      	ldr	r0, [r7, #12]
 8009c30:	f000 fb30 	bl	800a294 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8009c34:	697b      	ldr	r3, [r7, #20]
 8009c36:	9300      	str	r3, [sp, #0]
 8009c38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c3a:	2200      	movs	r2, #0
 8009c3c:	2104      	movs	r1, #4
 8009c3e:	68f8      	ldr	r0, [r7, #12]
 8009c40:	f000 f964 	bl	8009f0c <I2C_WaitOnFlagUntilTimeout>
 8009c44:	4603      	mov	r3, r0
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d001      	beq.n	8009c4e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8009c4a:	2301      	movs	r3, #1
 8009c4c:	e07c      	b.n	8009d48 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c58:	b2d2      	uxtb	r2, r2
 8009c5a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c60:	1c5a      	adds	r2, r3, #1
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009c6a:	3b01      	subs	r3, #1
 8009c6c:	b29a      	uxth	r2, r3
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009c76:	b29b      	uxth	r3, r3
 8009c78:	3b01      	subs	r3, #1
 8009c7a:	b29a      	uxth	r2, r3
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009c84:	b29b      	uxth	r3, r3
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d034      	beq.n	8009cf4 <HAL_I2C_Mem_Read+0x1d0>
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d130      	bne.n	8009cf4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8009c92:	697b      	ldr	r3, [r7, #20]
 8009c94:	9300      	str	r3, [sp, #0]
 8009c96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c98:	2200      	movs	r2, #0
 8009c9a:	2180      	movs	r1, #128	@ 0x80
 8009c9c:	68f8      	ldr	r0, [r7, #12]
 8009c9e:	f000 f935 	bl	8009f0c <I2C_WaitOnFlagUntilTimeout>
 8009ca2:	4603      	mov	r3, r0
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	d001      	beq.n	8009cac <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8009ca8:	2301      	movs	r3, #1
 8009caa:	e04d      	b.n	8009d48 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009cb0:	b29b      	uxth	r3, r3
 8009cb2:	2bff      	cmp	r3, #255	@ 0xff
 8009cb4:	d90e      	bls.n	8009cd4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8009cb6:	68fb      	ldr	r3, [r7, #12]
 8009cb8:	2201      	movs	r2, #1
 8009cba:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009cc0:	b2da      	uxtb	r2, r3
 8009cc2:	8979      	ldrh	r1, [r7, #10]
 8009cc4:	2300      	movs	r3, #0
 8009cc6:	9300      	str	r3, [sp, #0]
 8009cc8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009ccc:	68f8      	ldr	r0, [r7, #12]
 8009cce:	f000 fae1 	bl	800a294 <I2C_TransferConfig>
 8009cd2:	e00f      	b.n	8009cf4 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009cd8:	b29a      	uxth	r2, r3
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009ce2:	b2da      	uxtb	r2, r3
 8009ce4:	8979      	ldrh	r1, [r7, #10]
 8009ce6:	2300      	movs	r3, #0
 8009ce8:	9300      	str	r3, [sp, #0]
 8009cea:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009cee:	68f8      	ldr	r0, [r7, #12]
 8009cf0:	f000 fad0 	bl	800a294 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009cf8:	b29b      	uxth	r3, r3
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d19a      	bne.n	8009c34 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009cfe:	697a      	ldr	r2, [r7, #20]
 8009d00:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009d02:	68f8      	ldr	r0, [r7, #12]
 8009d04:	f000 f9a2 	bl	800a04c <I2C_WaitOnSTOPFlagUntilTimeout>
 8009d08:	4603      	mov	r3, r0
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d001      	beq.n	8009d12 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8009d0e:	2301      	movs	r3, #1
 8009d10:	e01a      	b.n	8009d48 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	2220      	movs	r2, #32
 8009d18:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	6859      	ldr	r1, [r3, #4]
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	681a      	ldr	r2, [r3, #0]
 8009d24:	4b0b      	ldr	r3, [pc, #44]	@ (8009d54 <HAL_I2C_Mem_Read+0x230>)
 8009d26:	400b      	ands	r3, r1
 8009d28:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	2220      	movs	r2, #32
 8009d2e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	2200      	movs	r2, #0
 8009d36:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	2200      	movs	r2, #0
 8009d3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009d42:	2300      	movs	r3, #0
 8009d44:	e000      	b.n	8009d48 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8009d46:	2302      	movs	r3, #2
  }
}
 8009d48:	4618      	mov	r0, r3
 8009d4a:	3718      	adds	r7, #24
 8009d4c:	46bd      	mov	sp, r7
 8009d4e:	bd80      	pop	{r7, pc}
 8009d50:	80002400 	.word	0x80002400
 8009d54:	fe00e800 	.word	0xfe00e800

08009d58 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 8009d58:	b480      	push	{r7}
 8009d5a:	b083      	sub	sp, #12
 8009d5c:	af00      	add	r7, sp, #0
 8009d5e:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009d66:	b2db      	uxtb	r3, r3
}
 8009d68:	4618      	mov	r0, r3
 8009d6a:	370c      	adds	r7, #12
 8009d6c:	46bd      	mov	sp, r7
 8009d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d72:	4770      	bx	lr

08009d74 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8009d74:	b580      	push	{r7, lr}
 8009d76:	b086      	sub	sp, #24
 8009d78:	af02      	add	r7, sp, #8
 8009d7a:	60f8      	str	r0, [r7, #12]
 8009d7c:	4608      	mov	r0, r1
 8009d7e:	4611      	mov	r1, r2
 8009d80:	461a      	mov	r2, r3
 8009d82:	4603      	mov	r3, r0
 8009d84:	817b      	strh	r3, [r7, #10]
 8009d86:	460b      	mov	r3, r1
 8009d88:	813b      	strh	r3, [r7, #8]
 8009d8a:	4613      	mov	r3, r2
 8009d8c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8009d8e:	88fb      	ldrh	r3, [r7, #6]
 8009d90:	b2da      	uxtb	r2, r3
 8009d92:	8979      	ldrh	r1, [r7, #10]
 8009d94:	4b20      	ldr	r3, [pc, #128]	@ (8009e18 <I2C_RequestMemoryWrite+0xa4>)
 8009d96:	9300      	str	r3, [sp, #0]
 8009d98:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009d9c:	68f8      	ldr	r0, [r7, #12]
 8009d9e:	f000 fa79 	bl	800a294 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009da2:	69fa      	ldr	r2, [r7, #28]
 8009da4:	69b9      	ldr	r1, [r7, #24]
 8009da6:	68f8      	ldr	r0, [r7, #12]
 8009da8:	f000 f909 	bl	8009fbe <I2C_WaitOnTXISFlagUntilTimeout>
 8009dac:	4603      	mov	r3, r0
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d001      	beq.n	8009db6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8009db2:	2301      	movs	r3, #1
 8009db4:	e02c      	b.n	8009e10 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009db6:	88fb      	ldrh	r3, [r7, #6]
 8009db8:	2b01      	cmp	r3, #1
 8009dba:	d105      	bne.n	8009dc8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009dbc:	893b      	ldrh	r3, [r7, #8]
 8009dbe:	b2da      	uxtb	r2, r3
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	629a      	str	r2, [r3, #40]	@ 0x28
 8009dc6:	e015      	b.n	8009df4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8009dc8:	893b      	ldrh	r3, [r7, #8]
 8009dca:	0a1b      	lsrs	r3, r3, #8
 8009dcc:	b29b      	uxth	r3, r3
 8009dce:	b2da      	uxtb	r2, r3
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009dd6:	69fa      	ldr	r2, [r7, #28]
 8009dd8:	69b9      	ldr	r1, [r7, #24]
 8009dda:	68f8      	ldr	r0, [r7, #12]
 8009ddc:	f000 f8ef 	bl	8009fbe <I2C_WaitOnTXISFlagUntilTimeout>
 8009de0:	4603      	mov	r3, r0
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d001      	beq.n	8009dea <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8009de6:	2301      	movs	r3, #1
 8009de8:	e012      	b.n	8009e10 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009dea:	893b      	ldrh	r3, [r7, #8]
 8009dec:	b2da      	uxtb	r2, r3
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8009df4:	69fb      	ldr	r3, [r7, #28]
 8009df6:	9300      	str	r3, [sp, #0]
 8009df8:	69bb      	ldr	r3, [r7, #24]
 8009dfa:	2200      	movs	r2, #0
 8009dfc:	2180      	movs	r1, #128	@ 0x80
 8009dfe:	68f8      	ldr	r0, [r7, #12]
 8009e00:	f000 f884 	bl	8009f0c <I2C_WaitOnFlagUntilTimeout>
 8009e04:	4603      	mov	r3, r0
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d001      	beq.n	8009e0e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8009e0a:	2301      	movs	r3, #1
 8009e0c:	e000      	b.n	8009e10 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8009e0e:	2300      	movs	r3, #0
}
 8009e10:	4618      	mov	r0, r3
 8009e12:	3710      	adds	r7, #16
 8009e14:	46bd      	mov	sp, r7
 8009e16:	bd80      	pop	{r7, pc}
 8009e18:	80002000 	.word	0x80002000

08009e1c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8009e1c:	b580      	push	{r7, lr}
 8009e1e:	b086      	sub	sp, #24
 8009e20:	af02      	add	r7, sp, #8
 8009e22:	60f8      	str	r0, [r7, #12]
 8009e24:	4608      	mov	r0, r1
 8009e26:	4611      	mov	r1, r2
 8009e28:	461a      	mov	r2, r3
 8009e2a:	4603      	mov	r3, r0
 8009e2c:	817b      	strh	r3, [r7, #10]
 8009e2e:	460b      	mov	r3, r1
 8009e30:	813b      	strh	r3, [r7, #8]
 8009e32:	4613      	mov	r3, r2
 8009e34:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8009e36:	88fb      	ldrh	r3, [r7, #6]
 8009e38:	b2da      	uxtb	r2, r3
 8009e3a:	8979      	ldrh	r1, [r7, #10]
 8009e3c:	4b20      	ldr	r3, [pc, #128]	@ (8009ec0 <I2C_RequestMemoryRead+0xa4>)
 8009e3e:	9300      	str	r3, [sp, #0]
 8009e40:	2300      	movs	r3, #0
 8009e42:	68f8      	ldr	r0, [r7, #12]
 8009e44:	f000 fa26 	bl	800a294 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009e48:	69fa      	ldr	r2, [r7, #28]
 8009e4a:	69b9      	ldr	r1, [r7, #24]
 8009e4c:	68f8      	ldr	r0, [r7, #12]
 8009e4e:	f000 f8b6 	bl	8009fbe <I2C_WaitOnTXISFlagUntilTimeout>
 8009e52:	4603      	mov	r3, r0
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d001      	beq.n	8009e5c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8009e58:	2301      	movs	r3, #1
 8009e5a:	e02c      	b.n	8009eb6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009e5c:	88fb      	ldrh	r3, [r7, #6]
 8009e5e:	2b01      	cmp	r3, #1
 8009e60:	d105      	bne.n	8009e6e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009e62:	893b      	ldrh	r3, [r7, #8]
 8009e64:	b2da      	uxtb	r2, r3
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	629a      	str	r2, [r3, #40]	@ 0x28
 8009e6c:	e015      	b.n	8009e9a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8009e6e:	893b      	ldrh	r3, [r7, #8]
 8009e70:	0a1b      	lsrs	r3, r3, #8
 8009e72:	b29b      	uxth	r3, r3
 8009e74:	b2da      	uxtb	r2, r3
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009e7c:	69fa      	ldr	r2, [r7, #28]
 8009e7e:	69b9      	ldr	r1, [r7, #24]
 8009e80:	68f8      	ldr	r0, [r7, #12]
 8009e82:	f000 f89c 	bl	8009fbe <I2C_WaitOnTXISFlagUntilTimeout>
 8009e86:	4603      	mov	r3, r0
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	d001      	beq.n	8009e90 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8009e8c:	2301      	movs	r3, #1
 8009e8e:	e012      	b.n	8009eb6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009e90:	893b      	ldrh	r3, [r7, #8]
 8009e92:	b2da      	uxtb	r2, r3
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8009e9a:	69fb      	ldr	r3, [r7, #28]
 8009e9c:	9300      	str	r3, [sp, #0]
 8009e9e:	69bb      	ldr	r3, [r7, #24]
 8009ea0:	2200      	movs	r2, #0
 8009ea2:	2140      	movs	r1, #64	@ 0x40
 8009ea4:	68f8      	ldr	r0, [r7, #12]
 8009ea6:	f000 f831 	bl	8009f0c <I2C_WaitOnFlagUntilTimeout>
 8009eaa:	4603      	mov	r3, r0
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d001      	beq.n	8009eb4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8009eb0:	2301      	movs	r3, #1
 8009eb2:	e000      	b.n	8009eb6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8009eb4:	2300      	movs	r3, #0
}
 8009eb6:	4618      	mov	r0, r3
 8009eb8:	3710      	adds	r7, #16
 8009eba:	46bd      	mov	sp, r7
 8009ebc:	bd80      	pop	{r7, pc}
 8009ebe:	bf00      	nop
 8009ec0:	80002000 	.word	0x80002000

08009ec4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8009ec4:	b480      	push	{r7}
 8009ec6:	b083      	sub	sp, #12
 8009ec8:	af00      	add	r7, sp, #0
 8009eca:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	699b      	ldr	r3, [r3, #24]
 8009ed2:	f003 0302 	and.w	r3, r3, #2
 8009ed6:	2b02      	cmp	r3, #2
 8009ed8:	d103      	bne.n	8009ee2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	2200      	movs	r2, #0
 8009ee0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	699b      	ldr	r3, [r3, #24]
 8009ee8:	f003 0301 	and.w	r3, r3, #1
 8009eec:	2b01      	cmp	r3, #1
 8009eee:	d007      	beq.n	8009f00 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	699a      	ldr	r2, [r3, #24]
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	f042 0201 	orr.w	r2, r2, #1
 8009efe:	619a      	str	r2, [r3, #24]
  }
}
 8009f00:	bf00      	nop
 8009f02:	370c      	adds	r7, #12
 8009f04:	46bd      	mov	sp, r7
 8009f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f0a:	4770      	bx	lr

08009f0c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8009f0c:	b580      	push	{r7, lr}
 8009f0e:	b084      	sub	sp, #16
 8009f10:	af00      	add	r7, sp, #0
 8009f12:	60f8      	str	r0, [r7, #12]
 8009f14:	60b9      	str	r1, [r7, #8]
 8009f16:	603b      	str	r3, [r7, #0]
 8009f18:	4613      	mov	r3, r2
 8009f1a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009f1c:	e03b      	b.n	8009f96 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009f1e:	69ba      	ldr	r2, [r7, #24]
 8009f20:	6839      	ldr	r1, [r7, #0]
 8009f22:	68f8      	ldr	r0, [r7, #12]
 8009f24:	f000 f8d6 	bl	800a0d4 <I2C_IsErrorOccurred>
 8009f28:	4603      	mov	r3, r0
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	d001      	beq.n	8009f32 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8009f2e:	2301      	movs	r3, #1
 8009f30:	e041      	b.n	8009fb6 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009f32:	683b      	ldr	r3, [r7, #0]
 8009f34:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009f38:	d02d      	beq.n	8009f96 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009f3a:	f7fb f96f 	bl	800521c <HAL_GetTick>
 8009f3e:	4602      	mov	r2, r0
 8009f40:	69bb      	ldr	r3, [r7, #24]
 8009f42:	1ad3      	subs	r3, r2, r3
 8009f44:	683a      	ldr	r2, [r7, #0]
 8009f46:	429a      	cmp	r2, r3
 8009f48:	d302      	bcc.n	8009f50 <I2C_WaitOnFlagUntilTimeout+0x44>
 8009f4a:	683b      	ldr	r3, [r7, #0]
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d122      	bne.n	8009f96 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	699a      	ldr	r2, [r3, #24]
 8009f56:	68bb      	ldr	r3, [r7, #8]
 8009f58:	4013      	ands	r3, r2
 8009f5a:	68ba      	ldr	r2, [r7, #8]
 8009f5c:	429a      	cmp	r2, r3
 8009f5e:	bf0c      	ite	eq
 8009f60:	2301      	moveq	r3, #1
 8009f62:	2300      	movne	r3, #0
 8009f64:	b2db      	uxtb	r3, r3
 8009f66:	461a      	mov	r2, r3
 8009f68:	79fb      	ldrb	r3, [r7, #7]
 8009f6a:	429a      	cmp	r2, r3
 8009f6c:	d113      	bne.n	8009f96 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009f6e:	68fb      	ldr	r3, [r7, #12]
 8009f70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009f72:	f043 0220 	orr.w	r2, r3, #32
 8009f76:	68fb      	ldr	r3, [r7, #12]
 8009f78:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	2220      	movs	r2, #32
 8009f7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	2200      	movs	r2, #0
 8009f86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	2200      	movs	r2, #0
 8009f8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8009f92:	2301      	movs	r3, #1
 8009f94:	e00f      	b.n	8009fb6 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009f96:	68fb      	ldr	r3, [r7, #12]
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	699a      	ldr	r2, [r3, #24]
 8009f9c:	68bb      	ldr	r3, [r7, #8]
 8009f9e:	4013      	ands	r3, r2
 8009fa0:	68ba      	ldr	r2, [r7, #8]
 8009fa2:	429a      	cmp	r2, r3
 8009fa4:	bf0c      	ite	eq
 8009fa6:	2301      	moveq	r3, #1
 8009fa8:	2300      	movne	r3, #0
 8009faa:	b2db      	uxtb	r3, r3
 8009fac:	461a      	mov	r2, r3
 8009fae:	79fb      	ldrb	r3, [r7, #7]
 8009fb0:	429a      	cmp	r2, r3
 8009fb2:	d0b4      	beq.n	8009f1e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009fb4:	2300      	movs	r3, #0
}
 8009fb6:	4618      	mov	r0, r3
 8009fb8:	3710      	adds	r7, #16
 8009fba:	46bd      	mov	sp, r7
 8009fbc:	bd80      	pop	{r7, pc}

08009fbe <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009fbe:	b580      	push	{r7, lr}
 8009fc0:	b084      	sub	sp, #16
 8009fc2:	af00      	add	r7, sp, #0
 8009fc4:	60f8      	str	r0, [r7, #12]
 8009fc6:	60b9      	str	r1, [r7, #8]
 8009fc8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009fca:	e033      	b.n	800a034 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009fcc:	687a      	ldr	r2, [r7, #4]
 8009fce:	68b9      	ldr	r1, [r7, #8]
 8009fd0:	68f8      	ldr	r0, [r7, #12]
 8009fd2:	f000 f87f 	bl	800a0d4 <I2C_IsErrorOccurred>
 8009fd6:	4603      	mov	r3, r0
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d001      	beq.n	8009fe0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009fdc:	2301      	movs	r3, #1
 8009fde:	e031      	b.n	800a044 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009fe0:	68bb      	ldr	r3, [r7, #8]
 8009fe2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009fe6:	d025      	beq.n	800a034 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009fe8:	f7fb f918 	bl	800521c <HAL_GetTick>
 8009fec:	4602      	mov	r2, r0
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	1ad3      	subs	r3, r2, r3
 8009ff2:	68ba      	ldr	r2, [r7, #8]
 8009ff4:	429a      	cmp	r2, r3
 8009ff6:	d302      	bcc.n	8009ffe <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8009ff8:	68bb      	ldr	r3, [r7, #8]
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d11a      	bne.n	800a034 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009ffe:	68fb      	ldr	r3, [r7, #12]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	699b      	ldr	r3, [r3, #24]
 800a004:	f003 0302 	and.w	r3, r3, #2
 800a008:	2b02      	cmp	r3, #2
 800a00a:	d013      	beq.n	800a034 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a010:	f043 0220 	orr.w	r2, r3, #32
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	2220      	movs	r2, #32
 800a01c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	2200      	movs	r2, #0
 800a024:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	2200      	movs	r2, #0
 800a02c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800a030:	2301      	movs	r3, #1
 800a032:	e007      	b.n	800a044 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	699b      	ldr	r3, [r3, #24]
 800a03a:	f003 0302 	and.w	r3, r3, #2
 800a03e:	2b02      	cmp	r3, #2
 800a040:	d1c4      	bne.n	8009fcc <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800a042:	2300      	movs	r3, #0
}
 800a044:	4618      	mov	r0, r3
 800a046:	3710      	adds	r7, #16
 800a048:	46bd      	mov	sp, r7
 800a04a:	bd80      	pop	{r7, pc}

0800a04c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800a04c:	b580      	push	{r7, lr}
 800a04e:	b084      	sub	sp, #16
 800a050:	af00      	add	r7, sp, #0
 800a052:	60f8      	str	r0, [r7, #12]
 800a054:	60b9      	str	r1, [r7, #8]
 800a056:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a058:	e02f      	b.n	800a0ba <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800a05a:	687a      	ldr	r2, [r7, #4]
 800a05c:	68b9      	ldr	r1, [r7, #8]
 800a05e:	68f8      	ldr	r0, [r7, #12]
 800a060:	f000 f838 	bl	800a0d4 <I2C_IsErrorOccurred>
 800a064:	4603      	mov	r3, r0
 800a066:	2b00      	cmp	r3, #0
 800a068:	d001      	beq.n	800a06e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800a06a:	2301      	movs	r3, #1
 800a06c:	e02d      	b.n	800a0ca <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a06e:	f7fb f8d5 	bl	800521c <HAL_GetTick>
 800a072:	4602      	mov	r2, r0
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	1ad3      	subs	r3, r2, r3
 800a078:	68ba      	ldr	r2, [r7, #8]
 800a07a:	429a      	cmp	r2, r3
 800a07c:	d302      	bcc.n	800a084 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800a07e:	68bb      	ldr	r3, [r7, #8]
 800a080:	2b00      	cmp	r3, #0
 800a082:	d11a      	bne.n	800a0ba <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	699b      	ldr	r3, [r3, #24]
 800a08a:	f003 0320 	and.w	r3, r3, #32
 800a08e:	2b20      	cmp	r3, #32
 800a090:	d013      	beq.n	800a0ba <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a096:	f043 0220 	orr.w	r2, r3, #32
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	2220      	movs	r2, #32
 800a0a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	2200      	movs	r2, #0
 800a0aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	2200      	movs	r2, #0
 800a0b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800a0b6:	2301      	movs	r3, #1
 800a0b8:	e007      	b.n	800a0ca <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	699b      	ldr	r3, [r3, #24]
 800a0c0:	f003 0320 	and.w	r3, r3, #32
 800a0c4:	2b20      	cmp	r3, #32
 800a0c6:	d1c8      	bne.n	800a05a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800a0c8:	2300      	movs	r3, #0
}
 800a0ca:	4618      	mov	r0, r3
 800a0cc:	3710      	adds	r7, #16
 800a0ce:	46bd      	mov	sp, r7
 800a0d0:	bd80      	pop	{r7, pc}
	...

0800a0d4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a0d4:	b580      	push	{r7, lr}
 800a0d6:	b08a      	sub	sp, #40	@ 0x28
 800a0d8:	af00      	add	r7, sp, #0
 800a0da:	60f8      	str	r0, [r7, #12]
 800a0dc:	60b9      	str	r1, [r7, #8]
 800a0de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a0e0:	2300      	movs	r3, #0
 800a0e2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	699b      	ldr	r3, [r3, #24]
 800a0ec:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800a0ee:	2300      	movs	r3, #0
 800a0f0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800a0f6:	69bb      	ldr	r3, [r7, #24]
 800a0f8:	f003 0310 	and.w	r3, r3, #16
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	d068      	beq.n	800a1d2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	2210      	movs	r2, #16
 800a106:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800a108:	e049      	b.n	800a19e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800a10a:	68bb      	ldr	r3, [r7, #8]
 800a10c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a110:	d045      	beq.n	800a19e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800a112:	f7fb f883 	bl	800521c <HAL_GetTick>
 800a116:	4602      	mov	r2, r0
 800a118:	69fb      	ldr	r3, [r7, #28]
 800a11a:	1ad3      	subs	r3, r2, r3
 800a11c:	68ba      	ldr	r2, [r7, #8]
 800a11e:	429a      	cmp	r2, r3
 800a120:	d302      	bcc.n	800a128 <I2C_IsErrorOccurred+0x54>
 800a122:	68bb      	ldr	r3, [r7, #8]
 800a124:	2b00      	cmp	r3, #0
 800a126:	d13a      	bne.n	800a19e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	685b      	ldr	r3, [r3, #4]
 800a12e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a132:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a13a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	699b      	ldr	r3, [r3, #24]
 800a142:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a146:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a14a:	d121      	bne.n	800a190 <I2C_IsErrorOccurred+0xbc>
 800a14c:	697b      	ldr	r3, [r7, #20]
 800a14e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a152:	d01d      	beq.n	800a190 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800a154:	7cfb      	ldrb	r3, [r7, #19]
 800a156:	2b20      	cmp	r3, #32
 800a158:	d01a      	beq.n	800a190 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	685a      	ldr	r2, [r3, #4]
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	681b      	ldr	r3, [r3, #0]
 800a164:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a168:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800a16a:	f7fb f857 	bl	800521c <HAL_GetTick>
 800a16e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a170:	e00e      	b.n	800a190 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800a172:	f7fb f853 	bl	800521c <HAL_GetTick>
 800a176:	4602      	mov	r2, r0
 800a178:	69fb      	ldr	r3, [r7, #28]
 800a17a:	1ad3      	subs	r3, r2, r3
 800a17c:	2b19      	cmp	r3, #25
 800a17e:	d907      	bls.n	800a190 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800a180:	6a3b      	ldr	r3, [r7, #32]
 800a182:	f043 0320 	orr.w	r3, r3, #32
 800a186:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800a188:	2301      	movs	r3, #1
 800a18a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800a18e:	e006      	b.n	800a19e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	699b      	ldr	r3, [r3, #24]
 800a196:	f003 0320 	and.w	r3, r3, #32
 800a19a:	2b20      	cmp	r3, #32
 800a19c:	d1e9      	bne.n	800a172 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	699b      	ldr	r3, [r3, #24]
 800a1a4:	f003 0320 	and.w	r3, r3, #32
 800a1a8:	2b20      	cmp	r3, #32
 800a1aa:	d003      	beq.n	800a1b4 <I2C_IsErrorOccurred+0xe0>
 800a1ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d0aa      	beq.n	800a10a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800a1b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d103      	bne.n	800a1c4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	2220      	movs	r2, #32
 800a1c2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800a1c4:	6a3b      	ldr	r3, [r7, #32]
 800a1c6:	f043 0304 	orr.w	r3, r3, #4
 800a1ca:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800a1cc:	2301      	movs	r3, #1
 800a1ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	699b      	ldr	r3, [r3, #24]
 800a1d8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800a1da:	69bb      	ldr	r3, [r7, #24]
 800a1dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d00b      	beq.n	800a1fc <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800a1e4:	6a3b      	ldr	r3, [r7, #32]
 800a1e6:	f043 0301 	orr.w	r3, r3, #1
 800a1ea:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800a1ec:	68fb      	ldr	r3, [r7, #12]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a1f4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a1f6:	2301      	movs	r3, #1
 800a1f8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800a1fc:	69bb      	ldr	r3, [r7, #24]
 800a1fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a202:	2b00      	cmp	r3, #0
 800a204:	d00b      	beq.n	800a21e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800a206:	6a3b      	ldr	r3, [r7, #32]
 800a208:	f043 0308 	orr.w	r3, r3, #8
 800a20c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800a216:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a218:	2301      	movs	r3, #1
 800a21a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800a21e:	69bb      	ldr	r3, [r7, #24]
 800a220:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a224:	2b00      	cmp	r3, #0
 800a226:	d00b      	beq.n	800a240 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800a228:	6a3b      	ldr	r3, [r7, #32]
 800a22a:	f043 0302 	orr.w	r3, r3, #2
 800a22e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800a230:	68fb      	ldr	r3, [r7, #12]
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a238:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a23a:	2301      	movs	r3, #1
 800a23c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800a240:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a244:	2b00      	cmp	r3, #0
 800a246:	d01c      	beq.n	800a282 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800a248:	68f8      	ldr	r0, [r7, #12]
 800a24a:	f7ff fe3b 	bl	8009ec4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	6859      	ldr	r1, [r3, #4]
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	681a      	ldr	r2, [r3, #0]
 800a258:	4b0d      	ldr	r3, [pc, #52]	@ (800a290 <I2C_IsErrorOccurred+0x1bc>)
 800a25a:	400b      	ands	r3, r1
 800a25c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a262:	6a3b      	ldr	r3, [r7, #32]
 800a264:	431a      	orrs	r2, r3
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	2220      	movs	r2, #32
 800a26e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	2200      	movs	r2, #0
 800a276:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a27a:	68fb      	ldr	r3, [r7, #12]
 800a27c:	2200      	movs	r2, #0
 800a27e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800a282:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800a286:	4618      	mov	r0, r3
 800a288:	3728      	adds	r7, #40	@ 0x28
 800a28a:	46bd      	mov	sp, r7
 800a28c:	bd80      	pop	{r7, pc}
 800a28e:	bf00      	nop
 800a290:	fe00e800 	.word	0xfe00e800

0800a294 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800a294:	b480      	push	{r7}
 800a296:	b087      	sub	sp, #28
 800a298:	af00      	add	r7, sp, #0
 800a29a:	60f8      	str	r0, [r7, #12]
 800a29c:	607b      	str	r3, [r7, #4]
 800a29e:	460b      	mov	r3, r1
 800a2a0:	817b      	strh	r3, [r7, #10]
 800a2a2:	4613      	mov	r3, r2
 800a2a4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a2a6:	897b      	ldrh	r3, [r7, #10]
 800a2a8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800a2ac:	7a7b      	ldrb	r3, [r7, #9]
 800a2ae:	041b      	lsls	r3, r3, #16
 800a2b0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a2b4:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a2ba:	6a3b      	ldr	r3, [r7, #32]
 800a2bc:	4313      	orrs	r3, r2
 800a2be:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a2c2:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	685a      	ldr	r2, [r3, #4]
 800a2ca:	6a3b      	ldr	r3, [r7, #32]
 800a2cc:	0d5b      	lsrs	r3, r3, #21
 800a2ce:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800a2d2:	4b08      	ldr	r3, [pc, #32]	@ (800a2f4 <I2C_TransferConfig+0x60>)
 800a2d4:	430b      	orrs	r3, r1
 800a2d6:	43db      	mvns	r3, r3
 800a2d8:	ea02 0103 	and.w	r1, r2, r3
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	697a      	ldr	r2, [r7, #20]
 800a2e2:	430a      	orrs	r2, r1
 800a2e4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800a2e6:	bf00      	nop
 800a2e8:	371c      	adds	r7, #28
 800a2ea:	46bd      	mov	sp, r7
 800a2ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2f0:	4770      	bx	lr
 800a2f2:	bf00      	nop
 800a2f4:	03ff63ff 	.word	0x03ff63ff

0800a2f8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800a2f8:	b480      	push	{r7}
 800a2fa:	b083      	sub	sp, #12
 800a2fc:	af00      	add	r7, sp, #0
 800a2fe:	6078      	str	r0, [r7, #4]
 800a300:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a308:	b2db      	uxtb	r3, r3
 800a30a:	2b20      	cmp	r3, #32
 800a30c:	d138      	bne.n	800a380 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a314:	2b01      	cmp	r3, #1
 800a316:	d101      	bne.n	800a31c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800a318:	2302      	movs	r3, #2
 800a31a:	e032      	b.n	800a382 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	2201      	movs	r2, #1
 800a320:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	2224      	movs	r2, #36	@ 0x24
 800a328:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	681a      	ldr	r2, [r3, #0]
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	f022 0201 	bic.w	r2, r2, #1
 800a33a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	681a      	ldr	r2, [r3, #0]
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800a34a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	6819      	ldr	r1, [r3, #0]
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	683a      	ldr	r2, [r7, #0]
 800a358:	430a      	orrs	r2, r1
 800a35a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	681a      	ldr	r2, [r3, #0]
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	f042 0201 	orr.w	r2, r2, #1
 800a36a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	2220      	movs	r2, #32
 800a370:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	2200      	movs	r2, #0
 800a378:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a37c:	2300      	movs	r3, #0
 800a37e:	e000      	b.n	800a382 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800a380:	2302      	movs	r3, #2
  }
}
 800a382:	4618      	mov	r0, r3
 800a384:	370c      	adds	r7, #12
 800a386:	46bd      	mov	sp, r7
 800a388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a38c:	4770      	bx	lr

0800a38e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800a38e:	b480      	push	{r7}
 800a390:	b085      	sub	sp, #20
 800a392:	af00      	add	r7, sp, #0
 800a394:	6078      	str	r0, [r7, #4]
 800a396:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a39e:	b2db      	uxtb	r3, r3
 800a3a0:	2b20      	cmp	r3, #32
 800a3a2:	d139      	bne.n	800a418 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a3aa:	2b01      	cmp	r3, #1
 800a3ac:	d101      	bne.n	800a3b2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800a3ae:	2302      	movs	r3, #2
 800a3b0:	e033      	b.n	800a41a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	2201      	movs	r2, #1
 800a3b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	2224      	movs	r2, #36	@ 0x24
 800a3be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	681a      	ldr	r2, [r3, #0]
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	f022 0201 	bic.w	r2, r2, #1
 800a3d0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800a3da:	68fb      	ldr	r3, [r7, #12]
 800a3dc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800a3e0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800a3e2:	683b      	ldr	r3, [r7, #0]
 800a3e4:	021b      	lsls	r3, r3, #8
 800a3e6:	68fa      	ldr	r2, [r7, #12]
 800a3e8:	4313      	orrs	r3, r2
 800a3ea:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	68fa      	ldr	r2, [r7, #12]
 800a3f2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	681a      	ldr	r2, [r3, #0]
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	f042 0201 	orr.w	r2, r2, #1
 800a402:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	2220      	movs	r2, #32
 800a408:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	2200      	movs	r2, #0
 800a410:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a414:	2300      	movs	r3, #0
 800a416:	e000      	b.n	800a41a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800a418:	2302      	movs	r3, #2
  }
}
 800a41a:	4618      	mov	r0, r3
 800a41c:	3714      	adds	r7, #20
 800a41e:	46bd      	mov	sp, r7
 800a420:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a424:	4770      	bx	lr

0800a426 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 800a426:	b580      	push	{r7, lr}
 800a428:	b084      	sub	sp, #16
 800a42a:	af00      	add	r7, sp, #0
 800a42c:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	2b00      	cmp	r3, #0
 800a432:	d101      	bne.n	800a438 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 800a434:	2301      	movs	r3, #1
 800a436:	e08f      	b.n	800a558 <HAL_LTDC_Init+0x132>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 800a43e:	b2db      	uxtb	r3, r3
 800a440:	2b00      	cmp	r3, #0
 800a442:	d106      	bne.n	800a452 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	2200      	movs	r2, #0
 800a448:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 800a44c:	6878      	ldr	r0, [r7, #4]
 800a44e:	f7f7 fe5f 	bl	8002110 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	2202      	movs	r2, #2
 800a456:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	699a      	ldr	r2, [r3, #24]
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 800a468:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	681b      	ldr	r3, [r3, #0]
 800a46e:	6999      	ldr	r1, [r3, #24]
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	685a      	ldr	r2, [r3, #4]
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	689b      	ldr	r3, [r3, #8]
 800a478:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800a47e:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	691b      	ldr	r3, [r3, #16]
 800a484:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	430a      	orrs	r2, r1
 800a48c:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  tmp = (hltdc->Init.HorizontalSync << 16U);
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	695b      	ldr	r3, [r3, #20]
 800a492:	041b      	lsls	r3, r3, #16
 800a494:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->SSCR, (tmp | hltdc->Init.VerticalSync));
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	6999      	ldr	r1, [r3, #24]
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	68fa      	ldr	r2, [r7, #12]
 800a4a0:	430a      	orrs	r2, r1
 800a4a2:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	69db      	ldr	r3, [r3, #28]
 800a4a8:	041b      	lsls	r3, r3, #16
 800a4aa:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->BPCR, (tmp | hltdc->Init.AccumulatedVBP));
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	6a19      	ldr	r1, [r3, #32]
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	68fa      	ldr	r2, [r7, #12]
 800a4b6:	430a      	orrs	r2, r1
 800a4b8:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a4be:	041b      	lsls	r3, r3, #16
 800a4c0:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->AWCR, (tmp | hltdc->Init.AccumulatedActiveH));
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	68fa      	ldr	r2, [r7, #12]
 800a4cc:	430a      	orrs	r2, r1
 800a4ce:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  tmp = (hltdc->Init.TotalWidth << 16U);
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4d4:	041b      	lsls	r3, r3, #16
 800a4d6:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->TWCR, (tmp | hltdc->Init.TotalHeigh));
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	68fa      	ldr	r2, [r7, #12]
 800a4e2:	430a      	orrs	r2, r1
 800a4e4:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800a4ec:	021b      	lsls	r3, r3, #8
 800a4ee:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800a4f6:	041b      	lsls	r3, r3, #16
 800a4f8:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 800a508:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800a510:	68ba      	ldr	r2, [r7, #8]
 800a512:	68fb      	ldr	r3, [r7, #12]
 800a514:	4313      	orrs	r3, r2
 800a516:	687a      	ldr	r2, [r7, #4]
 800a518:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 800a51c:	431a      	orrs	r2, r3
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	430a      	orrs	r2, r1
 800a524:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	f042 0206 	orr.w	r2, r2, #6
 800a534:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	699a      	ldr	r2, [r3, #24]
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	f042 0201 	orr.w	r2, r2, #1
 800a544:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	2200      	movs	r2, #0
 800a54a:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	2201      	movs	r2, #1
 800a552:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 800a556:	2300      	movs	r3, #0
}
 800a558:	4618      	mov	r0, r3
 800a55a:	3710      	adds	r7, #16
 800a55c:	46bd      	mov	sp, r7
 800a55e:	bd80      	pop	{r7, pc}

0800a560 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 800a560:	b580      	push	{r7, lr}
 800a562:	b084      	sub	sp, #16
 800a564:	af00      	add	r7, sp, #0
 800a566:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a56e:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a576:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 800a578:	68fb      	ldr	r3, [r7, #12]
 800a57a:	f003 0304 	and.w	r3, r3, #4
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d023      	beq.n	800a5ca <HAL_LTDC_IRQHandler+0x6a>
 800a582:	68bb      	ldr	r3, [r7, #8]
 800a584:	f003 0304 	and.w	r3, r3, #4
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d01e      	beq.n	800a5ca <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	f022 0204 	bic.w	r2, r2, #4
 800a59a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	2204      	movs	r2, #4
 800a5a2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a5aa:	f043 0201 	orr.w	r2, r3, #1
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	2204      	movs	r2, #4
 800a5b8:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	2200      	movs	r2, #0
 800a5c0:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 800a5c4:	6878      	ldr	r0, [r7, #4]
 800a5c6:	f000 f86f 	bl	800a6a8 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	f003 0302 	and.w	r3, r3, #2
 800a5d0:	2b00      	cmp	r3, #0
 800a5d2:	d023      	beq.n	800a61c <HAL_LTDC_IRQHandler+0xbc>
 800a5d4:	68bb      	ldr	r3, [r7, #8]
 800a5d6:	f003 0302 	and.w	r3, r3, #2
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d01e      	beq.n	800a61c <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	f022 0202 	bic.w	r2, r2, #2
 800a5ec:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	2202      	movs	r2, #2
 800a5f4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a5fc:	f043 0202 	orr.w	r2, r3, #2
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	2204      	movs	r2, #4
 800a60a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	2200      	movs	r2, #0
 800a612:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 800a616:	6878      	ldr	r0, [r7, #4]
 800a618:	f000 f846 	bl	800a6a8 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	f003 0301 	and.w	r3, r3, #1
 800a622:	2b00      	cmp	r3, #0
 800a624:	d01b      	beq.n	800a65e <HAL_LTDC_IRQHandler+0xfe>
 800a626:	68bb      	ldr	r3, [r7, #8]
 800a628:	f003 0301 	and.w	r3, r3, #1
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d016      	beq.n	800a65e <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	681b      	ldr	r3, [r3, #0]
 800a634:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	f022 0201 	bic.w	r2, r2, #1
 800a63e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	2201      	movs	r2, #1
 800a646:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	2201      	movs	r2, #1
 800a64c:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	2200      	movs	r2, #0
 800a654:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 800a658:	6878      	ldr	r0, [r7, #4]
 800a65a:	f000 f82f 	bl	800a6bc <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	f003 0308 	and.w	r3, r3, #8
 800a664:	2b00      	cmp	r3, #0
 800a666:	d01b      	beq.n	800a6a0 <HAL_LTDC_IRQHandler+0x140>
 800a668:	68bb      	ldr	r3, [r7, #8]
 800a66a:	f003 0308 	and.w	r3, r3, #8
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d016      	beq.n	800a6a0 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	f022 0208 	bic.w	r2, r2, #8
 800a680:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	681b      	ldr	r3, [r3, #0]
 800a686:	2208      	movs	r2, #8
 800a688:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	2201      	movs	r2, #1
 800a68e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	2200      	movs	r2, #0
 800a696:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 800a69a:	6878      	ldr	r0, [r7, #4]
 800a69c:	f000 f818 	bl	800a6d0 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 800a6a0:	bf00      	nop
 800a6a2:	3710      	adds	r7, #16
 800a6a4:	46bd      	mov	sp, r7
 800a6a6:	bd80      	pop	{r7, pc}

0800a6a8 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 800a6a8:	b480      	push	{r7}
 800a6aa:	b083      	sub	sp, #12
 800a6ac:	af00      	add	r7, sp, #0
 800a6ae:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 800a6b0:	bf00      	nop
 800a6b2:	370c      	adds	r7, #12
 800a6b4:	46bd      	mov	sp, r7
 800a6b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ba:	4770      	bx	lr

0800a6bc <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 800a6bc:	b480      	push	{r7}
 800a6be:	b083      	sub	sp, #12
 800a6c0:	af00      	add	r7, sp, #0
 800a6c2:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 800a6c4:	bf00      	nop
 800a6c6:	370c      	adds	r7, #12
 800a6c8:	46bd      	mov	sp, r7
 800a6ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ce:	4770      	bx	lr

0800a6d0 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 800a6d0:	b480      	push	{r7}
 800a6d2:	b083      	sub	sp, #12
 800a6d4:	af00      	add	r7, sp, #0
 800a6d6:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 800a6d8:	bf00      	nop
 800a6da:	370c      	adds	r7, #12
 800a6dc:	46bd      	mov	sp, r7
 800a6de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6e2:	4770      	bx	lr

0800a6e4 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800a6e4:	b5b0      	push	{r4, r5, r7, lr}
 800a6e6:	b084      	sub	sp, #16
 800a6e8:	af00      	add	r7, sp, #0
 800a6ea:	60f8      	str	r0, [r7, #12]
 800a6ec:	60b9      	str	r1, [r7, #8]
 800a6ee:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 800a6f6:	2b01      	cmp	r3, #1
 800a6f8:	d101      	bne.n	800a6fe <HAL_LTDC_ConfigLayer+0x1a>
 800a6fa:	2302      	movs	r3, #2
 800a6fc:	e02c      	b.n	800a758 <HAL_LTDC_ConfigLayer+0x74>
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	2201      	movs	r2, #1
 800a702:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	2202      	movs	r2, #2
 800a70a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 800a70e:	68fa      	ldr	r2, [r7, #12]
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	2134      	movs	r1, #52	@ 0x34
 800a714:	fb01 f303 	mul.w	r3, r1, r3
 800a718:	4413      	add	r3, r2
 800a71a:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800a71e:	68bb      	ldr	r3, [r7, #8]
 800a720:	4614      	mov	r4, r2
 800a722:	461d      	mov	r5, r3
 800a724:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a726:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a728:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a72a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a72c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a72e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a730:	682b      	ldr	r3, [r5, #0]
 800a732:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 800a734:	687a      	ldr	r2, [r7, #4]
 800a736:	68b9      	ldr	r1, [r7, #8]
 800a738:	68f8      	ldr	r0, [r7, #12]
 800a73a:	f000 f811 	bl	800a760 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	2201      	movs	r2, #1
 800a744:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 800a746:	68fb      	ldr	r3, [r7, #12]
 800a748:	2201      	movs	r2, #1
 800a74a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	2200      	movs	r2, #0
 800a752:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 800a756:	2300      	movs	r3, #0
}
 800a758:	4618      	mov	r0, r3
 800a75a:	3710      	adds	r7, #16
 800a75c:	46bd      	mov	sp, r7
 800a75e:	bdb0      	pop	{r4, r5, r7, pc}

0800a760 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800a760:	b480      	push	{r7}
 800a762:	b089      	sub	sp, #36	@ 0x24
 800a764:	af00      	add	r7, sp, #0
 800a766:	60f8      	str	r0, [r7, #12]
 800a768:	60b9      	str	r1, [r7, #8]
 800a76a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 800a76c:	68bb      	ldr	r3, [r7, #8]
 800a76e:	685a      	ldr	r2, [r3, #4]
 800a770:	68fb      	ldr	r3, [r7, #12]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	68db      	ldr	r3, [r3, #12]
 800a776:	0c1b      	lsrs	r3, r3, #16
 800a778:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a77c:	4413      	add	r3, r2
 800a77e:	041b      	lsls	r3, r3, #16
 800a780:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800a782:	68fb      	ldr	r3, [r7, #12]
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	461a      	mov	r2, r3
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	01db      	lsls	r3, r3, #7
 800a78c:	4413      	add	r3, r2
 800a78e:	3384      	adds	r3, #132	@ 0x84
 800a790:	685b      	ldr	r3, [r3, #4]
 800a792:	68fa      	ldr	r2, [r7, #12]
 800a794:	6812      	ldr	r2, [r2, #0]
 800a796:	4611      	mov	r1, r2
 800a798:	687a      	ldr	r2, [r7, #4]
 800a79a:	01d2      	lsls	r2, r2, #7
 800a79c:	440a      	add	r2, r1
 800a79e:	3284      	adds	r2, #132	@ 0x84
 800a7a0:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800a7a4:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800a7a6:	68bb      	ldr	r3, [r7, #8]
 800a7a8:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800a7aa:	68fb      	ldr	r3, [r7, #12]
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	68db      	ldr	r3, [r3, #12]
 800a7b0:	0c1b      	lsrs	r3, r3, #16
 800a7b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800a7b6:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800a7b8:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	4619      	mov	r1, r3
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	01db      	lsls	r3, r3, #7
 800a7c4:	440b      	add	r3, r1
 800a7c6:	3384      	adds	r3, #132	@ 0x84
 800a7c8:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800a7ca:	69fb      	ldr	r3, [r7, #28]
 800a7cc:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800a7ce:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 800a7d0:	68bb      	ldr	r3, [r7, #8]
 800a7d2:	68da      	ldr	r2, [r3, #12]
 800a7d4:	68fb      	ldr	r3, [r7, #12]
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	68db      	ldr	r3, [r3, #12]
 800a7da:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a7de:	4413      	add	r3, r2
 800a7e0:	041b      	lsls	r3, r3, #16
 800a7e2:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 800a7e4:	68fb      	ldr	r3, [r7, #12]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	461a      	mov	r2, r3
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	01db      	lsls	r3, r3, #7
 800a7ee:	4413      	add	r3, r2
 800a7f0:	3384      	adds	r3, #132	@ 0x84
 800a7f2:	689b      	ldr	r3, [r3, #8]
 800a7f4:	68fa      	ldr	r2, [r7, #12]
 800a7f6:	6812      	ldr	r2, [r2, #0]
 800a7f8:	4611      	mov	r1, r2
 800a7fa:	687a      	ldr	r2, [r7, #4]
 800a7fc:	01d2      	lsls	r2, r2, #7
 800a7fe:	440a      	add	r2, r1
 800a800:	3284      	adds	r2, #132	@ 0x84
 800a802:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800a806:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 800a808:	68bb      	ldr	r3, [r7, #8]
 800a80a:	689a      	ldr	r2, [r3, #8]
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	68db      	ldr	r3, [r3, #12]
 800a812:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a816:	4413      	add	r3, r2
 800a818:	1c5a      	adds	r2, r3, #1
 800a81a:	68fb      	ldr	r3, [r7, #12]
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	4619      	mov	r1, r3
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	01db      	lsls	r3, r3, #7
 800a824:	440b      	add	r3, r1
 800a826:	3384      	adds	r3, #132	@ 0x84
 800a828:	4619      	mov	r1, r3
 800a82a:	69fb      	ldr	r3, [r7, #28]
 800a82c:	4313      	orrs	r3, r2
 800a82e:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 800a830:	68fb      	ldr	r3, [r7, #12]
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	461a      	mov	r2, r3
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	01db      	lsls	r3, r3, #7
 800a83a:	4413      	add	r3, r2
 800a83c:	3384      	adds	r3, #132	@ 0x84
 800a83e:	691b      	ldr	r3, [r3, #16]
 800a840:	68fa      	ldr	r2, [r7, #12]
 800a842:	6812      	ldr	r2, [r2, #0]
 800a844:	4611      	mov	r1, r2
 800a846:	687a      	ldr	r2, [r7, #4]
 800a848:	01d2      	lsls	r2, r2, #7
 800a84a:	440a      	add	r2, r1
 800a84c:	3284      	adds	r2, #132	@ 0x84
 800a84e:	f023 0307 	bic.w	r3, r3, #7
 800a852:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	461a      	mov	r2, r3
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	01db      	lsls	r3, r3, #7
 800a85e:	4413      	add	r3, r2
 800a860:	3384      	adds	r3, #132	@ 0x84
 800a862:	461a      	mov	r2, r3
 800a864:	68bb      	ldr	r3, [r7, #8]
 800a866:	691b      	ldr	r3, [r3, #16]
 800a868:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 800a86a:	68bb      	ldr	r3, [r7, #8]
 800a86c:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800a870:	021b      	lsls	r3, r3, #8
 800a872:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 800a874:	68bb      	ldr	r3, [r7, #8]
 800a876:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800a87a:	041b      	lsls	r3, r3, #16
 800a87c:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 800a87e:	68bb      	ldr	r3, [r7, #8]
 800a880:	699b      	ldr	r3, [r3, #24]
 800a882:	061b      	lsls	r3, r3, #24
 800a884:	617b      	str	r3, [r7, #20]
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->DCCR, (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2));
 800a886:	68bb      	ldr	r3, [r7, #8]
 800a888:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800a88c:	461a      	mov	r2, r3
 800a88e:	69fb      	ldr	r3, [r7, #28]
 800a890:	431a      	orrs	r2, r3
 800a892:	69bb      	ldr	r3, [r7, #24]
 800a894:	431a      	orrs	r2, r3
 800a896:	68fb      	ldr	r3, [r7, #12]
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	4619      	mov	r1, r3
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	01db      	lsls	r3, r3, #7
 800a8a0:	440b      	add	r3, r1
 800a8a2:	3384      	adds	r3, #132	@ 0x84
 800a8a4:	4619      	mov	r1, r3
 800a8a6:	697b      	ldr	r3, [r7, #20]
 800a8a8:	4313      	orrs	r3, r2
 800a8aa:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 800a8ac:	68fb      	ldr	r3, [r7, #12]
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	461a      	mov	r2, r3
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	01db      	lsls	r3, r3, #7
 800a8b6:	4413      	add	r3, r2
 800a8b8:	3384      	adds	r3, #132	@ 0x84
 800a8ba:	695b      	ldr	r3, [r3, #20]
 800a8bc:	68fa      	ldr	r2, [r7, #12]
 800a8be:	6812      	ldr	r2, [r2, #0]
 800a8c0:	4611      	mov	r1, r2
 800a8c2:	687a      	ldr	r2, [r7, #4]
 800a8c4:	01d2      	lsls	r2, r2, #7
 800a8c6:	440a      	add	r2, r1
 800a8c8:	3284      	adds	r2, #132	@ 0x84
 800a8ca:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800a8ce:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 800a8d0:	68fb      	ldr	r3, [r7, #12]
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	461a      	mov	r2, r3
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	01db      	lsls	r3, r3, #7
 800a8da:	4413      	add	r3, r2
 800a8dc:	3384      	adds	r3, #132	@ 0x84
 800a8de:	461a      	mov	r2, r3
 800a8e0:	68bb      	ldr	r3, [r7, #8]
 800a8e2:	695b      	ldr	r3, [r3, #20]
 800a8e4:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	461a      	mov	r2, r3
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	01db      	lsls	r3, r3, #7
 800a8f0:	4413      	add	r3, r2
 800a8f2:	3384      	adds	r3, #132	@ 0x84
 800a8f4:	69da      	ldr	r2, [r3, #28]
 800a8f6:	68fb      	ldr	r3, [r7, #12]
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	4619      	mov	r1, r3
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	01db      	lsls	r3, r3, #7
 800a900:	440b      	add	r3, r1
 800a902:	3384      	adds	r3, #132	@ 0x84
 800a904:	4619      	mov	r1, r3
 800a906:	4b4f      	ldr	r3, [pc, #316]	@ (800aa44 <LTDC_SetConfig+0x2e4>)
 800a908:	4013      	ands	r3, r2
 800a90a:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800a90c:	68bb      	ldr	r3, [r7, #8]
 800a90e:	69da      	ldr	r2, [r3, #28]
 800a910:	68bb      	ldr	r3, [r7, #8]
 800a912:	6a1b      	ldr	r3, [r3, #32]
 800a914:	68f9      	ldr	r1, [r7, #12]
 800a916:	6809      	ldr	r1, [r1, #0]
 800a918:	4608      	mov	r0, r1
 800a91a:	6879      	ldr	r1, [r7, #4]
 800a91c:	01c9      	lsls	r1, r1, #7
 800a91e:	4401      	add	r1, r0
 800a920:	3184      	adds	r1, #132	@ 0x84
 800a922:	4313      	orrs	r3, r2
 800a924:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->CFBAR, pLayerCfg->FBStartAdress);
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	461a      	mov	r2, r3
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	01db      	lsls	r3, r3, #7
 800a930:	4413      	add	r3, r2
 800a932:	3384      	adds	r3, #132	@ 0x84
 800a934:	461a      	mov	r2, r3
 800a936:	68bb      	ldr	r3, [r7, #8]
 800a938:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a93a:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 800a93c:	68bb      	ldr	r3, [r7, #8]
 800a93e:	691b      	ldr	r3, [r3, #16]
 800a940:	2b00      	cmp	r3, #0
 800a942:	d102      	bne.n	800a94a <LTDC_SetConfig+0x1ea>
  {
    tmp = 4U;
 800a944:	2304      	movs	r3, #4
 800a946:	61fb      	str	r3, [r7, #28]
 800a948:	e01b      	b.n	800a982 <LTDC_SetConfig+0x222>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 800a94a:	68bb      	ldr	r3, [r7, #8]
 800a94c:	691b      	ldr	r3, [r3, #16]
 800a94e:	2b01      	cmp	r3, #1
 800a950:	d102      	bne.n	800a958 <LTDC_SetConfig+0x1f8>
  {
    tmp = 3U;
 800a952:	2303      	movs	r3, #3
 800a954:	61fb      	str	r3, [r7, #28]
 800a956:	e014      	b.n	800a982 <LTDC_SetConfig+0x222>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800a958:	68bb      	ldr	r3, [r7, #8]
 800a95a:	691b      	ldr	r3, [r3, #16]
 800a95c:	2b04      	cmp	r3, #4
 800a95e:	d00b      	beq.n	800a978 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800a960:	68bb      	ldr	r3, [r7, #8]
 800a962:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800a964:	2b02      	cmp	r3, #2
 800a966:	d007      	beq.n	800a978 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800a968:	68bb      	ldr	r3, [r7, #8]
 800a96a:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800a96c:	2b03      	cmp	r3, #3
 800a96e:	d003      	beq.n	800a978 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 800a970:	68bb      	ldr	r3, [r7, #8]
 800a972:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800a974:	2b07      	cmp	r3, #7
 800a976:	d102      	bne.n	800a97e <LTDC_SetConfig+0x21e>
  {
    tmp = 2U;
 800a978:	2302      	movs	r3, #2
 800a97a:	61fb      	str	r3, [r7, #28]
 800a97c:	e001      	b.n	800a982 <LTDC_SetConfig+0x222>
  }
  else
  {
    tmp = 1U;
 800a97e:	2301      	movs	r3, #1
 800a980:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 800a982:	68fb      	ldr	r3, [r7, #12]
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	461a      	mov	r2, r3
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	01db      	lsls	r3, r3, #7
 800a98c:	4413      	add	r3, r2
 800a98e:	3384      	adds	r3, #132	@ 0x84
 800a990:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a992:	68fa      	ldr	r2, [r7, #12]
 800a994:	6812      	ldr	r2, [r2, #0]
 800a996:	4611      	mov	r1, r2
 800a998:	687a      	ldr	r2, [r7, #4]
 800a99a:	01d2      	lsls	r2, r2, #7
 800a99c:	440a      	add	r2, r1
 800a99e:	3284      	adds	r2, #132	@ 0x84
 800a9a0:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 800a9a4:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800a9a6:	68bb      	ldr	r3, [r7, #8]
 800a9a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a9aa:	69fa      	ldr	r2, [r7, #28]
 800a9ac:	fb02 f303 	mul.w	r3, r2, r3
 800a9b0:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 800a9b2:	68bb      	ldr	r3, [r7, #8]
 800a9b4:	6859      	ldr	r1, [r3, #4]
 800a9b6:	68bb      	ldr	r3, [r7, #8]
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	1acb      	subs	r3, r1, r3
 800a9bc:	69f9      	ldr	r1, [r7, #28]
 800a9be:	fb01 f303 	mul.w	r3, r1, r3
 800a9c2:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800a9c4:	68f9      	ldr	r1, [r7, #12]
 800a9c6:	6809      	ldr	r1, [r1, #0]
 800a9c8:	4608      	mov	r0, r1
 800a9ca:	6879      	ldr	r1, [r7, #4]
 800a9cc:	01c9      	lsls	r1, r1, #7
 800a9ce:	4401      	add	r1, r0
 800a9d0:	3184      	adds	r1, #132	@ 0x84
 800a9d2:	4313      	orrs	r3, r2
 800a9d4:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 800a9d6:	68fb      	ldr	r3, [r7, #12]
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	461a      	mov	r2, r3
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	01db      	lsls	r3, r3, #7
 800a9e0:	4413      	add	r3, r2
 800a9e2:	3384      	adds	r3, #132	@ 0x84
 800a9e4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a9e6:	68fb      	ldr	r3, [r7, #12]
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	4619      	mov	r1, r3
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	01db      	lsls	r3, r3, #7
 800a9f0:	440b      	add	r3, r1
 800a9f2:	3384      	adds	r3, #132	@ 0x84
 800a9f4:	4619      	mov	r1, r3
 800a9f6:	4b14      	ldr	r3, [pc, #80]	@ (800aa48 <LTDC_SetConfig+0x2e8>)
 800a9f8:	4013      	ands	r3, r2
 800a9fa:	630b      	str	r3, [r1, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 800a9fc:	68fb      	ldr	r3, [r7, #12]
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	461a      	mov	r2, r3
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	01db      	lsls	r3, r3, #7
 800aa06:	4413      	add	r3, r2
 800aa08:	3384      	adds	r3, #132	@ 0x84
 800aa0a:	461a      	mov	r2, r3
 800aa0c:	68bb      	ldr	r3, [r7, #8]
 800aa0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa10:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800aa12:	68fb      	ldr	r3, [r7, #12]
 800aa14:	681b      	ldr	r3, [r3, #0]
 800aa16:	461a      	mov	r2, r3
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	01db      	lsls	r3, r3, #7
 800aa1c:	4413      	add	r3, r2
 800aa1e:	3384      	adds	r3, #132	@ 0x84
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	68fa      	ldr	r2, [r7, #12]
 800aa24:	6812      	ldr	r2, [r2, #0]
 800aa26:	4611      	mov	r1, r2
 800aa28:	687a      	ldr	r2, [r7, #4]
 800aa2a:	01d2      	lsls	r2, r2, #7
 800aa2c:	440a      	add	r2, r1
 800aa2e:	3284      	adds	r2, #132	@ 0x84
 800aa30:	f043 0301 	orr.w	r3, r3, #1
 800aa34:	6013      	str	r3, [r2, #0]
}
 800aa36:	bf00      	nop
 800aa38:	3724      	adds	r7, #36	@ 0x24
 800aa3a:	46bd      	mov	sp, r7
 800aa3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa40:	4770      	bx	lr
 800aa42:	bf00      	nop
 800aa44:	fffff8f8 	.word	0xfffff8f8
 800aa48:	fffff800 	.word	0xfffff800

0800aa4c <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800aa4c:	b480      	push	{r7}
 800aa4e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800aa50:	4b05      	ldr	r3, [pc, #20]	@ (800aa68 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	4a04      	ldr	r2, [pc, #16]	@ (800aa68 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800aa56:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800aa5a:	6013      	str	r3, [r2, #0]
}
 800aa5c:	bf00      	nop
 800aa5e:	46bd      	mov	sp, r7
 800aa60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa64:	4770      	bx	lr
 800aa66:	bf00      	nop
 800aa68:	40007000 	.word	0x40007000

0800aa6c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800aa6c:	b580      	push	{r7, lr}
 800aa6e:	b082      	sub	sp, #8
 800aa70:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800aa72:	2300      	movs	r3, #0
 800aa74:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800aa76:	4b23      	ldr	r3, [pc, #140]	@ (800ab04 <HAL_PWREx_EnableOverDrive+0x98>)
 800aa78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aa7a:	4a22      	ldr	r2, [pc, #136]	@ (800ab04 <HAL_PWREx_EnableOverDrive+0x98>)
 800aa7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800aa80:	6413      	str	r3, [r2, #64]	@ 0x40
 800aa82:	4b20      	ldr	r3, [pc, #128]	@ (800ab04 <HAL_PWREx_EnableOverDrive+0x98>)
 800aa84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aa86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800aa8a:	603b      	str	r3, [r7, #0]
 800aa8c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800aa8e:	4b1e      	ldr	r3, [pc, #120]	@ (800ab08 <HAL_PWREx_EnableOverDrive+0x9c>)
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	4a1d      	ldr	r2, [pc, #116]	@ (800ab08 <HAL_PWREx_EnableOverDrive+0x9c>)
 800aa94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800aa98:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800aa9a:	f7fa fbbf 	bl	800521c <HAL_GetTick>
 800aa9e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800aaa0:	e009      	b.n	800aab6 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800aaa2:	f7fa fbbb 	bl	800521c <HAL_GetTick>
 800aaa6:	4602      	mov	r2, r0
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	1ad3      	subs	r3, r2, r3
 800aaac:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800aab0:	d901      	bls.n	800aab6 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800aab2:	2303      	movs	r3, #3
 800aab4:	e022      	b.n	800aafc <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800aab6:	4b14      	ldr	r3, [pc, #80]	@ (800ab08 <HAL_PWREx_EnableOverDrive+0x9c>)
 800aab8:	685b      	ldr	r3, [r3, #4]
 800aaba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800aabe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800aac2:	d1ee      	bne.n	800aaa2 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800aac4:	4b10      	ldr	r3, [pc, #64]	@ (800ab08 <HAL_PWREx_EnableOverDrive+0x9c>)
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	4a0f      	ldr	r2, [pc, #60]	@ (800ab08 <HAL_PWREx_EnableOverDrive+0x9c>)
 800aaca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800aace:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800aad0:	f7fa fba4 	bl	800521c <HAL_GetTick>
 800aad4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800aad6:	e009      	b.n	800aaec <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800aad8:	f7fa fba0 	bl	800521c <HAL_GetTick>
 800aadc:	4602      	mov	r2, r0
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	1ad3      	subs	r3, r2, r3
 800aae2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800aae6:	d901      	bls.n	800aaec <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800aae8:	2303      	movs	r3, #3
 800aaea:	e007      	b.n	800aafc <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800aaec:	4b06      	ldr	r3, [pc, #24]	@ (800ab08 <HAL_PWREx_EnableOverDrive+0x9c>)
 800aaee:	685b      	ldr	r3, [r3, #4]
 800aaf0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aaf4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800aaf8:	d1ee      	bne.n	800aad8 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800aafa:	2300      	movs	r3, #0
}
 800aafc:	4618      	mov	r0, r3
 800aafe:	3708      	adds	r7, #8
 800ab00:	46bd      	mov	sp, r7
 800ab02:	bd80      	pop	{r7, pc}
 800ab04:	40023800 	.word	0x40023800
 800ab08:	40007000 	.word	0x40007000

0800ab0c <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 800ab0c:	b580      	push	{r7, lr}
 800ab0e:	b086      	sub	sp, #24
 800ab10:	af02      	add	r7, sp, #8
 800ab12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800ab14:	f7fa fb82 	bl	800521c <HAL_GetTick>
 800ab18:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	d101      	bne.n	800ab24 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 800ab20:	2301      	movs	r3, #1
 800ab22:	e067      	b.n	800abf4 <HAL_QSPI_Init+0xe8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ab2a:	b2db      	uxtb	r3, r3
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d10b      	bne.n	800ab48 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	2200      	movs	r2, #0
 800ab34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 800ab38:	6878      	ldr	r0, [r7, #4]
 800ab3a:	f7f7 fbb1 	bl	80022a0 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 800ab3e:	f241 3188 	movw	r1, #5000	@ 0x1388
 800ab42:	6878      	ldr	r0, [r7, #4]
 800ab44:	f000 f85e 	bl	800ac04 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	681b      	ldr	r3, [r3, #0]
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	689b      	ldr	r3, [r3, #8]
 800ab56:	3b01      	subs	r3, #1
 800ab58:	021a      	lsls	r2, r3, #8
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	430a      	orrs	r2, r1
 800ab60:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ab66:	9300      	str	r3, [sp, #0]
 800ab68:	68fb      	ldr	r3, [r7, #12]
 800ab6a:	2200      	movs	r2, #0
 800ab6c:	2120      	movs	r1, #32
 800ab6e:	6878      	ldr	r0, [r7, #4]
 800ab70:	f000 f856 	bl	800ac20 <QSPI_WaitFlagStateUntilTimeout>
 800ab74:	4603      	mov	r3, r0
 800ab76:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 800ab78:	7afb      	ldrb	r3, [r7, #11]
 800ab7a:	2b00      	cmp	r3, #0
 800ab7c:	d135      	bne.n	800abea <HAL_QSPI_Init+0xde>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	681b      	ldr	r3, [r3, #0]
 800ab82:	681a      	ldr	r2, [r3, #0]
 800ab84:	4b1d      	ldr	r3, [pc, #116]	@ (800abfc <HAL_QSPI_Init+0xf0>)
 800ab86:	4013      	ands	r3, r2
 800ab88:	687a      	ldr	r2, [r7, #4]
 800ab8a:	6852      	ldr	r2, [r2, #4]
 800ab8c:	0611      	lsls	r1, r2, #24
 800ab8e:	687a      	ldr	r2, [r7, #4]
 800ab90:	68d2      	ldr	r2, [r2, #12]
 800ab92:	4311      	orrs	r1, r2
 800ab94:	687a      	ldr	r2, [r7, #4]
 800ab96:	69d2      	ldr	r2, [r2, #28]
 800ab98:	4311      	orrs	r1, r2
 800ab9a:	687a      	ldr	r2, [r7, #4]
 800ab9c:	6a12      	ldr	r2, [r2, #32]
 800ab9e:	4311      	orrs	r1, r2
 800aba0:	687a      	ldr	r2, [r7, #4]
 800aba2:	6812      	ldr	r2, [r2, #0]
 800aba4:	430b      	orrs	r3, r1
 800aba6:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	685a      	ldr	r2, [r3, #4]
 800abae:	4b14      	ldr	r3, [pc, #80]	@ (800ac00 <HAL_QSPI_Init+0xf4>)
 800abb0:	4013      	ands	r3, r2
 800abb2:	687a      	ldr	r2, [r7, #4]
 800abb4:	6912      	ldr	r2, [r2, #16]
 800abb6:	0411      	lsls	r1, r2, #16
 800abb8:	687a      	ldr	r2, [r7, #4]
 800abba:	6952      	ldr	r2, [r2, #20]
 800abbc:	4311      	orrs	r1, r2
 800abbe:	687a      	ldr	r2, [r7, #4]
 800abc0:	6992      	ldr	r2, [r2, #24]
 800abc2:	4311      	orrs	r1, r2
 800abc4:	687a      	ldr	r2, [r7, #4]
 800abc6:	6812      	ldr	r2, [r2, #0]
 800abc8:	430b      	orrs	r3, r1
 800abca:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	681a      	ldr	r2, [r3, #0]
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	f042 0201 	orr.w	r2, r2, #1
 800abda:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	2200      	movs	r2, #0
 800abe0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	2201      	movs	r2, #1
 800abe6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	2200      	movs	r2, #0
 800abee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Return function status */
  return status;
 800abf2:	7afb      	ldrb	r3, [r7, #11]
}
 800abf4:	4618      	mov	r0, r3
 800abf6:	3710      	adds	r7, #16
 800abf8:	46bd      	mov	sp, r7
 800abfa:	bd80      	pop	{r7, pc}
 800abfc:	00ffff2f 	.word	0x00ffff2f
 800ac00:	ffe0f8fe 	.word	0xffe0f8fe

0800ac04 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 800ac04:	b480      	push	{r7}
 800ac06:	b083      	sub	sp, #12
 800ac08:	af00      	add	r7, sp, #0
 800ac0a:	6078      	str	r0, [r7, #4]
 800ac0c:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	683a      	ldr	r2, [r7, #0]
 800ac12:	649a      	str	r2, [r3, #72]	@ 0x48
}
 800ac14:	bf00      	nop
 800ac16:	370c      	adds	r7, #12
 800ac18:	46bd      	mov	sp, r7
 800ac1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac1e:	4770      	bx	lr

0800ac20 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800ac20:	b580      	push	{r7, lr}
 800ac22:	b084      	sub	sp, #16
 800ac24:	af00      	add	r7, sp, #0
 800ac26:	60f8      	str	r0, [r7, #12]
 800ac28:	60b9      	str	r1, [r7, #8]
 800ac2a:	603b      	str	r3, [r7, #0]
 800ac2c:	4613      	mov	r3, r2
 800ac2e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800ac30:	e01a      	b.n	800ac68 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ac32:	69bb      	ldr	r3, [r7, #24]
 800ac34:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ac38:	d016      	beq.n	800ac68 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ac3a:	f7fa faef 	bl	800521c <HAL_GetTick>
 800ac3e:	4602      	mov	r2, r0
 800ac40:	683b      	ldr	r3, [r7, #0]
 800ac42:	1ad3      	subs	r3, r2, r3
 800ac44:	69ba      	ldr	r2, [r7, #24]
 800ac46:	429a      	cmp	r2, r3
 800ac48:	d302      	bcc.n	800ac50 <QSPI_WaitFlagStateUntilTimeout+0x30>
 800ac4a:	69bb      	ldr	r3, [r7, #24]
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	d10b      	bne.n	800ac68 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 800ac50:	68fb      	ldr	r3, [r7, #12]
 800ac52:	2204      	movs	r2, #4
 800ac54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 800ac58:	68fb      	ldr	r3, [r7, #12]
 800ac5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ac5c:	f043 0201 	orr.w	r2, r3, #1
 800ac60:	68fb      	ldr	r3, [r7, #12]
 800ac62:	645a      	str	r2, [r3, #68]	@ 0x44

        return HAL_ERROR;
 800ac64:	2301      	movs	r3, #1
 800ac66:	e00e      	b.n	800ac86 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	689a      	ldr	r2, [r3, #8]
 800ac6e:	68bb      	ldr	r3, [r7, #8]
 800ac70:	4013      	ands	r3, r2
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	bf14      	ite	ne
 800ac76:	2301      	movne	r3, #1
 800ac78:	2300      	moveq	r3, #0
 800ac7a:	b2db      	uxtb	r3, r3
 800ac7c:	461a      	mov	r2, r3
 800ac7e:	79fb      	ldrb	r3, [r7, #7]
 800ac80:	429a      	cmp	r2, r3
 800ac82:	d1d6      	bne.n	800ac32 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800ac84:	2300      	movs	r3, #0
}
 800ac86:	4618      	mov	r0, r3
 800ac88:	3710      	adds	r7, #16
 800ac8a:	46bd      	mov	sp, r7
 800ac8c:	bd80      	pop	{r7, pc}
	...

0800ac90 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800ac90:	b580      	push	{r7, lr}
 800ac92:	b086      	sub	sp, #24
 800ac94:	af00      	add	r7, sp, #0
 800ac96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800ac98:	2300      	movs	r3, #0
 800ac9a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	d101      	bne.n	800aca6 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800aca2:	2301      	movs	r3, #1
 800aca4:	e291      	b.n	800b1ca <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	f003 0301 	and.w	r3, r3, #1
 800acae:	2b00      	cmp	r3, #0
 800acb0:	f000 8087 	beq.w	800adc2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800acb4:	4b96      	ldr	r3, [pc, #600]	@ (800af10 <HAL_RCC_OscConfig+0x280>)
 800acb6:	689b      	ldr	r3, [r3, #8]
 800acb8:	f003 030c 	and.w	r3, r3, #12
 800acbc:	2b04      	cmp	r3, #4
 800acbe:	d00c      	beq.n	800acda <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800acc0:	4b93      	ldr	r3, [pc, #588]	@ (800af10 <HAL_RCC_OscConfig+0x280>)
 800acc2:	689b      	ldr	r3, [r3, #8]
 800acc4:	f003 030c 	and.w	r3, r3, #12
 800acc8:	2b08      	cmp	r3, #8
 800acca:	d112      	bne.n	800acf2 <HAL_RCC_OscConfig+0x62>
 800accc:	4b90      	ldr	r3, [pc, #576]	@ (800af10 <HAL_RCC_OscConfig+0x280>)
 800acce:	685b      	ldr	r3, [r3, #4]
 800acd0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800acd4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800acd8:	d10b      	bne.n	800acf2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800acda:	4b8d      	ldr	r3, [pc, #564]	@ (800af10 <HAL_RCC_OscConfig+0x280>)
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d06c      	beq.n	800adc0 <HAL_RCC_OscConfig+0x130>
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	685b      	ldr	r3, [r3, #4]
 800acea:	2b00      	cmp	r3, #0
 800acec:	d168      	bne.n	800adc0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800acee:	2301      	movs	r3, #1
 800acf0:	e26b      	b.n	800b1ca <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	685b      	ldr	r3, [r3, #4]
 800acf6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800acfa:	d106      	bne.n	800ad0a <HAL_RCC_OscConfig+0x7a>
 800acfc:	4b84      	ldr	r3, [pc, #528]	@ (800af10 <HAL_RCC_OscConfig+0x280>)
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	4a83      	ldr	r2, [pc, #524]	@ (800af10 <HAL_RCC_OscConfig+0x280>)
 800ad02:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ad06:	6013      	str	r3, [r2, #0]
 800ad08:	e02e      	b.n	800ad68 <HAL_RCC_OscConfig+0xd8>
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	685b      	ldr	r3, [r3, #4]
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	d10c      	bne.n	800ad2c <HAL_RCC_OscConfig+0x9c>
 800ad12:	4b7f      	ldr	r3, [pc, #508]	@ (800af10 <HAL_RCC_OscConfig+0x280>)
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	4a7e      	ldr	r2, [pc, #504]	@ (800af10 <HAL_RCC_OscConfig+0x280>)
 800ad18:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ad1c:	6013      	str	r3, [r2, #0]
 800ad1e:	4b7c      	ldr	r3, [pc, #496]	@ (800af10 <HAL_RCC_OscConfig+0x280>)
 800ad20:	681b      	ldr	r3, [r3, #0]
 800ad22:	4a7b      	ldr	r2, [pc, #492]	@ (800af10 <HAL_RCC_OscConfig+0x280>)
 800ad24:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800ad28:	6013      	str	r3, [r2, #0]
 800ad2a:	e01d      	b.n	800ad68 <HAL_RCC_OscConfig+0xd8>
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	685b      	ldr	r3, [r3, #4]
 800ad30:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800ad34:	d10c      	bne.n	800ad50 <HAL_RCC_OscConfig+0xc0>
 800ad36:	4b76      	ldr	r3, [pc, #472]	@ (800af10 <HAL_RCC_OscConfig+0x280>)
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	4a75      	ldr	r2, [pc, #468]	@ (800af10 <HAL_RCC_OscConfig+0x280>)
 800ad3c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800ad40:	6013      	str	r3, [r2, #0]
 800ad42:	4b73      	ldr	r3, [pc, #460]	@ (800af10 <HAL_RCC_OscConfig+0x280>)
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	4a72      	ldr	r2, [pc, #456]	@ (800af10 <HAL_RCC_OscConfig+0x280>)
 800ad48:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ad4c:	6013      	str	r3, [r2, #0]
 800ad4e:	e00b      	b.n	800ad68 <HAL_RCC_OscConfig+0xd8>
 800ad50:	4b6f      	ldr	r3, [pc, #444]	@ (800af10 <HAL_RCC_OscConfig+0x280>)
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	4a6e      	ldr	r2, [pc, #440]	@ (800af10 <HAL_RCC_OscConfig+0x280>)
 800ad56:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ad5a:	6013      	str	r3, [r2, #0]
 800ad5c:	4b6c      	ldr	r3, [pc, #432]	@ (800af10 <HAL_RCC_OscConfig+0x280>)
 800ad5e:	681b      	ldr	r3, [r3, #0]
 800ad60:	4a6b      	ldr	r2, [pc, #428]	@ (800af10 <HAL_RCC_OscConfig+0x280>)
 800ad62:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800ad66:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	685b      	ldr	r3, [r3, #4]
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d013      	beq.n	800ad98 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ad70:	f7fa fa54 	bl	800521c <HAL_GetTick>
 800ad74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800ad76:	e008      	b.n	800ad8a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800ad78:	f7fa fa50 	bl	800521c <HAL_GetTick>
 800ad7c:	4602      	mov	r2, r0
 800ad7e:	693b      	ldr	r3, [r7, #16]
 800ad80:	1ad3      	subs	r3, r2, r3
 800ad82:	2b64      	cmp	r3, #100	@ 0x64
 800ad84:	d901      	bls.n	800ad8a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800ad86:	2303      	movs	r3, #3
 800ad88:	e21f      	b.n	800b1ca <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800ad8a:	4b61      	ldr	r3, [pc, #388]	@ (800af10 <HAL_RCC_OscConfig+0x280>)
 800ad8c:	681b      	ldr	r3, [r3, #0]
 800ad8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ad92:	2b00      	cmp	r3, #0
 800ad94:	d0f0      	beq.n	800ad78 <HAL_RCC_OscConfig+0xe8>
 800ad96:	e014      	b.n	800adc2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ad98:	f7fa fa40 	bl	800521c <HAL_GetTick>
 800ad9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800ad9e:	e008      	b.n	800adb2 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800ada0:	f7fa fa3c 	bl	800521c <HAL_GetTick>
 800ada4:	4602      	mov	r2, r0
 800ada6:	693b      	ldr	r3, [r7, #16]
 800ada8:	1ad3      	subs	r3, r2, r3
 800adaa:	2b64      	cmp	r3, #100	@ 0x64
 800adac:	d901      	bls.n	800adb2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800adae:	2303      	movs	r3, #3
 800adb0:	e20b      	b.n	800b1ca <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800adb2:	4b57      	ldr	r3, [pc, #348]	@ (800af10 <HAL_RCC_OscConfig+0x280>)
 800adb4:	681b      	ldr	r3, [r3, #0]
 800adb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800adba:	2b00      	cmp	r3, #0
 800adbc:	d1f0      	bne.n	800ada0 <HAL_RCC_OscConfig+0x110>
 800adbe:	e000      	b.n	800adc2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800adc0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	f003 0302 	and.w	r3, r3, #2
 800adca:	2b00      	cmp	r3, #0
 800adcc:	d069      	beq.n	800aea2 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800adce:	4b50      	ldr	r3, [pc, #320]	@ (800af10 <HAL_RCC_OscConfig+0x280>)
 800add0:	689b      	ldr	r3, [r3, #8]
 800add2:	f003 030c 	and.w	r3, r3, #12
 800add6:	2b00      	cmp	r3, #0
 800add8:	d00b      	beq.n	800adf2 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800adda:	4b4d      	ldr	r3, [pc, #308]	@ (800af10 <HAL_RCC_OscConfig+0x280>)
 800addc:	689b      	ldr	r3, [r3, #8]
 800adde:	f003 030c 	and.w	r3, r3, #12
 800ade2:	2b08      	cmp	r3, #8
 800ade4:	d11c      	bne.n	800ae20 <HAL_RCC_OscConfig+0x190>
 800ade6:	4b4a      	ldr	r3, [pc, #296]	@ (800af10 <HAL_RCC_OscConfig+0x280>)
 800ade8:	685b      	ldr	r3, [r3, #4]
 800adea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d116      	bne.n	800ae20 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800adf2:	4b47      	ldr	r3, [pc, #284]	@ (800af10 <HAL_RCC_OscConfig+0x280>)
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	f003 0302 	and.w	r3, r3, #2
 800adfa:	2b00      	cmp	r3, #0
 800adfc:	d005      	beq.n	800ae0a <HAL_RCC_OscConfig+0x17a>
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	68db      	ldr	r3, [r3, #12]
 800ae02:	2b01      	cmp	r3, #1
 800ae04:	d001      	beq.n	800ae0a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800ae06:	2301      	movs	r3, #1
 800ae08:	e1df      	b.n	800b1ca <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ae0a:	4b41      	ldr	r3, [pc, #260]	@ (800af10 <HAL_RCC_OscConfig+0x280>)
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	691b      	ldr	r3, [r3, #16]
 800ae16:	00db      	lsls	r3, r3, #3
 800ae18:	493d      	ldr	r1, [pc, #244]	@ (800af10 <HAL_RCC_OscConfig+0x280>)
 800ae1a:	4313      	orrs	r3, r2
 800ae1c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800ae1e:	e040      	b.n	800aea2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	68db      	ldr	r3, [r3, #12]
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d023      	beq.n	800ae70 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800ae28:	4b39      	ldr	r3, [pc, #228]	@ (800af10 <HAL_RCC_OscConfig+0x280>)
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	4a38      	ldr	r2, [pc, #224]	@ (800af10 <HAL_RCC_OscConfig+0x280>)
 800ae2e:	f043 0301 	orr.w	r3, r3, #1
 800ae32:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ae34:	f7fa f9f2 	bl	800521c <HAL_GetTick>
 800ae38:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800ae3a:	e008      	b.n	800ae4e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ae3c:	f7fa f9ee 	bl	800521c <HAL_GetTick>
 800ae40:	4602      	mov	r2, r0
 800ae42:	693b      	ldr	r3, [r7, #16]
 800ae44:	1ad3      	subs	r3, r2, r3
 800ae46:	2b02      	cmp	r3, #2
 800ae48:	d901      	bls.n	800ae4e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800ae4a:	2303      	movs	r3, #3
 800ae4c:	e1bd      	b.n	800b1ca <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800ae4e:	4b30      	ldr	r3, [pc, #192]	@ (800af10 <HAL_RCC_OscConfig+0x280>)
 800ae50:	681b      	ldr	r3, [r3, #0]
 800ae52:	f003 0302 	and.w	r3, r3, #2
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d0f0      	beq.n	800ae3c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ae5a:	4b2d      	ldr	r3, [pc, #180]	@ (800af10 <HAL_RCC_OscConfig+0x280>)
 800ae5c:	681b      	ldr	r3, [r3, #0]
 800ae5e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	691b      	ldr	r3, [r3, #16]
 800ae66:	00db      	lsls	r3, r3, #3
 800ae68:	4929      	ldr	r1, [pc, #164]	@ (800af10 <HAL_RCC_OscConfig+0x280>)
 800ae6a:	4313      	orrs	r3, r2
 800ae6c:	600b      	str	r3, [r1, #0]
 800ae6e:	e018      	b.n	800aea2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800ae70:	4b27      	ldr	r3, [pc, #156]	@ (800af10 <HAL_RCC_OscConfig+0x280>)
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	4a26      	ldr	r2, [pc, #152]	@ (800af10 <HAL_RCC_OscConfig+0x280>)
 800ae76:	f023 0301 	bic.w	r3, r3, #1
 800ae7a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ae7c:	f7fa f9ce 	bl	800521c <HAL_GetTick>
 800ae80:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800ae82:	e008      	b.n	800ae96 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ae84:	f7fa f9ca 	bl	800521c <HAL_GetTick>
 800ae88:	4602      	mov	r2, r0
 800ae8a:	693b      	ldr	r3, [r7, #16]
 800ae8c:	1ad3      	subs	r3, r2, r3
 800ae8e:	2b02      	cmp	r3, #2
 800ae90:	d901      	bls.n	800ae96 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800ae92:	2303      	movs	r3, #3
 800ae94:	e199      	b.n	800b1ca <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800ae96:	4b1e      	ldr	r3, [pc, #120]	@ (800af10 <HAL_RCC_OscConfig+0x280>)
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	f003 0302 	and.w	r3, r3, #2
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d1f0      	bne.n	800ae84 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	f003 0308 	and.w	r3, r3, #8
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d038      	beq.n	800af20 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	695b      	ldr	r3, [r3, #20]
 800aeb2:	2b00      	cmp	r3, #0
 800aeb4:	d019      	beq.n	800aeea <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800aeb6:	4b16      	ldr	r3, [pc, #88]	@ (800af10 <HAL_RCC_OscConfig+0x280>)
 800aeb8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800aeba:	4a15      	ldr	r2, [pc, #84]	@ (800af10 <HAL_RCC_OscConfig+0x280>)
 800aebc:	f043 0301 	orr.w	r3, r3, #1
 800aec0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800aec2:	f7fa f9ab 	bl	800521c <HAL_GetTick>
 800aec6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800aec8:	e008      	b.n	800aedc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800aeca:	f7fa f9a7 	bl	800521c <HAL_GetTick>
 800aece:	4602      	mov	r2, r0
 800aed0:	693b      	ldr	r3, [r7, #16]
 800aed2:	1ad3      	subs	r3, r2, r3
 800aed4:	2b02      	cmp	r3, #2
 800aed6:	d901      	bls.n	800aedc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800aed8:	2303      	movs	r3, #3
 800aeda:	e176      	b.n	800b1ca <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800aedc:	4b0c      	ldr	r3, [pc, #48]	@ (800af10 <HAL_RCC_OscConfig+0x280>)
 800aede:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800aee0:	f003 0302 	and.w	r3, r3, #2
 800aee4:	2b00      	cmp	r3, #0
 800aee6:	d0f0      	beq.n	800aeca <HAL_RCC_OscConfig+0x23a>
 800aee8:	e01a      	b.n	800af20 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800aeea:	4b09      	ldr	r3, [pc, #36]	@ (800af10 <HAL_RCC_OscConfig+0x280>)
 800aeec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800aeee:	4a08      	ldr	r2, [pc, #32]	@ (800af10 <HAL_RCC_OscConfig+0x280>)
 800aef0:	f023 0301 	bic.w	r3, r3, #1
 800aef4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800aef6:	f7fa f991 	bl	800521c <HAL_GetTick>
 800aefa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800aefc:	e00a      	b.n	800af14 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800aefe:	f7fa f98d 	bl	800521c <HAL_GetTick>
 800af02:	4602      	mov	r2, r0
 800af04:	693b      	ldr	r3, [r7, #16]
 800af06:	1ad3      	subs	r3, r2, r3
 800af08:	2b02      	cmp	r3, #2
 800af0a:	d903      	bls.n	800af14 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800af0c:	2303      	movs	r3, #3
 800af0e:	e15c      	b.n	800b1ca <HAL_RCC_OscConfig+0x53a>
 800af10:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800af14:	4b91      	ldr	r3, [pc, #580]	@ (800b15c <HAL_RCC_OscConfig+0x4cc>)
 800af16:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800af18:	f003 0302 	and.w	r3, r3, #2
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	d1ee      	bne.n	800aefe <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	681b      	ldr	r3, [r3, #0]
 800af24:	f003 0304 	and.w	r3, r3, #4
 800af28:	2b00      	cmp	r3, #0
 800af2a:	f000 80a4 	beq.w	800b076 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800af2e:	4b8b      	ldr	r3, [pc, #556]	@ (800b15c <HAL_RCC_OscConfig+0x4cc>)
 800af30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800af32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800af36:	2b00      	cmp	r3, #0
 800af38:	d10d      	bne.n	800af56 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800af3a:	4b88      	ldr	r3, [pc, #544]	@ (800b15c <HAL_RCC_OscConfig+0x4cc>)
 800af3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800af3e:	4a87      	ldr	r2, [pc, #540]	@ (800b15c <HAL_RCC_OscConfig+0x4cc>)
 800af40:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800af44:	6413      	str	r3, [r2, #64]	@ 0x40
 800af46:	4b85      	ldr	r3, [pc, #532]	@ (800b15c <HAL_RCC_OscConfig+0x4cc>)
 800af48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800af4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800af4e:	60bb      	str	r3, [r7, #8]
 800af50:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800af52:	2301      	movs	r3, #1
 800af54:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800af56:	4b82      	ldr	r3, [pc, #520]	@ (800b160 <HAL_RCC_OscConfig+0x4d0>)
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800af5e:	2b00      	cmp	r3, #0
 800af60:	d118      	bne.n	800af94 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800af62:	4b7f      	ldr	r3, [pc, #508]	@ (800b160 <HAL_RCC_OscConfig+0x4d0>)
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	4a7e      	ldr	r2, [pc, #504]	@ (800b160 <HAL_RCC_OscConfig+0x4d0>)
 800af68:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800af6c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800af6e:	f7fa f955 	bl	800521c <HAL_GetTick>
 800af72:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800af74:	e008      	b.n	800af88 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800af76:	f7fa f951 	bl	800521c <HAL_GetTick>
 800af7a:	4602      	mov	r2, r0
 800af7c:	693b      	ldr	r3, [r7, #16]
 800af7e:	1ad3      	subs	r3, r2, r3
 800af80:	2b64      	cmp	r3, #100	@ 0x64
 800af82:	d901      	bls.n	800af88 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800af84:	2303      	movs	r3, #3
 800af86:	e120      	b.n	800b1ca <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800af88:	4b75      	ldr	r3, [pc, #468]	@ (800b160 <HAL_RCC_OscConfig+0x4d0>)
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800af90:	2b00      	cmp	r3, #0
 800af92:	d0f0      	beq.n	800af76 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	689b      	ldr	r3, [r3, #8]
 800af98:	2b01      	cmp	r3, #1
 800af9a:	d106      	bne.n	800afaa <HAL_RCC_OscConfig+0x31a>
 800af9c:	4b6f      	ldr	r3, [pc, #444]	@ (800b15c <HAL_RCC_OscConfig+0x4cc>)
 800af9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800afa0:	4a6e      	ldr	r2, [pc, #440]	@ (800b15c <HAL_RCC_OscConfig+0x4cc>)
 800afa2:	f043 0301 	orr.w	r3, r3, #1
 800afa6:	6713      	str	r3, [r2, #112]	@ 0x70
 800afa8:	e02d      	b.n	800b006 <HAL_RCC_OscConfig+0x376>
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	689b      	ldr	r3, [r3, #8]
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d10c      	bne.n	800afcc <HAL_RCC_OscConfig+0x33c>
 800afb2:	4b6a      	ldr	r3, [pc, #424]	@ (800b15c <HAL_RCC_OscConfig+0x4cc>)
 800afb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800afb6:	4a69      	ldr	r2, [pc, #420]	@ (800b15c <HAL_RCC_OscConfig+0x4cc>)
 800afb8:	f023 0301 	bic.w	r3, r3, #1
 800afbc:	6713      	str	r3, [r2, #112]	@ 0x70
 800afbe:	4b67      	ldr	r3, [pc, #412]	@ (800b15c <HAL_RCC_OscConfig+0x4cc>)
 800afc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800afc2:	4a66      	ldr	r2, [pc, #408]	@ (800b15c <HAL_RCC_OscConfig+0x4cc>)
 800afc4:	f023 0304 	bic.w	r3, r3, #4
 800afc8:	6713      	str	r3, [r2, #112]	@ 0x70
 800afca:	e01c      	b.n	800b006 <HAL_RCC_OscConfig+0x376>
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	689b      	ldr	r3, [r3, #8]
 800afd0:	2b05      	cmp	r3, #5
 800afd2:	d10c      	bne.n	800afee <HAL_RCC_OscConfig+0x35e>
 800afd4:	4b61      	ldr	r3, [pc, #388]	@ (800b15c <HAL_RCC_OscConfig+0x4cc>)
 800afd6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800afd8:	4a60      	ldr	r2, [pc, #384]	@ (800b15c <HAL_RCC_OscConfig+0x4cc>)
 800afda:	f043 0304 	orr.w	r3, r3, #4
 800afde:	6713      	str	r3, [r2, #112]	@ 0x70
 800afe0:	4b5e      	ldr	r3, [pc, #376]	@ (800b15c <HAL_RCC_OscConfig+0x4cc>)
 800afe2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800afe4:	4a5d      	ldr	r2, [pc, #372]	@ (800b15c <HAL_RCC_OscConfig+0x4cc>)
 800afe6:	f043 0301 	orr.w	r3, r3, #1
 800afea:	6713      	str	r3, [r2, #112]	@ 0x70
 800afec:	e00b      	b.n	800b006 <HAL_RCC_OscConfig+0x376>
 800afee:	4b5b      	ldr	r3, [pc, #364]	@ (800b15c <HAL_RCC_OscConfig+0x4cc>)
 800aff0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aff2:	4a5a      	ldr	r2, [pc, #360]	@ (800b15c <HAL_RCC_OscConfig+0x4cc>)
 800aff4:	f023 0301 	bic.w	r3, r3, #1
 800aff8:	6713      	str	r3, [r2, #112]	@ 0x70
 800affa:	4b58      	ldr	r3, [pc, #352]	@ (800b15c <HAL_RCC_OscConfig+0x4cc>)
 800affc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800affe:	4a57      	ldr	r2, [pc, #348]	@ (800b15c <HAL_RCC_OscConfig+0x4cc>)
 800b000:	f023 0304 	bic.w	r3, r3, #4
 800b004:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	689b      	ldr	r3, [r3, #8]
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	d015      	beq.n	800b03a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b00e:	f7fa f905 	bl	800521c <HAL_GetTick>
 800b012:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b014:	e00a      	b.n	800b02c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b016:	f7fa f901 	bl	800521c <HAL_GetTick>
 800b01a:	4602      	mov	r2, r0
 800b01c:	693b      	ldr	r3, [r7, #16]
 800b01e:	1ad3      	subs	r3, r2, r3
 800b020:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b024:	4293      	cmp	r3, r2
 800b026:	d901      	bls.n	800b02c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800b028:	2303      	movs	r3, #3
 800b02a:	e0ce      	b.n	800b1ca <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b02c:	4b4b      	ldr	r3, [pc, #300]	@ (800b15c <HAL_RCC_OscConfig+0x4cc>)
 800b02e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b030:	f003 0302 	and.w	r3, r3, #2
 800b034:	2b00      	cmp	r3, #0
 800b036:	d0ee      	beq.n	800b016 <HAL_RCC_OscConfig+0x386>
 800b038:	e014      	b.n	800b064 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b03a:	f7fa f8ef 	bl	800521c <HAL_GetTick>
 800b03e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b040:	e00a      	b.n	800b058 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b042:	f7fa f8eb 	bl	800521c <HAL_GetTick>
 800b046:	4602      	mov	r2, r0
 800b048:	693b      	ldr	r3, [r7, #16]
 800b04a:	1ad3      	subs	r3, r2, r3
 800b04c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b050:	4293      	cmp	r3, r2
 800b052:	d901      	bls.n	800b058 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800b054:	2303      	movs	r3, #3
 800b056:	e0b8      	b.n	800b1ca <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b058:	4b40      	ldr	r3, [pc, #256]	@ (800b15c <HAL_RCC_OscConfig+0x4cc>)
 800b05a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b05c:	f003 0302 	and.w	r3, r3, #2
 800b060:	2b00      	cmp	r3, #0
 800b062:	d1ee      	bne.n	800b042 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800b064:	7dfb      	ldrb	r3, [r7, #23]
 800b066:	2b01      	cmp	r3, #1
 800b068:	d105      	bne.n	800b076 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b06a:	4b3c      	ldr	r3, [pc, #240]	@ (800b15c <HAL_RCC_OscConfig+0x4cc>)
 800b06c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b06e:	4a3b      	ldr	r2, [pc, #236]	@ (800b15c <HAL_RCC_OscConfig+0x4cc>)
 800b070:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b074:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	699b      	ldr	r3, [r3, #24]
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	f000 80a4 	beq.w	800b1c8 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800b080:	4b36      	ldr	r3, [pc, #216]	@ (800b15c <HAL_RCC_OscConfig+0x4cc>)
 800b082:	689b      	ldr	r3, [r3, #8]
 800b084:	f003 030c 	and.w	r3, r3, #12
 800b088:	2b08      	cmp	r3, #8
 800b08a:	d06b      	beq.n	800b164 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	699b      	ldr	r3, [r3, #24]
 800b090:	2b02      	cmp	r3, #2
 800b092:	d149      	bne.n	800b128 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b094:	4b31      	ldr	r3, [pc, #196]	@ (800b15c <HAL_RCC_OscConfig+0x4cc>)
 800b096:	681b      	ldr	r3, [r3, #0]
 800b098:	4a30      	ldr	r2, [pc, #192]	@ (800b15c <HAL_RCC_OscConfig+0x4cc>)
 800b09a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b09e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b0a0:	f7fa f8bc 	bl	800521c <HAL_GetTick>
 800b0a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b0a6:	e008      	b.n	800b0ba <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b0a8:	f7fa f8b8 	bl	800521c <HAL_GetTick>
 800b0ac:	4602      	mov	r2, r0
 800b0ae:	693b      	ldr	r3, [r7, #16]
 800b0b0:	1ad3      	subs	r3, r2, r3
 800b0b2:	2b02      	cmp	r3, #2
 800b0b4:	d901      	bls.n	800b0ba <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800b0b6:	2303      	movs	r3, #3
 800b0b8:	e087      	b.n	800b1ca <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b0ba:	4b28      	ldr	r3, [pc, #160]	@ (800b15c <HAL_RCC_OscConfig+0x4cc>)
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d1f0      	bne.n	800b0a8 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	69da      	ldr	r2, [r3, #28]
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	6a1b      	ldr	r3, [r3, #32]
 800b0ce:	431a      	orrs	r2, r3
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b0d4:	019b      	lsls	r3, r3, #6
 800b0d6:	431a      	orrs	r2, r3
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b0dc:	085b      	lsrs	r3, r3, #1
 800b0de:	3b01      	subs	r3, #1
 800b0e0:	041b      	lsls	r3, r3, #16
 800b0e2:	431a      	orrs	r2, r3
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b0e8:	061b      	lsls	r3, r3, #24
 800b0ea:	4313      	orrs	r3, r2
 800b0ec:	4a1b      	ldr	r2, [pc, #108]	@ (800b15c <HAL_RCC_OscConfig+0x4cc>)
 800b0ee:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800b0f2:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b0f4:	4b19      	ldr	r3, [pc, #100]	@ (800b15c <HAL_RCC_OscConfig+0x4cc>)
 800b0f6:	681b      	ldr	r3, [r3, #0]
 800b0f8:	4a18      	ldr	r2, [pc, #96]	@ (800b15c <HAL_RCC_OscConfig+0x4cc>)
 800b0fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b0fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b100:	f7fa f88c 	bl	800521c <HAL_GetTick>
 800b104:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b106:	e008      	b.n	800b11a <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b108:	f7fa f888 	bl	800521c <HAL_GetTick>
 800b10c:	4602      	mov	r2, r0
 800b10e:	693b      	ldr	r3, [r7, #16]
 800b110:	1ad3      	subs	r3, r2, r3
 800b112:	2b02      	cmp	r3, #2
 800b114:	d901      	bls.n	800b11a <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800b116:	2303      	movs	r3, #3
 800b118:	e057      	b.n	800b1ca <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b11a:	4b10      	ldr	r3, [pc, #64]	@ (800b15c <HAL_RCC_OscConfig+0x4cc>)
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b122:	2b00      	cmp	r3, #0
 800b124:	d0f0      	beq.n	800b108 <HAL_RCC_OscConfig+0x478>
 800b126:	e04f      	b.n	800b1c8 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b128:	4b0c      	ldr	r3, [pc, #48]	@ (800b15c <HAL_RCC_OscConfig+0x4cc>)
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	4a0b      	ldr	r2, [pc, #44]	@ (800b15c <HAL_RCC_OscConfig+0x4cc>)
 800b12e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b132:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b134:	f7fa f872 	bl	800521c <HAL_GetTick>
 800b138:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b13a:	e008      	b.n	800b14e <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b13c:	f7fa f86e 	bl	800521c <HAL_GetTick>
 800b140:	4602      	mov	r2, r0
 800b142:	693b      	ldr	r3, [r7, #16]
 800b144:	1ad3      	subs	r3, r2, r3
 800b146:	2b02      	cmp	r3, #2
 800b148:	d901      	bls.n	800b14e <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800b14a:	2303      	movs	r3, #3
 800b14c:	e03d      	b.n	800b1ca <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b14e:	4b03      	ldr	r3, [pc, #12]	@ (800b15c <HAL_RCC_OscConfig+0x4cc>)
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b156:	2b00      	cmp	r3, #0
 800b158:	d1f0      	bne.n	800b13c <HAL_RCC_OscConfig+0x4ac>
 800b15a:	e035      	b.n	800b1c8 <HAL_RCC_OscConfig+0x538>
 800b15c:	40023800 	.word	0x40023800
 800b160:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800b164:	4b1b      	ldr	r3, [pc, #108]	@ (800b1d4 <HAL_RCC_OscConfig+0x544>)
 800b166:	685b      	ldr	r3, [r3, #4]
 800b168:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	699b      	ldr	r3, [r3, #24]
 800b16e:	2b01      	cmp	r3, #1
 800b170:	d028      	beq.n	800b1c4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b172:	68fb      	ldr	r3, [r7, #12]
 800b174:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b17c:	429a      	cmp	r2, r3
 800b17e:	d121      	bne.n	800b1c4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800b180:	68fb      	ldr	r3, [r7, #12]
 800b182:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b18a:	429a      	cmp	r2, r3
 800b18c:	d11a      	bne.n	800b1c4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800b18e:	68fa      	ldr	r2, [r7, #12]
 800b190:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800b194:	4013      	ands	r3, r2
 800b196:	687a      	ldr	r2, [r7, #4]
 800b198:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800b19a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800b19c:	4293      	cmp	r3, r2
 800b19e:	d111      	bne.n	800b1c4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b1aa:	085b      	lsrs	r3, r3, #1
 800b1ac:	3b01      	subs	r3, #1
 800b1ae:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800b1b0:	429a      	cmp	r2, r3
 800b1b2:	d107      	bne.n	800b1c4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800b1b4:	68fb      	ldr	r3, [r7, #12]
 800b1b6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b1be:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800b1c0:	429a      	cmp	r2, r3
 800b1c2:	d001      	beq.n	800b1c8 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 800b1c4:	2301      	movs	r3, #1
 800b1c6:	e000      	b.n	800b1ca <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 800b1c8:	2300      	movs	r3, #0
}
 800b1ca:	4618      	mov	r0, r3
 800b1cc:	3718      	adds	r7, #24
 800b1ce:	46bd      	mov	sp, r7
 800b1d0:	bd80      	pop	{r7, pc}
 800b1d2:	bf00      	nop
 800b1d4:	40023800 	.word	0x40023800

0800b1d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b1d8:	b580      	push	{r7, lr}
 800b1da:	b084      	sub	sp, #16
 800b1dc:	af00      	add	r7, sp, #0
 800b1de:	6078      	str	r0, [r7, #4]
 800b1e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800b1e2:	2300      	movs	r3, #0
 800b1e4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	d101      	bne.n	800b1f0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800b1ec:	2301      	movs	r3, #1
 800b1ee:	e0d0      	b.n	800b392 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800b1f0:	4b6a      	ldr	r3, [pc, #424]	@ (800b39c <HAL_RCC_ClockConfig+0x1c4>)
 800b1f2:	681b      	ldr	r3, [r3, #0]
 800b1f4:	f003 030f 	and.w	r3, r3, #15
 800b1f8:	683a      	ldr	r2, [r7, #0]
 800b1fa:	429a      	cmp	r2, r3
 800b1fc:	d910      	bls.n	800b220 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b1fe:	4b67      	ldr	r3, [pc, #412]	@ (800b39c <HAL_RCC_ClockConfig+0x1c4>)
 800b200:	681b      	ldr	r3, [r3, #0]
 800b202:	f023 020f 	bic.w	r2, r3, #15
 800b206:	4965      	ldr	r1, [pc, #404]	@ (800b39c <HAL_RCC_ClockConfig+0x1c4>)
 800b208:	683b      	ldr	r3, [r7, #0]
 800b20a:	4313      	orrs	r3, r2
 800b20c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b20e:	4b63      	ldr	r3, [pc, #396]	@ (800b39c <HAL_RCC_ClockConfig+0x1c4>)
 800b210:	681b      	ldr	r3, [r3, #0]
 800b212:	f003 030f 	and.w	r3, r3, #15
 800b216:	683a      	ldr	r2, [r7, #0]
 800b218:	429a      	cmp	r2, r3
 800b21a:	d001      	beq.n	800b220 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800b21c:	2301      	movs	r3, #1
 800b21e:	e0b8      	b.n	800b392 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	681b      	ldr	r3, [r3, #0]
 800b224:	f003 0302 	and.w	r3, r3, #2
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d020      	beq.n	800b26e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	f003 0304 	and.w	r3, r3, #4
 800b234:	2b00      	cmp	r3, #0
 800b236:	d005      	beq.n	800b244 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800b238:	4b59      	ldr	r3, [pc, #356]	@ (800b3a0 <HAL_RCC_ClockConfig+0x1c8>)
 800b23a:	689b      	ldr	r3, [r3, #8]
 800b23c:	4a58      	ldr	r2, [pc, #352]	@ (800b3a0 <HAL_RCC_ClockConfig+0x1c8>)
 800b23e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800b242:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	681b      	ldr	r3, [r3, #0]
 800b248:	f003 0308 	and.w	r3, r3, #8
 800b24c:	2b00      	cmp	r3, #0
 800b24e:	d005      	beq.n	800b25c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800b250:	4b53      	ldr	r3, [pc, #332]	@ (800b3a0 <HAL_RCC_ClockConfig+0x1c8>)
 800b252:	689b      	ldr	r3, [r3, #8]
 800b254:	4a52      	ldr	r2, [pc, #328]	@ (800b3a0 <HAL_RCC_ClockConfig+0x1c8>)
 800b256:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800b25a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b25c:	4b50      	ldr	r3, [pc, #320]	@ (800b3a0 <HAL_RCC_ClockConfig+0x1c8>)
 800b25e:	689b      	ldr	r3, [r3, #8]
 800b260:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	689b      	ldr	r3, [r3, #8]
 800b268:	494d      	ldr	r1, [pc, #308]	@ (800b3a0 <HAL_RCC_ClockConfig+0x1c8>)
 800b26a:	4313      	orrs	r3, r2
 800b26c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	681b      	ldr	r3, [r3, #0]
 800b272:	f003 0301 	and.w	r3, r3, #1
 800b276:	2b00      	cmp	r3, #0
 800b278:	d040      	beq.n	800b2fc <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	685b      	ldr	r3, [r3, #4]
 800b27e:	2b01      	cmp	r3, #1
 800b280:	d107      	bne.n	800b292 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b282:	4b47      	ldr	r3, [pc, #284]	@ (800b3a0 <HAL_RCC_ClockConfig+0x1c8>)
 800b284:	681b      	ldr	r3, [r3, #0]
 800b286:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d115      	bne.n	800b2ba <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800b28e:	2301      	movs	r3, #1
 800b290:	e07f      	b.n	800b392 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	685b      	ldr	r3, [r3, #4]
 800b296:	2b02      	cmp	r3, #2
 800b298:	d107      	bne.n	800b2aa <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b29a:	4b41      	ldr	r3, [pc, #260]	@ (800b3a0 <HAL_RCC_ClockConfig+0x1c8>)
 800b29c:	681b      	ldr	r3, [r3, #0]
 800b29e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b2a2:	2b00      	cmp	r3, #0
 800b2a4:	d109      	bne.n	800b2ba <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800b2a6:	2301      	movs	r3, #1
 800b2a8:	e073      	b.n	800b392 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b2aa:	4b3d      	ldr	r3, [pc, #244]	@ (800b3a0 <HAL_RCC_ClockConfig+0x1c8>)
 800b2ac:	681b      	ldr	r3, [r3, #0]
 800b2ae:	f003 0302 	and.w	r3, r3, #2
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	d101      	bne.n	800b2ba <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800b2b6:	2301      	movs	r3, #1
 800b2b8:	e06b      	b.n	800b392 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800b2ba:	4b39      	ldr	r3, [pc, #228]	@ (800b3a0 <HAL_RCC_ClockConfig+0x1c8>)
 800b2bc:	689b      	ldr	r3, [r3, #8]
 800b2be:	f023 0203 	bic.w	r2, r3, #3
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	685b      	ldr	r3, [r3, #4]
 800b2c6:	4936      	ldr	r1, [pc, #216]	@ (800b3a0 <HAL_RCC_ClockConfig+0x1c8>)
 800b2c8:	4313      	orrs	r3, r2
 800b2ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b2cc:	f7f9 ffa6 	bl	800521c <HAL_GetTick>
 800b2d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b2d2:	e00a      	b.n	800b2ea <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b2d4:	f7f9 ffa2 	bl	800521c <HAL_GetTick>
 800b2d8:	4602      	mov	r2, r0
 800b2da:	68fb      	ldr	r3, [r7, #12]
 800b2dc:	1ad3      	subs	r3, r2, r3
 800b2de:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b2e2:	4293      	cmp	r3, r2
 800b2e4:	d901      	bls.n	800b2ea <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800b2e6:	2303      	movs	r3, #3
 800b2e8:	e053      	b.n	800b392 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b2ea:	4b2d      	ldr	r3, [pc, #180]	@ (800b3a0 <HAL_RCC_ClockConfig+0x1c8>)
 800b2ec:	689b      	ldr	r3, [r3, #8]
 800b2ee:	f003 020c 	and.w	r2, r3, #12
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	685b      	ldr	r3, [r3, #4]
 800b2f6:	009b      	lsls	r3, r3, #2
 800b2f8:	429a      	cmp	r2, r3
 800b2fa:	d1eb      	bne.n	800b2d4 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800b2fc:	4b27      	ldr	r3, [pc, #156]	@ (800b39c <HAL_RCC_ClockConfig+0x1c4>)
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	f003 030f 	and.w	r3, r3, #15
 800b304:	683a      	ldr	r2, [r7, #0]
 800b306:	429a      	cmp	r2, r3
 800b308:	d210      	bcs.n	800b32c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b30a:	4b24      	ldr	r3, [pc, #144]	@ (800b39c <HAL_RCC_ClockConfig+0x1c4>)
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	f023 020f 	bic.w	r2, r3, #15
 800b312:	4922      	ldr	r1, [pc, #136]	@ (800b39c <HAL_RCC_ClockConfig+0x1c4>)
 800b314:	683b      	ldr	r3, [r7, #0]
 800b316:	4313      	orrs	r3, r2
 800b318:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b31a:	4b20      	ldr	r3, [pc, #128]	@ (800b39c <HAL_RCC_ClockConfig+0x1c4>)
 800b31c:	681b      	ldr	r3, [r3, #0]
 800b31e:	f003 030f 	and.w	r3, r3, #15
 800b322:	683a      	ldr	r2, [r7, #0]
 800b324:	429a      	cmp	r2, r3
 800b326:	d001      	beq.n	800b32c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800b328:	2301      	movs	r3, #1
 800b32a:	e032      	b.n	800b392 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	681b      	ldr	r3, [r3, #0]
 800b330:	f003 0304 	and.w	r3, r3, #4
 800b334:	2b00      	cmp	r3, #0
 800b336:	d008      	beq.n	800b34a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b338:	4b19      	ldr	r3, [pc, #100]	@ (800b3a0 <HAL_RCC_ClockConfig+0x1c8>)
 800b33a:	689b      	ldr	r3, [r3, #8]
 800b33c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	68db      	ldr	r3, [r3, #12]
 800b344:	4916      	ldr	r1, [pc, #88]	@ (800b3a0 <HAL_RCC_ClockConfig+0x1c8>)
 800b346:	4313      	orrs	r3, r2
 800b348:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	681b      	ldr	r3, [r3, #0]
 800b34e:	f003 0308 	and.w	r3, r3, #8
 800b352:	2b00      	cmp	r3, #0
 800b354:	d009      	beq.n	800b36a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800b356:	4b12      	ldr	r3, [pc, #72]	@ (800b3a0 <HAL_RCC_ClockConfig+0x1c8>)
 800b358:	689b      	ldr	r3, [r3, #8]
 800b35a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	691b      	ldr	r3, [r3, #16]
 800b362:	00db      	lsls	r3, r3, #3
 800b364:	490e      	ldr	r1, [pc, #56]	@ (800b3a0 <HAL_RCC_ClockConfig+0x1c8>)
 800b366:	4313      	orrs	r3, r2
 800b368:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800b36a:	f000 f821 	bl	800b3b0 <HAL_RCC_GetSysClockFreq>
 800b36e:	4602      	mov	r2, r0
 800b370:	4b0b      	ldr	r3, [pc, #44]	@ (800b3a0 <HAL_RCC_ClockConfig+0x1c8>)
 800b372:	689b      	ldr	r3, [r3, #8]
 800b374:	091b      	lsrs	r3, r3, #4
 800b376:	f003 030f 	and.w	r3, r3, #15
 800b37a:	490a      	ldr	r1, [pc, #40]	@ (800b3a4 <HAL_RCC_ClockConfig+0x1cc>)
 800b37c:	5ccb      	ldrb	r3, [r1, r3]
 800b37e:	fa22 f303 	lsr.w	r3, r2, r3
 800b382:	4a09      	ldr	r2, [pc, #36]	@ (800b3a8 <HAL_RCC_ClockConfig+0x1d0>)
 800b384:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800b386:	4b09      	ldr	r3, [pc, #36]	@ (800b3ac <HAL_RCC_ClockConfig+0x1d4>)
 800b388:	681b      	ldr	r3, [r3, #0]
 800b38a:	4618      	mov	r0, r3
 800b38c:	f7f7 fd66 	bl	8002e5c <HAL_InitTick>

  return HAL_OK;
 800b390:	2300      	movs	r3, #0
}
 800b392:	4618      	mov	r0, r3
 800b394:	3710      	adds	r7, #16
 800b396:	46bd      	mov	sp, r7
 800b398:	bd80      	pop	{r7, pc}
 800b39a:	bf00      	nop
 800b39c:	40023c00 	.word	0x40023c00
 800b3a0:	40023800 	.word	0x40023800
 800b3a4:	08017a38 	.word	0x08017a38
 800b3a8:	20012000 	.word	0x20012000
 800b3ac:	20012038 	.word	0x20012038

0800b3b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b3b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b3b4:	b090      	sub	sp, #64	@ 0x40
 800b3b6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800b3b8:	2300      	movs	r3, #0
 800b3ba:	637b      	str	r3, [r7, #52]	@ 0x34
 800b3bc:	2300      	movs	r3, #0
 800b3be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b3c0:	2300      	movs	r3, #0
 800b3c2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 800b3c4:	2300      	movs	r3, #0
 800b3c6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b3c8:	4b59      	ldr	r3, [pc, #356]	@ (800b530 <HAL_RCC_GetSysClockFreq+0x180>)
 800b3ca:	689b      	ldr	r3, [r3, #8]
 800b3cc:	f003 030c 	and.w	r3, r3, #12
 800b3d0:	2b08      	cmp	r3, #8
 800b3d2:	d00d      	beq.n	800b3f0 <HAL_RCC_GetSysClockFreq+0x40>
 800b3d4:	2b08      	cmp	r3, #8
 800b3d6:	f200 80a1 	bhi.w	800b51c <HAL_RCC_GetSysClockFreq+0x16c>
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	d002      	beq.n	800b3e4 <HAL_RCC_GetSysClockFreq+0x34>
 800b3de:	2b04      	cmp	r3, #4
 800b3e0:	d003      	beq.n	800b3ea <HAL_RCC_GetSysClockFreq+0x3a>
 800b3e2:	e09b      	b.n	800b51c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800b3e4:	4b53      	ldr	r3, [pc, #332]	@ (800b534 <HAL_RCC_GetSysClockFreq+0x184>)
 800b3e6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800b3e8:	e09b      	b.n	800b522 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800b3ea:	4b53      	ldr	r3, [pc, #332]	@ (800b538 <HAL_RCC_GetSysClockFreq+0x188>)
 800b3ec:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800b3ee:	e098      	b.n	800b522 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800b3f0:	4b4f      	ldr	r3, [pc, #316]	@ (800b530 <HAL_RCC_GetSysClockFreq+0x180>)
 800b3f2:	685b      	ldr	r3, [r3, #4]
 800b3f4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b3f8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800b3fa:	4b4d      	ldr	r3, [pc, #308]	@ (800b530 <HAL_RCC_GetSysClockFreq+0x180>)
 800b3fc:	685b      	ldr	r3, [r3, #4]
 800b3fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b402:	2b00      	cmp	r3, #0
 800b404:	d028      	beq.n	800b458 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b406:	4b4a      	ldr	r3, [pc, #296]	@ (800b530 <HAL_RCC_GetSysClockFreq+0x180>)
 800b408:	685b      	ldr	r3, [r3, #4]
 800b40a:	099b      	lsrs	r3, r3, #6
 800b40c:	2200      	movs	r2, #0
 800b40e:	623b      	str	r3, [r7, #32]
 800b410:	627a      	str	r2, [r7, #36]	@ 0x24
 800b412:	6a3b      	ldr	r3, [r7, #32]
 800b414:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800b418:	2100      	movs	r1, #0
 800b41a:	4b47      	ldr	r3, [pc, #284]	@ (800b538 <HAL_RCC_GetSysClockFreq+0x188>)
 800b41c:	fb03 f201 	mul.w	r2, r3, r1
 800b420:	2300      	movs	r3, #0
 800b422:	fb00 f303 	mul.w	r3, r0, r3
 800b426:	4413      	add	r3, r2
 800b428:	4a43      	ldr	r2, [pc, #268]	@ (800b538 <HAL_RCC_GetSysClockFreq+0x188>)
 800b42a:	fba0 1202 	umull	r1, r2, r0, r2
 800b42e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b430:	460a      	mov	r2, r1
 800b432:	62ba      	str	r2, [r7, #40]	@ 0x28
 800b434:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b436:	4413      	add	r3, r2
 800b438:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b43a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b43c:	2200      	movs	r2, #0
 800b43e:	61bb      	str	r3, [r7, #24]
 800b440:	61fa      	str	r2, [r7, #28]
 800b442:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b446:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800b44a:	f7f4 fee1 	bl	8000210 <__aeabi_uldivmod>
 800b44e:	4602      	mov	r2, r0
 800b450:	460b      	mov	r3, r1
 800b452:	4613      	mov	r3, r2
 800b454:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b456:	e053      	b.n	800b500 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b458:	4b35      	ldr	r3, [pc, #212]	@ (800b530 <HAL_RCC_GetSysClockFreq+0x180>)
 800b45a:	685b      	ldr	r3, [r3, #4]
 800b45c:	099b      	lsrs	r3, r3, #6
 800b45e:	2200      	movs	r2, #0
 800b460:	613b      	str	r3, [r7, #16]
 800b462:	617a      	str	r2, [r7, #20]
 800b464:	693b      	ldr	r3, [r7, #16]
 800b466:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800b46a:	f04f 0b00 	mov.w	fp, #0
 800b46e:	4652      	mov	r2, sl
 800b470:	465b      	mov	r3, fp
 800b472:	f04f 0000 	mov.w	r0, #0
 800b476:	f04f 0100 	mov.w	r1, #0
 800b47a:	0159      	lsls	r1, r3, #5
 800b47c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800b480:	0150      	lsls	r0, r2, #5
 800b482:	4602      	mov	r2, r0
 800b484:	460b      	mov	r3, r1
 800b486:	ebb2 080a 	subs.w	r8, r2, sl
 800b48a:	eb63 090b 	sbc.w	r9, r3, fp
 800b48e:	f04f 0200 	mov.w	r2, #0
 800b492:	f04f 0300 	mov.w	r3, #0
 800b496:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800b49a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800b49e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800b4a2:	ebb2 0408 	subs.w	r4, r2, r8
 800b4a6:	eb63 0509 	sbc.w	r5, r3, r9
 800b4aa:	f04f 0200 	mov.w	r2, #0
 800b4ae:	f04f 0300 	mov.w	r3, #0
 800b4b2:	00eb      	lsls	r3, r5, #3
 800b4b4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800b4b8:	00e2      	lsls	r2, r4, #3
 800b4ba:	4614      	mov	r4, r2
 800b4bc:	461d      	mov	r5, r3
 800b4be:	eb14 030a 	adds.w	r3, r4, sl
 800b4c2:	603b      	str	r3, [r7, #0]
 800b4c4:	eb45 030b 	adc.w	r3, r5, fp
 800b4c8:	607b      	str	r3, [r7, #4]
 800b4ca:	f04f 0200 	mov.w	r2, #0
 800b4ce:	f04f 0300 	mov.w	r3, #0
 800b4d2:	e9d7 4500 	ldrd	r4, r5, [r7]
 800b4d6:	4629      	mov	r1, r5
 800b4d8:	028b      	lsls	r3, r1, #10
 800b4da:	4621      	mov	r1, r4
 800b4dc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800b4e0:	4621      	mov	r1, r4
 800b4e2:	028a      	lsls	r2, r1, #10
 800b4e4:	4610      	mov	r0, r2
 800b4e6:	4619      	mov	r1, r3
 800b4e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b4ea:	2200      	movs	r2, #0
 800b4ec:	60bb      	str	r3, [r7, #8]
 800b4ee:	60fa      	str	r2, [r7, #12]
 800b4f0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b4f4:	f7f4 fe8c 	bl	8000210 <__aeabi_uldivmod>
 800b4f8:	4602      	mov	r2, r0
 800b4fa:	460b      	mov	r3, r1
 800b4fc:	4613      	mov	r3, r2
 800b4fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800b500:	4b0b      	ldr	r3, [pc, #44]	@ (800b530 <HAL_RCC_GetSysClockFreq+0x180>)
 800b502:	685b      	ldr	r3, [r3, #4]
 800b504:	0c1b      	lsrs	r3, r3, #16
 800b506:	f003 0303 	and.w	r3, r3, #3
 800b50a:	3301      	adds	r3, #1
 800b50c:	005b      	lsls	r3, r3, #1
 800b50e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800b510:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b512:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b514:	fbb2 f3f3 	udiv	r3, r2, r3
 800b518:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800b51a:	e002      	b.n	800b522 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800b51c:	4b05      	ldr	r3, [pc, #20]	@ (800b534 <HAL_RCC_GetSysClockFreq+0x184>)
 800b51e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800b520:	bf00      	nop
    }
  }
  return sysclockfreq;
 800b522:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800b524:	4618      	mov	r0, r3
 800b526:	3740      	adds	r7, #64	@ 0x40
 800b528:	46bd      	mov	sp, r7
 800b52a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b52e:	bf00      	nop
 800b530:	40023800 	.word	0x40023800
 800b534:	00f42400 	.word	0x00f42400
 800b538:	017d7840 	.word	0x017d7840

0800b53c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b53c:	b480      	push	{r7}
 800b53e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b540:	4b03      	ldr	r3, [pc, #12]	@ (800b550 <HAL_RCC_GetHCLKFreq+0x14>)
 800b542:	681b      	ldr	r3, [r3, #0]
}
 800b544:	4618      	mov	r0, r3
 800b546:	46bd      	mov	sp, r7
 800b548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b54c:	4770      	bx	lr
 800b54e:	bf00      	nop
 800b550:	20012000 	.word	0x20012000

0800b554 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b554:	b580      	push	{r7, lr}
 800b556:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800b558:	f7ff fff0 	bl	800b53c <HAL_RCC_GetHCLKFreq>
 800b55c:	4602      	mov	r2, r0
 800b55e:	4b05      	ldr	r3, [pc, #20]	@ (800b574 <HAL_RCC_GetPCLK1Freq+0x20>)
 800b560:	689b      	ldr	r3, [r3, #8]
 800b562:	0a9b      	lsrs	r3, r3, #10
 800b564:	f003 0307 	and.w	r3, r3, #7
 800b568:	4903      	ldr	r1, [pc, #12]	@ (800b578 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b56a:	5ccb      	ldrb	r3, [r1, r3]
 800b56c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b570:	4618      	mov	r0, r3
 800b572:	bd80      	pop	{r7, pc}
 800b574:	40023800 	.word	0x40023800
 800b578:	08017a48 	.word	0x08017a48

0800b57c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b57c:	b580      	push	{r7, lr}
 800b57e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800b580:	f7ff ffdc 	bl	800b53c <HAL_RCC_GetHCLKFreq>
 800b584:	4602      	mov	r2, r0
 800b586:	4b05      	ldr	r3, [pc, #20]	@ (800b59c <HAL_RCC_GetPCLK2Freq+0x20>)
 800b588:	689b      	ldr	r3, [r3, #8]
 800b58a:	0b5b      	lsrs	r3, r3, #13
 800b58c:	f003 0307 	and.w	r3, r3, #7
 800b590:	4903      	ldr	r1, [pc, #12]	@ (800b5a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 800b592:	5ccb      	ldrb	r3, [r1, r3]
 800b594:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b598:	4618      	mov	r0, r3
 800b59a:	bd80      	pop	{r7, pc}
 800b59c:	40023800 	.word	0x40023800
 800b5a0:	08017a48 	.word	0x08017a48

0800b5a4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800b5a4:	b480      	push	{r7}
 800b5a6:	b083      	sub	sp, #12
 800b5a8:	af00      	add	r7, sp, #0
 800b5aa:	6078      	str	r0, [r7, #4]
 800b5ac:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	220f      	movs	r2, #15
 800b5b2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800b5b4:	4b12      	ldr	r3, [pc, #72]	@ (800b600 <HAL_RCC_GetClockConfig+0x5c>)
 800b5b6:	689b      	ldr	r3, [r3, #8]
 800b5b8:	f003 0203 	and.w	r2, r3, #3
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800b5c0:	4b0f      	ldr	r3, [pc, #60]	@ (800b600 <HAL_RCC_GetClockConfig+0x5c>)
 800b5c2:	689b      	ldr	r3, [r3, #8]
 800b5c4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800b5cc:	4b0c      	ldr	r3, [pc, #48]	@ (800b600 <HAL_RCC_GetClockConfig+0x5c>)
 800b5ce:	689b      	ldr	r3, [r3, #8]
 800b5d0:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800b5d8:	4b09      	ldr	r3, [pc, #36]	@ (800b600 <HAL_RCC_GetClockConfig+0x5c>)
 800b5da:	689b      	ldr	r3, [r3, #8]
 800b5dc:	08db      	lsrs	r3, r3, #3
 800b5de:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800b5e6:	4b07      	ldr	r3, [pc, #28]	@ (800b604 <HAL_RCC_GetClockConfig+0x60>)
 800b5e8:	681b      	ldr	r3, [r3, #0]
 800b5ea:	f003 020f 	and.w	r2, r3, #15
 800b5ee:	683b      	ldr	r3, [r7, #0]
 800b5f0:	601a      	str	r2, [r3, #0]
}
 800b5f2:	bf00      	nop
 800b5f4:	370c      	adds	r7, #12
 800b5f6:	46bd      	mov	sp, r7
 800b5f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5fc:	4770      	bx	lr
 800b5fe:	bf00      	nop
 800b600:	40023800 	.word	0x40023800
 800b604:	40023c00 	.word	0x40023c00

0800b608 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b608:	b580      	push	{r7, lr}
 800b60a:	b088      	sub	sp, #32
 800b60c:	af00      	add	r7, sp, #0
 800b60e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800b610:	2300      	movs	r3, #0
 800b612:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800b614:	2300      	movs	r3, #0
 800b616:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800b618:	2300      	movs	r3, #0
 800b61a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800b61c:	2300      	movs	r3, #0
 800b61e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800b620:	2300      	movs	r3, #0
 800b622:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	681b      	ldr	r3, [r3, #0]
 800b628:	f003 0301 	and.w	r3, r3, #1
 800b62c:	2b00      	cmp	r3, #0
 800b62e:	d012      	beq.n	800b656 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800b630:	4b69      	ldr	r3, [pc, #420]	@ (800b7d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b632:	689b      	ldr	r3, [r3, #8]
 800b634:	4a68      	ldr	r2, [pc, #416]	@ (800b7d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b636:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800b63a:	6093      	str	r3, [r2, #8]
 800b63c:	4b66      	ldr	r3, [pc, #408]	@ (800b7d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b63e:	689a      	ldr	r2, [r3, #8]
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b644:	4964      	ldr	r1, [pc, #400]	@ (800b7d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b646:	4313      	orrs	r3, r2
 800b648:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b64e:	2b00      	cmp	r3, #0
 800b650:	d101      	bne.n	800b656 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800b652:	2301      	movs	r3, #1
 800b654:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	681b      	ldr	r3, [r3, #0]
 800b65a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800b65e:	2b00      	cmp	r3, #0
 800b660:	d017      	beq.n	800b692 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b662:	4b5d      	ldr	r3, [pc, #372]	@ (800b7d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b664:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b668:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b670:	4959      	ldr	r1, [pc, #356]	@ (800b7d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b672:	4313      	orrs	r3, r2
 800b674:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b67c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b680:	d101      	bne.n	800b686 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800b682:	2301      	movs	r3, #1
 800b684:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	d101      	bne.n	800b692 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800b68e:	2301      	movs	r3, #1
 800b690:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	681b      	ldr	r3, [r3, #0]
 800b696:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	d017      	beq.n	800b6ce <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800b69e:	4b4e      	ldr	r3, [pc, #312]	@ (800b7d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b6a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b6a4:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b6ac:	494a      	ldr	r1, [pc, #296]	@ (800b7d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b6ae:	4313      	orrs	r3, r2
 800b6b0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b6b8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b6bc:	d101      	bne.n	800b6c2 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800b6be:	2301      	movs	r3, #1
 800b6c0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b6c6:	2b00      	cmp	r3, #0
 800b6c8:	d101      	bne.n	800b6ce <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800b6ca:	2301      	movs	r3, #1
 800b6cc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	681b      	ldr	r3, [r3, #0]
 800b6d2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b6d6:	2b00      	cmp	r3, #0
 800b6d8:	d001      	beq.n	800b6de <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800b6da:	2301      	movs	r3, #1
 800b6dc:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	681b      	ldr	r3, [r3, #0]
 800b6e2:	f003 0320 	and.w	r3, r3, #32
 800b6e6:	2b00      	cmp	r3, #0
 800b6e8:	f000 808b 	beq.w	800b802 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800b6ec:	4b3a      	ldr	r3, [pc, #232]	@ (800b7d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b6ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b6f0:	4a39      	ldr	r2, [pc, #228]	@ (800b7d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b6f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b6f6:	6413      	str	r3, [r2, #64]	@ 0x40
 800b6f8:	4b37      	ldr	r3, [pc, #220]	@ (800b7d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b6fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b6fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b700:	60bb      	str	r3, [r7, #8]
 800b702:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800b704:	4b35      	ldr	r3, [pc, #212]	@ (800b7dc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800b706:	681b      	ldr	r3, [r3, #0]
 800b708:	4a34      	ldr	r2, [pc, #208]	@ (800b7dc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800b70a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b70e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b710:	f7f9 fd84 	bl	800521c <HAL_GetTick>
 800b714:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800b716:	e008      	b.n	800b72a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b718:	f7f9 fd80 	bl	800521c <HAL_GetTick>
 800b71c:	4602      	mov	r2, r0
 800b71e:	697b      	ldr	r3, [r7, #20]
 800b720:	1ad3      	subs	r3, r2, r3
 800b722:	2b64      	cmp	r3, #100	@ 0x64
 800b724:	d901      	bls.n	800b72a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800b726:	2303      	movs	r3, #3
 800b728:	e357      	b.n	800bdda <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800b72a:	4b2c      	ldr	r3, [pc, #176]	@ (800b7dc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800b72c:	681b      	ldr	r3, [r3, #0]
 800b72e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b732:	2b00      	cmp	r3, #0
 800b734:	d0f0      	beq.n	800b718 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800b736:	4b28      	ldr	r3, [pc, #160]	@ (800b7d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b738:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b73a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b73e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800b740:	693b      	ldr	r3, [r7, #16]
 800b742:	2b00      	cmp	r3, #0
 800b744:	d035      	beq.n	800b7b2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b74a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b74e:	693a      	ldr	r2, [r7, #16]
 800b750:	429a      	cmp	r2, r3
 800b752:	d02e      	beq.n	800b7b2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800b754:	4b20      	ldr	r3, [pc, #128]	@ (800b7d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b756:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b758:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b75c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800b75e:	4b1e      	ldr	r3, [pc, #120]	@ (800b7d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b760:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b762:	4a1d      	ldr	r2, [pc, #116]	@ (800b7d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b764:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b768:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800b76a:	4b1b      	ldr	r3, [pc, #108]	@ (800b7d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b76c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b76e:	4a1a      	ldr	r2, [pc, #104]	@ (800b7d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b770:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b774:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800b776:	4a18      	ldr	r2, [pc, #96]	@ (800b7d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b778:	693b      	ldr	r3, [r7, #16]
 800b77a:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800b77c:	4b16      	ldr	r3, [pc, #88]	@ (800b7d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b77e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b780:	f003 0301 	and.w	r3, r3, #1
 800b784:	2b01      	cmp	r3, #1
 800b786:	d114      	bne.n	800b7b2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b788:	f7f9 fd48 	bl	800521c <HAL_GetTick>
 800b78c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b78e:	e00a      	b.n	800b7a6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800b790:	f7f9 fd44 	bl	800521c <HAL_GetTick>
 800b794:	4602      	mov	r2, r0
 800b796:	697b      	ldr	r3, [r7, #20]
 800b798:	1ad3      	subs	r3, r2, r3
 800b79a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b79e:	4293      	cmp	r3, r2
 800b7a0:	d901      	bls.n	800b7a6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800b7a2:	2303      	movs	r3, #3
 800b7a4:	e319      	b.n	800bdda <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b7a6:	4b0c      	ldr	r3, [pc, #48]	@ (800b7d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b7a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b7aa:	f003 0302 	and.w	r3, r3, #2
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	d0ee      	beq.n	800b790 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b7b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b7ba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b7be:	d111      	bne.n	800b7e4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800b7c0:	4b05      	ldr	r3, [pc, #20]	@ (800b7d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b7c2:	689b      	ldr	r3, [r3, #8]
 800b7c4:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800b7cc:	4b04      	ldr	r3, [pc, #16]	@ (800b7e0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800b7ce:	400b      	ands	r3, r1
 800b7d0:	4901      	ldr	r1, [pc, #4]	@ (800b7d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b7d2:	4313      	orrs	r3, r2
 800b7d4:	608b      	str	r3, [r1, #8]
 800b7d6:	e00b      	b.n	800b7f0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800b7d8:	40023800 	.word	0x40023800
 800b7dc:	40007000 	.word	0x40007000
 800b7e0:	0ffffcff 	.word	0x0ffffcff
 800b7e4:	4baa      	ldr	r3, [pc, #680]	@ (800ba90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b7e6:	689b      	ldr	r3, [r3, #8]
 800b7e8:	4aa9      	ldr	r2, [pc, #676]	@ (800ba90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b7ea:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800b7ee:	6093      	str	r3, [r2, #8]
 800b7f0:	4ba7      	ldr	r3, [pc, #668]	@ (800ba90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b7f2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b7f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b7fc:	49a4      	ldr	r1, [pc, #656]	@ (800ba90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b7fe:	4313      	orrs	r3, r2
 800b800:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	681b      	ldr	r3, [r3, #0]
 800b806:	f003 0310 	and.w	r3, r3, #16
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	d010      	beq.n	800b830 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800b80e:	4ba0      	ldr	r3, [pc, #640]	@ (800ba90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b810:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b814:	4a9e      	ldr	r2, [pc, #632]	@ (800ba90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b816:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b81a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800b81e:	4b9c      	ldr	r3, [pc, #624]	@ (800ba90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b820:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b828:	4999      	ldr	r1, [pc, #612]	@ (800ba90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b82a:	4313      	orrs	r3, r2
 800b82c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	681b      	ldr	r3, [r3, #0]
 800b834:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b838:	2b00      	cmp	r3, #0
 800b83a:	d00a      	beq.n	800b852 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800b83c:	4b94      	ldr	r3, [pc, #592]	@ (800ba90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b83e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b842:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b84a:	4991      	ldr	r1, [pc, #580]	@ (800ba90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b84c:	4313      	orrs	r3, r2
 800b84e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	681b      	ldr	r3, [r3, #0]
 800b856:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b85a:	2b00      	cmp	r3, #0
 800b85c:	d00a      	beq.n	800b874 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800b85e:	4b8c      	ldr	r3, [pc, #560]	@ (800ba90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b860:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b864:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b86c:	4988      	ldr	r1, [pc, #544]	@ (800ba90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b86e:	4313      	orrs	r3, r2
 800b870:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	681b      	ldr	r3, [r3, #0]
 800b878:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b87c:	2b00      	cmp	r3, #0
 800b87e:	d00a      	beq.n	800b896 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800b880:	4b83      	ldr	r3, [pc, #524]	@ (800ba90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b882:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b886:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b88e:	4980      	ldr	r1, [pc, #512]	@ (800ba90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b890:	4313      	orrs	r3, r2
 800b892:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	681b      	ldr	r3, [r3, #0]
 800b89a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	d00a      	beq.n	800b8b8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800b8a2:	4b7b      	ldr	r3, [pc, #492]	@ (800ba90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b8a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b8a8:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b8b0:	4977      	ldr	r1, [pc, #476]	@ (800ba90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b8b2:	4313      	orrs	r3, r2
 800b8b4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b8c0:	2b00      	cmp	r3, #0
 800b8c2:	d00a      	beq.n	800b8da <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800b8c4:	4b72      	ldr	r3, [pc, #456]	@ (800ba90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b8c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b8ca:	f023 0203 	bic.w	r2, r3, #3
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b8d2:	496f      	ldr	r1, [pc, #444]	@ (800ba90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b8d4:	4313      	orrs	r3, r2
 800b8d6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	681b      	ldr	r3, [r3, #0]
 800b8de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b8e2:	2b00      	cmp	r3, #0
 800b8e4:	d00a      	beq.n	800b8fc <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800b8e6:	4b6a      	ldr	r3, [pc, #424]	@ (800ba90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b8e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b8ec:	f023 020c 	bic.w	r2, r3, #12
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b8f4:	4966      	ldr	r1, [pc, #408]	@ (800ba90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b8f6:	4313      	orrs	r3, r2
 800b8f8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	681b      	ldr	r3, [r3, #0]
 800b900:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b904:	2b00      	cmp	r3, #0
 800b906:	d00a      	beq.n	800b91e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800b908:	4b61      	ldr	r3, [pc, #388]	@ (800ba90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b90a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b90e:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b916:	495e      	ldr	r1, [pc, #376]	@ (800ba90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b918:	4313      	orrs	r3, r2
 800b91a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	681b      	ldr	r3, [r3, #0]
 800b922:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b926:	2b00      	cmp	r3, #0
 800b928:	d00a      	beq.n	800b940 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800b92a:	4b59      	ldr	r3, [pc, #356]	@ (800ba90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b92c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b930:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b938:	4955      	ldr	r1, [pc, #340]	@ (800ba90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b93a:	4313      	orrs	r3, r2
 800b93c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	681b      	ldr	r3, [r3, #0]
 800b944:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b948:	2b00      	cmp	r3, #0
 800b94a:	d00a      	beq.n	800b962 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800b94c:	4b50      	ldr	r3, [pc, #320]	@ (800ba90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b94e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b952:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b95a:	494d      	ldr	r1, [pc, #308]	@ (800ba90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b95c:	4313      	orrs	r3, r2
 800b95e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	681b      	ldr	r3, [r3, #0]
 800b966:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	d00a      	beq.n	800b984 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800b96e:	4b48      	ldr	r3, [pc, #288]	@ (800ba90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b970:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b974:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b97c:	4944      	ldr	r1, [pc, #272]	@ (800ba90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b97e:	4313      	orrs	r3, r2
 800b980:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	681b      	ldr	r3, [r3, #0]
 800b988:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b98c:	2b00      	cmp	r3, #0
 800b98e:	d00a      	beq.n	800b9a6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800b990:	4b3f      	ldr	r3, [pc, #252]	@ (800ba90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b992:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b996:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b99e:	493c      	ldr	r1, [pc, #240]	@ (800ba90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b9a0:	4313      	orrs	r3, r2
 800b9a2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	681b      	ldr	r3, [r3, #0]
 800b9aa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	d00a      	beq.n	800b9c8 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800b9b2:	4b37      	ldr	r3, [pc, #220]	@ (800ba90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b9b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b9b8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b9c0:	4933      	ldr	r1, [pc, #204]	@ (800ba90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b9c2:	4313      	orrs	r3, r2
 800b9c4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b9d0:	2b00      	cmp	r3, #0
 800b9d2:	d00a      	beq.n	800b9ea <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800b9d4:	4b2e      	ldr	r3, [pc, #184]	@ (800ba90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b9d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b9da:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b9e2:	492b      	ldr	r1, [pc, #172]	@ (800ba90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b9e4:	4313      	orrs	r3, r2
 800b9e6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	681b      	ldr	r3, [r3, #0]
 800b9ee:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	d011      	beq.n	800ba1a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800b9f6:	4b26      	ldr	r3, [pc, #152]	@ (800ba90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b9f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b9fc:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ba04:	4922      	ldr	r1, [pc, #136]	@ (800ba90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800ba06:	4313      	orrs	r3, r2
 800ba08:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ba10:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ba14:	d101      	bne.n	800ba1a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800ba16:	2301      	movs	r3, #1
 800ba18:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	681b      	ldr	r3, [r3, #0]
 800ba1e:	f003 0308 	and.w	r3, r3, #8
 800ba22:	2b00      	cmp	r3, #0
 800ba24:	d001      	beq.n	800ba2a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800ba26:	2301      	movs	r3, #1
 800ba28:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	681b      	ldr	r3, [r3, #0]
 800ba2e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800ba32:	2b00      	cmp	r3, #0
 800ba34:	d00a      	beq.n	800ba4c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800ba36:	4b16      	ldr	r3, [pc, #88]	@ (800ba90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800ba38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ba3c:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ba44:	4912      	ldr	r1, [pc, #72]	@ (800ba90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800ba46:	4313      	orrs	r3, r2
 800ba48:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	681b      	ldr	r3, [r3, #0]
 800ba50:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ba54:	2b00      	cmp	r3, #0
 800ba56:	d00b      	beq.n	800ba70 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800ba58:	4b0d      	ldr	r3, [pc, #52]	@ (800ba90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800ba5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ba5e:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ba68:	4909      	ldr	r1, [pc, #36]	@ (800ba90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800ba6a:	4313      	orrs	r3, r2
 800ba6c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800ba70:	69fb      	ldr	r3, [r7, #28]
 800ba72:	2b01      	cmp	r3, #1
 800ba74:	d006      	beq.n	800ba84 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	681b      	ldr	r3, [r3, #0]
 800ba7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	f000 80d9 	beq.w	800bc36 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800ba84:	4b02      	ldr	r3, [pc, #8]	@ (800ba90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800ba86:	681b      	ldr	r3, [r3, #0]
 800ba88:	4a01      	ldr	r2, [pc, #4]	@ (800ba90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800ba8a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800ba8e:	e001      	b.n	800ba94 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 800ba90:	40023800 	.word	0x40023800
 800ba94:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ba96:	f7f9 fbc1 	bl	800521c <HAL_GetTick>
 800ba9a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800ba9c:	e008      	b.n	800bab0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800ba9e:	f7f9 fbbd 	bl	800521c <HAL_GetTick>
 800baa2:	4602      	mov	r2, r0
 800baa4:	697b      	ldr	r3, [r7, #20]
 800baa6:	1ad3      	subs	r3, r2, r3
 800baa8:	2b64      	cmp	r3, #100	@ 0x64
 800baaa:	d901      	bls.n	800bab0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800baac:	2303      	movs	r3, #3
 800baae:	e194      	b.n	800bdda <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800bab0:	4b6c      	ldr	r3, [pc, #432]	@ (800bc64 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bab8:	2b00      	cmp	r3, #0
 800baba:	d1f0      	bne.n	800ba9e <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	681b      	ldr	r3, [r3, #0]
 800bac0:	f003 0301 	and.w	r3, r3, #1
 800bac4:	2b00      	cmp	r3, #0
 800bac6:	d021      	beq.n	800bb0c <HAL_RCCEx_PeriphCLKConfig+0x504>
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bacc:	2b00      	cmp	r3, #0
 800bace:	d11d      	bne.n	800bb0c <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800bad0:	4b64      	ldr	r3, [pc, #400]	@ (800bc64 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bad2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bad6:	0c1b      	lsrs	r3, r3, #16
 800bad8:	f003 0303 	and.w	r3, r3, #3
 800badc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800bade:	4b61      	ldr	r3, [pc, #388]	@ (800bc64 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bae0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bae4:	0e1b      	lsrs	r3, r3, #24
 800bae6:	f003 030f 	and.w	r3, r3, #15
 800baea:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	685b      	ldr	r3, [r3, #4]
 800baf0:	019a      	lsls	r2, r3, #6
 800baf2:	693b      	ldr	r3, [r7, #16]
 800baf4:	041b      	lsls	r3, r3, #16
 800baf6:	431a      	orrs	r2, r3
 800baf8:	68fb      	ldr	r3, [r7, #12]
 800bafa:	061b      	lsls	r3, r3, #24
 800bafc:	431a      	orrs	r2, r3
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	689b      	ldr	r3, [r3, #8]
 800bb02:	071b      	lsls	r3, r3, #28
 800bb04:	4957      	ldr	r1, [pc, #348]	@ (800bc64 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bb06:	4313      	orrs	r3, r2
 800bb08:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	681b      	ldr	r3, [r3, #0]
 800bb10:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800bb14:	2b00      	cmp	r3, #0
 800bb16:	d004      	beq.n	800bb22 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bb1c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bb20:	d00a      	beq.n	800bb38 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	681b      	ldr	r3, [r3, #0]
 800bb26:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800bb2a:	2b00      	cmp	r3, #0
 800bb2c:	d02e      	beq.n	800bb8c <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bb32:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800bb36:	d129      	bne.n	800bb8c <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800bb38:	4b4a      	ldr	r3, [pc, #296]	@ (800bc64 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bb3a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bb3e:	0c1b      	lsrs	r3, r3, #16
 800bb40:	f003 0303 	and.w	r3, r3, #3
 800bb44:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800bb46:	4b47      	ldr	r3, [pc, #284]	@ (800bc64 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bb48:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bb4c:	0f1b      	lsrs	r3, r3, #28
 800bb4e:	f003 0307 	and.w	r3, r3, #7
 800bb52:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	685b      	ldr	r3, [r3, #4]
 800bb58:	019a      	lsls	r2, r3, #6
 800bb5a:	693b      	ldr	r3, [r7, #16]
 800bb5c:	041b      	lsls	r3, r3, #16
 800bb5e:	431a      	orrs	r2, r3
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	68db      	ldr	r3, [r3, #12]
 800bb64:	061b      	lsls	r3, r3, #24
 800bb66:	431a      	orrs	r2, r3
 800bb68:	68fb      	ldr	r3, [r7, #12]
 800bb6a:	071b      	lsls	r3, r3, #28
 800bb6c:	493d      	ldr	r1, [pc, #244]	@ (800bc64 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bb6e:	4313      	orrs	r3, r2
 800bb70:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800bb74:	4b3b      	ldr	r3, [pc, #236]	@ (800bc64 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bb76:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bb7a:	f023 021f 	bic.w	r2, r3, #31
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bb82:	3b01      	subs	r3, #1
 800bb84:	4937      	ldr	r1, [pc, #220]	@ (800bc64 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bb86:	4313      	orrs	r3, r2
 800bb88:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	681b      	ldr	r3, [r3, #0]
 800bb90:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800bb94:	2b00      	cmp	r3, #0
 800bb96:	d01d      	beq.n	800bbd4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800bb98:	4b32      	ldr	r3, [pc, #200]	@ (800bc64 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bb9a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bb9e:	0e1b      	lsrs	r3, r3, #24
 800bba0:	f003 030f 	and.w	r3, r3, #15
 800bba4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800bba6:	4b2f      	ldr	r3, [pc, #188]	@ (800bc64 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bba8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bbac:	0f1b      	lsrs	r3, r3, #28
 800bbae:	f003 0307 	and.w	r3, r3, #7
 800bbb2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	685b      	ldr	r3, [r3, #4]
 800bbb8:	019a      	lsls	r2, r3, #6
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	691b      	ldr	r3, [r3, #16]
 800bbbe:	041b      	lsls	r3, r3, #16
 800bbc0:	431a      	orrs	r2, r3
 800bbc2:	693b      	ldr	r3, [r7, #16]
 800bbc4:	061b      	lsls	r3, r3, #24
 800bbc6:	431a      	orrs	r2, r3
 800bbc8:	68fb      	ldr	r3, [r7, #12]
 800bbca:	071b      	lsls	r3, r3, #28
 800bbcc:	4925      	ldr	r1, [pc, #148]	@ (800bc64 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bbce:	4313      	orrs	r3, r2
 800bbd0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	681b      	ldr	r3, [r3, #0]
 800bbd8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bbdc:	2b00      	cmp	r3, #0
 800bbde:	d011      	beq.n	800bc04 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	685b      	ldr	r3, [r3, #4]
 800bbe4:	019a      	lsls	r2, r3, #6
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	691b      	ldr	r3, [r3, #16]
 800bbea:	041b      	lsls	r3, r3, #16
 800bbec:	431a      	orrs	r2, r3
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	68db      	ldr	r3, [r3, #12]
 800bbf2:	061b      	lsls	r3, r3, #24
 800bbf4:	431a      	orrs	r2, r3
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	689b      	ldr	r3, [r3, #8]
 800bbfa:	071b      	lsls	r3, r3, #28
 800bbfc:	4919      	ldr	r1, [pc, #100]	@ (800bc64 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bbfe:	4313      	orrs	r3, r2
 800bc00:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800bc04:	4b17      	ldr	r3, [pc, #92]	@ (800bc64 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bc06:	681b      	ldr	r3, [r3, #0]
 800bc08:	4a16      	ldr	r2, [pc, #88]	@ (800bc64 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bc0a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800bc0e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bc10:	f7f9 fb04 	bl	800521c <HAL_GetTick>
 800bc14:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800bc16:	e008      	b.n	800bc2a <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800bc18:	f7f9 fb00 	bl	800521c <HAL_GetTick>
 800bc1c:	4602      	mov	r2, r0
 800bc1e:	697b      	ldr	r3, [r7, #20]
 800bc20:	1ad3      	subs	r3, r2, r3
 800bc22:	2b64      	cmp	r3, #100	@ 0x64
 800bc24:	d901      	bls.n	800bc2a <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800bc26:	2303      	movs	r3, #3
 800bc28:	e0d7      	b.n	800bdda <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800bc2a:	4b0e      	ldr	r3, [pc, #56]	@ (800bc64 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bc32:	2b00      	cmp	r3, #0
 800bc34:	d0f0      	beq.n	800bc18 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800bc36:	69bb      	ldr	r3, [r7, #24]
 800bc38:	2b01      	cmp	r3, #1
 800bc3a:	f040 80cd 	bne.w	800bdd8 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800bc3e:	4b09      	ldr	r3, [pc, #36]	@ (800bc64 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bc40:	681b      	ldr	r3, [r3, #0]
 800bc42:	4a08      	ldr	r2, [pc, #32]	@ (800bc64 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bc44:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800bc48:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bc4a:	f7f9 fae7 	bl	800521c <HAL_GetTick>
 800bc4e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800bc50:	e00a      	b.n	800bc68 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800bc52:	f7f9 fae3 	bl	800521c <HAL_GetTick>
 800bc56:	4602      	mov	r2, r0
 800bc58:	697b      	ldr	r3, [r7, #20]
 800bc5a:	1ad3      	subs	r3, r2, r3
 800bc5c:	2b64      	cmp	r3, #100	@ 0x64
 800bc5e:	d903      	bls.n	800bc68 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800bc60:	2303      	movs	r3, #3
 800bc62:	e0ba      	b.n	800bdda <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 800bc64:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800bc68:	4b5e      	ldr	r3, [pc, #376]	@ (800bde4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bc6a:	681b      	ldr	r3, [r3, #0]
 800bc6c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bc70:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bc74:	d0ed      	beq.n	800bc52 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	681b      	ldr	r3, [r3, #0]
 800bc7a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800bc7e:	2b00      	cmp	r3, #0
 800bc80:	d003      	beq.n	800bc8a <HAL_RCCEx_PeriphCLKConfig+0x682>
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bc86:	2b00      	cmp	r3, #0
 800bc88:	d009      	beq.n	800bc9e <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	681b      	ldr	r3, [r3, #0]
 800bc8e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800bc92:	2b00      	cmp	r3, #0
 800bc94:	d02e      	beq.n	800bcf4 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bc9a:	2b00      	cmp	r3, #0
 800bc9c:	d12a      	bne.n	800bcf4 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800bc9e:	4b51      	ldr	r3, [pc, #324]	@ (800bde4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bca0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bca4:	0c1b      	lsrs	r3, r3, #16
 800bca6:	f003 0303 	and.w	r3, r3, #3
 800bcaa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800bcac:	4b4d      	ldr	r3, [pc, #308]	@ (800bde4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bcae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bcb2:	0f1b      	lsrs	r3, r3, #28
 800bcb4:	f003 0307 	and.w	r3, r3, #7
 800bcb8:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	695b      	ldr	r3, [r3, #20]
 800bcbe:	019a      	lsls	r2, r3, #6
 800bcc0:	693b      	ldr	r3, [r7, #16]
 800bcc2:	041b      	lsls	r3, r3, #16
 800bcc4:	431a      	orrs	r2, r3
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	699b      	ldr	r3, [r3, #24]
 800bcca:	061b      	lsls	r3, r3, #24
 800bccc:	431a      	orrs	r2, r3
 800bcce:	68fb      	ldr	r3, [r7, #12]
 800bcd0:	071b      	lsls	r3, r3, #28
 800bcd2:	4944      	ldr	r1, [pc, #272]	@ (800bde4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bcd4:	4313      	orrs	r3, r2
 800bcd6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800bcda:	4b42      	ldr	r3, [pc, #264]	@ (800bde4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bcdc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bce0:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bce8:	3b01      	subs	r3, #1
 800bcea:	021b      	lsls	r3, r3, #8
 800bcec:	493d      	ldr	r1, [pc, #244]	@ (800bde4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bcee:	4313      	orrs	r3, r2
 800bcf0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	681b      	ldr	r3, [r3, #0]
 800bcf8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800bcfc:	2b00      	cmp	r3, #0
 800bcfe:	d022      	beq.n	800bd46 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bd04:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bd08:	d11d      	bne.n	800bd46 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800bd0a:	4b36      	ldr	r3, [pc, #216]	@ (800bde4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bd0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bd10:	0e1b      	lsrs	r3, r3, #24
 800bd12:	f003 030f 	and.w	r3, r3, #15
 800bd16:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800bd18:	4b32      	ldr	r3, [pc, #200]	@ (800bde4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bd1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bd1e:	0f1b      	lsrs	r3, r3, #28
 800bd20:	f003 0307 	and.w	r3, r3, #7
 800bd24:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	695b      	ldr	r3, [r3, #20]
 800bd2a:	019a      	lsls	r2, r3, #6
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	6a1b      	ldr	r3, [r3, #32]
 800bd30:	041b      	lsls	r3, r3, #16
 800bd32:	431a      	orrs	r2, r3
 800bd34:	693b      	ldr	r3, [r7, #16]
 800bd36:	061b      	lsls	r3, r3, #24
 800bd38:	431a      	orrs	r2, r3
 800bd3a:	68fb      	ldr	r3, [r7, #12]
 800bd3c:	071b      	lsls	r3, r3, #28
 800bd3e:	4929      	ldr	r1, [pc, #164]	@ (800bde4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bd40:	4313      	orrs	r3, r2
 800bd42:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	681b      	ldr	r3, [r3, #0]
 800bd4a:	f003 0308 	and.w	r3, r3, #8
 800bd4e:	2b00      	cmp	r3, #0
 800bd50:	d028      	beq.n	800bda4 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800bd52:	4b24      	ldr	r3, [pc, #144]	@ (800bde4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bd54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bd58:	0e1b      	lsrs	r3, r3, #24
 800bd5a:	f003 030f 	and.w	r3, r3, #15
 800bd5e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800bd60:	4b20      	ldr	r3, [pc, #128]	@ (800bde4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bd62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bd66:	0c1b      	lsrs	r3, r3, #16
 800bd68:	f003 0303 	and.w	r3, r3, #3
 800bd6c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	695b      	ldr	r3, [r3, #20]
 800bd72:	019a      	lsls	r2, r3, #6
 800bd74:	68fb      	ldr	r3, [r7, #12]
 800bd76:	041b      	lsls	r3, r3, #16
 800bd78:	431a      	orrs	r2, r3
 800bd7a:	693b      	ldr	r3, [r7, #16]
 800bd7c:	061b      	lsls	r3, r3, #24
 800bd7e:	431a      	orrs	r2, r3
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	69db      	ldr	r3, [r3, #28]
 800bd84:	071b      	lsls	r3, r3, #28
 800bd86:	4917      	ldr	r1, [pc, #92]	@ (800bde4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bd88:	4313      	orrs	r3, r2
 800bd8a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800bd8e:	4b15      	ldr	r3, [pc, #84]	@ (800bde4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bd90:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bd94:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd9c:	4911      	ldr	r1, [pc, #68]	@ (800bde4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bd9e:	4313      	orrs	r3, r2
 800bda0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800bda4:	4b0f      	ldr	r3, [pc, #60]	@ (800bde4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bda6:	681b      	ldr	r3, [r3, #0]
 800bda8:	4a0e      	ldr	r2, [pc, #56]	@ (800bde4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bdaa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bdae:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bdb0:	f7f9 fa34 	bl	800521c <HAL_GetTick>
 800bdb4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800bdb6:	e008      	b.n	800bdca <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800bdb8:	f7f9 fa30 	bl	800521c <HAL_GetTick>
 800bdbc:	4602      	mov	r2, r0
 800bdbe:	697b      	ldr	r3, [r7, #20]
 800bdc0:	1ad3      	subs	r3, r2, r3
 800bdc2:	2b64      	cmp	r3, #100	@ 0x64
 800bdc4:	d901      	bls.n	800bdca <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800bdc6:	2303      	movs	r3, #3
 800bdc8:	e007      	b.n	800bdda <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800bdca:	4b06      	ldr	r3, [pc, #24]	@ (800bde4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bdcc:	681b      	ldr	r3, [r3, #0]
 800bdce:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bdd2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bdd6:	d1ef      	bne.n	800bdb8 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 800bdd8:	2300      	movs	r3, #0
}
 800bdda:	4618      	mov	r0, r3
 800bddc:	3720      	adds	r7, #32
 800bdde:	46bd      	mov	sp, r7
 800bde0:	bd80      	pop	{r7, pc}
 800bde2:	bf00      	nop
 800bde4:	40023800 	.word	0x40023800

0800bde8 <HAL_RCCEx_GetPeriphCLKConfig>:
  *         RCC configuration registers.
  * @param  PeriphClkInit pointer to the configured RCC_PeriphCLKInitTypeDef structure
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800bde8:	b480      	push	{r7}
 800bdea:	b085      	sub	sp, #20
 800bdec:	af00      	add	r7, sp, #0
 800bdee:	6078      	str	r0, [r7, #4]
  uint32_t tempreg = 0;
 800bdf0:	2300      	movs	r3, #0
 800bdf2:	60fb      	str	r3, [r7, #12]
                                        RCC_PERIPHCLK_USART6   | RCC_PERIPHCLK_UART7    |\
                                        RCC_PERIPHCLK_UART8    | RCC_PERIPHCLK_SDMMC1   |\
                                        RCC_PERIPHCLK_CLK48    | RCC_PERIPHCLK_SDMMC2   |\
                                        RCC_PERIPHCLK_DFSDM1   | RCC_PERIPHCLK_DFSDM1_AUDIO;
#else
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S      | RCC_PERIPHCLK_LPTIM1   |\
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	4a80      	ldr	r2, [pc, #512]	@ (800bff8 <HAL_RCCEx_GetPeriphCLKConfig+0x210>)
 800bdf8:	601a      	str	r2, [r3, #0]
                                        RCC_PERIPHCLK_UART8    | RCC_PERIPHCLK_SDMMC1   |\
                                        RCC_PERIPHCLK_CLK48;
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /* Get the PLLI2S Clock configuration -----------------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 800bdfa:	4b80      	ldr	r3, [pc, #512]	@ (800bffc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800bdfc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800be00:	099b      	lsrs	r3, r3, #6
 800be02:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SP = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800be0a:	4b7c      	ldr	r3, [pc, #496]	@ (800bffc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800be0c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800be10:	0c1b      	lsrs	r3, r3, #16
 800be12:	f003 0203 	and.w	r2, r3, #3
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	611a      	str	r2, [r3, #16]
  PeriphClkInit->PLLI2S.PLLI2SQ = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800be1a:	4b78      	ldr	r3, [pc, #480]	@ (800bffc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800be1c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800be20:	0e1b      	lsrs	r3, r3, #24
 800be22:	f003 020f 	and.w	r2, r3, #15
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	60da      	str	r2, [r3, #12]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800be2a:	4b74      	ldr	r3, [pc, #464]	@ (800bffc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800be2c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800be30:	0f1b      	lsrs	r3, r3, #28
 800be32:	f003 0207 	and.w	r2, r3, #7
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	609a      	str	r2, [r3, #8]

  /* Get the PLLSAI Clock configuration -----------------------------------------------*/
  PeriphClkInit->PLLSAI.PLLSAIN = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> RCC_PLLSAICFGR_PLLSAIN_Pos);
 800be3a:	4b70      	ldr	r3, [pc, #448]	@ (800bffc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800be3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800be40:	099b      	lsrs	r3, r3, #6
 800be42:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	615a      	str	r2, [r3, #20]
  PeriphClkInit->PLLSAI.PLLSAIP = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800be4a:	4b6c      	ldr	r3, [pc, #432]	@ (800bffc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800be4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800be50:	0c1b      	lsrs	r3, r3, #16
 800be52:	f003 0203 	and.w	r2, r3, #3
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	621a      	str	r2, [r3, #32]
  PeriphClkInit->PLLSAI.PLLSAIQ = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800be5a:	4b68      	ldr	r3, [pc, #416]	@ (800bffc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800be5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800be60:	0e1b      	lsrs	r3, r3, #24
 800be62:	f003 020f 	and.w	r2, r3, #15
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	619a      	str	r2, [r3, #24]
  PeriphClkInit->PLLSAI.PLLSAIR = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800be6a:	4b64      	ldr	r3, [pc, #400]	@ (800bffc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800be6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800be70:	0f1b      	lsrs	r3, r3, #28
 800be72:	f003 0207 	and.w	r2, r3, #7
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	61da      	str	r2, [r3, #28]

  /* Get the PLLSAI/PLLI2S division factors -------------------------------------------*/
  PeriphClkInit->PLLI2SDivQ = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) >> RCC_DCKCFGR1_PLLI2SDIVQ_Pos);
 800be7a:	4b60      	ldr	r3, [pc, #384]	@ (800bffc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800be7c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800be80:	f003 021f 	and.w	r2, r3, #31
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	625a      	str	r2, [r3, #36]	@ 0x24
  PeriphClkInit->PLLSAIDivQ = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> RCC_DCKCFGR1_PLLSAIDIVQ_Pos);
 800be88:	4b5c      	ldr	r3, [pc, #368]	@ (800bffc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800be8a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800be8e:	0a1b      	lsrs	r3, r3, #8
 800be90:	f003 021f 	and.w	r2, r3, #31
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	629a      	str	r2, [r3, #40]	@ 0x28
  PeriphClkInit->PLLSAIDivR = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVR) >> RCC_DCKCFGR1_PLLSAIDIVR_Pos);
 800be98:	4b58      	ldr	r3, [pc, #352]	@ (800bffc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800be9a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800be9e:	0c1b      	lsrs	r3, r3, #16
 800bea0:	f003 0203 	and.w	r2, r3, #3
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Get the SAI1 clock configuration ----------------------------------------------*/
  PeriphClkInit->Sai1ClockSelection = __HAL_RCC_GET_SAI1_SOURCE();
 800bea8:	4b54      	ldr	r3, [pc, #336]	@ (800bffc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800beaa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800beae:	f403 1240 	and.w	r2, r3, #3145728	@ 0x300000
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Get the SAI2 clock configuration ----------------------------------------------*/
  PeriphClkInit->Sai2ClockSelection = __HAL_RCC_GET_SAI2_SOURCE();
 800beb6:	4b51      	ldr	r3, [pc, #324]	@ (800bffc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800beb8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bebc:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Get the I2S clock configuration ------------------------------------------*/
  PeriphClkInit->I2sClockSelection = __HAL_RCC_GET_I2SCLKSOURCE();
 800bec4:	4b4d      	ldr	r3, [pc, #308]	@ (800bffc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800bec6:	689b      	ldr	r3, [r3, #8]
 800bec8:	f403 0200 	and.w	r2, r3, #8388608	@ 0x800000
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Get the I2C1 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c1ClockSelection = __HAL_RCC_GET_I2C1_SOURCE();
 800bed0:	4b4a      	ldr	r3, [pc, #296]	@ (800bffc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800bed2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bed6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Get the I2C2 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c2ClockSelection = __HAL_RCC_GET_I2C2_SOURCE();
 800bede:	4b47      	ldr	r3, [pc, #284]	@ (800bffc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800bee0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bee4:	f403 2240 	and.w	r2, r3, #786432	@ 0xc0000
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Get the I2C3 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c3ClockSelection = __HAL_RCC_GET_I2C3_SOURCE();
 800beec:	4b43      	ldr	r3, [pc, #268]	@ (800bffc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800beee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bef2:	f403 1240 	and.w	r2, r3, #3145728	@ 0x300000
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Get the I2C4 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c4ClockSelection = __HAL_RCC_GET_I2C4_SOURCE();
 800befa:	4b40      	ldr	r3, [pc, #256]	@ (800bffc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800befc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bf00:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Get the USART1 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart1ClockSelection = __HAL_RCC_GET_USART1_SOURCE();
 800bf08:	4b3c      	ldr	r3, [pc, #240]	@ (800bffc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800bf0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bf0e:	f003 0203 	and.w	r2, r3, #3
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Get the USART2 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart2ClockSelection = __HAL_RCC_GET_USART2_SOURCE();
 800bf16:	4b39      	ldr	r3, [pc, #228]	@ (800bffc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800bf18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bf1c:	f003 020c 	and.w	r2, r3, #12
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Get the USART3 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart3ClockSelection = __HAL_RCC_GET_USART3_SOURCE();
 800bf24:	4b35      	ldr	r3, [pc, #212]	@ (800bffc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800bf26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bf2a:	f003 0230 	and.w	r2, r3, #48	@ 0x30
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get the UART4 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart4ClockSelection = __HAL_RCC_GET_UART4_SOURCE();
 800bf32:	4b32      	ldr	r3, [pc, #200]	@ (800bffc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800bf34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bf38:	f003 02c0 	and.w	r2, r3, #192	@ 0xc0
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Get the UART5 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart5ClockSelection = __HAL_RCC_GET_UART5_SOURCE();
 800bf40:	4b2e      	ldr	r3, [pc, #184]	@ (800bffc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800bf42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bf46:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Get the USART6 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart6ClockSelection = __HAL_RCC_GET_USART6_SOURCE();
 800bf4e:	4b2b      	ldr	r3, [pc, #172]	@ (800bffc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800bf50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bf54:	f403 6240 	and.w	r2, r3, #3072	@ 0xc00
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Get the UART7 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart7ClockSelection = __HAL_RCC_GET_UART7_SOURCE();
 800bf5c:	4b27      	ldr	r3, [pc, #156]	@ (800bffc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800bf5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bf62:	f403 5240 	and.w	r2, r3, #12288	@ 0x3000
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get the UART8 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart8ClockSelection = __HAL_RCC_GET_UART8_SOURCE();
 800bf6a:	4b24      	ldr	r3, [pc, #144]	@ (800bffc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800bf6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bf70:	f403 4240 	and.w	r2, r3, #49152	@ 0xc000
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Get the LPTIM1 clock configuration ------------------------------------------*/
  PeriphClkInit->Lptim1ClockSelection = __HAL_RCC_GET_LPTIM1_SOURCE();
 800bf78:	4b20      	ldr	r3, [pc, #128]	@ (800bffc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800bf7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bf7e:	f003 7240 	and.w	r2, r3, #50331648	@ 0x3000000
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Get the CEC clock configuration -----------------------------------------------*/
  PeriphClkInit->CecClockSelection = __HAL_RCC_GET_CEC_SOURCE();
 800bf86:	4b1d      	ldr	r3, [pc, #116]	@ (800bffc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800bf88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bf8c:	f003 6280 	and.w	r2, r3, #67108864	@ 0x4000000
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Get the CK48 clock configuration -----------------------------------------------*/
  PeriphClkInit->Clk48ClockSelection = __HAL_RCC_GET_CLK48_SOURCE();
 800bf94:	4b19      	ldr	r3, [pc, #100]	@ (800bffc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800bf96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bf9a:	f003 6200 	and.w	r2, r3, #134217728	@ 0x8000000
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Get the SDMMC1 clock configuration -----------------------------------------------*/
  PeriphClkInit->Sdmmc1ClockSelection = __HAL_RCC_GET_SDMMC1_SOURCE();
 800bfa2:	4b16      	ldr	r3, [pc, #88]	@ (800bffc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800bfa4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bfa8:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  /* Get the DFSDM AUDIO clock configuration -----------------------------------------------*/
  PeriphClkInit->Dfsdm1AudioClockSelection = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /* Get the RTC Clock configuration -----------------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 800bfb2:	4b12      	ldr	r3, [pc, #72]	@ (800bffc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800bfb4:	689b      	ldr	r3, [r3, #8]
 800bfb6:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800bfba:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 800bfbc:	4b0f      	ldr	r3, [pc, #60]	@ (800bffc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800bfbe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bfc0:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 800bfc4:	68fb      	ldr	r3, [r7, #12]
 800bfc6:	431a      	orrs	r2, r3
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Get the TIM Prescaler configuration --------------------------------------------*/
  if ((RCC->DCKCFGR1 & RCC_DCKCFGR1_TIMPRE) == RESET)
 800bfcc:	4b0b      	ldr	r3, [pc, #44]	@ (800bffc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800bfce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bfd2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800bfd6:	2b00      	cmp	r3, #0
 800bfd8:	d103      	bne.n	800bfe2 <HAL_RCCEx_GetPeriphCLKConfig+0x1fa>
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	2200      	movs	r2, #0
 800bfde:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
}
 800bfe0:	e003      	b.n	800bfea <HAL_RCCEx_GetPeriphCLKConfig+0x202>
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800bfe8:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800bfea:	bf00      	nop
 800bfec:	3714      	adds	r7, #20
 800bfee:	46bd      	mov	sp, r7
 800bff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bff4:	4770      	bx	lr
 800bff6:	bf00      	nop
 800bff8:	00fffff1 	.word	0x00fffff1
 800bffc:	40023800 	.word	0x40023800

0800c000 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_SAI1: SAI1 peripheral clock
  *            @arg RCC_PERIPHCLK_SAI2: SAI2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800c000:	b480      	push	{r7}
 800c002:	b087      	sub	sp, #28
 800c004:	af00      	add	r7, sp, #0
 800c006:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 800c008:	2300      	movs	r3, #0
 800c00a:	60fb      	str	r3, [r7, #12]
  /* This variable is used to store the SAI clock frequency (value in Hz) */
  uint32_t frequency = 0;
 800c00c:	2300      	movs	r3, #0
 800c00e:	617b      	str	r3, [r7, #20]
  /* This variable is used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0;
 800c010:	2300      	movs	r3, #0
 800c012:	613b      	str	r3, [r7, #16]
  /* This variable is used to store the SAI clock source */
  uint32_t saiclocksource = 0;
 800c014:	2300      	movs	r3, #0
 800c016:	60bb      	str	r3, [r7, #8]

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800c01e:	f040 808d 	bne.w	800c13c <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
  {
    saiclocksource = RCC->DCKCFGR1;
 800c022:	4b93      	ldr	r3, [pc, #588]	@ (800c270 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c024:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c028:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI1SEL;
 800c02a:	68bb      	ldr	r3, [r7, #8]
 800c02c:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800c030:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 800c032:	68bb      	ldr	r3, [r7, #8]
 800c034:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c038:	d07c      	beq.n	800c134 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 800c03a:	68bb      	ldr	r3, [r7, #8]
 800c03c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c040:	d87b      	bhi.n	800c13a <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
 800c042:	68bb      	ldr	r3, [r7, #8]
 800c044:	2b00      	cmp	r3, #0
 800c046:	d004      	beq.n	800c052 <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 800c048:	68bb      	ldr	r3, [r7, #8]
 800c04a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c04e:	d039      	beq.n	800c0c4 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 800c050:	e073      	b.n	800c13a <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800c052:	4b87      	ldr	r3, [pc, #540]	@ (800c270 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c054:	685b      	ldr	r3, [r3, #4]
 800c056:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c05a:	2b00      	cmp	r3, #0
 800c05c:	d108      	bne.n	800c070 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800c05e:	4b84      	ldr	r3, [pc, #528]	@ (800c270 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c060:	685b      	ldr	r3, [r3, #4]
 800c062:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c066:	4a83      	ldr	r2, [pc, #524]	@ (800c274 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800c068:	fbb2 f3f3 	udiv	r3, r2, r3
 800c06c:	613b      	str	r3, [r7, #16]
 800c06e:	e007      	b.n	800c080 <HAL_RCCEx_GetPeriphCLKFreq+0x80>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800c070:	4b7f      	ldr	r3, [pc, #508]	@ (800c270 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c072:	685b      	ldr	r3, [r3, #4]
 800c074:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c078:	4a7f      	ldr	r2, [pc, #508]	@ (800c278 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800c07a:	fbb2 f3f3 	udiv	r3, r2, r3
 800c07e:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 800c080:	4b7b      	ldr	r3, [pc, #492]	@ (800c270 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c082:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c086:	0e1b      	lsrs	r3, r3, #24
 800c088:	f003 030f 	and.w	r3, r3, #15
 800c08c:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 800c08e:	4b78      	ldr	r3, [pc, #480]	@ (800c270 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c090:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c094:	099b      	lsrs	r3, r3, #6
 800c096:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c09a:	693a      	ldr	r2, [r7, #16]
 800c09c:	fb03 f202 	mul.w	r2, r3, r2
 800c0a0:	68fb      	ldr	r3, [r7, #12]
 800c0a2:	fbb2 f3f3 	udiv	r3, r2, r3
 800c0a6:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 800c0a8:	4b71      	ldr	r3, [pc, #452]	@ (800c270 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c0aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c0ae:	0a1b      	lsrs	r3, r3, #8
 800c0b0:	f003 031f 	and.w	r3, r3, #31
 800c0b4:	3301      	adds	r3, #1
 800c0b6:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800c0b8:	697a      	ldr	r2, [r7, #20]
 800c0ba:	68fb      	ldr	r3, [r7, #12]
 800c0bc:	fbb2 f3f3 	udiv	r3, r2, r3
 800c0c0:	617b      	str	r3, [r7, #20]
        break;
 800c0c2:	e03b      	b.n	800c13c <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800c0c4:	4b6a      	ldr	r3, [pc, #424]	@ (800c270 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c0c6:	685b      	ldr	r3, [r3, #4]
 800c0c8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c0cc:	2b00      	cmp	r3, #0
 800c0ce:	d108      	bne.n	800c0e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800c0d0:	4b67      	ldr	r3, [pc, #412]	@ (800c270 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c0d2:	685b      	ldr	r3, [r3, #4]
 800c0d4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c0d8:	4a66      	ldr	r2, [pc, #408]	@ (800c274 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800c0da:	fbb2 f3f3 	udiv	r3, r2, r3
 800c0de:	613b      	str	r3, [r7, #16]
 800c0e0:	e007      	b.n	800c0f2 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800c0e2:	4b63      	ldr	r3, [pc, #396]	@ (800c270 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c0e4:	685b      	ldr	r3, [r3, #4]
 800c0e6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c0ea:	4a63      	ldr	r2, [pc, #396]	@ (800c278 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800c0ec:	fbb2 f3f3 	udiv	r3, r2, r3
 800c0f0:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 800c0f2:	4b5f      	ldr	r3, [pc, #380]	@ (800c270 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c0f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c0f8:	0e1b      	lsrs	r3, r3, #24
 800c0fa:	f003 030f 	and.w	r3, r3, #15
 800c0fe:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 800c100:	4b5b      	ldr	r3, [pc, #364]	@ (800c270 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c102:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c106:	099b      	lsrs	r3, r3, #6
 800c108:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c10c:	693a      	ldr	r2, [r7, #16]
 800c10e:	fb03 f202 	mul.w	r2, r3, r2
 800c112:	68fb      	ldr	r3, [r7, #12]
 800c114:	fbb2 f3f3 	udiv	r3, r2, r3
 800c118:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 800c11a:	4b55      	ldr	r3, [pc, #340]	@ (800c270 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c11c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c120:	f003 031f 	and.w	r3, r3, #31
 800c124:	3301      	adds	r3, #1
 800c126:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800c128:	697a      	ldr	r2, [r7, #20]
 800c12a:	68fb      	ldr	r3, [r7, #12]
 800c12c:	fbb2 f3f3 	udiv	r3, r2, r3
 800c130:	617b      	str	r3, [r7, #20]
        break;
 800c132:	e003      	b.n	800c13c <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        frequency = EXTERNAL_CLOCK_VALUE;
 800c134:	4b51      	ldr	r3, [pc, #324]	@ (800c27c <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 800c136:	617b      	str	r3, [r7, #20]
        break;
 800c138:	e000      	b.n	800c13c <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        break;
 800c13a:	bf00      	nop
      }
    }
  }

  if (PeriphClk == RCC_PERIPHCLK_SAI2)
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c142:	f040 808d 	bne.w	800c260 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
  {
    saiclocksource = RCC->DCKCFGR1;
 800c146:	4b4a      	ldr	r3, [pc, #296]	@ (800c270 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c148:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c14c:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI2SEL;
 800c14e:	68bb      	ldr	r3, [r7, #8]
 800c150:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 800c154:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 800c156:	68bb      	ldr	r3, [r7, #8]
 800c158:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800c15c:	d07c      	beq.n	800c258 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
 800c15e:	68bb      	ldr	r3, [r7, #8]
 800c160:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800c164:	d87b      	bhi.n	800c25e <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
 800c166:	68bb      	ldr	r3, [r7, #8]
 800c168:	2b00      	cmp	r3, #0
 800c16a:	d004      	beq.n	800c176 <HAL_RCCEx_GetPeriphCLKFreq+0x176>
 800c16c:	68bb      	ldr	r3, [r7, #8]
 800c16e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c172:	d039      	beq.n	800c1e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 800c174:	e073      	b.n	800c25e <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800c176:	4b3e      	ldr	r3, [pc, #248]	@ (800c270 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c178:	685b      	ldr	r3, [r3, #4]
 800c17a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c17e:	2b00      	cmp	r3, #0
 800c180:	d108      	bne.n	800c194 <HAL_RCCEx_GetPeriphCLKFreq+0x194>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800c182:	4b3b      	ldr	r3, [pc, #236]	@ (800c270 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c184:	685b      	ldr	r3, [r3, #4]
 800c186:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c18a:	4a3a      	ldr	r2, [pc, #232]	@ (800c274 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800c18c:	fbb2 f3f3 	udiv	r3, r2, r3
 800c190:	613b      	str	r3, [r7, #16]
 800c192:	e007      	b.n	800c1a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800c194:	4b36      	ldr	r3, [pc, #216]	@ (800c270 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c196:	685b      	ldr	r3, [r3, #4]
 800c198:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c19c:	4a36      	ldr	r2, [pc, #216]	@ (800c278 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800c19e:	fbb2 f3f3 	udiv	r3, r2, r3
 800c1a2:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 800c1a4:	4b32      	ldr	r3, [pc, #200]	@ (800c270 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c1a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c1aa:	0e1b      	lsrs	r3, r3, #24
 800c1ac:	f003 030f 	and.w	r3, r3, #15
 800c1b0:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 800c1b2:	4b2f      	ldr	r3, [pc, #188]	@ (800c270 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c1b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c1b8:	099b      	lsrs	r3, r3, #6
 800c1ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c1be:	693a      	ldr	r2, [r7, #16]
 800c1c0:	fb03 f202 	mul.w	r2, r3, r2
 800c1c4:	68fb      	ldr	r3, [r7, #12]
 800c1c6:	fbb2 f3f3 	udiv	r3, r2, r3
 800c1ca:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 800c1cc:	4b28      	ldr	r3, [pc, #160]	@ (800c270 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c1ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c1d2:	0a1b      	lsrs	r3, r3, #8
 800c1d4:	f003 031f 	and.w	r3, r3, #31
 800c1d8:	3301      	adds	r3, #1
 800c1da:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800c1dc:	697a      	ldr	r2, [r7, #20]
 800c1de:	68fb      	ldr	r3, [r7, #12]
 800c1e0:	fbb2 f3f3 	udiv	r3, r2, r3
 800c1e4:	617b      	str	r3, [r7, #20]
        break;
 800c1e6:	e03b      	b.n	800c260 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800c1e8:	4b21      	ldr	r3, [pc, #132]	@ (800c270 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c1ea:	685b      	ldr	r3, [r3, #4]
 800c1ec:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c1f0:	2b00      	cmp	r3, #0
 800c1f2:	d108      	bne.n	800c206 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800c1f4:	4b1e      	ldr	r3, [pc, #120]	@ (800c270 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c1f6:	685b      	ldr	r3, [r3, #4]
 800c1f8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c1fc:	4a1d      	ldr	r2, [pc, #116]	@ (800c274 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800c1fe:	fbb2 f3f3 	udiv	r3, r2, r3
 800c202:	613b      	str	r3, [r7, #16]
 800c204:	e007      	b.n	800c216 <HAL_RCCEx_GetPeriphCLKFreq+0x216>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800c206:	4b1a      	ldr	r3, [pc, #104]	@ (800c270 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c208:	685b      	ldr	r3, [r3, #4]
 800c20a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c20e:	4a1a      	ldr	r2, [pc, #104]	@ (800c278 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800c210:	fbb2 f3f3 	udiv	r3, r2, r3
 800c214:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 800c216:	4b16      	ldr	r3, [pc, #88]	@ (800c270 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c218:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c21c:	0e1b      	lsrs	r3, r3, #24
 800c21e:	f003 030f 	and.w	r3, r3, #15
 800c222:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 800c224:	4b12      	ldr	r3, [pc, #72]	@ (800c270 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c226:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c22a:	099b      	lsrs	r3, r3, #6
 800c22c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c230:	693a      	ldr	r2, [r7, #16]
 800c232:	fb03 f202 	mul.w	r2, r3, r2
 800c236:	68fb      	ldr	r3, [r7, #12]
 800c238:	fbb2 f3f3 	udiv	r3, r2, r3
 800c23c:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 800c23e:	4b0c      	ldr	r3, [pc, #48]	@ (800c270 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c240:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c244:	f003 031f 	and.w	r3, r3, #31
 800c248:	3301      	adds	r3, #1
 800c24a:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800c24c:	697a      	ldr	r2, [r7, #20]
 800c24e:	68fb      	ldr	r3, [r7, #12]
 800c250:	fbb2 f3f3 	udiv	r3, r2, r3
 800c254:	617b      	str	r3, [r7, #20]
        break;
 800c256:	e003      	b.n	800c260 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        frequency = EXTERNAL_CLOCK_VALUE;
 800c258:	4b08      	ldr	r3, [pc, #32]	@ (800c27c <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 800c25a:	617b      	str	r3, [r7, #20]
        break;
 800c25c:	e000      	b.n	800c260 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        break;
 800c25e:	bf00      	nop
      }
    }
  }

  return frequency;
 800c260:	697b      	ldr	r3, [r7, #20]
}
 800c262:	4618      	mov	r0, r3
 800c264:	371c      	adds	r7, #28
 800c266:	46bd      	mov	sp, r7
 800c268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c26c:	4770      	bx	lr
 800c26e:	bf00      	nop
 800c270:	40023800 	.word	0x40023800
 800c274:	00f42400 	.word	0x00f42400
 800c278:	017d7840 	.word	0x017d7840
 800c27c:	00bb8000 	.word	0x00bb8000

0800c280 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800c280:	b580      	push	{r7, lr}
 800c282:	b084      	sub	sp, #16
 800c284:	af00      	add	r7, sp, #0
 800c286:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	2b00      	cmp	r3, #0
 800c28c:	d101      	bne.n	800c292 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800c28e:	2301      	movs	r3, #1
 800c290:	e071      	b.n	800c376 <HAL_RTC_Init+0xf6>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	7f5b      	ldrb	r3, [r3, #29]
 800c296:	b2db      	uxtb	r3, r3
 800c298:	2b00      	cmp	r3, #0
 800c29a:	d105      	bne.n	800c2a8 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	2200      	movs	r2, #0
 800c2a0:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800c2a2:	6878      	ldr	r0, [r7, #4]
 800c2a4:	f7f6 f88c 	bl	80023c0 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	2202      	movs	r2, #2
 800c2ac:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	681b      	ldr	r3, [r3, #0]
 800c2b2:	68db      	ldr	r3, [r3, #12]
 800c2b4:	f003 0310 	and.w	r3, r3, #16
 800c2b8:	2b10      	cmp	r3, #16
 800c2ba:	d053      	beq.n	800c364 <HAL_RTC_Init+0xe4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	681b      	ldr	r3, [r3, #0]
 800c2c0:	22ca      	movs	r2, #202	@ 0xca
 800c2c2:	625a      	str	r2, [r3, #36]	@ 0x24
 800c2c4:	687b      	ldr	r3, [r7, #4]
 800c2c6:	681b      	ldr	r3, [r3, #0]
 800c2c8:	2253      	movs	r2, #83	@ 0x53
 800c2ca:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800c2cc:	6878      	ldr	r0, [r7, #4]
 800c2ce:	f000 fac7 	bl	800c860 <RTC_EnterInitMode>
 800c2d2:	4603      	mov	r3, r0
 800c2d4:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800c2d6:	7bfb      	ldrb	r3, [r7, #15]
 800c2d8:	2b00      	cmp	r3, #0
 800c2da:	d12a      	bne.n	800c332 <HAL_RTC_Init+0xb2>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	681b      	ldr	r3, [r3, #0]
 800c2e0:	6899      	ldr	r1, [r3, #8]
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	681a      	ldr	r2, [r3, #0]
 800c2e6:	4b26      	ldr	r3, [pc, #152]	@ (800c380 <HAL_RTC_Init+0x100>)
 800c2e8:	400b      	ands	r3, r1
 800c2ea:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	681b      	ldr	r3, [r3, #0]
 800c2f0:	6899      	ldr	r1, [r3, #8]
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	685a      	ldr	r2, [r3, #4]
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	691b      	ldr	r3, [r3, #16]
 800c2fa:	431a      	orrs	r2, r3
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	695b      	ldr	r3, [r3, #20]
 800c300:	431a      	orrs	r2, r3
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	681b      	ldr	r3, [r3, #0]
 800c306:	430a      	orrs	r2, r1
 800c308:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	681b      	ldr	r3, [r3, #0]
 800c30e:	687a      	ldr	r2, [r7, #4]
 800c310:	68d2      	ldr	r2, [r2, #12]
 800c312:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	681b      	ldr	r3, [r3, #0]
 800c318:	6919      	ldr	r1, [r3, #16]
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	689b      	ldr	r3, [r3, #8]
 800c31e:	041a      	lsls	r2, r3, #16
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	681b      	ldr	r3, [r3, #0]
 800c324:	430a      	orrs	r2, r1
 800c326:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800c328:	6878      	ldr	r0, [r7, #4]
 800c32a:	f000 fad0 	bl	800c8ce <RTC_ExitInitMode>
 800c32e:	4603      	mov	r3, r0
 800c330:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800c332:	7bfb      	ldrb	r3, [r7, #15]
 800c334:	2b00      	cmp	r3, #0
 800c336:	d110      	bne.n	800c35a <HAL_RTC_Init+0xda>
    {
      hrtc->Instance->OR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	681b      	ldr	r3, [r3, #0]
 800c33c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	681b      	ldr	r3, [r3, #0]
 800c342:	f022 0208 	bic.w	r2, r2, #8
 800c346:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	681b      	ldr	r3, [r3, #0]
 800c34c:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	699a      	ldr	r2, [r3, #24]
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	681b      	ldr	r3, [r3, #0]
 800c356:	430a      	orrs	r2, r1
 800c358:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	681b      	ldr	r3, [r3, #0]
 800c35e:	22ff      	movs	r2, #255	@ 0xff
 800c360:	625a      	str	r2, [r3, #36]	@ 0x24
 800c362:	e001      	b.n	800c368 <HAL_RTC_Init+0xe8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 800c364:	2300      	movs	r3, #0
 800c366:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800c368:	7bfb      	ldrb	r3, [r7, #15]
 800c36a:	2b00      	cmp	r3, #0
 800c36c:	d102      	bne.n	800c374 <HAL_RTC_Init+0xf4>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	2201      	movs	r2, #1
 800c372:	775a      	strb	r2, [r3, #29]
  }

  return status;
 800c374:	7bfb      	ldrb	r3, [r7, #15]
}
 800c376:	4618      	mov	r0, r3
 800c378:	3710      	adds	r7, #16
 800c37a:	46bd      	mov	sp, r7
 800c37c:	bd80      	pop	{r7, pc}
 800c37e:	bf00      	nop
 800c380:	ff8fffbf 	.word	0xff8fffbf

0800c384 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800c384:	b590      	push	{r4, r7, lr}
 800c386:	b087      	sub	sp, #28
 800c388:	af00      	add	r7, sp, #0
 800c38a:	60f8      	str	r0, [r7, #12]
 800c38c:	60b9      	str	r1, [r7, #8]
 800c38e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800c390:	2300      	movs	r3, #0
 800c392:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c394:	68fb      	ldr	r3, [r7, #12]
 800c396:	7f1b      	ldrb	r3, [r3, #28]
 800c398:	2b01      	cmp	r3, #1
 800c39a:	d101      	bne.n	800c3a0 <HAL_RTC_SetTime+0x1c>
 800c39c:	2302      	movs	r3, #2
 800c39e:	e085      	b.n	800c4ac <HAL_RTC_SetTime+0x128>
 800c3a0:	68fb      	ldr	r3, [r7, #12]
 800c3a2:	2201      	movs	r2, #1
 800c3a4:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800c3a6:	68fb      	ldr	r3, [r7, #12]
 800c3a8:	2202      	movs	r2, #2
 800c3aa:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	2b00      	cmp	r3, #0
 800c3b0:	d126      	bne.n	800c400 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800c3b2:	68fb      	ldr	r3, [r7, #12]
 800c3b4:	681b      	ldr	r3, [r3, #0]
 800c3b6:	689b      	ldr	r3, [r3, #8]
 800c3b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c3bc:	2b00      	cmp	r3, #0
 800c3be:	d102      	bne.n	800c3c6 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800c3c0:	68bb      	ldr	r3, [r7, #8]
 800c3c2:	2200      	movs	r2, #0
 800c3c4:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800c3c6:	68bb      	ldr	r3, [r7, #8]
 800c3c8:	781b      	ldrb	r3, [r3, #0]
 800c3ca:	4618      	mov	r0, r3
 800c3cc:	f000 faa4 	bl	800c918 <RTC_ByteToBcd2>
 800c3d0:	4603      	mov	r3, r0
 800c3d2:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800c3d4:	68bb      	ldr	r3, [r7, #8]
 800c3d6:	785b      	ldrb	r3, [r3, #1]
 800c3d8:	4618      	mov	r0, r3
 800c3da:	f000 fa9d 	bl	800c918 <RTC_ByteToBcd2>
 800c3de:	4603      	mov	r3, r0
 800c3e0:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800c3e2:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 800c3e4:	68bb      	ldr	r3, [r7, #8]
 800c3e6:	789b      	ldrb	r3, [r3, #2]
 800c3e8:	4618      	mov	r0, r3
 800c3ea:	f000 fa95 	bl	800c918 <RTC_ByteToBcd2>
 800c3ee:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800c3f0:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 800c3f4:	68bb      	ldr	r3, [r7, #8]
 800c3f6:	78db      	ldrb	r3, [r3, #3]
 800c3f8:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800c3fa:	4313      	orrs	r3, r2
 800c3fc:	617b      	str	r3, [r7, #20]
 800c3fe:	e018      	b.n	800c432 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800c400:	68fb      	ldr	r3, [r7, #12]
 800c402:	681b      	ldr	r3, [r3, #0]
 800c404:	689b      	ldr	r3, [r3, #8]
 800c406:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c40a:	2b00      	cmp	r3, #0
 800c40c:	d102      	bne.n	800c414 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800c40e:	68bb      	ldr	r3, [r7, #8]
 800c410:	2200      	movs	r2, #0
 800c412:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800c414:	68bb      	ldr	r3, [r7, #8]
 800c416:	781b      	ldrb	r3, [r3, #0]
 800c418:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800c41a:	68bb      	ldr	r3, [r7, #8]
 800c41c:	785b      	ldrb	r3, [r3, #1]
 800c41e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800c420:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 800c422:	68ba      	ldr	r2, [r7, #8]
 800c424:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800c426:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800c428:	68bb      	ldr	r3, [r7, #8]
 800c42a:	78db      	ldrb	r3, [r3, #3]
 800c42c:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800c42e:	4313      	orrs	r3, r2
 800c430:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c432:	68fb      	ldr	r3, [r7, #12]
 800c434:	681b      	ldr	r3, [r3, #0]
 800c436:	22ca      	movs	r2, #202	@ 0xca
 800c438:	625a      	str	r2, [r3, #36]	@ 0x24
 800c43a:	68fb      	ldr	r3, [r7, #12]
 800c43c:	681b      	ldr	r3, [r3, #0]
 800c43e:	2253      	movs	r2, #83	@ 0x53
 800c440:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800c442:	68f8      	ldr	r0, [r7, #12]
 800c444:	f000 fa0c 	bl	800c860 <RTC_EnterInitMode>
 800c448:	4603      	mov	r3, r0
 800c44a:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800c44c:	7cfb      	ldrb	r3, [r7, #19]
 800c44e:	2b00      	cmp	r3, #0
 800c450:	d11e      	bne.n	800c490 <HAL_RTC_SetTime+0x10c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800c452:	68fb      	ldr	r3, [r7, #12]
 800c454:	681a      	ldr	r2, [r3, #0]
 800c456:	6979      	ldr	r1, [r7, #20]
 800c458:	4b16      	ldr	r3, [pc, #88]	@ (800c4b4 <HAL_RTC_SetTime+0x130>)
 800c45a:	400b      	ands	r3, r1
 800c45c:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800c45e:	68fb      	ldr	r3, [r7, #12]
 800c460:	681b      	ldr	r3, [r3, #0]
 800c462:	689a      	ldr	r2, [r3, #8]
 800c464:	68fb      	ldr	r3, [r7, #12]
 800c466:	681b      	ldr	r3, [r3, #0]
 800c468:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800c46c:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800c46e:	68fb      	ldr	r3, [r7, #12]
 800c470:	681b      	ldr	r3, [r3, #0]
 800c472:	6899      	ldr	r1, [r3, #8]
 800c474:	68bb      	ldr	r3, [r7, #8]
 800c476:	68da      	ldr	r2, [r3, #12]
 800c478:	68bb      	ldr	r3, [r7, #8]
 800c47a:	691b      	ldr	r3, [r3, #16]
 800c47c:	431a      	orrs	r2, r3
 800c47e:	68fb      	ldr	r3, [r7, #12]
 800c480:	681b      	ldr	r3, [r3, #0]
 800c482:	430a      	orrs	r2, r1
 800c484:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800c486:	68f8      	ldr	r0, [r7, #12]
 800c488:	f000 fa21 	bl	800c8ce <RTC_ExitInitMode>
 800c48c:	4603      	mov	r3, r0
 800c48e:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800c490:	7cfb      	ldrb	r3, [r7, #19]
 800c492:	2b00      	cmp	r3, #0
 800c494:	d102      	bne.n	800c49c <HAL_RTC_SetTime+0x118>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800c496:	68fb      	ldr	r3, [r7, #12]
 800c498:	2201      	movs	r2, #1
 800c49a:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c49c:	68fb      	ldr	r3, [r7, #12]
 800c49e:	681b      	ldr	r3, [r3, #0]
 800c4a0:	22ff      	movs	r2, #255	@ 0xff
 800c4a2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800c4a4:	68fb      	ldr	r3, [r7, #12]
 800c4a6:	2200      	movs	r2, #0
 800c4a8:	771a      	strb	r2, [r3, #28]

  return status;
 800c4aa:	7cfb      	ldrb	r3, [r7, #19]
}
 800c4ac:	4618      	mov	r0, r3
 800c4ae:	371c      	adds	r7, #28
 800c4b0:	46bd      	mov	sp, r7
 800c4b2:	bd90      	pop	{r4, r7, pc}
 800c4b4:	007f7f7f 	.word	0x007f7f7f

0800c4b8 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800c4b8:	b590      	push	{r4, r7, lr}
 800c4ba:	b087      	sub	sp, #28
 800c4bc:	af00      	add	r7, sp, #0
 800c4be:	60f8      	str	r0, [r7, #12]
 800c4c0:	60b9      	str	r1, [r7, #8]
 800c4c2:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800c4c4:	2300      	movs	r3, #0
 800c4c6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c4c8:	68fb      	ldr	r3, [r7, #12]
 800c4ca:	7f1b      	ldrb	r3, [r3, #28]
 800c4cc:	2b01      	cmp	r3, #1
 800c4ce:	d101      	bne.n	800c4d4 <HAL_RTC_SetDate+0x1c>
 800c4d0:	2302      	movs	r3, #2
 800c4d2:	e06f      	b.n	800c5b4 <HAL_RTC_SetDate+0xfc>
 800c4d4:	68fb      	ldr	r3, [r7, #12]
 800c4d6:	2201      	movs	r2, #1
 800c4d8:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800c4da:	68fb      	ldr	r3, [r7, #12]
 800c4dc:	2202      	movs	r2, #2
 800c4de:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	2b00      	cmp	r3, #0
 800c4e4:	d10e      	bne.n	800c504 <HAL_RTC_SetDate+0x4c>
 800c4e6:	68bb      	ldr	r3, [r7, #8]
 800c4e8:	785b      	ldrb	r3, [r3, #1]
 800c4ea:	f003 0310 	and.w	r3, r3, #16
 800c4ee:	2b00      	cmp	r3, #0
 800c4f0:	d008      	beq.n	800c504 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800c4f2:	68bb      	ldr	r3, [r7, #8]
 800c4f4:	785b      	ldrb	r3, [r3, #1]
 800c4f6:	f023 0310 	bic.w	r3, r3, #16
 800c4fa:	b2db      	uxtb	r3, r3
 800c4fc:	330a      	adds	r3, #10
 800c4fe:	b2da      	uxtb	r2, r3
 800c500:	68bb      	ldr	r3, [r7, #8]
 800c502:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	2b00      	cmp	r3, #0
 800c508:	d11c      	bne.n	800c544 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800c50a:	68bb      	ldr	r3, [r7, #8]
 800c50c:	78db      	ldrb	r3, [r3, #3]
 800c50e:	4618      	mov	r0, r3
 800c510:	f000 fa02 	bl	800c918 <RTC_ByteToBcd2>
 800c514:	4603      	mov	r3, r0
 800c516:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800c518:	68bb      	ldr	r3, [r7, #8]
 800c51a:	785b      	ldrb	r3, [r3, #1]
 800c51c:	4618      	mov	r0, r3
 800c51e:	f000 f9fb 	bl	800c918 <RTC_ByteToBcd2>
 800c522:	4603      	mov	r3, r0
 800c524:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800c526:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800c528:	68bb      	ldr	r3, [r7, #8]
 800c52a:	789b      	ldrb	r3, [r3, #2]
 800c52c:	4618      	mov	r0, r3
 800c52e:	f000 f9f3 	bl	800c918 <RTC_ByteToBcd2>
 800c532:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800c534:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800c538:	68bb      	ldr	r3, [r7, #8]
 800c53a:	781b      	ldrb	r3, [r3, #0]
 800c53c:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800c53e:	4313      	orrs	r3, r2
 800c540:	617b      	str	r3, [r7, #20]
 800c542:	e00e      	b.n	800c562 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800c544:	68bb      	ldr	r3, [r7, #8]
 800c546:	78db      	ldrb	r3, [r3, #3]
 800c548:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800c54a:	68bb      	ldr	r3, [r7, #8]
 800c54c:	785b      	ldrb	r3, [r3, #1]
 800c54e:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800c550:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 800c552:	68ba      	ldr	r2, [r7, #8]
 800c554:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800c556:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800c558:	68bb      	ldr	r3, [r7, #8]
 800c55a:	781b      	ldrb	r3, [r3, #0]
 800c55c:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800c55e:	4313      	orrs	r3, r2
 800c560:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c562:	68fb      	ldr	r3, [r7, #12]
 800c564:	681b      	ldr	r3, [r3, #0]
 800c566:	22ca      	movs	r2, #202	@ 0xca
 800c568:	625a      	str	r2, [r3, #36]	@ 0x24
 800c56a:	68fb      	ldr	r3, [r7, #12]
 800c56c:	681b      	ldr	r3, [r3, #0]
 800c56e:	2253      	movs	r2, #83	@ 0x53
 800c570:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800c572:	68f8      	ldr	r0, [r7, #12]
 800c574:	f000 f974 	bl	800c860 <RTC_EnterInitMode>
 800c578:	4603      	mov	r3, r0
 800c57a:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800c57c:	7cfb      	ldrb	r3, [r7, #19]
 800c57e:	2b00      	cmp	r3, #0
 800c580:	d10a      	bne.n	800c598 <HAL_RTC_SetDate+0xe0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800c582:	68fb      	ldr	r3, [r7, #12]
 800c584:	681a      	ldr	r2, [r3, #0]
 800c586:	6979      	ldr	r1, [r7, #20]
 800c588:	4b0c      	ldr	r3, [pc, #48]	@ (800c5bc <HAL_RTC_SetDate+0x104>)
 800c58a:	400b      	ands	r3, r1
 800c58c:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800c58e:	68f8      	ldr	r0, [r7, #12]
 800c590:	f000 f99d 	bl	800c8ce <RTC_ExitInitMode>
 800c594:	4603      	mov	r3, r0
 800c596:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800c598:	7cfb      	ldrb	r3, [r7, #19]
 800c59a:	2b00      	cmp	r3, #0
 800c59c:	d102      	bne.n	800c5a4 <HAL_RTC_SetDate+0xec>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800c59e:	68fb      	ldr	r3, [r7, #12]
 800c5a0:	2201      	movs	r2, #1
 800c5a2:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c5a4:	68fb      	ldr	r3, [r7, #12]
 800c5a6:	681b      	ldr	r3, [r3, #0]
 800c5a8:	22ff      	movs	r2, #255	@ 0xff
 800c5aa:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800c5ac:	68fb      	ldr	r3, [r7, #12]
 800c5ae:	2200      	movs	r2, #0
 800c5b0:	771a      	strb	r2, [r3, #28]

  return status;
 800c5b2:	7cfb      	ldrb	r3, [r7, #19]
}
 800c5b4:	4618      	mov	r0, r3
 800c5b6:	371c      	adds	r7, #28
 800c5b8:	46bd      	mov	sp, r7
 800c5ba:	bd90      	pop	{r4, r7, pc}
 800c5bc:	00ffff3f 	.word	0x00ffff3f

0800c5c0 <HAL_RTC_SetAlarm>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800c5c0:	b590      	push	{r4, r7, lr}
 800c5c2:	b089      	sub	sp, #36	@ 0x24
 800c5c4:	af00      	add	r7, sp, #0
 800c5c6:	60f8      	str	r0, [r7, #12]
 800c5c8:	60b9      	str	r1, [r7, #8]
 800c5ca:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 800c5cc:	2300      	movs	r3, #0
 800c5ce:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0U;
 800c5d0:	2300      	movs	r3, #0
 800c5d2:	61fb      	str	r3, [r7, #28]
  uint32_t subsecondtmpreg = 0U;
 800c5d4:	2300      	movs	r3, #0
 800c5d6:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c5d8:	68fb      	ldr	r3, [r7, #12]
 800c5da:	7f1b      	ldrb	r3, [r3, #28]
 800c5dc:	2b01      	cmp	r3, #1
 800c5de:	d101      	bne.n	800c5e4 <HAL_RTC_SetAlarm+0x24>
 800c5e0:	2302      	movs	r3, #2
 800c5e2:	e113      	b.n	800c80c <HAL_RTC_SetAlarm+0x24c>
 800c5e4:	68fb      	ldr	r3, [r7, #12]
 800c5e6:	2201      	movs	r2, #1
 800c5e8:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800c5ea:	68fb      	ldr	r3, [r7, #12]
 800c5ec:	2202      	movs	r2, #2
 800c5ee:	775a      	strb	r2, [r3, #29]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	2b00      	cmp	r3, #0
 800c5f4:	d137      	bne.n	800c666 <HAL_RTC_SetAlarm+0xa6>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800c5f6:	68fb      	ldr	r3, [r7, #12]
 800c5f8:	681b      	ldr	r3, [r3, #0]
 800c5fa:	689b      	ldr	r3, [r3, #8]
 800c5fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c600:	2b00      	cmp	r3, #0
 800c602:	d102      	bne.n	800c60a <HAL_RTC_SetAlarm+0x4a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800c604:	68bb      	ldr	r3, [r7, #8]
 800c606:	2200      	movs	r2, #0
 800c608:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800c60a:	68bb      	ldr	r3, [r7, #8]
 800c60c:	781b      	ldrb	r3, [r3, #0]
 800c60e:	4618      	mov	r0, r3
 800c610:	f000 f982 	bl	800c918 <RTC_ByteToBcd2>
 800c614:	4603      	mov	r3, r0
 800c616:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800c618:	68bb      	ldr	r3, [r7, #8]
 800c61a:	785b      	ldrb	r3, [r3, #1]
 800c61c:	4618      	mov	r0, r3
 800c61e:	f000 f97b 	bl	800c918 <RTC_ByteToBcd2>
 800c622:	4603      	mov	r3, r0
 800c624:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800c626:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 800c628:	68bb      	ldr	r3, [r7, #8]
 800c62a:	789b      	ldrb	r3, [r3, #2]
 800c62c:	4618      	mov	r0, r3
 800c62e:	f000 f973 	bl	800c918 <RTC_ByteToBcd2>
 800c632:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800c634:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 800c638:	68bb      	ldr	r3, [r7, #8]
 800c63a:	78db      	ldrb	r3, [r3, #3]
 800c63c:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 800c63e:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 800c642:	68bb      	ldr	r3, [r7, #8]
 800c644:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c648:	4618      	mov	r0, r3
 800c64a:	f000 f965 	bl	800c918 <RTC_ByteToBcd2>
 800c64e:	4603      	mov	r3, r0
 800c650:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 800c652:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 800c656:	68bb      	ldr	r3, [r7, #8]
 800c658:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 800c65a:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800c65c:	68bb      	ldr	r3, [r7, #8]
 800c65e:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800c660:	4313      	orrs	r3, r2
 800c662:	61fb      	str	r3, [r7, #28]
 800c664:	e023      	b.n	800c6ae <HAL_RTC_SetAlarm+0xee>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800c666:	68fb      	ldr	r3, [r7, #12]
 800c668:	681b      	ldr	r3, [r3, #0]
 800c66a:	689b      	ldr	r3, [r3, #8]
 800c66c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c670:	2b00      	cmp	r3, #0
 800c672:	d102      	bne.n	800c67a <HAL_RTC_SetAlarm+0xba>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800c674:	68bb      	ldr	r3, [r7, #8]
 800c676:	2200      	movs	r2, #0
 800c678:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800c67a:	68bb      	ldr	r3, [r7, #8]
 800c67c:	781b      	ldrb	r3, [r3, #0]
 800c67e:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800c680:	68bb      	ldr	r3, [r7, #8]
 800c682:	785b      	ldrb	r3, [r3, #1]
 800c684:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800c686:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 800c688:	68ba      	ldr	r2, [r7, #8]
 800c68a:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800c68c:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 800c68e:	68bb      	ldr	r3, [r7, #8]
 800c690:	78db      	ldrb	r3, [r3, #3]
 800c692:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 800c694:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 800c696:	68bb      	ldr	r3, [r7, #8]
 800c698:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c69c:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 800c69e:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 800c6a0:	68bb      	ldr	r3, [r7, #8]
 800c6a2:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 800c6a4:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 800c6a6:	68bb      	ldr	r3, [r7, #8]
 800c6a8:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800c6aa:	4313      	orrs	r3, r2
 800c6ac:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 800c6ae:	68bb      	ldr	r3, [r7, #8]
 800c6b0:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 800c6b2:	68bb      	ldr	r3, [r7, #8]
 800c6b4:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 800c6b6:	4313      	orrs	r3, r2
 800c6b8:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c6ba:	68fb      	ldr	r3, [r7, #12]
 800c6bc:	681b      	ldr	r3, [r3, #0]
 800c6be:	22ca      	movs	r2, #202	@ 0xca
 800c6c0:	625a      	str	r2, [r3, #36]	@ 0x24
 800c6c2:	68fb      	ldr	r3, [r7, #12]
 800c6c4:	681b      	ldr	r3, [r3, #0]
 800c6c6:	2253      	movs	r2, #83	@ 0x53
 800c6c8:	625a      	str	r2, [r3, #36]	@ 0x24

  if (sAlarm->Alarm == RTC_ALARM_A)
 800c6ca:	68bb      	ldr	r3, [r7, #8]
 800c6cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c6ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c6d2:	d148      	bne.n	800c766 <HAL_RTC_SetAlarm+0x1a6>
  {
    /* Disable Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800c6d4:	68fb      	ldr	r3, [r7, #12]
 800c6d6:	681b      	ldr	r3, [r3, #0]
 800c6d8:	689a      	ldr	r2, [r3, #8]
 800c6da:	68fb      	ldr	r3, [r7, #12]
 800c6dc:	681b      	ldr	r3, [r3, #0]
 800c6de:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800c6e2:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 800c6e4:	68fb      	ldr	r3, [r7, #12]
 800c6e6:	681b      	ldr	r3, [r3, #0]
 800c6e8:	689a      	ldr	r2, [r3, #8]
 800c6ea:	68fb      	ldr	r3, [r7, #12]
 800c6ec:	681b      	ldr	r3, [r3, #0]
 800c6ee:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800c6f2:	609a      	str	r2, [r3, #8]

    /* Clear Alarm A flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800c6f4:	68fb      	ldr	r3, [r7, #12]
 800c6f6:	681b      	ldr	r3, [r3, #0]
 800c6f8:	68db      	ldr	r3, [r3, #12]
 800c6fa:	b2da      	uxtb	r2, r3
 800c6fc:	68fb      	ldr	r3, [r7, #12]
 800c6fe:	681b      	ldr	r3, [r3, #0]
 800c700:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 800c704:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800c706:	f7f8 fd89 	bl	800521c <HAL_GetTick>
 800c70a:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800c70c:	e013      	b.n	800c736 <HAL_RTC_SetAlarm+0x176>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800c70e:	f7f8 fd85 	bl	800521c <HAL_GetTick>
 800c712:	4602      	mov	r2, r0
 800c714:	69bb      	ldr	r3, [r7, #24]
 800c716:	1ad3      	subs	r3, r2, r3
 800c718:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800c71c:	d90b      	bls.n	800c736 <HAL_RTC_SetAlarm+0x176>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c71e:	68fb      	ldr	r3, [r7, #12]
 800c720:	681b      	ldr	r3, [r3, #0]
 800c722:	22ff      	movs	r2, #255	@ 0xff
 800c724:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800c726:	68fb      	ldr	r3, [r7, #12]
 800c728:	2203      	movs	r2, #3
 800c72a:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800c72c:	68fb      	ldr	r3, [r7, #12]
 800c72e:	2200      	movs	r2, #0
 800c730:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800c732:	2303      	movs	r3, #3
 800c734:	e06a      	b.n	800c80c <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800c736:	68fb      	ldr	r3, [r7, #12]
 800c738:	681b      	ldr	r3, [r3, #0]
 800c73a:	68db      	ldr	r3, [r3, #12]
 800c73c:	f003 0301 	and.w	r3, r3, #1
 800c740:	2b00      	cmp	r3, #0
 800c742:	d0e4      	beq.n	800c70e <HAL_RTC_SetAlarm+0x14e>
      }
    }

    /* Configure Alarm A register */
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 800c744:	68fb      	ldr	r3, [r7, #12]
 800c746:	681b      	ldr	r3, [r3, #0]
 800c748:	69fa      	ldr	r2, [r7, #28]
 800c74a:	61da      	str	r2, [r3, #28]
    /* Configure Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 800c74c:	68fb      	ldr	r3, [r7, #12]
 800c74e:	681b      	ldr	r3, [r3, #0]
 800c750:	697a      	ldr	r2, [r7, #20]
 800c752:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable Alarm A */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 800c754:	68fb      	ldr	r3, [r7, #12]
 800c756:	681b      	ldr	r3, [r3, #0]
 800c758:	689a      	ldr	r2, [r3, #8]
 800c75a:	68fb      	ldr	r3, [r7, #12]
 800c75c:	681b      	ldr	r3, [r3, #0]
 800c75e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800c762:	609a      	str	r2, [r3, #8]
 800c764:	e047      	b.n	800c7f6 <HAL_RTC_SetAlarm+0x236>
  }
  else
  {
    /* Disable Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800c766:	68fb      	ldr	r3, [r7, #12]
 800c768:	681b      	ldr	r3, [r3, #0]
 800c76a:	689a      	ldr	r2, [r3, #8]
 800c76c:	68fb      	ldr	r3, [r7, #12]
 800c76e:	681b      	ldr	r3, [r3, #0]
 800c770:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800c774:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 800c776:	68fb      	ldr	r3, [r7, #12]
 800c778:	681b      	ldr	r3, [r3, #0]
 800c77a:	689a      	ldr	r2, [r3, #8]
 800c77c:	68fb      	ldr	r3, [r7, #12]
 800c77e:	681b      	ldr	r3, [r3, #0]
 800c780:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800c784:	609a      	str	r2, [r3, #8]

    /* Clear Alarm B flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 800c786:	68fb      	ldr	r3, [r7, #12]
 800c788:	681b      	ldr	r3, [r3, #0]
 800c78a:	68db      	ldr	r3, [r3, #12]
 800c78c:	b2da      	uxtb	r2, r3
 800c78e:	68fb      	ldr	r3, [r7, #12]
 800c790:	681b      	ldr	r3, [r3, #0]
 800c792:	f462 7220 	orn	r2, r2, #640	@ 0x280
 800c796:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800c798:	f7f8 fd40 	bl	800521c <HAL_GetTick>
 800c79c:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800c79e:	e013      	b.n	800c7c8 <HAL_RTC_SetAlarm+0x208>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800c7a0:	f7f8 fd3c 	bl	800521c <HAL_GetTick>
 800c7a4:	4602      	mov	r2, r0
 800c7a6:	69bb      	ldr	r3, [r7, #24]
 800c7a8:	1ad3      	subs	r3, r2, r3
 800c7aa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800c7ae:	d90b      	bls.n	800c7c8 <HAL_RTC_SetAlarm+0x208>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c7b0:	68fb      	ldr	r3, [r7, #12]
 800c7b2:	681b      	ldr	r3, [r3, #0]
 800c7b4:	22ff      	movs	r2, #255	@ 0xff
 800c7b6:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800c7b8:	68fb      	ldr	r3, [r7, #12]
 800c7ba:	2203      	movs	r2, #3
 800c7bc:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800c7be:	68fb      	ldr	r3, [r7, #12]
 800c7c0:	2200      	movs	r2, #0
 800c7c2:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800c7c4:	2303      	movs	r3, #3
 800c7c6:	e021      	b.n	800c80c <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800c7c8:	68fb      	ldr	r3, [r7, #12]
 800c7ca:	681b      	ldr	r3, [r3, #0]
 800c7cc:	68db      	ldr	r3, [r3, #12]
 800c7ce:	f003 0302 	and.w	r3, r3, #2
 800c7d2:	2b00      	cmp	r3, #0
 800c7d4:	d0e4      	beq.n	800c7a0 <HAL_RTC_SetAlarm+0x1e0>
      }
    }

    /* Configure Alarm B register */
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800c7d6:	68fb      	ldr	r3, [r7, #12]
 800c7d8:	681b      	ldr	r3, [r3, #0]
 800c7da:	69fa      	ldr	r2, [r7, #28]
 800c7dc:	621a      	str	r2, [r3, #32]
    /* Configure Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800c7de:	68fb      	ldr	r3, [r7, #12]
 800c7e0:	681b      	ldr	r3, [r3, #0]
 800c7e2:	697a      	ldr	r2, [r7, #20]
 800c7e4:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Enable Alarm B */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800c7e6:	68fb      	ldr	r3, [r7, #12]
 800c7e8:	681b      	ldr	r3, [r3, #0]
 800c7ea:	689a      	ldr	r2, [r3, #8]
 800c7ec:	68fb      	ldr	r3, [r7, #12]
 800c7ee:	681b      	ldr	r3, [r3, #0]
 800c7f0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800c7f4:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c7f6:	68fb      	ldr	r3, [r7, #12]
 800c7f8:	681b      	ldr	r3, [r3, #0]
 800c7fa:	22ff      	movs	r2, #255	@ 0xff
 800c7fc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 800c7fe:	68fb      	ldr	r3, [r7, #12]
 800c800:	2201      	movs	r2, #1
 800c802:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800c804:	68fb      	ldr	r3, [r7, #12]
 800c806:	2200      	movs	r2, #0
 800c808:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800c80a:	2300      	movs	r3, #0
}
 800c80c:	4618      	mov	r0, r3
 800c80e:	3724      	adds	r7, #36	@ 0x24
 800c810:	46bd      	mov	sp, r7
 800c812:	bd90      	pop	{r4, r7, pc}

0800c814 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800c814:	b580      	push	{r7, lr}
 800c816:	b084      	sub	sp, #16
 800c818:	af00      	add	r7, sp, #0
 800c81a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800c81c:	2300      	movs	r3, #0
 800c81e:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	681b      	ldr	r3, [r3, #0]
 800c824:	4a0d      	ldr	r2, [pc, #52]	@ (800c85c <HAL_RTC_WaitForSynchro+0x48>)
 800c826:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800c828:	f7f8 fcf8 	bl	800521c <HAL_GetTick>
 800c82c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800c82e:	e009      	b.n	800c844 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800c830:	f7f8 fcf4 	bl	800521c <HAL_GetTick>
 800c834:	4602      	mov	r2, r0
 800c836:	68fb      	ldr	r3, [r7, #12]
 800c838:	1ad3      	subs	r3, r2, r3
 800c83a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800c83e:	d901      	bls.n	800c844 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800c840:	2303      	movs	r3, #3
 800c842:	e007      	b.n	800c854 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	681b      	ldr	r3, [r3, #0]
 800c848:	68db      	ldr	r3, [r3, #12]
 800c84a:	f003 0320 	and.w	r3, r3, #32
 800c84e:	2b00      	cmp	r3, #0
 800c850:	d0ee      	beq.n	800c830 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800c852:	2300      	movs	r3, #0
}
 800c854:	4618      	mov	r0, r3
 800c856:	3710      	adds	r7, #16
 800c858:	46bd      	mov	sp, r7
 800c85a:	bd80      	pop	{r7, pc}
 800c85c:	0001ff5f 	.word	0x0001ff5f

0800c860 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800c860:	b580      	push	{r7, lr}
 800c862:	b084      	sub	sp, #16
 800c864:	af00      	add	r7, sp, #0
 800c866:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800c868:	2300      	movs	r3, #0
 800c86a:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800c86c:	2300      	movs	r3, #0
 800c86e:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	681b      	ldr	r3, [r3, #0]
 800c874:	68db      	ldr	r3, [r3, #12]
 800c876:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c87a:	2b00      	cmp	r3, #0
 800c87c:	d122      	bne.n	800c8c4 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	681b      	ldr	r3, [r3, #0]
 800c882:	68da      	ldr	r2, [r3, #12]
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	681b      	ldr	r3, [r3, #0]
 800c888:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800c88c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800c88e:	f7f8 fcc5 	bl	800521c <HAL_GetTick>
 800c892:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800c894:	e00c      	b.n	800c8b0 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800c896:	f7f8 fcc1 	bl	800521c <HAL_GetTick>
 800c89a:	4602      	mov	r2, r0
 800c89c:	68bb      	ldr	r3, [r7, #8]
 800c89e:	1ad3      	subs	r3, r2, r3
 800c8a0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800c8a4:	d904      	bls.n	800c8b0 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	2204      	movs	r2, #4
 800c8aa:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 800c8ac:	2301      	movs	r3, #1
 800c8ae:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	681b      	ldr	r3, [r3, #0]
 800c8b4:	68db      	ldr	r3, [r3, #12]
 800c8b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c8ba:	2b00      	cmp	r3, #0
 800c8bc:	d102      	bne.n	800c8c4 <RTC_EnterInitMode+0x64>
 800c8be:	7bfb      	ldrb	r3, [r7, #15]
 800c8c0:	2b01      	cmp	r3, #1
 800c8c2:	d1e8      	bne.n	800c896 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800c8c4:	7bfb      	ldrb	r3, [r7, #15]
}
 800c8c6:	4618      	mov	r0, r3
 800c8c8:	3710      	adds	r7, #16
 800c8ca:	46bd      	mov	sp, r7
 800c8cc:	bd80      	pop	{r7, pc}

0800c8ce <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800c8ce:	b580      	push	{r7, lr}
 800c8d0:	b084      	sub	sp, #16
 800c8d2:	af00      	add	r7, sp, #0
 800c8d4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c8d6:	2300      	movs	r3, #0
 800c8d8:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800c8da:	687b      	ldr	r3, [r7, #4]
 800c8dc:	681b      	ldr	r3, [r3, #0]
 800c8de:	68da      	ldr	r2, [r3, #12]
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	681b      	ldr	r3, [r3, #0]
 800c8e4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800c8e8:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	681b      	ldr	r3, [r3, #0]
 800c8ee:	689b      	ldr	r3, [r3, #8]
 800c8f0:	f003 0320 	and.w	r3, r3, #32
 800c8f4:	2b00      	cmp	r3, #0
 800c8f6:	d10a      	bne.n	800c90e <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800c8f8:	6878      	ldr	r0, [r7, #4]
 800c8fa:	f7ff ff8b 	bl	800c814 <HAL_RTC_WaitForSynchro>
 800c8fe:	4603      	mov	r3, r0
 800c900:	2b00      	cmp	r3, #0
 800c902:	d004      	beq.n	800c90e <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	2204      	movs	r2, #4
 800c908:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800c90a:	2301      	movs	r3, #1
 800c90c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800c90e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c910:	4618      	mov	r0, r3
 800c912:	3710      	adds	r7, #16
 800c914:	46bd      	mov	sp, r7
 800c916:	bd80      	pop	{r7, pc}

0800c918 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 800c918:	b480      	push	{r7}
 800c91a:	b085      	sub	sp, #20
 800c91c:	af00      	add	r7, sp, #0
 800c91e:	4603      	mov	r3, r0
 800c920:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800c922:	2300      	movs	r3, #0
 800c924:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 800c926:	e005      	b.n	800c934 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800c928:	68fb      	ldr	r3, [r7, #12]
 800c92a:	3301      	adds	r3, #1
 800c92c:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 800c92e:	79fb      	ldrb	r3, [r7, #7]
 800c930:	3b0a      	subs	r3, #10
 800c932:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 800c934:	79fb      	ldrb	r3, [r7, #7]
 800c936:	2b09      	cmp	r3, #9
 800c938:	d8f6      	bhi.n	800c928 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800c93a:	68fb      	ldr	r3, [r7, #12]
 800c93c:	b2db      	uxtb	r3, r3
 800c93e:	011b      	lsls	r3, r3, #4
 800c940:	b2da      	uxtb	r2, r3
 800c942:	79fb      	ldrb	r3, [r7, #7]
 800c944:	4313      	orrs	r3, r2
 800c946:	b2db      	uxtb	r3, r3
}
 800c948:	4618      	mov	r0, r3
 800c94a:	3714      	adds	r7, #20
 800c94c:	46bd      	mov	sp, r7
 800c94e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c952:	4770      	bx	lr

0800c954 <HAL_RTCEx_SetTimeStamp>:
  *             @arg RTC_TIMESTAMPPIN_POS1: PI8 is selected as RTC Timestamp Pin.
  *             @arg RTC_TIMESTAMPPIN_POS2: PC1 is selected as RTC Timestamp Pin.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t RTC_TimeStampEdge, uint32_t RTC_TimeStampPin)
{
 800c954:	b480      	push	{r7}
 800c956:	b087      	sub	sp, #28
 800c958:	af00      	add	r7, sp, #0
 800c95a:	60f8      	str	r0, [r7, #12]
 800c95c:	60b9      	str	r1, [r7, #8]
 800c95e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800c960:	2300      	movs	r3, #0
 800c962:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_TIMESTAMP_EDGE(RTC_TimeStampEdge));
  assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c964:	68fb      	ldr	r3, [r7, #12]
 800c966:	7f1b      	ldrb	r3, [r3, #28]
 800c968:	2b01      	cmp	r3, #1
 800c96a:	d101      	bne.n	800c970 <HAL_RTCEx_SetTimeStamp+0x1c>
 800c96c:	2302      	movs	r3, #2
 800c96e:	e050      	b.n	800ca12 <HAL_RTCEx_SetTimeStamp+0xbe>
 800c970:	68fb      	ldr	r3, [r7, #12]
 800c972:	2201      	movs	r2, #1
 800c974:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800c976:	68fb      	ldr	r3, [r7, #12]
 800c978:	2202      	movs	r2, #2
 800c97a:	775a      	strb	r2, [r3, #29]

  hrtc->Instance->OR &= (uint32_t)~RTC_OR_TSINSEL;
 800c97c:	68fb      	ldr	r3, [r7, #12]
 800c97e:	681b      	ldr	r3, [r3, #0]
 800c980:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c982:	68fb      	ldr	r3, [r7, #12]
 800c984:	681b      	ldr	r3, [r3, #0]
 800c986:	f022 0206 	bic.w	r2, r2, #6
 800c98a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hrtc->Instance->OR |= (uint32_t)(RTC_TimeStampPin);
 800c98c:	68fb      	ldr	r3, [r7, #12]
 800c98e:	681b      	ldr	r3, [r3, #0]
 800c990:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800c992:	68fb      	ldr	r3, [r7, #12]
 800c994:	681b      	ldr	r3, [r3, #0]
 800c996:	687a      	ldr	r2, [r7, #4]
 800c998:	430a      	orrs	r2, r1
 800c99a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get the RTC_CR register and clear the bits to be configured */
  tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
 800c99c:	68fb      	ldr	r3, [r7, #12]
 800c99e:	681b      	ldr	r3, [r3, #0]
 800c9a0:	689a      	ldr	r2, [r3, #8]
 800c9a2:	4b1f      	ldr	r3, [pc, #124]	@ (800ca20 <HAL_RTCEx_SetTimeStamp+0xcc>)
 800c9a4:	4013      	ands	r3, r2
 800c9a6:	617b      	str	r3, [r7, #20]

  /* Configure the Timestamp TSEDGE bit */
  tmpreg |= RTC_TimeStampEdge;
 800c9a8:	697a      	ldr	r2, [r7, #20]
 800c9aa:	68bb      	ldr	r3, [r7, #8]
 800c9ac:	4313      	orrs	r3, r2
 800c9ae:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c9b0:	68fb      	ldr	r3, [r7, #12]
 800c9b2:	681b      	ldr	r3, [r3, #0]
 800c9b4:	22ca      	movs	r2, #202	@ 0xca
 800c9b6:	625a      	str	r2, [r3, #36]	@ 0x24
 800c9b8:	68fb      	ldr	r3, [r7, #12]
 800c9ba:	681b      	ldr	r3, [r3, #0]
 800c9bc:	2253      	movs	r2, #83	@ 0x53
 800c9be:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Copy the desired configuration into the CR register */
  hrtc->Instance->CR = (uint32_t)tmpreg;
 800c9c0:	68fb      	ldr	r3, [r7, #12]
 800c9c2:	681b      	ldr	r3, [r3, #0]
 800c9c4:	697a      	ldr	r2, [r7, #20]
 800c9c6:	609a      	str	r2, [r3, #8]

  /* Clear RTC Timestamp flag */
  __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSF);
 800c9c8:	68fb      	ldr	r3, [r7, #12]
 800c9ca:	681b      	ldr	r3, [r3, #0]
 800c9cc:	68db      	ldr	r3, [r3, #12]
 800c9ce:	b2da      	uxtb	r2, r3
 800c9d0:	68fb      	ldr	r3, [r7, #12]
 800c9d2:	681b      	ldr	r3, [r3, #0]
 800c9d4:	f462 6208 	orn	r2, r2, #2176	@ 0x880
 800c9d8:	60da      	str	r2, [r3, #12]

  /* Clear RTC Timestamp overrun Flag */
  __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSOVF);
 800c9da:	68fb      	ldr	r3, [r7, #12]
 800c9dc:	681b      	ldr	r3, [r3, #0]
 800c9de:	68db      	ldr	r3, [r3, #12]
 800c9e0:	b2da      	uxtb	r2, r3
 800c9e2:	68fb      	ldr	r3, [r7, #12]
 800c9e4:	681b      	ldr	r3, [r3, #0]
 800c9e6:	f462 5284 	orn	r2, r2, #4224	@ 0x1080
 800c9ea:	60da      	str	r2, [r3, #12]

  /* Enable the Timestamp saving */
  __HAL_RTC_TIMESTAMP_ENABLE(hrtc);
 800c9ec:	68fb      	ldr	r3, [r7, #12]
 800c9ee:	681b      	ldr	r3, [r3, #0]
 800c9f0:	689a      	ldr	r2, [r3, #8]
 800c9f2:	68fb      	ldr	r3, [r7, #12]
 800c9f4:	681b      	ldr	r3, [r3, #0]
 800c9f6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c9fa:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c9fc:	68fb      	ldr	r3, [r7, #12]
 800c9fe:	681b      	ldr	r3, [r3, #0]
 800ca00:	22ff      	movs	r2, #255	@ 0xff
 800ca02:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 800ca04:	68fb      	ldr	r3, [r7, #12]
 800ca06:	2201      	movs	r2, #1
 800ca08:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800ca0a:	68fb      	ldr	r3, [r7, #12]
 800ca0c:	2200      	movs	r2, #0
 800ca0e:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800ca10:	2300      	movs	r3, #0
}
 800ca12:	4618      	mov	r0, r3
 800ca14:	371c      	adds	r7, #28
 800ca16:	46bd      	mov	sp, r7
 800ca18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca1c:	4770      	bx	lr
 800ca1e:	bf00      	nop
 800ca20:	fffff7f7 	.word	0xfffff7f7

0800ca24 <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800ca24:	b580      	push	{r7, lr}
 800ca26:	b086      	sub	sp, #24
 800ca28:	af00      	add	r7, sp, #0
 800ca2a:	60f8      	str	r0, [r7, #12]
 800ca2c:	60b9      	str	r1, [r7, #8]
 800ca2e:	607a      	str	r2, [r7, #4]
 800ca30:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ca32:	2300      	movs	r3, #0
 800ca34:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 800ca36:	68bb      	ldr	r3, [r7, #8]
 800ca38:	2b02      	cmp	r3, #2
 800ca3a:	d904      	bls.n	800ca46 <HAL_SAI_InitProtocol+0x22>
 800ca3c:	68bb      	ldr	r3, [r7, #8]
 800ca3e:	3b03      	subs	r3, #3
 800ca40:	2b01      	cmp	r3, #1
 800ca42:	d812      	bhi.n	800ca6a <HAL_SAI_InitProtocol+0x46>
 800ca44:	e008      	b.n	800ca58 <HAL_SAI_InitProtocol+0x34>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 800ca46:	683b      	ldr	r3, [r7, #0]
 800ca48:	687a      	ldr	r2, [r7, #4]
 800ca4a:	68b9      	ldr	r1, [r7, #8]
 800ca4c:	68f8      	ldr	r0, [r7, #12]
 800ca4e:	f000 fa6d 	bl	800cf2c <SAI_InitI2S>
 800ca52:	4603      	mov	r3, r0
 800ca54:	75fb      	strb	r3, [r7, #23]
      break;
 800ca56:	e00b      	b.n	800ca70 <HAL_SAI_InitProtocol+0x4c>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 800ca58:	683b      	ldr	r3, [r7, #0]
 800ca5a:	687a      	ldr	r2, [r7, #4]
 800ca5c:	68b9      	ldr	r1, [r7, #8]
 800ca5e:	68f8      	ldr	r0, [r7, #12]
 800ca60:	f000 fb12 	bl	800d088 <SAI_InitPCM>
 800ca64:	4603      	mov	r3, r0
 800ca66:	75fb      	strb	r3, [r7, #23]
      break;
 800ca68:	e002      	b.n	800ca70 <HAL_SAI_InitProtocol+0x4c>
    default :
      status = HAL_ERROR;
 800ca6a:	2301      	movs	r3, #1
 800ca6c:	75fb      	strb	r3, [r7, #23]
      break;
 800ca6e:	bf00      	nop
  }

  if (status == HAL_OK)
 800ca70:	7dfb      	ldrb	r3, [r7, #23]
 800ca72:	2b00      	cmp	r3, #0
 800ca74:	d104      	bne.n	800ca80 <HAL_SAI_InitProtocol+0x5c>
  {
    status = HAL_SAI_Init(hsai);
 800ca76:	68f8      	ldr	r0, [r7, #12]
 800ca78:	f000 f808 	bl	800ca8c <HAL_SAI_Init>
 800ca7c:	4603      	mov	r3, r0
 800ca7e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800ca80:	7dfb      	ldrb	r3, [r7, #23]
}
 800ca82:	4618      	mov	r0, r3
 800ca84:	3718      	adds	r7, #24
 800ca86:	46bd      	mov	sp, r7
 800ca88:	bd80      	pop	{r7, pc}
	...

0800ca8c <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 800ca8c:	b580      	push	{r7, lr}
 800ca8e:	b088      	sub	sp, #32
 800ca90:	af00      	add	r7, sp, #0
 800ca92:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR = 0;
 800ca94:	2300      	movs	r3, #0
 800ca96:	61fb      	str	r3, [r7, #28]
  uint32_t ckstr_bits = 0;
 800ca98:	2300      	movs	r3, #0
 800ca9a:	61bb      	str	r3, [r7, #24]
  uint32_t syncen_bits = 0;
 800ca9c:	2300      	movs	r3, #0
 800ca9e:	617b      	str	r3, [r7, #20]

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	2b00      	cmp	r3, #0
 800caa4:	d101      	bne.n	800caaa <HAL_SAI_Init+0x1e>
  {
    return HAL_ERROR;
 800caa6:	2301      	movs	r3, #1
 800caa8:	e156      	b.n	800cd58 <HAL_SAI_Init+0x2cc>
  assert_param(IS_SAI_BLOCK_FIRSTBIT_OFFSET(hsai->SlotInit.FirstBitOffset));
  assert_param(IS_SAI_BLOCK_SLOT_SIZE(hsai->SlotInit.SlotSize));
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  if (hsai->State == HAL_SAI_STATE_RESET)
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800cab0:	b2db      	uxtb	r3, r3
 800cab2:	2b00      	cmp	r3, #0
 800cab4:	d106      	bne.n	800cac4 <HAL_SAI_Init+0x38>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800cab6:	687b      	ldr	r3, [r7, #4]
 800cab8:	2200      	movs	r2, #0
 800caba:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800cabe:	6878      	ldr	r0, [r7, #4]
 800cac0:	f7f6 f892 	bl	8002be8 <HAL_SAI_MspInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	2202      	movs	r2, #2
 800cac8:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Disable the selected SAI peripheral */
  SAI_Disable(hsai);
 800cacc:	6878      	ldr	r0, [r7, #4]
 800cace:	f000 fb91 	bl	800d1f4 <SAI_Disable>

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	68db      	ldr	r3, [r3, #12]
 800cad6:	2b02      	cmp	r3, #2
 800cad8:	d00c      	beq.n	800caf4 <HAL_SAI_Init+0x68>
 800cada:	2b02      	cmp	r3, #2
 800cadc:	d80d      	bhi.n	800cafa <HAL_SAI_Init+0x6e>
 800cade:	2b00      	cmp	r3, #0
 800cae0:	d002      	beq.n	800cae8 <HAL_SAI_Init+0x5c>
 800cae2:	2b01      	cmp	r3, #1
 800cae4:	d003      	beq.n	800caee <HAL_SAI_Init+0x62>
      break;
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
      break;
    default:
      break;
 800cae6:	e008      	b.n	800cafa <HAL_SAI_Init+0x6e>
      tmpregisterGCR = 0;
 800cae8:	2300      	movs	r3, #0
 800caea:	61fb      	str	r3, [r7, #28]
      break;
 800caec:	e006      	b.n	800cafc <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800caee:	2310      	movs	r3, #16
 800caf0:	61fb      	str	r3, [r7, #28]
      break;
 800caf2:	e003      	b.n	800cafc <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 800caf4:	2320      	movs	r3, #32
 800caf6:	61fb      	str	r3, [r7, #28]
      break;
 800caf8:	e000      	b.n	800cafc <HAL_SAI_Init+0x70>
      break;
 800cafa:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	689b      	ldr	r3, [r3, #8]
 800cb00:	2b03      	cmp	r3, #3
 800cb02:	d81e      	bhi.n	800cb42 <HAL_SAI_Init+0xb6>
 800cb04:	a201      	add	r2, pc, #4	@ (adr r2, 800cb0c <HAL_SAI_Init+0x80>)
 800cb06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb0a:	bf00      	nop
 800cb0c:	0800cb1d 	.word	0x0800cb1d
 800cb10:	0800cb23 	.word	0x0800cb23
 800cb14:	0800cb2b 	.word	0x0800cb2b
 800cb18:	0800cb33 	.word	0x0800cb33
  {
    case SAI_ASYNCHRONOUS :
    {
      syncen_bits = 0;
 800cb1c:	2300      	movs	r3, #0
 800cb1e:	617b      	str	r3, [r7, #20]
    }
    break;
 800cb20:	e010      	b.n	800cb44 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS :
    {
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800cb22:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800cb26:	617b      	str	r3, [r7, #20]
    }
    break;
 800cb28:	e00c      	b.n	800cb44 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800cb2a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800cb2e:	617b      	str	r3, [r7, #20]
    }
    break;
 800cb30:	e008      	b.n	800cb44 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800cb32:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800cb36:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 800cb38:	69fb      	ldr	r3, [r7, #28]
 800cb3a:	f043 0301 	orr.w	r3, r3, #1
 800cb3e:	61fb      	str	r3, [r7, #28]
    }
    break;
 800cb40:	e000      	b.n	800cb44 <HAL_SAI_Init+0xb8>
    default:
      break;
 800cb42:	bf00      	nop
  }

  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800cb44:	687b      	ldr	r3, [r7, #4]
 800cb46:	681b      	ldr	r3, [r3, #0]
 800cb48:	4a85      	ldr	r2, [pc, #532]	@ (800cd60 <HAL_SAI_Init+0x2d4>)
 800cb4a:	4293      	cmp	r3, r2
 800cb4c:	d004      	beq.n	800cb58 <HAL_SAI_Init+0xcc>
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	681b      	ldr	r3, [r3, #0]
 800cb52:	4a84      	ldr	r2, [pc, #528]	@ (800cd64 <HAL_SAI_Init+0x2d8>)
 800cb54:	4293      	cmp	r3, r2
 800cb56:	d103      	bne.n	800cb60 <HAL_SAI_Init+0xd4>
  {
    SAI1->GCR = tmpregisterGCR;
 800cb58:	4a83      	ldr	r2, [pc, #524]	@ (800cd68 <HAL_SAI_Init+0x2dc>)
 800cb5a:	69fb      	ldr	r3, [r7, #28]
 800cb5c:	6013      	str	r3, [r2, #0]
 800cb5e:	e002      	b.n	800cb66 <HAL_SAI_Init+0xda>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 800cb60:	4a82      	ldr	r2, [pc, #520]	@ (800cd6c <HAL_SAI_Init+0x2e0>)
 800cb62:	69fb      	ldr	r3, [r7, #28]
 800cb64:	6013      	str	r3, [r2, #0]
  }

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	69db      	ldr	r3, [r3, #28]
 800cb6a:	2b00      	cmp	r3, #0
 800cb6c:	d04c      	beq.n	800cc08 <HAL_SAI_Init+0x17c>
  {
    uint32_t freq = 0;
 800cb6e:	2300      	movs	r3, #0
 800cb70:	613b      	str	r3, [r7, #16]
    uint32_t tmpval;

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	681b      	ldr	r3, [r3, #0]
 800cb76:	4a7a      	ldr	r2, [pc, #488]	@ (800cd60 <HAL_SAI_Init+0x2d4>)
 800cb78:	4293      	cmp	r3, r2
 800cb7a:	d004      	beq.n	800cb86 <HAL_SAI_Init+0xfa>
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	681b      	ldr	r3, [r3, #0]
 800cb80:	4a78      	ldr	r2, [pc, #480]	@ (800cd64 <HAL_SAI_Init+0x2d8>)
 800cb82:	4293      	cmp	r3, r2
 800cb84:	d104      	bne.n	800cb90 <HAL_SAI_Init+0x104>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800cb86:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800cb8a:	f7ff fa39 	bl	800c000 <HAL_RCCEx_GetPeriphCLKFreq>
 800cb8e:	6138      	str	r0, [r7, #16]
    }
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 800cb90:	687b      	ldr	r3, [r7, #4]
 800cb92:	681b      	ldr	r3, [r3, #0]
 800cb94:	4a76      	ldr	r2, [pc, #472]	@ (800cd70 <HAL_SAI_Init+0x2e4>)
 800cb96:	4293      	cmp	r3, r2
 800cb98:	d004      	beq.n	800cba4 <HAL_SAI_Init+0x118>
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	681b      	ldr	r3, [r3, #0]
 800cb9e:	4a75      	ldr	r2, [pc, #468]	@ (800cd74 <HAL_SAI_Init+0x2e8>)
 800cba0:	4293      	cmp	r3, r2
 800cba2:	d104      	bne.n	800cbae <HAL_SAI_Init+0x122>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800cba4:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800cba8:	f7ff fa2a 	bl	800c000 <HAL_RCCEx_GetPeriphCLKFreq>
 800cbac:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10) / (hsai->Init.AudioFrequency * 2 * 256);
 800cbae:	693a      	ldr	r2, [r7, #16]
 800cbb0:	4613      	mov	r3, r2
 800cbb2:	009b      	lsls	r3, r3, #2
 800cbb4:	4413      	add	r3, r2
 800cbb6:	005b      	lsls	r3, r3, #1
 800cbb8:	461a      	mov	r2, r3
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	69db      	ldr	r3, [r3, #28]
 800cbbe:	025b      	lsls	r3, r3, #9
 800cbc0:	fbb2 f3f3 	udiv	r3, r2, r3
 800cbc4:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10;
 800cbc6:	68fb      	ldr	r3, [r7, #12]
 800cbc8:	4a6b      	ldr	r2, [pc, #428]	@ (800cd78 <HAL_SAI_Init+0x2ec>)
 800cbca:	fba2 2303 	umull	r2, r3, r2, r3
 800cbce:	08da      	lsrs	r2, r3, #3
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10) > 8)
 800cbd4:	68f9      	ldr	r1, [r7, #12]
 800cbd6:	4b68      	ldr	r3, [pc, #416]	@ (800cd78 <HAL_SAI_Init+0x2ec>)
 800cbd8:	fba3 2301 	umull	r2, r3, r3, r1
 800cbdc:	08da      	lsrs	r2, r3, #3
 800cbde:	4613      	mov	r3, r2
 800cbe0:	009b      	lsls	r3, r3, #2
 800cbe2:	4413      	add	r3, r2
 800cbe4:	005b      	lsls	r3, r3, #1
 800cbe6:	1aca      	subs	r2, r1, r3
 800cbe8:	2a08      	cmp	r2, #8
 800cbea:	d904      	bls.n	800cbf6 <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv += 1;
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	6a1b      	ldr	r3, [r3, #32]
 800cbf0:	1c5a      	adds	r2, r3, #1
 800cbf2:	687b      	ldr	r3, [r7, #4]
 800cbf4:	621a      	str	r2, [r3, #32]
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cbfa:	2b04      	cmp	r3, #4
 800cbfc:	d104      	bne.n	800cc08 <HAL_SAI_Init+0x17c>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	6a1b      	ldr	r3, [r3, #32]
 800cc02:	085a      	lsrs	r2, r3, #1
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	685b      	ldr	r3, [r3, #4]
 800cc0c:	2b00      	cmp	r3, #0
 800cc0e:	d003      	beq.n	800cc18 <HAL_SAI_Init+0x18c>
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	685b      	ldr	r3, [r3, #4]
 800cc14:	2b02      	cmp	r3, #2
 800cc16:	d109      	bne.n	800cc2c <HAL_SAI_Init+0x1a0>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0 : SAI_xCR1_CKSTR;
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cc1c:	2b01      	cmp	r3, #1
 800cc1e:	d101      	bne.n	800cc24 <HAL_SAI_Init+0x198>
 800cc20:	2300      	movs	r3, #0
 800cc22:	e001      	b.n	800cc28 <HAL_SAI_Init+0x19c>
 800cc24:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800cc28:	61bb      	str	r3, [r7, #24]
 800cc2a:	e008      	b.n	800cc3e <HAL_SAI_Init+0x1b2>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0;
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cc30:	2b01      	cmp	r3, #1
 800cc32:	d102      	bne.n	800cc3a <HAL_SAI_Init+0x1ae>
 800cc34:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800cc38:	e000      	b.n	800cc3c <HAL_SAI_Init+0x1b0>
 800cc3a:	2300      	movs	r3, #0
 800cc3c:	61bb      	str	r3, [r7, #24]
  }

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800cc3e:	687b      	ldr	r3, [r7, #4]
 800cc40:	681b      	ldr	r3, [r3, #0]
 800cc42:	6819      	ldr	r1, [r3, #0]
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	681a      	ldr	r2, [r3, #0]
 800cc48:	4b4c      	ldr	r3, [pc, #304]	@ (800cd7c <HAL_SAI_Init+0x2f0>)
 800cc4a:	400b      	ands	r3, r1
 800cc4c:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	681b      	ldr	r3, [r3, #0]
 800cc52:	6819      	ldr	r1, [r3, #0]
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	685a      	ldr	r2, [r3, #4]
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cc5c:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800cc62:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cc68:	431a      	orrs	r2, r3
 800cc6a:	69bb      	ldr	r3, [r7, #24]
 800cc6c:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                               \
 800cc6e:	697b      	ldr	r3, [r7, #20]
 800cc70:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                               \
 800cc76:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	691b      	ldr	r3, [r3, #16]
 800cc7c:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800cc82:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	6a1b      	ldr	r3, [r3, #32]
 800cc88:	051b      	lsls	r3, r3, #20
 800cc8a:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	681b      	ldr	r3, [r3, #0]
 800cc90:	430a      	orrs	r2, r1
 800cc92:	601a      	str	r2, [r3, #0]

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	681b      	ldr	r3, [r3, #0]
 800cc98:	6859      	ldr	r1, [r3, #4]
 800cc9a:	687b      	ldr	r3, [r7, #4]
 800cc9c:	681a      	ldr	r2, [r3, #0]
 800cc9e:	4b38      	ldr	r3, [pc, #224]	@ (800cd80 <HAL_SAI_Init+0x2f4>)
 800cca0:	400b      	ands	r3, r1
 800cca2:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	681b      	ldr	r3, [r3, #0]
 800cca8:	6859      	ldr	r1, [r3, #4]
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	699a      	ldr	r2, [r3, #24]
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ccb2:	431a      	orrs	r2, r3
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ccb8:	431a      	orrs	r2, r3
 800ccba:	687b      	ldr	r3, [r7, #4]
 800ccbc:	681b      	ldr	r3, [r3, #0]
 800ccbe:	430a      	orrs	r2, r1
 800ccc0:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	681b      	ldr	r3, [r3, #0]
 800ccc6:	6899      	ldr	r1, [r3, #8]
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	681a      	ldr	r2, [r3, #0]
 800cccc:	4b2d      	ldr	r3, [pc, #180]	@ (800cd84 <HAL_SAI_Init+0x2f8>)
 800ccce:	400b      	ands	r3, r1
 800ccd0:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	681b      	ldr	r3, [r3, #0]
 800ccd6:	6899      	ldr	r1, [r3, #8]
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ccdc:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 800ccde:	687b      	ldr	r3, [r7, #4]
 800cce0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800cce2:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 800cce8:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 800ccee:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1) << 8));
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ccf4:	3b01      	subs	r3, #1
 800ccf6:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800ccf8:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	681b      	ldr	r3, [r3, #0]
 800ccfe:	430a      	orrs	r2, r1
 800cd00:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |            \
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	681b      	ldr	r3, [r3, #0]
 800cd06:	68d9      	ldr	r1, [r3, #12]
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	681a      	ldr	r2, [r3, #0]
 800cd0c:	f24f 0320 	movw	r3, #61472	@ 0xf020
 800cd10:	400b      	ands	r3, r1
 800cd12:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	681b      	ldr	r3, [r3, #0]
 800cd18:	68d9      	ldr	r1, [r3, #12]
 800cd1a:	687b      	ldr	r3, [r7, #4]
 800cd1c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cd22:	431a      	orrs	r2, r3
                            | (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1) <<  8);
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cd28:	041b      	lsls	r3, r3, #16
 800cd2a:	431a      	orrs	r2, r3
 800cd2c:	687b      	ldr	r3, [r7, #4]
 800cd2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800cd30:	3b01      	subs	r3, #1
 800cd32:	021b      	lsls	r3, r3, #8
 800cd34:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	681b      	ldr	r3, [r3, #0]
 800cd3a:	430a      	orrs	r2, r1
 800cd3c:	60da      	str	r2, [r3, #12]

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	2200      	movs	r2, #0
 800cd42:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800cd46:	687b      	ldr	r3, [r7, #4]
 800cd48:	2201      	movs	r2, #1
 800cd4a:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800cd4e:	687b      	ldr	r3, [r7, #4]
 800cd50:	2200      	movs	r2, #0
 800cd52:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 800cd56:	2300      	movs	r3, #0
}
 800cd58:	4618      	mov	r0, r3
 800cd5a:	3720      	adds	r7, #32
 800cd5c:	46bd      	mov	sp, r7
 800cd5e:	bd80      	pop	{r7, pc}
 800cd60:	40015804 	.word	0x40015804
 800cd64:	40015824 	.word	0x40015824
 800cd68:	40015800 	.word	0x40015800
 800cd6c:	40015c00 	.word	0x40015c00
 800cd70:	40015c04 	.word	0x40015c04
 800cd74:	40015c24 	.word	0x40015c24
 800cd78:	cccccccd 	.word	0xcccccccd
 800cd7c:	ff05c010 	.word	0xff05c010
 800cd80:	ffff1ff0 	.word	0xffff1ff0
 800cd84:	fff88000 	.word	0xfff88000

0800cd88 <HAL_SAI_DeInit>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_DeInit(SAI_HandleTypeDef *hsai)
{
 800cd88:	b580      	push	{r7, lr}
 800cd8a:	b082      	sub	sp, #8
 800cd8c:	af00      	add	r7, sp, #0
 800cd8e:	6078      	str	r0, [r7, #4]
  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	2b00      	cmp	r3, #0
 800cd94:	d101      	bne.n	800cd9a <HAL_SAI_DeInit+0x12>
  {
    return HAL_ERROR;
 800cd96:	2301      	movs	r3, #1
 800cd98:	e027      	b.n	800cdea <HAL_SAI_DeInit+0x62>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	2202      	movs	r2, #2
 800cd9e:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	681b      	ldr	r3, [r3, #0]
 800cda6:	2200      	movs	r2, #0
 800cda8:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800cdaa:	687b      	ldr	r3, [r7, #4]
 800cdac:	681b      	ldr	r3, [r3, #0]
 800cdae:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800cdb2:	619a      	str	r2, [r3, #24]

  /* Disable the SAI */
  SAI_Disable(hsai);
 800cdb4:	6878      	ldr	r0, [r7, #4]
 800cdb6:	f000 fa1d 	bl	800d1f4 <SAI_Disable>

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	681b      	ldr	r3, [r3, #0]
 800cdbe:	685a      	ldr	r2, [r3, #4]
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	681b      	ldr	r3, [r3, #0]
 800cdc4:	f042 0208 	orr.w	r2, r2, #8
 800cdc8:	605a      	str	r2, [r3, #4]
  {
    hsai->MspDeInitCallback = HAL_SAI_MspDeInit;
  }
  hsai->MspDeInitCallback(hsai);
#else
  HAL_SAI_MspDeInit(hsai);
 800cdca:	6878      	ldr	r0, [r7, #4]
 800cdcc:	f7f5 ffec 	bl	8002da8 <HAL_SAI_MspDeInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	2200      	movs	r2, #0
 800cdd4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_RESET;
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	2200      	movs	r2, #0
 800cddc:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	2200      	movs	r2, #0
 800cde4:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 800cde8:	2300      	movs	r3, #0
}
 800cdea:	4618      	mov	r0, r3
 800cdec:	3708      	adds	r7, #8
 800cdee:	46bd      	mov	sp, r7
 800cdf0:	bd80      	pop	{r7, pc}
	...

0800cdf4 <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 800cdf4:	b580      	push	{r7, lr}
 800cdf6:	b084      	sub	sp, #16
 800cdf8:	af00      	add	r7, sp, #0
 800cdfa:	60f8      	str	r0, [r7, #12]
 800cdfc:	60b9      	str	r1, [r7, #8]
 800cdfe:	4613      	mov	r3, r2
 800ce00:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0))
 800ce02:	68bb      	ldr	r3, [r7, #8]
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	d002      	beq.n	800ce0e <HAL_SAI_Receive_DMA+0x1a>
 800ce08:	88fb      	ldrh	r3, [r7, #6]
 800ce0a:	2b00      	cmp	r3, #0
 800ce0c:	d101      	bne.n	800ce12 <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 800ce0e:	2301      	movs	r3, #1
 800ce10:	e074      	b.n	800cefc <HAL_SAI_Receive_DMA+0x108>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800ce12:	68fb      	ldr	r3, [r7, #12]
 800ce14:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800ce18:	b2db      	uxtb	r3, r3
 800ce1a:	2b01      	cmp	r3, #1
 800ce1c:	d16d      	bne.n	800cefa <HAL_SAI_Receive_DMA+0x106>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800ce1e:	68fb      	ldr	r3, [r7, #12]
 800ce20:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800ce24:	2b01      	cmp	r3, #1
 800ce26:	d101      	bne.n	800ce2c <HAL_SAI_Receive_DMA+0x38>
 800ce28:	2302      	movs	r3, #2
 800ce2a:	e067      	b.n	800cefc <HAL_SAI_Receive_DMA+0x108>
 800ce2c:	68fb      	ldr	r3, [r7, #12]
 800ce2e:	2201      	movs	r2, #1
 800ce30:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 800ce34:	68fb      	ldr	r3, [r7, #12]
 800ce36:	68ba      	ldr	r2, [r7, #8]
 800ce38:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 800ce3a:	68fb      	ldr	r3, [r7, #12]
 800ce3c:	88fa      	ldrh	r2, [r7, #6]
 800ce3e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 800ce42:	68fb      	ldr	r3, [r7, #12]
 800ce44:	88fa      	ldrh	r2, [r7, #6]
 800ce46:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800ce4a:	68fb      	ldr	r3, [r7, #12]
 800ce4c:	2200      	movs	r2, #0
 800ce4e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 800ce52:	68fb      	ldr	r3, [r7, #12]
 800ce54:	2222      	movs	r2, #34	@ 0x22
 800ce56:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 800ce5a:	68fb      	ldr	r3, [r7, #12]
 800ce5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ce5e:	4a29      	ldr	r2, [pc, #164]	@ (800cf04 <HAL_SAI_Receive_DMA+0x110>)
 800ce60:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 800ce62:	68fb      	ldr	r3, [r7, #12]
 800ce64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ce66:	4a28      	ldr	r2, [pc, #160]	@ (800cf08 <HAL_SAI_Receive_DMA+0x114>)
 800ce68:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 800ce6a:	68fb      	ldr	r3, [r7, #12]
 800ce6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ce6e:	4a27      	ldr	r2, [pc, #156]	@ (800cf0c <HAL_SAI_Receive_DMA+0x118>)
 800ce70:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 800ce72:	68fb      	ldr	r3, [r7, #12]
 800ce74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ce76:	2200      	movs	r2, #0
 800ce78:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 800ce7a:	68fb      	ldr	r3, [r7, #12]
 800ce7c:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 800ce7e:	68fb      	ldr	r3, [r7, #12]
 800ce80:	681b      	ldr	r3, [r3, #0]
 800ce82:	331c      	adds	r3, #28
 800ce84:	4619      	mov	r1, r3
 800ce86:	68fb      	ldr	r3, [r7, #12]
 800ce88:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ce8a:	461a      	mov	r2, r3
 800ce8c:	68fb      	ldr	r3, [r7, #12]
 800ce8e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800ce92:	f7f9 f85d 	bl	8005f50 <HAL_DMA_Start_IT>
 800ce96:	4603      	mov	r3, r0
 800ce98:	2b00      	cmp	r3, #0
 800ce9a:	d005      	beq.n	800cea8 <HAL_SAI_Receive_DMA+0xb4>
    {
      __HAL_UNLOCK(hsai);
 800ce9c:	68fb      	ldr	r3, [r7, #12]
 800ce9e:	2200      	movs	r2, #0
 800cea0:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 800cea4:	2301      	movs	r3, #1
 800cea6:	e029      	b.n	800cefc <HAL_SAI_Receive_DMA+0x108>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800cea8:	2100      	movs	r1, #0
 800ceaa:	68f8      	ldr	r0, [r7, #12]
 800ceac:	f000 f96c 	bl	800d188 <SAI_InterruptFlag>
 800ceb0:	4601      	mov	r1, r0
 800ceb2:	68fb      	ldr	r3, [r7, #12]
 800ceb4:	681b      	ldr	r3, [r3, #0]
 800ceb6:	691a      	ldr	r2, [r3, #16]
 800ceb8:	68fb      	ldr	r3, [r7, #12]
 800ceba:	681b      	ldr	r3, [r3, #0]
 800cebc:	430a      	orrs	r2, r1
 800cebe:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 800cec0:	68fb      	ldr	r3, [r7, #12]
 800cec2:	681b      	ldr	r3, [r3, #0]
 800cec4:	681a      	ldr	r2, [r3, #0]
 800cec6:	68fb      	ldr	r3, [r7, #12]
 800cec8:	681b      	ldr	r3, [r3, #0]
 800ceca:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800cece:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == RESET)
 800ced0:	68fb      	ldr	r3, [r7, #12]
 800ced2:	681b      	ldr	r3, [r3, #0]
 800ced4:	681b      	ldr	r3, [r3, #0]
 800ced6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ceda:	2b00      	cmp	r3, #0
 800cedc:	d107      	bne.n	800ceee <HAL_SAI_Receive_DMA+0xfa>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 800cede:	68fb      	ldr	r3, [r7, #12]
 800cee0:	681b      	ldr	r3, [r3, #0]
 800cee2:	681a      	ldr	r2, [r3, #0]
 800cee4:	68fb      	ldr	r3, [r7, #12]
 800cee6:	681b      	ldr	r3, [r3, #0]
 800cee8:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800ceec:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800ceee:	68fb      	ldr	r3, [r7, #12]
 800cef0:	2200      	movs	r2, #0
 800cef2:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800cef6:	2300      	movs	r3, #0
 800cef8:	e000      	b.n	800cefc <HAL_SAI_Receive_DMA+0x108>
  }
  else
  {
    return HAL_BUSY;
 800cefa:	2302      	movs	r3, #2
  }
}
 800cefc:	4618      	mov	r0, r3
 800cefe:	3710      	adds	r7, #16
 800cf00:	46bd      	mov	sp, r7
 800cf02:	bd80      	pop	{r7, pc}
 800cf04:	0800d2c5 	.word	0x0800d2c5
 800cf08:	0800d265 	.word	0x0800d265
 800cf0c:	0800d2e1 	.word	0x0800d2e1

0800cf10 <HAL_SAI_GetState>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL state
  */
HAL_SAI_StateTypeDef HAL_SAI_GetState(const SAI_HandleTypeDef *hsai)
{
 800cf10:	b480      	push	{r7}
 800cf12:	b083      	sub	sp, #12
 800cf14:	af00      	add	r7, sp, #0
 800cf16:	6078      	str	r0, [r7, #4]
  return hsai->State;
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800cf1e:	b2db      	uxtb	r3, r3
}
 800cf20:	4618      	mov	r0, r3
 800cf22:	370c      	adds	r7, #12
 800cf24:	46bd      	mov	sp, r7
 800cf26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf2a:	4770      	bx	lr

0800cf2c <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *                    the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800cf2c:	b480      	push	{r7}
 800cf2e:	b085      	sub	sp, #20
 800cf30:	af00      	add	r7, sp, #0
 800cf32:	60f8      	str	r0, [r7, #12]
 800cf34:	60b9      	str	r1, [r7, #8]
 800cf36:	607a      	str	r2, [r7, #4]
 800cf38:	603b      	str	r3, [r7, #0]
  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800cf3a:	68fb      	ldr	r3, [r7, #12]
 800cf3c:	2200      	movs	r2, #0
 800cf3e:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 800cf40:	68fb      	ldr	r3, [r7, #12]
 800cf42:	2200      	movs	r2, #0
 800cf44:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800cf46:	68fb      	ldr	r3, [r7, #12]
 800cf48:	685b      	ldr	r3, [r3, #4]
 800cf4a:	2b00      	cmp	r3, #0
 800cf4c:	d003      	beq.n	800cf56 <SAI_InitI2S+0x2a>
 800cf4e:	68fb      	ldr	r3, [r7, #12]
 800cf50:	685b      	ldr	r3, [r3, #4]
 800cf52:	2b02      	cmp	r3, #2
 800cf54:	d103      	bne.n	800cf5e <SAI_InitI2S+0x32>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 800cf56:	68fb      	ldr	r3, [r7, #12]
 800cf58:	2200      	movs	r2, #0
 800cf5a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800cf5c:	e002      	b.n	800cf64 <SAI_InitI2S+0x38>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 800cf5e:	68fb      	ldr	r3, [r7, #12]
 800cf60:	2201      	movs	r2, #1
 800cf62:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 800cf64:	68fb      	ldr	r3, [r7, #12]
 800cf66:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800cf6a:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800cf6c:	68fb      	ldr	r3, [r7, #12]
 800cf6e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800cf72:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->SlotInit.FirstBitOffset  = 0;
 800cf74:	68fb      	ldr	r3, [r7, #12]
 800cf76:	2200      	movs	r2, #0
 800cf78:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 800cf7a:	68fb      	ldr	r3, [r7, #12]
 800cf7c:	683a      	ldr	r2, [r7, #0]
 800cf7e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1) != 0)
 800cf80:	683b      	ldr	r3, [r7, #0]
 800cf82:	f003 0301 	and.w	r3, r3, #1
 800cf86:	2b00      	cmp	r3, #0
 800cf88:	d001      	beq.n	800cf8e <SAI_InitI2S+0x62>
  {
    return HAL_ERROR;
 800cf8a:	2301      	movs	r3, #1
 800cf8c:	e076      	b.n	800d07c <SAI_InitI2S+0x150>
  }

  if (protocol == SAI_I2S_STANDARD)
 800cf8e:	68bb      	ldr	r3, [r7, #8]
 800cf90:	2b00      	cmp	r3, #0
 800cf92:	d107      	bne.n	800cfa4 <SAI_InitI2S+0x78>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 800cf94:	68fb      	ldr	r3, [r7, #12]
 800cf96:	2200      	movs	r2, #0
 800cf98:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 800cf9a:	68fb      	ldr	r3, [r7, #12]
 800cf9c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800cfa0:	651a      	str	r2, [r3, #80]	@ 0x50
 800cfa2:	e006      	b.n	800cfb2 <SAI_InitI2S+0x86>
  }
  else
  {
    /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 800cfa4:	68fb      	ldr	r3, [r7, #12]
 800cfa6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800cfaa:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 800cfac:	68fb      	ldr	r3, [r7, #12]
 800cfae:	2200      	movs	r2, #0
 800cfb0:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Frame definition */
  switch (datasize)
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	2b03      	cmp	r3, #3
 800cfb6:	d84f      	bhi.n	800d058 <SAI_InitI2S+0x12c>
 800cfb8:	a201      	add	r2, pc, #4	@ (adr r2, 800cfc0 <SAI_InitI2S+0x94>)
 800cfba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cfbe:	bf00      	nop
 800cfc0:	0800cfd1 	.word	0x0800cfd1
 800cfc4:	0800cff3 	.word	0x0800cff3
 800cfc8:	0800d015 	.word	0x0800d015
 800cfcc:	0800d037 	.word	0x0800d037
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800cfd0:	68fb      	ldr	r3, [r7, #12]
 800cfd2:	2280      	movs	r2, #128	@ 0x80
 800cfd4:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32 * (nbslot / 2);
 800cfd6:	683b      	ldr	r3, [r7, #0]
 800cfd8:	085b      	lsrs	r3, r3, #1
 800cfda:	015a      	lsls	r2, r3, #5
 800cfdc:	68fb      	ldr	r3, [r7, #12]
 800cfde:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 16 * (nbslot / 2);
 800cfe0:	683b      	ldr	r3, [r7, #0]
 800cfe2:	085b      	lsrs	r3, r3, #1
 800cfe4:	011a      	lsls	r2, r3, #4
 800cfe6:	68fb      	ldr	r3, [r7, #12]
 800cfe8:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800cfea:	68fb      	ldr	r3, [r7, #12]
 800cfec:	2240      	movs	r2, #64	@ 0x40
 800cfee:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800cff0:	e034      	b.n	800d05c <SAI_InitI2S+0x130>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800cff2:	68fb      	ldr	r3, [r7, #12]
 800cff4:	2280      	movs	r2, #128	@ 0x80
 800cff6:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64 * (nbslot / 2);
 800cff8:	683b      	ldr	r3, [r7, #0]
 800cffa:	085b      	lsrs	r3, r3, #1
 800cffc:	019a      	lsls	r2, r3, #6
 800cffe:	68fb      	ldr	r3, [r7, #12]
 800d000:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32 * (nbslot / 2);
 800d002:	683b      	ldr	r3, [r7, #0]
 800d004:	085b      	lsrs	r3, r3, #1
 800d006:	015a      	lsls	r2, r3, #5
 800d008:	68fb      	ldr	r3, [r7, #12]
 800d00a:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800d00c:	68fb      	ldr	r3, [r7, #12]
 800d00e:	2280      	movs	r2, #128	@ 0x80
 800d010:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800d012:	e023      	b.n	800d05c <SAI_InitI2S+0x130>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 800d014:	68fb      	ldr	r3, [r7, #12]
 800d016:	22c0      	movs	r2, #192	@ 0xc0
 800d018:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64 * (nbslot / 2);
 800d01a:	683b      	ldr	r3, [r7, #0]
 800d01c:	085b      	lsrs	r3, r3, #1
 800d01e:	019a      	lsls	r2, r3, #6
 800d020:	68fb      	ldr	r3, [r7, #12]
 800d022:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32 * (nbslot / 2);
 800d024:	683b      	ldr	r3, [r7, #0]
 800d026:	085b      	lsrs	r3, r3, #1
 800d028:	015a      	lsls	r2, r3, #5
 800d02a:	68fb      	ldr	r3, [r7, #12]
 800d02c:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800d02e:	68fb      	ldr	r3, [r7, #12]
 800d030:	2280      	movs	r2, #128	@ 0x80
 800d032:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800d034:	e012      	b.n	800d05c <SAI_InitI2S+0x130>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 800d036:	68fb      	ldr	r3, [r7, #12]
 800d038:	22e0      	movs	r2, #224	@ 0xe0
 800d03a:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64 * (nbslot / 2);
 800d03c:	683b      	ldr	r3, [r7, #0]
 800d03e:	085b      	lsrs	r3, r3, #1
 800d040:	019a      	lsls	r2, r3, #6
 800d042:	68fb      	ldr	r3, [r7, #12]
 800d044:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32 * (nbslot / 2);
 800d046:	683b      	ldr	r3, [r7, #0]
 800d048:	085b      	lsrs	r3, r3, #1
 800d04a:	015a      	lsls	r2, r3, #5
 800d04c:	68fb      	ldr	r3, [r7, #12]
 800d04e:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800d050:	68fb      	ldr	r3, [r7, #12]
 800d052:	2280      	movs	r2, #128	@ 0x80
 800d054:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800d056:	e001      	b.n	800d05c <SAI_InitI2S+0x130>
    default :
      return HAL_ERROR;
 800d058:	2301      	movs	r3, #1
 800d05a:	e00f      	b.n	800d07c <SAI_InitI2S+0x150>
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 800d05c:	68bb      	ldr	r3, [r7, #8]
 800d05e:	2b02      	cmp	r3, #2
 800d060:	d10b      	bne.n	800d07a <SAI_InitI2S+0x14e>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	2b01      	cmp	r3, #1
 800d066:	d102      	bne.n	800d06e <SAI_InitI2S+0x142>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 800d068:	68fb      	ldr	r3, [r7, #12]
 800d06a:	2210      	movs	r2, #16
 800d06c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 800d06e:	687b      	ldr	r3, [r7, #4]
 800d070:	2b02      	cmp	r3, #2
 800d072:	d102      	bne.n	800d07a <SAI_InitI2S+0x14e>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 800d074:	68fb      	ldr	r3, [r7, #12]
 800d076:	2208      	movs	r2, #8
 800d078:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  return HAL_OK;
 800d07a:	2300      	movs	r3, #0
}
 800d07c:	4618      	mov	r0, r3
 800d07e:	3714      	adds	r7, #20
 800d080:	46bd      	mov	sp, r7
 800d082:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d086:	4770      	bx	lr

0800d088 <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800d088:	b480      	push	{r7}
 800d08a:	b085      	sub	sp, #20
 800d08c:	af00      	add	r7, sp, #0
 800d08e:	60f8      	str	r0, [r7, #12]
 800d090:	60b9      	str	r1, [r7, #8]
 800d092:	607a      	str	r2, [r7, #4]
 800d094:	603b      	str	r3, [r7, #0]
  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800d096:	68fb      	ldr	r3, [r7, #12]
 800d098:	2200      	movs	r2, #0
 800d09a:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 800d09c:	68fb      	ldr	r3, [r7, #12]
 800d09e:	2200      	movs	r2, #0
 800d0a0:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800d0a2:	68fb      	ldr	r3, [r7, #12]
 800d0a4:	685b      	ldr	r3, [r3, #4]
 800d0a6:	2b00      	cmp	r3, #0
 800d0a8:	d003      	beq.n	800d0b2 <SAI_InitPCM+0x2a>
 800d0aa:	68fb      	ldr	r3, [r7, #12]
 800d0ac:	685b      	ldr	r3, [r3, #4]
 800d0ae:	2b02      	cmp	r3, #2
 800d0b0:	d103      	bne.n	800d0ba <SAI_InitPCM+0x32>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 800d0b2:	68fb      	ldr	r3, [r7, #12]
 800d0b4:	2201      	movs	r2, #1
 800d0b6:	63da      	str	r2, [r3, #60]	@ 0x3c
 800d0b8:	e002      	b.n	800d0c0 <SAI_InitPCM+0x38>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 800d0ba:	68fb      	ldr	r3, [r7, #12]
 800d0bc:	2200      	movs	r2, #0
 800d0be:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 800d0c0:	68fb      	ldr	r3, [r7, #12]
 800d0c2:	2200      	movs	r2, #0
 800d0c4:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 800d0c6:	68fb      	ldr	r3, [r7, #12]
 800d0c8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800d0cc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 800d0ce:	68fb      	ldr	r3, [r7, #12]
 800d0d0:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800d0d4:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai->SlotInit.FirstBitOffset  = 0;
 800d0d6:	68fb      	ldr	r3, [r7, #12]
 800d0d8:	2200      	movs	r2, #0
 800d0da:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 800d0dc:	68fb      	ldr	r3, [r7, #12]
 800d0de:	683a      	ldr	r2, [r7, #0]
 800d0e0:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800d0e2:	68fb      	ldr	r3, [r7, #12]
 800d0e4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800d0e8:	661a      	str	r2, [r3, #96]	@ 0x60

  if (protocol == SAI_PCM_SHORT)
 800d0ea:	68bb      	ldr	r3, [r7, #8]
 800d0ec:	2b04      	cmp	r3, #4
 800d0ee:	d103      	bne.n	800d0f8 <SAI_InitPCM+0x70>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 800d0f0:	68fb      	ldr	r3, [r7, #12]
 800d0f2:	2201      	movs	r2, #1
 800d0f4:	645a      	str	r2, [r3, #68]	@ 0x44
 800d0f6:	e002      	b.n	800d0fe <SAI_InitPCM+0x76>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 800d0f8:	68fb      	ldr	r3, [r7, #12]
 800d0fa:	220d      	movs	r2, #13
 800d0fc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  switch (datasize)
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	2b03      	cmp	r3, #3
 800d102:	d837      	bhi.n	800d174 <SAI_InitPCM+0xec>
 800d104:	a201      	add	r2, pc, #4	@ (adr r2, 800d10c <SAI_InitPCM+0x84>)
 800d106:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d10a:	bf00      	nop
 800d10c:	0800d11d 	.word	0x0800d11d
 800d110:	0800d133 	.word	0x0800d133
 800d114:	0800d149 	.word	0x0800d149
 800d118:	0800d15f 	.word	0x0800d15f
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800d11c:	68fb      	ldr	r3, [r7, #12]
 800d11e:	2280      	movs	r2, #128	@ 0x80
 800d120:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 16 * nbslot;
 800d122:	683b      	ldr	r3, [r7, #0]
 800d124:	011a      	lsls	r2, r3, #4
 800d126:	68fb      	ldr	r3, [r7, #12]
 800d128:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800d12a:	68fb      	ldr	r3, [r7, #12]
 800d12c:	2240      	movs	r2, #64	@ 0x40
 800d12e:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800d130:	e022      	b.n	800d178 <SAI_InitPCM+0xf0>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800d132:	68fb      	ldr	r3, [r7, #12]
 800d134:	2280      	movs	r2, #128	@ 0x80
 800d136:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32 * nbslot;
 800d138:	683b      	ldr	r3, [r7, #0]
 800d13a:	015a      	lsls	r2, r3, #5
 800d13c:	68fb      	ldr	r3, [r7, #12]
 800d13e:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800d140:	68fb      	ldr	r3, [r7, #12]
 800d142:	2280      	movs	r2, #128	@ 0x80
 800d144:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800d146:	e017      	b.n	800d178 <SAI_InitPCM+0xf0>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 800d148:	68fb      	ldr	r3, [r7, #12]
 800d14a:	22c0      	movs	r2, #192	@ 0xc0
 800d14c:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32 * nbslot;
 800d14e:	683b      	ldr	r3, [r7, #0]
 800d150:	015a      	lsls	r2, r3, #5
 800d152:	68fb      	ldr	r3, [r7, #12]
 800d154:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800d156:	68fb      	ldr	r3, [r7, #12]
 800d158:	2280      	movs	r2, #128	@ 0x80
 800d15a:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800d15c:	e00c      	b.n	800d178 <SAI_InitPCM+0xf0>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 800d15e:	68fb      	ldr	r3, [r7, #12]
 800d160:	22e0      	movs	r2, #224	@ 0xe0
 800d162:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32 * nbslot;
 800d164:	683b      	ldr	r3, [r7, #0]
 800d166:	015a      	lsls	r2, r3, #5
 800d168:	68fb      	ldr	r3, [r7, #12]
 800d16a:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800d16c:	68fb      	ldr	r3, [r7, #12]
 800d16e:	2280      	movs	r2, #128	@ 0x80
 800d170:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800d172:	e001      	b.n	800d178 <SAI_InitPCM+0xf0>
    default :
      return HAL_ERROR;
 800d174:	2301      	movs	r3, #1
 800d176:	e000      	b.n	800d17a <SAI_InitPCM+0xf2>
  }

  return HAL_OK;
 800d178:	2300      	movs	r3, #0
}
 800d17a:	4618      	mov	r0, r3
 800d17c:	3714      	adds	r7, #20
 800d17e:	46bd      	mov	sp, r7
 800d180:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d184:	4770      	bx	lr
 800d186:	bf00      	nop

0800d188 <SAI_InterruptFlag>:
  *                the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
 */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, uint32_t mode)
{
 800d188:	b480      	push	{r7}
 800d18a:	b085      	sub	sp, #20
 800d18c:	af00      	add	r7, sp, #0
 800d18e:	6078      	str	r0, [r7, #4]
 800d190:	6039      	str	r1, [r7, #0]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 800d192:	2301      	movs	r3, #1
 800d194:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 800d196:	683b      	ldr	r3, [r7, #0]
 800d198:	2b01      	cmp	r3, #1
 800d19a:	d103      	bne.n	800d1a4 <SAI_InterruptFlag+0x1c>
  {
    tmpIT |= SAI_IT_FREQ;
 800d19c:	68fb      	ldr	r3, [r7, #12]
 800d19e:	f043 0308 	orr.w	r3, r3, #8
 800d1a2:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d1a8:	2b08      	cmp	r3, #8
 800d1aa:	d10b      	bne.n	800d1c4 <SAI_InterruptFlag+0x3c>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800d1ac:	687b      	ldr	r3, [r7, #4]
 800d1ae:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800d1b0:	2b03      	cmp	r3, #3
 800d1b2:	d003      	beq.n	800d1bc <SAI_InterruptFlag+0x34>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800d1b4:	687b      	ldr	r3, [r7, #4]
 800d1b6:	685b      	ldr	r3, [r3, #4]
 800d1b8:	2b01      	cmp	r3, #1
 800d1ba:	d103      	bne.n	800d1c4 <SAI_InterruptFlag+0x3c>
  {
    tmpIT |= SAI_IT_CNRDY;
 800d1bc:	68fb      	ldr	r3, [r7, #12]
 800d1be:	f043 0310 	orr.w	r3, r3, #16
 800d1c2:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	685b      	ldr	r3, [r3, #4]
 800d1c8:	2b03      	cmp	r3, #3
 800d1ca:	d003      	beq.n	800d1d4 <SAI_InterruptFlag+0x4c>
 800d1cc:	687b      	ldr	r3, [r7, #4]
 800d1ce:	685b      	ldr	r3, [r3, #4]
 800d1d0:	2b02      	cmp	r3, #2
 800d1d2:	d104      	bne.n	800d1de <SAI_InterruptFlag+0x56>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 800d1d4:	68fb      	ldr	r3, [r7, #12]
 800d1d6:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800d1da:	60fb      	str	r3, [r7, #12]
 800d1dc:	e003      	b.n	800d1e6 <SAI_InterruptFlag+0x5e>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 800d1de:	68fb      	ldr	r3, [r7, #12]
 800d1e0:	f043 0304 	orr.w	r3, r3, #4
 800d1e4:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 800d1e6:	68fb      	ldr	r3, [r7, #12]
}
 800d1e8:	4618      	mov	r0, r3
 800d1ea:	3714      	adds	r7, #20
 800d1ec:	46bd      	mov	sp, r7
 800d1ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1f2:	4770      	bx	lr

0800d1f4 <SAI_Disable>:
  * @param  hsai  pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 800d1f4:	b480      	push	{r7}
 800d1f6:	b085      	sub	sp, #20
 800d1f8:	af00      	add	r7, sp, #0
 800d1fa:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7 / 1000);
 800d1fc:	4b17      	ldr	r3, [pc, #92]	@ (800d25c <SAI_Disable+0x68>)
 800d1fe:	681b      	ldr	r3, [r3, #0]
 800d200:	4a17      	ldr	r2, [pc, #92]	@ (800d260 <SAI_Disable+0x6c>)
 800d202:	fba2 2303 	umull	r2, r3, r2, r3
 800d206:	0b1b      	lsrs	r3, r3, #12
 800d208:	009b      	lsls	r3, r3, #2
 800d20a:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800d20c:	2300      	movs	r3, #0
 800d20e:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800d210:	687b      	ldr	r3, [r7, #4]
 800d212:	681b      	ldr	r3, [r3, #0]
 800d214:	681a      	ldr	r2, [r3, #0]
 800d216:	687b      	ldr	r3, [r7, #4]
 800d218:	681b      	ldr	r3, [r3, #0]
 800d21a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800d21e:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count-- == 0)
 800d220:	68fb      	ldr	r3, [r7, #12]
 800d222:	1e5a      	subs	r2, r3, #1
 800d224:	60fa      	str	r2, [r7, #12]
 800d226:	2b00      	cmp	r3, #0
 800d228:	d10a      	bne.n	800d240 <SAI_Disable+0x4c>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d230:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800d234:	687b      	ldr	r3, [r7, #4]
 800d236:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 800d23a:	2303      	movs	r3, #3
 800d23c:	72fb      	strb	r3, [r7, #11]
      break;
 800d23e:	e006      	b.n	800d24e <SAI_Disable+0x5a>
    }
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET);
 800d240:	687b      	ldr	r3, [r7, #4]
 800d242:	681b      	ldr	r3, [r3, #0]
 800d244:	681b      	ldr	r3, [r3, #0]
 800d246:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	d1e8      	bne.n	800d220 <SAI_Disable+0x2c>

  return status;
 800d24e:	7afb      	ldrb	r3, [r7, #11]
}
 800d250:	4618      	mov	r0, r3
 800d252:	3714      	adds	r7, #20
 800d254:	46bd      	mov	sp, r7
 800d256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d25a:	4770      	bx	lr
 800d25c:	20012000 	.word	0x20012000
 800d260:	95cbec1b 	.word	0x95cbec1b

0800d264 <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 800d264:	b580      	push	{r7, lr}
 800d266:	b084      	sub	sp, #16
 800d268:	af00      	add	r7, sp, #0
 800d26a:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d26c:	687b      	ldr	r3, [r7, #4]
 800d26e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d270:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	69db      	ldr	r3, [r3, #28]
 800d276:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d27a:	d01c      	beq.n	800d2b6 <SAI_DMARxCplt+0x52>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800d27c:	68fb      	ldr	r3, [r7, #12]
 800d27e:	681b      	ldr	r3, [r3, #0]
 800d280:	681a      	ldr	r2, [r3, #0]
 800d282:	68fb      	ldr	r3, [r7, #12]
 800d284:	681b      	ldr	r3, [r3, #0]
 800d286:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800d28a:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 800d28c:	68fb      	ldr	r3, [r7, #12]
 800d28e:	2200      	movs	r2, #0
 800d290:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800d294:	2100      	movs	r1, #0
 800d296:	68f8      	ldr	r0, [r7, #12]
 800d298:	f7ff ff76 	bl	800d188 <SAI_InterruptFlag>
 800d29c:	4603      	mov	r3, r0
 800d29e:	43d9      	mvns	r1, r3
 800d2a0:	68fb      	ldr	r3, [r7, #12]
 800d2a2:	681b      	ldr	r3, [r3, #0]
 800d2a4:	691a      	ldr	r2, [r3, #16]
 800d2a6:	68fb      	ldr	r3, [r7, #12]
 800d2a8:	681b      	ldr	r3, [r3, #0]
 800d2aa:	400a      	ands	r2, r1
 800d2ac:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800d2ae:	68fb      	ldr	r3, [r7, #12]
 800d2b0:	2201      	movs	r2, #1
 800d2b2:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 800d2b6:	68f8      	ldr	r0, [r7, #12]
 800d2b8:	f7f7 fdee 	bl	8004e98 <HAL_SAI_RxCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800d2bc:	bf00      	nop
 800d2be:	3710      	adds	r7, #16
 800d2c0:	46bd      	mov	sp, r7
 800d2c2:	bd80      	pop	{r7, pc}

0800d2c4 <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800d2c4:	b580      	push	{r7, lr}
 800d2c6:	b084      	sub	sp, #16
 800d2c8:	af00      	add	r7, sp, #0
 800d2ca:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d2d0:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 800d2d2:	68f8      	ldr	r0, [r7, #12]
 800d2d4:	f7f7 fdea 	bl	8004eac <HAL_SAI_RxHalfCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800d2d8:	bf00      	nop
 800d2da:	3710      	adds	r7, #16
 800d2dc:	46bd      	mov	sp, r7
 800d2de:	bd80      	pop	{r7, pc}

0800d2e0 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 800d2e0:	b580      	push	{r7, lr}
 800d2e2:	b084      	sub	sp, #16
 800d2e4:	af00      	add	r7, sp, #0
 800d2e6:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d2ec:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800d2ee:	68fb      	ldr	r3, [r7, #12]
 800d2f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d2f4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800d2f8:	68fb      	ldr	r3, [r7, #12]
 800d2fa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if ((hsai->hdmatx->ErrorCode == HAL_DMA_ERROR_TE) || (hsai->hdmarx->ErrorCode == HAL_DMA_ERROR_TE))
 800d2fe:	68fb      	ldr	r3, [r7, #12]
 800d300:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d302:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d304:	2b01      	cmp	r3, #1
 800d306:	d004      	beq.n	800d312 <SAI_DMAError+0x32>
 800d308:	68fb      	ldr	r3, [r7, #12]
 800d30a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d30c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d30e:	2b01      	cmp	r3, #1
 800d310:	d112      	bne.n	800d338 <SAI_DMAError+0x58>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800d312:	68fb      	ldr	r3, [r7, #12]
 800d314:	681b      	ldr	r3, [r3, #0]
 800d316:	681a      	ldr	r2, [r3, #0]
 800d318:	68fb      	ldr	r3, [r7, #12]
 800d31a:	681b      	ldr	r3, [r3, #0]
 800d31c:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800d320:	601a      	str	r2, [r3, #0]

    /* Disable SAI peripheral */
    SAI_Disable(hsai);
 800d322:	68f8      	ldr	r0, [r7, #12]
 800d324:	f7ff ff66 	bl	800d1f4 <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 800d328:	68fb      	ldr	r3, [r7, #12]
 800d32a:	2201      	movs	r2, #1
 800d32c:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 800d330:	68fb      	ldr	r3, [r7, #12]
 800d332:	2200      	movs	r2, #0
 800d334:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  }
  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 800d338:	68f8      	ldr	r0, [r7, #12]
 800d33a:	f7f7 fbcf 	bl	8004adc <HAL_SAI_ErrorCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800d33e:	bf00      	nop
 800d340:	3710      	adds	r7, #16
 800d342:	46bd      	mov	sp, r7
 800d344:	bd80      	pop	{r7, pc}

0800d346 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800d346:	b580      	push	{r7, lr}
 800d348:	b082      	sub	sp, #8
 800d34a:	af00      	add	r7, sp, #0
 800d34c:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	2b00      	cmp	r3, #0
 800d352:	d101      	bne.n	800d358 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800d354:	2301      	movs	r3, #1
 800d356:	e022      	b.n	800d39e <HAL_SD_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800d35e:	b2db      	uxtb	r3, r3
 800d360:	2b00      	cmp	r3, #0
 800d362:	d105      	bne.n	800d370 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800d364:	687b      	ldr	r3, [r7, #4]
 800d366:	2200      	movs	r2, #0
 800d368:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800d36a:	6878      	ldr	r0, [r7, #4]
 800d36c:	f7f5 f856 	bl	800241c <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800d370:	687b      	ldr	r3, [r7, #4]
 800d372:	2203      	movs	r2, #3
 800d374:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800d378:	6878      	ldr	r0, [r7, #4]
 800d37a:	f000 f815 	bl	800d3a8 <HAL_SD_InitCard>
 800d37e:	4603      	mov	r3, r0
 800d380:	2b00      	cmp	r3, #0
 800d382:	d001      	beq.n	800d388 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800d384:	2301      	movs	r3, #1
 800d386:	e00a      	b.n	800d39e <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800d388:	687b      	ldr	r3, [r7, #4]
 800d38a:	2200      	movs	r2, #0
 800d38c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	2200      	movs	r2, #0
 800d392:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	2201      	movs	r2, #1
 800d398:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800d39c:	2300      	movs	r3, #0
}
 800d39e:	4618      	mov	r0, r3
 800d3a0:	3708      	adds	r7, #8
 800d3a2:	46bd      	mov	sp, r7
 800d3a4:	bd80      	pop	{r7, pc}
	...

0800d3a8 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800d3a8:	b5b0      	push	{r4, r5, r7, lr}
 800d3aa:	b08e      	sub	sp, #56	@ 0x38
 800d3ac:	af04      	add	r7, sp, #16
 800d3ae:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800d3b0:	2300      	movs	r3, #0
 800d3b2:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 800d3b4:	2300      	movs	r3, #0
 800d3b6:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800d3b8:	2300      	movs	r3, #0
 800d3ba:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800d3bc:	2300      	movs	r3, #0
 800d3be:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800d3c0:	2300      	movs	r3, #0
 800d3c2:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 800d3c4:	2376      	movs	r3, #118	@ 0x76
 800d3c6:	623b      	str	r3, [r7, #32]

  /* Initialize SDMMC peripheral interface with default configuration */
  SDMMC_Init(hsd->Instance, Init);
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	681d      	ldr	r5, [r3, #0]
 800d3cc:	466c      	mov	r4, sp
 800d3ce:	f107 0318 	add.w	r3, r7, #24
 800d3d2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d3d6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800d3da:	f107 030c 	add.w	r3, r7, #12
 800d3de:	cb0e      	ldmia	r3, {r1, r2, r3}
 800d3e0:	4628      	mov	r0, r5
 800d3e2:	f002 ffc3 	bl	801036c <SDMMC_Init>

  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	681b      	ldr	r3, [r3, #0]
 800d3ea:	685a      	ldr	r2, [r3, #4]
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	681b      	ldr	r3, [r3, #0]
 800d3f0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800d3f4:	605a      	str	r2, [r3, #4]

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	681b      	ldr	r3, [r3, #0]
 800d3fa:	4618      	mov	r0, r3
 800d3fc:	f002 ffef 	bl	80103de <SDMMC_PowerState_ON>

  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	681b      	ldr	r3, [r3, #0]
 800d404:	685a      	ldr	r2, [r3, #4]
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	681b      	ldr	r3, [r3, #0]
 800d40a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800d40e:	605a      	str	r2, [r3, #4]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 800d410:	2002      	movs	r0, #2
 800d412:	f7f7 ff0f 	bl	8005234 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800d416:	6878      	ldr	r0, [r7, #4]
 800d418:	f000 fe10 	bl	800e03c <SD_PowerON>
 800d41c:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800d41e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d420:	2b00      	cmp	r3, #0
 800d422:	d00b      	beq.n	800d43c <HAL_SD_InitCard+0x94>
  {
    hsd->State = HAL_SD_STATE_READY;
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	2201      	movs	r2, #1
 800d428:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 800d42c:	687b      	ldr	r3, [r7, #4]
 800d42e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d432:	431a      	orrs	r2, r3
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800d438:	2301      	movs	r3, #1
 800d43a:	e02e      	b.n	800d49a <HAL_SD_InitCard+0xf2>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800d43c:	6878      	ldr	r0, [r7, #4]
 800d43e:	f000 fd2f 	bl	800dea0 <SD_InitCard>
 800d442:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800d444:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d446:	2b00      	cmp	r3, #0
 800d448:	d00b      	beq.n	800d462 <HAL_SD_InitCard+0xba>
  {
    hsd->State = HAL_SD_STATE_READY;
 800d44a:	687b      	ldr	r3, [r7, #4]
 800d44c:	2201      	movs	r2, #1
 800d44e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 800d452:	687b      	ldr	r3, [r7, #4]
 800d454:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d458:	431a      	orrs	r2, r3
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800d45e:	2301      	movs	r3, #1
 800d460:	e01b      	b.n	800d49a <HAL_SD_InitCard+0xf2>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800d462:	687b      	ldr	r3, [r7, #4]
 800d464:	681b      	ldr	r3, [r3, #0]
 800d466:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800d46a:	4618      	mov	r0, r3
 800d46c:	f003 f84a 	bl	8010504 <SDMMC_CmdBlockLength>
 800d470:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800d472:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d474:	2b00      	cmp	r3, #0
 800d476:	d00f      	beq.n	800d498 <HAL_SD_InitCard+0xf0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d478:	687b      	ldr	r3, [r7, #4]
 800d47a:	681b      	ldr	r3, [r3, #0]
 800d47c:	4a09      	ldr	r2, [pc, #36]	@ (800d4a4 <HAL_SD_InitCard+0xfc>)
 800d47e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800d480:	687b      	ldr	r3, [r7, #4]
 800d482:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d486:	431a      	orrs	r2, r3
 800d488:	687b      	ldr	r3, [r7, #4]
 800d48a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800d48c:	687b      	ldr	r3, [r7, #4]
 800d48e:	2201      	movs	r2, #1
 800d490:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800d494:	2301      	movs	r3, #1
 800d496:	e000      	b.n	800d49a <HAL_SD_InitCard+0xf2>
  }

  return HAL_OK;
 800d498:	2300      	movs	r3, #0
}
 800d49a:	4618      	mov	r0, r3
 800d49c:	3728      	adds	r7, #40	@ 0x28
 800d49e:	46bd      	mov	sp, r7
 800d4a0:	bdb0      	pop	{r4, r5, r7, pc}
 800d4a2:	bf00      	nop
 800d4a4:	004005ff 	.word	0x004005ff

0800d4a8 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800d4a8:	b580      	push	{r7, lr}
 800d4aa:	b08c      	sub	sp, #48	@ 0x30
 800d4ac:	af00      	add	r7, sp, #0
 800d4ae:	60f8      	str	r0, [r7, #12]
 800d4b0:	60b9      	str	r1, [r7, #8]
 800d4b2:	607a      	str	r2, [r7, #4]
 800d4b4:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 800d4ba:	68bb      	ldr	r3, [r7, #8]
 800d4bc:	2b00      	cmp	r3, #0
 800d4be:	d107      	bne.n	800d4d0 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800d4c0:	68fb      	ldr	r3, [r7, #12]
 800d4c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d4c4:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800d4c8:	68fb      	ldr	r3, [r7, #12]
 800d4ca:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800d4cc:	2301      	movs	r3, #1
 800d4ce:	e0c3      	b.n	800d658 <HAL_SD_ReadBlocks_DMA+0x1b0>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800d4d0:	68fb      	ldr	r3, [r7, #12]
 800d4d2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800d4d6:	b2db      	uxtb	r3, r3
 800d4d8:	2b01      	cmp	r3, #1
 800d4da:	f040 80bc 	bne.w	800d656 <HAL_SD_ReadBlocks_DMA+0x1ae>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800d4de:	68fb      	ldr	r3, [r7, #12]
 800d4e0:	2200      	movs	r2, #0
 800d4e2:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800d4e4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d4e6:	683b      	ldr	r3, [r7, #0]
 800d4e8:	441a      	add	r2, r3
 800d4ea:	68fb      	ldr	r3, [r7, #12]
 800d4ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d4ee:	429a      	cmp	r2, r3
 800d4f0:	d907      	bls.n	800d502 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800d4f2:	68fb      	ldr	r3, [r7, #12]
 800d4f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d4f6:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800d4fa:	68fb      	ldr	r3, [r7, #12]
 800d4fc:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800d4fe:	2301      	movs	r3, #1
 800d500:	e0aa      	b.n	800d658 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800d502:	68fb      	ldr	r3, [r7, #12]
 800d504:	2203      	movs	r2, #3
 800d506:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800d50a:	68fb      	ldr	r3, [r7, #12]
 800d50c:	681b      	ldr	r3, [r3, #0]
 800d50e:	2200      	movs	r2, #0
 800d510:	62da      	str	r2, [r3, #44]	@ 0x2c

    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800d512:	68fb      	ldr	r3, [r7, #12]
 800d514:	681b      	ldr	r3, [r3, #0]
 800d516:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d518:	68fb      	ldr	r3, [r7, #12]
 800d51a:	681b      	ldr	r3, [r3, #0]
 800d51c:	f442 7295 	orr.w	r2, r2, #298	@ 0x12a
 800d520:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800d522:	68fb      	ldr	r3, [r7, #12]
 800d524:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d526:	4a4e      	ldr	r2, [pc, #312]	@ (800d660 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 800d528:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800d52a:	68fb      	ldr	r3, [r7, #12]
 800d52c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d52e:	4a4d      	ldr	r2, [pc, #308]	@ (800d664 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 800d530:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 800d532:	68fb      	ldr	r3, [r7, #12]
 800d534:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d536:	2200      	movs	r2, #0
 800d538:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 800d53a:	68fb      	ldr	r3, [r7, #12]
 800d53c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d53e:	2200      	movs	r2, #0
 800d540:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 800d542:	68fb      	ldr	r3, [r7, #12]
 800d544:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d546:	681b      	ldr	r3, [r3, #0]
 800d548:	681b      	ldr	r3, [r3, #0]
 800d54a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800d54e:	68fb      	ldr	r3, [r7, #12]
 800d550:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d552:	689a      	ldr	r2, [r3, #8]
 800d554:	68fb      	ldr	r3, [r7, #12]
 800d556:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d558:	681b      	ldr	r3, [r3, #0]
 800d55a:	430a      	orrs	r2, r1
 800d55c:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800d55e:	68fb      	ldr	r3, [r7, #12]
 800d560:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 800d562:	68fb      	ldr	r3, [r7, #12]
 800d564:	681b      	ldr	r3, [r3, #0]
 800d566:	3380      	adds	r3, #128	@ 0x80
 800d568:	4619      	mov	r1, r3
 800d56a:	68ba      	ldr	r2, [r7, #8]
 800d56c:	683b      	ldr	r3, [r7, #0]
 800d56e:	025b      	lsls	r3, r3, #9
 800d570:	089b      	lsrs	r3, r3, #2
 800d572:	f7f8 fced 	bl	8005f50 <HAL_DMA_Start_IT>
 800d576:	4603      	mov	r3, r0
 800d578:	2b00      	cmp	r3, #0
 800d57a:	d017      	beq.n	800d5ac <HAL_SD_ReadBlocks_DMA+0x104>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800d57c:	68fb      	ldr	r3, [r7, #12]
 800d57e:	681b      	ldr	r3, [r3, #0]
 800d580:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d582:	68fb      	ldr	r3, [r7, #12]
 800d584:	681b      	ldr	r3, [r3, #0]
 800d586:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 800d58a:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d58c:	68fb      	ldr	r3, [r7, #12]
 800d58e:	681b      	ldr	r3, [r3, #0]
 800d590:	4a35      	ldr	r2, [pc, #212]	@ (800d668 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800d592:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800d594:	68fb      	ldr	r3, [r7, #12]
 800d596:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d598:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800d59c:	68fb      	ldr	r3, [r7, #12]
 800d59e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800d5a0:	68fb      	ldr	r3, [r7, #12]
 800d5a2:	2201      	movs	r2, #1
 800d5a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 800d5a8:	2301      	movs	r3, #1
 800d5aa:	e055      	b.n	800d658 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 800d5ac:	68fb      	ldr	r3, [r7, #12]
 800d5ae:	681b      	ldr	r3, [r3, #0]
 800d5b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d5b2:	68fb      	ldr	r3, [r7, #12]
 800d5b4:	681b      	ldr	r3, [r3, #0]
 800d5b6:	f042 0208 	orr.w	r2, r2, #8
 800d5ba:	62da      	str	r2, [r3, #44]	@ 0x2c

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800d5bc:	68fb      	ldr	r3, [r7, #12]
 800d5be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d5c0:	2b01      	cmp	r3, #1
 800d5c2:	d002      	beq.n	800d5ca <HAL_SD_ReadBlocks_DMA+0x122>
      {
        add *= 512U;
 800d5c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d5c6:	025b      	lsls	r3, r3, #9
 800d5c8:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800d5ca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d5ce:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800d5d0:	683b      	ldr	r3, [r7, #0]
 800d5d2:	025b      	lsls	r3, r3, #9
 800d5d4:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800d5d6:	2390      	movs	r3, #144	@ 0x90
 800d5d8:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800d5da:	2302      	movs	r3, #2
 800d5dc:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800d5de:	2300      	movs	r3, #0
 800d5e0:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 800d5e2:	2301      	movs	r3, #1
 800d5e4:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 800d5e6:	68fb      	ldr	r3, [r7, #12]
 800d5e8:	681b      	ldr	r3, [r3, #0]
 800d5ea:	f107 0210 	add.w	r2, r7, #16
 800d5ee:	4611      	mov	r1, r2
 800d5f0:	4618      	mov	r0, r3
 800d5f2:	f002 ff5b 	bl	80104ac <SDMMC_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800d5f6:	683b      	ldr	r3, [r7, #0]
 800d5f8:	2b01      	cmp	r3, #1
 800d5fa:	d90a      	bls.n	800d612 <HAL_SD_ReadBlocks_DMA+0x16a>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800d5fc:	68fb      	ldr	r3, [r7, #12]
 800d5fe:	2282      	movs	r2, #130	@ 0x82
 800d600:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800d602:	68fb      	ldr	r3, [r7, #12]
 800d604:	681b      	ldr	r3, [r3, #0]
 800d606:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d608:	4618      	mov	r0, r3
 800d60a:	f002 ffbf 	bl	801058c <SDMMC_CmdReadMultiBlock>
 800d60e:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800d610:	e009      	b.n	800d626 <HAL_SD_ReadBlocks_DMA+0x17e>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800d612:	68fb      	ldr	r3, [r7, #12]
 800d614:	2281      	movs	r2, #129	@ 0x81
 800d616:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800d618:	68fb      	ldr	r3, [r7, #12]
 800d61a:	681b      	ldr	r3, [r3, #0]
 800d61c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d61e:	4618      	mov	r0, r3
 800d620:	f002 ff92 	bl	8010548 <SDMMC_CmdReadSingleBlock>
 800d624:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800d626:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d628:	2b00      	cmp	r3, #0
 800d62a:	d012      	beq.n	800d652 <HAL_SD_ReadBlocks_DMA+0x1aa>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d62c:	68fb      	ldr	r3, [r7, #12]
 800d62e:	681b      	ldr	r3, [r3, #0]
 800d630:	4a0d      	ldr	r2, [pc, #52]	@ (800d668 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800d632:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 800d634:	68fb      	ldr	r3, [r7, #12]
 800d636:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d638:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d63a:	431a      	orrs	r2, r3
 800d63c:	68fb      	ldr	r3, [r7, #12]
 800d63e:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 800d640:	68fb      	ldr	r3, [r7, #12]
 800d642:	2201      	movs	r2, #1
 800d644:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800d648:	68fb      	ldr	r3, [r7, #12]
 800d64a:	2200      	movs	r2, #0
 800d64c:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 800d64e:	2301      	movs	r3, #1
 800d650:	e002      	b.n	800d658 <HAL_SD_ReadBlocks_DMA+0x1b0>
      }

      return HAL_OK;
 800d652:	2300      	movs	r3, #0
 800d654:	e000      	b.n	800d658 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
  }
  else
  {
    return HAL_BUSY;
 800d656:	2302      	movs	r3, #2
  }
}
 800d658:	4618      	mov	r0, r3
 800d65a:	3730      	adds	r7, #48	@ 0x30
 800d65c:	46bd      	mov	sp, r7
 800d65e:	bd80      	pop	{r7, pc}
 800d660:	0800dd8b 	.word	0x0800dd8b
 800d664:	0800ddfd 	.word	0x0800ddfd
 800d668:	004005ff 	.word	0x004005ff

0800d66c <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800d66c:	b580      	push	{r7, lr}
 800d66e:	b08c      	sub	sp, #48	@ 0x30
 800d670:	af00      	add	r7, sp, #0
 800d672:	60f8      	str	r0, [r7, #12]
 800d674:	60b9      	str	r1, [r7, #8]
 800d676:	607a      	str	r2, [r7, #4]
 800d678:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800d67a:	687b      	ldr	r3, [r7, #4]
 800d67c:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 800d67e:	68bb      	ldr	r3, [r7, #8]
 800d680:	2b00      	cmp	r3, #0
 800d682:	d107      	bne.n	800d694 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800d684:	68fb      	ldr	r3, [r7, #12]
 800d686:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d688:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800d68c:	68fb      	ldr	r3, [r7, #12]
 800d68e:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800d690:	2301      	movs	r3, #1
 800d692:	e0c6      	b.n	800d822 <HAL_SD_WriteBlocks_DMA+0x1b6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800d694:	68fb      	ldr	r3, [r7, #12]
 800d696:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800d69a:	b2db      	uxtb	r3, r3
 800d69c:	2b01      	cmp	r3, #1
 800d69e:	f040 80bf 	bne.w	800d820 <HAL_SD_WriteBlocks_DMA+0x1b4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800d6a2:	68fb      	ldr	r3, [r7, #12]
 800d6a4:	2200      	movs	r2, #0
 800d6a6:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800d6a8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d6aa:	683b      	ldr	r3, [r7, #0]
 800d6ac:	441a      	add	r2, r3
 800d6ae:	68fb      	ldr	r3, [r7, #12]
 800d6b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d6b2:	429a      	cmp	r2, r3
 800d6b4:	d907      	bls.n	800d6c6 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800d6b6:	68fb      	ldr	r3, [r7, #12]
 800d6b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d6ba:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800d6be:	68fb      	ldr	r3, [r7, #12]
 800d6c0:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800d6c2:	2301      	movs	r3, #1
 800d6c4:	e0ad      	b.n	800d822 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800d6c6:	68fb      	ldr	r3, [r7, #12]
 800d6c8:	2203      	movs	r2, #3
 800d6ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800d6ce:	68fb      	ldr	r3, [r7, #12]
 800d6d0:	681b      	ldr	r3, [r3, #0]
 800d6d2:	2200      	movs	r2, #0
 800d6d4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 800d6d6:	68fb      	ldr	r3, [r7, #12]
 800d6d8:	681b      	ldr	r3, [r3, #0]
 800d6da:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d6dc:	68fb      	ldr	r3, [r7, #12]
 800d6de:	681b      	ldr	r3, [r3, #0]
 800d6e0:	f042 021a 	orr.w	r2, r2, #26
 800d6e4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800d6e6:	68fb      	ldr	r3, [r7, #12]
 800d6e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d6ea:	4a50      	ldr	r2, [pc, #320]	@ (800d82c <HAL_SD_WriteBlocks_DMA+0x1c0>)
 800d6ec:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800d6ee:	68fb      	ldr	r3, [r7, #12]
 800d6f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d6f2:	4a4f      	ldr	r2, [pc, #316]	@ (800d830 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 800d6f4:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800d6f6:	68fb      	ldr	r3, [r7, #12]
 800d6f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d6fa:	2200      	movs	r2, #0
 800d6fc:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800d6fe:	68fb      	ldr	r3, [r7, #12]
 800d700:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d702:	2b01      	cmp	r3, #1
 800d704:	d002      	beq.n	800d70c <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 800d706:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d708:	025b      	lsls	r3, r3, #9
 800d70a:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800d70c:	683b      	ldr	r3, [r7, #0]
 800d70e:	2b01      	cmp	r3, #1
 800d710:	d90a      	bls.n	800d728 <HAL_SD_WriteBlocks_DMA+0xbc>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800d712:	68fb      	ldr	r3, [r7, #12]
 800d714:	22a0      	movs	r2, #160	@ 0xa0
 800d716:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800d718:	68fb      	ldr	r3, [r7, #12]
 800d71a:	681b      	ldr	r3, [r3, #0]
 800d71c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d71e:	4618      	mov	r0, r3
 800d720:	f002 ff78 	bl	8010614 <SDMMC_CmdWriteMultiBlock>
 800d724:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800d726:	e009      	b.n	800d73c <HAL_SD_WriteBlocks_DMA+0xd0>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800d728:	68fb      	ldr	r3, [r7, #12]
 800d72a:	2290      	movs	r2, #144	@ 0x90
 800d72c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800d72e:	68fb      	ldr	r3, [r7, #12]
 800d730:	681b      	ldr	r3, [r3, #0]
 800d732:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d734:	4618      	mov	r0, r3
 800d736:	f002 ff4b 	bl	80105d0 <SDMMC_CmdWriteSingleBlock>
 800d73a:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800d73c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d73e:	2b00      	cmp	r3, #0
 800d740:	d012      	beq.n	800d768 <HAL_SD_WriteBlocks_DMA+0xfc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d742:	68fb      	ldr	r3, [r7, #12]
 800d744:	681b      	ldr	r3, [r3, #0]
 800d746:	4a3b      	ldr	r2, [pc, #236]	@ (800d834 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800d748:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 800d74a:	68fb      	ldr	r3, [r7, #12]
 800d74c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d74e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d750:	431a      	orrs	r2, r3
 800d752:	68fb      	ldr	r3, [r7, #12]
 800d754:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800d756:	68fb      	ldr	r3, [r7, #12]
 800d758:	2201      	movs	r2, #1
 800d75a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d75e:	68fb      	ldr	r3, [r7, #12]
 800d760:	2200      	movs	r2, #0
 800d762:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800d764:	2301      	movs	r3, #1
 800d766:	e05c      	b.n	800d822 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    /* Enable SDMMC DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 800d768:	68fb      	ldr	r3, [r7, #12]
 800d76a:	681b      	ldr	r3, [r3, #0]
 800d76c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d76e:	68fb      	ldr	r3, [r7, #12]
 800d770:	681b      	ldr	r3, [r3, #0]
 800d772:	f042 0208 	orr.w	r2, r2, #8
 800d776:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 800d778:	68fb      	ldr	r3, [r7, #12]
 800d77a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d77c:	2240      	movs	r2, #64	@ 0x40
 800d77e:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 800d780:	68fb      	ldr	r3, [r7, #12]
 800d782:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d784:	681b      	ldr	r3, [r3, #0]
 800d786:	681b      	ldr	r3, [r3, #0]
 800d788:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800d78c:	68fb      	ldr	r3, [r7, #12]
 800d78e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d790:	689a      	ldr	r2, [r3, #8]
 800d792:	68fb      	ldr	r3, [r7, #12]
 800d794:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d796:	681b      	ldr	r3, [r3, #0]
 800d798:	430a      	orrs	r2, r1
 800d79a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800d79c:	68fb      	ldr	r3, [r7, #12]
 800d79e:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800d7a0:	68b9      	ldr	r1, [r7, #8]
 800d7a2:	68fb      	ldr	r3, [r7, #12]
 800d7a4:	681b      	ldr	r3, [r3, #0]
 800d7a6:	3380      	adds	r3, #128	@ 0x80
 800d7a8:	461a      	mov	r2, r3
 800d7aa:	683b      	ldr	r3, [r7, #0]
 800d7ac:	025b      	lsls	r3, r3, #9
 800d7ae:	089b      	lsrs	r3, r3, #2
 800d7b0:	f7f8 fbce 	bl	8005f50 <HAL_DMA_Start_IT>
 800d7b4:	4603      	mov	r3, r0
 800d7b6:	2b00      	cmp	r3, #0
 800d7b8:	d01a      	beq.n	800d7f0 <HAL_SD_WriteBlocks_DMA+0x184>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 800d7ba:	68fb      	ldr	r3, [r7, #12]
 800d7bc:	681b      	ldr	r3, [r3, #0]
 800d7be:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d7c0:	68fb      	ldr	r3, [r7, #12]
 800d7c2:	681b      	ldr	r3, [r3, #0]
 800d7c4:	f022 021a 	bic.w	r2, r2, #26
 800d7c8:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d7ca:	68fb      	ldr	r3, [r7, #12]
 800d7cc:	681b      	ldr	r3, [r3, #0]
 800d7ce:	4a19      	ldr	r2, [pc, #100]	@ (800d834 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800d7d0:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800d7d2:	68fb      	ldr	r3, [r7, #12]
 800d7d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d7d6:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800d7da:	68fb      	ldr	r3, [r7, #12]
 800d7dc:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800d7de:	68fb      	ldr	r3, [r7, #12]
 800d7e0:	2201      	movs	r2, #1
 800d7e2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d7e6:	68fb      	ldr	r3, [r7, #12]
 800d7e8:	2200      	movs	r2, #0
 800d7ea:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800d7ec:	2301      	movs	r3, #1
 800d7ee:	e018      	b.n	800d822 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800d7f0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d7f4:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800d7f6:	683b      	ldr	r3, [r7, #0]
 800d7f8:	025b      	lsls	r3, r3, #9
 800d7fa:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800d7fc:	2390      	movs	r3, #144	@ 0x90
 800d7fe:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800d800:	2300      	movs	r3, #0
 800d802:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800d804:	2300      	movs	r3, #0
 800d806:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 800d808:	2301      	movs	r3, #1
 800d80a:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 800d80c:	68fb      	ldr	r3, [r7, #12]
 800d80e:	681b      	ldr	r3, [r3, #0]
 800d810:	f107 0210 	add.w	r2, r7, #16
 800d814:	4611      	mov	r1, r2
 800d816:	4618      	mov	r0, r3
 800d818:	f002 fe48 	bl	80104ac <SDMMC_ConfigData>

      return HAL_OK;
 800d81c:	2300      	movs	r3, #0
 800d81e:	e000      	b.n	800d822 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
  }
  else
  {
    return HAL_BUSY;
 800d820:	2302      	movs	r3, #2
  }
}
 800d822:	4618      	mov	r0, r3
 800d824:	3730      	adds	r7, #48	@ 0x30
 800d826:	46bd      	mov	sp, r7
 800d828:	bd80      	pop	{r7, pc}
 800d82a:	bf00      	nop
 800d82c:	0800dd61 	.word	0x0800dd61
 800d830:	0800ddfd 	.word	0x0800ddfd
 800d834:	004005ff 	.word	0x004005ff

0800d838 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800d838:	b480      	push	{r7}
 800d83a:	b083      	sub	sp, #12
 800d83c:	af00      	add	r7, sp, #0
 800d83e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800d840:	bf00      	nop
 800d842:	370c      	adds	r7, #12
 800d844:	46bd      	mov	sp, r7
 800d846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d84a:	4770      	bx	lr

0800d84c <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800d84c:	b480      	push	{r7}
 800d84e:	b083      	sub	sp, #12
 800d850:	af00      	add	r7, sp, #0
 800d852:	6078      	str	r0, [r7, #4]
 800d854:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800d856:	687b      	ldr	r3, [r7, #4]
 800d858:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d85a:	0f9b      	lsrs	r3, r3, #30
 800d85c:	b2da      	uxtb	r2, r3
 800d85e:	683b      	ldr	r3, [r7, #0]
 800d860:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800d862:	687b      	ldr	r3, [r7, #4]
 800d864:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d866:	0e9b      	lsrs	r3, r3, #26
 800d868:	b2db      	uxtb	r3, r3
 800d86a:	f003 030f 	and.w	r3, r3, #15
 800d86e:	b2da      	uxtb	r2, r3
 800d870:	683b      	ldr	r3, [r7, #0]
 800d872:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800d874:	687b      	ldr	r3, [r7, #4]
 800d876:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d878:	0e1b      	lsrs	r3, r3, #24
 800d87a:	b2db      	uxtb	r3, r3
 800d87c:	f003 0303 	and.w	r3, r3, #3
 800d880:	b2da      	uxtb	r2, r3
 800d882:	683b      	ldr	r3, [r7, #0]
 800d884:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800d886:	687b      	ldr	r3, [r7, #4]
 800d888:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d88a:	0c1b      	lsrs	r3, r3, #16
 800d88c:	b2da      	uxtb	r2, r3
 800d88e:	683b      	ldr	r3, [r7, #0]
 800d890:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800d892:	687b      	ldr	r3, [r7, #4]
 800d894:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d896:	0a1b      	lsrs	r3, r3, #8
 800d898:	b2da      	uxtb	r2, r3
 800d89a:	683b      	ldr	r3, [r7, #0]
 800d89c:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800d89e:	687b      	ldr	r3, [r7, #4]
 800d8a0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d8a2:	b2da      	uxtb	r2, r3
 800d8a4:	683b      	ldr	r3, [r7, #0]
 800d8a6:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d8ac:	0d1b      	lsrs	r3, r3, #20
 800d8ae:	b29a      	uxth	r2, r3
 800d8b0:	683b      	ldr	r3, [r7, #0]
 800d8b2:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d8b8:	0c1b      	lsrs	r3, r3, #16
 800d8ba:	b2db      	uxtb	r3, r3
 800d8bc:	f003 030f 	and.w	r3, r3, #15
 800d8c0:	b2da      	uxtb	r2, r3
 800d8c2:	683b      	ldr	r3, [r7, #0]
 800d8c4:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800d8c6:	687b      	ldr	r3, [r7, #4]
 800d8c8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d8ca:	0bdb      	lsrs	r3, r3, #15
 800d8cc:	b2db      	uxtb	r3, r3
 800d8ce:	f003 0301 	and.w	r3, r3, #1
 800d8d2:	b2da      	uxtb	r2, r3
 800d8d4:	683b      	ldr	r3, [r7, #0]
 800d8d6:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d8dc:	0b9b      	lsrs	r3, r3, #14
 800d8de:	b2db      	uxtb	r3, r3
 800d8e0:	f003 0301 	and.w	r3, r3, #1
 800d8e4:	b2da      	uxtb	r2, r3
 800d8e6:	683b      	ldr	r3, [r7, #0]
 800d8e8:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800d8ea:	687b      	ldr	r3, [r7, #4]
 800d8ec:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d8ee:	0b5b      	lsrs	r3, r3, #13
 800d8f0:	b2db      	uxtb	r3, r3
 800d8f2:	f003 0301 	and.w	r3, r3, #1
 800d8f6:	b2da      	uxtb	r2, r3
 800d8f8:	683b      	ldr	r3, [r7, #0]
 800d8fa:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800d8fc:	687b      	ldr	r3, [r7, #4]
 800d8fe:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d900:	0b1b      	lsrs	r3, r3, #12
 800d902:	b2db      	uxtb	r3, r3
 800d904:	f003 0301 	and.w	r3, r3, #1
 800d908:	b2da      	uxtb	r2, r3
 800d90a:	683b      	ldr	r3, [r7, #0]
 800d90c:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800d90e:	683b      	ldr	r3, [r7, #0]
 800d910:	2200      	movs	r2, #0
 800d912:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800d914:	687b      	ldr	r3, [r7, #4]
 800d916:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d918:	2b00      	cmp	r3, #0
 800d91a:	d163      	bne.n	800d9e4 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d920:	009a      	lsls	r2, r3, #2
 800d922:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800d926:	4013      	ands	r3, r2
 800d928:	687a      	ldr	r2, [r7, #4]
 800d92a:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 800d92c:	0f92      	lsrs	r2, r2, #30
 800d92e:	431a      	orrs	r2, r3
 800d930:	683b      	ldr	r3, [r7, #0]
 800d932:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800d934:	687b      	ldr	r3, [r7, #4]
 800d936:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d938:	0edb      	lsrs	r3, r3, #27
 800d93a:	b2db      	uxtb	r3, r3
 800d93c:	f003 0307 	and.w	r3, r3, #7
 800d940:	b2da      	uxtb	r2, r3
 800d942:	683b      	ldr	r3, [r7, #0]
 800d944:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800d946:	687b      	ldr	r3, [r7, #4]
 800d948:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d94a:	0e1b      	lsrs	r3, r3, #24
 800d94c:	b2db      	uxtb	r3, r3
 800d94e:	f003 0307 	and.w	r3, r3, #7
 800d952:	b2da      	uxtb	r2, r3
 800d954:	683b      	ldr	r3, [r7, #0]
 800d956:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800d958:	687b      	ldr	r3, [r7, #4]
 800d95a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d95c:	0d5b      	lsrs	r3, r3, #21
 800d95e:	b2db      	uxtb	r3, r3
 800d960:	f003 0307 	and.w	r3, r3, #7
 800d964:	b2da      	uxtb	r2, r3
 800d966:	683b      	ldr	r3, [r7, #0]
 800d968:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800d96a:	687b      	ldr	r3, [r7, #4]
 800d96c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d96e:	0c9b      	lsrs	r3, r3, #18
 800d970:	b2db      	uxtb	r3, r3
 800d972:	f003 0307 	and.w	r3, r3, #7
 800d976:	b2da      	uxtb	r2, r3
 800d978:	683b      	ldr	r3, [r7, #0]
 800d97a:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d980:	0bdb      	lsrs	r3, r3, #15
 800d982:	b2db      	uxtb	r3, r3
 800d984:	f003 0307 	and.w	r3, r3, #7
 800d988:	b2da      	uxtb	r2, r3
 800d98a:	683b      	ldr	r3, [r7, #0]
 800d98c:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800d98e:	683b      	ldr	r3, [r7, #0]
 800d990:	691b      	ldr	r3, [r3, #16]
 800d992:	1c5a      	adds	r2, r3, #1
 800d994:	687b      	ldr	r3, [r7, #4]
 800d996:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800d998:	683b      	ldr	r3, [r7, #0]
 800d99a:	7e1b      	ldrb	r3, [r3, #24]
 800d99c:	b2db      	uxtb	r3, r3
 800d99e:	f003 0307 	and.w	r3, r3, #7
 800d9a2:	3302      	adds	r3, #2
 800d9a4:	2201      	movs	r2, #1
 800d9a6:	fa02 f303 	lsl.w	r3, r2, r3
 800d9aa:	687a      	ldr	r2, [r7, #4]
 800d9ac:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800d9ae:	fb03 f202 	mul.w	r2, r3, r2
 800d9b2:	687b      	ldr	r3, [r7, #4]
 800d9b4:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800d9b6:	683b      	ldr	r3, [r7, #0]
 800d9b8:	7a1b      	ldrb	r3, [r3, #8]
 800d9ba:	b2db      	uxtb	r3, r3
 800d9bc:	f003 030f 	and.w	r3, r3, #15
 800d9c0:	2201      	movs	r2, #1
 800d9c2:	409a      	lsls	r2, r3
 800d9c4:	687b      	ldr	r3, [r7, #4]
 800d9c6:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d9cc:	687a      	ldr	r2, [r7, #4]
 800d9ce:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800d9d0:	0a52      	lsrs	r2, r2, #9
 800d9d2:	fb03 f202 	mul.w	r2, r3, r2
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800d9da:	687b      	ldr	r3, [r7, #4]
 800d9dc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d9e0:	661a      	str	r2, [r3, #96]	@ 0x60
 800d9e2:	e031      	b.n	800da48 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d9e8:	2b01      	cmp	r3, #1
 800d9ea:	d11d      	bne.n	800da28 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d9f0:	041b      	lsls	r3, r3, #16
 800d9f2:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d9fa:	0c1b      	lsrs	r3, r3, #16
 800d9fc:	431a      	orrs	r2, r3
 800d9fe:	683b      	ldr	r3, [r7, #0]
 800da00:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800da02:	683b      	ldr	r3, [r7, #0]
 800da04:	691b      	ldr	r3, [r3, #16]
 800da06:	3301      	adds	r3, #1
 800da08:	029a      	lsls	r2, r3, #10
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800da0e:	687b      	ldr	r3, [r7, #4]
 800da10:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800da12:	687b      	ldr	r3, [r7, #4]
 800da14:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 800da16:	687b      	ldr	r3, [r7, #4]
 800da18:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800da1c:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800da1e:	687b      	ldr	r3, [r7, #4]
 800da20:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	661a      	str	r2, [r3, #96]	@ 0x60
 800da26:	e00f      	b.n	800da48 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800da28:	687b      	ldr	r3, [r7, #4]
 800da2a:	681b      	ldr	r3, [r3, #0]
 800da2c:	4a58      	ldr	r2, [pc, #352]	@ (800db90 <HAL_SD_GetCardCSD+0x344>)
 800da2e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800da30:	687b      	ldr	r3, [r7, #4]
 800da32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800da34:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800da3c:	687b      	ldr	r3, [r7, #4]
 800da3e:	2201      	movs	r2, #1
 800da40:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800da44:	2301      	movs	r3, #1
 800da46:	e09d      	b.n	800db84 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800da48:	687b      	ldr	r3, [r7, #4]
 800da4a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800da4c:	0b9b      	lsrs	r3, r3, #14
 800da4e:	b2db      	uxtb	r3, r3
 800da50:	f003 0301 	and.w	r3, r3, #1
 800da54:	b2da      	uxtb	r2, r3
 800da56:	683b      	ldr	r3, [r7, #0]
 800da58:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800da5a:	687b      	ldr	r3, [r7, #4]
 800da5c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800da5e:	09db      	lsrs	r3, r3, #7
 800da60:	b2db      	uxtb	r3, r3
 800da62:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800da66:	b2da      	uxtb	r2, r3
 800da68:	683b      	ldr	r3, [r7, #0]
 800da6a:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800da6c:	687b      	ldr	r3, [r7, #4]
 800da6e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800da70:	b2db      	uxtb	r3, r3
 800da72:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800da76:	b2da      	uxtb	r2, r3
 800da78:	683b      	ldr	r3, [r7, #0]
 800da7a:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800da7c:	687b      	ldr	r3, [r7, #4]
 800da7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800da80:	0fdb      	lsrs	r3, r3, #31
 800da82:	b2da      	uxtb	r2, r3
 800da84:	683b      	ldr	r3, [r7, #0]
 800da86:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800da8c:	0f5b      	lsrs	r3, r3, #29
 800da8e:	b2db      	uxtb	r3, r3
 800da90:	f003 0303 	and.w	r3, r3, #3
 800da94:	b2da      	uxtb	r2, r3
 800da96:	683b      	ldr	r3, [r7, #0]
 800da98:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800da9a:	687b      	ldr	r3, [r7, #4]
 800da9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800da9e:	0e9b      	lsrs	r3, r3, #26
 800daa0:	b2db      	uxtb	r3, r3
 800daa2:	f003 0307 	and.w	r3, r3, #7
 800daa6:	b2da      	uxtb	r2, r3
 800daa8:	683b      	ldr	r3, [r7, #0]
 800daaa:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800daac:	687b      	ldr	r3, [r7, #4]
 800daae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dab0:	0d9b      	lsrs	r3, r3, #22
 800dab2:	b2db      	uxtb	r3, r3
 800dab4:	f003 030f 	and.w	r3, r3, #15
 800dab8:	b2da      	uxtb	r2, r3
 800daba:	683b      	ldr	r3, [r7, #0]
 800dabc:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800dabe:	687b      	ldr	r3, [r7, #4]
 800dac0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dac2:	0d5b      	lsrs	r3, r3, #21
 800dac4:	b2db      	uxtb	r3, r3
 800dac6:	f003 0301 	and.w	r3, r3, #1
 800daca:	b2da      	uxtb	r2, r3
 800dacc:	683b      	ldr	r3, [r7, #0]
 800dace:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800dad2:	683b      	ldr	r3, [r7, #0]
 800dad4:	2200      	movs	r2, #0
 800dad6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dade:	0c1b      	lsrs	r3, r3, #16
 800dae0:	b2db      	uxtb	r3, r3
 800dae2:	f003 0301 	and.w	r3, r3, #1
 800dae6:	b2da      	uxtb	r2, r3
 800dae8:	683b      	ldr	r3, [r7, #0]
 800daea:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800daee:	687b      	ldr	r3, [r7, #4]
 800daf0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800daf2:	0bdb      	lsrs	r3, r3, #15
 800daf4:	b2db      	uxtb	r3, r3
 800daf6:	f003 0301 	and.w	r3, r3, #1
 800dafa:	b2da      	uxtb	r2, r3
 800dafc:	683b      	ldr	r3, [r7, #0]
 800dafe:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800db02:	687b      	ldr	r3, [r7, #4]
 800db04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800db06:	0b9b      	lsrs	r3, r3, #14
 800db08:	b2db      	uxtb	r3, r3
 800db0a:	f003 0301 	and.w	r3, r3, #1
 800db0e:	b2da      	uxtb	r2, r3
 800db10:	683b      	ldr	r3, [r7, #0]
 800db12:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800db1a:	0b5b      	lsrs	r3, r3, #13
 800db1c:	b2db      	uxtb	r3, r3
 800db1e:	f003 0301 	and.w	r3, r3, #1
 800db22:	b2da      	uxtb	r2, r3
 800db24:	683b      	ldr	r3, [r7, #0]
 800db26:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800db2a:	687b      	ldr	r3, [r7, #4]
 800db2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800db2e:	0b1b      	lsrs	r3, r3, #12
 800db30:	b2db      	uxtb	r3, r3
 800db32:	f003 0301 	and.w	r3, r3, #1
 800db36:	b2da      	uxtb	r2, r3
 800db38:	683b      	ldr	r3, [r7, #0]
 800db3a:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800db42:	0a9b      	lsrs	r3, r3, #10
 800db44:	b2db      	uxtb	r3, r3
 800db46:	f003 0303 	and.w	r3, r3, #3
 800db4a:	b2da      	uxtb	r2, r3
 800db4c:	683b      	ldr	r3, [r7, #0]
 800db4e:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800db52:	687b      	ldr	r3, [r7, #4]
 800db54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800db56:	0a1b      	lsrs	r3, r3, #8
 800db58:	b2db      	uxtb	r3, r3
 800db5a:	f003 0303 	and.w	r3, r3, #3
 800db5e:	b2da      	uxtb	r2, r3
 800db60:	683b      	ldr	r3, [r7, #0]
 800db62:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800db66:	687b      	ldr	r3, [r7, #4]
 800db68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800db6a:	085b      	lsrs	r3, r3, #1
 800db6c:	b2db      	uxtb	r3, r3
 800db6e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800db72:	b2da      	uxtb	r2, r3
 800db74:	683b      	ldr	r3, [r7, #0]
 800db76:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 800db7a:	683b      	ldr	r3, [r7, #0]
 800db7c:	2201      	movs	r2, #1
 800db7e:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 800db82:	2300      	movs	r3, #0
}
 800db84:	4618      	mov	r0, r3
 800db86:	370c      	adds	r7, #12
 800db88:	46bd      	mov	sp, r7
 800db8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db8e:	4770      	bx	lr
 800db90:	004005ff 	.word	0x004005ff

0800db94 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800db94:	b480      	push	{r7}
 800db96:	b083      	sub	sp, #12
 800db98:	af00      	add	r7, sp, #0
 800db9a:	6078      	str	r0, [r7, #4]
 800db9c:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800db9e:	687b      	ldr	r3, [r7, #4]
 800dba0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800dba2:	683b      	ldr	r3, [r7, #0]
 800dba4:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800dba6:	687b      	ldr	r3, [r7, #4]
 800dba8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800dbaa:	683b      	ldr	r3, [r7, #0]
 800dbac:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800dbae:	687b      	ldr	r3, [r7, #4]
 800dbb0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800dbb2:	683b      	ldr	r3, [r7, #0]
 800dbb4:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800dbba:	683b      	ldr	r3, [r7, #0]
 800dbbc:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800dbbe:	687b      	ldr	r3, [r7, #4]
 800dbc0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800dbc2:	683b      	ldr	r3, [r7, #0]
 800dbc4:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800dbc6:	687b      	ldr	r3, [r7, #4]
 800dbc8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800dbca:	683b      	ldr	r3, [r7, #0]
 800dbcc:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800dbce:	687b      	ldr	r3, [r7, #4]
 800dbd0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800dbd2:	683b      	ldr	r3, [r7, #0]
 800dbd4:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800dbd6:	687b      	ldr	r3, [r7, #4]
 800dbd8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800dbda:	683b      	ldr	r3, [r7, #0]
 800dbdc:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800dbde:	2300      	movs	r3, #0
}
 800dbe0:	4618      	mov	r0, r3
 800dbe2:	370c      	adds	r7, #12
 800dbe4:	46bd      	mov	sp, r7
 800dbe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbea:	4770      	bx	lr

0800dbec <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800dbec:	b5b0      	push	{r4, r5, r7, lr}
 800dbee:	b08e      	sub	sp, #56	@ 0x38
 800dbf0:	af04      	add	r7, sp, #16
 800dbf2:	6078      	str	r0, [r7, #4]
 800dbf4:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800dbf6:	2300      	movs	r3, #0
 800dbf8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	2203      	movs	r2, #3
 800dc00:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800dc04:	687b      	ldr	r3, [r7, #4]
 800dc06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dc08:	2b03      	cmp	r3, #3
 800dc0a:	d02e      	beq.n	800dc6a <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 800dc0c:	683b      	ldr	r3, [r7, #0]
 800dc0e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800dc12:	d106      	bne.n	800dc22 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800dc14:	687b      	ldr	r3, [r7, #4]
 800dc16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dc18:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800dc1c:	687b      	ldr	r3, [r7, #4]
 800dc1e:	639a      	str	r2, [r3, #56]	@ 0x38
 800dc20:	e029      	b.n	800dc76 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 800dc22:	683b      	ldr	r3, [r7, #0]
 800dc24:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800dc28:	d10a      	bne.n	800dc40 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800dc2a:	6878      	ldr	r0, [r7, #4]
 800dc2c:	f000 fabc 	bl	800e1a8 <SD_WideBus_Enable>
 800dc30:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800dc32:	687b      	ldr	r3, [r7, #4]
 800dc34:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800dc36:	6a3b      	ldr	r3, [r7, #32]
 800dc38:	431a      	orrs	r2, r3
 800dc3a:	687b      	ldr	r3, [r7, #4]
 800dc3c:	639a      	str	r2, [r3, #56]	@ 0x38
 800dc3e:	e01a      	b.n	800dc76 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 800dc40:	683b      	ldr	r3, [r7, #0]
 800dc42:	2b00      	cmp	r3, #0
 800dc44:	d10a      	bne.n	800dc5c <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800dc46:	6878      	ldr	r0, [r7, #4]
 800dc48:	f000 faf9 	bl	800e23e <SD_WideBus_Disable>
 800dc4c:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800dc4e:	687b      	ldr	r3, [r7, #4]
 800dc50:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800dc52:	6a3b      	ldr	r3, [r7, #32]
 800dc54:	431a      	orrs	r2, r3
 800dc56:	687b      	ldr	r3, [r7, #4]
 800dc58:	639a      	str	r2, [r3, #56]	@ 0x38
 800dc5a:	e00c      	b.n	800dc76 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dc60:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800dc64:	687b      	ldr	r3, [r7, #4]
 800dc66:	639a      	str	r2, [r3, #56]	@ 0x38
 800dc68:	e005      	b.n	800dc76 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dc6e:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800dc72:	687b      	ldr	r3, [r7, #4]
 800dc74:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800dc76:	687b      	ldr	r3, [r7, #4]
 800dc78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dc7a:	2b00      	cmp	r3, #0
 800dc7c:	d00b      	beq.n	800dc96 <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800dc7e:	687b      	ldr	r3, [r7, #4]
 800dc80:	681b      	ldr	r3, [r3, #0]
 800dc82:	4a26      	ldr	r2, [pc, #152]	@ (800dd1c <HAL_SD_ConfigWideBusOperation+0x130>)
 800dc84:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800dc86:	687b      	ldr	r3, [r7, #4]
 800dc88:	2201      	movs	r2, #1
 800dc8a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 800dc8e:	2301      	movs	r3, #1
 800dc90:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800dc94:	e01f      	b.n	800dcd6 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDMMC peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800dc96:	687b      	ldr	r3, [r7, #4]
 800dc98:	685b      	ldr	r3, [r3, #4]
 800dc9a:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800dc9c:	687b      	ldr	r3, [r7, #4]
 800dc9e:	689b      	ldr	r3, [r3, #8]
 800dca0:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800dca2:	687b      	ldr	r3, [r7, #4]
 800dca4:	68db      	ldr	r3, [r3, #12]
 800dca6:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 800dca8:	683b      	ldr	r3, [r7, #0]
 800dcaa:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800dcac:	687b      	ldr	r3, [r7, #4]
 800dcae:	695b      	ldr	r3, [r3, #20]
 800dcb0:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800dcb2:	687b      	ldr	r3, [r7, #4]
 800dcb4:	699b      	ldr	r3, [r3, #24]
 800dcb6:	61fb      	str	r3, [r7, #28]
    (void)SDMMC_Init(hsd->Instance, Init);
 800dcb8:	687b      	ldr	r3, [r7, #4]
 800dcba:	681d      	ldr	r5, [r3, #0]
 800dcbc:	466c      	mov	r4, sp
 800dcbe:	f107 0314 	add.w	r3, r7, #20
 800dcc2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800dcc6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800dcca:	f107 0308 	add.w	r3, r7, #8
 800dcce:	cb0e      	ldmia	r3, {r1, r2, r3}
 800dcd0:	4628      	mov	r0, r5
 800dcd2:	f002 fb4b 	bl	801036c <SDMMC_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800dcd6:	687b      	ldr	r3, [r7, #4]
 800dcd8:	681b      	ldr	r3, [r3, #0]
 800dcda:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800dcde:	4618      	mov	r0, r3
 800dce0:	f002 fc10 	bl	8010504 <SDMMC_CmdBlockLength>
 800dce4:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800dce6:	6a3b      	ldr	r3, [r7, #32]
 800dce8:	2b00      	cmp	r3, #0
 800dcea:	d00c      	beq.n	800dd06 <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800dcec:	687b      	ldr	r3, [r7, #4]
 800dcee:	681b      	ldr	r3, [r3, #0]
 800dcf0:	4a0a      	ldr	r2, [pc, #40]	@ (800dd1c <HAL_SD_ConfigWideBusOperation+0x130>)
 800dcf2:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800dcf4:	687b      	ldr	r3, [r7, #4]
 800dcf6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800dcf8:	6a3b      	ldr	r3, [r7, #32]
 800dcfa:	431a      	orrs	r2, r3
 800dcfc:	687b      	ldr	r3, [r7, #4]
 800dcfe:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 800dd00:	2301      	movs	r3, #1
 800dd02:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800dd06:	687b      	ldr	r3, [r7, #4]
 800dd08:	2201      	movs	r2, #1
 800dd0a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 800dd0e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800dd12:	4618      	mov	r0, r3
 800dd14:	3728      	adds	r7, #40	@ 0x28
 800dd16:	46bd      	mov	sp, r7
 800dd18:	bdb0      	pop	{r4, r5, r7, pc}
 800dd1a:	bf00      	nop
 800dd1c:	004005ff 	.word	0x004005ff

0800dd20 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800dd20:	b580      	push	{r7, lr}
 800dd22:	b086      	sub	sp, #24
 800dd24:	af00      	add	r7, sp, #0
 800dd26:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800dd28:	2300      	movs	r3, #0
 800dd2a:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800dd2c:	f107 030c 	add.w	r3, r7, #12
 800dd30:	4619      	mov	r1, r3
 800dd32:	6878      	ldr	r0, [r7, #4]
 800dd34:	f000 fa10 	bl	800e158 <SD_SendStatus>
 800dd38:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800dd3a:	697b      	ldr	r3, [r7, #20]
 800dd3c:	2b00      	cmp	r3, #0
 800dd3e:	d005      	beq.n	800dd4c <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800dd40:	687b      	ldr	r3, [r7, #4]
 800dd42:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800dd44:	697b      	ldr	r3, [r7, #20]
 800dd46:	431a      	orrs	r2, r3
 800dd48:	687b      	ldr	r3, [r7, #4]
 800dd4a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800dd4c:	68fb      	ldr	r3, [r7, #12]
 800dd4e:	0a5b      	lsrs	r3, r3, #9
 800dd50:	f003 030f 	and.w	r3, r3, #15
 800dd54:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800dd56:	693b      	ldr	r3, [r7, #16]
}
 800dd58:	4618      	mov	r0, r3
 800dd5a:	3718      	adds	r7, #24
 800dd5c:	46bd      	mov	sp, r7
 800dd5e:	bd80      	pop	{r7, pc}

0800dd60 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800dd60:	b480      	push	{r7}
 800dd62:	b085      	sub	sp, #20
 800dd64:	af00      	add	r7, sp, #0
 800dd66:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800dd68:	687b      	ldr	r3, [r7, #4]
 800dd6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dd6c:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DATAEND));
 800dd6e:	68fb      	ldr	r3, [r7, #12]
 800dd70:	681b      	ldr	r3, [r3, #0]
 800dd72:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800dd74:	68fb      	ldr	r3, [r7, #12]
 800dd76:	681b      	ldr	r3, [r3, #0]
 800dd78:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800dd7c:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 800dd7e:	bf00      	nop
 800dd80:	3714      	adds	r7, #20
 800dd82:	46bd      	mov	sp, r7
 800dd84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd88:	4770      	bx	lr

0800dd8a <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800dd8a:	b580      	push	{r7, lr}
 800dd8c:	b084      	sub	sp, #16
 800dd8e:	af00      	add	r7, sp, #0
 800dd90:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800dd92:	687b      	ldr	r3, [r7, #4]
 800dd94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dd96:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800dd98:	68fb      	ldr	r3, [r7, #12]
 800dd9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dd9c:	2b82      	cmp	r3, #130	@ 0x82
 800dd9e:	d111      	bne.n	800ddc4 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800dda0:	68fb      	ldr	r3, [r7, #12]
 800dda2:	681b      	ldr	r3, [r3, #0]
 800dda4:	4618      	mov	r0, r3
 800dda6:	f002 fc57 	bl	8010658 <SDMMC_CmdStopTransfer>
 800ddaa:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 800ddac:	68bb      	ldr	r3, [r7, #8]
 800ddae:	2b00      	cmp	r3, #0
 800ddb0:	d008      	beq.n	800ddc4 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800ddb2:	68fb      	ldr	r3, [r7, #12]
 800ddb4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ddb6:	68bb      	ldr	r3, [r7, #8]
 800ddb8:	431a      	orrs	r2, r3
 800ddba:	68fb      	ldr	r3, [r7, #12]
 800ddbc:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800ddbe:	68f8      	ldr	r0, [r7, #12]
 800ddc0:	f7ff fd3a 	bl	800d838 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 800ddc4:	68fb      	ldr	r3, [r7, #12]
 800ddc6:	681b      	ldr	r3, [r3, #0]
 800ddc8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ddca:	68fb      	ldr	r3, [r7, #12]
 800ddcc:	681b      	ldr	r3, [r3, #0]
 800ddce:	f022 0208 	bic.w	r2, r2, #8
 800ddd2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800ddd4:	68fb      	ldr	r3, [r7, #12]
 800ddd6:	681b      	ldr	r3, [r3, #0]
 800ddd8:	f240 523a 	movw	r2, #1338	@ 0x53a
 800dddc:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 800ddde:	68fb      	ldr	r3, [r7, #12]
 800dde0:	2201      	movs	r2, #1
 800dde2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800dde6:	68fb      	ldr	r3, [r7, #12]
 800dde8:	2200      	movs	r2, #0
 800ddea:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 800ddec:	68f8      	ldr	r0, [r7, #12]
 800ddee:	f004 fa0b 	bl	8012208 <HAL_SD_RxCpltCallback>
#endif
}
 800ddf2:	bf00      	nop
 800ddf4:	3710      	adds	r7, #16
 800ddf6:	46bd      	mov	sp, r7
 800ddf8:	bd80      	pop	{r7, pc}
	...

0800ddfc <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 800ddfc:	b580      	push	{r7, lr}
 800ddfe:	b086      	sub	sp, #24
 800de00:	af00      	add	r7, sp, #0
 800de02:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800de04:	687b      	ldr	r3, [r7, #4]
 800de06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800de08:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800de0a:	6878      	ldr	r0, [r7, #4]
 800de0c:	f7f8 fa8a 	bl	8006324 <HAL_DMA_GetError>
 800de10:	4603      	mov	r3, r0
 800de12:	2b02      	cmp	r3, #2
 800de14:	d03e      	beq.n	800de94 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800de16:	697b      	ldr	r3, [r7, #20]
 800de18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800de1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800de1c:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800de1e:	697b      	ldr	r3, [r7, #20]
 800de20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800de22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800de24:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800de26:	693b      	ldr	r3, [r7, #16]
 800de28:	2b01      	cmp	r3, #1
 800de2a:	d002      	beq.n	800de32 <SD_DMAError+0x36>
 800de2c:	68fb      	ldr	r3, [r7, #12]
 800de2e:	2b01      	cmp	r3, #1
 800de30:	d12d      	bne.n	800de8e <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800de32:	697b      	ldr	r3, [r7, #20]
 800de34:	681b      	ldr	r3, [r3, #0]
 800de36:	4a19      	ldr	r2, [pc, #100]	@ (800de9c <SD_DMAError+0xa0>)
 800de38:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 800de3a:	697b      	ldr	r3, [r7, #20]
 800de3c:	681b      	ldr	r3, [r3, #0]
 800de3e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800de40:	697b      	ldr	r3, [r7, #20]
 800de42:	681b      	ldr	r3, [r3, #0]
 800de44:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 800de48:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDMMC_IT_TXUNDERR| SDMMC_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800de4a:	697b      	ldr	r3, [r7, #20]
 800de4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800de4e:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800de52:	697b      	ldr	r3, [r7, #20]
 800de54:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800de56:	6978      	ldr	r0, [r7, #20]
 800de58:	f7ff ff62 	bl	800dd20 <HAL_SD_GetCardState>
 800de5c:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800de5e:	68bb      	ldr	r3, [r7, #8]
 800de60:	2b06      	cmp	r3, #6
 800de62:	d002      	beq.n	800de6a <SD_DMAError+0x6e>
 800de64:	68bb      	ldr	r3, [r7, #8]
 800de66:	2b05      	cmp	r3, #5
 800de68:	d10a      	bne.n	800de80 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800de6a:	697b      	ldr	r3, [r7, #20]
 800de6c:	681b      	ldr	r3, [r3, #0]
 800de6e:	4618      	mov	r0, r3
 800de70:	f002 fbf2 	bl	8010658 <SDMMC_CmdStopTransfer>
 800de74:	4602      	mov	r2, r0
 800de76:	697b      	ldr	r3, [r7, #20]
 800de78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800de7a:	431a      	orrs	r2, r3
 800de7c:	697b      	ldr	r3, [r7, #20]
 800de7e:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 800de80:	697b      	ldr	r3, [r7, #20]
 800de82:	2201      	movs	r2, #1
 800de84:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800de88:	697b      	ldr	r3, [r7, #20]
 800de8a:	2200      	movs	r2, #0
 800de8c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 800de8e:	6978      	ldr	r0, [r7, #20]
 800de90:	f7ff fcd2 	bl	800d838 <HAL_SD_ErrorCallback>
#endif
  }
}
 800de94:	bf00      	nop
 800de96:	3718      	adds	r7, #24
 800de98:	46bd      	mov	sp, r7
 800de9a:	bd80      	pop	{r7, pc}
 800de9c:	004005ff 	.word	0x004005ff

0800dea0 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800dea0:	b5b0      	push	{r4, r5, r7, lr}
 800dea2:	b094      	sub	sp, #80	@ 0x50
 800dea4:	af04      	add	r7, sp, #16
 800dea6:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800dea8:	2301      	movs	r3, #1
 800deaa:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 800deac:	687b      	ldr	r3, [r7, #4]
 800deae:	681b      	ldr	r3, [r3, #0]
 800deb0:	4618      	mov	r0, r3
 800deb2:	f002 faa2 	bl	80103fa <SDMMC_GetPowerState>
 800deb6:	4603      	mov	r3, r0
 800deb8:	2b00      	cmp	r3, #0
 800deba:	d102      	bne.n	800dec2 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800debc:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800dec0:	e0b8      	b.n	800e034 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800dec2:	687b      	ldr	r3, [r7, #4]
 800dec4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dec6:	2b03      	cmp	r3, #3
 800dec8:	d02f      	beq.n	800df2a <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800deca:	687b      	ldr	r3, [r7, #4]
 800decc:	681b      	ldr	r3, [r3, #0]
 800dece:	4618      	mov	r0, r3
 800ded0:	f002 fccd 	bl	801086e <SDMMC_CmdSendCID>
 800ded4:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800ded6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ded8:	2b00      	cmp	r3, #0
 800deda:	d001      	beq.n	800dee0 <SD_InitCard+0x40>
    {
      return errorstate;
 800dedc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dede:	e0a9      	b.n	800e034 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800dee0:	687b      	ldr	r3, [r7, #4]
 800dee2:	681b      	ldr	r3, [r3, #0]
 800dee4:	2100      	movs	r1, #0
 800dee6:	4618      	mov	r0, r3
 800dee8:	f002 facd 	bl	8010486 <SDMMC_GetResponse>
 800deec:	4602      	mov	r2, r0
 800deee:	687b      	ldr	r3, [r7, #4]
 800def0:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800def2:	687b      	ldr	r3, [r7, #4]
 800def4:	681b      	ldr	r3, [r3, #0]
 800def6:	2104      	movs	r1, #4
 800def8:	4618      	mov	r0, r3
 800defa:	f002 fac4 	bl	8010486 <SDMMC_GetResponse>
 800defe:	4602      	mov	r2, r0
 800df00:	687b      	ldr	r3, [r7, #4]
 800df02:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800df04:	687b      	ldr	r3, [r7, #4]
 800df06:	681b      	ldr	r3, [r3, #0]
 800df08:	2108      	movs	r1, #8
 800df0a:	4618      	mov	r0, r3
 800df0c:	f002 fabb 	bl	8010486 <SDMMC_GetResponse>
 800df10:	4602      	mov	r2, r0
 800df12:	687b      	ldr	r3, [r7, #4]
 800df14:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800df16:	687b      	ldr	r3, [r7, #4]
 800df18:	681b      	ldr	r3, [r3, #0]
 800df1a:	210c      	movs	r1, #12
 800df1c:	4618      	mov	r0, r3
 800df1e:	f002 fab2 	bl	8010486 <SDMMC_GetResponse>
 800df22:	4602      	mov	r2, r0
 800df24:	687b      	ldr	r3, [r7, #4]
 800df26:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800df2a:	687b      	ldr	r3, [r7, #4]
 800df2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800df2e:	2b03      	cmp	r3, #3
 800df30:	d00d      	beq.n	800df4e <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800df32:	687b      	ldr	r3, [r7, #4]
 800df34:	681b      	ldr	r3, [r3, #0]
 800df36:	f107 020e 	add.w	r2, r7, #14
 800df3a:	4611      	mov	r1, r2
 800df3c:	4618      	mov	r0, r3
 800df3e:	f002 fcd3 	bl	80108e8 <SDMMC_CmdSetRelAdd>
 800df42:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800df44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800df46:	2b00      	cmp	r3, #0
 800df48:	d001      	beq.n	800df4e <SD_InitCard+0xae>
    {
      return errorstate;
 800df4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800df4c:	e072      	b.n	800e034 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800df52:	2b03      	cmp	r3, #3
 800df54:	d036      	beq.n	800dfc4 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800df56:	89fb      	ldrh	r3, [r7, #14]
 800df58:	461a      	mov	r2, r3
 800df5a:	687b      	ldr	r3, [r7, #4]
 800df5c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800df5e:	687b      	ldr	r3, [r7, #4]
 800df60:	681a      	ldr	r2, [r3, #0]
 800df62:	687b      	ldr	r3, [r7, #4]
 800df64:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800df66:	041b      	lsls	r3, r3, #16
 800df68:	4619      	mov	r1, r3
 800df6a:	4610      	mov	r0, r2
 800df6c:	f002 fc9d 	bl	80108aa <SDMMC_CmdSendCSD>
 800df70:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800df72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800df74:	2b00      	cmp	r3, #0
 800df76:	d001      	beq.n	800df7c <SD_InitCard+0xdc>
    {
      return errorstate;
 800df78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800df7a:	e05b      	b.n	800e034 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800df7c:	687b      	ldr	r3, [r7, #4]
 800df7e:	681b      	ldr	r3, [r3, #0]
 800df80:	2100      	movs	r1, #0
 800df82:	4618      	mov	r0, r3
 800df84:	f002 fa7f 	bl	8010486 <SDMMC_GetResponse>
 800df88:	4602      	mov	r2, r0
 800df8a:	687b      	ldr	r3, [r7, #4]
 800df8c:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800df8e:	687b      	ldr	r3, [r7, #4]
 800df90:	681b      	ldr	r3, [r3, #0]
 800df92:	2104      	movs	r1, #4
 800df94:	4618      	mov	r0, r3
 800df96:	f002 fa76 	bl	8010486 <SDMMC_GetResponse>
 800df9a:	4602      	mov	r2, r0
 800df9c:	687b      	ldr	r3, [r7, #4]
 800df9e:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800dfa0:	687b      	ldr	r3, [r7, #4]
 800dfa2:	681b      	ldr	r3, [r3, #0]
 800dfa4:	2108      	movs	r1, #8
 800dfa6:	4618      	mov	r0, r3
 800dfa8:	f002 fa6d 	bl	8010486 <SDMMC_GetResponse>
 800dfac:	4602      	mov	r2, r0
 800dfae:	687b      	ldr	r3, [r7, #4]
 800dfb0:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	681b      	ldr	r3, [r3, #0]
 800dfb6:	210c      	movs	r1, #12
 800dfb8:	4618      	mov	r0, r3
 800dfba:	f002 fa64 	bl	8010486 <SDMMC_GetResponse>
 800dfbe:	4602      	mov	r2, r0
 800dfc0:	687b      	ldr	r3, [r7, #4]
 800dfc2:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	681b      	ldr	r3, [r3, #0]
 800dfc8:	2104      	movs	r1, #4
 800dfca:	4618      	mov	r0, r3
 800dfcc:	f002 fa5b 	bl	8010486 <SDMMC_GetResponse>
 800dfd0:	4603      	mov	r3, r0
 800dfd2:	0d1a      	lsrs	r2, r3, #20
 800dfd4:	687b      	ldr	r3, [r7, #4]
 800dfd6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800dfd8:	f107 0310 	add.w	r3, r7, #16
 800dfdc:	4619      	mov	r1, r3
 800dfde:	6878      	ldr	r0, [r7, #4]
 800dfe0:	f7ff fc34 	bl	800d84c <HAL_SD_GetCardCSD>
 800dfe4:	4603      	mov	r3, r0
 800dfe6:	2b00      	cmp	r3, #0
 800dfe8:	d002      	beq.n	800dff0 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800dfea:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800dfee:	e021      	b.n	800e034 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800dff0:	687b      	ldr	r3, [r7, #4]
 800dff2:	6819      	ldr	r1, [r3, #0]
 800dff4:	687b      	ldr	r3, [r7, #4]
 800dff6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dff8:	041b      	lsls	r3, r3, #16
 800dffa:	2200      	movs	r2, #0
 800dffc:	461c      	mov	r4, r3
 800dffe:	4615      	mov	r5, r2
 800e000:	4622      	mov	r2, r4
 800e002:	462b      	mov	r3, r5
 800e004:	4608      	mov	r0, r1
 800e006:	f002 fb49 	bl	801069c <SDMMC_CmdSelDesel>
 800e00a:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800e00c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e00e:	2b00      	cmp	r3, #0
 800e010:	d001      	beq.n	800e016 <SD_InitCard+0x176>
  {
    return errorstate;
 800e012:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e014:	e00e      	b.n	800e034 <SD_InitCard+0x194>
  }

  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 800e016:	687b      	ldr	r3, [r7, #4]
 800e018:	681d      	ldr	r5, [r3, #0]
 800e01a:	687b      	ldr	r3, [r7, #4]
 800e01c:	466c      	mov	r4, sp
 800e01e:	f103 0210 	add.w	r2, r3, #16
 800e022:	ca07      	ldmia	r2, {r0, r1, r2}
 800e024:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800e028:	3304      	adds	r3, #4
 800e02a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800e02c:	4628      	mov	r0, r5
 800e02e:	f002 f99d 	bl	801036c <SDMMC_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800e032:	2300      	movs	r3, #0
}
 800e034:	4618      	mov	r0, r3
 800e036:	3740      	adds	r7, #64	@ 0x40
 800e038:	46bd      	mov	sp, r7
 800e03a:	bdb0      	pop	{r4, r5, r7, pc}

0800e03c <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800e03c:	b580      	push	{r7, lr}
 800e03e:	b086      	sub	sp, #24
 800e040:	af00      	add	r7, sp, #0
 800e042:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800e044:	2300      	movs	r3, #0
 800e046:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800e048:	2300      	movs	r3, #0
 800e04a:	617b      	str	r3, [r7, #20]
 800e04c:	2300      	movs	r3, #0
 800e04e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800e050:	687b      	ldr	r3, [r7, #4]
 800e052:	681b      	ldr	r3, [r3, #0]
 800e054:	4618      	mov	r0, r3
 800e056:	f002 fb44 	bl	80106e2 <SDMMC_CmdGoIdleState>
 800e05a:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e05c:	68fb      	ldr	r3, [r7, #12]
 800e05e:	2b00      	cmp	r3, #0
 800e060:	d001      	beq.n	800e066 <SD_PowerON+0x2a>
  {
    return errorstate;
 800e062:	68fb      	ldr	r3, [r7, #12]
 800e064:	e072      	b.n	800e14c <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800e066:	687b      	ldr	r3, [r7, #4]
 800e068:	681b      	ldr	r3, [r3, #0]
 800e06a:	4618      	mov	r0, r3
 800e06c:	f002 fb57 	bl	801071e <SDMMC_CmdOperCond>
 800e070:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e072:	68fb      	ldr	r3, [r7, #12]
 800e074:	2b00      	cmp	r3, #0
 800e076:	d00d      	beq.n	800e094 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800e078:	687b      	ldr	r3, [r7, #4]
 800e07a:	2200      	movs	r2, #0
 800e07c:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800e07e:	687b      	ldr	r3, [r7, #4]
 800e080:	681b      	ldr	r3, [r3, #0]
 800e082:	4618      	mov	r0, r3
 800e084:	f002 fb2d 	bl	80106e2 <SDMMC_CmdGoIdleState>
 800e088:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e08a:	68fb      	ldr	r3, [r7, #12]
 800e08c:	2b00      	cmp	r3, #0
 800e08e:	d004      	beq.n	800e09a <SD_PowerON+0x5e>
    {
      return errorstate;
 800e090:	68fb      	ldr	r3, [r7, #12]
 800e092:	e05b      	b.n	800e14c <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800e094:	687b      	ldr	r3, [r7, #4]
 800e096:	2201      	movs	r2, #1
 800e098:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e09e:	2b01      	cmp	r3, #1
 800e0a0:	d137      	bne.n	800e112 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800e0a2:	687b      	ldr	r3, [r7, #4]
 800e0a4:	681b      	ldr	r3, [r3, #0]
 800e0a6:	2100      	movs	r1, #0
 800e0a8:	4618      	mov	r0, r3
 800e0aa:	f002 fb57 	bl	801075c <SDMMC_CmdAppCommand>
 800e0ae:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e0b0:	68fb      	ldr	r3, [r7, #12]
 800e0b2:	2b00      	cmp	r3, #0
 800e0b4:	d02d      	beq.n	800e112 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e0b6:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800e0ba:	e047      	b.n	800e14c <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800e0bc:	687b      	ldr	r3, [r7, #4]
 800e0be:	681b      	ldr	r3, [r3, #0]
 800e0c0:	2100      	movs	r1, #0
 800e0c2:	4618      	mov	r0, r3
 800e0c4:	f002 fb4a 	bl	801075c <SDMMC_CmdAppCommand>
 800e0c8:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e0ca:	68fb      	ldr	r3, [r7, #12]
 800e0cc:	2b00      	cmp	r3, #0
 800e0ce:	d001      	beq.n	800e0d4 <SD_PowerON+0x98>
    {
      return errorstate;
 800e0d0:	68fb      	ldr	r3, [r7, #12]
 800e0d2:	e03b      	b.n	800e14c <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	681b      	ldr	r3, [r3, #0]
 800e0d8:	491e      	ldr	r1, [pc, #120]	@ (800e154 <SD_PowerON+0x118>)
 800e0da:	4618      	mov	r0, r3
 800e0dc:	f002 fb60 	bl	80107a0 <SDMMC_CmdAppOperCommand>
 800e0e0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e0e2:	68fb      	ldr	r3, [r7, #12]
 800e0e4:	2b00      	cmp	r3, #0
 800e0e6:	d002      	beq.n	800e0ee <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e0e8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800e0ec:	e02e      	b.n	800e14c <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800e0ee:	687b      	ldr	r3, [r7, #4]
 800e0f0:	681b      	ldr	r3, [r3, #0]
 800e0f2:	2100      	movs	r1, #0
 800e0f4:	4618      	mov	r0, r3
 800e0f6:	f002 f9c6 	bl	8010486 <SDMMC_GetResponse>
 800e0fa:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800e0fc:	697b      	ldr	r3, [r7, #20]
 800e0fe:	0fdb      	lsrs	r3, r3, #31
 800e100:	2b01      	cmp	r3, #1
 800e102:	d101      	bne.n	800e108 <SD_PowerON+0xcc>
 800e104:	2301      	movs	r3, #1
 800e106:	e000      	b.n	800e10a <SD_PowerON+0xce>
 800e108:	2300      	movs	r3, #0
 800e10a:	613b      	str	r3, [r7, #16]

    count++;
 800e10c:	68bb      	ldr	r3, [r7, #8]
 800e10e:	3301      	adds	r3, #1
 800e110:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800e112:	68bb      	ldr	r3, [r7, #8]
 800e114:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800e118:	4293      	cmp	r3, r2
 800e11a:	d802      	bhi.n	800e122 <SD_PowerON+0xe6>
 800e11c:	693b      	ldr	r3, [r7, #16]
 800e11e:	2b00      	cmp	r3, #0
 800e120:	d0cc      	beq.n	800e0bc <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800e122:	68bb      	ldr	r3, [r7, #8]
 800e124:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800e128:	4293      	cmp	r3, r2
 800e12a:	d902      	bls.n	800e132 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800e12c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800e130:	e00c      	b.n	800e14c <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800e132:	697b      	ldr	r3, [r7, #20]
 800e134:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800e138:	2b00      	cmp	r3, #0
 800e13a:	d003      	beq.n	800e144 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800e13c:	687b      	ldr	r3, [r7, #4]
 800e13e:	2201      	movs	r2, #1
 800e140:	645a      	str	r2, [r3, #68]	@ 0x44
 800e142:	e002      	b.n	800e14a <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	2200      	movs	r2, #0
 800e148:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 800e14a:	2300      	movs	r3, #0
}
 800e14c:	4618      	mov	r0, r3
 800e14e:	3718      	adds	r7, #24
 800e150:	46bd      	mov	sp, r7
 800e152:	bd80      	pop	{r7, pc}
 800e154:	c1100000 	.word	0xc1100000

0800e158 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800e158:	b580      	push	{r7, lr}
 800e15a:	b084      	sub	sp, #16
 800e15c:	af00      	add	r7, sp, #0
 800e15e:	6078      	str	r0, [r7, #4]
 800e160:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800e162:	683b      	ldr	r3, [r7, #0]
 800e164:	2b00      	cmp	r3, #0
 800e166:	d102      	bne.n	800e16e <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800e168:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800e16c:	e018      	b.n	800e1a0 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e16e:	687b      	ldr	r3, [r7, #4]
 800e170:	681a      	ldr	r2, [r3, #0]
 800e172:	687b      	ldr	r3, [r7, #4]
 800e174:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e176:	041b      	lsls	r3, r3, #16
 800e178:	4619      	mov	r1, r3
 800e17a:	4610      	mov	r0, r2
 800e17c:	f002 fbd5 	bl	801092a <SDMMC_CmdSendStatus>
 800e180:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e182:	68fb      	ldr	r3, [r7, #12]
 800e184:	2b00      	cmp	r3, #0
 800e186:	d001      	beq.n	800e18c <SD_SendStatus+0x34>
  {
    return errorstate;
 800e188:	68fb      	ldr	r3, [r7, #12]
 800e18a:	e009      	b.n	800e1a0 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800e18c:	687b      	ldr	r3, [r7, #4]
 800e18e:	681b      	ldr	r3, [r3, #0]
 800e190:	2100      	movs	r1, #0
 800e192:	4618      	mov	r0, r3
 800e194:	f002 f977 	bl	8010486 <SDMMC_GetResponse>
 800e198:	4602      	mov	r2, r0
 800e19a:	683b      	ldr	r3, [r7, #0]
 800e19c:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800e19e:	2300      	movs	r3, #0
}
 800e1a0:	4618      	mov	r0, r3
 800e1a2:	3710      	adds	r7, #16
 800e1a4:	46bd      	mov	sp, r7
 800e1a6:	bd80      	pop	{r7, pc}

0800e1a8 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800e1a8:	b580      	push	{r7, lr}
 800e1aa:	b086      	sub	sp, #24
 800e1ac:	af00      	add	r7, sp, #0
 800e1ae:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800e1b0:	2300      	movs	r3, #0
 800e1b2:	60fb      	str	r3, [r7, #12]
 800e1b4:	2300      	movs	r3, #0
 800e1b6:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800e1b8:	687b      	ldr	r3, [r7, #4]
 800e1ba:	681b      	ldr	r3, [r3, #0]
 800e1bc:	2100      	movs	r1, #0
 800e1be:	4618      	mov	r0, r3
 800e1c0:	f002 f961 	bl	8010486 <SDMMC_GetResponse>
 800e1c4:	4603      	mov	r3, r0
 800e1c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e1ca:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e1ce:	d102      	bne.n	800e1d6 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800e1d0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800e1d4:	e02f      	b.n	800e236 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800e1d6:	f107 030c 	add.w	r3, r7, #12
 800e1da:	4619      	mov	r1, r3
 800e1dc:	6878      	ldr	r0, [r7, #4]
 800e1de:	f000 f879 	bl	800e2d4 <SD_FindSCR>
 800e1e2:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e1e4:	697b      	ldr	r3, [r7, #20]
 800e1e6:	2b00      	cmp	r3, #0
 800e1e8:	d001      	beq.n	800e1ee <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800e1ea:	697b      	ldr	r3, [r7, #20]
 800e1ec:	e023      	b.n	800e236 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800e1ee:	693b      	ldr	r3, [r7, #16]
 800e1f0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800e1f4:	2b00      	cmp	r3, #0
 800e1f6:	d01c      	beq.n	800e232 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e1f8:	687b      	ldr	r3, [r7, #4]
 800e1fa:	681a      	ldr	r2, [r3, #0]
 800e1fc:	687b      	ldr	r3, [r7, #4]
 800e1fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e200:	041b      	lsls	r3, r3, #16
 800e202:	4619      	mov	r1, r3
 800e204:	4610      	mov	r0, r2
 800e206:	f002 faa9 	bl	801075c <SDMMC_CmdAppCommand>
 800e20a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e20c:	697b      	ldr	r3, [r7, #20]
 800e20e:	2b00      	cmp	r3, #0
 800e210:	d001      	beq.n	800e216 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800e212:	697b      	ldr	r3, [r7, #20]
 800e214:	e00f      	b.n	800e236 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800e216:	687b      	ldr	r3, [r7, #4]
 800e218:	681b      	ldr	r3, [r3, #0]
 800e21a:	2102      	movs	r1, #2
 800e21c:	4618      	mov	r0, r3
 800e21e:	f002 fae3 	bl	80107e8 <SDMMC_CmdBusWidth>
 800e222:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e224:	697b      	ldr	r3, [r7, #20]
 800e226:	2b00      	cmp	r3, #0
 800e228:	d001      	beq.n	800e22e <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800e22a:	697b      	ldr	r3, [r7, #20]
 800e22c:	e003      	b.n	800e236 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800e22e:	2300      	movs	r3, #0
 800e230:	e001      	b.n	800e236 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800e232:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800e236:	4618      	mov	r0, r3
 800e238:	3718      	adds	r7, #24
 800e23a:	46bd      	mov	sp, r7
 800e23c:	bd80      	pop	{r7, pc}

0800e23e <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800e23e:	b580      	push	{r7, lr}
 800e240:	b086      	sub	sp, #24
 800e242:	af00      	add	r7, sp, #0
 800e244:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800e246:	2300      	movs	r3, #0
 800e248:	60fb      	str	r3, [r7, #12]
 800e24a:	2300      	movs	r3, #0
 800e24c:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800e24e:	687b      	ldr	r3, [r7, #4]
 800e250:	681b      	ldr	r3, [r3, #0]
 800e252:	2100      	movs	r1, #0
 800e254:	4618      	mov	r0, r3
 800e256:	f002 f916 	bl	8010486 <SDMMC_GetResponse>
 800e25a:	4603      	mov	r3, r0
 800e25c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e260:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e264:	d102      	bne.n	800e26c <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800e266:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800e26a:	e02f      	b.n	800e2cc <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800e26c:	f107 030c 	add.w	r3, r7, #12
 800e270:	4619      	mov	r1, r3
 800e272:	6878      	ldr	r0, [r7, #4]
 800e274:	f000 f82e 	bl	800e2d4 <SD_FindSCR>
 800e278:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e27a:	697b      	ldr	r3, [r7, #20]
 800e27c:	2b00      	cmp	r3, #0
 800e27e:	d001      	beq.n	800e284 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800e280:	697b      	ldr	r3, [r7, #20]
 800e282:	e023      	b.n	800e2cc <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800e284:	693b      	ldr	r3, [r7, #16]
 800e286:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800e28a:	2b00      	cmp	r3, #0
 800e28c:	d01c      	beq.n	800e2c8 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e28e:	687b      	ldr	r3, [r7, #4]
 800e290:	681a      	ldr	r2, [r3, #0]
 800e292:	687b      	ldr	r3, [r7, #4]
 800e294:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e296:	041b      	lsls	r3, r3, #16
 800e298:	4619      	mov	r1, r3
 800e29a:	4610      	mov	r0, r2
 800e29c:	f002 fa5e 	bl	801075c <SDMMC_CmdAppCommand>
 800e2a0:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e2a2:	697b      	ldr	r3, [r7, #20]
 800e2a4:	2b00      	cmp	r3, #0
 800e2a6:	d001      	beq.n	800e2ac <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800e2a8:	697b      	ldr	r3, [r7, #20]
 800e2aa:	e00f      	b.n	800e2cc <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800e2ac:	687b      	ldr	r3, [r7, #4]
 800e2ae:	681b      	ldr	r3, [r3, #0]
 800e2b0:	2100      	movs	r1, #0
 800e2b2:	4618      	mov	r0, r3
 800e2b4:	f002 fa98 	bl	80107e8 <SDMMC_CmdBusWidth>
 800e2b8:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e2ba:	697b      	ldr	r3, [r7, #20]
 800e2bc:	2b00      	cmp	r3, #0
 800e2be:	d001      	beq.n	800e2c4 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800e2c0:	697b      	ldr	r3, [r7, #20]
 800e2c2:	e003      	b.n	800e2cc <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800e2c4:	2300      	movs	r3, #0
 800e2c6:	e001      	b.n	800e2cc <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800e2c8:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800e2cc:	4618      	mov	r0, r3
 800e2ce:	3718      	adds	r7, #24
 800e2d0:	46bd      	mov	sp, r7
 800e2d2:	bd80      	pop	{r7, pc}

0800e2d4 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800e2d4:	b590      	push	{r4, r7, lr}
 800e2d6:	b08f      	sub	sp, #60	@ 0x3c
 800e2d8:	af00      	add	r7, sp, #0
 800e2da:	6078      	str	r0, [r7, #4]
 800e2dc:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800e2de:	f7f6 ff9d 	bl	800521c <HAL_GetTick>
 800e2e2:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 800e2e4:	2300      	movs	r3, #0
 800e2e6:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800e2e8:	2300      	movs	r3, #0
 800e2ea:	60bb      	str	r3, [r7, #8]
 800e2ec:	2300      	movs	r3, #0
 800e2ee:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800e2f0:	683b      	ldr	r3, [r7, #0]
 800e2f2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800e2f4:	687b      	ldr	r3, [r7, #4]
 800e2f6:	681b      	ldr	r3, [r3, #0]
 800e2f8:	2108      	movs	r1, #8
 800e2fa:	4618      	mov	r0, r3
 800e2fc:	f002 f902 	bl	8010504 <SDMMC_CmdBlockLength>
 800e300:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800e302:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e304:	2b00      	cmp	r3, #0
 800e306:	d001      	beq.n	800e30c <SD_FindSCR+0x38>
  {
    return errorstate;
 800e308:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e30a:	e0b2      	b.n	800e472 <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	681a      	ldr	r2, [r3, #0]
 800e310:	687b      	ldr	r3, [r7, #4]
 800e312:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e314:	041b      	lsls	r3, r3, #16
 800e316:	4619      	mov	r1, r3
 800e318:	4610      	mov	r0, r2
 800e31a:	f002 fa1f 	bl	801075c <SDMMC_CmdAppCommand>
 800e31e:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800e320:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e322:	2b00      	cmp	r3, #0
 800e324:	d001      	beq.n	800e32a <SD_FindSCR+0x56>
  {
    return errorstate;
 800e326:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e328:	e0a3      	b.n	800e472 <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800e32a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800e32e:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800e330:	2308      	movs	r3, #8
 800e332:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800e334:	2330      	movs	r3, #48	@ 0x30
 800e336:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800e338:	2302      	movs	r3, #2
 800e33a:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800e33c:	2300      	movs	r3, #0
 800e33e:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800e340:	2301      	movs	r3, #1
 800e342:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800e344:	687b      	ldr	r3, [r7, #4]
 800e346:	681b      	ldr	r3, [r3, #0]
 800e348:	f107 0210 	add.w	r2, r7, #16
 800e34c:	4611      	mov	r1, r2
 800e34e:	4618      	mov	r0, r3
 800e350:	f002 f8ac 	bl	80104ac <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	681b      	ldr	r3, [r3, #0]
 800e358:	4618      	mov	r0, r3
 800e35a:	f002 fa67 	bl	801082c <SDMMC_CmdSendSCR>
 800e35e:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800e360:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e362:	2b00      	cmp	r3, #0
 800e364:	d02a      	beq.n	800e3bc <SD_FindSCR+0xe8>
  {
    return errorstate;
 800e366:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e368:	e083      	b.n	800e472 <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL))
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	681b      	ldr	r3, [r3, #0]
 800e36e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e370:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800e374:	2b00      	cmp	r3, #0
 800e376:	d00f      	beq.n	800e398 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDMMC_ReadFIFO(hsd->Instance);
 800e378:	687b      	ldr	r3, [r7, #4]
 800e37a:	6819      	ldr	r1, [r3, #0]
 800e37c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e37e:	009b      	lsls	r3, r3, #2
 800e380:	f107 0208 	add.w	r2, r7, #8
 800e384:	18d4      	adds	r4, r2, r3
 800e386:	4608      	mov	r0, r1
 800e388:	f002 f81c 	bl	80103c4 <SDMMC_ReadFIFO>
 800e38c:	4603      	mov	r3, r0
 800e38e:	6023      	str	r3, [r4, #0]
      index++;
 800e390:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e392:	3301      	adds	r3, #1
 800e394:	637b      	str	r3, [r7, #52]	@ 0x34
 800e396:	e006      	b.n	800e3a6 <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXACT))
 800e398:	687b      	ldr	r3, [r7, #4]
 800e39a:	681b      	ldr	r3, [r3, #0]
 800e39c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e39e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e3a2:	2b00      	cmp	r3, #0
 800e3a4:	d012      	beq.n	800e3cc <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800e3a6:	f7f6 ff39 	bl	800521c <HAL_GetTick>
 800e3aa:	4602      	mov	r2, r0
 800e3ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3ae:	1ad3      	subs	r3, r2, r3
 800e3b0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800e3b4:	d102      	bne.n	800e3bc <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800e3b6:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800e3ba:	e05a      	b.n	800e472 <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
 800e3bc:	687b      	ldr	r3, [r7, #4]
 800e3be:	681b      	ldr	r3, [r3, #0]
 800e3c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e3c2:	f003 032a 	and.w	r3, r3, #42	@ 0x2a
 800e3c6:	2b00      	cmp	r3, #0
 800e3c8:	d0cf      	beq.n	800e36a <SD_FindSCR+0x96>
 800e3ca:	e000      	b.n	800e3ce <SD_FindSCR+0xfa>
      break;
 800e3cc:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800e3ce:	687b      	ldr	r3, [r7, #4]
 800e3d0:	681b      	ldr	r3, [r3, #0]
 800e3d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e3d4:	f003 0308 	and.w	r3, r3, #8
 800e3d8:	2b00      	cmp	r3, #0
 800e3da:	d005      	beq.n	800e3e8 <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800e3dc:	687b      	ldr	r3, [r7, #4]
 800e3de:	681b      	ldr	r3, [r3, #0]
 800e3e0:	2208      	movs	r2, #8
 800e3e2:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800e3e4:	2308      	movs	r3, #8
 800e3e6:	e044      	b.n	800e472 <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800e3e8:	687b      	ldr	r3, [r7, #4]
 800e3ea:	681b      	ldr	r3, [r3, #0]
 800e3ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e3ee:	f003 0302 	and.w	r3, r3, #2
 800e3f2:	2b00      	cmp	r3, #0
 800e3f4:	d005      	beq.n	800e402 <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800e3f6:	687b      	ldr	r3, [r7, #4]
 800e3f8:	681b      	ldr	r3, [r3, #0]
 800e3fa:	2202      	movs	r2, #2
 800e3fc:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800e3fe:	2302      	movs	r3, #2
 800e400:	e037      	b.n	800e472 <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800e402:	687b      	ldr	r3, [r7, #4]
 800e404:	681b      	ldr	r3, [r3, #0]
 800e406:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e408:	f003 0320 	and.w	r3, r3, #32
 800e40c:	2b00      	cmp	r3, #0
 800e40e:	d005      	beq.n	800e41c <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800e410:	687b      	ldr	r3, [r7, #4]
 800e412:	681b      	ldr	r3, [r3, #0]
 800e414:	2220      	movs	r2, #32
 800e416:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800e418:	2320      	movs	r3, #32
 800e41a:	e02a      	b.n	800e472 <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800e41c:	687b      	ldr	r3, [r7, #4]
 800e41e:	681b      	ldr	r3, [r3, #0]
 800e420:	f240 523a 	movw	r2, #1338	@ 0x53a
 800e424:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800e426:	68fb      	ldr	r3, [r7, #12]
 800e428:	061a      	lsls	r2, r3, #24
 800e42a:	68fb      	ldr	r3, [r7, #12]
 800e42c:	021b      	lsls	r3, r3, #8
 800e42e:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800e432:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800e434:	68fb      	ldr	r3, [r7, #12]
 800e436:	0a1b      	lsrs	r3, r3, #8
 800e438:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800e43c:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800e43e:	68fb      	ldr	r3, [r7, #12]
 800e440:	0e1b      	lsrs	r3, r3, #24
 800e442:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800e444:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e446:	601a      	str	r2, [r3, #0]
    scr++;
 800e448:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e44a:	3304      	adds	r3, #4
 800e44c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800e44e:	68bb      	ldr	r3, [r7, #8]
 800e450:	061a      	lsls	r2, r3, #24
 800e452:	68bb      	ldr	r3, [r7, #8]
 800e454:	021b      	lsls	r3, r3, #8
 800e456:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800e45a:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800e45c:	68bb      	ldr	r3, [r7, #8]
 800e45e:	0a1b      	lsrs	r3, r3, #8
 800e460:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800e464:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800e466:	68bb      	ldr	r3, [r7, #8]
 800e468:	0e1b      	lsrs	r3, r3, #24
 800e46a:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800e46c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e46e:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800e470:	2300      	movs	r3, #0
}
 800e472:	4618      	mov	r0, r3
 800e474:	373c      	adds	r7, #60	@ 0x3c
 800e476:	46bd      	mov	sp, r7
 800e478:	bd90      	pop	{r4, r7, pc}

0800e47a <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 800e47a:	b580      	push	{r7, lr}
 800e47c:	b082      	sub	sp, #8
 800e47e:	af00      	add	r7, sp, #0
 800e480:	6078      	str	r0, [r7, #4]
 800e482:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 800e484:	687b      	ldr	r3, [r7, #4]
 800e486:	2b00      	cmp	r3, #0
 800e488:	d101      	bne.n	800e48e <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 800e48a:	2301      	movs	r3, #1
 800e48c:	e025      	b.n	800e4da <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 800e48e:	687b      	ldr	r3, [r7, #4]
 800e490:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800e494:	b2db      	uxtb	r3, r3
 800e496:	2b00      	cmp	r3, #0
 800e498:	d106      	bne.n	800e4a8 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 800e49a:	687b      	ldr	r3, [r7, #4]
 800e49c:	2200      	movs	r2, #0
 800e49e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 800e4a2:	6878      	ldr	r0, [r7, #4]
 800e4a4:	f7f4 fb96 	bl	8002bd4 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800e4a8:	687b      	ldr	r3, [r7, #4]
 800e4aa:	2202      	movs	r2, #2
 800e4ac:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800e4b0:	687b      	ldr	r3, [r7, #4]
 800e4b2:	681a      	ldr	r2, [r3, #0]
 800e4b4:	687b      	ldr	r3, [r7, #4]
 800e4b6:	3304      	adds	r3, #4
 800e4b8:	4619      	mov	r1, r3
 800e4ba:	4610      	mov	r0, r2
 800e4bc:	f001 fe90 	bl	80101e0 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 800e4c0:	687b      	ldr	r3, [r7, #4]
 800e4c2:	6818      	ldr	r0, [r3, #0]
 800e4c4:	687b      	ldr	r3, [r7, #4]
 800e4c6:	685b      	ldr	r3, [r3, #4]
 800e4c8:	461a      	mov	r2, r3
 800e4ca:	6839      	ldr	r1, [r7, #0]
 800e4cc:	f001 fee4 	bl	8010298 <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800e4d0:	687b      	ldr	r3, [r7, #4]
 800e4d2:	2201      	movs	r2, #1
 800e4d4:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800e4d8:	2300      	movs	r3, #0
}
 800e4da:	4618      	mov	r0, r3
 800e4dc:	3708      	adds	r7, #8
 800e4de:	46bd      	mov	sp, r7
 800e4e0:	bd80      	pop	{r7, pc}
	...

0800e4e4 <HAL_SPDIFRX_Init>:
  *        in the SPDIFRX_InitTypeDef and create the associated handle.
  * @param hspdif SPDIFRX handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPDIFRX_Init(SPDIFRX_HandleTypeDef *hspdif)
{
 800e4e4:	b580      	push	{r7, lr}
 800e4e6:	b084      	sub	sp, #16
 800e4e8:	af00      	add	r7, sp, #0
 800e4ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Check the SPDIFRX handle allocation */
  if (hspdif == NULL)
 800e4ec:	687b      	ldr	r3, [r7, #4]
 800e4ee:	2b00      	cmp	r3, #0
 800e4f0:	d101      	bne.n	800e4f6 <HAL_SPDIFRX_Init+0x12>
  {
    return HAL_ERROR;
 800e4f2:	2301      	movs	r3, #1
 800e4f4:	e04c      	b.n	800e590 <HAL_SPDIFRX_Init+0xac>

    /* Init the low level hardware */
    hspdif->MspInitCallback(hspdif);
  }
#else
  if (hspdif->State == HAL_SPDIFRX_STATE_RESET)
 800e4f6:	687b      	ldr	r3, [r7, #4]
 800e4f8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800e4fc:	b2db      	uxtb	r3, r3
 800e4fe:	2b00      	cmp	r3, #0
 800e500:	d106      	bne.n	800e510 <HAL_SPDIFRX_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hspdif->Lock = HAL_UNLOCKED;
 800e502:	687b      	ldr	r3, [r7, #4]
 800e504:	2200      	movs	r2, #0
 800e506:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SPDIFRX_MspInit(hspdif);
 800e50a:	6878      	ldr	r0, [r7, #4]
 800e50c:	f7f3 ffe8 	bl	80024e0 <HAL_SPDIFRX_MspInit>
  }
#endif /* USE_HAL_SPDIFRX_REGISTER_CALLBACKS */

  /* SPDIFRX peripheral state is BUSY */
  hspdif->State = HAL_SPDIFRX_STATE_BUSY;
 800e510:	687b      	ldr	r3, [r7, #4]
 800e512:	2202      	movs	r2, #2
 800e514:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Disable SPDIFRX interface (IDLE State) */
  __HAL_SPDIFRX_IDLE(hspdif);
 800e518:	687b      	ldr	r3, [r7, #4]
 800e51a:	681b      	ldr	r3, [r3, #0]
 800e51c:	681a      	ldr	r2, [r3, #0]
 800e51e:	687b      	ldr	r3, [r7, #4]
 800e520:	681b      	ldr	r3, [r3, #0]
 800e522:	f022 0203 	bic.w	r2, r2, #3
 800e526:	601a      	str	r2, [r3, #0]

  /* Reset the old SPDIFRX CR configuration */
  tmpreg = hspdif->Instance->CR;
 800e528:	687b      	ldr	r3, [r7, #4]
 800e52a:	681b      	ldr	r3, [r3, #0]
 800e52c:	681b      	ldr	r3, [r3, #0]
 800e52e:	60fb      	str	r3, [r7, #12]

  tmpreg &= ~(SPDIFRX_CR_RXSTEO  | SPDIFRX_CR_DRFMT  | SPDIFRX_CR_PMSK |
 800e530:	68fa      	ldr	r2, [r7, #12]
 800e532:	4b19      	ldr	r3, [pc, #100]	@ (800e598 <HAL_SPDIFRX_Init+0xb4>)
 800e534:	4013      	ands	r3, r2
 800e536:	60fb      	str	r3, [r7, #12]
              SPDIFRX_CR_VMSK | SPDIFRX_CR_CUMSK | SPDIFRX_CR_PTMSK  |
              SPDIFRX_CR_CHSEL | SPDIFRX_CR_NBTR | SPDIFRX_CR_WFA |
              SPDIFRX_CR_INSEL);

  /* Sets the new configuration of the SPDIFRX peripheral */
  tmpreg |= (hspdif->Init.StereoMode |
 800e538:	687b      	ldr	r3, [r7, #4]
 800e53a:	699a      	ldr	r2, [r3, #24]
             hspdif->Init.InputSelection |
 800e53c:	687b      	ldr	r3, [r7, #4]
 800e53e:	685b      	ldr	r3, [r3, #4]
  tmpreg |= (hspdif->Init.StereoMode |
 800e540:	431a      	orrs	r2, r3
             hspdif->Init.Retries |
 800e542:	687b      	ldr	r3, [r7, #4]
 800e544:	689b      	ldr	r3, [r3, #8]
             hspdif->Init.InputSelection |
 800e546:	431a      	orrs	r2, r3
             hspdif->Init.WaitForActivity |
 800e548:	687b      	ldr	r3, [r7, #4]
 800e54a:	68db      	ldr	r3, [r3, #12]
             hspdif->Init.Retries |
 800e54c:	431a      	orrs	r2, r3
             hspdif->Init.ChannelSelection |
 800e54e:	687b      	ldr	r3, [r7, #4]
 800e550:	691b      	ldr	r3, [r3, #16]
             hspdif->Init.WaitForActivity |
 800e552:	431a      	orrs	r2, r3
             hspdif->Init.DataFormat |
 800e554:	687b      	ldr	r3, [r7, #4]
 800e556:	695b      	ldr	r3, [r3, #20]
             hspdif->Init.ChannelSelection |
 800e558:	431a      	orrs	r2, r3
             hspdif->Init.PreambleTypeMask |
 800e55a:	687b      	ldr	r3, [r7, #4]
 800e55c:	69db      	ldr	r3, [r3, #28]
             hspdif->Init.DataFormat |
 800e55e:	431a      	orrs	r2, r3
             hspdif->Init.ChannelStatusMask |
 800e560:	687b      	ldr	r3, [r7, #4]
 800e562:	6a1b      	ldr	r3, [r3, #32]
             hspdif->Init.PreambleTypeMask |
 800e564:	431a      	orrs	r2, r3
             hspdif->Init.ValidityBitMask |
 800e566:	687b      	ldr	r3, [r7, #4]
 800e568:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
             hspdif->Init.ChannelStatusMask |
 800e56a:	431a      	orrs	r2, r3
             hspdif->Init.ParityErrorMask
 800e56c:	687b      	ldr	r3, [r7, #4]
 800e56e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
             hspdif->Init.ValidityBitMask |
 800e570:	4313      	orrs	r3, r2
  tmpreg |= (hspdif->Init.StereoMode |
 800e572:	68fa      	ldr	r2, [r7, #12]
 800e574:	4313      	orrs	r3, r2
 800e576:	60fb      	str	r3, [r7, #12]
            );


  hspdif->Instance->CR = tmpreg;
 800e578:	687b      	ldr	r3, [r7, #4]
 800e57a:	681b      	ldr	r3, [r3, #0]
 800e57c:	68fa      	ldr	r2, [r7, #12]
 800e57e:	601a      	str	r2, [r3, #0]

  hspdif->ErrorCode = HAL_SPDIFRX_ERROR_NONE;
 800e580:	687b      	ldr	r3, [r7, #4]
 800e582:	2200      	movs	r2, #0
 800e584:	649a      	str	r2, [r3, #72]	@ 0x48

  /* SPDIFRX peripheral state is READY*/
  hspdif->State = HAL_SPDIFRX_STATE_READY;
 800e586:	687b      	ldr	r3, [r7, #4]
 800e588:	2201      	movs	r2, #1
 800e58a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  return HAL_OK;
 800e58e:	2300      	movs	r3, #0
}
 800e590:	4618      	mov	r0, r3
 800e592:	3710      	adds	r7, #16
 800e594:	46bd      	mov	sp, r7
 800e596:	bd80      	pop	{r7, pc}
 800e598:	fff88407 	.word	0xfff88407

0800e59c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800e59c:	b580      	push	{r7, lr}
 800e59e:	b084      	sub	sp, #16
 800e5a0:	af00      	add	r7, sp, #0
 800e5a2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800e5a4:	687b      	ldr	r3, [r7, #4]
 800e5a6:	2b00      	cmp	r3, #0
 800e5a8:	d101      	bne.n	800e5ae <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800e5aa:	2301      	movs	r3, #1
 800e5ac:	e09d      	b.n	800e6ea <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800e5ae:	687b      	ldr	r3, [r7, #4]
 800e5b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e5b2:	2b00      	cmp	r3, #0
 800e5b4:	d108      	bne.n	800e5c8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800e5b6:	687b      	ldr	r3, [r7, #4]
 800e5b8:	685b      	ldr	r3, [r3, #4]
 800e5ba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800e5be:	d009      	beq.n	800e5d4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800e5c0:	687b      	ldr	r3, [r7, #4]
 800e5c2:	2200      	movs	r2, #0
 800e5c4:	61da      	str	r2, [r3, #28]
 800e5c6:	e005      	b.n	800e5d4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800e5c8:	687b      	ldr	r3, [r7, #4]
 800e5ca:	2200      	movs	r2, #0
 800e5cc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800e5ce:	687b      	ldr	r3, [r7, #4]
 800e5d0:	2200      	movs	r2, #0
 800e5d2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800e5d4:	687b      	ldr	r3, [r7, #4]
 800e5d6:	2200      	movs	r2, #0
 800e5d8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800e5da:	687b      	ldr	r3, [r7, #4]
 800e5dc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800e5e0:	b2db      	uxtb	r3, r3
 800e5e2:	2b00      	cmp	r3, #0
 800e5e4:	d106      	bne.n	800e5f4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800e5e6:	687b      	ldr	r3, [r7, #4]
 800e5e8:	2200      	movs	r2, #0
 800e5ea:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800e5ee:	6878      	ldr	r0, [r7, #4]
 800e5f0:	f7f3 ffda 	bl	80025a8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800e5f4:	687b      	ldr	r3, [r7, #4]
 800e5f6:	2202      	movs	r2, #2
 800e5f8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800e5fc:	687b      	ldr	r3, [r7, #4]
 800e5fe:	681b      	ldr	r3, [r3, #0]
 800e600:	681a      	ldr	r2, [r3, #0]
 800e602:	687b      	ldr	r3, [r7, #4]
 800e604:	681b      	ldr	r3, [r3, #0]
 800e606:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e60a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e60c:	687b      	ldr	r3, [r7, #4]
 800e60e:	68db      	ldr	r3, [r3, #12]
 800e610:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e614:	d902      	bls.n	800e61c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800e616:	2300      	movs	r3, #0
 800e618:	60fb      	str	r3, [r7, #12]
 800e61a:	e002      	b.n	800e622 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800e61c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800e620:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800e622:	687b      	ldr	r3, [r7, #4]
 800e624:	68db      	ldr	r3, [r3, #12]
 800e626:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800e62a:	d007      	beq.n	800e63c <HAL_SPI_Init+0xa0>
 800e62c:	687b      	ldr	r3, [r7, #4]
 800e62e:	68db      	ldr	r3, [r3, #12]
 800e630:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e634:	d002      	beq.n	800e63c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800e636:	687b      	ldr	r3, [r7, #4]
 800e638:	2200      	movs	r2, #0
 800e63a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800e63c:	687b      	ldr	r3, [r7, #4]
 800e63e:	685b      	ldr	r3, [r3, #4]
 800e640:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800e644:	687b      	ldr	r3, [r7, #4]
 800e646:	689b      	ldr	r3, [r3, #8]
 800e648:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800e64c:	431a      	orrs	r2, r3
 800e64e:	687b      	ldr	r3, [r7, #4]
 800e650:	691b      	ldr	r3, [r3, #16]
 800e652:	f003 0302 	and.w	r3, r3, #2
 800e656:	431a      	orrs	r2, r3
 800e658:	687b      	ldr	r3, [r7, #4]
 800e65a:	695b      	ldr	r3, [r3, #20]
 800e65c:	f003 0301 	and.w	r3, r3, #1
 800e660:	431a      	orrs	r2, r3
 800e662:	687b      	ldr	r3, [r7, #4]
 800e664:	699b      	ldr	r3, [r3, #24]
 800e666:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e66a:	431a      	orrs	r2, r3
 800e66c:	687b      	ldr	r3, [r7, #4]
 800e66e:	69db      	ldr	r3, [r3, #28]
 800e670:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e674:	431a      	orrs	r2, r3
 800e676:	687b      	ldr	r3, [r7, #4]
 800e678:	6a1b      	ldr	r3, [r3, #32]
 800e67a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e67e:	ea42 0103 	orr.w	r1, r2, r3
 800e682:	687b      	ldr	r3, [r7, #4]
 800e684:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e686:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800e68a:	687b      	ldr	r3, [r7, #4]
 800e68c:	681b      	ldr	r3, [r3, #0]
 800e68e:	430a      	orrs	r2, r1
 800e690:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800e692:	687b      	ldr	r3, [r7, #4]
 800e694:	699b      	ldr	r3, [r3, #24]
 800e696:	0c1b      	lsrs	r3, r3, #16
 800e698:	f003 0204 	and.w	r2, r3, #4
 800e69c:	687b      	ldr	r3, [r7, #4]
 800e69e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e6a0:	f003 0310 	and.w	r3, r3, #16
 800e6a4:	431a      	orrs	r2, r3
 800e6a6:	687b      	ldr	r3, [r7, #4]
 800e6a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e6aa:	f003 0308 	and.w	r3, r3, #8
 800e6ae:	431a      	orrs	r2, r3
 800e6b0:	687b      	ldr	r3, [r7, #4]
 800e6b2:	68db      	ldr	r3, [r3, #12]
 800e6b4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800e6b8:	ea42 0103 	orr.w	r1, r2, r3
 800e6bc:	68fb      	ldr	r3, [r7, #12]
 800e6be:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800e6c2:	687b      	ldr	r3, [r7, #4]
 800e6c4:	681b      	ldr	r3, [r3, #0]
 800e6c6:	430a      	orrs	r2, r1
 800e6c8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800e6ca:	687b      	ldr	r3, [r7, #4]
 800e6cc:	681b      	ldr	r3, [r3, #0]
 800e6ce:	69da      	ldr	r2, [r3, #28]
 800e6d0:	687b      	ldr	r3, [r7, #4]
 800e6d2:	681b      	ldr	r3, [r3, #0]
 800e6d4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800e6d8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800e6da:	687b      	ldr	r3, [r7, #4]
 800e6dc:	2200      	movs	r2, #0
 800e6de:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800e6e0:	687b      	ldr	r3, [r7, #4]
 800e6e2:	2201      	movs	r2, #1
 800e6e4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800e6e8:	2300      	movs	r3, #0
}
 800e6ea:	4618      	mov	r0, r3
 800e6ec:	3710      	adds	r7, #16
 800e6ee:	46bd      	mov	sp, r7
 800e6f0:	bd80      	pop	{r7, pc}

0800e6f2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800e6f2:	b580      	push	{r7, lr}
 800e6f4:	b082      	sub	sp, #8
 800e6f6:	af00      	add	r7, sp, #0
 800e6f8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e6fa:	687b      	ldr	r3, [r7, #4]
 800e6fc:	2b00      	cmp	r3, #0
 800e6fe:	d101      	bne.n	800e704 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800e700:	2301      	movs	r3, #1
 800e702:	e049      	b.n	800e798 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e704:	687b      	ldr	r3, [r7, #4]
 800e706:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e70a:	b2db      	uxtb	r3, r3
 800e70c:	2b00      	cmp	r3, #0
 800e70e:	d106      	bne.n	800e71e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e710:	687b      	ldr	r3, [r7, #4]
 800e712:	2200      	movs	r2, #0
 800e714:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800e718:	6878      	ldr	r0, [r7, #4]
 800e71a:	f7f3 ffa7 	bl	800266c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e71e:	687b      	ldr	r3, [r7, #4]
 800e720:	2202      	movs	r2, #2
 800e722:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e726:	687b      	ldr	r3, [r7, #4]
 800e728:	681a      	ldr	r2, [r3, #0]
 800e72a:	687b      	ldr	r3, [r7, #4]
 800e72c:	3304      	adds	r3, #4
 800e72e:	4619      	mov	r1, r3
 800e730:	4610      	mov	r0, r2
 800e732:	f000 fc11 	bl	800ef58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e736:	687b      	ldr	r3, [r7, #4]
 800e738:	2201      	movs	r2, #1
 800e73a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e73e:	687b      	ldr	r3, [r7, #4]
 800e740:	2201      	movs	r2, #1
 800e742:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800e746:	687b      	ldr	r3, [r7, #4]
 800e748:	2201      	movs	r2, #1
 800e74a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800e74e:	687b      	ldr	r3, [r7, #4]
 800e750:	2201      	movs	r2, #1
 800e752:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800e756:	687b      	ldr	r3, [r7, #4]
 800e758:	2201      	movs	r2, #1
 800e75a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800e75e:	687b      	ldr	r3, [r7, #4]
 800e760:	2201      	movs	r2, #1
 800e762:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800e766:	687b      	ldr	r3, [r7, #4]
 800e768:	2201      	movs	r2, #1
 800e76a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e76e:	687b      	ldr	r3, [r7, #4]
 800e770:	2201      	movs	r2, #1
 800e772:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e776:	687b      	ldr	r3, [r7, #4]
 800e778:	2201      	movs	r2, #1
 800e77a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800e77e:	687b      	ldr	r3, [r7, #4]
 800e780:	2201      	movs	r2, #1
 800e782:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800e786:	687b      	ldr	r3, [r7, #4]
 800e788:	2201      	movs	r2, #1
 800e78a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e78e:	687b      	ldr	r3, [r7, #4]
 800e790:	2201      	movs	r2, #1
 800e792:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800e796:	2300      	movs	r3, #0
}
 800e798:	4618      	mov	r0, r3
 800e79a:	3708      	adds	r7, #8
 800e79c:	46bd      	mov	sp, r7
 800e79e:	bd80      	pop	{r7, pc}

0800e7a0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800e7a0:	b480      	push	{r7}
 800e7a2:	b085      	sub	sp, #20
 800e7a4:	af00      	add	r7, sp, #0
 800e7a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800e7a8:	687b      	ldr	r3, [r7, #4]
 800e7aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e7ae:	b2db      	uxtb	r3, r3
 800e7b0:	2b01      	cmp	r3, #1
 800e7b2:	d001      	beq.n	800e7b8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800e7b4:	2301      	movs	r3, #1
 800e7b6:	e054      	b.n	800e862 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e7b8:	687b      	ldr	r3, [r7, #4]
 800e7ba:	2202      	movs	r2, #2
 800e7bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800e7c0:	687b      	ldr	r3, [r7, #4]
 800e7c2:	681b      	ldr	r3, [r3, #0]
 800e7c4:	68da      	ldr	r2, [r3, #12]
 800e7c6:	687b      	ldr	r3, [r7, #4]
 800e7c8:	681b      	ldr	r3, [r3, #0]
 800e7ca:	f042 0201 	orr.w	r2, r2, #1
 800e7ce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e7d0:	687b      	ldr	r3, [r7, #4]
 800e7d2:	681b      	ldr	r3, [r3, #0]
 800e7d4:	4a26      	ldr	r2, [pc, #152]	@ (800e870 <HAL_TIM_Base_Start_IT+0xd0>)
 800e7d6:	4293      	cmp	r3, r2
 800e7d8:	d022      	beq.n	800e820 <HAL_TIM_Base_Start_IT+0x80>
 800e7da:	687b      	ldr	r3, [r7, #4]
 800e7dc:	681b      	ldr	r3, [r3, #0]
 800e7de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e7e2:	d01d      	beq.n	800e820 <HAL_TIM_Base_Start_IT+0x80>
 800e7e4:	687b      	ldr	r3, [r7, #4]
 800e7e6:	681b      	ldr	r3, [r3, #0]
 800e7e8:	4a22      	ldr	r2, [pc, #136]	@ (800e874 <HAL_TIM_Base_Start_IT+0xd4>)
 800e7ea:	4293      	cmp	r3, r2
 800e7ec:	d018      	beq.n	800e820 <HAL_TIM_Base_Start_IT+0x80>
 800e7ee:	687b      	ldr	r3, [r7, #4]
 800e7f0:	681b      	ldr	r3, [r3, #0]
 800e7f2:	4a21      	ldr	r2, [pc, #132]	@ (800e878 <HAL_TIM_Base_Start_IT+0xd8>)
 800e7f4:	4293      	cmp	r3, r2
 800e7f6:	d013      	beq.n	800e820 <HAL_TIM_Base_Start_IT+0x80>
 800e7f8:	687b      	ldr	r3, [r7, #4]
 800e7fa:	681b      	ldr	r3, [r3, #0]
 800e7fc:	4a1f      	ldr	r2, [pc, #124]	@ (800e87c <HAL_TIM_Base_Start_IT+0xdc>)
 800e7fe:	4293      	cmp	r3, r2
 800e800:	d00e      	beq.n	800e820 <HAL_TIM_Base_Start_IT+0x80>
 800e802:	687b      	ldr	r3, [r7, #4]
 800e804:	681b      	ldr	r3, [r3, #0]
 800e806:	4a1e      	ldr	r2, [pc, #120]	@ (800e880 <HAL_TIM_Base_Start_IT+0xe0>)
 800e808:	4293      	cmp	r3, r2
 800e80a:	d009      	beq.n	800e820 <HAL_TIM_Base_Start_IT+0x80>
 800e80c:	687b      	ldr	r3, [r7, #4]
 800e80e:	681b      	ldr	r3, [r3, #0]
 800e810:	4a1c      	ldr	r2, [pc, #112]	@ (800e884 <HAL_TIM_Base_Start_IT+0xe4>)
 800e812:	4293      	cmp	r3, r2
 800e814:	d004      	beq.n	800e820 <HAL_TIM_Base_Start_IT+0x80>
 800e816:	687b      	ldr	r3, [r7, #4]
 800e818:	681b      	ldr	r3, [r3, #0]
 800e81a:	4a1b      	ldr	r2, [pc, #108]	@ (800e888 <HAL_TIM_Base_Start_IT+0xe8>)
 800e81c:	4293      	cmp	r3, r2
 800e81e:	d115      	bne.n	800e84c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e820:	687b      	ldr	r3, [r7, #4]
 800e822:	681b      	ldr	r3, [r3, #0]
 800e824:	689a      	ldr	r2, [r3, #8]
 800e826:	4b19      	ldr	r3, [pc, #100]	@ (800e88c <HAL_TIM_Base_Start_IT+0xec>)
 800e828:	4013      	ands	r3, r2
 800e82a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e82c:	68fb      	ldr	r3, [r7, #12]
 800e82e:	2b06      	cmp	r3, #6
 800e830:	d015      	beq.n	800e85e <HAL_TIM_Base_Start_IT+0xbe>
 800e832:	68fb      	ldr	r3, [r7, #12]
 800e834:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e838:	d011      	beq.n	800e85e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800e83a:	687b      	ldr	r3, [r7, #4]
 800e83c:	681b      	ldr	r3, [r3, #0]
 800e83e:	681a      	ldr	r2, [r3, #0]
 800e840:	687b      	ldr	r3, [r7, #4]
 800e842:	681b      	ldr	r3, [r3, #0]
 800e844:	f042 0201 	orr.w	r2, r2, #1
 800e848:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e84a:	e008      	b.n	800e85e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800e84c:	687b      	ldr	r3, [r7, #4]
 800e84e:	681b      	ldr	r3, [r3, #0]
 800e850:	681a      	ldr	r2, [r3, #0]
 800e852:	687b      	ldr	r3, [r7, #4]
 800e854:	681b      	ldr	r3, [r3, #0]
 800e856:	f042 0201 	orr.w	r2, r2, #1
 800e85a:	601a      	str	r2, [r3, #0]
 800e85c:	e000      	b.n	800e860 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e85e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800e860:	2300      	movs	r3, #0
}
 800e862:	4618      	mov	r0, r3
 800e864:	3714      	adds	r7, #20
 800e866:	46bd      	mov	sp, r7
 800e868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e86c:	4770      	bx	lr
 800e86e:	bf00      	nop
 800e870:	40010000 	.word	0x40010000
 800e874:	40000400 	.word	0x40000400
 800e878:	40000800 	.word	0x40000800
 800e87c:	40000c00 	.word	0x40000c00
 800e880:	40010400 	.word	0x40010400
 800e884:	40014000 	.word	0x40014000
 800e888:	40001800 	.word	0x40001800
 800e88c:	00010007 	.word	0x00010007

0800e890 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800e890:	b580      	push	{r7, lr}
 800e892:	b082      	sub	sp, #8
 800e894:	af00      	add	r7, sp, #0
 800e896:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e898:	687b      	ldr	r3, [r7, #4]
 800e89a:	2b00      	cmp	r3, #0
 800e89c:	d101      	bne.n	800e8a2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800e89e:	2301      	movs	r3, #1
 800e8a0:	e049      	b.n	800e936 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e8a2:	687b      	ldr	r3, [r7, #4]
 800e8a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e8a8:	b2db      	uxtb	r3, r3
 800e8aa:	2b00      	cmp	r3, #0
 800e8ac:	d106      	bne.n	800e8bc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e8ae:	687b      	ldr	r3, [r7, #4]
 800e8b0:	2200      	movs	r2, #0
 800e8b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800e8b6:	6878      	ldr	r0, [r7, #4]
 800e8b8:	f7f3 ff46 	bl	8002748 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e8bc:	687b      	ldr	r3, [r7, #4]
 800e8be:	2202      	movs	r2, #2
 800e8c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e8c4:	687b      	ldr	r3, [r7, #4]
 800e8c6:	681a      	ldr	r2, [r3, #0]
 800e8c8:	687b      	ldr	r3, [r7, #4]
 800e8ca:	3304      	adds	r3, #4
 800e8cc:	4619      	mov	r1, r3
 800e8ce:	4610      	mov	r0, r2
 800e8d0:	f000 fb42 	bl	800ef58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e8d4:	687b      	ldr	r3, [r7, #4]
 800e8d6:	2201      	movs	r2, #1
 800e8d8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e8dc:	687b      	ldr	r3, [r7, #4]
 800e8de:	2201      	movs	r2, #1
 800e8e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800e8e4:	687b      	ldr	r3, [r7, #4]
 800e8e6:	2201      	movs	r2, #1
 800e8e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	2201      	movs	r2, #1
 800e8f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800e8f4:	687b      	ldr	r3, [r7, #4]
 800e8f6:	2201      	movs	r2, #1
 800e8f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800e8fc:	687b      	ldr	r3, [r7, #4]
 800e8fe:	2201      	movs	r2, #1
 800e900:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800e904:	687b      	ldr	r3, [r7, #4]
 800e906:	2201      	movs	r2, #1
 800e908:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e90c:	687b      	ldr	r3, [r7, #4]
 800e90e:	2201      	movs	r2, #1
 800e910:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e914:	687b      	ldr	r3, [r7, #4]
 800e916:	2201      	movs	r2, #1
 800e918:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800e91c:	687b      	ldr	r3, [r7, #4]
 800e91e:	2201      	movs	r2, #1
 800e920:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800e924:	687b      	ldr	r3, [r7, #4]
 800e926:	2201      	movs	r2, #1
 800e928:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e92c:	687b      	ldr	r3, [r7, #4]
 800e92e:	2201      	movs	r2, #1
 800e930:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800e934:	2300      	movs	r3, #0
}
 800e936:	4618      	mov	r0, r3
 800e938:	3708      	adds	r7, #8
 800e93a:	46bd      	mov	sp, r7
 800e93c:	bd80      	pop	{r7, pc}

0800e93e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800e93e:	b580      	push	{r7, lr}
 800e940:	b084      	sub	sp, #16
 800e942:	af00      	add	r7, sp, #0
 800e944:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800e946:	687b      	ldr	r3, [r7, #4]
 800e948:	681b      	ldr	r3, [r3, #0]
 800e94a:	68db      	ldr	r3, [r3, #12]
 800e94c:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800e94e:	687b      	ldr	r3, [r7, #4]
 800e950:	681b      	ldr	r3, [r3, #0]
 800e952:	691b      	ldr	r3, [r3, #16]
 800e954:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800e956:	68bb      	ldr	r3, [r7, #8]
 800e958:	f003 0302 	and.w	r3, r3, #2
 800e95c:	2b00      	cmp	r3, #0
 800e95e:	d020      	beq.n	800e9a2 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800e960:	68fb      	ldr	r3, [r7, #12]
 800e962:	f003 0302 	and.w	r3, r3, #2
 800e966:	2b00      	cmp	r3, #0
 800e968:	d01b      	beq.n	800e9a2 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800e96a:	687b      	ldr	r3, [r7, #4]
 800e96c:	681b      	ldr	r3, [r3, #0]
 800e96e:	f06f 0202 	mvn.w	r2, #2
 800e972:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800e974:	687b      	ldr	r3, [r7, #4]
 800e976:	2201      	movs	r2, #1
 800e978:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800e97a:	687b      	ldr	r3, [r7, #4]
 800e97c:	681b      	ldr	r3, [r3, #0]
 800e97e:	699b      	ldr	r3, [r3, #24]
 800e980:	f003 0303 	and.w	r3, r3, #3
 800e984:	2b00      	cmp	r3, #0
 800e986:	d003      	beq.n	800e990 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800e988:	6878      	ldr	r0, [r7, #4]
 800e98a:	f000 fac7 	bl	800ef1c <HAL_TIM_IC_CaptureCallback>
 800e98e:	e005      	b.n	800e99c <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800e990:	6878      	ldr	r0, [r7, #4]
 800e992:	f000 fab9 	bl	800ef08 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e996:	6878      	ldr	r0, [r7, #4]
 800e998:	f000 faca 	bl	800ef30 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	2200      	movs	r2, #0
 800e9a0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800e9a2:	68bb      	ldr	r3, [r7, #8]
 800e9a4:	f003 0304 	and.w	r3, r3, #4
 800e9a8:	2b00      	cmp	r3, #0
 800e9aa:	d020      	beq.n	800e9ee <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800e9ac:	68fb      	ldr	r3, [r7, #12]
 800e9ae:	f003 0304 	and.w	r3, r3, #4
 800e9b2:	2b00      	cmp	r3, #0
 800e9b4:	d01b      	beq.n	800e9ee <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800e9b6:	687b      	ldr	r3, [r7, #4]
 800e9b8:	681b      	ldr	r3, [r3, #0]
 800e9ba:	f06f 0204 	mvn.w	r2, #4
 800e9be:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e9c0:	687b      	ldr	r3, [r7, #4]
 800e9c2:	2202      	movs	r2, #2
 800e9c4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800e9c6:	687b      	ldr	r3, [r7, #4]
 800e9c8:	681b      	ldr	r3, [r3, #0]
 800e9ca:	699b      	ldr	r3, [r3, #24]
 800e9cc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e9d0:	2b00      	cmp	r3, #0
 800e9d2:	d003      	beq.n	800e9dc <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e9d4:	6878      	ldr	r0, [r7, #4]
 800e9d6:	f000 faa1 	bl	800ef1c <HAL_TIM_IC_CaptureCallback>
 800e9da:	e005      	b.n	800e9e8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e9dc:	6878      	ldr	r0, [r7, #4]
 800e9de:	f000 fa93 	bl	800ef08 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e9e2:	6878      	ldr	r0, [r7, #4]
 800e9e4:	f000 faa4 	bl	800ef30 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e9e8:	687b      	ldr	r3, [r7, #4]
 800e9ea:	2200      	movs	r2, #0
 800e9ec:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800e9ee:	68bb      	ldr	r3, [r7, #8]
 800e9f0:	f003 0308 	and.w	r3, r3, #8
 800e9f4:	2b00      	cmp	r3, #0
 800e9f6:	d020      	beq.n	800ea3a <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800e9f8:	68fb      	ldr	r3, [r7, #12]
 800e9fa:	f003 0308 	and.w	r3, r3, #8
 800e9fe:	2b00      	cmp	r3, #0
 800ea00:	d01b      	beq.n	800ea3a <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800ea02:	687b      	ldr	r3, [r7, #4]
 800ea04:	681b      	ldr	r3, [r3, #0]
 800ea06:	f06f 0208 	mvn.w	r2, #8
 800ea0a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ea0c:	687b      	ldr	r3, [r7, #4]
 800ea0e:	2204      	movs	r2, #4
 800ea10:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800ea12:	687b      	ldr	r3, [r7, #4]
 800ea14:	681b      	ldr	r3, [r3, #0]
 800ea16:	69db      	ldr	r3, [r3, #28]
 800ea18:	f003 0303 	and.w	r3, r3, #3
 800ea1c:	2b00      	cmp	r3, #0
 800ea1e:	d003      	beq.n	800ea28 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ea20:	6878      	ldr	r0, [r7, #4]
 800ea22:	f000 fa7b 	bl	800ef1c <HAL_TIM_IC_CaptureCallback>
 800ea26:	e005      	b.n	800ea34 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ea28:	6878      	ldr	r0, [r7, #4]
 800ea2a:	f000 fa6d 	bl	800ef08 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ea2e:	6878      	ldr	r0, [r7, #4]
 800ea30:	f000 fa7e 	bl	800ef30 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ea34:	687b      	ldr	r3, [r7, #4]
 800ea36:	2200      	movs	r2, #0
 800ea38:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800ea3a:	68bb      	ldr	r3, [r7, #8]
 800ea3c:	f003 0310 	and.w	r3, r3, #16
 800ea40:	2b00      	cmp	r3, #0
 800ea42:	d020      	beq.n	800ea86 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800ea44:	68fb      	ldr	r3, [r7, #12]
 800ea46:	f003 0310 	and.w	r3, r3, #16
 800ea4a:	2b00      	cmp	r3, #0
 800ea4c:	d01b      	beq.n	800ea86 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800ea4e:	687b      	ldr	r3, [r7, #4]
 800ea50:	681b      	ldr	r3, [r3, #0]
 800ea52:	f06f 0210 	mvn.w	r2, #16
 800ea56:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ea58:	687b      	ldr	r3, [r7, #4]
 800ea5a:	2208      	movs	r2, #8
 800ea5c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ea5e:	687b      	ldr	r3, [r7, #4]
 800ea60:	681b      	ldr	r3, [r3, #0]
 800ea62:	69db      	ldr	r3, [r3, #28]
 800ea64:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ea68:	2b00      	cmp	r3, #0
 800ea6a:	d003      	beq.n	800ea74 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ea6c:	6878      	ldr	r0, [r7, #4]
 800ea6e:	f000 fa55 	bl	800ef1c <HAL_TIM_IC_CaptureCallback>
 800ea72:	e005      	b.n	800ea80 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ea74:	6878      	ldr	r0, [r7, #4]
 800ea76:	f000 fa47 	bl	800ef08 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ea7a:	6878      	ldr	r0, [r7, #4]
 800ea7c:	f000 fa58 	bl	800ef30 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	2200      	movs	r2, #0
 800ea84:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800ea86:	68bb      	ldr	r3, [r7, #8]
 800ea88:	f003 0301 	and.w	r3, r3, #1
 800ea8c:	2b00      	cmp	r3, #0
 800ea8e:	d00c      	beq.n	800eaaa <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800ea90:	68fb      	ldr	r3, [r7, #12]
 800ea92:	f003 0301 	and.w	r3, r3, #1
 800ea96:	2b00      	cmp	r3, #0
 800ea98:	d007      	beq.n	800eaaa <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800ea9a:	687b      	ldr	r3, [r7, #4]
 800ea9c:	681b      	ldr	r3, [r3, #0]
 800ea9e:	f06f 0201 	mvn.w	r2, #1
 800eaa2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800eaa4:	6878      	ldr	r0, [r7, #4]
 800eaa6:	f7f3 f819 	bl	8001adc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800eaaa:	68bb      	ldr	r3, [r7, #8]
 800eaac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800eab0:	2b00      	cmp	r3, #0
 800eab2:	d104      	bne.n	800eabe <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800eab4:	68bb      	ldr	r3, [r7, #8]
 800eab6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800eaba:	2b00      	cmp	r3, #0
 800eabc:	d00c      	beq.n	800ead8 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800eabe:	68fb      	ldr	r3, [r7, #12]
 800eac0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800eac4:	2b00      	cmp	r3, #0
 800eac6:	d007      	beq.n	800ead8 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800eac8:	687b      	ldr	r3, [r7, #4]
 800eaca:	681b      	ldr	r3, [r3, #0]
 800eacc:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800ead0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800ead2:	6878      	ldr	r0, [r7, #4]
 800ead4:	f000 fef4 	bl	800f8c0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800ead8:	68bb      	ldr	r3, [r7, #8]
 800eada:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800eade:	2b00      	cmp	r3, #0
 800eae0:	d00c      	beq.n	800eafc <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800eae2:	68fb      	ldr	r3, [r7, #12]
 800eae4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800eae8:	2b00      	cmp	r3, #0
 800eaea:	d007      	beq.n	800eafc <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800eaec:	687b      	ldr	r3, [r7, #4]
 800eaee:	681b      	ldr	r3, [r3, #0]
 800eaf0:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800eaf4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800eaf6:	6878      	ldr	r0, [r7, #4]
 800eaf8:	f000 feec 	bl	800f8d4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800eafc:	68bb      	ldr	r3, [r7, #8]
 800eafe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800eb02:	2b00      	cmp	r3, #0
 800eb04:	d00c      	beq.n	800eb20 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800eb06:	68fb      	ldr	r3, [r7, #12]
 800eb08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800eb0c:	2b00      	cmp	r3, #0
 800eb0e:	d007      	beq.n	800eb20 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800eb10:	687b      	ldr	r3, [r7, #4]
 800eb12:	681b      	ldr	r3, [r3, #0]
 800eb14:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800eb18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800eb1a:	6878      	ldr	r0, [r7, #4]
 800eb1c:	f000 fa12 	bl	800ef44 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800eb20:	68bb      	ldr	r3, [r7, #8]
 800eb22:	f003 0320 	and.w	r3, r3, #32
 800eb26:	2b00      	cmp	r3, #0
 800eb28:	d00c      	beq.n	800eb44 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800eb2a:	68fb      	ldr	r3, [r7, #12]
 800eb2c:	f003 0320 	and.w	r3, r3, #32
 800eb30:	2b00      	cmp	r3, #0
 800eb32:	d007      	beq.n	800eb44 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800eb34:	687b      	ldr	r3, [r7, #4]
 800eb36:	681b      	ldr	r3, [r3, #0]
 800eb38:	f06f 0220 	mvn.w	r2, #32
 800eb3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800eb3e:	6878      	ldr	r0, [r7, #4]
 800eb40:	f000 feb4 	bl	800f8ac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800eb44:	bf00      	nop
 800eb46:	3710      	adds	r7, #16
 800eb48:	46bd      	mov	sp, r7
 800eb4a:	bd80      	pop	{r7, pc}

0800eb4c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800eb4c:	b580      	push	{r7, lr}
 800eb4e:	b086      	sub	sp, #24
 800eb50:	af00      	add	r7, sp, #0
 800eb52:	60f8      	str	r0, [r7, #12]
 800eb54:	60b9      	str	r1, [r7, #8]
 800eb56:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800eb58:	2300      	movs	r3, #0
 800eb5a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800eb5c:	68fb      	ldr	r3, [r7, #12]
 800eb5e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800eb62:	2b01      	cmp	r3, #1
 800eb64:	d101      	bne.n	800eb6a <HAL_TIM_PWM_ConfigChannel+0x1e>
 800eb66:	2302      	movs	r3, #2
 800eb68:	e0ff      	b.n	800ed6a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800eb6a:	68fb      	ldr	r3, [r7, #12]
 800eb6c:	2201      	movs	r2, #1
 800eb6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800eb72:	687b      	ldr	r3, [r7, #4]
 800eb74:	2b14      	cmp	r3, #20
 800eb76:	f200 80f0 	bhi.w	800ed5a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800eb7a:	a201      	add	r2, pc, #4	@ (adr r2, 800eb80 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800eb7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eb80:	0800ebd5 	.word	0x0800ebd5
 800eb84:	0800ed5b 	.word	0x0800ed5b
 800eb88:	0800ed5b 	.word	0x0800ed5b
 800eb8c:	0800ed5b 	.word	0x0800ed5b
 800eb90:	0800ec15 	.word	0x0800ec15
 800eb94:	0800ed5b 	.word	0x0800ed5b
 800eb98:	0800ed5b 	.word	0x0800ed5b
 800eb9c:	0800ed5b 	.word	0x0800ed5b
 800eba0:	0800ec57 	.word	0x0800ec57
 800eba4:	0800ed5b 	.word	0x0800ed5b
 800eba8:	0800ed5b 	.word	0x0800ed5b
 800ebac:	0800ed5b 	.word	0x0800ed5b
 800ebb0:	0800ec97 	.word	0x0800ec97
 800ebb4:	0800ed5b 	.word	0x0800ed5b
 800ebb8:	0800ed5b 	.word	0x0800ed5b
 800ebbc:	0800ed5b 	.word	0x0800ed5b
 800ebc0:	0800ecd9 	.word	0x0800ecd9
 800ebc4:	0800ed5b 	.word	0x0800ed5b
 800ebc8:	0800ed5b 	.word	0x0800ed5b
 800ebcc:	0800ed5b 	.word	0x0800ed5b
 800ebd0:	0800ed19 	.word	0x0800ed19
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800ebd4:	68fb      	ldr	r3, [r7, #12]
 800ebd6:	681b      	ldr	r3, [r3, #0]
 800ebd8:	68b9      	ldr	r1, [r7, #8]
 800ebda:	4618      	mov	r0, r3
 800ebdc:	f000 fa62 	bl	800f0a4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800ebe0:	68fb      	ldr	r3, [r7, #12]
 800ebe2:	681b      	ldr	r3, [r3, #0]
 800ebe4:	699a      	ldr	r2, [r3, #24]
 800ebe6:	68fb      	ldr	r3, [r7, #12]
 800ebe8:	681b      	ldr	r3, [r3, #0]
 800ebea:	f042 0208 	orr.w	r2, r2, #8
 800ebee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800ebf0:	68fb      	ldr	r3, [r7, #12]
 800ebf2:	681b      	ldr	r3, [r3, #0]
 800ebf4:	699a      	ldr	r2, [r3, #24]
 800ebf6:	68fb      	ldr	r3, [r7, #12]
 800ebf8:	681b      	ldr	r3, [r3, #0]
 800ebfa:	f022 0204 	bic.w	r2, r2, #4
 800ebfe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800ec00:	68fb      	ldr	r3, [r7, #12]
 800ec02:	681b      	ldr	r3, [r3, #0]
 800ec04:	6999      	ldr	r1, [r3, #24]
 800ec06:	68bb      	ldr	r3, [r7, #8]
 800ec08:	691a      	ldr	r2, [r3, #16]
 800ec0a:	68fb      	ldr	r3, [r7, #12]
 800ec0c:	681b      	ldr	r3, [r3, #0]
 800ec0e:	430a      	orrs	r2, r1
 800ec10:	619a      	str	r2, [r3, #24]
      break;
 800ec12:	e0a5      	b.n	800ed60 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800ec14:	68fb      	ldr	r3, [r7, #12]
 800ec16:	681b      	ldr	r3, [r3, #0]
 800ec18:	68b9      	ldr	r1, [r7, #8]
 800ec1a:	4618      	mov	r0, r3
 800ec1c:	f000 fab4 	bl	800f188 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800ec20:	68fb      	ldr	r3, [r7, #12]
 800ec22:	681b      	ldr	r3, [r3, #0]
 800ec24:	699a      	ldr	r2, [r3, #24]
 800ec26:	68fb      	ldr	r3, [r7, #12]
 800ec28:	681b      	ldr	r3, [r3, #0]
 800ec2a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ec2e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800ec30:	68fb      	ldr	r3, [r7, #12]
 800ec32:	681b      	ldr	r3, [r3, #0]
 800ec34:	699a      	ldr	r2, [r3, #24]
 800ec36:	68fb      	ldr	r3, [r7, #12]
 800ec38:	681b      	ldr	r3, [r3, #0]
 800ec3a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ec3e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800ec40:	68fb      	ldr	r3, [r7, #12]
 800ec42:	681b      	ldr	r3, [r3, #0]
 800ec44:	6999      	ldr	r1, [r3, #24]
 800ec46:	68bb      	ldr	r3, [r7, #8]
 800ec48:	691b      	ldr	r3, [r3, #16]
 800ec4a:	021a      	lsls	r2, r3, #8
 800ec4c:	68fb      	ldr	r3, [r7, #12]
 800ec4e:	681b      	ldr	r3, [r3, #0]
 800ec50:	430a      	orrs	r2, r1
 800ec52:	619a      	str	r2, [r3, #24]
      break;
 800ec54:	e084      	b.n	800ed60 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800ec56:	68fb      	ldr	r3, [r7, #12]
 800ec58:	681b      	ldr	r3, [r3, #0]
 800ec5a:	68b9      	ldr	r1, [r7, #8]
 800ec5c:	4618      	mov	r0, r3
 800ec5e:	f000 fb0b 	bl	800f278 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800ec62:	68fb      	ldr	r3, [r7, #12]
 800ec64:	681b      	ldr	r3, [r3, #0]
 800ec66:	69da      	ldr	r2, [r3, #28]
 800ec68:	68fb      	ldr	r3, [r7, #12]
 800ec6a:	681b      	ldr	r3, [r3, #0]
 800ec6c:	f042 0208 	orr.w	r2, r2, #8
 800ec70:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800ec72:	68fb      	ldr	r3, [r7, #12]
 800ec74:	681b      	ldr	r3, [r3, #0]
 800ec76:	69da      	ldr	r2, [r3, #28]
 800ec78:	68fb      	ldr	r3, [r7, #12]
 800ec7a:	681b      	ldr	r3, [r3, #0]
 800ec7c:	f022 0204 	bic.w	r2, r2, #4
 800ec80:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800ec82:	68fb      	ldr	r3, [r7, #12]
 800ec84:	681b      	ldr	r3, [r3, #0]
 800ec86:	69d9      	ldr	r1, [r3, #28]
 800ec88:	68bb      	ldr	r3, [r7, #8]
 800ec8a:	691a      	ldr	r2, [r3, #16]
 800ec8c:	68fb      	ldr	r3, [r7, #12]
 800ec8e:	681b      	ldr	r3, [r3, #0]
 800ec90:	430a      	orrs	r2, r1
 800ec92:	61da      	str	r2, [r3, #28]
      break;
 800ec94:	e064      	b.n	800ed60 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800ec96:	68fb      	ldr	r3, [r7, #12]
 800ec98:	681b      	ldr	r3, [r3, #0]
 800ec9a:	68b9      	ldr	r1, [r7, #8]
 800ec9c:	4618      	mov	r0, r3
 800ec9e:	f000 fb61 	bl	800f364 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800eca2:	68fb      	ldr	r3, [r7, #12]
 800eca4:	681b      	ldr	r3, [r3, #0]
 800eca6:	69da      	ldr	r2, [r3, #28]
 800eca8:	68fb      	ldr	r3, [r7, #12]
 800ecaa:	681b      	ldr	r3, [r3, #0]
 800ecac:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ecb0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800ecb2:	68fb      	ldr	r3, [r7, #12]
 800ecb4:	681b      	ldr	r3, [r3, #0]
 800ecb6:	69da      	ldr	r2, [r3, #28]
 800ecb8:	68fb      	ldr	r3, [r7, #12]
 800ecba:	681b      	ldr	r3, [r3, #0]
 800ecbc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ecc0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800ecc2:	68fb      	ldr	r3, [r7, #12]
 800ecc4:	681b      	ldr	r3, [r3, #0]
 800ecc6:	69d9      	ldr	r1, [r3, #28]
 800ecc8:	68bb      	ldr	r3, [r7, #8]
 800ecca:	691b      	ldr	r3, [r3, #16]
 800eccc:	021a      	lsls	r2, r3, #8
 800ecce:	68fb      	ldr	r3, [r7, #12]
 800ecd0:	681b      	ldr	r3, [r3, #0]
 800ecd2:	430a      	orrs	r2, r1
 800ecd4:	61da      	str	r2, [r3, #28]
      break;
 800ecd6:	e043      	b.n	800ed60 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800ecd8:	68fb      	ldr	r3, [r7, #12]
 800ecda:	681b      	ldr	r3, [r3, #0]
 800ecdc:	68b9      	ldr	r1, [r7, #8]
 800ecde:	4618      	mov	r0, r3
 800ece0:	f000 fb98 	bl	800f414 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800ece4:	68fb      	ldr	r3, [r7, #12]
 800ece6:	681b      	ldr	r3, [r3, #0]
 800ece8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800ecea:	68fb      	ldr	r3, [r7, #12]
 800ecec:	681b      	ldr	r3, [r3, #0]
 800ecee:	f042 0208 	orr.w	r2, r2, #8
 800ecf2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800ecf4:	68fb      	ldr	r3, [r7, #12]
 800ecf6:	681b      	ldr	r3, [r3, #0]
 800ecf8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800ecfa:	68fb      	ldr	r3, [r7, #12]
 800ecfc:	681b      	ldr	r3, [r3, #0]
 800ecfe:	f022 0204 	bic.w	r2, r2, #4
 800ed02:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800ed04:	68fb      	ldr	r3, [r7, #12]
 800ed06:	681b      	ldr	r3, [r3, #0]
 800ed08:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800ed0a:	68bb      	ldr	r3, [r7, #8]
 800ed0c:	691a      	ldr	r2, [r3, #16]
 800ed0e:	68fb      	ldr	r3, [r7, #12]
 800ed10:	681b      	ldr	r3, [r3, #0]
 800ed12:	430a      	orrs	r2, r1
 800ed14:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800ed16:	e023      	b.n	800ed60 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800ed18:	68fb      	ldr	r3, [r7, #12]
 800ed1a:	681b      	ldr	r3, [r3, #0]
 800ed1c:	68b9      	ldr	r1, [r7, #8]
 800ed1e:	4618      	mov	r0, r3
 800ed20:	f000 fbca 	bl	800f4b8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800ed24:	68fb      	ldr	r3, [r7, #12]
 800ed26:	681b      	ldr	r3, [r3, #0]
 800ed28:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800ed2a:	68fb      	ldr	r3, [r7, #12]
 800ed2c:	681b      	ldr	r3, [r3, #0]
 800ed2e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ed32:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800ed34:	68fb      	ldr	r3, [r7, #12]
 800ed36:	681b      	ldr	r3, [r3, #0]
 800ed38:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800ed3a:	68fb      	ldr	r3, [r7, #12]
 800ed3c:	681b      	ldr	r3, [r3, #0]
 800ed3e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ed42:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800ed44:	68fb      	ldr	r3, [r7, #12]
 800ed46:	681b      	ldr	r3, [r3, #0]
 800ed48:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800ed4a:	68bb      	ldr	r3, [r7, #8]
 800ed4c:	691b      	ldr	r3, [r3, #16]
 800ed4e:	021a      	lsls	r2, r3, #8
 800ed50:	68fb      	ldr	r3, [r7, #12]
 800ed52:	681b      	ldr	r3, [r3, #0]
 800ed54:	430a      	orrs	r2, r1
 800ed56:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800ed58:	e002      	b.n	800ed60 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800ed5a:	2301      	movs	r3, #1
 800ed5c:	75fb      	strb	r3, [r7, #23]
      break;
 800ed5e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800ed60:	68fb      	ldr	r3, [r7, #12]
 800ed62:	2200      	movs	r2, #0
 800ed64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800ed68:	7dfb      	ldrb	r3, [r7, #23]
}
 800ed6a:	4618      	mov	r0, r3
 800ed6c:	3718      	adds	r7, #24
 800ed6e:	46bd      	mov	sp, r7
 800ed70:	bd80      	pop	{r7, pc}
 800ed72:	bf00      	nop

0800ed74 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800ed74:	b580      	push	{r7, lr}
 800ed76:	b084      	sub	sp, #16
 800ed78:	af00      	add	r7, sp, #0
 800ed7a:	6078      	str	r0, [r7, #4]
 800ed7c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ed7e:	2300      	movs	r3, #0
 800ed80:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800ed82:	687b      	ldr	r3, [r7, #4]
 800ed84:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ed88:	2b01      	cmp	r3, #1
 800ed8a:	d101      	bne.n	800ed90 <HAL_TIM_ConfigClockSource+0x1c>
 800ed8c:	2302      	movs	r3, #2
 800ed8e:	e0b4      	b.n	800eefa <HAL_TIM_ConfigClockSource+0x186>
 800ed90:	687b      	ldr	r3, [r7, #4]
 800ed92:	2201      	movs	r2, #1
 800ed94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ed98:	687b      	ldr	r3, [r7, #4]
 800ed9a:	2202      	movs	r2, #2
 800ed9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800eda0:	687b      	ldr	r3, [r7, #4]
 800eda2:	681b      	ldr	r3, [r3, #0]
 800eda4:	689b      	ldr	r3, [r3, #8]
 800eda6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800eda8:	68ba      	ldr	r2, [r7, #8]
 800edaa:	4b56      	ldr	r3, [pc, #344]	@ (800ef04 <HAL_TIM_ConfigClockSource+0x190>)
 800edac:	4013      	ands	r3, r2
 800edae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800edb0:	68bb      	ldr	r3, [r7, #8]
 800edb2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800edb6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800edb8:	687b      	ldr	r3, [r7, #4]
 800edba:	681b      	ldr	r3, [r3, #0]
 800edbc:	68ba      	ldr	r2, [r7, #8]
 800edbe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800edc0:	683b      	ldr	r3, [r7, #0]
 800edc2:	681b      	ldr	r3, [r3, #0]
 800edc4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800edc8:	d03e      	beq.n	800ee48 <HAL_TIM_ConfigClockSource+0xd4>
 800edca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800edce:	f200 8087 	bhi.w	800eee0 <HAL_TIM_ConfigClockSource+0x16c>
 800edd2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800edd6:	f000 8086 	beq.w	800eee6 <HAL_TIM_ConfigClockSource+0x172>
 800edda:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800edde:	d87f      	bhi.n	800eee0 <HAL_TIM_ConfigClockSource+0x16c>
 800ede0:	2b70      	cmp	r3, #112	@ 0x70
 800ede2:	d01a      	beq.n	800ee1a <HAL_TIM_ConfigClockSource+0xa6>
 800ede4:	2b70      	cmp	r3, #112	@ 0x70
 800ede6:	d87b      	bhi.n	800eee0 <HAL_TIM_ConfigClockSource+0x16c>
 800ede8:	2b60      	cmp	r3, #96	@ 0x60
 800edea:	d050      	beq.n	800ee8e <HAL_TIM_ConfigClockSource+0x11a>
 800edec:	2b60      	cmp	r3, #96	@ 0x60
 800edee:	d877      	bhi.n	800eee0 <HAL_TIM_ConfigClockSource+0x16c>
 800edf0:	2b50      	cmp	r3, #80	@ 0x50
 800edf2:	d03c      	beq.n	800ee6e <HAL_TIM_ConfigClockSource+0xfa>
 800edf4:	2b50      	cmp	r3, #80	@ 0x50
 800edf6:	d873      	bhi.n	800eee0 <HAL_TIM_ConfigClockSource+0x16c>
 800edf8:	2b40      	cmp	r3, #64	@ 0x40
 800edfa:	d058      	beq.n	800eeae <HAL_TIM_ConfigClockSource+0x13a>
 800edfc:	2b40      	cmp	r3, #64	@ 0x40
 800edfe:	d86f      	bhi.n	800eee0 <HAL_TIM_ConfigClockSource+0x16c>
 800ee00:	2b30      	cmp	r3, #48	@ 0x30
 800ee02:	d064      	beq.n	800eece <HAL_TIM_ConfigClockSource+0x15a>
 800ee04:	2b30      	cmp	r3, #48	@ 0x30
 800ee06:	d86b      	bhi.n	800eee0 <HAL_TIM_ConfigClockSource+0x16c>
 800ee08:	2b20      	cmp	r3, #32
 800ee0a:	d060      	beq.n	800eece <HAL_TIM_ConfigClockSource+0x15a>
 800ee0c:	2b20      	cmp	r3, #32
 800ee0e:	d867      	bhi.n	800eee0 <HAL_TIM_ConfigClockSource+0x16c>
 800ee10:	2b00      	cmp	r3, #0
 800ee12:	d05c      	beq.n	800eece <HAL_TIM_ConfigClockSource+0x15a>
 800ee14:	2b10      	cmp	r3, #16
 800ee16:	d05a      	beq.n	800eece <HAL_TIM_ConfigClockSource+0x15a>
 800ee18:	e062      	b.n	800eee0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ee1a:	687b      	ldr	r3, [r7, #4]
 800ee1c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800ee1e:	683b      	ldr	r3, [r7, #0]
 800ee20:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ee22:	683b      	ldr	r3, [r7, #0]
 800ee24:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ee26:	683b      	ldr	r3, [r7, #0]
 800ee28:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ee2a:	f000 fc13 	bl	800f654 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800ee2e:	687b      	ldr	r3, [r7, #4]
 800ee30:	681b      	ldr	r3, [r3, #0]
 800ee32:	689b      	ldr	r3, [r3, #8]
 800ee34:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800ee36:	68bb      	ldr	r3, [r7, #8]
 800ee38:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800ee3c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800ee3e:	687b      	ldr	r3, [r7, #4]
 800ee40:	681b      	ldr	r3, [r3, #0]
 800ee42:	68ba      	ldr	r2, [r7, #8]
 800ee44:	609a      	str	r2, [r3, #8]
      break;
 800ee46:	e04f      	b.n	800eee8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ee48:	687b      	ldr	r3, [r7, #4]
 800ee4a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800ee4c:	683b      	ldr	r3, [r7, #0]
 800ee4e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ee50:	683b      	ldr	r3, [r7, #0]
 800ee52:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ee54:	683b      	ldr	r3, [r7, #0]
 800ee56:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ee58:	f000 fbfc 	bl	800f654 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800ee5c:	687b      	ldr	r3, [r7, #4]
 800ee5e:	681b      	ldr	r3, [r3, #0]
 800ee60:	689a      	ldr	r2, [r3, #8]
 800ee62:	687b      	ldr	r3, [r7, #4]
 800ee64:	681b      	ldr	r3, [r3, #0]
 800ee66:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ee6a:	609a      	str	r2, [r3, #8]
      break;
 800ee6c:	e03c      	b.n	800eee8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ee6e:	687b      	ldr	r3, [r7, #4]
 800ee70:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ee72:	683b      	ldr	r3, [r7, #0]
 800ee74:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ee76:	683b      	ldr	r3, [r7, #0]
 800ee78:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ee7a:	461a      	mov	r2, r3
 800ee7c:	f000 fb70 	bl	800f560 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800ee80:	687b      	ldr	r3, [r7, #4]
 800ee82:	681b      	ldr	r3, [r3, #0]
 800ee84:	2150      	movs	r1, #80	@ 0x50
 800ee86:	4618      	mov	r0, r3
 800ee88:	f000 fbc9 	bl	800f61e <TIM_ITRx_SetConfig>
      break;
 800ee8c:	e02c      	b.n	800eee8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800ee8e:	687b      	ldr	r3, [r7, #4]
 800ee90:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ee92:	683b      	ldr	r3, [r7, #0]
 800ee94:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ee96:	683b      	ldr	r3, [r7, #0]
 800ee98:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800ee9a:	461a      	mov	r2, r3
 800ee9c:	f000 fb8f 	bl	800f5be <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800eea0:	687b      	ldr	r3, [r7, #4]
 800eea2:	681b      	ldr	r3, [r3, #0]
 800eea4:	2160      	movs	r1, #96	@ 0x60
 800eea6:	4618      	mov	r0, r3
 800eea8:	f000 fbb9 	bl	800f61e <TIM_ITRx_SetConfig>
      break;
 800eeac:	e01c      	b.n	800eee8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800eeae:	687b      	ldr	r3, [r7, #4]
 800eeb0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800eeb2:	683b      	ldr	r3, [r7, #0]
 800eeb4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800eeb6:	683b      	ldr	r3, [r7, #0]
 800eeb8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800eeba:	461a      	mov	r2, r3
 800eebc:	f000 fb50 	bl	800f560 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800eec0:	687b      	ldr	r3, [r7, #4]
 800eec2:	681b      	ldr	r3, [r3, #0]
 800eec4:	2140      	movs	r1, #64	@ 0x40
 800eec6:	4618      	mov	r0, r3
 800eec8:	f000 fba9 	bl	800f61e <TIM_ITRx_SetConfig>
      break;
 800eecc:	e00c      	b.n	800eee8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800eece:	687b      	ldr	r3, [r7, #4]
 800eed0:	681a      	ldr	r2, [r3, #0]
 800eed2:	683b      	ldr	r3, [r7, #0]
 800eed4:	681b      	ldr	r3, [r3, #0]
 800eed6:	4619      	mov	r1, r3
 800eed8:	4610      	mov	r0, r2
 800eeda:	f000 fba0 	bl	800f61e <TIM_ITRx_SetConfig>
      break;
 800eede:	e003      	b.n	800eee8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800eee0:	2301      	movs	r3, #1
 800eee2:	73fb      	strb	r3, [r7, #15]
      break;
 800eee4:	e000      	b.n	800eee8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800eee6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800eee8:	687b      	ldr	r3, [r7, #4]
 800eeea:	2201      	movs	r2, #1
 800eeec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800eef0:	687b      	ldr	r3, [r7, #4]
 800eef2:	2200      	movs	r2, #0
 800eef4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800eef8:	7bfb      	ldrb	r3, [r7, #15]
}
 800eefa:	4618      	mov	r0, r3
 800eefc:	3710      	adds	r7, #16
 800eefe:	46bd      	mov	sp, r7
 800ef00:	bd80      	pop	{r7, pc}
 800ef02:	bf00      	nop
 800ef04:	fffeff88 	.word	0xfffeff88

0800ef08 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ef08:	b480      	push	{r7}
 800ef0a:	b083      	sub	sp, #12
 800ef0c:	af00      	add	r7, sp, #0
 800ef0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ef10:	bf00      	nop
 800ef12:	370c      	adds	r7, #12
 800ef14:	46bd      	mov	sp, r7
 800ef16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef1a:	4770      	bx	lr

0800ef1c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800ef1c:	b480      	push	{r7}
 800ef1e:	b083      	sub	sp, #12
 800ef20:	af00      	add	r7, sp, #0
 800ef22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800ef24:	bf00      	nop
 800ef26:	370c      	adds	r7, #12
 800ef28:	46bd      	mov	sp, r7
 800ef2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef2e:	4770      	bx	lr

0800ef30 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ef30:	b480      	push	{r7}
 800ef32:	b083      	sub	sp, #12
 800ef34:	af00      	add	r7, sp, #0
 800ef36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800ef38:	bf00      	nop
 800ef3a:	370c      	adds	r7, #12
 800ef3c:	46bd      	mov	sp, r7
 800ef3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef42:	4770      	bx	lr

0800ef44 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ef44:	b480      	push	{r7}
 800ef46:	b083      	sub	sp, #12
 800ef48:	af00      	add	r7, sp, #0
 800ef4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ef4c:	bf00      	nop
 800ef4e:	370c      	adds	r7, #12
 800ef50:	46bd      	mov	sp, r7
 800ef52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef56:	4770      	bx	lr

0800ef58 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800ef58:	b480      	push	{r7}
 800ef5a:	b085      	sub	sp, #20
 800ef5c:	af00      	add	r7, sp, #0
 800ef5e:	6078      	str	r0, [r7, #4]
 800ef60:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ef62:	687b      	ldr	r3, [r7, #4]
 800ef64:	681b      	ldr	r3, [r3, #0]
 800ef66:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ef68:	687b      	ldr	r3, [r7, #4]
 800ef6a:	4a43      	ldr	r2, [pc, #268]	@ (800f078 <TIM_Base_SetConfig+0x120>)
 800ef6c:	4293      	cmp	r3, r2
 800ef6e:	d013      	beq.n	800ef98 <TIM_Base_SetConfig+0x40>
 800ef70:	687b      	ldr	r3, [r7, #4]
 800ef72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ef76:	d00f      	beq.n	800ef98 <TIM_Base_SetConfig+0x40>
 800ef78:	687b      	ldr	r3, [r7, #4]
 800ef7a:	4a40      	ldr	r2, [pc, #256]	@ (800f07c <TIM_Base_SetConfig+0x124>)
 800ef7c:	4293      	cmp	r3, r2
 800ef7e:	d00b      	beq.n	800ef98 <TIM_Base_SetConfig+0x40>
 800ef80:	687b      	ldr	r3, [r7, #4]
 800ef82:	4a3f      	ldr	r2, [pc, #252]	@ (800f080 <TIM_Base_SetConfig+0x128>)
 800ef84:	4293      	cmp	r3, r2
 800ef86:	d007      	beq.n	800ef98 <TIM_Base_SetConfig+0x40>
 800ef88:	687b      	ldr	r3, [r7, #4]
 800ef8a:	4a3e      	ldr	r2, [pc, #248]	@ (800f084 <TIM_Base_SetConfig+0x12c>)
 800ef8c:	4293      	cmp	r3, r2
 800ef8e:	d003      	beq.n	800ef98 <TIM_Base_SetConfig+0x40>
 800ef90:	687b      	ldr	r3, [r7, #4]
 800ef92:	4a3d      	ldr	r2, [pc, #244]	@ (800f088 <TIM_Base_SetConfig+0x130>)
 800ef94:	4293      	cmp	r3, r2
 800ef96:	d108      	bne.n	800efaa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ef98:	68fb      	ldr	r3, [r7, #12]
 800ef9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ef9e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800efa0:	683b      	ldr	r3, [r7, #0]
 800efa2:	685b      	ldr	r3, [r3, #4]
 800efa4:	68fa      	ldr	r2, [r7, #12]
 800efa6:	4313      	orrs	r3, r2
 800efa8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800efaa:	687b      	ldr	r3, [r7, #4]
 800efac:	4a32      	ldr	r2, [pc, #200]	@ (800f078 <TIM_Base_SetConfig+0x120>)
 800efae:	4293      	cmp	r3, r2
 800efb0:	d02b      	beq.n	800f00a <TIM_Base_SetConfig+0xb2>
 800efb2:	687b      	ldr	r3, [r7, #4]
 800efb4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800efb8:	d027      	beq.n	800f00a <TIM_Base_SetConfig+0xb2>
 800efba:	687b      	ldr	r3, [r7, #4]
 800efbc:	4a2f      	ldr	r2, [pc, #188]	@ (800f07c <TIM_Base_SetConfig+0x124>)
 800efbe:	4293      	cmp	r3, r2
 800efc0:	d023      	beq.n	800f00a <TIM_Base_SetConfig+0xb2>
 800efc2:	687b      	ldr	r3, [r7, #4]
 800efc4:	4a2e      	ldr	r2, [pc, #184]	@ (800f080 <TIM_Base_SetConfig+0x128>)
 800efc6:	4293      	cmp	r3, r2
 800efc8:	d01f      	beq.n	800f00a <TIM_Base_SetConfig+0xb2>
 800efca:	687b      	ldr	r3, [r7, #4]
 800efcc:	4a2d      	ldr	r2, [pc, #180]	@ (800f084 <TIM_Base_SetConfig+0x12c>)
 800efce:	4293      	cmp	r3, r2
 800efd0:	d01b      	beq.n	800f00a <TIM_Base_SetConfig+0xb2>
 800efd2:	687b      	ldr	r3, [r7, #4]
 800efd4:	4a2c      	ldr	r2, [pc, #176]	@ (800f088 <TIM_Base_SetConfig+0x130>)
 800efd6:	4293      	cmp	r3, r2
 800efd8:	d017      	beq.n	800f00a <TIM_Base_SetConfig+0xb2>
 800efda:	687b      	ldr	r3, [r7, #4]
 800efdc:	4a2b      	ldr	r2, [pc, #172]	@ (800f08c <TIM_Base_SetConfig+0x134>)
 800efde:	4293      	cmp	r3, r2
 800efe0:	d013      	beq.n	800f00a <TIM_Base_SetConfig+0xb2>
 800efe2:	687b      	ldr	r3, [r7, #4]
 800efe4:	4a2a      	ldr	r2, [pc, #168]	@ (800f090 <TIM_Base_SetConfig+0x138>)
 800efe6:	4293      	cmp	r3, r2
 800efe8:	d00f      	beq.n	800f00a <TIM_Base_SetConfig+0xb2>
 800efea:	687b      	ldr	r3, [r7, #4]
 800efec:	4a29      	ldr	r2, [pc, #164]	@ (800f094 <TIM_Base_SetConfig+0x13c>)
 800efee:	4293      	cmp	r3, r2
 800eff0:	d00b      	beq.n	800f00a <TIM_Base_SetConfig+0xb2>
 800eff2:	687b      	ldr	r3, [r7, #4]
 800eff4:	4a28      	ldr	r2, [pc, #160]	@ (800f098 <TIM_Base_SetConfig+0x140>)
 800eff6:	4293      	cmp	r3, r2
 800eff8:	d007      	beq.n	800f00a <TIM_Base_SetConfig+0xb2>
 800effa:	687b      	ldr	r3, [r7, #4]
 800effc:	4a27      	ldr	r2, [pc, #156]	@ (800f09c <TIM_Base_SetConfig+0x144>)
 800effe:	4293      	cmp	r3, r2
 800f000:	d003      	beq.n	800f00a <TIM_Base_SetConfig+0xb2>
 800f002:	687b      	ldr	r3, [r7, #4]
 800f004:	4a26      	ldr	r2, [pc, #152]	@ (800f0a0 <TIM_Base_SetConfig+0x148>)
 800f006:	4293      	cmp	r3, r2
 800f008:	d108      	bne.n	800f01c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800f00a:	68fb      	ldr	r3, [r7, #12]
 800f00c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f010:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800f012:	683b      	ldr	r3, [r7, #0]
 800f014:	68db      	ldr	r3, [r3, #12]
 800f016:	68fa      	ldr	r2, [r7, #12]
 800f018:	4313      	orrs	r3, r2
 800f01a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800f01c:	68fb      	ldr	r3, [r7, #12]
 800f01e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800f022:	683b      	ldr	r3, [r7, #0]
 800f024:	695b      	ldr	r3, [r3, #20]
 800f026:	4313      	orrs	r3, r2
 800f028:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800f02a:	683b      	ldr	r3, [r7, #0]
 800f02c:	689a      	ldr	r2, [r3, #8]
 800f02e:	687b      	ldr	r3, [r7, #4]
 800f030:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800f032:	683b      	ldr	r3, [r7, #0]
 800f034:	681a      	ldr	r2, [r3, #0]
 800f036:	687b      	ldr	r3, [r7, #4]
 800f038:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800f03a:	687b      	ldr	r3, [r7, #4]
 800f03c:	4a0e      	ldr	r2, [pc, #56]	@ (800f078 <TIM_Base_SetConfig+0x120>)
 800f03e:	4293      	cmp	r3, r2
 800f040:	d003      	beq.n	800f04a <TIM_Base_SetConfig+0xf2>
 800f042:	687b      	ldr	r3, [r7, #4]
 800f044:	4a10      	ldr	r2, [pc, #64]	@ (800f088 <TIM_Base_SetConfig+0x130>)
 800f046:	4293      	cmp	r3, r2
 800f048:	d103      	bne.n	800f052 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800f04a:	683b      	ldr	r3, [r7, #0]
 800f04c:	691a      	ldr	r2, [r3, #16]
 800f04e:	687b      	ldr	r3, [r7, #4]
 800f050:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800f052:	687b      	ldr	r3, [r7, #4]
 800f054:	681b      	ldr	r3, [r3, #0]
 800f056:	f043 0204 	orr.w	r2, r3, #4
 800f05a:	687b      	ldr	r3, [r7, #4]
 800f05c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800f05e:	687b      	ldr	r3, [r7, #4]
 800f060:	2201      	movs	r2, #1
 800f062:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800f064:	687b      	ldr	r3, [r7, #4]
 800f066:	68fa      	ldr	r2, [r7, #12]
 800f068:	601a      	str	r2, [r3, #0]
}
 800f06a:	bf00      	nop
 800f06c:	3714      	adds	r7, #20
 800f06e:	46bd      	mov	sp, r7
 800f070:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f074:	4770      	bx	lr
 800f076:	bf00      	nop
 800f078:	40010000 	.word	0x40010000
 800f07c:	40000400 	.word	0x40000400
 800f080:	40000800 	.word	0x40000800
 800f084:	40000c00 	.word	0x40000c00
 800f088:	40010400 	.word	0x40010400
 800f08c:	40014000 	.word	0x40014000
 800f090:	40014400 	.word	0x40014400
 800f094:	40014800 	.word	0x40014800
 800f098:	40001800 	.word	0x40001800
 800f09c:	40001c00 	.word	0x40001c00
 800f0a0:	40002000 	.word	0x40002000

0800f0a4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f0a4:	b480      	push	{r7}
 800f0a6:	b087      	sub	sp, #28
 800f0a8:	af00      	add	r7, sp, #0
 800f0aa:	6078      	str	r0, [r7, #4]
 800f0ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f0ae:	687b      	ldr	r3, [r7, #4]
 800f0b0:	6a1b      	ldr	r3, [r3, #32]
 800f0b2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f0b4:	687b      	ldr	r3, [r7, #4]
 800f0b6:	6a1b      	ldr	r3, [r3, #32]
 800f0b8:	f023 0201 	bic.w	r2, r3, #1
 800f0bc:	687b      	ldr	r3, [r7, #4]
 800f0be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f0c0:	687b      	ldr	r3, [r7, #4]
 800f0c2:	685b      	ldr	r3, [r3, #4]
 800f0c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f0c6:	687b      	ldr	r3, [r7, #4]
 800f0c8:	699b      	ldr	r3, [r3, #24]
 800f0ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800f0cc:	68fa      	ldr	r2, [r7, #12]
 800f0ce:	4b2b      	ldr	r3, [pc, #172]	@ (800f17c <TIM_OC1_SetConfig+0xd8>)
 800f0d0:	4013      	ands	r3, r2
 800f0d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800f0d4:	68fb      	ldr	r3, [r7, #12]
 800f0d6:	f023 0303 	bic.w	r3, r3, #3
 800f0da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f0dc:	683b      	ldr	r3, [r7, #0]
 800f0de:	681b      	ldr	r3, [r3, #0]
 800f0e0:	68fa      	ldr	r2, [r7, #12]
 800f0e2:	4313      	orrs	r3, r2
 800f0e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800f0e6:	697b      	ldr	r3, [r7, #20]
 800f0e8:	f023 0302 	bic.w	r3, r3, #2
 800f0ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800f0ee:	683b      	ldr	r3, [r7, #0]
 800f0f0:	689b      	ldr	r3, [r3, #8]
 800f0f2:	697a      	ldr	r2, [r7, #20]
 800f0f4:	4313      	orrs	r3, r2
 800f0f6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800f0f8:	687b      	ldr	r3, [r7, #4]
 800f0fa:	4a21      	ldr	r2, [pc, #132]	@ (800f180 <TIM_OC1_SetConfig+0xdc>)
 800f0fc:	4293      	cmp	r3, r2
 800f0fe:	d003      	beq.n	800f108 <TIM_OC1_SetConfig+0x64>
 800f100:	687b      	ldr	r3, [r7, #4]
 800f102:	4a20      	ldr	r2, [pc, #128]	@ (800f184 <TIM_OC1_SetConfig+0xe0>)
 800f104:	4293      	cmp	r3, r2
 800f106:	d10c      	bne.n	800f122 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800f108:	697b      	ldr	r3, [r7, #20]
 800f10a:	f023 0308 	bic.w	r3, r3, #8
 800f10e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800f110:	683b      	ldr	r3, [r7, #0]
 800f112:	68db      	ldr	r3, [r3, #12]
 800f114:	697a      	ldr	r2, [r7, #20]
 800f116:	4313      	orrs	r3, r2
 800f118:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800f11a:	697b      	ldr	r3, [r7, #20]
 800f11c:	f023 0304 	bic.w	r3, r3, #4
 800f120:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f122:	687b      	ldr	r3, [r7, #4]
 800f124:	4a16      	ldr	r2, [pc, #88]	@ (800f180 <TIM_OC1_SetConfig+0xdc>)
 800f126:	4293      	cmp	r3, r2
 800f128:	d003      	beq.n	800f132 <TIM_OC1_SetConfig+0x8e>
 800f12a:	687b      	ldr	r3, [r7, #4]
 800f12c:	4a15      	ldr	r2, [pc, #84]	@ (800f184 <TIM_OC1_SetConfig+0xe0>)
 800f12e:	4293      	cmp	r3, r2
 800f130:	d111      	bne.n	800f156 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800f132:	693b      	ldr	r3, [r7, #16]
 800f134:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f138:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800f13a:	693b      	ldr	r3, [r7, #16]
 800f13c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800f140:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800f142:	683b      	ldr	r3, [r7, #0]
 800f144:	695b      	ldr	r3, [r3, #20]
 800f146:	693a      	ldr	r2, [r7, #16]
 800f148:	4313      	orrs	r3, r2
 800f14a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800f14c:	683b      	ldr	r3, [r7, #0]
 800f14e:	699b      	ldr	r3, [r3, #24]
 800f150:	693a      	ldr	r2, [r7, #16]
 800f152:	4313      	orrs	r3, r2
 800f154:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f156:	687b      	ldr	r3, [r7, #4]
 800f158:	693a      	ldr	r2, [r7, #16]
 800f15a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f15c:	687b      	ldr	r3, [r7, #4]
 800f15e:	68fa      	ldr	r2, [r7, #12]
 800f160:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800f162:	683b      	ldr	r3, [r7, #0]
 800f164:	685a      	ldr	r2, [r3, #4]
 800f166:	687b      	ldr	r3, [r7, #4]
 800f168:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f16a:	687b      	ldr	r3, [r7, #4]
 800f16c:	697a      	ldr	r2, [r7, #20]
 800f16e:	621a      	str	r2, [r3, #32]
}
 800f170:	bf00      	nop
 800f172:	371c      	adds	r7, #28
 800f174:	46bd      	mov	sp, r7
 800f176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f17a:	4770      	bx	lr
 800f17c:	fffeff8f 	.word	0xfffeff8f
 800f180:	40010000 	.word	0x40010000
 800f184:	40010400 	.word	0x40010400

0800f188 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f188:	b480      	push	{r7}
 800f18a:	b087      	sub	sp, #28
 800f18c:	af00      	add	r7, sp, #0
 800f18e:	6078      	str	r0, [r7, #4]
 800f190:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f192:	687b      	ldr	r3, [r7, #4]
 800f194:	6a1b      	ldr	r3, [r3, #32]
 800f196:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f198:	687b      	ldr	r3, [r7, #4]
 800f19a:	6a1b      	ldr	r3, [r3, #32]
 800f19c:	f023 0210 	bic.w	r2, r3, #16
 800f1a0:	687b      	ldr	r3, [r7, #4]
 800f1a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f1a4:	687b      	ldr	r3, [r7, #4]
 800f1a6:	685b      	ldr	r3, [r3, #4]
 800f1a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f1aa:	687b      	ldr	r3, [r7, #4]
 800f1ac:	699b      	ldr	r3, [r3, #24]
 800f1ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800f1b0:	68fa      	ldr	r2, [r7, #12]
 800f1b2:	4b2e      	ldr	r3, [pc, #184]	@ (800f26c <TIM_OC2_SetConfig+0xe4>)
 800f1b4:	4013      	ands	r3, r2
 800f1b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800f1b8:	68fb      	ldr	r3, [r7, #12]
 800f1ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f1be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f1c0:	683b      	ldr	r3, [r7, #0]
 800f1c2:	681b      	ldr	r3, [r3, #0]
 800f1c4:	021b      	lsls	r3, r3, #8
 800f1c6:	68fa      	ldr	r2, [r7, #12]
 800f1c8:	4313      	orrs	r3, r2
 800f1ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800f1cc:	697b      	ldr	r3, [r7, #20]
 800f1ce:	f023 0320 	bic.w	r3, r3, #32
 800f1d2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800f1d4:	683b      	ldr	r3, [r7, #0]
 800f1d6:	689b      	ldr	r3, [r3, #8]
 800f1d8:	011b      	lsls	r3, r3, #4
 800f1da:	697a      	ldr	r2, [r7, #20]
 800f1dc:	4313      	orrs	r3, r2
 800f1de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800f1e0:	687b      	ldr	r3, [r7, #4]
 800f1e2:	4a23      	ldr	r2, [pc, #140]	@ (800f270 <TIM_OC2_SetConfig+0xe8>)
 800f1e4:	4293      	cmp	r3, r2
 800f1e6:	d003      	beq.n	800f1f0 <TIM_OC2_SetConfig+0x68>
 800f1e8:	687b      	ldr	r3, [r7, #4]
 800f1ea:	4a22      	ldr	r2, [pc, #136]	@ (800f274 <TIM_OC2_SetConfig+0xec>)
 800f1ec:	4293      	cmp	r3, r2
 800f1ee:	d10d      	bne.n	800f20c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800f1f0:	697b      	ldr	r3, [r7, #20]
 800f1f2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f1f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800f1f8:	683b      	ldr	r3, [r7, #0]
 800f1fa:	68db      	ldr	r3, [r3, #12]
 800f1fc:	011b      	lsls	r3, r3, #4
 800f1fe:	697a      	ldr	r2, [r7, #20]
 800f200:	4313      	orrs	r3, r2
 800f202:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800f204:	697b      	ldr	r3, [r7, #20]
 800f206:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f20a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f20c:	687b      	ldr	r3, [r7, #4]
 800f20e:	4a18      	ldr	r2, [pc, #96]	@ (800f270 <TIM_OC2_SetConfig+0xe8>)
 800f210:	4293      	cmp	r3, r2
 800f212:	d003      	beq.n	800f21c <TIM_OC2_SetConfig+0x94>
 800f214:	687b      	ldr	r3, [r7, #4]
 800f216:	4a17      	ldr	r2, [pc, #92]	@ (800f274 <TIM_OC2_SetConfig+0xec>)
 800f218:	4293      	cmp	r3, r2
 800f21a:	d113      	bne.n	800f244 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800f21c:	693b      	ldr	r3, [r7, #16]
 800f21e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800f222:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800f224:	693b      	ldr	r3, [r7, #16]
 800f226:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800f22a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800f22c:	683b      	ldr	r3, [r7, #0]
 800f22e:	695b      	ldr	r3, [r3, #20]
 800f230:	009b      	lsls	r3, r3, #2
 800f232:	693a      	ldr	r2, [r7, #16]
 800f234:	4313      	orrs	r3, r2
 800f236:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800f238:	683b      	ldr	r3, [r7, #0]
 800f23a:	699b      	ldr	r3, [r3, #24]
 800f23c:	009b      	lsls	r3, r3, #2
 800f23e:	693a      	ldr	r2, [r7, #16]
 800f240:	4313      	orrs	r3, r2
 800f242:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f244:	687b      	ldr	r3, [r7, #4]
 800f246:	693a      	ldr	r2, [r7, #16]
 800f248:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f24a:	687b      	ldr	r3, [r7, #4]
 800f24c:	68fa      	ldr	r2, [r7, #12]
 800f24e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800f250:	683b      	ldr	r3, [r7, #0]
 800f252:	685a      	ldr	r2, [r3, #4]
 800f254:	687b      	ldr	r3, [r7, #4]
 800f256:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f258:	687b      	ldr	r3, [r7, #4]
 800f25a:	697a      	ldr	r2, [r7, #20]
 800f25c:	621a      	str	r2, [r3, #32]
}
 800f25e:	bf00      	nop
 800f260:	371c      	adds	r7, #28
 800f262:	46bd      	mov	sp, r7
 800f264:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f268:	4770      	bx	lr
 800f26a:	bf00      	nop
 800f26c:	feff8fff 	.word	0xfeff8fff
 800f270:	40010000 	.word	0x40010000
 800f274:	40010400 	.word	0x40010400

0800f278 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f278:	b480      	push	{r7}
 800f27a:	b087      	sub	sp, #28
 800f27c:	af00      	add	r7, sp, #0
 800f27e:	6078      	str	r0, [r7, #4]
 800f280:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f282:	687b      	ldr	r3, [r7, #4]
 800f284:	6a1b      	ldr	r3, [r3, #32]
 800f286:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800f288:	687b      	ldr	r3, [r7, #4]
 800f28a:	6a1b      	ldr	r3, [r3, #32]
 800f28c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800f290:	687b      	ldr	r3, [r7, #4]
 800f292:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f294:	687b      	ldr	r3, [r7, #4]
 800f296:	685b      	ldr	r3, [r3, #4]
 800f298:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f29a:	687b      	ldr	r3, [r7, #4]
 800f29c:	69db      	ldr	r3, [r3, #28]
 800f29e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800f2a0:	68fa      	ldr	r2, [r7, #12]
 800f2a2:	4b2d      	ldr	r3, [pc, #180]	@ (800f358 <TIM_OC3_SetConfig+0xe0>)
 800f2a4:	4013      	ands	r3, r2
 800f2a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800f2a8:	68fb      	ldr	r3, [r7, #12]
 800f2aa:	f023 0303 	bic.w	r3, r3, #3
 800f2ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f2b0:	683b      	ldr	r3, [r7, #0]
 800f2b2:	681b      	ldr	r3, [r3, #0]
 800f2b4:	68fa      	ldr	r2, [r7, #12]
 800f2b6:	4313      	orrs	r3, r2
 800f2b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800f2ba:	697b      	ldr	r3, [r7, #20]
 800f2bc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800f2c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800f2c2:	683b      	ldr	r3, [r7, #0]
 800f2c4:	689b      	ldr	r3, [r3, #8]
 800f2c6:	021b      	lsls	r3, r3, #8
 800f2c8:	697a      	ldr	r2, [r7, #20]
 800f2ca:	4313      	orrs	r3, r2
 800f2cc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800f2ce:	687b      	ldr	r3, [r7, #4]
 800f2d0:	4a22      	ldr	r2, [pc, #136]	@ (800f35c <TIM_OC3_SetConfig+0xe4>)
 800f2d2:	4293      	cmp	r3, r2
 800f2d4:	d003      	beq.n	800f2de <TIM_OC3_SetConfig+0x66>
 800f2d6:	687b      	ldr	r3, [r7, #4]
 800f2d8:	4a21      	ldr	r2, [pc, #132]	@ (800f360 <TIM_OC3_SetConfig+0xe8>)
 800f2da:	4293      	cmp	r3, r2
 800f2dc:	d10d      	bne.n	800f2fa <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800f2de:	697b      	ldr	r3, [r7, #20]
 800f2e0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800f2e4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800f2e6:	683b      	ldr	r3, [r7, #0]
 800f2e8:	68db      	ldr	r3, [r3, #12]
 800f2ea:	021b      	lsls	r3, r3, #8
 800f2ec:	697a      	ldr	r2, [r7, #20]
 800f2ee:	4313      	orrs	r3, r2
 800f2f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800f2f2:	697b      	ldr	r3, [r7, #20]
 800f2f4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800f2f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f2fa:	687b      	ldr	r3, [r7, #4]
 800f2fc:	4a17      	ldr	r2, [pc, #92]	@ (800f35c <TIM_OC3_SetConfig+0xe4>)
 800f2fe:	4293      	cmp	r3, r2
 800f300:	d003      	beq.n	800f30a <TIM_OC3_SetConfig+0x92>
 800f302:	687b      	ldr	r3, [r7, #4]
 800f304:	4a16      	ldr	r2, [pc, #88]	@ (800f360 <TIM_OC3_SetConfig+0xe8>)
 800f306:	4293      	cmp	r3, r2
 800f308:	d113      	bne.n	800f332 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800f30a:	693b      	ldr	r3, [r7, #16]
 800f30c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800f310:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800f312:	693b      	ldr	r3, [r7, #16]
 800f314:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800f318:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800f31a:	683b      	ldr	r3, [r7, #0]
 800f31c:	695b      	ldr	r3, [r3, #20]
 800f31e:	011b      	lsls	r3, r3, #4
 800f320:	693a      	ldr	r2, [r7, #16]
 800f322:	4313      	orrs	r3, r2
 800f324:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800f326:	683b      	ldr	r3, [r7, #0]
 800f328:	699b      	ldr	r3, [r3, #24]
 800f32a:	011b      	lsls	r3, r3, #4
 800f32c:	693a      	ldr	r2, [r7, #16]
 800f32e:	4313      	orrs	r3, r2
 800f330:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f332:	687b      	ldr	r3, [r7, #4]
 800f334:	693a      	ldr	r2, [r7, #16]
 800f336:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f338:	687b      	ldr	r3, [r7, #4]
 800f33a:	68fa      	ldr	r2, [r7, #12]
 800f33c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800f33e:	683b      	ldr	r3, [r7, #0]
 800f340:	685a      	ldr	r2, [r3, #4]
 800f342:	687b      	ldr	r3, [r7, #4]
 800f344:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f346:	687b      	ldr	r3, [r7, #4]
 800f348:	697a      	ldr	r2, [r7, #20]
 800f34a:	621a      	str	r2, [r3, #32]
}
 800f34c:	bf00      	nop
 800f34e:	371c      	adds	r7, #28
 800f350:	46bd      	mov	sp, r7
 800f352:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f356:	4770      	bx	lr
 800f358:	fffeff8f 	.word	0xfffeff8f
 800f35c:	40010000 	.word	0x40010000
 800f360:	40010400 	.word	0x40010400

0800f364 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f364:	b480      	push	{r7}
 800f366:	b087      	sub	sp, #28
 800f368:	af00      	add	r7, sp, #0
 800f36a:	6078      	str	r0, [r7, #4]
 800f36c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f36e:	687b      	ldr	r3, [r7, #4]
 800f370:	6a1b      	ldr	r3, [r3, #32]
 800f372:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800f374:	687b      	ldr	r3, [r7, #4]
 800f376:	6a1b      	ldr	r3, [r3, #32]
 800f378:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800f37c:	687b      	ldr	r3, [r7, #4]
 800f37e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f380:	687b      	ldr	r3, [r7, #4]
 800f382:	685b      	ldr	r3, [r3, #4]
 800f384:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f386:	687b      	ldr	r3, [r7, #4]
 800f388:	69db      	ldr	r3, [r3, #28]
 800f38a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800f38c:	68fa      	ldr	r2, [r7, #12]
 800f38e:	4b1e      	ldr	r3, [pc, #120]	@ (800f408 <TIM_OC4_SetConfig+0xa4>)
 800f390:	4013      	ands	r3, r2
 800f392:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800f394:	68fb      	ldr	r3, [r7, #12]
 800f396:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f39a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f39c:	683b      	ldr	r3, [r7, #0]
 800f39e:	681b      	ldr	r3, [r3, #0]
 800f3a0:	021b      	lsls	r3, r3, #8
 800f3a2:	68fa      	ldr	r2, [r7, #12]
 800f3a4:	4313      	orrs	r3, r2
 800f3a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800f3a8:	693b      	ldr	r3, [r7, #16]
 800f3aa:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800f3ae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800f3b0:	683b      	ldr	r3, [r7, #0]
 800f3b2:	689b      	ldr	r3, [r3, #8]
 800f3b4:	031b      	lsls	r3, r3, #12
 800f3b6:	693a      	ldr	r2, [r7, #16]
 800f3b8:	4313      	orrs	r3, r2
 800f3ba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f3bc:	687b      	ldr	r3, [r7, #4]
 800f3be:	4a13      	ldr	r2, [pc, #76]	@ (800f40c <TIM_OC4_SetConfig+0xa8>)
 800f3c0:	4293      	cmp	r3, r2
 800f3c2:	d003      	beq.n	800f3cc <TIM_OC4_SetConfig+0x68>
 800f3c4:	687b      	ldr	r3, [r7, #4]
 800f3c6:	4a12      	ldr	r2, [pc, #72]	@ (800f410 <TIM_OC4_SetConfig+0xac>)
 800f3c8:	4293      	cmp	r3, r2
 800f3ca:	d109      	bne.n	800f3e0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800f3cc:	697b      	ldr	r3, [r7, #20]
 800f3ce:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f3d2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800f3d4:	683b      	ldr	r3, [r7, #0]
 800f3d6:	695b      	ldr	r3, [r3, #20]
 800f3d8:	019b      	lsls	r3, r3, #6
 800f3da:	697a      	ldr	r2, [r7, #20]
 800f3dc:	4313      	orrs	r3, r2
 800f3de:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f3e0:	687b      	ldr	r3, [r7, #4]
 800f3e2:	697a      	ldr	r2, [r7, #20]
 800f3e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f3e6:	687b      	ldr	r3, [r7, #4]
 800f3e8:	68fa      	ldr	r2, [r7, #12]
 800f3ea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800f3ec:	683b      	ldr	r3, [r7, #0]
 800f3ee:	685a      	ldr	r2, [r3, #4]
 800f3f0:	687b      	ldr	r3, [r7, #4]
 800f3f2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f3f4:	687b      	ldr	r3, [r7, #4]
 800f3f6:	693a      	ldr	r2, [r7, #16]
 800f3f8:	621a      	str	r2, [r3, #32]
}
 800f3fa:	bf00      	nop
 800f3fc:	371c      	adds	r7, #28
 800f3fe:	46bd      	mov	sp, r7
 800f400:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f404:	4770      	bx	lr
 800f406:	bf00      	nop
 800f408:	feff8fff 	.word	0xfeff8fff
 800f40c:	40010000 	.word	0x40010000
 800f410:	40010400 	.word	0x40010400

0800f414 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800f414:	b480      	push	{r7}
 800f416:	b087      	sub	sp, #28
 800f418:	af00      	add	r7, sp, #0
 800f41a:	6078      	str	r0, [r7, #4]
 800f41c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f41e:	687b      	ldr	r3, [r7, #4]
 800f420:	6a1b      	ldr	r3, [r3, #32]
 800f422:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800f424:	687b      	ldr	r3, [r7, #4]
 800f426:	6a1b      	ldr	r3, [r3, #32]
 800f428:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800f42c:	687b      	ldr	r3, [r7, #4]
 800f42e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f430:	687b      	ldr	r3, [r7, #4]
 800f432:	685b      	ldr	r3, [r3, #4]
 800f434:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800f436:	687b      	ldr	r3, [r7, #4]
 800f438:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f43a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800f43c:	68fa      	ldr	r2, [r7, #12]
 800f43e:	4b1b      	ldr	r3, [pc, #108]	@ (800f4ac <TIM_OC5_SetConfig+0x98>)
 800f440:	4013      	ands	r3, r2
 800f442:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f444:	683b      	ldr	r3, [r7, #0]
 800f446:	681b      	ldr	r3, [r3, #0]
 800f448:	68fa      	ldr	r2, [r7, #12]
 800f44a:	4313      	orrs	r3, r2
 800f44c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800f44e:	693b      	ldr	r3, [r7, #16]
 800f450:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800f454:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800f456:	683b      	ldr	r3, [r7, #0]
 800f458:	689b      	ldr	r3, [r3, #8]
 800f45a:	041b      	lsls	r3, r3, #16
 800f45c:	693a      	ldr	r2, [r7, #16]
 800f45e:	4313      	orrs	r3, r2
 800f460:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f462:	687b      	ldr	r3, [r7, #4]
 800f464:	4a12      	ldr	r2, [pc, #72]	@ (800f4b0 <TIM_OC5_SetConfig+0x9c>)
 800f466:	4293      	cmp	r3, r2
 800f468:	d003      	beq.n	800f472 <TIM_OC5_SetConfig+0x5e>
 800f46a:	687b      	ldr	r3, [r7, #4]
 800f46c:	4a11      	ldr	r2, [pc, #68]	@ (800f4b4 <TIM_OC5_SetConfig+0xa0>)
 800f46e:	4293      	cmp	r3, r2
 800f470:	d109      	bne.n	800f486 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800f472:	697b      	ldr	r3, [r7, #20]
 800f474:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800f478:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800f47a:	683b      	ldr	r3, [r7, #0]
 800f47c:	695b      	ldr	r3, [r3, #20]
 800f47e:	021b      	lsls	r3, r3, #8
 800f480:	697a      	ldr	r2, [r7, #20]
 800f482:	4313      	orrs	r3, r2
 800f484:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f486:	687b      	ldr	r3, [r7, #4]
 800f488:	697a      	ldr	r2, [r7, #20]
 800f48a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800f48c:	687b      	ldr	r3, [r7, #4]
 800f48e:	68fa      	ldr	r2, [r7, #12]
 800f490:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800f492:	683b      	ldr	r3, [r7, #0]
 800f494:	685a      	ldr	r2, [r3, #4]
 800f496:	687b      	ldr	r3, [r7, #4]
 800f498:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f49a:	687b      	ldr	r3, [r7, #4]
 800f49c:	693a      	ldr	r2, [r7, #16]
 800f49e:	621a      	str	r2, [r3, #32]
}
 800f4a0:	bf00      	nop
 800f4a2:	371c      	adds	r7, #28
 800f4a4:	46bd      	mov	sp, r7
 800f4a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4aa:	4770      	bx	lr
 800f4ac:	fffeff8f 	.word	0xfffeff8f
 800f4b0:	40010000 	.word	0x40010000
 800f4b4:	40010400 	.word	0x40010400

0800f4b8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800f4b8:	b480      	push	{r7}
 800f4ba:	b087      	sub	sp, #28
 800f4bc:	af00      	add	r7, sp, #0
 800f4be:	6078      	str	r0, [r7, #4]
 800f4c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f4c2:	687b      	ldr	r3, [r7, #4]
 800f4c4:	6a1b      	ldr	r3, [r3, #32]
 800f4c6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800f4c8:	687b      	ldr	r3, [r7, #4]
 800f4ca:	6a1b      	ldr	r3, [r3, #32]
 800f4cc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800f4d0:	687b      	ldr	r3, [r7, #4]
 800f4d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f4d4:	687b      	ldr	r3, [r7, #4]
 800f4d6:	685b      	ldr	r3, [r3, #4]
 800f4d8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800f4da:	687b      	ldr	r3, [r7, #4]
 800f4dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f4de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800f4e0:	68fa      	ldr	r2, [r7, #12]
 800f4e2:	4b1c      	ldr	r3, [pc, #112]	@ (800f554 <TIM_OC6_SetConfig+0x9c>)
 800f4e4:	4013      	ands	r3, r2
 800f4e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f4e8:	683b      	ldr	r3, [r7, #0]
 800f4ea:	681b      	ldr	r3, [r3, #0]
 800f4ec:	021b      	lsls	r3, r3, #8
 800f4ee:	68fa      	ldr	r2, [r7, #12]
 800f4f0:	4313      	orrs	r3, r2
 800f4f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800f4f4:	693b      	ldr	r3, [r7, #16]
 800f4f6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800f4fa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800f4fc:	683b      	ldr	r3, [r7, #0]
 800f4fe:	689b      	ldr	r3, [r3, #8]
 800f500:	051b      	lsls	r3, r3, #20
 800f502:	693a      	ldr	r2, [r7, #16]
 800f504:	4313      	orrs	r3, r2
 800f506:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f508:	687b      	ldr	r3, [r7, #4]
 800f50a:	4a13      	ldr	r2, [pc, #76]	@ (800f558 <TIM_OC6_SetConfig+0xa0>)
 800f50c:	4293      	cmp	r3, r2
 800f50e:	d003      	beq.n	800f518 <TIM_OC6_SetConfig+0x60>
 800f510:	687b      	ldr	r3, [r7, #4]
 800f512:	4a12      	ldr	r2, [pc, #72]	@ (800f55c <TIM_OC6_SetConfig+0xa4>)
 800f514:	4293      	cmp	r3, r2
 800f516:	d109      	bne.n	800f52c <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800f518:	697b      	ldr	r3, [r7, #20]
 800f51a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800f51e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800f520:	683b      	ldr	r3, [r7, #0]
 800f522:	695b      	ldr	r3, [r3, #20]
 800f524:	029b      	lsls	r3, r3, #10
 800f526:	697a      	ldr	r2, [r7, #20]
 800f528:	4313      	orrs	r3, r2
 800f52a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f52c:	687b      	ldr	r3, [r7, #4]
 800f52e:	697a      	ldr	r2, [r7, #20]
 800f530:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800f532:	687b      	ldr	r3, [r7, #4]
 800f534:	68fa      	ldr	r2, [r7, #12]
 800f536:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800f538:	683b      	ldr	r3, [r7, #0]
 800f53a:	685a      	ldr	r2, [r3, #4]
 800f53c:	687b      	ldr	r3, [r7, #4]
 800f53e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f540:	687b      	ldr	r3, [r7, #4]
 800f542:	693a      	ldr	r2, [r7, #16]
 800f544:	621a      	str	r2, [r3, #32]
}
 800f546:	bf00      	nop
 800f548:	371c      	adds	r7, #28
 800f54a:	46bd      	mov	sp, r7
 800f54c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f550:	4770      	bx	lr
 800f552:	bf00      	nop
 800f554:	feff8fff 	.word	0xfeff8fff
 800f558:	40010000 	.word	0x40010000
 800f55c:	40010400 	.word	0x40010400

0800f560 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f560:	b480      	push	{r7}
 800f562:	b087      	sub	sp, #28
 800f564:	af00      	add	r7, sp, #0
 800f566:	60f8      	str	r0, [r7, #12]
 800f568:	60b9      	str	r1, [r7, #8]
 800f56a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800f56c:	68fb      	ldr	r3, [r7, #12]
 800f56e:	6a1b      	ldr	r3, [r3, #32]
 800f570:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f572:	68fb      	ldr	r3, [r7, #12]
 800f574:	6a1b      	ldr	r3, [r3, #32]
 800f576:	f023 0201 	bic.w	r2, r3, #1
 800f57a:	68fb      	ldr	r3, [r7, #12]
 800f57c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f57e:	68fb      	ldr	r3, [r7, #12]
 800f580:	699b      	ldr	r3, [r3, #24]
 800f582:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800f584:	693b      	ldr	r3, [r7, #16]
 800f586:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800f58a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800f58c:	687b      	ldr	r3, [r7, #4]
 800f58e:	011b      	lsls	r3, r3, #4
 800f590:	693a      	ldr	r2, [r7, #16]
 800f592:	4313      	orrs	r3, r2
 800f594:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800f596:	697b      	ldr	r3, [r7, #20]
 800f598:	f023 030a 	bic.w	r3, r3, #10
 800f59c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800f59e:	697a      	ldr	r2, [r7, #20]
 800f5a0:	68bb      	ldr	r3, [r7, #8]
 800f5a2:	4313      	orrs	r3, r2
 800f5a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800f5a6:	68fb      	ldr	r3, [r7, #12]
 800f5a8:	693a      	ldr	r2, [r7, #16]
 800f5aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f5ac:	68fb      	ldr	r3, [r7, #12]
 800f5ae:	697a      	ldr	r2, [r7, #20]
 800f5b0:	621a      	str	r2, [r3, #32]
}
 800f5b2:	bf00      	nop
 800f5b4:	371c      	adds	r7, #28
 800f5b6:	46bd      	mov	sp, r7
 800f5b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5bc:	4770      	bx	lr

0800f5be <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f5be:	b480      	push	{r7}
 800f5c0:	b087      	sub	sp, #28
 800f5c2:	af00      	add	r7, sp, #0
 800f5c4:	60f8      	str	r0, [r7, #12]
 800f5c6:	60b9      	str	r1, [r7, #8]
 800f5c8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800f5ca:	68fb      	ldr	r3, [r7, #12]
 800f5cc:	6a1b      	ldr	r3, [r3, #32]
 800f5ce:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f5d0:	68fb      	ldr	r3, [r7, #12]
 800f5d2:	6a1b      	ldr	r3, [r3, #32]
 800f5d4:	f023 0210 	bic.w	r2, r3, #16
 800f5d8:	68fb      	ldr	r3, [r7, #12]
 800f5da:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f5dc:	68fb      	ldr	r3, [r7, #12]
 800f5de:	699b      	ldr	r3, [r3, #24]
 800f5e0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800f5e2:	693b      	ldr	r3, [r7, #16]
 800f5e4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800f5e8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800f5ea:	687b      	ldr	r3, [r7, #4]
 800f5ec:	031b      	lsls	r3, r3, #12
 800f5ee:	693a      	ldr	r2, [r7, #16]
 800f5f0:	4313      	orrs	r3, r2
 800f5f2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800f5f4:	697b      	ldr	r3, [r7, #20]
 800f5f6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800f5fa:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800f5fc:	68bb      	ldr	r3, [r7, #8]
 800f5fe:	011b      	lsls	r3, r3, #4
 800f600:	697a      	ldr	r2, [r7, #20]
 800f602:	4313      	orrs	r3, r2
 800f604:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800f606:	68fb      	ldr	r3, [r7, #12]
 800f608:	693a      	ldr	r2, [r7, #16]
 800f60a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f60c:	68fb      	ldr	r3, [r7, #12]
 800f60e:	697a      	ldr	r2, [r7, #20]
 800f610:	621a      	str	r2, [r3, #32]
}
 800f612:	bf00      	nop
 800f614:	371c      	adds	r7, #28
 800f616:	46bd      	mov	sp, r7
 800f618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f61c:	4770      	bx	lr

0800f61e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800f61e:	b480      	push	{r7}
 800f620:	b085      	sub	sp, #20
 800f622:	af00      	add	r7, sp, #0
 800f624:	6078      	str	r0, [r7, #4]
 800f626:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800f628:	687b      	ldr	r3, [r7, #4]
 800f62a:	689b      	ldr	r3, [r3, #8]
 800f62c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800f62e:	68fb      	ldr	r3, [r7, #12]
 800f630:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f634:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800f636:	683a      	ldr	r2, [r7, #0]
 800f638:	68fb      	ldr	r3, [r7, #12]
 800f63a:	4313      	orrs	r3, r2
 800f63c:	f043 0307 	orr.w	r3, r3, #7
 800f640:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f642:	687b      	ldr	r3, [r7, #4]
 800f644:	68fa      	ldr	r2, [r7, #12]
 800f646:	609a      	str	r2, [r3, #8]
}
 800f648:	bf00      	nop
 800f64a:	3714      	adds	r7, #20
 800f64c:	46bd      	mov	sp, r7
 800f64e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f652:	4770      	bx	lr

0800f654 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800f654:	b480      	push	{r7}
 800f656:	b087      	sub	sp, #28
 800f658:	af00      	add	r7, sp, #0
 800f65a:	60f8      	str	r0, [r7, #12]
 800f65c:	60b9      	str	r1, [r7, #8]
 800f65e:	607a      	str	r2, [r7, #4]
 800f660:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800f662:	68fb      	ldr	r3, [r7, #12]
 800f664:	689b      	ldr	r3, [r3, #8]
 800f666:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f668:	697b      	ldr	r3, [r7, #20]
 800f66a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800f66e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800f670:	683b      	ldr	r3, [r7, #0]
 800f672:	021a      	lsls	r2, r3, #8
 800f674:	687b      	ldr	r3, [r7, #4]
 800f676:	431a      	orrs	r2, r3
 800f678:	68bb      	ldr	r3, [r7, #8]
 800f67a:	4313      	orrs	r3, r2
 800f67c:	697a      	ldr	r2, [r7, #20]
 800f67e:	4313      	orrs	r3, r2
 800f680:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f682:	68fb      	ldr	r3, [r7, #12]
 800f684:	697a      	ldr	r2, [r7, #20]
 800f686:	609a      	str	r2, [r3, #8]
}
 800f688:	bf00      	nop
 800f68a:	371c      	adds	r7, #28
 800f68c:	46bd      	mov	sp, r7
 800f68e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f692:	4770      	bx	lr

0800f694 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800f694:	b480      	push	{r7}
 800f696:	b085      	sub	sp, #20
 800f698:	af00      	add	r7, sp, #0
 800f69a:	6078      	str	r0, [r7, #4]
 800f69c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800f69e:	687b      	ldr	r3, [r7, #4]
 800f6a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f6a4:	2b01      	cmp	r3, #1
 800f6a6:	d101      	bne.n	800f6ac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800f6a8:	2302      	movs	r3, #2
 800f6aa:	e06d      	b.n	800f788 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800f6ac:	687b      	ldr	r3, [r7, #4]
 800f6ae:	2201      	movs	r2, #1
 800f6b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f6b4:	687b      	ldr	r3, [r7, #4]
 800f6b6:	2202      	movs	r2, #2
 800f6b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800f6bc:	687b      	ldr	r3, [r7, #4]
 800f6be:	681b      	ldr	r3, [r3, #0]
 800f6c0:	685b      	ldr	r3, [r3, #4]
 800f6c2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800f6c4:	687b      	ldr	r3, [r7, #4]
 800f6c6:	681b      	ldr	r3, [r3, #0]
 800f6c8:	689b      	ldr	r3, [r3, #8]
 800f6ca:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800f6cc:	687b      	ldr	r3, [r7, #4]
 800f6ce:	681b      	ldr	r3, [r3, #0]
 800f6d0:	4a30      	ldr	r2, [pc, #192]	@ (800f794 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800f6d2:	4293      	cmp	r3, r2
 800f6d4:	d004      	beq.n	800f6e0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800f6d6:	687b      	ldr	r3, [r7, #4]
 800f6d8:	681b      	ldr	r3, [r3, #0]
 800f6da:	4a2f      	ldr	r2, [pc, #188]	@ (800f798 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800f6dc:	4293      	cmp	r3, r2
 800f6de:	d108      	bne.n	800f6f2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800f6e0:	68fb      	ldr	r3, [r7, #12]
 800f6e2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800f6e6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800f6e8:	683b      	ldr	r3, [r7, #0]
 800f6ea:	685b      	ldr	r3, [r3, #4]
 800f6ec:	68fa      	ldr	r2, [r7, #12]
 800f6ee:	4313      	orrs	r3, r2
 800f6f0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800f6f2:	68fb      	ldr	r3, [r7, #12]
 800f6f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f6f8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800f6fa:	683b      	ldr	r3, [r7, #0]
 800f6fc:	681b      	ldr	r3, [r3, #0]
 800f6fe:	68fa      	ldr	r2, [r7, #12]
 800f700:	4313      	orrs	r3, r2
 800f702:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800f704:	687b      	ldr	r3, [r7, #4]
 800f706:	681b      	ldr	r3, [r3, #0]
 800f708:	68fa      	ldr	r2, [r7, #12]
 800f70a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f70c:	687b      	ldr	r3, [r7, #4]
 800f70e:	681b      	ldr	r3, [r3, #0]
 800f710:	4a20      	ldr	r2, [pc, #128]	@ (800f794 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800f712:	4293      	cmp	r3, r2
 800f714:	d022      	beq.n	800f75c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f716:	687b      	ldr	r3, [r7, #4]
 800f718:	681b      	ldr	r3, [r3, #0]
 800f71a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f71e:	d01d      	beq.n	800f75c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f720:	687b      	ldr	r3, [r7, #4]
 800f722:	681b      	ldr	r3, [r3, #0]
 800f724:	4a1d      	ldr	r2, [pc, #116]	@ (800f79c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800f726:	4293      	cmp	r3, r2
 800f728:	d018      	beq.n	800f75c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f72a:	687b      	ldr	r3, [r7, #4]
 800f72c:	681b      	ldr	r3, [r3, #0]
 800f72e:	4a1c      	ldr	r2, [pc, #112]	@ (800f7a0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800f730:	4293      	cmp	r3, r2
 800f732:	d013      	beq.n	800f75c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f734:	687b      	ldr	r3, [r7, #4]
 800f736:	681b      	ldr	r3, [r3, #0]
 800f738:	4a1a      	ldr	r2, [pc, #104]	@ (800f7a4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800f73a:	4293      	cmp	r3, r2
 800f73c:	d00e      	beq.n	800f75c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f73e:	687b      	ldr	r3, [r7, #4]
 800f740:	681b      	ldr	r3, [r3, #0]
 800f742:	4a15      	ldr	r2, [pc, #84]	@ (800f798 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800f744:	4293      	cmp	r3, r2
 800f746:	d009      	beq.n	800f75c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f748:	687b      	ldr	r3, [r7, #4]
 800f74a:	681b      	ldr	r3, [r3, #0]
 800f74c:	4a16      	ldr	r2, [pc, #88]	@ (800f7a8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800f74e:	4293      	cmp	r3, r2
 800f750:	d004      	beq.n	800f75c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f752:	687b      	ldr	r3, [r7, #4]
 800f754:	681b      	ldr	r3, [r3, #0]
 800f756:	4a15      	ldr	r2, [pc, #84]	@ (800f7ac <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800f758:	4293      	cmp	r3, r2
 800f75a:	d10c      	bne.n	800f776 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800f75c:	68bb      	ldr	r3, [r7, #8]
 800f75e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f762:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800f764:	683b      	ldr	r3, [r7, #0]
 800f766:	689b      	ldr	r3, [r3, #8]
 800f768:	68ba      	ldr	r2, [r7, #8]
 800f76a:	4313      	orrs	r3, r2
 800f76c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800f76e:	687b      	ldr	r3, [r7, #4]
 800f770:	681b      	ldr	r3, [r3, #0]
 800f772:	68ba      	ldr	r2, [r7, #8]
 800f774:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800f776:	687b      	ldr	r3, [r7, #4]
 800f778:	2201      	movs	r2, #1
 800f77a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800f77e:	687b      	ldr	r3, [r7, #4]
 800f780:	2200      	movs	r2, #0
 800f782:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800f786:	2300      	movs	r3, #0
}
 800f788:	4618      	mov	r0, r3
 800f78a:	3714      	adds	r7, #20
 800f78c:	46bd      	mov	sp, r7
 800f78e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f792:	4770      	bx	lr
 800f794:	40010000 	.word	0x40010000
 800f798:	40010400 	.word	0x40010400
 800f79c:	40000400 	.word	0x40000400
 800f7a0:	40000800 	.word	0x40000800
 800f7a4:	40000c00 	.word	0x40000c00
 800f7a8:	40014000 	.word	0x40014000
 800f7ac:	40001800 	.word	0x40001800

0800f7b0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800f7b0:	b480      	push	{r7}
 800f7b2:	b085      	sub	sp, #20
 800f7b4:	af00      	add	r7, sp, #0
 800f7b6:	6078      	str	r0, [r7, #4]
 800f7b8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800f7ba:	2300      	movs	r3, #0
 800f7bc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800f7be:	687b      	ldr	r3, [r7, #4]
 800f7c0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f7c4:	2b01      	cmp	r3, #1
 800f7c6:	d101      	bne.n	800f7cc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800f7c8:	2302      	movs	r3, #2
 800f7ca:	e065      	b.n	800f898 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800f7cc:	687b      	ldr	r3, [r7, #4]
 800f7ce:	2201      	movs	r2, #1
 800f7d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800f7d4:	68fb      	ldr	r3, [r7, #12]
 800f7d6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800f7da:	683b      	ldr	r3, [r7, #0]
 800f7dc:	68db      	ldr	r3, [r3, #12]
 800f7de:	4313      	orrs	r3, r2
 800f7e0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800f7e2:	68fb      	ldr	r3, [r7, #12]
 800f7e4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800f7e8:	683b      	ldr	r3, [r7, #0]
 800f7ea:	689b      	ldr	r3, [r3, #8]
 800f7ec:	4313      	orrs	r3, r2
 800f7ee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800f7f0:	68fb      	ldr	r3, [r7, #12]
 800f7f2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800f7f6:	683b      	ldr	r3, [r7, #0]
 800f7f8:	685b      	ldr	r3, [r3, #4]
 800f7fa:	4313      	orrs	r3, r2
 800f7fc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800f7fe:	68fb      	ldr	r3, [r7, #12]
 800f800:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800f804:	683b      	ldr	r3, [r7, #0]
 800f806:	681b      	ldr	r3, [r3, #0]
 800f808:	4313      	orrs	r3, r2
 800f80a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800f80c:	68fb      	ldr	r3, [r7, #12]
 800f80e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800f812:	683b      	ldr	r3, [r7, #0]
 800f814:	691b      	ldr	r3, [r3, #16]
 800f816:	4313      	orrs	r3, r2
 800f818:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800f81a:	68fb      	ldr	r3, [r7, #12]
 800f81c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800f820:	683b      	ldr	r3, [r7, #0]
 800f822:	695b      	ldr	r3, [r3, #20]
 800f824:	4313      	orrs	r3, r2
 800f826:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800f828:	68fb      	ldr	r3, [r7, #12]
 800f82a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800f82e:	683b      	ldr	r3, [r7, #0]
 800f830:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f832:	4313      	orrs	r3, r2
 800f834:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800f836:	68fb      	ldr	r3, [r7, #12]
 800f838:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800f83c:	683b      	ldr	r3, [r7, #0]
 800f83e:	699b      	ldr	r3, [r3, #24]
 800f840:	041b      	lsls	r3, r3, #16
 800f842:	4313      	orrs	r3, r2
 800f844:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800f846:	687b      	ldr	r3, [r7, #4]
 800f848:	681b      	ldr	r3, [r3, #0]
 800f84a:	4a16      	ldr	r2, [pc, #88]	@ (800f8a4 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800f84c:	4293      	cmp	r3, r2
 800f84e:	d004      	beq.n	800f85a <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800f850:	687b      	ldr	r3, [r7, #4]
 800f852:	681b      	ldr	r3, [r3, #0]
 800f854:	4a14      	ldr	r2, [pc, #80]	@ (800f8a8 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800f856:	4293      	cmp	r3, r2
 800f858:	d115      	bne.n	800f886 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800f85a:	68fb      	ldr	r3, [r7, #12]
 800f85c:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800f860:	683b      	ldr	r3, [r7, #0]
 800f862:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f864:	051b      	lsls	r3, r3, #20
 800f866:	4313      	orrs	r3, r2
 800f868:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800f86a:	68fb      	ldr	r3, [r7, #12]
 800f86c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800f870:	683b      	ldr	r3, [r7, #0]
 800f872:	69db      	ldr	r3, [r3, #28]
 800f874:	4313      	orrs	r3, r2
 800f876:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800f878:	68fb      	ldr	r3, [r7, #12]
 800f87a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800f87e:	683b      	ldr	r3, [r7, #0]
 800f880:	6a1b      	ldr	r3, [r3, #32]
 800f882:	4313      	orrs	r3, r2
 800f884:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800f886:	687b      	ldr	r3, [r7, #4]
 800f888:	681b      	ldr	r3, [r3, #0]
 800f88a:	68fa      	ldr	r2, [r7, #12]
 800f88c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800f88e:	687b      	ldr	r3, [r7, #4]
 800f890:	2200      	movs	r2, #0
 800f892:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800f896:	2300      	movs	r3, #0
}
 800f898:	4618      	mov	r0, r3
 800f89a:	3714      	adds	r7, #20
 800f89c:	46bd      	mov	sp, r7
 800f89e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8a2:	4770      	bx	lr
 800f8a4:	40010000 	.word	0x40010000
 800f8a8:	40010400 	.word	0x40010400

0800f8ac <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800f8ac:	b480      	push	{r7}
 800f8ae:	b083      	sub	sp, #12
 800f8b0:	af00      	add	r7, sp, #0
 800f8b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800f8b4:	bf00      	nop
 800f8b6:	370c      	adds	r7, #12
 800f8b8:	46bd      	mov	sp, r7
 800f8ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8be:	4770      	bx	lr

0800f8c0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800f8c0:	b480      	push	{r7}
 800f8c2:	b083      	sub	sp, #12
 800f8c4:	af00      	add	r7, sp, #0
 800f8c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800f8c8:	bf00      	nop
 800f8ca:	370c      	adds	r7, #12
 800f8cc:	46bd      	mov	sp, r7
 800f8ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8d2:	4770      	bx	lr

0800f8d4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800f8d4:	b480      	push	{r7}
 800f8d6:	b083      	sub	sp, #12
 800f8d8:	af00      	add	r7, sp, #0
 800f8da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800f8dc:	bf00      	nop
 800f8de:	370c      	adds	r7, #12
 800f8e0:	46bd      	mov	sp, r7
 800f8e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8e6:	4770      	bx	lr

0800f8e8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800f8e8:	b580      	push	{r7, lr}
 800f8ea:	b082      	sub	sp, #8
 800f8ec:	af00      	add	r7, sp, #0
 800f8ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800f8f0:	687b      	ldr	r3, [r7, #4]
 800f8f2:	2b00      	cmp	r3, #0
 800f8f4:	d101      	bne.n	800f8fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800f8f6:	2301      	movs	r3, #1
 800f8f8:	e040      	b.n	800f97c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800f8fa:	687b      	ldr	r3, [r7, #4]
 800f8fc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f8fe:	2b00      	cmp	r3, #0
 800f900:	d106      	bne.n	800f910 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800f902:	687b      	ldr	r3, [r7, #4]
 800f904:	2200      	movs	r2, #0
 800f906:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800f90a:	6878      	ldr	r0, [r7, #4]
 800f90c:	f7f3 f80a 	bl	8002924 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800f910:	687b      	ldr	r3, [r7, #4]
 800f912:	2224      	movs	r2, #36	@ 0x24
 800f914:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800f916:	687b      	ldr	r3, [r7, #4]
 800f918:	681b      	ldr	r3, [r3, #0]
 800f91a:	681a      	ldr	r2, [r3, #0]
 800f91c:	687b      	ldr	r3, [r7, #4]
 800f91e:	681b      	ldr	r3, [r3, #0]
 800f920:	f022 0201 	bic.w	r2, r2, #1
 800f924:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800f926:	687b      	ldr	r3, [r7, #4]
 800f928:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f92a:	2b00      	cmp	r3, #0
 800f92c:	d002      	beq.n	800f934 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800f92e:	6878      	ldr	r0, [r7, #4]
 800f930:	f000 fa8c 	bl	800fe4c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800f934:	6878      	ldr	r0, [r7, #4]
 800f936:	f000 f825 	bl	800f984 <UART_SetConfig>
 800f93a:	4603      	mov	r3, r0
 800f93c:	2b01      	cmp	r3, #1
 800f93e:	d101      	bne.n	800f944 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800f940:	2301      	movs	r3, #1
 800f942:	e01b      	b.n	800f97c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800f944:	687b      	ldr	r3, [r7, #4]
 800f946:	681b      	ldr	r3, [r3, #0]
 800f948:	685a      	ldr	r2, [r3, #4]
 800f94a:	687b      	ldr	r3, [r7, #4]
 800f94c:	681b      	ldr	r3, [r3, #0]
 800f94e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800f952:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800f954:	687b      	ldr	r3, [r7, #4]
 800f956:	681b      	ldr	r3, [r3, #0]
 800f958:	689a      	ldr	r2, [r3, #8]
 800f95a:	687b      	ldr	r3, [r7, #4]
 800f95c:	681b      	ldr	r3, [r3, #0]
 800f95e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800f962:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800f964:	687b      	ldr	r3, [r7, #4]
 800f966:	681b      	ldr	r3, [r3, #0]
 800f968:	681a      	ldr	r2, [r3, #0]
 800f96a:	687b      	ldr	r3, [r7, #4]
 800f96c:	681b      	ldr	r3, [r3, #0]
 800f96e:	f042 0201 	orr.w	r2, r2, #1
 800f972:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800f974:	6878      	ldr	r0, [r7, #4]
 800f976:	f000 fb0b 	bl	800ff90 <UART_CheckIdleState>
 800f97a:	4603      	mov	r3, r0
}
 800f97c:	4618      	mov	r0, r3
 800f97e:	3708      	adds	r7, #8
 800f980:	46bd      	mov	sp, r7
 800f982:	bd80      	pop	{r7, pc}

0800f984 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800f984:	b580      	push	{r7, lr}
 800f986:	b088      	sub	sp, #32
 800f988:	af00      	add	r7, sp, #0
 800f98a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800f98c:	2300      	movs	r3, #0
 800f98e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800f990:	687b      	ldr	r3, [r7, #4]
 800f992:	689a      	ldr	r2, [r3, #8]
 800f994:	687b      	ldr	r3, [r7, #4]
 800f996:	691b      	ldr	r3, [r3, #16]
 800f998:	431a      	orrs	r2, r3
 800f99a:	687b      	ldr	r3, [r7, #4]
 800f99c:	695b      	ldr	r3, [r3, #20]
 800f99e:	431a      	orrs	r2, r3
 800f9a0:	687b      	ldr	r3, [r7, #4]
 800f9a2:	69db      	ldr	r3, [r3, #28]
 800f9a4:	4313      	orrs	r3, r2
 800f9a6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800f9a8:	687b      	ldr	r3, [r7, #4]
 800f9aa:	681b      	ldr	r3, [r3, #0]
 800f9ac:	681a      	ldr	r2, [r3, #0]
 800f9ae:	4ba6      	ldr	r3, [pc, #664]	@ (800fc48 <UART_SetConfig+0x2c4>)
 800f9b0:	4013      	ands	r3, r2
 800f9b2:	687a      	ldr	r2, [r7, #4]
 800f9b4:	6812      	ldr	r2, [r2, #0]
 800f9b6:	6979      	ldr	r1, [r7, #20]
 800f9b8:	430b      	orrs	r3, r1
 800f9ba:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800f9bc:	687b      	ldr	r3, [r7, #4]
 800f9be:	681b      	ldr	r3, [r3, #0]
 800f9c0:	685b      	ldr	r3, [r3, #4]
 800f9c2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800f9c6:	687b      	ldr	r3, [r7, #4]
 800f9c8:	68da      	ldr	r2, [r3, #12]
 800f9ca:	687b      	ldr	r3, [r7, #4]
 800f9cc:	681b      	ldr	r3, [r3, #0]
 800f9ce:	430a      	orrs	r2, r1
 800f9d0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800f9d2:	687b      	ldr	r3, [r7, #4]
 800f9d4:	699b      	ldr	r3, [r3, #24]
 800f9d6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800f9d8:	687b      	ldr	r3, [r7, #4]
 800f9da:	6a1b      	ldr	r3, [r3, #32]
 800f9dc:	697a      	ldr	r2, [r7, #20]
 800f9de:	4313      	orrs	r3, r2
 800f9e0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800f9e2:	687b      	ldr	r3, [r7, #4]
 800f9e4:	681b      	ldr	r3, [r3, #0]
 800f9e6:	689b      	ldr	r3, [r3, #8]
 800f9e8:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800f9ec:	687b      	ldr	r3, [r7, #4]
 800f9ee:	681b      	ldr	r3, [r3, #0]
 800f9f0:	697a      	ldr	r2, [r7, #20]
 800f9f2:	430a      	orrs	r2, r1
 800f9f4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800f9f6:	687b      	ldr	r3, [r7, #4]
 800f9f8:	681b      	ldr	r3, [r3, #0]
 800f9fa:	4a94      	ldr	r2, [pc, #592]	@ (800fc4c <UART_SetConfig+0x2c8>)
 800f9fc:	4293      	cmp	r3, r2
 800f9fe:	d120      	bne.n	800fa42 <UART_SetConfig+0xbe>
 800fa00:	4b93      	ldr	r3, [pc, #588]	@ (800fc50 <UART_SetConfig+0x2cc>)
 800fa02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fa06:	f003 0303 	and.w	r3, r3, #3
 800fa0a:	2b03      	cmp	r3, #3
 800fa0c:	d816      	bhi.n	800fa3c <UART_SetConfig+0xb8>
 800fa0e:	a201      	add	r2, pc, #4	@ (adr r2, 800fa14 <UART_SetConfig+0x90>)
 800fa10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fa14:	0800fa25 	.word	0x0800fa25
 800fa18:	0800fa31 	.word	0x0800fa31
 800fa1c:	0800fa2b 	.word	0x0800fa2b
 800fa20:	0800fa37 	.word	0x0800fa37
 800fa24:	2301      	movs	r3, #1
 800fa26:	77fb      	strb	r3, [r7, #31]
 800fa28:	e150      	b.n	800fccc <UART_SetConfig+0x348>
 800fa2a:	2302      	movs	r3, #2
 800fa2c:	77fb      	strb	r3, [r7, #31]
 800fa2e:	e14d      	b.n	800fccc <UART_SetConfig+0x348>
 800fa30:	2304      	movs	r3, #4
 800fa32:	77fb      	strb	r3, [r7, #31]
 800fa34:	e14a      	b.n	800fccc <UART_SetConfig+0x348>
 800fa36:	2308      	movs	r3, #8
 800fa38:	77fb      	strb	r3, [r7, #31]
 800fa3a:	e147      	b.n	800fccc <UART_SetConfig+0x348>
 800fa3c:	2310      	movs	r3, #16
 800fa3e:	77fb      	strb	r3, [r7, #31]
 800fa40:	e144      	b.n	800fccc <UART_SetConfig+0x348>
 800fa42:	687b      	ldr	r3, [r7, #4]
 800fa44:	681b      	ldr	r3, [r3, #0]
 800fa46:	4a83      	ldr	r2, [pc, #524]	@ (800fc54 <UART_SetConfig+0x2d0>)
 800fa48:	4293      	cmp	r3, r2
 800fa4a:	d132      	bne.n	800fab2 <UART_SetConfig+0x12e>
 800fa4c:	4b80      	ldr	r3, [pc, #512]	@ (800fc50 <UART_SetConfig+0x2cc>)
 800fa4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fa52:	f003 030c 	and.w	r3, r3, #12
 800fa56:	2b0c      	cmp	r3, #12
 800fa58:	d828      	bhi.n	800faac <UART_SetConfig+0x128>
 800fa5a:	a201      	add	r2, pc, #4	@ (adr r2, 800fa60 <UART_SetConfig+0xdc>)
 800fa5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fa60:	0800fa95 	.word	0x0800fa95
 800fa64:	0800faad 	.word	0x0800faad
 800fa68:	0800faad 	.word	0x0800faad
 800fa6c:	0800faad 	.word	0x0800faad
 800fa70:	0800faa1 	.word	0x0800faa1
 800fa74:	0800faad 	.word	0x0800faad
 800fa78:	0800faad 	.word	0x0800faad
 800fa7c:	0800faad 	.word	0x0800faad
 800fa80:	0800fa9b 	.word	0x0800fa9b
 800fa84:	0800faad 	.word	0x0800faad
 800fa88:	0800faad 	.word	0x0800faad
 800fa8c:	0800faad 	.word	0x0800faad
 800fa90:	0800faa7 	.word	0x0800faa7
 800fa94:	2300      	movs	r3, #0
 800fa96:	77fb      	strb	r3, [r7, #31]
 800fa98:	e118      	b.n	800fccc <UART_SetConfig+0x348>
 800fa9a:	2302      	movs	r3, #2
 800fa9c:	77fb      	strb	r3, [r7, #31]
 800fa9e:	e115      	b.n	800fccc <UART_SetConfig+0x348>
 800faa0:	2304      	movs	r3, #4
 800faa2:	77fb      	strb	r3, [r7, #31]
 800faa4:	e112      	b.n	800fccc <UART_SetConfig+0x348>
 800faa6:	2308      	movs	r3, #8
 800faa8:	77fb      	strb	r3, [r7, #31]
 800faaa:	e10f      	b.n	800fccc <UART_SetConfig+0x348>
 800faac:	2310      	movs	r3, #16
 800faae:	77fb      	strb	r3, [r7, #31]
 800fab0:	e10c      	b.n	800fccc <UART_SetConfig+0x348>
 800fab2:	687b      	ldr	r3, [r7, #4]
 800fab4:	681b      	ldr	r3, [r3, #0]
 800fab6:	4a68      	ldr	r2, [pc, #416]	@ (800fc58 <UART_SetConfig+0x2d4>)
 800fab8:	4293      	cmp	r3, r2
 800faba:	d120      	bne.n	800fafe <UART_SetConfig+0x17a>
 800fabc:	4b64      	ldr	r3, [pc, #400]	@ (800fc50 <UART_SetConfig+0x2cc>)
 800fabe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fac2:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800fac6:	2b30      	cmp	r3, #48	@ 0x30
 800fac8:	d013      	beq.n	800faf2 <UART_SetConfig+0x16e>
 800faca:	2b30      	cmp	r3, #48	@ 0x30
 800facc:	d814      	bhi.n	800faf8 <UART_SetConfig+0x174>
 800face:	2b20      	cmp	r3, #32
 800fad0:	d009      	beq.n	800fae6 <UART_SetConfig+0x162>
 800fad2:	2b20      	cmp	r3, #32
 800fad4:	d810      	bhi.n	800faf8 <UART_SetConfig+0x174>
 800fad6:	2b00      	cmp	r3, #0
 800fad8:	d002      	beq.n	800fae0 <UART_SetConfig+0x15c>
 800fada:	2b10      	cmp	r3, #16
 800fadc:	d006      	beq.n	800faec <UART_SetConfig+0x168>
 800fade:	e00b      	b.n	800faf8 <UART_SetConfig+0x174>
 800fae0:	2300      	movs	r3, #0
 800fae2:	77fb      	strb	r3, [r7, #31]
 800fae4:	e0f2      	b.n	800fccc <UART_SetConfig+0x348>
 800fae6:	2302      	movs	r3, #2
 800fae8:	77fb      	strb	r3, [r7, #31]
 800faea:	e0ef      	b.n	800fccc <UART_SetConfig+0x348>
 800faec:	2304      	movs	r3, #4
 800faee:	77fb      	strb	r3, [r7, #31]
 800faf0:	e0ec      	b.n	800fccc <UART_SetConfig+0x348>
 800faf2:	2308      	movs	r3, #8
 800faf4:	77fb      	strb	r3, [r7, #31]
 800faf6:	e0e9      	b.n	800fccc <UART_SetConfig+0x348>
 800faf8:	2310      	movs	r3, #16
 800fafa:	77fb      	strb	r3, [r7, #31]
 800fafc:	e0e6      	b.n	800fccc <UART_SetConfig+0x348>
 800fafe:	687b      	ldr	r3, [r7, #4]
 800fb00:	681b      	ldr	r3, [r3, #0]
 800fb02:	4a56      	ldr	r2, [pc, #344]	@ (800fc5c <UART_SetConfig+0x2d8>)
 800fb04:	4293      	cmp	r3, r2
 800fb06:	d120      	bne.n	800fb4a <UART_SetConfig+0x1c6>
 800fb08:	4b51      	ldr	r3, [pc, #324]	@ (800fc50 <UART_SetConfig+0x2cc>)
 800fb0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fb0e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800fb12:	2bc0      	cmp	r3, #192	@ 0xc0
 800fb14:	d013      	beq.n	800fb3e <UART_SetConfig+0x1ba>
 800fb16:	2bc0      	cmp	r3, #192	@ 0xc0
 800fb18:	d814      	bhi.n	800fb44 <UART_SetConfig+0x1c0>
 800fb1a:	2b80      	cmp	r3, #128	@ 0x80
 800fb1c:	d009      	beq.n	800fb32 <UART_SetConfig+0x1ae>
 800fb1e:	2b80      	cmp	r3, #128	@ 0x80
 800fb20:	d810      	bhi.n	800fb44 <UART_SetConfig+0x1c0>
 800fb22:	2b00      	cmp	r3, #0
 800fb24:	d002      	beq.n	800fb2c <UART_SetConfig+0x1a8>
 800fb26:	2b40      	cmp	r3, #64	@ 0x40
 800fb28:	d006      	beq.n	800fb38 <UART_SetConfig+0x1b4>
 800fb2a:	e00b      	b.n	800fb44 <UART_SetConfig+0x1c0>
 800fb2c:	2300      	movs	r3, #0
 800fb2e:	77fb      	strb	r3, [r7, #31]
 800fb30:	e0cc      	b.n	800fccc <UART_SetConfig+0x348>
 800fb32:	2302      	movs	r3, #2
 800fb34:	77fb      	strb	r3, [r7, #31]
 800fb36:	e0c9      	b.n	800fccc <UART_SetConfig+0x348>
 800fb38:	2304      	movs	r3, #4
 800fb3a:	77fb      	strb	r3, [r7, #31]
 800fb3c:	e0c6      	b.n	800fccc <UART_SetConfig+0x348>
 800fb3e:	2308      	movs	r3, #8
 800fb40:	77fb      	strb	r3, [r7, #31]
 800fb42:	e0c3      	b.n	800fccc <UART_SetConfig+0x348>
 800fb44:	2310      	movs	r3, #16
 800fb46:	77fb      	strb	r3, [r7, #31]
 800fb48:	e0c0      	b.n	800fccc <UART_SetConfig+0x348>
 800fb4a:	687b      	ldr	r3, [r7, #4]
 800fb4c:	681b      	ldr	r3, [r3, #0]
 800fb4e:	4a44      	ldr	r2, [pc, #272]	@ (800fc60 <UART_SetConfig+0x2dc>)
 800fb50:	4293      	cmp	r3, r2
 800fb52:	d125      	bne.n	800fba0 <UART_SetConfig+0x21c>
 800fb54:	4b3e      	ldr	r3, [pc, #248]	@ (800fc50 <UART_SetConfig+0x2cc>)
 800fb56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fb5a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800fb5e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800fb62:	d017      	beq.n	800fb94 <UART_SetConfig+0x210>
 800fb64:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800fb68:	d817      	bhi.n	800fb9a <UART_SetConfig+0x216>
 800fb6a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fb6e:	d00b      	beq.n	800fb88 <UART_SetConfig+0x204>
 800fb70:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fb74:	d811      	bhi.n	800fb9a <UART_SetConfig+0x216>
 800fb76:	2b00      	cmp	r3, #0
 800fb78:	d003      	beq.n	800fb82 <UART_SetConfig+0x1fe>
 800fb7a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800fb7e:	d006      	beq.n	800fb8e <UART_SetConfig+0x20a>
 800fb80:	e00b      	b.n	800fb9a <UART_SetConfig+0x216>
 800fb82:	2300      	movs	r3, #0
 800fb84:	77fb      	strb	r3, [r7, #31]
 800fb86:	e0a1      	b.n	800fccc <UART_SetConfig+0x348>
 800fb88:	2302      	movs	r3, #2
 800fb8a:	77fb      	strb	r3, [r7, #31]
 800fb8c:	e09e      	b.n	800fccc <UART_SetConfig+0x348>
 800fb8e:	2304      	movs	r3, #4
 800fb90:	77fb      	strb	r3, [r7, #31]
 800fb92:	e09b      	b.n	800fccc <UART_SetConfig+0x348>
 800fb94:	2308      	movs	r3, #8
 800fb96:	77fb      	strb	r3, [r7, #31]
 800fb98:	e098      	b.n	800fccc <UART_SetConfig+0x348>
 800fb9a:	2310      	movs	r3, #16
 800fb9c:	77fb      	strb	r3, [r7, #31]
 800fb9e:	e095      	b.n	800fccc <UART_SetConfig+0x348>
 800fba0:	687b      	ldr	r3, [r7, #4]
 800fba2:	681b      	ldr	r3, [r3, #0]
 800fba4:	4a2f      	ldr	r2, [pc, #188]	@ (800fc64 <UART_SetConfig+0x2e0>)
 800fba6:	4293      	cmp	r3, r2
 800fba8:	d125      	bne.n	800fbf6 <UART_SetConfig+0x272>
 800fbaa:	4b29      	ldr	r3, [pc, #164]	@ (800fc50 <UART_SetConfig+0x2cc>)
 800fbac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fbb0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800fbb4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800fbb8:	d017      	beq.n	800fbea <UART_SetConfig+0x266>
 800fbba:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800fbbe:	d817      	bhi.n	800fbf0 <UART_SetConfig+0x26c>
 800fbc0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800fbc4:	d00b      	beq.n	800fbde <UART_SetConfig+0x25a>
 800fbc6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800fbca:	d811      	bhi.n	800fbf0 <UART_SetConfig+0x26c>
 800fbcc:	2b00      	cmp	r3, #0
 800fbce:	d003      	beq.n	800fbd8 <UART_SetConfig+0x254>
 800fbd0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800fbd4:	d006      	beq.n	800fbe4 <UART_SetConfig+0x260>
 800fbd6:	e00b      	b.n	800fbf0 <UART_SetConfig+0x26c>
 800fbd8:	2301      	movs	r3, #1
 800fbda:	77fb      	strb	r3, [r7, #31]
 800fbdc:	e076      	b.n	800fccc <UART_SetConfig+0x348>
 800fbde:	2302      	movs	r3, #2
 800fbe0:	77fb      	strb	r3, [r7, #31]
 800fbe2:	e073      	b.n	800fccc <UART_SetConfig+0x348>
 800fbe4:	2304      	movs	r3, #4
 800fbe6:	77fb      	strb	r3, [r7, #31]
 800fbe8:	e070      	b.n	800fccc <UART_SetConfig+0x348>
 800fbea:	2308      	movs	r3, #8
 800fbec:	77fb      	strb	r3, [r7, #31]
 800fbee:	e06d      	b.n	800fccc <UART_SetConfig+0x348>
 800fbf0:	2310      	movs	r3, #16
 800fbf2:	77fb      	strb	r3, [r7, #31]
 800fbf4:	e06a      	b.n	800fccc <UART_SetConfig+0x348>
 800fbf6:	687b      	ldr	r3, [r7, #4]
 800fbf8:	681b      	ldr	r3, [r3, #0]
 800fbfa:	4a1b      	ldr	r2, [pc, #108]	@ (800fc68 <UART_SetConfig+0x2e4>)
 800fbfc:	4293      	cmp	r3, r2
 800fbfe:	d138      	bne.n	800fc72 <UART_SetConfig+0x2ee>
 800fc00:	4b13      	ldr	r3, [pc, #76]	@ (800fc50 <UART_SetConfig+0x2cc>)
 800fc02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fc06:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800fc0a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800fc0e:	d017      	beq.n	800fc40 <UART_SetConfig+0x2bc>
 800fc10:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800fc14:	d82a      	bhi.n	800fc6c <UART_SetConfig+0x2e8>
 800fc16:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800fc1a:	d00b      	beq.n	800fc34 <UART_SetConfig+0x2b0>
 800fc1c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800fc20:	d824      	bhi.n	800fc6c <UART_SetConfig+0x2e8>
 800fc22:	2b00      	cmp	r3, #0
 800fc24:	d003      	beq.n	800fc2e <UART_SetConfig+0x2aa>
 800fc26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800fc2a:	d006      	beq.n	800fc3a <UART_SetConfig+0x2b6>
 800fc2c:	e01e      	b.n	800fc6c <UART_SetConfig+0x2e8>
 800fc2e:	2300      	movs	r3, #0
 800fc30:	77fb      	strb	r3, [r7, #31]
 800fc32:	e04b      	b.n	800fccc <UART_SetConfig+0x348>
 800fc34:	2302      	movs	r3, #2
 800fc36:	77fb      	strb	r3, [r7, #31]
 800fc38:	e048      	b.n	800fccc <UART_SetConfig+0x348>
 800fc3a:	2304      	movs	r3, #4
 800fc3c:	77fb      	strb	r3, [r7, #31]
 800fc3e:	e045      	b.n	800fccc <UART_SetConfig+0x348>
 800fc40:	2308      	movs	r3, #8
 800fc42:	77fb      	strb	r3, [r7, #31]
 800fc44:	e042      	b.n	800fccc <UART_SetConfig+0x348>
 800fc46:	bf00      	nop
 800fc48:	efff69f3 	.word	0xefff69f3
 800fc4c:	40011000 	.word	0x40011000
 800fc50:	40023800 	.word	0x40023800
 800fc54:	40004400 	.word	0x40004400
 800fc58:	40004800 	.word	0x40004800
 800fc5c:	40004c00 	.word	0x40004c00
 800fc60:	40005000 	.word	0x40005000
 800fc64:	40011400 	.word	0x40011400
 800fc68:	40007800 	.word	0x40007800
 800fc6c:	2310      	movs	r3, #16
 800fc6e:	77fb      	strb	r3, [r7, #31]
 800fc70:	e02c      	b.n	800fccc <UART_SetConfig+0x348>
 800fc72:	687b      	ldr	r3, [r7, #4]
 800fc74:	681b      	ldr	r3, [r3, #0]
 800fc76:	4a72      	ldr	r2, [pc, #456]	@ (800fe40 <UART_SetConfig+0x4bc>)
 800fc78:	4293      	cmp	r3, r2
 800fc7a:	d125      	bne.n	800fcc8 <UART_SetConfig+0x344>
 800fc7c:	4b71      	ldr	r3, [pc, #452]	@ (800fe44 <UART_SetConfig+0x4c0>)
 800fc7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fc82:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800fc86:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800fc8a:	d017      	beq.n	800fcbc <UART_SetConfig+0x338>
 800fc8c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800fc90:	d817      	bhi.n	800fcc2 <UART_SetConfig+0x33e>
 800fc92:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800fc96:	d00b      	beq.n	800fcb0 <UART_SetConfig+0x32c>
 800fc98:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800fc9c:	d811      	bhi.n	800fcc2 <UART_SetConfig+0x33e>
 800fc9e:	2b00      	cmp	r3, #0
 800fca0:	d003      	beq.n	800fcaa <UART_SetConfig+0x326>
 800fca2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800fca6:	d006      	beq.n	800fcb6 <UART_SetConfig+0x332>
 800fca8:	e00b      	b.n	800fcc2 <UART_SetConfig+0x33e>
 800fcaa:	2300      	movs	r3, #0
 800fcac:	77fb      	strb	r3, [r7, #31]
 800fcae:	e00d      	b.n	800fccc <UART_SetConfig+0x348>
 800fcb0:	2302      	movs	r3, #2
 800fcb2:	77fb      	strb	r3, [r7, #31]
 800fcb4:	e00a      	b.n	800fccc <UART_SetConfig+0x348>
 800fcb6:	2304      	movs	r3, #4
 800fcb8:	77fb      	strb	r3, [r7, #31]
 800fcba:	e007      	b.n	800fccc <UART_SetConfig+0x348>
 800fcbc:	2308      	movs	r3, #8
 800fcbe:	77fb      	strb	r3, [r7, #31]
 800fcc0:	e004      	b.n	800fccc <UART_SetConfig+0x348>
 800fcc2:	2310      	movs	r3, #16
 800fcc4:	77fb      	strb	r3, [r7, #31]
 800fcc6:	e001      	b.n	800fccc <UART_SetConfig+0x348>
 800fcc8:	2310      	movs	r3, #16
 800fcca:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800fccc:	687b      	ldr	r3, [r7, #4]
 800fcce:	69db      	ldr	r3, [r3, #28]
 800fcd0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800fcd4:	d15b      	bne.n	800fd8e <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800fcd6:	7ffb      	ldrb	r3, [r7, #31]
 800fcd8:	2b08      	cmp	r3, #8
 800fcda:	d828      	bhi.n	800fd2e <UART_SetConfig+0x3aa>
 800fcdc:	a201      	add	r2, pc, #4	@ (adr r2, 800fce4 <UART_SetConfig+0x360>)
 800fcde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fce2:	bf00      	nop
 800fce4:	0800fd09 	.word	0x0800fd09
 800fce8:	0800fd11 	.word	0x0800fd11
 800fcec:	0800fd19 	.word	0x0800fd19
 800fcf0:	0800fd2f 	.word	0x0800fd2f
 800fcf4:	0800fd1f 	.word	0x0800fd1f
 800fcf8:	0800fd2f 	.word	0x0800fd2f
 800fcfc:	0800fd2f 	.word	0x0800fd2f
 800fd00:	0800fd2f 	.word	0x0800fd2f
 800fd04:	0800fd27 	.word	0x0800fd27
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800fd08:	f7fb fc24 	bl	800b554 <HAL_RCC_GetPCLK1Freq>
 800fd0c:	61b8      	str	r0, [r7, #24]
        break;
 800fd0e:	e013      	b.n	800fd38 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800fd10:	f7fb fc34 	bl	800b57c <HAL_RCC_GetPCLK2Freq>
 800fd14:	61b8      	str	r0, [r7, #24]
        break;
 800fd16:	e00f      	b.n	800fd38 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800fd18:	4b4b      	ldr	r3, [pc, #300]	@ (800fe48 <UART_SetConfig+0x4c4>)
 800fd1a:	61bb      	str	r3, [r7, #24]
        break;
 800fd1c:	e00c      	b.n	800fd38 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800fd1e:	f7fb fb47 	bl	800b3b0 <HAL_RCC_GetSysClockFreq>
 800fd22:	61b8      	str	r0, [r7, #24]
        break;
 800fd24:	e008      	b.n	800fd38 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800fd26:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800fd2a:	61bb      	str	r3, [r7, #24]
        break;
 800fd2c:	e004      	b.n	800fd38 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800fd2e:	2300      	movs	r3, #0
 800fd30:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800fd32:	2301      	movs	r3, #1
 800fd34:	77bb      	strb	r3, [r7, #30]
        break;
 800fd36:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800fd38:	69bb      	ldr	r3, [r7, #24]
 800fd3a:	2b00      	cmp	r3, #0
 800fd3c:	d074      	beq.n	800fe28 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800fd3e:	69bb      	ldr	r3, [r7, #24]
 800fd40:	005a      	lsls	r2, r3, #1
 800fd42:	687b      	ldr	r3, [r7, #4]
 800fd44:	685b      	ldr	r3, [r3, #4]
 800fd46:	085b      	lsrs	r3, r3, #1
 800fd48:	441a      	add	r2, r3
 800fd4a:	687b      	ldr	r3, [r7, #4]
 800fd4c:	685b      	ldr	r3, [r3, #4]
 800fd4e:	fbb2 f3f3 	udiv	r3, r2, r3
 800fd52:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800fd54:	693b      	ldr	r3, [r7, #16]
 800fd56:	2b0f      	cmp	r3, #15
 800fd58:	d916      	bls.n	800fd88 <UART_SetConfig+0x404>
 800fd5a:	693b      	ldr	r3, [r7, #16]
 800fd5c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800fd60:	d212      	bcs.n	800fd88 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800fd62:	693b      	ldr	r3, [r7, #16]
 800fd64:	b29b      	uxth	r3, r3
 800fd66:	f023 030f 	bic.w	r3, r3, #15
 800fd6a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800fd6c:	693b      	ldr	r3, [r7, #16]
 800fd6e:	085b      	lsrs	r3, r3, #1
 800fd70:	b29b      	uxth	r3, r3
 800fd72:	f003 0307 	and.w	r3, r3, #7
 800fd76:	b29a      	uxth	r2, r3
 800fd78:	89fb      	ldrh	r3, [r7, #14]
 800fd7a:	4313      	orrs	r3, r2
 800fd7c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800fd7e:	687b      	ldr	r3, [r7, #4]
 800fd80:	681b      	ldr	r3, [r3, #0]
 800fd82:	89fa      	ldrh	r2, [r7, #14]
 800fd84:	60da      	str	r2, [r3, #12]
 800fd86:	e04f      	b.n	800fe28 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800fd88:	2301      	movs	r3, #1
 800fd8a:	77bb      	strb	r3, [r7, #30]
 800fd8c:	e04c      	b.n	800fe28 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800fd8e:	7ffb      	ldrb	r3, [r7, #31]
 800fd90:	2b08      	cmp	r3, #8
 800fd92:	d828      	bhi.n	800fde6 <UART_SetConfig+0x462>
 800fd94:	a201      	add	r2, pc, #4	@ (adr r2, 800fd9c <UART_SetConfig+0x418>)
 800fd96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fd9a:	bf00      	nop
 800fd9c:	0800fdc1 	.word	0x0800fdc1
 800fda0:	0800fdc9 	.word	0x0800fdc9
 800fda4:	0800fdd1 	.word	0x0800fdd1
 800fda8:	0800fde7 	.word	0x0800fde7
 800fdac:	0800fdd7 	.word	0x0800fdd7
 800fdb0:	0800fde7 	.word	0x0800fde7
 800fdb4:	0800fde7 	.word	0x0800fde7
 800fdb8:	0800fde7 	.word	0x0800fde7
 800fdbc:	0800fddf 	.word	0x0800fddf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800fdc0:	f7fb fbc8 	bl	800b554 <HAL_RCC_GetPCLK1Freq>
 800fdc4:	61b8      	str	r0, [r7, #24]
        break;
 800fdc6:	e013      	b.n	800fdf0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800fdc8:	f7fb fbd8 	bl	800b57c <HAL_RCC_GetPCLK2Freq>
 800fdcc:	61b8      	str	r0, [r7, #24]
        break;
 800fdce:	e00f      	b.n	800fdf0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800fdd0:	4b1d      	ldr	r3, [pc, #116]	@ (800fe48 <UART_SetConfig+0x4c4>)
 800fdd2:	61bb      	str	r3, [r7, #24]
        break;
 800fdd4:	e00c      	b.n	800fdf0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800fdd6:	f7fb faeb 	bl	800b3b0 <HAL_RCC_GetSysClockFreq>
 800fdda:	61b8      	str	r0, [r7, #24]
        break;
 800fddc:	e008      	b.n	800fdf0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800fdde:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800fde2:	61bb      	str	r3, [r7, #24]
        break;
 800fde4:	e004      	b.n	800fdf0 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800fde6:	2300      	movs	r3, #0
 800fde8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800fdea:	2301      	movs	r3, #1
 800fdec:	77bb      	strb	r3, [r7, #30]
        break;
 800fdee:	bf00      	nop
    }

    if (pclk != 0U)
 800fdf0:	69bb      	ldr	r3, [r7, #24]
 800fdf2:	2b00      	cmp	r3, #0
 800fdf4:	d018      	beq.n	800fe28 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800fdf6:	687b      	ldr	r3, [r7, #4]
 800fdf8:	685b      	ldr	r3, [r3, #4]
 800fdfa:	085a      	lsrs	r2, r3, #1
 800fdfc:	69bb      	ldr	r3, [r7, #24]
 800fdfe:	441a      	add	r2, r3
 800fe00:	687b      	ldr	r3, [r7, #4]
 800fe02:	685b      	ldr	r3, [r3, #4]
 800fe04:	fbb2 f3f3 	udiv	r3, r2, r3
 800fe08:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800fe0a:	693b      	ldr	r3, [r7, #16]
 800fe0c:	2b0f      	cmp	r3, #15
 800fe0e:	d909      	bls.n	800fe24 <UART_SetConfig+0x4a0>
 800fe10:	693b      	ldr	r3, [r7, #16]
 800fe12:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800fe16:	d205      	bcs.n	800fe24 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800fe18:	693b      	ldr	r3, [r7, #16]
 800fe1a:	b29a      	uxth	r2, r3
 800fe1c:	687b      	ldr	r3, [r7, #4]
 800fe1e:	681b      	ldr	r3, [r3, #0]
 800fe20:	60da      	str	r2, [r3, #12]
 800fe22:	e001      	b.n	800fe28 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800fe24:	2301      	movs	r3, #1
 800fe26:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800fe28:	687b      	ldr	r3, [r7, #4]
 800fe2a:	2200      	movs	r2, #0
 800fe2c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800fe2e:	687b      	ldr	r3, [r7, #4]
 800fe30:	2200      	movs	r2, #0
 800fe32:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800fe34:	7fbb      	ldrb	r3, [r7, #30]
}
 800fe36:	4618      	mov	r0, r3
 800fe38:	3720      	adds	r7, #32
 800fe3a:	46bd      	mov	sp, r7
 800fe3c:	bd80      	pop	{r7, pc}
 800fe3e:	bf00      	nop
 800fe40:	40007c00 	.word	0x40007c00
 800fe44:	40023800 	.word	0x40023800
 800fe48:	00f42400 	.word	0x00f42400

0800fe4c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800fe4c:	b480      	push	{r7}
 800fe4e:	b083      	sub	sp, #12
 800fe50:	af00      	add	r7, sp, #0
 800fe52:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800fe54:	687b      	ldr	r3, [r7, #4]
 800fe56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fe58:	f003 0308 	and.w	r3, r3, #8
 800fe5c:	2b00      	cmp	r3, #0
 800fe5e:	d00a      	beq.n	800fe76 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800fe60:	687b      	ldr	r3, [r7, #4]
 800fe62:	681b      	ldr	r3, [r3, #0]
 800fe64:	685b      	ldr	r3, [r3, #4]
 800fe66:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800fe6a:	687b      	ldr	r3, [r7, #4]
 800fe6c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800fe6e:	687b      	ldr	r3, [r7, #4]
 800fe70:	681b      	ldr	r3, [r3, #0]
 800fe72:	430a      	orrs	r2, r1
 800fe74:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800fe76:	687b      	ldr	r3, [r7, #4]
 800fe78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fe7a:	f003 0301 	and.w	r3, r3, #1
 800fe7e:	2b00      	cmp	r3, #0
 800fe80:	d00a      	beq.n	800fe98 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800fe82:	687b      	ldr	r3, [r7, #4]
 800fe84:	681b      	ldr	r3, [r3, #0]
 800fe86:	685b      	ldr	r3, [r3, #4]
 800fe88:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800fe8c:	687b      	ldr	r3, [r7, #4]
 800fe8e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800fe90:	687b      	ldr	r3, [r7, #4]
 800fe92:	681b      	ldr	r3, [r3, #0]
 800fe94:	430a      	orrs	r2, r1
 800fe96:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800fe98:	687b      	ldr	r3, [r7, #4]
 800fe9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fe9c:	f003 0302 	and.w	r3, r3, #2
 800fea0:	2b00      	cmp	r3, #0
 800fea2:	d00a      	beq.n	800feba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800fea4:	687b      	ldr	r3, [r7, #4]
 800fea6:	681b      	ldr	r3, [r3, #0]
 800fea8:	685b      	ldr	r3, [r3, #4]
 800feaa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800feae:	687b      	ldr	r3, [r7, #4]
 800feb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800feb2:	687b      	ldr	r3, [r7, #4]
 800feb4:	681b      	ldr	r3, [r3, #0]
 800feb6:	430a      	orrs	r2, r1
 800feb8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800feba:	687b      	ldr	r3, [r7, #4]
 800febc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800febe:	f003 0304 	and.w	r3, r3, #4
 800fec2:	2b00      	cmp	r3, #0
 800fec4:	d00a      	beq.n	800fedc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800fec6:	687b      	ldr	r3, [r7, #4]
 800fec8:	681b      	ldr	r3, [r3, #0]
 800feca:	685b      	ldr	r3, [r3, #4]
 800fecc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800fed0:	687b      	ldr	r3, [r7, #4]
 800fed2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800fed4:	687b      	ldr	r3, [r7, #4]
 800fed6:	681b      	ldr	r3, [r3, #0]
 800fed8:	430a      	orrs	r2, r1
 800feda:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800fedc:	687b      	ldr	r3, [r7, #4]
 800fede:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fee0:	f003 0310 	and.w	r3, r3, #16
 800fee4:	2b00      	cmp	r3, #0
 800fee6:	d00a      	beq.n	800fefe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800fee8:	687b      	ldr	r3, [r7, #4]
 800feea:	681b      	ldr	r3, [r3, #0]
 800feec:	689b      	ldr	r3, [r3, #8]
 800feee:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800fef2:	687b      	ldr	r3, [r7, #4]
 800fef4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800fef6:	687b      	ldr	r3, [r7, #4]
 800fef8:	681b      	ldr	r3, [r3, #0]
 800fefa:	430a      	orrs	r2, r1
 800fefc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800fefe:	687b      	ldr	r3, [r7, #4]
 800ff00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ff02:	f003 0320 	and.w	r3, r3, #32
 800ff06:	2b00      	cmp	r3, #0
 800ff08:	d00a      	beq.n	800ff20 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ff0a:	687b      	ldr	r3, [r7, #4]
 800ff0c:	681b      	ldr	r3, [r3, #0]
 800ff0e:	689b      	ldr	r3, [r3, #8]
 800ff10:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800ff14:	687b      	ldr	r3, [r7, #4]
 800ff16:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ff18:	687b      	ldr	r3, [r7, #4]
 800ff1a:	681b      	ldr	r3, [r3, #0]
 800ff1c:	430a      	orrs	r2, r1
 800ff1e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ff20:	687b      	ldr	r3, [r7, #4]
 800ff22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ff24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ff28:	2b00      	cmp	r3, #0
 800ff2a:	d01a      	beq.n	800ff62 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ff2c:	687b      	ldr	r3, [r7, #4]
 800ff2e:	681b      	ldr	r3, [r3, #0]
 800ff30:	685b      	ldr	r3, [r3, #4]
 800ff32:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800ff36:	687b      	ldr	r3, [r7, #4]
 800ff38:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800ff3a:	687b      	ldr	r3, [r7, #4]
 800ff3c:	681b      	ldr	r3, [r3, #0]
 800ff3e:	430a      	orrs	r2, r1
 800ff40:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ff42:	687b      	ldr	r3, [r7, #4]
 800ff44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ff46:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ff4a:	d10a      	bne.n	800ff62 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ff4c:	687b      	ldr	r3, [r7, #4]
 800ff4e:	681b      	ldr	r3, [r3, #0]
 800ff50:	685b      	ldr	r3, [r3, #4]
 800ff52:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800ff56:	687b      	ldr	r3, [r7, #4]
 800ff58:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ff5a:	687b      	ldr	r3, [r7, #4]
 800ff5c:	681b      	ldr	r3, [r3, #0]
 800ff5e:	430a      	orrs	r2, r1
 800ff60:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ff62:	687b      	ldr	r3, [r7, #4]
 800ff64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ff66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ff6a:	2b00      	cmp	r3, #0
 800ff6c:	d00a      	beq.n	800ff84 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ff6e:	687b      	ldr	r3, [r7, #4]
 800ff70:	681b      	ldr	r3, [r3, #0]
 800ff72:	685b      	ldr	r3, [r3, #4]
 800ff74:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800ff78:	687b      	ldr	r3, [r7, #4]
 800ff7a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800ff7c:	687b      	ldr	r3, [r7, #4]
 800ff7e:	681b      	ldr	r3, [r3, #0]
 800ff80:	430a      	orrs	r2, r1
 800ff82:	605a      	str	r2, [r3, #4]
  }
}
 800ff84:	bf00      	nop
 800ff86:	370c      	adds	r7, #12
 800ff88:	46bd      	mov	sp, r7
 800ff8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff8e:	4770      	bx	lr

0800ff90 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ff90:	b580      	push	{r7, lr}
 800ff92:	b08c      	sub	sp, #48	@ 0x30
 800ff94:	af02      	add	r7, sp, #8
 800ff96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ff98:	687b      	ldr	r3, [r7, #4]
 800ff9a:	2200      	movs	r2, #0
 800ff9c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ffa0:	f7f5 f93c 	bl	800521c <HAL_GetTick>
 800ffa4:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ffa6:	687b      	ldr	r3, [r7, #4]
 800ffa8:	681b      	ldr	r3, [r3, #0]
 800ffaa:	681b      	ldr	r3, [r3, #0]
 800ffac:	f003 0308 	and.w	r3, r3, #8
 800ffb0:	2b08      	cmp	r3, #8
 800ffb2:	d12e      	bne.n	8010012 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ffb4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800ffb8:	9300      	str	r3, [sp, #0]
 800ffba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ffbc:	2200      	movs	r2, #0
 800ffbe:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800ffc2:	6878      	ldr	r0, [r7, #4]
 800ffc4:	f000 f83b 	bl	801003e <UART_WaitOnFlagUntilTimeout>
 800ffc8:	4603      	mov	r3, r0
 800ffca:	2b00      	cmp	r3, #0
 800ffcc:	d021      	beq.n	8010012 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800ffce:	687b      	ldr	r3, [r7, #4]
 800ffd0:	681b      	ldr	r3, [r3, #0]
 800ffd2:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ffd4:	693b      	ldr	r3, [r7, #16]
 800ffd6:	e853 3f00 	ldrex	r3, [r3]
 800ffda:	60fb      	str	r3, [r7, #12]
   return(result);
 800ffdc:	68fb      	ldr	r3, [r7, #12]
 800ffde:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ffe2:	623b      	str	r3, [r7, #32]
 800ffe4:	687b      	ldr	r3, [r7, #4]
 800ffe6:	681b      	ldr	r3, [r3, #0]
 800ffe8:	461a      	mov	r2, r3
 800ffea:	6a3b      	ldr	r3, [r7, #32]
 800ffec:	61fb      	str	r3, [r7, #28]
 800ffee:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fff0:	69b9      	ldr	r1, [r7, #24]
 800fff2:	69fa      	ldr	r2, [r7, #28]
 800fff4:	e841 2300 	strex	r3, r2, [r1]
 800fff8:	617b      	str	r3, [r7, #20]
   return(result);
 800fffa:	697b      	ldr	r3, [r7, #20]
 800fffc:	2b00      	cmp	r3, #0
 800fffe:	d1e6      	bne.n	800ffce <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8010000:	687b      	ldr	r3, [r7, #4]
 8010002:	2220      	movs	r2, #32
 8010004:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8010006:	687b      	ldr	r3, [r7, #4]
 8010008:	2200      	movs	r2, #0
 801000a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 801000e:	2303      	movs	r3, #3
 8010010:	e011      	b.n	8010036 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8010012:	687b      	ldr	r3, [r7, #4]
 8010014:	2220      	movs	r2, #32
 8010016:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8010018:	687b      	ldr	r3, [r7, #4]
 801001a:	2220      	movs	r2, #32
 801001c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010020:	687b      	ldr	r3, [r7, #4]
 8010022:	2200      	movs	r2, #0
 8010024:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010026:	687b      	ldr	r3, [r7, #4]
 8010028:	2200      	movs	r2, #0
 801002a:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 801002c:	687b      	ldr	r3, [r7, #4]
 801002e:	2200      	movs	r2, #0
 8010030:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8010034:	2300      	movs	r3, #0
}
 8010036:	4618      	mov	r0, r3
 8010038:	3728      	adds	r7, #40	@ 0x28
 801003a:	46bd      	mov	sp, r7
 801003c:	bd80      	pop	{r7, pc}

0801003e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 801003e:	b580      	push	{r7, lr}
 8010040:	b084      	sub	sp, #16
 8010042:	af00      	add	r7, sp, #0
 8010044:	60f8      	str	r0, [r7, #12]
 8010046:	60b9      	str	r1, [r7, #8]
 8010048:	603b      	str	r3, [r7, #0]
 801004a:	4613      	mov	r3, r2
 801004c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801004e:	e04f      	b.n	80100f0 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8010050:	69bb      	ldr	r3, [r7, #24]
 8010052:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8010056:	d04b      	beq.n	80100f0 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010058:	f7f5 f8e0 	bl	800521c <HAL_GetTick>
 801005c:	4602      	mov	r2, r0
 801005e:	683b      	ldr	r3, [r7, #0]
 8010060:	1ad3      	subs	r3, r2, r3
 8010062:	69ba      	ldr	r2, [r7, #24]
 8010064:	429a      	cmp	r2, r3
 8010066:	d302      	bcc.n	801006e <UART_WaitOnFlagUntilTimeout+0x30>
 8010068:	69bb      	ldr	r3, [r7, #24]
 801006a:	2b00      	cmp	r3, #0
 801006c:	d101      	bne.n	8010072 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 801006e:	2303      	movs	r3, #3
 8010070:	e04e      	b.n	8010110 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8010072:	68fb      	ldr	r3, [r7, #12]
 8010074:	681b      	ldr	r3, [r3, #0]
 8010076:	681b      	ldr	r3, [r3, #0]
 8010078:	f003 0304 	and.w	r3, r3, #4
 801007c:	2b00      	cmp	r3, #0
 801007e:	d037      	beq.n	80100f0 <UART_WaitOnFlagUntilTimeout+0xb2>
 8010080:	68bb      	ldr	r3, [r7, #8]
 8010082:	2b80      	cmp	r3, #128	@ 0x80
 8010084:	d034      	beq.n	80100f0 <UART_WaitOnFlagUntilTimeout+0xb2>
 8010086:	68bb      	ldr	r3, [r7, #8]
 8010088:	2b40      	cmp	r3, #64	@ 0x40
 801008a:	d031      	beq.n	80100f0 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 801008c:	68fb      	ldr	r3, [r7, #12]
 801008e:	681b      	ldr	r3, [r3, #0]
 8010090:	69db      	ldr	r3, [r3, #28]
 8010092:	f003 0308 	and.w	r3, r3, #8
 8010096:	2b08      	cmp	r3, #8
 8010098:	d110      	bne.n	80100bc <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 801009a:	68fb      	ldr	r3, [r7, #12]
 801009c:	681b      	ldr	r3, [r3, #0]
 801009e:	2208      	movs	r2, #8
 80100a0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80100a2:	68f8      	ldr	r0, [r7, #12]
 80100a4:	f000 f838 	bl	8010118 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80100a8:	68fb      	ldr	r3, [r7, #12]
 80100aa:	2208      	movs	r2, #8
 80100ac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80100b0:	68fb      	ldr	r3, [r7, #12]
 80100b2:	2200      	movs	r2, #0
 80100b4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80100b8:	2301      	movs	r3, #1
 80100ba:	e029      	b.n	8010110 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80100bc:	68fb      	ldr	r3, [r7, #12]
 80100be:	681b      	ldr	r3, [r3, #0]
 80100c0:	69db      	ldr	r3, [r3, #28]
 80100c2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80100c6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80100ca:	d111      	bne.n	80100f0 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80100cc:	68fb      	ldr	r3, [r7, #12]
 80100ce:	681b      	ldr	r3, [r3, #0]
 80100d0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80100d4:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80100d6:	68f8      	ldr	r0, [r7, #12]
 80100d8:	f000 f81e 	bl	8010118 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80100dc:	68fb      	ldr	r3, [r7, #12]
 80100de:	2220      	movs	r2, #32
 80100e0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80100e4:	68fb      	ldr	r3, [r7, #12]
 80100e6:	2200      	movs	r2, #0
 80100e8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80100ec:	2303      	movs	r3, #3
 80100ee:	e00f      	b.n	8010110 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80100f0:	68fb      	ldr	r3, [r7, #12]
 80100f2:	681b      	ldr	r3, [r3, #0]
 80100f4:	69da      	ldr	r2, [r3, #28]
 80100f6:	68bb      	ldr	r3, [r7, #8]
 80100f8:	4013      	ands	r3, r2
 80100fa:	68ba      	ldr	r2, [r7, #8]
 80100fc:	429a      	cmp	r2, r3
 80100fe:	bf0c      	ite	eq
 8010100:	2301      	moveq	r3, #1
 8010102:	2300      	movne	r3, #0
 8010104:	b2db      	uxtb	r3, r3
 8010106:	461a      	mov	r2, r3
 8010108:	79fb      	ldrb	r3, [r7, #7]
 801010a:	429a      	cmp	r2, r3
 801010c:	d0a0      	beq.n	8010050 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 801010e:	2300      	movs	r3, #0
}
 8010110:	4618      	mov	r0, r3
 8010112:	3710      	adds	r7, #16
 8010114:	46bd      	mov	sp, r7
 8010116:	bd80      	pop	{r7, pc}

08010118 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8010118:	b480      	push	{r7}
 801011a:	b095      	sub	sp, #84	@ 0x54
 801011c:	af00      	add	r7, sp, #0
 801011e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8010120:	687b      	ldr	r3, [r7, #4]
 8010122:	681b      	ldr	r3, [r3, #0]
 8010124:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010126:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010128:	e853 3f00 	ldrex	r3, [r3]
 801012c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 801012e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010130:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010134:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010136:	687b      	ldr	r3, [r7, #4]
 8010138:	681b      	ldr	r3, [r3, #0]
 801013a:	461a      	mov	r2, r3
 801013c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801013e:	643b      	str	r3, [r7, #64]	@ 0x40
 8010140:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010142:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8010144:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010146:	e841 2300 	strex	r3, r2, [r1]
 801014a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801014c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801014e:	2b00      	cmp	r3, #0
 8010150:	d1e6      	bne.n	8010120 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010152:	687b      	ldr	r3, [r7, #4]
 8010154:	681b      	ldr	r3, [r3, #0]
 8010156:	3308      	adds	r3, #8
 8010158:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801015a:	6a3b      	ldr	r3, [r7, #32]
 801015c:	e853 3f00 	ldrex	r3, [r3]
 8010160:	61fb      	str	r3, [r7, #28]
   return(result);
 8010162:	69fb      	ldr	r3, [r7, #28]
 8010164:	f023 0301 	bic.w	r3, r3, #1
 8010168:	64bb      	str	r3, [r7, #72]	@ 0x48
 801016a:	687b      	ldr	r3, [r7, #4]
 801016c:	681b      	ldr	r3, [r3, #0]
 801016e:	3308      	adds	r3, #8
 8010170:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010172:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8010174:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010176:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010178:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801017a:	e841 2300 	strex	r3, r2, [r1]
 801017e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010182:	2b00      	cmp	r3, #0
 8010184:	d1e5      	bne.n	8010152 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010186:	687b      	ldr	r3, [r7, #4]
 8010188:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801018a:	2b01      	cmp	r3, #1
 801018c:	d118      	bne.n	80101c0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801018e:	687b      	ldr	r3, [r7, #4]
 8010190:	681b      	ldr	r3, [r3, #0]
 8010192:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010194:	68fb      	ldr	r3, [r7, #12]
 8010196:	e853 3f00 	ldrex	r3, [r3]
 801019a:	60bb      	str	r3, [r7, #8]
   return(result);
 801019c:	68bb      	ldr	r3, [r7, #8]
 801019e:	f023 0310 	bic.w	r3, r3, #16
 80101a2:	647b      	str	r3, [r7, #68]	@ 0x44
 80101a4:	687b      	ldr	r3, [r7, #4]
 80101a6:	681b      	ldr	r3, [r3, #0]
 80101a8:	461a      	mov	r2, r3
 80101aa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80101ac:	61bb      	str	r3, [r7, #24]
 80101ae:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80101b0:	6979      	ldr	r1, [r7, #20]
 80101b2:	69ba      	ldr	r2, [r7, #24]
 80101b4:	e841 2300 	strex	r3, r2, [r1]
 80101b8:	613b      	str	r3, [r7, #16]
   return(result);
 80101ba:	693b      	ldr	r3, [r7, #16]
 80101bc:	2b00      	cmp	r3, #0
 80101be:	d1e6      	bne.n	801018e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80101c0:	687b      	ldr	r3, [r7, #4]
 80101c2:	2220      	movs	r2, #32
 80101c4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80101c8:	687b      	ldr	r3, [r7, #4]
 80101ca:	2200      	movs	r2, #0
 80101cc:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80101ce:	687b      	ldr	r3, [r7, #4]
 80101d0:	2200      	movs	r2, #0
 80101d2:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80101d4:	bf00      	nop
 80101d6:	3754      	adds	r7, #84	@ 0x54
 80101d8:	46bd      	mov	sp, r7
 80101da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101de:	4770      	bx	lr

080101e0 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 80101e0:	b480      	push	{r7}
 80101e2:	b083      	sub	sp, #12
 80101e4:	af00      	add	r7, sp, #0
 80101e6:	6078      	str	r0, [r7, #4]
 80101e8:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 80101ea:	683b      	ldr	r3, [r7, #0]
 80101ec:	681b      	ldr	r3, [r3, #0]
 80101ee:	2b00      	cmp	r3, #0
 80101f0:	d121      	bne.n	8010236 <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 80101f2:	687b      	ldr	r3, [r7, #4]
 80101f4:	681a      	ldr	r2, [r3, #0]
 80101f6:	4b27      	ldr	r3, [pc, #156]	@ (8010294 <FMC_SDRAM_Init+0xb4>)
 80101f8:	4013      	ands	r3, r2
 80101fa:	683a      	ldr	r2, [r7, #0]
 80101fc:	6851      	ldr	r1, [r2, #4]
 80101fe:	683a      	ldr	r2, [r7, #0]
 8010200:	6892      	ldr	r2, [r2, #8]
 8010202:	4311      	orrs	r1, r2
 8010204:	683a      	ldr	r2, [r7, #0]
 8010206:	68d2      	ldr	r2, [r2, #12]
 8010208:	4311      	orrs	r1, r2
 801020a:	683a      	ldr	r2, [r7, #0]
 801020c:	6912      	ldr	r2, [r2, #16]
 801020e:	4311      	orrs	r1, r2
 8010210:	683a      	ldr	r2, [r7, #0]
 8010212:	6952      	ldr	r2, [r2, #20]
 8010214:	4311      	orrs	r1, r2
 8010216:	683a      	ldr	r2, [r7, #0]
 8010218:	6992      	ldr	r2, [r2, #24]
 801021a:	4311      	orrs	r1, r2
 801021c:	683a      	ldr	r2, [r7, #0]
 801021e:	69d2      	ldr	r2, [r2, #28]
 8010220:	4311      	orrs	r1, r2
 8010222:	683a      	ldr	r2, [r7, #0]
 8010224:	6a12      	ldr	r2, [r2, #32]
 8010226:	4311      	orrs	r1, r2
 8010228:	683a      	ldr	r2, [r7, #0]
 801022a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 801022c:	430a      	orrs	r2, r1
 801022e:	431a      	orrs	r2, r3
 8010230:	687b      	ldr	r3, [r7, #4]
 8010232:	601a      	str	r2, [r3, #0]
 8010234:	e026      	b.n	8010284 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8010236:	687b      	ldr	r3, [r7, #4]
 8010238:	681b      	ldr	r3, [r3, #0]
 801023a:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 801023e:	683b      	ldr	r3, [r7, #0]
 8010240:	69d9      	ldr	r1, [r3, #28]
 8010242:	683b      	ldr	r3, [r7, #0]
 8010244:	6a1b      	ldr	r3, [r3, #32]
 8010246:	4319      	orrs	r1, r3
 8010248:	683b      	ldr	r3, [r7, #0]
 801024a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801024c:	430b      	orrs	r3, r1
 801024e:	431a      	orrs	r2, r3
 8010250:	687b      	ldr	r3, [r7, #4]
 8010252:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8010254:	687b      	ldr	r3, [r7, #4]
 8010256:	685a      	ldr	r2, [r3, #4]
 8010258:	4b0e      	ldr	r3, [pc, #56]	@ (8010294 <FMC_SDRAM_Init+0xb4>)
 801025a:	4013      	ands	r3, r2
 801025c:	683a      	ldr	r2, [r7, #0]
 801025e:	6851      	ldr	r1, [r2, #4]
 8010260:	683a      	ldr	r2, [r7, #0]
 8010262:	6892      	ldr	r2, [r2, #8]
 8010264:	4311      	orrs	r1, r2
 8010266:	683a      	ldr	r2, [r7, #0]
 8010268:	68d2      	ldr	r2, [r2, #12]
 801026a:	4311      	orrs	r1, r2
 801026c:	683a      	ldr	r2, [r7, #0]
 801026e:	6912      	ldr	r2, [r2, #16]
 8010270:	4311      	orrs	r1, r2
 8010272:	683a      	ldr	r2, [r7, #0]
 8010274:	6952      	ldr	r2, [r2, #20]
 8010276:	4311      	orrs	r1, r2
 8010278:	683a      	ldr	r2, [r7, #0]
 801027a:	6992      	ldr	r2, [r2, #24]
 801027c:	430a      	orrs	r2, r1
 801027e:	431a      	orrs	r2, r3
 8010280:	687b      	ldr	r3, [r7, #4]
 8010282:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8010284:	2300      	movs	r3, #0
}
 8010286:	4618      	mov	r0, r3
 8010288:	370c      	adds	r7, #12
 801028a:	46bd      	mov	sp, r7
 801028c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010290:	4770      	bx	lr
 8010292:	bf00      	nop
 8010294:	ffff8000 	.word	0xffff8000

08010298 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8010298:	b480      	push	{r7}
 801029a:	b085      	sub	sp, #20
 801029c:	af00      	add	r7, sp, #0
 801029e:	60f8      	str	r0, [r7, #12]
 80102a0:	60b9      	str	r1, [r7, #8]
 80102a2:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 80102a4:	687b      	ldr	r3, [r7, #4]
 80102a6:	2b00      	cmp	r3, #0
 80102a8:	d128      	bne.n	80102fc <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 80102aa:	68fb      	ldr	r3, [r7, #12]
 80102ac:	689b      	ldr	r3, [r3, #8]
 80102ae:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 80102b2:	68bb      	ldr	r3, [r7, #8]
 80102b4:	681b      	ldr	r3, [r3, #0]
 80102b6:	1e59      	subs	r1, r3, #1
 80102b8:	68bb      	ldr	r3, [r7, #8]
 80102ba:	685b      	ldr	r3, [r3, #4]
 80102bc:	3b01      	subs	r3, #1
 80102be:	011b      	lsls	r3, r3, #4
 80102c0:	4319      	orrs	r1, r3
 80102c2:	68bb      	ldr	r3, [r7, #8]
 80102c4:	689b      	ldr	r3, [r3, #8]
 80102c6:	3b01      	subs	r3, #1
 80102c8:	021b      	lsls	r3, r3, #8
 80102ca:	4319      	orrs	r1, r3
 80102cc:	68bb      	ldr	r3, [r7, #8]
 80102ce:	68db      	ldr	r3, [r3, #12]
 80102d0:	3b01      	subs	r3, #1
 80102d2:	031b      	lsls	r3, r3, #12
 80102d4:	4319      	orrs	r1, r3
 80102d6:	68bb      	ldr	r3, [r7, #8]
 80102d8:	691b      	ldr	r3, [r3, #16]
 80102da:	3b01      	subs	r3, #1
 80102dc:	041b      	lsls	r3, r3, #16
 80102de:	4319      	orrs	r1, r3
 80102e0:	68bb      	ldr	r3, [r7, #8]
 80102e2:	695b      	ldr	r3, [r3, #20]
 80102e4:	3b01      	subs	r3, #1
 80102e6:	051b      	lsls	r3, r3, #20
 80102e8:	4319      	orrs	r1, r3
 80102ea:	68bb      	ldr	r3, [r7, #8]
 80102ec:	699b      	ldr	r3, [r3, #24]
 80102ee:	3b01      	subs	r3, #1
 80102f0:	061b      	lsls	r3, r3, #24
 80102f2:	430b      	orrs	r3, r1
 80102f4:	431a      	orrs	r2, r3
 80102f6:	68fb      	ldr	r3, [r7, #12]
 80102f8:	609a      	str	r2, [r3, #8]
 80102fa:	e02d      	b.n	8010358 <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 80102fc:	68fb      	ldr	r3, [r7, #12]
 80102fe:	689a      	ldr	r2, [r3, #8]
 8010300:	4b19      	ldr	r3, [pc, #100]	@ (8010368 <FMC_SDRAM_Timing_Init+0xd0>)
 8010302:	4013      	ands	r3, r2
 8010304:	68ba      	ldr	r2, [r7, #8]
 8010306:	68d2      	ldr	r2, [r2, #12]
 8010308:	3a01      	subs	r2, #1
 801030a:	0311      	lsls	r1, r2, #12
 801030c:	68ba      	ldr	r2, [r7, #8]
 801030e:	6952      	ldr	r2, [r2, #20]
 8010310:	3a01      	subs	r2, #1
 8010312:	0512      	lsls	r2, r2, #20
 8010314:	430a      	orrs	r2, r1
 8010316:	431a      	orrs	r2, r3
 8010318:	68fb      	ldr	r3, [r7, #12]
 801031a:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 801031c:	68fb      	ldr	r3, [r7, #12]
 801031e:	68db      	ldr	r3, [r3, #12]
 8010320:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8010324:	68bb      	ldr	r3, [r7, #8]
 8010326:	681b      	ldr	r3, [r3, #0]
 8010328:	1e59      	subs	r1, r3, #1
 801032a:	68bb      	ldr	r3, [r7, #8]
 801032c:	685b      	ldr	r3, [r3, #4]
 801032e:	3b01      	subs	r3, #1
 8010330:	011b      	lsls	r3, r3, #4
 8010332:	4319      	orrs	r1, r3
 8010334:	68bb      	ldr	r3, [r7, #8]
 8010336:	689b      	ldr	r3, [r3, #8]
 8010338:	3b01      	subs	r3, #1
 801033a:	021b      	lsls	r3, r3, #8
 801033c:	4319      	orrs	r1, r3
 801033e:	68bb      	ldr	r3, [r7, #8]
 8010340:	691b      	ldr	r3, [r3, #16]
 8010342:	3b01      	subs	r3, #1
 8010344:	041b      	lsls	r3, r3, #16
 8010346:	4319      	orrs	r1, r3
 8010348:	68bb      	ldr	r3, [r7, #8]
 801034a:	699b      	ldr	r3, [r3, #24]
 801034c:	3b01      	subs	r3, #1
 801034e:	061b      	lsls	r3, r3, #24
 8010350:	430b      	orrs	r3, r1
 8010352:	431a      	orrs	r2, r3
 8010354:	68fb      	ldr	r3, [r7, #12]
 8010356:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 8010358:	2300      	movs	r3, #0
}
 801035a:	4618      	mov	r0, r3
 801035c:	3714      	adds	r7, #20
 801035e:	46bd      	mov	sp, r7
 8010360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010364:	4770      	bx	lr
 8010366:	bf00      	nop
 8010368:	ff0f0fff 	.word	0xff0f0fff

0801036c <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 801036c:	b084      	sub	sp, #16
 801036e:	b480      	push	{r7}
 8010370:	b085      	sub	sp, #20
 8010372:	af00      	add	r7, sp, #0
 8010374:	6078      	str	r0, [r7, #4]
 8010376:	f107 001c 	add.w	r0, r7, #28
 801037a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 801037e:	2300      	movs	r3, #0
 8010380:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8010382:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8010384:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8010386:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8010388:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 801038a:	431a      	orrs	r2, r3
             Init.BusWide             |\
 801038c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 801038e:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8010390:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 8010392:	431a      	orrs	r2, r3
             Init.ClockDiv
 8010394:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 8010396:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8010398:	68fa      	ldr	r2, [r7, #12]
 801039a:	4313      	orrs	r3, r2
 801039c:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 801039e:	687b      	ldr	r3, [r7, #4]
 80103a0:	685a      	ldr	r2, [r3, #4]
 80103a2:	4b07      	ldr	r3, [pc, #28]	@ (80103c0 <SDMMC_Init+0x54>)
 80103a4:	4013      	ands	r3, r2
 80103a6:	68fa      	ldr	r2, [r7, #12]
 80103a8:	431a      	orrs	r2, r3
 80103aa:	687b      	ldr	r3, [r7, #4]
 80103ac:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80103ae:	2300      	movs	r3, #0
}
 80103b0:	4618      	mov	r0, r3
 80103b2:	3714      	adds	r7, #20
 80103b4:	46bd      	mov	sp, r7
 80103b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103ba:	b004      	add	sp, #16
 80103bc:	4770      	bx	lr
 80103be:	bf00      	nop
 80103c0:	ffff8100 	.word	0xffff8100

080103c4 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 80103c4:	b480      	push	{r7}
 80103c6:	b083      	sub	sp, #12
 80103c8:	af00      	add	r7, sp, #0
 80103ca:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDMMCx->FIFO);
 80103cc:	687b      	ldr	r3, [r7, #4]
 80103ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 80103d2:	4618      	mov	r0, r3
 80103d4:	370c      	adds	r7, #12
 80103d6:	46bd      	mov	sp, r7
 80103d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103dc:	4770      	bx	lr

080103de <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{  
 80103de:	b480      	push	{r7}
 80103e0:	b083      	sub	sp, #12
 80103e2:	af00      	add	r7, sp, #0
 80103e4:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 80103e6:	687b      	ldr	r3, [r7, #4]
 80103e8:	2203      	movs	r2, #3
 80103ea:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80103ec:	2300      	movs	r3, #0
}
 80103ee:	4618      	mov	r0, r3
 80103f0:	370c      	adds	r7, #12
 80103f2:	46bd      	mov	sp, r7
 80103f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103f8:	4770      	bx	lr

080103fa <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)  
{
 80103fa:	b480      	push	{r7}
 80103fc:	b083      	sub	sp, #12
 80103fe:	af00      	add	r7, sp, #0
 8010400:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8010402:	687b      	ldr	r3, [r7, #4]
 8010404:	681b      	ldr	r3, [r3, #0]
 8010406:	f003 0303 	and.w	r3, r3, #3
}
 801040a:	4618      	mov	r0, r3
 801040c:	370c      	adds	r7, #12
 801040e:	46bd      	mov	sp, r7
 8010410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010414:	4770      	bx	lr
	...

08010418 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 8010418:	b480      	push	{r7}
 801041a:	b085      	sub	sp, #20
 801041c:	af00      	add	r7, sp, #0
 801041e:	6078      	str	r0, [r7, #4]
 8010420:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8010422:	2300      	movs	r3, #0
 8010424:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 8010426:	683b      	ldr	r3, [r7, #0]
 8010428:	681a      	ldr	r2, [r3, #0]
 801042a:	687b      	ldr	r3, [r7, #4]
 801042c:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 801042e:	683b      	ldr	r3, [r7, #0]
 8010430:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8010432:	683b      	ldr	r3, [r7, #0]
 8010434:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8010436:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8010438:	683b      	ldr	r3, [r7, #0]
 801043a:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 801043c:	431a      	orrs	r2, r3
                       Command->CPSM);
 801043e:	683b      	ldr	r3, [r7, #0]
 8010440:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8010442:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8010444:	68fa      	ldr	r2, [r7, #12]
 8010446:	4313      	orrs	r3, r2
 8010448:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 801044a:	687b      	ldr	r3, [r7, #4]
 801044c:	68da      	ldr	r2, [r3, #12]
 801044e:	4b06      	ldr	r3, [pc, #24]	@ (8010468 <SDMMC_SendCommand+0x50>)
 8010450:	4013      	ands	r3, r2
 8010452:	68fa      	ldr	r2, [r7, #12]
 8010454:	431a      	orrs	r2, r3
 8010456:	687b      	ldr	r3, [r7, #4]
 8010458:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 801045a:	2300      	movs	r3, #0
}
 801045c:	4618      	mov	r0, r3
 801045e:	3714      	adds	r7, #20
 8010460:	46bd      	mov	sp, r7
 8010462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010466:	4770      	bx	lr
 8010468:	fffff000 	.word	0xfffff000

0801046c <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 801046c:	b480      	push	{r7}
 801046e:	b083      	sub	sp, #12
 8010470:	af00      	add	r7, sp, #0
 8010472:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8010474:	687b      	ldr	r3, [r7, #4]
 8010476:	691b      	ldr	r3, [r3, #16]
 8010478:	b2db      	uxtb	r3, r3
}
 801047a:	4618      	mov	r0, r3
 801047c:	370c      	adds	r7, #12
 801047e:	46bd      	mov	sp, r7
 8010480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010484:	4770      	bx	lr

08010486 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 8010486:	b480      	push	{r7}
 8010488:	b085      	sub	sp, #20
 801048a:	af00      	add	r7, sp, #0
 801048c:	6078      	str	r0, [r7, #4]
 801048e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 8010490:	687b      	ldr	r3, [r7, #4]
 8010492:	3314      	adds	r3, #20
 8010494:	461a      	mov	r2, r3
 8010496:	683b      	ldr	r3, [r7, #0]
 8010498:	4413      	add	r3, r2
 801049a:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 801049c:	68fb      	ldr	r3, [r7, #12]
 801049e:	681b      	ldr	r3, [r3, #0]
}  
 80104a0:	4618      	mov	r0, r3
 80104a2:	3714      	adds	r7, #20
 80104a4:	46bd      	mov	sp, r7
 80104a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104aa:	4770      	bx	lr

080104ac <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 80104ac:	b480      	push	{r7}
 80104ae:	b085      	sub	sp, #20
 80104b0:	af00      	add	r7, sp, #0
 80104b2:	6078      	str	r0, [r7, #4]
 80104b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80104b6:	2300      	movs	r3, #0
 80104b8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 80104ba:	683b      	ldr	r3, [r7, #0]
 80104bc:	681a      	ldr	r2, [r3, #0]
 80104be:	687b      	ldr	r3, [r7, #4]
 80104c0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 80104c2:	683b      	ldr	r3, [r7, #0]
 80104c4:	685a      	ldr	r2, [r3, #4]
 80104c6:	687b      	ldr	r3, [r7, #4]
 80104c8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80104ca:	683b      	ldr	r3, [r7, #0]
 80104cc:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 80104ce:	683b      	ldr	r3, [r7, #0]
 80104d0:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80104d2:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 80104d4:	683b      	ldr	r3, [r7, #0]
 80104d6:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 80104d8:	431a      	orrs	r2, r3
                       Data->DPSM);
 80104da:	683b      	ldr	r3, [r7, #0]
 80104dc:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 80104de:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80104e0:	68fa      	ldr	r2, [r7, #12]
 80104e2:	4313      	orrs	r3, r2
 80104e4:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80104e6:	687b      	ldr	r3, [r7, #4]
 80104e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80104ea:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 80104ee:	68fb      	ldr	r3, [r7, #12]
 80104f0:	431a      	orrs	r2, r3
 80104f2:	687b      	ldr	r3, [r7, #4]
 80104f4:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 80104f6:	2300      	movs	r3, #0

}
 80104f8:	4618      	mov	r0, r3
 80104fa:	3714      	adds	r7, #20
 80104fc:	46bd      	mov	sp, r7
 80104fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010502:	4770      	bx	lr

08010504 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 8010504:	b580      	push	{r7, lr}
 8010506:	b088      	sub	sp, #32
 8010508:	af00      	add	r7, sp, #0
 801050a:	6078      	str	r0, [r7, #4]
 801050c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 801050e:	683b      	ldr	r3, [r7, #0]
 8010510:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8010512:	2310      	movs	r3, #16
 8010514:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010516:	2340      	movs	r3, #64	@ 0x40
 8010518:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801051a:	2300      	movs	r3, #0
 801051c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801051e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010522:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010524:	f107 0308 	add.w	r3, r7, #8
 8010528:	4619      	mov	r1, r3
 801052a:	6878      	ldr	r0, [r7, #4]
 801052c:	f7ff ff74 	bl	8010418 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8010530:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010534:	2110      	movs	r1, #16
 8010536:	6878      	ldr	r0, [r7, #4]
 8010538:	f000 fa1a 	bl	8010970 <SDMMC_GetCmdResp1>
 801053c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801053e:	69fb      	ldr	r3, [r7, #28]
}
 8010540:	4618      	mov	r0, r3
 8010542:	3720      	adds	r7, #32
 8010544:	46bd      	mov	sp, r7
 8010546:	bd80      	pop	{r7, pc}

08010548 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8010548:	b580      	push	{r7, lr}
 801054a:	b088      	sub	sp, #32
 801054c:	af00      	add	r7, sp, #0
 801054e:	6078      	str	r0, [r7, #4]
 8010550:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8010552:	683b      	ldr	r3, [r7, #0]
 8010554:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8010556:	2311      	movs	r3, #17
 8010558:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801055a:	2340      	movs	r3, #64	@ 0x40
 801055c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801055e:	2300      	movs	r3, #0
 8010560:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010562:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010566:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010568:	f107 0308 	add.w	r3, r7, #8
 801056c:	4619      	mov	r1, r3
 801056e:	6878      	ldr	r0, [r7, #4]
 8010570:	f7ff ff52 	bl	8010418 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8010574:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010578:	2111      	movs	r1, #17
 801057a:	6878      	ldr	r0, [r7, #4]
 801057c:	f000 f9f8 	bl	8010970 <SDMMC_GetCmdResp1>
 8010580:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010582:	69fb      	ldr	r3, [r7, #28]
}
 8010584:	4618      	mov	r0, r3
 8010586:	3720      	adds	r7, #32
 8010588:	46bd      	mov	sp, r7
 801058a:	bd80      	pop	{r7, pc}

0801058c <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 801058c:	b580      	push	{r7, lr}
 801058e:	b088      	sub	sp, #32
 8010590:	af00      	add	r7, sp, #0
 8010592:	6078      	str	r0, [r7, #4]
 8010594:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8010596:	683b      	ldr	r3, [r7, #0]
 8010598:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 801059a:	2312      	movs	r3, #18
 801059c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801059e:	2340      	movs	r3, #64	@ 0x40
 80105a0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80105a2:	2300      	movs	r3, #0
 80105a4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80105a6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80105aa:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80105ac:	f107 0308 	add.w	r3, r7, #8
 80105b0:	4619      	mov	r1, r3
 80105b2:	6878      	ldr	r0, [r7, #4]
 80105b4:	f7ff ff30 	bl	8010418 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 80105b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80105bc:	2112      	movs	r1, #18
 80105be:	6878      	ldr	r0, [r7, #4]
 80105c0:	f000 f9d6 	bl	8010970 <SDMMC_GetCmdResp1>
 80105c4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80105c6:	69fb      	ldr	r3, [r7, #28]
}
 80105c8:	4618      	mov	r0, r3
 80105ca:	3720      	adds	r7, #32
 80105cc:	46bd      	mov	sp, r7
 80105ce:	bd80      	pop	{r7, pc}

080105d0 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 80105d0:	b580      	push	{r7, lr}
 80105d2:	b088      	sub	sp, #32
 80105d4:	af00      	add	r7, sp, #0
 80105d6:	6078      	str	r0, [r7, #4]
 80105d8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80105da:	683b      	ldr	r3, [r7, #0]
 80105dc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 80105de:	2318      	movs	r3, #24
 80105e0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80105e2:	2340      	movs	r3, #64	@ 0x40
 80105e4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80105e6:	2300      	movs	r3, #0
 80105e8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80105ea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80105ee:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80105f0:	f107 0308 	add.w	r3, r7, #8
 80105f4:	4619      	mov	r1, r3
 80105f6:	6878      	ldr	r0, [r7, #4]
 80105f8:	f7ff ff0e 	bl	8010418 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 80105fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010600:	2118      	movs	r1, #24
 8010602:	6878      	ldr	r0, [r7, #4]
 8010604:	f000 f9b4 	bl	8010970 <SDMMC_GetCmdResp1>
 8010608:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801060a:	69fb      	ldr	r3, [r7, #28]
}
 801060c:	4618      	mov	r0, r3
 801060e:	3720      	adds	r7, #32
 8010610:	46bd      	mov	sp, r7
 8010612:	bd80      	pop	{r7, pc}

08010614 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8010614:	b580      	push	{r7, lr}
 8010616:	b088      	sub	sp, #32
 8010618:	af00      	add	r7, sp, #0
 801061a:	6078      	str	r0, [r7, #4]
 801061c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 801061e:	683b      	ldr	r3, [r7, #0]
 8010620:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8010622:	2319      	movs	r3, #25
 8010624:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010626:	2340      	movs	r3, #64	@ 0x40
 8010628:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801062a:	2300      	movs	r3, #0
 801062c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801062e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010632:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010634:	f107 0308 	add.w	r3, r7, #8
 8010638:	4619      	mov	r1, r3
 801063a:	6878      	ldr	r0, [r7, #4]
 801063c:	f7ff feec 	bl	8010418 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8010640:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010644:	2119      	movs	r1, #25
 8010646:	6878      	ldr	r0, [r7, #4]
 8010648:	f000 f992 	bl	8010970 <SDMMC_GetCmdResp1>
 801064c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801064e:	69fb      	ldr	r3, [r7, #28]
}
 8010650:	4618      	mov	r0, r3
 8010652:	3720      	adds	r7, #32
 8010654:	46bd      	mov	sp, r7
 8010656:	bd80      	pop	{r7, pc}

08010658 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 8010658:	b580      	push	{r7, lr}
 801065a:	b088      	sub	sp, #32
 801065c:	af00      	add	r7, sp, #0
 801065e:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8010660:	2300      	movs	r3, #0
 8010662:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8010664:	230c      	movs	r3, #12
 8010666:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010668:	2340      	movs	r3, #64	@ 0x40
 801066a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801066c:	2300      	movs	r3, #0
 801066e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010670:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010674:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010676:	f107 0308 	add.w	r3, r7, #8
 801067a:	4619      	mov	r1, r3
 801067c:	6878      	ldr	r0, [r7, #4]
 801067e:	f7ff fecb 	bl	8010418 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 8010682:	4a05      	ldr	r2, [pc, #20]	@ (8010698 <SDMMC_CmdStopTransfer+0x40>)
 8010684:	210c      	movs	r1, #12
 8010686:	6878      	ldr	r0, [r7, #4]
 8010688:	f000 f972 	bl	8010970 <SDMMC_GetCmdResp1>
 801068c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801068e:	69fb      	ldr	r3, [r7, #28]
}
 8010690:	4618      	mov	r0, r3
 8010692:	3720      	adds	r7, #32
 8010694:	46bd      	mov	sp, r7
 8010696:	bd80      	pop	{r7, pc}
 8010698:	05f5e100 	.word	0x05f5e100

0801069c <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 801069c:	b580      	push	{r7, lr}
 801069e:	b08a      	sub	sp, #40	@ 0x28
 80106a0:	af00      	add	r7, sp, #0
 80106a2:	60f8      	str	r0, [r7, #12]
 80106a4:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 80106a8:	683b      	ldr	r3, [r7, #0]
 80106aa:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 80106ac:	2307      	movs	r3, #7
 80106ae:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80106b0:	2340      	movs	r3, #64	@ 0x40
 80106b2:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80106b4:	2300      	movs	r3, #0
 80106b6:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80106b8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80106bc:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80106be:	f107 0310 	add.w	r3, r7, #16
 80106c2:	4619      	mov	r1, r3
 80106c4:	68f8      	ldr	r0, [r7, #12]
 80106c6:	f7ff fea7 	bl	8010418 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 80106ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80106ce:	2107      	movs	r1, #7
 80106d0:	68f8      	ldr	r0, [r7, #12]
 80106d2:	f000 f94d 	bl	8010970 <SDMMC_GetCmdResp1>
 80106d6:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 80106d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80106da:	4618      	mov	r0, r3
 80106dc:	3728      	adds	r7, #40	@ 0x28
 80106de:	46bd      	mov	sp, r7
 80106e0:	bd80      	pop	{r7, pc}

080106e2 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 80106e2:	b580      	push	{r7, lr}
 80106e4:	b088      	sub	sp, #32
 80106e6:	af00      	add	r7, sp, #0
 80106e8:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 80106ea:	2300      	movs	r3, #0
 80106ec:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 80106ee:	2300      	movs	r3, #0
 80106f0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 80106f2:	2300      	movs	r3, #0
 80106f4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80106f6:	2300      	movs	r3, #0
 80106f8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80106fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80106fe:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010700:	f107 0308 	add.w	r3, r7, #8
 8010704:	4619      	mov	r1, r3
 8010706:	6878      	ldr	r0, [r7, #4]
 8010708:	f7ff fe86 	bl	8010418 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 801070c:	6878      	ldr	r0, [r7, #4]
 801070e:	f000 fb67 	bl	8010de0 <SDMMC_GetCmdError>
 8010712:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010714:	69fb      	ldr	r3, [r7, #28]
}
 8010716:	4618      	mov	r0, r3
 8010718:	3720      	adds	r7, #32
 801071a:	46bd      	mov	sp, r7
 801071c:	bd80      	pop	{r7, pc}

0801071e <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 801071e:	b580      	push	{r7, lr}
 8010720:	b088      	sub	sp, #32
 8010722:	af00      	add	r7, sp, #0
 8010724:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8010726:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 801072a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 801072c:	2308      	movs	r3, #8
 801072e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010730:	2340      	movs	r3, #64	@ 0x40
 8010732:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010734:	2300      	movs	r3, #0
 8010736:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010738:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801073c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801073e:	f107 0308 	add.w	r3, r7, #8
 8010742:	4619      	mov	r1, r3
 8010744:	6878      	ldr	r0, [r7, #4]
 8010746:	f7ff fe67 	bl	8010418 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 801074a:	6878      	ldr	r0, [r7, #4]
 801074c:	f000 fafa 	bl	8010d44 <SDMMC_GetCmdResp7>
 8010750:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010752:	69fb      	ldr	r3, [r7, #28]
}
 8010754:	4618      	mov	r0, r3
 8010756:	3720      	adds	r7, #32
 8010758:	46bd      	mov	sp, r7
 801075a:	bd80      	pop	{r7, pc}

0801075c <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 801075c:	b580      	push	{r7, lr}
 801075e:	b088      	sub	sp, #32
 8010760:	af00      	add	r7, sp, #0
 8010762:	6078      	str	r0, [r7, #4]
 8010764:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8010766:	683b      	ldr	r3, [r7, #0]
 8010768:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 801076a:	2337      	movs	r3, #55	@ 0x37
 801076c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801076e:	2340      	movs	r3, #64	@ 0x40
 8010770:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010772:	2300      	movs	r3, #0
 8010774:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010776:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801077a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801077c:	f107 0308 	add.w	r3, r7, #8
 8010780:	4619      	mov	r1, r3
 8010782:	6878      	ldr	r0, [r7, #4]
 8010784:	f7ff fe48 	bl	8010418 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8010788:	f241 3288 	movw	r2, #5000	@ 0x1388
 801078c:	2137      	movs	r1, #55	@ 0x37
 801078e:	6878      	ldr	r0, [r7, #4]
 8010790:	f000 f8ee 	bl	8010970 <SDMMC_GetCmdResp1>
 8010794:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010796:	69fb      	ldr	r3, [r7, #28]
}
 8010798:	4618      	mov	r0, r3
 801079a:	3720      	adds	r7, #32
 801079c:	46bd      	mov	sp, r7
 801079e:	bd80      	pop	{r7, pc}

080107a0 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80107a0:	b580      	push	{r7, lr}
 80107a2:	b088      	sub	sp, #32
 80107a4:	af00      	add	r7, sp, #0
 80107a6:	6078      	str	r0, [r7, #4]
 80107a8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 80107aa:	683a      	ldr	r2, [r7, #0]
 80107ac:	4b0d      	ldr	r3, [pc, #52]	@ (80107e4 <SDMMC_CmdAppOperCommand+0x44>)
 80107ae:	4313      	orrs	r3, r2
 80107b0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 80107b2:	2329      	movs	r3, #41	@ 0x29
 80107b4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80107b6:	2340      	movs	r3, #64	@ 0x40
 80107b8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80107ba:	2300      	movs	r3, #0
 80107bc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80107be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80107c2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80107c4:	f107 0308 	add.w	r3, r7, #8
 80107c8:	4619      	mov	r1, r3
 80107ca:	6878      	ldr	r0, [r7, #4]
 80107cc:	f7ff fe24 	bl	8010418 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 80107d0:	6878      	ldr	r0, [r7, #4]
 80107d2:	f000 fa03 	bl	8010bdc <SDMMC_GetCmdResp3>
 80107d6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80107d8:	69fb      	ldr	r3, [r7, #28]
}
 80107da:	4618      	mov	r0, r3
 80107dc:	3720      	adds	r7, #32
 80107de:	46bd      	mov	sp, r7
 80107e0:	bd80      	pop	{r7, pc}
 80107e2:	bf00      	nop
 80107e4:	80100000 	.word	0x80100000

080107e8 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 80107e8:	b580      	push	{r7, lr}
 80107ea:	b088      	sub	sp, #32
 80107ec:	af00      	add	r7, sp, #0
 80107ee:	6078      	str	r0, [r7, #4]
 80107f0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 80107f2:	683b      	ldr	r3, [r7, #0]
 80107f4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 80107f6:	2306      	movs	r3, #6
 80107f8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80107fa:	2340      	movs	r3, #64	@ 0x40
 80107fc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80107fe:	2300      	movs	r3, #0
 8010800:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010802:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010806:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010808:	f107 0308 	add.w	r3, r7, #8
 801080c:	4619      	mov	r1, r3
 801080e:	6878      	ldr	r0, [r7, #4]
 8010810:	f7ff fe02 	bl	8010418 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 8010814:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010818:	2106      	movs	r1, #6
 801081a:	6878      	ldr	r0, [r7, #4]
 801081c:	f000 f8a8 	bl	8010970 <SDMMC_GetCmdResp1>
 8010820:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010822:	69fb      	ldr	r3, [r7, #28]
}
 8010824:	4618      	mov	r0, r3
 8010826:	3720      	adds	r7, #32
 8010828:	46bd      	mov	sp, r7
 801082a:	bd80      	pop	{r7, pc}

0801082c <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 801082c:	b580      	push	{r7, lr}
 801082e:	b088      	sub	sp, #32
 8010830:	af00      	add	r7, sp, #0
 8010832:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8010834:	2300      	movs	r3, #0
 8010836:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8010838:	2333      	movs	r3, #51	@ 0x33
 801083a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801083c:	2340      	movs	r3, #64	@ 0x40
 801083e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010840:	2300      	movs	r3, #0
 8010842:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010844:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010848:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801084a:	f107 0308 	add.w	r3, r7, #8
 801084e:	4619      	mov	r1, r3
 8010850:	6878      	ldr	r0, [r7, #4]
 8010852:	f7ff fde1 	bl	8010418 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 8010856:	f241 3288 	movw	r2, #5000	@ 0x1388
 801085a:	2133      	movs	r1, #51	@ 0x33
 801085c:	6878      	ldr	r0, [r7, #4]
 801085e:	f000 f887 	bl	8010970 <SDMMC_GetCmdResp1>
 8010862:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010864:	69fb      	ldr	r3, [r7, #28]
}
 8010866:	4618      	mov	r0, r3
 8010868:	3720      	adds	r7, #32
 801086a:	46bd      	mov	sp, r7
 801086c:	bd80      	pop	{r7, pc}

0801086e <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 801086e:	b580      	push	{r7, lr}
 8010870:	b088      	sub	sp, #32
 8010872:	af00      	add	r7, sp, #0
 8010874:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8010876:	2300      	movs	r3, #0
 8010878:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 801087a:	2302      	movs	r3, #2
 801087c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 801087e:	23c0      	movs	r3, #192	@ 0xc0
 8010880:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010882:	2300      	movs	r3, #0
 8010884:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010886:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801088a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801088c:	f107 0308 	add.w	r3, r7, #8
 8010890:	4619      	mov	r1, r3
 8010892:	6878      	ldr	r0, [r7, #4]
 8010894:	f7ff fdc0 	bl	8010418 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8010898:	6878      	ldr	r0, [r7, #4]
 801089a:	f000 f957 	bl	8010b4c <SDMMC_GetCmdResp2>
 801089e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80108a0:	69fb      	ldr	r3, [r7, #28]
}
 80108a2:	4618      	mov	r0, r3
 80108a4:	3720      	adds	r7, #32
 80108a6:	46bd      	mov	sp, r7
 80108a8:	bd80      	pop	{r7, pc}

080108aa <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80108aa:	b580      	push	{r7, lr}
 80108ac:	b088      	sub	sp, #32
 80108ae:	af00      	add	r7, sp, #0
 80108b0:	6078      	str	r0, [r7, #4]
 80108b2:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 80108b4:	683b      	ldr	r3, [r7, #0]
 80108b6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 80108b8:	2309      	movs	r3, #9
 80108ba:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 80108bc:	23c0      	movs	r3, #192	@ 0xc0
 80108be:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80108c0:	2300      	movs	r3, #0
 80108c2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80108c4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80108c8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80108ca:	f107 0308 	add.w	r3, r7, #8
 80108ce:	4619      	mov	r1, r3
 80108d0:	6878      	ldr	r0, [r7, #4]
 80108d2:	f7ff fda1 	bl	8010418 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 80108d6:	6878      	ldr	r0, [r7, #4]
 80108d8:	f000 f938 	bl	8010b4c <SDMMC_GetCmdResp2>
 80108dc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80108de:	69fb      	ldr	r3, [r7, #28]
}
 80108e0:	4618      	mov	r0, r3
 80108e2:	3720      	adds	r7, #32
 80108e4:	46bd      	mov	sp, r7
 80108e6:	bd80      	pop	{r7, pc}

080108e8 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 80108e8:	b580      	push	{r7, lr}
 80108ea:	b088      	sub	sp, #32
 80108ec:	af00      	add	r7, sp, #0
 80108ee:	6078      	str	r0, [r7, #4]
 80108f0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 80108f2:	2300      	movs	r3, #0
 80108f4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 80108f6:	2303      	movs	r3, #3
 80108f8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80108fa:	2340      	movs	r3, #64	@ 0x40
 80108fc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80108fe:	2300      	movs	r3, #0
 8010900:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010902:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010906:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010908:	f107 0308 	add.w	r3, r7, #8
 801090c:	4619      	mov	r1, r3
 801090e:	6878      	ldr	r0, [r7, #4]
 8010910:	f7ff fd82 	bl	8010418 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8010914:	683a      	ldr	r2, [r7, #0]
 8010916:	2103      	movs	r1, #3
 8010918:	6878      	ldr	r0, [r7, #4]
 801091a:	f000 f99d 	bl	8010c58 <SDMMC_GetCmdResp6>
 801091e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010920:	69fb      	ldr	r3, [r7, #28]
}
 8010922:	4618      	mov	r0, r3
 8010924:	3720      	adds	r7, #32
 8010926:	46bd      	mov	sp, r7
 8010928:	bd80      	pop	{r7, pc}

0801092a <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 801092a:	b580      	push	{r7, lr}
 801092c:	b088      	sub	sp, #32
 801092e:	af00      	add	r7, sp, #0
 8010930:	6078      	str	r0, [r7, #4]
 8010932:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8010934:	683b      	ldr	r3, [r7, #0]
 8010936:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8010938:	230d      	movs	r3, #13
 801093a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801093c:	2340      	movs	r3, #64	@ 0x40
 801093e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010940:	2300      	movs	r3, #0
 8010942:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010944:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010948:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801094a:	f107 0308 	add.w	r3, r7, #8
 801094e:	4619      	mov	r1, r3
 8010950:	6878      	ldr	r0, [r7, #4]
 8010952:	f7ff fd61 	bl	8010418 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8010956:	f241 3288 	movw	r2, #5000	@ 0x1388
 801095a:	210d      	movs	r1, #13
 801095c:	6878      	ldr	r0, [r7, #4]
 801095e:	f000 f807 	bl	8010970 <SDMMC_GetCmdResp1>
 8010962:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010964:	69fb      	ldr	r3, [r7, #28]
}
 8010966:	4618      	mov	r0, r3
 8010968:	3720      	adds	r7, #32
 801096a:	46bd      	mov	sp, r7
 801096c:	bd80      	pop	{r7, pc}
	...

08010970 <SDMMC_GetCmdResp1>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 8010970:	b580      	push	{r7, lr}
 8010972:	b088      	sub	sp, #32
 8010974:	af00      	add	r7, sp, #0
 8010976:	60f8      	str	r0, [r7, #12]
 8010978:	460b      	mov	r3, r1
 801097a:	607a      	str	r2, [r7, #4]
 801097c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 801097e:	4b70      	ldr	r3, [pc, #448]	@ (8010b40 <SDMMC_GetCmdResp1+0x1d0>)
 8010980:	681b      	ldr	r3, [r3, #0]
 8010982:	4a70      	ldr	r2, [pc, #448]	@ (8010b44 <SDMMC_GetCmdResp1+0x1d4>)
 8010984:	fba2 2303 	umull	r2, r3, r2, r3
 8010988:	0a5a      	lsrs	r2, r3, #9
 801098a:	687b      	ldr	r3, [r7, #4]
 801098c:	fb02 f303 	mul.w	r3, r2, r3
 8010990:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8010992:	69fb      	ldr	r3, [r7, #28]
 8010994:	1e5a      	subs	r2, r3, #1
 8010996:	61fa      	str	r2, [r7, #28]
 8010998:	2b00      	cmp	r3, #0
 801099a:	d102      	bne.n	80109a2 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 801099c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80109a0:	e0c9      	b.n	8010b36 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 80109a2:	68fb      	ldr	r3, [r7, #12]
 80109a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80109a6:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80109a8:	69bb      	ldr	r3, [r7, #24]
 80109aa:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80109ae:	2b00      	cmp	r3, #0
 80109b0:	d0ef      	beq.n	8010992 <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 80109b2:	69bb      	ldr	r3, [r7, #24]
 80109b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80109b8:	2b00      	cmp	r3, #0
 80109ba:	d1ea      	bne.n	8010992 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80109bc:	68fb      	ldr	r3, [r7, #12]
 80109be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80109c0:	f003 0304 	and.w	r3, r3, #4
 80109c4:	2b00      	cmp	r3, #0
 80109c6:	d004      	beq.n	80109d2 <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80109c8:	68fb      	ldr	r3, [r7, #12]
 80109ca:	2204      	movs	r2, #4
 80109cc:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80109ce:	2304      	movs	r3, #4
 80109d0:	e0b1      	b.n	8010b36 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80109d2:	68fb      	ldr	r3, [r7, #12]
 80109d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80109d6:	f003 0301 	and.w	r3, r3, #1
 80109da:	2b00      	cmp	r3, #0
 80109dc:	d004      	beq.n	80109e8 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80109de:	68fb      	ldr	r3, [r7, #12]
 80109e0:	2201      	movs	r2, #1
 80109e2:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80109e4:	2301      	movs	r3, #1
 80109e6:	e0a6      	b.n	8010b36 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80109e8:	68fb      	ldr	r3, [r7, #12]
 80109ea:	22c5      	movs	r2, #197	@ 0xc5
 80109ec:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 80109ee:	68f8      	ldr	r0, [r7, #12]
 80109f0:	f7ff fd3c 	bl	801046c <SDMMC_GetCommandResponse>
 80109f4:	4603      	mov	r3, r0
 80109f6:	461a      	mov	r2, r3
 80109f8:	7afb      	ldrb	r3, [r7, #11]
 80109fa:	4293      	cmp	r3, r2
 80109fc:	d001      	beq.n	8010a02 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80109fe:	2301      	movs	r3, #1
 8010a00:	e099      	b.n	8010b36 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8010a02:	2100      	movs	r1, #0
 8010a04:	68f8      	ldr	r0, [r7, #12]
 8010a06:	f7ff fd3e 	bl	8010486 <SDMMC_GetResponse>
 8010a0a:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8010a0c:	697a      	ldr	r2, [r7, #20]
 8010a0e:	4b4e      	ldr	r3, [pc, #312]	@ (8010b48 <SDMMC_GetCmdResp1+0x1d8>)
 8010a10:	4013      	ands	r3, r2
 8010a12:	2b00      	cmp	r3, #0
 8010a14:	d101      	bne.n	8010a1a <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8010a16:	2300      	movs	r3, #0
 8010a18:	e08d      	b.n	8010b36 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8010a1a:	697b      	ldr	r3, [r7, #20]
 8010a1c:	2b00      	cmp	r3, #0
 8010a1e:	da02      	bge.n	8010a26 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8010a20:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8010a24:	e087      	b.n	8010b36 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8010a26:	697b      	ldr	r3, [r7, #20]
 8010a28:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8010a2c:	2b00      	cmp	r3, #0
 8010a2e:	d001      	beq.n	8010a34 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8010a30:	2340      	movs	r3, #64	@ 0x40
 8010a32:	e080      	b.n	8010b36 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8010a34:	697b      	ldr	r3, [r7, #20]
 8010a36:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010a3a:	2b00      	cmp	r3, #0
 8010a3c:	d001      	beq.n	8010a42 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8010a3e:	2380      	movs	r3, #128	@ 0x80
 8010a40:	e079      	b.n	8010b36 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8010a42:	697b      	ldr	r3, [r7, #20]
 8010a44:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8010a48:	2b00      	cmp	r3, #0
 8010a4a:	d002      	beq.n	8010a52 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8010a4c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010a50:	e071      	b.n	8010b36 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8010a52:	697b      	ldr	r3, [r7, #20]
 8010a54:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010a58:	2b00      	cmp	r3, #0
 8010a5a:	d002      	beq.n	8010a62 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8010a5c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8010a60:	e069      	b.n	8010b36 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8010a62:	697b      	ldr	r3, [r7, #20]
 8010a64:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8010a68:	2b00      	cmp	r3, #0
 8010a6a:	d002      	beq.n	8010a72 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8010a6c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010a70:	e061      	b.n	8010b36 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8010a72:	697b      	ldr	r3, [r7, #20]
 8010a74:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8010a78:	2b00      	cmp	r3, #0
 8010a7a:	d002      	beq.n	8010a82 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8010a7c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8010a80:	e059      	b.n	8010b36 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8010a82:	697b      	ldr	r3, [r7, #20]
 8010a84:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8010a88:	2b00      	cmp	r3, #0
 8010a8a:	d002      	beq.n	8010a92 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8010a8c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8010a90:	e051      	b.n	8010b36 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8010a92:	697b      	ldr	r3, [r7, #20]
 8010a94:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8010a98:	2b00      	cmp	r3, #0
 8010a9a:	d002      	beq.n	8010aa2 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8010a9c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8010aa0:	e049      	b.n	8010b36 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8010aa2:	697b      	ldr	r3, [r7, #20]
 8010aa4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8010aa8:	2b00      	cmp	r3, #0
 8010aaa:	d002      	beq.n	8010ab2 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8010aac:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8010ab0:	e041      	b.n	8010b36 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8010ab2:	697b      	ldr	r3, [r7, #20]
 8010ab4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8010ab8:	2b00      	cmp	r3, #0
 8010aba:	d002      	beq.n	8010ac2 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8010abc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010ac0:	e039      	b.n	8010b36 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8010ac2:	697b      	ldr	r3, [r7, #20]
 8010ac4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8010ac8:	2b00      	cmp	r3, #0
 8010aca:	d002      	beq.n	8010ad2 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8010acc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8010ad0:	e031      	b.n	8010b36 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8010ad2:	697b      	ldr	r3, [r7, #20]
 8010ad4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010ad8:	2b00      	cmp	r3, #0
 8010ada:	d002      	beq.n	8010ae2 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8010adc:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8010ae0:	e029      	b.n	8010b36 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8010ae2:	697b      	ldr	r3, [r7, #20]
 8010ae4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8010ae8:	2b00      	cmp	r3, #0
 8010aea:	d002      	beq.n	8010af2 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8010aec:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8010af0:	e021      	b.n	8010b36 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8010af2:	697b      	ldr	r3, [r7, #20]
 8010af4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8010af8:	2b00      	cmp	r3, #0
 8010afa:	d002      	beq.n	8010b02 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8010afc:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8010b00:	e019      	b.n	8010b36 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8010b02:	697b      	ldr	r3, [r7, #20]
 8010b04:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8010b08:	2b00      	cmp	r3, #0
 8010b0a:	d002      	beq.n	8010b12 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8010b0c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8010b10:	e011      	b.n	8010b36 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8010b12:	697b      	ldr	r3, [r7, #20]
 8010b14:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8010b18:	2b00      	cmp	r3, #0
 8010b1a:	d002      	beq.n	8010b22 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8010b1c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8010b20:	e009      	b.n	8010b36 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8010b22:	697b      	ldr	r3, [r7, #20]
 8010b24:	f003 0308 	and.w	r3, r3, #8
 8010b28:	2b00      	cmp	r3, #0
 8010b2a:	d002      	beq.n	8010b32 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8010b2c:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8010b30:	e001      	b.n	8010b36 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8010b32:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8010b36:	4618      	mov	r0, r3
 8010b38:	3720      	adds	r7, #32
 8010b3a:	46bd      	mov	sp, r7
 8010b3c:	bd80      	pop	{r7, pc}
 8010b3e:	bf00      	nop
 8010b40:	20012000 	.word	0x20012000
 8010b44:	10624dd3 	.word	0x10624dd3
 8010b48:	fdffe008 	.word	0xfdffe008

08010b4c <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 8010b4c:	b480      	push	{r7}
 8010b4e:	b085      	sub	sp, #20
 8010b50:	af00      	add	r7, sp, #0
 8010b52:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8010b54:	4b1f      	ldr	r3, [pc, #124]	@ (8010bd4 <SDMMC_GetCmdResp2+0x88>)
 8010b56:	681b      	ldr	r3, [r3, #0]
 8010b58:	4a1f      	ldr	r2, [pc, #124]	@ (8010bd8 <SDMMC_GetCmdResp2+0x8c>)
 8010b5a:	fba2 2303 	umull	r2, r3, r2, r3
 8010b5e:	0a5b      	lsrs	r3, r3, #9
 8010b60:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010b64:	fb02 f303 	mul.w	r3, r2, r3
 8010b68:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8010b6a:	68fb      	ldr	r3, [r7, #12]
 8010b6c:	1e5a      	subs	r2, r3, #1
 8010b6e:	60fa      	str	r2, [r7, #12]
 8010b70:	2b00      	cmp	r3, #0
 8010b72:	d102      	bne.n	8010b7a <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010b74:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8010b78:	e026      	b.n	8010bc8 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 8010b7a:	687b      	ldr	r3, [r7, #4]
 8010b7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010b7e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010b80:	68bb      	ldr	r3, [r7, #8]
 8010b82:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8010b86:	2b00      	cmp	r3, #0
 8010b88:	d0ef      	beq.n	8010b6a <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8010b8a:	68bb      	ldr	r3, [r7, #8]
 8010b8c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010b90:	2b00      	cmp	r3, #0
 8010b92:	d1ea      	bne.n	8010b6a <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8010b94:	687b      	ldr	r3, [r7, #4]
 8010b96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010b98:	f003 0304 	and.w	r3, r3, #4
 8010b9c:	2b00      	cmp	r3, #0
 8010b9e:	d004      	beq.n	8010baa <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8010ba0:	687b      	ldr	r3, [r7, #4]
 8010ba2:	2204      	movs	r2, #4
 8010ba4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010ba6:	2304      	movs	r3, #4
 8010ba8:	e00e      	b.n	8010bc8 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8010baa:	687b      	ldr	r3, [r7, #4]
 8010bac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010bae:	f003 0301 	and.w	r3, r3, #1
 8010bb2:	2b00      	cmp	r3, #0
 8010bb4:	d004      	beq.n	8010bc0 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8010bb6:	687b      	ldr	r3, [r7, #4]
 8010bb8:	2201      	movs	r2, #1
 8010bba:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010bbc:	2301      	movs	r3, #1
 8010bbe:	e003      	b.n	8010bc8 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8010bc0:	687b      	ldr	r3, [r7, #4]
 8010bc2:	22c5      	movs	r2, #197	@ 0xc5
 8010bc4:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8010bc6:	2300      	movs	r3, #0
}
 8010bc8:	4618      	mov	r0, r3
 8010bca:	3714      	adds	r7, #20
 8010bcc:	46bd      	mov	sp, r7
 8010bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bd2:	4770      	bx	lr
 8010bd4:	20012000 	.word	0x20012000
 8010bd8:	10624dd3 	.word	0x10624dd3

08010bdc <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 8010bdc:	b480      	push	{r7}
 8010bde:	b085      	sub	sp, #20
 8010be0:	af00      	add	r7, sp, #0
 8010be2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8010be4:	4b1a      	ldr	r3, [pc, #104]	@ (8010c50 <SDMMC_GetCmdResp3+0x74>)
 8010be6:	681b      	ldr	r3, [r3, #0]
 8010be8:	4a1a      	ldr	r2, [pc, #104]	@ (8010c54 <SDMMC_GetCmdResp3+0x78>)
 8010bea:	fba2 2303 	umull	r2, r3, r2, r3
 8010bee:	0a5b      	lsrs	r3, r3, #9
 8010bf0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010bf4:	fb02 f303 	mul.w	r3, r2, r3
 8010bf8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8010bfa:	68fb      	ldr	r3, [r7, #12]
 8010bfc:	1e5a      	subs	r2, r3, #1
 8010bfe:	60fa      	str	r2, [r7, #12]
 8010c00:	2b00      	cmp	r3, #0
 8010c02:	d102      	bne.n	8010c0a <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010c04:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8010c08:	e01b      	b.n	8010c42 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 8010c0a:	687b      	ldr	r3, [r7, #4]
 8010c0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010c0e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010c10:	68bb      	ldr	r3, [r7, #8]
 8010c12:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8010c16:	2b00      	cmp	r3, #0
 8010c18:	d0ef      	beq.n	8010bfa <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8010c1a:	68bb      	ldr	r3, [r7, #8]
 8010c1c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010c20:	2b00      	cmp	r3, #0
 8010c22:	d1ea      	bne.n	8010bfa <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8010c24:	687b      	ldr	r3, [r7, #4]
 8010c26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010c28:	f003 0304 	and.w	r3, r3, #4
 8010c2c:	2b00      	cmp	r3, #0
 8010c2e:	d004      	beq.n	8010c3a <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8010c30:	687b      	ldr	r3, [r7, #4]
 8010c32:	2204      	movs	r2, #4
 8010c34:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010c36:	2304      	movs	r3, #4
 8010c38:	e003      	b.n	8010c42 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8010c3a:	687b      	ldr	r3, [r7, #4]
 8010c3c:	22c5      	movs	r2, #197	@ 0xc5
 8010c3e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8010c40:	2300      	movs	r3, #0
}
 8010c42:	4618      	mov	r0, r3
 8010c44:	3714      	adds	r7, #20
 8010c46:	46bd      	mov	sp, r7
 8010c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c4c:	4770      	bx	lr
 8010c4e:	bf00      	nop
 8010c50:	20012000 	.word	0x20012000
 8010c54:	10624dd3 	.word	0x10624dd3

08010c58 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8010c58:	b580      	push	{r7, lr}
 8010c5a:	b088      	sub	sp, #32
 8010c5c:	af00      	add	r7, sp, #0
 8010c5e:	60f8      	str	r0, [r7, #12]
 8010c60:	460b      	mov	r3, r1
 8010c62:	607a      	str	r2, [r7, #4]
 8010c64:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8010c66:	4b35      	ldr	r3, [pc, #212]	@ (8010d3c <SDMMC_GetCmdResp6+0xe4>)
 8010c68:	681b      	ldr	r3, [r3, #0]
 8010c6a:	4a35      	ldr	r2, [pc, #212]	@ (8010d40 <SDMMC_GetCmdResp6+0xe8>)
 8010c6c:	fba2 2303 	umull	r2, r3, r2, r3
 8010c70:	0a5b      	lsrs	r3, r3, #9
 8010c72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010c76:	fb02 f303 	mul.w	r3, r2, r3
 8010c7a:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8010c7c:	69fb      	ldr	r3, [r7, #28]
 8010c7e:	1e5a      	subs	r2, r3, #1
 8010c80:	61fa      	str	r2, [r7, #28]
 8010c82:	2b00      	cmp	r3, #0
 8010c84:	d102      	bne.n	8010c8c <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010c86:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8010c8a:	e052      	b.n	8010d32 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 8010c8c:	68fb      	ldr	r3, [r7, #12]
 8010c8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010c90:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010c92:	69bb      	ldr	r3, [r7, #24]
 8010c94:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8010c98:	2b00      	cmp	r3, #0
 8010c9a:	d0ef      	beq.n	8010c7c <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8010c9c:	69bb      	ldr	r3, [r7, #24]
 8010c9e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010ca2:	2b00      	cmp	r3, #0
 8010ca4:	d1ea      	bne.n	8010c7c <SDMMC_GetCmdResp6+0x24>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8010ca6:	68fb      	ldr	r3, [r7, #12]
 8010ca8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010caa:	f003 0304 	and.w	r3, r3, #4
 8010cae:	2b00      	cmp	r3, #0
 8010cb0:	d004      	beq.n	8010cbc <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8010cb2:	68fb      	ldr	r3, [r7, #12]
 8010cb4:	2204      	movs	r2, #4
 8010cb6:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010cb8:	2304      	movs	r3, #4
 8010cba:	e03a      	b.n	8010d32 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8010cbc:	68fb      	ldr	r3, [r7, #12]
 8010cbe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010cc0:	f003 0301 	and.w	r3, r3, #1
 8010cc4:	2b00      	cmp	r3, #0
 8010cc6:	d004      	beq.n	8010cd2 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8010cc8:	68fb      	ldr	r3, [r7, #12]
 8010cca:	2201      	movs	r2, #1
 8010ccc:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010cce:	2301      	movs	r3, #1
 8010cd0:	e02f      	b.n	8010d32 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8010cd2:	68f8      	ldr	r0, [r7, #12]
 8010cd4:	f7ff fbca 	bl	801046c <SDMMC_GetCommandResponse>
 8010cd8:	4603      	mov	r3, r0
 8010cda:	461a      	mov	r2, r3
 8010cdc:	7afb      	ldrb	r3, [r7, #11]
 8010cde:	4293      	cmp	r3, r2
 8010ce0:	d001      	beq.n	8010ce6 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010ce2:	2301      	movs	r3, #1
 8010ce4:	e025      	b.n	8010d32 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8010ce6:	68fb      	ldr	r3, [r7, #12]
 8010ce8:	22c5      	movs	r2, #197	@ 0xc5
 8010cea:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8010cec:	2100      	movs	r1, #0
 8010cee:	68f8      	ldr	r0, [r7, #12]
 8010cf0:	f7ff fbc9 	bl	8010486 <SDMMC_GetResponse>
 8010cf4:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8010cf6:	697b      	ldr	r3, [r7, #20]
 8010cf8:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8010cfc:	2b00      	cmp	r3, #0
 8010cfe:	d106      	bne.n	8010d0e <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8010d00:	697b      	ldr	r3, [r7, #20]
 8010d02:	0c1b      	lsrs	r3, r3, #16
 8010d04:	b29a      	uxth	r2, r3
 8010d06:	687b      	ldr	r3, [r7, #4]
 8010d08:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8010d0a:	2300      	movs	r3, #0
 8010d0c:	e011      	b.n	8010d32 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8010d0e:	697b      	ldr	r3, [r7, #20]
 8010d10:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8010d14:	2b00      	cmp	r3, #0
 8010d16:	d002      	beq.n	8010d1e <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8010d18:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8010d1c:	e009      	b.n	8010d32 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8010d1e:	697b      	ldr	r3, [r7, #20]
 8010d20:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8010d24:	2b00      	cmp	r3, #0
 8010d26:	d002      	beq.n	8010d2e <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8010d28:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8010d2c:	e001      	b.n	8010d32 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8010d2e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8010d32:	4618      	mov	r0, r3
 8010d34:	3720      	adds	r7, #32
 8010d36:	46bd      	mov	sp, r7
 8010d38:	bd80      	pop	{r7, pc}
 8010d3a:	bf00      	nop
 8010d3c:	20012000 	.word	0x20012000
 8010d40:	10624dd3 	.word	0x10624dd3

08010d44 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 8010d44:	b480      	push	{r7}
 8010d46:	b085      	sub	sp, #20
 8010d48:	af00      	add	r7, sp, #0
 8010d4a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8010d4c:	4b22      	ldr	r3, [pc, #136]	@ (8010dd8 <SDMMC_GetCmdResp7+0x94>)
 8010d4e:	681b      	ldr	r3, [r3, #0]
 8010d50:	4a22      	ldr	r2, [pc, #136]	@ (8010ddc <SDMMC_GetCmdResp7+0x98>)
 8010d52:	fba2 2303 	umull	r2, r3, r2, r3
 8010d56:	0a5b      	lsrs	r3, r3, #9
 8010d58:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010d5c:	fb02 f303 	mul.w	r3, r2, r3
 8010d60:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8010d62:	68fb      	ldr	r3, [r7, #12]
 8010d64:	1e5a      	subs	r2, r3, #1
 8010d66:	60fa      	str	r2, [r7, #12]
 8010d68:	2b00      	cmp	r3, #0
 8010d6a:	d102      	bne.n	8010d72 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010d6c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8010d70:	e02c      	b.n	8010dcc <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 8010d72:	687b      	ldr	r3, [r7, #4]
 8010d74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010d76:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010d78:	68bb      	ldr	r3, [r7, #8]
 8010d7a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8010d7e:	2b00      	cmp	r3, #0
 8010d80:	d0ef      	beq.n	8010d62 <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8010d82:	68bb      	ldr	r3, [r7, #8]
 8010d84:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010d88:	2b00      	cmp	r3, #0
 8010d8a:	d1ea      	bne.n	8010d62 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8010d8c:	687b      	ldr	r3, [r7, #4]
 8010d8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010d90:	f003 0304 	and.w	r3, r3, #4
 8010d94:	2b00      	cmp	r3, #0
 8010d96:	d004      	beq.n	8010da2 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8010d98:	687b      	ldr	r3, [r7, #4]
 8010d9a:	2204      	movs	r2, #4
 8010d9c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010d9e:	2304      	movs	r3, #4
 8010da0:	e014      	b.n	8010dcc <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8010da2:	687b      	ldr	r3, [r7, #4]
 8010da4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010da6:	f003 0301 	and.w	r3, r3, #1
 8010daa:	2b00      	cmp	r3, #0
 8010dac:	d004      	beq.n	8010db8 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8010dae:	687b      	ldr	r3, [r7, #4]
 8010db0:	2201      	movs	r2, #1
 8010db2:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010db4:	2301      	movs	r3, #1
 8010db6:	e009      	b.n	8010dcc <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 8010db8:	687b      	ldr	r3, [r7, #4]
 8010dba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010dbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010dc0:	2b00      	cmp	r3, #0
 8010dc2:	d002      	beq.n	8010dca <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 8010dc4:	687b      	ldr	r3, [r7, #4]
 8010dc6:	2240      	movs	r2, #64	@ 0x40
 8010dc8:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8010dca:	2300      	movs	r3, #0
  
}
 8010dcc:	4618      	mov	r0, r3
 8010dce:	3714      	adds	r7, #20
 8010dd0:	46bd      	mov	sp, r7
 8010dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010dd6:	4770      	bx	lr
 8010dd8:	20012000 	.word	0x20012000
 8010ddc:	10624dd3 	.word	0x10624dd3

08010de0 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 8010de0:	b480      	push	{r7}
 8010de2:	b085      	sub	sp, #20
 8010de4:	af00      	add	r7, sp, #0
 8010de6:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8010de8:	4b11      	ldr	r3, [pc, #68]	@ (8010e30 <SDMMC_GetCmdError+0x50>)
 8010dea:	681b      	ldr	r3, [r3, #0]
 8010dec:	4a11      	ldr	r2, [pc, #68]	@ (8010e34 <SDMMC_GetCmdError+0x54>)
 8010dee:	fba2 2303 	umull	r2, r3, r2, r3
 8010df2:	0a5b      	lsrs	r3, r3, #9
 8010df4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010df8:	fb02 f303 	mul.w	r3, r2, r3
 8010dfc:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8010dfe:	68fb      	ldr	r3, [r7, #12]
 8010e00:	1e5a      	subs	r2, r3, #1
 8010e02:	60fa      	str	r2, [r7, #12]
 8010e04:	2b00      	cmp	r3, #0
 8010e06:	d102      	bne.n	8010e0e <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010e08:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8010e0c:	e009      	b.n	8010e22 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 8010e0e:	687b      	ldr	r3, [r7, #4]
 8010e10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010e12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010e16:	2b00      	cmp	r3, #0
 8010e18:	d0f1      	beq.n	8010dfe <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8010e1a:	687b      	ldr	r3, [r7, #4]
 8010e1c:	22c5      	movs	r2, #197	@ 0xc5
 8010e1e:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 8010e20:	2300      	movs	r3, #0
}
 8010e22:	4618      	mov	r0, r3
 8010e24:	3714      	adds	r7, #20
 8010e26:	46bd      	mov	sp, r7
 8010e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e2c:	4770      	bx	lr
 8010e2e:	bf00      	nop
 8010e30:	20012000 	.word	0x20012000
 8010e34:	10624dd3 	.word	0x10624dd3

08010e38 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8010e38:	b084      	sub	sp, #16
 8010e3a:	b580      	push	{r7, lr}
 8010e3c:	b084      	sub	sp, #16
 8010e3e:	af00      	add	r7, sp, #0
 8010e40:	6078      	str	r0, [r7, #4]
 8010e42:	f107 001c 	add.w	r0, r7, #28
 8010e46:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8010e4a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8010e4e:	2b01      	cmp	r3, #1
 8010e50:	d121      	bne.n	8010e96 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8010e52:	687b      	ldr	r3, [r7, #4]
 8010e54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010e56:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8010e5a:	687b      	ldr	r3, [r7, #4]
 8010e5c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8010e5e:	687b      	ldr	r3, [r7, #4]
 8010e60:	68da      	ldr	r2, [r3, #12]
 8010e62:	4b21      	ldr	r3, [pc, #132]	@ (8010ee8 <USB_CoreInit+0xb0>)
 8010e64:	4013      	ands	r3, r2
 8010e66:	687a      	ldr	r2, [r7, #4]
 8010e68:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8010e6a:	687b      	ldr	r3, [r7, #4]
 8010e6c:	68db      	ldr	r3, [r3, #12]
 8010e6e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8010e72:	687b      	ldr	r3, [r7, #4]
 8010e74:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8010e76:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8010e7a:	2b01      	cmp	r3, #1
 8010e7c:	d105      	bne.n	8010e8a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8010e7e:	687b      	ldr	r3, [r7, #4]
 8010e80:	68db      	ldr	r3, [r3, #12]
 8010e82:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8010e86:	687b      	ldr	r3, [r7, #4]
 8010e88:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8010e8a:	6878      	ldr	r0, [r7, #4]
 8010e8c:	f000 f9d4 	bl	8011238 <USB_CoreReset>
 8010e90:	4603      	mov	r3, r0
 8010e92:	73fb      	strb	r3, [r7, #15]
 8010e94:	e010      	b.n	8010eb8 <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8010e96:	687b      	ldr	r3, [r7, #4]
 8010e98:	68db      	ldr	r3, [r3, #12]
 8010e9a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8010e9e:	687b      	ldr	r3, [r7, #4]
 8010ea0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8010ea2:	6878      	ldr	r0, [r7, #4]
 8010ea4:	f000 f9c8 	bl	8011238 <USB_CoreReset>
 8010ea8:	4603      	mov	r3, r0
 8010eaa:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8010eac:	687b      	ldr	r3, [r7, #4]
 8010eae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010eb0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8010eb4:	687b      	ldr	r3, [r7, #4]
 8010eb6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8010eb8:	7fbb      	ldrb	r3, [r7, #30]
 8010eba:	2b01      	cmp	r3, #1
 8010ebc:	d10b      	bne.n	8010ed6 <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8010ebe:	687b      	ldr	r3, [r7, #4]
 8010ec0:	689b      	ldr	r3, [r3, #8]
 8010ec2:	f043 0206 	orr.w	r2, r3, #6
 8010ec6:	687b      	ldr	r3, [r7, #4]
 8010ec8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8010eca:	687b      	ldr	r3, [r7, #4]
 8010ecc:	689b      	ldr	r3, [r3, #8]
 8010ece:	f043 0220 	orr.w	r2, r3, #32
 8010ed2:	687b      	ldr	r3, [r7, #4]
 8010ed4:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8010ed6:	7bfb      	ldrb	r3, [r7, #15]
}
 8010ed8:	4618      	mov	r0, r3
 8010eda:	3710      	adds	r7, #16
 8010edc:	46bd      	mov	sp, r7
 8010ede:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8010ee2:	b004      	add	sp, #16
 8010ee4:	4770      	bx	lr
 8010ee6:	bf00      	nop
 8010ee8:	ffbdffbf 	.word	0xffbdffbf

08010eec <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8010eec:	b480      	push	{r7}
 8010eee:	b083      	sub	sp, #12
 8010ef0:	af00      	add	r7, sp, #0
 8010ef2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8010ef4:	687b      	ldr	r3, [r7, #4]
 8010ef6:	689b      	ldr	r3, [r3, #8]
 8010ef8:	f043 0201 	orr.w	r2, r3, #1
 8010efc:	687b      	ldr	r3, [r7, #4]
 8010efe:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8010f00:	2300      	movs	r3, #0
}
 8010f02:	4618      	mov	r0, r3
 8010f04:	370c      	adds	r7, #12
 8010f06:	46bd      	mov	sp, r7
 8010f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f0c:	4770      	bx	lr

08010f0e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8010f0e:	b480      	push	{r7}
 8010f10:	b083      	sub	sp, #12
 8010f12:	af00      	add	r7, sp, #0
 8010f14:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8010f16:	687b      	ldr	r3, [r7, #4]
 8010f18:	689b      	ldr	r3, [r3, #8]
 8010f1a:	f023 0201 	bic.w	r2, r3, #1
 8010f1e:	687b      	ldr	r3, [r7, #4]
 8010f20:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8010f22:	2300      	movs	r3, #0
}
 8010f24:	4618      	mov	r0, r3
 8010f26:	370c      	adds	r7, #12
 8010f28:	46bd      	mov	sp, r7
 8010f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f2e:	4770      	bx	lr

08010f30 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8010f30:	b580      	push	{r7, lr}
 8010f32:	b084      	sub	sp, #16
 8010f34:	af00      	add	r7, sp, #0
 8010f36:	6078      	str	r0, [r7, #4]
 8010f38:	460b      	mov	r3, r1
 8010f3a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8010f3c:	2300      	movs	r3, #0
 8010f3e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8010f40:	687b      	ldr	r3, [r7, #4]
 8010f42:	68db      	ldr	r3, [r3, #12]
 8010f44:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8010f48:	687b      	ldr	r3, [r7, #4]
 8010f4a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8010f4c:	78fb      	ldrb	r3, [r7, #3]
 8010f4e:	2b01      	cmp	r3, #1
 8010f50:	d115      	bne.n	8010f7e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8010f52:	687b      	ldr	r3, [r7, #4]
 8010f54:	68db      	ldr	r3, [r3, #12]
 8010f56:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8010f5a:	687b      	ldr	r3, [r7, #4]
 8010f5c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8010f5e:	200a      	movs	r0, #10
 8010f60:	f7f4 f968 	bl	8005234 <HAL_Delay>
      ms += 10U;
 8010f64:	68fb      	ldr	r3, [r7, #12]
 8010f66:	330a      	adds	r3, #10
 8010f68:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8010f6a:	6878      	ldr	r0, [r7, #4]
 8010f6c:	f000 f956 	bl	801121c <USB_GetMode>
 8010f70:	4603      	mov	r3, r0
 8010f72:	2b01      	cmp	r3, #1
 8010f74:	d01e      	beq.n	8010fb4 <USB_SetCurrentMode+0x84>
 8010f76:	68fb      	ldr	r3, [r7, #12]
 8010f78:	2bc7      	cmp	r3, #199	@ 0xc7
 8010f7a:	d9f0      	bls.n	8010f5e <USB_SetCurrentMode+0x2e>
 8010f7c:	e01a      	b.n	8010fb4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8010f7e:	78fb      	ldrb	r3, [r7, #3]
 8010f80:	2b00      	cmp	r3, #0
 8010f82:	d115      	bne.n	8010fb0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8010f84:	687b      	ldr	r3, [r7, #4]
 8010f86:	68db      	ldr	r3, [r3, #12]
 8010f88:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8010f8c:	687b      	ldr	r3, [r7, #4]
 8010f8e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8010f90:	200a      	movs	r0, #10
 8010f92:	f7f4 f94f 	bl	8005234 <HAL_Delay>
      ms += 10U;
 8010f96:	68fb      	ldr	r3, [r7, #12]
 8010f98:	330a      	adds	r3, #10
 8010f9a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8010f9c:	6878      	ldr	r0, [r7, #4]
 8010f9e:	f000 f93d 	bl	801121c <USB_GetMode>
 8010fa2:	4603      	mov	r3, r0
 8010fa4:	2b00      	cmp	r3, #0
 8010fa6:	d005      	beq.n	8010fb4 <USB_SetCurrentMode+0x84>
 8010fa8:	68fb      	ldr	r3, [r7, #12]
 8010faa:	2bc7      	cmp	r3, #199	@ 0xc7
 8010fac:	d9f0      	bls.n	8010f90 <USB_SetCurrentMode+0x60>
 8010fae:	e001      	b.n	8010fb4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8010fb0:	2301      	movs	r3, #1
 8010fb2:	e005      	b.n	8010fc0 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8010fb4:	68fb      	ldr	r3, [r7, #12]
 8010fb6:	2bc8      	cmp	r3, #200	@ 0xc8
 8010fb8:	d101      	bne.n	8010fbe <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8010fba:	2301      	movs	r3, #1
 8010fbc:	e000      	b.n	8010fc0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8010fbe:	2300      	movs	r3, #0
}
 8010fc0:	4618      	mov	r0, r3
 8010fc2:	3710      	adds	r7, #16
 8010fc4:	46bd      	mov	sp, r7
 8010fc6:	bd80      	pop	{r7, pc}

08010fc8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8010fc8:	b480      	push	{r7}
 8010fca:	b085      	sub	sp, #20
 8010fcc:	af00      	add	r7, sp, #0
 8010fce:	6078      	str	r0, [r7, #4]
 8010fd0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8010fd2:	2300      	movs	r3, #0
 8010fd4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8010fd6:	68fb      	ldr	r3, [r7, #12]
 8010fd8:	3301      	adds	r3, #1
 8010fda:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8010fdc:	68fb      	ldr	r3, [r7, #12]
 8010fde:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8010fe2:	d901      	bls.n	8010fe8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8010fe4:	2303      	movs	r3, #3
 8010fe6:	e01b      	b.n	8011020 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8010fe8:	687b      	ldr	r3, [r7, #4]
 8010fea:	691b      	ldr	r3, [r3, #16]
 8010fec:	2b00      	cmp	r3, #0
 8010fee:	daf2      	bge.n	8010fd6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8010ff0:	2300      	movs	r3, #0
 8010ff2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8010ff4:	683b      	ldr	r3, [r7, #0]
 8010ff6:	019b      	lsls	r3, r3, #6
 8010ff8:	f043 0220 	orr.w	r2, r3, #32
 8010ffc:	687b      	ldr	r3, [r7, #4]
 8010ffe:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8011000:	68fb      	ldr	r3, [r7, #12]
 8011002:	3301      	adds	r3, #1
 8011004:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8011006:	68fb      	ldr	r3, [r7, #12]
 8011008:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 801100c:	d901      	bls.n	8011012 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 801100e:	2303      	movs	r3, #3
 8011010:	e006      	b.n	8011020 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8011012:	687b      	ldr	r3, [r7, #4]
 8011014:	691b      	ldr	r3, [r3, #16]
 8011016:	f003 0320 	and.w	r3, r3, #32
 801101a:	2b20      	cmp	r3, #32
 801101c:	d0f0      	beq.n	8011000 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 801101e:	2300      	movs	r3, #0
}
 8011020:	4618      	mov	r0, r3
 8011022:	3714      	adds	r7, #20
 8011024:	46bd      	mov	sp, r7
 8011026:	f85d 7b04 	ldr.w	r7, [sp], #4
 801102a:	4770      	bx	lr

0801102c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 801102c:	b480      	push	{r7}
 801102e:	b085      	sub	sp, #20
 8011030:	af00      	add	r7, sp, #0
 8011032:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8011034:	2300      	movs	r3, #0
 8011036:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8011038:	68fb      	ldr	r3, [r7, #12]
 801103a:	3301      	adds	r3, #1
 801103c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801103e:	68fb      	ldr	r3, [r7, #12]
 8011040:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8011044:	d901      	bls.n	801104a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8011046:	2303      	movs	r3, #3
 8011048:	e018      	b.n	801107c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 801104a:	687b      	ldr	r3, [r7, #4]
 801104c:	691b      	ldr	r3, [r3, #16]
 801104e:	2b00      	cmp	r3, #0
 8011050:	daf2      	bge.n	8011038 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8011052:	2300      	movs	r3, #0
 8011054:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8011056:	687b      	ldr	r3, [r7, #4]
 8011058:	2210      	movs	r2, #16
 801105a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 801105c:	68fb      	ldr	r3, [r7, #12]
 801105e:	3301      	adds	r3, #1
 8011060:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8011062:	68fb      	ldr	r3, [r7, #12]
 8011064:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8011068:	d901      	bls.n	801106e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 801106a:	2303      	movs	r3, #3
 801106c:	e006      	b.n	801107c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 801106e:	687b      	ldr	r3, [r7, #4]
 8011070:	691b      	ldr	r3, [r3, #16]
 8011072:	f003 0310 	and.w	r3, r3, #16
 8011076:	2b10      	cmp	r3, #16
 8011078:	d0f0      	beq.n	801105c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 801107a:	2300      	movs	r3, #0
}
 801107c:	4618      	mov	r0, r3
 801107e:	3714      	adds	r7, #20
 8011080:	46bd      	mov	sp, r7
 8011082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011086:	4770      	bx	lr

08011088 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8011088:	b480      	push	{r7}
 801108a:	b089      	sub	sp, #36	@ 0x24
 801108c:	af00      	add	r7, sp, #0
 801108e:	60f8      	str	r0, [r7, #12]
 8011090:	60b9      	str	r1, [r7, #8]
 8011092:	4611      	mov	r1, r2
 8011094:	461a      	mov	r2, r3
 8011096:	460b      	mov	r3, r1
 8011098:	71fb      	strb	r3, [r7, #7]
 801109a:	4613      	mov	r3, r2
 801109c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801109e:	68fb      	ldr	r3, [r7, #12]
 80110a0:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80110a2:	68bb      	ldr	r3, [r7, #8]
 80110a4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80110a6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80110aa:	2b00      	cmp	r3, #0
 80110ac:	d123      	bne.n	80110f6 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80110ae:	88bb      	ldrh	r3, [r7, #4]
 80110b0:	3303      	adds	r3, #3
 80110b2:	089b      	lsrs	r3, r3, #2
 80110b4:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80110b6:	2300      	movs	r3, #0
 80110b8:	61bb      	str	r3, [r7, #24]
 80110ba:	e018      	b.n	80110ee <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80110bc:	79fb      	ldrb	r3, [r7, #7]
 80110be:	031a      	lsls	r2, r3, #12
 80110c0:	697b      	ldr	r3, [r7, #20]
 80110c2:	4413      	add	r3, r2
 80110c4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80110c8:	461a      	mov	r2, r3
 80110ca:	69fb      	ldr	r3, [r7, #28]
 80110cc:	681b      	ldr	r3, [r3, #0]
 80110ce:	6013      	str	r3, [r2, #0]
      pSrc++;
 80110d0:	69fb      	ldr	r3, [r7, #28]
 80110d2:	3301      	adds	r3, #1
 80110d4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80110d6:	69fb      	ldr	r3, [r7, #28]
 80110d8:	3301      	adds	r3, #1
 80110da:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80110dc:	69fb      	ldr	r3, [r7, #28]
 80110de:	3301      	adds	r3, #1
 80110e0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80110e2:	69fb      	ldr	r3, [r7, #28]
 80110e4:	3301      	adds	r3, #1
 80110e6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80110e8:	69bb      	ldr	r3, [r7, #24]
 80110ea:	3301      	adds	r3, #1
 80110ec:	61bb      	str	r3, [r7, #24]
 80110ee:	69ba      	ldr	r2, [r7, #24]
 80110f0:	693b      	ldr	r3, [r7, #16]
 80110f2:	429a      	cmp	r2, r3
 80110f4:	d3e2      	bcc.n	80110bc <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80110f6:	2300      	movs	r3, #0
}
 80110f8:	4618      	mov	r0, r3
 80110fa:	3724      	adds	r7, #36	@ 0x24
 80110fc:	46bd      	mov	sp, r7
 80110fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011102:	4770      	bx	lr

08011104 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8011104:	b480      	push	{r7}
 8011106:	b08b      	sub	sp, #44	@ 0x2c
 8011108:	af00      	add	r7, sp, #0
 801110a:	60f8      	str	r0, [r7, #12]
 801110c:	60b9      	str	r1, [r7, #8]
 801110e:	4613      	mov	r3, r2
 8011110:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011112:	68fb      	ldr	r3, [r7, #12]
 8011114:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8011116:	68bb      	ldr	r3, [r7, #8]
 8011118:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 801111a:	88fb      	ldrh	r3, [r7, #6]
 801111c:	089b      	lsrs	r3, r3, #2
 801111e:	b29b      	uxth	r3, r3
 8011120:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8011122:	88fb      	ldrh	r3, [r7, #6]
 8011124:	f003 0303 	and.w	r3, r3, #3
 8011128:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 801112a:	2300      	movs	r3, #0
 801112c:	623b      	str	r3, [r7, #32]
 801112e:	e014      	b.n	801115a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8011130:	69bb      	ldr	r3, [r7, #24]
 8011132:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8011136:	681a      	ldr	r2, [r3, #0]
 8011138:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801113a:	601a      	str	r2, [r3, #0]
    pDest++;
 801113c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801113e:	3301      	adds	r3, #1
 8011140:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8011142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011144:	3301      	adds	r3, #1
 8011146:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8011148:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801114a:	3301      	adds	r3, #1
 801114c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 801114e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011150:	3301      	adds	r3, #1
 8011152:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8011154:	6a3b      	ldr	r3, [r7, #32]
 8011156:	3301      	adds	r3, #1
 8011158:	623b      	str	r3, [r7, #32]
 801115a:	6a3a      	ldr	r2, [r7, #32]
 801115c:	697b      	ldr	r3, [r7, #20]
 801115e:	429a      	cmp	r2, r3
 8011160:	d3e6      	bcc.n	8011130 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8011162:	8bfb      	ldrh	r3, [r7, #30]
 8011164:	2b00      	cmp	r3, #0
 8011166:	d01e      	beq.n	80111a6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8011168:	2300      	movs	r3, #0
 801116a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 801116c:	69bb      	ldr	r3, [r7, #24]
 801116e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8011172:	461a      	mov	r2, r3
 8011174:	f107 0310 	add.w	r3, r7, #16
 8011178:	6812      	ldr	r2, [r2, #0]
 801117a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 801117c:	693a      	ldr	r2, [r7, #16]
 801117e:	6a3b      	ldr	r3, [r7, #32]
 8011180:	b2db      	uxtb	r3, r3
 8011182:	00db      	lsls	r3, r3, #3
 8011184:	fa22 f303 	lsr.w	r3, r2, r3
 8011188:	b2da      	uxtb	r2, r3
 801118a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801118c:	701a      	strb	r2, [r3, #0]
      i++;
 801118e:	6a3b      	ldr	r3, [r7, #32]
 8011190:	3301      	adds	r3, #1
 8011192:	623b      	str	r3, [r7, #32]
      pDest++;
 8011194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011196:	3301      	adds	r3, #1
 8011198:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 801119a:	8bfb      	ldrh	r3, [r7, #30]
 801119c:	3b01      	subs	r3, #1
 801119e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80111a0:	8bfb      	ldrh	r3, [r7, #30]
 80111a2:	2b00      	cmp	r3, #0
 80111a4:	d1ea      	bne.n	801117c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80111a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80111a8:	4618      	mov	r0, r3
 80111aa:	372c      	adds	r7, #44	@ 0x2c
 80111ac:	46bd      	mov	sp, r7
 80111ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111b2:	4770      	bx	lr

080111b4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80111b4:	b480      	push	{r7}
 80111b6:	b085      	sub	sp, #20
 80111b8:	af00      	add	r7, sp, #0
 80111ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80111bc:	687b      	ldr	r3, [r7, #4]
 80111be:	695b      	ldr	r3, [r3, #20]
 80111c0:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80111c2:	687b      	ldr	r3, [r7, #4]
 80111c4:	699b      	ldr	r3, [r3, #24]
 80111c6:	68fa      	ldr	r2, [r7, #12]
 80111c8:	4013      	ands	r3, r2
 80111ca:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80111cc:	68fb      	ldr	r3, [r7, #12]
}
 80111ce:	4618      	mov	r0, r3
 80111d0:	3714      	adds	r7, #20
 80111d2:	46bd      	mov	sp, r7
 80111d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111d8:	4770      	bx	lr

080111da <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 80111da:	b480      	push	{r7}
 80111dc:	b085      	sub	sp, #20
 80111de:	af00      	add	r7, sp, #0
 80111e0:	6078      	str	r0, [r7, #4]
 80111e2:	460b      	mov	r3, r1
 80111e4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80111e6:	687b      	ldr	r3, [r7, #4]
 80111e8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 80111ea:	78fb      	ldrb	r3, [r7, #3]
 80111ec:	015a      	lsls	r2, r3, #5
 80111ee:	68fb      	ldr	r3, [r7, #12]
 80111f0:	4413      	add	r3, r2
 80111f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80111f6:	689b      	ldr	r3, [r3, #8]
 80111f8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 80111fa:	78fb      	ldrb	r3, [r7, #3]
 80111fc:	015a      	lsls	r2, r3, #5
 80111fe:	68fb      	ldr	r3, [r7, #12]
 8011200:	4413      	add	r3, r2
 8011202:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011206:	68db      	ldr	r3, [r3, #12]
 8011208:	68ba      	ldr	r2, [r7, #8]
 801120a:	4013      	ands	r3, r2
 801120c:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 801120e:	68bb      	ldr	r3, [r7, #8]
}
 8011210:	4618      	mov	r0, r3
 8011212:	3714      	adds	r7, #20
 8011214:	46bd      	mov	sp, r7
 8011216:	f85d 7b04 	ldr.w	r7, [sp], #4
 801121a:	4770      	bx	lr

0801121c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 801121c:	b480      	push	{r7}
 801121e:	b083      	sub	sp, #12
 8011220:	af00      	add	r7, sp, #0
 8011222:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8011224:	687b      	ldr	r3, [r7, #4]
 8011226:	695b      	ldr	r3, [r3, #20]
 8011228:	f003 0301 	and.w	r3, r3, #1
}
 801122c:	4618      	mov	r0, r3
 801122e:	370c      	adds	r7, #12
 8011230:	46bd      	mov	sp, r7
 8011232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011236:	4770      	bx	lr

08011238 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8011238:	b480      	push	{r7}
 801123a:	b085      	sub	sp, #20
 801123c:	af00      	add	r7, sp, #0
 801123e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8011240:	2300      	movs	r3, #0
 8011242:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8011244:	68fb      	ldr	r3, [r7, #12]
 8011246:	3301      	adds	r3, #1
 8011248:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801124a:	68fb      	ldr	r3, [r7, #12]
 801124c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8011250:	d901      	bls.n	8011256 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8011252:	2303      	movs	r3, #3
 8011254:	e022      	b.n	801129c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8011256:	687b      	ldr	r3, [r7, #4]
 8011258:	691b      	ldr	r3, [r3, #16]
 801125a:	2b00      	cmp	r3, #0
 801125c:	daf2      	bge.n	8011244 <USB_CoreReset+0xc>

  count = 10U;
 801125e:	230a      	movs	r3, #10
 8011260:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8011262:	e002      	b.n	801126a <USB_CoreReset+0x32>
  {
    count--;
 8011264:	68fb      	ldr	r3, [r7, #12]
 8011266:	3b01      	subs	r3, #1
 8011268:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 801126a:	68fb      	ldr	r3, [r7, #12]
 801126c:	2b00      	cmp	r3, #0
 801126e:	d1f9      	bne.n	8011264 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8011270:	687b      	ldr	r3, [r7, #4]
 8011272:	691b      	ldr	r3, [r3, #16]
 8011274:	f043 0201 	orr.w	r2, r3, #1
 8011278:	687b      	ldr	r3, [r7, #4]
 801127a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 801127c:	68fb      	ldr	r3, [r7, #12]
 801127e:	3301      	adds	r3, #1
 8011280:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8011282:	68fb      	ldr	r3, [r7, #12]
 8011284:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8011288:	d901      	bls.n	801128e <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 801128a:	2303      	movs	r3, #3
 801128c:	e006      	b.n	801129c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 801128e:	687b      	ldr	r3, [r7, #4]
 8011290:	691b      	ldr	r3, [r3, #16]
 8011292:	f003 0301 	and.w	r3, r3, #1
 8011296:	2b01      	cmp	r3, #1
 8011298:	d0f0      	beq.n	801127c <USB_CoreReset+0x44>

  return HAL_OK;
 801129a:	2300      	movs	r3, #0
}
 801129c:	4618      	mov	r0, r3
 801129e:	3714      	adds	r7, #20
 80112a0:	46bd      	mov	sp, r7
 80112a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112a6:	4770      	bx	lr

080112a8 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80112a8:	b084      	sub	sp, #16
 80112aa:	b580      	push	{r7, lr}
 80112ac:	b086      	sub	sp, #24
 80112ae:	af00      	add	r7, sp, #0
 80112b0:	6078      	str	r0, [r7, #4]
 80112b2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80112b6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80112ba:	2300      	movs	r3, #0
 80112bc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80112be:	687b      	ldr	r3, [r7, #4]
 80112c0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80112c2:	68fb      	ldr	r3, [r7, #12]
 80112c4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80112c8:	461a      	mov	r2, r3
 80112ca:	2300      	movs	r3, #0
 80112cc:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 80112ce:	687b      	ldr	r3, [r7, #4]
 80112d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80112d2:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80112d6:	687b      	ldr	r3, [r7, #4]
 80112d8:	639a      	str	r2, [r3, #56]	@ 0x38

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 80112da:	687b      	ldr	r3, [r7, #4]
 80112dc:	68db      	ldr	r3, [r3, #12]
 80112de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80112e2:	2b00      	cmp	r3, #0
 80112e4:	d119      	bne.n	801131a <USB_HostInit+0x72>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 80112e6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80112ea:	2b01      	cmp	r3, #1
 80112ec:	d10a      	bne.n	8011304 <USB_HostInit+0x5c>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80112ee:	68fb      	ldr	r3, [r7, #12]
 80112f0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80112f4:	681b      	ldr	r3, [r3, #0]
 80112f6:	68fa      	ldr	r2, [r7, #12]
 80112f8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80112fc:	f043 0304 	orr.w	r3, r3, #4
 8011300:	6013      	str	r3, [r2, #0]
 8011302:	e014      	b.n	801132e <USB_HostInit+0x86>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8011304:	68fb      	ldr	r3, [r7, #12]
 8011306:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801130a:	681b      	ldr	r3, [r3, #0]
 801130c:	68fa      	ldr	r2, [r7, #12]
 801130e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8011312:	f023 0304 	bic.w	r3, r3, #4
 8011316:	6013      	str	r3, [r2, #0]
 8011318:	e009      	b.n	801132e <USB_HostInit+0x86>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 801131a:	68fb      	ldr	r3, [r7, #12]
 801131c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011320:	681b      	ldr	r3, [r3, #0]
 8011322:	68fa      	ldr	r2, [r7, #12]
 8011324:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8011328:	f023 0304 	bic.w	r3, r3, #4
 801132c:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 801132e:	2110      	movs	r1, #16
 8011330:	6878      	ldr	r0, [r7, #4]
 8011332:	f7ff fe49 	bl	8010fc8 <USB_FlushTxFifo>
 8011336:	4603      	mov	r3, r0
 8011338:	2b00      	cmp	r3, #0
 801133a:	d001      	beq.n	8011340 <USB_HostInit+0x98>
  {
    ret = HAL_ERROR;
 801133c:	2301      	movs	r3, #1
 801133e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8011340:	6878      	ldr	r0, [r7, #4]
 8011342:	f7ff fe73 	bl	801102c <USB_FlushRxFifo>
 8011346:	4603      	mov	r3, r0
 8011348:	2b00      	cmp	r3, #0
 801134a:	d001      	beq.n	8011350 <USB_HostInit+0xa8>
  {
    ret = HAL_ERROR;
 801134c:	2301      	movs	r3, #1
 801134e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8011350:	2300      	movs	r3, #0
 8011352:	613b      	str	r3, [r7, #16]
 8011354:	e015      	b.n	8011382 <USB_HostInit+0xda>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8011356:	693b      	ldr	r3, [r7, #16]
 8011358:	015a      	lsls	r2, r3, #5
 801135a:	68fb      	ldr	r3, [r7, #12]
 801135c:	4413      	add	r3, r2
 801135e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011362:	461a      	mov	r2, r3
 8011364:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8011368:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 801136a:	693b      	ldr	r3, [r7, #16]
 801136c:	015a      	lsls	r2, r3, #5
 801136e:	68fb      	ldr	r3, [r7, #12]
 8011370:	4413      	add	r3, r2
 8011372:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011376:	461a      	mov	r2, r3
 8011378:	2300      	movs	r3, #0
 801137a:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 801137c:	693b      	ldr	r3, [r7, #16]
 801137e:	3301      	adds	r3, #1
 8011380:	613b      	str	r3, [r7, #16]
 8011382:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8011386:	461a      	mov	r2, r3
 8011388:	693b      	ldr	r3, [r7, #16]
 801138a:	4293      	cmp	r3, r2
 801138c:	d3e3      	bcc.n	8011356 <USB_HostInit+0xae>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 801138e:	687b      	ldr	r3, [r7, #4]
 8011390:	2200      	movs	r2, #0
 8011392:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8011394:	687b      	ldr	r3, [r7, #4]
 8011396:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801139a:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 801139c:	687b      	ldr	r3, [r7, #4]
 801139e:	4a18      	ldr	r2, [pc, #96]	@ (8011400 <USB_HostInit+0x158>)
 80113a0:	4293      	cmp	r3, r2
 80113a2:	d10b      	bne.n	80113bc <USB_HostInit+0x114>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 80113a4:	687b      	ldr	r3, [r7, #4]
 80113a6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80113aa:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 80113ac:	687b      	ldr	r3, [r7, #4]
 80113ae:	4a15      	ldr	r2, [pc, #84]	@ (8011404 <USB_HostInit+0x15c>)
 80113b0:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 80113b2:	687b      	ldr	r3, [r7, #4]
 80113b4:	4a14      	ldr	r2, [pc, #80]	@ (8011408 <USB_HostInit+0x160>)
 80113b6:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 80113ba:	e009      	b.n	80113d0 <USB_HostInit+0x128>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 80113bc:	687b      	ldr	r3, [r7, #4]
 80113be:	2280      	movs	r2, #128	@ 0x80
 80113c0:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 80113c2:	687b      	ldr	r3, [r7, #4]
 80113c4:	4a11      	ldr	r2, [pc, #68]	@ (801140c <USB_HostInit+0x164>)
 80113c6:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 80113c8:	687b      	ldr	r3, [r7, #4]
 80113ca:	4a11      	ldr	r2, [pc, #68]	@ (8011410 <USB_HostInit+0x168>)
 80113cc:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80113d0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80113d4:	2b00      	cmp	r3, #0
 80113d6:	d105      	bne.n	80113e4 <USB_HostInit+0x13c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80113d8:	687b      	ldr	r3, [r7, #4]
 80113da:	699b      	ldr	r3, [r3, #24]
 80113dc:	f043 0210 	orr.w	r2, r3, #16
 80113e0:	687b      	ldr	r3, [r7, #4]
 80113e2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80113e4:	687b      	ldr	r3, [r7, #4]
 80113e6:	699a      	ldr	r2, [r3, #24]
 80113e8:	4b0a      	ldr	r3, [pc, #40]	@ (8011414 <USB_HostInit+0x16c>)
 80113ea:	4313      	orrs	r3, r2
 80113ec:	687a      	ldr	r2, [r7, #4]
 80113ee:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 80113f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80113f2:	4618      	mov	r0, r3
 80113f4:	3718      	adds	r7, #24
 80113f6:	46bd      	mov	sp, r7
 80113f8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80113fc:	b004      	add	sp, #16
 80113fe:	4770      	bx	lr
 8011400:	40040000 	.word	0x40040000
 8011404:	01000200 	.word	0x01000200
 8011408:	00e00300 	.word	0x00e00300
 801140c:	00600080 	.word	0x00600080
 8011410:	004000e0 	.word	0x004000e0
 8011414:	a3200008 	.word	0xa3200008

08011418 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8011418:	b480      	push	{r7}
 801141a:	b085      	sub	sp, #20
 801141c:	af00      	add	r7, sp, #0
 801141e:	6078      	str	r0, [r7, #4]
 8011420:	460b      	mov	r3, r1
 8011422:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011424:	687b      	ldr	r3, [r7, #4]
 8011426:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8011428:	68fb      	ldr	r3, [r7, #12]
 801142a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801142e:	681b      	ldr	r3, [r3, #0]
 8011430:	68fa      	ldr	r2, [r7, #12]
 8011432:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8011436:	f023 0303 	bic.w	r3, r3, #3
 801143a:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 801143c:	68fb      	ldr	r3, [r7, #12]
 801143e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011442:	681a      	ldr	r2, [r3, #0]
 8011444:	78fb      	ldrb	r3, [r7, #3]
 8011446:	f003 0303 	and.w	r3, r3, #3
 801144a:	68f9      	ldr	r1, [r7, #12]
 801144c:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8011450:	4313      	orrs	r3, r2
 8011452:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8011454:	78fb      	ldrb	r3, [r7, #3]
 8011456:	2b01      	cmp	r3, #1
 8011458:	d107      	bne.n	801146a <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 801145a:	68fb      	ldr	r3, [r7, #12]
 801145c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011460:	461a      	mov	r2, r3
 8011462:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8011466:	6053      	str	r3, [r2, #4]
 8011468:	e00c      	b.n	8011484 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 801146a:	78fb      	ldrb	r3, [r7, #3]
 801146c:	2b02      	cmp	r3, #2
 801146e:	d107      	bne.n	8011480 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8011470:	68fb      	ldr	r3, [r7, #12]
 8011472:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011476:	461a      	mov	r2, r3
 8011478:	f241 7370 	movw	r3, #6000	@ 0x1770
 801147c:	6053      	str	r3, [r2, #4]
 801147e:	e001      	b.n	8011484 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8011480:	2301      	movs	r3, #1
 8011482:	e000      	b.n	8011486 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8011484:	2300      	movs	r3, #0
}
 8011486:	4618      	mov	r0, r3
 8011488:	3714      	adds	r7, #20
 801148a:	46bd      	mov	sp, r7
 801148c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011490:	4770      	bx	lr

08011492 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 8011492:	b580      	push	{r7, lr}
 8011494:	b084      	sub	sp, #16
 8011496:	af00      	add	r7, sp, #0
 8011498:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801149a:	687b      	ldr	r3, [r7, #4]
 801149c:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 801149e:	2300      	movs	r3, #0
 80114a0:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80114a2:	68fb      	ldr	r3, [r7, #12]
 80114a4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80114a8:	681b      	ldr	r3, [r3, #0]
 80114aa:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80114ac:	68bb      	ldr	r3, [r7, #8]
 80114ae:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80114b2:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 80114b4:	68bb      	ldr	r3, [r7, #8]
 80114b6:	68fa      	ldr	r2, [r7, #12]
 80114b8:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80114bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80114c0:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 80114c2:	2064      	movs	r0, #100	@ 0x64
 80114c4:	f7f3 feb6 	bl	8005234 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 80114c8:	68bb      	ldr	r3, [r7, #8]
 80114ca:	68fa      	ldr	r2, [r7, #12]
 80114cc:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80114d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80114d4:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 80114d6:	200a      	movs	r0, #10
 80114d8:	f7f3 feac 	bl	8005234 <HAL_Delay>

  return HAL_OK;
 80114dc:	2300      	movs	r3, #0
}
 80114de:	4618      	mov	r0, r3
 80114e0:	3710      	adds	r7, #16
 80114e2:	46bd      	mov	sp, r7
 80114e4:	bd80      	pop	{r7, pc}

080114e6 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 80114e6:	b480      	push	{r7}
 80114e8:	b085      	sub	sp, #20
 80114ea:	af00      	add	r7, sp, #0
 80114ec:	6078      	str	r0, [r7, #4]
 80114ee:	460b      	mov	r3, r1
 80114f0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80114f2:	687b      	ldr	r3, [r7, #4]
 80114f4:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80114f6:	2300      	movs	r3, #0
 80114f8:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80114fa:	68fb      	ldr	r3, [r7, #12]
 80114fc:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8011500:	681b      	ldr	r3, [r3, #0]
 8011502:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8011504:	68bb      	ldr	r3, [r7, #8]
 8011506:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 801150a:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 801150c:	68bb      	ldr	r3, [r7, #8]
 801150e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8011512:	2b00      	cmp	r3, #0
 8011514:	d109      	bne.n	801152a <USB_DriveVbus+0x44>
 8011516:	78fb      	ldrb	r3, [r7, #3]
 8011518:	2b01      	cmp	r3, #1
 801151a:	d106      	bne.n	801152a <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 801151c:	68bb      	ldr	r3, [r7, #8]
 801151e:	68fa      	ldr	r2, [r7, #12]
 8011520:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8011524:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8011528:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 801152a:	68bb      	ldr	r3, [r7, #8]
 801152c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8011530:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8011534:	d109      	bne.n	801154a <USB_DriveVbus+0x64>
 8011536:	78fb      	ldrb	r3, [r7, #3]
 8011538:	2b00      	cmp	r3, #0
 801153a:	d106      	bne.n	801154a <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 801153c:	68bb      	ldr	r3, [r7, #8]
 801153e:	68fa      	ldr	r2, [r7, #12]
 8011540:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8011544:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8011548:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 801154a:	2300      	movs	r3, #0
}
 801154c:	4618      	mov	r0, r3
 801154e:	3714      	adds	r7, #20
 8011550:	46bd      	mov	sp, r7
 8011552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011556:	4770      	bx	lr

08011558 <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8011558:	b480      	push	{r7}
 801155a:	b085      	sub	sp, #20
 801155c:	af00      	add	r7, sp, #0
 801155e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011560:	687b      	ldr	r3, [r7, #4]
 8011562:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8011564:	2300      	movs	r3, #0
 8011566:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8011568:	68fb      	ldr	r3, [r7, #12]
 801156a:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 801156e:	681b      	ldr	r3, [r3, #0]
 8011570:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8011572:	68bb      	ldr	r3, [r7, #8]
 8011574:	0c5b      	lsrs	r3, r3, #17
 8011576:	f003 0303 	and.w	r3, r3, #3
}
 801157a:	4618      	mov	r0, r3
 801157c:	3714      	adds	r7, #20
 801157e:	46bd      	mov	sp, r7
 8011580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011584:	4770      	bx	lr

08011586 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8011586:	b480      	push	{r7}
 8011588:	b085      	sub	sp, #20
 801158a:	af00      	add	r7, sp, #0
 801158c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801158e:	687b      	ldr	r3, [r7, #4]
 8011590:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8011592:	68fb      	ldr	r3, [r7, #12]
 8011594:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011598:	689b      	ldr	r3, [r3, #8]
 801159a:	b29b      	uxth	r3, r3
}
 801159c:	4618      	mov	r0, r3
 801159e:	3714      	adds	r7, #20
 80115a0:	46bd      	mov	sp, r7
 80115a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115a6:	4770      	bx	lr

080115a8 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 80115a8:	b580      	push	{r7, lr}
 80115aa:	b088      	sub	sp, #32
 80115ac:	af00      	add	r7, sp, #0
 80115ae:	6078      	str	r0, [r7, #4]
 80115b0:	4608      	mov	r0, r1
 80115b2:	4611      	mov	r1, r2
 80115b4:	461a      	mov	r2, r3
 80115b6:	4603      	mov	r3, r0
 80115b8:	70fb      	strb	r3, [r7, #3]
 80115ba:	460b      	mov	r3, r1
 80115bc:	70bb      	strb	r3, [r7, #2]
 80115be:	4613      	mov	r3, r2
 80115c0:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 80115c2:	2300      	movs	r3, #0
 80115c4:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80115c6:	687b      	ldr	r3, [r7, #4]
 80115c8:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 80115ca:	78fb      	ldrb	r3, [r7, #3]
 80115cc:	015a      	lsls	r2, r3, #5
 80115ce:	693b      	ldr	r3, [r7, #16]
 80115d0:	4413      	add	r3, r2
 80115d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80115d6:	461a      	mov	r2, r3
 80115d8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80115dc:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 80115de:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80115e2:	2b03      	cmp	r3, #3
 80115e4:	d87c      	bhi.n	80116e0 <USB_HC_Init+0x138>
 80115e6:	a201      	add	r2, pc, #4	@ (adr r2, 80115ec <USB_HC_Init+0x44>)
 80115e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80115ec:	080115fd 	.word	0x080115fd
 80115f0:	080116a3 	.word	0x080116a3
 80115f4:	080115fd 	.word	0x080115fd
 80115f8:	08011665 	.word	0x08011665
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80115fc:	78fb      	ldrb	r3, [r7, #3]
 80115fe:	015a      	lsls	r2, r3, #5
 8011600:	693b      	ldr	r3, [r7, #16]
 8011602:	4413      	add	r3, r2
 8011604:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011608:	461a      	mov	r2, r3
 801160a:	f240 439d 	movw	r3, #1181	@ 0x49d
 801160e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8011610:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8011614:	2b00      	cmp	r3, #0
 8011616:	da10      	bge.n	801163a <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8011618:	78fb      	ldrb	r3, [r7, #3]
 801161a:	015a      	lsls	r2, r3, #5
 801161c:	693b      	ldr	r3, [r7, #16]
 801161e:	4413      	add	r3, r2
 8011620:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011624:	68db      	ldr	r3, [r3, #12]
 8011626:	78fa      	ldrb	r2, [r7, #3]
 8011628:	0151      	lsls	r1, r2, #5
 801162a:	693a      	ldr	r2, [r7, #16]
 801162c:	440a      	add	r2, r1
 801162e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011632:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8011636:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8011638:	e055      	b.n	80116e6 <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 801163a:	687b      	ldr	r3, [r7, #4]
 801163c:	4a6f      	ldr	r2, [pc, #444]	@ (80117fc <USB_HC_Init+0x254>)
 801163e:	4293      	cmp	r3, r2
 8011640:	d151      	bne.n	80116e6 <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8011642:	78fb      	ldrb	r3, [r7, #3]
 8011644:	015a      	lsls	r2, r3, #5
 8011646:	693b      	ldr	r3, [r7, #16]
 8011648:	4413      	add	r3, r2
 801164a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801164e:	68db      	ldr	r3, [r3, #12]
 8011650:	78fa      	ldrb	r2, [r7, #3]
 8011652:	0151      	lsls	r1, r2, #5
 8011654:	693a      	ldr	r2, [r7, #16]
 8011656:	440a      	add	r2, r1
 8011658:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801165c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8011660:	60d3      	str	r3, [r2, #12]
      break;
 8011662:	e040      	b.n	80116e6 <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8011664:	78fb      	ldrb	r3, [r7, #3]
 8011666:	015a      	lsls	r2, r3, #5
 8011668:	693b      	ldr	r3, [r7, #16]
 801166a:	4413      	add	r3, r2
 801166c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011670:	461a      	mov	r2, r3
 8011672:	f240 639d 	movw	r3, #1693	@ 0x69d
 8011676:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8011678:	f997 3002 	ldrsb.w	r3, [r7, #2]
 801167c:	2b00      	cmp	r3, #0
 801167e:	da34      	bge.n	80116ea <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8011680:	78fb      	ldrb	r3, [r7, #3]
 8011682:	015a      	lsls	r2, r3, #5
 8011684:	693b      	ldr	r3, [r7, #16]
 8011686:	4413      	add	r3, r2
 8011688:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801168c:	68db      	ldr	r3, [r3, #12]
 801168e:	78fa      	ldrb	r2, [r7, #3]
 8011690:	0151      	lsls	r1, r2, #5
 8011692:	693a      	ldr	r2, [r7, #16]
 8011694:	440a      	add	r2, r1
 8011696:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801169a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801169e:	60d3      	str	r3, [r2, #12]
      }

      break;
 80116a0:	e023      	b.n	80116ea <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80116a2:	78fb      	ldrb	r3, [r7, #3]
 80116a4:	015a      	lsls	r2, r3, #5
 80116a6:	693b      	ldr	r3, [r7, #16]
 80116a8:	4413      	add	r3, r2
 80116aa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80116ae:	461a      	mov	r2, r3
 80116b0:	f240 2325 	movw	r3, #549	@ 0x225
 80116b4:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80116b6:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80116ba:	2b00      	cmp	r3, #0
 80116bc:	da17      	bge.n	80116ee <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 80116be:	78fb      	ldrb	r3, [r7, #3]
 80116c0:	015a      	lsls	r2, r3, #5
 80116c2:	693b      	ldr	r3, [r7, #16]
 80116c4:	4413      	add	r3, r2
 80116c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80116ca:	68db      	ldr	r3, [r3, #12]
 80116cc:	78fa      	ldrb	r2, [r7, #3]
 80116ce:	0151      	lsls	r1, r2, #5
 80116d0:	693a      	ldr	r2, [r7, #16]
 80116d2:	440a      	add	r2, r1
 80116d4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80116d8:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 80116dc:	60d3      	str	r3, [r2, #12]
      }
      break;
 80116de:	e006      	b.n	80116ee <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 80116e0:	2301      	movs	r3, #1
 80116e2:	77fb      	strb	r3, [r7, #31]
      break;
 80116e4:	e004      	b.n	80116f0 <USB_HC_Init+0x148>
      break;
 80116e6:	bf00      	nop
 80116e8:	e002      	b.n	80116f0 <USB_HC_Init+0x148>
      break;
 80116ea:	bf00      	nop
 80116ec:	e000      	b.n	80116f0 <USB_HC_Init+0x148>
      break;
 80116ee:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 80116f0:	78fb      	ldrb	r3, [r7, #3]
 80116f2:	015a      	lsls	r2, r3, #5
 80116f4:	693b      	ldr	r3, [r7, #16]
 80116f6:	4413      	add	r3, r2
 80116f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80116fc:	461a      	mov	r2, r3
 80116fe:	2300      	movs	r3, #0
 8011700:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8011702:	78fb      	ldrb	r3, [r7, #3]
 8011704:	015a      	lsls	r2, r3, #5
 8011706:	693b      	ldr	r3, [r7, #16]
 8011708:	4413      	add	r3, r2
 801170a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801170e:	68db      	ldr	r3, [r3, #12]
 8011710:	78fa      	ldrb	r2, [r7, #3]
 8011712:	0151      	lsls	r1, r2, #5
 8011714:	693a      	ldr	r2, [r7, #16]
 8011716:	440a      	add	r2, r1
 8011718:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801171c:	f043 0302 	orr.w	r3, r3, #2
 8011720:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8011722:	693b      	ldr	r3, [r7, #16]
 8011724:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011728:	699a      	ldr	r2, [r3, #24]
 801172a:	78fb      	ldrb	r3, [r7, #3]
 801172c:	f003 030f 	and.w	r3, r3, #15
 8011730:	2101      	movs	r1, #1
 8011732:	fa01 f303 	lsl.w	r3, r1, r3
 8011736:	6939      	ldr	r1, [r7, #16]
 8011738:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 801173c:	4313      	orrs	r3, r2
 801173e:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8011740:	687b      	ldr	r3, [r7, #4]
 8011742:	699b      	ldr	r3, [r3, #24]
 8011744:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8011748:	687b      	ldr	r3, [r7, #4]
 801174a:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 801174c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8011750:	2b00      	cmp	r3, #0
 8011752:	da03      	bge.n	801175c <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8011754:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8011758:	61bb      	str	r3, [r7, #24]
 801175a:	e001      	b.n	8011760 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 801175c:	2300      	movs	r3, #0
 801175e:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8011760:	6878      	ldr	r0, [r7, #4]
 8011762:	f7ff fef9 	bl	8011558 <USB_GetHostSpeed>
 8011766:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8011768:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801176c:	2b02      	cmp	r3, #2
 801176e:	d106      	bne.n	801177e <USB_HC_Init+0x1d6>
 8011770:	68fb      	ldr	r3, [r7, #12]
 8011772:	2b02      	cmp	r3, #2
 8011774:	d003      	beq.n	801177e <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8011776:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 801177a:	617b      	str	r3, [r7, #20]
 801177c:	e001      	b.n	8011782 <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 801177e:	2300      	movs	r3, #0
 8011780:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8011782:	787b      	ldrb	r3, [r7, #1]
 8011784:	059b      	lsls	r3, r3, #22
 8011786:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 801178a:	78bb      	ldrb	r3, [r7, #2]
 801178c:	02db      	lsls	r3, r3, #11
 801178e:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8011792:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8011794:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8011798:	049b      	lsls	r3, r3, #18
 801179a:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 801179e:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 80117a0:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80117a2:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80117a6:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80117a8:	69bb      	ldr	r3, [r7, #24]
 80117aa:	431a      	orrs	r2, r3
 80117ac:	697b      	ldr	r3, [r7, #20]
 80117ae:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80117b0:	78fa      	ldrb	r2, [r7, #3]
 80117b2:	0151      	lsls	r1, r2, #5
 80117b4:	693a      	ldr	r2, [r7, #16]
 80117b6:	440a      	add	r2, r1
 80117b8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80117bc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80117c0:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 80117c2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80117c6:	2b03      	cmp	r3, #3
 80117c8:	d003      	beq.n	80117d2 <USB_HC_Init+0x22a>
 80117ca:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80117ce:	2b01      	cmp	r3, #1
 80117d0:	d10f      	bne.n	80117f2 <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80117d2:	78fb      	ldrb	r3, [r7, #3]
 80117d4:	015a      	lsls	r2, r3, #5
 80117d6:	693b      	ldr	r3, [r7, #16]
 80117d8:	4413      	add	r3, r2
 80117da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80117de:	681b      	ldr	r3, [r3, #0]
 80117e0:	78fa      	ldrb	r2, [r7, #3]
 80117e2:	0151      	lsls	r1, r2, #5
 80117e4:	693a      	ldr	r2, [r7, #16]
 80117e6:	440a      	add	r2, r1
 80117e8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80117ec:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80117f0:	6013      	str	r3, [r2, #0]
  }

  return ret;
 80117f2:	7ffb      	ldrb	r3, [r7, #31]
}
 80117f4:	4618      	mov	r0, r3
 80117f6:	3720      	adds	r7, #32
 80117f8:	46bd      	mov	sp, r7
 80117fa:	bd80      	pop	{r7, pc}
 80117fc:	40040000 	.word	0x40040000

08011800 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8011800:	b580      	push	{r7, lr}
 8011802:	b08c      	sub	sp, #48	@ 0x30
 8011804:	af02      	add	r7, sp, #8
 8011806:	60f8      	str	r0, [r7, #12]
 8011808:	60b9      	str	r1, [r7, #8]
 801180a:	4613      	mov	r3, r2
 801180c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801180e:	68fb      	ldr	r3, [r7, #12]
 8011810:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8011812:	68bb      	ldr	r3, [r7, #8]
 8011814:	785b      	ldrb	r3, [r3, #1]
 8011816:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8011818:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801181c:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 801181e:	68fb      	ldr	r3, [r7, #12]
 8011820:	4a5d      	ldr	r2, [pc, #372]	@ (8011998 <USB_HC_StartXfer+0x198>)
 8011822:	4293      	cmp	r3, r2
 8011824:	d12f      	bne.n	8011886 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 8011826:	79fb      	ldrb	r3, [r7, #7]
 8011828:	2b01      	cmp	r3, #1
 801182a:	d11c      	bne.n	8011866 <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 801182c:	68bb      	ldr	r3, [r7, #8]
 801182e:	7c9b      	ldrb	r3, [r3, #18]
 8011830:	2b00      	cmp	r3, #0
 8011832:	d003      	beq.n	801183c <USB_HC_StartXfer+0x3c>
 8011834:	68bb      	ldr	r3, [r7, #8]
 8011836:	7c9b      	ldrb	r3, [r3, #18]
 8011838:	2b02      	cmp	r3, #2
 801183a:	d124      	bne.n	8011886 <USB_HC_StartXfer+0x86>
 801183c:	68bb      	ldr	r3, [r7, #8]
 801183e:	799b      	ldrb	r3, [r3, #6]
 8011840:	2b00      	cmp	r3, #0
 8011842:	d120      	bne.n	8011886 <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8011844:	69fb      	ldr	r3, [r7, #28]
 8011846:	015a      	lsls	r2, r3, #5
 8011848:	6a3b      	ldr	r3, [r7, #32]
 801184a:	4413      	add	r3, r2
 801184c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011850:	68db      	ldr	r3, [r3, #12]
 8011852:	69fa      	ldr	r2, [r7, #28]
 8011854:	0151      	lsls	r1, r2, #5
 8011856:	6a3a      	ldr	r2, [r7, #32]
 8011858:	440a      	add	r2, r1
 801185a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801185e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011862:	60d3      	str	r3, [r2, #12]
 8011864:	e00f      	b.n	8011886 <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 8011866:	68bb      	ldr	r3, [r7, #8]
 8011868:	791b      	ldrb	r3, [r3, #4]
 801186a:	2b00      	cmp	r3, #0
 801186c:	d10b      	bne.n	8011886 <USB_HC_StartXfer+0x86>
 801186e:	68bb      	ldr	r3, [r7, #8]
 8011870:	795b      	ldrb	r3, [r3, #5]
 8011872:	2b01      	cmp	r3, #1
 8011874:	d107      	bne.n	8011886 <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 8011876:	68bb      	ldr	r3, [r7, #8]
 8011878:	785b      	ldrb	r3, [r3, #1]
 801187a:	4619      	mov	r1, r3
 801187c:	68f8      	ldr	r0, [r7, #12]
 801187e:	f000 fb6b 	bl	8011f58 <USB_DoPing>
        return HAL_OK;
 8011882:	2300      	movs	r3, #0
 8011884:	e232      	b.n	8011cec <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8011886:	68bb      	ldr	r3, [r7, #8]
 8011888:	799b      	ldrb	r3, [r3, #6]
 801188a:	2b01      	cmp	r3, #1
 801188c:	d158      	bne.n	8011940 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 801188e:	2301      	movs	r3, #1
 8011890:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8011892:	68bb      	ldr	r3, [r7, #8]
 8011894:	78db      	ldrb	r3, [r3, #3]
 8011896:	2b00      	cmp	r3, #0
 8011898:	d007      	beq.n	80118aa <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 801189a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801189c:	68ba      	ldr	r2, [r7, #8]
 801189e:	8a92      	ldrh	r2, [r2, #20]
 80118a0:	fb03 f202 	mul.w	r2, r3, r2
 80118a4:	68bb      	ldr	r3, [r7, #8]
 80118a6:	61da      	str	r2, [r3, #28]
 80118a8:	e07c      	b.n	80119a4 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 80118aa:	68bb      	ldr	r3, [r7, #8]
 80118ac:	7c9b      	ldrb	r3, [r3, #18]
 80118ae:	2b01      	cmp	r3, #1
 80118b0:	d130      	bne.n	8011914 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 80118b2:	68bb      	ldr	r3, [r7, #8]
 80118b4:	6a1b      	ldr	r3, [r3, #32]
 80118b6:	2bbc      	cmp	r3, #188	@ 0xbc
 80118b8:	d918      	bls.n	80118ec <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 80118ba:	68bb      	ldr	r3, [r7, #8]
 80118bc:	8a9b      	ldrh	r3, [r3, #20]
 80118be:	461a      	mov	r2, r3
 80118c0:	68bb      	ldr	r3, [r7, #8]
 80118c2:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 80118c4:	68bb      	ldr	r3, [r7, #8]
 80118c6:	69da      	ldr	r2, [r3, #28]
 80118c8:	68bb      	ldr	r3, [r7, #8]
 80118ca:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 80118cc:	68bb      	ldr	r3, [r7, #8]
 80118ce:	68db      	ldr	r3, [r3, #12]
 80118d0:	2b01      	cmp	r3, #1
 80118d2:	d003      	beq.n	80118dc <USB_HC_StartXfer+0xdc>
 80118d4:	68bb      	ldr	r3, [r7, #8]
 80118d6:	68db      	ldr	r3, [r3, #12]
 80118d8:	2b02      	cmp	r3, #2
 80118da:	d103      	bne.n	80118e4 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 80118dc:	68bb      	ldr	r3, [r7, #8]
 80118de:	2202      	movs	r2, #2
 80118e0:	60da      	str	r2, [r3, #12]
 80118e2:	e05f      	b.n	80119a4 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 80118e4:	68bb      	ldr	r3, [r7, #8]
 80118e6:	2201      	movs	r2, #1
 80118e8:	60da      	str	r2, [r3, #12]
 80118ea:	e05b      	b.n	80119a4 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 80118ec:	68bb      	ldr	r3, [r7, #8]
 80118ee:	6a1a      	ldr	r2, [r3, #32]
 80118f0:	68bb      	ldr	r3, [r7, #8]
 80118f2:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 80118f4:	68bb      	ldr	r3, [r7, #8]
 80118f6:	68db      	ldr	r3, [r3, #12]
 80118f8:	2b01      	cmp	r3, #1
 80118fa:	d007      	beq.n	801190c <USB_HC_StartXfer+0x10c>
 80118fc:	68bb      	ldr	r3, [r7, #8]
 80118fe:	68db      	ldr	r3, [r3, #12]
 8011900:	2b02      	cmp	r3, #2
 8011902:	d003      	beq.n	801190c <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8011904:	68bb      	ldr	r3, [r7, #8]
 8011906:	2204      	movs	r2, #4
 8011908:	60da      	str	r2, [r3, #12]
 801190a:	e04b      	b.n	80119a4 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 801190c:	68bb      	ldr	r3, [r7, #8]
 801190e:	2203      	movs	r2, #3
 8011910:	60da      	str	r2, [r3, #12]
 8011912:	e047      	b.n	80119a4 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8011914:	79fb      	ldrb	r3, [r7, #7]
 8011916:	2b01      	cmp	r3, #1
 8011918:	d10d      	bne.n	8011936 <USB_HC_StartXfer+0x136>
 801191a:	68bb      	ldr	r3, [r7, #8]
 801191c:	6a1b      	ldr	r3, [r3, #32]
 801191e:	68ba      	ldr	r2, [r7, #8]
 8011920:	8a92      	ldrh	r2, [r2, #20]
 8011922:	4293      	cmp	r3, r2
 8011924:	d907      	bls.n	8011936 <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8011926:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011928:	68ba      	ldr	r2, [r7, #8]
 801192a:	8a92      	ldrh	r2, [r2, #20]
 801192c:	fb03 f202 	mul.w	r2, r3, r2
 8011930:	68bb      	ldr	r3, [r7, #8]
 8011932:	61da      	str	r2, [r3, #28]
 8011934:	e036      	b.n	80119a4 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8011936:	68bb      	ldr	r3, [r7, #8]
 8011938:	6a1a      	ldr	r2, [r3, #32]
 801193a:	68bb      	ldr	r3, [r7, #8]
 801193c:	61da      	str	r2, [r3, #28]
 801193e:	e031      	b.n	80119a4 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8011940:	68bb      	ldr	r3, [r7, #8]
 8011942:	6a1b      	ldr	r3, [r3, #32]
 8011944:	2b00      	cmp	r3, #0
 8011946:	d018      	beq.n	801197a <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8011948:	68bb      	ldr	r3, [r7, #8]
 801194a:	6a1b      	ldr	r3, [r3, #32]
 801194c:	68ba      	ldr	r2, [r7, #8]
 801194e:	8a92      	ldrh	r2, [r2, #20]
 8011950:	4413      	add	r3, r2
 8011952:	3b01      	subs	r3, #1
 8011954:	68ba      	ldr	r2, [r7, #8]
 8011956:	8a92      	ldrh	r2, [r2, #20]
 8011958:	fbb3 f3f2 	udiv	r3, r3, r2
 801195c:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 801195e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8011960:	8b7b      	ldrh	r3, [r7, #26]
 8011962:	429a      	cmp	r2, r3
 8011964:	d90b      	bls.n	801197e <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 8011966:	8b7b      	ldrh	r3, [r7, #26]
 8011968:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 801196a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801196c:	68ba      	ldr	r2, [r7, #8]
 801196e:	8a92      	ldrh	r2, [r2, #20]
 8011970:	fb03 f202 	mul.w	r2, r3, r2
 8011974:	68bb      	ldr	r3, [r7, #8]
 8011976:	61da      	str	r2, [r3, #28]
 8011978:	e001      	b.n	801197e <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 801197a:	2301      	movs	r3, #1
 801197c:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 801197e:	68bb      	ldr	r3, [r7, #8]
 8011980:	78db      	ldrb	r3, [r3, #3]
 8011982:	2b00      	cmp	r3, #0
 8011984:	d00a      	beq.n	801199c <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8011986:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011988:	68ba      	ldr	r2, [r7, #8]
 801198a:	8a92      	ldrh	r2, [r2, #20]
 801198c:	fb03 f202 	mul.w	r2, r3, r2
 8011990:	68bb      	ldr	r3, [r7, #8]
 8011992:	61da      	str	r2, [r3, #28]
 8011994:	e006      	b.n	80119a4 <USB_HC_StartXfer+0x1a4>
 8011996:	bf00      	nop
 8011998:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 801199c:	68bb      	ldr	r3, [r7, #8]
 801199e:	6a1a      	ldr	r2, [r3, #32]
 80119a0:	68bb      	ldr	r3, [r7, #8]
 80119a2:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80119a4:	68bb      	ldr	r3, [r7, #8]
 80119a6:	69db      	ldr	r3, [r3, #28]
 80119a8:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80119ac:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80119ae:	04d9      	lsls	r1, r3, #19
 80119b0:	4ba3      	ldr	r3, [pc, #652]	@ (8011c40 <USB_HC_StartXfer+0x440>)
 80119b2:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80119b4:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 80119b6:	68bb      	ldr	r3, [r7, #8]
 80119b8:	7d9b      	ldrb	r3, [r3, #22]
 80119ba:	075b      	lsls	r3, r3, #29
 80119bc:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80119c0:	69f9      	ldr	r1, [r7, #28]
 80119c2:	0148      	lsls	r0, r1, #5
 80119c4:	6a39      	ldr	r1, [r7, #32]
 80119c6:	4401      	add	r1, r0
 80119c8:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80119cc:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80119ce:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 80119d0:	79fb      	ldrb	r3, [r7, #7]
 80119d2:	2b00      	cmp	r3, #0
 80119d4:	d009      	beq.n	80119ea <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 80119d6:	68bb      	ldr	r3, [r7, #8]
 80119d8:	6999      	ldr	r1, [r3, #24]
 80119da:	69fb      	ldr	r3, [r7, #28]
 80119dc:	015a      	lsls	r2, r3, #5
 80119de:	6a3b      	ldr	r3, [r7, #32]
 80119e0:	4413      	add	r3, r2
 80119e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80119e6:	460a      	mov	r2, r1
 80119e8:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 80119ea:	6a3b      	ldr	r3, [r7, #32]
 80119ec:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80119f0:	689b      	ldr	r3, [r3, #8]
 80119f2:	f003 0301 	and.w	r3, r3, #1
 80119f6:	2b00      	cmp	r3, #0
 80119f8:	bf0c      	ite	eq
 80119fa:	2301      	moveq	r3, #1
 80119fc:	2300      	movne	r3, #0
 80119fe:	b2db      	uxtb	r3, r3
 8011a00:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8011a02:	69fb      	ldr	r3, [r7, #28]
 8011a04:	015a      	lsls	r2, r3, #5
 8011a06:	6a3b      	ldr	r3, [r7, #32]
 8011a08:	4413      	add	r3, r2
 8011a0a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011a0e:	681b      	ldr	r3, [r3, #0]
 8011a10:	69fa      	ldr	r2, [r7, #28]
 8011a12:	0151      	lsls	r1, r2, #5
 8011a14:	6a3a      	ldr	r2, [r7, #32]
 8011a16:	440a      	add	r2, r1
 8011a18:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011a1c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8011a20:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8011a22:	69fb      	ldr	r3, [r7, #28]
 8011a24:	015a      	lsls	r2, r3, #5
 8011a26:	6a3b      	ldr	r3, [r7, #32]
 8011a28:	4413      	add	r3, r2
 8011a2a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011a2e:	681a      	ldr	r2, [r3, #0]
 8011a30:	7e7b      	ldrb	r3, [r7, #25]
 8011a32:	075b      	lsls	r3, r3, #29
 8011a34:	69f9      	ldr	r1, [r7, #28]
 8011a36:	0148      	lsls	r0, r1, #5
 8011a38:	6a39      	ldr	r1, [r7, #32]
 8011a3a:	4401      	add	r1, r0
 8011a3c:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8011a40:	4313      	orrs	r3, r2
 8011a42:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8011a44:	68bb      	ldr	r3, [r7, #8]
 8011a46:	799b      	ldrb	r3, [r3, #6]
 8011a48:	2b01      	cmp	r3, #1
 8011a4a:	f040 80c3 	bne.w	8011bd4 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8011a4e:	68bb      	ldr	r3, [r7, #8]
 8011a50:	7c5b      	ldrb	r3, [r3, #17]
 8011a52:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8011a54:	68ba      	ldr	r2, [r7, #8]
 8011a56:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8011a58:	4313      	orrs	r3, r2
 8011a5a:	69fa      	ldr	r2, [r7, #28]
 8011a5c:	0151      	lsls	r1, r2, #5
 8011a5e:	6a3a      	ldr	r2, [r7, #32]
 8011a60:	440a      	add	r2, r1
 8011a62:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8011a66:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8011a6a:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8011a6c:	69fb      	ldr	r3, [r7, #28]
 8011a6e:	015a      	lsls	r2, r3, #5
 8011a70:	6a3b      	ldr	r3, [r7, #32]
 8011a72:	4413      	add	r3, r2
 8011a74:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011a78:	68db      	ldr	r3, [r3, #12]
 8011a7a:	69fa      	ldr	r2, [r7, #28]
 8011a7c:	0151      	lsls	r1, r2, #5
 8011a7e:	6a3a      	ldr	r2, [r7, #32]
 8011a80:	440a      	add	r2, r1
 8011a82:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011a86:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8011a8a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8011a8c:	68bb      	ldr	r3, [r7, #8]
 8011a8e:	79db      	ldrb	r3, [r3, #7]
 8011a90:	2b01      	cmp	r3, #1
 8011a92:	d123      	bne.n	8011adc <USB_HC_StartXfer+0x2dc>
 8011a94:	68bb      	ldr	r3, [r7, #8]
 8011a96:	78db      	ldrb	r3, [r3, #3]
 8011a98:	2b00      	cmp	r3, #0
 8011a9a:	d11f      	bne.n	8011adc <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8011a9c:	69fb      	ldr	r3, [r7, #28]
 8011a9e:	015a      	lsls	r2, r3, #5
 8011aa0:	6a3b      	ldr	r3, [r7, #32]
 8011aa2:	4413      	add	r3, r2
 8011aa4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011aa8:	685b      	ldr	r3, [r3, #4]
 8011aaa:	69fa      	ldr	r2, [r7, #28]
 8011aac:	0151      	lsls	r1, r2, #5
 8011aae:	6a3a      	ldr	r2, [r7, #32]
 8011ab0:	440a      	add	r2, r1
 8011ab2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011ab6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8011aba:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8011abc:	69fb      	ldr	r3, [r7, #28]
 8011abe:	015a      	lsls	r2, r3, #5
 8011ac0:	6a3b      	ldr	r3, [r7, #32]
 8011ac2:	4413      	add	r3, r2
 8011ac4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011ac8:	68db      	ldr	r3, [r3, #12]
 8011aca:	69fa      	ldr	r2, [r7, #28]
 8011acc:	0151      	lsls	r1, r2, #5
 8011ace:	6a3a      	ldr	r2, [r7, #32]
 8011ad0:	440a      	add	r2, r1
 8011ad2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011ad6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011ada:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8011adc:	68bb      	ldr	r3, [r7, #8]
 8011ade:	7c9b      	ldrb	r3, [r3, #18]
 8011ae0:	2b01      	cmp	r3, #1
 8011ae2:	d003      	beq.n	8011aec <USB_HC_StartXfer+0x2ec>
 8011ae4:	68bb      	ldr	r3, [r7, #8]
 8011ae6:	7c9b      	ldrb	r3, [r3, #18]
 8011ae8:	2b03      	cmp	r3, #3
 8011aea:	d117      	bne.n	8011b1c <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8011aec:	68bb      	ldr	r3, [r7, #8]
 8011aee:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8011af0:	2b01      	cmp	r3, #1
 8011af2:	d113      	bne.n	8011b1c <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8011af4:	68bb      	ldr	r3, [r7, #8]
 8011af6:	78db      	ldrb	r3, [r3, #3]
 8011af8:	2b01      	cmp	r3, #1
 8011afa:	d10f      	bne.n	8011b1c <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8011afc:	69fb      	ldr	r3, [r7, #28]
 8011afe:	015a      	lsls	r2, r3, #5
 8011b00:	6a3b      	ldr	r3, [r7, #32]
 8011b02:	4413      	add	r3, r2
 8011b04:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011b08:	685b      	ldr	r3, [r3, #4]
 8011b0a:	69fa      	ldr	r2, [r7, #28]
 8011b0c:	0151      	lsls	r1, r2, #5
 8011b0e:	6a3a      	ldr	r2, [r7, #32]
 8011b10:	440a      	add	r2, r1
 8011b12:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011b16:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8011b1a:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8011b1c:	68bb      	ldr	r3, [r7, #8]
 8011b1e:	7c9b      	ldrb	r3, [r3, #18]
 8011b20:	2b01      	cmp	r3, #1
 8011b22:	d162      	bne.n	8011bea <USB_HC_StartXfer+0x3ea>
 8011b24:	68bb      	ldr	r3, [r7, #8]
 8011b26:	78db      	ldrb	r3, [r3, #3]
 8011b28:	2b00      	cmp	r3, #0
 8011b2a:	d15e      	bne.n	8011bea <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8011b2c:	68bb      	ldr	r3, [r7, #8]
 8011b2e:	68db      	ldr	r3, [r3, #12]
 8011b30:	3b01      	subs	r3, #1
 8011b32:	2b03      	cmp	r3, #3
 8011b34:	d858      	bhi.n	8011be8 <USB_HC_StartXfer+0x3e8>
 8011b36:	a201      	add	r2, pc, #4	@ (adr r2, 8011b3c <USB_HC_StartXfer+0x33c>)
 8011b38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011b3c:	08011b4d 	.word	0x08011b4d
 8011b40:	08011b6f 	.word	0x08011b6f
 8011b44:	08011b91 	.word	0x08011b91
 8011b48:	08011bb3 	.word	0x08011bb3
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8011b4c:	69fb      	ldr	r3, [r7, #28]
 8011b4e:	015a      	lsls	r2, r3, #5
 8011b50:	6a3b      	ldr	r3, [r7, #32]
 8011b52:	4413      	add	r3, r2
 8011b54:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011b58:	685b      	ldr	r3, [r3, #4]
 8011b5a:	69fa      	ldr	r2, [r7, #28]
 8011b5c:	0151      	lsls	r1, r2, #5
 8011b5e:	6a3a      	ldr	r2, [r7, #32]
 8011b60:	440a      	add	r2, r1
 8011b62:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011b66:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011b6a:	6053      	str	r3, [r2, #4]
          break;
 8011b6c:	e03d      	b.n	8011bea <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 8011b6e:	69fb      	ldr	r3, [r7, #28]
 8011b70:	015a      	lsls	r2, r3, #5
 8011b72:	6a3b      	ldr	r3, [r7, #32]
 8011b74:	4413      	add	r3, r2
 8011b76:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011b7a:	685b      	ldr	r3, [r3, #4]
 8011b7c:	69fa      	ldr	r2, [r7, #28]
 8011b7e:	0151      	lsls	r1, r2, #5
 8011b80:	6a3a      	ldr	r2, [r7, #32]
 8011b82:	440a      	add	r2, r1
 8011b84:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011b88:	f043 030e 	orr.w	r3, r3, #14
 8011b8c:	6053      	str	r3, [r2, #4]
          break;
 8011b8e:	e02c      	b.n	8011bea <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8011b90:	69fb      	ldr	r3, [r7, #28]
 8011b92:	015a      	lsls	r2, r3, #5
 8011b94:	6a3b      	ldr	r3, [r7, #32]
 8011b96:	4413      	add	r3, r2
 8011b98:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011b9c:	685b      	ldr	r3, [r3, #4]
 8011b9e:	69fa      	ldr	r2, [r7, #28]
 8011ba0:	0151      	lsls	r1, r2, #5
 8011ba2:	6a3a      	ldr	r2, [r7, #32]
 8011ba4:	440a      	add	r2, r1
 8011ba6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011baa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8011bae:	6053      	str	r3, [r2, #4]
          break;
 8011bb0:	e01b      	b.n	8011bea <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 8011bb2:	69fb      	ldr	r3, [r7, #28]
 8011bb4:	015a      	lsls	r2, r3, #5
 8011bb6:	6a3b      	ldr	r3, [r7, #32]
 8011bb8:	4413      	add	r3, r2
 8011bba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011bbe:	685b      	ldr	r3, [r3, #4]
 8011bc0:	69fa      	ldr	r2, [r7, #28]
 8011bc2:	0151      	lsls	r1, r2, #5
 8011bc4:	6a3a      	ldr	r2, [r7, #32]
 8011bc6:	440a      	add	r2, r1
 8011bc8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011bcc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8011bd0:	6053      	str	r3, [r2, #4]
          break;
 8011bd2:	e00a      	b.n	8011bea <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8011bd4:	69fb      	ldr	r3, [r7, #28]
 8011bd6:	015a      	lsls	r2, r3, #5
 8011bd8:	6a3b      	ldr	r3, [r7, #32]
 8011bda:	4413      	add	r3, r2
 8011bdc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011be0:	461a      	mov	r2, r3
 8011be2:	2300      	movs	r3, #0
 8011be4:	6053      	str	r3, [r2, #4]
 8011be6:	e000      	b.n	8011bea <USB_HC_StartXfer+0x3ea>
          break;
 8011be8:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8011bea:	69fb      	ldr	r3, [r7, #28]
 8011bec:	015a      	lsls	r2, r3, #5
 8011bee:	6a3b      	ldr	r3, [r7, #32]
 8011bf0:	4413      	add	r3, r2
 8011bf2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011bf6:	681b      	ldr	r3, [r3, #0]
 8011bf8:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8011bfa:	693b      	ldr	r3, [r7, #16]
 8011bfc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8011c00:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8011c02:	68bb      	ldr	r3, [r7, #8]
 8011c04:	78db      	ldrb	r3, [r3, #3]
 8011c06:	2b00      	cmp	r3, #0
 8011c08:	d004      	beq.n	8011c14 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8011c0a:	693b      	ldr	r3, [r7, #16]
 8011c0c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011c10:	613b      	str	r3, [r7, #16]
 8011c12:	e003      	b.n	8011c1c <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8011c14:	693b      	ldr	r3, [r7, #16]
 8011c16:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8011c1a:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8011c1c:	693b      	ldr	r3, [r7, #16]
 8011c1e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8011c22:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8011c24:	69fb      	ldr	r3, [r7, #28]
 8011c26:	015a      	lsls	r2, r3, #5
 8011c28:	6a3b      	ldr	r3, [r7, #32]
 8011c2a:	4413      	add	r3, r2
 8011c2c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011c30:	461a      	mov	r2, r3
 8011c32:	693b      	ldr	r3, [r7, #16]
 8011c34:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8011c36:	79fb      	ldrb	r3, [r7, #7]
 8011c38:	2b00      	cmp	r3, #0
 8011c3a:	d003      	beq.n	8011c44 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 8011c3c:	2300      	movs	r3, #0
 8011c3e:	e055      	b.n	8011cec <USB_HC_StartXfer+0x4ec>
 8011c40:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8011c44:	68bb      	ldr	r3, [r7, #8]
 8011c46:	78db      	ldrb	r3, [r3, #3]
 8011c48:	2b00      	cmp	r3, #0
 8011c4a:	d14e      	bne.n	8011cea <USB_HC_StartXfer+0x4ea>
 8011c4c:	68bb      	ldr	r3, [r7, #8]
 8011c4e:	6a1b      	ldr	r3, [r3, #32]
 8011c50:	2b00      	cmp	r3, #0
 8011c52:	d04a      	beq.n	8011cea <USB_HC_StartXfer+0x4ea>
 8011c54:	68bb      	ldr	r3, [r7, #8]
 8011c56:	79db      	ldrb	r3, [r3, #7]
 8011c58:	2b00      	cmp	r3, #0
 8011c5a:	d146      	bne.n	8011cea <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 8011c5c:	68bb      	ldr	r3, [r7, #8]
 8011c5e:	7c9b      	ldrb	r3, [r3, #18]
 8011c60:	2b03      	cmp	r3, #3
 8011c62:	d831      	bhi.n	8011cc8 <USB_HC_StartXfer+0x4c8>
 8011c64:	a201      	add	r2, pc, #4	@ (adr r2, 8011c6c <USB_HC_StartXfer+0x46c>)
 8011c66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011c6a:	bf00      	nop
 8011c6c:	08011c7d 	.word	0x08011c7d
 8011c70:	08011ca1 	.word	0x08011ca1
 8011c74:	08011c7d 	.word	0x08011c7d
 8011c78:	08011ca1 	.word	0x08011ca1
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8011c7c:	68bb      	ldr	r3, [r7, #8]
 8011c7e:	6a1b      	ldr	r3, [r3, #32]
 8011c80:	3303      	adds	r3, #3
 8011c82:	089b      	lsrs	r3, r3, #2
 8011c84:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8011c86:	8afa      	ldrh	r2, [r7, #22]
 8011c88:	68fb      	ldr	r3, [r7, #12]
 8011c8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011c8c:	b29b      	uxth	r3, r3
 8011c8e:	429a      	cmp	r2, r3
 8011c90:	d91c      	bls.n	8011ccc <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8011c92:	68fb      	ldr	r3, [r7, #12]
 8011c94:	699b      	ldr	r3, [r3, #24]
 8011c96:	f043 0220 	orr.w	r2, r3, #32
 8011c9a:	68fb      	ldr	r3, [r7, #12]
 8011c9c:	619a      	str	r2, [r3, #24]
        }
        break;
 8011c9e:	e015      	b.n	8011ccc <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8011ca0:	68bb      	ldr	r3, [r7, #8]
 8011ca2:	6a1b      	ldr	r3, [r3, #32]
 8011ca4:	3303      	adds	r3, #3
 8011ca6:	089b      	lsrs	r3, r3, #2
 8011ca8:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8011caa:	8afa      	ldrh	r2, [r7, #22]
 8011cac:	6a3b      	ldr	r3, [r7, #32]
 8011cae:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011cb2:	691b      	ldr	r3, [r3, #16]
 8011cb4:	b29b      	uxth	r3, r3
 8011cb6:	429a      	cmp	r2, r3
 8011cb8:	d90a      	bls.n	8011cd0 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8011cba:	68fb      	ldr	r3, [r7, #12]
 8011cbc:	699b      	ldr	r3, [r3, #24]
 8011cbe:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8011cc2:	68fb      	ldr	r3, [r7, #12]
 8011cc4:	619a      	str	r2, [r3, #24]
        }
        break;
 8011cc6:	e003      	b.n	8011cd0 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 8011cc8:	bf00      	nop
 8011cca:	e002      	b.n	8011cd2 <USB_HC_StartXfer+0x4d2>
        break;
 8011ccc:	bf00      	nop
 8011cce:	e000      	b.n	8011cd2 <USB_HC_StartXfer+0x4d2>
        break;
 8011cd0:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8011cd2:	68bb      	ldr	r3, [r7, #8]
 8011cd4:	6999      	ldr	r1, [r3, #24]
 8011cd6:	68bb      	ldr	r3, [r7, #8]
 8011cd8:	785a      	ldrb	r2, [r3, #1]
 8011cda:	68bb      	ldr	r3, [r7, #8]
 8011cdc:	6a1b      	ldr	r3, [r3, #32]
 8011cde:	b29b      	uxth	r3, r3
 8011ce0:	2000      	movs	r0, #0
 8011ce2:	9000      	str	r0, [sp, #0]
 8011ce4:	68f8      	ldr	r0, [r7, #12]
 8011ce6:	f7ff f9cf 	bl	8011088 <USB_WritePacket>
  }

  return HAL_OK;
 8011cea:	2300      	movs	r3, #0
}
 8011cec:	4618      	mov	r0, r3
 8011cee:	3728      	adds	r7, #40	@ 0x28
 8011cf0:	46bd      	mov	sp, r7
 8011cf2:	bd80      	pop	{r7, pc}

08011cf4 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8011cf4:	b480      	push	{r7}
 8011cf6:	b085      	sub	sp, #20
 8011cf8:	af00      	add	r7, sp, #0
 8011cfa:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011cfc:	687b      	ldr	r3, [r7, #4]
 8011cfe:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8011d00:	68fb      	ldr	r3, [r7, #12]
 8011d02:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011d06:	695b      	ldr	r3, [r3, #20]
 8011d08:	b29b      	uxth	r3, r3
}
 8011d0a:	4618      	mov	r0, r3
 8011d0c:	3714      	adds	r7, #20
 8011d0e:	46bd      	mov	sp, r7
 8011d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d14:	4770      	bx	lr

08011d16 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8011d16:	b480      	push	{r7}
 8011d18:	b089      	sub	sp, #36	@ 0x24
 8011d1a:	af00      	add	r7, sp, #0
 8011d1c:	6078      	str	r0, [r7, #4]
 8011d1e:	460b      	mov	r3, r1
 8011d20:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011d22:	687b      	ldr	r3, [r7, #4]
 8011d24:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8011d26:	78fb      	ldrb	r3, [r7, #3]
 8011d28:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8011d2a:	2300      	movs	r3, #0
 8011d2c:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8011d2e:	69bb      	ldr	r3, [r7, #24]
 8011d30:	015a      	lsls	r2, r3, #5
 8011d32:	69fb      	ldr	r3, [r7, #28]
 8011d34:	4413      	add	r3, r2
 8011d36:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011d3a:	681b      	ldr	r3, [r3, #0]
 8011d3c:	0c9b      	lsrs	r3, r3, #18
 8011d3e:	f003 0303 	and.w	r3, r3, #3
 8011d42:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8011d44:	69bb      	ldr	r3, [r7, #24]
 8011d46:	015a      	lsls	r2, r3, #5
 8011d48:	69fb      	ldr	r3, [r7, #28]
 8011d4a:	4413      	add	r3, r2
 8011d4c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011d50:	681b      	ldr	r3, [r3, #0]
 8011d52:	0fdb      	lsrs	r3, r3, #31
 8011d54:	f003 0301 	and.w	r3, r3, #1
 8011d58:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8011d5a:	69bb      	ldr	r3, [r7, #24]
 8011d5c:	015a      	lsls	r2, r3, #5
 8011d5e:	69fb      	ldr	r3, [r7, #28]
 8011d60:	4413      	add	r3, r2
 8011d62:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011d66:	685b      	ldr	r3, [r3, #4]
 8011d68:	0fdb      	lsrs	r3, r3, #31
 8011d6a:	f003 0301 	and.w	r3, r3, #1
 8011d6e:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8011d70:	687b      	ldr	r3, [r7, #4]
 8011d72:	689b      	ldr	r3, [r3, #8]
 8011d74:	f003 0320 	and.w	r3, r3, #32
 8011d78:	2b20      	cmp	r3, #32
 8011d7a:	d10d      	bne.n	8011d98 <USB_HC_Halt+0x82>
 8011d7c:	68fb      	ldr	r3, [r7, #12]
 8011d7e:	2b00      	cmp	r3, #0
 8011d80:	d10a      	bne.n	8011d98 <USB_HC_Halt+0x82>
 8011d82:	693b      	ldr	r3, [r7, #16]
 8011d84:	2b00      	cmp	r3, #0
 8011d86:	d005      	beq.n	8011d94 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8011d88:	697b      	ldr	r3, [r7, #20]
 8011d8a:	2b01      	cmp	r3, #1
 8011d8c:	d002      	beq.n	8011d94 <USB_HC_Halt+0x7e>
 8011d8e:	697b      	ldr	r3, [r7, #20]
 8011d90:	2b03      	cmp	r3, #3
 8011d92:	d101      	bne.n	8011d98 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8011d94:	2300      	movs	r3, #0
 8011d96:	e0d8      	b.n	8011f4a <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8011d98:	697b      	ldr	r3, [r7, #20]
 8011d9a:	2b00      	cmp	r3, #0
 8011d9c:	d002      	beq.n	8011da4 <USB_HC_Halt+0x8e>
 8011d9e:	697b      	ldr	r3, [r7, #20]
 8011da0:	2b02      	cmp	r3, #2
 8011da2:	d173      	bne.n	8011e8c <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8011da4:	69bb      	ldr	r3, [r7, #24]
 8011da6:	015a      	lsls	r2, r3, #5
 8011da8:	69fb      	ldr	r3, [r7, #28]
 8011daa:	4413      	add	r3, r2
 8011dac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011db0:	681b      	ldr	r3, [r3, #0]
 8011db2:	69ba      	ldr	r2, [r7, #24]
 8011db4:	0151      	lsls	r1, r2, #5
 8011db6:	69fa      	ldr	r2, [r7, #28]
 8011db8:	440a      	add	r2, r1
 8011dba:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011dbe:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8011dc2:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8011dc4:	687b      	ldr	r3, [r7, #4]
 8011dc6:	689b      	ldr	r3, [r3, #8]
 8011dc8:	f003 0320 	and.w	r3, r3, #32
 8011dcc:	2b00      	cmp	r3, #0
 8011dce:	d14a      	bne.n	8011e66 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8011dd0:	687b      	ldr	r3, [r7, #4]
 8011dd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011dd4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8011dd8:	2b00      	cmp	r3, #0
 8011dda:	d133      	bne.n	8011e44 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8011ddc:	69bb      	ldr	r3, [r7, #24]
 8011dde:	015a      	lsls	r2, r3, #5
 8011de0:	69fb      	ldr	r3, [r7, #28]
 8011de2:	4413      	add	r3, r2
 8011de4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011de8:	681b      	ldr	r3, [r3, #0]
 8011dea:	69ba      	ldr	r2, [r7, #24]
 8011dec:	0151      	lsls	r1, r2, #5
 8011dee:	69fa      	ldr	r2, [r7, #28]
 8011df0:	440a      	add	r2, r1
 8011df2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011df6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8011dfa:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8011dfc:	69bb      	ldr	r3, [r7, #24]
 8011dfe:	015a      	lsls	r2, r3, #5
 8011e00:	69fb      	ldr	r3, [r7, #28]
 8011e02:	4413      	add	r3, r2
 8011e04:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011e08:	681b      	ldr	r3, [r3, #0]
 8011e0a:	69ba      	ldr	r2, [r7, #24]
 8011e0c:	0151      	lsls	r1, r2, #5
 8011e0e:	69fa      	ldr	r2, [r7, #28]
 8011e10:	440a      	add	r2, r1
 8011e12:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011e16:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8011e1a:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8011e1c:	68bb      	ldr	r3, [r7, #8]
 8011e1e:	3301      	adds	r3, #1
 8011e20:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8011e22:	68bb      	ldr	r3, [r7, #8]
 8011e24:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8011e28:	d82e      	bhi.n	8011e88 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8011e2a:	69bb      	ldr	r3, [r7, #24]
 8011e2c:	015a      	lsls	r2, r3, #5
 8011e2e:	69fb      	ldr	r3, [r7, #28]
 8011e30:	4413      	add	r3, r2
 8011e32:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011e36:	681b      	ldr	r3, [r3, #0]
 8011e38:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8011e3c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8011e40:	d0ec      	beq.n	8011e1c <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8011e42:	e081      	b.n	8011f48 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8011e44:	69bb      	ldr	r3, [r7, #24]
 8011e46:	015a      	lsls	r2, r3, #5
 8011e48:	69fb      	ldr	r3, [r7, #28]
 8011e4a:	4413      	add	r3, r2
 8011e4c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011e50:	681b      	ldr	r3, [r3, #0]
 8011e52:	69ba      	ldr	r2, [r7, #24]
 8011e54:	0151      	lsls	r1, r2, #5
 8011e56:	69fa      	ldr	r2, [r7, #28]
 8011e58:	440a      	add	r2, r1
 8011e5a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011e5e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8011e62:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8011e64:	e070      	b.n	8011f48 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8011e66:	69bb      	ldr	r3, [r7, #24]
 8011e68:	015a      	lsls	r2, r3, #5
 8011e6a:	69fb      	ldr	r3, [r7, #28]
 8011e6c:	4413      	add	r3, r2
 8011e6e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011e72:	681b      	ldr	r3, [r3, #0]
 8011e74:	69ba      	ldr	r2, [r7, #24]
 8011e76:	0151      	lsls	r1, r2, #5
 8011e78:	69fa      	ldr	r2, [r7, #28]
 8011e7a:	440a      	add	r2, r1
 8011e7c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011e80:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8011e84:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8011e86:	e05f      	b.n	8011f48 <USB_HC_Halt+0x232>
            break;
 8011e88:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8011e8a:	e05d      	b.n	8011f48 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8011e8c:	69bb      	ldr	r3, [r7, #24]
 8011e8e:	015a      	lsls	r2, r3, #5
 8011e90:	69fb      	ldr	r3, [r7, #28]
 8011e92:	4413      	add	r3, r2
 8011e94:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011e98:	681b      	ldr	r3, [r3, #0]
 8011e9a:	69ba      	ldr	r2, [r7, #24]
 8011e9c:	0151      	lsls	r1, r2, #5
 8011e9e:	69fa      	ldr	r2, [r7, #28]
 8011ea0:	440a      	add	r2, r1
 8011ea2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011ea6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8011eaa:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8011eac:	69fb      	ldr	r3, [r7, #28]
 8011eae:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011eb2:	691b      	ldr	r3, [r3, #16]
 8011eb4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8011eb8:	2b00      	cmp	r3, #0
 8011eba:	d133      	bne.n	8011f24 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8011ebc:	69bb      	ldr	r3, [r7, #24]
 8011ebe:	015a      	lsls	r2, r3, #5
 8011ec0:	69fb      	ldr	r3, [r7, #28]
 8011ec2:	4413      	add	r3, r2
 8011ec4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011ec8:	681b      	ldr	r3, [r3, #0]
 8011eca:	69ba      	ldr	r2, [r7, #24]
 8011ecc:	0151      	lsls	r1, r2, #5
 8011ece:	69fa      	ldr	r2, [r7, #28]
 8011ed0:	440a      	add	r2, r1
 8011ed2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011ed6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8011eda:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8011edc:	69bb      	ldr	r3, [r7, #24]
 8011ede:	015a      	lsls	r2, r3, #5
 8011ee0:	69fb      	ldr	r3, [r7, #28]
 8011ee2:	4413      	add	r3, r2
 8011ee4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011ee8:	681b      	ldr	r3, [r3, #0]
 8011eea:	69ba      	ldr	r2, [r7, #24]
 8011eec:	0151      	lsls	r1, r2, #5
 8011eee:	69fa      	ldr	r2, [r7, #28]
 8011ef0:	440a      	add	r2, r1
 8011ef2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011ef6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8011efa:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8011efc:	68bb      	ldr	r3, [r7, #8]
 8011efe:	3301      	adds	r3, #1
 8011f00:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8011f02:	68bb      	ldr	r3, [r7, #8]
 8011f04:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8011f08:	d81d      	bhi.n	8011f46 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8011f0a:	69bb      	ldr	r3, [r7, #24]
 8011f0c:	015a      	lsls	r2, r3, #5
 8011f0e:	69fb      	ldr	r3, [r7, #28]
 8011f10:	4413      	add	r3, r2
 8011f12:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011f16:	681b      	ldr	r3, [r3, #0]
 8011f18:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8011f1c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8011f20:	d0ec      	beq.n	8011efc <USB_HC_Halt+0x1e6>
 8011f22:	e011      	b.n	8011f48 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8011f24:	69bb      	ldr	r3, [r7, #24]
 8011f26:	015a      	lsls	r2, r3, #5
 8011f28:	69fb      	ldr	r3, [r7, #28]
 8011f2a:	4413      	add	r3, r2
 8011f2c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011f30:	681b      	ldr	r3, [r3, #0]
 8011f32:	69ba      	ldr	r2, [r7, #24]
 8011f34:	0151      	lsls	r1, r2, #5
 8011f36:	69fa      	ldr	r2, [r7, #28]
 8011f38:	440a      	add	r2, r1
 8011f3a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011f3e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8011f42:	6013      	str	r3, [r2, #0]
 8011f44:	e000      	b.n	8011f48 <USB_HC_Halt+0x232>
          break;
 8011f46:	bf00      	nop
    }
  }

  return HAL_OK;
 8011f48:	2300      	movs	r3, #0
}
 8011f4a:	4618      	mov	r0, r3
 8011f4c:	3724      	adds	r7, #36	@ 0x24
 8011f4e:	46bd      	mov	sp, r7
 8011f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f54:	4770      	bx	lr
	...

08011f58 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8011f58:	b480      	push	{r7}
 8011f5a:	b087      	sub	sp, #28
 8011f5c:	af00      	add	r7, sp, #0
 8011f5e:	6078      	str	r0, [r7, #4]
 8011f60:	460b      	mov	r3, r1
 8011f62:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011f64:	687b      	ldr	r3, [r7, #4]
 8011f66:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8011f68:	78fb      	ldrb	r3, [r7, #3]
 8011f6a:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8011f6c:	2301      	movs	r3, #1
 8011f6e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8011f70:	68fb      	ldr	r3, [r7, #12]
 8011f72:	04da      	lsls	r2, r3, #19
 8011f74:	4b15      	ldr	r3, [pc, #84]	@ (8011fcc <USB_DoPing+0x74>)
 8011f76:	4013      	ands	r3, r2
 8011f78:	693a      	ldr	r2, [r7, #16]
 8011f7a:	0151      	lsls	r1, r2, #5
 8011f7c:	697a      	ldr	r2, [r7, #20]
 8011f7e:	440a      	add	r2, r1
 8011f80:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011f84:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8011f88:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8011f8a:	693b      	ldr	r3, [r7, #16]
 8011f8c:	015a      	lsls	r2, r3, #5
 8011f8e:	697b      	ldr	r3, [r7, #20]
 8011f90:	4413      	add	r3, r2
 8011f92:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011f96:	681b      	ldr	r3, [r3, #0]
 8011f98:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8011f9a:	68bb      	ldr	r3, [r7, #8]
 8011f9c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8011fa0:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8011fa2:	68bb      	ldr	r3, [r7, #8]
 8011fa4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8011fa8:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8011faa:	693b      	ldr	r3, [r7, #16]
 8011fac:	015a      	lsls	r2, r3, #5
 8011fae:	697b      	ldr	r3, [r7, #20]
 8011fb0:	4413      	add	r3, r2
 8011fb2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011fb6:	461a      	mov	r2, r3
 8011fb8:	68bb      	ldr	r3, [r7, #8]
 8011fba:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8011fbc:	2300      	movs	r3, #0
}
 8011fbe:	4618      	mov	r0, r3
 8011fc0:	371c      	adds	r7, #28
 8011fc2:	46bd      	mov	sp, r7
 8011fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fc8:	4770      	bx	lr
 8011fca:	bf00      	nop
 8011fcc:	1ff80000 	.word	0x1ff80000

08011fd0 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8011fd0:	b580      	push	{r7, lr}
 8011fd2:	b088      	sub	sp, #32
 8011fd4:	af00      	add	r7, sp, #0
 8011fd6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8011fd8:	2300      	movs	r3, #0
 8011fda:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011fdc:	687b      	ldr	r3, [r7, #4]
 8011fde:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8011fe0:	2300      	movs	r3, #0
 8011fe2:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8011fe4:	6878      	ldr	r0, [r7, #4]
 8011fe6:	f7fe ff92 	bl	8010f0e <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8011fea:	2110      	movs	r1, #16
 8011fec:	6878      	ldr	r0, [r7, #4]
 8011fee:	f7fe ffeb 	bl	8010fc8 <USB_FlushTxFifo>
 8011ff2:	4603      	mov	r3, r0
 8011ff4:	2b00      	cmp	r3, #0
 8011ff6:	d001      	beq.n	8011ffc <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8011ff8:	2301      	movs	r3, #1
 8011ffa:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8011ffc:	6878      	ldr	r0, [r7, #4]
 8011ffe:	f7ff f815 	bl	801102c <USB_FlushRxFifo>
 8012002:	4603      	mov	r3, r0
 8012004:	2b00      	cmp	r3, #0
 8012006:	d001      	beq.n	801200c <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8012008:	2301      	movs	r3, #1
 801200a:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 801200c:	2300      	movs	r3, #0
 801200e:	61bb      	str	r3, [r7, #24]
 8012010:	e01f      	b.n	8012052 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8012012:	69bb      	ldr	r3, [r7, #24]
 8012014:	015a      	lsls	r2, r3, #5
 8012016:	697b      	ldr	r3, [r7, #20]
 8012018:	4413      	add	r3, r2
 801201a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801201e:	681b      	ldr	r3, [r3, #0]
 8012020:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8012022:	693b      	ldr	r3, [r7, #16]
 8012024:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8012028:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 801202a:	693b      	ldr	r3, [r7, #16]
 801202c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8012030:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8012032:	693b      	ldr	r3, [r7, #16]
 8012034:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8012038:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 801203a:	69bb      	ldr	r3, [r7, #24]
 801203c:	015a      	lsls	r2, r3, #5
 801203e:	697b      	ldr	r3, [r7, #20]
 8012040:	4413      	add	r3, r2
 8012042:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012046:	461a      	mov	r2, r3
 8012048:	693b      	ldr	r3, [r7, #16]
 801204a:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 801204c:	69bb      	ldr	r3, [r7, #24]
 801204e:	3301      	adds	r3, #1
 8012050:	61bb      	str	r3, [r7, #24]
 8012052:	69bb      	ldr	r3, [r7, #24]
 8012054:	2b0f      	cmp	r3, #15
 8012056:	d9dc      	bls.n	8012012 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8012058:	2300      	movs	r3, #0
 801205a:	61bb      	str	r3, [r7, #24]
 801205c:	e034      	b.n	80120c8 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 801205e:	69bb      	ldr	r3, [r7, #24]
 8012060:	015a      	lsls	r2, r3, #5
 8012062:	697b      	ldr	r3, [r7, #20]
 8012064:	4413      	add	r3, r2
 8012066:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801206a:	681b      	ldr	r3, [r3, #0]
 801206c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 801206e:	693b      	ldr	r3, [r7, #16]
 8012070:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8012074:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8012076:	693b      	ldr	r3, [r7, #16]
 8012078:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 801207c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 801207e:	693b      	ldr	r3, [r7, #16]
 8012080:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8012084:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8012086:	69bb      	ldr	r3, [r7, #24]
 8012088:	015a      	lsls	r2, r3, #5
 801208a:	697b      	ldr	r3, [r7, #20]
 801208c:	4413      	add	r3, r2
 801208e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012092:	461a      	mov	r2, r3
 8012094:	693b      	ldr	r3, [r7, #16]
 8012096:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8012098:	68fb      	ldr	r3, [r7, #12]
 801209a:	3301      	adds	r3, #1
 801209c:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 801209e:	68fb      	ldr	r3, [r7, #12]
 80120a0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80120a4:	d80c      	bhi.n	80120c0 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80120a6:	69bb      	ldr	r3, [r7, #24]
 80120a8:	015a      	lsls	r2, r3, #5
 80120aa:	697b      	ldr	r3, [r7, #20]
 80120ac:	4413      	add	r3, r2
 80120ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80120b2:	681b      	ldr	r3, [r3, #0]
 80120b4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80120b8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80120bc:	d0ec      	beq.n	8012098 <USB_StopHost+0xc8>
 80120be:	e000      	b.n	80120c2 <USB_StopHost+0xf2>
        break;
 80120c0:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 80120c2:	69bb      	ldr	r3, [r7, #24]
 80120c4:	3301      	adds	r3, #1
 80120c6:	61bb      	str	r3, [r7, #24]
 80120c8:	69bb      	ldr	r3, [r7, #24]
 80120ca:	2b0f      	cmp	r3, #15
 80120cc:	d9c7      	bls.n	801205e <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 80120ce:	697b      	ldr	r3, [r7, #20]
 80120d0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80120d4:	461a      	mov	r2, r3
 80120d6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80120da:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80120dc:	687b      	ldr	r3, [r7, #4]
 80120de:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80120e2:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 80120e4:	6878      	ldr	r0, [r7, #4]
 80120e6:	f7fe ff01 	bl	8010eec <USB_EnableGlobalInt>

  return ret;
 80120ea:	7ffb      	ldrb	r3, [r7, #31]
}
 80120ec:	4618      	mov	r0, r3
 80120ee:	3720      	adds	r7, #32
 80120f0:	46bd      	mov	sp, r7
 80120f2:	bd80      	pop	{r7, pc}

080120f4 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80120f4:	b580      	push	{r7, lr}
 80120f6:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 80120f8:	4904      	ldr	r1, [pc, #16]	@ (801210c <MX_FATFS_Init+0x18>)
 80120fa:	4805      	ldr	r0, [pc, #20]	@ (8012110 <MX_FATFS_Init+0x1c>)
 80120fc:	f002 fc64 	bl	80149c8 <FATFS_LinkDriver>
 8012100:	4603      	mov	r3, r0
 8012102:	461a      	mov	r2, r3
 8012104:	4b03      	ldr	r3, [pc, #12]	@ (8012114 <MX_FATFS_Init+0x20>)
 8012106:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8012108:	bf00      	nop
 801210a:	bd80      	pop	{r7, pc}
 801210c:	200132a8 	.word	0x200132a8
 8012110:	08017a58 	.word	0x08017a58
 8012114:	200132a4 	.word	0x200132a4

08012118 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8012118:	b580      	push	{r7, lr}
 801211a:	b082      	sub	sp, #8
 801211c:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 801211e:	2300      	movs	r3, #0
 8012120:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8012122:	f000 f87b 	bl	801221c <BSP_SD_IsDetected>
 8012126:	4603      	mov	r3, r0
 8012128:	2b01      	cmp	r3, #1
 801212a:	d001      	beq.n	8012130 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 801212c:	2302      	movs	r3, #2
 801212e:	e012      	b.n	8012156 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 8012130:	480b      	ldr	r0, [pc, #44]	@ (8012160 <BSP_SD_Init+0x48>)
 8012132:	f7fb f908 	bl	800d346 <HAL_SD_Init>
 8012136:	4603      	mov	r3, r0
 8012138:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 801213a:	79fb      	ldrb	r3, [r7, #7]
 801213c:	2b00      	cmp	r3, #0
 801213e:	d109      	bne.n	8012154 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 8012140:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8012144:	4806      	ldr	r0, [pc, #24]	@ (8012160 <BSP_SD_Init+0x48>)
 8012146:	f7fb fd51 	bl	800dbec <HAL_SD_ConfigWideBusOperation>
 801214a:	4603      	mov	r3, r0
 801214c:	2b00      	cmp	r3, #0
 801214e:	d001      	beq.n	8012154 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8012150:	2301      	movs	r3, #1
 8012152:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8012154:	79fb      	ldrb	r3, [r7, #7]
}
 8012156:	4618      	mov	r0, r3
 8012158:	3708      	adds	r7, #8
 801215a:	46bd      	mov	sp, r7
 801215c:	bd80      	pop	{r7, pc}
 801215e:	bf00      	nop
 8012160:	20012bd0 	.word	0x20012bd0

08012164 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8012164:	b580      	push	{r7, lr}
 8012166:	b086      	sub	sp, #24
 8012168:	af00      	add	r7, sp, #0
 801216a:	60f8      	str	r0, [r7, #12]
 801216c:	60b9      	str	r1, [r7, #8]
 801216e:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8012170:	2300      	movs	r3, #0
 8012172:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8012174:	687b      	ldr	r3, [r7, #4]
 8012176:	68ba      	ldr	r2, [r7, #8]
 8012178:	68f9      	ldr	r1, [r7, #12]
 801217a:	4806      	ldr	r0, [pc, #24]	@ (8012194 <BSP_SD_ReadBlocks_DMA+0x30>)
 801217c:	f7fb f994 	bl	800d4a8 <HAL_SD_ReadBlocks_DMA>
 8012180:	4603      	mov	r3, r0
 8012182:	2b00      	cmp	r3, #0
 8012184:	d001      	beq.n	801218a <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8012186:	2301      	movs	r3, #1
 8012188:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 801218a:	7dfb      	ldrb	r3, [r7, #23]
}
 801218c:	4618      	mov	r0, r3
 801218e:	3718      	adds	r7, #24
 8012190:	46bd      	mov	sp, r7
 8012192:	bd80      	pop	{r7, pc}
 8012194:	20012bd0 	.word	0x20012bd0

08012198 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8012198:	b580      	push	{r7, lr}
 801219a:	b086      	sub	sp, #24
 801219c:	af00      	add	r7, sp, #0
 801219e:	60f8      	str	r0, [r7, #12]
 80121a0:	60b9      	str	r1, [r7, #8]
 80121a2:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 80121a4:	2300      	movs	r3, #0
 80121a6:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 80121a8:	687b      	ldr	r3, [r7, #4]
 80121aa:	68ba      	ldr	r2, [r7, #8]
 80121ac:	68f9      	ldr	r1, [r7, #12]
 80121ae:	4806      	ldr	r0, [pc, #24]	@ (80121c8 <BSP_SD_WriteBlocks_DMA+0x30>)
 80121b0:	f7fb fa5c 	bl	800d66c <HAL_SD_WriteBlocks_DMA>
 80121b4:	4603      	mov	r3, r0
 80121b6:	2b00      	cmp	r3, #0
 80121b8:	d001      	beq.n	80121be <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 80121ba:	2301      	movs	r3, #1
 80121bc:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 80121be:	7dfb      	ldrb	r3, [r7, #23]
}
 80121c0:	4618      	mov	r0, r3
 80121c2:	3718      	adds	r7, #24
 80121c4:	46bd      	mov	sp, r7
 80121c6:	bd80      	pop	{r7, pc}
 80121c8:	20012bd0 	.word	0x20012bd0

080121cc <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 80121cc:	b580      	push	{r7, lr}
 80121ce:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 80121d0:	4805      	ldr	r0, [pc, #20]	@ (80121e8 <BSP_SD_GetCardState+0x1c>)
 80121d2:	f7fb fda5 	bl	800dd20 <HAL_SD_GetCardState>
 80121d6:	4603      	mov	r3, r0
 80121d8:	2b04      	cmp	r3, #4
 80121da:	bf14      	ite	ne
 80121dc:	2301      	movne	r3, #1
 80121de:	2300      	moveq	r3, #0
 80121e0:	b2db      	uxtb	r3, r3
}
 80121e2:	4618      	mov	r0, r3
 80121e4:	bd80      	pop	{r7, pc}
 80121e6:	bf00      	nop
 80121e8:	20012bd0 	.word	0x20012bd0

080121ec <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 80121ec:	b580      	push	{r7, lr}
 80121ee:	b082      	sub	sp, #8
 80121f0:	af00      	add	r7, sp, #0
 80121f2:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 80121f4:	6879      	ldr	r1, [r7, #4]
 80121f6:	4803      	ldr	r0, [pc, #12]	@ (8012204 <BSP_SD_GetCardInfo+0x18>)
 80121f8:	f7fb fccc 	bl	800db94 <HAL_SD_GetCardInfo>
}
 80121fc:	bf00      	nop
 80121fe:	3708      	adds	r7, #8
 8012200:	46bd      	mov	sp, r7
 8012202:	bd80      	pop	{r7, pc}
 8012204:	20012bd0 	.word	0x20012bd0

08012208 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8012208:	b580      	push	{r7, lr}
 801220a:	b082      	sub	sp, #8
 801220c:	af00      	add	r7, sp, #0
 801220e:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 8012210:	f000 f9b2 	bl	8012578 <BSP_SD_ReadCpltCallback>
}
 8012214:	bf00      	nop
 8012216:	3708      	adds	r7, #8
 8012218:	46bd      	mov	sp, r7
 801221a:	bd80      	pop	{r7, pc}

0801221c <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 801221c:	b580      	push	{r7, lr}
 801221e:	b082      	sub	sp, #8
 8012220:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8012222:	2301      	movs	r3, #1
 8012224:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 8012226:	f000 f80b 	bl	8012240 <BSP_PlatformIsDetected>
 801222a:	4603      	mov	r3, r0
 801222c:	2b00      	cmp	r3, #0
 801222e:	d101      	bne.n	8012234 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 8012230:	2300      	movs	r3, #0
 8012232:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8012234:	79fb      	ldrb	r3, [r7, #7]
 8012236:	b2db      	uxtb	r3, r3
}
 8012238:	4618      	mov	r0, r3
 801223a:	3708      	adds	r7, #8
 801223c:	46bd      	mov	sp, r7
 801223e:	bd80      	pop	{r7, pc}

08012240 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8012240:	b580      	push	{r7, lr}
 8012242:	b082      	sub	sp, #8
 8012244:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 8012246:	2301      	movs	r3, #1
 8012248:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 801224a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 801224e:	4806      	ldr	r0, [pc, #24]	@ (8012268 <BSP_PlatformIsDetected+0x28>)
 8012250:	f7f5 f946 	bl	80074e0 <HAL_GPIO_ReadPin>
 8012254:	4603      	mov	r3, r0
 8012256:	2b00      	cmp	r3, #0
 8012258:	d001      	beq.n	801225e <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 801225a:	2300      	movs	r3, #0
 801225c:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 801225e:	79fb      	ldrb	r3, [r7, #7]
}
 8012260:	4618      	mov	r0, r3
 8012262:	3708      	adds	r7, #8
 8012264:	46bd      	mov	sp, r7
 8012266:	bd80      	pop	{r7, pc}
 8012268:	40020800 	.word	0x40020800

0801226c <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 801226c:	b580      	push	{r7, lr}
 801226e:	b084      	sub	sp, #16
 8012270:	af00      	add	r7, sp, #0
 8012272:	6078      	str	r0, [r7, #4]
  uint32_t timer;
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
 8012274:	f002 fbf4 	bl	8014a60 <osKernelSysTick>
 8012278:	60f8      	str	r0, [r7, #12]
  while( osKernelSysTick() - timer < timeout)
 801227a:	e006      	b.n	801228a <SD_CheckStatusWithTimeout+0x1e>
#else
  timer = osKernelGetTickCount();
  while( osKernelGetTickCount() - timer < timeout)
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 801227c:	f7ff ffa6 	bl	80121cc <BSP_SD_GetCardState>
 8012280:	4603      	mov	r3, r0
 8012282:	2b00      	cmp	r3, #0
 8012284:	d101      	bne.n	801228a <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 8012286:	2300      	movs	r3, #0
 8012288:	e009      	b.n	801229e <SD_CheckStatusWithTimeout+0x32>
  while( osKernelSysTick() - timer < timeout)
 801228a:	f002 fbe9 	bl	8014a60 <osKernelSysTick>
 801228e:	4602      	mov	r2, r0
 8012290:	68fb      	ldr	r3, [r7, #12]
 8012292:	1ad3      	subs	r3, r2, r3
 8012294:	687a      	ldr	r2, [r7, #4]
 8012296:	429a      	cmp	r2, r3
 8012298:	d8f0      	bhi.n	801227c <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 801229a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 801229e:	4618      	mov	r0, r3
 80122a0:	3710      	adds	r7, #16
 80122a2:	46bd      	mov	sp, r7
 80122a4:	bd80      	pop	{r7, pc}
	...

080122a8 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 80122a8:	b580      	push	{r7, lr}
 80122aa:	b082      	sub	sp, #8
 80122ac:	af00      	add	r7, sp, #0
 80122ae:	4603      	mov	r3, r0
 80122b0:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 80122b2:	4b0b      	ldr	r3, [pc, #44]	@ (80122e0 <SD_CheckStatus+0x38>)
 80122b4:	2201      	movs	r2, #1
 80122b6:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 80122b8:	f7ff ff88 	bl	80121cc <BSP_SD_GetCardState>
 80122bc:	4603      	mov	r3, r0
 80122be:	2b00      	cmp	r3, #0
 80122c0:	d107      	bne.n	80122d2 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 80122c2:	4b07      	ldr	r3, [pc, #28]	@ (80122e0 <SD_CheckStatus+0x38>)
 80122c4:	781b      	ldrb	r3, [r3, #0]
 80122c6:	b2db      	uxtb	r3, r3
 80122c8:	f023 0301 	bic.w	r3, r3, #1
 80122cc:	b2da      	uxtb	r2, r3
 80122ce:	4b04      	ldr	r3, [pc, #16]	@ (80122e0 <SD_CheckStatus+0x38>)
 80122d0:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 80122d2:	4b03      	ldr	r3, [pc, #12]	@ (80122e0 <SD_CheckStatus+0x38>)
 80122d4:	781b      	ldrb	r3, [r3, #0]
 80122d6:	b2db      	uxtb	r3, r3
}
 80122d8:	4618      	mov	r0, r3
 80122da:	3708      	adds	r7, #8
 80122dc:	46bd      	mov	sp, r7
 80122de:	bd80      	pop	{r7, pc}
 80122e0:	2001203d 	.word	0x2001203d

080122e4 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 80122e4:	b590      	push	{r4, r7, lr}
 80122e6:	b087      	sub	sp, #28
 80122e8:	af00      	add	r7, sp, #0
 80122ea:	4603      	mov	r3, r0
 80122ec:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 80122ee:	4b20      	ldr	r3, [pc, #128]	@ (8012370 <SD_initialize+0x8c>)
 80122f0:	2201      	movs	r2, #1
 80122f2:	701a      	strb	r2, [r3, #0]
  /*
   * check that the kernel has been started before continuing
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
 80122f4:	f002 fba8 	bl	8014a48 <osKernelRunning>
 80122f8:	4603      	mov	r3, r0
 80122fa:	2b00      	cmp	r3, #0
 80122fc:	d030      	beq.n	8012360 <SD_initialize+0x7c>
  if(osKernelGetState() == osKernelRunning)
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 80122fe:	f7ff ff0b 	bl	8012118 <BSP_SD_Init>
 8012302:	4603      	mov	r3, r0
 8012304:	2b00      	cmp	r3, #0
 8012306:	d107      	bne.n	8012318 <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 8012308:	79fb      	ldrb	r3, [r7, #7]
 801230a:	4618      	mov	r0, r3
 801230c:	f7ff ffcc 	bl	80122a8 <SD_CheckStatus>
 8012310:	4603      	mov	r3, r0
 8012312:	461a      	mov	r2, r3
 8012314:	4b16      	ldr	r3, [pc, #88]	@ (8012370 <SD_initialize+0x8c>)
 8012316:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 8012318:	4b15      	ldr	r3, [pc, #84]	@ (8012370 <SD_initialize+0x8c>)
 801231a:	781b      	ldrb	r3, [r3, #0]
 801231c:	b2db      	uxtb	r3, r3
 801231e:	2b01      	cmp	r3, #1
 8012320:	d01e      	beq.n	8012360 <SD_initialize+0x7c>
    {
      if (SDQueueID == NULL)
 8012322:	4b14      	ldr	r3, [pc, #80]	@ (8012374 <SD_initialize+0x90>)
 8012324:	681b      	ldr	r3, [r3, #0]
 8012326:	2b00      	cmp	r3, #0
 8012328:	d10e      	bne.n	8012348 <SD_initialize+0x64>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
 801232a:	4b13      	ldr	r3, [pc, #76]	@ (8012378 <SD_initialize+0x94>)
 801232c:	f107 0408 	add.w	r4, r7, #8
 8012330:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8012332:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
 8012336:	f107 0308 	add.w	r3, r7, #8
 801233a:	2100      	movs	r1, #0
 801233c:	4618      	mov	r0, r3
 801233e:	f002 fbff 	bl	8014b40 <osMessageCreate>
 8012342:	4603      	mov	r3, r0
 8012344:	4a0b      	ldr	r2, [pc, #44]	@ (8012374 <SD_initialize+0x90>)
 8012346:	6013      	str	r3, [r2, #0]
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
#endif
      }

      if (SDQueueID == NULL)
 8012348:	4b0a      	ldr	r3, [pc, #40]	@ (8012374 <SD_initialize+0x90>)
 801234a:	681b      	ldr	r3, [r3, #0]
 801234c:	2b00      	cmp	r3, #0
 801234e:	d107      	bne.n	8012360 <SD_initialize+0x7c>
      {
        Stat |= STA_NOINIT;
 8012350:	4b07      	ldr	r3, [pc, #28]	@ (8012370 <SD_initialize+0x8c>)
 8012352:	781b      	ldrb	r3, [r3, #0]
 8012354:	b2db      	uxtb	r3, r3
 8012356:	f043 0301 	orr.w	r3, r3, #1
 801235a:	b2da      	uxtb	r2, r3
 801235c:	4b04      	ldr	r3, [pc, #16]	@ (8012370 <SD_initialize+0x8c>)
 801235e:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 8012360:	4b03      	ldr	r3, [pc, #12]	@ (8012370 <SD_initialize+0x8c>)
 8012362:	781b      	ldrb	r3, [r3, #0]
 8012364:	b2db      	uxtb	r3, r3
}
 8012366:	4618      	mov	r0, r3
 8012368:	371c      	adds	r7, #28
 801236a:	46bd      	mov	sp, r7
 801236c:	bd90      	pop	{r4, r7, pc}
 801236e:	bf00      	nop
 8012370:	2001203d 	.word	0x2001203d
 8012374:	200132ac 	.word	0x200132ac
 8012378:	080179e4 	.word	0x080179e4

0801237c <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 801237c:	b580      	push	{r7, lr}
 801237e:	b082      	sub	sp, #8
 8012380:	af00      	add	r7, sp, #0
 8012382:	4603      	mov	r3, r0
 8012384:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8012386:	79fb      	ldrb	r3, [r7, #7]
 8012388:	4618      	mov	r0, r3
 801238a:	f7ff ff8d 	bl	80122a8 <SD_CheckStatus>
 801238e:	4603      	mov	r3, r0
}
 8012390:	4618      	mov	r0, r3
 8012392:	3708      	adds	r7, #8
 8012394:	46bd      	mov	sp, r7
 8012396:	bd80      	pop	{r7, pc}

08012398 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8012398:	b580      	push	{r7, lr}
 801239a:	b08a      	sub	sp, #40	@ 0x28
 801239c:	af00      	add	r7, sp, #0
 801239e:	60b9      	str	r1, [r7, #8]
 80123a0:	607a      	str	r2, [r7, #4]
 80123a2:	603b      	str	r3, [r7, #0]
 80123a4:	4603      	mov	r3, r0
 80123a6:	73fb      	strb	r3, [r7, #15]
  uint8_t ret;
  DRESULT res = RES_ERROR;
 80123a8:	2301      	movs	r3, #1
 80123aa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 80123ae:	f247 5030 	movw	r0, #30000	@ 0x7530
 80123b2:	f7ff ff5b 	bl	801226c <SD_CheckStatusWithTimeout>
 80123b6:	4603      	mov	r3, r0
 80123b8:	2b00      	cmp	r3, #0
 80123ba:	da02      	bge.n	80123c2 <SD_read+0x2a>
  {
    return res;
 80123bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80123c0:	e032      	b.n	8012428 <SD_read+0x90>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 80123c2:	683a      	ldr	r2, [r7, #0]
 80123c4:	6879      	ldr	r1, [r7, #4]
 80123c6:	68b8      	ldr	r0, [r7, #8]
 80123c8:	f7ff fecc 	bl	8012164 <BSP_SD_ReadBlocks_DMA>
 80123cc:	4603      	mov	r3, r0
 80123ce:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

    if (ret == MSD_OK) {
 80123d2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80123d6:	2b00      	cmp	r3, #0
 80123d8:	d124      	bne.n	8012424 <SD_read+0x8c>
#if (osCMSIS < 0x20000U)
    /* wait for a message from the queue or a timeout */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 80123da:	4b15      	ldr	r3, [pc, #84]	@ (8012430 <SD_read+0x98>)
 80123dc:	6819      	ldr	r1, [r3, #0]
 80123de:	f107 0314 	add.w	r3, r7, #20
 80123e2:	f247 5230 	movw	r2, #30000	@ 0x7530
 80123e6:	4618      	mov	r0, r3
 80123e8:	f002 fc12 	bl	8014c10 <osMessageGet>

    if (event.status == osEventMessage)
 80123ec:	697b      	ldr	r3, [r7, #20]
 80123ee:	2b10      	cmp	r3, #16
 80123f0:	d118      	bne.n	8012424 <SD_read+0x8c>
    {
      if (event.value.v == READ_CPLT_MSG)
 80123f2:	69bb      	ldr	r3, [r7, #24]
 80123f4:	2b01      	cmp	r3, #1
 80123f6:	d115      	bne.n	8012424 <SD_read+0x8c>
      {
        timer = osKernelSysTick();
 80123f8:	f002 fb32 	bl	8014a60 <osKernelSysTick>
 80123fc:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 80123fe:	e008      	b.n	8012412 <SD_read+0x7a>
            timer = osKernelGetTickCount();
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8012400:	f7ff fee4 	bl	80121cc <BSP_SD_GetCardState>
 8012404:	4603      	mov	r3, r0
 8012406:	2b00      	cmp	r3, #0
 8012408:	d103      	bne.n	8012412 <SD_read+0x7a>
              {
                res = RES_OK;
 801240a:	2300      	movs	r3, #0
 801240c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 8012410:	e008      	b.n	8012424 <SD_read+0x8c>
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 8012412:	f002 fb25 	bl	8014a60 <osKernelSysTick>
 8012416:	4602      	mov	r2, r0
 8012418:	6a3b      	ldr	r3, [r7, #32]
 801241a:	1ad3      	subs	r3, r2, r3
 801241c:	f247 522f 	movw	r2, #29999	@ 0x752f
 8012420:	4293      	cmp	r3, r2
 8012422:	d9ed      	bls.n	8012400 <SD_read+0x68>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 8012424:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8012428:	4618      	mov	r0, r3
 801242a:	3728      	adds	r7, #40	@ 0x28
 801242c:	46bd      	mov	sp, r7
 801242e:	bd80      	pop	{r7, pc}
 8012430:	200132ac 	.word	0x200132ac

08012434 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8012434:	b580      	push	{r7, lr}
 8012436:	b08a      	sub	sp, #40	@ 0x28
 8012438:	af00      	add	r7, sp, #0
 801243a:	60b9      	str	r1, [r7, #8]
 801243c:	607a      	str	r2, [r7, #4]
 801243e:	603b      	str	r3, [r7, #0]
 8012440:	4603      	mov	r3, r0
 8012442:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8012444:	2301      	movs	r3, #1
 8012446:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 801244a:	f247 5030 	movw	r0, #30000	@ 0x7530
 801244e:	f7ff ff0d 	bl	801226c <SD_CheckStatusWithTimeout>
 8012452:	4603      	mov	r3, r0
 8012454:	2b00      	cmp	r3, #0
 8012456:	da02      	bge.n	801245e <SD_write+0x2a>
  {
    return res;
 8012458:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801245c:	e02e      	b.n	80124bc <SD_write+0x88>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 801245e:	683a      	ldr	r2, [r7, #0]
 8012460:	6879      	ldr	r1, [r7, #4]
 8012462:	68b8      	ldr	r0, [r7, #8]
 8012464:	f7ff fe98 	bl	8012198 <BSP_SD_WriteBlocks_DMA>
 8012468:	4603      	mov	r3, r0
 801246a:	2b00      	cmp	r3, #0
 801246c:	d124      	bne.n	80124b8 <SD_write+0x84>
                           (uint32_t) (sector),
                           count) == MSD_OK)
  {
#if (osCMSIS < 0x20000U)
    /* Get the message from the queue */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 801246e:	4b15      	ldr	r3, [pc, #84]	@ (80124c4 <SD_write+0x90>)
 8012470:	6819      	ldr	r1, [r3, #0]
 8012472:	f107 0314 	add.w	r3, r7, #20
 8012476:	f247 5230 	movw	r2, #30000	@ 0x7530
 801247a:	4618      	mov	r0, r3
 801247c:	f002 fbc8 	bl	8014c10 <osMessageGet>

    if (event.status == osEventMessage)
 8012480:	697b      	ldr	r3, [r7, #20]
 8012482:	2b10      	cmp	r3, #16
 8012484:	d118      	bne.n	80124b8 <SD_write+0x84>
    {
      if (event.value.v == WRITE_CPLT_MSG)
 8012486:	69bb      	ldr	r3, [r7, #24]
 8012488:	2b02      	cmp	r3, #2
 801248a:	d115      	bne.n	80124b8 <SD_write+0x84>
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
    {
#endif
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
 801248c:	f002 fae8 	bl	8014a60 <osKernelSysTick>
 8012490:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 8012492:	e008      	b.n	80124a6 <SD_write+0x72>
        timer = osKernelGetTickCount();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8012494:	f7ff fe9a 	bl	80121cc <BSP_SD_GetCardState>
 8012498:	4603      	mov	r3, r0
 801249a:	2b00      	cmp	r3, #0
 801249c:	d103      	bne.n	80124a6 <SD_write+0x72>
          {
            res = RES_OK;
 801249e:	2300      	movs	r3, #0
 80124a0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 80124a4:	e008      	b.n	80124b8 <SD_write+0x84>
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 80124a6:	f002 fadb 	bl	8014a60 <osKernelSysTick>
 80124aa:	4602      	mov	r2, r0
 80124ac:	6a3b      	ldr	r3, [r7, #32]
 80124ae:	1ad3      	subs	r3, r2, r3
 80124b0:	f247 522f 	movw	r2, #29999	@ 0x752f
 80124b4:	4293      	cmp	r3, r2
 80124b6:	d9ed      	bls.n	8012494 <SD_write+0x60>
        res = RES_OK;
    }

#endif

  return res;
 80124b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80124bc:	4618      	mov	r0, r3
 80124be:	3728      	adds	r7, #40	@ 0x28
 80124c0:	46bd      	mov	sp, r7
 80124c2:	bd80      	pop	{r7, pc}
 80124c4:	200132ac 	.word	0x200132ac

080124c8 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 80124c8:	b580      	push	{r7, lr}
 80124ca:	b08c      	sub	sp, #48	@ 0x30
 80124cc:	af00      	add	r7, sp, #0
 80124ce:	4603      	mov	r3, r0
 80124d0:	603a      	str	r2, [r7, #0]
 80124d2:	71fb      	strb	r3, [r7, #7]
 80124d4:	460b      	mov	r3, r1
 80124d6:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 80124d8:	2301      	movs	r3, #1
 80124da:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80124de:	4b25      	ldr	r3, [pc, #148]	@ (8012574 <SD_ioctl+0xac>)
 80124e0:	781b      	ldrb	r3, [r3, #0]
 80124e2:	b2db      	uxtb	r3, r3
 80124e4:	f003 0301 	and.w	r3, r3, #1
 80124e8:	2b00      	cmp	r3, #0
 80124ea:	d001      	beq.n	80124f0 <SD_ioctl+0x28>
 80124ec:	2303      	movs	r3, #3
 80124ee:	e03c      	b.n	801256a <SD_ioctl+0xa2>

  switch (cmd)
 80124f0:	79bb      	ldrb	r3, [r7, #6]
 80124f2:	2b03      	cmp	r3, #3
 80124f4:	d834      	bhi.n	8012560 <SD_ioctl+0x98>
 80124f6:	a201      	add	r2, pc, #4	@ (adr r2, 80124fc <SD_ioctl+0x34>)
 80124f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80124fc:	0801250d 	.word	0x0801250d
 8012500:	08012515 	.word	0x08012515
 8012504:	0801252d 	.word	0x0801252d
 8012508:	08012547 	.word	0x08012547
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 801250c:	2300      	movs	r3, #0
 801250e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8012512:	e028      	b.n	8012566 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8012514:	f107 030c 	add.w	r3, r7, #12
 8012518:	4618      	mov	r0, r3
 801251a:	f7ff fe67 	bl	80121ec <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 801251e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012520:	683b      	ldr	r3, [r7, #0]
 8012522:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8012524:	2300      	movs	r3, #0
 8012526:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 801252a:	e01c      	b.n	8012566 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 801252c:	f107 030c 	add.w	r3, r7, #12
 8012530:	4618      	mov	r0, r3
 8012532:	f7ff fe5b 	bl	80121ec <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8012536:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012538:	b29a      	uxth	r2, r3
 801253a:	683b      	ldr	r3, [r7, #0]
 801253c:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 801253e:	2300      	movs	r3, #0
 8012540:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8012544:	e00f      	b.n	8012566 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8012546:	f107 030c 	add.w	r3, r7, #12
 801254a:	4618      	mov	r0, r3
 801254c:	f7ff fe4e 	bl	80121ec <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8012550:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012552:	0a5a      	lsrs	r2, r3, #9
 8012554:	683b      	ldr	r3, [r7, #0]
 8012556:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8012558:	2300      	movs	r3, #0
 801255a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 801255e:	e002      	b.n	8012566 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8012560:	2304      	movs	r3, #4
 8012562:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 8012566:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 801256a:	4618      	mov	r0, r3
 801256c:	3730      	adds	r7, #48	@ 0x30
 801256e:	46bd      	mov	sp, r7
 8012570:	bd80      	pop	{r7, pc}
 8012572:	bf00      	nop
 8012574:	2001203d 	.word	0x2001203d

08012578 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 8012578:	b580      	push	{r7, lr}
 801257a:	af00      	add	r7, sp, #0
  /*
   * No need to add an "osKernelRunning()" check here, as the SD_initialize()
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
 801257c:	4b04      	ldr	r3, [pc, #16]	@ (8012590 <BSP_SD_ReadCpltCallback+0x18>)
 801257e:	681b      	ldr	r3, [r3, #0]
 8012580:	2200      	movs	r2, #0
 8012582:	2101      	movs	r1, #1
 8012584:	4618      	mov	r0, r3
 8012586:	f002 fb03 	bl	8014b90 <osMessagePut>
#else
   const uint16_t msg = READ_CPLT_MSG;
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
#endif
}
 801258a:	bf00      	nop
 801258c:	bd80      	pop	{r7, pc}
 801258e:	bf00      	nop
 8012590:	200132ac 	.word	0x200132ac

08012594 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8012594:	b590      	push	{r4, r7, lr}
 8012596:	b089      	sub	sp, #36	@ 0x24
 8012598:	af04      	add	r7, sp, #16
 801259a:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 801259c:	2301      	movs	r3, #1
 801259e:	2202      	movs	r2, #2
 80125a0:	2102      	movs	r1, #2
 80125a2:	6878      	ldr	r0, [r7, #4]
 80125a4:	f000 fcbd 	bl	8012f22 <USBH_FindInterface>
 80125a8:	4603      	mov	r3, r0
 80125aa:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80125ac:	7bfb      	ldrb	r3, [r7, #15]
 80125ae:	2bff      	cmp	r3, #255	@ 0xff
 80125b0:	d002      	beq.n	80125b8 <USBH_CDC_InterfaceInit+0x24>
 80125b2:	7bfb      	ldrb	r3, [r7, #15]
 80125b4:	2b01      	cmp	r3, #1
 80125b6:	d901      	bls.n	80125bc <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80125b8:	2302      	movs	r3, #2
 80125ba:	e13d      	b.n	8012838 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 80125bc:	7bfb      	ldrb	r3, [r7, #15]
 80125be:	4619      	mov	r1, r3
 80125c0:	6878      	ldr	r0, [r7, #4]
 80125c2:	f000 fc92 	bl	8012eea <USBH_SelectInterface>
 80125c6:	4603      	mov	r3, r0
 80125c8:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 80125ca:	7bbb      	ldrb	r3, [r7, #14]
 80125cc:	2b00      	cmp	r3, #0
 80125ce:	d001      	beq.n	80125d4 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 80125d0:	2302      	movs	r3, #2
 80125d2:	e131      	b.n	8012838 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 80125d4:	687b      	ldr	r3, [r7, #4]
 80125d6:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 80125da:	2050      	movs	r0, #80	@ 0x50
 80125dc:	f005 f888 	bl	80176f0 <malloc>
 80125e0:	4603      	mov	r3, r0
 80125e2:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80125e4:	687b      	ldr	r3, [r7, #4]
 80125e6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80125ea:	69db      	ldr	r3, [r3, #28]
 80125ec:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 80125ee:	68bb      	ldr	r3, [r7, #8]
 80125f0:	2b00      	cmp	r3, #0
 80125f2:	d101      	bne.n	80125f8 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 80125f4:	2302      	movs	r3, #2
 80125f6:	e11f      	b.n	8012838 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 80125f8:	2250      	movs	r2, #80	@ 0x50
 80125fa:	2100      	movs	r1, #0
 80125fc:	68b8      	ldr	r0, [r7, #8]
 80125fe:	f005 f935 	bl	801786c <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8012602:	7bfb      	ldrb	r3, [r7, #15]
 8012604:	687a      	ldr	r2, [r7, #4]
 8012606:	211a      	movs	r1, #26
 8012608:	fb01 f303 	mul.w	r3, r1, r3
 801260c:	4413      	add	r3, r2
 801260e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8012612:	781b      	ldrb	r3, [r3, #0]
 8012614:	b25b      	sxtb	r3, r3
 8012616:	2b00      	cmp	r3, #0
 8012618:	da15      	bge.n	8012646 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 801261a:	7bfb      	ldrb	r3, [r7, #15]
 801261c:	687a      	ldr	r2, [r7, #4]
 801261e:	211a      	movs	r1, #26
 8012620:	fb01 f303 	mul.w	r3, r1, r3
 8012624:	4413      	add	r3, r2
 8012626:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 801262a:	781a      	ldrb	r2, [r3, #0]
 801262c:	68bb      	ldr	r3, [r7, #8]
 801262e:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8012630:	7bfb      	ldrb	r3, [r7, #15]
 8012632:	687a      	ldr	r2, [r7, #4]
 8012634:	211a      	movs	r1, #26
 8012636:	fb01 f303 	mul.w	r3, r1, r3
 801263a:	4413      	add	r3, r2
 801263c:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8012640:	881a      	ldrh	r2, [r3, #0]
 8012642:	68bb      	ldr	r3, [r7, #8]
 8012644:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8012646:	68bb      	ldr	r3, [r7, #8]
 8012648:	785b      	ldrb	r3, [r3, #1]
 801264a:	4619      	mov	r1, r3
 801264c:	6878      	ldr	r0, [r7, #4]
 801264e:	f002 f90c 	bl	801486a <USBH_AllocPipe>
 8012652:	4603      	mov	r3, r0
 8012654:	461a      	mov	r2, r3
 8012656:	68bb      	ldr	r3, [r7, #8]
 8012658:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 801265a:	68bb      	ldr	r3, [r7, #8]
 801265c:	7819      	ldrb	r1, [r3, #0]
 801265e:	68bb      	ldr	r3, [r7, #8]
 8012660:	7858      	ldrb	r0, [r3, #1]
 8012662:	687b      	ldr	r3, [r7, #4]
 8012664:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8012668:	687b      	ldr	r3, [r7, #4]
 801266a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 801266e:	68ba      	ldr	r2, [r7, #8]
 8012670:	8952      	ldrh	r2, [r2, #10]
 8012672:	9202      	str	r2, [sp, #8]
 8012674:	2203      	movs	r2, #3
 8012676:	9201      	str	r2, [sp, #4]
 8012678:	9300      	str	r3, [sp, #0]
 801267a:	4623      	mov	r3, r4
 801267c:	4602      	mov	r2, r0
 801267e:	6878      	ldr	r0, [r7, #4]
 8012680:	f002 f8c4 	bl	801480c <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8012684:	68bb      	ldr	r3, [r7, #8]
 8012686:	781b      	ldrb	r3, [r3, #0]
 8012688:	2200      	movs	r2, #0
 801268a:	4619      	mov	r1, r3
 801268c:	6878      	ldr	r0, [r7, #4]
 801268e:	f004 ffa9 	bl	80175e4 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8012692:	2300      	movs	r3, #0
 8012694:	2200      	movs	r2, #0
 8012696:	210a      	movs	r1, #10
 8012698:	6878      	ldr	r0, [r7, #4]
 801269a:	f000 fc42 	bl	8012f22 <USBH_FindInterface>
 801269e:	4603      	mov	r3, r0
 80126a0:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80126a2:	7bfb      	ldrb	r3, [r7, #15]
 80126a4:	2bff      	cmp	r3, #255	@ 0xff
 80126a6:	d002      	beq.n	80126ae <USBH_CDC_InterfaceInit+0x11a>
 80126a8:	7bfb      	ldrb	r3, [r7, #15]
 80126aa:	2b01      	cmp	r3, #1
 80126ac:	d901      	bls.n	80126b2 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80126ae:	2302      	movs	r3, #2
 80126b0:	e0c2      	b.n	8012838 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 80126b2:	7bfb      	ldrb	r3, [r7, #15]
 80126b4:	687a      	ldr	r2, [r7, #4]
 80126b6:	211a      	movs	r1, #26
 80126b8:	fb01 f303 	mul.w	r3, r1, r3
 80126bc:	4413      	add	r3, r2
 80126be:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80126c2:	781b      	ldrb	r3, [r3, #0]
 80126c4:	b25b      	sxtb	r3, r3
 80126c6:	2b00      	cmp	r3, #0
 80126c8:	da16      	bge.n	80126f8 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80126ca:	7bfb      	ldrb	r3, [r7, #15]
 80126cc:	687a      	ldr	r2, [r7, #4]
 80126ce:	211a      	movs	r1, #26
 80126d0:	fb01 f303 	mul.w	r3, r1, r3
 80126d4:	4413      	add	r3, r2
 80126d6:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80126da:	781a      	ldrb	r2, [r3, #0]
 80126dc:	68bb      	ldr	r3, [r7, #8]
 80126de:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80126e0:	7bfb      	ldrb	r3, [r7, #15]
 80126e2:	687a      	ldr	r2, [r7, #4]
 80126e4:	211a      	movs	r1, #26
 80126e6:	fb01 f303 	mul.w	r3, r1, r3
 80126ea:	4413      	add	r3, r2
 80126ec:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80126f0:	881a      	ldrh	r2, [r3, #0]
 80126f2:	68bb      	ldr	r3, [r7, #8]
 80126f4:	835a      	strh	r2, [r3, #26]
 80126f6:	e015      	b.n	8012724 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80126f8:	7bfb      	ldrb	r3, [r7, #15]
 80126fa:	687a      	ldr	r2, [r7, #4]
 80126fc:	211a      	movs	r1, #26
 80126fe:	fb01 f303 	mul.w	r3, r1, r3
 8012702:	4413      	add	r3, r2
 8012704:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8012708:	781a      	ldrb	r2, [r3, #0]
 801270a:	68bb      	ldr	r3, [r7, #8]
 801270c:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 801270e:	7bfb      	ldrb	r3, [r7, #15]
 8012710:	687a      	ldr	r2, [r7, #4]
 8012712:	211a      	movs	r1, #26
 8012714:	fb01 f303 	mul.w	r3, r1, r3
 8012718:	4413      	add	r3, r2
 801271a:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 801271e:	881a      	ldrh	r2, [r3, #0]
 8012720:	68bb      	ldr	r3, [r7, #8]
 8012722:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8012724:	7bfb      	ldrb	r3, [r7, #15]
 8012726:	687a      	ldr	r2, [r7, #4]
 8012728:	211a      	movs	r1, #26
 801272a:	fb01 f303 	mul.w	r3, r1, r3
 801272e:	4413      	add	r3, r2
 8012730:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8012734:	781b      	ldrb	r3, [r3, #0]
 8012736:	b25b      	sxtb	r3, r3
 8012738:	2b00      	cmp	r3, #0
 801273a:	da16      	bge.n	801276a <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 801273c:	7bfb      	ldrb	r3, [r7, #15]
 801273e:	687a      	ldr	r2, [r7, #4]
 8012740:	211a      	movs	r1, #26
 8012742:	fb01 f303 	mul.w	r3, r1, r3
 8012746:	4413      	add	r3, r2
 8012748:	f203 3356 	addw	r3, r3, #854	@ 0x356
 801274c:	781a      	ldrb	r2, [r3, #0]
 801274e:	68bb      	ldr	r3, [r7, #8]
 8012750:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8012752:	7bfb      	ldrb	r3, [r7, #15]
 8012754:	687a      	ldr	r2, [r7, #4]
 8012756:	211a      	movs	r1, #26
 8012758:	fb01 f303 	mul.w	r3, r1, r3
 801275c:	4413      	add	r3, r2
 801275e:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8012762:	881a      	ldrh	r2, [r3, #0]
 8012764:	68bb      	ldr	r3, [r7, #8]
 8012766:	835a      	strh	r2, [r3, #26]
 8012768:	e015      	b.n	8012796 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 801276a:	7bfb      	ldrb	r3, [r7, #15]
 801276c:	687a      	ldr	r2, [r7, #4]
 801276e:	211a      	movs	r1, #26
 8012770:	fb01 f303 	mul.w	r3, r1, r3
 8012774:	4413      	add	r3, r2
 8012776:	f203 3356 	addw	r3, r3, #854	@ 0x356
 801277a:	781a      	ldrb	r2, [r3, #0]
 801277c:	68bb      	ldr	r3, [r7, #8]
 801277e:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8012780:	7bfb      	ldrb	r3, [r7, #15]
 8012782:	687a      	ldr	r2, [r7, #4]
 8012784:	211a      	movs	r1, #26
 8012786:	fb01 f303 	mul.w	r3, r1, r3
 801278a:	4413      	add	r3, r2
 801278c:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8012790:	881a      	ldrh	r2, [r3, #0]
 8012792:	68bb      	ldr	r3, [r7, #8]
 8012794:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8012796:	68bb      	ldr	r3, [r7, #8]
 8012798:	7b9b      	ldrb	r3, [r3, #14]
 801279a:	4619      	mov	r1, r3
 801279c:	6878      	ldr	r0, [r7, #4]
 801279e:	f002 f864 	bl	801486a <USBH_AllocPipe>
 80127a2:	4603      	mov	r3, r0
 80127a4:	461a      	mov	r2, r3
 80127a6:	68bb      	ldr	r3, [r7, #8]
 80127a8:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 80127aa:	68bb      	ldr	r3, [r7, #8]
 80127ac:	7bdb      	ldrb	r3, [r3, #15]
 80127ae:	4619      	mov	r1, r3
 80127b0:	6878      	ldr	r0, [r7, #4]
 80127b2:	f002 f85a 	bl	801486a <USBH_AllocPipe>
 80127b6:	4603      	mov	r3, r0
 80127b8:	461a      	mov	r2, r3
 80127ba:	68bb      	ldr	r3, [r7, #8]
 80127bc:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 80127be:	68bb      	ldr	r3, [r7, #8]
 80127c0:	7b59      	ldrb	r1, [r3, #13]
 80127c2:	68bb      	ldr	r3, [r7, #8]
 80127c4:	7b98      	ldrb	r0, [r3, #14]
 80127c6:	687b      	ldr	r3, [r7, #4]
 80127c8:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80127cc:	687b      	ldr	r3, [r7, #4]
 80127ce:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80127d2:	68ba      	ldr	r2, [r7, #8]
 80127d4:	8b12      	ldrh	r2, [r2, #24]
 80127d6:	9202      	str	r2, [sp, #8]
 80127d8:	2202      	movs	r2, #2
 80127da:	9201      	str	r2, [sp, #4]
 80127dc:	9300      	str	r3, [sp, #0]
 80127de:	4623      	mov	r3, r4
 80127e0:	4602      	mov	r2, r0
 80127e2:	6878      	ldr	r0, [r7, #4]
 80127e4:	f002 f812 	bl	801480c <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 80127e8:	68bb      	ldr	r3, [r7, #8]
 80127ea:	7b19      	ldrb	r1, [r3, #12]
 80127ec:	68bb      	ldr	r3, [r7, #8]
 80127ee:	7bd8      	ldrb	r0, [r3, #15]
 80127f0:	687b      	ldr	r3, [r7, #4]
 80127f2:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80127f6:	687b      	ldr	r3, [r7, #4]
 80127f8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80127fc:	68ba      	ldr	r2, [r7, #8]
 80127fe:	8b52      	ldrh	r2, [r2, #26]
 8012800:	9202      	str	r2, [sp, #8]
 8012802:	2202      	movs	r2, #2
 8012804:	9201      	str	r2, [sp, #4]
 8012806:	9300      	str	r3, [sp, #0]
 8012808:	4623      	mov	r3, r4
 801280a:	4602      	mov	r2, r0
 801280c:	6878      	ldr	r0, [r7, #4]
 801280e:	f001 fffd 	bl	801480c <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8012812:	68bb      	ldr	r3, [r7, #8]
 8012814:	2200      	movs	r2, #0
 8012816:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 801281a:	68bb      	ldr	r3, [r7, #8]
 801281c:	7b5b      	ldrb	r3, [r3, #13]
 801281e:	2200      	movs	r2, #0
 8012820:	4619      	mov	r1, r3
 8012822:	6878      	ldr	r0, [r7, #4]
 8012824:	f004 fede 	bl	80175e4 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8012828:	68bb      	ldr	r3, [r7, #8]
 801282a:	7b1b      	ldrb	r3, [r3, #12]
 801282c:	2200      	movs	r2, #0
 801282e:	4619      	mov	r1, r3
 8012830:	6878      	ldr	r0, [r7, #4]
 8012832:	f004 fed7 	bl	80175e4 <USBH_LL_SetToggle>

  return USBH_OK;
 8012836:	2300      	movs	r3, #0
}
 8012838:	4618      	mov	r0, r3
 801283a:	3714      	adds	r7, #20
 801283c:	46bd      	mov	sp, r7
 801283e:	bd90      	pop	{r4, r7, pc}

08012840 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8012840:	b580      	push	{r7, lr}
 8012842:	b084      	sub	sp, #16
 8012844:	af00      	add	r7, sp, #0
 8012846:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8012848:	687b      	ldr	r3, [r7, #4]
 801284a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 801284e:	69db      	ldr	r3, [r3, #28]
 8012850:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8012852:	68fb      	ldr	r3, [r7, #12]
 8012854:	781b      	ldrb	r3, [r3, #0]
 8012856:	2b00      	cmp	r3, #0
 8012858:	d00e      	beq.n	8012878 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 801285a:	68fb      	ldr	r3, [r7, #12]
 801285c:	781b      	ldrb	r3, [r3, #0]
 801285e:	4619      	mov	r1, r3
 8012860:	6878      	ldr	r0, [r7, #4]
 8012862:	f001 fff2 	bl	801484a <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8012866:	68fb      	ldr	r3, [r7, #12]
 8012868:	781b      	ldrb	r3, [r3, #0]
 801286a:	4619      	mov	r1, r3
 801286c:	6878      	ldr	r0, [r7, #4]
 801286e:	f002 f81d 	bl	80148ac <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8012872:	68fb      	ldr	r3, [r7, #12]
 8012874:	2200      	movs	r2, #0
 8012876:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8012878:	68fb      	ldr	r3, [r7, #12]
 801287a:	7b1b      	ldrb	r3, [r3, #12]
 801287c:	2b00      	cmp	r3, #0
 801287e:	d00e      	beq.n	801289e <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8012880:	68fb      	ldr	r3, [r7, #12]
 8012882:	7b1b      	ldrb	r3, [r3, #12]
 8012884:	4619      	mov	r1, r3
 8012886:	6878      	ldr	r0, [r7, #4]
 8012888:	f001 ffdf 	bl	801484a <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 801288c:	68fb      	ldr	r3, [r7, #12]
 801288e:	7b1b      	ldrb	r3, [r3, #12]
 8012890:	4619      	mov	r1, r3
 8012892:	6878      	ldr	r0, [r7, #4]
 8012894:	f002 f80a 	bl	80148ac <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8012898:	68fb      	ldr	r3, [r7, #12]
 801289a:	2200      	movs	r2, #0
 801289c:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 801289e:	68fb      	ldr	r3, [r7, #12]
 80128a0:	7b5b      	ldrb	r3, [r3, #13]
 80128a2:	2b00      	cmp	r3, #0
 80128a4:	d00e      	beq.n	80128c4 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 80128a6:	68fb      	ldr	r3, [r7, #12]
 80128a8:	7b5b      	ldrb	r3, [r3, #13]
 80128aa:	4619      	mov	r1, r3
 80128ac:	6878      	ldr	r0, [r7, #4]
 80128ae:	f001 ffcc 	bl	801484a <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 80128b2:	68fb      	ldr	r3, [r7, #12]
 80128b4:	7b5b      	ldrb	r3, [r3, #13]
 80128b6:	4619      	mov	r1, r3
 80128b8:	6878      	ldr	r0, [r7, #4]
 80128ba:	f001 fff7 	bl	80148ac <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 80128be:	68fb      	ldr	r3, [r7, #12]
 80128c0:	2200      	movs	r2, #0
 80128c2:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 80128c4:	687b      	ldr	r3, [r7, #4]
 80128c6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80128ca:	69db      	ldr	r3, [r3, #28]
 80128cc:	2b00      	cmp	r3, #0
 80128ce:	d00b      	beq.n	80128e8 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 80128d0:	687b      	ldr	r3, [r7, #4]
 80128d2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80128d6:	69db      	ldr	r3, [r3, #28]
 80128d8:	4618      	mov	r0, r3
 80128da:	f004 ff11 	bl	8017700 <free>
    phost->pActiveClass->pData = 0U;
 80128de:	687b      	ldr	r3, [r7, #4]
 80128e0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80128e4:	2200      	movs	r2, #0
 80128e6:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 80128e8:	2300      	movs	r3, #0
}
 80128ea:	4618      	mov	r0, r3
 80128ec:	3710      	adds	r7, #16
 80128ee:	46bd      	mov	sp, r7
 80128f0:	bd80      	pop	{r7, pc}

080128f2 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 80128f2:	b580      	push	{r7, lr}
 80128f4:	b084      	sub	sp, #16
 80128f6:	af00      	add	r7, sp, #0
 80128f8:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80128fa:	687b      	ldr	r3, [r7, #4]
 80128fc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8012900:	69db      	ldr	r3, [r3, #28]
 8012902:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8012904:	68fb      	ldr	r3, [r7, #12]
 8012906:	3340      	adds	r3, #64	@ 0x40
 8012908:	4619      	mov	r1, r3
 801290a:	6878      	ldr	r0, [r7, #4]
 801290c:	f000 f8b1 	bl	8012a72 <GetLineCoding>
 8012910:	4603      	mov	r3, r0
 8012912:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8012914:	7afb      	ldrb	r3, [r7, #11]
 8012916:	2b00      	cmp	r3, #0
 8012918:	d105      	bne.n	8012926 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 801291a:	687b      	ldr	r3, [r7, #4]
 801291c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8012920:	2102      	movs	r1, #2
 8012922:	6878      	ldr	r0, [r7, #4]
 8012924:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8012926:	7afb      	ldrb	r3, [r7, #11]
}
 8012928:	4618      	mov	r0, r3
 801292a:	3710      	adds	r7, #16
 801292c:	46bd      	mov	sp, r7
 801292e:	bd80      	pop	{r7, pc}

08012930 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8012930:	b580      	push	{r7, lr}
 8012932:	b084      	sub	sp, #16
 8012934:	af00      	add	r7, sp, #0
 8012936:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8012938:	2301      	movs	r3, #1
 801293a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 801293c:	2300      	movs	r3, #0
 801293e:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8012940:	687b      	ldr	r3, [r7, #4]
 8012942:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8012946:	69db      	ldr	r3, [r3, #28]
 8012948:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 801294a:	68bb      	ldr	r3, [r7, #8]
 801294c:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8012950:	2b04      	cmp	r3, #4
 8012952:	d877      	bhi.n	8012a44 <USBH_CDC_Process+0x114>
 8012954:	a201      	add	r2, pc, #4	@ (adr r2, 801295c <USBH_CDC_Process+0x2c>)
 8012956:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801295a:	bf00      	nop
 801295c:	08012971 	.word	0x08012971
 8012960:	08012977 	.word	0x08012977
 8012964:	080129a7 	.word	0x080129a7
 8012968:	08012a1b 	.word	0x08012a1b
 801296c:	08012a29 	.word	0x08012a29
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8012970:	2300      	movs	r3, #0
 8012972:	73fb      	strb	r3, [r7, #15]
      break;
 8012974:	e06d      	b.n	8012a52 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8012976:	68bb      	ldr	r3, [r7, #8]
 8012978:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801297a:	4619      	mov	r1, r3
 801297c:	6878      	ldr	r0, [r7, #4]
 801297e:	f000 f897 	bl	8012ab0 <SetLineCoding>
 8012982:	4603      	mov	r3, r0
 8012984:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8012986:	7bbb      	ldrb	r3, [r7, #14]
 8012988:	2b00      	cmp	r3, #0
 801298a:	d104      	bne.n	8012996 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 801298c:	68bb      	ldr	r3, [r7, #8]
 801298e:	2202      	movs	r2, #2
 8012990:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8012994:	e058      	b.n	8012a48 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8012996:	7bbb      	ldrb	r3, [r7, #14]
 8012998:	2b01      	cmp	r3, #1
 801299a:	d055      	beq.n	8012a48 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 801299c:	68bb      	ldr	r3, [r7, #8]
 801299e:	2204      	movs	r2, #4
 80129a0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 80129a4:	e050      	b.n	8012a48 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 80129a6:	68bb      	ldr	r3, [r7, #8]
 80129a8:	3340      	adds	r3, #64	@ 0x40
 80129aa:	4619      	mov	r1, r3
 80129ac:	6878      	ldr	r0, [r7, #4]
 80129ae:	f000 f860 	bl	8012a72 <GetLineCoding>
 80129b2:	4603      	mov	r3, r0
 80129b4:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80129b6:	7bbb      	ldrb	r3, [r7, #14]
 80129b8:	2b00      	cmp	r3, #0
 80129ba:	d126      	bne.n	8012a0a <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 80129bc:	68bb      	ldr	r3, [r7, #8]
 80129be:	2200      	movs	r2, #0
 80129c0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80129c4:	68bb      	ldr	r3, [r7, #8]
 80129c6:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 80129ca:	68bb      	ldr	r3, [r7, #8]
 80129cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80129ce:	791b      	ldrb	r3, [r3, #4]
 80129d0:	429a      	cmp	r2, r3
 80129d2:	d13b      	bne.n	8012a4c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80129d4:	68bb      	ldr	r3, [r7, #8]
 80129d6:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 80129da:	68bb      	ldr	r3, [r7, #8]
 80129dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80129de:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80129e0:	429a      	cmp	r2, r3
 80129e2:	d133      	bne.n	8012a4c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80129e4:	68bb      	ldr	r3, [r7, #8]
 80129e6:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 80129ea:	68bb      	ldr	r3, [r7, #8]
 80129ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80129ee:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80129f0:	429a      	cmp	r2, r3
 80129f2:	d12b      	bne.n	8012a4c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 80129f4:	68bb      	ldr	r3, [r7, #8]
 80129f6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80129f8:	68bb      	ldr	r3, [r7, #8]
 80129fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80129fc:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80129fe:	429a      	cmp	r2, r3
 8012a00:	d124      	bne.n	8012a4c <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8012a02:	6878      	ldr	r0, [r7, #4]
 8012a04:	f000 f96a 	bl	8012cdc <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8012a08:	e020      	b.n	8012a4c <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8012a0a:	7bbb      	ldrb	r3, [r7, #14]
 8012a0c:	2b01      	cmp	r3, #1
 8012a0e:	d01d      	beq.n	8012a4c <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8012a10:	68bb      	ldr	r3, [r7, #8]
 8012a12:	2204      	movs	r2, #4
 8012a14:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8012a18:	e018      	b.n	8012a4c <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8012a1a:	6878      	ldr	r0, [r7, #4]
 8012a1c:	f000 f867 	bl	8012aee <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8012a20:	6878      	ldr	r0, [r7, #4]
 8012a22:	f000 f8e6 	bl	8012bf2 <CDC_ProcessReception>
      break;
 8012a26:	e014      	b.n	8012a52 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8012a28:	2100      	movs	r1, #0
 8012a2a:	6878      	ldr	r0, [r7, #4]
 8012a2c:	f001 f8ff 	bl	8013c2e <USBH_ClrFeature>
 8012a30:	4603      	mov	r3, r0
 8012a32:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8012a34:	7bbb      	ldrb	r3, [r7, #14]
 8012a36:	2b00      	cmp	r3, #0
 8012a38:	d10a      	bne.n	8012a50 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8012a3a:	68bb      	ldr	r3, [r7, #8]
 8012a3c:	2200      	movs	r2, #0
 8012a3e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 8012a42:	e005      	b.n	8012a50 <USBH_CDC_Process+0x120>

    default:
      break;
 8012a44:	bf00      	nop
 8012a46:	e004      	b.n	8012a52 <USBH_CDC_Process+0x122>
      break;
 8012a48:	bf00      	nop
 8012a4a:	e002      	b.n	8012a52 <USBH_CDC_Process+0x122>
      break;
 8012a4c:	bf00      	nop
 8012a4e:	e000      	b.n	8012a52 <USBH_CDC_Process+0x122>
      break;
 8012a50:	bf00      	nop

  }

  return status;
 8012a52:	7bfb      	ldrb	r3, [r7, #15]
}
 8012a54:	4618      	mov	r0, r3
 8012a56:	3710      	adds	r7, #16
 8012a58:	46bd      	mov	sp, r7
 8012a5a:	bd80      	pop	{r7, pc}

08012a5c <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8012a5c:	b480      	push	{r7}
 8012a5e:	b083      	sub	sp, #12
 8012a60:	af00      	add	r7, sp, #0
 8012a62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8012a64:	2300      	movs	r3, #0
}
 8012a66:	4618      	mov	r0, r3
 8012a68:	370c      	adds	r7, #12
 8012a6a:	46bd      	mov	sp, r7
 8012a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a70:	4770      	bx	lr

08012a72 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8012a72:	b580      	push	{r7, lr}
 8012a74:	b082      	sub	sp, #8
 8012a76:	af00      	add	r7, sp, #0
 8012a78:	6078      	str	r0, [r7, #4]
 8012a7a:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8012a7c:	687b      	ldr	r3, [r7, #4]
 8012a7e:	22a1      	movs	r2, #161	@ 0xa1
 8012a80:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8012a82:	687b      	ldr	r3, [r7, #4]
 8012a84:	2221      	movs	r2, #33	@ 0x21
 8012a86:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8012a88:	687b      	ldr	r3, [r7, #4]
 8012a8a:	2200      	movs	r2, #0
 8012a8c:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8012a8e:	687b      	ldr	r3, [r7, #4]
 8012a90:	2200      	movs	r2, #0
 8012a92:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8012a94:	687b      	ldr	r3, [r7, #4]
 8012a96:	2207      	movs	r2, #7
 8012a98:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8012a9a:	683b      	ldr	r3, [r7, #0]
 8012a9c:	2207      	movs	r2, #7
 8012a9e:	4619      	mov	r1, r3
 8012aa0:	6878      	ldr	r0, [r7, #4]
 8012aa2:	f001 fbf9 	bl	8014298 <USBH_CtlReq>
 8012aa6:	4603      	mov	r3, r0
}
 8012aa8:	4618      	mov	r0, r3
 8012aaa:	3708      	adds	r7, #8
 8012aac:	46bd      	mov	sp, r7
 8012aae:	bd80      	pop	{r7, pc}

08012ab0 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8012ab0:	b580      	push	{r7, lr}
 8012ab2:	b082      	sub	sp, #8
 8012ab4:	af00      	add	r7, sp, #0
 8012ab6:	6078      	str	r0, [r7, #4]
 8012ab8:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8012aba:	687b      	ldr	r3, [r7, #4]
 8012abc:	2221      	movs	r2, #33	@ 0x21
 8012abe:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8012ac0:	687b      	ldr	r3, [r7, #4]
 8012ac2:	2220      	movs	r2, #32
 8012ac4:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8012ac6:	687b      	ldr	r3, [r7, #4]
 8012ac8:	2200      	movs	r2, #0
 8012aca:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8012acc:	687b      	ldr	r3, [r7, #4]
 8012ace:	2200      	movs	r2, #0
 8012ad0:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8012ad2:	687b      	ldr	r3, [r7, #4]
 8012ad4:	2207      	movs	r2, #7
 8012ad6:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8012ad8:	683b      	ldr	r3, [r7, #0]
 8012ada:	2207      	movs	r2, #7
 8012adc:	4619      	mov	r1, r3
 8012ade:	6878      	ldr	r0, [r7, #4]
 8012ae0:	f001 fbda 	bl	8014298 <USBH_CtlReq>
 8012ae4:	4603      	mov	r3, r0
}
 8012ae6:	4618      	mov	r0, r3
 8012ae8:	3708      	adds	r7, #8
 8012aea:	46bd      	mov	sp, r7
 8012aec:	bd80      	pop	{r7, pc}

08012aee <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8012aee:	b580      	push	{r7, lr}
 8012af0:	b086      	sub	sp, #24
 8012af2:	af02      	add	r7, sp, #8
 8012af4:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8012af6:	687b      	ldr	r3, [r7, #4]
 8012af8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8012afc:	69db      	ldr	r3, [r3, #28]
 8012afe:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8012b00:	2300      	movs	r3, #0
 8012b02:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8012b04:	68fb      	ldr	r3, [r7, #12]
 8012b06:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8012b0a:	2b01      	cmp	r3, #1
 8012b0c:	d002      	beq.n	8012b14 <CDC_ProcessTransmission+0x26>
 8012b0e:	2b02      	cmp	r3, #2
 8012b10:	d023      	beq.n	8012b5a <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8012b12:	e06a      	b.n	8012bea <CDC_ProcessTransmission+0xfc>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8012b14:	68fb      	ldr	r3, [r7, #12]
 8012b16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012b18:	68fa      	ldr	r2, [r7, #12]
 8012b1a:	8b12      	ldrh	r2, [r2, #24]
 8012b1c:	4293      	cmp	r3, r2
 8012b1e:	d90b      	bls.n	8012b38 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8012b20:	68fb      	ldr	r3, [r7, #12]
 8012b22:	69d9      	ldr	r1, [r3, #28]
 8012b24:	68fb      	ldr	r3, [r7, #12]
 8012b26:	8b1a      	ldrh	r2, [r3, #24]
 8012b28:	68fb      	ldr	r3, [r7, #12]
 8012b2a:	7b5b      	ldrb	r3, [r3, #13]
 8012b2c:	2001      	movs	r0, #1
 8012b2e:	9000      	str	r0, [sp, #0]
 8012b30:	6878      	ldr	r0, [r7, #4]
 8012b32:	f001 fe28 	bl	8014786 <USBH_BulkSendData>
 8012b36:	e00b      	b.n	8012b50 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8012b38:	68fb      	ldr	r3, [r7, #12]
 8012b3a:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8012b3c:	68fb      	ldr	r3, [r7, #12]
 8012b3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 8012b40:	b29a      	uxth	r2, r3
 8012b42:	68fb      	ldr	r3, [r7, #12]
 8012b44:	7b5b      	ldrb	r3, [r3, #13]
 8012b46:	2001      	movs	r0, #1
 8012b48:	9000      	str	r0, [sp, #0]
 8012b4a:	6878      	ldr	r0, [r7, #4]
 8012b4c:	f001 fe1b 	bl	8014786 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8012b50:	68fb      	ldr	r3, [r7, #12]
 8012b52:	2202      	movs	r2, #2
 8012b54:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8012b58:	e047      	b.n	8012bea <CDC_ProcessTransmission+0xfc>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8012b5a:	68fb      	ldr	r3, [r7, #12]
 8012b5c:	7b5b      	ldrb	r3, [r3, #13]
 8012b5e:	4619      	mov	r1, r3
 8012b60:	6878      	ldr	r0, [r7, #4]
 8012b62:	f004 fd15 	bl	8017590 <USBH_LL_GetURBState>
 8012b66:	4603      	mov	r3, r0
 8012b68:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8012b6a:	7afb      	ldrb	r3, [r7, #11]
 8012b6c:	2b01      	cmp	r3, #1
 8012b6e:	d12e      	bne.n	8012bce <CDC_ProcessTransmission+0xe0>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8012b70:	68fb      	ldr	r3, [r7, #12]
 8012b72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012b74:	68fa      	ldr	r2, [r7, #12]
 8012b76:	8b12      	ldrh	r2, [r2, #24]
 8012b78:	4293      	cmp	r3, r2
 8012b7a:	d90e      	bls.n	8012b9a <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8012b7c:	68fb      	ldr	r3, [r7, #12]
 8012b7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012b80:	68fa      	ldr	r2, [r7, #12]
 8012b82:	8b12      	ldrh	r2, [r2, #24]
 8012b84:	1a9a      	subs	r2, r3, r2
 8012b86:	68fb      	ldr	r3, [r7, #12]
 8012b88:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8012b8a:	68fb      	ldr	r3, [r7, #12]
 8012b8c:	69db      	ldr	r3, [r3, #28]
 8012b8e:	68fa      	ldr	r2, [r7, #12]
 8012b90:	8b12      	ldrh	r2, [r2, #24]
 8012b92:	441a      	add	r2, r3
 8012b94:	68fb      	ldr	r3, [r7, #12]
 8012b96:	61da      	str	r2, [r3, #28]
 8012b98:	e002      	b.n	8012ba0 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8012b9a:	68fb      	ldr	r3, [r7, #12]
 8012b9c:	2200      	movs	r2, #0
 8012b9e:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8012ba0:	68fb      	ldr	r3, [r7, #12]
 8012ba2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012ba4:	2b00      	cmp	r3, #0
 8012ba6:	d004      	beq.n	8012bb2 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8012ba8:	68fb      	ldr	r3, [r7, #12]
 8012baa:	2201      	movs	r2, #1
 8012bac:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
 8012bb0:	e006      	b.n	8012bc0 <CDC_ProcessTransmission+0xd2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8012bb2:	68fb      	ldr	r3, [r7, #12]
 8012bb4:	2200      	movs	r2, #0
 8012bb6:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 8012bba:	6878      	ldr	r0, [r7, #4]
 8012bbc:	f000 f87a 	bl	8012cb4 <USBH_CDC_TransmitCallback>
        USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 8012bc0:	2300      	movs	r3, #0
 8012bc2:	2200      	movs	r2, #0
 8012bc4:	2104      	movs	r1, #4
 8012bc6:	6878      	ldr	r0, [r7, #4]
 8012bc8:	f000 febc 	bl	8013944 <USBH_OS_PutMessage>
      break;
 8012bcc:	e00c      	b.n	8012be8 <CDC_ProcessTransmission+0xfa>
        if (URB_Status == USBH_URB_NOTREADY)
 8012bce:	7afb      	ldrb	r3, [r7, #11]
 8012bd0:	2b02      	cmp	r3, #2
 8012bd2:	d109      	bne.n	8012be8 <CDC_ProcessTransmission+0xfa>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8012bd4:	68fb      	ldr	r3, [r7, #12]
 8012bd6:	2201      	movs	r2, #1
 8012bd8:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 8012bdc:	2300      	movs	r3, #0
 8012bde:	2200      	movs	r2, #0
 8012be0:	2104      	movs	r1, #4
 8012be2:	6878      	ldr	r0, [r7, #4]
 8012be4:	f000 feae 	bl	8013944 <USBH_OS_PutMessage>
      break;
 8012be8:	bf00      	nop
  }
}
 8012bea:	bf00      	nop
 8012bec:	3710      	adds	r7, #16
 8012bee:	46bd      	mov	sp, r7
 8012bf0:	bd80      	pop	{r7, pc}

08012bf2 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8012bf2:	b580      	push	{r7, lr}
 8012bf4:	b086      	sub	sp, #24
 8012bf6:	af00      	add	r7, sp, #0
 8012bf8:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8012bfa:	687b      	ldr	r3, [r7, #4]
 8012bfc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8012c00:	69db      	ldr	r3, [r3, #28]
 8012c02:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8012c04:	2300      	movs	r3, #0
 8012c06:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8012c08:	697b      	ldr	r3, [r7, #20]
 8012c0a:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8012c0e:	2b03      	cmp	r3, #3
 8012c10:	d002      	beq.n	8012c18 <CDC_ProcessReception+0x26>
 8012c12:	2b04      	cmp	r3, #4
 8012c14:	d00e      	beq.n	8012c34 <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 8012c16:	e049      	b.n	8012cac <CDC_ProcessReception+0xba>
      (void)USBH_BulkReceiveData(phost,
 8012c18:	697b      	ldr	r3, [r7, #20]
 8012c1a:	6a19      	ldr	r1, [r3, #32]
 8012c1c:	697b      	ldr	r3, [r7, #20]
 8012c1e:	8b5a      	ldrh	r2, [r3, #26]
 8012c20:	697b      	ldr	r3, [r7, #20]
 8012c22:	7b1b      	ldrb	r3, [r3, #12]
 8012c24:	6878      	ldr	r0, [r7, #4]
 8012c26:	f001 fdd3 	bl	80147d0 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8012c2a:	697b      	ldr	r3, [r7, #20]
 8012c2c:	2204      	movs	r2, #4
 8012c2e:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8012c32:	e03b      	b.n	8012cac <CDC_ProcessReception+0xba>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8012c34:	697b      	ldr	r3, [r7, #20]
 8012c36:	7b1b      	ldrb	r3, [r3, #12]
 8012c38:	4619      	mov	r1, r3
 8012c3a:	6878      	ldr	r0, [r7, #4]
 8012c3c:	f004 fca8 	bl	8017590 <USBH_LL_GetURBState>
 8012c40:	4603      	mov	r3, r0
 8012c42:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8012c44:	7cfb      	ldrb	r3, [r7, #19]
 8012c46:	2b01      	cmp	r3, #1
 8012c48:	d12f      	bne.n	8012caa <CDC_ProcessReception+0xb8>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8012c4a:	697b      	ldr	r3, [r7, #20]
 8012c4c:	7b1b      	ldrb	r3, [r3, #12]
 8012c4e:	4619      	mov	r1, r3
 8012c50:	6878      	ldr	r0, [r7, #4]
 8012c52:	f004 fc1d 	bl	8017490 <USBH_LL_GetLastXferSize>
 8012c56:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 8012c58:	697b      	ldr	r3, [r7, #20]
 8012c5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012c5c:	68fa      	ldr	r2, [r7, #12]
 8012c5e:	429a      	cmp	r2, r3
 8012c60:	d016      	beq.n	8012c90 <CDC_ProcessReception+0x9e>
 8012c62:	697b      	ldr	r3, [r7, #20]
 8012c64:	8b5b      	ldrh	r3, [r3, #26]
 8012c66:	461a      	mov	r2, r3
 8012c68:	68fb      	ldr	r3, [r7, #12]
 8012c6a:	4293      	cmp	r3, r2
 8012c6c:	d110      	bne.n	8012c90 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 8012c6e:	697b      	ldr	r3, [r7, #20]
 8012c70:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8012c72:	68fb      	ldr	r3, [r7, #12]
 8012c74:	1ad2      	subs	r2, r2, r3
 8012c76:	697b      	ldr	r3, [r7, #20]
 8012c78:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 8012c7a:	697b      	ldr	r3, [r7, #20]
 8012c7c:	6a1a      	ldr	r2, [r3, #32]
 8012c7e:	68fb      	ldr	r3, [r7, #12]
 8012c80:	441a      	add	r2, r3
 8012c82:	697b      	ldr	r3, [r7, #20]
 8012c84:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8012c86:	697b      	ldr	r3, [r7, #20]
 8012c88:	2203      	movs	r2, #3
 8012c8a:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
 8012c8e:	e006      	b.n	8012c9e <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8012c90:	697b      	ldr	r3, [r7, #20]
 8012c92:	2200      	movs	r2, #0
 8012c94:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8012c98:	6878      	ldr	r0, [r7, #4]
 8012c9a:	f000 f815 	bl	8012cc8 <USBH_CDC_ReceiveCallback>
        USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 8012c9e:	2300      	movs	r3, #0
 8012ca0:	2200      	movs	r2, #0
 8012ca2:	2104      	movs	r1, #4
 8012ca4:	6878      	ldr	r0, [r7, #4]
 8012ca6:	f000 fe4d 	bl	8013944 <USBH_OS_PutMessage>
      break;
 8012caa:	bf00      	nop
  }
}
 8012cac:	bf00      	nop
 8012cae:	3718      	adds	r7, #24
 8012cb0:	46bd      	mov	sp, r7
 8012cb2:	bd80      	pop	{r7, pc}

08012cb4 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8012cb4:	b480      	push	{r7}
 8012cb6:	b083      	sub	sp, #12
 8012cb8:	af00      	add	r7, sp, #0
 8012cba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8012cbc:	bf00      	nop
 8012cbe:	370c      	adds	r7, #12
 8012cc0:	46bd      	mov	sp, r7
 8012cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cc6:	4770      	bx	lr

08012cc8 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8012cc8:	b480      	push	{r7}
 8012cca:	b083      	sub	sp, #12
 8012ccc:	af00      	add	r7, sp, #0
 8012cce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8012cd0:	bf00      	nop
 8012cd2:	370c      	adds	r7, #12
 8012cd4:	46bd      	mov	sp, r7
 8012cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cda:	4770      	bx	lr

08012cdc <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8012cdc:	b480      	push	{r7}
 8012cde:	b083      	sub	sp, #12
 8012ce0:	af00      	add	r7, sp, #0
 8012ce2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8012ce4:	bf00      	nop
 8012ce6:	370c      	adds	r7, #12
 8012ce8:	46bd      	mov	sp, r7
 8012cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cee:	4770      	bx	lr

08012cf0 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8012cf0:	b5b0      	push	{r4, r5, r7, lr}
 8012cf2:	b090      	sub	sp, #64	@ 0x40
 8012cf4:	af00      	add	r7, sp, #0
 8012cf6:	60f8      	str	r0, [r7, #12]
 8012cf8:	60b9      	str	r1, [r7, #8]
 8012cfa:	4613      	mov	r3, r2
 8012cfc:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8012cfe:	68fb      	ldr	r3, [r7, #12]
 8012d00:	2b00      	cmp	r3, #0
 8012d02:	d101      	bne.n	8012d08 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8012d04:	2302      	movs	r3, #2
 8012d06:	e04d      	b.n	8012da4 <USBH_Init+0xb4>
  }

  /* Set DRiver ID */
  phost->id = id;
 8012d08:	68fb      	ldr	r3, [r7, #12]
 8012d0a:	79fa      	ldrb	r2, [r7, #7]
 8012d0c:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8012d10:	68fb      	ldr	r3, [r7, #12]
 8012d12:	2200      	movs	r2, #0
 8012d14:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 8012d18:	68fb      	ldr	r3, [r7, #12]
 8012d1a:	2200      	movs	r2, #0
 8012d1c:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8012d20:	68f8      	ldr	r0, [r7, #12]
 8012d22:	f000 f847 	bl	8012db4 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8012d26:	68fb      	ldr	r3, [r7, #12]
 8012d28:	2200      	movs	r2, #0
 8012d2a:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 8012d2e:	68fb      	ldr	r3, [r7, #12]
 8012d30:	2200      	movs	r2, #0
 8012d32:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8012d36:	68fb      	ldr	r3, [r7, #12]
 8012d38:	2200      	movs	r2, #0
 8012d3a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8012d3e:	68fb      	ldr	r3, [r7, #12]
 8012d40:	2200      	movs	r2, #0
 8012d42:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8012d46:	68bb      	ldr	r3, [r7, #8]
 8012d48:	2b00      	cmp	r3, #0
 8012d4a:	d003      	beq.n	8012d54 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8012d4c:	68fb      	ldr	r3, [r7, #12]
 8012d4e:	68ba      	ldr	r2, [r7, #8]
 8012d50:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#if (USBH_USE_OS == 1U)
#if (osCMSIS < 0x20000U)

  /* Create USB Host Queue */
  osMessageQDef(USBH_Queue, MSGQUEUE_OBJECTS, uint16_t);
 8012d54:	4b15      	ldr	r3, [pc, #84]	@ (8012dac <USBH_Init+0xbc>)
 8012d56:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 8012d5a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8012d5c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  phost->os_event = osMessageCreate(osMessageQ(USBH_Queue), NULL);
 8012d60:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8012d64:	2100      	movs	r1, #0
 8012d66:	4618      	mov	r0, r3
 8012d68:	f001 feea 	bl	8014b40 <osMessageCreate>
 8012d6c:	4602      	mov	r2, r0
 8012d6e:	68fb      	ldr	r3, [r7, #12]
 8012d70:	f8c3 23d8 	str.w	r2, [r3, #984]	@ 0x3d8

  /* Create USB Host Task */
#if defined (USBH_PROCESS_STACK_SIZE)
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0U, USBH_PROCESS_STACK_SIZE);
 8012d74:	4b0e      	ldr	r3, [pc, #56]	@ (8012db0 <USBH_Init+0xc0>)
 8012d76:	f107 0414 	add.w	r4, r7, #20
 8012d7a:	461d      	mov	r5, r3
 8012d7c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8012d7e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8012d80:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8012d84:	e884 0007 	stmia.w	r4, {r0, r1, r2}
#else
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0U, 8U * configMINIMAL_STACK_SIZE);
#endif /* defined (USBH_PROCESS_STACK_SIZE) */

  phost->thread = osThreadCreate(osThread(USBH_Thread), phost);
 8012d88:	f107 0314 	add.w	r3, r7, #20
 8012d8c:	68f9      	ldr	r1, [r7, #12]
 8012d8e:	4618      	mov	r0, r3
 8012d90:	f001 fe76 	bl	8014a80 <osThreadCreate>
 8012d94:	4602      	mov	r2, r0
 8012d96:	68fb      	ldr	r3, [r7, #12]
 8012d98:	f8c3 23dc 	str.w	r2, [r3, #988]	@ 0x3dc

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8012d9c:	68f8      	ldr	r0, [r7, #12]
 8012d9e:	f004 fac3 	bl	8017328 <USBH_LL_Init>

  return USBH_OK;
 8012da2:	2300      	movs	r3, #0
}
 8012da4:	4618      	mov	r0, r3
 8012da6:	3740      	adds	r7, #64	@ 0x40
 8012da8:	46bd      	mov	sp, r7
 8012daa:	bdb0      	pop	{r4, r5, r7, pc}
 8012dac:	080179f8 	.word	0x080179f8
 8012db0:	08017a14 	.word	0x08017a14

08012db4 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8012db4:	b580      	push	{r7, lr}
 8012db6:	b084      	sub	sp, #16
 8012db8:	af00      	add	r7, sp, #0
 8012dba:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8012dbc:	2300      	movs	r3, #0
 8012dbe:	60fb      	str	r3, [r7, #12]
 8012dc0:	e009      	b.n	8012dd6 <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 8012dc2:	687a      	ldr	r2, [r7, #4]
 8012dc4:	68fb      	ldr	r3, [r7, #12]
 8012dc6:	33e0      	adds	r3, #224	@ 0xe0
 8012dc8:	009b      	lsls	r3, r3, #2
 8012dca:	4413      	add	r3, r2
 8012dcc:	2200      	movs	r2, #0
 8012dce:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8012dd0:	68fb      	ldr	r3, [r7, #12]
 8012dd2:	3301      	adds	r3, #1
 8012dd4:	60fb      	str	r3, [r7, #12]
 8012dd6:	68fb      	ldr	r3, [r7, #12]
 8012dd8:	2b0f      	cmp	r3, #15
 8012dda:	d9f2      	bls.n	8012dc2 <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8012ddc:	2300      	movs	r3, #0
 8012dde:	60fb      	str	r3, [r7, #12]
 8012de0:	e009      	b.n	8012df6 <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 8012de2:	687a      	ldr	r2, [r7, #4]
 8012de4:	68fb      	ldr	r3, [r7, #12]
 8012de6:	4413      	add	r3, r2
 8012de8:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8012dec:	2200      	movs	r2, #0
 8012dee:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8012df0:	68fb      	ldr	r3, [r7, #12]
 8012df2:	3301      	adds	r3, #1
 8012df4:	60fb      	str	r3, [r7, #12]
 8012df6:	68fb      	ldr	r3, [r7, #12]
 8012df8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012dfc:	d3f1      	bcc.n	8012de2 <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 8012dfe:	687b      	ldr	r3, [r7, #4]
 8012e00:	2200      	movs	r2, #0
 8012e02:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8012e04:	687b      	ldr	r3, [r7, #4]
 8012e06:	2200      	movs	r2, #0
 8012e08:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8012e0a:	687b      	ldr	r3, [r7, #4]
 8012e0c:	2201      	movs	r2, #1
 8012e0e:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8012e10:	687b      	ldr	r3, [r7, #4]
 8012e12:	2200      	movs	r2, #0
 8012e14:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8012e18:	687b      	ldr	r3, [r7, #4]
 8012e1a:	2201      	movs	r2, #1
 8012e1c:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8012e1e:	687b      	ldr	r3, [r7, #4]
 8012e20:	2240      	movs	r2, #64	@ 0x40
 8012e22:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8012e24:	687b      	ldr	r3, [r7, #4]
 8012e26:	2200      	movs	r2, #0
 8012e28:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8012e2a:	687b      	ldr	r3, [r7, #4]
 8012e2c:	2200      	movs	r2, #0
 8012e2e:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8012e32:	687b      	ldr	r3, [r7, #4]
 8012e34:	2201      	movs	r2, #1
 8012e36:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 8012e3a:	687b      	ldr	r3, [r7, #4]
 8012e3c:	2200      	movs	r2, #0
 8012e3e:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8012e42:	687b      	ldr	r3, [r7, #4]
 8012e44:	2200      	movs	r2, #0
 8012e46:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 8012e4a:	687b      	ldr	r3, [r7, #4]
 8012e4c:	331c      	adds	r3, #28
 8012e4e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8012e52:	2100      	movs	r1, #0
 8012e54:	4618      	mov	r0, r3
 8012e56:	f004 fd09 	bl	801786c <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8012e5a:	687b      	ldr	r3, [r7, #4]
 8012e5c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8012e60:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012e64:	2100      	movs	r1, #0
 8012e66:	4618      	mov	r0, r3
 8012e68:	f004 fd00 	bl	801786c <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8012e6c:	687b      	ldr	r3, [r7, #4]
 8012e6e:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8012e72:	2212      	movs	r2, #18
 8012e74:	2100      	movs	r1, #0
 8012e76:	4618      	mov	r0, r3
 8012e78:	f004 fcf8 	bl	801786c <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8012e7c:	687b      	ldr	r3, [r7, #4]
 8012e7e:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8012e82:	223e      	movs	r2, #62	@ 0x3e
 8012e84:	2100      	movs	r1, #0
 8012e86:	4618      	mov	r0, r3
 8012e88:	f004 fcf0 	bl	801786c <memset>

  return USBH_OK;
 8012e8c:	2300      	movs	r3, #0
}
 8012e8e:	4618      	mov	r0, r3
 8012e90:	3710      	adds	r7, #16
 8012e92:	46bd      	mov	sp, r7
 8012e94:	bd80      	pop	{r7, pc}

08012e96 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8012e96:	b480      	push	{r7}
 8012e98:	b085      	sub	sp, #20
 8012e9a:	af00      	add	r7, sp, #0
 8012e9c:	6078      	str	r0, [r7, #4]
 8012e9e:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8012ea0:	2300      	movs	r3, #0
 8012ea2:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8012ea4:	683b      	ldr	r3, [r7, #0]
 8012ea6:	2b00      	cmp	r3, #0
 8012ea8:	d016      	beq.n	8012ed8 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8012eaa:	687b      	ldr	r3, [r7, #4]
 8012eac:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8012eb0:	2b00      	cmp	r3, #0
 8012eb2:	d10e      	bne.n	8012ed2 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8012eb4:	687b      	ldr	r3, [r7, #4]
 8012eb6:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8012eba:	1c59      	adds	r1, r3, #1
 8012ebc:	687a      	ldr	r2, [r7, #4]
 8012ebe:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 8012ec2:	687a      	ldr	r2, [r7, #4]
 8012ec4:	33de      	adds	r3, #222	@ 0xde
 8012ec6:	6839      	ldr	r1, [r7, #0]
 8012ec8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8012ecc:	2300      	movs	r3, #0
 8012ece:	73fb      	strb	r3, [r7, #15]
 8012ed0:	e004      	b.n	8012edc <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8012ed2:	2302      	movs	r3, #2
 8012ed4:	73fb      	strb	r3, [r7, #15]
 8012ed6:	e001      	b.n	8012edc <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8012ed8:	2302      	movs	r3, #2
 8012eda:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8012edc:	7bfb      	ldrb	r3, [r7, #15]
}
 8012ede:	4618      	mov	r0, r3
 8012ee0:	3714      	adds	r7, #20
 8012ee2:	46bd      	mov	sp, r7
 8012ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ee8:	4770      	bx	lr

08012eea <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8012eea:	b480      	push	{r7}
 8012eec:	b085      	sub	sp, #20
 8012eee:	af00      	add	r7, sp, #0
 8012ef0:	6078      	str	r0, [r7, #4]
 8012ef2:	460b      	mov	r3, r1
 8012ef4:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8012ef6:	2300      	movs	r3, #0
 8012ef8:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8012efa:	687b      	ldr	r3, [r7, #4]
 8012efc:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8012f00:	78fa      	ldrb	r2, [r7, #3]
 8012f02:	429a      	cmp	r2, r3
 8012f04:	d204      	bcs.n	8012f10 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8012f06:	687b      	ldr	r3, [r7, #4]
 8012f08:	78fa      	ldrb	r2, [r7, #3]
 8012f0a:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 8012f0e:	e001      	b.n	8012f14 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8012f10:	2302      	movs	r3, #2
 8012f12:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8012f14:	7bfb      	ldrb	r3, [r7, #15]
}
 8012f16:	4618      	mov	r0, r3
 8012f18:	3714      	adds	r7, #20
 8012f1a:	46bd      	mov	sp, r7
 8012f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f20:	4770      	bx	lr

08012f22 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8012f22:	b480      	push	{r7}
 8012f24:	b087      	sub	sp, #28
 8012f26:	af00      	add	r7, sp, #0
 8012f28:	6078      	str	r0, [r7, #4]
 8012f2a:	4608      	mov	r0, r1
 8012f2c:	4611      	mov	r1, r2
 8012f2e:	461a      	mov	r2, r3
 8012f30:	4603      	mov	r3, r0
 8012f32:	70fb      	strb	r3, [r7, #3]
 8012f34:	460b      	mov	r3, r1
 8012f36:	70bb      	strb	r3, [r7, #2]
 8012f38:	4613      	mov	r3, r2
 8012f3a:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8012f3c:	2300      	movs	r3, #0
 8012f3e:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8012f40:	2300      	movs	r3, #0
 8012f42:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8012f44:	687b      	ldr	r3, [r7, #4]
 8012f46:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8012f4a:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8012f4c:	e025      	b.n	8012f9a <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8012f4e:	7dfb      	ldrb	r3, [r7, #23]
 8012f50:	221a      	movs	r2, #26
 8012f52:	fb02 f303 	mul.w	r3, r2, r3
 8012f56:	3308      	adds	r3, #8
 8012f58:	68fa      	ldr	r2, [r7, #12]
 8012f5a:	4413      	add	r3, r2
 8012f5c:	3302      	adds	r3, #2
 8012f5e:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8012f60:	693b      	ldr	r3, [r7, #16]
 8012f62:	795b      	ldrb	r3, [r3, #5]
 8012f64:	78fa      	ldrb	r2, [r7, #3]
 8012f66:	429a      	cmp	r2, r3
 8012f68:	d002      	beq.n	8012f70 <USBH_FindInterface+0x4e>
 8012f6a:	78fb      	ldrb	r3, [r7, #3]
 8012f6c:	2bff      	cmp	r3, #255	@ 0xff
 8012f6e:	d111      	bne.n	8012f94 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8012f70:	693b      	ldr	r3, [r7, #16]
 8012f72:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8012f74:	78ba      	ldrb	r2, [r7, #2]
 8012f76:	429a      	cmp	r2, r3
 8012f78:	d002      	beq.n	8012f80 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8012f7a:	78bb      	ldrb	r3, [r7, #2]
 8012f7c:	2bff      	cmp	r3, #255	@ 0xff
 8012f7e:	d109      	bne.n	8012f94 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8012f80:	693b      	ldr	r3, [r7, #16]
 8012f82:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8012f84:	787a      	ldrb	r2, [r7, #1]
 8012f86:	429a      	cmp	r2, r3
 8012f88:	d002      	beq.n	8012f90 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8012f8a:	787b      	ldrb	r3, [r7, #1]
 8012f8c:	2bff      	cmp	r3, #255	@ 0xff
 8012f8e:	d101      	bne.n	8012f94 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8012f90:	7dfb      	ldrb	r3, [r7, #23]
 8012f92:	e006      	b.n	8012fa2 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8012f94:	7dfb      	ldrb	r3, [r7, #23]
 8012f96:	3301      	adds	r3, #1
 8012f98:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8012f9a:	7dfb      	ldrb	r3, [r7, #23]
 8012f9c:	2b01      	cmp	r3, #1
 8012f9e:	d9d6      	bls.n	8012f4e <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8012fa0:	23ff      	movs	r3, #255	@ 0xff
}
 8012fa2:	4618      	mov	r0, r3
 8012fa4:	371c      	adds	r7, #28
 8012fa6:	46bd      	mov	sp, r7
 8012fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fac:	4770      	bx	lr

08012fae <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8012fae:	b580      	push	{r7, lr}
 8012fb0:	b082      	sub	sp, #8
 8012fb2:	af00      	add	r7, sp, #0
 8012fb4:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8012fb6:	6878      	ldr	r0, [r7, #4]
 8012fb8:	f004 f9f2 	bl	80173a0 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8012fbc:	2101      	movs	r1, #1
 8012fbe:	6878      	ldr	r0, [r7, #4]
 8012fc0:	f004 faf9 	bl	80175b6 <USBH_LL_DriverVBUS>

  return USBH_OK;
 8012fc4:	2300      	movs	r3, #0
}
 8012fc6:	4618      	mov	r0, r3
 8012fc8:	3708      	adds	r7, #8
 8012fca:	46bd      	mov	sp, r7
 8012fcc:	bd80      	pop	{r7, pc}
	...

08012fd0 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8012fd0:	b580      	push	{r7, lr}
 8012fd2:	b088      	sub	sp, #32
 8012fd4:	af04      	add	r7, sp, #16
 8012fd6:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8012fd8:	2302      	movs	r3, #2
 8012fda:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8012fdc:	2300      	movs	r3, #0
 8012fde:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8012fe0:	687b      	ldr	r3, [r7, #4]
 8012fe2:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 8012fe6:	b2db      	uxtb	r3, r3
 8012fe8:	2b01      	cmp	r3, #1
 8012fea:	d102      	bne.n	8012ff2 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8012fec:	687b      	ldr	r3, [r7, #4]
 8012fee:	2203      	movs	r2, #3
 8012ff0:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8012ff2:	687b      	ldr	r3, [r7, #4]
 8012ff4:	781b      	ldrb	r3, [r3, #0]
 8012ff6:	b2db      	uxtb	r3, r3
 8012ff8:	2b0b      	cmp	r3, #11
 8012ffa:	f200 81f5 	bhi.w	80133e8 <USBH_Process+0x418>
 8012ffe:	a201      	add	r2, pc, #4	@ (adr r2, 8013004 <USBH_Process+0x34>)
 8013000:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013004:	08013035 	.word	0x08013035
 8013008:	08013073 	.word	0x08013073
 801300c:	080130e9 	.word	0x080130e9
 8013010:	08013377 	.word	0x08013377
 8013014:	080133e9 	.word	0x080133e9
 8013018:	08013195 	.word	0x08013195
 801301c:	08013311 	.word	0x08013311
 8013020:	080131d7 	.word	0x080131d7
 8013024:	08013203 	.word	0x08013203
 8013028:	0801322b 	.word	0x0801322b
 801302c:	08013279 	.word	0x08013279
 8013030:	0801335f 	.word	0x0801335f
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8013034:	687b      	ldr	r3, [r7, #4]
 8013036:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 801303a:	b2db      	uxtb	r3, r3
 801303c:	2b00      	cmp	r3, #0
 801303e:	f000 81d5 	beq.w	80133ec <USBH_Process+0x41c>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8013042:	687b      	ldr	r3, [r7, #4]
 8013044:	2201      	movs	r2, #1
 8013046:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8013048:	20c8      	movs	r0, #200	@ 0xc8
 801304a:	f004 fafe 	bl	801764a <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 801304e:	6878      	ldr	r0, [r7, #4]
 8013050:	f004 fa03 	bl	801745a <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8013054:	687b      	ldr	r3, [r7, #4]
 8013056:	2200      	movs	r2, #0
 8013058:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 801305c:	687b      	ldr	r3, [r7, #4]
 801305e:	2200      	movs	r2, #0
 8013060:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8013064:	2300      	movs	r3, #0
 8013066:	2200      	movs	r2, #0
 8013068:	2101      	movs	r1, #1
 801306a:	6878      	ldr	r0, [r7, #4]
 801306c:	f000 fc6a 	bl	8013944 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8013070:	e1bc      	b.n	80133ec <USBH_Process+0x41c>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8013072:	687b      	ldr	r3, [r7, #4]
 8013074:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8013078:	b2db      	uxtb	r3, r3
 801307a:	2b01      	cmp	r3, #1
 801307c:	d107      	bne.n	801308e <USBH_Process+0xbe>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 801307e:	687b      	ldr	r3, [r7, #4]
 8013080:	2200      	movs	r2, #0
 8013082:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8013086:	687b      	ldr	r3, [r7, #4]
 8013088:	2202      	movs	r2, #2
 801308a:	701a      	strb	r2, [r3, #0]
 801308c:	e025      	b.n	80130da <USBH_Process+0x10a>
      }
      else
      {
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 801308e:	687b      	ldr	r3, [r7, #4]
 8013090:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8013094:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8013098:	d914      	bls.n	80130c4 <USBH_Process+0xf4>
        {
          phost->device.RstCnt++;
 801309a:	687b      	ldr	r3, [r7, #4]
 801309c:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 80130a0:	3301      	adds	r3, #1
 80130a2:	b2da      	uxtb	r2, r3
 80130a4:	687b      	ldr	r3, [r7, #4]
 80130a6:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 80130aa:	687b      	ldr	r3, [r7, #4]
 80130ac:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 80130b0:	2b03      	cmp	r3, #3
 80130b2:	d903      	bls.n	80130bc <USBH_Process+0xec>
          {
            /* Buggy Device can't complete reset */
            USBH_UsrLog("USB Reset Failed, Please unplug the Device.");
            phost->gState = HOST_ABORT_STATE;
 80130b4:	687b      	ldr	r3, [r7, #4]
 80130b6:	220d      	movs	r2, #13
 80130b8:	701a      	strb	r2, [r3, #0]
 80130ba:	e00e      	b.n	80130da <USBH_Process+0x10a>
          }
          else
          {
            phost->gState = HOST_IDLE;
 80130bc:	687b      	ldr	r3, [r7, #4]
 80130be:	2200      	movs	r2, #0
 80130c0:	701a      	strb	r2, [r3, #0]
 80130c2:	e00a      	b.n	80130da <USBH_Process+0x10a>
          }
        }
        else
        {
          phost->Timeout += 10U;
 80130c4:	687b      	ldr	r3, [r7, #4]
 80130c6:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 80130ca:	f103 020a 	add.w	r2, r3, #10
 80130ce:	687b      	ldr	r3, [r7, #4]
 80130d0:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 80130d4:	200a      	movs	r0, #10
 80130d6:	f004 fab8 	bl	801764a <USBH_Delay>
        }
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80130da:	2300      	movs	r3, #0
 80130dc:	2200      	movs	r2, #0
 80130de:	2101      	movs	r1, #1
 80130e0:	6878      	ldr	r0, [r7, #4]
 80130e2:	f000 fc2f 	bl	8013944 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 80130e6:	e188      	b.n	80133fa <USBH_Process+0x42a>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 80130e8:	687b      	ldr	r3, [r7, #4]
 80130ea:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80130ee:	2b00      	cmp	r3, #0
 80130f0:	d005      	beq.n	80130fe <USBH_Process+0x12e>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 80130f2:	687b      	ldr	r3, [r7, #4]
 80130f4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80130f8:	2104      	movs	r1, #4
 80130fa:	6878      	ldr	r0, [r7, #4]
 80130fc:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 80130fe:	2064      	movs	r0, #100	@ 0x64
 8013100:	f004 faa3 	bl	801764a <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8013104:	6878      	ldr	r0, [r7, #4]
 8013106:	f004 f981 	bl	801740c <USBH_LL_GetSpeed>
 801310a:	4603      	mov	r3, r0
 801310c:	461a      	mov	r2, r3
 801310e:	687b      	ldr	r3, [r7, #4]
 8013110:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 8013114:	687b      	ldr	r3, [r7, #4]
 8013116:	2205      	movs	r2, #5
 8013118:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 801311a:	2100      	movs	r1, #0
 801311c:	6878      	ldr	r0, [r7, #4]
 801311e:	f001 fba4 	bl	801486a <USBH_AllocPipe>
 8013122:	4603      	mov	r3, r0
 8013124:	461a      	mov	r2, r3
 8013126:	687b      	ldr	r3, [r7, #4]
 8013128:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 801312a:	2180      	movs	r1, #128	@ 0x80
 801312c:	6878      	ldr	r0, [r7, #4]
 801312e:	f001 fb9c 	bl	801486a <USBH_AllocPipe>
 8013132:	4603      	mov	r3, r0
 8013134:	461a      	mov	r2, r3
 8013136:	687b      	ldr	r3, [r7, #4]
 8013138:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 801313a:	687b      	ldr	r3, [r7, #4]
 801313c:	7919      	ldrb	r1, [r3, #4]
 801313e:	687b      	ldr	r3, [r7, #4]
 8013140:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8013144:	687b      	ldr	r3, [r7, #4]
 8013146:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 801314a:	687a      	ldr	r2, [r7, #4]
 801314c:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 801314e:	9202      	str	r2, [sp, #8]
 8013150:	2200      	movs	r2, #0
 8013152:	9201      	str	r2, [sp, #4]
 8013154:	9300      	str	r3, [sp, #0]
 8013156:	4603      	mov	r3, r0
 8013158:	2280      	movs	r2, #128	@ 0x80
 801315a:	6878      	ldr	r0, [r7, #4]
 801315c:	f001 fb56 	bl	801480c <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8013160:	687b      	ldr	r3, [r7, #4]
 8013162:	7959      	ldrb	r1, [r3, #5]
 8013164:	687b      	ldr	r3, [r7, #4]
 8013166:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 801316a:	687b      	ldr	r3, [r7, #4]
 801316c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8013170:	687a      	ldr	r2, [r7, #4]
 8013172:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8013174:	9202      	str	r2, [sp, #8]
 8013176:	2200      	movs	r2, #0
 8013178:	9201      	str	r2, [sp, #4]
 801317a:	9300      	str	r3, [sp, #0]
 801317c:	4603      	mov	r3, r0
 801317e:	2200      	movs	r2, #0
 8013180:	6878      	ldr	r0, [r7, #4]
 8013182:	f001 fb43 	bl	801480c <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8013186:	2300      	movs	r3, #0
 8013188:	2200      	movs	r2, #0
 801318a:	2101      	movs	r1, #1
 801318c:	6878      	ldr	r0, [r7, #4]
 801318e:	f000 fbd9 	bl	8013944 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8013192:	e132      	b.n	80133fa <USBH_Process+0x42a>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8013194:	6878      	ldr	r0, [r7, #4]
 8013196:	f000 f935 	bl	8013404 <USBH_HandleEnum>
 801319a:	4603      	mov	r3, r0
 801319c:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 801319e:	7bbb      	ldrb	r3, [r7, #14]
 80131a0:	b2db      	uxtb	r3, r3
 80131a2:	2b00      	cmp	r3, #0
 80131a4:	f040 8124 	bne.w	80133f0 <USBH_Process+0x420>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 80131a8:	687b      	ldr	r3, [r7, #4]
 80131aa:	2200      	movs	r2, #0
 80131ac:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 80131b0:	687b      	ldr	r3, [r7, #4]
 80131b2:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 80131b6:	2b01      	cmp	r3, #1
 80131b8:	d103      	bne.n	80131c2 <USBH_Process+0x1f2>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 80131ba:	687b      	ldr	r3, [r7, #4]
 80131bc:	2208      	movs	r2, #8
 80131be:	701a      	strb	r2, [r3, #0]
 80131c0:	e002      	b.n	80131c8 <USBH_Process+0x1f8>
        }
        else
        {
          phost->gState = HOST_INPUT;
 80131c2:	687b      	ldr	r3, [r7, #4]
 80131c4:	2207      	movs	r2, #7
 80131c6:	701a      	strb	r2, [r3, #0]
        }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 80131c8:	2300      	movs	r3, #0
 80131ca:	2200      	movs	r2, #0
 80131cc:	2105      	movs	r1, #5
 80131ce:	6878      	ldr	r0, [r7, #4]
 80131d0:	f000 fbb8 	bl	8013944 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80131d4:	e10c      	b.n	80133f0 <USBH_Process+0x420>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 80131d6:	687b      	ldr	r3, [r7, #4]
 80131d8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80131dc:	2b00      	cmp	r3, #0
 80131de:	f000 8109 	beq.w	80133f4 <USBH_Process+0x424>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 80131e2:	687b      	ldr	r3, [r7, #4]
 80131e4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80131e8:	2101      	movs	r1, #1
 80131ea:	6878      	ldr	r0, [r7, #4]
 80131ec:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 80131ee:	687b      	ldr	r3, [r7, #4]
 80131f0:	2208      	movs	r2, #8
 80131f2:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 80131f4:	2300      	movs	r3, #0
 80131f6:	2200      	movs	r2, #0
 80131f8:	2105      	movs	r1, #5
 80131fa:	6878      	ldr	r0, [r7, #4]
 80131fc:	f000 fba2 	bl	8013944 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 8013200:	e0f8      	b.n	80133f4 <USBH_Process+0x424>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8013202:	687b      	ldr	r3, [r7, #4]
 8013204:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 8013208:	4619      	mov	r1, r3
 801320a:	6878      	ldr	r0, [r7, #4]
 801320c:	f000 fcc8 	bl	8013ba0 <USBH_SetCfg>
 8013210:	4603      	mov	r3, r0
 8013212:	2b00      	cmp	r3, #0
 8013214:	d102      	bne.n	801321c <USBH_Process+0x24c>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8013216:	687b      	ldr	r3, [r7, #4]
 8013218:	2209      	movs	r2, #9
 801321a:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Default configuration set.");
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 801321c:	2300      	movs	r3, #0
 801321e:	2200      	movs	r2, #0
 8013220:	2101      	movs	r1, #1
 8013222:	6878      	ldr	r0, [r7, #4]
 8013224:	f000 fb8e 	bl	8013944 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8013228:	e0e7      	b.n	80133fa <USBH_Process+0x42a>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 801322a:	687b      	ldr	r3, [r7, #4]
 801322c:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 8013230:	f003 0320 	and.w	r3, r3, #32
 8013234:	2b00      	cmp	r3, #0
 8013236:	d015      	beq.n	8013264 <USBH_Process+0x294>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8013238:	2101      	movs	r1, #1
 801323a:	6878      	ldr	r0, [r7, #4]
 801323c:	f000 fcd3 	bl	8013be6 <USBH_SetFeature>
 8013240:	4603      	mov	r3, r0
 8013242:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8013244:	7bbb      	ldrb	r3, [r7, #14]
 8013246:	b2db      	uxtb	r3, r3
 8013248:	2b00      	cmp	r3, #0
 801324a:	d103      	bne.n	8013254 <USBH_Process+0x284>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 801324c:	687b      	ldr	r3, [r7, #4]
 801324e:	220a      	movs	r2, #10
 8013250:	701a      	strb	r2, [r3, #0]
 8013252:	e00a      	b.n	801326a <USBH_Process+0x29a>
        }
        else if (status == USBH_NOT_SUPPORTED)
 8013254:	7bbb      	ldrb	r3, [r7, #14]
 8013256:	b2db      	uxtb	r3, r3
 8013258:	2b03      	cmp	r3, #3
 801325a:	d106      	bne.n	801326a <USBH_Process+0x29a>
        {
          USBH_UsrLog("Remote wakeup not supported by the device");
          phost->gState = HOST_CHECK_CLASS;
 801325c:	687b      	ldr	r3, [r7, #4]
 801325e:	220a      	movs	r2, #10
 8013260:	701a      	strb	r2, [r3, #0]
 8013262:	e002      	b.n	801326a <USBH_Process+0x29a>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_CHECK_CLASS;
 8013264:	687b      	ldr	r3, [r7, #4]
 8013266:	220a      	movs	r2, #10
 8013268:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 801326a:	2300      	movs	r3, #0
 801326c:	2200      	movs	r2, #0
 801326e:	2101      	movs	r1, #1
 8013270:	6878      	ldr	r0, [r7, #4]
 8013272:	f000 fb67 	bl	8013944 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8013276:	e0c0      	b.n	80133fa <USBH_Process+0x42a>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8013278:	687b      	ldr	r3, [r7, #4]
 801327a:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 801327e:	2b00      	cmp	r3, #0
 8013280:	d03f      	beq.n	8013302 <USBH_Process+0x332>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8013282:	687b      	ldr	r3, [r7, #4]
 8013284:	2200      	movs	r2, #0
 8013286:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 801328a:	2300      	movs	r3, #0
 801328c:	73fb      	strb	r3, [r7, #15]
 801328e:	e016      	b.n	80132be <USBH_Process+0x2ee>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8013290:	7bfa      	ldrb	r2, [r7, #15]
 8013292:	687b      	ldr	r3, [r7, #4]
 8013294:	32de      	adds	r2, #222	@ 0xde
 8013296:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801329a:	791a      	ldrb	r2, [r3, #4]
 801329c:	687b      	ldr	r3, [r7, #4]
 801329e:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 80132a2:	429a      	cmp	r2, r3
 80132a4:	d108      	bne.n	80132b8 <USBH_Process+0x2e8>
          {
            phost->pActiveClass = phost->pClass[idx];
 80132a6:	7bfa      	ldrb	r2, [r7, #15]
 80132a8:	687b      	ldr	r3, [r7, #4]
 80132aa:	32de      	adds	r2, #222	@ 0xde
 80132ac:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80132b0:	687b      	ldr	r3, [r7, #4]
 80132b2:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 80132b6:	e005      	b.n	80132c4 <USBH_Process+0x2f4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80132b8:	7bfb      	ldrb	r3, [r7, #15]
 80132ba:	3301      	adds	r3, #1
 80132bc:	73fb      	strb	r3, [r7, #15]
 80132be:	7bfb      	ldrb	r3, [r7, #15]
 80132c0:	2b00      	cmp	r3, #0
 80132c2:	d0e5      	beq.n	8013290 <USBH_Process+0x2c0>
          }
        }

        if (phost->pActiveClass != NULL)
 80132c4:	687b      	ldr	r3, [r7, #4]
 80132c6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80132ca:	2b00      	cmp	r3, #0
 80132cc:	d016      	beq.n	80132fc <USBH_Process+0x32c>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 80132ce:	687b      	ldr	r3, [r7, #4]
 80132d0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80132d4:	689b      	ldr	r3, [r3, #8]
 80132d6:	6878      	ldr	r0, [r7, #4]
 80132d8:	4798      	blx	r3
 80132da:	4603      	mov	r3, r0
 80132dc:	2b00      	cmp	r3, #0
 80132de:	d109      	bne.n	80132f4 <USBH_Process+0x324>
          {
            phost->gState = HOST_CLASS_REQUEST;
 80132e0:	687b      	ldr	r3, [r7, #4]
 80132e2:	2206      	movs	r2, #6
 80132e4:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 80132e6:	687b      	ldr	r3, [r7, #4]
 80132e8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80132ec:	2103      	movs	r1, #3
 80132ee:	6878      	ldr	r0, [r7, #4]
 80132f0:	4798      	blx	r3
 80132f2:	e006      	b.n	8013302 <USBH_Process+0x332>
          }
          else
          {
            phost->gState = HOST_ABORT_STATE;
 80132f4:	687b      	ldr	r3, [r7, #4]
 80132f6:	220d      	movs	r2, #13
 80132f8:	701a      	strb	r2, [r3, #0]
 80132fa:	e002      	b.n	8013302 <USBH_Process+0x332>
            USBH_UsrLog("Device not supporting %s class.", phost->pActiveClass->Name);
          }
        }
        else
        {
          phost->gState = HOST_ABORT_STATE;
 80132fc:	687b      	ldr	r3, [r7, #4]
 80132fe:	220d      	movs	r2, #13
 8013300:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog("No registered class for this device.");
        }
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8013302:	2300      	movs	r3, #0
 8013304:	2200      	movs	r2, #0
 8013306:	2105      	movs	r1, #5
 8013308:	6878      	ldr	r0, [r7, #4]
 801330a:	f000 fb1b 	bl	8013944 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 801330e:	e074      	b.n	80133fa <USBH_Process+0x42a>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8013310:	687b      	ldr	r3, [r7, #4]
 8013312:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8013316:	2b00      	cmp	r3, #0
 8013318:	d017      	beq.n	801334a <USBH_Process+0x37a>
      {
        status = phost->pActiveClass->Requests(phost);
 801331a:	687b      	ldr	r3, [r7, #4]
 801331c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8013320:	691b      	ldr	r3, [r3, #16]
 8013322:	6878      	ldr	r0, [r7, #4]
 8013324:	4798      	blx	r3
 8013326:	4603      	mov	r3, r0
 8013328:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 801332a:	7bbb      	ldrb	r3, [r7, #14]
 801332c:	b2db      	uxtb	r3, r3
 801332e:	2b00      	cmp	r3, #0
 8013330:	d103      	bne.n	801333a <USBH_Process+0x36a>
        {
          phost->gState = HOST_CLASS;
 8013332:	687b      	ldr	r3, [r7, #4]
 8013334:	220b      	movs	r2, #11
 8013336:	701a      	strb	r2, [r3, #0]
 8013338:	e00a      	b.n	8013350 <USBH_Process+0x380>
        }
        else if (status == USBH_FAIL)
 801333a:	7bbb      	ldrb	r3, [r7, #14]
 801333c:	b2db      	uxtb	r3, r3
 801333e:	2b02      	cmp	r3, #2
 8013340:	d106      	bne.n	8013350 <USBH_Process+0x380>
        {
          phost->gState = HOST_ABORT_STATE;
 8013342:	687b      	ldr	r3, [r7, #4]
 8013344:	220d      	movs	r2, #13
 8013346:	701a      	strb	r2, [r3, #0]
 8013348:	e002      	b.n	8013350 <USBH_Process+0x380>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_ABORT_STATE;
 801334a:	687b      	ldr	r3, [r7, #4]
 801334c:	220d      	movs	r2, #13
 801334e:	701a      	strb	r2, [r3, #0]
        USBH_ErrLog("Invalid Class Driver.");
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8013350:	2300      	movs	r3, #0
 8013352:	2200      	movs	r2, #0
 8013354:	2105      	movs	r1, #5
 8013356:	6878      	ldr	r0, [r7, #4]
 8013358:	f000 faf4 	bl	8013944 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 801335c:	e04d      	b.n	80133fa <USBH_Process+0x42a>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 801335e:	687b      	ldr	r3, [r7, #4]
 8013360:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8013364:	2b00      	cmp	r3, #0
 8013366:	d047      	beq.n	80133f8 <USBH_Process+0x428>
      {
        phost->pActiveClass->BgndProcess(phost);
 8013368:	687b      	ldr	r3, [r7, #4]
 801336a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 801336e:	695b      	ldr	r3, [r3, #20]
 8013370:	6878      	ldr	r0, [r7, #4]
 8013372:	4798      	blx	r3
      }
      break;
 8013374:	e040      	b.n	80133f8 <USBH_Process+0x428>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8013376:	687b      	ldr	r3, [r7, #4]
 8013378:	2200      	movs	r2, #0
 801337a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 801337e:	6878      	ldr	r0, [r7, #4]
 8013380:	f7ff fd18 	bl	8012db4 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8013384:	687b      	ldr	r3, [r7, #4]
 8013386:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 801338a:	2b00      	cmp	r3, #0
 801338c:	d009      	beq.n	80133a2 <USBH_Process+0x3d2>
      {
        phost->pActiveClass->DeInit(phost);
 801338e:	687b      	ldr	r3, [r7, #4]
 8013390:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8013394:	68db      	ldr	r3, [r3, #12]
 8013396:	6878      	ldr	r0, [r7, #4]
 8013398:	4798      	blx	r3
        phost->pActiveClass = NULL;
 801339a:	687b      	ldr	r3, [r7, #4]
 801339c:	2200      	movs	r2, #0
 801339e:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 80133a2:	687b      	ldr	r3, [r7, #4]
 80133a4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80133a8:	2b00      	cmp	r3, #0
 80133aa:	d005      	beq.n	80133b8 <USBH_Process+0x3e8>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 80133ac:	687b      	ldr	r3, [r7, #4]
 80133ae:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80133b2:	2105      	movs	r1, #5
 80133b4:	6878      	ldr	r0, [r7, #4]
 80133b6:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 80133b8:	687b      	ldr	r3, [r7, #4]
 80133ba:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 80133be:	b2db      	uxtb	r3, r3
 80133c0:	2b01      	cmp	r3, #1
 80133c2:	d107      	bne.n	80133d4 <USBH_Process+0x404>
      {
        phost->device.is_ReEnumerated = 0U;
 80133c4:	687b      	ldr	r3, [r7, #4]
 80133c6:	2200      	movs	r2, #0
 80133c8:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 80133cc:	6878      	ldr	r0, [r7, #4]
 80133ce:	f7ff fdee 	bl	8012fae <USBH_Start>
 80133d2:	e002      	b.n	80133da <USBH_Process+0x40a>
      }
      else
      {
        /* Device Disconnection Completed, start USB Driver */
        (void)USBH_LL_Start(phost);
 80133d4:	6878      	ldr	r0, [r7, #4]
 80133d6:	f003 ffe3 	bl	80173a0 <USBH_LL_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80133da:	2300      	movs	r3, #0
 80133dc:	2200      	movs	r2, #0
 80133de:	2101      	movs	r1, #1
 80133e0:	6878      	ldr	r0, [r7, #4]
 80133e2:	f000 faaf 	bl	8013944 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 80133e6:	e008      	b.n	80133fa <USBH_Process+0x42a>

    case HOST_ABORT_STATE:
    default :
      break;
 80133e8:	bf00      	nop
 80133ea:	e006      	b.n	80133fa <USBH_Process+0x42a>
      break;
 80133ec:	bf00      	nop
 80133ee:	e004      	b.n	80133fa <USBH_Process+0x42a>
      break;
 80133f0:	bf00      	nop
 80133f2:	e002      	b.n	80133fa <USBH_Process+0x42a>
    break;
 80133f4:	bf00      	nop
 80133f6:	e000      	b.n	80133fa <USBH_Process+0x42a>
      break;
 80133f8:	bf00      	nop
  }
  return USBH_OK;
 80133fa:	2300      	movs	r3, #0
}
 80133fc:	4618      	mov	r0, r3
 80133fe:	3710      	adds	r7, #16
 8013400:	46bd      	mov	sp, r7
 8013402:	bd80      	pop	{r7, pc}

08013404 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8013404:	b580      	push	{r7, lr}
 8013406:	b088      	sub	sp, #32
 8013408:	af04      	add	r7, sp, #16
 801340a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 801340c:	2301      	movs	r3, #1
 801340e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8013410:	2301      	movs	r3, #1
 8013412:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8013414:	687b      	ldr	r3, [r7, #4]
 8013416:	785b      	ldrb	r3, [r3, #1]
 8013418:	2b07      	cmp	r3, #7
 801341a:	f200 81db 	bhi.w	80137d4 <USBH_HandleEnum+0x3d0>
 801341e:	a201      	add	r2, pc, #4	@ (adr r2, 8013424 <USBH_HandleEnum+0x20>)
 8013420:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013424:	08013445 	.word	0x08013445
 8013428:	080134ff 	.word	0x080134ff
 801342c:	08013569 	.word	0x08013569
 8013430:	080135f3 	.word	0x080135f3
 8013434:	0801365d 	.word	0x0801365d
 8013438:	080136cd 	.word	0x080136cd
 801343c:	08013737 	.word	0x08013737
 8013440:	08013795 	.word	0x08013795
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8013444:	2108      	movs	r1, #8
 8013446:	6878      	ldr	r0, [r7, #4]
 8013448:	f000 fac7 	bl	80139da <USBH_Get_DevDesc>
 801344c:	4603      	mov	r3, r0
 801344e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8013450:	7bbb      	ldrb	r3, [r7, #14]
 8013452:	2b00      	cmp	r3, #0
 8013454:	d12e      	bne.n	80134b4 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8013456:	687b      	ldr	r3, [r7, #4]
 8013458:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 801345c:	687b      	ldr	r3, [r7, #4]
 801345e:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8013460:	687b      	ldr	r3, [r7, #4]
 8013462:	2201      	movs	r2, #1
 8013464:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8013466:	687b      	ldr	r3, [r7, #4]
 8013468:	7919      	ldrb	r1, [r3, #4]
 801346a:	687b      	ldr	r3, [r7, #4]
 801346c:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8013470:	687b      	ldr	r3, [r7, #4]
 8013472:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8013476:	687a      	ldr	r2, [r7, #4]
 8013478:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 801347a:	9202      	str	r2, [sp, #8]
 801347c:	2200      	movs	r2, #0
 801347e:	9201      	str	r2, [sp, #4]
 8013480:	9300      	str	r3, [sp, #0]
 8013482:	4603      	mov	r3, r0
 8013484:	2280      	movs	r2, #128	@ 0x80
 8013486:	6878      	ldr	r0, [r7, #4]
 8013488:	f001 f9c0 	bl	801480c <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 801348c:	687b      	ldr	r3, [r7, #4]
 801348e:	7959      	ldrb	r1, [r3, #5]
 8013490:	687b      	ldr	r3, [r7, #4]
 8013492:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8013496:	687b      	ldr	r3, [r7, #4]
 8013498:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 801349c:	687a      	ldr	r2, [r7, #4]
 801349e:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80134a0:	9202      	str	r2, [sp, #8]
 80134a2:	2200      	movs	r2, #0
 80134a4:	9201      	str	r2, [sp, #4]
 80134a6:	9300      	str	r3, [sp, #0]
 80134a8:	4603      	mov	r3, r0
 80134aa:	2200      	movs	r2, #0
 80134ac:	6878      	ldr	r0, [r7, #4]
 80134ae:	f001 f9ad 	bl	801480c <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80134b2:	e191      	b.n	80137d8 <USBH_HandleEnum+0x3d4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80134b4:	7bbb      	ldrb	r3, [r7, #14]
 80134b6:	2b03      	cmp	r3, #3
 80134b8:	f040 818e 	bne.w	80137d8 <USBH_HandleEnum+0x3d4>
        phost->device.EnumCnt++;
 80134bc:	687b      	ldr	r3, [r7, #4]
 80134be:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80134c2:	3301      	adds	r3, #1
 80134c4:	b2da      	uxtb	r2, r3
 80134c6:	687b      	ldr	r3, [r7, #4]
 80134c8:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80134cc:	687b      	ldr	r3, [r7, #4]
 80134ce:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80134d2:	2b03      	cmp	r3, #3
 80134d4:	d903      	bls.n	80134de <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 80134d6:	687b      	ldr	r3, [r7, #4]
 80134d8:	220d      	movs	r2, #13
 80134da:	701a      	strb	r2, [r3, #0]
      break;
 80134dc:	e17c      	b.n	80137d8 <USBH_HandleEnum+0x3d4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80134de:	687b      	ldr	r3, [r7, #4]
 80134e0:	795b      	ldrb	r3, [r3, #5]
 80134e2:	4619      	mov	r1, r3
 80134e4:	6878      	ldr	r0, [r7, #4]
 80134e6:	f001 f9e1 	bl	80148ac <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80134ea:	687b      	ldr	r3, [r7, #4]
 80134ec:	791b      	ldrb	r3, [r3, #4]
 80134ee:	4619      	mov	r1, r3
 80134f0:	6878      	ldr	r0, [r7, #4]
 80134f2:	f001 f9db 	bl	80148ac <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 80134f6:	687b      	ldr	r3, [r7, #4]
 80134f8:	2200      	movs	r2, #0
 80134fa:	701a      	strb	r2, [r3, #0]
      break;
 80134fc:	e16c      	b.n	80137d8 <USBH_HandleEnum+0x3d4>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 80134fe:	2112      	movs	r1, #18
 8013500:	6878      	ldr	r0, [r7, #4]
 8013502:	f000 fa6a 	bl	80139da <USBH_Get_DevDesc>
 8013506:	4603      	mov	r3, r0
 8013508:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 801350a:	7bbb      	ldrb	r3, [r7, #14]
 801350c:	2b00      	cmp	r3, #0
 801350e:	d103      	bne.n	8013518 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8013510:	687b      	ldr	r3, [r7, #4]
 8013512:	2202      	movs	r2, #2
 8013514:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8013516:	e161      	b.n	80137dc <USBH_HandleEnum+0x3d8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8013518:	7bbb      	ldrb	r3, [r7, #14]
 801351a:	2b03      	cmp	r3, #3
 801351c:	f040 815e 	bne.w	80137dc <USBH_HandleEnum+0x3d8>
        phost->device.EnumCnt++;
 8013520:	687b      	ldr	r3, [r7, #4]
 8013522:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8013526:	3301      	adds	r3, #1
 8013528:	b2da      	uxtb	r2, r3
 801352a:	687b      	ldr	r3, [r7, #4]
 801352c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8013530:	687b      	ldr	r3, [r7, #4]
 8013532:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8013536:	2b03      	cmp	r3, #3
 8013538:	d903      	bls.n	8013542 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 801353a:	687b      	ldr	r3, [r7, #4]
 801353c:	220d      	movs	r2, #13
 801353e:	701a      	strb	r2, [r3, #0]
      break;
 8013540:	e14c      	b.n	80137dc <USBH_HandleEnum+0x3d8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8013542:	687b      	ldr	r3, [r7, #4]
 8013544:	795b      	ldrb	r3, [r3, #5]
 8013546:	4619      	mov	r1, r3
 8013548:	6878      	ldr	r0, [r7, #4]
 801354a:	f001 f9af 	bl	80148ac <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 801354e:	687b      	ldr	r3, [r7, #4]
 8013550:	791b      	ldrb	r3, [r3, #4]
 8013552:	4619      	mov	r1, r3
 8013554:	6878      	ldr	r0, [r7, #4]
 8013556:	f001 f9a9 	bl	80148ac <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 801355a:	687b      	ldr	r3, [r7, #4]
 801355c:	2200      	movs	r2, #0
 801355e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8013560:	687b      	ldr	r3, [r7, #4]
 8013562:	2200      	movs	r2, #0
 8013564:	701a      	strb	r2, [r3, #0]
      break;
 8013566:	e139      	b.n	80137dc <USBH_HandleEnum+0x3d8>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8013568:	2101      	movs	r1, #1
 801356a:	6878      	ldr	r0, [r7, #4]
 801356c:	f000 faf4 	bl	8013b58 <USBH_SetAddress>
 8013570:	4603      	mov	r3, r0
 8013572:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8013574:	7bbb      	ldrb	r3, [r7, #14]
 8013576:	2b00      	cmp	r3, #0
 8013578:	d130      	bne.n	80135dc <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 801357a:	2002      	movs	r0, #2
 801357c:	f004 f865 	bl	801764a <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8013580:	687b      	ldr	r3, [r7, #4]
 8013582:	2201      	movs	r2, #1
 8013584:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8013588:	687b      	ldr	r3, [r7, #4]
 801358a:	2203      	movs	r2, #3
 801358c:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 801358e:	687b      	ldr	r3, [r7, #4]
 8013590:	7919      	ldrb	r1, [r3, #4]
 8013592:	687b      	ldr	r3, [r7, #4]
 8013594:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8013598:	687b      	ldr	r3, [r7, #4]
 801359a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 801359e:	687a      	ldr	r2, [r7, #4]
 80135a0:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80135a2:	9202      	str	r2, [sp, #8]
 80135a4:	2200      	movs	r2, #0
 80135a6:	9201      	str	r2, [sp, #4]
 80135a8:	9300      	str	r3, [sp, #0]
 80135aa:	4603      	mov	r3, r0
 80135ac:	2280      	movs	r2, #128	@ 0x80
 80135ae:	6878      	ldr	r0, [r7, #4]
 80135b0:	f001 f92c 	bl	801480c <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80135b4:	687b      	ldr	r3, [r7, #4]
 80135b6:	7959      	ldrb	r1, [r3, #5]
 80135b8:	687b      	ldr	r3, [r7, #4]
 80135ba:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80135be:	687b      	ldr	r3, [r7, #4]
 80135c0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80135c4:	687a      	ldr	r2, [r7, #4]
 80135c6:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80135c8:	9202      	str	r2, [sp, #8]
 80135ca:	2200      	movs	r2, #0
 80135cc:	9201      	str	r2, [sp, #4]
 80135ce:	9300      	str	r3, [sp, #0]
 80135d0:	4603      	mov	r3, r0
 80135d2:	2200      	movs	r2, #0
 80135d4:	6878      	ldr	r0, [r7, #4]
 80135d6:	f001 f919 	bl	801480c <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80135da:	e101      	b.n	80137e0 <USBH_HandleEnum+0x3dc>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80135dc:	7bbb      	ldrb	r3, [r7, #14]
 80135de:	2b03      	cmp	r3, #3
 80135e0:	f040 80fe 	bne.w	80137e0 <USBH_HandleEnum+0x3dc>
        phost->gState = HOST_ABORT_STATE;
 80135e4:	687b      	ldr	r3, [r7, #4]
 80135e6:	220d      	movs	r2, #13
 80135e8:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 80135ea:	687b      	ldr	r3, [r7, #4]
 80135ec:	2200      	movs	r2, #0
 80135ee:	705a      	strb	r2, [r3, #1]
      break;
 80135f0:	e0f6      	b.n	80137e0 <USBH_HandleEnum+0x3dc>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 80135f2:	2109      	movs	r1, #9
 80135f4:	6878      	ldr	r0, [r7, #4]
 80135f6:	f000 fa1c 	bl	8013a32 <USBH_Get_CfgDesc>
 80135fa:	4603      	mov	r3, r0
 80135fc:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80135fe:	7bbb      	ldrb	r3, [r7, #14]
 8013600:	2b00      	cmp	r3, #0
 8013602:	d103      	bne.n	801360c <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8013604:	687b      	ldr	r3, [r7, #4]
 8013606:	2204      	movs	r2, #4
 8013608:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 801360a:	e0eb      	b.n	80137e4 <USBH_HandleEnum+0x3e0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 801360c:	7bbb      	ldrb	r3, [r7, #14]
 801360e:	2b03      	cmp	r3, #3
 8013610:	f040 80e8 	bne.w	80137e4 <USBH_HandleEnum+0x3e0>
        phost->device.EnumCnt++;
 8013614:	687b      	ldr	r3, [r7, #4]
 8013616:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 801361a:	3301      	adds	r3, #1
 801361c:	b2da      	uxtb	r2, r3
 801361e:	687b      	ldr	r3, [r7, #4]
 8013620:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8013624:	687b      	ldr	r3, [r7, #4]
 8013626:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 801362a:	2b03      	cmp	r3, #3
 801362c:	d903      	bls.n	8013636 <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 801362e:	687b      	ldr	r3, [r7, #4]
 8013630:	220d      	movs	r2, #13
 8013632:	701a      	strb	r2, [r3, #0]
      break;
 8013634:	e0d6      	b.n	80137e4 <USBH_HandleEnum+0x3e0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8013636:	687b      	ldr	r3, [r7, #4]
 8013638:	795b      	ldrb	r3, [r3, #5]
 801363a:	4619      	mov	r1, r3
 801363c:	6878      	ldr	r0, [r7, #4]
 801363e:	f001 f935 	bl	80148ac <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8013642:	687b      	ldr	r3, [r7, #4]
 8013644:	791b      	ldrb	r3, [r3, #4]
 8013646:	4619      	mov	r1, r3
 8013648:	6878      	ldr	r0, [r7, #4]
 801364a:	f001 f92f 	bl	80148ac <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 801364e:	687b      	ldr	r3, [r7, #4]
 8013650:	2200      	movs	r2, #0
 8013652:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8013654:	687b      	ldr	r3, [r7, #4]
 8013656:	2200      	movs	r2, #0
 8013658:	701a      	strb	r2, [r3, #0]
      break;
 801365a:	e0c3      	b.n	80137e4 <USBH_HandleEnum+0x3e0>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 801365c:	687b      	ldr	r3, [r7, #4]
 801365e:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 8013662:	4619      	mov	r1, r3
 8013664:	6878      	ldr	r0, [r7, #4]
 8013666:	f000 f9e4 	bl	8013a32 <USBH_Get_CfgDesc>
 801366a:	4603      	mov	r3, r0
 801366c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 801366e:	7bbb      	ldrb	r3, [r7, #14]
 8013670:	2b00      	cmp	r3, #0
 8013672:	d103      	bne.n	801367c <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8013674:	687b      	ldr	r3, [r7, #4]
 8013676:	2205      	movs	r2, #5
 8013678:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 801367a:	e0b5      	b.n	80137e8 <USBH_HandleEnum+0x3e4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 801367c:	7bbb      	ldrb	r3, [r7, #14]
 801367e:	2b03      	cmp	r3, #3
 8013680:	f040 80b2 	bne.w	80137e8 <USBH_HandleEnum+0x3e4>
        phost->device.EnumCnt++;
 8013684:	687b      	ldr	r3, [r7, #4]
 8013686:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 801368a:	3301      	adds	r3, #1
 801368c:	b2da      	uxtb	r2, r3
 801368e:	687b      	ldr	r3, [r7, #4]
 8013690:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8013694:	687b      	ldr	r3, [r7, #4]
 8013696:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 801369a:	2b03      	cmp	r3, #3
 801369c:	d903      	bls.n	80136a6 <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 801369e:	687b      	ldr	r3, [r7, #4]
 80136a0:	220d      	movs	r2, #13
 80136a2:	701a      	strb	r2, [r3, #0]
      break;
 80136a4:	e0a0      	b.n	80137e8 <USBH_HandleEnum+0x3e4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80136a6:	687b      	ldr	r3, [r7, #4]
 80136a8:	795b      	ldrb	r3, [r3, #5]
 80136aa:	4619      	mov	r1, r3
 80136ac:	6878      	ldr	r0, [r7, #4]
 80136ae:	f001 f8fd 	bl	80148ac <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80136b2:	687b      	ldr	r3, [r7, #4]
 80136b4:	791b      	ldrb	r3, [r3, #4]
 80136b6:	4619      	mov	r1, r3
 80136b8:	6878      	ldr	r0, [r7, #4]
 80136ba:	f001 f8f7 	bl	80148ac <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80136be:	687b      	ldr	r3, [r7, #4]
 80136c0:	2200      	movs	r2, #0
 80136c2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80136c4:	687b      	ldr	r3, [r7, #4]
 80136c6:	2200      	movs	r2, #0
 80136c8:	701a      	strb	r2, [r3, #0]
      break;
 80136ca:	e08d      	b.n	80137e8 <USBH_HandleEnum+0x3e4>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 80136cc:	687b      	ldr	r3, [r7, #4]
 80136ce:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 80136d2:	2b00      	cmp	r3, #0
 80136d4:	d025      	beq.n	8013722 <USBH_HandleEnum+0x31e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80136d6:	687b      	ldr	r3, [r7, #4]
 80136d8:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 80136dc:	687b      	ldr	r3, [r7, #4]
 80136de:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80136e2:	23ff      	movs	r3, #255	@ 0xff
 80136e4:	6878      	ldr	r0, [r7, #4]
 80136e6:	f000 f9ce 	bl	8013a86 <USBH_Get_StringDesc>
 80136ea:	4603      	mov	r3, r0
 80136ec:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80136ee:	7bbb      	ldrb	r3, [r7, #14]
 80136f0:	2b00      	cmp	r3, #0
 80136f2:	d109      	bne.n	8013708 <USBH_HandleEnum+0x304>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80136f4:	687b      	ldr	r3, [r7, #4]
 80136f6:	2206      	movs	r2, #6
 80136f8:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 80136fa:	2300      	movs	r3, #0
 80136fc:	2200      	movs	r2, #0
 80136fe:	2105      	movs	r1, #5
 8013700:	6878      	ldr	r0, [r7, #4]
 8013702:	f000 f91f 	bl	8013944 <USBH_OS_PutMessage>

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8013706:	e071      	b.n	80137ec <USBH_HandleEnum+0x3e8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8013708:	7bbb      	ldrb	r3, [r7, #14]
 801370a:	2b03      	cmp	r3, #3
 801370c:	d16e      	bne.n	80137ec <USBH_HandleEnum+0x3e8>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 801370e:	687b      	ldr	r3, [r7, #4]
 8013710:	2206      	movs	r2, #6
 8013712:	705a      	strb	r2, [r3, #1]
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8013714:	2300      	movs	r3, #0
 8013716:	2200      	movs	r2, #0
 8013718:	2105      	movs	r1, #5
 801371a:	6878      	ldr	r0, [r7, #4]
 801371c:	f000 f912 	bl	8013944 <USBH_OS_PutMessage>
      break;
 8013720:	e064      	b.n	80137ec <USBH_HandleEnum+0x3e8>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8013722:	687b      	ldr	r3, [r7, #4]
 8013724:	2206      	movs	r2, #6
 8013726:	705a      	strb	r2, [r3, #1]
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8013728:	2300      	movs	r3, #0
 801372a:	2200      	movs	r2, #0
 801372c:	2105      	movs	r1, #5
 801372e:	6878      	ldr	r0, [r7, #4]
 8013730:	f000 f908 	bl	8013944 <USBH_OS_PutMessage>
      break;
 8013734:	e05a      	b.n	80137ec <USBH_HandleEnum+0x3e8>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8013736:	687b      	ldr	r3, [r7, #4]
 8013738:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 801373c:	2b00      	cmp	r3, #0
 801373e:	d01f      	beq.n	8013780 <USBH_HandleEnum+0x37c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8013740:	687b      	ldr	r3, [r7, #4]
 8013742:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 8013746:	687b      	ldr	r3, [r7, #4]
 8013748:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 801374c:	23ff      	movs	r3, #255	@ 0xff
 801374e:	6878      	ldr	r0, [r7, #4]
 8013750:	f000 f999 	bl	8013a86 <USBH_Get_StringDesc>
 8013754:	4603      	mov	r3, r0
 8013756:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8013758:	7bbb      	ldrb	r3, [r7, #14]
 801375a:	2b00      	cmp	r3, #0
 801375c:	d103      	bne.n	8013766 <USBH_HandleEnum+0x362>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 801375e:	687b      	ldr	r3, [r7, #4]
 8013760:	2207      	movs	r2, #7
 8013762:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8013764:	e044      	b.n	80137f0 <USBH_HandleEnum+0x3ec>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8013766:	7bbb      	ldrb	r3, [r7, #14]
 8013768:	2b03      	cmp	r3, #3
 801376a:	d141      	bne.n	80137f0 <USBH_HandleEnum+0x3ec>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 801376c:	687b      	ldr	r3, [r7, #4]
 801376e:	2207      	movs	r2, #7
 8013770:	705a      	strb	r2, [r3, #1]
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8013772:	2300      	movs	r3, #0
 8013774:	2200      	movs	r2, #0
 8013776:	2105      	movs	r1, #5
 8013778:	6878      	ldr	r0, [r7, #4]
 801377a:	f000 f8e3 	bl	8013944 <USBH_OS_PutMessage>
      break;
 801377e:	e037      	b.n	80137f0 <USBH_HandleEnum+0x3ec>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8013780:	687b      	ldr	r3, [r7, #4]
 8013782:	2207      	movs	r2, #7
 8013784:	705a      	strb	r2, [r3, #1]
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8013786:	2300      	movs	r3, #0
 8013788:	2200      	movs	r2, #0
 801378a:	2105      	movs	r1, #5
 801378c:	6878      	ldr	r0, [r7, #4]
 801378e:	f000 f8d9 	bl	8013944 <USBH_OS_PutMessage>
      break;
 8013792:	e02d      	b.n	80137f0 <USBH_HandleEnum+0x3ec>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8013794:	687b      	ldr	r3, [r7, #4]
 8013796:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 801379a:	2b00      	cmp	r3, #0
 801379c:	d017      	beq.n	80137ce <USBH_HandleEnum+0x3ca>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 801379e:	687b      	ldr	r3, [r7, #4]
 80137a0:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 80137a4:	687b      	ldr	r3, [r7, #4]
 80137a6:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80137aa:	23ff      	movs	r3, #255	@ 0xff
 80137ac:	6878      	ldr	r0, [r7, #4]
 80137ae:	f000 f96a 	bl	8013a86 <USBH_Get_StringDesc>
 80137b2:	4603      	mov	r3, r0
 80137b4:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80137b6:	7bbb      	ldrb	r3, [r7, #14]
 80137b8:	2b00      	cmp	r3, #0
 80137ba:	d102      	bne.n	80137c2 <USBH_HandleEnum+0x3be>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 80137bc:	2300      	movs	r3, #0
 80137be:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 80137c0:	e018      	b.n	80137f4 <USBH_HandleEnum+0x3f0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80137c2:	7bbb      	ldrb	r3, [r7, #14]
 80137c4:	2b03      	cmp	r3, #3
 80137c6:	d115      	bne.n	80137f4 <USBH_HandleEnum+0x3f0>
          Status = USBH_OK;
 80137c8:	2300      	movs	r3, #0
 80137ca:	73fb      	strb	r3, [r7, #15]
      break;
 80137cc:	e012      	b.n	80137f4 <USBH_HandleEnum+0x3f0>
        Status = USBH_OK;
 80137ce:	2300      	movs	r3, #0
 80137d0:	73fb      	strb	r3, [r7, #15]
      break;
 80137d2:	e00f      	b.n	80137f4 <USBH_HandleEnum+0x3f0>

    default:
      break;
 80137d4:	bf00      	nop
 80137d6:	e00e      	b.n	80137f6 <USBH_HandleEnum+0x3f2>
      break;
 80137d8:	bf00      	nop
 80137da:	e00c      	b.n	80137f6 <USBH_HandleEnum+0x3f2>
      break;
 80137dc:	bf00      	nop
 80137de:	e00a      	b.n	80137f6 <USBH_HandleEnum+0x3f2>
      break;
 80137e0:	bf00      	nop
 80137e2:	e008      	b.n	80137f6 <USBH_HandleEnum+0x3f2>
      break;
 80137e4:	bf00      	nop
 80137e6:	e006      	b.n	80137f6 <USBH_HandleEnum+0x3f2>
      break;
 80137e8:	bf00      	nop
 80137ea:	e004      	b.n	80137f6 <USBH_HandleEnum+0x3f2>
      break;
 80137ec:	bf00      	nop
 80137ee:	e002      	b.n	80137f6 <USBH_HandleEnum+0x3f2>
      break;
 80137f0:	bf00      	nop
 80137f2:	e000      	b.n	80137f6 <USBH_HandleEnum+0x3f2>
      break;
 80137f4:	bf00      	nop
  }
  return Status;
 80137f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80137f8:	4618      	mov	r0, r3
 80137fa:	3710      	adds	r7, #16
 80137fc:	46bd      	mov	sp, r7
 80137fe:	bd80      	pop	{r7, pc}

08013800 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8013800:	b480      	push	{r7}
 8013802:	b083      	sub	sp, #12
 8013804:	af00      	add	r7, sp, #0
 8013806:	6078      	str	r0, [r7, #4]
 8013808:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 801380a:	687b      	ldr	r3, [r7, #4]
 801380c:	683a      	ldr	r2, [r7, #0]
 801380e:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 8013812:	bf00      	nop
 8013814:	370c      	adds	r7, #12
 8013816:	46bd      	mov	sp, r7
 8013818:	f85d 7b04 	ldr.w	r7, [sp], #4
 801381c:	4770      	bx	lr

0801381e <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 801381e:	b580      	push	{r7, lr}
 8013820:	b082      	sub	sp, #8
 8013822:	af00      	add	r7, sp, #0
 8013824:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8013826:	687b      	ldr	r3, [r7, #4]
 8013828:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 801382c:	1c5a      	adds	r2, r3, #1
 801382e:	687b      	ldr	r3, [r7, #4]
 8013830:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8013834:	6878      	ldr	r0, [r7, #4]
 8013836:	f000 f804 	bl	8013842 <USBH_HandleSof>
}
 801383a:	bf00      	nop
 801383c:	3708      	adds	r7, #8
 801383e:	46bd      	mov	sp, r7
 8013840:	bd80      	pop	{r7, pc}

08013842 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8013842:	b580      	push	{r7, lr}
 8013844:	b082      	sub	sp, #8
 8013846:	af00      	add	r7, sp, #0
 8013848:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 801384a:	687b      	ldr	r3, [r7, #4]
 801384c:	781b      	ldrb	r3, [r3, #0]
 801384e:	b2db      	uxtb	r3, r3
 8013850:	2b0b      	cmp	r3, #11
 8013852:	d10a      	bne.n	801386a <USBH_HandleSof+0x28>
 8013854:	687b      	ldr	r3, [r7, #4]
 8013856:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 801385a:	2b00      	cmp	r3, #0
 801385c:	d005      	beq.n	801386a <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 801385e:	687b      	ldr	r3, [r7, #4]
 8013860:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8013864:	699b      	ldr	r3, [r3, #24]
 8013866:	6878      	ldr	r0, [r7, #4]
 8013868:	4798      	blx	r3
  }
}
 801386a:	bf00      	nop
 801386c:	3708      	adds	r7, #8
 801386e:	46bd      	mov	sp, r7
 8013870:	bd80      	pop	{r7, pc}

08013872 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8013872:	b580      	push	{r7, lr}
 8013874:	b082      	sub	sp, #8
 8013876:	af00      	add	r7, sp, #0
 8013878:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 801387a:	687b      	ldr	r3, [r7, #4]
 801387c:	2201      	movs	r2, #1
 801387e:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8013882:	2300      	movs	r3, #0
 8013884:	2200      	movs	r2, #0
 8013886:	2101      	movs	r1, #1
 8013888:	6878      	ldr	r0, [r7, #4]
 801388a:	f000 f85b 	bl	8013944 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return;
 801388e:	bf00      	nop
}
 8013890:	3708      	adds	r7, #8
 8013892:	46bd      	mov	sp, r7
 8013894:	bd80      	pop	{r7, pc}

08013896 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8013896:	b480      	push	{r7}
 8013898:	b083      	sub	sp, #12
 801389a:	af00      	add	r7, sp, #0
 801389c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 801389e:	687b      	ldr	r3, [r7, #4]
 80138a0:	2200      	movs	r2, #0
 80138a2:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 80138a6:	687b      	ldr	r3, [r7, #4]
 80138a8:	2201      	movs	r2, #1
 80138aa:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 80138ae:	bf00      	nop
}
 80138b0:	370c      	adds	r7, #12
 80138b2:	46bd      	mov	sp, r7
 80138b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80138b8:	4770      	bx	lr

080138ba <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 80138ba:	b580      	push	{r7, lr}
 80138bc:	b082      	sub	sp, #8
 80138be:	af00      	add	r7, sp, #0
 80138c0:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 80138c2:	687b      	ldr	r3, [r7, #4]
 80138c4:	2201      	movs	r2, #1
 80138c6:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 80138ca:	687b      	ldr	r3, [r7, #4]
 80138cc:	2200      	movs	r2, #0
 80138ce:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 80138d2:	687b      	ldr	r3, [r7, #4]
 80138d4:	2200      	movs	r2, #0
 80138d6:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80138da:	2300      	movs	r3, #0
 80138dc:	2200      	movs	r2, #0
 80138de:	2101      	movs	r1, #1
 80138e0:	6878      	ldr	r0, [r7, #4]
 80138e2:	f000 f82f 	bl	8013944 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 80138e6:	2300      	movs	r3, #0
}
 80138e8:	4618      	mov	r0, r3
 80138ea:	3708      	adds	r7, #8
 80138ec:	46bd      	mov	sp, r7
 80138ee:	bd80      	pop	{r7, pc}

080138f0 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 80138f0:	b580      	push	{r7, lr}
 80138f2:	b082      	sub	sp, #8
 80138f4:	af00      	add	r7, sp, #0
 80138f6:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 80138f8:	687b      	ldr	r3, [r7, #4]
 80138fa:	2201      	movs	r2, #1
 80138fc:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8013900:	687b      	ldr	r3, [r7, #4]
 8013902:	2200      	movs	r2, #0
 8013904:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8013908:	687b      	ldr	r3, [r7, #4]
 801390a:	2200      	movs	r2, #0
 801390c:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8013910:	6878      	ldr	r0, [r7, #4]
 8013912:	f003 fd60 	bl	80173d6 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8013916:	687b      	ldr	r3, [r7, #4]
 8013918:	791b      	ldrb	r3, [r3, #4]
 801391a:	4619      	mov	r1, r3
 801391c:	6878      	ldr	r0, [r7, #4]
 801391e:	f000 ffc5 	bl	80148ac <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8013922:	687b      	ldr	r3, [r7, #4]
 8013924:	795b      	ldrb	r3, [r3, #5]
 8013926:	4619      	mov	r1, r3
 8013928:	6878      	ldr	r0, [r7, #4]
 801392a:	f000 ffbf 	bl	80148ac <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 801392e:	2300      	movs	r3, #0
 8013930:	2200      	movs	r2, #0
 8013932:	2101      	movs	r1, #1
 8013934:	6878      	ldr	r0, [r7, #4]
 8013936:	f000 f805 	bl	8013944 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 801393a:	2300      	movs	r3, #0
}
 801393c:	4618      	mov	r0, r3
 801393e:	3708      	adds	r7, #8
 8013940:	46bd      	mov	sp, r7
 8013942:	bd80      	pop	{r7, pc}

08013944 <USBH_OS_PutMessage>:
  * @param  timeout message event timeout
  * @param  priority message event priority
  * @retval None
  */
void USBH_OS_PutMessage(USBH_HandleTypeDef *phost, USBH_OSEventTypeDef message, uint32_t timeout, uint32_t priority)
{
 8013944:	b580      	push	{r7, lr}
 8013946:	b086      	sub	sp, #24
 8013948:	af00      	add	r7, sp, #0
 801394a:	60f8      	str	r0, [r7, #12]
 801394c:	607a      	str	r2, [r7, #4]
 801394e:	603b      	str	r3, [r7, #0]
 8013950:	460b      	mov	r3, r1
 8013952:	72fb      	strb	r3, [r7, #11]
  phost->os_msg = (uint32_t)message;
 8013954:	7afa      	ldrb	r2, [r7, #11]
 8013956:	68fb      	ldr	r3, [r7, #12]
 8013958:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0

#if (osCMSIS < 0x20000U)
  UNUSED(priority);

  /* Calculate the number of available spaces */
  uint32_t available_spaces = MSGQUEUE_OBJECTS - osMessageWaiting(phost->os_event);
 801395c:	68fb      	ldr	r3, [r7, #12]
 801395e:	f8d3 33d8 	ldr.w	r3, [r3, #984]	@ 0x3d8
 8013962:	4618      	mov	r0, r3
 8013964:	f001 f9c8 	bl	8014cf8 <osMessageWaiting>
 8013968:	4603      	mov	r3, r0
 801396a:	f1c3 0310 	rsb	r3, r3, #16
 801396e:	617b      	str	r3, [r7, #20]

  if (available_spaces != 0U)
 8013970:	697b      	ldr	r3, [r7, #20]
 8013972:	2b00      	cmp	r3, #0
 8013974:	d009      	beq.n	801398a <USBH_OS_PutMessage+0x46>
  {
    (void)osMessagePut(phost->os_event, phost->os_msg, timeout);
 8013976:	68fb      	ldr	r3, [r7, #12]
 8013978:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 801397c:	68fb      	ldr	r3, [r7, #12]
 801397e:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8013982:	687a      	ldr	r2, [r7, #4]
 8013984:	4619      	mov	r1, r3
 8013986:	f001 f903 	bl	8014b90 <osMessagePut>
  if (osMessageQueueGetSpace(phost->os_event) != 0U)
  {
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, priority, timeout);
  }
#endif /* (osCMSIS < 0x20000U) */
}
 801398a:	bf00      	nop
 801398c:	3718      	adds	r7, #24
 801398e:	46bd      	mov	sp, r7
 8013990:	bd80      	pop	{r7, pc}

08013992 <USBH_Process_OS>:
  * @param  pvParameters not used
  * @retval None
  */
#if (osCMSIS < 0x20000U)
static void USBH_Process_OS(void const *argument)
{
 8013992:	b580      	push	{r7, lr}
 8013994:	b086      	sub	sp, #24
 8013996:	af00      	add	r7, sp, #0
 8013998:	6078      	str	r0, [r7, #4]
  osEvent event;

  for (;;)
  {
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever);
 801399a:	687b      	ldr	r3, [r7, #4]
 801399c:	f8d3 13d8 	ldr.w	r1, [r3, #984]	@ 0x3d8
 80139a0:	f107 030c 	add.w	r3, r7, #12
 80139a4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80139a8:	4618      	mov	r0, r3
 80139aa:	f001 f931 	bl	8014c10 <osMessageGet>
    if (event.status == osEventMessage)
 80139ae:	68fb      	ldr	r3, [r7, #12]
 80139b0:	2b10      	cmp	r3, #16
 80139b2:	d1f2      	bne.n	801399a <USBH_Process_OS+0x8>
    {
      USBH_Process((USBH_HandleTypeDef *)argument);
 80139b4:	6878      	ldr	r0, [r7, #4]
 80139b6:	f7ff fb0b 	bl	8012fd0 <USBH_Process>
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever);
 80139ba:	e7ee      	b.n	801399a <USBH_Process_OS+0x8>

080139bc <USBH_LL_NotifyURBChange>:
  *         Notify URB state Change
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 80139bc:	b580      	push	{r7, lr}
 80139be:	b082      	sub	sp, #8
 80139c0:	af00      	add	r7, sp, #0
 80139c2:	6078      	str	r0, [r7, #4]
#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80139c4:	2300      	movs	r3, #0
 80139c6:	2200      	movs	r2, #0
 80139c8:	2101      	movs	r1, #1
 80139ca:	6878      	ldr	r0, [r7, #4]
 80139cc:	f7ff ffba 	bl	8013944 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 80139d0:	2300      	movs	r3, #0
}
 80139d2:	4618      	mov	r0, r3
 80139d4:	3708      	adds	r7, #8
 80139d6:	46bd      	mov	sp, r7
 80139d8:	bd80      	pop	{r7, pc}

080139da <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 80139da:	b580      	push	{r7, lr}
 80139dc:	b086      	sub	sp, #24
 80139de:	af02      	add	r7, sp, #8
 80139e0:	6078      	str	r0, [r7, #4]
 80139e2:	460b      	mov	r3, r1
 80139e4:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 80139e6:	887b      	ldrh	r3, [r7, #2]
 80139e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80139ec:	d901      	bls.n	80139f2 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80139ee:	2303      	movs	r3, #3
 80139f0:	e01b      	b.n	8013a2a <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 80139f2:	687b      	ldr	r3, [r7, #4]
 80139f4:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 80139f8:	887b      	ldrh	r3, [r7, #2]
 80139fa:	9300      	str	r3, [sp, #0]
 80139fc:	4613      	mov	r3, r2
 80139fe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8013a02:	2100      	movs	r1, #0
 8013a04:	6878      	ldr	r0, [r7, #4]
 8013a06:	f000 f872 	bl	8013aee <USBH_GetDescriptor>
 8013a0a:	4603      	mov	r3, r0
 8013a0c:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8013a0e:	7bfb      	ldrb	r3, [r7, #15]
 8013a10:	2b00      	cmp	r3, #0
 8013a12:	d109      	bne.n	8013a28 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 8013a14:	687b      	ldr	r3, [r7, #4]
 8013a16:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8013a1a:	887a      	ldrh	r2, [r7, #2]
 8013a1c:	4619      	mov	r1, r3
 8013a1e:	6878      	ldr	r0, [r7, #4]
 8013a20:	f000 f92a 	bl	8013c78 <USBH_ParseDevDesc>
 8013a24:	4603      	mov	r3, r0
 8013a26:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8013a28:	7bfb      	ldrb	r3, [r7, #15]
}
 8013a2a:	4618      	mov	r0, r3
 8013a2c:	3710      	adds	r7, #16
 8013a2e:	46bd      	mov	sp, r7
 8013a30:	bd80      	pop	{r7, pc}

08013a32 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8013a32:	b580      	push	{r7, lr}
 8013a34:	b086      	sub	sp, #24
 8013a36:	af02      	add	r7, sp, #8
 8013a38:	6078      	str	r0, [r7, #4]
 8013a3a:	460b      	mov	r3, r1
 8013a3c:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8013a3e:	687b      	ldr	r3, [r7, #4]
 8013a40:	331c      	adds	r3, #28
 8013a42:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 8013a44:	887b      	ldrh	r3, [r7, #2]
 8013a46:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8013a4a:	d901      	bls.n	8013a50 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8013a4c:	2303      	movs	r3, #3
 8013a4e:	e016      	b.n	8013a7e <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8013a50:	887b      	ldrh	r3, [r7, #2]
 8013a52:	9300      	str	r3, [sp, #0]
 8013a54:	68bb      	ldr	r3, [r7, #8]
 8013a56:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013a5a:	2100      	movs	r1, #0
 8013a5c:	6878      	ldr	r0, [r7, #4]
 8013a5e:	f000 f846 	bl	8013aee <USBH_GetDescriptor>
 8013a62:	4603      	mov	r3, r0
 8013a64:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8013a66:	7bfb      	ldrb	r3, [r7, #15]
 8013a68:	2b00      	cmp	r3, #0
 8013a6a:	d107      	bne.n	8013a7c <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8013a6c:	887b      	ldrh	r3, [r7, #2]
 8013a6e:	461a      	mov	r2, r3
 8013a70:	68b9      	ldr	r1, [r7, #8]
 8013a72:	6878      	ldr	r0, [r7, #4]
 8013a74:	f000 f9b0 	bl	8013dd8 <USBH_ParseCfgDesc>
 8013a78:	4603      	mov	r3, r0
 8013a7a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8013a7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8013a7e:	4618      	mov	r0, r3
 8013a80:	3710      	adds	r7, #16
 8013a82:	46bd      	mov	sp, r7
 8013a84:	bd80      	pop	{r7, pc}

08013a86 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 8013a86:	b580      	push	{r7, lr}
 8013a88:	b088      	sub	sp, #32
 8013a8a:	af02      	add	r7, sp, #8
 8013a8c:	60f8      	str	r0, [r7, #12]
 8013a8e:	607a      	str	r2, [r7, #4]
 8013a90:	461a      	mov	r2, r3
 8013a92:	460b      	mov	r3, r1
 8013a94:	72fb      	strb	r3, [r7, #11]
 8013a96:	4613      	mov	r3, r2
 8013a98:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 8013a9a:	893b      	ldrh	r3, [r7, #8]
 8013a9c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8013aa0:	d802      	bhi.n	8013aa8 <USBH_Get_StringDesc+0x22>
 8013aa2:	687b      	ldr	r3, [r7, #4]
 8013aa4:	2b00      	cmp	r3, #0
 8013aa6:	d101      	bne.n	8013aac <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8013aa8:	2303      	movs	r3, #3
 8013aaa:	e01c      	b.n	8013ae6 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 8013aac:	7afb      	ldrb	r3, [r7, #11]
 8013aae:	b29b      	uxth	r3, r3
 8013ab0:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8013ab4:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8013ab6:	68fb      	ldr	r3, [r7, #12]
 8013ab8:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8013abc:	893b      	ldrh	r3, [r7, #8]
 8013abe:	9300      	str	r3, [sp, #0]
 8013ac0:	460b      	mov	r3, r1
 8013ac2:	2100      	movs	r1, #0
 8013ac4:	68f8      	ldr	r0, [r7, #12]
 8013ac6:	f000 f812 	bl	8013aee <USBH_GetDescriptor>
 8013aca:	4603      	mov	r3, r0
 8013acc:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8013ace:	7dfb      	ldrb	r3, [r7, #23]
 8013ad0:	2b00      	cmp	r3, #0
 8013ad2:	d107      	bne.n	8013ae4 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8013ad4:	68fb      	ldr	r3, [r7, #12]
 8013ad6:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8013ada:	893a      	ldrh	r2, [r7, #8]
 8013adc:	6879      	ldr	r1, [r7, #4]
 8013ade:	4618      	mov	r0, r3
 8013ae0:	f000 fb8d 	bl	80141fe <USBH_ParseStringDesc>
  }

  return status;
 8013ae4:	7dfb      	ldrb	r3, [r7, #23]
}
 8013ae6:	4618      	mov	r0, r3
 8013ae8:	3718      	adds	r7, #24
 8013aea:	46bd      	mov	sp, r7
 8013aec:	bd80      	pop	{r7, pc}

08013aee <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 8013aee:	b580      	push	{r7, lr}
 8013af0:	b084      	sub	sp, #16
 8013af2:	af00      	add	r7, sp, #0
 8013af4:	60f8      	str	r0, [r7, #12]
 8013af6:	607b      	str	r3, [r7, #4]
 8013af8:	460b      	mov	r3, r1
 8013afa:	72fb      	strb	r3, [r7, #11]
 8013afc:	4613      	mov	r3, r2
 8013afe:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8013b00:	68fb      	ldr	r3, [r7, #12]
 8013b02:	789b      	ldrb	r3, [r3, #2]
 8013b04:	2b01      	cmp	r3, #1
 8013b06:	d11c      	bne.n	8013b42 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8013b08:	7afb      	ldrb	r3, [r7, #11]
 8013b0a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8013b0e:	b2da      	uxtb	r2, r3
 8013b10:	68fb      	ldr	r3, [r7, #12]
 8013b12:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8013b14:	68fb      	ldr	r3, [r7, #12]
 8013b16:	2206      	movs	r2, #6
 8013b18:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8013b1a:	68fb      	ldr	r3, [r7, #12]
 8013b1c:	893a      	ldrh	r2, [r7, #8]
 8013b1e:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8013b20:	893b      	ldrh	r3, [r7, #8]
 8013b22:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8013b26:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8013b2a:	d104      	bne.n	8013b36 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8013b2c:	68fb      	ldr	r3, [r7, #12]
 8013b2e:	f240 4209 	movw	r2, #1033	@ 0x409
 8013b32:	829a      	strh	r2, [r3, #20]
 8013b34:	e002      	b.n	8013b3c <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8013b36:	68fb      	ldr	r3, [r7, #12]
 8013b38:	2200      	movs	r2, #0
 8013b3a:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8013b3c:	68fb      	ldr	r3, [r7, #12]
 8013b3e:	8b3a      	ldrh	r2, [r7, #24]
 8013b40:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8013b42:	8b3b      	ldrh	r3, [r7, #24]
 8013b44:	461a      	mov	r2, r3
 8013b46:	6879      	ldr	r1, [r7, #4]
 8013b48:	68f8      	ldr	r0, [r7, #12]
 8013b4a:	f000 fba5 	bl	8014298 <USBH_CtlReq>
 8013b4e:	4603      	mov	r3, r0
}
 8013b50:	4618      	mov	r0, r3
 8013b52:	3710      	adds	r7, #16
 8013b54:	46bd      	mov	sp, r7
 8013b56:	bd80      	pop	{r7, pc}

08013b58 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8013b58:	b580      	push	{r7, lr}
 8013b5a:	b082      	sub	sp, #8
 8013b5c:	af00      	add	r7, sp, #0
 8013b5e:	6078      	str	r0, [r7, #4]
 8013b60:	460b      	mov	r3, r1
 8013b62:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8013b64:	687b      	ldr	r3, [r7, #4]
 8013b66:	789b      	ldrb	r3, [r3, #2]
 8013b68:	2b01      	cmp	r3, #1
 8013b6a:	d10f      	bne.n	8013b8c <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8013b6c:	687b      	ldr	r3, [r7, #4]
 8013b6e:	2200      	movs	r2, #0
 8013b70:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8013b72:	687b      	ldr	r3, [r7, #4]
 8013b74:	2205      	movs	r2, #5
 8013b76:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8013b78:	78fb      	ldrb	r3, [r7, #3]
 8013b7a:	b29a      	uxth	r2, r3
 8013b7c:	687b      	ldr	r3, [r7, #4]
 8013b7e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8013b80:	687b      	ldr	r3, [r7, #4]
 8013b82:	2200      	movs	r2, #0
 8013b84:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8013b86:	687b      	ldr	r3, [r7, #4]
 8013b88:	2200      	movs	r2, #0
 8013b8a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8013b8c:	2200      	movs	r2, #0
 8013b8e:	2100      	movs	r1, #0
 8013b90:	6878      	ldr	r0, [r7, #4]
 8013b92:	f000 fb81 	bl	8014298 <USBH_CtlReq>
 8013b96:	4603      	mov	r3, r0
}
 8013b98:	4618      	mov	r0, r3
 8013b9a:	3708      	adds	r7, #8
 8013b9c:	46bd      	mov	sp, r7
 8013b9e:	bd80      	pop	{r7, pc}

08013ba0 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8013ba0:	b580      	push	{r7, lr}
 8013ba2:	b082      	sub	sp, #8
 8013ba4:	af00      	add	r7, sp, #0
 8013ba6:	6078      	str	r0, [r7, #4]
 8013ba8:	460b      	mov	r3, r1
 8013baa:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8013bac:	687b      	ldr	r3, [r7, #4]
 8013bae:	789b      	ldrb	r3, [r3, #2]
 8013bb0:	2b01      	cmp	r3, #1
 8013bb2:	d10e      	bne.n	8013bd2 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8013bb4:	687b      	ldr	r3, [r7, #4]
 8013bb6:	2200      	movs	r2, #0
 8013bb8:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8013bba:	687b      	ldr	r3, [r7, #4]
 8013bbc:	2209      	movs	r2, #9
 8013bbe:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8013bc0:	687b      	ldr	r3, [r7, #4]
 8013bc2:	887a      	ldrh	r2, [r7, #2]
 8013bc4:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8013bc6:	687b      	ldr	r3, [r7, #4]
 8013bc8:	2200      	movs	r2, #0
 8013bca:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8013bcc:	687b      	ldr	r3, [r7, #4]
 8013bce:	2200      	movs	r2, #0
 8013bd0:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8013bd2:	2200      	movs	r2, #0
 8013bd4:	2100      	movs	r1, #0
 8013bd6:	6878      	ldr	r0, [r7, #4]
 8013bd8:	f000 fb5e 	bl	8014298 <USBH_CtlReq>
 8013bdc:	4603      	mov	r3, r0
}
 8013bde:	4618      	mov	r0, r3
 8013be0:	3708      	adds	r7, #8
 8013be2:	46bd      	mov	sp, r7
 8013be4:	bd80      	pop	{r7, pc}

08013be6 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8013be6:	b580      	push	{r7, lr}
 8013be8:	b082      	sub	sp, #8
 8013bea:	af00      	add	r7, sp, #0
 8013bec:	6078      	str	r0, [r7, #4]
 8013bee:	460b      	mov	r3, r1
 8013bf0:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8013bf2:	687b      	ldr	r3, [r7, #4]
 8013bf4:	789b      	ldrb	r3, [r3, #2]
 8013bf6:	2b01      	cmp	r3, #1
 8013bf8:	d10f      	bne.n	8013c1a <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8013bfa:	687b      	ldr	r3, [r7, #4]
 8013bfc:	2200      	movs	r2, #0
 8013bfe:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8013c00:	687b      	ldr	r3, [r7, #4]
 8013c02:	2203      	movs	r2, #3
 8013c04:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8013c06:	78fb      	ldrb	r3, [r7, #3]
 8013c08:	b29a      	uxth	r2, r3
 8013c0a:	687b      	ldr	r3, [r7, #4]
 8013c0c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8013c0e:	687b      	ldr	r3, [r7, #4]
 8013c10:	2200      	movs	r2, #0
 8013c12:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8013c14:	687b      	ldr	r3, [r7, #4]
 8013c16:	2200      	movs	r2, #0
 8013c18:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8013c1a:	2200      	movs	r2, #0
 8013c1c:	2100      	movs	r1, #0
 8013c1e:	6878      	ldr	r0, [r7, #4]
 8013c20:	f000 fb3a 	bl	8014298 <USBH_CtlReq>
 8013c24:	4603      	mov	r3, r0
}
 8013c26:	4618      	mov	r0, r3
 8013c28:	3708      	adds	r7, #8
 8013c2a:	46bd      	mov	sp, r7
 8013c2c:	bd80      	pop	{r7, pc}

08013c2e <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8013c2e:	b580      	push	{r7, lr}
 8013c30:	b082      	sub	sp, #8
 8013c32:	af00      	add	r7, sp, #0
 8013c34:	6078      	str	r0, [r7, #4]
 8013c36:	460b      	mov	r3, r1
 8013c38:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8013c3a:	687b      	ldr	r3, [r7, #4]
 8013c3c:	789b      	ldrb	r3, [r3, #2]
 8013c3e:	2b01      	cmp	r3, #1
 8013c40:	d10f      	bne.n	8013c62 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8013c42:	687b      	ldr	r3, [r7, #4]
 8013c44:	2202      	movs	r2, #2
 8013c46:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8013c48:	687b      	ldr	r3, [r7, #4]
 8013c4a:	2201      	movs	r2, #1
 8013c4c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8013c4e:	687b      	ldr	r3, [r7, #4]
 8013c50:	2200      	movs	r2, #0
 8013c52:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8013c54:	78fb      	ldrb	r3, [r7, #3]
 8013c56:	b29a      	uxth	r2, r3
 8013c58:	687b      	ldr	r3, [r7, #4]
 8013c5a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8013c5c:	687b      	ldr	r3, [r7, #4]
 8013c5e:	2200      	movs	r2, #0
 8013c60:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8013c62:	2200      	movs	r2, #0
 8013c64:	2100      	movs	r1, #0
 8013c66:	6878      	ldr	r0, [r7, #4]
 8013c68:	f000 fb16 	bl	8014298 <USBH_CtlReq>
 8013c6c:	4603      	mov	r3, r0
}
 8013c6e:	4618      	mov	r0, r3
 8013c70:	3708      	adds	r7, #8
 8013c72:	46bd      	mov	sp, r7
 8013c74:	bd80      	pop	{r7, pc}
	...

08013c78 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8013c78:	b480      	push	{r7}
 8013c7a:	b087      	sub	sp, #28
 8013c7c:	af00      	add	r7, sp, #0
 8013c7e:	60f8      	str	r0, [r7, #12]
 8013c80:	60b9      	str	r1, [r7, #8]
 8013c82:	4613      	mov	r3, r2
 8013c84:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 8013c86:	68fb      	ldr	r3, [r7, #12]
 8013c88:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8013c8c:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 8013c8e:	2300      	movs	r3, #0
 8013c90:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 8013c92:	68bb      	ldr	r3, [r7, #8]
 8013c94:	2b00      	cmp	r3, #0
 8013c96:	d101      	bne.n	8013c9c <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8013c98:	2302      	movs	r3, #2
 8013c9a:	e094      	b.n	8013dc6 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 8013c9c:	68bb      	ldr	r3, [r7, #8]
 8013c9e:	781a      	ldrb	r2, [r3, #0]
 8013ca0:	693b      	ldr	r3, [r7, #16]
 8013ca2:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8013ca4:	68bb      	ldr	r3, [r7, #8]
 8013ca6:	785a      	ldrb	r2, [r3, #1]
 8013ca8:	693b      	ldr	r3, [r7, #16]
 8013caa:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8013cac:	68bb      	ldr	r3, [r7, #8]
 8013cae:	3302      	adds	r3, #2
 8013cb0:	781b      	ldrb	r3, [r3, #0]
 8013cb2:	461a      	mov	r2, r3
 8013cb4:	68bb      	ldr	r3, [r7, #8]
 8013cb6:	3303      	adds	r3, #3
 8013cb8:	781b      	ldrb	r3, [r3, #0]
 8013cba:	021b      	lsls	r3, r3, #8
 8013cbc:	b29b      	uxth	r3, r3
 8013cbe:	4313      	orrs	r3, r2
 8013cc0:	b29a      	uxth	r2, r3
 8013cc2:	693b      	ldr	r3, [r7, #16]
 8013cc4:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 8013cc6:	68bb      	ldr	r3, [r7, #8]
 8013cc8:	791a      	ldrb	r2, [r3, #4]
 8013cca:	693b      	ldr	r3, [r7, #16]
 8013ccc:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 8013cce:	68bb      	ldr	r3, [r7, #8]
 8013cd0:	795a      	ldrb	r2, [r3, #5]
 8013cd2:	693b      	ldr	r3, [r7, #16]
 8013cd4:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 8013cd6:	68bb      	ldr	r3, [r7, #8]
 8013cd8:	799a      	ldrb	r2, [r3, #6]
 8013cda:	693b      	ldr	r3, [r7, #16]
 8013cdc:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 8013cde:	68bb      	ldr	r3, [r7, #8]
 8013ce0:	79da      	ldrb	r2, [r3, #7]
 8013ce2:	693b      	ldr	r3, [r7, #16]
 8013ce4:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8013ce6:	68fb      	ldr	r3, [r7, #12]
 8013ce8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8013cec:	2b00      	cmp	r3, #0
 8013cee:	d004      	beq.n	8013cfa <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8013cf0:	68fb      	ldr	r3, [r7, #12]
 8013cf2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8013cf6:	2b01      	cmp	r3, #1
 8013cf8:	d11b      	bne.n	8013d32 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 8013cfa:	693b      	ldr	r3, [r7, #16]
 8013cfc:	79db      	ldrb	r3, [r3, #7]
 8013cfe:	2b20      	cmp	r3, #32
 8013d00:	dc0f      	bgt.n	8013d22 <USBH_ParseDevDesc+0xaa>
 8013d02:	2b08      	cmp	r3, #8
 8013d04:	db0f      	blt.n	8013d26 <USBH_ParseDevDesc+0xae>
 8013d06:	3b08      	subs	r3, #8
 8013d08:	4a32      	ldr	r2, [pc, #200]	@ (8013dd4 <USBH_ParseDevDesc+0x15c>)
 8013d0a:	fa22 f303 	lsr.w	r3, r2, r3
 8013d0e:	f003 0301 	and.w	r3, r3, #1
 8013d12:	2b00      	cmp	r3, #0
 8013d14:	bf14      	ite	ne
 8013d16:	2301      	movne	r3, #1
 8013d18:	2300      	moveq	r3, #0
 8013d1a:	b2db      	uxtb	r3, r3
 8013d1c:	2b00      	cmp	r3, #0
 8013d1e:	d106      	bne.n	8013d2e <USBH_ParseDevDesc+0xb6>
 8013d20:	e001      	b.n	8013d26 <USBH_ParseDevDesc+0xae>
 8013d22:	2b40      	cmp	r3, #64	@ 0x40
 8013d24:	d003      	beq.n	8013d2e <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 8013d26:	693b      	ldr	r3, [r7, #16]
 8013d28:	2208      	movs	r2, #8
 8013d2a:	71da      	strb	r2, [r3, #7]
        break;
 8013d2c:	e000      	b.n	8013d30 <USBH_ParseDevDesc+0xb8>
        break;
 8013d2e:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 8013d30:	e00e      	b.n	8013d50 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8013d32:	68fb      	ldr	r3, [r7, #12]
 8013d34:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8013d38:	2b02      	cmp	r3, #2
 8013d3a:	d107      	bne.n	8013d4c <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 8013d3c:	693b      	ldr	r3, [r7, #16]
 8013d3e:	79db      	ldrb	r3, [r3, #7]
 8013d40:	2b08      	cmp	r3, #8
 8013d42:	d005      	beq.n	8013d50 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 8013d44:	693b      	ldr	r3, [r7, #16]
 8013d46:	2208      	movs	r2, #8
 8013d48:	71da      	strb	r2, [r3, #7]
 8013d4a:	e001      	b.n	8013d50 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8013d4c:	2303      	movs	r3, #3
 8013d4e:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 8013d50:	88fb      	ldrh	r3, [r7, #6]
 8013d52:	2b08      	cmp	r3, #8
 8013d54:	d936      	bls.n	8013dc4 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 8013d56:	68bb      	ldr	r3, [r7, #8]
 8013d58:	3308      	adds	r3, #8
 8013d5a:	781b      	ldrb	r3, [r3, #0]
 8013d5c:	461a      	mov	r2, r3
 8013d5e:	68bb      	ldr	r3, [r7, #8]
 8013d60:	3309      	adds	r3, #9
 8013d62:	781b      	ldrb	r3, [r3, #0]
 8013d64:	021b      	lsls	r3, r3, #8
 8013d66:	b29b      	uxth	r3, r3
 8013d68:	4313      	orrs	r3, r2
 8013d6a:	b29a      	uxth	r2, r3
 8013d6c:	693b      	ldr	r3, [r7, #16]
 8013d6e:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8013d70:	68bb      	ldr	r3, [r7, #8]
 8013d72:	330a      	adds	r3, #10
 8013d74:	781b      	ldrb	r3, [r3, #0]
 8013d76:	461a      	mov	r2, r3
 8013d78:	68bb      	ldr	r3, [r7, #8]
 8013d7a:	330b      	adds	r3, #11
 8013d7c:	781b      	ldrb	r3, [r3, #0]
 8013d7e:	021b      	lsls	r3, r3, #8
 8013d80:	b29b      	uxth	r3, r3
 8013d82:	4313      	orrs	r3, r2
 8013d84:	b29a      	uxth	r2, r3
 8013d86:	693b      	ldr	r3, [r7, #16]
 8013d88:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 8013d8a:	68bb      	ldr	r3, [r7, #8]
 8013d8c:	330c      	adds	r3, #12
 8013d8e:	781b      	ldrb	r3, [r3, #0]
 8013d90:	461a      	mov	r2, r3
 8013d92:	68bb      	ldr	r3, [r7, #8]
 8013d94:	330d      	adds	r3, #13
 8013d96:	781b      	ldrb	r3, [r3, #0]
 8013d98:	021b      	lsls	r3, r3, #8
 8013d9a:	b29b      	uxth	r3, r3
 8013d9c:	4313      	orrs	r3, r2
 8013d9e:	b29a      	uxth	r2, r3
 8013da0:	693b      	ldr	r3, [r7, #16]
 8013da2:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8013da4:	68bb      	ldr	r3, [r7, #8]
 8013da6:	7b9a      	ldrb	r2, [r3, #14]
 8013da8:	693b      	ldr	r3, [r7, #16]
 8013daa:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8013dac:	68bb      	ldr	r3, [r7, #8]
 8013dae:	7bda      	ldrb	r2, [r3, #15]
 8013db0:	693b      	ldr	r3, [r7, #16]
 8013db2:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8013db4:	68bb      	ldr	r3, [r7, #8]
 8013db6:	7c1a      	ldrb	r2, [r3, #16]
 8013db8:	693b      	ldr	r3, [r7, #16]
 8013dba:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8013dbc:	68bb      	ldr	r3, [r7, #8]
 8013dbe:	7c5a      	ldrb	r2, [r3, #17]
 8013dc0:	693b      	ldr	r3, [r7, #16]
 8013dc2:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8013dc4:	7dfb      	ldrb	r3, [r7, #23]
}
 8013dc6:	4618      	mov	r0, r3
 8013dc8:	371c      	adds	r7, #28
 8013dca:	46bd      	mov	sp, r7
 8013dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013dd0:	4770      	bx	lr
 8013dd2:	bf00      	nop
 8013dd4:	01000101 	.word	0x01000101

08013dd8 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8013dd8:	b580      	push	{r7, lr}
 8013dda:	b08c      	sub	sp, #48	@ 0x30
 8013ddc:	af00      	add	r7, sp, #0
 8013dde:	60f8      	str	r0, [r7, #12]
 8013de0:	60b9      	str	r1, [r7, #8]
 8013de2:	4613      	mov	r3, r2
 8013de4:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8013de6:	68fb      	ldr	r3, [r7, #12]
 8013de8:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8013dec:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8013dee:	2300      	movs	r3, #0
 8013df0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8013df4:	2300      	movs	r3, #0
 8013df6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 8013dfa:	2300      	movs	r3, #0
 8013dfc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 8013e00:	68bb      	ldr	r3, [r7, #8]
 8013e02:	2b00      	cmp	r3, #0
 8013e04:	d101      	bne.n	8013e0a <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 8013e06:	2302      	movs	r3, #2
 8013e08:	e0de      	b.n	8013fc8 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 8013e0a:	68bb      	ldr	r3, [r7, #8]
 8013e0c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 8013e0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013e10:	781b      	ldrb	r3, [r3, #0]
 8013e12:	2b09      	cmp	r3, #9
 8013e14:	d002      	beq.n	8013e1c <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8013e16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013e18:	2209      	movs	r2, #9
 8013e1a:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 8013e1c:	68bb      	ldr	r3, [r7, #8]
 8013e1e:	781a      	ldrb	r2, [r3, #0]
 8013e20:	6a3b      	ldr	r3, [r7, #32]
 8013e22:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 8013e24:	68bb      	ldr	r3, [r7, #8]
 8013e26:	785a      	ldrb	r2, [r3, #1]
 8013e28:	6a3b      	ldr	r3, [r7, #32]
 8013e2a:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8013e2c:	68bb      	ldr	r3, [r7, #8]
 8013e2e:	3302      	adds	r3, #2
 8013e30:	781b      	ldrb	r3, [r3, #0]
 8013e32:	461a      	mov	r2, r3
 8013e34:	68bb      	ldr	r3, [r7, #8]
 8013e36:	3303      	adds	r3, #3
 8013e38:	781b      	ldrb	r3, [r3, #0]
 8013e3a:	021b      	lsls	r3, r3, #8
 8013e3c:	b29b      	uxth	r3, r3
 8013e3e:	4313      	orrs	r3, r2
 8013e40:	b29b      	uxth	r3, r3
 8013e42:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8013e46:	bf28      	it	cs
 8013e48:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 8013e4c:	b29a      	uxth	r2, r3
 8013e4e:	6a3b      	ldr	r3, [r7, #32]
 8013e50:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 8013e52:	68bb      	ldr	r3, [r7, #8]
 8013e54:	791a      	ldrb	r2, [r3, #4]
 8013e56:	6a3b      	ldr	r3, [r7, #32]
 8013e58:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 8013e5a:	68bb      	ldr	r3, [r7, #8]
 8013e5c:	795a      	ldrb	r2, [r3, #5]
 8013e5e:	6a3b      	ldr	r3, [r7, #32]
 8013e60:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 8013e62:	68bb      	ldr	r3, [r7, #8]
 8013e64:	799a      	ldrb	r2, [r3, #6]
 8013e66:	6a3b      	ldr	r3, [r7, #32]
 8013e68:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 8013e6a:	68bb      	ldr	r3, [r7, #8]
 8013e6c:	79da      	ldrb	r2, [r3, #7]
 8013e6e:	6a3b      	ldr	r3, [r7, #32]
 8013e70:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 8013e72:	68bb      	ldr	r3, [r7, #8]
 8013e74:	7a1a      	ldrb	r2, [r3, #8]
 8013e76:	6a3b      	ldr	r3, [r7, #32]
 8013e78:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8013e7a:	88fb      	ldrh	r3, [r7, #6]
 8013e7c:	2b09      	cmp	r3, #9
 8013e7e:	f240 80a1 	bls.w	8013fc4 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 8013e82:	2309      	movs	r3, #9
 8013e84:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8013e86:	2300      	movs	r3, #0
 8013e88:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8013e8a:	e085      	b.n	8013f98 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8013e8c:	f107 0316 	add.w	r3, r7, #22
 8013e90:	4619      	mov	r1, r3
 8013e92:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8013e94:	f000 f9e6 	bl	8014264 <USBH_GetNextDesc>
 8013e98:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 8013e9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013e9c:	785b      	ldrb	r3, [r3, #1]
 8013e9e:	2b04      	cmp	r3, #4
 8013ea0:	d17a      	bne.n	8013f98 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8013ea2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013ea4:	781b      	ldrb	r3, [r3, #0]
 8013ea6:	2b09      	cmp	r3, #9
 8013ea8:	d002      	beq.n	8013eb0 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8013eaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013eac:	2209      	movs	r2, #9
 8013eae:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8013eb0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013eb4:	221a      	movs	r2, #26
 8013eb6:	fb02 f303 	mul.w	r3, r2, r3
 8013eba:	3308      	adds	r3, #8
 8013ebc:	6a3a      	ldr	r2, [r7, #32]
 8013ebe:	4413      	add	r3, r2
 8013ec0:	3302      	adds	r3, #2
 8013ec2:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8013ec4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8013ec6:	69f8      	ldr	r0, [r7, #28]
 8013ec8:	f000 f882 	bl	8013fd0 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8013ecc:	2300      	movs	r3, #0
 8013ece:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8013ed2:	2300      	movs	r3, #0
 8013ed4:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8013ed6:	e043      	b.n	8013f60 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8013ed8:	f107 0316 	add.w	r3, r7, #22
 8013edc:	4619      	mov	r1, r3
 8013ede:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8013ee0:	f000 f9c0 	bl	8014264 <USBH_GetNextDesc>
 8013ee4:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8013ee6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013ee8:	785b      	ldrb	r3, [r3, #1]
 8013eea:	2b05      	cmp	r3, #5
 8013eec:	d138      	bne.n	8013f60 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 8013eee:	69fb      	ldr	r3, [r7, #28]
 8013ef0:	795b      	ldrb	r3, [r3, #5]
 8013ef2:	2b01      	cmp	r3, #1
 8013ef4:	d113      	bne.n	8013f1e <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8013ef6:	69fb      	ldr	r3, [r7, #28]
 8013ef8:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 8013efa:	2b02      	cmp	r3, #2
 8013efc:	d003      	beq.n	8013f06 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8013efe:	69fb      	ldr	r3, [r7, #28]
 8013f00:	799b      	ldrb	r3, [r3, #6]
 8013f02:	2b03      	cmp	r3, #3
 8013f04:	d10b      	bne.n	8013f1e <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8013f06:	69fb      	ldr	r3, [r7, #28]
 8013f08:	79db      	ldrb	r3, [r3, #7]
 8013f0a:	2b00      	cmp	r3, #0
 8013f0c:	d10b      	bne.n	8013f26 <USBH_ParseCfgDesc+0x14e>
 8013f0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013f10:	781b      	ldrb	r3, [r3, #0]
 8013f12:	2b09      	cmp	r3, #9
 8013f14:	d007      	beq.n	8013f26 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 8013f16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013f18:	2209      	movs	r2, #9
 8013f1a:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8013f1c:	e003      	b.n	8013f26 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8013f1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013f20:	2207      	movs	r2, #7
 8013f22:	701a      	strb	r2, [r3, #0]
 8013f24:	e000      	b.n	8013f28 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8013f26:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8013f28:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013f2c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8013f30:	3201      	adds	r2, #1
 8013f32:	00d2      	lsls	r2, r2, #3
 8013f34:	211a      	movs	r1, #26
 8013f36:	fb01 f303 	mul.w	r3, r1, r3
 8013f3a:	4413      	add	r3, r2
 8013f3c:	3308      	adds	r3, #8
 8013f3e:	6a3a      	ldr	r2, [r7, #32]
 8013f40:	4413      	add	r3, r2
 8013f42:	3304      	adds	r3, #4
 8013f44:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8013f46:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8013f48:	69b9      	ldr	r1, [r7, #24]
 8013f4a:	68f8      	ldr	r0, [r7, #12]
 8013f4c:	f000 f86f 	bl	801402e <USBH_ParseEPDesc>
 8013f50:	4603      	mov	r3, r0
 8013f52:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 8013f56:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8013f5a:	3301      	adds	r3, #1
 8013f5c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8013f60:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8013f64:	2b01      	cmp	r3, #1
 8013f66:	d80a      	bhi.n	8013f7e <USBH_ParseCfgDesc+0x1a6>
 8013f68:	69fb      	ldr	r3, [r7, #28]
 8013f6a:	791b      	ldrb	r3, [r3, #4]
 8013f6c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8013f70:	429a      	cmp	r2, r3
 8013f72:	d204      	bcs.n	8013f7e <USBH_ParseCfgDesc+0x1a6>
 8013f74:	6a3b      	ldr	r3, [r7, #32]
 8013f76:	885a      	ldrh	r2, [r3, #2]
 8013f78:	8afb      	ldrh	r3, [r7, #22]
 8013f7a:	429a      	cmp	r2, r3
 8013f7c:	d8ac      	bhi.n	8013ed8 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8013f7e:	69fb      	ldr	r3, [r7, #28]
 8013f80:	791b      	ldrb	r3, [r3, #4]
 8013f82:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8013f86:	429a      	cmp	r2, r3
 8013f88:	d201      	bcs.n	8013f8e <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 8013f8a:	2303      	movs	r3, #3
 8013f8c:	e01c      	b.n	8013fc8 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 8013f8e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013f92:	3301      	adds	r3, #1
 8013f94:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8013f98:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013f9c:	2b01      	cmp	r3, #1
 8013f9e:	d805      	bhi.n	8013fac <USBH_ParseCfgDesc+0x1d4>
 8013fa0:	6a3b      	ldr	r3, [r7, #32]
 8013fa2:	885a      	ldrh	r2, [r3, #2]
 8013fa4:	8afb      	ldrh	r3, [r7, #22]
 8013fa6:	429a      	cmp	r2, r3
 8013fa8:	f63f af70 	bhi.w	8013e8c <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8013fac:	6a3b      	ldr	r3, [r7, #32]
 8013fae:	791b      	ldrb	r3, [r3, #4]
 8013fb0:	2b02      	cmp	r3, #2
 8013fb2:	bf28      	it	cs
 8013fb4:	2302      	movcs	r3, #2
 8013fb6:	b2db      	uxtb	r3, r3
 8013fb8:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8013fbc:	429a      	cmp	r2, r3
 8013fbe:	d201      	bcs.n	8013fc4 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 8013fc0:	2303      	movs	r3, #3
 8013fc2:	e001      	b.n	8013fc8 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 8013fc4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8013fc8:	4618      	mov	r0, r3
 8013fca:	3730      	adds	r7, #48	@ 0x30
 8013fcc:	46bd      	mov	sp, r7
 8013fce:	bd80      	pop	{r7, pc}

08013fd0 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8013fd0:	b480      	push	{r7}
 8013fd2:	b083      	sub	sp, #12
 8013fd4:	af00      	add	r7, sp, #0
 8013fd6:	6078      	str	r0, [r7, #4]
 8013fd8:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8013fda:	683b      	ldr	r3, [r7, #0]
 8013fdc:	781a      	ldrb	r2, [r3, #0]
 8013fde:	687b      	ldr	r3, [r7, #4]
 8013fe0:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 8013fe2:	683b      	ldr	r3, [r7, #0]
 8013fe4:	785a      	ldrb	r2, [r3, #1]
 8013fe6:	687b      	ldr	r3, [r7, #4]
 8013fe8:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 8013fea:	683b      	ldr	r3, [r7, #0]
 8013fec:	789a      	ldrb	r2, [r3, #2]
 8013fee:	687b      	ldr	r3, [r7, #4]
 8013ff0:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 8013ff2:	683b      	ldr	r3, [r7, #0]
 8013ff4:	78da      	ldrb	r2, [r3, #3]
 8013ff6:	687b      	ldr	r3, [r7, #4]
 8013ff8:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 8013ffa:	683b      	ldr	r3, [r7, #0]
 8013ffc:	791a      	ldrb	r2, [r3, #4]
 8013ffe:	687b      	ldr	r3, [r7, #4]
 8014000:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 8014002:	683b      	ldr	r3, [r7, #0]
 8014004:	795a      	ldrb	r2, [r3, #5]
 8014006:	687b      	ldr	r3, [r7, #4]
 8014008:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 801400a:	683b      	ldr	r3, [r7, #0]
 801400c:	799a      	ldrb	r2, [r3, #6]
 801400e:	687b      	ldr	r3, [r7, #4]
 8014010:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 8014012:	683b      	ldr	r3, [r7, #0]
 8014014:	79da      	ldrb	r2, [r3, #7]
 8014016:	687b      	ldr	r3, [r7, #4]
 8014018:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 801401a:	683b      	ldr	r3, [r7, #0]
 801401c:	7a1a      	ldrb	r2, [r3, #8]
 801401e:	687b      	ldr	r3, [r7, #4]
 8014020:	721a      	strb	r2, [r3, #8]
}
 8014022:	bf00      	nop
 8014024:	370c      	adds	r7, #12
 8014026:	46bd      	mov	sp, r7
 8014028:	f85d 7b04 	ldr.w	r7, [sp], #4
 801402c:	4770      	bx	lr

0801402e <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 801402e:	b480      	push	{r7}
 8014030:	b087      	sub	sp, #28
 8014032:	af00      	add	r7, sp, #0
 8014034:	60f8      	str	r0, [r7, #12]
 8014036:	60b9      	str	r1, [r7, #8]
 8014038:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 801403a:	2300      	movs	r3, #0
 801403c:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 801403e:	687b      	ldr	r3, [r7, #4]
 8014040:	781a      	ldrb	r2, [r3, #0]
 8014042:	68bb      	ldr	r3, [r7, #8]
 8014044:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 8014046:	687b      	ldr	r3, [r7, #4]
 8014048:	785a      	ldrb	r2, [r3, #1]
 801404a:	68bb      	ldr	r3, [r7, #8]
 801404c:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 801404e:	687b      	ldr	r3, [r7, #4]
 8014050:	789a      	ldrb	r2, [r3, #2]
 8014052:	68bb      	ldr	r3, [r7, #8]
 8014054:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8014056:	687b      	ldr	r3, [r7, #4]
 8014058:	78da      	ldrb	r2, [r3, #3]
 801405a:	68bb      	ldr	r3, [r7, #8]
 801405c:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 801405e:	687b      	ldr	r3, [r7, #4]
 8014060:	3304      	adds	r3, #4
 8014062:	781b      	ldrb	r3, [r3, #0]
 8014064:	461a      	mov	r2, r3
 8014066:	687b      	ldr	r3, [r7, #4]
 8014068:	3305      	adds	r3, #5
 801406a:	781b      	ldrb	r3, [r3, #0]
 801406c:	021b      	lsls	r3, r3, #8
 801406e:	b29b      	uxth	r3, r3
 8014070:	4313      	orrs	r3, r2
 8014072:	b29a      	uxth	r2, r3
 8014074:	68bb      	ldr	r3, [r7, #8]
 8014076:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8014078:	687b      	ldr	r3, [r7, #4]
 801407a:	799a      	ldrb	r2, [r3, #6]
 801407c:	68bb      	ldr	r3, [r7, #8]
 801407e:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8014080:	68bb      	ldr	r3, [r7, #8]
 8014082:	889b      	ldrh	r3, [r3, #4]
 8014084:	2b00      	cmp	r3, #0
 8014086:	d009      	beq.n	801409c <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8014088:	68bb      	ldr	r3, [r7, #8]
 801408a:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 801408c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8014090:	d804      	bhi.n	801409c <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8014092:	68bb      	ldr	r3, [r7, #8]
 8014094:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8014096:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801409a:	d901      	bls.n	80140a0 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 801409c:	2303      	movs	r3, #3
 801409e:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 80140a0:	68fb      	ldr	r3, [r7, #12]
 80140a2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80140a6:	2b00      	cmp	r3, #0
 80140a8:	d136      	bne.n	8014118 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 80140aa:	68bb      	ldr	r3, [r7, #8]
 80140ac:	78db      	ldrb	r3, [r3, #3]
 80140ae:	f003 0303 	and.w	r3, r3, #3
 80140b2:	2b02      	cmp	r3, #2
 80140b4:	d108      	bne.n	80140c8 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 80140b6:	68bb      	ldr	r3, [r7, #8]
 80140b8:	889b      	ldrh	r3, [r3, #4]
 80140ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80140be:	f240 8097 	bls.w	80141f0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80140c2:	2303      	movs	r3, #3
 80140c4:	75fb      	strb	r3, [r7, #23]
 80140c6:	e093      	b.n	80141f0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 80140c8:	68bb      	ldr	r3, [r7, #8]
 80140ca:	78db      	ldrb	r3, [r3, #3]
 80140cc:	f003 0303 	and.w	r3, r3, #3
 80140d0:	2b00      	cmp	r3, #0
 80140d2:	d107      	bne.n	80140e4 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 80140d4:	68bb      	ldr	r3, [r7, #8]
 80140d6:	889b      	ldrh	r3, [r3, #4]
 80140d8:	2b40      	cmp	r3, #64	@ 0x40
 80140da:	f240 8089 	bls.w	80141f0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80140de:	2303      	movs	r3, #3
 80140e0:	75fb      	strb	r3, [r7, #23]
 80140e2:	e085      	b.n	80141f0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 80140e4:	68bb      	ldr	r3, [r7, #8]
 80140e6:	78db      	ldrb	r3, [r3, #3]
 80140e8:	f003 0303 	and.w	r3, r3, #3
 80140ec:	2b01      	cmp	r3, #1
 80140ee:	d005      	beq.n	80140fc <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 80140f0:	68bb      	ldr	r3, [r7, #8]
 80140f2:	78db      	ldrb	r3, [r3, #3]
 80140f4:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 80140f8:	2b03      	cmp	r3, #3
 80140fa:	d10a      	bne.n	8014112 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80140fc:	68bb      	ldr	r3, [r7, #8]
 80140fe:	799b      	ldrb	r3, [r3, #6]
 8014100:	2b00      	cmp	r3, #0
 8014102:	d003      	beq.n	801410c <USBH_ParseEPDesc+0xde>
 8014104:	68bb      	ldr	r3, [r7, #8]
 8014106:	799b      	ldrb	r3, [r3, #6]
 8014108:	2b10      	cmp	r3, #16
 801410a:	d970      	bls.n	80141ee <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 801410c:	2303      	movs	r3, #3
 801410e:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8014110:	e06d      	b.n	80141ee <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8014112:	2303      	movs	r3, #3
 8014114:	75fb      	strb	r3, [r7, #23]
 8014116:	e06b      	b.n	80141f0 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8014118:	68fb      	ldr	r3, [r7, #12]
 801411a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 801411e:	2b01      	cmp	r3, #1
 8014120:	d13c      	bne.n	801419c <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8014122:	68bb      	ldr	r3, [r7, #8]
 8014124:	78db      	ldrb	r3, [r3, #3]
 8014126:	f003 0303 	and.w	r3, r3, #3
 801412a:	2b02      	cmp	r3, #2
 801412c:	d005      	beq.n	801413a <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 801412e:	68bb      	ldr	r3, [r7, #8]
 8014130:	78db      	ldrb	r3, [r3, #3]
 8014132:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8014136:	2b00      	cmp	r3, #0
 8014138:	d106      	bne.n	8014148 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 801413a:	68bb      	ldr	r3, [r7, #8]
 801413c:	889b      	ldrh	r3, [r3, #4]
 801413e:	2b40      	cmp	r3, #64	@ 0x40
 8014140:	d956      	bls.n	80141f0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8014142:	2303      	movs	r3, #3
 8014144:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8014146:	e053      	b.n	80141f0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8014148:	68bb      	ldr	r3, [r7, #8]
 801414a:	78db      	ldrb	r3, [r3, #3]
 801414c:	f003 0303 	and.w	r3, r3, #3
 8014150:	2b01      	cmp	r3, #1
 8014152:	d10e      	bne.n	8014172 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8014154:	68bb      	ldr	r3, [r7, #8]
 8014156:	799b      	ldrb	r3, [r3, #6]
 8014158:	2b00      	cmp	r3, #0
 801415a:	d007      	beq.n	801416c <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 801415c:	68bb      	ldr	r3, [r7, #8]
 801415e:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 8014160:	2b10      	cmp	r3, #16
 8014162:	d803      	bhi.n	801416c <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 8014164:	68bb      	ldr	r3, [r7, #8]
 8014166:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8014168:	2b40      	cmp	r3, #64	@ 0x40
 801416a:	d941      	bls.n	80141f0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 801416c:	2303      	movs	r3, #3
 801416e:	75fb      	strb	r3, [r7, #23]
 8014170:	e03e      	b.n	80141f0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8014172:	68bb      	ldr	r3, [r7, #8]
 8014174:	78db      	ldrb	r3, [r3, #3]
 8014176:	f003 0303 	and.w	r3, r3, #3
 801417a:	2b03      	cmp	r3, #3
 801417c:	d10b      	bne.n	8014196 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 801417e:	68bb      	ldr	r3, [r7, #8]
 8014180:	799b      	ldrb	r3, [r3, #6]
 8014182:	2b00      	cmp	r3, #0
 8014184:	d004      	beq.n	8014190 <USBH_ParseEPDesc+0x162>
 8014186:	68bb      	ldr	r3, [r7, #8]
 8014188:	889b      	ldrh	r3, [r3, #4]
 801418a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801418e:	d32f      	bcc.n	80141f0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8014190:	2303      	movs	r3, #3
 8014192:	75fb      	strb	r3, [r7, #23]
 8014194:	e02c      	b.n	80141f0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8014196:	2303      	movs	r3, #3
 8014198:	75fb      	strb	r3, [r7, #23]
 801419a:	e029      	b.n	80141f0 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 801419c:	68fb      	ldr	r3, [r7, #12]
 801419e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80141a2:	2b02      	cmp	r3, #2
 80141a4:	d120      	bne.n	80141e8 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 80141a6:	68bb      	ldr	r3, [r7, #8]
 80141a8:	78db      	ldrb	r3, [r3, #3]
 80141aa:	f003 0303 	and.w	r3, r3, #3
 80141ae:	2b00      	cmp	r3, #0
 80141b0:	d106      	bne.n	80141c0 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 80141b2:	68bb      	ldr	r3, [r7, #8]
 80141b4:	889b      	ldrh	r3, [r3, #4]
 80141b6:	2b08      	cmp	r3, #8
 80141b8:	d01a      	beq.n	80141f0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80141ba:	2303      	movs	r3, #3
 80141bc:	75fb      	strb	r3, [r7, #23]
 80141be:	e017      	b.n	80141f0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 80141c0:	68bb      	ldr	r3, [r7, #8]
 80141c2:	78db      	ldrb	r3, [r3, #3]
 80141c4:	f003 0303 	and.w	r3, r3, #3
 80141c8:	2b03      	cmp	r3, #3
 80141ca:	d10a      	bne.n	80141e2 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 80141cc:	68bb      	ldr	r3, [r7, #8]
 80141ce:	799b      	ldrb	r3, [r3, #6]
 80141d0:	2b00      	cmp	r3, #0
 80141d2:	d003      	beq.n	80141dc <USBH_ParseEPDesc+0x1ae>
 80141d4:	68bb      	ldr	r3, [r7, #8]
 80141d6:	889b      	ldrh	r3, [r3, #4]
 80141d8:	2b08      	cmp	r3, #8
 80141da:	d909      	bls.n	80141f0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80141dc:	2303      	movs	r3, #3
 80141de:	75fb      	strb	r3, [r7, #23]
 80141e0:	e006      	b.n	80141f0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 80141e2:	2303      	movs	r3, #3
 80141e4:	75fb      	strb	r3, [r7, #23]
 80141e6:	e003      	b.n	80141f0 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 80141e8:	2303      	movs	r3, #3
 80141ea:	75fb      	strb	r3, [r7, #23]
 80141ec:	e000      	b.n	80141f0 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80141ee:	bf00      	nop
  }

  return status;
 80141f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80141f2:	4618      	mov	r0, r3
 80141f4:	371c      	adds	r7, #28
 80141f6:	46bd      	mov	sp, r7
 80141f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141fc:	4770      	bx	lr

080141fe <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 80141fe:	b480      	push	{r7}
 8014200:	b087      	sub	sp, #28
 8014202:	af00      	add	r7, sp, #0
 8014204:	60f8      	str	r0, [r7, #12]
 8014206:	60b9      	str	r1, [r7, #8]
 8014208:	4613      	mov	r3, r2
 801420a:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 801420c:	68fb      	ldr	r3, [r7, #12]
 801420e:	3301      	adds	r3, #1
 8014210:	781b      	ldrb	r3, [r3, #0]
 8014212:	2b03      	cmp	r3, #3
 8014214:	d120      	bne.n	8014258 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8014216:	68fb      	ldr	r3, [r7, #12]
 8014218:	781b      	ldrb	r3, [r3, #0]
 801421a:	1e9a      	subs	r2, r3, #2
 801421c:	88fb      	ldrh	r3, [r7, #6]
 801421e:	4293      	cmp	r3, r2
 8014220:	bf28      	it	cs
 8014222:	4613      	movcs	r3, r2
 8014224:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8014226:	68fb      	ldr	r3, [r7, #12]
 8014228:	3302      	adds	r3, #2
 801422a:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 801422c:	2300      	movs	r3, #0
 801422e:	82fb      	strh	r3, [r7, #22]
 8014230:	e00b      	b.n	801424a <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8014232:	8afb      	ldrh	r3, [r7, #22]
 8014234:	68fa      	ldr	r2, [r7, #12]
 8014236:	4413      	add	r3, r2
 8014238:	781a      	ldrb	r2, [r3, #0]
 801423a:	68bb      	ldr	r3, [r7, #8]
 801423c:	701a      	strb	r2, [r3, #0]
      pdest++;
 801423e:	68bb      	ldr	r3, [r7, #8]
 8014240:	3301      	adds	r3, #1
 8014242:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8014244:	8afb      	ldrh	r3, [r7, #22]
 8014246:	3302      	adds	r3, #2
 8014248:	82fb      	strh	r3, [r7, #22]
 801424a:	8afa      	ldrh	r2, [r7, #22]
 801424c:	8abb      	ldrh	r3, [r7, #20]
 801424e:	429a      	cmp	r2, r3
 8014250:	d3ef      	bcc.n	8014232 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8014252:	68bb      	ldr	r3, [r7, #8]
 8014254:	2200      	movs	r2, #0
 8014256:	701a      	strb	r2, [r3, #0]
  }
}
 8014258:	bf00      	nop
 801425a:	371c      	adds	r7, #28
 801425c:	46bd      	mov	sp, r7
 801425e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014262:	4770      	bx	lr

08014264 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8014264:	b480      	push	{r7}
 8014266:	b085      	sub	sp, #20
 8014268:	af00      	add	r7, sp, #0
 801426a:	6078      	str	r0, [r7, #4]
 801426c:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 801426e:	683b      	ldr	r3, [r7, #0]
 8014270:	881b      	ldrh	r3, [r3, #0]
 8014272:	687a      	ldr	r2, [r7, #4]
 8014274:	7812      	ldrb	r2, [r2, #0]
 8014276:	4413      	add	r3, r2
 8014278:	b29a      	uxth	r2, r3
 801427a:	683b      	ldr	r3, [r7, #0]
 801427c:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 801427e:	687b      	ldr	r3, [r7, #4]
 8014280:	781b      	ldrb	r3, [r3, #0]
 8014282:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8014284:	687b      	ldr	r3, [r7, #4]
 8014286:	4413      	add	r3, r2
 8014288:	60fb      	str	r3, [r7, #12]

  return (pnext);
 801428a:	68fb      	ldr	r3, [r7, #12]
}
 801428c:	4618      	mov	r0, r3
 801428e:	3714      	adds	r7, #20
 8014290:	46bd      	mov	sp, r7
 8014292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014296:	4770      	bx	lr

08014298 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8014298:	b580      	push	{r7, lr}
 801429a:	b086      	sub	sp, #24
 801429c:	af00      	add	r7, sp, #0
 801429e:	60f8      	str	r0, [r7, #12]
 80142a0:	60b9      	str	r1, [r7, #8]
 80142a2:	4613      	mov	r3, r2
 80142a4:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 80142a6:	2301      	movs	r3, #1
 80142a8:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 80142aa:	68fb      	ldr	r3, [r7, #12]
 80142ac:	789b      	ldrb	r3, [r3, #2]
 80142ae:	2b01      	cmp	r3, #1
 80142b0:	d002      	beq.n	80142b8 <USBH_CtlReq+0x20>
 80142b2:	2b02      	cmp	r3, #2
 80142b4:	d015      	beq.n	80142e2 <USBH_CtlReq+0x4a>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 80142b6:	e033      	b.n	8014320 <USBH_CtlReq+0x88>
      phost->Control.buff = buff;
 80142b8:	68fb      	ldr	r3, [r7, #12]
 80142ba:	68ba      	ldr	r2, [r7, #8]
 80142bc:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 80142be:	68fb      	ldr	r3, [r7, #12]
 80142c0:	88fa      	ldrh	r2, [r7, #6]
 80142c2:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 80142c4:	68fb      	ldr	r3, [r7, #12]
 80142c6:	2201      	movs	r2, #1
 80142c8:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 80142ca:	68fb      	ldr	r3, [r7, #12]
 80142cc:	2202      	movs	r2, #2
 80142ce:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 80142d0:	2301      	movs	r3, #1
 80142d2:	75fb      	strb	r3, [r7, #23]
      USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80142d4:	2300      	movs	r3, #0
 80142d6:	2200      	movs	r2, #0
 80142d8:	2103      	movs	r1, #3
 80142da:	68f8      	ldr	r0, [r7, #12]
 80142dc:	f7ff fb32 	bl	8013944 <USBH_OS_PutMessage>
      break;
 80142e0:	e01e      	b.n	8014320 <USBH_CtlReq+0x88>
      status = USBH_HandleControl(phost);
 80142e2:	68f8      	ldr	r0, [r7, #12]
 80142e4:	f000 f822 	bl	801432c <USBH_HandleControl>
 80142e8:	4603      	mov	r3, r0
 80142ea:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 80142ec:	7dfb      	ldrb	r3, [r7, #23]
 80142ee:	2b00      	cmp	r3, #0
 80142f0:	d002      	beq.n	80142f8 <USBH_CtlReq+0x60>
 80142f2:	7dfb      	ldrb	r3, [r7, #23]
 80142f4:	2b03      	cmp	r3, #3
 80142f6:	d106      	bne.n	8014306 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 80142f8:	68fb      	ldr	r3, [r7, #12]
 80142fa:	2201      	movs	r2, #1
 80142fc:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 80142fe:	68fb      	ldr	r3, [r7, #12]
 8014300:	2200      	movs	r2, #0
 8014302:	761a      	strb	r2, [r3, #24]
 8014304:	e005      	b.n	8014312 <USBH_CtlReq+0x7a>
      else if (status == USBH_FAIL)
 8014306:	7dfb      	ldrb	r3, [r7, #23]
 8014308:	2b02      	cmp	r3, #2
 801430a:	d102      	bne.n	8014312 <USBH_CtlReq+0x7a>
        phost->RequestState = CMD_SEND;
 801430c:	68fb      	ldr	r3, [r7, #12]
 801430e:	2201      	movs	r2, #1
 8014310:	709a      	strb	r2, [r3, #2]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014312:	2300      	movs	r3, #0
 8014314:	2200      	movs	r2, #0
 8014316:	2103      	movs	r1, #3
 8014318:	68f8      	ldr	r0, [r7, #12]
 801431a:	f7ff fb13 	bl	8013944 <USBH_OS_PutMessage>
      break;
 801431e:	bf00      	nop
  }
  return status;
 8014320:	7dfb      	ldrb	r3, [r7, #23]
}
 8014322:	4618      	mov	r0, r3
 8014324:	3718      	adds	r7, #24
 8014326:	46bd      	mov	sp, r7
 8014328:	bd80      	pop	{r7, pc}
	...

0801432c <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 801432c:	b580      	push	{r7, lr}
 801432e:	b086      	sub	sp, #24
 8014330:	af02      	add	r7, sp, #8
 8014332:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8014334:	2301      	movs	r3, #1
 8014336:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8014338:	2300      	movs	r3, #0
 801433a:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 801433c:	687b      	ldr	r3, [r7, #4]
 801433e:	7e1b      	ldrb	r3, [r3, #24]
 8014340:	3b01      	subs	r3, #1
 8014342:	2b0a      	cmp	r3, #10
 8014344:	f200 81b2 	bhi.w	80146ac <USBH_HandleControl+0x380>
 8014348:	a201      	add	r2, pc, #4	@ (adr r2, 8014350 <USBH_HandleControl+0x24>)
 801434a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801434e:	bf00      	nop
 8014350:	0801437d 	.word	0x0801437d
 8014354:	08014397 	.word	0x08014397
 8014358:	08014419 	.word	0x08014419
 801435c:	0801443f 	.word	0x0801443f
 8014360:	0801449d 	.word	0x0801449d
 8014364:	080144c7 	.word	0x080144c7
 8014368:	08014549 	.word	0x08014549
 801436c:	0801456b 	.word	0x0801456b
 8014370:	080145cd 	.word	0x080145cd
 8014374:	080145f3 	.word	0x080145f3
 8014378:	08014655 	.word	0x08014655
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 801437c:	687b      	ldr	r3, [r7, #4]
 801437e:	f103 0110 	add.w	r1, r3, #16
 8014382:	687b      	ldr	r3, [r7, #4]
 8014384:	795b      	ldrb	r3, [r3, #5]
 8014386:	461a      	mov	r2, r3
 8014388:	6878      	ldr	r0, [r7, #4]
 801438a:	f000 f99f 	bl	80146cc <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 801438e:	687b      	ldr	r3, [r7, #4]
 8014390:	2202      	movs	r2, #2
 8014392:	761a      	strb	r2, [r3, #24]
      break;
 8014394:	e195      	b.n	80146c2 <USBH_HandleControl+0x396>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8014396:	687b      	ldr	r3, [r7, #4]
 8014398:	795b      	ldrb	r3, [r3, #5]
 801439a:	4619      	mov	r1, r3
 801439c:	6878      	ldr	r0, [r7, #4]
 801439e:	f003 f8f7 	bl	8017590 <USBH_LL_GetURBState>
 80143a2:	4603      	mov	r3, r0
 80143a4:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 80143a6:	7bbb      	ldrb	r3, [r7, #14]
 80143a8:	2b01      	cmp	r3, #1
 80143aa:	d124      	bne.n	80143f6 <USBH_HandleControl+0xca>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 80143ac:	687b      	ldr	r3, [r7, #4]
 80143ae:	7c1b      	ldrb	r3, [r3, #16]
 80143b0:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80143b4:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 80143b6:	687b      	ldr	r3, [r7, #4]
 80143b8:	8adb      	ldrh	r3, [r3, #22]
 80143ba:	2b00      	cmp	r3, #0
 80143bc:	d00a      	beq.n	80143d4 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 80143be:	7b7b      	ldrb	r3, [r7, #13]
 80143c0:	2b80      	cmp	r3, #128	@ 0x80
 80143c2:	d103      	bne.n	80143cc <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 80143c4:	687b      	ldr	r3, [r7, #4]
 80143c6:	2203      	movs	r2, #3
 80143c8:	761a      	strb	r2, [r3, #24]
 80143ca:	e00d      	b.n	80143e8 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_DATA_OUT;
 80143cc:	687b      	ldr	r3, [r7, #4]
 80143ce:	2205      	movs	r2, #5
 80143d0:	761a      	strb	r2, [r3, #24]
 80143d2:	e009      	b.n	80143e8 <USBH_HandleControl+0xbc>
        }
        /* No DATA stage */
        else
        {
          /* If there is No Data Transfer Stage */
          if (direction == USB_D2H)
 80143d4:	7b7b      	ldrb	r3, [r7, #13]
 80143d6:	2b80      	cmp	r3, #128	@ 0x80
 80143d8:	d103      	bne.n	80143e2 <USBH_HandleControl+0xb6>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_STATUS_OUT;
 80143da:	687b      	ldr	r3, [r7, #4]
 80143dc:	2209      	movs	r2, #9
 80143de:	761a      	strb	r2, [r3, #24]
 80143e0:	e002      	b.n	80143e8 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_STATUS_IN;
 80143e2:	687b      	ldr	r3, [r7, #4]
 80143e4:	2207      	movs	r2, #7
 80143e6:	761a      	strb	r2, [r3, #24]
          }
        }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80143e8:	2300      	movs	r3, #0
 80143ea:	2200      	movs	r2, #0
 80143ec:	2103      	movs	r1, #3
 80143ee:	6878      	ldr	r0, [r7, #4]
 80143f0:	f7ff faa8 	bl	8013944 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80143f4:	e15c      	b.n	80146b0 <USBH_HandleControl+0x384>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 80143f6:	7bbb      	ldrb	r3, [r7, #14]
 80143f8:	2b04      	cmp	r3, #4
 80143fa:	d003      	beq.n	8014404 <USBH_HandleControl+0xd8>
 80143fc:	7bbb      	ldrb	r3, [r7, #14]
 80143fe:	2b02      	cmp	r3, #2
 8014400:	f040 8156 	bne.w	80146b0 <USBH_HandleControl+0x384>
          phost->Control.state = CTRL_ERROR;
 8014404:	687b      	ldr	r3, [r7, #4]
 8014406:	220b      	movs	r2, #11
 8014408:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 801440a:	2300      	movs	r3, #0
 801440c:	2200      	movs	r2, #0
 801440e:	2103      	movs	r1, #3
 8014410:	6878      	ldr	r0, [r7, #4]
 8014412:	f7ff fa97 	bl	8013944 <USBH_OS_PutMessage>
      break;
 8014416:	e14b      	b.n	80146b0 <USBH_HandleControl+0x384>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8014418:	687b      	ldr	r3, [r7, #4]
 801441a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 801441e:	b29a      	uxth	r2, r3
 8014420:	687b      	ldr	r3, [r7, #4]
 8014422:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8014424:	687b      	ldr	r3, [r7, #4]
 8014426:	6899      	ldr	r1, [r3, #8]
 8014428:	687b      	ldr	r3, [r7, #4]
 801442a:	899a      	ldrh	r2, [r3, #12]
 801442c:	687b      	ldr	r3, [r7, #4]
 801442e:	791b      	ldrb	r3, [r3, #4]
 8014430:	6878      	ldr	r0, [r7, #4]
 8014432:	f000 f98a 	bl	801474a <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8014436:	687b      	ldr	r3, [r7, #4]
 8014438:	2204      	movs	r2, #4
 801443a:	761a      	strb	r2, [r3, #24]
      break;
 801443c:	e141      	b.n	80146c2 <USBH_HandleControl+0x396>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 801443e:	687b      	ldr	r3, [r7, #4]
 8014440:	791b      	ldrb	r3, [r3, #4]
 8014442:	4619      	mov	r1, r3
 8014444:	6878      	ldr	r0, [r7, #4]
 8014446:	f003 f8a3 	bl	8017590 <USBH_LL_GetURBState>
 801444a:	4603      	mov	r3, r0
 801444c:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 801444e:	7bbb      	ldrb	r3, [r7, #14]
 8014450:	2b01      	cmp	r3, #1
 8014452:	d109      	bne.n	8014468 <USBH_HandleControl+0x13c>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8014454:	687b      	ldr	r3, [r7, #4]
 8014456:	2209      	movs	r2, #9
 8014458:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 801445a:	2300      	movs	r3, #0
 801445c:	2200      	movs	r2, #0
 801445e:	2103      	movs	r1, #3
 8014460:	6878      	ldr	r0, [r7, #4]
 8014462:	f7ff fa6f 	bl	8013944 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8014466:	e125      	b.n	80146b4 <USBH_HandleControl+0x388>
      else if (URB_Status == USBH_URB_STALL)
 8014468:	7bbb      	ldrb	r3, [r7, #14]
 801446a:	2b05      	cmp	r3, #5
 801446c:	d108      	bne.n	8014480 <USBH_HandleControl+0x154>
        status = USBH_NOT_SUPPORTED;
 801446e:	2303      	movs	r3, #3
 8014470:	73fb      	strb	r3, [r7, #15]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014472:	2300      	movs	r3, #0
 8014474:	2200      	movs	r2, #0
 8014476:	2103      	movs	r1, #3
 8014478:	6878      	ldr	r0, [r7, #4]
 801447a:	f7ff fa63 	bl	8013944 <USBH_OS_PutMessage>
      break;
 801447e:	e119      	b.n	80146b4 <USBH_HandleControl+0x388>
        if (URB_Status == USBH_URB_ERROR)
 8014480:	7bbb      	ldrb	r3, [r7, #14]
 8014482:	2b04      	cmp	r3, #4
 8014484:	f040 8116 	bne.w	80146b4 <USBH_HandleControl+0x388>
          phost->Control.state = CTRL_ERROR;
 8014488:	687b      	ldr	r3, [r7, #4]
 801448a:	220b      	movs	r2, #11
 801448c:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 801448e:	2300      	movs	r3, #0
 8014490:	2200      	movs	r2, #0
 8014492:	2103      	movs	r1, #3
 8014494:	6878      	ldr	r0, [r7, #4]
 8014496:	f7ff fa55 	bl	8013944 <USBH_OS_PutMessage>
      break;
 801449a:	e10b      	b.n	80146b4 <USBH_HandleControl+0x388>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 801449c:	687b      	ldr	r3, [r7, #4]
 801449e:	6899      	ldr	r1, [r3, #8]
 80144a0:	687b      	ldr	r3, [r7, #4]
 80144a2:	899a      	ldrh	r2, [r3, #12]
 80144a4:	687b      	ldr	r3, [r7, #4]
 80144a6:	795b      	ldrb	r3, [r3, #5]
 80144a8:	2001      	movs	r0, #1
 80144aa:	9000      	str	r0, [sp, #0]
 80144ac:	6878      	ldr	r0, [r7, #4]
 80144ae:	f000 f927 	bl	8014700 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 80144b2:	687b      	ldr	r3, [r7, #4]
 80144b4:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80144b8:	b29a      	uxth	r2, r3
 80144ba:	687b      	ldr	r3, [r7, #4]
 80144bc:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 80144be:	687b      	ldr	r3, [r7, #4]
 80144c0:	2206      	movs	r2, #6
 80144c2:	761a      	strb	r2, [r3, #24]
      break;
 80144c4:	e0fd      	b.n	80146c2 <USBH_HandleControl+0x396>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80144c6:	687b      	ldr	r3, [r7, #4]
 80144c8:	795b      	ldrb	r3, [r3, #5]
 80144ca:	4619      	mov	r1, r3
 80144cc:	6878      	ldr	r0, [r7, #4]
 80144ce:	f003 f85f 	bl	8017590 <USBH_LL_GetURBState>
 80144d2:	4603      	mov	r3, r0
 80144d4:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 80144d6:	7bbb      	ldrb	r3, [r7, #14]
 80144d8:	2b01      	cmp	r3, #1
 80144da:	d109      	bne.n	80144f0 <USBH_HandleControl+0x1c4>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 80144dc:	687b      	ldr	r3, [r7, #4]
 80144de:	2207      	movs	r2, #7
 80144e0:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80144e2:	2300      	movs	r3, #0
 80144e4:	2200      	movs	r2, #0
 80144e6:	2103      	movs	r1, #3
 80144e8:	6878      	ldr	r0, [r7, #4]
 80144ea:	f7ff fa2b 	bl	8013944 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80144ee:	e0e3      	b.n	80146b8 <USBH_HandleControl+0x38c>
      else if (URB_Status == USBH_URB_STALL)
 80144f0:	7bbb      	ldrb	r3, [r7, #14]
 80144f2:	2b05      	cmp	r3, #5
 80144f4:	d10b      	bne.n	801450e <USBH_HandleControl+0x1e2>
        phost->Control.state = CTRL_STALLED;
 80144f6:	687b      	ldr	r3, [r7, #4]
 80144f8:	220c      	movs	r2, #12
 80144fa:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 80144fc:	2303      	movs	r3, #3
 80144fe:	73fb      	strb	r3, [r7, #15]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014500:	2300      	movs	r3, #0
 8014502:	2200      	movs	r2, #0
 8014504:	2103      	movs	r1, #3
 8014506:	6878      	ldr	r0, [r7, #4]
 8014508:	f7ff fa1c 	bl	8013944 <USBH_OS_PutMessage>
      break;
 801450c:	e0d4      	b.n	80146b8 <USBH_HandleControl+0x38c>
      else if (URB_Status == USBH_URB_NOTREADY)
 801450e:	7bbb      	ldrb	r3, [r7, #14]
 8014510:	2b02      	cmp	r3, #2
 8014512:	d109      	bne.n	8014528 <USBH_HandleControl+0x1fc>
        phost->Control.state = CTRL_DATA_OUT;
 8014514:	687b      	ldr	r3, [r7, #4]
 8014516:	2205      	movs	r2, #5
 8014518:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 801451a:	2300      	movs	r3, #0
 801451c:	2200      	movs	r2, #0
 801451e:	2103      	movs	r1, #3
 8014520:	6878      	ldr	r0, [r7, #4]
 8014522:	f7ff fa0f 	bl	8013944 <USBH_OS_PutMessage>
      break;
 8014526:	e0c7      	b.n	80146b8 <USBH_HandleControl+0x38c>
        if (URB_Status == USBH_URB_ERROR)
 8014528:	7bbb      	ldrb	r3, [r7, #14]
 801452a:	2b04      	cmp	r3, #4
 801452c:	f040 80c4 	bne.w	80146b8 <USBH_HandleControl+0x38c>
          phost->Control.state = CTRL_ERROR;
 8014530:	687b      	ldr	r3, [r7, #4]
 8014532:	220b      	movs	r2, #11
 8014534:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8014536:	2302      	movs	r3, #2
 8014538:	73fb      	strb	r3, [r7, #15]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 801453a:	2300      	movs	r3, #0
 801453c:	2200      	movs	r2, #0
 801453e:	2103      	movs	r1, #3
 8014540:	6878      	ldr	r0, [r7, #4]
 8014542:	f7ff f9ff 	bl	8013944 <USBH_OS_PutMessage>
      break;
 8014546:	e0b7      	b.n	80146b8 <USBH_HandleControl+0x38c>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8014548:	687b      	ldr	r3, [r7, #4]
 801454a:	791b      	ldrb	r3, [r3, #4]
 801454c:	2200      	movs	r2, #0
 801454e:	2100      	movs	r1, #0
 8014550:	6878      	ldr	r0, [r7, #4]
 8014552:	f000 f8fa 	bl	801474a <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 8014556:	687b      	ldr	r3, [r7, #4]
 8014558:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 801455c:	b29a      	uxth	r2, r3
 801455e:	687b      	ldr	r3, [r7, #4]
 8014560:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8014562:	687b      	ldr	r3, [r7, #4]
 8014564:	2208      	movs	r2, #8
 8014566:	761a      	strb	r2, [r3, #24]

      break;
 8014568:	e0ab      	b.n	80146c2 <USBH_HandleControl+0x396>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 801456a:	687b      	ldr	r3, [r7, #4]
 801456c:	791b      	ldrb	r3, [r3, #4]
 801456e:	4619      	mov	r1, r3
 8014570:	6878      	ldr	r0, [r7, #4]
 8014572:	f003 f80d 	bl	8017590 <USBH_LL_GetURBState>
 8014576:	4603      	mov	r3, r0
 8014578:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 801457a:	7bbb      	ldrb	r3, [r7, #14]
 801457c:	2b01      	cmp	r3, #1
 801457e:	d10b      	bne.n	8014598 <USBH_HandleControl+0x26c>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8014580:	687b      	ldr	r3, [r7, #4]
 8014582:	220d      	movs	r2, #13
 8014584:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8014586:	2300      	movs	r3, #0
 8014588:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 801458a:	2300      	movs	r3, #0
 801458c:	2200      	movs	r2, #0
 801458e:	2103      	movs	r1, #3
 8014590:	6878      	ldr	r0, [r7, #4]
 8014592:	f7ff f9d7 	bl	8013944 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8014596:	e091      	b.n	80146bc <USBH_HandleControl+0x390>
      else if (URB_Status == USBH_URB_ERROR)
 8014598:	7bbb      	ldrb	r3, [r7, #14]
 801459a:	2b04      	cmp	r3, #4
 801459c:	d109      	bne.n	80145b2 <USBH_HandleControl+0x286>
        phost->Control.state = CTRL_ERROR;
 801459e:	687b      	ldr	r3, [r7, #4]
 80145a0:	220b      	movs	r2, #11
 80145a2:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80145a4:	2300      	movs	r3, #0
 80145a6:	2200      	movs	r2, #0
 80145a8:	2103      	movs	r1, #3
 80145aa:	6878      	ldr	r0, [r7, #4]
 80145ac:	f7ff f9ca 	bl	8013944 <USBH_OS_PutMessage>
      break;
 80145b0:	e084      	b.n	80146bc <USBH_HandleControl+0x390>
        if (URB_Status == USBH_URB_STALL)
 80145b2:	7bbb      	ldrb	r3, [r7, #14]
 80145b4:	2b05      	cmp	r3, #5
 80145b6:	f040 8081 	bne.w	80146bc <USBH_HandleControl+0x390>
          status = USBH_NOT_SUPPORTED;
 80145ba:	2303      	movs	r3, #3
 80145bc:	73fb      	strb	r3, [r7, #15]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80145be:	2300      	movs	r3, #0
 80145c0:	2200      	movs	r2, #0
 80145c2:	2103      	movs	r1, #3
 80145c4:	6878      	ldr	r0, [r7, #4]
 80145c6:	f7ff f9bd 	bl	8013944 <USBH_OS_PutMessage>
      break;
 80145ca:	e077      	b.n	80146bc <USBH_HandleControl+0x390>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 80145cc:	687b      	ldr	r3, [r7, #4]
 80145ce:	795b      	ldrb	r3, [r3, #5]
 80145d0:	2201      	movs	r2, #1
 80145d2:	9200      	str	r2, [sp, #0]
 80145d4:	2200      	movs	r2, #0
 80145d6:	2100      	movs	r1, #0
 80145d8:	6878      	ldr	r0, [r7, #4]
 80145da:	f000 f891 	bl	8014700 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 80145de:	687b      	ldr	r3, [r7, #4]
 80145e0:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80145e4:	b29a      	uxth	r2, r3
 80145e6:	687b      	ldr	r3, [r7, #4]
 80145e8:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 80145ea:	687b      	ldr	r3, [r7, #4]
 80145ec:	220a      	movs	r2, #10
 80145ee:	761a      	strb	r2, [r3, #24]
      break;
 80145f0:	e067      	b.n	80146c2 <USBH_HandleControl+0x396>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80145f2:	687b      	ldr	r3, [r7, #4]
 80145f4:	795b      	ldrb	r3, [r3, #5]
 80145f6:	4619      	mov	r1, r3
 80145f8:	6878      	ldr	r0, [r7, #4]
 80145fa:	f002 ffc9 	bl	8017590 <USBH_LL_GetURBState>
 80145fe:	4603      	mov	r3, r0
 8014600:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8014602:	7bbb      	ldrb	r3, [r7, #14]
 8014604:	2b01      	cmp	r3, #1
 8014606:	d10b      	bne.n	8014620 <USBH_HandleControl+0x2f4>
      {
        status = USBH_OK;
 8014608:	2300      	movs	r3, #0
 801460a:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 801460c:	687b      	ldr	r3, [r7, #4]
 801460e:	220d      	movs	r2, #13
 8014610:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014612:	2300      	movs	r3, #0
 8014614:	2200      	movs	r2, #0
 8014616:	2103      	movs	r1, #3
 8014618:	6878      	ldr	r0, [r7, #4]
 801461a:	f7ff f993 	bl	8013944 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 801461e:	e04f      	b.n	80146c0 <USBH_HandleControl+0x394>
      else if (URB_Status == USBH_URB_NOTREADY)
 8014620:	7bbb      	ldrb	r3, [r7, #14]
 8014622:	2b02      	cmp	r3, #2
 8014624:	d109      	bne.n	801463a <USBH_HandleControl+0x30e>
        phost->Control.state = CTRL_STATUS_OUT;
 8014626:	687b      	ldr	r3, [r7, #4]
 8014628:	2209      	movs	r2, #9
 801462a:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 801462c:	2300      	movs	r3, #0
 801462e:	2200      	movs	r2, #0
 8014630:	2103      	movs	r1, #3
 8014632:	6878      	ldr	r0, [r7, #4]
 8014634:	f7ff f986 	bl	8013944 <USBH_OS_PutMessage>
      break;
 8014638:	e042      	b.n	80146c0 <USBH_HandleControl+0x394>
        if (URB_Status == USBH_URB_ERROR)
 801463a:	7bbb      	ldrb	r3, [r7, #14]
 801463c:	2b04      	cmp	r3, #4
 801463e:	d13f      	bne.n	80146c0 <USBH_HandleControl+0x394>
          phost->Control.state = CTRL_ERROR;
 8014640:	687b      	ldr	r3, [r7, #4]
 8014642:	220b      	movs	r2, #11
 8014644:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014646:	2300      	movs	r3, #0
 8014648:	2200      	movs	r2, #0
 801464a:	2103      	movs	r1, #3
 801464c:	6878      	ldr	r0, [r7, #4]
 801464e:	f7ff f979 	bl	8013944 <USBH_OS_PutMessage>
      break;
 8014652:	e035      	b.n	80146c0 <USBH_HandleControl+0x394>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8014654:	687b      	ldr	r3, [r7, #4]
 8014656:	7e5b      	ldrb	r3, [r3, #25]
 8014658:	3301      	adds	r3, #1
 801465a:	b2da      	uxtb	r2, r3
 801465c:	687b      	ldr	r3, [r7, #4]
 801465e:	765a      	strb	r2, [r3, #25]
 8014660:	687b      	ldr	r3, [r7, #4]
 8014662:	7e5b      	ldrb	r3, [r3, #25]
 8014664:	2b02      	cmp	r3, #2
 8014666:	d806      	bhi.n	8014676 <USBH_HandleControl+0x34a>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8014668:	687b      	ldr	r3, [r7, #4]
 801466a:	2201      	movs	r2, #1
 801466c:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 801466e:	687b      	ldr	r3, [r7, #4]
 8014670:	2201      	movs	r2, #1
 8014672:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8014674:	e025      	b.n	80146c2 <USBH_HandleControl+0x396>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8014676:	687b      	ldr	r3, [r7, #4]
 8014678:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 801467c:	2106      	movs	r1, #6
 801467e:	6878      	ldr	r0, [r7, #4]
 8014680:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8014682:	687b      	ldr	r3, [r7, #4]
 8014684:	2200      	movs	r2, #0
 8014686:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8014688:	687b      	ldr	r3, [r7, #4]
 801468a:	795b      	ldrb	r3, [r3, #5]
 801468c:	4619      	mov	r1, r3
 801468e:	6878      	ldr	r0, [r7, #4]
 8014690:	f000 f90c 	bl	80148ac <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8014694:	687b      	ldr	r3, [r7, #4]
 8014696:	791b      	ldrb	r3, [r3, #4]
 8014698:	4619      	mov	r1, r3
 801469a:	6878      	ldr	r0, [r7, #4]
 801469c:	f000 f906 	bl	80148ac <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 80146a0:	687b      	ldr	r3, [r7, #4]
 80146a2:	2200      	movs	r2, #0
 80146a4:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 80146a6:	2302      	movs	r3, #2
 80146a8:	73fb      	strb	r3, [r7, #15]
      break;
 80146aa:	e00a      	b.n	80146c2 <USBH_HandleControl+0x396>

    default:
      break;
 80146ac:	bf00      	nop
 80146ae:	e008      	b.n	80146c2 <USBH_HandleControl+0x396>
      break;
 80146b0:	bf00      	nop
 80146b2:	e006      	b.n	80146c2 <USBH_HandleControl+0x396>
      break;
 80146b4:	bf00      	nop
 80146b6:	e004      	b.n	80146c2 <USBH_HandleControl+0x396>
      break;
 80146b8:	bf00      	nop
 80146ba:	e002      	b.n	80146c2 <USBH_HandleControl+0x396>
      break;
 80146bc:	bf00      	nop
 80146be:	e000      	b.n	80146c2 <USBH_HandleControl+0x396>
      break;
 80146c0:	bf00      	nop
  }

  return status;
 80146c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80146c4:	4618      	mov	r0, r3
 80146c6:	3710      	adds	r7, #16
 80146c8:	46bd      	mov	sp, r7
 80146ca:	bd80      	pop	{r7, pc}

080146cc <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 80146cc:	b580      	push	{r7, lr}
 80146ce:	b088      	sub	sp, #32
 80146d0:	af04      	add	r7, sp, #16
 80146d2:	60f8      	str	r0, [r7, #12]
 80146d4:	60b9      	str	r1, [r7, #8]
 80146d6:	4613      	mov	r3, r2
 80146d8:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80146da:	79f9      	ldrb	r1, [r7, #7]
 80146dc:	2300      	movs	r3, #0
 80146de:	9303      	str	r3, [sp, #12]
 80146e0:	2308      	movs	r3, #8
 80146e2:	9302      	str	r3, [sp, #8]
 80146e4:	68bb      	ldr	r3, [r7, #8]
 80146e6:	9301      	str	r3, [sp, #4]
 80146e8:	2300      	movs	r3, #0
 80146ea:	9300      	str	r3, [sp, #0]
 80146ec:	2300      	movs	r3, #0
 80146ee:	2200      	movs	r2, #0
 80146f0:	68f8      	ldr	r0, [r7, #12]
 80146f2:	f002 ff1c 	bl	801752e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 80146f6:	2300      	movs	r3, #0
}
 80146f8:	4618      	mov	r0, r3
 80146fa:	3710      	adds	r7, #16
 80146fc:	46bd      	mov	sp, r7
 80146fe:	bd80      	pop	{r7, pc}

08014700 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8014700:	b580      	push	{r7, lr}
 8014702:	b088      	sub	sp, #32
 8014704:	af04      	add	r7, sp, #16
 8014706:	60f8      	str	r0, [r7, #12]
 8014708:	60b9      	str	r1, [r7, #8]
 801470a:	4611      	mov	r1, r2
 801470c:	461a      	mov	r2, r3
 801470e:	460b      	mov	r3, r1
 8014710:	80fb      	strh	r3, [r7, #6]
 8014712:	4613      	mov	r3, r2
 8014714:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8014716:	68fb      	ldr	r3, [r7, #12]
 8014718:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 801471c:	2b00      	cmp	r3, #0
 801471e:	d001      	beq.n	8014724 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8014720:	2300      	movs	r3, #0
 8014722:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8014724:	7979      	ldrb	r1, [r7, #5]
 8014726:	7e3b      	ldrb	r3, [r7, #24]
 8014728:	9303      	str	r3, [sp, #12]
 801472a:	88fb      	ldrh	r3, [r7, #6]
 801472c:	9302      	str	r3, [sp, #8]
 801472e:	68bb      	ldr	r3, [r7, #8]
 8014730:	9301      	str	r3, [sp, #4]
 8014732:	2301      	movs	r3, #1
 8014734:	9300      	str	r3, [sp, #0]
 8014736:	2300      	movs	r3, #0
 8014738:	2200      	movs	r2, #0
 801473a:	68f8      	ldr	r0, [r7, #12]
 801473c:	f002 fef7 	bl	801752e <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8014740:	2300      	movs	r3, #0
}
 8014742:	4618      	mov	r0, r3
 8014744:	3710      	adds	r7, #16
 8014746:	46bd      	mov	sp, r7
 8014748:	bd80      	pop	{r7, pc}

0801474a <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 801474a:	b580      	push	{r7, lr}
 801474c:	b088      	sub	sp, #32
 801474e:	af04      	add	r7, sp, #16
 8014750:	60f8      	str	r0, [r7, #12]
 8014752:	60b9      	str	r1, [r7, #8]
 8014754:	4611      	mov	r1, r2
 8014756:	461a      	mov	r2, r3
 8014758:	460b      	mov	r3, r1
 801475a:	80fb      	strh	r3, [r7, #6]
 801475c:	4613      	mov	r3, r2
 801475e:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8014760:	7979      	ldrb	r1, [r7, #5]
 8014762:	2300      	movs	r3, #0
 8014764:	9303      	str	r3, [sp, #12]
 8014766:	88fb      	ldrh	r3, [r7, #6]
 8014768:	9302      	str	r3, [sp, #8]
 801476a:	68bb      	ldr	r3, [r7, #8]
 801476c:	9301      	str	r3, [sp, #4]
 801476e:	2301      	movs	r3, #1
 8014770:	9300      	str	r3, [sp, #0]
 8014772:	2300      	movs	r3, #0
 8014774:	2201      	movs	r2, #1
 8014776:	68f8      	ldr	r0, [r7, #12]
 8014778:	f002 fed9 	bl	801752e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 801477c:	2300      	movs	r3, #0

}
 801477e:	4618      	mov	r0, r3
 8014780:	3710      	adds	r7, #16
 8014782:	46bd      	mov	sp, r7
 8014784:	bd80      	pop	{r7, pc}

08014786 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8014786:	b580      	push	{r7, lr}
 8014788:	b088      	sub	sp, #32
 801478a:	af04      	add	r7, sp, #16
 801478c:	60f8      	str	r0, [r7, #12]
 801478e:	60b9      	str	r1, [r7, #8]
 8014790:	4611      	mov	r1, r2
 8014792:	461a      	mov	r2, r3
 8014794:	460b      	mov	r3, r1
 8014796:	80fb      	strh	r3, [r7, #6]
 8014798:	4613      	mov	r3, r2
 801479a:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 801479c:	68fb      	ldr	r3, [r7, #12]
 801479e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80147a2:	2b00      	cmp	r3, #0
 80147a4:	d001      	beq.n	80147aa <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 80147a6:	2300      	movs	r3, #0
 80147a8:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80147aa:	7979      	ldrb	r1, [r7, #5]
 80147ac:	7e3b      	ldrb	r3, [r7, #24]
 80147ae:	9303      	str	r3, [sp, #12]
 80147b0:	88fb      	ldrh	r3, [r7, #6]
 80147b2:	9302      	str	r3, [sp, #8]
 80147b4:	68bb      	ldr	r3, [r7, #8]
 80147b6:	9301      	str	r3, [sp, #4]
 80147b8:	2301      	movs	r3, #1
 80147ba:	9300      	str	r3, [sp, #0]
 80147bc:	2302      	movs	r3, #2
 80147be:	2200      	movs	r2, #0
 80147c0:	68f8      	ldr	r0, [r7, #12]
 80147c2:	f002 feb4 	bl	801752e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 80147c6:	2300      	movs	r3, #0
}
 80147c8:	4618      	mov	r0, r3
 80147ca:	3710      	adds	r7, #16
 80147cc:	46bd      	mov	sp, r7
 80147ce:	bd80      	pop	{r7, pc}

080147d0 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 80147d0:	b580      	push	{r7, lr}
 80147d2:	b088      	sub	sp, #32
 80147d4:	af04      	add	r7, sp, #16
 80147d6:	60f8      	str	r0, [r7, #12]
 80147d8:	60b9      	str	r1, [r7, #8]
 80147da:	4611      	mov	r1, r2
 80147dc:	461a      	mov	r2, r3
 80147de:	460b      	mov	r3, r1
 80147e0:	80fb      	strh	r3, [r7, #6]
 80147e2:	4613      	mov	r3, r2
 80147e4:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80147e6:	7979      	ldrb	r1, [r7, #5]
 80147e8:	2300      	movs	r3, #0
 80147ea:	9303      	str	r3, [sp, #12]
 80147ec:	88fb      	ldrh	r3, [r7, #6]
 80147ee:	9302      	str	r3, [sp, #8]
 80147f0:	68bb      	ldr	r3, [r7, #8]
 80147f2:	9301      	str	r3, [sp, #4]
 80147f4:	2301      	movs	r3, #1
 80147f6:	9300      	str	r3, [sp, #0]
 80147f8:	2302      	movs	r3, #2
 80147fa:	2201      	movs	r2, #1
 80147fc:	68f8      	ldr	r0, [r7, #12]
 80147fe:	f002 fe96 	bl	801752e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8014802:	2300      	movs	r3, #0
}
 8014804:	4618      	mov	r0, r3
 8014806:	3710      	adds	r7, #16
 8014808:	46bd      	mov	sp, r7
 801480a:	bd80      	pop	{r7, pc}

0801480c <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 801480c:	b580      	push	{r7, lr}
 801480e:	b086      	sub	sp, #24
 8014810:	af04      	add	r7, sp, #16
 8014812:	6078      	str	r0, [r7, #4]
 8014814:	4608      	mov	r0, r1
 8014816:	4611      	mov	r1, r2
 8014818:	461a      	mov	r2, r3
 801481a:	4603      	mov	r3, r0
 801481c:	70fb      	strb	r3, [r7, #3]
 801481e:	460b      	mov	r3, r1
 8014820:	70bb      	strb	r3, [r7, #2]
 8014822:	4613      	mov	r3, r2
 8014824:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8014826:	7878      	ldrb	r0, [r7, #1]
 8014828:	78ba      	ldrb	r2, [r7, #2]
 801482a:	78f9      	ldrb	r1, [r7, #3]
 801482c:	8b3b      	ldrh	r3, [r7, #24]
 801482e:	9302      	str	r3, [sp, #8]
 8014830:	7d3b      	ldrb	r3, [r7, #20]
 8014832:	9301      	str	r3, [sp, #4]
 8014834:	7c3b      	ldrb	r3, [r7, #16]
 8014836:	9300      	str	r3, [sp, #0]
 8014838:	4603      	mov	r3, r0
 801483a:	6878      	ldr	r0, [r7, #4]
 801483c:	f002 fe3b 	bl	80174b6 <USBH_LL_OpenPipe>

  return USBH_OK;
 8014840:	2300      	movs	r3, #0
}
 8014842:	4618      	mov	r0, r3
 8014844:	3708      	adds	r7, #8
 8014846:	46bd      	mov	sp, r7
 8014848:	bd80      	pop	{r7, pc}

0801484a <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 801484a:	b580      	push	{r7, lr}
 801484c:	b082      	sub	sp, #8
 801484e:	af00      	add	r7, sp, #0
 8014850:	6078      	str	r0, [r7, #4]
 8014852:	460b      	mov	r3, r1
 8014854:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 8014856:	78fb      	ldrb	r3, [r7, #3]
 8014858:	4619      	mov	r1, r3
 801485a:	6878      	ldr	r0, [r7, #4]
 801485c:	f002 fe5a 	bl	8017514 <USBH_LL_ClosePipe>

  return USBH_OK;
 8014860:	2300      	movs	r3, #0
}
 8014862:	4618      	mov	r0, r3
 8014864:	3708      	adds	r7, #8
 8014866:	46bd      	mov	sp, r7
 8014868:	bd80      	pop	{r7, pc}

0801486a <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 801486a:	b580      	push	{r7, lr}
 801486c:	b084      	sub	sp, #16
 801486e:	af00      	add	r7, sp, #0
 8014870:	6078      	str	r0, [r7, #4]
 8014872:	460b      	mov	r3, r1
 8014874:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8014876:	6878      	ldr	r0, [r7, #4]
 8014878:	f000 f836 	bl	80148e8 <USBH_GetFreePipe>
 801487c:	4603      	mov	r3, r0
 801487e:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8014880:	89fb      	ldrh	r3, [r7, #14]
 8014882:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8014886:	4293      	cmp	r3, r2
 8014888:	d00a      	beq.n	80148a0 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 801488a:	78fa      	ldrb	r2, [r7, #3]
 801488c:	89fb      	ldrh	r3, [r7, #14]
 801488e:	f003 030f 	and.w	r3, r3, #15
 8014892:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8014896:	6879      	ldr	r1, [r7, #4]
 8014898:	33e0      	adds	r3, #224	@ 0xe0
 801489a:	009b      	lsls	r3, r3, #2
 801489c:	440b      	add	r3, r1
 801489e:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 80148a0:	89fb      	ldrh	r3, [r7, #14]
 80148a2:	b2db      	uxtb	r3, r3
}
 80148a4:	4618      	mov	r0, r3
 80148a6:	3710      	adds	r7, #16
 80148a8:	46bd      	mov	sp, r7
 80148aa:	bd80      	pop	{r7, pc}

080148ac <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 80148ac:	b480      	push	{r7}
 80148ae:	b083      	sub	sp, #12
 80148b0:	af00      	add	r7, sp, #0
 80148b2:	6078      	str	r0, [r7, #4]
 80148b4:	460b      	mov	r3, r1
 80148b6:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 80148b8:	78fb      	ldrb	r3, [r7, #3]
 80148ba:	2b0f      	cmp	r3, #15
 80148bc:	d80d      	bhi.n	80148da <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 80148be:	78fb      	ldrb	r3, [r7, #3]
 80148c0:	687a      	ldr	r2, [r7, #4]
 80148c2:	33e0      	adds	r3, #224	@ 0xe0
 80148c4:	009b      	lsls	r3, r3, #2
 80148c6:	4413      	add	r3, r2
 80148c8:	685a      	ldr	r2, [r3, #4]
 80148ca:	78fb      	ldrb	r3, [r7, #3]
 80148cc:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80148d0:	6879      	ldr	r1, [r7, #4]
 80148d2:	33e0      	adds	r3, #224	@ 0xe0
 80148d4:	009b      	lsls	r3, r3, #2
 80148d6:	440b      	add	r3, r1
 80148d8:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 80148da:	2300      	movs	r3, #0
}
 80148dc:	4618      	mov	r0, r3
 80148de:	370c      	adds	r7, #12
 80148e0:	46bd      	mov	sp, r7
 80148e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80148e6:	4770      	bx	lr

080148e8 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 80148e8:	b480      	push	{r7}
 80148ea:	b085      	sub	sp, #20
 80148ec:	af00      	add	r7, sp, #0
 80148ee:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 80148f0:	2300      	movs	r3, #0
 80148f2:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 80148f4:	2300      	movs	r3, #0
 80148f6:	73fb      	strb	r3, [r7, #15]
 80148f8:	e00f      	b.n	801491a <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 80148fa:	7bfb      	ldrb	r3, [r7, #15]
 80148fc:	687a      	ldr	r2, [r7, #4]
 80148fe:	33e0      	adds	r3, #224	@ 0xe0
 8014900:	009b      	lsls	r3, r3, #2
 8014902:	4413      	add	r3, r2
 8014904:	685b      	ldr	r3, [r3, #4]
 8014906:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 801490a:	2b00      	cmp	r3, #0
 801490c:	d102      	bne.n	8014914 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 801490e:	7bfb      	ldrb	r3, [r7, #15]
 8014910:	b29b      	uxth	r3, r3
 8014912:	e007      	b.n	8014924 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8014914:	7bfb      	ldrb	r3, [r7, #15]
 8014916:	3301      	adds	r3, #1
 8014918:	73fb      	strb	r3, [r7, #15]
 801491a:	7bfb      	ldrb	r3, [r7, #15]
 801491c:	2b0f      	cmp	r3, #15
 801491e:	d9ec      	bls.n	80148fa <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8014920:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 8014924:	4618      	mov	r0, r3
 8014926:	3714      	adds	r7, #20
 8014928:	46bd      	mov	sp, r7
 801492a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801492e:	4770      	bx	lr

08014930 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8014930:	b480      	push	{r7}
 8014932:	b087      	sub	sp, #28
 8014934:	af00      	add	r7, sp, #0
 8014936:	60f8      	str	r0, [r7, #12]
 8014938:	60b9      	str	r1, [r7, #8]
 801493a:	4613      	mov	r3, r2
 801493c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 801493e:	2301      	movs	r3, #1
 8014940:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8014942:	2300      	movs	r3, #0
 8014944:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8014946:	4b1f      	ldr	r3, [pc, #124]	@ (80149c4 <FATFS_LinkDriverEx+0x94>)
 8014948:	7a5b      	ldrb	r3, [r3, #9]
 801494a:	b2db      	uxtb	r3, r3
 801494c:	2b00      	cmp	r3, #0
 801494e:	d131      	bne.n	80149b4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8014950:	4b1c      	ldr	r3, [pc, #112]	@ (80149c4 <FATFS_LinkDriverEx+0x94>)
 8014952:	7a5b      	ldrb	r3, [r3, #9]
 8014954:	b2db      	uxtb	r3, r3
 8014956:	461a      	mov	r2, r3
 8014958:	4b1a      	ldr	r3, [pc, #104]	@ (80149c4 <FATFS_LinkDriverEx+0x94>)
 801495a:	2100      	movs	r1, #0
 801495c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 801495e:	4b19      	ldr	r3, [pc, #100]	@ (80149c4 <FATFS_LinkDriverEx+0x94>)
 8014960:	7a5b      	ldrb	r3, [r3, #9]
 8014962:	b2db      	uxtb	r3, r3
 8014964:	4a17      	ldr	r2, [pc, #92]	@ (80149c4 <FATFS_LinkDriverEx+0x94>)
 8014966:	009b      	lsls	r3, r3, #2
 8014968:	4413      	add	r3, r2
 801496a:	68fa      	ldr	r2, [r7, #12]
 801496c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 801496e:	4b15      	ldr	r3, [pc, #84]	@ (80149c4 <FATFS_LinkDriverEx+0x94>)
 8014970:	7a5b      	ldrb	r3, [r3, #9]
 8014972:	b2db      	uxtb	r3, r3
 8014974:	461a      	mov	r2, r3
 8014976:	4b13      	ldr	r3, [pc, #76]	@ (80149c4 <FATFS_LinkDriverEx+0x94>)
 8014978:	4413      	add	r3, r2
 801497a:	79fa      	ldrb	r2, [r7, #7]
 801497c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 801497e:	4b11      	ldr	r3, [pc, #68]	@ (80149c4 <FATFS_LinkDriverEx+0x94>)
 8014980:	7a5b      	ldrb	r3, [r3, #9]
 8014982:	b2db      	uxtb	r3, r3
 8014984:	1c5a      	adds	r2, r3, #1
 8014986:	b2d1      	uxtb	r1, r2
 8014988:	4a0e      	ldr	r2, [pc, #56]	@ (80149c4 <FATFS_LinkDriverEx+0x94>)
 801498a:	7251      	strb	r1, [r2, #9]
 801498c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 801498e:	7dbb      	ldrb	r3, [r7, #22]
 8014990:	3330      	adds	r3, #48	@ 0x30
 8014992:	b2da      	uxtb	r2, r3
 8014994:	68bb      	ldr	r3, [r7, #8]
 8014996:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8014998:	68bb      	ldr	r3, [r7, #8]
 801499a:	3301      	adds	r3, #1
 801499c:	223a      	movs	r2, #58	@ 0x3a
 801499e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80149a0:	68bb      	ldr	r3, [r7, #8]
 80149a2:	3302      	adds	r3, #2
 80149a4:	222f      	movs	r2, #47	@ 0x2f
 80149a6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80149a8:	68bb      	ldr	r3, [r7, #8]
 80149aa:	3303      	adds	r3, #3
 80149ac:	2200      	movs	r2, #0
 80149ae:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80149b0:	2300      	movs	r3, #0
 80149b2:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80149b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80149b6:	4618      	mov	r0, r3
 80149b8:	371c      	adds	r7, #28
 80149ba:	46bd      	mov	sp, r7
 80149bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80149c0:	4770      	bx	lr
 80149c2:	bf00      	nop
 80149c4:	200132b0 	.word	0x200132b0

080149c8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80149c8:	b580      	push	{r7, lr}
 80149ca:	b082      	sub	sp, #8
 80149cc:	af00      	add	r7, sp, #0
 80149ce:	6078      	str	r0, [r7, #4]
 80149d0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80149d2:	2200      	movs	r2, #0
 80149d4:	6839      	ldr	r1, [r7, #0]
 80149d6:	6878      	ldr	r0, [r7, #4]
 80149d8:	f7ff ffaa 	bl	8014930 <FATFS_LinkDriverEx>
 80149dc:	4603      	mov	r3, r0
}
 80149de:	4618      	mov	r0, r3
 80149e0:	3708      	adds	r7, #8
 80149e2:	46bd      	mov	sp, r7
 80149e4:	bd80      	pop	{r7, pc}

080149e6 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80149e6:	b480      	push	{r7}
 80149e8:	b085      	sub	sp, #20
 80149ea:	af00      	add	r7, sp, #0
 80149ec:	4603      	mov	r3, r0
 80149ee:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80149f0:	2300      	movs	r3, #0
 80149f2:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80149f4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80149f8:	2b84      	cmp	r3, #132	@ 0x84
 80149fa:	d005      	beq.n	8014a08 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80149fc:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8014a00:	68fb      	ldr	r3, [r7, #12]
 8014a02:	4413      	add	r3, r2
 8014a04:	3303      	adds	r3, #3
 8014a06:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8014a08:	68fb      	ldr	r3, [r7, #12]
}
 8014a0a:	4618      	mov	r0, r3
 8014a0c:	3714      	adds	r7, #20
 8014a0e:	46bd      	mov	sp, r7
 8014a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a14:	4770      	bx	lr

08014a16 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8014a16:	b480      	push	{r7}
 8014a18:	b083      	sub	sp, #12
 8014a1a:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8014a1c:	f3ef 8305 	mrs	r3, IPSR
 8014a20:	607b      	str	r3, [r7, #4]
  return(result);
 8014a22:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8014a24:	2b00      	cmp	r3, #0
 8014a26:	bf14      	ite	ne
 8014a28:	2301      	movne	r3, #1
 8014a2a:	2300      	moveq	r3, #0
 8014a2c:	b2db      	uxtb	r3, r3
}
 8014a2e:	4618      	mov	r0, r3
 8014a30:	370c      	adds	r7, #12
 8014a32:	46bd      	mov	sp, r7
 8014a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a38:	4770      	bx	lr

08014a3a <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8014a3a:	b580      	push	{r7, lr}
 8014a3c:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8014a3e:	f001 f9cd 	bl	8015ddc <vTaskStartScheduler>
  
  return osOK;
 8014a42:	2300      	movs	r3, #0
}
 8014a44:	4618      	mov	r0, r3
 8014a46:	bd80      	pop	{r7, pc}

08014a48 <osKernelRunning>:
*         (1) RTOS is started
*         (-1) if this feature is disabled in FreeRTOSConfig.h 
* @note  MUST REMAIN UNCHANGED: \b osKernelRunning shall be consistent in every CMSIS-RTOS.
*/
int32_t osKernelRunning(void)
{
 8014a48:	b580      	push	{r7, lr}
 8014a4a:	af00      	add	r7, sp, #0
#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
  if (xTaskGetSchedulerState() == taskSCHEDULER_NOT_STARTED)
 8014a4c:	f001 fe2e 	bl	80166ac <xTaskGetSchedulerState>
 8014a50:	4603      	mov	r3, r0
 8014a52:	2b01      	cmp	r3, #1
 8014a54:	d101      	bne.n	8014a5a <osKernelRunning+0x12>
    return 0;
 8014a56:	2300      	movs	r3, #0
 8014a58:	e000      	b.n	8014a5c <osKernelRunning+0x14>
  else
    return 1;
 8014a5a:	2301      	movs	r3, #1
#else
	return (-1);
#endif	
}
 8014a5c:	4618      	mov	r0, r3
 8014a5e:	bd80      	pop	{r7, pc}

08014a60 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 8014a60:	b580      	push	{r7, lr}
 8014a62:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 8014a64:	f7ff ffd7 	bl	8014a16 <inHandlerMode>
 8014a68:	4603      	mov	r3, r0
 8014a6a:	2b00      	cmp	r3, #0
 8014a6c:	d003      	beq.n	8014a76 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 8014a6e:	f001 fad9 	bl	8016024 <xTaskGetTickCountFromISR>
 8014a72:	4603      	mov	r3, r0
 8014a74:	e002      	b.n	8014a7c <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 8014a76:	f001 fac5 	bl	8016004 <xTaskGetTickCount>
 8014a7a:	4603      	mov	r3, r0
  }
}
 8014a7c:	4618      	mov	r0, r3
 8014a7e:	bd80      	pop	{r7, pc}

08014a80 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8014a80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014a82:	b089      	sub	sp, #36	@ 0x24
 8014a84:	af04      	add	r7, sp, #16
 8014a86:	6078      	str	r0, [r7, #4]
 8014a88:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8014a8a:	687b      	ldr	r3, [r7, #4]
 8014a8c:	695b      	ldr	r3, [r3, #20]
 8014a8e:	2b00      	cmp	r3, #0
 8014a90:	d020      	beq.n	8014ad4 <osThreadCreate+0x54>
 8014a92:	687b      	ldr	r3, [r7, #4]
 8014a94:	699b      	ldr	r3, [r3, #24]
 8014a96:	2b00      	cmp	r3, #0
 8014a98:	d01c      	beq.n	8014ad4 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8014a9a:	687b      	ldr	r3, [r7, #4]
 8014a9c:	685c      	ldr	r4, [r3, #4]
 8014a9e:	687b      	ldr	r3, [r7, #4]
 8014aa0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8014aa2:	687b      	ldr	r3, [r7, #4]
 8014aa4:	691e      	ldr	r6, [r3, #16]
 8014aa6:	687b      	ldr	r3, [r7, #4]
 8014aa8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8014aac:	4618      	mov	r0, r3
 8014aae:	f7ff ff9a 	bl	80149e6 <makeFreeRtosPriority>
 8014ab2:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8014ab4:	687b      	ldr	r3, [r7, #4]
 8014ab6:	695b      	ldr	r3, [r3, #20]
 8014ab8:	687a      	ldr	r2, [r7, #4]
 8014aba:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8014abc:	9202      	str	r2, [sp, #8]
 8014abe:	9301      	str	r3, [sp, #4]
 8014ac0:	9100      	str	r1, [sp, #0]
 8014ac2:	683b      	ldr	r3, [r7, #0]
 8014ac4:	4632      	mov	r2, r6
 8014ac6:	4629      	mov	r1, r5
 8014ac8:	4620      	mov	r0, r4
 8014aca:	f000 ffa5 	bl	8015a18 <xTaskCreateStatic>
 8014ace:	4603      	mov	r3, r0
 8014ad0:	60fb      	str	r3, [r7, #12]
 8014ad2:	e01c      	b.n	8014b0e <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8014ad4:	687b      	ldr	r3, [r7, #4]
 8014ad6:	685c      	ldr	r4, [r3, #4]
 8014ad8:	687b      	ldr	r3, [r7, #4]
 8014ada:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8014adc:	687b      	ldr	r3, [r7, #4]
 8014ade:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8014ae0:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8014ae2:	687b      	ldr	r3, [r7, #4]
 8014ae4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8014ae8:	4618      	mov	r0, r3
 8014aea:	f7ff ff7c 	bl	80149e6 <makeFreeRtosPriority>
 8014aee:	4602      	mov	r2, r0
 8014af0:	f107 030c 	add.w	r3, r7, #12
 8014af4:	9301      	str	r3, [sp, #4]
 8014af6:	9200      	str	r2, [sp, #0]
 8014af8:	683b      	ldr	r3, [r7, #0]
 8014afa:	4632      	mov	r2, r6
 8014afc:	4629      	mov	r1, r5
 8014afe:	4620      	mov	r0, r4
 8014b00:	f000 fff0 	bl	8015ae4 <xTaskCreate>
 8014b04:	4603      	mov	r3, r0
 8014b06:	2b01      	cmp	r3, #1
 8014b08:	d001      	beq.n	8014b0e <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8014b0a:	2300      	movs	r3, #0
 8014b0c:	e000      	b.n	8014b10 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8014b0e:	68fb      	ldr	r3, [r7, #12]
}
 8014b10:	4618      	mov	r0, r3
 8014b12:	3714      	adds	r7, #20
 8014b14:	46bd      	mov	sp, r7
 8014b16:	bdf0      	pop	{r4, r5, r6, r7, pc}

08014b18 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8014b18:	b580      	push	{r7, lr}
 8014b1a:	b084      	sub	sp, #16
 8014b1c:	af00      	add	r7, sp, #0
 8014b1e:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8014b20:	687b      	ldr	r3, [r7, #4]
 8014b22:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8014b24:	68fb      	ldr	r3, [r7, #12]
 8014b26:	2b00      	cmp	r3, #0
 8014b28:	d001      	beq.n	8014b2e <osDelay+0x16>
 8014b2a:	68fb      	ldr	r3, [r7, #12]
 8014b2c:	e000      	b.n	8014b30 <osDelay+0x18>
 8014b2e:	2301      	movs	r3, #1
 8014b30:	4618      	mov	r0, r3
 8014b32:	f001 f91b 	bl	8015d6c <vTaskDelay>
  
  return osOK;
 8014b36:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8014b38:	4618      	mov	r0, r3
 8014b3a:	3710      	adds	r7, #16
 8014b3c:	46bd      	mov	sp, r7
 8014b3e:	bd80      	pop	{r7, pc}

08014b40 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8014b40:	b590      	push	{r4, r7, lr}
 8014b42:	b085      	sub	sp, #20
 8014b44:	af02      	add	r7, sp, #8
 8014b46:	6078      	str	r0, [r7, #4]
 8014b48:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8014b4a:	687b      	ldr	r3, [r7, #4]
 8014b4c:	689b      	ldr	r3, [r3, #8]
 8014b4e:	2b00      	cmp	r3, #0
 8014b50:	d011      	beq.n	8014b76 <osMessageCreate+0x36>
 8014b52:	687b      	ldr	r3, [r7, #4]
 8014b54:	68db      	ldr	r3, [r3, #12]
 8014b56:	2b00      	cmp	r3, #0
 8014b58:	d00d      	beq.n	8014b76 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8014b5a:	687b      	ldr	r3, [r7, #4]
 8014b5c:	6818      	ldr	r0, [r3, #0]
 8014b5e:	687b      	ldr	r3, [r7, #4]
 8014b60:	6859      	ldr	r1, [r3, #4]
 8014b62:	687b      	ldr	r3, [r7, #4]
 8014b64:	689a      	ldr	r2, [r3, #8]
 8014b66:	687b      	ldr	r3, [r7, #4]
 8014b68:	68db      	ldr	r3, [r3, #12]
 8014b6a:	2400      	movs	r4, #0
 8014b6c:	9400      	str	r4, [sp, #0]
 8014b6e:	f000 f9f9 	bl	8014f64 <xQueueGenericCreateStatic>
 8014b72:	4603      	mov	r3, r0
 8014b74:	e008      	b.n	8014b88 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8014b76:	687b      	ldr	r3, [r7, #4]
 8014b78:	6818      	ldr	r0, [r3, #0]
 8014b7a:	687b      	ldr	r3, [r7, #4]
 8014b7c:	685b      	ldr	r3, [r3, #4]
 8014b7e:	2200      	movs	r2, #0
 8014b80:	4619      	mov	r1, r3
 8014b82:	f000 fa76 	bl	8015072 <xQueueGenericCreate>
 8014b86:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8014b88:	4618      	mov	r0, r3
 8014b8a:	370c      	adds	r7, #12
 8014b8c:	46bd      	mov	sp, r7
 8014b8e:	bd90      	pop	{r4, r7, pc}

08014b90 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8014b90:	b580      	push	{r7, lr}
 8014b92:	b086      	sub	sp, #24
 8014b94:	af00      	add	r7, sp, #0
 8014b96:	60f8      	str	r0, [r7, #12]
 8014b98:	60b9      	str	r1, [r7, #8]
 8014b9a:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8014b9c:	2300      	movs	r3, #0
 8014b9e:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8014ba0:	687b      	ldr	r3, [r7, #4]
 8014ba2:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8014ba4:	697b      	ldr	r3, [r7, #20]
 8014ba6:	2b00      	cmp	r3, #0
 8014ba8:	d101      	bne.n	8014bae <osMessagePut+0x1e>
    ticks = 1;
 8014baa:	2301      	movs	r3, #1
 8014bac:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8014bae:	f7ff ff32 	bl	8014a16 <inHandlerMode>
 8014bb2:	4603      	mov	r3, r0
 8014bb4:	2b00      	cmp	r3, #0
 8014bb6:	d018      	beq.n	8014bea <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8014bb8:	f107 0210 	add.w	r2, r7, #16
 8014bbc:	f107 0108 	add.w	r1, r7, #8
 8014bc0:	2300      	movs	r3, #0
 8014bc2:	68f8      	ldr	r0, [r7, #12]
 8014bc4:	f000 fbc2 	bl	801534c <xQueueGenericSendFromISR>
 8014bc8:	4603      	mov	r3, r0
 8014bca:	2b01      	cmp	r3, #1
 8014bcc:	d001      	beq.n	8014bd2 <osMessagePut+0x42>
      return osErrorOS;
 8014bce:	23ff      	movs	r3, #255	@ 0xff
 8014bd0:	e018      	b.n	8014c04 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8014bd2:	693b      	ldr	r3, [r7, #16]
 8014bd4:	2b00      	cmp	r3, #0
 8014bd6:	d014      	beq.n	8014c02 <osMessagePut+0x72>
 8014bd8:	4b0c      	ldr	r3, [pc, #48]	@ (8014c0c <osMessagePut+0x7c>)
 8014bda:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014bde:	601a      	str	r2, [r3, #0]
 8014be0:	f3bf 8f4f 	dsb	sy
 8014be4:	f3bf 8f6f 	isb	sy
 8014be8:	e00b      	b.n	8014c02 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8014bea:	f107 0108 	add.w	r1, r7, #8
 8014bee:	2300      	movs	r3, #0
 8014bf0:	697a      	ldr	r2, [r7, #20]
 8014bf2:	68f8      	ldr	r0, [r7, #12]
 8014bf4:	f000 faa0 	bl	8015138 <xQueueGenericSend>
 8014bf8:	4603      	mov	r3, r0
 8014bfa:	2b01      	cmp	r3, #1
 8014bfc:	d001      	beq.n	8014c02 <osMessagePut+0x72>
      return osErrorOS;
 8014bfe:	23ff      	movs	r3, #255	@ 0xff
 8014c00:	e000      	b.n	8014c04 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8014c02:	2300      	movs	r3, #0
}
 8014c04:	4618      	mov	r0, r3
 8014c06:	3718      	adds	r7, #24
 8014c08:	46bd      	mov	sp, r7
 8014c0a:	bd80      	pop	{r7, pc}
 8014c0c:	e000ed04 	.word	0xe000ed04

08014c10 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8014c10:	b590      	push	{r4, r7, lr}
 8014c12:	b08b      	sub	sp, #44	@ 0x2c
 8014c14:	af00      	add	r7, sp, #0
 8014c16:	60f8      	str	r0, [r7, #12]
 8014c18:	60b9      	str	r1, [r7, #8]
 8014c1a:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8014c1c:	68bb      	ldr	r3, [r7, #8]
 8014c1e:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8014c20:	2300      	movs	r3, #0
 8014c22:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8014c24:	68bb      	ldr	r3, [r7, #8]
 8014c26:	2b00      	cmp	r3, #0
 8014c28:	d10a      	bne.n	8014c40 <osMessageGet+0x30>
    event.status = osErrorParameter;
 8014c2a:	2380      	movs	r3, #128	@ 0x80
 8014c2c:	617b      	str	r3, [r7, #20]
    return event;
 8014c2e:	68fb      	ldr	r3, [r7, #12]
 8014c30:	461c      	mov	r4, r3
 8014c32:	f107 0314 	add.w	r3, r7, #20
 8014c36:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8014c3a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8014c3e:	e054      	b.n	8014cea <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8014c40:	2300      	movs	r3, #0
 8014c42:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8014c44:	2300      	movs	r3, #0
 8014c46:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 8014c48:	687b      	ldr	r3, [r7, #4]
 8014c4a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8014c4e:	d103      	bne.n	8014c58 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8014c50:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8014c54:	627b      	str	r3, [r7, #36]	@ 0x24
 8014c56:	e009      	b.n	8014c6c <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8014c58:	687b      	ldr	r3, [r7, #4]
 8014c5a:	2b00      	cmp	r3, #0
 8014c5c:	d006      	beq.n	8014c6c <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8014c5e:	687b      	ldr	r3, [r7, #4]
 8014c60:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 8014c62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014c64:	2b00      	cmp	r3, #0
 8014c66:	d101      	bne.n	8014c6c <osMessageGet+0x5c>
      ticks = 1;
 8014c68:	2301      	movs	r3, #1
 8014c6a:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 8014c6c:	f7ff fed3 	bl	8014a16 <inHandlerMode>
 8014c70:	4603      	mov	r3, r0
 8014c72:	2b00      	cmp	r3, #0
 8014c74:	d01c      	beq.n	8014cb0 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8014c76:	f107 0220 	add.w	r2, r7, #32
 8014c7a:	f107 0314 	add.w	r3, r7, #20
 8014c7e:	3304      	adds	r3, #4
 8014c80:	4619      	mov	r1, r3
 8014c82:	68b8      	ldr	r0, [r7, #8]
 8014c84:	f000 fcee 	bl	8015664 <xQueueReceiveFromISR>
 8014c88:	4603      	mov	r3, r0
 8014c8a:	2b01      	cmp	r3, #1
 8014c8c:	d102      	bne.n	8014c94 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8014c8e:	2310      	movs	r3, #16
 8014c90:	617b      	str	r3, [r7, #20]
 8014c92:	e001      	b.n	8014c98 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8014c94:	2300      	movs	r3, #0
 8014c96:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8014c98:	6a3b      	ldr	r3, [r7, #32]
 8014c9a:	2b00      	cmp	r3, #0
 8014c9c:	d01d      	beq.n	8014cda <osMessageGet+0xca>
 8014c9e:	4b15      	ldr	r3, [pc, #84]	@ (8014cf4 <osMessageGet+0xe4>)
 8014ca0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014ca4:	601a      	str	r2, [r3, #0]
 8014ca6:	f3bf 8f4f 	dsb	sy
 8014caa:	f3bf 8f6f 	isb	sy
 8014cae:	e014      	b.n	8014cda <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8014cb0:	f107 0314 	add.w	r3, r7, #20
 8014cb4:	3304      	adds	r3, #4
 8014cb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014cb8:	4619      	mov	r1, r3
 8014cba:	68b8      	ldr	r0, [r7, #8]
 8014cbc:	f000 fbea 	bl	8015494 <xQueueReceive>
 8014cc0:	4603      	mov	r3, r0
 8014cc2:	2b01      	cmp	r3, #1
 8014cc4:	d102      	bne.n	8014ccc <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 8014cc6:	2310      	movs	r3, #16
 8014cc8:	617b      	str	r3, [r7, #20]
 8014cca:	e006      	b.n	8014cda <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8014ccc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014cce:	2b00      	cmp	r3, #0
 8014cd0:	d101      	bne.n	8014cd6 <osMessageGet+0xc6>
 8014cd2:	2300      	movs	r3, #0
 8014cd4:	e000      	b.n	8014cd8 <osMessageGet+0xc8>
 8014cd6:	2340      	movs	r3, #64	@ 0x40
 8014cd8:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8014cda:	68fb      	ldr	r3, [r7, #12]
 8014cdc:	461c      	mov	r4, r3
 8014cde:	f107 0314 	add.w	r3, r7, #20
 8014ce2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8014ce6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8014cea:	68f8      	ldr	r0, [r7, #12]
 8014cec:	372c      	adds	r7, #44	@ 0x2c
 8014cee:	46bd      	mov	sp, r7
 8014cf0:	bd90      	pop	{r4, r7, pc}
 8014cf2:	bf00      	nop
 8014cf4:	e000ed04 	.word	0xe000ed04

08014cf8 <osMessageWaiting>:
* @brief  Get the number of messaged stored in a queue.
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval number of messages stored in a queue.
*/
uint32_t osMessageWaiting(osMessageQId queue_id)
{
 8014cf8:	b580      	push	{r7, lr}
 8014cfa:	b082      	sub	sp, #8
 8014cfc:	af00      	add	r7, sp, #0
 8014cfe:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 8014d00:	f7ff fe89 	bl	8014a16 <inHandlerMode>
 8014d04:	4603      	mov	r3, r0
 8014d06:	2b00      	cmp	r3, #0
 8014d08:	d004      	beq.n	8014d14 <osMessageWaiting+0x1c>
    return uxQueueMessagesWaitingFromISR(queue_id);
 8014d0a:	6878      	ldr	r0, [r7, #4]
 8014d0c:	f000 fd53 	bl	80157b6 <uxQueueMessagesWaitingFromISR>
 8014d10:	4603      	mov	r3, r0
 8014d12:	e003      	b.n	8014d1c <osMessageWaiting+0x24>
  }
  else
  {
    return uxQueueMessagesWaiting(queue_id);
 8014d14:	6878      	ldr	r0, [r7, #4]
 8014d16:	f000 fd2d 	bl	8015774 <uxQueueMessagesWaiting>
 8014d1a:	4603      	mov	r3, r0
  }
}
 8014d1c:	4618      	mov	r0, r3
 8014d1e:	3708      	adds	r7, #8
 8014d20:	46bd      	mov	sp, r7
 8014d22:	bd80      	pop	{r7, pc}

08014d24 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8014d24:	b480      	push	{r7}
 8014d26:	b083      	sub	sp, #12
 8014d28:	af00      	add	r7, sp, #0
 8014d2a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8014d2c:	687b      	ldr	r3, [r7, #4]
 8014d2e:	f103 0208 	add.w	r2, r3, #8
 8014d32:	687b      	ldr	r3, [r7, #4]
 8014d34:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8014d36:	687b      	ldr	r3, [r7, #4]
 8014d38:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8014d3c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8014d3e:	687b      	ldr	r3, [r7, #4]
 8014d40:	f103 0208 	add.w	r2, r3, #8
 8014d44:	687b      	ldr	r3, [r7, #4]
 8014d46:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8014d48:	687b      	ldr	r3, [r7, #4]
 8014d4a:	f103 0208 	add.w	r2, r3, #8
 8014d4e:	687b      	ldr	r3, [r7, #4]
 8014d50:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8014d52:	687b      	ldr	r3, [r7, #4]
 8014d54:	2200      	movs	r2, #0
 8014d56:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8014d58:	bf00      	nop
 8014d5a:	370c      	adds	r7, #12
 8014d5c:	46bd      	mov	sp, r7
 8014d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d62:	4770      	bx	lr

08014d64 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8014d64:	b480      	push	{r7}
 8014d66:	b083      	sub	sp, #12
 8014d68:	af00      	add	r7, sp, #0
 8014d6a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8014d6c:	687b      	ldr	r3, [r7, #4]
 8014d6e:	2200      	movs	r2, #0
 8014d70:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8014d72:	bf00      	nop
 8014d74:	370c      	adds	r7, #12
 8014d76:	46bd      	mov	sp, r7
 8014d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d7c:	4770      	bx	lr

08014d7e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8014d7e:	b480      	push	{r7}
 8014d80:	b085      	sub	sp, #20
 8014d82:	af00      	add	r7, sp, #0
 8014d84:	6078      	str	r0, [r7, #4]
 8014d86:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8014d88:	687b      	ldr	r3, [r7, #4]
 8014d8a:	685b      	ldr	r3, [r3, #4]
 8014d8c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8014d8e:	683b      	ldr	r3, [r7, #0]
 8014d90:	68fa      	ldr	r2, [r7, #12]
 8014d92:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8014d94:	68fb      	ldr	r3, [r7, #12]
 8014d96:	689a      	ldr	r2, [r3, #8]
 8014d98:	683b      	ldr	r3, [r7, #0]
 8014d9a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8014d9c:	68fb      	ldr	r3, [r7, #12]
 8014d9e:	689b      	ldr	r3, [r3, #8]
 8014da0:	683a      	ldr	r2, [r7, #0]
 8014da2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8014da4:	68fb      	ldr	r3, [r7, #12]
 8014da6:	683a      	ldr	r2, [r7, #0]
 8014da8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8014daa:	683b      	ldr	r3, [r7, #0]
 8014dac:	687a      	ldr	r2, [r7, #4]
 8014dae:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8014db0:	687b      	ldr	r3, [r7, #4]
 8014db2:	681b      	ldr	r3, [r3, #0]
 8014db4:	1c5a      	adds	r2, r3, #1
 8014db6:	687b      	ldr	r3, [r7, #4]
 8014db8:	601a      	str	r2, [r3, #0]
}
 8014dba:	bf00      	nop
 8014dbc:	3714      	adds	r7, #20
 8014dbe:	46bd      	mov	sp, r7
 8014dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014dc4:	4770      	bx	lr

08014dc6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8014dc6:	b480      	push	{r7}
 8014dc8:	b085      	sub	sp, #20
 8014dca:	af00      	add	r7, sp, #0
 8014dcc:	6078      	str	r0, [r7, #4]
 8014dce:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8014dd0:	683b      	ldr	r3, [r7, #0]
 8014dd2:	681b      	ldr	r3, [r3, #0]
 8014dd4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8014dd6:	68bb      	ldr	r3, [r7, #8]
 8014dd8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8014ddc:	d103      	bne.n	8014de6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8014dde:	687b      	ldr	r3, [r7, #4]
 8014de0:	691b      	ldr	r3, [r3, #16]
 8014de2:	60fb      	str	r3, [r7, #12]
 8014de4:	e00c      	b.n	8014e00 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8014de6:	687b      	ldr	r3, [r7, #4]
 8014de8:	3308      	adds	r3, #8
 8014dea:	60fb      	str	r3, [r7, #12]
 8014dec:	e002      	b.n	8014df4 <vListInsert+0x2e>
 8014dee:	68fb      	ldr	r3, [r7, #12]
 8014df0:	685b      	ldr	r3, [r3, #4]
 8014df2:	60fb      	str	r3, [r7, #12]
 8014df4:	68fb      	ldr	r3, [r7, #12]
 8014df6:	685b      	ldr	r3, [r3, #4]
 8014df8:	681b      	ldr	r3, [r3, #0]
 8014dfa:	68ba      	ldr	r2, [r7, #8]
 8014dfc:	429a      	cmp	r2, r3
 8014dfe:	d2f6      	bcs.n	8014dee <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8014e00:	68fb      	ldr	r3, [r7, #12]
 8014e02:	685a      	ldr	r2, [r3, #4]
 8014e04:	683b      	ldr	r3, [r7, #0]
 8014e06:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8014e08:	683b      	ldr	r3, [r7, #0]
 8014e0a:	685b      	ldr	r3, [r3, #4]
 8014e0c:	683a      	ldr	r2, [r7, #0]
 8014e0e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8014e10:	683b      	ldr	r3, [r7, #0]
 8014e12:	68fa      	ldr	r2, [r7, #12]
 8014e14:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8014e16:	68fb      	ldr	r3, [r7, #12]
 8014e18:	683a      	ldr	r2, [r7, #0]
 8014e1a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8014e1c:	683b      	ldr	r3, [r7, #0]
 8014e1e:	687a      	ldr	r2, [r7, #4]
 8014e20:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8014e22:	687b      	ldr	r3, [r7, #4]
 8014e24:	681b      	ldr	r3, [r3, #0]
 8014e26:	1c5a      	adds	r2, r3, #1
 8014e28:	687b      	ldr	r3, [r7, #4]
 8014e2a:	601a      	str	r2, [r3, #0]
}
 8014e2c:	bf00      	nop
 8014e2e:	3714      	adds	r7, #20
 8014e30:	46bd      	mov	sp, r7
 8014e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e36:	4770      	bx	lr

08014e38 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8014e38:	b480      	push	{r7}
 8014e3a:	b085      	sub	sp, #20
 8014e3c:	af00      	add	r7, sp, #0
 8014e3e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8014e40:	687b      	ldr	r3, [r7, #4]
 8014e42:	691b      	ldr	r3, [r3, #16]
 8014e44:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8014e46:	687b      	ldr	r3, [r7, #4]
 8014e48:	685b      	ldr	r3, [r3, #4]
 8014e4a:	687a      	ldr	r2, [r7, #4]
 8014e4c:	6892      	ldr	r2, [r2, #8]
 8014e4e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8014e50:	687b      	ldr	r3, [r7, #4]
 8014e52:	689b      	ldr	r3, [r3, #8]
 8014e54:	687a      	ldr	r2, [r7, #4]
 8014e56:	6852      	ldr	r2, [r2, #4]
 8014e58:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8014e5a:	68fb      	ldr	r3, [r7, #12]
 8014e5c:	685b      	ldr	r3, [r3, #4]
 8014e5e:	687a      	ldr	r2, [r7, #4]
 8014e60:	429a      	cmp	r2, r3
 8014e62:	d103      	bne.n	8014e6c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8014e64:	687b      	ldr	r3, [r7, #4]
 8014e66:	689a      	ldr	r2, [r3, #8]
 8014e68:	68fb      	ldr	r3, [r7, #12]
 8014e6a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8014e6c:	687b      	ldr	r3, [r7, #4]
 8014e6e:	2200      	movs	r2, #0
 8014e70:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8014e72:	68fb      	ldr	r3, [r7, #12]
 8014e74:	681b      	ldr	r3, [r3, #0]
 8014e76:	1e5a      	subs	r2, r3, #1
 8014e78:	68fb      	ldr	r3, [r7, #12]
 8014e7a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8014e7c:	68fb      	ldr	r3, [r7, #12]
 8014e7e:	681b      	ldr	r3, [r3, #0]
}
 8014e80:	4618      	mov	r0, r3
 8014e82:	3714      	adds	r7, #20
 8014e84:	46bd      	mov	sp, r7
 8014e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e8a:	4770      	bx	lr

08014e8c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8014e8c:	b580      	push	{r7, lr}
 8014e8e:	b084      	sub	sp, #16
 8014e90:	af00      	add	r7, sp, #0
 8014e92:	6078      	str	r0, [r7, #4]
 8014e94:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8014e96:	687b      	ldr	r3, [r7, #4]
 8014e98:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8014e9a:	68fb      	ldr	r3, [r7, #12]
 8014e9c:	2b00      	cmp	r3, #0
 8014e9e:	d10d      	bne.n	8014ebc <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8014ea0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014ea4:	b672      	cpsid	i
 8014ea6:	f383 8811 	msr	BASEPRI, r3
 8014eaa:	f3bf 8f6f 	isb	sy
 8014eae:	f3bf 8f4f 	dsb	sy
 8014eb2:	b662      	cpsie	i
 8014eb4:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8014eb6:	bf00      	nop
 8014eb8:	bf00      	nop
 8014eba:	e7fd      	b.n	8014eb8 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8014ebc:	f001 fe16 	bl	8016aec <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8014ec0:	68fb      	ldr	r3, [r7, #12]
 8014ec2:	681a      	ldr	r2, [r3, #0]
 8014ec4:	68fb      	ldr	r3, [r7, #12]
 8014ec6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014ec8:	68f9      	ldr	r1, [r7, #12]
 8014eca:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8014ecc:	fb01 f303 	mul.w	r3, r1, r3
 8014ed0:	441a      	add	r2, r3
 8014ed2:	68fb      	ldr	r3, [r7, #12]
 8014ed4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8014ed6:	68fb      	ldr	r3, [r7, #12]
 8014ed8:	2200      	movs	r2, #0
 8014eda:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8014edc:	68fb      	ldr	r3, [r7, #12]
 8014ede:	681a      	ldr	r2, [r3, #0]
 8014ee0:	68fb      	ldr	r3, [r7, #12]
 8014ee2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8014ee4:	68fb      	ldr	r3, [r7, #12]
 8014ee6:	681a      	ldr	r2, [r3, #0]
 8014ee8:	68fb      	ldr	r3, [r7, #12]
 8014eea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014eec:	3b01      	subs	r3, #1
 8014eee:	68f9      	ldr	r1, [r7, #12]
 8014ef0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8014ef2:	fb01 f303 	mul.w	r3, r1, r3
 8014ef6:	441a      	add	r2, r3
 8014ef8:	68fb      	ldr	r3, [r7, #12]
 8014efa:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8014efc:	68fb      	ldr	r3, [r7, #12]
 8014efe:	22ff      	movs	r2, #255	@ 0xff
 8014f00:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8014f04:	68fb      	ldr	r3, [r7, #12]
 8014f06:	22ff      	movs	r2, #255	@ 0xff
 8014f08:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8014f0c:	683b      	ldr	r3, [r7, #0]
 8014f0e:	2b00      	cmp	r3, #0
 8014f10:	d114      	bne.n	8014f3c <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8014f12:	68fb      	ldr	r3, [r7, #12]
 8014f14:	691b      	ldr	r3, [r3, #16]
 8014f16:	2b00      	cmp	r3, #0
 8014f18:	d01a      	beq.n	8014f50 <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8014f1a:	68fb      	ldr	r3, [r7, #12]
 8014f1c:	3310      	adds	r3, #16
 8014f1e:	4618      	mov	r0, r3
 8014f20:	f001 f9fa 	bl	8016318 <xTaskRemoveFromEventList>
 8014f24:	4603      	mov	r3, r0
 8014f26:	2b00      	cmp	r3, #0
 8014f28:	d012      	beq.n	8014f50 <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8014f2a:	4b0d      	ldr	r3, [pc, #52]	@ (8014f60 <xQueueGenericReset+0xd4>)
 8014f2c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014f30:	601a      	str	r2, [r3, #0]
 8014f32:	f3bf 8f4f 	dsb	sy
 8014f36:	f3bf 8f6f 	isb	sy
 8014f3a:	e009      	b.n	8014f50 <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8014f3c:	68fb      	ldr	r3, [r7, #12]
 8014f3e:	3310      	adds	r3, #16
 8014f40:	4618      	mov	r0, r3
 8014f42:	f7ff feef 	bl	8014d24 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8014f46:	68fb      	ldr	r3, [r7, #12]
 8014f48:	3324      	adds	r3, #36	@ 0x24
 8014f4a:	4618      	mov	r0, r3
 8014f4c:	f7ff feea 	bl	8014d24 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8014f50:	f001 fe02 	bl	8016b58 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8014f54:	2301      	movs	r3, #1
}
 8014f56:	4618      	mov	r0, r3
 8014f58:	3710      	adds	r7, #16
 8014f5a:	46bd      	mov	sp, r7
 8014f5c:	bd80      	pop	{r7, pc}
 8014f5e:	bf00      	nop
 8014f60:	e000ed04 	.word	0xe000ed04

08014f64 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8014f64:	b580      	push	{r7, lr}
 8014f66:	b08e      	sub	sp, #56	@ 0x38
 8014f68:	af02      	add	r7, sp, #8
 8014f6a:	60f8      	str	r0, [r7, #12]
 8014f6c:	60b9      	str	r1, [r7, #8]
 8014f6e:	607a      	str	r2, [r7, #4]
 8014f70:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8014f72:	68fb      	ldr	r3, [r7, #12]
 8014f74:	2b00      	cmp	r3, #0
 8014f76:	d10d      	bne.n	8014f94 <xQueueGenericCreateStatic+0x30>
	__asm volatile
 8014f78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014f7c:	b672      	cpsid	i
 8014f7e:	f383 8811 	msr	BASEPRI, r3
 8014f82:	f3bf 8f6f 	isb	sy
 8014f86:	f3bf 8f4f 	dsb	sy
 8014f8a:	b662      	cpsie	i
 8014f8c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8014f8e:	bf00      	nop
 8014f90:	bf00      	nop
 8014f92:	e7fd      	b.n	8014f90 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8014f94:	683b      	ldr	r3, [r7, #0]
 8014f96:	2b00      	cmp	r3, #0
 8014f98:	d10d      	bne.n	8014fb6 <xQueueGenericCreateStatic+0x52>
	__asm volatile
 8014f9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014f9e:	b672      	cpsid	i
 8014fa0:	f383 8811 	msr	BASEPRI, r3
 8014fa4:	f3bf 8f6f 	isb	sy
 8014fa8:	f3bf 8f4f 	dsb	sy
 8014fac:	b662      	cpsie	i
 8014fae:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8014fb0:	bf00      	nop
 8014fb2:	bf00      	nop
 8014fb4:	e7fd      	b.n	8014fb2 <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8014fb6:	687b      	ldr	r3, [r7, #4]
 8014fb8:	2b00      	cmp	r3, #0
 8014fba:	d002      	beq.n	8014fc2 <xQueueGenericCreateStatic+0x5e>
 8014fbc:	68bb      	ldr	r3, [r7, #8]
 8014fbe:	2b00      	cmp	r3, #0
 8014fc0:	d001      	beq.n	8014fc6 <xQueueGenericCreateStatic+0x62>
 8014fc2:	2301      	movs	r3, #1
 8014fc4:	e000      	b.n	8014fc8 <xQueueGenericCreateStatic+0x64>
 8014fc6:	2300      	movs	r3, #0
 8014fc8:	2b00      	cmp	r3, #0
 8014fca:	d10d      	bne.n	8014fe8 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 8014fcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014fd0:	b672      	cpsid	i
 8014fd2:	f383 8811 	msr	BASEPRI, r3
 8014fd6:	f3bf 8f6f 	isb	sy
 8014fda:	f3bf 8f4f 	dsb	sy
 8014fde:	b662      	cpsie	i
 8014fe0:	623b      	str	r3, [r7, #32]
}
 8014fe2:	bf00      	nop
 8014fe4:	bf00      	nop
 8014fe6:	e7fd      	b.n	8014fe4 <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8014fe8:	687b      	ldr	r3, [r7, #4]
 8014fea:	2b00      	cmp	r3, #0
 8014fec:	d102      	bne.n	8014ff4 <xQueueGenericCreateStatic+0x90>
 8014fee:	68bb      	ldr	r3, [r7, #8]
 8014ff0:	2b00      	cmp	r3, #0
 8014ff2:	d101      	bne.n	8014ff8 <xQueueGenericCreateStatic+0x94>
 8014ff4:	2301      	movs	r3, #1
 8014ff6:	e000      	b.n	8014ffa <xQueueGenericCreateStatic+0x96>
 8014ff8:	2300      	movs	r3, #0
 8014ffa:	2b00      	cmp	r3, #0
 8014ffc:	d10d      	bne.n	801501a <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 8014ffe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015002:	b672      	cpsid	i
 8015004:	f383 8811 	msr	BASEPRI, r3
 8015008:	f3bf 8f6f 	isb	sy
 801500c:	f3bf 8f4f 	dsb	sy
 8015010:	b662      	cpsie	i
 8015012:	61fb      	str	r3, [r7, #28]
}
 8015014:	bf00      	nop
 8015016:	bf00      	nop
 8015018:	e7fd      	b.n	8015016 <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 801501a:	2348      	movs	r3, #72	@ 0x48
 801501c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 801501e:	697b      	ldr	r3, [r7, #20]
 8015020:	2b48      	cmp	r3, #72	@ 0x48
 8015022:	d00d      	beq.n	8015040 <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 8015024:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015028:	b672      	cpsid	i
 801502a:	f383 8811 	msr	BASEPRI, r3
 801502e:	f3bf 8f6f 	isb	sy
 8015032:	f3bf 8f4f 	dsb	sy
 8015036:	b662      	cpsie	i
 8015038:	61bb      	str	r3, [r7, #24]
}
 801503a:	bf00      	nop
 801503c:	bf00      	nop
 801503e:	e7fd      	b.n	801503c <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8015040:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8015042:	683b      	ldr	r3, [r7, #0]
 8015044:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8015046:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015048:	2b00      	cmp	r3, #0
 801504a:	d00d      	beq.n	8015068 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 801504c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801504e:	2201      	movs	r2, #1
 8015050:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8015054:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8015058:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801505a:	9300      	str	r3, [sp, #0]
 801505c:	4613      	mov	r3, r2
 801505e:	687a      	ldr	r2, [r7, #4]
 8015060:	68b9      	ldr	r1, [r7, #8]
 8015062:	68f8      	ldr	r0, [r7, #12]
 8015064:	f000 f848 	bl	80150f8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8015068:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 801506a:	4618      	mov	r0, r3
 801506c:	3730      	adds	r7, #48	@ 0x30
 801506e:	46bd      	mov	sp, r7
 8015070:	bd80      	pop	{r7, pc}

08015072 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8015072:	b580      	push	{r7, lr}
 8015074:	b08a      	sub	sp, #40	@ 0x28
 8015076:	af02      	add	r7, sp, #8
 8015078:	60f8      	str	r0, [r7, #12]
 801507a:	60b9      	str	r1, [r7, #8]
 801507c:	4613      	mov	r3, r2
 801507e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8015080:	68fb      	ldr	r3, [r7, #12]
 8015082:	2b00      	cmp	r3, #0
 8015084:	d10d      	bne.n	80150a2 <xQueueGenericCreate+0x30>
	__asm volatile
 8015086:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801508a:	b672      	cpsid	i
 801508c:	f383 8811 	msr	BASEPRI, r3
 8015090:	f3bf 8f6f 	isb	sy
 8015094:	f3bf 8f4f 	dsb	sy
 8015098:	b662      	cpsie	i
 801509a:	613b      	str	r3, [r7, #16]
}
 801509c:	bf00      	nop
 801509e:	bf00      	nop
 80150a0:	e7fd      	b.n	801509e <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 80150a2:	68bb      	ldr	r3, [r7, #8]
 80150a4:	2b00      	cmp	r3, #0
 80150a6:	d102      	bne.n	80150ae <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 80150a8:	2300      	movs	r3, #0
 80150aa:	61fb      	str	r3, [r7, #28]
 80150ac:	e004      	b.n	80150b8 <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80150ae:	68fb      	ldr	r3, [r7, #12]
 80150b0:	68ba      	ldr	r2, [r7, #8]
 80150b2:	fb02 f303 	mul.w	r3, r2, r3
 80150b6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80150b8:	69fb      	ldr	r3, [r7, #28]
 80150ba:	3348      	adds	r3, #72	@ 0x48
 80150bc:	4618      	mov	r0, r3
 80150be:	f001 fe43 	bl	8016d48 <pvPortMalloc>
 80150c2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80150c4:	69bb      	ldr	r3, [r7, #24]
 80150c6:	2b00      	cmp	r3, #0
 80150c8:	d011      	beq.n	80150ee <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80150ca:	69bb      	ldr	r3, [r7, #24]
 80150cc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80150ce:	697b      	ldr	r3, [r7, #20]
 80150d0:	3348      	adds	r3, #72	@ 0x48
 80150d2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80150d4:	69bb      	ldr	r3, [r7, #24]
 80150d6:	2200      	movs	r2, #0
 80150d8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80150dc:	79fa      	ldrb	r2, [r7, #7]
 80150de:	69bb      	ldr	r3, [r7, #24]
 80150e0:	9300      	str	r3, [sp, #0]
 80150e2:	4613      	mov	r3, r2
 80150e4:	697a      	ldr	r2, [r7, #20]
 80150e6:	68b9      	ldr	r1, [r7, #8]
 80150e8:	68f8      	ldr	r0, [r7, #12]
 80150ea:	f000 f805 	bl	80150f8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80150ee:	69bb      	ldr	r3, [r7, #24]
	}
 80150f0:	4618      	mov	r0, r3
 80150f2:	3720      	adds	r7, #32
 80150f4:	46bd      	mov	sp, r7
 80150f6:	bd80      	pop	{r7, pc}

080150f8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80150f8:	b580      	push	{r7, lr}
 80150fa:	b084      	sub	sp, #16
 80150fc:	af00      	add	r7, sp, #0
 80150fe:	60f8      	str	r0, [r7, #12]
 8015100:	60b9      	str	r1, [r7, #8]
 8015102:	607a      	str	r2, [r7, #4]
 8015104:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8015106:	68bb      	ldr	r3, [r7, #8]
 8015108:	2b00      	cmp	r3, #0
 801510a:	d103      	bne.n	8015114 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 801510c:	69bb      	ldr	r3, [r7, #24]
 801510e:	69ba      	ldr	r2, [r7, #24]
 8015110:	601a      	str	r2, [r3, #0]
 8015112:	e002      	b.n	801511a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8015114:	69bb      	ldr	r3, [r7, #24]
 8015116:	687a      	ldr	r2, [r7, #4]
 8015118:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 801511a:	69bb      	ldr	r3, [r7, #24]
 801511c:	68fa      	ldr	r2, [r7, #12]
 801511e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8015120:	69bb      	ldr	r3, [r7, #24]
 8015122:	68ba      	ldr	r2, [r7, #8]
 8015124:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8015126:	2101      	movs	r1, #1
 8015128:	69b8      	ldr	r0, [r7, #24]
 801512a:	f7ff feaf 	bl	8014e8c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 801512e:	bf00      	nop
 8015130:	3710      	adds	r7, #16
 8015132:	46bd      	mov	sp, r7
 8015134:	bd80      	pop	{r7, pc}
	...

08015138 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8015138:	b580      	push	{r7, lr}
 801513a:	b08e      	sub	sp, #56	@ 0x38
 801513c:	af00      	add	r7, sp, #0
 801513e:	60f8      	str	r0, [r7, #12]
 8015140:	60b9      	str	r1, [r7, #8]
 8015142:	607a      	str	r2, [r7, #4]
 8015144:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8015146:	2300      	movs	r3, #0
 8015148:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801514a:	68fb      	ldr	r3, [r7, #12]
 801514c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 801514e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015150:	2b00      	cmp	r3, #0
 8015152:	d10d      	bne.n	8015170 <xQueueGenericSend+0x38>
	__asm volatile
 8015154:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015158:	b672      	cpsid	i
 801515a:	f383 8811 	msr	BASEPRI, r3
 801515e:	f3bf 8f6f 	isb	sy
 8015162:	f3bf 8f4f 	dsb	sy
 8015166:	b662      	cpsie	i
 8015168:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 801516a:	bf00      	nop
 801516c:	bf00      	nop
 801516e:	e7fd      	b.n	801516c <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8015170:	68bb      	ldr	r3, [r7, #8]
 8015172:	2b00      	cmp	r3, #0
 8015174:	d103      	bne.n	801517e <xQueueGenericSend+0x46>
 8015176:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015178:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801517a:	2b00      	cmp	r3, #0
 801517c:	d101      	bne.n	8015182 <xQueueGenericSend+0x4a>
 801517e:	2301      	movs	r3, #1
 8015180:	e000      	b.n	8015184 <xQueueGenericSend+0x4c>
 8015182:	2300      	movs	r3, #0
 8015184:	2b00      	cmp	r3, #0
 8015186:	d10d      	bne.n	80151a4 <xQueueGenericSend+0x6c>
	__asm volatile
 8015188:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801518c:	b672      	cpsid	i
 801518e:	f383 8811 	msr	BASEPRI, r3
 8015192:	f3bf 8f6f 	isb	sy
 8015196:	f3bf 8f4f 	dsb	sy
 801519a:	b662      	cpsie	i
 801519c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 801519e:	bf00      	nop
 80151a0:	bf00      	nop
 80151a2:	e7fd      	b.n	80151a0 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80151a4:	683b      	ldr	r3, [r7, #0]
 80151a6:	2b02      	cmp	r3, #2
 80151a8:	d103      	bne.n	80151b2 <xQueueGenericSend+0x7a>
 80151aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80151ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80151ae:	2b01      	cmp	r3, #1
 80151b0:	d101      	bne.n	80151b6 <xQueueGenericSend+0x7e>
 80151b2:	2301      	movs	r3, #1
 80151b4:	e000      	b.n	80151b8 <xQueueGenericSend+0x80>
 80151b6:	2300      	movs	r3, #0
 80151b8:	2b00      	cmp	r3, #0
 80151ba:	d10d      	bne.n	80151d8 <xQueueGenericSend+0xa0>
	__asm volatile
 80151bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80151c0:	b672      	cpsid	i
 80151c2:	f383 8811 	msr	BASEPRI, r3
 80151c6:	f3bf 8f6f 	isb	sy
 80151ca:	f3bf 8f4f 	dsb	sy
 80151ce:	b662      	cpsie	i
 80151d0:	623b      	str	r3, [r7, #32]
}
 80151d2:	bf00      	nop
 80151d4:	bf00      	nop
 80151d6:	e7fd      	b.n	80151d4 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80151d8:	f001 fa68 	bl	80166ac <xTaskGetSchedulerState>
 80151dc:	4603      	mov	r3, r0
 80151de:	2b00      	cmp	r3, #0
 80151e0:	d102      	bne.n	80151e8 <xQueueGenericSend+0xb0>
 80151e2:	687b      	ldr	r3, [r7, #4]
 80151e4:	2b00      	cmp	r3, #0
 80151e6:	d101      	bne.n	80151ec <xQueueGenericSend+0xb4>
 80151e8:	2301      	movs	r3, #1
 80151ea:	e000      	b.n	80151ee <xQueueGenericSend+0xb6>
 80151ec:	2300      	movs	r3, #0
 80151ee:	2b00      	cmp	r3, #0
 80151f0:	d10d      	bne.n	801520e <xQueueGenericSend+0xd6>
	__asm volatile
 80151f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80151f6:	b672      	cpsid	i
 80151f8:	f383 8811 	msr	BASEPRI, r3
 80151fc:	f3bf 8f6f 	isb	sy
 8015200:	f3bf 8f4f 	dsb	sy
 8015204:	b662      	cpsie	i
 8015206:	61fb      	str	r3, [r7, #28]
}
 8015208:	bf00      	nop
 801520a:	bf00      	nop
 801520c:	e7fd      	b.n	801520a <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801520e:	f001 fc6d 	bl	8016aec <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8015212:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015214:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8015216:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015218:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801521a:	429a      	cmp	r2, r3
 801521c:	d302      	bcc.n	8015224 <xQueueGenericSend+0xec>
 801521e:	683b      	ldr	r3, [r7, #0]
 8015220:	2b02      	cmp	r3, #2
 8015222:	d129      	bne.n	8015278 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8015224:	683a      	ldr	r2, [r7, #0]
 8015226:	68b9      	ldr	r1, [r7, #8]
 8015228:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801522a:	f000 fae5 	bl	80157f8 <prvCopyDataToQueue>
 801522e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8015230:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015232:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015234:	2b00      	cmp	r3, #0
 8015236:	d010      	beq.n	801525a <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8015238:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801523a:	3324      	adds	r3, #36	@ 0x24
 801523c:	4618      	mov	r0, r3
 801523e:	f001 f86b 	bl	8016318 <xTaskRemoveFromEventList>
 8015242:	4603      	mov	r3, r0
 8015244:	2b00      	cmp	r3, #0
 8015246:	d013      	beq.n	8015270 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8015248:	4b3f      	ldr	r3, [pc, #252]	@ (8015348 <xQueueGenericSend+0x210>)
 801524a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801524e:	601a      	str	r2, [r3, #0]
 8015250:	f3bf 8f4f 	dsb	sy
 8015254:	f3bf 8f6f 	isb	sy
 8015258:	e00a      	b.n	8015270 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 801525a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801525c:	2b00      	cmp	r3, #0
 801525e:	d007      	beq.n	8015270 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8015260:	4b39      	ldr	r3, [pc, #228]	@ (8015348 <xQueueGenericSend+0x210>)
 8015262:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015266:	601a      	str	r2, [r3, #0]
 8015268:	f3bf 8f4f 	dsb	sy
 801526c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8015270:	f001 fc72 	bl	8016b58 <vPortExitCritical>
				return pdPASS;
 8015274:	2301      	movs	r3, #1
 8015276:	e063      	b.n	8015340 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8015278:	687b      	ldr	r3, [r7, #4]
 801527a:	2b00      	cmp	r3, #0
 801527c:	d103      	bne.n	8015286 <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801527e:	f001 fc6b 	bl	8016b58 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8015282:	2300      	movs	r3, #0
 8015284:	e05c      	b.n	8015340 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 8015286:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015288:	2b00      	cmp	r3, #0
 801528a:	d106      	bne.n	801529a <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801528c:	f107 0314 	add.w	r3, r7, #20
 8015290:	4618      	mov	r0, r3
 8015292:	f001 f8a7 	bl	80163e4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8015296:	2301      	movs	r3, #1
 8015298:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801529a:	f001 fc5d 	bl	8016b58 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801529e:	f000 fe03 	bl	8015ea8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80152a2:	f001 fc23 	bl	8016aec <vPortEnterCritical>
 80152a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80152a8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80152ac:	b25b      	sxtb	r3, r3
 80152ae:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80152b2:	d103      	bne.n	80152bc <xQueueGenericSend+0x184>
 80152b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80152b6:	2200      	movs	r2, #0
 80152b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80152bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80152be:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80152c2:	b25b      	sxtb	r3, r3
 80152c4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80152c8:	d103      	bne.n	80152d2 <xQueueGenericSend+0x19a>
 80152ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80152cc:	2200      	movs	r2, #0
 80152ce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80152d2:	f001 fc41 	bl	8016b58 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80152d6:	1d3a      	adds	r2, r7, #4
 80152d8:	f107 0314 	add.w	r3, r7, #20
 80152dc:	4611      	mov	r1, r2
 80152de:	4618      	mov	r0, r3
 80152e0:	f001 f896 	bl	8016410 <xTaskCheckForTimeOut>
 80152e4:	4603      	mov	r3, r0
 80152e6:	2b00      	cmp	r3, #0
 80152e8:	d124      	bne.n	8015334 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80152ea:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80152ec:	f000 fb7c 	bl	80159e8 <prvIsQueueFull>
 80152f0:	4603      	mov	r3, r0
 80152f2:	2b00      	cmp	r3, #0
 80152f4:	d018      	beq.n	8015328 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80152f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80152f8:	3310      	adds	r3, #16
 80152fa:	687a      	ldr	r2, [r7, #4]
 80152fc:	4611      	mov	r1, r2
 80152fe:	4618      	mov	r0, r3
 8015300:	f000 ffe2 	bl	80162c8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8015304:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015306:	f000 fb07 	bl	8015918 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 801530a:	f000 fddb 	bl	8015ec4 <xTaskResumeAll>
 801530e:	4603      	mov	r3, r0
 8015310:	2b00      	cmp	r3, #0
 8015312:	f47f af7c 	bne.w	801520e <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 8015316:	4b0c      	ldr	r3, [pc, #48]	@ (8015348 <xQueueGenericSend+0x210>)
 8015318:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801531c:	601a      	str	r2, [r3, #0]
 801531e:	f3bf 8f4f 	dsb	sy
 8015322:	f3bf 8f6f 	isb	sy
 8015326:	e772      	b.n	801520e <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8015328:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801532a:	f000 faf5 	bl	8015918 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801532e:	f000 fdc9 	bl	8015ec4 <xTaskResumeAll>
 8015332:	e76c      	b.n	801520e <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8015334:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015336:	f000 faef 	bl	8015918 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801533a:	f000 fdc3 	bl	8015ec4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 801533e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8015340:	4618      	mov	r0, r3
 8015342:	3738      	adds	r7, #56	@ 0x38
 8015344:	46bd      	mov	sp, r7
 8015346:	bd80      	pop	{r7, pc}
 8015348:	e000ed04 	.word	0xe000ed04

0801534c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 801534c:	b580      	push	{r7, lr}
 801534e:	b08e      	sub	sp, #56	@ 0x38
 8015350:	af00      	add	r7, sp, #0
 8015352:	60f8      	str	r0, [r7, #12]
 8015354:	60b9      	str	r1, [r7, #8]
 8015356:	607a      	str	r2, [r7, #4]
 8015358:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 801535a:	68fb      	ldr	r3, [r7, #12]
 801535c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 801535e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015360:	2b00      	cmp	r3, #0
 8015362:	d10d      	bne.n	8015380 <xQueueGenericSendFromISR+0x34>
	__asm volatile
 8015364:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015368:	b672      	cpsid	i
 801536a:	f383 8811 	msr	BASEPRI, r3
 801536e:	f3bf 8f6f 	isb	sy
 8015372:	f3bf 8f4f 	dsb	sy
 8015376:	b662      	cpsie	i
 8015378:	627b      	str	r3, [r7, #36]	@ 0x24
}
 801537a:	bf00      	nop
 801537c:	bf00      	nop
 801537e:	e7fd      	b.n	801537c <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8015380:	68bb      	ldr	r3, [r7, #8]
 8015382:	2b00      	cmp	r3, #0
 8015384:	d103      	bne.n	801538e <xQueueGenericSendFromISR+0x42>
 8015386:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015388:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801538a:	2b00      	cmp	r3, #0
 801538c:	d101      	bne.n	8015392 <xQueueGenericSendFromISR+0x46>
 801538e:	2301      	movs	r3, #1
 8015390:	e000      	b.n	8015394 <xQueueGenericSendFromISR+0x48>
 8015392:	2300      	movs	r3, #0
 8015394:	2b00      	cmp	r3, #0
 8015396:	d10d      	bne.n	80153b4 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 8015398:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801539c:	b672      	cpsid	i
 801539e:	f383 8811 	msr	BASEPRI, r3
 80153a2:	f3bf 8f6f 	isb	sy
 80153a6:	f3bf 8f4f 	dsb	sy
 80153aa:	b662      	cpsie	i
 80153ac:	623b      	str	r3, [r7, #32]
}
 80153ae:	bf00      	nop
 80153b0:	bf00      	nop
 80153b2:	e7fd      	b.n	80153b0 <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80153b4:	683b      	ldr	r3, [r7, #0]
 80153b6:	2b02      	cmp	r3, #2
 80153b8:	d103      	bne.n	80153c2 <xQueueGenericSendFromISR+0x76>
 80153ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80153bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80153be:	2b01      	cmp	r3, #1
 80153c0:	d101      	bne.n	80153c6 <xQueueGenericSendFromISR+0x7a>
 80153c2:	2301      	movs	r3, #1
 80153c4:	e000      	b.n	80153c8 <xQueueGenericSendFromISR+0x7c>
 80153c6:	2300      	movs	r3, #0
 80153c8:	2b00      	cmp	r3, #0
 80153ca:	d10d      	bne.n	80153e8 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 80153cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80153d0:	b672      	cpsid	i
 80153d2:	f383 8811 	msr	BASEPRI, r3
 80153d6:	f3bf 8f6f 	isb	sy
 80153da:	f3bf 8f4f 	dsb	sy
 80153de:	b662      	cpsie	i
 80153e0:	61fb      	str	r3, [r7, #28]
}
 80153e2:	bf00      	nop
 80153e4:	bf00      	nop
 80153e6:	e7fd      	b.n	80153e4 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80153e8:	f001 fc68 	bl	8016cbc <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80153ec:	f3ef 8211 	mrs	r2, BASEPRI
 80153f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80153f4:	b672      	cpsid	i
 80153f6:	f383 8811 	msr	BASEPRI, r3
 80153fa:	f3bf 8f6f 	isb	sy
 80153fe:	f3bf 8f4f 	dsb	sy
 8015402:	b662      	cpsie	i
 8015404:	61ba      	str	r2, [r7, #24]
 8015406:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8015408:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 801540a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801540c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801540e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8015410:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015412:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015414:	429a      	cmp	r2, r3
 8015416:	d302      	bcc.n	801541e <xQueueGenericSendFromISR+0xd2>
 8015418:	683b      	ldr	r3, [r7, #0]
 801541a:	2b02      	cmp	r3, #2
 801541c:	d12c      	bne.n	8015478 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 801541e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015420:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8015424:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8015428:	683a      	ldr	r2, [r7, #0]
 801542a:	68b9      	ldr	r1, [r7, #8]
 801542c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801542e:	f000 f9e3 	bl	80157f8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8015432:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 8015436:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801543a:	d112      	bne.n	8015462 <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801543c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801543e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015440:	2b00      	cmp	r3, #0
 8015442:	d016      	beq.n	8015472 <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8015444:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015446:	3324      	adds	r3, #36	@ 0x24
 8015448:	4618      	mov	r0, r3
 801544a:	f000 ff65 	bl	8016318 <xTaskRemoveFromEventList>
 801544e:	4603      	mov	r3, r0
 8015450:	2b00      	cmp	r3, #0
 8015452:	d00e      	beq.n	8015472 <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8015454:	687b      	ldr	r3, [r7, #4]
 8015456:	2b00      	cmp	r3, #0
 8015458:	d00b      	beq.n	8015472 <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 801545a:	687b      	ldr	r3, [r7, #4]
 801545c:	2201      	movs	r2, #1
 801545e:	601a      	str	r2, [r3, #0]
 8015460:	e007      	b.n	8015472 <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8015462:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8015466:	3301      	adds	r3, #1
 8015468:	b2db      	uxtb	r3, r3
 801546a:	b25a      	sxtb	r2, r3
 801546c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801546e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8015472:	2301      	movs	r3, #1
 8015474:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 8015476:	e001      	b.n	801547c <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8015478:	2300      	movs	r3, #0
 801547a:	637b      	str	r3, [r7, #52]	@ 0x34
 801547c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801547e:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8015480:	693b      	ldr	r3, [r7, #16]
 8015482:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8015486:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8015488:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 801548a:	4618      	mov	r0, r3
 801548c:	3738      	adds	r7, #56	@ 0x38
 801548e:	46bd      	mov	sp, r7
 8015490:	bd80      	pop	{r7, pc}
	...

08015494 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8015494:	b580      	push	{r7, lr}
 8015496:	b08c      	sub	sp, #48	@ 0x30
 8015498:	af00      	add	r7, sp, #0
 801549a:	60f8      	str	r0, [r7, #12]
 801549c:	60b9      	str	r1, [r7, #8]
 801549e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80154a0:	2300      	movs	r3, #0
 80154a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80154a4:	68fb      	ldr	r3, [r7, #12]
 80154a6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80154a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80154aa:	2b00      	cmp	r3, #0
 80154ac:	d10d      	bne.n	80154ca <xQueueReceive+0x36>
	__asm volatile
 80154ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80154b2:	b672      	cpsid	i
 80154b4:	f383 8811 	msr	BASEPRI, r3
 80154b8:	f3bf 8f6f 	isb	sy
 80154bc:	f3bf 8f4f 	dsb	sy
 80154c0:	b662      	cpsie	i
 80154c2:	623b      	str	r3, [r7, #32]
}
 80154c4:	bf00      	nop
 80154c6:	bf00      	nop
 80154c8:	e7fd      	b.n	80154c6 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80154ca:	68bb      	ldr	r3, [r7, #8]
 80154cc:	2b00      	cmp	r3, #0
 80154ce:	d103      	bne.n	80154d8 <xQueueReceive+0x44>
 80154d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80154d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80154d4:	2b00      	cmp	r3, #0
 80154d6:	d101      	bne.n	80154dc <xQueueReceive+0x48>
 80154d8:	2301      	movs	r3, #1
 80154da:	e000      	b.n	80154de <xQueueReceive+0x4a>
 80154dc:	2300      	movs	r3, #0
 80154de:	2b00      	cmp	r3, #0
 80154e0:	d10d      	bne.n	80154fe <xQueueReceive+0x6a>
	__asm volatile
 80154e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80154e6:	b672      	cpsid	i
 80154e8:	f383 8811 	msr	BASEPRI, r3
 80154ec:	f3bf 8f6f 	isb	sy
 80154f0:	f3bf 8f4f 	dsb	sy
 80154f4:	b662      	cpsie	i
 80154f6:	61fb      	str	r3, [r7, #28]
}
 80154f8:	bf00      	nop
 80154fa:	bf00      	nop
 80154fc:	e7fd      	b.n	80154fa <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80154fe:	f001 f8d5 	bl	80166ac <xTaskGetSchedulerState>
 8015502:	4603      	mov	r3, r0
 8015504:	2b00      	cmp	r3, #0
 8015506:	d102      	bne.n	801550e <xQueueReceive+0x7a>
 8015508:	687b      	ldr	r3, [r7, #4]
 801550a:	2b00      	cmp	r3, #0
 801550c:	d101      	bne.n	8015512 <xQueueReceive+0x7e>
 801550e:	2301      	movs	r3, #1
 8015510:	e000      	b.n	8015514 <xQueueReceive+0x80>
 8015512:	2300      	movs	r3, #0
 8015514:	2b00      	cmp	r3, #0
 8015516:	d10d      	bne.n	8015534 <xQueueReceive+0xa0>
	__asm volatile
 8015518:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801551c:	b672      	cpsid	i
 801551e:	f383 8811 	msr	BASEPRI, r3
 8015522:	f3bf 8f6f 	isb	sy
 8015526:	f3bf 8f4f 	dsb	sy
 801552a:	b662      	cpsie	i
 801552c:	61bb      	str	r3, [r7, #24]
}
 801552e:	bf00      	nop
 8015530:	bf00      	nop
 8015532:	e7fd      	b.n	8015530 <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8015534:	f001 fada 	bl	8016aec <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8015538:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801553a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801553c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801553e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015540:	2b00      	cmp	r3, #0
 8015542:	d01f      	beq.n	8015584 <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8015544:	68b9      	ldr	r1, [r7, #8]
 8015546:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015548:	f000 f9c0 	bl	80158cc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 801554c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801554e:	1e5a      	subs	r2, r3, #1
 8015550:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015552:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8015554:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015556:	691b      	ldr	r3, [r3, #16]
 8015558:	2b00      	cmp	r3, #0
 801555a:	d00f      	beq.n	801557c <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801555c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801555e:	3310      	adds	r3, #16
 8015560:	4618      	mov	r0, r3
 8015562:	f000 fed9 	bl	8016318 <xTaskRemoveFromEventList>
 8015566:	4603      	mov	r3, r0
 8015568:	2b00      	cmp	r3, #0
 801556a:	d007      	beq.n	801557c <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 801556c:	4b3c      	ldr	r3, [pc, #240]	@ (8015660 <xQueueReceive+0x1cc>)
 801556e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015572:	601a      	str	r2, [r3, #0]
 8015574:	f3bf 8f4f 	dsb	sy
 8015578:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 801557c:	f001 faec 	bl	8016b58 <vPortExitCritical>
				return pdPASS;
 8015580:	2301      	movs	r3, #1
 8015582:	e069      	b.n	8015658 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8015584:	687b      	ldr	r3, [r7, #4]
 8015586:	2b00      	cmp	r3, #0
 8015588:	d103      	bne.n	8015592 <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801558a:	f001 fae5 	bl	8016b58 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 801558e:	2300      	movs	r3, #0
 8015590:	e062      	b.n	8015658 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 8015592:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015594:	2b00      	cmp	r3, #0
 8015596:	d106      	bne.n	80155a6 <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8015598:	f107 0310 	add.w	r3, r7, #16
 801559c:	4618      	mov	r0, r3
 801559e:	f000 ff21 	bl	80163e4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80155a2:	2301      	movs	r3, #1
 80155a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80155a6:	f001 fad7 	bl	8016b58 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80155aa:	f000 fc7d 	bl	8015ea8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80155ae:	f001 fa9d 	bl	8016aec <vPortEnterCritical>
 80155b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80155b4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80155b8:	b25b      	sxtb	r3, r3
 80155ba:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80155be:	d103      	bne.n	80155c8 <xQueueReceive+0x134>
 80155c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80155c2:	2200      	movs	r2, #0
 80155c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80155c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80155ca:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80155ce:	b25b      	sxtb	r3, r3
 80155d0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80155d4:	d103      	bne.n	80155de <xQueueReceive+0x14a>
 80155d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80155d8:	2200      	movs	r2, #0
 80155da:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80155de:	f001 fabb 	bl	8016b58 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80155e2:	1d3a      	adds	r2, r7, #4
 80155e4:	f107 0310 	add.w	r3, r7, #16
 80155e8:	4611      	mov	r1, r2
 80155ea:	4618      	mov	r0, r3
 80155ec:	f000 ff10 	bl	8016410 <xTaskCheckForTimeOut>
 80155f0:	4603      	mov	r3, r0
 80155f2:	2b00      	cmp	r3, #0
 80155f4:	d123      	bne.n	801563e <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80155f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80155f8:	f000 f9e0 	bl	80159bc <prvIsQueueEmpty>
 80155fc:	4603      	mov	r3, r0
 80155fe:	2b00      	cmp	r3, #0
 8015600:	d017      	beq.n	8015632 <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8015602:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015604:	3324      	adds	r3, #36	@ 0x24
 8015606:	687a      	ldr	r2, [r7, #4]
 8015608:	4611      	mov	r1, r2
 801560a:	4618      	mov	r0, r3
 801560c:	f000 fe5c 	bl	80162c8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8015610:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015612:	f000 f981 	bl	8015918 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8015616:	f000 fc55 	bl	8015ec4 <xTaskResumeAll>
 801561a:	4603      	mov	r3, r0
 801561c:	2b00      	cmp	r3, #0
 801561e:	d189      	bne.n	8015534 <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 8015620:	4b0f      	ldr	r3, [pc, #60]	@ (8015660 <xQueueReceive+0x1cc>)
 8015622:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015626:	601a      	str	r2, [r3, #0]
 8015628:	f3bf 8f4f 	dsb	sy
 801562c:	f3bf 8f6f 	isb	sy
 8015630:	e780      	b.n	8015534 <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8015632:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015634:	f000 f970 	bl	8015918 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8015638:	f000 fc44 	bl	8015ec4 <xTaskResumeAll>
 801563c:	e77a      	b.n	8015534 <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 801563e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015640:	f000 f96a 	bl	8015918 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8015644:	f000 fc3e 	bl	8015ec4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8015648:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801564a:	f000 f9b7 	bl	80159bc <prvIsQueueEmpty>
 801564e:	4603      	mov	r3, r0
 8015650:	2b00      	cmp	r3, #0
 8015652:	f43f af6f 	beq.w	8015534 <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8015656:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8015658:	4618      	mov	r0, r3
 801565a:	3730      	adds	r7, #48	@ 0x30
 801565c:	46bd      	mov	sp, r7
 801565e:	bd80      	pop	{r7, pc}
 8015660:	e000ed04 	.word	0xe000ed04

08015664 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8015664:	b580      	push	{r7, lr}
 8015666:	b08e      	sub	sp, #56	@ 0x38
 8015668:	af00      	add	r7, sp, #0
 801566a:	60f8      	str	r0, [r7, #12]
 801566c:	60b9      	str	r1, [r7, #8]
 801566e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8015670:	68fb      	ldr	r3, [r7, #12]
 8015672:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8015674:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015676:	2b00      	cmp	r3, #0
 8015678:	d10d      	bne.n	8015696 <xQueueReceiveFromISR+0x32>
	__asm volatile
 801567a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801567e:	b672      	cpsid	i
 8015680:	f383 8811 	msr	BASEPRI, r3
 8015684:	f3bf 8f6f 	isb	sy
 8015688:	f3bf 8f4f 	dsb	sy
 801568c:	b662      	cpsie	i
 801568e:	623b      	str	r3, [r7, #32]
}
 8015690:	bf00      	nop
 8015692:	bf00      	nop
 8015694:	e7fd      	b.n	8015692 <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8015696:	68bb      	ldr	r3, [r7, #8]
 8015698:	2b00      	cmp	r3, #0
 801569a:	d103      	bne.n	80156a4 <xQueueReceiveFromISR+0x40>
 801569c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801569e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80156a0:	2b00      	cmp	r3, #0
 80156a2:	d101      	bne.n	80156a8 <xQueueReceiveFromISR+0x44>
 80156a4:	2301      	movs	r3, #1
 80156a6:	e000      	b.n	80156aa <xQueueReceiveFromISR+0x46>
 80156a8:	2300      	movs	r3, #0
 80156aa:	2b00      	cmp	r3, #0
 80156ac:	d10d      	bne.n	80156ca <xQueueReceiveFromISR+0x66>
	__asm volatile
 80156ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80156b2:	b672      	cpsid	i
 80156b4:	f383 8811 	msr	BASEPRI, r3
 80156b8:	f3bf 8f6f 	isb	sy
 80156bc:	f3bf 8f4f 	dsb	sy
 80156c0:	b662      	cpsie	i
 80156c2:	61fb      	str	r3, [r7, #28]
}
 80156c4:	bf00      	nop
 80156c6:	bf00      	nop
 80156c8:	e7fd      	b.n	80156c6 <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80156ca:	f001 faf7 	bl	8016cbc <vPortValidateInterruptPriority>
	__asm volatile
 80156ce:	f3ef 8211 	mrs	r2, BASEPRI
 80156d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80156d6:	b672      	cpsid	i
 80156d8:	f383 8811 	msr	BASEPRI, r3
 80156dc:	f3bf 8f6f 	isb	sy
 80156e0:	f3bf 8f4f 	dsb	sy
 80156e4:	b662      	cpsie	i
 80156e6:	61ba      	str	r2, [r7, #24]
 80156e8:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80156ea:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80156ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80156ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80156f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80156f2:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80156f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80156f6:	2b00      	cmp	r3, #0
 80156f8:	d02f      	beq.n	801575a <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80156fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80156fc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8015700:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8015704:	68b9      	ldr	r1, [r7, #8]
 8015706:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015708:	f000 f8e0 	bl	80158cc <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 801570c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801570e:	1e5a      	subs	r2, r3, #1
 8015710:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015712:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8015714:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8015718:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801571c:	d112      	bne.n	8015744 <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801571e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015720:	691b      	ldr	r3, [r3, #16]
 8015722:	2b00      	cmp	r3, #0
 8015724:	d016      	beq.n	8015754 <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015726:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015728:	3310      	adds	r3, #16
 801572a:	4618      	mov	r0, r3
 801572c:	f000 fdf4 	bl	8016318 <xTaskRemoveFromEventList>
 8015730:	4603      	mov	r3, r0
 8015732:	2b00      	cmp	r3, #0
 8015734:	d00e      	beq.n	8015754 <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8015736:	687b      	ldr	r3, [r7, #4]
 8015738:	2b00      	cmp	r3, #0
 801573a:	d00b      	beq.n	8015754 <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 801573c:	687b      	ldr	r3, [r7, #4]
 801573e:	2201      	movs	r2, #1
 8015740:	601a      	str	r2, [r3, #0]
 8015742:	e007      	b.n	8015754 <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8015744:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015748:	3301      	adds	r3, #1
 801574a:	b2db      	uxtb	r3, r3
 801574c:	b25a      	sxtb	r2, r3
 801574e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015750:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8015754:	2301      	movs	r3, #1
 8015756:	637b      	str	r3, [r7, #52]	@ 0x34
 8015758:	e001      	b.n	801575e <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 801575a:	2300      	movs	r3, #0
 801575c:	637b      	str	r3, [r7, #52]	@ 0x34
 801575e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015760:	613b      	str	r3, [r7, #16]
	__asm volatile
 8015762:	693b      	ldr	r3, [r7, #16]
 8015764:	f383 8811 	msr	BASEPRI, r3
}
 8015768:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801576a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 801576c:	4618      	mov	r0, r3
 801576e:	3738      	adds	r7, #56	@ 0x38
 8015770:	46bd      	mov	sp, r7
 8015772:	bd80      	pop	{r7, pc}

08015774 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8015774:	b580      	push	{r7, lr}
 8015776:	b084      	sub	sp, #16
 8015778:	af00      	add	r7, sp, #0
 801577a:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 801577c:	687b      	ldr	r3, [r7, #4]
 801577e:	2b00      	cmp	r3, #0
 8015780:	d10d      	bne.n	801579e <uxQueueMessagesWaiting+0x2a>
	__asm volatile
 8015782:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015786:	b672      	cpsid	i
 8015788:	f383 8811 	msr	BASEPRI, r3
 801578c:	f3bf 8f6f 	isb	sy
 8015790:	f3bf 8f4f 	dsb	sy
 8015794:	b662      	cpsie	i
 8015796:	60bb      	str	r3, [r7, #8]
}
 8015798:	bf00      	nop
 801579a:	bf00      	nop
 801579c:	e7fd      	b.n	801579a <uxQueueMessagesWaiting+0x26>

	taskENTER_CRITICAL();
 801579e:	f001 f9a5 	bl	8016aec <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 80157a2:	687b      	ldr	r3, [r7, #4]
 80157a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80157a6:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 80157a8:	f001 f9d6 	bl	8016b58 <vPortExitCritical>

	return uxReturn;
 80157ac:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 80157ae:	4618      	mov	r0, r3
 80157b0:	3710      	adds	r7, #16
 80157b2:	46bd      	mov	sp, r7
 80157b4:	bd80      	pop	{r7, pc}

080157b6 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 80157b6:	b480      	push	{r7}
 80157b8:	b087      	sub	sp, #28
 80157ba:	af00      	add	r7, sp, #0
 80157bc:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 80157be:	687b      	ldr	r3, [r7, #4]
 80157c0:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 80157c2:	697b      	ldr	r3, [r7, #20]
 80157c4:	2b00      	cmp	r3, #0
 80157c6:	d10d      	bne.n	80157e4 <uxQueueMessagesWaitingFromISR+0x2e>
	__asm volatile
 80157c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80157cc:	b672      	cpsid	i
 80157ce:	f383 8811 	msr	BASEPRI, r3
 80157d2:	f3bf 8f6f 	isb	sy
 80157d6:	f3bf 8f4f 	dsb	sy
 80157da:	b662      	cpsie	i
 80157dc:	60fb      	str	r3, [r7, #12]
}
 80157de:	bf00      	nop
 80157e0:	bf00      	nop
 80157e2:	e7fd      	b.n	80157e0 <uxQueueMessagesWaitingFromISR+0x2a>
	uxReturn = pxQueue->uxMessagesWaiting;
 80157e4:	697b      	ldr	r3, [r7, #20]
 80157e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80157e8:	613b      	str	r3, [r7, #16]

	return uxReturn;
 80157ea:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 80157ec:	4618      	mov	r0, r3
 80157ee:	371c      	adds	r7, #28
 80157f0:	46bd      	mov	sp, r7
 80157f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80157f6:	4770      	bx	lr

080157f8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80157f8:	b580      	push	{r7, lr}
 80157fa:	b086      	sub	sp, #24
 80157fc:	af00      	add	r7, sp, #0
 80157fe:	60f8      	str	r0, [r7, #12]
 8015800:	60b9      	str	r1, [r7, #8]
 8015802:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8015804:	2300      	movs	r3, #0
 8015806:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8015808:	68fb      	ldr	r3, [r7, #12]
 801580a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801580c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 801580e:	68fb      	ldr	r3, [r7, #12]
 8015810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015812:	2b00      	cmp	r3, #0
 8015814:	d10d      	bne.n	8015832 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8015816:	68fb      	ldr	r3, [r7, #12]
 8015818:	681b      	ldr	r3, [r3, #0]
 801581a:	2b00      	cmp	r3, #0
 801581c:	d14d      	bne.n	80158ba <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 801581e:	68fb      	ldr	r3, [r7, #12]
 8015820:	689b      	ldr	r3, [r3, #8]
 8015822:	4618      	mov	r0, r3
 8015824:	f000 ff60 	bl	80166e8 <xTaskPriorityDisinherit>
 8015828:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 801582a:	68fb      	ldr	r3, [r7, #12]
 801582c:	2200      	movs	r2, #0
 801582e:	609a      	str	r2, [r3, #8]
 8015830:	e043      	b.n	80158ba <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8015832:	687b      	ldr	r3, [r7, #4]
 8015834:	2b00      	cmp	r3, #0
 8015836:	d119      	bne.n	801586c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8015838:	68fb      	ldr	r3, [r7, #12]
 801583a:	6858      	ldr	r0, [r3, #4]
 801583c:	68fb      	ldr	r3, [r7, #12]
 801583e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015840:	461a      	mov	r2, r3
 8015842:	68b9      	ldr	r1, [r7, #8]
 8015844:	f002 f856 	bl	80178f4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8015848:	68fb      	ldr	r3, [r7, #12]
 801584a:	685a      	ldr	r2, [r3, #4]
 801584c:	68fb      	ldr	r3, [r7, #12]
 801584e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015850:	441a      	add	r2, r3
 8015852:	68fb      	ldr	r3, [r7, #12]
 8015854:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8015856:	68fb      	ldr	r3, [r7, #12]
 8015858:	685a      	ldr	r2, [r3, #4]
 801585a:	68fb      	ldr	r3, [r7, #12]
 801585c:	689b      	ldr	r3, [r3, #8]
 801585e:	429a      	cmp	r2, r3
 8015860:	d32b      	bcc.n	80158ba <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8015862:	68fb      	ldr	r3, [r7, #12]
 8015864:	681a      	ldr	r2, [r3, #0]
 8015866:	68fb      	ldr	r3, [r7, #12]
 8015868:	605a      	str	r2, [r3, #4]
 801586a:	e026      	b.n	80158ba <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 801586c:	68fb      	ldr	r3, [r7, #12]
 801586e:	68d8      	ldr	r0, [r3, #12]
 8015870:	68fb      	ldr	r3, [r7, #12]
 8015872:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015874:	461a      	mov	r2, r3
 8015876:	68b9      	ldr	r1, [r7, #8]
 8015878:	f002 f83c 	bl	80178f4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 801587c:	68fb      	ldr	r3, [r7, #12]
 801587e:	68da      	ldr	r2, [r3, #12]
 8015880:	68fb      	ldr	r3, [r7, #12]
 8015882:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015884:	425b      	negs	r3, r3
 8015886:	441a      	add	r2, r3
 8015888:	68fb      	ldr	r3, [r7, #12]
 801588a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801588c:	68fb      	ldr	r3, [r7, #12]
 801588e:	68da      	ldr	r2, [r3, #12]
 8015890:	68fb      	ldr	r3, [r7, #12]
 8015892:	681b      	ldr	r3, [r3, #0]
 8015894:	429a      	cmp	r2, r3
 8015896:	d207      	bcs.n	80158a8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8015898:	68fb      	ldr	r3, [r7, #12]
 801589a:	689a      	ldr	r2, [r3, #8]
 801589c:	68fb      	ldr	r3, [r7, #12]
 801589e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80158a0:	425b      	negs	r3, r3
 80158a2:	441a      	add	r2, r3
 80158a4:	68fb      	ldr	r3, [r7, #12]
 80158a6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80158a8:	687b      	ldr	r3, [r7, #4]
 80158aa:	2b02      	cmp	r3, #2
 80158ac:	d105      	bne.n	80158ba <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80158ae:	693b      	ldr	r3, [r7, #16]
 80158b0:	2b00      	cmp	r3, #0
 80158b2:	d002      	beq.n	80158ba <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80158b4:	693b      	ldr	r3, [r7, #16]
 80158b6:	3b01      	subs	r3, #1
 80158b8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80158ba:	693b      	ldr	r3, [r7, #16]
 80158bc:	1c5a      	adds	r2, r3, #1
 80158be:	68fb      	ldr	r3, [r7, #12]
 80158c0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80158c2:	697b      	ldr	r3, [r7, #20]
}
 80158c4:	4618      	mov	r0, r3
 80158c6:	3718      	adds	r7, #24
 80158c8:	46bd      	mov	sp, r7
 80158ca:	bd80      	pop	{r7, pc}

080158cc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80158cc:	b580      	push	{r7, lr}
 80158ce:	b082      	sub	sp, #8
 80158d0:	af00      	add	r7, sp, #0
 80158d2:	6078      	str	r0, [r7, #4]
 80158d4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80158d6:	687b      	ldr	r3, [r7, #4]
 80158d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80158da:	2b00      	cmp	r3, #0
 80158dc:	d018      	beq.n	8015910 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80158de:	687b      	ldr	r3, [r7, #4]
 80158e0:	68da      	ldr	r2, [r3, #12]
 80158e2:	687b      	ldr	r3, [r7, #4]
 80158e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80158e6:	441a      	add	r2, r3
 80158e8:	687b      	ldr	r3, [r7, #4]
 80158ea:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80158ec:	687b      	ldr	r3, [r7, #4]
 80158ee:	68da      	ldr	r2, [r3, #12]
 80158f0:	687b      	ldr	r3, [r7, #4]
 80158f2:	689b      	ldr	r3, [r3, #8]
 80158f4:	429a      	cmp	r2, r3
 80158f6:	d303      	bcc.n	8015900 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80158f8:	687b      	ldr	r3, [r7, #4]
 80158fa:	681a      	ldr	r2, [r3, #0]
 80158fc:	687b      	ldr	r3, [r7, #4]
 80158fe:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8015900:	687b      	ldr	r3, [r7, #4]
 8015902:	68d9      	ldr	r1, [r3, #12]
 8015904:	687b      	ldr	r3, [r7, #4]
 8015906:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015908:	461a      	mov	r2, r3
 801590a:	6838      	ldr	r0, [r7, #0]
 801590c:	f001 fff2 	bl	80178f4 <memcpy>
	}
}
 8015910:	bf00      	nop
 8015912:	3708      	adds	r7, #8
 8015914:	46bd      	mov	sp, r7
 8015916:	bd80      	pop	{r7, pc}

08015918 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8015918:	b580      	push	{r7, lr}
 801591a:	b084      	sub	sp, #16
 801591c:	af00      	add	r7, sp, #0
 801591e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8015920:	f001 f8e4 	bl	8016aec <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8015924:	687b      	ldr	r3, [r7, #4]
 8015926:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801592a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801592c:	e011      	b.n	8015952 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801592e:	687b      	ldr	r3, [r7, #4]
 8015930:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015932:	2b00      	cmp	r3, #0
 8015934:	d012      	beq.n	801595c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8015936:	687b      	ldr	r3, [r7, #4]
 8015938:	3324      	adds	r3, #36	@ 0x24
 801593a:	4618      	mov	r0, r3
 801593c:	f000 fcec 	bl	8016318 <xTaskRemoveFromEventList>
 8015940:	4603      	mov	r3, r0
 8015942:	2b00      	cmp	r3, #0
 8015944:	d001      	beq.n	801594a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8015946:	f000 fdcb 	bl	80164e0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 801594a:	7bfb      	ldrb	r3, [r7, #15]
 801594c:	3b01      	subs	r3, #1
 801594e:	b2db      	uxtb	r3, r3
 8015950:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8015952:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015956:	2b00      	cmp	r3, #0
 8015958:	dce9      	bgt.n	801592e <prvUnlockQueue+0x16>
 801595a:	e000      	b.n	801595e <prvUnlockQueue+0x46>
					break;
 801595c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 801595e:	687b      	ldr	r3, [r7, #4]
 8015960:	22ff      	movs	r2, #255	@ 0xff
 8015962:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8015966:	f001 f8f7 	bl	8016b58 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 801596a:	f001 f8bf 	bl	8016aec <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 801596e:	687b      	ldr	r3, [r7, #4]
 8015970:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8015974:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8015976:	e011      	b.n	801599c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8015978:	687b      	ldr	r3, [r7, #4]
 801597a:	691b      	ldr	r3, [r3, #16]
 801597c:	2b00      	cmp	r3, #0
 801597e:	d012      	beq.n	80159a6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015980:	687b      	ldr	r3, [r7, #4]
 8015982:	3310      	adds	r3, #16
 8015984:	4618      	mov	r0, r3
 8015986:	f000 fcc7 	bl	8016318 <xTaskRemoveFromEventList>
 801598a:	4603      	mov	r3, r0
 801598c:	2b00      	cmp	r3, #0
 801598e:	d001      	beq.n	8015994 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8015990:	f000 fda6 	bl	80164e0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8015994:	7bbb      	ldrb	r3, [r7, #14]
 8015996:	3b01      	subs	r3, #1
 8015998:	b2db      	uxtb	r3, r3
 801599a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 801599c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80159a0:	2b00      	cmp	r3, #0
 80159a2:	dce9      	bgt.n	8015978 <prvUnlockQueue+0x60>
 80159a4:	e000      	b.n	80159a8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80159a6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80159a8:	687b      	ldr	r3, [r7, #4]
 80159aa:	22ff      	movs	r2, #255	@ 0xff
 80159ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80159b0:	f001 f8d2 	bl	8016b58 <vPortExitCritical>
}
 80159b4:	bf00      	nop
 80159b6:	3710      	adds	r7, #16
 80159b8:	46bd      	mov	sp, r7
 80159ba:	bd80      	pop	{r7, pc}

080159bc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80159bc:	b580      	push	{r7, lr}
 80159be:	b084      	sub	sp, #16
 80159c0:	af00      	add	r7, sp, #0
 80159c2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80159c4:	f001 f892 	bl	8016aec <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80159c8:	687b      	ldr	r3, [r7, #4]
 80159ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80159cc:	2b00      	cmp	r3, #0
 80159ce:	d102      	bne.n	80159d6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80159d0:	2301      	movs	r3, #1
 80159d2:	60fb      	str	r3, [r7, #12]
 80159d4:	e001      	b.n	80159da <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80159d6:	2300      	movs	r3, #0
 80159d8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80159da:	f001 f8bd 	bl	8016b58 <vPortExitCritical>

	return xReturn;
 80159de:	68fb      	ldr	r3, [r7, #12]
}
 80159e0:	4618      	mov	r0, r3
 80159e2:	3710      	adds	r7, #16
 80159e4:	46bd      	mov	sp, r7
 80159e6:	bd80      	pop	{r7, pc}

080159e8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80159e8:	b580      	push	{r7, lr}
 80159ea:	b084      	sub	sp, #16
 80159ec:	af00      	add	r7, sp, #0
 80159ee:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80159f0:	f001 f87c 	bl	8016aec <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80159f4:	687b      	ldr	r3, [r7, #4]
 80159f6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80159f8:	687b      	ldr	r3, [r7, #4]
 80159fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80159fc:	429a      	cmp	r2, r3
 80159fe:	d102      	bne.n	8015a06 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8015a00:	2301      	movs	r3, #1
 8015a02:	60fb      	str	r3, [r7, #12]
 8015a04:	e001      	b.n	8015a0a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8015a06:	2300      	movs	r3, #0
 8015a08:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8015a0a:	f001 f8a5 	bl	8016b58 <vPortExitCritical>

	return xReturn;
 8015a0e:	68fb      	ldr	r3, [r7, #12]
}
 8015a10:	4618      	mov	r0, r3
 8015a12:	3710      	adds	r7, #16
 8015a14:	46bd      	mov	sp, r7
 8015a16:	bd80      	pop	{r7, pc}

08015a18 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8015a18:	b580      	push	{r7, lr}
 8015a1a:	b08e      	sub	sp, #56	@ 0x38
 8015a1c:	af04      	add	r7, sp, #16
 8015a1e:	60f8      	str	r0, [r7, #12]
 8015a20:	60b9      	str	r1, [r7, #8]
 8015a22:	607a      	str	r2, [r7, #4]
 8015a24:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8015a26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015a28:	2b00      	cmp	r3, #0
 8015a2a:	d10d      	bne.n	8015a48 <xTaskCreateStatic+0x30>
	__asm volatile
 8015a2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015a30:	b672      	cpsid	i
 8015a32:	f383 8811 	msr	BASEPRI, r3
 8015a36:	f3bf 8f6f 	isb	sy
 8015a3a:	f3bf 8f4f 	dsb	sy
 8015a3e:	b662      	cpsie	i
 8015a40:	623b      	str	r3, [r7, #32]
}
 8015a42:	bf00      	nop
 8015a44:	bf00      	nop
 8015a46:	e7fd      	b.n	8015a44 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8015a48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015a4a:	2b00      	cmp	r3, #0
 8015a4c:	d10d      	bne.n	8015a6a <xTaskCreateStatic+0x52>
	__asm volatile
 8015a4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015a52:	b672      	cpsid	i
 8015a54:	f383 8811 	msr	BASEPRI, r3
 8015a58:	f3bf 8f6f 	isb	sy
 8015a5c:	f3bf 8f4f 	dsb	sy
 8015a60:	b662      	cpsie	i
 8015a62:	61fb      	str	r3, [r7, #28]
}
 8015a64:	bf00      	nop
 8015a66:	bf00      	nop
 8015a68:	e7fd      	b.n	8015a66 <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8015a6a:	2358      	movs	r3, #88	@ 0x58
 8015a6c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8015a6e:	693b      	ldr	r3, [r7, #16]
 8015a70:	2b58      	cmp	r3, #88	@ 0x58
 8015a72:	d00d      	beq.n	8015a90 <xTaskCreateStatic+0x78>
	__asm volatile
 8015a74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015a78:	b672      	cpsid	i
 8015a7a:	f383 8811 	msr	BASEPRI, r3
 8015a7e:	f3bf 8f6f 	isb	sy
 8015a82:	f3bf 8f4f 	dsb	sy
 8015a86:	b662      	cpsie	i
 8015a88:	61bb      	str	r3, [r7, #24]
}
 8015a8a:	bf00      	nop
 8015a8c:	bf00      	nop
 8015a8e:	e7fd      	b.n	8015a8c <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8015a90:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8015a92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015a94:	2b00      	cmp	r3, #0
 8015a96:	d01e      	beq.n	8015ad6 <xTaskCreateStatic+0xbe>
 8015a98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015a9a:	2b00      	cmp	r3, #0
 8015a9c:	d01b      	beq.n	8015ad6 <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8015a9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015aa0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8015aa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015aa4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8015aa6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8015aa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015aaa:	2202      	movs	r2, #2
 8015aac:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8015ab0:	2300      	movs	r3, #0
 8015ab2:	9303      	str	r3, [sp, #12]
 8015ab4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015ab6:	9302      	str	r3, [sp, #8]
 8015ab8:	f107 0314 	add.w	r3, r7, #20
 8015abc:	9301      	str	r3, [sp, #4]
 8015abe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015ac0:	9300      	str	r3, [sp, #0]
 8015ac2:	683b      	ldr	r3, [r7, #0]
 8015ac4:	687a      	ldr	r2, [r7, #4]
 8015ac6:	68b9      	ldr	r1, [r7, #8]
 8015ac8:	68f8      	ldr	r0, [r7, #12]
 8015aca:	f000 f850 	bl	8015b6e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8015ace:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8015ad0:	f000 f8e2 	bl	8015c98 <prvAddNewTaskToReadyList>
 8015ad4:	e001      	b.n	8015ada <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 8015ad6:	2300      	movs	r3, #0
 8015ad8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8015ada:	697b      	ldr	r3, [r7, #20]
	}
 8015adc:	4618      	mov	r0, r3
 8015ade:	3728      	adds	r7, #40	@ 0x28
 8015ae0:	46bd      	mov	sp, r7
 8015ae2:	bd80      	pop	{r7, pc}

08015ae4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8015ae4:	b580      	push	{r7, lr}
 8015ae6:	b08c      	sub	sp, #48	@ 0x30
 8015ae8:	af04      	add	r7, sp, #16
 8015aea:	60f8      	str	r0, [r7, #12]
 8015aec:	60b9      	str	r1, [r7, #8]
 8015aee:	603b      	str	r3, [r7, #0]
 8015af0:	4613      	mov	r3, r2
 8015af2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8015af4:	88fb      	ldrh	r3, [r7, #6]
 8015af6:	009b      	lsls	r3, r3, #2
 8015af8:	4618      	mov	r0, r3
 8015afa:	f001 f925 	bl	8016d48 <pvPortMalloc>
 8015afe:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8015b00:	697b      	ldr	r3, [r7, #20]
 8015b02:	2b00      	cmp	r3, #0
 8015b04:	d00e      	beq.n	8015b24 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8015b06:	2058      	movs	r0, #88	@ 0x58
 8015b08:	f001 f91e 	bl	8016d48 <pvPortMalloc>
 8015b0c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8015b0e:	69fb      	ldr	r3, [r7, #28]
 8015b10:	2b00      	cmp	r3, #0
 8015b12:	d003      	beq.n	8015b1c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8015b14:	69fb      	ldr	r3, [r7, #28]
 8015b16:	697a      	ldr	r2, [r7, #20]
 8015b18:	631a      	str	r2, [r3, #48]	@ 0x30
 8015b1a:	e005      	b.n	8015b28 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8015b1c:	6978      	ldr	r0, [r7, #20]
 8015b1e:	f001 f9e5 	bl	8016eec <vPortFree>
 8015b22:	e001      	b.n	8015b28 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8015b24:	2300      	movs	r3, #0
 8015b26:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8015b28:	69fb      	ldr	r3, [r7, #28]
 8015b2a:	2b00      	cmp	r3, #0
 8015b2c:	d017      	beq.n	8015b5e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8015b2e:	69fb      	ldr	r3, [r7, #28]
 8015b30:	2200      	movs	r2, #0
 8015b32:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8015b36:	88fa      	ldrh	r2, [r7, #6]
 8015b38:	2300      	movs	r3, #0
 8015b3a:	9303      	str	r3, [sp, #12]
 8015b3c:	69fb      	ldr	r3, [r7, #28]
 8015b3e:	9302      	str	r3, [sp, #8]
 8015b40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015b42:	9301      	str	r3, [sp, #4]
 8015b44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015b46:	9300      	str	r3, [sp, #0]
 8015b48:	683b      	ldr	r3, [r7, #0]
 8015b4a:	68b9      	ldr	r1, [r7, #8]
 8015b4c:	68f8      	ldr	r0, [r7, #12]
 8015b4e:	f000 f80e 	bl	8015b6e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8015b52:	69f8      	ldr	r0, [r7, #28]
 8015b54:	f000 f8a0 	bl	8015c98 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8015b58:	2301      	movs	r3, #1
 8015b5a:	61bb      	str	r3, [r7, #24]
 8015b5c:	e002      	b.n	8015b64 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8015b5e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8015b62:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8015b64:	69bb      	ldr	r3, [r7, #24]
	}
 8015b66:	4618      	mov	r0, r3
 8015b68:	3720      	adds	r7, #32
 8015b6a:	46bd      	mov	sp, r7
 8015b6c:	bd80      	pop	{r7, pc}

08015b6e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8015b6e:	b580      	push	{r7, lr}
 8015b70:	b088      	sub	sp, #32
 8015b72:	af00      	add	r7, sp, #0
 8015b74:	60f8      	str	r0, [r7, #12]
 8015b76:	60b9      	str	r1, [r7, #8]
 8015b78:	607a      	str	r2, [r7, #4]
 8015b7a:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8015b7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015b7e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8015b80:	687b      	ldr	r3, [r7, #4]
 8015b82:	009b      	lsls	r3, r3, #2
 8015b84:	461a      	mov	r2, r3
 8015b86:	21a5      	movs	r1, #165	@ 0xa5
 8015b88:	f001 fe70 	bl	801786c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8015b8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015b8e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8015b90:	6879      	ldr	r1, [r7, #4]
 8015b92:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8015b96:	440b      	add	r3, r1
 8015b98:	009b      	lsls	r3, r3, #2
 8015b9a:	4413      	add	r3, r2
 8015b9c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8015b9e:	69bb      	ldr	r3, [r7, #24]
 8015ba0:	f023 0307 	bic.w	r3, r3, #7
 8015ba4:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8015ba6:	69bb      	ldr	r3, [r7, #24]
 8015ba8:	f003 0307 	and.w	r3, r3, #7
 8015bac:	2b00      	cmp	r3, #0
 8015bae:	d00d      	beq.n	8015bcc <prvInitialiseNewTask+0x5e>
	__asm volatile
 8015bb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015bb4:	b672      	cpsid	i
 8015bb6:	f383 8811 	msr	BASEPRI, r3
 8015bba:	f3bf 8f6f 	isb	sy
 8015bbe:	f3bf 8f4f 	dsb	sy
 8015bc2:	b662      	cpsie	i
 8015bc4:	617b      	str	r3, [r7, #20]
}
 8015bc6:	bf00      	nop
 8015bc8:	bf00      	nop
 8015bca:	e7fd      	b.n	8015bc8 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8015bcc:	68bb      	ldr	r3, [r7, #8]
 8015bce:	2b00      	cmp	r3, #0
 8015bd0:	d01f      	beq.n	8015c12 <prvInitialiseNewTask+0xa4>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8015bd2:	2300      	movs	r3, #0
 8015bd4:	61fb      	str	r3, [r7, #28]
 8015bd6:	e012      	b.n	8015bfe <prvInitialiseNewTask+0x90>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8015bd8:	68ba      	ldr	r2, [r7, #8]
 8015bda:	69fb      	ldr	r3, [r7, #28]
 8015bdc:	4413      	add	r3, r2
 8015bde:	7819      	ldrb	r1, [r3, #0]
 8015be0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015be2:	69fb      	ldr	r3, [r7, #28]
 8015be4:	4413      	add	r3, r2
 8015be6:	3334      	adds	r3, #52	@ 0x34
 8015be8:	460a      	mov	r2, r1
 8015bea:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8015bec:	68ba      	ldr	r2, [r7, #8]
 8015bee:	69fb      	ldr	r3, [r7, #28]
 8015bf0:	4413      	add	r3, r2
 8015bf2:	781b      	ldrb	r3, [r3, #0]
 8015bf4:	2b00      	cmp	r3, #0
 8015bf6:	d006      	beq.n	8015c06 <prvInitialiseNewTask+0x98>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8015bf8:	69fb      	ldr	r3, [r7, #28]
 8015bfa:	3301      	adds	r3, #1
 8015bfc:	61fb      	str	r3, [r7, #28]
 8015bfe:	69fb      	ldr	r3, [r7, #28]
 8015c00:	2b0f      	cmp	r3, #15
 8015c02:	d9e9      	bls.n	8015bd8 <prvInitialiseNewTask+0x6a>
 8015c04:	e000      	b.n	8015c08 <prvInitialiseNewTask+0x9a>
			{
				break;
 8015c06:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8015c08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015c0a:	2200      	movs	r2, #0
 8015c0c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8015c10:	e003      	b.n	8015c1a <prvInitialiseNewTask+0xac>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8015c12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015c14:	2200      	movs	r2, #0
 8015c16:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8015c1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015c1c:	2b06      	cmp	r3, #6
 8015c1e:	d901      	bls.n	8015c24 <prvInitialiseNewTask+0xb6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8015c20:	2306      	movs	r3, #6
 8015c22:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8015c24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015c26:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8015c28:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8015c2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015c2c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8015c2e:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8015c30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015c32:	2200      	movs	r2, #0
 8015c34:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8015c36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015c38:	3304      	adds	r3, #4
 8015c3a:	4618      	mov	r0, r3
 8015c3c:	f7ff f892 	bl	8014d64 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8015c40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015c42:	3318      	adds	r3, #24
 8015c44:	4618      	mov	r0, r3
 8015c46:	f7ff f88d 	bl	8014d64 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8015c4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015c4c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015c4e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015c50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015c52:	f1c3 0207 	rsb	r2, r3, #7
 8015c56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015c58:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8015c5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015c5c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015c5e:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif /* portCRITICAL_NESTING_IN_TCB */

	#if ( configUSE_APPLICATION_TASK_TAG == 1 )
	{
		pxNewTCB->pxTaskTag = NULL;
 8015c60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015c62:	2200      	movs	r2, #0
 8015c64:	64da      	str	r2, [r3, #76]	@ 0x4c
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8015c66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015c68:	2200      	movs	r2, #0
 8015c6a:	651a      	str	r2, [r3, #80]	@ 0x50
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8015c6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015c6e:	2200      	movs	r2, #0
 8015c70:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8015c74:	683a      	ldr	r2, [r7, #0]
 8015c76:	68f9      	ldr	r1, [r7, #12]
 8015c78:	69b8      	ldr	r0, [r7, #24]
 8015c7a:	f000 fe27 	bl	80168cc <pxPortInitialiseStack>
 8015c7e:	4602      	mov	r2, r0
 8015c80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015c82:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8015c84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015c86:	2b00      	cmp	r3, #0
 8015c88:	d002      	beq.n	8015c90 <prvInitialiseNewTask+0x122>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8015c8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015c8c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015c8e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8015c90:	bf00      	nop
 8015c92:	3720      	adds	r7, #32
 8015c94:	46bd      	mov	sp, r7
 8015c96:	bd80      	pop	{r7, pc}

08015c98 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8015c98:	b580      	push	{r7, lr}
 8015c9a:	b082      	sub	sp, #8
 8015c9c:	af00      	add	r7, sp, #0
 8015c9e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8015ca0:	f000 ff24 	bl	8016aec <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8015ca4:	4b2a      	ldr	r3, [pc, #168]	@ (8015d50 <prvAddNewTaskToReadyList+0xb8>)
 8015ca6:	681b      	ldr	r3, [r3, #0]
 8015ca8:	3301      	adds	r3, #1
 8015caa:	4a29      	ldr	r2, [pc, #164]	@ (8015d50 <prvAddNewTaskToReadyList+0xb8>)
 8015cac:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8015cae:	4b29      	ldr	r3, [pc, #164]	@ (8015d54 <prvAddNewTaskToReadyList+0xbc>)
 8015cb0:	681b      	ldr	r3, [r3, #0]
 8015cb2:	2b00      	cmp	r3, #0
 8015cb4:	d109      	bne.n	8015cca <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8015cb6:	4a27      	ldr	r2, [pc, #156]	@ (8015d54 <prvAddNewTaskToReadyList+0xbc>)
 8015cb8:	687b      	ldr	r3, [r7, #4]
 8015cba:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8015cbc:	4b24      	ldr	r3, [pc, #144]	@ (8015d50 <prvAddNewTaskToReadyList+0xb8>)
 8015cbe:	681b      	ldr	r3, [r3, #0]
 8015cc0:	2b01      	cmp	r3, #1
 8015cc2:	d110      	bne.n	8015ce6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8015cc4:	f000 fc32 	bl	801652c <prvInitialiseTaskLists>
 8015cc8:	e00d      	b.n	8015ce6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8015cca:	4b23      	ldr	r3, [pc, #140]	@ (8015d58 <prvAddNewTaskToReadyList+0xc0>)
 8015ccc:	681b      	ldr	r3, [r3, #0]
 8015cce:	2b00      	cmp	r3, #0
 8015cd0:	d109      	bne.n	8015ce6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8015cd2:	4b20      	ldr	r3, [pc, #128]	@ (8015d54 <prvAddNewTaskToReadyList+0xbc>)
 8015cd4:	681b      	ldr	r3, [r3, #0]
 8015cd6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015cd8:	687b      	ldr	r3, [r7, #4]
 8015cda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015cdc:	429a      	cmp	r2, r3
 8015cde:	d802      	bhi.n	8015ce6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8015ce0:	4a1c      	ldr	r2, [pc, #112]	@ (8015d54 <prvAddNewTaskToReadyList+0xbc>)
 8015ce2:	687b      	ldr	r3, [r7, #4]
 8015ce4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8015ce6:	4b1d      	ldr	r3, [pc, #116]	@ (8015d5c <prvAddNewTaskToReadyList+0xc4>)
 8015ce8:	681b      	ldr	r3, [r3, #0]
 8015cea:	3301      	adds	r3, #1
 8015cec:	4a1b      	ldr	r2, [pc, #108]	@ (8015d5c <prvAddNewTaskToReadyList+0xc4>)
 8015cee:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8015cf0:	687b      	ldr	r3, [r7, #4]
 8015cf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015cf4:	2201      	movs	r2, #1
 8015cf6:	409a      	lsls	r2, r3
 8015cf8:	4b19      	ldr	r3, [pc, #100]	@ (8015d60 <prvAddNewTaskToReadyList+0xc8>)
 8015cfa:	681b      	ldr	r3, [r3, #0]
 8015cfc:	4313      	orrs	r3, r2
 8015cfe:	4a18      	ldr	r2, [pc, #96]	@ (8015d60 <prvAddNewTaskToReadyList+0xc8>)
 8015d00:	6013      	str	r3, [r2, #0]
 8015d02:	687b      	ldr	r3, [r7, #4]
 8015d04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015d06:	4613      	mov	r3, r2
 8015d08:	009b      	lsls	r3, r3, #2
 8015d0a:	4413      	add	r3, r2
 8015d0c:	009b      	lsls	r3, r3, #2
 8015d0e:	4a15      	ldr	r2, [pc, #84]	@ (8015d64 <prvAddNewTaskToReadyList+0xcc>)
 8015d10:	441a      	add	r2, r3
 8015d12:	687b      	ldr	r3, [r7, #4]
 8015d14:	3304      	adds	r3, #4
 8015d16:	4619      	mov	r1, r3
 8015d18:	4610      	mov	r0, r2
 8015d1a:	f7ff f830 	bl	8014d7e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8015d1e:	f000 ff1b 	bl	8016b58 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8015d22:	4b0d      	ldr	r3, [pc, #52]	@ (8015d58 <prvAddNewTaskToReadyList+0xc0>)
 8015d24:	681b      	ldr	r3, [r3, #0]
 8015d26:	2b00      	cmp	r3, #0
 8015d28:	d00e      	beq.n	8015d48 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8015d2a:	4b0a      	ldr	r3, [pc, #40]	@ (8015d54 <prvAddNewTaskToReadyList+0xbc>)
 8015d2c:	681b      	ldr	r3, [r3, #0]
 8015d2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015d30:	687b      	ldr	r3, [r7, #4]
 8015d32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015d34:	429a      	cmp	r2, r3
 8015d36:	d207      	bcs.n	8015d48 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8015d38:	4b0b      	ldr	r3, [pc, #44]	@ (8015d68 <prvAddNewTaskToReadyList+0xd0>)
 8015d3a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015d3e:	601a      	str	r2, [r3, #0]
 8015d40:	f3bf 8f4f 	dsb	sy
 8015d44:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8015d48:	bf00      	nop
 8015d4a:	3708      	adds	r7, #8
 8015d4c:	46bd      	mov	sp, r7
 8015d4e:	bd80      	pop	{r7, pc}
 8015d50:	200133bc 	.word	0x200133bc
 8015d54:	200132bc 	.word	0x200132bc
 8015d58:	200133c8 	.word	0x200133c8
 8015d5c:	200133d8 	.word	0x200133d8
 8015d60:	200133c4 	.word	0x200133c4
 8015d64:	200132c0 	.word	0x200132c0
 8015d68:	e000ed04 	.word	0xe000ed04

08015d6c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8015d6c:	b580      	push	{r7, lr}
 8015d6e:	b084      	sub	sp, #16
 8015d70:	af00      	add	r7, sp, #0
 8015d72:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8015d74:	2300      	movs	r3, #0
 8015d76:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8015d78:	687b      	ldr	r3, [r7, #4]
 8015d7a:	2b00      	cmp	r3, #0
 8015d7c:	d01a      	beq.n	8015db4 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8015d7e:	4b15      	ldr	r3, [pc, #84]	@ (8015dd4 <vTaskDelay+0x68>)
 8015d80:	681b      	ldr	r3, [r3, #0]
 8015d82:	2b00      	cmp	r3, #0
 8015d84:	d00d      	beq.n	8015da2 <vTaskDelay+0x36>
	__asm volatile
 8015d86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015d8a:	b672      	cpsid	i
 8015d8c:	f383 8811 	msr	BASEPRI, r3
 8015d90:	f3bf 8f6f 	isb	sy
 8015d94:	f3bf 8f4f 	dsb	sy
 8015d98:	b662      	cpsie	i
 8015d9a:	60bb      	str	r3, [r7, #8]
}
 8015d9c:	bf00      	nop
 8015d9e:	bf00      	nop
 8015da0:	e7fd      	b.n	8015d9e <vTaskDelay+0x32>
			vTaskSuspendAll();
 8015da2:	f000 f881 	bl	8015ea8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8015da6:	2100      	movs	r1, #0
 8015da8:	6878      	ldr	r0, [r7, #4]
 8015daa:	f000 fd29 	bl	8016800 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8015dae:	f000 f889 	bl	8015ec4 <xTaskResumeAll>
 8015db2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8015db4:	68fb      	ldr	r3, [r7, #12]
 8015db6:	2b00      	cmp	r3, #0
 8015db8:	d107      	bne.n	8015dca <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 8015dba:	4b07      	ldr	r3, [pc, #28]	@ (8015dd8 <vTaskDelay+0x6c>)
 8015dbc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015dc0:	601a      	str	r2, [r3, #0]
 8015dc2:	f3bf 8f4f 	dsb	sy
 8015dc6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8015dca:	bf00      	nop
 8015dcc:	3710      	adds	r7, #16
 8015dce:	46bd      	mov	sp, r7
 8015dd0:	bd80      	pop	{r7, pc}
 8015dd2:	bf00      	nop
 8015dd4:	200133e4 	.word	0x200133e4
 8015dd8:	e000ed04 	.word	0xe000ed04

08015ddc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8015ddc:	b580      	push	{r7, lr}
 8015dde:	b08a      	sub	sp, #40	@ 0x28
 8015de0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8015de2:	2300      	movs	r3, #0
 8015de4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8015de6:	2300      	movs	r3, #0
 8015de8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8015dea:	463a      	mov	r2, r7
 8015dec:	1d39      	adds	r1, r7, #4
 8015dee:	f107 0308 	add.w	r3, r7, #8
 8015df2:	4618      	mov	r0, r3
 8015df4:	f7ea fbbc 	bl	8000570 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8015df8:	6839      	ldr	r1, [r7, #0]
 8015dfa:	687b      	ldr	r3, [r7, #4]
 8015dfc:	68ba      	ldr	r2, [r7, #8]
 8015dfe:	9202      	str	r2, [sp, #8]
 8015e00:	9301      	str	r3, [sp, #4]
 8015e02:	2300      	movs	r3, #0
 8015e04:	9300      	str	r3, [sp, #0]
 8015e06:	2300      	movs	r3, #0
 8015e08:	460a      	mov	r2, r1
 8015e0a:	4921      	ldr	r1, [pc, #132]	@ (8015e90 <vTaskStartScheduler+0xb4>)
 8015e0c:	4821      	ldr	r0, [pc, #132]	@ (8015e94 <vTaskStartScheduler+0xb8>)
 8015e0e:	f7ff fe03 	bl	8015a18 <xTaskCreateStatic>
 8015e12:	4603      	mov	r3, r0
 8015e14:	4a20      	ldr	r2, [pc, #128]	@ (8015e98 <vTaskStartScheduler+0xbc>)
 8015e16:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8015e18:	4b1f      	ldr	r3, [pc, #124]	@ (8015e98 <vTaskStartScheduler+0xbc>)
 8015e1a:	681b      	ldr	r3, [r3, #0]
 8015e1c:	2b00      	cmp	r3, #0
 8015e1e:	d002      	beq.n	8015e26 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8015e20:	2301      	movs	r3, #1
 8015e22:	617b      	str	r3, [r7, #20]
 8015e24:	e001      	b.n	8015e2a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8015e26:	2300      	movs	r3, #0
 8015e28:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8015e2a:	697b      	ldr	r3, [r7, #20]
 8015e2c:	2b01      	cmp	r3, #1
 8015e2e:	d118      	bne.n	8015e62 <vTaskStartScheduler+0x86>
	__asm volatile
 8015e30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015e34:	b672      	cpsid	i
 8015e36:	f383 8811 	msr	BASEPRI, r3
 8015e3a:	f3bf 8f6f 	isb	sy
 8015e3e:	f3bf 8f4f 	dsb	sy
 8015e42:	b662      	cpsie	i
 8015e44:	613b      	str	r3, [r7, #16]
}
 8015e46:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8015e48:	4b14      	ldr	r3, [pc, #80]	@ (8015e9c <vTaskStartScheduler+0xc0>)
 8015e4a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8015e4e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8015e50:	4b13      	ldr	r3, [pc, #76]	@ (8015ea0 <vTaskStartScheduler+0xc4>)
 8015e52:	2201      	movs	r2, #1
 8015e54:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8015e56:	4b13      	ldr	r3, [pc, #76]	@ (8015ea4 <vTaskStartScheduler+0xc8>)
 8015e58:	2200      	movs	r2, #0
 8015e5a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8015e5c:	f000 fdc8 	bl	80169f0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8015e60:	e011      	b.n	8015e86 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8015e62:	697b      	ldr	r3, [r7, #20]
 8015e64:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015e68:	d10d      	bne.n	8015e86 <vTaskStartScheduler+0xaa>
	__asm volatile
 8015e6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015e6e:	b672      	cpsid	i
 8015e70:	f383 8811 	msr	BASEPRI, r3
 8015e74:	f3bf 8f6f 	isb	sy
 8015e78:	f3bf 8f4f 	dsb	sy
 8015e7c:	b662      	cpsie	i
 8015e7e:	60fb      	str	r3, [r7, #12]
}
 8015e80:	bf00      	nop
 8015e82:	bf00      	nop
 8015e84:	e7fd      	b.n	8015e82 <vTaskStartScheduler+0xa6>
}
 8015e86:	bf00      	nop
 8015e88:	3718      	adds	r7, #24
 8015e8a:	46bd      	mov	sp, r7
 8015e8c:	bd80      	pop	{r7, pc}
 8015e8e:	bf00      	nop
 8015e90:	08017a30 	.word	0x08017a30
 8015e94:	080164f9 	.word	0x080164f9
 8015e98:	200133e0 	.word	0x200133e0
 8015e9c:	200133dc 	.word	0x200133dc
 8015ea0:	200133c8 	.word	0x200133c8
 8015ea4:	200133c0 	.word	0x200133c0

08015ea8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8015ea8:	b480      	push	{r7}
 8015eaa:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8015eac:	4b04      	ldr	r3, [pc, #16]	@ (8015ec0 <vTaskSuspendAll+0x18>)
 8015eae:	681b      	ldr	r3, [r3, #0]
 8015eb0:	3301      	adds	r3, #1
 8015eb2:	4a03      	ldr	r2, [pc, #12]	@ (8015ec0 <vTaskSuspendAll+0x18>)
 8015eb4:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8015eb6:	bf00      	nop
 8015eb8:	46bd      	mov	sp, r7
 8015eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ebe:	4770      	bx	lr
 8015ec0:	200133e4 	.word	0x200133e4

08015ec4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8015ec4:	b580      	push	{r7, lr}
 8015ec6:	b084      	sub	sp, #16
 8015ec8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8015eca:	2300      	movs	r3, #0
 8015ecc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8015ece:	2300      	movs	r3, #0
 8015ed0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8015ed2:	4b43      	ldr	r3, [pc, #268]	@ (8015fe0 <xTaskResumeAll+0x11c>)
 8015ed4:	681b      	ldr	r3, [r3, #0]
 8015ed6:	2b00      	cmp	r3, #0
 8015ed8:	d10d      	bne.n	8015ef6 <xTaskResumeAll+0x32>
	__asm volatile
 8015eda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015ede:	b672      	cpsid	i
 8015ee0:	f383 8811 	msr	BASEPRI, r3
 8015ee4:	f3bf 8f6f 	isb	sy
 8015ee8:	f3bf 8f4f 	dsb	sy
 8015eec:	b662      	cpsie	i
 8015eee:	603b      	str	r3, [r7, #0]
}
 8015ef0:	bf00      	nop
 8015ef2:	bf00      	nop
 8015ef4:	e7fd      	b.n	8015ef2 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8015ef6:	f000 fdf9 	bl	8016aec <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8015efa:	4b39      	ldr	r3, [pc, #228]	@ (8015fe0 <xTaskResumeAll+0x11c>)
 8015efc:	681b      	ldr	r3, [r3, #0]
 8015efe:	3b01      	subs	r3, #1
 8015f00:	4a37      	ldr	r2, [pc, #220]	@ (8015fe0 <xTaskResumeAll+0x11c>)
 8015f02:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8015f04:	4b36      	ldr	r3, [pc, #216]	@ (8015fe0 <xTaskResumeAll+0x11c>)
 8015f06:	681b      	ldr	r3, [r3, #0]
 8015f08:	2b00      	cmp	r3, #0
 8015f0a:	d161      	bne.n	8015fd0 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8015f0c:	4b35      	ldr	r3, [pc, #212]	@ (8015fe4 <xTaskResumeAll+0x120>)
 8015f0e:	681b      	ldr	r3, [r3, #0]
 8015f10:	2b00      	cmp	r3, #0
 8015f12:	d05d      	beq.n	8015fd0 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8015f14:	e02e      	b.n	8015f74 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8015f16:	4b34      	ldr	r3, [pc, #208]	@ (8015fe8 <xTaskResumeAll+0x124>)
 8015f18:	68db      	ldr	r3, [r3, #12]
 8015f1a:	68db      	ldr	r3, [r3, #12]
 8015f1c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8015f1e:	68fb      	ldr	r3, [r7, #12]
 8015f20:	3318      	adds	r3, #24
 8015f22:	4618      	mov	r0, r3
 8015f24:	f7fe ff88 	bl	8014e38 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8015f28:	68fb      	ldr	r3, [r7, #12]
 8015f2a:	3304      	adds	r3, #4
 8015f2c:	4618      	mov	r0, r3
 8015f2e:	f7fe ff83 	bl	8014e38 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8015f32:	68fb      	ldr	r3, [r7, #12]
 8015f34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015f36:	2201      	movs	r2, #1
 8015f38:	409a      	lsls	r2, r3
 8015f3a:	4b2c      	ldr	r3, [pc, #176]	@ (8015fec <xTaskResumeAll+0x128>)
 8015f3c:	681b      	ldr	r3, [r3, #0]
 8015f3e:	4313      	orrs	r3, r2
 8015f40:	4a2a      	ldr	r2, [pc, #168]	@ (8015fec <xTaskResumeAll+0x128>)
 8015f42:	6013      	str	r3, [r2, #0]
 8015f44:	68fb      	ldr	r3, [r7, #12]
 8015f46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015f48:	4613      	mov	r3, r2
 8015f4a:	009b      	lsls	r3, r3, #2
 8015f4c:	4413      	add	r3, r2
 8015f4e:	009b      	lsls	r3, r3, #2
 8015f50:	4a27      	ldr	r2, [pc, #156]	@ (8015ff0 <xTaskResumeAll+0x12c>)
 8015f52:	441a      	add	r2, r3
 8015f54:	68fb      	ldr	r3, [r7, #12]
 8015f56:	3304      	adds	r3, #4
 8015f58:	4619      	mov	r1, r3
 8015f5a:	4610      	mov	r0, r2
 8015f5c:	f7fe ff0f 	bl	8014d7e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8015f60:	68fb      	ldr	r3, [r7, #12]
 8015f62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015f64:	4b23      	ldr	r3, [pc, #140]	@ (8015ff4 <xTaskResumeAll+0x130>)
 8015f66:	681b      	ldr	r3, [r3, #0]
 8015f68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015f6a:	429a      	cmp	r2, r3
 8015f6c:	d302      	bcc.n	8015f74 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 8015f6e:	4b22      	ldr	r3, [pc, #136]	@ (8015ff8 <xTaskResumeAll+0x134>)
 8015f70:	2201      	movs	r2, #1
 8015f72:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8015f74:	4b1c      	ldr	r3, [pc, #112]	@ (8015fe8 <xTaskResumeAll+0x124>)
 8015f76:	681b      	ldr	r3, [r3, #0]
 8015f78:	2b00      	cmp	r3, #0
 8015f7a:	d1cc      	bne.n	8015f16 <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8015f7c:	68fb      	ldr	r3, [r7, #12]
 8015f7e:	2b00      	cmp	r3, #0
 8015f80:	d001      	beq.n	8015f86 <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8015f82:	f000 fb73 	bl	801666c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8015f86:	4b1d      	ldr	r3, [pc, #116]	@ (8015ffc <xTaskResumeAll+0x138>)
 8015f88:	681b      	ldr	r3, [r3, #0]
 8015f8a:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8015f8c:	687b      	ldr	r3, [r7, #4]
 8015f8e:	2b00      	cmp	r3, #0
 8015f90:	d010      	beq.n	8015fb4 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8015f92:	f000 f859 	bl	8016048 <xTaskIncrementTick>
 8015f96:	4603      	mov	r3, r0
 8015f98:	2b00      	cmp	r3, #0
 8015f9a:	d002      	beq.n	8015fa2 <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 8015f9c:	4b16      	ldr	r3, [pc, #88]	@ (8015ff8 <xTaskResumeAll+0x134>)
 8015f9e:	2201      	movs	r2, #1
 8015fa0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8015fa2:	687b      	ldr	r3, [r7, #4]
 8015fa4:	3b01      	subs	r3, #1
 8015fa6:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8015fa8:	687b      	ldr	r3, [r7, #4]
 8015faa:	2b00      	cmp	r3, #0
 8015fac:	d1f1      	bne.n	8015f92 <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 8015fae:	4b13      	ldr	r3, [pc, #76]	@ (8015ffc <xTaskResumeAll+0x138>)
 8015fb0:	2200      	movs	r2, #0
 8015fb2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8015fb4:	4b10      	ldr	r3, [pc, #64]	@ (8015ff8 <xTaskResumeAll+0x134>)
 8015fb6:	681b      	ldr	r3, [r3, #0]
 8015fb8:	2b00      	cmp	r3, #0
 8015fba:	d009      	beq.n	8015fd0 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8015fbc:	2301      	movs	r3, #1
 8015fbe:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8015fc0:	4b0f      	ldr	r3, [pc, #60]	@ (8016000 <xTaskResumeAll+0x13c>)
 8015fc2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015fc6:	601a      	str	r2, [r3, #0]
 8015fc8:	f3bf 8f4f 	dsb	sy
 8015fcc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8015fd0:	f000 fdc2 	bl	8016b58 <vPortExitCritical>

	return xAlreadyYielded;
 8015fd4:	68bb      	ldr	r3, [r7, #8]
}
 8015fd6:	4618      	mov	r0, r3
 8015fd8:	3710      	adds	r7, #16
 8015fda:	46bd      	mov	sp, r7
 8015fdc:	bd80      	pop	{r7, pc}
 8015fde:	bf00      	nop
 8015fe0:	200133e4 	.word	0x200133e4
 8015fe4:	200133bc 	.word	0x200133bc
 8015fe8:	2001337c 	.word	0x2001337c
 8015fec:	200133c4 	.word	0x200133c4
 8015ff0:	200132c0 	.word	0x200132c0
 8015ff4:	200132bc 	.word	0x200132bc
 8015ff8:	200133d0 	.word	0x200133d0
 8015ffc:	200133cc 	.word	0x200133cc
 8016000:	e000ed04 	.word	0xe000ed04

08016004 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8016004:	b480      	push	{r7}
 8016006:	b083      	sub	sp, #12
 8016008:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 801600a:	4b05      	ldr	r3, [pc, #20]	@ (8016020 <xTaskGetTickCount+0x1c>)
 801600c:	681b      	ldr	r3, [r3, #0]
 801600e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8016010:	687b      	ldr	r3, [r7, #4]
}
 8016012:	4618      	mov	r0, r3
 8016014:	370c      	adds	r7, #12
 8016016:	46bd      	mov	sp, r7
 8016018:	f85d 7b04 	ldr.w	r7, [sp], #4
 801601c:	4770      	bx	lr
 801601e:	bf00      	nop
 8016020:	200133c0 	.word	0x200133c0

08016024 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8016024:	b580      	push	{r7, lr}
 8016026:	b082      	sub	sp, #8
 8016028:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801602a:	f000 fe47 	bl	8016cbc <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 801602e:	2300      	movs	r3, #0
 8016030:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8016032:	4b04      	ldr	r3, [pc, #16]	@ (8016044 <xTaskGetTickCountFromISR+0x20>)
 8016034:	681b      	ldr	r3, [r3, #0]
 8016036:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8016038:	683b      	ldr	r3, [r7, #0]
}
 801603a:	4618      	mov	r0, r3
 801603c:	3708      	adds	r7, #8
 801603e:	46bd      	mov	sp, r7
 8016040:	bd80      	pop	{r7, pc}
 8016042:	bf00      	nop
 8016044:	200133c0 	.word	0x200133c0

08016048 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8016048:	b580      	push	{r7, lr}
 801604a:	b086      	sub	sp, #24
 801604c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 801604e:	2300      	movs	r3, #0
 8016050:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8016052:	4b50      	ldr	r3, [pc, #320]	@ (8016194 <xTaskIncrementTick+0x14c>)
 8016054:	681b      	ldr	r3, [r3, #0]
 8016056:	2b00      	cmp	r3, #0
 8016058:	f040 808b 	bne.w	8016172 <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 801605c:	4b4e      	ldr	r3, [pc, #312]	@ (8016198 <xTaskIncrementTick+0x150>)
 801605e:	681b      	ldr	r3, [r3, #0]
 8016060:	3301      	adds	r3, #1
 8016062:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8016064:	4a4c      	ldr	r2, [pc, #304]	@ (8016198 <xTaskIncrementTick+0x150>)
 8016066:	693b      	ldr	r3, [r7, #16]
 8016068:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 801606a:	693b      	ldr	r3, [r7, #16]
 801606c:	2b00      	cmp	r3, #0
 801606e:	d123      	bne.n	80160b8 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 8016070:	4b4a      	ldr	r3, [pc, #296]	@ (801619c <xTaskIncrementTick+0x154>)
 8016072:	681b      	ldr	r3, [r3, #0]
 8016074:	681b      	ldr	r3, [r3, #0]
 8016076:	2b00      	cmp	r3, #0
 8016078:	d00d      	beq.n	8016096 <xTaskIncrementTick+0x4e>
	__asm volatile
 801607a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801607e:	b672      	cpsid	i
 8016080:	f383 8811 	msr	BASEPRI, r3
 8016084:	f3bf 8f6f 	isb	sy
 8016088:	f3bf 8f4f 	dsb	sy
 801608c:	b662      	cpsie	i
 801608e:	603b      	str	r3, [r7, #0]
}
 8016090:	bf00      	nop
 8016092:	bf00      	nop
 8016094:	e7fd      	b.n	8016092 <xTaskIncrementTick+0x4a>
 8016096:	4b41      	ldr	r3, [pc, #260]	@ (801619c <xTaskIncrementTick+0x154>)
 8016098:	681b      	ldr	r3, [r3, #0]
 801609a:	60fb      	str	r3, [r7, #12]
 801609c:	4b40      	ldr	r3, [pc, #256]	@ (80161a0 <xTaskIncrementTick+0x158>)
 801609e:	681b      	ldr	r3, [r3, #0]
 80160a0:	4a3e      	ldr	r2, [pc, #248]	@ (801619c <xTaskIncrementTick+0x154>)
 80160a2:	6013      	str	r3, [r2, #0]
 80160a4:	4a3e      	ldr	r2, [pc, #248]	@ (80161a0 <xTaskIncrementTick+0x158>)
 80160a6:	68fb      	ldr	r3, [r7, #12]
 80160a8:	6013      	str	r3, [r2, #0]
 80160aa:	4b3e      	ldr	r3, [pc, #248]	@ (80161a4 <xTaskIncrementTick+0x15c>)
 80160ac:	681b      	ldr	r3, [r3, #0]
 80160ae:	3301      	adds	r3, #1
 80160b0:	4a3c      	ldr	r2, [pc, #240]	@ (80161a4 <xTaskIncrementTick+0x15c>)
 80160b2:	6013      	str	r3, [r2, #0]
 80160b4:	f000 fada 	bl	801666c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80160b8:	4b3b      	ldr	r3, [pc, #236]	@ (80161a8 <xTaskIncrementTick+0x160>)
 80160ba:	681b      	ldr	r3, [r3, #0]
 80160bc:	693a      	ldr	r2, [r7, #16]
 80160be:	429a      	cmp	r2, r3
 80160c0:	d348      	bcc.n	8016154 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80160c2:	4b36      	ldr	r3, [pc, #216]	@ (801619c <xTaskIncrementTick+0x154>)
 80160c4:	681b      	ldr	r3, [r3, #0]
 80160c6:	681b      	ldr	r3, [r3, #0]
 80160c8:	2b00      	cmp	r3, #0
 80160ca:	d104      	bne.n	80160d6 <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80160cc:	4b36      	ldr	r3, [pc, #216]	@ (80161a8 <xTaskIncrementTick+0x160>)
 80160ce:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80160d2:	601a      	str	r2, [r3, #0]
					break;
 80160d4:	e03e      	b.n	8016154 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80160d6:	4b31      	ldr	r3, [pc, #196]	@ (801619c <xTaskIncrementTick+0x154>)
 80160d8:	681b      	ldr	r3, [r3, #0]
 80160da:	68db      	ldr	r3, [r3, #12]
 80160dc:	68db      	ldr	r3, [r3, #12]
 80160de:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80160e0:	68bb      	ldr	r3, [r7, #8]
 80160e2:	685b      	ldr	r3, [r3, #4]
 80160e4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80160e6:	693a      	ldr	r2, [r7, #16]
 80160e8:	687b      	ldr	r3, [r7, #4]
 80160ea:	429a      	cmp	r2, r3
 80160ec:	d203      	bcs.n	80160f6 <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80160ee:	4a2e      	ldr	r2, [pc, #184]	@ (80161a8 <xTaskIncrementTick+0x160>)
 80160f0:	687b      	ldr	r3, [r7, #4]
 80160f2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80160f4:	e02e      	b.n	8016154 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80160f6:	68bb      	ldr	r3, [r7, #8]
 80160f8:	3304      	adds	r3, #4
 80160fa:	4618      	mov	r0, r3
 80160fc:	f7fe fe9c 	bl	8014e38 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8016100:	68bb      	ldr	r3, [r7, #8]
 8016102:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8016104:	2b00      	cmp	r3, #0
 8016106:	d004      	beq.n	8016112 <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8016108:	68bb      	ldr	r3, [r7, #8]
 801610a:	3318      	adds	r3, #24
 801610c:	4618      	mov	r0, r3
 801610e:	f7fe fe93 	bl	8014e38 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8016112:	68bb      	ldr	r3, [r7, #8]
 8016114:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016116:	2201      	movs	r2, #1
 8016118:	409a      	lsls	r2, r3
 801611a:	4b24      	ldr	r3, [pc, #144]	@ (80161ac <xTaskIncrementTick+0x164>)
 801611c:	681b      	ldr	r3, [r3, #0]
 801611e:	4313      	orrs	r3, r2
 8016120:	4a22      	ldr	r2, [pc, #136]	@ (80161ac <xTaskIncrementTick+0x164>)
 8016122:	6013      	str	r3, [r2, #0]
 8016124:	68bb      	ldr	r3, [r7, #8]
 8016126:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016128:	4613      	mov	r3, r2
 801612a:	009b      	lsls	r3, r3, #2
 801612c:	4413      	add	r3, r2
 801612e:	009b      	lsls	r3, r3, #2
 8016130:	4a1f      	ldr	r2, [pc, #124]	@ (80161b0 <xTaskIncrementTick+0x168>)
 8016132:	441a      	add	r2, r3
 8016134:	68bb      	ldr	r3, [r7, #8]
 8016136:	3304      	adds	r3, #4
 8016138:	4619      	mov	r1, r3
 801613a:	4610      	mov	r0, r2
 801613c:	f7fe fe1f 	bl	8014d7e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8016140:	68bb      	ldr	r3, [r7, #8]
 8016142:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016144:	4b1b      	ldr	r3, [pc, #108]	@ (80161b4 <xTaskIncrementTick+0x16c>)
 8016146:	681b      	ldr	r3, [r3, #0]
 8016148:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801614a:	429a      	cmp	r2, r3
 801614c:	d3b9      	bcc.n	80160c2 <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 801614e:	2301      	movs	r3, #1
 8016150:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8016152:	e7b6      	b.n	80160c2 <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8016154:	4b17      	ldr	r3, [pc, #92]	@ (80161b4 <xTaskIncrementTick+0x16c>)
 8016156:	681b      	ldr	r3, [r3, #0]
 8016158:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801615a:	4915      	ldr	r1, [pc, #84]	@ (80161b0 <xTaskIncrementTick+0x168>)
 801615c:	4613      	mov	r3, r2
 801615e:	009b      	lsls	r3, r3, #2
 8016160:	4413      	add	r3, r2
 8016162:	009b      	lsls	r3, r3, #2
 8016164:	440b      	add	r3, r1
 8016166:	681b      	ldr	r3, [r3, #0]
 8016168:	2b01      	cmp	r3, #1
 801616a:	d907      	bls.n	801617c <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 801616c:	2301      	movs	r3, #1
 801616e:	617b      	str	r3, [r7, #20]
 8016170:	e004      	b.n	801617c <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8016172:	4b11      	ldr	r3, [pc, #68]	@ (80161b8 <xTaskIncrementTick+0x170>)
 8016174:	681b      	ldr	r3, [r3, #0]
 8016176:	3301      	adds	r3, #1
 8016178:	4a0f      	ldr	r2, [pc, #60]	@ (80161b8 <xTaskIncrementTick+0x170>)
 801617a:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 801617c:	4b0f      	ldr	r3, [pc, #60]	@ (80161bc <xTaskIncrementTick+0x174>)
 801617e:	681b      	ldr	r3, [r3, #0]
 8016180:	2b00      	cmp	r3, #0
 8016182:	d001      	beq.n	8016188 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 8016184:	2301      	movs	r3, #1
 8016186:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8016188:	697b      	ldr	r3, [r7, #20]
}
 801618a:	4618      	mov	r0, r3
 801618c:	3718      	adds	r7, #24
 801618e:	46bd      	mov	sp, r7
 8016190:	bd80      	pop	{r7, pc}
 8016192:	bf00      	nop
 8016194:	200133e4 	.word	0x200133e4
 8016198:	200133c0 	.word	0x200133c0
 801619c:	20013374 	.word	0x20013374
 80161a0:	20013378 	.word	0x20013378
 80161a4:	200133d4 	.word	0x200133d4
 80161a8:	200133dc 	.word	0x200133dc
 80161ac:	200133c4 	.word	0x200133c4
 80161b0:	200132c0 	.word	0x200132c0
 80161b4:	200132bc 	.word	0x200132bc
 80161b8:	200133cc 	.word	0x200133cc
 80161bc:	200133d0 	.word	0x200133d0

080161c0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80161c0:	b580      	push	{r7, lr}
 80161c2:	b088      	sub	sp, #32
 80161c4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80161c6:	4b3b      	ldr	r3, [pc, #236]	@ (80162b4 <vTaskSwitchContext+0xf4>)
 80161c8:	681b      	ldr	r3, [r3, #0]
 80161ca:	2b00      	cmp	r3, #0
 80161cc:	d003      	beq.n	80161d6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80161ce:	4b3a      	ldr	r3, [pc, #232]	@ (80162b8 <vTaskSwitchContext+0xf8>)
 80161d0:	2201      	movs	r2, #1
 80161d2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80161d4:	e069      	b.n	80162aa <vTaskSwitchContext+0xea>
		xYieldPending = pdFALSE;
 80161d6:	4b38      	ldr	r3, [pc, #224]	@ (80162b8 <vTaskSwitchContext+0xf8>)
 80161d8:	2200      	movs	r2, #0
 80161da:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 80161dc:	4b37      	ldr	r3, [pc, #220]	@ (80162bc <vTaskSwitchContext+0xfc>)
 80161de:	681b      	ldr	r3, [r3, #0]
 80161e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80161e2:	61fb      	str	r3, [r7, #28]
 80161e4:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 80161e8:	61bb      	str	r3, [r7, #24]
 80161ea:	69fb      	ldr	r3, [r7, #28]
 80161ec:	681b      	ldr	r3, [r3, #0]
 80161ee:	69ba      	ldr	r2, [r7, #24]
 80161f0:	429a      	cmp	r2, r3
 80161f2:	d111      	bne.n	8016218 <vTaskSwitchContext+0x58>
 80161f4:	69fb      	ldr	r3, [r7, #28]
 80161f6:	3304      	adds	r3, #4
 80161f8:	681b      	ldr	r3, [r3, #0]
 80161fa:	69ba      	ldr	r2, [r7, #24]
 80161fc:	429a      	cmp	r2, r3
 80161fe:	d10b      	bne.n	8016218 <vTaskSwitchContext+0x58>
 8016200:	69fb      	ldr	r3, [r7, #28]
 8016202:	3308      	adds	r3, #8
 8016204:	681b      	ldr	r3, [r3, #0]
 8016206:	69ba      	ldr	r2, [r7, #24]
 8016208:	429a      	cmp	r2, r3
 801620a:	d105      	bne.n	8016218 <vTaskSwitchContext+0x58>
 801620c:	69fb      	ldr	r3, [r7, #28]
 801620e:	330c      	adds	r3, #12
 8016210:	681b      	ldr	r3, [r3, #0]
 8016212:	69ba      	ldr	r2, [r7, #24]
 8016214:	429a      	cmp	r2, r3
 8016216:	d008      	beq.n	801622a <vTaskSwitchContext+0x6a>
 8016218:	4b28      	ldr	r3, [pc, #160]	@ (80162bc <vTaskSwitchContext+0xfc>)
 801621a:	681a      	ldr	r2, [r3, #0]
 801621c:	4b27      	ldr	r3, [pc, #156]	@ (80162bc <vTaskSwitchContext+0xfc>)
 801621e:	681b      	ldr	r3, [r3, #0]
 8016220:	3334      	adds	r3, #52	@ 0x34
 8016222:	4619      	mov	r1, r3
 8016224:	4610      	mov	r0, r2
 8016226:	f7ea f990 	bl	800054a <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801622a:	4b25      	ldr	r3, [pc, #148]	@ (80162c0 <vTaskSwitchContext+0x100>)
 801622c:	681b      	ldr	r3, [r3, #0]
 801622e:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8016230:	68fb      	ldr	r3, [r7, #12]
 8016232:	fab3 f383 	clz	r3, r3
 8016236:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8016238:	7afb      	ldrb	r3, [r7, #11]
 801623a:	f1c3 031f 	rsb	r3, r3, #31
 801623e:	617b      	str	r3, [r7, #20]
 8016240:	4920      	ldr	r1, [pc, #128]	@ (80162c4 <vTaskSwitchContext+0x104>)
 8016242:	697a      	ldr	r2, [r7, #20]
 8016244:	4613      	mov	r3, r2
 8016246:	009b      	lsls	r3, r3, #2
 8016248:	4413      	add	r3, r2
 801624a:	009b      	lsls	r3, r3, #2
 801624c:	440b      	add	r3, r1
 801624e:	681b      	ldr	r3, [r3, #0]
 8016250:	2b00      	cmp	r3, #0
 8016252:	d10d      	bne.n	8016270 <vTaskSwitchContext+0xb0>
	__asm volatile
 8016254:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016258:	b672      	cpsid	i
 801625a:	f383 8811 	msr	BASEPRI, r3
 801625e:	f3bf 8f6f 	isb	sy
 8016262:	f3bf 8f4f 	dsb	sy
 8016266:	b662      	cpsie	i
 8016268:	607b      	str	r3, [r7, #4]
}
 801626a:	bf00      	nop
 801626c:	bf00      	nop
 801626e:	e7fd      	b.n	801626c <vTaskSwitchContext+0xac>
 8016270:	697a      	ldr	r2, [r7, #20]
 8016272:	4613      	mov	r3, r2
 8016274:	009b      	lsls	r3, r3, #2
 8016276:	4413      	add	r3, r2
 8016278:	009b      	lsls	r3, r3, #2
 801627a:	4a12      	ldr	r2, [pc, #72]	@ (80162c4 <vTaskSwitchContext+0x104>)
 801627c:	4413      	add	r3, r2
 801627e:	613b      	str	r3, [r7, #16]
 8016280:	693b      	ldr	r3, [r7, #16]
 8016282:	685b      	ldr	r3, [r3, #4]
 8016284:	685a      	ldr	r2, [r3, #4]
 8016286:	693b      	ldr	r3, [r7, #16]
 8016288:	605a      	str	r2, [r3, #4]
 801628a:	693b      	ldr	r3, [r7, #16]
 801628c:	685a      	ldr	r2, [r3, #4]
 801628e:	693b      	ldr	r3, [r7, #16]
 8016290:	3308      	adds	r3, #8
 8016292:	429a      	cmp	r2, r3
 8016294:	d104      	bne.n	80162a0 <vTaskSwitchContext+0xe0>
 8016296:	693b      	ldr	r3, [r7, #16]
 8016298:	685b      	ldr	r3, [r3, #4]
 801629a:	685a      	ldr	r2, [r3, #4]
 801629c:	693b      	ldr	r3, [r7, #16]
 801629e:	605a      	str	r2, [r3, #4]
 80162a0:	693b      	ldr	r3, [r7, #16]
 80162a2:	685b      	ldr	r3, [r3, #4]
 80162a4:	68db      	ldr	r3, [r3, #12]
 80162a6:	4a05      	ldr	r2, [pc, #20]	@ (80162bc <vTaskSwitchContext+0xfc>)
 80162a8:	6013      	str	r3, [r2, #0]
}
 80162aa:	bf00      	nop
 80162ac:	3720      	adds	r7, #32
 80162ae:	46bd      	mov	sp, r7
 80162b0:	bd80      	pop	{r7, pc}
 80162b2:	bf00      	nop
 80162b4:	200133e4 	.word	0x200133e4
 80162b8:	200133d0 	.word	0x200133d0
 80162bc:	200132bc 	.word	0x200132bc
 80162c0:	200133c4 	.word	0x200133c4
 80162c4:	200132c0 	.word	0x200132c0

080162c8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80162c8:	b580      	push	{r7, lr}
 80162ca:	b084      	sub	sp, #16
 80162cc:	af00      	add	r7, sp, #0
 80162ce:	6078      	str	r0, [r7, #4]
 80162d0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80162d2:	687b      	ldr	r3, [r7, #4]
 80162d4:	2b00      	cmp	r3, #0
 80162d6:	d10d      	bne.n	80162f4 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 80162d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80162dc:	b672      	cpsid	i
 80162de:	f383 8811 	msr	BASEPRI, r3
 80162e2:	f3bf 8f6f 	isb	sy
 80162e6:	f3bf 8f4f 	dsb	sy
 80162ea:	b662      	cpsie	i
 80162ec:	60fb      	str	r3, [r7, #12]
}
 80162ee:	bf00      	nop
 80162f0:	bf00      	nop
 80162f2:	e7fd      	b.n	80162f0 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80162f4:	4b07      	ldr	r3, [pc, #28]	@ (8016314 <vTaskPlaceOnEventList+0x4c>)
 80162f6:	681b      	ldr	r3, [r3, #0]
 80162f8:	3318      	adds	r3, #24
 80162fa:	4619      	mov	r1, r3
 80162fc:	6878      	ldr	r0, [r7, #4]
 80162fe:	f7fe fd62 	bl	8014dc6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8016302:	2101      	movs	r1, #1
 8016304:	6838      	ldr	r0, [r7, #0]
 8016306:	f000 fa7b 	bl	8016800 <prvAddCurrentTaskToDelayedList>
}
 801630a:	bf00      	nop
 801630c:	3710      	adds	r7, #16
 801630e:	46bd      	mov	sp, r7
 8016310:	bd80      	pop	{r7, pc}
 8016312:	bf00      	nop
 8016314:	200132bc 	.word	0x200132bc

08016318 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8016318:	b580      	push	{r7, lr}
 801631a:	b086      	sub	sp, #24
 801631c:	af00      	add	r7, sp, #0
 801631e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016320:	687b      	ldr	r3, [r7, #4]
 8016322:	68db      	ldr	r3, [r3, #12]
 8016324:	68db      	ldr	r3, [r3, #12]
 8016326:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8016328:	693b      	ldr	r3, [r7, #16]
 801632a:	2b00      	cmp	r3, #0
 801632c:	d10d      	bne.n	801634a <xTaskRemoveFromEventList+0x32>
	__asm volatile
 801632e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016332:	b672      	cpsid	i
 8016334:	f383 8811 	msr	BASEPRI, r3
 8016338:	f3bf 8f6f 	isb	sy
 801633c:	f3bf 8f4f 	dsb	sy
 8016340:	b662      	cpsie	i
 8016342:	60fb      	str	r3, [r7, #12]
}
 8016344:	bf00      	nop
 8016346:	bf00      	nop
 8016348:	e7fd      	b.n	8016346 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 801634a:	693b      	ldr	r3, [r7, #16]
 801634c:	3318      	adds	r3, #24
 801634e:	4618      	mov	r0, r3
 8016350:	f7fe fd72 	bl	8014e38 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8016354:	4b1d      	ldr	r3, [pc, #116]	@ (80163cc <xTaskRemoveFromEventList+0xb4>)
 8016356:	681b      	ldr	r3, [r3, #0]
 8016358:	2b00      	cmp	r3, #0
 801635a:	d11c      	bne.n	8016396 <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 801635c:	693b      	ldr	r3, [r7, #16]
 801635e:	3304      	adds	r3, #4
 8016360:	4618      	mov	r0, r3
 8016362:	f7fe fd69 	bl	8014e38 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8016366:	693b      	ldr	r3, [r7, #16]
 8016368:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801636a:	2201      	movs	r2, #1
 801636c:	409a      	lsls	r2, r3
 801636e:	4b18      	ldr	r3, [pc, #96]	@ (80163d0 <xTaskRemoveFromEventList+0xb8>)
 8016370:	681b      	ldr	r3, [r3, #0]
 8016372:	4313      	orrs	r3, r2
 8016374:	4a16      	ldr	r2, [pc, #88]	@ (80163d0 <xTaskRemoveFromEventList+0xb8>)
 8016376:	6013      	str	r3, [r2, #0]
 8016378:	693b      	ldr	r3, [r7, #16]
 801637a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801637c:	4613      	mov	r3, r2
 801637e:	009b      	lsls	r3, r3, #2
 8016380:	4413      	add	r3, r2
 8016382:	009b      	lsls	r3, r3, #2
 8016384:	4a13      	ldr	r2, [pc, #76]	@ (80163d4 <xTaskRemoveFromEventList+0xbc>)
 8016386:	441a      	add	r2, r3
 8016388:	693b      	ldr	r3, [r7, #16]
 801638a:	3304      	adds	r3, #4
 801638c:	4619      	mov	r1, r3
 801638e:	4610      	mov	r0, r2
 8016390:	f7fe fcf5 	bl	8014d7e <vListInsertEnd>
 8016394:	e005      	b.n	80163a2 <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8016396:	693b      	ldr	r3, [r7, #16]
 8016398:	3318      	adds	r3, #24
 801639a:	4619      	mov	r1, r3
 801639c:	480e      	ldr	r0, [pc, #56]	@ (80163d8 <xTaskRemoveFromEventList+0xc0>)
 801639e:	f7fe fcee 	bl	8014d7e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80163a2:	693b      	ldr	r3, [r7, #16]
 80163a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80163a6:	4b0d      	ldr	r3, [pc, #52]	@ (80163dc <xTaskRemoveFromEventList+0xc4>)
 80163a8:	681b      	ldr	r3, [r3, #0]
 80163aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80163ac:	429a      	cmp	r2, r3
 80163ae:	d905      	bls.n	80163bc <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80163b0:	2301      	movs	r3, #1
 80163b2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80163b4:	4b0a      	ldr	r3, [pc, #40]	@ (80163e0 <xTaskRemoveFromEventList+0xc8>)
 80163b6:	2201      	movs	r2, #1
 80163b8:	601a      	str	r2, [r3, #0]
 80163ba:	e001      	b.n	80163c0 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 80163bc:	2300      	movs	r3, #0
 80163be:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80163c0:	697b      	ldr	r3, [r7, #20]
}
 80163c2:	4618      	mov	r0, r3
 80163c4:	3718      	adds	r7, #24
 80163c6:	46bd      	mov	sp, r7
 80163c8:	bd80      	pop	{r7, pc}
 80163ca:	bf00      	nop
 80163cc:	200133e4 	.word	0x200133e4
 80163d0:	200133c4 	.word	0x200133c4
 80163d4:	200132c0 	.word	0x200132c0
 80163d8:	2001337c 	.word	0x2001337c
 80163dc:	200132bc 	.word	0x200132bc
 80163e0:	200133d0 	.word	0x200133d0

080163e4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80163e4:	b480      	push	{r7}
 80163e6:	b083      	sub	sp, #12
 80163e8:	af00      	add	r7, sp, #0
 80163ea:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80163ec:	4b06      	ldr	r3, [pc, #24]	@ (8016408 <vTaskInternalSetTimeOutState+0x24>)
 80163ee:	681a      	ldr	r2, [r3, #0]
 80163f0:	687b      	ldr	r3, [r7, #4]
 80163f2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80163f4:	4b05      	ldr	r3, [pc, #20]	@ (801640c <vTaskInternalSetTimeOutState+0x28>)
 80163f6:	681a      	ldr	r2, [r3, #0]
 80163f8:	687b      	ldr	r3, [r7, #4]
 80163fa:	605a      	str	r2, [r3, #4]
}
 80163fc:	bf00      	nop
 80163fe:	370c      	adds	r7, #12
 8016400:	46bd      	mov	sp, r7
 8016402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016406:	4770      	bx	lr
 8016408:	200133d4 	.word	0x200133d4
 801640c:	200133c0 	.word	0x200133c0

08016410 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8016410:	b580      	push	{r7, lr}
 8016412:	b088      	sub	sp, #32
 8016414:	af00      	add	r7, sp, #0
 8016416:	6078      	str	r0, [r7, #4]
 8016418:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 801641a:	687b      	ldr	r3, [r7, #4]
 801641c:	2b00      	cmp	r3, #0
 801641e:	d10d      	bne.n	801643c <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 8016420:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016424:	b672      	cpsid	i
 8016426:	f383 8811 	msr	BASEPRI, r3
 801642a:	f3bf 8f6f 	isb	sy
 801642e:	f3bf 8f4f 	dsb	sy
 8016432:	b662      	cpsie	i
 8016434:	613b      	str	r3, [r7, #16]
}
 8016436:	bf00      	nop
 8016438:	bf00      	nop
 801643a:	e7fd      	b.n	8016438 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 801643c:	683b      	ldr	r3, [r7, #0]
 801643e:	2b00      	cmp	r3, #0
 8016440:	d10d      	bne.n	801645e <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 8016442:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016446:	b672      	cpsid	i
 8016448:	f383 8811 	msr	BASEPRI, r3
 801644c:	f3bf 8f6f 	isb	sy
 8016450:	f3bf 8f4f 	dsb	sy
 8016454:	b662      	cpsie	i
 8016456:	60fb      	str	r3, [r7, #12]
}
 8016458:	bf00      	nop
 801645a:	bf00      	nop
 801645c:	e7fd      	b.n	801645a <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 801645e:	f000 fb45 	bl	8016aec <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8016462:	4b1d      	ldr	r3, [pc, #116]	@ (80164d8 <xTaskCheckForTimeOut+0xc8>)
 8016464:	681b      	ldr	r3, [r3, #0]
 8016466:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8016468:	687b      	ldr	r3, [r7, #4]
 801646a:	685b      	ldr	r3, [r3, #4]
 801646c:	69ba      	ldr	r2, [r7, #24]
 801646e:	1ad3      	subs	r3, r2, r3
 8016470:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8016472:	683b      	ldr	r3, [r7, #0]
 8016474:	681b      	ldr	r3, [r3, #0]
 8016476:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801647a:	d102      	bne.n	8016482 <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 801647c:	2300      	movs	r3, #0
 801647e:	61fb      	str	r3, [r7, #28]
 8016480:	e023      	b.n	80164ca <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8016482:	687b      	ldr	r3, [r7, #4]
 8016484:	681a      	ldr	r2, [r3, #0]
 8016486:	4b15      	ldr	r3, [pc, #84]	@ (80164dc <xTaskCheckForTimeOut+0xcc>)
 8016488:	681b      	ldr	r3, [r3, #0]
 801648a:	429a      	cmp	r2, r3
 801648c:	d007      	beq.n	801649e <xTaskCheckForTimeOut+0x8e>
 801648e:	687b      	ldr	r3, [r7, #4]
 8016490:	685b      	ldr	r3, [r3, #4]
 8016492:	69ba      	ldr	r2, [r7, #24]
 8016494:	429a      	cmp	r2, r3
 8016496:	d302      	bcc.n	801649e <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8016498:	2301      	movs	r3, #1
 801649a:	61fb      	str	r3, [r7, #28]
 801649c:	e015      	b.n	80164ca <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 801649e:	683b      	ldr	r3, [r7, #0]
 80164a0:	681b      	ldr	r3, [r3, #0]
 80164a2:	697a      	ldr	r2, [r7, #20]
 80164a4:	429a      	cmp	r2, r3
 80164a6:	d20b      	bcs.n	80164c0 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80164a8:	683b      	ldr	r3, [r7, #0]
 80164aa:	681a      	ldr	r2, [r3, #0]
 80164ac:	697b      	ldr	r3, [r7, #20]
 80164ae:	1ad2      	subs	r2, r2, r3
 80164b0:	683b      	ldr	r3, [r7, #0]
 80164b2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80164b4:	6878      	ldr	r0, [r7, #4]
 80164b6:	f7ff ff95 	bl	80163e4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80164ba:	2300      	movs	r3, #0
 80164bc:	61fb      	str	r3, [r7, #28]
 80164be:	e004      	b.n	80164ca <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 80164c0:	683b      	ldr	r3, [r7, #0]
 80164c2:	2200      	movs	r2, #0
 80164c4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80164c6:	2301      	movs	r3, #1
 80164c8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80164ca:	f000 fb45 	bl	8016b58 <vPortExitCritical>

	return xReturn;
 80164ce:	69fb      	ldr	r3, [r7, #28]
}
 80164d0:	4618      	mov	r0, r3
 80164d2:	3720      	adds	r7, #32
 80164d4:	46bd      	mov	sp, r7
 80164d6:	bd80      	pop	{r7, pc}
 80164d8:	200133c0 	.word	0x200133c0
 80164dc:	200133d4 	.word	0x200133d4

080164e0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80164e0:	b480      	push	{r7}
 80164e2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80164e4:	4b03      	ldr	r3, [pc, #12]	@ (80164f4 <vTaskMissedYield+0x14>)
 80164e6:	2201      	movs	r2, #1
 80164e8:	601a      	str	r2, [r3, #0]
}
 80164ea:	bf00      	nop
 80164ec:	46bd      	mov	sp, r7
 80164ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80164f2:	4770      	bx	lr
 80164f4:	200133d0 	.word	0x200133d0

080164f8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80164f8:	b580      	push	{r7, lr}
 80164fa:	b082      	sub	sp, #8
 80164fc:	af00      	add	r7, sp, #0
 80164fe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8016500:	f000 f854 	bl	80165ac <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8016504:	4b07      	ldr	r3, [pc, #28]	@ (8016524 <prvIdleTask+0x2c>)
 8016506:	681b      	ldr	r3, [r3, #0]
 8016508:	2b01      	cmp	r3, #1
 801650a:	d907      	bls.n	801651c <prvIdleTask+0x24>
			{
				taskYIELD();
 801650c:	4b06      	ldr	r3, [pc, #24]	@ (8016528 <prvIdleTask+0x30>)
 801650e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016512:	601a      	str	r2, [r3, #0]
 8016514:	f3bf 8f4f 	dsb	sy
 8016518:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 801651c:	f7ea f80e 	bl	800053c <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 8016520:	e7ee      	b.n	8016500 <prvIdleTask+0x8>
 8016522:	bf00      	nop
 8016524:	200132c0 	.word	0x200132c0
 8016528:	e000ed04 	.word	0xe000ed04

0801652c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 801652c:	b580      	push	{r7, lr}
 801652e:	b082      	sub	sp, #8
 8016530:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8016532:	2300      	movs	r3, #0
 8016534:	607b      	str	r3, [r7, #4]
 8016536:	e00c      	b.n	8016552 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8016538:	687a      	ldr	r2, [r7, #4]
 801653a:	4613      	mov	r3, r2
 801653c:	009b      	lsls	r3, r3, #2
 801653e:	4413      	add	r3, r2
 8016540:	009b      	lsls	r3, r3, #2
 8016542:	4a12      	ldr	r2, [pc, #72]	@ (801658c <prvInitialiseTaskLists+0x60>)
 8016544:	4413      	add	r3, r2
 8016546:	4618      	mov	r0, r3
 8016548:	f7fe fbec 	bl	8014d24 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801654c:	687b      	ldr	r3, [r7, #4]
 801654e:	3301      	adds	r3, #1
 8016550:	607b      	str	r3, [r7, #4]
 8016552:	687b      	ldr	r3, [r7, #4]
 8016554:	2b06      	cmp	r3, #6
 8016556:	d9ef      	bls.n	8016538 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8016558:	480d      	ldr	r0, [pc, #52]	@ (8016590 <prvInitialiseTaskLists+0x64>)
 801655a:	f7fe fbe3 	bl	8014d24 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801655e:	480d      	ldr	r0, [pc, #52]	@ (8016594 <prvInitialiseTaskLists+0x68>)
 8016560:	f7fe fbe0 	bl	8014d24 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8016564:	480c      	ldr	r0, [pc, #48]	@ (8016598 <prvInitialiseTaskLists+0x6c>)
 8016566:	f7fe fbdd 	bl	8014d24 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801656a:	480c      	ldr	r0, [pc, #48]	@ (801659c <prvInitialiseTaskLists+0x70>)
 801656c:	f7fe fbda 	bl	8014d24 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8016570:	480b      	ldr	r0, [pc, #44]	@ (80165a0 <prvInitialiseTaskLists+0x74>)
 8016572:	f7fe fbd7 	bl	8014d24 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8016576:	4b0b      	ldr	r3, [pc, #44]	@ (80165a4 <prvInitialiseTaskLists+0x78>)
 8016578:	4a05      	ldr	r2, [pc, #20]	@ (8016590 <prvInitialiseTaskLists+0x64>)
 801657a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 801657c:	4b0a      	ldr	r3, [pc, #40]	@ (80165a8 <prvInitialiseTaskLists+0x7c>)
 801657e:	4a05      	ldr	r2, [pc, #20]	@ (8016594 <prvInitialiseTaskLists+0x68>)
 8016580:	601a      	str	r2, [r3, #0]
}
 8016582:	bf00      	nop
 8016584:	3708      	adds	r7, #8
 8016586:	46bd      	mov	sp, r7
 8016588:	bd80      	pop	{r7, pc}
 801658a:	bf00      	nop
 801658c:	200132c0 	.word	0x200132c0
 8016590:	2001334c 	.word	0x2001334c
 8016594:	20013360 	.word	0x20013360
 8016598:	2001337c 	.word	0x2001337c
 801659c:	20013390 	.word	0x20013390
 80165a0:	200133a8 	.word	0x200133a8
 80165a4:	20013374 	.word	0x20013374
 80165a8:	20013378 	.word	0x20013378

080165ac <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80165ac:	b580      	push	{r7, lr}
 80165ae:	b082      	sub	sp, #8
 80165b0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80165b2:	e019      	b.n	80165e8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80165b4:	f000 fa9a 	bl	8016aec <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80165b8:	4b10      	ldr	r3, [pc, #64]	@ (80165fc <prvCheckTasksWaitingTermination+0x50>)
 80165ba:	68db      	ldr	r3, [r3, #12]
 80165bc:	68db      	ldr	r3, [r3, #12]
 80165be:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80165c0:	687b      	ldr	r3, [r7, #4]
 80165c2:	3304      	adds	r3, #4
 80165c4:	4618      	mov	r0, r3
 80165c6:	f7fe fc37 	bl	8014e38 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80165ca:	4b0d      	ldr	r3, [pc, #52]	@ (8016600 <prvCheckTasksWaitingTermination+0x54>)
 80165cc:	681b      	ldr	r3, [r3, #0]
 80165ce:	3b01      	subs	r3, #1
 80165d0:	4a0b      	ldr	r2, [pc, #44]	@ (8016600 <prvCheckTasksWaitingTermination+0x54>)
 80165d2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80165d4:	4b0b      	ldr	r3, [pc, #44]	@ (8016604 <prvCheckTasksWaitingTermination+0x58>)
 80165d6:	681b      	ldr	r3, [r3, #0]
 80165d8:	3b01      	subs	r3, #1
 80165da:	4a0a      	ldr	r2, [pc, #40]	@ (8016604 <prvCheckTasksWaitingTermination+0x58>)
 80165dc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80165de:	f000 fabb 	bl	8016b58 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80165e2:	6878      	ldr	r0, [r7, #4]
 80165e4:	f000 f810 	bl	8016608 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80165e8:	4b06      	ldr	r3, [pc, #24]	@ (8016604 <prvCheckTasksWaitingTermination+0x58>)
 80165ea:	681b      	ldr	r3, [r3, #0]
 80165ec:	2b00      	cmp	r3, #0
 80165ee:	d1e1      	bne.n	80165b4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80165f0:	bf00      	nop
 80165f2:	bf00      	nop
 80165f4:	3708      	adds	r7, #8
 80165f6:	46bd      	mov	sp, r7
 80165f8:	bd80      	pop	{r7, pc}
 80165fa:	bf00      	nop
 80165fc:	20013390 	.word	0x20013390
 8016600:	200133bc 	.word	0x200133bc
 8016604:	200133a4 	.word	0x200133a4

08016608 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8016608:	b580      	push	{r7, lr}
 801660a:	b084      	sub	sp, #16
 801660c:	af00      	add	r7, sp, #0
 801660e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8016610:	687b      	ldr	r3, [r7, #4]
 8016612:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8016616:	2b00      	cmp	r3, #0
 8016618:	d108      	bne.n	801662c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 801661a:	687b      	ldr	r3, [r7, #4]
 801661c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801661e:	4618      	mov	r0, r3
 8016620:	f000 fc64 	bl	8016eec <vPortFree>
				vPortFree( pxTCB );
 8016624:	6878      	ldr	r0, [r7, #4]
 8016626:	f000 fc61 	bl	8016eec <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 801662a:	e01b      	b.n	8016664 <prvDeleteTCB+0x5c>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 801662c:	687b      	ldr	r3, [r7, #4]
 801662e:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8016632:	2b01      	cmp	r3, #1
 8016634:	d103      	bne.n	801663e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8016636:	6878      	ldr	r0, [r7, #4]
 8016638:	f000 fc58 	bl	8016eec <vPortFree>
	}
 801663c:	e012      	b.n	8016664 <prvDeleteTCB+0x5c>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 801663e:	687b      	ldr	r3, [r7, #4]
 8016640:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8016644:	2b02      	cmp	r3, #2
 8016646:	d00d      	beq.n	8016664 <prvDeleteTCB+0x5c>
	__asm volatile
 8016648:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801664c:	b672      	cpsid	i
 801664e:	f383 8811 	msr	BASEPRI, r3
 8016652:	f3bf 8f6f 	isb	sy
 8016656:	f3bf 8f4f 	dsb	sy
 801665a:	b662      	cpsie	i
 801665c:	60fb      	str	r3, [r7, #12]
}
 801665e:	bf00      	nop
 8016660:	bf00      	nop
 8016662:	e7fd      	b.n	8016660 <prvDeleteTCB+0x58>
	}
 8016664:	bf00      	nop
 8016666:	3710      	adds	r7, #16
 8016668:	46bd      	mov	sp, r7
 801666a:	bd80      	pop	{r7, pc}

0801666c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 801666c:	b480      	push	{r7}
 801666e:	b083      	sub	sp, #12
 8016670:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8016672:	4b0c      	ldr	r3, [pc, #48]	@ (80166a4 <prvResetNextTaskUnblockTime+0x38>)
 8016674:	681b      	ldr	r3, [r3, #0]
 8016676:	681b      	ldr	r3, [r3, #0]
 8016678:	2b00      	cmp	r3, #0
 801667a:	d104      	bne.n	8016686 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 801667c:	4b0a      	ldr	r3, [pc, #40]	@ (80166a8 <prvResetNextTaskUnblockTime+0x3c>)
 801667e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8016682:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8016684:	e008      	b.n	8016698 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016686:	4b07      	ldr	r3, [pc, #28]	@ (80166a4 <prvResetNextTaskUnblockTime+0x38>)
 8016688:	681b      	ldr	r3, [r3, #0]
 801668a:	68db      	ldr	r3, [r3, #12]
 801668c:	68db      	ldr	r3, [r3, #12]
 801668e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8016690:	687b      	ldr	r3, [r7, #4]
 8016692:	685b      	ldr	r3, [r3, #4]
 8016694:	4a04      	ldr	r2, [pc, #16]	@ (80166a8 <prvResetNextTaskUnblockTime+0x3c>)
 8016696:	6013      	str	r3, [r2, #0]
}
 8016698:	bf00      	nop
 801669a:	370c      	adds	r7, #12
 801669c:	46bd      	mov	sp, r7
 801669e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80166a2:	4770      	bx	lr
 80166a4:	20013374 	.word	0x20013374
 80166a8:	200133dc 	.word	0x200133dc

080166ac <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80166ac:	b480      	push	{r7}
 80166ae:	b083      	sub	sp, #12
 80166b0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80166b2:	4b0b      	ldr	r3, [pc, #44]	@ (80166e0 <xTaskGetSchedulerState+0x34>)
 80166b4:	681b      	ldr	r3, [r3, #0]
 80166b6:	2b00      	cmp	r3, #0
 80166b8:	d102      	bne.n	80166c0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80166ba:	2301      	movs	r3, #1
 80166bc:	607b      	str	r3, [r7, #4]
 80166be:	e008      	b.n	80166d2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80166c0:	4b08      	ldr	r3, [pc, #32]	@ (80166e4 <xTaskGetSchedulerState+0x38>)
 80166c2:	681b      	ldr	r3, [r3, #0]
 80166c4:	2b00      	cmp	r3, #0
 80166c6:	d102      	bne.n	80166ce <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80166c8:	2302      	movs	r3, #2
 80166ca:	607b      	str	r3, [r7, #4]
 80166cc:	e001      	b.n	80166d2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80166ce:	2300      	movs	r3, #0
 80166d0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80166d2:	687b      	ldr	r3, [r7, #4]
	}
 80166d4:	4618      	mov	r0, r3
 80166d6:	370c      	adds	r7, #12
 80166d8:	46bd      	mov	sp, r7
 80166da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80166de:	4770      	bx	lr
 80166e0:	200133c8 	.word	0x200133c8
 80166e4:	200133e4 	.word	0x200133e4

080166e8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80166e8:	b580      	push	{r7, lr}
 80166ea:	b086      	sub	sp, #24
 80166ec:	af00      	add	r7, sp, #0
 80166ee:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80166f0:	687b      	ldr	r3, [r7, #4]
 80166f2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80166f4:	2300      	movs	r3, #0
 80166f6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80166f8:	687b      	ldr	r3, [r7, #4]
 80166fa:	2b00      	cmp	r3, #0
 80166fc:	d074      	beq.n	80167e8 <xTaskPriorityDisinherit+0x100>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80166fe:	4b3d      	ldr	r3, [pc, #244]	@ (80167f4 <xTaskPriorityDisinherit+0x10c>)
 8016700:	681b      	ldr	r3, [r3, #0]
 8016702:	693a      	ldr	r2, [r7, #16]
 8016704:	429a      	cmp	r2, r3
 8016706:	d00d      	beq.n	8016724 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 8016708:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801670c:	b672      	cpsid	i
 801670e:	f383 8811 	msr	BASEPRI, r3
 8016712:	f3bf 8f6f 	isb	sy
 8016716:	f3bf 8f4f 	dsb	sy
 801671a:	b662      	cpsie	i
 801671c:	60fb      	str	r3, [r7, #12]
}
 801671e:	bf00      	nop
 8016720:	bf00      	nop
 8016722:	e7fd      	b.n	8016720 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 8016724:	693b      	ldr	r3, [r7, #16]
 8016726:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8016728:	2b00      	cmp	r3, #0
 801672a:	d10d      	bne.n	8016748 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 801672c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016730:	b672      	cpsid	i
 8016732:	f383 8811 	msr	BASEPRI, r3
 8016736:	f3bf 8f6f 	isb	sy
 801673a:	f3bf 8f4f 	dsb	sy
 801673e:	b662      	cpsie	i
 8016740:	60bb      	str	r3, [r7, #8]
}
 8016742:	bf00      	nop
 8016744:	bf00      	nop
 8016746:	e7fd      	b.n	8016744 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 8016748:	693b      	ldr	r3, [r7, #16]
 801674a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801674c:	1e5a      	subs	r2, r3, #1
 801674e:	693b      	ldr	r3, [r7, #16]
 8016750:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8016752:	693b      	ldr	r3, [r7, #16]
 8016754:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016756:	693b      	ldr	r3, [r7, #16]
 8016758:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801675a:	429a      	cmp	r2, r3
 801675c:	d044      	beq.n	80167e8 <xTaskPriorityDisinherit+0x100>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 801675e:	693b      	ldr	r3, [r7, #16]
 8016760:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8016762:	2b00      	cmp	r3, #0
 8016764:	d140      	bne.n	80167e8 <xTaskPriorityDisinherit+0x100>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8016766:	693b      	ldr	r3, [r7, #16]
 8016768:	3304      	adds	r3, #4
 801676a:	4618      	mov	r0, r3
 801676c:	f7fe fb64 	bl	8014e38 <uxListRemove>
 8016770:	4603      	mov	r3, r0
 8016772:	2b00      	cmp	r3, #0
 8016774:	d115      	bne.n	80167a2 <xTaskPriorityDisinherit+0xba>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8016776:	693b      	ldr	r3, [r7, #16]
 8016778:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801677a:	491f      	ldr	r1, [pc, #124]	@ (80167f8 <xTaskPriorityDisinherit+0x110>)
 801677c:	4613      	mov	r3, r2
 801677e:	009b      	lsls	r3, r3, #2
 8016780:	4413      	add	r3, r2
 8016782:	009b      	lsls	r3, r3, #2
 8016784:	440b      	add	r3, r1
 8016786:	681b      	ldr	r3, [r3, #0]
 8016788:	2b00      	cmp	r3, #0
 801678a:	d10a      	bne.n	80167a2 <xTaskPriorityDisinherit+0xba>
 801678c:	693b      	ldr	r3, [r7, #16]
 801678e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016790:	2201      	movs	r2, #1
 8016792:	fa02 f303 	lsl.w	r3, r2, r3
 8016796:	43da      	mvns	r2, r3
 8016798:	4b18      	ldr	r3, [pc, #96]	@ (80167fc <xTaskPriorityDisinherit+0x114>)
 801679a:	681b      	ldr	r3, [r3, #0]
 801679c:	4013      	ands	r3, r2
 801679e:	4a17      	ldr	r2, [pc, #92]	@ (80167fc <xTaskPriorityDisinherit+0x114>)
 80167a0:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80167a2:	693b      	ldr	r3, [r7, #16]
 80167a4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80167a6:	693b      	ldr	r3, [r7, #16]
 80167a8:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80167aa:	693b      	ldr	r3, [r7, #16]
 80167ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80167ae:	f1c3 0207 	rsb	r2, r3, #7
 80167b2:	693b      	ldr	r3, [r7, #16]
 80167b4:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80167b6:	693b      	ldr	r3, [r7, #16]
 80167b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80167ba:	2201      	movs	r2, #1
 80167bc:	409a      	lsls	r2, r3
 80167be:	4b0f      	ldr	r3, [pc, #60]	@ (80167fc <xTaskPriorityDisinherit+0x114>)
 80167c0:	681b      	ldr	r3, [r3, #0]
 80167c2:	4313      	orrs	r3, r2
 80167c4:	4a0d      	ldr	r2, [pc, #52]	@ (80167fc <xTaskPriorityDisinherit+0x114>)
 80167c6:	6013      	str	r3, [r2, #0]
 80167c8:	693b      	ldr	r3, [r7, #16]
 80167ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80167cc:	4613      	mov	r3, r2
 80167ce:	009b      	lsls	r3, r3, #2
 80167d0:	4413      	add	r3, r2
 80167d2:	009b      	lsls	r3, r3, #2
 80167d4:	4a08      	ldr	r2, [pc, #32]	@ (80167f8 <xTaskPriorityDisinherit+0x110>)
 80167d6:	441a      	add	r2, r3
 80167d8:	693b      	ldr	r3, [r7, #16]
 80167da:	3304      	adds	r3, #4
 80167dc:	4619      	mov	r1, r3
 80167de:	4610      	mov	r0, r2
 80167e0:	f7fe facd 	bl	8014d7e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80167e4:	2301      	movs	r3, #1
 80167e6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80167e8:	697b      	ldr	r3, [r7, #20]
	}
 80167ea:	4618      	mov	r0, r3
 80167ec:	3718      	adds	r7, #24
 80167ee:	46bd      	mov	sp, r7
 80167f0:	bd80      	pop	{r7, pc}
 80167f2:	bf00      	nop
 80167f4:	200132bc 	.word	0x200132bc
 80167f8:	200132c0 	.word	0x200132c0
 80167fc:	200133c4 	.word	0x200133c4

08016800 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8016800:	b580      	push	{r7, lr}
 8016802:	b084      	sub	sp, #16
 8016804:	af00      	add	r7, sp, #0
 8016806:	6078      	str	r0, [r7, #4]
 8016808:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 801680a:	4b29      	ldr	r3, [pc, #164]	@ (80168b0 <prvAddCurrentTaskToDelayedList+0xb0>)
 801680c:	681b      	ldr	r3, [r3, #0]
 801680e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8016810:	4b28      	ldr	r3, [pc, #160]	@ (80168b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8016812:	681b      	ldr	r3, [r3, #0]
 8016814:	3304      	adds	r3, #4
 8016816:	4618      	mov	r0, r3
 8016818:	f7fe fb0e 	bl	8014e38 <uxListRemove>
 801681c:	4603      	mov	r3, r0
 801681e:	2b00      	cmp	r3, #0
 8016820:	d10b      	bne.n	801683a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8016822:	4b24      	ldr	r3, [pc, #144]	@ (80168b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8016824:	681b      	ldr	r3, [r3, #0]
 8016826:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016828:	2201      	movs	r2, #1
 801682a:	fa02 f303 	lsl.w	r3, r2, r3
 801682e:	43da      	mvns	r2, r3
 8016830:	4b21      	ldr	r3, [pc, #132]	@ (80168b8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8016832:	681b      	ldr	r3, [r3, #0]
 8016834:	4013      	ands	r3, r2
 8016836:	4a20      	ldr	r2, [pc, #128]	@ (80168b8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8016838:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 801683a:	687b      	ldr	r3, [r7, #4]
 801683c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8016840:	d10a      	bne.n	8016858 <prvAddCurrentTaskToDelayedList+0x58>
 8016842:	683b      	ldr	r3, [r7, #0]
 8016844:	2b00      	cmp	r3, #0
 8016846:	d007      	beq.n	8016858 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8016848:	4b1a      	ldr	r3, [pc, #104]	@ (80168b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 801684a:	681b      	ldr	r3, [r3, #0]
 801684c:	3304      	adds	r3, #4
 801684e:	4619      	mov	r1, r3
 8016850:	481a      	ldr	r0, [pc, #104]	@ (80168bc <prvAddCurrentTaskToDelayedList+0xbc>)
 8016852:	f7fe fa94 	bl	8014d7e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8016856:	e026      	b.n	80168a6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8016858:	68fa      	ldr	r2, [r7, #12]
 801685a:	687b      	ldr	r3, [r7, #4]
 801685c:	4413      	add	r3, r2
 801685e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8016860:	4b14      	ldr	r3, [pc, #80]	@ (80168b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8016862:	681b      	ldr	r3, [r3, #0]
 8016864:	68ba      	ldr	r2, [r7, #8]
 8016866:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8016868:	68ba      	ldr	r2, [r7, #8]
 801686a:	68fb      	ldr	r3, [r7, #12]
 801686c:	429a      	cmp	r2, r3
 801686e:	d209      	bcs.n	8016884 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8016870:	4b13      	ldr	r3, [pc, #76]	@ (80168c0 <prvAddCurrentTaskToDelayedList+0xc0>)
 8016872:	681a      	ldr	r2, [r3, #0]
 8016874:	4b0f      	ldr	r3, [pc, #60]	@ (80168b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8016876:	681b      	ldr	r3, [r3, #0]
 8016878:	3304      	adds	r3, #4
 801687a:	4619      	mov	r1, r3
 801687c:	4610      	mov	r0, r2
 801687e:	f7fe faa2 	bl	8014dc6 <vListInsert>
}
 8016882:	e010      	b.n	80168a6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8016884:	4b0f      	ldr	r3, [pc, #60]	@ (80168c4 <prvAddCurrentTaskToDelayedList+0xc4>)
 8016886:	681a      	ldr	r2, [r3, #0]
 8016888:	4b0a      	ldr	r3, [pc, #40]	@ (80168b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 801688a:	681b      	ldr	r3, [r3, #0]
 801688c:	3304      	adds	r3, #4
 801688e:	4619      	mov	r1, r3
 8016890:	4610      	mov	r0, r2
 8016892:	f7fe fa98 	bl	8014dc6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8016896:	4b0c      	ldr	r3, [pc, #48]	@ (80168c8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8016898:	681b      	ldr	r3, [r3, #0]
 801689a:	68ba      	ldr	r2, [r7, #8]
 801689c:	429a      	cmp	r2, r3
 801689e:	d202      	bcs.n	80168a6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80168a0:	4a09      	ldr	r2, [pc, #36]	@ (80168c8 <prvAddCurrentTaskToDelayedList+0xc8>)
 80168a2:	68bb      	ldr	r3, [r7, #8]
 80168a4:	6013      	str	r3, [r2, #0]
}
 80168a6:	bf00      	nop
 80168a8:	3710      	adds	r7, #16
 80168aa:	46bd      	mov	sp, r7
 80168ac:	bd80      	pop	{r7, pc}
 80168ae:	bf00      	nop
 80168b0:	200133c0 	.word	0x200133c0
 80168b4:	200132bc 	.word	0x200132bc
 80168b8:	200133c4 	.word	0x200133c4
 80168bc:	200133a8 	.word	0x200133a8
 80168c0:	20013378 	.word	0x20013378
 80168c4:	20013374 	.word	0x20013374
 80168c8:	200133dc 	.word	0x200133dc

080168cc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80168cc:	b480      	push	{r7}
 80168ce:	b085      	sub	sp, #20
 80168d0:	af00      	add	r7, sp, #0
 80168d2:	60f8      	str	r0, [r7, #12]
 80168d4:	60b9      	str	r1, [r7, #8]
 80168d6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80168d8:	68fb      	ldr	r3, [r7, #12]
 80168da:	3b04      	subs	r3, #4
 80168dc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80168de:	68fb      	ldr	r3, [r7, #12]
 80168e0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80168e4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80168e6:	68fb      	ldr	r3, [r7, #12]
 80168e8:	3b04      	subs	r3, #4
 80168ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80168ec:	68bb      	ldr	r3, [r7, #8]
 80168ee:	f023 0201 	bic.w	r2, r3, #1
 80168f2:	68fb      	ldr	r3, [r7, #12]
 80168f4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80168f6:	68fb      	ldr	r3, [r7, #12]
 80168f8:	3b04      	subs	r3, #4
 80168fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80168fc:	4a0c      	ldr	r2, [pc, #48]	@ (8016930 <pxPortInitialiseStack+0x64>)
 80168fe:	68fb      	ldr	r3, [r7, #12]
 8016900:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8016902:	68fb      	ldr	r3, [r7, #12]
 8016904:	3b14      	subs	r3, #20
 8016906:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8016908:	687a      	ldr	r2, [r7, #4]
 801690a:	68fb      	ldr	r3, [r7, #12]
 801690c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 801690e:	68fb      	ldr	r3, [r7, #12]
 8016910:	3b04      	subs	r3, #4
 8016912:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8016914:	68fb      	ldr	r3, [r7, #12]
 8016916:	f06f 0202 	mvn.w	r2, #2
 801691a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 801691c:	68fb      	ldr	r3, [r7, #12]
 801691e:	3b20      	subs	r3, #32
 8016920:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8016922:	68fb      	ldr	r3, [r7, #12]
}
 8016924:	4618      	mov	r0, r3
 8016926:	3714      	adds	r7, #20
 8016928:	46bd      	mov	sp, r7
 801692a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801692e:	4770      	bx	lr
 8016930:	08016935 	.word	0x08016935

08016934 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8016934:	b480      	push	{r7}
 8016936:	b085      	sub	sp, #20
 8016938:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 801693a:	2300      	movs	r3, #0
 801693c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801693e:	4b15      	ldr	r3, [pc, #84]	@ (8016994 <prvTaskExitError+0x60>)
 8016940:	681b      	ldr	r3, [r3, #0]
 8016942:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8016946:	d00d      	beq.n	8016964 <prvTaskExitError+0x30>
	__asm volatile
 8016948:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801694c:	b672      	cpsid	i
 801694e:	f383 8811 	msr	BASEPRI, r3
 8016952:	f3bf 8f6f 	isb	sy
 8016956:	f3bf 8f4f 	dsb	sy
 801695a:	b662      	cpsie	i
 801695c:	60fb      	str	r3, [r7, #12]
}
 801695e:	bf00      	nop
 8016960:	bf00      	nop
 8016962:	e7fd      	b.n	8016960 <prvTaskExitError+0x2c>
	__asm volatile
 8016964:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016968:	b672      	cpsid	i
 801696a:	f383 8811 	msr	BASEPRI, r3
 801696e:	f3bf 8f6f 	isb	sy
 8016972:	f3bf 8f4f 	dsb	sy
 8016976:	b662      	cpsie	i
 8016978:	60bb      	str	r3, [r7, #8]
}
 801697a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 801697c:	bf00      	nop
 801697e:	687b      	ldr	r3, [r7, #4]
 8016980:	2b00      	cmp	r3, #0
 8016982:	d0fc      	beq.n	801697e <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8016984:	bf00      	nop
 8016986:	bf00      	nop
 8016988:	3714      	adds	r7, #20
 801698a:	46bd      	mov	sp, r7
 801698c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016990:	4770      	bx	lr
 8016992:	bf00      	nop
 8016994:	20012060 	.word	0x20012060
	...

080169a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80169a0:	4b07      	ldr	r3, [pc, #28]	@ (80169c0 <pxCurrentTCBConst2>)
 80169a2:	6819      	ldr	r1, [r3, #0]
 80169a4:	6808      	ldr	r0, [r1, #0]
 80169a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80169aa:	f380 8809 	msr	PSP, r0
 80169ae:	f3bf 8f6f 	isb	sy
 80169b2:	f04f 0000 	mov.w	r0, #0
 80169b6:	f380 8811 	msr	BASEPRI, r0
 80169ba:	4770      	bx	lr
 80169bc:	f3af 8000 	nop.w

080169c0 <pxCurrentTCBConst2>:
 80169c0:	200132bc 	.word	0x200132bc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80169c4:	bf00      	nop
 80169c6:	bf00      	nop

080169c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80169c8:	4808      	ldr	r0, [pc, #32]	@ (80169ec <prvPortStartFirstTask+0x24>)
 80169ca:	6800      	ldr	r0, [r0, #0]
 80169cc:	6800      	ldr	r0, [r0, #0]
 80169ce:	f380 8808 	msr	MSP, r0
 80169d2:	f04f 0000 	mov.w	r0, #0
 80169d6:	f380 8814 	msr	CONTROL, r0
 80169da:	b662      	cpsie	i
 80169dc:	b661      	cpsie	f
 80169de:	f3bf 8f4f 	dsb	sy
 80169e2:	f3bf 8f6f 	isb	sy
 80169e6:	df00      	svc	0
 80169e8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80169ea:	bf00      	nop
 80169ec:	e000ed08 	.word	0xe000ed08

080169f0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80169f0:	b580      	push	{r7, lr}
 80169f2:	b084      	sub	sp, #16
 80169f4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80169f6:	4b37      	ldr	r3, [pc, #220]	@ (8016ad4 <xPortStartScheduler+0xe4>)
 80169f8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80169fa:	68fb      	ldr	r3, [r7, #12]
 80169fc:	781b      	ldrb	r3, [r3, #0]
 80169fe:	b2db      	uxtb	r3, r3
 8016a00:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8016a02:	68fb      	ldr	r3, [r7, #12]
 8016a04:	22ff      	movs	r2, #255	@ 0xff
 8016a06:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8016a08:	68fb      	ldr	r3, [r7, #12]
 8016a0a:	781b      	ldrb	r3, [r3, #0]
 8016a0c:	b2db      	uxtb	r3, r3
 8016a0e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8016a10:	78fb      	ldrb	r3, [r7, #3]
 8016a12:	b2db      	uxtb	r3, r3
 8016a14:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8016a18:	b2da      	uxtb	r2, r3
 8016a1a:	4b2f      	ldr	r3, [pc, #188]	@ (8016ad8 <xPortStartScheduler+0xe8>)
 8016a1c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8016a1e:	4b2f      	ldr	r3, [pc, #188]	@ (8016adc <xPortStartScheduler+0xec>)
 8016a20:	2207      	movs	r2, #7
 8016a22:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8016a24:	e009      	b.n	8016a3a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8016a26:	4b2d      	ldr	r3, [pc, #180]	@ (8016adc <xPortStartScheduler+0xec>)
 8016a28:	681b      	ldr	r3, [r3, #0]
 8016a2a:	3b01      	subs	r3, #1
 8016a2c:	4a2b      	ldr	r2, [pc, #172]	@ (8016adc <xPortStartScheduler+0xec>)
 8016a2e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8016a30:	78fb      	ldrb	r3, [r7, #3]
 8016a32:	b2db      	uxtb	r3, r3
 8016a34:	005b      	lsls	r3, r3, #1
 8016a36:	b2db      	uxtb	r3, r3
 8016a38:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8016a3a:	78fb      	ldrb	r3, [r7, #3]
 8016a3c:	b2db      	uxtb	r3, r3
 8016a3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8016a42:	2b80      	cmp	r3, #128	@ 0x80
 8016a44:	d0ef      	beq.n	8016a26 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8016a46:	4b25      	ldr	r3, [pc, #148]	@ (8016adc <xPortStartScheduler+0xec>)
 8016a48:	681b      	ldr	r3, [r3, #0]
 8016a4a:	f1c3 0307 	rsb	r3, r3, #7
 8016a4e:	2b04      	cmp	r3, #4
 8016a50:	d00d      	beq.n	8016a6e <xPortStartScheduler+0x7e>
	__asm volatile
 8016a52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016a56:	b672      	cpsid	i
 8016a58:	f383 8811 	msr	BASEPRI, r3
 8016a5c:	f3bf 8f6f 	isb	sy
 8016a60:	f3bf 8f4f 	dsb	sy
 8016a64:	b662      	cpsie	i
 8016a66:	60bb      	str	r3, [r7, #8]
}
 8016a68:	bf00      	nop
 8016a6a:	bf00      	nop
 8016a6c:	e7fd      	b.n	8016a6a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8016a6e:	4b1b      	ldr	r3, [pc, #108]	@ (8016adc <xPortStartScheduler+0xec>)
 8016a70:	681b      	ldr	r3, [r3, #0]
 8016a72:	021b      	lsls	r3, r3, #8
 8016a74:	4a19      	ldr	r2, [pc, #100]	@ (8016adc <xPortStartScheduler+0xec>)
 8016a76:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8016a78:	4b18      	ldr	r3, [pc, #96]	@ (8016adc <xPortStartScheduler+0xec>)
 8016a7a:	681b      	ldr	r3, [r3, #0]
 8016a7c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8016a80:	4a16      	ldr	r2, [pc, #88]	@ (8016adc <xPortStartScheduler+0xec>)
 8016a82:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8016a84:	687b      	ldr	r3, [r7, #4]
 8016a86:	b2da      	uxtb	r2, r3
 8016a88:	68fb      	ldr	r3, [r7, #12]
 8016a8a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8016a8c:	4b14      	ldr	r3, [pc, #80]	@ (8016ae0 <xPortStartScheduler+0xf0>)
 8016a8e:	681b      	ldr	r3, [r3, #0]
 8016a90:	4a13      	ldr	r2, [pc, #76]	@ (8016ae0 <xPortStartScheduler+0xf0>)
 8016a92:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8016a96:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8016a98:	4b11      	ldr	r3, [pc, #68]	@ (8016ae0 <xPortStartScheduler+0xf0>)
 8016a9a:	681b      	ldr	r3, [r3, #0]
 8016a9c:	4a10      	ldr	r2, [pc, #64]	@ (8016ae0 <xPortStartScheduler+0xf0>)
 8016a9e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8016aa2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8016aa4:	f000 f8dc 	bl	8016c60 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8016aa8:	4b0e      	ldr	r3, [pc, #56]	@ (8016ae4 <xPortStartScheduler+0xf4>)
 8016aaa:	2200      	movs	r2, #0
 8016aac:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8016aae:	f000 f8fb 	bl	8016ca8 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8016ab2:	4b0d      	ldr	r3, [pc, #52]	@ (8016ae8 <xPortStartScheduler+0xf8>)
 8016ab4:	681b      	ldr	r3, [r3, #0]
 8016ab6:	4a0c      	ldr	r2, [pc, #48]	@ (8016ae8 <xPortStartScheduler+0xf8>)
 8016ab8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8016abc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8016abe:	f7ff ff83 	bl	80169c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8016ac2:	f7ff fb7d 	bl	80161c0 <vTaskSwitchContext>
	prvTaskExitError();
 8016ac6:	f7ff ff35 	bl	8016934 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8016aca:	2300      	movs	r3, #0
}
 8016acc:	4618      	mov	r0, r3
 8016ace:	3710      	adds	r7, #16
 8016ad0:	46bd      	mov	sp, r7
 8016ad2:	bd80      	pop	{r7, pc}
 8016ad4:	e000e400 	.word	0xe000e400
 8016ad8:	200133e8 	.word	0x200133e8
 8016adc:	200133ec 	.word	0x200133ec
 8016ae0:	e000ed20 	.word	0xe000ed20
 8016ae4:	20012060 	.word	0x20012060
 8016ae8:	e000ef34 	.word	0xe000ef34

08016aec <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8016aec:	b480      	push	{r7}
 8016aee:	b083      	sub	sp, #12
 8016af0:	af00      	add	r7, sp, #0
	__asm volatile
 8016af2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016af6:	b672      	cpsid	i
 8016af8:	f383 8811 	msr	BASEPRI, r3
 8016afc:	f3bf 8f6f 	isb	sy
 8016b00:	f3bf 8f4f 	dsb	sy
 8016b04:	b662      	cpsie	i
 8016b06:	607b      	str	r3, [r7, #4]
}
 8016b08:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8016b0a:	4b11      	ldr	r3, [pc, #68]	@ (8016b50 <vPortEnterCritical+0x64>)
 8016b0c:	681b      	ldr	r3, [r3, #0]
 8016b0e:	3301      	adds	r3, #1
 8016b10:	4a0f      	ldr	r2, [pc, #60]	@ (8016b50 <vPortEnterCritical+0x64>)
 8016b12:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8016b14:	4b0e      	ldr	r3, [pc, #56]	@ (8016b50 <vPortEnterCritical+0x64>)
 8016b16:	681b      	ldr	r3, [r3, #0]
 8016b18:	2b01      	cmp	r3, #1
 8016b1a:	d112      	bne.n	8016b42 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8016b1c:	4b0d      	ldr	r3, [pc, #52]	@ (8016b54 <vPortEnterCritical+0x68>)
 8016b1e:	681b      	ldr	r3, [r3, #0]
 8016b20:	b2db      	uxtb	r3, r3
 8016b22:	2b00      	cmp	r3, #0
 8016b24:	d00d      	beq.n	8016b42 <vPortEnterCritical+0x56>
	__asm volatile
 8016b26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016b2a:	b672      	cpsid	i
 8016b2c:	f383 8811 	msr	BASEPRI, r3
 8016b30:	f3bf 8f6f 	isb	sy
 8016b34:	f3bf 8f4f 	dsb	sy
 8016b38:	b662      	cpsie	i
 8016b3a:	603b      	str	r3, [r7, #0]
}
 8016b3c:	bf00      	nop
 8016b3e:	bf00      	nop
 8016b40:	e7fd      	b.n	8016b3e <vPortEnterCritical+0x52>
	}
}
 8016b42:	bf00      	nop
 8016b44:	370c      	adds	r7, #12
 8016b46:	46bd      	mov	sp, r7
 8016b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016b4c:	4770      	bx	lr
 8016b4e:	bf00      	nop
 8016b50:	20012060 	.word	0x20012060
 8016b54:	e000ed04 	.word	0xe000ed04

08016b58 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8016b58:	b480      	push	{r7}
 8016b5a:	b083      	sub	sp, #12
 8016b5c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8016b5e:	4b13      	ldr	r3, [pc, #76]	@ (8016bac <vPortExitCritical+0x54>)
 8016b60:	681b      	ldr	r3, [r3, #0]
 8016b62:	2b00      	cmp	r3, #0
 8016b64:	d10d      	bne.n	8016b82 <vPortExitCritical+0x2a>
	__asm volatile
 8016b66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016b6a:	b672      	cpsid	i
 8016b6c:	f383 8811 	msr	BASEPRI, r3
 8016b70:	f3bf 8f6f 	isb	sy
 8016b74:	f3bf 8f4f 	dsb	sy
 8016b78:	b662      	cpsie	i
 8016b7a:	607b      	str	r3, [r7, #4]
}
 8016b7c:	bf00      	nop
 8016b7e:	bf00      	nop
 8016b80:	e7fd      	b.n	8016b7e <vPortExitCritical+0x26>
	uxCriticalNesting--;
 8016b82:	4b0a      	ldr	r3, [pc, #40]	@ (8016bac <vPortExitCritical+0x54>)
 8016b84:	681b      	ldr	r3, [r3, #0]
 8016b86:	3b01      	subs	r3, #1
 8016b88:	4a08      	ldr	r2, [pc, #32]	@ (8016bac <vPortExitCritical+0x54>)
 8016b8a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8016b8c:	4b07      	ldr	r3, [pc, #28]	@ (8016bac <vPortExitCritical+0x54>)
 8016b8e:	681b      	ldr	r3, [r3, #0]
 8016b90:	2b00      	cmp	r3, #0
 8016b92:	d105      	bne.n	8016ba0 <vPortExitCritical+0x48>
 8016b94:	2300      	movs	r3, #0
 8016b96:	603b      	str	r3, [r7, #0]
	__asm volatile
 8016b98:	683b      	ldr	r3, [r7, #0]
 8016b9a:	f383 8811 	msr	BASEPRI, r3
}
 8016b9e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8016ba0:	bf00      	nop
 8016ba2:	370c      	adds	r7, #12
 8016ba4:	46bd      	mov	sp, r7
 8016ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016baa:	4770      	bx	lr
 8016bac:	20012060 	.word	0x20012060

08016bb0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8016bb0:	f3ef 8009 	mrs	r0, PSP
 8016bb4:	f3bf 8f6f 	isb	sy
 8016bb8:	4b15      	ldr	r3, [pc, #84]	@ (8016c10 <pxCurrentTCBConst>)
 8016bba:	681a      	ldr	r2, [r3, #0]
 8016bbc:	f01e 0f10 	tst.w	lr, #16
 8016bc0:	bf08      	it	eq
 8016bc2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8016bc6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016bca:	6010      	str	r0, [r2, #0]
 8016bcc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8016bd0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8016bd4:	b672      	cpsid	i
 8016bd6:	f380 8811 	msr	BASEPRI, r0
 8016bda:	f3bf 8f4f 	dsb	sy
 8016bde:	f3bf 8f6f 	isb	sy
 8016be2:	b662      	cpsie	i
 8016be4:	f7ff faec 	bl	80161c0 <vTaskSwitchContext>
 8016be8:	f04f 0000 	mov.w	r0, #0
 8016bec:	f380 8811 	msr	BASEPRI, r0
 8016bf0:	bc09      	pop	{r0, r3}
 8016bf2:	6819      	ldr	r1, [r3, #0]
 8016bf4:	6808      	ldr	r0, [r1, #0]
 8016bf6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016bfa:	f01e 0f10 	tst.w	lr, #16
 8016bfe:	bf08      	it	eq
 8016c00:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8016c04:	f380 8809 	msr	PSP, r0
 8016c08:	f3bf 8f6f 	isb	sy
 8016c0c:	4770      	bx	lr
 8016c0e:	bf00      	nop

08016c10 <pxCurrentTCBConst>:
 8016c10:	200132bc 	.word	0x200132bc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8016c14:	bf00      	nop
 8016c16:	bf00      	nop

08016c18 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8016c18:	b580      	push	{r7, lr}
 8016c1a:	b082      	sub	sp, #8
 8016c1c:	af00      	add	r7, sp, #0
	__asm volatile
 8016c1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016c22:	b672      	cpsid	i
 8016c24:	f383 8811 	msr	BASEPRI, r3
 8016c28:	f3bf 8f6f 	isb	sy
 8016c2c:	f3bf 8f4f 	dsb	sy
 8016c30:	b662      	cpsie	i
 8016c32:	607b      	str	r3, [r7, #4]
}
 8016c34:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8016c36:	f7ff fa07 	bl	8016048 <xTaskIncrementTick>
 8016c3a:	4603      	mov	r3, r0
 8016c3c:	2b00      	cmp	r3, #0
 8016c3e:	d003      	beq.n	8016c48 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8016c40:	4b06      	ldr	r3, [pc, #24]	@ (8016c5c <SysTick_Handler+0x44>)
 8016c42:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016c46:	601a      	str	r2, [r3, #0]
 8016c48:	2300      	movs	r3, #0
 8016c4a:	603b      	str	r3, [r7, #0]
	__asm volatile
 8016c4c:	683b      	ldr	r3, [r7, #0]
 8016c4e:	f383 8811 	msr	BASEPRI, r3
}
 8016c52:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8016c54:	bf00      	nop
 8016c56:	3708      	adds	r7, #8
 8016c58:	46bd      	mov	sp, r7
 8016c5a:	bd80      	pop	{r7, pc}
 8016c5c:	e000ed04 	.word	0xe000ed04

08016c60 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8016c60:	b480      	push	{r7}
 8016c62:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8016c64:	4b0b      	ldr	r3, [pc, #44]	@ (8016c94 <vPortSetupTimerInterrupt+0x34>)
 8016c66:	2200      	movs	r2, #0
 8016c68:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8016c6a:	4b0b      	ldr	r3, [pc, #44]	@ (8016c98 <vPortSetupTimerInterrupt+0x38>)
 8016c6c:	2200      	movs	r2, #0
 8016c6e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8016c70:	4b0a      	ldr	r3, [pc, #40]	@ (8016c9c <vPortSetupTimerInterrupt+0x3c>)
 8016c72:	681b      	ldr	r3, [r3, #0]
 8016c74:	4a0a      	ldr	r2, [pc, #40]	@ (8016ca0 <vPortSetupTimerInterrupt+0x40>)
 8016c76:	fba2 2303 	umull	r2, r3, r2, r3
 8016c7a:	099b      	lsrs	r3, r3, #6
 8016c7c:	4a09      	ldr	r2, [pc, #36]	@ (8016ca4 <vPortSetupTimerInterrupt+0x44>)
 8016c7e:	3b01      	subs	r3, #1
 8016c80:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8016c82:	4b04      	ldr	r3, [pc, #16]	@ (8016c94 <vPortSetupTimerInterrupt+0x34>)
 8016c84:	2207      	movs	r2, #7
 8016c86:	601a      	str	r2, [r3, #0]
}
 8016c88:	bf00      	nop
 8016c8a:	46bd      	mov	sp, r7
 8016c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016c90:	4770      	bx	lr
 8016c92:	bf00      	nop
 8016c94:	e000e010 	.word	0xe000e010
 8016c98:	e000e018 	.word	0xe000e018
 8016c9c:	20012000 	.word	0x20012000
 8016ca0:	10624dd3 	.word	0x10624dd3
 8016ca4:	e000e014 	.word	0xe000e014

08016ca8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8016ca8:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8016cb8 <vPortEnableVFP+0x10>
 8016cac:	6801      	ldr	r1, [r0, #0]
 8016cae:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8016cb2:	6001      	str	r1, [r0, #0]
 8016cb4:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8016cb6:	bf00      	nop
 8016cb8:	e000ed88 	.word	0xe000ed88

08016cbc <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8016cbc:	b480      	push	{r7}
 8016cbe:	b085      	sub	sp, #20
 8016cc0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8016cc2:	f3ef 8305 	mrs	r3, IPSR
 8016cc6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8016cc8:	68fb      	ldr	r3, [r7, #12]
 8016cca:	2b0f      	cmp	r3, #15
 8016ccc:	d917      	bls.n	8016cfe <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8016cce:	4a1a      	ldr	r2, [pc, #104]	@ (8016d38 <vPortValidateInterruptPriority+0x7c>)
 8016cd0:	68fb      	ldr	r3, [r7, #12]
 8016cd2:	4413      	add	r3, r2
 8016cd4:	781b      	ldrb	r3, [r3, #0]
 8016cd6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8016cd8:	4b18      	ldr	r3, [pc, #96]	@ (8016d3c <vPortValidateInterruptPriority+0x80>)
 8016cda:	781b      	ldrb	r3, [r3, #0]
 8016cdc:	7afa      	ldrb	r2, [r7, #11]
 8016cde:	429a      	cmp	r2, r3
 8016ce0:	d20d      	bcs.n	8016cfe <vPortValidateInterruptPriority+0x42>
	__asm volatile
 8016ce2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016ce6:	b672      	cpsid	i
 8016ce8:	f383 8811 	msr	BASEPRI, r3
 8016cec:	f3bf 8f6f 	isb	sy
 8016cf0:	f3bf 8f4f 	dsb	sy
 8016cf4:	b662      	cpsie	i
 8016cf6:	607b      	str	r3, [r7, #4]
}
 8016cf8:	bf00      	nop
 8016cfa:	bf00      	nop
 8016cfc:	e7fd      	b.n	8016cfa <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8016cfe:	4b10      	ldr	r3, [pc, #64]	@ (8016d40 <vPortValidateInterruptPriority+0x84>)
 8016d00:	681b      	ldr	r3, [r3, #0]
 8016d02:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8016d06:	4b0f      	ldr	r3, [pc, #60]	@ (8016d44 <vPortValidateInterruptPriority+0x88>)
 8016d08:	681b      	ldr	r3, [r3, #0]
 8016d0a:	429a      	cmp	r2, r3
 8016d0c:	d90d      	bls.n	8016d2a <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 8016d0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016d12:	b672      	cpsid	i
 8016d14:	f383 8811 	msr	BASEPRI, r3
 8016d18:	f3bf 8f6f 	isb	sy
 8016d1c:	f3bf 8f4f 	dsb	sy
 8016d20:	b662      	cpsie	i
 8016d22:	603b      	str	r3, [r7, #0]
}
 8016d24:	bf00      	nop
 8016d26:	bf00      	nop
 8016d28:	e7fd      	b.n	8016d26 <vPortValidateInterruptPriority+0x6a>
	}
 8016d2a:	bf00      	nop
 8016d2c:	3714      	adds	r7, #20
 8016d2e:	46bd      	mov	sp, r7
 8016d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016d34:	4770      	bx	lr
 8016d36:	bf00      	nop
 8016d38:	e000e3f0 	.word	0xe000e3f0
 8016d3c:	200133e8 	.word	0x200133e8
 8016d40:	e000ed0c 	.word	0xe000ed0c
 8016d44:	200133ec 	.word	0x200133ec

08016d48 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8016d48:	b580      	push	{r7, lr}
 8016d4a:	b08a      	sub	sp, #40	@ 0x28
 8016d4c:	af00      	add	r7, sp, #0
 8016d4e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8016d50:	2300      	movs	r3, #0
 8016d52:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8016d54:	f7ff f8a8 	bl	8015ea8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8016d58:	4b5f      	ldr	r3, [pc, #380]	@ (8016ed8 <pvPortMalloc+0x190>)
 8016d5a:	681b      	ldr	r3, [r3, #0]
 8016d5c:	2b00      	cmp	r3, #0
 8016d5e:	d101      	bne.n	8016d64 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8016d60:	f000 f924 	bl	8016fac <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8016d64:	4b5d      	ldr	r3, [pc, #372]	@ (8016edc <pvPortMalloc+0x194>)
 8016d66:	681a      	ldr	r2, [r3, #0]
 8016d68:	687b      	ldr	r3, [r7, #4]
 8016d6a:	4013      	ands	r3, r2
 8016d6c:	2b00      	cmp	r3, #0
 8016d6e:	f040 8094 	bne.w	8016e9a <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8016d72:	687b      	ldr	r3, [r7, #4]
 8016d74:	2b00      	cmp	r3, #0
 8016d76:	d020      	beq.n	8016dba <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 8016d78:	2208      	movs	r2, #8
 8016d7a:	687b      	ldr	r3, [r7, #4]
 8016d7c:	4413      	add	r3, r2
 8016d7e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8016d80:	687b      	ldr	r3, [r7, #4]
 8016d82:	f003 0307 	and.w	r3, r3, #7
 8016d86:	2b00      	cmp	r3, #0
 8016d88:	d017      	beq.n	8016dba <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8016d8a:	687b      	ldr	r3, [r7, #4]
 8016d8c:	f023 0307 	bic.w	r3, r3, #7
 8016d90:	3308      	adds	r3, #8
 8016d92:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8016d94:	687b      	ldr	r3, [r7, #4]
 8016d96:	f003 0307 	and.w	r3, r3, #7
 8016d9a:	2b00      	cmp	r3, #0
 8016d9c:	d00d      	beq.n	8016dba <pvPortMalloc+0x72>
	__asm volatile
 8016d9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016da2:	b672      	cpsid	i
 8016da4:	f383 8811 	msr	BASEPRI, r3
 8016da8:	f3bf 8f6f 	isb	sy
 8016dac:	f3bf 8f4f 	dsb	sy
 8016db0:	b662      	cpsie	i
 8016db2:	617b      	str	r3, [r7, #20]
}
 8016db4:	bf00      	nop
 8016db6:	bf00      	nop
 8016db8:	e7fd      	b.n	8016db6 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8016dba:	687b      	ldr	r3, [r7, #4]
 8016dbc:	2b00      	cmp	r3, #0
 8016dbe:	d06c      	beq.n	8016e9a <pvPortMalloc+0x152>
 8016dc0:	4b47      	ldr	r3, [pc, #284]	@ (8016ee0 <pvPortMalloc+0x198>)
 8016dc2:	681b      	ldr	r3, [r3, #0]
 8016dc4:	687a      	ldr	r2, [r7, #4]
 8016dc6:	429a      	cmp	r2, r3
 8016dc8:	d867      	bhi.n	8016e9a <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8016dca:	4b46      	ldr	r3, [pc, #280]	@ (8016ee4 <pvPortMalloc+0x19c>)
 8016dcc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8016dce:	4b45      	ldr	r3, [pc, #276]	@ (8016ee4 <pvPortMalloc+0x19c>)
 8016dd0:	681b      	ldr	r3, [r3, #0]
 8016dd2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8016dd4:	e004      	b.n	8016de0 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 8016dd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016dd8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8016dda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016ddc:	681b      	ldr	r3, [r3, #0]
 8016dde:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8016de0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016de2:	685b      	ldr	r3, [r3, #4]
 8016de4:	687a      	ldr	r2, [r7, #4]
 8016de6:	429a      	cmp	r2, r3
 8016de8:	d903      	bls.n	8016df2 <pvPortMalloc+0xaa>
 8016dea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016dec:	681b      	ldr	r3, [r3, #0]
 8016dee:	2b00      	cmp	r3, #0
 8016df0:	d1f1      	bne.n	8016dd6 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8016df2:	4b39      	ldr	r3, [pc, #228]	@ (8016ed8 <pvPortMalloc+0x190>)
 8016df4:	681b      	ldr	r3, [r3, #0]
 8016df6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016df8:	429a      	cmp	r2, r3
 8016dfa:	d04e      	beq.n	8016e9a <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8016dfc:	6a3b      	ldr	r3, [r7, #32]
 8016dfe:	681b      	ldr	r3, [r3, #0]
 8016e00:	2208      	movs	r2, #8
 8016e02:	4413      	add	r3, r2
 8016e04:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8016e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016e08:	681a      	ldr	r2, [r3, #0]
 8016e0a:	6a3b      	ldr	r3, [r7, #32]
 8016e0c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8016e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016e10:	685a      	ldr	r2, [r3, #4]
 8016e12:	687b      	ldr	r3, [r7, #4]
 8016e14:	1ad2      	subs	r2, r2, r3
 8016e16:	2308      	movs	r3, #8
 8016e18:	005b      	lsls	r3, r3, #1
 8016e1a:	429a      	cmp	r2, r3
 8016e1c:	d922      	bls.n	8016e64 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8016e1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016e20:	687b      	ldr	r3, [r7, #4]
 8016e22:	4413      	add	r3, r2
 8016e24:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8016e26:	69bb      	ldr	r3, [r7, #24]
 8016e28:	f003 0307 	and.w	r3, r3, #7
 8016e2c:	2b00      	cmp	r3, #0
 8016e2e:	d00d      	beq.n	8016e4c <pvPortMalloc+0x104>
	__asm volatile
 8016e30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016e34:	b672      	cpsid	i
 8016e36:	f383 8811 	msr	BASEPRI, r3
 8016e3a:	f3bf 8f6f 	isb	sy
 8016e3e:	f3bf 8f4f 	dsb	sy
 8016e42:	b662      	cpsie	i
 8016e44:	613b      	str	r3, [r7, #16]
}
 8016e46:	bf00      	nop
 8016e48:	bf00      	nop
 8016e4a:	e7fd      	b.n	8016e48 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8016e4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016e4e:	685a      	ldr	r2, [r3, #4]
 8016e50:	687b      	ldr	r3, [r7, #4]
 8016e52:	1ad2      	subs	r2, r2, r3
 8016e54:	69bb      	ldr	r3, [r7, #24]
 8016e56:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8016e58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016e5a:	687a      	ldr	r2, [r7, #4]
 8016e5c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8016e5e:	69b8      	ldr	r0, [r7, #24]
 8016e60:	f000 f906 	bl	8017070 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8016e64:	4b1e      	ldr	r3, [pc, #120]	@ (8016ee0 <pvPortMalloc+0x198>)
 8016e66:	681a      	ldr	r2, [r3, #0]
 8016e68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016e6a:	685b      	ldr	r3, [r3, #4]
 8016e6c:	1ad3      	subs	r3, r2, r3
 8016e6e:	4a1c      	ldr	r2, [pc, #112]	@ (8016ee0 <pvPortMalloc+0x198>)
 8016e70:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8016e72:	4b1b      	ldr	r3, [pc, #108]	@ (8016ee0 <pvPortMalloc+0x198>)
 8016e74:	681a      	ldr	r2, [r3, #0]
 8016e76:	4b1c      	ldr	r3, [pc, #112]	@ (8016ee8 <pvPortMalloc+0x1a0>)
 8016e78:	681b      	ldr	r3, [r3, #0]
 8016e7a:	429a      	cmp	r2, r3
 8016e7c:	d203      	bcs.n	8016e86 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8016e7e:	4b18      	ldr	r3, [pc, #96]	@ (8016ee0 <pvPortMalloc+0x198>)
 8016e80:	681b      	ldr	r3, [r3, #0]
 8016e82:	4a19      	ldr	r2, [pc, #100]	@ (8016ee8 <pvPortMalloc+0x1a0>)
 8016e84:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8016e86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016e88:	685a      	ldr	r2, [r3, #4]
 8016e8a:	4b14      	ldr	r3, [pc, #80]	@ (8016edc <pvPortMalloc+0x194>)
 8016e8c:	681b      	ldr	r3, [r3, #0]
 8016e8e:	431a      	orrs	r2, r3
 8016e90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016e92:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8016e94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016e96:	2200      	movs	r2, #0
 8016e98:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8016e9a:	f7ff f813 	bl	8015ec4 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 8016e9e:	69fb      	ldr	r3, [r7, #28]
 8016ea0:	2b00      	cmp	r3, #0
 8016ea2:	d101      	bne.n	8016ea8 <pvPortMalloc+0x160>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 8016ea4:	f7e9 fb5c 	bl	8000560 <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8016ea8:	69fb      	ldr	r3, [r7, #28]
 8016eaa:	f003 0307 	and.w	r3, r3, #7
 8016eae:	2b00      	cmp	r3, #0
 8016eb0:	d00d      	beq.n	8016ece <pvPortMalloc+0x186>
	__asm volatile
 8016eb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016eb6:	b672      	cpsid	i
 8016eb8:	f383 8811 	msr	BASEPRI, r3
 8016ebc:	f3bf 8f6f 	isb	sy
 8016ec0:	f3bf 8f4f 	dsb	sy
 8016ec4:	b662      	cpsie	i
 8016ec6:	60fb      	str	r3, [r7, #12]
}
 8016ec8:	bf00      	nop
 8016eca:	bf00      	nop
 8016ecc:	e7fd      	b.n	8016eca <pvPortMalloc+0x182>
	return pvReturn;
 8016ece:	69fb      	ldr	r3, [r7, #28]
}
 8016ed0:	4618      	mov	r0, r3
 8016ed2:	3728      	adds	r7, #40	@ 0x28
 8016ed4:	46bd      	mov	sp, r7
 8016ed6:	bd80      	pop	{r7, pc}
 8016ed8:	2001b3f8 	.word	0x2001b3f8
 8016edc:	2001b404 	.word	0x2001b404
 8016ee0:	2001b3fc 	.word	0x2001b3fc
 8016ee4:	2001b3f0 	.word	0x2001b3f0
 8016ee8:	2001b400 	.word	0x2001b400

08016eec <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8016eec:	b580      	push	{r7, lr}
 8016eee:	b086      	sub	sp, #24
 8016ef0:	af00      	add	r7, sp, #0
 8016ef2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8016ef4:	687b      	ldr	r3, [r7, #4]
 8016ef6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8016ef8:	687b      	ldr	r3, [r7, #4]
 8016efa:	2b00      	cmp	r3, #0
 8016efc:	d04e      	beq.n	8016f9c <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8016efe:	2308      	movs	r3, #8
 8016f00:	425b      	negs	r3, r3
 8016f02:	697a      	ldr	r2, [r7, #20]
 8016f04:	4413      	add	r3, r2
 8016f06:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8016f08:	697b      	ldr	r3, [r7, #20]
 8016f0a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8016f0c:	693b      	ldr	r3, [r7, #16]
 8016f0e:	685a      	ldr	r2, [r3, #4]
 8016f10:	4b24      	ldr	r3, [pc, #144]	@ (8016fa4 <vPortFree+0xb8>)
 8016f12:	681b      	ldr	r3, [r3, #0]
 8016f14:	4013      	ands	r3, r2
 8016f16:	2b00      	cmp	r3, #0
 8016f18:	d10d      	bne.n	8016f36 <vPortFree+0x4a>
	__asm volatile
 8016f1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016f1e:	b672      	cpsid	i
 8016f20:	f383 8811 	msr	BASEPRI, r3
 8016f24:	f3bf 8f6f 	isb	sy
 8016f28:	f3bf 8f4f 	dsb	sy
 8016f2c:	b662      	cpsie	i
 8016f2e:	60fb      	str	r3, [r7, #12]
}
 8016f30:	bf00      	nop
 8016f32:	bf00      	nop
 8016f34:	e7fd      	b.n	8016f32 <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8016f36:	693b      	ldr	r3, [r7, #16]
 8016f38:	681b      	ldr	r3, [r3, #0]
 8016f3a:	2b00      	cmp	r3, #0
 8016f3c:	d00d      	beq.n	8016f5a <vPortFree+0x6e>
	__asm volatile
 8016f3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016f42:	b672      	cpsid	i
 8016f44:	f383 8811 	msr	BASEPRI, r3
 8016f48:	f3bf 8f6f 	isb	sy
 8016f4c:	f3bf 8f4f 	dsb	sy
 8016f50:	b662      	cpsie	i
 8016f52:	60bb      	str	r3, [r7, #8]
}
 8016f54:	bf00      	nop
 8016f56:	bf00      	nop
 8016f58:	e7fd      	b.n	8016f56 <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8016f5a:	693b      	ldr	r3, [r7, #16]
 8016f5c:	685a      	ldr	r2, [r3, #4]
 8016f5e:	4b11      	ldr	r3, [pc, #68]	@ (8016fa4 <vPortFree+0xb8>)
 8016f60:	681b      	ldr	r3, [r3, #0]
 8016f62:	4013      	ands	r3, r2
 8016f64:	2b00      	cmp	r3, #0
 8016f66:	d019      	beq.n	8016f9c <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8016f68:	693b      	ldr	r3, [r7, #16]
 8016f6a:	681b      	ldr	r3, [r3, #0]
 8016f6c:	2b00      	cmp	r3, #0
 8016f6e:	d115      	bne.n	8016f9c <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8016f70:	693b      	ldr	r3, [r7, #16]
 8016f72:	685a      	ldr	r2, [r3, #4]
 8016f74:	4b0b      	ldr	r3, [pc, #44]	@ (8016fa4 <vPortFree+0xb8>)
 8016f76:	681b      	ldr	r3, [r3, #0]
 8016f78:	43db      	mvns	r3, r3
 8016f7a:	401a      	ands	r2, r3
 8016f7c:	693b      	ldr	r3, [r7, #16]
 8016f7e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8016f80:	f7fe ff92 	bl	8015ea8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8016f84:	693b      	ldr	r3, [r7, #16]
 8016f86:	685a      	ldr	r2, [r3, #4]
 8016f88:	4b07      	ldr	r3, [pc, #28]	@ (8016fa8 <vPortFree+0xbc>)
 8016f8a:	681b      	ldr	r3, [r3, #0]
 8016f8c:	4413      	add	r3, r2
 8016f8e:	4a06      	ldr	r2, [pc, #24]	@ (8016fa8 <vPortFree+0xbc>)
 8016f90:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8016f92:	6938      	ldr	r0, [r7, #16]
 8016f94:	f000 f86c 	bl	8017070 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8016f98:	f7fe ff94 	bl	8015ec4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8016f9c:	bf00      	nop
 8016f9e:	3718      	adds	r7, #24
 8016fa0:	46bd      	mov	sp, r7
 8016fa2:	bd80      	pop	{r7, pc}
 8016fa4:	2001b404 	.word	0x2001b404
 8016fa8:	2001b3fc 	.word	0x2001b3fc

08016fac <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8016fac:	b480      	push	{r7}
 8016fae:	b085      	sub	sp, #20
 8016fb0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8016fb2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8016fb6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8016fb8:	4b27      	ldr	r3, [pc, #156]	@ (8017058 <prvHeapInit+0xac>)
 8016fba:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8016fbc:	68fb      	ldr	r3, [r7, #12]
 8016fbe:	f003 0307 	and.w	r3, r3, #7
 8016fc2:	2b00      	cmp	r3, #0
 8016fc4:	d00c      	beq.n	8016fe0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8016fc6:	68fb      	ldr	r3, [r7, #12]
 8016fc8:	3307      	adds	r3, #7
 8016fca:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8016fcc:	68fb      	ldr	r3, [r7, #12]
 8016fce:	f023 0307 	bic.w	r3, r3, #7
 8016fd2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8016fd4:	68ba      	ldr	r2, [r7, #8]
 8016fd6:	68fb      	ldr	r3, [r7, #12]
 8016fd8:	1ad3      	subs	r3, r2, r3
 8016fda:	4a1f      	ldr	r2, [pc, #124]	@ (8017058 <prvHeapInit+0xac>)
 8016fdc:	4413      	add	r3, r2
 8016fde:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8016fe0:	68fb      	ldr	r3, [r7, #12]
 8016fe2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8016fe4:	4a1d      	ldr	r2, [pc, #116]	@ (801705c <prvHeapInit+0xb0>)
 8016fe6:	687b      	ldr	r3, [r7, #4]
 8016fe8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8016fea:	4b1c      	ldr	r3, [pc, #112]	@ (801705c <prvHeapInit+0xb0>)
 8016fec:	2200      	movs	r2, #0
 8016fee:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8016ff0:	687b      	ldr	r3, [r7, #4]
 8016ff2:	68ba      	ldr	r2, [r7, #8]
 8016ff4:	4413      	add	r3, r2
 8016ff6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8016ff8:	2208      	movs	r2, #8
 8016ffa:	68fb      	ldr	r3, [r7, #12]
 8016ffc:	1a9b      	subs	r3, r3, r2
 8016ffe:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8017000:	68fb      	ldr	r3, [r7, #12]
 8017002:	f023 0307 	bic.w	r3, r3, #7
 8017006:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8017008:	68fb      	ldr	r3, [r7, #12]
 801700a:	4a15      	ldr	r2, [pc, #84]	@ (8017060 <prvHeapInit+0xb4>)
 801700c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 801700e:	4b14      	ldr	r3, [pc, #80]	@ (8017060 <prvHeapInit+0xb4>)
 8017010:	681b      	ldr	r3, [r3, #0]
 8017012:	2200      	movs	r2, #0
 8017014:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8017016:	4b12      	ldr	r3, [pc, #72]	@ (8017060 <prvHeapInit+0xb4>)
 8017018:	681b      	ldr	r3, [r3, #0]
 801701a:	2200      	movs	r2, #0
 801701c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 801701e:	687b      	ldr	r3, [r7, #4]
 8017020:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8017022:	683b      	ldr	r3, [r7, #0]
 8017024:	68fa      	ldr	r2, [r7, #12]
 8017026:	1ad2      	subs	r2, r2, r3
 8017028:	683b      	ldr	r3, [r7, #0]
 801702a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 801702c:	4b0c      	ldr	r3, [pc, #48]	@ (8017060 <prvHeapInit+0xb4>)
 801702e:	681a      	ldr	r2, [r3, #0]
 8017030:	683b      	ldr	r3, [r7, #0]
 8017032:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8017034:	683b      	ldr	r3, [r7, #0]
 8017036:	685b      	ldr	r3, [r3, #4]
 8017038:	4a0a      	ldr	r2, [pc, #40]	@ (8017064 <prvHeapInit+0xb8>)
 801703a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801703c:	683b      	ldr	r3, [r7, #0]
 801703e:	685b      	ldr	r3, [r3, #4]
 8017040:	4a09      	ldr	r2, [pc, #36]	@ (8017068 <prvHeapInit+0xbc>)
 8017042:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8017044:	4b09      	ldr	r3, [pc, #36]	@ (801706c <prvHeapInit+0xc0>)
 8017046:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 801704a:	601a      	str	r2, [r3, #0]
}
 801704c:	bf00      	nop
 801704e:	3714      	adds	r7, #20
 8017050:	46bd      	mov	sp, r7
 8017052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017056:	4770      	bx	lr
 8017058:	200133f0 	.word	0x200133f0
 801705c:	2001b3f0 	.word	0x2001b3f0
 8017060:	2001b3f8 	.word	0x2001b3f8
 8017064:	2001b400 	.word	0x2001b400
 8017068:	2001b3fc 	.word	0x2001b3fc
 801706c:	2001b404 	.word	0x2001b404

08017070 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8017070:	b480      	push	{r7}
 8017072:	b085      	sub	sp, #20
 8017074:	af00      	add	r7, sp, #0
 8017076:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8017078:	4b28      	ldr	r3, [pc, #160]	@ (801711c <prvInsertBlockIntoFreeList+0xac>)
 801707a:	60fb      	str	r3, [r7, #12]
 801707c:	e002      	b.n	8017084 <prvInsertBlockIntoFreeList+0x14>
 801707e:	68fb      	ldr	r3, [r7, #12]
 8017080:	681b      	ldr	r3, [r3, #0]
 8017082:	60fb      	str	r3, [r7, #12]
 8017084:	68fb      	ldr	r3, [r7, #12]
 8017086:	681b      	ldr	r3, [r3, #0]
 8017088:	687a      	ldr	r2, [r7, #4]
 801708a:	429a      	cmp	r2, r3
 801708c:	d8f7      	bhi.n	801707e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 801708e:	68fb      	ldr	r3, [r7, #12]
 8017090:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8017092:	68fb      	ldr	r3, [r7, #12]
 8017094:	685b      	ldr	r3, [r3, #4]
 8017096:	68ba      	ldr	r2, [r7, #8]
 8017098:	4413      	add	r3, r2
 801709a:	687a      	ldr	r2, [r7, #4]
 801709c:	429a      	cmp	r2, r3
 801709e:	d108      	bne.n	80170b2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80170a0:	68fb      	ldr	r3, [r7, #12]
 80170a2:	685a      	ldr	r2, [r3, #4]
 80170a4:	687b      	ldr	r3, [r7, #4]
 80170a6:	685b      	ldr	r3, [r3, #4]
 80170a8:	441a      	add	r2, r3
 80170aa:	68fb      	ldr	r3, [r7, #12]
 80170ac:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80170ae:	68fb      	ldr	r3, [r7, #12]
 80170b0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80170b2:	687b      	ldr	r3, [r7, #4]
 80170b4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80170b6:	687b      	ldr	r3, [r7, #4]
 80170b8:	685b      	ldr	r3, [r3, #4]
 80170ba:	68ba      	ldr	r2, [r7, #8]
 80170bc:	441a      	add	r2, r3
 80170be:	68fb      	ldr	r3, [r7, #12]
 80170c0:	681b      	ldr	r3, [r3, #0]
 80170c2:	429a      	cmp	r2, r3
 80170c4:	d118      	bne.n	80170f8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80170c6:	68fb      	ldr	r3, [r7, #12]
 80170c8:	681a      	ldr	r2, [r3, #0]
 80170ca:	4b15      	ldr	r3, [pc, #84]	@ (8017120 <prvInsertBlockIntoFreeList+0xb0>)
 80170cc:	681b      	ldr	r3, [r3, #0]
 80170ce:	429a      	cmp	r2, r3
 80170d0:	d00d      	beq.n	80170ee <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80170d2:	687b      	ldr	r3, [r7, #4]
 80170d4:	685a      	ldr	r2, [r3, #4]
 80170d6:	68fb      	ldr	r3, [r7, #12]
 80170d8:	681b      	ldr	r3, [r3, #0]
 80170da:	685b      	ldr	r3, [r3, #4]
 80170dc:	441a      	add	r2, r3
 80170de:	687b      	ldr	r3, [r7, #4]
 80170e0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80170e2:	68fb      	ldr	r3, [r7, #12]
 80170e4:	681b      	ldr	r3, [r3, #0]
 80170e6:	681a      	ldr	r2, [r3, #0]
 80170e8:	687b      	ldr	r3, [r7, #4]
 80170ea:	601a      	str	r2, [r3, #0]
 80170ec:	e008      	b.n	8017100 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80170ee:	4b0c      	ldr	r3, [pc, #48]	@ (8017120 <prvInsertBlockIntoFreeList+0xb0>)
 80170f0:	681a      	ldr	r2, [r3, #0]
 80170f2:	687b      	ldr	r3, [r7, #4]
 80170f4:	601a      	str	r2, [r3, #0]
 80170f6:	e003      	b.n	8017100 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80170f8:	68fb      	ldr	r3, [r7, #12]
 80170fa:	681a      	ldr	r2, [r3, #0]
 80170fc:	687b      	ldr	r3, [r7, #4]
 80170fe:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8017100:	68fa      	ldr	r2, [r7, #12]
 8017102:	687b      	ldr	r3, [r7, #4]
 8017104:	429a      	cmp	r2, r3
 8017106:	d002      	beq.n	801710e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8017108:	68fb      	ldr	r3, [r7, #12]
 801710a:	687a      	ldr	r2, [r7, #4]
 801710c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801710e:	bf00      	nop
 8017110:	3714      	adds	r7, #20
 8017112:	46bd      	mov	sp, r7
 8017114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017118:	4770      	bx	lr
 801711a:	bf00      	nop
 801711c:	2001b3f0 	.word	0x2001b3f0
 8017120:	2001b3f8 	.word	0x2001b3f8

08017124 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8017124:	b580      	push	{r7, lr}
 8017126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8017128:	2201      	movs	r2, #1
 801712a:	490e      	ldr	r1, [pc, #56]	@ (8017164 <MX_USB_HOST_Init+0x40>)
 801712c:	480e      	ldr	r0, [pc, #56]	@ (8017168 <MX_USB_HOST_Init+0x44>)
 801712e:	f7fb fddf 	bl	8012cf0 <USBH_Init>
 8017132:	4603      	mov	r3, r0
 8017134:	2b00      	cmp	r3, #0
 8017136:	d001      	beq.n	801713c <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8017138:	f7ea fce2 	bl	8001b00 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 801713c:	490b      	ldr	r1, [pc, #44]	@ (801716c <MX_USB_HOST_Init+0x48>)
 801713e:	480a      	ldr	r0, [pc, #40]	@ (8017168 <MX_USB_HOST_Init+0x44>)
 8017140:	f7fb fea9 	bl	8012e96 <USBH_RegisterClass>
 8017144:	4603      	mov	r3, r0
 8017146:	2b00      	cmp	r3, #0
 8017148:	d001      	beq.n	801714e <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 801714a:	f7ea fcd9 	bl	8001b00 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 801714e:	4806      	ldr	r0, [pc, #24]	@ (8017168 <MX_USB_HOST_Init+0x44>)
 8017150:	f7fb ff2d 	bl	8012fae <USBH_Start>
 8017154:	4603      	mov	r3, r0
 8017156:	2b00      	cmp	r3, #0
 8017158:	d001      	beq.n	801715e <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 801715a:	f7ea fcd1 	bl	8001b00 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 801715e:	bf00      	nop
 8017160:	bd80      	pop	{r7, pc}
 8017162:	bf00      	nop
 8017164:	08017171 	.word	0x08017171
 8017168:	2001b408 	.word	0x2001b408
 801716c:	20012040 	.word	0x20012040

08017170 <USBH_UserProcess>:

/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8017170:	b480      	push	{r7}
 8017172:	b083      	sub	sp, #12
 8017174:	af00      	add	r7, sp, #0
 8017176:	6078      	str	r0, [r7, #4]
 8017178:	460b      	mov	r3, r1
 801717a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 801717c:	78fb      	ldrb	r3, [r7, #3]
 801717e:	3b01      	subs	r3, #1
 8017180:	2b04      	cmp	r3, #4
 8017182:	d819      	bhi.n	80171b8 <USBH_UserProcess+0x48>
 8017184:	a201      	add	r2, pc, #4	@ (adr r2, 801718c <USBH_UserProcess+0x1c>)
 8017186:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801718a:	bf00      	nop
 801718c:	080171b9 	.word	0x080171b9
 8017190:	080171a9 	.word	0x080171a9
 8017194:	080171b9 	.word	0x080171b9
 8017198:	080171b1 	.word	0x080171b1
 801719c:	080171a1 	.word	0x080171a1
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 80171a0:	4b09      	ldr	r3, [pc, #36]	@ (80171c8 <USBH_UserProcess+0x58>)
 80171a2:	2203      	movs	r2, #3
 80171a4:	701a      	strb	r2, [r3, #0]
  break;
 80171a6:	e008      	b.n	80171ba <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 80171a8:	4b07      	ldr	r3, [pc, #28]	@ (80171c8 <USBH_UserProcess+0x58>)
 80171aa:	2202      	movs	r2, #2
 80171ac:	701a      	strb	r2, [r3, #0]
  break;
 80171ae:	e004      	b.n	80171ba <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 80171b0:	4b05      	ldr	r3, [pc, #20]	@ (80171c8 <USBH_UserProcess+0x58>)
 80171b2:	2201      	movs	r2, #1
 80171b4:	701a      	strb	r2, [r3, #0]
  break;
 80171b6:	e000      	b.n	80171ba <USBH_UserProcess+0x4a>

  default:
  break;
 80171b8:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 80171ba:	bf00      	nop
 80171bc:	370c      	adds	r7, #12
 80171be:	46bd      	mov	sp, r7
 80171c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80171c4:	4770      	bx	lr
 80171c6:	bf00      	nop
 80171c8:	2001b7ec 	.word	0x2001b7ec

080171cc <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 80171cc:	b580      	push	{r7, lr}
 80171ce:	b08a      	sub	sp, #40	@ 0x28
 80171d0:	af00      	add	r7, sp, #0
 80171d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80171d4:	f107 0314 	add.w	r3, r7, #20
 80171d8:	2200      	movs	r2, #0
 80171da:	601a      	str	r2, [r3, #0]
 80171dc:	605a      	str	r2, [r3, #4]
 80171de:	609a      	str	r2, [r3, #8]
 80171e0:	60da      	str	r2, [r3, #12]
 80171e2:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 80171e4:	687b      	ldr	r3, [r7, #4]
 80171e6:	681b      	ldr	r3, [r3, #0]
 80171e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80171ec:	d13c      	bne.n	8017268 <HAL_HCD_MspInit+0x9c>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80171ee:	4b20      	ldr	r3, [pc, #128]	@ (8017270 <HAL_HCD_MspInit+0xa4>)
 80171f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80171f2:	4a1f      	ldr	r2, [pc, #124]	@ (8017270 <HAL_HCD_MspInit+0xa4>)
 80171f4:	f043 0301 	orr.w	r3, r3, #1
 80171f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80171fa:	4b1d      	ldr	r3, [pc, #116]	@ (8017270 <HAL_HCD_MspInit+0xa4>)
 80171fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80171fe:	f003 0301 	and.w	r3, r3, #1
 8017202:	613b      	str	r3, [r7, #16]
 8017204:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA12     ------> USB_OTG_FS_DP
    PA11     ------> USB_OTG_FS_DM
    PA10     ------> USB_OTG_FS_ID
    */
    GPIO_InitStruct.Pin = OTG_FS_P_Pin|OTG_FS_N_Pin|OTG_FS_ID_Pin;
 8017206:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 801720a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801720c:	2302      	movs	r3, #2
 801720e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8017210:	2300      	movs	r3, #0
 8017212:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8017214:	2303      	movs	r3, #3
 8017216:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8017218:	230a      	movs	r3, #10
 801721a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801721c:	f107 0314 	add.w	r3, r7, #20
 8017220:	4619      	mov	r1, r3
 8017222:	4814      	ldr	r0, [pc, #80]	@ (8017274 <HAL_HCD_MspInit+0xa8>)
 8017224:	f7ef fea4 	bl	8006f70 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8017228:	4b11      	ldr	r3, [pc, #68]	@ (8017270 <HAL_HCD_MspInit+0xa4>)
 801722a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801722c:	4a10      	ldr	r2, [pc, #64]	@ (8017270 <HAL_HCD_MspInit+0xa4>)
 801722e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8017232:	6353      	str	r3, [r2, #52]	@ 0x34
 8017234:	4b0e      	ldr	r3, [pc, #56]	@ (8017270 <HAL_HCD_MspInit+0xa4>)
 8017236:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8017238:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801723c:	60fb      	str	r3, [r7, #12]
 801723e:	68fb      	ldr	r3, [r7, #12]
 8017240:	4b0b      	ldr	r3, [pc, #44]	@ (8017270 <HAL_HCD_MspInit+0xa4>)
 8017242:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017244:	4a0a      	ldr	r2, [pc, #40]	@ (8017270 <HAL_HCD_MspInit+0xa4>)
 8017246:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 801724a:	6453      	str	r3, [r2, #68]	@ 0x44
 801724c:	4b08      	ldr	r3, [pc, #32]	@ (8017270 <HAL_HCD_MspInit+0xa4>)
 801724e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017250:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8017254:	60bb      	str	r3, [r7, #8]
 8017256:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8017258:	2200      	movs	r2, #0
 801725a:	2105      	movs	r1, #5
 801725c:	2043      	movs	r0, #67	@ 0x43
 801725e:	f7ee fb5d 	bl	800591c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8017262:	2043      	movs	r0, #67	@ 0x43
 8017264:	f7ee fb76 	bl	8005954 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8017268:	bf00      	nop
 801726a:	3728      	adds	r7, #40	@ 0x28
 801726c:	46bd      	mov	sp, r7
 801726e:	bd80      	pop	{r7, pc}
 8017270:	40023800 	.word	0x40023800
 8017274:	40020000 	.word	0x40020000

08017278 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8017278:	b580      	push	{r7, lr}
 801727a:	b082      	sub	sp, #8
 801727c:	af00      	add	r7, sp, #0
 801727e:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8017280:	687b      	ldr	r3, [r7, #4]
 8017282:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8017286:	4618      	mov	r0, r3
 8017288:	f7fc fac9 	bl	801381e <USBH_LL_IncTimer>
}
 801728c:	bf00      	nop
 801728e:	3708      	adds	r7, #8
 8017290:	46bd      	mov	sp, r7
 8017292:	bd80      	pop	{r7, pc}

08017294 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8017294:	b580      	push	{r7, lr}
 8017296:	b082      	sub	sp, #8
 8017298:	af00      	add	r7, sp, #0
 801729a:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 801729c:	687b      	ldr	r3, [r7, #4]
 801729e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80172a2:	4618      	mov	r0, r3
 80172a4:	f7fc fb09 	bl	80138ba <USBH_LL_Connect>
}
 80172a8:	bf00      	nop
 80172aa:	3708      	adds	r7, #8
 80172ac:	46bd      	mov	sp, r7
 80172ae:	bd80      	pop	{r7, pc}

080172b0 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 80172b0:	b580      	push	{r7, lr}
 80172b2:	b082      	sub	sp, #8
 80172b4:	af00      	add	r7, sp, #0
 80172b6:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 80172b8:	687b      	ldr	r3, [r7, #4]
 80172ba:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80172be:	4618      	mov	r0, r3
 80172c0:	f7fc fb16 	bl	80138f0 <USBH_LL_Disconnect>
}
 80172c4:	bf00      	nop
 80172c6:	3708      	adds	r7, #8
 80172c8:	46bd      	mov	sp, r7
 80172ca:	bd80      	pop	{r7, pc}

080172cc <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 80172cc:	b580      	push	{r7, lr}
 80172ce:	b082      	sub	sp, #8
 80172d0:	af00      	add	r7, sp, #0
 80172d2:	6078      	str	r0, [r7, #4]
 80172d4:	460b      	mov	r3, r1
 80172d6:	70fb      	strb	r3, [r7, #3]
 80172d8:	4613      	mov	r3, r2
 80172da:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 80172dc:	687b      	ldr	r3, [r7, #4]
 80172de:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80172e2:	4618      	mov	r0, r3
 80172e4:	f7fc fb6a 	bl	80139bc <USBH_LL_NotifyURBChange>
#endif
}
 80172e8:	bf00      	nop
 80172ea:	3708      	adds	r7, #8
 80172ec:	46bd      	mov	sp, r7
 80172ee:	bd80      	pop	{r7, pc}

080172f0 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80172f0:	b580      	push	{r7, lr}
 80172f2:	b082      	sub	sp, #8
 80172f4:	af00      	add	r7, sp, #0
 80172f6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 80172f8:	687b      	ldr	r3, [r7, #4]
 80172fa:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80172fe:	4618      	mov	r0, r3
 8017300:	f7fc fab7 	bl	8013872 <USBH_LL_PortEnabled>
}
 8017304:	bf00      	nop
 8017306:	3708      	adds	r7, #8
 8017308:	46bd      	mov	sp, r7
 801730a:	bd80      	pop	{r7, pc}

0801730c <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 801730c:	b580      	push	{r7, lr}
 801730e:	b082      	sub	sp, #8
 8017310:	af00      	add	r7, sp, #0
 8017312:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8017314:	687b      	ldr	r3, [r7, #4]
 8017316:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 801731a:	4618      	mov	r0, r3
 801731c:	f7fc fabb 	bl	8013896 <USBH_LL_PortDisabled>
}
 8017320:	bf00      	nop
 8017322:	3708      	adds	r7, #8
 8017324:	46bd      	mov	sp, r7
 8017326:	bd80      	pop	{r7, pc}

08017328 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8017328:	b580      	push	{r7, lr}
 801732a:	b082      	sub	sp, #8
 801732c:	af00      	add	r7, sp, #0
 801732e:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8017330:	687b      	ldr	r3, [r7, #4]
 8017332:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8017336:	2b01      	cmp	r3, #1
 8017338:	d12a      	bne.n	8017390 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 801733a:	4a18      	ldr	r2, [pc, #96]	@ (801739c <USBH_LL_Init+0x74>)
 801733c:	687b      	ldr	r3, [r7, #4]
 801733e:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 8017342:	687b      	ldr	r3, [r7, #4]
 8017344:	4a15      	ldr	r2, [pc, #84]	@ (801739c <USBH_LL_Init+0x74>)
 8017346:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 801734a:	4b14      	ldr	r3, [pc, #80]	@ (801739c <USBH_LL_Init+0x74>)
 801734c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8017350:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8017352:	4b12      	ldr	r3, [pc, #72]	@ (801739c <USBH_LL_Init+0x74>)
 8017354:	2208      	movs	r2, #8
 8017356:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8017358:	4b10      	ldr	r3, [pc, #64]	@ (801739c <USBH_LL_Init+0x74>)
 801735a:	2201      	movs	r2, #1
 801735c:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 801735e:	4b0f      	ldr	r3, [pc, #60]	@ (801739c <USBH_LL_Init+0x74>)
 8017360:	2200      	movs	r2, #0
 8017362:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8017364:	4b0d      	ldr	r3, [pc, #52]	@ (801739c <USBH_LL_Init+0x74>)
 8017366:	2202      	movs	r2, #2
 8017368:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 801736a:	4b0c      	ldr	r3, [pc, #48]	@ (801739c <USBH_LL_Init+0x74>)
 801736c:	2200      	movs	r2, #0
 801736e:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8017370:	480a      	ldr	r0, [pc, #40]	@ (801739c <USBH_LL_Init+0x74>)
 8017372:	f7f0 f8e6 	bl	8007542 <HAL_HCD_Init>
 8017376:	4603      	mov	r3, r0
 8017378:	2b00      	cmp	r3, #0
 801737a:	d001      	beq.n	8017380 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 801737c:	f7ea fbc0 	bl	8001b00 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8017380:	4806      	ldr	r0, [pc, #24]	@ (801739c <USBH_LL_Init+0x74>)
 8017382:	f7f0 fd23 	bl	8007dcc <HAL_HCD_GetCurrentFrame>
 8017386:	4603      	mov	r3, r0
 8017388:	4619      	mov	r1, r3
 801738a:	6878      	ldr	r0, [r7, #4]
 801738c:	f7fc fa38 	bl	8013800 <USBH_LL_SetTimer>
  }

  return USBH_OK;
 8017390:	2300      	movs	r3, #0
}
 8017392:	4618      	mov	r0, r3
 8017394:	3708      	adds	r7, #8
 8017396:	46bd      	mov	sp, r7
 8017398:	bd80      	pop	{r7, pc}
 801739a:	bf00      	nop
 801739c:	2001b7f0 	.word	0x2001b7f0

080173a0 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 80173a0:	b580      	push	{r7, lr}
 80173a2:	b084      	sub	sp, #16
 80173a4:	af00      	add	r7, sp, #0
 80173a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80173a8:	2300      	movs	r3, #0
 80173aa:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80173ac:	2300      	movs	r3, #0
 80173ae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 80173b0:	687b      	ldr	r3, [r7, #4]
 80173b2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80173b6:	4618      	mov	r0, r3
 80173b8:	f7f0 fc90 	bl	8007cdc <HAL_HCD_Start>
 80173bc:	4603      	mov	r3, r0
 80173be:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80173c0:	7bfb      	ldrb	r3, [r7, #15]
 80173c2:	4618      	mov	r0, r3
 80173c4:	f000 f94c 	bl	8017660 <USBH_Get_USB_Status>
 80173c8:	4603      	mov	r3, r0
 80173ca:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80173cc:	7bbb      	ldrb	r3, [r7, #14]
}
 80173ce:	4618      	mov	r0, r3
 80173d0:	3710      	adds	r7, #16
 80173d2:	46bd      	mov	sp, r7
 80173d4:	bd80      	pop	{r7, pc}

080173d6 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 80173d6:	b580      	push	{r7, lr}
 80173d8:	b084      	sub	sp, #16
 80173da:	af00      	add	r7, sp, #0
 80173dc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80173de:	2300      	movs	r3, #0
 80173e0:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80173e2:	2300      	movs	r3, #0
 80173e4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 80173e6:	687b      	ldr	r3, [r7, #4]
 80173e8:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80173ec:	4618      	mov	r0, r3
 80173ee:	f7f0 fc98 	bl	8007d22 <HAL_HCD_Stop>
 80173f2:	4603      	mov	r3, r0
 80173f4:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80173f6:	7bfb      	ldrb	r3, [r7, #15]
 80173f8:	4618      	mov	r0, r3
 80173fa:	f000 f931 	bl	8017660 <USBH_Get_USB_Status>
 80173fe:	4603      	mov	r3, r0
 8017400:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017402:	7bbb      	ldrb	r3, [r7, #14]
}
 8017404:	4618      	mov	r0, r3
 8017406:	3710      	adds	r7, #16
 8017408:	46bd      	mov	sp, r7
 801740a:	bd80      	pop	{r7, pc}

0801740c <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 801740c:	b580      	push	{r7, lr}
 801740e:	b084      	sub	sp, #16
 8017410:	af00      	add	r7, sp, #0
 8017412:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8017414:	2301      	movs	r3, #1
 8017416:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8017418:	687b      	ldr	r3, [r7, #4]
 801741a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 801741e:	4618      	mov	r0, r3
 8017420:	f7f0 fce2 	bl	8007de8 <HAL_HCD_GetCurrentSpeed>
 8017424:	4603      	mov	r3, r0
 8017426:	2b02      	cmp	r3, #2
 8017428:	d00c      	beq.n	8017444 <USBH_LL_GetSpeed+0x38>
 801742a:	2b02      	cmp	r3, #2
 801742c:	d80d      	bhi.n	801744a <USBH_LL_GetSpeed+0x3e>
 801742e:	2b00      	cmp	r3, #0
 8017430:	d002      	beq.n	8017438 <USBH_LL_GetSpeed+0x2c>
 8017432:	2b01      	cmp	r3, #1
 8017434:	d003      	beq.n	801743e <USBH_LL_GetSpeed+0x32>
 8017436:	e008      	b.n	801744a <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8017438:	2300      	movs	r3, #0
 801743a:	73fb      	strb	r3, [r7, #15]
    break;
 801743c:	e008      	b.n	8017450 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 801743e:	2301      	movs	r3, #1
 8017440:	73fb      	strb	r3, [r7, #15]
    break;
 8017442:	e005      	b.n	8017450 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8017444:	2302      	movs	r3, #2
 8017446:	73fb      	strb	r3, [r7, #15]
    break;
 8017448:	e002      	b.n	8017450 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 801744a:	2301      	movs	r3, #1
 801744c:	73fb      	strb	r3, [r7, #15]
    break;
 801744e:	bf00      	nop
  }
  return  speed;
 8017450:	7bfb      	ldrb	r3, [r7, #15]
}
 8017452:	4618      	mov	r0, r3
 8017454:	3710      	adds	r7, #16
 8017456:	46bd      	mov	sp, r7
 8017458:	bd80      	pop	{r7, pc}

0801745a <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 801745a:	b580      	push	{r7, lr}
 801745c:	b084      	sub	sp, #16
 801745e:	af00      	add	r7, sp, #0
 8017460:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017462:	2300      	movs	r3, #0
 8017464:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8017466:	2300      	movs	r3, #0
 8017468:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 801746a:	687b      	ldr	r3, [r7, #4]
 801746c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8017470:	4618      	mov	r0, r3
 8017472:	f7f0 fc73 	bl	8007d5c <HAL_HCD_ResetPort>
 8017476:	4603      	mov	r3, r0
 8017478:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 801747a:	7bfb      	ldrb	r3, [r7, #15]
 801747c:	4618      	mov	r0, r3
 801747e:	f000 f8ef 	bl	8017660 <USBH_Get_USB_Status>
 8017482:	4603      	mov	r3, r0
 8017484:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017486:	7bbb      	ldrb	r3, [r7, #14]
}
 8017488:	4618      	mov	r0, r3
 801748a:	3710      	adds	r7, #16
 801748c:	46bd      	mov	sp, r7
 801748e:	bd80      	pop	{r7, pc}

08017490 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8017490:	b580      	push	{r7, lr}
 8017492:	b082      	sub	sp, #8
 8017494:	af00      	add	r7, sp, #0
 8017496:	6078      	str	r0, [r7, #4]
 8017498:	460b      	mov	r3, r1
 801749a:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 801749c:	687b      	ldr	r3, [r7, #4]
 801749e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80174a2:	78fa      	ldrb	r2, [r7, #3]
 80174a4:	4611      	mov	r1, r2
 80174a6:	4618      	mov	r0, r3
 80174a8:	f7f0 fc7b 	bl	8007da2 <HAL_HCD_HC_GetXferCount>
 80174ac:	4603      	mov	r3, r0
}
 80174ae:	4618      	mov	r0, r3
 80174b0:	3708      	adds	r7, #8
 80174b2:	46bd      	mov	sp, r7
 80174b4:	bd80      	pop	{r7, pc}

080174b6 <USBH_LL_OpenPipe>:
                                    uint8_t epnum,
                                    uint8_t dev_address,
                                    uint8_t speed,
                                    uint8_t ep_type,
                                    uint16_t mps)
{
 80174b6:	b590      	push	{r4, r7, lr}
 80174b8:	b089      	sub	sp, #36	@ 0x24
 80174ba:	af04      	add	r7, sp, #16
 80174bc:	6078      	str	r0, [r7, #4]
 80174be:	4608      	mov	r0, r1
 80174c0:	4611      	mov	r1, r2
 80174c2:	461a      	mov	r2, r3
 80174c4:	4603      	mov	r3, r0
 80174c6:	70fb      	strb	r3, [r7, #3]
 80174c8:	460b      	mov	r3, r1
 80174ca:	70bb      	strb	r3, [r7, #2]
 80174cc:	4613      	mov	r3, r2
 80174ce:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80174d0:	2300      	movs	r3, #0
 80174d2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80174d4:	2300      	movs	r3, #0
 80174d6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe, epnum,
 80174d8:	687b      	ldr	r3, [r7, #4]
 80174da:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 80174de:	787c      	ldrb	r4, [r7, #1]
 80174e0:	78ba      	ldrb	r2, [r7, #2]
 80174e2:	78f9      	ldrb	r1, [r7, #3]
 80174e4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80174e6:	9302      	str	r3, [sp, #8]
 80174e8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80174ec:	9301      	str	r3, [sp, #4]
 80174ee:	f897 3020 	ldrb.w	r3, [r7, #32]
 80174f2:	9300      	str	r3, [sp, #0]
 80174f4:	4623      	mov	r3, r4
 80174f6:	f7f0 f88b 	bl	8007610 <HAL_HCD_HC_Init>
 80174fa:	4603      	mov	r3, r0
 80174fc:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 80174fe:	7bfb      	ldrb	r3, [r7, #15]
 8017500:	4618      	mov	r0, r3
 8017502:	f000 f8ad 	bl	8017660 <USBH_Get_USB_Status>
 8017506:	4603      	mov	r3, r0
 8017508:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801750a:	7bbb      	ldrb	r3, [r7, #14]
}
 801750c:	4618      	mov	r0, r3
 801750e:	3714      	adds	r7, #20
 8017510:	46bd      	mov	sp, r7
 8017512:	bd90      	pop	{r4, r7, pc}

08017514 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8017514:	b480      	push	{r7}
 8017516:	b083      	sub	sp, #12
 8017518:	af00      	add	r7, sp, #0
 801751a:	6078      	str	r0, [r7, #4]
 801751c:	460b      	mov	r3, r1
 801751e:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
  UNUSED(pipe);

  return USBH_OK;
 8017520:	2300      	movs	r3, #0
}
 8017522:	4618      	mov	r0, r3
 8017524:	370c      	adds	r7, #12
 8017526:	46bd      	mov	sp, r7
 8017528:	f85d 7b04 	ldr.w	r7, [sp], #4
 801752c:	4770      	bx	lr

0801752e <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 801752e:	b590      	push	{r4, r7, lr}
 8017530:	b089      	sub	sp, #36	@ 0x24
 8017532:	af04      	add	r7, sp, #16
 8017534:	6078      	str	r0, [r7, #4]
 8017536:	4608      	mov	r0, r1
 8017538:	4611      	mov	r1, r2
 801753a:	461a      	mov	r2, r3
 801753c:	4603      	mov	r3, r0
 801753e:	70fb      	strb	r3, [r7, #3]
 8017540:	460b      	mov	r3, r1
 8017542:	70bb      	strb	r3, [r7, #2]
 8017544:	4613      	mov	r3, r2
 8017546:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017548:	2300      	movs	r3, #0
 801754a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801754c:	2300      	movs	r3, #0
 801754e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8017550:	687b      	ldr	r3, [r7, #4]
 8017552:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8017556:	787c      	ldrb	r4, [r7, #1]
 8017558:	78ba      	ldrb	r2, [r7, #2]
 801755a:	78f9      	ldrb	r1, [r7, #3]
 801755c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8017560:	9303      	str	r3, [sp, #12]
 8017562:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8017564:	9302      	str	r3, [sp, #8]
 8017566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017568:	9301      	str	r3, [sp, #4]
 801756a:	f897 3020 	ldrb.w	r3, [r7, #32]
 801756e:	9300      	str	r3, [sp, #0]
 8017570:	4623      	mov	r3, r4
 8017572:	f7f0 f905 	bl	8007780 <HAL_HCD_HC_SubmitRequest>
 8017576:	4603      	mov	r3, r0
 8017578:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 801757a:	7bfb      	ldrb	r3, [r7, #15]
 801757c:	4618      	mov	r0, r3
 801757e:	f000 f86f 	bl	8017660 <USBH_Get_USB_Status>
 8017582:	4603      	mov	r3, r0
 8017584:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017586:	7bbb      	ldrb	r3, [r7, #14]
}
 8017588:	4618      	mov	r0, r3
 801758a:	3714      	adds	r7, #20
 801758c:	46bd      	mov	sp, r7
 801758e:	bd90      	pop	{r4, r7, pc}

08017590 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8017590:	b580      	push	{r7, lr}
 8017592:	b082      	sub	sp, #8
 8017594:	af00      	add	r7, sp, #0
 8017596:	6078      	str	r0, [r7, #4]
 8017598:	460b      	mov	r3, r1
 801759a:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 801759c:	687b      	ldr	r3, [r7, #4]
 801759e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80175a2:	78fa      	ldrb	r2, [r7, #3]
 80175a4:	4611      	mov	r1, r2
 80175a6:	4618      	mov	r0, r3
 80175a8:	f7f0 fbe6 	bl	8007d78 <HAL_HCD_HC_GetURBState>
 80175ac:	4603      	mov	r3, r0
}
 80175ae:	4618      	mov	r0, r3
 80175b0:	3708      	adds	r7, #8
 80175b2:	46bd      	mov	sp, r7
 80175b4:	bd80      	pop	{r7, pc}

080175b6 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 80175b6:	b580      	push	{r7, lr}
 80175b8:	b082      	sub	sp, #8
 80175ba:	af00      	add	r7, sp, #0
 80175bc:	6078      	str	r0, [r7, #4]
 80175be:	460b      	mov	r3, r1
 80175c0:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 80175c2:	687b      	ldr	r3, [r7, #4]
 80175c4:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 80175c8:	2b01      	cmp	r3, #1
 80175ca:	d103      	bne.n	80175d4 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 80175cc:	78fb      	ldrb	r3, [r7, #3]
 80175ce:	4618      	mov	r0, r3
 80175d0:	f000 f872 	bl	80176b8 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 80175d4:	20c8      	movs	r0, #200	@ 0xc8
 80175d6:	f7ed fe2d 	bl	8005234 <HAL_Delay>
  return USBH_OK;
 80175da:	2300      	movs	r3, #0
}
 80175dc:	4618      	mov	r0, r3
 80175de:	3708      	adds	r7, #8
 80175e0:	46bd      	mov	sp, r7
 80175e2:	bd80      	pop	{r7, pc}

080175e4 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 80175e4:	b480      	push	{r7}
 80175e6:	b085      	sub	sp, #20
 80175e8:	af00      	add	r7, sp, #0
 80175ea:	6078      	str	r0, [r7, #4]
 80175ec:	460b      	mov	r3, r1
 80175ee:	70fb      	strb	r3, [r7, #3]
 80175f0:	4613      	mov	r3, r2
 80175f2:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 80175f4:	687b      	ldr	r3, [r7, #4]
 80175f6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80175fa:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 80175fc:	78fa      	ldrb	r2, [r7, #3]
 80175fe:	68f9      	ldr	r1, [r7, #12]
 8017600:	4613      	mov	r3, r2
 8017602:	011b      	lsls	r3, r3, #4
 8017604:	1a9b      	subs	r3, r3, r2
 8017606:	009b      	lsls	r3, r3, #2
 8017608:	440b      	add	r3, r1
 801760a:	3317      	adds	r3, #23
 801760c:	781b      	ldrb	r3, [r3, #0]
 801760e:	2b00      	cmp	r3, #0
 8017610:	d00a      	beq.n	8017628 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8017612:	78fa      	ldrb	r2, [r7, #3]
 8017614:	68f9      	ldr	r1, [r7, #12]
 8017616:	4613      	mov	r3, r2
 8017618:	011b      	lsls	r3, r3, #4
 801761a:	1a9b      	subs	r3, r3, r2
 801761c:	009b      	lsls	r3, r3, #2
 801761e:	440b      	add	r3, r1
 8017620:	333c      	adds	r3, #60	@ 0x3c
 8017622:	78ba      	ldrb	r2, [r7, #2]
 8017624:	701a      	strb	r2, [r3, #0]
 8017626:	e009      	b.n	801763c <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8017628:	78fa      	ldrb	r2, [r7, #3]
 801762a:	68f9      	ldr	r1, [r7, #12]
 801762c:	4613      	mov	r3, r2
 801762e:	011b      	lsls	r3, r3, #4
 8017630:	1a9b      	subs	r3, r3, r2
 8017632:	009b      	lsls	r3, r3, #2
 8017634:	440b      	add	r3, r1
 8017636:	333d      	adds	r3, #61	@ 0x3d
 8017638:	78ba      	ldrb	r2, [r7, #2]
 801763a:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 801763c:	2300      	movs	r3, #0
}
 801763e:	4618      	mov	r0, r3
 8017640:	3714      	adds	r7, #20
 8017642:	46bd      	mov	sp, r7
 8017644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017648:	4770      	bx	lr

0801764a <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 801764a:	b580      	push	{r7, lr}
 801764c:	b082      	sub	sp, #8
 801764e:	af00      	add	r7, sp, #0
 8017650:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8017652:	6878      	ldr	r0, [r7, #4]
 8017654:	f7ed fdee 	bl	8005234 <HAL_Delay>
}
 8017658:	bf00      	nop
 801765a:	3708      	adds	r7, #8
 801765c:	46bd      	mov	sp, r7
 801765e:	bd80      	pop	{r7, pc}

08017660 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8017660:	b480      	push	{r7}
 8017662:	b085      	sub	sp, #20
 8017664:	af00      	add	r7, sp, #0
 8017666:	4603      	mov	r3, r0
 8017668:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801766a:	2300      	movs	r3, #0
 801766c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801766e:	79fb      	ldrb	r3, [r7, #7]
 8017670:	2b03      	cmp	r3, #3
 8017672:	d817      	bhi.n	80176a4 <USBH_Get_USB_Status+0x44>
 8017674:	a201      	add	r2, pc, #4	@ (adr r2, 801767c <USBH_Get_USB_Status+0x1c>)
 8017676:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801767a:	bf00      	nop
 801767c:	0801768d 	.word	0x0801768d
 8017680:	08017693 	.word	0x08017693
 8017684:	08017699 	.word	0x08017699
 8017688:	0801769f 	.word	0x0801769f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 801768c:	2300      	movs	r3, #0
 801768e:	73fb      	strb	r3, [r7, #15]
    break;
 8017690:	e00b      	b.n	80176aa <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8017692:	2302      	movs	r3, #2
 8017694:	73fb      	strb	r3, [r7, #15]
    break;
 8017696:	e008      	b.n	80176aa <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8017698:	2301      	movs	r3, #1
 801769a:	73fb      	strb	r3, [r7, #15]
    break;
 801769c:	e005      	b.n	80176aa <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 801769e:	2302      	movs	r3, #2
 80176a0:	73fb      	strb	r3, [r7, #15]
    break;
 80176a2:	e002      	b.n	80176aa <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 80176a4:	2302      	movs	r3, #2
 80176a6:	73fb      	strb	r3, [r7, #15]
    break;
 80176a8:	bf00      	nop
  }
  return usb_status;
 80176aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80176ac:	4618      	mov	r0, r3
 80176ae:	3714      	adds	r7, #20
 80176b0:	46bd      	mov	sp, r7
 80176b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80176b6:	4770      	bx	lr

080176b8 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 80176b8:	b580      	push	{r7, lr}
 80176ba:	b084      	sub	sp, #16
 80176bc:	af00      	add	r7, sp, #0
 80176be:	4603      	mov	r3, r0
 80176c0:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 80176c2:	79fb      	ldrb	r3, [r7, #7]
 80176c4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 80176c6:	79fb      	ldrb	r3, [r7, #7]
 80176c8:	2b00      	cmp	r3, #0
 80176ca:	d102      	bne.n	80176d2 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 80176cc:	2300      	movs	r3, #0
 80176ce:	73fb      	strb	r3, [r7, #15]
 80176d0:	e001      	b.n	80176d6 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 80176d2:	2301      	movs	r3, #1
 80176d4:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_5,(GPIO_PinState)data);
 80176d6:	7bfb      	ldrb	r3, [r7, #15]
 80176d8:	461a      	mov	r2, r3
 80176da:	2120      	movs	r1, #32
 80176dc:	4803      	ldr	r0, [pc, #12]	@ (80176ec <MX_DriverVbusFS+0x34>)
 80176de:	f7ef ff17 	bl	8007510 <HAL_GPIO_WritePin>
}
 80176e2:	bf00      	nop
 80176e4:	3710      	adds	r7, #16
 80176e6:	46bd      	mov	sp, r7
 80176e8:	bd80      	pop	{r7, pc}
 80176ea:	bf00      	nop
 80176ec:	40020c00 	.word	0x40020c00

080176f0 <malloc>:
 80176f0:	4b02      	ldr	r3, [pc, #8]	@ (80176fc <malloc+0xc>)
 80176f2:	4601      	mov	r1, r0
 80176f4:	6818      	ldr	r0, [r3, #0]
 80176f6:	f000 b82d 	b.w	8017754 <_malloc_r>
 80176fa:	bf00      	nop
 80176fc:	20012064 	.word	0x20012064

08017700 <free>:
 8017700:	4b02      	ldr	r3, [pc, #8]	@ (801770c <free+0xc>)
 8017702:	4601      	mov	r1, r0
 8017704:	6818      	ldr	r0, [r3, #0]
 8017706:	f000 b903 	b.w	8017910 <_free_r>
 801770a:	bf00      	nop
 801770c:	20012064 	.word	0x20012064

08017710 <sbrk_aligned>:
 8017710:	b570      	push	{r4, r5, r6, lr}
 8017712:	4e0f      	ldr	r6, [pc, #60]	@ (8017750 <sbrk_aligned+0x40>)
 8017714:	460c      	mov	r4, r1
 8017716:	6831      	ldr	r1, [r6, #0]
 8017718:	4605      	mov	r5, r0
 801771a:	b911      	cbnz	r1, 8017722 <sbrk_aligned+0x12>
 801771c:	f000 f8ae 	bl	801787c <_sbrk_r>
 8017720:	6030      	str	r0, [r6, #0]
 8017722:	4621      	mov	r1, r4
 8017724:	4628      	mov	r0, r5
 8017726:	f000 f8a9 	bl	801787c <_sbrk_r>
 801772a:	1c43      	adds	r3, r0, #1
 801772c:	d103      	bne.n	8017736 <sbrk_aligned+0x26>
 801772e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8017732:	4620      	mov	r0, r4
 8017734:	bd70      	pop	{r4, r5, r6, pc}
 8017736:	1cc4      	adds	r4, r0, #3
 8017738:	f024 0403 	bic.w	r4, r4, #3
 801773c:	42a0      	cmp	r0, r4
 801773e:	d0f8      	beq.n	8017732 <sbrk_aligned+0x22>
 8017740:	1a21      	subs	r1, r4, r0
 8017742:	4628      	mov	r0, r5
 8017744:	f000 f89a 	bl	801787c <_sbrk_r>
 8017748:	3001      	adds	r0, #1
 801774a:	d1f2      	bne.n	8017732 <sbrk_aligned+0x22>
 801774c:	e7ef      	b.n	801772e <sbrk_aligned+0x1e>
 801774e:	bf00      	nop
 8017750:	2001bbd0 	.word	0x2001bbd0

08017754 <_malloc_r>:
 8017754:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017758:	1ccd      	adds	r5, r1, #3
 801775a:	f025 0503 	bic.w	r5, r5, #3
 801775e:	3508      	adds	r5, #8
 8017760:	2d0c      	cmp	r5, #12
 8017762:	bf38      	it	cc
 8017764:	250c      	movcc	r5, #12
 8017766:	2d00      	cmp	r5, #0
 8017768:	4606      	mov	r6, r0
 801776a:	db01      	blt.n	8017770 <_malloc_r+0x1c>
 801776c:	42a9      	cmp	r1, r5
 801776e:	d904      	bls.n	801777a <_malloc_r+0x26>
 8017770:	230c      	movs	r3, #12
 8017772:	6033      	str	r3, [r6, #0]
 8017774:	2000      	movs	r0, #0
 8017776:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801777a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8017850 <_malloc_r+0xfc>
 801777e:	f000 f869 	bl	8017854 <__malloc_lock>
 8017782:	f8d8 3000 	ldr.w	r3, [r8]
 8017786:	461c      	mov	r4, r3
 8017788:	bb44      	cbnz	r4, 80177dc <_malloc_r+0x88>
 801778a:	4629      	mov	r1, r5
 801778c:	4630      	mov	r0, r6
 801778e:	f7ff ffbf 	bl	8017710 <sbrk_aligned>
 8017792:	1c43      	adds	r3, r0, #1
 8017794:	4604      	mov	r4, r0
 8017796:	d158      	bne.n	801784a <_malloc_r+0xf6>
 8017798:	f8d8 4000 	ldr.w	r4, [r8]
 801779c:	4627      	mov	r7, r4
 801779e:	2f00      	cmp	r7, #0
 80177a0:	d143      	bne.n	801782a <_malloc_r+0xd6>
 80177a2:	2c00      	cmp	r4, #0
 80177a4:	d04b      	beq.n	801783e <_malloc_r+0xea>
 80177a6:	6823      	ldr	r3, [r4, #0]
 80177a8:	4639      	mov	r1, r7
 80177aa:	4630      	mov	r0, r6
 80177ac:	eb04 0903 	add.w	r9, r4, r3
 80177b0:	f000 f864 	bl	801787c <_sbrk_r>
 80177b4:	4581      	cmp	r9, r0
 80177b6:	d142      	bne.n	801783e <_malloc_r+0xea>
 80177b8:	6821      	ldr	r1, [r4, #0]
 80177ba:	1a6d      	subs	r5, r5, r1
 80177bc:	4629      	mov	r1, r5
 80177be:	4630      	mov	r0, r6
 80177c0:	f7ff ffa6 	bl	8017710 <sbrk_aligned>
 80177c4:	3001      	adds	r0, #1
 80177c6:	d03a      	beq.n	801783e <_malloc_r+0xea>
 80177c8:	6823      	ldr	r3, [r4, #0]
 80177ca:	442b      	add	r3, r5
 80177cc:	6023      	str	r3, [r4, #0]
 80177ce:	f8d8 3000 	ldr.w	r3, [r8]
 80177d2:	685a      	ldr	r2, [r3, #4]
 80177d4:	bb62      	cbnz	r2, 8017830 <_malloc_r+0xdc>
 80177d6:	f8c8 7000 	str.w	r7, [r8]
 80177da:	e00f      	b.n	80177fc <_malloc_r+0xa8>
 80177dc:	6822      	ldr	r2, [r4, #0]
 80177de:	1b52      	subs	r2, r2, r5
 80177e0:	d420      	bmi.n	8017824 <_malloc_r+0xd0>
 80177e2:	2a0b      	cmp	r2, #11
 80177e4:	d917      	bls.n	8017816 <_malloc_r+0xc2>
 80177e6:	1961      	adds	r1, r4, r5
 80177e8:	42a3      	cmp	r3, r4
 80177ea:	6025      	str	r5, [r4, #0]
 80177ec:	bf18      	it	ne
 80177ee:	6059      	strne	r1, [r3, #4]
 80177f0:	6863      	ldr	r3, [r4, #4]
 80177f2:	bf08      	it	eq
 80177f4:	f8c8 1000 	streq.w	r1, [r8]
 80177f8:	5162      	str	r2, [r4, r5]
 80177fa:	604b      	str	r3, [r1, #4]
 80177fc:	4630      	mov	r0, r6
 80177fe:	f000 f82f 	bl	8017860 <__malloc_unlock>
 8017802:	f104 000b 	add.w	r0, r4, #11
 8017806:	1d23      	adds	r3, r4, #4
 8017808:	f020 0007 	bic.w	r0, r0, #7
 801780c:	1ac2      	subs	r2, r0, r3
 801780e:	bf1c      	itt	ne
 8017810:	1a1b      	subne	r3, r3, r0
 8017812:	50a3      	strne	r3, [r4, r2]
 8017814:	e7af      	b.n	8017776 <_malloc_r+0x22>
 8017816:	6862      	ldr	r2, [r4, #4]
 8017818:	42a3      	cmp	r3, r4
 801781a:	bf0c      	ite	eq
 801781c:	f8c8 2000 	streq.w	r2, [r8]
 8017820:	605a      	strne	r2, [r3, #4]
 8017822:	e7eb      	b.n	80177fc <_malloc_r+0xa8>
 8017824:	4623      	mov	r3, r4
 8017826:	6864      	ldr	r4, [r4, #4]
 8017828:	e7ae      	b.n	8017788 <_malloc_r+0x34>
 801782a:	463c      	mov	r4, r7
 801782c:	687f      	ldr	r7, [r7, #4]
 801782e:	e7b6      	b.n	801779e <_malloc_r+0x4a>
 8017830:	461a      	mov	r2, r3
 8017832:	685b      	ldr	r3, [r3, #4]
 8017834:	42a3      	cmp	r3, r4
 8017836:	d1fb      	bne.n	8017830 <_malloc_r+0xdc>
 8017838:	2300      	movs	r3, #0
 801783a:	6053      	str	r3, [r2, #4]
 801783c:	e7de      	b.n	80177fc <_malloc_r+0xa8>
 801783e:	230c      	movs	r3, #12
 8017840:	6033      	str	r3, [r6, #0]
 8017842:	4630      	mov	r0, r6
 8017844:	f000 f80c 	bl	8017860 <__malloc_unlock>
 8017848:	e794      	b.n	8017774 <_malloc_r+0x20>
 801784a:	6005      	str	r5, [r0, #0]
 801784c:	e7d6      	b.n	80177fc <_malloc_r+0xa8>
 801784e:	bf00      	nop
 8017850:	2001bbd4 	.word	0x2001bbd4

08017854 <__malloc_lock>:
 8017854:	4801      	ldr	r0, [pc, #4]	@ (801785c <__malloc_lock+0x8>)
 8017856:	f000 b84b 	b.w	80178f0 <__retarget_lock_acquire_recursive>
 801785a:	bf00      	nop
 801785c:	2001bd14 	.word	0x2001bd14

08017860 <__malloc_unlock>:
 8017860:	4801      	ldr	r0, [pc, #4]	@ (8017868 <__malloc_unlock+0x8>)
 8017862:	f000 b846 	b.w	80178f2 <__retarget_lock_release_recursive>
 8017866:	bf00      	nop
 8017868:	2001bd14 	.word	0x2001bd14

0801786c <memset>:
 801786c:	4402      	add	r2, r0
 801786e:	4603      	mov	r3, r0
 8017870:	4293      	cmp	r3, r2
 8017872:	d100      	bne.n	8017876 <memset+0xa>
 8017874:	4770      	bx	lr
 8017876:	f803 1b01 	strb.w	r1, [r3], #1
 801787a:	e7f9      	b.n	8017870 <memset+0x4>

0801787c <_sbrk_r>:
 801787c:	b538      	push	{r3, r4, r5, lr}
 801787e:	4d06      	ldr	r5, [pc, #24]	@ (8017898 <_sbrk_r+0x1c>)
 8017880:	2300      	movs	r3, #0
 8017882:	4604      	mov	r4, r0
 8017884:	4608      	mov	r0, r1
 8017886:	602b      	str	r3, [r5, #0]
 8017888:	f7eb fbba 	bl	8003000 <_sbrk>
 801788c:	1c43      	adds	r3, r0, #1
 801788e:	d102      	bne.n	8017896 <_sbrk_r+0x1a>
 8017890:	682b      	ldr	r3, [r5, #0]
 8017892:	b103      	cbz	r3, 8017896 <_sbrk_r+0x1a>
 8017894:	6023      	str	r3, [r4, #0]
 8017896:	bd38      	pop	{r3, r4, r5, pc}
 8017898:	2001bd10 	.word	0x2001bd10

0801789c <__errno>:
 801789c:	4b01      	ldr	r3, [pc, #4]	@ (80178a4 <__errno+0x8>)
 801789e:	6818      	ldr	r0, [r3, #0]
 80178a0:	4770      	bx	lr
 80178a2:	bf00      	nop
 80178a4:	20012064 	.word	0x20012064

080178a8 <__libc_init_array>:
 80178a8:	b570      	push	{r4, r5, r6, lr}
 80178aa:	4d0d      	ldr	r5, [pc, #52]	@ (80178e0 <__libc_init_array+0x38>)
 80178ac:	4c0d      	ldr	r4, [pc, #52]	@ (80178e4 <__libc_init_array+0x3c>)
 80178ae:	1b64      	subs	r4, r4, r5
 80178b0:	10a4      	asrs	r4, r4, #2
 80178b2:	2600      	movs	r6, #0
 80178b4:	42a6      	cmp	r6, r4
 80178b6:	d109      	bne.n	80178cc <__libc_init_array+0x24>
 80178b8:	4d0b      	ldr	r5, [pc, #44]	@ (80178e8 <__libc_init_array+0x40>)
 80178ba:	4c0c      	ldr	r4, [pc, #48]	@ (80178ec <__libc_init_array+0x44>)
 80178bc:	f000 f872 	bl	80179a4 <_init>
 80178c0:	1b64      	subs	r4, r4, r5
 80178c2:	10a4      	asrs	r4, r4, #2
 80178c4:	2600      	movs	r6, #0
 80178c6:	42a6      	cmp	r6, r4
 80178c8:	d105      	bne.n	80178d6 <__libc_init_array+0x2e>
 80178ca:	bd70      	pop	{r4, r5, r6, pc}
 80178cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80178d0:	4798      	blx	r3
 80178d2:	3601      	adds	r6, #1
 80178d4:	e7ee      	b.n	80178b4 <__libc_init_array+0xc>
 80178d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80178da:	4798      	blx	r3
 80178dc:	3601      	adds	r6, #1
 80178de:	e7f2      	b.n	80178c6 <__libc_init_array+0x1e>
 80178e0:	08017a74 	.word	0x08017a74
 80178e4:	08017a74 	.word	0x08017a74
 80178e8:	08017a74 	.word	0x08017a74
 80178ec:	08017a78 	.word	0x08017a78

080178f0 <__retarget_lock_acquire_recursive>:
 80178f0:	4770      	bx	lr

080178f2 <__retarget_lock_release_recursive>:
 80178f2:	4770      	bx	lr

080178f4 <memcpy>:
 80178f4:	440a      	add	r2, r1
 80178f6:	4291      	cmp	r1, r2
 80178f8:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80178fc:	d100      	bne.n	8017900 <memcpy+0xc>
 80178fe:	4770      	bx	lr
 8017900:	b510      	push	{r4, lr}
 8017902:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017906:	f803 4f01 	strb.w	r4, [r3, #1]!
 801790a:	4291      	cmp	r1, r2
 801790c:	d1f9      	bne.n	8017902 <memcpy+0xe>
 801790e:	bd10      	pop	{r4, pc}

08017910 <_free_r>:
 8017910:	b538      	push	{r3, r4, r5, lr}
 8017912:	4605      	mov	r5, r0
 8017914:	2900      	cmp	r1, #0
 8017916:	d041      	beq.n	801799c <_free_r+0x8c>
 8017918:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801791c:	1f0c      	subs	r4, r1, #4
 801791e:	2b00      	cmp	r3, #0
 8017920:	bfb8      	it	lt
 8017922:	18e4      	addlt	r4, r4, r3
 8017924:	f7ff ff96 	bl	8017854 <__malloc_lock>
 8017928:	4a1d      	ldr	r2, [pc, #116]	@ (80179a0 <_free_r+0x90>)
 801792a:	6813      	ldr	r3, [r2, #0]
 801792c:	b933      	cbnz	r3, 801793c <_free_r+0x2c>
 801792e:	6063      	str	r3, [r4, #4]
 8017930:	6014      	str	r4, [r2, #0]
 8017932:	4628      	mov	r0, r5
 8017934:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017938:	f7ff bf92 	b.w	8017860 <__malloc_unlock>
 801793c:	42a3      	cmp	r3, r4
 801793e:	d908      	bls.n	8017952 <_free_r+0x42>
 8017940:	6820      	ldr	r0, [r4, #0]
 8017942:	1821      	adds	r1, r4, r0
 8017944:	428b      	cmp	r3, r1
 8017946:	bf01      	itttt	eq
 8017948:	6819      	ldreq	r1, [r3, #0]
 801794a:	685b      	ldreq	r3, [r3, #4]
 801794c:	1809      	addeq	r1, r1, r0
 801794e:	6021      	streq	r1, [r4, #0]
 8017950:	e7ed      	b.n	801792e <_free_r+0x1e>
 8017952:	461a      	mov	r2, r3
 8017954:	685b      	ldr	r3, [r3, #4]
 8017956:	b10b      	cbz	r3, 801795c <_free_r+0x4c>
 8017958:	42a3      	cmp	r3, r4
 801795a:	d9fa      	bls.n	8017952 <_free_r+0x42>
 801795c:	6811      	ldr	r1, [r2, #0]
 801795e:	1850      	adds	r0, r2, r1
 8017960:	42a0      	cmp	r0, r4
 8017962:	d10b      	bne.n	801797c <_free_r+0x6c>
 8017964:	6820      	ldr	r0, [r4, #0]
 8017966:	4401      	add	r1, r0
 8017968:	1850      	adds	r0, r2, r1
 801796a:	4283      	cmp	r3, r0
 801796c:	6011      	str	r1, [r2, #0]
 801796e:	d1e0      	bne.n	8017932 <_free_r+0x22>
 8017970:	6818      	ldr	r0, [r3, #0]
 8017972:	685b      	ldr	r3, [r3, #4]
 8017974:	6053      	str	r3, [r2, #4]
 8017976:	4408      	add	r0, r1
 8017978:	6010      	str	r0, [r2, #0]
 801797a:	e7da      	b.n	8017932 <_free_r+0x22>
 801797c:	d902      	bls.n	8017984 <_free_r+0x74>
 801797e:	230c      	movs	r3, #12
 8017980:	602b      	str	r3, [r5, #0]
 8017982:	e7d6      	b.n	8017932 <_free_r+0x22>
 8017984:	6820      	ldr	r0, [r4, #0]
 8017986:	1821      	adds	r1, r4, r0
 8017988:	428b      	cmp	r3, r1
 801798a:	bf04      	itt	eq
 801798c:	6819      	ldreq	r1, [r3, #0]
 801798e:	685b      	ldreq	r3, [r3, #4]
 8017990:	6063      	str	r3, [r4, #4]
 8017992:	bf04      	itt	eq
 8017994:	1809      	addeq	r1, r1, r0
 8017996:	6021      	streq	r1, [r4, #0]
 8017998:	6054      	str	r4, [r2, #4]
 801799a:	e7ca      	b.n	8017932 <_free_r+0x22>
 801799c:	bd38      	pop	{r3, r4, r5, pc}
 801799e:	bf00      	nop
 80179a0:	2001bbd4 	.word	0x2001bbd4

080179a4 <_init>:
 80179a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80179a6:	bf00      	nop
 80179a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80179aa:	bc08      	pop	{r3}
 80179ac:	469e      	mov	lr, r3
 80179ae:	4770      	bx	lr

080179b0 <_fini>:
 80179b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80179b2:	bf00      	nop
 80179b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80179b6:	bc08      	pop	{r3}
 80179b8:	469e      	mov	lr, r3
 80179ba:	4770      	bx	lr
