--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml cnt_dac.twx cnt_dac.ncd -o cnt_dac.twr cnt_dac.pcf

Design file:              cnt_dac.ncd
Physical constraint file: cnt_dac.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
DATO_OK     |    0.797(R)|      FAST  |    0.282(R)|      SLOW  |CLK_BUFGP         |   0.000|
RST         |    0.409(R)|      FAST  |    0.528(R)|      SLOW  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
SCLK        |         7.677(R)|      SLOW  |         4.130(R)|      FAST  |CLK_BUFGP         |   0.000|
SYNC        |         7.344(R)|      SLOW  |         3.962(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    1.519|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
DATO1<0>       |D1             |    7.502|
DATO1<1>       |D1             |    7.803|
DATO1<2>       |D1             |    7.224|
DATO1<3>       |D1             |    7.141|
DATO1<4>       |D1             |    7.650|
DATO1<5>       |D1             |    7.424|
DATO1<6>       |D1             |    7.078|
DATO1<7>       |D1             |    7.122|
DATO2<0>       |D2             |    7.126|
DATO2<1>       |D2             |    7.188|
DATO2<2>       |D2             |    6.904|
DATO2<3>       |D2             |    6.948|
DATO2<4>       |D2             |    6.694|
DATO2<5>       |D2             |    7.156|
DATO2<6>       |D2             |    7.655|
DATO2<7>       |D2             |    7.285|
---------------+---------------+---------+


Analysis completed Sun Dec 07 00:26:53 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 262 MB



