WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 1000000
Simulation Instructions: 1000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 1000000 cycles: 251167 cumulative IPC: 3.981 (Simulation time: 00 hr 00 min 08 sec)
Warmup complete CPU 0 instructions: 1000000 cycles: 251167 cumulative IPC: 3.981 (Simulation time: 00 hr 00 min 08 sec)
Simulation finished CPU 0 instructions: 1000000 cycles: 15931125 cumulative IPC: 0.06277 (Simulation time: 00 hr 01 min 31 sec)
Simulation complete CPU 0 instructions: 1000000 cycles: 15931125 cumulative IPC: 0.06277 (Simulation time: 00 hr 01 min 31 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/mcf_158B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.06277 instructions: 1000000 cycles: 15931125
CPU 0 Branch Prediction Accuracy: 90.83% MPKI: 27.97 Average ROB Occupancy at Mispredict: 17.34
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.259
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 27.7
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:     150902 HIT:      61545 MISS:      89357
LLC LOAD         ACCESS:     144499 HIT:      57207 MISS:      87292
LLC RFO          ACCESS:        137 HIT:         99 MISS:         38
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       1850 HIT:       1850 MISS:          0
LLC TRANSLATION  ACCESS:       4416 HIT:       2389 MISS:       2027
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 568 cycles
cpu0_DTLB TOTAL        ACCESS:     277267 HIT:      30704 MISS:     246563
cpu0_DTLB LOAD         ACCESS:     277267 HIT:      30704 MISS:     246563
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 12.52 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:     307698 HIT:      30683 MISS:     277015
cpu0_L1D LOAD         ACCESS:     293209 HIT:      21797 MISS:     271412
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:       9134 HIT:       8737 MISS:        397
cpu0_L1D TRANSLATION  ACCESS:       5355 HIT:        149 MISS:       5206
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 201.5 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     191768 HIT:      42716 MISS:     149052
cpu0_L2C LOAD         ACCESS:     183838 HIT:      39339 MISS:     144499
cpu0_L2C RFO          ACCESS:        222 HIT:         85 MISS:        137
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       2512 HIT:       2512 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:       5196 HIT:        780 MISS:       4416
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 361.1 cycles
cpu0_STLB TOTAL        ACCESS:     176844 HIT:     172684 MISS:       4160
cpu0_STLB LOAD         ACCESS:     176844 HIT:     172684 MISS:       4160
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 432.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        526
  ROW_BUFFER_MISS:      88823
 AVG DBUS CONGESTED CYCLE: 3.985
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        286
  FULL:        450
Heartbeat CPU 0 instructions: 180000002 cycles: 1169657809 heartbeat IPC: 0.06792 cumulative IPC: 0.06992 (Simulation time: 02 hr 12 min 55 sec)
Heartbeat CPU 0 instructions: 190000000 cycles: 1316825354 heartbeat IPC: 0.06795 cumulative IPC: 0.0697 (Simulation time: 02 hr 25 min 15 sec)
Heartbeat CPU 0 instructions: 200000000 cycles: 1453081450 heartbeat IPC: 0.07339 cumulative IPC: 0.07005 (Simulation time: 02 hr 36 min 35 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 1427537870 cumulative IPC: 0.07005 (Simulation time: 02 hr 36 min 35 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 1427537870 cumulative IPC: 0.07005 (Simulation time: 02 hr 36 min 35 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/mcf_158B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.07005 instructions: 100000001 cycles: 1427537870
CPU 0 Branch Prediction Accuracy: 87.36% MPKI: 35.71 Average ROB Occupancy at Mispredict: 17.62
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.864
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 34.8
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:   14166491 HIT:    5327280 MISS:    8839211
LLC LOAD         ACCESS:   11379746 HIT:    3466053 MISS:    7913693
LLC RFO          ACCESS:     139054 HIT:      41256 MISS:      97798
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:    1612052 HIT:    1611894 MISS:        158
LLC TRANSLATION  ACCESS:    1035639 HIT:     208077 MISS:     827562
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 517.7 cycles
cpu0_DTLB TOTAL        ACCESS:   29253991 HIT:   12870926 MISS:   16383065
cpu0_DTLB LOAD         ACCESS:   29253991 HIT:   12870926 MISS:   16383065
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 34.28 cycles
cpu0_ITLB TOTAL        ACCESS:          4 HIT:          4 MISS:          0
cpu0_ITLB LOAD         ACCESS:          4 HIT:          4 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:   34675747 HIT:   11515957 MISS:   23159790
cpu0_L1D LOAD         ACCESS:   29288556 HIT:    7697794 MISS:   21590762
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    3923961 HIT:    3679053 MISS:     244908
cpu0_L1D TRANSLATION  ACCESS:    1463230 HIT:     139110 MISS:    1324120
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 215.9 cycles
cpu0_L1I TOTAL        ACCESS:          4 HIT:          4 MISS:          0
cpu0_L1I LOAD         ACCESS:          4 HIT:          4 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:   18082218 HIT:    5527743 MISS:   12554475
cpu0_L2C LOAD         ACCESS:   14556887 HIT:    3177141 MISS:   11379746
cpu0_L2C RFO          ACCESS:     200047 HIT:      60993 MISS:     139054
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:    2002583 HIT:    2002547 MISS:         36
cpu0_L2C TRANSLATION  ACCESS:    1322701 HIT:     287062 MISS:    1035639
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 385.2 cycles
cpu0_STLB TOTAL        ACCESS:   11731789 HIT:   10660368 MISS:    1071421
cpu0_STLB LOAD         ACCESS:   11731789 HIT:   10660368 MISS:    1071421
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 451.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     196024
  ROW_BUFFER_MISS:    8641299
 AVG DBUS CONGESTED CYCLE: 3.955
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      40705
  FULL:    1330329
