{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654389228758 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654389228780 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 04 18:33:48 2022 " "Processing started: Sat Jun 04 18:33:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654389228780 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654389228780 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_logic -c alu_logic " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_logic -c alu_logic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654389228781 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654389230081 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654389230081 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "alu_logic.v " "Can't analyze file -- file alu_logic.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1654389245154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_logic-LogicFunc " "Found design unit 1: alu_logic-LogicFunc" {  } { { "alu_logic.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/alu_logic.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654389245902 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_logic " "Found entity 1: alu_logic" {  } { { "alu_logic.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/alu_logic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654389245902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654389245902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testingblock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testingblock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testingblock " "Found entity 1: testingblock" {  } { { "testingblock.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/testingblock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654389245914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654389245914 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_logic " "Elaborating entity \"alu_logic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654389246010 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1654389247028 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654389247496 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654389247496 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "48 " "Design contains 48 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ap\[0\] " "No output dependent on input pin \"ap\[0\]\"" {  } { { "alu_logic.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/alu_logic.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654389247557 "|alu_logic|ap[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ap\[1\] " "No output dependent on input pin \"ap\[1\]\"" {  } { { "alu_logic.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/alu_logic.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654389247557 "|alu_logic|ap[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ap\[2\] " "No output dependent on input pin \"ap\[2\]\"" {  } { { "alu_logic.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/alu_logic.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654389247557 "|alu_logic|ap[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ap\[3\] " "No output dependent on input pin \"ap\[3\]\"" {  } { { "alu_logic.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/alu_logic.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654389247557 "|alu_logic|ap[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ap\[4\] " "No output dependent on input pin \"ap\[4\]\"" {  } { { "alu_logic.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/alu_logic.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654389247557 "|alu_logic|ap[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ap\[5\] " "No output dependent on input pin \"ap\[5\]\"" {  } { { "alu_logic.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/alu_logic.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654389247557 "|alu_logic|ap[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ap\[6\] " "No output dependent on input pin \"ap\[6\]\"" {  } { { "alu_logic.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/alu_logic.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654389247557 "|alu_logic|ap[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ap\[7\] " "No output dependent on input pin \"ap\[7\]\"" {  } { { "alu_logic.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/alu_logic.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654389247557 "|alu_logic|ap[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ap\[8\] " "No output dependent on input pin \"ap\[8\]\"" {  } { { "alu_logic.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/alu_logic.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654389247557 "|alu_logic|ap[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ap\[9\] " "No output dependent on input pin \"ap\[9\]\"" {  } { { "alu_logic.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/alu_logic.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654389247557 "|alu_logic|ap[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ap\[10\] " "No output dependent on input pin \"ap\[10\]\"" {  } { { "alu_logic.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/alu_logic.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654389247557 "|alu_logic|ap[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ap\[11\] " "No output dependent on input pin \"ap\[11\]\"" {  } { { "alu_logic.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/alu_logic.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654389247557 "|alu_logic|ap[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ap\[12\] " "No output dependent on input pin \"ap\[12\]\"" {  } { { "alu_logic.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/alu_logic.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654389247557 "|alu_logic|ap[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ap\[13\] " "No output dependent on input pin \"ap\[13\]\"" {  } { { "alu_logic.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/alu_logic.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654389247557 "|alu_logic|ap[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ap\[14\] " "No output dependent on input pin \"ap\[14\]\"" {  } { { "alu_logic.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/alu_logic.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654389247557 "|alu_logic|ap[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ap\[15\] " "No output dependent on input pin \"ap\[15\]\"" {  } { { "alu_logic.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/alu_logic.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654389247557 "|alu_logic|ap[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bp\[0\] " "No output dependent on input pin \"bp\[0\]\"" {  } { { "alu_logic.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/alu_logic.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654389247557 "|alu_logic|bp[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bp\[1\] " "No output dependent on input pin \"bp\[1\]\"" {  } { { "alu_logic.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/alu_logic.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654389247557 "|alu_logic|bp[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bp\[2\] " "No output dependent on input pin \"bp\[2\]\"" {  } { { "alu_logic.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/alu_logic.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654389247557 "|alu_logic|bp[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bp\[3\] " "No output dependent on input pin \"bp\[3\]\"" {  } { { "alu_logic.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/alu_logic.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654389247557 "|alu_logic|bp[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bp\[4\] " "No output dependent on input pin \"bp\[4\]\"" {  } { { "alu_logic.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/alu_logic.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654389247557 "|alu_logic|bp[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bp\[5\] " "No output dependent on input pin \"bp\[5\]\"" {  } { { "alu_logic.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/alu_logic.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654389247557 "|alu_logic|bp[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bp\[6\] " "No output dependent on input pin \"bp\[6\]\"" {  } { { "alu_logic.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/alu_logic.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654389247557 "|alu_logic|bp[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bp\[7\] " "No output dependent on input pin \"bp\[7\]\"" {  } { { "alu_logic.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/alu_logic.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654389247557 "|alu_logic|bp[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bp\[8\] " "No output dependent on input pin \"bp\[8\]\"" {  } { { "alu_logic.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/alu_logic.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654389247557 "|alu_logic|bp[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bp\[9\] " "No output dependent on input pin \"bp\[9\]\"" {  } { { "alu_logic.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/alu_logic.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654389247557 "|alu_logic|bp[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bp\[10\] " "No output dependent on input pin \"bp\[10\]\"" {  } { { "alu_logic.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/alu_logic.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654389247557 "|alu_logic|bp[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bp\[11\] " "No output dependent on input pin \"bp\[11\]\"" {  } { { "alu_logic.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/alu_logic.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654389247557 "|alu_logic|bp[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bp\[12\] " "No output dependent on input pin \"bp\[12\]\"" {  } { { "alu_logic.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/alu_logic.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654389247557 "|alu_logic|bp[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bp\[13\] " "No output dependent on input pin \"bp\[13\]\"" {  } { { "alu_logic.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/alu_logic.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654389247557 "|alu_logic|bp[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bp\[14\] " "No output dependent on input pin \"bp\[14\]\"" {  } { { "alu_logic.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/alu_logic.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654389247557 "|alu_logic|bp[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bp\[15\] " "No output dependent on input pin \"bp\[15\]\"" {  } { { "alu_logic.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/alu_logic.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654389247557 "|alu_logic|bp[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fp\[0\] " "No output dependent on input pin \"fp\[0\]\"" {  } { { "alu_logic.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/alu_logic.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654389247557 "|alu_logic|fp[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fp\[1\] " "No output dependent on input pin \"fp\[1\]\"" {  } { { "alu_logic.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/alu_logic.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654389247557 "|alu_logic|fp[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fp\[2\] " "No output dependent on input pin \"fp\[2\]\"" {  } { { "alu_logic.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/alu_logic.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654389247557 "|alu_logic|fp[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fp\[3\] " "No output dependent on input pin \"fp\[3\]\"" {  } { { "alu_logic.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/alu_logic.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654389247557 "|alu_logic|fp[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fp\[4\] " "No output dependent on input pin \"fp\[4\]\"" {  } { { "alu_logic.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/alu_logic.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654389247557 "|alu_logic|fp[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fp\[5\] " "No output dependent on input pin \"fp\[5\]\"" {  } { { "alu_logic.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/alu_logic.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654389247557 "|alu_logic|fp[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fp\[6\] " "No output dependent on input pin \"fp\[6\]\"" {  } { { "alu_logic.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/alu_logic.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654389247557 "|alu_logic|fp[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fp\[7\] " "No output dependent on input pin \"fp\[7\]\"" {  } { { "alu_logic.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/alu_logic.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654389247557 "|alu_logic|fp[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fp\[8\] " "No output dependent on input pin \"fp\[8\]\"" {  } { { "alu_logic.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/alu_logic.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654389247557 "|alu_logic|fp[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fp\[9\] " "No output dependent on input pin \"fp\[9\]\"" {  } { { "alu_logic.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/alu_logic.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654389247557 "|alu_logic|fp[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fp\[10\] " "No output dependent on input pin \"fp\[10\]\"" {  } { { "alu_logic.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/alu_logic.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654389247557 "|alu_logic|fp[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fp\[11\] " "No output dependent on input pin \"fp\[11\]\"" {  } { { "alu_logic.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/alu_logic.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654389247557 "|alu_logic|fp[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fp\[12\] " "No output dependent on input pin \"fp\[12\]\"" {  } { { "alu_logic.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/alu_logic.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654389247557 "|alu_logic|fp[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fp\[13\] " "No output dependent on input pin \"fp\[13\]\"" {  } { { "alu_logic.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/alu_logic.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654389247557 "|alu_logic|fp[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fp\[14\] " "No output dependent on input pin \"fp\[14\]\"" {  } { { "alu_logic.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/alu_logic.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654389247557 "|alu_logic|fp[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fp\[15\] " "No output dependent on input pin \"fp\[15\]\"" {  } { { "alu_logic.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/alu_logic.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654389247557 "|alu_logic|fp[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1654389247557 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "112 " "Implemented 112 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "80 " "Implemented 80 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654389247560 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654389247560 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654389247560 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654389247560 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654389247591 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 04 18:34:07 2022 " "Processing ended: Sat Jun 04 18:34:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654389247591 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654389247591 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654389247591 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654389247591 ""}
