module counter
(
    input clk, //clock input 
    input reset, //reset input
    input enable, //enable input
    output reg[3:0] count //output counting from 0 to 15 (4 bits)
);

always @ (posedge clk or posedge reset) //create a clocked always statement
begin
    if (reset) //if reset is triggered
        count <= 4'b0; //set the count to 0
    else if (enable) //if enable is high
        count <= count + 1; //increment the count by 1
end

endmodule //end of module