// Seed: 3024881479
module module_0 (
    input wor id_0,
    input wand id_1,
    input supply1 id_2,
    input tri id_3,
    output tri0 id_4
);
endmodule
module module_1 (
    output wand id_0,
    input supply0 id_1,
    input wor id_2,
    input wire id_3,
    input wand id_4,
    output supply1 id_5,
    output supply1 id_6,
    input supply0 id_7,
    input supply1 id_8,
    input tri id_9,
    output wor id_10,
    input tri1 id_11
);
  wire id_13;
  module_0(
      id_11, id_11, id_8, id_3, id_10
  ); id_14(
      .id_0(1'b0), .id_1(id_8), .id_2(1 * id_3), .id_3(id_13), .id_4(id_1#(.id_5(1)))
  );
  always @(negedge 1) begin
    id_6 = 1'b0;
  end
endmodule
