\hypertarget{struct_i_w_d_g___type_def}{\section{I\-W\-D\-G\-\_\-\-Type\-Def Struct Reference}
\label{struct_i_w_d_g___type_def}\index{I\-W\-D\-G\-\_\-\-Type\-Def@{I\-W\-D\-G\-\_\-\-Type\-Def}}
}


Independent W\-A\-T\-C\-H\-D\-O\-G.  




{\ttfamily \#include $<$stm32f10x.\-h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_i_w_d_g___type_def_a63089aaa5f4ad34ee2677ebcdee49cd9}{K\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_i_w_d_g___type_def_a5f2717885ff171e686e0347af9e6b68d}{P\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_i_w_d_g___type_def_aa3703eaa40e447dcacc69c0827595532}{R\-L\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_i_w_d_g___type_def_a9bbfbe921f2acfaf58251849bd0a511c}{S\-R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Independent W\-A\-T\-C\-H\-D\-O\-G. 

\subsection{Member Data Documentation}
\hypertarget{struct_i_w_d_g___type_def_a63089aaa5f4ad34ee2677ebcdee49cd9}{\index{I\-W\-D\-G\-\_\-\-Type\-Def@{I\-W\-D\-G\-\_\-\-Type\-Def}!K\-R@{K\-R}}
\index{K\-R@{K\-R}!IWDG_TypeDef@{I\-W\-D\-G\-\_\-\-Type\-Def}}
\subsubsection[{K\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t I\-W\-D\-G\-\_\-\-Type\-Def\-::\-K\-R}}\label{struct_i_w_d_g___type_def_a63089aaa5f4ad34ee2677ebcdee49cd9}
I\-W\-D\-G Key register, Address offset\-: 0x00

Key register, Address offset\-: 0x00 \hypertarget{struct_i_w_d_g___type_def_a5f2717885ff171e686e0347af9e6b68d}{\index{I\-W\-D\-G\-\_\-\-Type\-Def@{I\-W\-D\-G\-\_\-\-Type\-Def}!P\-R@{P\-R}}
\index{P\-R@{P\-R}!IWDG_TypeDef@{I\-W\-D\-G\-\_\-\-Type\-Def}}
\subsubsection[{P\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t I\-W\-D\-G\-\_\-\-Type\-Def\-::\-P\-R}}\label{struct_i_w_d_g___type_def_a5f2717885ff171e686e0347af9e6b68d}
I\-W\-D\-G Prescaler register, Address offset\-: 0x04

Prescaler register, Address offset\-: 0x04 \hypertarget{struct_i_w_d_g___type_def_aa3703eaa40e447dcacc69c0827595532}{\index{I\-W\-D\-G\-\_\-\-Type\-Def@{I\-W\-D\-G\-\_\-\-Type\-Def}!R\-L\-R@{R\-L\-R}}
\index{R\-L\-R@{R\-L\-R}!IWDG_TypeDef@{I\-W\-D\-G\-\_\-\-Type\-Def}}
\subsubsection[{R\-L\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t I\-W\-D\-G\-\_\-\-Type\-Def\-::\-R\-L\-R}}\label{struct_i_w_d_g___type_def_aa3703eaa40e447dcacc69c0827595532}
I\-W\-D\-G Reload register, Address offset\-: 0x08

Reload register, Address offset\-: 0x08 \hypertarget{struct_i_w_d_g___type_def_a9bbfbe921f2acfaf58251849bd0a511c}{\index{I\-W\-D\-G\-\_\-\-Type\-Def@{I\-W\-D\-G\-\_\-\-Type\-Def}!S\-R@{S\-R}}
\index{S\-R@{S\-R}!IWDG_TypeDef@{I\-W\-D\-G\-\_\-\-Type\-Def}}
\subsubsection[{S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t I\-W\-D\-G\-\_\-\-Type\-Def\-::\-S\-R}}\label{struct_i_w_d_g___type_def_a9bbfbe921f2acfaf58251849bd0a511c}
I\-W\-D\-G Status register, Address offset\-: 0x0\-C

Status register, Address offset\-: 0x0\-C 

The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
miosix/arch/cortex\-M3\-\_\-stm32/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f10x_8h}{stm32f10x.\-h}\item 
miosix/arch/cortex\-M3\-\_\-stm32f2/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f2xx_8h}{stm32f2xx.\-h}\item 
miosix/arch/cortex\-M3\-\_\-stm32l1/common/\-C\-M\-S\-I\-S/\hyperlink{stm32l1xx_8h}{stm32l1xx.\-h}\item 
miosix/arch/cortex\-M4\-\_\-stm32f4/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f4xx_8h}{stm32f4xx.\-h}\end{DoxyCompactItemize}
