Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.26 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.26 secs
 
--> Reading design: xaui_wrapper_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "xaui_wrapper_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "xaui_wrapper_top"
Output Format                      : NGC
Target Device                      : xc6vlx75tl-1L-ff784

---- Source Options
Top Module Name                    : xaui_wrapper_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"xaui_wrapper/implement"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper_gtx.v" into library work
Parsing module <xaui_wrapper_gtx>.
Analyzing Verilog file "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_tx_sync.v" into library work
Parsing module <xaui_wrapper_tx_sync>.
Analyzing Verilog file "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\frame_gen.v" into library work
Parsing module <FRAME_GEN>.
Analyzing Verilog file "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\frame_check.v" into library work
Parsing module <FRAME_CHECK>.
Analyzing Verilog file "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper.v" into library work
Parsing module <xaui_wrapper>.
Analyzing Verilog file "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" into library work
Parsing module <xaui_wrapper_top>.
Parsing module <data_vio>.
Parsing module <icon>.
Parsing module <ila>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <xaui_wrapper_top>.
WARNING:HDLCompiler:1127 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" Line 639: Assignment to tied_to_vcc_vec_i ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <IBUFDS_GTXE1>.
WARNING:HDLCompiler:1127 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" Line 683: Assignment to q2_clk1_refclk_i_bufg ignored, since the identifier is never used

Elaborating module <xaui_wrapper(WRAPPER_SIM_GTXRESET_SPEEDUP=1)>.
WARNING:HDLCompiler:1127 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper.v" Line 472: Assignment to tied_to_ground_vec_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper.v" Line 473: Assignment to tied_to_vcc_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper.v" Line 474: Assignment to tied_to_vcc_vec_i ignored, since the identifier is never used

Elaborating module <xaui_wrapper_gtx(GTX_SIM_GTXRESET_SPEEDUP=1,GTX_TX_CLK_SOURCE="RXPLL",GTX_POWER_SAVE=10'b0110100)>.
WARNING:HDLCompiler:1127 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper_gtx.v" Line 208: Assignment to tied_to_vcc_vec_i ignored, since the identifier is never used

Elaborating module
<GTXE1(SIM_RECEIVER_DETECT_PASS="TRUE",SIM_TX_ELEC_IDLE_LEVEL="X",SIM_GTXRESET_SPEEDUP=1,SIM_VERSION="2.0",SIM_TXREFCLK_SOURCE=3'b0,SIM_RXREFCLK_SOURCE=3'b0,TX_CLK_SOURCE="RXPLL",TX_OVERSAMPLE_MODE="FALSE",TXPLL_COM_CFG=24'b01000010110100000001010,TXPLL_CP_CFG=8'b01101,TXPLL_DIVSEL_FB=2,TXPLL_DIVSEL_OUT=1,TXPLL_DIVSEL_REF=1,TXPLL_DIVSEL45_FB=5,TXPLL_LKDET_CFG=3'b111,TX_CLK25_DIVIDER=7,TXPLL_SATA=2'b0,TX_TDCC_CFG=2'b11,PMA_CAS_CLK_EN="FALSE",POWER_SAVE=10'b0110100,GEN_TXUSRCLK="TRUE",TX_DATA_WIDTH=20,TX_USRCLK_CFG=6'b0,TXOUTCLK_CTRL="TXPLLREFCLK_DIV1",TXOUTCLK_DLY=10'b0,TX_PMADATA_OPT=1'b1,PMA_TX_CFG=20'b10000000000010000010,TX_BUFFER_USE="FALSE",TX_BYTECLK_CFG=6'b0,TX_EN_RATE_RESET_BUF="TRUE",TX_XCLK_SEL="TXUSR",TX_DLYALIGN_CTRINC=4'b0100,TX_DLYALIGN_LPFINC=4'b0110,TX_DLYALIGN_MONSEL=3'b0,TX_DLYALIGN_OVRDSETTING=8'b10000000,GEARBOX_ENDEC=3'b0,TXGEARBOX_USE="FALSE",TX_DRIVE_MODE="DIRECT",TX_IDLE_ASSERT_DELAY=3'b100,TX_IDLE_DEASSERT_DELAY=3'b010,TXDRIVE_LOOPBACK_HIZ="FALSE",TXDRIVE_LOOPBACK_PD="FALSE",COM_BURST
_VAL=4'b1111,TX_DEEMPH_0=5'b11010,TX_DEEMPH_1=5'b10000,TX_MARGIN_FULL_0=7'b1001110,TX_MARGIN_FULL_1=7'b1001001,TX_MARGIN_FULL_2=7'b1000101,TX_MARGIN_FULL_3=7'b1000010,TX_MARGIN_FULL_4=7'b1000000,TX_MARGIN_LOW_0=7'b1000110,TX_MARGIN_LOW_1=7'b1000100,TX_MARGIN_LOW_2=7'b1000010,TX_MARGIN_LOW_3=7'b1000000,TX_MARGIN_LOW_4=7'b1000000,RX_OVERSAMPLE_MODE="FALSE",RXPLL_COM_CFG=24'b01000010110100000001010,RXPLL_CP_CFG=8'b01101,RXPLL_DIVSEL_FB=2,RXPLL_DIVSEL_OUT=1,RXPLL_DIVSEL_REF=1,RXPLL_DIVSEL45_FB=5,RXPLL_LKDET_CFG=3'b111,RX_CLK25_DIVIDER=7,GEN_RXUSRCLK="TRUE",RX_DATA_WIDTH=20,RXRECCLK_CTRL="RXRECCLKPMA_DIV2",RXRECCLK_DLY=10'b0,RXUSRCLK_DLY=16'b0,AC_CAP_DIS="TRUE",CDR_PH_ADJ_TIME=5'b10100,OOBDETECT_THRESHOLD=3'b011,PMA_CDR_SCAN=27'b110010000000100000001001100,PMA_RX_CFG=25'b010111001110000000001000,RCV_TERM_GND="FALSE",RCV_TERM_VTTRX="FALSE",RX_EN_IDLE_HOLD_CDR="FALSE",RX_EN_IDLE_RESET_FR="TRUE",RX_EN_IDLE_RESET_PH="TRUE",TX_DETECT_RX_CFG=14'b01100000110010,TERMINATION_CTRL=5'b0,TERMINATION_OVRD="FALSE",CM_TRIM=2'b01
,PMA_RXSYNC_CFG=7'b0,PMA_CFG=76'b01000000000000000000000001000000000000000000000000000000000000000011,BGTEST_CFG=2'b0,BIAS_CFG=17'b0,DFE_CAL_TIME=5'b01100,DFE_CFG=8'b011011,RX_EN_IDLE_HOLD_DFE="TRUE",RX_EYE_OFFSET=8'b01001100,RX_EYE_SCANMODE=2'b0,RXPRBSERR_LOOPBACK=1'b0,ALIGN_COMMA_WORD=1,COMMA_10B_ENABLE=10'b01111111,COMMA_DOUBLE="FALSE",DEC_MCOMMA_DETECT="TRUE",DEC_PCOMMA_DETECT="TRUE",DEC_VALID_COMMA_ONLY="TRUE",MCOMMA_10B_VALUE=10'b1010000011,MCOMMA_DETECT="TRUE",PCOMMA_10B_VALUE=10'b0101111100,PCOMMA_DETECT="TRUE",RX_DECODE_SEQ_MATCH="TRUE",RX_SLIDE_AUTO_WAIT=5,RX_SLIDE_MODE="OFF",SHOW_REALIGN_COMMA="TRUE",RX_LOS_INVALID_INCR=1,RX_LOS_THRESHOLD=4,RX_LOSS_OF_SYNC_FSM="TRUE",RXGEARBOX_USE="FALSE",RX_BUFFER_USE="TRUE",RX_EN_IDLE_RESET_BUF="TRUE",RX_EN_MODE_RESET_BUF="TRUE",RX_EN_RATE_RESET_BUF="TRUE",RX_EN_REALIGN_RESET_BUF="FALSE",RX_EN_REALIGN_RESET_BUF2="FALSE",RX_FIFO_ADDR_MODE="FULL",RX_IDLE_HI_CNT=4'b1000,RX_IDLE_LO_CNT=4'b0,RX_XCLK_SEL="RXREC",RX_DLYALIGN_CTRINC=4'b1110,RX_DLYALIGN_EDGESET=5'b010,RX_
DLYALIGN_LPFINC=4'b1110,RX_DLYALIGN_MONSEL=3'b0,RX_DLYALIGN_OVRDSETTING=8'b10000000,CLK_COR_ADJ_LEN=1,CLK_COR_DET_LEN=1,CLK_COR_INSERT_IDLE_FLAG="FALSE",CLK_COR_KEEP_IDLE="FALSE",CLK_COR_MAX_LAT=20,CLK_COR_MIN_LAT=18,CLK_COR_PRECEDENCE="TRUE",CLK_COR_REPEAT_WAIT=0,CLK_COR_SEQ_1_1=10'b0100011100,CLK_COR_SEQ_1_2=10'b0100000000,CLK_COR_SEQ_1_3=10'b0100000000,CLK_COR_SEQ_1_4=10'b0100000000,CLK_COR_SEQ_1_ENABLE=4'b1111,CLK_COR_SEQ_2_1=10'b0100000000,CLK_COR_SEQ_2_2=10'b0100000000,CLK_COR_SEQ_2_3=10'b0100000000,CLK_COR_SEQ_2_4=10'b0100000000,CLK_COR_SEQ_2_ENABLE=4'b1111,CLK_COR_SEQ_2_USE="FALSE",CLK_CORRECT_USE="TRUE",CHAN_BOND_1_MAX_SKEW=7,CHAN_BOND_2_MAX_SKEW=1,CHAN_BOND_KEEP_ALIGN="FALSE",CHAN_BOND_SEQ_1_1=10'b0101111100,CHAN_BOND_SEQ_1_2=10'b0,CHAN_BOND_SEQ_1_3=10'b0,CHAN_BOND_SEQ_1_4=10'b0,CHAN_BOND_SEQ_1_ENABLE=4'b1111,CHAN_BOND_SEQ_2_1=10'b0,CHAN_BOND_SEQ_2_2=10'b0,CHAN_BOND_SEQ_2_3=10'b0,CHAN_BOND_SEQ_2_4=10'b0,CHAN_BOND_SEQ_2_CFG=5'b0,CHAN_BOND_SEQ_2_ENABLE=4'b1111,CHAN_BOND_SEQ_2_USE="FALSE",CHAN_BOND_SEQ
_LEN=1,PCI_EXPRESS_MODE="FALSE",SAS_MAX_COMSAS=52,SAS_MIN_COMSAS=40,SATA_BURST_VAL=3'b100,SATA_IDLE_VAL=3'b100,SATA_MAX_BURST=7,SATA_MAX_INIT=22,SATA_MAX_WAKE=7,SATA_MIN_BURST=4,SATA_MIN_INIT=12,SATA_MIN_WAKE=4,TRANS_TIME_FROM_P2=12'b0111100,TRANS_TIME_NON_P2=8'b011001,TRANS_TIME_RATE=8'b11111111,TRANS_TIME_TO_P2=10'b01100100>.
WARNING:HDLCompiler:1127 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper_gtx.v" Line 461: Assignment to rxchariscomma_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper_gtx.v" Line 462: Assignment to rxcharisk_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper_gtx.v" Line 464: Assignment to rxdisperr_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper_gtx.v" Line 465: Assignment to rxnotintable_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" Line 744: Assignment to gtx0_rxchbondo_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" Line 765: Assignment to gtx0_rxelecidle_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" Line 787: Assignment to gtx0_drdy_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" Line 788: Assignment to gtx0_drpdo_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" Line 862: Assignment to gtx1_rxelecidle_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" Line 884: Assignment to gtx1_drdy_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" Line 885: Assignment to gtx1_drpdo_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" Line 891: Assignment to gtx1_txoutclk_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" Line 959: Assignment to gtx2_rxelecidle_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" Line 981: Assignment to gtx2_drdy_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" Line 982: Assignment to gtx2_drpdo_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" Line 988: Assignment to gtx2_txoutclk_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" Line 1035: Assignment to gtx3_rxchbondo_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" Line 1056: Assignment to gtx3_rxelecidle_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" Line 1078: Assignment to gtx3_drdy_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" Line 1079: Assignment to gtx3_drpdo_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" Line 1085: Assignment to gtx3_txoutclk_i ignored, since the identifier is never used

Elaborating module <xaui_wrapper_tx_sync(SIM_TXPMASETPHASE_SPEEDUP=1)>.

Elaborating module
<FRAME_GEN(WORDS_IN_BRAM=512,MEM_00=256'b011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000,MEM_01=256'b0111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111,MEM_02=256'b01011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111,MEM_03=256'b01111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000
000101111,MEM_04=256'b010011100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111,MEM_05=256'b010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111,MEM_06=256'b011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111,MEM_07=256'b011111000111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111,ME
M_08=256'b011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000,MEM_09=256'b0111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111,MEM_0A=256'b01011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111,MEM_0B=256'b01111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111,MEM_0C=256'b010011100
100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111,MEM_0D=256'b010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111,MEM_0E=256'b011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111,MEM_0F=256'b011111000111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111,MEM_10=256'b011100000110100000000
000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000,MEM_11=256'b0111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111,MEM_12=256'b01011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111,MEM_13=256'b01111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111,MEM_14=256'b0100111001001101000000000000000001001100
01001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111,MEM_15=256'b010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111,MEM_16=256'b011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111,MEM_17=256'b011111000111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111,MEM_18=256'b0111000001101000000000000000000001100000010110000000
00000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000,MEM_19=256'b0111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111,MEM_1A=256'b01011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111,MEM_1B=256'b01111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111,MEM_1C=256'b01001110010011010000000000000000010011000100101100000000000000000100101
0010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111,MEM_1D=256'b010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111,MEM_1E=256'b011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111,MEM_1F=256'b011111000111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111,MEM_20=256'b01110000011010000000000000000000011000000101100000000000000000000101000001001000000
0000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000,MEM_21=256'b0111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111,MEM_22=256'b01011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111,MEM_23=256'b01111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111,MEM_24=256'b010011100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010
000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111,MEM_25=256'b010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111,MEM_26=256'b011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111,MEM_27=256'b011111000111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111,MEM_28=256'b011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000
000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000,MEM_29=256'b0111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111,MEM_2A=256'b01011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111,MEM_2B=256'b01111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111,MEM_2C=256'b0100111001001101000000000000000001001100010010110000000000000000010010100100100100000000000000000100100001000111000000000000000001000
11001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111,MEM_2D=256'b010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111,MEM_2E=256'b011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111,MEM_2F=256'b011111000111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111,MEM_30=256'b0111000001101000000000000000000001100000010110000000000000000000010100000100100000000000000000000100000000111000000000000000000000110000001010000
00000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000,MEM_31=256'b0111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111,MEM_32=256'b01011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111,MEM_33=256'b01111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111,MEM_34=256'b01001110010011010000000000000000010011000100101100000000000000000100101001001001000000000000000001001000010001110000000000000000010001100100010100000000000000000100
0100010000110000000000000000010000100100000100000000000000000100000000111111,MEM_35=256'b010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111,MEM_36=256'b011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111,MEM_37=256'b011111000111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111,MEM_38=256'b01110000011010000000000000000000011000000101100000000000000000000101000001001000000000000000000001000000001110000000000000000000001100000010100000000000000000000010000000011000
0000000000000000000101011110000000000000000000000000100000000,MEM_39=256'b0111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111,MEM_3A=256'b01011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111,MEM_3B=256'b01111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111,MEM_3C=256'b010011100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010
000100100000100000000000000000100000000111111,MEM_3D=256'b010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111,MEM_3E=256'b011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111,MEM_3F=256'b011111000111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111,MEMP_00=256'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000010000,MEMP_01=256'b010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000,MEMP_02=256'b010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000,MEMP_03=256'b010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000,MEMP_04=256'b0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000,MEMP_05=256'b010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000,MEMP_06=256'b010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000,MEMP_07=256'b010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000>.

Elaborating module
<RAMB16_S36_S36(INIT_00=256'b011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000,INIT_01=256'b0111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111,INIT_02=256'b01011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111,INIT_03=256'b01111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111
,INIT_04=256'b010011100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111,INIT_05=256'b010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111,INIT_06=256'b011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111,INIT_07=256'b011111000111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111,INIT_08
=256'b011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000,INIT_09=256'b0111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111,INIT_0A=256'b01011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111,INIT_0B=256'b01111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111,INIT_0C=256'b010011100
100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111,INIT_0D=256'b010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111,INIT_0E=256'b011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111,INIT_0F=256'b011111000111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111,INIT_10=256'b01110000011010000
0000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000,INIT_11=256'b0111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111,INIT_12=256'b01011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111,INIT_13=256'b01111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111,INIT_14=256'b01001110010011010000000000000000
0100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111,INIT_15=256'b010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111,INIT_16=256'b011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111,INIT_17=256'b011111000111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111,INIT_18=256'b0111000001101000000000000000000001100000
01011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000,INIT_19=256'b0111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111,INIT_1A=256'b01011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111,INIT_1B=256'b01111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111,INIT_1C=256'b0100111001001101000000000000000001001100010010110000000
00000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111,INIT_1D=256'b010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111,INIT_1E=256'b011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111,INIT_1F=256'b011111000111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111,INIT_20=256'b011100000110100000000000000000000110000001011000000000000000000
001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000,INIT_21=256'b0111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111,INIT_22=256'b01011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111,INIT_23=256'b01111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111,INIT_24=256'b010011100100110100000000000000000100110001001011000000000000000001001010010010
010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111,INIT_25=256'b010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111,INIT_26=256'b011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111,INIT_27=256'b011111000111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111,INIT_28=256'b01110000011010000000000000000000011000000101100000000000000000000101000001001000000000
0000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000,INIT_29=256'b0111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111,INIT_2A=256'b01011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111,INIT_2B=256'b01111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111,INIT_2C=256'b01001110010011010000000000000000010011000100101100000000000000000100101001001001000000000000000001001
0000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111,INIT_2D=256'b010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111,INIT_2E=256'b011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111,INIT_2F=256'b011111000111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111,INIT_30=256'b0111000001101000000000000000000001100000010110000000000000000000010100000100100000000000000000000100000000111
00000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000,INIT_31=256'b0111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111,INIT_32=256'b01011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111,INIT_33=256'b01111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111,INIT_34=256'b0100111001001101000000000000000001001100010010110000000000000000010010100100100100000000000000000100100001000111000000000000
00000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111,INIT_35=256'b010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111,INIT_36=256'b011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111,INIT_37=256'b011111000111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111,INIT_38=256'b011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011
000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000,INIT_39=256'b0111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111,INIT_3A=256'b01011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111,INIT_3B=256'b01111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111,INIT_3C=256'b010011100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000
000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111,INIT_3D=256'b010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111,INIT_3E=256'b011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111,INIT_3F=256'b011111000111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111,INITP_00=256'b0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000,INITP_01=256'b010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000,INITP_02=256'b010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000,INITP_03=256'b010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000,INITP_04=256'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000,INITP_05=256'b010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000,INITP_06=256'b010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000,INITP_07=256'b010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000>.
WARNING:HDLCompiler:1127 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" Line 1465: Assignment to gtx0_txdata_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" Line 1468: Assignment to gtx0_txcharisk_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" Line 1554: Assignment to gtx1_txdata_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" Line 1557: Assignment to gtx1_txcharisk_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" Line 1643: Assignment to gtx2_txdata_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" Line 1646: Assignment to gtx2_txcharisk_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" Line 1732: Assignment to gtx3_txdata_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" Line 1735: Assignment to gtx3_txcharisk_float_i ignored, since the identifier is never used

Elaborating module
<FRAME_CHECK(RX_DATA_WIDTH=16,RXCTRL_WIDTH=2,USE_COMMA=1,CHANBOND_SEQ_LEN=1,WORDS_IN_BRAM=512,CONFIG_INDEPENDENT_LANES=1,START_OF_PACKET_CHAR=16'b01010111100,MEM_00=256'b011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000,MEM_01=256'b0111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111,MEM_02=256'b01011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111,MEM_03=256'b01111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110
000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111,MEM_04=256'b010011100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111,MEM_05=256'b010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111,MEM_06=256'b011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111,MEM_07=256'b011111000111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100
000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111,MEM_08=256'b011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000,MEM_09=256'b0111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111,MEM_0A=256'b01011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111,MEM_0B=256'b011111000111101000000000000000000111100001110110000000000000000001110100011100100000000000000000011100000110111000000000000000000110
11000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111,MEM_0C=256'b010011100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111,MEM_0D=256'b010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111,MEM_0E=256'b011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111,MEM_0F=256'b0111110001111101000000000000000001111100011110110000000000000000011110100111100100000000000000000111100001110111000000000000000001110110011101010
00000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111,MEM_10=256'b011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000,MEM_11=256'b0111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111,MEM_12=256'b01011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111,MEM_13=256'b0111110001111010000000000000000001111000011101100000000000000000011101000111001000000000000000000111000001101110000000000000000001101100011010100000000000000000011
0100001100110000000000000000001100100011000100000000000000000011000000101111,MEM_14=256'b010011100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111,MEM_15=256'b010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111,MEM_16=256'b011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111,MEM_17=256'b01111100011111010000000000000000011111000111101100000000000000000111101001111001000000000000000001111000011101110000000000000000011101100111010100000000000000000111010001110011
0000000000000000011100100111000100000000000000000111000001101111,MEM_18=256'b011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000,MEM_19=256'b0111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111,MEM_1A=256'b01011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111,MEM_1B=256'b01111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001
100100011000100000000000000000011000000101111,MEM_1C=256'b010011100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111,MEM_1D=256'b010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111,MEM_1E=256'b011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111,MEM_1F=256'b011111000111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000
100000000000000000111000001101111,MEM_20=256'b011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000,MEM_21=256'b0111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111,MEM_22=256'b01011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111,MEM_23=256'b011111000111101000000000000000000111100001110110000000000000000001110100011100100000000000000000011100000110111000000000000000000110110001101010000000000000000001101000011001100000000000000000011001000110001000000000000000000
11000000101111,MEM_24=256'b010011100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111,MEM_25=256'b010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111,MEM_26=256'b011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111,MEM_27=256'b0111110001111101000000000000000001111100011110110000000000000000011110100111100100000000000000000111100001110111000000000000000001110110011101010000000000000000011101000111001100000000000000000111001001110001000000000000000001110000011011
11,MEM_28=256'b011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000,MEM_29=256'b0111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111,MEM_2A=256'b01011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111,MEM_2B=256'b01111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111,MEM_2C=256'b0100
11100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111,MEM_2D=256'b010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111,MEM_2E=256'b011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111,MEM_2F=256'b011111000111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111,MEM_30=256'b0111000001101000
00000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000,MEM_31=256'b0111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111,MEM_32=256'b01011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111,MEM_33=256'b01111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111,MEM_34=256'b01001110010011010000000000000000010
0110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111,MEM_35=256'b010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111,MEM_36=256'b011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111,MEM_37=256'b011111000111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111,MEM_38=256'b01110000011010000000000000000000011000000101100
0000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000,MEM_39=256'b0111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111,MEM_3A=256'b01011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111,MEM_3B=256'b01111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111,MEM_3C=256'b010011100100110100000000000000000100110001001011000000000000000001
001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111,MEM_3D=256'b010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111,MEM_3E=256'b011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111,MEM_3F=256'b011111000111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111,MEMP_00=256'b01000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000,MEMP_01=256'b010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000,MEMP_02=256'b010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000,MEMP_03=256'b010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000,MEMP_04=256'b0100000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000,MEMP_05=256'b010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000,MEMP_06=256'b010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000,MEMP_07=256'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000010000>.

Elaborating module <FD>.
WARNING:HDLCompiler:413 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\frame_check.v" Line 499: Result of 10-bit expression is truncated to fit in 9-bit target.

Elaborating module
<FRAME_CHECK(RX_DATA_WIDTH=16,RXCTRL_WIDTH=2,USE_COMMA=1,CHANBOND_SEQ_LEN=1,WORDS_IN_BRAM=512,CONFIG_INDEPENDENT_LANES=0,START_OF_PACKET_CHAR=16'b01010111100,MEM_00=256'b011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000,MEM_01=256'b0111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111,MEM_02=256'b01011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111,MEM_03=256'b01111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110
000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111,MEM_04=256'b010011100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111,MEM_05=256'b010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111,MEM_06=256'b011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111,MEM_07=256'b011111000111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100
000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111,MEM_08=256'b011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000,MEM_09=256'b0111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111,MEM_0A=256'b01011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111,MEM_0B=256'b011111000111101000000000000000000111100001110110000000000000000001110100011100100000000000000000011100000110111000000000000000000110
11000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111,MEM_0C=256'b010011100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111,MEM_0D=256'b010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111,MEM_0E=256'b011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111,MEM_0F=256'b0111110001111101000000000000000001111100011110110000000000000000011110100111100100000000000000000111100001110111000000000000000001110110011101010
00000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111,MEM_10=256'b011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000,MEM_11=256'b0111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111,MEM_12=256'b01011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111,MEM_13=256'b0111110001111010000000000000000001111000011101100000000000000000011101000111001000000000000000000111000001101110000000000000000001101100011010100000000000000000011
0100001100110000000000000000001100100011000100000000000000000011000000101111,MEM_14=256'b010011100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111,MEM_15=256'b010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111,MEM_16=256'b011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111,MEM_17=256'b01111100011111010000000000000000011111000111101100000000000000000111101001111001000000000000000001111000011101110000000000000000011101100111010100000000000000000111010001110011
0000000000000000011100100111000100000000000000000111000001101111,MEM_18=256'b011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000,MEM_19=256'b0111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111,MEM_1A=256'b01011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111,MEM_1B=256'b01111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001
100100011000100000000000000000011000000101111,MEM_1C=256'b010011100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111,MEM_1D=256'b010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111,MEM_1E=256'b011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111,MEM_1F=256'b011111000111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000
100000000000000000111000001101111,MEM_20=256'b011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000,MEM_21=256'b0111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111,MEM_22=256'b01011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111,MEM_23=256'b011111000111101000000000000000000111100001110110000000000000000001110100011100100000000000000000011100000110111000000000000000000110110001101010000000000000000001101000011001100000000000000000011001000110001000000000000000000
11000000101111,MEM_24=256'b010011100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111,MEM_25=256'b010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111,MEM_26=256'b011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111,MEM_27=256'b0111110001111101000000000000000001111100011110110000000000000000011110100111100100000000000000000111100001110111000000000000000001110110011101010000000000000000011101000111001100000000000000000111001001110001000000000000000001110000011011
11,MEM_28=256'b011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000,MEM_29=256'b0111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111,MEM_2A=256'b01011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111,MEM_2B=256'b01111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111,MEM_2C=256'b0100
11100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111,MEM_2D=256'b010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111,MEM_2E=256'b011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111,MEM_2F=256'b011111000111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111,MEM_30=256'b0111000001101000
00000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000,MEM_31=256'b0111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111,MEM_32=256'b01011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111,MEM_33=256'b01111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111,MEM_34=256'b01001110010011010000000000000000010
0110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111,MEM_35=256'b010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111,MEM_36=256'b011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111,MEM_37=256'b011111000111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111,MEM_38=256'b01110000011010000000000000000000011000000101100
0000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000,MEM_39=256'b0111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111,MEM_3A=256'b01011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111,MEM_3B=256'b01111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111,MEM_3C=256'b010011100100110100000000000000000100110001001011000000000000000001
001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111,MEM_3D=256'b010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111,MEM_3E=256'b011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111,MEM_3F=256'b011111000111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111,MEMP_00=256'b01000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000,MEMP_01=256'b010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000,MEMP_02=256'b010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000,MEMP_03=256'b010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000,MEMP_04=256'b0100000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000,MEMP_05=256'b010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000,MEMP_06=256'b010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000,MEMP_07=256'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000010000>.
WARNING:HDLCompiler:413 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\frame_check.v" Line 499: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" Line 1972: Assignment to gtx1_inc_out_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" Line 2086: Assignment to gtx2_inc_out_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" Line 2200: Assignment to gtx3_inc_out_i ignored, since the identifier is never used

Elaborating module <data_vio>.
WARNING:HDLCompiler:1499 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" Line 2649: Empty module <data_vio> remains a black box.

Elaborating module <icon>.
WARNING:HDLCompiler:1499 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" Line 2672: Empty module <icon> remains a black box.

Elaborating module <ila>.
WARNING:HDLCompiler:1499 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" Line 2692: Empty module <ila> remains a black box.
WARNING:HDLCompiler:634 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" Line 173: Net <gtx0_daddr_i[7]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" Line 175: Net <gtx0_den_i> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" Line 176: Net <gtx0_di_i[15]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" Line 179: Net <gtx0_dwe_i> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" Line 256: Net <gtx1_daddr_i[7]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" Line 258: Net <gtx1_den_i> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" Line 259: Net <gtx1_di_i[15]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" Line 262: Net <gtx1_dwe_i> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" Line 339: Net <gtx2_daddr_i[7]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" Line 341: Net <gtx2_den_i> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" Line 342: Net <gtx2_di_i[15]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" Line 345: Net <gtx2_dwe_i> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" Line 422: Net <gtx3_daddr_i[7]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" Line 424: Net <gtx3_den_i> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" Line 425: Net <gtx3_di_i[15]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" Line 428: Net <gtx3_dwe_i> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <xaui_wrapper_top>.
    Related source file is "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v".
        EXAMPLE_CONFIG_INDEPENDENT_LANES = 0
        EXAMPLE_LANE_WITH_START_CHAR = 0
        EXAMPLE_WORDS_IN_BRAM = 512
        EXAMPLE_SIM_GTXRESET_SPEEDUP = 1
        EXAMPLE_USE_CHIPSCOPE = 1
WARNING:Xst:647 - Input <GTXTXRESET_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GTXRXRESET_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" line 722: Output port <GTX0_RXCHBONDO_OUT> of the instance <xaui_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" line 722: Output port <GTX0_DRPDO_OUT> of the instance <xaui_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" line 722: Output port <GTX1_DRPDO_OUT> of the instance <xaui_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" line 722: Output port <GTX2_DRPDO_OUT> of the instance <xaui_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" line 722: Output port <GTX3_RXCHBONDO_OUT> of the instance <xaui_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" line 722: Output port <GTX3_DRPDO_OUT> of the instance <xaui_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" line 722: Output port <GTX0_RXELECIDLE_OUT> of the instance <xaui_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" line 722: Output port <GTX0_DRDY_OUT> of the instance <xaui_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" line 722: Output port <GTX1_RXELECIDLE_OUT> of the instance <xaui_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" line 722: Output port <GTX1_DRDY_OUT> of the instance <xaui_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" line 722: Output port <GTX1_TXOUTCLK_OUT> of the instance <xaui_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" line 722: Output port <GTX2_RXELECIDLE_OUT> of the instance <xaui_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" line 722: Output port <GTX2_DRDY_OUT> of the instance <xaui_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" line 722: Output port <GTX2_TXOUTCLK_OUT> of the instance <xaui_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" line 722: Output port <GTX3_RXELECIDLE_OUT> of the instance <xaui_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" line 722: Output port <GTX3_DRDY_OUT> of the instance <xaui_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" line 722: Output port <GTX3_TXOUTCLK_OUT> of the instance <xaui_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" line 1961: Output port <INC_OUT> of the instance <gtx1_frame_check> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" line 2075: Output port <INC_OUT> of the instance <gtx2_frame_check> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" line 2189: Output port <INC_OUT> of the instance <gtx3_frame_check> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_top.v" line 2249: Output port <sync_out> of the instance <chipscope.shared_vio_i> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <gtx0_daddr_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gtx0_di_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gtx1_daddr_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gtx1_di_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gtx2_daddr_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gtx2_di_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gtx3_daddr_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gtx3_di_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gtx0_den_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gtx0_dwe_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gtx1_den_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gtx1_dwe_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gtx2_den_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gtx2_dwe_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gtx3_den_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gtx3_dwe_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <gtx0_rxresetdone_r>.
    Found 1-bit register for signal <gtx0_rxresetdone_r2>.
    Found 1-bit register for signal <gtx0_txresetdone_r>.
    Found 1-bit register for signal <gtx0_txresetdone_r2>.
    Found 1-bit register for signal <gtx1_rxresetdone_r>.
    Found 1-bit register for signal <gtx1_rxresetdone_r2>.
    Found 1-bit register for signal <gtx1_txresetdone_r>.
    Found 1-bit register for signal <gtx1_txresetdone_r2>.
    Found 1-bit register for signal <gtx2_rxresetdone_r>.
    Found 1-bit register for signal <gtx2_rxresetdone_r2>.
    Found 1-bit register for signal <gtx2_txresetdone_r>.
    Found 1-bit register for signal <gtx2_txresetdone_r2>.
    Found 1-bit register for signal <gtx3_rxresetdone_r>.
    Found 1-bit register for signal <gtx3_rxresetdone_r2>.
    Found 1-bit register for signal <gtx3_txresetdone_r>.
    Found 1-bit register for signal <gtx3_txresetdone_r2>.
    Found 1-bit register for signal <gtx0_rxresetdone_r3>.
    Found 1-bit register for signal <gtx1_rxresetdone_i_r>.
    Found 1-bit register for signal <gtx1_rxresetdone_r3>.
    Found 1-bit register for signal <gtx2_rxresetdone_i_r>.
    Found 1-bit register for signal <gtx2_rxresetdone_r3>.
    Found 1-bit register for signal <gtx3_rxresetdone_i_r>.
    Found 1-bit register for signal <gtx3_rxresetdone_r3>.
    Found 1-bit register for signal <gtx0_rxresetdone_i_r>.
    Found 32-bit 4-to-1 multiplexer for signal <tx_data_vio_async_in_i> created at line 569.
    Found 32-bit 4-to-1 multiplexer for signal <rx_data_vio_async_in_i> created at line 573.
    Found 85-bit 4-to-1 multiplexer for signal <ila_in_i> created at line 579.
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <xaui_wrapper_top> synthesized.

Synthesizing Unit <xaui_wrapper>.
    Related source file is "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper.v".
        WRAPPER_SIM_GTXRESET_SPEEDUP = 1
INFO:Xst:3210 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper.v" line 495: Output port <TXPLLLKDET_OUT> of the instance <gtx0_xaui_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper.v" line 608: Output port <TXPLLLKDET_OUT> of the instance <gtx1_xaui_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper.v" line 721: Output port <TXPLLLKDET_OUT> of the instance <gtx2_xaui_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper.v" line 834: Output port <TXPLLLKDET_OUT> of the instance <gtx3_xaui_wrapper_i> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <xaui_wrapper> synthesized.

Synthesizing Unit <xaui_wrapper_gtx>.
    Related source file is "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper_gtx.v".
        GTX_SIM_GTXRESET_SPEEDUP = 1
        GTX_TX_CLK_SOURCE = "RXPLL"
        GTX_POWER_SAVE = 10'b0000110100
    Summary:
	no macro.
Unit <xaui_wrapper_gtx> synthesized.

Synthesizing Unit <xaui_wrapper_tx_sync>.
    Related source file is "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\xaui_wrapper_tx_sync.v".
        SIM_TXPMASETPHASE_SPEEDUP = 1
    Found 1-bit register for signal <phase_align_r>.
    Found 1-bit register for signal <wait_before_setphase_r>.
    Found 1-bit register for signal <align_reset_r>.
    Found 1-bit register for signal <begin_r>.
    Found 5-bit register for signal <align_reset_counter_r>.
    Found 6-bit register for signal <wait_before_setphase_counter_r>.
    Found 16-bit register for signal <sync_counter_r>.
    Found 1-bit register for signal <ready_r>.
    Found 5-bit adder for signal <align_reset_counter_r[4]_GND_7_o_add_2_OUT> created at line 149.
    Found 6-bit adder for signal <wait_before_setphase_counter_r[5]_GND_7_o_add_6_OUT> created at line 161.
    Found 16-bit adder for signal <sync_counter_r[15]_GND_7_o_add_10_OUT> created at line 172.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <xaui_wrapper_tx_sync> synthesized.

Synthesizing Unit <FRAME_GEN>.
    Related source file is "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\frame_gen.v".
        WORDS_IN_BRAM = 512
        MEM_00 = 256'b0000000000000000000011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000
        MEM_01 = 256'b0000000000000000000111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111
        MEM_02 = 256'b0000000000000000001011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111
        MEM_03 = 256'b0000000000000000001111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111
        MEM_04 = 256'b0000000000000000010011100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111
        MEM_05 = 256'b0000000000000000010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111
        MEM_06 = 256'b0000000000000000011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111
        MEM_07 = 256'b0000000000000000011111000111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111
        MEM_08 = 256'b0000000000000000000011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000
        MEM_09 = 256'b0000000000000000000111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111
        MEM_0A = 256'b0000000000000000001011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111
        MEM_0B = 256'b0000000000000000001111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111
        MEM_0C = 256'b0000000000000000010011100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111
        MEM_0D = 256'b0000000000000000010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111
        MEM_0E = 256'b0000000000000000011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111
        MEM_0F = 256'b0000000000000000011111000111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111
        MEM_10 = 256'b0000000000000000000011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000
        MEM_11 = 256'b0000000000000000000111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111
        MEM_12 = 256'b0000000000000000001011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111
        MEM_13 = 256'b0000000000000000001111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111
        MEM_14 = 256'b0000000000000000010011100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111
        MEM_15 = 256'b0000000000000000010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111
        MEM_16 = 256'b0000000000000000011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111
        MEM_17 = 256'b0000000000000000011111000111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111
        MEM_18 = 256'b0000000000000000000011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000
        MEM_19 = 256'b0000000000000000000111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111
        MEM_1A = 256'b0000000000000000001011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111
        MEM_1B = 256'b0000000000000000001111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111
        MEM_1C = 256'b0000000000000000010011100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111
        MEM_1D = 256'b0000000000000000010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111
        MEM_1E = 256'b0000000000000000011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111
        MEM_1F = 256'b0000000000000000011111000111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111
        MEM_20 = 256'b0000000000000000000011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000
        MEM_21 = 256'b0000000000000000000111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111
        MEM_22 = 256'b0000000000000000001011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111
        MEM_23 = 256'b0000000000000000001111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111
        MEM_24 = 256'b0000000000000000010011100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111
        MEM_25 = 256'b0000000000000000010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111
        MEM_26 = 256'b0000000000000000011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111
        MEM_27 = 256'b0000000000000000011111000111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111
        MEM_28 = 256'b0000000000000000000011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000
        MEM_29 = 256'b0000000000000000000111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111
        MEM_2A = 256'b0000000000000000001011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111
        MEM_2B = 256'b0000000000000000001111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111
        MEM_2C = 256'b0000000000000000010011100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111
        MEM_2D = 256'b0000000000000000010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111
        MEM_2E = 256'b0000000000000000011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111
        MEM_2F = 256'b0000000000000000011111000111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111
        MEM_30 = 256'b0000000000000000000011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000
        MEM_31 = 256'b0000000000000000000111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111
        MEM_32 = 256'b0000000000000000001011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111
        MEM_33 = 256'b0000000000000000001111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111
        MEM_34 = 256'b0000000000000000010011100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111
        MEM_35 = 256'b0000000000000000010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111
        MEM_36 = 256'b0000000000000000011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111
        MEM_37 = 256'b0000000000000000011111000111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111
        MEM_38 = 256'b0000000000000000000011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000
        MEM_39 = 256'b0000000000000000000111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111
        MEM_3A = 256'b0000000000000000001011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111
        MEM_3B = 256'b0000000000000000001111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111
        MEM_3C = 256'b0000000000000000010011100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111
        MEM_3D = 256'b0000000000000000010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111
        MEM_3E = 256'b0000000000000000011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111
        MEM_3F = 256'b0000000000000000011111000111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111
        MEMP_00 = 256'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000
        MEMP_01 = 256'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000
        MEMP_02 = 256'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000
        MEMP_03 = 256'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000
        MEMP_04 = 256'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000
        MEMP_05 = 256'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000
        MEMP_06 = 256'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000
        MEMP_07 = 256'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000
    Found 40-bit register for signal <TX_DATA>.
    Found 4-bit register for signal <TX_CHARISK>.
    Found 9-bit register for signal <read_counter_i>.
    Found 9-bit adder for signal <read_counter_i[8]_GND_8_o_add_3_OUT> created at line 182.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  53 D-type flip-flop(s).
Unit <FRAME_GEN> synthesized.

Synthesizing Unit <FRAME_CHECK_1>.
    Related source file is "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\frame_check.v".
        RX_DATA_WIDTH = 16
        RXCTRL_WIDTH = 2
        NONE_MSB_FIRST_DEC = 0
        COMMA_DOUBLE_DEC = 0
        CHANBOND_SEQ_LEN = 1
        USE_COMMA = 1
        WORDS_IN_BRAM = 512
        CONFIG_INDEPENDENT_LANES = 1
        START_OF_PACKET_CHAR = 16'b0000001010111100
        COMMA_DOUBLE = 16'b1111011000101000
        MEM_00 = 256'b0000000000000000000011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000
        MEM_01 = 256'b0000000000000000000111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111
        MEM_02 = 256'b0000000000000000001011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111
        MEM_03 = 256'b0000000000000000001111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111
        MEM_04 = 256'b0000000000000000010011100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111
        MEM_05 = 256'b0000000000000000010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111
        MEM_06 = 256'b0000000000000000011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111
        MEM_07 = 256'b0000000000000000011111000111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111
        MEM_08 = 256'b0000000000000000000011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000
        MEM_09 = 256'b0000000000000000000111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111
        MEM_0A = 256'b0000000000000000001011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111
        MEM_0B = 256'b0000000000000000001111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111
        MEM_0C = 256'b0000000000000000010011100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111
        MEM_0D = 256'b0000000000000000010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111
        MEM_0E = 256'b0000000000000000011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111
        MEM_0F = 256'b0000000000000000011111000111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111
        MEM_10 = 256'b0000000000000000000011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000
        MEM_11 = 256'b0000000000000000000111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111
        MEM_12 = 256'b0000000000000000001011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111
        MEM_13 = 256'b0000000000000000001111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111
        MEM_14 = 256'b0000000000000000010011100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111
        MEM_15 = 256'b0000000000000000010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111
        MEM_16 = 256'b0000000000000000011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111
        MEM_17 = 256'b0000000000000000011111000111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111
        MEM_18 = 256'b0000000000000000000011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000
        MEM_19 = 256'b0000000000000000000111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111
        MEM_1A = 256'b0000000000000000001011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111
        MEM_1B = 256'b0000000000000000001111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111
        MEM_1C = 256'b0000000000000000010011100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111
        MEM_1D = 256'b0000000000000000010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111
        MEM_1E = 256'b0000000000000000011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111
        MEM_1F = 256'b0000000000000000011111000111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111
        MEM_20 = 256'b0000000000000000000011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000
        MEM_21 = 256'b0000000000000000000111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111
        MEM_22 = 256'b0000000000000000001011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111
        MEM_23 = 256'b0000000000000000001111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111
        MEM_24 = 256'b0000000000000000010011100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111
        MEM_25 = 256'b0000000000000000010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111
        MEM_26 = 256'b0000000000000000011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111
        MEM_27 = 256'b0000000000000000011111000111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111
        MEM_28 = 256'b0000000000000000000011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000
        MEM_29 = 256'b0000000000000000000111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111
        MEM_2A = 256'b0000000000000000001011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111
        MEM_2B = 256'b0000000000000000001111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111
        MEM_2C = 256'b0000000000000000010011100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111
        MEM_2D = 256'b0000000000000000010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111
        MEM_2E = 256'b0000000000000000011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111
        MEM_2F = 256'b0000000000000000011111000111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111
        MEM_30 = 256'b0000000000000000000011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000
        MEM_31 = 256'b0000000000000000000111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111
        MEM_32 = 256'b0000000000000000001011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111
        MEM_33 = 256'b0000000000000000001111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111
        MEM_34 = 256'b0000000000000000010011100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111
        MEM_35 = 256'b0000000000000000010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111
        MEM_36 = 256'b0000000000000000011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111
        MEM_37 = 256'b0000000000000000011111000111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111
        MEM_38 = 256'b0000000000000000000011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000
        MEM_39 = 256'b0000000000000000000111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111
        MEM_3A = 256'b0000000000000000001011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111
        MEM_3B = 256'b0000000000000000001111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111
        MEM_3C = 256'b0000000000000000010011100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111
        MEM_3D = 256'b0000000000000000010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111
        MEM_3E = 256'b0000000000000000011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111
        MEM_3F = 256'b0000000000000000011111000111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111
        MEMP_00 = 256'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000
        MEMP_01 = 256'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000
        MEMP_02 = 256'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000
        MEMP_03 = 256'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000
        MEMP_04 = 256'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000
        MEMP_05 = 256'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000
        MEMP_06 = 256'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000
        MEMP_07 = 256'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000
WARNING:Xst:647 - Input <INC_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <RX_ENCHAN_SYNC> equivalent to <RX_ENMCOMMA_ALIGN> has been removed
    Register <RX_ENPCOMMA_ALIGN> equivalent to <RX_ENMCOMMA_ALIGN> has been removed
    Found 2-bit register for signal <rxctrl_r>.
    Found 1-bit register for signal <data_error_detected_r>.
    Found 1-bit register for signal <track_data_r>.
    Found 1-bit register for signal <begin_r>.
    Found 1-bit register for signal <start_of_packet_detected_r>.
    Found 1-bit register for signal <track_data_r2>.
    Found 1-bit register for signal <track_data_r3>.
    Found 1-bit register for signal <track_data_r4>.
    Found 16-bit register for signal <rx_data_r3>.
    Found 16-bit register for signal <rx_data_r2>.
    Found 16-bit register for signal <rx_data_r4>.
    Found 16-bit register for signal <rx_data_r5>.
    Found 16-bit register for signal <rx_data_r6>.
    Found 16-bit register for signal <rx_data_r7>.
    Found 16-bit register for signal <rx_data_r_track>.
    Found 1-bit register for signal <rx_chanbond_seq_r>.
    Found 1-bit register for signal <rx_chanbond_seq_r2>.
    Found 2-bit register for signal <sel>.
    Found 2-bit register for signal <rxctrl_r2>.
    Found 2-bit register for signal <rxctrl_r3>.
    Found 1-bit register for signal <RX_ENMCOMMA_ALIGN>.
    Found 16-bit register for signal <bram_data_r<15:0>>.
    Found 1-bit register for signal <error_detected_r>.
    Found 9-bit register for signal <error_count_r>.
    Found 9-bit register for signal <read_counter_i>.
    Found 16-bit register for signal <rx_data_r>.
    Found 9-bit adder for signal <error_count_r[8]_GND_10_o_add_53_OUT> created at line 499.
    Found 9-bit adder for signal <read_counter_i[8]_GND_10_o_add_60_OUT> created at line 526.
    Found 16-bit comparator not equal for signal <n0075> created at line 466
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 181 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <FRAME_CHECK_1> synthesized.

Synthesizing Unit <FRAME_CHECK_2>.
    Related source file is "C:\Users\bobby\Documents\Verilog\xaui_example\ipcore_dir\xaui_wrapper\example_design\frame_check.v".
        RX_DATA_WIDTH = 16
        RXCTRL_WIDTH = 2
        NONE_MSB_FIRST_DEC = 0
        COMMA_DOUBLE_DEC = 0
        CHANBOND_SEQ_LEN = 1
        USE_COMMA = 1
        WORDS_IN_BRAM = 512
        CONFIG_INDEPENDENT_LANES = 0
        START_OF_PACKET_CHAR = 16'b0000001010111100
        COMMA_DOUBLE = 16'b1111011000101000
        MEM_00 = 256'b0000000000000000000011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000
        MEM_01 = 256'b0000000000000000000111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111
        MEM_02 = 256'b0000000000000000001011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111
        MEM_03 = 256'b0000000000000000001111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111
        MEM_04 = 256'b0000000000000000010011100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111
        MEM_05 = 256'b0000000000000000010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111
        MEM_06 = 256'b0000000000000000011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111
        MEM_07 = 256'b0000000000000000011111000111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111
        MEM_08 = 256'b0000000000000000000011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000
        MEM_09 = 256'b0000000000000000000111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111
        MEM_0A = 256'b0000000000000000001011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111
        MEM_0B = 256'b0000000000000000001111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111
        MEM_0C = 256'b0000000000000000010011100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111
        MEM_0D = 256'b0000000000000000010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111
        MEM_0E = 256'b0000000000000000011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111
        MEM_0F = 256'b0000000000000000011111000111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111
        MEM_10 = 256'b0000000000000000000011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000
        MEM_11 = 256'b0000000000000000000111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111
        MEM_12 = 256'b0000000000000000001011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111
        MEM_13 = 256'b0000000000000000001111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111
        MEM_14 = 256'b0000000000000000010011100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111
        MEM_15 = 256'b0000000000000000010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111
        MEM_16 = 256'b0000000000000000011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111
        MEM_17 = 256'b0000000000000000011111000111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111
        MEM_18 = 256'b0000000000000000000011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000
        MEM_19 = 256'b0000000000000000000111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111
        MEM_1A = 256'b0000000000000000001011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111
        MEM_1B = 256'b0000000000000000001111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111
        MEM_1C = 256'b0000000000000000010011100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111
        MEM_1D = 256'b0000000000000000010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111
        MEM_1E = 256'b0000000000000000011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111
        MEM_1F = 256'b0000000000000000011111000111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111
        MEM_20 = 256'b0000000000000000000011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000
        MEM_21 = 256'b0000000000000000000111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111
        MEM_22 = 256'b0000000000000000001011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111
        MEM_23 = 256'b0000000000000000001111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111
        MEM_24 = 256'b0000000000000000010011100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111
        MEM_25 = 256'b0000000000000000010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111
        MEM_26 = 256'b0000000000000000011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111
        MEM_27 = 256'b0000000000000000011111000111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111
        MEM_28 = 256'b0000000000000000000011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000
        MEM_29 = 256'b0000000000000000000111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111
        MEM_2A = 256'b0000000000000000001011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111
        MEM_2B = 256'b0000000000000000001111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111
        MEM_2C = 256'b0000000000000000010011100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111
        MEM_2D = 256'b0000000000000000010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111
        MEM_2E = 256'b0000000000000000011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111
        MEM_2F = 256'b0000000000000000011111000111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111
        MEM_30 = 256'b0000000000000000000011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000
        MEM_31 = 256'b0000000000000000000111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111
        MEM_32 = 256'b0000000000000000001011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111
        MEM_33 = 256'b0000000000000000001111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111
        MEM_34 = 256'b0000000000000000010011100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111
        MEM_35 = 256'b0000000000000000010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111
        MEM_36 = 256'b0000000000000000011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111
        MEM_37 = 256'b0000000000000000011111000111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111
        MEM_38 = 256'b0000000000000000000011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000
        MEM_39 = 256'b0000000000000000000111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111
        MEM_3A = 256'b0000000000000000001011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111
        MEM_3B = 256'b0000000000000000001111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111
        MEM_3C = 256'b0000000000000000010011100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111
        MEM_3D = 256'b0000000000000000010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111
        MEM_3E = 256'b0000000000000000011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111
        MEM_3F = 256'b0000000000000000011111000111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111
        MEMP_00 = 256'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000
        MEMP_01 = 256'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000
        MEMP_02 = 256'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000
        MEMP_03 = 256'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000
        MEMP_04 = 256'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000
        MEMP_05 = 256'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000
        MEMP_06 = 256'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000
        MEMP_07 = 256'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000
    Register <RX_ENCHAN_SYNC> equivalent to <RX_ENMCOMMA_ALIGN> has been removed
    Register <RX_ENPCOMMA_ALIGN> equivalent to <RX_ENMCOMMA_ALIGN> has been removed
    Found 2-bit register for signal <rxctrl_r>.
    Found 1-bit register for signal <data_error_detected_r>.
    Found 1-bit register for signal <track_data_r>.
    Found 1-bit register for signal <begin_r>.
    Found 1-bit register for signal <start_of_packet_detected_r>.
    Found 1-bit register for signal <track_data_r2>.
    Found 1-bit register for signal <track_data_r3>.
    Found 1-bit register for signal <track_data_r4>.
    Found 16-bit register for signal <rx_data_r3>.
    Found 16-bit register for signal <rx_data_r2>.
    Found 16-bit register for signal <rx_data_r4>.
    Found 16-bit register for signal <rx_data_r5>.
    Found 16-bit register for signal <rx_data_r6>.
    Found 16-bit register for signal <rx_data_r7>.
    Found 16-bit register for signal <rx_data_r_track>.
    Found 1-bit register for signal <rx_chanbond_seq_r>.
    Found 1-bit register for signal <rx_chanbond_seq_r2>.
    Found 2-bit register for signal <sel>.
    Found 1-bit register for signal <RX_ENMCOMMA_ALIGN>.
    Found 16-bit register for signal <bram_data_r<15:0>>.
    Found 1-bit register for signal <error_detected_r>.
    Found 9-bit register for signal <error_count_r>.
    Found 9-bit register for signal <read_counter_i>.
    Found 16-bit register for signal <rx_data_r>.
    Found 9-bit adder for signal <error_count_r[8]_GND_12_o_add_53_OUT> created at line 499.
    Found 9-bit adder for signal <read_counter_i[8]_GND_12_o_add_60_OUT> created at line 526.
    Found 16-bit comparator not equal for signal <n0063> created at line 466
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 177 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <FRAME_CHECK_2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 24
 16-bit adder                                          : 4
 5-bit adder                                           : 4
 6-bit adder                                           : 4
 9-bit adder                                           : 12
# Registers                                            : 166
 1-bit register                                        : 88
 16-bit register                                       : 40
 2-bit register                                        : 10
 4-bit register                                        : 4
 40-bit register                                       : 4
 5-bit register                                        : 4
 6-bit register                                        : 4
 9-bit register                                        : 12
# Comparators                                          : 4
 16-bit comparator not equal                           : 4
# Multiplexers                                         : 7
 16-bit 2-to-1 multiplexer                             : 4
 32-bit 4-to-1 multiplexer                             : 2
 85-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <xaui_wrapper/implement/data_vio.ngc>.
Reading core <xaui_wrapper/implement/ila.ngc>.
Reading core <xaui_wrapper/implement/icon.ngc>.
Loading core <data_vio> for timing and area information for instance <chipscope.tx_data_vio_i>.
Loading core <data_vio> for timing and area information for instance <chipscope.rx_data_vio_i>.
Loading core <ila> for timing and area information for instance <chipscope.ila_i>.
Loading core <icon> for timing and area information for instance <chipscope.i_icon>.
Loading core <data_vio> for timing and area information for instance <chipscope.shared_vio_i>.
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:2261 - The FF/Latch <TX_DATA_32> in Unit <gtx0_frame_gen> is equivalent to the following 7 FFs/Latches, which will be removed : <TX_DATA_33> <TX_DATA_34> <TX_DATA_35> <TX_DATA_36> <TX_DATA_37> <TX_DATA_38> <TX_DATA_39> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_32> in Unit <gtx1_frame_gen> is equivalent to the following 7 FFs/Latches, which will be removed : <TX_DATA_33> <TX_DATA_34> <TX_DATA_35> <TX_DATA_36> <TX_DATA_37> <TX_DATA_38> <TX_DATA_39> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_32> in Unit <gtx2_frame_gen> is equivalent to the following 7 FFs/Latches, which will be removed : <TX_DATA_33> <TX_DATA_34> <TX_DATA_35> <TX_DATA_36> <TX_DATA_37> <TX_DATA_38> <TX_DATA_39> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_32> in Unit <gtx3_frame_gen> is equivalent to the following 7 FFs/Latches, which will be removed : <TX_DATA_33> <TX_DATA_34> <TX_DATA_35> <TX_DATA_36> <TX_DATA_37> <TX_DATA_38> <TX_DATA_39> 
WARNING:Xst:1710 - FF/Latch <sel_1> (without init value) has a constant value of 0 in block <gtx0_frame_check>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sel_1> (without init value) has a constant value of 0 in block <gtx1_frame_check>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sel_1> (without init value) has a constant value of 0 in block <gtx2_frame_check>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sel_1> (without init value) has a constant value of 0 in block <gtx3_frame_check>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <TX_CHARISK_2> of sequential type is unconnected in block <gtx0_frame_gen>.
WARNING:Xst:2677 - Node <TX_CHARISK_3> of sequential type is unconnected in block <gtx0_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_16> of sequential type is unconnected in block <gtx0_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_17> of sequential type is unconnected in block <gtx0_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_18> of sequential type is unconnected in block <gtx0_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_19> of sequential type is unconnected in block <gtx0_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_20> of sequential type is unconnected in block <gtx0_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_21> of sequential type is unconnected in block <gtx0_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_22> of sequential type is unconnected in block <gtx0_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_23> of sequential type is unconnected in block <gtx0_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_24> of sequential type is unconnected in block <gtx0_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_25> of sequential type is unconnected in block <gtx0_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_26> of sequential type is unconnected in block <gtx0_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_27> of sequential type is unconnected in block <gtx0_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_28> of sequential type is unconnected in block <gtx0_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_29> of sequential type is unconnected in block <gtx0_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_30> of sequential type is unconnected in block <gtx0_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_31> of sequential type is unconnected in block <gtx0_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_32> of sequential type is unconnected in block <gtx0_frame_gen>.
WARNING:Xst:2677 - Node <TX_CHARISK_2> of sequential type is unconnected in block <gtx1_frame_gen>.
WARNING:Xst:2677 - Node <TX_CHARISK_3> of sequential type is unconnected in block <gtx1_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_16> of sequential type is unconnected in block <gtx1_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_17> of sequential type is unconnected in block <gtx1_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_18> of sequential type is unconnected in block <gtx1_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_19> of sequential type is unconnected in block <gtx1_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_20> of sequential type is unconnected in block <gtx1_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_21> of sequential type is unconnected in block <gtx1_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_22> of sequential type is unconnected in block <gtx1_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_23> of sequential type is unconnected in block <gtx1_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_24> of sequential type is unconnected in block <gtx1_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_25> of sequential type is unconnected in block <gtx1_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_26> of sequential type is unconnected in block <gtx1_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_27> of sequential type is unconnected in block <gtx1_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_28> of sequential type is unconnected in block <gtx1_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_29> of sequential type is unconnected in block <gtx1_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_30> of sequential type is unconnected in block <gtx1_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_31> of sequential type is unconnected in block <gtx1_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_32> of sequential type is unconnected in block <gtx1_frame_gen>.
WARNING:Xst:2677 - Node <TX_CHARISK_2> of sequential type is unconnected in block <gtx2_frame_gen>.
WARNING:Xst:2677 - Node <TX_CHARISK_3> of sequential type is unconnected in block <gtx2_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_16> of sequential type is unconnected in block <gtx2_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_17> of sequential type is unconnected in block <gtx2_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_18> of sequential type is unconnected in block <gtx2_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_19> of sequential type is unconnected in block <gtx2_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_20> of sequential type is unconnected in block <gtx2_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_21> of sequential type is unconnected in block <gtx2_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_22> of sequential type is unconnected in block <gtx2_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_23> of sequential type is unconnected in block <gtx2_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_24> of sequential type is unconnected in block <gtx2_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_25> of sequential type is unconnected in block <gtx2_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_26> of sequential type is unconnected in block <gtx2_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_27> of sequential type is unconnected in block <gtx2_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_28> of sequential type is unconnected in block <gtx2_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_29> of sequential type is unconnected in block <gtx2_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_30> of sequential type is unconnected in block <gtx2_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_31> of sequential type is unconnected in block <gtx2_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_32> of sequential type is unconnected in block <gtx2_frame_gen>.
WARNING:Xst:2677 - Node <TX_CHARISK_2> of sequential type is unconnected in block <gtx3_frame_gen>.
WARNING:Xst:2677 - Node <TX_CHARISK_3> of sequential type is unconnected in block <gtx3_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_16> of sequential type is unconnected in block <gtx3_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_17> of sequential type is unconnected in block <gtx3_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_18> of sequential type is unconnected in block <gtx3_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_19> of sequential type is unconnected in block <gtx3_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_20> of sequential type is unconnected in block <gtx3_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_21> of sequential type is unconnected in block <gtx3_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_22> of sequential type is unconnected in block <gtx3_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_23> of sequential type is unconnected in block <gtx3_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_24> of sequential type is unconnected in block <gtx3_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_25> of sequential type is unconnected in block <gtx3_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_26> of sequential type is unconnected in block <gtx3_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_27> of sequential type is unconnected in block <gtx3_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_28> of sequential type is unconnected in block <gtx3_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_29> of sequential type is unconnected in block <gtx3_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_30> of sequential type is unconnected in block <gtx3_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_31> of sequential type is unconnected in block <gtx3_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_32> of sequential type is unconnected in block <gtx3_frame_gen>.
WARNING:Xst:2404 -  FFs/Latches <TX_DATA<39:32>> (without init value) have a constant value of 0 in block <FRAME_GEN>.

Synthesizing (advanced) Unit <FRAME_CHECK_1>.
The following registers are absorbed into counter <read_counter_i>: 1 register on signal <read_counter_i>.
The following registers are absorbed into counter <error_count_r>: 1 register on signal <error_count_r>.
Unit <FRAME_CHECK_1> synthesized (advanced).

Synthesizing (advanced) Unit <FRAME_CHECK_2>.
The following registers are absorbed into counter <error_count_r>: 1 register on signal <error_count_r>.
The following registers are absorbed into counter <read_counter_i>: 1 register on signal <read_counter_i>.
Unit <FRAME_CHECK_2> synthesized (advanced).

Synthesizing (advanced) Unit <FRAME_GEN>.
The following registers are absorbed into counter <read_counter_i>: 1 register on signal <read_counter_i>.
Unit <FRAME_GEN> synthesized (advanced).

Synthesizing (advanced) Unit <xaui_wrapper_tx_sync>.
The following registers are absorbed into counter <align_reset_counter_r>: 1 register on signal <align_reset_counter_r>.
The following registers are absorbed into counter <wait_before_setphase_counter_r>: 1 register on signal <wait_before_setphase_counter_r>.
The following registers are absorbed into counter <sync_counter_r>: 1 register on signal <sync_counter_r>.
Unit <xaui_wrapper_tx_sync> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 24
 16-bit up counter                                     : 4
 5-bit up counter                                      : 4
 6-bit up counter                                      : 4
 9-bit up counter                                      : 12
# Registers                                            : 832
 Flip-Flops                                            : 832
# Comparators                                          : 4
 16-bit comparator not equal                           : 4
# Multiplexers                                         : 7
 16-bit 2-to-1 multiplexer                             : 4
 32-bit 4-to-1 multiplexer                             : 2
 85-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <sel_1> (without init value) has a constant value of 0 in block <FRAME_CHECK_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sel_1> (without init value) has a constant value of 0 in block <FRAME_CHECK_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <error_count_r_8> of sequential type is unconnected in block <FRAME_CHECK_1>.
WARNING:Xst:2677 - Node <error_count_r_8> of sequential type is unconnected in block <FRAME_CHECK_2>.
WARNING:Xst:2677 - Node <sync_counter_r_7> of sequential type is unconnected in block <xaui_wrapper_tx_sync>.
WARNING:Xst:2677 - Node <sync_counter_r_8> of sequential type is unconnected in block <xaui_wrapper_tx_sync>.
WARNING:Xst:2677 - Node <sync_counter_r_9> of sequential type is unconnected in block <xaui_wrapper_tx_sync>.
WARNING:Xst:2677 - Node <sync_counter_r_10> of sequential type is unconnected in block <xaui_wrapper_tx_sync>.
WARNING:Xst:2677 - Node <sync_counter_r_11> of sequential type is unconnected in block <xaui_wrapper_tx_sync>.
WARNING:Xst:2677 - Node <sync_counter_r_12> of sequential type is unconnected in block <xaui_wrapper_tx_sync>.
WARNING:Xst:2677 - Node <sync_counter_r_13> of sequential type is unconnected in block <xaui_wrapper_tx_sync>.
WARNING:Xst:2677 - Node <sync_counter_r_14> of sequential type is unconnected in block <xaui_wrapper_tx_sync>.
WARNING:Xst:2677 - Node <sync_counter_r_15> of sequential type is unconnected in block <xaui_wrapper_tx_sync>.
INFO:Xst:1901 - Instance dual_port_block_ram_i in unit dual_port_block_ram_i of type RAMB16_S36_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance dual_port_block_ram_i in unit dual_port_block_ram_i of type RAMB16_S36_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance dual_port_block_ram_i in unit dual_port_block_ram_i of type RAMB16_S36_S36 has been replaced by RAMB36E1

Optimizing unit <xaui_wrapper_top> ...

Optimizing unit <FRAME_CHECK_1> ...

Optimizing unit <FRAME_CHECK_2> ...

Optimizing unit <xaui_wrapper_tx_sync> ...

Optimizing unit <FRAME_GEN> ...
WARNING:Xst:2677 - Node <gtx3_frame_gen/TX_DATA_31> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx3_frame_gen/TX_DATA_30> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx3_frame_gen/TX_DATA_29> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx3_frame_gen/TX_DATA_28> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx3_frame_gen/TX_DATA_27> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx3_frame_gen/TX_DATA_26> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx3_frame_gen/TX_DATA_25> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx3_frame_gen/TX_DATA_24> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx3_frame_gen/TX_DATA_23> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx3_frame_gen/TX_DATA_22> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx3_frame_gen/TX_DATA_21> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx3_frame_gen/TX_DATA_20> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx3_frame_gen/TX_DATA_19> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx3_frame_gen/TX_DATA_18> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx3_frame_gen/TX_DATA_17> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx3_frame_gen/TX_DATA_16> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx3_frame_gen/TX_CHARISK_3> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx3_frame_gen/TX_CHARISK_2> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx2_frame_gen/TX_DATA_31> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx2_frame_gen/TX_DATA_30> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx2_frame_gen/TX_DATA_29> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx2_frame_gen/TX_DATA_28> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx2_frame_gen/TX_DATA_27> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx2_frame_gen/TX_DATA_26> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx2_frame_gen/TX_DATA_25> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx2_frame_gen/TX_DATA_24> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx2_frame_gen/TX_DATA_23> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx2_frame_gen/TX_DATA_22> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx2_frame_gen/TX_DATA_21> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx2_frame_gen/TX_DATA_20> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx2_frame_gen/TX_DATA_19> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx2_frame_gen/TX_DATA_18> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx2_frame_gen/TX_DATA_17> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx2_frame_gen/TX_DATA_16> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx2_frame_gen/TX_CHARISK_3> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx2_frame_gen/TX_CHARISK_2> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx1_frame_gen/TX_DATA_31> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx1_frame_gen/TX_DATA_30> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx1_frame_gen/TX_DATA_29> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx1_frame_gen/TX_DATA_28> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx1_frame_gen/TX_DATA_27> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx1_frame_gen/TX_DATA_26> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx1_frame_gen/TX_DATA_25> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx1_frame_gen/TX_DATA_24> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx1_frame_gen/TX_DATA_23> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx1_frame_gen/TX_DATA_22> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx1_frame_gen/TX_DATA_21> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx1_frame_gen/TX_DATA_20> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx1_frame_gen/TX_DATA_19> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx1_frame_gen/TX_DATA_18> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx1_frame_gen/TX_DATA_17> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx1_frame_gen/TX_DATA_16> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx1_frame_gen/TX_CHARISK_3> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx1_frame_gen/TX_CHARISK_2> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx0_frame_gen/TX_DATA_31> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx0_frame_gen/TX_DATA_30> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx0_frame_gen/TX_DATA_29> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx0_frame_gen/TX_DATA_28> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx0_frame_gen/TX_DATA_27> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx0_frame_gen/TX_DATA_26> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx0_frame_gen/TX_DATA_25> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx0_frame_gen/TX_DATA_24> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx0_frame_gen/TX_DATA_23> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx0_frame_gen/TX_DATA_22> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx0_frame_gen/TX_DATA_21> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx0_frame_gen/TX_DATA_20> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx0_frame_gen/TX_DATA_19> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx0_frame_gen/TX_DATA_18> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx0_frame_gen/TX_DATA_17> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx0_frame_gen/TX_DATA_16> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx0_frame_gen/TX_CHARISK_3> of sequential type is unconnected in block <xaui_wrapper_top>.
WARNING:Xst:2677 - Node <gtx0_frame_gen/TX_CHARISK_2> of sequential type is unconnected in block <xaui_wrapper_top>.
INFO:Xst:2261 - The FF/Latch <gtx0_frame_check/start_of_packet_detected_r> in Unit <xaui_wrapper_top> is equivalent to the following 3 FFs/Latches, which will be removed : <gtx3_frame_check/start_of_packet_detected_r> <gtx2_frame_check/start_of_packet_detected_r> <gtx1_frame_check/start_of_packet_detected_r> 

Mapping all equations...
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_YES.U_MC/U_GAND_MATCH/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block xaui_wrapper_top, actual ratio is 8.
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.shared_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.rx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope.tx_data_vio_i> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/USER_CLK_REG> 

Final Macro Processing ...

Processing Unit <xaui_wrapper_top> :
	Found 5-bit shift register for signal <gtx0_frame_check/rx_data_r_track_15>.
	Found 5-bit shift register for signal <gtx0_frame_check/rx_data_r_track_14>.
	Found 5-bit shift register for signal <gtx0_frame_check/rx_data_r_track_13>.
	Found 5-bit shift register for signal <gtx0_frame_check/rx_data_r_track_12>.
	Found 5-bit shift register for signal <gtx0_frame_check/rx_data_r_track_11>.
	Found 5-bit shift register for signal <gtx0_frame_check/rx_data_r_track_10>.
	Found 5-bit shift register for signal <gtx0_frame_check/rx_data_r_track_9>.
	Found 5-bit shift register for signal <gtx0_frame_check/rx_data_r_track_8>.
	Found 5-bit shift register for signal <gtx0_frame_check/rx_data_r_track_7>.
	Found 5-bit shift register for signal <gtx0_frame_check/rx_data_r_track_6>.
	Found 5-bit shift register for signal <gtx0_frame_check/rx_data_r_track_5>.
	Found 5-bit shift register for signal <gtx0_frame_check/rx_data_r_track_4>.
	Found 5-bit shift register for signal <gtx0_frame_check/rx_data_r_track_3>.
	Found 5-bit shift register for signal <gtx0_frame_check/rx_data_r_track_2>.
	Found 5-bit shift register for signal <gtx0_frame_check/rx_data_r_track_1>.
	Found 5-bit shift register for signal <gtx0_frame_check/rx_data_r_track_0>.
	Found 3-bit shift register for signal <gtx0_frame_check/track_data_r4>.
	Found 5-bit shift register for signal <gtx3_frame_check/rx_data_r_track_15>.
	Found 5-bit shift register for signal <gtx3_frame_check/rx_data_r_track_14>.
	Found 5-bit shift register for signal <gtx3_frame_check/rx_data_r_track_13>.
	Found 5-bit shift register for signal <gtx3_frame_check/rx_data_r_track_12>.
	Found 5-bit shift register for signal <gtx3_frame_check/rx_data_r_track_11>.
	Found 5-bit shift register for signal <gtx3_frame_check/rx_data_r_track_10>.
	Found 5-bit shift register for signal <gtx3_frame_check/rx_data_r_track_9>.
	Found 5-bit shift register for signal <gtx3_frame_check/rx_data_r_track_8>.
	Found 5-bit shift register for signal <gtx3_frame_check/rx_data_r_track_7>.
	Found 5-bit shift register for signal <gtx3_frame_check/rx_data_r_track_6>.
	Found 5-bit shift register for signal <gtx3_frame_check/rx_data_r_track_5>.
	Found 5-bit shift register for signal <gtx3_frame_check/rx_data_r_track_4>.
	Found 5-bit shift register for signal <gtx3_frame_check/rx_data_r_track_3>.
	Found 5-bit shift register for signal <gtx3_frame_check/rx_data_r_track_2>.
	Found 5-bit shift register for signal <gtx3_frame_check/rx_data_r_track_1>.
	Found 5-bit shift register for signal <gtx3_frame_check/rx_data_r_track_0>.
	Found 3-bit shift register for signal <gtx3_frame_check/track_data_r4>.
	Found 5-bit shift register for signal <gtx2_frame_check/rx_data_r_track_15>.
	Found 5-bit shift register for signal <gtx2_frame_check/rx_data_r_track_14>.
	Found 5-bit shift register for signal <gtx2_frame_check/rx_data_r_track_13>.
	Found 5-bit shift register for signal <gtx2_frame_check/rx_data_r_track_12>.
	Found 5-bit shift register for signal <gtx2_frame_check/rx_data_r_track_11>.
	Found 5-bit shift register for signal <gtx2_frame_check/rx_data_r_track_10>.
	Found 5-bit shift register for signal <gtx2_frame_check/rx_data_r_track_9>.
	Found 5-bit shift register for signal <gtx2_frame_check/rx_data_r_track_8>.
	Found 5-bit shift register for signal <gtx2_frame_check/rx_data_r_track_7>.
	Found 5-bit shift register for signal <gtx2_frame_check/rx_data_r_track_6>.
	Found 5-bit shift register for signal <gtx2_frame_check/rx_data_r_track_5>.
	Found 5-bit shift register for signal <gtx2_frame_check/rx_data_r_track_4>.
	Found 5-bit shift register for signal <gtx2_frame_check/rx_data_r_track_3>.
	Found 5-bit shift register for signal <gtx2_frame_check/rx_data_r_track_2>.
	Found 5-bit shift register for signal <gtx2_frame_check/rx_data_r_track_1>.
	Found 5-bit shift register for signal <gtx2_frame_check/rx_data_r_track_0>.
	Found 3-bit shift register for signal <gtx2_frame_check/track_data_r4>.
	Found 5-bit shift register for signal <gtx1_frame_check/rx_data_r_track_15>.
	Found 5-bit shift register for signal <gtx1_frame_check/rx_data_r_track_14>.
	Found 5-bit shift register for signal <gtx1_frame_check/rx_data_r_track_13>.
	Found 5-bit shift register for signal <gtx1_frame_check/rx_data_r_track_12>.
	Found 5-bit shift register for signal <gtx1_frame_check/rx_data_r_track_11>.
	Found 5-bit shift register for signal <gtx1_frame_check/rx_data_r_track_10>.
	Found 5-bit shift register for signal <gtx1_frame_check/rx_data_r_track_9>.
	Found 5-bit shift register for signal <gtx1_frame_check/rx_data_r_track_8>.
	Found 5-bit shift register for signal <gtx1_frame_check/rx_data_r_track_7>.
	Found 5-bit shift register for signal <gtx1_frame_check/rx_data_r_track_6>.
	Found 5-bit shift register for signal <gtx1_frame_check/rx_data_r_track_5>.
	Found 5-bit shift register for signal <gtx1_frame_check/rx_data_r_track_4>.
	Found 5-bit shift register for signal <gtx1_frame_check/rx_data_r_track_3>.
	Found 5-bit shift register for signal <gtx1_frame_check/rx_data_r_track_2>.
	Found 5-bit shift register for signal <gtx1_frame_check/rx_data_r_track_1>.
	Found 5-bit shift register for signal <gtx1_frame_check/rx_data_r_track_0>.
	Found 3-bit shift register for signal <gtx1_frame_check/track_data_r4>.
Unit <xaui_wrapper_top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 597
 Flip-Flops                                            : 597
# Shift Registers                                      : 68
 3-bit shift register                                  : 4
 5-bit shift register                                  : 64

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : xaui_wrapper_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2601
#      GND                         : 31
#      INV                         : 250
#      LUT1                        : 215
#      LUT2                        : 223
#      LUT3                        : 875
#      LUT4                        : 246
#      LUT5                        : 44
#      LUT6                        : 159
#      MUXCY                       : 140
#      MUXCY_L                     : 148
#      MUXF5                       : 2
#      MUXF6                       : 1
#      MUXF7                       : 10
#      MUXF8                       : 2
#      VCC                         : 26
#      XORCY                       : 229
# FlipFlops/Latches                : 4242
#      FD                          : 344
#      FDC                         : 415
#      FDCE                        : 22
#      FDE                         : 2041
#      FDP                         : 172
#      FDR                         : 619
#      FDRE                        : 615
#      FDS                         : 13
#      LDC                         : 1
# RAMS                             : 11
#      RAMB18E1                    : 1
#      RAMB36E1                    : 10
# Shift Registers                  : 334
#      SRL16                       : 85
#      SRL16E                      : 1
#      SRLC16E                     : 171
#      SRLC32E                     : 77
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 21
#      IBUF                        : 10
#      IBUFDS_GTXE1                : 1
#      IBUFG                       : 1
#      OBUF                        : 9
# GigabitIOs                       : 4
#      GTXE1                       : 4
# Others                           : 3
#      BSCAN_VIRTEX6               : 1
#      TIMESPEC                    : 2

Device utilization summary:
---------------------------

Selected Device : 6vlx75tlff784-1l 


Slice Logic Utilization: 
 Number of Slice Registers:            4242  out of  93120     4%  
 Number of Slice LUTs:                 2346  out of  46560     5%  
    Number used as Logic:              2012  out of  46560     4%  
    Number used as Memory:              334  out of  16720     1%  
       Number used as SRL:              334

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   5023
   Number with an unused Flip Flop:     781  out of   5023    15%  
   Number with an unused LUT:          2677  out of   5023    53%  
   Number of fully used LUT-FF pairs:  1565  out of   5023    31%  
   Number of unique control sets:      1103

IO Utilization: 
 Number of IOs:                          22
 Number of bonded IOBs:                  20  out of    360     5%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               11  out of    156     7%  
    Number using Block RAM only:         11
 Number of BUFG/BUFGCTRLs:                4  out of     32    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------+
Clock Signal                                                                                  | Clock buffer(FF name)                                                             | Load  |
----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------+
gtx0_txoutclk_i                                                                               | BUFG                                                                              | 2083  |
gtx3_dwe_i                                                                                    | NONE(gtx0_frame_check/dual_port_block_ram_i/dual_port_block_ram_i)                | 733   |
chipscope.i_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                                       | BUFG                                                                              | 1758  |
rx_data_vio_async_in_i<31>(Mmux_rx_data_vio_async_in_i21:O)                                   | NONE(*)(chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[31].ASYNC_IN_CELL/U_FALLING)| 2     |
rx_data_vio_async_in_i<30>(Mmux_rx_data_vio_async_in_i11:O)                                   | NONE(*)(chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/U_FALLING)| 2     |
tx_data_vio_async_in_i<30>(Mmux_tx_data_vio_async_in_i91:O)                                   | NONE(*)(chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/U_FALLING)| 2     |
tx_data_vio_async_in_i<29>(Mmux_tx_data_vio_async_in_i81:O)                                   | NONE(*)(chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/U_FALLING)| 2     |
tx_data_vio_async_in_i<28>(Mmux_tx_data_vio_async_in_i71:O)                                   | NONE(*)(chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[28].ASYNC_IN_CELL/U_FALLING)| 2     |
tx_data_vio_async_in_i<27>(Mmux_tx_data_vio_async_in_i61:O)                                   | NONE(*)(chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/U_FALLING)| 2     |
tx_data_vio_async_in_i<26>(Mmux_tx_data_vio_async_in_i51:O)                                   | NONE(*)(chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[26].ASYNC_IN_CELL/U_FALLING)| 2     |
tx_data_vio_async_in_i<25>(Mmux_tx_data_vio_async_in_i41:O)                                   | NONE(*)(chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[25].ASYNC_IN_CELL/U_FALLING)| 2     |
tx_data_vio_async_in_i<24>(Mmux_tx_data_vio_async_in_i31:O)                                   | NONE(*)(chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[24].ASYNC_IN_CELL/U_FALLING)| 2     |
tx_data_vio_async_in_i<23>(Mmux_tx_data_vio_async_in_i21:O)                                   | NONE(*)(chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[23].ASYNC_IN_CELL/U_FALLING)| 2     |
tx_data_vio_async_in_i<22>(Mmux_tx_data_vio_async_in_i11:O)                                   | NONE(*)(chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[22].ASYNC_IN_CELL/U_FALLING)| 2     |
chipscope.i_icon/control3<13>(chipscope.i_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[9].U_LCE:O)| NONE(*)(chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)                       | 1     |
chipscope.i_icon/U0/iUPDATE_OUT                                                               | NONE(chipscope.i_icon/U0/U_ICON/U_iDATA_CMD)                                      | 1     |
----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------+
(*) These 12 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                          | Buffer(FF name)                                                                                                                                                                                                                                                                                                                                | Load  |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N11(chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)| 124   |
chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N11(chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)| 124   |
gtx0_frame_check/dual_port_block_ram_i/N1(gtx0_frame_check/dual_port_block_ram_i/XST_VCC:P)                                                                                                                                                                                                                                                                             | NONE(gtx0_frame_check/dual_port_block_ram_i/dual_port_block_ram_i)                                                                                                                                                                                                                                                                             | 124   |
gtx0_frame_gen/dual_port_block_ram_i/N1(gtx0_frame_gen/dual_port_block_ram_i/XST_VCC:P)                                                                                                                                                                                                                                                                                 | NONE(gtx0_frame_gen/dual_port_block_ram_i/dual_port_block_ram_i)                                                                                                                                                                                                                                                                               | 124   |
gtx1_frame_check/dual_port_block_ram_i/N1(gtx1_frame_check/dual_port_block_ram_i/XST_VCC:P)                                                                                                                                                                                                                                                                             | NONE(gtx1_frame_check/dual_port_block_ram_i/dual_port_block_ram_i)                                                                                                                                                                                                                                                                             | 124   |
gtx1_frame_gen/dual_port_block_ram_i/N1(gtx1_frame_gen/dual_port_block_ram_i/XST_VCC:P)                                                                                                                                                                                                                                                                                 | NONE(gtx1_frame_gen/dual_port_block_ram_i/dual_port_block_ram_i)                                                                                                                                                                                                                                                                               | 124   |
gtx2_frame_check/dual_port_block_ram_i/N1(gtx2_frame_check/dual_port_block_ram_i/XST_VCC:P)                                                                                                                                                                                                                                                                             | NONE(gtx2_frame_check/dual_port_block_ram_i/dual_port_block_ram_i)                                                                                                                                                                                                                                                                             | 124   |
gtx2_frame_gen/dual_port_block_ram_i/N1(gtx2_frame_gen/dual_port_block_ram_i/XST_VCC:P)                                                                                                                                                                                                                                                                                 | NONE(gtx2_frame_gen/dual_port_block_ram_i/dual_port_block_ram_i)                                                                                                                                                                                                                                                                               | 124   |
gtx3_frame_check/dual_port_block_ram_i/N1(gtx3_frame_check/dual_port_block_ram_i/XST_VCC:P)                                                                                                                                                                                                                                                                             | NONE(gtx3_frame_check/dual_port_block_ram_i/dual_port_block_ram_i)                                                                                                                                                                                                                                                                             | 124   |
gtx3_frame_gen/dual_port_block_ram_i/N1(gtx3_frame_gen/dual_port_block_ram_i/XST_VCC:P)                                                                                                                                                                                                                                                                                 | NONE(gtx3_frame_gen/dual_port_block_ram_i/dual_port_block_ram_i)                                                                                                                                                                                                                                                                               | 124   |
chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N0(chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_GND:G) | NONE(chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)| 72    |
chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N0(chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_GND:G) | NONE(chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)| 72    |
gtx0_frame_check/dual_port_block_ram_i/N0(gtx0_frame_check/dual_port_block_ram_i/XST_GND:G)                                                                                                                                                                                                                                                                             | NONE(gtx0_frame_check/dual_port_block_ram_i/dual_port_block_ram_i)                                                                                                                                                                                                                                                                             | 72    |
gtx0_frame_gen/dual_port_block_ram_i/N0(gtx0_frame_gen/dual_port_block_ram_i/XST_GND:G)                                                                                                                                                                                                                                                                                 | NONE(gtx0_frame_gen/dual_port_block_ram_i/dual_port_block_ram_i)                                                                                                                                                                                                                                                                               | 72    |
gtx1_frame_check/dual_port_block_ram_i/N0(gtx1_frame_check/dual_port_block_ram_i/XST_GND:G)                                                                                                                                                                                                                                                                             | NONE(gtx1_frame_check/dual_port_block_ram_i/dual_port_block_ram_i)                                                                                                                                                                                                                                                                             | 72    |
gtx1_frame_gen/dual_port_block_ram_i/N0(gtx1_frame_gen/dual_port_block_ram_i/XST_GND:G)                                                                                                                                                                                                                                                                                 | NONE(gtx1_frame_gen/dual_port_block_ram_i/dual_port_block_ram_i)                                                                                                                                                                                                                                                                               | 72    |
gtx2_frame_check/dual_port_block_ram_i/N0(gtx2_frame_check/dual_port_block_ram_i/XST_GND:G)                                                                                                                                                                                                                                                                             | NONE(gtx2_frame_check/dual_port_block_ram_i/dual_port_block_ram_i)                                                                                                                                                                                                                                                                             | 72    |
gtx2_frame_gen/dual_port_block_ram_i/N0(gtx2_frame_gen/dual_port_block_ram_i/XST_GND:G)                                                                                                                                                                                                                                                                                 | NONE(gtx2_frame_gen/dual_port_block_ram_i/dual_port_block_ram_i)                                                                                                                                                                                                                                                                               | 72    |
gtx3_frame_check/dual_port_block_ram_i/N0(gtx3_frame_check/dual_port_block_ram_i/XST_GND:G)                                                                                                                                                                                                                                                                             | NONE(gtx3_frame_check/dual_port_block_ram_i/dual_port_block_ram_i)                                                                                                                                                                                                                                                                             | 72    |
gtx3_frame_gen/dual_port_block_ram_i/N0(gtx3_frame_gen/dual_port_block_ram_i/XST_GND:G)                                                                                                                                                                                                                                                                                 | NONE(gtx3_frame_gen/dual_port_block_ram_i/dual_port_block_ram_i)                                                                                                                                                                                                                                                                               | 72    |
chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/WR_EN_I(chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1:Q)                                                                                                                                                                                                              | NONE(chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1)                                                                                                                                                                       | 8     |
chipscope.ila_i/glue_set(chipscope.ila_i/XST_VCC:P)                                                                                                                                                                                                                                                                                                                     | NONE(chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)| 8     |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 5.927ns (Maximum Frequency: 168.719MHz)
   Minimum input arrival time before clock: 1.253ns
   Maximum output required time after clock: 1.369ns
   Maximum combinational path delay: No path found

=========================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 nS HIGH 15 nS
  Clock period: 1.528ns (frequency: 654.450MHz)
  Total number of paths / destination ports: 22618 / 2683
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  13.472ns
  Source:               chipscope.i_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          chipscope.i_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Data Path Delay:      1.528ns (Levels of Logic = 1)
  Source Clock:         chipscope.i_icon/U0/iUPDATE_OUT rising at 0.000ns
  Destination Clock:    chipscope.i_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising at 30.000ns

  Data Path: chipscope.i_icon/U0/U_ICON/U_iDATA_CMD (FF) to chipscope.i_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.280   0.413  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              8   0.070   0.445  U0/U_ICON/U_SYNC/U_iDATA_CMD_n (U0/U_ICON/U_SYNC/iDATA_CMD_n)
     FDR:R                     0.320          U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    ----------------------------------------
    Total                      1.528ns (0.670ns logic, 0.858ns route)
                                       (43.8% logic, 56.2% route)

=========================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 nS
  Clock period: 1.528ns (frequency: 654.450MHz)
  Total number of paths / destination ports: 18 / 18
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  13.472ns
  Source:               chipscope.i_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          chipscope.i_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Data Path Delay:      1.528ns (Levels of Logic = 1)
  Source Clock:         chipscope.i_icon/U0/iUPDATE_OUT rising at 0.000ns
  Destination Clock:    chipscope.i_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising at 15.000ns

  Data Path: chipscope.i_icon/U0/U_ICON/U_iDATA_CMD (FF) to chipscope.i_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.280   0.413  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              8   0.070   0.445  U0/U_ICON/U_SYNC/U_iDATA_CMD_n (U0/U_ICON/U_SYNC/iDATA_CMD_n)
     FDR:R                     0.320          U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    ----------------------------------------
    Total                      1.528ns (0.670ns logic, 0.858ns route)
                                       (43.8% logic, 56.2% route)

=========================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 nS
  Clock period: 1.162ns (frequency: 860.585MHz)
  Total number of paths / destination ports: 1 / 1
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  13.838ns
  Source:               chipscope.i_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          chipscope.i_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Data Path Delay:      1.162ns (Levels of Logic = 1)
  Source Clock:         chipscope.i_icon/U0/iUPDATE_OUT rising at 0.000ns
  Destination Clock:    chipscope.i_icon/U0/iUPDATE_OUT rising at 15.000ns

  Data Path: chipscope.i_icon/U0/U_ICON/U_iDATA_CMD (FF) to chipscope.i_icon/U0/U_ICON/U_iDATA_CMD (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.280   0.413  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.070   0.399  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                    -0.012          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      1.162ns (0.350ns logic, 0.812ns route)
                                       (30.1% logic, 69.9% route)

=========================================================================
Timing constraint: TS_J_TO_D = FROM TIMEGRP "J_CLK" TO TIMEGRP "D_CLK" TIG;
  Clock period: 5.927ns (frequency: 168.719MHz)
  Total number of paths / destination ports: 3818 / 817
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Delay:                  -26.089ns
  Source:               chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE (FF)
  Destination:          chipscope.i_icon/U0/U_ICON/U_TDO_reg (FF)
  Data Path Delay:      5.927ns (Levels of Logic = 8)
  Source Clock:         chipscope.i_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising at 0.000ns
  Destination Clock:    chipscope.i_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising at 0.000ns

  Data Path: chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE (FF) to chipscope.i_icon/U0/U_ICON/U_TDO_reg (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            12   0.280   0.786  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<0>)
     LUT6:I0->O            1   0.053   0.712  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_132 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_132)
     LUT6:I1->O            1   0.053   0.000  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_8 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_8)
     MUXF7:I0->O           1   0.186   0.477  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6_f7 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6_f7)
     LUT3:I1->O            1   0.053   0.477  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<5>1 (U0/I_NO_D.U_ILA/iDATA_DOUT)
     LUT3:I1->O            1   0.053   0.553  U0/I_NO_D.U_ILA/U_DOUT (control<3>)
     end scope: 'chipscope.ila_i:control<3>'
     begin scope: 'chipscope.i_icon:control3<3>'
     LUT6:I3->O            1   0.053   0.000  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O4_G (N156)
     MUXF7:I1->O           1   0.187   0.000  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O4 (U0/U_ICON/iTDO_next)
     FDE:D                    -0.012          U0/U_ICON/U_TDO_reg
    ----------------------------------------
    Total                      5.927ns (2.922ns logic, 3.005ns route)
                                       (49.3% logic, 50.7% route)

=========================================================================
Timing constraint: TS_D_TO_J = FROM TIMEGRP "D_CLK" TO TIMEGRP "J_CLK" TIG;
  Clock period: 1.528ns (frequency: 654.450MHz)
  Total number of paths / destination ports: 1168 / 1108
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Delay:                  -13.472ns
  Source:               chipscope.i_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          chipscope.i_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Data Path Delay:      1.528ns (Levels of Logic = 1)
  Source Clock:         chipscope.i_icon/U0/iUPDATE_OUT rising at 0.000ns
  Destination Clock:    chipscope.i_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising at 0.000ns

  Data Path: chipscope.i_icon/U0/U_ICON/U_iDATA_CMD (FF) to chipscope.i_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.280   0.413  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              8   0.070   0.445  U0/U_ICON/U_SYNC/U_iDATA_CMD_n (U0/U_ICON/U_SYNC/iDATA_CMD_n)
     FDR:R                     0.320          U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    ----------------------------------------
    Total                      1.528ns (0.670ns logic, 0.858ns route)
                                       (43.8% logic, 56.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock chipscope.i_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL
-------------------------------------------------------+---------+---------+---------+---------+
                                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------+---------+---------+---------+---------+
chipscope.i_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    5.927|         |         |         |
chipscope.i_icon/U0/iUPDATE_OUT                        |    1.528|         |         |         |
chipscope.i_icon/control3<13>                          |         |    2.521|         |         |
gtx0_txoutclk_i                                        |    2.750|         |         |         |
gtx3_dwe_i                                             |    1.549|    0.886|         |         |
rx_data_vio_async_in_i<30>                             |    0.886|    0.886|         |         |
rx_data_vio_async_in_i<31>                             |    0.886|    0.886|         |         |
tx_data_vio_async_in_i<22>                             |    0.886|    0.886|         |         |
tx_data_vio_async_in_i<23>                             |    0.886|    0.886|         |         |
tx_data_vio_async_in_i<24>                             |    0.886|    0.886|         |         |
tx_data_vio_async_in_i<25>                             |    0.886|    0.886|         |         |
tx_data_vio_async_in_i<26>                             |    0.886|    0.886|         |         |
tx_data_vio_async_in_i<27>                             |    0.886|    0.886|         |         |
tx_data_vio_async_in_i<28>                             |    0.886|    0.886|         |         |
tx_data_vio_async_in_i<29>                             |    0.886|    0.886|         |         |
tx_data_vio_async_in_i<30>                             |    0.886|    0.886|         |         |
-------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock chipscope.i_icon/U0/iUPDATE_OUT
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
chipscope.i_icon/U0/iUPDATE_OUT|    1.162|         |         |         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock chipscope.i_icon/control3<13>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gtx0_txoutclk_i|         |         |    1.118|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gtx0_txoutclk_i
-------------------------------------------------------+---------+---------+---------+---------+
                                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------+---------+---------+---------+---------+
chipscope.i_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    3.116|         |         |         |
gtx0_txoutclk_i                                        |    2.757|         |         |         |
-------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock gtx3_dwe_i
-------------------------------------------------------+---------+---------+---------+---------+
                                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------+---------+---------+---------+---------+
chipscope.i_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    3.090|         |    1.187|         |
gtx3_dwe_i                                             |    1.655|         |         |         |
-------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rx_data_vio_async_in_i<30>
-------------------------------------------------------+---------+---------+---------+---------+
                                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------+---------+---------+---------+---------+
chipscope.i_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.187|         |    1.187|         |
-------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rx_data_vio_async_in_i<31>
-------------------------------------------------------+---------+---------+---------+---------+
                                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------+---------+---------+---------+---------+
chipscope.i_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.187|         |    1.187|         |
-------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock tx_data_vio_async_in_i<22>
-------------------------------------------------------+---------+---------+---------+---------+
                                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------+---------+---------+---------+---------+
chipscope.i_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.187|         |    1.187|         |
-------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock tx_data_vio_async_in_i<23>
-------------------------------------------------------+---------+---------+---------+---------+
                                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------+---------+---------+---------+---------+
chipscope.i_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.187|         |    1.187|         |
-------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock tx_data_vio_async_in_i<24>
-------------------------------------------------------+---------+---------+---------+---------+
                                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------+---------+---------+---------+---------+
chipscope.i_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.187|         |    1.187|         |
-------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock tx_data_vio_async_in_i<25>
-------------------------------------------------------+---------+---------+---------+---------+
                                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------+---------+---------+---------+---------+
chipscope.i_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.187|         |    1.187|         |
-------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock tx_data_vio_async_in_i<26>
-------------------------------------------------------+---------+---------+---------+---------+
                                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------+---------+---------+---------+---------+
chipscope.i_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.187|         |    1.187|         |
-------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock tx_data_vio_async_in_i<27>
-------------------------------------------------------+---------+---------+---------+---------+
                                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------+---------+---------+---------+---------+
chipscope.i_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.187|         |    1.187|         |
-------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock tx_data_vio_async_in_i<28>
-------------------------------------------------------+---------+---------+---------+---------+
                                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------+---------+---------+---------+---------+
chipscope.i_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.187|         |    1.187|         |
-------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock tx_data_vio_async_in_i<29>
-------------------------------------------------------+---------+---------+---------+---------+
                                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------+---------+---------+---------+---------+
chipscope.i_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.187|         |    1.187|         |
-------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock tx_data_vio_async_in_i<30>
-------------------------------------------------------+---------+---------+---------+---------+
                                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------+---------+---------+---------+---------+
chipscope.i_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.187|         |    1.187|         |
-------------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 30.00 secs
Total CPU time to Xst completion: 30.14 secs
 
--> 

Total memory usage is 287188 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  248 (   0 filtered)
Number of infos    :  228 (   0 filtered)

