{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1469752076581 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1469752076581 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 29 12:27:56 2016 " "Processing started: Fri Jul 29 12:27:56 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1469752076581 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1469752076581 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_Design -c Group_16 " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_Design -c Group_16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1469752076581 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1469752077216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "group_16.vhd 14 7 " "Found 14 design units, including 7 entities, in source file group_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 s_counter-beh " "Found design unit 1: s_counter-beh" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469752077859 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 n_counter-beh " "Found design unit 2: n_counter-beh" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469752077859 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 s_comp_7-beh " "Found design unit 3: s_comp_7-beh" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469752077859 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 s_comp_15-beh " "Found design unit 4: s_comp_15-beh" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469752077859 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 n_comp_7-beh " "Found design unit 5: n_comp_7-beh" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469752077859 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 shift_reg-beh " "Found design unit 6: shift_reg-beh" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 153 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469752077859 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 Group_16-beh " "Found design unit 7: Group_16-beh" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 184 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469752077859 ""} { "Info" "ISGN_ENTITY_NAME" "1 s_counter " "Found entity 1: s_counter" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469752077859 ""} { "Info" "ISGN_ENTITY_NAME" "2 n_counter " "Found entity 2: n_counter" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469752077859 ""} { "Info" "ISGN_ENTITY_NAME" "3 s_comp_7 " "Found entity 3: s_comp_7" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469752077859 ""} { "Info" "ISGN_ENTITY_NAME" "4 s_comp_15 " "Found entity 4: s_comp_15" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469752077859 ""} { "Info" "ISGN_ENTITY_NAME" "5 n_comp_7 " "Found entity 5: n_comp_7" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469752077859 ""} { "Info" "ISGN_ENTITY_NAME" "6 shift_reg " "Found entity 6: shift_reg" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469752077859 ""} { "Info" "ISGN_ENTITY_NAME" "7 Group_16 " "Found entity 7: Group_16" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469752077859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469752077859 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Group_16 " "Elaborating entity \"Group_16\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1469752077903 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "buf Group_16.vhd(177) " "VHDL Signal Declaration warning at Group_16.vhd(177): used implicit default value for signal \"buf\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 177 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1469752077904 "|Group_16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx Group_16.vhd(209) " "VHDL Process Statement warning at Group_16.vhd(209): signal \"rx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469752077905 "|Group_16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmp7_s Group_16.vhd(215) " "VHDL Process Statement warning at Group_16.vhd(215): signal \"cmp7_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469752077905 "|Group_16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmp15_s Group_16.vhd(221) " "VHDL Process Statement warning at Group_16.vhd(221): signal \"cmp15_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469752077906 "|Group_16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmp7_n Group_16.vhd(221) " "VHDL Process Statement warning at Group_16.vhd(221): signal \"cmp7_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469752077906 "|Group_16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmp15_s Group_16.vhd(227) " "VHDL Process Statement warning at Group_16.vhd(227): signal \"cmp15_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469752077906 "|Group_16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx Group_16.vhd(241) " "VHDL Process Statement warning at Group_16.vhd(241): signal \"rx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 241 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469752077906 "|Group_16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmp7_s Group_16.vhd(247) " "VHDL Process Statement warning at Group_16.vhd(247): signal \"cmp7_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 247 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469752077906 "|Group_16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmp7_n Group_16.vhd(254) " "VHDL Process Statement warning at Group_16.vhd(254): signal \"cmp7_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 254 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469752077906 "|Group_16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmp15_s Group_16.vhd(254) " "VHDL Process Statement warning at Group_16.vhd(254): signal \"cmp15_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 254 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469752077906 "|Group_16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmp7_n Group_16.vhd(257) " "VHDL Process Statement warning at Group_16.vhd(257): signal \"cmp7_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 257 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469752077906 "|Group_16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmp15_s Group_16.vhd(257) " "VHDL Process Statement warning at Group_16.vhd(257): signal \"cmp15_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 257 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469752077907 "|Group_16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmp15_s Group_16.vhd(265) " "VHDL Process Statement warning at Group_16.vhd(265): signal \"cmp15_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 265 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469752077907 "|Group_16"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reset_S Group_16.vhd(237) " "VHDL Process Statement warning at Group_16.vhd(237): inferring latch(es) for signal or variable \"reset_S\", which holds its previous value in one or more paths through the process" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 237 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1469752077907 "|Group_16"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reset_N Group_16.vhd(237) " "VHDL Process Statement warning at Group_16.vhd(237): inferring latch(es) for signal or variable \"reset_N\", which holds its previous value in one or more paths through the process" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 237 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1469752077907 "|Group_16"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable_S Group_16.vhd(237) " "VHDL Process Statement warning at Group_16.vhd(237): inferring latch(es) for signal or variable \"enable_S\", which holds its previous value in one or more paths through the process" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 237 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1469752077907 "|Group_16"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable_shift Group_16.vhd(237) " "VHDL Process Statement warning at Group_16.vhd(237): inferring latch(es) for signal or variable \"enable_shift\", which holds its previous value in one or more paths through the process" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 237 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1469752077907 "|Group_16"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable_N Group_16.vhd(237) " "VHDL Process Statement warning at Group_16.vhd(237): inferring latch(es) for signal or variable \"enable_N\", which holds its previous value in one or more paths through the process" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 237 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1469752077907 "|Group_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_N Group_16.vhd(237) " "Inferred latch for \"enable_N\" at Group_16.vhd(237)" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469752077908 "|Group_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_shift Group_16.vhd(237) " "Inferred latch for \"enable_shift\" at Group_16.vhd(237)" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469752077908 "|Group_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_S Group_16.vhd(237) " "Inferred latch for \"enable_S\" at Group_16.vhd(237)" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469752077908 "|Group_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset_N Group_16.vhd(237) " "Inferred latch for \"reset_N\" at Group_16.vhd(237)" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469752077908 "|Group_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset_S Group_16.vhd(237) " "Inferred latch for \"reset_S\" at Group_16.vhd(237)" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469752077908 "|Group_16"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reset_S\$latch " "Latch reset_S\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CS.idle " "Ports D and ENA on the latch are fed by the same signal CS.idle" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 187 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1469752078447 ""}  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 237 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1469752078447 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "buf\[0\] GND " "Pin \"buf\[0\]\" is stuck at GND" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469752078461 "|Group_16|buf[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "buf\[1\] GND " "Pin \"buf\[1\]\" is stuck at GND" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469752078461 "|Group_16|buf[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "buf\[2\] GND " "Pin \"buf\[2\]\" is stuck at GND" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469752078461 "|Group_16|buf[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "buf\[3\] GND " "Pin \"buf\[3\]\" is stuck at GND" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469752078461 "|Group_16|buf[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "buf\[4\] GND " "Pin \"buf\[4\]\" is stuck at GND" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469752078461 "|Group_16|buf[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "buf\[5\] GND " "Pin \"buf\[5\]\" is stuck at GND" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469752078461 "|Group_16|buf[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "buf\[6\] GND " "Pin \"buf\[6\]\" is stuck at GND" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469752078461 "|Group_16|buf[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "buf\[7\] GND " "Pin \"buf\[7\]\" is stuck at GND" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469752078461 "|Group_16|buf[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reset_N VCC " "Pin \"reset_N\" is stuck at VCC" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 178 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469752078461 "|Group_16|reset_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "enable_N VCC " "Pin \"enable_N\" is stuck at VCC" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 178 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469752078461 "|Group_16|enable_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "enable_S VCC " "Pin \"enable_S\" is stuck at VCC" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 178 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469752078461 "|Group_16|enable_S"} { "Warning" "WMLS_MLS_STUCK_PIN" "enable_shift VCC " "Pin \"enable_shift\" is stuck at VCC" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 178 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469752078461 "|Group_16|enable_shift"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1469752078461 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1469752078592 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1469752078946 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1469752078946 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1469752079078 "|Group_16|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1469752079078 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27 " "Implemented 27 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1469752079078 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1469752079078 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1469752079078 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1469752079078 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "543 " "Peak virtual memory: 543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1469752079117 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 29 12:27:59 2016 " "Processing ended: Fri Jul 29 12:27:59 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1469752079117 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1469752079117 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1469752079117 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1469752079117 ""}
