
../repos/findutils/locate/frcode:     file format elf32-littlearm


Disassembly of section .init:

00010cb8 <.init>:
   10cb8:	push	{r3, lr}
   10cbc:	bl	10f3c <__assert_fail@plt+0x48>
   10cc0:	pop	{r3, pc}

Disassembly of section .plt:

00010cc4 <calloc@plt-0x14>:
   10cc4:	push	{lr}		; (str lr, [sp, #-4]!)
   10cc8:	ldr	lr, [pc, #4]	; 10cd4 <calloc@plt-0x4>
   10ccc:	add	lr, pc, lr
   10cd0:	ldr	pc, [lr, #8]!
   10cd4:	andeq	sl, r1, ip, lsr #6

00010cd8 <calloc@plt>:
   10cd8:	add	ip, pc, #0, 12
   10cdc:	add	ip, ip, #106496	; 0x1a000
   10ce0:	ldr	pc, [ip, #812]!	; 0x32c

00010ce4 <raise@plt>:
   10ce4:	add	ip, pc, #0, 12
   10ce8:	add	ip, ip, #106496	; 0x1a000
   10cec:	ldr	pc, [ip, #804]!	; 0x324

00010cf0 <strcmp@plt>:
   10cf0:	add	ip, pc, #0, 12
   10cf4:	add	ip, ip, #106496	; 0x1a000
   10cf8:	ldr	pc, [ip, #796]!	; 0x31c

00010cfc <strtol@plt>:
   10cfc:	add	ip, pc, #0, 12
   10d00:	add	ip, ip, #106496	; 0x1a000
   10d04:	ldr	pc, [ip, #788]!	; 0x314

00010d08 <printf@plt>:
   10d08:	add	ip, pc, #0, 12
   10d0c:	add	ip, ip, #106496	; 0x1a000
   10d10:	ldr	pc, [ip, #780]!	; 0x30c

00010d14 <fflush@plt>:
   10d14:	add	ip, pc, #0, 12
   10d18:	add	ip, ip, #106496	; 0x1a000
   10d1c:	ldr	pc, [ip, #772]!	; 0x304

00010d20 <free@plt>:
   10d20:	add	ip, pc, #0, 12
   10d24:	add	ip, ip, #106496	; 0x1a000
   10d28:	ldr	pc, [ip, #764]!	; 0x2fc

00010d2c <ferror@plt>:
   10d2c:	add	ip, pc, #0, 12
   10d30:	add	ip, ip, #106496	; 0x1a000
   10d34:	ldr	pc, [ip, #756]!	; 0x2f4

00010d38 <_exit@plt>:
   10d38:	add	ip, pc, #0, 12
   10d3c:	add	ip, ip, #106496	; 0x1a000
   10d40:	ldr	pc, [ip, #748]!	; 0x2ec

00010d44 <memcpy@plt>:
   10d44:	add	ip, pc, #0, 12
   10d48:	add	ip, ip, #106496	; 0x1a000
   10d4c:	ldr	pc, [ip, #740]!	; 0x2e4

00010d50 <mbsinit@plt>:
   10d50:	add	ip, pc, #0, 12
   10d54:	add	ip, ip, #106496	; 0x1a000
   10d58:	ldr	pc, [ip, #732]!	; 0x2dc

00010d5c <memcmp@plt>:
   10d5c:	add	ip, pc, #0, 12
   10d60:	add	ip, ip, #106496	; 0x1a000
   10d64:	ldr	pc, [ip, #724]!	; 0x2d4

00010d68 <realloc@plt>:
   10d68:	add	ip, pc, #0, 12
   10d6c:	add	ip, ip, #106496	; 0x1a000
   10d70:	ldr	pc, [ip, #716]!	; 0x2cc

00010d74 <iswprint@plt>:
   10d74:	add	ip, pc, #0, 12
   10d78:	add	ip, ip, #106496	; 0x1a000
   10d7c:	ldr	pc, [ip, #708]!	; 0x2c4

00010d80 <fwrite@plt>:
   10d80:	add	ip, pc, #0, 12
   10d84:	add	ip, ip, #106496	; 0x1a000
   10d88:	ldr	pc, [ip, #700]!	; 0x2bc

00010d8c <lseek64@plt>:
   10d8c:	add	ip, pc, #0, 12
   10d90:	add	ip, ip, #106496	; 0x1a000
   10d94:	ldr	pc, [ip, #692]!	; 0x2b4

00010d98 <__ctype_get_mb_cur_max@plt>:
   10d98:	add	ip, pc, #0, 12
   10d9c:	add	ip, ip, #106496	; 0x1a000
   10da0:	ldr	pc, [ip, #684]!	; 0x2ac

00010da4 <__fpending@plt>:
   10da4:	add	ip, pc, #0, 12
   10da8:	add	ip, ip, #106496	; 0x1a000
   10dac:	ldr	pc, [ip, #676]!	; 0x2a4

00010db0 <mbrtowc@plt>:
   10db0:	add	ip, pc, #0, 12
   10db4:	add	ip, ip, #106496	; 0x1a000
   10db8:	ldr	pc, [ip, #668]!	; 0x29c

00010dbc <error@plt>:
   10dbc:	add	ip, pc, #0, 12
   10dc0:	add	ip, ip, #106496	; 0x1a000
   10dc4:	ldr	pc, [ip, #660]!	; 0x294

00010dc8 <malloc@plt>:
   10dc8:	add	ip, pc, #0, 12
   10dcc:	add	ip, ip, #106496	; 0x1a000
   10dd0:	ldr	pc, [ip, #652]!	; 0x28c

00010dd4 <__libc_start_main@plt>:
   10dd4:	add	ip, pc, #0, 12
   10dd8:	add	ip, ip, #106496	; 0x1a000
   10ddc:	ldr	pc, [ip, #644]!	; 0x284

00010de0 <__freading@plt>:
   10de0:	add	ip, pc, #0, 12
   10de4:	add	ip, ip, #106496	; 0x1a000
   10de8:	ldr	pc, [ip, #636]!	; 0x27c

00010dec <__gmon_start__@plt>:
   10dec:	add	ip, pc, #0, 12
   10df0:	add	ip, ip, #106496	; 0x1a000
   10df4:	ldr	pc, [ip, #628]!	; 0x274

00010df8 <getopt_long@plt>:
   10df8:	add	ip, pc, #0, 12
   10dfc:	add	ip, ip, #106496	; 0x1a000
   10e00:	ldr	pc, [ip, #620]!	; 0x26c

00010e04 <__ctype_b_loc@plt>:
   10e04:	add	ip, pc, #0, 12
   10e08:	add	ip, ip, #106496	; 0x1a000
   10e0c:	ldr	pc, [ip, #612]!	; 0x264

00010e10 <exit@plt>:
   10e10:	add	ip, pc, #0, 12
   10e14:	add	ip, ip, #106496	; 0x1a000
   10e18:	ldr	pc, [ip, #604]!	; 0x25c

00010e1c <gettext@plt>:
   10e1c:	add	ip, pc, #0, 12
   10e20:	add	ip, ip, #106496	; 0x1a000
   10e24:	ldr	pc, [ip, #596]!	; 0x254

00010e28 <strlen@plt>:
   10e28:	add	ip, pc, #0, 12
   10e2c:	add	ip, ip, #106496	; 0x1a000
   10e30:	ldr	pc, [ip, #588]!	; 0x24c

00010e34 <fprintf@plt>:
   10e34:	add	ip, pc, #0, 12
   10e38:	add	ip, ip, #106496	; 0x1a000
   10e3c:	ldr	pc, [ip, #580]!	; 0x244

00010e40 <__errno_location@plt>:
   10e40:	add	ip, pc, #0, 12
   10e44:	add	ip, ip, #106496	; 0x1a000
   10e48:	ldr	pc, [ip, #572]!	; 0x23c

00010e4c <__cxa_atexit@plt>:
   10e4c:	add	ip, pc, #0, 12
   10e50:	add	ip, ip, #106496	; 0x1a000
   10e54:	ldr	pc, [ip, #564]!	; 0x234

00010e58 <memset@plt>:
   10e58:	add	ip, pc, #0, 12
   10e5c:	add	ip, ip, #106496	; 0x1a000
   10e60:	ldr	pc, [ip, #556]!	; 0x22c

00010e64 <fileno@plt>:
   10e64:	add	ip, pc, #0, 12
   10e68:	add	ip, ip, #106496	; 0x1a000
   10e6c:	ldr	pc, [ip, #548]!	; 0x224

00010e70 <fclose@plt>:
   10e70:	add	ip, pc, #0, 12
   10e74:	add	ip, ip, #106496	; 0x1a000
   10e78:	ldr	pc, [ip, #540]!	; 0x21c

00010e7c <fseeko64@plt>:
   10e7c:	add	ip, pc, #0, 12
   10e80:	add	ip, ip, #106496	; 0x1a000
   10e84:	ldr	pc, [ip, #532]!	; 0x214

00010e88 <setlocale@plt>:
   10e88:	add	ip, pc, #0, 12
   10e8c:	add	ip, ip, #106496	; 0x1a000
   10e90:	ldr	pc, [ip, #524]!	; 0x20c

00010e94 <strrchr@plt>:
   10e94:	add	ip, pc, #0, 12
   10e98:	add	ip, ip, #106496	; 0x1a000
   10e9c:	ldr	pc, [ip, #516]!	; 0x204

00010ea0 <nl_langinfo@plt>:
   10ea0:	add	ip, pc, #0, 12
   10ea4:	add	ip, ip, #106496	; 0x1a000
   10ea8:	ldr	pc, [ip, #508]!	; 0x1fc

00010eac <fputc@plt>:
   10eac:	add	ip, pc, #0, 12
   10eb0:	add	ip, ip, #106496	; 0x1a000
   10eb4:	ldr	pc, [ip, #500]!	; 0x1f4

00010eb8 <putc@plt>:
   10eb8:	add	ip, pc, #0, 12
   10ebc:	add	ip, ip, #106496	; 0x1a000
   10ec0:	ldr	pc, [ip, #492]!	; 0x1ec

00010ec4 <getdelim@plt>:
   10ec4:	add	ip, pc, #0, 12
   10ec8:	add	ip, ip, #106496	; 0x1a000
   10ecc:	ldr	pc, [ip, #484]!	; 0x1e4

00010ed0 <fputs@plt>:
   10ed0:	add	ip, pc, #0, 12
   10ed4:	add	ip, ip, #106496	; 0x1a000
   10ed8:	ldr	pc, [ip, #476]!	; 0x1dc

00010edc <strncmp@plt>:
   10edc:	add	ip, pc, #0, 12
   10ee0:	add	ip, ip, #106496	; 0x1a000
   10ee4:	ldr	pc, [ip, #468]!	; 0x1d4

00010ee8 <abort@plt>:
   10ee8:	add	ip, pc, #0, 12
   10eec:	add	ip, ip, #106496	; 0x1a000
   10ef0:	ldr	pc, [ip, #460]!	; 0x1cc

00010ef4 <__assert_fail@plt>:
   10ef4:	add	ip, pc, #0, 12
   10ef8:	add	ip, ip, #106496	; 0x1a000
   10efc:	ldr	pc, [ip, #452]!	; 0x1c4

Disassembly of section .text:

00010f00 <.text>:
   10f00:	mov	fp, #0
   10f04:	mov	lr, #0
   10f08:	pop	{r1}		; (ldr r1, [sp], #4)
   10f0c:	mov	r2, sp
   10f10:	push	{r2}		; (str r2, [sp, #-4]!)
   10f14:	push	{r0}		; (str r0, [sp, #-4]!)
   10f18:	ldr	ip, [pc, #16]	; 10f30 <__assert_fail@plt+0x3c>
   10f1c:	push	{ip}		; (str ip, [sp, #-4]!)
   10f20:	ldr	r0, [pc, #12]	; 10f34 <__assert_fail@plt+0x40>
   10f24:	ldr	r3, [pc, #12]	; 10f38 <__assert_fail@plt+0x44>
   10f28:	bl	10dd4 <__libc_start_main@plt>
   10f2c:	bl	10ee8 <abort@plt>
   10f30:	andeq	sl, r1, r0, asr #1
   10f34:	strdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   10f38:	andeq	sl, r1, r0, rrx
   10f3c:	ldr	r3, [pc, #20]	; 10f58 <__assert_fail@plt+0x64>
   10f40:	ldr	r2, [pc, #20]	; 10f5c <__assert_fail@plt+0x68>
   10f44:	add	r3, pc, r3
   10f48:	ldr	r2, [r3, r2]
   10f4c:	cmp	r2, #0
   10f50:	bxeq	lr
   10f54:	b	10dec <__gmon_start__@plt>
   10f58:	strheq	sl, [r1], -r4
   10f5c:	andeq	r0, r0, r4, asr #1
   10f60:	ldr	r0, [pc, #24]	; 10f80 <__assert_fail@plt+0x8c>
   10f64:	ldr	r3, [pc, #24]	; 10f84 <__assert_fail@plt+0x90>
   10f68:	cmp	r3, r0
   10f6c:	bxeq	lr
   10f70:	ldr	r3, [pc, #16]	; 10f88 <__assert_fail@plt+0x94>
   10f74:	cmp	r3, #0
   10f78:	bxeq	lr
   10f7c:	bx	r3
   10f80:	andeq	fp, r2, r8, lsl r1
   10f84:	andeq	fp, r2, r8, lsl r1
   10f88:	andeq	r0, r0, r0
   10f8c:	ldr	r0, [pc, #36]	; 10fb8 <__assert_fail@plt+0xc4>
   10f90:	ldr	r1, [pc, #36]	; 10fbc <__assert_fail@plt+0xc8>
   10f94:	sub	r1, r1, r0
   10f98:	asr	r1, r1, #2
   10f9c:	add	r1, r1, r1, lsr #31
   10fa0:	asrs	r1, r1, #1
   10fa4:	bxeq	lr
   10fa8:	ldr	r3, [pc, #16]	; 10fc0 <__assert_fail@plt+0xcc>
   10fac:	cmp	r3, #0
   10fb0:	bxeq	lr
   10fb4:	bx	r3
   10fb8:	andeq	fp, r2, r8, lsl r1
   10fbc:	andeq	fp, r2, r8, lsl r1
   10fc0:	andeq	r0, r0, r0
   10fc4:	push	{r4, lr}
   10fc8:	ldr	r4, [pc, #24]	; 10fe8 <__assert_fail@plt+0xf4>
   10fcc:	ldrb	r3, [r4]
   10fd0:	cmp	r3, #0
   10fd4:	popne	{r4, pc}
   10fd8:	bl	10f60 <__assert_fail@plt+0x6c>
   10fdc:	mov	r3, #1
   10fe0:	strb	r3, [r4]
   10fe4:	pop	{r4, pc}
   10fe8:	andeq	fp, r2, ip, lsr r1
   10fec:	b	10f8c <__assert_fail@plt+0x98>
   10ff0:	push	{fp, lr}
   10ff4:	mov	fp, sp
   10ff8:	sub	sp, sp, #112	; 0x70
   10ffc:	movw	r2, #0
   11000:	str	r2, [fp, #-4]
   11004:	str	r0, [fp, #-8]
   11008:	str	r1, [fp, #-12]
   1100c:	movw	r0, #10
   11010:	str	r0, [fp, #-48]	; 0xffffffd0
   11014:	str	r2, [sp, #56]	; 0x38
   11018:	str	r2, [sp, #52]	; 0x34
   1101c:	ldr	r0, [fp, #-12]
   11020:	ldr	r0, [r0]
   11024:	cmp	r0, r2
   11028:	beq	1103c <__assert_fail@plt+0x148>
   1102c:	ldr	r0, [fp, #-12]
   11030:	ldr	r0, [r0]
   11034:	bl	11b68 <__assert_fail@plt+0xc74>
   11038:	b	11048 <__assert_fail@plt+0x154>
   1103c:	movw	r0, #41192	; 0xa0e8
   11040:	movt	r0, #1
   11044:	bl	11b68 <__assert_fail@plt+0xc74>
   11048:	movw	r0, #6728	; 0x1a48
   1104c:	movt	r0, #1
   11050:	bl	1a0c4 <__assert_fail@plt+0x91d0>
   11054:	cmp	r0, #0
   11058:	beq	1108c <__assert_fail@plt+0x198>
   1105c:	bl	10e40 <__errno_location@plt>
   11060:	ldr	r1, [r0]
   11064:	movw	r0, #41199	; 0xa0ef
   11068:	movt	r0, #1
   1106c:	str	r1, [sp, #40]	; 0x28
   11070:	bl	10e1c <gettext@plt>
   11074:	movw	r1, #1
   11078:	str	r0, [sp, #36]	; 0x24
   1107c:	mov	r0, r1
   11080:	ldr	r1, [sp, #40]	; 0x28
   11084:	ldr	r2, [sp, #36]	; 0x24
   11088:	bl	10dbc <error@plt>
   1108c:	movw	r0, #1026	; 0x402
   11090:	str	r0, [fp, #-28]	; 0xffffffe4
   11094:	str	r0, [fp, #-24]	; 0xffffffe8
   11098:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1109c:	bl	14c10 <__assert_fail@plt+0x3d1c>
   110a0:	str	r0, [fp, #-16]
   110a4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   110a8:	bl	14c10 <__assert_fail@plt+0x3d1c>
   110ac:	str	r0, [fp, #-20]	; 0xffffffec
   110b0:	ldr	r0, [fp, #-20]	; 0xffffffec
   110b4:	movw	lr, #0
   110b8:	strb	lr, [r0]
   110bc:	movw	r0, #0
   110c0:	str	r0, [fp, #-36]	; 0xffffffdc
   110c4:	ldr	r0, [fp, #-8]
   110c8:	ldr	r1, [fp, #-12]
   110cc:	movw	r2, #41234	; 0xa112
   110d0:	movt	r2, #1
   110d4:	movw	r3, #41720	; 0xa2f8
   110d8:	movt	r3, #1
   110dc:	movw	ip, #0
   110e0:	str	ip, [sp]
   110e4:	bl	10df8 <getopt_long@plt>
   110e8:	str	r0, [fp, #-52]	; 0xffffffcc
   110ec:	cmn	r0, #1
   110f0:	beq	111d0 <__assert_fail@plt+0x2dc>
   110f4:	ldr	r0, [fp, #-52]	; 0xffffffcc
   110f8:	cmp	r0, #48	; 0x30
   110fc:	str	r0, [sp, #32]
   11100:	beq	11138 <__assert_fail@plt+0x244>
   11104:	b	11108 <__assert_fail@plt+0x214>
   11108:	ldr	r0, [sp, #32]
   1110c:	cmp	r0, #83	; 0x53
   11110:	beq	11144 <__assert_fail@plt+0x250>
   11114:	b	11118 <__assert_fail@plt+0x224>
   11118:	ldr	r0, [sp, #32]
   1111c:	cmp	r0, #104	; 0x68
   11120:	beq	111a4 <__assert_fail@plt+0x2b0>
   11124:	b	11128 <__assert_fail@plt+0x234>
   11128:	ldr	r0, [sp, #32]
   1112c:	cmp	r0, #118	; 0x76
   11130:	beq	111ac <__assert_fail@plt+0x2b8>
   11134:	b	111c4 <__assert_fail@plt+0x2d0>
   11138:	movw	r0, #0
   1113c:	str	r0, [fp, #-48]	; 0xffffffd0
   11140:	b	111cc <__assert_fail@plt+0x2d8>
   11144:	movw	r0, #1
   11148:	str	r0, [sp, #56]	; 0x38
   1114c:	movw	r0, #45368	; 0xb138
   11150:	movt	r0, #2
   11154:	ldr	r0, [r0]
   11158:	bl	114f8 <__assert_fail@plt+0x604>
   1115c:	str	r0, [sp, #52]	; 0x34
   11160:	ldr	r0, [sp, #52]	; 0x34
   11164:	cmp	r0, #0
   11168:	blt	11178 <__assert_fail@plt+0x284>
   1116c:	ldr	r0, [sp, #52]	; 0x34
   11170:	cmp	r0, #1
   11174:	ble	111a0 <__assert_fail@plt+0x2ac>
   11178:	movw	r0, #41240	; 0xa118
   1117c:	movt	r0, #1
   11180:	bl	10e1c <gettext@plt>
   11184:	ldr	r3, [sp, #52]	; 0x34
   11188:	movw	lr, #1
   1118c:	str	r0, [sp, #28]
   11190:	mov	r0, lr
   11194:	movw	r1, #0
   11198:	ldr	r2, [sp, #28]
   1119c:	bl	10dbc <error@plt>
   111a0:	b	111cc <__assert_fail@plt+0x2d8>
   111a4:	movw	r0, #0
   111a8:	bl	11620 <__assert_fail@plt+0x72c>
   111ac:	movw	r0, #41192	; 0xa0e8
   111b0:	movt	r0, #1
   111b4:	bl	118bc <__assert_fail@plt+0x9c8>
   111b8:	movw	r0, #0
   111bc:	str	r0, [fp, #-4]
   111c0:	b	114ec <__assert_fail@plt+0x5f8>
   111c4:	movw	r0, #1
   111c8:	bl	11620 <__assert_fail@plt+0x72c>
   111cc:	b	110c4 <__assert_fail@plt+0x1d0>
   111d0:	movw	r0, #45344	; 0xb120
   111d4:	movt	r0, #2
   111d8:	ldr	r0, [r0]
   111dc:	ldr	r1, [fp, #-8]
   111e0:	cmp	r0, r1
   111e4:	beq	11214 <__assert_fail@plt+0x320>
   111e8:	movw	r0, #41283	; 0xa143
   111ec:	movt	r0, #1
   111f0:	bl	10e1c <gettext@plt>
   111f4:	movw	lr, #0
   111f8:	str	r0, [sp, #24]
   111fc:	mov	r0, lr
   11200:	mov	r1, lr
   11204:	ldr	r2, [sp, #24]
   11208:	bl	10dbc <error@plt>
   1120c:	movw	r0, #1
   11210:	bl	11620 <__assert_fail@plt+0x72c>
   11214:	ldr	r0, [sp, #56]	; 0x38
   11218:	cmp	r0, #0
   1121c:	beq	11270 <__assert_fail@plt+0x37c>
   11220:	ldr	r0, [sp, #52]	; 0x34
   11224:	cmp	r0, #0
   11228:	movw	r0, #0
   1122c:	movne	r0, #1
   11230:	tst	r0, #1
   11234:	movw	r0, #49	; 0x31
   11238:	moveq	r0, #48	; 0x30
   1123c:	movw	r1, #45364	; 0xb134
   11240:	movt	r1, #2
   11244:	ldr	r1, [r1]
   11248:	bl	10eac <fputc@plt>
   1124c:	movw	r1, #45364	; 0xb134
   11250:	movt	r1, #2
   11254:	ldr	r1, [r1]
   11258:	movw	lr, #0
   1125c:	str	r0, [sp, #20]
   11260:	mov	r0, lr
   11264:	bl	10eac <fputc@plt>
   11268:	str	r0, [sp, #16]
   1126c:	b	112cc <__assert_fail@plt+0x3d8>
   11270:	movw	r0, #45364	; 0xb134
   11274:	movt	r0, #2
   11278:	ldr	r3, [r0]
   1127c:	movw	r0, #41784	; 0xa338
   11280:	movt	r0, #1
   11284:	movw	r1, #1
   11288:	movw	r2, #10
   1128c:	bl	10d80 <fwrite@plt>
   11290:	cmp	r0, #10
   11294:	beq	112c8 <__assert_fail@plt+0x3d4>
   11298:	bl	10e40 <__errno_location@plt>
   1129c:	ldr	r1, [r0]
   112a0:	movw	r0, #41305	; 0xa159
   112a4:	movt	r0, #1
   112a8:	str	r1, [sp, #12]
   112ac:	bl	10e1c <gettext@plt>
   112b0:	movw	r1, #1
   112b4:	str	r0, [sp, #8]
   112b8:	mov	r0, r1
   112bc:	ldr	r1, [sp, #12]
   112c0:	ldr	r2, [sp, #8]
   112c4:	bl	10dbc <error@plt>
   112c8:	b	112cc <__assert_fail@plt+0x3d8>
   112cc:	b	112d0 <__assert_fail@plt+0x3dc>
   112d0:	ldr	r2, [fp, #-48]	; 0xffffffd0
   112d4:	movw	r0, #45360	; 0xb130
   112d8:	movt	r0, #2
   112dc:	ldr	r3, [r0]
   112e0:	sub	r0, fp, #16
   112e4:	sub	r1, fp, #24
   112e8:	bl	10ec4 <getdelim@plt>
   112ec:	str	r0, [fp, #-44]	; 0xffffffd4
   112f0:	cmp	r0, #0
   112f4:	ble	114d4 <__assert_fail@plt+0x5e0>
   112f8:	ldr	r0, [fp, #-16]
   112fc:	ldr	r1, [fp, #-44]	; 0xffffffd4
   11300:	sub	r1, r1, #1
   11304:	add	r0, r0, r1
   11308:	ldrb	r0, [r0]
   1130c:	ldr	r1, [fp, #-48]	; 0xffffffd0
   11310:	cmp	r0, r1
   11314:	beq	11340 <__assert_fail@plt+0x44c>
   11318:	movw	r0, #41340	; 0xa17c
   1131c:	movt	r0, #1
   11320:	bl	10e1c <gettext@plt>
   11324:	movw	lr, #0
   11328:	str	r0, [sp, #4]
   1132c:	mov	r0, lr
   11330:	mov	r1, lr
   11334:	ldr	r2, [sp, #4]
   11338:	bl	10dbc <error@plt>
   1133c:	b	11358 <__assert_fail@plt+0x464>
   11340:	ldr	r0, [fp, #-16]
   11344:	ldr	r1, [fp, #-44]	; 0xffffffd4
   11348:	sub	r1, r1, #1
   1134c:	add	r0, r0, r1
   11350:	movw	r1, #0
   11354:	strb	r1, [r0]
   11358:	ldr	r0, [fp, #-20]	; 0xffffffec
   1135c:	ldr	r1, [fp, #-16]
   11360:	bl	11704 <__assert_fail@plt+0x810>
   11364:	str	r0, [fp, #-32]	; 0xffffffe0
   11368:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1136c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   11370:	sub	r0, r0, r1
   11374:	str	r0, [fp, #-40]	; 0xffffffd8
   11378:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1137c:	movw	r1, #32767	; 0x7fff
   11380:	cmp	r0, r1
   11384:	bgt	11394 <__assert_fail@plt+0x4a0>
   11388:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1138c:	cmn	r0, #32768	; 0x8000
   11390:	bge	113a8 <__assert_fail@plt+0x4b4>
   11394:	movw	r0, #0
   11398:	str	r0, [fp, #-32]	; 0xffffffe0
   1139c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   113a0:	sub	r0, r0, r1
   113a4:	str	r0, [fp, #-40]	; 0xffffffd8
   113a8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   113ac:	str	r0, [fp, #-36]	; 0xffffffdc
   113b0:	ldr	r0, [sp, #56]	; 0x38
   113b4:	cmp	r0, #0
   113b8:	beq	113c8 <__assert_fail@plt+0x4d4>
   113bc:	movw	r0, #0
   113c0:	str	r0, [sp, #56]	; 0x38
   113c4:	b	11454 <__assert_fail@plt+0x560>
   113c8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   113cc:	cmn	r0, #127	; 0x7f
   113d0:	blt	113e0 <__assert_fail@plt+0x4ec>
   113d4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   113d8:	cmp	r0, #127	; 0x7f
   113dc:	ble	11428 <__assert_fail@plt+0x534>
   113e0:	movw	r0, #45364	; 0xb134
   113e4:	movt	r0, #2
   113e8:	ldr	r1, [r0]
   113ec:	movw	r0, #128	; 0x80
   113f0:	bl	10eb8 <putc@plt>
   113f4:	mvn	r1, #0
   113f8:	cmp	r1, r0
   113fc:	bne	11404 <__assert_fail@plt+0x510>
   11400:	bl	117bc <__assert_fail@plt+0x8c8>
   11404:	ldr	r0, [fp, #-40]	; 0xffffffd8
   11408:	movw	r1, #45364	; 0xb134
   1140c:	movt	r1, #2
   11410:	ldr	r1, [r1]
   11414:	bl	117f8 <__assert_fail@plt+0x904>
   11418:	cmp	r0, #0
   1141c:	bne	11424 <__assert_fail@plt+0x530>
   11420:	bl	117bc <__assert_fail@plt+0x8c8>
   11424:	b	11450 <__assert_fail@plt+0x55c>
   11428:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1142c:	movw	r1, #45364	; 0xb134
   11430:	movt	r1, #2
   11434:	ldr	r1, [r1]
   11438:	bl	10eb8 <putc@plt>
   1143c:	mvn	r1, #0
   11440:	cmp	r1, r0
   11444:	bne	1144c <__assert_fail@plt+0x558>
   11448:	bl	117bc <__assert_fail@plt+0x8c8>
   1144c:	b	11450 <__assert_fail@plt+0x55c>
   11450:	b	11454 <__assert_fail@plt+0x560>
   11454:	ldr	r0, [fp, #-16]
   11458:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1145c:	add	r0, r0, r1
   11460:	movw	r1, #45364	; 0xb134
   11464:	movt	r1, #2
   11468:	ldr	r1, [r1]
   1146c:	bl	10ed0 <fputs@plt>
   11470:	mvn	r1, #0
   11474:	cmp	r1, r0
   11478:	beq	1149c <__assert_fail@plt+0x5a8>
   1147c:	movw	r0, #45364	; 0xb134
   11480:	movt	r0, #2
   11484:	ldr	r1, [r0]
   11488:	movw	r0, #0
   1148c:	bl	10eb8 <putc@plt>
   11490:	mvn	r1, #0
   11494:	cmp	r1, r0
   11498:	bne	114a0 <__assert_fail@plt+0x5ac>
   1149c:	bl	117bc <__assert_fail@plt+0x8c8>
   114a0:	ldr	r0, [fp, #-20]	; 0xffffffec
   114a4:	str	r0, [sp, #48]	; 0x30
   114a8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   114ac:	str	r0, [sp, #44]	; 0x2c
   114b0:	ldr	r0, [fp, #-16]
   114b4:	str	r0, [fp, #-20]	; 0xffffffec
   114b8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   114bc:	str	r0, [fp, #-28]	; 0xffffffe4
   114c0:	ldr	r0, [sp, #48]	; 0x30
   114c4:	str	r0, [fp, #-16]
   114c8:	ldr	r0, [sp, #44]	; 0x2c
   114cc:	str	r0, [fp, #-24]	; 0xffffffe8
   114d0:	b	112d0 <__assert_fail@plt+0x3dc>
   114d4:	ldr	r0, [fp, #-16]
   114d8:	bl	17b88 <__assert_fail@plt+0x6c94>
   114dc:	ldr	r0, [fp, #-20]	; 0xffffffec
   114e0:	bl	17b88 <__assert_fail@plt+0x6c94>
   114e4:	movw	r0, #0
   114e8:	str	r0, [fp, #-4]
   114ec:	ldr	r0, [fp, #-4]
   114f0:	mov	sp, fp
   114f4:	pop	{fp, pc}
   114f8:	push	{fp, lr}
   114fc:	mov	fp, sp
   11500:	sub	sp, sp, #32
   11504:	str	r0, [fp, #-4]
   11508:	bl	10e40 <__errno_location@plt>
   1150c:	movw	lr, #0
   11510:	str	lr, [r0]
   11514:	ldr	r0, [fp, #-4]
   11518:	sub	r1, fp, #12
   1151c:	movw	r2, #10
   11520:	bl	10cfc <strtol@plt>
   11524:	str	r0, [fp, #-8]
   11528:	ldr	r0, [fp, #-8]
   1152c:	movw	r1, #0
   11530:	cmp	r1, r0
   11534:	bne	11574 <__assert_fail@plt+0x680>
   11538:	ldr	r0, [fp, #-12]
   1153c:	movw	r1, #45368	; 0xb138
   11540:	movt	r1, #2
   11544:	ldr	r1, [r1]
   11548:	cmp	r0, r1
   1154c:	bne	11574 <__assert_fail@plt+0x680>
   11550:	movw	r0, #41403	; 0xa1bb
   11554:	movt	r0, #1
   11558:	bl	10e1c <gettext@plt>
   1155c:	movw	lr, #1
   11560:	str	r0, [sp, #16]
   11564:	mov	r0, lr
   11568:	movw	r1, #0
   1156c:	ldr	r2, [sp, #16]
   11570:	bl	10dbc <error@plt>
   11574:	ldr	r0, [pc, #156]	; 11618 <__assert_fail@plt+0x724>
   11578:	ldr	r1, [fp, #-8]
   1157c:	cmp	r0, r1
   11580:	beq	11594 <__assert_fail@plt+0x6a0>
   11584:	ldr	r0, [pc, #144]	; 1161c <__assert_fail@plt+0x728>
   11588:	ldr	r1, [fp, #-8]
   1158c:	cmp	r0, r1
   11590:	bne	115cc <__assert_fail@plt+0x6d8>
   11594:	bl	10e40 <__errno_location@plt>
   11598:	ldr	r0, [r0]
   1159c:	cmp	r0, #0
   115a0:	beq	115cc <__assert_fail@plt+0x6d8>
   115a4:	movw	r0, #41462	; 0xa1f6
   115a8:	movt	r0, #1
   115ac:	bl	10e1c <gettext@plt>
   115b0:	ldr	r3, [fp, #-4]
   115b4:	movw	lr, #1
   115b8:	str	r0, [sp, #12]
   115bc:	mov	r0, lr
   115c0:	movw	r1, #0
   115c4:	ldr	r2, [sp, #12]
   115c8:	bl	10dbc <error@plt>
   115cc:	ldr	r0, [fp, #-12]
   115d0:	ldrsb	r0, [r0]
   115d4:	cmp	r0, #0
   115d8:	beq	1160c <__assert_fail@plt+0x718>
   115dc:	movw	r0, #41514	; 0xa22a
   115e0:	movt	r0, #1
   115e4:	bl	10e1c <gettext@plt>
   115e8:	ldr	r3, [fp, #-4]
   115ec:	ldr	lr, [fp, #-12]
   115f0:	movw	r1, #1
   115f4:	str	r0, [sp, #8]
   115f8:	mov	r0, r1
   115fc:	movw	r1, #0
   11600:	ldr	r2, [sp, #8]
   11604:	str	lr, [sp]
   11608:	bl	10dbc <error@plt>
   1160c:	ldr	r0, [fp, #-8]
   11610:	mov	sp, fp
   11614:	pop	{fp, pc}
   11618:	andhi	r0, r0, r0
   1161c:	svcvc	0x00ffffff
   11620:	push	{fp, lr}
   11624:	mov	fp, sp
   11628:	sub	sp, sp, #32
   1162c:	str	r0, [fp, #-4]
   11630:	ldr	r0, [fp, #-4]
   11634:	cmp	r0, #0
   11638:	beq	1168c <__assert_fail@plt+0x798>
   1163c:	movw	r0, #45352	; 0xb128
   11640:	movt	r0, #2
   11644:	ldr	r0, [r0]
   11648:	movw	r1, #41558	; 0xa256
   1164c:	movt	r1, #1
   11650:	str	r0, [fp, #-8]
   11654:	mov	r0, r1
   11658:	bl	10e1c <gettext@plt>
   1165c:	movw	r1, #45384	; 0xb148
   11660:	movt	r1, #2
   11664:	ldr	r2, [r1]
   11668:	ldr	r1, [fp, #-8]
   1166c:	str	r0, [fp, #-12]
   11670:	mov	r0, r1
   11674:	ldr	r1, [fp, #-12]
   11678:	bl	10e34 <fprintf@plt>
   1167c:	ldr	r1, [fp, #-4]
   11680:	str	r0, [sp, #16]
   11684:	mov	r0, r1
   11688:	bl	10e10 <exit@plt>
   1168c:	movw	r0, #45364	; 0xb134
   11690:	movt	r0, #2
   11694:	ldr	r0, [r0]
   11698:	movw	r1, #41597	; 0xa27d
   1169c:	movt	r1, #1
   116a0:	str	r0, [sp, #12]
   116a4:	mov	r0, r1
   116a8:	bl	10e1c <gettext@plt>
   116ac:	movw	r1, #45384	; 0xb148
   116b0:	movt	r1, #2
   116b4:	ldr	r2, [r1]
   116b8:	ldr	r1, [sp, #12]
   116bc:	str	r0, [sp, #8]
   116c0:	mov	r0, r1
   116c4:	ldr	r1, [sp, #8]
   116c8:	bl	10e34 <fprintf@plt>
   116cc:	movw	r1, #45364	; 0xb134
   116d0:	movt	r1, #2
   116d4:	ldr	r1, [r1]
   116d8:	movw	r2, #45384	; 0xb148
   116dc:	movt	r2, #2
   116e0:	ldr	r2, [r2]
   116e4:	str	r0, [sp, #4]
   116e8:	mov	r0, r1
   116ec:	mov	r1, r2
   116f0:	bl	11988 <__assert_fail@plt+0xa94>
   116f4:	ldr	r1, [fp, #-4]
   116f8:	str	r0, [sp]
   116fc:	mov	r0, r1
   11700:	bl	10e10 <exit@plt>
   11704:	sub	sp, sp, #20
   11708:	ldr	r2, [pc, #168]	; 117b8 <__assert_fail@plt+0x8c4>
   1170c:	str	r0, [sp, #16]
   11710:	str	r1, [sp, #12]
   11714:	str	r2, [sp, #4]
   11718:	ldr	r0, [sp, #16]
   1171c:	str	r0, [sp, #8]
   11720:	ldr	r0, [sp, #16]
   11724:	ldrb	r0, [r0]
   11728:	ldr	r1, [sp, #12]
   1172c:	ldrb	r1, [r1]
   11730:	cmp	r0, r1
   11734:	movw	r0, #0
   11738:	str	r0, [sp]
   1173c:	bne	11758 <__assert_fail@plt+0x864>
   11740:	ldr	r0, [sp, #16]
   11744:	ldrb	r0, [r0]
   11748:	cmp	r0, #0
   1174c:	movw	r0, #0
   11750:	movne	r0, #1
   11754:	str	r0, [sp]
   11758:	ldr	r0, [sp]
   1175c:	tst	r0, #1
   11760:	beq	117a4 <__assert_fail@plt+0x8b0>
   11764:	ldr	r0, [sp, #4]
   11768:	mvn	r1, #0
   1176c:	add	r0, r0, r1
   11770:	str	r0, [sp, #4]
   11774:	movw	r1, #0
   11778:	cmp	r1, r0
   1177c:	bne	11784 <__assert_fail@plt+0x890>
   11780:	b	117a4 <__assert_fail@plt+0x8b0>
   11784:	b	11788 <__assert_fail@plt+0x894>
   11788:	ldr	r0, [sp, #16]
   1178c:	add	r0, r0, #1
   11790:	str	r0, [sp, #16]
   11794:	ldr	r0, [sp, #12]
   11798:	add	r0, r0, #1
   1179c:	str	r0, [sp, #12]
   117a0:	b	11720 <__assert_fail@plt+0x82c>
   117a4:	ldr	r0, [sp, #16]
   117a8:	ldr	r1, [sp, #8]
   117ac:	sub	r0, r0, r1
   117b0:	add	sp, sp, #20
   117b4:	bx	lr
   117b8:	svcvc	0x00ffffff
   117bc:	push	{fp, lr}
   117c0:	mov	fp, sp
   117c4:	sub	sp, sp, #8
   117c8:	bl	10e40 <__errno_location@plt>
   117cc:	ldr	r1, [r0]
   117d0:	movw	r0, #41643	; 0xa2ab
   117d4:	movt	r0, #1
   117d8:	str	r1, [sp, #4]
   117dc:	bl	10e1c <gettext@plt>
   117e0:	movw	r1, #1
   117e4:	str	r0, [sp]
   117e8:	mov	r0, r1
   117ec:	ldr	r1, [sp, #4]
   117f0:	ldr	r2, [sp]
   117f4:	bl	10dbc <error@plt>
   117f8:	push	{fp, lr}
   117fc:	mov	fp, sp
   11800:	sub	sp, sp, #16
   11804:	str	r0, [fp, #-4]
   11808:	str	r1, [sp, #8]
   1180c:	ldr	r0, [fp, #-4]
   11810:	movw	r1, #32767	; 0x7fff
   11814:	cmp	r0, r1
   11818:	bgt	11820 <__assert_fail@plt+0x92c>
   1181c:	b	11840 <__assert_fail@plt+0x94c>
   11820:	movw	r0, #41655	; 0xa2b7
   11824:	movt	r0, #1
   11828:	movw	r1, #41669	; 0xa2c5
   1182c:	movt	r1, #1
   11830:	movw	r2, #104	; 0x68
   11834:	movw	r3, #41678	; 0xa2ce
   11838:	movt	r3, #1
   1183c:	bl	10ef4 <__assert_fail@plt>
   11840:	ldr	r0, [fp, #-4]
   11844:	cmn	r0, #32768	; 0x8000
   11848:	blt	11850 <__assert_fail@plt+0x95c>
   1184c:	b	11870 <__assert_fail@plt+0x97c>
   11850:	movw	r0, #41705	; 0xa2e9
   11854:	movt	r0, #1
   11858:	movw	r1, #41669	; 0xa2c5
   1185c:	movt	r1, #1
   11860:	movw	r2, #105	; 0x69
   11864:	movw	r3, #41678	; 0xa2ce
   11868:	movt	r3, #1
   1186c:	bl	10ef4 <__assert_fail@plt>
   11870:	ldr	r0, [fp, #-4]
   11874:	asr	r0, r0, #8
   11878:	ldr	r1, [sp, #8]
   1187c:	bl	10eb8 <putc@plt>
   11880:	cmn	r0, #1
   11884:	movw	r0, #0
   11888:	str	r0, [sp, #4]
   1188c:	beq	118ac <__assert_fail@plt+0x9b8>
   11890:	ldr	r0, [fp, #-4]
   11894:	ldr	r1, [sp, #8]
   11898:	bl	10eb8 <putc@plt>
   1189c:	cmn	r0, #1
   118a0:	movw	r0, #0
   118a4:	movne	r0, #1
   118a8:	str	r0, [sp, #4]
   118ac:	ldr	r0, [sp, #4]
   118b0:	and	r0, r0, #1
   118b4:	mov	sp, fp
   118b8:	pop	{fp, pc}
   118bc:	push	{r4, r5, fp, lr}
   118c0:	add	fp, sp, #8
   118c4:	sub	sp, sp, #48	; 0x30
   118c8:	str	r0, [fp, #-12]
   118cc:	movw	r0, #45352	; 0xb128
   118d0:	movt	r0, #2
   118d4:	ldr	r0, [r0]
   118d8:	bl	17ad8 <__assert_fail@plt+0x6be4>
   118dc:	movw	lr, #45364	; 0xb134
   118e0:	movt	lr, #2
   118e4:	ldr	lr, [lr]
   118e8:	ldr	r1, [fp, #-12]
   118ec:	movw	r2, #45264	; 0xb0d0
   118f0:	movt	r2, #2
   118f4:	ldr	r3, [r2]
   118f8:	movw	r2, #41822	; 0xa35e
   118fc:	movt	r2, #1
   11900:	str	r0, [fp, #-16]
   11904:	mov	r0, r2
   11908:	str	r3, [fp, #-20]	; 0xffffffec
   1190c:	str	lr, [fp, #-24]	; 0xffffffe8
   11910:	str	r1, [sp, #28]
   11914:	bl	10e1c <gettext@plt>
   11918:	movw	r1, #41837	; 0xa36d
   1191c:	movt	r1, #1
   11920:	str	r0, [sp, #24]
   11924:	mov	r0, r1
   11928:	bl	10e1c <gettext@plt>
   1192c:	movw	r1, #41852	; 0xa37c
   11930:	movt	r1, #1
   11934:	str	r0, [sp, #20]
   11938:	mov	r0, r1
   1193c:	bl	10e1c <gettext@plt>
   11940:	ldr	r1, [fp, #-24]	; 0xffffffe8
   11944:	str	r0, [sp, #16]
   11948:	mov	r0, r1
   1194c:	ldr	r1, [sp, #28]
   11950:	movw	r2, #41808	; 0xa350
   11954:	movt	r2, #1
   11958:	ldr	r3, [fp, #-20]	; 0xffffffec
   1195c:	ldr	lr, [sp, #24]
   11960:	str	lr, [sp]
   11964:	ldr	ip, [sp, #20]
   11968:	str	ip, [sp, #4]
   1196c:	ldr	r4, [sp, #16]
   11970:	str	r4, [sp, #8]
   11974:	movw	r5, #0
   11978:	str	r5, [sp, #12]
   1197c:	bl	14a80 <__assert_fail@plt+0x3b8c>
   11980:	sub	sp, fp, #8
   11984:	pop	{r4, r5, fp, pc}
   11988:	push	{fp, lr}
   1198c:	mov	fp, sp
   11990:	sub	sp, sp, #32
   11994:	str	r0, [fp, #-4]
   11998:	str	r1, [fp, #-8]
   1199c:	ldr	r0, [fp, #-4]
   119a0:	movw	r1, #41865	; 0xa389
   119a4:	movt	r1, #1
   119a8:	str	r0, [fp, #-12]
   119ac:	mov	r0, r1
   119b0:	bl	10e1c <gettext@plt>
   119b4:	ldr	r3, [fp, #-8]
   119b8:	ldr	r1, [fp, #-12]
   119bc:	str	r0, [sp, #16]
   119c0:	mov	r0, r1
   119c4:	ldr	r1, [sp, #16]
   119c8:	movw	r2, #42071	; 0xa457
   119cc:	movt	r2, #1
   119d0:	movw	lr, #41808	; 0xa350
   119d4:	movt	lr, #1
   119d8:	str	lr, [sp]
   119dc:	movw	lr, #42110	; 0xa47e
   119e0:	movt	lr, #1
   119e4:	str	lr, [sp, #4]
   119e8:	movw	lr, #42157	; 0xa4ad
   119ec:	movt	lr, #1
   119f0:	str	lr, [sp, #8]
   119f4:	bl	10e34 <fprintf@plt>
   119f8:	mov	sp, fp
   119fc:	pop	{fp, pc}
   11a00:	sub	sp, sp, #4
   11a04:	str	r0, [sp]
   11a08:	ldr	r0, [sp]
   11a0c:	movw	r1, #45376	; 0xb140
   11a10:	movt	r1, #2
   11a14:	str	r0, [r1]
   11a18:	add	sp, sp, #4
   11a1c:	bx	lr
   11a20:	sub	sp, sp, #4
   11a24:	and	r0, r0, #1
   11a28:	strb	r0, [sp, #3]
   11a2c:	ldrb	r0, [sp, #3]
   11a30:	and	r0, r0, #1
   11a34:	movw	r1, #45380	; 0xb144
   11a38:	movt	r1, #2
   11a3c:	strb	r0, [r1]
   11a40:	add	sp, sp, #4
   11a44:	bx	lr
   11a48:	push	{fp, lr}
   11a4c:	mov	fp, sp
   11a50:	sub	sp, sp, #24
   11a54:	movw	r0, #45364	; 0xb134
   11a58:	movt	r0, #2
   11a5c:	ldr	r0, [r0]
   11a60:	bl	192e0 <__assert_fail@plt+0x83ec>
   11a64:	cmp	r0, #0
   11a68:	beq	11b38 <__assert_fail@plt+0xc44>
   11a6c:	movw	r0, #45380	; 0xb144
   11a70:	movt	r0, #2
   11a74:	ldrb	r0, [r0]
   11a78:	tst	r0, #1
   11a7c:	beq	11a90 <__assert_fail@plt+0xb9c>
   11a80:	bl	10e40 <__errno_location@plt>
   11a84:	ldr	r0, [r0]
   11a88:	cmp	r0, #32
   11a8c:	beq	11b38 <__assert_fail@plt+0xc44>
   11a90:	movw	r0, #41643	; 0xa2ab
   11a94:	movt	r0, #1
   11a98:	bl	10e1c <gettext@plt>
   11a9c:	str	r0, [fp, #-4]
   11aa0:	movw	r0, #45376	; 0xb140
   11aa4:	movt	r0, #2
   11aa8:	ldr	r0, [r0]
   11aac:	movw	lr, #0
   11ab0:	cmp	r0, lr
   11ab4:	beq	11b0c <__assert_fail@plt+0xc18>
   11ab8:	bl	10e40 <__errno_location@plt>
   11abc:	ldr	r1, [r0]
   11ac0:	movw	r0, #45376	; 0xb140
   11ac4:	movt	r0, #2
   11ac8:	ldr	r0, [r0]
   11acc:	str	r1, [fp, #-8]
   11ad0:	bl	13f28 <__assert_fail@plt+0x3034>
   11ad4:	ldr	r1, [fp, #-4]
   11ad8:	movw	lr, #0
   11adc:	str	r0, [sp, #12]
   11ae0:	mov	r0, lr
   11ae4:	ldr	lr, [fp, #-8]
   11ae8:	str	r1, [sp, #8]
   11aec:	mov	r1, lr
   11af0:	movw	r2, #42179	; 0xa4c3
   11af4:	movt	r2, #1
   11af8:	ldr	r3, [sp, #12]
   11afc:	ldr	ip, [sp, #8]
   11b00:	str	ip, [sp]
   11b04:	bl	10dbc <error@plt>
   11b08:	b	11b28 <__assert_fail@plt+0xc34>
   11b0c:	bl	10e40 <__errno_location@plt>
   11b10:	ldr	r1, [r0]
   11b14:	ldr	r3, [fp, #-4]
   11b18:	movw	r0, #0
   11b1c:	movw	r2, #42183	; 0xa4c7
   11b20:	movt	r2, #1
   11b24:	bl	10dbc <error@plt>
   11b28:	movw	r0, #45268	; 0xb0d4
   11b2c:	movt	r0, #2
   11b30:	ldr	r0, [r0]
   11b34:	bl	10d38 <_exit@plt>
   11b38:	movw	r0, #45352	; 0xb128
   11b3c:	movt	r0, #2
   11b40:	ldr	r0, [r0]
   11b44:	bl	192e0 <__assert_fail@plt+0x83ec>
   11b48:	cmp	r0, #0
   11b4c:	beq	11b60 <__assert_fail@plt+0xc6c>
   11b50:	movw	r0, #45268	; 0xb0d4
   11b54:	movt	r0, #2
   11b58:	ldr	r0, [r0]
   11b5c:	bl	10d38 <_exit@plt>
   11b60:	mov	sp, fp
   11b64:	pop	{fp, pc}
   11b68:	push	{fp, lr}
   11b6c:	mov	fp, sp
   11b70:	sub	sp, sp, #24
   11b74:	str	r0, [fp, #-4]
   11b78:	ldr	r0, [fp, #-4]
   11b7c:	movw	r1, #0
   11b80:	cmp	r0, r1
   11b84:	bne	11ba8 <__assert_fail@plt+0xcb4>
   11b88:	movw	r0, #45352	; 0xb128
   11b8c:	movt	r0, #2
   11b90:	ldr	r1, [r0]
   11b94:	movw	r0, #42186	; 0xa4ca
   11b98:	movt	r0, #1
   11b9c:	bl	10ed0 <fputs@plt>
   11ba0:	str	r0, [sp, #8]
   11ba4:	bl	10ee8 <abort@plt>
   11ba8:	ldr	r0, [fp, #-4]
   11bac:	movw	r1, #47	; 0x2f
   11bb0:	bl	10e94 <strrchr@plt>
   11bb4:	str	r0, [fp, #-8]
   11bb8:	ldr	r0, [fp, #-8]
   11bbc:	movw	r1, #0
   11bc0:	cmp	r0, r1
   11bc4:	beq	11bd8 <__assert_fail@plt+0xce4>
   11bc8:	ldr	r0, [fp, #-8]
   11bcc:	add	r0, r0, #1
   11bd0:	str	r0, [sp, #4]
   11bd4:	b	11be0 <__assert_fail@plt+0xcec>
   11bd8:	ldr	r0, [fp, #-4]
   11bdc:	str	r0, [sp, #4]
   11be0:	ldr	r0, [sp, #4]
   11be4:	str	r0, [sp, #12]
   11be8:	ldr	r0, [sp, #12]
   11bec:	ldr	r1, [fp, #-4]
   11bf0:	sub	r0, r0, r1
   11bf4:	cmp	r0, #7
   11bf8:	blt	11c64 <__assert_fail@plt+0xd70>
   11bfc:	ldr	r0, [sp, #12]
   11c00:	mvn	r1, #6
   11c04:	add	r0, r0, r1
   11c08:	movw	r1, #42242	; 0xa502
   11c0c:	movt	r1, #1
   11c10:	movw	r2, #7
   11c14:	bl	10edc <strncmp@plt>
   11c18:	cmp	r0, #0
   11c1c:	bne	11c64 <__assert_fail@plt+0xd70>
   11c20:	ldr	r0, [sp, #12]
   11c24:	str	r0, [fp, #-4]
   11c28:	ldr	r0, [sp, #12]
   11c2c:	movw	r1, #42250	; 0xa50a
   11c30:	movt	r1, #1
   11c34:	movw	r2, #3
   11c38:	bl	10edc <strncmp@plt>
   11c3c:	cmp	r0, #0
   11c40:	bne	11c60 <__assert_fail@plt+0xd6c>
   11c44:	ldr	r0, [sp, #12]
   11c48:	add	r0, r0, #3
   11c4c:	str	r0, [fp, #-4]
   11c50:	ldr	r0, [fp, #-4]
   11c54:	movw	r1, #45336	; 0xb118
   11c58:	movt	r1, #2
   11c5c:	str	r0, [r1]
   11c60:	b	11c64 <__assert_fail@plt+0xd70>
   11c64:	ldr	r0, [fp, #-4]
   11c68:	movw	r1, #45384	; 0xb148
   11c6c:	movt	r1, #2
   11c70:	str	r0, [r1]
   11c74:	ldr	r0, [fp, #-4]
   11c78:	movw	r1, #45340	; 0xb11c
   11c7c:	movt	r1, #2
   11c80:	str	r0, [r1]
   11c84:	mov	sp, fp
   11c88:	pop	{fp, pc}
   11c8c:	push	{fp, lr}
   11c90:	mov	fp, sp
   11c94:	sub	sp, sp, #24
   11c98:	str	r0, [fp, #-4]
   11c9c:	bl	10e40 <__errno_location@plt>
   11ca0:	ldr	r0, [r0]
   11ca4:	str	r0, [fp, #-8]
   11ca8:	ldr	r0, [fp, #-4]
   11cac:	movw	lr, #0
   11cb0:	cmp	r0, lr
   11cb4:	beq	11cc4 <__assert_fail@plt+0xdd0>
   11cb8:	ldr	r0, [fp, #-4]
   11cbc:	str	r0, [sp, #8]
   11cc0:	b	11cd4 <__assert_fail@plt+0xde0>
   11cc4:	movw	r0, #45388	; 0xb14c
   11cc8:	movt	r0, #2
   11ccc:	str	r0, [sp, #8]
   11cd0:	b	11cd4 <__assert_fail@plt+0xde0>
   11cd4:	ldr	r0, [sp, #8]
   11cd8:	movw	r1, #48	; 0x30
   11cdc:	bl	178ec <__assert_fail@plt+0x69f8>
   11ce0:	str	r0, [sp, #12]
   11ce4:	ldr	r0, [fp, #-8]
   11ce8:	str	r0, [sp, #4]
   11cec:	bl	10e40 <__errno_location@plt>
   11cf0:	ldr	r1, [sp, #4]
   11cf4:	str	r1, [r0]
   11cf8:	ldr	r0, [sp, #12]
   11cfc:	mov	sp, fp
   11d00:	pop	{fp, pc}
   11d04:	sub	sp, sp, #8
   11d08:	str	r0, [sp, #4]
   11d0c:	ldr	r0, [sp, #4]
   11d10:	movw	r1, #0
   11d14:	cmp	r0, r1
   11d18:	beq	11d28 <__assert_fail@plt+0xe34>
   11d1c:	ldr	r0, [sp, #4]
   11d20:	str	r0, [sp]
   11d24:	b	11d38 <__assert_fail@plt+0xe44>
   11d28:	movw	r0, #45388	; 0xb14c
   11d2c:	movt	r0, #2
   11d30:	str	r0, [sp]
   11d34:	b	11d38 <__assert_fail@plt+0xe44>
   11d38:	ldr	r0, [sp]
   11d3c:	ldr	r0, [r0]
   11d40:	add	sp, sp, #8
   11d44:	bx	lr
   11d48:	sub	sp, sp, #16
   11d4c:	str	r0, [sp, #12]
   11d50:	str	r1, [sp, #8]
   11d54:	ldr	r0, [sp, #8]
   11d58:	ldr	r1, [sp, #12]
   11d5c:	movw	r2, #0
   11d60:	cmp	r1, r2
   11d64:	str	r0, [sp, #4]
   11d68:	beq	11d78 <__assert_fail@plt+0xe84>
   11d6c:	ldr	r0, [sp, #12]
   11d70:	str	r0, [sp]
   11d74:	b	11d88 <__assert_fail@plt+0xe94>
   11d78:	movw	r0, #45388	; 0xb14c
   11d7c:	movt	r0, #2
   11d80:	str	r0, [sp]
   11d84:	b	11d88 <__assert_fail@plt+0xe94>
   11d88:	ldr	r0, [sp]
   11d8c:	ldr	r1, [sp, #4]
   11d90:	str	r1, [r0]
   11d94:	add	sp, sp, #16
   11d98:	bx	lr
   11d9c:	sub	sp, sp, #32
   11da0:	str	r0, [sp, #28]
   11da4:	strb	r1, [sp, #27]
   11da8:	str	r2, [sp, #20]
   11dac:	ldrb	r0, [sp, #27]
   11db0:	strb	r0, [sp, #19]
   11db4:	ldr	r0, [sp, #28]
   11db8:	movw	r1, #0
   11dbc:	cmp	r0, r1
   11dc0:	beq	11dd0 <__assert_fail@plt+0xedc>
   11dc4:	ldr	r0, [sp, #28]
   11dc8:	str	r0, [sp]
   11dcc:	b	11de0 <__assert_fail@plt+0xeec>
   11dd0:	movw	r0, #45388	; 0xb14c
   11dd4:	movt	r0, #2
   11dd8:	str	r0, [sp]
   11ddc:	b	11de0 <__assert_fail@plt+0xeec>
   11de0:	ldr	r0, [sp]
   11de4:	add	r0, r0, #8
   11de8:	ldrb	r1, [sp, #19]
   11dec:	lsr	r1, r1, #5
   11df0:	add	r0, r0, r1, lsl #2
   11df4:	str	r0, [sp, #12]
   11df8:	ldrb	r0, [sp, #19]
   11dfc:	and	r0, r0, #31
   11e00:	str	r0, [sp, #8]
   11e04:	ldr	r0, [sp, #12]
   11e08:	ldr	r0, [r0]
   11e0c:	ldr	r1, [sp, #8]
   11e10:	lsr	r0, r0, r1
   11e14:	and	r0, r0, #1
   11e18:	str	r0, [sp, #4]
   11e1c:	ldr	r0, [sp, #20]
   11e20:	and	r0, r0, #1
   11e24:	ldr	r1, [sp, #4]
   11e28:	eor	r0, r0, r1
   11e2c:	ldr	r1, [sp, #8]
   11e30:	lsl	r0, r0, r1
   11e34:	ldr	r1, [sp, #12]
   11e38:	ldr	r2, [r1]
   11e3c:	eor	r0, r2, r0
   11e40:	str	r0, [r1]
   11e44:	ldr	r0, [sp, #4]
   11e48:	add	sp, sp, #32
   11e4c:	bx	lr
   11e50:	sub	sp, sp, #12
   11e54:	str	r0, [sp, #8]
   11e58:	str	r1, [sp, #4]
   11e5c:	ldr	r0, [sp, #8]
   11e60:	movw	r1, #0
   11e64:	cmp	r0, r1
   11e68:	bne	11e78 <__assert_fail@plt+0xf84>
   11e6c:	movw	r0, #45388	; 0xb14c
   11e70:	movt	r0, #2
   11e74:	str	r0, [sp, #8]
   11e78:	ldr	r0, [sp, #8]
   11e7c:	ldr	r0, [r0, #4]
   11e80:	str	r0, [sp]
   11e84:	ldr	r0, [sp, #4]
   11e88:	ldr	r1, [sp, #8]
   11e8c:	str	r0, [r1, #4]
   11e90:	ldr	r0, [sp]
   11e94:	add	sp, sp, #12
   11e98:	bx	lr
   11e9c:	push	{fp, lr}
   11ea0:	mov	fp, sp
   11ea4:	sub	sp, sp, #16
   11ea8:	str	r0, [fp, #-4]
   11eac:	str	r1, [sp, #8]
   11eb0:	str	r2, [sp, #4]
   11eb4:	ldr	r0, [fp, #-4]
   11eb8:	movw	r1, #0
   11ebc:	cmp	r0, r1
   11ec0:	bne	11ed0 <__assert_fail@plt+0xfdc>
   11ec4:	movw	r0, #45388	; 0xb14c
   11ec8:	movt	r0, #2
   11ecc:	str	r0, [fp, #-4]
   11ed0:	ldr	r0, [fp, #-4]
   11ed4:	movw	r1, #10
   11ed8:	str	r1, [r0]
   11edc:	ldr	r0, [sp, #8]
   11ee0:	movw	r1, #0
   11ee4:	cmp	r0, r1
   11ee8:	beq	11efc <__assert_fail@plt+0x1008>
   11eec:	ldr	r0, [sp, #4]
   11ef0:	movw	r1, #0
   11ef4:	cmp	r0, r1
   11ef8:	bne	11f00 <__assert_fail@plt+0x100c>
   11efc:	bl	10ee8 <abort@plt>
   11f00:	ldr	r0, [sp, #8]
   11f04:	ldr	r1, [fp, #-4]
   11f08:	str	r0, [r1, #40]	; 0x28
   11f0c:	ldr	r0, [sp, #4]
   11f10:	ldr	r1, [fp, #-4]
   11f14:	str	r0, [r1, #44]	; 0x2c
   11f18:	mov	sp, fp
   11f1c:	pop	{fp, pc}
   11f20:	push	{r4, r5, r6, sl, fp, lr}
   11f24:	add	fp, sp, #16
   11f28:	sub	sp, sp, #64	; 0x40
   11f2c:	ldr	ip, [fp, #8]
   11f30:	str	r0, [fp, #-20]	; 0xffffffec
   11f34:	str	r1, [fp, #-24]	; 0xffffffe8
   11f38:	str	r2, [fp, #-28]	; 0xffffffe4
   11f3c:	str	r3, [fp, #-32]	; 0xffffffe0
   11f40:	ldr	r0, [fp, #8]
   11f44:	movw	r1, #0
   11f48:	cmp	r0, r1
   11f4c:	str	ip, [sp, #32]
   11f50:	beq	11f60 <__assert_fail@plt+0x106c>
   11f54:	ldr	r0, [fp, #8]
   11f58:	str	r0, [sp, #28]
   11f5c:	b	11f70 <__assert_fail@plt+0x107c>
   11f60:	movw	r0, #45388	; 0xb14c
   11f64:	movt	r0, #2
   11f68:	str	r0, [sp, #28]
   11f6c:	b	11f70 <__assert_fail@plt+0x107c>
   11f70:	ldr	r0, [sp, #28]
   11f74:	str	r0, [fp, #-36]	; 0xffffffdc
   11f78:	bl	10e40 <__errno_location@plt>
   11f7c:	ldr	r0, [r0]
   11f80:	str	r0, [sp, #40]	; 0x28
   11f84:	ldr	r0, [fp, #-20]	; 0xffffffec
   11f88:	ldr	r1, [fp, #-24]	; 0xffffffe8
   11f8c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   11f90:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11f94:	ldr	lr, [fp, #-36]	; 0xffffffdc
   11f98:	ldr	lr, [lr]
   11f9c:	ldr	ip, [fp, #-36]	; 0xffffffdc
   11fa0:	ldr	ip, [ip, #4]
   11fa4:	ldr	r4, [fp, #-36]	; 0xffffffdc
   11fa8:	add	r4, r4, #8
   11fac:	ldr	r5, [fp, #-36]	; 0xffffffdc
   11fb0:	ldr	r5, [r5, #40]	; 0x28
   11fb4:	ldr	r6, [fp, #-36]	; 0xffffffdc
   11fb8:	ldr	r6, [r6, #44]	; 0x2c
   11fbc:	str	lr, [sp]
   11fc0:	str	ip, [sp, #4]
   11fc4:	str	r4, [sp, #8]
   11fc8:	str	r5, [sp, #12]
   11fcc:	str	r6, [sp, #16]
   11fd0:	bl	11ff8 <__assert_fail@plt+0x1104>
   11fd4:	str	r0, [sp, #36]	; 0x24
   11fd8:	ldr	r0, [sp, #40]	; 0x28
   11fdc:	str	r0, [sp, #24]
   11fe0:	bl	10e40 <__errno_location@plt>
   11fe4:	ldr	r1, [sp, #24]
   11fe8:	str	r1, [r0]
   11fec:	ldr	r0, [sp, #36]	; 0x24
   11ff0:	sub	sp, fp, #16
   11ff4:	pop	{r4, r5, r6, sl, fp, pc}
   11ff8:	push	{r4, r5, r6, sl, fp, lr}
   11ffc:	add	fp, sp, #16
   12000:	sub	sp, sp, #168	; 0xa8
   12004:	ldr	ip, [fp, #24]
   12008:	ldr	lr, [fp, #20]
   1200c:	ldr	r4, [fp, #16]
   12010:	ldr	r5, [fp, #12]
   12014:	ldr	r6, [fp, #8]
   12018:	str	r0, [fp, #-24]	; 0xffffffe8
   1201c:	str	r1, [fp, #-28]	; 0xffffffe4
   12020:	str	r2, [fp, #-32]	; 0xffffffe0
   12024:	str	r3, [fp, #-36]	; 0xffffffdc
   12028:	movw	r0, #0
   1202c:	str	r0, [fp, #-44]	; 0xffffffd4
   12030:	str	r0, [fp, #-48]	; 0xffffffd0
   12034:	str	r0, [fp, #-52]	; 0xffffffcc
   12038:	str	r0, [fp, #-56]	; 0xffffffc8
   1203c:	movw	r0, #0
   12040:	strb	r0, [fp, #-57]	; 0xffffffc7
   12044:	str	r6, [sp, #80]	; 0x50
   12048:	str	lr, [sp, #76]	; 0x4c
   1204c:	str	r4, [sp, #72]	; 0x48
   12050:	str	r5, [sp, #68]	; 0x44
   12054:	str	ip, [sp, #64]	; 0x40
   12058:	bl	10d98 <__ctype_get_mb_cur_max@plt>
   1205c:	cmp	r0, #1
   12060:	movw	r0, #0
   12064:	moveq	r0, #1
   12068:	and	r0, r0, #1
   1206c:	strb	r0, [fp, #-58]	; 0xffffffc6
   12070:	ldr	r0, [fp, #12]
   12074:	and	r0, r0, #2
   12078:	cmp	r0, #0
   1207c:	movw	r0, #0
   12080:	movne	r0, #1
   12084:	and	r0, r0, #1
   12088:	strb	r0, [fp, #-59]	; 0xffffffc5
   1208c:	movw	r0, #0
   12090:	strb	r0, [fp, #-60]	; 0xffffffc4
   12094:	strb	r0, [fp, #-61]	; 0xffffffc3
   12098:	movw	r0, #1
   1209c:	strb	r0, [fp, #-62]	; 0xffffffc2
   120a0:	ldr	r0, [fp, #8]
   120a4:	cmp	r0, #10
   120a8:	str	r0, [sp, #60]	; 0x3c
   120ac:	bhi	122d4 <__assert_fail@plt+0x13e0>
   120b0:	add	r0, pc, #8
   120b4:	ldr	r1, [sp, #60]	; 0x3c
   120b8:	ldr	r0, [r0, r1, lsl #2]
   120bc:	mov	pc, r0
   120c0:	andeq	r2, r1, r8, asr #5
   120c4:	andeq	r2, r1, r4, asr #4
   120c8:	andeq	r2, r1, r4, ror #4
   120cc:	andeq	r2, r1, ip, lsr r2
   120d0:	andeq	r2, r1, ip, asr #4
   120d4:	strdeq	r2, [r1], -ip
   120d8:	andeq	r2, r1, ip, ror #1
   120dc:	andeq	r2, r1, r0, ror #2
   120e0:	andeq	r2, r1, r4, ror r1
   120e4:	andeq	r2, r1, r4, ror r1
   120e8:	andeq	r2, r1, r4, ror r1
   120ec:	movw	r0, #5
   120f0:	str	r0, [fp, #8]
   120f4:	movw	r0, #1
   120f8:	strb	r0, [fp, #-59]	; 0xffffffc5
   120fc:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   12100:	tst	r0, #1
   12104:	bne	12140 <__assert_fail@plt+0x124c>
   12108:	b	1210c <__assert_fail@plt+0x1218>
   1210c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   12110:	ldr	r1, [fp, #-28]	; 0xffffffe4
   12114:	cmp	r0, r1
   12118:	bcs	12130 <__assert_fail@plt+0x123c>
   1211c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12120:	ldr	r1, [fp, #-44]	; 0xffffffd4
   12124:	add	r0, r0, r1
   12128:	movw	r1, #34	; 0x22
   1212c:	strb	r1, [r0]
   12130:	ldr	r0, [fp, #-44]	; 0xffffffd4
   12134:	add	r0, r0, #1
   12138:	str	r0, [fp, #-44]	; 0xffffffd4
   1213c:	b	12140 <__assert_fail@plt+0x124c>
   12140:	movw	r0, #1
   12144:	strb	r0, [fp, #-57]	; 0xffffffc7
   12148:	movw	r0, #42330	; 0xa55a
   1214c:	movt	r0, #1
   12150:	str	r0, [fp, #-52]	; 0xffffffcc
   12154:	movw	r0, #1
   12158:	str	r0, [fp, #-56]	; 0xffffffc8
   1215c:	b	122d8 <__assert_fail@plt+0x13e4>
   12160:	movw	r0, #1
   12164:	strb	r0, [fp, #-57]	; 0xffffffc7
   12168:	movw	r0, #0
   1216c:	strb	r0, [fp, #-59]	; 0xffffffc5
   12170:	b	122d8 <__assert_fail@plt+0x13e4>
   12174:	ldr	r0, [fp, #8]
   12178:	cmp	r0, #10
   1217c:	beq	121a8 <__assert_fail@plt+0x12b4>
   12180:	ldr	r1, [fp, #8]
   12184:	movw	r0, #42332	; 0xa55c
   12188:	movt	r0, #1
   1218c:	bl	141e8 <__assert_fail@plt+0x32f4>
   12190:	str	r0, [fp, #20]
   12194:	ldr	r1, [fp, #8]
   12198:	movw	r0, #42334	; 0xa55e
   1219c:	movt	r0, #1
   121a0:	bl	141e8 <__assert_fail@plt+0x32f4>
   121a4:	str	r0, [fp, #24]
   121a8:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   121ac:	tst	r0, #1
   121b0:	bne	1221c <__assert_fail@plt+0x1328>
   121b4:	ldr	r0, [fp, #20]
   121b8:	str	r0, [fp, #-52]	; 0xffffffcc
   121bc:	ldr	r0, [fp, #-52]	; 0xffffffcc
   121c0:	ldrsb	r0, [r0]
   121c4:	cmp	r0, #0
   121c8:	beq	12218 <__assert_fail@plt+0x1324>
   121cc:	b	121d0 <__assert_fail@plt+0x12dc>
   121d0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   121d4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   121d8:	cmp	r0, r1
   121dc:	bcs	121f8 <__assert_fail@plt+0x1304>
   121e0:	ldr	r0, [fp, #-52]	; 0xffffffcc
   121e4:	ldrb	r0, [r0]
   121e8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   121ec:	ldr	r2, [fp, #-44]	; 0xffffffd4
   121f0:	add	r1, r1, r2
   121f4:	strb	r0, [r1]
   121f8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   121fc:	add	r0, r0, #1
   12200:	str	r0, [fp, #-44]	; 0xffffffd4
   12204:	b	12208 <__assert_fail@plt+0x1314>
   12208:	ldr	r0, [fp, #-52]	; 0xffffffcc
   1220c:	add	r0, r0, #1
   12210:	str	r0, [fp, #-52]	; 0xffffffcc
   12214:	b	121bc <__assert_fail@plt+0x12c8>
   12218:	b	1221c <__assert_fail@plt+0x1328>
   1221c:	movw	r0, #1
   12220:	strb	r0, [fp, #-57]	; 0xffffffc7
   12224:	ldr	r0, [fp, #24]
   12228:	str	r0, [fp, #-52]	; 0xffffffcc
   1222c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   12230:	bl	10e28 <strlen@plt>
   12234:	str	r0, [fp, #-56]	; 0xffffffc8
   12238:	b	122d8 <__assert_fail@plt+0x13e4>
   1223c:	movw	r0, #1
   12240:	strb	r0, [fp, #-57]	; 0xffffffc7
   12244:	movw	r0, #1
   12248:	strb	r0, [fp, #-59]	; 0xffffffc5
   1224c:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   12250:	tst	r0, #1
   12254:	bne	12260 <__assert_fail@plt+0x136c>
   12258:	movw	r0, #1
   1225c:	strb	r0, [fp, #-57]	; 0xffffffc7
   12260:	b	12264 <__assert_fail@plt+0x1370>
   12264:	movw	r0, #2
   12268:	str	r0, [fp, #8]
   1226c:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   12270:	tst	r0, #1
   12274:	bne	122b0 <__assert_fail@plt+0x13bc>
   12278:	b	1227c <__assert_fail@plt+0x1388>
   1227c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   12280:	ldr	r1, [fp, #-28]	; 0xffffffe4
   12284:	cmp	r0, r1
   12288:	bcs	122a0 <__assert_fail@plt+0x13ac>
   1228c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12290:	ldr	r1, [fp, #-44]	; 0xffffffd4
   12294:	add	r0, r0, r1
   12298:	movw	r1, #39	; 0x27
   1229c:	strb	r1, [r0]
   122a0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   122a4:	add	r0, r0, #1
   122a8:	str	r0, [fp, #-44]	; 0xffffffd4
   122ac:	b	122b0 <__assert_fail@plt+0x13bc>
   122b0:	movw	r0, #42334	; 0xa55e
   122b4:	movt	r0, #1
   122b8:	str	r0, [fp, #-52]	; 0xffffffcc
   122bc:	movw	r0, #1
   122c0:	str	r0, [fp, #-56]	; 0xffffffc8
   122c4:	b	122d8 <__assert_fail@plt+0x13e4>
   122c8:	movw	r0, #0
   122cc:	strb	r0, [fp, #-59]	; 0xffffffc5
   122d0:	b	122d8 <__assert_fail@plt+0x13e4>
   122d4:	bl	10ee8 <abort@plt>
   122d8:	movw	r0, #0
   122dc:	str	r0, [fp, #-40]	; 0xffffffd8
   122e0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   122e4:	cmn	r0, #1
   122e8:	bne	12314 <__assert_fail@plt+0x1420>
   122ec:	ldr	r0, [fp, #-32]	; 0xffffffe0
   122f0:	ldr	r1, [fp, #-40]	; 0xffffffd8
   122f4:	add	r0, r0, r1
   122f8:	ldrb	r0, [r0]
   122fc:	cmp	r0, #0
   12300:	movw	r0, #0
   12304:	moveq	r0, #1
   12308:	and	r0, r0, #1
   1230c:	str	r0, [sp, #56]	; 0x38
   12310:	b	12330 <__assert_fail@plt+0x143c>
   12314:	ldr	r0, [fp, #-40]	; 0xffffffd8
   12318:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1231c:	cmp	r0, r1
   12320:	movw	r0, #0
   12324:	moveq	r0, #1
   12328:	and	r0, r0, #1
   1232c:	str	r0, [sp, #56]	; 0x38
   12330:	ldr	r0, [sp, #56]	; 0x38
   12334:	cmp	r0, #0
   12338:	movw	r0, #0
   1233c:	movne	r0, #1
   12340:	mvn	r1, #0
   12344:	eor	r0, r0, r1
   12348:	tst	r0, #1
   1234c:	beq	1353c <__assert_fail@plt+0x2648>
   12350:	movw	r0, #0
   12354:	strb	r0, [fp, #-65]	; 0xffffffbf
   12358:	strb	r0, [fp, #-66]	; 0xffffffbe
   1235c:	strb	r0, [fp, #-67]	; 0xffffffbd
   12360:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   12364:	tst	r0, #1
   12368:	beq	12414 <__assert_fail@plt+0x1520>
   1236c:	ldr	r0, [fp, #8]
   12370:	cmp	r0, #2
   12374:	beq	12414 <__assert_fail@plt+0x1520>
   12378:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1237c:	cmp	r0, #0
   12380:	beq	12414 <__assert_fail@plt+0x1520>
   12384:	ldr	r0, [fp, #-40]	; 0xffffffd8
   12388:	ldr	r1, [fp, #-56]	; 0xffffffc8
   1238c:	add	r0, r0, r1
   12390:	ldr	r1, [fp, #-36]	; 0xffffffdc
   12394:	cmn	r1, #1
   12398:	str	r0, [sp, #52]	; 0x34
   1239c:	bne	123c4 <__assert_fail@plt+0x14d0>
   123a0:	ldr	r0, [fp, #-56]	; 0xffffffc8
   123a4:	movw	r1, #1
   123a8:	cmp	r1, r0
   123ac:	bcs	123c4 <__assert_fail@plt+0x14d0>
   123b0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   123b4:	bl	10e28 <strlen@plt>
   123b8:	str	r0, [fp, #-36]	; 0xffffffdc
   123bc:	str	r0, [sp, #48]	; 0x30
   123c0:	b	123cc <__assert_fail@plt+0x14d8>
   123c4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   123c8:	str	r0, [sp, #48]	; 0x30
   123cc:	ldr	r0, [sp, #48]	; 0x30
   123d0:	ldr	r1, [sp, #52]	; 0x34
   123d4:	cmp	r1, r0
   123d8:	bhi	12414 <__assert_fail@plt+0x1520>
   123dc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   123e0:	ldr	r1, [fp, #-40]	; 0xffffffd8
   123e4:	add	r0, r0, r1
   123e8:	ldr	r1, [fp, #-52]	; 0xffffffcc
   123ec:	ldr	r2, [fp, #-56]	; 0xffffffc8
   123f0:	bl	10d5c <memcmp@plt>
   123f4:	cmp	r0, #0
   123f8:	bne	12414 <__assert_fail@plt+0x1520>
   123fc:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   12400:	tst	r0, #1
   12404:	beq	1240c <__assert_fail@plt+0x1518>
   12408:	b	136bc <__assert_fail@plt+0x27c8>
   1240c:	movw	r0, #1
   12410:	strb	r0, [fp, #-65]	; 0xffffffbf
   12414:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12418:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1241c:	ldrb	r0, [r0, r1]
   12420:	strb	r0, [fp, #-63]	; 0xffffffc1
   12424:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   12428:	mov	r1, r0
   1242c:	cmp	r0, #126	; 0x7e
   12430:	str	r1, [sp, #44]	; 0x2c
   12434:	bhi	12ca4 <__assert_fail@plt+0x1db0>
   12438:	add	r0, pc, #8
   1243c:	ldr	r1, [sp, #44]	; 0x2c
   12440:	ldr	r0, [r0, r1, lsl #2]
   12444:	mov	pc, r0
   12448:	andeq	r2, r1, r4, asr #12
   1244c:	andeq	r2, r1, r4, lsr #25
   12450:	andeq	r2, r1, r4, lsr #25
   12454:	andeq	r2, r1, r4, lsr #25
   12458:	andeq	r2, r1, r4, lsr #25
   1245c:	andeq	r2, r1, r4, lsr #25
   12460:	andeq	r2, r1, r4, lsr #25
   12464:	andeq	r2, r1, ip, asr #20
   12468:	andeq	r2, r1, r8, asr sl
   1246c:	andeq	r2, r1, r8, lsl #21
   12470:	andeq	r2, r1, r0, ror sl
   12474:	muleq	r1, r4, sl
   12478:	andeq	r2, r1, r4, ror #20
   1247c:	andeq	r2, r1, ip, ror sl
   12480:	andeq	r2, r1, r4, lsr #25
   12484:	andeq	r2, r1, r4, lsr #25
   12488:	andeq	r2, r1, r4, lsr #25
   1248c:	andeq	r2, r1, r4, lsr #25
   12490:	andeq	r2, r1, r4, lsr #25
   12494:	andeq	r2, r1, r4, lsr #25
   12498:	andeq	r2, r1, r4, lsr #25
   1249c:	andeq	r2, r1, r4, lsr #25
   124a0:	andeq	r2, r1, r4, lsr #25
   124a4:	andeq	r2, r1, r4, lsr #25
   124a8:	andeq	r2, r1, r4, lsr #25
   124ac:	andeq	r2, r1, r4, lsr #25
   124b0:	andeq	r2, r1, r4, lsr #25
   124b4:	andeq	r2, r1, r4, lsr #25
   124b8:	andeq	r2, r1, r4, lsr #25
   124bc:	andeq	r2, r1, r4, lsr #25
   124c0:	andeq	r2, r1, r4, lsr #25
   124c4:	andeq	r2, r1, r4, lsr #25
   124c8:	andeq	r2, r1, r8, ror fp
   124cc:	andeq	r2, r1, r0, lsl #23
   124d0:	andeq	r2, r1, r0, lsl #23
   124d4:	andeq	r2, r1, r4, ror #22
   124d8:	andeq	r2, r1, r0, lsl #23
   124dc:	muleq	r1, r8, ip
   124e0:	andeq	r2, r1, r0, lsl #23
   124e4:	andeq	r2, r1, r0, lsr #23
   124e8:	andeq	r2, r1, r0, lsl #23
   124ec:	andeq	r2, r1, r0, lsl #23
   124f0:	andeq	r2, r1, r0, lsl #23
   124f4:	muleq	r1, r8, ip
   124f8:	muleq	r1, r8, ip
   124fc:	muleq	r1, r8, ip
   12500:	muleq	r1, r8, ip
   12504:	muleq	r1, r8, ip
   12508:	muleq	r1, r8, ip
   1250c:	muleq	r1, r8, ip
   12510:	muleq	r1, r8, ip
   12514:	muleq	r1, r8, ip
   12518:	muleq	r1, r8, ip
   1251c:	muleq	r1, r8, ip
   12520:	muleq	r1, r8, ip
   12524:	muleq	r1, r8, ip
   12528:	muleq	r1, r8, ip
   1252c:	muleq	r1, r8, ip
   12530:	muleq	r1, r8, ip
   12534:	andeq	r2, r1, r0, lsl #23
   12538:	andeq	r2, r1, r0, lsl #23
   1253c:	andeq	r2, r1, r0, lsl #23
   12540:	andeq	r2, r1, r0, lsl #23
   12544:	andeq	r2, r1, r0, asr r8
   12548:	andeq	r2, r1, r4, lsr #25
   1254c:	muleq	r1, r8, ip
   12550:	muleq	r1, r8, ip
   12554:	muleq	r1, r8, ip
   12558:	muleq	r1, r8, ip
   1255c:	muleq	r1, r8, ip
   12560:	muleq	r1, r8, ip
   12564:	muleq	r1, r8, ip
   12568:	muleq	r1, r8, ip
   1256c:	muleq	r1, r8, ip
   12570:	muleq	r1, r8, ip
   12574:	muleq	r1, r8, ip
   12578:	muleq	r1, r8, ip
   1257c:	muleq	r1, r8, ip
   12580:	muleq	r1, r8, ip
   12584:	muleq	r1, r8, ip
   12588:	muleq	r1, r8, ip
   1258c:	muleq	r1, r8, ip
   12590:	muleq	r1, r8, ip
   12594:	muleq	r1, r8, ip
   12598:	muleq	r1, r8, ip
   1259c:	muleq	r1, r8, ip
   125a0:	muleq	r1, r8, ip
   125a4:	muleq	r1, r8, ip
   125a8:	muleq	r1, r8, ip
   125ac:	muleq	r1, r8, ip
   125b0:	muleq	r1, r8, ip
   125b4:	andeq	r2, r1, r0, lsl #23
   125b8:	andeq	r2, r1, r0, lsr #21
   125bc:	muleq	r1, r8, ip
   125c0:	andeq	r2, r1, r0, lsl #23
   125c4:	muleq	r1, r8, ip
   125c8:	andeq	r2, r1, r0, lsl #23
   125cc:	muleq	r1, r8, ip
   125d0:	muleq	r1, r8, ip
   125d4:	muleq	r1, r8, ip
   125d8:	muleq	r1, r8, ip
   125dc:	muleq	r1, r8, ip
   125e0:	muleq	r1, r8, ip
   125e4:	muleq	r1, r8, ip
   125e8:	muleq	r1, r8, ip
   125ec:	muleq	r1, r8, ip
   125f0:	muleq	r1, r8, ip
   125f4:	muleq	r1, r8, ip
   125f8:	muleq	r1, r8, ip
   125fc:	muleq	r1, r8, ip
   12600:	muleq	r1, r8, ip
   12604:	muleq	r1, r8, ip
   12608:	muleq	r1, r8, ip
   1260c:	muleq	r1, r8, ip
   12610:	muleq	r1, r8, ip
   12614:	muleq	r1, r8, ip
   12618:	muleq	r1, r8, ip
   1261c:	muleq	r1, r8, ip
   12620:	muleq	r1, r8, ip
   12624:	muleq	r1, r8, ip
   12628:	muleq	r1, r8, ip
   1262c:	muleq	r1, r8, ip
   12630:	muleq	r1, r8, ip
   12634:	andeq	r2, r1, r0, lsr fp
   12638:	andeq	r2, r1, r0, lsl #23
   1263c:	andeq	r2, r1, r0, lsr fp
   12640:	andeq	r2, r1, r4, ror #22
   12644:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   12648:	tst	r0, #1
   1264c:	beq	12834 <__assert_fail@plt+0x1940>
   12650:	b	12654 <__assert_fail@plt+0x1760>
   12654:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   12658:	tst	r0, #1
   1265c:	beq	12664 <__assert_fail@plt+0x1770>
   12660:	b	136bc <__assert_fail@plt+0x27c8>
   12664:	movw	r0, #1
   12668:	strb	r0, [fp, #-66]	; 0xffffffbe
   1266c:	ldr	r0, [fp, #8]
   12670:	cmp	r0, #2
   12674:	bne	12728 <__assert_fail@plt+0x1834>
   12678:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   1267c:	tst	r0, #1
   12680:	bne	12728 <__assert_fail@plt+0x1834>
   12684:	b	12688 <__assert_fail@plt+0x1794>
   12688:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1268c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   12690:	cmp	r0, r1
   12694:	bcs	126ac <__assert_fail@plt+0x17b8>
   12698:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1269c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   126a0:	add	r0, r0, r1
   126a4:	movw	r1, #39	; 0x27
   126a8:	strb	r1, [r0]
   126ac:	ldr	r0, [fp, #-44]	; 0xffffffd4
   126b0:	add	r0, r0, #1
   126b4:	str	r0, [fp, #-44]	; 0xffffffd4
   126b8:	b	126bc <__assert_fail@plt+0x17c8>
   126bc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   126c0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   126c4:	cmp	r0, r1
   126c8:	bcs	126e0 <__assert_fail@plt+0x17ec>
   126cc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   126d0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   126d4:	add	r0, r0, r1
   126d8:	movw	r1, #36	; 0x24
   126dc:	strb	r1, [r0]
   126e0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   126e4:	add	r0, r0, #1
   126e8:	str	r0, [fp, #-44]	; 0xffffffd4
   126ec:	b	126f0 <__assert_fail@plt+0x17fc>
   126f0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   126f4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   126f8:	cmp	r0, r1
   126fc:	bcs	12714 <__assert_fail@plt+0x1820>
   12700:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12704:	ldr	r1, [fp, #-44]	; 0xffffffd4
   12708:	add	r0, r0, r1
   1270c:	movw	r1, #39	; 0x27
   12710:	strb	r1, [r0]
   12714:	ldr	r0, [fp, #-44]	; 0xffffffd4
   12718:	add	r0, r0, #1
   1271c:	str	r0, [fp, #-44]	; 0xffffffd4
   12720:	movw	r0, #1
   12724:	strb	r0, [fp, #-60]	; 0xffffffc4
   12728:	b	1272c <__assert_fail@plt+0x1838>
   1272c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   12730:	ldr	r1, [fp, #-28]	; 0xffffffe4
   12734:	cmp	r0, r1
   12738:	bcs	12750 <__assert_fail@plt+0x185c>
   1273c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12740:	ldr	r1, [fp, #-44]	; 0xffffffd4
   12744:	add	r0, r0, r1
   12748:	movw	r1, #92	; 0x5c
   1274c:	strb	r1, [r0]
   12750:	ldr	r0, [fp, #-44]	; 0xffffffd4
   12754:	add	r0, r0, #1
   12758:	str	r0, [fp, #-44]	; 0xffffffd4
   1275c:	b	12760 <__assert_fail@plt+0x186c>
   12760:	ldr	r0, [fp, #8]
   12764:	cmp	r0, #2
   12768:	beq	12828 <__assert_fail@plt+0x1934>
   1276c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   12770:	add	r0, r0, #1
   12774:	ldr	r1, [fp, #-36]	; 0xffffffdc
   12778:	cmp	r0, r1
   1277c:	bcs	12828 <__assert_fail@plt+0x1934>
   12780:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12784:	ldr	r1, [fp, #-40]	; 0xffffffd8
   12788:	add	r1, r1, #1
   1278c:	add	r0, r0, r1
   12790:	ldrb	r0, [r0]
   12794:	movw	r1, #48	; 0x30
   12798:	cmp	r1, r0
   1279c:	bgt	12828 <__assert_fail@plt+0x1934>
   127a0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   127a4:	ldr	r1, [fp, #-40]	; 0xffffffd8
   127a8:	add	r1, r1, #1
   127ac:	add	r0, r0, r1
   127b0:	ldrb	r0, [r0]
   127b4:	cmp	r0, #57	; 0x39
   127b8:	bgt	12828 <__assert_fail@plt+0x1934>
   127bc:	b	127c0 <__assert_fail@plt+0x18cc>
   127c0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   127c4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   127c8:	cmp	r0, r1
   127cc:	bcs	127e4 <__assert_fail@plt+0x18f0>
   127d0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   127d4:	ldr	r1, [fp, #-44]	; 0xffffffd4
   127d8:	add	r0, r0, r1
   127dc:	movw	r1, #48	; 0x30
   127e0:	strb	r1, [r0]
   127e4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   127e8:	add	r0, r0, #1
   127ec:	str	r0, [fp, #-44]	; 0xffffffd4
   127f0:	b	127f4 <__assert_fail@plt+0x1900>
   127f4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   127f8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   127fc:	cmp	r0, r1
   12800:	bcs	12818 <__assert_fail@plt+0x1924>
   12804:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12808:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1280c:	add	r0, r0, r1
   12810:	movw	r1, #48	; 0x30
   12814:	strb	r1, [r0]
   12818:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1281c:	add	r0, r0, #1
   12820:	str	r0, [fp, #-44]	; 0xffffffd4
   12824:	b	12828 <__assert_fail@plt+0x1934>
   12828:	movw	r0, #48	; 0x30
   1282c:	strb	r0, [fp, #-63]	; 0xffffffc1
   12830:	b	1284c <__assert_fail@plt+0x1958>
   12834:	ldr	r0, [fp, #12]
   12838:	and	r0, r0, #1
   1283c:	cmp	r0, #0
   12840:	beq	12848 <__assert_fail@plt+0x1954>
   12844:	b	1352c <__assert_fail@plt+0x2638>
   12848:	b	1284c <__assert_fail@plt+0x1958>
   1284c:	b	132c8 <__assert_fail@plt+0x23d4>
   12850:	ldr	r0, [fp, #8]
   12854:	cmp	r0, #2
   12858:	str	r0, [sp, #40]	; 0x28
   1285c:	beq	12874 <__assert_fail@plt+0x1980>
   12860:	b	12864 <__assert_fail@plt+0x1970>
   12864:	ldr	r0, [sp, #40]	; 0x28
   12868:	cmp	r0, #5
   1286c:	beq	12888 <__assert_fail@plt+0x1994>
   12870:	b	12a44 <__assert_fail@plt+0x1b50>
   12874:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   12878:	tst	r0, #1
   1287c:	beq	12884 <__assert_fail@plt+0x1990>
   12880:	b	136bc <__assert_fail@plt+0x27c8>
   12884:	b	12a48 <__assert_fail@plt+0x1b54>
   12888:	ldr	r0, [fp, #12]
   1288c:	and	r0, r0, #4
   12890:	cmp	r0, #0
   12894:	beq	12a40 <__assert_fail@plt+0x1b4c>
   12898:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1289c:	add	r0, r0, #2
   128a0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   128a4:	cmp	r0, r1
   128a8:	bcs	12a40 <__assert_fail@plt+0x1b4c>
   128ac:	ldr	r0, [fp, #-32]	; 0xffffffe0
   128b0:	ldr	r1, [fp, #-40]	; 0xffffffd8
   128b4:	add	r1, r1, #1
   128b8:	add	r0, r0, r1
   128bc:	ldrb	r0, [r0]
   128c0:	cmp	r0, #63	; 0x3f
   128c4:	bne	12a40 <__assert_fail@plt+0x1b4c>
   128c8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   128cc:	ldr	r1, [fp, #-40]	; 0xffffffd8
   128d0:	add	r0, r0, r1
   128d4:	ldrb	r0, [r0, #2]
   128d8:	mov	r1, r0
   128dc:	cmp	r0, #33	; 0x21
   128e0:	str	r1, [sp, #36]	; 0x24
   128e4:	beq	12934 <__assert_fail@plt+0x1a40>
   128e8:	b	128ec <__assert_fail@plt+0x19f8>
   128ec:	ldr	r0, [sp, #36]	; 0x24
   128f0:	sub	r1, r0, #39	; 0x27
   128f4:	cmp	r1, #3
   128f8:	bcc	12934 <__assert_fail@plt+0x1a40>
   128fc:	b	12900 <__assert_fail@plt+0x1a0c>
   12900:	ldr	r0, [sp, #36]	; 0x24
   12904:	cmp	r0, #45	; 0x2d
   12908:	beq	12934 <__assert_fail@plt+0x1a40>
   1290c:	b	12910 <__assert_fail@plt+0x1a1c>
   12910:	ldr	r0, [sp, #36]	; 0x24
   12914:	cmp	r0, #47	; 0x2f
   12918:	beq	12934 <__assert_fail@plt+0x1a40>
   1291c:	b	12920 <__assert_fail@plt+0x1a2c>
   12920:	ldr	r0, [sp, #36]	; 0x24
   12924:	sub	r1, r0, #60	; 0x3c
   12928:	cmp	r1, #2
   1292c:	bhi	12a38 <__assert_fail@plt+0x1b44>
   12930:	b	12934 <__assert_fail@plt+0x1a40>
   12934:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   12938:	tst	r0, #1
   1293c:	beq	12944 <__assert_fail@plt+0x1a50>
   12940:	b	136bc <__assert_fail@plt+0x27c8>
   12944:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12948:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1294c:	add	r1, r1, #2
   12950:	add	r0, r0, r1
   12954:	ldrb	r0, [r0]
   12958:	strb	r0, [fp, #-63]	; 0xffffffc1
   1295c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   12960:	add	r0, r0, #2
   12964:	str	r0, [fp, #-40]	; 0xffffffd8
   12968:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1296c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   12970:	cmp	r0, r1
   12974:	bcs	1298c <__assert_fail@plt+0x1a98>
   12978:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1297c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   12980:	add	r0, r0, r1
   12984:	movw	r1, #63	; 0x3f
   12988:	strb	r1, [r0]
   1298c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   12990:	add	r0, r0, #1
   12994:	str	r0, [fp, #-44]	; 0xffffffd4
   12998:	b	1299c <__assert_fail@plt+0x1aa8>
   1299c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   129a0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   129a4:	cmp	r0, r1
   129a8:	bcs	129c0 <__assert_fail@plt+0x1acc>
   129ac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   129b0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   129b4:	add	r0, r0, r1
   129b8:	movw	r1, #34	; 0x22
   129bc:	strb	r1, [r0]
   129c0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   129c4:	add	r0, r0, #1
   129c8:	str	r0, [fp, #-44]	; 0xffffffd4
   129cc:	b	129d0 <__assert_fail@plt+0x1adc>
   129d0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   129d4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   129d8:	cmp	r0, r1
   129dc:	bcs	129f4 <__assert_fail@plt+0x1b00>
   129e0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   129e4:	ldr	r1, [fp, #-44]	; 0xffffffd4
   129e8:	add	r0, r0, r1
   129ec:	movw	r1, #34	; 0x22
   129f0:	strb	r1, [r0]
   129f4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   129f8:	add	r0, r0, #1
   129fc:	str	r0, [fp, #-44]	; 0xffffffd4
   12a00:	b	12a04 <__assert_fail@plt+0x1b10>
   12a04:	ldr	r0, [fp, #-44]	; 0xffffffd4
   12a08:	ldr	r1, [fp, #-28]	; 0xffffffe4
   12a0c:	cmp	r0, r1
   12a10:	bcs	12a28 <__assert_fail@plt+0x1b34>
   12a14:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12a18:	ldr	r1, [fp, #-44]	; 0xffffffd4
   12a1c:	add	r0, r0, r1
   12a20:	movw	r1, #63	; 0x3f
   12a24:	strb	r1, [r0]
   12a28:	ldr	r0, [fp, #-44]	; 0xffffffd4
   12a2c:	add	r0, r0, #1
   12a30:	str	r0, [fp, #-44]	; 0xffffffd4
   12a34:	b	12a3c <__assert_fail@plt+0x1b48>
   12a38:	b	12a3c <__assert_fail@plt+0x1b48>
   12a3c:	b	12a40 <__assert_fail@plt+0x1b4c>
   12a40:	b	12a48 <__assert_fail@plt+0x1b54>
   12a44:	b	12a48 <__assert_fail@plt+0x1b54>
   12a48:	b	132c8 <__assert_fail@plt+0x23d4>
   12a4c:	movw	r0, #97	; 0x61
   12a50:	strb	r0, [fp, #-64]	; 0xffffffc0
   12a54:	b	12b14 <__assert_fail@plt+0x1c20>
   12a58:	movw	r0, #98	; 0x62
   12a5c:	strb	r0, [fp, #-64]	; 0xffffffc0
   12a60:	b	12b14 <__assert_fail@plt+0x1c20>
   12a64:	movw	r0, #102	; 0x66
   12a68:	strb	r0, [fp, #-64]	; 0xffffffc0
   12a6c:	b	12b14 <__assert_fail@plt+0x1c20>
   12a70:	movw	r0, #110	; 0x6e
   12a74:	strb	r0, [fp, #-64]	; 0xffffffc0
   12a78:	b	12af4 <__assert_fail@plt+0x1c00>
   12a7c:	movw	r0, #114	; 0x72
   12a80:	strb	r0, [fp, #-64]	; 0xffffffc0
   12a84:	b	12af4 <__assert_fail@plt+0x1c00>
   12a88:	movw	r0, #116	; 0x74
   12a8c:	strb	r0, [fp, #-64]	; 0xffffffc0
   12a90:	b	12af4 <__assert_fail@plt+0x1c00>
   12a94:	movw	r0, #118	; 0x76
   12a98:	strb	r0, [fp, #-64]	; 0xffffffc0
   12a9c:	b	12b14 <__assert_fail@plt+0x1c20>
   12aa0:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   12aa4:	strb	r0, [fp, #-64]	; 0xffffffc0
   12aa8:	ldr	r0, [fp, #8]
   12aac:	cmp	r0, #2
   12ab0:	bne	12ac8 <__assert_fail@plt+0x1bd4>
   12ab4:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   12ab8:	tst	r0, #1
   12abc:	beq	12ac4 <__assert_fail@plt+0x1bd0>
   12ac0:	b	136bc <__assert_fail@plt+0x27c8>
   12ac4:	b	13450 <__assert_fail@plt+0x255c>
   12ac8:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   12acc:	tst	r0, #1
   12ad0:	beq	12af0 <__assert_fail@plt+0x1bfc>
   12ad4:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   12ad8:	tst	r0, #1
   12adc:	beq	12af0 <__assert_fail@plt+0x1bfc>
   12ae0:	ldr	r0, [fp, #-56]	; 0xffffffc8
   12ae4:	cmp	r0, #0
   12ae8:	beq	12af0 <__assert_fail@plt+0x1bfc>
   12aec:	b	13450 <__assert_fail@plt+0x255c>
   12af0:	b	12af4 <__assert_fail@plt+0x1c00>
   12af4:	ldr	r0, [fp, #8]
   12af8:	cmp	r0, #2
   12afc:	bne	12b10 <__assert_fail@plt+0x1c1c>
   12b00:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   12b04:	tst	r0, #1
   12b08:	beq	12b10 <__assert_fail@plt+0x1c1c>
   12b0c:	b	136bc <__assert_fail@plt+0x27c8>
   12b10:	b	12b14 <__assert_fail@plt+0x1c20>
   12b14:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   12b18:	tst	r0, #1
   12b1c:	beq	12b2c <__assert_fail@plt+0x1c38>
   12b20:	ldrb	r0, [fp, #-64]	; 0xffffffc0
   12b24:	strb	r0, [fp, #-63]	; 0xffffffc1
   12b28:	b	1333c <__assert_fail@plt+0x2448>
   12b2c:	b	132c8 <__assert_fail@plt+0x23d4>
   12b30:	ldr	r0, [fp, #-36]	; 0xffffffdc
   12b34:	cmn	r0, #1
   12b38:	bne	12b50 <__assert_fail@plt+0x1c5c>
   12b3c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12b40:	ldrb	r0, [r0, #1]
   12b44:	cmp	r0, #0
   12b48:	beq	12b60 <__assert_fail@plt+0x1c6c>
   12b4c:	b	12b5c <__assert_fail@plt+0x1c68>
   12b50:	ldr	r0, [fp, #-36]	; 0xffffffdc
   12b54:	cmp	r0, #1
   12b58:	beq	12b60 <__assert_fail@plt+0x1c6c>
   12b5c:	b	132c8 <__assert_fail@plt+0x23d4>
   12b60:	b	12b64 <__assert_fail@plt+0x1c70>
   12b64:	ldr	r0, [fp, #-40]	; 0xffffffd8
   12b68:	cmp	r0, #0
   12b6c:	beq	12b74 <__assert_fail@plt+0x1c80>
   12b70:	b	132c8 <__assert_fail@plt+0x23d4>
   12b74:	b	12b78 <__assert_fail@plt+0x1c84>
   12b78:	movw	r0, #1
   12b7c:	strb	r0, [fp, #-67]	; 0xffffffbd
   12b80:	ldr	r0, [fp, #8]
   12b84:	cmp	r0, #2
   12b88:	bne	12b9c <__assert_fail@plt+0x1ca8>
   12b8c:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   12b90:	tst	r0, #1
   12b94:	beq	12b9c <__assert_fail@plt+0x1ca8>
   12b98:	b	136bc <__assert_fail@plt+0x27c8>
   12b9c:	b	132c8 <__assert_fail@plt+0x23d4>
   12ba0:	movw	r0, #1
   12ba4:	strb	r0, [fp, #-61]	; 0xffffffc3
   12ba8:	strb	r0, [fp, #-67]	; 0xffffffbd
   12bac:	ldr	r0, [fp, #8]
   12bb0:	cmp	r0, #2
   12bb4:	bne	12c94 <__assert_fail@plt+0x1da0>
   12bb8:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   12bbc:	tst	r0, #1
   12bc0:	beq	12bc8 <__assert_fail@plt+0x1cd4>
   12bc4:	b	136bc <__assert_fail@plt+0x27c8>
   12bc8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   12bcc:	cmp	r0, #0
   12bd0:	beq	12bf0 <__assert_fail@plt+0x1cfc>
   12bd4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   12bd8:	cmp	r0, #0
   12bdc:	bne	12bf0 <__assert_fail@plt+0x1cfc>
   12be0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   12be4:	str	r0, [fp, #-48]	; 0xffffffd0
   12be8:	movw	r0, #0
   12bec:	str	r0, [fp, #-28]	; 0xffffffe4
   12bf0:	b	12bf4 <__assert_fail@plt+0x1d00>
   12bf4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   12bf8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   12bfc:	cmp	r0, r1
   12c00:	bcs	12c18 <__assert_fail@plt+0x1d24>
   12c04:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12c08:	ldr	r1, [fp, #-44]	; 0xffffffd4
   12c0c:	add	r0, r0, r1
   12c10:	movw	r1, #39	; 0x27
   12c14:	strb	r1, [r0]
   12c18:	ldr	r0, [fp, #-44]	; 0xffffffd4
   12c1c:	add	r0, r0, #1
   12c20:	str	r0, [fp, #-44]	; 0xffffffd4
   12c24:	b	12c28 <__assert_fail@plt+0x1d34>
   12c28:	ldr	r0, [fp, #-44]	; 0xffffffd4
   12c2c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   12c30:	cmp	r0, r1
   12c34:	bcs	12c4c <__assert_fail@plt+0x1d58>
   12c38:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12c3c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   12c40:	add	r0, r0, r1
   12c44:	movw	r1, #92	; 0x5c
   12c48:	strb	r1, [r0]
   12c4c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   12c50:	add	r0, r0, #1
   12c54:	str	r0, [fp, #-44]	; 0xffffffd4
   12c58:	b	12c5c <__assert_fail@plt+0x1d68>
   12c5c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   12c60:	ldr	r1, [fp, #-28]	; 0xffffffe4
   12c64:	cmp	r0, r1
   12c68:	bcs	12c80 <__assert_fail@plt+0x1d8c>
   12c6c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12c70:	ldr	r1, [fp, #-44]	; 0xffffffd4
   12c74:	add	r0, r0, r1
   12c78:	movw	r1, #39	; 0x27
   12c7c:	strb	r1, [r0]
   12c80:	ldr	r0, [fp, #-44]	; 0xffffffd4
   12c84:	add	r0, r0, #1
   12c88:	str	r0, [fp, #-44]	; 0xffffffd4
   12c8c:	movw	r0, #0
   12c90:	strb	r0, [fp, #-60]	; 0xffffffc4
   12c94:	b	132c8 <__assert_fail@plt+0x23d4>
   12c98:	movw	r0, #1
   12c9c:	strb	r0, [fp, #-67]	; 0xffffffbd
   12ca0:	b	132c8 <__assert_fail@plt+0x23d4>
   12ca4:	ldrb	r0, [fp, #-58]	; 0xffffffc6
   12ca8:	tst	r0, #1
   12cac:	beq	12cf0 <__assert_fail@plt+0x1dfc>
   12cb0:	mov	r0, #1
   12cb4:	str	r0, [fp, #-72]	; 0xffffffb8
   12cb8:	bl	10e04 <__ctype_b_loc@plt>
   12cbc:	ldr	r0, [r0]
   12cc0:	ldrb	lr, [fp, #-63]	; 0xffffffc1
   12cc4:	mov	r1, lr
   12cc8:	add	r0, r0, lr, lsl #1
   12ccc:	ldrh	r0, [r0]
   12cd0:	and	r0, r0, #16384	; 0x4000
   12cd4:	cmp	r0, #0
   12cd8:	movw	r0, #0
   12cdc:	movne	r0, #1
   12ce0:	and	r0, r0, #1
   12ce4:	strb	r0, [fp, #-73]	; 0xffffffb7
   12ce8:	str	r1, [sp, #32]
   12cec:	b	12f7c <__assert_fail@plt+0x2088>
   12cf0:	sub	r0, fp, #84	; 0x54
   12cf4:	movw	r1, #0
   12cf8:	and	r1, r1, #255	; 0xff
   12cfc:	movw	r2, #8
   12d00:	bl	10e58 <memset@plt>
   12d04:	movw	r0, #0
   12d08:	str	r0, [fp, #-72]	; 0xffffffb8
   12d0c:	movw	r0, #1
   12d10:	strb	r0, [fp, #-73]	; 0xffffffb7
   12d14:	ldr	r0, [fp, #-36]	; 0xffffffdc
   12d18:	cmn	r0, #1
   12d1c:	bne	12d2c <__assert_fail@plt+0x1e38>
   12d20:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12d24:	bl	10e28 <strlen@plt>
   12d28:	str	r0, [fp, #-36]	; 0xffffffdc
   12d2c:	b	12d30 <__assert_fail@plt+0x1e3c>
   12d30:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12d34:	ldr	r1, [fp, #-40]	; 0xffffffd8
   12d38:	ldr	r2, [fp, #-72]	; 0xffffffb8
   12d3c:	add	r1, r1, r2
   12d40:	add	r1, r0, r1
   12d44:	ldr	r0, [fp, #-36]	; 0xffffffdc
   12d48:	ldr	r2, [fp, #-40]	; 0xffffffd8
   12d4c:	ldr	r3, [fp, #-72]	; 0xffffffb8
   12d50:	add	r2, r2, r3
   12d54:	sub	r2, r0, r2
   12d58:	sub	r0, fp, #88	; 0x58
   12d5c:	sub	r3, fp, #84	; 0x54
   12d60:	bl	17d44 <__assert_fail@plt+0x6e50>
   12d64:	str	r0, [sp, #92]	; 0x5c
   12d68:	ldr	r0, [sp, #92]	; 0x5c
   12d6c:	cmp	r0, #0
   12d70:	bne	12d78 <__assert_fail@plt+0x1e84>
   12d74:	b	12f78 <__assert_fail@plt+0x2084>
   12d78:	ldr	r0, [sp, #92]	; 0x5c
   12d7c:	cmn	r0, #1
   12d80:	bne	12d90 <__assert_fail@plt+0x1e9c>
   12d84:	movw	r0, #0
   12d88:	strb	r0, [fp, #-73]	; 0xffffffb7
   12d8c:	b	12f78 <__assert_fail@plt+0x2084>
   12d90:	ldr	r0, [sp, #92]	; 0x5c
   12d94:	cmn	r0, #2
   12d98:	bne	12e0c <__assert_fail@plt+0x1f18>
   12d9c:	movw	r0, #0
   12da0:	strb	r0, [fp, #-73]	; 0xffffffb7
   12da4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   12da8:	ldr	r1, [fp, #-72]	; 0xffffffb8
   12dac:	add	r0, r0, r1
   12db0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   12db4:	cmp	r0, r1
   12db8:	movw	r0, #0
   12dbc:	str	r0, [sp, #28]
   12dc0:	bcs	12dec <__assert_fail@plt+0x1ef8>
   12dc4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12dc8:	ldr	r1, [fp, #-40]	; 0xffffffd8
   12dcc:	ldr	r2, [fp, #-72]	; 0xffffffb8
   12dd0:	add	r1, r1, r2
   12dd4:	add	r0, r0, r1
   12dd8:	ldrb	r0, [r0]
   12ddc:	cmp	r0, #0
   12de0:	movw	r0, #0
   12de4:	movne	r0, #1
   12de8:	str	r0, [sp, #28]
   12dec:	ldr	r0, [sp, #28]
   12df0:	tst	r0, #1
   12df4:	beq	12e08 <__assert_fail@plt+0x1f14>
   12df8:	ldr	r0, [fp, #-72]	; 0xffffffb8
   12dfc:	add	r0, r0, #1
   12e00:	str	r0, [fp, #-72]	; 0xffffffb8
   12e04:	b	12da4 <__assert_fail@plt+0x1eb0>
   12e08:	b	12f78 <__assert_fail@plt+0x2084>
   12e0c:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   12e10:	tst	r0, #1
   12e14:	beq	12f20 <__assert_fail@plt+0x202c>
   12e18:	ldr	r0, [fp, #8]
   12e1c:	cmp	r0, #2
   12e20:	bne	12f20 <__assert_fail@plt+0x202c>
   12e24:	movw	r0, #1
   12e28:	str	r0, [sp, #88]	; 0x58
   12e2c:	ldr	r0, [sp, #88]	; 0x58
   12e30:	ldr	r1, [sp, #92]	; 0x5c
   12e34:	cmp	r0, r1
   12e38:	bcs	12f1c <__assert_fail@plt+0x2028>
   12e3c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12e40:	ldr	r1, [fp, #-40]	; 0xffffffd8
   12e44:	ldr	r2, [fp, #-72]	; 0xffffffb8
   12e48:	add	r1, r1, r2
   12e4c:	ldr	r2, [sp, #88]	; 0x58
   12e50:	add	r1, r1, r2
   12e54:	ldrb	r0, [r0, r1]
   12e58:	sub	r0, r0, #91	; 0x5b
   12e5c:	cmp	r0, #33	; 0x21
   12e60:	str	r0, [sp, #24]
   12e64:	bhi	12f04 <__assert_fail@plt+0x2010>
   12e68:	add	r0, pc, #8
   12e6c:	ldr	r1, [sp, #24]
   12e70:	ldr	r0, [r0, r1, lsl #2]
   12e74:	mov	pc, r0
   12e78:	andeq	r2, r1, r0, lsl #30
   12e7c:	andeq	r2, r1, r0, lsl #30
   12e80:	andeq	r2, r1, r4, lsl #30
   12e84:	andeq	r2, r1, r0, lsl #30
   12e88:	andeq	r2, r1, r4, lsl #30
   12e8c:	andeq	r2, r1, r0, lsl #30
   12e90:	andeq	r2, r1, r4, lsl #30
   12e94:	andeq	r2, r1, r4, lsl #30
   12e98:	andeq	r2, r1, r4, lsl #30
   12e9c:	andeq	r2, r1, r4, lsl #30
   12ea0:	andeq	r2, r1, r4, lsl #30
   12ea4:	andeq	r2, r1, r4, lsl #30
   12ea8:	andeq	r2, r1, r4, lsl #30
   12eac:	andeq	r2, r1, r4, lsl #30
   12eb0:	andeq	r2, r1, r4, lsl #30
   12eb4:	andeq	r2, r1, r4, lsl #30
   12eb8:	andeq	r2, r1, r4, lsl #30
   12ebc:	andeq	r2, r1, r4, lsl #30
   12ec0:	andeq	r2, r1, r4, lsl #30
   12ec4:	andeq	r2, r1, r4, lsl #30
   12ec8:	andeq	r2, r1, r4, lsl #30
   12ecc:	andeq	r2, r1, r4, lsl #30
   12ed0:	andeq	r2, r1, r4, lsl #30
   12ed4:	andeq	r2, r1, r4, lsl #30
   12ed8:	andeq	r2, r1, r4, lsl #30
   12edc:	andeq	r2, r1, r4, lsl #30
   12ee0:	andeq	r2, r1, r4, lsl #30
   12ee4:	andeq	r2, r1, r4, lsl #30
   12ee8:	andeq	r2, r1, r4, lsl #30
   12eec:	andeq	r2, r1, r4, lsl #30
   12ef0:	andeq	r2, r1, r4, lsl #30
   12ef4:	andeq	r2, r1, r4, lsl #30
   12ef8:	andeq	r2, r1, r4, lsl #30
   12efc:	andeq	r2, r1, r0, lsl #30
   12f00:	b	136bc <__assert_fail@plt+0x27c8>
   12f04:	b	12f08 <__assert_fail@plt+0x2014>
   12f08:	b	12f0c <__assert_fail@plt+0x2018>
   12f0c:	ldr	r0, [sp, #88]	; 0x58
   12f10:	add	r0, r0, #1
   12f14:	str	r0, [sp, #88]	; 0x58
   12f18:	b	12e2c <__assert_fail@plt+0x1f38>
   12f1c:	b	12f20 <__assert_fail@plt+0x202c>
   12f20:	ldr	r0, [fp, #-88]	; 0xffffffa8
   12f24:	bl	10d74 <iswprint@plt>
   12f28:	cmp	r0, #0
   12f2c:	bne	12f38 <__assert_fail@plt+0x2044>
   12f30:	movw	r0, #0
   12f34:	strb	r0, [fp, #-73]	; 0xffffffb7
   12f38:	ldr	r0, [sp, #92]	; 0x5c
   12f3c:	ldr	r1, [fp, #-72]	; 0xffffffb8
   12f40:	add	r0, r1, r0
   12f44:	str	r0, [fp, #-72]	; 0xffffffb8
   12f48:	b	12f4c <__assert_fail@plt+0x2058>
   12f4c:	b	12f50 <__assert_fail@plt+0x205c>
   12f50:	b	12f54 <__assert_fail@plt+0x2060>
   12f54:	sub	r0, fp, #84	; 0x54
   12f58:	bl	10d50 <mbsinit@plt>
   12f5c:	cmp	r0, #0
   12f60:	movw	r0, #0
   12f64:	movne	r0, #1
   12f68:	mvn	lr, #0
   12f6c:	eor	r0, r0, lr
   12f70:	tst	r0, #1
   12f74:	bne	12d30 <__assert_fail@plt+0x1e3c>
   12f78:	b	12f7c <__assert_fail@plt+0x2088>
   12f7c:	ldrb	r0, [fp, #-73]	; 0xffffffb7
   12f80:	and	r0, r0, #1
   12f84:	strb	r0, [fp, #-67]	; 0xffffffbd
   12f88:	ldr	r0, [fp, #-72]	; 0xffffffb8
   12f8c:	movw	r1, #1
   12f90:	cmp	r1, r0
   12f94:	bcc	12fb0 <__assert_fail@plt+0x20bc>
   12f98:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   12f9c:	tst	r0, #1
   12fa0:	beq	132c4 <__assert_fail@plt+0x23d0>
   12fa4:	ldrb	r0, [fp, #-73]	; 0xffffffb7
   12fa8:	tst	r0, #1
   12fac:	bne	132c4 <__assert_fail@plt+0x23d0>
   12fb0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   12fb4:	ldr	r1, [fp, #-72]	; 0xffffffb8
   12fb8:	add	r0, r0, r1
   12fbc:	str	r0, [sp, #84]	; 0x54
   12fc0:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   12fc4:	tst	r0, #1
   12fc8:	beq	13178 <__assert_fail@plt+0x2284>
   12fcc:	ldrb	r0, [fp, #-73]	; 0xffffffb7
   12fd0:	tst	r0, #1
   12fd4:	bne	13178 <__assert_fail@plt+0x2284>
   12fd8:	b	12fdc <__assert_fail@plt+0x20e8>
   12fdc:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   12fe0:	tst	r0, #1
   12fe4:	beq	12fec <__assert_fail@plt+0x20f8>
   12fe8:	b	136bc <__assert_fail@plt+0x27c8>
   12fec:	movw	r0, #1
   12ff0:	strb	r0, [fp, #-66]	; 0xffffffbe
   12ff4:	ldr	r0, [fp, #8]
   12ff8:	cmp	r0, #2
   12ffc:	bne	130b0 <__assert_fail@plt+0x21bc>
   13000:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   13004:	tst	r0, #1
   13008:	bne	130b0 <__assert_fail@plt+0x21bc>
   1300c:	b	13010 <__assert_fail@plt+0x211c>
   13010:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13014:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13018:	cmp	r0, r1
   1301c:	bcs	13034 <__assert_fail@plt+0x2140>
   13020:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13024:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13028:	add	r0, r0, r1
   1302c:	movw	r1, #39	; 0x27
   13030:	strb	r1, [r0]
   13034:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13038:	add	r0, r0, #1
   1303c:	str	r0, [fp, #-44]	; 0xffffffd4
   13040:	b	13044 <__assert_fail@plt+0x2150>
   13044:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13048:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1304c:	cmp	r0, r1
   13050:	bcs	13068 <__assert_fail@plt+0x2174>
   13054:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13058:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1305c:	add	r0, r0, r1
   13060:	movw	r1, #36	; 0x24
   13064:	strb	r1, [r0]
   13068:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1306c:	add	r0, r0, #1
   13070:	str	r0, [fp, #-44]	; 0xffffffd4
   13074:	b	13078 <__assert_fail@plt+0x2184>
   13078:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1307c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13080:	cmp	r0, r1
   13084:	bcs	1309c <__assert_fail@plt+0x21a8>
   13088:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1308c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13090:	add	r0, r0, r1
   13094:	movw	r1, #39	; 0x27
   13098:	strb	r1, [r0]
   1309c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   130a0:	add	r0, r0, #1
   130a4:	str	r0, [fp, #-44]	; 0xffffffd4
   130a8:	movw	r0, #1
   130ac:	strb	r0, [fp, #-60]	; 0xffffffc4
   130b0:	b	130b4 <__assert_fail@plt+0x21c0>
   130b4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   130b8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   130bc:	cmp	r0, r1
   130c0:	bcs	130d8 <__assert_fail@plt+0x21e4>
   130c4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   130c8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   130cc:	add	r0, r0, r1
   130d0:	movw	r1, #92	; 0x5c
   130d4:	strb	r1, [r0]
   130d8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   130dc:	add	r0, r0, #1
   130e0:	str	r0, [fp, #-44]	; 0xffffffd4
   130e4:	b	130e8 <__assert_fail@plt+0x21f4>
   130e8:	b	130ec <__assert_fail@plt+0x21f8>
   130ec:	ldr	r0, [fp, #-44]	; 0xffffffd4
   130f0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   130f4:	cmp	r0, r1
   130f8:	bcs	13118 <__assert_fail@plt+0x2224>
   130fc:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   13100:	asr	r0, r0, #6
   13104:	add	r0, r0, #48	; 0x30
   13108:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1310c:	ldr	r2, [fp, #-44]	; 0xffffffd4
   13110:	add	r1, r1, r2
   13114:	strb	r0, [r1]
   13118:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1311c:	add	r0, r0, #1
   13120:	str	r0, [fp, #-44]	; 0xffffffd4
   13124:	b	13128 <__assert_fail@plt+0x2234>
   13128:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1312c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13130:	cmp	r0, r1
   13134:	bcs	13158 <__assert_fail@plt+0x2264>
   13138:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   1313c:	asr	r0, r0, #3
   13140:	and	r0, r0, #7
   13144:	add	r0, r0, #48	; 0x30
   13148:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1314c:	ldr	r2, [fp, #-44]	; 0xffffffd4
   13150:	add	r1, r1, r2
   13154:	strb	r0, [r1]
   13158:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1315c:	add	r0, r0, #1
   13160:	str	r0, [fp, #-44]	; 0xffffffd4
   13164:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   13168:	and	r0, r0, #7
   1316c:	add	r0, r0, #48	; 0x30
   13170:	strb	r0, [fp, #-63]	; 0xffffffc1
   13174:	b	131c4 <__assert_fail@plt+0x22d0>
   13178:	ldrb	r0, [fp, #-65]	; 0xffffffbf
   1317c:	tst	r0, #1
   13180:	beq	131c0 <__assert_fail@plt+0x22cc>
   13184:	b	13188 <__assert_fail@plt+0x2294>
   13188:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1318c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13190:	cmp	r0, r1
   13194:	bcs	131ac <__assert_fail@plt+0x22b8>
   13198:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1319c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   131a0:	add	r0, r0, r1
   131a4:	movw	r1, #92	; 0x5c
   131a8:	strb	r1, [r0]
   131ac:	ldr	r0, [fp, #-44]	; 0xffffffd4
   131b0:	add	r0, r0, #1
   131b4:	str	r0, [fp, #-44]	; 0xffffffd4
   131b8:	movw	r0, #0
   131bc:	strb	r0, [fp, #-65]	; 0xffffffbf
   131c0:	b	131c4 <__assert_fail@plt+0x22d0>
   131c4:	ldr	r0, [sp, #84]	; 0x54
   131c8:	ldr	r1, [fp, #-40]	; 0xffffffd8
   131cc:	add	r1, r1, #1
   131d0:	cmp	r0, r1
   131d4:	bhi	131dc <__assert_fail@plt+0x22e8>
   131d8:	b	132c0 <__assert_fail@plt+0x23cc>
   131dc:	b	131e0 <__assert_fail@plt+0x22ec>
   131e0:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   131e4:	tst	r0, #1
   131e8:	beq	13268 <__assert_fail@plt+0x2374>
   131ec:	ldrb	r0, [fp, #-66]	; 0xffffffbe
   131f0:	tst	r0, #1
   131f4:	bne	13268 <__assert_fail@plt+0x2374>
   131f8:	b	131fc <__assert_fail@plt+0x2308>
   131fc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13200:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13204:	cmp	r0, r1
   13208:	bcs	13220 <__assert_fail@plt+0x232c>
   1320c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13210:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13214:	add	r0, r0, r1
   13218:	movw	r1, #39	; 0x27
   1321c:	strb	r1, [r0]
   13220:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13224:	add	r0, r0, #1
   13228:	str	r0, [fp, #-44]	; 0xffffffd4
   1322c:	b	13230 <__assert_fail@plt+0x233c>
   13230:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13234:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13238:	cmp	r0, r1
   1323c:	bcs	13254 <__assert_fail@plt+0x2360>
   13240:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13244:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13248:	add	r0, r0, r1
   1324c:	movw	r1, #39	; 0x27
   13250:	strb	r1, [r0]
   13254:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13258:	add	r0, r0, #1
   1325c:	str	r0, [fp, #-44]	; 0xffffffd4
   13260:	movw	r0, #0
   13264:	strb	r0, [fp, #-60]	; 0xffffffc4
   13268:	b	1326c <__assert_fail@plt+0x2378>
   1326c:	b	13270 <__assert_fail@plt+0x237c>
   13270:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13274:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13278:	cmp	r0, r1
   1327c:	bcs	13294 <__assert_fail@plt+0x23a0>
   13280:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   13284:	ldr	r1, [fp, #-24]	; 0xffffffe8
   13288:	ldr	r2, [fp, #-44]	; 0xffffffd4
   1328c:	add	r1, r1, r2
   13290:	strb	r0, [r1]
   13294:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13298:	add	r0, r0, #1
   1329c:	str	r0, [fp, #-44]	; 0xffffffd4
   132a0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   132a4:	ldr	r1, [fp, #-40]	; 0xffffffd8
   132a8:	add	r1, r1, #1
   132ac:	str	r1, [fp, #-40]	; 0xffffffd8
   132b0:	add	r0, r0, r1
   132b4:	ldrb	r0, [r0]
   132b8:	strb	r0, [fp, #-63]	; 0xffffffc1
   132bc:	b	12fc0 <__assert_fail@plt+0x20cc>
   132c0:	b	13450 <__assert_fail@plt+0x255c>
   132c4:	b	132c8 <__assert_fail@plt+0x23d4>
   132c8:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   132cc:	tst	r0, #1
   132d0:	beq	132e0 <__assert_fail@plt+0x23ec>
   132d4:	ldr	r0, [fp, #8]
   132d8:	cmp	r0, #2
   132dc:	bne	132ec <__assert_fail@plt+0x23f8>
   132e0:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   132e4:	tst	r0, #1
   132e8:	beq	13328 <__assert_fail@plt+0x2434>
   132ec:	ldr	r0, [fp, #16]
   132f0:	movw	r1, #0
   132f4:	cmp	r0, r1
   132f8:	beq	13328 <__assert_fail@plt+0x2434>
   132fc:	ldr	r0, [fp, #16]
   13300:	ldrb	r1, [fp, #-63]	; 0xffffffc1
   13304:	lsr	r1, r1, #5
   13308:	add	r0, r0, r1, lsl #2
   1330c:	ldr	r0, [r0]
   13310:	ldrb	r1, [fp, #-63]	; 0xffffffc1
   13314:	and	r1, r1, #31
   13318:	lsr	r0, r0, r1
   1331c:	and	r0, r0, #1
   13320:	cmp	r0, #0
   13324:	bne	13338 <__assert_fail@plt+0x2444>
   13328:	ldrb	r0, [fp, #-65]	; 0xffffffbf
   1332c:	tst	r0, #1
   13330:	bne	13338 <__assert_fail@plt+0x2444>
   13334:	b	13450 <__assert_fail@plt+0x255c>
   13338:	b	1333c <__assert_fail@plt+0x2448>
   1333c:	b	13340 <__assert_fail@plt+0x244c>
   13340:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   13344:	tst	r0, #1
   13348:	beq	13350 <__assert_fail@plt+0x245c>
   1334c:	b	136bc <__assert_fail@plt+0x27c8>
   13350:	movw	r0, #1
   13354:	strb	r0, [fp, #-66]	; 0xffffffbe
   13358:	ldr	r0, [fp, #8]
   1335c:	cmp	r0, #2
   13360:	bne	13414 <__assert_fail@plt+0x2520>
   13364:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   13368:	tst	r0, #1
   1336c:	bne	13414 <__assert_fail@plt+0x2520>
   13370:	b	13374 <__assert_fail@plt+0x2480>
   13374:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13378:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1337c:	cmp	r0, r1
   13380:	bcs	13398 <__assert_fail@plt+0x24a4>
   13384:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13388:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1338c:	add	r0, r0, r1
   13390:	movw	r1, #39	; 0x27
   13394:	strb	r1, [r0]
   13398:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1339c:	add	r0, r0, #1
   133a0:	str	r0, [fp, #-44]	; 0xffffffd4
   133a4:	b	133a8 <__assert_fail@plt+0x24b4>
   133a8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   133ac:	ldr	r1, [fp, #-28]	; 0xffffffe4
   133b0:	cmp	r0, r1
   133b4:	bcs	133cc <__assert_fail@plt+0x24d8>
   133b8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   133bc:	ldr	r1, [fp, #-44]	; 0xffffffd4
   133c0:	add	r0, r0, r1
   133c4:	movw	r1, #36	; 0x24
   133c8:	strb	r1, [r0]
   133cc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   133d0:	add	r0, r0, #1
   133d4:	str	r0, [fp, #-44]	; 0xffffffd4
   133d8:	b	133dc <__assert_fail@plt+0x24e8>
   133dc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   133e0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   133e4:	cmp	r0, r1
   133e8:	bcs	13400 <__assert_fail@plt+0x250c>
   133ec:	ldr	r0, [fp, #-24]	; 0xffffffe8
   133f0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   133f4:	add	r0, r0, r1
   133f8:	movw	r1, #39	; 0x27
   133fc:	strb	r1, [r0]
   13400:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13404:	add	r0, r0, #1
   13408:	str	r0, [fp, #-44]	; 0xffffffd4
   1340c:	movw	r0, #1
   13410:	strb	r0, [fp, #-60]	; 0xffffffc4
   13414:	b	13418 <__assert_fail@plt+0x2524>
   13418:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1341c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13420:	cmp	r0, r1
   13424:	bcs	1343c <__assert_fail@plt+0x2548>
   13428:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1342c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13430:	add	r0, r0, r1
   13434:	movw	r1, #92	; 0x5c
   13438:	strb	r1, [r0]
   1343c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13440:	add	r0, r0, #1
   13444:	str	r0, [fp, #-44]	; 0xffffffd4
   13448:	b	1344c <__assert_fail@plt+0x2558>
   1344c:	b	13450 <__assert_fail@plt+0x255c>
   13450:	b	13454 <__assert_fail@plt+0x2560>
   13454:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   13458:	tst	r0, #1
   1345c:	beq	134dc <__assert_fail@plt+0x25e8>
   13460:	ldrb	r0, [fp, #-66]	; 0xffffffbe
   13464:	tst	r0, #1
   13468:	bne	134dc <__assert_fail@plt+0x25e8>
   1346c:	b	13470 <__assert_fail@plt+0x257c>
   13470:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13474:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13478:	cmp	r0, r1
   1347c:	bcs	13494 <__assert_fail@plt+0x25a0>
   13480:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13484:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13488:	add	r0, r0, r1
   1348c:	movw	r1, #39	; 0x27
   13490:	strb	r1, [r0]
   13494:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13498:	add	r0, r0, #1
   1349c:	str	r0, [fp, #-44]	; 0xffffffd4
   134a0:	b	134a4 <__assert_fail@plt+0x25b0>
   134a4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   134a8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   134ac:	cmp	r0, r1
   134b0:	bcs	134c8 <__assert_fail@plt+0x25d4>
   134b4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   134b8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   134bc:	add	r0, r0, r1
   134c0:	movw	r1, #39	; 0x27
   134c4:	strb	r1, [r0]
   134c8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   134cc:	add	r0, r0, #1
   134d0:	str	r0, [fp, #-44]	; 0xffffffd4
   134d4:	movw	r0, #0
   134d8:	strb	r0, [fp, #-60]	; 0xffffffc4
   134dc:	b	134e0 <__assert_fail@plt+0x25ec>
   134e0:	b	134e4 <__assert_fail@plt+0x25f0>
   134e4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   134e8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   134ec:	cmp	r0, r1
   134f0:	bcs	13508 <__assert_fail@plt+0x2614>
   134f4:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   134f8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   134fc:	ldr	r2, [fp, #-44]	; 0xffffffd4
   13500:	add	r1, r1, r2
   13504:	strb	r0, [r1]
   13508:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1350c:	add	r0, r0, #1
   13510:	str	r0, [fp, #-44]	; 0xffffffd4
   13514:	ldrb	r0, [fp, #-67]	; 0xffffffbd
   13518:	tst	r0, #1
   1351c:	bne	13528 <__assert_fail@plt+0x2634>
   13520:	movw	r0, #0
   13524:	strb	r0, [fp, #-62]	; 0xffffffc2
   13528:	b	1352c <__assert_fail@plt+0x2638>
   1352c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   13530:	add	r0, r0, #1
   13534:	str	r0, [fp, #-40]	; 0xffffffd8
   13538:	b	122e0 <__assert_fail@plt+0x13ec>
   1353c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13540:	cmp	r0, #0
   13544:	bne	13564 <__assert_fail@plt+0x2670>
   13548:	ldr	r0, [fp, #8]
   1354c:	cmp	r0, #2
   13550:	bne	13564 <__assert_fail@plt+0x2670>
   13554:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   13558:	tst	r0, #1
   1355c:	beq	13564 <__assert_fail@plt+0x2670>
   13560:	b	136bc <__assert_fail@plt+0x27c8>
   13564:	ldr	r0, [fp, #8]
   13568:	cmp	r0, #2
   1356c:	bne	1360c <__assert_fail@plt+0x2718>
   13570:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   13574:	tst	r0, #1
   13578:	bne	1360c <__assert_fail@plt+0x2718>
   1357c:	ldrb	r0, [fp, #-61]	; 0xffffffc3
   13580:	tst	r0, #1
   13584:	beq	1360c <__assert_fail@plt+0x2718>
   13588:	ldrb	r0, [fp, #-62]	; 0xffffffc2
   1358c:	tst	r0, #1
   13590:	beq	135d8 <__assert_fail@plt+0x26e4>
   13594:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13598:	ldr	r1, [fp, #-48]	; 0xffffffd0
   1359c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   135a0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   135a4:	ldr	ip, [fp, #12]
   135a8:	ldr	lr, [fp, #16]
   135ac:	ldr	r4, [fp, #20]
   135b0:	ldr	r5, [fp, #24]
   135b4:	movw	r6, #5
   135b8:	str	r6, [sp]
   135bc:	str	ip, [sp, #4]
   135c0:	str	lr, [sp, #8]
   135c4:	str	r4, [sp, #12]
   135c8:	str	r5, [sp, #16]
   135cc:	bl	11ff8 <__assert_fail@plt+0x1104>
   135d0:	str	r0, [fp, #-20]	; 0xffffffec
   135d4:	b	13724 <__assert_fail@plt+0x2830>
   135d8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   135dc:	cmp	r0, #0
   135e0:	bne	13604 <__assert_fail@plt+0x2710>
   135e4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   135e8:	cmp	r0, #0
   135ec:	beq	13604 <__assert_fail@plt+0x2710>
   135f0:	ldr	r0, [fp, #-48]	; 0xffffffd0
   135f4:	str	r0, [fp, #-28]	; 0xffffffe4
   135f8:	movw	r0, #0
   135fc:	str	r0, [fp, #-44]	; 0xffffffd4
   13600:	b	120a0 <__assert_fail@plt+0x11ac>
   13604:	b	13608 <__assert_fail@plt+0x2714>
   13608:	b	1360c <__assert_fail@plt+0x2718>
   1360c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   13610:	movw	r1, #0
   13614:	cmp	r0, r1
   13618:	beq	1368c <__assert_fail@plt+0x2798>
   1361c:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   13620:	tst	r0, #1
   13624:	bne	1368c <__assert_fail@plt+0x2798>
   13628:	b	1362c <__assert_fail@plt+0x2738>
   1362c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   13630:	ldrsb	r0, [r0]
   13634:	cmp	r0, #0
   13638:	beq	13688 <__assert_fail@plt+0x2794>
   1363c:	b	13640 <__assert_fail@plt+0x274c>
   13640:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13644:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13648:	cmp	r0, r1
   1364c:	bcs	13668 <__assert_fail@plt+0x2774>
   13650:	ldr	r0, [fp, #-52]	; 0xffffffcc
   13654:	ldrb	r0, [r0]
   13658:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1365c:	ldr	r2, [fp, #-44]	; 0xffffffd4
   13660:	add	r1, r1, r2
   13664:	strb	r0, [r1]
   13668:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1366c:	add	r0, r0, #1
   13670:	str	r0, [fp, #-44]	; 0xffffffd4
   13674:	b	13678 <__assert_fail@plt+0x2784>
   13678:	ldr	r0, [fp, #-52]	; 0xffffffcc
   1367c:	add	r0, r0, #1
   13680:	str	r0, [fp, #-52]	; 0xffffffcc
   13684:	b	1362c <__assert_fail@plt+0x2738>
   13688:	b	1368c <__assert_fail@plt+0x2798>
   1368c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13690:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13694:	cmp	r0, r1
   13698:	bcs	136b0 <__assert_fail@plt+0x27bc>
   1369c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   136a0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   136a4:	add	r0, r0, r1
   136a8:	movw	r1, #0
   136ac:	strb	r1, [r0]
   136b0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   136b4:	str	r0, [fp, #-20]	; 0xffffffec
   136b8:	b	13724 <__assert_fail@plt+0x2830>
   136bc:	ldr	r0, [fp, #8]
   136c0:	cmp	r0, #2
   136c4:	bne	136dc <__assert_fail@plt+0x27e8>
   136c8:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   136cc:	tst	r0, #1
   136d0:	beq	136dc <__assert_fail@plt+0x27e8>
   136d4:	movw	r0, #4
   136d8:	str	r0, [fp, #8]
   136dc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   136e0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   136e4:	ldr	r2, [fp, #-32]	; 0xffffffe0
   136e8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   136ec:	ldr	ip, [fp, #8]
   136f0:	ldr	lr, [fp, #12]
   136f4:	mvn	r4, #2
   136f8:	and	lr, lr, r4
   136fc:	ldr	r4, [fp, #20]
   13700:	ldr	r5, [fp, #24]
   13704:	str	ip, [sp]
   13708:	str	lr, [sp, #4]
   1370c:	movw	ip, #0
   13710:	str	ip, [sp, #8]
   13714:	str	r4, [sp, #12]
   13718:	str	r5, [sp, #16]
   1371c:	bl	11ff8 <__assert_fail@plt+0x1104>
   13720:	str	r0, [fp, #-20]	; 0xffffffec
   13724:	ldr	r0, [fp, #-20]	; 0xffffffec
   13728:	sub	sp, fp, #16
   1372c:	pop	{r4, r5, r6, sl, fp, pc}
   13730:	push	{fp, lr}
   13734:	mov	fp, sp
   13738:	sub	sp, sp, #16
   1373c:	str	r0, [fp, #-4]
   13740:	str	r1, [sp, #8]
   13744:	str	r2, [sp, #4]
   13748:	ldr	r0, [fp, #-4]
   1374c:	ldr	r1, [sp, #8]
   13750:	ldr	r3, [sp, #4]
   13754:	movw	r2, #0
   13758:	bl	13764 <__assert_fail@plt+0x2870>
   1375c:	mov	sp, fp
   13760:	pop	{fp, pc}
   13764:	push	{r4, r5, r6, sl, fp, lr}
   13768:	add	fp, sp, #16
   1376c:	sub	sp, sp, #72	; 0x48
   13770:	str	r0, [fp, #-20]	; 0xffffffec
   13774:	str	r1, [fp, #-24]	; 0xffffffe8
   13778:	str	r2, [fp, #-28]	; 0xffffffe4
   1377c:	str	r3, [fp, #-32]	; 0xffffffe0
   13780:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13784:	movw	r1, #0
   13788:	cmp	r0, r1
   1378c:	beq	1379c <__assert_fail@plt+0x28a8>
   13790:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13794:	str	r0, [sp, #32]
   13798:	b	137ac <__assert_fail@plt+0x28b8>
   1379c:	movw	r0, #45388	; 0xb14c
   137a0:	movt	r0, #2
   137a4:	str	r0, [sp, #32]
   137a8:	b	137ac <__assert_fail@plt+0x28b8>
   137ac:	ldr	r0, [sp, #32]
   137b0:	str	r0, [fp, #-36]	; 0xffffffdc
   137b4:	bl	10e40 <__errno_location@plt>
   137b8:	ldr	r0, [r0]
   137bc:	str	r0, [fp, #-40]	; 0xffffffd8
   137c0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   137c4:	ldr	r0, [r0, #4]
   137c8:	ldr	lr, [fp, #-28]	; 0xffffffe4
   137cc:	movw	r1, #0
   137d0:	cmp	lr, r1
   137d4:	movw	lr, #0
   137d8:	movne	lr, #1
   137dc:	tst	lr, #1
   137e0:	mov	lr, r1
   137e4:	moveq	lr, #1
   137e8:	orr	r0, r0, lr
   137ec:	str	r0, [sp, #44]	; 0x2c
   137f0:	ldr	r2, [fp, #-20]	; 0xffffffec
   137f4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   137f8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   137fc:	ldr	r0, [r0]
   13800:	ldr	lr, [sp, #44]	; 0x2c
   13804:	ldr	ip, [fp, #-36]	; 0xffffffdc
   13808:	add	ip, ip, #8
   1380c:	ldr	r4, [fp, #-36]	; 0xffffffdc
   13810:	ldr	r4, [r4, #40]	; 0x28
   13814:	ldr	r5, [fp, #-36]	; 0xffffffdc
   13818:	ldr	r5, [r5, #44]	; 0x2c
   1381c:	str	r0, [sp, #28]
   13820:	mov	r0, r1
   13824:	ldr	r6, [sp, #28]
   13828:	str	r6, [sp]
   1382c:	str	lr, [sp, #4]
   13830:	str	ip, [sp, #8]
   13834:	str	r4, [sp, #12]
   13838:	str	r5, [sp, #16]
   1383c:	bl	11ff8 <__assert_fail@plt+0x1104>
   13840:	add	r0, r0, #1
   13844:	str	r0, [sp, #40]	; 0x28
   13848:	ldr	r0, [sp, #40]	; 0x28
   1384c:	bl	14c88 <__assert_fail@plt+0x3d94>
   13850:	str	r0, [sp, #36]	; 0x24
   13854:	ldr	r0, [sp, #36]	; 0x24
   13858:	ldr	r1, [sp, #40]	; 0x28
   1385c:	ldr	r2, [fp, #-20]	; 0xffffffec
   13860:	ldr	r3, [fp, #-24]	; 0xffffffe8
   13864:	ldr	ip, [fp, #-36]	; 0xffffffdc
   13868:	ldr	ip, [ip]
   1386c:	ldr	lr, [sp, #44]	; 0x2c
   13870:	ldr	r4, [fp, #-36]	; 0xffffffdc
   13874:	add	r4, r4, #8
   13878:	ldr	r5, [fp, #-36]	; 0xffffffdc
   1387c:	ldr	r5, [r5, #40]	; 0x28
   13880:	ldr	r6, [fp, #-36]	; 0xffffffdc
   13884:	ldr	r6, [r6, #44]	; 0x2c
   13888:	str	ip, [sp]
   1388c:	str	lr, [sp, #4]
   13890:	str	r4, [sp, #8]
   13894:	str	r5, [sp, #12]
   13898:	str	r6, [sp, #16]
   1389c:	bl	11ff8 <__assert_fail@plt+0x1104>
   138a0:	ldr	r1, [fp, #-40]	; 0xffffffd8
   138a4:	str	r0, [sp, #24]
   138a8:	str	r1, [sp, #20]
   138ac:	bl	10e40 <__errno_location@plt>
   138b0:	ldr	r1, [sp, #20]
   138b4:	str	r1, [r0]
   138b8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   138bc:	movw	r2, #0
   138c0:	cmp	r0, r2
   138c4:	beq	138d8 <__assert_fail@plt+0x29e4>
   138c8:	ldr	r0, [sp, #40]	; 0x28
   138cc:	sub	r0, r0, #1
   138d0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   138d4:	str	r0, [r1]
   138d8:	ldr	r0, [sp, #36]	; 0x24
   138dc:	sub	sp, fp, #16
   138e0:	pop	{r4, r5, r6, sl, fp, pc}
   138e4:	push	{fp, lr}
   138e8:	mov	fp, sp
   138ec:	sub	sp, sp, #8
   138f0:	movw	r0, #45272	; 0xb0d8
   138f4:	movt	r0, #2
   138f8:	ldr	r0, [r0]
   138fc:	str	r0, [sp, #4]
   13900:	movw	r0, #1
   13904:	str	r0, [sp]
   13908:	ldr	r0, [sp]
   1390c:	movw	r1, #45276	; 0xb0dc
   13910:	movt	r1, #2
   13914:	ldr	r1, [r1]
   13918:	cmp	r0, r1
   1391c:	bge	13944 <__assert_fail@plt+0x2a50>
   13920:	ldr	r0, [sp, #4]
   13924:	ldr	r1, [sp]
   13928:	add	r0, r0, r1, lsl #3
   1392c:	ldr	r0, [r0, #4]
   13930:	bl	17b88 <__assert_fail@plt+0x6c94>
   13934:	ldr	r0, [sp]
   13938:	add	r0, r0, #1
   1393c:	str	r0, [sp]
   13940:	b	13908 <__assert_fail@plt+0x2a14>
   13944:	ldr	r0, [sp, #4]
   13948:	ldr	r0, [r0, #4]
   1394c:	movw	r1, #45436	; 0xb17c
   13950:	movt	r1, #2
   13954:	cmp	r0, r1
   13958:	beq	13984 <__assert_fail@plt+0x2a90>
   1395c:	ldr	r0, [sp, #4]
   13960:	ldr	r0, [r0, #4]
   13964:	bl	17b88 <__assert_fail@plt+0x6c94>
   13968:	movw	r0, #256	; 0x100
   1396c:	movw	lr, #45280	; 0xb0e0
   13970:	movt	lr, #2
   13974:	str	r0, [lr]
   13978:	movw	r0, #45436	; 0xb17c
   1397c:	movt	r0, #2
   13980:	str	r0, [lr, #4]
   13984:	ldr	r0, [sp, #4]
   13988:	movw	r1, #45280	; 0xb0e0
   1398c:	movt	r1, #2
   13990:	cmp	r0, r1
   13994:	beq	139b4 <__assert_fail@plt+0x2ac0>
   13998:	ldr	r0, [sp, #4]
   1399c:	bl	17b88 <__assert_fail@plt+0x6c94>
   139a0:	movw	r0, #45272	; 0xb0d8
   139a4:	movt	r0, #2
   139a8:	movw	lr, #45280	; 0xb0e0
   139ac:	movt	lr, #2
   139b0:	str	lr, [r0]
   139b4:	movw	r0, #45276	; 0xb0dc
   139b8:	movt	r0, #2
   139bc:	movw	r1, #1
   139c0:	str	r1, [r0]
   139c4:	mov	sp, fp
   139c8:	pop	{fp, pc}
   139cc:	push	{fp, lr}
   139d0:	mov	fp, sp
   139d4:	sub	sp, sp, #8
   139d8:	str	r0, [sp, #4]
   139dc:	str	r1, [sp]
   139e0:	ldr	r0, [sp, #4]
   139e4:	ldr	r1, [sp]
   139e8:	mvn	r2, #0
   139ec:	movw	r3, #45388	; 0xb14c
   139f0:	movt	r3, #2
   139f4:	bl	13a00 <__assert_fail@plt+0x2b0c>
   139f8:	mov	sp, fp
   139fc:	pop	{fp, pc}
   13a00:	push	{r4, r5, r6, sl, fp, lr}
   13a04:	add	fp, sp, #16
   13a08:	sub	sp, sp, #88	; 0x58
   13a0c:	str	r0, [fp, #-20]	; 0xffffffec
   13a10:	str	r1, [fp, #-24]	; 0xffffffe8
   13a14:	str	r2, [fp, #-28]	; 0xffffffe4
   13a18:	str	r3, [fp, #-32]	; 0xffffffe0
   13a1c:	bl	10e40 <__errno_location@plt>
   13a20:	ldr	r1, [pc, #676]	; 13ccc <__assert_fail@plt+0x2dd8>
   13a24:	ldr	r0, [r0]
   13a28:	str	r0, [fp, #-36]	; 0xffffffdc
   13a2c:	movw	r0, #45272	; 0xb0d8
   13a30:	movt	r0, #2
   13a34:	ldr	r0, [r0]
   13a38:	str	r0, [fp, #-40]	; 0xffffffd8
   13a3c:	str	r1, [fp, #-44]	; 0xffffffd4
   13a40:	ldr	r0, [fp, #-20]	; 0xffffffec
   13a44:	movw	r1, #0
   13a48:	cmp	r1, r0
   13a4c:	bgt	13a60 <__assert_fail@plt+0x2b6c>
   13a50:	ldr	r0, [fp, #-20]	; 0xffffffec
   13a54:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13a58:	cmp	r0, r1
   13a5c:	blt	13a64 <__assert_fail@plt+0x2b70>
   13a60:	bl	10ee8 <abort@plt>
   13a64:	movw	r0, #45276	; 0xb0dc
   13a68:	movt	r0, #2
   13a6c:	ldr	r0, [r0]
   13a70:	ldr	r1, [fp, #-20]	; 0xffffffec
   13a74:	cmp	r0, r1
   13a78:	bgt	13b70 <__assert_fail@plt+0x2c7c>
   13a7c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   13a80:	movw	r1, #45280	; 0xb0e0
   13a84:	movt	r1, #2
   13a88:	cmp	r0, r1
   13a8c:	movw	r0, #0
   13a90:	moveq	r0, #1
   13a94:	and	r0, r0, #1
   13a98:	strb	r0, [fp, #-45]	; 0xffffffd3
   13a9c:	movw	r0, #45276	; 0xb0dc
   13aa0:	movt	r0, #2
   13aa4:	ldr	r0, [r0]
   13aa8:	str	r0, [sp, #52]	; 0x34
   13aac:	ldrb	r0, [fp, #-45]	; 0xffffffd3
   13ab0:	tst	r0, #1
   13ab4:	beq	13ac4 <__assert_fail@plt+0x2bd0>
   13ab8:	movw	r0, #0
   13abc:	str	r0, [sp, #32]
   13ac0:	b	13acc <__assert_fail@plt+0x2bd8>
   13ac4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   13ac8:	str	r0, [sp, #32]
   13acc:	ldr	r0, [sp, #32]
   13ad0:	ldr	r1, [fp, #-20]	; 0xffffffec
   13ad4:	movw	r2, #45276	; 0xb0dc
   13ad8:	movt	r2, #2
   13adc:	ldr	r2, [r2]
   13ae0:	sub	r1, r1, r2
   13ae4:	add	r2, r1, #1
   13ae8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   13aec:	add	r1, sp, #52	; 0x34
   13af0:	movw	ip, #8
   13af4:	str	ip, [sp]
   13af8:	bl	14ec4 <__assert_fail@plt+0x3fd0>
   13afc:	str	r0, [fp, #-40]	; 0xffffffd8
   13b00:	movw	r1, #45272	; 0xb0d8
   13b04:	movt	r1, #2
   13b08:	str	r0, [r1]
   13b0c:	ldrb	r0, [fp, #-45]	; 0xffffffd3
   13b10:	tst	r0, #1
   13b14:	beq	13b34 <__assert_fail@plt+0x2c40>
   13b18:	ldr	r0, [fp, #-40]	; 0xffffffd8
   13b1c:	movw	r1, #45280	; 0xb0e0
   13b20:	movt	r1, #2
   13b24:	ldr	r2, [r1]
   13b28:	str	r2, [r0]
   13b2c:	ldr	r1, [r1, #4]
   13b30:	str	r1, [r0, #4]
   13b34:	ldr	r0, [fp, #-40]	; 0xffffffd8
   13b38:	movw	r1, #45276	; 0xb0dc
   13b3c:	movt	r1, #2
   13b40:	ldr	r1, [r1]
   13b44:	add	r0, r0, r1, lsl #3
   13b48:	ldr	r2, [sp, #52]	; 0x34
   13b4c:	sub	r1, r2, r1
   13b50:	lsl	r2, r1, #3
   13b54:	movw	r1, #0
   13b58:	and	r1, r1, #255	; 0xff
   13b5c:	bl	10e58 <memset@plt>
   13b60:	ldr	r0, [sp, #52]	; 0x34
   13b64:	movw	r1, #45276	; 0xb0dc
   13b68:	movt	r1, #2
   13b6c:	str	r0, [r1]
   13b70:	ldr	r0, [fp, #-40]	; 0xffffffd8
   13b74:	ldr	r1, [fp, #-20]	; 0xffffffec
   13b78:	ldr	r0, [r0, r1, lsl #3]
   13b7c:	str	r0, [sp, #48]	; 0x30
   13b80:	ldr	r0, [fp, #-40]	; 0xffffffd8
   13b84:	ldr	r1, [fp, #-20]	; 0xffffffec
   13b88:	add	r0, r0, r1, lsl #3
   13b8c:	ldr	r0, [r0, #4]
   13b90:	str	r0, [sp, #44]	; 0x2c
   13b94:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13b98:	ldr	r0, [r0, #4]
   13b9c:	orr	r0, r0, #1
   13ba0:	str	r0, [sp, #40]	; 0x28
   13ba4:	ldr	r0, [sp, #44]	; 0x2c
   13ba8:	ldr	r1, [sp, #48]	; 0x30
   13bac:	ldr	r2, [fp, #-24]	; 0xffffffe8
   13bb0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   13bb4:	ldr	ip, [fp, #-32]	; 0xffffffe0
   13bb8:	ldr	ip, [ip]
   13bbc:	ldr	lr, [sp, #40]	; 0x28
   13bc0:	ldr	r4, [fp, #-32]	; 0xffffffe0
   13bc4:	add	r4, r4, #8
   13bc8:	ldr	r5, [fp, #-32]	; 0xffffffe0
   13bcc:	ldr	r5, [r5, #40]	; 0x28
   13bd0:	ldr	r6, [fp, #-32]	; 0xffffffe0
   13bd4:	ldr	r6, [r6, #44]	; 0x2c
   13bd8:	str	ip, [sp]
   13bdc:	str	lr, [sp, #4]
   13be0:	str	r4, [sp, #8]
   13be4:	str	r5, [sp, #12]
   13be8:	str	r6, [sp, #16]
   13bec:	bl	11ff8 <__assert_fail@plt+0x1104>
   13bf0:	str	r0, [sp, #36]	; 0x24
   13bf4:	ldr	r0, [sp, #48]	; 0x30
   13bf8:	ldr	r1, [sp, #36]	; 0x24
   13bfc:	cmp	r0, r1
   13c00:	bhi	13cac <__assert_fail@plt+0x2db8>
   13c04:	ldr	r0, [sp, #36]	; 0x24
   13c08:	add	r0, r0, #1
   13c0c:	str	r0, [sp, #48]	; 0x30
   13c10:	ldr	r1, [fp, #-40]	; 0xffffffd8
   13c14:	ldr	r2, [fp, #-20]	; 0xffffffec
   13c18:	add	r1, r1, r2, lsl #3
   13c1c:	str	r0, [r1]
   13c20:	ldr	r0, [sp, #44]	; 0x2c
   13c24:	movw	r1, #45436	; 0xb17c
   13c28:	movt	r1, #2
   13c2c:	cmp	r0, r1
   13c30:	beq	13c3c <__assert_fail@plt+0x2d48>
   13c34:	ldr	r0, [sp, #44]	; 0x2c
   13c38:	bl	17b88 <__assert_fail@plt+0x6c94>
   13c3c:	ldr	r0, [sp, #48]	; 0x30
   13c40:	bl	14c88 <__assert_fail@plt+0x3d94>
   13c44:	mov	lr, r0
   13c48:	str	r0, [sp, #44]	; 0x2c
   13c4c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   13c50:	ldr	r1, [fp, #-20]	; 0xffffffec
   13c54:	add	r0, r0, r1, lsl #3
   13c58:	str	lr, [r0, #4]
   13c5c:	ldr	r0, [sp, #44]	; 0x2c
   13c60:	ldr	r1, [sp, #48]	; 0x30
   13c64:	ldr	r2, [fp, #-24]	; 0xffffffe8
   13c68:	ldr	r3, [fp, #-28]	; 0xffffffe4
   13c6c:	ldr	lr, [fp, #-32]	; 0xffffffe0
   13c70:	ldr	lr, [lr]
   13c74:	ldr	ip, [sp, #40]	; 0x28
   13c78:	ldr	r4, [fp, #-32]	; 0xffffffe0
   13c7c:	add	r4, r4, #8
   13c80:	ldr	r5, [fp, #-32]	; 0xffffffe0
   13c84:	ldr	r5, [r5, #40]	; 0x28
   13c88:	ldr	r6, [fp, #-32]	; 0xffffffe0
   13c8c:	ldr	r6, [r6, #44]	; 0x2c
   13c90:	str	lr, [sp]
   13c94:	str	ip, [sp, #4]
   13c98:	str	r4, [sp, #8]
   13c9c:	str	r5, [sp, #12]
   13ca0:	str	r6, [sp, #16]
   13ca4:	bl	11ff8 <__assert_fail@plt+0x1104>
   13ca8:	str	r0, [sp, #28]
   13cac:	ldr	r0, [fp, #-36]	; 0xffffffdc
   13cb0:	str	r0, [sp, #24]
   13cb4:	bl	10e40 <__errno_location@plt>
   13cb8:	ldr	lr, [sp, #24]
   13cbc:	str	lr, [r0]
   13cc0:	ldr	r0, [sp, #44]	; 0x2c
   13cc4:	sub	sp, fp, #16
   13cc8:	pop	{r4, r5, r6, sl, fp, pc}
   13ccc:	svcvc	0x00ffffff
   13cd0:	push	{fp, lr}
   13cd4:	mov	fp, sp
   13cd8:	sub	sp, sp, #16
   13cdc:	str	r0, [fp, #-4]
   13ce0:	str	r1, [sp, #8]
   13ce4:	str	r2, [sp, #4]
   13ce8:	ldr	r0, [fp, #-4]
   13cec:	ldr	r1, [sp, #8]
   13cf0:	ldr	r2, [sp, #4]
   13cf4:	movw	r3, #45388	; 0xb14c
   13cf8:	movt	r3, #2
   13cfc:	bl	13a00 <__assert_fail@plt+0x2b0c>
   13d00:	mov	sp, fp
   13d04:	pop	{fp, pc}
   13d08:	push	{fp, lr}
   13d0c:	mov	fp, sp
   13d10:	sub	sp, sp, #8
   13d14:	str	r0, [sp, #4]
   13d18:	ldr	r1, [sp, #4]
   13d1c:	movw	r0, #0
   13d20:	bl	139cc <__assert_fail@plt+0x2ad8>
   13d24:	mov	sp, fp
   13d28:	pop	{fp, pc}
   13d2c:	push	{fp, lr}
   13d30:	mov	fp, sp
   13d34:	sub	sp, sp, #8
   13d38:	str	r0, [sp, #4]
   13d3c:	str	r1, [sp]
   13d40:	ldr	r1, [sp, #4]
   13d44:	ldr	r2, [sp]
   13d48:	movw	r0, #0
   13d4c:	bl	13cd0 <__assert_fail@plt+0x2ddc>
   13d50:	mov	sp, fp
   13d54:	pop	{fp, pc}
   13d58:	push	{fp, lr}
   13d5c:	mov	fp, sp
   13d60:	sub	sp, sp, #64	; 0x40
   13d64:	str	r0, [fp, #-4]
   13d68:	str	r1, [fp, #-8]
   13d6c:	str	r2, [fp, #-12]
   13d70:	ldr	r1, [fp, #-8]
   13d74:	add	r0, sp, #4
   13d78:	bl	13d98 <__assert_fail@plt+0x2ea4>
   13d7c:	ldr	r0, [fp, #-4]
   13d80:	ldr	r1, [fp, #-12]
   13d84:	mvn	r2, #0
   13d88:	add	r3, sp, #4
   13d8c:	bl	13a00 <__assert_fail@plt+0x2b0c>
   13d90:	mov	sp, fp
   13d94:	pop	{fp, pc}
   13d98:	push	{fp, lr}
   13d9c:	mov	fp, sp
   13da0:	sub	sp, sp, #8
   13da4:	str	r1, [sp, #4]
   13da8:	mov	r1, r0
   13dac:	str	r0, [sp]
   13db0:	mov	r0, r1
   13db4:	movw	r1, #0
   13db8:	and	r1, r1, #255	; 0xff
   13dbc:	movw	r2, #48	; 0x30
   13dc0:	bl	10e58 <memset@plt>
   13dc4:	ldr	r0, [sp, #4]
   13dc8:	cmp	r0, #10
   13dcc:	bne	13dd4 <__assert_fail@plt+0x2ee0>
   13dd0:	bl	10ee8 <abort@plt>
   13dd4:	ldr	r0, [sp, #4]
   13dd8:	ldr	r1, [sp]
   13ddc:	str	r0, [r1]
   13de0:	mov	sp, fp
   13de4:	pop	{fp, pc}
   13de8:	push	{fp, lr}
   13dec:	mov	fp, sp
   13df0:	sub	sp, sp, #64	; 0x40
   13df4:	str	r0, [fp, #-4]
   13df8:	str	r1, [fp, #-8]
   13dfc:	str	r2, [fp, #-12]
   13e00:	str	r3, [fp, #-16]
   13e04:	ldr	r1, [fp, #-8]
   13e08:	mov	r0, sp
   13e0c:	bl	13d98 <__assert_fail@plt+0x2ea4>
   13e10:	ldr	r0, [fp, #-4]
   13e14:	ldr	r1, [fp, #-12]
   13e18:	ldr	r2, [fp, #-16]
   13e1c:	mov	r3, sp
   13e20:	bl	13a00 <__assert_fail@plt+0x2b0c>
   13e24:	mov	sp, fp
   13e28:	pop	{fp, pc}
   13e2c:	push	{fp, lr}
   13e30:	mov	fp, sp
   13e34:	sub	sp, sp, #8
   13e38:	str	r0, [sp, #4]
   13e3c:	str	r1, [sp]
   13e40:	ldr	r1, [sp, #4]
   13e44:	ldr	r2, [sp]
   13e48:	movw	r0, #0
   13e4c:	bl	13d58 <__assert_fail@plt+0x2e64>
   13e50:	mov	sp, fp
   13e54:	pop	{fp, pc}
   13e58:	push	{fp, lr}
   13e5c:	mov	fp, sp
   13e60:	sub	sp, sp, #16
   13e64:	str	r0, [fp, #-4]
   13e68:	str	r1, [sp, #8]
   13e6c:	str	r2, [sp, #4]
   13e70:	ldr	r1, [fp, #-4]
   13e74:	ldr	r2, [sp, #8]
   13e78:	ldr	r3, [sp, #4]
   13e7c:	movw	r0, #0
   13e80:	bl	13de8 <__assert_fail@plt+0x2ef4>
   13e84:	mov	sp, fp
   13e88:	pop	{fp, pc}
   13e8c:	push	{fp, lr}
   13e90:	mov	fp, sp
   13e94:	sub	sp, sp, #72	; 0x48
   13e98:	movw	r3, #45388	; 0xb14c
   13e9c:	movt	r3, #2
   13ea0:	str	r0, [fp, #-4]
   13ea4:	str	r1, [fp, #-8]
   13ea8:	strb	r2, [fp, #-9]
   13eac:	add	r0, sp, #12
   13eb0:	mov	r1, r0
   13eb4:	str	r0, [sp, #8]
   13eb8:	mov	r0, r1
   13ebc:	mov	r1, r3
   13ec0:	movw	r2, #48	; 0x30
   13ec4:	bl	10d44 <memcpy@plt>
   13ec8:	ldr	r0, [sp, #8]
   13ecc:	ldrb	r1, [fp, #-9]
   13ed0:	movw	r2, #1
   13ed4:	bl	11d9c <__assert_fail@plt+0xea8>
   13ed8:	ldr	r1, [fp, #-4]
   13edc:	ldr	r2, [fp, #-8]
   13ee0:	movw	r3, #0
   13ee4:	str	r0, [sp, #4]
   13ee8:	mov	r0, r3
   13eec:	add	r3, sp, #12
   13ef0:	bl	13a00 <__assert_fail@plt+0x2b0c>
   13ef4:	mov	sp, fp
   13ef8:	pop	{fp, pc}
   13efc:	push	{fp, lr}
   13f00:	mov	fp, sp
   13f04:	sub	sp, sp, #8
   13f08:	str	r0, [sp, #4]
   13f0c:	strb	r1, [sp, #3]
   13f10:	ldr	r0, [sp, #4]
   13f14:	mvn	r1, #0
   13f18:	ldrb	r2, [sp, #3]
   13f1c:	bl	13e8c <__assert_fail@plt+0x2f98>
   13f20:	mov	sp, fp
   13f24:	pop	{fp, pc}
   13f28:	push	{fp, lr}
   13f2c:	mov	fp, sp
   13f30:	sub	sp, sp, #8
   13f34:	str	r0, [sp, #4]
   13f38:	ldr	r0, [sp, #4]
   13f3c:	movw	r1, #58	; 0x3a
   13f40:	and	r1, r1, #255	; 0xff
   13f44:	bl	13efc <__assert_fail@plt+0x3008>
   13f48:	mov	sp, fp
   13f4c:	pop	{fp, pc}
   13f50:	push	{fp, lr}
   13f54:	mov	fp, sp
   13f58:	sub	sp, sp, #8
   13f5c:	str	r0, [sp, #4]
   13f60:	str	r1, [sp]
   13f64:	ldr	r0, [sp, #4]
   13f68:	ldr	r1, [sp]
   13f6c:	movw	r2, #58	; 0x3a
   13f70:	and	r2, r2, #255	; 0xff
   13f74:	bl	13e8c <__assert_fail@plt+0x2f98>
   13f78:	mov	sp, fp
   13f7c:	pop	{fp, pc}
   13f80:	push	{fp, lr}
   13f84:	mov	fp, sp
   13f88:	sub	sp, sp, #120	; 0x78
   13f8c:	str	r0, [fp, #-4]
   13f90:	str	r1, [fp, #-8]
   13f94:	str	r2, [fp, #-12]
   13f98:	ldr	r1, [fp, #-8]
   13f9c:	add	r0, sp, #12
   13fa0:	bl	13d98 <__assert_fail@plt+0x2ea4>
   13fa4:	add	r0, sp, #60	; 0x3c
   13fa8:	mov	r1, r0
   13fac:	add	r2, sp, #12
   13fb0:	str	r0, [sp, #8]
   13fb4:	mov	r0, r1
   13fb8:	mov	r1, r2
   13fbc:	movw	r2, #48	; 0x30
   13fc0:	bl	10d44 <memcpy@plt>
   13fc4:	ldr	r0, [sp, #8]
   13fc8:	movw	r1, #58	; 0x3a
   13fcc:	and	r1, r1, #255	; 0xff
   13fd0:	movw	r2, #1
   13fd4:	bl	11d9c <__assert_fail@plt+0xea8>
   13fd8:	ldr	r1, [fp, #-4]
   13fdc:	ldr	r2, [fp, #-12]
   13fe0:	str	r0, [sp, #4]
   13fe4:	mov	r0, r1
   13fe8:	mov	r1, r2
   13fec:	mvn	r2, #0
   13ff0:	add	r3, sp, #60	; 0x3c
   13ff4:	bl	13a00 <__assert_fail@plt+0x2b0c>
   13ff8:	mov	sp, fp
   13ffc:	pop	{fp, pc}
   14000:	push	{fp, lr}
   14004:	mov	fp, sp
   14008:	sub	sp, sp, #24
   1400c:	str	r0, [fp, #-4]
   14010:	str	r1, [fp, #-8]
   14014:	str	r2, [sp, #12]
   14018:	str	r3, [sp, #8]
   1401c:	ldr	r0, [fp, #-4]
   14020:	ldr	r1, [fp, #-8]
   14024:	ldr	r2, [sp, #12]
   14028:	ldr	r3, [sp, #8]
   1402c:	mvn	ip, #0
   14030:	str	ip, [sp]
   14034:	bl	14040 <__assert_fail@plt+0x314c>
   14038:	mov	sp, fp
   1403c:	pop	{fp, pc}
   14040:	push	{fp, lr}
   14044:	mov	fp, sp
   14048:	sub	sp, sp, #72	; 0x48
   1404c:	ldr	ip, [fp, #8]
   14050:	movw	lr, #45388	; 0xb14c
   14054:	movt	lr, #2
   14058:	str	r0, [fp, #-4]
   1405c:	str	r1, [fp, #-8]
   14060:	str	r2, [fp, #-12]
   14064:	str	r3, [fp, #-16]
   14068:	add	r0, sp, #8
   1406c:	mov	r1, r0
   14070:	str	r0, [sp, #4]
   14074:	mov	r0, r1
   14078:	mov	r1, lr
   1407c:	movw	r2, #48	; 0x30
   14080:	str	ip, [sp]
   14084:	bl	10d44 <memcpy@plt>
   14088:	ldr	r1, [fp, #-8]
   1408c:	ldr	r2, [fp, #-12]
   14090:	ldr	r0, [sp, #4]
   14094:	bl	11e9c <__assert_fail@plt+0xfa8>
   14098:	ldr	r0, [fp, #-4]
   1409c:	ldr	r1, [fp, #-16]
   140a0:	ldr	r2, [fp, #8]
   140a4:	add	r3, sp, #8
   140a8:	bl	13a00 <__assert_fail@plt+0x2b0c>
   140ac:	mov	sp, fp
   140b0:	pop	{fp, pc}
   140b4:	push	{fp, lr}
   140b8:	mov	fp, sp
   140bc:	sub	sp, sp, #16
   140c0:	str	r0, [fp, #-4]
   140c4:	str	r1, [sp, #8]
   140c8:	str	r2, [sp, #4]
   140cc:	ldr	r1, [fp, #-4]
   140d0:	ldr	r2, [sp, #8]
   140d4:	ldr	r3, [sp, #4]
   140d8:	movw	r0, #0
   140dc:	bl	14000 <__assert_fail@plt+0x310c>
   140e0:	mov	sp, fp
   140e4:	pop	{fp, pc}
   140e8:	push	{fp, lr}
   140ec:	mov	fp, sp
   140f0:	sub	sp, sp, #24
   140f4:	str	r0, [fp, #-4]
   140f8:	str	r1, [fp, #-8]
   140fc:	str	r2, [sp, #12]
   14100:	str	r3, [sp, #8]
   14104:	ldr	r1, [fp, #-4]
   14108:	ldr	r2, [fp, #-8]
   1410c:	ldr	r3, [sp, #12]
   14110:	ldr	r0, [sp, #8]
   14114:	movw	ip, #0
   14118:	str	r0, [sp, #4]
   1411c:	mov	r0, ip
   14120:	ldr	ip, [sp, #4]
   14124:	str	ip, [sp]
   14128:	bl	14040 <__assert_fail@plt+0x314c>
   1412c:	mov	sp, fp
   14130:	pop	{fp, pc}
   14134:	push	{fp, lr}
   14138:	mov	fp, sp
   1413c:	sub	sp, sp, #16
   14140:	str	r0, [fp, #-4]
   14144:	str	r1, [sp, #8]
   14148:	str	r2, [sp, #4]
   1414c:	ldr	r0, [fp, #-4]
   14150:	ldr	r1, [sp, #8]
   14154:	ldr	r2, [sp, #4]
   14158:	movw	r3, #45288	; 0xb0e8
   1415c:	movt	r3, #2
   14160:	bl	13a00 <__assert_fail@plt+0x2b0c>
   14164:	mov	sp, fp
   14168:	pop	{fp, pc}
   1416c:	push	{fp, lr}
   14170:	mov	fp, sp
   14174:	sub	sp, sp, #8
   14178:	str	r0, [sp, #4]
   1417c:	str	r1, [sp]
   14180:	ldr	r1, [sp, #4]
   14184:	ldr	r2, [sp]
   14188:	movw	r0, #0
   1418c:	bl	14134 <__assert_fail@plt+0x3240>
   14190:	mov	sp, fp
   14194:	pop	{fp, pc}
   14198:	push	{fp, lr}
   1419c:	mov	fp, sp
   141a0:	sub	sp, sp, #8
   141a4:	str	r0, [sp, #4]
   141a8:	str	r1, [sp]
   141ac:	ldr	r0, [sp, #4]
   141b0:	ldr	r1, [sp]
   141b4:	mvn	r2, #0
   141b8:	bl	14134 <__assert_fail@plt+0x3240>
   141bc:	mov	sp, fp
   141c0:	pop	{fp, pc}
   141c4:	push	{fp, lr}
   141c8:	mov	fp, sp
   141cc:	sub	sp, sp, #8
   141d0:	str	r0, [sp, #4]
   141d4:	ldr	r1, [sp, #4]
   141d8:	movw	r0, #0
   141dc:	bl	14198 <__assert_fail@plt+0x32a4>
   141e0:	mov	sp, fp
   141e4:	pop	{fp, pc}
   141e8:	push	{fp, lr}
   141ec:	mov	fp, sp
   141f0:	sub	sp, sp, #24
   141f4:	str	r0, [fp, #-8]
   141f8:	str	r1, [sp, #12]
   141fc:	ldr	r0, [fp, #-8]
   14200:	bl	10e1c <gettext@plt>
   14204:	str	r0, [sp, #8]
   14208:	ldr	r0, [sp, #8]
   1420c:	ldr	r1, [fp, #-8]
   14210:	cmp	r0, r1
   14214:	beq	14224 <__assert_fail@plt+0x3330>
   14218:	ldr	r0, [sp, #8]
   1421c:	str	r0, [fp, #-4]
   14220:	b	142f0 <__assert_fail@plt+0x33fc>
   14224:	bl	19620 <__assert_fail@plt+0x872c>
   14228:	str	r0, [sp, #4]
   1422c:	ldr	r0, [sp, #4]
   14230:	movw	r1, #42336	; 0xa560
   14234:	movt	r1, #1
   14238:	bl	19228 <__assert_fail@plt+0x8334>
   1423c:	cmp	r0, #0
   14240:	bne	14278 <__assert_fail@plt+0x3384>
   14244:	ldr	r0, [fp, #-8]
   14248:	ldrb	r0, [r0]
   1424c:	cmp	r0, #96	; 0x60
   14250:	movw	r0, #0
   14254:	moveq	r0, #1
   14258:	tst	r0, #1
   1425c:	movw	r0, #42346	; 0xa56a
   14260:	movt	r0, #1
   14264:	movw	r1, #42342	; 0xa566
   14268:	movt	r1, #1
   1426c:	movne	r0, r1
   14270:	str	r0, [fp, #-4]
   14274:	b	142f0 <__assert_fail@plt+0x33fc>
   14278:	ldr	r0, [sp, #4]
   1427c:	movw	r1, #42350	; 0xa56e
   14280:	movt	r1, #1
   14284:	bl	19228 <__assert_fail@plt+0x8334>
   14288:	cmp	r0, #0
   1428c:	bne	142c4 <__assert_fail@plt+0x33d0>
   14290:	ldr	r0, [fp, #-8]
   14294:	ldrb	r0, [r0]
   14298:	cmp	r0, #96	; 0x60
   1429c:	movw	r0, #0
   142a0:	moveq	r0, #1
   142a4:	tst	r0, #1
   142a8:	movw	r0, #42362	; 0xa57a
   142ac:	movt	r0, #1
   142b0:	movw	r1, #42358	; 0xa576
   142b4:	movt	r1, #1
   142b8:	movne	r0, r1
   142bc:	str	r0, [fp, #-4]
   142c0:	b	142f0 <__assert_fail@plt+0x33fc>
   142c4:	ldr	r0, [sp, #12]
   142c8:	cmp	r0, #9
   142cc:	movw	r0, #0
   142d0:	moveq	r0, #1
   142d4:	tst	r0, #1
   142d8:	movw	r0, #42334	; 0xa55e
   142dc:	movt	r0, #1
   142e0:	movw	r1, #42330	; 0xa55a
   142e4:	movt	r1, #1
   142e8:	movne	r0, r1
   142ec:	str	r0, [fp, #-4]
   142f0:	ldr	r0, [fp, #-4]
   142f4:	mov	sp, fp
   142f8:	pop	{fp, pc}
   142fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14300:	add	fp, sp, #28
   14304:	sub	sp, sp, #260	; 0x104
   14308:	ldr	ip, [fp, #12]
   1430c:	ldr	lr, [fp, #8]
   14310:	str	r0, [fp, #-32]	; 0xffffffe0
   14314:	str	r1, [fp, #-36]	; 0xffffffdc
   14318:	str	r2, [fp, #-40]	; 0xffffffd8
   1431c:	str	r3, [fp, #-44]	; 0xffffffd4
   14320:	ldr	r0, [fp, #-36]	; 0xffffffdc
   14324:	movw	r1, #0
   14328:	cmp	r0, r1
   1432c:	str	lr, [fp, #-48]	; 0xffffffd0
   14330:	str	ip, [fp, #-52]	; 0xffffffcc
   14334:	beq	1436c <__assert_fail@plt+0x3478>
   14338:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1433c:	ldr	r2, [fp, #-36]	; 0xffffffdc
   14340:	ldr	r3, [fp, #-40]	; 0xffffffd8
   14344:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14348:	movw	ip, #42452	; 0xa5d4
   1434c:	movt	ip, #1
   14350:	str	r1, [fp, #-56]	; 0xffffffc8
   14354:	mov	r1, ip
   14358:	ldr	ip, [fp, #-56]	; 0xffffffc8
   1435c:	str	ip, [sp]
   14360:	bl	10e34 <fprintf@plt>
   14364:	str	r0, [fp, #-60]	; 0xffffffc4
   14368:	b	14388 <__assert_fail@plt+0x3494>
   1436c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14370:	ldr	r2, [fp, #-40]	; 0xffffffd8
   14374:	ldr	r3, [fp, #-44]	; 0xffffffd4
   14378:	movw	r1, #42464	; 0xa5e0
   1437c:	movt	r1, #1
   14380:	bl	10e34 <fprintf@plt>
   14384:	str	r0, [fp, #-64]	; 0xffffffc0
   14388:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1438c:	movw	r1, #42471	; 0xa5e7
   14390:	movt	r1, #1
   14394:	str	r0, [fp, #-68]	; 0xffffffbc
   14398:	mov	r0, r1
   1439c:	bl	10e1c <gettext@plt>
   143a0:	movw	r1, #43167	; 0xa89f
   143a4:	movt	r1, #1
   143a8:	movw	r3, #2022	; 0x7e6
   143ac:	ldr	lr, [fp, #-68]	; 0xffffffbc
   143b0:	str	r0, [fp, #-72]	; 0xffffffb8
   143b4:	mov	r0, lr
   143b8:	ldr	r2, [fp, #-72]	; 0xffffffb8
   143bc:	bl	10e34 <fprintf@plt>
   143c0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   143c4:	movw	r2, #42069	; 0xa455
   143c8:	movt	r2, #1
   143cc:	str	r0, [fp, #-76]	; 0xffffffb4
   143d0:	mov	r0, r2
   143d4:	str	r2, [fp, #-80]	; 0xffffffb0
   143d8:	bl	10ed0 <fputs@plt>
   143dc:	ldr	r1, [fp, #-32]	; 0xffffffe0
   143e0:	movw	r2, #42475	; 0xa5eb
   143e4:	movt	r2, #1
   143e8:	str	r0, [fp, #-84]	; 0xffffffac
   143ec:	mov	r0, r2
   143f0:	str	r1, [fp, #-88]	; 0xffffffa8
   143f4:	bl	10e1c <gettext@plt>
   143f8:	movw	r2, #42646	; 0xa696
   143fc:	movt	r2, #1
   14400:	ldr	r1, [fp, #-88]	; 0xffffffa8
   14404:	str	r0, [fp, #-92]	; 0xffffffa4
   14408:	mov	r0, r1
   1440c:	ldr	r1, [fp, #-92]	; 0xffffffa4
   14410:	bl	10e34 <fprintf@plt>
   14414:	ldr	r1, [fp, #-32]	; 0xffffffe0
   14418:	ldr	r2, [fp, #-80]	; 0xffffffb0
   1441c:	str	r0, [fp, #-96]	; 0xffffffa0
   14420:	mov	r0, r2
   14424:	bl	10ed0 <fputs@plt>
   14428:	ldr	r1, [fp, #12]
   1442c:	cmp	r1, #9
   14430:	str	r0, [fp, #-100]	; 0xffffff9c
   14434:	str	r1, [fp, #-104]	; 0xffffff98
   14438:	bhi	14878 <__assert_fail@plt+0x3984>
   1443c:	add	r0, pc, #8
   14440:	ldr	r1, [fp, #-104]	; 0xffffff98
   14444:	ldr	r0, [r0, r1, lsl #2]
   14448:	mov	pc, r0
   1444c:	andeq	r4, r1, r4, ror r4
   14450:	andeq	r4, r1, r8, ror r4
   14454:			; <UNDEFINED> instruction: 0x000144b4
   14458:	strdeq	r4, [r1], -r8
   1445c:	andeq	r4, r1, r4, asr r5
   14460:			; <UNDEFINED> instruction: 0x000145bc
   14464:	andeq	r4, r1, r0, lsr r6
   14468:			; <UNDEFINED> instruction: 0x000146b0
   1446c:	andeq	r4, r1, ip, lsr r7
   14470:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   14474:	b	14918 <__assert_fail@plt+0x3a24>
   14478:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1447c:	movw	r1, #42680	; 0xa6b8
   14480:	movt	r1, #1
   14484:	str	r0, [fp, #-108]	; 0xffffff94
   14488:	mov	r0, r1
   1448c:	bl	10e1c <gettext@plt>
   14490:	ldr	r1, [fp, #8]
   14494:	ldr	r2, [r1]
   14498:	ldr	r1, [fp, #-108]	; 0xffffff94
   1449c:	str	r0, [fp, #-112]	; 0xffffff90
   144a0:	mov	r0, r1
   144a4:	ldr	r1, [fp, #-112]	; 0xffffff90
   144a8:	bl	10e34 <fprintf@plt>
   144ac:	str	r0, [fp, #-116]	; 0xffffff8c
   144b0:	b	14918 <__assert_fail@plt+0x3a24>
   144b4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   144b8:	movw	r1, #42696	; 0xa6c8
   144bc:	movt	r1, #1
   144c0:	str	r0, [fp, #-120]	; 0xffffff88
   144c4:	mov	r0, r1
   144c8:	bl	10e1c <gettext@plt>
   144cc:	ldr	r1, [fp, #8]
   144d0:	ldr	r2, [r1]
   144d4:	ldr	r1, [fp, #8]
   144d8:	ldr	r3, [r1, #4]
   144dc:	ldr	r1, [fp, #-120]	; 0xffffff88
   144e0:	str	r0, [fp, #-124]	; 0xffffff84
   144e4:	mov	r0, r1
   144e8:	ldr	r1, [fp, #-124]	; 0xffffff84
   144ec:	bl	10e34 <fprintf@plt>
   144f0:	str	r0, [fp, #-128]	; 0xffffff80
   144f4:	b	14918 <__assert_fail@plt+0x3a24>
   144f8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   144fc:	movw	r1, #42719	; 0xa6df
   14500:	movt	r1, #1
   14504:	str	r0, [fp, #-132]	; 0xffffff7c
   14508:	mov	r0, r1
   1450c:	bl	10e1c <gettext@plt>
   14510:	ldr	r1, [fp, #8]
   14514:	ldr	r2, [r1]
   14518:	ldr	r1, [fp, #8]
   1451c:	ldr	r3, [r1, #4]
   14520:	ldr	r1, [fp, #8]
   14524:	ldr	r1, [r1, #8]
   14528:	ldr	lr, [fp, #-132]	; 0xffffff7c
   1452c:	str	r0, [fp, #-136]	; 0xffffff78
   14530:	mov	r0, lr
   14534:	ldr	ip, [fp, #-136]	; 0xffffff78
   14538:	str	r1, [fp, #-140]	; 0xffffff74
   1453c:	mov	r1, ip
   14540:	ldr	r4, [fp, #-140]	; 0xffffff74
   14544:	str	r4, [sp]
   14548:	bl	10e34 <fprintf@plt>
   1454c:	str	r0, [sp, #144]	; 0x90
   14550:	b	14918 <__assert_fail@plt+0x3a24>
   14554:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14558:	movw	r1, #42747	; 0xa6fb
   1455c:	movt	r1, #1
   14560:	str	r0, [sp, #140]	; 0x8c
   14564:	mov	r0, r1
   14568:	bl	10e1c <gettext@plt>
   1456c:	ldr	r1, [fp, #8]
   14570:	ldr	r2, [r1]
   14574:	ldr	r1, [fp, #8]
   14578:	ldr	r3, [r1, #4]
   1457c:	ldr	r1, [fp, #8]
   14580:	ldr	r1, [r1, #8]
   14584:	ldr	lr, [fp, #8]
   14588:	ldr	lr, [lr, #12]
   1458c:	ldr	ip, [sp, #140]	; 0x8c
   14590:	str	r0, [sp, #136]	; 0x88
   14594:	mov	r0, ip
   14598:	ldr	r4, [sp, #136]	; 0x88
   1459c:	str	r1, [sp, #132]	; 0x84
   145a0:	mov	r1, r4
   145a4:	ldr	r5, [sp, #132]	; 0x84
   145a8:	str	r5, [sp]
   145ac:	str	lr, [sp, #4]
   145b0:	bl	10e34 <fprintf@plt>
   145b4:	str	r0, [sp, #128]	; 0x80
   145b8:	b	14918 <__assert_fail@plt+0x3a24>
   145bc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   145c0:	movw	r1, #42779	; 0xa71b
   145c4:	movt	r1, #1
   145c8:	str	r0, [sp, #124]	; 0x7c
   145cc:	mov	r0, r1
   145d0:	bl	10e1c <gettext@plt>
   145d4:	ldr	r1, [fp, #8]
   145d8:	ldr	r2, [r1]
   145dc:	ldr	r1, [fp, #8]
   145e0:	ldr	r3, [r1, #4]
   145e4:	ldr	r1, [fp, #8]
   145e8:	ldr	r1, [r1, #8]
   145ec:	ldr	lr, [fp, #8]
   145f0:	ldr	lr, [lr, #12]
   145f4:	ldr	ip, [fp, #8]
   145f8:	ldr	ip, [ip, #16]
   145fc:	ldr	r4, [sp, #124]	; 0x7c
   14600:	str	r0, [sp, #120]	; 0x78
   14604:	mov	r0, r4
   14608:	ldr	r5, [sp, #120]	; 0x78
   1460c:	str	r1, [sp, #116]	; 0x74
   14610:	mov	r1, r5
   14614:	ldr	r6, [sp, #116]	; 0x74
   14618:	str	r6, [sp]
   1461c:	str	lr, [sp, #4]
   14620:	str	ip, [sp, #8]
   14624:	bl	10e34 <fprintf@plt>
   14628:	str	r0, [sp, #112]	; 0x70
   1462c:	b	14918 <__assert_fail@plt+0x3a24>
   14630:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14634:	movw	r1, #42815	; 0xa73f
   14638:	movt	r1, #1
   1463c:	str	r0, [sp, #108]	; 0x6c
   14640:	mov	r0, r1
   14644:	bl	10e1c <gettext@plt>
   14648:	ldr	r1, [fp, #8]
   1464c:	ldr	r2, [r1]
   14650:	ldr	r1, [fp, #8]
   14654:	ldr	r3, [r1, #4]
   14658:	ldr	r1, [fp, #8]
   1465c:	ldr	r1, [r1, #8]
   14660:	ldr	lr, [fp, #8]
   14664:	ldr	lr, [lr, #12]
   14668:	ldr	ip, [fp, #8]
   1466c:	ldr	ip, [ip, #16]
   14670:	ldr	r4, [fp, #8]
   14674:	ldr	r4, [r4, #20]
   14678:	ldr	r5, [sp, #108]	; 0x6c
   1467c:	str	r0, [sp, #104]	; 0x68
   14680:	mov	r0, r5
   14684:	ldr	r6, [sp, #104]	; 0x68
   14688:	str	r1, [sp, #100]	; 0x64
   1468c:	mov	r1, r6
   14690:	ldr	r7, [sp, #100]	; 0x64
   14694:	str	r7, [sp]
   14698:	str	lr, [sp, #4]
   1469c:	str	ip, [sp, #8]
   146a0:	str	r4, [sp, #12]
   146a4:	bl	10e34 <fprintf@plt>
   146a8:	str	r0, [sp, #96]	; 0x60
   146ac:	b	14918 <__assert_fail@plt+0x3a24>
   146b0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   146b4:	movw	r1, #42855	; 0xa767
   146b8:	movt	r1, #1
   146bc:	str	r0, [sp, #92]	; 0x5c
   146c0:	mov	r0, r1
   146c4:	bl	10e1c <gettext@plt>
   146c8:	ldr	r1, [fp, #8]
   146cc:	ldr	r2, [r1]
   146d0:	ldr	r1, [fp, #8]
   146d4:	ldr	r3, [r1, #4]
   146d8:	ldr	r1, [fp, #8]
   146dc:	ldr	r1, [r1, #8]
   146e0:	ldr	lr, [fp, #8]
   146e4:	ldr	lr, [lr, #12]
   146e8:	ldr	ip, [fp, #8]
   146ec:	ldr	ip, [ip, #16]
   146f0:	ldr	r4, [fp, #8]
   146f4:	ldr	r4, [r4, #20]
   146f8:	ldr	r5, [fp, #8]
   146fc:	ldr	r5, [r5, #24]
   14700:	ldr	r6, [sp, #92]	; 0x5c
   14704:	str	r0, [sp, #88]	; 0x58
   14708:	mov	r0, r6
   1470c:	ldr	r7, [sp, #88]	; 0x58
   14710:	str	r1, [sp, #84]	; 0x54
   14714:	mov	r1, r7
   14718:	ldr	r8, [sp, #84]	; 0x54
   1471c:	str	r8, [sp]
   14720:	str	lr, [sp, #4]
   14724:	str	ip, [sp, #8]
   14728:	str	r4, [sp, #12]
   1472c:	str	r5, [sp, #16]
   14730:	bl	10e34 <fprintf@plt>
   14734:	str	r0, [sp, #80]	; 0x50
   14738:	b	14918 <__assert_fail@plt+0x3a24>
   1473c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14740:	movw	r1, #42899	; 0xa793
   14744:	movt	r1, #1
   14748:	str	r0, [sp, #76]	; 0x4c
   1474c:	mov	r0, r1
   14750:	bl	10e1c <gettext@plt>
   14754:	ldr	r1, [fp, #8]
   14758:	ldr	r2, [r1]
   1475c:	ldr	r1, [fp, #8]
   14760:	ldr	r3, [r1, #4]
   14764:	ldr	r1, [fp, #8]
   14768:	ldr	r1, [r1, #8]
   1476c:	ldr	lr, [fp, #8]
   14770:	ldr	lr, [lr, #12]
   14774:	ldr	ip, [fp, #8]
   14778:	ldr	ip, [ip, #16]
   1477c:	ldr	r4, [fp, #8]
   14780:	ldr	r4, [r4, #20]
   14784:	ldr	r5, [fp, #8]
   14788:	ldr	r5, [r5, #24]
   1478c:	ldr	r6, [fp, #8]
   14790:	ldr	r6, [r6, #28]
   14794:	ldr	r7, [sp, #76]	; 0x4c
   14798:	str	r0, [sp, #72]	; 0x48
   1479c:	mov	r0, r7
   147a0:	ldr	r8, [sp, #72]	; 0x48
   147a4:	str	r1, [sp, #68]	; 0x44
   147a8:	mov	r1, r8
   147ac:	ldr	r9, [sp, #68]	; 0x44
   147b0:	str	r9, [sp]
   147b4:	str	lr, [sp, #4]
   147b8:	str	ip, [sp, #8]
   147bc:	str	r4, [sp, #12]
   147c0:	str	r5, [sp, #16]
   147c4:	str	r6, [sp, #20]
   147c8:	bl	10e34 <fprintf@plt>
   147cc:	str	r0, [sp, #64]	; 0x40
   147d0:	b	14918 <__assert_fail@plt+0x3a24>
   147d4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   147d8:	movw	r1, #42947	; 0xa7c3
   147dc:	movt	r1, #1
   147e0:	str	r0, [sp, #60]	; 0x3c
   147e4:	mov	r0, r1
   147e8:	bl	10e1c <gettext@plt>
   147ec:	ldr	r1, [fp, #8]
   147f0:	ldr	r2, [r1]
   147f4:	ldr	r1, [fp, #8]
   147f8:	ldr	r3, [r1, #4]
   147fc:	ldr	r1, [fp, #8]
   14800:	ldr	r1, [r1, #8]
   14804:	ldr	lr, [fp, #8]
   14808:	ldr	lr, [lr, #12]
   1480c:	ldr	ip, [fp, #8]
   14810:	ldr	ip, [ip, #16]
   14814:	ldr	r4, [fp, #8]
   14818:	ldr	r4, [r4, #20]
   1481c:	ldr	r5, [fp, #8]
   14820:	ldr	r5, [r5, #24]
   14824:	ldr	r6, [fp, #8]
   14828:	ldr	r6, [r6, #28]
   1482c:	ldr	r7, [fp, #8]
   14830:	ldr	r7, [r7, #32]
   14834:	ldr	r8, [sp, #60]	; 0x3c
   14838:	str	r0, [sp, #56]	; 0x38
   1483c:	mov	r0, r8
   14840:	ldr	r9, [sp, #56]	; 0x38
   14844:	str	r1, [sp, #52]	; 0x34
   14848:	mov	r1, r9
   1484c:	ldr	sl, [sp, #52]	; 0x34
   14850:	str	sl, [sp]
   14854:	str	lr, [sp, #4]
   14858:	str	ip, [sp, #8]
   1485c:	str	r4, [sp, #12]
   14860:	str	r5, [sp, #16]
   14864:	str	r6, [sp, #20]
   14868:	str	r7, [sp, #24]
   1486c:	bl	10e34 <fprintf@plt>
   14870:	str	r0, [sp, #48]	; 0x30
   14874:	b	14918 <__assert_fail@plt+0x3a24>
   14878:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1487c:	movw	r1, #42999	; 0xa7f7
   14880:	movt	r1, #1
   14884:	str	r0, [sp, #44]	; 0x2c
   14888:	mov	r0, r1
   1488c:	bl	10e1c <gettext@plt>
   14890:	ldr	r1, [fp, #8]
   14894:	ldr	r2, [r1]
   14898:	ldr	r1, [fp, #8]
   1489c:	ldr	r3, [r1, #4]
   148a0:	ldr	r1, [fp, #8]
   148a4:	ldr	r1, [r1, #8]
   148a8:	ldr	lr, [fp, #8]
   148ac:	ldr	lr, [lr, #12]
   148b0:	ldr	ip, [fp, #8]
   148b4:	ldr	ip, [ip, #16]
   148b8:	ldr	r4, [fp, #8]
   148bc:	ldr	r4, [r4, #20]
   148c0:	ldr	r5, [fp, #8]
   148c4:	ldr	r5, [r5, #24]
   148c8:	ldr	r6, [fp, #8]
   148cc:	ldr	r6, [r6, #28]
   148d0:	ldr	r7, [fp, #8]
   148d4:	ldr	r7, [r7, #32]
   148d8:	ldr	r8, [sp, #44]	; 0x2c
   148dc:	str	r0, [sp, #40]	; 0x28
   148e0:	mov	r0, r8
   148e4:	ldr	r9, [sp, #40]	; 0x28
   148e8:	str	r1, [sp, #36]	; 0x24
   148ec:	mov	r1, r9
   148f0:	ldr	sl, [sp, #36]	; 0x24
   148f4:	str	sl, [sp]
   148f8:	str	lr, [sp, #4]
   148fc:	str	ip, [sp, #8]
   14900:	str	r4, [sp, #12]
   14904:	str	r5, [sp, #16]
   14908:	str	r6, [sp, #20]
   1490c:	str	r7, [sp, #24]
   14910:	bl	10e34 <fprintf@plt>
   14914:	str	r0, [sp, #32]
   14918:	sub	sp, fp, #28
   1491c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14920:	push	{fp, lr}
   14924:	mov	fp, sp
   14928:	sub	sp, sp, #32
   1492c:	ldr	ip, [fp, #8]
   14930:	str	r0, [fp, #-4]
   14934:	str	r1, [fp, #-8]
   14938:	str	r2, [fp, #-12]
   1493c:	str	r3, [sp, #16]
   14940:	movw	r0, #0
   14944:	str	r0, [sp, #12]
   14948:	str	ip, [sp, #8]
   1494c:	ldr	r0, [fp, #8]
   14950:	ldr	r1, [sp, #12]
   14954:	add	r0, r0, r1, lsl #2
   14958:	ldr	r0, [r0]
   1495c:	movw	r1, #0
   14960:	cmp	r0, r1
   14964:	beq	1497c <__assert_fail@plt+0x3a88>
   14968:	b	1496c <__assert_fail@plt+0x3a78>
   1496c:	ldr	r0, [sp, #12]
   14970:	add	r0, r0, #1
   14974:	str	r0, [sp, #12]
   14978:	b	1494c <__assert_fail@plt+0x3a58>
   1497c:	ldr	r0, [fp, #-4]
   14980:	ldr	r1, [fp, #-8]
   14984:	ldr	r2, [fp, #-12]
   14988:	ldr	r3, [sp, #16]
   1498c:	ldr	ip, [fp, #8]
   14990:	ldr	lr, [sp, #12]
   14994:	str	ip, [sp]
   14998:	str	lr, [sp, #4]
   1499c:	bl	142fc <__assert_fail@plt+0x3408>
   149a0:	mov	sp, fp
   149a4:	pop	{fp, pc}
   149a8:	push	{fp, lr}
   149ac:	mov	fp, sp
   149b0:	sub	sp, sp, #80	; 0x50
   149b4:	ldr	ip, [fp, #8]
   149b8:	str	ip, [fp, #-4]
   149bc:	str	r0, [fp, #-8]
   149c0:	str	r1, [fp, #-12]
   149c4:	str	r2, [fp, #-16]
   149c8:	str	r3, [fp, #-20]	; 0xffffffec
   149cc:	movw	r0, #0
   149d0:	str	r0, [fp, #-24]	; 0xffffffe8
   149d4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   149d8:	cmp	r0, #10
   149dc:	movw	r0, #0
   149e0:	str	r0, [sp, #12]
   149e4:	bcs	14a1c <__assert_fail@plt+0x3b28>
   149e8:	ldr	r0, [fp, #-4]
   149ec:	add	r1, r0, #4
   149f0:	str	r1, [fp, #-4]
   149f4:	ldr	r0, [r0]
   149f8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   149fc:	add	r2, sp, #16
   14a00:	add	r1, r2, r1, lsl #2
   14a04:	str	r0, [r1]
   14a08:	movw	r1, #0
   14a0c:	cmp	r0, r1
   14a10:	movw	r0, #0
   14a14:	movne	r0, #1
   14a18:	str	r0, [sp, #12]
   14a1c:	ldr	r0, [sp, #12]
   14a20:	tst	r0, #1
   14a24:	beq	14a3c <__assert_fail@plt+0x3b48>
   14a28:	b	14a2c <__assert_fail@plt+0x3b38>
   14a2c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14a30:	add	r0, r0, #1
   14a34:	str	r0, [fp, #-24]	; 0xffffffe8
   14a38:	b	149d4 <__assert_fail@plt+0x3ae0>
   14a3c:	add	r0, sp, #16
   14a40:	ldr	r1, [fp, #-8]
   14a44:	ldr	r2, [fp, #-12]
   14a48:	ldr	r3, [fp, #-16]
   14a4c:	ldr	ip, [fp, #-20]	; 0xffffffec
   14a50:	ldr	lr, [fp, #-24]	; 0xffffffe8
   14a54:	str	r0, [sp, #8]
   14a58:	mov	r0, r1
   14a5c:	mov	r1, r2
   14a60:	mov	r2, r3
   14a64:	mov	r3, ip
   14a68:	ldr	ip, [sp, #8]
   14a6c:	str	ip, [sp]
   14a70:	str	lr, [sp, #4]
   14a74:	bl	142fc <__assert_fail@plt+0x3408>
   14a78:	mov	sp, fp
   14a7c:	pop	{fp, pc}
   14a80:	push	{fp, lr}
   14a84:	mov	fp, sp
   14a88:	sub	sp, sp, #32
   14a8c:	str	r0, [fp, #-4]
   14a90:	str	r1, [fp, #-8]
   14a94:	str	r2, [fp, #-12]
   14a98:	str	r3, [sp, #16]
   14a9c:	add	r0, fp, #8
   14aa0:	str	r0, [sp, #12]
   14aa4:	ldr	r0, [fp, #-4]
   14aa8:	ldr	r1, [fp, #-8]
   14aac:	ldr	r2, [fp, #-12]
   14ab0:	ldr	r3, [sp, #16]
   14ab4:	ldr	ip, [sp, #12]
   14ab8:	mov	lr, sp
   14abc:	str	ip, [lr]
   14ac0:	bl	149a8 <__assert_fail@plt+0x3ab4>
   14ac4:	add	r0, sp, #12
   14ac8:	str	r0, [sp, #8]
   14acc:	mov	sp, fp
   14ad0:	pop	{fp, pc}
   14ad4:	push	{fp, lr}
   14ad8:	mov	fp, sp
   14adc:	sub	sp, sp, #16
   14ae0:	movw	r0, #45364	; 0xb134
   14ae4:	movt	r0, #2
   14ae8:	ldr	r1, [r0]
   14aec:	movw	r0, #42069	; 0xa455
   14af0:	movt	r0, #1
   14af4:	bl	10ed0 <fputs@plt>
   14af8:	movw	r1, #43059	; 0xa833
   14afc:	movt	r1, #1
   14b00:	str	r0, [fp, #-4]
   14b04:	mov	r0, r1
   14b08:	bl	10e1c <gettext@plt>
   14b0c:	movw	r1, #42157	; 0xa4ad
   14b10:	movt	r1, #1
   14b14:	bl	10d08 <printf@plt>
   14b18:	movw	r1, #43079	; 0xa847
   14b1c:	movt	r1, #1
   14b20:	str	r0, [sp, #8]
   14b24:	mov	r0, r1
   14b28:	bl	10e1c <gettext@plt>
   14b2c:	movw	r1, #41808	; 0xa350
   14b30:	movt	r1, #1
   14b34:	movw	r2, #42071	; 0xa457
   14b38:	movt	r2, #1
   14b3c:	bl	10d08 <printf@plt>
   14b40:	movw	r1, #43099	; 0xa85b
   14b44:	movt	r1, #1
   14b48:	str	r0, [sp, #4]
   14b4c:	mov	r0, r1
   14b50:	bl	10e1c <gettext@plt>
   14b54:	movw	r1, #43138	; 0xa882
   14b58:	movt	r1, #1
   14b5c:	bl	10d08 <printf@plt>
   14b60:	str	r0, [sp]
   14b64:	mov	sp, fp
   14b68:	pop	{fp, pc}
   14b6c:	push	{fp, lr}
   14b70:	mov	fp, sp
   14b74:	sub	sp, sp, #16
   14b78:	str	r0, [fp, #-4]
   14b7c:	str	r1, [sp, #8]
   14b80:	str	r2, [sp, #4]
   14b84:	ldr	r0, [fp, #-4]
   14b88:	ldr	r1, [sp, #8]
   14b8c:	ldr	r2, [sp, #4]
   14b90:	bl	14b9c <__assert_fail@plt+0x3ca8>
   14b94:	mov	sp, fp
   14b98:	pop	{fp, pc}
   14b9c:	push	{fp, lr}
   14ba0:	mov	fp, sp
   14ba4:	sub	sp, sp, #16
   14ba8:	str	r0, [fp, #-4]
   14bac:	str	r1, [sp, #8]
   14bb0:	str	r2, [sp, #4]
   14bb4:	ldr	r0, [fp, #-4]
   14bb8:	ldr	r1, [sp, #8]
   14bbc:	ldr	r2, [sp, #4]
   14bc0:	bl	17e98 <__assert_fail@plt+0x6fa4>
   14bc4:	str	r0, [sp]
   14bc8:	ldr	r0, [sp]
   14bcc:	movw	r1, #0
   14bd0:	cmp	r0, r1
   14bd4:	bne	14c04 <__assert_fail@plt+0x3d10>
   14bd8:	ldr	r0, [fp, #-4]
   14bdc:	movw	r1, #0
   14be0:	cmp	r0, r1
   14be4:	beq	14c00 <__assert_fail@plt+0x3d0c>
   14be8:	ldr	r0, [sp, #8]
   14bec:	cmp	r0, #0
   14bf0:	beq	14c04 <__assert_fail@plt+0x3d10>
   14bf4:	ldr	r0, [sp, #4]
   14bf8:	cmp	r0, #0
   14bfc:	beq	14c04 <__assert_fail@plt+0x3d10>
   14c00:	bl	179ec <__assert_fail@plt+0x6af8>
   14c04:	ldr	r0, [sp]
   14c08:	mov	sp, fp
   14c0c:	pop	{fp, pc}
   14c10:	push	{fp, lr}
   14c14:	mov	fp, sp
   14c18:	sub	sp, sp, #8
   14c1c:	str	r0, [sp, #4]
   14c20:	ldr	r0, [sp, #4]
   14c24:	bl	17cd4 <__assert_fail@plt+0x6de0>
   14c28:	bl	14c34 <__assert_fail@plt+0x3d40>
   14c2c:	mov	sp, fp
   14c30:	pop	{fp, pc}
   14c34:	push	{fp, lr}
   14c38:	mov	fp, sp
   14c3c:	sub	sp, sp, #8
   14c40:	str	r0, [sp, #4]
   14c44:	ldr	r0, [sp, #4]
   14c48:	movw	r1, #0
   14c4c:	cmp	r0, r1
   14c50:	bne	14c58 <__assert_fail@plt+0x3d64>
   14c54:	bl	179ec <__assert_fail@plt+0x6af8>
   14c58:	ldr	r0, [sp, #4]
   14c5c:	mov	sp, fp
   14c60:	pop	{fp, pc}
   14c64:	push	{fp, lr}
   14c68:	mov	fp, sp
   14c6c:	sub	sp, sp, #8
   14c70:	str	r0, [sp, #4]
   14c74:	ldr	r0, [sp, #4]
   14c78:	bl	19468 <__assert_fail@plt+0x8574>
   14c7c:	bl	14c34 <__assert_fail@plt+0x3d40>
   14c80:	mov	sp, fp
   14c84:	pop	{fp, pc}
   14c88:	push	{fp, lr}
   14c8c:	mov	fp, sp
   14c90:	sub	sp, sp, #8
   14c94:	str	r0, [sp, #4]
   14c98:	ldr	r0, [sp, #4]
   14c9c:	bl	14c10 <__assert_fail@plt+0x3d1c>
   14ca0:	mov	sp, fp
   14ca4:	pop	{fp, pc}
   14ca8:	push	{fp, lr}
   14cac:	mov	fp, sp
   14cb0:	sub	sp, sp, #16
   14cb4:	str	r0, [fp, #-4]
   14cb8:	str	r1, [sp, #8]
   14cbc:	ldr	r0, [fp, #-4]
   14cc0:	ldr	r1, [sp, #8]
   14cc4:	bl	17df4 <__assert_fail@plt+0x6f00>
   14cc8:	str	r0, [sp, #4]
   14ccc:	ldr	r0, [sp, #4]
   14cd0:	movw	r1, #0
   14cd4:	cmp	r0, r1
   14cd8:	bne	14cfc <__assert_fail@plt+0x3e08>
   14cdc:	ldr	r0, [fp, #-4]
   14ce0:	movw	r1, #0
   14ce4:	cmp	r0, r1
   14ce8:	beq	14cf8 <__assert_fail@plt+0x3e04>
   14cec:	ldr	r0, [sp, #8]
   14cf0:	cmp	r0, #0
   14cf4:	beq	14cfc <__assert_fail@plt+0x3e08>
   14cf8:	bl	179ec <__assert_fail@plt+0x6af8>
   14cfc:	ldr	r0, [sp, #4]
   14d00:	mov	sp, fp
   14d04:	pop	{fp, pc}
   14d08:	push	{fp, lr}
   14d0c:	mov	fp, sp
   14d10:	sub	sp, sp, #8
   14d14:	str	r0, [sp, #4]
   14d18:	str	r1, [sp]
   14d1c:	ldr	r0, [sp, #4]
   14d20:	ldr	r1, [sp]
   14d24:	bl	194a8 <__assert_fail@plt+0x85b4>
   14d28:	bl	14c34 <__assert_fail@plt+0x3d40>
   14d2c:	mov	sp, fp
   14d30:	pop	{fp, pc}
   14d34:	push	{fp, lr}
   14d38:	mov	fp, sp
   14d3c:	sub	sp, sp, #16
   14d40:	str	r0, [fp, #-4]
   14d44:	str	r1, [sp, #8]
   14d48:	str	r2, [sp, #4]
   14d4c:	ldr	r0, [fp, #-4]
   14d50:	ldr	r1, [sp, #8]
   14d54:	ldr	r2, [sp, #4]
   14d58:	bl	195a0 <__assert_fail@plt+0x86ac>
   14d5c:	bl	14c34 <__assert_fail@plt+0x3d40>
   14d60:	mov	sp, fp
   14d64:	pop	{fp, pc}
   14d68:	push	{fp, lr}
   14d6c:	mov	fp, sp
   14d70:	sub	sp, sp, #8
   14d74:	str	r0, [sp, #4]
   14d78:	str	r1, [sp]
   14d7c:	ldr	r1, [sp, #4]
   14d80:	ldr	r2, [sp]
   14d84:	movw	r0, #0
   14d88:	bl	14b9c <__assert_fail@plt+0x3ca8>
   14d8c:	mov	sp, fp
   14d90:	pop	{fp, pc}
   14d94:	push	{fp, lr}
   14d98:	mov	fp, sp
   14d9c:	sub	sp, sp, #8
   14da0:	str	r0, [sp, #4]
   14da4:	str	r1, [sp]
   14da8:	ldr	r1, [sp, #4]
   14dac:	ldr	r2, [sp]
   14db0:	movw	r0, #0
   14db4:	bl	14d34 <__assert_fail@plt+0x3e40>
   14db8:	mov	sp, fp
   14dbc:	pop	{fp, pc}
   14dc0:	push	{fp, lr}
   14dc4:	mov	fp, sp
   14dc8:	sub	sp, sp, #8
   14dcc:	str	r0, [sp, #4]
   14dd0:	str	r1, [sp]
   14dd4:	ldr	r0, [sp, #4]
   14dd8:	ldr	r1, [sp]
   14ddc:	movw	r2, #1
   14de0:	bl	14dec <__assert_fail@plt+0x3ef8>
   14de4:	mov	sp, fp
   14de8:	pop	{fp, pc}
   14dec:	push	{fp, lr}
   14df0:	mov	fp, sp
   14df4:	sub	sp, sp, #16
   14df8:	str	r0, [fp, #-4]
   14dfc:	str	r1, [sp, #8]
   14e00:	str	r2, [sp, #4]
   14e04:	ldr	r0, [sp, #8]
   14e08:	ldr	r0, [r0]
   14e0c:	str	r0, [sp]
   14e10:	ldr	r0, [fp, #-4]
   14e14:	movw	r1, #0
   14e18:	cmp	r0, r1
   14e1c:	bne	14e68 <__assert_fail@plt+0x3f74>
   14e20:	ldr	r0, [sp]
   14e24:	cmp	r0, #0
   14e28:	bne	14e64 <__assert_fail@plt+0x3f70>
   14e2c:	ldr	r0, [sp, #4]
   14e30:	movw	r1, #64	; 0x40
   14e34:	udiv	r0, r1, r0
   14e38:	str	r0, [sp]
   14e3c:	ldr	r0, [sp]
   14e40:	cmp	r0, #0
   14e44:	movw	r0, #0
   14e48:	movne	r0, #1
   14e4c:	mvn	r1, #0
   14e50:	eor	r0, r0, r1
   14e54:	and	r0, r0, #1
   14e58:	ldr	r1, [sp]
   14e5c:	add	r0, r1, r0
   14e60:	str	r0, [sp]
   14e64:	b	14e98 <__assert_fail@plt+0x3fa4>
   14e68:	ldr	r0, [sp]
   14e6c:	ldr	r1, [sp]
   14e70:	lsr	r1, r1, #1
   14e74:	add	r1, r1, #1
   14e78:	adds	r0, r0, r1
   14e7c:	mov	r1, #0
   14e80:	adc	r1, r1, #0
   14e84:	str	r0, [sp]
   14e88:	tst	r1, #1
   14e8c:	beq	14e94 <__assert_fail@plt+0x3fa0>
   14e90:	bl	179ec <__assert_fail@plt+0x6af8>
   14e94:	b	14e98 <__assert_fail@plt+0x3fa4>
   14e98:	ldr	r0, [fp, #-4]
   14e9c:	ldr	r1, [sp]
   14ea0:	ldr	r2, [sp, #4]
   14ea4:	bl	14b9c <__assert_fail@plt+0x3ca8>
   14ea8:	str	r0, [fp, #-4]
   14eac:	ldr	r0, [sp]
   14eb0:	ldr	r1, [sp, #8]
   14eb4:	str	r0, [r1]
   14eb8:	ldr	r0, [fp, #-4]
   14ebc:	mov	sp, fp
   14ec0:	pop	{fp, pc}
   14ec4:	push	{fp, lr}
   14ec8:	mov	fp, sp
   14ecc:	sub	sp, sp, #376	; 0x178
   14ed0:	ldr	ip, [fp, #8]
   14ed4:	str	r0, [fp, #-4]
   14ed8:	str	r1, [fp, #-8]
   14edc:	str	r2, [fp, #-12]
   14ee0:	str	r3, [fp, #-16]
   14ee4:	ldr	r0, [fp, #-8]
   14ee8:	ldr	r0, [r0]
   14eec:	str	r0, [fp, #-20]	; 0xffffffec
   14ef0:	ldr	r0, [fp, #-20]	; 0xffffffec
   14ef4:	ldr	r1, [fp, #-20]	; 0xffffffec
   14ef8:	asr	r1, r1, #1
   14efc:	add	r1, r0, r1
   14f00:	mov	r2, #1
   14f04:	cmp	r1, r0
   14f08:	movwvc	r2, #0
   14f0c:	str	r1, [fp, #-24]	; 0xffffffe8
   14f10:	tst	r2, #1
   14f14:	str	ip, [fp, #-36]	; 0xffffffdc
   14f18:	beq	14f24 <__assert_fail@plt+0x4030>
   14f1c:	ldr	r0, [pc, #4044]	; 15ef0 <__assert_fail@plt+0x4ffc>
   14f20:	str	r0, [fp, #-24]	; 0xffffffe8
   14f24:	ldr	r0, [fp, #-16]
   14f28:	movw	r1, #0
   14f2c:	cmp	r1, r0
   14f30:	bgt	14f4c <__assert_fail@plt+0x4058>
   14f34:	ldr	r0, [fp, #-16]
   14f38:	ldr	r1, [fp, #-24]	; 0xffffffe8
   14f3c:	cmp	r0, r1
   14f40:	bge	14f4c <__assert_fail@plt+0x4058>
   14f44:	ldr	r0, [fp, #-16]
   14f48:	str	r0, [fp, #-24]	; 0xffffffe8
   14f4c:	b	15324 <__assert_fail@plt+0x4430>
   14f50:	b	14f54 <__assert_fail@plt+0x4060>
   14f54:	ldr	r0, [fp, #8]
   14f58:	cmp	r0, #0
   14f5c:	bge	15070 <__assert_fail@plt+0x417c>
   14f60:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14f64:	cmp	r0, #0
   14f68:	bge	14ff4 <__assert_fail@plt+0x4100>
   14f6c:	b	14f70 <__assert_fail@plt+0x407c>
   14f70:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14f74:	ldr	r1, [fp, #8]
   14f78:	movw	r2, #127	; 0x7f
   14f7c:	sdiv	r1, r2, r1
   14f80:	cmp	r0, r1
   14f84:	blt	15110 <__assert_fail@plt+0x421c>
   14f88:	b	15128 <__assert_fail@plt+0x4234>
   14f8c:	b	14f90 <__assert_fail@plt+0x409c>
   14f90:	ldr	r0, [pc, #4076]	; 15f84 <__assert_fail@plt+0x5090>
   14f94:	ldr	r1, [fp, #8]
   14f98:	cmp	r1, r0
   14f9c:	blt	14fb4 <__assert_fail@plt+0x40c0>
   14fa0:	b	14fc0 <__assert_fail@plt+0x40cc>
   14fa4:	ldr	r0, [fp, #8]
   14fa8:	movw	r1, #0
   14fac:	cmp	r1, r0
   14fb0:	bge	14fc0 <__assert_fail@plt+0x40cc>
   14fb4:	movw	r0, #0
   14fb8:	str	r0, [fp, #-40]	; 0xffffffd8
   14fbc:	b	14fd8 <__assert_fail@plt+0x40e4>
   14fc0:	ldr	r0, [fp, #8]
   14fc4:	movw	r1, #0
   14fc8:	sub	r0, r1, r0
   14fcc:	movw	r1, #127	; 0x7f
   14fd0:	sdiv	r0, r1, r0
   14fd4:	str	r0, [fp, #-40]	; 0xffffffd8
   14fd8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   14fdc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   14fe0:	mvn	r2, #0
   14fe4:	sub	r1, r2, r1
   14fe8:	cmp	r0, r1
   14fec:	ble	15110 <__assert_fail@plt+0x421c>
   14ff0:	b	15128 <__assert_fail@plt+0x4234>
   14ff4:	b	14ff8 <__assert_fail@plt+0x4104>
   14ff8:	b	15054 <__assert_fail@plt+0x4160>
   14ffc:	b	15054 <__assert_fail@plt+0x4160>
   15000:	ldr	r0, [fp, #8]
   15004:	cmn	r0, #1
   15008:	bne	15054 <__assert_fail@plt+0x4160>
   1500c:	b	15010 <__assert_fail@plt+0x411c>
   15010:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15014:	mvn	r1, #127	; 0x7f
   15018:	add	r0, r0, r1
   1501c:	movw	r1, #0
   15020:	cmp	r1, r0
   15024:	blt	15110 <__assert_fail@plt+0x421c>
   15028:	b	15128 <__assert_fail@plt+0x4234>
   1502c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15030:	movw	r1, #0
   15034:	cmp	r1, r0
   15038:	bge	15128 <__assert_fail@plt+0x4234>
   1503c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15040:	sub	r0, r0, #1
   15044:	movw	r1, #127	; 0x7f
   15048:	cmp	r1, r0
   1504c:	blt	15110 <__assert_fail@plt+0x421c>
   15050:	b	15128 <__assert_fail@plt+0x4234>
   15054:	ldr	r0, [fp, #8]
   15058:	mvn	r1, #127	; 0x7f
   1505c:	sdiv	r0, r1, r0
   15060:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15064:	cmp	r0, r1
   15068:	blt	15110 <__assert_fail@plt+0x421c>
   1506c:	b	15128 <__assert_fail@plt+0x4234>
   15070:	ldr	r0, [fp, #8]
   15074:	cmp	r0, #0
   15078:	bne	15080 <__assert_fail@plt+0x418c>
   1507c:	b	15128 <__assert_fail@plt+0x4234>
   15080:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15084:	cmp	r0, #0
   15088:	bge	150f8 <__assert_fail@plt+0x4204>
   1508c:	b	15090 <__assert_fail@plt+0x419c>
   15090:	b	150dc <__assert_fail@plt+0x41e8>
   15094:	b	150dc <__assert_fail@plt+0x41e8>
   15098:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1509c:	cmn	r0, #1
   150a0:	bne	150dc <__assert_fail@plt+0x41e8>
   150a4:	b	150a8 <__assert_fail@plt+0x41b4>
   150a8:	ldr	r0, [fp, #8]
   150ac:	mvn	r1, #127	; 0x7f
   150b0:	add	r0, r0, r1
   150b4:	movw	r1, #0
   150b8:	cmp	r1, r0
   150bc:	blt	15110 <__assert_fail@plt+0x421c>
   150c0:	b	15128 <__assert_fail@plt+0x4234>
   150c4:	ldr	r0, [fp, #8]
   150c8:	sub	r0, r0, #1
   150cc:	movw	r1, #127	; 0x7f
   150d0:	cmp	r1, r0
   150d4:	blt	15110 <__assert_fail@plt+0x421c>
   150d8:	b	15128 <__assert_fail@plt+0x4234>
   150dc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   150e0:	mvn	r1, #127	; 0x7f
   150e4:	sdiv	r0, r1, r0
   150e8:	ldr	r1, [fp, #8]
   150ec:	cmp	r0, r1
   150f0:	blt	15110 <__assert_fail@plt+0x421c>
   150f4:	b	15128 <__assert_fail@plt+0x4234>
   150f8:	ldr	r0, [fp, #8]
   150fc:	movw	r1, #127	; 0x7f
   15100:	sdiv	r0, r1, r0
   15104:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15108:	cmp	r0, r1
   1510c:	bge	15128 <__assert_fail@plt+0x4234>
   15110:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15114:	ldr	r1, [fp, #8]
   15118:	mul	r0, r0, r1
   1511c:	sxtb	r0, r0
   15120:	str	r0, [fp, #-28]	; 0xffffffe4
   15124:	b	1633c <__assert_fail@plt+0x5448>
   15128:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1512c:	ldr	r1, [fp, #8]
   15130:	mul	r0, r0, r1
   15134:	sxtb	r0, r0
   15138:	str	r0, [fp, #-28]	; 0xffffffe4
   1513c:	b	1634c <__assert_fail@plt+0x5458>
   15140:	ldr	r0, [fp, #8]
   15144:	cmp	r0, #0
   15148:	bge	15258 <__assert_fail@plt+0x4364>
   1514c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15150:	cmp	r0, #0
   15154:	bge	151e0 <__assert_fail@plt+0x42ec>
   15158:	b	1515c <__assert_fail@plt+0x4268>
   1515c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15160:	ldr	r1, [fp, #8]
   15164:	movw	r2, #255	; 0xff
   15168:	sdiv	r1, r2, r1
   1516c:	cmp	r0, r1
   15170:	blt	152f4 <__assert_fail@plt+0x4400>
   15174:	b	1530c <__assert_fail@plt+0x4418>
   15178:	b	1517c <__assert_fail@plt+0x4288>
   1517c:	ldr	r0, [pc, #3584]	; 15f84 <__assert_fail@plt+0x5090>
   15180:	ldr	r1, [fp, #8]
   15184:	cmp	r1, r0
   15188:	blt	151a0 <__assert_fail@plt+0x42ac>
   1518c:	b	151ac <__assert_fail@plt+0x42b8>
   15190:	ldr	r0, [fp, #8]
   15194:	movw	r1, #0
   15198:	cmp	r1, r0
   1519c:	bge	151ac <__assert_fail@plt+0x42b8>
   151a0:	movw	r0, #0
   151a4:	str	r0, [fp, #-44]	; 0xffffffd4
   151a8:	b	151c4 <__assert_fail@plt+0x42d0>
   151ac:	ldr	r0, [fp, #8]
   151b0:	movw	r1, #0
   151b4:	sub	r0, r1, r0
   151b8:	movw	r1, #255	; 0xff
   151bc:	sdiv	r0, r1, r0
   151c0:	str	r0, [fp, #-44]	; 0xffffffd4
   151c4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   151c8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   151cc:	mvn	r2, #0
   151d0:	sub	r1, r2, r1
   151d4:	cmp	r0, r1
   151d8:	ble	152f4 <__assert_fail@plt+0x4400>
   151dc:	b	1530c <__assert_fail@plt+0x4418>
   151e0:	b	151e4 <__assert_fail@plt+0x42f0>
   151e4:	b	1523c <__assert_fail@plt+0x4348>
   151e8:	b	1523c <__assert_fail@plt+0x4348>
   151ec:	ldr	r0, [fp, #8]
   151f0:	cmn	r0, #1
   151f4:	bne	1523c <__assert_fail@plt+0x4348>
   151f8:	b	151fc <__assert_fail@plt+0x4308>
   151fc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15200:	add	r0, r0, #0
   15204:	movw	r1, #0
   15208:	cmp	r1, r0
   1520c:	blt	152f4 <__assert_fail@plt+0x4400>
   15210:	b	1530c <__assert_fail@plt+0x4418>
   15214:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15218:	movw	r1, #0
   1521c:	cmp	r1, r0
   15220:	bge	1530c <__assert_fail@plt+0x4418>
   15224:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15228:	sub	r0, r0, #1
   1522c:	mvn	r1, #0
   15230:	cmp	r1, r0
   15234:	blt	152f4 <__assert_fail@plt+0x4400>
   15238:	b	1530c <__assert_fail@plt+0x4418>
   1523c:	ldr	r0, [fp, #8]
   15240:	movw	r1, #0
   15244:	sdiv	r0, r1, r0
   15248:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1524c:	cmp	r0, r1
   15250:	blt	152f4 <__assert_fail@plt+0x4400>
   15254:	b	1530c <__assert_fail@plt+0x4418>
   15258:	ldr	r0, [fp, #8]
   1525c:	cmp	r0, #0
   15260:	bne	15268 <__assert_fail@plt+0x4374>
   15264:	b	1530c <__assert_fail@plt+0x4418>
   15268:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1526c:	cmp	r0, #0
   15270:	bge	152dc <__assert_fail@plt+0x43e8>
   15274:	b	15278 <__assert_fail@plt+0x4384>
   15278:	b	152c0 <__assert_fail@plt+0x43cc>
   1527c:	b	152c0 <__assert_fail@plt+0x43cc>
   15280:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15284:	cmn	r0, #1
   15288:	bne	152c0 <__assert_fail@plt+0x43cc>
   1528c:	b	15290 <__assert_fail@plt+0x439c>
   15290:	ldr	r0, [fp, #8]
   15294:	add	r0, r0, #0
   15298:	movw	r1, #0
   1529c:	cmp	r1, r0
   152a0:	blt	152f4 <__assert_fail@plt+0x4400>
   152a4:	b	1530c <__assert_fail@plt+0x4418>
   152a8:	ldr	r0, [fp, #8]
   152ac:	sub	r0, r0, #1
   152b0:	mvn	r1, #0
   152b4:	cmp	r1, r0
   152b8:	blt	152f4 <__assert_fail@plt+0x4400>
   152bc:	b	1530c <__assert_fail@plt+0x4418>
   152c0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   152c4:	movw	r1, #0
   152c8:	sdiv	r0, r1, r0
   152cc:	ldr	r1, [fp, #8]
   152d0:	cmp	r0, r1
   152d4:	blt	152f4 <__assert_fail@plt+0x4400>
   152d8:	b	1530c <__assert_fail@plt+0x4418>
   152dc:	ldr	r0, [fp, #8]
   152e0:	movw	r1, #255	; 0xff
   152e4:	sdiv	r0, r1, r0
   152e8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   152ec:	cmp	r0, r1
   152f0:	bge	1530c <__assert_fail@plt+0x4418>
   152f4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   152f8:	ldr	r1, [fp, #8]
   152fc:	mul	r0, r0, r1
   15300:	and	r0, r0, #255	; 0xff
   15304:	str	r0, [fp, #-28]	; 0xffffffe4
   15308:	b	1633c <__assert_fail@plt+0x5448>
   1530c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15310:	ldr	r1, [fp, #8]
   15314:	mul	r0, r0, r1
   15318:	and	r0, r0, #255	; 0xff
   1531c:	str	r0, [fp, #-28]	; 0xffffffe4
   15320:	b	1634c <__assert_fail@plt+0x5458>
   15324:	b	156fc <__assert_fail@plt+0x4808>
   15328:	b	1532c <__assert_fail@plt+0x4438>
   1532c:	ldr	r0, [fp, #8]
   15330:	cmp	r0, #0
   15334:	bge	15448 <__assert_fail@plt+0x4554>
   15338:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1533c:	cmp	r0, #0
   15340:	bge	153cc <__assert_fail@plt+0x44d8>
   15344:	b	15348 <__assert_fail@plt+0x4454>
   15348:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1534c:	ldr	r1, [fp, #8]
   15350:	movw	r2, #32767	; 0x7fff
   15354:	sdiv	r1, r2, r1
   15358:	cmp	r0, r1
   1535c:	blt	154e8 <__assert_fail@plt+0x45f4>
   15360:	b	15500 <__assert_fail@plt+0x460c>
   15364:	b	15368 <__assert_fail@plt+0x4474>
   15368:	ldr	r0, [pc, #3092]	; 15f84 <__assert_fail@plt+0x5090>
   1536c:	ldr	r1, [fp, #8]
   15370:	cmp	r1, r0
   15374:	blt	1538c <__assert_fail@plt+0x4498>
   15378:	b	15398 <__assert_fail@plt+0x44a4>
   1537c:	ldr	r0, [fp, #8]
   15380:	movw	r1, #0
   15384:	cmp	r1, r0
   15388:	bge	15398 <__assert_fail@plt+0x44a4>
   1538c:	movw	r0, #0
   15390:	str	r0, [fp, #-48]	; 0xffffffd0
   15394:	b	153b0 <__assert_fail@plt+0x44bc>
   15398:	ldr	r0, [fp, #8]
   1539c:	movw	r1, #0
   153a0:	sub	r0, r1, r0
   153a4:	movw	r1, #32767	; 0x7fff
   153a8:	sdiv	r0, r1, r0
   153ac:	str	r0, [fp, #-48]	; 0xffffffd0
   153b0:	ldr	r0, [fp, #-48]	; 0xffffffd0
   153b4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   153b8:	mvn	r2, #0
   153bc:	sub	r1, r2, r1
   153c0:	cmp	r0, r1
   153c4:	ble	154e8 <__assert_fail@plt+0x45f4>
   153c8:	b	15500 <__assert_fail@plt+0x460c>
   153cc:	b	153d0 <__assert_fail@plt+0x44dc>
   153d0:	b	1542c <__assert_fail@plt+0x4538>
   153d4:	b	1542c <__assert_fail@plt+0x4538>
   153d8:	ldr	r0, [fp, #8]
   153dc:	cmn	r0, #1
   153e0:	bne	1542c <__assert_fail@plt+0x4538>
   153e4:	b	153e8 <__assert_fail@plt+0x44f4>
   153e8:	ldr	r0, [pc, #3928]	; 16348 <__assert_fail@plt+0x5454>
   153ec:	ldr	r1, [fp, #-24]	; 0xffffffe8
   153f0:	add	r0, r1, r0
   153f4:	movw	r1, #0
   153f8:	cmp	r1, r0
   153fc:	blt	154e8 <__assert_fail@plt+0x45f4>
   15400:	b	15500 <__assert_fail@plt+0x460c>
   15404:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15408:	movw	r1, #0
   1540c:	cmp	r1, r0
   15410:	bge	15500 <__assert_fail@plt+0x460c>
   15414:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15418:	sub	r0, r0, #1
   1541c:	movw	r1, #32767	; 0x7fff
   15420:	cmp	r1, r0
   15424:	blt	154e8 <__assert_fail@plt+0x45f4>
   15428:	b	15500 <__assert_fail@plt+0x460c>
   1542c:	ldr	r0, [pc, #3860]	; 16348 <__assert_fail@plt+0x5454>
   15430:	ldr	r1, [fp, #8]
   15434:	sdiv	r0, r0, r1
   15438:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1543c:	cmp	r0, r1
   15440:	blt	154e8 <__assert_fail@plt+0x45f4>
   15444:	b	15500 <__assert_fail@plt+0x460c>
   15448:	ldr	r0, [fp, #8]
   1544c:	cmp	r0, #0
   15450:	bne	15458 <__assert_fail@plt+0x4564>
   15454:	b	15500 <__assert_fail@plt+0x460c>
   15458:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1545c:	cmp	r0, #0
   15460:	bge	154d0 <__assert_fail@plt+0x45dc>
   15464:	b	15468 <__assert_fail@plt+0x4574>
   15468:	b	154b4 <__assert_fail@plt+0x45c0>
   1546c:	b	154b4 <__assert_fail@plt+0x45c0>
   15470:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15474:	cmn	r0, #1
   15478:	bne	154b4 <__assert_fail@plt+0x45c0>
   1547c:	b	15480 <__assert_fail@plt+0x458c>
   15480:	ldr	r0, [pc, #3776]	; 16348 <__assert_fail@plt+0x5454>
   15484:	ldr	r1, [fp, #8]
   15488:	add	r0, r1, r0
   1548c:	movw	r1, #0
   15490:	cmp	r1, r0
   15494:	blt	154e8 <__assert_fail@plt+0x45f4>
   15498:	b	15500 <__assert_fail@plt+0x460c>
   1549c:	ldr	r0, [fp, #8]
   154a0:	sub	r0, r0, #1
   154a4:	movw	r1, #32767	; 0x7fff
   154a8:	cmp	r1, r0
   154ac:	blt	154e8 <__assert_fail@plt+0x45f4>
   154b0:	b	15500 <__assert_fail@plt+0x460c>
   154b4:	ldr	r0, [pc, #3724]	; 16348 <__assert_fail@plt+0x5454>
   154b8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   154bc:	sdiv	r0, r0, r1
   154c0:	ldr	r1, [fp, #8]
   154c4:	cmp	r0, r1
   154c8:	blt	154e8 <__assert_fail@plt+0x45f4>
   154cc:	b	15500 <__assert_fail@plt+0x460c>
   154d0:	ldr	r0, [fp, #8]
   154d4:	movw	r1, #32767	; 0x7fff
   154d8:	sdiv	r0, r1, r0
   154dc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   154e0:	cmp	r0, r1
   154e4:	bge	15500 <__assert_fail@plt+0x460c>
   154e8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   154ec:	ldr	r1, [fp, #8]
   154f0:	mul	r0, r0, r1
   154f4:	sxth	r0, r0
   154f8:	str	r0, [fp, #-28]	; 0xffffffe4
   154fc:	b	1633c <__assert_fail@plt+0x5448>
   15500:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15504:	ldr	r1, [fp, #8]
   15508:	mul	r0, r0, r1
   1550c:	sxth	r0, r0
   15510:	str	r0, [fp, #-28]	; 0xffffffe4
   15514:	b	1634c <__assert_fail@plt+0x5458>
   15518:	ldr	r0, [fp, #8]
   1551c:	cmp	r0, #0
   15520:	bge	15630 <__assert_fail@plt+0x473c>
   15524:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15528:	cmp	r0, #0
   1552c:	bge	155b8 <__assert_fail@plt+0x46c4>
   15530:	b	15534 <__assert_fail@plt+0x4640>
   15534:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15538:	ldr	r1, [fp, #8]
   1553c:	movw	r2, #65535	; 0xffff
   15540:	sdiv	r1, r2, r1
   15544:	cmp	r0, r1
   15548:	blt	156cc <__assert_fail@plt+0x47d8>
   1554c:	b	156e4 <__assert_fail@plt+0x47f0>
   15550:	b	15554 <__assert_fail@plt+0x4660>
   15554:	ldr	r0, [pc, #2600]	; 15f84 <__assert_fail@plt+0x5090>
   15558:	ldr	r1, [fp, #8]
   1555c:	cmp	r1, r0
   15560:	blt	15578 <__assert_fail@plt+0x4684>
   15564:	b	15584 <__assert_fail@plt+0x4690>
   15568:	ldr	r0, [fp, #8]
   1556c:	movw	r1, #0
   15570:	cmp	r1, r0
   15574:	bge	15584 <__assert_fail@plt+0x4690>
   15578:	movw	r0, #0
   1557c:	str	r0, [fp, #-52]	; 0xffffffcc
   15580:	b	1559c <__assert_fail@plt+0x46a8>
   15584:	ldr	r0, [fp, #8]
   15588:	movw	r1, #0
   1558c:	sub	r0, r1, r0
   15590:	movw	r1, #65535	; 0xffff
   15594:	sdiv	r0, r1, r0
   15598:	str	r0, [fp, #-52]	; 0xffffffcc
   1559c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   155a0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   155a4:	mvn	r2, #0
   155a8:	sub	r1, r2, r1
   155ac:	cmp	r0, r1
   155b0:	ble	156cc <__assert_fail@plt+0x47d8>
   155b4:	b	156e4 <__assert_fail@plt+0x47f0>
   155b8:	b	155bc <__assert_fail@plt+0x46c8>
   155bc:	b	15614 <__assert_fail@plt+0x4720>
   155c0:	b	15614 <__assert_fail@plt+0x4720>
   155c4:	ldr	r0, [fp, #8]
   155c8:	cmn	r0, #1
   155cc:	bne	15614 <__assert_fail@plt+0x4720>
   155d0:	b	155d4 <__assert_fail@plt+0x46e0>
   155d4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   155d8:	add	r0, r0, #0
   155dc:	movw	r1, #0
   155e0:	cmp	r1, r0
   155e4:	blt	156cc <__assert_fail@plt+0x47d8>
   155e8:	b	156e4 <__assert_fail@plt+0x47f0>
   155ec:	ldr	r0, [fp, #-24]	; 0xffffffe8
   155f0:	movw	r1, #0
   155f4:	cmp	r1, r0
   155f8:	bge	156e4 <__assert_fail@plt+0x47f0>
   155fc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15600:	sub	r0, r0, #1
   15604:	mvn	r1, #0
   15608:	cmp	r1, r0
   1560c:	blt	156cc <__assert_fail@plt+0x47d8>
   15610:	b	156e4 <__assert_fail@plt+0x47f0>
   15614:	ldr	r0, [fp, #8]
   15618:	movw	r1, #0
   1561c:	sdiv	r0, r1, r0
   15620:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15624:	cmp	r0, r1
   15628:	blt	156cc <__assert_fail@plt+0x47d8>
   1562c:	b	156e4 <__assert_fail@plt+0x47f0>
   15630:	ldr	r0, [fp, #8]
   15634:	cmp	r0, #0
   15638:	bne	15640 <__assert_fail@plt+0x474c>
   1563c:	b	156e4 <__assert_fail@plt+0x47f0>
   15640:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15644:	cmp	r0, #0
   15648:	bge	156b4 <__assert_fail@plt+0x47c0>
   1564c:	b	15650 <__assert_fail@plt+0x475c>
   15650:	b	15698 <__assert_fail@plt+0x47a4>
   15654:	b	15698 <__assert_fail@plt+0x47a4>
   15658:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1565c:	cmn	r0, #1
   15660:	bne	15698 <__assert_fail@plt+0x47a4>
   15664:	b	15668 <__assert_fail@plt+0x4774>
   15668:	ldr	r0, [fp, #8]
   1566c:	add	r0, r0, #0
   15670:	movw	r1, #0
   15674:	cmp	r1, r0
   15678:	blt	156cc <__assert_fail@plt+0x47d8>
   1567c:	b	156e4 <__assert_fail@plt+0x47f0>
   15680:	ldr	r0, [fp, #8]
   15684:	sub	r0, r0, #1
   15688:	mvn	r1, #0
   1568c:	cmp	r1, r0
   15690:	blt	156cc <__assert_fail@plt+0x47d8>
   15694:	b	156e4 <__assert_fail@plt+0x47f0>
   15698:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1569c:	movw	r1, #0
   156a0:	sdiv	r0, r1, r0
   156a4:	ldr	r1, [fp, #8]
   156a8:	cmp	r0, r1
   156ac:	blt	156cc <__assert_fail@plt+0x47d8>
   156b0:	b	156e4 <__assert_fail@plt+0x47f0>
   156b4:	ldr	r0, [fp, #8]
   156b8:	movw	r1, #65535	; 0xffff
   156bc:	sdiv	r0, r1, r0
   156c0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   156c4:	cmp	r0, r1
   156c8:	bge	156e4 <__assert_fail@plt+0x47f0>
   156cc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   156d0:	ldr	r1, [fp, #8]
   156d4:	mul	r0, r0, r1
   156d8:	uxth	r0, r0
   156dc:	str	r0, [fp, #-28]	; 0xffffffe4
   156e0:	b	1633c <__assert_fail@plt+0x5448>
   156e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   156e8:	ldr	r1, [fp, #8]
   156ec:	mul	r0, r0, r1
   156f0:	uxth	r0, r0
   156f4:	str	r0, [fp, #-28]	; 0xffffffe4
   156f8:	b	1634c <__assert_fail@plt+0x5458>
   156fc:	b	15700 <__assert_fail@plt+0x480c>
   15700:	b	15704 <__assert_fail@plt+0x4810>
   15704:	ldr	r0, [fp, #8]
   15708:	cmp	r0, #0
   1570c:	bge	15810 <__assert_fail@plt+0x491c>
   15710:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15714:	cmp	r0, #0
   15718:	bge	157a4 <__assert_fail@plt+0x48b0>
   1571c:	b	15720 <__assert_fail@plt+0x482c>
   15720:	ldr	r0, [pc, #1992]	; 15ef0 <__assert_fail@plt+0x4ffc>
   15724:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15728:	ldr	r2, [fp, #8]
   1572c:	sdiv	r0, r0, r2
   15730:	cmp	r1, r0
   15734:	blt	158a0 <__assert_fail@plt+0x49ac>
   15738:	b	158b4 <__assert_fail@plt+0x49c0>
   1573c:	b	15740 <__assert_fail@plt+0x484c>
   15740:	ldr	r0, [pc, #2108]	; 15f84 <__assert_fail@plt+0x5090>
   15744:	ldr	r1, [fp, #8]
   15748:	cmp	r1, r0
   1574c:	blt	15764 <__assert_fail@plt+0x4870>
   15750:	b	15770 <__assert_fail@plt+0x487c>
   15754:	ldr	r0, [fp, #8]
   15758:	movw	r1, #0
   1575c:	cmp	r1, r0
   15760:	bge	15770 <__assert_fail@plt+0x487c>
   15764:	movw	r0, #0
   15768:	str	r0, [fp, #-56]	; 0xffffffc8
   1576c:	b	15788 <__assert_fail@plt+0x4894>
   15770:	ldr	r0, [pc, #1912]	; 15ef0 <__assert_fail@plt+0x4ffc>
   15774:	ldr	r1, [fp, #8]
   15778:	movw	r2, #0
   1577c:	sub	r1, r2, r1
   15780:	sdiv	r0, r0, r1
   15784:	str	r0, [fp, #-56]	; 0xffffffc8
   15788:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1578c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15790:	mvn	r2, #0
   15794:	sub	r1, r2, r1
   15798:	cmp	r0, r1
   1579c:	ble	158a0 <__assert_fail@plt+0x49ac>
   157a0:	b	158b4 <__assert_fail@plt+0x49c0>
   157a4:	ldr	r0, [fp, #8]
   157a8:	cmn	r0, #1
   157ac:	bne	157f4 <__assert_fail@plt+0x4900>
   157b0:	b	157b4 <__assert_fail@plt+0x48c0>
   157b4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   157b8:	add	r0, r0, #-2147483648	; 0x80000000
   157bc:	movw	r1, #0
   157c0:	cmp	r1, r0
   157c4:	blt	158a0 <__assert_fail@plt+0x49ac>
   157c8:	b	158b4 <__assert_fail@plt+0x49c0>
   157cc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   157d0:	movw	r1, #0
   157d4:	cmp	r1, r0
   157d8:	bge	158b4 <__assert_fail@plt+0x49c0>
   157dc:	ldr	r0, [pc, #1804]	; 15ef0 <__assert_fail@plt+0x4ffc>
   157e0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   157e4:	sub	r1, r1, #1
   157e8:	cmp	r0, r1
   157ec:	blt	158a0 <__assert_fail@plt+0x49ac>
   157f0:	b	158b4 <__assert_fail@plt+0x49c0>
   157f4:	ldr	r0, [pc, #4072]	; 167e4 <__assert_fail@plt+0x58f0>
   157f8:	ldr	r1, [fp, #8]
   157fc:	sdiv	r0, r0, r1
   15800:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15804:	cmp	r0, r1
   15808:	blt	158a0 <__assert_fail@plt+0x49ac>
   1580c:	b	158b4 <__assert_fail@plt+0x49c0>
   15810:	ldr	r0, [fp, #8]
   15814:	cmp	r0, #0
   15818:	bne	15820 <__assert_fail@plt+0x492c>
   1581c:	b	158b4 <__assert_fail@plt+0x49c0>
   15820:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15824:	cmp	r0, #0
   15828:	bge	15888 <__assert_fail@plt+0x4994>
   1582c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15830:	cmn	r0, #1
   15834:	bne	1586c <__assert_fail@plt+0x4978>
   15838:	b	1583c <__assert_fail@plt+0x4948>
   1583c:	ldr	r0, [fp, #8]
   15840:	add	r0, r0, #-2147483648	; 0x80000000
   15844:	movw	r1, #0
   15848:	cmp	r1, r0
   1584c:	blt	158a0 <__assert_fail@plt+0x49ac>
   15850:	b	158b4 <__assert_fail@plt+0x49c0>
   15854:	ldr	r0, [pc, #1684]	; 15ef0 <__assert_fail@plt+0x4ffc>
   15858:	ldr	r1, [fp, #8]
   1585c:	sub	r1, r1, #1
   15860:	cmp	r0, r1
   15864:	blt	158a0 <__assert_fail@plt+0x49ac>
   15868:	b	158b4 <__assert_fail@plt+0x49c0>
   1586c:	ldr	r0, [pc, #3952]	; 167e4 <__assert_fail@plt+0x58f0>
   15870:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15874:	sdiv	r0, r0, r1
   15878:	ldr	r1, [fp, #8]
   1587c:	cmp	r0, r1
   15880:	blt	158a0 <__assert_fail@plt+0x49ac>
   15884:	b	158b4 <__assert_fail@plt+0x49c0>
   15888:	ldr	r0, [pc, #1632]	; 15ef0 <__assert_fail@plt+0x4ffc>
   1588c:	ldr	r1, [fp, #8]
   15890:	sdiv	r0, r0, r1
   15894:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15898:	cmp	r0, r1
   1589c:	bge	158b4 <__assert_fail@plt+0x49c0>
   158a0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   158a4:	ldr	r1, [fp, #8]
   158a8:	mul	r0, r0, r1
   158ac:	str	r0, [fp, #-28]	; 0xffffffe4
   158b0:	b	1633c <__assert_fail@plt+0x5448>
   158b4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   158b8:	ldr	r1, [fp, #8]
   158bc:	mul	r0, r0, r1
   158c0:	str	r0, [fp, #-28]	; 0xffffffe4
   158c4:	b	1634c <__assert_fail@plt+0x5458>
   158c8:	ldr	r0, [fp, #8]
   158cc:	cmp	r0, #0
   158d0:	bge	159e0 <__assert_fail@plt+0x4aec>
   158d4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   158d8:	cmp	r0, #0
   158dc:	bge	15968 <__assert_fail@plt+0x4a74>
   158e0:	b	15900 <__assert_fail@plt+0x4a0c>
   158e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   158e8:	ldr	r1, [fp, #8]
   158ec:	mvn	r2, #0
   158f0:	udiv	r1, r2, r1
   158f4:	cmp	r0, r1
   158f8:	bcc	15a7c <__assert_fail@plt+0x4b88>
   158fc:	b	15a90 <__assert_fail@plt+0x4b9c>
   15900:	b	15904 <__assert_fail@plt+0x4a10>
   15904:	ldr	r0, [pc, #1656]	; 15f84 <__assert_fail@plt+0x5090>
   15908:	ldr	r1, [fp, #8]
   1590c:	cmp	r1, r0
   15910:	blt	15928 <__assert_fail@plt+0x4a34>
   15914:	b	15934 <__assert_fail@plt+0x4a40>
   15918:	ldr	r0, [fp, #8]
   1591c:	movw	r1, #0
   15920:	cmp	r1, r0
   15924:	bge	15934 <__assert_fail@plt+0x4a40>
   15928:	movw	r0, #1
   1592c:	str	r0, [fp, #-60]	; 0xffffffc4
   15930:	b	1594c <__assert_fail@plt+0x4a58>
   15934:	ldr	r0, [fp, #8]
   15938:	movw	r1, #0
   1593c:	sub	r0, r1, r0
   15940:	mvn	r1, #0
   15944:	udiv	r0, r1, r0
   15948:	str	r0, [fp, #-60]	; 0xffffffc4
   1594c:	ldr	r0, [fp, #-60]	; 0xffffffc4
   15950:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15954:	mvn	r2, #0
   15958:	sub	r1, r2, r1
   1595c:	cmp	r0, r1
   15960:	bls	15a7c <__assert_fail@plt+0x4b88>
   15964:	b	15a90 <__assert_fail@plt+0x4b9c>
   15968:	b	1596c <__assert_fail@plt+0x4a78>
   1596c:	b	159c4 <__assert_fail@plt+0x4ad0>
   15970:	b	159c4 <__assert_fail@plt+0x4ad0>
   15974:	ldr	r0, [fp, #8]
   15978:	cmn	r0, #1
   1597c:	bne	159c4 <__assert_fail@plt+0x4ad0>
   15980:	b	15984 <__assert_fail@plt+0x4a90>
   15984:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15988:	add	r0, r0, #0
   1598c:	movw	r1, #0
   15990:	cmp	r1, r0
   15994:	blt	15a7c <__assert_fail@plt+0x4b88>
   15998:	b	15a90 <__assert_fail@plt+0x4b9c>
   1599c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   159a0:	movw	r1, #0
   159a4:	cmp	r1, r0
   159a8:	bge	15a90 <__assert_fail@plt+0x4b9c>
   159ac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   159b0:	sub	r0, r0, #1
   159b4:	mvn	r1, #0
   159b8:	cmp	r1, r0
   159bc:	blt	15a7c <__assert_fail@plt+0x4b88>
   159c0:	b	15a90 <__assert_fail@plt+0x4b9c>
   159c4:	ldr	r0, [fp, #8]
   159c8:	movw	r1, #0
   159cc:	sdiv	r0, r1, r0
   159d0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   159d4:	cmp	r0, r1
   159d8:	blt	15a7c <__assert_fail@plt+0x4b88>
   159dc:	b	15a90 <__assert_fail@plt+0x4b9c>
   159e0:	ldr	r0, [fp, #8]
   159e4:	cmp	r0, #0
   159e8:	bne	159f0 <__assert_fail@plt+0x4afc>
   159ec:	b	15a90 <__assert_fail@plt+0x4b9c>
   159f0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   159f4:	cmp	r0, #0
   159f8:	bge	15a64 <__assert_fail@plt+0x4b70>
   159fc:	b	15a00 <__assert_fail@plt+0x4b0c>
   15a00:	b	15a48 <__assert_fail@plt+0x4b54>
   15a04:	b	15a48 <__assert_fail@plt+0x4b54>
   15a08:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15a0c:	cmn	r0, #1
   15a10:	bne	15a48 <__assert_fail@plt+0x4b54>
   15a14:	b	15a18 <__assert_fail@plt+0x4b24>
   15a18:	ldr	r0, [fp, #8]
   15a1c:	add	r0, r0, #0
   15a20:	movw	r1, #0
   15a24:	cmp	r1, r0
   15a28:	blt	15a7c <__assert_fail@plt+0x4b88>
   15a2c:	b	15a90 <__assert_fail@plt+0x4b9c>
   15a30:	ldr	r0, [fp, #8]
   15a34:	sub	r0, r0, #1
   15a38:	mvn	r1, #0
   15a3c:	cmp	r1, r0
   15a40:	blt	15a7c <__assert_fail@plt+0x4b88>
   15a44:	b	15a90 <__assert_fail@plt+0x4b9c>
   15a48:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15a4c:	movw	r1, #0
   15a50:	sdiv	r0, r1, r0
   15a54:	ldr	r1, [fp, #8]
   15a58:	cmp	r0, r1
   15a5c:	blt	15a7c <__assert_fail@plt+0x4b88>
   15a60:	b	15a90 <__assert_fail@plt+0x4b9c>
   15a64:	ldr	r0, [fp, #8]
   15a68:	mvn	r1, #0
   15a6c:	udiv	r0, r1, r0
   15a70:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15a74:	cmp	r0, r1
   15a78:	bcs	15a90 <__assert_fail@plt+0x4b9c>
   15a7c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15a80:	ldr	r1, [fp, #8]
   15a84:	mul	r0, r0, r1
   15a88:	str	r0, [fp, #-28]	; 0xffffffe4
   15a8c:	b	1633c <__assert_fail@plt+0x5448>
   15a90:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15a94:	ldr	r1, [fp, #8]
   15a98:	mul	r0, r0, r1
   15a9c:	str	r0, [fp, #-28]	; 0xffffffe4
   15aa0:	b	1634c <__assert_fail@plt+0x5458>
   15aa4:	b	15aa8 <__assert_fail@plt+0x4bb4>
   15aa8:	b	15aac <__assert_fail@plt+0x4bb8>
   15aac:	ldr	r0, [fp, #8]
   15ab0:	cmp	r0, #0
   15ab4:	bge	15bb8 <__assert_fail@plt+0x4cc4>
   15ab8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15abc:	cmp	r0, #0
   15ac0:	bge	15b4c <__assert_fail@plt+0x4c58>
   15ac4:	b	15ac8 <__assert_fail@plt+0x4bd4>
   15ac8:	ldr	r0, [pc, #1056]	; 15ef0 <__assert_fail@plt+0x4ffc>
   15acc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15ad0:	ldr	r2, [fp, #8]
   15ad4:	sdiv	r0, r0, r2
   15ad8:	cmp	r1, r0
   15adc:	blt	15c48 <__assert_fail@plt+0x4d54>
   15ae0:	b	15c5c <__assert_fail@plt+0x4d68>
   15ae4:	b	15ae8 <__assert_fail@plt+0x4bf4>
   15ae8:	ldr	r0, [pc, #1172]	; 15f84 <__assert_fail@plt+0x5090>
   15aec:	ldr	r1, [fp, #8]
   15af0:	cmp	r1, r0
   15af4:	blt	15b0c <__assert_fail@plt+0x4c18>
   15af8:	b	15b18 <__assert_fail@plt+0x4c24>
   15afc:	ldr	r0, [fp, #8]
   15b00:	movw	r1, #0
   15b04:	cmp	r1, r0
   15b08:	bge	15b18 <__assert_fail@plt+0x4c24>
   15b0c:	movw	r0, #0
   15b10:	str	r0, [fp, #-64]	; 0xffffffc0
   15b14:	b	15b30 <__assert_fail@plt+0x4c3c>
   15b18:	ldr	r0, [pc, #976]	; 15ef0 <__assert_fail@plt+0x4ffc>
   15b1c:	ldr	r1, [fp, #8]
   15b20:	movw	r2, #0
   15b24:	sub	r1, r2, r1
   15b28:	sdiv	r0, r0, r1
   15b2c:	str	r0, [fp, #-64]	; 0xffffffc0
   15b30:	ldr	r0, [fp, #-64]	; 0xffffffc0
   15b34:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15b38:	mvn	r2, #0
   15b3c:	sub	r1, r2, r1
   15b40:	cmp	r0, r1
   15b44:	ble	15c48 <__assert_fail@plt+0x4d54>
   15b48:	b	15c5c <__assert_fail@plt+0x4d68>
   15b4c:	ldr	r0, [fp, #8]
   15b50:	cmn	r0, #1
   15b54:	bne	15b9c <__assert_fail@plt+0x4ca8>
   15b58:	b	15b5c <__assert_fail@plt+0x4c68>
   15b5c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15b60:	add	r0, r0, #-2147483648	; 0x80000000
   15b64:	movw	r1, #0
   15b68:	cmp	r1, r0
   15b6c:	blt	15c48 <__assert_fail@plt+0x4d54>
   15b70:	b	15c5c <__assert_fail@plt+0x4d68>
   15b74:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15b78:	movw	r1, #0
   15b7c:	cmp	r1, r0
   15b80:	bge	15c5c <__assert_fail@plt+0x4d68>
   15b84:	ldr	r0, [pc, #868]	; 15ef0 <__assert_fail@plt+0x4ffc>
   15b88:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15b8c:	sub	r1, r1, #1
   15b90:	cmp	r0, r1
   15b94:	blt	15c48 <__assert_fail@plt+0x4d54>
   15b98:	b	15c5c <__assert_fail@plt+0x4d68>
   15b9c:	ldr	r0, [pc, #3136]	; 167e4 <__assert_fail@plt+0x58f0>
   15ba0:	ldr	r1, [fp, #8]
   15ba4:	sdiv	r0, r0, r1
   15ba8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15bac:	cmp	r0, r1
   15bb0:	blt	15c48 <__assert_fail@plt+0x4d54>
   15bb4:	b	15c5c <__assert_fail@plt+0x4d68>
   15bb8:	ldr	r0, [fp, #8]
   15bbc:	cmp	r0, #0
   15bc0:	bne	15bc8 <__assert_fail@plt+0x4cd4>
   15bc4:	b	15c5c <__assert_fail@plt+0x4d68>
   15bc8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15bcc:	cmp	r0, #0
   15bd0:	bge	15c30 <__assert_fail@plt+0x4d3c>
   15bd4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15bd8:	cmn	r0, #1
   15bdc:	bne	15c14 <__assert_fail@plt+0x4d20>
   15be0:	b	15be4 <__assert_fail@plt+0x4cf0>
   15be4:	ldr	r0, [fp, #8]
   15be8:	add	r0, r0, #-2147483648	; 0x80000000
   15bec:	movw	r1, #0
   15bf0:	cmp	r1, r0
   15bf4:	blt	15c48 <__assert_fail@plt+0x4d54>
   15bf8:	b	15c5c <__assert_fail@plt+0x4d68>
   15bfc:	ldr	r0, [pc, #748]	; 15ef0 <__assert_fail@plt+0x4ffc>
   15c00:	ldr	r1, [fp, #8]
   15c04:	sub	r1, r1, #1
   15c08:	cmp	r0, r1
   15c0c:	blt	15c48 <__assert_fail@plt+0x4d54>
   15c10:	b	15c5c <__assert_fail@plt+0x4d68>
   15c14:	ldr	r0, [pc, #3016]	; 167e4 <__assert_fail@plt+0x58f0>
   15c18:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15c1c:	sdiv	r0, r0, r1
   15c20:	ldr	r1, [fp, #8]
   15c24:	cmp	r0, r1
   15c28:	blt	15c48 <__assert_fail@plt+0x4d54>
   15c2c:	b	15c5c <__assert_fail@plt+0x4d68>
   15c30:	ldr	r0, [pc, #696]	; 15ef0 <__assert_fail@plt+0x4ffc>
   15c34:	ldr	r1, [fp, #8]
   15c38:	sdiv	r0, r0, r1
   15c3c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15c40:	cmp	r0, r1
   15c44:	bge	15c5c <__assert_fail@plt+0x4d68>
   15c48:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15c4c:	ldr	r1, [fp, #8]
   15c50:	mul	r0, r0, r1
   15c54:	str	r0, [fp, #-28]	; 0xffffffe4
   15c58:	b	1633c <__assert_fail@plt+0x5448>
   15c5c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15c60:	ldr	r1, [fp, #8]
   15c64:	mul	r0, r0, r1
   15c68:	str	r0, [fp, #-28]	; 0xffffffe4
   15c6c:	b	1634c <__assert_fail@plt+0x5458>
   15c70:	ldr	r0, [fp, #8]
   15c74:	cmp	r0, #0
   15c78:	bge	15d88 <__assert_fail@plt+0x4e94>
   15c7c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15c80:	cmp	r0, #0
   15c84:	bge	15d10 <__assert_fail@plt+0x4e1c>
   15c88:	b	15ca8 <__assert_fail@plt+0x4db4>
   15c8c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15c90:	ldr	r1, [fp, #8]
   15c94:	mvn	r2, #0
   15c98:	udiv	r1, r2, r1
   15c9c:	cmp	r0, r1
   15ca0:	bcc	15e24 <__assert_fail@plt+0x4f30>
   15ca4:	b	15e38 <__assert_fail@plt+0x4f44>
   15ca8:	b	15cac <__assert_fail@plt+0x4db8>
   15cac:	ldr	r0, [pc, #720]	; 15f84 <__assert_fail@plt+0x5090>
   15cb0:	ldr	r1, [fp, #8]
   15cb4:	cmp	r1, r0
   15cb8:	blt	15cd0 <__assert_fail@plt+0x4ddc>
   15cbc:	b	15cdc <__assert_fail@plt+0x4de8>
   15cc0:	ldr	r0, [fp, #8]
   15cc4:	movw	r1, #0
   15cc8:	cmp	r1, r0
   15ccc:	bge	15cdc <__assert_fail@plt+0x4de8>
   15cd0:	movw	r0, #1
   15cd4:	str	r0, [fp, #-68]	; 0xffffffbc
   15cd8:	b	15cf4 <__assert_fail@plt+0x4e00>
   15cdc:	ldr	r0, [fp, #8]
   15ce0:	movw	r1, #0
   15ce4:	sub	r0, r1, r0
   15ce8:	mvn	r1, #0
   15cec:	udiv	r0, r1, r0
   15cf0:	str	r0, [fp, #-68]	; 0xffffffbc
   15cf4:	ldr	r0, [fp, #-68]	; 0xffffffbc
   15cf8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15cfc:	mvn	r2, #0
   15d00:	sub	r1, r2, r1
   15d04:	cmp	r0, r1
   15d08:	bls	15e24 <__assert_fail@plt+0x4f30>
   15d0c:	b	15e38 <__assert_fail@plt+0x4f44>
   15d10:	b	15d14 <__assert_fail@plt+0x4e20>
   15d14:	b	15d6c <__assert_fail@plt+0x4e78>
   15d18:	b	15d6c <__assert_fail@plt+0x4e78>
   15d1c:	ldr	r0, [fp, #8]
   15d20:	cmn	r0, #1
   15d24:	bne	15d6c <__assert_fail@plt+0x4e78>
   15d28:	b	15d2c <__assert_fail@plt+0x4e38>
   15d2c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15d30:	add	r0, r0, #0
   15d34:	movw	r1, #0
   15d38:	cmp	r1, r0
   15d3c:	blt	15e24 <__assert_fail@plt+0x4f30>
   15d40:	b	15e38 <__assert_fail@plt+0x4f44>
   15d44:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15d48:	movw	r1, #0
   15d4c:	cmp	r1, r0
   15d50:	bge	15e38 <__assert_fail@plt+0x4f44>
   15d54:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15d58:	sub	r0, r0, #1
   15d5c:	mvn	r1, #0
   15d60:	cmp	r1, r0
   15d64:	blt	15e24 <__assert_fail@plt+0x4f30>
   15d68:	b	15e38 <__assert_fail@plt+0x4f44>
   15d6c:	ldr	r0, [fp, #8]
   15d70:	movw	r1, #0
   15d74:	sdiv	r0, r1, r0
   15d78:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15d7c:	cmp	r0, r1
   15d80:	blt	15e24 <__assert_fail@plt+0x4f30>
   15d84:	b	15e38 <__assert_fail@plt+0x4f44>
   15d88:	ldr	r0, [fp, #8]
   15d8c:	cmp	r0, #0
   15d90:	bne	15d98 <__assert_fail@plt+0x4ea4>
   15d94:	b	15e38 <__assert_fail@plt+0x4f44>
   15d98:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15d9c:	cmp	r0, #0
   15da0:	bge	15e0c <__assert_fail@plt+0x4f18>
   15da4:	b	15da8 <__assert_fail@plt+0x4eb4>
   15da8:	b	15df0 <__assert_fail@plt+0x4efc>
   15dac:	b	15df0 <__assert_fail@plt+0x4efc>
   15db0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15db4:	cmn	r0, #1
   15db8:	bne	15df0 <__assert_fail@plt+0x4efc>
   15dbc:	b	15dc0 <__assert_fail@plt+0x4ecc>
   15dc0:	ldr	r0, [fp, #8]
   15dc4:	add	r0, r0, #0
   15dc8:	movw	r1, #0
   15dcc:	cmp	r1, r0
   15dd0:	blt	15e24 <__assert_fail@plt+0x4f30>
   15dd4:	b	15e38 <__assert_fail@plt+0x4f44>
   15dd8:	ldr	r0, [fp, #8]
   15ddc:	sub	r0, r0, #1
   15de0:	mvn	r1, #0
   15de4:	cmp	r1, r0
   15de8:	blt	15e24 <__assert_fail@plt+0x4f30>
   15dec:	b	15e38 <__assert_fail@plt+0x4f44>
   15df0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15df4:	movw	r1, #0
   15df8:	sdiv	r0, r1, r0
   15dfc:	ldr	r1, [fp, #8]
   15e00:	cmp	r0, r1
   15e04:	blt	15e24 <__assert_fail@plt+0x4f30>
   15e08:	b	15e38 <__assert_fail@plt+0x4f44>
   15e0c:	ldr	r0, [fp, #8]
   15e10:	mvn	r1, #0
   15e14:	udiv	r0, r1, r0
   15e18:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15e1c:	cmp	r0, r1
   15e20:	bcs	15e38 <__assert_fail@plt+0x4f44>
   15e24:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15e28:	ldr	r1, [fp, #8]
   15e2c:	mul	r0, r0, r1
   15e30:	str	r0, [fp, #-28]	; 0xffffffe4
   15e34:	b	1633c <__assert_fail@plt+0x5448>
   15e38:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15e3c:	ldr	r1, [fp, #8]
   15e40:	mul	r0, r0, r1
   15e44:	str	r0, [fp, #-28]	; 0xffffffe4
   15e48:	b	1634c <__assert_fail@plt+0x5458>
   15e4c:	b	15e50 <__assert_fail@plt+0x4f5c>
   15e50:	ldr	r0, [fp, #8]
   15e54:	cmp	r0, #0
   15e58:	bge	15fe8 <__assert_fail@plt+0x50f4>
   15e5c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15e60:	cmp	r0, #0
   15e64:	bge	15f50 <__assert_fail@plt+0x505c>
   15e68:	b	15e6c <__assert_fail@plt+0x4f78>
   15e6c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15e70:	ldr	r1, [fp, #8]
   15e74:	asr	r3, r1, #31
   15e78:	mvn	r2, #0
   15e7c:	mvn	ip, #-2147483648	; 0x80000000
   15e80:	str	r0, [fp, #-72]	; 0xffffffb8
   15e84:	mov	r0, r2
   15e88:	str	r1, [fp, #-76]	; 0xffffffb4
   15e8c:	mov	r1, ip
   15e90:	ldr	r2, [fp, #-76]	; 0xffffffb4
   15e94:	bl	19e18 <__assert_fail@plt+0x8f24>
   15e98:	ldr	r2, [fp, #-72]	; 0xffffffb8
   15e9c:	subs	r0, r2, r0
   15ea0:	rscs	r1, r1, r2, asr #31
   15ea4:	str	r0, [fp, #-80]	; 0xffffffb0
   15ea8:	str	r1, [fp, #-84]	; 0xffffffac
   15eac:	blt	160c8 <__assert_fail@plt+0x51d4>
   15eb0:	b	160dc <__assert_fail@plt+0x51e8>
   15eb4:	b	15eb8 <__assert_fail@plt+0x4fc4>
   15eb8:	ldr	r0, [pc, #196]	; 15f84 <__assert_fail@plt+0x5090>
   15ebc:	ldr	r1, [fp, #8]
   15ec0:	cmp	r1, r0
   15ec4:	blt	15edc <__assert_fail@plt+0x4fe8>
   15ec8:	b	15ef4 <__assert_fail@plt+0x5000>
   15ecc:	ldr	r0, [fp, #8]
   15ed0:	movw	r1, #0
   15ed4:	cmp	r1, r0
   15ed8:	bge	15ef4 <__assert_fail@plt+0x5000>
   15edc:	mov	r0, #0
   15ee0:	mvn	r1, #0
   15ee4:	str	r1, [fp, #-88]	; 0xffffffa8
   15ee8:	str	r0, [fp, #-92]	; 0xffffffa4
   15eec:	b	15f28 <__assert_fail@plt+0x5034>
   15ef0:	svcvc	0x00ffffff
   15ef4:	ldr	r0, [fp, #8]
   15ef8:	rsb	r0, r0, #0
   15efc:	asr	r3, r0, #31
   15f00:	mvn	r1, #0
   15f04:	mvn	r2, #-2147483648	; 0x80000000
   15f08:	str	r0, [fp, #-96]	; 0xffffffa0
   15f0c:	mov	r0, r1
   15f10:	mov	r1, r2
   15f14:	ldr	r2, [fp, #-96]	; 0xffffffa0
   15f18:	bl	19e18 <__assert_fail@plt+0x8f24>
   15f1c:	str	r0, [fp, #-88]	; 0xffffffa8
   15f20:	str	r1, [fp, #-92]	; 0xffffffa4
   15f24:	b	15f28 <__assert_fail@plt+0x5034>
   15f28:	ldr	r0, [fp, #-92]	; 0xffffffa4
   15f2c:	ldr	r1, [fp, #-88]	; 0xffffffa8
   15f30:	ldr	r2, [fp, #-24]	; 0xffffffe8
   15f34:	mvn	r2, r2
   15f38:	subs	r1, r2, r1
   15f3c:	rscs	r0, r0, r2, asr #31
   15f40:	str	r1, [fp, #-100]	; 0xffffff9c
   15f44:	str	r0, [fp, #-104]	; 0xffffff98
   15f48:	bge	160c8 <__assert_fail@plt+0x51d4>
   15f4c:	b	160dc <__assert_fail@plt+0x51e8>
   15f50:	ldr	r0, [fp, #8]
   15f54:	cmn	r0, #1
   15f58:	bne	15fa8 <__assert_fail@plt+0x50b4>
   15f5c:	b	15f60 <__assert_fail@plt+0x506c>
   15f60:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15f64:	mov	r1, #-2147483648	; 0x80000000
   15f68:	add	r1, r1, r0, asr #31
   15f6c:	rsbs	r0, r0, #0
   15f70:	rscs	r1, r1, #0
   15f74:	str	r0, [fp, #-108]	; 0xffffff94
   15f78:	str	r1, [fp, #-112]	; 0xffffff90
   15f7c:	blt	160c8 <__assert_fail@plt+0x51d4>
   15f80:	b	160dc <__assert_fail@plt+0x51e8>
   15f84:	andhi	r0, r0, r1
   15f88:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15f8c:	movw	r1, #0
   15f90:	cmp	r1, r0
   15f94:	bge	160dc <__assert_fail@plt+0x51e8>
   15f98:	mov	r0, #0
   15f9c:	cmp	r0, #0
   15fa0:	bne	160c8 <__assert_fail@plt+0x51d4>
   15fa4:	b	160dc <__assert_fail@plt+0x51e8>
   15fa8:	ldr	r0, [fp, #8]
   15fac:	asr	r3, r0, #31
   15fb0:	mov	r1, #0
   15fb4:	mov	r2, #-2147483648	; 0x80000000
   15fb8:	str	r0, [fp, #-116]	; 0xffffff8c
   15fbc:	mov	r0, r1
   15fc0:	mov	r1, r2
   15fc4:	ldr	r2, [fp, #-116]	; 0xffffff8c
   15fc8:	bl	19e18 <__assert_fail@plt+0x8f24>
   15fcc:	ldr	r2, [fp, #-24]	; 0xffffffe8
   15fd0:	subs	r0, r0, r2
   15fd4:	sbcs	r1, r1, r2, asr #31
   15fd8:	str	r0, [fp, #-120]	; 0xffffff88
   15fdc:	str	r1, [fp, #-124]	; 0xffffff84
   15fe0:	blt	160c8 <__assert_fail@plt+0x51d4>
   15fe4:	b	160dc <__assert_fail@plt+0x51e8>
   15fe8:	ldr	r0, [fp, #8]
   15fec:	cmp	r0, #0
   15ff0:	bne	15ff8 <__assert_fail@plt+0x5104>
   15ff4:	b	160dc <__assert_fail@plt+0x51e8>
   15ff8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15ffc:	cmp	r0, #0
   16000:	bge	16088 <__assert_fail@plt+0x5194>
   16004:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16008:	cmn	r0, #1
   1600c:	bne	16048 <__assert_fail@plt+0x5154>
   16010:	b	16014 <__assert_fail@plt+0x5120>
   16014:	ldr	r0, [fp, #8]
   16018:	mov	r1, #-2147483648	; 0x80000000
   1601c:	add	r1, r1, r0, asr #31
   16020:	rsbs	r0, r0, #0
   16024:	rscs	r1, r1, #0
   16028:	str	r0, [fp, #-128]	; 0xffffff80
   1602c:	str	r1, [fp, #-132]	; 0xffffff7c
   16030:	blt	160c8 <__assert_fail@plt+0x51d4>
   16034:	b	160dc <__assert_fail@plt+0x51e8>
   16038:	mov	r0, #0
   1603c:	cmp	r0, #0
   16040:	bne	160c8 <__assert_fail@plt+0x51d4>
   16044:	b	160dc <__assert_fail@plt+0x51e8>
   16048:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1604c:	asr	r3, r0, #31
   16050:	mov	r1, #0
   16054:	mov	r2, #-2147483648	; 0x80000000
   16058:	str	r0, [fp, #-136]	; 0xffffff78
   1605c:	mov	r0, r1
   16060:	mov	r1, r2
   16064:	ldr	r2, [fp, #-136]	; 0xffffff78
   16068:	bl	19e18 <__assert_fail@plt+0x8f24>
   1606c:	ldr	r2, [fp, #8]
   16070:	subs	r0, r0, r2
   16074:	sbcs	r1, r1, r2, asr #31
   16078:	str	r0, [fp, #-140]	; 0xffffff74
   1607c:	str	r1, [fp, #-144]	; 0xffffff70
   16080:	blt	160c8 <__assert_fail@plt+0x51d4>
   16084:	b	160dc <__assert_fail@plt+0x51e8>
   16088:	ldr	r0, [fp, #8]
   1608c:	asr	r3, r0, #31
   16090:	mvn	r1, #0
   16094:	mvn	r2, #-2147483648	; 0x80000000
   16098:	str	r0, [fp, #-148]	; 0xffffff6c
   1609c:	mov	r0, r1
   160a0:	mov	r1, r2
   160a4:	ldr	r2, [fp, #-148]	; 0xffffff6c
   160a8:	bl	19e18 <__assert_fail@plt+0x8f24>
   160ac:	ldr	r2, [fp, #-24]	; 0xffffffe8
   160b0:	subs	r0, r0, r2
   160b4:	sbcs	r1, r1, r2, asr #31
   160b8:	str	r0, [fp, #-152]	; 0xffffff68
   160bc:	str	r1, [fp, #-156]	; 0xffffff64
   160c0:	bge	160dc <__assert_fail@plt+0x51e8>
   160c4:	b	160c8 <__assert_fail@plt+0x51d4>
   160c8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   160cc:	ldr	r1, [fp, #8]
   160d0:	mul	r0, r0, r1
   160d4:	str	r0, [fp, #-28]	; 0xffffffe4
   160d8:	b	1633c <__assert_fail@plt+0x5448>
   160dc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   160e0:	ldr	r1, [fp, #8]
   160e4:	mul	r0, r0, r1
   160e8:	str	r0, [fp, #-28]	; 0xffffffe4
   160ec:	b	1634c <__assert_fail@plt+0x5458>
   160f0:	ldr	r0, [fp, #8]
   160f4:	cmp	r0, #0
   160f8:	bge	16258 <__assert_fail@plt+0x5364>
   160fc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16100:	cmp	r0, #0
   16104:	bge	161e0 <__assert_fail@plt+0x52ec>
   16108:	b	16150 <__assert_fail@plt+0x525c>
   1610c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16110:	ldr	r1, [fp, #8]
   16114:	asr	r3, r1, #31
   16118:	mvn	r2, #0
   1611c:	str	r0, [fp, #-160]	; 0xffffff60
   16120:	mov	r0, r2
   16124:	str	r1, [fp, #-164]	; 0xffffff5c
   16128:	mov	r1, r2
   1612c:	ldr	r2, [fp, #-164]	; 0xffffff5c
   16130:	bl	19eec <__assert_fail@plt+0x8ff8>
   16134:	ldr	r2, [fp, #-160]	; 0xffffff60
   16138:	subs	r0, r2, r0
   1613c:	rscs	r1, r1, r2, asr #31
   16140:	str	r0, [fp, #-168]	; 0xffffff58
   16144:	str	r1, [fp, #-172]	; 0xffffff54
   16148:	bcc	16314 <__assert_fail@plt+0x5420>
   1614c:	b	16328 <__assert_fail@plt+0x5434>
   16150:	b	16154 <__assert_fail@plt+0x5260>
   16154:	ldr	r0, [pc, #-472]	; 15f84 <__assert_fail@plt+0x5090>
   16158:	ldr	r1, [fp, #8]
   1615c:	cmp	r1, r0
   16160:	blt	16178 <__assert_fail@plt+0x5284>
   16164:	b	1618c <__assert_fail@plt+0x5298>
   16168:	ldr	r0, [fp, #8]
   1616c:	movw	r1, #0
   16170:	cmp	r1, r0
   16174:	bge	1618c <__assert_fail@plt+0x5298>
   16178:	mov	r0, #1
   1617c:	mvn	r1, #0
   16180:	str	r1, [fp, #-176]	; 0xffffff50
   16184:	str	r0, [fp, #-180]	; 0xffffff4c
   16188:	b	161b8 <__assert_fail@plt+0x52c4>
   1618c:	ldr	r0, [fp, #8]
   16190:	rsb	r0, r0, #0
   16194:	asr	r3, r0, #31
   16198:	mvn	r1, #0
   1619c:	str	r0, [fp, #-184]	; 0xffffff48
   161a0:	mov	r0, r1
   161a4:	ldr	r2, [fp, #-184]	; 0xffffff48
   161a8:	bl	19eec <__assert_fail@plt+0x8ff8>
   161ac:	str	r0, [fp, #-176]	; 0xffffff50
   161b0:	str	r1, [fp, #-180]	; 0xffffff4c
   161b4:	b	161b8 <__assert_fail@plt+0x52c4>
   161b8:	ldr	r0, [fp, #-180]	; 0xffffff4c
   161bc:	ldr	r1, [fp, #-176]	; 0xffffff50
   161c0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   161c4:	mvn	r2, r2
   161c8:	subs	r1, r2, r1
   161cc:	rscs	r0, r0, r2, asr #31
   161d0:	str	r1, [sp, #188]	; 0xbc
   161d4:	str	r0, [sp, #184]	; 0xb8
   161d8:	bcs	16314 <__assert_fail@plt+0x5420>
   161dc:	b	16328 <__assert_fail@plt+0x5434>
   161e0:	b	161e4 <__assert_fail@plt+0x52f0>
   161e4:	b	1623c <__assert_fail@plt+0x5348>
   161e8:	b	1623c <__assert_fail@plt+0x5348>
   161ec:	ldr	r0, [fp, #8]
   161f0:	cmn	r0, #1
   161f4:	bne	1623c <__assert_fail@plt+0x5348>
   161f8:	b	161fc <__assert_fail@plt+0x5308>
   161fc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16200:	add	r0, r0, #0
   16204:	movw	r1, #0
   16208:	cmp	r1, r0
   1620c:	blt	16314 <__assert_fail@plt+0x5420>
   16210:	b	16328 <__assert_fail@plt+0x5434>
   16214:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16218:	movw	r1, #0
   1621c:	cmp	r1, r0
   16220:	bge	16328 <__assert_fail@plt+0x5434>
   16224:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16228:	sub	r0, r0, #1
   1622c:	mvn	r1, #0
   16230:	cmp	r1, r0
   16234:	blt	16314 <__assert_fail@plt+0x5420>
   16238:	b	16328 <__assert_fail@plt+0x5434>
   1623c:	ldr	r0, [fp, #8]
   16240:	movw	r1, #0
   16244:	sdiv	r0, r1, r0
   16248:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1624c:	cmp	r0, r1
   16250:	blt	16314 <__assert_fail@plt+0x5420>
   16254:	b	16328 <__assert_fail@plt+0x5434>
   16258:	ldr	r0, [fp, #8]
   1625c:	cmp	r0, #0
   16260:	bne	16268 <__assert_fail@plt+0x5374>
   16264:	b	16328 <__assert_fail@plt+0x5434>
   16268:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1626c:	cmp	r0, #0
   16270:	bge	162dc <__assert_fail@plt+0x53e8>
   16274:	b	16278 <__assert_fail@plt+0x5384>
   16278:	b	162c0 <__assert_fail@plt+0x53cc>
   1627c:	b	162c0 <__assert_fail@plt+0x53cc>
   16280:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16284:	cmn	r0, #1
   16288:	bne	162c0 <__assert_fail@plt+0x53cc>
   1628c:	b	16290 <__assert_fail@plt+0x539c>
   16290:	ldr	r0, [fp, #8]
   16294:	add	r0, r0, #0
   16298:	movw	r1, #0
   1629c:	cmp	r1, r0
   162a0:	blt	16314 <__assert_fail@plt+0x5420>
   162a4:	b	16328 <__assert_fail@plt+0x5434>
   162a8:	ldr	r0, [fp, #8]
   162ac:	sub	r0, r0, #1
   162b0:	mvn	r1, #0
   162b4:	cmp	r1, r0
   162b8:	blt	16314 <__assert_fail@plt+0x5420>
   162bc:	b	16328 <__assert_fail@plt+0x5434>
   162c0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   162c4:	movw	r1, #0
   162c8:	sdiv	r0, r1, r0
   162cc:	ldr	r1, [fp, #8]
   162d0:	cmp	r0, r1
   162d4:	blt	16314 <__assert_fail@plt+0x5420>
   162d8:	b	16328 <__assert_fail@plt+0x5434>
   162dc:	ldr	r0, [fp, #8]
   162e0:	asr	r3, r0, #31
   162e4:	mvn	r1, #0
   162e8:	str	r0, [sp, #180]	; 0xb4
   162ec:	mov	r0, r1
   162f0:	ldr	r2, [sp, #180]	; 0xb4
   162f4:	bl	19eec <__assert_fail@plt+0x8ff8>
   162f8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   162fc:	subs	r0, r0, r2
   16300:	sbcs	r1, r1, r2, asr #31
   16304:	str	r0, [sp, #176]	; 0xb0
   16308:	str	r1, [sp, #172]	; 0xac
   1630c:	bcs	16328 <__assert_fail@plt+0x5434>
   16310:	b	16314 <__assert_fail@plt+0x5420>
   16314:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16318:	ldr	r1, [fp, #8]
   1631c:	mul	r0, r0, r1
   16320:	str	r0, [fp, #-28]	; 0xffffffe4
   16324:	b	1633c <__assert_fail@plt+0x5448>
   16328:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1632c:	ldr	r1, [fp, #8]
   16330:	mul	r0, r0, r1
   16334:	str	r0, [fp, #-28]	; 0xffffffe4
   16338:	b	1634c <__assert_fail@plt+0x5458>
   1633c:	ldr	r0, [pc, #-1108]	; 15ef0 <__assert_fail@plt+0x4ffc>
   16340:	str	r0, [sp, #168]	; 0xa8
   16344:	b	1636c <__assert_fail@plt+0x5478>
   16348:			; <UNDEFINED> instruction: 0xffff8000
   1634c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   16350:	cmp	r0, #64	; 0x40
   16354:	movw	r0, #0
   16358:	movlt	r0, #1
   1635c:	tst	r0, #1
   16360:	movw	r0, #64	; 0x40
   16364:	moveq	r0, #0
   16368:	str	r0, [sp, #168]	; 0xa8
   1636c:	ldr	r0, [sp, #168]	; 0xa8
   16370:	str	r0, [fp, #-32]	; 0xffffffe0
   16374:	ldr	r0, [fp, #-32]	; 0xffffffe0
   16378:	cmp	r0, #0
   1637c:	beq	163ac <__assert_fail@plt+0x54b8>
   16380:	ldr	r0, [fp, #-32]	; 0xffffffe0
   16384:	ldr	r1, [fp, #8]
   16388:	sdiv	r0, r0, r1
   1638c:	str	r0, [fp, #-24]	; 0xffffffe8
   16390:	ldr	r0, [fp, #-32]	; 0xffffffe0
   16394:	mov	r1, r0
   16398:	ldr	r2, [fp, #8]
   1639c:	sdiv	r3, r0, r2
   163a0:	mls	r0, r3, r2, r0
   163a4:	sub	r0, r1, r0
   163a8:	str	r0, [fp, #-28]	; 0xffffffe4
   163ac:	ldr	r0, [fp, #-4]
   163b0:	movw	r1, #0
   163b4:	cmp	r0, r1
   163b8:	bne	163c8 <__assert_fail@plt+0x54d4>
   163bc:	ldr	r0, [fp, #-8]
   163c0:	movw	r1, #0
   163c4:	str	r1, [r0]
   163c8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   163cc:	ldr	r1, [fp, #-20]	; 0xffffffec
   163d0:	sub	r0, r0, r1
   163d4:	ldr	r1, [fp, #-12]
   163d8:	cmp	r0, r1
   163dc:	bge	17814 <__assert_fail@plt+0x6920>
   163e0:	ldr	r0, [fp, #-20]	; 0xffffffec
   163e4:	ldr	r1, [fp, #-12]
   163e8:	add	r1, r0, r1
   163ec:	mov	r2, #1
   163f0:	cmp	r1, r0
   163f4:	movwvc	r2, #0
   163f8:	str	r1, [fp, #-24]	; 0xffffffe8
   163fc:	tst	r2, #1
   16400:	bne	17810 <__assert_fail@plt+0x691c>
   16404:	ldr	r0, [fp, #-16]
   16408:	movw	r1, #0
   1640c:	cmp	r1, r0
   16410:	bgt	16424 <__assert_fail@plt+0x5530>
   16414:	ldr	r0, [fp, #-16]
   16418:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1641c:	cmp	r0, r1
   16420:	blt	17810 <__assert_fail@plt+0x691c>
   16424:	b	16800 <__assert_fail@plt+0x590c>
   16428:	b	1642c <__assert_fail@plt+0x5538>
   1642c:	ldr	r0, [fp, #8]
   16430:	cmp	r0, #0
   16434:	bge	16548 <__assert_fail@plt+0x5654>
   16438:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1643c:	cmp	r0, #0
   16440:	bge	164cc <__assert_fail@plt+0x55d8>
   16444:	b	16448 <__assert_fail@plt+0x5554>
   16448:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1644c:	ldr	r1, [fp, #8]
   16450:	movw	r2, #127	; 0x7f
   16454:	sdiv	r1, r2, r1
   16458:	cmp	r0, r1
   1645c:	blt	165e8 <__assert_fail@plt+0x56f4>
   16460:	b	16600 <__assert_fail@plt+0x570c>
   16464:	b	16468 <__assert_fail@plt+0x5574>
   16468:	ldr	r0, [pc, #-1260]	; 15f84 <__assert_fail@plt+0x5090>
   1646c:	ldr	r1, [fp, #8]
   16470:	cmp	r1, r0
   16474:	blt	1648c <__assert_fail@plt+0x5598>
   16478:	b	16498 <__assert_fail@plt+0x55a4>
   1647c:	ldr	r0, [fp, #8]
   16480:	movw	r1, #0
   16484:	cmp	r1, r0
   16488:	bge	16498 <__assert_fail@plt+0x55a4>
   1648c:	movw	r0, #0
   16490:	str	r0, [sp, #164]	; 0xa4
   16494:	b	164b0 <__assert_fail@plt+0x55bc>
   16498:	ldr	r0, [fp, #8]
   1649c:	movw	r1, #0
   164a0:	sub	r0, r1, r0
   164a4:	movw	r1, #127	; 0x7f
   164a8:	sdiv	r0, r1, r0
   164ac:	str	r0, [sp, #164]	; 0xa4
   164b0:	ldr	r0, [sp, #164]	; 0xa4
   164b4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   164b8:	mvn	r2, #0
   164bc:	sub	r1, r2, r1
   164c0:	cmp	r0, r1
   164c4:	ble	165e8 <__assert_fail@plt+0x56f4>
   164c8:	b	16600 <__assert_fail@plt+0x570c>
   164cc:	b	164d0 <__assert_fail@plt+0x55dc>
   164d0:	b	1652c <__assert_fail@plt+0x5638>
   164d4:	b	1652c <__assert_fail@plt+0x5638>
   164d8:	ldr	r0, [fp, #8]
   164dc:	cmn	r0, #1
   164e0:	bne	1652c <__assert_fail@plt+0x5638>
   164e4:	b	164e8 <__assert_fail@plt+0x55f4>
   164e8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   164ec:	mvn	r1, #127	; 0x7f
   164f0:	add	r0, r0, r1
   164f4:	movw	r1, #0
   164f8:	cmp	r1, r0
   164fc:	blt	165e8 <__assert_fail@plt+0x56f4>
   16500:	b	16600 <__assert_fail@plt+0x570c>
   16504:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16508:	movw	r1, #0
   1650c:	cmp	r1, r0
   16510:	bge	16600 <__assert_fail@plt+0x570c>
   16514:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16518:	sub	r0, r0, #1
   1651c:	movw	r1, #127	; 0x7f
   16520:	cmp	r1, r0
   16524:	blt	165e8 <__assert_fail@plt+0x56f4>
   16528:	b	16600 <__assert_fail@plt+0x570c>
   1652c:	ldr	r0, [fp, #8]
   16530:	mvn	r1, #127	; 0x7f
   16534:	sdiv	r0, r1, r0
   16538:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1653c:	cmp	r0, r1
   16540:	blt	165e8 <__assert_fail@plt+0x56f4>
   16544:	b	16600 <__assert_fail@plt+0x570c>
   16548:	ldr	r0, [fp, #8]
   1654c:	cmp	r0, #0
   16550:	bne	16558 <__assert_fail@plt+0x5664>
   16554:	b	16600 <__assert_fail@plt+0x570c>
   16558:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1655c:	cmp	r0, #0
   16560:	bge	165d0 <__assert_fail@plt+0x56dc>
   16564:	b	16568 <__assert_fail@plt+0x5674>
   16568:	b	165b4 <__assert_fail@plt+0x56c0>
   1656c:	b	165b4 <__assert_fail@plt+0x56c0>
   16570:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16574:	cmn	r0, #1
   16578:	bne	165b4 <__assert_fail@plt+0x56c0>
   1657c:	b	16580 <__assert_fail@plt+0x568c>
   16580:	ldr	r0, [fp, #8]
   16584:	mvn	r1, #127	; 0x7f
   16588:	add	r0, r0, r1
   1658c:	movw	r1, #0
   16590:	cmp	r1, r0
   16594:	blt	165e8 <__assert_fail@plt+0x56f4>
   16598:	b	16600 <__assert_fail@plt+0x570c>
   1659c:	ldr	r0, [fp, #8]
   165a0:	sub	r0, r0, #1
   165a4:	movw	r1, #127	; 0x7f
   165a8:	cmp	r1, r0
   165ac:	blt	165e8 <__assert_fail@plt+0x56f4>
   165b0:	b	16600 <__assert_fail@plt+0x570c>
   165b4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   165b8:	mvn	r1, #127	; 0x7f
   165bc:	sdiv	r0, r1, r0
   165c0:	ldr	r1, [fp, #8]
   165c4:	cmp	r0, r1
   165c8:	blt	165e8 <__assert_fail@plt+0x56f4>
   165cc:	b	16600 <__assert_fail@plt+0x570c>
   165d0:	ldr	r0, [fp, #8]
   165d4:	movw	r1, #127	; 0x7f
   165d8:	sdiv	r0, r1, r0
   165dc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   165e0:	cmp	r0, r1
   165e4:	bge	16600 <__assert_fail@plt+0x570c>
   165e8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   165ec:	ldr	r1, [fp, #8]
   165f0:	mul	r0, r0, r1
   165f4:	sxtb	r0, r0
   165f8:	str	r0, [fp, #-28]	; 0xffffffe4
   165fc:	b	17810 <__assert_fail@plt+0x691c>
   16600:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16604:	ldr	r1, [fp, #8]
   16608:	mul	r0, r0, r1
   1660c:	sxtb	r0, r0
   16610:	str	r0, [fp, #-28]	; 0xffffffe4
   16614:	b	17814 <__assert_fail@plt+0x6920>
   16618:	ldr	r0, [fp, #8]
   1661c:	cmp	r0, #0
   16620:	bge	16730 <__assert_fail@plt+0x583c>
   16624:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16628:	cmp	r0, #0
   1662c:	bge	166b8 <__assert_fail@plt+0x57c4>
   16630:	b	16634 <__assert_fail@plt+0x5740>
   16634:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16638:	ldr	r1, [fp, #8]
   1663c:	movw	r2, #255	; 0xff
   16640:	sdiv	r1, r2, r1
   16644:	cmp	r0, r1
   16648:	blt	167cc <__assert_fail@plt+0x58d8>
   1664c:	b	167e8 <__assert_fail@plt+0x58f4>
   16650:	b	16654 <__assert_fail@plt+0x5760>
   16654:	ldr	r0, [pc, #-1752]	; 15f84 <__assert_fail@plt+0x5090>
   16658:	ldr	r1, [fp, #8]
   1665c:	cmp	r1, r0
   16660:	blt	16678 <__assert_fail@plt+0x5784>
   16664:	b	16684 <__assert_fail@plt+0x5790>
   16668:	ldr	r0, [fp, #8]
   1666c:	movw	r1, #0
   16670:	cmp	r1, r0
   16674:	bge	16684 <__assert_fail@plt+0x5790>
   16678:	movw	r0, #0
   1667c:	str	r0, [sp, #160]	; 0xa0
   16680:	b	1669c <__assert_fail@plt+0x57a8>
   16684:	ldr	r0, [fp, #8]
   16688:	movw	r1, #0
   1668c:	sub	r0, r1, r0
   16690:	movw	r1, #255	; 0xff
   16694:	sdiv	r0, r1, r0
   16698:	str	r0, [sp, #160]	; 0xa0
   1669c:	ldr	r0, [sp, #160]	; 0xa0
   166a0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   166a4:	mvn	r2, #0
   166a8:	sub	r1, r2, r1
   166ac:	cmp	r0, r1
   166b0:	ble	167cc <__assert_fail@plt+0x58d8>
   166b4:	b	167e8 <__assert_fail@plt+0x58f4>
   166b8:	b	166bc <__assert_fail@plt+0x57c8>
   166bc:	b	16714 <__assert_fail@plt+0x5820>
   166c0:	b	16714 <__assert_fail@plt+0x5820>
   166c4:	ldr	r0, [fp, #8]
   166c8:	cmn	r0, #1
   166cc:	bne	16714 <__assert_fail@plt+0x5820>
   166d0:	b	166d4 <__assert_fail@plt+0x57e0>
   166d4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   166d8:	add	r0, r0, #0
   166dc:	movw	r1, #0
   166e0:	cmp	r1, r0
   166e4:	blt	167cc <__assert_fail@plt+0x58d8>
   166e8:	b	167e8 <__assert_fail@plt+0x58f4>
   166ec:	ldr	r0, [fp, #-24]	; 0xffffffe8
   166f0:	movw	r1, #0
   166f4:	cmp	r1, r0
   166f8:	bge	167e8 <__assert_fail@plt+0x58f4>
   166fc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16700:	sub	r0, r0, #1
   16704:	mvn	r1, #0
   16708:	cmp	r1, r0
   1670c:	blt	167cc <__assert_fail@plt+0x58d8>
   16710:	b	167e8 <__assert_fail@plt+0x58f4>
   16714:	ldr	r0, [fp, #8]
   16718:	movw	r1, #0
   1671c:	sdiv	r0, r1, r0
   16720:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16724:	cmp	r0, r1
   16728:	blt	167cc <__assert_fail@plt+0x58d8>
   1672c:	b	167e8 <__assert_fail@plt+0x58f4>
   16730:	ldr	r0, [fp, #8]
   16734:	cmp	r0, #0
   16738:	bne	16740 <__assert_fail@plt+0x584c>
   1673c:	b	167e8 <__assert_fail@plt+0x58f4>
   16740:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16744:	cmp	r0, #0
   16748:	bge	167b4 <__assert_fail@plt+0x58c0>
   1674c:	b	16750 <__assert_fail@plt+0x585c>
   16750:	b	16798 <__assert_fail@plt+0x58a4>
   16754:	b	16798 <__assert_fail@plt+0x58a4>
   16758:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1675c:	cmn	r0, #1
   16760:	bne	16798 <__assert_fail@plt+0x58a4>
   16764:	b	16768 <__assert_fail@plt+0x5874>
   16768:	ldr	r0, [fp, #8]
   1676c:	add	r0, r0, #0
   16770:	movw	r1, #0
   16774:	cmp	r1, r0
   16778:	blt	167cc <__assert_fail@plt+0x58d8>
   1677c:	b	167e8 <__assert_fail@plt+0x58f4>
   16780:	ldr	r0, [fp, #8]
   16784:	sub	r0, r0, #1
   16788:	mvn	r1, #0
   1678c:	cmp	r1, r0
   16790:	blt	167cc <__assert_fail@plt+0x58d8>
   16794:	b	167e8 <__assert_fail@plt+0x58f4>
   16798:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1679c:	movw	r1, #0
   167a0:	sdiv	r0, r1, r0
   167a4:	ldr	r1, [fp, #8]
   167a8:	cmp	r0, r1
   167ac:	blt	167cc <__assert_fail@plt+0x58d8>
   167b0:	b	167e8 <__assert_fail@plt+0x58f4>
   167b4:	ldr	r0, [fp, #8]
   167b8:	movw	r1, #255	; 0xff
   167bc:	sdiv	r0, r1, r0
   167c0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   167c4:	cmp	r0, r1
   167c8:	bge	167e8 <__assert_fail@plt+0x58f4>
   167cc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   167d0:	ldr	r1, [fp, #8]
   167d4:	mul	r0, r0, r1
   167d8:	and	r0, r0, #255	; 0xff
   167dc:	str	r0, [fp, #-28]	; 0xffffffe4
   167e0:	b	17810 <__assert_fail@plt+0x691c>
   167e4:	andhi	r0, r0, r0
   167e8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   167ec:	ldr	r1, [fp, #8]
   167f0:	mul	r0, r0, r1
   167f4:	and	r0, r0, #255	; 0xff
   167f8:	str	r0, [fp, #-28]	; 0xffffffe4
   167fc:	b	17814 <__assert_fail@plt+0x6920>
   16800:	b	16bd8 <__assert_fail@plt+0x5ce4>
   16804:	b	16808 <__assert_fail@plt+0x5914>
   16808:	ldr	r0, [fp, #8]
   1680c:	cmp	r0, #0
   16810:	bge	16924 <__assert_fail@plt+0x5a30>
   16814:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16818:	cmp	r0, #0
   1681c:	bge	168a8 <__assert_fail@plt+0x59b4>
   16820:	b	16824 <__assert_fail@plt+0x5930>
   16824:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16828:	ldr	r1, [fp, #8]
   1682c:	movw	r2, #32767	; 0x7fff
   16830:	sdiv	r1, r2, r1
   16834:	cmp	r0, r1
   16838:	blt	169c4 <__assert_fail@plt+0x5ad0>
   1683c:	b	169dc <__assert_fail@plt+0x5ae8>
   16840:	b	16844 <__assert_fail@plt+0x5950>
   16844:	ldr	r0, [pc, #4084]	; 17840 <__assert_fail@plt+0x694c>
   16848:	ldr	r1, [fp, #8]
   1684c:	cmp	r1, r0
   16850:	blt	16868 <__assert_fail@plt+0x5974>
   16854:	b	16874 <__assert_fail@plt+0x5980>
   16858:	ldr	r0, [fp, #8]
   1685c:	movw	r1, #0
   16860:	cmp	r1, r0
   16864:	bge	16874 <__assert_fail@plt+0x5980>
   16868:	movw	r0, #0
   1686c:	str	r0, [sp, #156]	; 0x9c
   16870:	b	1688c <__assert_fail@plt+0x5998>
   16874:	ldr	r0, [fp, #8]
   16878:	movw	r1, #0
   1687c:	sub	r0, r1, r0
   16880:	movw	r1, #32767	; 0x7fff
   16884:	sdiv	r0, r1, r0
   16888:	str	r0, [sp, #156]	; 0x9c
   1688c:	ldr	r0, [sp, #156]	; 0x9c
   16890:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16894:	mvn	r2, #0
   16898:	sub	r1, r2, r1
   1689c:	cmp	r0, r1
   168a0:	ble	169c4 <__assert_fail@plt+0x5ad0>
   168a4:	b	169dc <__assert_fail@plt+0x5ae8>
   168a8:	b	168ac <__assert_fail@plt+0x59b8>
   168ac:	b	16908 <__assert_fail@plt+0x5a14>
   168b0:	b	16908 <__assert_fail@plt+0x5a14>
   168b4:	ldr	r0, [fp, #8]
   168b8:	cmn	r0, #1
   168bc:	bne	16908 <__assert_fail@plt+0x5a14>
   168c0:	b	168c4 <__assert_fail@plt+0x59d0>
   168c4:	ldr	r0, [pc, #3964]	; 17848 <__assert_fail@plt+0x6954>
   168c8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   168cc:	add	r0, r1, r0
   168d0:	movw	r1, #0
   168d4:	cmp	r1, r0
   168d8:	blt	169c4 <__assert_fail@plt+0x5ad0>
   168dc:	b	169dc <__assert_fail@plt+0x5ae8>
   168e0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   168e4:	movw	r1, #0
   168e8:	cmp	r1, r0
   168ec:	bge	169dc <__assert_fail@plt+0x5ae8>
   168f0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   168f4:	sub	r0, r0, #1
   168f8:	movw	r1, #32767	; 0x7fff
   168fc:	cmp	r1, r0
   16900:	blt	169c4 <__assert_fail@plt+0x5ad0>
   16904:	b	169dc <__assert_fail@plt+0x5ae8>
   16908:	ldr	r0, [pc, #3896]	; 17848 <__assert_fail@plt+0x6954>
   1690c:	ldr	r1, [fp, #8]
   16910:	sdiv	r0, r0, r1
   16914:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16918:	cmp	r0, r1
   1691c:	blt	169c4 <__assert_fail@plt+0x5ad0>
   16920:	b	169dc <__assert_fail@plt+0x5ae8>
   16924:	ldr	r0, [fp, #8]
   16928:	cmp	r0, #0
   1692c:	bne	16934 <__assert_fail@plt+0x5a40>
   16930:	b	169dc <__assert_fail@plt+0x5ae8>
   16934:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16938:	cmp	r0, #0
   1693c:	bge	169ac <__assert_fail@plt+0x5ab8>
   16940:	b	16944 <__assert_fail@plt+0x5a50>
   16944:	b	16990 <__assert_fail@plt+0x5a9c>
   16948:	b	16990 <__assert_fail@plt+0x5a9c>
   1694c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16950:	cmn	r0, #1
   16954:	bne	16990 <__assert_fail@plt+0x5a9c>
   16958:	b	1695c <__assert_fail@plt+0x5a68>
   1695c:	ldr	r0, [pc, #3812]	; 17848 <__assert_fail@plt+0x6954>
   16960:	ldr	r1, [fp, #8]
   16964:	add	r0, r1, r0
   16968:	movw	r1, #0
   1696c:	cmp	r1, r0
   16970:	blt	169c4 <__assert_fail@plt+0x5ad0>
   16974:	b	169dc <__assert_fail@plt+0x5ae8>
   16978:	ldr	r0, [fp, #8]
   1697c:	sub	r0, r0, #1
   16980:	movw	r1, #32767	; 0x7fff
   16984:	cmp	r1, r0
   16988:	blt	169c4 <__assert_fail@plt+0x5ad0>
   1698c:	b	169dc <__assert_fail@plt+0x5ae8>
   16990:	ldr	r0, [pc, #3760]	; 17848 <__assert_fail@plt+0x6954>
   16994:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16998:	sdiv	r0, r0, r1
   1699c:	ldr	r1, [fp, #8]
   169a0:	cmp	r0, r1
   169a4:	blt	169c4 <__assert_fail@plt+0x5ad0>
   169a8:	b	169dc <__assert_fail@plt+0x5ae8>
   169ac:	ldr	r0, [fp, #8]
   169b0:	movw	r1, #32767	; 0x7fff
   169b4:	sdiv	r0, r1, r0
   169b8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   169bc:	cmp	r0, r1
   169c0:	bge	169dc <__assert_fail@plt+0x5ae8>
   169c4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   169c8:	ldr	r1, [fp, #8]
   169cc:	mul	r0, r0, r1
   169d0:	sxth	r0, r0
   169d4:	str	r0, [fp, #-28]	; 0xffffffe4
   169d8:	b	17810 <__assert_fail@plt+0x691c>
   169dc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   169e0:	ldr	r1, [fp, #8]
   169e4:	mul	r0, r0, r1
   169e8:	sxth	r0, r0
   169ec:	str	r0, [fp, #-28]	; 0xffffffe4
   169f0:	b	17814 <__assert_fail@plt+0x6920>
   169f4:	ldr	r0, [fp, #8]
   169f8:	cmp	r0, #0
   169fc:	bge	16b0c <__assert_fail@plt+0x5c18>
   16a00:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16a04:	cmp	r0, #0
   16a08:	bge	16a94 <__assert_fail@plt+0x5ba0>
   16a0c:	b	16a10 <__assert_fail@plt+0x5b1c>
   16a10:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16a14:	ldr	r1, [fp, #8]
   16a18:	movw	r2, #65535	; 0xffff
   16a1c:	sdiv	r1, r2, r1
   16a20:	cmp	r0, r1
   16a24:	blt	16ba8 <__assert_fail@plt+0x5cb4>
   16a28:	b	16bc0 <__assert_fail@plt+0x5ccc>
   16a2c:	b	16a30 <__assert_fail@plt+0x5b3c>
   16a30:	ldr	r0, [pc, #3592]	; 17840 <__assert_fail@plt+0x694c>
   16a34:	ldr	r1, [fp, #8]
   16a38:	cmp	r1, r0
   16a3c:	blt	16a54 <__assert_fail@plt+0x5b60>
   16a40:	b	16a60 <__assert_fail@plt+0x5b6c>
   16a44:	ldr	r0, [fp, #8]
   16a48:	movw	r1, #0
   16a4c:	cmp	r1, r0
   16a50:	bge	16a60 <__assert_fail@plt+0x5b6c>
   16a54:	movw	r0, #0
   16a58:	str	r0, [sp, #152]	; 0x98
   16a5c:	b	16a78 <__assert_fail@plt+0x5b84>
   16a60:	ldr	r0, [fp, #8]
   16a64:	movw	r1, #0
   16a68:	sub	r0, r1, r0
   16a6c:	movw	r1, #65535	; 0xffff
   16a70:	sdiv	r0, r1, r0
   16a74:	str	r0, [sp, #152]	; 0x98
   16a78:	ldr	r0, [sp, #152]	; 0x98
   16a7c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16a80:	mvn	r2, #0
   16a84:	sub	r1, r2, r1
   16a88:	cmp	r0, r1
   16a8c:	ble	16ba8 <__assert_fail@plt+0x5cb4>
   16a90:	b	16bc0 <__assert_fail@plt+0x5ccc>
   16a94:	b	16a98 <__assert_fail@plt+0x5ba4>
   16a98:	b	16af0 <__assert_fail@plt+0x5bfc>
   16a9c:	b	16af0 <__assert_fail@plt+0x5bfc>
   16aa0:	ldr	r0, [fp, #8]
   16aa4:	cmn	r0, #1
   16aa8:	bne	16af0 <__assert_fail@plt+0x5bfc>
   16aac:	b	16ab0 <__assert_fail@plt+0x5bbc>
   16ab0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16ab4:	add	r0, r0, #0
   16ab8:	movw	r1, #0
   16abc:	cmp	r1, r0
   16ac0:	blt	16ba8 <__assert_fail@plt+0x5cb4>
   16ac4:	b	16bc0 <__assert_fail@plt+0x5ccc>
   16ac8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16acc:	movw	r1, #0
   16ad0:	cmp	r1, r0
   16ad4:	bge	16bc0 <__assert_fail@plt+0x5ccc>
   16ad8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16adc:	sub	r0, r0, #1
   16ae0:	mvn	r1, #0
   16ae4:	cmp	r1, r0
   16ae8:	blt	16ba8 <__assert_fail@plt+0x5cb4>
   16aec:	b	16bc0 <__assert_fail@plt+0x5ccc>
   16af0:	ldr	r0, [fp, #8]
   16af4:	movw	r1, #0
   16af8:	sdiv	r0, r1, r0
   16afc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16b00:	cmp	r0, r1
   16b04:	blt	16ba8 <__assert_fail@plt+0x5cb4>
   16b08:	b	16bc0 <__assert_fail@plt+0x5ccc>
   16b0c:	ldr	r0, [fp, #8]
   16b10:	cmp	r0, #0
   16b14:	bne	16b1c <__assert_fail@plt+0x5c28>
   16b18:	b	16bc0 <__assert_fail@plt+0x5ccc>
   16b1c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16b20:	cmp	r0, #0
   16b24:	bge	16b90 <__assert_fail@plt+0x5c9c>
   16b28:	b	16b2c <__assert_fail@plt+0x5c38>
   16b2c:	b	16b74 <__assert_fail@plt+0x5c80>
   16b30:	b	16b74 <__assert_fail@plt+0x5c80>
   16b34:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16b38:	cmn	r0, #1
   16b3c:	bne	16b74 <__assert_fail@plt+0x5c80>
   16b40:	b	16b44 <__assert_fail@plt+0x5c50>
   16b44:	ldr	r0, [fp, #8]
   16b48:	add	r0, r0, #0
   16b4c:	movw	r1, #0
   16b50:	cmp	r1, r0
   16b54:	blt	16ba8 <__assert_fail@plt+0x5cb4>
   16b58:	b	16bc0 <__assert_fail@plt+0x5ccc>
   16b5c:	ldr	r0, [fp, #8]
   16b60:	sub	r0, r0, #1
   16b64:	mvn	r1, #0
   16b68:	cmp	r1, r0
   16b6c:	blt	16ba8 <__assert_fail@plt+0x5cb4>
   16b70:	b	16bc0 <__assert_fail@plt+0x5ccc>
   16b74:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16b78:	movw	r1, #0
   16b7c:	sdiv	r0, r1, r0
   16b80:	ldr	r1, [fp, #8]
   16b84:	cmp	r0, r1
   16b88:	blt	16ba8 <__assert_fail@plt+0x5cb4>
   16b8c:	b	16bc0 <__assert_fail@plt+0x5ccc>
   16b90:	ldr	r0, [fp, #8]
   16b94:	movw	r1, #65535	; 0xffff
   16b98:	sdiv	r0, r1, r0
   16b9c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16ba0:	cmp	r0, r1
   16ba4:	bge	16bc0 <__assert_fail@plt+0x5ccc>
   16ba8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16bac:	ldr	r1, [fp, #8]
   16bb0:	mul	r0, r0, r1
   16bb4:	uxth	r0, r0
   16bb8:	str	r0, [fp, #-28]	; 0xffffffe4
   16bbc:	b	17810 <__assert_fail@plt+0x691c>
   16bc0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16bc4:	ldr	r1, [fp, #8]
   16bc8:	mul	r0, r0, r1
   16bcc:	uxth	r0, r0
   16bd0:	str	r0, [fp, #-28]	; 0xffffffe4
   16bd4:	b	17814 <__assert_fail@plt+0x6920>
   16bd8:	b	16bdc <__assert_fail@plt+0x5ce8>
   16bdc:	b	16be0 <__assert_fail@plt+0x5cec>
   16be0:	ldr	r0, [fp, #8]
   16be4:	cmp	r0, #0
   16be8:	bge	16cec <__assert_fail@plt+0x5df8>
   16bec:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16bf0:	cmp	r0, #0
   16bf4:	bge	16c80 <__assert_fail@plt+0x5d8c>
   16bf8:	b	16bfc <__assert_fail@plt+0x5d08>
   16bfc:	ldr	r0, [pc, #3128]	; 1783c <__assert_fail@plt+0x6948>
   16c00:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16c04:	ldr	r2, [fp, #8]
   16c08:	sdiv	r0, r0, r2
   16c0c:	cmp	r1, r0
   16c10:	blt	16d7c <__assert_fail@plt+0x5e88>
   16c14:	b	16d90 <__assert_fail@plt+0x5e9c>
   16c18:	b	16c1c <__assert_fail@plt+0x5d28>
   16c1c:	ldr	r0, [pc, #3100]	; 17840 <__assert_fail@plt+0x694c>
   16c20:	ldr	r1, [fp, #8]
   16c24:	cmp	r1, r0
   16c28:	blt	16c40 <__assert_fail@plt+0x5d4c>
   16c2c:	b	16c4c <__assert_fail@plt+0x5d58>
   16c30:	ldr	r0, [fp, #8]
   16c34:	movw	r1, #0
   16c38:	cmp	r1, r0
   16c3c:	bge	16c4c <__assert_fail@plt+0x5d58>
   16c40:	movw	r0, #0
   16c44:	str	r0, [sp, #148]	; 0x94
   16c48:	b	16c64 <__assert_fail@plt+0x5d70>
   16c4c:	ldr	r0, [pc, #3048]	; 1783c <__assert_fail@plt+0x6948>
   16c50:	ldr	r1, [fp, #8]
   16c54:	movw	r2, #0
   16c58:	sub	r1, r2, r1
   16c5c:	sdiv	r0, r0, r1
   16c60:	str	r0, [sp, #148]	; 0x94
   16c64:	ldr	r0, [sp, #148]	; 0x94
   16c68:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16c6c:	mvn	r2, #0
   16c70:	sub	r1, r2, r1
   16c74:	cmp	r0, r1
   16c78:	ble	16d7c <__assert_fail@plt+0x5e88>
   16c7c:	b	16d90 <__assert_fail@plt+0x5e9c>
   16c80:	ldr	r0, [fp, #8]
   16c84:	cmn	r0, #1
   16c88:	bne	16cd0 <__assert_fail@plt+0x5ddc>
   16c8c:	b	16c90 <__assert_fail@plt+0x5d9c>
   16c90:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16c94:	add	r0, r0, #-2147483648	; 0x80000000
   16c98:	movw	r1, #0
   16c9c:	cmp	r1, r0
   16ca0:	blt	16d7c <__assert_fail@plt+0x5e88>
   16ca4:	b	16d90 <__assert_fail@plt+0x5e9c>
   16ca8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16cac:	movw	r1, #0
   16cb0:	cmp	r1, r0
   16cb4:	bge	16d90 <__assert_fail@plt+0x5e9c>
   16cb8:	ldr	r0, [pc, #2940]	; 1783c <__assert_fail@plt+0x6948>
   16cbc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16cc0:	sub	r1, r1, #1
   16cc4:	cmp	r0, r1
   16cc8:	blt	16d7c <__assert_fail@plt+0x5e88>
   16ccc:	b	16d90 <__assert_fail@plt+0x5e9c>
   16cd0:	ldr	r0, [pc, #2924]	; 17844 <__assert_fail@plt+0x6950>
   16cd4:	ldr	r1, [fp, #8]
   16cd8:	sdiv	r0, r0, r1
   16cdc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16ce0:	cmp	r0, r1
   16ce4:	blt	16d7c <__assert_fail@plt+0x5e88>
   16ce8:	b	16d90 <__assert_fail@plt+0x5e9c>
   16cec:	ldr	r0, [fp, #8]
   16cf0:	cmp	r0, #0
   16cf4:	bne	16cfc <__assert_fail@plt+0x5e08>
   16cf8:	b	16d90 <__assert_fail@plt+0x5e9c>
   16cfc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16d00:	cmp	r0, #0
   16d04:	bge	16d64 <__assert_fail@plt+0x5e70>
   16d08:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16d0c:	cmn	r0, #1
   16d10:	bne	16d48 <__assert_fail@plt+0x5e54>
   16d14:	b	16d18 <__assert_fail@plt+0x5e24>
   16d18:	ldr	r0, [fp, #8]
   16d1c:	add	r0, r0, #-2147483648	; 0x80000000
   16d20:	movw	r1, #0
   16d24:	cmp	r1, r0
   16d28:	blt	16d7c <__assert_fail@plt+0x5e88>
   16d2c:	b	16d90 <__assert_fail@plt+0x5e9c>
   16d30:	ldr	r0, [pc, #2820]	; 1783c <__assert_fail@plt+0x6948>
   16d34:	ldr	r1, [fp, #8]
   16d38:	sub	r1, r1, #1
   16d3c:	cmp	r0, r1
   16d40:	blt	16d7c <__assert_fail@plt+0x5e88>
   16d44:	b	16d90 <__assert_fail@plt+0x5e9c>
   16d48:	ldr	r0, [pc, #2804]	; 17844 <__assert_fail@plt+0x6950>
   16d4c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16d50:	sdiv	r0, r0, r1
   16d54:	ldr	r1, [fp, #8]
   16d58:	cmp	r0, r1
   16d5c:	blt	16d7c <__assert_fail@plt+0x5e88>
   16d60:	b	16d90 <__assert_fail@plt+0x5e9c>
   16d64:	ldr	r0, [pc, #2768]	; 1783c <__assert_fail@plt+0x6948>
   16d68:	ldr	r1, [fp, #8]
   16d6c:	sdiv	r0, r0, r1
   16d70:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16d74:	cmp	r0, r1
   16d78:	bge	16d90 <__assert_fail@plt+0x5e9c>
   16d7c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16d80:	ldr	r1, [fp, #8]
   16d84:	mul	r0, r0, r1
   16d88:	str	r0, [fp, #-28]	; 0xffffffe4
   16d8c:	b	17810 <__assert_fail@plt+0x691c>
   16d90:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16d94:	ldr	r1, [fp, #8]
   16d98:	mul	r0, r0, r1
   16d9c:	str	r0, [fp, #-28]	; 0xffffffe4
   16da0:	b	17814 <__assert_fail@plt+0x6920>
   16da4:	ldr	r0, [fp, #8]
   16da8:	cmp	r0, #0
   16dac:	bge	16ebc <__assert_fail@plt+0x5fc8>
   16db0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16db4:	cmp	r0, #0
   16db8:	bge	16e44 <__assert_fail@plt+0x5f50>
   16dbc:	b	16ddc <__assert_fail@plt+0x5ee8>
   16dc0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16dc4:	ldr	r1, [fp, #8]
   16dc8:	mvn	r2, #0
   16dcc:	udiv	r1, r2, r1
   16dd0:	cmp	r0, r1
   16dd4:	bcc	16f58 <__assert_fail@plt+0x6064>
   16dd8:	b	16f6c <__assert_fail@plt+0x6078>
   16ddc:	b	16de0 <__assert_fail@plt+0x5eec>
   16de0:	ldr	r0, [pc, #2648]	; 17840 <__assert_fail@plt+0x694c>
   16de4:	ldr	r1, [fp, #8]
   16de8:	cmp	r1, r0
   16dec:	blt	16e04 <__assert_fail@plt+0x5f10>
   16df0:	b	16e10 <__assert_fail@plt+0x5f1c>
   16df4:	ldr	r0, [fp, #8]
   16df8:	movw	r1, #0
   16dfc:	cmp	r1, r0
   16e00:	bge	16e10 <__assert_fail@plt+0x5f1c>
   16e04:	movw	r0, #1
   16e08:	str	r0, [sp, #144]	; 0x90
   16e0c:	b	16e28 <__assert_fail@plt+0x5f34>
   16e10:	ldr	r0, [fp, #8]
   16e14:	movw	r1, #0
   16e18:	sub	r0, r1, r0
   16e1c:	mvn	r1, #0
   16e20:	udiv	r0, r1, r0
   16e24:	str	r0, [sp, #144]	; 0x90
   16e28:	ldr	r0, [sp, #144]	; 0x90
   16e2c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16e30:	mvn	r2, #0
   16e34:	sub	r1, r2, r1
   16e38:	cmp	r0, r1
   16e3c:	bls	16f58 <__assert_fail@plt+0x6064>
   16e40:	b	16f6c <__assert_fail@plt+0x6078>
   16e44:	b	16e48 <__assert_fail@plt+0x5f54>
   16e48:	b	16ea0 <__assert_fail@plt+0x5fac>
   16e4c:	b	16ea0 <__assert_fail@plt+0x5fac>
   16e50:	ldr	r0, [fp, #8]
   16e54:	cmn	r0, #1
   16e58:	bne	16ea0 <__assert_fail@plt+0x5fac>
   16e5c:	b	16e60 <__assert_fail@plt+0x5f6c>
   16e60:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16e64:	add	r0, r0, #0
   16e68:	movw	r1, #0
   16e6c:	cmp	r1, r0
   16e70:	blt	16f58 <__assert_fail@plt+0x6064>
   16e74:	b	16f6c <__assert_fail@plt+0x6078>
   16e78:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16e7c:	movw	r1, #0
   16e80:	cmp	r1, r0
   16e84:	bge	16f6c <__assert_fail@plt+0x6078>
   16e88:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16e8c:	sub	r0, r0, #1
   16e90:	mvn	r1, #0
   16e94:	cmp	r1, r0
   16e98:	blt	16f58 <__assert_fail@plt+0x6064>
   16e9c:	b	16f6c <__assert_fail@plt+0x6078>
   16ea0:	ldr	r0, [fp, #8]
   16ea4:	movw	r1, #0
   16ea8:	sdiv	r0, r1, r0
   16eac:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16eb0:	cmp	r0, r1
   16eb4:	blt	16f58 <__assert_fail@plt+0x6064>
   16eb8:	b	16f6c <__assert_fail@plt+0x6078>
   16ebc:	ldr	r0, [fp, #8]
   16ec0:	cmp	r0, #0
   16ec4:	bne	16ecc <__assert_fail@plt+0x5fd8>
   16ec8:	b	16f6c <__assert_fail@plt+0x6078>
   16ecc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16ed0:	cmp	r0, #0
   16ed4:	bge	16f40 <__assert_fail@plt+0x604c>
   16ed8:	b	16edc <__assert_fail@plt+0x5fe8>
   16edc:	b	16f24 <__assert_fail@plt+0x6030>
   16ee0:	b	16f24 <__assert_fail@plt+0x6030>
   16ee4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16ee8:	cmn	r0, #1
   16eec:	bne	16f24 <__assert_fail@plt+0x6030>
   16ef0:	b	16ef4 <__assert_fail@plt+0x6000>
   16ef4:	ldr	r0, [fp, #8]
   16ef8:	add	r0, r0, #0
   16efc:	movw	r1, #0
   16f00:	cmp	r1, r0
   16f04:	blt	16f58 <__assert_fail@plt+0x6064>
   16f08:	b	16f6c <__assert_fail@plt+0x6078>
   16f0c:	ldr	r0, [fp, #8]
   16f10:	sub	r0, r0, #1
   16f14:	mvn	r1, #0
   16f18:	cmp	r1, r0
   16f1c:	blt	16f58 <__assert_fail@plt+0x6064>
   16f20:	b	16f6c <__assert_fail@plt+0x6078>
   16f24:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16f28:	movw	r1, #0
   16f2c:	sdiv	r0, r1, r0
   16f30:	ldr	r1, [fp, #8]
   16f34:	cmp	r0, r1
   16f38:	blt	16f58 <__assert_fail@plt+0x6064>
   16f3c:	b	16f6c <__assert_fail@plt+0x6078>
   16f40:	ldr	r0, [fp, #8]
   16f44:	mvn	r1, #0
   16f48:	udiv	r0, r1, r0
   16f4c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16f50:	cmp	r0, r1
   16f54:	bcs	16f6c <__assert_fail@plt+0x6078>
   16f58:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16f5c:	ldr	r1, [fp, #8]
   16f60:	mul	r0, r0, r1
   16f64:	str	r0, [fp, #-28]	; 0xffffffe4
   16f68:	b	17810 <__assert_fail@plt+0x691c>
   16f6c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16f70:	ldr	r1, [fp, #8]
   16f74:	mul	r0, r0, r1
   16f78:	str	r0, [fp, #-28]	; 0xffffffe4
   16f7c:	b	17814 <__assert_fail@plt+0x6920>
   16f80:	b	16f84 <__assert_fail@plt+0x6090>
   16f84:	b	16f88 <__assert_fail@plt+0x6094>
   16f88:	ldr	r0, [fp, #8]
   16f8c:	cmp	r0, #0
   16f90:	bge	17094 <__assert_fail@plt+0x61a0>
   16f94:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16f98:	cmp	r0, #0
   16f9c:	bge	17028 <__assert_fail@plt+0x6134>
   16fa0:	b	16fa4 <__assert_fail@plt+0x60b0>
   16fa4:	ldr	r0, [pc, #2192]	; 1783c <__assert_fail@plt+0x6948>
   16fa8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16fac:	ldr	r2, [fp, #8]
   16fb0:	sdiv	r0, r0, r2
   16fb4:	cmp	r1, r0
   16fb8:	blt	17124 <__assert_fail@plt+0x6230>
   16fbc:	b	17138 <__assert_fail@plt+0x6244>
   16fc0:	b	16fc4 <__assert_fail@plt+0x60d0>
   16fc4:	ldr	r0, [pc, #2164]	; 17840 <__assert_fail@plt+0x694c>
   16fc8:	ldr	r1, [fp, #8]
   16fcc:	cmp	r1, r0
   16fd0:	blt	16fe8 <__assert_fail@plt+0x60f4>
   16fd4:	b	16ff4 <__assert_fail@plt+0x6100>
   16fd8:	ldr	r0, [fp, #8]
   16fdc:	movw	r1, #0
   16fe0:	cmp	r1, r0
   16fe4:	bge	16ff4 <__assert_fail@plt+0x6100>
   16fe8:	movw	r0, #0
   16fec:	str	r0, [sp, #140]	; 0x8c
   16ff0:	b	1700c <__assert_fail@plt+0x6118>
   16ff4:	ldr	r0, [pc, #2112]	; 1783c <__assert_fail@plt+0x6948>
   16ff8:	ldr	r1, [fp, #8]
   16ffc:	movw	r2, #0
   17000:	sub	r1, r2, r1
   17004:	sdiv	r0, r0, r1
   17008:	str	r0, [sp, #140]	; 0x8c
   1700c:	ldr	r0, [sp, #140]	; 0x8c
   17010:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17014:	mvn	r2, #0
   17018:	sub	r1, r2, r1
   1701c:	cmp	r0, r1
   17020:	ble	17124 <__assert_fail@plt+0x6230>
   17024:	b	17138 <__assert_fail@plt+0x6244>
   17028:	ldr	r0, [fp, #8]
   1702c:	cmn	r0, #1
   17030:	bne	17078 <__assert_fail@plt+0x6184>
   17034:	b	17038 <__assert_fail@plt+0x6144>
   17038:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1703c:	add	r0, r0, #-2147483648	; 0x80000000
   17040:	movw	r1, #0
   17044:	cmp	r1, r0
   17048:	blt	17124 <__assert_fail@plt+0x6230>
   1704c:	b	17138 <__assert_fail@plt+0x6244>
   17050:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17054:	movw	r1, #0
   17058:	cmp	r1, r0
   1705c:	bge	17138 <__assert_fail@plt+0x6244>
   17060:	ldr	r0, [pc, #2004]	; 1783c <__assert_fail@plt+0x6948>
   17064:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17068:	sub	r1, r1, #1
   1706c:	cmp	r0, r1
   17070:	blt	17124 <__assert_fail@plt+0x6230>
   17074:	b	17138 <__assert_fail@plt+0x6244>
   17078:	ldr	r0, [pc, #1988]	; 17844 <__assert_fail@plt+0x6950>
   1707c:	ldr	r1, [fp, #8]
   17080:	sdiv	r0, r0, r1
   17084:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17088:	cmp	r0, r1
   1708c:	blt	17124 <__assert_fail@plt+0x6230>
   17090:	b	17138 <__assert_fail@plt+0x6244>
   17094:	ldr	r0, [fp, #8]
   17098:	cmp	r0, #0
   1709c:	bne	170a4 <__assert_fail@plt+0x61b0>
   170a0:	b	17138 <__assert_fail@plt+0x6244>
   170a4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   170a8:	cmp	r0, #0
   170ac:	bge	1710c <__assert_fail@plt+0x6218>
   170b0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   170b4:	cmn	r0, #1
   170b8:	bne	170f0 <__assert_fail@plt+0x61fc>
   170bc:	b	170c0 <__assert_fail@plt+0x61cc>
   170c0:	ldr	r0, [fp, #8]
   170c4:	add	r0, r0, #-2147483648	; 0x80000000
   170c8:	movw	r1, #0
   170cc:	cmp	r1, r0
   170d0:	blt	17124 <__assert_fail@plt+0x6230>
   170d4:	b	17138 <__assert_fail@plt+0x6244>
   170d8:	ldr	r0, [pc, #1884]	; 1783c <__assert_fail@plt+0x6948>
   170dc:	ldr	r1, [fp, #8]
   170e0:	sub	r1, r1, #1
   170e4:	cmp	r0, r1
   170e8:	blt	17124 <__assert_fail@plt+0x6230>
   170ec:	b	17138 <__assert_fail@plt+0x6244>
   170f0:	ldr	r0, [pc, #1868]	; 17844 <__assert_fail@plt+0x6950>
   170f4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   170f8:	sdiv	r0, r0, r1
   170fc:	ldr	r1, [fp, #8]
   17100:	cmp	r0, r1
   17104:	blt	17124 <__assert_fail@plt+0x6230>
   17108:	b	17138 <__assert_fail@plt+0x6244>
   1710c:	ldr	r0, [pc, #1832]	; 1783c <__assert_fail@plt+0x6948>
   17110:	ldr	r1, [fp, #8]
   17114:	sdiv	r0, r0, r1
   17118:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1711c:	cmp	r0, r1
   17120:	bge	17138 <__assert_fail@plt+0x6244>
   17124:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17128:	ldr	r1, [fp, #8]
   1712c:	mul	r0, r0, r1
   17130:	str	r0, [fp, #-28]	; 0xffffffe4
   17134:	b	17810 <__assert_fail@plt+0x691c>
   17138:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1713c:	ldr	r1, [fp, #8]
   17140:	mul	r0, r0, r1
   17144:	str	r0, [fp, #-28]	; 0xffffffe4
   17148:	b	17814 <__assert_fail@plt+0x6920>
   1714c:	ldr	r0, [fp, #8]
   17150:	cmp	r0, #0
   17154:	bge	17264 <__assert_fail@plt+0x6370>
   17158:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1715c:	cmp	r0, #0
   17160:	bge	171ec <__assert_fail@plt+0x62f8>
   17164:	b	17184 <__assert_fail@plt+0x6290>
   17168:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1716c:	ldr	r1, [fp, #8]
   17170:	mvn	r2, #0
   17174:	udiv	r1, r2, r1
   17178:	cmp	r0, r1
   1717c:	bcc	17300 <__assert_fail@plt+0x640c>
   17180:	b	17314 <__assert_fail@plt+0x6420>
   17184:	b	17188 <__assert_fail@plt+0x6294>
   17188:	ldr	r0, [pc, #1712]	; 17840 <__assert_fail@plt+0x694c>
   1718c:	ldr	r1, [fp, #8]
   17190:	cmp	r1, r0
   17194:	blt	171ac <__assert_fail@plt+0x62b8>
   17198:	b	171b8 <__assert_fail@plt+0x62c4>
   1719c:	ldr	r0, [fp, #8]
   171a0:	movw	r1, #0
   171a4:	cmp	r1, r0
   171a8:	bge	171b8 <__assert_fail@plt+0x62c4>
   171ac:	movw	r0, #1
   171b0:	str	r0, [sp, #136]	; 0x88
   171b4:	b	171d0 <__assert_fail@plt+0x62dc>
   171b8:	ldr	r0, [fp, #8]
   171bc:	movw	r1, #0
   171c0:	sub	r0, r1, r0
   171c4:	mvn	r1, #0
   171c8:	udiv	r0, r1, r0
   171cc:	str	r0, [sp, #136]	; 0x88
   171d0:	ldr	r0, [sp, #136]	; 0x88
   171d4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   171d8:	mvn	r2, #0
   171dc:	sub	r1, r2, r1
   171e0:	cmp	r0, r1
   171e4:	bls	17300 <__assert_fail@plt+0x640c>
   171e8:	b	17314 <__assert_fail@plt+0x6420>
   171ec:	b	171f0 <__assert_fail@plt+0x62fc>
   171f0:	b	17248 <__assert_fail@plt+0x6354>
   171f4:	b	17248 <__assert_fail@plt+0x6354>
   171f8:	ldr	r0, [fp, #8]
   171fc:	cmn	r0, #1
   17200:	bne	17248 <__assert_fail@plt+0x6354>
   17204:	b	17208 <__assert_fail@plt+0x6314>
   17208:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1720c:	add	r0, r0, #0
   17210:	movw	r1, #0
   17214:	cmp	r1, r0
   17218:	blt	17300 <__assert_fail@plt+0x640c>
   1721c:	b	17314 <__assert_fail@plt+0x6420>
   17220:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17224:	movw	r1, #0
   17228:	cmp	r1, r0
   1722c:	bge	17314 <__assert_fail@plt+0x6420>
   17230:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17234:	sub	r0, r0, #1
   17238:	mvn	r1, #0
   1723c:	cmp	r1, r0
   17240:	blt	17300 <__assert_fail@plt+0x640c>
   17244:	b	17314 <__assert_fail@plt+0x6420>
   17248:	ldr	r0, [fp, #8]
   1724c:	movw	r1, #0
   17250:	sdiv	r0, r1, r0
   17254:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17258:	cmp	r0, r1
   1725c:	blt	17300 <__assert_fail@plt+0x640c>
   17260:	b	17314 <__assert_fail@plt+0x6420>
   17264:	ldr	r0, [fp, #8]
   17268:	cmp	r0, #0
   1726c:	bne	17274 <__assert_fail@plt+0x6380>
   17270:	b	17314 <__assert_fail@plt+0x6420>
   17274:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17278:	cmp	r0, #0
   1727c:	bge	172e8 <__assert_fail@plt+0x63f4>
   17280:	b	17284 <__assert_fail@plt+0x6390>
   17284:	b	172cc <__assert_fail@plt+0x63d8>
   17288:	b	172cc <__assert_fail@plt+0x63d8>
   1728c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17290:	cmn	r0, #1
   17294:	bne	172cc <__assert_fail@plt+0x63d8>
   17298:	b	1729c <__assert_fail@plt+0x63a8>
   1729c:	ldr	r0, [fp, #8]
   172a0:	add	r0, r0, #0
   172a4:	movw	r1, #0
   172a8:	cmp	r1, r0
   172ac:	blt	17300 <__assert_fail@plt+0x640c>
   172b0:	b	17314 <__assert_fail@plt+0x6420>
   172b4:	ldr	r0, [fp, #8]
   172b8:	sub	r0, r0, #1
   172bc:	mvn	r1, #0
   172c0:	cmp	r1, r0
   172c4:	blt	17300 <__assert_fail@plt+0x640c>
   172c8:	b	17314 <__assert_fail@plt+0x6420>
   172cc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   172d0:	movw	r1, #0
   172d4:	sdiv	r0, r1, r0
   172d8:	ldr	r1, [fp, #8]
   172dc:	cmp	r0, r1
   172e0:	blt	17300 <__assert_fail@plt+0x640c>
   172e4:	b	17314 <__assert_fail@plt+0x6420>
   172e8:	ldr	r0, [fp, #8]
   172ec:	mvn	r1, #0
   172f0:	udiv	r0, r1, r0
   172f4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   172f8:	cmp	r0, r1
   172fc:	bcs	17314 <__assert_fail@plt+0x6420>
   17300:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17304:	ldr	r1, [fp, #8]
   17308:	mul	r0, r0, r1
   1730c:	str	r0, [fp, #-28]	; 0xffffffe4
   17310:	b	17810 <__assert_fail@plt+0x691c>
   17314:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17318:	ldr	r1, [fp, #8]
   1731c:	mul	r0, r0, r1
   17320:	str	r0, [fp, #-28]	; 0xffffffe4
   17324:	b	17814 <__assert_fail@plt+0x6920>
   17328:	b	1732c <__assert_fail@plt+0x6438>
   1732c:	ldr	r0, [fp, #8]
   17330:	cmp	r0, #0
   17334:	bge	174bc <__assert_fail@plt+0x65c8>
   17338:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1733c:	cmp	r0, #0
   17340:	bge	17428 <__assert_fail@plt+0x6534>
   17344:	b	17348 <__assert_fail@plt+0x6454>
   17348:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1734c:	ldr	r1, [fp, #8]
   17350:	asr	r3, r1, #31
   17354:	mvn	r2, #0
   17358:	mvn	ip, #-2147483648	; 0x80000000
   1735c:	str	r0, [sp, #132]	; 0x84
   17360:	mov	r0, r2
   17364:	str	r1, [sp, #128]	; 0x80
   17368:	mov	r1, ip
   1736c:	ldr	r2, [sp, #128]	; 0x80
   17370:	bl	19e18 <__assert_fail@plt+0x8f24>
   17374:	ldr	r2, [sp, #132]	; 0x84
   17378:	subs	r0, r2, r0
   1737c:	rscs	r1, r1, r2, asr #31
   17380:	str	r0, [sp, #124]	; 0x7c
   17384:	str	r1, [sp, #120]	; 0x78
   17388:	blt	1759c <__assert_fail@plt+0x66a8>
   1738c:	b	175b0 <__assert_fail@plt+0x66bc>
   17390:	b	17394 <__assert_fail@plt+0x64a0>
   17394:	ldr	r0, [pc, #1188]	; 17840 <__assert_fail@plt+0x694c>
   17398:	ldr	r1, [fp, #8]
   1739c:	cmp	r1, r0
   173a0:	blt	173b8 <__assert_fail@plt+0x64c4>
   173a4:	b	173cc <__assert_fail@plt+0x64d8>
   173a8:	ldr	r0, [fp, #8]
   173ac:	movw	r1, #0
   173b0:	cmp	r1, r0
   173b4:	bge	173cc <__assert_fail@plt+0x64d8>
   173b8:	mov	r0, #0
   173bc:	mvn	r1, #0
   173c0:	str	r1, [sp, #116]	; 0x74
   173c4:	str	r0, [sp, #112]	; 0x70
   173c8:	b	17400 <__assert_fail@plt+0x650c>
   173cc:	ldr	r0, [fp, #8]
   173d0:	rsb	r0, r0, #0
   173d4:	asr	r3, r0, #31
   173d8:	mvn	r1, #0
   173dc:	mvn	r2, #-2147483648	; 0x80000000
   173e0:	str	r0, [sp, #108]	; 0x6c
   173e4:	mov	r0, r1
   173e8:	mov	r1, r2
   173ec:	ldr	r2, [sp, #108]	; 0x6c
   173f0:	bl	19e18 <__assert_fail@plt+0x8f24>
   173f4:	str	r0, [sp, #116]	; 0x74
   173f8:	str	r1, [sp, #112]	; 0x70
   173fc:	b	17400 <__assert_fail@plt+0x650c>
   17400:	ldr	r0, [sp, #112]	; 0x70
   17404:	ldr	r1, [sp, #116]	; 0x74
   17408:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1740c:	mvn	r2, r2
   17410:	subs	r1, r2, r1
   17414:	rscs	r0, r0, r2, asr #31
   17418:	str	r1, [sp, #104]	; 0x68
   1741c:	str	r0, [sp, #100]	; 0x64
   17420:	bge	1759c <__assert_fail@plt+0x66a8>
   17424:	b	175b0 <__assert_fail@plt+0x66bc>
   17428:	ldr	r0, [fp, #8]
   1742c:	cmn	r0, #1
   17430:	bne	1747c <__assert_fail@plt+0x6588>
   17434:	b	17438 <__assert_fail@plt+0x6544>
   17438:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1743c:	mov	r1, #-2147483648	; 0x80000000
   17440:	add	r1, r1, r0, asr #31
   17444:	rsbs	r0, r0, #0
   17448:	rscs	r1, r1, #0
   1744c:	str	r0, [sp, #96]	; 0x60
   17450:	str	r1, [sp, #92]	; 0x5c
   17454:	blt	1759c <__assert_fail@plt+0x66a8>
   17458:	b	175b0 <__assert_fail@plt+0x66bc>
   1745c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17460:	movw	r1, #0
   17464:	cmp	r1, r0
   17468:	bge	175b0 <__assert_fail@plt+0x66bc>
   1746c:	mov	r0, #0
   17470:	cmp	r0, #0
   17474:	bne	1759c <__assert_fail@plt+0x66a8>
   17478:	b	175b0 <__assert_fail@plt+0x66bc>
   1747c:	ldr	r0, [fp, #8]
   17480:	asr	r3, r0, #31
   17484:	mov	r1, #0
   17488:	mov	r2, #-2147483648	; 0x80000000
   1748c:	str	r0, [sp, #88]	; 0x58
   17490:	mov	r0, r1
   17494:	mov	r1, r2
   17498:	ldr	r2, [sp, #88]	; 0x58
   1749c:	bl	19e18 <__assert_fail@plt+0x8f24>
   174a0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   174a4:	subs	r0, r0, r2
   174a8:	sbcs	r1, r1, r2, asr #31
   174ac:	str	r0, [sp, #84]	; 0x54
   174b0:	str	r1, [sp, #80]	; 0x50
   174b4:	blt	1759c <__assert_fail@plt+0x66a8>
   174b8:	b	175b0 <__assert_fail@plt+0x66bc>
   174bc:	ldr	r0, [fp, #8]
   174c0:	cmp	r0, #0
   174c4:	bne	174cc <__assert_fail@plt+0x65d8>
   174c8:	b	175b0 <__assert_fail@plt+0x66bc>
   174cc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   174d0:	cmp	r0, #0
   174d4:	bge	1755c <__assert_fail@plt+0x6668>
   174d8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   174dc:	cmn	r0, #1
   174e0:	bne	1751c <__assert_fail@plt+0x6628>
   174e4:	b	174e8 <__assert_fail@plt+0x65f4>
   174e8:	ldr	r0, [fp, #8]
   174ec:	mov	r1, #-2147483648	; 0x80000000
   174f0:	add	r1, r1, r0, asr #31
   174f4:	rsbs	r0, r0, #0
   174f8:	rscs	r1, r1, #0
   174fc:	str	r0, [sp, #76]	; 0x4c
   17500:	str	r1, [sp, #72]	; 0x48
   17504:	blt	1759c <__assert_fail@plt+0x66a8>
   17508:	b	175b0 <__assert_fail@plt+0x66bc>
   1750c:	mov	r0, #0
   17510:	cmp	r0, #0
   17514:	bne	1759c <__assert_fail@plt+0x66a8>
   17518:	b	175b0 <__assert_fail@plt+0x66bc>
   1751c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17520:	asr	r3, r0, #31
   17524:	mov	r1, #0
   17528:	mov	r2, #-2147483648	; 0x80000000
   1752c:	str	r0, [sp, #68]	; 0x44
   17530:	mov	r0, r1
   17534:	mov	r1, r2
   17538:	ldr	r2, [sp, #68]	; 0x44
   1753c:	bl	19e18 <__assert_fail@plt+0x8f24>
   17540:	ldr	r2, [fp, #8]
   17544:	subs	r0, r0, r2
   17548:	sbcs	r1, r1, r2, asr #31
   1754c:	str	r0, [sp, #64]	; 0x40
   17550:	str	r1, [sp, #60]	; 0x3c
   17554:	blt	1759c <__assert_fail@plt+0x66a8>
   17558:	b	175b0 <__assert_fail@plt+0x66bc>
   1755c:	ldr	r0, [fp, #8]
   17560:	asr	r3, r0, #31
   17564:	mvn	r1, #0
   17568:	mvn	r2, #-2147483648	; 0x80000000
   1756c:	str	r0, [sp, #56]	; 0x38
   17570:	mov	r0, r1
   17574:	mov	r1, r2
   17578:	ldr	r2, [sp, #56]	; 0x38
   1757c:	bl	19e18 <__assert_fail@plt+0x8f24>
   17580:	ldr	r2, [fp, #-24]	; 0xffffffe8
   17584:	subs	r0, r0, r2
   17588:	sbcs	r1, r1, r2, asr #31
   1758c:	str	r0, [sp, #52]	; 0x34
   17590:	str	r1, [sp, #48]	; 0x30
   17594:	bge	175b0 <__assert_fail@plt+0x66bc>
   17598:	b	1759c <__assert_fail@plt+0x66a8>
   1759c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   175a0:	ldr	r1, [fp, #8]
   175a4:	mul	r0, r0, r1
   175a8:	str	r0, [fp, #-28]	; 0xffffffe4
   175ac:	b	17810 <__assert_fail@plt+0x691c>
   175b0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   175b4:	ldr	r1, [fp, #8]
   175b8:	mul	r0, r0, r1
   175bc:	str	r0, [fp, #-28]	; 0xffffffe4
   175c0:	b	17814 <__assert_fail@plt+0x6920>
   175c4:	ldr	r0, [fp, #8]
   175c8:	cmp	r0, #0
   175cc:	bge	1772c <__assert_fail@plt+0x6838>
   175d0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   175d4:	cmp	r0, #0
   175d8:	bge	176b4 <__assert_fail@plt+0x67c0>
   175dc:	b	17624 <__assert_fail@plt+0x6730>
   175e0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   175e4:	ldr	r1, [fp, #8]
   175e8:	asr	r3, r1, #31
   175ec:	mvn	r2, #0
   175f0:	str	r0, [sp, #44]	; 0x2c
   175f4:	mov	r0, r2
   175f8:	str	r1, [sp, #40]	; 0x28
   175fc:	mov	r1, r2
   17600:	ldr	r2, [sp, #40]	; 0x28
   17604:	bl	19eec <__assert_fail@plt+0x8ff8>
   17608:	ldr	r2, [sp, #44]	; 0x2c
   1760c:	subs	r0, r2, r0
   17610:	rscs	r1, r1, r2, asr #31
   17614:	str	r0, [sp, #36]	; 0x24
   17618:	str	r1, [sp, #32]
   1761c:	bcc	177e8 <__assert_fail@plt+0x68f4>
   17620:	b	177fc <__assert_fail@plt+0x6908>
   17624:	b	17628 <__assert_fail@plt+0x6734>
   17628:	ldr	r0, [pc, #528]	; 17840 <__assert_fail@plt+0x694c>
   1762c:	ldr	r1, [fp, #8]
   17630:	cmp	r1, r0
   17634:	blt	1764c <__assert_fail@plt+0x6758>
   17638:	b	17660 <__assert_fail@plt+0x676c>
   1763c:	ldr	r0, [fp, #8]
   17640:	movw	r1, #0
   17644:	cmp	r1, r0
   17648:	bge	17660 <__assert_fail@plt+0x676c>
   1764c:	mov	r0, #1
   17650:	mvn	r1, #0
   17654:	str	r1, [sp, #28]
   17658:	str	r0, [sp, #24]
   1765c:	b	1768c <__assert_fail@plt+0x6798>
   17660:	ldr	r0, [fp, #8]
   17664:	rsb	r0, r0, #0
   17668:	asr	r3, r0, #31
   1766c:	mvn	r1, #0
   17670:	str	r0, [sp, #20]
   17674:	mov	r0, r1
   17678:	ldr	r2, [sp, #20]
   1767c:	bl	19eec <__assert_fail@plt+0x8ff8>
   17680:	str	r0, [sp, #28]
   17684:	str	r1, [sp, #24]
   17688:	b	1768c <__assert_fail@plt+0x6798>
   1768c:	ldr	r0, [sp, #24]
   17690:	ldr	r1, [sp, #28]
   17694:	ldr	r2, [fp, #-24]	; 0xffffffe8
   17698:	mvn	r2, r2
   1769c:	subs	r1, r2, r1
   176a0:	rscs	r0, r0, r2, asr #31
   176a4:	str	r1, [sp, #16]
   176a8:	str	r0, [sp, #12]
   176ac:	bcs	177e8 <__assert_fail@plt+0x68f4>
   176b0:	b	177fc <__assert_fail@plt+0x6908>
   176b4:	b	176b8 <__assert_fail@plt+0x67c4>
   176b8:	b	17710 <__assert_fail@plt+0x681c>
   176bc:	b	17710 <__assert_fail@plt+0x681c>
   176c0:	ldr	r0, [fp, #8]
   176c4:	cmn	r0, #1
   176c8:	bne	17710 <__assert_fail@plt+0x681c>
   176cc:	b	176d0 <__assert_fail@plt+0x67dc>
   176d0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   176d4:	add	r0, r0, #0
   176d8:	movw	r1, #0
   176dc:	cmp	r1, r0
   176e0:	blt	177e8 <__assert_fail@plt+0x68f4>
   176e4:	b	177fc <__assert_fail@plt+0x6908>
   176e8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   176ec:	movw	r1, #0
   176f0:	cmp	r1, r0
   176f4:	bge	177fc <__assert_fail@plt+0x6908>
   176f8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   176fc:	sub	r0, r0, #1
   17700:	mvn	r1, #0
   17704:	cmp	r1, r0
   17708:	blt	177e8 <__assert_fail@plt+0x68f4>
   1770c:	b	177fc <__assert_fail@plt+0x6908>
   17710:	ldr	r0, [fp, #8]
   17714:	movw	r1, #0
   17718:	sdiv	r0, r1, r0
   1771c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17720:	cmp	r0, r1
   17724:	blt	177e8 <__assert_fail@plt+0x68f4>
   17728:	b	177fc <__assert_fail@plt+0x6908>
   1772c:	ldr	r0, [fp, #8]
   17730:	cmp	r0, #0
   17734:	bne	1773c <__assert_fail@plt+0x6848>
   17738:	b	177fc <__assert_fail@plt+0x6908>
   1773c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17740:	cmp	r0, #0
   17744:	bge	177b0 <__assert_fail@plt+0x68bc>
   17748:	b	1774c <__assert_fail@plt+0x6858>
   1774c:	b	17794 <__assert_fail@plt+0x68a0>
   17750:	b	17794 <__assert_fail@plt+0x68a0>
   17754:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17758:	cmn	r0, #1
   1775c:	bne	17794 <__assert_fail@plt+0x68a0>
   17760:	b	17764 <__assert_fail@plt+0x6870>
   17764:	ldr	r0, [fp, #8]
   17768:	add	r0, r0, #0
   1776c:	movw	r1, #0
   17770:	cmp	r1, r0
   17774:	blt	177e8 <__assert_fail@plt+0x68f4>
   17778:	b	177fc <__assert_fail@plt+0x6908>
   1777c:	ldr	r0, [fp, #8]
   17780:	sub	r0, r0, #1
   17784:	mvn	r1, #0
   17788:	cmp	r1, r0
   1778c:	blt	177e8 <__assert_fail@plt+0x68f4>
   17790:	b	177fc <__assert_fail@plt+0x6908>
   17794:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17798:	movw	r1, #0
   1779c:	sdiv	r0, r1, r0
   177a0:	ldr	r1, [fp, #8]
   177a4:	cmp	r0, r1
   177a8:	blt	177e8 <__assert_fail@plt+0x68f4>
   177ac:	b	177fc <__assert_fail@plt+0x6908>
   177b0:	ldr	r0, [fp, #8]
   177b4:	asr	r3, r0, #31
   177b8:	mvn	r1, #0
   177bc:	str	r0, [sp, #8]
   177c0:	mov	r0, r1
   177c4:	ldr	r2, [sp, #8]
   177c8:	bl	19eec <__assert_fail@plt+0x8ff8>
   177cc:	ldr	r2, [fp, #-24]	; 0xffffffe8
   177d0:	subs	r0, r0, r2
   177d4:	sbcs	r1, r1, r2, asr #31
   177d8:	str	r0, [sp, #4]
   177dc:	str	r1, [sp]
   177e0:	bcs	177fc <__assert_fail@plt+0x6908>
   177e4:	b	177e8 <__assert_fail@plt+0x68f4>
   177e8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   177ec:	ldr	r1, [fp, #8]
   177f0:	mul	r0, r0, r1
   177f4:	str	r0, [fp, #-28]	; 0xffffffe4
   177f8:	b	17810 <__assert_fail@plt+0x691c>
   177fc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17800:	ldr	r1, [fp, #8]
   17804:	mul	r0, r0, r1
   17808:	str	r0, [fp, #-28]	; 0xffffffe4
   1780c:	b	17814 <__assert_fail@plt+0x6920>
   17810:	bl	179ec <__assert_fail@plt+0x6af8>
   17814:	ldr	r0, [fp, #-4]
   17818:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1781c:	bl	14ca8 <__assert_fail@plt+0x3db4>
   17820:	str	r0, [fp, #-4]
   17824:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17828:	ldr	r1, [fp, #-8]
   1782c:	str	r0, [r1]
   17830:	ldr	r0, [fp, #-4]
   17834:	mov	sp, fp
   17838:	pop	{fp, pc}
   1783c:	svcvc	0x00ffffff
   17840:	andhi	r0, r0, r1
   17844:	andhi	r0, r0, r0
   17848:			; <UNDEFINED> instruction: 0xffff8000
   1784c:	push	{fp, lr}
   17850:	mov	fp, sp
   17854:	sub	sp, sp, #8
   17858:	str	r0, [sp, #4]
   1785c:	ldr	r0, [sp, #4]
   17860:	movw	r1, #1
   17864:	bl	17870 <__assert_fail@plt+0x697c>
   17868:	mov	sp, fp
   1786c:	pop	{fp, pc}
   17870:	push	{fp, lr}
   17874:	mov	fp, sp
   17878:	sub	sp, sp, #8
   1787c:	str	r0, [sp, #4]
   17880:	str	r1, [sp]
   17884:	ldr	r0, [sp, #4]
   17888:	ldr	r1, [sp]
   1788c:	bl	17a3c <__assert_fail@plt+0x6b48>
   17890:	bl	14c34 <__assert_fail@plt+0x3d40>
   17894:	mov	sp, fp
   17898:	pop	{fp, pc}
   1789c:	push	{fp, lr}
   178a0:	mov	fp, sp
   178a4:	sub	sp, sp, #8
   178a8:	str	r0, [sp, #4]
   178ac:	ldr	r0, [sp, #4]
   178b0:	movw	r1, #1
   178b4:	bl	178c0 <__assert_fail@plt+0x69cc>
   178b8:	mov	sp, fp
   178bc:	pop	{fp, pc}
   178c0:	push	{fp, lr}
   178c4:	mov	fp, sp
   178c8:	sub	sp, sp, #8
   178cc:	str	r0, [sp, #4]
   178d0:	str	r1, [sp]
   178d4:	ldr	r0, [sp, #4]
   178d8:	ldr	r1, [sp]
   178dc:	bl	19510 <__assert_fail@plt+0x861c>
   178e0:	bl	14c34 <__assert_fail@plt+0x3d40>
   178e4:	mov	sp, fp
   178e8:	pop	{fp, pc}
   178ec:	push	{fp, lr}
   178f0:	mov	fp, sp
   178f4:	sub	sp, sp, #16
   178f8:	str	r0, [fp, #-4]
   178fc:	str	r1, [sp, #8]
   17900:	ldr	r0, [sp, #8]
   17904:	bl	14c10 <__assert_fail@plt+0x3d1c>
   17908:	ldr	r1, [fp, #-4]
   1790c:	ldr	r2, [sp, #8]
   17910:	str	r0, [sp, #4]
   17914:	bl	10d44 <memcpy@plt>
   17918:	ldr	r0, [sp, #4]
   1791c:	mov	sp, fp
   17920:	pop	{fp, pc}
   17924:	push	{fp, lr}
   17928:	mov	fp, sp
   1792c:	sub	sp, sp, #16
   17930:	str	r0, [fp, #-4]
   17934:	str	r1, [sp, #8]
   17938:	ldr	r0, [sp, #8]
   1793c:	bl	14c64 <__assert_fail@plt+0x3d70>
   17940:	ldr	r1, [fp, #-4]
   17944:	ldr	r2, [sp, #8]
   17948:	str	r0, [sp, #4]
   1794c:	bl	10d44 <memcpy@plt>
   17950:	ldr	r0, [sp, #4]
   17954:	mov	sp, fp
   17958:	pop	{fp, pc}
   1795c:	push	{fp, lr}
   17960:	mov	fp, sp
   17964:	sub	sp, sp, #16
   17968:	str	r0, [fp, #-4]
   1796c:	str	r1, [sp, #8]
   17970:	ldr	r0, [sp, #8]
   17974:	add	r0, r0, #1
   17978:	bl	14c64 <__assert_fail@plt+0x3d70>
   1797c:	str	r0, [sp, #4]
   17980:	ldr	r0, [sp, #4]
   17984:	ldr	r1, [sp, #8]
   17988:	add	r0, r0, r1
   1798c:	movw	r1, #0
   17990:	strb	r1, [r0]
   17994:	ldr	r0, [sp, #4]
   17998:	ldr	r1, [fp, #-4]
   1799c:	ldr	r2, [sp, #8]
   179a0:	str	r0, [sp]
   179a4:	bl	10d44 <memcpy@plt>
   179a8:	ldr	r0, [sp]
   179ac:	mov	sp, fp
   179b0:	pop	{fp, pc}
   179b4:	push	{fp, lr}
   179b8:	mov	fp, sp
   179bc:	sub	sp, sp, #8
   179c0:	str	r0, [sp, #4]
   179c4:	ldr	r0, [sp, #4]
   179c8:	ldr	r1, [sp, #4]
   179cc:	str	r0, [sp]
   179d0:	mov	r0, r1
   179d4:	bl	10e28 <strlen@plt>
   179d8:	add	r1, r0, #1
   179dc:	ldr	r0, [sp]
   179e0:	bl	178ec <__assert_fail@plt+0x69f8>
   179e4:	mov	sp, fp
   179e8:	pop	{fp, pc}
   179ec:	push	{fp, lr}
   179f0:	mov	fp, sp
   179f4:	sub	sp, sp, #8
   179f8:	movw	r0, #45268	; 0xb0d4
   179fc:	movt	r0, #2
   17a00:	ldr	r0, [r0]
   17a04:	movw	r1, #43214	; 0xa8ce
   17a08:	movt	r1, #1
   17a0c:	str	r0, [sp, #4]
   17a10:	mov	r0, r1
   17a14:	bl	10e1c <gettext@plt>
   17a18:	ldr	r1, [sp, #4]
   17a1c:	str	r0, [sp]
   17a20:	mov	r0, r1
   17a24:	movw	r1, #0
   17a28:	movw	r2, #42183	; 0xa4c7
   17a2c:	movt	r2, #1
   17a30:	ldr	r3, [sp]
   17a34:	bl	10dbc <error@plt>
   17a38:	bl	10ee8 <abort@plt>
   17a3c:	push	{fp, lr}
   17a40:	mov	fp, sp
   17a44:	sub	sp, sp, #16
   17a48:	str	r0, [sp, #8]
   17a4c:	str	r1, [sp, #4]
   17a50:	ldr	r0, [sp, #8]
   17a54:	cmp	r0, #0
   17a58:	beq	17a68 <__assert_fail@plt+0x6b74>
   17a5c:	ldr	r0, [sp, #4]
   17a60:	cmp	r0, #0
   17a64:	bne	17a74 <__assert_fail@plt+0x6b80>
   17a68:	movw	r0, #1
   17a6c:	str	r0, [sp, #4]
   17a70:	str	r0, [sp, #8]
   17a74:	ldr	r0, [sp, #4]
   17a78:	cmp	r0, #0
   17a7c:	beq	17ab0 <__assert_fail@plt+0x6bbc>
   17a80:	ldr	r0, [pc, #76]	; 17ad4 <__assert_fail@plt+0x6be0>
   17a84:	ldr	r1, [sp, #4]
   17a88:	udiv	r0, r0, r1
   17a8c:	ldr	r1, [sp, #8]
   17a90:	cmp	r0, r1
   17a94:	bcs	17ab0 <__assert_fail@plt+0x6bbc>
   17a98:	bl	10e40 <__errno_location@plt>
   17a9c:	movw	lr, #12
   17aa0:	str	lr, [r0]
   17aa4:	movw	r0, #0
   17aa8:	str	r0, [fp, #-4]
   17aac:	b	17ac8 <__assert_fail@plt+0x6bd4>
   17ab0:	ldr	r0, [sp, #8]
   17ab4:	ldr	r1, [sp, #4]
   17ab8:	bl	10cd8 <calloc@plt>
   17abc:	str	r0, [sp]
   17ac0:	ldr	r0, [sp]
   17ac4:	str	r0, [fp, #-4]
   17ac8:	ldr	r0, [fp, #-4]
   17acc:	mov	sp, fp
   17ad0:	pop	{fp, pc}
   17ad4:	svcvc	0x00ffffff
   17ad8:	push	{fp, lr}
   17adc:	mov	fp, sp
   17ae0:	sub	sp, sp, #8
   17ae4:	str	r0, [sp]
   17ae8:	ldr	r0, [sp]
   17aec:	movw	r1, #0
   17af0:	cmp	r0, r1
   17af4:	beq	17b08 <__assert_fail@plt+0x6c14>
   17af8:	ldr	r0, [sp]
   17afc:	bl	10de0 <__freading@plt>
   17b00:	cmp	r0, #0
   17b04:	bne	17b18 <__assert_fail@plt+0x6c24>
   17b08:	ldr	r0, [sp]
   17b0c:	bl	10d14 <fflush@plt>
   17b10:	str	r0, [sp, #4]
   17b14:	b	17b2c <__assert_fail@plt+0x6c38>
   17b18:	ldr	r0, [sp]
   17b1c:	bl	17b38 <__assert_fail@plt+0x6c44>
   17b20:	ldr	r0, [sp]
   17b24:	bl	10d14 <fflush@plt>
   17b28:	str	r0, [sp, #4]
   17b2c:	ldr	r0, [sp, #4]
   17b30:	mov	sp, fp
   17b34:	pop	{fp, pc}
   17b38:	push	{fp, lr}
   17b3c:	mov	fp, sp
   17b40:	sub	sp, sp, #16
   17b44:	str	r0, [fp, #-4]
   17b48:	ldr	r0, [fp, #-4]
   17b4c:	ldr	r0, [r0]
   17b50:	and	r0, r0, #256	; 0x100
   17b54:	cmp	r0, #0
   17b58:	beq	17b80 <__assert_fail@plt+0x6c8c>
   17b5c:	ldr	r0, [fp, #-4]
   17b60:	mov	r1, sp
   17b64:	mov	r2, #1
   17b68:	str	r2, [r1]
   17b6c:	mov	r1, #0
   17b70:	mov	r2, r1
   17b74:	mov	r3, r1
   17b78:	bl	17bc8 <__assert_fail@plt+0x6cd4>
   17b7c:	str	r0, [sp, #8]
   17b80:	mov	sp, fp
   17b84:	pop	{fp, pc}
   17b88:	push	{fp, lr}
   17b8c:	mov	fp, sp
   17b90:	sub	sp, sp, #16
   17b94:	str	r0, [fp, #-4]
   17b98:	bl	10e40 <__errno_location@plt>
   17b9c:	ldr	r0, [r0]
   17ba0:	str	r0, [sp, #8]
   17ba4:	ldr	r0, [fp, #-4]
   17ba8:	bl	10d20 <free@plt>
   17bac:	ldr	r0, [sp, #8]
   17bb0:	str	r0, [sp, #4]
   17bb4:	bl	10e40 <__errno_location@plt>
   17bb8:	ldr	lr, [sp, #4]
   17bbc:	str	lr, [r0]
   17bc0:	mov	sp, fp
   17bc4:	pop	{fp, pc}
   17bc8:	push	{fp, lr}
   17bcc:	mov	fp, sp
   17bd0:	sub	sp, sp, #32
   17bd4:	ldr	r1, [fp, #8]
   17bd8:	str	r0, [fp, #-8]
   17bdc:	str	r3, [sp, #20]
   17be0:	str	r2, [sp, #16]
   17be4:	ldr	r0, [fp, #-8]
   17be8:	ldr	r0, [r0, #8]
   17bec:	ldr	r2, [fp, #-8]
   17bf0:	ldr	r2, [r2, #4]
   17bf4:	cmp	r0, r2
   17bf8:	str	r1, [sp, #4]
   17bfc:	bne	17ca8 <__assert_fail@plt+0x6db4>
   17c00:	ldr	r0, [fp, #-8]
   17c04:	ldr	r0, [r0, #20]
   17c08:	ldr	r1, [fp, #-8]
   17c0c:	ldr	r1, [r1, #16]
   17c10:	cmp	r0, r1
   17c14:	bne	17ca8 <__assert_fail@plt+0x6db4>
   17c18:	ldr	r0, [fp, #-8]
   17c1c:	ldr	r0, [r0, #36]	; 0x24
   17c20:	movw	r1, #0
   17c24:	cmp	r0, r1
   17c28:	bne	17ca8 <__assert_fail@plt+0x6db4>
   17c2c:	ldr	r0, [fp, #-8]
   17c30:	bl	10e64 <fileno@plt>
   17c34:	ldr	r2, [sp, #16]
   17c38:	ldr	r3, [sp, #20]
   17c3c:	ldr	lr, [fp, #8]
   17c40:	mov	r1, sp
   17c44:	str	lr, [r1]
   17c48:	bl	10d8c <lseek64@plt>
   17c4c:	str	r1, [sp, #12]
   17c50:	str	r0, [sp, #8]
   17c54:	ldr	r0, [sp, #8]
   17c58:	ldr	r1, [sp, #12]
   17c5c:	and	r0, r0, r1
   17c60:	cmn	r0, #1
   17c64:	bne	17c78 <__assert_fail@plt+0x6d84>
   17c68:	b	17c6c <__assert_fail@plt+0x6d78>
   17c6c:	mvn	r0, #0
   17c70:	str	r0, [fp, #-4]
   17c74:	b	17cc8 <__assert_fail@plt+0x6dd4>
   17c78:	ldr	r0, [fp, #-8]
   17c7c:	ldr	r1, [r0]
   17c80:	bic	r1, r1, #16
   17c84:	str	r1, [r0]
   17c88:	ldr	r0, [sp, #8]
   17c8c:	ldr	r1, [sp, #12]
   17c90:	ldr	r2, [fp, #-8]
   17c94:	str	r1, [r2, #84]	; 0x54
   17c98:	str	r0, [r2, #80]	; 0x50
   17c9c:	movw	r0, #0
   17ca0:	str	r0, [fp, #-4]
   17ca4:	b	17cc8 <__assert_fail@plt+0x6dd4>
   17ca8:	ldr	r0, [fp, #-8]
   17cac:	ldr	r2, [sp, #16]
   17cb0:	ldr	r3, [sp, #20]
   17cb4:	ldr	r1, [fp, #8]
   17cb8:	mov	ip, sp
   17cbc:	str	r1, [ip]
   17cc0:	bl	10e7c <fseeko64@plt>
   17cc4:	str	r0, [fp, #-4]
   17cc8:	ldr	r0, [fp, #-4]
   17ccc:	mov	sp, fp
   17cd0:	pop	{fp, pc}
   17cd4:	push	{fp, lr}
   17cd8:	mov	fp, sp
   17cdc:	sub	sp, sp, #16
   17ce0:	str	r0, [sp, #8]
   17ce4:	ldr	r0, [sp, #8]
   17ce8:	cmp	r0, #0
   17cec:	bne	17cf8 <__assert_fail@plt+0x6e04>
   17cf0:	movw	r0, #1
   17cf4:	str	r0, [sp, #8]
   17cf8:	ldr	r0, [pc, #64]	; 17d40 <__assert_fail@plt+0x6e4c>
   17cfc:	ldr	r1, [sp, #8]
   17d00:	cmp	r0, r1
   17d04:	bcs	17d20 <__assert_fail@plt+0x6e2c>
   17d08:	bl	10e40 <__errno_location@plt>
   17d0c:	movw	lr, #12
   17d10:	str	lr, [r0]
   17d14:	movw	r0, #0
   17d18:	str	r0, [fp, #-4]
   17d1c:	b	17d34 <__assert_fail@plt+0x6e40>
   17d20:	ldr	r0, [sp, #8]
   17d24:	bl	10dc8 <malloc@plt>
   17d28:	str	r0, [sp, #4]
   17d2c:	ldr	r0, [sp, #4]
   17d30:	str	r0, [fp, #-4]
   17d34:	ldr	r0, [fp, #-4]
   17d38:	mov	sp, fp
   17d3c:	pop	{fp, pc}
   17d40:	svcvc	0x00ffffff
   17d44:	push	{fp, lr}
   17d48:	mov	fp, sp
   17d4c:	sub	sp, sp, #32
   17d50:	str	r0, [fp, #-8]
   17d54:	str	r1, [fp, #-12]
   17d58:	str	r2, [sp, #16]
   17d5c:	str	r3, [sp, #12]
   17d60:	ldr	r0, [fp, #-8]
   17d64:	movw	r1, #0
   17d68:	cmp	r0, r1
   17d6c:	bne	17d78 <__assert_fail@plt+0x6e84>
   17d70:	add	r0, sp, #4
   17d74:	str	r0, [fp, #-8]
   17d78:	ldr	r0, [fp, #-8]
   17d7c:	ldr	r1, [fp, #-12]
   17d80:	ldr	r2, [sp, #16]
   17d84:	ldr	r3, [sp, #12]
   17d88:	bl	10db0 <mbrtowc@plt>
   17d8c:	str	r0, [sp, #8]
   17d90:	ldr	r0, [sp, #8]
   17d94:	mvn	r1, #1
   17d98:	cmp	r1, r0
   17d9c:	bhi	17de0 <__assert_fail@plt+0x6eec>
   17da0:	ldr	r0, [sp, #16]
   17da4:	cmp	r0, #0
   17da8:	beq	17de0 <__assert_fail@plt+0x6eec>
   17dac:	movw	r0, #0
   17db0:	bl	193b0 <__assert_fail@plt+0x84bc>
   17db4:	tst	r0, #1
   17db8:	bne	17de0 <__assert_fail@plt+0x6eec>
   17dbc:	ldr	r0, [fp, #-12]
   17dc0:	ldrb	r0, [r0]
   17dc4:	strb	r0, [sp, #3]
   17dc8:	ldrb	r0, [sp, #3]
   17dcc:	ldr	r1, [fp, #-8]
   17dd0:	str	r0, [r1]
   17dd4:	movw	r0, #1
   17dd8:	str	r0, [fp, #-4]
   17ddc:	b	17de8 <__assert_fail@plt+0x6ef4>
   17de0:	ldr	r0, [sp, #8]
   17de4:	str	r0, [fp, #-4]
   17de8:	ldr	r0, [fp, #-4]
   17dec:	mov	sp, fp
   17df0:	pop	{fp, pc}
   17df4:	push	{fp, lr}
   17df8:	mov	fp, sp
   17dfc:	sub	sp, sp, #16
   17e00:	str	r0, [sp, #8]
   17e04:	str	r1, [sp, #4]
   17e08:	ldr	r0, [sp, #8]
   17e0c:	movw	r1, #0
   17e10:	cmp	r0, r1
   17e14:	bne	17e28 <__assert_fail@plt+0x6f34>
   17e18:	ldr	r0, [sp, #4]
   17e1c:	bl	17cd4 <__assert_fail@plt+0x6de0>
   17e20:	str	r0, [fp, #-4]
   17e24:	b	17e88 <__assert_fail@plt+0x6f94>
   17e28:	ldr	r0, [sp, #4]
   17e2c:	cmp	r0, #0
   17e30:	bne	17e48 <__assert_fail@plt+0x6f54>
   17e34:	ldr	r0, [sp, #8]
   17e38:	bl	17b88 <__assert_fail@plt+0x6c94>
   17e3c:	movw	r0, #0
   17e40:	str	r0, [fp, #-4]
   17e44:	b	17e88 <__assert_fail@plt+0x6f94>
   17e48:	ldr	r0, [pc, #68]	; 17e94 <__assert_fail@plt+0x6fa0>
   17e4c:	ldr	r1, [sp, #4]
   17e50:	cmp	r0, r1
   17e54:	bcs	17e70 <__assert_fail@plt+0x6f7c>
   17e58:	bl	10e40 <__errno_location@plt>
   17e5c:	movw	lr, #12
   17e60:	str	lr, [r0]
   17e64:	movw	r0, #0
   17e68:	str	r0, [fp, #-4]
   17e6c:	b	17e88 <__assert_fail@plt+0x6f94>
   17e70:	ldr	r0, [sp, #8]
   17e74:	ldr	r1, [sp, #4]
   17e78:	bl	10d68 <realloc@plt>
   17e7c:	str	r0, [sp]
   17e80:	ldr	r0, [sp]
   17e84:	str	r0, [fp, #-4]
   17e88:	ldr	r0, [fp, #-4]
   17e8c:	mov	sp, fp
   17e90:	pop	{fp, pc}
   17e94:	svcvc	0x00ffffff
   17e98:	push	{fp, lr}
   17e9c:	mov	fp, sp
   17ea0:	sub	sp, sp, #176	; 0xb0
   17ea4:	str	r0, [fp, #-8]
   17ea8:	str	r1, [fp, #-12]
   17eac:	str	r2, [fp, #-16]
   17eb0:	b	18268 <__assert_fail@plt+0x7374>
   17eb4:	b	18088 <__assert_fail@plt+0x7194>
   17eb8:	ldr	r0, [fp, #-16]
   17ebc:	cmp	r0, #0
   17ec0:	bcs	17fc4 <__assert_fail@plt+0x70d0>
   17ec4:	ldr	r0, [fp, #-12]
   17ec8:	cmp	r0, #0
   17ecc:	bcs	17f54 <__assert_fail@plt+0x7060>
   17ed0:	b	17ef0 <__assert_fail@plt+0x6ffc>
   17ed4:	ldr	r0, [fp, #-12]
   17ed8:	ldr	r1, [fp, #-16]
   17edc:	movw	r2, #127	; 0x7f
   17ee0:	udiv	r1, r2, r1
   17ee4:	cmp	r0, r1
   17ee8:	bcc	18058 <__assert_fail@plt+0x7164>
   17eec:	b	18070 <__assert_fail@plt+0x717c>
   17ef0:	b	17f04 <__assert_fail@plt+0x7010>
   17ef4:	ldr	r0, [fp, #-16]
   17ef8:	cmp	r0, #1
   17efc:	bcc	17f14 <__assert_fail@plt+0x7020>
   17f00:	b	17f20 <__assert_fail@plt+0x702c>
   17f04:	ldr	r0, [fp, #-16]
   17f08:	movw	r1, #0
   17f0c:	cmp	r1, r0
   17f10:	bcs	17f20 <__assert_fail@plt+0x702c>
   17f14:	movw	r0, #0
   17f18:	str	r0, [fp, #-24]	; 0xffffffe8
   17f1c:	b	17f38 <__assert_fail@plt+0x7044>
   17f20:	ldr	r0, [fp, #-16]
   17f24:	movw	r1, #0
   17f28:	sub	r0, r1, r0
   17f2c:	movw	r1, #127	; 0x7f
   17f30:	udiv	r0, r1, r0
   17f34:	str	r0, [fp, #-24]	; 0xffffffe8
   17f38:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17f3c:	ldr	r1, [fp, #-12]
   17f40:	mvn	r2, #0
   17f44:	sub	r1, r2, r1
   17f48:	cmp	r0, r1
   17f4c:	bls	18058 <__assert_fail@plt+0x7164>
   17f50:	b	18070 <__assert_fail@plt+0x717c>
   17f54:	ldr	r0, [fp, #-16]
   17f58:	cmn	r0, #1
   17f5c:	bne	17fa8 <__assert_fail@plt+0x70b4>
   17f60:	b	17f80 <__assert_fail@plt+0x708c>
   17f64:	ldr	r0, [fp, #-12]
   17f68:	mvn	r1, #127	; 0x7f
   17f6c:	add	r0, r0, r1
   17f70:	movw	r1, #0
   17f74:	cmp	r1, r0
   17f78:	bcc	18058 <__assert_fail@plt+0x7164>
   17f7c:	b	18070 <__assert_fail@plt+0x717c>
   17f80:	ldr	r0, [fp, #-12]
   17f84:	movw	r1, #0
   17f88:	cmp	r1, r0
   17f8c:	bcs	18070 <__assert_fail@plt+0x717c>
   17f90:	ldr	r0, [fp, #-12]
   17f94:	sub	r0, r0, #1
   17f98:	movw	r1, #127	; 0x7f
   17f9c:	cmp	r1, r0
   17fa0:	bcc	18058 <__assert_fail@plt+0x7164>
   17fa4:	b	18070 <__assert_fail@plt+0x717c>
   17fa8:	ldr	r0, [fp, #-16]
   17fac:	mvn	r1, #127	; 0x7f
   17fb0:	udiv	r0, r1, r0
   17fb4:	ldr	r1, [fp, #-12]
   17fb8:	cmp	r0, r1
   17fbc:	bcc	18058 <__assert_fail@plt+0x7164>
   17fc0:	b	18070 <__assert_fail@plt+0x717c>
   17fc4:	ldr	r0, [fp, #-16]
   17fc8:	cmp	r0, #0
   17fcc:	bne	17fd4 <__assert_fail@plt+0x70e0>
   17fd0:	b	18070 <__assert_fail@plt+0x717c>
   17fd4:	ldr	r0, [fp, #-12]
   17fd8:	cmp	r0, #0
   17fdc:	bcs	18040 <__assert_fail@plt+0x714c>
   17fe0:	ldr	r0, [fp, #-12]
   17fe4:	cmn	r0, #1
   17fe8:	bne	18024 <__assert_fail@plt+0x7130>
   17fec:	b	1800c <__assert_fail@plt+0x7118>
   17ff0:	ldr	r0, [fp, #-16]
   17ff4:	mvn	r1, #127	; 0x7f
   17ff8:	add	r0, r0, r1
   17ffc:	movw	r1, #0
   18000:	cmp	r1, r0
   18004:	bcc	18058 <__assert_fail@plt+0x7164>
   18008:	b	18070 <__assert_fail@plt+0x717c>
   1800c:	ldr	r0, [fp, #-16]
   18010:	sub	r0, r0, #1
   18014:	movw	r1, #127	; 0x7f
   18018:	cmp	r1, r0
   1801c:	bcc	18058 <__assert_fail@plt+0x7164>
   18020:	b	18070 <__assert_fail@plt+0x717c>
   18024:	ldr	r0, [fp, #-12]
   18028:	mvn	r1, #127	; 0x7f
   1802c:	udiv	r0, r1, r0
   18030:	ldr	r1, [fp, #-16]
   18034:	cmp	r0, r1
   18038:	bcc	18058 <__assert_fail@plt+0x7164>
   1803c:	b	18070 <__assert_fail@plt+0x717c>
   18040:	ldr	r0, [fp, #-16]
   18044:	movw	r1, #127	; 0x7f
   18048:	udiv	r0, r1, r0
   1804c:	ldr	r1, [fp, #-12]
   18050:	cmp	r0, r1
   18054:	bcs	18070 <__assert_fail@plt+0x717c>
   18058:	ldr	r0, [fp, #-12]
   1805c:	ldr	r1, [fp, #-16]
   18060:	mul	r0, r0, r1
   18064:	sxtb	r0, r0
   18068:	str	r0, [fp, #-20]	; 0xffffffec
   1806c:	b	191e8 <__assert_fail@plt+0x82f4>
   18070:	ldr	r0, [fp, #-12]
   18074:	ldr	r1, [fp, #-16]
   18078:	mul	r0, r0, r1
   1807c:	sxtb	r0, r0
   18080:	str	r0, [fp, #-20]	; 0xffffffec
   18084:	b	19200 <__assert_fail@plt+0x830c>
   18088:	ldr	r0, [fp, #-16]
   1808c:	cmp	r0, #0
   18090:	bcs	1819c <__assert_fail@plt+0x72a8>
   18094:	ldr	r0, [fp, #-12]
   18098:	cmp	r0, #0
   1809c:	bcs	18124 <__assert_fail@plt+0x7230>
   180a0:	b	180c0 <__assert_fail@plt+0x71cc>
   180a4:	ldr	r0, [fp, #-12]
   180a8:	ldr	r1, [fp, #-16]
   180ac:	movw	r2, #255	; 0xff
   180b0:	udiv	r1, r2, r1
   180b4:	cmp	r0, r1
   180b8:	bcc	18238 <__assert_fail@plt+0x7344>
   180bc:	b	18250 <__assert_fail@plt+0x735c>
   180c0:	b	180d4 <__assert_fail@plt+0x71e0>
   180c4:	ldr	r0, [fp, #-16]
   180c8:	cmp	r0, #1
   180cc:	bcc	180e4 <__assert_fail@plt+0x71f0>
   180d0:	b	180f0 <__assert_fail@plt+0x71fc>
   180d4:	ldr	r0, [fp, #-16]
   180d8:	movw	r1, #0
   180dc:	cmp	r1, r0
   180e0:	bcs	180f0 <__assert_fail@plt+0x71fc>
   180e4:	movw	r0, #0
   180e8:	str	r0, [fp, #-28]	; 0xffffffe4
   180ec:	b	18108 <__assert_fail@plt+0x7214>
   180f0:	ldr	r0, [fp, #-16]
   180f4:	movw	r1, #0
   180f8:	sub	r0, r1, r0
   180fc:	movw	r1, #255	; 0xff
   18100:	udiv	r0, r1, r0
   18104:	str	r0, [fp, #-28]	; 0xffffffe4
   18108:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1810c:	ldr	r1, [fp, #-12]
   18110:	mvn	r2, #0
   18114:	sub	r1, r2, r1
   18118:	cmp	r0, r1
   1811c:	bls	18238 <__assert_fail@plt+0x7344>
   18120:	b	18250 <__assert_fail@plt+0x735c>
   18124:	b	1812c <__assert_fail@plt+0x7238>
   18128:	b	18130 <__assert_fail@plt+0x723c>
   1812c:	b	18180 <__assert_fail@plt+0x728c>
   18130:	ldr	r0, [fp, #-16]
   18134:	cmn	r0, #1
   18138:	bne	18180 <__assert_fail@plt+0x728c>
   1813c:	b	18158 <__assert_fail@plt+0x7264>
   18140:	ldr	r0, [fp, #-12]
   18144:	add	r0, r0, #0
   18148:	movw	r1, #0
   1814c:	cmp	r1, r0
   18150:	bcc	18238 <__assert_fail@plt+0x7344>
   18154:	b	18250 <__assert_fail@plt+0x735c>
   18158:	ldr	r0, [fp, #-12]
   1815c:	movw	r1, #0
   18160:	cmp	r1, r0
   18164:	bcs	18250 <__assert_fail@plt+0x735c>
   18168:	ldr	r0, [fp, #-12]
   1816c:	sub	r0, r0, #1
   18170:	mvn	r1, #0
   18174:	cmp	r1, r0
   18178:	bcc	18238 <__assert_fail@plt+0x7344>
   1817c:	b	18250 <__assert_fail@plt+0x735c>
   18180:	ldr	r0, [fp, #-16]
   18184:	movw	r1, #0
   18188:	udiv	r0, r1, r0
   1818c:	ldr	r1, [fp, #-12]
   18190:	cmp	r0, r1
   18194:	bcc	18238 <__assert_fail@plt+0x7344>
   18198:	b	18250 <__assert_fail@plt+0x735c>
   1819c:	ldr	r0, [fp, #-16]
   181a0:	cmp	r0, #0
   181a4:	bne	181ac <__assert_fail@plt+0x72b8>
   181a8:	b	18250 <__assert_fail@plt+0x735c>
   181ac:	ldr	r0, [fp, #-12]
   181b0:	cmp	r0, #0
   181b4:	bcs	18220 <__assert_fail@plt+0x732c>
   181b8:	b	181c0 <__assert_fail@plt+0x72cc>
   181bc:	b	181c4 <__assert_fail@plt+0x72d0>
   181c0:	b	18204 <__assert_fail@plt+0x7310>
   181c4:	ldr	r0, [fp, #-12]
   181c8:	cmn	r0, #1
   181cc:	bne	18204 <__assert_fail@plt+0x7310>
   181d0:	b	181ec <__assert_fail@plt+0x72f8>
   181d4:	ldr	r0, [fp, #-16]
   181d8:	add	r0, r0, #0
   181dc:	movw	r1, #0
   181e0:	cmp	r1, r0
   181e4:	bcc	18238 <__assert_fail@plt+0x7344>
   181e8:	b	18250 <__assert_fail@plt+0x735c>
   181ec:	ldr	r0, [fp, #-16]
   181f0:	sub	r0, r0, #1
   181f4:	mvn	r1, #0
   181f8:	cmp	r1, r0
   181fc:	bcc	18238 <__assert_fail@plt+0x7344>
   18200:	b	18250 <__assert_fail@plt+0x735c>
   18204:	ldr	r0, [fp, #-12]
   18208:	movw	r1, #0
   1820c:	udiv	r0, r1, r0
   18210:	ldr	r1, [fp, #-16]
   18214:	cmp	r0, r1
   18218:	bcc	18238 <__assert_fail@plt+0x7344>
   1821c:	b	18250 <__assert_fail@plt+0x735c>
   18220:	ldr	r0, [fp, #-16]
   18224:	movw	r1, #255	; 0xff
   18228:	udiv	r0, r1, r0
   1822c:	ldr	r1, [fp, #-12]
   18230:	cmp	r0, r1
   18234:	bcs	18250 <__assert_fail@plt+0x735c>
   18238:	ldr	r0, [fp, #-12]
   1823c:	ldr	r1, [fp, #-16]
   18240:	mul	r0, r0, r1
   18244:	and	r0, r0, #255	; 0xff
   18248:	str	r0, [fp, #-20]	; 0xffffffec
   1824c:	b	191e8 <__assert_fail@plt+0x82f4>
   18250:	ldr	r0, [fp, #-12]
   18254:	ldr	r1, [fp, #-16]
   18258:	mul	r0, r0, r1
   1825c:	and	r0, r0, #255	; 0xff
   18260:	str	r0, [fp, #-20]	; 0xffffffec
   18264:	b	19200 <__assert_fail@plt+0x830c>
   18268:	b	18620 <__assert_fail@plt+0x772c>
   1826c:	b	18440 <__assert_fail@plt+0x754c>
   18270:	ldr	r0, [fp, #-16]
   18274:	cmp	r0, #0
   18278:	bcs	1837c <__assert_fail@plt+0x7488>
   1827c:	ldr	r0, [fp, #-12]
   18280:	cmp	r0, #0
   18284:	bcs	1830c <__assert_fail@plt+0x7418>
   18288:	b	182a8 <__assert_fail@plt+0x73b4>
   1828c:	ldr	r0, [fp, #-12]
   18290:	ldr	r1, [fp, #-16]
   18294:	movw	r2, #32767	; 0x7fff
   18298:	udiv	r1, r2, r1
   1829c:	cmp	r0, r1
   182a0:	bcc	18410 <__assert_fail@plt+0x751c>
   182a4:	b	18428 <__assert_fail@plt+0x7534>
   182a8:	b	182bc <__assert_fail@plt+0x73c8>
   182ac:	ldr	r0, [fp, #-16]
   182b0:	cmp	r0, #1
   182b4:	bcc	182cc <__assert_fail@plt+0x73d8>
   182b8:	b	182d8 <__assert_fail@plt+0x73e4>
   182bc:	ldr	r0, [fp, #-16]
   182c0:	movw	r1, #0
   182c4:	cmp	r1, r0
   182c8:	bcs	182d8 <__assert_fail@plt+0x73e4>
   182cc:	movw	r0, #0
   182d0:	str	r0, [fp, #-32]	; 0xffffffe0
   182d4:	b	182f0 <__assert_fail@plt+0x73fc>
   182d8:	ldr	r0, [fp, #-16]
   182dc:	movw	r1, #0
   182e0:	sub	r0, r1, r0
   182e4:	movw	r1, #32767	; 0x7fff
   182e8:	udiv	r0, r1, r0
   182ec:	str	r0, [fp, #-32]	; 0xffffffe0
   182f0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   182f4:	ldr	r1, [fp, #-12]
   182f8:	mvn	r2, #0
   182fc:	sub	r1, r2, r1
   18300:	cmp	r0, r1
   18304:	bls	18410 <__assert_fail@plt+0x751c>
   18308:	b	18428 <__assert_fail@plt+0x7534>
   1830c:	ldr	r0, [fp, #-16]
   18310:	cmn	r0, #1
   18314:	bne	18360 <__assert_fail@plt+0x746c>
   18318:	b	18338 <__assert_fail@plt+0x7444>
   1831c:	ldr	r0, [pc, #3840]	; 19224 <__assert_fail@plt+0x8330>
   18320:	ldr	r1, [fp, #-12]
   18324:	add	r0, r1, r0
   18328:	movw	r1, #0
   1832c:	cmp	r1, r0
   18330:	bcc	18410 <__assert_fail@plt+0x751c>
   18334:	b	18428 <__assert_fail@plt+0x7534>
   18338:	ldr	r0, [fp, #-12]
   1833c:	movw	r1, #0
   18340:	cmp	r1, r0
   18344:	bcs	18428 <__assert_fail@plt+0x7534>
   18348:	ldr	r0, [fp, #-12]
   1834c:	sub	r0, r0, #1
   18350:	movw	r1, #32767	; 0x7fff
   18354:	cmp	r1, r0
   18358:	bcc	18410 <__assert_fail@plt+0x751c>
   1835c:	b	18428 <__assert_fail@plt+0x7534>
   18360:	ldr	r0, [pc, #3772]	; 19224 <__assert_fail@plt+0x8330>
   18364:	ldr	r1, [fp, #-16]
   18368:	udiv	r0, r0, r1
   1836c:	ldr	r1, [fp, #-12]
   18370:	cmp	r0, r1
   18374:	bcc	18410 <__assert_fail@plt+0x751c>
   18378:	b	18428 <__assert_fail@plt+0x7534>
   1837c:	ldr	r0, [fp, #-16]
   18380:	cmp	r0, #0
   18384:	bne	1838c <__assert_fail@plt+0x7498>
   18388:	b	18428 <__assert_fail@plt+0x7534>
   1838c:	ldr	r0, [fp, #-12]
   18390:	cmp	r0, #0
   18394:	bcs	183f8 <__assert_fail@plt+0x7504>
   18398:	ldr	r0, [fp, #-12]
   1839c:	cmn	r0, #1
   183a0:	bne	183dc <__assert_fail@plt+0x74e8>
   183a4:	b	183c4 <__assert_fail@plt+0x74d0>
   183a8:	ldr	r0, [pc, #3700]	; 19224 <__assert_fail@plt+0x8330>
   183ac:	ldr	r1, [fp, #-16]
   183b0:	add	r0, r1, r0
   183b4:	movw	r1, #0
   183b8:	cmp	r1, r0
   183bc:	bcc	18410 <__assert_fail@plt+0x751c>
   183c0:	b	18428 <__assert_fail@plt+0x7534>
   183c4:	ldr	r0, [fp, #-16]
   183c8:	sub	r0, r0, #1
   183cc:	movw	r1, #32767	; 0x7fff
   183d0:	cmp	r1, r0
   183d4:	bcc	18410 <__assert_fail@plt+0x751c>
   183d8:	b	18428 <__assert_fail@plt+0x7534>
   183dc:	ldr	r0, [pc, #3648]	; 19224 <__assert_fail@plt+0x8330>
   183e0:	ldr	r1, [fp, #-12]
   183e4:	udiv	r0, r0, r1
   183e8:	ldr	r1, [fp, #-16]
   183ec:	cmp	r0, r1
   183f0:	bcc	18410 <__assert_fail@plt+0x751c>
   183f4:	b	18428 <__assert_fail@plt+0x7534>
   183f8:	ldr	r0, [fp, #-16]
   183fc:	movw	r1, #32767	; 0x7fff
   18400:	udiv	r0, r1, r0
   18404:	ldr	r1, [fp, #-12]
   18408:	cmp	r0, r1
   1840c:	bcs	18428 <__assert_fail@plt+0x7534>
   18410:	ldr	r0, [fp, #-12]
   18414:	ldr	r1, [fp, #-16]
   18418:	mul	r0, r0, r1
   1841c:	sxth	r0, r0
   18420:	str	r0, [fp, #-20]	; 0xffffffec
   18424:	b	191e8 <__assert_fail@plt+0x82f4>
   18428:	ldr	r0, [fp, #-12]
   1842c:	ldr	r1, [fp, #-16]
   18430:	mul	r0, r0, r1
   18434:	sxth	r0, r0
   18438:	str	r0, [fp, #-20]	; 0xffffffec
   1843c:	b	19200 <__assert_fail@plt+0x830c>
   18440:	ldr	r0, [fp, #-16]
   18444:	cmp	r0, #0
   18448:	bcs	18554 <__assert_fail@plt+0x7660>
   1844c:	ldr	r0, [fp, #-12]
   18450:	cmp	r0, #0
   18454:	bcs	184dc <__assert_fail@plt+0x75e8>
   18458:	b	18478 <__assert_fail@plt+0x7584>
   1845c:	ldr	r0, [fp, #-12]
   18460:	ldr	r1, [fp, #-16]
   18464:	movw	r2, #65535	; 0xffff
   18468:	udiv	r1, r2, r1
   1846c:	cmp	r0, r1
   18470:	bcc	185f0 <__assert_fail@plt+0x76fc>
   18474:	b	18608 <__assert_fail@plt+0x7714>
   18478:	b	1848c <__assert_fail@plt+0x7598>
   1847c:	ldr	r0, [fp, #-16]
   18480:	cmp	r0, #1
   18484:	bcc	1849c <__assert_fail@plt+0x75a8>
   18488:	b	184a8 <__assert_fail@plt+0x75b4>
   1848c:	ldr	r0, [fp, #-16]
   18490:	movw	r1, #0
   18494:	cmp	r1, r0
   18498:	bcs	184a8 <__assert_fail@plt+0x75b4>
   1849c:	movw	r0, #0
   184a0:	str	r0, [fp, #-36]	; 0xffffffdc
   184a4:	b	184c0 <__assert_fail@plt+0x75cc>
   184a8:	ldr	r0, [fp, #-16]
   184ac:	movw	r1, #0
   184b0:	sub	r0, r1, r0
   184b4:	movw	r1, #65535	; 0xffff
   184b8:	udiv	r0, r1, r0
   184bc:	str	r0, [fp, #-36]	; 0xffffffdc
   184c0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   184c4:	ldr	r1, [fp, #-12]
   184c8:	mvn	r2, #0
   184cc:	sub	r1, r2, r1
   184d0:	cmp	r0, r1
   184d4:	bls	185f0 <__assert_fail@plt+0x76fc>
   184d8:	b	18608 <__assert_fail@plt+0x7714>
   184dc:	b	184e4 <__assert_fail@plt+0x75f0>
   184e0:	b	184e8 <__assert_fail@plt+0x75f4>
   184e4:	b	18538 <__assert_fail@plt+0x7644>
   184e8:	ldr	r0, [fp, #-16]
   184ec:	cmn	r0, #1
   184f0:	bne	18538 <__assert_fail@plt+0x7644>
   184f4:	b	18510 <__assert_fail@plt+0x761c>
   184f8:	ldr	r0, [fp, #-12]
   184fc:	add	r0, r0, #0
   18500:	movw	r1, #0
   18504:	cmp	r1, r0
   18508:	bcc	185f0 <__assert_fail@plt+0x76fc>
   1850c:	b	18608 <__assert_fail@plt+0x7714>
   18510:	ldr	r0, [fp, #-12]
   18514:	movw	r1, #0
   18518:	cmp	r1, r0
   1851c:	bcs	18608 <__assert_fail@plt+0x7714>
   18520:	ldr	r0, [fp, #-12]
   18524:	sub	r0, r0, #1
   18528:	mvn	r1, #0
   1852c:	cmp	r1, r0
   18530:	bcc	185f0 <__assert_fail@plt+0x76fc>
   18534:	b	18608 <__assert_fail@plt+0x7714>
   18538:	ldr	r0, [fp, #-16]
   1853c:	movw	r1, #0
   18540:	udiv	r0, r1, r0
   18544:	ldr	r1, [fp, #-12]
   18548:	cmp	r0, r1
   1854c:	bcc	185f0 <__assert_fail@plt+0x76fc>
   18550:	b	18608 <__assert_fail@plt+0x7714>
   18554:	ldr	r0, [fp, #-16]
   18558:	cmp	r0, #0
   1855c:	bne	18564 <__assert_fail@plt+0x7670>
   18560:	b	18608 <__assert_fail@plt+0x7714>
   18564:	ldr	r0, [fp, #-12]
   18568:	cmp	r0, #0
   1856c:	bcs	185d8 <__assert_fail@plt+0x76e4>
   18570:	b	18578 <__assert_fail@plt+0x7684>
   18574:	b	1857c <__assert_fail@plt+0x7688>
   18578:	b	185bc <__assert_fail@plt+0x76c8>
   1857c:	ldr	r0, [fp, #-12]
   18580:	cmn	r0, #1
   18584:	bne	185bc <__assert_fail@plt+0x76c8>
   18588:	b	185a4 <__assert_fail@plt+0x76b0>
   1858c:	ldr	r0, [fp, #-16]
   18590:	add	r0, r0, #0
   18594:	movw	r1, #0
   18598:	cmp	r1, r0
   1859c:	bcc	185f0 <__assert_fail@plt+0x76fc>
   185a0:	b	18608 <__assert_fail@plt+0x7714>
   185a4:	ldr	r0, [fp, #-16]
   185a8:	sub	r0, r0, #1
   185ac:	mvn	r1, #0
   185b0:	cmp	r1, r0
   185b4:	bcc	185f0 <__assert_fail@plt+0x76fc>
   185b8:	b	18608 <__assert_fail@plt+0x7714>
   185bc:	ldr	r0, [fp, #-12]
   185c0:	movw	r1, #0
   185c4:	udiv	r0, r1, r0
   185c8:	ldr	r1, [fp, #-16]
   185cc:	cmp	r0, r1
   185d0:	bcc	185f0 <__assert_fail@plt+0x76fc>
   185d4:	b	18608 <__assert_fail@plt+0x7714>
   185d8:	ldr	r0, [fp, #-16]
   185dc:	movw	r1, #65535	; 0xffff
   185e0:	udiv	r0, r1, r0
   185e4:	ldr	r1, [fp, #-12]
   185e8:	cmp	r0, r1
   185ec:	bcs	18608 <__assert_fail@plt+0x7714>
   185f0:	ldr	r0, [fp, #-12]
   185f4:	ldr	r1, [fp, #-16]
   185f8:	mul	r0, r0, r1
   185fc:	uxth	r0, r0
   18600:	str	r0, [fp, #-20]	; 0xffffffec
   18604:	b	191e8 <__assert_fail@plt+0x82f4>
   18608:	ldr	r0, [fp, #-12]
   1860c:	ldr	r1, [fp, #-16]
   18610:	mul	r0, r0, r1
   18614:	uxth	r0, r0
   18618:	str	r0, [fp, #-20]	; 0xffffffec
   1861c:	b	19200 <__assert_fail@plt+0x830c>
   18620:	b	18624 <__assert_fail@plt+0x7730>
   18624:	b	187e8 <__assert_fail@plt+0x78f4>
   18628:	ldr	r0, [fp, #-16]
   1862c:	cmp	r0, #0
   18630:	bcs	18730 <__assert_fail@plt+0x783c>
   18634:	ldr	r0, [fp, #-12]
   18638:	cmp	r0, #0
   1863c:	bcs	186c4 <__assert_fail@plt+0x77d0>
   18640:	b	18660 <__assert_fail@plt+0x776c>
   18644:	ldr	r0, [pc, #3024]	; 1921c <__assert_fail@plt+0x8328>
   18648:	ldr	r1, [fp, #-12]
   1864c:	ldr	r2, [fp, #-16]
   18650:	udiv	r0, r0, r2
   18654:	cmp	r1, r0
   18658:	bcc	187c0 <__assert_fail@plt+0x78cc>
   1865c:	b	187d4 <__assert_fail@plt+0x78e0>
   18660:	b	18674 <__assert_fail@plt+0x7780>
   18664:	ldr	r0, [fp, #-16]
   18668:	cmp	r0, #1
   1866c:	bcc	18684 <__assert_fail@plt+0x7790>
   18670:	b	18690 <__assert_fail@plt+0x779c>
   18674:	ldr	r0, [fp, #-16]
   18678:	movw	r1, #0
   1867c:	cmp	r1, r0
   18680:	bcs	18690 <__assert_fail@plt+0x779c>
   18684:	movw	r0, #0
   18688:	str	r0, [fp, #-40]	; 0xffffffd8
   1868c:	b	186a8 <__assert_fail@plt+0x77b4>
   18690:	ldr	r0, [pc, #2948]	; 1921c <__assert_fail@plt+0x8328>
   18694:	ldr	r1, [fp, #-16]
   18698:	movw	r2, #0
   1869c:	sub	r1, r2, r1
   186a0:	udiv	r0, r0, r1
   186a4:	str	r0, [fp, #-40]	; 0xffffffd8
   186a8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   186ac:	ldr	r1, [fp, #-12]
   186b0:	mvn	r2, #0
   186b4:	sub	r1, r2, r1
   186b8:	cmp	r0, r1
   186bc:	bls	187c0 <__assert_fail@plt+0x78cc>
   186c0:	b	187d4 <__assert_fail@plt+0x78e0>
   186c4:	ldr	r0, [fp, #-16]
   186c8:	cmn	r0, #1
   186cc:	bne	18714 <__assert_fail@plt+0x7820>
   186d0:	b	186ec <__assert_fail@plt+0x77f8>
   186d4:	ldr	r0, [fp, #-12]
   186d8:	add	r0, r0, #-2147483648	; 0x80000000
   186dc:	movw	r1, #0
   186e0:	cmp	r1, r0
   186e4:	bcc	187c0 <__assert_fail@plt+0x78cc>
   186e8:	b	187d4 <__assert_fail@plt+0x78e0>
   186ec:	ldr	r0, [fp, #-12]
   186f0:	movw	r1, #0
   186f4:	cmp	r1, r0
   186f8:	bcs	187d4 <__assert_fail@plt+0x78e0>
   186fc:	ldr	r0, [pc, #2840]	; 1921c <__assert_fail@plt+0x8328>
   18700:	ldr	r1, [fp, #-12]
   18704:	sub	r1, r1, #1
   18708:	cmp	r0, r1
   1870c:	bcc	187c0 <__assert_fail@plt+0x78cc>
   18710:	b	187d4 <__assert_fail@plt+0x78e0>
   18714:	ldr	r0, [pc, #2820]	; 19220 <__assert_fail@plt+0x832c>
   18718:	ldr	r1, [fp, #-16]
   1871c:	udiv	r0, r0, r1
   18720:	ldr	r1, [fp, #-12]
   18724:	cmp	r0, r1
   18728:	bcc	187c0 <__assert_fail@plt+0x78cc>
   1872c:	b	187d4 <__assert_fail@plt+0x78e0>
   18730:	ldr	r0, [fp, #-16]
   18734:	cmp	r0, #0
   18738:	bne	18740 <__assert_fail@plt+0x784c>
   1873c:	b	187d4 <__assert_fail@plt+0x78e0>
   18740:	ldr	r0, [fp, #-12]
   18744:	cmp	r0, #0
   18748:	bcs	187a8 <__assert_fail@plt+0x78b4>
   1874c:	ldr	r0, [fp, #-12]
   18750:	cmn	r0, #1
   18754:	bne	1878c <__assert_fail@plt+0x7898>
   18758:	b	18774 <__assert_fail@plt+0x7880>
   1875c:	ldr	r0, [fp, #-16]
   18760:	add	r0, r0, #-2147483648	; 0x80000000
   18764:	movw	r1, #0
   18768:	cmp	r1, r0
   1876c:	bcc	187c0 <__assert_fail@plt+0x78cc>
   18770:	b	187d4 <__assert_fail@plt+0x78e0>
   18774:	ldr	r0, [pc, #2720]	; 1921c <__assert_fail@plt+0x8328>
   18778:	ldr	r1, [fp, #-16]
   1877c:	sub	r1, r1, #1
   18780:	cmp	r0, r1
   18784:	bcc	187c0 <__assert_fail@plt+0x78cc>
   18788:	b	187d4 <__assert_fail@plt+0x78e0>
   1878c:	ldr	r0, [pc, #2700]	; 19220 <__assert_fail@plt+0x832c>
   18790:	ldr	r1, [fp, #-12]
   18794:	udiv	r0, r0, r1
   18798:	ldr	r1, [fp, #-16]
   1879c:	cmp	r0, r1
   187a0:	bcc	187c0 <__assert_fail@plt+0x78cc>
   187a4:	b	187d4 <__assert_fail@plt+0x78e0>
   187a8:	ldr	r0, [pc, #2668]	; 1921c <__assert_fail@plt+0x8328>
   187ac:	ldr	r1, [fp, #-16]
   187b0:	udiv	r0, r0, r1
   187b4:	ldr	r1, [fp, #-12]
   187b8:	cmp	r0, r1
   187bc:	bcs	187d4 <__assert_fail@plt+0x78e0>
   187c0:	ldr	r0, [fp, #-12]
   187c4:	ldr	r1, [fp, #-16]
   187c8:	mul	r0, r0, r1
   187cc:	str	r0, [fp, #-20]	; 0xffffffec
   187d0:	b	191e8 <__assert_fail@plt+0x82f4>
   187d4:	ldr	r0, [fp, #-12]
   187d8:	ldr	r1, [fp, #-16]
   187dc:	mul	r0, r0, r1
   187e0:	str	r0, [fp, #-20]	; 0xffffffec
   187e4:	b	19200 <__assert_fail@plt+0x830c>
   187e8:	ldr	r0, [fp, #-16]
   187ec:	cmp	r0, #0
   187f0:	bcs	188fc <__assert_fail@plt+0x7a08>
   187f4:	ldr	r0, [fp, #-12]
   187f8:	cmp	r0, #0
   187fc:	bcs	18884 <__assert_fail@plt+0x7990>
   18800:	b	18820 <__assert_fail@plt+0x792c>
   18804:	ldr	r0, [fp, #-12]
   18808:	ldr	r1, [fp, #-16]
   1880c:	mvn	r2, #0
   18810:	udiv	r1, r2, r1
   18814:	cmp	r0, r1
   18818:	bcc	18998 <__assert_fail@plt+0x7aa4>
   1881c:	b	189ac <__assert_fail@plt+0x7ab8>
   18820:	b	18834 <__assert_fail@plt+0x7940>
   18824:	ldr	r0, [fp, #-16]
   18828:	cmp	r0, #1
   1882c:	bcc	18844 <__assert_fail@plt+0x7950>
   18830:	b	18850 <__assert_fail@plt+0x795c>
   18834:	ldr	r0, [fp, #-16]
   18838:	movw	r1, #0
   1883c:	cmp	r1, r0
   18840:	bcs	18850 <__assert_fail@plt+0x795c>
   18844:	movw	r0, #1
   18848:	str	r0, [fp, #-44]	; 0xffffffd4
   1884c:	b	18868 <__assert_fail@plt+0x7974>
   18850:	ldr	r0, [fp, #-16]
   18854:	movw	r1, #0
   18858:	sub	r0, r1, r0
   1885c:	mvn	r1, #0
   18860:	udiv	r0, r1, r0
   18864:	str	r0, [fp, #-44]	; 0xffffffd4
   18868:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1886c:	ldr	r1, [fp, #-12]
   18870:	mvn	r2, #0
   18874:	sub	r1, r2, r1
   18878:	cmp	r0, r1
   1887c:	bls	18998 <__assert_fail@plt+0x7aa4>
   18880:	b	189ac <__assert_fail@plt+0x7ab8>
   18884:	b	1888c <__assert_fail@plt+0x7998>
   18888:	b	18890 <__assert_fail@plt+0x799c>
   1888c:	b	188e0 <__assert_fail@plt+0x79ec>
   18890:	ldr	r0, [fp, #-16]
   18894:	cmn	r0, #1
   18898:	bne	188e0 <__assert_fail@plt+0x79ec>
   1889c:	b	188b8 <__assert_fail@plt+0x79c4>
   188a0:	ldr	r0, [fp, #-12]
   188a4:	add	r0, r0, #0
   188a8:	movw	r1, #0
   188ac:	cmp	r1, r0
   188b0:	bcc	18998 <__assert_fail@plt+0x7aa4>
   188b4:	b	189ac <__assert_fail@plt+0x7ab8>
   188b8:	ldr	r0, [fp, #-12]
   188bc:	movw	r1, #0
   188c0:	cmp	r1, r0
   188c4:	bcs	189ac <__assert_fail@plt+0x7ab8>
   188c8:	ldr	r0, [fp, #-12]
   188cc:	sub	r0, r0, #1
   188d0:	mvn	r1, #0
   188d4:	cmp	r1, r0
   188d8:	bcc	18998 <__assert_fail@plt+0x7aa4>
   188dc:	b	189ac <__assert_fail@plt+0x7ab8>
   188e0:	ldr	r0, [fp, #-16]
   188e4:	movw	r1, #0
   188e8:	udiv	r0, r1, r0
   188ec:	ldr	r1, [fp, #-12]
   188f0:	cmp	r0, r1
   188f4:	bcc	18998 <__assert_fail@plt+0x7aa4>
   188f8:	b	189ac <__assert_fail@plt+0x7ab8>
   188fc:	ldr	r0, [fp, #-16]
   18900:	cmp	r0, #0
   18904:	bne	1890c <__assert_fail@plt+0x7a18>
   18908:	b	189ac <__assert_fail@plt+0x7ab8>
   1890c:	ldr	r0, [fp, #-12]
   18910:	cmp	r0, #0
   18914:	bcs	18980 <__assert_fail@plt+0x7a8c>
   18918:	b	18920 <__assert_fail@plt+0x7a2c>
   1891c:	b	18924 <__assert_fail@plt+0x7a30>
   18920:	b	18964 <__assert_fail@plt+0x7a70>
   18924:	ldr	r0, [fp, #-12]
   18928:	cmn	r0, #1
   1892c:	bne	18964 <__assert_fail@plt+0x7a70>
   18930:	b	1894c <__assert_fail@plt+0x7a58>
   18934:	ldr	r0, [fp, #-16]
   18938:	add	r0, r0, #0
   1893c:	movw	r1, #0
   18940:	cmp	r1, r0
   18944:	bcc	18998 <__assert_fail@plt+0x7aa4>
   18948:	b	189ac <__assert_fail@plt+0x7ab8>
   1894c:	ldr	r0, [fp, #-16]
   18950:	sub	r0, r0, #1
   18954:	mvn	r1, #0
   18958:	cmp	r1, r0
   1895c:	bcc	18998 <__assert_fail@plt+0x7aa4>
   18960:	b	189ac <__assert_fail@plt+0x7ab8>
   18964:	ldr	r0, [fp, #-12]
   18968:	movw	r1, #0
   1896c:	udiv	r0, r1, r0
   18970:	ldr	r1, [fp, #-16]
   18974:	cmp	r0, r1
   18978:	bcc	18998 <__assert_fail@plt+0x7aa4>
   1897c:	b	189ac <__assert_fail@plt+0x7ab8>
   18980:	ldr	r0, [fp, #-16]
   18984:	mvn	r1, #0
   18988:	udiv	r0, r1, r0
   1898c:	ldr	r1, [fp, #-12]
   18990:	cmp	r0, r1
   18994:	bcs	189ac <__assert_fail@plt+0x7ab8>
   18998:	ldr	r0, [fp, #-12]
   1899c:	ldr	r1, [fp, #-16]
   189a0:	mul	r0, r0, r1
   189a4:	str	r0, [fp, #-20]	; 0xffffffec
   189a8:	b	191e8 <__assert_fail@plt+0x82f4>
   189ac:	ldr	r0, [fp, #-12]
   189b0:	ldr	r1, [fp, #-16]
   189b4:	mul	r0, r0, r1
   189b8:	str	r0, [fp, #-20]	; 0xffffffec
   189bc:	b	19200 <__assert_fail@plt+0x830c>
   189c0:	b	189c4 <__assert_fail@plt+0x7ad0>
   189c4:	b	18b88 <__assert_fail@plt+0x7c94>
   189c8:	ldr	r0, [fp, #-16]
   189cc:	cmp	r0, #0
   189d0:	bcs	18ad0 <__assert_fail@plt+0x7bdc>
   189d4:	ldr	r0, [fp, #-12]
   189d8:	cmp	r0, #0
   189dc:	bcs	18a64 <__assert_fail@plt+0x7b70>
   189e0:	b	18a00 <__assert_fail@plt+0x7b0c>
   189e4:	ldr	r0, [pc, #2096]	; 1921c <__assert_fail@plt+0x8328>
   189e8:	ldr	r1, [fp, #-12]
   189ec:	ldr	r2, [fp, #-16]
   189f0:	udiv	r0, r0, r2
   189f4:	cmp	r1, r0
   189f8:	bcc	18b60 <__assert_fail@plt+0x7c6c>
   189fc:	b	18b74 <__assert_fail@plt+0x7c80>
   18a00:	b	18a14 <__assert_fail@plt+0x7b20>
   18a04:	ldr	r0, [fp, #-16]
   18a08:	cmp	r0, #1
   18a0c:	bcc	18a24 <__assert_fail@plt+0x7b30>
   18a10:	b	18a30 <__assert_fail@plt+0x7b3c>
   18a14:	ldr	r0, [fp, #-16]
   18a18:	movw	r1, #0
   18a1c:	cmp	r1, r0
   18a20:	bcs	18a30 <__assert_fail@plt+0x7b3c>
   18a24:	movw	r0, #0
   18a28:	str	r0, [fp, #-48]	; 0xffffffd0
   18a2c:	b	18a48 <__assert_fail@plt+0x7b54>
   18a30:	ldr	r0, [pc, #2020]	; 1921c <__assert_fail@plt+0x8328>
   18a34:	ldr	r1, [fp, #-16]
   18a38:	movw	r2, #0
   18a3c:	sub	r1, r2, r1
   18a40:	udiv	r0, r0, r1
   18a44:	str	r0, [fp, #-48]	; 0xffffffd0
   18a48:	ldr	r0, [fp, #-48]	; 0xffffffd0
   18a4c:	ldr	r1, [fp, #-12]
   18a50:	mvn	r2, #0
   18a54:	sub	r1, r2, r1
   18a58:	cmp	r0, r1
   18a5c:	bls	18b60 <__assert_fail@plt+0x7c6c>
   18a60:	b	18b74 <__assert_fail@plt+0x7c80>
   18a64:	ldr	r0, [fp, #-16]
   18a68:	cmn	r0, #1
   18a6c:	bne	18ab4 <__assert_fail@plt+0x7bc0>
   18a70:	b	18a8c <__assert_fail@plt+0x7b98>
   18a74:	ldr	r0, [fp, #-12]
   18a78:	add	r0, r0, #-2147483648	; 0x80000000
   18a7c:	movw	r1, #0
   18a80:	cmp	r1, r0
   18a84:	bcc	18b60 <__assert_fail@plt+0x7c6c>
   18a88:	b	18b74 <__assert_fail@plt+0x7c80>
   18a8c:	ldr	r0, [fp, #-12]
   18a90:	movw	r1, #0
   18a94:	cmp	r1, r0
   18a98:	bcs	18b74 <__assert_fail@plt+0x7c80>
   18a9c:	ldr	r0, [pc, #1912]	; 1921c <__assert_fail@plt+0x8328>
   18aa0:	ldr	r1, [fp, #-12]
   18aa4:	sub	r1, r1, #1
   18aa8:	cmp	r0, r1
   18aac:	bcc	18b60 <__assert_fail@plt+0x7c6c>
   18ab0:	b	18b74 <__assert_fail@plt+0x7c80>
   18ab4:	ldr	r0, [pc, #1892]	; 19220 <__assert_fail@plt+0x832c>
   18ab8:	ldr	r1, [fp, #-16]
   18abc:	udiv	r0, r0, r1
   18ac0:	ldr	r1, [fp, #-12]
   18ac4:	cmp	r0, r1
   18ac8:	bcc	18b60 <__assert_fail@plt+0x7c6c>
   18acc:	b	18b74 <__assert_fail@plt+0x7c80>
   18ad0:	ldr	r0, [fp, #-16]
   18ad4:	cmp	r0, #0
   18ad8:	bne	18ae0 <__assert_fail@plt+0x7bec>
   18adc:	b	18b74 <__assert_fail@plt+0x7c80>
   18ae0:	ldr	r0, [fp, #-12]
   18ae4:	cmp	r0, #0
   18ae8:	bcs	18b48 <__assert_fail@plt+0x7c54>
   18aec:	ldr	r0, [fp, #-12]
   18af0:	cmn	r0, #1
   18af4:	bne	18b2c <__assert_fail@plt+0x7c38>
   18af8:	b	18b14 <__assert_fail@plt+0x7c20>
   18afc:	ldr	r0, [fp, #-16]
   18b00:	add	r0, r0, #-2147483648	; 0x80000000
   18b04:	movw	r1, #0
   18b08:	cmp	r1, r0
   18b0c:	bcc	18b60 <__assert_fail@plt+0x7c6c>
   18b10:	b	18b74 <__assert_fail@plt+0x7c80>
   18b14:	ldr	r0, [pc, #1792]	; 1921c <__assert_fail@plt+0x8328>
   18b18:	ldr	r1, [fp, #-16]
   18b1c:	sub	r1, r1, #1
   18b20:	cmp	r0, r1
   18b24:	bcc	18b60 <__assert_fail@plt+0x7c6c>
   18b28:	b	18b74 <__assert_fail@plt+0x7c80>
   18b2c:	ldr	r0, [pc, #1772]	; 19220 <__assert_fail@plt+0x832c>
   18b30:	ldr	r1, [fp, #-12]
   18b34:	udiv	r0, r0, r1
   18b38:	ldr	r1, [fp, #-16]
   18b3c:	cmp	r0, r1
   18b40:	bcc	18b60 <__assert_fail@plt+0x7c6c>
   18b44:	b	18b74 <__assert_fail@plt+0x7c80>
   18b48:	ldr	r0, [pc, #1740]	; 1921c <__assert_fail@plt+0x8328>
   18b4c:	ldr	r1, [fp, #-16]
   18b50:	udiv	r0, r0, r1
   18b54:	ldr	r1, [fp, #-12]
   18b58:	cmp	r0, r1
   18b5c:	bcs	18b74 <__assert_fail@plt+0x7c80>
   18b60:	ldr	r0, [fp, #-12]
   18b64:	ldr	r1, [fp, #-16]
   18b68:	mul	r0, r0, r1
   18b6c:	str	r0, [fp, #-20]	; 0xffffffec
   18b70:	b	191e8 <__assert_fail@plt+0x82f4>
   18b74:	ldr	r0, [fp, #-12]
   18b78:	ldr	r1, [fp, #-16]
   18b7c:	mul	r0, r0, r1
   18b80:	str	r0, [fp, #-20]	; 0xffffffec
   18b84:	b	19200 <__assert_fail@plt+0x830c>
   18b88:	ldr	r0, [fp, #-16]
   18b8c:	cmp	r0, #0
   18b90:	bcs	18c9c <__assert_fail@plt+0x7da8>
   18b94:	ldr	r0, [fp, #-12]
   18b98:	cmp	r0, #0
   18b9c:	bcs	18c24 <__assert_fail@plt+0x7d30>
   18ba0:	b	18bc0 <__assert_fail@plt+0x7ccc>
   18ba4:	ldr	r0, [fp, #-12]
   18ba8:	ldr	r1, [fp, #-16]
   18bac:	mvn	r2, #0
   18bb0:	udiv	r1, r2, r1
   18bb4:	cmp	r0, r1
   18bb8:	bcc	18d38 <__assert_fail@plt+0x7e44>
   18bbc:	b	18d4c <__assert_fail@plt+0x7e58>
   18bc0:	b	18bd4 <__assert_fail@plt+0x7ce0>
   18bc4:	ldr	r0, [fp, #-16]
   18bc8:	cmp	r0, #1
   18bcc:	bcc	18be4 <__assert_fail@plt+0x7cf0>
   18bd0:	b	18bf0 <__assert_fail@plt+0x7cfc>
   18bd4:	ldr	r0, [fp, #-16]
   18bd8:	movw	r1, #0
   18bdc:	cmp	r1, r0
   18be0:	bcs	18bf0 <__assert_fail@plt+0x7cfc>
   18be4:	movw	r0, #1
   18be8:	str	r0, [fp, #-52]	; 0xffffffcc
   18bec:	b	18c08 <__assert_fail@plt+0x7d14>
   18bf0:	ldr	r0, [fp, #-16]
   18bf4:	movw	r1, #0
   18bf8:	sub	r0, r1, r0
   18bfc:	mvn	r1, #0
   18c00:	udiv	r0, r1, r0
   18c04:	str	r0, [fp, #-52]	; 0xffffffcc
   18c08:	ldr	r0, [fp, #-52]	; 0xffffffcc
   18c0c:	ldr	r1, [fp, #-12]
   18c10:	mvn	r2, #0
   18c14:	sub	r1, r2, r1
   18c18:	cmp	r0, r1
   18c1c:	bls	18d38 <__assert_fail@plt+0x7e44>
   18c20:	b	18d4c <__assert_fail@plt+0x7e58>
   18c24:	b	18c2c <__assert_fail@plt+0x7d38>
   18c28:	b	18c30 <__assert_fail@plt+0x7d3c>
   18c2c:	b	18c80 <__assert_fail@plt+0x7d8c>
   18c30:	ldr	r0, [fp, #-16]
   18c34:	cmn	r0, #1
   18c38:	bne	18c80 <__assert_fail@plt+0x7d8c>
   18c3c:	b	18c58 <__assert_fail@plt+0x7d64>
   18c40:	ldr	r0, [fp, #-12]
   18c44:	add	r0, r0, #0
   18c48:	movw	r1, #0
   18c4c:	cmp	r1, r0
   18c50:	bcc	18d38 <__assert_fail@plt+0x7e44>
   18c54:	b	18d4c <__assert_fail@plt+0x7e58>
   18c58:	ldr	r0, [fp, #-12]
   18c5c:	movw	r1, #0
   18c60:	cmp	r1, r0
   18c64:	bcs	18d4c <__assert_fail@plt+0x7e58>
   18c68:	ldr	r0, [fp, #-12]
   18c6c:	sub	r0, r0, #1
   18c70:	mvn	r1, #0
   18c74:	cmp	r1, r0
   18c78:	bcc	18d38 <__assert_fail@plt+0x7e44>
   18c7c:	b	18d4c <__assert_fail@plt+0x7e58>
   18c80:	ldr	r0, [fp, #-16]
   18c84:	movw	r1, #0
   18c88:	udiv	r0, r1, r0
   18c8c:	ldr	r1, [fp, #-12]
   18c90:	cmp	r0, r1
   18c94:	bcc	18d38 <__assert_fail@plt+0x7e44>
   18c98:	b	18d4c <__assert_fail@plt+0x7e58>
   18c9c:	ldr	r0, [fp, #-16]
   18ca0:	cmp	r0, #0
   18ca4:	bne	18cac <__assert_fail@plt+0x7db8>
   18ca8:	b	18d4c <__assert_fail@plt+0x7e58>
   18cac:	ldr	r0, [fp, #-12]
   18cb0:	cmp	r0, #0
   18cb4:	bcs	18d20 <__assert_fail@plt+0x7e2c>
   18cb8:	b	18cc0 <__assert_fail@plt+0x7dcc>
   18cbc:	b	18cc4 <__assert_fail@plt+0x7dd0>
   18cc0:	b	18d04 <__assert_fail@plt+0x7e10>
   18cc4:	ldr	r0, [fp, #-12]
   18cc8:	cmn	r0, #1
   18ccc:	bne	18d04 <__assert_fail@plt+0x7e10>
   18cd0:	b	18cec <__assert_fail@plt+0x7df8>
   18cd4:	ldr	r0, [fp, #-16]
   18cd8:	add	r0, r0, #0
   18cdc:	movw	r1, #0
   18ce0:	cmp	r1, r0
   18ce4:	bcc	18d38 <__assert_fail@plt+0x7e44>
   18ce8:	b	18d4c <__assert_fail@plt+0x7e58>
   18cec:	ldr	r0, [fp, #-16]
   18cf0:	sub	r0, r0, #1
   18cf4:	mvn	r1, #0
   18cf8:	cmp	r1, r0
   18cfc:	bcc	18d38 <__assert_fail@plt+0x7e44>
   18d00:	b	18d4c <__assert_fail@plt+0x7e58>
   18d04:	ldr	r0, [fp, #-12]
   18d08:	movw	r1, #0
   18d0c:	udiv	r0, r1, r0
   18d10:	ldr	r1, [fp, #-16]
   18d14:	cmp	r0, r1
   18d18:	bcc	18d38 <__assert_fail@plt+0x7e44>
   18d1c:	b	18d4c <__assert_fail@plt+0x7e58>
   18d20:	ldr	r0, [fp, #-16]
   18d24:	mvn	r1, #0
   18d28:	udiv	r0, r1, r0
   18d2c:	ldr	r1, [fp, #-12]
   18d30:	cmp	r0, r1
   18d34:	bcs	18d4c <__assert_fail@plt+0x7e58>
   18d38:	ldr	r0, [fp, #-12]
   18d3c:	ldr	r1, [fp, #-16]
   18d40:	mul	r0, r0, r1
   18d44:	str	r0, [fp, #-20]	; 0xffffffec
   18d48:	b	191e8 <__assert_fail@plt+0x82f4>
   18d4c:	ldr	r0, [fp, #-12]
   18d50:	ldr	r1, [fp, #-16]
   18d54:	mul	r0, r0, r1
   18d58:	str	r0, [fp, #-20]	; 0xffffffec
   18d5c:	b	19200 <__assert_fail@plt+0x830c>
   18d60:	b	18fb4 <__assert_fail@plt+0x80c0>
   18d64:	ldr	r0, [fp, #-16]
   18d68:	cmp	r0, #0
   18d6c:	bcs	18ecc <__assert_fail@plt+0x7fd8>
   18d70:	ldr	r0, [fp, #-12]
   18d74:	cmp	r0, #0
   18d78:	bcs	18e48 <__assert_fail@plt+0x7f54>
   18d7c:	b	18d80 <__assert_fail@plt+0x7e8c>
   18d80:	ldr	r0, [fp, #-12]
   18d84:	ldr	r2, [fp, #-16]
   18d88:	mvn	r1, #0
   18d8c:	mvn	r3, #-2147483648	; 0x80000000
   18d90:	mov	ip, #0
   18d94:	str	r0, [fp, #-56]	; 0xffffffc8
   18d98:	mov	r0, r1
   18d9c:	mov	r1, r3
   18da0:	mov	r3, ip
   18da4:	bl	19eec <__assert_fail@plt+0x8ff8>
   18da8:	ldr	r2, [fp, #-56]	; 0xffffffc8
   18dac:	subs	r0, r2, r0
   18db0:	rscs	r1, r1, #0
   18db4:	str	r0, [fp, #-60]	; 0xffffffc4
   18db8:	str	r1, [fp, #-64]	; 0xffffffc0
   18dbc:	blt	18f8c <__assert_fail@plt+0x8098>
   18dc0:	b	18fa0 <__assert_fail@plt+0x80ac>
   18dc4:	b	18dd8 <__assert_fail@plt+0x7ee4>
   18dc8:	ldr	r0, [fp, #-16]
   18dcc:	cmp	r0, #1
   18dd0:	bcc	18de8 <__assert_fail@plt+0x7ef4>
   18dd4:	b	18dfc <__assert_fail@plt+0x7f08>
   18dd8:	ldr	r0, [fp, #-16]
   18ddc:	movw	r1, #0
   18de0:	cmp	r1, r0
   18de4:	bcs	18dfc <__assert_fail@plt+0x7f08>
   18de8:	mov	r0, #0
   18dec:	mvn	r1, #0
   18df0:	str	r1, [fp, #-68]	; 0xffffffbc
   18df4:	str	r0, [fp, #-72]	; 0xffffffb8
   18df8:	b	18e20 <__assert_fail@plt+0x7f2c>
   18dfc:	ldr	r0, [fp, #-16]
   18e00:	rsb	r2, r0, #0
   18e04:	mvn	r0, #0
   18e08:	mvn	r1, #-2147483648	; 0x80000000
   18e0c:	mov	r3, #0
   18e10:	bl	19eec <__assert_fail@plt+0x8ff8>
   18e14:	str	r0, [fp, #-68]	; 0xffffffbc
   18e18:	str	r1, [fp, #-72]	; 0xffffffb8
   18e1c:	b	18e20 <__assert_fail@plt+0x7f2c>
   18e20:	ldr	r0, [fp, #-72]	; 0xffffffb8
   18e24:	ldr	r1, [fp, #-68]	; 0xffffffbc
   18e28:	ldr	r2, [fp, #-12]
   18e2c:	mvn	r2, r2
   18e30:	subs	r1, r2, r1
   18e34:	rscs	r0, r0, #0
   18e38:	str	r1, [fp, #-76]	; 0xffffffb4
   18e3c:	str	r0, [fp, #-80]	; 0xffffffb0
   18e40:	bge	18f8c <__assert_fail@plt+0x8098>
   18e44:	b	18fa0 <__assert_fail@plt+0x80ac>
   18e48:	ldr	r0, [fp, #-16]
   18e4c:	cmn	r0, #1
   18e50:	bne	18e98 <__assert_fail@plt+0x7fa4>
   18e54:	b	18e78 <__assert_fail@plt+0x7f84>
   18e58:	ldr	r0, [fp, #-12]
   18e5c:	rsbs	r0, r0, #0
   18e60:	mov	r1, #0
   18e64:	sbcs	r1, r1, #-2147483648	; 0x80000000
   18e68:	str	r0, [fp, #-84]	; 0xffffffac
   18e6c:	str	r1, [sp, #88]	; 0x58
   18e70:	blt	18f8c <__assert_fail@plt+0x8098>
   18e74:	b	18fa0 <__assert_fail@plt+0x80ac>
   18e78:	ldr	r0, [fp, #-12]
   18e7c:	movw	r1, #0
   18e80:	cmp	r1, r0
   18e84:	bcs	18fa0 <__assert_fail@plt+0x80ac>
   18e88:	mov	r0, #0
   18e8c:	cmp	r0, #0
   18e90:	bne	18f8c <__assert_fail@plt+0x8098>
   18e94:	b	18fa0 <__assert_fail@plt+0x80ac>
   18e98:	ldr	r2, [fp, #-16]
   18e9c:	mov	r1, #-2147483648	; 0x80000000
   18ea0:	mov	r0, #0
   18ea4:	str	r0, [sp, #84]	; 0x54
   18ea8:	ldr	r3, [sp, #84]	; 0x54
   18eac:	bl	19e18 <__assert_fail@plt+0x8f24>
   18eb0:	ldr	r2, [fp, #-12]
   18eb4:	subs	r0, r0, r2
   18eb8:	sbcs	r1, r1, #0
   18ebc:	str	r0, [sp, #80]	; 0x50
   18ec0:	str	r1, [sp, #76]	; 0x4c
   18ec4:	blt	18f8c <__assert_fail@plt+0x8098>
   18ec8:	b	18fa0 <__assert_fail@plt+0x80ac>
   18ecc:	ldr	r0, [fp, #-16]
   18ed0:	cmp	r0, #0
   18ed4:	bne	18edc <__assert_fail@plt+0x7fe8>
   18ed8:	b	18fa0 <__assert_fail@plt+0x80ac>
   18edc:	ldr	r0, [fp, #-12]
   18ee0:	cmp	r0, #0
   18ee4:	bcs	18f5c <__assert_fail@plt+0x8068>
   18ee8:	ldr	r0, [fp, #-12]
   18eec:	cmn	r0, #1
   18ef0:	bne	18f28 <__assert_fail@plt+0x8034>
   18ef4:	b	18f18 <__assert_fail@plt+0x8024>
   18ef8:	ldr	r0, [fp, #-16]
   18efc:	rsbs	r0, r0, #0
   18f00:	mov	r1, #0
   18f04:	sbcs	r1, r1, #-2147483648	; 0x80000000
   18f08:	str	r0, [sp, #72]	; 0x48
   18f0c:	str	r1, [sp, #68]	; 0x44
   18f10:	blt	18f8c <__assert_fail@plt+0x8098>
   18f14:	b	18fa0 <__assert_fail@plt+0x80ac>
   18f18:	mov	r0, #0
   18f1c:	cmp	r0, #0
   18f20:	bne	18f8c <__assert_fail@plt+0x8098>
   18f24:	b	18fa0 <__assert_fail@plt+0x80ac>
   18f28:	ldr	r2, [fp, #-12]
   18f2c:	mov	r1, #-2147483648	; 0x80000000
   18f30:	mov	r0, #0
   18f34:	str	r0, [sp, #64]	; 0x40
   18f38:	ldr	r3, [sp, #64]	; 0x40
   18f3c:	bl	19e18 <__assert_fail@plt+0x8f24>
   18f40:	ldr	r2, [fp, #-16]
   18f44:	subs	r0, r0, r2
   18f48:	sbcs	r1, r1, #0
   18f4c:	str	r0, [sp, #60]	; 0x3c
   18f50:	str	r1, [sp, #56]	; 0x38
   18f54:	blt	18f8c <__assert_fail@plt+0x8098>
   18f58:	b	18fa0 <__assert_fail@plt+0x80ac>
   18f5c:	ldr	r2, [fp, #-16]
   18f60:	mvn	r0, #0
   18f64:	mvn	r1, #-2147483648	; 0x80000000
   18f68:	mov	r3, #0
   18f6c:	bl	19eec <__assert_fail@plt+0x8ff8>
   18f70:	ldr	r2, [fp, #-12]
   18f74:	subs	r0, r0, r2
   18f78:	sbcs	r1, r1, #0
   18f7c:	str	r0, [sp, #52]	; 0x34
   18f80:	str	r1, [sp, #48]	; 0x30
   18f84:	bge	18fa0 <__assert_fail@plt+0x80ac>
   18f88:	b	18f8c <__assert_fail@plt+0x8098>
   18f8c:	ldr	r0, [fp, #-12]
   18f90:	ldr	r1, [fp, #-16]
   18f94:	mul	r0, r0, r1
   18f98:	str	r0, [fp, #-20]	; 0xffffffec
   18f9c:	b	191e8 <__assert_fail@plt+0x82f4>
   18fa0:	ldr	r0, [fp, #-12]
   18fa4:	ldr	r1, [fp, #-16]
   18fa8:	mul	r0, r0, r1
   18fac:	str	r0, [fp, #-20]	; 0xffffffec
   18fb0:	b	19200 <__assert_fail@plt+0x830c>
   18fb4:	ldr	r0, [fp, #-16]
   18fb8:	cmp	r0, #0
   18fbc:	bcs	19108 <__assert_fail@plt+0x8214>
   18fc0:	ldr	r0, [fp, #-12]
   18fc4:	cmp	r0, #0
   18fc8:	bcs	19090 <__assert_fail@plt+0x819c>
   18fcc:	b	19008 <__assert_fail@plt+0x8114>
   18fd0:	ldr	r0, [fp, #-12]
   18fd4:	ldr	r2, [fp, #-16]
   18fd8:	mvn	r1, #0
   18fdc:	mov	r3, #0
   18fe0:	str	r0, [sp, #44]	; 0x2c
   18fe4:	mov	r0, r1
   18fe8:	bl	19eec <__assert_fail@plt+0x8ff8>
   18fec:	ldr	r2, [sp, #44]	; 0x2c
   18ff0:	subs	r0, r2, r0
   18ff4:	rscs	r1, r1, #0
   18ff8:	str	r0, [sp, #40]	; 0x28
   18ffc:	str	r1, [sp, #36]	; 0x24
   19000:	bcc	191c0 <__assert_fail@plt+0x82cc>
   19004:	b	191d4 <__assert_fail@plt+0x82e0>
   19008:	b	1901c <__assert_fail@plt+0x8128>
   1900c:	ldr	r0, [fp, #-16]
   19010:	cmp	r0, #1
   19014:	bcc	1902c <__assert_fail@plt+0x8138>
   19018:	b	19040 <__assert_fail@plt+0x814c>
   1901c:	ldr	r0, [fp, #-16]
   19020:	movw	r1, #0
   19024:	cmp	r1, r0
   19028:	bcs	19040 <__assert_fail@plt+0x814c>
   1902c:	mov	r0, #1
   19030:	mvn	r1, #0
   19034:	str	r1, [sp, #32]
   19038:	str	r0, [sp, #28]
   1903c:	b	19068 <__assert_fail@plt+0x8174>
   19040:	ldr	r0, [fp, #-16]
   19044:	rsb	r2, r0, #0
   19048:	mvn	r0, #0
   1904c:	mov	r3, #0
   19050:	str	r0, [sp, #24]
   19054:	ldr	r1, [sp, #24]
   19058:	bl	19eec <__assert_fail@plt+0x8ff8>
   1905c:	str	r0, [sp, #32]
   19060:	str	r1, [sp, #28]
   19064:	b	19068 <__assert_fail@plt+0x8174>
   19068:	ldr	r0, [sp, #28]
   1906c:	ldr	r1, [sp, #32]
   19070:	ldr	r2, [fp, #-12]
   19074:	mvn	r2, r2
   19078:	subs	r1, r2, r1
   1907c:	rscs	r0, r0, #0
   19080:	str	r1, [sp, #20]
   19084:	str	r0, [sp, #16]
   19088:	bcs	191c0 <__assert_fail@plt+0x82cc>
   1908c:	b	191d4 <__assert_fail@plt+0x82e0>
   19090:	b	19098 <__assert_fail@plt+0x81a4>
   19094:	b	1909c <__assert_fail@plt+0x81a8>
   19098:	b	190ec <__assert_fail@plt+0x81f8>
   1909c:	ldr	r0, [fp, #-16]
   190a0:	cmn	r0, #1
   190a4:	bne	190ec <__assert_fail@plt+0x81f8>
   190a8:	b	190c4 <__assert_fail@plt+0x81d0>
   190ac:	ldr	r0, [fp, #-12]
   190b0:	add	r0, r0, #0
   190b4:	movw	r1, #0
   190b8:	cmp	r1, r0
   190bc:	bcc	191c0 <__assert_fail@plt+0x82cc>
   190c0:	b	191d4 <__assert_fail@plt+0x82e0>
   190c4:	ldr	r0, [fp, #-12]
   190c8:	movw	r1, #0
   190cc:	cmp	r1, r0
   190d0:	bcs	191d4 <__assert_fail@plt+0x82e0>
   190d4:	ldr	r0, [fp, #-12]
   190d8:	sub	r0, r0, #1
   190dc:	mvn	r1, #0
   190e0:	cmp	r1, r0
   190e4:	bcc	191c0 <__assert_fail@plt+0x82cc>
   190e8:	b	191d4 <__assert_fail@plt+0x82e0>
   190ec:	ldr	r0, [fp, #-16]
   190f0:	movw	r1, #0
   190f4:	udiv	r0, r1, r0
   190f8:	ldr	r1, [fp, #-12]
   190fc:	cmp	r0, r1
   19100:	bcc	191c0 <__assert_fail@plt+0x82cc>
   19104:	b	191d4 <__assert_fail@plt+0x82e0>
   19108:	ldr	r0, [fp, #-16]
   1910c:	cmp	r0, #0
   19110:	bne	19118 <__assert_fail@plt+0x8224>
   19114:	b	191d4 <__assert_fail@plt+0x82e0>
   19118:	ldr	r0, [fp, #-12]
   1911c:	cmp	r0, #0
   19120:	bcs	1918c <__assert_fail@plt+0x8298>
   19124:	b	1912c <__assert_fail@plt+0x8238>
   19128:	b	19130 <__assert_fail@plt+0x823c>
   1912c:	b	19170 <__assert_fail@plt+0x827c>
   19130:	ldr	r0, [fp, #-12]
   19134:	cmn	r0, #1
   19138:	bne	19170 <__assert_fail@plt+0x827c>
   1913c:	b	19158 <__assert_fail@plt+0x8264>
   19140:	ldr	r0, [fp, #-16]
   19144:	add	r0, r0, #0
   19148:	movw	r1, #0
   1914c:	cmp	r1, r0
   19150:	bcc	191c0 <__assert_fail@plt+0x82cc>
   19154:	b	191d4 <__assert_fail@plt+0x82e0>
   19158:	ldr	r0, [fp, #-16]
   1915c:	sub	r0, r0, #1
   19160:	mvn	r1, #0
   19164:	cmp	r1, r0
   19168:	bcc	191c0 <__assert_fail@plt+0x82cc>
   1916c:	b	191d4 <__assert_fail@plt+0x82e0>
   19170:	ldr	r0, [fp, #-12]
   19174:	movw	r1, #0
   19178:	udiv	r0, r1, r0
   1917c:	ldr	r1, [fp, #-16]
   19180:	cmp	r0, r1
   19184:	bcc	191c0 <__assert_fail@plt+0x82cc>
   19188:	b	191d4 <__assert_fail@plt+0x82e0>
   1918c:	ldr	r2, [fp, #-16]
   19190:	mvn	r0, #0
   19194:	mov	r3, #0
   19198:	str	r0, [sp, #12]
   1919c:	ldr	r1, [sp, #12]
   191a0:	bl	19eec <__assert_fail@plt+0x8ff8>
   191a4:	ldr	r2, [fp, #-12]
   191a8:	subs	r0, r0, r2
   191ac:	sbcs	r1, r1, #0
   191b0:	str	r0, [sp, #8]
   191b4:	str	r1, [sp, #4]
   191b8:	bcs	191d4 <__assert_fail@plt+0x82e0>
   191bc:	b	191c0 <__assert_fail@plt+0x82cc>
   191c0:	ldr	r0, [fp, #-12]
   191c4:	ldr	r1, [fp, #-16]
   191c8:	mul	r0, r0, r1
   191cc:	str	r0, [fp, #-20]	; 0xffffffec
   191d0:	b	191e8 <__assert_fail@plt+0x82f4>
   191d4:	ldr	r0, [fp, #-12]
   191d8:	ldr	r1, [fp, #-16]
   191dc:	mul	r0, r0, r1
   191e0:	str	r0, [fp, #-20]	; 0xffffffec
   191e4:	b	19200 <__assert_fail@plt+0x830c>
   191e8:	bl	10e40 <__errno_location@plt>
   191ec:	movw	lr, #12
   191f0:	str	lr, [r0]
   191f4:	movw	r0, #0
   191f8:	str	r0, [fp, #-4]
   191fc:	b	19210 <__assert_fail@plt+0x831c>
   19200:	ldr	r0, [fp, #-8]
   19204:	ldr	r1, [fp, #-20]	; 0xffffffec
   19208:	bl	17df4 <__assert_fail@plt+0x6f00>
   1920c:	str	r0, [fp, #-4]
   19210:	ldr	r0, [fp, #-4]
   19214:	mov	sp, fp
   19218:	pop	{fp, pc}
   1921c:	svcvc	0x00ffffff
   19220:	andhi	r0, r0, r0
   19224:			; <UNDEFINED> instruction: 0xffff8000
   19228:	push	{fp, lr}
   1922c:	mov	fp, sp
   19230:	sub	sp, sp, #24
   19234:	str	r0, [fp, #-8]
   19238:	str	r1, [sp, #12]
   1923c:	ldr	r0, [fp, #-8]
   19240:	str	r0, [sp, #8]
   19244:	ldr	r0, [sp, #12]
   19248:	str	r0, [sp, #4]
   1924c:	ldr	r0, [sp, #8]
   19250:	ldr	r1, [sp, #4]
   19254:	cmp	r0, r1
   19258:	bne	19268 <__assert_fail@plt+0x8374>
   1925c:	movw	r0, #0
   19260:	str	r0, [fp, #-4]
   19264:	b	192d4 <__assert_fail@plt+0x83e0>
   19268:	b	1926c <__assert_fail@plt+0x8378>
   1926c:	ldr	r0, [sp, #8]
   19270:	ldrb	r0, [r0]
   19274:	bl	19d90 <__assert_fail@plt+0x8e9c>
   19278:	strb	r0, [sp, #3]
   1927c:	ldr	r0, [sp, #4]
   19280:	ldrb	r0, [r0]
   19284:	bl	19d90 <__assert_fail@plt+0x8e9c>
   19288:	strb	r0, [sp, #2]
   1928c:	ldrb	r0, [sp, #3]
   19290:	cmp	r0, #0
   19294:	bne	1929c <__assert_fail@plt+0x83a8>
   19298:	b	192c4 <__assert_fail@plt+0x83d0>
   1929c:	ldr	r0, [sp, #8]
   192a0:	add	r0, r0, #1
   192a4:	str	r0, [sp, #8]
   192a8:	ldr	r0, [sp, #4]
   192ac:	add	r0, r0, #1
   192b0:	str	r0, [sp, #4]
   192b4:	ldrb	r0, [sp, #3]
   192b8:	ldrb	r1, [sp, #2]
   192bc:	cmp	r0, r1
   192c0:	beq	1926c <__assert_fail@plt+0x8378>
   192c4:	ldrb	r0, [sp, #3]
   192c8:	ldrb	r1, [sp, #2]
   192cc:	sub	r0, r0, r1
   192d0:	str	r0, [fp, #-4]
   192d4:	ldr	r0, [fp, #-4]
   192d8:	mov	sp, fp
   192dc:	pop	{fp, pc}
   192e0:	push	{fp, lr}
   192e4:	mov	fp, sp
   192e8:	sub	sp, sp, #16
   192ec:	str	r0, [sp, #8]
   192f0:	ldr	r0, [sp, #8]
   192f4:	bl	10da4 <__fpending@plt>
   192f8:	cmp	r0, #0
   192fc:	movw	r0, #0
   19300:	movne	r0, #1
   19304:	and	r0, r0, #1
   19308:	strb	r0, [sp, #7]
   1930c:	ldr	r0, [sp, #8]
   19310:	bl	10d2c <ferror@plt>
   19314:	cmp	r0, #0
   19318:	movw	r0, #0
   1931c:	movne	r0, #1
   19320:	and	r0, r0, #1
   19324:	strb	r0, [sp, #6]
   19328:	ldr	r0, [sp, #8]
   1932c:	bl	10e70 <fclose@plt>
   19330:	cmp	r0, #0
   19334:	movw	r0, #0
   19338:	movne	r0, #1
   1933c:	and	r0, r0, #1
   19340:	strb	r0, [sp, #5]
   19344:	ldrb	r0, [sp, #6]
   19348:	tst	r0, #1
   1934c:	bne	19378 <__assert_fail@plt+0x8484>
   19350:	ldrb	r0, [sp, #5]
   19354:	tst	r0, #1
   19358:	beq	1939c <__assert_fail@plt+0x84a8>
   1935c:	ldrb	r0, [sp, #7]
   19360:	tst	r0, #1
   19364:	bne	19378 <__assert_fail@plt+0x8484>
   19368:	bl	10e40 <__errno_location@plt>
   1936c:	ldr	r0, [r0]
   19370:	cmp	r0, #9
   19374:	beq	1939c <__assert_fail@plt+0x84a8>
   19378:	ldrb	r0, [sp, #5]
   1937c:	tst	r0, #1
   19380:	bne	19390 <__assert_fail@plt+0x849c>
   19384:	bl	10e40 <__errno_location@plt>
   19388:	movw	lr, #0
   1938c:	str	lr, [r0]
   19390:	mvn	r0, #0
   19394:	str	r0, [fp, #-4]
   19398:	b	193a4 <__assert_fail@plt+0x84b0>
   1939c:	movw	r0, #0
   193a0:	str	r0, [fp, #-4]
   193a4:	ldr	r0, [fp, #-4]
   193a8:	mov	sp, fp
   193ac:	pop	{fp, pc}
   193b0:	push	{r4, r5, fp, lr}
   193b4:	add	fp, sp, #8
   193b8:	sub	sp, sp, #272	; 0x110
   193bc:	add	r1, sp, #7
   193c0:	str	r0, [fp, #-16]
   193c4:	ldr	r0, [fp, #-16]
   193c8:	movw	r2, #257	; 0x101
   193cc:	bl	1967c <__assert_fail@plt+0x8788>
   193d0:	cmp	r0, #0
   193d4:	beq	193e8 <__assert_fail@plt+0x84f4>
   193d8:	movw	r0, #0
   193dc:	and	r0, r0, #1
   193e0:	strb	r0, [fp, #-9]
   193e4:	b	1943c <__assert_fail@plt+0x8548>
   193e8:	add	r0, sp, #7
   193ec:	movw	r1, #43231	; 0xa8df
   193f0:	movt	r1, #1
   193f4:	bl	10cf0 <strcmp@plt>
   193f8:	cmp	r0, #0
   193fc:	movw	r0, #1
   19400:	str	r0, [sp]
   19404:	beq	19428 <__assert_fail@plt+0x8534>
   19408:	add	r0, sp, #7
   1940c:	movw	r1, #43233	; 0xa8e1
   19410:	movt	r1, #1
   19414:	bl	10cf0 <strcmp@plt>
   19418:	cmp	r0, #0
   1941c:	movw	r0, #0
   19420:	moveq	r0, #1
   19424:	str	r0, [sp]
   19428:	ldr	r0, [sp]
   1942c:	mvn	r1, #0
   19430:	eor	r0, r0, r1
   19434:	and	r0, r0, #1
   19438:	strb	r0, [fp, #-9]
   1943c:	ldrb	r0, [fp, #-9]
   19440:	and	r0, r0, #1
   19444:	sub	sp, fp, #8
   19448:	pop	{r4, r5, fp, pc}
   1944c:	push	{fp, lr}
   19450:	mov	fp, sp
   19454:	bl	10e40 <__errno_location@plt>
   19458:	movw	lr, #12
   1945c:	str	lr, [r0]
   19460:	movw	r0, #0
   19464:	pop	{fp, pc}
   19468:	push	{fp, lr}
   1946c:	mov	fp, sp
   19470:	sub	sp, sp, #8
   19474:	str	r0, [sp, #4]
   19478:	ldr	r0, [sp, #4]
   1947c:	cmn	r0, #1
   19480:	bhi	19494 <__assert_fail@plt+0x85a0>
   19484:	ldr	r0, [sp, #4]
   19488:	bl	17cd4 <__assert_fail@plt+0x6de0>
   1948c:	str	r0, [sp]
   19490:	b	1949c <__assert_fail@plt+0x85a8>
   19494:	bl	1944c <__assert_fail@plt+0x8558>
   19498:	str	r0, [sp]
   1949c:	ldr	r0, [sp]
   194a0:	mov	sp, fp
   194a4:	pop	{fp, pc}
   194a8:	push	{fp, lr}
   194ac:	mov	fp, sp
   194b0:	sub	sp, sp, #16
   194b4:	str	r0, [fp, #-4]
   194b8:	str	r1, [sp, #8]
   194bc:	ldr	r0, [sp, #8]
   194c0:	cmn	r0, #1
   194c4:	bhi	194fc <__assert_fail@plt+0x8608>
   194c8:	ldr	r0, [fp, #-4]
   194cc:	ldr	r1, [sp, #8]
   194d0:	ldr	r2, [sp, #8]
   194d4:	cmp	r2, #0
   194d8:	movw	r2, #0
   194dc:	movne	r2, #1
   194e0:	mvn	r3, #0
   194e4:	eor	r2, r2, r3
   194e8:	and	r2, r2, #1
   194ec:	orr	r1, r1, r2
   194f0:	bl	17df4 <__assert_fail@plt+0x6f00>
   194f4:	str	r0, [sp, #4]
   194f8:	b	19504 <__assert_fail@plt+0x8610>
   194fc:	bl	1944c <__assert_fail@plt+0x8558>
   19500:	str	r0, [sp, #4]
   19504:	ldr	r0, [sp, #4]
   19508:	mov	sp, fp
   1950c:	pop	{fp, pc}
   19510:	push	{fp, lr}
   19514:	mov	fp, sp
   19518:	sub	sp, sp, #16
   1951c:	str	r0, [sp, #8]
   19520:	str	r1, [sp, #4]
   19524:	ldr	r0, [sp, #8]
   19528:	mvn	r1, #0
   1952c:	cmp	r1, r0
   19530:	bcs	19554 <__assert_fail@plt+0x8660>
   19534:	ldr	r0, [sp, #4]
   19538:	cmp	r0, #0
   1953c:	beq	1954c <__assert_fail@plt+0x8658>
   19540:	bl	1944c <__assert_fail@plt+0x8558>
   19544:	str	r0, [fp, #-4]
   19548:	b	19594 <__assert_fail@plt+0x86a0>
   1954c:	movw	r0, #0
   19550:	str	r0, [sp, #8]
   19554:	ldr	r0, [sp, #4]
   19558:	mvn	r1, #0
   1955c:	cmp	r1, r0
   19560:	bcs	19584 <__assert_fail@plt+0x8690>
   19564:	ldr	r0, [sp, #8]
   19568:	cmp	r0, #0
   1956c:	beq	1957c <__assert_fail@plt+0x8688>
   19570:	bl	1944c <__assert_fail@plt+0x8558>
   19574:	str	r0, [fp, #-4]
   19578:	b	19594 <__assert_fail@plt+0x86a0>
   1957c:	movw	r0, #0
   19580:	str	r0, [sp, #4]
   19584:	ldr	r0, [sp, #8]
   19588:	ldr	r1, [sp, #4]
   1958c:	bl	17a3c <__assert_fail@plt+0x6b48>
   19590:	str	r0, [fp, #-4]
   19594:	ldr	r0, [fp, #-4]
   19598:	mov	sp, fp
   1959c:	pop	{fp, pc}
   195a0:	push	{fp, lr}
   195a4:	mov	fp, sp
   195a8:	sub	sp, sp, #16
   195ac:	str	r0, [fp, #-4]
   195b0:	str	r1, [sp, #8]
   195b4:	str	r2, [sp, #4]
   195b8:	ldr	r0, [sp, #8]
   195bc:	cmp	r0, #0
   195c0:	beq	195d0 <__assert_fail@plt+0x86dc>
   195c4:	ldr	r0, [sp, #4]
   195c8:	cmp	r0, #0
   195cc:	bne	195dc <__assert_fail@plt+0x86e8>
   195d0:	movw	r0, #1
   195d4:	str	r0, [sp, #4]
   195d8:	str	r0, [sp, #8]
   195dc:	ldr	r0, [sp, #8]
   195e0:	cmn	r0, #1
   195e4:	bhi	1960c <__assert_fail@plt+0x8718>
   195e8:	ldr	r0, [sp, #4]
   195ec:	cmn	r0, #1
   195f0:	bhi	1960c <__assert_fail@plt+0x8718>
   195f4:	ldr	r0, [fp, #-4]
   195f8:	ldr	r1, [sp, #8]
   195fc:	ldr	r2, [sp, #4]
   19600:	bl	17e98 <__assert_fail@plt+0x6fa4>
   19604:	str	r0, [sp]
   19608:	b	19614 <__assert_fail@plt+0x8720>
   1960c:	bl	1944c <__assert_fail@plt+0x8558>
   19610:	str	r0, [sp]
   19614:	ldr	r0, [sp]
   19618:	mov	sp, fp
   1961c:	pop	{fp, pc}
   19620:	push	{fp, lr}
   19624:	mov	fp, sp
   19628:	sub	sp, sp, #8
   1962c:	movw	r0, #14
   19630:	bl	10ea0 <nl_langinfo@plt>
   19634:	str	r0, [sp, #4]
   19638:	ldr	r0, [sp, #4]
   1963c:	movw	lr, #0
   19640:	cmp	r0, lr
   19644:	bne	19654 <__assert_fail@plt+0x8760>
   19648:	movw	r0, #42070	; 0xa456
   1964c:	movt	r0, #1
   19650:	str	r0, [sp, #4]
   19654:	ldr	r0, [sp, #4]
   19658:	ldrb	r0, [r0]
   1965c:	cmp	r0, #0
   19660:	bne	19670 <__assert_fail@plt+0x877c>
   19664:	movw	r0, #43239	; 0xa8e7
   19668:	movt	r0, #1
   1966c:	str	r0, [sp, #4]
   19670:	ldr	r0, [sp, #4]
   19674:	mov	sp, fp
   19678:	pop	{fp, pc}
   1967c:	push	{fp, lr}
   19680:	mov	fp, sp
   19684:	sub	sp, sp, #16
   19688:	str	r0, [fp, #-4]
   1968c:	str	r1, [sp, #8]
   19690:	str	r2, [sp, #4]
   19694:	ldr	r0, [fp, #-4]
   19698:	ldr	r1, [sp, #8]
   1969c:	ldr	r2, [sp, #4]
   196a0:	bl	196ac <__assert_fail@plt+0x87b8>
   196a4:	mov	sp, fp
   196a8:	pop	{fp, pc}
   196ac:	push	{fp, lr}
   196b0:	mov	fp, sp
   196b4:	sub	sp, sp, #24
   196b8:	str	r0, [fp, #-8]
   196bc:	str	r1, [sp, #12]
   196c0:	str	r2, [sp, #8]
   196c4:	ldr	r0, [fp, #-8]
   196c8:	bl	197ac <__assert_fail@plt+0x88b8>
   196cc:	str	r0, [sp, #4]
   196d0:	ldr	r0, [sp, #4]
   196d4:	movw	r1, #0
   196d8:	cmp	r0, r1
   196dc:	bne	19704 <__assert_fail@plt+0x8810>
   196e0:	ldr	r0, [sp, #8]
   196e4:	cmp	r0, #0
   196e8:	bls	196f8 <__assert_fail@plt+0x8804>
   196ec:	ldr	r0, [sp, #12]
   196f0:	movw	r1, #0
   196f4:	strb	r1, [r0]
   196f8:	movw	r0, #22
   196fc:	str	r0, [fp, #-4]
   19700:	b	19780 <__assert_fail@plt+0x888c>
   19704:	ldr	r0, [sp, #4]
   19708:	bl	10e28 <strlen@plt>
   1970c:	str	r0, [sp]
   19710:	ldr	r0, [sp]
   19714:	ldr	lr, [sp, #8]
   19718:	cmp	r0, lr
   1971c:	bcs	19740 <__assert_fail@plt+0x884c>
   19720:	ldr	r0, [sp, #12]
   19724:	ldr	r1, [sp, #4]
   19728:	ldr	r2, [sp]
   1972c:	add	r2, r2, #1
   19730:	bl	10d44 <memcpy@plt>
   19734:	movw	r0, #0
   19738:	str	r0, [fp, #-4]
   1973c:	b	19780 <__assert_fail@plt+0x888c>
   19740:	ldr	r0, [sp, #8]
   19744:	cmp	r0, #0
   19748:	bls	19778 <__assert_fail@plt+0x8884>
   1974c:	ldr	r0, [sp, #12]
   19750:	ldr	r1, [sp, #4]
   19754:	ldr	r2, [sp, #8]
   19758:	sub	r2, r2, #1
   1975c:	bl	10d44 <memcpy@plt>
   19760:	ldr	r0, [sp, #12]
   19764:	ldr	r1, [sp, #8]
   19768:	sub	r1, r1, #1
   1976c:	add	r0, r0, r1
   19770:	movw	r1, #0
   19774:	strb	r1, [r0]
   19778:	movw	r0, #34	; 0x22
   1977c:	str	r0, [fp, #-4]
   19780:	ldr	r0, [fp, #-4]
   19784:	mov	sp, fp
   19788:	pop	{fp, pc}
   1978c:	push	{fp, lr}
   19790:	mov	fp, sp
   19794:	sub	sp, sp, #8
   19798:	str	r0, [sp, #4]
   1979c:	ldr	r0, [sp, #4]
   197a0:	bl	197ac <__assert_fail@plt+0x88b8>
   197a4:	mov	sp, fp
   197a8:	pop	{fp, pc}
   197ac:	push	{fp, lr}
   197b0:	mov	fp, sp
   197b4:	sub	sp, sp, #8
   197b8:	str	r0, [sp, #4]
   197bc:	ldr	r0, [sp, #4]
   197c0:	movw	r1, #0
   197c4:	bl	10e88 <setlocale@plt>
   197c8:	str	r0, [sp]
   197cc:	ldr	r0, [sp]
   197d0:	mov	sp, fp
   197d4:	pop	{fp, pc}
   197d8:	sub	sp, sp, #12
   197dc:	str	r0, [sp, #4]
   197e0:	ldr	r0, [sp, #4]
   197e4:	sub	r1, r0, #48	; 0x30
   197e8:	cmp	r1, #10
   197ec:	str	r0, [sp]
   197f0:	bcc	19820 <__assert_fail@plt+0x892c>
   197f4:	b	197f8 <__assert_fail@plt+0x8904>
   197f8:	ldr	r0, [sp]
   197fc:	sub	r1, r0, #65	; 0x41
   19800:	cmp	r1, #26
   19804:	bcc	19820 <__assert_fail@plt+0x892c>
   19808:	b	1980c <__assert_fail@plt+0x8918>
   1980c:	ldr	r0, [sp]
   19810:	sub	r1, r0, #97	; 0x61
   19814:	cmp	r1, #25
   19818:	bhi	19830 <__assert_fail@plt+0x893c>
   1981c:	b	19820 <__assert_fail@plt+0x892c>
   19820:	movw	r0, #1
   19824:	and	r0, r0, #1
   19828:	strb	r0, [sp, #11]
   1982c:	b	1983c <__assert_fail@plt+0x8948>
   19830:	movw	r0, #0
   19834:	and	r0, r0, #1
   19838:	strb	r0, [sp, #11]
   1983c:	ldrb	r0, [sp, #11]
   19840:	and	r0, r0, #1
   19844:	add	sp, sp, #12
   19848:	bx	lr
   1984c:	sub	sp, sp, #12
   19850:	str	r0, [sp, #4]
   19854:	ldr	r0, [sp, #4]
   19858:	sub	r1, r0, #65	; 0x41
   1985c:	cmp	r1, #26
   19860:	str	r0, [sp]
   19864:	bcc	19880 <__assert_fail@plt+0x898c>
   19868:	b	1986c <__assert_fail@plt+0x8978>
   1986c:	ldr	r0, [sp]
   19870:	sub	r1, r0, #97	; 0x61
   19874:	cmp	r1, #25
   19878:	bhi	19890 <__assert_fail@plt+0x899c>
   1987c:	b	19880 <__assert_fail@plt+0x898c>
   19880:	movw	r0, #1
   19884:	and	r0, r0, #1
   19888:	strb	r0, [sp, #11]
   1988c:	b	1989c <__assert_fail@plt+0x89a8>
   19890:	movw	r0, #0
   19894:	and	r0, r0, #1
   19898:	strb	r0, [sp, #11]
   1989c:	ldrb	r0, [sp, #11]
   198a0:	and	r0, r0, #1
   198a4:	add	sp, sp, #12
   198a8:	bx	lr
   198ac:	sub	sp, sp, #8
   198b0:	str	r0, [sp]
   198b4:	ldr	r0, [sp]
   198b8:	cmp	r0, #127	; 0x7f
   198bc:	bhi	198d4 <__assert_fail@plt+0x89e0>
   198c0:	b	198c4 <__assert_fail@plt+0x89d0>
   198c4:	movw	r0, #1
   198c8:	and	r0, r0, #1
   198cc:	strb	r0, [sp, #7]
   198d0:	b	198e0 <__assert_fail@plt+0x89ec>
   198d4:	movw	r0, #0
   198d8:	and	r0, r0, #1
   198dc:	strb	r0, [sp, #7]
   198e0:	ldrb	r0, [sp, #7]
   198e4:	and	r0, r0, #1
   198e8:	add	sp, sp, #8
   198ec:	bx	lr
   198f0:	sub	sp, sp, #8
   198f4:	str	r0, [sp, #4]
   198f8:	ldr	r0, [sp, #4]
   198fc:	cmp	r0, #32
   19900:	movw	r0, #1
   19904:	str	r0, [sp]
   19908:	beq	19920 <__assert_fail@plt+0x8a2c>
   1990c:	ldr	r0, [sp, #4]
   19910:	cmp	r0, #9
   19914:	movw	r0, #0
   19918:	moveq	r0, #1
   1991c:	str	r0, [sp]
   19920:	ldr	r0, [sp]
   19924:	and	r0, r0, #1
   19928:	add	sp, sp, #8
   1992c:	bx	lr
   19930:	sub	sp, sp, #12
   19934:	str	r0, [sp, #4]
   19938:	ldr	r0, [sp, #4]
   1993c:	cmp	r0, #32
   19940:	str	r0, [sp]
   19944:	bcc	1995c <__assert_fail@plt+0x8a68>
   19948:	b	1994c <__assert_fail@plt+0x8a58>
   1994c:	ldr	r0, [sp]
   19950:	cmp	r0, #127	; 0x7f
   19954:	bne	1996c <__assert_fail@plt+0x8a78>
   19958:	b	1995c <__assert_fail@plt+0x8a68>
   1995c:	movw	r0, #1
   19960:	and	r0, r0, #1
   19964:	strb	r0, [sp, #11]
   19968:	b	19978 <__assert_fail@plt+0x8a84>
   1996c:	movw	r0, #0
   19970:	and	r0, r0, #1
   19974:	strb	r0, [sp, #11]
   19978:	ldrb	r0, [sp, #11]
   1997c:	and	r0, r0, #1
   19980:	add	sp, sp, #12
   19984:	bx	lr
   19988:	sub	sp, sp, #8
   1998c:	str	r0, [sp]
   19990:	ldr	r0, [sp]
   19994:	sub	r0, r0, #48	; 0x30
   19998:	cmp	r0, #9
   1999c:	bhi	199b4 <__assert_fail@plt+0x8ac0>
   199a0:	b	199a4 <__assert_fail@plt+0x8ab0>
   199a4:	movw	r0, #1
   199a8:	and	r0, r0, #1
   199ac:	strb	r0, [sp, #7]
   199b0:	b	199c0 <__assert_fail@plt+0x8acc>
   199b4:	movw	r0, #0
   199b8:	and	r0, r0, #1
   199bc:	strb	r0, [sp, #7]
   199c0:	ldrb	r0, [sp, #7]
   199c4:	and	r0, r0, #1
   199c8:	add	sp, sp, #8
   199cc:	bx	lr
   199d0:	sub	sp, sp, #8
   199d4:	str	r0, [sp]
   199d8:	ldr	r0, [sp]
   199dc:	sub	r0, r0, #33	; 0x21
   199e0:	cmp	r0, #93	; 0x5d
   199e4:	bhi	199fc <__assert_fail@plt+0x8b08>
   199e8:	b	199ec <__assert_fail@plt+0x8af8>
   199ec:	movw	r0, #1
   199f0:	and	r0, r0, #1
   199f4:	strb	r0, [sp, #7]
   199f8:	b	19a08 <__assert_fail@plt+0x8b14>
   199fc:	movw	r0, #0
   19a00:	and	r0, r0, #1
   19a04:	strb	r0, [sp, #7]
   19a08:	ldrb	r0, [sp, #7]
   19a0c:	and	r0, r0, #1
   19a10:	add	sp, sp, #8
   19a14:	bx	lr
   19a18:	sub	sp, sp, #8
   19a1c:	str	r0, [sp]
   19a20:	ldr	r0, [sp]
   19a24:	sub	r0, r0, #97	; 0x61
   19a28:	cmp	r0, #25
   19a2c:	bhi	19a44 <__assert_fail@plt+0x8b50>
   19a30:	b	19a34 <__assert_fail@plt+0x8b40>
   19a34:	movw	r0, #1
   19a38:	and	r0, r0, #1
   19a3c:	strb	r0, [sp, #7]
   19a40:	b	19a50 <__assert_fail@plt+0x8b5c>
   19a44:	movw	r0, #0
   19a48:	and	r0, r0, #1
   19a4c:	strb	r0, [sp, #7]
   19a50:	ldrb	r0, [sp, #7]
   19a54:	and	r0, r0, #1
   19a58:	add	sp, sp, #8
   19a5c:	bx	lr
   19a60:	sub	sp, sp, #8
   19a64:	str	r0, [sp]
   19a68:	ldr	r0, [sp]
   19a6c:	sub	r0, r0, #32
   19a70:	cmp	r0, #94	; 0x5e
   19a74:	bhi	19a8c <__assert_fail@plt+0x8b98>
   19a78:	b	19a7c <__assert_fail@plt+0x8b88>
   19a7c:	movw	r0, #1
   19a80:	and	r0, r0, #1
   19a84:	strb	r0, [sp, #7]
   19a88:	b	19a98 <__assert_fail@plt+0x8ba4>
   19a8c:	movw	r0, #0
   19a90:	and	r0, r0, #1
   19a94:	strb	r0, [sp, #7]
   19a98:	ldrb	r0, [sp, #7]
   19a9c:	and	r0, r0, #1
   19aa0:	add	sp, sp, #8
   19aa4:	bx	lr
   19aa8:	sub	sp, sp, #12
   19aac:	str	r0, [sp, #4]
   19ab0:	ldr	r0, [sp, #4]
   19ab4:	sub	r0, r0, #33	; 0x21
   19ab8:	cmp	r0, #93	; 0x5d
   19abc:	str	r0, [sp]
   19ac0:	bhi	19c5c <__assert_fail@plt+0x8d68>
   19ac4:	add	r0, pc, #8
   19ac8:	ldr	r1, [sp]
   19acc:	ldr	r0, [r0, r1, lsl #2]
   19ad0:	mov	pc, r0
   19ad4:	andeq	r9, r1, ip, asr #24
   19ad8:	andeq	r9, r1, ip, asr #24
   19adc:	andeq	r9, r1, ip, asr #24
   19ae0:	andeq	r9, r1, ip, asr #24
   19ae4:	andeq	r9, r1, ip, asr #24
   19ae8:	andeq	r9, r1, ip, asr #24
   19aec:	andeq	r9, r1, ip, asr #24
   19af0:	andeq	r9, r1, ip, asr #24
   19af4:	andeq	r9, r1, ip, asr #24
   19af8:	andeq	r9, r1, ip, asr #24
   19afc:	andeq	r9, r1, ip, asr #24
   19b00:	andeq	r9, r1, ip, asr #24
   19b04:	andeq	r9, r1, ip, asr #24
   19b08:	andeq	r9, r1, ip, asr #24
   19b0c:	andeq	r9, r1, ip, asr #24
   19b10:	andeq	r9, r1, ip, asr ip
   19b14:	andeq	r9, r1, ip, asr ip
   19b18:	andeq	r9, r1, ip, asr ip
   19b1c:	andeq	r9, r1, ip, asr ip
   19b20:	andeq	r9, r1, ip, asr ip
   19b24:	andeq	r9, r1, ip, asr ip
   19b28:	andeq	r9, r1, ip, asr ip
   19b2c:	andeq	r9, r1, ip, asr ip
   19b30:	andeq	r9, r1, ip, asr ip
   19b34:	andeq	r9, r1, ip, asr ip
   19b38:	andeq	r9, r1, ip, asr #24
   19b3c:	andeq	r9, r1, ip, asr #24
   19b40:	andeq	r9, r1, ip, asr #24
   19b44:	andeq	r9, r1, ip, asr #24
   19b48:	andeq	r9, r1, ip, asr #24
   19b4c:	andeq	r9, r1, ip, asr #24
   19b50:	andeq	r9, r1, ip, asr #24
   19b54:	andeq	r9, r1, ip, asr ip
   19b58:	andeq	r9, r1, ip, asr ip
   19b5c:	andeq	r9, r1, ip, asr ip
   19b60:	andeq	r9, r1, ip, asr ip
   19b64:	andeq	r9, r1, ip, asr ip
   19b68:	andeq	r9, r1, ip, asr ip
   19b6c:	andeq	r9, r1, ip, asr ip
   19b70:	andeq	r9, r1, ip, asr ip
   19b74:	andeq	r9, r1, ip, asr ip
   19b78:	andeq	r9, r1, ip, asr ip
   19b7c:	andeq	r9, r1, ip, asr ip
   19b80:	andeq	r9, r1, ip, asr ip
   19b84:	andeq	r9, r1, ip, asr ip
   19b88:	andeq	r9, r1, ip, asr ip
   19b8c:	andeq	r9, r1, ip, asr ip
   19b90:	andeq	r9, r1, ip, asr ip
   19b94:	andeq	r9, r1, ip, asr ip
   19b98:	andeq	r9, r1, ip, asr ip
   19b9c:	andeq	r9, r1, ip, asr ip
   19ba0:	andeq	r9, r1, ip, asr ip
   19ba4:	andeq	r9, r1, ip, asr ip
   19ba8:	andeq	r9, r1, ip, asr ip
   19bac:	andeq	r9, r1, ip, asr ip
   19bb0:	andeq	r9, r1, ip, asr ip
   19bb4:	andeq	r9, r1, ip, asr ip
   19bb8:	andeq	r9, r1, ip, asr ip
   19bbc:	andeq	r9, r1, ip, asr #24
   19bc0:	andeq	r9, r1, ip, asr #24
   19bc4:	andeq	r9, r1, ip, asr #24
   19bc8:	andeq	r9, r1, ip, asr #24
   19bcc:	andeq	r9, r1, ip, asr #24
   19bd0:	andeq	r9, r1, ip, asr #24
   19bd4:	andeq	r9, r1, ip, asr ip
   19bd8:	andeq	r9, r1, ip, asr ip
   19bdc:	andeq	r9, r1, ip, asr ip
   19be0:	andeq	r9, r1, ip, asr ip
   19be4:	andeq	r9, r1, ip, asr ip
   19be8:	andeq	r9, r1, ip, asr ip
   19bec:	andeq	r9, r1, ip, asr ip
   19bf0:	andeq	r9, r1, ip, asr ip
   19bf4:	andeq	r9, r1, ip, asr ip
   19bf8:	andeq	r9, r1, ip, asr ip
   19bfc:	andeq	r9, r1, ip, asr ip
   19c00:	andeq	r9, r1, ip, asr ip
   19c04:	andeq	r9, r1, ip, asr ip
   19c08:	andeq	r9, r1, ip, asr ip
   19c0c:	andeq	r9, r1, ip, asr ip
   19c10:	andeq	r9, r1, ip, asr ip
   19c14:	andeq	r9, r1, ip, asr ip
   19c18:	andeq	r9, r1, ip, asr ip
   19c1c:	andeq	r9, r1, ip, asr ip
   19c20:	andeq	r9, r1, ip, asr ip
   19c24:	andeq	r9, r1, ip, asr ip
   19c28:	andeq	r9, r1, ip, asr ip
   19c2c:	andeq	r9, r1, ip, asr ip
   19c30:	andeq	r9, r1, ip, asr ip
   19c34:	andeq	r9, r1, ip, asr ip
   19c38:	andeq	r9, r1, ip, asr ip
   19c3c:	andeq	r9, r1, ip, asr #24
   19c40:	andeq	r9, r1, ip, asr #24
   19c44:	andeq	r9, r1, ip, asr #24
   19c48:	andeq	r9, r1, ip, asr #24
   19c4c:	movw	r0, #1
   19c50:	and	r0, r0, #1
   19c54:	strb	r0, [sp, #11]
   19c58:	b	19c68 <__assert_fail@plt+0x8d74>
   19c5c:	movw	r0, #0
   19c60:	and	r0, r0, #1
   19c64:	strb	r0, [sp, #11]
   19c68:	ldrb	r0, [sp, #11]
   19c6c:	and	r0, r0, #1
   19c70:	add	sp, sp, #12
   19c74:	bx	lr
   19c78:	sub	sp, sp, #12
   19c7c:	str	r0, [sp, #4]
   19c80:	ldr	r0, [sp, #4]
   19c84:	sub	r1, r0, #9
   19c88:	cmp	r1, #5
   19c8c:	str	r0, [sp]
   19c90:	bcc	19ca8 <__assert_fail@plt+0x8db4>
   19c94:	b	19c98 <__assert_fail@plt+0x8da4>
   19c98:	ldr	r0, [sp]
   19c9c:	cmp	r0, #32
   19ca0:	bne	19cb8 <__assert_fail@plt+0x8dc4>
   19ca4:	b	19ca8 <__assert_fail@plt+0x8db4>
   19ca8:	movw	r0, #1
   19cac:	and	r0, r0, #1
   19cb0:	strb	r0, [sp, #11]
   19cb4:	b	19cc4 <__assert_fail@plt+0x8dd0>
   19cb8:	movw	r0, #0
   19cbc:	and	r0, r0, #1
   19cc0:	strb	r0, [sp, #11]
   19cc4:	ldrb	r0, [sp, #11]
   19cc8:	and	r0, r0, #1
   19ccc:	add	sp, sp, #12
   19cd0:	bx	lr
   19cd4:	sub	sp, sp, #8
   19cd8:	str	r0, [sp]
   19cdc:	ldr	r0, [sp]
   19ce0:	sub	r0, r0, #65	; 0x41
   19ce4:	cmp	r0, #25
   19ce8:	bhi	19d00 <__assert_fail@plt+0x8e0c>
   19cec:	b	19cf0 <__assert_fail@plt+0x8dfc>
   19cf0:	movw	r0, #1
   19cf4:	and	r0, r0, #1
   19cf8:	strb	r0, [sp, #7]
   19cfc:	b	19d0c <__assert_fail@plt+0x8e18>
   19d00:	movw	r0, #0
   19d04:	and	r0, r0, #1
   19d08:	strb	r0, [sp, #7]
   19d0c:	ldrb	r0, [sp, #7]
   19d10:	and	r0, r0, #1
   19d14:	add	sp, sp, #8
   19d18:	bx	lr
   19d1c:	sub	sp, sp, #12
   19d20:	str	r0, [sp, #4]
   19d24:	ldr	r0, [sp, #4]
   19d28:	sub	r1, r0, #48	; 0x30
   19d2c:	cmp	r1, #10
   19d30:	str	r0, [sp]
   19d34:	bcc	19d64 <__assert_fail@plt+0x8e70>
   19d38:	b	19d3c <__assert_fail@plt+0x8e48>
   19d3c:	ldr	r0, [sp]
   19d40:	sub	r1, r0, #65	; 0x41
   19d44:	cmp	r1, #6
   19d48:	bcc	19d64 <__assert_fail@plt+0x8e70>
   19d4c:	b	19d50 <__assert_fail@plt+0x8e5c>
   19d50:	ldr	r0, [sp]
   19d54:	sub	r1, r0, #97	; 0x61
   19d58:	cmp	r1, #5
   19d5c:	bhi	19d74 <__assert_fail@plt+0x8e80>
   19d60:	b	19d64 <__assert_fail@plt+0x8e70>
   19d64:	movw	r0, #1
   19d68:	and	r0, r0, #1
   19d6c:	strb	r0, [sp, #11]
   19d70:	b	19d80 <__assert_fail@plt+0x8e8c>
   19d74:	movw	r0, #0
   19d78:	and	r0, r0, #1
   19d7c:	strb	r0, [sp, #11]
   19d80:	ldrb	r0, [sp, #11]
   19d84:	and	r0, r0, #1
   19d88:	add	sp, sp, #12
   19d8c:	bx	lr
   19d90:	sub	sp, sp, #8
   19d94:	str	r0, [sp]
   19d98:	ldr	r0, [sp]
   19d9c:	sub	r0, r0, #65	; 0x41
   19da0:	cmp	r0, #25
   19da4:	bhi	19dc0 <__assert_fail@plt+0x8ecc>
   19da8:	b	19dac <__assert_fail@plt+0x8eb8>
   19dac:	ldr	r0, [sp]
   19db0:	sub	r0, r0, #65	; 0x41
   19db4:	add	r0, r0, #97	; 0x61
   19db8:	str	r0, [sp, #4]
   19dbc:	b	19dc8 <__assert_fail@plt+0x8ed4>
   19dc0:	ldr	r0, [sp]
   19dc4:	str	r0, [sp, #4]
   19dc8:	ldr	r0, [sp, #4]
   19dcc:	add	sp, sp, #8
   19dd0:	bx	lr
   19dd4:	sub	sp, sp, #8
   19dd8:	str	r0, [sp]
   19ddc:	ldr	r0, [sp]
   19de0:	sub	r0, r0, #97	; 0x61
   19de4:	cmp	r0, #25
   19de8:	bhi	19e04 <__assert_fail@plt+0x8f10>
   19dec:	b	19df0 <__assert_fail@plt+0x8efc>
   19df0:	ldr	r0, [sp]
   19df4:	sub	r0, r0, #97	; 0x61
   19df8:	add	r0, r0, #65	; 0x41
   19dfc:	str	r0, [sp, #4]
   19e00:	b	19e0c <__assert_fail@plt+0x8f18>
   19e04:	ldr	r0, [sp]
   19e08:	str	r0, [sp, #4]
   19e0c:	ldr	r0, [sp, #4]
   19e10:	add	sp, sp, #8
   19e14:	bx	lr
   19e18:	cmp	r3, #0
   19e1c:	cmpeq	r2, #0
   19e20:	bne	19e44 <__assert_fail@plt+0x8f50>
   19e24:	cmp	r1, #0
   19e28:	movlt	r1, #-2147483648	; 0x80000000
   19e2c:	movlt	r0, #0
   19e30:	blt	19e40 <__assert_fail@plt+0x8f4c>
   19e34:	cmpeq	r0, #0
   19e38:	mvnne	r1, #-2147483648	; 0x80000000
   19e3c:	mvnne	r0, #0
   19e40:	b	19f28 <__assert_fail@plt+0x9034>
   19e44:	sub	sp, sp, #8
   19e48:	push	{sp, lr}
   19e4c:	cmp	r1, #0
   19e50:	blt	19e70 <__assert_fail@plt+0x8f7c>
   19e54:	cmp	r3, #0
   19e58:	blt	19ea4 <__assert_fail@plt+0x8fb0>
   19e5c:	bl	19f38 <__assert_fail@plt+0x9044>
   19e60:	ldr	lr, [sp, #4]
   19e64:	add	sp, sp, #8
   19e68:	pop	{r2, r3}
   19e6c:	bx	lr
   19e70:	rsbs	r0, r0, #0
   19e74:	sbc	r1, r1, r1, lsl #1
   19e78:	cmp	r3, #0
   19e7c:	blt	19ec8 <__assert_fail@plt+0x8fd4>
   19e80:	bl	19f38 <__assert_fail@plt+0x9044>
   19e84:	ldr	lr, [sp, #4]
   19e88:	add	sp, sp, #8
   19e8c:	pop	{r2, r3}
   19e90:	rsbs	r0, r0, #0
   19e94:	sbc	r1, r1, r1, lsl #1
   19e98:	rsbs	r2, r2, #0
   19e9c:	sbc	r3, r3, r3, lsl #1
   19ea0:	bx	lr
   19ea4:	rsbs	r2, r2, #0
   19ea8:	sbc	r3, r3, r3, lsl #1
   19eac:	bl	19f38 <__assert_fail@plt+0x9044>
   19eb0:	ldr	lr, [sp, #4]
   19eb4:	add	sp, sp, #8
   19eb8:	pop	{r2, r3}
   19ebc:	rsbs	r0, r0, #0
   19ec0:	sbc	r1, r1, r1, lsl #1
   19ec4:	bx	lr
   19ec8:	rsbs	r2, r2, #0
   19ecc:	sbc	r3, r3, r3, lsl #1
   19ed0:	bl	19f38 <__assert_fail@plt+0x9044>
   19ed4:	ldr	lr, [sp, #4]
   19ed8:	add	sp, sp, #8
   19edc:	pop	{r2, r3}
   19ee0:	rsbs	r2, r2, #0
   19ee4:	sbc	r3, r3, r3, lsl #1
   19ee8:	bx	lr
   19eec:	cmp	r3, #0
   19ef0:	cmpeq	r2, #0
   19ef4:	bne	19f0c <__assert_fail@plt+0x9018>
   19ef8:	cmp	r1, #0
   19efc:	cmpeq	r0, #0
   19f00:	mvnne	r1, #0
   19f04:	mvnne	r0, #0
   19f08:	b	19f28 <__assert_fail@plt+0x9034>
   19f0c:	sub	sp, sp, #8
   19f10:	push	{sp, lr}
   19f14:	bl	19f38 <__assert_fail@plt+0x9044>
   19f18:	ldr	lr, [sp, #4]
   19f1c:	add	sp, sp, #8
   19f20:	pop	{r2, r3}
   19f24:	bx	lr
   19f28:	push	{r1, lr}
   19f2c:	mov	r0, #8
   19f30:	bl	10ce4 <raise@plt>
   19f34:	pop	{r1, pc}
   19f38:	cmp	r1, r3
   19f3c:	cmpeq	r0, r2
   19f40:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19f44:	mov	r4, r0
   19f48:	movcc	r0, #0
   19f4c:	mov	r5, r1
   19f50:	ldr	lr, [sp, #36]	; 0x24
   19f54:	movcc	r1, r0
   19f58:	bcc	1a054 <__assert_fail@plt+0x9160>
   19f5c:	cmp	r3, #0
   19f60:	clzeq	ip, r2
   19f64:	clzne	ip, r3
   19f68:	addeq	ip, ip, #32
   19f6c:	cmp	r5, #0
   19f70:	clzeq	r1, r4
   19f74:	addeq	r1, r1, #32
   19f78:	clzne	r1, r5
   19f7c:	sub	ip, ip, r1
   19f80:	sub	sl, ip, #32
   19f84:	lsl	r9, r3, ip
   19f88:	rsb	fp, ip, #32
   19f8c:	orr	r9, r9, r2, lsl sl
   19f90:	orr	r9, r9, r2, lsr fp
   19f94:	lsl	r8, r2, ip
   19f98:	cmp	r5, r9
   19f9c:	cmpeq	r4, r8
   19fa0:	movcc	r0, #0
   19fa4:	movcc	r1, r0
   19fa8:	bcc	19fc4 <__assert_fail@plt+0x90d0>
   19fac:	mov	r0, #1
   19fb0:	subs	r4, r4, r8
   19fb4:	lsl	r1, r0, sl
   19fb8:	orr	r1, r1, r0, lsr fp
   19fbc:	lsl	r0, r0, ip
   19fc0:	sbc	r5, r5, r9
   19fc4:	cmp	ip, #0
   19fc8:	beq	1a054 <__assert_fail@plt+0x9160>
   19fcc:	lsr	r6, r8, #1
   19fd0:	orr	r6, r6, r9, lsl #31
   19fd4:	lsr	r7, r9, #1
   19fd8:	mov	r2, ip
   19fdc:	b	1a000 <__assert_fail@plt+0x910c>
   19fe0:	subs	r3, r4, r6
   19fe4:	sbc	r8, r5, r7
   19fe8:	adds	r3, r3, r3
   19fec:	adc	r8, r8, r8
   19ff0:	adds	r4, r3, #1
   19ff4:	adc	r5, r8, #0
   19ff8:	subs	r2, r2, #1
   19ffc:	beq	1a01c <__assert_fail@plt+0x9128>
   1a000:	cmp	r5, r7
   1a004:	cmpeq	r4, r6
   1a008:	bcs	19fe0 <__assert_fail@plt+0x90ec>
   1a00c:	adds	r4, r4, r4
   1a010:	adc	r5, r5, r5
   1a014:	subs	r2, r2, #1
   1a018:	bne	1a000 <__assert_fail@plt+0x910c>
   1a01c:	lsr	r3, r4, ip
   1a020:	orr	r3, r3, r5, lsl fp
   1a024:	lsr	r2, r5, ip
   1a028:	orr	r3, r3, r5, lsr sl
   1a02c:	adds	r0, r0, r4
   1a030:	mov	r4, r3
   1a034:	lsl	r3, r2, ip
   1a038:	orr	r3, r3, r4, lsl sl
   1a03c:	lsl	ip, r4, ip
   1a040:	orr	r3, r3, r4, lsr fp
   1a044:	adc	r1, r1, r5
   1a048:	subs	r0, r0, ip
   1a04c:	mov	r5, r2
   1a050:	sbc	r1, r1, r3
   1a054:	cmp	lr, #0
   1a058:	strdne	r4, [lr]
   1a05c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a060:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1a064:	mov	r7, r0
   1a068:	ldr	r6, [pc, #72]	; 1a0b8 <__assert_fail@plt+0x91c4>
   1a06c:	ldr	r5, [pc, #72]	; 1a0bc <__assert_fail@plt+0x91c8>
   1a070:	add	r6, pc, r6
   1a074:	add	r5, pc, r5
   1a078:	sub	r6, r6, r5
   1a07c:	mov	r8, r1
   1a080:	mov	r9, r2
   1a084:	bl	10cb8 <calloc@plt-0x20>
   1a088:	asrs	r6, r6, #2
   1a08c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1a090:	mov	r4, #0
   1a094:	add	r4, r4, #1
   1a098:	ldr	r3, [r5], #4
   1a09c:	mov	r2, r9
   1a0a0:	mov	r1, r8
   1a0a4:	mov	r0, r7
   1a0a8:	blx	r3
   1a0ac:	cmp	r6, r4
   1a0b0:	bne	1a094 <__assert_fail@plt+0x91a0>
   1a0b4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1a0b8:	muleq	r1, r4, lr
   1a0bc:	andeq	r0, r1, ip, lsl #29
   1a0c0:	bx	lr
   1a0c4:	ldr	r3, [pc, #12]	; 1a0d8 <__assert_fail@plt+0x91e4>
   1a0c8:	mov	r1, #0
   1a0cc:	add	r3, pc, r3
   1a0d0:	ldr	r2, [r3]
   1a0d4:	b	10e4c <__cxa_atexit@plt>
   1a0d8:	strdeq	r0, [r1], -r8

Disassembly of section .fini:

0001a0dc <.fini>:
   1a0dc:	push	{r3, lr}
   1a0e0:	pop	{r3, pc}
