// Seed: 3114689861
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    input logic id_3,
    input id_4,
    input id_5,
    input id_6,
    output logic id_7,
    output id_8,
    input logic id_9,
    input id_10,
    input id_11,
    input id_12,
    input id_13,
    input logic id_14,
    input id_15,
    input logic id_16,
    input id_17,
    input logic id_18,
    input id_19,
    output id_20,
    output logic id_21
);
  type_31(
      1, id_14, id_16
  );
  logic id_22;
  assign id_7 = 1 || 1'd0;
  logic id_23;
endmodule
