Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Oct 25 14:48:57 2019
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Block_design_wrapper_timing_summary_routed.rpt -pb Block_design_wrapper_timing_summary_routed.pb -rpx Block_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Block_design_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     18.358        0.000                      0                 3926        0.009        0.000                      0                 3926       24.020        0.000                       0                  1890  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         18.358        0.000                      0                 3731        0.009        0.000                      0                 3731       24.020        0.000                       0                  1890  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              42.908        0.000                      0                  195        0.232        0.000                      0                  195  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       18.358ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.358ns  (required time - arrival time)
  Source:                 Block_design_i/counterIn_counterOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Unit_Delay2_out1_reg[3][15]_rep/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.446ns  (logic 18.462ns (60.638%)  route 11.984ns (39.362%))
  Logic Levels:           23  (CARRY4=15 DSP48E1=4 LUT1=1 LUT2=3)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 52.693 - 50.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.679     2.987    Block_design_i/counterIn_counterOut/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y39         FDRE                                         r  Block_design_i/counterIn_counterOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  Block_design_i/counterIn_counterOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/Q
                         net (fo=3, routed)           0.930     4.435    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/destination_x[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      3.851     8.286 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.288    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__1_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[40])
                                                      1.518     9.806 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__2/P[40]
                         net (fo=2, routed)           1.924    11.730    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__2_n_65
    SLICE_X7Y45          LUT2 (Prop_lut2_I0_O)        0.124    11.854 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_i_10/O
                         net (fo=1, routed)           0.000    11.854    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_i_10_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.404 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.404    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_i_2_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.738 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_i_1/O[1]
                         net (fo=1, routed)           0.543    13.281    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__3[61]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[2]_P[9])
                                                      4.020    17.301 f  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp/P[9]
                         net (fo=1, routed)           1.501    18.802    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_n_96
    SLICE_X26Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.926 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry_i_1/O
                         net (fo=1, routed)           0.338    19.264    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry_i_1_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.844 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.844    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.958 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.958    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__0_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.072 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__1/CO[3]
                         net (fo=1, routed)           0.001    20.073    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.187 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.187    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__2_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.301 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.301    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__3_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.415 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.415    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__4_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.654 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__5/O[2]
                         net (fo=62, routed)          2.472    23.126    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_out1[15]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_A[28]_P[17])
                                                      4.019    27.145 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain5_mul_temp_3/P[17]
                         net (fo=2, routed)           1.394    28.539    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_cast[3][3]
    SLICE_X10Y59         LUT2 (Prop_lut2_I0_O)        0.124    28.663 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_temp[3]_carry_i_1/O
                         net (fo=1, routed)           0.000    28.663    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_temp[3]_carry_i_1_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    29.039 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_temp[3]_carry/CO[3]
                         net (fo=1, routed)           0.000    29.039    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_temp[3]_carry_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.156 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_temp[3]_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.156    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_temp[3]_carry__0_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.273 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_temp[3]_carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.273    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_temp[3]_carry__1_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.492 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_temp[3]_carry__2/O[0]
                         net (fo=2, routed)           0.781    30.274    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_temp[3][12]
    SLICE_X11Y59         LUT2 (Prop_lut2_I0_O)        0.295    30.569 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum4_add_temp[3]_carry__2_i_5/O
                         net (fo=1, routed)           0.000    30.569    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum4_add_temp[3]_carry__2_i_5_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.101 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum4_add_temp[3]_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.101    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum4_add_temp[3]_carry__2_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    31.336 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum4_add_temp[3]_carry__3/O[0]
                         net (fo=6, routed)           2.098    33.433    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum4_out1[3][15]
    SLICE_X31Y49         FDCE                                         r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Unit_Delay2_out1_reg[3][15]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    51.192 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.500    52.693    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/IPCORE_CLK
    SLICE_X31Y49         FDCE                                         r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Unit_Delay2_out1_reg[3][15]_rep/C
                         clock pessimism              0.130    52.822    
                         clock uncertainty           -0.751    52.072    
    SLICE_X31Y49         FDCE (Setup_fdce_C_D)       -0.280    51.792    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Unit_Delay2_out1_reg[3][15]_rep
  -------------------------------------------------------------------
                         required time                         51.792    
                         arrival time                         -33.433    
  -------------------------------------------------------------------
                         slack                                 18.358    

Slack (MET) :             19.212ns  (required time - arrival time)
  Source:                 Block_design_i/counterIn_counterOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Block_design_i/pwm_prog_0/U0/r_pwm_width_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.106ns  (logic 19.130ns (63.542%)  route 10.976ns (36.458%))
  Logic Levels:           20  (CARRY4=12 DSP48E1=4 LUT1=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 52.688 - 50.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.679     2.987    Block_design_i/counterIn_counterOut/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y39         FDRE                                         r  Block_design_i/counterIn_counterOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  Block_design_i/counterIn_counterOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/Q
                         net (fo=3, routed)           0.930     4.435    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/destination_x[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      3.851     8.286 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.288    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__1_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[40])
                                                      1.518     9.806 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__2/P[40]
                         net (fo=2, routed)           1.924    11.730    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__2_n_65
    SLICE_X7Y45          LUT2 (Prop_lut2_I0_O)        0.124    11.854 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_i_10/O
                         net (fo=1, routed)           0.000    11.854    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_i_10_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.404 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.404    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_i_2_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.738 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_i_1/O[1]
                         net (fo=1, routed)           0.543    13.281    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__3[61]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[2]_P[9])
                                                      4.020    17.301 f  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp/P[9]
                         net (fo=1, routed)           1.501    18.802    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_n_96
    SLICE_X26Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.926 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry_i_1/O
                         net (fo=1, routed)           0.338    19.264    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry_i_1_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.844 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.844    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.958 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.958    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__0_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.072 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__1/CO[3]
                         net (fo=1, routed)           0.001    20.073    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.386 f  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__2/O[3]
                         net (fo=5, routed)           1.843    22.229    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/A[4]
    SLICE_X13Y52         LUT3 (Prop_lut3_I1_O)        0.306    22.535 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/dtc_out_62_carry_i_3/O
                         net (fo=1, routed)           0.000    22.535    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/dtc_out_62_carry_i_3_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.085 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/dtc_out_62_carry/CO[3]
                         net (fo=1, routed)           0.000    23.085    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/dtc_out_62_carry_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.356 f  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/dtc_out_62_carry__0/CO[0]
                         net (fo=2, routed)           0.717    24.073    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/dtc_out_62
    SLICE_X11Y51         LUT2 (Prop_lut2_I0_O)        0.373    24.446 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum1_add_temp_carry_i_2/O
                         net (fo=1, routed)           0.000    24.446    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum1_add_temp_carry_i_2_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    25.026 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum1_add_temp_carry/O[2]
                         net (fo=1, routed)           1.586    26.612    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/B[15]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[15]_P[19])
                                                      4.019    30.631 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Multiply_mul_temp/P[19]
                         net (fo=1, routed)           0.816    31.447    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Multiply_out1[4]
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    32.084 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/pwm[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    32.084    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/pwm[2]_INST_0_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.201 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/pwm[6]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    32.201    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/pwm[6]_INST_0_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.318 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/pwm[10]_INST_0/CO[3]
                         net (fo=2, routed)           0.775    33.093    Block_design_i/pwm_prog_0/U0/i_pwm_width[15]
    SLICE_X11Y21         FDCE                                         r  Block_design_i/pwm_prog_0/U0/r_pwm_width_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    51.192 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.495    52.688    Block_design_i/pwm_prog_0/U0/i_clk
    SLICE_X11Y21         FDCE                                         r  Block_design_i/pwm_prog_0/U0/r_pwm_width_reg[15]/C
                         clock pessimism              0.230    52.918    
                         clock uncertainty           -0.751    52.167    
    SLICE_X11Y21         FDCE (Setup_fdce_C_D)        0.138    52.305    Block_design_i/pwm_prog_0/U0/r_pwm_width_reg[15]
  -------------------------------------------------------------------
                         required time                         52.305    
                         arrival time                         -33.093    
  -------------------------------------------------------------------
                         slack                                 19.212    

Slack (MET) :             19.570ns  (required time - arrival time)
  Source:                 Block_design_i/counterIn_counterOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Unit_Delay2_out1_reg[2][15]_rep__2/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        29.262ns  (logic 18.462ns (63.092%)  route 10.800ns (36.908%))
  Logic Levels:           22  (CARRY4=14 DSP48E1=4 LUT1=1 LUT2=3)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 52.683 - 50.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.679     2.987    Block_design_i/counterIn_counterOut/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y39         FDRE                                         r  Block_design_i/counterIn_counterOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  Block_design_i/counterIn_counterOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/Q
                         net (fo=3, routed)           0.930     4.435    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/destination_x[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      3.851     8.286 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.288    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__1_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[40])
                                                      1.518     9.806 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__2/P[40]
                         net (fo=2, routed)           1.924    11.730    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__2_n_65
    SLICE_X7Y45          LUT2 (Prop_lut2_I0_O)        0.124    11.854 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_i_10/O
                         net (fo=1, routed)           0.000    11.854    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_i_10_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.404 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.404    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_i_2_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.738 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_i_1/O[1]
                         net (fo=1, routed)           0.543    13.281    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__3[61]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[2]_P[9])
                                                      4.020    17.301 f  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp/P[9]
                         net (fo=1, routed)           1.501    18.802    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_n_96
    SLICE_X26Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.926 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry_i_1/O
                         net (fo=1, routed)           0.338    19.264    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry_i_1_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.844 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.844    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.958 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.958    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__0_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.072 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__1/CO[3]
                         net (fo=1, routed)           0.001    20.073    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.187 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.187    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__2_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.301 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.301    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__3_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.415 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.415    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__4_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.654 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__5/O[2]
                         net (fo=62, routed)          1.297    21.950    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_out1[15]
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_A[19]_P[20])
                                                      4.019    25.969 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain5_mul_temp_2/P[20]
                         net (fo=2, routed)           1.154    27.123    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_cast[2][6]
    SLICE_X32Y64         LUT2 (Prop_lut2_I0_O)        0.124    27.247 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_temp[2]_carry__0_i_2/O
                         net (fo=1, routed)           0.000    27.247    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_temp[2]_carry__0_i_2_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.627 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_temp[2]_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.627    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_temp[2]_carry__0_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.950 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_temp[2]_carry__1/O[1]
                         net (fo=2, routed)           0.611    28.561    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_temp[2][9]
    SLICE_X30Y67         LUT2 (Prop_lut2_I0_O)        0.306    28.867 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum4_add_temp[2]_carry__1_i_3/O
                         net (fo=1, routed)           0.000    28.867    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum4_add_temp[2]_carry__1_i_3_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.400 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum4_add_temp[2]_carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.400    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum4_add_temp[2]_carry__1_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.517 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum4_add_temp[2]_carry__2/CO[3]
                         net (fo=1, routed)           0.000    29.517    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum4_add_temp[2]_carry__2_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    29.749 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum4_add_temp[2]_carry__3/O[0]
                         net (fo=6, routed)           2.500    32.249    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum4_out1[2][15]
    SLICE_X10Y65         FDCE                                         r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Unit_Delay2_out1_reg[2][15]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    51.192 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.491    52.683    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/IPCORE_CLK
    SLICE_X10Y65         FDCE                                         r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Unit_Delay2_out1_reg[2][15]_rep__2/C
                         clock pessimism              0.116    52.799    
                         clock uncertainty           -0.751    52.048    
    SLICE_X10Y65         FDCE (Setup_fdce_C_D)       -0.229    51.819    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Unit_Delay2_out1_reg[2][15]_rep__2
  -------------------------------------------------------------------
                         required time                         51.819    
                         arrival time                         -32.249    
  -------------------------------------------------------------------
                         slack                                 19.570    

Slack (MET) :             19.720ns  (required time - arrival time)
  Source:                 Block_design_i/counterIn_counterOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Unit_Delay2_out1_reg[3][15]_rep__2/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        29.114ns  (logic 18.462ns (63.412%)  route 10.652ns (36.588%))
  Logic Levels:           23  (CARRY4=15 DSP48E1=4 LUT1=1 LUT2=3)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 52.687 - 50.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.679     2.987    Block_design_i/counterIn_counterOut/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y39         FDRE                                         r  Block_design_i/counterIn_counterOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  Block_design_i/counterIn_counterOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/Q
                         net (fo=3, routed)           0.930     4.435    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/destination_x[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      3.851     8.286 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.288    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__1_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[40])
                                                      1.518     9.806 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__2/P[40]
                         net (fo=2, routed)           1.924    11.730    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__2_n_65
    SLICE_X7Y45          LUT2 (Prop_lut2_I0_O)        0.124    11.854 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_i_10/O
                         net (fo=1, routed)           0.000    11.854    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_i_10_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.404 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.404    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_i_2_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.738 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_i_1/O[1]
                         net (fo=1, routed)           0.543    13.281    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__3[61]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[2]_P[9])
                                                      4.020    17.301 f  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp/P[9]
                         net (fo=1, routed)           1.501    18.802    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_n_96
    SLICE_X26Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.926 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry_i_1/O
                         net (fo=1, routed)           0.338    19.264    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry_i_1_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.844 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.844    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.958 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.958    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__0_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.072 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__1/CO[3]
                         net (fo=1, routed)           0.001    20.073    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.187 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.187    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__2_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.301 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.301    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__3_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.415 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.415    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__4_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.654 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__5/O[2]
                         net (fo=62, routed)          2.472    23.126    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_out1[15]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_A[28]_P[17])
                                                      4.019    27.145 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain5_mul_temp_3/P[17]
                         net (fo=2, routed)           1.394    28.539    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_cast[3][3]
    SLICE_X10Y59         LUT2 (Prop_lut2_I0_O)        0.124    28.663 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_temp[3]_carry_i_1/O
                         net (fo=1, routed)           0.000    28.663    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_temp[3]_carry_i_1_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    29.039 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_temp[3]_carry/CO[3]
                         net (fo=1, routed)           0.000    29.039    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_temp[3]_carry_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.156 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_temp[3]_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.156    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_temp[3]_carry__0_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.273 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_temp[3]_carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.273    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_temp[3]_carry__1_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.492 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_temp[3]_carry__2/O[0]
                         net (fo=2, routed)           0.781    30.274    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_temp[3][12]
    SLICE_X11Y59         LUT2 (Prop_lut2_I0_O)        0.295    30.569 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum4_add_temp[3]_carry__2_i_5/O
                         net (fo=1, routed)           0.000    30.569    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum4_add_temp[3]_carry__2_i_5_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.101 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum4_add_temp[3]_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.101    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum4_add_temp[3]_carry__2_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    31.336 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum4_add_temp[3]_carry__3/O[0]
                         net (fo=6, routed)           0.766    32.101    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum4_out1[3][15]
    SLICE_X10Y60         FDCE                                         r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Unit_Delay2_out1_reg[3][15]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    51.192 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.495    52.687    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/IPCORE_CLK
    SLICE_X10Y60         FDCE                                         r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Unit_Delay2_out1_reg[3][15]_rep__2/C
                         clock pessimism              0.116    52.803    
                         clock uncertainty           -0.751    52.052    
    SLICE_X10Y60         FDCE (Setup_fdce_C_D)       -0.231    51.821    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Unit_Delay2_out1_reg[3][15]_rep__2
  -------------------------------------------------------------------
                         required time                         51.821    
                         arrival time                         -32.101    
  -------------------------------------------------------------------
                         slack                                 19.720    

Slack (MET) :             19.733ns  (required time - arrival time)
  Source:                 Block_design_i/counterIn_counterOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Unit_Delay2_out1_reg[3][15]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        29.070ns  (logic 18.462ns (63.509%)  route 10.608ns (36.491%))
  Logic Levels:           23  (CARRY4=15 DSP48E1=4 LUT1=1 LUT2=3)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 52.681 - 50.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.679     2.987    Block_design_i/counterIn_counterOut/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y39         FDRE                                         r  Block_design_i/counterIn_counterOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  Block_design_i/counterIn_counterOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/Q
                         net (fo=3, routed)           0.930     4.435    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/destination_x[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      3.851     8.286 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.288    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__1_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[40])
                                                      1.518     9.806 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__2/P[40]
                         net (fo=2, routed)           1.924    11.730    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__2_n_65
    SLICE_X7Y45          LUT2 (Prop_lut2_I0_O)        0.124    11.854 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_i_10/O
                         net (fo=1, routed)           0.000    11.854    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_i_10_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.404 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.404    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_i_2_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.738 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_i_1/O[1]
                         net (fo=1, routed)           0.543    13.281    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__3[61]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[2]_P[9])
                                                      4.020    17.301 f  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp/P[9]
                         net (fo=1, routed)           1.501    18.802    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_n_96
    SLICE_X26Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.926 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry_i_1/O
                         net (fo=1, routed)           0.338    19.264    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry_i_1_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.844 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.844    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.958 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.958    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__0_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.072 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__1/CO[3]
                         net (fo=1, routed)           0.001    20.073    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.187 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.187    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__2_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.301 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.301    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__3_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.415 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.415    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__4_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.654 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__5/O[2]
                         net (fo=62, routed)          2.472    23.126    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_out1[15]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_A[28]_P[17])
                                                      4.019    27.145 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain5_mul_temp_3/P[17]
                         net (fo=2, routed)           1.394    28.539    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_cast[3][3]
    SLICE_X10Y59         LUT2 (Prop_lut2_I0_O)        0.124    28.663 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_temp[3]_carry_i_1/O
                         net (fo=1, routed)           0.000    28.663    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_temp[3]_carry_i_1_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    29.039 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_temp[3]_carry/CO[3]
                         net (fo=1, routed)           0.000    29.039    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_temp[3]_carry_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.156 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_temp[3]_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.156    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_temp[3]_carry__0_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.273 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_temp[3]_carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.273    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_temp[3]_carry__1_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.492 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_temp[3]_carry__2/O[0]
                         net (fo=2, routed)           0.781    30.274    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_temp[3][12]
    SLICE_X11Y59         LUT2 (Prop_lut2_I0_O)        0.295    30.569 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum4_add_temp[3]_carry__2_i_5/O
                         net (fo=1, routed)           0.000    30.569    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum4_add_temp[3]_carry__2_i_5_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.101 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum4_add_temp[3]_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.101    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum4_add_temp[3]_carry__2_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    31.336 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum4_add_temp[3]_carry__3/O[0]
                         net (fo=6, routed)           0.721    32.057    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum4_out1[3][15]
    SLICE_X18Y58         FDCE                                         r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Unit_Delay2_out1_reg[3][15]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    51.192 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.489    52.681    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/IPCORE_CLK
    SLICE_X18Y58         FDCE                                         r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Unit_Delay2_out1_reg[3][15]_rep__0/C
                         clock pessimism              0.116    52.797    
                         clock uncertainty           -0.751    52.046    
    SLICE_X18Y58         FDCE (Setup_fdce_C_D)       -0.256    51.790    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Unit_Delay2_out1_reg[3][15]_rep__0
  -------------------------------------------------------------------
                         required time                         51.790    
                         arrival time                         -32.057    
  -------------------------------------------------------------------
                         slack                                 19.733    

Slack (MET) :             19.736ns  (required time - arrival time)
  Source:                 Block_design_i/counterIn_counterOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Block_design_i/pwm_prog_0/U0/r_pwm_width_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        29.550ns  (logic 19.349ns (65.478%)  route 10.201ns (34.522%))
  Logic Levels:           21  (CARRY4=13 DSP48E1=4 LUT1=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 52.685 - 50.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.679     2.987    Block_design_i/counterIn_counterOut/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y39         FDRE                                         r  Block_design_i/counterIn_counterOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  Block_design_i/counterIn_counterOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/Q
                         net (fo=3, routed)           0.930     4.435    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/destination_x[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      3.851     8.286 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.288    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__1_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[40])
                                                      1.518     9.806 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__2/P[40]
                         net (fo=2, routed)           1.924    11.730    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__2_n_65
    SLICE_X7Y45          LUT2 (Prop_lut2_I0_O)        0.124    11.854 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_i_10/O
                         net (fo=1, routed)           0.000    11.854    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_i_10_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.404 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.404    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_i_2_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.738 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_i_1/O[1]
                         net (fo=1, routed)           0.543    13.281    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__3[61]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[2]_P[9])
                                                      4.020    17.301 f  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp/P[9]
                         net (fo=1, routed)           1.501    18.802    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_n_96
    SLICE_X26Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.926 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry_i_1/O
                         net (fo=1, routed)           0.338    19.264    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry_i_1_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.844 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.844    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.958 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.958    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__0_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.072 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__1/CO[3]
                         net (fo=1, routed)           0.001    20.073    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.386 f  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__2/O[3]
                         net (fo=5, routed)           1.843    22.229    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/A[4]
    SLICE_X13Y52         LUT3 (Prop_lut3_I1_O)        0.306    22.535 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/dtc_out_62_carry_i_3/O
                         net (fo=1, routed)           0.000    22.535    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/dtc_out_62_carry_i_3_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.085 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/dtc_out_62_carry/CO[3]
                         net (fo=1, routed)           0.000    23.085    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/dtc_out_62_carry_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.356 f  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/dtc_out_62_carry__0/CO[0]
                         net (fo=2, routed)           0.717    24.073    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/dtc_out_62
    SLICE_X11Y51         LUT2 (Prop_lut2_I0_O)        0.373    24.446 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum1_add_temp_carry_i_2/O
                         net (fo=1, routed)           0.000    24.446    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum1_add_temp_carry_i_2_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    25.026 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum1_add_temp_carry/O[2]
                         net (fo=1, routed)           1.586    26.612    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/B[15]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[15]_P[19])
                                                      4.019    30.631 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Multiply_mul_temp/P[19]
                         net (fo=1, routed)           0.816    31.447    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Multiply_out1[4]
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    32.084 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/pwm[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    32.084    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/pwm[2]_INST_0_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.201 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/pwm[6]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    32.201    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/pwm[6]_INST_0_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.318 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/pwm[10]_INST_0/CO[3]
                         net (fo=2, routed)           0.000    32.318    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/pwm[15]
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    32.537 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/pwm[14]_INST_0/O[0]
                         net (fo=1, routed)           0.000    32.537    Block_design_i/pwm_prog_0/U0/i_pwm_width[14]
    SLICE_X10Y23         FDCE                                         r  Block_design_i/pwm_prog_0/U0/r_pwm_width_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    51.192 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.492    52.685    Block_design_i/pwm_prog_0/U0/i_clk
    SLICE_X10Y23         FDCE                                         r  Block_design_i/pwm_prog_0/U0/r_pwm_width_reg[14]/C
                         clock pessimism              0.230    52.915    
                         clock uncertainty           -0.751    52.164    
    SLICE_X10Y23         FDCE (Setup_fdce_C_D)        0.109    52.273    Block_design_i/pwm_prog_0/U0/r_pwm_width_reg[14]
  -------------------------------------------------------------------
                         required time                         52.273    
                         arrival time                         -32.537    
  -------------------------------------------------------------------
                         slack                                 19.736    

Slack (MET) :             19.747ns  (required time - arrival time)
  Source:                 Block_design_i/counterIn_counterOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Unit_Delay2_out1_reg[3][15]_rep__1/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        29.097ns  (logic 18.462ns (63.450%)  route 10.635ns (36.550%))
  Logic Levels:           23  (CARRY4=15 DSP48E1=4 LUT1=1 LUT2=3)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 52.688 - 50.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.679     2.987    Block_design_i/counterIn_counterOut/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y39         FDRE                                         r  Block_design_i/counterIn_counterOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  Block_design_i/counterIn_counterOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/Q
                         net (fo=3, routed)           0.930     4.435    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/destination_x[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      3.851     8.286 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.288    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__1_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[40])
                                                      1.518     9.806 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__2/P[40]
                         net (fo=2, routed)           1.924    11.730    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__2_n_65
    SLICE_X7Y45          LUT2 (Prop_lut2_I0_O)        0.124    11.854 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_i_10/O
                         net (fo=1, routed)           0.000    11.854    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_i_10_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.404 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.404    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_i_2_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.738 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_i_1/O[1]
                         net (fo=1, routed)           0.543    13.281    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__3[61]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[2]_P[9])
                                                      4.020    17.301 f  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp/P[9]
                         net (fo=1, routed)           1.501    18.802    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_n_96
    SLICE_X26Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.926 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry_i_1/O
                         net (fo=1, routed)           0.338    19.264    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry_i_1_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.844 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.844    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.958 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.958    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__0_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.072 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__1/CO[3]
                         net (fo=1, routed)           0.001    20.073    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.187 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.187    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__2_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.301 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.301    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__3_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.415 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.415    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__4_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.654 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__5/O[2]
                         net (fo=62, routed)          2.472    23.126    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_out1[15]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_A[28]_P[17])
                                                      4.019    27.145 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain5_mul_temp_3/P[17]
                         net (fo=2, routed)           1.394    28.539    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_cast[3][3]
    SLICE_X10Y59         LUT2 (Prop_lut2_I0_O)        0.124    28.663 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_temp[3]_carry_i_1/O
                         net (fo=1, routed)           0.000    28.663    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_temp[3]_carry_i_1_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    29.039 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_temp[3]_carry/CO[3]
                         net (fo=1, routed)           0.000    29.039    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_temp[3]_carry_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.156 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_temp[3]_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.156    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_temp[3]_carry__0_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.273 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_temp[3]_carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.273    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_temp[3]_carry__1_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.492 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_temp[3]_carry__2/O[0]
                         net (fo=2, routed)           0.781    30.274    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_temp[3][12]
    SLICE_X11Y59         LUT2 (Prop_lut2_I0_O)        0.295    30.569 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum4_add_temp[3]_carry__2_i_5/O
                         net (fo=1, routed)           0.000    30.569    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum4_add_temp[3]_carry__2_i_5_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.101 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum4_add_temp[3]_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.101    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum4_add_temp[3]_carry__2_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    31.336 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum4_add_temp[3]_carry__3/O[0]
                         net (fo=6, routed)           0.748    32.084    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum4_out1[3][15]
    SLICE_X11Y57         FDCE                                         r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Unit_Delay2_out1_reg[3][15]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    51.192 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.496    52.688    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/IPCORE_CLK
    SLICE_X11Y57         FDCE                                         r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Unit_Delay2_out1_reg[3][15]_rep__1/C
                         clock pessimism              0.116    52.804    
                         clock uncertainty           -0.751    52.053    
    SLICE_X11Y57         FDCE (Setup_fdce_C_D)       -0.222    51.831    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Unit_Delay2_out1_reg[3][15]_rep__1
  -------------------------------------------------------------------
                         required time                         51.831    
                         arrival time                         -32.084    
  -------------------------------------------------------------------
                         slack                                 19.747    

Slack (MET) :             19.750ns  (required time - arrival time)
  Source:                 Block_design_i/counterIn_counterOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Block_design_i/pwm_prog_0/U0/r_pwm_width_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        29.537ns  (logic 19.336ns (65.463%)  route 10.201ns (34.537%))
  Logic Levels:           20  (CARRY4=12 DSP48E1=4 LUT1=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 52.686 - 50.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.679     2.987    Block_design_i/counterIn_counterOut/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y39         FDRE                                         r  Block_design_i/counterIn_counterOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  Block_design_i/counterIn_counterOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/Q
                         net (fo=3, routed)           0.930     4.435    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/destination_x[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      3.851     8.286 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.288    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__1_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[40])
                                                      1.518     9.806 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__2/P[40]
                         net (fo=2, routed)           1.924    11.730    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__2_n_65
    SLICE_X7Y45          LUT2 (Prop_lut2_I0_O)        0.124    11.854 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_i_10/O
                         net (fo=1, routed)           0.000    11.854    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_i_10_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.404 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.404    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_i_2_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.738 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_i_1/O[1]
                         net (fo=1, routed)           0.543    13.281    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__3[61]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[2]_P[9])
                                                      4.020    17.301 f  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp/P[9]
                         net (fo=1, routed)           1.501    18.802    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_n_96
    SLICE_X26Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.926 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry_i_1/O
                         net (fo=1, routed)           0.338    19.264    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry_i_1_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.844 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.844    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.958 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.958    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__0_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.072 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__1/CO[3]
                         net (fo=1, routed)           0.001    20.073    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.386 f  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__2/O[3]
                         net (fo=5, routed)           1.843    22.229    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/A[4]
    SLICE_X13Y52         LUT3 (Prop_lut3_I1_O)        0.306    22.535 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/dtc_out_62_carry_i_3/O
                         net (fo=1, routed)           0.000    22.535    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/dtc_out_62_carry_i_3_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.085 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/dtc_out_62_carry/CO[3]
                         net (fo=1, routed)           0.000    23.085    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/dtc_out_62_carry_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.356 f  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/dtc_out_62_carry__0/CO[0]
                         net (fo=2, routed)           0.717    24.073    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/dtc_out_62
    SLICE_X11Y51         LUT2 (Prop_lut2_I0_O)        0.373    24.446 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum1_add_temp_carry_i_2/O
                         net (fo=1, routed)           0.000    24.446    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum1_add_temp_carry_i_2_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    25.026 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum1_add_temp_carry/O[2]
                         net (fo=1, routed)           1.586    26.612    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/B[15]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[15]_P[19])
                                                      4.019    30.631 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Multiply_mul_temp/P[19]
                         net (fo=1, routed)           0.816    31.447    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Multiply_out1[4]
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    32.084 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/pwm[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    32.084    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/pwm[2]_INST_0_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.201 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/pwm[6]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    32.201    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/pwm[6]_INST_0_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.524 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/pwm[10]_INST_0/O[1]
                         net (fo=1, routed)           0.000    32.524    Block_design_i/pwm_prog_0/U0/i_pwm_width[11]
    SLICE_X10Y22         FDCE                                         r  Block_design_i/pwm_prog_0/U0/r_pwm_width_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    51.192 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.493    52.686    Block_design_i/pwm_prog_0/U0/i_clk
    SLICE_X10Y22         FDCE                                         r  Block_design_i/pwm_prog_0/U0/r_pwm_width_reg[11]/C
                         clock pessimism              0.230    52.916    
                         clock uncertainty           -0.751    52.165    
    SLICE_X10Y22         FDCE (Setup_fdce_C_D)        0.109    52.274    Block_design_i/pwm_prog_0/U0/r_pwm_width_reg[11]
  -------------------------------------------------------------------
                         required time                         52.274    
                         arrival time                         -32.524    
  -------------------------------------------------------------------
                         slack                                 19.750    

Slack (MET) :             19.758ns  (required time - arrival time)
  Source:                 Block_design_i/counterIn_counterOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Block_design_i/pwm_prog_0/U0/r_pwm_width_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        29.529ns  (logic 19.328ns (65.453%)  route 10.201ns (34.547%))
  Logic Levels:           20  (CARRY4=12 DSP48E1=4 LUT1=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 52.686 - 50.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.679     2.987    Block_design_i/counterIn_counterOut/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y39         FDRE                                         r  Block_design_i/counterIn_counterOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  Block_design_i/counterIn_counterOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/Q
                         net (fo=3, routed)           0.930     4.435    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/destination_x[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      3.851     8.286 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.288    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__1_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[40])
                                                      1.518     9.806 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__2/P[40]
                         net (fo=2, routed)           1.924    11.730    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__2_n_65
    SLICE_X7Y45          LUT2 (Prop_lut2_I0_O)        0.124    11.854 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_i_10/O
                         net (fo=1, routed)           0.000    11.854    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_i_10_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.404 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.404    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_i_2_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.738 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_i_1/O[1]
                         net (fo=1, routed)           0.543    13.281    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__3[61]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[2]_P[9])
                                                      4.020    17.301 f  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp/P[9]
                         net (fo=1, routed)           1.501    18.802    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_n_96
    SLICE_X26Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.926 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry_i_1/O
                         net (fo=1, routed)           0.338    19.264    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry_i_1_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.844 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.844    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.958 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.958    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__0_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.072 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__1/CO[3]
                         net (fo=1, routed)           0.001    20.073    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.386 f  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__2/O[3]
                         net (fo=5, routed)           1.843    22.229    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/A[4]
    SLICE_X13Y52         LUT3 (Prop_lut3_I1_O)        0.306    22.535 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/dtc_out_62_carry_i_3/O
                         net (fo=1, routed)           0.000    22.535    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/dtc_out_62_carry_i_3_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.085 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/dtc_out_62_carry/CO[3]
                         net (fo=1, routed)           0.000    23.085    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/dtc_out_62_carry_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.356 f  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/dtc_out_62_carry__0/CO[0]
                         net (fo=2, routed)           0.717    24.073    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/dtc_out_62
    SLICE_X11Y51         LUT2 (Prop_lut2_I0_O)        0.373    24.446 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum1_add_temp_carry_i_2/O
                         net (fo=1, routed)           0.000    24.446    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum1_add_temp_carry_i_2_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    25.026 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum1_add_temp_carry/O[2]
                         net (fo=1, routed)           1.586    26.612    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/B[15]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[15]_P[19])
                                                      4.019    30.631 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Multiply_mul_temp/P[19]
                         net (fo=1, routed)           0.816    31.447    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Multiply_out1[4]
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    32.084 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/pwm[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    32.084    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/pwm[2]_INST_0_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.201 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/pwm[6]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    32.201    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/pwm[6]_INST_0_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.516 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/pwm[10]_INST_0/O[3]
                         net (fo=1, routed)           0.000    32.516    Block_design_i/pwm_prog_0/U0/i_pwm_width[13]
    SLICE_X10Y22         FDCE                                         r  Block_design_i/pwm_prog_0/U0/r_pwm_width_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    51.192 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.493    52.686    Block_design_i/pwm_prog_0/U0/i_clk
    SLICE_X10Y22         FDCE                                         r  Block_design_i/pwm_prog_0/U0/r_pwm_width_reg[13]/C
                         clock pessimism              0.230    52.916    
                         clock uncertainty           -0.751    52.165    
    SLICE_X10Y22         FDCE (Setup_fdce_C_D)        0.109    52.274    Block_design_i/pwm_prog_0/U0/r_pwm_width_reg[13]
  -------------------------------------------------------------------
                         required time                         52.274    
                         arrival time                         -32.516    
  -------------------------------------------------------------------
                         slack                                 19.758    

Slack (MET) :             19.769ns  (required time - arrival time)
  Source:                 Block_design_i/counterIn_counterOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Unit_Delay2_out1_reg[3][15]_rep__3/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        29.064ns  (logic 18.462ns (63.522%)  route 10.602ns (36.478%))
  Logic Levels:           23  (CARRY4=15 DSP48E1=4 LUT1=1 LUT2=3)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 52.686 - 50.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.679     2.987    Block_design_i/counterIn_counterOut/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y39         FDRE                                         r  Block_design_i/counterIn_counterOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  Block_design_i/counterIn_counterOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/Q
                         net (fo=3, routed)           0.930     4.435    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/destination_x[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      3.851     8.286 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.288    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__1_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[40])
                                                      1.518     9.806 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__2/P[40]
                         net (fo=2, routed)           1.924    11.730    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__2_n_65
    SLICE_X7Y45          LUT2 (Prop_lut2_I0_O)        0.124    11.854 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_i_10/O
                         net (fo=1, routed)           0.000    11.854    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_i_10_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.404 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.404    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_i_2_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.738 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_i_1/O[1]
                         net (fo=1, routed)           0.543    13.281    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__3[61]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[2]_P[9])
                                                      4.020    17.301 f  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp/P[9]
                         net (fo=1, routed)           1.501    18.802    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp_n_96
    SLICE_X26Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.926 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry_i_1/O
                         net (fo=1, routed)           0.338    19.264    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry_i_1_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.844 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.844    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.958 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.958    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__0_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.072 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__1/CO[3]
                         net (fo=1, routed)           0.001    20.073    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.187 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.187    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__2_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.301 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.301    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__3_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.415 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.415    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__4_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.654 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_sub_temp__0_carry__5/O[2]
                         net (fo=62, routed)          2.472    23.126    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum3_out1[15]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_A[28]_P[17])
                                                      4.019    27.145 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain5_mul_temp_3/P[17]
                         net (fo=2, routed)           1.394    28.539    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_cast[3][3]
    SLICE_X10Y59         LUT2 (Prop_lut2_I0_O)        0.124    28.663 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_temp[3]_carry_i_1/O
                         net (fo=1, routed)           0.000    28.663    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_temp[3]_carry_i_1_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    29.039 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_temp[3]_carry/CO[3]
                         net (fo=1, routed)           0.000    29.039    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_temp[3]_carry_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.156 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_temp[3]_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.156    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_temp[3]_carry__0_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.273 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_temp[3]_carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.273    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_temp[3]_carry__1_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.492 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_temp[3]_carry__2/O[0]
                         net (fo=2, routed)           0.781    30.274    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum6_add_temp[3][12]
    SLICE_X11Y59         LUT2 (Prop_lut2_I0_O)        0.295    30.569 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum4_add_temp[3]_carry__2_i_5/O
                         net (fo=1, routed)           0.000    30.569    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum4_add_temp[3]_carry__2_i_5_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.101 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum4_add_temp[3]_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.101    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum4_add_temp[3]_carry__2_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    31.336 r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum4_add_temp[3]_carry__3/O[0]
                         net (fo=6, routed)           0.715    32.051    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Sum4_out1[3][15]
    SLICE_X10Y61         FDCE                                         r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Unit_Delay2_out1_reg[3][15]_rep__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    51.192 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.494    52.686    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/IPCORE_CLK
    SLICE_X10Y61         FDCE                                         r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Unit_Delay2_out1_reg[3][15]_rep__3/C
                         clock pessimism              0.116    52.802    
                         clock uncertainty           -0.751    52.051    
    SLICE_X10Y61         FDCE (Setup_fdce_C_D)       -0.231    51.820    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Unit_Delay2_out1_reg[3][15]_rep__3
  -------------------------------------------------------------------
                         required time                         51.820    
                         arrival time                         -32.051    
  -------------------------------------------------------------------
                         slack                                 19.769    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.128ns (38.185%)  route 0.207ns (61.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.584     0.925    Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y50          FDRE                                         r  Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/Q
                         net (fo=1, routed)           0.207     1.260    Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[1]
    SLICE_X4Y49          SRL16E                                       r  Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.854     1.224    Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y49          SRL16E                                       r  Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.029     1.195    
    SLICE_X4Y49          SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.251    Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.189ns (48.603%)  route 0.200ns (51.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.582     0.923    Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[22]/Q
                         net (fo=1, routed)           0.200     1.263    Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[22]
    SLICE_X1Y49          LUT3 (Prop_lut3_I2_O)        0.048     1.311 r  Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[22]_i_1/O
                         net (fo=1, routed)           0.000     1.311    Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[22]
    SLICE_X1Y49          FDRE                                         r  Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.852     1.222    Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[22]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.107     1.300    Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.128ns (44.682%)  route 0.158ns (55.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.586     0.927    Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y48          FDRE                                         r  Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/Q
                         net (fo=1, routed)           0.158     1.213    Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[25]
    SLICE_X5Y50          FDRE                                         r  Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.853     1.223    Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y50          FDRE                                         r  Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)        -0.006     1.188    Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.184ns (45.699%)  route 0.219ns (54.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.582     0.923    Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[24]/Q
                         net (fo=1, routed)           0.219     1.282    Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[24]
    SLICE_X1Y49          LUT3 (Prop_lut3_I2_O)        0.043     1.325 r  Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[24]_i_1/O
                         net (fo=1, routed)           0.000     1.325    Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[24]
    SLICE_X1Y49          FDRE                                         r  Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.852     1.222    Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[24]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.107     1.300    Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 Block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[29].TCSR0_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/GenerateOut1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.187ns (47.156%)  route 0.210ns (52.844%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.556     0.897    Block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X21Y36         FDRE                                         r  Block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[29].TCSR0_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y36         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  Block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[29].TCSR0_FF_I/Q
                         net (fo=3, routed)           0.210     1.247    Block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/read_Mux_In[29]
    SLICE_X23Y36         LUT5 (Prop_lut5_I0_O)        0.046     1.293 r  Block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/GenerateOut1_i_1/O
                         net (fo=1, routed)           0.000     1.293    Block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/GenerateOut10
    SLICE_X23Y36         FDRE                                         r  Block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/GenerateOut1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.823     1.193    Block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X23Y36         FDRE                                         r  Block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/GenerateOut1_reg/C
                         clock pessimism             -0.034     1.159    
    SLICE_X23Y36         FDRE (Hold_fdre_C_D)         0.107     1.266    Block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/GenerateOut1_reg
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 Block_design_i/adcIn_adcOut/U0/ip2bus_data_i_D1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Block_design_i/adcIn_adcOut/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.797%)  route 0.232ns (62.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.562     0.903    Block_design_i/adcIn_adcOut/U0/s_axi_aclk
    SLICE_X15Y51         FDRE                                         r  Block_design_i/adcIn_adcOut/U0/ip2bus_data_i_D1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  Block_design_i/adcIn_adcOut/U0/ip2bus_data_i_D1_reg[20]/Q
                         net (fo=1, routed)           0.232     1.276    Block_design_i/adcIn_adcOut/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1_reg[0][11]
    SLICE_X17Y48         FDRE                                         r  Block_design_i/adcIn_adcOut/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.832     1.202    Block_design_i/adcIn_adcOut/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X17Y48         FDRE                                         r  Block_design_i/adcIn_adcOut/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X17Y48         FDRE (Hold_fdre_C_D)         0.066     1.239    Block_design_i/adcIn_adcOut/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 Block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[29].TCSR0_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/GenerateOut0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (47.022%)  route 0.210ns (52.978%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.556     0.897    Block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X21Y36         FDRE                                         r  Block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[29].TCSR0_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y36         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  Block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[29].TCSR0_FF_I/Q
                         net (fo=3, routed)           0.210     1.247    Block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/read_Mux_In[29]
    SLICE_X23Y36         LUT4 (Prop_lut4_I0_O)        0.045     1.292 r  Block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/GenerateOut0_i_2/O
                         net (fo=1, routed)           0.000     1.292    Block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/GenerateOut00
    SLICE_X23Y36         FDRE                                         r  Block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/GenerateOut0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.823     1.193    Block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X23Y36         FDRE                                         r  Block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/GenerateOut0_reg/C
                         clock pessimism             -0.034     1.159    
    SLICE_X23Y36         FDRE (Hold_fdre_C_D)         0.091     1.250    Block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/GenerateOut0_reg
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 Block_design_i/adcIn_adcOut/U0/ip2bus_data_i_D1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Block_design_i/adcIn_adcOut/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.231%)  route 0.238ns (62.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.562     0.903    Block_design_i/adcIn_adcOut/U0/s_axi_aclk
    SLICE_X15Y51         FDRE                                         r  Block_design_i/adcIn_adcOut/U0/ip2bus_data_i_D1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  Block_design_i/adcIn_adcOut/U0/ip2bus_data_i_D1_reg[26]/Q
                         net (fo=1, routed)           0.238     1.281    Block_design_i/adcIn_adcOut/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1_reg[0][5]
    SLICE_X18Y47         FDRE                                         r  Block_design_i/adcIn_adcOut/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.832     1.202    Block_design_i/adcIn_adcOut/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X18Y47         FDRE                                         r  Block_design_i/adcIn_adcOut/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X18Y47         FDRE (Hold_fdre_C_D)         0.066     1.239    Block_design_i/adcIn_adcOut/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 Block_design_i/adcIn_adcOut/U0/ip2bus_data_i_D1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Block_design_i/adcIn_adcOut/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.200%)  route 0.238ns (62.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.562     0.903    Block_design_i/adcIn_adcOut/U0/s_axi_aclk
    SLICE_X19Y51         FDRE                                         r  Block_design_i/adcIn_adcOut/U0/ip2bus_data_i_D1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y51         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  Block_design_i/adcIn_adcOut/U0/ip2bus_data_i_D1_reg[25]/Q
                         net (fo=1, routed)           0.238     1.282    Block_design_i/adcIn_adcOut/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1_reg[0][6]
    SLICE_X19Y48         FDRE                                         r  Block_design_i/adcIn_adcOut/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.832     1.202    Block_design_i/adcIn_adcOut/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X19Y48         FDRE                                         r  Block_design_i/adcIn_adcOut/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X19Y48         FDRE (Hold_fdre_C_D)         0.066     1.239    Block_design_i/adcIn_adcOut/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 Block_design_i/adcIn_adcOut/U0/gpio_core_1/Dual.gpio_Data_In_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Block_design_i/adcIn_adcOut/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[15].reg1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.209ns (47.969%)  route 0.227ns (52.031%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.565     0.906    Block_design_i/adcIn_adcOut/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y50         FDRE                                         r  Block_design_i/adcIn_adcOut/U0/gpio_core_1/Dual.gpio_Data_In_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  Block_design_i/adcIn_adcOut/U0/gpio_core_1/Dual.gpio_Data_In_reg[15]/Q
                         net (fo=1, routed)           0.227     1.296    Block_design_i/adcIn_adcOut/U0/gpio_core_1/gpio_Data_In[15]
    SLICE_X16Y49         LUT5 (Prop_lut5_I0_O)        0.045     1.341 r  Block_design_i/adcIn_adcOut/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[15].reg1[31]_i_1/O
                         net (fo=1, routed)           0.000     1.341    Block_design_i/adcIn_adcOut/U0/gpio_core_1/Read_Reg_In[15]
    SLICE_X16Y49         FDRE                                         r  Block_design_i/adcIn_adcOut/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[15].reg1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.832     1.202    Block_design_i/adcIn_adcOut/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y49         FDRE                                         r  Block_design_i/adcIn_adcOut/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[15].reg1_reg[31]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X16Y49         FDRE (Hold_fdre_C_D)         0.121     1.294    Block_design_i/adcIn_adcOut/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[15].reg1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK       n/a            4.000         50.000      46.000     XADC_X0Y0      Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     FIFO18E1/RDCLK  n/a            2.576         50.000      47.424     RAMB18_X0Y28   Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data/RDCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         50.000      47.424     RAMB18_X0Y28   Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data/WRCLK
Min Period        n/a     BUFG/I          n/a            2.155         50.000      47.845     BUFGCTRL_X0Y0  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C          n/a            1.000         50.000      49.000     SLICE_X9Y47    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_axi_lite_inst/u_acs_crane_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30]/C
Min Period        n/a     FDPE/C          n/a            1.000         50.000      49.000     SLICE_X9Y47    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_axi_lite_inst/u_acs_crane_ip_addr_decoder_inst/write_reg_axi_enable_reg/C
Min Period        n/a     FDCE/C          n/a            1.000         50.000      49.000     SLICE_X11Y47   Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_axi_lite_inst/u_acs_crane_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[30]/C
Min Period        n/a     FDPE/C          n/a            1.000         50.000      49.000     SLICE_X12Y48   Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_axi_lite_inst/u_acs_crane_ip_axi_lite_module_inst/FSM_onehot_axi_lite_wstate_reg[0]/C
Min Period        n/a     FDCE/C          n/a            1.000         50.000      49.000     SLICE_X12Y48   Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_axi_lite_inst/u_acs_crane_ip_axi_lite_module_inst/FSM_onehot_axi_lite_wstate_reg[1]/C
Min Period        n/a     FDCE/C          n/a            1.000         50.000      49.000     SLICE_X11Y49   Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_axi_lite_inst/u_acs_crane_ip_axi_lite_module_inst/FSM_onehot_axi_lite_wstate_reg[2]/C
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.980         25.000      24.020     SLICE_X8Y41    Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.980         25.000      24.020     SLICE_X12Y42   Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.980         25.000      24.020     SLICE_X12Y42   Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.980         25.000      24.020     SLICE_X12Y42   Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.980         25.000      24.020     SLICE_X12Y42   Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.980         25.000      24.020     SLICE_X8Y42    Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.980         25.000      24.020     SLICE_X8Y42    Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.980         25.000      24.020     SLICE_X8Y42    Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.980         25.000      24.020     SLICE_X8Y41    Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.980         25.000      24.020     SLICE_X8Y48    Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK     n/a            0.980         25.000      24.020     SLICE_X8Y41    Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK     n/a            0.980         25.000      24.020     SLICE_X8Y41    Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK     n/a            0.980         25.000      24.020     SLICE_X12Y42   Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK     n/a            0.980         25.000      24.020     SLICE_X12Y42   Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK     n/a            0.980         25.000      24.020     SLICE_X12Y42   Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK     n/a            0.980         25.000      24.020     SLICE_X12Y42   Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK     n/a            0.980         25.000      24.020     SLICE_X12Y42   Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK     n/a            0.980         25.000      24.020     SLICE_X12Y42   Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK     n/a            0.980         25.000      24.020     SLICE_X12Y42   Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK     n/a            0.980         25.000      24.020     SLICE_X12Y42   Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       42.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.908ns  (required time - arrival time)
  Source:                 Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/valid_data_wren_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.745ns  (logic 0.580ns (10.097%)  route 5.165ns (89.903%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 52.666 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.665     2.973    Block_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y32         FDRE                                         r  Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y32         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          3.533     6.962    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X13Y54         LUT1 (Prop_lut1_I0_O)        0.124     7.086 f  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=14, routed)          1.632     8.718    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X14Y75         FDCE                                         f  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/valid_data_wren_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    51.192 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.474    52.666    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X14Y75         FDCE                                         r  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/valid_data_wren_reg/C
                         clock pessimism              0.116    52.782    
                         clock uncertainty           -0.751    52.031    
    SLICE_X14Y75         FDCE (Recov_fdce_C_CLR)     -0.405    51.626    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/valid_data_wren_reg
  -------------------------------------------------------------------
                         required time                         51.626    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                 42.908    

Slack (MET) :             42.913ns  (required time - arrival time)
  Source:                 Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.740ns  (logic 0.580ns (10.104%)  route 5.160ns (89.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 52.666 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.665     2.973    Block_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y32         FDRE                                         r  Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y32         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          3.533     6.962    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X13Y54         LUT1 (Prop_lut1_I0_O)        0.124     7.086 f  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=14, routed)          1.627     8.713    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X15Y75         FDCE                                         f  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    51.192 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.474    52.666    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X15Y75         FDCE                                         r  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.116    52.782    
                         clock uncertainty           -0.751    52.031    
    SLICE_X15Y75         FDCE (Recov_fdce_C_CLR)     -0.405    51.626    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         51.626    
                         arrival time                          -8.713    
  -------------------------------------------------------------------
                         slack                                 42.913    

Slack (MET) :             42.913ns  (required time - arrival time)
  Source:                 Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.740ns  (logic 0.580ns (10.104%)  route 5.160ns (89.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 52.666 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.665     2.973    Block_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y32         FDRE                                         r  Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y32         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          3.533     6.962    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X13Y54         LUT1 (Prop_lut1_I0_O)        0.124     7.086 f  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=14, routed)          1.627     8.713    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X15Y75         FDCE                                         f  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    51.192 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.474    52.666    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X15Y75         FDCE                                         r  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.116    52.782    
                         clock uncertainty           -0.751    52.031    
    SLICE_X15Y75         FDCE (Recov_fdce_C_CLR)     -0.405    51.626    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         51.626    
                         arrival time                          -8.713    
  -------------------------------------------------------------------
                         slack                                 42.913    

Slack (MET) :             42.922ns  (required time - arrival time)
  Source:                 Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.739ns  (logic 0.580ns (10.106%)  route 5.159ns (89.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 52.674 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.665     2.973    Block_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y32         FDRE                                         r  Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y32         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          3.533     6.962    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X13Y54         LUT1 (Prop_lut1_I0_O)        0.124     7.086 f  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=14, routed)          1.626     8.712    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X13Y76         FDCE                                         f  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    51.192 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.482    52.674    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X13Y76         FDCE                                         r  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[0]/C
                         clock pessimism              0.116    52.790    
                         clock uncertainty           -0.751    52.039    
    SLICE_X13Y76         FDCE (Recov_fdce_C_CLR)     -0.405    51.634    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[0]
  -------------------------------------------------------------------
                         required time                         51.634    
                         arrival time                          -8.712    
  -------------------------------------------------------------------
                         slack                                 42.922    

Slack (MET) :             42.922ns  (required time - arrival time)
  Source:                 Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.739ns  (logic 0.580ns (10.106%)  route 5.159ns (89.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 52.674 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.665     2.973    Block_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y32         FDRE                                         r  Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y32         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          3.533     6.962    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X13Y54         LUT1 (Prop_lut1_I0_O)        0.124     7.086 f  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=14, routed)          1.626     8.712    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X13Y76         FDCE                                         f  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    51.192 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.482    52.674    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X13Y76         FDCE                                         r  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[6]/C
                         clock pessimism              0.116    52.790    
                         clock uncertainty           -0.751    52.039    
    SLICE_X13Y76         FDCE (Recov_fdce_C_CLR)     -0.405    51.634    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[6]
  -------------------------------------------------------------------
                         required time                         51.634    
                         arrival time                          -8.712    
  -------------------------------------------------------------------
                         slack                                 42.922    

Slack (MET) :             43.069ns  (required time - arrival time)
  Source:                 Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.586ns  (logic 0.580ns (10.383%)  route 5.006ns (89.617%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 52.668 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.665     2.973    Block_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y32         FDRE                                         r  Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y32         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          3.533     6.962    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X13Y54         LUT1 (Prop_lut1_I0_O)        0.124     7.086 f  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=14, routed)          1.473     8.559    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X14Y76         FDCE                                         f  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    51.192 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.476    52.668    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X14Y76         FDCE                                         r  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[1]/C
                         clock pessimism              0.116    52.784    
                         clock uncertainty           -0.751    52.033    
    SLICE_X14Y76         FDCE (Recov_fdce_C_CLR)     -0.405    51.628    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[1]
  -------------------------------------------------------------------
                         required time                         51.628    
                         arrival time                          -8.559    
  -------------------------------------------------------------------
                         slack                                 43.069    

Slack (MET) :             43.069ns  (required time - arrival time)
  Source:                 Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.586ns  (logic 0.580ns (10.383%)  route 5.006ns (89.617%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 52.668 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.665     2.973    Block_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y32         FDRE                                         r  Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y32         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          3.533     6.962    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X13Y54         LUT1 (Prop_lut1_I0_O)        0.124     7.086 f  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=14, routed)          1.473     8.559    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X14Y76         FDCE                                         f  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    51.192 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.476    52.668    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X14Y76         FDCE                                         r  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[2]/C
                         clock pessimism              0.116    52.784    
                         clock uncertainty           -0.751    52.033    
    SLICE_X14Y76         FDCE (Recov_fdce_C_CLR)     -0.405    51.628    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[2]
  -------------------------------------------------------------------
                         required time                         51.628    
                         arrival time                          -8.559    
  -------------------------------------------------------------------
                         slack                                 43.069    

Slack (MET) :             43.069ns  (required time - arrival time)
  Source:                 Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.586ns  (logic 0.580ns (10.383%)  route 5.006ns (89.617%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 52.668 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.665     2.973    Block_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y32         FDRE                                         r  Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y32         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          3.533     6.962    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X13Y54         LUT1 (Prop_lut1_I0_O)        0.124     7.086 f  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=14, routed)          1.473     8.559    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X14Y76         FDCE                                         f  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    51.192 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.476    52.668    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X14Y76         FDCE                                         r  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[3]/C
                         clock pessimism              0.116    52.784    
                         clock uncertainty           -0.751    52.033    
    SLICE_X14Y76         FDCE (Recov_fdce_C_CLR)     -0.405    51.628    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[3]
  -------------------------------------------------------------------
                         required time                         51.628    
                         arrival time                          -8.559    
  -------------------------------------------------------------------
                         slack                                 43.069    

Slack (MET) :             43.069ns  (required time - arrival time)
  Source:                 Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.586ns  (logic 0.580ns (10.383%)  route 5.006ns (89.617%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 52.668 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.665     2.973    Block_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y32         FDRE                                         r  Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y32         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          3.533     6.962    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X13Y54         LUT1 (Prop_lut1_I0_O)        0.124     7.086 f  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=14, routed)          1.473     8.559    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X14Y76         FDCE                                         f  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    51.192 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.476    52.668    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X14Y76         FDCE                                         r  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[4]/C
                         clock pessimism              0.116    52.784    
                         clock uncertainty           -0.751    52.033    
    SLICE_X14Y76         FDCE (Recov_fdce_C_CLR)     -0.405    51.628    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[4]
  -------------------------------------------------------------------
                         required time                         51.628    
                         arrival time                          -8.559    
  -------------------------------------------------------------------
                         slack                                 43.069    

Slack (MET) :             43.073ns  (required time - arrival time)
  Source:                 Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/den_o_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.582ns  (logic 0.580ns (10.391%)  route 5.002ns (89.609%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 52.668 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.665     2.973    Block_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y32         FDRE                                         r  Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y32         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          3.533     6.962    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X13Y54         LUT1 (Prop_lut1_I0_O)        0.124     7.086 f  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=14, routed)          1.469     8.555    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X15Y76         FDCE                                         f  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/den_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    51.192 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.476    52.668    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X15Y76         FDCE                                         r  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/den_o_reg/C
                         clock pessimism              0.116    52.784    
                         clock uncertainty           -0.751    52.033    
    SLICE_X15Y76         FDCE (Recov_fdce_C_CLR)     -0.405    51.628    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/den_o_reg
  -------------------------------------------------------------------
                         required time                         51.628    
                         arrival time                          -8.555    
  -------------------------------------------------------------------
                         slack                                 43.073    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_axi_lite_inst/u_acs_crane_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (40.008%)  route 0.246ns (59.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.565     0.906    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X8Y51          FDPE                                         r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDPE (Prop_fdpe_C_Q)         0.164     1.070 f  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=81, routed)          0.246     1.316    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_axi_lite_inst/u_acs_crane_ip_addr_decoder_inst/reset
    SLICE_X9Y47          FDCE                                         f  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_axi_lite_inst/u_acs_crane_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.835     1.205    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_axi_lite_inst/u_acs_crane_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X9Y47          FDCE                                         r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_axi_lite_inst/u_acs_crane_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X9Y47          FDCE (Remov_fdce_C_CLR)     -0.092     1.084    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_axi_lite_inst/u_acs_crane_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_axi_lite_inst/u_acs_crane_ip_addr_decoder_inst/write_reg_axi_enable_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (40.008%)  route 0.246ns (59.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.565     0.906    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X8Y51          FDPE                                         r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDPE (Prop_fdpe_C_Q)         0.164     1.070 f  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=81, routed)          0.246     1.316    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_axi_lite_inst/u_acs_crane_ip_addr_decoder_inst/reset
    SLICE_X9Y47          FDPE                                         f  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_axi_lite_inst/u_acs_crane_ip_addr_decoder_inst/write_reg_axi_enable_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.835     1.205    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_axi_lite_inst/u_acs_crane_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X9Y47          FDPE                                         r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_axi_lite_inst/u_acs_crane_ip_addr_decoder_inst/write_reg_axi_enable_reg/C
                         clock pessimism             -0.029     1.176    
    SLICE_X9Y47          FDPE (Remov_fdpe_C_PRE)     -0.095     1.081    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_axi_lite_inst/u_acs_crane_ip_addr_decoder_inst/write_reg_axi_enable_reg
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_axi_lite_inst/u_acs_crane_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_reset_sync_inst/reset_out_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.209ns (32.809%)  route 0.428ns (67.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.567     0.908    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_axi_lite_inst/u_acs_crane_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X8Y47          FDCE                                         r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_axi_lite_inst/u_acs_crane_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDCE (Prop_fdce_C_Q)         0.164     1.072 f  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_axi_lite_inst/u_acs_crane_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.223     1.295    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_axi_lite_inst/u_acs_crane_ip_axi_lite_module_inst/soft_reset
    SLICE_X8Y49          LUT2 (Prop_lut2_I1_O)        0.045     1.340 f  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_axi_lite_inst/u_acs_crane_ip_axi_lite_module_inst/reset_pipe_i_1/O
                         net (fo=2, routed)           0.205     1.545    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_reset_sync_inst/reset_in
    SLICE_X8Y51          FDPE                                         f  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_reset_sync_inst/reset_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.834     1.204    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X8Y51          FDPE                                         r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_reset_sync_inst/reset_out_reg/C
                         clock pessimism             -0.029     1.175    
    SLICE_X8Y51          FDPE (Remov_fdpe_C_PRE)     -0.071     1.104    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_reset_sync_inst/reset_out_reg
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.545    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_axi_lite_inst/u_acs_crane_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_reset_sync_inst/reset_pipe_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.209ns (32.809%)  route 0.428ns (67.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.567     0.908    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_axi_lite_inst/u_acs_crane_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X8Y47          FDCE                                         r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_axi_lite_inst/u_acs_crane_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDCE (Prop_fdce_C_Q)         0.164     1.072 f  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_axi_lite_inst/u_acs_crane_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.223     1.295    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_axi_lite_inst/u_acs_crane_ip_axi_lite_module_inst/soft_reset
    SLICE_X8Y49          LUT2 (Prop_lut2_I1_O)        0.045     1.340 f  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_axi_lite_inst/u_acs_crane_ip_axi_lite_module_inst/reset_pipe_i_1/O
                         net (fo=2, routed)           0.205     1.545    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_reset_sync_inst/reset_in
    SLICE_X8Y51          FDPE                                         f  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_reset_sync_inst/reset_pipe_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.834     1.204    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X8Y51          FDPE                                         r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_reset_sync_inst/reset_pipe_reg/C
                         clock pessimism             -0.029     1.175    
    SLICE_X8Y51          FDPE (Remov_fdpe_C_PRE)     -0.071     1.104    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_reset_sync_inst/reset_pipe_reg
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.545    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Unit_Delay2_out1_reg[1][15]_rep__2/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.164ns (33.815%)  route 0.321ns (66.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.565     0.906    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X8Y51          FDPE                                         r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDPE (Prop_fdpe_C_Q)         0.164     1.070 f  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=81, routed)          0.321     1.391    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/reset
    SLICE_X11Y53         FDCE                                         f  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Unit_Delay2_out1_reg[1][15]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.833     1.203    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/IPCORE_CLK
    SLICE_X11Y53         FDCE                                         r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Unit_Delay2_out1_reg[1][15]_rep__2/C
                         clock pessimism             -0.263     0.940    
    SLICE_X11Y53         FDCE (Remov_fdce_C_CLR)     -0.092     0.848    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Unit_Delay2_out1_reg[1][15]_rep__2
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Unit_Delay2_out1_reg[3][0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.164ns (26.459%)  route 0.456ns (73.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.565     0.906    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X8Y51          FDPE                                         r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDPE (Prop_fdpe_C_Q)         0.164     1.070 f  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=81, routed)          0.456     1.525    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/reset
    SLICE_X11Y56         FDCE                                         f  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Unit_Delay2_out1_reg[3][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.833     1.203    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/IPCORE_CLK
    SLICE_X11Y56         FDCE                                         r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Unit_Delay2_out1_reg[3][0]/C
                         clock pessimism             -0.263     0.940    
    SLICE_X11Y56         FDCE (Remov_fdce_C_CLR)     -0.092     0.848    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Unit_Delay2_out1_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Unit_Delay2_out1_reg[3][1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.164ns (26.459%)  route 0.456ns (73.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.565     0.906    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X8Y51          FDPE                                         r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDPE (Prop_fdpe_C_Q)         0.164     1.070 f  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=81, routed)          0.456     1.525    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/reset
    SLICE_X11Y56         FDCE                                         f  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Unit_Delay2_out1_reg[3][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.833     1.203    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/IPCORE_CLK
    SLICE_X11Y56         FDCE                                         r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Unit_Delay2_out1_reg[3][1]/C
                         clock pessimism             -0.263     0.940    
    SLICE_X11Y56         FDCE (Remov_fdce_C_CLR)     -0.092     0.848    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Unit_Delay2_out1_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Unit_Delay2_out1_reg[3][2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.164ns (26.459%)  route 0.456ns (73.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.565     0.906    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X8Y51          FDPE                                         r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDPE (Prop_fdpe_C_Q)         0.164     1.070 f  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=81, routed)          0.456     1.525    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/reset
    SLICE_X11Y56         FDCE                                         f  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Unit_Delay2_out1_reg[3][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.833     1.203    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/IPCORE_CLK
    SLICE_X11Y56         FDCE                                         r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Unit_Delay2_out1_reg[3][2]/C
                         clock pessimism             -0.263     0.940    
    SLICE_X11Y56         FDCE (Remov_fdce_C_CLR)     -0.092     0.848    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Unit_Delay2_out1_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Unit_Delay2_out1_reg[3][15]_rep__1/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.164ns (24.311%)  route 0.511ns (75.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.565     0.906    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X8Y51          FDPE                                         r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDPE (Prop_fdpe_C_Q)         0.164     1.070 f  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=81, routed)          0.511     1.580    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/reset
    SLICE_X11Y57         FDCE                                         f  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Unit_Delay2_out1_reg[3][15]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.832     1.202    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/IPCORE_CLK
    SLICE_X11Y57         FDCE                                         r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Unit_Delay2_out1_reg[3][15]_rep__1/C
                         clock pessimism             -0.263     0.939    
    SLICE_X11Y57         FDCE (Remov_fdce_C_CLR)     -0.092     0.847    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Unit_Delay2_out1_reg[3][15]_rep__1
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Unit_Delay2_out1_reg[3][3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.164ns (24.311%)  route 0.511ns (75.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.565     0.906    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X8Y51          FDPE                                         r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDPE (Prop_fdpe_C_Q)         0.164     1.070 f  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=81, routed)          0.511     1.580    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/reset
    SLICE_X11Y57         FDCE                                         f  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Unit_Delay2_out1_reg[3][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.832     1.202    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/IPCORE_CLK
    SLICE_X11Y57         FDCE                                         r  Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Unit_Delay2_out1_reg[3][3]/C
                         clock pessimism             -0.263     0.939    
    SLICE_X11Y57         FDCE (Remov_fdce_C_CLR)     -0.092     0.847    Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Unit_Delay2_out1_reg[3][3]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.734    





