# CIS-314-Assignment-5
This assignment simulates cache with 256B blocks and 16 sets for 32-bit architecture.
