==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 222.898 MB.
INFO: [HLS 200-10] Analyzing design file 'AutoEncoder.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (AutoEncoder.cpp:179:55)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (AutoEncoder.cpp:179:76)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (AutoEncoder.cpp:186:62)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (AutoEncoder.cpp:186:85)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (AutoEncoder.cpp:193:71)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (AutoEncoder.cpp:193:94)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (AutoEncoder.cpp:201:49)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (AutoEncoder.cpp:201:72)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (AutoEncoder.cpp:208:57)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (AutoEncoder.cpp:208:80)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (AutoEncoder.cpp:215:66)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (AutoEncoder.cpp:215:89)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (AutoEncoder.cpp:222:82)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (AutoEncoder.cpp:222:105)
WARNING: [HLS 200-471] Dataflow form checks found 14 issue(s) in file AutoEncoder.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 26.7 seconds. CPU system time: 1.18 seconds. Elapsed time: 36.83 seconds; current allocated memory: 227.117 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (AutoEncoder.cpp:44:0)
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv1(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (AutoEncoder.cpp:179:5)
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv2(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (AutoEncoder.cpp:186:5)
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv3(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (AutoEncoder.cpp:193:5)
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv4(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (AutoEncoder.cpp:201:5)
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv5(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (AutoEncoder.cpp:208:5)
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv6(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (AutoEncoder.cpp:215:5)
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv7(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (AutoEncoder.cpp:222:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_52_1' is marked as complete unroll implied by the pipeline pragma (AutoEncoder.cpp:52:19)
INFO: [HLS 214-291] Loop 'CFilters' is marked as complete unroll implied by the pipeline pragma (AutoEncoder.cpp:55:22)
INFO: [HLS 214-291] Loop 'CUpdateWinH' is marked as complete unroll implied by the pipeline pragma (AutoEncoder.cpp:66:26)
INFO: [HLS 214-291] Loop 'CUpdateWinW' is marked as complete unroll implied by the pipeline pragma (AutoEncoder.cpp:67:30)
INFO: [HLS 214-291] Loop 'CFilter' is marked as complete unroll implied by the pipeline pragma (AutoEncoder.cpp:77:21)
INFO: [HLS 214-291] Loop 'CWinH' is marked as complete unroll implied by the pipeline pragma (AutoEncoder.cpp:79:27)
INFO: [HLS 214-291] Loop 'CWinW' is marked as complete unroll implied by the pipeline pragma (AutoEncoder.cpp:80:31)
INFO: [HLS 214-291] Loop 'ShiftLineBuf' is marked as complete unroll implied by the pipeline pragma (AutoEncoder.cpp:89:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_96_2' is marked as complete unroll implied by the pipeline pragma (AutoEncoder.cpp:96:30)
INFO: [HLS 214-291] Loop 'UFils' is marked as complete unroll implied by the pipeline pragma (AutoEncoder.cpp:162:8)
INFO: [HLS 214-291] Loop 'PFils' is marked as complete unroll implied by the pipeline pragma (AutoEncoder.cpp:117:8)
INFO: [HLS 214-291] Loop 'PUpdateWinH' is marked as complete unroll implied by the pipeline pragma (AutoEncoder.cpp:126:33)
INFO: [HLS 214-291] Loop 'PUpdateWinW' is marked as complete unroll implied by the pipeline pragma (AutoEncoder.cpp:127:37)
INFO: [HLS 214-291] Loop 'PWinH' is marked as complete unroll implied by the pipeline pragma (AutoEncoder.cpp:137:31)
INFO: [HLS 214-291] Loop 'PWinW' is marked as complete unroll implied by the pipeline pragma (AutoEncoder.cpp:138:35)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_52_1' (AutoEncoder.cpp:52:19) in function 'conv7' completely with a factor of 1 (AutoEncoder.cpp:217:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (AutoEncoder.cpp:55:22) in function 'conv7' completely with a factor of 16 (AutoEncoder.cpp:217:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (AutoEncoder.cpp:55:22) in function 'conv7' has been removed because the loop is unrolled completely (AutoEncoder.cpp:217:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (AutoEncoder.cpp:89:22) in function 'conv7' completely with a factor of 2 (AutoEncoder.cpp:217:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (AutoEncoder.cpp:89:22) in function 'conv7' has been removed because the loop is unrolled completely (AutoEncoder.cpp:217:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (AutoEncoder.cpp:77:21) in function 'conv7' completely with a factor of 1 (AutoEncoder.cpp:217:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (AutoEncoder.cpp:79:27) in function 'conv7' completely with a factor of 3 (AutoEncoder.cpp:217:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (AutoEncoder.cpp:80:31) in function 'conv7' completely with a factor of 3 (AutoEncoder.cpp:217:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (AutoEncoder.cpp:80:31) in function 'conv7' has been removed because the loop is unrolled completely (AutoEncoder.cpp:217:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (AutoEncoder.cpp:66:26) in function 'conv7' completely with a factor of 3 (AutoEncoder.cpp:217:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (AutoEncoder.cpp:67:30) in function 'conv7' completely with a factor of 3 (AutoEncoder.cpp:217:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (AutoEncoder.cpp:67:30) in function 'conv7' has been removed because the loop is unrolled completely (AutoEncoder.cpp:217:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_2' (AutoEncoder.cpp:96:30) in function 'conv7' completely with a factor of 1 (AutoEncoder.cpp:217:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_52_1' (AutoEncoder.cpp:52:19) in function 'conv6' completely with a factor of 16 (AutoEncoder.cpp:210:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (AutoEncoder.cpp:55:22) in function 'conv6' completely with a factor of 8 (AutoEncoder.cpp:210:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (AutoEncoder.cpp:55:22) in function 'conv6' has been removed because the loop is unrolled completely (AutoEncoder.cpp:210:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (AutoEncoder.cpp:89:22) in function 'conv6' completely with a factor of 2 (AutoEncoder.cpp:210:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (AutoEncoder.cpp:89:22) in function 'conv6' has been removed because the loop is unrolled completely (AutoEncoder.cpp:210:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (AutoEncoder.cpp:77:21) in function 'conv6' completely with a factor of 16 (AutoEncoder.cpp:210:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (AutoEncoder.cpp:79:27) in function 'conv6' completely with a factor of 3 (AutoEncoder.cpp:210:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (AutoEncoder.cpp:80:31) in function 'conv6' completely with a factor of 3 (AutoEncoder.cpp:210:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (AutoEncoder.cpp:80:31) in function 'conv6' has been removed because the loop is unrolled completely (AutoEncoder.cpp:210:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (AutoEncoder.cpp:66:26) in function 'conv6' completely with a factor of 3 (AutoEncoder.cpp:210:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (AutoEncoder.cpp:67:30) in function 'conv6' completely with a factor of 3 (AutoEncoder.cpp:210:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (AutoEncoder.cpp:67:30) in function 'conv6' has been removed because the loop is unrolled completely (AutoEncoder.cpp:210:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_2' (AutoEncoder.cpp:96:30) in function 'conv6' completely with a factor of 16 (AutoEncoder.cpp:210:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_52_1' (AutoEncoder.cpp:52:19) in function 'conv5' completely with a factor of 8 (AutoEncoder.cpp:203:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (AutoEncoder.cpp:55:22) in function 'conv5' completely with a factor of 8 (AutoEncoder.cpp:203:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (AutoEncoder.cpp:55:22) in function 'conv5' has been removed because the loop is unrolled completely (AutoEncoder.cpp:203:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (AutoEncoder.cpp:89:22) in function 'conv5' completely with a factor of 2 (AutoEncoder.cpp:203:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (AutoEncoder.cpp:89:22) in function 'conv5' has been removed because the loop is unrolled completely (AutoEncoder.cpp:203:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (AutoEncoder.cpp:77:21) in function 'conv5' completely with a factor of 8 (AutoEncoder.cpp:203:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (AutoEncoder.cpp:79:27) in function 'conv5' completely with a factor of 3 (AutoEncoder.cpp:203:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (AutoEncoder.cpp:80:31) in function 'conv5' completely with a factor of 3 (AutoEncoder.cpp:203:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (AutoEncoder.cpp:80:31) in function 'conv5' has been removed because the loop is unrolled completely (AutoEncoder.cpp:203:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (AutoEncoder.cpp:66:26) in function 'conv5' completely with a factor of 3 (AutoEncoder.cpp:203:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (AutoEncoder.cpp:67:30) in function 'conv5' completely with a factor of 3 (AutoEncoder.cpp:203:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (AutoEncoder.cpp:67:30) in function 'conv5' has been removed because the loop is unrolled completely (AutoEncoder.cpp:203:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_2' (AutoEncoder.cpp:96:30) in function 'conv5' completely with a factor of 8 (AutoEncoder.cpp:203:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_52_1' (AutoEncoder.cpp:52:19) in function 'conv4' completely with a factor of 8 (AutoEncoder.cpp:196:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (AutoEncoder.cpp:55:22) in function 'conv4' completely with a factor of 8 (AutoEncoder.cpp:196:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (AutoEncoder.cpp:55:22) in function 'conv4' has been removed because the loop is unrolled completely (AutoEncoder.cpp:196:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (AutoEncoder.cpp:89:22) in function 'conv4' completely with a factor of 2 (AutoEncoder.cpp:196:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (AutoEncoder.cpp:89:22) in function 'conv4' has been removed because the loop is unrolled completely (AutoEncoder.cpp:196:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (AutoEncoder.cpp:77:21) in function 'conv4' completely with a factor of 8 (AutoEncoder.cpp:196:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (AutoEncoder.cpp:79:27) in function 'conv4' completely with a factor of 3 (AutoEncoder.cpp:196:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (AutoEncoder.cpp:80:31) in function 'conv4' completely with a factor of 3 (AutoEncoder.cpp:196:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (AutoEncoder.cpp:80:31) in function 'conv4' has been removed because the loop is unrolled completely (AutoEncoder.cpp:196:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (AutoEncoder.cpp:66:26) in function 'conv4' completely with a factor of 3 (AutoEncoder.cpp:196:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (AutoEncoder.cpp:67:30) in function 'conv4' completely with a factor of 3 (AutoEncoder.cpp:196:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (AutoEncoder.cpp:67:30) in function 'conv4' has been removed because the loop is unrolled completely (AutoEncoder.cpp:196:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_2' (AutoEncoder.cpp:96:30) in function 'conv4' completely with a factor of 8 (AutoEncoder.cpp:196:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_52_1' (AutoEncoder.cpp:52:19) in function 'conv3' completely with a factor of 8 (AutoEncoder.cpp:188:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (AutoEncoder.cpp:55:22) in function 'conv3' completely with a factor of 8 (AutoEncoder.cpp:188:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (AutoEncoder.cpp:55:22) in function 'conv3' has been removed because the loop is unrolled completely (AutoEncoder.cpp:188:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (AutoEncoder.cpp:89:22) in function 'conv3' completely with a factor of 2 (AutoEncoder.cpp:188:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (AutoEncoder.cpp:89:22) in function 'conv3' has been removed because the loop is unrolled completely (AutoEncoder.cpp:188:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (AutoEncoder.cpp:77:21) in function 'conv3' completely with a factor of 8 (AutoEncoder.cpp:188:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (AutoEncoder.cpp:79:27) in function 'conv3' completely with a factor of 3 (AutoEncoder.cpp:188:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (AutoEncoder.cpp:80:31) in function 'conv3' completely with a factor of 3 (AutoEncoder.cpp:188:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (AutoEncoder.cpp:80:31) in function 'conv3' has been removed because the loop is unrolled completely (AutoEncoder.cpp:188:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (AutoEncoder.cpp:66:26) in function 'conv3' completely with a factor of 3 (AutoEncoder.cpp:188:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (AutoEncoder.cpp:67:30) in function 'conv3' completely with a factor of 3 (AutoEncoder.cpp:188:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (AutoEncoder.cpp:67:30) in function 'conv3' has been removed because the loop is unrolled completely (AutoEncoder.cpp:188:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_2' (AutoEncoder.cpp:96:30) in function 'conv3' completely with a factor of 8 (AutoEncoder.cpp:188:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_52_1' (AutoEncoder.cpp:52:19) in function 'conv2' completely with a factor of 8 (AutoEncoder.cpp:181:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (AutoEncoder.cpp:55:22) in function 'conv2' completely with a factor of 16 (AutoEncoder.cpp:181:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (AutoEncoder.cpp:55:22) in function 'conv2' has been removed because the loop is unrolled completely (AutoEncoder.cpp:181:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (AutoEncoder.cpp:89:22) in function 'conv2' completely with a factor of 2 (AutoEncoder.cpp:181:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (AutoEncoder.cpp:89:22) in function 'conv2' has been removed because the loop is unrolled completely (AutoEncoder.cpp:181:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (AutoEncoder.cpp:77:21) in function 'conv2' completely with a factor of 8 (AutoEncoder.cpp:181:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (AutoEncoder.cpp:79:27) in function 'conv2' completely with a factor of 3 (AutoEncoder.cpp:181:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (AutoEncoder.cpp:80:31) in function 'conv2' completely with a factor of 3 (AutoEncoder.cpp:181:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (AutoEncoder.cpp:80:31) in function 'conv2' has been removed because the loop is unrolled completely (AutoEncoder.cpp:181:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (AutoEncoder.cpp:66:26) in function 'conv2' completely with a factor of 3 (AutoEncoder.cpp:181:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (AutoEncoder.cpp:67:30) in function 'conv2' completely with a factor of 3 (AutoEncoder.cpp:181:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (AutoEncoder.cpp:67:30) in function 'conv2' has been removed because the loop is unrolled completely (AutoEncoder.cpp:181:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_2' (AutoEncoder.cpp:96:30) in function 'conv2' completely with a factor of 8 (AutoEncoder.cpp:181:0)
INFO: [HLS 214-186] Unrolling loop 'PUpdateWinH' (AutoEncoder.cpp:126:33) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 2 (AutoEncoder.cpp:111:0)
INFO: [HLS 214-186] Unrolling loop 'PUpdateWinW' (AutoEncoder.cpp:127:37) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 2 (AutoEncoder.cpp:111:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'PUpdateWinW' (AutoEncoder.cpp:127:37) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' has been removed because the loop is unrolled completely (AutoEncoder.cpp:111:0)
INFO: [HLS 214-186] Unrolling loop 'PWinH' (AutoEncoder.cpp:137:31) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 2 (AutoEncoder.cpp:111:0)
INFO: [HLS 214-186] Unrolling loop 'PWinW' (AutoEncoder.cpp:138:35) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 2 (AutoEncoder.cpp:111:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'PWinW' (AutoEncoder.cpp:138:35) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' has been removed because the loop is unrolled completely (AutoEncoder.cpp:111:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_52_1' (AutoEncoder.cpp:52:19) in function 'conv1' completely with a factor of 16 (AutoEncoder.cpp:174:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (AutoEncoder.cpp:55:22) in function 'conv1' completely with a factor of 1 (AutoEncoder.cpp:174:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (AutoEncoder.cpp:55:22) in function 'conv1' has been removed because the loop is unrolled completely (AutoEncoder.cpp:174:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (AutoEncoder.cpp:89:22) in function 'conv1' completely with a factor of 2 (AutoEncoder.cpp:174:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (AutoEncoder.cpp:89:22) in function 'conv1' has been removed because the loop is unrolled completely (AutoEncoder.cpp:174:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (AutoEncoder.cpp:77:21) in function 'conv1' completely with a factor of 16 (AutoEncoder.cpp:174:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (AutoEncoder.cpp:79:27) in function 'conv1' completely with a factor of 3 (AutoEncoder.cpp:174:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (AutoEncoder.cpp:80:31) in function 'conv1' completely with a factor of 3 (AutoEncoder.cpp:174:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (AutoEncoder.cpp:80:31) in function 'conv1' has been removed because the loop is unrolled completely (AutoEncoder.cpp:174:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (AutoEncoder.cpp:66:26) in function 'conv1' completely with a factor of 3 (AutoEncoder.cpp:174:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (AutoEncoder.cpp:67:30) in function 'conv1' completely with a factor of 3 (AutoEncoder.cpp:174:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (AutoEncoder.cpp:67:30) in function 'conv1' has been removed because the loop is unrolled completely (AutoEncoder.cpp:174:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_2' (AutoEncoder.cpp:96:30) in function 'conv1' completely with a factor of 16 (AutoEncoder.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'relu(ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'conv2(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (AutoEncoder.cpp:181:0)
INFO: [HLS 214-178] Inlining function 'relu(ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'conv3(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (AutoEncoder.cpp:188:0)
INFO: [HLS 214-178] Inlining function 'relu(ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'conv4(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (AutoEncoder.cpp:196:0)
INFO: [HLS 214-178] Inlining function 'relu(ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'conv5(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (AutoEncoder.cpp:203:0)
INFO: [HLS 214-178] Inlining function 'sigmoid(ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'conv7(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (AutoEncoder.cpp:217:0)
INFO: [HLS 214-186] Unrolling loop 'UFils' (AutoEncoder.cpp:162:8) in function 'sp_upsamp<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 16 (AutoEncoder.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'UFils' (AutoEncoder.cpp:162:8) in function 'sp_upsamp<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 8 (AutoEncoder.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'PFils' (AutoEncoder.cpp:117:8) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 8 (AutoEncoder.cpp:111:0)
INFO: [HLS 214-248] Applying array_partition to 'linebuf1': Complete partitioning on dimension 1. (AutoEncoder.cpp:176:9)
INFO: [HLS 214-248] Applying array_partition to 'pool_buf1': Complete partitioning on dimension 1. (AutoEncoder.cpp:230:9)
INFO: [HLS 214-248] Applying array_partition to 'linebuf2': Complete partitioning on dimension 1. (AutoEncoder.cpp:182:12)
INFO: [HLS 214-248] Applying array_partition to 'pool_buf2': Complete partitioning on dimension 1. (AutoEncoder.cpp:237:9)
INFO: [HLS 214-248] Applying array_partition to 'linebuf3': Complete partitioning on dimension 1. (AutoEncoder.cpp:190:9)
INFO: [HLS 214-248] Applying array_partition to 'pool_buf3': Complete partitioning on dimension 1. (AutoEncoder.cpp:244:9)
INFO: [HLS 214-248] Applying array_partition to 'linebuf4': Complete partitioning on dimension 1. (AutoEncoder.cpp:198:9)
INFO: [HLS 214-248] Applying array_partition to 'linebuf5': Complete partitioning on dimension 1. (AutoEncoder.cpp:205:9)
INFO: [HLS 214-248] Applying array_partition to 'linebuf6': Complete partitioning on dimension 1. (AutoEncoder.cpp:212:9)
INFO: [HLS 214-248] Applying array_partition to 'linebuf7': Complete partitioning on dimension 1. (AutoEncoder.cpp:219:9)
INFO: [HLS 214-186] Unrolling loop 'PFils' (AutoEncoder.cpp:117:8) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 16 (AutoEncoder.cpp:111:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=1' for array 'pool_win1' due to pipeline pragma (AutoEncoder.cpp:116:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=1' for array 'pool_win2' due to pipeline pragma (AutoEncoder.cpp:116:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=1' for array 'pool_win3' due to pipeline pragma (AutoEncoder.cpp:116:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'upsam_buf4' due to pipeline pragma (AutoEncoder.cpp:161:9)
INFO: [HLS 214-248] Applying array_partition to 'pool_win1': Cyclic partitioning with factor 4 on dimension 1. (AutoEncoder.cpp:232:9)
INFO: [HLS 214-248] Applying array_partition to 'pool_win2': Cyclic partitioning with factor 4 on dimension 1. (AutoEncoder.cpp:239:9)
INFO: [HLS 214-248] Applying array_partition to 'pool_win3': Cyclic partitioning with factor 4 on dimension 1. (AutoEncoder.cpp:246:9)
INFO: [HLS 214-248] Applying array_partition to 'upsam_buf4': Cyclic partitioning with factor 2 on dimension 1. (AutoEncoder.cpp:251:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'AutoEncoder(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (AutoEncoder.cpp:275:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'AutoEncoder(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (AutoEncoder.cpp:277:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'AutoEncoder(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (AutoEncoder.cpp:279:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'AutoEncoder(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (AutoEncoder.cpp:281:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'AutoEncoder(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (AutoEncoder.cpp:283:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'AutoEncoder(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (AutoEncoder.cpp:285:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'AutoEncoder(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (AutoEncoder.cpp:287:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'AutoEncoder(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (AutoEncoder.cpp:289:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'AutoEncoder(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (AutoEncoder.cpp:291:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'AutoEncoder(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (AutoEncoder.cpp:293:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'AutoEncoder(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (AutoEncoder.cpp:295:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'AutoEncoder(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (AutoEncoder.cpp:297:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s.i32' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<6>s.i6' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<5>s.i5' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<2>s.i2' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv1(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'void sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv2(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'void sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.112.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv3(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'void sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.111.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv4(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'void sp_upsamp<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv5(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'void sp_upsamp<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.110.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv6(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'void sp_upsamp<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.109.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv7(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i6.s_struct.ap_uint<6>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i5.s_struct.ap_uint<5>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i2.s_struct.ap_uint<2>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3113.66 seconds. CPU system time: 1.66 seconds. Elapsed time: 3124.3 seconds; current allocated memory: 269.691 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 269.691 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 90.27 seconds. CPU system time: 0.13 seconds. Elapsed time: 90.99 seconds; current allocated memory: 428.633 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1150: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 6.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.13 seconds; current allocated memory: 472.352 MB.
INFO: [XFORM 203-102] Partitioning array 'pool_win1.V' (AutoEncoder.cpp:232) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win1.V.1' (AutoEncoder.cpp:232) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win1.V.2' (AutoEncoder.cpp:232) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win1.V.3' (AutoEncoder.cpp:232) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win2.V' (AutoEncoder.cpp:239) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win2.V.1' (AutoEncoder.cpp:239) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win2.V.2' (AutoEncoder.cpp:239) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win2.V.3' (AutoEncoder.cpp:239) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win3.V' (AutoEncoder.cpp:246) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win3.V.1' (AutoEncoder.cpp:246) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win3.V.2' (AutoEncoder.cpp:246) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win3.V.3' (AutoEncoder.cpp:246) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_CHeight_proc' (AutoEncoder.cpp:50) to a process function for dataflow in function 'conv1'.
INFO: [XFORM 203-721] Changing loop 'Loop_CHeight_proc' (AutoEncoder.cpp:50) to a process function for dataflow in function 'conv2'.
INFO: [XFORM 203-721] Changing loop 'Loop_CHeight_proc' (AutoEncoder.cpp:50) to a process function for dataflow in function 'conv3'.
INFO: [XFORM 203-721] Changing loop 'Loop_CHeight_proc' (AutoEncoder.cpp:50) to a process function for dataflow in function 'conv4'.
INFO: [XFORM 203-721] Changing loop 'Loop_CHeight_proc' (AutoEncoder.cpp:50) to a process function for dataflow in function 'conv5'.
INFO: [XFORM 203-721] Changing loop 'Loop_CHeight_proc' (AutoEncoder.cpp:50) to a process function for dataflow in function 'conv6'.
INFO: [XFORM 203-721] Changing loop 'Loop_CHeight_proc' (AutoEncoder.cpp:50) to a process function for dataflow in function 'conv7'.
WARNING: [HLS 200-805] An internal stream 'full_in_float' (AutoEncoder.cpp:267) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'full_out_float' (AutoEncoder.cpp:268) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'conv1_out' (AutoEncoder.cpp:274) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'pool1_out' (AutoEncoder.cpp:276) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'conv2_out' (AutoEncoder.cpp:278) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'pool2_out' (AutoEncoder.cpp:280) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'conv3_out' (AutoEncoder.cpp:282) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'pool3_out' (AutoEncoder.cpp:284) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'conv4_out' (AutoEncoder.cpp:286) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'upsamp4_out' (AutoEncoder.cpp:288) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'conv5_out' (AutoEncoder.cpp:290) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'upsamp5_out' (AutoEncoder.cpp:292) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'conv6_out' (AutoEncoder.cpp:294) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'upsamp6_out' (AutoEncoder.cpp:296) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'AutoEncoder' (AutoEncoder.cpp:266:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'conv1' (AutoEncoder.cpp:175:1), detected/extracted 1 process function(s): 
	 'conv1_Loop_CHeight_proc20'.
INFO: [XFORM 203-712] Applying dataflow to function 'pool1' (AutoEncoder.cpp:229:1), detected/extracted 1 process function(s): 
	 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv2' (AutoEncoder.cpp:183:1), detected/extracted 1 process function(s): 
	 'conv2_Loop_CHeight_proc21'.
INFO: [XFORM 203-712] Applying dataflow to function 'pool2' (AutoEncoder.cpp:236:1), detected/extracted 1 process function(s): 
	 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv3' (AutoEncoder.cpp:189:1), detected/extracted 1 process function(s): 
	 'conv3_Loop_CHeight_proc22'.
INFO: [XFORM 203-712] Applying dataflow to function 'pool3' (AutoEncoder.cpp:243:1), detected/extracted 1 process function(s): 
	 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv4' (AutoEncoder.cpp:197:1), detected/extracted 1 process function(s): 
	 'conv4_Loop_CHeight_proc23'.
INFO: [XFORM 203-712] Applying dataflow to function 'upsamp4' (AutoEncoder.cpp:250:1), detected/extracted 1 process function(s): 
	 'sp_upsamp<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv5' (AutoEncoder.cpp:204:1), detected/extracted 1 process function(s): 
	 'conv5_Loop_CHeight_proc24'.
INFO: [XFORM 203-712] Applying dataflow to function 'upsamp5' (AutoEncoder.cpp:255:1), detected/extracted 1 process function(s): 
	 'sp_upsamp<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.3'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv6' (AutoEncoder.cpp:211:1), detected/extracted 1 process function(s): 
	 'conv6_Loop_CHeight_proc25'.
INFO: [XFORM 203-712] Applying dataflow to function 'upsamp6' (AutoEncoder.cpp:260:1), detected/extracted 1 process function(s): 
	 'sp_upsamp<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.4'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv7' (AutoEncoder.cpp:218:1), detected/extracted 1 process function(s): 
	 'conv7_Loop_CHeight_proc26'.
INFO: [XFORM 203-712] Applying dataflow to function 'AutoEncoder' (AutoEncoder.cpp:266:1), detected/extracted 15 process function(s): 
	 'castIn'
	 'conv1'
	 'pool1'
	 'conv2'
	 'pool2'
	 'conv3'
	 'pool3'
	 'conv4'
	 'upsamp4'
	 'conv5'
	 'upsamp5'
	 'conv6'
	 'upsamp6'
	 'conv7'
	 'castOut'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:92:65) in function 'conv7_Loop_CHeight_proc26'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:92:65) in function 'conv7_Loop_CHeight_proc26'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:92:65) in function 'conv7_Loop_CHeight_proc26'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:92:65) in function 'conv7_Loop_CHeight_proc26'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:92:65) in function 'conv7_Loop_CHeight_proc26'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:92:65) in function 'conv7_Loop_CHeight_proc26'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:92:65) in function 'conv7_Loop_CHeight_proc26'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:92:65) in function 'conv7_Loop_CHeight_proc26'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:92:65) in function 'conv7_Loop_CHeight_proc26'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:92:65) in function 'conv7_Loop_CHeight_proc26'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:92:65) in function 'conv7_Loop_CHeight_proc26'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:92:65) in function 'conv7_Loop_CHeight_proc26'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:92:65) in function 'conv7_Loop_CHeight_proc26'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:92:65) in function 'conv7_Loop_CHeight_proc26'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:92:65) in function 'conv7_Loop_CHeight_proc26'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:92:65) in function 'conv7_Loop_CHeight_proc26'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (AutoEncoder.cpp:103:13) in function 'conv7_Loop_CHeight_proc26'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:51:9) to (AutoEncoder.cpp:92:65) in function 'conv6_Loop_CHeight_proc25'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:58:49) in function 'conv5_Loop_CHeight_proc24'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:58:49) in function 'conv5_Loop_CHeight_proc24'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:58:49) in function 'conv5_Loop_CHeight_proc24'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:58:49) in function 'conv5_Loop_CHeight_proc24'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:58:49) in function 'conv5_Loop_CHeight_proc24'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:58:49) in function 'conv5_Loop_CHeight_proc24'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:58:49) in function 'conv5_Loop_CHeight_proc24'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:95:42) in function 'conv5_Loop_CHeight_proc24'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:58:49) in function 'conv4_Loop_CHeight_proc23'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:58:49) in function 'conv4_Loop_CHeight_proc23'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:58:49) in function 'conv4_Loop_CHeight_proc23'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:58:49) in function 'conv4_Loop_CHeight_proc23'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:58:49) in function 'conv4_Loop_CHeight_proc23'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:58:49) in function 'conv4_Loop_CHeight_proc23'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:58:49) in function 'conv4_Loop_CHeight_proc23'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:95:42) in function 'conv4_Loop_CHeight_proc23'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:58:49) in function 'conv3_Loop_CHeight_proc22'... converting 22 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:58:49) in function 'conv3_Loop_CHeight_proc22'... converting 22 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:58:49) in function 'conv3_Loop_CHeight_proc22'... converting 22 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:58:49) in function 'conv3_Loop_CHeight_proc22'... converting 22 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:58:49) in function 'conv3_Loop_CHeight_proc22'... converting 22 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:58:49) in function 'conv3_Loop_CHeight_proc22'... converting 22 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:58:49) in function 'conv3_Loop_CHeight_proc22'... converting 22 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:95:42) in function 'conv3_Loop_CHeight_proc22'... converting 22 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:92:65) in function 'conv2_Loop_CHeight_proc21'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:92:65) in function 'conv2_Loop_CHeight_proc21'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:92:65) in function 'conv2_Loop_CHeight_proc21'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:92:65) in function 'conv2_Loop_CHeight_proc21'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:92:65) in function 'conv2_Loop_CHeight_proc21'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:92:65) in function 'conv2_Loop_CHeight_proc21'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:92:65) in function 'conv2_Loop_CHeight_proc21'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:92:65) in function 'conv2_Loop_CHeight_proc21'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:92:65) in function 'conv2_Loop_CHeight_proc21'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:92:65) in function 'conv2_Loop_CHeight_proc21'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:92:65) in function 'conv2_Loop_CHeight_proc21'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:92:65) in function 'conv2_Loop_CHeight_proc21'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:92:65) in function 'conv2_Loop_CHeight_proc21'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:92:65) in function 'conv2_Loop_CHeight_proc21'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:92:65) in function 'conv2_Loop_CHeight_proc21'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:92:65) in function 'conv2_Loop_CHeight_proc21'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AutoEncoder.cpp:57:4) to (AutoEncoder.cpp:92:65) in function 'conv1_Loop_CHeight_proc20'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv7_Loop_CHeight_proc26' (AutoEncoder.cpp:49:65)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv5_Loop_CHeight_proc24' (AutoEncoder.cpp:6:16)...18 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv4_Loop_CHeight_proc23' (AutoEncoder.cpp:6:16)...10 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv3_Loop_CHeight_proc22' (AutoEncoder.cpp:6:16)...13 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2_Loop_CHeight_proc21' (AutoEncoder.cpp:49:65)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1_Loop_CHeight_proc20' (AutoEncoder.cpp:8:16)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 108.99 seconds. CPU system time: 0.16 seconds. Elapsed time: 109.68 seconds; current allocated memory: 686.035 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'UHeight' (AutoEncoder.cpp:159:22) in function 'sp_upsamp<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'UHeight' (AutoEncoder.cpp:159:22) in function 'sp_upsamp<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'UHeight' (AutoEncoder.cpp:159:22) in function 'sp_upsamp<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'PHeight' (AutoEncoder.cpp:114:22) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'PHeight' (AutoEncoder.cpp:114:22) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'PHeight' (AutoEncoder.cpp:114:22) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (AutoEncoder.cpp:50:25) in function 'conv7_Loop_CHeight_proc26'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (AutoEncoder.cpp:50:25) in function 'conv6_Loop_CHeight_proc25'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (AutoEncoder.cpp:50:25) in function 'conv5_Loop_CHeight_proc24'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (AutoEncoder.cpp:50:25) in function 'conv4_Loop_CHeight_proc23'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (AutoEncoder.cpp:50:25) in function 'conv3_Loop_CHeight_proc22'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (AutoEncoder.cpp:50:25) in function 'conv2_Loop_CHeight_proc21'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (AutoEncoder.cpp:50:25) in function 'conv1_Loop_CHeight_proc20'.
INFO: [HLS 200-472] Inferring partial write operation for 'upsam_buf' (AutoEncoder.cpp:165:64)
INFO: [HLS 200-472] Inferring partial write operation for 'upsam_buf' (AutoEncoder.cpp:165:64)
INFO: [HLS 200-472] Inferring partial write operation for 'upsam_buf_0' (AutoEncoder.cpp:165:64)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 14.53 seconds. CPU system time: 0.11 seconds. Elapsed time: 14.77 seconds; current allocated memory: 1.119 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AutoEncoder' ...
WARNING: [SYN 201-103] Legalizing function name 'sp_pool<ap_fixed<32, 6, 5, 3, 0> >' to 'sp_pool_ap_fixed_32_6_5_3_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'sp_pool<ap_fixed<32, 6, 5, 3, 0> >.1' to 'sp_pool_ap_fixed_32_6_5_3_0_1'.
WARNING: [SYN 201-103] Legalizing function name 'sp_pool<ap_fixed<32, 6, 5, 3, 0> >.2' to 'sp_pool_ap_fixed_32_6_5_3_0_2'.
WARNING: [SYN 201-103] Legalizing function name 'sp_upsamp<ap_fixed<32, 6, 5, 3, 0> >' to 'sp_upsamp_ap_fixed_32_6_5_3_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'sp_upsamp<ap_fixed<32, 6, 5, 3, 0> >.3' to 'sp_upsamp_ap_fixed_32_6_5_3_0_3'.
WARNING: [SYN 201-103] Legalizing function name 'sp_upsamp<ap_fixed<32, 6, 5, 3, 0> >.4' to 'sp_upsamp_ap_fixed_32_6_5_3_0_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'castIn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.19 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.64 seconds; current allocated memory: 1.128 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.128 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_Loop_CHeight_proc20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv1_Loop_CHeight_proc20' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('conv1_out16_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out16' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('conv1_out16_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out16' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'conv1_Loop_CHeight_proc20' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation ('conv1_out16_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out16' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('conv1_out16_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out16' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'conv1_Loop_CHeight_proc20' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write operation ('conv1_out16_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out16' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('conv1_out16_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out16' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'conv1_Loop_CHeight_proc20' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write operation ('conv1_out16_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out16' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('conv1_out16_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out16' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'conv1_Loop_CHeight_proc20' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo write operation ('conv1_out16_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out16' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('conv1_out16_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out16' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'conv1_Loop_CHeight_proc20' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo write operation ('conv1_out16_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out16' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('conv1_out16_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out16' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 18, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.56 seconds. CPU system time: 0 seconds. Elapsed time: 2.56 seconds; current allocated memory: 1.148 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.2 seconds; current allocated memory: 1.148 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sp_pool_ap_fixed_32_6_5_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PHeight_PWidth'.
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_s' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out16' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out16' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_s' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out16' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out16' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_s' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out16' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out16' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_s' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out16' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out16' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_s' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out16' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out16' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_s' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out16' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out16' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 17, loop 'PHeight_PWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.73 seconds; current allocated memory: 1.177 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.177 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.177 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.177 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Loop_CHeight_proc21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv2_Loop_CHeight_proc21' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv2_Loop_CHeight_proc21' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv2_Loop_CHeight_proc21' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv2_Loop_CHeight_proc21' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv2_Loop_CHeight_proc21' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv2_Loop_CHeight_proc21' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 32, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 88.53 seconds. CPU system time: 0.17 seconds. Elapsed time: 88.69 seconds; current allocated memory: 1.509 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 9.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 9.94 seconds; current allocated memory: 1.509 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 8.04 seconds; current allocated memory: 1.509 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.03 seconds. CPU system time: 0 seconds. Elapsed time: 2.02 seconds; current allocated memory: 1.509 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sp_pool_ap_fixed_32_6_5_3_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PHeight_PWidth'.
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_1' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out18' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out18' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_1' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out18' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out18' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_1' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out18' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out18' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_1' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out18' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out18' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_1' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out18' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out18' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 9, loop 'PHeight_PWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.08 seconds; current allocated memory: 1.509 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.509 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.509 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.509 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Loop_CHeight_proc22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv3_Loop_CHeight_proc22' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out19' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out19' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv3_Loop_CHeight_proc22' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out19' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out19' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv3_Loop_CHeight_proc22' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out19' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out19' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv3_Loop_CHeight_proc22' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out19' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out19' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv3_Loop_CHeight_proc22' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out19' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out19' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 21, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 21.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 21.78 seconds; current allocated memory: 1.535 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.85 seconds; current allocated memory: 1.535 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.4 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.44 seconds; current allocated memory: 1.535 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.23 seconds. CPU system time: 0 seconds. Elapsed time: 1.24 seconds; current allocated memory: 1.535 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sp_pool_ap_fixed_32_6_5_3_0_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PHeight_PWidth'.
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_2' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out20' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out20' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_2' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out20' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out20' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_2' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out20' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out20' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_2' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out20' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out20' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_2' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out20' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out20' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 9, loop 'PHeight_PWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.98 seconds. CPU system time: 0 seconds. Elapsed time: 3.98 seconds; current allocated memory: 1.535 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.535 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.535 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.535 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv4_Loop_CHeight_proc23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv4_Loop_CHeight_proc23' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool3_out21' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool3_out21' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv4_Loop_CHeight_proc23' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool3_out21' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool3_out21' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv4_Loop_CHeight_proc23' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool3_out21' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool3_out21' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv4_Loop_CHeight_proc23' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool3_out21' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool3_out21' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv4_Loop_CHeight_proc23' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool3_out21' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool3_out21' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 20, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 19.51 seconds. CPU system time: 0 seconds. Elapsed time: 19.51 seconds; current allocated memory: 1.535 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.89 seconds; current allocated memory: 1.535 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.33 seconds; current allocated memory: 1.535 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.14 seconds; current allocated memory: 1.535 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sp_upsamp_ap_fixed_32_6_5_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'UHeight_UWidth'.
WARNING: [HLS 200-880] The II Violation in module 'sp_upsamp_ap_fixed_32_6_5_3_0_s' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('upsam_buf_0_addr_5_write_ln165', AutoEncoder.cpp:165) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf_0' and 'store' operation ('upsam_buf_0_addr_1_write_ln165', AutoEncoder.cpp:165) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf_0'.
WARNING: [HLS 200-880] The II Violation in module 'sp_upsamp_ap_fixed_32_6_5_3_0_s' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('upsam_buf_0_addr_13_write_ln165', AutoEncoder.cpp:165) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf_0' and 'store' operation ('upsam_buf_0_addr_1_write_ln165', AutoEncoder.cpp:165) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf_0'.
WARNING: [HLS 200-880] The II Violation in module 'sp_upsamp_ap_fixed_32_6_5_3_0_s' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv4_out22' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv4_out22' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_upsamp_ap_fixed_32_6_5_3_0_s' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv4_out22' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv4_out22' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_upsamp_ap_fixed_32_6_5_3_0_s' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv4_out22' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv4_out22' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 10, loop 'UHeight_UWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.56 seconds; current allocated memory: 1.535 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.535 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'upsamp4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.535 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.535 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv5_Loop_CHeight_proc24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv5_Loop_CHeight_proc24' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out23' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out23' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv5_Loop_CHeight_proc24' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out23' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out23' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv5_Loop_CHeight_proc24' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out23' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out23' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv5_Loop_CHeight_proc24' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out23' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out23' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv5_Loop_CHeight_proc24' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out23' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out23' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 21, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 23.76 seconds. CPU system time: 0.04 seconds. Elapsed time: 23.79 seconds; current allocated memory: 1.595 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.88 seconds. CPU system time: 0 seconds. Elapsed time: 3.88 seconds; current allocated memory: 1.595 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.48 seconds; current allocated memory: 1.595 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.15 seconds. CPU system time: 0 seconds. Elapsed time: 1.15 seconds; current allocated memory: 1.595 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sp_upsamp_ap_fixed_32_6_5_3_0_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'UHeight_UWidth'.
WARNING: [HLS 200-880] The II Violation in module 'sp_upsamp_ap_fixed_32_6_5_3_0_3' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('upsam_buf_addr_write_ln165', AutoEncoder.cpp:165) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf' and 'store' operation ('upsam_buf_addr15_write_ln165', AutoEncoder.cpp:165) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf'.
WARNING: [HLS 200-880] The II Violation in module 'sp_upsamp_ap_fixed_32_6_5_3_0_3' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('upsam_buf_addr_32_write_ln165', AutoEncoder.cpp:165) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf' and 'store' operation ('upsam_buf_addr15_write_ln165', AutoEncoder.cpp:165) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf'.
WARNING: [HLS 200-880] The II Violation in module 'sp_upsamp_ap_fixed_32_6_5_3_0_3' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('upsam_buf_addr_36_write_ln165', AutoEncoder.cpp:165) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf' and 'store' operation ('upsam_buf_addr15_write_ln165', AutoEncoder.cpp:165) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf'.
WARNING: [HLS 200-880] The II Violation in module 'sp_upsamp_ap_fixed_32_6_5_3_0_3' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv5_out24' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv5_out24' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_upsamp_ap_fixed_32_6_5_3_0_3' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv5_out24' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv5_out24' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 10, loop 'UHeight_UWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.56 seconds. CPU system time: 0 seconds. Elapsed time: 3.56 seconds; current allocated memory: 1.595 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.595 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'upsamp5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.595 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.595 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv6_Loop_CHeight_proc25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv6_Loop_CHeight_proc25' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp5_out25' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp5_out25' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv6_Loop_CHeight_proc25' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp5_out25' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp5_out25' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv6_Loop_CHeight_proc25' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp5_out25' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp5_out25' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv6_Loop_CHeight_proc25' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp5_out25' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp5_out25' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv6_Loop_CHeight_proc25' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo write operation ('conv6_out26_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv6_out26' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('conv6_out26_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv6_out26' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'conv6_Loop_CHeight_proc25' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo write operation ('conv6_out26_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv6_out26' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('conv6_out26_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv6_out26' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 32, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 90.75 seconds. CPU system time: 0.06 seconds. Elapsed time: 90.82 seconds; current allocated memory: 1.777 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 14.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 14.34 seconds; current allocated memory: 1.777 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.47 seconds. CPU system time: 0.04 seconds. Elapsed time: 7.51 seconds; current allocated memory: 1.777 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.9 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.91 seconds; current allocated memory: 1.777 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sp_upsamp_ap_fixed_32_6_5_3_0_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'UHeight_UWidth'.
WARNING: [HLS 200-880] The II Violation in module 'sp_upsamp_ap_fixed_32_6_5_3_0_4' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('upsam_buf_addr_2_write_ln165', AutoEncoder.cpp:165) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf' and 'store' operation ('upsam_buf_addr_write_ln165', AutoEncoder.cpp:165) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf'.
WARNING: [HLS 200-880] The II Violation in module 'sp_upsamp_ap_fixed_32_6_5_3_0_4' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('upsam_buf_addr_7_write_ln165', AutoEncoder.cpp:165) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf' and 'store' operation ('upsam_buf_addr_write_ln165', AutoEncoder.cpp:165) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf'.
WARNING: [HLS 200-880] The II Violation in module 'sp_upsamp_ap_fixed_32_6_5_3_0_4' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('upsam_buf_addr_14_write_ln165', AutoEncoder.cpp:165) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf' and 'store' operation ('upsam_buf_addr_write_ln165', AutoEncoder.cpp:165) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf'.
WARNING: [HLS 200-880] The II Violation in module 'sp_upsamp_ap_fixed_32_6_5_3_0_4' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('upsam_buf_addr_9_write_ln165', AutoEncoder.cpp:165) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf' and 'store' operation ('upsam_buf_addr_1_write_ln165', AutoEncoder.cpp:165) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf'.
WARNING: [HLS 200-880] The II Violation in module 'sp_upsamp_ap_fixed_32_6_5_3_0_4' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv6_out26' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv6_out26' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_upsamp_ap_fixed_32_6_5_3_0_4' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv6_out26' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv6_out26' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 18, loop 'UHeight_UWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.94 seconds. CPU system time: 0 seconds. Elapsed time: 5.94 seconds; current allocated memory: 1.777 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.777 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'upsamp6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.777 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.777 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv7_Loop_CHeight_proc26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv7_Loop_CHeight_proc26' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out27' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out27' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv7_Loop_CHeight_proc26' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out27' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out27' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv7_Loop_CHeight_proc26' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out27' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out27' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv7_Loop_CHeight_proc26' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out27' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out27' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv7_Loop_CHeight_proc26' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out27' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out27' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv7_Loop_CHeight_proc26' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out27' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out27' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 64, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 26.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 26.3 seconds; current allocated memory: 1.777 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.06 seconds; current allocated memory: 1.777 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.82 seconds; current allocated memory: 1.777 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.777 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'castOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.19 seconds; current allocated memory: 1.777 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.777 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AutoEncoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.777 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 8.09 seconds. CPU system time: 0 seconds. Elapsed time: 8.09 seconds; current allocated memory: 1.777 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'castIn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'castIn' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'castIn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 23.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 23.5 seconds; current allocated memory: 1.777 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_Loop_CHeight_proc20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1_Loop_CHeight_proc20' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_16s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17ns_49_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19ns_51_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19s_51_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20ns_51_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20s_51_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21ns_52_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21s_52_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22ns_53_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22s_53_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23ns_54_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24ns_55_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25ns_56_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25s_56_1_1': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26ns_57_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26s_57_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_58_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27s_58_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_28s_58_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_29s_58_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_305_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_Loop_CHeight_proc20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.777 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.34 seconds; current allocated memory: 1.777 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sp_pool_ap_fixed_32_6_5_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sp_pool_ap_fixed_32_6_5_3_0_s' pipeline 'PHeight_PWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_1127_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1408_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1688_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1968_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2248_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2528_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2809_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_285_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3089_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3369_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3649_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3929_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4209_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4489_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_566_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_847_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sp_pool_ap_fixed_32_6_5_3_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.58 seconds; current allocated memory: 1.777 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.47 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.63 seconds; current allocated memory: 1.777 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Loop_CHeight_proc21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Loop_CHeight_proc21' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'CHeight_CWidth' in module 'conv2_Loop_CHeight_proc21', because the estimated Stream Port Number is 90, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv2_Loop_CHeight_proc21' is 5417 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln49_fu_5137_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_16s_48_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17ns_49_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_18ns_50_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_18s_50_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19ns_51_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19s_51_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20ns_51_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20s_51_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21ns_52_1_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21s_52_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22ns_53_1_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22s_53_1_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23ns_54_1_1': 83 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 84 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24ns_55_1_1': 170 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 133 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25ns_56_1_1': 214 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25s_56_1_1': 138 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26ns_57_1_1': 98 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26s_57_1_1': 51 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_58_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27s_58_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_29s_58_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30s_58_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_165_32_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Loop_CHeight_proc21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.21 seconds; current allocated memory: 1.777 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 24.74 seconds. CPU system time: 0.24 seconds. Elapsed time: 25.38 seconds; current allocated memory: 1.777 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sp_pool_ap_fixed_32_6_5_3_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sp_pool_ap_fixed_32_6_5_3_0_1' pipeline 'PHeight_PWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_144_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sp_pool_ap_fixed_32_6_5_3_0_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.17 seconds; current allocated memory: 1.777 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.26 seconds; current allocated memory: 1.777 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Loop_CHeight_proc22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv3_Loop_CHeight_proc22' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'CHeight_CWidth' in module 'conv3_Loop_CHeight_proc22', because the estimated Stream Port Number is 57, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv3_Loop_CHeight_proc22' is 5979 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln49_fu_2236_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17s_49_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_18s_50_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19ns_51_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19s_51_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20ns_51_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20s_51_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21ns_52_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21s_52_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22ns_53_1_1': 22 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22s_53_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23ns_54_1_1': 41 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24ns_55_1_1': 86 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 77 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25ns_56_1_1': 97 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25s_56_1_1': 71 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26ns_57_1_1': 54 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26s_57_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_58_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27s_58_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_28s_58_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_94_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Loop_CHeight_proc22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.26 seconds; current allocated memory: 1.777 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 12.58 seconds. CPU system time: 0.16 seconds. Elapsed time: 14.44 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sp_pool_ap_fixed_32_6_5_3_0_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sp_pool_ap_fixed_32_6_5_3_0_2' pipeline 'PHeight_PWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sp_pool_ap_fixed_32_6_5_3_0_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.67 seconds; current allocated memory: 1.845 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.26 seconds; current allocated memory: 1.846 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv4_Loop_CHeight_proc23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv4_Loop_CHeight_proc23' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'CHeight_CWidth' in module 'conv4_Loop_CHeight_proc23', because the estimated Stream Port Number is 53, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv4_Loop_CHeight_proc23' is 5808 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln49_fu_2001_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_15ns_47_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_16s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17ns_49_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17s_49_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_18ns_50_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_18s_50_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19ns_51_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19s_51_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20ns_51_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20s_51_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21ns_52_1_1': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21s_52_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22ns_53_1_1': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22s_53_1_1': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23ns_54_1_1': 62 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 51 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24ns_55_1_1': 73 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 71 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25ns_56_1_1': 69 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25s_56_1_1': 46 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26ns_57_1_1': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26s_57_1_1': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_58_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27s_58_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_28ns_58_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_29s_58_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_63_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv4_Loop_CHeight_proc23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.98 seconds; current allocated memory: 1.866 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 12.18 seconds. CPU system time: 0.14 seconds. Elapsed time: 12.4 seconds; current allocated memory: 1.935 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sp_upsamp_ap_fixed_32_6_5_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sp_upsamp_ap_fixed_32_6_5_3_0_s' pipeline 'UHeight_UWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_21_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sp_upsamp_ap_fixed_32_6_5_3_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.42 seconds. CPU system time: 0 seconds. Elapsed time: 3.43 seconds; current allocated memory: 1.963 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'upsamp4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'upsamp4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.964 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv5_Loop_CHeight_proc24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv5_Loop_CHeight_proc24' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'CHeight_CWidth' in module 'conv5_Loop_CHeight_proc24', because the estimated Stream Port Number is 60, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv5_Loop_CHeight_proc24' is 6484 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln49_fu_2271_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_16ns_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17ns_49_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17s_49_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_18ns_50_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_18s_50_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19ns_51_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19s_51_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20ns_51_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20s_51_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21ns_52_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21s_52_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22ns_53_1_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22s_53_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23ns_54_1_1': 37 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24ns_55_1_1': 76 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 62 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25ns_56_1_1': 78 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25s_56_1_1': 76 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26ns_57_1_1': 51 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26s_57_1_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_58_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27s_58_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_104_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv5_Loop_CHeight_proc24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.66 seconds; current allocated memory: 1.967 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 12.86 seconds. CPU system time: 0.13 seconds. Elapsed time: 13.03 seconds; current allocated memory: 2.039 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sp_upsamp_ap_fixed_32_6_5_3_0_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sp_upsamp_ap_fixed_32_6_5_3_0_3' pipeline 'UHeight_UWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sp_upsamp_ap_fixed_32_6_5_3_0_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.49 seconds; current allocated memory: 2.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'upsamp5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'upsamp5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv6_Loop_CHeight_proc25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv6_Loop_CHeight_proc25' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'CHeight_CWidth' in module 'conv6_Loop_CHeight_proc25', because the estimated Stream Port Number is 69, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_14ns_46_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_16ns_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17ns_49_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17s_49_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_18s_50_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19ns_51_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19s_51_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20ns_51_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20s_51_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21ns_52_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21s_52_1_1': 23 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22ns_53_1_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22s_53_1_1': 40 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23ns_54_1_1': 86 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 80 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24ns_55_1_1': 164 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 139 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25ns_56_1_1': 176 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25s_56_1_1': 127 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26ns_57_1_1': 98 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26s_57_1_1': 87 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_58_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27s_58_1_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_28ns_58_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_28s_58_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_165_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv6_Loop_CHeight_proc25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.69 seconds; current allocated memory: 2.094 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 22.38 seconds. CPU system time: 0.24 seconds. Elapsed time: 22.75 seconds; current allocated memory: 2.228 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sp_upsamp_ap_fixed_32_6_5_3_0_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sp_upsamp_ap_fixed_32_6_5_3_0_4' pipeline 'UHeight_UWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sp_upsamp_ap_fixed_32_6_5_3_0_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.65 seconds. CPU system time: 0 seconds. Elapsed time: 5.66 seconds; current allocated memory: 2.264 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'upsamp6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'upsamp6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.71 seconds; current allocated memory: 2.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv7_Loop_CHeight_proc26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv7_Loop_CHeight_proc26' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_22_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_18ns_50_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20s_51_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22ns_53_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22s_53_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23ns_54_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24ns_55_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25ns_56_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25s_56_1_1': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26ns_57_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26s_57_1_1': 35 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_58_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27s_58_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_305_32_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv7_Loop_CHeight_proc26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.24 seconds. CPU system time: 0 seconds. Elapsed time: 1.91 seconds; current allocated memory: 2.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.21 seconds. CPU system time: 0.11 seconds. Elapsed time: 5.36 seconds; current allocated memory: 2.308 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
