module reverse_counter(clk, out);
    input clk;                    // è®¡æ•°æ—¶é’Ÿ
	output reg [2:0] out;             // è®¡æ•°å€?

	always @(posedge clk)  begin  // åœ¨æ—¶é’Ÿä¸Šå‡æ²¿è®¡æ•°å™¨åŠ 1
        if(out>0) begin//è®¡æ•°åˆ?0000Båå½’7
            out<=out-1'b1;// åŠŸèƒ½å®ç°
        end
        else begin
            out<=7;
        end
	end                           
endmodule