Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Apr 21 20:29:16 2022
| Host         : Young-Home running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file clkdiv_timing_summary_routed.rpt -pb clkdiv_timing_summary_routed.pb -rpx clkdiv_timing_summary_routed.rpx -warn_on_violation
| Design       : clkdiv
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (50)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 25 register/latch pins with no clock driven by root clock pin: iclk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (50)
-------------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   51          inf        0.000                      0                   51           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            oclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.271ns  (logic 3.691ns (35.932%)  route 6.581ns (64.068%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  en (IN)
                         net (fo=0)                   0.000     0.000    en
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  en_IBUF_inst/O
                         net (fo=2, routed)           2.888     3.860    en_IBUF
    SLICE_X112Y55        LUT2 (Prop_lut2_I1_O)        0.124     3.984 r  oclk_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.693     7.676    oclk_OBUF
    U14                  OBUF (Prop_obuf_I_O)         2.595    10.271 r  oclk_OBUF_inst/O
                         net (fo=0)                   0.000    10.271    oclk
    U14                                                               r  oclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            cnt_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.189ns  (logic 1.096ns (21.117%)  route 4.093ns (78.883%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 f  en (IN)
                         net (fo=0)                   0.000     0.000    en
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 f  en_IBUF_inst/O
                         net (fo=2, routed)           2.720     3.692    en_IBUF
    SLICE_X113Y56        LUT1 (Prop_lut1_I0_O)        0.124     3.816 r  cnt[0]_i_1/O
                         net (fo=25, routed)          1.374     5.189    clear
    SLICE_X113Y49        FDRE                                         r  cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            cnt_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.189ns  (logic 1.096ns (21.117%)  route 4.093ns (78.883%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 f  en (IN)
                         net (fo=0)                   0.000     0.000    en
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 f  en_IBUF_inst/O
                         net (fo=2, routed)           2.720     3.692    en_IBUF
    SLICE_X113Y56        LUT1 (Prop_lut1_I0_O)        0.124     3.816 r  cnt[0]_i_1/O
                         net (fo=25, routed)          1.374     5.189    clear
    SLICE_X113Y49        FDRE                                         r  cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            cnt_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.189ns  (logic 1.096ns (21.117%)  route 4.093ns (78.883%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 f  en (IN)
                         net (fo=0)                   0.000     0.000    en
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 f  en_IBUF_inst/O
                         net (fo=2, routed)           2.720     3.692    en_IBUF
    SLICE_X113Y56        LUT1 (Prop_lut1_I0_O)        0.124     3.816 r  cnt[0]_i_1/O
                         net (fo=25, routed)          1.374     5.189    clear
    SLICE_X113Y49        FDRE                                         r  cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            cnt_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.189ns  (logic 1.096ns (21.117%)  route 4.093ns (78.883%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 f  en (IN)
                         net (fo=0)                   0.000     0.000    en
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 f  en_IBUF_inst/O
                         net (fo=2, routed)           2.720     3.692    en_IBUF
    SLICE_X113Y56        LUT1 (Prop_lut1_I0_O)        0.124     3.816 r  cnt[0]_i_1/O
                         net (fo=25, routed)          1.374     5.189    clear
    SLICE_X113Y49        FDRE                                         r  cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            cnt_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.185ns  (logic 1.096ns (21.135%)  route 4.089ns (78.865%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 f  en (IN)
                         net (fo=0)                   0.000     0.000    en
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 f  en_IBUF_inst/O
                         net (fo=2, routed)           2.720     3.692    en_IBUF
    SLICE_X113Y56        LUT1 (Prop_lut1_I0_O)        0.124     3.816 r  cnt[0]_i_1/O
                         net (fo=25, routed)          1.369     5.185    clear
    SLICE_X113Y50        FDRE                                         r  cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            cnt_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.185ns  (logic 1.096ns (21.135%)  route 4.089ns (78.865%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 f  en (IN)
                         net (fo=0)                   0.000     0.000    en
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 f  en_IBUF_inst/O
                         net (fo=2, routed)           2.720     3.692    en_IBUF
    SLICE_X113Y56        LUT1 (Prop_lut1_I0_O)        0.124     3.816 r  cnt[0]_i_1/O
                         net (fo=25, routed)          1.369     5.185    clear
    SLICE_X113Y50        FDRE                                         r  cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            cnt_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.185ns  (logic 1.096ns (21.135%)  route 4.089ns (78.865%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 f  en (IN)
                         net (fo=0)                   0.000     0.000    en
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 f  en_IBUF_inst/O
                         net (fo=2, routed)           2.720     3.692    en_IBUF
    SLICE_X113Y56        LUT1 (Prop_lut1_I0_O)        0.124     3.816 r  cnt[0]_i_1/O
                         net (fo=25, routed)          1.369     5.185    clear
    SLICE_X113Y50        FDRE                                         r  cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            cnt_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.185ns  (logic 1.096ns (21.135%)  route 4.089ns (78.865%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 f  en (IN)
                         net (fo=0)                   0.000     0.000    en
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 f  en_IBUF_inst/O
                         net (fo=2, routed)           2.720     3.692    en_IBUF
    SLICE_X113Y56        LUT1 (Prop_lut1_I0_O)        0.124     3.816 r  cnt[0]_i_1/O
                         net (fo=25, routed)          1.369     5.185    clear
    SLICE_X113Y50        FDRE                                         r  cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            cnt_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.044ns  (logic 1.096ns (21.725%)  route 3.948ns (78.275%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 f  en (IN)
                         net (fo=0)                   0.000     0.000    en
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 f  en_IBUF_inst/O
                         net (fo=2, routed)           2.720     3.692    en_IBUF
    SLICE_X113Y56        LUT1 (Prop_lut1_I0_O)        0.124     3.816 r  cnt[0]_i_1/O
                         net (fo=25, routed)          1.228     5.044    clear
    SLICE_X113Y51        FDRE                                         r  cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y51        FDRE                         0.000     0.000 r  cnt_reg[11]/C
    SLICE_X113Y51        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     0.249    cnt_reg_n_0_[11]
    SLICE_X113Y51        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    cnt_reg[8]_i_1_n_4
    SLICE_X113Y51        FDRE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y52        FDRE                         0.000     0.000 r  cnt_reg[15]/C
    SLICE_X113Y52        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[15]/Q
                         net (fo=1, routed)           0.108     0.249    cnt_reg_n_0_[15]
    SLICE_X113Y52        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    cnt_reg[12]_i_1_n_4
    SLICE_X113Y52        FDRE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y53        FDRE                         0.000     0.000 r  cnt_reg[19]/C
    SLICE_X113Y53        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[19]/Q
                         net (fo=1, routed)           0.108     0.249    cnt_reg_n_0_[19]
    SLICE_X113Y53        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    cnt_reg[16]_i_1_n_4
    SLICE_X113Y53        FDRE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDRE                         0.000     0.000 r  cnt_reg[23]/C
    SLICE_X113Y54        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[23]/Q
                         net (fo=1, routed)           0.108     0.249    cnt_reg_n_0_[23]
    SLICE_X113Y54        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    cnt_reg[20]_i_1_n_4
    SLICE_X113Y54        FDRE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y49        FDRE                         0.000     0.000 r  cnt_reg[3]/C
    SLICE_X113Y49        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     0.249    cnt_reg_n_0_[3]
    SLICE_X113Y49        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.357    cnt_reg[0]_i_2_n_4
    SLICE_X113Y49        FDRE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y50        FDRE                         0.000     0.000 r  cnt_reg[7]/C
    SLICE_X113Y50        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     0.249    cnt_reg_n_0_[7]
    SLICE_X113Y50        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    cnt_reg[4]_i_1_n_4
    SLICE_X113Y50        FDRE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y52        FDRE                         0.000     0.000 r  cnt_reg[12]/C
    SLICE_X113Y52        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[12]/Q
                         net (fo=1, routed)           0.105     0.246    cnt_reg_n_0_[12]
    SLICE_X113Y52        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    cnt_reg[12]_i_1_n_7
    SLICE_X113Y52        FDRE                                         r  cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y53        FDRE                         0.000     0.000 r  cnt_reg[16]/C
    SLICE_X113Y53        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[16]/Q
                         net (fo=1, routed)           0.105     0.246    cnt_reg_n_0_[16]
    SLICE_X113Y53        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    cnt_reg[16]_i_1_n_7
    SLICE_X113Y53        FDRE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDRE                         0.000     0.000 r  cnt_reg[20]/C
    SLICE_X113Y54        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[20]/Q
                         net (fo=1, routed)           0.105     0.246    cnt_reg_n_0_[20]
    SLICE_X113Y54        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    cnt_reg[20]_i_1_n_7
    SLICE_X113Y54        FDRE                                         r  cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y50        FDRE                         0.000     0.000 r  cnt_reg[4]/C
    SLICE_X113Y50        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[4]/Q
                         net (fo=1, routed)           0.105     0.246    cnt_reg_n_0_[4]
    SLICE_X113Y50        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    cnt_reg[4]_i_1_n_7
    SLICE_X113Y50        FDRE                                         r  cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------





