Source Block: oh/elink/dv/elink_e16_model.v@4499:4510@HdlStmAssign

   //#############################################
   //# Completion of the transaction transmission 
   //#############################################

   assign tran_read = (~single_write & (txo_launch_cnt[2:0] == 3'b110)) |
		      ( single_write & (txo_launch_cnt[2:0] == 3'b100));

   //##################################################
   //# Even/Odd bytes construction + tran out sampling
   //##################################################


Diff Content:
- 4504    assign tran_read = (~single_write & (txo_launch_cnt[2:0] == 3'b110)) |
- 4505 		      ( single_write & (txo_launch_cnt[2:0] == 3'b100));
+ 4505    wire 	 txo_frame_in;   // selected frame of the transmission
+ 4505    wire [LW-1:0] data_even_in;   // selected even bytes of the transmission
+ 4505    wire [LW-1:0] data_odd_in;    // selected odd bytes of the transmission
+ 4505    wire [LW-1:0] txo_data;       // ddr data

Clone Blocks:
