#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55fa26b7bf90 .scope module, "cpu15_sim" "cpu15_sim" 2 3;
 .timescale -9 -9;
P_0x55fa26b7c110 .param/l "T" 0 2 157, +C4<00000000000000000000000000010100>;
v0x55fa26befc40_0 .var "CLK", 0 0;
v0x55fa26befd30_0 .net "IO64_OUT", 15 0, v0x55fa26bef110_0;  1 drivers
o0x7f9ba02fbb88 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x55fa26befe00_0 .net "IO65_IN", 15 0, o0x7f9ba02fbb88;  0 drivers
v0x55fa26beff00_0 .var "RESET_N", 0 0;
v0x55fa26beffa0_0 .net "clk_dc", 0 0, L_0x55fa26bf2270;  1 drivers
v0x55fa26bf0090_0 .net "clk_ex", 0 0, L_0x55fa26bf2360;  1 drivers
v0x55fa26bf0180_0 .net "clk_ft", 0 0, L_0x55fa26bf21d0;  1 drivers
v0x55fa26bf0270_0 .net "clk_wb", 0 0, L_0x55fa26bf2400;  1 drivers
v0x55fa26bf0310_0 .net "n_reg_a", 2 0, v0x55fa26bea540_0;  1 drivers
v0x55fa26bf0440_0 .net "n_reg_b", 2 0, v0x55fa26beb450_0;  1 drivers
v0x55fa26bf04e0_0 .net "op_code", 3 0, v0x55fa26be9d20_0;  1 drivers
v0x55fa26bf05d0_0 .net "op_data", 7 0, v0x55fa26be9de0_0;  1 drivers
v0x55fa26bf06e0_0 .net "p_count", 7 0, v0x55fa26bed2e0_0;  1 drivers
v0x55fa26bf07f0_0 .net "prom_out", 14 0, v0x55fa26be9770_0;  1 drivers
v0x55fa26bf0900_0 .net "ram_0", 15 0, v0x55fa26bef1f0_0;  1 drivers
v0x55fa26bf0a10_0 .net "ram_1", 15 0, v0x55fa26bef290_0;  1 drivers
v0x55fa26bf0b20_0 .net "ram_2", 15 0, v0x55fa26bef330_0;  1 drivers
v0x55fa26bf0c30_0 .net "ram_3", 15 0, v0x55fa26bef420_0;  1 drivers
v0x55fa26bf0d40_0 .net "ram_4", 15 0, v0x55fa26bef4c0_0;  1 drivers
v0x55fa26bf0e50_0 .net "ram_5", 15 0, v0x55fa26bef560_0;  1 drivers
v0x55fa26bf0f60_0 .net "ram_6", 15 0, v0x55fa26bef600_0;  1 drivers
v0x55fa26bf1070_0 .net "ram_7", 15 0, v0x55fa26bef730_0;  1 drivers
v0x55fa26bf1180_0 .net "ram_addr", 7 0, L_0x55fa26bb0300;  1 drivers
v0x55fa26bf1290_0 .net "ram_in", 15 0, v0x55fa26bed3b0_0;  1 drivers
v0x55fa26bf13a0_0 .net "ram_out", 15 0, v0x55fa26becae0_0;  1 drivers
v0x55fa26bf14b0_0 .net "ram_wen", 0 0, v0x55fa26bed560_0;  1 drivers
v0x55fa26bf15a0_0 .net "reg_0", 15 0, v0x55fa26bee100_0;  1 drivers
v0x55fa26bf1660_0 .net "reg_1", 15 0, v0x55fa26bee220_0;  1 drivers
v0x55fa26bf1720_0 .net "reg_2", 15 0, v0x55fa26bee310_0;  1 drivers
v0x55fa26bf17e0_0 .net "reg_3", 15 0, v0x55fa26bee470_0;  1 drivers
v0x55fa26bf18a0_0 .net "reg_4", 15 0, v0x55fa26bee580_0;  1 drivers
v0x55fa26bf1960_0 .net "reg_5", 15 0, v0x55fa26bee690_0;  1 drivers
v0x55fa26bf1a20_0 .net "reg_6", 15 0, v0x55fa26bee7a0_0;  1 drivers
v0x55fa26bf1cf0_0 .net "reg_7", 15 0, v0x55fa26bee860_0;  1 drivers
v0x55fa26bf1db0_0 .net "reg_a", 15 0, v0x55fa26bead50_0;  1 drivers
v0x55fa26bf1ec0_0 .net "reg_b", 15 0, v0x55fa26bebb70_0;  1 drivers
v0x55fa26bf1fd0_0 .net "reg_in", 15 0, v0x55fa26bed7c0_0;  1 drivers
v0x55fa26bf20e0_0 .net "reg_wen", 0 0, v0x55fa26bed880_0;  1 drivers
L_0x55fa26bf2530 .part v0x55fa26be9770_0, 8, 3;
L_0x55fa26bf25d0 .part v0x55fa26be9770_0, 5, 3;
L_0x55fa26bf2700 .part v0x55fa26be9770_0, 0, 8;
S_0x55fa26b7c1b0 .scope module, "C1" "clk_gen" 2 43, 3 1 0, S_0x55fa26b7bf90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /OUTPUT 1 "CLK_FT"
    .port_info 2 /OUTPUT 1 "CLK_DC"
    .port_info 3 /OUTPUT 1 "CLK_EX"
    .port_info 4 /OUTPUT 1 "CLK_WB"
v0x55fa26bcb540_0 .net "CLK", 0 0, v0x55fa26befc40_0;  1 drivers
v0x55fa26bc07e0_0 .net "CLK_DC", 0 0, L_0x55fa26bf2270;  alias, 1 drivers
v0x55fa26bbee80_0 .net "CLK_EX", 0 0, L_0x55fa26bf2360;  alias, 1 drivers
v0x55fa26bbd8c0_0 .net "CLK_FT", 0 0, L_0x55fa26bf21d0;  alias, 1 drivers
v0x55fa26be90c0_0 .net "CLK_WB", 0 0, L_0x55fa26bf2400;  alias, 1 drivers
v0x55fa26be91d0_0 .var "clk", 3 0;
v0x55fa26be92b0_0 .var "count", 1 0;
E_0x55fa26b79500 .event posedge, v0x55fa26bcb540_0;
L_0x55fa26bf21d0 .part v0x55fa26be91d0_0, 0, 1;
L_0x55fa26bf2270 .part v0x55fa26be91d0_0, 1, 1;
L_0x55fa26bf2360 .part v0x55fa26be91d0_0, 2, 1;
L_0x55fa26bf2400 .part v0x55fa26be91d0_0, 3, 1;
S_0x55fa26be9430 .scope module, "C2" "fetch" 2 51, 4 1 0, S_0x55fa26b7bf90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLK_FT"
    .port_info 1 /INPUT 8 "P_COUNT"
    .port_info 2 /OUTPUT 15 "PROM_OUT"
v0x55fa26be96b0_0 .net "CLK_FT", 0 0, L_0x55fa26bf21d0;  alias, 1 drivers
v0x55fa26be9770_0 .var "PROM_OUT", 14 0;
v0x55fa26be9830_0 .net "P_COUNT", 7 0, v0x55fa26bed2e0_0;  alias, 1 drivers
v0x55fa26be98f0 .array "mem", 0 15, 14 0;
E_0x55fa26b44890 .event posedge, v0x55fa26bbd8c0_0;
S_0x55fa26be9a30 .scope module, "C3" "decode" 2 57, 5 1 0, S_0x55fa26b7bf90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLK_DC"
    .port_info 1 /INPUT 15 "PROM_OUT"
    .port_info 2 /OUTPUT 4 "OP_CODE"
    .port_info 3 /OUTPUT 8 "OP_DATA"
v0x55fa26be9c50_0 .net "CLK_DC", 0 0, L_0x55fa26bf2270;  alias, 1 drivers
v0x55fa26be9d20_0 .var "OP_CODE", 3 0;
v0x55fa26be9de0_0 .var "OP_DATA", 7 0;
v0x55fa26be9ed0_0 .net "PROM_OUT", 14 0, v0x55fa26be9770_0;  alias, 1 drivers
E_0x55fa26b79700 .event posedge, v0x55fa26bc07e0_0;
S_0x55fa26bea050 .scope module, "C4" "reg_dc" 2 64, 6 1 0, S_0x55fa26b7bf90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLK_DC"
    .port_info 1 /INPUT 3 "N_REG_IN"
    .port_info 2 /INPUT 16 "REG_0"
    .port_info 3 /INPUT 16 "REG_1"
    .port_info 4 /INPUT 16 "REG_2"
    .port_info 5 /INPUT 16 "REG_3"
    .port_info 6 /INPUT 16 "REG_4"
    .port_info 7 /INPUT 16 "REG_5"
    .port_info 8 /INPUT 16 "REG_6"
    .port_info 9 /INPUT 16 "REG_7"
    .port_info 10 /OUTPUT 3 "N_REG_OUT"
    .port_info 11 /OUTPUT 16 "REG_OUT"
v0x55fa26bea350_0 .net "CLK_DC", 0 0, L_0x55fa26bf2270;  alias, 1 drivers
v0x55fa26bea460_0 .net "N_REG_IN", 2 0, L_0x55fa26bf2530;  1 drivers
v0x55fa26bea540_0 .var "N_REG_OUT", 2 0;
v0x55fa26bea600_0 .net "REG_0", 15 0, v0x55fa26bee100_0;  alias, 1 drivers
v0x55fa26bea6e0_0 .net "REG_1", 15 0, v0x55fa26bee220_0;  alias, 1 drivers
v0x55fa26bea810_0 .net "REG_2", 15 0, v0x55fa26bee310_0;  alias, 1 drivers
v0x55fa26bea8f0_0 .net "REG_3", 15 0, v0x55fa26bee470_0;  alias, 1 drivers
v0x55fa26bea9d0_0 .net "REG_4", 15 0, v0x55fa26bee580_0;  alias, 1 drivers
v0x55fa26beaab0_0 .net "REG_5", 15 0, v0x55fa26bee690_0;  alias, 1 drivers
v0x55fa26beab90_0 .net "REG_6", 15 0, v0x55fa26bee7a0_0;  alias, 1 drivers
v0x55fa26beac70_0 .net "REG_7", 15 0, v0x55fa26bee860_0;  alias, 1 drivers
v0x55fa26bead50_0 .var "REG_OUT", 15 0;
S_0x55fa26beafb0 .scope module, "C5" "reg_dc" 2 79, 6 1 0, S_0x55fa26b7bf90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLK_DC"
    .port_info 1 /INPUT 3 "N_REG_IN"
    .port_info 2 /INPUT 16 "REG_0"
    .port_info 3 /INPUT 16 "REG_1"
    .port_info 4 /INPUT 16 "REG_2"
    .port_info 5 /INPUT 16 "REG_3"
    .port_info 6 /INPUT 16 "REG_4"
    .port_info 7 /INPUT 16 "REG_5"
    .port_info 8 /INPUT 16 "REG_6"
    .port_info 9 /INPUT 16 "REG_7"
    .port_info 10 /OUTPUT 3 "N_REG_OUT"
    .port_info 11 /OUTPUT 16 "REG_OUT"
v0x55fa26beb2b0_0 .net "CLK_DC", 0 0, L_0x55fa26bf2270;  alias, 1 drivers
v0x55fa26beb370_0 .net "N_REG_IN", 2 0, L_0x55fa26bf25d0;  1 drivers
v0x55fa26beb450_0 .var "N_REG_OUT", 2 0;
v0x55fa26beb510_0 .net "REG_0", 15 0, v0x55fa26bee100_0;  alias, 1 drivers
v0x55fa26beb5d0_0 .net "REG_1", 15 0, v0x55fa26bee220_0;  alias, 1 drivers
v0x55fa26beb6c0_0 .net "REG_2", 15 0, v0x55fa26bee310_0;  alias, 1 drivers
v0x55fa26beb760_0 .net "REG_3", 15 0, v0x55fa26bee470_0;  alias, 1 drivers
v0x55fa26beb830_0 .net "REG_4", 15 0, v0x55fa26bee580_0;  alias, 1 drivers
v0x55fa26beb900_0 .net "REG_5", 15 0, v0x55fa26bee690_0;  alias, 1 drivers
v0x55fa26beb9d0_0 .net "REG_6", 15 0, v0x55fa26bee7a0_0;  alias, 1 drivers
v0x55fa26bebaa0_0 .net "REG_7", 15 0, v0x55fa26bee860_0;  alias, 1 drivers
v0x55fa26bebb70_0 .var "REG_OUT", 15 0;
S_0x55fa26bebdb0 .scope module, "C6" "ram_dc" 2 94, 7 1 0, S_0x55fa26b7bf90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLK_DC"
    .port_info 1 /INPUT 8 "RAM_AD_IN"
    .port_info 2 /INPUT 16 "RAM_0"
    .port_info 3 /INPUT 16 "RAM_1"
    .port_info 4 /INPUT 16 "RAM_2"
    .port_info 5 /INPUT 16 "RAM_3"
    .port_info 6 /INPUT 16 "RAM_4"
    .port_info 7 /INPUT 16 "RAM_5"
    .port_info 8 /INPUT 16 "RAM_6"
    .port_info 9 /INPUT 16 "RAM_7"
    .port_info 10 /INPUT 16 "IO65_IN"
    .port_info 11 /OUTPUT 8 "RAM_AD_OUT"
    .port_info 12 /OUTPUT 16 "RAM_OUT"
L_0x55fa26bb0300 .functor BUFZ 8, L_0x55fa26bf2700, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55fa26bec070_0 .net "CLK_DC", 0 0, L_0x55fa26bf2270;  alias, 1 drivers
v0x55fa26bec130_0 .net "IO65_IN", 15 0, o0x7f9ba02fbb88;  alias, 0 drivers
v0x55fa26bec210_0 .net "RAM_0", 15 0, v0x55fa26bef1f0_0;  alias, 1 drivers
v0x55fa26bec300_0 .net "RAM_1", 15 0, v0x55fa26bef290_0;  alias, 1 drivers
v0x55fa26bec3e0_0 .net "RAM_2", 15 0, v0x55fa26bef330_0;  alias, 1 drivers
v0x55fa26bec4c0_0 .net "RAM_3", 15 0, v0x55fa26bef420_0;  alias, 1 drivers
v0x55fa26bec5a0_0 .net "RAM_4", 15 0, v0x55fa26bef4c0_0;  alias, 1 drivers
v0x55fa26bec680_0 .net "RAM_5", 15 0, v0x55fa26bef560_0;  alias, 1 drivers
v0x55fa26bec760_0 .net "RAM_6", 15 0, v0x55fa26bef600_0;  alias, 1 drivers
v0x55fa26bec840_0 .net "RAM_7", 15 0, v0x55fa26bef730_0;  alias, 1 drivers
v0x55fa26bec920_0 .net "RAM_AD_IN", 7 0, L_0x55fa26bf2700;  1 drivers
v0x55fa26beca00_0 .net "RAM_AD_OUT", 7 0, L_0x55fa26bb0300;  alias, 1 drivers
v0x55fa26becae0_0 .var "RAM_OUT", 15 0;
S_0x55fa26becd60 .scope module, "C7" "exec" 2 110, 8 1 0, S_0x55fa26b7bf90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLK_EX"
    .port_info 1 /INPUT 1 "RESET_N"
    .port_info 2 /INPUT 4 "OP_CODE"
    .port_info 3 /INPUT 16 "REG_A"
    .port_info 4 /INPUT 16 "REG_B"
    .port_info 5 /INPUT 8 "OP_DATA"
    .port_info 6 /INPUT 16 "RAM_OUT"
    .port_info 7 /OUTPUT 8 "P_COUNT"
    .port_info 8 /OUTPUT 16 "REG_IN"
    .port_info 9 /OUTPUT 16 "RAM_IN"
    .port_info 10 /OUTPUT 1 "REG_WEN"
    .port_info 11 /OUTPUT 1 "RAM_WEN"
v0x55fa26bed050_0 .net "CLK_EX", 0 0, L_0x55fa26bf2360;  alias, 1 drivers
v0x55fa26bed110_0 .net "OP_CODE", 3 0, v0x55fa26be9d20_0;  alias, 1 drivers
v0x55fa26bed1e0_0 .net "OP_DATA", 7 0, v0x55fa26be9de0_0;  alias, 1 drivers
v0x55fa26bed2e0_0 .var "P_COUNT", 7 0;
v0x55fa26bed3b0_0 .var "RAM_IN", 15 0;
v0x55fa26bed4a0_0 .net "RAM_OUT", 15 0, v0x55fa26becae0_0;  alias, 1 drivers
v0x55fa26bed560_0 .var "RAM_WEN", 0 0;
v0x55fa26bed600_0 .net "REG_A", 15 0, v0x55fa26bead50_0;  alias, 1 drivers
v0x55fa26bed6f0_0 .net "REG_B", 15 0, v0x55fa26bebb70_0;  alias, 1 drivers
v0x55fa26bed7c0_0 .var "REG_IN", 15 0;
v0x55fa26bed880_0 .var "REG_WEN", 0 0;
v0x55fa26bed940_0 .net "RESET_N", 0 0, v0x55fa26beff00_0;  1 drivers
v0x55fa26beda00_0 .var "cmp_flag", 0 0;
E_0x55fa26b79af0 .event posedge, v0x55fa26bbee80_0;
S_0x55fa26bedc40 .scope module, "C8" "reg_wb" 2 125, 9 1 0, S_0x55fa26b7bf90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLK_WB"
    .port_info 1 /INPUT 1 "RESET_N"
    .port_info 2 /INPUT 3 "N_REG"
    .port_info 3 /INPUT 16 "REG_IN"
    .port_info 4 /INPUT 1 "REG_WEN"
    .port_info 5 /OUTPUT 16 "REG_0"
    .port_info 6 /OUTPUT 16 "REG_1"
    .port_info 7 /OUTPUT 16 "REG_2"
    .port_info 8 /OUTPUT 16 "REG_3"
    .port_info 9 /OUTPUT 16 "REG_4"
    .port_info 10 /OUTPUT 16 "REG_5"
    .port_info 11 /OUTPUT 16 "REG_6"
    .port_info 12 /OUTPUT 16 "REG_7"
v0x55fa26bedf40_0 .net "CLK_WB", 0 0, L_0x55fa26bf2400;  alias, 1 drivers
v0x55fa26bee030_0 .net "N_REG", 2 0, v0x55fa26bea540_0;  alias, 1 drivers
v0x55fa26bee100_0 .var "REG_0", 15 0;
v0x55fa26bee220_0 .var "REG_1", 15 0;
v0x55fa26bee310_0 .var "REG_2", 15 0;
v0x55fa26bee470_0 .var "REG_3", 15 0;
v0x55fa26bee580_0 .var "REG_4", 15 0;
v0x55fa26bee690_0 .var "REG_5", 15 0;
v0x55fa26bee7a0_0 .var "REG_6", 15 0;
v0x55fa26bee860_0 .var "REG_7", 15 0;
v0x55fa26bee970_0 .net "REG_IN", 15 0, v0x55fa26bed7c0_0;  alias, 1 drivers
v0x55fa26beea30_0 .net "REG_WEN", 0 0, v0x55fa26bed880_0;  alias, 1 drivers
v0x55fa26beead0_0 .net "RESET_N", 0 0, v0x55fa26beff00_0;  alias, 1 drivers
E_0x55fa26b79fa0 .event posedge, v0x55fa26be90c0_0;
S_0x55fa26beecb0 .scope module, "C9" "ram_wb" 2 141, 10 1 0, S_0x55fa26b7bf90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLK_WB"
    .port_info 1 /INPUT 8 "RAM_ADDR"
    .port_info 2 /INPUT 16 "RAM_IN"
    .port_info 3 /INPUT 1 "RAM_WEN"
    .port_info 4 /OUTPUT 16 "RAM_0"
    .port_info 5 /OUTPUT 16 "RAM_1"
    .port_info 6 /OUTPUT 16 "RAM_2"
    .port_info 7 /OUTPUT 16 "RAM_3"
    .port_info 8 /OUTPUT 16 "RAM_4"
    .port_info 9 /OUTPUT 16 "RAM_5"
    .port_info 10 /OUTPUT 16 "RAM_6"
    .port_info 11 /OUTPUT 16 "RAM_7"
    .port_info 12 /OUTPUT 16 "IO64_OUT"
v0x55fa26bef050_0 .net "CLK_WB", 0 0, L_0x55fa26bf2400;  alias, 1 drivers
v0x55fa26bef110_0 .var "IO64_OUT", 15 0;
v0x55fa26bef1f0_0 .var "RAM_0", 15 0;
v0x55fa26bef290_0 .var "RAM_1", 15 0;
v0x55fa26bef330_0 .var "RAM_2", 15 0;
v0x55fa26bef420_0 .var "RAM_3", 15 0;
v0x55fa26bef4c0_0 .var "RAM_4", 15 0;
v0x55fa26bef560_0 .var "RAM_5", 15 0;
v0x55fa26bef600_0 .var "RAM_6", 15 0;
v0x55fa26bef730_0 .var "RAM_7", 15 0;
v0x55fa26bef800_0 .net "RAM_ADDR", 7 0, L_0x55fa26bb0300;  alias, 1 drivers
v0x55fa26bef8d0_0 .net "RAM_IN", 15 0, v0x55fa26bed3b0_0;  alias, 1 drivers
v0x55fa26bef9a0_0 .net "RAM_WEN", 0 0, v0x55fa26bed560_0;  alias, 1 drivers
    .scope S_0x55fa26b7c1b0;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55fa26be91d0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55fa26be92b0_0, 0, 2;
    %end;
    .thread T_0;
    .scope S_0x55fa26b7c1b0;
T_1 ;
    %wait E_0x55fa26b79500;
    %load/vec4 v0x55fa26be92b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55fa26be91d0_0, 0, 4;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55fa26be91d0_0, 0, 4;
    %jmp T_1.5;
T_1.2 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55fa26be91d0_0, 0, 4;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55fa26be91d0_0, 0, 4;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %load/vec4 v0x55fa26be92b0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55fa26be92b0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55fa26be9430;
T_2 ;
    %pushi/vec4 18432, 0, 15;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa26be98f0, 4, 0;
    %pushi/vec4 16384, 0, 15;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa26be98f0, 4, 0;
    %pushi/vec4 18688, 0, 15;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa26be98f0, 4, 0;
    %pushi/vec4 16641, 0, 15;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa26be98f0, 4, 0;
    %pushi/vec4 18944, 0, 15;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa26be98f0, 4, 0;
    %pushi/vec4 16896, 0, 15;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa26be98f0, 4, 0;
    %pushi/vec4 19200, 0, 15;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa26be98f0, 4, 0;
    %pushi/vec4 17162, 0, 15;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa26be98f0, 4, 0;
    %pushi/vec4 2592, 0, 15;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa26be98f0, 4, 0;
    %pushi/vec4 2112, 0, 15;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa26be98f0, 4, 0;
    %pushi/vec4 28736, 0, 15;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa26be98f0, 4, 0;
    %pushi/vec4 21088, 0, 15;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa26be98f0, 4, 0;
    %pushi/vec4 22542, 0, 15;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa26be98f0, 4, 0;
    %pushi/vec4 24584, 0, 15;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa26be98f0, 4, 0;
    %pushi/vec4 30720, 0, 15;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa26be98f0, 4, 0;
    %pushi/vec4 0, 0, 15;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa26be98f0, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x55fa26be9430;
T_3 ;
    %wait E_0x55fa26b44890;
    %load/vec4 v0x55fa26be9830_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55fa26be98f0, 4;
    %store/vec4 v0x55fa26be9770_0, 0, 15;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55fa26be9a30;
T_4 ;
    %wait E_0x55fa26b79700;
    %load/vec4 v0x55fa26be9ed0_0;
    %parti/s 4, 11, 5;
    %assign/vec4 v0x55fa26be9d20_0, 0;
    %load/vec4 v0x55fa26be9ed0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55fa26be9de0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55fa26bea050;
T_5 ;
    %wait E_0x55fa26b79700;
    %load/vec4 v0x55fa26bea460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v0x55fa26bea600_0;
    %store/vec4 v0x55fa26bead50_0, 0, 16;
    %jmp T_5.9;
T_5.1 ;
    %load/vec4 v0x55fa26bea6e0_0;
    %store/vec4 v0x55fa26bead50_0, 0, 16;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v0x55fa26bea810_0;
    %store/vec4 v0x55fa26bead50_0, 0, 16;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0x55fa26bea8f0_0;
    %store/vec4 v0x55fa26bead50_0, 0, 16;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0x55fa26bea9d0_0;
    %store/vec4 v0x55fa26bead50_0, 0, 16;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0x55fa26beaab0_0;
    %store/vec4 v0x55fa26bead50_0, 0, 16;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0x55fa26beab90_0;
    %store/vec4 v0x55fa26bead50_0, 0, 16;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v0x55fa26beac70_0;
    %store/vec4 v0x55fa26bead50_0, 0, 16;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %load/vec4 v0x55fa26bea460_0;
    %assign/vec4 v0x55fa26bea540_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55fa26beafb0;
T_6 ;
    %wait E_0x55fa26b79700;
    %load/vec4 v0x55fa26beb370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.9;
T_6.0 ;
    %load/vec4 v0x55fa26beb510_0;
    %store/vec4 v0x55fa26bebb70_0, 0, 16;
    %jmp T_6.9;
T_6.1 ;
    %load/vec4 v0x55fa26beb5d0_0;
    %store/vec4 v0x55fa26bebb70_0, 0, 16;
    %jmp T_6.9;
T_6.2 ;
    %load/vec4 v0x55fa26beb6c0_0;
    %store/vec4 v0x55fa26bebb70_0, 0, 16;
    %jmp T_6.9;
T_6.3 ;
    %load/vec4 v0x55fa26beb760_0;
    %store/vec4 v0x55fa26bebb70_0, 0, 16;
    %jmp T_6.9;
T_6.4 ;
    %load/vec4 v0x55fa26beb830_0;
    %store/vec4 v0x55fa26bebb70_0, 0, 16;
    %jmp T_6.9;
T_6.5 ;
    %load/vec4 v0x55fa26beb900_0;
    %store/vec4 v0x55fa26bebb70_0, 0, 16;
    %jmp T_6.9;
T_6.6 ;
    %load/vec4 v0x55fa26beb9d0_0;
    %store/vec4 v0x55fa26bebb70_0, 0, 16;
    %jmp T_6.9;
T_6.7 ;
    %load/vec4 v0x55fa26bebaa0_0;
    %store/vec4 v0x55fa26bebb70_0, 0, 16;
    %jmp T_6.9;
T_6.9 ;
    %pop/vec4 1;
    %load/vec4 v0x55fa26beb370_0;
    %assign/vec4 v0x55fa26beb450_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55fa26bebdb0;
T_7 ;
    %wait E_0x55fa26b79700;
    %load/vec4 v0x55fa26bec920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 65, 0, 8;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %jmp T_7.10;
T_7.0 ;
    %load/vec4 v0x55fa26bec210_0;
    %store/vec4 v0x55fa26becae0_0, 0, 16;
    %jmp T_7.10;
T_7.1 ;
    %load/vec4 v0x55fa26bec300_0;
    %store/vec4 v0x55fa26becae0_0, 0, 16;
    %jmp T_7.10;
T_7.2 ;
    %load/vec4 v0x55fa26bec3e0_0;
    %store/vec4 v0x55fa26becae0_0, 0, 16;
    %jmp T_7.10;
T_7.3 ;
    %load/vec4 v0x55fa26bec4c0_0;
    %store/vec4 v0x55fa26becae0_0, 0, 16;
    %jmp T_7.10;
T_7.4 ;
    %load/vec4 v0x55fa26bec5a0_0;
    %store/vec4 v0x55fa26becae0_0, 0, 16;
    %jmp T_7.10;
T_7.5 ;
    %load/vec4 v0x55fa26bec680_0;
    %store/vec4 v0x55fa26becae0_0, 0, 16;
    %jmp T_7.10;
T_7.6 ;
    %load/vec4 v0x55fa26bec760_0;
    %store/vec4 v0x55fa26becae0_0, 0, 16;
    %jmp T_7.10;
T_7.7 ;
    %load/vec4 v0x55fa26bec840_0;
    %store/vec4 v0x55fa26becae0_0, 0, 16;
    %jmp T_7.10;
T_7.8 ;
    %load/vec4 v0x55fa26bec130_0;
    %store/vec4 v0x55fa26becae0_0, 0, 16;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55fa26becd60;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fa26beda00_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55fa26bed2e0_0, 0, 8;
    %end;
    .thread T_8;
    .scope S_0x55fa26becd60;
T_9 ;
    %wait E_0x55fa26b79af0;
    %load/vec4 v0x55fa26bed940_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55fa26bed2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fa26beda00_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55fa26bed110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %jmp T_9.19;
T_9.2 ;
    %load/vec4 v0x55fa26bed6f0_0;
    %assign/vec4 v0x55fa26bed7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fa26bed880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fa26bed560_0, 0;
    %load/vec4 v0x55fa26bed2e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55fa26bed2e0_0, 0;
    %jmp T_9.19;
T_9.3 ;
    %load/vec4 v0x55fa26bed600_0;
    %load/vec4 v0x55fa26bed6f0_0;
    %add;
    %assign/vec4 v0x55fa26bed7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fa26bed880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fa26bed560_0, 0;
    %load/vec4 v0x55fa26bed2e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55fa26bed2e0_0, 0;
    %jmp T_9.19;
T_9.4 ;
    %load/vec4 v0x55fa26bed600_0;
    %load/vec4 v0x55fa26bed6f0_0;
    %sub;
    %assign/vec4 v0x55fa26bed7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fa26bed880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fa26bed560_0, 0;
    %load/vec4 v0x55fa26bed2e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55fa26bed2e0_0, 0;
    %jmp T_9.19;
T_9.5 ;
    %load/vec4 v0x55fa26bed600_0;
    %load/vec4 v0x55fa26bed6f0_0;
    %and;
    %assign/vec4 v0x55fa26bed7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fa26bed880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fa26bed560_0, 0;
    %load/vec4 v0x55fa26bed2e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55fa26bed2e0_0, 0;
    %jmp T_9.19;
T_9.6 ;
    %load/vec4 v0x55fa26bed600_0;
    %load/vec4 v0x55fa26bed6f0_0;
    %or;
    %assign/vec4 v0x55fa26bed7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fa26bed880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fa26bed560_0, 0;
    %load/vec4 v0x55fa26bed2e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55fa26bed2e0_0, 0;
    %jmp T_9.19;
T_9.7 ;
    %load/vec4 v0x55fa26bed600_0;
    %parti/s 15, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x55fa26bed7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fa26bed880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fa26bed560_0, 0;
    %load/vec4 v0x55fa26bed2e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55fa26bed2e0_0, 0;
    %jmp T_9.19;
T_9.8 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55fa26bed600_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55fa26bed7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fa26bed880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fa26bed560_0, 0;
    %load/vec4 v0x55fa26bed2e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55fa26bed2e0_0, 0;
    %jmp T_9.19;
T_9.9 ;
    %load/vec4 v0x55fa26bed600_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x55fa26bed600_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55fa26bed7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fa26bed880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fa26bed560_0, 0;
    %load/vec4 v0x55fa26bed2e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55fa26bed2e0_0, 0;
    %jmp T_9.19;
T_9.10 ;
    %load/vec4 v0x55fa26bed600_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x55fa26bed1e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55fa26bed7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fa26bed880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fa26bed560_0, 0;
    %load/vec4 v0x55fa26bed2e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55fa26bed2e0_0, 0;
    %jmp T_9.19;
T_9.11 ;
    %load/vec4 v0x55fa26bed1e0_0;
    %load/vec4 v0x55fa26bed600_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55fa26bed7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fa26bed880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fa26bed560_0, 0;
    %load/vec4 v0x55fa26bed2e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55fa26bed2e0_0, 0;
    %jmp T_9.19;
T_9.12 ;
    %load/vec4 v0x55fa26bed600_0;
    %load/vec4 v0x55fa26bed6f0_0;
    %cmp/e;
    %jmp/0xz  T_9.20, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fa26beda00_0, 0;
    %jmp T_9.21;
T_9.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fa26beda00_0, 0;
T_9.21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fa26bed880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fa26bed560_0, 0;
    %load/vec4 v0x55fa26bed2e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55fa26bed2e0_0, 0;
    %jmp T_9.19;
T_9.13 ;
    %load/vec4 v0x55fa26beda00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.22, 4;
    %load/vec4 v0x55fa26bed1e0_0;
    %assign/vec4 v0x55fa26bed2e0_0, 0;
    %jmp T_9.23;
T_9.22 ;
    %load/vec4 v0x55fa26bed2e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55fa26bed2e0_0, 0;
T_9.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fa26bed880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fa26bed560_0, 0;
    %jmp T_9.19;
T_9.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fa26bed880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fa26bed560_0, 0;
    %load/vec4 v0x55fa26bed1e0_0;
    %assign/vec4 v0x55fa26bed2e0_0, 0;
    %jmp T_9.19;
T_9.15 ;
    %load/vec4 v0x55fa26bed4a0_0;
    %assign/vec4 v0x55fa26bed7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fa26bed880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fa26bed560_0, 0;
    %load/vec4 v0x55fa26bed2e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55fa26bed2e0_0, 0;
    %jmp T_9.19;
T_9.16 ;
    %load/vec4 v0x55fa26bed600_0;
    %assign/vec4 v0x55fa26bed3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fa26bed880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fa26bed560_0, 0;
    %load/vec4 v0x55fa26bed2e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55fa26bed2e0_0, 0;
    %jmp T_9.19;
T_9.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fa26bed880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fa26bed560_0, 0;
    %jmp T_9.19;
T_9.19 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55fa26bedc40;
T_10 ;
    %wait E_0x55fa26b79fa0;
    %load/vec4 v0x55fa26beead0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55fa26bee100_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55fa26bee220_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55fa26bee310_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55fa26bee470_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55fa26bee580_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55fa26bee690_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55fa26bee7a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55fa26bee860_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55fa26beea30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x55fa26bee030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %jmp T_10.13;
T_10.4 ;
    %load/vec4 v0x55fa26bee970_0;
    %assign/vec4 v0x55fa26bee100_0, 0;
    %jmp T_10.13;
T_10.5 ;
    %load/vec4 v0x55fa26bee970_0;
    %assign/vec4 v0x55fa26bee220_0, 0;
    %jmp T_10.13;
T_10.6 ;
    %load/vec4 v0x55fa26bee970_0;
    %assign/vec4 v0x55fa26bee310_0, 0;
    %jmp T_10.13;
T_10.7 ;
    %load/vec4 v0x55fa26bee970_0;
    %assign/vec4 v0x55fa26bee470_0, 0;
    %jmp T_10.13;
T_10.8 ;
    %load/vec4 v0x55fa26bee970_0;
    %assign/vec4 v0x55fa26bee580_0, 0;
    %jmp T_10.13;
T_10.9 ;
    %load/vec4 v0x55fa26bee970_0;
    %assign/vec4 v0x55fa26bee690_0, 0;
    %jmp T_10.13;
T_10.10 ;
    %load/vec4 v0x55fa26bee970_0;
    %assign/vec4 v0x55fa26bee7a0_0, 0;
    %jmp T_10.13;
T_10.11 ;
    %load/vec4 v0x55fa26bee970_0;
    %assign/vec4 v0x55fa26bee860_0, 0;
    %jmp T_10.13;
T_10.13 ;
    %pop/vec4 1;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55fa26beecb0;
T_11 ;
    %wait E_0x55fa26b79fa0;
    %load/vec4 v0x55fa26bef9a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x55fa26bef800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %jmp T_11.12;
T_11.2 ;
    %load/vec4 v0x55fa26bef8d0_0;
    %assign/vec4 v0x55fa26bef1f0_0, 0;
    %jmp T_11.12;
T_11.3 ;
    %load/vec4 v0x55fa26bef8d0_0;
    %assign/vec4 v0x55fa26bef290_0, 0;
    %jmp T_11.12;
T_11.4 ;
    %load/vec4 v0x55fa26bef8d0_0;
    %assign/vec4 v0x55fa26bef330_0, 0;
    %jmp T_11.12;
T_11.5 ;
    %load/vec4 v0x55fa26bef8d0_0;
    %assign/vec4 v0x55fa26bef420_0, 0;
    %jmp T_11.12;
T_11.6 ;
    %load/vec4 v0x55fa26bef8d0_0;
    %assign/vec4 v0x55fa26bef4c0_0, 0;
    %jmp T_11.12;
T_11.7 ;
    %load/vec4 v0x55fa26bef8d0_0;
    %assign/vec4 v0x55fa26bef560_0, 0;
    %jmp T_11.12;
T_11.8 ;
    %load/vec4 v0x55fa26bef8d0_0;
    %assign/vec4 v0x55fa26bef600_0, 0;
    %jmp T_11.12;
T_11.9 ;
    %load/vec4 v0x55fa26bef8d0_0;
    %assign/vec4 v0x55fa26bef730_0, 0;
    %jmp T_11.12;
T_11.10 ;
    %load/vec4 v0x55fa26bef8d0_0;
    %assign/vec4 v0x55fa26bef110_0, 0;
    %jmp T_11.12;
T_11.12 ;
    %pop/vec4 1;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55fa26b7bf90;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fa26befc40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fa26beff00_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x55fa26b7bf90;
T_13 ;
    %delay 10, 0;
    %load/vec4 v0x55fa26befc40_0;
    %inv;
    %store/vec4 v0x55fa26befc40_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55fa26b7bf90;
T_14 ;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fa26beff00_0, 0, 1;
    %delay 6000, 0;
    %vpi_call 2 164 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x55fa26b7bf90;
T_15 ;
    %vpi_call 2 168 "$dumpfile", "cpu15_sim.vcd" {0 0 0};
    %vpi_call 2 169 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55fa26b7bf90 {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "cpu15_sim.v";
    "clk_gen.v";
    "fetch.v";
    "decode.v";
    "reg_dc.v";
    "ram_dc.v";
    "exec.v";
    "reg_wb.v";
    "ram_wb.v";
