m255
K3
13
cModel Technology
Z0 dC:\altera\13.1
vmux_using_assign
Z1 !s100 XB:o_WGK41?V]5>EUG8TD1
Z2 Ib@lbXS3]bfg6iZoH7Z9CL3
Z3 VJ:]PVaPGgz87>>WX?Q3:H1
Z4 dC:\Users\Jacob\Documents\GitHub\Hazwell\Verilog
Z5 w1683232368
Z6 8C:/Users/Jacob/Documents/GitHub/Hazwell/Verilog/mux_using_assign.v
Z7 FC:/Users/Jacob/Documents/GitHub/Hazwell/Verilog/mux_using_assign.v
L0 3
Z8 OV;L;10.1d;51
r1
31
Z9 !s90 -reportprogress|300|-work|work|C:/Users/Jacob/Documents/GitHub/Hazwell/Verilog/mux_using_assign.v|
Z10 o-work work -O0
Z11 !s108 1683232876.132000
Z12 !s107 C:/Users/Jacob/Documents/GitHub/Hazwell/Verilog/mux_using_assign.v|
!i10b 1
!s85 0
!s101 -O0
vmux_using_assign_TB
!i10b 1
!s100 hiPHLKYMCzmGInkfzPK^73
IMP__@_JlKeaU51:K7`jm53
Z13 V@o36DSS?QI>6go4IGP4102
R4
w1683233209
Z14 8C:/Users/Jacob/Documents/GitHub/Hazwell/Verilog/mux_using_assign_TB.v
Z15 FC:/Users/Jacob/Documents/GitHub/Hazwell/Verilog/mux_using_assign_TB.v
L0 2
R8
r1
!s85 0
31
!s108 1683233233.457000
!s107 C:/Users/Jacob/Documents/GitHub/Hazwell/Verilog/mux_using_assign_TB.v|
Z16 !s90 -reportprogress|300|-work|work|C:/Users/Jacob/Documents/GitHub/Hazwell/Verilog/mux_using_assign_TB.v|
!s101 -O0
R10
Z17 nmux_using_assign_@t@b
