Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 08:04:27 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Design       : LU32PEEng
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.211ns  (arrival time - required time)
  Source:                 compBlock/leftWriteAddr1Reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/leftBlock1/inst_ram/mem_reg_5/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.118ns (44.361%)  route 0.148ns (55.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    clk_IBUF_BUFG_inst/O
    SLICE_X20Y54         net (fo=21261, unset)        0.688     1.742    compBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y54         FDRE (Prop_fdre_C_Q)         0.118     1.860    compBlock/leftWriteAddr1Reg1_reg[0]/Q
    RAMB36_X1Y9          net (fo=29, unset)           0.148     2.008    compBlock/leftBlock1/inst_ram/Q[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y9          net (fo=21261, unset)        1.030     2.324    compBlock/leftBlock1/inst_ram/clk_IBUF_BUFG
                         clock pessimism             -0.287     2.036    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.219    compBlock/leftBlock1/inst_ram/mem_reg_5
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                 -0.211    

Slack (VIOLATED) :        -0.181ns  (arrival time - required time)
  Source:                 compBlock/curReadAddr1Reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/currentBlock1/inst_ram/mem_reg_7/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.118ns (39.865%)  route 0.178ns (60.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    clk_IBUF_BUFG_inst/O
    SLICE_X18Y52         net (fo=21261, unset)        0.690     1.744    compBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y52         FDRE (Prop_fdre_C_Q)         0.118     1.862    compBlock/curReadAddr1Reg1_reg[2]/Q
    RAMB36_X0Y9          net (fo=29, unset)           0.178     2.040    compBlock/currentBlock1/inst_ram/I2[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y9          net (fo=21261, unset)        1.032     2.326    compBlock/currentBlock1/inst_ram/clk_IBUF_BUFG
                         clock pessimism             -0.287     2.038    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     2.221    compBlock/currentBlock1/inst_ram/mem_reg_7
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                 -0.181    

Slack (VIOLATED) :        -0.173ns  (arrival time - required time)
  Source:                 compBlock/leftReadAddr1Reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/leftBlock1/inst_ram/mem_reg_5/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.100ns (33.003%)  route 0.203ns (66.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    clk_IBUF_BUFG_inst/O
    SLICE_X21Y55         net (fo=21261, unset)        0.688     1.742    compBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y55         FDRE (Prop_fdre_C_Q)         0.100     1.842    compBlock/leftReadAddr1Reg1_reg[6]/Q
    RAMB36_X1Y9          net (fo=29, unset)           0.203     2.045    compBlock/leftBlock1/inst_ram/out[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y9          net (fo=21261, unset)        1.029     2.323    compBlock/leftBlock1/inst_ram/clk_IBUF_BUFG
                         clock pessimism             -0.287     2.035    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     2.218    compBlock/leftBlock1/inst_ram/mem_reg_5
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                 -0.173    

Slack (VIOLATED) :        -0.172ns  (arrival time - required time)
  Source:                 compBlock/leftReadAddr0Reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/leftBlock0/inst_ram/mem_reg_6/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.091ns (34.470%)  route 0.173ns (65.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    clk_IBUF_BUFG_inst/O
    SLICE_X23Y50         net (fo=21261, unset)        0.689     1.743    compBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.091     1.834    compBlock/leftReadAddr0Reg1_reg[5]/Q
    RAMB36_X1Y8          net (fo=29, unset)           0.173     2.007    compBlock/leftBlock0/inst_ram/out[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y8          net (fo=21261, unset)        1.028     2.322    compBlock/leftBlock0/inst_ram/clk_IBUF_BUFG
                         clock pessimism             -0.287     2.034    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.145     2.179    compBlock/leftBlock0/inst_ram/mem_reg_6
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                 -0.172    

Slack (VIOLATED) :        -0.171ns  (arrival time - required time)
  Source:                 compBlock/curReadAddr0Reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/currentBlock0/inst_ram/mem_reg_7/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.118ns (38.816%)  route 0.186ns (61.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    clk_IBUF_BUFG_inst/O
    SLICE_X14Y50         net (fo=21261, unset)        0.691     1.745    compBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.118     1.863    compBlock/curReadAddr0Reg1_reg[4]/Q
    RAMB36_X0Y8          net (fo=29, unset)           0.186     2.049    compBlock/currentBlock0/inst_ram/I11[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y8          net (fo=21261, unset)        1.031     2.325    compBlock/currentBlock0/inst_ram/clk_IBUF_BUFG
                         clock pessimism             -0.287     2.037    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     2.220    compBlock/currentBlock0/inst_ram/mem_reg_7
  -------------------------------------------------------------------
                         required time                         -2.220    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                 -0.171    

Slack (VIOLATED) :        -0.166ns  (arrival time - required time)
  Source:                 compBlock/curReadAddr1Reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/currentBlock1/inst_ram/mem_reg_7/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.118ns (38.065%)  route 0.192ns (61.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    clk_IBUF_BUFG_inst/O
    SLICE_X14Y51         net (fo=21261, unset)        0.691     1.745    compBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.118     1.863    compBlock/curReadAddr1Reg1_reg[4]/Q
    RAMB36_X0Y9          net (fo=29, unset)           0.192     2.055    compBlock/currentBlock1/inst_ram/I2[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y9          net (fo=21261, unset)        1.032     2.326    compBlock/currentBlock1/inst_ram/clk_IBUF_BUFG
                         clock pessimism             -0.287     2.038    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     2.221    compBlock/currentBlock1/inst_ram/mem_reg_7
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                 -0.166    

Slack (VIOLATED) :        -0.154ns  (arrival time - required time)
  Source:                 compBlock/leftWriteAddr0Reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/leftBlock0/inst_ram/mem_reg_6/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.100ns (31.056%)  route 0.222ns (68.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    clk_IBUF_BUFG_inst/O
    SLICE_X23Y55         net (fo=21261, unset)        0.688     1.742    compBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y55         FDRE (Prop_fdre_C_Q)         0.100     1.842    compBlock/leftWriteAddr0Reg1_reg[0]/Q
    RAMB36_X1Y8          net (fo=29, unset)           0.222     2.064    compBlock/leftBlock0/inst_ram/I2778[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y8          net (fo=21261, unset)        1.029     2.323    compBlock/leftBlock0/inst_ram/clk_IBUF_BUFG
                         clock pessimism             -0.287     2.035    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.218    compBlock/leftBlock0/inst_ram/mem_reg_6
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                 -0.154    

Slack (VIOLATED) :        -0.152ns  (arrival time - required time)
  Source:                 compBlock/leftReadAddr0Reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/leftBlock0/inst_ram/mem_reg_6/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.100ns (30.960%)  route 0.223ns (69.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    clk_IBUF_BUFG_inst/O
    SLICE_X23Y55         net (fo=21261, unset)        0.688     1.742    compBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y55         FDRE (Prop_fdre_C_Q)         0.100     1.842    compBlock/leftReadAddr0Reg1_reg[3]/Q
    RAMB36_X1Y8          net (fo=29, unset)           0.223     2.065    compBlock/leftBlock0/inst_ram/out[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y8          net (fo=21261, unset)        1.028     2.322    compBlock/leftBlock0/inst_ram/clk_IBUF_BUFG
                         clock pessimism             -0.287     2.034    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     2.217    compBlock/leftBlock0/inst_ram/mem_reg_6
  -------------------------------------------------------------------
                         required time                         -2.217    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                 -0.152    

Slack (VIOLATED) :        -0.151ns  (arrival time - required time)
  Source:                 compBlock/leftReadAddr0Reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/leftBlock0/inst_ram/mem_reg_6/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.100ns (30.864%)  route 0.224ns (69.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    clk_IBUF_BUFG_inst/O
    SLICE_X23Y55         net (fo=21261, unset)        0.688     1.742    compBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y55         FDRE (Prop_fdre_C_Q)         0.100     1.842    compBlock/leftReadAddr0Reg1_reg[6]/Q
    RAMB36_X1Y8          net (fo=29, unset)           0.224     2.066    compBlock/leftBlock0/inst_ram/out[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y8          net (fo=21261, unset)        1.028     2.322    compBlock/leftBlock0/inst_ram/clk_IBUF_BUFG
                         clock pessimism             -0.287     2.034    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     2.217    compBlock/leftBlock0/inst_ram/mem_reg_6
  -------------------------------------------------------------------
                         required time                         -2.217    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                 -0.151    

Slack (VIOLATED) :        -0.150ns  (arrival time - required time)
  Source:                 compBlock/curReadAddr1Reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/currentBlock1/inst_ram/mem_reg_7/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.118ns (36.086%)  route 0.209ns (63.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    clk_IBUF_BUFG_inst/O
    SLICE_X18Y52         net (fo=21261, unset)        0.690     1.744    compBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y52         FDRE (Prop_fdre_C_Q)         0.118     1.862    compBlock/curReadAddr1Reg1_reg[3]/Q
    RAMB36_X0Y9          net (fo=29, unset)           0.209     2.071    compBlock/currentBlock1/inst_ram/I2[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y9          net (fo=21261, unset)        1.032     2.326    compBlock/currentBlock1/inst_ram/clk_IBUF_BUFG
                         clock pessimism             -0.287     2.038    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     2.221    compBlock/currentBlock1/inst_ram/mem_reg_7
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                 -0.150    

Slack (VIOLATED) :        -0.150ns  (arrival time - required time)
  Source:                 compBlock/leftReadAddr0Reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/leftBlock0/inst_ram/mem_reg_6/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.118ns (36.308%)  route 0.207ns (63.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    clk_IBUF_BUFG_inst/O
    SLICE_X22Y53         net (fo=21261, unset)        0.688     1.742    compBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y53         FDRE (Prop_fdre_C_Q)         0.118     1.860    compBlock/leftReadAddr0Reg1_reg[4]/Q
    RAMB36_X1Y8          net (fo=29, unset)           0.207     2.067    compBlock/leftBlock0/inst_ram/out[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y8          net (fo=21261, unset)        1.028     2.322    compBlock/leftBlock0/inst_ram/clk_IBUF_BUFG
                         clock pessimism             -0.287     2.034    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     2.217    compBlock/leftBlock0/inst_ram/mem_reg_6
  -------------------------------------------------------------------
                         required time                         -2.217    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                 -0.150    

Slack (VIOLATED) :        -0.145ns  (arrival time - required time)
  Source:                 compBlock/curReadAddr1Reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/currentBlock1/inst_ram/mem_reg_7/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.118ns (35.435%)  route 0.215ns (64.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    clk_IBUF_BUFG_inst/O
    SLICE_X20Y51         net (fo=21261, unset)        0.689     1.743    compBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.118     1.861    compBlock/curReadAddr1Reg1_reg[5]/Q
    RAMB36_X0Y9          net (fo=29, unset)           0.215     2.076    compBlock/currentBlock1/inst_ram/I2[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y9          net (fo=21261, unset)        1.032     2.326    compBlock/currentBlock1/inst_ram/clk_IBUF_BUFG
                         clock pessimism             -0.287     2.038    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     2.221    compBlock/currentBlock1/inst_ram/mem_reg_7
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                 -0.145    

Slack (VIOLATED) :        -0.144ns  (arrival time - required time)
  Source:                 compBlock/curReadAddr1Reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/currentBlock1/inst_ram/mem_reg_7/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.118ns (35.329%)  route 0.216ns (64.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    clk_IBUF_BUFG_inst/O
    SLICE_X20Y51         net (fo=21261, unset)        0.689     1.743    compBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.118     1.861    compBlock/curReadAddr1Reg1_reg[1]/Q
    RAMB36_X0Y9          net (fo=29, unset)           0.216     2.077    compBlock/currentBlock1/inst_ram/I2[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y9          net (fo=21261, unset)        1.032     2.326    compBlock/currentBlock1/inst_ram/clk_IBUF_BUFG
                         clock pessimism             -0.287     2.038    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     2.221    compBlock/currentBlock1/inst_ram/mem_reg_7
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                 -0.144    

Slack (VIOLATED) :        -0.137ns  (arrival time - required time)
  Source:                 compBlock/PE18/MUL/y_out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/PE18/mult_result_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.100ns (59.524%)  route 0.068ns (40.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    clk_IBUF_BUFG_inst/O
    SLICE_X115Y101       net (fo=21261, unset)        0.683     1.737    compBlock/PE18/MUL/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y101       FDRE (Prop_fdre_C_Q)         0.100     1.837    compBlock/PE18/MUL/y_out_reg[25]/Q
    SLICE_X114Y99        net (fo=1, unset)            0.068     1.905    compBlock/PE18/mult_comp_result[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    clk_IBUF_BUFG_inst/O
    SLICE_X114Y99        net (fo=21261, unset)        0.979     2.273    compBlock/PE18/clk_IBUF_BUFG
                         clock pessimism             -0.267     2.005    
    SLICE_X114Y99        FDRE (Hold_fdre_C_D)         0.037     2.042    compBlock/PE18/mult_result_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                 -0.137    

Slack (VIOLATED) :        -0.132ns  (arrival time - required time)
  Source:                 compBlock/curReadAddr1Reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/currentBlock1/inst_ram/mem_reg_6/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.118ns (34.911%)  route 0.220ns (65.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    clk_IBUF_BUFG_inst/O
    SLICE_X22Y51         net (fo=21261, unset)        0.689     1.743    compBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y51         FDRE (Prop_fdre_C_Q)         0.118     1.861    compBlock/curReadAddr1Reg1_reg[0]/Q
    RAMB36_X1Y7          net (fo=29, unset)           0.220     2.081    compBlock/currentBlock1/inst_ram/I2[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y7          net (fo=21261, unset)        1.024     2.318    compBlock/currentBlock1/inst_ram/clk_IBUF_BUFG
                         clock pessimism             -0.287     2.030    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     2.213    compBlock/currentBlock1/inst_ram/mem_reg_6
  -------------------------------------------------------------------
                         required time                         -2.213    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                 -0.132    

Slack (VIOLATED) :        -0.126ns  (arrival time - required time)
  Source:                 compBlock/curWriteData0Reg0_reg[973]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/curWriteData0Reg1_reg[973]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.118ns (65.193%)  route 0.063ns (34.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    clk_IBUF_BUFG_inst/O
    SLICE_X142Y50        net (fo=21261, unset)        0.773     1.827    compBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y50        FDRE (Prop_fdre_C_Q)         0.118     1.945    compBlock/curWriteData0Reg0_reg[973]/Q
    SLICE_X141Y49        net (fo=1, unset)            0.063     2.008    compBlock/n_0_curWriteData0Reg0_reg[973]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    clk_IBUF_BUFG_inst/O
    SLICE_X141Y49        net (fo=21261, unset)        1.089     2.383    compBlock/clk_IBUF_BUFG
                         clock pessimism             -0.287     2.095    
    SLICE_X141Y49        FDRE (Hold_fdre_C_D)         0.039     2.134    compBlock/curWriteData0Reg1_reg[973]
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                 -0.126    

Slack (VIOLATED) :        -0.125ns  (arrival time - required time)
  Source:                 compBlock/curReadAddr1Reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/currentBlock1/inst_ram/mem_reg_6/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.118ns (34.203%)  route 0.227ns (65.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    clk_IBUF_BUFG_inst/O
    SLICE_X22Y51         net (fo=21261, unset)        0.689     1.743    compBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y51         FDRE (Prop_fdre_C_Q)         0.118     1.861    compBlock/curReadAddr1Reg1_reg[6]/Q
    RAMB36_X1Y7          net (fo=29, unset)           0.227     2.088    compBlock/currentBlock1/inst_ram/I2[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y7          net (fo=21261, unset)        1.024     2.318    compBlock/currentBlock1/inst_ram/clk_IBUF_BUFG
                         clock pessimism             -0.287     2.030    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     2.213    compBlock/currentBlock1/inst_ram/mem_reg_6
  -------------------------------------------------------------------
                         required time                         -2.213    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                 -0.125    

Slack (VIOLATED) :        -0.124ns  (arrival time - required time)
  Source:                 compBlock/curReadAddr1Reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/currentBlock1/inst_ram/mem_reg_7/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.118ns (33.333%)  route 0.236ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    clk_IBUF_BUFG_inst/O
    SLICE_X22Y51         net (fo=21261, unset)        0.689     1.743    compBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y51         FDRE (Prop_fdre_C_Q)         0.118     1.861    compBlock/curReadAddr1Reg1_reg[0]/Q
    RAMB36_X0Y9          net (fo=29, unset)           0.236     2.097    compBlock/currentBlock1/inst_ram/I2[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y9          net (fo=21261, unset)        1.032     2.326    compBlock/currentBlock1/inst_ram/clk_IBUF_BUFG
                         clock pessimism             -0.287     2.038    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     2.221    compBlock/currentBlock1/inst_ram/mem_reg_7
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                 -0.124    

Slack (VIOLATED) :        -0.124ns  (arrival time - required time)
  Source:                 compBlock/leftWriteData0Reg0_reg[837]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/leftWriteData0Reg1_reg[837]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.118ns (63.441%)  route 0.068ns (36.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    clk_IBUF_BUFG_inst/O
    SLICE_X44Y51         net (fo=21261, unset)        0.647     1.701    compBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.118     1.819    compBlock/leftWriteData0Reg0_reg[837]/Q
    SLICE_X44Y49         net (fo=1, unset)            0.068     1.887    compBlock/leftWriteData0Reg0[837]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    clk_IBUF_BUFG_inst/O
    SLICE_X44Y49         net (fo=21261, unset)        0.960     2.254    compBlock/clk_IBUF_BUFG
                         clock pessimism             -0.287     1.966    
    SLICE_X44Y49         FDRE (Hold_fdre_C_D)         0.045     2.011    compBlock/leftWriteData0Reg1_reg[837]
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                 -0.124    

Slack (VIOLATED) :        -0.123ns  (arrival time - required time)
  Source:                 DTU/rdata_store/q_reg[372]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/leftWriteData0Reg0_reg[692]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.129ns (53.527%)  route 0.112ns (46.473%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    clk_IBUF_BUFG_inst/O
    SLICE_X108Y50        net (fo=21261, unset)        0.719     1.773    DTU/rdata_store/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y50        FDRE (Prop_fdre_C_Q)         0.100     1.873    DTU/rdata_store/q_reg[372]/Q
    SLICE_X110Y49        net (fo=5, unset)            0.112     1.985    compBlock/PE21/ram_write_data[20]
    SLICE_X110Y49        LUT3 (Prop_lut3_I2_O)        0.029     2.014    compBlock/PE21/leftWriteData0Reg0[692]_i_1/O
    SLICE_X110Y49        net (fo=1, routed)           0.000     2.014    compBlock/p_0_in[692]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    clk_IBUF_BUFG_inst/O
    SLICE_X110Y49        net (fo=21261, unset)        1.035     2.329    compBlock/clk_IBUF_BUFG
                         clock pessimism             -0.287     2.041    
    SLICE_X110Y49        FDRE (Hold_fdre_C_D)         0.096     2.137    compBlock/leftWriteData0Reg0_reg[692]
  -------------------------------------------------------------------
                         required time                         -2.137    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                 -0.123    

Slack (VIOLATED) :        -0.122ns  (arrival time - required time)
  Source:                 compBlock/curReadAddr1Reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/currentBlock1/inst_ram/mem_reg_6/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.118ns (33.908%)  route 0.230ns (66.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    clk_IBUF_BUFG_inst/O
    SLICE_X20Y51         net (fo=21261, unset)        0.689     1.743    compBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.118     1.861    compBlock/curReadAddr1Reg1_reg[5]/Q
    RAMB36_X1Y7          net (fo=29, unset)           0.230     2.091    compBlock/currentBlock1/inst_ram/I2[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y7          net (fo=21261, unset)        1.024     2.318    compBlock/currentBlock1/inst_ram/clk_IBUF_BUFG
                         clock pessimism             -0.287     2.030    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     2.213    compBlock/currentBlock1/inst_ram/mem_reg_6
  -------------------------------------------------------------------
                         required time                         -2.213    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                 -0.122    

Slack (VIOLATED) :        -0.121ns  (arrival time - required time)
  Source:                 DTU/rdata_store/q_reg[381]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/leftWriteData0Reg0_reg[701]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.126ns (51.852%)  route 0.117ns (48.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    clk_IBUF_BUFG_inst/O
    SLICE_X108Y50        net (fo=21261, unset)        0.719     1.773    DTU/rdata_store/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y50        FDRE (Prop_fdre_C_Q)         0.100     1.873    DTU/rdata_store/q_reg[381]/Q
    SLICE_X110Y48        net (fo=5, unset)            0.117     1.990    compBlock/PE21/ram_write_data[29]
    SLICE_X110Y48        LUT3 (Prop_lut3_I2_O)        0.026     2.016    compBlock/PE21/leftWriteData0Reg0[701]_i_1/O
    SLICE_X110Y48        net (fo=1, routed)           0.000     2.016    compBlock/p_0_in[701]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    clk_IBUF_BUFG_inst/O
    SLICE_X110Y48        net (fo=21261, unset)        1.035     2.329    compBlock/clk_IBUF_BUFG
                         clock pessimism             -0.287     2.041    
    SLICE_X110Y48        FDRE (Hold_fdre_C_D)         0.096     2.137    compBlock/leftWriteData0Reg0_reg[701]
  -------------------------------------------------------------------
                         required time                         -2.137    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                 -0.121    

Slack (VIOLATED) :        -0.120ns  (arrival time - required time)
  Source:                 compBlock/leftReadAddr0Reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/leftBlock0/inst_ram/mem_reg_6/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.100ns (28.169%)  route 0.255ns (71.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    clk_IBUF_BUFG_inst/O
    SLICE_X23Y54         net (fo=21261, unset)        0.688     1.742    compBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDRE (Prop_fdre_C_Q)         0.100     1.842    compBlock/leftReadAddr0Reg1_reg[2]/Q
    RAMB36_X1Y8          net (fo=29, unset)           0.255     2.097    compBlock/leftBlock0/inst_ram/out[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y8          net (fo=21261, unset)        1.028     2.322    compBlock/leftBlock0/inst_ram/clk_IBUF_BUFG
                         clock pessimism             -0.287     2.034    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     2.217    compBlock/leftBlock0/inst_ram/mem_reg_6
  -------------------------------------------------------------------
                         required time                         -2.217    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                 -0.120    

Slack (VIOLATED) :        -0.119ns  (arrival time - required time)
  Source:                 DTU/rdata_store/q_reg[417]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/curWriteData0Reg0_reg[609]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.302%)  route 0.137ns (51.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    clk_IBUF_BUFG_inst/O
    SLICE_X121Y50        net (fo=21261, unset)        0.735     1.789    DTU/rdata_store/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y50        FDRE (Prop_fdre_C_Q)         0.100     1.889    DTU/rdata_store/q_reg[417]/Q
    SLICE_X126Y49        net (fo=5, unset)            0.137     2.026    compBlock/PE19/ram_write_data[1]
    SLICE_X126Y49        LUT3 (Prop_lut3_I2_O)        0.028     2.054    compBlock/PE19/curWriteData0Reg0[609]_i_1/O
    SLICE_X126Y49        net (fo=1, routed)           0.000     2.054    compBlock/curWriteData0Reg0[609]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    clk_IBUF_BUFG_inst/O
    SLICE_X126Y49        net (fo=21261, unset)        1.080     2.374    compBlock/clk_IBUF_BUFG
                         clock pessimism             -0.287     2.086    
    SLICE_X126Y49        FDRE (Hold_fdre_C_D)         0.087     2.173    compBlock/curWriteData0Reg0_reg[609]
  -------------------------------------------------------------------
                         required time                         -2.173    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                 -0.119    

Slack (VIOLATED) :        -0.116ns  (arrival time - required time)
  Source:                 compBlock/leftWriteAddr1Reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/leftBlock1/inst_ram/mem_reg_5/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.100ns (27.473%)  route 0.264ns (72.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    clk_IBUF_BUFG_inst/O
    SLICE_X15Y66         net (fo=21261, unset)        0.685     1.739    compBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.100     1.839    compBlock/leftWriteAddr1Reg1_reg[4]/Q
    RAMB36_X1Y9          net (fo=29, unset)           0.264     2.103    compBlock/leftBlock1/inst_ram/Q[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y9          net (fo=21261, unset)        1.030     2.324    compBlock/leftBlock1/inst_ram/clk_IBUF_BUFG
                         clock pessimism             -0.287     2.036    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.219    compBlock/leftBlock1/inst_ram/mem_reg_5
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                 -0.116    

Slack (VIOLATED) :        -0.116ns  (arrival time - required time)
  Source:                 compBlock/leftReadAddr1Reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/leftBlock1/inst_ram/mem_reg_5/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.118ns (33.053%)  route 0.239ns (66.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    clk_IBUF_BUFG_inst/O
    SLICE_X8Y51          net (fo=21261, unset)        0.691     1.745    compBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.118     1.863    compBlock/leftReadAddr1Reg1_reg[4]/Q
    RAMB36_X1Y9          net (fo=29, unset)           0.239     2.102    compBlock/leftBlock1/inst_ram/out[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y9          net (fo=21261, unset)        1.029     2.323    compBlock/leftBlock1/inst_ram/clk_IBUF_BUFG
                         clock pessimism             -0.287     2.035    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     2.218    compBlock/leftBlock1/inst_ram/mem_reg_5
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                 -0.116    

Slack (VIOLATED) :        -0.115ns  (arrival time - required time)
  Source:                 compBlock/curWriteAddr0Reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/currentBlock0/inst_ram/mem_reg_7/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.100ns (27.473%)  route 0.264ns (72.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    clk_IBUF_BUFG_inst/O
    SLICE_X21Y54         net (fo=21261, unset)        0.688     1.742    compBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y54         FDRE (Prop_fdre_C_Q)         0.100     1.842    compBlock/curWriteAddr0Reg1_reg[0]/Q
    RAMB36_X0Y8          net (fo=29, unset)           0.264     2.106    compBlock/currentBlock0/inst_ram/Q[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y8          net (fo=21261, unset)        1.032     2.326    compBlock/currentBlock0/inst_ram/clk_IBUF_BUFG
                         clock pessimism             -0.287     2.038    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.221    compBlock/currentBlock0/inst_ram/mem_reg_7
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                 -0.115    

Slack (VIOLATED) :        -0.115ns  (arrival time - required time)
  Source:                 compBlock/PE17/MUL/y_out_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/PE17/mult_result_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.000%)  route 0.100ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    clk_IBUF_BUFG_inst/O
    SLICE_X107Y103       net (fo=21261, unset)        0.666     1.720    compBlock/PE17/MUL/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y103       FDSE (Prop_fdse_C_Q)         0.100     1.820    compBlock/PE17/MUL/y_out_reg[23]/Q
    SLICE_X107Y99        net (fo=1, unset)            0.100     1.920    compBlock/PE17/mult_comp_result[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    clk_IBUF_BUFG_inst/O
    SLICE_X107Y99        net (fo=21261, unset)        0.962     2.256    compBlock/PE17/clk_IBUF_BUFG
                         clock pessimism             -0.267     1.988    
    SLICE_X107Y99        FDRE (Hold_fdre_C_D)         0.047     2.035    compBlock/PE17/mult_result_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                 -0.115    

Slack (VIOLATED) :        -0.114ns  (arrival time - required time)
  Source:                 compBlock/curReadAddr1Reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/currentBlock1/inst_ram/mem_reg_7/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.118ns (32.418%)  route 0.246ns (67.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    clk_IBUF_BUFG_inst/O
    SLICE_X22Y51         net (fo=21261, unset)        0.689     1.743    compBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y51         FDRE (Prop_fdre_C_Q)         0.118     1.861    compBlock/curReadAddr1Reg1_reg[6]/Q
    RAMB36_X0Y9          net (fo=29, unset)           0.246     2.107    compBlock/currentBlock1/inst_ram/I2[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y9          net (fo=21261, unset)        1.032     2.326    compBlock/currentBlock1/inst_ram/clk_IBUF_BUFG
                         clock pessimism             -0.287     2.038    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     2.221    compBlock/currentBlock1/inst_ram/mem_reg_7
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                 -0.114    

Slack (VIOLATED) :        -0.114ns  (arrival time - required time)
  Source:                 DTU/rdata_store/q_reg[417]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/leftWriteData0Reg0_reg[609]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.128ns (47.407%)  route 0.142ns (52.593%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    clk_IBUF_BUFG_inst/O
    SLICE_X121Y50        net (fo=21261, unset)        0.735     1.789    DTU/rdata_store/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y50        FDRE (Prop_fdre_C_Q)         0.100     1.889    DTU/rdata_store/q_reg[417]/Q
    SLICE_X126Y48        net (fo=5, unset)            0.142     2.031    compBlock/PE19/ram_write_data[1]
    SLICE_X126Y48        LUT3 (Prop_lut3_I2_O)        0.028     2.059    compBlock/PE19/leftWriteData0Reg0[609]_i_1/O
    SLICE_X126Y48        net (fo=1, routed)           0.000     2.059    compBlock/p_0_in[609]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AF30                                              0.000     0.000    clk
    AF30                 net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    clk_IBUF_BUFG_inst/O
    SLICE_X126Y48        net (fo=21261, unset)        1.080     2.374    compBlock/clk_IBUF_BUFG
                         clock pessimism             -0.287     2.086    
    SLICE_X126Y48        FDRE (Hold_fdre_C_D)         0.087     2.173    compBlock/leftWriteData0Reg0_reg[609]
  -------------------------------------------------------------------
                         required time                         -2.173    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                 -0.114    




