
#ifndef __GEN13MMIO_H__
#define __GEN13MMIO_H__

#include "..\\CommonMMIO.h"
#include "Gen13CommonInterruptRegisters.h"

#define DDI_AUX_CTL_A_GEN13 0x64010
#define DDI_AUX_CTL_B_GEN13 0x64110
#define DDI_AUX_CTL_C_GEN13 0x64210
#define DDI_AUX_CTL_TC1_GEN13 0x64310
#define DDI_AUX_CTL_TC2_GEN13 0x64410
#define DDI_AUX_CTL_TC3_GEN13 0x64510
#define DDI_AUX_CTL_TC4_GEN13 0x64610
#define DDI_AUX_CTL_D_GEN13 0x64710
#define DDI_AUX_CTL_E_GEN13 0x64810

#define DDI_AUX_DATA_A_START_GEN13 0x64014 // 64014h - 64027h
#define DDI_AUX_DATA_A_END_GEN13 0x64024

#define DDI_AUX_DATA_B_START_GEN13 0x64114 // 64114h - 64127h
#define DDI_AUX_DATA_B_END_GEN13 0x64124

#define DDI_AUX_DATA_C_START_GEN13 0x64214 // 64214h - 64227h
#define DDI_AUX_DATA_C_END_GEN13 0x64224

#define DDI_AUX_DATA_TC1_START_GEN13 0x64314 // 64314h - 64327h
#define DDI_AUX_DATA_TC1_END_GEN13 0x64324

#define DDI_AUX_DATA_TC2_START_GEN13 0x64414 // 64414h - 64427h
#define DDI_AUX_DATA_TC2_END_GEN13 0x64424

#define DDI_AUX_DATA_TC3_START_GEN13 0x64514 // 64514h - 64527h
#define DDI_AUX_DATA_TC3_END_GEN13 0x64524

#define DDI_AUX_DATA_TC4_START_GEN13 0x64614 // 64614h - 64627h
#define DDI_AUX_DATA_TC4_END_GEN13 0x64624

#define DDI_AUX_DATA_D_START_GEN13 0x64714 // 64714h - 64727h
#define DDI_AUX_DATA_D_END_GEN13 0x64724

#define DDI_AUX_DATA_E_START_GEN13 0x64814 // 64814h - 64827h
#define DDI_AUX_DATA_E_END_GEN13 0x64824

#define GMBUS0 0xC5100
#define GMBUS1 0xC5104
#define GMBUS2 0xC5108
#define GMBUS3 0xC510C
#define GMBUS4 0xC5110
#define GMBUS5 0xC5120

/* Common MMIO Read/Write handlers used across Gen13*/
BOOLEAN GEN13_CMN_MMIOHANDLERS_MasterInterruptCtlMMIOReadHandler(PMMIO_HANDLER_INFO pstMMIOHandlerInfo, ULONG ulMMIOOffset, PULONG pulReadData, PREGRW_EXEC_SITE peRegRWExecSite);
BOOLEAN GEN13_CMN_MMIOHANDLERS_MasterInterruptCtlMMIOWriteHandler(PMMIO_HANDLER_INFO pstMMIOHandlerInfo, ULONG ulMMIOOffset, ULONG ulWriteData, PREGRW_EXEC_SITE peRegRWExecSite);
BOOLEAN GEN13_CMN_MMIOHANDLERS_DisplayInterruptCtlMMIOReadHandler(PMMIO_HANDLER_INFO pstMMIOHandlerInfo, ULONG ulMMIOOffset, PULONG pulReadData, PREGRW_EXEC_SITE peRegRWExecSite);
BOOLEAN GEN13_CMN_MMIOHANDLERS_DisplayInterruptCtlMMIOWriteHandler(PMMIO_HANDLER_INFO pstMMIOHandlerInfo, ULONG ulMMIOOffset, ULONG ulWriteData, PREGRW_EXEC_SITE peRegRWExecSite);
BOOLEAN GEN13_CMN_MMIOHANDLERS_HotPlugIIRMMIOWriteHandler(PMMIO_HANDLER_INFO pstMMIOHandlerInfo, ULONG ulMMIOOffset, ULONG ulWriteData, PREGRW_EXEC_SITE peRegRWExecSite);
BOOLEAN GEN13_CMN_MMIOHANDLERS_DEHotPlugIIRMMIOWriteHandler(PMMIO_HANDLER_INFO pstMMIOHandlerInfo, ULONG ulMMIOOffset, ULONG ulWriteData, PREGRW_EXEC_SITE peRegRWExecSite);
BOOLEAN GEN13_CMN_MMIOHANDLERS_MgPhyLanesMMIOWriteHandler(PMMIO_HANDLER_INFO pstMMIOHandlerInfo, ULONG ulMMIOOffset, ULONG ulWriteData, PREGRW_EXEC_SITE peRegRWExecSite);
BOOLEAN GEN13_CMN_MMIOHANDLERS_GetPinAssignedfromphyMMIOReadHandlers(PMMIO_HANDLER_INFO pstMMIOHandlerInfo, ULONG ulMMIOOffset, PULONG pulReadData,
                                                                     PREGRW_EXEC_SITE peRegRWExecSite);
BOOLEAN GEN13_CMN_MMIOHANDLERS_GetLanesAssignedfromDKLPhyMMIOReadHandler(PMMIO_HANDLER_INFO pstMMIOHandlerInfo, ULONG ulMMIOOffset, PULONG pulReadData,
                                                                         PREGRW_EXEC_SITE peRegRWExecSite);
#endif // !__GEN13MMIO_H__
