
                                 Formality (R)

                 Version V-2023.12 for linux64 - Nov 16, 2023 

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement onz
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Build: 8560677
Hostname: vm_yangdilyu
Current time: Mon Mar 25 16:41:20 2024

Loading db file '/hpc/Edatools/synopsys/formality/V-2023.12/libraries/syn/gtech.db'

Script: verify.fms

set_mismatch_message_filter -warn FMR_ELAB-147
1
set_mismatch_message_filter -warn FMR_VLOG-038
Info:  'FMR_VLOG-038' is not a permitted message identifier.
0
set hdlin_error_on_mismatch_message false
Info:  Use of 'hdlin_error_on_mismatch_message' is deprecated,  using 'set_mismatch_message_filter -warn' instead.
false
read_verilog -r /hpc/home/connect.zzheng989/researchlib/FlattenRTL/tests/regression/rocket/f_rocket.v
No target library specified, default is WORK
Loading verilog file '/hpc/home/connect.zzheng989/researchlib/FlattenRTL/tests/regression/rocket/f_rocket.v'
Current container set to 'r'
1
set_top ExampleRocketSystem
Setting top design to 'r:/WORK/ExampleRocketSystem'
Status:   Elaborating design ExampleRocketSystem   ...  
Status:   Elaborating design IntXbar   ...  
Status:   Elaborating design IntSyncAsyncCrossingSink   ...  
Status:   Elaborating design SynchronizerShiftReg_w2_d3   ...  
Status:   Elaborating design NonSyncResetSynchronizerPrimitiveShiftReg_d3   ...  
Status:   Elaborating design SimpleClockGroupSource   ...  
Status:   Elaborating design SystemBus   ...  
Status:   Elaborating design FixedClockBroadcast   ...  
Status:   Elaborating design TLXbar   ...  
Status:   Elaborating design TLMonitor   ...  
Status:   Elaborating design plusarg_reader  FORMAT="tilelink_timeout=%d", WIDTH=32, DEFAULT=0 ...  
Information: Created design named 'plusarg_reader_FORMATtilelink_timeout=%d_WIDTH32_DEFAULT0'. (FE-LINK-13)
Status:   Elaborating design TLMonitor_1   ...  
Status:   Elaborating design TLFIFOFixer   ...  
Status:   Elaborating design TLMonitor_2   ...  
Status:   Elaborating design TLMonitor_3   ...  
Status:   Elaborating design TLInterconnectCoupler_4   ...  
Status:   Elaborating design AXI4Buffer   ...  
Status:   Elaborating design Queue   ...  
Status:   Elaborating design ram_2x4   ...  
Status:   Elaborating design ram_addr_2x31   ...  
Status:   Elaborating design ram_2x8   ...  
Status:   Elaborating design ram_2x3   ...  
Status:   Elaborating design ram_2x2   ...  
Status:   Elaborating design ram_2x1   ...  
Status:   Elaborating design Queue_1   ...  
Status:   Elaborating design ram_data_2x64   ...  
Status:   Elaborating design Queue_2   ...  
Status:   Elaborating design Queue_4   ...  
Status:   Elaborating design AXI4UserYanker   ...  
Status:   Elaborating design Queue_5   ...  
Status:   Elaborating design Queue_6   ...  
Status:   Elaborating design ram_8x9   ...  
Status:   Elaborating design AXI4Deinterleaver   ...  
Status:   Elaborating design Queue_15   ...  
Status:   Elaborating design ram_id_8x4   ...  
Status:   Elaborating design ram_data_8x64   ...  
Status:   Elaborating design ram_resp_8x2   ...  
Status:   Elaborating design ram_last_8x1   ...  
Status:   Elaborating design AXI4IdIndexer   ...  
Status:   Elaborating design TLToAXI4   ...  
Status:   Elaborating design TLMonitor_4   ...  
Status:   Elaborating design Queue_20   ...  
Status:   Elaborating design Queue_21   ...  
Status:   Elaborating design PeripheryBus   ...  
Status:   Elaborating design TLBuffer_2   ...  
Status:   Elaborating design TLMonitor_5   ...  
Status:   Elaborating design Queue_22   ...  
Status:   Elaborating design ram_addr_2x32   ...  
Status:   Elaborating design Queue_23   ...  
Status:   Elaborating design TLInterconnectCoupler_5   ...  
Status:   Elaborating design TLBuffer_3   ...  
Status:   Elaborating design TLMonitor_6   ...  
Status:   Elaborating design TLFIFOFixer_2   ...  
Status:   Elaborating design TLMonitor_7   ...  
Status:   Elaborating design AXI4ToTL   ...  
Status:   Elaborating design Queue_26   ...  
Status:   Elaborating design Queue_27   ...  
Status:   Elaborating design AXI4UserYanker_1   ...  
Status:   Elaborating design Queue_28   ...  
Status:   Elaborating design ram_4x8   ...  
Status:   Elaborating design AXI4Fragmenter   ...  
Status:   Elaborating design Queue_32   ...  
Status:   Elaborating design Queue_34   ...  
Status:   Elaborating design AXI4IdIndexer_1   ...  
Status:   Elaborating design PeripheryBus_1   ...  
Status:   Elaborating design FixedClockBroadcast_3   ...  
Status:   Elaborating design TLFIFOFixer_3   ...  
Status:   Elaborating design TLMonitor_8   ...  
Status:   Elaborating design TLXbar_5   ...  
Status:   Elaborating design TLMonitor_9   ...  
Status:   Elaborating design TLBuffer_4   ...  
Status:   Elaborating design TLMonitor_10   ...  
Status:   Elaborating design Queue_35   ...  
Status:   Elaborating design ram_source_2x5   ...  
Status:   Elaborating design ram_address_2x28   ...  
Status:   Elaborating design Queue_36   ...  
Status:   Elaborating design TLAtomicAutomata_1   ...  
Status:   Elaborating design TLMonitor_11   ...  
Status:   Elaborating design ErrorDeviceWrapper   ...  
Status:   Elaborating design TLError   ...  
Status:   Elaborating design TLMonitor_12   ...  
Status:   Elaborating design Queue_37   ...  
Status:   Elaborating design TLBuffer_5   ...  
Status:   Elaborating design TLMonitor_13   ...  
Status:   Elaborating design Queue_38   ...  
Status:   Elaborating design ram_address_2x14   ...  
Status:   Elaborating design TLInterconnectCoupler_7   ...  
Status:   Elaborating design TLFragmenter   ...  
Status:   Elaborating design TLMonitor_14   ...  
Status:   Elaborating design Repeater   ...  
Status:   Elaborating design TLInterconnectCoupler_8   ...  
Status:   Elaborating design TLFragmenter_1   ...  
Status:   Elaborating design TLMonitor_15   ...  
Status:   Elaborating design Repeater_1   ...  
Status:   Elaborating design TLInterconnectCoupler_10   ...  
Status:   Elaborating design TLFragmenter_2   ...  
Status:   Elaborating design TLMonitor_16   ...  
Status:   Elaborating design Repeater_2   ...  
Status:   Elaborating design TLInterconnectCoupler_11   ...  
Status:   Elaborating design TLFragmenter_3   ...  
Status:   Elaborating design TLMonitor_17   ...  
Status:   Elaborating design Repeater_3   ...  
Status:   Elaborating design MemoryBus   ...  
Status:   Elaborating design TLFIFOFixer_4   ...  
Status:   Elaborating design TLMonitor_18   ...  
Status:   Elaborating design ProbePicker   ...  
Status:   Elaborating design TLMonitor_19   ...  
Status:   Elaborating design TLInterconnectCoupler_12   ...  
Status:   Elaborating design AXI4UserYanker_2   ...  
Status:   Elaborating design Queue_40   ...  
Status:   Elaborating design ram_8x14   ...  
Status:   Elaborating design AXI4IdIndexer_2   ...  
Status:   Elaborating design TLToAXI4_1   ...  
Status:   Elaborating design TLMonitor_20   ...  
Status:   Elaborating design Queue_73   ...  
Status:   Elaborating design CoherenceManagerWrapper   ...  
Status:   Elaborating design TLBroadcast   ...  
Status:   Elaborating design TLMonitor_21   ...  
Status:   Elaborating design BroadcastFilter   ...  
Status:   Elaborating design TLBroadcastTracker   ...  
Status:   Elaborating design Queue_74   ...  
Status:   Elaborating design ram_8x72   ...  
Status:   Elaborating design TLBroadcastTracker_1   ...  
Status:   Elaborating design TLBroadcastTracker_2   ...  
Status:   Elaborating design TLBroadcastTracker_3   ...  
Status:   Elaborating design BankBinder   ...  
Status:   Elaborating design TLMonitor_22   ...  
Status:   Elaborating design TilePRCIDomain   ...  
Status:   Elaborating design RocketTile   ...  
Status:   Elaborating design TLXbar_8   ...  
Status:   Elaborating design TLMonitor_23   ...  
Status:   Elaborating design TLMonitor_24   ...  
Status:   Elaborating design IntXbar_1   ...  
Status:   Elaborating design DCache   ...  
Status:   Elaborating design PMPChecker   ...  
Status:   Elaborating design OptimizationBarrier   ...  
Status:   Elaborating design tag_array_0_64x22   ...  
Status:   Elaborating design DCacheDataArray   ...  
Status:   Elaborating design data_arrays_0_512x64   ...  
Status:   Elaborating design AMOALU   ...  
Status:   Elaborating design Frontend   ...  
Status:   Elaborating design ICache   ...  
Status:   Elaborating design tag_array_0_64x21   ...  
Status:   Elaborating design data_arrays_512x32   ...  
Status:   Elaborating design ShiftQueue   ...  
Status:   Elaborating design TLB_1   ...  
Status:   Elaborating design PMPChecker_2   ...  
Status:   Elaborating design HellaCacheArbiter   ...  
Status:   Elaborating design PTW   ...  
Status:   Elaborating design Arbiter   ...  
Status:   Elaborating design Rocket   ...  
Status:   Elaborating design IBuf   ...  
Status:   Elaborating design RVCExpander   ...  
Status:   Elaborating design rf_31x64   ...  
Warning: Index may take values outside array bound, may cause simulation mismatch .. (Signal: Memory Block: /rf_31x64 File: /hpc/home/connect.zzheng989/researchlib/FlattenRTL/tests/regression/rocket/f_rocket.v Line: 20711)  (FMR_ELAB-147)
Warning: Index may take values outside array bound, may cause simulation mismatch .. (Signal: Memory Block: /rf_31x64 File: /hpc/home/connect.zzheng989/researchlib/FlattenRTL/tests/regression/rocket/f_rocket.v Line: 20712)  (FMR_ELAB-147)
Status:   Elaborating design CSRFile   ...  
Status:   Elaborating design BreakpointUnit   ...  
Status:   Elaborating design ALU   ...  
Status:   Elaborating design MulDiv   ...  
Status:   Elaborating design PlusArgTimeout   ...  
Status:   Elaborating design plusarg_reader  FORMAT="max_core_cycles=%d", WIDTH=32, DEFAULT=0 ...  
Information: Created design named 'plusarg_reader_FORMATmax_core_cycles=%d_WIDTH32_DEFAULT0'. (FE-LINK-13)
Status:   Elaborating design TLBuffer_10   ...  
Status:   Elaborating design TLMonitor_25   ...  
Status:   Elaborating design Queue_78   ...  
Status:   Elaborating design Queue_79   ...  
Status:   Elaborating design Queue_80   ...  
Status:   Elaborating design ram_2x52   ...  
Status:   Elaborating design Queue_81   ...  
Status:   Elaborating design Queue_82   ...  
Status:   Elaborating design IntSyncAsyncCrossingSink_1   ...  
Status:   Elaborating design SynchronizerShiftReg_w1_d3   ...  
Status:   Elaborating design IntSyncSyncCrossingSink   ...  
Status:   Elaborating design IntSyncSyncCrossingSink_1   ...  
Status:   Elaborating design IntSyncCrossingSource_1   ...  
Status:   Elaborating design AsyncResetRegVec_w1_i0   ...  
Status:   Elaborating design ClockSinkDomain   ...  
Status:   Elaborating design TLPLIC   ...  
Status:   Elaborating design TLMonitor_26   ...  
Status:   Elaborating design LevelGateway   ...  
Status:   Elaborating design PLICFanIn   ...  
Status:   Elaborating design Queue_83   ...  
Status:   Elaborating design CLINT   ...  
Status:   Elaborating design TLMonitor_27   ...  
Status:   Elaborating design BundleBridgeNexus_15   ...  
Status:   Elaborating design TLDebugModule   ...  
Status:   Elaborating design TLDebugModuleOuterAsync   ...  
Status:   Elaborating design TLXbar_10   ...  
Status:   Elaborating design TLMonitor_28   ...  
Status:   Elaborating design DMIToTL   ...  
Status:   Elaborating design TLDebugModuleOuter   ...  
Status:   Elaborating design TLMonitor_29   ...  
Status:   Elaborating design IntSyncCrossingSource_4   ...  
Status:   Elaborating design TLBusBypass   ...  
Status:   Elaborating design TLBusBypassBar   ...  
Status:   Elaborating design TLMonitor_30   ...  
Status:   Elaborating design TLError_1   ...  
Status:   Elaborating design TLMonitor_31   ...  
Status:   Elaborating design TLAsyncCrossingSource   ...  
Status:   Elaborating design TLMonitor_32   ...  
Status:   Elaborating design AsyncQueueSource   ...  
Status:   Elaborating design AsyncResetSynchronizerShiftReg_w1_d3_i0   ...  
Status:   Elaborating design AsyncResetSynchronizerPrimitiveShiftReg_d3_i0   ...  
Status:   Elaborating design AsyncValidSync   ...  
Status:   Elaborating design AsyncResetSynchronizerShiftReg_w1_d3_i0_1   ...  
Status:   Elaborating design AsyncQueueSink   ...  
Status:   Elaborating design ClockCrossingReg_w43   ...  
Status:   Elaborating design AsyncQueueSource_1   ...  
Status:   Elaborating design TLDebugModuleInnerAsync   ...  
Status:   Elaborating design TLDebugModuleInner   ...  
Status:   Elaborating design TLMonitor_33   ...  
Status:   Elaborating design TLMonitor_34   ...  
Status:   Elaborating design TLAsyncCrossingSink   ...  
Status:   Elaborating design AsyncQueueSink_1   ...  
Status:   Elaborating design ClockCrossingReg_w55   ...  
Status:   Elaborating design AsyncQueueSource_2   ...  
Status:   Elaborating design AsyncQueueSink_2   ...  
Status:   Elaborating design ClockCrossingReg_w15   ...  
Status:   Elaborating design IntSyncCrossingSource_5   ...  
Status:   Elaborating design AsyncResetRegVec_w2_i0   ...  
Status:   Elaborating design ClockSinkDomain_1   ...  
Status:   Elaborating design TLROM   ...  
Status:   Elaborating design TLMonitor_35   ...  
Status:  Implementing inferred operators...
Top design set to 'r:/WORK/ExampleRocketSystem' with warnings
   ATTENTION: RTL interpretation messages were produced during link.
              Verification results may disagree with a logic simulator.

************ RTL Interpretation Summary ************
************ Design: r:/WORK/ExampleRocketSystem
2 FMR_ELAB-147 messages produced    

Please refer to the Formality log file for more details,
or execute report_hdlin_mismatches.
****************************************************

Reference design set to 'r:/WORK/ExampleRocketSystem'
1
read_verilog -i /hpc/home/connect.zzheng989/researchlib/FlattenRTL/tests/regression/rocket/tmp/rocket.v
No target library specified, default is WORK
Loading verilog file '/hpc/home/connect.zzheng989/researchlib/FlattenRTL/tests/regression/rocket/tmp/rocket.v'
Current container set to 'i'
1
set_top ExampleRocketSystem
Setting top design to 'i:/WORK/ExampleRocketSystem'
Status:   Elaborating design ExampleRocketSystem   ...  
Warning: Index may take values outside array bound, may cause simulation mismatch .. (Signal: tile_prci_domain_tile_reset_domain_tile_core_rf_ext_Memory Block: /ExampleRocketSystem File: /hpc/home/connect.zzheng989/researchlib/FlattenRTL/tests/regression/rocket/tmp/rocket.v Line: 34156)  (FMR_ELAB-147)
Warning: Index may take values outside array bound, may cause simulation mismatch .. (Signal: tile_prci_domain_tile_reset_domain_tile_core_rf_ext_Memory Block: /ExampleRocketSystem File: /hpc/home/connect.zzheng989/researchlib/FlattenRTL/tests/regression/rocket/tmp/rocket.v Line: 34157)  (FMR_ELAB-147)
Status:  Implementing inferred operators...
Top design set to 'i:/WORK/ExampleRocketSystem' with warnings
   ATTENTION: RTL interpretation messages were produced during link.
              Verification results may disagree with a logic simulator.

************ RTL Interpretation Summary ************
************ Design: i:/WORK/ExampleRocketSystem
2 FMR_ELAB-147 messages produced    

Please refer to the Formality log file for more details,
or execute report_hdlin_mismatches.
****************************************************

Implementation design set to 'i:/WORK/ExampleRocketSystem'
1
verify
Reference design is 'r:/WORK/ExampleRocketSystem'
Implementation design is 'i:/WORK/ExampleRocketSystem'
Status:  Checking designs...
Status:  Building verification models...
    Info:  Constant registers have been identified that were initialized by some objects that were assumed to toggle.
           For more info use commands: report_potentially_constant_registers  and report_init_toggle_objects
Status:  Matching...
    
*********************************** Matching Results ***********************************    
 89141 Compare points matched by name    
 0 Compare points matched by signature analysis    
 0 Compare points matched by topology    
 400 Matched primary inputs, black-box outputs    
 0(0) Unmatched reference(implementation) compare points    
 0(0) Unmatched reference(implementation) primary inputs, black-box outputs    
****************************************************************************************

Status:  Verifying...
.. 0F/0A/89141P/0U (100% Verification completed) 03/25/24 16:48 5084MB/ 419sec (35.9 hrs until timeout)


************ RTL Interpretation Summary ************
************ Reference:      r:/WORK/ExampleRocketSystem
2 FMR_ELAB-147 messages produced    
************ Implementation: i:/WORK/ExampleRocketSystem
2 FMR_ELAB-147 messages produced    

Please refer to the Formality log file for more details,
or execute report_hdlin_mismatches.
****************************************************


********************************* Verification Results *********************************
Verification SUCCEEDED
   ATTENTION: RTL interpretation messages were produced during link
              of reference and implementation designs.
              Verification results may disagree with a logic simulator.
-----------------------------------------------------------------------
 Reference design: r:/WORK/ExampleRocketSystem
 Implementation design: i:/WORK/ExampleRocketSystem
 89141 Passing compare points
----------------------------------------------------------------------------------------
Matched Compare Points     BBPin    Loop   BBNet     Cut    Port     DFF     LAT   TOTAL
----------------------------------------------------------------------------------------
Passing (equivalent)           0       0       0       0     526   88615       0   89141
Failing (not equivalent)       0       0       0       0       0       0       0       0
Not Compared
  Constant reg                                                        54       0      54
  Unread                       0       0       0       0       0   35788       0   35788
****************************************************************************************
1
report_unverified_points 
**************************************************
Report         : unverified_points

Reference      : r:/WORK/ExampleRocketSystem
Implementation : i:/WORK/ExampleRocketSystem
Version        : V-2023.12
Date           : Mon Mar 25 16:48:23 2024
**************************************************

No unverified compare points.

1
exit

Maximum memory usage for this session: 5084 MB
CPU usage for this session: 421.72 seconds ( 0.12 hours )
Current time: Mon Mar 25 16:48:23 2024
Elapsed time: 424 seconds ( 0.12 hours )

Thank you for using Formality (R)!
