{"vcs1":{"timestamp_begin":1684262949.529039882, "rt":1.31, "ut":0.36, "st":0.22}}
{"vcselab":{"timestamp_begin":1684262950.931114452, "rt":1.23, "ut":0.44, "st":0.17}}
{"link":{"timestamp_begin":1684262952.234052357, "rt":0.46, "ut":0.23, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684262948.885064668}
{"VCS_COMP_START_TIME": 1684262948.885064668}
{"VCS_COMP_END_TIME": 1684262954.308248437}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330388}}
{"stitch_vcselab": {"peak_mem": 211888}}
