/******************************************************************************
 *  Copyright (C) 2021 Broadcom. The term "Broadcom" refers to Broadcom Inc. and/or its subsidiaries.
 *
 * <:label-BRCM:2022:DUAL/GPL:standard
 * 
 * Unless you and Broadcom execute a separate written software license
 * agreement governing use of this software, this software is licensed
 * to you under the terms of the GNU General Public License version 2
 * (the "GPL"), available at http://www.broadcom.com/licenses/GPLv2.php,
 * with the following added to such license:
 * 
 *    As a special exception, the copyright holders of this software give
 *    you permission to link this software with independent modules, and
 *    to copy and distribute the resulting executable under terms of your
 *    choice, provided that you also meet, for each linked independent
 *    module, the terms and conditions of the license of that module.
 *    An independent module is a module which is not derived from this
 *    software.  The special exception does not apply to any modifications
 *    of the software.
 * 
 * Not withstanding the above, under no circumstances may you combine
 * this software in any way with any other Broadcom software provided
 * under a license other than the GPL, without Broadcom's express prior
 * written consent.
 * 
 * :>
 *
 * Module Description:
 *
 *                      !!! DO NOT EDIT THIS FILE DIRECTLY !!!
 *
 * This module was generated automatically with RDB source input files.
 * You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://confluence.broadcom.com/pages/viewpage.action?spaceKey=BCGRDB&title=RDB+%28Confluence%29+Home
 *
 * Date:             Generated on               Tue Nov 30 14:58:39 2021
 *                   Full Compile MD5 Checksum  76b8a32dee8db5f48c3a89e0a6278540
 *                     (minus title and desc)
 *                   MD5 Checksum               7dcf8d7f58b10ccb563b99b1683d60ae
 *
 * lock_release:     n/a
 *
 * Command Line:     /tools/dvtsw/current/Linux/combo_header.pl --multi --style=hydra --output_file=bchp /lwork/CPE/ni889281/bld5_1/depot/CommEngine/widgets/tools/hal_generator/BCM6888_A0_MACSEC/BCM6888_A0/config/ru_gen/BCM6888_A0.rdb
 *
 * Compiled with:    RDB Utility                combo_header.pl
 *                   RDB.pm                     3676
 *                   unknown                    unknown
 *                   Perl Interpreter           5.026000
 *                   Operating System           linux
 *                   Script Source              r_3688/Linux/combo_header.pl
 *                   DVTSWVER                   LOCAL r_3688/Linux/combo_header.pl
 *
 *
 *******************************************************************************/

#ifndef BCHP_MACSEC_GENERAL_H__
#define BCHP_MACSEC_GENERAL_H__

/***************************************************************************
 *MACSEC_GENERAL
 ***************************************************************************/
#define BCHP_MACSEC_GENERAL_MACSEC_VERSION_ID    0x83704804 /* [RO][32] Version ID Register */
#define BCHP_MACSEC_GENERAL_MACSEC_GEN_CTRL      0x8370480c /* [RW][32] MACSEC General Control Register */
#define BCHP_MACSEC_GENERAL_MACSEC_TDM_WRAP_PTR  0x83704814 /* [RW][32] MACSEC General Control Register */
#define BCHP_MACSEC_GENERAL_MACSEC_SECTAG_ETYPE  0x83704818 /* [RW][64] The SecTAG Ethertype 0-3 Register */
#define BCHP_MACSEC_GENERAL_MACSEC_TIME_TICK     0x83704824 /* [RW][32] MACsec Time Tick Register */
#define BCHP_MACSEC_GENERAL_MACSEC_TIME_TICK_CTRL 0x83704828 /* [RW][64] MACsec Time Tick Control Register */
#define BCHP_MACSEC_GENERAL_MACSEC_CURRENT_TIMER 0x83704830 /* [RO][64] Read the current value of the MACSEC_HIGH_TICK_TIMER and MACSEC_LOW_TICK_TIMER Register */
#define BCHP_MACSEC_GENERAL_MACSEC_HW_RESET_CONTROL 0x8370483c /* [RW][32] MACSEC Memory initialization Register */
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL      0x83704844 /* [RW][32] MACSEC ECC control Register */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE   0x83704848 /* [RW][64] MACsec interrupt enable Register */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS   0x83704850 /* [RW][64] MACsec interrupt status Register */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE 0x8370485c /* [RW][32] MACsec MIB interrupt enable register. Leaf level IMR to generate interrupt to top level ISR Register */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS 0x83704864 /* [RO][32] MACsec MIB interrupt status register. Leaf level ISR to generate interrupt to top level ISR Register */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_1    0x83704868 /* [RW][64] Memory Control Register 1 Register */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_2    0x83704870 /* [RW][64] Memory Control Register 2 Register */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_3    0x83704878 /* [RW][64] Memory Control Register 3 Register */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_4    0x83704880 /* [RW][64] Memory Control Register 4 Register */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_5    0x83704888 /* [RW][64] Memory Control Register 5 Register */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_6    0x83704890 /* [RW][64] Memory Control Register 6 Register */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_7    0x83704898 /* [RW][64] Memory Control Register 7 Register */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_8    0x837048a0 /* [RW][64] Memory Control Register 8 Register */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_FIFO_COUNT 0x837048a8 /* [RO][64] Gives the current number of valid entries in differernt ROLLOVER/EXPIRY FIFOs Register */
#define BCHP_MACSEC_GENERAL_ESEC_MIB_MISC_ECC_STATUS 0x837048b4 /* [RW][32] ECC Status Register. These bits are sticky by nature, and cleared-on-read. Register */
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SC_UnCtrl_ECC_STATUS 0x837048bc /* [RW][32] ECC Status Register. These bits are sticky by nature, and cleared-on-read. Register */
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SC_Ctrl_ECC_STATUS 0x837048c4 /* [RW][32] ECC Status Register. These bits are sticky by nature, and cleared-on-read. Register */
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SC_ECC_STATUS 0x837048cc /* [RW][32] ECC Status Register. These bits are sticky by nature, and cleared-on-read. Register */
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SA_ECC_STATUS 0x837048d4 /* [RW][32] ECC Status Register. These bits are sticky by nature, and cleared-on-read. Register */
#define BCHP_MACSEC_GENERAL_ISEC_SPTCAM_HIT_COUNT_ECC_STATUS 0x837048dc /* [RW][32] ECC Status Register. These bits are sticky by nature, and cleared-on-read. Register */
#define BCHP_MACSEC_GENERAL_ISEC_SCTCAM_HIT_COUNT_ECC_STATUS 0x837048e4 /* [RW][32] ECC Status Register. These bits are sticky by nature, and cleared-on-read. Register */
#define BCHP_MACSEC_GENERAL_ISEC_PORT_COUNTERS_ECC_STATUS 0x837048ec /* [RW][32] ECC Status Register. These bits are sticky by nature, and cleared-on-read. Register */
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SP_UNCTRL_ECC_STATUS 0x837048f4 /* [RW][32] ECC Status Register. These bits are sticky by nature, and cleared-on-read. Register */
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SP_CTRL_1_ECC_STATUS 0x837048fc /* [RW][32] ECC Status Register. These bits are sticky by nature, and cleared-on-read. Register */
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SP_CTRL_2_ECC_STATUS 0x83704904 /* [RW][32] ECC Status Register. These bits are sticky by nature, and cleared-on-read. Register */
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SC_ECC_STATUS 0x8370490c /* [RW][32] ECC Status Register. These bits are sticky by nature, and cleared-on-read. Register */
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SA_ECC_STATUS 0x83704914 /* [RW][32] ECC Status Register. These bits are sticky by nature, and cleared-on-read. Register */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_MODE      0x8370491c /* [RW][32] MIB configuration register for clear-on-read and saturation/rollover behavior Register */
#define BCHP_MACSEC_GENERAL_MACSEC_SPARE         0x83704920 /* [RW][64] MACSec Spare Register */

#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_WIDTH        64 /* [RW][64] MACsec interrupt enable Register */
#define BCHP_MACSEC_GENERAL_MACSEC_HW_RESET_CONTROL_WIDTH   32 /* [RW][32] MACSEC Memory initialization Register */
#define BCHP_MACSEC_GENERAL_MACSEC_TDM_WRAP_PTR_WIDTH		32/* [RW][32] MACSEC General Control Register */

/***************************************************************************
 *MACSEC_VERSION_ID - Version ID Register
 ***************************************************************************/
/* MACSEC_GENERAL :: MACSEC_VERSION_ID :: MACSEC_VERSION [31:00] */
#define BCHP_MACSEC_GENERAL_MACSEC_VERSION_ID_MACSEC_VERSION_MASK  0xffffffffu
#define BCHP_MACSEC_GENERAL_MACSEC_VERSION_ID_MACSEC_VERSION_SHIFT 0
#define BCHP_MACSEC_GENERAL_MACSEC_VERSION_ID_MACSEC_VERSION_DEFAULT 0x0800a011

/***************************************************************************
 *MACSEC_GEN_CTRL - MACSEC General Control Register
 ***************************************************************************/
/* MACSEC_GENERAL :: MACSEC_GEN_CTRL :: reserved0 [31:01] */
#define BCHP_MACSEC_GENERAL_MACSEC_GEN_CTRL_reserved0_MASK         0xfffffffeu
#define BCHP_MACSEC_GENERAL_MACSEC_GEN_CTRL_reserved0_SHIFT        1

/* MACSEC_GENERAL :: MACSEC_GEN_CTRL :: EN_SBUS_WR_ON_HASH_TBL [00:00] */
#define BCHP_MACSEC_GENERAL_MACSEC_GEN_CTRL_EN_SBUS_WR_ON_HASH_TBL_MASK 0x00000001u
#define BCHP_MACSEC_GENERAL_MACSEC_GEN_CTRL_EN_SBUS_WR_ON_HASH_TBL_SHIFT 0
#define BCHP_MACSEC_GENERAL_MACSEC_GEN_CTRL_EN_SBUS_WR_ON_HASH_TBL_DEFAULT 0x00000000

/***************************************************************************
 *MACSEC_TDM_WRAP_PTR - MACSEC General Control Register
 ***************************************************************************/
#define BCHP_MACSEC_GENERAL_MACSEC_TDM_WRAP_PTR_NUM_FLDS   3
#define ACTIVE_TDM_CAL_fld         2
#define TDM_2_WRAP_PTR_fld         1
#define TDM_WRAP_PTR_fld           0

/* MACSEC_GENERAL :: MACSEC_TDM_WRAP_PTR :: reserved0 [31:17] */
#define BCHP_MACSEC_GENERAL_MACSEC_TDM_WRAP_PTR_reserved0_MASK     0xfffe0000u
#define BCHP_MACSEC_GENERAL_MACSEC_TDM_WRAP_PTR_reserved0_SHIFT    17

/* MACSEC_GENERAL :: MACSEC_TDM_WRAP_PTR :: ACTIVE_TDM_CAL [16:16] */
#define BCHP_MACSEC_GENERAL_MACSEC_TDM_WRAP_PTR_ACTIVE_TDM_CAL_MASK 0x00010000u
#define BCHP_MACSEC_GENERAL_MACSEC_TDM_WRAP_PTR_ACTIVE_TDM_CAL_SHIFT 16
#define BCHP_MACSEC_GENERAL_MACSEC_TDM_WRAP_PTR_ACTIVE_TDM_CAL_DEFAULT 0x00000000

/* MACSEC_GENERAL :: MACSEC_TDM_WRAP_PTR :: TDM_2_WRAP_PTR [15:08] */
#define BCHP_MACSEC_GENERAL_MACSEC_TDM_WRAP_PTR_TDM_2_WRAP_PTR_MASK 0x0000ff00u
#define BCHP_MACSEC_GENERAL_MACSEC_TDM_WRAP_PTR_TDM_2_WRAP_PTR_SHIFT 8
#define BCHP_MACSEC_GENERAL_MACSEC_TDM_WRAP_PTR_TDM_2_WRAP_PTR_DEFAULT 0x00000030

/* MACSEC_GENERAL :: MACSEC_TDM_WRAP_PTR :: TDM_WRAP_PTR [07:00] */
#define BCHP_MACSEC_GENERAL_MACSEC_TDM_WRAP_PTR_TDM_WRAP_PTR_MASK  0x000000ffu
#define BCHP_MACSEC_GENERAL_MACSEC_TDM_WRAP_PTR_TDM_WRAP_PTR_SHIFT 0
#define BCHP_MACSEC_GENERAL_MACSEC_TDM_WRAP_PTR_TDM_WRAP_PTR_DEFAULT 0x00000030

/***************************************************************************
 *MACSEC_SECTAG_ETYPE - The SecTAG Ethertype 0-3 Register
 ***************************************************************************/
/* MACSEC_GENERAL :: MACSEC_SECTAG_ETYPE :: SECTAG_ETYPE3 [63:48] */
#define BCHP_MACSEC_GENERAL_MACSEC_SECTAG_ETYPE_SECTAG_ETYPE3_MASK BCHP_UINT64_C(0xffff0000, 0x00000000)
#define BCHP_MACSEC_GENERAL_MACSEC_SECTAG_ETYPE_SECTAG_ETYPE3_SHIFT 48
#define BCHP_MACSEC_GENERAL_MACSEC_SECTAG_ETYPE_SECTAG_ETYPE3_DEFAULT 35045

/* MACSEC_GENERAL :: MACSEC_SECTAG_ETYPE :: SECTAG_ETYPE2 [47:32] */
#define BCHP_MACSEC_GENERAL_MACSEC_SECTAG_ETYPE_SECTAG_ETYPE2_MASK BCHP_UINT64_C(0x0000ffff, 0x00000000)
#define BCHP_MACSEC_GENERAL_MACSEC_SECTAG_ETYPE_SECTAG_ETYPE2_SHIFT 32
#define BCHP_MACSEC_GENERAL_MACSEC_SECTAG_ETYPE_SECTAG_ETYPE2_DEFAULT 35045

/* MACSEC_GENERAL :: MACSEC_SECTAG_ETYPE :: SECTAG_ETYPE1 [31:16] */
#define BCHP_MACSEC_GENERAL_MACSEC_SECTAG_ETYPE_SECTAG_ETYPE1_MASK BCHP_UINT64_C(0x00000000, 0xffff0000)
#define BCHP_MACSEC_GENERAL_MACSEC_SECTAG_ETYPE_SECTAG_ETYPE1_SHIFT 16
#define BCHP_MACSEC_GENERAL_MACSEC_SECTAG_ETYPE_SECTAG_ETYPE1_DEFAULT 35045

/* MACSEC_GENERAL :: MACSEC_SECTAG_ETYPE :: SECTAG_ETYPE0 [15:00] */
#define BCHP_MACSEC_GENERAL_MACSEC_SECTAG_ETYPE_SECTAG_ETYPE0_MASK BCHP_UINT64_C(0x00000000, 0x0000ffff)
#define BCHP_MACSEC_GENERAL_MACSEC_SECTAG_ETYPE_SECTAG_ETYPE0_SHIFT 0
#define BCHP_MACSEC_GENERAL_MACSEC_SECTAG_ETYPE_SECTAG_ETYPE0_DEFAULT 35045

/***************************************************************************
 *MACSEC_TIME_TICK - MACsec Time Tick Register
 ***************************************************************************/
/* MACSEC_GENERAL :: MACSEC_TIME_TICK :: reserved0 [31:02] */
#define BCHP_MACSEC_GENERAL_MACSEC_TIME_TICK_reserved0_MASK        0xfffffffcu
#define BCHP_MACSEC_GENERAL_MACSEC_TIME_TICK_reserved0_SHIFT       2

/* MACSEC_GENERAL :: MACSEC_TIME_TICK :: XPN_TICK [01:01] */
#define BCHP_MACSEC_GENERAL_MACSEC_TIME_TICK_XPN_TICK_MASK         0x00000002u
#define BCHP_MACSEC_GENERAL_MACSEC_TIME_TICK_XPN_TICK_SHIFT        1
#define BCHP_MACSEC_GENERAL_MACSEC_TIME_TICK_XPN_TICK_DEFAULT      0x00000001

/* MACSEC_GENERAL :: MACSEC_TIME_TICK :: PN_TICK [00:00] */
#define BCHP_MACSEC_GENERAL_MACSEC_TIME_TICK_PN_TICK_MASK          0x00000001u
#define BCHP_MACSEC_GENERAL_MACSEC_TIME_TICK_PN_TICK_SHIFT         0
#define BCHP_MACSEC_GENERAL_MACSEC_TIME_TICK_PN_TICK_DEFAULT       0x00000000

/***************************************************************************
 *MACSEC_TIME_TICK_CTRL - MACsec Time Tick Control Register
 ***************************************************************************/
/* MACSEC_GENERAL :: MACSEC_TIME_TICK_CTRL :: HIGH_TICK_CTRL [63:32] */
#define BCHP_MACSEC_GENERAL_MACSEC_TIME_TICK_CTRL_HIGH_TICK_CTRL_MASK BCHP_UINT64_C(0xffffffff, 0x00000000)
#define BCHP_MACSEC_GENERAL_MACSEC_TIME_TICK_CTRL_HIGH_TICK_CTRL_SHIFT 32
#define BCHP_MACSEC_GENERAL_MACSEC_TIME_TICK_CTRL_HIGH_TICK_CTRL_DEFAULT 1000000

/* MACSEC_GENERAL :: MACSEC_TIME_TICK_CTRL :: LOW_TICK_CTRL [31:00] */
#define BCHP_MACSEC_GENERAL_MACSEC_TIME_TICK_CTRL_LOW_TICK_CTRL_MASK BCHP_UINT64_C(0x00000000, 0xffffffff)
#define BCHP_MACSEC_GENERAL_MACSEC_TIME_TICK_CTRL_LOW_TICK_CTRL_SHIFT 0
#define BCHP_MACSEC_GENERAL_MACSEC_TIME_TICK_CTRL_LOW_TICK_CTRL_DEFAULT 1250

/***************************************************************************
 *MACSEC_CURRENT_TIMER - Read the current value of the MACSEC_HIGH_TICK_TIMER and MACSEC_LOW_TICK_TIMER Register
 ***************************************************************************/
/* MACSEC_GENERAL :: MACSEC_CURRENT_TIMER :: HIGH_TICK_TIMER_VALUE [63:32] */
#define BCHP_MACSEC_GENERAL_MACSEC_CURRENT_TIMER_HIGH_TICK_TIMER_VALUE_MASK BCHP_UINT64_C(0xffffffff, 0x00000000)
#define BCHP_MACSEC_GENERAL_MACSEC_CURRENT_TIMER_HIGH_TICK_TIMER_VALUE_SHIFT 32
#define BCHP_MACSEC_GENERAL_MACSEC_CURRENT_TIMER_HIGH_TICK_TIMER_VALUE_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_CURRENT_TIMER :: LOW_TICK_TIMER_VALUE [31:00] */
#define BCHP_MACSEC_GENERAL_MACSEC_CURRENT_TIMER_LOW_TICK_TIMER_VALUE_MASK BCHP_UINT64_C(0x00000000, 0xffffffff)
#define BCHP_MACSEC_GENERAL_MACSEC_CURRENT_TIMER_LOW_TICK_TIMER_VALUE_SHIFT 0
#define BCHP_MACSEC_GENERAL_MACSEC_CURRENT_TIMER_LOW_TICK_TIMER_VALUE_DEFAULT 0

/***************************************************************************
 *MACSEC_HW_RESET_CONTROL - MACSEC Memory initialization Register
 ***************************************************************************/
#define BCHP_MACSEC_GENERAL_MACSEC_HW_RESET_CONTROL_NUM_FLDS   5
#define MEM_TABLE_INIT_fld         0
#define MIB_INIT_fld               1
#define TCAM_INIT_fld              2
#define ISEC_MIB_SA_INIT_DONE_fld  3
 
/* MACSEC_GENERAL :: MACSEC_HW_RESET_CONTROL :: reserved0 [31:05] */
#define BCHP_MACSEC_GENERAL_MACSEC_HW_RESET_CONTROL_reserved0_MASK 0xffffffe0u
#define BCHP_MACSEC_GENERAL_MACSEC_HW_RESET_CONTROL_reserved0_SHIFT 5

/* MACSEC_GENERAL :: MACSEC_HW_RESET_CONTROL :: ISEC_MIB_SA_INIT_DONE [04:04] */
#define BCHP_MACSEC_GENERAL_MACSEC_HW_RESET_CONTROL_ISEC_MIB_SA_INIT_DONE_MASK 0x00000010u
#define BCHP_MACSEC_GENERAL_MACSEC_HW_RESET_CONTROL_ISEC_MIB_SA_INIT_DONE_SHIFT 4
#define BCHP_MACSEC_GENERAL_MACSEC_HW_RESET_CONTROL_ISEC_MIB_SA_INIT_DONE_DEFAULT 0x00000000

/* MACSEC_GENERAL :: MACSEC_HW_RESET_CONTROL :: RSVD [03:03] */
#define BCHP_MACSEC_GENERAL_MACSEC_HW_RESET_CONTROL_RSVD_MASK      0x00000008u
#define BCHP_MACSEC_GENERAL_MACSEC_HW_RESET_CONTROL_RSVD_SHIFT     3
#define BCHP_MACSEC_GENERAL_MACSEC_HW_RESET_CONTROL_RSVD_DEFAULT   0x00000000

/* MACSEC_GENERAL :: MACSEC_HW_RESET_CONTROL :: TCAM_INIT [02:02] */
#define BCHP_MACSEC_GENERAL_MACSEC_HW_RESET_CONTROL_TCAM_INIT_MASK 0x00000004u
#define BCHP_MACSEC_GENERAL_MACSEC_HW_RESET_CONTROL_TCAM_INIT_SHIFT 2
#define BCHP_MACSEC_GENERAL_MACSEC_HW_RESET_CONTROL_TCAM_INIT_DEFAULT 0x00000000

/* MACSEC_GENERAL :: MACSEC_HW_RESET_CONTROL :: MIB_INIT [01:01] */
#define BCHP_MACSEC_GENERAL_MACSEC_HW_RESET_CONTROL_MIB_INIT_MASK  0x00000002u
#define BCHP_MACSEC_GENERAL_MACSEC_HW_RESET_CONTROL_MIB_INIT_SHIFT 1
#define BCHP_MACSEC_GENERAL_MACSEC_HW_RESET_CONTROL_MIB_INIT_DEFAULT 0x00000000

/* MACSEC_GENERAL :: MACSEC_HW_RESET_CONTROL :: MEM_TABLE_INIT [00:00] */
#define BCHP_MACSEC_GENERAL_MACSEC_HW_RESET_CONTROL_MEM_TABLE_INIT_MASK 0x00000001u
#define BCHP_MACSEC_GENERAL_MACSEC_HW_RESET_CONTROL_MEM_TABLE_INIT_SHIFT 0
#define BCHP_MACSEC_GENERAL_MACSEC_HW_RESET_CONTROL_MEM_TABLE_INIT_DEFAULT 0x00000000

/***************************************************************************
 *MACSEC_ECC_CTRL - MACSEC ECC control Register
 ***************************************************************************/
/* MACSEC_GENERAL :: MACSEC_ECC_CTRL :: reserved0 [31:19] */
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_reserved0_MASK         0xfff80000u
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_reserved0_SHIFT        19

/* MACSEC_GENERAL :: MACSEC_ECC_CTRL :: SA_EXP_MEM_ECC_EN [18:18] */
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_SA_EXP_MEM_ECC_EN_MASK 0x00040000u
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_SA_EXP_MEM_ECC_EN_SHIFT 18
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_SA_EXP_MEM_ECC_EN_DEFAULT 0x00000001

/* MACSEC_GENERAL :: MACSEC_ECC_CTRL :: MIB_ECC_EN [17:17] */
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_MIB_ECC_EN_MASK        0x00020000u
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_MIB_ECC_EN_SHIFT       17
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_MIB_ECC_EN_DEFAULT     0x00000001

/* MACSEC_GENERAL :: MACSEC_ECC_CTRL :: IG_CB_STR_ECC_EN [16:16] */
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_IG_CB_STR_ECC_EN_MASK  0x00010000u
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_IG_CB_STR_ECC_EN_SHIFT 16
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_IG_CB_STR_ECC_EN_DEFAULT 0x00000001

/* MACSEC_GENERAL :: MACSEC_ECC_CTRL :: IG_OP_FIFO_ECC_EN [15:15] */
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_IG_OP_FIFO_ECC_EN_MASK 0x00008000u
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_IG_OP_FIFO_ECC_EN_SHIFT 15
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_IG_OP_FIFO_ECC_EN_DEFAULT 0x00000001

/* MACSEC_GENERAL :: MACSEC_ECC_CTRL :: IG_SA_TBL_ECC_EN [14:14] */
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_IG_SA_TBL_ECC_EN_MASK  0x00004000u
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_IG_SA_TBL_ECC_EN_SHIFT 14
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_IG_SA_TBL_ECC_EN_DEFAULT 0x00000001

/* MACSEC_GENERAL :: MACSEC_ECC_CTRL :: IG_CW_FIFO_ECC_EN [13:13] */
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_IG_CW_FIFO_ECC_EN_MASK 0x00002000u
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_IG_CW_FIFO_ECC_EN_SHIFT 13
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_IG_CW_FIFO_ECC_EN_DEFAULT 0x00000001

/* MACSEC_GENERAL :: MACSEC_ECC_CTRL :: IG_SC_TBL_ECC_EN [12:12] */
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_IG_SC_TBL_ECC_EN_MASK  0x00001000u
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_IG_SC_TBL_ECC_EN_SHIFT 12
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_IG_SC_TBL_ECC_EN_DEFAULT 0x00000001

/* MACSEC_GENERAL :: MACSEC_ECC_CTRL :: IG_TAG_FIFO_ECC_EN [11:11] */
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_IG_TAG_FIFO_ECC_EN_MASK 0x00000800u
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_IG_TAG_FIFO_ECC_EN_SHIFT 11
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_IG_TAG_FIFO_ECC_EN_DEFAULT 0x00000001

/* MACSEC_GENERAL :: MACSEC_ECC_CTRL :: IG_IN_FIFO_ECC_EN [10:10] */
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_IG_IN_FIFO_ECC_EN_MASK 0x00000400u
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_IG_IN_FIFO_ECC_EN_SHIFT 10
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_IG_IN_FIFO_ECC_EN_DEFAULT 0x00000001

/* MACSEC_GENERAL :: MACSEC_ECC_CTRL :: IG_PDF_ECC_EN [09:09] */
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_IG_PDF_ECC_EN_MASK     0x00000200u
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_IG_PDF_ECC_EN_SHIFT    9
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_IG_PDF_ECC_EN_DEFAULT  0x00000001

/* MACSEC_GENERAL :: MACSEC_ECC_CTRL :: IG_PCF_ECC_EN [08:08] */
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_IG_PCF_ECC_EN_MASK     0x00000100u
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_IG_PCF_ECC_EN_SHIFT    8
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_IG_PCF_ECC_EN_DEFAULT  0x00000001

/* MACSEC_GENERAL :: MACSEC_ECC_CTRL :: IG_SP_MAP_TBL_ECC_EN [07:07] */
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_IG_SP_MAP_TBL_ECC_EN_MASK 0x00000080u
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_IG_SP_MAP_TBL_ECC_EN_SHIFT 7
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_IG_SP_MAP_TBL_ECC_EN_DEFAULT 0x00000001

/* MACSEC_GENERAL :: MACSEC_ECC_CTRL :: IG_SP_POL_TBL_ECC_EN [06:06] */
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_IG_SP_POL_TBL_ECC_EN_MASK 0x00000040u
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_IG_SP_POL_TBL_ECC_EN_SHIFT 6
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_IG_SP_POL_TBL_ECC_EN_DEFAULT 0x00000001

/* MACSEC_GENERAL :: MACSEC_ECC_CTRL :: EG_OP_FIFO_ECC_EN [05:05] */
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_EG_OP_FIFO_ECC_EN_MASK 0x00000020u
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_EG_OP_FIFO_ECC_EN_SHIFT 5
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_EG_OP_FIFO_ECC_EN_DEFAULT 0x00000001

/* MACSEC_GENERAL :: MACSEC_ECC_CTRL :: EG_SA_TBL_ECC_EN [04:04] */
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_EG_SA_TBL_ECC_EN_MASK  0x00000010u
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_EG_SA_TBL_ECC_EN_SHIFT 4
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_EG_SA_TBL_ECC_EN_DEFAULT 0x00000001

/* MACSEC_GENERAL :: MACSEC_ECC_CTRL :: EG_CW_FIFO_ECC_EN [03:03] */
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_EG_CW_FIFO_ECC_EN_MASK 0x00000008u
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_EG_CW_FIFO_ECC_EN_SHIFT 3
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_EG_CW_FIFO_ECC_EN_DEFAULT 0x00000001

/* MACSEC_GENERAL :: MACSEC_ECC_CTRL :: EG_SC_TBL_ECC_EN [02:02] */
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_EG_SC_TBL_ECC_EN_MASK  0x00000004u
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_EG_SC_TBL_ECC_EN_SHIFT 2
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_EG_SC_TBL_ECC_EN_DEFAULT 0x00000001

/* MACSEC_GENERAL :: MACSEC_ECC_CTRL :: EG_TAG_FIFO_ECC_EN [01:01] */
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_EG_TAG_FIFO_ECC_EN_MASK 0x00000002u
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_EG_TAG_FIFO_ECC_EN_SHIFT 1
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_EG_TAG_FIFO_ECC_EN_DEFAULT 0x00000001

/* MACSEC_GENERAL :: MACSEC_ECC_CTRL :: EG_IN_FIFO_ECC_EN [00:00] */
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_EG_IN_FIFO_ECC_EN_MASK 0x00000001u
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_EG_IN_FIFO_ECC_EN_SHIFT 0
#define BCHP_MACSEC_GENERAL_MACSEC_ECC_CTRL_EG_IN_FIFO_ECC_EN_DEFAULT 0x00000001

/***************************************************************************
 *MACSEC_INTR_ENABLE - MACsec interrupt enable Register
 ***************************************************************************/
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_NUM_FLDS 34
 
/* MACSEC_GENERAL :: MACSEC_INTR_ENABLE :: reserved0 [63:35] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_reserved0_MASK      BCHP_UINT64_C(0xfffffff8, 0x00000000)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_reserved0_SHIFT     35

/* MACSEC_GENERAL :: MACSEC_INTR_ENABLE :: MIB_SER_EVENT [34:34] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_MIB_SER_EVENT_MASK  BCHP_UINT64_C(0x00000004, 0x00000000)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_MIB_SER_EVENT_SHIFT 34
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_MIB_SER_EVENT_DEFAULT 1

/* MACSEC_GENERAL :: MACSEC_INTR_ENABLE :: ISEC_PIPELINE_ERROR_EVENT [33:33] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_PIPELINE_ERROR_EVENT_MASK BCHP_UINT64_C(0x00000002, 0x00000000)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_PIPELINE_ERROR_EVENT_SHIFT 33
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_PIPELINE_ERROR_EVENT_DEFAULT 1

/* MACSEC_GENERAL :: MACSEC_INTR_ENABLE :: ESEC_PIPELINE_ERROR_EVENT [32:32] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ESEC_PIPELINE_ERROR_EVENT_MASK BCHP_UINT64_C(0x00000001, 0x00000000)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ESEC_PIPELINE_ERROR_EVENT_SHIFT 32
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ESEC_PIPELINE_ERROR_EVENT_DEFAULT 1

/* MACSEC_GENERAL :: MACSEC_INTR_ENABLE :: ISEC_SC_TCAM_SER_EVENT [31:31] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_SC_TCAM_SER_EVENT_MASK BCHP_UINT64_C(0x00000000, 0x80000000)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_SC_TCAM_SER_EVENT_SHIFT 31
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_SC_TCAM_SER_EVENT_DEFAULT 1

/* MACSEC_GENERAL :: MACSEC_INTR_ENABLE :: ISEC_SP_TCAM_SER_EVENT [30:30] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_SP_TCAM_SER_EVENT_MASK BCHP_UINT64_C(0x00000000, 0x40000000)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_SP_TCAM_SER_EVENT_SHIFT 30
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_SP_TCAM_SER_EVENT_DEFAULT 1

/* MACSEC_GENERAL :: MACSEC_INTR_ENABLE :: ISEC_SP_MAP_SER_EVENT [29:29] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_SP_MAP_SER_EVENT_MASK BCHP_UINT64_C(0x00000000, 0x20000000)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_SP_MAP_SER_EVENT_SHIFT 29
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_SP_MAP_SER_EVENT_DEFAULT 1

/* MACSEC_GENERAL :: MACSEC_INTR_ENABLE :: ISEC_SP_POLICY_SER_EVENT [28:28] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_SP_POLICY_SER_EVENT_MASK BCHP_UINT64_C(0x00000000, 0x10000000)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_SP_POLICY_SER_EVENT_SHIFT 28
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_SP_POLICY_SER_EVENT_DEFAULT 1

/* MACSEC_GENERAL :: MACSEC_INTR_ENABLE :: ISEC_HASH_TABLE_SER_EVENT [27:27] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_HASH_TABLE_SER_EVENT_MASK BCHP_UINT64_C(0x00000000, 0x08000000)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_HASH_TABLE_SER_EVENT_SHIFT 27
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_HASH_TABLE_SER_EVENT_DEFAULT 1

/* MACSEC_GENERAL :: MACSEC_INTR_ENABLE :: ESEC_HASH_TABLE_SER_EVENT [26:26] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ESEC_HASH_TABLE_SER_EVENT_MASK BCHP_UINT64_C(0x00000000, 0x04000000)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ESEC_HASH_TABLE_SER_EVENT_SHIFT 26
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ESEC_HASH_TABLE_SER_EVENT_DEFAULT 1

/* MACSEC_GENERAL :: MACSEC_INTR_ENABLE :: ISEC_SA_TABLE_SER_EVENT [25:25] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_SA_TABLE_SER_EVENT_MASK BCHP_UINT64_C(0x00000000, 0x02000000)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_SA_TABLE_SER_EVENT_SHIFT 25
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_SA_TABLE_SER_EVENT_DEFAULT 1

/* MACSEC_GENERAL :: MACSEC_INTR_ENABLE :: ESEC_SA_TABLE_SER_EVENT [24:24] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ESEC_SA_TABLE_SER_EVENT_MASK BCHP_UINT64_C(0x00000000, 0x01000000)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ESEC_SA_TABLE_SER_EVENT_SHIFT 24
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ESEC_SA_TABLE_SER_EVENT_DEFAULT 1

/* MACSEC_GENERAL :: MACSEC_INTR_ENABLE :: ISEC_SC_TABLE_SER_EVENT [23:23] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_SC_TABLE_SER_EVENT_MASK BCHP_UINT64_C(0x00000000, 0x00800000)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_SC_TABLE_SER_EVENT_SHIFT 23
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_SC_TABLE_SER_EVENT_DEFAULT 1

/* MACSEC_GENERAL :: MACSEC_INTR_ENABLE :: ESEC_SC_TABLE_SER_EVENT [22:22] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ESEC_SC_TABLE_SER_EVENT_MASK BCHP_UINT64_C(0x00000000, 0x00400000)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ESEC_SC_TABLE_SER_EVENT_SHIFT 22
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ESEC_SC_TABLE_SER_EVENT_DEFAULT 1

/* MACSEC_GENERAL :: MACSEC_INTR_ENABLE :: ISEC_CB_STR_FIFO_ERROR [21:21] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_CB_STR_FIFO_ERROR_MASK BCHP_UINT64_C(0x00000000, 0x00200000)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_CB_STR_FIFO_ERROR_SHIFT 21
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_CB_STR_FIFO_ERROR_DEFAULT 1

/* MACSEC_GENERAL :: MACSEC_INTR_ENABLE :: ISEC_PCF_BANK1_ERROR [20:20] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_PCF_BANK1_ERROR_MASK BCHP_UINT64_C(0x00000000, 0x00100000)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_PCF_BANK1_ERROR_SHIFT 20
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_PCF_BANK1_ERROR_DEFAULT 1

/* MACSEC_GENERAL :: MACSEC_INTR_ENABLE :: ISEC_PCF_BANK0_ERROR [19:19] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_PCF_BANK0_ERROR_MASK BCHP_UINT64_C(0x00000000, 0x00080000)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_PCF_BANK0_ERROR_SHIFT 19
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_PCF_BANK0_ERROR_DEFAULT 1

/* MACSEC_GENERAL :: MACSEC_INTR_ENABLE :: ISEC_PDF_ERROR [18:18] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_PDF_ERROR_MASK BCHP_UINT64_C(0x00000000, 0x00040000)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_PDF_ERROR_SHIFT 18
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_PDF_ERROR_DEFAULT 1

/* MACSEC_GENERAL :: MACSEC_INTR_ENABLE :: ISEC_CW_FIFO_ERROR [17:17] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_CW_FIFO_ERROR_MASK BCHP_UINT64_C(0x00000000, 0x00020000)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_CW_FIFO_ERROR_SHIFT 17
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_CW_FIFO_ERROR_DEFAULT 1

/* MACSEC_GENERAL :: MACSEC_INTR_ENABLE :: ESEC_CW_FIFO_ERROR [16:16] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ESEC_CW_FIFO_ERROR_MASK BCHP_UINT64_C(0x00000000, 0x00010000)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ESEC_CW_FIFO_ERROR_SHIFT 16
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ESEC_CW_FIFO_ERROR_DEFAULT 1

/* MACSEC_GENERAL :: MACSEC_INTR_ENABLE :: ISEC_TAG_FIFO_ERROR [15:15] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_TAG_FIFO_ERROR_MASK BCHP_UINT64_C(0x00000000, 0x00008000)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_TAG_FIFO_ERROR_SHIFT 15
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_TAG_FIFO_ERROR_DEFAULT 1

/* MACSEC_GENERAL :: MACSEC_INTR_ENABLE :: ESEC_TAG_FIFO_ERROR [14:14] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ESEC_TAG_FIFO_ERROR_MASK BCHP_UINT64_C(0x00000000, 0x00004000)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ESEC_TAG_FIFO_ERROR_SHIFT 14
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ESEC_TAG_FIFO_ERROR_DEFAULT 1

/* MACSEC_GENERAL :: MACSEC_INTR_ENABLE :: ISEC_ODF_ERROR [13:13] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_ODF_ERROR_MASK BCHP_UINT64_C(0x00000000, 0x00002000)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_ODF_ERROR_SHIFT 13
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_ODF_ERROR_DEFAULT 1

/* MACSEC_GENERAL :: MACSEC_INTR_ENABLE :: ESEC_ODF_ERROR [12:12] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ESEC_ODF_ERROR_MASK BCHP_UINT64_C(0x00000000, 0x00001000)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ESEC_ODF_ERROR_SHIFT 12
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ESEC_ODF_ERROR_DEFAULT 1

/* MACSEC_GENERAL :: MACSEC_INTR_ENABLE :: ISEC_ICF_ERROR [11:11] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_ICF_ERROR_MASK BCHP_UINT64_C(0x00000000, 0x00000800)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_ICF_ERROR_SHIFT 11
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_ICF_ERROR_DEFAULT 1

/* MACSEC_GENERAL :: MACSEC_INTR_ENABLE :: ESEC_ICF_ERROR [10:10] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ESEC_ICF_ERROR_MASK BCHP_UINT64_C(0x00000000, 0x00000400)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ESEC_ICF_ERROR_SHIFT 10
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ESEC_ICF_ERROR_DEFAULT 1

/* MACSEC_GENERAL :: MACSEC_INTR_ENABLE :: ISEC_IDF_ERROR [09:09] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_IDF_ERROR_MASK BCHP_UINT64_C(0x00000000, 0x00000200)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_IDF_ERROR_SHIFT 9
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_IDF_ERROR_DEFAULT 1

/* MACSEC_GENERAL :: MACSEC_INTR_ENABLE :: ESEC_IDF_ERROR [08:08] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ESEC_IDF_ERROR_MASK BCHP_UINT64_C(0x00000000, 0x00000100)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ESEC_IDF_ERROR_SHIFT 8
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ESEC_IDF_ERROR_DEFAULT 1

/* MACSEC_GENERAL :: MACSEC_INTR_ENABLE :: ISEC_MIB_ROLLOVER_FIFO_OVERFLOW [07:07] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_MIB_ROLLOVER_FIFO_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000080)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_MIB_ROLLOVER_FIFO_OVERFLOW_SHIFT 7
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_MIB_ROLLOVER_FIFO_OVERFLOW_DEFAULT 1

/* MACSEC_GENERAL :: MACSEC_INTR_ENABLE :: ESEC_MIB_ROLLOVER_FIFO_OVERFLOW [06:06] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ESEC_MIB_ROLLOVER_FIFO_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000040)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ESEC_MIB_ROLLOVER_FIFO_OVERFLOW_SHIFT 6
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ESEC_MIB_ROLLOVER_FIFO_OVERFLOW_DEFAULT 1

/* MACSEC_GENERAL :: MACSEC_INTR_ENABLE :: ISEC_SA_EXP_FIFO_OVERFLOW [05:05] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_SA_EXP_FIFO_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000020)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_SA_EXP_FIFO_OVERFLOW_SHIFT 5
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_SA_EXP_FIFO_OVERFLOW_DEFAULT 1

/* MACSEC_GENERAL :: MACSEC_INTR_ENABLE :: ESEC_SA_EXP_FIFO_OVERFLOW [04:04] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ESEC_SA_EXP_FIFO_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ESEC_SA_EXP_FIFO_OVERFLOW_SHIFT 4
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ESEC_SA_EXP_FIFO_OVERFLOW_DEFAULT 1

/* MACSEC_GENERAL :: MACSEC_INTR_ENABLE :: ISEC_MIB_ROLLOVER_FIFO_NON_EMPTY [03:03] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_MIB_ROLLOVER_FIFO_NON_EMPTY_MASK BCHP_UINT64_C(0x00000000, 0x00000008)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_MIB_ROLLOVER_FIFO_NON_EMPTY_SHIFT 3
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_MIB_ROLLOVER_FIFO_NON_EMPTY_DEFAULT 1

/* MACSEC_GENERAL :: MACSEC_INTR_ENABLE :: ESEC_MIB_ROLLOVER_FIFO_NON_EMPTY [02:02] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ESEC_MIB_ROLLOVER_FIFO_NON_EMPTY_MASK BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ESEC_MIB_ROLLOVER_FIFO_NON_EMPTY_SHIFT 2
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ESEC_MIB_ROLLOVER_FIFO_NON_EMPTY_DEFAULT 1

/* MACSEC_GENERAL :: MACSEC_INTR_ENABLE :: ISEC_SA_EXP_FIFO_NON_EMPTY [01:01] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_SA_EXP_FIFO_NON_EMPTY_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_SA_EXP_FIFO_NON_EMPTY_SHIFT 1
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ISEC_SA_EXP_FIFO_NON_EMPTY_DEFAULT 1

/* MACSEC_GENERAL :: MACSEC_INTR_ENABLE :: ESEC_SA_EXP_FIFO_NON_EMPTY [00:00] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ESEC_SA_EXP_FIFO_NON_EMPTY_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ESEC_SA_EXP_FIFO_NON_EMPTY_SHIFT 0
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_ESEC_SA_EXP_FIFO_NON_EMPTY_DEFAULT 1

/***************************************************************************
 *MACSEC_INTR_STATUS - MACsec interrupt status Register
 ***************************************************************************/
/* MACSEC_GENERAL :: MACSEC_INTR_STATUS :: reserved0 [63:35] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_reserved0_MASK      BCHP_UINT64_C(0xfffffff8, 0x00000000)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_reserved0_SHIFT     35

/* MACSEC_GENERAL :: MACSEC_INTR_STATUS :: MIB_SER_EVENT [34:34] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_MIB_SER_EVENT_MASK  BCHP_UINT64_C(0x00000004, 0x00000000)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_MIB_SER_EVENT_SHIFT 34
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_MIB_SER_EVENT_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_INTR_STATUS :: ISEC_PIPELINE_ERROR_EVENT [33:33] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_PIPELINE_ERROR_EVENT_MASK BCHP_UINT64_C(0x00000002, 0x00000000)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_PIPELINE_ERROR_EVENT_SHIFT 33
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_PIPELINE_ERROR_EVENT_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_INTR_STATUS :: ESEC_PIPELINE_ERROR_EVENT [32:32] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ESEC_PIPELINE_ERROR_EVENT_MASK BCHP_UINT64_C(0x00000001, 0x00000000)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ESEC_PIPELINE_ERROR_EVENT_SHIFT 32
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ESEC_PIPELINE_ERROR_EVENT_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_INTR_STATUS :: ISEC_SC_TCAM_SER_EVENT [31:31] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_SC_TCAM_SER_EVENT_MASK BCHP_UINT64_C(0x00000000, 0x80000000)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_SC_TCAM_SER_EVENT_SHIFT 31
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_SC_TCAM_SER_EVENT_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_INTR_STATUS :: ISEC_SP_TCAM_SER_EVENT [30:30] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_SP_TCAM_SER_EVENT_MASK BCHP_UINT64_C(0x00000000, 0x40000000)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_SP_TCAM_SER_EVENT_SHIFT 30
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_SP_TCAM_SER_EVENT_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_INTR_STATUS :: ISEC_SP_MAP_SER_EVENT [29:29] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_SP_MAP_SER_EVENT_MASK BCHP_UINT64_C(0x00000000, 0x20000000)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_SP_MAP_SER_EVENT_SHIFT 29
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_SP_MAP_SER_EVENT_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_INTR_STATUS :: ISEC_SP_POLICY_SER_EVENT [28:28] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_SP_POLICY_SER_EVENT_MASK BCHP_UINT64_C(0x00000000, 0x10000000)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_SP_POLICY_SER_EVENT_SHIFT 28
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_SP_POLICY_SER_EVENT_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_INTR_STATUS :: ISEC_HASH_TABLE_SER_EVENT [27:27] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_HASH_TABLE_SER_EVENT_MASK BCHP_UINT64_C(0x00000000, 0x08000000)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_HASH_TABLE_SER_EVENT_SHIFT 27
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_HASH_TABLE_SER_EVENT_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_INTR_STATUS :: ESEC_HASH_TABLE_SER_EVENT [26:26] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ESEC_HASH_TABLE_SER_EVENT_MASK BCHP_UINT64_C(0x00000000, 0x04000000)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ESEC_HASH_TABLE_SER_EVENT_SHIFT 26
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ESEC_HASH_TABLE_SER_EVENT_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_INTR_STATUS :: ISEC_SA_TABLE_SER_EVENT [25:25] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_SA_TABLE_SER_EVENT_MASK BCHP_UINT64_C(0x00000000, 0x02000000)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_SA_TABLE_SER_EVENT_SHIFT 25
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_SA_TABLE_SER_EVENT_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_INTR_STATUS :: ESEC_SA_TABLE_SER_EVENT [24:24] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ESEC_SA_TABLE_SER_EVENT_MASK BCHP_UINT64_C(0x00000000, 0x01000000)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ESEC_SA_TABLE_SER_EVENT_SHIFT 24
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ESEC_SA_TABLE_SER_EVENT_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_INTR_STATUS :: ISEC_SC_TABLE_SER_EVENT [23:23] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_SC_TABLE_SER_EVENT_MASK BCHP_UINT64_C(0x00000000, 0x00800000)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_SC_TABLE_SER_EVENT_SHIFT 23
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_SC_TABLE_SER_EVENT_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_INTR_STATUS :: ESEC_SC_TABLE_SER_EVENT [22:22] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ESEC_SC_TABLE_SER_EVENT_MASK BCHP_UINT64_C(0x00000000, 0x00400000)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ESEC_SC_TABLE_SER_EVENT_SHIFT 22
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ESEC_SC_TABLE_SER_EVENT_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_INTR_STATUS :: ISEC_CB_STR_FIFO_ERROR [21:21] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_CB_STR_FIFO_ERROR_MASK BCHP_UINT64_C(0x00000000, 0x00200000)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_CB_STR_FIFO_ERROR_SHIFT 21
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_CB_STR_FIFO_ERROR_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_INTR_STATUS :: ISEC_PCF_BANK1_ERROR [20:20] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_PCF_BANK1_ERROR_MASK BCHP_UINT64_C(0x00000000, 0x00100000)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_PCF_BANK1_ERROR_SHIFT 20
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_PCF_BANK1_ERROR_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_INTR_STATUS :: ISEC_PCF_BANK0_ERROR [19:19] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_PCF_BANK0_ERROR_MASK BCHP_UINT64_C(0x00000000, 0x00080000)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_PCF_BANK0_ERROR_SHIFT 19
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_PCF_BANK0_ERROR_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_INTR_STATUS :: ISEC_PDF_ERROR [18:18] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_PDF_ERROR_MASK BCHP_UINT64_C(0x00000000, 0x00040000)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_PDF_ERROR_SHIFT 18
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_PDF_ERROR_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_INTR_STATUS :: ISEC_CW_FIFO_ERROR [17:17] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_CW_FIFO_ERROR_MASK BCHP_UINT64_C(0x00000000, 0x00020000)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_CW_FIFO_ERROR_SHIFT 17
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_CW_FIFO_ERROR_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_INTR_STATUS :: ESEC_CW_FIFO_ERROR [16:16] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ESEC_CW_FIFO_ERROR_MASK BCHP_UINT64_C(0x00000000, 0x00010000)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ESEC_CW_FIFO_ERROR_SHIFT 16
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ESEC_CW_FIFO_ERROR_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_INTR_STATUS :: ISEC_TAG_FIFO_ERROR [15:15] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_TAG_FIFO_ERROR_MASK BCHP_UINT64_C(0x00000000, 0x00008000)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_TAG_FIFO_ERROR_SHIFT 15
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_TAG_FIFO_ERROR_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_INTR_STATUS :: ESEC_TAG_FIFO_ERROR [14:14] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ESEC_TAG_FIFO_ERROR_MASK BCHP_UINT64_C(0x00000000, 0x00004000)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ESEC_TAG_FIFO_ERROR_SHIFT 14
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ESEC_TAG_FIFO_ERROR_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_INTR_STATUS :: ISEC_ODF_ERROR [13:13] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_ODF_ERROR_MASK BCHP_UINT64_C(0x00000000, 0x00002000)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_ODF_ERROR_SHIFT 13
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_ODF_ERROR_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_INTR_STATUS :: ESEC_ODF_ERROR [12:12] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ESEC_ODF_ERROR_MASK BCHP_UINT64_C(0x00000000, 0x00001000)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ESEC_ODF_ERROR_SHIFT 12
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ESEC_ODF_ERROR_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_INTR_STATUS :: ISEC_ICF_ERROR [11:11] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_ICF_ERROR_MASK BCHP_UINT64_C(0x00000000, 0x00000800)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_ICF_ERROR_SHIFT 11
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_ICF_ERROR_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_INTR_STATUS :: ESEC_ICF_ERROR [10:10] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ESEC_ICF_ERROR_MASK BCHP_UINT64_C(0x00000000, 0x00000400)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ESEC_ICF_ERROR_SHIFT 10
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ESEC_ICF_ERROR_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_INTR_STATUS :: ISEC_IDF_ERROR [09:09] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_IDF_ERROR_MASK BCHP_UINT64_C(0x00000000, 0x00000200)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_IDF_ERROR_SHIFT 9
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_IDF_ERROR_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_INTR_STATUS :: ESEC_IDF_ERROR [08:08] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ESEC_IDF_ERROR_MASK BCHP_UINT64_C(0x00000000, 0x00000100)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ESEC_IDF_ERROR_SHIFT 8
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ESEC_IDF_ERROR_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_INTR_STATUS :: ISEC_MIB_ROLLOVER_FIFO_OVERFLOW [07:07] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_MIB_ROLLOVER_FIFO_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000080)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_MIB_ROLLOVER_FIFO_OVERFLOW_SHIFT 7
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_MIB_ROLLOVER_FIFO_OVERFLOW_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_INTR_STATUS :: ESEC_MIB_ROLLOVER_FIFO_OVERFLOW [06:06] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ESEC_MIB_ROLLOVER_FIFO_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000040)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ESEC_MIB_ROLLOVER_FIFO_OVERFLOW_SHIFT 6
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ESEC_MIB_ROLLOVER_FIFO_OVERFLOW_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_INTR_STATUS :: ISEC_SA_EXP_FIFO_OVERFLOW [05:05] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_SA_EXP_FIFO_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000020)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_SA_EXP_FIFO_OVERFLOW_SHIFT 5
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_SA_EXP_FIFO_OVERFLOW_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_INTR_STATUS :: ESEC_SA_EXP_FIFO_OVERFLOW [04:04] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ESEC_SA_EXP_FIFO_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ESEC_SA_EXP_FIFO_OVERFLOW_SHIFT 4
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ESEC_SA_EXP_FIFO_OVERFLOW_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_INTR_STATUS :: ISEC_MIB_ROLLOVER_FIFO_NON_EMPTY [03:03] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_MIB_ROLLOVER_FIFO_NON_EMPTY_MASK BCHP_UINT64_C(0x00000000, 0x00000008)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_MIB_ROLLOVER_FIFO_NON_EMPTY_SHIFT 3
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_MIB_ROLLOVER_FIFO_NON_EMPTY_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_INTR_STATUS :: ESEC_MIB_ROLLOVER_FIFO_NON_EMPTY [02:02] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ESEC_MIB_ROLLOVER_FIFO_NON_EMPTY_MASK BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ESEC_MIB_ROLLOVER_FIFO_NON_EMPTY_SHIFT 2
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ESEC_MIB_ROLLOVER_FIFO_NON_EMPTY_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_INTR_STATUS :: ISEC_SA_EXP_FIFO_NON_EMPTY [01:01] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_SA_EXP_FIFO_NON_EMPTY_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_SA_EXP_FIFO_NON_EMPTY_SHIFT 1
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ISEC_SA_EXP_FIFO_NON_EMPTY_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_INTR_STATUS :: ESEC_SA_EXP_FIFO_NON_EMPTY [00:00] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ESEC_SA_EXP_FIFO_NON_EMPTY_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ESEC_SA_EXP_FIFO_NON_EMPTY_SHIFT 0
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_STATUS_ESEC_SA_EXP_FIFO_NON_EMPTY_DEFAULT 0

/***************************************************************************
 *MACSEC_MIB_INTR_ENABLE - MACsec MIB interrupt enable register. Leaf level IMR to generate interrupt to top level ISR Register
 ***************************************************************************/
/* MACSEC_GENERAL :: MACSEC_MIB_INTR_ENABLE :: reserved0 [31:26] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_reserved0_MASK  0xfc000000u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_reserved0_SHIFT 26

/* MACSEC_GENERAL :: MACSEC_MIB_INTR_ENABLE :: ISEC_MIB_SA_DOUBLE_BIT_ERROR [25:25] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ISEC_MIB_SA_DOUBLE_BIT_ERROR_MASK 0x02000000u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ISEC_MIB_SA_DOUBLE_BIT_ERROR_SHIFT 25
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ISEC_MIB_SA_DOUBLE_BIT_ERROR_DEFAULT 0x00000001

/* MACSEC_GENERAL :: MACSEC_MIB_INTR_ENABLE :: ISEC_MIB_SA_SINGLE_BIT_ERROR [24:24] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ISEC_MIB_SA_SINGLE_BIT_ERROR_MASK 0x01000000u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ISEC_MIB_SA_SINGLE_BIT_ERROR_SHIFT 24
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ISEC_MIB_SA_SINGLE_BIT_ERROR_DEFAULT 0x00000001

/* MACSEC_GENERAL :: MACSEC_MIB_INTR_ENABLE :: ISEC_MIB_SC_DOUBLE_BIT_ERROR [23:23] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ISEC_MIB_SC_DOUBLE_BIT_ERROR_MASK 0x00800000u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ISEC_MIB_SC_DOUBLE_BIT_ERROR_SHIFT 23
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ISEC_MIB_SC_DOUBLE_BIT_ERROR_DEFAULT 0x00000001

/* MACSEC_GENERAL :: MACSEC_MIB_INTR_ENABLE :: ISEC_MIB_SC_SINGLE_BIT_ERROR [22:22] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ISEC_MIB_SC_SINGLE_BIT_ERROR_MASK 0x00400000u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ISEC_MIB_SC_SINGLE_BIT_ERROR_SHIFT 22
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ISEC_MIB_SC_SINGLE_BIT_ERROR_DEFAULT 0x00000001

/* MACSEC_GENERAL :: MACSEC_MIB_INTR_ENABLE :: ISEC_MIB_SP_CTRL_2_DOUBLE_BIT_ERROR [21:21] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ISEC_MIB_SP_CTRL_2_DOUBLE_BIT_ERROR_MASK 0x00200000u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ISEC_MIB_SP_CTRL_2_DOUBLE_BIT_ERROR_SHIFT 21
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ISEC_MIB_SP_CTRL_2_DOUBLE_BIT_ERROR_DEFAULT 0x00000001

/* MACSEC_GENERAL :: MACSEC_MIB_INTR_ENABLE :: ISEC_MIB_SP_CTRL_2_SINGLE_BIT_ERROR [20:20] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ISEC_MIB_SP_CTRL_2_SINGLE_BIT_ERROR_MASK 0x00100000u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ISEC_MIB_SP_CTRL_2_SINGLE_BIT_ERROR_SHIFT 20
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ISEC_MIB_SP_CTRL_2_SINGLE_BIT_ERROR_DEFAULT 0x00000001

/* MACSEC_GENERAL :: MACSEC_MIB_INTR_ENABLE :: ISEC_MIB_SP_CTRL_1_DOUBLE_BIT_ERROR [19:19] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ISEC_MIB_SP_CTRL_1_DOUBLE_BIT_ERROR_MASK 0x00080000u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ISEC_MIB_SP_CTRL_1_DOUBLE_BIT_ERROR_SHIFT 19
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ISEC_MIB_SP_CTRL_1_DOUBLE_BIT_ERROR_DEFAULT 0x00000001

/* MACSEC_GENERAL :: MACSEC_MIB_INTR_ENABLE :: ISEC_MIB_SP_CTRL_1_SINGLE_BIT_ERROR [18:18] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ISEC_MIB_SP_CTRL_1_SINGLE_BIT_ERROR_MASK 0x00040000u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ISEC_MIB_SP_CTRL_1_SINGLE_BIT_ERROR_SHIFT 18
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ISEC_MIB_SP_CTRL_1_SINGLE_BIT_ERROR_DEFAULT 0x00000001

/* MACSEC_GENERAL :: MACSEC_MIB_INTR_ENABLE :: ISEC_MIB_SP_UNCTRL_DOUBLE_BIT_ERROR [17:17] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ISEC_MIB_SP_UNCTRL_DOUBLE_BIT_ERROR_MASK 0x00020000u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ISEC_MIB_SP_UNCTRL_DOUBLE_BIT_ERROR_SHIFT 17
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ISEC_MIB_SP_UNCTRL_DOUBLE_BIT_ERROR_DEFAULT 0x00000001

/* MACSEC_GENERAL :: MACSEC_MIB_INTR_ENABLE :: ISEC_MIB_SP_UNCTRL_SINGLE_BIT_ERROR [16:16] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ISEC_MIB_SP_UNCTRL_SINGLE_BIT_ERROR_MASK 0x00010000u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ISEC_MIB_SP_UNCTRL_SINGLE_BIT_ERROR_SHIFT 16
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ISEC_MIB_SP_UNCTRL_SINGLE_BIT_ERROR_DEFAULT 0x00000001

/* MACSEC_GENERAL :: MACSEC_MIB_INTR_ENABLE :: ISEC_PORT_COUNTERS_DOUBLE_BIT_ERROR [15:15] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ISEC_PORT_COUNTERS_DOUBLE_BIT_ERROR_MASK 0x00008000u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ISEC_PORT_COUNTERS_DOUBLE_BIT_ERROR_SHIFT 15
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ISEC_PORT_COUNTERS_DOUBLE_BIT_ERROR_DEFAULT 0x00000001

/* MACSEC_GENERAL :: MACSEC_MIB_INTR_ENABLE :: ISEC_PORT_COUNTERS_SINGLE_BIT_ERROR [14:14] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ISEC_PORT_COUNTERS_SINGLE_BIT_ERROR_MASK 0x00004000u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ISEC_PORT_COUNTERS_SINGLE_BIT_ERROR_SHIFT 14
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ISEC_PORT_COUNTERS_SINGLE_BIT_ERROR_DEFAULT 0x00000001

/* MACSEC_GENERAL :: MACSEC_MIB_INTR_ENABLE :: ISEC_SCTCAM_HIT_COUNT_DOUBLE_BIT_ERROR [13:13] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ISEC_SCTCAM_HIT_COUNT_DOUBLE_BIT_ERROR_MASK 0x00002000u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ISEC_SCTCAM_HIT_COUNT_DOUBLE_BIT_ERROR_SHIFT 13
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ISEC_SCTCAM_HIT_COUNT_DOUBLE_BIT_ERROR_DEFAULT 0x00000001

/* MACSEC_GENERAL :: MACSEC_MIB_INTR_ENABLE :: ISEC_SCTCAM_HIT_COUNT_SINGLE_BIT_ERROR [12:12] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ISEC_SCTCAM_HIT_COUNT_SINGLE_BIT_ERROR_MASK 0x00001000u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ISEC_SCTCAM_HIT_COUNT_SINGLE_BIT_ERROR_SHIFT 12
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ISEC_SCTCAM_HIT_COUNT_SINGLE_BIT_ERROR_DEFAULT 0x00000001

/* MACSEC_GENERAL :: MACSEC_MIB_INTR_ENABLE :: ISEC_SPTCAM_HIT_COUNT_DOUBLE_BIT_ERROR [11:11] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ISEC_SPTCAM_HIT_COUNT_DOUBLE_BIT_ERROR_MASK 0x00000800u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ISEC_SPTCAM_HIT_COUNT_DOUBLE_BIT_ERROR_SHIFT 11
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ISEC_SPTCAM_HIT_COUNT_DOUBLE_BIT_ERROR_DEFAULT 0x00000001

/* MACSEC_GENERAL :: MACSEC_MIB_INTR_ENABLE :: ISEC_SPTCAM_HIT_COUNT_SINGLE_BIT_ERROR [10:10] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ISEC_SPTCAM_HIT_COUNT_SINGLE_BIT_ERROR_MASK 0x00000400u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ISEC_SPTCAM_HIT_COUNT_SINGLE_BIT_ERROR_SHIFT 10
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ISEC_SPTCAM_HIT_COUNT_SINGLE_BIT_ERROR_DEFAULT 0x00000001

/* MACSEC_GENERAL :: MACSEC_MIB_INTR_ENABLE :: ESEC_MIB_SA_DOUBLE_BIT_ERROR [09:09] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ESEC_MIB_SA_DOUBLE_BIT_ERROR_MASK 0x00000200u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ESEC_MIB_SA_DOUBLE_BIT_ERROR_SHIFT 9
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ESEC_MIB_SA_DOUBLE_BIT_ERROR_DEFAULT 0x00000001

/* MACSEC_GENERAL :: MACSEC_MIB_INTR_ENABLE :: ESEC_MIB_SA_SINGLE_BIT_ERROR [08:08] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ESEC_MIB_SA_SINGLE_BIT_ERROR_MASK 0x00000100u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ESEC_MIB_SA_SINGLE_BIT_ERROR_SHIFT 8
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ESEC_MIB_SA_SINGLE_BIT_ERROR_DEFAULT 0x00000001

/* MACSEC_GENERAL :: MACSEC_MIB_INTR_ENABLE :: ESEC_MIB_SC_DOUBLE_BIT_ERROR [07:07] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ESEC_MIB_SC_DOUBLE_BIT_ERROR_MASK 0x00000080u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ESEC_MIB_SC_DOUBLE_BIT_ERROR_SHIFT 7
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ESEC_MIB_SC_DOUBLE_BIT_ERROR_DEFAULT 0x00000001

/* MACSEC_GENERAL :: MACSEC_MIB_INTR_ENABLE :: ESEC_MIB_SC_SINGLE_BIT_ERROR [06:06] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ESEC_MIB_SC_SINGLE_BIT_ERROR_MASK 0x00000040u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ESEC_MIB_SC_SINGLE_BIT_ERROR_SHIFT 6
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ESEC_MIB_SC_SINGLE_BIT_ERROR_DEFAULT 0x00000001

/* MACSEC_GENERAL :: MACSEC_MIB_INTR_ENABLE :: ESEC_MIB_SC_Ctrl_DOUBLE_BIT_ERROR [05:05] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ESEC_MIB_SC_Ctrl_DOUBLE_BIT_ERROR_MASK 0x00000020u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ESEC_MIB_SC_Ctrl_DOUBLE_BIT_ERROR_SHIFT 5
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ESEC_MIB_SC_Ctrl_DOUBLE_BIT_ERROR_DEFAULT 0x00000001

/* MACSEC_GENERAL :: MACSEC_MIB_INTR_ENABLE :: ESEC_MIB_SC_Ctrl_SINGLE_BIT_ERROR [04:04] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ESEC_MIB_SC_Ctrl_SINGLE_BIT_ERROR_MASK 0x00000010u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ESEC_MIB_SC_Ctrl_SINGLE_BIT_ERROR_SHIFT 4
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ESEC_MIB_SC_Ctrl_SINGLE_BIT_ERROR_DEFAULT 0x00000001

/* MACSEC_GENERAL :: MACSEC_MIB_INTR_ENABLE :: ESEC_MIB_SC_UnCtrl_DOUBLE_BIT_ERROR [03:03] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ESEC_MIB_SC_UnCtrl_DOUBLE_BIT_ERROR_MASK 0x00000008u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ESEC_MIB_SC_UnCtrl_DOUBLE_BIT_ERROR_SHIFT 3
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ESEC_MIB_SC_UnCtrl_DOUBLE_BIT_ERROR_DEFAULT 0x00000001

/* MACSEC_GENERAL :: MACSEC_MIB_INTR_ENABLE :: ESEC_MIB_SC_UnCtrl_SINGLE_BIT_ERROR [02:02] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ESEC_MIB_SC_UnCtrl_SINGLE_BIT_ERROR_MASK 0x00000004u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ESEC_MIB_SC_UnCtrl_SINGLE_BIT_ERROR_SHIFT 2
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ESEC_MIB_SC_UnCtrl_SINGLE_BIT_ERROR_DEFAULT 0x00000001

/* MACSEC_GENERAL :: MACSEC_MIB_INTR_ENABLE :: ESEC_MIB_MISC_DOUBLE_BIT_ERROR [01:01] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ESEC_MIB_MISC_DOUBLE_BIT_ERROR_MASK 0x00000002u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ESEC_MIB_MISC_DOUBLE_BIT_ERROR_SHIFT 1
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ESEC_MIB_MISC_DOUBLE_BIT_ERROR_DEFAULT 0x00000001

/* MACSEC_GENERAL :: MACSEC_MIB_INTR_ENABLE :: ESEC_MIB_MISC_SINGLE_BIT_ERROR [00:00] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ESEC_MIB_MISC_SINGLE_BIT_ERROR_MASK 0x00000001u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ESEC_MIB_MISC_SINGLE_BIT_ERROR_SHIFT 0
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_ENABLE_ESEC_MIB_MISC_SINGLE_BIT_ERROR_DEFAULT 0x00000001

/***************************************************************************
 *MACSEC_MIB_INTR_STATUS - MACsec MIB interrupt status register. Leaf level ISR to generate interrupt to top level ISR Register
 ***************************************************************************/
/* MACSEC_GENERAL :: MACSEC_MIB_INTR_STATUS :: reserved0 [31:26] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_reserved0_MASK  0xfc000000u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_reserved0_SHIFT 26

/* MACSEC_GENERAL :: MACSEC_MIB_INTR_STATUS :: ISEC_MIB_SA_DOUBLE_BIT_ERROR [25:25] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ISEC_MIB_SA_DOUBLE_BIT_ERROR_MASK 0x02000000u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ISEC_MIB_SA_DOUBLE_BIT_ERROR_SHIFT 25
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ISEC_MIB_SA_DOUBLE_BIT_ERROR_DEFAULT 0x00000000

/* MACSEC_GENERAL :: MACSEC_MIB_INTR_STATUS :: ISEC_MIB_SA_SINGLE_BIT_ERROR [24:24] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ISEC_MIB_SA_SINGLE_BIT_ERROR_MASK 0x01000000u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ISEC_MIB_SA_SINGLE_BIT_ERROR_SHIFT 24
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ISEC_MIB_SA_SINGLE_BIT_ERROR_DEFAULT 0x00000000

/* MACSEC_GENERAL :: MACSEC_MIB_INTR_STATUS :: ISEC_MIB_SC_DOUBLE_BIT_ERROR [23:23] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ISEC_MIB_SC_DOUBLE_BIT_ERROR_MASK 0x00800000u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ISEC_MIB_SC_DOUBLE_BIT_ERROR_SHIFT 23
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ISEC_MIB_SC_DOUBLE_BIT_ERROR_DEFAULT 0x00000000

/* MACSEC_GENERAL :: MACSEC_MIB_INTR_STATUS :: ISEC_MIB_SC_SINGLE_BIT_ERROR [22:22] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ISEC_MIB_SC_SINGLE_BIT_ERROR_MASK 0x00400000u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ISEC_MIB_SC_SINGLE_BIT_ERROR_SHIFT 22
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ISEC_MIB_SC_SINGLE_BIT_ERROR_DEFAULT 0x00000000

/* MACSEC_GENERAL :: MACSEC_MIB_INTR_STATUS :: ISEC_MIB_SP_CTRL_2_DOUBLE_BIT_ERROR [21:21] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ISEC_MIB_SP_CTRL_2_DOUBLE_BIT_ERROR_MASK 0x00200000u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ISEC_MIB_SP_CTRL_2_DOUBLE_BIT_ERROR_SHIFT 21
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ISEC_MIB_SP_CTRL_2_DOUBLE_BIT_ERROR_DEFAULT 0x00000000

/* MACSEC_GENERAL :: MACSEC_MIB_INTR_STATUS :: ISEC_MIB_SP_CTRL_2_SINGLE_BIT_ERROR [20:20] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ISEC_MIB_SP_CTRL_2_SINGLE_BIT_ERROR_MASK 0x00100000u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ISEC_MIB_SP_CTRL_2_SINGLE_BIT_ERROR_SHIFT 20
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ISEC_MIB_SP_CTRL_2_SINGLE_BIT_ERROR_DEFAULT 0x00000000

/* MACSEC_GENERAL :: MACSEC_MIB_INTR_STATUS :: ISEC_MIB_SP_CTRL_1_DOUBLE_BIT_ERROR [19:19] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ISEC_MIB_SP_CTRL_1_DOUBLE_BIT_ERROR_MASK 0x00080000u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ISEC_MIB_SP_CTRL_1_DOUBLE_BIT_ERROR_SHIFT 19
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ISEC_MIB_SP_CTRL_1_DOUBLE_BIT_ERROR_DEFAULT 0x00000000

/* MACSEC_GENERAL :: MACSEC_MIB_INTR_STATUS :: ISEC_MIB_SP_CTRL_1_SINGLE_BIT_ERROR [18:18] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ISEC_MIB_SP_CTRL_1_SINGLE_BIT_ERROR_MASK 0x00040000u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ISEC_MIB_SP_CTRL_1_SINGLE_BIT_ERROR_SHIFT 18
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ISEC_MIB_SP_CTRL_1_SINGLE_BIT_ERROR_DEFAULT 0x00000000

/* MACSEC_GENERAL :: MACSEC_MIB_INTR_STATUS :: ISEC_MIB_SP_UNCTRL_DOUBLE_BIT_ERROR [17:17] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ISEC_MIB_SP_UNCTRL_DOUBLE_BIT_ERROR_MASK 0x00020000u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ISEC_MIB_SP_UNCTRL_DOUBLE_BIT_ERROR_SHIFT 17
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ISEC_MIB_SP_UNCTRL_DOUBLE_BIT_ERROR_DEFAULT 0x00000000

/* MACSEC_GENERAL :: MACSEC_MIB_INTR_STATUS :: ISEC_MIB_SP_UNCTRL_SINGLE_BIT_ERROR [16:16] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ISEC_MIB_SP_UNCTRL_SINGLE_BIT_ERROR_MASK 0x00010000u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ISEC_MIB_SP_UNCTRL_SINGLE_BIT_ERROR_SHIFT 16
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ISEC_MIB_SP_UNCTRL_SINGLE_BIT_ERROR_DEFAULT 0x00000000

/* MACSEC_GENERAL :: MACSEC_MIB_INTR_STATUS :: ISEC_PORT_COUNTERS_DOUBLE_BIT_ERROR [15:15] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ISEC_PORT_COUNTERS_DOUBLE_BIT_ERROR_MASK 0x00008000u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ISEC_PORT_COUNTERS_DOUBLE_BIT_ERROR_SHIFT 15
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ISEC_PORT_COUNTERS_DOUBLE_BIT_ERROR_DEFAULT 0x00000000

/* MACSEC_GENERAL :: MACSEC_MIB_INTR_STATUS :: ISEC_PORT_COUNTERS_SINGLE_BIT_ERROR [14:14] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ISEC_PORT_COUNTERS_SINGLE_BIT_ERROR_MASK 0x00004000u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ISEC_PORT_COUNTERS_SINGLE_BIT_ERROR_SHIFT 14
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ISEC_PORT_COUNTERS_SINGLE_BIT_ERROR_DEFAULT 0x00000000

/* MACSEC_GENERAL :: MACSEC_MIB_INTR_STATUS :: ISEC_SCTCAM_HIT_COUNT_DOUBLE_BIT_ERROR [13:13] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ISEC_SCTCAM_HIT_COUNT_DOUBLE_BIT_ERROR_MASK 0x00002000u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ISEC_SCTCAM_HIT_COUNT_DOUBLE_BIT_ERROR_SHIFT 13
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ISEC_SCTCAM_HIT_COUNT_DOUBLE_BIT_ERROR_DEFAULT 0x00000000

/* MACSEC_GENERAL :: MACSEC_MIB_INTR_STATUS :: ISEC_SCTCAM_HIT_COUNT_SINGLE_BIT_ERROR [12:12] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ISEC_SCTCAM_HIT_COUNT_SINGLE_BIT_ERROR_MASK 0x00001000u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ISEC_SCTCAM_HIT_COUNT_SINGLE_BIT_ERROR_SHIFT 12
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ISEC_SCTCAM_HIT_COUNT_SINGLE_BIT_ERROR_DEFAULT 0x00000000

/* MACSEC_GENERAL :: MACSEC_MIB_INTR_STATUS :: ISEC_SPTCAM_HIT_COUNT_DOUBLE_BIT_ERROR [11:11] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ISEC_SPTCAM_HIT_COUNT_DOUBLE_BIT_ERROR_MASK 0x00000800u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ISEC_SPTCAM_HIT_COUNT_DOUBLE_BIT_ERROR_SHIFT 11
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ISEC_SPTCAM_HIT_COUNT_DOUBLE_BIT_ERROR_DEFAULT 0x00000000

/* MACSEC_GENERAL :: MACSEC_MIB_INTR_STATUS :: ISEC_SPTCAM_HIT_COUNT_SINGLE_BIT_ERROR [10:10] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ISEC_SPTCAM_HIT_COUNT_SINGLE_BIT_ERROR_MASK 0x00000400u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ISEC_SPTCAM_HIT_COUNT_SINGLE_BIT_ERROR_SHIFT 10
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ISEC_SPTCAM_HIT_COUNT_SINGLE_BIT_ERROR_DEFAULT 0x00000000

/* MACSEC_GENERAL :: MACSEC_MIB_INTR_STATUS :: ESEC_MIB_SA_DOUBLE_BIT_ERROR [09:09] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ESEC_MIB_SA_DOUBLE_BIT_ERROR_MASK 0x00000200u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ESEC_MIB_SA_DOUBLE_BIT_ERROR_SHIFT 9
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ESEC_MIB_SA_DOUBLE_BIT_ERROR_DEFAULT 0x00000000

/* MACSEC_GENERAL :: MACSEC_MIB_INTR_STATUS :: ESEC_MIB_SA_SINGLE_BIT_ERROR [08:08] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ESEC_MIB_SA_SINGLE_BIT_ERROR_MASK 0x00000100u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ESEC_MIB_SA_SINGLE_BIT_ERROR_SHIFT 8
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ESEC_MIB_SA_SINGLE_BIT_ERROR_DEFAULT 0x00000000

/* MACSEC_GENERAL :: MACSEC_MIB_INTR_STATUS :: ESEC_MIB_SC_DOUBLE_BIT_ERROR [07:07] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ESEC_MIB_SC_DOUBLE_BIT_ERROR_MASK 0x00000080u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ESEC_MIB_SC_DOUBLE_BIT_ERROR_SHIFT 7
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ESEC_MIB_SC_DOUBLE_BIT_ERROR_DEFAULT 0x00000000

/* MACSEC_GENERAL :: MACSEC_MIB_INTR_STATUS :: ESEC_MIB_SC_SINGLE_BIT_ERROR [06:06] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ESEC_MIB_SC_SINGLE_BIT_ERROR_MASK 0x00000040u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ESEC_MIB_SC_SINGLE_BIT_ERROR_SHIFT 6
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ESEC_MIB_SC_SINGLE_BIT_ERROR_DEFAULT 0x00000000

/* MACSEC_GENERAL :: MACSEC_MIB_INTR_STATUS :: ESEC_MIB_SC_Ctrl_DOUBLE_BIT_ERROR [05:05] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ESEC_MIB_SC_Ctrl_DOUBLE_BIT_ERROR_MASK 0x00000020u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ESEC_MIB_SC_Ctrl_DOUBLE_BIT_ERROR_SHIFT 5
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ESEC_MIB_SC_Ctrl_DOUBLE_BIT_ERROR_DEFAULT 0x00000000

/* MACSEC_GENERAL :: MACSEC_MIB_INTR_STATUS :: ESEC_MIB_SC_Ctrl_SINGLE_BIT_ERROR [04:04] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ESEC_MIB_SC_Ctrl_SINGLE_BIT_ERROR_MASK 0x00000010u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ESEC_MIB_SC_Ctrl_SINGLE_BIT_ERROR_SHIFT 4
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ESEC_MIB_SC_Ctrl_SINGLE_BIT_ERROR_DEFAULT 0x00000000

/* MACSEC_GENERAL :: MACSEC_MIB_INTR_STATUS :: ESEC_MIB_SC_UnCtrl_DOUBLE_BIT_ERROR [03:03] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ESEC_MIB_SC_UnCtrl_DOUBLE_BIT_ERROR_MASK 0x00000008u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ESEC_MIB_SC_UnCtrl_DOUBLE_BIT_ERROR_SHIFT 3
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ESEC_MIB_SC_UnCtrl_DOUBLE_BIT_ERROR_DEFAULT 0x00000000

/* MACSEC_GENERAL :: MACSEC_MIB_INTR_STATUS :: ESEC_MIB_SC_UnCtrl_SINGLE_BIT_ERROR [02:02] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ESEC_MIB_SC_UnCtrl_SINGLE_BIT_ERROR_MASK 0x00000004u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ESEC_MIB_SC_UnCtrl_SINGLE_BIT_ERROR_SHIFT 2
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ESEC_MIB_SC_UnCtrl_SINGLE_BIT_ERROR_DEFAULT 0x00000000

/* MACSEC_GENERAL :: MACSEC_MIB_INTR_STATUS :: ESEC_MIB_MISC_DOUBLE_BIT_ERROR [01:01] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ESEC_MIB_MISC_DOUBLE_BIT_ERROR_MASK 0x00000002u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ESEC_MIB_MISC_DOUBLE_BIT_ERROR_SHIFT 1
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ESEC_MIB_MISC_DOUBLE_BIT_ERROR_DEFAULT 0x00000000

/* MACSEC_GENERAL :: MACSEC_MIB_INTR_STATUS :: ESEC_MIB_MISC_SINGLE_BIT_ERROR [00:00] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ESEC_MIB_MISC_SINGLE_BIT_ERROR_MASK 0x00000001u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ESEC_MIB_MISC_SINGLE_BIT_ERROR_SHIFT 0
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_INTR_STATUS_ESEC_MIB_MISC_SINGLE_BIT_ERROR_DEFAULT 0x00000000

/***************************************************************************
 *MACSEC_MEM_CTRL_1 - Memory Control Register 1 Register
 ***************************************************************************/
/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_1 :: reserved0 [63:53] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_1_reserved0_MASK       BCHP_UINT64_C(0xffe00000, 0x00000000)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_1_reserved0_SHIFT      53

/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_1 :: SRF_256X154_TM [52:48] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_1_SRF_256X154_TM_MASK  BCHP_UINT64_C(0x001f0000, 0x00000000)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_1_SRF_256X154_TM_SHIFT 48
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_1_SRF_256X154_TM_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_1 :: reserved1 [47:37] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_1_reserved1_MASK       BCHP_UINT64_C(0x0000ffe0, 0x00000000)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_1_reserved1_SHIFT      37

/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_1 :: SRF_256X138_TM [36:32] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_1_SRF_256X138_TM_MASK  BCHP_UINT64_C(0x0000001f, 0x00000000)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_1_SRF_256X138_TM_SHIFT 32
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_1_SRF_256X138_TM_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_1 :: reserved2 [31:21] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_1_reserved2_MASK       BCHP_UINT64_C(0x00000000, 0xffe00000)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_1_reserved2_SHIFT      21

/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_1 :: SRF_256X116_TM [20:16] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_1_SRF_256X116_TM_MASK  BCHP_UINT64_C(0x00000000, 0x001f0000)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_1_SRF_256X116_TM_SHIFT 16
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_1_SRF_256X116_TM_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_1 :: reserved3 [15:05] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_1_reserved3_MASK       BCHP_UINT64_C(0x00000000, 0x0000ffe0)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_1_reserved3_SHIFT      5

/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_1 :: SRF_256X104_TM [04:00] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_1_SRF_256X104_TM_MASK  BCHP_UINT64_C(0x00000000, 0x0000001f)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_1_SRF_256X104_TM_SHIFT 0
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_1_SRF_256X104_TM_DEFAULT 0

/***************************************************************************
 *MACSEC_MEM_CTRL_2 - Memory Control Register 2 Register
 ***************************************************************************/
/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_2 :: reserved0 [63:53] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_2_reserved0_MASK       BCHP_UINT64_C(0xffe00000, 0x00000000)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_2_reserved0_SHIFT      53

/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_2 :: SRF_256X62_TM [52:48] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_2_SRF_256X62_TM_MASK   BCHP_UINT64_C(0x001f0000, 0x00000000)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_2_SRF_256X62_TM_SHIFT  48
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_2_SRF_256X62_TM_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_2 :: reserved1 [47:37] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_2_reserved1_MASK       BCHP_UINT64_C(0x0000ffe0, 0x00000000)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_2_reserved1_SHIFT      37

/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_2 :: SRF_256X48_TM [36:32] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_2_SRF_256X48_TM_MASK   BCHP_UINT64_C(0x0000001f, 0x00000000)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_2_SRF_256X48_TM_SHIFT  32
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_2_SRF_256X48_TM_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_2 :: reserved2 [31:21] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_2_reserved2_MASK       BCHP_UINT64_C(0x00000000, 0xffe00000)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_2_reserved2_SHIFT      21

/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_2 :: SRF_256X24_TM [20:16] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_2_SRF_256X24_TM_MASK   BCHP_UINT64_C(0x00000000, 0x001f0000)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_2_SRF_256X24_TM_SHIFT  16
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_2_SRF_256X24_TM_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_2 :: reserved3 [15:05] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_2_reserved3_MASK       BCHP_UINT64_C(0x00000000, 0x0000ffe0)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_2_reserved3_SHIFT      5

/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_2 :: SRF_256X14_TM [04:00] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_2_SRF_256X14_TM_MASK   BCHP_UINT64_C(0x00000000, 0x0000001f)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_2_SRF_256X14_TM_SHIFT  0
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_2_SRF_256X14_TM_DEFAULT 0

/***************************************************************************
 *MACSEC_MEM_CTRL_3 - Memory Control Register 3 Register
 ***************************************************************************/
/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_3 :: reserved0 [63:53] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_3_reserved0_MASK       BCHP_UINT64_C(0xffe00000, 0x00000000)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_3_reserved0_SHIFT      53

/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_3 :: SRF_384X51_TM [52:48] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_3_SRF_384X51_TM_MASK   BCHP_UINT64_C(0x001f0000, 0x00000000)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_3_SRF_384X51_TM_SHIFT  48
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_3_SRF_384X51_TM_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_3 :: reserved1 [47:37] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_3_reserved1_MASK       BCHP_UINT64_C(0x0000ffe0, 0x00000000)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_3_reserved1_SHIFT      37

/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_3 :: SRF_384X40_TM [36:32] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_3_SRF_384X40_TM_MASK   BCHP_UINT64_C(0x0000001f, 0x00000000)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_3_SRF_384X40_TM_SHIFT  32
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_3_SRF_384X40_TM_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_3 :: reserved2 [31:21] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_3_reserved2_MASK       BCHP_UINT64_C(0x00000000, 0xffe00000)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_3_reserved2_SHIFT      21

/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_3 :: SRF_384X23_TM [20:16] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_3_SRF_384X23_TM_MASK   BCHP_UINT64_C(0x00000000, 0x001f0000)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_3_SRF_384X23_TM_SHIFT  16
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_3_SRF_384X23_TM_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_3 :: reserved3 [15:05] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_3_reserved3_MASK       BCHP_UINT64_C(0x00000000, 0x0000ffe0)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_3_reserved3_SHIFT      5

/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_3 :: SRF_32X144_TM [04:00] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_3_SRF_32X144_TM_MASK   BCHP_UINT64_C(0x00000000, 0x0000001f)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_3_SRF_32X144_TM_SHIFT  0
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_3_SRF_32X144_TM_DEFAULT 0

/***************************************************************************
 *MACSEC_MEM_CTRL_4 - Memory Control Register 4 Register
 ***************************************************************************/
/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_4 :: reserved0 [63:53] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_4_reserved0_MASK       BCHP_UINT64_C(0xffe00000, 0x00000000)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_4_reserved0_SHIFT      53

/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_4 :: SRF_512X14_TM [52:48] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_4_SRF_512X14_TM_MASK   BCHP_UINT64_C(0x001f0000, 0x00000000)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_4_SRF_512X14_TM_SHIFT  48
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_4_SRF_512X14_TM_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_4 :: reserved1 [47:37] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_4_reserved1_MASK       BCHP_UINT64_C(0x0000ffe0, 0x00000000)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_4_reserved1_SHIFT      37

/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_4 :: SRF_512X47_TM [36:32] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_4_SRF_512X47_TM_MASK   BCHP_UINT64_C(0x0000001f, 0x00000000)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_4_SRF_512X47_TM_SHIFT  32
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_4_SRF_512X47_TM_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_4 :: reserved2 [31:21] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_4_reserved2_MASK       BCHP_UINT64_C(0x00000000, 0xffe00000)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_4_reserved2_SHIFT      21

/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_4 :: SRF_48X128_TM [20:16] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_4_SRF_48X128_TM_MASK   BCHP_UINT64_C(0x00000000, 0x001f0000)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_4_SRF_48X128_TM_SHIFT  16
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_4_SRF_48X128_TM_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_4 :: reserved3 [15:05] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_4_reserved3_MASK       BCHP_UINT64_C(0x00000000, 0x0000ffe0)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_4_reserved3_SHIFT      5

/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_4 :: SRF_48X104_TM [04:00] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_4_SRF_48X104_TM_MASK   BCHP_UINT64_C(0x00000000, 0x0000001f)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_4_SRF_48X104_TM_SHIFT  0
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_4_SRF_48X104_TM_DEFAULT 0

/***************************************************************************
 *MACSEC_MEM_CTRL_5 - Memory Control Register 5 Register
 ***************************************************************************/
/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_5 :: reserved0 [63:53] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_5_reserved0_MASK       BCHP_UINT64_C(0xffe00000, 0x00000000)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_5_reserved0_SHIFT      53

/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_5 :: SRF_192X120_TM [52:48] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_5_SRF_192X120_TM_MASK  BCHP_UINT64_C(0x001f0000, 0x00000000)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_5_SRF_192X120_TM_SHIFT 48
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_5_SRF_192X120_TM_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_5 :: reserved1 [47:37] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_5_reserved1_MASK       BCHP_UINT64_C(0x0000ffe0, 0x00000000)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_5_reserved1_SHIFT      37

/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_5 :: SRF_128X144_TM [36:32] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_5_SRF_128X144_TM_MASK  BCHP_UINT64_C(0x0000001f, 0x00000000)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_5_SRF_128X144_TM_SHIFT 32
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_5_SRF_128X144_TM_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_5 :: reserved2 [31:21] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_5_reserved2_MASK       BCHP_UINT64_C(0x00000000, 0xffe00000)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_5_reserved2_SHIFT      21

/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_5 :: SRF_96X80_TM [20:16] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_5_SRF_96X80_TM_MASK    BCHP_UINT64_C(0x00000000, 0x001f0000)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_5_SRF_96X80_TM_SHIFT   16
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_5_SRF_96X80_TM_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_5 :: reserved3 [15:05] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_5_reserved3_MASK       BCHP_UINT64_C(0x00000000, 0x0000ffe0)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_5_reserved3_SHIFT      5

/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_5 :: SRF_64X138_TM [04:00] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_5_SRF_64X138_TM_MASK   BCHP_UINT64_C(0x00000000, 0x0000001f)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_5_SRF_64X138_TM_SHIFT  0
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_5_SRF_64X138_TM_DEFAULT 0

/***************************************************************************
 *MACSEC_MEM_CTRL_6 - Memory Control Register 6 Register
 ***************************************************************************/
/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_6 :: reserved0 [63:55] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_6_reserved0_MASK       BCHP_UINT64_C(0xff800000, 0x00000000)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_6_reserved0_SHIFT      55

/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_6 :: SP_512X137_TM [54:48] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_6_SP_512X137_TM_MASK   BCHP_UINT64_C(0x007f0000, 0x00000000)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_6_SP_512X137_TM_SHIFT  48
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_6_SP_512X137_TM_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_6 :: reserved1 [47:39] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_6_reserved1_MASK       BCHP_UINT64_C(0x0000ff80, 0x00000000)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_6_reserved1_SHIFT      39

/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_6 :: SP_1024X137_TM [38:32] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_6_SP_1024X137_TM_MASK  BCHP_UINT64_C(0x0000007f, 0x00000000)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_6_SP_1024X137_TM_SHIFT 32
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_6_SP_1024X137_TM_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_6 :: reserved2 [31:27] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_6_reserved2_MASK       BCHP_UINT64_C(0x00000000, 0xf8000000)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_6_reserved2_SHIFT      27

/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_6 :: PPDS_1024X88_TM [26:16] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_6_PPDS_1024X88_TM_MASK BCHP_UINT64_C(0x00000000, 0x07ff0000)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_6_PPDS_1024X88_TM_SHIFT 16
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_6_PPDS_1024X88_TM_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_6 :: reserved3 [15:11] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_6_reserved3_MASK       BCHP_UINT64_C(0x00000000, 0x0000f800)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_6_reserved3_SHIFT      11

/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_6 :: PPDS_1024X128_TM [10:00] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_6_PPDS_1024X128_TM_MASK BCHP_UINT64_C(0x00000000, 0x000007ff)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_6_PPDS_1024X128_TM_SHIFT 0
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_6_PPDS_1024X128_TM_DEFAULT 0

/***************************************************************************
 *MACSEC_MEM_CTRL_7 - Memory Control Register 7 Register
 ***************************************************************************/
/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_7 :: reserved0 [63:53] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_7_reserved0_MASK       BCHP_UINT64_C(0xffe00000, 0x00000000)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_7_reserved0_SHIFT      53

/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_7 :: SRF_64X104_TM [52:48] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_7_SRF_64X104_TM_MASK   BCHP_UINT64_C(0x001f0000, 0x00000000)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_7_SRF_64X104_TM_SHIFT  48
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_7_SRF_64X104_TM_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_7 :: reserved1 [47:37] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_7_reserved1_MASK       BCHP_UINT64_C(0x0000ffe0, 0x00000000)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_7_reserved1_SHIFT      37

/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_7 :: SRF_64X72_TM [36:32] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_7_SRF_64X72_TM_MASK    BCHP_UINT64_C(0x0000001f, 0x00000000)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_7_SRF_64X72_TM_SHIFT   32
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_7_SRF_64X72_TM_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_7 :: CAM_256X72_TM [31:16] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_7_CAM_256X72_TM_MASK   BCHP_UINT64_C(0x00000000, 0xffff0000)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_7_CAM_256X72_TM_SHIFT  16
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_7_CAM_256X72_TM_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_7 :: CAM_512X160_TM [15:00] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_7_CAM_512X160_TM_MASK  BCHP_UINT64_C(0x00000000, 0x0000ffff)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_7_CAM_512X160_TM_SHIFT 0
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_7_CAM_512X160_TM_DEFAULT 0

/***************************************************************************
 *MACSEC_MEM_CTRL_8 - Memory Control Register 8 Register
 ***************************************************************************/
/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_8 :: reserved0 [63:37] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_8_reserved0_MASK       BCHP_UINT64_C(0xffffffe0, 0x00000000)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_8_reserved0_SHIFT      37

/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_8 :: SRF_256X66_TM [36:32] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_8_SRF_256X66_TM_MASK   BCHP_UINT64_C(0x0000001f, 0x00000000)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_8_SRF_256X66_TM_SHIFT  32
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_8_SRF_256X66_TM_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_8 :: reserved1 [31:21] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_8_reserved1_MASK       BCHP_UINT64_C(0x00000000, 0xffe00000)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_8_reserved1_SHIFT      21

/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_8 :: SRF_256X34_TM [20:16] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_8_SRF_256X34_TM_MASK   BCHP_UINT64_C(0x00000000, 0x001f0000)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_8_SRF_256X34_TM_SHIFT  16
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_8_SRF_256X34_TM_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_8 :: reserved2 [15:05] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_8_reserved2_MASK       BCHP_UINT64_C(0x00000000, 0x0000ffe0)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_8_reserved2_SHIFT      5

/* MACSEC_GENERAL :: MACSEC_MEM_CTRL_8 :: SRF_256X120_TM [04:00] */
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_8_SRF_256X120_TM_MASK  BCHP_UINT64_C(0x00000000, 0x0000001f)
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_8_SRF_256X120_TM_SHIFT 0
#define BCHP_MACSEC_GENERAL_MACSEC_MEM_CTRL_8_SRF_256X120_TM_DEFAULT 0

/***************************************************************************
 *MACSEC_INTR_FIFO_COUNT - Gives the current number of valid entries in differernt ROLLOVER/EXPIRY FIFOs Register
 ***************************************************************************/
/* MACSEC_GENERAL :: MACSEC_INTR_FIFO_COUNT :: reserved0 [63:39] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_FIFO_COUNT_reserved0_MASK  BCHP_UINT64_C(0xffffff80, 0x00000000)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_FIFO_COUNT_reserved0_SHIFT 39

/* MACSEC_GENERAL :: MACSEC_INTR_FIFO_COUNT :: ISEC_MIB_ROLLOVER_FIFO_COUNT [38:32] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_FIFO_COUNT_ISEC_MIB_ROLLOVER_FIFO_COUNT_MASK BCHP_UINT64_C(0x0000007f, 0x00000000)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_FIFO_COUNT_ISEC_MIB_ROLLOVER_FIFO_COUNT_SHIFT 32
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_FIFO_COUNT_ISEC_MIB_ROLLOVER_FIFO_COUNT_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_INTR_FIFO_COUNT :: reserved1 [31:31] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_FIFO_COUNT_reserved1_MASK  BCHP_UINT64_C(0x00000000, 0x80000000)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_FIFO_COUNT_reserved1_SHIFT 31

/* MACSEC_GENERAL :: MACSEC_INTR_FIFO_COUNT :: ESEC_MIB_ROLLOVER_FIFO_COUNT [30:24] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_FIFO_COUNT_ESEC_MIB_ROLLOVER_FIFO_COUNT_MASK BCHP_UINT64_C(0x00000000, 0x7f000000)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_FIFO_COUNT_ESEC_MIB_ROLLOVER_FIFO_COUNT_SHIFT 24
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_FIFO_COUNT_ESEC_MIB_ROLLOVER_FIFO_COUNT_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_INTR_FIFO_COUNT :: reserved2 [23:21] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_FIFO_COUNT_reserved2_MASK  BCHP_UINT64_C(0x00000000, 0x00e00000)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_FIFO_COUNT_reserved2_SHIFT 21

/* MACSEC_GENERAL :: MACSEC_INTR_FIFO_COUNT :: ISEC_KEY_EXPIRY_FIFO_COUNT [20:12] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_FIFO_COUNT_ISEC_KEY_EXPIRY_FIFO_COUNT_MASK BCHP_UINT64_C(0x00000000, 0x001ff000)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_FIFO_COUNT_ISEC_KEY_EXPIRY_FIFO_COUNT_SHIFT 12
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_FIFO_COUNT_ISEC_KEY_EXPIRY_FIFO_COUNT_DEFAULT 0

/* MACSEC_GENERAL :: MACSEC_INTR_FIFO_COUNT :: reserved3 [11:09] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_FIFO_COUNT_reserved3_MASK  BCHP_UINT64_C(0x00000000, 0x00000e00)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_FIFO_COUNT_reserved3_SHIFT 9

/* MACSEC_GENERAL :: MACSEC_INTR_FIFO_COUNT :: ESEC_KEY_EXPIRY_FIFO_COUNT [08:00] */
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_FIFO_COUNT_ESEC_KEY_EXPIRY_FIFO_COUNT_MASK BCHP_UINT64_C(0x00000000, 0x000001ff)
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_FIFO_COUNT_ESEC_KEY_EXPIRY_FIFO_COUNT_SHIFT 0
#define BCHP_MACSEC_GENERAL_MACSEC_INTR_FIFO_COUNT_ESEC_KEY_EXPIRY_FIFO_COUNT_DEFAULT 0

/***************************************************************************
 *ESEC_MIB_MISC_ECC_STATUS - ECC Status Register. These bits are sticky by nature, and cleared-on-read. Register
 ***************************************************************************/
/* MACSEC_GENERAL :: ESEC_MIB_MISC_ECC_STATUS :: reserved0 [31:14] */
#define BCHP_MACSEC_GENERAL_ESEC_MIB_MISC_ECC_STATUS_reserved0_MASK 0xffffc000u
#define BCHP_MACSEC_GENERAL_ESEC_MIB_MISC_ECC_STATUS_reserved0_SHIFT 14

/* MACSEC_GENERAL :: ESEC_MIB_MISC_ECC_STATUS :: ECC_ERR_ADDRESS [13:04] */
#define BCHP_MACSEC_GENERAL_ESEC_MIB_MISC_ECC_STATUS_ECC_ERR_ADDRESS_MASK 0x00003ff0u
#define BCHP_MACSEC_GENERAL_ESEC_MIB_MISC_ECC_STATUS_ECC_ERR_ADDRESS_SHIFT 4
#define BCHP_MACSEC_GENERAL_ESEC_MIB_MISC_ECC_STATUS_ECC_ERR_ADDRESS_DEFAULT 0x00000000

/* MACSEC_GENERAL :: ESEC_MIB_MISC_ECC_STATUS :: RSVD [03:03] */
#define BCHP_MACSEC_GENERAL_ESEC_MIB_MISC_ECC_STATUS_RSVD_MASK     0x00000008u
#define BCHP_MACSEC_GENERAL_ESEC_MIB_MISC_ECC_STATUS_RSVD_SHIFT    3
#define BCHP_MACSEC_GENERAL_ESEC_MIB_MISC_ECC_STATUS_RSVD_DEFAULT  0x00000000

/* MACSEC_GENERAL :: ESEC_MIB_MISC_ECC_STATUS :: MULTIPLE_ERR [02:02] */
#define BCHP_MACSEC_GENERAL_ESEC_MIB_MISC_ECC_STATUS_MULTIPLE_ERR_MASK 0x00000004u
#define BCHP_MACSEC_GENERAL_ESEC_MIB_MISC_ECC_STATUS_MULTIPLE_ERR_SHIFT 2
#define BCHP_MACSEC_GENERAL_ESEC_MIB_MISC_ECC_STATUS_MULTIPLE_ERR_DEFAULT 0x00000000

/* MACSEC_GENERAL :: ESEC_MIB_MISC_ECC_STATUS :: DOUBLE_BIT_ERR [01:01] */
#define BCHP_MACSEC_GENERAL_ESEC_MIB_MISC_ECC_STATUS_DOUBLE_BIT_ERR_MASK 0x00000002u
#define BCHP_MACSEC_GENERAL_ESEC_MIB_MISC_ECC_STATUS_DOUBLE_BIT_ERR_SHIFT 1
#define BCHP_MACSEC_GENERAL_ESEC_MIB_MISC_ECC_STATUS_DOUBLE_BIT_ERR_DEFAULT 0x00000000

/* MACSEC_GENERAL :: ESEC_MIB_MISC_ECC_STATUS :: SINGLE_BIT_ERR [00:00] */
#define BCHP_MACSEC_GENERAL_ESEC_MIB_MISC_ECC_STATUS_SINGLE_BIT_ERR_MASK 0x00000001u
#define BCHP_MACSEC_GENERAL_ESEC_MIB_MISC_ECC_STATUS_SINGLE_BIT_ERR_SHIFT 0
#define BCHP_MACSEC_GENERAL_ESEC_MIB_MISC_ECC_STATUS_SINGLE_BIT_ERR_DEFAULT 0x00000000

/***************************************************************************
 *ESEC_MIB_SC_UnCtrl_ECC_STATUS - ECC Status Register. These bits are sticky by nature, and cleared-on-read. Register
 ***************************************************************************/
/* MACSEC_GENERAL :: ESEC_MIB_SC_UnCtrl_ECC_STATUS :: reserved0 [31:14] */
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SC_UnCtrl_ECC_STATUS_reserved0_MASK 0xffffc000u
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SC_UnCtrl_ECC_STATUS_reserved0_SHIFT 14

/* MACSEC_GENERAL :: ESEC_MIB_SC_UnCtrl_ECC_STATUS :: ECC_ERR_ADDRESS [13:04] */
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SC_UnCtrl_ECC_STATUS_ECC_ERR_ADDRESS_MASK 0x00003ff0u
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SC_UnCtrl_ECC_STATUS_ECC_ERR_ADDRESS_SHIFT 4
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SC_UnCtrl_ECC_STATUS_ECC_ERR_ADDRESS_DEFAULT 0x00000000

/* MACSEC_GENERAL :: ESEC_MIB_SC_UnCtrl_ECC_STATUS :: RSVD [03:03] */
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SC_UnCtrl_ECC_STATUS_RSVD_MASK 0x00000008u
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SC_UnCtrl_ECC_STATUS_RSVD_SHIFT 3
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SC_UnCtrl_ECC_STATUS_RSVD_DEFAULT 0x00000000

/* MACSEC_GENERAL :: ESEC_MIB_SC_UnCtrl_ECC_STATUS :: MULTIPLE_ERR [02:02] */
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SC_UnCtrl_ECC_STATUS_MULTIPLE_ERR_MASK 0x00000004u
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SC_UnCtrl_ECC_STATUS_MULTIPLE_ERR_SHIFT 2
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SC_UnCtrl_ECC_STATUS_MULTIPLE_ERR_DEFAULT 0x00000000

/* MACSEC_GENERAL :: ESEC_MIB_SC_UnCtrl_ECC_STATUS :: DOUBLE_BIT_ERR [01:01] */
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SC_UnCtrl_ECC_STATUS_DOUBLE_BIT_ERR_MASK 0x00000002u
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SC_UnCtrl_ECC_STATUS_DOUBLE_BIT_ERR_SHIFT 1
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SC_UnCtrl_ECC_STATUS_DOUBLE_BIT_ERR_DEFAULT 0x00000000

/* MACSEC_GENERAL :: ESEC_MIB_SC_UnCtrl_ECC_STATUS :: SINGLE_BIT_ERR [00:00] */
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SC_UnCtrl_ECC_STATUS_SINGLE_BIT_ERR_MASK 0x00000001u
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SC_UnCtrl_ECC_STATUS_SINGLE_BIT_ERR_SHIFT 0
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SC_UnCtrl_ECC_STATUS_SINGLE_BIT_ERR_DEFAULT 0x00000000

/***************************************************************************
 *ESEC_MIB_SC_Ctrl_ECC_STATUS - ECC Status Register. These bits are sticky by nature, and cleared-on-read. Register
 ***************************************************************************/
/* MACSEC_GENERAL :: ESEC_MIB_SC_Ctrl_ECC_STATUS :: reserved0 [31:14] */
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SC_Ctrl_ECC_STATUS_reserved0_MASK 0xffffc000u
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SC_Ctrl_ECC_STATUS_reserved0_SHIFT 14

/* MACSEC_GENERAL :: ESEC_MIB_SC_Ctrl_ECC_STATUS :: ECC_ERR_ADDRESS [13:04] */
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SC_Ctrl_ECC_STATUS_ECC_ERR_ADDRESS_MASK 0x00003ff0u
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SC_Ctrl_ECC_STATUS_ECC_ERR_ADDRESS_SHIFT 4
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SC_Ctrl_ECC_STATUS_ECC_ERR_ADDRESS_DEFAULT 0x00000000

/* MACSEC_GENERAL :: ESEC_MIB_SC_Ctrl_ECC_STATUS :: RSVD [03:03] */
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SC_Ctrl_ECC_STATUS_RSVD_MASK  0x00000008u
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SC_Ctrl_ECC_STATUS_RSVD_SHIFT 3
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SC_Ctrl_ECC_STATUS_RSVD_DEFAULT 0x00000000

/* MACSEC_GENERAL :: ESEC_MIB_SC_Ctrl_ECC_STATUS :: MULTIPLE_ERR [02:02] */
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SC_Ctrl_ECC_STATUS_MULTIPLE_ERR_MASK 0x00000004u
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SC_Ctrl_ECC_STATUS_MULTIPLE_ERR_SHIFT 2
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SC_Ctrl_ECC_STATUS_MULTIPLE_ERR_DEFAULT 0x00000000

/* MACSEC_GENERAL :: ESEC_MIB_SC_Ctrl_ECC_STATUS :: DOUBLE_BIT_ERR [01:01] */
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SC_Ctrl_ECC_STATUS_DOUBLE_BIT_ERR_MASK 0x00000002u
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SC_Ctrl_ECC_STATUS_DOUBLE_BIT_ERR_SHIFT 1
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SC_Ctrl_ECC_STATUS_DOUBLE_BIT_ERR_DEFAULT 0x00000000

/* MACSEC_GENERAL :: ESEC_MIB_SC_Ctrl_ECC_STATUS :: SINGLE_BIT_ERR [00:00] */
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SC_Ctrl_ECC_STATUS_SINGLE_BIT_ERR_MASK 0x00000001u
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SC_Ctrl_ECC_STATUS_SINGLE_BIT_ERR_SHIFT 0
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SC_Ctrl_ECC_STATUS_SINGLE_BIT_ERR_DEFAULT 0x00000000

/***************************************************************************
 *ESEC_MIB_SC_ECC_STATUS - ECC Status Register. These bits are sticky by nature, and cleared-on-read. Register
 ***************************************************************************/
/* MACSEC_GENERAL :: ESEC_MIB_SC_ECC_STATUS :: reserved0 [31:14] */
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SC_ECC_STATUS_reserved0_MASK  0xffffc000u
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SC_ECC_STATUS_reserved0_SHIFT 14

/* MACSEC_GENERAL :: ESEC_MIB_SC_ECC_STATUS :: ECC_ERR_ADDRESS [13:04] */
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SC_ECC_STATUS_ECC_ERR_ADDRESS_MASK 0x00003ff0u
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SC_ECC_STATUS_ECC_ERR_ADDRESS_SHIFT 4
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SC_ECC_STATUS_ECC_ERR_ADDRESS_DEFAULT 0x00000000

/* MACSEC_GENERAL :: ESEC_MIB_SC_ECC_STATUS :: RSVD [03:03] */
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SC_ECC_STATUS_RSVD_MASK       0x00000008u
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SC_ECC_STATUS_RSVD_SHIFT      3
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SC_ECC_STATUS_RSVD_DEFAULT    0x00000000

/* MACSEC_GENERAL :: ESEC_MIB_SC_ECC_STATUS :: MULTIPLE_ERR [02:02] */
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SC_ECC_STATUS_MULTIPLE_ERR_MASK 0x00000004u
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SC_ECC_STATUS_MULTIPLE_ERR_SHIFT 2
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SC_ECC_STATUS_MULTIPLE_ERR_DEFAULT 0x00000000

/* MACSEC_GENERAL :: ESEC_MIB_SC_ECC_STATUS :: DOUBLE_BIT_ERR [01:01] */
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SC_ECC_STATUS_DOUBLE_BIT_ERR_MASK 0x00000002u
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SC_ECC_STATUS_DOUBLE_BIT_ERR_SHIFT 1
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SC_ECC_STATUS_DOUBLE_BIT_ERR_DEFAULT 0x00000000

/* MACSEC_GENERAL :: ESEC_MIB_SC_ECC_STATUS :: SINGLE_BIT_ERR [00:00] */
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SC_ECC_STATUS_SINGLE_BIT_ERR_MASK 0x00000001u
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SC_ECC_STATUS_SINGLE_BIT_ERR_SHIFT 0
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SC_ECC_STATUS_SINGLE_BIT_ERR_DEFAULT 0x00000000

/***************************************************************************
 *ESEC_MIB_SA_ECC_STATUS - ECC Status Register. These bits are sticky by nature, and cleared-on-read. Register
 ***************************************************************************/
/* MACSEC_GENERAL :: ESEC_MIB_SA_ECC_STATUS :: reserved0 [31:14] */
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SA_ECC_STATUS_reserved0_MASK  0xffffc000u
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SA_ECC_STATUS_reserved0_SHIFT 14

/* MACSEC_GENERAL :: ESEC_MIB_SA_ECC_STATUS :: ECC_ERR_ADDRESS [13:04] */
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SA_ECC_STATUS_ECC_ERR_ADDRESS_MASK 0x00003ff0u
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SA_ECC_STATUS_ECC_ERR_ADDRESS_SHIFT 4
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SA_ECC_STATUS_ECC_ERR_ADDRESS_DEFAULT 0x00000000

/* MACSEC_GENERAL :: ESEC_MIB_SA_ECC_STATUS :: RSVD [03:03] */
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SA_ECC_STATUS_RSVD_MASK       0x00000008u
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SA_ECC_STATUS_RSVD_SHIFT      3
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SA_ECC_STATUS_RSVD_DEFAULT    0x00000000

/* MACSEC_GENERAL :: ESEC_MIB_SA_ECC_STATUS :: MULTIPLE_ERR [02:02] */
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SA_ECC_STATUS_MULTIPLE_ERR_MASK 0x00000004u
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SA_ECC_STATUS_MULTIPLE_ERR_SHIFT 2
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SA_ECC_STATUS_MULTIPLE_ERR_DEFAULT 0x00000000

/* MACSEC_GENERAL :: ESEC_MIB_SA_ECC_STATUS :: DOUBLE_BIT_ERR [01:01] */
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SA_ECC_STATUS_DOUBLE_BIT_ERR_MASK 0x00000002u
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SA_ECC_STATUS_DOUBLE_BIT_ERR_SHIFT 1
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SA_ECC_STATUS_DOUBLE_BIT_ERR_DEFAULT 0x00000000

/* MACSEC_GENERAL :: ESEC_MIB_SA_ECC_STATUS :: SINGLE_BIT_ERR [00:00] */
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SA_ECC_STATUS_SINGLE_BIT_ERR_MASK 0x00000001u
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SA_ECC_STATUS_SINGLE_BIT_ERR_SHIFT 0
#define BCHP_MACSEC_GENERAL_ESEC_MIB_SA_ECC_STATUS_SINGLE_BIT_ERR_DEFAULT 0x00000000

/***************************************************************************
 *ISEC_SPTCAM_HIT_COUNT_ECC_STATUS - ECC Status Register. These bits are sticky by nature, and cleared-on-read. Register
 ***************************************************************************/
/* MACSEC_GENERAL :: ISEC_SPTCAM_HIT_COUNT_ECC_STATUS :: reserved0 [31:14] */
#define BCHP_MACSEC_GENERAL_ISEC_SPTCAM_HIT_COUNT_ECC_STATUS_reserved0_MASK 0xffffc000u
#define BCHP_MACSEC_GENERAL_ISEC_SPTCAM_HIT_COUNT_ECC_STATUS_reserved0_SHIFT 14

/* MACSEC_GENERAL :: ISEC_SPTCAM_HIT_COUNT_ECC_STATUS :: ECC_ERR_ADDRESS [13:04] */
#define BCHP_MACSEC_GENERAL_ISEC_SPTCAM_HIT_COUNT_ECC_STATUS_ECC_ERR_ADDRESS_MASK 0x00003ff0u
#define BCHP_MACSEC_GENERAL_ISEC_SPTCAM_HIT_COUNT_ECC_STATUS_ECC_ERR_ADDRESS_SHIFT 4
#define BCHP_MACSEC_GENERAL_ISEC_SPTCAM_HIT_COUNT_ECC_STATUS_ECC_ERR_ADDRESS_DEFAULT 0x00000000

/* MACSEC_GENERAL :: ISEC_SPTCAM_HIT_COUNT_ECC_STATUS :: RSVD [03:03] */
#define BCHP_MACSEC_GENERAL_ISEC_SPTCAM_HIT_COUNT_ECC_STATUS_RSVD_MASK 0x00000008u
#define BCHP_MACSEC_GENERAL_ISEC_SPTCAM_HIT_COUNT_ECC_STATUS_RSVD_SHIFT 3
#define BCHP_MACSEC_GENERAL_ISEC_SPTCAM_HIT_COUNT_ECC_STATUS_RSVD_DEFAULT 0x00000000

/* MACSEC_GENERAL :: ISEC_SPTCAM_HIT_COUNT_ECC_STATUS :: MULTIPLE_ERR [02:02] */
#define BCHP_MACSEC_GENERAL_ISEC_SPTCAM_HIT_COUNT_ECC_STATUS_MULTIPLE_ERR_MASK 0x00000004u
#define BCHP_MACSEC_GENERAL_ISEC_SPTCAM_HIT_COUNT_ECC_STATUS_MULTIPLE_ERR_SHIFT 2
#define BCHP_MACSEC_GENERAL_ISEC_SPTCAM_HIT_COUNT_ECC_STATUS_MULTIPLE_ERR_DEFAULT 0x00000000

/* MACSEC_GENERAL :: ISEC_SPTCAM_HIT_COUNT_ECC_STATUS :: DOUBLE_BIT_ERR [01:01] */
#define BCHP_MACSEC_GENERAL_ISEC_SPTCAM_HIT_COUNT_ECC_STATUS_DOUBLE_BIT_ERR_MASK 0x00000002u
#define BCHP_MACSEC_GENERAL_ISEC_SPTCAM_HIT_COUNT_ECC_STATUS_DOUBLE_BIT_ERR_SHIFT 1
#define BCHP_MACSEC_GENERAL_ISEC_SPTCAM_HIT_COUNT_ECC_STATUS_DOUBLE_BIT_ERR_DEFAULT 0x00000000

/* MACSEC_GENERAL :: ISEC_SPTCAM_HIT_COUNT_ECC_STATUS :: SINGLE_BIT_ERR [00:00] */
#define BCHP_MACSEC_GENERAL_ISEC_SPTCAM_HIT_COUNT_ECC_STATUS_SINGLE_BIT_ERR_MASK 0x00000001u
#define BCHP_MACSEC_GENERAL_ISEC_SPTCAM_HIT_COUNT_ECC_STATUS_SINGLE_BIT_ERR_SHIFT 0
#define BCHP_MACSEC_GENERAL_ISEC_SPTCAM_HIT_COUNT_ECC_STATUS_SINGLE_BIT_ERR_DEFAULT 0x00000000

/***************************************************************************
 *ISEC_SCTCAM_HIT_COUNT_ECC_STATUS - ECC Status Register. These bits are sticky by nature, and cleared-on-read. Register
 ***************************************************************************/
/* MACSEC_GENERAL :: ISEC_SCTCAM_HIT_COUNT_ECC_STATUS :: reserved0 [31:14] */
#define BCHP_MACSEC_GENERAL_ISEC_SCTCAM_HIT_COUNT_ECC_STATUS_reserved0_MASK 0xffffc000u
#define BCHP_MACSEC_GENERAL_ISEC_SCTCAM_HIT_COUNT_ECC_STATUS_reserved0_SHIFT 14

/* MACSEC_GENERAL :: ISEC_SCTCAM_HIT_COUNT_ECC_STATUS :: ECC_ERR_ADDRESS [13:04] */
#define BCHP_MACSEC_GENERAL_ISEC_SCTCAM_HIT_COUNT_ECC_STATUS_ECC_ERR_ADDRESS_MASK 0x00003ff0u
#define BCHP_MACSEC_GENERAL_ISEC_SCTCAM_HIT_COUNT_ECC_STATUS_ECC_ERR_ADDRESS_SHIFT 4
#define BCHP_MACSEC_GENERAL_ISEC_SCTCAM_HIT_COUNT_ECC_STATUS_ECC_ERR_ADDRESS_DEFAULT 0x00000000

/* MACSEC_GENERAL :: ISEC_SCTCAM_HIT_COUNT_ECC_STATUS :: RSVD [03:03] */
#define BCHP_MACSEC_GENERAL_ISEC_SCTCAM_HIT_COUNT_ECC_STATUS_RSVD_MASK 0x00000008u
#define BCHP_MACSEC_GENERAL_ISEC_SCTCAM_HIT_COUNT_ECC_STATUS_RSVD_SHIFT 3
#define BCHP_MACSEC_GENERAL_ISEC_SCTCAM_HIT_COUNT_ECC_STATUS_RSVD_DEFAULT 0x00000000

/* MACSEC_GENERAL :: ISEC_SCTCAM_HIT_COUNT_ECC_STATUS :: MULTIPLE_ERR [02:02] */
#define BCHP_MACSEC_GENERAL_ISEC_SCTCAM_HIT_COUNT_ECC_STATUS_MULTIPLE_ERR_MASK 0x00000004u
#define BCHP_MACSEC_GENERAL_ISEC_SCTCAM_HIT_COUNT_ECC_STATUS_MULTIPLE_ERR_SHIFT 2
#define BCHP_MACSEC_GENERAL_ISEC_SCTCAM_HIT_COUNT_ECC_STATUS_MULTIPLE_ERR_DEFAULT 0x00000000

/* MACSEC_GENERAL :: ISEC_SCTCAM_HIT_COUNT_ECC_STATUS :: DOUBLE_BIT_ERR [01:01] */
#define BCHP_MACSEC_GENERAL_ISEC_SCTCAM_HIT_COUNT_ECC_STATUS_DOUBLE_BIT_ERR_MASK 0x00000002u
#define BCHP_MACSEC_GENERAL_ISEC_SCTCAM_HIT_COUNT_ECC_STATUS_DOUBLE_BIT_ERR_SHIFT 1
#define BCHP_MACSEC_GENERAL_ISEC_SCTCAM_HIT_COUNT_ECC_STATUS_DOUBLE_BIT_ERR_DEFAULT 0x00000000

/* MACSEC_GENERAL :: ISEC_SCTCAM_HIT_COUNT_ECC_STATUS :: SINGLE_BIT_ERR [00:00] */
#define BCHP_MACSEC_GENERAL_ISEC_SCTCAM_HIT_COUNT_ECC_STATUS_SINGLE_BIT_ERR_MASK 0x00000001u
#define BCHP_MACSEC_GENERAL_ISEC_SCTCAM_HIT_COUNT_ECC_STATUS_SINGLE_BIT_ERR_SHIFT 0
#define BCHP_MACSEC_GENERAL_ISEC_SCTCAM_HIT_COUNT_ECC_STATUS_SINGLE_BIT_ERR_DEFAULT 0x00000000

/***************************************************************************
 *ISEC_PORT_COUNTERS_ECC_STATUS - ECC Status Register. These bits are sticky by nature, and cleared-on-read. Register
 ***************************************************************************/
/* MACSEC_GENERAL :: ISEC_PORT_COUNTERS_ECC_STATUS :: reserved0 [31:14] */
#define BCHP_MACSEC_GENERAL_ISEC_PORT_COUNTERS_ECC_STATUS_reserved0_MASK 0xffffc000u
#define BCHP_MACSEC_GENERAL_ISEC_PORT_COUNTERS_ECC_STATUS_reserved0_SHIFT 14

/* MACSEC_GENERAL :: ISEC_PORT_COUNTERS_ECC_STATUS :: ECC_ERR_ADDRESS [13:04] */
#define BCHP_MACSEC_GENERAL_ISEC_PORT_COUNTERS_ECC_STATUS_ECC_ERR_ADDRESS_MASK 0x00003ff0u
#define BCHP_MACSEC_GENERAL_ISEC_PORT_COUNTERS_ECC_STATUS_ECC_ERR_ADDRESS_SHIFT 4
#define BCHP_MACSEC_GENERAL_ISEC_PORT_COUNTERS_ECC_STATUS_ECC_ERR_ADDRESS_DEFAULT 0x00000000

/* MACSEC_GENERAL :: ISEC_PORT_COUNTERS_ECC_STATUS :: RSVD [03:03] */
#define BCHP_MACSEC_GENERAL_ISEC_PORT_COUNTERS_ECC_STATUS_RSVD_MASK 0x00000008u
#define BCHP_MACSEC_GENERAL_ISEC_PORT_COUNTERS_ECC_STATUS_RSVD_SHIFT 3
#define BCHP_MACSEC_GENERAL_ISEC_PORT_COUNTERS_ECC_STATUS_RSVD_DEFAULT 0x00000000

/* MACSEC_GENERAL :: ISEC_PORT_COUNTERS_ECC_STATUS :: MULTIPLE_ERR [02:02] */
#define BCHP_MACSEC_GENERAL_ISEC_PORT_COUNTERS_ECC_STATUS_MULTIPLE_ERR_MASK 0x00000004u
#define BCHP_MACSEC_GENERAL_ISEC_PORT_COUNTERS_ECC_STATUS_MULTIPLE_ERR_SHIFT 2
#define BCHP_MACSEC_GENERAL_ISEC_PORT_COUNTERS_ECC_STATUS_MULTIPLE_ERR_DEFAULT 0x00000000

/* MACSEC_GENERAL :: ISEC_PORT_COUNTERS_ECC_STATUS :: DOUBLE_BIT_ERR [01:01] */
#define BCHP_MACSEC_GENERAL_ISEC_PORT_COUNTERS_ECC_STATUS_DOUBLE_BIT_ERR_MASK 0x00000002u
#define BCHP_MACSEC_GENERAL_ISEC_PORT_COUNTERS_ECC_STATUS_DOUBLE_BIT_ERR_SHIFT 1
#define BCHP_MACSEC_GENERAL_ISEC_PORT_COUNTERS_ECC_STATUS_DOUBLE_BIT_ERR_DEFAULT 0x00000000

/* MACSEC_GENERAL :: ISEC_PORT_COUNTERS_ECC_STATUS :: SINGLE_BIT_ERR [00:00] */
#define BCHP_MACSEC_GENERAL_ISEC_PORT_COUNTERS_ECC_STATUS_SINGLE_BIT_ERR_MASK 0x00000001u
#define BCHP_MACSEC_GENERAL_ISEC_PORT_COUNTERS_ECC_STATUS_SINGLE_BIT_ERR_SHIFT 0
#define BCHP_MACSEC_GENERAL_ISEC_PORT_COUNTERS_ECC_STATUS_SINGLE_BIT_ERR_DEFAULT 0x00000000

/***************************************************************************
 *ISEC_MIB_SP_UNCTRL_ECC_STATUS - ECC Status Register. These bits are sticky by nature, and cleared-on-read. Register
 ***************************************************************************/
/* MACSEC_GENERAL :: ISEC_MIB_SP_UNCTRL_ECC_STATUS :: reserved0 [31:14] */
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SP_UNCTRL_ECC_STATUS_reserved0_MASK 0xffffc000u
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SP_UNCTRL_ECC_STATUS_reserved0_SHIFT 14

/* MACSEC_GENERAL :: ISEC_MIB_SP_UNCTRL_ECC_STATUS :: ECC_ERR_ADDRESS [13:04] */
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SP_UNCTRL_ECC_STATUS_ECC_ERR_ADDRESS_MASK 0x00003ff0u
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SP_UNCTRL_ECC_STATUS_ECC_ERR_ADDRESS_SHIFT 4
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SP_UNCTRL_ECC_STATUS_ECC_ERR_ADDRESS_DEFAULT 0x00000000

/* MACSEC_GENERAL :: ISEC_MIB_SP_UNCTRL_ECC_STATUS :: RSVD [03:03] */
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SP_UNCTRL_ECC_STATUS_RSVD_MASK 0x00000008u
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SP_UNCTRL_ECC_STATUS_RSVD_SHIFT 3
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SP_UNCTRL_ECC_STATUS_RSVD_DEFAULT 0x00000000

/* MACSEC_GENERAL :: ISEC_MIB_SP_UNCTRL_ECC_STATUS :: MULTIPLE_ERR [02:02] */
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SP_UNCTRL_ECC_STATUS_MULTIPLE_ERR_MASK 0x00000004u
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SP_UNCTRL_ECC_STATUS_MULTIPLE_ERR_SHIFT 2
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SP_UNCTRL_ECC_STATUS_MULTIPLE_ERR_DEFAULT 0x00000000

/* MACSEC_GENERAL :: ISEC_MIB_SP_UNCTRL_ECC_STATUS :: DOUBLE_BIT_ERR [01:01] */
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SP_UNCTRL_ECC_STATUS_DOUBLE_BIT_ERR_MASK 0x00000002u
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SP_UNCTRL_ECC_STATUS_DOUBLE_BIT_ERR_SHIFT 1
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SP_UNCTRL_ECC_STATUS_DOUBLE_BIT_ERR_DEFAULT 0x00000000

/* MACSEC_GENERAL :: ISEC_MIB_SP_UNCTRL_ECC_STATUS :: SINGLE_BIT_ERR [00:00] */
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SP_UNCTRL_ECC_STATUS_SINGLE_BIT_ERR_MASK 0x00000001u
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SP_UNCTRL_ECC_STATUS_SINGLE_BIT_ERR_SHIFT 0
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SP_UNCTRL_ECC_STATUS_SINGLE_BIT_ERR_DEFAULT 0x00000000

/***************************************************************************
 *ISEC_MIB_SP_CTRL_1_ECC_STATUS - ECC Status Register. These bits are sticky by nature, and cleared-on-read. Register
 ***************************************************************************/
/* MACSEC_GENERAL :: ISEC_MIB_SP_CTRL_1_ECC_STATUS :: reserved0 [31:14] */
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SP_CTRL_1_ECC_STATUS_reserved0_MASK 0xffffc000u
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SP_CTRL_1_ECC_STATUS_reserved0_SHIFT 14

/* MACSEC_GENERAL :: ISEC_MIB_SP_CTRL_1_ECC_STATUS :: ECC_ERR_ADDRESS [13:04] */
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SP_CTRL_1_ECC_STATUS_ECC_ERR_ADDRESS_MASK 0x00003ff0u
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SP_CTRL_1_ECC_STATUS_ECC_ERR_ADDRESS_SHIFT 4
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SP_CTRL_1_ECC_STATUS_ECC_ERR_ADDRESS_DEFAULT 0x00000000

/* MACSEC_GENERAL :: ISEC_MIB_SP_CTRL_1_ECC_STATUS :: RSVD [03:03] */
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SP_CTRL_1_ECC_STATUS_RSVD_MASK 0x00000008u
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SP_CTRL_1_ECC_STATUS_RSVD_SHIFT 3
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SP_CTRL_1_ECC_STATUS_RSVD_DEFAULT 0x00000000

/* MACSEC_GENERAL :: ISEC_MIB_SP_CTRL_1_ECC_STATUS :: MULTIPLE_ERR [02:02] */
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SP_CTRL_1_ECC_STATUS_MULTIPLE_ERR_MASK 0x00000004u
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SP_CTRL_1_ECC_STATUS_MULTIPLE_ERR_SHIFT 2
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SP_CTRL_1_ECC_STATUS_MULTIPLE_ERR_DEFAULT 0x00000000

/* MACSEC_GENERAL :: ISEC_MIB_SP_CTRL_1_ECC_STATUS :: DOUBLE_BIT_ERR [01:01] */
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SP_CTRL_1_ECC_STATUS_DOUBLE_BIT_ERR_MASK 0x00000002u
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SP_CTRL_1_ECC_STATUS_DOUBLE_BIT_ERR_SHIFT 1
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SP_CTRL_1_ECC_STATUS_DOUBLE_BIT_ERR_DEFAULT 0x00000000

/* MACSEC_GENERAL :: ISEC_MIB_SP_CTRL_1_ECC_STATUS :: SINGLE_BIT_ERR [00:00] */
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SP_CTRL_1_ECC_STATUS_SINGLE_BIT_ERR_MASK 0x00000001u
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SP_CTRL_1_ECC_STATUS_SINGLE_BIT_ERR_SHIFT 0
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SP_CTRL_1_ECC_STATUS_SINGLE_BIT_ERR_DEFAULT 0x00000000

/***************************************************************************
 *ISEC_MIB_SP_CTRL_2_ECC_STATUS - ECC Status Register. These bits are sticky by nature, and cleared-on-read. Register
 ***************************************************************************/
/* MACSEC_GENERAL :: ISEC_MIB_SP_CTRL_2_ECC_STATUS :: reserved0 [31:14] */
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SP_CTRL_2_ECC_STATUS_reserved0_MASK 0xffffc000u
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SP_CTRL_2_ECC_STATUS_reserved0_SHIFT 14

/* MACSEC_GENERAL :: ISEC_MIB_SP_CTRL_2_ECC_STATUS :: ECC_ERR_ADDRESS [13:04] */
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SP_CTRL_2_ECC_STATUS_ECC_ERR_ADDRESS_MASK 0x00003ff0u
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SP_CTRL_2_ECC_STATUS_ECC_ERR_ADDRESS_SHIFT 4
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SP_CTRL_2_ECC_STATUS_ECC_ERR_ADDRESS_DEFAULT 0x00000000

/* MACSEC_GENERAL :: ISEC_MIB_SP_CTRL_2_ECC_STATUS :: RSVD [03:03] */
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SP_CTRL_2_ECC_STATUS_RSVD_MASK 0x00000008u
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SP_CTRL_2_ECC_STATUS_RSVD_SHIFT 3
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SP_CTRL_2_ECC_STATUS_RSVD_DEFAULT 0x00000000

/* MACSEC_GENERAL :: ISEC_MIB_SP_CTRL_2_ECC_STATUS :: MULTIPLE_ERR [02:02] */
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SP_CTRL_2_ECC_STATUS_MULTIPLE_ERR_MASK 0x00000004u
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SP_CTRL_2_ECC_STATUS_MULTIPLE_ERR_SHIFT 2
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SP_CTRL_2_ECC_STATUS_MULTIPLE_ERR_DEFAULT 0x00000000

/* MACSEC_GENERAL :: ISEC_MIB_SP_CTRL_2_ECC_STATUS :: DOUBLE_BIT_ERR [01:01] */
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SP_CTRL_2_ECC_STATUS_DOUBLE_BIT_ERR_MASK 0x00000002u
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SP_CTRL_2_ECC_STATUS_DOUBLE_BIT_ERR_SHIFT 1
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SP_CTRL_2_ECC_STATUS_DOUBLE_BIT_ERR_DEFAULT 0x00000000

/* MACSEC_GENERAL :: ISEC_MIB_SP_CTRL_2_ECC_STATUS :: SINGLE_BIT_ERR [00:00] */
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SP_CTRL_2_ECC_STATUS_SINGLE_BIT_ERR_MASK 0x00000001u
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SP_CTRL_2_ECC_STATUS_SINGLE_BIT_ERR_SHIFT 0
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SP_CTRL_2_ECC_STATUS_SINGLE_BIT_ERR_DEFAULT 0x00000000

/***************************************************************************
 *ISEC_MIB_SC_ECC_STATUS - ECC Status Register. These bits are sticky by nature, and cleared-on-read. Register
 ***************************************************************************/
/* MACSEC_GENERAL :: ISEC_MIB_SC_ECC_STATUS :: reserved0 [31:14] */
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SC_ECC_STATUS_reserved0_MASK  0xffffc000u
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SC_ECC_STATUS_reserved0_SHIFT 14

/* MACSEC_GENERAL :: ISEC_MIB_SC_ECC_STATUS :: ECC_ERR_ADDRESS [13:04] */
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SC_ECC_STATUS_ECC_ERR_ADDRESS_MASK 0x00003ff0u
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SC_ECC_STATUS_ECC_ERR_ADDRESS_SHIFT 4
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SC_ECC_STATUS_ECC_ERR_ADDRESS_DEFAULT 0x00000000

/* MACSEC_GENERAL :: ISEC_MIB_SC_ECC_STATUS :: RSVD [03:03] */
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SC_ECC_STATUS_RSVD_MASK       0x00000008u
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SC_ECC_STATUS_RSVD_SHIFT      3
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SC_ECC_STATUS_RSVD_DEFAULT    0x00000000

/* MACSEC_GENERAL :: ISEC_MIB_SC_ECC_STATUS :: MULTIPLE_ERR [02:02] */
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SC_ECC_STATUS_MULTIPLE_ERR_MASK 0x00000004u
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SC_ECC_STATUS_MULTIPLE_ERR_SHIFT 2
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SC_ECC_STATUS_MULTIPLE_ERR_DEFAULT 0x00000000

/* MACSEC_GENERAL :: ISEC_MIB_SC_ECC_STATUS :: DOUBLE_BIT_ERR [01:01] */
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SC_ECC_STATUS_DOUBLE_BIT_ERR_MASK 0x00000002u
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SC_ECC_STATUS_DOUBLE_BIT_ERR_SHIFT 1
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SC_ECC_STATUS_DOUBLE_BIT_ERR_DEFAULT 0x00000000

/* MACSEC_GENERAL :: ISEC_MIB_SC_ECC_STATUS :: SINGLE_BIT_ERR [00:00] */
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SC_ECC_STATUS_SINGLE_BIT_ERR_MASK 0x00000001u
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SC_ECC_STATUS_SINGLE_BIT_ERR_SHIFT 0
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SC_ECC_STATUS_SINGLE_BIT_ERR_DEFAULT 0x00000000

/***************************************************************************
 *ISEC_MIB_SA_ECC_STATUS - ECC Status Register. These bits are sticky by nature, and cleared-on-read. Register
 ***************************************************************************/
/* MACSEC_GENERAL :: ISEC_MIB_SA_ECC_STATUS :: reserved0 [31:14] */
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SA_ECC_STATUS_reserved0_MASK  0xffffc000u
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SA_ECC_STATUS_reserved0_SHIFT 14

/* MACSEC_GENERAL :: ISEC_MIB_SA_ECC_STATUS :: ECC_ERR_ADDRESS [13:04] */
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SA_ECC_STATUS_ECC_ERR_ADDRESS_MASK 0x00003ff0u
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SA_ECC_STATUS_ECC_ERR_ADDRESS_SHIFT 4
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SA_ECC_STATUS_ECC_ERR_ADDRESS_DEFAULT 0x00000000

/* MACSEC_GENERAL :: ISEC_MIB_SA_ECC_STATUS :: RSVD [03:03] */
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SA_ECC_STATUS_RSVD_MASK       0x00000008u
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SA_ECC_STATUS_RSVD_SHIFT      3
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SA_ECC_STATUS_RSVD_DEFAULT    0x00000000

/* MACSEC_GENERAL :: ISEC_MIB_SA_ECC_STATUS :: MULTIPLE_ERR [02:02] */
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SA_ECC_STATUS_MULTIPLE_ERR_MASK 0x00000004u
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SA_ECC_STATUS_MULTIPLE_ERR_SHIFT 2
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SA_ECC_STATUS_MULTIPLE_ERR_DEFAULT 0x00000000

/* MACSEC_GENERAL :: ISEC_MIB_SA_ECC_STATUS :: DOUBLE_BIT_ERR [01:01] */
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SA_ECC_STATUS_DOUBLE_BIT_ERR_MASK 0x00000002u
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SA_ECC_STATUS_DOUBLE_BIT_ERR_SHIFT 1
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SA_ECC_STATUS_DOUBLE_BIT_ERR_DEFAULT 0x00000000

/* MACSEC_GENERAL :: ISEC_MIB_SA_ECC_STATUS :: SINGLE_BIT_ERR [00:00] */
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SA_ECC_STATUS_SINGLE_BIT_ERR_MASK 0x00000001u
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SA_ECC_STATUS_SINGLE_BIT_ERR_SHIFT 0
#define BCHP_MACSEC_GENERAL_ISEC_MIB_SA_ECC_STATUS_SINGLE_BIT_ERR_DEFAULT 0x00000000

/***************************************************************************
 *MACSEC_MIB_MODE - MIB configuration register for clear-on-read and saturation/rollover behavior Register
 ***************************************************************************/
/* MACSEC_GENERAL :: MACSEC_MIB_MODE :: reserved0 [31:03] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_MODE_reserved0_MASK         0xfffffff8u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_MODE_reserved0_SHIFT        3

/* MACSEC_GENERAL :: MACSEC_MIB_MODE :: CLEAR_MIB_CNT [02:02] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_MODE_CLEAR_MIB_CNT_MASK     0x00000004u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_MODE_CLEAR_MIB_CNT_SHIFT    2
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_MODE_CLEAR_MIB_CNT_DEFAULT  0x00000000

/* MACSEC_GENERAL :: MACSEC_MIB_MODE :: MIB_CLEAR_ON_READ [01:01] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_MODE_MIB_CLEAR_ON_READ_MASK 0x00000002u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_MODE_MIB_CLEAR_ON_READ_SHIFT 1
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_MODE_MIB_CLEAR_ON_READ_DEFAULT 0x00000001

/* MACSEC_GENERAL :: MACSEC_MIB_MODE :: MIB_SATURATE [00:00] */
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_MODE_MIB_SATURATE_MASK      0x00000001u
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_MODE_MIB_SATURATE_SHIFT     0
#define BCHP_MACSEC_GENERAL_MACSEC_MIB_MODE_MIB_SATURATE_DEFAULT   0x00000001

/***************************************************************************
 *MACSEC_SPARE - MACSec Spare Register
 ***************************************************************************/
/* MACSEC_GENERAL :: MACSEC_SPARE :: RSVD [63:00] */
#define BCHP_MACSEC_GENERAL_MACSEC_SPARE_RSVD_MASK                 BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_MACSEC_GENERAL_MACSEC_SPARE_RSVD_SHIFT                0
#define BCHP_MACSEC_GENERAL_MACSEC_SPARE_RSVD_DEFAULT              0

#endif /* #ifndef BCHP_MACSEC_GENERAL_H__ */

/* End of File */
