// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module FMUL_s1(	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:45:7
  input  [31:0] io_a,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:46:14
                io_b,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:46:14
  input  [2:0]  io_rm,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:46:14
  output        io_out_special_case_valid,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:46:14
                io_out_special_case_bits_nan,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:46:14
                io_out_special_case_bits_inf,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:46:14
                io_out_special_case_bits_inv,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:46:14
                io_out_special_case_bits_hasZero,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:46:14
                io_out_early_overflow,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:46:14
                io_out_prod_sign,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:46:14
  output [8:0]  io_out_shift_amt,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:46:14
                io_out_exp_shifted,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:46:14
  output        io_out_may_be_subnormal,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:46:14
  output [2:0]  io_out_rm	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:46:14
);

  wire [5:0] _lzc_clz_io_out;	// dependencies/fpuv2/fudian/src/main/scala/fudian/utils/CLZ.scala:22:21
  wire       decode_a_isNaN = (&(io_a[30:23])) & (|(io_a[22:0]));	// dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:33:27, :34:28, :44:40, :60:18, :61:18
  wire       decode_b_isNaN = (&(io_b[30:23])) & (|(io_b[22:0]));	// dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:33:27, :34:28, :44:40, :60:18, :61:18
  wire [8:0] exp_sum =
    {1'h0, io_a[30:24], io_a[23] | ~(|(io_a[30:23]))}
    + {1'h0, io_b[30:24], io_b[23] | ~(|(io_b[30:23]))};	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:75:27, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:32:28, :37:27, :60:18, :83:{27,29}
  wire [9:0] _shift_lim_sub_T_1 = {1'h0, exp_sum} - 10'h65;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:75:27, :78:46, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:37:27
  wire [8:0] _GEN = {3'h0, _lzc_clz_io_out};	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:76:26, :87:30, dependencies/fpuv2/fudian/src/main/scala/fudian/utils/CLZ.scala:22:21
  wire       exceed_lim = _shift_lim_sub_T_1[8:0] <= _GEN;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:78:46, :80:37, :87:30
  wire [8:0] shift_amt =
    _shift_lim_sub_T_1[9] ? 9'h0 : exceed_lim ? _shift_lim_sub_T_1[8:0] : _GEN;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:78:46, :79:39, :80:37, :87:30, :88:{22,44}
  wire       hasZero =
    ~(|(io_a[30:23])) & ~(|(io_a[22:0])) | ~(|(io_b[30:23])) & ~(|(io_b[22:0]));	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:102:33, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:32:28, :34:28, :37:27, :40:27, :43:41, :60:18, :61:18
  wire       hasNaN = decode_a_isNaN | decode_b_isNaN;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:103:31, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:44:40
  wire       hasInf =
    (&(io_a[30:23])) & ~(|(io_a[22:0])) | (&(io_b[30:23])) & ~(|(io_b[22:0]));	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:105:31, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:33:27, :34:28, :40:27, :42:40, :60:18, :61:18
  wire       zero_mul_inf = hasZero & hasInf;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:102:33, :105:31, :108:30
  CLZ lzc_clz (	// dependencies/fpuv2/fudian/src/main/scala/fudian/utils/CLZ.scala:22:21
    .io_in
      ({26'h0,
        (|(io_a[30:23])) ? {|(io_b[30:23]), io_b[22:0]} : {|(io_a[30:23]), io_a[22:0]}}),	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:85:26, :86:20, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:32:28, :60:18, :61:18, :84:23
    .io_out (_lzc_clz_io_out)
  );
  assign io_out_special_case_valid = hasZero | hasNaN | hasInf;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:45:7, :102:33, :103:31, :105:31, :106:47
  assign io_out_special_case_bits_nan = hasNaN | zero_mul_inf;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:45:7, :103:31, :108:30, :109:27
  assign io_out_special_case_bits_inf = hasInf;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:45:7, :105:31
  assign io_out_special_case_bits_inv =
    decode_a_isNaN & ~(io_a[22]) | decode_b_isNaN & ~(io_b[22]) | zero_mul_inf;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:45:7, :108:30, :110:28, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:44:40, :45:{37,40,49}
  assign io_out_special_case_bits_hasZero = hasZero;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:45:7, :102:33
  assign io_out_early_overflow = exp_sum > 9'h17D;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:45:7, :75:27, :82:29
  assign io_out_prod_sign = io_a[31] ^ io_b[31];	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:45:7, :58:29, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:59:19
  assign io_out_shift_amt = shift_amt;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:45:7, :88:22
  assign io_out_exp_shifted = exp_sum - 9'h64 - shift_amt;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:45:7, :75:27, :76:26, :88:22, :90:30
  assign io_out_may_be_subnormal = exceed_lim | _shift_lim_sub_T_1[9];	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:45:7, :78:46, :79:39, :87:30, :96:41
  assign io_out_rm = io_rm;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:45:7
endmodule

