
19_DMA_MemoryToMemory_HAL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002bcc  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f0  08002d6c  08002d6c  00012d6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002e5c  08002e5c  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  08002e5c  08002e5c  00012e5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002e64  08002e64  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002e64  08002e64  00012e64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002e68  08002e68  00012e68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08002e6c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000294  20000068  08002ed4  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002fc  08002ed4  000202fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 13 .debug_info   00007900  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001620  00000000  00000000  000279db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000006f0  00000000  00000000  00029000  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000053a  00000000  00000000  000296f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017fb6  00000000  00000000  00029c2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000095e5  00000000  00000000  00041be0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009b238  00000000  00000000  0004b1c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002304  00000000  00000000  000e6400  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004d  00000000  00000000  000e8704  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08002d54 	.word	0x08002d54

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	08002d54 	.word	0x08002d54

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000580:	4b0e      	ldr	r3, [pc, #56]	; (80005bc <HAL_Init+0x40>)
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	4a0d      	ldr	r2, [pc, #52]	; (80005bc <HAL_Init+0x40>)
 8000586:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800058a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800058c:	4b0b      	ldr	r3, [pc, #44]	; (80005bc <HAL_Init+0x40>)
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	4a0a      	ldr	r2, [pc, #40]	; (80005bc <HAL_Init+0x40>)
 8000592:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000596:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000598:	4b08      	ldr	r3, [pc, #32]	; (80005bc <HAL_Init+0x40>)
 800059a:	681b      	ldr	r3, [r3, #0]
 800059c:	4a07      	ldr	r2, [pc, #28]	; (80005bc <HAL_Init+0x40>)
 800059e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80005a2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005a4:	2003      	movs	r0, #3
 80005a6:	f000 f933 	bl	8000810 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80005aa:	200f      	movs	r0, #15
 80005ac:	f000 f810 	bl	80005d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80005b0:	f000 f806 	bl	80005c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80005b4:	2300      	movs	r3, #0
}
 80005b6:	4618      	mov	r0, r3
 80005b8:	bd80      	pop	{r7, pc}
 80005ba:	bf00      	nop
 80005bc:	40023c00 	.word	0x40023c00

080005c0 <HAL_MspInit>:
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 80005c0:	b480      	push	{r7}
 80005c2:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 80005c4:	bf00      	nop
 80005c6:	46bd      	mov	sp, r7
 80005c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005cc:	4770      	bx	lr
	...

080005d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b082      	sub	sp, #8
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005d8:	4b12      	ldr	r3, [pc, #72]	; (8000624 <HAL_InitTick+0x54>)
 80005da:	681a      	ldr	r2, [r3, #0]
 80005dc:	4b12      	ldr	r3, [pc, #72]	; (8000628 <HAL_InitTick+0x58>)
 80005de:	781b      	ldrb	r3, [r3, #0]
 80005e0:	4619      	mov	r1, r3
 80005e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80005ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80005ee:	4618      	mov	r0, r3
 80005f0:	f000 f943 	bl	800087a <HAL_SYSTICK_Config>
 80005f4:	4603      	mov	r3, r0
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d001      	beq.n	80005fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80005fa:	2301      	movs	r3, #1
 80005fc:	e00e      	b.n	800061c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	2b0f      	cmp	r3, #15
 8000602:	d80a      	bhi.n	800061a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000604:	2200      	movs	r2, #0
 8000606:	6879      	ldr	r1, [r7, #4]
 8000608:	f04f 30ff 	mov.w	r0, #4294967295
 800060c:	f000 f90b 	bl	8000826 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000610:	4a06      	ldr	r2, [pc, #24]	; (800062c <HAL_InitTick+0x5c>)
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000616:	2300      	movs	r3, #0
 8000618:	e000      	b.n	800061c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800061a:	2301      	movs	r3, #1
}
 800061c:	4618      	mov	r0, r3
 800061e:	3708      	adds	r7, #8
 8000620:	46bd      	mov	sp, r7
 8000622:	bd80      	pop	{r7, pc}
 8000624:	20000008 	.word	0x20000008
 8000628:	20000004 	.word	0x20000004
 800062c:	20000000 	.word	0x20000000

08000630 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000630:	b480      	push	{r7}
 8000632:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000634:	4b06      	ldr	r3, [pc, #24]	; (8000650 <HAL_IncTick+0x20>)
 8000636:	781b      	ldrb	r3, [r3, #0]
 8000638:	461a      	mov	r2, r3
 800063a:	4b06      	ldr	r3, [pc, #24]	; (8000654 <HAL_IncTick+0x24>)
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	4413      	add	r3, r2
 8000640:	4a04      	ldr	r2, [pc, #16]	; (8000654 <HAL_IncTick+0x24>)
 8000642:	6013      	str	r3, [r2, #0]
}
 8000644:	bf00      	nop
 8000646:	46bd      	mov	sp, r7
 8000648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064c:	4770      	bx	lr
 800064e:	bf00      	nop
 8000650:	20000004 	.word	0x20000004
 8000654:	20000084 	.word	0x20000084

08000658 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000658:	b480      	push	{r7}
 800065a:	af00      	add	r7, sp, #0
  return uwTick;
 800065c:	4b03      	ldr	r3, [pc, #12]	; (800066c <HAL_GetTick+0x14>)
 800065e:	681b      	ldr	r3, [r3, #0]
}
 8000660:	4618      	mov	r0, r3
 8000662:	46bd      	mov	sp, r7
 8000664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000668:	4770      	bx	lr
 800066a:	bf00      	nop
 800066c:	20000084 	.word	0x20000084

08000670 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000670:	b480      	push	{r7}
 8000672:	b085      	sub	sp, #20
 8000674:	af00      	add	r7, sp, #0
 8000676:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	f003 0307 	and.w	r3, r3, #7
 800067e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000680:	4b0c      	ldr	r3, [pc, #48]	; (80006b4 <__NVIC_SetPriorityGrouping+0x44>)
 8000682:	68db      	ldr	r3, [r3, #12]
 8000684:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000686:	68ba      	ldr	r2, [r7, #8]
 8000688:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800068c:	4013      	ands	r3, r2
 800068e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000690:	68fb      	ldr	r3, [r7, #12]
 8000692:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000694:	68bb      	ldr	r3, [r7, #8]
 8000696:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000698:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800069c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80006a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80006a2:	4a04      	ldr	r2, [pc, #16]	; (80006b4 <__NVIC_SetPriorityGrouping+0x44>)
 80006a4:	68bb      	ldr	r3, [r7, #8]
 80006a6:	60d3      	str	r3, [r2, #12]
}
 80006a8:	bf00      	nop
 80006aa:	3714      	adds	r7, #20
 80006ac:	46bd      	mov	sp, r7
 80006ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b2:	4770      	bx	lr
 80006b4:	e000ed00 	.word	0xe000ed00

080006b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80006b8:	b480      	push	{r7}
 80006ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006bc:	4b04      	ldr	r3, [pc, #16]	; (80006d0 <__NVIC_GetPriorityGrouping+0x18>)
 80006be:	68db      	ldr	r3, [r3, #12]
 80006c0:	0a1b      	lsrs	r3, r3, #8
 80006c2:	f003 0307 	and.w	r3, r3, #7
}
 80006c6:	4618      	mov	r0, r3
 80006c8:	46bd      	mov	sp, r7
 80006ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ce:	4770      	bx	lr
 80006d0:	e000ed00 	.word	0xe000ed00

080006d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80006d4:	b480      	push	{r7}
 80006d6:	b083      	sub	sp, #12
 80006d8:	af00      	add	r7, sp, #0
 80006da:	4603      	mov	r3, r0
 80006dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	db0b      	blt.n	80006fe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80006e6:	79fb      	ldrb	r3, [r7, #7]
 80006e8:	f003 021f 	and.w	r2, r3, #31
 80006ec:	4907      	ldr	r1, [pc, #28]	; (800070c <__NVIC_EnableIRQ+0x38>)
 80006ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006f2:	095b      	lsrs	r3, r3, #5
 80006f4:	2001      	movs	r0, #1
 80006f6:	fa00 f202 	lsl.w	r2, r0, r2
 80006fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80006fe:	bf00      	nop
 8000700:	370c      	adds	r7, #12
 8000702:	46bd      	mov	sp, r7
 8000704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000708:	4770      	bx	lr
 800070a:	bf00      	nop
 800070c:	e000e100 	.word	0xe000e100

08000710 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000710:	b480      	push	{r7}
 8000712:	b083      	sub	sp, #12
 8000714:	af00      	add	r7, sp, #0
 8000716:	4603      	mov	r3, r0
 8000718:	6039      	str	r1, [r7, #0]
 800071a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800071c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000720:	2b00      	cmp	r3, #0
 8000722:	db0a      	blt.n	800073a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000724:	683b      	ldr	r3, [r7, #0]
 8000726:	b2da      	uxtb	r2, r3
 8000728:	490c      	ldr	r1, [pc, #48]	; (800075c <__NVIC_SetPriority+0x4c>)
 800072a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800072e:	0112      	lsls	r2, r2, #4
 8000730:	b2d2      	uxtb	r2, r2
 8000732:	440b      	add	r3, r1
 8000734:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000738:	e00a      	b.n	8000750 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800073a:	683b      	ldr	r3, [r7, #0]
 800073c:	b2da      	uxtb	r2, r3
 800073e:	4908      	ldr	r1, [pc, #32]	; (8000760 <__NVIC_SetPriority+0x50>)
 8000740:	79fb      	ldrb	r3, [r7, #7]
 8000742:	f003 030f 	and.w	r3, r3, #15
 8000746:	3b04      	subs	r3, #4
 8000748:	0112      	lsls	r2, r2, #4
 800074a:	b2d2      	uxtb	r2, r2
 800074c:	440b      	add	r3, r1
 800074e:	761a      	strb	r2, [r3, #24]
}
 8000750:	bf00      	nop
 8000752:	370c      	adds	r7, #12
 8000754:	46bd      	mov	sp, r7
 8000756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075a:	4770      	bx	lr
 800075c:	e000e100 	.word	0xe000e100
 8000760:	e000ed00 	.word	0xe000ed00

08000764 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000764:	b480      	push	{r7}
 8000766:	b089      	sub	sp, #36	; 0x24
 8000768:	af00      	add	r7, sp, #0
 800076a:	60f8      	str	r0, [r7, #12]
 800076c:	60b9      	str	r1, [r7, #8]
 800076e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000770:	68fb      	ldr	r3, [r7, #12]
 8000772:	f003 0307 	and.w	r3, r3, #7
 8000776:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000778:	69fb      	ldr	r3, [r7, #28]
 800077a:	f1c3 0307 	rsb	r3, r3, #7
 800077e:	2b04      	cmp	r3, #4
 8000780:	bf28      	it	cs
 8000782:	2304      	movcs	r3, #4
 8000784:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000786:	69fb      	ldr	r3, [r7, #28]
 8000788:	3304      	adds	r3, #4
 800078a:	2b06      	cmp	r3, #6
 800078c:	d902      	bls.n	8000794 <NVIC_EncodePriority+0x30>
 800078e:	69fb      	ldr	r3, [r7, #28]
 8000790:	3b03      	subs	r3, #3
 8000792:	e000      	b.n	8000796 <NVIC_EncodePriority+0x32>
 8000794:	2300      	movs	r3, #0
 8000796:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000798:	f04f 32ff 	mov.w	r2, #4294967295
 800079c:	69bb      	ldr	r3, [r7, #24]
 800079e:	fa02 f303 	lsl.w	r3, r2, r3
 80007a2:	43da      	mvns	r2, r3
 80007a4:	68bb      	ldr	r3, [r7, #8]
 80007a6:	401a      	ands	r2, r3
 80007a8:	697b      	ldr	r3, [r7, #20]
 80007aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80007ac:	f04f 31ff 	mov.w	r1, #4294967295
 80007b0:	697b      	ldr	r3, [r7, #20]
 80007b2:	fa01 f303 	lsl.w	r3, r1, r3
 80007b6:	43d9      	mvns	r1, r3
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007bc:	4313      	orrs	r3, r2
         );
}
 80007be:	4618      	mov	r0, r3
 80007c0:	3724      	adds	r7, #36	; 0x24
 80007c2:	46bd      	mov	sp, r7
 80007c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c8:	4770      	bx	lr
	...

080007cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b082      	sub	sp, #8
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	3b01      	subs	r3, #1
 80007d8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80007dc:	d301      	bcc.n	80007e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80007de:	2301      	movs	r3, #1
 80007e0:	e00f      	b.n	8000802 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80007e2:	4a0a      	ldr	r2, [pc, #40]	; (800080c <SysTick_Config+0x40>)
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	3b01      	subs	r3, #1
 80007e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80007ea:	210f      	movs	r1, #15
 80007ec:	f04f 30ff 	mov.w	r0, #4294967295
 80007f0:	f7ff ff8e 	bl	8000710 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80007f4:	4b05      	ldr	r3, [pc, #20]	; (800080c <SysTick_Config+0x40>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80007fa:	4b04      	ldr	r3, [pc, #16]	; (800080c <SysTick_Config+0x40>)
 80007fc:	2207      	movs	r2, #7
 80007fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000800:	2300      	movs	r3, #0
}
 8000802:	4618      	mov	r0, r3
 8000804:	3708      	adds	r7, #8
 8000806:	46bd      	mov	sp, r7
 8000808:	bd80      	pop	{r7, pc}
 800080a:	bf00      	nop
 800080c:	e000e010 	.word	0xe000e010

08000810 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b082      	sub	sp, #8
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000818:	6878      	ldr	r0, [r7, #4]
 800081a:	f7ff ff29 	bl	8000670 <__NVIC_SetPriorityGrouping>
}
 800081e:	bf00      	nop
 8000820:	3708      	adds	r7, #8
 8000822:	46bd      	mov	sp, r7
 8000824:	bd80      	pop	{r7, pc}

08000826 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000826:	b580      	push	{r7, lr}
 8000828:	b086      	sub	sp, #24
 800082a:	af00      	add	r7, sp, #0
 800082c:	4603      	mov	r3, r0
 800082e:	60b9      	str	r1, [r7, #8]
 8000830:	607a      	str	r2, [r7, #4]
 8000832:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000834:	2300      	movs	r3, #0
 8000836:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000838:	f7ff ff3e 	bl	80006b8 <__NVIC_GetPriorityGrouping>
 800083c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800083e:	687a      	ldr	r2, [r7, #4]
 8000840:	68b9      	ldr	r1, [r7, #8]
 8000842:	6978      	ldr	r0, [r7, #20]
 8000844:	f7ff ff8e 	bl	8000764 <NVIC_EncodePriority>
 8000848:	4602      	mov	r2, r0
 800084a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800084e:	4611      	mov	r1, r2
 8000850:	4618      	mov	r0, r3
 8000852:	f7ff ff5d 	bl	8000710 <__NVIC_SetPriority>
}
 8000856:	bf00      	nop
 8000858:	3718      	adds	r7, #24
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}

0800085e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800085e:	b580      	push	{r7, lr}
 8000860:	b082      	sub	sp, #8
 8000862:	af00      	add	r7, sp, #0
 8000864:	4603      	mov	r3, r0
 8000866:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000868:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800086c:	4618      	mov	r0, r3
 800086e:	f7ff ff31 	bl	80006d4 <__NVIC_EnableIRQ>
}
 8000872:	bf00      	nop
 8000874:	3708      	adds	r7, #8
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}

0800087a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800087a:	b580      	push	{r7, lr}
 800087c:	b082      	sub	sp, #8
 800087e:	af00      	add	r7, sp, #0
 8000880:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000882:	6878      	ldr	r0, [r7, #4]
 8000884:	f7ff ffa2 	bl	80007cc <SysTick_Config>
 8000888:	4603      	mov	r3, r0
}
 800088a:	4618      	mov	r0, r3
 800088c:	3708      	adds	r7, #8
 800088e:	46bd      	mov	sp, r7
 8000890:	bd80      	pop	{r7, pc}
	...

08000894 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b086      	sub	sp, #24
 8000898:	af00      	add	r7, sp, #0
 800089a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800089c:	2300      	movs	r3, #0
 800089e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80008a0:	f7ff feda 	bl	8000658 <HAL_GetTick>
 80008a4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d101      	bne.n	80008b0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80008ac:	2301      	movs	r3, #1
 80008ae:	e099      	b.n	80009e4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	2202      	movs	r2, #2
 80008b4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	2200      	movs	r2, #0
 80008bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	681a      	ldr	r2, [r3, #0]
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	f022 0201 	bic.w	r2, r2, #1
 80008ce:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80008d0:	e00f      	b.n	80008f2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80008d2:	f7ff fec1 	bl	8000658 <HAL_GetTick>
 80008d6:	4602      	mov	r2, r0
 80008d8:	693b      	ldr	r3, [r7, #16]
 80008da:	1ad3      	subs	r3, r2, r3
 80008dc:	2b05      	cmp	r3, #5
 80008de:	d908      	bls.n	80008f2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	2220      	movs	r2, #32
 80008e4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	2203      	movs	r2, #3
 80008ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80008ee:	2303      	movs	r3, #3
 80008f0:	e078      	b.n	80009e4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	f003 0301 	and.w	r3, r3, #1
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d1e8      	bne.n	80008d2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000908:	697a      	ldr	r2, [r7, #20]
 800090a:	4b38      	ldr	r3, [pc, #224]	; (80009ec <HAL_DMA_Init+0x158>)
 800090c:	4013      	ands	r3, r2
 800090e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	685a      	ldr	r2, [r3, #4]
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	689b      	ldr	r3, [r3, #8]
 8000918:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800091e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	691b      	ldr	r3, [r3, #16]
 8000924:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800092a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	699b      	ldr	r3, [r3, #24]
 8000930:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000936:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	6a1b      	ldr	r3, [r3, #32]
 800093c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800093e:	697a      	ldr	r2, [r7, #20]
 8000940:	4313      	orrs	r3, r2
 8000942:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000948:	2b04      	cmp	r3, #4
 800094a:	d107      	bne.n	800095c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000954:	4313      	orrs	r3, r2
 8000956:	697a      	ldr	r2, [r7, #20]
 8000958:	4313      	orrs	r3, r2
 800095a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	697a      	ldr	r2, [r7, #20]
 8000962:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	695b      	ldr	r3, [r3, #20]
 800096a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800096c:	697b      	ldr	r3, [r7, #20]
 800096e:	f023 0307 	bic.w	r3, r3, #7
 8000972:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000978:	697a      	ldr	r2, [r7, #20]
 800097a:	4313      	orrs	r3, r2
 800097c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000982:	2b04      	cmp	r3, #4
 8000984:	d117      	bne.n	80009b6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800098a:	697a      	ldr	r2, [r7, #20]
 800098c:	4313      	orrs	r3, r2
 800098e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000994:	2b00      	cmp	r3, #0
 8000996:	d00e      	beq.n	80009b6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8000998:	6878      	ldr	r0, [r7, #4]
 800099a:	f000 fac3 	bl	8000f24 <DMA_CheckFifoParam>
 800099e:	4603      	mov	r3, r0
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d008      	beq.n	80009b6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	2240      	movs	r2, #64	; 0x40
 80009a8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	2201      	movs	r2, #1
 80009ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80009b2:	2301      	movs	r3, #1
 80009b4:	e016      	b.n	80009e4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	697a      	ldr	r2, [r7, #20]
 80009bc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80009be:	6878      	ldr	r0, [r7, #4]
 80009c0:	f000 fa7a 	bl	8000eb8 <DMA_CalcBaseAndBitshift>
 80009c4:	4603      	mov	r3, r0
 80009c6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80009cc:	223f      	movs	r2, #63	; 0x3f
 80009ce:	409a      	lsls	r2, r3
 80009d0:	68fb      	ldr	r3, [r7, #12]
 80009d2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	2200      	movs	r2, #0
 80009d8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	2201      	movs	r2, #1
 80009de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80009e2:	2300      	movs	r3, #0
}
 80009e4:	4618      	mov	r0, r3
 80009e6:	3718      	adds	r7, #24
 80009e8:	46bd      	mov	sp, r7
 80009ea:	bd80      	pop	{r7, pc}
 80009ec:	f010803f 	.word	0xf010803f

080009f0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b086      	sub	sp, #24
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	60f8      	str	r0, [r7, #12]
 80009f8:	60b9      	str	r1, [r7, #8]
 80009fa:	607a      	str	r2, [r7, #4]
 80009fc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80009fe:	2300      	movs	r3, #0
 8000a00:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000a02:	68fb      	ldr	r3, [r7, #12]
 8000a04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a06:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8000a08:	68fb      	ldr	r3, [r7, #12]
 8000a0a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8000a0e:	2b01      	cmp	r3, #1
 8000a10:	d101      	bne.n	8000a16 <HAL_DMA_Start_IT+0x26>
 8000a12:	2302      	movs	r3, #2
 8000a14:	e040      	b.n	8000a98 <HAL_DMA_Start_IT+0xa8>
 8000a16:	68fb      	ldr	r3, [r7, #12]
 8000a18:	2201      	movs	r2, #1
 8000a1a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8000a1e:	68fb      	ldr	r3, [r7, #12]
 8000a20:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000a24:	b2db      	uxtb	r3, r3
 8000a26:	2b01      	cmp	r3, #1
 8000a28:	d12f      	bne.n	8000a8a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000a2a:	68fb      	ldr	r3, [r7, #12]
 8000a2c:	2202      	movs	r2, #2
 8000a2e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000a32:	68fb      	ldr	r3, [r7, #12]
 8000a34:	2200      	movs	r2, #0
 8000a36:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000a38:	683b      	ldr	r3, [r7, #0]
 8000a3a:	687a      	ldr	r2, [r7, #4]
 8000a3c:	68b9      	ldr	r1, [r7, #8]
 8000a3e:	68f8      	ldr	r0, [r7, #12]
 8000a40:	f000 fa0c 	bl	8000e5c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000a44:	68fb      	ldr	r3, [r7, #12]
 8000a46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000a48:	223f      	movs	r2, #63	; 0x3f
 8000a4a:	409a      	lsls	r2, r3
 8000a4c:	693b      	ldr	r3, [r7, #16]
 8000a4e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8000a50:	68fb      	ldr	r3, [r7, #12]
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	681a      	ldr	r2, [r3, #0]
 8000a56:	68fb      	ldr	r3, [r7, #12]
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	f042 0216 	orr.w	r2, r2, #22
 8000a5e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8000a60:	68fb      	ldr	r3, [r7, #12]
 8000a62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d007      	beq.n	8000a78 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8000a68:	68fb      	ldr	r3, [r7, #12]
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	681a      	ldr	r2, [r3, #0]
 8000a6e:	68fb      	ldr	r3, [r7, #12]
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	f042 0208 	orr.w	r2, r2, #8
 8000a76:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8000a78:	68fb      	ldr	r3, [r7, #12]
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	681a      	ldr	r2, [r3, #0]
 8000a7e:	68fb      	ldr	r3, [r7, #12]
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	f042 0201 	orr.w	r2, r2, #1
 8000a86:	601a      	str	r2, [r3, #0]
 8000a88:	e005      	b.n	8000a96 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8000a8a:	68fb      	ldr	r3, [r7, #12]
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8000a92:	2302      	movs	r3, #2
 8000a94:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8000a96:	7dfb      	ldrb	r3, [r7, #23]
}
 8000a98:	4618      	mov	r0, r3
 8000a9a:	3718      	adds	r7, #24
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	bd80      	pop	{r7, pc}

08000aa0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b086      	sub	sp, #24
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8000aac:	4b8e      	ldr	r3, [pc, #568]	; (8000ce8 <HAL_DMA_IRQHandler+0x248>)
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	4a8e      	ldr	r2, [pc, #568]	; (8000cec <HAL_DMA_IRQHandler+0x24c>)
 8000ab2:	fba2 2303 	umull	r2, r3, r2, r3
 8000ab6:	0a9b      	lsrs	r3, r3, #10
 8000ab8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000abe:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8000ac0:	693b      	ldr	r3, [r7, #16]
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000aca:	2208      	movs	r2, #8
 8000acc:	409a      	lsls	r2, r3
 8000ace:	68fb      	ldr	r3, [r7, #12]
 8000ad0:	4013      	ands	r3, r2
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d01a      	beq.n	8000b0c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	f003 0304 	and.w	r3, r3, #4
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d013      	beq.n	8000b0c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	681a      	ldr	r2, [r3, #0]
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	f022 0204 	bic.w	r2, r2, #4
 8000af2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000af8:	2208      	movs	r2, #8
 8000afa:	409a      	lsls	r2, r3
 8000afc:	693b      	ldr	r3, [r7, #16]
 8000afe:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000b04:	f043 0201 	orr.w	r2, r3, #1
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000b10:	2201      	movs	r2, #1
 8000b12:	409a      	lsls	r2, r3
 8000b14:	68fb      	ldr	r3, [r7, #12]
 8000b16:	4013      	ands	r3, r2
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d012      	beq.n	8000b42 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	695b      	ldr	r3, [r3, #20]
 8000b22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d00b      	beq.n	8000b42 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000b2e:	2201      	movs	r2, #1
 8000b30:	409a      	lsls	r2, r3
 8000b32:	693b      	ldr	r3, [r7, #16]
 8000b34:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000b3a:	f043 0202 	orr.w	r2, r3, #2
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000b46:	2204      	movs	r2, #4
 8000b48:	409a      	lsls	r2, r3
 8000b4a:	68fb      	ldr	r3, [r7, #12]
 8000b4c:	4013      	ands	r3, r2
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d012      	beq.n	8000b78 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	f003 0302 	and.w	r3, r3, #2
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d00b      	beq.n	8000b78 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000b64:	2204      	movs	r2, #4
 8000b66:	409a      	lsls	r2, r3
 8000b68:	693b      	ldr	r3, [r7, #16]
 8000b6a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000b70:	f043 0204 	orr.w	r2, r3, #4
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000b7c:	2210      	movs	r2, #16
 8000b7e:	409a      	lsls	r2, r3
 8000b80:	68fb      	ldr	r3, [r7, #12]
 8000b82:	4013      	ands	r3, r2
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d043      	beq.n	8000c10 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	f003 0308 	and.w	r3, r3, #8
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d03c      	beq.n	8000c10 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000b9a:	2210      	movs	r2, #16
 8000b9c:	409a      	lsls	r2, r3
 8000b9e:	693b      	ldr	r3, [r7, #16]
 8000ba0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d018      	beq.n	8000be2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d108      	bne.n	8000bd0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d024      	beq.n	8000c10 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bca:	6878      	ldr	r0, [r7, #4]
 8000bcc:	4798      	blx	r3
 8000bce:	e01f      	b.n	8000c10 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d01b      	beq.n	8000c10 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000bdc:	6878      	ldr	r0, [r7, #4]
 8000bde:	4798      	blx	r3
 8000be0:	e016      	b.n	8000c10 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d107      	bne.n	8000c00 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	681a      	ldr	r2, [r3, #0]
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	f022 0208 	bic.w	r2, r2, #8
 8000bfe:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d003      	beq.n	8000c10 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c0c:	6878      	ldr	r0, [r7, #4]
 8000c0e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000c14:	2220      	movs	r2, #32
 8000c16:	409a      	lsls	r2, r3
 8000c18:	68fb      	ldr	r3, [r7, #12]
 8000c1a:	4013      	ands	r3, r2
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	f000 808f 	beq.w	8000d40 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	f003 0310 	and.w	r3, r3, #16
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	f000 8087 	beq.w	8000d40 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000c36:	2220      	movs	r2, #32
 8000c38:	409a      	lsls	r2, r3
 8000c3a:	693b      	ldr	r3, [r7, #16]
 8000c3c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000c44:	b2db      	uxtb	r3, r3
 8000c46:	2b05      	cmp	r3, #5
 8000c48:	d136      	bne.n	8000cb8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	681a      	ldr	r2, [r3, #0]
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	f022 0216 	bic.w	r2, r2, #22
 8000c58:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	695a      	ldr	r2, [r3, #20]
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000c68:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d103      	bne.n	8000c7a <HAL_DMA_IRQHandler+0x1da>
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d007      	beq.n	8000c8a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	681a      	ldr	r2, [r3, #0]
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	f022 0208 	bic.w	r2, r2, #8
 8000c88:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000c8e:	223f      	movs	r2, #63	; 0x3f
 8000c90:	409a      	lsls	r2, r3
 8000c92:	693b      	ldr	r3, [r7, #16]
 8000c94:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	2201      	movs	r2, #1
 8000c9a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d07e      	beq.n	8000dac <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000cb2:	6878      	ldr	r0, [r7, #4]
 8000cb4:	4798      	blx	r3
        }
        return;
 8000cb6:	e079      	b.n	8000dac <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d01d      	beq.n	8000d02 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d10d      	bne.n	8000cf0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d031      	beq.n	8000d40 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ce0:	6878      	ldr	r0, [r7, #4]
 8000ce2:	4798      	blx	r3
 8000ce4:	e02c      	b.n	8000d40 <HAL_DMA_IRQHandler+0x2a0>
 8000ce6:	bf00      	nop
 8000ce8:	20000008 	.word	0x20000008
 8000cec:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d023      	beq.n	8000d40 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000cfc:	6878      	ldr	r0, [r7, #4]
 8000cfe:	4798      	blx	r3
 8000d00:	e01e      	b.n	8000d40 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d10f      	bne.n	8000d30 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	681a      	ldr	r2, [r3, #0]
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	f022 0210 	bic.w	r2, r2, #16
 8000d1e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	2201      	movs	r2, #1
 8000d24:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d003      	beq.n	8000d40 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000d3c:	6878      	ldr	r0, [r7, #4]
 8000d3e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d032      	beq.n	8000dae <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000d4c:	f003 0301 	and.w	r3, r3, #1
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d022      	beq.n	8000d9a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	2205      	movs	r2, #5
 8000d58:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	681a      	ldr	r2, [r3, #0]
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	f022 0201 	bic.w	r2, r2, #1
 8000d6a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8000d6c:	68bb      	ldr	r3, [r7, #8]
 8000d6e:	3301      	adds	r3, #1
 8000d70:	60bb      	str	r3, [r7, #8]
 8000d72:	697a      	ldr	r2, [r7, #20]
 8000d74:	429a      	cmp	r2, r3
 8000d76:	d307      	bcc.n	8000d88 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	f003 0301 	and.w	r3, r3, #1
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d1f2      	bne.n	8000d6c <HAL_DMA_IRQHandler+0x2cc>
 8000d86:	e000      	b.n	8000d8a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8000d88:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	2201      	movs	r2, #1
 8000d8e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	2200      	movs	r2, #0
 8000d96:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d005      	beq.n	8000dae <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000da6:	6878      	ldr	r0, [r7, #4]
 8000da8:	4798      	blx	r3
 8000daa:	e000      	b.n	8000dae <HAL_DMA_IRQHandler+0x30e>
        return;
 8000dac:	bf00      	nop
    }
  }
}
 8000dae:	3718      	adds	r7, #24
 8000db0:	46bd      	mov	sp, r7
 8000db2:	bd80      	pop	{r7, pc}

08000db4 <HAL_DMA_RegisterCallback>:
  * @param  pCallback            pointer to private callback function which has pointer to 
  *                               a DMA_HandleTypeDef structure as parameter.
  * @retval HAL status
  */                      
HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)(DMA_HandleTypeDef *_hdma))
{
 8000db4:	b480      	push	{r7}
 8000db6:	b087      	sub	sp, #28
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	60f8      	str	r0, [r7, #12]
 8000dbc:	460b      	mov	r3, r1
 8000dbe:	607a      	str	r2, [r7, #4]
 8000dc0:	72fb      	strb	r3, [r7, #11]

  HAL_StatusTypeDef status = HAL_OK;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	75fb      	strb	r3, [r7, #23]

  /* Process locked */
  __HAL_LOCK(hdma);
 8000dc6:	68fb      	ldr	r3, [r7, #12]
 8000dc8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8000dcc:	2b01      	cmp	r3, #1
 8000dce:	d101      	bne.n	8000dd4 <HAL_DMA_RegisterCallback+0x20>
 8000dd0:	2302      	movs	r3, #2
 8000dd2:	e03d      	b.n	8000e50 <HAL_DMA_RegisterCallback+0x9c>
 8000dd4:	68fb      	ldr	r3, [r7, #12]
 8000dd6:	2201      	movs	r2, #1
 8000dd8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000de2:	b2db      	uxtb	r3, r3
 8000de4:	2b01      	cmp	r3, #1
 8000de6:	d12c      	bne.n	8000e42 <HAL_DMA_RegisterCallback+0x8e>
  {
    switch (CallbackID)
 8000de8:	7afb      	ldrb	r3, [r7, #11]
 8000dea:	2b05      	cmp	r3, #5
 8000dec:	d826      	bhi.n	8000e3c <HAL_DMA_RegisterCallback+0x88>
 8000dee:	a201      	add	r2, pc, #4	; (adr r2, 8000df4 <HAL_DMA_RegisterCallback+0x40>)
 8000df0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000df4:	08000e0d 	.word	0x08000e0d
 8000df8:	08000e15 	.word	0x08000e15
 8000dfc:	08000e1d 	.word	0x08000e1d
 8000e00:	08000e25 	.word	0x08000e25
 8000e04:	08000e2d 	.word	0x08000e2d
 8000e08:	08000e35 	.word	0x08000e35
    {
    case  HAL_DMA_XFER_CPLT_CB_ID:
      hdma->XferCpltCallback = pCallback;
 8000e0c:	68fb      	ldr	r3, [r7, #12]
 8000e0e:	687a      	ldr	r2, [r7, #4]
 8000e10:	63da      	str	r2, [r3, #60]	; 0x3c
      break;
 8000e12:	e018      	b.n	8000e46 <HAL_DMA_RegisterCallback+0x92>

    case  HAL_DMA_XFER_HALFCPLT_CB_ID:
      hdma->XferHalfCpltCallback = pCallback;
 8000e14:	68fb      	ldr	r3, [r7, #12]
 8000e16:	687a      	ldr	r2, [r7, #4]
 8000e18:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8000e1a:	e014      	b.n	8000e46 <HAL_DMA_RegisterCallback+0x92>

    case  HAL_DMA_XFER_M1CPLT_CB_ID:
      hdma->XferM1CpltCallback = pCallback;
 8000e1c:	68fb      	ldr	r3, [r7, #12]
 8000e1e:	687a      	ldr	r2, [r7, #4]
 8000e20:	645a      	str	r2, [r3, #68]	; 0x44
      break;
 8000e22:	e010      	b.n	8000e46 <HAL_DMA_RegisterCallback+0x92>

    case  HAL_DMA_XFER_M1HALFCPLT_CB_ID:
      hdma->XferM1HalfCpltCallback = pCallback;
 8000e24:	68fb      	ldr	r3, [r7, #12]
 8000e26:	687a      	ldr	r2, [r7, #4]
 8000e28:	649a      	str	r2, [r3, #72]	; 0x48
      break;
 8000e2a:	e00c      	b.n	8000e46 <HAL_DMA_RegisterCallback+0x92>

    case  HAL_DMA_XFER_ERROR_CB_ID:
      hdma->XferErrorCallback = pCallback;
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	687a      	ldr	r2, [r7, #4]
 8000e30:	64da      	str	r2, [r3, #76]	; 0x4c
      break;
 8000e32:	e008      	b.n	8000e46 <HAL_DMA_RegisterCallback+0x92>

    case  HAL_DMA_XFER_ABORT_CB_ID:
      hdma->XferAbortCallback = pCallback;
 8000e34:	68fb      	ldr	r3, [r7, #12]
 8000e36:	687a      	ldr	r2, [r7, #4]
 8000e38:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8000e3a:	e004      	b.n	8000e46 <HAL_DMA_RegisterCallback+0x92>

    default:
      /* Return error status */
      status =  HAL_ERROR;
 8000e3c:	2301      	movs	r3, #1
 8000e3e:	75fb      	strb	r3, [r7, #23]
      break;
 8000e40:	e001      	b.n	8000e46 <HAL_DMA_RegisterCallback+0x92>
    }
  }
  else
  {
    /* Return error status */
    status =  HAL_ERROR;
 8000e42:	2301      	movs	r3, #1
 8000e44:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8000e46:	68fb      	ldr	r3, [r7, #12]
 8000e48:	2200      	movs	r2, #0
 8000e4a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  return status;
 8000e4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8000e50:	4618      	mov	r0, r3
 8000e52:	371c      	adds	r7, #28
 8000e54:	46bd      	mov	sp, r7
 8000e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5a:	4770      	bx	lr

08000e5c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	b085      	sub	sp, #20
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	60f8      	str	r0, [r7, #12]
 8000e64:	60b9      	str	r1, [r7, #8]
 8000e66:	607a      	str	r2, [r7, #4]
 8000e68:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	681a      	ldr	r2, [r3, #0]
 8000e70:	68fb      	ldr	r3, [r7, #12]
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000e78:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8000e7a:	68fb      	ldr	r3, [r7, #12]
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	683a      	ldr	r2, [r7, #0]
 8000e80:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000e82:	68fb      	ldr	r3, [r7, #12]
 8000e84:	689b      	ldr	r3, [r3, #8]
 8000e86:	2b40      	cmp	r3, #64	; 0x40
 8000e88:	d108      	bne.n	8000e9c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8000e8a:	68fb      	ldr	r3, [r7, #12]
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	687a      	ldr	r2, [r7, #4]
 8000e90:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8000e92:	68fb      	ldr	r3, [r7, #12]
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	68ba      	ldr	r2, [r7, #8]
 8000e98:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8000e9a:	e007      	b.n	8000eac <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8000e9c:	68fb      	ldr	r3, [r7, #12]
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	68ba      	ldr	r2, [r7, #8]
 8000ea2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8000ea4:	68fb      	ldr	r3, [r7, #12]
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	687a      	ldr	r2, [r7, #4]
 8000eaa:	60da      	str	r2, [r3, #12]
}
 8000eac:	bf00      	nop
 8000eae:	3714      	adds	r7, #20
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb6:	4770      	bx	lr

08000eb8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	b085      	sub	sp, #20
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	b2db      	uxtb	r3, r3
 8000ec6:	3b10      	subs	r3, #16
 8000ec8:	4a14      	ldr	r2, [pc, #80]	; (8000f1c <DMA_CalcBaseAndBitshift+0x64>)
 8000eca:	fba2 2303 	umull	r2, r3, r2, r3
 8000ece:	091b      	lsrs	r3, r3, #4
 8000ed0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8000ed2:	4a13      	ldr	r2, [pc, #76]	; (8000f20 <DMA_CalcBaseAndBitshift+0x68>)
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	4413      	add	r3, r2
 8000ed8:	781b      	ldrb	r3, [r3, #0]
 8000eda:	461a      	mov	r2, r3
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8000ee0:	68fb      	ldr	r3, [r7, #12]
 8000ee2:	2b03      	cmp	r3, #3
 8000ee4:	d909      	bls.n	8000efa <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8000eee:	f023 0303 	bic.w	r3, r3, #3
 8000ef2:	1d1a      	adds	r2, r3, #4
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	659a      	str	r2, [r3, #88]	; 0x58
 8000ef8:	e007      	b.n	8000f0a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8000f02:	f023 0303 	bic.w	r3, r3, #3
 8000f06:	687a      	ldr	r2, [r7, #4]
 8000f08:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8000f0e:	4618      	mov	r0, r3
 8000f10:	3714      	adds	r7, #20
 8000f12:	46bd      	mov	sp, r7
 8000f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f18:	4770      	bx	lr
 8000f1a:	bf00      	nop
 8000f1c:	aaaaaaab 	.word	0xaaaaaaab
 8000f20:	08002d98 	.word	0x08002d98

08000f24 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8000f24:	b480      	push	{r7}
 8000f26:	b085      	sub	sp, #20
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f34:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	699b      	ldr	r3, [r3, #24]
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d11f      	bne.n	8000f7e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8000f3e:	68bb      	ldr	r3, [r7, #8]
 8000f40:	2b03      	cmp	r3, #3
 8000f42:	d856      	bhi.n	8000ff2 <DMA_CheckFifoParam+0xce>
 8000f44:	a201      	add	r2, pc, #4	; (adr r2, 8000f4c <DMA_CheckFifoParam+0x28>)
 8000f46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f4a:	bf00      	nop
 8000f4c:	08000f5d 	.word	0x08000f5d
 8000f50:	08000f6f 	.word	0x08000f6f
 8000f54:	08000f5d 	.word	0x08000f5d
 8000f58:	08000ff3 	.word	0x08000ff3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f60:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d046      	beq.n	8000ff6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8000f68:	2301      	movs	r3, #1
 8000f6a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8000f6c:	e043      	b.n	8000ff6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f72:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8000f76:	d140      	bne.n	8000ffa <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8000f78:	2301      	movs	r3, #1
 8000f7a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8000f7c:	e03d      	b.n	8000ffa <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	699b      	ldr	r3, [r3, #24]
 8000f82:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000f86:	d121      	bne.n	8000fcc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8000f88:	68bb      	ldr	r3, [r7, #8]
 8000f8a:	2b03      	cmp	r3, #3
 8000f8c:	d837      	bhi.n	8000ffe <DMA_CheckFifoParam+0xda>
 8000f8e:	a201      	add	r2, pc, #4	; (adr r2, 8000f94 <DMA_CheckFifoParam+0x70>)
 8000f90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f94:	08000fa5 	.word	0x08000fa5
 8000f98:	08000fab 	.word	0x08000fab
 8000f9c:	08000fa5 	.word	0x08000fa5
 8000fa0:	08000fbd 	.word	0x08000fbd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8000fa4:	2301      	movs	r3, #1
 8000fa6:	73fb      	strb	r3, [r7, #15]
      break;
 8000fa8:	e030      	b.n	800100c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fae:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d025      	beq.n	8001002 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8000fb6:	2301      	movs	r3, #1
 8000fb8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8000fba:	e022      	b.n	8001002 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fc0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8000fc4:	d11f      	bne.n	8001006 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8000fca:	e01c      	b.n	8001006 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8000fcc:	68bb      	ldr	r3, [r7, #8]
 8000fce:	2b02      	cmp	r3, #2
 8000fd0:	d903      	bls.n	8000fda <DMA_CheckFifoParam+0xb6>
 8000fd2:	68bb      	ldr	r3, [r7, #8]
 8000fd4:	2b03      	cmp	r3, #3
 8000fd6:	d003      	beq.n	8000fe0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8000fd8:	e018      	b.n	800100c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8000fda:	2301      	movs	r3, #1
 8000fdc:	73fb      	strb	r3, [r7, #15]
      break;
 8000fde:	e015      	b.n	800100c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fe4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d00e      	beq.n	800100a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8000fec:	2301      	movs	r3, #1
 8000fee:	73fb      	strb	r3, [r7, #15]
      break;
 8000ff0:	e00b      	b.n	800100a <DMA_CheckFifoParam+0xe6>
      break;
 8000ff2:	bf00      	nop
 8000ff4:	e00a      	b.n	800100c <DMA_CheckFifoParam+0xe8>
      break;
 8000ff6:	bf00      	nop
 8000ff8:	e008      	b.n	800100c <DMA_CheckFifoParam+0xe8>
      break;
 8000ffa:	bf00      	nop
 8000ffc:	e006      	b.n	800100c <DMA_CheckFifoParam+0xe8>
      break;
 8000ffe:	bf00      	nop
 8001000:	e004      	b.n	800100c <DMA_CheckFifoParam+0xe8>
      break;
 8001002:	bf00      	nop
 8001004:	e002      	b.n	800100c <DMA_CheckFifoParam+0xe8>
      break;   
 8001006:	bf00      	nop
 8001008:	e000      	b.n	800100c <DMA_CheckFifoParam+0xe8>
      break;
 800100a:	bf00      	nop
    }
  } 
  
  return status; 
 800100c:	7bfb      	ldrb	r3, [r7, #15]
}
 800100e:	4618      	mov	r0, r3
 8001010:	3714      	adds	r7, #20
 8001012:	46bd      	mov	sp, r7
 8001014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001018:	4770      	bx	lr
 800101a:	bf00      	nop

0800101c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800101c:	b480      	push	{r7}
 800101e:	b089      	sub	sp, #36	; 0x24
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
 8001024:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001026:	2300      	movs	r3, #0
 8001028:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800102a:	2300      	movs	r3, #0
 800102c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800102e:	2300      	movs	r3, #0
 8001030:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001032:	2300      	movs	r3, #0
 8001034:	61fb      	str	r3, [r7, #28]
 8001036:	e159      	b.n	80012ec <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001038:	2201      	movs	r2, #1
 800103a:	69fb      	ldr	r3, [r7, #28]
 800103c:	fa02 f303 	lsl.w	r3, r2, r3
 8001040:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001042:	683b      	ldr	r3, [r7, #0]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	697a      	ldr	r2, [r7, #20]
 8001048:	4013      	ands	r3, r2
 800104a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800104c:	693a      	ldr	r2, [r7, #16]
 800104e:	697b      	ldr	r3, [r7, #20]
 8001050:	429a      	cmp	r2, r3
 8001052:	f040 8148 	bne.w	80012e6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	685b      	ldr	r3, [r3, #4]
 800105a:	f003 0303 	and.w	r3, r3, #3
 800105e:	2b01      	cmp	r3, #1
 8001060:	d005      	beq.n	800106e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001062:	683b      	ldr	r3, [r7, #0]
 8001064:	685b      	ldr	r3, [r3, #4]
 8001066:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800106a:	2b02      	cmp	r3, #2
 800106c:	d130      	bne.n	80010d0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	689b      	ldr	r3, [r3, #8]
 8001072:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001074:	69fb      	ldr	r3, [r7, #28]
 8001076:	005b      	lsls	r3, r3, #1
 8001078:	2203      	movs	r2, #3
 800107a:	fa02 f303 	lsl.w	r3, r2, r3
 800107e:	43db      	mvns	r3, r3
 8001080:	69ba      	ldr	r2, [r7, #24]
 8001082:	4013      	ands	r3, r2
 8001084:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	68da      	ldr	r2, [r3, #12]
 800108a:	69fb      	ldr	r3, [r7, #28]
 800108c:	005b      	lsls	r3, r3, #1
 800108e:	fa02 f303 	lsl.w	r3, r2, r3
 8001092:	69ba      	ldr	r2, [r7, #24]
 8001094:	4313      	orrs	r3, r2
 8001096:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	69ba      	ldr	r2, [r7, #24]
 800109c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	685b      	ldr	r3, [r3, #4]
 80010a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80010a4:	2201      	movs	r2, #1
 80010a6:	69fb      	ldr	r3, [r7, #28]
 80010a8:	fa02 f303 	lsl.w	r3, r2, r3
 80010ac:	43db      	mvns	r3, r3
 80010ae:	69ba      	ldr	r2, [r7, #24]
 80010b0:	4013      	ands	r3, r2
 80010b2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	685b      	ldr	r3, [r3, #4]
 80010b8:	091b      	lsrs	r3, r3, #4
 80010ba:	f003 0201 	and.w	r2, r3, #1
 80010be:	69fb      	ldr	r3, [r7, #28]
 80010c0:	fa02 f303 	lsl.w	r3, r2, r3
 80010c4:	69ba      	ldr	r2, [r7, #24]
 80010c6:	4313      	orrs	r3, r2
 80010c8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	69ba      	ldr	r2, [r7, #24]
 80010ce:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80010d0:	683b      	ldr	r3, [r7, #0]
 80010d2:	685b      	ldr	r3, [r3, #4]
 80010d4:	f003 0303 	and.w	r3, r3, #3
 80010d8:	2b03      	cmp	r3, #3
 80010da:	d017      	beq.n	800110c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	68db      	ldr	r3, [r3, #12]
 80010e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80010e2:	69fb      	ldr	r3, [r7, #28]
 80010e4:	005b      	lsls	r3, r3, #1
 80010e6:	2203      	movs	r2, #3
 80010e8:	fa02 f303 	lsl.w	r3, r2, r3
 80010ec:	43db      	mvns	r3, r3
 80010ee:	69ba      	ldr	r2, [r7, #24]
 80010f0:	4013      	ands	r3, r2
 80010f2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	689a      	ldr	r2, [r3, #8]
 80010f8:	69fb      	ldr	r3, [r7, #28]
 80010fa:	005b      	lsls	r3, r3, #1
 80010fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001100:	69ba      	ldr	r2, [r7, #24]
 8001102:	4313      	orrs	r3, r2
 8001104:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	69ba      	ldr	r2, [r7, #24]
 800110a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800110c:	683b      	ldr	r3, [r7, #0]
 800110e:	685b      	ldr	r3, [r3, #4]
 8001110:	f003 0303 	and.w	r3, r3, #3
 8001114:	2b02      	cmp	r3, #2
 8001116:	d123      	bne.n	8001160 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001118:	69fb      	ldr	r3, [r7, #28]
 800111a:	08da      	lsrs	r2, r3, #3
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	3208      	adds	r2, #8
 8001120:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001124:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001126:	69fb      	ldr	r3, [r7, #28]
 8001128:	f003 0307 	and.w	r3, r3, #7
 800112c:	009b      	lsls	r3, r3, #2
 800112e:	220f      	movs	r2, #15
 8001130:	fa02 f303 	lsl.w	r3, r2, r3
 8001134:	43db      	mvns	r3, r3
 8001136:	69ba      	ldr	r2, [r7, #24]
 8001138:	4013      	ands	r3, r2
 800113a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	691a      	ldr	r2, [r3, #16]
 8001140:	69fb      	ldr	r3, [r7, #28]
 8001142:	f003 0307 	and.w	r3, r3, #7
 8001146:	009b      	lsls	r3, r3, #2
 8001148:	fa02 f303 	lsl.w	r3, r2, r3
 800114c:	69ba      	ldr	r2, [r7, #24]
 800114e:	4313      	orrs	r3, r2
 8001150:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001152:	69fb      	ldr	r3, [r7, #28]
 8001154:	08da      	lsrs	r2, r3, #3
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	3208      	adds	r2, #8
 800115a:	69b9      	ldr	r1, [r7, #24]
 800115c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001166:	69fb      	ldr	r3, [r7, #28]
 8001168:	005b      	lsls	r3, r3, #1
 800116a:	2203      	movs	r2, #3
 800116c:	fa02 f303 	lsl.w	r3, r2, r3
 8001170:	43db      	mvns	r3, r3
 8001172:	69ba      	ldr	r2, [r7, #24]
 8001174:	4013      	ands	r3, r2
 8001176:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	685b      	ldr	r3, [r3, #4]
 800117c:	f003 0203 	and.w	r2, r3, #3
 8001180:	69fb      	ldr	r3, [r7, #28]
 8001182:	005b      	lsls	r3, r3, #1
 8001184:	fa02 f303 	lsl.w	r3, r2, r3
 8001188:	69ba      	ldr	r2, [r7, #24]
 800118a:	4313      	orrs	r3, r2
 800118c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	69ba      	ldr	r2, [r7, #24]
 8001192:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	685b      	ldr	r3, [r3, #4]
 8001198:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800119c:	2b00      	cmp	r3, #0
 800119e:	f000 80a2 	beq.w	80012e6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011a2:	2300      	movs	r3, #0
 80011a4:	60fb      	str	r3, [r7, #12]
 80011a6:	4b57      	ldr	r3, [pc, #348]	; (8001304 <HAL_GPIO_Init+0x2e8>)
 80011a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011aa:	4a56      	ldr	r2, [pc, #344]	; (8001304 <HAL_GPIO_Init+0x2e8>)
 80011ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011b0:	6453      	str	r3, [r2, #68]	; 0x44
 80011b2:	4b54      	ldr	r3, [pc, #336]	; (8001304 <HAL_GPIO_Init+0x2e8>)
 80011b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80011ba:	60fb      	str	r3, [r7, #12]
 80011bc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80011be:	4a52      	ldr	r2, [pc, #328]	; (8001308 <HAL_GPIO_Init+0x2ec>)
 80011c0:	69fb      	ldr	r3, [r7, #28]
 80011c2:	089b      	lsrs	r3, r3, #2
 80011c4:	3302      	adds	r3, #2
 80011c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80011cc:	69fb      	ldr	r3, [r7, #28]
 80011ce:	f003 0303 	and.w	r3, r3, #3
 80011d2:	009b      	lsls	r3, r3, #2
 80011d4:	220f      	movs	r2, #15
 80011d6:	fa02 f303 	lsl.w	r3, r2, r3
 80011da:	43db      	mvns	r3, r3
 80011dc:	69ba      	ldr	r2, [r7, #24]
 80011de:	4013      	ands	r3, r2
 80011e0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	4a49      	ldr	r2, [pc, #292]	; (800130c <HAL_GPIO_Init+0x2f0>)
 80011e6:	4293      	cmp	r3, r2
 80011e8:	d019      	beq.n	800121e <HAL_GPIO_Init+0x202>
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	4a48      	ldr	r2, [pc, #288]	; (8001310 <HAL_GPIO_Init+0x2f4>)
 80011ee:	4293      	cmp	r3, r2
 80011f0:	d013      	beq.n	800121a <HAL_GPIO_Init+0x1fe>
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	4a47      	ldr	r2, [pc, #284]	; (8001314 <HAL_GPIO_Init+0x2f8>)
 80011f6:	4293      	cmp	r3, r2
 80011f8:	d00d      	beq.n	8001216 <HAL_GPIO_Init+0x1fa>
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	4a46      	ldr	r2, [pc, #280]	; (8001318 <HAL_GPIO_Init+0x2fc>)
 80011fe:	4293      	cmp	r3, r2
 8001200:	d007      	beq.n	8001212 <HAL_GPIO_Init+0x1f6>
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	4a45      	ldr	r2, [pc, #276]	; (800131c <HAL_GPIO_Init+0x300>)
 8001206:	4293      	cmp	r3, r2
 8001208:	d101      	bne.n	800120e <HAL_GPIO_Init+0x1f2>
 800120a:	2304      	movs	r3, #4
 800120c:	e008      	b.n	8001220 <HAL_GPIO_Init+0x204>
 800120e:	2307      	movs	r3, #7
 8001210:	e006      	b.n	8001220 <HAL_GPIO_Init+0x204>
 8001212:	2303      	movs	r3, #3
 8001214:	e004      	b.n	8001220 <HAL_GPIO_Init+0x204>
 8001216:	2302      	movs	r3, #2
 8001218:	e002      	b.n	8001220 <HAL_GPIO_Init+0x204>
 800121a:	2301      	movs	r3, #1
 800121c:	e000      	b.n	8001220 <HAL_GPIO_Init+0x204>
 800121e:	2300      	movs	r3, #0
 8001220:	69fa      	ldr	r2, [r7, #28]
 8001222:	f002 0203 	and.w	r2, r2, #3
 8001226:	0092      	lsls	r2, r2, #2
 8001228:	4093      	lsls	r3, r2
 800122a:	69ba      	ldr	r2, [r7, #24]
 800122c:	4313      	orrs	r3, r2
 800122e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001230:	4935      	ldr	r1, [pc, #212]	; (8001308 <HAL_GPIO_Init+0x2ec>)
 8001232:	69fb      	ldr	r3, [r7, #28]
 8001234:	089b      	lsrs	r3, r3, #2
 8001236:	3302      	adds	r3, #2
 8001238:	69ba      	ldr	r2, [r7, #24]
 800123a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800123e:	4b38      	ldr	r3, [pc, #224]	; (8001320 <HAL_GPIO_Init+0x304>)
 8001240:	689b      	ldr	r3, [r3, #8]
 8001242:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001244:	693b      	ldr	r3, [r7, #16]
 8001246:	43db      	mvns	r3, r3
 8001248:	69ba      	ldr	r2, [r7, #24]
 800124a:	4013      	ands	r3, r2
 800124c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800124e:	683b      	ldr	r3, [r7, #0]
 8001250:	685b      	ldr	r3, [r3, #4]
 8001252:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001256:	2b00      	cmp	r3, #0
 8001258:	d003      	beq.n	8001262 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800125a:	69ba      	ldr	r2, [r7, #24]
 800125c:	693b      	ldr	r3, [r7, #16]
 800125e:	4313      	orrs	r3, r2
 8001260:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001262:	4a2f      	ldr	r2, [pc, #188]	; (8001320 <HAL_GPIO_Init+0x304>)
 8001264:	69bb      	ldr	r3, [r7, #24]
 8001266:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001268:	4b2d      	ldr	r3, [pc, #180]	; (8001320 <HAL_GPIO_Init+0x304>)
 800126a:	68db      	ldr	r3, [r3, #12]
 800126c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800126e:	693b      	ldr	r3, [r7, #16]
 8001270:	43db      	mvns	r3, r3
 8001272:	69ba      	ldr	r2, [r7, #24]
 8001274:	4013      	ands	r3, r2
 8001276:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	685b      	ldr	r3, [r3, #4]
 800127c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001280:	2b00      	cmp	r3, #0
 8001282:	d003      	beq.n	800128c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001284:	69ba      	ldr	r2, [r7, #24]
 8001286:	693b      	ldr	r3, [r7, #16]
 8001288:	4313      	orrs	r3, r2
 800128a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800128c:	4a24      	ldr	r2, [pc, #144]	; (8001320 <HAL_GPIO_Init+0x304>)
 800128e:	69bb      	ldr	r3, [r7, #24]
 8001290:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001292:	4b23      	ldr	r3, [pc, #140]	; (8001320 <HAL_GPIO_Init+0x304>)
 8001294:	685b      	ldr	r3, [r3, #4]
 8001296:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001298:	693b      	ldr	r3, [r7, #16]
 800129a:	43db      	mvns	r3, r3
 800129c:	69ba      	ldr	r2, [r7, #24]
 800129e:	4013      	ands	r3, r2
 80012a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80012a2:	683b      	ldr	r3, [r7, #0]
 80012a4:	685b      	ldr	r3, [r3, #4]
 80012a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d003      	beq.n	80012b6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80012ae:	69ba      	ldr	r2, [r7, #24]
 80012b0:	693b      	ldr	r3, [r7, #16]
 80012b2:	4313      	orrs	r3, r2
 80012b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80012b6:	4a1a      	ldr	r2, [pc, #104]	; (8001320 <HAL_GPIO_Init+0x304>)
 80012b8:	69bb      	ldr	r3, [r7, #24]
 80012ba:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80012bc:	4b18      	ldr	r3, [pc, #96]	; (8001320 <HAL_GPIO_Init+0x304>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012c2:	693b      	ldr	r3, [r7, #16]
 80012c4:	43db      	mvns	r3, r3
 80012c6:	69ba      	ldr	r2, [r7, #24]
 80012c8:	4013      	ands	r3, r2
 80012ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80012cc:	683b      	ldr	r3, [r7, #0]
 80012ce:	685b      	ldr	r3, [r3, #4]
 80012d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d003      	beq.n	80012e0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80012d8:	69ba      	ldr	r2, [r7, #24]
 80012da:	693b      	ldr	r3, [r7, #16]
 80012dc:	4313      	orrs	r3, r2
 80012de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80012e0:	4a0f      	ldr	r2, [pc, #60]	; (8001320 <HAL_GPIO_Init+0x304>)
 80012e2:	69bb      	ldr	r3, [r7, #24]
 80012e4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80012e6:	69fb      	ldr	r3, [r7, #28]
 80012e8:	3301      	adds	r3, #1
 80012ea:	61fb      	str	r3, [r7, #28]
 80012ec:	69fb      	ldr	r3, [r7, #28]
 80012ee:	2b0f      	cmp	r3, #15
 80012f0:	f67f aea2 	bls.w	8001038 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80012f4:	bf00      	nop
 80012f6:	bf00      	nop
 80012f8:	3724      	adds	r7, #36	; 0x24
 80012fa:	46bd      	mov	sp, r7
 80012fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001300:	4770      	bx	lr
 8001302:	bf00      	nop
 8001304:	40023800 	.word	0x40023800
 8001308:	40013800 	.word	0x40013800
 800130c:	40020000 	.word	0x40020000
 8001310:	40020400 	.word	0x40020400
 8001314:	40020800 	.word	0x40020800
 8001318:	40020c00 	.word	0x40020c00
 800131c:	40021000 	.word	0x40021000
 8001320:	40013c00 	.word	0x40013c00

08001324 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001324:	b480      	push	{r7}
 8001326:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001328:	4b03      	ldr	r3, [pc, #12]	; (8001338 <HAL_RCC_GetHCLKFreq+0x14>)
 800132a:	681b      	ldr	r3, [r3, #0]
}
 800132c:	4618      	mov	r0, r3
 800132e:	46bd      	mov	sp, r7
 8001330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001334:	4770      	bx	lr
 8001336:	bf00      	nop
 8001338:	20000008 	.word	0x20000008

0800133c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001340:	f7ff fff0 	bl	8001324 <HAL_RCC_GetHCLKFreq>
 8001344:	4602      	mov	r2, r0
 8001346:	4b05      	ldr	r3, [pc, #20]	; (800135c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001348:	689b      	ldr	r3, [r3, #8]
 800134a:	0a9b      	lsrs	r3, r3, #10
 800134c:	f003 0307 	and.w	r3, r3, #7
 8001350:	4903      	ldr	r1, [pc, #12]	; (8001360 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001352:	5ccb      	ldrb	r3, [r1, r3]
 8001354:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001358:	4618      	mov	r0, r3
 800135a:	bd80      	pop	{r7, pc}
 800135c:	40023800 	.word	0x40023800
 8001360:	08002e20 	.word	0x08002e20

08001364 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001368:	f7ff ffdc 	bl	8001324 <HAL_RCC_GetHCLKFreq>
 800136c:	4602      	mov	r2, r0
 800136e:	4b05      	ldr	r3, [pc, #20]	; (8001384 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001370:	689b      	ldr	r3, [r3, #8]
 8001372:	0b5b      	lsrs	r3, r3, #13
 8001374:	f003 0307 	and.w	r3, r3, #7
 8001378:	4903      	ldr	r1, [pc, #12]	; (8001388 <HAL_RCC_GetPCLK2Freq+0x24>)
 800137a:	5ccb      	ldrb	r3, [r1, r3]
 800137c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001380:	4618      	mov	r0, r3
 8001382:	bd80      	pop	{r7, pc}
 8001384:	40023800 	.word	0x40023800
 8001388:	08002e20 	.word	0x08002e20

0800138c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b082      	sub	sp, #8
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	2b00      	cmp	r3, #0
 8001398:	d101      	bne.n	800139e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800139a:	2301      	movs	r3, #1
 800139c:	e03f      	b.n	800141e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80013a4:	b2db      	uxtb	r3, r3
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d106      	bne.n	80013b8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	2200      	movs	r2, #0
 80013ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80013b2:	6878      	ldr	r0, [r7, #4]
 80013b4:	f000 f837 	bl	8001426 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	2224      	movs	r2, #36	; 0x24
 80013bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	68da      	ldr	r2, [r3, #12]
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80013ce:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80013d0:	6878      	ldr	r0, [r7, #4]
 80013d2:	f000 f933 	bl	800163c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	691a      	ldr	r2, [r3, #16]
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80013e4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	695a      	ldr	r2, [r3, #20]
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80013f4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	68da      	ldr	r2, [r3, #12]
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001404:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	2200      	movs	r2, #0
 800140a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	2220      	movs	r2, #32
 8001410:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	2220      	movs	r2, #32
 8001418:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800141c:	2300      	movs	r3, #0
}
 800141e:	4618      	mov	r0, r3
 8001420:	3708      	adds	r7, #8
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}

08001426 <HAL_UART_MspInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8001426:	b480      	push	{r7}
 8001428:	b083      	sub	sp, #12
 800142a:	af00      	add	r7, sp, #0
 800142c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_MspInit could be implemented in the user file
   */
}
 800142e:	bf00      	nop
 8001430:	370c      	adds	r7, #12
 8001432:	46bd      	mov	sp, r7
 8001434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001438:	4770      	bx	lr

0800143a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800143a:	b580      	push	{r7, lr}
 800143c:	b08a      	sub	sp, #40	; 0x28
 800143e:	af02      	add	r7, sp, #8
 8001440:	60f8      	str	r0, [r7, #12]
 8001442:	60b9      	str	r1, [r7, #8]
 8001444:	603b      	str	r3, [r7, #0]
 8001446:	4613      	mov	r3, r2
 8001448:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800144a:	2300      	movs	r3, #0
 800144c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001454:	b2db      	uxtb	r3, r3
 8001456:	2b20      	cmp	r3, #32
 8001458:	d17c      	bne.n	8001554 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800145a:	68bb      	ldr	r3, [r7, #8]
 800145c:	2b00      	cmp	r3, #0
 800145e:	d002      	beq.n	8001466 <HAL_UART_Transmit+0x2c>
 8001460:	88fb      	ldrh	r3, [r7, #6]
 8001462:	2b00      	cmp	r3, #0
 8001464:	d101      	bne.n	800146a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001466:	2301      	movs	r3, #1
 8001468:	e075      	b.n	8001556 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001470:	2b01      	cmp	r3, #1
 8001472:	d101      	bne.n	8001478 <HAL_UART_Transmit+0x3e>
 8001474:	2302      	movs	r3, #2
 8001476:	e06e      	b.n	8001556 <HAL_UART_Transmit+0x11c>
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	2201      	movs	r2, #1
 800147c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	2200      	movs	r2, #0
 8001484:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	2221      	movs	r2, #33	; 0x21
 800148a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800148e:	f7ff f8e3 	bl	8000658 <HAL_GetTick>
 8001492:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	88fa      	ldrh	r2, [r7, #6]
 8001498:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	88fa      	ldrh	r2, [r7, #6]
 800149e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	689b      	ldr	r3, [r3, #8]
 80014a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80014a8:	d108      	bne.n	80014bc <HAL_UART_Transmit+0x82>
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	691b      	ldr	r3, [r3, #16]
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d104      	bne.n	80014bc <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80014b2:	2300      	movs	r3, #0
 80014b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80014b6:	68bb      	ldr	r3, [r7, #8]
 80014b8:	61bb      	str	r3, [r7, #24]
 80014ba:	e003      	b.n	80014c4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80014bc:	68bb      	ldr	r3, [r7, #8]
 80014be:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80014c0:	2300      	movs	r3, #0
 80014c2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	2200      	movs	r2, #0
 80014c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80014cc:	e02a      	b.n	8001524 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	9300      	str	r3, [sp, #0]
 80014d2:	697b      	ldr	r3, [r7, #20]
 80014d4:	2200      	movs	r2, #0
 80014d6:	2180      	movs	r1, #128	; 0x80
 80014d8:	68f8      	ldr	r0, [r7, #12]
 80014da:	f000 f840 	bl	800155e <UART_WaitOnFlagUntilTimeout>
 80014de:	4603      	mov	r3, r0
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d001      	beq.n	80014e8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80014e4:	2303      	movs	r3, #3
 80014e6:	e036      	b.n	8001556 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80014e8:	69fb      	ldr	r3, [r7, #28]
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d10b      	bne.n	8001506 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80014ee:	69bb      	ldr	r3, [r7, #24]
 80014f0:	881b      	ldrh	r3, [r3, #0]
 80014f2:	461a      	mov	r2, r3
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80014fc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80014fe:	69bb      	ldr	r3, [r7, #24]
 8001500:	3302      	adds	r3, #2
 8001502:	61bb      	str	r3, [r7, #24]
 8001504:	e007      	b.n	8001516 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001506:	69fb      	ldr	r3, [r7, #28]
 8001508:	781a      	ldrb	r2, [r3, #0]
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001510:	69fb      	ldr	r3, [r7, #28]
 8001512:	3301      	adds	r3, #1
 8001514:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800151a:	b29b      	uxth	r3, r3
 800151c:	3b01      	subs	r3, #1
 800151e:	b29a      	uxth	r2, r3
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001528:	b29b      	uxth	r3, r3
 800152a:	2b00      	cmp	r3, #0
 800152c:	d1cf      	bne.n	80014ce <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800152e:	683b      	ldr	r3, [r7, #0]
 8001530:	9300      	str	r3, [sp, #0]
 8001532:	697b      	ldr	r3, [r7, #20]
 8001534:	2200      	movs	r2, #0
 8001536:	2140      	movs	r1, #64	; 0x40
 8001538:	68f8      	ldr	r0, [r7, #12]
 800153a:	f000 f810 	bl	800155e <UART_WaitOnFlagUntilTimeout>
 800153e:	4603      	mov	r3, r0
 8001540:	2b00      	cmp	r3, #0
 8001542:	d001      	beq.n	8001548 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8001544:	2303      	movs	r3, #3
 8001546:	e006      	b.n	8001556 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	2220      	movs	r2, #32
 800154c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8001550:	2300      	movs	r3, #0
 8001552:	e000      	b.n	8001556 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8001554:	2302      	movs	r3, #2
  }
}
 8001556:	4618      	mov	r0, r3
 8001558:	3720      	adds	r7, #32
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}

0800155e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800155e:	b580      	push	{r7, lr}
 8001560:	b090      	sub	sp, #64	; 0x40
 8001562:	af00      	add	r7, sp, #0
 8001564:	60f8      	str	r0, [r7, #12]
 8001566:	60b9      	str	r1, [r7, #8]
 8001568:	603b      	str	r3, [r7, #0]
 800156a:	4613      	mov	r3, r2
 800156c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800156e:	e050      	b.n	8001612 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001570:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001572:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001576:	d04c      	beq.n	8001612 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001578:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800157a:	2b00      	cmp	r3, #0
 800157c:	d007      	beq.n	800158e <UART_WaitOnFlagUntilTimeout+0x30>
 800157e:	f7ff f86b 	bl	8000658 <HAL_GetTick>
 8001582:	4602      	mov	r2, r0
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	1ad3      	subs	r3, r2, r3
 8001588:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800158a:	429a      	cmp	r2, r3
 800158c:	d241      	bcs.n	8001612 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	330c      	adds	r3, #12
 8001594:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001596:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001598:	e853 3f00 	ldrex	r3, [r3]
 800159c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800159e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015a0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80015a4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	330c      	adds	r3, #12
 80015ac:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80015ae:	637a      	str	r2, [r7, #52]	; 0x34
 80015b0:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80015b2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80015b4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80015b6:	e841 2300 	strex	r3, r2, [r1]
 80015ba:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80015bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d1e5      	bne.n	800158e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	3314      	adds	r3, #20
 80015c8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80015ca:	697b      	ldr	r3, [r7, #20]
 80015cc:	e853 3f00 	ldrex	r3, [r3]
 80015d0:	613b      	str	r3, [r7, #16]
   return(result);
 80015d2:	693b      	ldr	r3, [r7, #16]
 80015d4:	f023 0301 	bic.w	r3, r3, #1
 80015d8:	63bb      	str	r3, [r7, #56]	; 0x38
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	3314      	adds	r3, #20
 80015e0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80015e2:	623a      	str	r2, [r7, #32]
 80015e4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80015e6:	69f9      	ldr	r1, [r7, #28]
 80015e8:	6a3a      	ldr	r2, [r7, #32]
 80015ea:	e841 2300 	strex	r3, r2, [r1]
 80015ee:	61bb      	str	r3, [r7, #24]
   return(result);
 80015f0:	69bb      	ldr	r3, [r7, #24]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d1e5      	bne.n	80015c2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	2220      	movs	r2, #32
 80015fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	2220      	movs	r2, #32
 8001602:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	2200      	movs	r2, #0
 800160a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800160e:	2303      	movs	r3, #3
 8001610:	e00f      	b.n	8001632 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	681a      	ldr	r2, [r3, #0]
 8001618:	68bb      	ldr	r3, [r7, #8]
 800161a:	4013      	ands	r3, r2
 800161c:	68ba      	ldr	r2, [r7, #8]
 800161e:	429a      	cmp	r2, r3
 8001620:	bf0c      	ite	eq
 8001622:	2301      	moveq	r3, #1
 8001624:	2300      	movne	r3, #0
 8001626:	b2db      	uxtb	r3, r3
 8001628:	461a      	mov	r2, r3
 800162a:	79fb      	ldrb	r3, [r7, #7]
 800162c:	429a      	cmp	r2, r3
 800162e:	d09f      	beq.n	8001570 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001630:	2300      	movs	r3, #0
}
 8001632:	4618      	mov	r0, r3
 8001634:	3740      	adds	r7, #64	; 0x40
 8001636:	46bd      	mov	sp, r7
 8001638:	bd80      	pop	{r7, pc}
	...

0800163c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800163c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001640:	b0c0      	sub	sp, #256	; 0x100
 8001642:	af00      	add	r7, sp, #0
 8001644:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001648:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	691b      	ldr	r3, [r3, #16]
 8001650:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8001654:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001658:	68d9      	ldr	r1, [r3, #12]
 800165a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800165e:	681a      	ldr	r2, [r3, #0]
 8001660:	ea40 0301 	orr.w	r3, r0, r1
 8001664:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001666:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800166a:	689a      	ldr	r2, [r3, #8]
 800166c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001670:	691b      	ldr	r3, [r3, #16]
 8001672:	431a      	orrs	r2, r3
 8001674:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001678:	695b      	ldr	r3, [r3, #20]
 800167a:	431a      	orrs	r2, r3
 800167c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001680:	69db      	ldr	r3, [r3, #28]
 8001682:	4313      	orrs	r3, r2
 8001684:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8001688:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	68db      	ldr	r3, [r3, #12]
 8001690:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8001694:	f021 010c 	bic.w	r1, r1, #12
 8001698:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800169c:	681a      	ldr	r2, [r3, #0]
 800169e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80016a2:	430b      	orrs	r3, r1
 80016a4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80016a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	695b      	ldr	r3, [r3, #20]
 80016ae:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80016b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80016b6:	6999      	ldr	r1, [r3, #24]
 80016b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80016bc:	681a      	ldr	r2, [r3, #0]
 80016be:	ea40 0301 	orr.w	r3, r0, r1
 80016c2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80016c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80016c8:	681a      	ldr	r2, [r3, #0]
 80016ca:	4b8f      	ldr	r3, [pc, #572]	; (8001908 <UART_SetConfig+0x2cc>)
 80016cc:	429a      	cmp	r2, r3
 80016ce:	d005      	beq.n	80016dc <UART_SetConfig+0xa0>
 80016d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80016d4:	681a      	ldr	r2, [r3, #0]
 80016d6:	4b8d      	ldr	r3, [pc, #564]	; (800190c <UART_SetConfig+0x2d0>)
 80016d8:	429a      	cmp	r2, r3
 80016da:	d104      	bne.n	80016e6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80016dc:	f7ff fe42 	bl	8001364 <HAL_RCC_GetPCLK2Freq>
 80016e0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80016e4:	e003      	b.n	80016ee <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80016e6:	f7ff fe29 	bl	800133c <HAL_RCC_GetPCLK1Freq>
 80016ea:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80016ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80016f2:	69db      	ldr	r3, [r3, #28]
 80016f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80016f8:	f040 810c 	bne.w	8001914 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80016fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001700:	2200      	movs	r2, #0
 8001702:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8001706:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800170a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800170e:	4622      	mov	r2, r4
 8001710:	462b      	mov	r3, r5
 8001712:	1891      	adds	r1, r2, r2
 8001714:	65b9      	str	r1, [r7, #88]	; 0x58
 8001716:	415b      	adcs	r3, r3
 8001718:	65fb      	str	r3, [r7, #92]	; 0x5c
 800171a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800171e:	4621      	mov	r1, r4
 8001720:	eb12 0801 	adds.w	r8, r2, r1
 8001724:	4629      	mov	r1, r5
 8001726:	eb43 0901 	adc.w	r9, r3, r1
 800172a:	f04f 0200 	mov.w	r2, #0
 800172e:	f04f 0300 	mov.w	r3, #0
 8001732:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001736:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800173a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800173e:	4690      	mov	r8, r2
 8001740:	4699      	mov	r9, r3
 8001742:	4623      	mov	r3, r4
 8001744:	eb18 0303 	adds.w	r3, r8, r3
 8001748:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800174c:	462b      	mov	r3, r5
 800174e:	eb49 0303 	adc.w	r3, r9, r3
 8001752:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8001756:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800175a:	685b      	ldr	r3, [r3, #4]
 800175c:	2200      	movs	r2, #0
 800175e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8001762:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8001766:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800176a:	460b      	mov	r3, r1
 800176c:	18db      	adds	r3, r3, r3
 800176e:	653b      	str	r3, [r7, #80]	; 0x50
 8001770:	4613      	mov	r3, r2
 8001772:	eb42 0303 	adc.w	r3, r2, r3
 8001776:	657b      	str	r3, [r7, #84]	; 0x54
 8001778:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800177c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8001780:	f7fe fd7e 	bl	8000280 <__aeabi_uldivmod>
 8001784:	4602      	mov	r2, r0
 8001786:	460b      	mov	r3, r1
 8001788:	4b61      	ldr	r3, [pc, #388]	; (8001910 <UART_SetConfig+0x2d4>)
 800178a:	fba3 2302 	umull	r2, r3, r3, r2
 800178e:	095b      	lsrs	r3, r3, #5
 8001790:	011c      	lsls	r4, r3, #4
 8001792:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001796:	2200      	movs	r2, #0
 8001798:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800179c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80017a0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80017a4:	4642      	mov	r2, r8
 80017a6:	464b      	mov	r3, r9
 80017a8:	1891      	adds	r1, r2, r2
 80017aa:	64b9      	str	r1, [r7, #72]	; 0x48
 80017ac:	415b      	adcs	r3, r3
 80017ae:	64fb      	str	r3, [r7, #76]	; 0x4c
 80017b0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80017b4:	4641      	mov	r1, r8
 80017b6:	eb12 0a01 	adds.w	sl, r2, r1
 80017ba:	4649      	mov	r1, r9
 80017bc:	eb43 0b01 	adc.w	fp, r3, r1
 80017c0:	f04f 0200 	mov.w	r2, #0
 80017c4:	f04f 0300 	mov.w	r3, #0
 80017c8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80017cc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80017d0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80017d4:	4692      	mov	sl, r2
 80017d6:	469b      	mov	fp, r3
 80017d8:	4643      	mov	r3, r8
 80017da:	eb1a 0303 	adds.w	r3, sl, r3
 80017de:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80017e2:	464b      	mov	r3, r9
 80017e4:	eb4b 0303 	adc.w	r3, fp, r3
 80017e8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80017ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80017f0:	685b      	ldr	r3, [r3, #4]
 80017f2:	2200      	movs	r2, #0
 80017f4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80017f8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80017fc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8001800:	460b      	mov	r3, r1
 8001802:	18db      	adds	r3, r3, r3
 8001804:	643b      	str	r3, [r7, #64]	; 0x40
 8001806:	4613      	mov	r3, r2
 8001808:	eb42 0303 	adc.w	r3, r2, r3
 800180c:	647b      	str	r3, [r7, #68]	; 0x44
 800180e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001812:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8001816:	f7fe fd33 	bl	8000280 <__aeabi_uldivmod>
 800181a:	4602      	mov	r2, r0
 800181c:	460b      	mov	r3, r1
 800181e:	4611      	mov	r1, r2
 8001820:	4b3b      	ldr	r3, [pc, #236]	; (8001910 <UART_SetConfig+0x2d4>)
 8001822:	fba3 2301 	umull	r2, r3, r3, r1
 8001826:	095b      	lsrs	r3, r3, #5
 8001828:	2264      	movs	r2, #100	; 0x64
 800182a:	fb02 f303 	mul.w	r3, r2, r3
 800182e:	1acb      	subs	r3, r1, r3
 8001830:	00db      	lsls	r3, r3, #3
 8001832:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8001836:	4b36      	ldr	r3, [pc, #216]	; (8001910 <UART_SetConfig+0x2d4>)
 8001838:	fba3 2302 	umull	r2, r3, r3, r2
 800183c:	095b      	lsrs	r3, r3, #5
 800183e:	005b      	lsls	r3, r3, #1
 8001840:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8001844:	441c      	add	r4, r3
 8001846:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800184a:	2200      	movs	r2, #0
 800184c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8001850:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8001854:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8001858:	4642      	mov	r2, r8
 800185a:	464b      	mov	r3, r9
 800185c:	1891      	adds	r1, r2, r2
 800185e:	63b9      	str	r1, [r7, #56]	; 0x38
 8001860:	415b      	adcs	r3, r3
 8001862:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001864:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001868:	4641      	mov	r1, r8
 800186a:	1851      	adds	r1, r2, r1
 800186c:	6339      	str	r1, [r7, #48]	; 0x30
 800186e:	4649      	mov	r1, r9
 8001870:	414b      	adcs	r3, r1
 8001872:	637b      	str	r3, [r7, #52]	; 0x34
 8001874:	f04f 0200 	mov.w	r2, #0
 8001878:	f04f 0300 	mov.w	r3, #0
 800187c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8001880:	4659      	mov	r1, fp
 8001882:	00cb      	lsls	r3, r1, #3
 8001884:	4651      	mov	r1, sl
 8001886:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800188a:	4651      	mov	r1, sl
 800188c:	00ca      	lsls	r2, r1, #3
 800188e:	4610      	mov	r0, r2
 8001890:	4619      	mov	r1, r3
 8001892:	4603      	mov	r3, r0
 8001894:	4642      	mov	r2, r8
 8001896:	189b      	adds	r3, r3, r2
 8001898:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800189c:	464b      	mov	r3, r9
 800189e:	460a      	mov	r2, r1
 80018a0:	eb42 0303 	adc.w	r3, r2, r3
 80018a4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80018a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80018ac:	685b      	ldr	r3, [r3, #4]
 80018ae:	2200      	movs	r2, #0
 80018b0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80018b4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80018b8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80018bc:	460b      	mov	r3, r1
 80018be:	18db      	adds	r3, r3, r3
 80018c0:	62bb      	str	r3, [r7, #40]	; 0x28
 80018c2:	4613      	mov	r3, r2
 80018c4:	eb42 0303 	adc.w	r3, r2, r3
 80018c8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80018ca:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80018ce:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80018d2:	f7fe fcd5 	bl	8000280 <__aeabi_uldivmod>
 80018d6:	4602      	mov	r2, r0
 80018d8:	460b      	mov	r3, r1
 80018da:	4b0d      	ldr	r3, [pc, #52]	; (8001910 <UART_SetConfig+0x2d4>)
 80018dc:	fba3 1302 	umull	r1, r3, r3, r2
 80018e0:	095b      	lsrs	r3, r3, #5
 80018e2:	2164      	movs	r1, #100	; 0x64
 80018e4:	fb01 f303 	mul.w	r3, r1, r3
 80018e8:	1ad3      	subs	r3, r2, r3
 80018ea:	00db      	lsls	r3, r3, #3
 80018ec:	3332      	adds	r3, #50	; 0x32
 80018ee:	4a08      	ldr	r2, [pc, #32]	; (8001910 <UART_SetConfig+0x2d4>)
 80018f0:	fba2 2303 	umull	r2, r3, r2, r3
 80018f4:	095b      	lsrs	r3, r3, #5
 80018f6:	f003 0207 	and.w	r2, r3, #7
 80018fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	4422      	add	r2, r4
 8001902:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8001904:	e106      	b.n	8001b14 <UART_SetConfig+0x4d8>
 8001906:	bf00      	nop
 8001908:	40011000 	.word	0x40011000
 800190c:	40011400 	.word	0x40011400
 8001910:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001914:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001918:	2200      	movs	r2, #0
 800191a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800191e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8001922:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8001926:	4642      	mov	r2, r8
 8001928:	464b      	mov	r3, r9
 800192a:	1891      	adds	r1, r2, r2
 800192c:	6239      	str	r1, [r7, #32]
 800192e:	415b      	adcs	r3, r3
 8001930:	627b      	str	r3, [r7, #36]	; 0x24
 8001932:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001936:	4641      	mov	r1, r8
 8001938:	1854      	adds	r4, r2, r1
 800193a:	4649      	mov	r1, r9
 800193c:	eb43 0501 	adc.w	r5, r3, r1
 8001940:	f04f 0200 	mov.w	r2, #0
 8001944:	f04f 0300 	mov.w	r3, #0
 8001948:	00eb      	lsls	r3, r5, #3
 800194a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800194e:	00e2      	lsls	r2, r4, #3
 8001950:	4614      	mov	r4, r2
 8001952:	461d      	mov	r5, r3
 8001954:	4643      	mov	r3, r8
 8001956:	18e3      	adds	r3, r4, r3
 8001958:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800195c:	464b      	mov	r3, r9
 800195e:	eb45 0303 	adc.w	r3, r5, r3
 8001962:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8001966:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800196a:	685b      	ldr	r3, [r3, #4]
 800196c:	2200      	movs	r2, #0
 800196e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001972:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8001976:	f04f 0200 	mov.w	r2, #0
 800197a:	f04f 0300 	mov.w	r3, #0
 800197e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8001982:	4629      	mov	r1, r5
 8001984:	008b      	lsls	r3, r1, #2
 8001986:	4621      	mov	r1, r4
 8001988:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800198c:	4621      	mov	r1, r4
 800198e:	008a      	lsls	r2, r1, #2
 8001990:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8001994:	f7fe fc74 	bl	8000280 <__aeabi_uldivmod>
 8001998:	4602      	mov	r2, r0
 800199a:	460b      	mov	r3, r1
 800199c:	4b60      	ldr	r3, [pc, #384]	; (8001b20 <UART_SetConfig+0x4e4>)
 800199e:	fba3 2302 	umull	r2, r3, r3, r2
 80019a2:	095b      	lsrs	r3, r3, #5
 80019a4:	011c      	lsls	r4, r3, #4
 80019a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80019aa:	2200      	movs	r2, #0
 80019ac:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80019b0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80019b4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80019b8:	4642      	mov	r2, r8
 80019ba:	464b      	mov	r3, r9
 80019bc:	1891      	adds	r1, r2, r2
 80019be:	61b9      	str	r1, [r7, #24]
 80019c0:	415b      	adcs	r3, r3
 80019c2:	61fb      	str	r3, [r7, #28]
 80019c4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80019c8:	4641      	mov	r1, r8
 80019ca:	1851      	adds	r1, r2, r1
 80019cc:	6139      	str	r1, [r7, #16]
 80019ce:	4649      	mov	r1, r9
 80019d0:	414b      	adcs	r3, r1
 80019d2:	617b      	str	r3, [r7, #20]
 80019d4:	f04f 0200 	mov.w	r2, #0
 80019d8:	f04f 0300 	mov.w	r3, #0
 80019dc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80019e0:	4659      	mov	r1, fp
 80019e2:	00cb      	lsls	r3, r1, #3
 80019e4:	4651      	mov	r1, sl
 80019e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80019ea:	4651      	mov	r1, sl
 80019ec:	00ca      	lsls	r2, r1, #3
 80019ee:	4610      	mov	r0, r2
 80019f0:	4619      	mov	r1, r3
 80019f2:	4603      	mov	r3, r0
 80019f4:	4642      	mov	r2, r8
 80019f6:	189b      	adds	r3, r3, r2
 80019f8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80019fc:	464b      	mov	r3, r9
 80019fe:	460a      	mov	r2, r1
 8001a00:	eb42 0303 	adc.w	r3, r2, r3
 8001a04:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001a08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	2200      	movs	r2, #0
 8001a10:	67bb      	str	r3, [r7, #120]	; 0x78
 8001a12:	67fa      	str	r2, [r7, #124]	; 0x7c
 8001a14:	f04f 0200 	mov.w	r2, #0
 8001a18:	f04f 0300 	mov.w	r3, #0
 8001a1c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8001a20:	4649      	mov	r1, r9
 8001a22:	008b      	lsls	r3, r1, #2
 8001a24:	4641      	mov	r1, r8
 8001a26:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001a2a:	4641      	mov	r1, r8
 8001a2c:	008a      	lsls	r2, r1, #2
 8001a2e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8001a32:	f7fe fc25 	bl	8000280 <__aeabi_uldivmod>
 8001a36:	4602      	mov	r2, r0
 8001a38:	460b      	mov	r3, r1
 8001a3a:	4611      	mov	r1, r2
 8001a3c:	4b38      	ldr	r3, [pc, #224]	; (8001b20 <UART_SetConfig+0x4e4>)
 8001a3e:	fba3 2301 	umull	r2, r3, r3, r1
 8001a42:	095b      	lsrs	r3, r3, #5
 8001a44:	2264      	movs	r2, #100	; 0x64
 8001a46:	fb02 f303 	mul.w	r3, r2, r3
 8001a4a:	1acb      	subs	r3, r1, r3
 8001a4c:	011b      	lsls	r3, r3, #4
 8001a4e:	3332      	adds	r3, #50	; 0x32
 8001a50:	4a33      	ldr	r2, [pc, #204]	; (8001b20 <UART_SetConfig+0x4e4>)
 8001a52:	fba2 2303 	umull	r2, r3, r2, r3
 8001a56:	095b      	lsrs	r3, r3, #5
 8001a58:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001a5c:	441c      	add	r4, r3
 8001a5e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001a62:	2200      	movs	r2, #0
 8001a64:	673b      	str	r3, [r7, #112]	; 0x70
 8001a66:	677a      	str	r2, [r7, #116]	; 0x74
 8001a68:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8001a6c:	4642      	mov	r2, r8
 8001a6e:	464b      	mov	r3, r9
 8001a70:	1891      	adds	r1, r2, r2
 8001a72:	60b9      	str	r1, [r7, #8]
 8001a74:	415b      	adcs	r3, r3
 8001a76:	60fb      	str	r3, [r7, #12]
 8001a78:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001a7c:	4641      	mov	r1, r8
 8001a7e:	1851      	adds	r1, r2, r1
 8001a80:	6039      	str	r1, [r7, #0]
 8001a82:	4649      	mov	r1, r9
 8001a84:	414b      	adcs	r3, r1
 8001a86:	607b      	str	r3, [r7, #4]
 8001a88:	f04f 0200 	mov.w	r2, #0
 8001a8c:	f04f 0300 	mov.w	r3, #0
 8001a90:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8001a94:	4659      	mov	r1, fp
 8001a96:	00cb      	lsls	r3, r1, #3
 8001a98:	4651      	mov	r1, sl
 8001a9a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001a9e:	4651      	mov	r1, sl
 8001aa0:	00ca      	lsls	r2, r1, #3
 8001aa2:	4610      	mov	r0, r2
 8001aa4:	4619      	mov	r1, r3
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	4642      	mov	r2, r8
 8001aaa:	189b      	adds	r3, r3, r2
 8001aac:	66bb      	str	r3, [r7, #104]	; 0x68
 8001aae:	464b      	mov	r3, r9
 8001ab0:	460a      	mov	r2, r1
 8001ab2:	eb42 0303 	adc.w	r3, r2, r3
 8001ab6:	66fb      	str	r3, [r7, #108]	; 0x6c
 8001ab8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	2200      	movs	r2, #0
 8001ac0:	663b      	str	r3, [r7, #96]	; 0x60
 8001ac2:	667a      	str	r2, [r7, #100]	; 0x64
 8001ac4:	f04f 0200 	mov.w	r2, #0
 8001ac8:	f04f 0300 	mov.w	r3, #0
 8001acc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8001ad0:	4649      	mov	r1, r9
 8001ad2:	008b      	lsls	r3, r1, #2
 8001ad4:	4641      	mov	r1, r8
 8001ad6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001ada:	4641      	mov	r1, r8
 8001adc:	008a      	lsls	r2, r1, #2
 8001ade:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8001ae2:	f7fe fbcd 	bl	8000280 <__aeabi_uldivmod>
 8001ae6:	4602      	mov	r2, r0
 8001ae8:	460b      	mov	r3, r1
 8001aea:	4b0d      	ldr	r3, [pc, #52]	; (8001b20 <UART_SetConfig+0x4e4>)
 8001aec:	fba3 1302 	umull	r1, r3, r3, r2
 8001af0:	095b      	lsrs	r3, r3, #5
 8001af2:	2164      	movs	r1, #100	; 0x64
 8001af4:	fb01 f303 	mul.w	r3, r1, r3
 8001af8:	1ad3      	subs	r3, r2, r3
 8001afa:	011b      	lsls	r3, r3, #4
 8001afc:	3332      	adds	r3, #50	; 0x32
 8001afe:	4a08      	ldr	r2, [pc, #32]	; (8001b20 <UART_SetConfig+0x4e4>)
 8001b00:	fba2 2303 	umull	r2, r3, r2, r3
 8001b04:	095b      	lsrs	r3, r3, #5
 8001b06:	f003 020f 	and.w	r2, r3, #15
 8001b0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	4422      	add	r2, r4
 8001b12:	609a      	str	r2, [r3, #8]
}
 8001b14:	bf00      	nop
 8001b16:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001b20:	51eb851f 	.word	0x51eb851f

08001b24 <main>:

static void TransferComplete(DMA_HandleTypeDef *DmaHandle);
static void TransferError(DMA_HandleTypeDef *DmaHandle);
static void dma_config(void);

int main() {
 8001b24:	b580      	push	{r7, lr}
 8001b26:	af00      	add	r7, sp, #0
	HAL_Init();
 8001b28:	f7fe fd28 	bl	800057c <HAL_Init>
	uart_init();
 8001b2c:	f000 f950 	bl	8001dd0 <uart_init>

	dma_config();
 8001b30:	f000 f802 	bl	8001b38 <dma_config>

	while(1) {
 8001b34:	e7fe      	b.n	8001b34 <main+0x10>
	...

08001b38 <dma_config>:
	}
}



static void dma_config(void){
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b082      	sub	sp, #8
 8001b3c:	af00      	add	r7, sp, #0

	__HAL_RCC_DMA2_CLK_ENABLE();
 8001b3e:	2300      	movs	r3, #0
 8001b40:	607b      	str	r3, [r7, #4]
 8001b42:	4b2b      	ldr	r3, [pc, #172]	; (8001bf0 <dma_config+0xb8>)
 8001b44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b46:	4a2a      	ldr	r2, [pc, #168]	; (8001bf0 <dma_config+0xb8>)
 8001b48:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001b4c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b4e:	4b28      	ldr	r3, [pc, #160]	; (8001bf0 <dma_config+0xb8>)
 8001b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b52:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b56:	607b      	str	r3, [r7, #4]
 8001b58:	687b      	ldr	r3, [r7, #4]

	DmaHandler.Instance = DMA_STREAM;
 8001b5a:	4b26      	ldr	r3, [pc, #152]	; (8001bf4 <dma_config+0xbc>)
 8001b5c:	4a26      	ldr	r2, [pc, #152]	; (8001bf8 <dma_config+0xc0>)
 8001b5e:	601a      	str	r2, [r3, #0]
	DmaHandler.Init.Channel = DMA_CHANNEL;
 8001b60:	4b24      	ldr	r3, [pc, #144]	; (8001bf4 <dma_config+0xbc>)
 8001b62:	2200      	movs	r2, #0
 8001b64:	605a      	str	r2, [r3, #4]
	DmaHandler.Init.Direction = DMA_MEMORY_TO_MEMORY;
 8001b66:	4b23      	ldr	r3, [pc, #140]	; (8001bf4 <dma_config+0xbc>)
 8001b68:	2280      	movs	r2, #128	; 0x80
 8001b6a:	609a      	str	r2, [r3, #8]
	DmaHandler.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001b6c:	4b21      	ldr	r3, [pc, #132]	; (8001bf4 <dma_config+0xbc>)
 8001b6e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001b72:	615a      	str	r2, [r3, #20]
	DmaHandler.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001b74:	4b1f      	ldr	r3, [pc, #124]	; (8001bf4 <dma_config+0xbc>)
 8001b76:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001b7a:	619a      	str	r2, [r3, #24]
	DmaHandler.Init.PeriphInc = DMA_PINC_ENABLE;
 8001b7c:	4b1d      	ldr	r3, [pc, #116]	; (8001bf4 <dma_config+0xbc>)
 8001b7e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001b82:	60da      	str	r2, [r3, #12]
	DmaHandler.Init.MemInc = DMA_MINC_ENABLE;
 8001b84:	4b1b      	ldr	r3, [pc, #108]	; (8001bf4 <dma_config+0xbc>)
 8001b86:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001b8a:	611a      	str	r2, [r3, #16]
	DmaHandler.Init.Mode = DMA_NORMAL;
 8001b8c:	4b19      	ldr	r3, [pc, #100]	; (8001bf4 <dma_config+0xbc>)
 8001b8e:	2200      	movs	r2, #0
 8001b90:	61da      	str	r2, [r3, #28]
	DmaHandler.Init.Priority = DMA_PRIORITY_HIGH;
 8001b92:	4b18      	ldr	r3, [pc, #96]	; (8001bf4 <dma_config+0xbc>)
 8001b94:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001b98:	621a      	str	r2, [r3, #32]
	DmaHandler.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001b9a:	4b16      	ldr	r3, [pc, #88]	; (8001bf4 <dma_config+0xbc>)
 8001b9c:	2204      	movs	r2, #4
 8001b9e:	625a      	str	r2, [r3, #36]	; 0x24
	DmaHandler.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 8001ba0:	4b14      	ldr	r3, [pc, #80]	; (8001bf4 <dma_config+0xbc>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	629a      	str	r2, [r3, #40]	; 0x28
	DmaHandler.Init.MemBurst = DMA_MBURST_SINGLE;
 8001ba6:	4b13      	ldr	r3, [pc, #76]	; (8001bf4 <dma_config+0xbc>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	62da      	str	r2, [r3, #44]	; 0x2c
	DmaHandler.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8001bac:	4b11      	ldr	r3, [pc, #68]	; (8001bf4 <dma_config+0xbc>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	631a      	str	r2, [r3, #48]	; 0x30
	HAL_DMA_Init(&DmaHandler);
 8001bb2:	4810      	ldr	r0, [pc, #64]	; (8001bf4 <dma_config+0xbc>)
 8001bb4:	f7fe fe6e 	bl	8000894 <HAL_DMA_Init>

	// Register callback functions
	HAL_DMA_RegisterCallback(&DmaHandler, HAL_DMA_XFER_CPLT_CB_ID, TransferComplete);
 8001bb8:	4a10      	ldr	r2, [pc, #64]	; (8001bfc <dma_config+0xc4>)
 8001bba:	2100      	movs	r1, #0
 8001bbc:	480d      	ldr	r0, [pc, #52]	; (8001bf4 <dma_config+0xbc>)
 8001bbe:	f7ff f8f9 	bl	8000db4 <HAL_DMA_RegisterCallback>
	HAL_DMA_RegisterCallback(&DmaHandler, HAL_DMA_XFER_ERROR_CB_ID, TransferError);
 8001bc2:	4a0f      	ldr	r2, [pc, #60]	; (8001c00 <dma_config+0xc8>)
 8001bc4:	2104      	movs	r1, #4
 8001bc6:	480b      	ldr	r0, [pc, #44]	; (8001bf4 <dma_config+0xbc>)
 8001bc8:	f7ff f8f4 	bl	8000db4 <HAL_DMA_RegisterCallback>

	HAL_NVIC_SetPriority(DMA_STREAM_IRQ, 0, 0);
 8001bcc:	2200      	movs	r2, #0
 8001bce:	2100      	movs	r1, #0
 8001bd0:	2038      	movs	r0, #56	; 0x38
 8001bd2:	f7fe fe28 	bl	8000826 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA_STREAM_IRQ);
 8001bd6:	2038      	movs	r0, #56	; 0x38
 8001bd8:	f7fe fe41 	bl	800085e <HAL_NVIC_EnableIRQ>

	HAL_DMA_Start_IT(&DmaHandler, (uint32_t)&aSRC_Const_Buffer, (uint32_t)&aDST_Buffer, BUFFER_SIZE);
 8001bdc:	4909      	ldr	r1, [pc, #36]	; (8001c04 <dma_config+0xcc>)
 8001bde:	4a0a      	ldr	r2, [pc, #40]	; (8001c08 <dma_config+0xd0>)
 8001be0:	2320      	movs	r3, #32
 8001be2:	4804      	ldr	r0, [pc, #16]	; (8001bf4 <dma_config+0xbc>)
 8001be4:	f7fe ff04 	bl	80009f0 <HAL_DMA_Start_IT>
}
 8001be8:	bf00      	nop
 8001bea:	3708      	adds	r7, #8
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}
 8001bf0:	40023800 	.word	0x40023800
 8001bf4:	20000088 	.word	0x20000088
 8001bf8:	40026410 	.word	0x40026410
 8001bfc:	08001c0d 	.word	0x08001c0d
 8001c00:	08001c29 	.word	0x08001c29
 8001c04:	08002da0 	.word	0x08002da0
 8001c08:	200000e8 	.word	0x200000e8

08001c0c <TransferComplete>:


static void TransferComplete(DMA_HandleTypeDef *DmaHandle)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b082      	sub	sp, #8
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
	//Do something..
	printf("Transfer complete!! \n\r");
 8001c14:	4803      	ldr	r0, [pc, #12]	; (8001c24 <TransferComplete+0x18>)
 8001c16:	f000 fa27 	bl	8002068 <iprintf>
}
 8001c1a:	bf00      	nop
 8001c1c:	3708      	adds	r7, #8
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	bf00      	nop
 8001c24:	08002d6c 	.word	0x08002d6c

08001c28 <TransferError>:


static void TransferError(DMA_HandleTypeDef *DmaHandle)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b082      	sub	sp, #8
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
	//Do something...
	printf("Transfer Error!! \n\r");
 8001c30:	4803      	ldr	r0, [pc, #12]	; (8001c40 <TransferError+0x18>)
 8001c32:	f000 fa19 	bl	8002068 <iprintf>
}
 8001c36:	bf00      	nop
 8001c38:	3708      	adds	r7, #8
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	08002d84 	.word	0x08002d84

08001c44 <DMA2_Stream0_IRQHandler>:


void DMA_STREAM_IRQHANDLER(void)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	af00      	add	r7, sp, #0
    HAL_DMA_IRQHandler(&DmaHandler);
 8001c48:	4802      	ldr	r0, [pc, #8]	; (8001c54 <DMA2_Stream0_IRQHandler+0x10>)
 8001c4a:	f7fe ff29 	bl	8000aa0 <HAL_DMA_IRQHandler>
}
 8001c4e:	bf00      	nop
 8001c50:	bd80      	pop	{r7, pc}
 8001c52:	bf00      	nop
 8001c54:	20000088 	.word	0x20000088

08001c58 <SysTick_Handler>:


void  SysTick_Handler(void)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	af00      	add	r7, sp, #0
	HAL_IncTick();
 8001c5c:	f7fe fce8 	bl	8000630 <HAL_IncTick>
}
 8001c60:	bf00      	nop
 8001c62:	bd80      	pop	{r7, pc}

08001c64 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b086      	sub	sp, #24
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	60f8      	str	r0, [r7, #12]
 8001c6c:	60b9      	str	r1, [r7, #8]
 8001c6e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c70:	2300      	movs	r3, #0
 8001c72:	617b      	str	r3, [r7, #20]
 8001c74:	e00a      	b.n	8001c8c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001c76:	f3af 8000 	nop.w
 8001c7a:	4601      	mov	r1, r0
 8001c7c:	68bb      	ldr	r3, [r7, #8]
 8001c7e:	1c5a      	adds	r2, r3, #1
 8001c80:	60ba      	str	r2, [r7, #8]
 8001c82:	b2ca      	uxtb	r2, r1
 8001c84:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c86:	697b      	ldr	r3, [r7, #20]
 8001c88:	3301      	adds	r3, #1
 8001c8a:	617b      	str	r3, [r7, #20]
 8001c8c:	697a      	ldr	r2, [r7, #20]
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	429a      	cmp	r2, r3
 8001c92:	dbf0      	blt.n	8001c76 <_read+0x12>
  }

  return len;
 8001c94:	687b      	ldr	r3, [r7, #4]
}
 8001c96:	4618      	mov	r0, r3
 8001c98:	3718      	adds	r7, #24
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}

08001c9e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c9e:	b580      	push	{r7, lr}
 8001ca0:	b086      	sub	sp, #24
 8001ca2:	af00      	add	r7, sp, #0
 8001ca4:	60f8      	str	r0, [r7, #12]
 8001ca6:	60b9      	str	r1, [r7, #8]
 8001ca8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001caa:	2300      	movs	r3, #0
 8001cac:	617b      	str	r3, [r7, #20]
 8001cae:	e009      	b.n	8001cc4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001cb0:	68bb      	ldr	r3, [r7, #8]
 8001cb2:	1c5a      	adds	r2, r3, #1
 8001cb4:	60ba      	str	r2, [r7, #8]
 8001cb6:	781b      	ldrb	r3, [r3, #0]
 8001cb8:	4618      	mov	r0, r3
 8001cba:	f000 f877 	bl	8001dac <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cbe:	697b      	ldr	r3, [r7, #20]
 8001cc0:	3301      	adds	r3, #1
 8001cc2:	617b      	str	r3, [r7, #20]
 8001cc4:	697a      	ldr	r2, [r7, #20]
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	429a      	cmp	r2, r3
 8001cca:	dbf1      	blt.n	8001cb0 <_write+0x12>
  }
  return len;
 8001ccc:	687b      	ldr	r3, [r7, #4]
}
 8001cce:	4618      	mov	r0, r3
 8001cd0:	3718      	adds	r7, #24
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}

08001cd6 <_close>:

int _close(int file)
{
 8001cd6:	b480      	push	{r7}
 8001cd8:	b083      	sub	sp, #12
 8001cda:	af00      	add	r7, sp, #0
 8001cdc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001cde:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	370c      	adds	r7, #12
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cec:	4770      	bx	lr

08001cee <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001cee:	b480      	push	{r7}
 8001cf0:	b083      	sub	sp, #12
 8001cf2:	af00      	add	r7, sp, #0
 8001cf4:	6078      	str	r0, [r7, #4]
 8001cf6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001cfe:	605a      	str	r2, [r3, #4]
  return 0;
 8001d00:	2300      	movs	r3, #0
}
 8001d02:	4618      	mov	r0, r3
 8001d04:	370c      	adds	r7, #12
 8001d06:	46bd      	mov	sp, r7
 8001d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0c:	4770      	bx	lr

08001d0e <_isatty>:

int _isatty(int file)
{
 8001d0e:	b480      	push	{r7}
 8001d10:	b083      	sub	sp, #12
 8001d12:	af00      	add	r7, sp, #0
 8001d14:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d16:	2301      	movs	r3, #1
}
 8001d18:	4618      	mov	r0, r3
 8001d1a:	370c      	adds	r7, #12
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d22:	4770      	bx	lr

08001d24 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d24:	b480      	push	{r7}
 8001d26:	b085      	sub	sp, #20
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	60f8      	str	r0, [r7, #12]
 8001d2c:	60b9      	str	r1, [r7, #8]
 8001d2e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001d30:	2300      	movs	r3, #0
}
 8001d32:	4618      	mov	r0, r3
 8001d34:	3714      	adds	r7, #20
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr
	...

08001d40 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b086      	sub	sp, #24
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d48:	4a14      	ldr	r2, [pc, #80]	; (8001d9c <_sbrk+0x5c>)
 8001d4a:	4b15      	ldr	r3, [pc, #84]	; (8001da0 <_sbrk+0x60>)
 8001d4c:	1ad3      	subs	r3, r2, r3
 8001d4e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d50:	697b      	ldr	r3, [r7, #20]
 8001d52:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d54:	4b13      	ldr	r3, [pc, #76]	; (8001da4 <_sbrk+0x64>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d102      	bne.n	8001d62 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d5c:	4b11      	ldr	r3, [pc, #68]	; (8001da4 <_sbrk+0x64>)
 8001d5e:	4a12      	ldr	r2, [pc, #72]	; (8001da8 <_sbrk+0x68>)
 8001d60:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d62:	4b10      	ldr	r3, [pc, #64]	; (8001da4 <_sbrk+0x64>)
 8001d64:	681a      	ldr	r2, [r3, #0]
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	4413      	add	r3, r2
 8001d6a:	693a      	ldr	r2, [r7, #16]
 8001d6c:	429a      	cmp	r2, r3
 8001d6e:	d207      	bcs.n	8001d80 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d70:	f000 fa1e 	bl	80021b0 <__errno>
 8001d74:	4603      	mov	r3, r0
 8001d76:	220c      	movs	r2, #12
 8001d78:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d7a:	f04f 33ff 	mov.w	r3, #4294967295
 8001d7e:	e009      	b.n	8001d94 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d80:	4b08      	ldr	r3, [pc, #32]	; (8001da4 <_sbrk+0x64>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d86:	4b07      	ldr	r3, [pc, #28]	; (8001da4 <_sbrk+0x64>)
 8001d88:	681a      	ldr	r2, [r3, #0]
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	4413      	add	r3, r2
 8001d8e:	4a05      	ldr	r2, [pc, #20]	; (8001da4 <_sbrk+0x64>)
 8001d90:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d92:	68fb      	ldr	r3, [r7, #12]
}
 8001d94:	4618      	mov	r0, r3
 8001d96:	3718      	adds	r7, #24
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	bd80      	pop	{r7, pc}
 8001d9c:	20020000 	.word	0x20020000
 8001da0:	00000400 	.word	0x00000400
 8001da4:	20000168 	.word	0x20000168
 8001da8:	20000300 	.word	0x20000300

08001dac <__io_putchar>:

#include "stm32f4xx_hal.h"

UART_HandleTypeDef huart2;

int __io_putchar(int ch) {
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b082      	sub	sp, #8
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *) &ch, 1, 10);
 8001db4:	1d39      	adds	r1, r7, #4
 8001db6:	230a      	movs	r3, #10
 8001db8:	2201      	movs	r2, #1
 8001dba:	4804      	ldr	r0, [pc, #16]	; (8001dcc <__io_putchar+0x20>)
 8001dbc:	f7ff fb3d 	bl	800143a <HAL_UART_Transmit>
	return ch;
 8001dc0:	687b      	ldr	r3, [r7, #4]
}
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	3708      	adds	r7, #8
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	bf00      	nop
 8001dcc:	2000016c 	.word	0x2000016c

08001dd0 <uart_init>:

void uart_init(void) {
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b088      	sub	sp, #32
 8001dd4:	af00      	add	r7, sp, #0


	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dd6:	f107 030c 	add.w	r3, r7, #12
 8001dda:	2200      	movs	r2, #0
 8001ddc:	601a      	str	r2, [r3, #0]
 8001dde:	605a      	str	r2, [r3, #4]
 8001de0:	609a      	str	r2, [r3, #8]
 8001de2:	60da      	str	r2, [r3, #12]
 8001de4:	611a      	str	r2, [r3, #16]

	// Enable UART pins clock access
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001de6:	2300      	movs	r3, #0
 8001de8:	60bb      	str	r3, [r7, #8]
 8001dea:	4b25      	ldr	r3, [pc, #148]	; (8001e80 <uart_init+0xb0>)
 8001dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dee:	4a24      	ldr	r2, [pc, #144]	; (8001e80 <uart_init+0xb0>)
 8001df0:	f043 0301 	orr.w	r3, r3, #1
 8001df4:	6313      	str	r3, [r2, #48]	; 0x30
 8001df6:	4b22      	ldr	r3, [pc, #136]	; (8001e80 <uart_init+0xb0>)
 8001df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dfa:	f003 0301 	and.w	r3, r3, #1
 8001dfe:	60bb      	str	r3, [r7, #8]
 8001e00:	68bb      	ldr	r3, [r7, #8]

	// Enable UART module clock access
	__HAL_RCC_USART2_CLK_ENABLE();
 8001e02:	2300      	movs	r3, #0
 8001e04:	607b      	str	r3, [r7, #4]
 8001e06:	4b1e      	ldr	r3, [pc, #120]	; (8001e80 <uart_init+0xb0>)
 8001e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e0a:	4a1d      	ldr	r2, [pc, #116]	; (8001e80 <uart_init+0xb0>)
 8001e0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e10:	6413      	str	r3, [r2, #64]	; 0x40
 8001e12:	4b1b      	ldr	r3, [pc, #108]	; (8001e80 <uart_init+0xb0>)
 8001e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e1a:	607b      	str	r3, [r7, #4]
 8001e1c:	687b      	ldr	r3, [r7, #4]

	// Configure pint to act as as alternate func pins (UART)

	GPIO_InitStruct.Pin		  = GPIO_PIN_2 | GPIO_PIN_3;
 8001e1e:	230c      	movs	r3, #12
 8001e20:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode 	  = GPIO_MODE_AF_PP;
 8001e22:	2302      	movs	r3, #2
 8001e24:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001e26:	2307      	movs	r3, #7
 8001e28:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Pull 	  = GPIO_NOPULL;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed 	  = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e2e:	2303      	movs	r3, #3
 8001e30:	61bb      	str	r3, [r7, #24]

	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e32:	f107 030c 	add.w	r3, r7, #12
 8001e36:	4619      	mov	r1, r3
 8001e38:	4812      	ldr	r0, [pc, #72]	; (8001e84 <uart_init+0xb4>)
 8001e3a:	f7ff f8ef 	bl	800101c <HAL_GPIO_Init>

	// Configure UART module
	huart2.Instance 			= USART2;
 8001e3e:	4b12      	ldr	r3, [pc, #72]	; (8001e88 <uart_init+0xb8>)
 8001e40:	4a12      	ldr	r2, [pc, #72]	; (8001e8c <uart_init+0xbc>)
 8001e42:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate		= 115200;
 8001e44:	4b10      	ldr	r3, [pc, #64]	; (8001e88 <uart_init+0xb8>)
 8001e46:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001e4a:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength 		= UART_WORDLENGTH_8B;
 8001e4c:	4b0e      	ldr	r3, [pc, #56]	; (8001e88 <uart_init+0xb8>)
 8001e4e:	2200      	movs	r2, #0
 8001e50:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits		= UART_STOPBITS_1;
 8001e52:	4b0d      	ldr	r3, [pc, #52]	; (8001e88 <uart_init+0xb8>)
 8001e54:	2200      	movs	r2, #0
 8001e56:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity 			= UART_PARITY_NONE;
 8001e58:	4b0b      	ldr	r3, [pc, #44]	; (8001e88 <uart_init+0xb8>)
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode 			= UART_MODE_TX;
 8001e5e:	4b0a      	ldr	r3, [pc, #40]	; (8001e88 <uart_init+0xb8>)
 8001e60:	2208      	movs	r2, #8
 8001e62:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl		= UART_HWCONTROL_NONE;
 8001e64:	4b08      	ldr	r3, [pc, #32]	; (8001e88 <uart_init+0xb8>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling	= UART_OVERSAMPLING_16;
 8001e6a:	4b07      	ldr	r3, [pc, #28]	; (8001e88 <uart_init+0xb8>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	61da      	str	r2, [r3, #28]

	HAL_UART_Init(&huart2);
 8001e70:	4805      	ldr	r0, [pc, #20]	; (8001e88 <uart_init+0xb8>)
 8001e72:	f7ff fa8b 	bl	800138c <HAL_UART_Init>
}
 8001e76:	bf00      	nop
 8001e78:	3720      	adds	r7, #32
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}
 8001e7e:	bf00      	nop
 8001e80:	40023800 	.word	0x40023800
 8001e84:	40020000 	.word	0x40020000
 8001e88:	2000016c 	.word	0x2000016c
 8001e8c:	40004400 	.word	0x40004400

08001e90 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001e90:	480d      	ldr	r0, [pc, #52]	; (8001ec8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001e92:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001e94:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e98:	480c      	ldr	r0, [pc, #48]	; (8001ecc <LoopForever+0x6>)
  ldr r1, =_edata
 8001e9a:	490d      	ldr	r1, [pc, #52]	; (8001ed0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001e9c:	4a0d      	ldr	r2, [pc, #52]	; (8001ed4 <LoopForever+0xe>)
  movs r3, #0
 8001e9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ea0:	e002      	b.n	8001ea8 <LoopCopyDataInit>

08001ea2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ea2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ea4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ea6:	3304      	adds	r3, #4

08001ea8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ea8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001eaa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001eac:	d3f9      	bcc.n	8001ea2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001eae:	4a0a      	ldr	r2, [pc, #40]	; (8001ed8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001eb0:	4c0a      	ldr	r4, [pc, #40]	; (8001edc <LoopForever+0x16>)
  movs r3, #0
 8001eb2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001eb4:	e001      	b.n	8001eba <LoopFillZerobss>

08001eb6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001eb6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001eb8:	3204      	adds	r2, #4

08001eba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001eba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ebc:	d3fb      	bcc.n	8001eb6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001ebe:	f000 f97d 	bl	80021bc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001ec2:	f7ff fe2f 	bl	8001b24 <main>

08001ec6 <LoopForever>:

LoopForever:
  b LoopForever
 8001ec6:	e7fe      	b.n	8001ec6 <LoopForever>
  ldr   r0, =_estack
 8001ec8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001ecc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ed0:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001ed4:	08002e6c 	.word	0x08002e6c
  ldr r2, =_sbss
 8001ed8:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001edc:	200002fc 	.word	0x200002fc

08001ee0 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001ee0:	e7fe      	b.n	8001ee0 <ADC_IRQHandler>
	...

08001ee4 <std>:
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	b510      	push	{r4, lr}
 8001ee8:	4604      	mov	r4, r0
 8001eea:	e9c0 3300 	strd	r3, r3, [r0]
 8001eee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8001ef2:	6083      	str	r3, [r0, #8]
 8001ef4:	8181      	strh	r1, [r0, #12]
 8001ef6:	6643      	str	r3, [r0, #100]	; 0x64
 8001ef8:	81c2      	strh	r2, [r0, #14]
 8001efa:	6183      	str	r3, [r0, #24]
 8001efc:	4619      	mov	r1, r3
 8001efe:	2208      	movs	r2, #8
 8001f00:	305c      	adds	r0, #92	; 0x5c
 8001f02:	f000 f906 	bl	8002112 <memset>
 8001f06:	4b0d      	ldr	r3, [pc, #52]	; (8001f3c <std+0x58>)
 8001f08:	6263      	str	r3, [r4, #36]	; 0x24
 8001f0a:	4b0d      	ldr	r3, [pc, #52]	; (8001f40 <std+0x5c>)
 8001f0c:	62a3      	str	r3, [r4, #40]	; 0x28
 8001f0e:	4b0d      	ldr	r3, [pc, #52]	; (8001f44 <std+0x60>)
 8001f10:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001f12:	4b0d      	ldr	r3, [pc, #52]	; (8001f48 <std+0x64>)
 8001f14:	6323      	str	r3, [r4, #48]	; 0x30
 8001f16:	4b0d      	ldr	r3, [pc, #52]	; (8001f4c <std+0x68>)
 8001f18:	6224      	str	r4, [r4, #32]
 8001f1a:	429c      	cmp	r4, r3
 8001f1c:	d006      	beq.n	8001f2c <std+0x48>
 8001f1e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8001f22:	4294      	cmp	r4, r2
 8001f24:	d002      	beq.n	8001f2c <std+0x48>
 8001f26:	33d0      	adds	r3, #208	; 0xd0
 8001f28:	429c      	cmp	r4, r3
 8001f2a:	d105      	bne.n	8001f38 <std+0x54>
 8001f2c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8001f30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001f34:	f000 b966 	b.w	8002204 <__retarget_lock_init_recursive>
 8001f38:	bd10      	pop	{r4, pc}
 8001f3a:	bf00      	nop
 8001f3c:	0800208d 	.word	0x0800208d
 8001f40:	080020af 	.word	0x080020af
 8001f44:	080020e7 	.word	0x080020e7
 8001f48:	0800210b 	.word	0x0800210b
 8001f4c:	200001b0 	.word	0x200001b0

08001f50 <stdio_exit_handler>:
 8001f50:	4a02      	ldr	r2, [pc, #8]	; (8001f5c <stdio_exit_handler+0xc>)
 8001f52:	4903      	ldr	r1, [pc, #12]	; (8001f60 <stdio_exit_handler+0x10>)
 8001f54:	4803      	ldr	r0, [pc, #12]	; (8001f64 <stdio_exit_handler+0x14>)
 8001f56:	f000 b869 	b.w	800202c <_fwalk_sglue>
 8001f5a:	bf00      	nop
 8001f5c:	2000000c 	.word	0x2000000c
 8001f60:	08002ab1 	.word	0x08002ab1
 8001f64:	20000018 	.word	0x20000018

08001f68 <cleanup_stdio>:
 8001f68:	6841      	ldr	r1, [r0, #4]
 8001f6a:	4b0c      	ldr	r3, [pc, #48]	; (8001f9c <cleanup_stdio+0x34>)
 8001f6c:	4299      	cmp	r1, r3
 8001f6e:	b510      	push	{r4, lr}
 8001f70:	4604      	mov	r4, r0
 8001f72:	d001      	beq.n	8001f78 <cleanup_stdio+0x10>
 8001f74:	f000 fd9c 	bl	8002ab0 <_fflush_r>
 8001f78:	68a1      	ldr	r1, [r4, #8]
 8001f7a:	4b09      	ldr	r3, [pc, #36]	; (8001fa0 <cleanup_stdio+0x38>)
 8001f7c:	4299      	cmp	r1, r3
 8001f7e:	d002      	beq.n	8001f86 <cleanup_stdio+0x1e>
 8001f80:	4620      	mov	r0, r4
 8001f82:	f000 fd95 	bl	8002ab0 <_fflush_r>
 8001f86:	68e1      	ldr	r1, [r4, #12]
 8001f88:	4b06      	ldr	r3, [pc, #24]	; (8001fa4 <cleanup_stdio+0x3c>)
 8001f8a:	4299      	cmp	r1, r3
 8001f8c:	d004      	beq.n	8001f98 <cleanup_stdio+0x30>
 8001f8e:	4620      	mov	r0, r4
 8001f90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001f94:	f000 bd8c 	b.w	8002ab0 <_fflush_r>
 8001f98:	bd10      	pop	{r4, pc}
 8001f9a:	bf00      	nop
 8001f9c:	200001b0 	.word	0x200001b0
 8001fa0:	20000218 	.word	0x20000218
 8001fa4:	20000280 	.word	0x20000280

08001fa8 <global_stdio_init.part.0>:
 8001fa8:	b510      	push	{r4, lr}
 8001faa:	4b0b      	ldr	r3, [pc, #44]	; (8001fd8 <global_stdio_init.part.0+0x30>)
 8001fac:	4c0b      	ldr	r4, [pc, #44]	; (8001fdc <global_stdio_init.part.0+0x34>)
 8001fae:	4a0c      	ldr	r2, [pc, #48]	; (8001fe0 <global_stdio_init.part.0+0x38>)
 8001fb0:	601a      	str	r2, [r3, #0]
 8001fb2:	4620      	mov	r0, r4
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	2104      	movs	r1, #4
 8001fb8:	f7ff ff94 	bl	8001ee4 <std>
 8001fbc:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8001fc0:	2201      	movs	r2, #1
 8001fc2:	2109      	movs	r1, #9
 8001fc4:	f7ff ff8e 	bl	8001ee4 <std>
 8001fc8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8001fcc:	2202      	movs	r2, #2
 8001fce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001fd2:	2112      	movs	r1, #18
 8001fd4:	f7ff bf86 	b.w	8001ee4 <std>
 8001fd8:	200002e8 	.word	0x200002e8
 8001fdc:	200001b0 	.word	0x200001b0
 8001fe0:	08001f51 	.word	0x08001f51

08001fe4 <__sfp_lock_acquire>:
 8001fe4:	4801      	ldr	r0, [pc, #4]	; (8001fec <__sfp_lock_acquire+0x8>)
 8001fe6:	f000 b90e 	b.w	8002206 <__retarget_lock_acquire_recursive>
 8001fea:	bf00      	nop
 8001fec:	200002f1 	.word	0x200002f1

08001ff0 <__sfp_lock_release>:
 8001ff0:	4801      	ldr	r0, [pc, #4]	; (8001ff8 <__sfp_lock_release+0x8>)
 8001ff2:	f000 b909 	b.w	8002208 <__retarget_lock_release_recursive>
 8001ff6:	bf00      	nop
 8001ff8:	200002f1 	.word	0x200002f1

08001ffc <__sinit>:
 8001ffc:	b510      	push	{r4, lr}
 8001ffe:	4604      	mov	r4, r0
 8002000:	f7ff fff0 	bl	8001fe4 <__sfp_lock_acquire>
 8002004:	6a23      	ldr	r3, [r4, #32]
 8002006:	b11b      	cbz	r3, 8002010 <__sinit+0x14>
 8002008:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800200c:	f7ff bff0 	b.w	8001ff0 <__sfp_lock_release>
 8002010:	4b04      	ldr	r3, [pc, #16]	; (8002024 <__sinit+0x28>)
 8002012:	6223      	str	r3, [r4, #32]
 8002014:	4b04      	ldr	r3, [pc, #16]	; (8002028 <__sinit+0x2c>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	2b00      	cmp	r3, #0
 800201a:	d1f5      	bne.n	8002008 <__sinit+0xc>
 800201c:	f7ff ffc4 	bl	8001fa8 <global_stdio_init.part.0>
 8002020:	e7f2      	b.n	8002008 <__sinit+0xc>
 8002022:	bf00      	nop
 8002024:	08001f69 	.word	0x08001f69
 8002028:	200002e8 	.word	0x200002e8

0800202c <_fwalk_sglue>:
 800202c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002030:	4607      	mov	r7, r0
 8002032:	4688      	mov	r8, r1
 8002034:	4614      	mov	r4, r2
 8002036:	2600      	movs	r6, #0
 8002038:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800203c:	f1b9 0901 	subs.w	r9, r9, #1
 8002040:	d505      	bpl.n	800204e <_fwalk_sglue+0x22>
 8002042:	6824      	ldr	r4, [r4, #0]
 8002044:	2c00      	cmp	r4, #0
 8002046:	d1f7      	bne.n	8002038 <_fwalk_sglue+0xc>
 8002048:	4630      	mov	r0, r6
 800204a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800204e:	89ab      	ldrh	r3, [r5, #12]
 8002050:	2b01      	cmp	r3, #1
 8002052:	d907      	bls.n	8002064 <_fwalk_sglue+0x38>
 8002054:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002058:	3301      	adds	r3, #1
 800205a:	d003      	beq.n	8002064 <_fwalk_sglue+0x38>
 800205c:	4629      	mov	r1, r5
 800205e:	4638      	mov	r0, r7
 8002060:	47c0      	blx	r8
 8002062:	4306      	orrs	r6, r0
 8002064:	3568      	adds	r5, #104	; 0x68
 8002066:	e7e9      	b.n	800203c <_fwalk_sglue+0x10>

08002068 <iprintf>:
 8002068:	b40f      	push	{r0, r1, r2, r3}
 800206a:	b507      	push	{r0, r1, r2, lr}
 800206c:	4906      	ldr	r1, [pc, #24]	; (8002088 <iprintf+0x20>)
 800206e:	ab04      	add	r3, sp, #16
 8002070:	6808      	ldr	r0, [r1, #0]
 8002072:	f853 2b04 	ldr.w	r2, [r3], #4
 8002076:	6881      	ldr	r1, [r0, #8]
 8002078:	9301      	str	r3, [sp, #4]
 800207a:	f000 f9e9 	bl	8002450 <_vfiprintf_r>
 800207e:	b003      	add	sp, #12
 8002080:	f85d eb04 	ldr.w	lr, [sp], #4
 8002084:	b004      	add	sp, #16
 8002086:	4770      	bx	lr
 8002088:	20000064 	.word	0x20000064

0800208c <__sread>:
 800208c:	b510      	push	{r4, lr}
 800208e:	460c      	mov	r4, r1
 8002090:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002094:	f000 f868 	bl	8002168 <_read_r>
 8002098:	2800      	cmp	r0, #0
 800209a:	bfab      	itete	ge
 800209c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800209e:	89a3      	ldrhlt	r3, [r4, #12]
 80020a0:	181b      	addge	r3, r3, r0
 80020a2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80020a6:	bfac      	ite	ge
 80020a8:	6563      	strge	r3, [r4, #84]	; 0x54
 80020aa:	81a3      	strhlt	r3, [r4, #12]
 80020ac:	bd10      	pop	{r4, pc}

080020ae <__swrite>:
 80020ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80020b2:	461f      	mov	r7, r3
 80020b4:	898b      	ldrh	r3, [r1, #12]
 80020b6:	05db      	lsls	r3, r3, #23
 80020b8:	4605      	mov	r5, r0
 80020ba:	460c      	mov	r4, r1
 80020bc:	4616      	mov	r6, r2
 80020be:	d505      	bpl.n	80020cc <__swrite+0x1e>
 80020c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80020c4:	2302      	movs	r3, #2
 80020c6:	2200      	movs	r2, #0
 80020c8:	f000 f83c 	bl	8002144 <_lseek_r>
 80020cc:	89a3      	ldrh	r3, [r4, #12]
 80020ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80020d2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80020d6:	81a3      	strh	r3, [r4, #12]
 80020d8:	4632      	mov	r2, r6
 80020da:	463b      	mov	r3, r7
 80020dc:	4628      	mov	r0, r5
 80020de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80020e2:	f000 b853 	b.w	800218c <_write_r>

080020e6 <__sseek>:
 80020e6:	b510      	push	{r4, lr}
 80020e8:	460c      	mov	r4, r1
 80020ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80020ee:	f000 f829 	bl	8002144 <_lseek_r>
 80020f2:	1c43      	adds	r3, r0, #1
 80020f4:	89a3      	ldrh	r3, [r4, #12]
 80020f6:	bf15      	itete	ne
 80020f8:	6560      	strne	r0, [r4, #84]	; 0x54
 80020fa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80020fe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002102:	81a3      	strheq	r3, [r4, #12]
 8002104:	bf18      	it	ne
 8002106:	81a3      	strhne	r3, [r4, #12]
 8002108:	bd10      	pop	{r4, pc}

0800210a <__sclose>:
 800210a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800210e:	f000 b809 	b.w	8002124 <_close_r>

08002112 <memset>:
 8002112:	4402      	add	r2, r0
 8002114:	4603      	mov	r3, r0
 8002116:	4293      	cmp	r3, r2
 8002118:	d100      	bne.n	800211c <memset+0xa>
 800211a:	4770      	bx	lr
 800211c:	f803 1b01 	strb.w	r1, [r3], #1
 8002120:	e7f9      	b.n	8002116 <memset+0x4>
	...

08002124 <_close_r>:
 8002124:	b538      	push	{r3, r4, r5, lr}
 8002126:	4d06      	ldr	r5, [pc, #24]	; (8002140 <_close_r+0x1c>)
 8002128:	2300      	movs	r3, #0
 800212a:	4604      	mov	r4, r0
 800212c:	4608      	mov	r0, r1
 800212e:	602b      	str	r3, [r5, #0]
 8002130:	f7ff fdd1 	bl	8001cd6 <_close>
 8002134:	1c43      	adds	r3, r0, #1
 8002136:	d102      	bne.n	800213e <_close_r+0x1a>
 8002138:	682b      	ldr	r3, [r5, #0]
 800213a:	b103      	cbz	r3, 800213e <_close_r+0x1a>
 800213c:	6023      	str	r3, [r4, #0]
 800213e:	bd38      	pop	{r3, r4, r5, pc}
 8002140:	200002ec 	.word	0x200002ec

08002144 <_lseek_r>:
 8002144:	b538      	push	{r3, r4, r5, lr}
 8002146:	4d07      	ldr	r5, [pc, #28]	; (8002164 <_lseek_r+0x20>)
 8002148:	4604      	mov	r4, r0
 800214a:	4608      	mov	r0, r1
 800214c:	4611      	mov	r1, r2
 800214e:	2200      	movs	r2, #0
 8002150:	602a      	str	r2, [r5, #0]
 8002152:	461a      	mov	r2, r3
 8002154:	f7ff fde6 	bl	8001d24 <_lseek>
 8002158:	1c43      	adds	r3, r0, #1
 800215a:	d102      	bne.n	8002162 <_lseek_r+0x1e>
 800215c:	682b      	ldr	r3, [r5, #0]
 800215e:	b103      	cbz	r3, 8002162 <_lseek_r+0x1e>
 8002160:	6023      	str	r3, [r4, #0]
 8002162:	bd38      	pop	{r3, r4, r5, pc}
 8002164:	200002ec 	.word	0x200002ec

08002168 <_read_r>:
 8002168:	b538      	push	{r3, r4, r5, lr}
 800216a:	4d07      	ldr	r5, [pc, #28]	; (8002188 <_read_r+0x20>)
 800216c:	4604      	mov	r4, r0
 800216e:	4608      	mov	r0, r1
 8002170:	4611      	mov	r1, r2
 8002172:	2200      	movs	r2, #0
 8002174:	602a      	str	r2, [r5, #0]
 8002176:	461a      	mov	r2, r3
 8002178:	f7ff fd74 	bl	8001c64 <_read>
 800217c:	1c43      	adds	r3, r0, #1
 800217e:	d102      	bne.n	8002186 <_read_r+0x1e>
 8002180:	682b      	ldr	r3, [r5, #0]
 8002182:	b103      	cbz	r3, 8002186 <_read_r+0x1e>
 8002184:	6023      	str	r3, [r4, #0]
 8002186:	bd38      	pop	{r3, r4, r5, pc}
 8002188:	200002ec 	.word	0x200002ec

0800218c <_write_r>:
 800218c:	b538      	push	{r3, r4, r5, lr}
 800218e:	4d07      	ldr	r5, [pc, #28]	; (80021ac <_write_r+0x20>)
 8002190:	4604      	mov	r4, r0
 8002192:	4608      	mov	r0, r1
 8002194:	4611      	mov	r1, r2
 8002196:	2200      	movs	r2, #0
 8002198:	602a      	str	r2, [r5, #0]
 800219a:	461a      	mov	r2, r3
 800219c:	f7ff fd7f 	bl	8001c9e <_write>
 80021a0:	1c43      	adds	r3, r0, #1
 80021a2:	d102      	bne.n	80021aa <_write_r+0x1e>
 80021a4:	682b      	ldr	r3, [r5, #0]
 80021a6:	b103      	cbz	r3, 80021aa <_write_r+0x1e>
 80021a8:	6023      	str	r3, [r4, #0]
 80021aa:	bd38      	pop	{r3, r4, r5, pc}
 80021ac:	200002ec 	.word	0x200002ec

080021b0 <__errno>:
 80021b0:	4b01      	ldr	r3, [pc, #4]	; (80021b8 <__errno+0x8>)
 80021b2:	6818      	ldr	r0, [r3, #0]
 80021b4:	4770      	bx	lr
 80021b6:	bf00      	nop
 80021b8:	20000064 	.word	0x20000064

080021bc <__libc_init_array>:
 80021bc:	b570      	push	{r4, r5, r6, lr}
 80021be:	4d0d      	ldr	r5, [pc, #52]	; (80021f4 <__libc_init_array+0x38>)
 80021c0:	4c0d      	ldr	r4, [pc, #52]	; (80021f8 <__libc_init_array+0x3c>)
 80021c2:	1b64      	subs	r4, r4, r5
 80021c4:	10a4      	asrs	r4, r4, #2
 80021c6:	2600      	movs	r6, #0
 80021c8:	42a6      	cmp	r6, r4
 80021ca:	d109      	bne.n	80021e0 <__libc_init_array+0x24>
 80021cc:	4d0b      	ldr	r5, [pc, #44]	; (80021fc <__libc_init_array+0x40>)
 80021ce:	4c0c      	ldr	r4, [pc, #48]	; (8002200 <__libc_init_array+0x44>)
 80021d0:	f000 fdc0 	bl	8002d54 <_init>
 80021d4:	1b64      	subs	r4, r4, r5
 80021d6:	10a4      	asrs	r4, r4, #2
 80021d8:	2600      	movs	r6, #0
 80021da:	42a6      	cmp	r6, r4
 80021dc:	d105      	bne.n	80021ea <__libc_init_array+0x2e>
 80021de:	bd70      	pop	{r4, r5, r6, pc}
 80021e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80021e4:	4798      	blx	r3
 80021e6:	3601      	adds	r6, #1
 80021e8:	e7ee      	b.n	80021c8 <__libc_init_array+0xc>
 80021ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80021ee:	4798      	blx	r3
 80021f0:	3601      	adds	r6, #1
 80021f2:	e7f2      	b.n	80021da <__libc_init_array+0x1e>
 80021f4:	08002e64 	.word	0x08002e64
 80021f8:	08002e64 	.word	0x08002e64
 80021fc:	08002e64 	.word	0x08002e64
 8002200:	08002e68 	.word	0x08002e68

08002204 <__retarget_lock_init_recursive>:
 8002204:	4770      	bx	lr

08002206 <__retarget_lock_acquire_recursive>:
 8002206:	4770      	bx	lr

08002208 <__retarget_lock_release_recursive>:
 8002208:	4770      	bx	lr
	...

0800220c <_free_r>:
 800220c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800220e:	2900      	cmp	r1, #0
 8002210:	d044      	beq.n	800229c <_free_r+0x90>
 8002212:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002216:	9001      	str	r0, [sp, #4]
 8002218:	2b00      	cmp	r3, #0
 800221a:	f1a1 0404 	sub.w	r4, r1, #4
 800221e:	bfb8      	it	lt
 8002220:	18e4      	addlt	r4, r4, r3
 8002222:	f000 f8df 	bl	80023e4 <__malloc_lock>
 8002226:	4a1e      	ldr	r2, [pc, #120]	; (80022a0 <_free_r+0x94>)
 8002228:	9801      	ldr	r0, [sp, #4]
 800222a:	6813      	ldr	r3, [r2, #0]
 800222c:	b933      	cbnz	r3, 800223c <_free_r+0x30>
 800222e:	6063      	str	r3, [r4, #4]
 8002230:	6014      	str	r4, [r2, #0]
 8002232:	b003      	add	sp, #12
 8002234:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002238:	f000 b8da 	b.w	80023f0 <__malloc_unlock>
 800223c:	42a3      	cmp	r3, r4
 800223e:	d908      	bls.n	8002252 <_free_r+0x46>
 8002240:	6825      	ldr	r5, [r4, #0]
 8002242:	1961      	adds	r1, r4, r5
 8002244:	428b      	cmp	r3, r1
 8002246:	bf01      	itttt	eq
 8002248:	6819      	ldreq	r1, [r3, #0]
 800224a:	685b      	ldreq	r3, [r3, #4]
 800224c:	1949      	addeq	r1, r1, r5
 800224e:	6021      	streq	r1, [r4, #0]
 8002250:	e7ed      	b.n	800222e <_free_r+0x22>
 8002252:	461a      	mov	r2, r3
 8002254:	685b      	ldr	r3, [r3, #4]
 8002256:	b10b      	cbz	r3, 800225c <_free_r+0x50>
 8002258:	42a3      	cmp	r3, r4
 800225a:	d9fa      	bls.n	8002252 <_free_r+0x46>
 800225c:	6811      	ldr	r1, [r2, #0]
 800225e:	1855      	adds	r5, r2, r1
 8002260:	42a5      	cmp	r5, r4
 8002262:	d10b      	bne.n	800227c <_free_r+0x70>
 8002264:	6824      	ldr	r4, [r4, #0]
 8002266:	4421      	add	r1, r4
 8002268:	1854      	adds	r4, r2, r1
 800226a:	42a3      	cmp	r3, r4
 800226c:	6011      	str	r1, [r2, #0]
 800226e:	d1e0      	bne.n	8002232 <_free_r+0x26>
 8002270:	681c      	ldr	r4, [r3, #0]
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	6053      	str	r3, [r2, #4]
 8002276:	440c      	add	r4, r1
 8002278:	6014      	str	r4, [r2, #0]
 800227a:	e7da      	b.n	8002232 <_free_r+0x26>
 800227c:	d902      	bls.n	8002284 <_free_r+0x78>
 800227e:	230c      	movs	r3, #12
 8002280:	6003      	str	r3, [r0, #0]
 8002282:	e7d6      	b.n	8002232 <_free_r+0x26>
 8002284:	6825      	ldr	r5, [r4, #0]
 8002286:	1961      	adds	r1, r4, r5
 8002288:	428b      	cmp	r3, r1
 800228a:	bf04      	itt	eq
 800228c:	6819      	ldreq	r1, [r3, #0]
 800228e:	685b      	ldreq	r3, [r3, #4]
 8002290:	6063      	str	r3, [r4, #4]
 8002292:	bf04      	itt	eq
 8002294:	1949      	addeq	r1, r1, r5
 8002296:	6021      	streq	r1, [r4, #0]
 8002298:	6054      	str	r4, [r2, #4]
 800229a:	e7ca      	b.n	8002232 <_free_r+0x26>
 800229c:	b003      	add	sp, #12
 800229e:	bd30      	pop	{r4, r5, pc}
 80022a0:	200002f4 	.word	0x200002f4

080022a4 <sbrk_aligned>:
 80022a4:	b570      	push	{r4, r5, r6, lr}
 80022a6:	4e0e      	ldr	r6, [pc, #56]	; (80022e0 <sbrk_aligned+0x3c>)
 80022a8:	460c      	mov	r4, r1
 80022aa:	6831      	ldr	r1, [r6, #0]
 80022ac:	4605      	mov	r5, r0
 80022ae:	b911      	cbnz	r1, 80022b6 <sbrk_aligned+0x12>
 80022b0:	f000 fcbc 	bl	8002c2c <_sbrk_r>
 80022b4:	6030      	str	r0, [r6, #0]
 80022b6:	4621      	mov	r1, r4
 80022b8:	4628      	mov	r0, r5
 80022ba:	f000 fcb7 	bl	8002c2c <_sbrk_r>
 80022be:	1c43      	adds	r3, r0, #1
 80022c0:	d00a      	beq.n	80022d8 <sbrk_aligned+0x34>
 80022c2:	1cc4      	adds	r4, r0, #3
 80022c4:	f024 0403 	bic.w	r4, r4, #3
 80022c8:	42a0      	cmp	r0, r4
 80022ca:	d007      	beq.n	80022dc <sbrk_aligned+0x38>
 80022cc:	1a21      	subs	r1, r4, r0
 80022ce:	4628      	mov	r0, r5
 80022d0:	f000 fcac 	bl	8002c2c <_sbrk_r>
 80022d4:	3001      	adds	r0, #1
 80022d6:	d101      	bne.n	80022dc <sbrk_aligned+0x38>
 80022d8:	f04f 34ff 	mov.w	r4, #4294967295
 80022dc:	4620      	mov	r0, r4
 80022de:	bd70      	pop	{r4, r5, r6, pc}
 80022e0:	200002f8 	.word	0x200002f8

080022e4 <_malloc_r>:
 80022e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80022e8:	1ccd      	adds	r5, r1, #3
 80022ea:	f025 0503 	bic.w	r5, r5, #3
 80022ee:	3508      	adds	r5, #8
 80022f0:	2d0c      	cmp	r5, #12
 80022f2:	bf38      	it	cc
 80022f4:	250c      	movcc	r5, #12
 80022f6:	2d00      	cmp	r5, #0
 80022f8:	4607      	mov	r7, r0
 80022fa:	db01      	blt.n	8002300 <_malloc_r+0x1c>
 80022fc:	42a9      	cmp	r1, r5
 80022fe:	d905      	bls.n	800230c <_malloc_r+0x28>
 8002300:	230c      	movs	r3, #12
 8002302:	603b      	str	r3, [r7, #0]
 8002304:	2600      	movs	r6, #0
 8002306:	4630      	mov	r0, r6
 8002308:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800230c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80023e0 <_malloc_r+0xfc>
 8002310:	f000 f868 	bl	80023e4 <__malloc_lock>
 8002314:	f8d8 3000 	ldr.w	r3, [r8]
 8002318:	461c      	mov	r4, r3
 800231a:	bb5c      	cbnz	r4, 8002374 <_malloc_r+0x90>
 800231c:	4629      	mov	r1, r5
 800231e:	4638      	mov	r0, r7
 8002320:	f7ff ffc0 	bl	80022a4 <sbrk_aligned>
 8002324:	1c43      	adds	r3, r0, #1
 8002326:	4604      	mov	r4, r0
 8002328:	d155      	bne.n	80023d6 <_malloc_r+0xf2>
 800232a:	f8d8 4000 	ldr.w	r4, [r8]
 800232e:	4626      	mov	r6, r4
 8002330:	2e00      	cmp	r6, #0
 8002332:	d145      	bne.n	80023c0 <_malloc_r+0xdc>
 8002334:	2c00      	cmp	r4, #0
 8002336:	d048      	beq.n	80023ca <_malloc_r+0xe6>
 8002338:	6823      	ldr	r3, [r4, #0]
 800233a:	4631      	mov	r1, r6
 800233c:	4638      	mov	r0, r7
 800233e:	eb04 0903 	add.w	r9, r4, r3
 8002342:	f000 fc73 	bl	8002c2c <_sbrk_r>
 8002346:	4581      	cmp	r9, r0
 8002348:	d13f      	bne.n	80023ca <_malloc_r+0xe6>
 800234a:	6821      	ldr	r1, [r4, #0]
 800234c:	1a6d      	subs	r5, r5, r1
 800234e:	4629      	mov	r1, r5
 8002350:	4638      	mov	r0, r7
 8002352:	f7ff ffa7 	bl	80022a4 <sbrk_aligned>
 8002356:	3001      	adds	r0, #1
 8002358:	d037      	beq.n	80023ca <_malloc_r+0xe6>
 800235a:	6823      	ldr	r3, [r4, #0]
 800235c:	442b      	add	r3, r5
 800235e:	6023      	str	r3, [r4, #0]
 8002360:	f8d8 3000 	ldr.w	r3, [r8]
 8002364:	2b00      	cmp	r3, #0
 8002366:	d038      	beq.n	80023da <_malloc_r+0xf6>
 8002368:	685a      	ldr	r2, [r3, #4]
 800236a:	42a2      	cmp	r2, r4
 800236c:	d12b      	bne.n	80023c6 <_malloc_r+0xe2>
 800236e:	2200      	movs	r2, #0
 8002370:	605a      	str	r2, [r3, #4]
 8002372:	e00f      	b.n	8002394 <_malloc_r+0xb0>
 8002374:	6822      	ldr	r2, [r4, #0]
 8002376:	1b52      	subs	r2, r2, r5
 8002378:	d41f      	bmi.n	80023ba <_malloc_r+0xd6>
 800237a:	2a0b      	cmp	r2, #11
 800237c:	d917      	bls.n	80023ae <_malloc_r+0xca>
 800237e:	1961      	adds	r1, r4, r5
 8002380:	42a3      	cmp	r3, r4
 8002382:	6025      	str	r5, [r4, #0]
 8002384:	bf18      	it	ne
 8002386:	6059      	strne	r1, [r3, #4]
 8002388:	6863      	ldr	r3, [r4, #4]
 800238a:	bf08      	it	eq
 800238c:	f8c8 1000 	streq.w	r1, [r8]
 8002390:	5162      	str	r2, [r4, r5]
 8002392:	604b      	str	r3, [r1, #4]
 8002394:	4638      	mov	r0, r7
 8002396:	f104 060b 	add.w	r6, r4, #11
 800239a:	f000 f829 	bl	80023f0 <__malloc_unlock>
 800239e:	f026 0607 	bic.w	r6, r6, #7
 80023a2:	1d23      	adds	r3, r4, #4
 80023a4:	1af2      	subs	r2, r6, r3
 80023a6:	d0ae      	beq.n	8002306 <_malloc_r+0x22>
 80023a8:	1b9b      	subs	r3, r3, r6
 80023aa:	50a3      	str	r3, [r4, r2]
 80023ac:	e7ab      	b.n	8002306 <_malloc_r+0x22>
 80023ae:	42a3      	cmp	r3, r4
 80023b0:	6862      	ldr	r2, [r4, #4]
 80023b2:	d1dd      	bne.n	8002370 <_malloc_r+0x8c>
 80023b4:	f8c8 2000 	str.w	r2, [r8]
 80023b8:	e7ec      	b.n	8002394 <_malloc_r+0xb0>
 80023ba:	4623      	mov	r3, r4
 80023bc:	6864      	ldr	r4, [r4, #4]
 80023be:	e7ac      	b.n	800231a <_malloc_r+0x36>
 80023c0:	4634      	mov	r4, r6
 80023c2:	6876      	ldr	r6, [r6, #4]
 80023c4:	e7b4      	b.n	8002330 <_malloc_r+0x4c>
 80023c6:	4613      	mov	r3, r2
 80023c8:	e7cc      	b.n	8002364 <_malloc_r+0x80>
 80023ca:	230c      	movs	r3, #12
 80023cc:	603b      	str	r3, [r7, #0]
 80023ce:	4638      	mov	r0, r7
 80023d0:	f000 f80e 	bl	80023f0 <__malloc_unlock>
 80023d4:	e797      	b.n	8002306 <_malloc_r+0x22>
 80023d6:	6025      	str	r5, [r4, #0]
 80023d8:	e7dc      	b.n	8002394 <_malloc_r+0xb0>
 80023da:	605b      	str	r3, [r3, #4]
 80023dc:	deff      	udf	#255	; 0xff
 80023de:	bf00      	nop
 80023e0:	200002f4 	.word	0x200002f4

080023e4 <__malloc_lock>:
 80023e4:	4801      	ldr	r0, [pc, #4]	; (80023ec <__malloc_lock+0x8>)
 80023e6:	f7ff bf0e 	b.w	8002206 <__retarget_lock_acquire_recursive>
 80023ea:	bf00      	nop
 80023ec:	200002f0 	.word	0x200002f0

080023f0 <__malloc_unlock>:
 80023f0:	4801      	ldr	r0, [pc, #4]	; (80023f8 <__malloc_unlock+0x8>)
 80023f2:	f7ff bf09 	b.w	8002208 <__retarget_lock_release_recursive>
 80023f6:	bf00      	nop
 80023f8:	200002f0 	.word	0x200002f0

080023fc <__sfputc_r>:
 80023fc:	6893      	ldr	r3, [r2, #8]
 80023fe:	3b01      	subs	r3, #1
 8002400:	2b00      	cmp	r3, #0
 8002402:	b410      	push	{r4}
 8002404:	6093      	str	r3, [r2, #8]
 8002406:	da08      	bge.n	800241a <__sfputc_r+0x1e>
 8002408:	6994      	ldr	r4, [r2, #24]
 800240a:	42a3      	cmp	r3, r4
 800240c:	db01      	blt.n	8002412 <__sfputc_r+0x16>
 800240e:	290a      	cmp	r1, #10
 8002410:	d103      	bne.n	800241a <__sfputc_r+0x1e>
 8002412:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002416:	f000 bb73 	b.w	8002b00 <__swbuf_r>
 800241a:	6813      	ldr	r3, [r2, #0]
 800241c:	1c58      	adds	r0, r3, #1
 800241e:	6010      	str	r0, [r2, #0]
 8002420:	7019      	strb	r1, [r3, #0]
 8002422:	4608      	mov	r0, r1
 8002424:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002428:	4770      	bx	lr

0800242a <__sfputs_r>:
 800242a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800242c:	4606      	mov	r6, r0
 800242e:	460f      	mov	r7, r1
 8002430:	4614      	mov	r4, r2
 8002432:	18d5      	adds	r5, r2, r3
 8002434:	42ac      	cmp	r4, r5
 8002436:	d101      	bne.n	800243c <__sfputs_r+0x12>
 8002438:	2000      	movs	r0, #0
 800243a:	e007      	b.n	800244c <__sfputs_r+0x22>
 800243c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002440:	463a      	mov	r2, r7
 8002442:	4630      	mov	r0, r6
 8002444:	f7ff ffda 	bl	80023fc <__sfputc_r>
 8002448:	1c43      	adds	r3, r0, #1
 800244a:	d1f3      	bne.n	8002434 <__sfputs_r+0xa>
 800244c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002450 <_vfiprintf_r>:
 8002450:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002454:	460d      	mov	r5, r1
 8002456:	b09d      	sub	sp, #116	; 0x74
 8002458:	4614      	mov	r4, r2
 800245a:	4698      	mov	r8, r3
 800245c:	4606      	mov	r6, r0
 800245e:	b118      	cbz	r0, 8002468 <_vfiprintf_r+0x18>
 8002460:	6a03      	ldr	r3, [r0, #32]
 8002462:	b90b      	cbnz	r3, 8002468 <_vfiprintf_r+0x18>
 8002464:	f7ff fdca 	bl	8001ffc <__sinit>
 8002468:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800246a:	07d9      	lsls	r1, r3, #31
 800246c:	d405      	bmi.n	800247a <_vfiprintf_r+0x2a>
 800246e:	89ab      	ldrh	r3, [r5, #12]
 8002470:	059a      	lsls	r2, r3, #22
 8002472:	d402      	bmi.n	800247a <_vfiprintf_r+0x2a>
 8002474:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002476:	f7ff fec6 	bl	8002206 <__retarget_lock_acquire_recursive>
 800247a:	89ab      	ldrh	r3, [r5, #12]
 800247c:	071b      	lsls	r3, r3, #28
 800247e:	d501      	bpl.n	8002484 <_vfiprintf_r+0x34>
 8002480:	692b      	ldr	r3, [r5, #16]
 8002482:	b99b      	cbnz	r3, 80024ac <_vfiprintf_r+0x5c>
 8002484:	4629      	mov	r1, r5
 8002486:	4630      	mov	r0, r6
 8002488:	f000 fb78 	bl	8002b7c <__swsetup_r>
 800248c:	b170      	cbz	r0, 80024ac <_vfiprintf_r+0x5c>
 800248e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002490:	07dc      	lsls	r4, r3, #31
 8002492:	d504      	bpl.n	800249e <_vfiprintf_r+0x4e>
 8002494:	f04f 30ff 	mov.w	r0, #4294967295
 8002498:	b01d      	add	sp, #116	; 0x74
 800249a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800249e:	89ab      	ldrh	r3, [r5, #12]
 80024a0:	0598      	lsls	r0, r3, #22
 80024a2:	d4f7      	bmi.n	8002494 <_vfiprintf_r+0x44>
 80024a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80024a6:	f7ff feaf 	bl	8002208 <__retarget_lock_release_recursive>
 80024aa:	e7f3      	b.n	8002494 <_vfiprintf_r+0x44>
 80024ac:	2300      	movs	r3, #0
 80024ae:	9309      	str	r3, [sp, #36]	; 0x24
 80024b0:	2320      	movs	r3, #32
 80024b2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80024b6:	f8cd 800c 	str.w	r8, [sp, #12]
 80024ba:	2330      	movs	r3, #48	; 0x30
 80024bc:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8002670 <_vfiprintf_r+0x220>
 80024c0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80024c4:	f04f 0901 	mov.w	r9, #1
 80024c8:	4623      	mov	r3, r4
 80024ca:	469a      	mov	sl, r3
 80024cc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80024d0:	b10a      	cbz	r2, 80024d6 <_vfiprintf_r+0x86>
 80024d2:	2a25      	cmp	r2, #37	; 0x25
 80024d4:	d1f9      	bne.n	80024ca <_vfiprintf_r+0x7a>
 80024d6:	ebba 0b04 	subs.w	fp, sl, r4
 80024da:	d00b      	beq.n	80024f4 <_vfiprintf_r+0xa4>
 80024dc:	465b      	mov	r3, fp
 80024de:	4622      	mov	r2, r4
 80024e0:	4629      	mov	r1, r5
 80024e2:	4630      	mov	r0, r6
 80024e4:	f7ff ffa1 	bl	800242a <__sfputs_r>
 80024e8:	3001      	adds	r0, #1
 80024ea:	f000 80a9 	beq.w	8002640 <_vfiprintf_r+0x1f0>
 80024ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80024f0:	445a      	add	r2, fp
 80024f2:	9209      	str	r2, [sp, #36]	; 0x24
 80024f4:	f89a 3000 	ldrb.w	r3, [sl]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	f000 80a1 	beq.w	8002640 <_vfiprintf_r+0x1f0>
 80024fe:	2300      	movs	r3, #0
 8002500:	f04f 32ff 	mov.w	r2, #4294967295
 8002504:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002508:	f10a 0a01 	add.w	sl, sl, #1
 800250c:	9304      	str	r3, [sp, #16]
 800250e:	9307      	str	r3, [sp, #28]
 8002510:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002514:	931a      	str	r3, [sp, #104]	; 0x68
 8002516:	4654      	mov	r4, sl
 8002518:	2205      	movs	r2, #5
 800251a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800251e:	4854      	ldr	r0, [pc, #336]	; (8002670 <_vfiprintf_r+0x220>)
 8002520:	f7fd fe5e 	bl	80001e0 <memchr>
 8002524:	9a04      	ldr	r2, [sp, #16]
 8002526:	b9d8      	cbnz	r0, 8002560 <_vfiprintf_r+0x110>
 8002528:	06d1      	lsls	r1, r2, #27
 800252a:	bf44      	itt	mi
 800252c:	2320      	movmi	r3, #32
 800252e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002532:	0713      	lsls	r3, r2, #28
 8002534:	bf44      	itt	mi
 8002536:	232b      	movmi	r3, #43	; 0x2b
 8002538:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800253c:	f89a 3000 	ldrb.w	r3, [sl]
 8002540:	2b2a      	cmp	r3, #42	; 0x2a
 8002542:	d015      	beq.n	8002570 <_vfiprintf_r+0x120>
 8002544:	9a07      	ldr	r2, [sp, #28]
 8002546:	4654      	mov	r4, sl
 8002548:	2000      	movs	r0, #0
 800254a:	f04f 0c0a 	mov.w	ip, #10
 800254e:	4621      	mov	r1, r4
 8002550:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002554:	3b30      	subs	r3, #48	; 0x30
 8002556:	2b09      	cmp	r3, #9
 8002558:	d94d      	bls.n	80025f6 <_vfiprintf_r+0x1a6>
 800255a:	b1b0      	cbz	r0, 800258a <_vfiprintf_r+0x13a>
 800255c:	9207      	str	r2, [sp, #28]
 800255e:	e014      	b.n	800258a <_vfiprintf_r+0x13a>
 8002560:	eba0 0308 	sub.w	r3, r0, r8
 8002564:	fa09 f303 	lsl.w	r3, r9, r3
 8002568:	4313      	orrs	r3, r2
 800256a:	9304      	str	r3, [sp, #16]
 800256c:	46a2      	mov	sl, r4
 800256e:	e7d2      	b.n	8002516 <_vfiprintf_r+0xc6>
 8002570:	9b03      	ldr	r3, [sp, #12]
 8002572:	1d19      	adds	r1, r3, #4
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	9103      	str	r1, [sp, #12]
 8002578:	2b00      	cmp	r3, #0
 800257a:	bfbb      	ittet	lt
 800257c:	425b      	neglt	r3, r3
 800257e:	f042 0202 	orrlt.w	r2, r2, #2
 8002582:	9307      	strge	r3, [sp, #28]
 8002584:	9307      	strlt	r3, [sp, #28]
 8002586:	bfb8      	it	lt
 8002588:	9204      	strlt	r2, [sp, #16]
 800258a:	7823      	ldrb	r3, [r4, #0]
 800258c:	2b2e      	cmp	r3, #46	; 0x2e
 800258e:	d10c      	bne.n	80025aa <_vfiprintf_r+0x15a>
 8002590:	7863      	ldrb	r3, [r4, #1]
 8002592:	2b2a      	cmp	r3, #42	; 0x2a
 8002594:	d134      	bne.n	8002600 <_vfiprintf_r+0x1b0>
 8002596:	9b03      	ldr	r3, [sp, #12]
 8002598:	1d1a      	adds	r2, r3, #4
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	9203      	str	r2, [sp, #12]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	bfb8      	it	lt
 80025a2:	f04f 33ff 	movlt.w	r3, #4294967295
 80025a6:	3402      	adds	r4, #2
 80025a8:	9305      	str	r3, [sp, #20]
 80025aa:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8002680 <_vfiprintf_r+0x230>
 80025ae:	7821      	ldrb	r1, [r4, #0]
 80025b0:	2203      	movs	r2, #3
 80025b2:	4650      	mov	r0, sl
 80025b4:	f7fd fe14 	bl	80001e0 <memchr>
 80025b8:	b138      	cbz	r0, 80025ca <_vfiprintf_r+0x17a>
 80025ba:	9b04      	ldr	r3, [sp, #16]
 80025bc:	eba0 000a 	sub.w	r0, r0, sl
 80025c0:	2240      	movs	r2, #64	; 0x40
 80025c2:	4082      	lsls	r2, r0
 80025c4:	4313      	orrs	r3, r2
 80025c6:	3401      	adds	r4, #1
 80025c8:	9304      	str	r3, [sp, #16]
 80025ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80025ce:	4829      	ldr	r0, [pc, #164]	; (8002674 <_vfiprintf_r+0x224>)
 80025d0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80025d4:	2206      	movs	r2, #6
 80025d6:	f7fd fe03 	bl	80001e0 <memchr>
 80025da:	2800      	cmp	r0, #0
 80025dc:	d03f      	beq.n	800265e <_vfiprintf_r+0x20e>
 80025de:	4b26      	ldr	r3, [pc, #152]	; (8002678 <_vfiprintf_r+0x228>)
 80025e0:	bb1b      	cbnz	r3, 800262a <_vfiprintf_r+0x1da>
 80025e2:	9b03      	ldr	r3, [sp, #12]
 80025e4:	3307      	adds	r3, #7
 80025e6:	f023 0307 	bic.w	r3, r3, #7
 80025ea:	3308      	adds	r3, #8
 80025ec:	9303      	str	r3, [sp, #12]
 80025ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80025f0:	443b      	add	r3, r7
 80025f2:	9309      	str	r3, [sp, #36]	; 0x24
 80025f4:	e768      	b.n	80024c8 <_vfiprintf_r+0x78>
 80025f6:	fb0c 3202 	mla	r2, ip, r2, r3
 80025fa:	460c      	mov	r4, r1
 80025fc:	2001      	movs	r0, #1
 80025fe:	e7a6      	b.n	800254e <_vfiprintf_r+0xfe>
 8002600:	2300      	movs	r3, #0
 8002602:	3401      	adds	r4, #1
 8002604:	9305      	str	r3, [sp, #20]
 8002606:	4619      	mov	r1, r3
 8002608:	f04f 0c0a 	mov.w	ip, #10
 800260c:	4620      	mov	r0, r4
 800260e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002612:	3a30      	subs	r2, #48	; 0x30
 8002614:	2a09      	cmp	r2, #9
 8002616:	d903      	bls.n	8002620 <_vfiprintf_r+0x1d0>
 8002618:	2b00      	cmp	r3, #0
 800261a:	d0c6      	beq.n	80025aa <_vfiprintf_r+0x15a>
 800261c:	9105      	str	r1, [sp, #20]
 800261e:	e7c4      	b.n	80025aa <_vfiprintf_r+0x15a>
 8002620:	fb0c 2101 	mla	r1, ip, r1, r2
 8002624:	4604      	mov	r4, r0
 8002626:	2301      	movs	r3, #1
 8002628:	e7f0      	b.n	800260c <_vfiprintf_r+0x1bc>
 800262a:	ab03      	add	r3, sp, #12
 800262c:	9300      	str	r3, [sp, #0]
 800262e:	462a      	mov	r2, r5
 8002630:	4b12      	ldr	r3, [pc, #72]	; (800267c <_vfiprintf_r+0x22c>)
 8002632:	a904      	add	r1, sp, #16
 8002634:	4630      	mov	r0, r6
 8002636:	f3af 8000 	nop.w
 800263a:	4607      	mov	r7, r0
 800263c:	1c78      	adds	r0, r7, #1
 800263e:	d1d6      	bne.n	80025ee <_vfiprintf_r+0x19e>
 8002640:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002642:	07d9      	lsls	r1, r3, #31
 8002644:	d405      	bmi.n	8002652 <_vfiprintf_r+0x202>
 8002646:	89ab      	ldrh	r3, [r5, #12]
 8002648:	059a      	lsls	r2, r3, #22
 800264a:	d402      	bmi.n	8002652 <_vfiprintf_r+0x202>
 800264c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800264e:	f7ff fddb 	bl	8002208 <__retarget_lock_release_recursive>
 8002652:	89ab      	ldrh	r3, [r5, #12]
 8002654:	065b      	lsls	r3, r3, #25
 8002656:	f53f af1d 	bmi.w	8002494 <_vfiprintf_r+0x44>
 800265a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800265c:	e71c      	b.n	8002498 <_vfiprintf_r+0x48>
 800265e:	ab03      	add	r3, sp, #12
 8002660:	9300      	str	r3, [sp, #0]
 8002662:	462a      	mov	r2, r5
 8002664:	4b05      	ldr	r3, [pc, #20]	; (800267c <_vfiprintf_r+0x22c>)
 8002666:	a904      	add	r1, sp, #16
 8002668:	4630      	mov	r0, r6
 800266a:	f000 f879 	bl	8002760 <_printf_i>
 800266e:	e7e4      	b.n	800263a <_vfiprintf_r+0x1ea>
 8002670:	08002e28 	.word	0x08002e28
 8002674:	08002e32 	.word	0x08002e32
 8002678:	00000000 	.word	0x00000000
 800267c:	0800242b 	.word	0x0800242b
 8002680:	08002e2e 	.word	0x08002e2e

08002684 <_printf_common>:
 8002684:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002688:	4616      	mov	r6, r2
 800268a:	4699      	mov	r9, r3
 800268c:	688a      	ldr	r2, [r1, #8]
 800268e:	690b      	ldr	r3, [r1, #16]
 8002690:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002694:	4293      	cmp	r3, r2
 8002696:	bfb8      	it	lt
 8002698:	4613      	movlt	r3, r2
 800269a:	6033      	str	r3, [r6, #0]
 800269c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80026a0:	4607      	mov	r7, r0
 80026a2:	460c      	mov	r4, r1
 80026a4:	b10a      	cbz	r2, 80026aa <_printf_common+0x26>
 80026a6:	3301      	adds	r3, #1
 80026a8:	6033      	str	r3, [r6, #0]
 80026aa:	6823      	ldr	r3, [r4, #0]
 80026ac:	0699      	lsls	r1, r3, #26
 80026ae:	bf42      	ittt	mi
 80026b0:	6833      	ldrmi	r3, [r6, #0]
 80026b2:	3302      	addmi	r3, #2
 80026b4:	6033      	strmi	r3, [r6, #0]
 80026b6:	6825      	ldr	r5, [r4, #0]
 80026b8:	f015 0506 	ands.w	r5, r5, #6
 80026bc:	d106      	bne.n	80026cc <_printf_common+0x48>
 80026be:	f104 0a19 	add.w	sl, r4, #25
 80026c2:	68e3      	ldr	r3, [r4, #12]
 80026c4:	6832      	ldr	r2, [r6, #0]
 80026c6:	1a9b      	subs	r3, r3, r2
 80026c8:	42ab      	cmp	r3, r5
 80026ca:	dc26      	bgt.n	800271a <_printf_common+0x96>
 80026cc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80026d0:	1e13      	subs	r3, r2, #0
 80026d2:	6822      	ldr	r2, [r4, #0]
 80026d4:	bf18      	it	ne
 80026d6:	2301      	movne	r3, #1
 80026d8:	0692      	lsls	r2, r2, #26
 80026da:	d42b      	bmi.n	8002734 <_printf_common+0xb0>
 80026dc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80026e0:	4649      	mov	r1, r9
 80026e2:	4638      	mov	r0, r7
 80026e4:	47c0      	blx	r8
 80026e6:	3001      	adds	r0, #1
 80026e8:	d01e      	beq.n	8002728 <_printf_common+0xa4>
 80026ea:	6823      	ldr	r3, [r4, #0]
 80026ec:	6922      	ldr	r2, [r4, #16]
 80026ee:	f003 0306 	and.w	r3, r3, #6
 80026f2:	2b04      	cmp	r3, #4
 80026f4:	bf02      	ittt	eq
 80026f6:	68e5      	ldreq	r5, [r4, #12]
 80026f8:	6833      	ldreq	r3, [r6, #0]
 80026fa:	1aed      	subeq	r5, r5, r3
 80026fc:	68a3      	ldr	r3, [r4, #8]
 80026fe:	bf0c      	ite	eq
 8002700:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002704:	2500      	movne	r5, #0
 8002706:	4293      	cmp	r3, r2
 8002708:	bfc4      	itt	gt
 800270a:	1a9b      	subgt	r3, r3, r2
 800270c:	18ed      	addgt	r5, r5, r3
 800270e:	2600      	movs	r6, #0
 8002710:	341a      	adds	r4, #26
 8002712:	42b5      	cmp	r5, r6
 8002714:	d11a      	bne.n	800274c <_printf_common+0xc8>
 8002716:	2000      	movs	r0, #0
 8002718:	e008      	b.n	800272c <_printf_common+0xa8>
 800271a:	2301      	movs	r3, #1
 800271c:	4652      	mov	r2, sl
 800271e:	4649      	mov	r1, r9
 8002720:	4638      	mov	r0, r7
 8002722:	47c0      	blx	r8
 8002724:	3001      	adds	r0, #1
 8002726:	d103      	bne.n	8002730 <_printf_common+0xac>
 8002728:	f04f 30ff 	mov.w	r0, #4294967295
 800272c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002730:	3501      	adds	r5, #1
 8002732:	e7c6      	b.n	80026c2 <_printf_common+0x3e>
 8002734:	18e1      	adds	r1, r4, r3
 8002736:	1c5a      	adds	r2, r3, #1
 8002738:	2030      	movs	r0, #48	; 0x30
 800273a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800273e:	4422      	add	r2, r4
 8002740:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002744:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002748:	3302      	adds	r3, #2
 800274a:	e7c7      	b.n	80026dc <_printf_common+0x58>
 800274c:	2301      	movs	r3, #1
 800274e:	4622      	mov	r2, r4
 8002750:	4649      	mov	r1, r9
 8002752:	4638      	mov	r0, r7
 8002754:	47c0      	blx	r8
 8002756:	3001      	adds	r0, #1
 8002758:	d0e6      	beq.n	8002728 <_printf_common+0xa4>
 800275a:	3601      	adds	r6, #1
 800275c:	e7d9      	b.n	8002712 <_printf_common+0x8e>
	...

08002760 <_printf_i>:
 8002760:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002764:	7e0f      	ldrb	r7, [r1, #24]
 8002766:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002768:	2f78      	cmp	r7, #120	; 0x78
 800276a:	4691      	mov	r9, r2
 800276c:	4680      	mov	r8, r0
 800276e:	460c      	mov	r4, r1
 8002770:	469a      	mov	sl, r3
 8002772:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002776:	d807      	bhi.n	8002788 <_printf_i+0x28>
 8002778:	2f62      	cmp	r7, #98	; 0x62
 800277a:	d80a      	bhi.n	8002792 <_printf_i+0x32>
 800277c:	2f00      	cmp	r7, #0
 800277e:	f000 80d4 	beq.w	800292a <_printf_i+0x1ca>
 8002782:	2f58      	cmp	r7, #88	; 0x58
 8002784:	f000 80c0 	beq.w	8002908 <_printf_i+0x1a8>
 8002788:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800278c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002790:	e03a      	b.n	8002808 <_printf_i+0xa8>
 8002792:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002796:	2b15      	cmp	r3, #21
 8002798:	d8f6      	bhi.n	8002788 <_printf_i+0x28>
 800279a:	a101      	add	r1, pc, #4	; (adr r1, 80027a0 <_printf_i+0x40>)
 800279c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80027a0:	080027f9 	.word	0x080027f9
 80027a4:	0800280d 	.word	0x0800280d
 80027a8:	08002789 	.word	0x08002789
 80027ac:	08002789 	.word	0x08002789
 80027b0:	08002789 	.word	0x08002789
 80027b4:	08002789 	.word	0x08002789
 80027b8:	0800280d 	.word	0x0800280d
 80027bc:	08002789 	.word	0x08002789
 80027c0:	08002789 	.word	0x08002789
 80027c4:	08002789 	.word	0x08002789
 80027c8:	08002789 	.word	0x08002789
 80027cc:	08002911 	.word	0x08002911
 80027d0:	08002839 	.word	0x08002839
 80027d4:	080028cb 	.word	0x080028cb
 80027d8:	08002789 	.word	0x08002789
 80027dc:	08002789 	.word	0x08002789
 80027e0:	08002933 	.word	0x08002933
 80027e4:	08002789 	.word	0x08002789
 80027e8:	08002839 	.word	0x08002839
 80027ec:	08002789 	.word	0x08002789
 80027f0:	08002789 	.word	0x08002789
 80027f4:	080028d3 	.word	0x080028d3
 80027f8:	682b      	ldr	r3, [r5, #0]
 80027fa:	1d1a      	adds	r2, r3, #4
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	602a      	str	r2, [r5, #0]
 8002800:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002804:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002808:	2301      	movs	r3, #1
 800280a:	e09f      	b.n	800294c <_printf_i+0x1ec>
 800280c:	6820      	ldr	r0, [r4, #0]
 800280e:	682b      	ldr	r3, [r5, #0]
 8002810:	0607      	lsls	r7, r0, #24
 8002812:	f103 0104 	add.w	r1, r3, #4
 8002816:	6029      	str	r1, [r5, #0]
 8002818:	d501      	bpl.n	800281e <_printf_i+0xbe>
 800281a:	681e      	ldr	r6, [r3, #0]
 800281c:	e003      	b.n	8002826 <_printf_i+0xc6>
 800281e:	0646      	lsls	r6, r0, #25
 8002820:	d5fb      	bpl.n	800281a <_printf_i+0xba>
 8002822:	f9b3 6000 	ldrsh.w	r6, [r3]
 8002826:	2e00      	cmp	r6, #0
 8002828:	da03      	bge.n	8002832 <_printf_i+0xd2>
 800282a:	232d      	movs	r3, #45	; 0x2d
 800282c:	4276      	negs	r6, r6
 800282e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002832:	485a      	ldr	r0, [pc, #360]	; (800299c <_printf_i+0x23c>)
 8002834:	230a      	movs	r3, #10
 8002836:	e012      	b.n	800285e <_printf_i+0xfe>
 8002838:	682b      	ldr	r3, [r5, #0]
 800283a:	6820      	ldr	r0, [r4, #0]
 800283c:	1d19      	adds	r1, r3, #4
 800283e:	6029      	str	r1, [r5, #0]
 8002840:	0605      	lsls	r5, r0, #24
 8002842:	d501      	bpl.n	8002848 <_printf_i+0xe8>
 8002844:	681e      	ldr	r6, [r3, #0]
 8002846:	e002      	b.n	800284e <_printf_i+0xee>
 8002848:	0641      	lsls	r1, r0, #25
 800284a:	d5fb      	bpl.n	8002844 <_printf_i+0xe4>
 800284c:	881e      	ldrh	r6, [r3, #0]
 800284e:	4853      	ldr	r0, [pc, #332]	; (800299c <_printf_i+0x23c>)
 8002850:	2f6f      	cmp	r7, #111	; 0x6f
 8002852:	bf0c      	ite	eq
 8002854:	2308      	moveq	r3, #8
 8002856:	230a      	movne	r3, #10
 8002858:	2100      	movs	r1, #0
 800285a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800285e:	6865      	ldr	r5, [r4, #4]
 8002860:	60a5      	str	r5, [r4, #8]
 8002862:	2d00      	cmp	r5, #0
 8002864:	bfa2      	ittt	ge
 8002866:	6821      	ldrge	r1, [r4, #0]
 8002868:	f021 0104 	bicge.w	r1, r1, #4
 800286c:	6021      	strge	r1, [r4, #0]
 800286e:	b90e      	cbnz	r6, 8002874 <_printf_i+0x114>
 8002870:	2d00      	cmp	r5, #0
 8002872:	d04b      	beq.n	800290c <_printf_i+0x1ac>
 8002874:	4615      	mov	r5, r2
 8002876:	fbb6 f1f3 	udiv	r1, r6, r3
 800287a:	fb03 6711 	mls	r7, r3, r1, r6
 800287e:	5dc7      	ldrb	r7, [r0, r7]
 8002880:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002884:	4637      	mov	r7, r6
 8002886:	42bb      	cmp	r3, r7
 8002888:	460e      	mov	r6, r1
 800288a:	d9f4      	bls.n	8002876 <_printf_i+0x116>
 800288c:	2b08      	cmp	r3, #8
 800288e:	d10b      	bne.n	80028a8 <_printf_i+0x148>
 8002890:	6823      	ldr	r3, [r4, #0]
 8002892:	07de      	lsls	r6, r3, #31
 8002894:	d508      	bpl.n	80028a8 <_printf_i+0x148>
 8002896:	6923      	ldr	r3, [r4, #16]
 8002898:	6861      	ldr	r1, [r4, #4]
 800289a:	4299      	cmp	r1, r3
 800289c:	bfde      	ittt	le
 800289e:	2330      	movle	r3, #48	; 0x30
 80028a0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80028a4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80028a8:	1b52      	subs	r2, r2, r5
 80028aa:	6122      	str	r2, [r4, #16]
 80028ac:	f8cd a000 	str.w	sl, [sp]
 80028b0:	464b      	mov	r3, r9
 80028b2:	aa03      	add	r2, sp, #12
 80028b4:	4621      	mov	r1, r4
 80028b6:	4640      	mov	r0, r8
 80028b8:	f7ff fee4 	bl	8002684 <_printf_common>
 80028bc:	3001      	adds	r0, #1
 80028be:	d14a      	bne.n	8002956 <_printf_i+0x1f6>
 80028c0:	f04f 30ff 	mov.w	r0, #4294967295
 80028c4:	b004      	add	sp, #16
 80028c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80028ca:	6823      	ldr	r3, [r4, #0]
 80028cc:	f043 0320 	orr.w	r3, r3, #32
 80028d0:	6023      	str	r3, [r4, #0]
 80028d2:	4833      	ldr	r0, [pc, #204]	; (80029a0 <_printf_i+0x240>)
 80028d4:	2778      	movs	r7, #120	; 0x78
 80028d6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80028da:	6823      	ldr	r3, [r4, #0]
 80028dc:	6829      	ldr	r1, [r5, #0]
 80028de:	061f      	lsls	r7, r3, #24
 80028e0:	f851 6b04 	ldr.w	r6, [r1], #4
 80028e4:	d402      	bmi.n	80028ec <_printf_i+0x18c>
 80028e6:	065f      	lsls	r7, r3, #25
 80028e8:	bf48      	it	mi
 80028ea:	b2b6      	uxthmi	r6, r6
 80028ec:	07df      	lsls	r7, r3, #31
 80028ee:	bf48      	it	mi
 80028f0:	f043 0320 	orrmi.w	r3, r3, #32
 80028f4:	6029      	str	r1, [r5, #0]
 80028f6:	bf48      	it	mi
 80028f8:	6023      	strmi	r3, [r4, #0]
 80028fa:	b91e      	cbnz	r6, 8002904 <_printf_i+0x1a4>
 80028fc:	6823      	ldr	r3, [r4, #0]
 80028fe:	f023 0320 	bic.w	r3, r3, #32
 8002902:	6023      	str	r3, [r4, #0]
 8002904:	2310      	movs	r3, #16
 8002906:	e7a7      	b.n	8002858 <_printf_i+0xf8>
 8002908:	4824      	ldr	r0, [pc, #144]	; (800299c <_printf_i+0x23c>)
 800290a:	e7e4      	b.n	80028d6 <_printf_i+0x176>
 800290c:	4615      	mov	r5, r2
 800290e:	e7bd      	b.n	800288c <_printf_i+0x12c>
 8002910:	682b      	ldr	r3, [r5, #0]
 8002912:	6826      	ldr	r6, [r4, #0]
 8002914:	6961      	ldr	r1, [r4, #20]
 8002916:	1d18      	adds	r0, r3, #4
 8002918:	6028      	str	r0, [r5, #0]
 800291a:	0635      	lsls	r5, r6, #24
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	d501      	bpl.n	8002924 <_printf_i+0x1c4>
 8002920:	6019      	str	r1, [r3, #0]
 8002922:	e002      	b.n	800292a <_printf_i+0x1ca>
 8002924:	0670      	lsls	r0, r6, #25
 8002926:	d5fb      	bpl.n	8002920 <_printf_i+0x1c0>
 8002928:	8019      	strh	r1, [r3, #0]
 800292a:	2300      	movs	r3, #0
 800292c:	6123      	str	r3, [r4, #16]
 800292e:	4615      	mov	r5, r2
 8002930:	e7bc      	b.n	80028ac <_printf_i+0x14c>
 8002932:	682b      	ldr	r3, [r5, #0]
 8002934:	1d1a      	adds	r2, r3, #4
 8002936:	602a      	str	r2, [r5, #0]
 8002938:	681d      	ldr	r5, [r3, #0]
 800293a:	6862      	ldr	r2, [r4, #4]
 800293c:	2100      	movs	r1, #0
 800293e:	4628      	mov	r0, r5
 8002940:	f7fd fc4e 	bl	80001e0 <memchr>
 8002944:	b108      	cbz	r0, 800294a <_printf_i+0x1ea>
 8002946:	1b40      	subs	r0, r0, r5
 8002948:	6060      	str	r0, [r4, #4]
 800294a:	6863      	ldr	r3, [r4, #4]
 800294c:	6123      	str	r3, [r4, #16]
 800294e:	2300      	movs	r3, #0
 8002950:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002954:	e7aa      	b.n	80028ac <_printf_i+0x14c>
 8002956:	6923      	ldr	r3, [r4, #16]
 8002958:	462a      	mov	r2, r5
 800295a:	4649      	mov	r1, r9
 800295c:	4640      	mov	r0, r8
 800295e:	47d0      	blx	sl
 8002960:	3001      	adds	r0, #1
 8002962:	d0ad      	beq.n	80028c0 <_printf_i+0x160>
 8002964:	6823      	ldr	r3, [r4, #0]
 8002966:	079b      	lsls	r3, r3, #30
 8002968:	d413      	bmi.n	8002992 <_printf_i+0x232>
 800296a:	68e0      	ldr	r0, [r4, #12]
 800296c:	9b03      	ldr	r3, [sp, #12]
 800296e:	4298      	cmp	r0, r3
 8002970:	bfb8      	it	lt
 8002972:	4618      	movlt	r0, r3
 8002974:	e7a6      	b.n	80028c4 <_printf_i+0x164>
 8002976:	2301      	movs	r3, #1
 8002978:	4632      	mov	r2, r6
 800297a:	4649      	mov	r1, r9
 800297c:	4640      	mov	r0, r8
 800297e:	47d0      	blx	sl
 8002980:	3001      	adds	r0, #1
 8002982:	d09d      	beq.n	80028c0 <_printf_i+0x160>
 8002984:	3501      	adds	r5, #1
 8002986:	68e3      	ldr	r3, [r4, #12]
 8002988:	9903      	ldr	r1, [sp, #12]
 800298a:	1a5b      	subs	r3, r3, r1
 800298c:	42ab      	cmp	r3, r5
 800298e:	dcf2      	bgt.n	8002976 <_printf_i+0x216>
 8002990:	e7eb      	b.n	800296a <_printf_i+0x20a>
 8002992:	2500      	movs	r5, #0
 8002994:	f104 0619 	add.w	r6, r4, #25
 8002998:	e7f5      	b.n	8002986 <_printf_i+0x226>
 800299a:	bf00      	nop
 800299c:	08002e39 	.word	0x08002e39
 80029a0:	08002e4a 	.word	0x08002e4a

080029a4 <__sflush_r>:
 80029a4:	898a      	ldrh	r2, [r1, #12]
 80029a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80029aa:	4605      	mov	r5, r0
 80029ac:	0710      	lsls	r0, r2, #28
 80029ae:	460c      	mov	r4, r1
 80029b0:	d458      	bmi.n	8002a64 <__sflush_r+0xc0>
 80029b2:	684b      	ldr	r3, [r1, #4]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	dc05      	bgt.n	80029c4 <__sflush_r+0x20>
 80029b8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	dc02      	bgt.n	80029c4 <__sflush_r+0x20>
 80029be:	2000      	movs	r0, #0
 80029c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80029c4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80029c6:	2e00      	cmp	r6, #0
 80029c8:	d0f9      	beq.n	80029be <__sflush_r+0x1a>
 80029ca:	2300      	movs	r3, #0
 80029cc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80029d0:	682f      	ldr	r7, [r5, #0]
 80029d2:	6a21      	ldr	r1, [r4, #32]
 80029d4:	602b      	str	r3, [r5, #0]
 80029d6:	d032      	beq.n	8002a3e <__sflush_r+0x9a>
 80029d8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80029da:	89a3      	ldrh	r3, [r4, #12]
 80029dc:	075a      	lsls	r2, r3, #29
 80029de:	d505      	bpl.n	80029ec <__sflush_r+0x48>
 80029e0:	6863      	ldr	r3, [r4, #4]
 80029e2:	1ac0      	subs	r0, r0, r3
 80029e4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80029e6:	b10b      	cbz	r3, 80029ec <__sflush_r+0x48>
 80029e8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80029ea:	1ac0      	subs	r0, r0, r3
 80029ec:	2300      	movs	r3, #0
 80029ee:	4602      	mov	r2, r0
 80029f0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80029f2:	6a21      	ldr	r1, [r4, #32]
 80029f4:	4628      	mov	r0, r5
 80029f6:	47b0      	blx	r6
 80029f8:	1c43      	adds	r3, r0, #1
 80029fa:	89a3      	ldrh	r3, [r4, #12]
 80029fc:	d106      	bne.n	8002a0c <__sflush_r+0x68>
 80029fe:	6829      	ldr	r1, [r5, #0]
 8002a00:	291d      	cmp	r1, #29
 8002a02:	d82b      	bhi.n	8002a5c <__sflush_r+0xb8>
 8002a04:	4a29      	ldr	r2, [pc, #164]	; (8002aac <__sflush_r+0x108>)
 8002a06:	410a      	asrs	r2, r1
 8002a08:	07d6      	lsls	r6, r2, #31
 8002a0a:	d427      	bmi.n	8002a5c <__sflush_r+0xb8>
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	6062      	str	r2, [r4, #4]
 8002a10:	04d9      	lsls	r1, r3, #19
 8002a12:	6922      	ldr	r2, [r4, #16]
 8002a14:	6022      	str	r2, [r4, #0]
 8002a16:	d504      	bpl.n	8002a22 <__sflush_r+0x7e>
 8002a18:	1c42      	adds	r2, r0, #1
 8002a1a:	d101      	bne.n	8002a20 <__sflush_r+0x7c>
 8002a1c:	682b      	ldr	r3, [r5, #0]
 8002a1e:	b903      	cbnz	r3, 8002a22 <__sflush_r+0x7e>
 8002a20:	6560      	str	r0, [r4, #84]	; 0x54
 8002a22:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002a24:	602f      	str	r7, [r5, #0]
 8002a26:	2900      	cmp	r1, #0
 8002a28:	d0c9      	beq.n	80029be <__sflush_r+0x1a>
 8002a2a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002a2e:	4299      	cmp	r1, r3
 8002a30:	d002      	beq.n	8002a38 <__sflush_r+0x94>
 8002a32:	4628      	mov	r0, r5
 8002a34:	f7ff fbea 	bl	800220c <_free_r>
 8002a38:	2000      	movs	r0, #0
 8002a3a:	6360      	str	r0, [r4, #52]	; 0x34
 8002a3c:	e7c0      	b.n	80029c0 <__sflush_r+0x1c>
 8002a3e:	2301      	movs	r3, #1
 8002a40:	4628      	mov	r0, r5
 8002a42:	47b0      	blx	r6
 8002a44:	1c41      	adds	r1, r0, #1
 8002a46:	d1c8      	bne.n	80029da <__sflush_r+0x36>
 8002a48:	682b      	ldr	r3, [r5, #0]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d0c5      	beq.n	80029da <__sflush_r+0x36>
 8002a4e:	2b1d      	cmp	r3, #29
 8002a50:	d001      	beq.n	8002a56 <__sflush_r+0xb2>
 8002a52:	2b16      	cmp	r3, #22
 8002a54:	d101      	bne.n	8002a5a <__sflush_r+0xb6>
 8002a56:	602f      	str	r7, [r5, #0]
 8002a58:	e7b1      	b.n	80029be <__sflush_r+0x1a>
 8002a5a:	89a3      	ldrh	r3, [r4, #12]
 8002a5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002a60:	81a3      	strh	r3, [r4, #12]
 8002a62:	e7ad      	b.n	80029c0 <__sflush_r+0x1c>
 8002a64:	690f      	ldr	r7, [r1, #16]
 8002a66:	2f00      	cmp	r7, #0
 8002a68:	d0a9      	beq.n	80029be <__sflush_r+0x1a>
 8002a6a:	0793      	lsls	r3, r2, #30
 8002a6c:	680e      	ldr	r6, [r1, #0]
 8002a6e:	bf08      	it	eq
 8002a70:	694b      	ldreq	r3, [r1, #20]
 8002a72:	600f      	str	r7, [r1, #0]
 8002a74:	bf18      	it	ne
 8002a76:	2300      	movne	r3, #0
 8002a78:	eba6 0807 	sub.w	r8, r6, r7
 8002a7c:	608b      	str	r3, [r1, #8]
 8002a7e:	f1b8 0f00 	cmp.w	r8, #0
 8002a82:	dd9c      	ble.n	80029be <__sflush_r+0x1a>
 8002a84:	6a21      	ldr	r1, [r4, #32]
 8002a86:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002a88:	4643      	mov	r3, r8
 8002a8a:	463a      	mov	r2, r7
 8002a8c:	4628      	mov	r0, r5
 8002a8e:	47b0      	blx	r6
 8002a90:	2800      	cmp	r0, #0
 8002a92:	dc06      	bgt.n	8002aa2 <__sflush_r+0xfe>
 8002a94:	89a3      	ldrh	r3, [r4, #12]
 8002a96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002a9a:	81a3      	strh	r3, [r4, #12]
 8002a9c:	f04f 30ff 	mov.w	r0, #4294967295
 8002aa0:	e78e      	b.n	80029c0 <__sflush_r+0x1c>
 8002aa2:	4407      	add	r7, r0
 8002aa4:	eba8 0800 	sub.w	r8, r8, r0
 8002aa8:	e7e9      	b.n	8002a7e <__sflush_r+0xda>
 8002aaa:	bf00      	nop
 8002aac:	dfbffffe 	.word	0xdfbffffe

08002ab0 <_fflush_r>:
 8002ab0:	b538      	push	{r3, r4, r5, lr}
 8002ab2:	690b      	ldr	r3, [r1, #16]
 8002ab4:	4605      	mov	r5, r0
 8002ab6:	460c      	mov	r4, r1
 8002ab8:	b913      	cbnz	r3, 8002ac0 <_fflush_r+0x10>
 8002aba:	2500      	movs	r5, #0
 8002abc:	4628      	mov	r0, r5
 8002abe:	bd38      	pop	{r3, r4, r5, pc}
 8002ac0:	b118      	cbz	r0, 8002aca <_fflush_r+0x1a>
 8002ac2:	6a03      	ldr	r3, [r0, #32]
 8002ac4:	b90b      	cbnz	r3, 8002aca <_fflush_r+0x1a>
 8002ac6:	f7ff fa99 	bl	8001ffc <__sinit>
 8002aca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d0f3      	beq.n	8002aba <_fflush_r+0xa>
 8002ad2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002ad4:	07d0      	lsls	r0, r2, #31
 8002ad6:	d404      	bmi.n	8002ae2 <_fflush_r+0x32>
 8002ad8:	0599      	lsls	r1, r3, #22
 8002ada:	d402      	bmi.n	8002ae2 <_fflush_r+0x32>
 8002adc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002ade:	f7ff fb92 	bl	8002206 <__retarget_lock_acquire_recursive>
 8002ae2:	4628      	mov	r0, r5
 8002ae4:	4621      	mov	r1, r4
 8002ae6:	f7ff ff5d 	bl	80029a4 <__sflush_r>
 8002aea:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002aec:	07da      	lsls	r2, r3, #31
 8002aee:	4605      	mov	r5, r0
 8002af0:	d4e4      	bmi.n	8002abc <_fflush_r+0xc>
 8002af2:	89a3      	ldrh	r3, [r4, #12]
 8002af4:	059b      	lsls	r3, r3, #22
 8002af6:	d4e1      	bmi.n	8002abc <_fflush_r+0xc>
 8002af8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002afa:	f7ff fb85 	bl	8002208 <__retarget_lock_release_recursive>
 8002afe:	e7dd      	b.n	8002abc <_fflush_r+0xc>

08002b00 <__swbuf_r>:
 8002b00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b02:	460e      	mov	r6, r1
 8002b04:	4614      	mov	r4, r2
 8002b06:	4605      	mov	r5, r0
 8002b08:	b118      	cbz	r0, 8002b12 <__swbuf_r+0x12>
 8002b0a:	6a03      	ldr	r3, [r0, #32]
 8002b0c:	b90b      	cbnz	r3, 8002b12 <__swbuf_r+0x12>
 8002b0e:	f7ff fa75 	bl	8001ffc <__sinit>
 8002b12:	69a3      	ldr	r3, [r4, #24]
 8002b14:	60a3      	str	r3, [r4, #8]
 8002b16:	89a3      	ldrh	r3, [r4, #12]
 8002b18:	071a      	lsls	r2, r3, #28
 8002b1a:	d525      	bpl.n	8002b68 <__swbuf_r+0x68>
 8002b1c:	6923      	ldr	r3, [r4, #16]
 8002b1e:	b31b      	cbz	r3, 8002b68 <__swbuf_r+0x68>
 8002b20:	6823      	ldr	r3, [r4, #0]
 8002b22:	6922      	ldr	r2, [r4, #16]
 8002b24:	1a98      	subs	r0, r3, r2
 8002b26:	6963      	ldr	r3, [r4, #20]
 8002b28:	b2f6      	uxtb	r6, r6
 8002b2a:	4283      	cmp	r3, r0
 8002b2c:	4637      	mov	r7, r6
 8002b2e:	dc04      	bgt.n	8002b3a <__swbuf_r+0x3a>
 8002b30:	4621      	mov	r1, r4
 8002b32:	4628      	mov	r0, r5
 8002b34:	f7ff ffbc 	bl	8002ab0 <_fflush_r>
 8002b38:	b9e0      	cbnz	r0, 8002b74 <__swbuf_r+0x74>
 8002b3a:	68a3      	ldr	r3, [r4, #8]
 8002b3c:	3b01      	subs	r3, #1
 8002b3e:	60a3      	str	r3, [r4, #8]
 8002b40:	6823      	ldr	r3, [r4, #0]
 8002b42:	1c5a      	adds	r2, r3, #1
 8002b44:	6022      	str	r2, [r4, #0]
 8002b46:	701e      	strb	r6, [r3, #0]
 8002b48:	6962      	ldr	r2, [r4, #20]
 8002b4a:	1c43      	adds	r3, r0, #1
 8002b4c:	429a      	cmp	r2, r3
 8002b4e:	d004      	beq.n	8002b5a <__swbuf_r+0x5a>
 8002b50:	89a3      	ldrh	r3, [r4, #12]
 8002b52:	07db      	lsls	r3, r3, #31
 8002b54:	d506      	bpl.n	8002b64 <__swbuf_r+0x64>
 8002b56:	2e0a      	cmp	r6, #10
 8002b58:	d104      	bne.n	8002b64 <__swbuf_r+0x64>
 8002b5a:	4621      	mov	r1, r4
 8002b5c:	4628      	mov	r0, r5
 8002b5e:	f7ff ffa7 	bl	8002ab0 <_fflush_r>
 8002b62:	b938      	cbnz	r0, 8002b74 <__swbuf_r+0x74>
 8002b64:	4638      	mov	r0, r7
 8002b66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002b68:	4621      	mov	r1, r4
 8002b6a:	4628      	mov	r0, r5
 8002b6c:	f000 f806 	bl	8002b7c <__swsetup_r>
 8002b70:	2800      	cmp	r0, #0
 8002b72:	d0d5      	beq.n	8002b20 <__swbuf_r+0x20>
 8002b74:	f04f 37ff 	mov.w	r7, #4294967295
 8002b78:	e7f4      	b.n	8002b64 <__swbuf_r+0x64>
	...

08002b7c <__swsetup_r>:
 8002b7c:	b538      	push	{r3, r4, r5, lr}
 8002b7e:	4b2a      	ldr	r3, [pc, #168]	; (8002c28 <__swsetup_r+0xac>)
 8002b80:	4605      	mov	r5, r0
 8002b82:	6818      	ldr	r0, [r3, #0]
 8002b84:	460c      	mov	r4, r1
 8002b86:	b118      	cbz	r0, 8002b90 <__swsetup_r+0x14>
 8002b88:	6a03      	ldr	r3, [r0, #32]
 8002b8a:	b90b      	cbnz	r3, 8002b90 <__swsetup_r+0x14>
 8002b8c:	f7ff fa36 	bl	8001ffc <__sinit>
 8002b90:	89a3      	ldrh	r3, [r4, #12]
 8002b92:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002b96:	0718      	lsls	r0, r3, #28
 8002b98:	d422      	bmi.n	8002be0 <__swsetup_r+0x64>
 8002b9a:	06d9      	lsls	r1, r3, #27
 8002b9c:	d407      	bmi.n	8002bae <__swsetup_r+0x32>
 8002b9e:	2309      	movs	r3, #9
 8002ba0:	602b      	str	r3, [r5, #0]
 8002ba2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8002ba6:	81a3      	strh	r3, [r4, #12]
 8002ba8:	f04f 30ff 	mov.w	r0, #4294967295
 8002bac:	e034      	b.n	8002c18 <__swsetup_r+0x9c>
 8002bae:	0758      	lsls	r0, r3, #29
 8002bb0:	d512      	bpl.n	8002bd8 <__swsetup_r+0x5c>
 8002bb2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002bb4:	b141      	cbz	r1, 8002bc8 <__swsetup_r+0x4c>
 8002bb6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002bba:	4299      	cmp	r1, r3
 8002bbc:	d002      	beq.n	8002bc4 <__swsetup_r+0x48>
 8002bbe:	4628      	mov	r0, r5
 8002bc0:	f7ff fb24 	bl	800220c <_free_r>
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	6363      	str	r3, [r4, #52]	; 0x34
 8002bc8:	89a3      	ldrh	r3, [r4, #12]
 8002bca:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002bce:	81a3      	strh	r3, [r4, #12]
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	6063      	str	r3, [r4, #4]
 8002bd4:	6923      	ldr	r3, [r4, #16]
 8002bd6:	6023      	str	r3, [r4, #0]
 8002bd8:	89a3      	ldrh	r3, [r4, #12]
 8002bda:	f043 0308 	orr.w	r3, r3, #8
 8002bde:	81a3      	strh	r3, [r4, #12]
 8002be0:	6923      	ldr	r3, [r4, #16]
 8002be2:	b94b      	cbnz	r3, 8002bf8 <__swsetup_r+0x7c>
 8002be4:	89a3      	ldrh	r3, [r4, #12]
 8002be6:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002bea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002bee:	d003      	beq.n	8002bf8 <__swsetup_r+0x7c>
 8002bf0:	4621      	mov	r1, r4
 8002bf2:	4628      	mov	r0, r5
 8002bf4:	f000 f850 	bl	8002c98 <__smakebuf_r>
 8002bf8:	89a0      	ldrh	r0, [r4, #12]
 8002bfa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002bfe:	f010 0301 	ands.w	r3, r0, #1
 8002c02:	d00a      	beq.n	8002c1a <__swsetup_r+0x9e>
 8002c04:	2300      	movs	r3, #0
 8002c06:	60a3      	str	r3, [r4, #8]
 8002c08:	6963      	ldr	r3, [r4, #20]
 8002c0a:	425b      	negs	r3, r3
 8002c0c:	61a3      	str	r3, [r4, #24]
 8002c0e:	6923      	ldr	r3, [r4, #16]
 8002c10:	b943      	cbnz	r3, 8002c24 <__swsetup_r+0xa8>
 8002c12:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8002c16:	d1c4      	bne.n	8002ba2 <__swsetup_r+0x26>
 8002c18:	bd38      	pop	{r3, r4, r5, pc}
 8002c1a:	0781      	lsls	r1, r0, #30
 8002c1c:	bf58      	it	pl
 8002c1e:	6963      	ldrpl	r3, [r4, #20]
 8002c20:	60a3      	str	r3, [r4, #8]
 8002c22:	e7f4      	b.n	8002c0e <__swsetup_r+0x92>
 8002c24:	2000      	movs	r0, #0
 8002c26:	e7f7      	b.n	8002c18 <__swsetup_r+0x9c>
 8002c28:	20000064 	.word	0x20000064

08002c2c <_sbrk_r>:
 8002c2c:	b538      	push	{r3, r4, r5, lr}
 8002c2e:	4d06      	ldr	r5, [pc, #24]	; (8002c48 <_sbrk_r+0x1c>)
 8002c30:	2300      	movs	r3, #0
 8002c32:	4604      	mov	r4, r0
 8002c34:	4608      	mov	r0, r1
 8002c36:	602b      	str	r3, [r5, #0]
 8002c38:	f7ff f882 	bl	8001d40 <_sbrk>
 8002c3c:	1c43      	adds	r3, r0, #1
 8002c3e:	d102      	bne.n	8002c46 <_sbrk_r+0x1a>
 8002c40:	682b      	ldr	r3, [r5, #0]
 8002c42:	b103      	cbz	r3, 8002c46 <_sbrk_r+0x1a>
 8002c44:	6023      	str	r3, [r4, #0]
 8002c46:	bd38      	pop	{r3, r4, r5, pc}
 8002c48:	200002ec 	.word	0x200002ec

08002c4c <__swhatbuf_r>:
 8002c4c:	b570      	push	{r4, r5, r6, lr}
 8002c4e:	460c      	mov	r4, r1
 8002c50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c54:	2900      	cmp	r1, #0
 8002c56:	b096      	sub	sp, #88	; 0x58
 8002c58:	4615      	mov	r5, r2
 8002c5a:	461e      	mov	r6, r3
 8002c5c:	da0d      	bge.n	8002c7a <__swhatbuf_r+0x2e>
 8002c5e:	89a3      	ldrh	r3, [r4, #12]
 8002c60:	f013 0f80 	tst.w	r3, #128	; 0x80
 8002c64:	f04f 0100 	mov.w	r1, #0
 8002c68:	bf0c      	ite	eq
 8002c6a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8002c6e:	2340      	movne	r3, #64	; 0x40
 8002c70:	2000      	movs	r0, #0
 8002c72:	6031      	str	r1, [r6, #0]
 8002c74:	602b      	str	r3, [r5, #0]
 8002c76:	b016      	add	sp, #88	; 0x58
 8002c78:	bd70      	pop	{r4, r5, r6, pc}
 8002c7a:	466a      	mov	r2, sp
 8002c7c:	f000 f848 	bl	8002d10 <_fstat_r>
 8002c80:	2800      	cmp	r0, #0
 8002c82:	dbec      	blt.n	8002c5e <__swhatbuf_r+0x12>
 8002c84:	9901      	ldr	r1, [sp, #4]
 8002c86:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8002c8a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8002c8e:	4259      	negs	r1, r3
 8002c90:	4159      	adcs	r1, r3
 8002c92:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002c96:	e7eb      	b.n	8002c70 <__swhatbuf_r+0x24>

08002c98 <__smakebuf_r>:
 8002c98:	898b      	ldrh	r3, [r1, #12]
 8002c9a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002c9c:	079d      	lsls	r5, r3, #30
 8002c9e:	4606      	mov	r6, r0
 8002ca0:	460c      	mov	r4, r1
 8002ca2:	d507      	bpl.n	8002cb4 <__smakebuf_r+0x1c>
 8002ca4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8002ca8:	6023      	str	r3, [r4, #0]
 8002caa:	6123      	str	r3, [r4, #16]
 8002cac:	2301      	movs	r3, #1
 8002cae:	6163      	str	r3, [r4, #20]
 8002cb0:	b002      	add	sp, #8
 8002cb2:	bd70      	pop	{r4, r5, r6, pc}
 8002cb4:	ab01      	add	r3, sp, #4
 8002cb6:	466a      	mov	r2, sp
 8002cb8:	f7ff ffc8 	bl	8002c4c <__swhatbuf_r>
 8002cbc:	9900      	ldr	r1, [sp, #0]
 8002cbe:	4605      	mov	r5, r0
 8002cc0:	4630      	mov	r0, r6
 8002cc2:	f7ff fb0f 	bl	80022e4 <_malloc_r>
 8002cc6:	b948      	cbnz	r0, 8002cdc <__smakebuf_r+0x44>
 8002cc8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002ccc:	059a      	lsls	r2, r3, #22
 8002cce:	d4ef      	bmi.n	8002cb0 <__smakebuf_r+0x18>
 8002cd0:	f023 0303 	bic.w	r3, r3, #3
 8002cd4:	f043 0302 	orr.w	r3, r3, #2
 8002cd8:	81a3      	strh	r3, [r4, #12]
 8002cda:	e7e3      	b.n	8002ca4 <__smakebuf_r+0xc>
 8002cdc:	89a3      	ldrh	r3, [r4, #12]
 8002cde:	6020      	str	r0, [r4, #0]
 8002ce0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002ce4:	81a3      	strh	r3, [r4, #12]
 8002ce6:	9b00      	ldr	r3, [sp, #0]
 8002ce8:	6163      	str	r3, [r4, #20]
 8002cea:	9b01      	ldr	r3, [sp, #4]
 8002cec:	6120      	str	r0, [r4, #16]
 8002cee:	b15b      	cbz	r3, 8002d08 <__smakebuf_r+0x70>
 8002cf0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002cf4:	4630      	mov	r0, r6
 8002cf6:	f000 f81d 	bl	8002d34 <_isatty_r>
 8002cfa:	b128      	cbz	r0, 8002d08 <__smakebuf_r+0x70>
 8002cfc:	89a3      	ldrh	r3, [r4, #12]
 8002cfe:	f023 0303 	bic.w	r3, r3, #3
 8002d02:	f043 0301 	orr.w	r3, r3, #1
 8002d06:	81a3      	strh	r3, [r4, #12]
 8002d08:	89a3      	ldrh	r3, [r4, #12]
 8002d0a:	431d      	orrs	r5, r3
 8002d0c:	81a5      	strh	r5, [r4, #12]
 8002d0e:	e7cf      	b.n	8002cb0 <__smakebuf_r+0x18>

08002d10 <_fstat_r>:
 8002d10:	b538      	push	{r3, r4, r5, lr}
 8002d12:	4d07      	ldr	r5, [pc, #28]	; (8002d30 <_fstat_r+0x20>)
 8002d14:	2300      	movs	r3, #0
 8002d16:	4604      	mov	r4, r0
 8002d18:	4608      	mov	r0, r1
 8002d1a:	4611      	mov	r1, r2
 8002d1c:	602b      	str	r3, [r5, #0]
 8002d1e:	f7fe ffe6 	bl	8001cee <_fstat>
 8002d22:	1c43      	adds	r3, r0, #1
 8002d24:	d102      	bne.n	8002d2c <_fstat_r+0x1c>
 8002d26:	682b      	ldr	r3, [r5, #0]
 8002d28:	b103      	cbz	r3, 8002d2c <_fstat_r+0x1c>
 8002d2a:	6023      	str	r3, [r4, #0]
 8002d2c:	bd38      	pop	{r3, r4, r5, pc}
 8002d2e:	bf00      	nop
 8002d30:	200002ec 	.word	0x200002ec

08002d34 <_isatty_r>:
 8002d34:	b538      	push	{r3, r4, r5, lr}
 8002d36:	4d06      	ldr	r5, [pc, #24]	; (8002d50 <_isatty_r+0x1c>)
 8002d38:	2300      	movs	r3, #0
 8002d3a:	4604      	mov	r4, r0
 8002d3c:	4608      	mov	r0, r1
 8002d3e:	602b      	str	r3, [r5, #0]
 8002d40:	f7fe ffe5 	bl	8001d0e <_isatty>
 8002d44:	1c43      	adds	r3, r0, #1
 8002d46:	d102      	bne.n	8002d4e <_isatty_r+0x1a>
 8002d48:	682b      	ldr	r3, [r5, #0]
 8002d4a:	b103      	cbz	r3, 8002d4e <_isatty_r+0x1a>
 8002d4c:	6023      	str	r3, [r4, #0]
 8002d4e:	bd38      	pop	{r3, r4, r5, pc}
 8002d50:	200002ec 	.word	0x200002ec

08002d54 <_init>:
 8002d54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d56:	bf00      	nop
 8002d58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d5a:	bc08      	pop	{r3}
 8002d5c:	469e      	mov	lr, r3
 8002d5e:	4770      	bx	lr

08002d60 <_fini>:
 8002d60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d62:	bf00      	nop
 8002d64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d66:	bc08      	pop	{r3}
 8002d68:	469e      	mov	lr, r3
 8002d6a:	4770      	bx	lr
