// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s (
        ap_ready,
        data_0_val,
        data_1_val,
        data_2_val,
        data_3_val,
        data_4_val,
        data_5_val,
        data_6_val,
        data_7_val,
        data_8_val,
        data_9_val,
        data_10_val,
        data_11_val,
        data_12_val,
        data_13_val,
        data_14_val,
        data_15_val,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15
);


output   ap_ready;
input  [15:0] data_0_val;
input  [15:0] data_1_val;
input  [15:0] data_2_val;
input  [15:0] data_3_val;
input  [15:0] data_4_val;
input  [15:0] data_5_val;
input  [15:0] data_6_val;
input  [15:0] data_7_val;
input  [15:0] data_8_val;
input  [15:0] data_9_val;
input  [15:0] data_10_val;
input  [15:0] data_11_val;
input  [15:0] data_12_val;
input  [15:0] data_13_val;
input  [15:0] data_14_val;
input  [15:0] data_15_val;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;
output  [15:0] ap_return_8;
output  [15:0] ap_return_9;
output  [15:0] ap_return_10;
output  [15:0] ap_return_11;
output  [15:0] ap_return_12;
output  [15:0] ap_return_13;
output  [15:0] ap_return_14;
output  [15:0] ap_return_15;

wire   [0:0] icmp_ln45_fu_208_p2;
wire   [14:0] trunc_ln42_22_fu_204_p1;
wire   [14:0] datareg_fu_214_p3;
wire   [0:0] icmp_ln45_8_fu_226_p2;
wire   [14:0] trunc_ln42_21_fu_200_p1;
wire   [14:0] datareg_8_fu_232_p3;
wire   [0:0] icmp_ln45_9_fu_244_p2;
wire   [14:0] trunc_ln42_20_fu_196_p1;
wire   [14:0] datareg_9_fu_250_p3;
wire   [0:0] icmp_ln45_10_fu_262_p2;
wire   [14:0] trunc_ln42_19_fu_192_p1;
wire   [14:0] datareg_10_fu_268_p3;
wire   [0:0] icmp_ln45_11_fu_280_p2;
wire   [14:0] trunc_ln42_18_fu_188_p1;
wire   [14:0] datareg_11_fu_286_p3;
wire   [0:0] icmp_ln45_12_fu_298_p2;
wire   [14:0] trunc_ln42_17_fu_184_p1;
wire   [14:0] datareg_12_fu_304_p3;
wire   [0:0] icmp_ln45_13_fu_316_p2;
wire   [14:0] trunc_ln42_16_fu_180_p1;
wire   [14:0] datareg_13_fu_322_p3;
wire   [0:0] icmp_ln45_14_fu_334_p2;
wire   [14:0] trunc_ln42_15_fu_176_p1;
wire   [14:0] datareg_14_fu_340_p3;
wire   [0:0] icmp_ln45_15_fu_352_p2;
wire   [14:0] trunc_ln42_14_fu_172_p1;
wire   [14:0] datareg_15_fu_358_p3;
wire   [0:0] icmp_ln45_16_fu_370_p2;
wire   [14:0] trunc_ln42_13_fu_168_p1;
wire   [14:0] datareg_16_fu_376_p3;
wire   [0:0] icmp_ln45_17_fu_388_p2;
wire   [14:0] trunc_ln42_12_fu_164_p1;
wire   [14:0] datareg_17_fu_394_p3;
wire   [0:0] icmp_ln45_18_fu_406_p2;
wire   [14:0] trunc_ln42_11_fu_160_p1;
wire   [14:0] datareg_18_fu_412_p3;
wire   [0:0] icmp_ln45_19_fu_424_p2;
wire   [14:0] trunc_ln42_10_fu_156_p1;
wire   [14:0] datareg_19_fu_430_p3;
wire   [0:0] icmp_ln45_20_fu_442_p2;
wire   [14:0] trunc_ln42_9_fu_152_p1;
wire   [14:0] datareg_20_fu_448_p3;
wire   [0:0] icmp_ln45_21_fu_460_p2;
wire   [14:0] trunc_ln42_8_fu_148_p1;
wire   [14:0] datareg_21_fu_466_p3;
wire   [0:0] icmp_ln45_22_fu_478_p2;
wire   [14:0] trunc_ln42_fu_144_p1;
wire   [14:0] datareg_22_fu_484_p3;
wire   [15:0] zext_ln45_fu_222_p1;
wire   [15:0] zext_ln45_8_fu_240_p1;
wire   [15:0] zext_ln45_9_fu_258_p1;
wire   [15:0] zext_ln45_10_fu_276_p1;
wire   [15:0] zext_ln45_11_fu_294_p1;
wire   [15:0] zext_ln45_12_fu_312_p1;
wire   [15:0] zext_ln45_13_fu_330_p1;
wire   [15:0] zext_ln45_14_fu_348_p1;
wire   [15:0] zext_ln45_15_fu_366_p1;
wire   [15:0] zext_ln45_16_fu_384_p1;
wire   [15:0] zext_ln45_17_fu_402_p1;
wire   [15:0] zext_ln45_18_fu_420_p1;
wire   [15:0] zext_ln45_19_fu_438_p1;
wire   [15:0] zext_ln45_20_fu_456_p1;
wire   [15:0] zext_ln45_21_fu_474_p1;
wire   [15:0] zext_ln45_22_fu_492_p1;

assign ap_ready = 1'b1;

assign datareg_10_fu_268_p3 = ((icmp_ln45_10_fu_262_p2[0:0] == 1'b1) ? trunc_ln42_19_fu_192_p1 : 15'd0);

assign datareg_11_fu_286_p3 = ((icmp_ln45_11_fu_280_p2[0:0] == 1'b1) ? trunc_ln42_18_fu_188_p1 : 15'd0);

assign datareg_12_fu_304_p3 = ((icmp_ln45_12_fu_298_p2[0:0] == 1'b1) ? trunc_ln42_17_fu_184_p1 : 15'd0);

assign datareg_13_fu_322_p3 = ((icmp_ln45_13_fu_316_p2[0:0] == 1'b1) ? trunc_ln42_16_fu_180_p1 : 15'd0);

assign datareg_14_fu_340_p3 = ((icmp_ln45_14_fu_334_p2[0:0] == 1'b1) ? trunc_ln42_15_fu_176_p1 : 15'd0);

assign datareg_15_fu_358_p3 = ((icmp_ln45_15_fu_352_p2[0:0] == 1'b1) ? trunc_ln42_14_fu_172_p1 : 15'd0);

assign datareg_16_fu_376_p3 = ((icmp_ln45_16_fu_370_p2[0:0] == 1'b1) ? trunc_ln42_13_fu_168_p1 : 15'd0);

assign datareg_17_fu_394_p3 = ((icmp_ln45_17_fu_388_p2[0:0] == 1'b1) ? trunc_ln42_12_fu_164_p1 : 15'd0);

assign datareg_18_fu_412_p3 = ((icmp_ln45_18_fu_406_p2[0:0] == 1'b1) ? trunc_ln42_11_fu_160_p1 : 15'd0);

assign datareg_19_fu_430_p3 = ((icmp_ln45_19_fu_424_p2[0:0] == 1'b1) ? trunc_ln42_10_fu_156_p1 : 15'd0);

assign datareg_20_fu_448_p3 = ((icmp_ln45_20_fu_442_p2[0:0] == 1'b1) ? trunc_ln42_9_fu_152_p1 : 15'd0);

assign datareg_21_fu_466_p3 = ((icmp_ln45_21_fu_460_p2[0:0] == 1'b1) ? trunc_ln42_8_fu_148_p1 : 15'd0);

assign datareg_22_fu_484_p3 = ((icmp_ln45_22_fu_478_p2[0:0] == 1'b1) ? trunc_ln42_fu_144_p1 : 15'd0);

assign datareg_8_fu_232_p3 = ((icmp_ln45_8_fu_226_p2[0:0] == 1'b1) ? trunc_ln42_21_fu_200_p1 : 15'd0);

assign datareg_9_fu_250_p3 = ((icmp_ln45_9_fu_244_p2[0:0] == 1'b1) ? trunc_ln42_20_fu_196_p1 : 15'd0);

assign datareg_fu_214_p3 = ((icmp_ln45_fu_208_p2[0:0] == 1'b1) ? trunc_ln42_22_fu_204_p1 : 15'd0);

assign trunc_ln42_10_fu_156_p1 = data_12_val[14:0];

assign trunc_ln42_11_fu_160_p1 = data_11_val[14:0];

assign trunc_ln42_12_fu_164_p1 = data_10_val[14:0];

assign trunc_ln42_13_fu_168_p1 = data_9_val[14:0];

assign trunc_ln42_14_fu_172_p1 = data_8_val[14:0];

assign trunc_ln42_15_fu_176_p1 = data_7_val[14:0];

assign trunc_ln42_16_fu_180_p1 = data_6_val[14:0];

assign trunc_ln42_17_fu_184_p1 = data_5_val[14:0];

assign trunc_ln42_18_fu_188_p1 = data_4_val[14:0];

assign trunc_ln42_19_fu_192_p1 = data_3_val[14:0];

assign trunc_ln42_20_fu_196_p1 = data_2_val[14:0];

assign trunc_ln42_21_fu_200_p1 = data_1_val[14:0];

assign trunc_ln42_22_fu_204_p1 = data_0_val[14:0];

assign trunc_ln42_8_fu_148_p1 = data_14_val[14:0];

assign trunc_ln42_9_fu_152_p1 = data_13_val[14:0];

assign trunc_ln42_fu_144_p1 = data_15_val[14:0];

assign zext_ln45_10_fu_276_p1 = datareg_10_fu_268_p3;

assign zext_ln45_11_fu_294_p1 = datareg_11_fu_286_p3;

assign zext_ln45_12_fu_312_p1 = datareg_12_fu_304_p3;

assign zext_ln45_13_fu_330_p1 = datareg_13_fu_322_p3;

assign zext_ln45_14_fu_348_p1 = datareg_14_fu_340_p3;

assign zext_ln45_15_fu_366_p1 = datareg_15_fu_358_p3;

assign zext_ln45_16_fu_384_p1 = datareg_16_fu_376_p3;

assign zext_ln45_17_fu_402_p1 = datareg_17_fu_394_p3;

assign zext_ln45_18_fu_420_p1 = datareg_18_fu_412_p3;

assign zext_ln45_19_fu_438_p1 = datareg_19_fu_430_p3;

assign zext_ln45_20_fu_456_p1 = datareg_20_fu_448_p3;

assign zext_ln45_21_fu_474_p1 = datareg_21_fu_466_p3;

assign zext_ln45_22_fu_492_p1 = datareg_22_fu_484_p3;

assign zext_ln45_8_fu_240_p1 = datareg_8_fu_232_p3;

assign zext_ln45_9_fu_258_p1 = datareg_9_fu_250_p3;

assign zext_ln45_fu_222_p1 = datareg_fu_214_p3;

assign ap_return_0 = zext_ln45_fu_222_p1;

assign ap_return_1 = zext_ln45_8_fu_240_p1;

assign ap_return_10 = zext_ln45_17_fu_402_p1;

assign ap_return_11 = zext_ln45_18_fu_420_p1;

assign ap_return_12 = zext_ln45_19_fu_438_p1;

assign ap_return_13 = zext_ln45_20_fu_456_p1;

assign ap_return_14 = zext_ln45_21_fu_474_p1;

assign ap_return_15 = zext_ln45_22_fu_492_p1;

assign ap_return_2 = zext_ln45_9_fu_258_p1;

assign ap_return_3 = zext_ln45_10_fu_276_p1;

assign ap_return_4 = zext_ln45_11_fu_294_p1;

assign ap_return_5 = zext_ln45_12_fu_312_p1;

assign ap_return_6 = zext_ln45_13_fu_330_p1;

assign ap_return_7 = zext_ln45_14_fu_348_p1;

assign ap_return_8 = zext_ln45_15_fu_366_p1;

assign ap_return_9 = zext_ln45_16_fu_384_p1;

assign icmp_ln45_10_fu_262_p2 = (($signed(data_3_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_11_fu_280_p2 = (($signed(data_4_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_12_fu_298_p2 = (($signed(data_5_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_13_fu_316_p2 = (($signed(data_6_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_14_fu_334_p2 = (($signed(data_7_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_15_fu_352_p2 = (($signed(data_8_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_16_fu_370_p2 = (($signed(data_9_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_17_fu_388_p2 = (($signed(data_10_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_18_fu_406_p2 = (($signed(data_11_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_19_fu_424_p2 = (($signed(data_12_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_20_fu_442_p2 = (($signed(data_13_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_21_fu_460_p2 = (($signed(data_14_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_22_fu_478_p2 = (($signed(data_15_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_8_fu_226_p2 = (($signed(data_1_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_9_fu_244_p2 = (($signed(data_2_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_fu_208_p2 = (($signed(data_0_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

endmodule //myproject_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s
