
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version R-2020.09-SP5 for linux64 - Apr 23, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
# Set your TOPLEVEL here
set TOPLEVEL "qrcode_decoder"
qrcode_decoder
# Change your timing constraint here
set TEST_CYCLE 2.2
2.2
source -echo -verbose 0_readfile.tcl 
set TOP_DIR $TOPLEVEL
qrcode_decoder
set RPT_DIR report
report
set NET_DIR netlist
netlist
sh rm -rf ./$TOP_DIR
sh rm -rf ./$RPT_DIR
sh rm -rf ./$NET_DIR
sh mkdir ./$TOP_DIR
sh mkdir ./$RPT_DIR
sh mkdir ./$NET_DIR
# Define a lib path
define_design_lib $TOPLEVEL -path ./$TOPLEVEL
1
# Add your hdl files here
analyze -library $TOPLEVEL -format verilog "../hdl/qrcode_decoder.v                                             ../hdl/SCANNING.v                                             ../hdl/ROTATING.v                                             ../hdl/LOC_CORRECT.v                                             ../hdl/DEMASKING.v                                             ../hdl/DECODING.v                                             ../hdl/PRE_SCANNING.v                                             ../hdl/NUM_CALCULATE.v                                             ../hdl/FSM.v "
Running PRESTO HDLC
Compiling source file ../hdl/qrcode_decoder.v
Compiling source file ../hdl/SCANNING.v
Compiling source file ../hdl/ROTATING.v
Compiling source file ../hdl/LOC_CORRECT.v
Compiling source file ../hdl/DEMASKING.v
Compiling source file ../hdl/DECODING.v
Compiling source file ../hdl/PRE_SCANNING.v
Compiling source file ../hdl/NUM_CALCULATE.v
Compiling source file ../hdl/FSM.v
Presto compilation completed successfully.
Loading db file '/usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/db/slow_vdd1v2_basicCells_wl.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb'
1
# Elaborate your design
elaborate $TOPLEVEL -architecture verilog -library $TOPLEVEL
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/standard.sldb'
  Loading link library 'slow_vdd1v2'
  Loading link library 'gtech'
Running PRESTO HDLC

Statistics for case statements in always block at line 101 in file
	'../hdl/qrcode_decoder.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           102            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine qrcode_decoder line 61 in file
		'../hdl/qrcode_decoder.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      loc_x_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Presto compilation completed successfully. (qrcode_decoder)
Elaborated 1 design.
Current design is now 'qrcode_decoder'.
Information: Building the design 'FSM'. (HDL-193)
Warning:  ../hdl/FSM.v:28: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 22 in file
	'../hdl/FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            23            |    auto/auto     |
|            28            |    auto/auto     |
|            36            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FSM line 49 in file
		'../hdl/FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Information:  Complex logic will not be considered for set/reset inference. (ELAB-2008)
Presto compilation completed successfully. (FSM)
Information: Building the design 'ROTATING'. (HDL-193)
Warning:  ../hdl/ROTATING.v:349: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../hdl/ROTATING.v:388: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 51 in file
	'../hdl/ROTATING.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            52            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 142 in file
	'../hdl/ROTATING.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           143            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 348 in file
	'../hdl/ROTATING.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           349            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 382 in file
	'../hdl/ROTATING.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           388            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ROTATING line 28 in file
		'../hdl/ROTATING.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   rotate_cnt_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ROTATING line 38 in file
		'../hdl/ROTATING.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rotation_type_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ROTATING line 375 in file
		'../hdl/ROTATING.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   rotate_addr_reg   | Flip-flop |  12   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ROTATING line 382 in file
		'../hdl/ROTATING.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      loc_y_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | Y  | N  | N  |
|      loc_x_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Presto compilation completed successfully. (ROTATING)
Information: Building the design 'LOC_CORRECT'. (HDL-193)

Statistics for case statements in always block at line 72 in file
	'../hdl/LOC_CORRECT.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            73            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 283 in file
	'../hdl/LOC_CORRECT.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           284            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine LOC_CORRECT line 25 in file
		'../hdl/LOC_CORRECT.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  correct_loc_x_reg  | Flip-flop |   6   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine LOC_CORRECT line 51 in file
		'../hdl/LOC_CORRECT.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     loc_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine LOC_CORRECT line 59 in file
		'../hdl/LOC_CORRECT.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    loc_raddr_reg    | Flip-flop |  12   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Information:  Complex logic will not be considered for set/reset inference. (ELAB-2008)
Presto compilation completed successfully. (LOC_CORRECT)
Information: Building the design 'SCANNING'. (HDL-193)
Warning:  ../hdl/SCANNING.v:37: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../hdl/SCANNING.v:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../hdl/SCANNING.v:105: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 30 in file
	'../hdl/SCANNING.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            37            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 64 in file
	'../hdl/SCANNING.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 98 in file
	'../hdl/SCANNING.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           105            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine SCANNING line 30 in file
		'../hdl/SCANNING.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   pre_loc_x1_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | Y  | N  | N  |
|   pre_loc_y1_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SCANNING line 64 in file
		'../hdl/SCANNING.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   pre_loc_x2_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | Y  | N  | N  |
|   pre_loc_y2_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SCANNING line 98 in file
		'../hdl/SCANNING.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   pre_loc_x3_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | Y  | N  | N  |
|   pre_loc_y3_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SCANNING line 204 in file
		'../hdl/SCANNING.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    current_x_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SCANNING line 225 in file
		'../hdl/SCANNING.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    current_y_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SCANNING line 236 in file
		'../hdl/SCANNING.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_x_old_reg  | Flip-flop |   6   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SCANNING line 242 in file
		'../hdl/SCANNING.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_y_old_reg  | Flip-flop |   6   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SCANNING line 251 in file
		'../hdl/SCANNING.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   scan_raddr_reg    | Flip-flop |  12   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SCANNING line 280 in file
		'../hdl/SCANNING.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      loc_y_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | Y  | N  | N  |
|      loc_x_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SCANNING line 295 in file
		'../hdl/SCANNING.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     qr_num_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Presto compilation completed successfully. (SCANNING)
Information: Building the design 'PRE_SCANNING'. (HDL-193)
Warning:  ../hdl/PRE_SCANNING.v:208: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../hdl/PRE_SCANNING.v:285: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 206 in file
	'../hdl/PRE_SCANNING.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           208            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 283 in file
	'../hdl/PRE_SCANNING.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           285            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine PRE_SCANNING line 46 in file
		'../hdl/PRE_SCANNING.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      mode_reg       | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine PRE_SCANNING line 55 in file
		'../hdl/PRE_SCANNING.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| pre_scan_complete_reg | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine PRE_SCANNING line 66 in file
		'../hdl/PRE_SCANNING.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        i_reg        | Flip-flop |   6   |  Y  | N  | N  | N  | Y  | N  | N  |
|        j_reg        | Flip-flop |   6   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine PRE_SCANNING line 79 in file
		'../hdl/PRE_SCANNING.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    x0_empty_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
===============================================================================

Inferred memory devices in process
	in routine PRE_SCANNING line 88 in file
		'../hdl/PRE_SCANNING.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    x21_empty_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
===============================================================================

Inferred memory devices in process
	in routine PRE_SCANNING line 97 in file
		'../hdl/PRE_SCANNING.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    x42_empty_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
===============================================================================

Inferred memory devices in process
	in routine PRE_SCANNING line 106 in file
		'../hdl/PRE_SCANNING.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    x63_empty_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
===============================================================================

Inferred memory devices in process
	in routine PRE_SCANNING line 115 in file
		'../hdl/PRE_SCANNING.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    y0_empty_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
===============================================================================

Inferred memory devices in process
	in routine PRE_SCANNING line 124 in file
		'../hdl/PRE_SCANNING.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    y21_empty_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
===============================================================================

Inferred memory devices in process
	in routine PRE_SCANNING line 133 in file
		'../hdl/PRE_SCANNING.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    y42_empty_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
===============================================================================

Inferred memory devices in process
	in routine PRE_SCANNING line 142 in file
		'../hdl/PRE_SCANNING.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    y63_empty_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
===============================================================================

Inferred memory devices in process
	in routine PRE_SCANNING line 360 in file
		'../hdl/PRE_SCANNING.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_upper_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | Y  | N  | N  |
|     y_upper_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | Y  | N  | N  |
|     x_lower_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | Y  | N  | N  |
|     y_lower_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Information:  Complex logic will not be considered for set/reset inference. (ELAB-2008)
Presto compilation completed successfully. (PRE_SCANNING)
Information: Building the design 'NUM_CALCULATE'. (HDL-193)

Statistics for case statements in always block at line 94 in file
	'../hdl/NUM_CALCULATE.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            95            |    auto/auto     |
|            97            |    auto/auto     |
|           428            |    auto/auto     |
|           759            |    auto/auto     |
|           1090           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine NUM_CALCULATE line 46 in file
		'../hdl/NUM_CALCULATE.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    num_raddr_reg    | Flip-flop |  12   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine NUM_CALCULATE line 60 in file
		'../hdl/NUM_CALCULATE.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       num_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine NUM_CALCULATE line 72 in file
		'../hdl/NUM_CALCULATE.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    location_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine NUM_CALCULATE line 78 in file
		'../hdl/NUM_CALCULATE.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    qr_total_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Presto compilation completed successfully. (NUM_CALCULATE)
Information: Building the design 'DEMASKING'. (HDL-193)
Warning:  ../hdl/DEMASKING.v:2597: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../hdl/DEMASKING.v:2610: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../hdl/DEMASKING.v:2622: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../hdl/DEMASKING.v:2650: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../hdl/DEMASKING.v:2736: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 46 in file
	'../hdl/DEMASKING.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            49            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2596 in file
	'../hdl/DEMASKING.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2597           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2606 in file
	'../hdl/DEMASKING.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2610           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2618 in file
	'../hdl/DEMASKING.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2622           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2646 in file
	'../hdl/DEMASKING.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2650           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2659 in file
	'../hdl/DEMASKING.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2660           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2732 in file
	'../hdl/DEMASKING.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2736           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine DEMASKING line 29 in file
		'../hdl/DEMASKING.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   demask_cnt_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DEMASKING line 2606 in file
		'../hdl/DEMASKING.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      i_mul_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | Y  | N  | N  |
|      i_mul_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DEMASKING line 2618 in file
		'../hdl/DEMASKING.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      j_mul_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | Y  | N  | N  |
|      j_mul_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DEMASKING line 2646 in file
		'../hdl/DEMASKING.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    mask_addr_reg    | Flip-flop |  12   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DEMASKING line 2672 in file
		'../hdl/DEMASKING.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      mask_reg       | Flip-flop |   3   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DEMASKING line 2686 in file
		'../hdl/DEMASKING.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      i_old_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      i_old_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DEMASKING line 2691 in file
		'../hdl/DEMASKING.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      j_old_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      j_old_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DEMASKING line 2697 in file
		'../hdl/DEMASKING.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     i_old2_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DEMASKING line 2702 in file
		'../hdl/DEMASKING.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     j_old2_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DEMASKING line 2732 in file
		'../hdl/DEMASKING.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     xor_in_reg      | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DEMASKING line 2753 in file
		'../hdl/DEMASKING.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    code_word_reg    | Flip-flop |  152  |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Information:  Complex logic will not be considered for set/reset inference. (ELAB-2008)
Presto compilation completed successfully. (DEMASKING)
Information: Building the design 'DECODING'. (HDL-193)

Statistics for case statements in always block at line 35 in file
	'../hdl/DECODING.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            36            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine DECODING line 28 in file
		'../hdl/DECODING.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   decode_cnt_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DECODING line 58 in file
		'../hdl/DECODING.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      valid_reg      | Flip-flop |   1   |  N  | N  | N  | N  | Y  | Y  | N  |
===============================================================================

Inferred memory devices in process
	in routine DECODING line 67 in file
		'../hdl/DECODING.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   decode_text_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Presto compilation completed successfully. (DECODING)
1
# Solve multiple instance
set uniquify_naming_style "%s_mydesign_%d"
%s_mydesign_%d
uniquify
1
# Link the design
current_design $TOPLEVEL
Current design is 'qrcode_decoder'.
{qrcode_decoder}
link

  Linking design 'qrcode_decoder'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (9 designs)               /home/u108/u108061272/ICLAB/HW4/syn/qrcode_decoder.db, etc
  slow_vdd1v2 (library)       /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/db/slow_vdd1v2_basicCells_wl.db
  dw_foundation.sldb (library) /usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb

1
1
source -echo -verbose 1_setting.tcl 
# Set design and I/O environment
set_operating_conditions -library slow_vdd1v2 PVT_1P08V_125C
Using operating conditions 'PVT_1P08V_125C' found in library 'slow_vdd1v2'.
1
# Assume outputs go to DFF and inputs also come from DFF
set_driving_cell -library slow_vdd1v2 -lib_cell DFFHQX1 -pin {Q} [all_inputs]	
1
set_load [load_of "slow_vdd1v2/DFFHQX1/D"] [all_outputs]
1
# Set wireload model
set_wire_load_mode enclosed
1
set_wire_load_model -name "Large" $TOPLEVEL
1
# Set timing constraint
#-- ceate clock
create_clock -name clk -period $TEST_CYCLE [get_ports clk]
1
#-- set clock constraint
set_ideal_network      [get_ports clk]
1
set_dont_touch_network [all_clocks]
1
#-- set I/O delay
set_input_delay  [expr $TEST_CYCLE*0.7] -clock clk [remove_from_collection [all_inputs] [get_ports clk]]
1
set_output_delay [expr $TEST_CYCLE*0.7] -clock clk [all_outputs]
1
# Set DRC constraint
# Defensive setting: default fanout_load 1.0 and our target max fanout # 20 => 1.0*20 = 20.0
# max_transition and max_capacitance are given in the cell library
set_max_fanout 20.0 $TOPLEVEL
1
# Set area constraint
set_max_area 0
1
1
source -echo -verbose 2_compile.tcl 
# Before synthesis settings
set case_analysis_with_logic_constants true
true
set_fix_multiple_port_nets -feedthroughs -outputs -constants -buffer_constants
1
# Check design
check_design > ./$RPT_DIR/check_design.log
check_timing > ./$RPT_DIR/check_timing.log
set_clock_gating_style -max_fanout 10

Current clock gating style....
Sequential cell: latch
Minimum bank bitwidth: 3
Minimum bank bitwidth for enhanced clock gating: 6
Maximum fanout: 10
Setup time for clock gate: 0.000000
Hold time for clock gate: 0.000000
Clock gating circuitry (positive edge): and
Clock gating circuitry (negative edge): or
 Note: inverter between clock gating circuitry 
       and (negative edge) register clock pin.
Control point insertion: none
Control signal for control point: scan_enable
Observation point insertion: false
Observation logic depth: 5
1
# Synthesis all design (using : compile_ultra)
compile_ultra -gate_clock -exact_map -no_autoungroup -no_seq_output_inversion -no_boundary_optimization
Warning: The value of variable 'compile_preserve_subdesign_interfaces' has been changed to true because '-no_boundary_optimization' is used. (OPT-133)
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | R-2020.09-DWBB_202009.5 |     *     |
| Licensed DW Building Blocks        | R-2020.09-DWBB_202009.5 |     *     |
============================================================================


Information: There are 62 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'qrcode_decoder'

Loaded alib file './alib-52/slow_vdd1v2_basicCells_wl.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'DEMASKING'
Information: Added key list 'DesignWare' to design 'DEMASKING'. (DDB-72)
Information: The register 'j_old_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'j_old2_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_old_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_old2_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_mul_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_mul_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_mul_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_mul_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_mul_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_mul_reg[5]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'DEMASKING'.
  Processing 'DEMASKING_DW_div_uns_J1_0'
  Processing 'DEMASKING_DW_div_uns_J1_1'
  Processing 'DEMASKING_DW_div_uns_J1_2'
  Processing 'DEMASKING_DW_div_uns_J1_3'
  Processing 'NUM_CALCULATE'
Information: Added key list 'DesignWare' to design 'NUM_CALCULATE'. (DDB-72)
 Implement Synthetic for 'NUM_CALCULATE'.
  Processing 'ROTATING'
Information: Added key list 'DesignWare' to design 'ROTATING'. (DDB-72)
 Implement Synthetic for 'ROTATING'.
  Processing 'qrcode_decoder'
  Processing 'DECODING'
 Implement Synthetic for 'DECODING'.
  Processing 'SCANNING'
Information: Added key list 'DesignWare' to design 'SCANNING'. (DDB-72)
 Implement Synthetic for 'SCANNING'.
  Processing 'PRE_SCANNING'
Information: In design 'PRE_SCANNING', the register 'x_upper_reg[2]' is removed because it is merged to 'x_upper_reg[0]'. (OPT-1215)
Information: In design 'PRE_SCANNING', the register 'x_upper_reg[4]' is removed because it is merged to 'x_upper_reg[0]'. (OPT-1215)
Information: In design 'PRE_SCANNING', the register 'x_lower_reg[4]' is removed because it is merged to 'x_lower_reg[2]'. (OPT-1215)
Information: In design 'PRE_SCANNING', the register 'y_upper_reg[2]' is removed because it is merged to 'y_upper_reg[0]'. (OPT-1215)
Information: In design 'PRE_SCANNING', the register 'y_lower_reg[2]' is removed because it is merged to 'y_lower_reg[0]'. (OPT-1215)
Information: In design 'PRE_SCANNING', the register 'y_lower_reg[4]' is removed because it is merged to 'y_lower_reg[0]'. (OPT-1215)
 Implement Synthetic for 'PRE_SCANNING'.
Information: Added key list 'DesignWare' to design 'PRE_SCANNING'. (DDB-72)
  Processing 'LOC_CORRECT'
Information: Added key list 'DesignWare' to design 'LOC_CORRECT'. (DDB-72)
 Implement Synthetic for 'LOC_CORRECT'.
  Processing 'FSM'
  Processing 'SNPS_CLOCK_GATE_HIGH_DEMASKING_mydesign_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_NUM_CALCULATE_mydesign_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_PRE_SCANNING_mydesign_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_SCANNING_mydesign_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_LOC_CORRECT'
  Processing 'SNPS_CLOCK_GATE_HIGH_FSM'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELO' in the library 'slow_vdd1v2' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI' in the library 'slow_vdd1v2' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_FSM, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ROTATING_DP_OP_33J2_122_1461_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_LOC_CORRECT, since there are no registers. (PWR-806)
Information: Skipping clock gating on design LOC_CORRECT_RSOP_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design LOC_CORRECT_DP_OP_21J3_131_8782_J3_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_SCANNING_mydesign_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SCANNING_RSOP_138, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SCANNING_DW01_sub_J3_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SCANNING_DW01_sub_J3_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SCANNING_DW01_sub_J3_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SCANNING_DW01_sub_J3_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SCANNING_DW01_sub_J3_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SCANNING_DW01_sub_J3_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SCANNING_DW01_inc_J3_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SCANNING_DW01_sub_J3_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SCANNING_DW01_sub_J3_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SCANNING_DW01_sub_J3_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_PRE_SCANNING_mydesign_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design PRE_SCANNING_RSOP_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design PRE_SCANNING_RSOP_25, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_NUM_CALCULATE_mydesign_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design NUM_CALCULATE_DW01_inc_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DEMASKING_mydesign_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design DEMASKING_DP_OP_96J1_122_6412_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design DEMASKING_DW_div_uns_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design DEMASKING_DW_mult_uns_J1_0_DW_mult_uns_J1_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design DEMASKING_DW_div_uns_J1_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design DEMASKING_DW01_inc_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design DECODING_DP_OP_26J2_123_9962_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design DECODING_DW01_inc_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design LOC_CORRECT_DP_OP_25J3_132_647_J3_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SCANNING_DP_OP_144J3_122_6927_J3_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design PRE_SCANNING_DP_OP_26J3_125_4318_J3_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design PRE_SCANNING_DP_OP_29J3_128_1563_J3_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DEMASKING_mydesign_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DEMASKING_mydesign_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DEMASKING_mydesign_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DEMASKING_mydesign_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DEMASKING_mydesign_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DEMASKING_mydesign_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DEMASKING_mydesign_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DEMASKING_mydesign_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DEMASKING_mydesign_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DEMASKING_mydesign_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DEMASKING_mydesign_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DEMASKING_mydesign_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DEMASKING_mydesign_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DEMASKING_mydesign_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DEMASKING_mydesign_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_NUM_CALCULATE_mydesign_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_NUM_CALCULATE_mydesign_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_PRE_SCANNING_mydesign_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_PRE_SCANNING_mydesign_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_PRE_SCANNING_mydesign_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_PRE_SCANNING_mydesign_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_PRE_SCANNING_mydesign_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_SCANNING_mydesign_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_SCANNING_mydesign_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_SCANNING_mydesign_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_SCANNING_mydesign_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_SCANNING_mydesign_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_SCANNING_mydesign_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_SCANNING_mydesign_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_SCANNING_mydesign_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_SCANNING_mydesign_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_SCANNING_mydesign_10, since there are no registers. (PWR-806)
Information: Performing clock-gating on design DEMASKING. (PWR-730)
Information: Performing clock-gating on design ROTATING. (PWR-730)
Information: Performing clock-gating on design SCANNING. (PWR-730)
Information: Performing clock-gating on design LOC_CORRECT. (PWR-730)
Information: Performing clock-gating on design DECODING. (PWR-730)
Information: Performing clock-gating on design NUM_CALCULATE. (PWR-730)
Information: Performing clock-gating on design qrcode_decoder. (PWR-730)
Information: Performing clock-gating on design PRE_SCANNING. (PWR-730)
Information: Performing clock-gating on design FSM. (PWR-730)
Information: In design 'qrcode_decoder', the register 'SCANNING/current_x_old_reg[0]' is removed because it is merged to 'SCANNING/scan_raddr_reg[0]'. (OPT-1215)
Information: In design 'qrcode_decoder', the register 'NUM_CALCULATE/num_raddr_reg[11]' is removed because it is merged to 'NUM_CALCULATE/num_raddr_reg[9]'. (OPT-1215)
Information: In design 'qrcode_decoder', the register 'NUM_CALCULATE/num_raddr_reg[5]' is removed because it is merged to 'NUM_CALCULATE/num_raddr_reg[3]'. (OPT-1215)
Information: In design 'qrcode_decoder', the register 'SCANNING/current_y_old_reg[0]' is removed because it is merged to 'SCANNING/scan_raddr_reg[6]'. (OPT-1215)
Information: In design 'qrcode_decoder', the register 'SCANNING/current_y_old_reg[1]' is removed because it is merged to 'SCANNING/scan_raddr_reg[7]'. (OPT-1215)
Information: In design 'qrcode_decoder', the register 'SCANNING/current_y_old_reg[2]' is removed because it is merged to 'SCANNING/scan_raddr_reg[8]'. (OPT-1215)
Information: In design 'qrcode_decoder', the register 'SCANNING/current_y_old_reg[3]' is removed because it is merged to 'SCANNING/scan_raddr_reg[9]'. (OPT-1215)
Information: In design 'qrcode_decoder', the register 'SCANNING/current_y_old_reg[4]' is removed because it is merged to 'SCANNING/scan_raddr_reg[10]'. (OPT-1215)
Information: In design 'qrcode_decoder', the register 'SCANNING/current_y_old_reg[5]' is removed because it is merged to 'SCANNING/scan_raddr_reg[11]'. (OPT-1215)
Information: In design 'qrcode_decoder', the register 'SCANNING/current_x_old_reg[1]' is removed because it is merged to 'SCANNING/scan_raddr_reg[1]'. (OPT-1215)
Information: In design 'qrcode_decoder', the register 'SCANNING/current_x_old_reg[3]' is removed because it is merged to 'SCANNING/scan_raddr_reg[3]'. (OPT-1215)
Information: In design 'qrcode_decoder', the register 'SCANNING/current_x_old_reg[5]' is removed because it is merged to 'SCANNING/scan_raddr_reg[5]'. (OPT-1215)
Information: In design 'qrcode_decoder', the register 'SCANNING/current_x_old_reg[4]' is removed because it is merged to 'SCANNING/scan_raddr_reg[4]'. (OPT-1215)
Information: In design 'qrcode_decoder', the register 'SCANNING/current_x_old_reg[2]' is removed because it is merged to 'SCANNING/scan_raddr_reg[2]'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'DECODING'. (DDB-72)
Information: Added key list 'DesignWare' to design 'PRE_SCANNING_RSOP_24'. (DDB-72)
Information: Added key list 'DesignWare' to design 'PRE_SCANNING_RSOP_25'. (DDB-72)
  Structuring 'DEMASKING_DW_div_uns_0'
  Mapping 'DEMASKING_DW_div_uns_0'
  Structuring 'DEMASKING_DW_div_uns_1'
  Mapping 'DEMASKING_DW_div_uns_1'
  Structuring 'DEMASKING_DW_div_uns_2'
  Mapping 'DEMASKING_DW_div_uns_2'
  Structuring 'DEMASKING_DW_div_uns_3'
  Mapping 'DEMASKING_DW_div_uns_3'
  Structuring 'DEMASKING_DW_div_uns_4'
  Mapping 'DEMASKING_DW_div_uns_4'
  Mapping 'DEMASKING_DW01_add_5'
  Mapping 'DEMASKING_DW01_add_6'
  Mapping 'DEMASKING_DW01_add_7'
  Mapping 'DEMASKING_DW01_add_8'
  Mapping 'DEMASKING_DW01_add_9'
  Mapping 'DEMASKING_DW01_add_10'
  Mapping 'DEMASKING_DW01_add_11'
  Mapping 'DEMASKING_DW01_add_12'
  Mapping 'DEMASKING_DW01_add_13'
  Mapping 'DEMASKING_DW01_add_14'
  Mapping 'DEMASKING_DW01_add_15'
  Mapping 'DEMASKING_DW01_add_16'
  Mapping 'DEMASKING_DW01_add_17'
  Mapping 'DEMASKING_DW01_add_18'
  Mapping 'DEMASKING_DW01_add_19'
  Mapping 'DEMASKING_DW01_add_20'
  Mapping 'DEMASKING_DW01_add_21'
  Mapping 'DEMASKING_DW01_add_22'
  Mapping 'DEMASKING_DW01_add_23'
  Mapping 'DEMASKING_DW01_add_24'
  Mapping 'DEMASKING_DW01_add_25'
  Mapping 'DEMASKING_DW01_add_26'
  Mapping 'DEMASKING_DW01_add_27'
  Mapping 'DEMASKING_DW01_add_28'
  Mapping 'DEMASKING_DW01_add_29'
  Mapping 'DEMASKING_DW01_add_30'
  Mapping 'DEMASKING_DW01_add_31'
  Mapping 'DEMASKING_DW01_add_32'
  Mapping 'DEMASKING_DW_div_uns_4'
  Mapping Optimization (Phase 1)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:29    6735.2      0.25      18.9      10.3                           214347.1250
    0:00:29    6731.1      0.25      18.9      10.3                           214135.7812

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Mapping 'DEMASKING_DW_mult_uns_1'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:00:31    6273.3      0.43       6.0       1.0                           178601.7344
    0:00:32    6281.9      0.36       5.6       1.0                           179003.1875
    0:00:32    6281.9      0.36       5.6       1.0                           179003.1875
    0:00:32    6281.9      0.36       5.6       1.0                           179003.1875
    0:00:33    6277.4      0.37       5.4       1.0                           178982.4219
    0:00:33    6275.4      0.37       5.4       1.0                           178944.6719

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:34    6268.9      0.35       5.3       1.0                           175580.3594
    0:00:35    6274.0      0.24       3.8       1.0                           174530.0781
    0:00:35    6274.0      0.24       3.8       1.0                           174530.0781
    0:00:36    6293.5      0.24       3.4       1.0                           157209.4688
    0:00:36    6293.5      0.24       3.4       1.0                           157209.4688
    0:00:37    6345.1      0.17       2.6       1.0                           159939.8281
    0:00:37    6345.1      0.17       2.6       1.0                           159939.8281
    0:00:37    6345.1      0.17       2.6       1.0                           159939.8281
    0:00:37    6345.1      0.17       2.6       1.0                           159939.8281
    0:00:37    6345.1      0.17       2.6       1.0                           159939.8281
    0:00:37    6345.1      0.17       2.6       1.0                           159939.8281
    0:00:37    6345.1      0.17       2.6       1.0                           159939.8281
    0:00:37    6345.1      0.17       2.6       1.0                           159939.8281
    0:00:37    6345.1      0.17       2.6       1.0                           159939.8281
    0:00:37    6345.1      0.17       2.6       1.0                           159939.8281
    0:00:37    6345.1      0.17       2.6       1.0                           159939.8281
    0:00:37    6345.1      0.17       2.6       1.0                           159939.8281
    0:00:37    6345.1      0.17       2.6       1.0                           159939.8281
    0:00:37    6345.1      0.17       2.6       1.0                           159939.8281
    0:00:37    6345.1      0.17       2.6       1.0                           159939.8281
    0:00:37    6345.1      0.17       2.6       1.0                           159939.8281
    0:00:38    6345.1      0.17       2.6       1.0                           159939.8281


  Beginning Design Rule Fixing  (max_fanout)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:38    6345.1      0.17       2.6       1.0                           159939.8281
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:00:39    6370.1      0.07       1.2       0.0                           161068.5625
    0:00:41    6371.5      0.07       0.9       0.0                           161174.5469


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:41    6371.5      0.07       0.9       0.0                           161174.5469
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
    0:00:42    6423.8      0.02       0.3       0.0                           149661.1562
    0:00:42    6429.6      0.02       0.3       0.0                           149973.5781
    0:00:42    6429.6      0.02       0.3       0.0                           149973.5781
    0:00:43    6393.7      0.02       0.3       0.0                           151622.0000
    0:00:43    6393.7      0.02       0.3       0.0                           151622.0000
    0:00:43    6393.7      0.02       0.3       0.0                           151622.0000
    0:00:43    6393.7      0.02       0.3       0.0                           151622.0000
    0:00:43    6393.7      0.02       0.3       0.0                           151622.0000
    0:00:43    6393.7      0.02       0.3       0.0                           151622.0000
    0:00:43    6393.7      0.02       0.3       0.0                           151622.0000
    0:00:43    6393.7      0.02       0.3       0.0                           151622.0000
    0:00:43    6397.1      0.03       0.3       0.0                           151855.2969
    0:00:43    6397.1      0.03       0.3       0.0                           151855.2969
    0:00:43    6397.1      0.03       0.3       0.0                           151855.2969
    0:00:43    6397.1      0.03       0.3       0.0                           151855.2969
    0:00:43    6397.1      0.03       0.3       0.0                           151855.2969
    0:00:43    6397.1      0.03       0.3       0.0                           151855.2969
    0:00:43    6397.1      0.03       0.3       0.0                           151855.2969
    0:00:43    6397.1      0.03       0.3       0.0                           151855.2969
    0:00:43    6397.1      0.03       0.3       0.0                           151855.2969
    0:00:43    6397.1      0.03       0.3       0.0                           151855.2969
    0:00:44    6397.1      0.03       0.3       0.0                           151855.2969

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:44    6397.1      0.03       0.3       0.0                           151855.2969
    0:00:44    6314.3      0.04       0.3       0.0                           156598.5625
    0:00:45    6317.4      0.03       0.3       0.0                           156490.8281
    0:00:45    6317.4      0.03       0.3       0.0                           156490.8281
    0:00:45    6342.4      0.03       0.3       0.0                           154167.3906
    0:00:45    6367.4      0.03       0.3       0.0                           152620.5156
    0:00:46    6367.4      0.03       0.3       0.0                           152635.6250
    0:00:46    6367.4      0.03       0.3       0.0                           152635.6250
    0:00:46    6367.4      0.03       0.3       0.0                           152664.7656
    0:00:46    6367.4      0.03       0.3       0.0                           152664.7656
    0:00:46    6367.4      0.03       0.3       0.0                           152664.7656
    0:00:47    6360.2      0.03       0.3       0.0                           152807.0312
Loading db file '/usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/db/slow_vdd1v2_basicCells_wl.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
compile_ultra -incremental -exact_map -no_autoungroup -no_seq_output_inversion -no_boundary_optimization
Warning: The value of variable 'compile_preserve_subdesign_interfaces' has been changed to true because '-no_boundary_optimization' is used. (OPT-133)
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.

Information: There are 7 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELO' in the library 'slow_vdd1v2' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI' in the library 'slow_vdd1v2' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03    6360.2      0.03       0.3       0.0                           152807.0312
    0:00:03    6360.2      0.03       0.3       0.0                           152807.0312

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
    0:00:04    6359.1      0.03       0.3       0.0                           152785.2031
    0:00:04    6359.1      0.03       0.3       0.0                           152785.2031
    0:00:04    6359.1      0.03       0.3       0.0                           152785.2031
    0:00:04    6359.1      0.03       0.3       0.0                           152785.2031
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
  Global Optimization (Phase 53)



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:04    6358.5      0.03       0.3       0.0                           152768.5312
    0:00:04    6358.5      0.03       0.3       0.0                           152768.5312
    0:00:04    6352.3      0.03       0.3       0.0                           153336.5156
    0:00:05    6352.3      0.03       0.3       0.0                           153336.5156
    0:00:05    6352.3      0.03       0.3       0.0                           153336.5156
    0:00:05    6352.3      0.03       0.3       0.0                           153336.5156
    0:00:05    6355.7      0.03       0.3       0.0                           153584.9062

  Beginning Delay Optimization
  ----------------------------
    0:00:06    6355.7      0.03       0.3       0.0                           153584.9062
    0:00:06    6355.7      0.03       0.3       0.0                           153584.9062
    0:00:06    6355.7      0.03       0.3       0.0                           153584.9062
    0:00:06    6355.7      0.03       0.3       0.0                           153584.9062
    0:00:07    6355.7      0.03       0.3       0.0                           153584.9062
    0:00:07    6355.7      0.03       0.3       0.0                           153584.9062
    0:00:07    6355.7      0.03       0.3       0.0                           153584.9062
    0:00:07    6356.4      0.03       0.3       0.0                           153616.5000
    0:00:07    6356.4      0.03       0.3       0.0                           153616.5000
    0:00:07    6356.4      0.03       0.3       0.0                           153616.5000
    0:00:07    6356.4      0.03       0.3       0.0                           153616.5000
    0:00:08    6356.4      0.03       0.3       0.0                           153631.5938
    0:00:08    6356.4      0.03       0.3       0.0                           153631.5938
    0:00:08    6356.4      0.03       0.3       0.0                           153631.5938
    0:00:08    6356.4      0.03       0.3       0.0                           153631.5938
    0:00:09    6356.4      0.03       0.3       0.0                           153631.5938
    0:00:09    6375.9      0.00       0.0       0.0                           154412.7031


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09    6375.9      0.00       0.0       0.0                           154412.7031
    0:00:10    6377.3      0.00       0.0       0.0                           154397.8594
    0:00:10    6375.6      0.00       0.0       0.0                           154487.2031
    0:00:10    6375.6      0.00       0.0       0.0                           154487.2031
    0:00:10    6375.6      0.00       0.0       0.0                           154487.2031
    0:00:10    6375.6      0.00       0.0       0.0                           154487.2031
    0:00:10    6375.6      0.00       0.0       0.0                           154487.2031
    0:00:10    6375.6      0.00       0.0       0.0                           154487.2031
    0:00:10    6375.6      0.00       0.0       0.0                           154487.2031
    0:00:10    6375.6      0.00       0.0       0.0                           154487.2031
    0:00:10    6375.6      0.00       0.0       0.0                           154487.2031
    0:00:10    6375.6      0.00       0.0       0.0                           154487.2031

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10    6375.6      0.00       0.0       0.0                           154487.2031
    0:00:10    6375.6      0.00       0.0       0.0                           154487.2031
    0:00:11    6382.1      0.00       0.0       0.0                           152528.6875
    0:00:11    6382.1      0.00       0.0       0.0                           152528.6875
    0:00:11    6382.1      0.00       0.0       0.0                           152528.6875
    0:00:11    6382.1      0.00       0.0       0.0                           152528.6875
Loading db file '/usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/db/slow_vdd1v2_basicCells_wl.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
# Remove dummy ports
remove_unconnected_ports [get_cells -hierarchical *]
1
remove_unconnected_ports [get_cells -hierarchical *] -blast_buses
Removing port 'code_word[151]' from design 'DECODING'
Removing port 'code_word[150]' from design 'DECODING'
Removing port 'code_word[149]' from design 'DECODING'
Removing port 'code_word[148]' from design 'DECODING'
Removing port 'code_word[147]' from design 'DECODING'
Removing port 'code_word[146]' from design 'DECODING'
Removing port 'code_word[145]' from design 'DECODING'
1
1
source -echo -verbose 3_report.tcl 
#------------------------------ Naming Rules ------------------------------
set bus_inference_style {%s[%d]}
%s[%d]
set bus_naming_style {%s[%d]}
%s[%d]
set hdlout_internal_busses true
true
change_names -rules verilog -hierarchy
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
1
define_name_rules name_rule -allowed {a-z A-Z 0-9 _} -max_length 255 -type cell
1
define_name_rules name_rule -allowed {a-z A-Z 0-9 _[]} -max_length 255 -type net
1
define_name_rules name_rule -map {{"\\*cell\\*" "cell"}}
1
define_name_rules name_rule -case_insensitive
1
change_names -hierarchy -rules name_rule
1
#------------------------------ Netlist-related ------------------------------
write -format ddc     -hierarchy -output ./netlist/${TOPLEVEL}_syn.ddc
Writing ddc file './netlist/qrcode_decoder_syn.ddc'.
1
write -format verilog -hierarchy -output ./netlist/${TOPLEVEL}_syn.v
Writing verilog file '/home/u108/u108061272/ICLAB/HW4/syn/netlist/qrcode_decoder_syn.v'.
1
write_sdf -version 2.1 -significant_digits 4 -context verilog ./netlist/${TOPLEVEL}_syn.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/u108/u108061272/ICLAB/HW4/syn/netlist/qrcode_decoder_syn.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
write_sdc ./netlist/${TOPLEVEL}_syn.sdc
1
write_saif -output ./netlist/${TOPLEVEL}_syn.saif 
Information: Writing backward SAIF information to file './netlist/qrcode_decoder_syn.saif'. (PWR-458)
1
#------------------------------ Synthesis result reports ------------------------------
# Timing report
report_timing -delay min -max_paths 4 > ./report/report_hold_${TOPLEVEL}.out
report_timing -delay max -max_paths 4 > ./report/report_setup_${TOPLEVEL}.out
report_timing -path full -delay max -max_paths 1 -nworst 1 -significant_digits 4 > ./report/report_time_${TOPLEVEL}.out
# Area report
report_area -hier > ./report/report_area_${TOPLEVEL}.out
# Power report
report_power -hier > ./report/report_power_${TOPLEVEL}.out
# Violation report
report_constraint -all_violators > ./report/report_violation_${TOPLEVEL}.out
exit

Memory usage for this session 191 Mbytes.
Memory usage for this session including child processes 193 Mbytes.
CPU usage for this session 67 seconds ( 0.02 hours ).
Elapsed time for this session 84 seconds ( 0.02 hours ).

Thank you...
