

================================================================
== Vivado HLS Report for 'array_io'
================================================================
* Date:           Mon May 15 20:37:44 2017

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        array_io_prj
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      2.39|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  129|  129|  130|  130|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- For_Loop  |  128|  128|         4|          -|          -|    32|    no    |
        +------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.08ns
ST_1: StgValue_6 (4)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([32 x i16]* %d_o) nounwind, !map !7

ST_1: StgValue_7 (5)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([32 x i16]* %d_i) nounwind, !map !13

ST_1: StgValue_8 (6)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @array_io_str) nounwind

ST_1: StgValue_9 (7)  [1/1] 1.08ns  loc: array_io.c:64
:3  br label %1


 <State 2>: 2.39ns
ST_2: i (9)  [1/1] 0.00ns
:0  %i = phi i6 [ 0, %0 ], [ %i_1, %2 ]

ST_2: rem (10)  [1/1] 0.00ns  loc: array_io.c:64
:1  %rem = trunc i6 %i to i3

ST_2: exitcond (11)  [1/1] 1.31ns  loc: array_io.c:64
:2  %exitcond = icmp eq i6 %i, -32

ST_2: empty (12)  [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

ST_2: i_1 (13)  [1/1] 1.34ns  loc: array_io.c:64
:4  %i_1 = add i6 1, %i

ST_2: StgValue_15 (14)  [1/1] 0.00ns  loc: array_io.c:64
:5  br i1 %exitcond, label %3, label %2

ST_2: tmp (17)  [1/1] 0.00ns  loc: array_io.c:66
:1  %tmp = zext i3 %rem to i64

ST_2: acc_addr (18)  [1/1] 0.00ns  loc: array_io.c:66
:2  %acc_addr = getelementptr inbounds [8 x i32]* @acc, i64 0, i64 %tmp

ST_2: acc_load (19)  [2/2] 2.39ns  loc: array_io.c:66
:3  %acc_load = load i32* %acc_addr, align 4

ST_2: tmp_1 (20)  [1/1] 0.00ns  loc: array_io.c:66
:4  %tmp_1 = zext i6 %i to i64

ST_2: d_i_addr (21)  [1/1] 0.00ns  loc: array_io.c:66
:5  %d_i_addr = getelementptr [32 x i16]* %d_i, i64 0, i64 %tmp_1

ST_2: d_i_load (22)  [2/2] 2.39ns  loc: array_io.c:66
:6  %d_i_load = load i16* %d_i_addr, align 2

ST_2: StgValue_22 (32)  [1/1] 0.00ns  loc: array_io.c:69
:0  ret void


 <State 3>: 2.39ns
ST_3: acc_load (19)  [1/2] 2.39ns  loc: array_io.c:66
:3  %acc_load = load i32* %acc_addr, align 4

ST_3: d_i_load (22)  [1/2] 2.39ns  loc: array_io.c:66
:6  %d_i_load = load i16* %d_i_addr, align 2

ST_3: tmp_6 (24)  [1/1] 0.00ns  loc: array_io.c:66
:8  %tmp_6 = trunc i32 %acc_load to i16


 <State 4>: 1.70ns
ST_4: tmp_2 (23)  [1/1] 0.00ns  loc: array_io.c:66
:7  %tmp_2 = sext i16 %d_i_load to i32

ST_4: tmp_3 (25)  [1/1] 1.70ns  loc: array_io.c:66
:9  %tmp_3 = add nsw i32 %acc_load, %tmp_2

ST_4: tmp_4 (27)  [1/1] 1.46ns  loc: array_io.c:67
:11  %tmp_4 = add i16 %d_i_load, %tmp_6


 <State 5>: 2.39ns
ST_5: StgValue_29 (16)  [1/1] 0.00ns  loc: array_io.c:64
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind

ST_5: StgValue_30 (26)  [1/1] 2.39ns  loc: array_io.c:66
:10  store i32 %tmp_3, i32* %acc_addr, align 4

ST_5: d_o_addr (28)  [1/1] 0.00ns  loc: array_io.c:67
:12  %d_o_addr = getelementptr [32 x i16]* %d_o, i64 0, i64 %tmp_1

ST_5: StgValue_32 (29)  [1/1] 2.39ns  loc: array_io.c:67
:13  store i16 %tmp_4, i16* %d_o_addr, align 2

ST_5: StgValue_33 (30)  [1/1] 0.00ns  loc: array_io.c:64
:14  br label %1



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 1.08ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', array_io.c:64) [9]  (1.08 ns)

 <State 2>: 2.39ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', array_io.c:64) [9]  (0 ns)
	'getelementptr' operation ('acc_addr', array_io.c:66) [18]  (0 ns)
	'load' operation ('acc_load', array_io.c:66) on array 'acc' [19]  (2.39 ns)

 <State 3>: 2.39ns
The critical path consists of the following:
	'load' operation ('acc_load', array_io.c:66) on array 'acc' [19]  (2.39 ns)

 <State 4>: 1.7ns
The critical path consists of the following:
	'add' operation ('tmp_3', array_io.c:66) [25]  (1.7 ns)

 <State 5>: 2.39ns
The critical path consists of the following:
	'store' operation (array_io.c:66) of variable 'tmp_3', array_io.c:66 on array 'acc' [26]  (2.39 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
