-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
-- Date        : Tue Mar 26 12:55:14 2024
-- Host        : chipdev2.physik.uni-wuppertal.de running 64-bit unknown
-- Command     : write_vhdl -force -mode funcsim
--               /home/dcs/git/mopshub/Vivado/mopshub_readout/mopshub_readout/mopshub_readout.gen/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_sim_netlist.vhdl
-- Design      : mopshub_readout_bd_gig_ethernet_pcs_pma_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu9eg-ffvb1156-2-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer is
  port (
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : out STD_LOGIC;
    rxresetdone_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rxresetdone_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_10 is
  port (
    \sm_reset_tx_timer_clr0__0\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[2]\ : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sm_reset_tx_timer_clr013_out__0\ : in STD_LOGIC;
    sm_reset_tx_timer_clr_reg : in STD_LOGIC;
    sm_reset_tx_timer_sat : in STD_LOGIC;
    sm_reset_tx_timer_clr_reg_0 : in STD_LOGIC;
    gtwiz_reset_tx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.txuserrdy_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_10 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_10;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_10 is
  signal gtwiz_reset_userclk_tx_active_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  signal \^sm_reset_tx_timer_clr0__0\ : STD_LOGIC;
  signal sm_reset_tx_timer_clr_i_2_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  \sm_reset_tx_timer_clr0__0\ <= \^sm_reset_tx_timer_clr0__0\;
\FSM_sequential_sm_reset_tx[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_tx_timer_clr_reg,
      I1 => sm_reset_tx_timer_sat,
      I2 => gtwiz_reset_userclk_tx_active_sync,
      O => \^sm_reset_tx_timer_clr0__0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_userclk_tx_active_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
sm_reset_tx_timer_clr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFACF0AC00ACF"
    )
        port map (
      I0 => sm_reset_tx_timer_clr_i_2_n_0,
      I1 => sm_reset_tx_timer_clr_reg_0,
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(0),
      I5 => sm_reset_tx_timer_clr_reg,
      O => \FSM_sequential_sm_reset_tx_reg[1]\
    );
sm_reset_tx_timer_clr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF00008A800000"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \sm_reset_tx_timer_clr013_out__0\,
      I5 => gtwiz_reset_userclk_tx_active_sync,
      O => sm_reset_tx_timer_clr_i_2_n_0
    );
txuserrdy_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCCF00000008"
    )
        port map (
      I0 => \^sm_reset_tx_timer_clr0__0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => gtwiz_reset_tx_any_sync,
      I5 => \gen_gtwizard_gthe4.txuserrdy_int\,
      O => \FSM_sequential_sm_reset_tx_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_11 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_out_reg_0 : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]_0\ : out STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_sm_reset_rx_reg[0]\ : in STD_LOGIC;
    sm_reset_rx_timer_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_1\ : in STD_LOGIC;
    \p_0_in11_out__0\ : in STD_LOGIC;
    gtwiz_reset_rx_done_int_reg : in STD_LOGIC;
    gtwiz_reset_rx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.gtrxreset_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_11 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_11;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_11 is
  signal \FSM_sequential_sm_reset_rx[2]_i_3_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_sm_reset_rx_reg[1]\ : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal plllock_rx_sync : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sm_reset_rx_cdr_to_clr_i_3 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of sm_reset_rx_timer_clr_i_3 : label is "soft_lutpair91";
begin
  \FSM_sequential_sm_reset_rx_reg[1]\ <= \^fsm_sequential_sm_reset_rx_reg[1]\;
\FSM_sequential_sm_reset_rx[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B0FFFF00B00000"
    )
        port map (
      I0 => plllock_rx_sync,
      I1 => Q(0),
      I2 => sm_reset_rx_timer_sat,
      I3 => \FSM_sequential_sm_reset_rx_reg[0]_0\,
      I4 => Q(1),
      I5 => \FSM_sequential_sm_reset_rx_reg[0]_1\,
      O => \FSM_sequential_sm_reset_rx[2]_i_3_n_0\
    );
\FSM_sequential_sm_reset_rx_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_sm_reset_rx[2]_i_3_n_0\,
      I1 => \FSM_sequential_sm_reset_rx_reg[0]\,
      O => E(0),
      S => Q(2)
    );
gtrxreset_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F0000003E"
    )
        port map (
      I0 => \^fsm_sequential_sm_reset_rx_reg[1]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => gtwiz_reset_rx_any_sync,
      I5 => \gen_gtwizard_gthe4.gtrxreset_int\,
      O => \FSM_sequential_sm_reset_rx_reg[1]_0\
    );
gtwiz_reset_rx_done_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF77FF00800080"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => \p_0_in11_out__0\,
      I3 => Q(0),
      I4 => plllock_rx_sync,
      I5 => gtwiz_reset_rx_done_int_reg,
      O => \FSM_sequential_sm_reset_rx_reg[2]\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta_reg_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => plllock_rx_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
sm_reset_rx_cdr_to_clr_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(1),
      I1 => plllock_rx_sync,
      I2 => sm_reset_rx_timer_sat,
      I3 => \FSM_sequential_sm_reset_rx_reg[0]_0\,
      O => \^fsm_sequential_sm_reset_rx_reg[1]\
    );
sm_reset_rx_timer_clr_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => plllock_rx_sync,
      I1 => Q(0),
      I2 => sm_reset_rx_timer_sat,
      I3 => \FSM_sequential_sm_reset_rx_reg[0]_0\,
      O => i_in_out_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_12 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_out_reg_0 : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[1]\ : out STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gtwiz_reset_tx_done_int0__0\ : in STD_LOGIC;
    \sm_reset_tx_timer_clr0__0\ : in STD_LOGIC;
    sm_reset_tx_timer_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]_1\ : in STD_LOGIC;
    gtwiz_reset_tx_done_int_reg : in STD_LOGIC;
    gtwiz_reset_tx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.gttxreset_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_12 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_12;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_12 is
  signal \FSM_sequential_sm_reset_tx[2]_i_3_n_0\ : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal plllock_tx_sync : STD_LOGIC;
  signal \sm_reset_tx_timer_clr012_out__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of gttxreset_out_i_2 : label is "soft_lutpair92";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
  attribute SOFT_HLUTNM of sm_reset_tx_timer_clr_i_3 : label is "soft_lutpair92";
begin
\FSM_sequential_sm_reset_tx[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \FSM_sequential_sm_reset_tx[2]_i_3_n_0\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => \gtwiz_reset_tx_done_int0__0\,
      I4 => Q(0),
      I5 => \sm_reset_tx_timer_clr0__0\,
      O => E(0)
    );
\FSM_sequential_sm_reset_tx[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B0FFFF00B00000"
    )
        port map (
      I0 => plllock_tx_sync,
      I1 => Q(0),
      I2 => sm_reset_tx_timer_sat,
      I3 => \FSM_sequential_sm_reset_tx_reg[0]_0\,
      I4 => Q(1),
      I5 => \FSM_sequential_sm_reset_tx_reg[0]_1\,
      O => \FSM_sequential_sm_reset_tx[2]_i_3_n_0\
    );
gttxreset_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F0000003C"
    )
        port map (
      I0 => \sm_reset_tx_timer_clr012_out__0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => gtwiz_reset_tx_any_sync,
      I5 => \gen_gtwizard_gthe4.gttxreset_int\,
      O => \FSM_sequential_sm_reset_tx_reg[1]\
    );
gttxreset_out_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_sm_reset_tx_reg[0]_0\,
      I1 => sm_reset_tx_timer_sat,
      I2 => plllock_tx_sync,
      O => \sm_reset_tx_timer_clr012_out__0\
    );
gtwiz_reset_tx_done_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFFF00008080"
    )
        port map (
      I0 => \gtwiz_reset_tx_done_int0__0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => plllock_tx_sync,
      I4 => Q(1),
      I5 => gtwiz_reset_tx_done_int_reg,
      O => \FSM_sequential_sm_reset_tx_reg[0]\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta_reg_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => plllock_tx_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
sm_reset_tx_timer_clr_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => plllock_tx_sync,
      I1 => Q(0),
      I2 => sm_reset_tx_timer_sat,
      I3 => \FSM_sequential_sm_reset_tx_reg[0]_0\,
      O => i_in_out_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_13 is
  port (
    i_in_out_reg_0 : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[2]\ : out STD_LOGIC;
    rxcdrlock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sm_reset_rx_cdr_to_sat : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sm_reset_rx_cdr_to_clr_reg : in STD_LOGIC;
    sm_reset_rx_cdr_to_clr : in STD_LOGIC;
    gtwiz_reset_rx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.rxprogdivreset_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_13 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_13;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_13 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal \^i_in_out_reg_0\ : STD_LOGIC;
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal \sm_reset_rx_cdr_to_clr0__0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  i_in_out_reg_0 <= \^i_in_out_reg_0\;
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rxcdrlock_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \^i_in_out_reg_0\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
rxprogdivreset_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF700000330"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_clr0__0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => gtwiz_reset_rx_any_sync,
      I5 => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      O => \FSM_sequential_sm_reset_rx_reg[2]\
    );
sm_reset_rx_cdr_to_clr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3FFF02023303"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_clr0__0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => sm_reset_rx_cdr_to_clr_reg,
      I4 => Q(2),
      I5 => sm_reset_rx_cdr_to_clr,
      O => \FSM_sequential_sm_reset_rx_reg[1]\
    );
sm_reset_rx_cdr_to_clr_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_sat,
      I1 => \^i_in_out_reg_0\,
      O => \sm_reset_rx_cdr_to_clr0__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_22 is
  port (
    drprst_in_sync : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_22 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_22;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_22 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => drprst_in_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_25 is
  port (
    i_in_out_reg_0 : out STD_LOGIC;
    \cpll_cal_state_reg[0]\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cal_on_tx_reset_in_sync : in STD_LOGIC;
    USER_CPLLLOCK_OUT_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_25 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_25;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_25 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal \^i_in_out_reg_0\ : STD_LOGIC;
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  i_in_out_reg_0 <= \^i_in_out_reg_0\;
USER_CPLLLOCK_OUT_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => Q(0),
      I1 => \^i_in_out_reg_0\,
      I2 => cal_on_tx_reset_in_sync,
      I3 => Q(1),
      I4 => USER_CPLLLOCK_OUT_reg,
      O => \cpll_cal_state_reg[0]\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \^i_in_out_reg_0\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_26 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclksel_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_26 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_26;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_26 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  signal user_txoutclksel_sync : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => user_txoutclksel_sync(0),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => txoutclksel_int(0),
      I1 => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0]\,
      I2 => user_txoutclksel_sync(0),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_27 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_27 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_27;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_27 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  signal user_txoutclksel_sync : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => user_txoutclksel_sync(1),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => user_txoutclksel_sync(1),
      I1 => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1]\,
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_28 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclksel_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_28 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_28;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_28 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  signal user_txoutclksel_sync : STD_LOGIC_VECTOR ( 2 to 2 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => user_txoutclksel_sync(2),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => txoutclksel_int(0),
      I1 => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\,
      I2 => user_txoutclksel_sync(2),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_29 is
  port (
    \cpll_cal_state_reg[15]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    i_in_meta_reg_0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    cal_on_tx_reset_in_sync : in STD_LOGIC;
    freq_counter_rst_reg : in STD_LOGIC;
    freq_counter_rst_reg_0 : in STD_LOGIC;
    \cpll_cal_state_reg[29]\ : in STD_LOGIC;
    freq_counter_rst_reg_1 : in STD_LOGIC;
    \cpll_cal_state_reg[20]\ : in STD_LOGIC;
    \cal_fail_store__0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_29 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_29;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_29 is
  signal freq_counter_rst_i_2_n_0 : STD_LOGIC;
  signal gthe4_txprgdivresetdone_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cpll_cal_state[30]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \cpll_cal_state[31]_i_1\ : label is "soft_lutpair63";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\cpll_cal_state[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => gthe4_txprgdivresetdone_sync,
      I1 => Q(3),
      I2 => \cpll_cal_state_reg[29]\,
      I3 => Q(2),
      O => D(0)
    );
\cpll_cal_state[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => Q(3),
      I1 => gthe4_txprgdivresetdone_sync,
      I2 => \cpll_cal_state_reg[20]\,
      I3 => Q(4),
      O => D(1)
    );
\cpll_cal_state[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => gthe4_txprgdivresetdone_sync,
      I1 => Q(6),
      I2 => \cpll_cal_state_reg[29]\,
      I3 => Q(5),
      O => D(2)
    );
\cpll_cal_state[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => Q(7),
      I1 => gthe4_txprgdivresetdone_sync,
      I2 => Q(6),
      I3 => \cal_fail_store__0\,
      O => D(3)
    );
\cpll_cal_state[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => Q(8),
      I1 => gthe4_txprgdivresetdone_sync,
      I2 => Q(6),
      I3 => \cal_fail_store__0\,
      O => D(4)
    );
freq_counter_rst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFE30003232"
    )
        port map (
      I0 => Q(1),
      I1 => cal_on_tx_reset_in_sync,
      I2 => Q(0),
      I3 => freq_counter_rst_reg,
      I4 => freq_counter_rst_i_2_n_0,
      I5 => freq_counter_rst_reg_0,
      O => \cpll_cal_state_reg[15]\
    );
freq_counter_rst_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => freq_counter_rst_reg_1,
      I1 => Q(1),
      I2 => Q(3),
      I3 => gthe4_txprgdivresetdone_sync,
      O => freq_counter_rst_i_2_n_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta_reg_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gthe4_txprgdivresetdone_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_3 is
  port (
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : out STD_LOGIC;
    txresetdone_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_3 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_3;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_3 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => txresetdone_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_30 is
  port (
    txprogdivreset_int_reg : out STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprogdivreset_int : in STD_LOGIC;
    \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_30 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_30;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_30 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal user_txprogdivreset_sync : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta_reg_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => user_txprogdivreset_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => txprogdivreset_int,
      I1 => \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg\,
      I2 => user_txprogdivreset_sync,
      O => txprogdivreset_int_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_4 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtpowergood_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_sm_reset_all_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_sm_reset_all_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_4 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_4;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_4 is
  signal gtpowergood_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\FSM_sequential_sm_reset_all[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF0FAF00CFFFCFFF"
    )
        port map (
      I0 => gtpowergood_sync,
      I1 => \FSM_sequential_sm_reset_all_reg[0]\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => \FSM_sequential_sm_reset_all_reg[0]_0\,
      I5 => Q(1),
      O => E(0)
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtpowergood_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtpowergood_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_5 is
  port (
    gtwiz_reset_rx_datapath_dly : out STD_LOGIC;
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_5 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_5;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_5 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_rx_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_6 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sm_reset_rx_pll_timer_sat_reg : out STD_LOGIC;
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_0_in11_out__0\ : in STD_LOGIC;
    sm_reset_rx_pll_timer_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx[2]_i_3\ : in STD_LOGIC;
    gtwiz_reset_rx_datapath_dly : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_6 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_6;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_6 is
  signal gtwiz_reset_rx_pll_and_datapath_dly : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_rx[0]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_rx[1]_i_1\ : label is "soft_lutpair88";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\FSM_sequential_sm_reset_rx[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD769976"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => gtwiz_reset_rx_pll_and_datapath_dly,
      I3 => Q(1),
      I4 => \p_0_in11_out__0\,
      O => D(0)
    );
\FSM_sequential_sm_reset_rx[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFF511"
    )
        port map (
      I0 => Q(2),
      I1 => gtwiz_reset_rx_pll_and_datapath_dly,
      I2 => \p_0_in11_out__0\,
      I3 => Q(1),
      I4 => Q(0),
      O => D(1)
    );
\FSM_sequential_sm_reset_rx[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2F2F20"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_sat,
      I1 => \FSM_sequential_sm_reset_rx[2]_i_3\,
      I2 => Q(0),
      I3 => gtwiz_reset_rx_pll_and_datapath_dly,
      I4 => gtwiz_reset_rx_datapath_dly,
      O => sm_reset_rx_pll_timer_sat_reg
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_rx_pll_and_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_7 is
  port (
    gtwiz_reset_tx_datapath_dly : out STD_LOGIC;
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_7 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_7;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_7 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_tx_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_8 is
  port (
    sm_reset_tx_pll_timer_sat_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sm_reset_tx_pll_timer_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx[2]_i_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtwiz_reset_tx_datapath_dly : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_8 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_8;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_8 is
  signal gtwiz_reset_tx_pll_and_datapath_dly : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_tx[0]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_tx[1]_i_1\ : label is "soft_lutpair89";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\FSM_sequential_sm_reset_tx[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F3E"
    )
        port map (
      I0 => gtwiz_reset_tx_pll_and_datapath_dly,
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      O => D(0)
    );
\FSM_sequential_sm_reset_tx[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55AB"
    )
        port map (
      I0 => Q(0),
      I1 => gtwiz_reset_tx_pll_and_datapath_dly,
      I2 => Q(2),
      I3 => Q(1),
      O => D(1)
    );
\FSM_sequential_sm_reset_tx[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2F2F20"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_sat,
      I1 => \FSM_sequential_sm_reset_tx[2]_i_3\,
      I2 => Q(0),
      I3 => gtwiz_reset_tx_pll_and_datapath_dly,
      I4 => gtwiz_reset_tx_datapath_dly,
      O => sm_reset_tx_pll_timer_sat_reg
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_tx_pll_and_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_9 is
  port (
    \FSM_sequential_sm_reset_rx_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_0\ : out STD_LOGIC;
    gtwiz_userclk_rx_active_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in11_out__0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sm_reset_rx_cdr_to_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_1\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : in STD_LOGIC;
    sm_reset_rx_timer_clr_reg : in STD_LOGIC;
    sm_reset_rx_timer_sat : in STD_LOGIC;
    sm_reset_rx_timer_clr_reg_0 : in STD_LOGIC;
    gtwiz_reset_rx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.rxuserrdy_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_9 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_9;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_9 is
  signal gtwiz_reset_userclk_rx_active_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal \sm_reset_rx_timer_clr0__0\ : STD_LOGIC;
  signal sm_reset_rx_timer_clr_i_2_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of rxuserrdy_out_i_2 : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of sm_reset_rx_timer_clr_i_2 : label is "soft_lutpair90";
begin
\FSM_sequential_sm_reset_rx[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB30BB30BB3088"
    )
        port map (
      I0 => \p_0_in11_out__0\,
      I1 => Q(1),
      I2 => \sm_reset_rx_timer_clr0__0\,
      I3 => Q(0),
      I4 => sm_reset_rx_cdr_to_sat,
      I5 => \FSM_sequential_sm_reset_rx_reg[0]_1\,
      O => \FSM_sequential_sm_reset_rx_reg[1]\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_userclk_rx_active_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_userclk_rx_active_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
rxuserrdy_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEDED00000800"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \sm_reset_rx_timer_clr0__0\,
      I4 => gtwiz_reset_rx_any_sync,
      I5 => \gen_gtwizard_gthe4.rxuserrdy_int\,
      O => \FSM_sequential_sm_reset_rx_reg[0]_0\
    );
rxuserrdy_out_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_rx_timer_clr_reg,
      I1 => sm_reset_rx_timer_sat,
      I2 => gtwiz_reset_userclk_rx_active_sync,
      O => \sm_reset_rx_timer_clr0__0\
    );
sm_reset_rx_timer_clr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAFCCFF0AA0CC0F"
    )
        port map (
      I0 => sm_reset_rx_timer_clr_i_2_n_0,
      I1 => sm_reset_rx_timer_clr_reg_0,
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => sm_reset_rx_timer_clr_reg,
      O => \FSM_sequential_sm_reset_rx_reg[0]\
    );
sm_reset_rx_timer_clr_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B000800"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      I1 => Q(1),
      I2 => sm_reset_rx_timer_clr_reg,
      I3 => sm_reset_rx_timer_sat,
      I4 => gtwiz_reset_userclk_rx_active_sync,
      O => sm_reset_rx_timer_clr_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gte4_drp_arb is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cal_on_tx_drdy : out STD_LOGIC;
    DEN_O : out STD_LOGIC;
    DWE_O : out STD_LOGIC;
    DADDR_O : out STD_LOGIC_VECTOR ( 6 downto 0 );
    DI_O : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprst_in_sync : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    DO_I : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cal_on_tx_drpen_out : in STD_LOGIC;
    \addr_i_reg[27]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \data_i_reg[47]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cal_on_tx_drpwe_out : in STD_LOGIC;
    \gen_gtwizard_gthe4.drprdy_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gte4_drp_arb : entity is "gtwizard_ultrascale_v1_7_9_gte4_drp_arb";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gte4_drp_arb;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gte4_drp_arb is
  signal B : STD_LOGIC_VECTOR ( 0 to 0 );
  signal CEB2 : STD_LOGIC;
  signal \DADDR_O[7]_i_1_n_0\ : STD_LOGIC;
  signal DEN_O_i_1_n_0 : STD_LOGIC;
  signal DEN_O_i_2_n_0 : STD_LOGIC;
  signal \DI_O[15]_i_1_n_0\ : STD_LOGIC;
  signal DO_USR_O0 : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal \DRDY_USR_O[2]_i_1_n_0\ : STD_LOGIC;
  signal \DRDY_USR_O[2]_i_2_n_0\ : STD_LOGIC;
  signal addr_i : STD_LOGIC_VECTOR ( 27 downto 21 );
  signal arb_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \arb_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \arb_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \arb_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \arb_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \^cal_on_tx_drdy\ : STD_LOGIC;
  signal daddr : STD_LOGIC;
  signal daddr0 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \daddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \daddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \daddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \daddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \daddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \daddr_reg_n_0_[6]\ : STD_LOGIC;
  signal \daddr_reg_n_0_[7]\ : STD_LOGIC;
  signal data_i : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal di : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \di[0]_i_1_n_0\ : STD_LOGIC;
  signal \di[10]_i_1_n_0\ : STD_LOGIC;
  signal \di[11]_i_1_n_0\ : STD_LOGIC;
  signal \di[12]_i_1_n_0\ : STD_LOGIC;
  signal \di[13]_i_1_n_0\ : STD_LOGIC;
  signal \di[14]_i_1_n_0\ : STD_LOGIC;
  signal \di[15]_i_1_n_0\ : STD_LOGIC;
  signal \di[1]_i_1_n_0\ : STD_LOGIC;
  signal \di[2]_i_1_n_0\ : STD_LOGIC;
  signal \di[3]_i_1_n_0\ : STD_LOGIC;
  signal \di[4]_i_1_n_0\ : STD_LOGIC;
  signal \di[5]_i_1_n_0\ : STD_LOGIC;
  signal \di[6]_i_1_n_0\ : STD_LOGIC;
  signal \di[7]_i_1_n_0\ : STD_LOGIC;
  signal \di[8]_i_1_n_0\ : STD_LOGIC;
  signal \di[9]_i_1_n_0\ : STD_LOGIC;
  signal done_i_1_n_0 : STD_LOGIC;
  signal done_i_2_n_0 : STD_LOGIC;
  signal done_i_3_n_0 : STD_LOGIC;
  signal done_reg_n_0 : STD_LOGIC;
  signal drp_state : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \drp_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[5]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[6]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[6]_i_3_n_0\ : STD_LOGIC;
  signal \drp_state[6]_i_4_n_0\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[6]\ : STD_LOGIC;
  signal en : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \en[2]_i_2_n_0\ : STD_LOGIC;
  signal idx : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \idx[0]_i_2_n_0\ : STD_LOGIC;
  signal \idx[1]_i_1_n_0\ : STD_LOGIC;
  signal \idx_reg[0]__0_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 47 to 47 );
  signal rd_i_1_n_0 : STD_LOGIC;
  signal rd_reg_n_0 : STD_LOGIC;
  signal timeout_cntr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \timeout_cntr[5]_i_2_n_0\ : STD_LOGIC;
  signal \timeout_cntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \timeout_cntr[7]_i_3_n_0\ : STD_LOGIC;
  signal \timeout_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[7]\ : STD_LOGIC;
  signal we : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \we[2]_i_1_n_0\ : STD_LOGIC;
  signal \we_reg_n_0_[2]\ : STD_LOGIC;
  signal wr : STD_LOGIC;
  signal wr_i_2_n_0 : STD_LOGIC;
  signal wr_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DRDY_USR_O[2]_i_2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \daddr[1]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \daddr[2]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \daddr[3]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \daddr[4]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \daddr[5]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \daddr[6]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \daddr[7]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \di[10]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \di[11]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \di[12]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \di[13]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \di[14]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \di[15]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \di[1]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \di[2]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \di[3]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \di[4]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \di[5]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \di[6]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \di[7]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \di[8]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \di[9]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of done_i_2 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \drp_state[1]_i_2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \drp_state[4]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \drp_state[4]_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \drp_state[5]_i_2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \drp_state[6]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \en[2]_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \idx[0]__0_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \idx[0]_i_2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \idx[1]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of rd_i_1 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \timeout_cntr[0]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \timeout_cntr[1]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \timeout_cntr[2]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \timeout_cntr[6]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \timeout_cntr[7]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \timeout_cntr[7]_i_3\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \we[2]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of wr_i_2 : label is "soft_lutpair44";
begin
  cal_on_tx_drdy <= \^cal_on_tx_drdy\;
\DADDR_O[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010000"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => \drp_state_reg_n_0_[6]\,
      I4 => \drp_state_reg_n_0_[4]\,
      I5 => \drp_state_reg_n_0_[1]\,
      O => \DADDR_O[7]_i_1_n_0\
    );
\DADDR_O_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[7]_i_1_n_0\,
      D => \daddr_reg_n_0_[1]\,
      Q => DADDR_O(0),
      R => drprst_in_sync
    );
\DADDR_O_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[7]_i_1_n_0\,
      D => \daddr_reg_n_0_[2]\,
      Q => DADDR_O(1),
      R => drprst_in_sync
    );
\DADDR_O_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[7]_i_1_n_0\,
      D => \daddr_reg_n_0_[3]\,
      Q => DADDR_O(2),
      R => drprst_in_sync
    );
\DADDR_O_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[7]_i_1_n_0\,
      D => \daddr_reg_n_0_[4]\,
      Q => DADDR_O(3),
      R => drprst_in_sync
    );
\DADDR_O_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[7]_i_1_n_0\,
      D => \daddr_reg_n_0_[5]\,
      Q => DADDR_O(4),
      R => drprst_in_sync
    );
\DADDR_O_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[7]_i_1_n_0\,
      D => \daddr_reg_n_0_[6]\,
      Q => DADDR_O(5),
      R => drprst_in_sync
    );
\DADDR_O_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[7]_i_1_n_0\,
      D => \daddr_reg_n_0_[7]\,
      Q => DADDR_O(6),
      R => drprst_in_sync
    );
DEN_O_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000116"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => \drp_state_reg_n_0_[1]\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \drp_state_reg_n_0_[6]\,
      I5 => \drp_state_reg_n_0_[0]\,
      O => DEN_O_i_1_n_0
    );
DEN_O_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \drp_state_reg_n_0_[5]\,
      I1 => \drp_state_reg_n_0_[2]\,
      O => DEN_O_i_2_n_0
    );
DEN_O_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => DEN_O_i_1_n_0,
      D => DEN_O_i_2_n_0,
      Q => DEN_O,
      R => drprst_in_sync
    );
\DI_O[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \drp_state_reg_n_0_[1]\,
      I1 => \drp_state_reg_n_0_[4]\,
      I2 => \drp_state_reg_n_0_[2]\,
      I3 => \drp_state_reg_n_0_[5]\,
      I4 => \drp_state_reg_n_0_[0]\,
      I5 => \drp_state_reg_n_0_[6]\,
      O => \DI_O[15]_i_1_n_0\
    );
\DI_O_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(0),
      Q => DI_O(0),
      R => drprst_in_sync
    );
\DI_O_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(10),
      Q => DI_O(10),
      R => drprst_in_sync
    );
\DI_O_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(11),
      Q => DI_O(11),
      R => drprst_in_sync
    );
\DI_O_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(12),
      Q => DI_O(12),
      R => drprst_in_sync
    );
\DI_O_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(13),
      Q => DI_O(13),
      R => drprst_in_sync
    );
\DI_O_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(14),
      Q => DI_O(14),
      R => drprst_in_sync
    );
\DI_O_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(15),
      Q => DI_O(15),
      R => drprst_in_sync
    );
\DI_O_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(1),
      Q => DI_O(1),
      R => drprst_in_sync
    );
\DI_O_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(2),
      Q => DI_O(2),
      R => drprst_in_sync
    );
\DI_O_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(3),
      Q => DI_O(3),
      R => drprst_in_sync
    );
\DI_O_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(4),
      Q => DI_O(4),
      R => drprst_in_sync
    );
\DI_O_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(5),
      Q => DI_O(5),
      R => drprst_in_sync
    );
\DI_O_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(6),
      Q => DI_O(6),
      R => drprst_in_sync
    );
\DI_O_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(7),
      Q => DI_O(7),
      R => drprst_in_sync
    );
\DI_O_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(8),
      Q => DI_O(8),
      R => drprst_in_sync
    );
\DI_O_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(9),
      Q => DI_O(9),
      R => drprst_in_sync
    );
\DO_USR_O[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \arb_state_reg_n_0_[0]\,
      I1 => \arb_state_reg_n_0_[3]\,
      I2 => \arb_state_reg_n_0_[2]\,
      I3 => \arb_state_reg_n_0_[1]\,
      I4 => \idx_reg[0]__0_n_0\,
      I5 => idx(1),
      O => p_0_in(47)
    );
\DO_USR_O_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(32),
      Q => Q(0),
      R => drprst_in_sync
    );
\DO_USR_O_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(33),
      Q => Q(1),
      R => drprst_in_sync
    );
\DO_USR_O_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(34),
      Q => Q(2),
      R => drprst_in_sync
    );
\DO_USR_O_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(35),
      Q => Q(3),
      R => drprst_in_sync
    );
\DO_USR_O_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(36),
      Q => Q(4),
      R => drprst_in_sync
    );
\DO_USR_O_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(37),
      Q => Q(5),
      R => drprst_in_sync
    );
\DO_USR_O_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(38),
      Q => Q(6),
      R => drprst_in_sync
    );
\DO_USR_O_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(39),
      Q => Q(7),
      R => drprst_in_sync
    );
\DO_USR_O_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(40),
      Q => Q(8),
      R => drprst_in_sync
    );
\DO_USR_O_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(41),
      Q => Q(9),
      R => drprst_in_sync
    );
\DO_USR_O_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(42),
      Q => Q(10),
      R => drprst_in_sync
    );
\DO_USR_O_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(43),
      Q => Q(11),
      R => drprst_in_sync
    );
\DO_USR_O_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(44),
      Q => Q(12),
      R => drprst_in_sync
    );
\DO_USR_O_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(45),
      Q => Q(13),
      R => drprst_in_sync
    );
\DO_USR_O_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(46),
      Q => Q(14),
      R => drprst_in_sync
    );
\DO_USR_O_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(47),
      Q => Q(15),
      R => drprst_in_sync
    );
\DRDY_USR_O[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000010"
    )
        port map (
      I0 => \DRDY_USR_O[2]_i_2_n_0\,
      I1 => \arb_state_reg_n_0_[1]\,
      I2 => \arb_state_reg_n_0_[2]\,
      I3 => \arb_state_reg_n_0_[3]\,
      I4 => \arb_state_reg_n_0_[0]\,
      I5 => \^cal_on_tx_drdy\,
      O => \DRDY_USR_O[2]_i_1_n_0\
    );
\DRDY_USR_O[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => idx(0),
      I1 => idx(1),
      O => \DRDY_USR_O[2]_i_2_n_0\
    );
\DRDY_USR_O_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \DRDY_USR_O[2]_i_1_n_0\,
      Q => \^cal_on_tx_drdy\,
      R => drprst_in_sync
    );
DWE_O_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => DEN_O_i_1_n_0,
      D => \drp_state_reg_n_0_[4]\,
      Q => DWE_O,
      R => drprst_in_sync
    );
\addr_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(0),
      Q => addr_i(21),
      R => drprst_in_sync
    );
\addr_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(1),
      Q => addr_i(22),
      R => drprst_in_sync
    );
\addr_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(2),
      Q => addr_i(23),
      R => drprst_in_sync
    );
\addr_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(3),
      Q => addr_i(24),
      R => drprst_in_sync
    );
\addr_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(4),
      Q => addr_i(25),
      R => drprst_in_sync
    );
\addr_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(5),
      Q => addr_i(26),
      R => drprst_in_sync
    );
\addr_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(6),
      Q => addr_i(27),
      R => drprst_in_sync
    );
\arb_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEB"
    )
        port map (
      I0 => \arb_state_reg_n_0_[3]\,
      I1 => \arb_state_reg_n_0_[0]\,
      I2 => \arb_state_reg_n_0_[2]\,
      I3 => \arb_state_reg_n_0_[1]\,
      O => arb_state(0)
    );
\arb_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \arb_state_reg_n_0_[0]\,
      I1 => \arb_state_reg_n_0_[3]\,
      I2 => done_reg_n_0,
      I3 => \arb_state_reg_n_0_[2]\,
      I4 => \arb_state_reg_n_0_[1]\,
      I5 => daddr,
      O => arb_state(1)
    );
\arb_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \arb_state_reg_n_0_[1]\,
      I1 => done_reg_n_0,
      I2 => \arb_state_reg_n_0_[2]\,
      I3 => \arb_state_reg_n_0_[3]\,
      I4 => \arb_state_reg_n_0_[0]\,
      O => arb_state(2)
    );
\arb_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000F00000700"
    )
        port map (
      I0 => en(2),
      I1 => idx(1),
      I2 => \arb_state_reg_n_0_[3]\,
      I3 => \arb_state_reg_n_0_[0]\,
      I4 => \arb_state_reg_n_0_[1]\,
      I5 => \arb_state_reg_n_0_[2]\,
      O => arb_state(3)
    );
\arb_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => arb_state(0),
      Q => \arb_state_reg_n_0_[0]\,
      S => drprst_in_sync
    );
\arb_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => arb_state(1),
      Q => \arb_state_reg_n_0_[1]\,
      R => drprst_in_sync
    );
\arb_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => arb_state(2),
      Q => \arb_state_reg_n_0_[2]\,
      R => drprst_in_sync
    );
\arb_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => arb_state(3),
      Q => \arb_state_reg_n_0_[3]\,
      R => drprst_in_sync
    );
\daddr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_i(21),
      I1 => idx(0),
      O => daddr0(1)
    );
\daddr[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_i(22),
      I1 => idx(0),
      O => daddr0(2)
    );
\daddr[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_i(23),
      I1 => idx(0),
      O => daddr0(3)
    );
\daddr[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_i(24),
      I1 => idx(0),
      O => daddr0(4)
    );
\daddr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_i(25),
      I1 => idx(0),
      O => daddr0(5)
    );
\daddr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_i(26),
      I1 => idx(0),
      O => daddr0(6)
    );
\daddr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \arb_state_reg_n_0_[2]\,
      I1 => \arb_state_reg_n_0_[1]\,
      I2 => \arb_state_reg_n_0_[0]\,
      I3 => \arb_state_reg_n_0_[3]\,
      I4 => idx(1),
      I5 => en(2),
      O => daddr
    );
\daddr[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_i(27),
      I1 => idx(0),
      O => daddr0(7)
    );
\daddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(1),
      Q => \daddr_reg_n_0_[1]\,
      R => drprst_in_sync
    );
\daddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(2),
      Q => \daddr_reg_n_0_[2]\,
      R => drprst_in_sync
    );
\daddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(3),
      Q => \daddr_reg_n_0_[3]\,
      R => drprst_in_sync
    );
\daddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(4),
      Q => \daddr_reg_n_0_[4]\,
      R => drprst_in_sync
    );
\daddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(5),
      Q => \daddr_reg_n_0_[5]\,
      R => drprst_in_sync
    );
\daddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(6),
      Q => \daddr_reg_n_0_[6]\,
      R => drprst_in_sync
    );
\daddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(7),
      Q => \daddr_reg_n_0_[7]\,
      R => drprst_in_sync
    );
\data_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(0),
      Q => data_i(32),
      R => drprst_in_sync
    );
\data_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(1),
      Q => data_i(33),
      R => drprst_in_sync
    );
\data_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(2),
      Q => data_i(34),
      R => drprst_in_sync
    );
\data_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(3),
      Q => data_i(35),
      R => drprst_in_sync
    );
\data_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(4),
      Q => data_i(36),
      R => drprst_in_sync
    );
\data_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(5),
      Q => data_i(37),
      R => drprst_in_sync
    );
\data_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(6),
      Q => data_i(38),
      R => drprst_in_sync
    );
\data_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(7),
      Q => data_i(39),
      R => drprst_in_sync
    );
\data_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(8),
      Q => data_i(40),
      R => drprst_in_sync
    );
\data_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(9),
      Q => data_i(41),
      R => drprst_in_sync
    );
\data_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(10),
      Q => data_i(42),
      R => drprst_in_sync
    );
\data_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(11),
      Q => data_i(43),
      R => drprst_in_sync
    );
\data_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(12),
      Q => data_i(44),
      R => drprst_in_sync
    );
\data_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(13),
      Q => data_i(45),
      R => drprst_in_sync
    );
\data_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(14),
      Q => data_i(46),
      R => drprst_in_sync
    );
\data_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(15),
      Q => data_i(47),
      R => drprst_in_sync
    );
\di[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(32),
      I1 => idx(0),
      O => \di[0]_i_1_n_0\
    );
\di[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(42),
      I1 => idx(0),
      O => \di[10]_i_1_n_0\
    );
\di[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(43),
      I1 => idx(0),
      O => \di[11]_i_1_n_0\
    );
\di[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(44),
      I1 => idx(0),
      O => \di[12]_i_1_n_0\
    );
\di[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(45),
      I1 => idx(0),
      O => \di[13]_i_1_n_0\
    );
\di[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(46),
      I1 => idx(0),
      O => \di[14]_i_1_n_0\
    );
\di[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(47),
      I1 => idx(0),
      O => \di[15]_i_1_n_0\
    );
\di[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(33),
      I1 => idx(0),
      O => \di[1]_i_1_n_0\
    );
\di[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(34),
      I1 => idx(0),
      O => \di[2]_i_1_n_0\
    );
\di[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(35),
      I1 => idx(0),
      O => \di[3]_i_1_n_0\
    );
\di[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(36),
      I1 => idx(0),
      O => \di[4]_i_1_n_0\
    );
\di[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(37),
      I1 => idx(0),
      O => \di[5]_i_1_n_0\
    );
\di[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(38),
      I1 => idx(0),
      O => \di[6]_i_1_n_0\
    );
\di[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(39),
      I1 => idx(0),
      O => \di[7]_i_1_n_0\
    );
\di[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(40),
      I1 => idx(0),
      O => \di[8]_i_1_n_0\
    );
\di[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(41),
      I1 => idx(0),
      O => \di[9]_i_1_n_0\
    );
\di_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[0]_i_1_n_0\,
      Q => di(0),
      R => drprst_in_sync
    );
\di_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[10]_i_1_n_0\,
      Q => di(10),
      R => drprst_in_sync
    );
\di_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[11]_i_1_n_0\,
      Q => di(11),
      R => drprst_in_sync
    );
\di_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[12]_i_1_n_0\,
      Q => di(12),
      R => drprst_in_sync
    );
\di_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[13]_i_1_n_0\,
      Q => di(13),
      R => drprst_in_sync
    );
\di_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[14]_i_1_n_0\,
      Q => di(14),
      R => drprst_in_sync
    );
\di_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[15]_i_1_n_0\,
      Q => di(15),
      R => drprst_in_sync
    );
\di_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[1]_i_1_n_0\,
      Q => di(1),
      R => drprst_in_sync
    );
\di_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[2]_i_1_n_0\,
      Q => di(2),
      R => drprst_in_sync
    );
\di_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[3]_i_1_n_0\,
      Q => di(3),
      R => drprst_in_sync
    );
\di_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[4]_i_1_n_0\,
      Q => di(4),
      R => drprst_in_sync
    );
\di_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[5]_i_1_n_0\,
      Q => di(5),
      R => drprst_in_sync
    );
\di_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[6]_i_1_n_0\,
      Q => di(6),
      R => drprst_in_sync
    );
\di_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[7]_i_1_n_0\,
      Q => di(7),
      R => drprst_in_sync
    );
\di_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[8]_i_1_n_0\,
      Q => di(8),
      R => drprst_in_sync
    );
\di_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[9]_i_1_n_0\,
      Q => di(9),
      R => drprst_in_sync
    );
\do_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(0),
      Q => DO_USR_O0(32),
      R => drprst_in_sync
    );
\do_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(10),
      Q => DO_USR_O0(42),
      R => drprst_in_sync
    );
\do_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(11),
      Q => DO_USR_O0(43),
      R => drprst_in_sync
    );
\do_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(12),
      Q => DO_USR_O0(44),
      R => drprst_in_sync
    );
\do_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(13),
      Q => DO_USR_O0(45),
      R => drprst_in_sync
    );
\do_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(14),
      Q => DO_USR_O0(46),
      R => drprst_in_sync
    );
\do_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(15),
      Q => DO_USR_O0(47),
      R => drprst_in_sync
    );
\do_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(1),
      Q => DO_USR_O0(33),
      R => drprst_in_sync
    );
\do_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(2),
      Q => DO_USR_O0(34),
      R => drprst_in_sync
    );
\do_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(3),
      Q => DO_USR_O0(35),
      R => drprst_in_sync
    );
\do_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(4),
      Q => DO_USR_O0(36),
      R => drprst_in_sync
    );
\do_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(5),
      Q => DO_USR_O0(37),
      R => drprst_in_sync
    );
\do_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(6),
      Q => DO_USR_O0(38),
      R => drprst_in_sync
    );
\do_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(7),
      Q => DO_USR_O0(39),
      R => drprst_in_sync
    );
\do_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(8),
      Q => DO_USR_O0(40),
      R => drprst_in_sync
    );
\do_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(9),
      Q => DO_USR_O0(41),
      R => drprst_in_sync
    );
done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => done_i_2_n_0,
      I1 => drp_state(6),
      I2 => \DADDR_O[7]_i_1_n_0\,
      I3 => done_i_3_n_0,
      I4 => done_reg_n_0,
      O => done_i_1_n_0
    );
done_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \drp_state_reg_n_0_[6]\,
      I1 => \drp_state_reg_n_0_[1]\,
      I2 => \drp_state_reg_n_0_[4]\,
      I3 => \drp_state[6]_i_3_n_0\,
      O => done_i_2_n_0
    );
done_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \drp_state_reg_n_0_[0]\,
      I1 => \drp_state_reg_n_0_[6]\,
      I2 => \drp_state_reg_n_0_[2]\,
      I3 => \drp_state_reg_n_0_[5]\,
      I4 => \drp_state_reg_n_0_[1]\,
      I5 => \drp_state_reg_n_0_[4]\,
      O => done_i_3_n_0
    );
done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => done_i_1_n_0,
      Q => done_reg_n_0,
      R => drprst_in_sync
    );
\drp_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEF8"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => \drp_state_reg_n_0_[1]\,
      I2 => \drp_state_reg_n_0_[6]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \drp_state_reg_n_0_[5]\,
      I5 => \drp_state[0]_i_2_n_0\,
      O => drp_state(0)
    );
\drp_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F0F01F"
    )
        port map (
      I0 => wr_reg_n_0,
      I1 => rd_reg_n_0,
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => \drp_state_reg_n_0_[4]\,
      I4 => \drp_state_reg_n_0_[1]\,
      I5 => \drp_state[1]_i_2_n_0\,
      O => \drp_state[0]_i_2_n_0\
    );
\drp_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => rd_reg_n_0,
      I1 => \drp_state_reg_n_0_[0]\,
      I2 => \drp_state_reg_n_0_[6]\,
      I3 => \drp_state[1]_i_2_n_0\,
      I4 => \drp_state_reg_n_0_[1]\,
      I5 => \drp_state_reg_n_0_[4]\,
      O => drp_state(1)
    );
\drp_state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => \drp_state_reg_n_0_[5]\,
      O => \drp_state[1]_i_2_n_0\
    );
\drp_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000C0400"
    )
        port map (
      I0 => \drp_state[6]_i_3_n_0\,
      I1 => \drp_state[5]_i_2_n_0\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \drp_state_reg_n_0_[1]\,
      I5 => \drp_state_reg_n_0_[4]\,
      O => drp_state(2)
    );
\drp_state[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \drp_state_reg_n_0_[0]\,
      I1 => \drp_state_reg_n_0_[6]\,
      I2 => wr_reg_n_0,
      I3 => rd_reg_n_0,
      I4 => \drp_state[4]_i_2_n_0\,
      O => drp_state(4)
    );
\drp_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => \drp_state_reg_n_0_[1]\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      O => \drp_state[4]_i_2_n_0\
    );
\drp_state[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000C0040"
    )
        port map (
      I0 => \drp_state[6]_i_3_n_0\,
      I1 => \drp_state[5]_i_2_n_0\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \drp_state_reg_n_0_[4]\,
      I5 => \drp_state_reg_n_0_[1]\,
      O => drp_state(5)
    );
\drp_state[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \drp_state_reg_n_0_[0]\,
      I1 => \drp_state_reg_n_0_[6]\,
      O => \drp_state[5]_i_2_n_0\
    );
\drp_state[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000600000000"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \drp_state_reg_n_0_[6]\,
      I3 => \drp_state_reg_n_0_[0]\,
      I4 => \drp_state[6]_i_2_n_0\,
      I5 => \drp_state[6]_i_3_n_0\,
      O => drp_state(6)
    );
\drp_state[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \drp_state_reg_n_0_[1]\,
      I1 => \drp_state_reg_n_0_[4]\,
      O => \drp_state[6]_i_2_n_0\
    );
\drp_state[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \drp_state[6]_i_4_n_0\,
      I1 => \timeout_cntr_reg_n_0_[7]\,
      I2 => \timeout_cntr_reg_n_0_[6]\,
      I3 => \timeout_cntr_reg_n_0_[0]\,
      I4 => \timeout_cntr_reg_n_0_[1]\,
      I5 => \gen_gtwizard_gthe4.drprdy_int\,
      O => \drp_state[6]_i_3_n_0\
    );
\drp_state[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[3]\,
      I1 => \timeout_cntr_reg_n_0_[2]\,
      I2 => \timeout_cntr_reg_n_0_[5]\,
      I3 => \timeout_cntr_reg_n_0_[4]\,
      O => \drp_state[6]_i_4_n_0\
    );
\drp_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(0),
      Q => \drp_state_reg_n_0_[0]\,
      S => drprst_in_sync
    );
\drp_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(1),
      Q => \drp_state_reg_n_0_[1]\,
      R => drprst_in_sync
    );
\drp_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(2),
      Q => \drp_state_reg_n_0_[2]\,
      R => drprst_in_sync
    );
\drp_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(4),
      Q => \drp_state_reg_n_0_[4]\,
      R => drprst_in_sync
    );
\drp_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(5),
      Q => \drp_state_reg_n_0_[5]\,
      R => drprst_in_sync
    );
\drp_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(6),
      Q => \drp_state_reg_n_0_[6]\,
      R => drprst_in_sync
    );
\en[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => cal_on_tx_drpen_out,
      I1 => done_reg_n_0,
      I2 => idx(0),
      I3 => idx(1),
      O => we(2)
    );
\en[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => done_reg_n_0,
      I1 => idx(0),
      I2 => idx(1),
      I3 => cal_on_tx_drpen_out,
      O => \en[2]_i_2_n_0\
    );
\en_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => we(2),
      D => \en[2]_i_2_n_0\,
      Q => en(2),
      R => drprst_in_sync
    );
\idx[0]__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idx(1),
      I1 => idx(0),
      O => B(0)
    );
\idx[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \arb_state_reg_n_0_[0]\,
      I1 => \arb_state_reg_n_0_[3]\,
      I2 => \arb_state_reg_n_0_[1]\,
      I3 => \arb_state_reg_n_0_[2]\,
      O => CEB2
    );
\idx[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idx(0),
      I1 => idx(1),
      O => \idx[0]_i_2_n_0\
    );
\idx[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => idx(0),
      I1 => idx(1),
      O => \idx[1]_i_1_n_0\
    );
\idx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => CEB2,
      D => \idx[0]_i_2_n_0\,
      Q => idx(0),
      R => drprst_in_sync
    );
\idx_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => CEB2,
      D => B(0),
      Q => \idx_reg[0]__0_n_0\,
      R => drprst_in_sync
    );
\idx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => CEB2,
      D => \idx[1]_i_1_n_0\,
      Q => idx(1),
      R => drprst_in_sync
    );
rd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \arb_state_reg_n_0_[1]\,
      I1 => \we_reg_n_0_[2]\,
      I2 => idx(1),
      I3 => en(2),
      O => rd_i_1_n_0
    );
rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => wr,
      D => rd_i_1_n_0,
      Q => rd_reg_n_0,
      R => drprst_in_sync
    );
\timeout_cntr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \drp_state_reg_n_0_[5]\,
      I1 => \drp_state_reg_n_0_[2]\,
      I2 => \timeout_cntr_reg_n_0_[0]\,
      O => timeout_cntr(0)
    );
\timeout_cntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EE0"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \timeout_cntr_reg_n_0_[0]\,
      I3 => \timeout_cntr_reg_n_0_[1]\,
      O => timeout_cntr(1)
    );
\timeout_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77708880"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[1]\,
      I1 => \timeout_cntr_reg_n_0_[0]\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \timeout_cntr_reg_n_0_[2]\,
      O => timeout_cntr(2)
    );
\timeout_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F0080808000"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[2]\,
      I1 => \timeout_cntr_reg_n_0_[0]\,
      I2 => \timeout_cntr_reg_n_0_[1]\,
      I3 => \drp_state_reg_n_0_[5]\,
      I4 => \drp_state_reg_n_0_[2]\,
      I5 => \timeout_cntr_reg_n_0_[3]\,
      O => timeout_cntr(3)
    );
\timeout_cntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[1]\,
      I1 => \timeout_cntr_reg_n_0_[0]\,
      I2 => \timeout_cntr_reg_n_0_[2]\,
      I3 => \timeout_cntr_reg_n_0_[3]\,
      I4 => \drp_state[1]_i_2_n_0\,
      I5 => \timeout_cntr_reg_n_0_[4]\,
      O => timeout_cntr(4)
    );
\timeout_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F000000800000"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[4]\,
      I1 => \timeout_cntr_reg_n_0_[3]\,
      I2 => \timeout_cntr_reg_n_0_[2]\,
      I3 => \timeout_cntr[5]_i_2_n_0\,
      I4 => \drp_state[1]_i_2_n_0\,
      I5 => \timeout_cntr_reg_n_0_[5]\,
      O => timeout_cntr(5)
    );
\timeout_cntr[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[1]\,
      I1 => \timeout_cntr_reg_n_0_[0]\,
      O => \timeout_cntr[5]_i_2_n_0\
    );
\timeout_cntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A854"
    )
        port map (
      I0 => \timeout_cntr[7]_i_4_n_0\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \drp_state_reg_n_0_[2]\,
      I3 => \timeout_cntr_reg_n_0_[6]\,
      O => timeout_cntr(6)
    );
\timeout_cntr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000055C"
    )
        port map (
      I0 => \drp_state[4]_i_2_n_0\,
      I1 => \timeout_cntr[7]_i_3_n_0\,
      I2 => \drp_state_reg_n_0_[6]\,
      I3 => \drp_state_reg_n_0_[0]\,
      I4 => drprst_in_sync,
      O => \timeout_cntr[7]_i_1_n_0\
    );
\timeout_cntr[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB04440"
    )
        port map (
      I0 => \timeout_cntr[7]_i_4_n_0\,
      I1 => \timeout_cntr_reg_n_0_[6]\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \timeout_cntr_reg_n_0_[7]\,
      O => timeout_cntr(7)
    );
\timeout_cntr[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \drp_state_reg_n_0_[1]\,
      I3 => \drp_state_reg_n_0_[4]\,
      O => \timeout_cntr[7]_i_3_n_0\
    );
\timeout_cntr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[1]\,
      I1 => \timeout_cntr_reg_n_0_[0]\,
      I2 => \timeout_cntr_reg_n_0_[2]\,
      I3 => \timeout_cntr_reg_n_0_[3]\,
      I4 => \timeout_cntr_reg_n_0_[4]\,
      I5 => \timeout_cntr_reg_n_0_[5]\,
      O => \timeout_cntr[7]_i_4_n_0\
    );
\timeout_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(0),
      Q => \timeout_cntr_reg_n_0_[0]\,
      R => '0'
    );
\timeout_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(1),
      Q => \timeout_cntr_reg_n_0_[1]\,
      R => '0'
    );
\timeout_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(2),
      Q => \timeout_cntr_reg_n_0_[2]\,
      R => '0'
    );
\timeout_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(3),
      Q => \timeout_cntr_reg_n_0_[3]\,
      R => '0'
    );
\timeout_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(4),
      Q => \timeout_cntr_reg_n_0_[4]\,
      R => '0'
    );
\timeout_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(5),
      Q => \timeout_cntr_reg_n_0_[5]\,
      R => '0'
    );
\timeout_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(6),
      Q => \timeout_cntr_reg_n_0_[6]\,
      R => '0'
    );
\timeout_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(7),
      Q => \timeout_cntr_reg_n_0_[7]\,
      R => '0'
    );
\we[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => done_reg_n_0,
      I1 => idx(0),
      I2 => idx(1),
      I3 => cal_on_tx_drpwe_out,
      O => \we[2]_i_1_n_0\
    );
\we_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => we(2),
      D => \we[2]_i_1_n_0\,
      Q => \we_reg_n_0_[2]\,
      R => drprst_in_sync
    );
wr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => \arb_state_reg_n_0_[2]\,
      I1 => \arb_state_reg_n_0_[1]\,
      I2 => \arb_state_reg_n_0_[0]\,
      I3 => \arb_state_reg_n_0_[3]\,
      O => wr
    );
wr_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \arb_state_reg_n_0_[1]\,
      I1 => \we_reg_n_0_[2]\,
      I2 => idx(1),
      I3 => en(2),
      O => wr_i_2_n_0
    );
wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => wr,
      D => wr_i_2_n_0,
      Q => wr_reg_n_0,
      R => drprst_in_sync
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_channel is
  port (
    in0 : out STD_LOGIC;
    \gen_gtwizard_gthe4.drprdy_int\ : out STD_LOGIC;
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gtpowergood_int\ : out STD_LOGIC;
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cpllpd_int_reg : out STD_LOGIC;
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cpllpd_int_reg_0 : out STD_LOGIC;
    i_in_meta_reg : in STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    DEN_O : in STD_LOGIC;
    DWE_O : in STD_LOGIC;
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gttxreset_int\ : in STD_LOGIC;
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.rxprogdivreset_int\ : in STD_LOGIC;
    RXRATE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.rxuserrdy_int\ : in STD_LOGIC;
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.txprogdivreset_ch_int\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.txuserrdy_int\ : in STD_LOGIC;
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_meta_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_in_meta_reg_2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_channel : entity is "gtwizard_ultrascale_v1_7_9_gthe4_channel";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_channel;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_channel is
  signal \^gen_gtwizard_gthe4.gtpowergood_int\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_0\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_1\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_100\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_101\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_102\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_103\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_104\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_105\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_106\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_107\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_108\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_109\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_11\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_110\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_111\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_112\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_113\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_114\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_115\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_116\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_117\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_118\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_119\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_12\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_120\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_121\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_122\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_123\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_124\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_125\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_126\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_127\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_128\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_129\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_13\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_130\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_131\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_132\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_133\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_134\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_135\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_136\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_137\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_138\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_139\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_14\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_140\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_141\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_142\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_143\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_144\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_145\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_146\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_147\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_148\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_149\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_15\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_150\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_151\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_152\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_153\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_154\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_155\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_156\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_157\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_158\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_159\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_16\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_160\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_161\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_162\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_163\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_164\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_165\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_166\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_167\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_168\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_169\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_17\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_170\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_171\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_172\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_173\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_174\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_175\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_176\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_177\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_178\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_179\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_18\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_180\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_181\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_182\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_183\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_184\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_185\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_186\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_187\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_188\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_189\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_19\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_190\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_2\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_20\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_207\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_208\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_209\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_21\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_210\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_211\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_212\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_213\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_214\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_215\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_216\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_217\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_218\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_219\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_22\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_220\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_221\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_222\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_239\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_24\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_240\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_241\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_242\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_243\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_244\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_245\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_246\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_247\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_248\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_249\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_25\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_250\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_251\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_252\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_253\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_254\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_255\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_256\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_257\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_258\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_259\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_26\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_260\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_261\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_262\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_263\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_264\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_265\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_266\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_267\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_268\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_269\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_27\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_270\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_271\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_272\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_273\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_274\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_275\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_276\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_277\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_278\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_279\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_28\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_280\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_281\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_282\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_283\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_284\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_287\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_288\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_289\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_29\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_290\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_291\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_292\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_293\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_294\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_295\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_296\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_297\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_298\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_299\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_30\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_300\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_303\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_304\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_305\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_306\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_309\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_31\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_310\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_311\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_312\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_313\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_314\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_316\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_317\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_318\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_319\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_32\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_320\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_321\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_322\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_324\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_325\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_326\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_327\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_328\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_329\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_33\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_330\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_331\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_332\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_333\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_334\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_335\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_336\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_337\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_338\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_339\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_34\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_340\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_341\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_342\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_343\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_344\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_345\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_348\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_349\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_35\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_350\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_351\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_352\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_353\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_356\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_357\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_358\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_359\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_36\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_360\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_361\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_362\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_363\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_364\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_365\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_366\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_367\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_368\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_369\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_37\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_370\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_371\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_372\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_373\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_374\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_375\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_376\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_377\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_378\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_379\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_38\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_380\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_39\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_4\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_40\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_41\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_43\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_45\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_46\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_48\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_49\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_5\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_50\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_51\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_52\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_53\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_54\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_56\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_57\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_58\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_59\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_60\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_61\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_62\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_63\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_64\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_65\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_67\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_68\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_69\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_7\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_70\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_71\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_73\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_74\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_75\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_77\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_78\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_79\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_80\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_81\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_82\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_83\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_84\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_85\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_86\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_87\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_88\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_89\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_90\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_91\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_92\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_93\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_94\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_95\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_96\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_97\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_98\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_99\ : STD_LOGIC;
  signal \^rxoutclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^txoutclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \xlnx_opt_\ : STD_LOGIC;
  signal \xlnx_opt__1\ : STD_LOGIC;
  signal \xlnx_opt__2\ : STD_LOGIC;
  signal \xlnx_opt__3\ : STD_LOGIC;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of BUFG_GT_SYNC : label is "MLO";
  attribute OPT_MODIFIED of BUFG_GT_SYNC_1 : label is "MLO";
  attribute box_type : string;
  attribute box_type of \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST\ : label is "PRIMITIVE";
begin
  \gen_gtwizard_gthe4.gtpowergood_int\ <= \^gen_gtwizard_gthe4.gtpowergood_int\;
  lopt_2 <= \xlnx_opt_\;
  lopt_3 <= \xlnx_opt__1\;
  lopt_4 <= \xlnx_opt__2\;
  lopt_5 <= \xlnx_opt__3\;
  rxoutclk_out(0) <= \^rxoutclk_out\(0);
  txoutclk_out(0) <= \^txoutclk_out\(0);
BUFG_GT_SYNC: unisim.vcomponents.BUFG_GT_SYNC
     port map (
      CE => lopt,
      CESYNC => \xlnx_opt_\,
      CLK => \^rxoutclk_out\(0),
      CLR => lopt_1,
      CLRSYNC => \xlnx_opt__1\
    );
BUFG_GT_SYNC_1: unisim.vcomponents.BUFG_GT_SYNC
     port map (
      CE => lopt,
      CESYNC => \xlnx_opt__2\,
      CLK => \^txoutclk_out\(0),
      CLR => lopt_1,
      CLRSYNC => \xlnx_opt__3\
    );
\gen_powergood_delay.intclk_rrst_n_r[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gen_gtwizard_gthe4.gtpowergood_int\,
      O => cpllpd_int_reg_0
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST\: unisim.vcomponents.GTHE4_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => X"1000",
      ADAPT_CFG1 => X"C800",
      ADAPT_CFG2 => X"0000",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 2,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      A_RXOSCALRESET => '0',
      A_RXPROGDIVRESET => '0',
      A_RXTERMINATION => '1',
      A_TXDIFFCTRL => B"01100",
      A_TXPROGDIVRESET => '0',
      CAPBYPASS_FORCE => '0',
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CDR_SWAP_MODE_EN => '0',
      CFOK_PWRSVE_EN => '1',
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CH_HSPMUX => X"3C3C",
      CKCAL1_CFG_0 => B"1100000011000000",
      CKCAL1_CFG_1 => B"0101000011000000",
      CKCAL1_CFG_2 => B"0000000000001010",
      CKCAL1_CFG_3 => B"0000000000000000",
      CKCAL2_CFG_0 => B"1100000011000000",
      CKCAL2_CFG_1 => B"1000000011000000",
      CKCAL2_CFG_2 => B"0000000000000000",
      CKCAL2_CFG_3 => B"0000000000000000",
      CKCAL2_CFG_4 => B"0000000000000000",
      CKCAL_RSVD0 => X"0080",
      CKCAL_RSVD1 => X"0400",
      CLK_CORRECT_USE => "TRUE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 15,
      CLK_COR_MIN_LAT => 12,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0110111100",
      CLK_COR_SEQ_1_2 => B"0001010000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0110111100",
      CLK_COR_SEQ_2_2 => B"0010110101",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "TRUE",
      CLK_COR_SEQ_LEN => 2,
      CPLL_CFG0 => X"01FA",
      CPLL_CFG1 => X"0023",
      CPLL_CFG2 => X"0002",
      CPLL_CFG3 => X"0000",
      CPLL_FBDIV => 4,
      CPLL_FBDIV_45 => 4,
      CPLL_INIT_CFG0 => X"02B2",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      CTLE3_OCAP_EXT_CTRL => B"000",
      CTLE3_OCAP_EXT_EN => '0',
      DDI_CTRL => B"00",
      DDI_REALIGN_WAIT => 15,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DELAY_ELEC => '0',
      DMONITOR_CFG0 => B"00" & X"00",
      DMONITOR_CFG1 => X"00",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "FALSE",
      ES_HORZ_OFFSET => X"000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER0 => X"0000",
      ES_QUALIFIER1 => X"0000",
      ES_QUALIFIER2 => X"0000",
      ES_QUALIFIER3 => X"0000",
      ES_QUALIFIER4 => X"0000",
      ES_QUALIFIER5 => X"0000",
      ES_QUALIFIER6 => X"0000",
      ES_QUALIFIER7 => X"0000",
      ES_QUALIFIER8 => X"0000",
      ES_QUALIFIER9 => X"0000",
      ES_QUAL_MASK0 => X"0000",
      ES_QUAL_MASK1 => X"0000",
      ES_QUAL_MASK2 => X"0000",
      ES_QUAL_MASK3 => X"0000",
      ES_QUAL_MASK4 => X"0000",
      ES_QUAL_MASK5 => X"0000",
      ES_QUAL_MASK6 => X"0000",
      ES_QUAL_MASK7 => X"0000",
      ES_QUAL_MASK8 => X"0000",
      ES_QUAL_MASK9 => X"0000",
      ES_SDATA_MASK0 => X"0000",
      ES_SDATA_MASK1 => X"0000",
      ES_SDATA_MASK2 => X"0000",
      ES_SDATA_MASK3 => X"0000",
      ES_SDATA_MASK4 => X"0000",
      ES_SDATA_MASK5 => X"0000",
      ES_SDATA_MASK6 => X"0000",
      ES_SDATA_MASK7 => X"0000",
      ES_SDATA_MASK8 => X"0000",
      ES_SDATA_MASK9 => X"0000",
      EYE_SCAN_SWAP_EN => '0',
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"00000",
      ISCAN_CK_PH_SEL2 => '0',
      LOCAL_MASTER => '1',
      LPBK_BIAS_CTRL => B"100",
      LPBK_EN_RCAL_B => '0',
      LPBK_EXT_RCAL => B"1000",
      LPBK_IND_CTRL0 => B"000",
      LPBK_IND_CTRL1 => B"000",
      LPBK_IND_CTRL2 => B"000",
      LPBK_RG_CTRL => B"1110",
      OOBDIVCTL => B"00",
      OOB_PWRUP => '0',
      PCI3_AUTO_REALIGN => "OVR_1K_BLK",
      PCI3_PIPE_RX_ELECIDLE => '0',
      PCI3_RX_ASYNC_EBUF_BYPASS => B"00",
      PCI3_RX_ELECIDLE_EI2_ENABLE => '0',
      PCI3_RX_ELECIDLE_H2L_COUNT => B"000000",
      PCI3_RX_ELECIDLE_H2L_DISABLE => B"000",
      PCI3_RX_ELECIDLE_HI_COUNT => B"000000",
      PCI3_RX_ELECIDLE_LP4_DISABLE => '0',
      PCI3_RX_FIFO_DISABLE => '0',
      PCIE3_CLK_COR_EMPTY_THRSH => B"00000",
      PCIE3_CLK_COR_FULL_THRSH => B"010000",
      PCIE3_CLK_COR_MAX_LAT => B"00100",
      PCIE3_CLK_COR_MIN_LAT => B"00000",
      PCIE3_CLK_COR_THRSH_TIMER => B"001000",
      PCIE_BUFG_DIV_CTRL => X"1000",
      PCIE_PLL_SEL_MODE_GEN12 => B"00",
      PCIE_PLL_SEL_MODE_GEN3 => B"11",
      PCIE_PLL_SEL_MODE_GEN4 => B"10",
      PCIE_RXPCS_CFG_GEN3 => X"0AA5",
      PCIE_RXPMA_CFG => X"280A",
      PCIE_TXPCS_CFG_GEN3 => X"2CA4",
      PCIE_TXPMA_CFG => X"280A",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD0 => B"0000000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PREIQ_FREQ_BST => 0,
      PROCESS_PAR => B"010",
      RATE_SW_USE_DRP => '1',
      RCLK_SIPO_DLY_ENB => '0',
      RCLK_SIPO_INV_EN => '0',
      RESET_POWERSAVE_DISABLE => '0',
      RTX_BUF_CML_CTRL => B"010",
      RTX_BUF_TERM_CTRL => B"00",
      RXBUFRESET_TIME => B"00011",
      RXBUF_ADDR_MODE => "FULL",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 0,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 4,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG0 => X"0003",
      RXCDR_CFG0_GEN3 => X"0003",
      RXCDR_CFG1 => X"0000",
      RXCDR_CFG1_GEN3 => X"0000",
      RXCDR_CFG2 => X"0249",
      RXCDR_CFG2_GEN2 => B"10" & X"49",
      RXCDR_CFG2_GEN3 => X"0249",
      RXCDR_CFG2_GEN4 => X"0164",
      RXCDR_CFG3 => X"0012",
      RXCDR_CFG3_GEN2 => B"01" & X"2",
      RXCDR_CFG3_GEN3 => X"0012",
      RXCDR_CFG3_GEN4 => X"0012",
      RXCDR_CFG4 => X"5CF6",
      RXCDR_CFG4_GEN3 => X"5CF6",
      RXCDR_CFG5 => X"B46B",
      RXCDR_CFG5_GEN3 => X"146B",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG0 => X"2201",
      RXCDR_LOCK_CFG1 => X"9FFF",
      RXCDR_LOCK_CFG2 => X"77C3",
      RXCDR_LOCK_CFG3 => X"0001",
      RXCDR_LOCK_CFG4 => X"0000",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXCFOK_CFG0 => X"0000",
      RXCFOK_CFG1 => X"8015",
      RXCFOK_CFG2 => X"02AE",
      RXCKCAL1_IQ_LOOP_RST_CFG => X"0004",
      RXCKCAL1_I_LOOP_RST_CFG => X"0004",
      RXCKCAL1_Q_LOOP_RST_CFG => X"0004",
      RXCKCAL2_DX_LOOP_RST_CFG => X"0004",
      RXCKCAL2_D_LOOP_RST_CFG => X"0004",
      RXCKCAL2_S_LOOP_RST_CFG => X"0004",
      RXCKCAL2_X_LOOP_RST_CFG => X"0004",
      RXDFELPMRESET_TIME => B"0001111",
      RXDFELPM_KL_CFG0 => X"0000",
      RXDFELPM_KL_CFG1 => X"A0E2",
      RXDFELPM_KL_CFG2 => X"0100",
      RXDFE_CFG0 => X"0A00",
      RXDFE_CFG1 => X"0000",
      RXDFE_GC_CFG0 => X"0000",
      RXDFE_GC_CFG1 => X"8000",
      RXDFE_GC_CFG2 => X"FFE0",
      RXDFE_H2_CFG0 => X"0000",
      RXDFE_H2_CFG1 => X"0002",
      RXDFE_H3_CFG0 => X"0000",
      RXDFE_H3_CFG1 => X"8002",
      RXDFE_H4_CFG0 => X"0000",
      RXDFE_H4_CFG1 => X"8002",
      RXDFE_H5_CFG0 => X"0000",
      RXDFE_H5_CFG1 => X"8002",
      RXDFE_H6_CFG0 => X"0000",
      RXDFE_H6_CFG1 => X"8002",
      RXDFE_H7_CFG0 => X"0000",
      RXDFE_H7_CFG1 => X"8002",
      RXDFE_H8_CFG0 => X"0000",
      RXDFE_H8_CFG1 => X"8002",
      RXDFE_H9_CFG0 => X"0000",
      RXDFE_H9_CFG1 => X"8002",
      RXDFE_HA_CFG0 => X"0000",
      RXDFE_HA_CFG1 => X"8002",
      RXDFE_HB_CFG0 => X"0000",
      RXDFE_HB_CFG1 => X"8002",
      RXDFE_HC_CFG0 => X"0000",
      RXDFE_HC_CFG1 => X"8002",
      RXDFE_HD_CFG0 => X"0000",
      RXDFE_HD_CFG1 => X"8002",
      RXDFE_HE_CFG0 => X"0000",
      RXDFE_HE_CFG1 => X"8002",
      RXDFE_HF_CFG0 => X"0000",
      RXDFE_HF_CFG1 => X"8002",
      RXDFE_KH_CFG0 => X"0000",
      RXDFE_KH_CFG1 => X"8000",
      RXDFE_KH_CFG2 => X"2613",
      RXDFE_KH_CFG3 => X"411C",
      RXDFE_OS_CFG0 => X"0000",
      RXDFE_OS_CFG1 => X"8002",
      RXDFE_PWR_SAVING => '1',
      RXDFE_UT_CFG0 => X"0000",
      RXDFE_UT_CFG1 => X"0003",
      RXDFE_UT_CFG2 => X"0000",
      RXDFE_VP_CFG0 => X"0000",
      RXDFE_VP_CFG1 => X"8033",
      RXDLY_CFG => X"0010",
      RXDLY_LCFG => X"0030",
      RXELECIDLE_CFG => "SIGCFG_4",
      RXGBOX_FIFO_INIT_RD_ADDR => 4,
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_CFG => X"0000",
      RXLPM_GC_CFG => X"8000",
      RXLPM_KH_CFG0 => X"0000",
      RXLPM_KH_CFG1 => X"0002",
      RXLPM_OS_CFG0 => X"0000",
      RXLPM_OS_CFG1 => X"8002",
      RXOOB_CFG => B"000000110",
      RXOOB_CLK_CFG => "PMA",
      RXOSCALRESET_TIME => B"00011",
      RXOUT_DIV => 4,
      RXPCSRESET_TIME => B"00011",
      RXPHBEACON_CFG => X"0000",
      RXPHDLY_CFG => X"2070",
      RXPHSAMP_CFG => X"2100",
      RXPHSLIP_CFG => X"9933",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_AUTO_BW_SEL_BYPASS => '0',
      RXPI_CFG0 => X"1300",
      RXPI_CFG1 => B"0000000011111101",
      RXPI_LPM => '0',
      RXPI_SEL_LC => B"00",
      RXPI_STARTCODE => B"00",
      RXPI_VREFSEL => '0',
      RXPMACLK_SEL => "DATA",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXPRBS_LINKACQ_CNT => 15,
      RXREFCLKDIV2_SEL => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RXSYNC_MULTILANE => '0',
      RXSYNC_OVRD => '0',
      RXSYNC_SKIP_DA => '1',
      RX_AFE_CM_EN => '0',
      RX_BIAS_CFG0 => X"1554",
      RX_BUFFER_CFG => B"000000",
      RX_CAPFF_SARC_ENB => '0',
      RX_CLK25_DIV => 7,
      RX_CLKMUX_EN => '1',
      RX_CLK_SLIP_OVRD => B"00000",
      RX_CM_BUF_CFG => B"1010",
      RX_CM_BUF_PD => '0',
      RX_CM_SEL => 3,
      RX_CM_TRIM => 10,
      RX_CTLE3_LPF => B"11111111",
      RX_DATA_WIDTH => 20,
      RX_DDI_SEL => B"000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DEGEN_CTRL => B"011",
      RX_DFELPM_CFG0 => 6,
      RX_DFELPM_CFG1 => '1',
      RX_DFELPM_KLKH_AGC_STUP_EN => '1',
      RX_DFE_AGC_CFG0 => B"10",
      RX_DFE_AGC_CFG1 => 4,
      RX_DFE_KL_LPM_KH_CFG0 => 1,
      RX_DFE_KL_LPM_KH_CFG1 => 4,
      RX_DFE_KL_LPM_KL_CFG0 => B"01",
      RX_DFE_KL_LPM_KL_CFG1 => 4,
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_DIV2_MODE_B => '0',
      RX_DIVRESET_TIME => B"00001",
      RX_EN_CTLE_RCAL_B => '0',
      RX_EN_HI_LR => '1',
      RX_EXT_RL_CTRL => B"000000000",
      RX_EYESCAN_VS_CODE => B"0000000",
      RX_EYESCAN_VS_NEG_DIR => '0',
      RX_EYESCAN_VS_RANGE => B"00",
      RX_EYESCAN_VS_UT_SIGN => '0',
      RX_FABINT_USRCLK_FLOP => '0',
      RX_INT_DATAWIDTH => 0,
      RX_PMA_POWER_SAVE => '0',
      RX_PMA_RSV0 => X"0000",
      RX_PROGDIV_CFG => 0.000000,
      RX_PROGDIV_RATE => X"0001",
      RX_RESLOAD_CTRL => B"0000",
      RX_RESLOAD_OVRD => '0',
      RX_SAMPLE_PERIOD => B"111",
      RX_SIG_VALID_DLY => 11,
      RX_SUM_DFETAPREP_EN => '0',
      RX_SUM_IREF_TUNE => B"0100",
      RX_SUM_RESLOAD_CTRL => B"0011",
      RX_SUM_VCMTUNE => B"0110",
      RX_SUM_VCM_OVWR => '0',
      RX_SUM_VREF_TUNE => B"100",
      RX_TUNE_AFE_OS => B"00",
      RX_VREG_CTRL => B"101",
      RX_VREG_PDB => '1',
      RX_WIDEMODE_CDR => B"00",
      RX_WIDEMODE_CDR_GEN3 => B"00",
      RX_WIDEMODE_CDR_GEN4 => B"01",
      RX_XCLK_SEL => "RXDES",
      RX_XMODE_SEL => '0',
      SAMPLE_CLK_PHASE => '0',
      SAS_12G_MODE => '0',
      SATA_BURST_SEQ_LEN => B"1111",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_DEVICE => "ULTRASCALE_PLUS",
      SIM_MODE => "FAST",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "Z",
      SRSTMODE => '0',
      TAPDLY_SET_TX => B"00",
      TEMPERATURE_PAR => B"0010",
      TERM_RCAL_CFG => B"100001000010001",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV0 => X"00",
      TST_RSV1 => X"00",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"8010",
      TXDLY_LCFG => X"0030",
      TXDRVBIAS_N => B"1010",
      TXFIFO_ADDR_CFG => "LOW",
      TXGBOX_FIFO_INIT_RD_ADDR => 4,
      TXGEARBOX_EN => "FALSE",
      TXOUT_DIV => 4,
      TXPCSRESET_TIME => B"00011",
      TXPHDLY_CFG0 => X"6070",
      TXPHDLY_CFG1 => X"000F",
      TXPH_CFG => X"0723",
      TXPH_CFG2 => X"0000",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG => X"03DF",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '1',
      TXPI_CFG4 => '1',
      TXPI_CFG5 => B"000",
      TXPI_GRAY_SEL => '0',
      TXPI_INVSTROBE_SEL => '0',
      TXPI_LPM => '0',
      TXPI_PPM => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"001",
      TXPI_VREFSEL => '0',
      TXPMARESET_TIME => B"00011",
      TXREFCLKDIV2_SEL => '0',
      TXSYNC_MULTILANE => '0',
      TXSYNC_OVRD => '0',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 7,
      TX_CLKMUX_EN => '1',
      TX_DATA_WIDTH => 20,
      TX_DCC_LOOP_RST_CFG => X"0004",
      TX_DEEMPH0 => B"000000",
      TX_DEEMPH1 => B"000000",
      TX_DEEMPH2 => B"000000",
      TX_DEEMPH3 => B"000000",
      TX_DIVRESET_TIME => B"00001",
      TX_DRIVE_MODE => "DIRECT",
      TX_DRVMUX_CTRL => 2,
      TX_EIDLE_ASSERT_DELAY => B"100",
      TX_EIDLE_DEASSERT_DELAY => B"011",
      TX_FABINT_USRCLK_FLOP => '0',
      TX_FIFO_BYP_EN => '0',
      TX_IDLE_DATA_ZERO => '0',
      TX_INT_DATAWIDTH => 0,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1011111",
      TX_MARGIN_FULL_1 => B"1011110",
      TX_MARGIN_FULL_2 => B"1011100",
      TX_MARGIN_FULL_3 => B"1011010",
      TX_MARGIN_FULL_4 => B"1011000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000101",
      TX_MARGIN_LOW_2 => B"1000011",
      TX_MARGIN_LOW_3 => B"1000010",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PHICAL_CFG0 => X"0000",
      TX_PHICAL_CFG1 => X"7E00",
      TX_PHICAL_CFG2 => X"0201",
      TX_PI_BIASSET => 0,
      TX_PI_IBIAS_MID => B"00",
      TX_PMADATA_OPT => '0',
      TX_PMA_POWER_SAVE => '0',
      TX_PMA_RSV0 => X"0008",
      TX_PREDRV_CTRL => 2,
      TX_PROGCLK_SEL => "CPLL",
      TX_PROGDIV_CFG => 20.000000,
      TX_PROGDIV_RATE => X"0001",
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => B"00" & X"032",
      TX_RXDETECT_REF => 4,
      TX_SAMPLE_PERIOD => B"111",
      TX_SARC_LPBK_ENB => '0',
      TX_SW_MEAS => B"00",
      TX_VREG_CTRL => B"000",
      TX_VREG_PDB => '0',
      TX_VREG_VREFSEL => B"00",
      TX_XCLK_SEL => "TXOUT",
      USB_BOTH_BURST_IDLE => '0',
      USB_BURSTMAX_U3WAKE => B"1111111",
      USB_BURSTMIN_U3WAKE => B"1100011",
      USB_CLK_COR_EQ_EN => '0',
      USB_EXT_CNTL => '1',
      USB_IDLEMAX_POLLING => B"1010111011",
      USB_IDLEMIN_POLLING => B"0100101011",
      USB_LFPSPING_BURST => B"000000101",
      USB_LFPSPOLLING_BURST => B"000110001",
      USB_LFPSPOLLING_IDLE_MS => B"000000100",
      USB_LFPSU1EXIT_BURST => B"000011101",
      USB_LFPSU2LPEXIT_BURST_MS => B"001100011",
      USB_LFPSU3WAKE_BURST_MS => B"111110011",
      USB_LFPS_TPERIOD => B"0011",
      USB_LFPS_TPERIOD_ACCURATE => '1',
      USB_MODE => '0',
      USB_PCIE_ERR_REP_DIS => '0',
      USB_PING_SATA_MAX_INIT => 21,
      USB_PING_SATA_MIN_INIT => 12,
      USB_POLL_SATA_MAX_BURST => 8,
      USB_POLL_SATA_MIN_BURST => 4,
      USB_RAW_ELEC => '0',
      USB_RXIDLE_P0_CTRL => '1',
      USB_TXIDLE_TUNE_ENABLE => '1',
      USB_U1_SATA_MAX_WAKE => 7,
      USB_U1_SATA_MIN_WAKE => 4,
      USB_U2_SAS_MAX_COM => 64,
      USB_U2_SAS_MIN_COM => 36,
      USE_PCS_CLK_PHASE_SEL => '0',
      Y_ALL_MODE => '0'
    )
        port map (
      BUFGTCE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_0\,
      BUFGTCEMASK(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_317\,
      BUFGTCEMASK(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_318\,
      BUFGTCEMASK(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_319\,
      BUFGTDIV(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_372\,
      BUFGTDIV(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_373\,
      BUFGTDIV(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_374\,
      BUFGTDIV(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_375\,
      BUFGTDIV(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_376\,
      BUFGTDIV(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_377\,
      BUFGTDIV(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_378\,
      BUFGTDIV(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_379\,
      BUFGTDIV(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_380\,
      BUFGTRESET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_1\,
      BUFGTRSTMASK(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_320\,
      BUFGTRSTMASK(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_321\,
      BUFGTRSTMASK(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_322\,
      CDRSTEPDIR => '0',
      CDRSTEPSQ => '0',
      CDRSTEPSX => '0',
      CFGRESET => '0',
      CLKRSVD0 => '0',
      CLKRSVD1 => '0',
      CPLLFBCLKLOST => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_2\,
      CPLLFREQLOCK => '0',
      CPLLLOCK => in0,
      CPLLLOCKDETCLK => '0',
      CPLLLOCKEN => '1',
      CPLLPD => i_in_meta_reg,
      CPLLREFCLKLOST => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_4\,
      CPLLREFCLKSEL(2 downto 0) => B"001",
      CPLLRESET => i_in_meta_reg_0,
      DMONFIFORESET => '0',
      DMONITORCLK => '0',
      DMONITOROUT(15) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_207\,
      DMONITOROUT(14) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_208\,
      DMONITOROUT(13) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_209\,
      DMONITOROUT(12) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_210\,
      DMONITOROUT(11) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_211\,
      DMONITOROUT(10) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_212\,
      DMONITOROUT(9) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_213\,
      DMONITOROUT(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_214\,
      DMONITOROUT(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_215\,
      DMONITOROUT(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_216\,
      DMONITOROUT(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_217\,
      DMONITOROUT(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_218\,
      DMONITOROUT(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_219\,
      DMONITOROUT(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_220\,
      DMONITOROUT(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_221\,
      DMONITOROUT(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_222\,
      DMONITOROUTCLK => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_5\,
      DRPADDR(9 downto 8) => B"00",
      DRPADDR(7 downto 1) => i_in_meta_reg_2(6 downto 0),
      DRPADDR(0) => i_in_meta_reg_2(5),
      DRPCLK => drpclk_in(0),
      DRPDI(15 downto 0) => Q(15 downto 0),
      DRPDO(15 downto 0) => D(15 downto 0),
      DRPEN => DEN_O,
      DRPRDY => \gen_gtwizard_gthe4.drprdy_int\,
      DRPRST => '0',
      DRPWE => DWE_O,
      EYESCANDATAERROR => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_7\,
      EYESCANRESET => '0',
      EYESCANTRIGGER => '0',
      FREQOS => '0',
      GTGREFCLK => '0',
      GTHRXN => gthrxn_in(0),
      GTHRXP => gthrxp_in(0),
      GTHTXN => gthtxn_out(0),
      GTHTXP => gthtxp_out(0),
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTPOWERGOOD => \^gen_gtwizard_gthe4.gtpowergood_int\,
      GTREFCLK0 => gtrefclk0_in(0),
      GTREFCLK1 => '0',
      GTREFCLKMONITOR => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_11\,
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\,
      GTRXRESETSEL => '0',
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => \gen_gtwizard_gthe4.gttxreset_int\,
      GTTXRESETSEL => '0',
      INCPCTRL => '0',
      LOOPBACK(2 downto 0) => B"000",
      PCIEEQRXEQADAPTDONE => '0',
      PCIERATEGEN3 => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_12\,
      PCIERATEIDLE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_13\,
      PCIERATEQPLLPD(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_303\,
      PCIERATEQPLLPD(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_304\,
      PCIERATEQPLLRESET(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_305\,
      PCIERATEQPLLRESET(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_306\,
      PCIERSTIDLE => '0',
      PCIERSTTXSYNCSTART => '0',
      PCIESYNCTXSYNCDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_14\,
      PCIEUSERGEN3RDY => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_15\,
      PCIEUSERPHYSTATUSRST => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_16\,
      PCIEUSERRATEDONE => '0',
      PCIEUSERRATESTART => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_17\,
      PCSRSVDIN(15 downto 0) => B"0000000000000000",
      PCSRSVDOUT(15) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_239\,
      PCSRSVDOUT(14) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_240\,
      PCSRSVDOUT(13) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_241\,
      PCSRSVDOUT(12) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_242\,
      PCSRSVDOUT(11) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_243\,
      PCSRSVDOUT(10) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_244\,
      PCSRSVDOUT(9) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_245\,
      PCSRSVDOUT(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_246\,
      PCSRSVDOUT(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_247\,
      PCSRSVDOUT(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_248\,
      PCSRSVDOUT(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_249\,
      PCSRSVDOUT(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_250\,
      PCSRSVDOUT(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_251\,
      PCSRSVDOUT(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_252\,
      PCSRSVDOUT(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_253\,
      PCSRSVDOUT(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_254\,
      PHYSTATUS => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_18\,
      PINRSRVDAS(15) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_255\,
      PINRSRVDAS(14) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_256\,
      PINRSRVDAS(13) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_257\,
      PINRSRVDAS(12) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_258\,
      PINRSRVDAS(11) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_259\,
      PINRSRVDAS(10) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_260\,
      PINRSRVDAS(9) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_261\,
      PINRSRVDAS(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_262\,
      PINRSRVDAS(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_263\,
      PINRSRVDAS(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_264\,
      PINRSRVDAS(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_265\,
      PINRSRVDAS(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_266\,
      PINRSRVDAS(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_267\,
      PINRSRVDAS(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_268\,
      PINRSRVDAS(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_269\,
      PINRSRVDAS(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_270\,
      POWERPRESENT => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_19\,
      QPLL0CLK => '0',
      QPLL0FREQLOCK => '0',
      QPLL0REFCLK => '0',
      QPLL1CLK => '0',
      QPLL1FREQLOCK => '0',
      QPLL1REFCLK => '0',
      RESETEXCEPTION => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_20\,
      RESETOVRD => '0',
      RX8B10BEN => '1',
      RXAFECFOKEN => '1',
      RXBUFRESET => '0',
      RXBUFSTATUS(2) => rxbufstatus_out(0),
      RXBUFSTATUS(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_324\,
      RXBUFSTATUS(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_325\,
      RXBYTEISALIGNED => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_21\,
      RXBYTEREALIGN => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_22\,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => '0',
      RXCDRLOCK => rxcdrlock_out(0),
      RXCDROVRDEN => '0',
      RXCDRPHDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_24\,
      RXCDRRESET => '0',
      RXCHANBONDSEQ => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_25\,
      RXCHANISALIGNED => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_26\,
      RXCHANREALIGN => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_27\,
      RXCHBONDEN => '0',
      RXCHBONDI(4 downto 0) => B"00000",
      RXCHBONDLEVEL(2 downto 0) => B"000",
      RXCHBONDMASTER => '0',
      RXCHBONDO(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_329\,
      RXCHBONDO(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_330\,
      RXCHBONDO(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_331\,
      RXCHBONDO(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_332\,
      RXCHBONDO(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_333\,
      RXCHBONDSLAVE => '0',
      RXCKCALDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_28\,
      RXCKCALRESET => '0',
      RXCKCALSTART(6 downto 0) => B"0000000",
      RXCLKCORCNT(1 downto 0) => rxclkcorcnt_out(1 downto 0),
      RXCOMINITDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_29\,
      RXCOMMADET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_30\,
      RXCOMMADETEN => '1',
      RXCOMSASDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_31\,
      RXCOMWAKEDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_32\,
      RXCTRL0(15) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_271\,
      RXCTRL0(14) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_272\,
      RXCTRL0(13) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_273\,
      RXCTRL0(12) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_274\,
      RXCTRL0(11) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_275\,
      RXCTRL0(10) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_276\,
      RXCTRL0(9) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_277\,
      RXCTRL0(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_278\,
      RXCTRL0(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_279\,
      RXCTRL0(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_280\,
      RXCTRL0(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_281\,
      RXCTRL0(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_282\,
      RXCTRL0(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_283\,
      RXCTRL0(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_284\,
      RXCTRL0(1 downto 0) => rxctrl0_out(1 downto 0),
      RXCTRL1(15) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_287\,
      RXCTRL1(14) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_288\,
      RXCTRL1(13) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_289\,
      RXCTRL1(12) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_290\,
      RXCTRL1(11) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_291\,
      RXCTRL1(10) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_292\,
      RXCTRL1(9) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_293\,
      RXCTRL1(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_294\,
      RXCTRL1(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_295\,
      RXCTRL1(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_296\,
      RXCTRL1(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_297\,
      RXCTRL1(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_298\,
      RXCTRL1(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_299\,
      RXCTRL1(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_300\,
      RXCTRL1(1 downto 0) => rxctrl1_out(1 downto 0),
      RXCTRL2(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_340\,
      RXCTRL2(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_341\,
      RXCTRL2(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_342\,
      RXCTRL2(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_343\,
      RXCTRL2(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_344\,
      RXCTRL2(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_345\,
      RXCTRL2(1 downto 0) => rxctrl2_out(1 downto 0),
      RXCTRL3(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_348\,
      RXCTRL3(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_349\,
      RXCTRL3(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_350\,
      RXCTRL3(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_351\,
      RXCTRL3(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_352\,
      RXCTRL3(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_353\,
      RXCTRL3(1 downto 0) => rxctrl3_out(1 downto 0),
      RXDATA(127) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_79\,
      RXDATA(126) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_80\,
      RXDATA(125) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_81\,
      RXDATA(124) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_82\,
      RXDATA(123) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_83\,
      RXDATA(122) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_84\,
      RXDATA(121) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_85\,
      RXDATA(120) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_86\,
      RXDATA(119) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_87\,
      RXDATA(118) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_88\,
      RXDATA(117) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_89\,
      RXDATA(116) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_90\,
      RXDATA(115) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_91\,
      RXDATA(114) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_92\,
      RXDATA(113) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_93\,
      RXDATA(112) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_94\,
      RXDATA(111) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_95\,
      RXDATA(110) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_96\,
      RXDATA(109) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_97\,
      RXDATA(108) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_98\,
      RXDATA(107) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_99\,
      RXDATA(106) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_100\,
      RXDATA(105) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_101\,
      RXDATA(104) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_102\,
      RXDATA(103) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_103\,
      RXDATA(102) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_104\,
      RXDATA(101) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_105\,
      RXDATA(100) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_106\,
      RXDATA(99) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_107\,
      RXDATA(98) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_108\,
      RXDATA(97) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_109\,
      RXDATA(96) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_110\,
      RXDATA(95) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_111\,
      RXDATA(94) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_112\,
      RXDATA(93) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_113\,
      RXDATA(92) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_114\,
      RXDATA(91) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_115\,
      RXDATA(90) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_116\,
      RXDATA(89) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_117\,
      RXDATA(88) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_118\,
      RXDATA(87) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_119\,
      RXDATA(86) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_120\,
      RXDATA(85) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_121\,
      RXDATA(84) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_122\,
      RXDATA(83) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_123\,
      RXDATA(82) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_124\,
      RXDATA(81) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_125\,
      RXDATA(80) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_126\,
      RXDATA(79) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_127\,
      RXDATA(78) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_128\,
      RXDATA(77) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_129\,
      RXDATA(76) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_130\,
      RXDATA(75) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_131\,
      RXDATA(74) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_132\,
      RXDATA(73) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_133\,
      RXDATA(72) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_134\,
      RXDATA(71) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_135\,
      RXDATA(70) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_136\,
      RXDATA(69) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_137\,
      RXDATA(68) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_138\,
      RXDATA(67) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_139\,
      RXDATA(66) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_140\,
      RXDATA(65) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_141\,
      RXDATA(64) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_142\,
      RXDATA(63) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_143\,
      RXDATA(62) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_144\,
      RXDATA(61) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_145\,
      RXDATA(60) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_146\,
      RXDATA(59) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_147\,
      RXDATA(58) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_148\,
      RXDATA(57) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_149\,
      RXDATA(56) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_150\,
      RXDATA(55) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_151\,
      RXDATA(54) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_152\,
      RXDATA(53) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_153\,
      RXDATA(52) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_154\,
      RXDATA(51) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_155\,
      RXDATA(50) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_156\,
      RXDATA(49) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_157\,
      RXDATA(48) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_158\,
      RXDATA(47) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_159\,
      RXDATA(46) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_160\,
      RXDATA(45) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_161\,
      RXDATA(44) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_162\,
      RXDATA(43) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_163\,
      RXDATA(42) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_164\,
      RXDATA(41) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_165\,
      RXDATA(40) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_166\,
      RXDATA(39) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_167\,
      RXDATA(38) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_168\,
      RXDATA(37) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_169\,
      RXDATA(36) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_170\,
      RXDATA(35) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_171\,
      RXDATA(34) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_172\,
      RXDATA(33) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_173\,
      RXDATA(32) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_174\,
      RXDATA(31) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_175\,
      RXDATA(30) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_176\,
      RXDATA(29) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_177\,
      RXDATA(28) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_178\,
      RXDATA(27) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_179\,
      RXDATA(26) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_180\,
      RXDATA(25) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_181\,
      RXDATA(24) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_182\,
      RXDATA(23) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_183\,
      RXDATA(22) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_184\,
      RXDATA(21) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_185\,
      RXDATA(20) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_186\,
      RXDATA(19) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_187\,
      RXDATA(18) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_188\,
      RXDATA(17) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_189\,
      RXDATA(16) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_190\,
      RXDATA(15 downto 0) => gtwiz_userdata_rx_out(15 downto 0),
      RXDATAEXTENDRSVD(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_356\,
      RXDATAEXTENDRSVD(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_357\,
      RXDATAEXTENDRSVD(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_358\,
      RXDATAEXTENDRSVD(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_359\,
      RXDATAEXTENDRSVD(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_360\,
      RXDATAEXTENDRSVD(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_361\,
      RXDATAEXTENDRSVD(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_362\,
      RXDATAEXTENDRSVD(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_363\,
      RXDATAVALID(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_309\,
      RXDATAVALID(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_310\,
      RXDFEAGCCTRL(1 downto 0) => B"01",
      RXDFEAGCHOLD => '0',
      RXDFEAGCOVRDEN => '0',
      RXDFECFOKFCNUM(3 downto 0) => B"1101",
      RXDFECFOKFEN => '0',
      RXDFECFOKFPULSE => '0',
      RXDFECFOKHOLD => '0',
      RXDFECFOKOVREN => '0',
      RXDFEKHHOLD => '0',
      RXDFEKHOVRDEN => '0',
      RXDFELFHOLD => '0',
      RXDFELFOVRDEN => '0',
      RXDFELPMRESET => '0',
      RXDFETAP10HOLD => '0',
      RXDFETAP10OVRDEN => '0',
      RXDFETAP11HOLD => '0',
      RXDFETAP11OVRDEN => '0',
      RXDFETAP12HOLD => '0',
      RXDFETAP12OVRDEN => '0',
      RXDFETAP13HOLD => '0',
      RXDFETAP13OVRDEN => '0',
      RXDFETAP14HOLD => '0',
      RXDFETAP14OVRDEN => '0',
      RXDFETAP15HOLD => '0',
      RXDFETAP15OVRDEN => '0',
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFETAP6HOLD => '0',
      RXDFETAP6OVRDEN => '0',
      RXDFETAP7HOLD => '0',
      RXDFETAP7OVRDEN => '0',
      RXDFETAP8HOLD => '0',
      RXDFETAP8OVRDEN => '0',
      RXDFETAP9HOLD => '0',
      RXDFETAP9OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEXYDEN => '1',
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_33\,
      RXELECIDLE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_34\,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXEQTRAINING => '0',
      RXGEARBOXSLIP => '0',
      RXHEADER(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_334\,
      RXHEADER(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_335\,
      RXHEADER(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_336\,
      RXHEADER(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_337\,
      RXHEADER(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_338\,
      RXHEADER(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_339\,
      RXHEADERVALID(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_311\,
      RXHEADERVALID(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_312\,
      RXLATCLK => '0',
      RXLFPSTRESETDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_35\,
      RXLFPSU2LPEXITDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_36\,
      RXLFPSU3WAKEDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_37\,
      RXLPMEN => '1',
      RXLPMGCHOLD => '0',
      RXLPMGCOVRDEN => '0',
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFKLOVRDEN => '0',
      RXLPMOSHOLD => '0',
      RXLPMOSOVRDEN => '0',
      RXMCOMMAALIGNEN => rxmcommaalignen_in(0),
      RXMONITOROUT(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_364\,
      RXMONITOROUT(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_365\,
      RXMONITOROUT(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_366\,
      RXMONITOROUT(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_367\,
      RXMONITOROUT(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_368\,
      RXMONITOROUT(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_369\,
      RXMONITOROUT(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_370\,
      RXMONITOROUT(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_371\,
      RXMONITORSEL(1 downto 0) => B"00",
      RXOOBRESET => '0',
      RXOSCALRESET => '0',
      RXOSHOLD => '0',
      RXOSINTDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_38\,
      RXOSINTSTARTED => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_39\,
      RXOSINTSTROBEDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_40\,
      RXOSINTSTROBESTARTED => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_41\,
      RXOSOVRDEN => '0',
      RXOUTCLK => \^rxoutclk_out\(0),
      RXOUTCLKFABRIC => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_43\,
      RXOUTCLKPCS => rxoutclkpcs_out(0),
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => rxmcommaalignen_in(0),
      RXPCSRESET => '0',
      RXPD(1) => RXPD(0),
      RXPD(0) => RXPD(0),
      RXPHALIGN => '0',
      RXPHALIGNDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_45\,
      RXPHALIGNEN => '0',
      RXPHALIGNERR => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_46\,
      RXPHDLYPD => '1',
      RXPHDLYRESET => '0',
      RXPHOVRDEN => '0',
      RXPLLCLKSEL(1 downto 0) => B"00",
      RXPMARESET => '0',
      RXPMARESETDONE => gtwiz_userclk_rx_active_out(0),
      RXPOLARITY => '0',
      RXPRBSCNTRESET => '0',
      RXPRBSERR => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_48\,
      RXPRBSLOCKED => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_49\,
      RXPRBSSEL(3 downto 0) => B"0000",
      RXPRGDIVRESETDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_50\,
      RXPROGDIVRESET => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      RXQPIEN => '0',
      RXQPISENN => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_51\,
      RXQPISENP => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_52\,
      RXRATE(2 downto 1) => B"00",
      RXRATE(0) => RXRATE(0),
      RXRATEDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_53\,
      RXRATEMODE => RXRATE(0),
      RXRECCLKOUT => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_54\,
      RXRESETDONE => rxresetdone_out(0),
      RXSLIDE => '0',
      RXSLIDERDY => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_56\,
      RXSLIPDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_57\,
      RXSLIPOUTCLK => '0',
      RXSLIPOUTCLKRDY => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_58\,
      RXSLIPPMA => '0',
      RXSLIPPMARDY => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_59\,
      RXSTARTOFSEQ(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_313\,
      RXSTARTOFSEQ(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_314\,
      RXSTATUS(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_326\,
      RXSTATUS(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_327\,
      RXSTATUS(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_328\,
      RXSYNCALLIN => '0',
      RXSYNCDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_60\,
      RXSYNCIN => '0',
      RXSYNCMODE => '0',
      RXSYNCOUT => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_61\,
      RXSYSCLKSEL(1 downto 0) => B"00",
      RXTERMINATION => '0',
      RXUSERRDY => \gen_gtwizard_gthe4.rxuserrdy_int\,
      RXUSRCLK => rxusrclk_in(0),
      RXUSRCLK2 => rxusrclk_in(0),
      RXVALID => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_62\,
      SIGVALIDCLK => '0',
      TSTIN(19 downto 0) => B"00000000000000000000",
      TX8B10BBYPASS(7 downto 0) => B"00000000",
      TX8B10BEN => '1',
      TXBUFSTATUS(1) => txbufstatus_out(0),
      TXBUFSTATUS(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_316\,
      TXCOMFINISH => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_63\,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXCTRL0(15 downto 2) => B"00000000000000",
      TXCTRL0(1 downto 0) => txctrl0_in(1 downto 0),
      TXCTRL1(15 downto 2) => B"00000000000000",
      TXCTRL1(1 downto 0) => txctrl1_in(1 downto 0),
      TXCTRL2(7 downto 2) => B"000000",
      TXCTRL2(1 downto 0) => txctrl2_in(1 downto 0),
      TXDATA(127 downto 16) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      TXDATA(15 downto 0) => gtwiz_userdata_tx_in(15 downto 0),
      TXDATAEXTENDRSVD(7 downto 0) => B"00000000",
      TXDCCDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_64\,
      TXDCCFORCESTART => '0',
      TXDCCRESET => '0',
      TXDEEMPH(1 downto 0) => B"00",
      TXDETECTRX => '0',
      TXDIFFCTRL(4 downto 0) => B"11000",
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_65\,
      TXDLYUPDOWN => '0',
      TXELECIDLE => txelecidle_in(0),
      TXHEADER(5 downto 0) => B"000000",
      TXINHIBIT => '0',
      TXLATCLK => '0',
      TXLFPSTRESET => '0',
      TXLFPSU2LPEXIT => '0',
      TXLFPSU3WAKE => '0',
      TXMAINCURSOR(6 downto 0) => B"0000000",
      TXMARGIN(2 downto 0) => B"000",
      TXMUXDCDEXHOLD => '0',
      TXMUXDCDORWREN => '0',
      TXONESZEROS => '0',
      TXOUTCLK => \^txoutclk_out\(0),
      TXOUTCLKFABRIC => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_67\,
      TXOUTCLKPCS => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_68\,
      TXOUTCLKSEL(2 downto 0) => i_in_meta_reg_1(2 downto 0),
      TXPCSRESET => '0',
      TXPD(1) => txelecidle_in(0),
      TXPD(0) => txelecidle_in(0),
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_69\,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '1',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_70\,
      TXPHOVRDEN => '0',
      TXPIPPMEN => '0',
      TXPIPPMOVRDEN => '0',
      TXPIPPMPD => '0',
      TXPIPPMSEL => '0',
      TXPIPPMSTEPSIZE(4 downto 0) => B"00000",
      TXPISOPD => '0',
      TXPLLCLKSEL(1 downto 0) => B"00",
      TXPMARESET => '0',
      TXPMARESETDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_71\,
      TXPOLARITY => '0',
      TXPOSTCURSOR(4 downto 0) => B"00000",
      TXPRBSFORCEERR => '0',
      TXPRBSSEL(3 downto 0) => B"0000",
      TXPRECURSOR(4 downto 0) => B"00000",
      TXPRGDIVRESETDONE => cpllpd_int_reg,
      TXPROGDIVRESET => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      TXQPIBIASEN => '0',
      TXQPISENN => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_73\,
      TXQPISENP => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_74\,
      TXQPIWEAKPUP => '0',
      TXRATE(2 downto 0) => B"000",
      TXRATEDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_75\,
      TXRATEMODE => '0',
      TXRESETDONE => txresetdone_out(0),
      TXSEQUENCE(6 downto 0) => B"0000000",
      TXSWING => '0',
      TXSYNCALLIN => '0',
      TXSYNCDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_77\,
      TXSYNCIN => '0',
      TXSYNCMODE => '0',
      TXSYNCOUT => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_78\,
      TXSYSCLKSEL(1 downto 0) => B"00",
      TXUSERRDY => \gen_gtwizard_gthe4.txuserrdy_int\,
      TXUSRCLK => rxusrclk_in(0),
      TXUSRCLK2 => rxusrclk_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_delay_powergood is
  port (
    \out\ : out STD_LOGIC;
    RXPD : out STD_LOGIC_VECTOR ( 0 to 0 );
    RXRATE : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkpcs_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\ : in STD_LOGIC;
    rxpd_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_delay_powergood : entity is "gtwizard_ultrascale_v1_7_9_gthe4_delay_powergood";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_delay_powergood;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_delay_powergood is
  signal \gen_powergood_delay.int_pwr_on_fsm\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \gen_powergood_delay.int_pwr_on_fsm\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \gen_powergood_delay.int_pwr_on_fsm\ : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of \gen_powergood_delay.int_pwr_on_fsm\ : signal is "no";
  signal \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.intclk_rrst_n_r\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of \gen_powergood_delay.intclk_rrst_n_r\ : signal is "true";
  attribute shreg_extract of \gen_powergood_delay.intclk_rrst_n_r\ : signal is "no";
  signal \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.pwr_on_fsm\ : STD_LOGIC;
  attribute RTL_KEEP of \gen_powergood_delay.pwr_on_fsm\ : signal is "true";
  attribute async_reg of \gen_powergood_delay.pwr_on_fsm\ : signal is "true";
  attribute shreg_extract of \gen_powergood_delay.pwr_on_fsm\ : signal is "no";
  signal \gen_powergood_delay.wait_cnt\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of \gen_powergood_delay.wait_cnt\ : signal is "true";
  attribute shreg_extract of \gen_powergood_delay.wait_cnt\ : signal is "no";
  signal \gen_powergood_delay.wait_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.wait_cnt[8]_i_1_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \gen_powergood_delay.int_pwr_on_fsm_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \gen_powergood_delay.int_pwr_on_fsm_reg\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.int_pwr_on_fsm_reg\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.pwr_on_fsm_reg\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.pwr_on_fsm_reg\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.pwr_on_fsm_reg\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[2]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[3]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[4]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[5]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[5]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[5]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[6]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[6]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[6]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[7]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[7]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[7]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[8]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[8]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[8]\ : label is "no";
begin
  \out\ <= \gen_powergood_delay.pwr_on_fsm\;
\gen_powergood_delay.int_pwr_on_fsm_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gen_powergood_delay.int_pwr_on_fsm\,
      I1 => \gen_powergood_delay.wait_cnt\(7),
      O => \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0\
    );
\gen_powergood_delay.int_pwr_on_fsm_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => '1',
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0\,
      Q => \gen_powergood_delay.int_pwr_on_fsm\
    );
\gen_powergood_delay.intclk_rrst_n_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_powergood_delay.int_pwr_on_fsm\,
      O => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => '1',
      Q => \gen_powergood_delay.intclk_rrst_n_r\(0)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(0),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(1)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(1),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(2)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(2),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(3)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(3),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(4)
    );
\gen_powergood_delay.pwr_on_fsm_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => '1',
      D => \gen_powergood_delay.int_pwr_on_fsm\,
      Q => \gen_powergood_delay.pwr_on_fsm\,
      R => '0'
    );
\gen_powergood_delay.wait_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \gen_powergood_delay.intclk_rrst_n_r\(4),
      I1 => \gen_powergood_delay.int_pwr_on_fsm\,
      O => \gen_powergood_delay.wait_cnt[0]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_powergood_delay.intclk_rrst_n_r\(4),
      O => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.wait_cnt[0]_i_1_n_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(4),
      Q => \gen_powergood_delay.wait_cnt\(0),
      R => '0'
    );
\gen_powergood_delay.wait_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(0),
      Q => \gen_powergood_delay.wait_cnt\(1),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(1),
      Q => \gen_powergood_delay.wait_cnt\(2),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(2),
      Q => \gen_powergood_delay.wait_cnt\(3),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(3),
      Q => \gen_powergood_delay.wait_cnt\(4),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(4),
      Q => \gen_powergood_delay.wait_cnt\(5),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(5),
      Q => \gen_powergood_delay.wait_cnt\(6),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(6),
      Q => \gen_powergood_delay.wait_cnt\(7),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(7),
      Q => \gen_powergood_delay.wait_cnt\(8),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_powergood_delay.pwr_on_fsm\,
      O => RXRATE(0)
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rxpd_in(0),
      I1 => \gen_powergood_delay.pwr_on_fsm\,
      O => RXPD(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer is
  port (
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_sync2_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer : entity is "gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal \rst_in_out_i_1__0_n_0\ : STD_LOGIC;
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => '1',
      Q => rst_in_meta
    );
\rst_in_out_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_in_sync2_reg_0,
      O => \rst_in_out_i_1__0_n_0\
    );
rst_in_out_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_sync3,
      Q => gtwiz_reset_rx_done_out(0)
    );
rst_in_sync1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_meta,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_sync1,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_sync2,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer_20 is
  port (
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_sync2_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer_20 : entity is "gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer_20;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer_20 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_out_i_1_n_0 : STD_LOGIC;
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => '1',
      Q => rst_in_meta
    );
rst_in_out_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_in_sync2_reg_0,
      O => rst_in_out_i_1_n_0
    );
rst_in_out_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_sync3,
      Q => gtwiz_reset_tx_done_out(0)
    );
rst_in_sync1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_meta,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_sync1,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_sync2,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer is
  port (
    gtwiz_reset_all_sync : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_all_in(0),
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_all_in(0),
      Q => gtwiz_reset_all_sync
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_all_in(0),
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_all_in(0),
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_all_in(0),
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_14 is
  port (
    gtwiz_reset_rx_any_sync : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]\ : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\ : in STD_LOGIC;
    rst_in_out_reg_0 : in STD_LOGIC;
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_14 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_14;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_14 is
  signal gtwiz_reset_rx_any : STD_LOGIC;
  signal \^gtwiz_reset_rx_any_sync\ : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
  gtwiz_reset_rx_any_sync <= \^gtwiz_reset_rx_any_sync\;
pllreset_rx_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0010"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \^gtwiz_reset_rx_any_sync\,
      I4 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      O => \FSM_sequential_sm_reset_rx_reg[1]\
    );
rst_in_meta_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rst_in_out_reg_0,
      I1 => gtwiz_reset_rx_datapath_in(0),
      I2 => rst_in_out_reg_1,
      O => gtwiz_reset_rx_any
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_rx_any,
      Q => \^gtwiz_reset_rx_any_sync\
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_15 is
  port (
    in0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_15 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_15;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_15 is
  signal rst_in0_0 : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
\rst_in_meta_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gtwiz_reset_rx_datapath_in(0),
      I1 => rst_in_out_reg_0,
      O => rst_in0_0
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in0_0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in0_0,
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in0_0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in0_0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in0_0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_16 is
  port (
    in0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_meta_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_16 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_16;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_16 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in_meta_reg_0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in_meta_reg_0,
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in_meta_reg_0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in_meta_reg_0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in_meta_reg_0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_17 is
  port (
    gtwiz_reset_tx_any_sync : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[1]\ : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_17 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_17;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_17 is
  signal gtwiz_reset_tx_any : STD_LOGIC;
  signal \^gtwiz_reset_tx_any_sync\ : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
  gtwiz_reset_tx_any_sync <= \^gtwiz_reset_tx_any_sync\;
pllreset_tx_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0010"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \^gtwiz_reset_tx_any_sync\,
      I4 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      O => \FSM_sequential_sm_reset_tx_reg[1]\
    );
\rst_in_meta_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gtwiz_reset_tx_datapath_in(0),
      I1 => rst_in_out_reg_0,
      O => gtwiz_reset_tx_any
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_tx_any,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_tx_any,
      Q => \^gtwiz_reset_tx_any_sync\
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_tx_any,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_tx_any,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_tx_any,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_18 is
  port (
    in0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_18 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_18;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_18 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_19 is
  port (
    in0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_meta_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_19 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_19;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_19 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in_meta_reg_0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in_meta_reg_0,
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in_meta_reg_0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in_meta_reg_0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in_meta_reg_0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_21 is
  port (
    rst_in_out_reg_0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_21 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_21;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_21 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in0,
      Q => rst_in_out_reg_0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_23 is
  port (
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_23 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_23;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_23 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => '1',
      Q => rst_in_meta
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => '1',
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => '1',
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => '1',
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_24 is
  port (
    cal_on_tx_reset_in_sync : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    RESET_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_24 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_24;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_24 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => RESET_IN,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => RESET_IN,
      Q => cal_on_tx_reset_in_sync
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => RESET_IN,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => RESET_IN,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => RESET_IN,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_31 is
  port (
    rst_in_out : out STD_LOGIC;
    txoutclkmon : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_31 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_31;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_31 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => '0',
      PRE => \out\,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => rst_in_sync3,
      PRE => \out\,
      Q => rst_in_out
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => rst_in_meta,
      PRE => \out\,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => rst_in_sync1,
      PRE => \out\,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => rst_in_sync2,
      PRE => \out\,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_clocking is
  port (
    gtrefclk_out : out STD_LOGIC;
    userclk2 : out STD_LOGIC;
    userclk : out STD_LOGIC;
    rxuserclk2 : out STD_LOGIC;
    gtrefclk_p : in STD_LOGIC;
    gtrefclk_n : in STD_LOGIC;
    txoutclk : in STD_LOGIC;
    rxoutclk : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : in STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_clocking : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_clocking";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_clocking;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_clocking is
  signal \<const1>\ : STD_LOGIC;
  signal GND_2 : STD_LOGIC;
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal NLW_ibufds_gtrefclk_ODIV2_UNCONNECTED : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of ibufds_gtrefclk : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of rxrecclk_bufg_inst : label is "MLO";
  attribute box_type of rxrecclk_bufg_inst : label is "PRIMITIVE";
  attribute OPT_MODIFIED of usrclk2_bufg_inst : label is "MLO";
  attribute box_type of usrclk2_bufg_inst : label is "PRIMITIVE";
  attribute OPT_MODIFIED of usrclk_bufg_inst : label is "MLO";
  attribute box_type of usrclk_bufg_inst : label is "PRIMITIVE";
begin
  \^lopt\ <= lopt_2;
  \^lopt_1\ <= lopt_3;
  \^lopt_2\ <= lopt_4;
  \^lopt_3\ <= lopt_5;
  lopt <= \<const1>\;
  lopt_1 <= GND_2;
GND_1: unisim.vcomponents.GND
     port map (
      G => GND_2
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
ibufds_gtrefclk: unisim.vcomponents.IBUFDS_GTE4
    generic map(
      REFCLK_EN_TX_PATH => '0',
      REFCLK_HROW_CK_SEL => B"00",
      REFCLK_ICNTL_RX => B"00"
    )
        port map (
      CEB => '0',
      I => gtrefclk_p,
      IB => gtrefclk_n,
      O => gtrefclk_out,
      ODIV2 => NLW_ibufds_gtrefclk_ODIV2_UNCONNECTED
    );
rxrecclk_bufg_inst: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => \^lopt\,
      CEMASK => '0',
      CLR => \^lopt_1\,
      CLRMASK => '0',
      DIV(2 downto 0) => B"000",
      I => rxoutclk,
      O => rxuserclk2
    );
usrclk2_bufg_inst: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => \^lopt_2\,
      CEMASK => '0',
      CLR => \^lopt_3\,
      CLRMASK => '0',
      DIV(2 downto 0) => B"000",
      I => txoutclk,
      O => userclk2
    );
usrclk_bufg_inst: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => \^lopt_2\,
      CEMASK => '0',
      CLR => \^lopt_3\,
      CLRMASK => '0',
      DIV(2 downto 0) => B"001",
      I => txoutclk,
      O => userclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync is
  port (
    reset_out : out STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    gtwiz_reset_rx_done_out : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync is
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute box_type : string;
  attribute box_type of reset_sync1 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute box_type of reset_sync2 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute box_type of reset_sync3 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute box_type of reset_sync4 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute box_type of reset_sync5 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute box_type of reset_sync6 : label is "PRIMITIVE";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_rx_done_out(0),
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage1,
      PRE => gtwiz_reset_rx_done_out(0),
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage2,
      PRE => gtwiz_reset_rx_done_out(0),
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage3,
      PRE => gtwiz_reset_rx_done_out(0),
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage4,
      PRE => gtwiz_reset_rx_done_out(0),
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage5,
      PRE => '0',
      Q => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_0 is
  port (
    gtwiz_reset_rx_done_out_int_reg0 : out STD_LOGIC;
    reset_out : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_0 : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_0;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_0 is
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  signal rxreset_int : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute box_type : string;
  attribute box_type of reset_sync1 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute box_type of reset_sync2 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute box_type of reset_sync3 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute box_type of reset_sync4 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute box_type of reset_sync5 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute box_type of reset_sync6 : label is "PRIMITIVE";
begin
gtwiz_reset_rx_done_out_int_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rxreset_int,
      I1 => reset_out,
      O => gtwiz_reset_rx_done_out_int_reg0
    );
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => '0',
      PRE => SR(0),
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage1,
      PRE => SR(0),
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage2,
      PRE => SR(0),
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage3,
      PRE => SR(0),
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage4,
      PRE => SR(0),
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage5,
      PRE => '0',
      Q => rxreset_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_1 is
  port (
    gtwiz_reset_tx_done_out_int_reg0 : out STD_LOGIC;
    gtwiz_reset_tx_done_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    reset_sync5_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_1 : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_1;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_1 is
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  signal txreset_int : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute box_type : string;
  attribute box_type of reset_sync1 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute box_type of reset_sync2 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute box_type of reset_sync3 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute box_type of reset_sync4 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute box_type of reset_sync5 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute box_type of reset_sync6 : label is "PRIMITIVE";
begin
gtwiz_reset_tx_done_out_int_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => txreset_int,
      I1 => gtwiz_reset_tx_done_out(0),
      O => gtwiz_reset_tx_done_out_int_reg0
    );
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => '0',
      PRE => reset_sync5_0(0),
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_stage1,
      PRE => reset_sync5_0(0),
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_stage2,
      PRE => reset_sync5_0(0),
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_stage3,
      PRE => reset_sync5_0(0),
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_stage4,
      PRE => reset_sync5_0(0),
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_stage5,
      PRE => '0',
      Q => txreset_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_2 is
  port (
    reset_out : out STD_LOGIC;
    userclk2 : in STD_LOGIC;
    enablealign : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_2 : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_2;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_2 is
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute box_type : string;
  attribute box_type of reset_sync1 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute box_type of reset_sync2 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute box_type of reset_sync3 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute box_type of reset_sync4 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute box_type of reset_sync5 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute box_type of reset_sync6 : label is "PRIMITIVE";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => '0',
      PRE => enablealign,
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage1,
      PRE => enablealign,
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage2,
      PRE => enablealign,
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage3,
      PRE => enablealign,
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage4,
      PRE => enablealign,
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage5,
      PRE => '0',
      Q => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_resets is
  port (
    pma_reset_out : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_resets : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_resets";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_resets;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_resets is
  signal pma_reset_pipe : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg : string;
  attribute async_reg of pma_reset_pipe : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \pma_reset_pipe_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \pma_reset_pipe_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \pma_reset_pipe_reg[1]\ : label is std.standard.true;
  attribute KEEP of \pma_reset_pipe_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \pma_reset_pipe_reg[2]\ : label is std.standard.true;
  attribute KEEP of \pma_reset_pipe_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \pma_reset_pipe_reg[3]\ : label is std.standard.true;
  attribute KEEP of \pma_reset_pipe_reg[3]\ : label is "yes";
begin
  pma_reset_out <= pma_reset_pipe(3);
\pma_reset_pipe_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => '0',
      PRE => reset,
      Q => pma_reset_pipe(0)
    );
\pma_reset_pipe_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => pma_reset_pipe(0),
      PRE => reset,
      Q => pma_reset_pipe(1)
    );
\pma_reset_pipe_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => pma_reset_pipe(1),
      PRE => reset,
      Q => pma_reset_pipe(2)
    );
\pma_reset_pipe_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => pma_reset_pipe(2),
      PRE => reset,
      Q => pma_reset_pipe(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_sync_block is
  port (
    resetdone : out STD_LOGIC;
    data_in : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_sync_block : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_sync_block";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_sync_block;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_sync_block is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => resetdone,
      R => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
WrLPAmevOeee/HiaIGgPKffTsGjPw79Mvhb1LvIE3IQs20r9+LQOoFGpfUylEN1UW2O2frWdS04S
72SDyqvJ5A==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
C57Uh05FvDEJaXQ4H8lC5UbDO/jg7m+45NOtD4cM+eEYb3jcEPXS/mMv8e0ZOAe/mg7S5VXmkWr7
VEk0dR5AU4kxRj4XjFKlvVLZkhNdXiS3LQk/EziN2GSKJjjDKBkNHEfhYIGF1ZkOpC43O4yuYrxk
CIWTpVXywZi8wCaExe8=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lnTbrZfs2R120YpSyobtyskobEgxZSAlXnUQXw1gJpszgY/hqhzTy3v0ru7GipkY6qPoEcZwNnVX
iD7GpCBRhqKix8pqMugQ1kvNhkn1r2YRhmA6XHA0ry90LNrf+n9uqlf476IBJTLTd3uu4ZngV06I
QvBbiq8tjaP25el1krCHHl5rfNirhuwiDDOMI2E116k0hSU8spCYQ0rZ4zCPJqOKT+fAtz1I+L2I
7khRnsRzR+YQ1RpBojQPxfqkEiv3A1XZQAUu2jSrW9PWm/3IpjLtJkZmcI7pciYLWv6MsTfFOhxV
6plNRVK33O7OxS/zjPhtulkG1IT36qOdQJ/Taw==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
NYPBrFjA8rEwnRj94/W5n/OoJJ3VW9KspqmB8LGhkba5zTpRXGx5cP5VSAONdwboNqGe1cRhXJpS
mEHlKqR0glqNIxnLFETHEfkwnm/8dMDrYX6GKlEZVWbhg4uvlJIq7o63AhclqIqjyA+EUIWFI9av
c/Cg2WZkvMEk5Voduuli2eqGDoNjtmDUO4UdgeH75LdFY+E+U4xGGx2EjuMxwi6MtgMAzDD+P/gb
2nE3Cf73IZGJnwsh0ov4Y7OeTZ3lhbpUZqjEbOmWRvr+qHsDr7W/qKnJlzCwft/TK1nwPSkQvDoO
Sh4iuY6J4CC2wm95ser/gBAkQRbDLCyN6r+p6Q==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
l8u9KWR7K0iPE4cKBtlWMJgIHngboNXFVNkkmZ6xHn0dciEOTcoZJ47OzbolWOOFGMusDRe3wPtf
ExmCTLetP1a5jaZMnwKNMmVJqq0v1MCXmQo7CRSSvmjqubldjetWzfvokwLk6MZBAh7O+uM2lRVg
2JUh5JSpOyhotZWrrds=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
sS8d+5TDoy1zTTZMk5jun5fAGkESRFp8QMV8vg1sxwTYGe/MJptNpwEltS6HAqGJ0yAsHgTGiwbT
+PlF6ZE7GdA3glLDui13HfwGjVy0dNgtbTeWYb0FHGMjNDSJfT/IEaYDdKr1JpgrZJPIOQ7HrQF6
YMldqxFOawfLh/OhhNaa5tKLjc6+CsSrjpDc2xu/XL01G1T40M44u9ezedVs8kEEFbhhJoSZJr+R
Ylnota7Y4vr97XPxV540BG16z5uWCTfxzmtqjY0jRsdmMdWnhPVEemtBUdyBgpquhyWigLjIdd+m
9FytOvuiYqx/QxlsxkfK+SGt5NTbSf8tnbpcTg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jNC3g1ETgClEMyVRhJ9X1s0X3KSfCdTvdZ0hojJSjoINg4/IQZvPSTnm6KvDNN/9PD4ErCjmDDOV
7sMbtgU6WCbq/U9qhyKK/PWjXyTgOd32u9xnMP6sNlms5y7haCan/c0J3oVpTutiV6FVgEClXJfB
n6wb0JyxR6eXI1RBZNNu4xSis1Eylp63Pg2jds0dA3HV1PfmkSmZ2llTUpuUh9dt5hBDsgevFCqq
lEiJByppRy8Qv3L8bbNSl4LQSQfiGho07tKxnCrEOqJG7yd5jckcWNgwK4ONAZrBPYPjgPr/6etW
42E/gtZfx84l0bOSgB+lTAvbVJ/HXcEJ+ULNJQ==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2020_08", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
pTLqFXpPpE2wsvVFAPd6keg/FFvC68hyF9vLqKPMM2rj+6kUgPBCKgz90mreQi2fbuua+uvx6l++
PnxknxaYB9TXxHfRJsyoZX/lDaUDvlgNy3lgZ10JP/sGNlu8DMEiANoLx2Ohda9e4aq9Dcpr3IWp
CBAzAaUYSGBBZlIxhN0o1NGemu0bHisB4FMqqN144xTFb3G/ofll70V6WbXVqq4JSE85mg9m8Sny
Mylfwhg7XM4vQBhWx1WmUxD19oquKtZeWYm8xJ/0FtlO/dZW/v/IrTsBHO+g31Tuc4Yeq02xEa1c
lAadhPvCyPFXNR39xVwlTKf8TjWKchWjriUEHA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Mz18GBawyyJpgag5k/ejGuWP7010DXxbJmmL/KB398ON6rHGp/E040EN7rcmiOjYamjthKi+JJ2H
Tsnh2qF0B/TBwgXWQfN04JV3tPSOr334V4HruGr6OWUGQAHJKJsH0QNDci9vwkafL+ZLz1+0JhRU
Gw+LKI/lB6iQ5sxRT75gHKPtr4swUQdSkdcS9UFHulKsKMJPsSMMQnlVkHPnlvM3c5gHCbWM1V/+
GXVuzNWNhwqGZz8iUOKWTw2IVwb2FoqM8OcImKR2VhTloz8FFMN3uYbLd6PqzMrb/IOKBNzLq6ZA
HllfEYb6sxyvg7DpPdUkiMIe4F4KLLEgaFkhGw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 115904)
`protect data_block
BeCfJ72U8szhOFiUuAn0PnVwTnrShutp6ayp+fawNn+tlcywgL4tc/ow8bg9PBw1QIKlGwC0An93
B4RkGy3f1cYWJL+UUXgRHcr3gtcCs8KDuqyvqFz1B6yH25/RVWmk0km50gVpo+AH0ZzVTayKKddQ
JOMHp1OZp+RPgiSiCVNuOGS+xPzqwJZ/XEtjyKIUC2am0JtLySpj+FI6yoVlmS0P3i/gUiVZ5s9U
ygGBQ+0x3lcO05qzPi9dBLPY0RVBOA3TD405vxf9/lPzljQGjuuhG+H3wXtMG+/BzXrktLj4ATYp
ZjDsaUENNQGNqMprCSOusYD6gJWkYKx0XYXss53vkDiQulROmbT4HKp8nksXg2K6GXvZwrCraCrG
ngr786U/Ha1znyua/8Y6DeGug0rdQSqTal5CO/P5XSA4DYwI19rfZuOjaO+NkVHMmPizF7W6VEG+
b4A1SWQIISBzpPWJ8Sl1dHxAM63mKVna0NwhSNzqk+HrKYXweWGf3mD4CsIDouIPiCm+eqHS3uu8
GOtUchU5iO1dau5n9DoGDjOm6misPIUFPiaFyjovqy/hEUSLL99J4m85Y7uabP/ezX544eJ5S8v1
+LvCFnfClg3TP8VRn5LspQJ/yBcoNP+L1h+WN/eJZN8hqrfJWoAX6gdl3AdLvvOcSLi5tJkZhZKm
sAM5nkeg+gj4B7M1KDAkOGQ+ujGdnnifHK5RVrGrOZj9AXz4sBbZPUNQHxTrQ0gzHa9OIxLQAvnW
Lw3HdWptiZ3CdNj1Cbg018+hMM95WHYXKtgsDmViY/JPcar+KSLbQ+EmvNL3XoUvt+OBWH4rdvw5
dtbsxh7gjXcp129aJyDcYZj7gdyd2CaSsvourZ/pVCLLw4qoXieJY9DlHcJ7O/9EzwV1X40pSZZ5
mCoHXR1iQTkzr95W3zQeZsjBxQetlC9qIWX8NFSzaor7b1sMSOy/ta/hB8Ys/nWqsUb+TB+LmOxd
PdhcMFmQUWe8W9zDK9JsWZStL6S93crrSWawLkyFWhOFCwkBnfWaHQkKgOIkfOts/B94aU3ziBGP
1iqtrTeFlU2gwVOrsq4jsXiQdWcN7Put2KiQP41qxm1NTAJkONZAckClIR5ZTZrQrC7IHx7vYxIp
NN561WwD1uCppTNn4rbm7QL8kGWAFNnxCO+HMqbZaBHmJxxl9FbwUX6Zl1EaQD4nReATUWCVLUtI
0/5JynITy5LTmcX5hpVuMCYoxu8uX35e+rIw1Bhb+qHOSc3Dcw3f2/1j6yoMqHmYpFXhkTetp8nz
N5hxT9r1Tb12+zGUK4r9/xUojlEN2K+js6WmiMB5zDdqoKRCUfDesCxfyKVUnE2+jj3aoJlZEjhH
4MzZLr+tz3oepQ5CZn+wVHT/S6eXlmD5yDmphBNAlgilrRJ+qYGJWzWFaa4K3d1hDuANizkBVZFa
mUomwTkdYyLGIclZvBA1A18a/+n1rdsPRfGtHLkbh1veWFzbSVC3wyHIbW8hX0ve+fbJLbbk0Qp2
TR8uNM8eHKyljn63AyprG0wWXFfRPIuTXlHMWWrQFT+CIvFdfyjcVbOe5KtGPJdd0NHm4B2ataz6
lz3T5gwCiyhIlCZVByiIxQBb9xroBQJu/vKEFcUx+Wi1b4+4FHeKSu0hDcbj0+ur8/L3K+62kaDF
fuPhcNg3ThDcGsDNCVtF0csikqTQhwMIXtBQdp41ggXTJlWARAWjsWwKoy9CyIPfZHZXTznFsjqz
lfL8KPjnxyGxcsZA3lW4I1pz0egP7xVjDw3i5lUvR6qNSSeroG+ktLZXsabwkUj+kbce61r97ecu
wOcLhLZnu6pTV9eH0jK/8B3AdeLCoOLDFffjzObzYFK5BGq/S8G5nq1vMtRrWy2huXTeIAn7Rfbr
s2TJ/BbxCD6S2huhpf3+M6hEZbKqFqR2NFIbrhKamvZWxiSunUD5lkFksgafbLnpy0Zax8qYjYM0
tOFwH5R2AnDZqWpNVsk7N9Pp1Sdi7DHK+tq+yokZw5JuG3ivb71FNvGKiARahcFQFk52YB7TFhF+
Gjl0ANdgtygAN1Rdz+rKiC5D7zsB+/5dq0jt8yrR4psz/XbglaLs0rgU3iJ/yvR4XdKbdu6YvM+t
s7Q53kLG8H5vRS0UenKdxwOUSAXJMjla9LRT+w4TolvU5aX83ycsFMv90CZgdpy2ohnXMenTpv3/
JHK2/Xyi1h28OsE81HyjH73h8EqUUWwxfKmYQ9i7C0tE54V9C9TOg+NsrxCSgGNc6T+W7rhGzDpx
sgVFcljwjGgXrbs46pkosjAk3VL4Fbb826qnDWENX6VEG1FLc0wAkJPMVBxda9yivgZfqzM43AGC
LA3/SIi4zj1cGZ7SZEjybTAkJhKowWDqTPAWru6UZOJotiQj2sP5vX+SNHmRnI9rSYXGySOLkmIs
AXctMsC1y4LlxI1JIWoyeThVj1kdaeUKEFVc/JEZuW4kgQX0f0MmNj3QiFmjD4YVRWHDOxUa5TDk
wDww2GILme+Ou6cgwjUNwvi84Pd3UI5ImBVIeoijsqaTx5qIzilj/T+sQXJGROB9dar6k1PJiYUG
yxAs9+THv6oUNh4qa1lTVsk2ni523VdqYujJWgAc4iyG2D+2kAkiDLEpwHp7FtxnkigguQw9nUW4
yw8UvDT48rGHhVsBDwE4sUs2q+cazlpAy0xHMxx9mS0daBsD1s9EpwebmALSb3g3h6MGnBpThX94
j0lBjYttypjMPPtytPdbLSnEATIaAYDOt0xOUnw40CCSwuVRai8CjwnZwTyD/DviCK9fU7Mu/N3u
nzyG8U4wzft3HNZ4oyUonofkszmWv7ydG7vRHBLR+eNBdYHgQ74em/HMpmmgvAWkLpu0I+R+Ycaf
Qlr5hItPH8cfJu8IzzG98buKY/wfsEzbGTztBbQ/TtuNGUSfpumnnTfOmAWxZgx4TWgb5AvUhHCk
6k32WGGiumC/Q7+xa0V4gqK6ecJkH2XOEKlYJlxwH0vNFSY/WgbwaAMHjmPKZJKjvblqXYfrzaTT
fFpQ7G4F/Ia27oYZB/6wBQiyprwH3LtmLAAYiprL0S3ED//rvyGju3lfzNSxvRDj382xRCR324eJ
ius6il1AO3bPvLhP0rAErBBoFUKT7Pa6j3g3d3nwfOwv6HgAq/CSpYYvgmoIg2YJvr+agndhbOD2
E/TIwdwQmQw8IaVEO+OSJkMgfU3rgyXg4Jtx5RdnXle25xuQa/4MBhQyq8qnr0a+p7dcOfrl+1aV
vqocdFfGbs5QxARF46XQ4prkctBY4v9UrWOxk4hzqYqnnmhZY8cFES3nPygYUZ3AS0392McFJiOH
CNvI3m6I75zeV7q6xox4Jp7pl2CcXhzqOMju1GNAUTQwF9zs71GaEAGiF8GFqvGWXzquPZz6XePu
e2CvKer/daWSsowx9ZB6u/B5CWZsXVZYC35lqu9qmiTYQDjmu/lRVt6DaKjgivlL+oj3EvO2ZNEg
0Ok96gT3ogUKUp4hdYLvWCnK7FYFXQZUPP1XYypR/SpKgVEdG/czVolxqZPVD8F9tcLFrDXmPk5I
EgMYkzZzyOVirtfh79yER9Mer974kgkP2DWCRE1b1kth51PKr+IRgtC8ZoJ+W8IgewU1chmXWwSQ
UyFUzZPsgq6Au1cS/aLDbOReOcHIyfMZyr64d/3IK9AVL+OZ9gzJF8pzA2YHoECLZGyQp3Lg4whH
fR8Tb4LYp3whf0tzOzpf6DO/yQ6ZWd3lkIbCMDl5PCQpJzbdkVZaaL0UN9BML4yKLPXTTzNAmiNB
QGJ2CEsJTK8X5pvqyGqChJfKwrwxf/u75voLMnn+EikfTx7PqJv5HwKZHpWRAzYNBXmBIP3spF/Z
g56317+BKm7vkGr5eHTjaNfK+KgeORu+UO/b5rBWnbyNd294l5IwsRiMV5vvHzGw/j7SfImdogw6
MgshYpz5rq3pm9RZTgMu6ATDeCY1IPHIfxAnzQehIVJNSm1IJXGmdBPsQ6uWKWSARVkAhI+jKgFB
70nJ76/TUfXCPsRnAtZS0RuBrLsweuRCutOcoXLlvshgkHbo86TtkNia6MNefCVEOBcWR1LLPaR6
LzLajA5odcnx5O99KCOlNo/3FMA/OsvGqaZouriZYIBgB/3z0ByIvmkeeBUMK4oo79zlO64q5Aod
zEm2aGGW+XiH/3afa9/iCpe2Wnvh6HGHDKCEsXJbtj09K5pZP8oasHjIDVKihAZ/sLAU1IMIikTN
fP5I9nw321WM4isRahA0Fy1CApE71fukyyFdd6xzjDA92mUUQCpV6V2s5gsApaGsnleyfV5qHCEV
u4hp161/oc0EEBCZK7Syg2aIMzpjHW1sCqCYTSyp3o1S92eTGh7syN+8u5BhcHsw1CPdFRQEWPHz
1bWoJ/DIh2Ir6RHo1S46JGDmI6RaX5i9zkWyiQJKj/uvOh/kJn17OrqPXKWm08bPmBjPW1CnaicS
TjIhY8QAmIGMlhVGXBwmUT4mWOqtdFqGjNbm1oUaFrpJKya3oTQT3F+EBvKQJAPLYAe5Oda4SGuL
ELTJjWQVgH5MesOTa/vtgfQhIqsWLDCm3lv3lhNOziinhUG9tOL56XcB+62Nmos2vxtjtIR3dcwa
Ux7GSrZLzJVMUCcjsNizCoubrk0aGtT2YSbiIgpXmFjdbLYxWUjgLrbwVGHpEV250OIDLcM711Ay
829ghkWAdkBkJR+Mk5GVkvtHk5bIdKWzvqeTyXYGcSz58RA1hNKTrDJpG2hUzIF7jRpG1jCz4ENj
oI+qzrQAxjnEymQ6bikLS0cCLAYjZP/PImBzd2RWQb4Uh8P1g9JpFtEg0VoBqpDQfKuRCMwMQKOT
dKtmJqPRBZr6IYTSYxXCYReT00zJkYv9GM4SdSho3w535PHKTwiUdJMuA5Mba4np+gPtCD7Nx4zA
js73DigegKfJBQ42FNKwoPuSpaQQwMSnUJ9Gnlxa/FWvZQFDr16x8cdnNbuizqzApRwXjo91kF21
p2gz5eX8ZGLHr6ydiyyMckv5p9vOcQIjnA0GfcB70dOy2D6bLTYZ16+j7dkuvJzUeO9yQEIzw0HR
XzoREexs4d+TKPFEfvktL1dA6B6GiWRweGY09lqXpaBK28yfKL4ElZbp6q7IzUILXXRPZQhtThfy
RtYRQe8v972x329HsJuTIQ0DEmNkhw1EM27RhtktDc2iYKU8nM8lECakIy35/6kxPDceNV2bEJlb
kbrj61asU3gPk+KQygqT8qz07c/IfL3K9bH8sWePsQUqc4unejZ3bXwilwAxgqaonzBZ3t5aaWY6
rHt7/yq/RnZ/GR7ECw84KLmU63n8orPTLqdROdIaZH0VCqda8ZEVY34JCFeC9/humYpab9cpAx++
iG2YM4ForjzMiCh5QXLlDfbDK0QgwnXkvTwMQFjQDSexuLZ6yCC0dAyuJAeRU2ZSB3/F9FCTcTSW
zVpf/8thxuwNtPZKFAgdC+7fly3mZ8R8XuksfgIYXmI15hpN+czUASFl/BDrMyK4FCyH2uIy1bmE
z28PXEw+PzmakPFaNlNy9/PSxhvRmyStaSiNWgx85UxLI9sTpPROPJb1eIOZUwci7HzbDEnQiecn
7PCAoWq2Kmst/MgC6ZdeJvB33Q6CzKZhs/Ol2S1Dk3+HhrANzhgXPnELF+27AiyOTua5qojPRo7m
sESAaxrSIqf1NeDUaKHp8yVVAbgVjOvqVqplZT+HNB5P+QwiHq1vfZs5+3XfIBtGvQUPgujRzwmJ
iW3BS50PkF9Nu14J1NNMaKDb11F37ADCo0DWoKJpfLN5k/vUO6P4OIBa68LUVFgXjBVnbqAIcgoU
R3X5r3ZqP6a/iRqcVZQ6mBfKypJM37q7zQPV6BqyIs/pnFraqBu+pMgpYL+OoCPm6vHqFaswnlRG
5gB02xGjuo90dc0J58iBxx3BCNdDM6H5rmbefGB8a9eMgcb0Ek3ztXqvxOn/3LdDFJK7HR2AHnga
+/0vYFvFzOTfc/LLs4O2Xdo/KqUVr5l1lOqb/OLnEEi1xz09EVBf0niaiAZpJqOw8EwNlFk+K1Av
J8jtytWta/6PZ11uNRNwHgF4MOj7CBgVmcaeTyF08J5142SlRkwjw4BTXwGtgulz+OPtcQJWuR3i
fxToZFWAQ6qSAshjSdDQpjfmqDrG8pI0CBo3UjFA2JZds82e44JEPw0tpPRENp5iFA/qHLqoSwDT
VZpdfh1PgsMrLyKiap3/I6fBLdvsFUWhI5WVDJAbGWENIsITiQgrpl41Dp/onQtRUsi8oczccAPK
hXeI8JSCZQzertUeJ6oFH6hqEdMb8/6WtfUTsS0Y4nYm1wSYLOj/9L1HxPYbVq37m6mcBEPMWSYF
rz79FgF9G7H15yNaJ3PwmAWcBu5543XI6VerXiUnNVgn29tY0SZAoM3/jAZh6ZSIzy7MgxMkY2Io
RsOM1MO6tB/UniX0WFMv7BSOu0B8w6AcorWCbfvpzsetkesk+bcGBupWfckICJC1B+x5iFM00VKp
pl2dt5kDh/cLj5mLPDK07uXXb7rS8TUD4pHNSZIFV6ZGbL1mRjhCYFo5Lu+iOYZi3B+nnFith5q/
dCloh9ljBA93xOFCWx+pyPAWmokhLAdSZ7bcZEwerong4RAYo2JvIbaweuEA1ZbVysLzKP9dvLof
pZo28lbhXX/mIFKngIQtnGA4o+R58lUl9X3h2qHagPWsS8VrR/MFZbfVJCmKnEJMQtcco7BoXBBN
jLfiw5/rGO5pnwm/0/BXvzFCYbB52nYt6YNlKKFmJINHGy+V8fuQEKRdtdl1GALX0sTbBctonSol
cDefncPzu+B3OwmNURKMn82bLZgyaS4Vx0RaG+20+CnAfYxAbauWynip03BaTCVV4+bR5nsYvWOX
O2tDBRu79JTShB5Or8zYTti9hFAW47grdocr8634CQdKjutocgw/bVMa+QD1Xb2Zam2Q0Vof69x7
uSBZz/G43VW4LDdssGL6kU/YSiehvoWJ7G2znFH9y/QjuSkptYpHf/BjSfXfVe2hcw5mSDKYt1r+
INrK6RmxdkPGk2hZ5sYPP7QPrgYgHMDuFQKa2NicgM8ncumZRg4/bci5e1rTR0+oJetXSfy3njJU
gMAr/S4YPBGCpOeHwOnpNTLp7nXUPwyJ/BlqnfJY6BtXLbOVPtN1JSerbMfJqIDVr74qMv/va/ym
QoZ8HEPNxyt80ppQe7xaKI4Lq3YZK1CXHBPDIEPgna9X3E7WkTx3R9V/9QT3LYTUmmOFaQGHJ+xy
wFq7WQO1Z0jaASrb9kgmZ0AIXo97QItkAU42awUt32f8t1YcyCQOzjJDl5XlLNj9KTTaDt0D9OmQ
1NKquLaLTv8sMyp6s43u4yimygiPnJu131pDO3rO/9u9W7gjU2tSmvl7jMbGTvkmQ9NQp9NWEKSq
QmkoOghSZEoTv5V+qoMHpRlI7jTmf9kzLP1FIhN9ztDtV43bJwbDdADg3/TIM3+V6nZ/Yrud9XQ5
R3lEbW4OVzAOMXmuLyoye3f7XpBHYhPa8cEOlhmWwytV97HeS179OWdu2oIgmqZkVCVpf5txkm5R
3h7TfAhJXCD0naT0K4t/y7raka3knNJEYWNXwja9fngCUSKl/P2N+jFYjk+C6Kn6K0KUk4TkZV0u
+uXRyZW5gn3VnP0t8bhNqRN6Nq1FzAAUNULZ7cdBobKWttzMIRwDzIYqfbM4ZEsSRjyrXZWuwhWH
XClVbf12vDYBp50BWh1fotWhwRGlGgJQ/wWdkoCaeKJ+T6i/PSrM02YgBtQ180JcoYWHt1kmRs8t
SwvJZW/oXneuMtoi/z1y9hJicKtuuSXx0gdvR2DJf7cp2n1uBVluJo8FIwF9pklbZmd9epHC5+Hq
fyLVoLerEFQJD71XXdBbHgWeftMJj49Vs6PZsiRunAsqmtyf/1/zU7PdP7COJX95F9pA65Dmhvi7
8oqZk7SUx/QfDJRT9C3NQ0AurlyNfDO4Rd1dCyx4Pbe5DQU8nlnWrTAa3I2ej6yK7TktDUgtvnW2
Pse55AJYkNO9Lx2pJbCDWSgAO0XAx+RCES2cV8otp0tBbMwuGAy9m7YmARpWGqudpMXcmTdU8Kki
RY+y+fk00royYJfgto1w6o2rc3o+TqCqZwpaRRoKalxpDdLSx55S4h8+H3UKrd9vJiKkenFXOqoX
MD1GhsBl1EmImQP8DqE+0EgT9Ig0lGexfavVm3eIis03027JYa21OwCR5AhWaEs4phtV9ihjfOo1
/KObAuS0IJiAJ8pdeoOGxE59WULxg2hhOrZyOHfW38GXm1gYVyfBwZdjc7ePp26Kw/OSVpf4ic6O
5DTPZiZfTbrVS1w1RUlHOEuUKSe99rL0haDZ+HswWzNA/dV7jwWsEiR79/xnrnHgXbhCg+F3CkVP
d7+WFwvC4F+Wy0wCHc0VvbIdTxLarz5XWIUEiTpW0wj5f8ToOilZ50z3V8XT0fWUXOe5oA5dvNHV
U+v17tH/TkrpMWYuyhtvvVuSIB1jD8eMMt8PQmqo2nnTZQxKI7Yz7f9elkUat9wD+w3jlbdQuzYO
4Ye1CSyzTyHuCiMC6ZL0CDBBORqrzJp8MYE5h/HCtNNpJ6D+Vei7xG184K6Q7tTytH+7hWj2SPdJ
qk5629mxQK8DpGAWS2eRfeNI7pm96VYGLIGCbrj16jIoQMMEyjIMPxQ+6Bh+TLMkEq9/MZqyLUga
vvvSrB+1LwfL1KVJg4gr4C/X0V8j2B+Nl08yV6jjsCVJvnMtgI1QutvROge02cvxTGCQ+xMMum9k
St0SHDCLfeTvkp2D3ScYjtLiDUjzHXOLeL60mJFY1Nyaxpx5HpZjJiuGNBJZ2Mnhms881HyAYG9G
X16LKGuktTqEZQJcRzWL6f5YEfODuCL9kwIGhMJvOcJL3oLHqkdgZCDbZYqycZcH2k7g/sdm2HHa
BDUIIsbpjC/AlI+TTVrsIcytGM/vLd/5nn07tTVID3lc63Exc1waM1TB+pS47My+8SxlNkXS/RQs
f/VomJ61isB1f1sIGc9Ig8bmC3hubmidNA4Vpg3cVHsiU9AJJbqNyEW9F+PLLc1LGZJRIqpLdNzI
tAVca14AiwVSUR1AzH6oaeyikCBaVjEqFDbdIYPSbptScX/kuWJgMfGD9f8LpHa5JVrEn9GtP3Hh
V+5QdscELeKvaToACPnRzELzJ+4Xhvmsf0QiKu7eKWijr87NWvp8PS8k3KWUWnkNEaoUmlMRDVOS
otqix+ehGjiIUCzrwA8A/BvMAAk9isH7zp0O1Vb/XjStUTTxhl+JCoLbIqZrvUps+cttYS2AA/hm
uO643mIyrxj3LogzeDUqy5cyIth+GkG0C+m9jhXToCAgDzXRFnZ7yGKCxq5dGr1DvBqM/DfWjWRb
HWOY8BTK3O5YjSfaIQZhvOsCDt66DeV8oOJpUzQLHn1Y7HIjoQBsuHSrtEp/CmaKXsYkBJXdyEFD
P8YxJv+0rA909jBdeOvc9nL5zT6gkG+50EopjQHsaejdfHv856+w89vIq0eRDiFj1UdN2Tg0H2Xd
qkKmQ3ZEFxjb7VEM0H6TcKQ3Emje5UDMQ5bc2uUGzgZ87bpULpZXnmGFk853BhBrIxQwDcggiY/c
R73N/haW9Sfn2SZ8QnSRTDrCbjAwTLQySaDXpsfMW0y2vFkX7Fegq7KtdAjCkuR99+bxu7qnX7Ne
mRv+Lrg/97U/CJQALTAHHaMiD/iGafDWoy+2k7S2NCenLDmFb1pRSbhdD3qkP97TD+kxT+swxk6j
shhkYjFj9iAWXXY3DJmGWtwGxujmshPF+1FEcdTJnmgJ29gKbNWmWmbQdaA95jsTaq+wUMyefng9
epraO9v1JIxsuRNy0TED1gYzgUMYTf/qGYpmsRDGFXWHBa15paqk7t2DcseM0dIKMNFR13q6g7lY
YwOtDqc8Eqs4EPVaH78mVykIUfDI78upMpcHohM8lWAgiOUbL9QfRP41bVFD8Um2RQS8pXWjjwHN
AwagXNDwGZ7YD8Yv4jMVDgNZ6RkpQxhPxP//gR0KiYj05/jE0Elw5rBUBrA3tcJJq39R1u/jjD6y
ZqTQJx9fAdJwNnm5n/299snS7CR8aUgKdUfzcOQ3MZO4PXcR4k4mG+lEuH+O8jUlqYzeNHffXyww
J59RszwalsWRWq0gccjDh+Wtzg/nIWKHuDG+W5iwF6RK12ICN5RwJyWIeU78OmdyIFa8aasWB2Wz
Mda5k66N0h2uAWUv6vxLlzqOrIXwqCOnTPqHPTLGCottmjzFOxe0vhn5gdGwN81+IAsUf6Fxzead
56SMv8nuBXxdZvzsYfz3i6C2znl/tODKBh2t43WV7qlwXxTJTSpXc2RR+7+2tYB7ouSz+qpSfYjV
OZH6GSOvDF01SYkGI49AjyGn0mvXrbHHNtotf7ZNLD+fyx9kT3n6dqPle72RFqWL7vX8fHDSJfww
CUDi1dvWydzBt7K24J6QWKZ8bcv2c3JS51v+r/b57z33CyLnm/Og/EUzIAd8bIX9DuNf6ehPUY9j
XCb3CM3ZA9GX5SjWUIkoHDUE9kYpxKAx27k4nu/8Lx0pE65FuSNdSeI+815How5+gT8a+BH7s4SK
1qkmam0J6Dl9NsDCgRaKB7ymcOy82VNUFNatfYPAaVxMIhpkhuGSJqErG79L1kjTrHZYovl26Os0
QcbemkMGJ9mT3R5AwK3fcHHyTzY1oWph0mXPA0OhTH3wI2r/W5FDoc+VblSbtKsUEBPTKAh76r+k
lsHi6rxBJ1tvLm9UfNHEMYOB/sLadJZjjexdAJhJPGesnjjM08KsPdaPr5zME35NWyd0R8DUBWKv
cnnZzHtCnVvj3lsZSBwEUoIzJAIwj+4mB7f0Vv1wwygHCCJ368QAzxFo5D5OLbR0F+79J85m8tA+
JH3fgOGw1P8Y8gL/unBD3MAd3qneuP4WWB6NWfLvUhd8cxxtZbDIhcUClc97i56MkR6y8vjrP390
Xlpt7Ty93fey/j3PpU50Qpd1edoXHsK/I/MzTzmpw6nn1s3ElEiO6EvZNT0Q2kOrut/Sy+YsUC76
MZsvyiRPzouxISSLgQexiJAmftqaS/96glhVETK0Njw4gtgvHUmxr8yMeVcoa6LZtL70yKwCY25E
Uc99z4lY+cDEaQLh9+bdDVJgqspKEbtwJ0v6xw70qNPqMBuCMkd+heyErxF493KdoIOpJzIjZ3R6
Ks3sIRyv+nlG1XzG3NEQ4ffF8IWlH2QXKNPFLH/aYiudd7F1dfdvxUFKimPScWDmPyEsAXIQE4S+
iFEFTqVqm2h4q3U6mLUVkm/W5Bf6tX0Da3K9xio+gC7brFCBP+ieuK0YaRgBBzsf2OtSvcXSTw5C
CzYPE5SOe6Bz9w5K13j/skfFhiALu2yg1Xcav8FTEqjL8s7pp/g2eoG0Yj3CedhVOVFruhxRCaZV
wmnnde+tz1KFfNeaBN7hLoH4356ZvfKtwrs4Afnjhrw6t7rsYnkp78MSUWArzoFvWb9LeydcqoCC
lC6k0z8fcHOJqK5CkN0yCz5qolJ57fFblSpiOvWTxpeVV4ezMz430piczaWD5N5KrXZGKHmvMRwH
ZaaU76xogCXuIRTScDJ0BWaXJEUFUezdq2Y8A+mX0Xd1DsdjSlsxGeO/RNvaBphWxbRyoKQOU1oK
1UgK7U0Lkp531Dc4nfHHovq1nHnqGWiOV0PxiX4Dop10z8Uyhf4jIbIGyBEc50t4eTt4kn7IxVF6
OnZzqt7yCEre7K4ZhtXg0kaEXmWJmAHz5Swck/NsiDUoMoleSPB43cqF9MmWbf9vFJ43RDsgf/o2
v3OYqTHhQHh072YiANN6vZd2sXkEBS6G1D3g9MIL21p4MKGxqe9TezGRRPub2cxSS0Lkn/JUdvM1
I9sQEkG9gtKxV1kUvXBJZzOHfP+bP7fmoJbt3SrWVshPcJaiT+DAJpI29Bp5oaZvcHnbanow8BRh
fv5nhFBSROlnJNuf0nglBfUvAut3cZYXf4FZ3D1FGh130rVn6FMgQMP1ro2atumzFX5rij9Ihp19
9D9XqAly11z9nL8NfnLrO3trRyTJj7hKE/MpDGRnQpi4nVKeylmVovm2+FPNBQaLNyaSPNGh5vkP
paovq8eAiKeSbLMS91noIn/8EukXVarSmdDBelPOJ1ttJP6U4vwQT8Yn++LgOcQ/CRH1CE8WLLWk
UTxzeTupMrJkgo57/9I2FObIXwEB+9kH+DQ3820LvPpsFZfJqQULQy5xCcJn9a9vvahKdT87untH
IcYT9exaZFilxfBJZgn0bnH0gKOwFAndBXD1PYM/hGKp8O2eXhy1OQIfREdirC2IzNxxzg0xBvkZ
kgUl/txSd9smEi3lZ21iybbbu8Z3TbyXWGU3HETW6cLv75hxgA/0WuP4LS6twnxCtvDgdt3qs2PZ
lImKSLHwcSTo21FoxAonGt3g+bdTnHlKLDeZq0s3KVpEpg33tQvGZfpgXbv9xExz+Wvmdz0MmcKR
k+NUIf6shsA3xreljToTOh1P/r+is4AGJFeNCPOFSYwNvZvtkbN9qyjm3jIQMS/0dwrebPXyWmeR
OGCIfWz36tQFjOmx1o57+WtPlLdy4Sf/OSNyCU0/4e7p29WZrYJ2yAlxNSxuBmKBqLXJ+/06nLKa
Qp+Tu6U3Y7h8gD6+BH746WzbH3w/8I8/nGslegonJisGMVV0Fd2Lp1clkQLpPTlzupbToG5Hhxd5
6SoREdrDlfUBPrPK3zuy4r82Dap+cMwTLmpsrcS+zhm2FOEVmrtMsk6XhbKgwTSeAuoBGHFKM9oS
djGiaENUUy8UeTbNbCMoGj0i+4oBZ8JjglFVXBiVtvnO4wk+LPyu7i84uGGGRC0yvpHmbC9n+Das
zdpeBYJjjNJy5z1RB+bXKoH8rKzZwWWX64Az9HAgG+1SgOGI4y2TUKZN3B/JkKi2p3QdnjjVZ0xb
GCcFT/6F97FqRgUgnt3PKWD36UH2rJIL4yMKVFwcUAVsW6RAKXeG2+WOYbnBIJwDLbxu4aPu5GZN
z1/PZaP4dZXnDc89WBZ3wUnMlHPKwMDYF/P3gHTAFODAFsFHFcnJl03FCud91qqQexzfFpBw8/jZ
pwpv0aNXGInX2xe7DOopzAMQAw10qBpsgZBcIDNowMQCHtxuw8GuxNRl7TgiLJHLRvSVMFOz2hC3
AxsfEt3JpRbRzldbwAe3Nnxd7pOaB2aa6Mie0LV62re2QGT/aI8NYkj0G8IebEx3IA3PSQ7X06sm
Hxr+OoyWNVXOaw2LUhgtAUfk5uiTICggGuEQVdMyIv2AicjOvUoK7mF13tizmxRh82+EJiuB1Wpz
IP4mKgIv6Z6/DaBPcyC2axh3hQn58vwXrQmDA3Gowg+Bqf1H6ar4C8U+6a47EE11a0Ky+V11BA4h
bjmINxM7W9o8Ub3YSwVqmpGvStLbyLQRZFm3nUx0hY4zfuLbXCyCjJy5ph7gfKxl+e+Xki3gYvLu
UevByAeR2DIZylubHokntVV+aC45v3Hg9IrPJs1hZGh+eK7WEKO/ZGhiMjmWBeK3Van5+NIttHD5
leoX43QGqrwb+azshqtua9awrGRJy9Iu23dxncVnvFeBpuEbwtpvF1gNOprv7BpWU2ohwUWJRNIy
4rKt03Ds7nY3kB6gMhmqi2yu3svWoEmtgajt6wcKqmT8ahSn4cheuMLy8Rj6yh50DnVihZHjZ+nR
QP7Sg6ToZjhJcfXO0Zm+YlEHOEw8ugwbF0peXZ/mOh0ej7iCynHHfSshMAKuoDQaPKXRv9b01XFL
s2yE/BkBpxwvD2IWqXIZb37P7UN2BNLU8casr0o2T/g4iWS/UwQK8h3Wci4OU7nn7iVJYfg+jN7m
MissAO4kcrAjLpSnhJmEymit3/0q8h3Mp01zK4DD13wQpNBMMSdFZ+I3bIAYmBjjrAfJnH8179Nm
WUeGYzo3A0udYWxRljshjVe3Ap/wbFbBiQFVDIxoYim9ELwcGzQfpPB317XqC8LLs0AXjdVxm/Ss
GvzvVSc6662uKP40AZOSRNa3VAIyJ6ogwMUKX+T4ym4VdfhbI+IPGvebFZL6dHr+lPuklGakwW9x
cnrP5+LStCKK3hQ9WpjvRMdXVA9e6Gf5M3HzEYVDjeGg+4ys9IhwGFD1qS0qjGmMwEzZc/33h8zf
oufN1prXi5BhmYV4rY0z0iFJ99pcKBeT/vtpWbEXI7PNcSn0tauEESnYHlEqavn4EPZg06M6KtOG
SaemT0L7kf1RUU2DFRSQsyW7ceSrMuNpJ6xwFbF1pKgN/RGcuWqulu9D7x0I64Z4rgPbTIS3yJZk
QXO8RCVHb5Q69eMwbdLqCQyvv851ek9n2OPOb2nS8w4m1H5pyZUJcpRWOWiRGEDWLTq1qIYf1q33
N/S108oM4fKYFnm0fypbFHZJPg1Rw7f4iBONBUcnU9dwBfKQvRQgJC/udIY1Uo5Ueu84VoiYhtAj
NBogzho6gDbAL61TuhQ7EdOW7kuCChtZawyvIPHsw0H2EkPLuI3QIrIPFlocAagd3r6UAxb12YlO
+mrI3sZ9vHji0wHMfeeqmbazf/qZkXxUfgSwVOWjxPR5O2d1jfbT0VrnZg/RPh8HLlpR/gl8qVko
zyVbcAIdo/1yqJ82LAPN37rZHdaD8bunxHnI+reRFjMbl5u5KWytT6FJQbF8zCJHPNLPDd5Hl3rR
PKiwnXQa0WFM/iifXlsvlPecrRSuW/EXOZQmkBRAmRZvAYbYDu3Flwhq6IOSrVMpaFIG4bi3KCW2
WEPpVmmsaQwOvXrC0g0OaCIeZ9S5GuV/oBmKHQlc+fIcwK7Vgze0exKIRgVeyaIgO8uicI9zFuTF
otiKQVt5mO7TorVC6FoYiYNVjCzrkmq85NYxObrYWF4d18JzNt+OPciFVwhbmrtGCCXzPnQCtfx/
r11UW6JWWZUq4Qkf+XLjVjStA8D4rdkDWagMHvrlbYgyEaRpPTFWez4cbV54FKOHZIFZda/9etzg
R9orP2dL1gTPVVI096nVeaHTXkCtuSr4gDZRYx/2o8HiUP+VswQpkQGM5EsH8zXK4TfdHPow+CRA
t6dgDrm9yB10q9DWlrX9sxoRYBnD3FQ2DWhy1VrLeMPuq73XRujDOBXi38Fr/PkC/Mc1B9cN4l5j
2KNPLAX1MT8dfC89Sv4j3/6J3ljRKpAkSyhLCIE7XUG+eBtsigln7/XyIF+FXn3XHO26tjshedTz
r9Alqhqz54SnmDyOO9rTeN7xj8yCGS1zqyDsKaBl4QE+zB6w6trINW9fWbNMD4I4V+Qn7ueoss6i
LgHLPrcW1/Nl83kdAzKocW7ZfT3KLY398IN8XQ2uOpVlqWKfhSQpULzbqpGJ3TMLXkFtrJxTyG/o
2Z3xa8eVzIKk09Qf41Ovj8m/EZIxEjKtaSONVx6kGhuNWIMIWMLzrbSB3KuwoViWlpgPTxXbWWu9
SPYhXsDKQUKf7OfSS7EsagWwefb85os90cEZfDBftgLlQIM/eba10JPWjQ4gXR8unePKEHpGKeJW
6K3qDz+Q/rYKCSmEeun+hVNK55mI9C1K2qBN783KOZ0eo7B7NCCDi3YLlhxlOb0smwWFJGIWEILx
es0noxWVNqlh/7IUg11UhqwnK2PRWqDUOwO9FBN2NypZuOcqixEpgUPFpQKUuidTOtAgj/hV72iG
kIZj6SvtZEodqhUH+H47+o6bRVh2bLjyiwHwWOKn1tWI4qf6YVQ29QrQrMxz3sxAaKro5IlJL9eV
ERRzA+RTwqmfuynoBQgsSEhggdJ4DbqKPdNB5OUCVLLxLwfX2GgqAeUTUXxr87Xtdrz0P26tL7cx
/GwfkEIfu1gF0dbm+gsZn1OTgWsElgr3RIuol68vAPvB7omq17AN9sIpEcQ1LPHKOTaFycDJeOak
LdclE76fRCI0DfRcaVWxP5Z2kNaWlyvstfDFjyyClGP919XoRyp+5GkdqK1wsf6OGeLmqUKuTWwj
S0FPIbSh42zr+s0pJboEH96BKbQFP5uMTsfht4p/ymiCXzYvIqYc47QTCSnZYumnqR+3PSmqin26
bnyEAI8fH7jqGJH7JBMDob0ANDaEkJgH6/nXpuiSbtzZvE77xb1uwIPcXcP698if2xmJAO+iR8Yw
7RWIyvDpbd/M3Ji2LWieLQRkBaRM8U3HfjhFMKzD7up4DFrwPnH+ofhYZmJSig8DbR7ZE5scmKJY
h8R+1M+Y2P36G6ge0jdvH+WcRejxZg3x9uww+Vy/Oqlc0FerbSNP6l9dF1lO/1WJGMtdPdkhaSa0
YioH1ADYQm3qJnE8NITF39wBH6JU2eorYVs1R/pa9bMRZL3RmfGwRS9GdealxGEAKLS545qa1DSi
5LoonIZfLfgVPmguRQAD0M/ns4BQV9U08WzWbbqpyjDQBvQFLdxvPIlBvSUM/cuUpGEE43nTgyKa
lD+dVoiv9JIe7iBQx3MpDIE4mCAofKilIRYeoJdMWptrKkiLB2H+qYRgApGik4sGfekJyUlAkbEH
UtisIq48GJLoMkwT3Wo8Soh7NVqGh1b6QriZd1Nn3KUwmmCePJ9LrmljZi1SjBxHv16puRdbVWLz
MOAwITvdObcIhj3DAoE6sUQPsB2OMWU89piXJ6kdSssOO/KbRxZ+gzSpcnewgQDv77fMvZkxdICJ
ESDri1nNvuYbh3SnSIREBCaF47wPQtltWK9I9XZJ/YBOweFywvURg2kSAUAiEdyAsso1h9N5MD8w
L624yIkgdCIa16OVfEyO5lSMJVkcdE8oK38AGhXrVM37xev8FBSKmC1dTNz35hodq2TAW4Iji+0g
m6bi3UPzQCNJbJLK6kBNIGf0tTd4cfVDFXwmt17FRZDfCaPlY/S6gkCNZBM4ohKLSahbiy6t1R5J
igbzBy/EKYGFjEpr6C1FBykV4dF0w07U6ZAApArUs9ZgBkVNamKPIseHPTyXQCh3p6vP4iu5//B6
jVt92E7kruPhnea7K4qpTT0qSGTDpfiS/g/TH7PR/OpLLR85k4PJ3OOxGIpwPafZx4vADf5ajn29
7wVlQShWAvMl9aS3w+OLgZPk97v/Hbh+/hLMRkZ1QU7rBDR92YoJ+Z1lThZ6et9RZgCp0xo4db+Z
hSBV9Rcp1AC9HS+ROIcLkU5bdVnwUySsqGScSdAhb/BIgwuldqjtxPdfXQWGNWu70xfOnPaVG8dr
A/x8s9zO3FI/dvSc/4ImMdK7PIrkULIijq402CIscT3q5D6OV8iUVVmyJaGfz9nHjkzPfhoUTrHr
5KEhKM3e3ShVZcC2oboO85EBkyzrDa0FYqiKuglGG5Km9DJ4zZA4goZojndIsM1Pt2uKGlZ/9E9a
NvoZkBBo4xzpPRLB8SvPtzBHKzuEVWoxTu2bkGJSf1JRA3oVqxLW5i3nMzsjye26xvljNqgOZkDk
yw+MnEaZXvLXDrc2TCXeQj1wySO1xa4zekaNHSDfOWBFlp+AGbYpcVTxWijQzLWs3QDGRNQl5p9m
XgcA8/mmj3/U4dy9IRBDATIMScRzu36G6jxHQYyln10SWdWM/YbiYCgsQweI2ocVecVpELJ2dv+9
Re3vQ45NYy6x+Z/LpgHh7rPBcHr/OsBm8lmK0wjygPcpeF7QifN873HEbwo8G9alMkB6ltlD9yoN
JqP6hNNwZbHuKUR+qnRh71CEbXCDw7UjexGkvVAYG57TEPpoNFfkVQ0aNIM3yli2k0sY81MQWYSJ
aV1h3x3ctkIC6jY+yNHxSzkhQ0K9xD4RWsyky7hJCaHWlQaKuvMgt3km9PAgDGaLavQrk/BjRut3
5HoeneKsN7Jp3pB5MDRRqNSV2GI7kPlkdrbfu/E0rJmc4SJNammMz9XpdxkBFdeGJfA1uOF7tD/7
/2jDMoov/yr0kUNrnUMCIaDLQHPpKxmORGVwCS5canBaMVPc/ZZjOwie1FjwBBLyRDyvuzQ2vqkJ
u3knZJ6S61hDztp/iPHxDiOc9rwNrYfXpe8zfeUAGX6jNYuQCnNSMPwXha+uEBacp7q76+2fOWES
AVZGGI9MiGpUUoRIhF10Bhx1wZXhR1I0wAOpuMx579qyvMDrDTRFnw8KQOun8GxtaKR2hloPM7zg
rWenfLOLq15e3tza7MS6rwXpQzc/XK9vul0YsTtk8z3LduIWq9Y1CgHP7/rbYHPjZkWMYfHeF0y8
6PQOwQxSw+lnrp/QEPptmPPtihiq57LA1DjyNh3+jWvFdHDObh+vylmBtv0mmMMMwIPsiFkbBE5Q
1TxrGfbQC6j7rbGsPCS+tdoPXA8n8oOAtvm/L74I7FMNSMlhfgk7lQXM82U9MxQIRm1b85PuxVX9
+ktfLnNhIxuGTd5a85sQOkiOV/Y0uPQAIGz6q95qz2ENfuX5mxcPz9v7ZJv1zAEBpSPuVNsiqgTO
jSHPWXljB9dVxFZLMgrtrG6U4EfGFBheFPjyo3N/DdK6r7Iy/z0S3oQmyUjxvgCnoVE1taIe9npm
1dL21eLY6x8TJ+4TZytiyx29h+FhjQ9xtzdapQPWMHjuQKLVyMZloNStskOREu7K9ZlhkNU6p6FC
kC18j+tcS/72U2lCC7UoD6yTx82bkMjpCAvzK7ssy3ze3FRkf/GXGTPsnYZyZdOMgLtJkMurKaDs
wse2qMhwySY9BqvLk5qKMxsfMLBJi7DLe3gDHrm8brTfiERkn+y/LjjTFg1aVy6hNzuIBbkg2zAF
nYlYIvDmBZ4wOoXqqU6ddJ/cSJI+pqXU6Hbnx2fZ1INEksRg/F1gCIKGB9XVAmxva+ALZMrZ7mQI
9Co1p1AQZ8XaK+rvjPYStmVzKlRySTj+IH3mVP7zqi7EN72/NLnMyn8cpsGft4qlZCEbB3mC2EgX
9N6ZulUvnTy28p7fJXqy2fwKnHZYAD+TV90pTBjEAm6fTUuAH/zrHfDomKCq6mhVKGrW0hxV9NxT
1ZgIL7w5OIysKH49ginGJOaIjgUQPyzmZjLurhKFlC0WEAeR3m07L4oMTqQ33mvpjoeMzWYrYtsx
TEgK4+AjrKh+mt3njnbsjBVdE+L9nrn+/1KeSs+3MhHJSgIKlC326Vy2gLUVCEsS5ZX2mBaKxPvB
l4Adu3aABHXZ60bKT34vO3pRWLF4VTvYGW5VMolcU1JgRmVoCeFY+XTSmiLJBaNZ41RUnTE8WLUn
MfSLnfnCxHRyUplnmBLOfh7J8+I7MPBWaLIAwfO5pvJnqPZgQ4FYECtPGTKE1ah8Pg0SZ3BsgDOU
g6leYSAIlAuSByRGAFZZCgEQOhV9t0WMcFNd2LCeTscn4PMxC3ECd3AVom7VAzq5qheUkVWgeJYl
ioJH8vloXqOycAwkiHXmfw6KiyB7dR3KHOwWfARONaW0qHlvAx4h3PD8ChUWENwTIDcoI8LeMBVB
Iu0Wqlj9WARKs8eG3/nolXx++Mn4GJKeqRND5/BTe0usbHXG2nhuTb136aA0r1eql0UK6eIfykkP
QIJyFCW34mUkZpfeXDVTTwFfdHML7s/jLEWt4psTgR1z043JFpo05C9TLxutB8HLY8iE6vtzeSOl
j0rXU9EetFbfWXlI2FqVWKJDCUzVGgwFDKWS9NWWZAwtU3N3i7ZTXoY5jk5B1e8mSZdgLngJ3oCV
7u2c8s6ZOqZkhit7Up/56snYI1ETcO8C3MIQ7FfGodW0PIJev/oDV93WWIxMjp/YNM5PyJ63JL0a
DaTN7ntBwbS8yy+memfDS1lngWhT1t0UOMjzz+Jv40/UUxOLI7rgk/dN9gPlgi4ve6qSYw4j6Psl
l9eAklrGugcAW1aB5uqgO22ccAIhuxb0XKD0+YXmWh7j4/7vRoJYWFcuWsebWgADSYfJcL1jBXdz
rIisdAWRkflbJ6rKVYxEx7uHo9EUvXq734q8UAkSD/Agi6jnDBM2HOfgSsEA3Z+SV+AuJdu+gMla
cH1FP1jBhZdr9NA3X7HG++LOqVCfos9EKtIzyg+AWBwxaZ8Mx3O5I9dbBv4+jNFah1EJL37FEI1j
1UBpivAvCL/6NYBtEHaE6Svw2JjWBOrM6LtOuoKrlZcvA1aO1nxhhUZoHA1HlEZeFA1SnAuf7yA+
Hz+6ectVnIew8u+cbpAPzS8+RTdqr//YzJr12yomGUn8YlE9y1hVo/hoCeH0GY/e3xwXJNW1urNs
FEd23WOesXQroEDe5qgY8OU9g+UuuLMaiWbTnzj67cdGngAwCudxbsJWdkTfUHKlnNrqiljOLmBV
Hmu6J1wCBaMGmdzsDtTq576QS+hqtS+Y4Fcf3EaGHjBINSGyWe3pxIS3SqY9l7KCWo1587hc7fLW
Fx7wVZVBXgtUODeO31X3XY8yc38vOZtF0OspNn0HHWPODMhmdXbjW5afSyQcLGpcve5jI3KO5so7
AT8LM2s+/AGrTj+/KUrWbFqwYa39qxCVbQ/wDf6zXzReX8Tpdtsag7PjSp/OGg8ldhOEW4IRc/1c
n4B8us+hTRCztoFaycgKKGtjGa2kxWopV834jH6mRiJ5uyxsous077OzfcSofucE7xNfxjoJRftE
0MiObp+lNHRPyrXTAj9/s20e05azL46v15yQuVyg5MJwTbmZc/izK8MBq2gl3cMTvUWyxNc/Fhmt
yMwI8T75i9uJu7F/ZuuWpr+8+PXWcNSg7+wWPaIDgq7nBFopOkU4jsVRThksbNay32xrrZ2Cjf6z
KGl/xF1rxP8qgkRfnUfhtpzf0XngHXzvduPj7bFnKgY29jdWDIyFAHnA/JJhKxQFsGTwrayHHy77
ZkakRUJToug1JWiQy5QbioOJmErdp/CHuB3d0qjG07ZRociC0UWANcmUHazx147eFDtMoGsan5qi
w1fcI3SCh7gyIWW4Dwq9MB+TESX3lpytNzIDE88eDTDpLmVR9pcQ0dGGgVokSRKILSPhRwD9MXxT
jPytzUw2W3KDNzE7HyllEGlSjIIkOK/4s1DaeJTZ5zmQa2RvthKCKyNLIHhrijfNgHZ7aU6GRfWr
CYSo8KHM2gFXhYHgYp0lBOQ0juBYM2S9hTw3RH/+KdB+yfZzwQH20+e/zo7f4b43uFDIYFgkfz3G
GVRbihv0GwUu6mrPVtgpo/4WqPX33A9fn3d6u7rufLCcsM9rvFUDWf48YDsmH8CdPJDLqbvJtjJj
H18A6MeZ+d81P9HqkrZY/GHkxbYR3zfGW4J0IxN4zsHT9XvPqKnWnfhGvhbRxRBdrTjsJ8ButEbb
11MRDjN+Yg4Dk7beLk0cR+7wBpd9hNMBoxS5tZgI/RSihWVaz4tudUU+UsD1S/yI6QGp121HhiNp
Cx8m4g/RVRQGO2M8CVHr+jPNW9+27lmSKiv6L1xD9k9B0qrdgAidM+CZgBryB94vTfvQxIu5Uacc
XJOF31rHL1Yxg+5vxdptFQexVDylGs0AjivfVRxf7W+Rn6sDsr9y9BNSRGMRTGqWjO8pmu1+ZgXP
N67InZc5Nv213o10Pb4Bzvr6V4QDFOnLzL9Cs6A1yMNubiMOjbpI2zEfKcXXExVQsXHkk3nAXQaG
2GI9m1xBpyhNLUSue0G0d5OC5sbNnwbEpgPtyUrpToEUD3rwA5cIEgG4Fr84THumu92WQ//gOGRe
rfVz2AWM78rq1wlfmKiIA402qrMJ0inPZOog77px5hj5zU6wOytHUqaZAtJrtZTM3tSG++JssUN7
JP+leVGvp3/3aNoe56nPLM/U80/0IaTegQuaw1D+1rNcaY6B+GonxnK7taesOvbT6J3PNAA5KiQQ
xbTQIIZ76ZyMOHoMXXiBTZxSJV006Q2unDTuJxrIPNiNY+vYZ/KzQtA1dTaL/2owouWU0cYlP+Qh
TDlW1QbqeLABBSiKwKvUyRX9cZOh5fOL5k3xvDYID77kI+MSVdb3Q5s9Jd/nshfe5V5azKXqvS12
aFBaemEe3Ug94VPldtHAfch01h1zcrry/hUsRx6n1t5eumOp/mD2M48VotnPxCTwuQK7u8lJQf66
Po72SNaf8+2IaT0tG0u0LeVfxDIDdDc9Bd1fKa3fqCgiJJ6SMKg+/1ZCgrouxO8FDWQ8i1xHZRv9
ma+B558pOic2qQMFWSewiM4kGzPg9XzH2yYoWRu2OUt8gzyyYwDSOYmbCKyvz7MhxT0qPNXCfZuF
+5Lp5w+fLUI/Tv8P8XehvfaCRjUbfJ5O7bW0DijF+ji70a8LjcPjvXb+qHsoxdRZROJmuq0hf3vU
CfSYvmfOH3oNYknncip5RJXTUfoox/2iRBuAZyZHp90NcB/LjVRC46N/xzx3nGTU3ZWd983kRbF2
aaIEbO3R06xwdNEHQhJ1ubaZrWqZ65gMzpxpyhxJlcCAEHJX+KvxJ515UlI/TfN4EAqTyYT9ZEWB
2zHmrFxH8teOZngMSTUQUT7B8X9PYM8gBrG48ss+azEwx4kIbxOEj7yzpiX1YB/Rdf9JhPS+xVBl
MD0AvsMc4TWAi+WMyRs58auGAnknlFtMr/NL2fYUjw7ccv56C7R0dLfyYgXaUzUKZ0MPVXj36t4C
51qkNIDLvJwdr1umrnPBzItpy25m/FrWrFdFoNfBNeNAelx8NjV/fuMVl9YiBPkEFAdyobbSMLEy
J4+/UYkIV9eKQfC5dGzq4f3idEgK627l6i4h5Qu2XJjeGbeY/qmfHnDS4IYVQ0tQ1Bc5QF+ocd04
35Yf8eZDgJ2a7saAI+c2DfGObFrrVxh/dG59pXGU2MzOIa5AXgRjKAWqzyubx8cp1w5ySJc2NtU+
ZiNJvS0Ro+LIwQCOnyFM3nJcNSKQY1wpFM6boMElg9EwwUz6wY2E0zcsxptanXjXaRrMX0veKQPi
gJ9snj/9RGxeFrAUARj+jsjgjbm52Fm4YxIE0BgY5dJlCqx7TraxgJCAoguwJF9bGV7YX+WaAgse
1rWWr9tsH8ZLLWvvFuosJivOxvQq5ZtIm7SR7OFs9Nl3MlIElnuQ25qCVzPx+Qs2Dc3UcjapE8Xe
f4x71M4DvyBpOfAuKKuSvAbETJgSaYDVaPMxnRBNQJsMz3gRw5kLDySlDLDof/PM+9+h6cpkHPdR
l4oyEkf7J3xzW+6G/KagO7Ygn+dB99lcIQgGSzB243BIRYRoHvnOZm18ISz9pAtq8yVhl9Tezj+0
orit6GPGkZKoYzGjDHGsBJs028vrmJnNnzUUQaexMgDHCc6BEkNknxS4V5yd1uIQLCRVWoRy/8QV
0nqAYwtilK/dDyU78zmUL538DllS5zpmOoQ0xlZdfT3Ew3YqzRPIBb75/2r/CtQTW03f0fARN46l
CbOIGoid1yupwnDAIR9UbPE3cABMLubbY37eqNsDd0jDcgT/5G3Y1BeKyUvODw8UK1odn+ti/I2z
w69JqwU81s+RRYswIwJhxPIchvHA5pKRDZwg/a2aUuCFGQY+HFYAAPFa4KJnNiVxbe0XAqBQugYH
nAT+u3gv7dFFgeGj+zjS/HhTwUg1m2xSyaVLV4u3gSm8eTogu7FVFkDr8b/n1DycAyjHy4WhyBGR
bkFviHmMDtcLAZmwfHAiozdnPERiuW6oXmi8QCRxz/S04WExI4/o2vKSS95mkOyjXYTb8oDoVXnH
E4i1mbokgK2/R49HkLTKYOilKxEp4It7OgUuYikAUe5Gq6Dlc6nizREq3MhSrvEp0yyzgeu3nu4C
UKWhwuBfZ6ezH5snqQExr85NT8IXTq/Q1E0F874fZIntiNfdLiCK4iCuNnxs6a95PuUYEMaqagoW
DAXWGa+TTvheAERJ7a1QBrTn1oH/S/FxLTnroB+5n320QTOEg20LqUPOY5L+m4yWuIkZqkeQe4Y+
AWGu3yRi65p3chtaXZ/iWBzPt3KPACix5mjGGwi7bkvswsTQ+zVJdtVRPYBsZvKUVcn5BYDOqueW
dXUN446ZK8mDehIlmkABGYr9diiHc8AeZRuUTFb2tVqbsC++QaRf0RjXrLnxVmJAEeQwJDPqMc+C
kXnY6ckyEQIZzyLxOnPxNwLK/++kF1O5kRY3wgD8Kard8bq/zGhDKCeojtp+m6oOMoqwP2nghU6M
XW6JKdzH/Bjs+e9jJ7cDE80sJXBjIWv8r8RFmjiNg+WFBKuOtWQKg0s648KkulCa5wk/zit48fCB
7M0thzCKIBdxaD38DixP/JeJRNKi1t3U0AXtuKKfa1ZBFoEic2ssRGaqCEVqkxPfSZl6e7vikcVH
F87/4ofYaZpeibIfdZ3CGDh+6VhruNUwKT0pUbcPlszFdbBgq6kYV5ayCS8QmjVHTPf9e7O00CY+
3QVE1OWJBYgsFKG46TV/JmPvLBzPP0yWlrZRoThzmDvtSmakYMaWeOoES7uwIoauOg4J3qnEOM84
ILNgFXkl67lYRTJA0qv3AiCI9daPxBdUdj2u4EqHgH8f7em+UY/2Hx+BE/eC/fgXvaK5F5jjReb0
9KdF0RPZTPZhdH4IsZkE8qiWhnhhYJg39as+U3Gr2Ri+83Z3n9liAjqHk/B68NPuKAroIKmPLEvo
W9XBbynukFdrNK/fBwhg5ypINELZ3vAMLoEB0IzFoBA/OMh9etizhQNzCR4DVv1/iloKq6R59ote
Y9VuiUo8dIfi1/XcO1i825C9k9bD24X6rDvpkcbA/1ZIlbYZ4XJWntPY7t5ot50wYPjQBJSOE4iZ
DfYpTCOwtIDTFCgWXcNIdg3xMPUwwZd2nnWrsszdBj1jhgdDdU3cb04McNtY7q6XpGXkU+Ad42IJ
6Za5duZ7uiZiIR3qqdCaHJlDE46mWLsQwbtil4rjnwc2hlMdgM5C61u3XxaYqzB495diTSLXT5au
GLi6+INEROT5s37dOoi1yShK1sRWOV8D+OarBAEWqDIBp4RreXZnm/HQqwwGz1YLb1i5kd3WPNQY
EtDEd9UWXtkFTk8ktETGPscccrRXZdwuZJ2AkdldNK92eCfM2xTPqgGALVMrb8rDYRH/RXE0U2KP
PBzBFuLmsa1u3PJwZK5db5IuPH0X5fIhKfyuOL5oHcCZjYAAWyAsLJ/yJEOQTT3qUk7ZoSjUutMV
s7KwAZ6xTjSihJBQZlONJOeaybe37SwPlRjazAfRP4+f1sN+brgSMBHILncwd9izfS46VzcdIs1w
R4ggt8bB6Nq2EJzZNf2PrXnJ1tItuMS+FgJ7W51y8NhkzLlCqN/mcDNVsmS4cieRTUwanb7PxIe1
pgJZ4ne7BuHxAsTHpIsxR8Mu9Oz6NSbVZwhNd5B3wKopOmZdfQXlsENy/NLy03sqXL6Ncma2xazC
zZkOQQCqr5fzesrSwYfIX+2ahs8L5vAAcg1pZ2hrUm8lgKCLt87vVM1XcD6Mi+kPvW92+s7etG/R
IInTSYlNp3ZcbazUxGre8GmegxdKEn2atP2j+aaOAf/oGQMlPCG7Qt9wKKnAYRf6tP2m+f2lMBEg
cc/ioFmDZBZCu2xqrgFUGiCwGlI8AeDMUAASdK3s7Bj76XtOBSND6IGF3F1xHUU3yMMK1+AnfN5z
P4tpEgaMFzLRA58TvxQaFBPopBHE/mqiFB83Mw7mPKjiLODtXcbhwY89dNy8T5RK+6FtyQQix8gc
d/cnak4ix1CtH0otKwkCblPAYSRf6fgHXXa3RHfEjyvKIFEgK991jjo/r+krijkY0sOHp/EaByi8
M+B+99BlTNzkapOiar3Pp/MjvSu5GGrOc/v6b+zJbfg+9JmNgrxoXrmPeQ8r5pxLX+hKVjzJoB7q
b7q47DCPQFD9pemV41i+NOTt6fofMvJ7l6EodaU+1ViXkR6bzrZ3dX8vlHsaaFrGiTudkcTmWlbk
7CjOH9x1HvwA98zCKvgAi/Jj4NHIp+j/CjSxXloCh+deeOTrg4JlHOfajPodotm9snKm0dUCyxx1
FFf34LQMkZkDiHz/nRBnnxhRPsmElYN5Oy6DYwLIqdA9MAx3Ltt473Tu4SCg2P5J9hd4Hcz1QQey
+OHBvZoWYHCJIA5O45qmXwQDQBUq+/Uo8/PAC2FcA4Q3mU36z/T2UluFLu6x5jE0zmP0lyoY3MBu
0knaIs5BIn0PVEB5Jf1xbtm2j6dK3QBZxKZqBZtI80aXDoQ+DqNOu3MxAkvkcZVmSHeYIG2PItKl
brPo2jjU7ItaGtm4q6yni+BHvA2LCbZPGFGn13CkiJTNI2xdJfNiUbVm3I3QJhM5ZmZlGjJN1vls
dkdXiUwoEXrqZII8q/hxEB3a9KIdDKtPnxSKG1thiGTHEaKHOAqbkqLCQ5X/HerSDeEQA76JeZ4j
aAZwMpUxX/oAHZqwhCcI3Go7Y6meq/1bd0nrrO/PaevkPkz8a0AD1XNjxwnI7BrVT2vT6MoEHtsp
hg/swQYYq75GwHr9UPGJHKuBs0kEBziVPm4PODqT/y+NhQWkk6/ZjUUqR0M5nhMfKkjTccYV4YGN
+lCnKx4VKpvsQU4ejr63vx4oLd+vbSYVcRTyTYUGbK10V9/HcSXRISUBzh8Rq7a4khEEoxX6ba+4
aSGNGYcvo/UUbUjrq4YmRARUtwrrT8dJ7lrOXnm19NrX85N3neSkmsuT72mWcvKHUPSPuEc/8eBq
lUC7D89PPJEyhovh3HFepr+1d5E2cv9ER87UUeCsGTdWEMJXQBDebFZwsPmUYPvtBNbeqrzIKaXc
zoXCzSbnc5uH8JF6i0A6spOaN/u7ZRTUPNhSZH9gXWGAd1ry57NDRtF/fXjkM+K6U0zadmilsuV5
tM4pl3sdKS4kk8h1WVLt9zFPEHipo3IJl9TrvnR5SkASuE2YUSPHI/kCAq0hFFvkoEPsCOjLxDky
OO8hpkD5U3A7Aj7ZxLKSHHudZimji6lIHo8eVBqkJfnaguKOOwwuzk1BdyGGkQ2kfmukRqg6CKov
dTvSsqXJgQC5F6X2BFDDP5cXKmqAlJ7mkU6o+mVGfffRP9Y20vkgN0tWz7/8TqRIkRkgVti2LXSV
8zUcqWNIME+gfjhQxEI5GPeAnu4rA0F+RBfgp35hIYPLDjKvLZtNzkUwBkzonXBEBKISr4T99xmd
fytuvuWmrRw8/w0QfMVfA7E7LsyDeEQXjhz/3Lbqx/Qmhjc4hoZGJQPO0dHp3+/3DfCpWf3v4vao
axuU0vFCIK1ERBc3yUl0tcHdCBbCcDryT0d1F7QUcvBAOX4S09r2xP65HKzRQCKRGHQmmqIyXCPE
Ma6QWWnAzE/xiw3MYb/F9l8OlPuyHb4Zs4EfM5jc0kRza6Ucf95bj3+seBVHys3zCiVxbaGkIt0a
1qdLWIuMX7mricGcbOVNdhJ5K/stoIHztKZiSFV7iDSIzjrlUjsfkdnlYPDkUWvuFzPHBXsGOit7
Dp4R7EDa1ZBp/qffVY/7cj+7UkxQ2q1v6ggE9mcZiJ1zLlK5cRlaW1UMqY/i0jQPBGGCr4TyA9Hc
DNZ0nAEBAmvvm/xsjvOFgLtF1sW3TvHRPNzKqrqzWipgExQwWRZ6Dln8Yjb9p5JtegvZXQLWvX5g
P0/F0BHqRb9j8FEgTGaTZCMriO7ykacYAqZYJ3qFzdIBKCfRuadXCREePDvqhRYT3n67hHjg+mPm
4IJp94o79NmO/bVLglqdn5fC2mjM+n/9bBD5Vk6QunMclC1f3OLi9ZkevhHgxifZNqhsCk95OZ2n
JvVoFji6UaxG9arAd9RhTPFTlzCwMdxbn468evjZCvoJ8/34qEFve+lXeemRYY+8/VwFGuNdJS7t
ErVQreyc9nrzefBg6GyLq2AobPp8X1cIvEDnVWams8EFHWi6eZVf3Kszz/AqPPKewIypNeN3gbPY
/qXKZT14n+Kzp47QOSjQiXDc55eKBl9fTwV2PEQ8tC5Neerl3cT7r6sg6LT3LwDeZl1KsFwRrF0Q
XWiYrFX7C0NGZMc5HIzmo/nHx7U2xc4apKFtV6yAZY1OT9dN1p5vIzNvSqoZ07UAtjrmUfe1eKdF
cjjT7up4Fy75H7VU608qLWWjKDNiZhgOWom4fqaeILH6vqJ3WdKvvdt3IEes+gdTu2MB/FtXJr/K
LTW98a+iWBAwj/WC/6+6IuSkfgELyAbGGjpzNB1/yw2MpnAS0rHwtBO6LAsAgZcAfRGUgh1nbIs4
hdBy1GClUEhEAqyrw6t9v2S61wlEFlExEgu15snA9HeL6xbF40gvq+V+S7G5mirooioTrAdttX7l
x+1FSLD99uibpcJ9Fyq5IwHL6gorhfRxEhfLy58ZAQw9Gw3C6XW3KH5r1nQlrR4CzaEnCPL1cH/o
VLoOCFDFrQfj8UjsyOEZk8MUpSmkMl6Sdf+WNeA7NQUccHUqenMgAXgspPSzNWjS8RO4EPnc1XIJ
7Sg+L9Z3RSIweBJenw5aXvSZuWkIIVprdSaMl+3nx1AQI48soll62rsljNuQ7gCbyNtPRPV1JHPm
Ws90irHzk9mcAJ39mYIExwo8U3H5aSdOZAgUvpfN/cDnU2U73+kT/AXMzB8D0lN2GkzYo+UDjTo5
fDtsPQ7YP7Tj1DhEl+Zm3/valzdBDpByItD35MgOlycjRLUGDBYoTo5NMG05aC90I4w8JXDIf3tN
Zv+XE7rVN06zrH38XlaftH7XTmH+pYobkMZkqqYRBF/irzDhRNqotnJHjnblCJG8Lj+BARxaaqI6
aJ0fu58Fo/+J6SpZAtI4P9m7nh2uZ5YFYsxQ+k8chH6Hjxvwj5EyDM1sFwXCGoVXVspJRj/bH+7S
cSqwGJmVoQmSKvZswXqVAx5apZCWtfT9Miya2mgvGnR8NpoBuuhjdPCFzfQMXrGdp61tgGC2VjW5
ow0rlUce5oPaWpUum/mJvc+uTJh9HMw6G2DB7ugfGOPf+eqoG1wxEXzv9HXhBxDIoiQmzOMZXy8d
jBMhcQx9o2m86twn2YGjoumCYdXGL4IcMqPBnnZ6QSnXand6YnQ3JtP2w4g+HhdOCADtMm2WLgDy
XVlf4c18mLNHpKslLyN3TYn+RzVgLJuj+9lbo+m56bSNUq4+0No9D0dm64nsV+okXcMwNfQ3L7oS
GtxgqeP8ovS4ZUUrFthN35VE9TfwN2Dx2y0uZXUscgyPCXoEoIDQWQJ8YuNeJiKyTIiJB1Rp9OSZ
nD76XTNvoFPhqe3N+Ydc/IFus+Xjnrta1PQ4nKMbgIG5hizEr50z3+aMI3KvD8PWuHr39uoqjDqS
Vh7KZspcFslbIiXkm+ZpJirASmOaNPC95j5uvL35iMvkTE5BDcT5XQ43lP5wjbPbFivn/mbavuXQ
X1v6hvxlxUkmDMQaPVCVBSISyNrOVfK4Erp+XNs3MVIwACopnP7jxBBNV5acVb9giVcu9MyqYjzz
Z9211XMMmr6GeYhP2FHl8q23CSHKIDqL7jMGpEKL/1E0qztQYT5zlu3/9+65TH/sn9qQ+RPHWZPC
OLgmwcBUaeVGkUQmePDMyR0sWvwiQhXh1gE+Ukio5zxGnvULzs6FOntF5I/yjJiKjKaklR7zqfOX
H7uxHwc77q1D3d2Fs8Tbpb96ZSii1ijGNkVDkqcg1Tu/G7UcRO/xsgCFKbTNOtQq+DlBNHp+N3YS
h888hQ9cE74RRtjhmZJ5ms7EnBrGIPRmfeY9YzrpGXcgTapJt9Wyr/4CkDHex3654B2U8zer9DQa
NaI1lBRK8ByGVlQztuIE0PvUejJfLVDGfolE7JiXxS/gDmY5W6t0uwCKV3CXWHp67vjn2pnzzFcW
abiBp4ChrzHZac0raw/4AfbqbGF1L7pGnxoZQX26eHtT9fI7QLqr8Z0TlS+GVa2GNgeCj/SwmhEb
nh4cDg0ZPwTP+TgFLHBb0hc9UUCznNnAUDpsRiVNAA0rNqUE3GUzwUrMA/nkMGO4uY2i+Pt2GHsg
fSkbzxo1EC123AA8bLqBl7ZD4B/Ko10wXc3RXunqS4aek4/nmo9fqplnBN3AlptFYvyoBOj6WWPg
T3s0JiPLhtPde5JR3Iccykk13DPcyBHr2c1y4AS+lu/fOgM5GXCtGrKaZtT6XFOE2vciRUDWB14j
X/dZMn/bGguIkYQx9zhYMJ9z5jxeqL9zfok/FDBlkSYfIUZamAZVz0tvg0DLBg1Kn7BFUVIRO6lz
MiEfehWIwkxnKE9Xx5NMD6UMwLJjjYpQrehsoWJ5t+Wu9xS7m1tI3HZA3qcGmsrGhZ5W+9sjyPry
eFIFwnU4HbJVQqt7JT4pPwonM884M3kbYIW1TxRJPzGddy+ZmBHvMeEKSFRFzxWwDJYLkkvKdb+K
4PDft8w47pb+es9y107K7eFWfCzauvpW3hvtBnDr8oW55j1Azapg72RUp2wq1y+TQKdsjyjRrmq6
a2jwShtqu0nmE3lwc5EmfTlVIpBUXxFfppkZ8MGZ4cfYIvhISs2IaKCbABARGyub2tS84u97Io5T
j5ToRAtC7cYsjXkwTVXeCB/NfFQJJIi+i9rzwwxDRNVI0Q4wArfIuSFkanaEvg6iCkYSusJ9Ciho
vMv+Wue9PICY4p9SHwOLOBASF4ua271baiTwijLJSZN+q4S8/D0eeLsdXdoTYFTp2RqBVafjbq/x
OHTwv++GRIcl2f7IzHpWDQ3kAbO3KPOmj/YDJPv8SEqk4242jINKGDFLso/6d2QM6UMgxiDc46a1
/FrCgu3xB4V4LQ1DxwcK3tmeqUO0XXuXm/Ju7lbrKFWaVcDrhU1kx90k2iIdZYdJGEVV6PgAUAM5
2Y1Kdr/DdUVT/Z2iQT6T0d6pZWIAaZsQHiM2P6K2LIWz8nmfs4nucTD4cDThiEzJt6ghhxfXufdi
w3OxxgYRgoqPDV0IRjkB6TjRjSKHiqYtPzCM08tAgdjxktH/WKh1jvDRpbctRAK5i9NMs6T4UClE
wZucvfmAuJm9aE8RZOWKCD1uQsxDPmFoj3PsYD4GeZZo9YtrCU0Tux1s5KXt7265BGApfIz68JVz
NBI0+MHhxptb/n/jzxUEyMtlOmFQK/X1jzTN/GUAi0CGKUHNhgz53EJ1Cr5uPwZs1bqGUidfh9Wx
P8n7m6jO3iWWNBFaEO78Q9MbAF6ZpmjMcqTbGa6uRBPn4vKCF2ZMCYZrzgW2/m/fj90dIRUmGymW
Zrnw0/x8DuJQalsufjczLXzuMT4gsB9Nhb6e3dWOg4t0Y+E3K4wyGGbksZQgKKbwM1I1bTK7clTC
cyQyQSfhJ8FFdiqxLZ8JMCe6ojsSU7saqQrG1yJC50G0kU0YAFBqA56Ddf+KY6Pxon6Ehg15wSvX
BH/6wCyxaN/VSHUpyjgW3LkJ2U44JtwZmaxmN87KlSeOobKIN2JKW1TtHmSxZRASS5bkbW00Z/c/
632wxlXNXIjadpqd6aIBIgO8iq1bhhXhoJG2uNypIkZU2v4ZUjD4UkHoRgFJKzZ07G0SX116ahCb
nVXRPz8/43iR6x5Jrtw4GtcnVgNbELUNIm0sD3JzREAZeBgLBhinVRzXBvZg1Wmmn/4vZTYI4VyL
NNTwWVEOl0fsd6CHS6tvOcmA/4aGdVxEZ+Wdq6PU+hQjKaGRnLXH80El6gjrg2DfD8g11GrrNAJ/
LezRzmNE03Jm8QsNoO9/w6qyOvLWbyETT31Kmr7eTVHEX/7IbDdcmq9WEA8myZHXn2XenpMyD1TZ
Y9+6LE64iep3ceVKUvU3uQOt63+Vyzxqu6GoLFdPZKJiN/rLfGbT+y2SCmjoGdb2YayXhPTkNhgJ
nainQqMDhCoU+7OV3H6kxACgdkFZ4Vcezto2a2xQgEOxW6jjT5sGFmr0qvXQ/G7gblVEEq6m8BDl
gReoFo1nKdMnaY9KXI/NC0NVd+XLqLNamy9RaWsQ32DJMo3w5Z0wrD7bk+rhdz09o2XhRxOCS5iz
p/A4WSi+ZxQ8QucoBwcsybJY8sn5F6sKcdmninCDRwpiFZkqhICUzX8fnmyv/leBDXfwUKdDOOdM
WcXp3Tcld1aUv0nTP5oks8TxpQszw9TmmCrZuLGXnVtSKyfiTmfT2jGtVTKklP9/bCBRHrWHiIXA
lsNXP44AHwOrHLHaL718AoTpPwcGcG7yDRmevkUf+MGmjjJHf0zRcGDEmgKSPQkcBnXOlU0LFW4q
28FRCmYoCVD6gnaA9nFqLNo1rIsOXR3TTWTHruicAzAMmqPzrQzifi1PWI83cDyCEqhuo3xDZlUP
L0mJRh+xfW061Y26t/f9RRSJpGQxZPJ7NdKK+BRmrMOeW6J/fG+Dw6Vm2jVjXBVhLEfPt/gN2qU5
lQSbHtPhypoxk9V4exWrFbOcZOtmLKmEKfOvSMolQ52U8GekQHZxcz02hNHNJi6o4ItJls0KSZRM
uNwiJzYR+es8BAz5F5uQnVeFeu7uuPavln7b6DZxRqvQh/nr5x0OG/+QD5Hy9jgfMCJHfC12hDVn
NNRUYLi0cWlKK8sz/CoH46BNJMFjyBRDjaJvDF+CiOmH5S5A1WjmaW8/2zZWwR3sHPL1OpMNVDAS
hpCrisB+/0NeD5TIh97LM8JGMCwM66Meyvo9Kj/HPagr0FEI6HH1Aw7+BTP1kqgxnenKyQLnVQGN
M7wP4jxaoEKHFPE+kpezEbTaSpv872PI4Gad8WhShb0B26oJ9tdU4CWJVMAzQMQfd6/cl7WNRVCg
TFE8uixr3ugpu2qGuZtr3IlPgJRpwyPk3O53RKx7hX8/bdCX6f91ziLZPpVY5QhHEA9iE9Vl2GKs
Jgz+DCF2bsDu/DqJW4qjGxx7ntjiFh66ED2dLKMA0dZBT6jletnRKVlmuNfqEBf8U02QL7/EpUKg
0+OBywDqOdpDtXzP5Vh8a7UCD4SrFiFK3ottd9qX5ueQmFT7XADU494Vl84+/gteD2TYhnrNdzpQ
x04VGDgm/scB6iYlVZN0oR5zC7aEi5CtFTAHGp88tx4vH9DtWmJJ9TPz4uJ7QiGoyWLwQjdHGvfZ
ucK3opEz2cdMgA+awcVjpnj7Lz2hGylpM94++0S0bktXrCeOA6K8FS6UlxTF3JN0oZXqbOPqNBPJ
wZGYc4Nf+rPRrLPjxbmn7m41N/hBiWuvdrL2GiYkB6vYnWpbcBoAICEK3pFcjGNjS2FyTHfh3inQ
Qafc1DMkgIdARwIqk/U9Tpj/NufK/r8CgQHh1nF/y3rxFnG6hgEfZNqtqDzrb25nD3LaUTnA2JZo
hRx2nHEvrPa4tGX6/GHhM8UoDyvSPZghyh0K1VYZ/oE4cX1sPE5JlWgqM6pnv3lnRBTL8uqQhP09
evMpcOVPP/MwEuFDXdxK8q7eOOS+sxkFpGYRDcYLXm5hVvv/mkDg6xVgJcu4fbonnY0WZEJsL2/I
3NXcUWMRQ2H/f+ZmBohae0XLKNH+Ukt8ppa9H0Za9sm2VByOx9qHUa4gtJrHZSndiL56O78luyjE
Xdh/qbfRVvxrMRmJdjWmlx4EV6avMg6EqVkGPD6ZhYUw5oNZGmXi8PWHWH7keRrtLO5cABMxGpy0
oqzVSDzqE0COPPl4c5W9q719E/RNWj6RzbOHcterPbxq44kmppUG6qDpD2RAtl0Pgzp6Wc2vJcTU
iG5SutDs99jg716CK9pnLKJVWBePxQkENskrMWZPfFmxjqdq1VEEv+k99JmqowrukM8YCzFIbbex
FwcxXd9awLERDYOdDiTyqyHl1YqIE4yJdGm2C1B6YJpju82FG1lC2t09qGbsb9qDcNBr82IDRx+8
rHDUdwR2Zy3a+uRE+f3VLm8iKsMDzSI6nWXSQp2X9fsqt5lpR8N21q9Je5V71N6MPO2evbZiLFt3
U6mQdloL1sXja5K2mwx8YY1fdlHV+M+ioru/f39NKgaVK4Y0Eh/PESFhf3wbwySop5/qNtYtwaHF
P3jGJDXIKJSWDu+dvfaX8c2L87StSERIJh9j+kKts5n425R8WTnUINgVZ1BjQPOpoSgUrV65B68T
rb7WjwQkQeHz/XBW6jnBMNnpJGZ0073+i4iiigmz6olsOjeEo+POE0JEDciAwb/bwszf4VmPIiEN
/z2PrOn8Fa3KnXrOMzA+287nw6egv61xM54ByCbH05Z5cJhM89IAJR7bNZTCOhkg4kguFHRCeDeg
/526Qdsx39Oz7t4T3chOQkUqOlQPTNdPTy7M8BupEK1nWpv/eqAbeYmhtEpXF7RyuIGo18t/KjPZ
MRsRmIi6GqmUdwC39neo2QtoNNQBJiu1HYL6Gp44dypnOtzHVY3NgHdgnYNyFKtpyxQ/K442vm8F
MvCEtMbhydmRFOHbTXmWp3zuSvH7K/X5P9cvhsnSqvCjemu7ea3DnOPfta3AsvGvvUbavPeS9WJH
bjzy9WCGXPYJYj5sfkYHQ7TuKIedIRaR8+aMOrwhGMz7qa88KlGC9DRhSYdiIeaXhQNxzMMJ741z
41NdmwMXBA+sqpNCW/M/G0BoYl4fS59WMkBdPwBBXIHnRP9V3P2mhrDgEGyv6Pm8wdf0XBrfgYt0
OSoPn3Wo148tqtEKpTiRCia7HLS10BEabaTabY4ocqsPtPQBepulGH5xVPlkSD4wy135D3wjUbFc
6p2w+/nqKSodXHWzMoR2VHDlN3dgNl6Fb8Mx5/q5t6hqLpJDt+EAxhNOnRirPAJxAfMv8QxC4UaB
1Z+tHH8K4Z3i4DfVtVvAxNTLYVr3+EyRga9Ba/dvCNris/iYV4hx8r5xt4DG32umwsPN4bZVZ6Wp
FM2jVqB2qL+6NmtJbCzB2ucO+IxtJ1L4aQO3kFW9W+BUennOEetQqVzkx7+NSwaTMCQnDBKri5Fu
Wq+I3jCpyfmnKM2h/9g5n68lmIj897McV6nJ2mpK3pCDGt0ytfdJJTKwnIHjwItYuchhXHLGlRHk
ezrNIdcVoYXw/OzLIRLQBmzf2oT/B8DqPLUIFJVuPzncIls/nFHIVsmk6yI5K2DYBrlEljx89GIz
8FeKZ9GLTrcauQY3cg2H3Z2qYchd7YdHg1lc2H0g7ed4JTMDE+ubNg2doqjFeCU0blX7oe1IqEau
NGKiVvakqtgadjME9AqHrEPb7sKLn0f9xFxImv66XUI5IgC1IqOPNsN6VeToOSvtGI48U40MVnoK
wlXj6MD79vNWNRDcLZqgtBeDAYdbaxcPUuLK/YcpyGDVNnMNgKAeSedzfq3ps3FPBECP2alEI9mY
/j0ANChdUjBAKdwmJuMB8RuSd018XbWsUqIN4iF9J+8PNowL4CUjGSfOey/l1+xMtM+bBauP73my
FddSU2mbiUu+REFCgNX/bxMA/jnOjEdVIqqPTnw7qMu+Fop/Lygo9BTAkw4QOlweLra6curzsq1K
/RwpKGlHecArOEt5WZ23okNbzfGnHw01xrY9a3V31ecK0WAJ38ZHi5c310sqFJbiys3pyFpX0yMQ
CxsXRKg8gm6fmbyaIB5EBok4DOuI95ZoiZ2HDCB5MWOi56WIDTygornET0FFkqMZyTbeXQMe9jDg
/83ojvm0D8KW2c3PzryFnrRlmBwxzPoFj4c9suEqT5377tqlFWVrbXjYMFRKefMLCTbfnurwkI3I
H65mj07joyM7bhqt6O9+U4a5ic7dVb4GekkDCsrYFTm0rsCOfzPUXteX/ve9+EM0ru1amHNegteI
GVyfYO40gtPOZf9rMYvUN2iubn2BTeUWvI17x9SQEUg4I60QG7+hTQsSFlodUOx9O8w+aIdkR92T
0oGfqoW+RsPeMJutYWS3YL/BmEGjBTB9rMxKPRQPdRyXf5uSXQG9DFfxNF2iW9Mk7SlWI5E+F8js
MIc6VIL4KzQ9Um+5ij9W/2uUBzI7pbPfG21rTc5BLojPkOQfFQoa1P0WK6I2Cecmh4yhNOEeE8zu
DdzpBulR7PS//RngcfufW+aX0eb4+iDqNnz8RWJCLPWRZVp0al7hN/G+o88kxLiJIQDjdophec/Y
3xA7tdu46aZV9fNg9Vo/ft0ia+F6crAw4v4ZfVlPMmfTc8jdxqLuyAJTJ4S1t1m3VyV3z1pr5GWm
/DJu9Ogx9EY3XaxYWzcRpQ4L+zvFLWwu7fVGLyyKP1I7Yn4Nm1NQfCrXI0aoXn0pvxlsb3PZdmBo
gCfewB5oUhVn9hRd9Me+7WFC22ytKYpyb5zzUyuZj/NnQw5rzQrGipUkIGgv0FFs4cvYcp0MK8dj
gQydlWRbGq+zGfHaGLPUw64TK4X11HiVThTDKfsra36/0u3Ln7LAgUrtGj9L74l+yXrVYjWRDfgv
5lzHgo7bDqMj9BdROfZyuBUQvOv0W5J+F86dafvMeiBjw6xBUqEsKQm+H8SnYJrRU03ymLGRhTaL
WqlUjGuuz1LxAIS+mNmBobLO+F4JwVjnzSU5RN1R9+zO4z58OoSnari5tDB9PtLYAaHi1M6biwES
1WyJOs4c3cmYArS6sa3vwAqnscrCmb4v02wPZFQlVeIYF2b4OYKlkCBvpZeC+0lBOAYg6+9VmVg+
V2mpdm6co+zDaOjtWWdcn+dM7a+q0JMEAARGJsg40Va6uf2Qbj5unJD/cluPLzFw2v/bSz56QU4P
w/u9DdC/LaWnbX3I4kJZ0r6jgg+Fr8vtGlatH64m1JZ/Qn8bVVgQH1phYxu4LF8QScAkaUoEKXzD
jWV5K+BceUJ85ciXOkHMQo6OD2FXYY9wsrWtX2fD6eTdMVUaBVfPF+QshIGq9pU+O7ooPmXairgb
PNXEfhNJL3nuXR2BtlNeVnI0NLZWlb3gw7iox1s+jqdCJKoRqkkgg5laXDbhVUsCNie2LehBK65g
4xPxJH56koA2yX/wDj/GfH7fI20B/TY4ImzpRJSA51idbz3EMsEXxfD2o038NQgnh5PG1BK7yRHh
R2kfYPIZHP9JcqL3j/808vB0fI3eMRNTe/qpS1Er3QG5R1bm00a3YjHN07dnyfriNd1HxMU15wb+
Y0UDwsru0LUeDyY8H8tTh0jPi26rP8A84iNdAAIq2OV89avT9n5w/SAJulJIsMVFyEe+gwMHXRqS
ht9zzWsgC1sbtGamokupcQFcsdTiSQxrmmKtelVFkvYqPHlCA9IEVyQypkynSeVMxFOkh++S+F23
RztyEYir1vXsPk1D5c66bRay60s8mF0XoYK+6rg1eMVRA/JedC8wFpq8Dugszvy3aq/89Uve+eZm
3mEt2xWP9qy0D92sxu7Us8/J/9QC/a93eZ60ARdjwQhL0KEH6DLezngOzmtlGCPzwM5e48c9xoS0
Zjb2I1lToxYiA1os9pjw3b8i2qZEIw9pslP4mbfmjCPr1Z3slv+oqNlUibSOLBcxGVQIikDngh8O
e+Gb4ko3vRQDsUwdJdKOkB1g1sv0KSBh7FxS8S4HxPKAm5xfptILHbFPUn4ql3zgitiFQ6X7d+xe
cQizg7pzzb9Sk8WFdKFhOgmOp3KrGmX/BPbHChPqjHCMZtiJzedOICKayqPvW+r89btsmhyI7L2j
o1TNJP9I8LtyyT0cpqrV8T/BK4UBvIfUm9eWqWHjpkin06Xhh8O/bh9F2kcWlfo+r53G7egGNrwm
ZPb0UhJsQ23vcaxiSgeO8KCNaYyVY6VYcFhE4zdrc+9UA401sx6CDsP0hOF7EmKIjULkTQF1/qFj
CrrfW8Wxg/PvUFMpp1QnIUowMvUwxhbgAcBWifH+1hxYcg5497cUTVOrz3uHJ2ro1uyF1v20nSL+
aGuDwvVIKgidmDcBTAwrOy22ccZVKF6CvSBJ30bhE/PT9vTlTTj6t7uZV99WsCcxWF/TdeDkIbQ9
n7rGZuIlLiMeiTEUQVt/MCUZNpzZKf0woBian42s8ryyNY4vr+eorSX5vlimoupS4VK5ufDZykHj
ZSBvL78soyRBi6wC36WRmVSHyk38QDPoHxZIgDSOCoYxQxqm4RA1rziOW7mxzzN/augQZ1u71wky
iOC+23GGJ9jxpGA4Q8p5qcVbivjJ99rTlfSECq9Byrs99K5P2PU+6wqvDbLyI034LMxJ/T7Ez7BY
mLHw8H6Eu5gsXHfI9bMMihp54EXe4HZmI4CuG9C1y5L/T36x4VRnCWUxyhadLU7XAdn+J0ucnIHE
MX6O75C9DhVCdVwVu0L0TXHsZzONJrZg/ZbS0qKWtOUzvMEzC16bODTDv7ze4QXOhm149onBckhG
5HbdAwYpr61O5H1ze8WXxf2PKjuSw2JHsaLj7w4+MSkiDQlrqsAQ+4BsUFfgO4pF3jYcCR/alabv
ChXfoDnfJut0wDiQ7jo0tBvMvfIJpsOV1lWvRTt9tspmStHt2rKlpEfCZ7/9vAslbEqvTR3uLMwg
ORhxyRO+YCfd7olnDzlinI7kWGu79bPq+8athRKwdCosQjz2Btgwd7LtGoXdsGD/4/oeQHCeZcpv
4UH1yf7aG7m4noR/hgds1ZRKYE56Vt9iasTtvCUoEA19VYTBPssAKbJouTdXBkvlsqPuEVQgENCv
4QJqe3eDq0tYVxJQetRFt0yfpBGryI5k3630h/U3SuE2l0W2tPkfcwmeiO/LzHtl1iBQPu1EPmVo
bAnQVxk3OSRSWAda+aQWl+SrDzyokSOh4XBEGP1w9sAzKfbfZ2OqnLoWZoJbA+KST6rYxrDaFW4r
lTqPsIbTFVqUyET91aqzmOMkSmxYW4Yj3elBYqpOhxi9xYXeaejf/UTZmlPiUzz7EBqJ//QiVhE8
fpH4LsDEeiFW12PPg9YRCLLf4CXgbMFCPPPlRhCJ2sssAoGD5jUfGfAzVDU1GMlMufoR4hHshrct
PjBJ0BaUJLpdVTyTcgW1I08QmO/NchUxldZdVR/xY0Ct5HHPCoS9YYyv5iK6MTNb5JWPr0iMbiFl
VndaWBapdMVpFWnL+Ensj5ILLawl/4FfAMXsDBCnDtAGiECN/G9cXSVkIEPY7Ybn8xBZVxrhN/Pf
Ea0RsZfmujNpMdqjSmaNnQZcbhLsX/p/SVig8jFFBytUNDzyNdUWr/ISzfubbuOokTiGQrV8VEqC
jMvLAX0irJr4loPgEM1xFIPCacj1oUmAeatyTa9A2PlK7bZRkunNudl3hNCvKnlmsAHjMO2HOcZ5
AiZVQWMiuB88AV4MBabqcYJ+bMH3VWxXZ7d3EOZk1mBSJhEh9wPs1OSuR91Koqe1HUpWUlSNpRHu
ElU59EBKDmWf0mMw/ZYIysUG8LQMkbwagyQfvyjHZj5dZQAPDfkeiuouzr2/LEmIUlmgHM3xY/f8
eXZhzFw0uAO65hIm1XPrs/P1Tc6xOlP4iRWkm7bkXFxzB+DHZORaZu7Ys1FZkg/e5EFwI6CFv1nk
ULbdzHZwNpXxSo5X/3ZLLt6bdO21qs2C9cjwfrcFatLLZTLNN8Z9qPz2uYi4q+yTRk11l2P0h5vU
J4SzNx5g+bn0h+s8peGHUIfI+lW6rUCFOA2cAc094i2hKb+c+esTPQA4boSxZcj0l8/fEmiuMuoh
ad97GNhVWXgMF+6MDg//4SZ3VYDiDeY/YaZOTqlKPGcjKWDHdlWgQZen3B6sKdKe1ZNCfrJkg6FW
6jb/F4pqb3r+MK4Pcky64tI38narnxoXAOUNrQRzNCx4u6R9o2FiFTpEFLejYW5fVZiDIF43nMW+
h33hoz12eLFm3/gJMjeYpnRd2MkeKrmVvHW4iuFEWm2ejtYfacGzBCXPRDOKhQtwSqt2x5f8fTGY
u6Lu9Ar1Dc8r/0tyBVOC0IYV8IFWdIs7iISLvxyVbz5w7QoDkCude451rda7/BhkKbpq5BbwtBb5
HeIYSudJ5AfpVM7S66YKh6YBUrNukjx5xe3nMq7w1sy73yPNRcDZoJKUZH2ElZPD0KPXcRsPHJps
G5WNHCBRHLUwsgGO3XjR8QaSomvFpZ1DEB49XBzr/Q+Y1kwOoDW3rHOPyltPOKD7enr3PQNp/kaF
s1hHhBuENdKk3vOWZsWY0WYNuUl+NI/TLLOtCCmwkfb2Tn0MBpfkezdjkuVdz04Kd7RTCVvdtGBF
NzBDWK6tUUaUDPAw3FQj7f+TgPS0uzuyYo7n7oBREfQUQYUNM9/JdAIQv3bCifhDRsbvwQYNUFUJ
XnfkJQxEn3JHDh0u460ZtqRg7xWqf7iB9LcyR9XZrej0gjCz+TKMOoMzQn6gbR0CrlfmV3IhrqEM
tnUhWjIeMPFcxfEWikJe/3sJK21hw2xnfAupc5IKfGf2yrqgeQyQVWWw6HINivyU804qDEWrMQcj
Af9TYlR13/TTuu6w/+1Vqp+dJNej6pLORXFERcbPuHnzqBMmgnrp6JhOGVo/vN7+HH7KWcbGc1dv
DQOYm4S80Ts3QURqEvuhBh4vDEGidOBal1WnyP7basijwpaYRMyciHoqg6WcN1VmJPbz+1aBzqFm
I/F1td3vJ/1LlZYLoUMuIlRESmntY4GOtFplrVDLKypWs7RFFD1imTZENJZCaO6yzzrfdMND/GBB
z5FUqezjlguHu59ZuS/qE5EtiWIGMbUv6u7W0xiEq5pppck+fcHoUQohmjZVBQi4NbN4PSVbbk5P
og4OFT4gyuEHqOwUi1w/raMnt8lBWTmpvVopldZkNEgVLlcGVM37eD+jUw54UuxN0X5HRyDF/HPH
Eb2f0GwLy45Voz528EG0gS58AK+wkI4ltoEasZOReDIZcDHuYf/VjZkTN2RjS5YIXgxKKf4v8Ntn
tj2jERX6VSB/A0dPCQJ6uOSS5E4zbet0/PADNgV+j5Am+MLsZwHsljKIMXAi5paw5atdMThGNTgm
jMxi6R03c8z3WSp2yTUYcDfj0PecuA6BvIm/VIThSIAcXcIqV/WVxzjAHEJ2bUA2YwFle5QV0XN6
WZXdsKxv2MPOzw8vgC+4oZv0Cc44CG3gx4Fuj1nk1GAGCC3T/Aig7W/IILsBL4nGXv8/dkZMePlF
ZFTsmcXLdin1RDPzZPwhWCjmcrxg2D+MK5IlKfhRN2ebks9eqanskeR8BJuhNNxzY5GbhJf1XTh/
nVLgdFFe6KihluWRBioO8rUqOymLsF6vvfgBFRPJPtiFrmtVTudXbxSz0EGp29KiX28Yh95krYEC
FnxagOsKxnwlN+SQvxoozK2m3J7k6ShUiSmsuyzykaxP1gWxV27nsUxHsN01YsF/j8SOZwDueRqd
ky0fX30ig0DD8lfccOGoZpfK9X8vwzqyhDtvgXt/MZZ4OkC2zci5xExd7wtHtk59qthoawN/MLNB
lSKOU1aIB0neETQp98rSnpEJFwegRIBqoc2WdmWgz6GmBB8RmQDAhRPZliLWl99wCexhpMAPwyZZ
Ya3wWsTLiEKO/c5VqUlD5wrMUQp6jonwDIUaLeniQx9uTIQvWSatdsjnvzYUgz13GXxGU4xvcGDM
XAEyzUvFa8/IKlr7mTEQMSBHFYDx79cze79LTqFPjhrwRHAE2tk1Nn/vv4lGK5HYP0QAlHN0Cuvt
/Ou4DOdFx7Yeo6zmqEtTdIEmU42yRVc/sb+y2O6p9pr3fHVnujsDyemcFmNo/GXbC3RIDXPmK8Zb
4wFGQA9UDTLYSzs8iYF6puVYADwSjK1oT7IhbNbKtc8GEYkDxhnCkRIP9GUyyviZ3HiauRYdVJIX
lT6LerL5F3D7+teUGb2RvE7QRUEtuOP+kQ8kTP+7rUizicvkg3luM6OkLuejof+og3QavFLzP02K
ea3IEs0UkO+eb8p2p8BYx2rPNe506yZC3koKqSmU6oxvuZFM0Yayd9koyJofWpUrs08m8UorFp98
YxJMUZjewbS2Y964PHJcxnBVsX+nVNqiqYq169wqqCc1W+NRe1yX4oaGgTSwadWHLG1UOpR9I8K7
Mfx9Ke+zHSpAwArWFiOMeHyKR/do8Nhicgi9ne5X6A2zGAvXAm6lVfVrRZQPsdd/AJvedbHeDA6P
UHpmrjC7KSTWC0DSZ4dHZqhEfEdJ7SwGa6REVCaCBJmgZ3Vzx8mIvJfIiGLhcRo47HiL1OO0/kA2
qVxi3NEvPEilJfBivnyLUReR5vNC7nyxWTGu50BAhzdT6T3nP42nL4dt57x+I8TwHeAByUxMExzu
OEk2PznQsfp6nVXWQPnAhbYKHacLLlY+IbXDfnOBR2hArYvoMlGl1W2Kn5+DHsATCLUMQnw64mq7
MaeO7qU8f+o8fKTm9/nQ0rnZdcGAQXi+NhhX69Eh1cfKY9O+zhRYhlGhLbR9DZQY5XysgVoyxQWg
NzoxBpBjrxIve55tMx4DzSgSfiSzAlxIBWCgPpcupe5SC/d2wvQo2lNXETCRX710NK1dgi64dkCh
RvJY9XpknlK5i2uZfg8/nmkX1tOhycUbYkeSTG7jsv+Ootos4QSo7SJyJmWsJMitO1GIe+IjX69X
371/j7JJrX79m6Wsvdhb85KrQ0Ckl6mDFSWAqPAKf5jggTeMBeCaw/wOYbi/MZLGLHjPNnU4sXDc
OITINZVemKO9IF7kQcMKzCdqOJFnWzpH7XlpGhx33hLYO1x7xf/3AnYxwR77prSYf4LOMgREk3UW
wVDsTKsG6PJtom8RslRX29PEb39dWsTT0iFR3gH27+N+C2TA0iW7xRs9LymSfkSRNrw9RGGqJfkk
CK/KvGIUt6Y6U+3TG4Nu5egqpOfXGZ7ecMXE1QCrb66N5QECQNtnKzln3gxJRVHJFvPaNqUPTJCS
olFefkKbRD6aDg4JNkUvLAm113bnarD6kaIlM0BH3GK6Or8YGK83duvW0muOOLjgFmB3Ce/I9UhU
caRG9M/ZiI6ygaCBetmLHhnLjKEZJ07VRKW+ybEFEIEWfvUwOziGdRYR8VHi8JGs1fELb5ZVo2S5
RJamdfl3/1czVJvGRsfwuB7xl21bXLtAZ651R/cOCFC9Jzv5yMQ7J8e46EpNaO7k2XeZEaz14dII
e+jRhOE+cTDCYBsgprhztlPRLMfeqkrvj8Y6cgdzOHVnOUrjb4jz8/nUjBvJosr2sGaWfMHkiokl
Zmqj8FURZ8yMXyb4vtAePtqg2d4CIiPEalN+1yr3EAFtUg5izV5e8t6Hv4vdT98vnjtD+Q5vf9u0
eH14f+OIy9K0gSXcvyKXmPpnELHqI9HHhELUIz9ikDjztcNs9U4t7LEDWlbCHlbx1ebAU2Yp0GVp
UqR+wG/xmwFfaRpB/SCjydtiU1x5Ttnj92eiToqdFCiqCf9cE+MaCegNqyjIElz4OH441ZOi/1X8
bHKTPmZt5WpjirsXQPTa7Zq8yL0JG7/hyL0g1ExysS5egUdMELkfD0dAZLeXVz48zQ1X7zxpowKe
SJ4nxHcTagCaq8W4/N1mHR/WDR6KqeKCW/sapINz/095jE4tBW6WWBwmj+nTUHyVY2gI/SVfk02f
RHQS6KvWYFY9IhslmbUXsVHNxIX4PvGNV/2vcn/B6bb1uEvMI9gBF0aVOR2Hew16saCgC6xyG1aV
V9m0bvAyT6qd75rV8oA/4M0xeOpgtLo7/1ld3TDhIn059ruL5ccALkANslhh9WMXgsU4X4T4fjZD
bzx69lm46e7iR53+lFlQK+w+wfXZBVpZKchMMcWN0T6f5QxVkqLwo1xw/he9tSwd4PQwmBwtSpUI
1Qra4PEemkoGeNIS3WJU0OEiXVglm+pOoIYIepiCDckGKsHU87n5vaFPCJ7u+sGjL3feXAhQFCyJ
ptO2VeHErdTnssFHu4wiTsKl2BhC/3p743L2YzJiIutBV1vLAjn5a8XsCYux+sL5ny2qQkMwcShC
GH5lpwHZigLLcr0f/xY7Y4raj6Kgz4tvHzvxEgQErbhXwEXHHDzpM+7o/S4oeuNGL5cGFXQiQkEP
eyfBqXW90wm6F+GLvRW48vvkTh58ELW45OTeYQHxLom3wS/TZ8XWYsu5NIS2NJL6Q8azZ8p/UApw
En4rNZdvx5A0C1EFrZyFDbEENgMjdUnEDCNDY2mDvMWmSfmr2Qqmz3xIsuG9+l6AEZpdFCsWFxCh
OaikpiJWIkAv9G2tN6/zDbrRCyu2SXqcuq57MNvbw6qND6pzYatvTzmxXUjqaWcQu8v+jVWfLp+U
MMDSN0SisQrQ6RyW2TITX/hOEohR8ujywAmUgz95ZyjYEPNHS+soOURvxEH4MHOjpZ60iBpHQvEA
M3/5BXkP40i2uk+zhLVLdy3oQuPOQVrb+677ANrOhdmnYrt6xH35ekn9GevBaG8YezefiskcP36y
7mZvaAqOA434hGcexKd0Fx1h5Krt2h07r8buiGuqrL6ikuUXA+3Webf4ntz5YTaPcpvbG+QMVpe7
3t11JIpHyMgGSVLP7m9ZCcyprm/C6FCkclWxQ/zDjzPsAsVHUPwSFxCNISt8ZpMqJedRhAXdlars
elmYhYwB4Lp5tJpUc21TrGM9kk9QeUWHg5k7kLhVw5epE0N7t16kHIHKbkrXx84FFzO40ieBBgq7
ojBbLFCXWpbVekhdR05tLs536J5DKumQO12t912QmLDDmEJwJj6+2bygySzQkKUXkWp91DPaiiOE
wCMicMDqRz9ShJksKBDHkfPoNrrtorSzQEgyiZ1nJW9CXkJhoArTcaYxiD/Z796kzAf9oMsVD9NR
OHuj2vmiS2HTBcj6Z9W0mjPUm2WDHvR/ElIis7zuCHX/pcZwFnEH5jDl70TpBPntt4shFMbtURh9
t6Bw4gSXOFaoUWdjBUIlj2dvDhoGIytnZ4Bj4NrxEFlnaja1hJcwDN8DWSCOCvZNQ1bRB2cD5GGg
x6EfKBahblymaMUHYxpRoo65/pG7bK1wXWOeG0qb+SAHtqWsJJDCZGwxjSwBhAtpkpwmFZSdap9R
cqw++6rPonhc6pEyxlVpE03Jn6HZ+ZBj41A8pOQipFKhQuxnO2lPuDCFBn0vEdwWpkG93o5cHf82
Ly2wJeaKEeD6icUd40jISbc+l4Qx/sac17fsRBi/eQs6sR+NsMoC+3u9MdCYpjdr4KgvumAnVvL+
v6rCa92qPIlr20Es/SepUqXQ+zbFq4ta0PeEmT/s8vLsAngZaTlPDoI7KJblX8j7/54ghWfO/imL
C/qqldYRfQfwsCF6DOE8I8FzayAhtVzB/xCh5cfm7fzQQT6E1gXQ0z+SMc6lBVxMXxnFEke71Y3l
lnv+CZ+LcmQfzR06/N0/n2VCZ6yCFySC3227PkzyZCYRdO/wrNaf+v2nMBu2KOQjxhGGcUxO8lcV
eWDPpqq2ZBgaJiR78TgoG0JfgR+aMuW/GCBU1uV9WrQZ97AkQP+c/i37x9cfnq3wRRWOdiTQqTW2
MgZAjRp+cfL4pLmVe/6PfUqqlv6YCfZT4DbpMDci3mqzc5Efx+eEb/uTNRzo4J+YqIRHooAAm6qg
0TqeRqLFJJvI/tAIihn/lXEnojZ5YcOiIEzwdet6g9md1FouBFmvjyWRvNn9yQZFw3ZnT3HN2Gpg
ZWS11D6Q3kARK7I2VhX49m4iWFAKEJNqv5Gf5bueCSTFWvsW7FwPYdBtKGWfyQThuEAbUBYLiUwC
2PozcN9q3uqUaJ0FP5xvitjlB8LCjrrCECLwmctwxDdoUepNVRsX6wnIbcjJKJLM8bc7LqTzO2qb
mNIHnfJwLezi/hPGreUrH+SIqbrlkmGV9m1/1GLWOhidxWTedmVIMTPc2wKLmQXvPQ1ok5Ve3bQ+
HibYCBx1bFcPIg/mMsMEH4rVzBBft65TaFnbSaXb8RzaeAFqLChwkAlmTDgkNlyv9VVkApu9dvgS
5XZBpjRXQrc25/pURbkX2mvp6h7hW/8HlL52xRATKjKgixgoq4aMcqLNzLx8z4NS75k+O04OnMsm
wbqY1r2V6yihcdK43exF0kj4baHXNoJFGxqoXIXwC2nKwk7J0GLjn+Ula9JoFOGBXZmRWjU5hG8Z
/DD+Y4JcrNQfKS/E/F6iOHpSQb53gL6F82LpHSpkfxk1Z8lSU6J0pAAK8E8XOzTXAGTO0S5fRwjQ
Bdv7dAsNyY4h8f/dfM5ADoFPk/YgAPq/ZycR7p10JOCFcZBbib8UV5K5lZNVZfqWiMqK3r/oqxgR
fTGK9aEGs0cjP/crcCNZ9x3+VLW6XjkFJIdorOMI80ns6jyrPUDctJrHptK09q++/TW5TJhJ9GP+
R9cMNRGnGM5J/bRStQyj/j6bOmsmpH4xcyfkU9eE9enibfOmzrTYg/nvhZppirBoVnqb3RgnTt/a
1l2hNOV5RuJDD4rQdXzbDvYDvWb3BUXhDW/M2bydbo0GmOtUdlEJoJU8ewdLCd1m/AkBDfO71M9B
S7pMXr8o7ulL/754rfoTuCkfy+2gljmwbKte9/i0qyyqnWqyR4iWbwOnpRSyaZpRnMK4B6WpUMQu
4Xn3WJ4ZE4eU7csHJPxP5I1KSMFeYbQyp5VMxivPaLV9l8MV08rEgykDI4W3LUzGTzQkhUqZdJnQ
+MWDFp+g7NKeCZbJ4kbjn4hzQJGLpHypHHk8QMhYNXET+VJHVj99dX2vU6iqz0iClmSaC38xlwMv
6iw6NU1E62/995PyJzy7mQt/QTDtVREdjsg/agS2Xd58MpEzCHi+QJ+19Z8DuOSFewUG+nvRmtMM
lJaxdRzugEZjbhPJMwPsm8Rig7EXBKmX93Hr2Wm0ybvKkwTdWrlLSp8uPDK3ubEgNfLV03qnozC7
8qOmJvA+OsxzZWjMgE7O97bel++7PbWZOldhgjbPxVRfmfJMsjH22vv0Wegb9d6j5oerOmv54ey9
dyObP+wB/+YhCBXOc3CsXRauYcMDn5prmdhF6ep6JuQSA4uF3Wf0Mybj4V2OhQWCYXeZkYgiba4M
DeY8lR/prJURSMDys1fO/8gZva9N8vpkgyeniHibMIGE7DyrMSwKluiCFSDe51D0Z2fDgNFnbRPa
QmPYghb+HZADac/EOZW0PQ3a/kg6yCEQ5O0XKH4WA9nPKH+eJG+VMQyp7yYEK17vqDcWOa5MLpSd
k8gMo7oiXIFFwiRCd+ZQLTTuOoJ1r5FjPK3mOl9ldzpVA5CmBg7cNNI11ErU1kCyjvrZbLj22bzP
RfxEfB7S60M7RPdFPlqHIaCmgGWyijLeawyKeXSVhW2fISgfo0fRoLKlIZxprgbHrChoi7d5ffEc
bqwx3O2Kbjjd40TdX9rT0IddgwRAorp8TZy3VGhAJjnEwJEYuYZw7wm2+5tRsZ0f4rEtqF07mATx
B+OJ1Pq3WjkdgdqczToH1lp1FPhtjTF4Oy7/3kJWEwVEjeznNOyMMYOLZgkOCn1lSCZ1z+2DgCVc
pJWWMydoEFYpcIh8MGAwMi4Z7xHC+VUltDNw42AQWE+Tje1ujU89wXeqD769t9g9BMBdzX8Z0tiX
Wa3yH0BRTujPWbpyMS+N3JVrMKAJXsjQbY+uRz9vyBNPeSntm4f7csHZZQ2wW+u0Ql40cG+lYdoY
dR87Q3eb1hAeNjZB3HDLzIiwkVHZefX464OFiVW6vYUhlUZXEqBoFLA2a/CdqNG2csD9PxHshslV
HXFuaSqM3VmfWPneoLh/lKyHpLGYSvqud6mNfCpsijtcIy3MsTgGsJI9ZZFSPY7YNgFpB6VuyZ3n
XhP9/ojeIYO06kixrNOPZSM76C0QyWoqUIPtg2GydISLVRZDZK71CvOZRao4+Q49D487fWcyE7w0
y4QkAwSEc4rGroOttddrVRDCCE5PG1/KIPApZ38fertXMk8Y1xcuayqdBwRFXLoWqGYiBwHL8+So
1ClqTf8SNLrzYLAyOAve0xXr4U7qRn4FPKMDb/ALEHd1rtObLdseZQxKZ44NA71xkcYPCPWge12S
5izD3BGczz+LbtrBu4Dlv5aHqlnbl99LbeRUpnHgvItyOGZjjNuROE2uzv3vHN6q8JSaaSVAe/8X
XZXv0kJdNfoOdvTl+yI7OCyj+SDLKDbkIAPeL9g0pwiSjRuB1DMjDEZCi411XIJ7eaiiHv601px6
2b0S0bpt6BlpK8qCK3U4DlsaKras1vUV3CM9Z4zn8+NXGCuUNrDr55tkU6uxCvmWa8lEVv6R+qhN
ZnIi7uPX1o/s9CsVaT3A3B8yimWMjhqP+haDr6VQvG2gTqJ6fvdPds7EXkxfTdNZVVtJ5ovtm2wM
7kqMwCG/bNYZ/9GqaK+vGA0WFxqSM47MCMcV19U+urUqRJt3e+BUMv/cUWsT5sWewTe9FtUaYkqd
w2Y1yUdWlpq+C58YZ5FpA/viqpygltGmtV20it41HlEOnBgSXGydmNDHbsvSTxv2EuNxMkATnvDS
8boj8WTdUK5YbwtrvleHEaOYFMG5gLapYj3dFDKwIHXeW1perDkcrSdk/p4MNY331tCc9fnfmUlE
QnD1R7D+UzT68xi+GK3XOWY2d+x/j6CLIXuU6Ie4BripbuiLA1OrKRxiN2Bvb4vnhbHQ3RTnt2xz
a/qK+LtHjGPdumG8L0A2yLW1YfI8rlSjuCzZYTMtjBD1+nglt3r2wydcTdS0afOXhqlBiM3MU3sR
qa0H8m5HXQyyHi2LMy3si0d24qLe2zw1a6oA1tf18dwHtTgT9r1KsIHrb7EmcfYunsaYgMKEczqa
vGdIs5nDekOMez+hcr37j0XZaLe6g3qhro62A/PH5xCMNHkbVMhPqywa/PvXcvrCSjQLPVifpkbr
Q8uy2NgubZBNYR8ljm72jRLZdbJ2CbizFj3xVhqy8vaaw53/G7X6sliHn+VP0tzXIj2UhNBOQTQ4
mO9ZKzR6drccaZsTpMd2NxEzLzxd/yvLNsFNaxX12NtHN5D+91OZRLpge67BeXRLZQImBKDm/2I2
VafE69QYFAHzNC8fUfSRVKTI2iGdznrWINX7TAIpRsVANXrbwe9Q96xXPWr0ytTAGapFCWidLBHY
yFwWJuzAH+2pd35tC95WMXclcCiqlVjL9Guu2ntIAfPArPKj019sW56xjOtfw/oRf3mV1l3NOLKC
3gl2k0jbClmjqjr0jVKT1uUY/mWAE7shURzO3R7v0OI4qxT4FugJCafooi7WEbLHPdEbI3nl/oio
+6dBMnq+/qUqiq+pJvCK29zH36Ib2p49H0Cfkz+QsTRNTIzMrRJguvXF9Ln2Xbd03agNH4hqhhk7
ahb6yS1sEkgH4k6F7VbGBOfVEMzvTMnGzwDeY2bQjwFB0F137CnIGJlsrcJSvgUAyxZixS1Gk+G7
YJ+aEDa2WtY7gk27QeEhhc8XaJ7vXX0JjR7UWX8/lKGXseCPJ/pqc/7zf/P2+N2797kpSexjQavq
IBWnLbGVMtryRnpyH6hbYo4qeuMxUL+kTbPlg3lErKolId/R3B17GBkiE67PcCZ4IG5Ro+5feMXD
dt6rR+OxNiXupEjLWWzBrQnnEStmfxFVZEslWE5TsAfjibzQ7PWWn2PGnonCdveiOjVd36WCFqSC
tRUqPaGYHY0oU8d4bVPJHUTTMepFTrrVnnei4pGAdo9w+5dHyvyvdRT3vuugXUUyATmLJFXssh/X
SeQegTumywbW8E2W+10t1thowGAcaGjXEXQAXNEfBLjdej7urc6d92EK7Old9kbGFMe5iv1JIDOs
CgQPeF1YBnEE5wv0NHmdJTBLku3oodHPEbpV2u5VGIvC8pLbExodxOs6Sy42AjS/u7nvdS8qOyo+
jzvPsZW+uIzg8/sXRZUpSgYUFO1DALVGr/p8hBR78vXWSItArXklxMnwZdT+q83nFcn99GlPuKL9
JLfWRoWYsKOVunV0JBOhrntk4PhzTWNbKBSzfhmBaeZCCfBZwlqGYCnxCw5/Bbcqqqk4gKQpH2XQ
AXsudi+8p5+uwGRbxYBq52V0mMXQaAwW/yHVSp3urVmD6pykyJNY6R8xFW1K4tbSo2aaUiUiPCOn
v6W5UflYf9owkjqYeyslfsqbfQFi/OcFX3cAqDhz+l+e25tpCy3bcv6XzPKgtDoXdMubIL04qd5u
vqardCUMwsrdVE+m5+BywBwR9MzqzzAft9vkf0u8ck0cFoEPls4a/uU3P66W9KUmUdmNd5ZxxXMJ
sTccm9EbgDnamJ/1pWNzlZl5sFXdg2VlzCs+W+FKOKH8b2OqOR4vltoDQT6HcBYC8bQqJTGKSJGy
VimJgTBEUcvXJ8Q+c97Ee/Fkmu24fnVn/0qmXeI4VvMhovkKv1ues07CYYmMk+hf0TYT/X4wAaTz
XnWmogtxLp+/MVr4c7R1MXcpbK46jlVsrymKEBDdMfxIvNNc+vg5S4yjosnbqXJpXN4PNLIqtur1
rJHAMsrK25Riyi3WhMpCQ3rRb55oFUTlVfwIOeeaCu4u0EJ3bkmlDiFyZoQhUG5eCxp+MlZuY1hS
NRDKPimiRX9HjJWViItOCr6UDuxqwGR/1tTzhLzmCh2kwYsoRwRDI+MSTD1aA58PPJUhGTBsHiFG
LuTT1l3myiBFLYzlzoMEIbH/xqrWpBGGAFzOGzF0jOfGyO74tcFvdz5xWshBAgILTQkytSeiq7xq
mCgsHaLwQk717iIbJsA56i3ay9fxJS+ghwnb3HeqEGNFI61+vroAksL9iGRg0O7tIBaSh5nNnjPx
kgXs+GP5sau/akfMnm1umZqcE2bZBS95l8MGHQdp7ZkmlrfpN7pzecH/nH2DSj0sTske2fn09k2z
Yy8nSh3vYwc9aC7ThuILbxI9QgjQVLjRlqM2YaF0kI+Sxu2VEhjlvDz6zH/xc7mXdhnr7f7A1P8z
OmqSNOogflDUwqfTPCoys5mNov0elNJ3iyEOykoy18dzxCq47gFgeWKHL/DxhYVQjWBAIhItpw3M
2OT33JJjUBSg8AhbGy3X6C1VQ/f7yDZnMD9CHofC1c9tXzz6arHd63gVpXwKD40eRSopNssbubxJ
V0HV+fzYetjNFiBE2iGObeezKQLjM3D8xczrqb2rVrTPBuImc1hQoiky5JPJ/+ZwsUaD/y3D7PSy
b2c3k12gtVmtoVc6qU69MUXz3NMJs29jMQrJBKy+YsMCDq79MNIBwnRdztvA4jdcHHIdIV/ldrwE
NZqq08r+a9gGDLMY2U/8ZFWlqrl0YDykwyHAkYy3H3hbqG9C79P5lMly5UN3xYfDXUxWa1hIdeEL
Y/YkpwbSJez9VqsQBkc4Y3oqedN80R0EjySGUNvHgKOzo7wmlW0+KTQ64yoNzSP3uZ24pyhaT/qS
yM/EL3vzOJd2m59oOtonC/sZZApUgctFCd/jj1g4cTcUqha2GfoDd3r+sr5kyOkaVdN7zY645+32
F7IMufmV09ViLQqwEivGV99xEth2RhSfoZ67oaEH3Yefw+toxzDZf/mxyoe2ZAUY2oksZKc3YeNK
HVm0MffA6vA4i5s0CuBBJYTx4OjzOzSCAKzKJDznD1TCqtHAT7A59s6gluyIgT3WxKqI0Ibdb+qI
dF9WxhDzmLXuW4m46niyGaTbKgzzbVxwkBx07FclZDwgJ8J7TOow4mcl5vIA7NpuBumAgcujcwBD
hPrmc1oyS5QAiamds81VTY2BI8ZnaOzO0KWI6gVtAVbtJkSCksUiHDaO3NxlpVrdM2dZjLgPvoFr
QPTUc/6SAE7M818DuaHvzbdmIo9a4MObwcLwSwCVgK9ef+BAnx2RckOC+0Rczm0pUnTghDqu8kQr
K2vlvSkQc/lWybNY6UugSOZu49cgcj0hUuXj+gPs3oEsMWi7Bshk01yReld4MWhGCUhuGZ1QQr+Q
7jAj/HeOXokwlOxPVVSzAOoJegUvovtZpjGkSD8/Y5ODsRwBr1M5CFXyUflGYpmGU/IieOaU4a7c
VSEav3aOQmbM6JJqNgSngmCvsJZrCfGhnF4k0BUKex8MoBjY8glwSlpddiMaGt7w5JPsptw7bCo9
KWmweEOhUS9ezl2F/WydlC7pxkI37zVFJbTYOlJDz6Urf/cCke3An6xu3I1LT/+0xWASBwUzlYTB
t71k6e8N/yMOGuzVdLB4EZmDAk6mATcZE8c3MTyuaC610XukwFakg2rTFVErEG2AjpmOdlm2RhIW
iwFKoG00cQtV8/Y9KGn7XJht5QIqIo/s+elITR1OiNHkEdva+FCjtdwO3obz7Y5iENZsQ1XN6E1L
xaPqzFwkgIsOSm/A3eIVrjEzzGvyHrr9Jox36Rg0QQ1MWICaQbmcY58SnZpEuAHjW9bz0r3+T5Pk
0X86s22VRIcc585NkWrn7OSczvjsqqmFYIt+Qp3dwdWX2YfhkkEz07yBuYaq3uHSQ6pOjsQljamT
64Dj8neX9Mqg6HR3cmj6PMVGIEIlXslsmCCHbgDPQBjy9GuAnzaCM6LwhrIzTVp9Vz/aoXNg0zgJ
kFZpH5z5X4dVYk9DwUJutfqBJ95JjaSG+kdX1dNbX5EuNrZLK7+KoavJesJuUEJSrPYPllm7jFuE
R75QQf6fXZyqGyn2fuIBt4BrwJHGYmc43ibDUc9V9R2D3w4Pwq++2SQW/eaD4f57c0M5wvB6AVN3
rXEniBptqTuK4POp15kqVG3BdiA5O1HLb9vPsqVykuq9KnI2tuiTFimCLFcYZJM7q1xs+1Lc5U+1
WXownnogN/rKYFyfAMY2hHWXht+ZhxTZNZWmdD3hKsz350MUUi0z/97NM3e6fVNQxwqM1PJE2Nbt
DRKm9z+oysddFc8R+4yIBShy9yDXT39g7D1si9S9gTfpiJ2HIUaQ9p8QpAS/BVWSSYCkEyO2uRtG
sM+Wg9zT+sU27ee7kroPkslVSGQeekCl+53MbrPNz3Q0VFHUThOxMGrweOoJ+p7LJGXn1TASDEU/
Hz6h/lGgkQAElJjzzriZJcpgP0kJDTXJyoDCs8ik+RBgDqaluqrOwBxM+WyNTfZyFwO9KulV+WOI
DBksLfqudgRwtzujlkcMUiKorJPSY4f9spap3ZVCWSC5hjNzEgXO4RYtHw9HKh59VKyzqQuTZTvN
Kxus1x7Nu4OZEmCN8j/6ETGUDBAMaVBzhMFPwe6BdsrO5USOuBg9ocS1mFWCqcKEL4BDqcAqespS
10vDhxRTbQ5dH1adVY5ft8AN1wdlP5aTTJhg55itHrFh6/KrC23isIjH2XmEvoKn7JGspZ70uumR
WLF0BcB9XCvejG11R76rgqJhSPxkmGxcyx11Yb1girN0cQo9/LrIO0D0tMeHHhVmdG7PQcZy9Lfz
n+90H8v4xe4RlLsHtbnkzK0ZKNog2jaI3fIX/n0YO/h8qu+UvC72z3L8j+shJdvCHPvNnFmz9s8g
ViMfBE/w9VgOmTleUa03lAVx32dlCNBSF6rKx7Vtjf1+TD32j5LqFIeB4icmhu9BqkxfyYaYtUst
BNBhLaWvtntkdMUIsrgCoR5VhK1POCoXs3PyvIvExjP2bnWgRAFf79+3eq/1PbVRKGLs6hVBh/7L
766SWMba7N3LY4cAeLhxsWn5CiILiImaEjqo3EOB80c0yBdvBQIHsgdaTKV515LO5j5b+9q8cjVG
x5tNwJPNGqmjdjQjwS1JF/DoaucevZUwBrtKEPTvjZgCm7e/dod6FeeCRoUbcLVSCGW6C84HD0Yi
07RBIUe6xVgPgQ7Rkzs9335QMCbSf9Lc3f1qZvjK35+7zFgPabVPldjdFZph8JJyhSCQJmqu2UJF
VCOfLKD4pjZxLHDgopr1DyvaaUIX18oQ2qu/bJS/VBhaZjiuFijZhfcRj0NvYcUqaSh2cnMjvGe1
2eE35kR00qt3NtPGbfP/31XX3/GcLKqJyUMLmZHwv+zGoi//8fRCS3HOVOcY7tTqX41eIm9VU2Ie
NxUW8lEQ2DWqDY572fsI03wynfo0AAVujCeHQVTDVy3GWAyB3yAI8adSZMqUw3Cq53HfPv2GY3F4
wKECT5pa6+5uMbUUIOwMxosh/kZe4przATl2FxysdXt0iBWSPG5kd1NTmHwv7eZHGbKqoNrCgzVT
Sr7N/K3+F7U8xW8BnFR6AK1Z949quw2ccpSJ7KwquEpW27qVqxDJ7tmUx6zBVptFSr8CJJbvP1UU
ZoaVELJAehxa/HSoSwxK/i8ge8r+EeD+TcXrJTf0TbOpeRW5AURfV2K4S+srcQ27aKaaLLHWvO2N
2qzMljGl44VAM6ChnWZ+3GN0G16N1AP5b3dBuu3KxOzaM60ewMOWdolCW1H2lPgZISl8Ja9Kqpwv
dD3IB3fzxiv5iKquitMD27MNxKWBSsqgb+ZPZXY03YHxsDYdQ8/74iYgbHIJ6CV3ZjPzpQGAEqQp
VdiosyIJ4OKuAcdQW0QWBv4TOTHbjGO6IREOLTvPYQ4S1i5z7y4y+S2Vt4sY00+mtajgHKlwQvpE
p90P5DldccLwZPOL0WaTIe8BuqlZ3uLB4qXnq9OW7otjGkcAjivs+N1BCI9kyWWCArqmsESsLLHR
TAGXPcfqnYoK07eo4wZ7b0wwshmuqMErJ8qeC+cQbxCwk92cG0rQiM/HyLIZDoqvSpn1Q9Ih14Iq
InMd920pE23otj4mx79ofJpdk5OgcJ71EQdYv5X61Xiv0WfDPEq1FSBqu/9uNuV1VaBixHs5MaT4
2REA9JkxgxELittCIg3j49AqZbld9Ubbl785aK1xE4ZUlba3W/1LTU593rnEXXtHYEXAwxz/yja6
TiAOqVENRT+aY5+CL1dntOcQejn+Iuw2pJFvWuPjXV90JD5sNDpIJDRtaDu1/R1N8GxwzoJ1tZY2
Rj6PXiBOHbzTWO//dbPmpRzQm9rHQ8Exb+f5kbjb1Qa8etqSbj+CQh+Yy53XBsb1tWPc+RmTwB+S
XuqeMqWB4K0TxlHGSV2kCLyvX1vBNosn999gs39xiYtUVy9plzDuJ7blOFk5HhBTFqa4lOJkEWiv
TDKveEHKTZa22XUM5isCnT+olg2ZciK0a9HeB1kuVGM2pq2gswBxVSOSp6DPbls7bmltR7Ai7mHl
YEn0IDUNdMwCn3APuSX5AduXA6TIqUHd5tBj20zMgxiwE5I/yBY14H72Jd91l3Q9UElKNKwuhlVW
hv6vj/Di4wG8ppCmzWKmbPFurbDoYvmiaeadiD+NbVnMEoOv9Hry1FWLQlayYmEmRS+bBqfRFkn3
2HaSAPdb0ut8DDzpmsTKiG3Y5XCyyOsErk6B6zpCubA2kdYha9GZtibV5E8+e57v79IShkBv11QV
lVg7swr78oq74yYBcnQRcZes4dNVBDcRzgswtUF1wquLg8zbxsppz4TiovlWLE1kriiE+o2mBPoi
1hiIr3G0OZwO7hJX/HokuLm6pdj670ZnKkU4id9tGJaa4Na2M66MQS/RgnARmVQaB4uNzjKJysuJ
pW5ZHr+rmvK4PHo0QLTCzh6rte/l83Gr9U5kZMkCuapOpw3EHwYhtQjDwlOGLfIQ7mZVF6QJCZ5+
lqeIakXZPLPJhsQ/68/eeA24NfPmswq6ExUTMiDmE9lJ1w9ZA6BrCJhCLGV33cGHZfyvFWE5l+oI
1sW0pll1lk0IO2S5e4gYHjMzKpZDWaRutFI4I1cJ2BsmyIeu9U3fQpaxYis4JGHMdi5dJ46oM099
qhRFJMt8zvJfT0YdGg+ebcuLo5CbL8CxoLMbNaoAbd8I2U+VU8buBijLwd1epXSvXanaQwh90d3C
z3E1F/zT6vxiK++4Yxeei0miaXLK0mkcFqBEoC3iOH2VloQp1e6NyETUxtJy3LDmxcWq+Lh8ENEo
oztvIEXqV5ImQVxwwiHef5H1UortFRej8AddQvhaELUrrJBLdQgGci66vbeuXm8ZFldCOuepVoCN
220duxUM4CGgL1ku2CZexp/ixRxeocLmaOigQ8mq+ZWiJDjT8RU0ZetyUsQtzsG5e59GDMBbRUi1
32kDIFpJUQYomVXP7QHWsB8Cv+3Pexu1zibRklVDUlbEbiRZSExesQkGAxqRSPQ65fjBIJ7NOb/4
LWQrd6ZjMqey4XVUtknV5RDEEH8jWO17evhfRWbZnzDXcn50CXu7Otj//WQqSdsIjAdsHJ/nd8aq
L7XEF6o3/lU+GZ2UWl9ariRd8YPPQV28/RxRe9bZhm46QG//qdLdlwtLEFn9puAyn/JqZpOW2b4K
s6u4GceTlKRqjWbf05aW5YNX+6pj3qSchREc6ozK1O1xfAKjOC7dwokT2BMw3WwyaOualsi1In7G
AdBV1HR+SEodZJ6CI/uCvm77koC5EUjf1gmAHty7aGsYxHvKafmHiJAWo/PAziJ+/qBmncad4pYU
LUuuTjKfhImTdYBgTtYuc5zrK2mfbxHM/w7F1cacHfArHu9uJEzg0pZbtyoo7fK+cZ/b5e6N4WKb
/O33AvOYovvam3dnj/EA/eePTSaHj6WlqiX9xVrIUO8Bmlknqj2nsUJCyiZdGgJDbS5F+eVqwzZq
MgE/Wie2h5jSxGdsZsNygD1ukVZNSthhjLOZnaAKLvogwhz8oMLTnvtwdbeEPffpORtcV++ysAAQ
DHjHiTLfhu6ldDcrtkfLDDvOqs0Nd7g0v3RgvtcTjhMQOYCbjLLtOMGvtIBVaIwScHGe2XbyxJDp
hB6FSl9f1yCUBcaaEBjavtDS95BC5NQV3/H0EHw4QcNF5/kpGGRTZ0xhFRNzAdHuVCpMmMy1hAPV
E7ojlfy9f/9SPDXx8leeBO6qZTyVAomkB9sLSq+fO9od37vc176xX6wb2oxu53SPnfXts13T0EY7
0m6RXdIfKwB5BFxAFB18I/Kv2hX8wIDsHeGGt3iaZgGtER6pJyEmGGHHZJ0vEqUXqVudZzwMpvGe
U9ucRcFbpnp3f29sMIQZDOHKu9+s7KqFGdhIiQf9WgOoJGNsmjB4+DX28XhGQ3YEyA2D/JO1bJY+
kbjh/GvalrcvDIBUzmgU4hmxwrGc1dTKu0VfKBIQBUUmECo43XDNmKFrBPu3RNr4Op371ydi9wuf
51r9hj9vTtVcR476cGIC9pEv1JEK641jh0QTyEBx/PXcbPKxBwnci6YY6KPwaVtYj2wX+kaS3WQh
iTK95H6vXK1RQTQSbQ1tUa2vt1p5TyoZ1G/rDPynIdwX8QSQmokv6FFCJ1zBI0YI7pNEvKCiS6ft
sS0zJpdUMClSm+EMo+TP9aRIysiOujRwppmn8AbDRCWDNYAH9PoNWyQoSHMh7WqliwQ7eLl+Ht8E
pQXXRSlWhswAry6sSXfEC10ecqWaDYYoijKBVekFuO6afRW8IICAUUgvZVvgcROoLY1+WutiPdwn
YniTbGkfLhB497ZSJ34NJ2cQbPunxxPObQREaBRyku5hrQyRc81VOPW5GiJBNLFN23H6wz57wzWe
i5G4U3pyWHqVG8e9NpZ2AyIlXH7UjTV7tBDOpg20cIvpPIRj83gWVUX68tD5bKcnxq+YfpQ95pyl
zNqQ4gFHDaPIpugDYPtkBWV58zLBfY+PBV5RYc0wAdbK1P1v8icny0IdO4lq5VNirz2LulOfD9nz
IEgHgg2kGOy9HziRE1xvLpZS84KLNJJOWCluWDqyO0g6Bx19kf6E3/7XhlhAoCo/pcEO7mPah7Oa
Q1lqihuyoTSs7yz0Kfv2PWAUX7g5E+vFfMao9XKWruwkv4J8/z2gCqDizcvqVzbpTd2kj5i9W2dA
1ivLwmtEpB7V91kYZ1Emfik0SS4GcAfdFcpONYAQfNygsyzbX9f88YJBNALBxNxfwyTu+xs+QInm
wqDPOXcnl2NjsCe5JNhd3vyFLUXzJjEEcNKXTV8akprJKIYaUPiVyt5ptzMy7lhVznlGcalvdv7j
weviKOAyoUdLE8jiSs69JbZeu79qfEXoZno8Vp5snYZ5BysuptMzv7pYopnkJ27OCGb4mBed4Emb
7Y4sA8Lgs8SCjgpasb+xO/JYuRaDkRxMA9wjvjMqIIDDlKCEi6DASJkY3AJFhmSZi9B+sGyA7kR7
i0C/7LIVaIK6G+cFwzlNfqoEfjkX44FfUazZ/bUP6XNhbvkFK2DkU0gBMO1l9+GaxbawJ8hmTbGE
ZEV6kJPP1/ZOMCX+asILYHtwC3rz0IgUPkSu3LBnUOx/0yF7eZmKm71cwWhWKKV1JLv2uUCTQ43M
DPziWxFRIlTgqNOl0T2df1c33pkM/+gfvVr/HyWuLCGpcjeU2yk8hA+ixfdizRJ8e0yPppeVx8wp
oaScXMZ+D2sgcMBAwkkOzKyKTkaxcpkYVYyJ9CMAYBR7SvFYTo5SafOyKsFYYICUiZncSI7Kam1/
yGdEMsHPqqzYc+Y3Z8dTPBCVQ0mM5nTcODmzXAaY73/sQj9pm+YtAz288sI0EL0w+yYu7qoHS2sx
hKy0ODjVsrBxJK4DKD6Q/jMMF8RT+Fps1fMIhYqHm2D1YLa8AJfPfQEQ+3j5pCktkhEnTzNTfXTw
TXue6mf1YArafy+MTAePHTbhl62ztD4fhOxBU72s2Wc4vQRHcu5sKVB8Eg4ZD79129OkoOUQCnp3
wPaxU3Hqq1CKuODBV+BaUuLBwY9YIfjNcXwWHMPVTNmPDccm0Zr1M7oQ2By4oDI2TBHtkr5Jv6Nw
fVyU75CkgZ8/uliZsolvAihC1XdFohaOAMQvmw3/3ExHevX8WryYw/D+s5lAT1EbsnoOFA5Hb5To
2mOR+Q+9WNlzDFeR/9PAIAbALoCtBsXtgRQAhQBRPZcl75zewIxP3CtXn40+IY6EgYupmAQtTqZ3
UDlr6pLrMcAkPWs7HGXF8s7Eqq2uSoW/iQ/VRiHaoNZ1TST+V9BW/XZvbbwsojwWDj2dlUfFLb4s
QA/5jHMFKqe154JoZqEQcNcQfhKsUaHRhehnx5eCQFDc09FUqG3424LibWmXq2OpQOWOaPX0W4lN
sYAMANN4yNLieZkww3nnIgsAmtayQ+hwhFKHfYwgeI8qChG04yWhEL8PSaF2FVtrgLc6QUrRugLk
COVZw/5+kZNYWQmNnJng7/hFWVLorDq3alYzjgshJ/1P+F6tVF4wq+qXB/9xE7j2NEHY5FLtbtSg
G9bcF5xc3RbEMbRdmeWwe8W12ENDNDu6MA2uaCUBs6PY2wth78WIV1XulfAvL1i9iAb7uU5U6Eb3
lqEqA/NnoTCBNQNsH2+YYLHMH9CF8otVegmzSnuFaO+AHc+pVXHd/+ZYGegW8XMkvcPKA1Tk+5ZT
Oq5mtsg8LAd5nMfV2KysJqDooEYC3GqKN+bfTEKC7ujcOJ7PZAOfiLJPC2qQ/mO4+oMbvMuUKNj3
dYoZrI8nG0nNkozqkp0U6+g2nmTgkcDQj7WQKnlyRBwhMlMnw2azfOOm/yRvIxJ4pn6nZxH9f6iB
MnFmnlGE4B+1lxMhz28wSJvqDH0Oa8tbsClW2kA8FrzUWa6vHNPlo4R9cXAlKS3QvWr06VfUUD0C
K4yBCpPSTs12Vq4J3eH43HxAOHgqSDkM5cJ6CNwM+5vm/AHdp0bR9LbRL4eLCp1GKFOKnB4OYC7e
sLUdCh8CkpL8IjIikPuUI7SahPAD2Ey/3uQp6kCu5/C/IGyfPuaUyekCwEadzvMWmYpFXK1bCS74
zNWKHleM1b2aQAKKT/SiSJnTCGdGcWUw+ON6TCNB242Gjx6wIpXN2Qqjo+SVVvitTWQtNlvSe7AH
jhSVABOBqTA2/De93ra3Y1FuKnZpeTj9LyiaKl/knmsIMGVQJjpcl0IbV9/zooDykLj9u3PhePrx
yNfj2Arvu20jfa9lrk7W6KlPkVwSJ9HmfFVHMS+NBAyY8GOpr3DZDXKH4F3EKpm/2Jvvr+j56YL5
2J3/1SP0+cVqfjQ9crz+KguOPcix/ll/lbudjojimc5YRPZb7ch/uxd58aR0FR9veL7IoZIkcxHC
SVp6InbmaiV9wUjNqY8qvvFLt9b8DAJ0dveR0mAPHnCp3QZslZVZJy4Gw4SLdKH0aj5yhvMZgAHv
yAJPhC8l/ZNHanz4qW0Owid1xtRYCuzFeNtHJdGArHE5iSLcz265XxFxKqtNgW69QKE75gatbf9v
lP4DTrYhiLam7cDt0v3o6uLSd5HntD0+gRYE9RVWBcMBoQydQ3jn9kXEcvyDRZiRdLDFK4RaKqbI
kPWnBTfZQkdpRlBWA8+rFLH9mlLRl8VPFruhFUNVov98kyCrwBga4gIs6Ri7BhCpWaBictTEPE2T
VIge4JmGHhgLfgJEiUVPOsPlq+0J1i2j45QhMkn0jrVzN8Gff1nHz1z3t90pkiqh/CSD4SGGFZI4
EqK7zzvMEaoXDnuIJbUeJlIWNN9lae6TqwinzO1jQEiONbo0d4Nirx/XUsOXR//sNVjGg4Dy0J4j
cEVaXubHQjlhp/frYgg2yIbJ37xnb3ZTOX8hSfWuxqdkp1PKByb3C4p38xw1AwRSfB2SPtE2OWf8
alHXbDSRaJoM4yY0RbohX6UnImB5iK/Zv3+n7Ow9H280p7hSwkv1UtAtJ1h3yjxkU511Yj3ENg6h
/uxoUb6wM58T31N72WmX0CFo4GAy9WgZ+ajWDUnJrP4LFMDhPv2eEM0I9NEkdVLYSmW+JVt4jrE7
JE4ssfV/Q18fWPAcY33wSQ3/MNO55uWbcqDtkbDuQUOL1EB2hqMkj23Tikqotnh1TWmhLbdNX1qO
fPbOWO0owXZDEPIJXWct+RUoQOFJeW4kHia3zJpJqWVQvKHopVWbGNNB8tF2zyMXd8YUlZRI0JmQ
CvH7B2piLV+HciAS9cZSn4aO+A3rJO3toeGURKXUPof2oAPva8Qr+UydSAfHM02itp6GdVP0Rofb
jgPr9kKvrGDzrOeEO1dX+ms74/wDAAj/tXNp/R96Jdxs53BW8R8ygV6xd7lh8kppFyOj4CnfQvlF
0+AtCTR+Hyt7OurAPX3MJSJTz2ElpirhtjxSIrLbUenbcZosnscXKr1vhK30OUTqhj5MtoRjiwbB
T8Scq7Yl7/hYJyPrtXp0YQM9OXBsdFXpMD8oplrMsepPX0Lo9tkUOU+Fj6Ea+x1g4sjm9wwwt/7o
DLpyCzm/h7QXgyuubbeMycMchx2wuTyZ3m5SDKf/XvhQKYmGuHUWv7GVLOIMalkFe3wSXQTDggGZ
EpSGEnoyTXgL9XZ8qnb5yTKSSJpclvBAkdiKpy8z/4A4KFToH88S84Lzin+EHClMnEnJU38qYraa
9CoA82GlRFEjurHvZNwBrM3RCKk6AMKvXEjEMmBGNoY1KbhUe81Vu5bHfu/RTJ8fGXnE/si8PraI
CXFGX/WUm3rptzab+zLl0BcGDJVNOAJ5iV/h05C5UBlaRydpXcP+ttMf8RPlYR4t46Jn4VkLLs7w
Ui+kjjOu+P1XF+DnQ0Bxa543A6bAKYhf/Yi0Z0kUYJCMp0qIY+E2QzlNS9qI4QBVwxBhqYjeMnBu
JRlcXRDgfxBTQV+9qBn7BpZyoTUvzO8v7Td6al/L0oozr04XREhVUqONOl3BWJWLkJxEYAsFwj4A
zBP8OBJ5TNA6tRSliYnRKA4y0oLtzp3QVxecQot80aeyPKNLOKsoFBs4bhKo7s59nDAVSm3M+e1F
Vy1iPCOlkYa/bT9k645px80JhFJtS7ciCzV4v1tAQ9evBShzNsyVvfUnSo5Utu75pUTW7t53Gvg3
7jO+IZOsxjx4rjoelPzNLdakXln/HlE5Yqc8GxTY7oGB9UubthMqcTJlkEFCwYTfBhsMmSVhHijh
iEucjbhqFov5jQYQFeikkVwu9gbjs8VPepvDhh9exoqSxVJX3+W3b3ImdPXPOF/2WnLcp1Zs1bRc
JQH/LC9rs89K05NMWpxK7Ib/TGgmxDPDRP9KXPI0h0wuM7G/UIvm6k3cg8R4IOrq9bCpFBdgX/Re
dW4Lb38z35WAVCL7plyYJecr83DXX/cs5+ZYsvedFokEG9CiRNnzaSOJs9p9FAP731Fv3eQFkDDR
QkDjaC+1k7lAA02y9e0H+DRO2Fs+h0jnURxKJ9cp3bjUrYvfXEI+d4COPrg9dcYpZn7LSWSqSqhQ
eM37W3UVYugPq5cRCP63VGMBKXZM5jf7wNc0CWXAKsZac1zmu+2DqK0O/5sEt99SN0+tAE3aWRM3
TKUJm5vb9G0O+w1qluVttt6TrKFrVGEP1ypPnGhln2RZkVEo+ArGLCqlTT5r7xxoDxNHpd8+3Pds
3QlCmZ4uVgdJI5xqSxuu77is2okGRs3Za0kBWMIau+MsRZ27abcy3sRBGHrpg+rZk/fDbTlIn/qB
mvkUSklclA2dZ/6zgBwCX7ObeOIFYcFoDwwXbfZLa92G72X7F20lzx3E0qyaYwJVzGoGs50d5W0E
JvxZRftgRMdPf4BtEf5GmA+Ix0N3dA4/qw/uM9357N29dCD18j6hhyqLA/yB1H60bh/QUXapQe0W
L9L6BaFac3kFowYZ8r31LzJGwiAoM1mAvQZSPZYjeKzQcB2NAFKmbLv+IQ4LU9A9yLy0CbnhRwXI
04dRB+sF6+1W9vHLJnXjw9f/uxZwr6Ml1rjUmM7GDqto8XvSv+lstxGnnqFtsBFFmihDS9NH/Rhl
eyR8T69B6XM3V1UvvLrk/QvcOlitFtZD1cdBK7CG1qw1dbA1lJwX4Awoji2MKuX1WolYnK2hR6Ap
5BCQxdkkwe9VtNe4OaSvUAl7XjfCdkLGOSKShgJ6j2z1ySVoR1tiLhc3TgLNVhnT2zb5NFiZEw8e
6AyRm4gx6VzzVb6FoCaGMQ1mLVxAKJ+An5rTMUebf+qHMdM8zsCZVOnx+zoZkh7k9RCrQ7PNAKgB
9pu7T774dWfAFwtkEgpeREugkFt+M0+TSlNh/Jw2eQX6GnlUcWF/wjMCH7SSi3hVhRSgu5nW/a9x
UY6n1f9E4h5t+nN0nwEVyudnFRKWdVSX73hTLqY44/qRLRDNfYLxil62MTaL3dQL0eYbqGImqyhV
SzA1HPxSBsQPMrVENWEmkq/eSMId9z35j3A3OsCwqB05XzpoWvmSIuBcb9YCm4SfcqxuITamIr/0
wvIBuct/QBENGcRCjt72yAbEsYERn+7IwcyZ3BKlsuzg7z3hCXH9wSur/sccc5Lm0TPXlMJNTyhE
DIaesC+RsiWmpvOOAsY7rVt7xVAQtZwf3NF80eSKBHOG8p5jMQvXIbYnKxefrfsNl3zVE9rbdQOX
O40YY2oOTfimXS/5qkTevNkJt/SmkMvsvX/lEvMIOrNKYatdy9vAzxj9TtPsGv6PUfiDAYwfSAxF
U17U5yF2kXKexiUjWBplgTM6ug+SMP/AWRx04bEEixkQMADRCrYwXmxsz/X1hTwBc2/50L9R1LtI
PX4s7fhFHMYxbcjjlgB9jnEOzfPcb/mYmKDwDxZSitssUY4bOKw5qXQ7jsTJ2z09m1D4k1DBR5ni
5Ic48s1Kl0DyWLTHFpSHdinnNttn34CxUwVhl9vwxtFSm2WKcE1On6+yoH+ixESJrVjZFEeWlOt3
OWFMRgWBaNDQOmDq/rbhIk4Ruo/+kUoJEDq4rLJ1jd+R5FoulZSoIUCUhUL9vq7sx1DZKQqtEsVD
hIcSVYpv3pXxHLIpza7Qk9BLLa4Rsqljpbg5tRpoyvA8fHJ2mjEIF0wCtggBJv9ZhlkpfPvc6c2Z
uoN2N3RgcjB3Wv6B1HsLcjhzMgshn2muoH9U9LgIxbnn1yZVkt0tBQuSGcRf4tH0Axgbe4UIYuK3
psofYNPGYcaU55NMD2SJLDPKiVUx+lbkhJ4H8eGzSNxjQGzKmV1eR3d0eb+k3Y77qxnil87lkAw3
VFChFTT2dwpecukUn/LMtUp81KSavY72Qnig4ycRX7pgJ3jGE+5rSg0Bq6hfHEwvFWnS6UTORInS
6d0ojLZihseiB1Cnc0dG15Yf5ZKzmTaOIiSnJOoSap60+6blu1SmclzIWFST9ynxA3IYwQUTTUli
gAyM4S//0UX9Wxkq5RpMK9UIGcKdNC8Mb8G7Ag1fwYVJnwsvWdoP+oCjWsbnw3sus0eiIfOhHgz5
t19WFpBJSsNq1P2yRoISs1dOJrKxZd1jdNJDcS96ydsd+D6KYPOH8Hg28z8jpPL2z1lQ2XSE0tjl
j0HLbkHVoZ5KH2dhRrDZsSgKbovEiXma6mhoFLSy5KxckocQ32+bky01pawgrPAchDDP+NlfrxDd
CW++3nRoQJHJnSo6hN4eYpP7I/xcObBRwfDexQBsOHv8vWy5Lwa3+hefbY6QifWpu5j6z2pXcUiS
PvUO3AEq8fD09Gj28faG39sptr0xKT3G96vhNoh0bsuEzgEDY7LhRUzshr22NyFhjifwpBiUBbnX
4tJzgEW0/J4a/A4FYmqmzKbiMgM3TqiNfqLvIYwFmvTo0VCmsRdu17Uh1TmbBph8ljXL4HW5ZsFt
DWM1ks1KqKWcIg+2QVt3YPiNzVkOgdq5EEalVAMFfU+Zxak6MAMrql/utgoTT55a4ko69auZ/tvu
mxtp5DjxF3XVmhVx57RHzBEUCAIrLBWGugORej/VjnWEZLLUZiBMPiDYThPO6Lyti44SdDOZTbLT
S8Lm6Gt4mfSCmn5oJCi3Hy+Xxoww8W6Z3glGmu6VN+ZqDY+rgz+Ms0781KRgYXfuE8//Jc5FczE6
u9CBXHkxRVa6Lv+zpMNGE4diFyaxDnJ65s4Q2E/veIN4y4r6tr5GgdFwv4ws6cp7n0wFWaZC9E6I
uh2Jg/M5/9OaAPkzMr1PccFBkTUeK9F3fXo0gtg5iNmybv14+Tq2HRO1WwtnPZr+6NeClJhlDrn/
lC6EFwa3JWhd31kw15VzKtGXoXEgtoFHNDtLPpaBZ/ZYkKaWPcS5ZiFbdDNHFDOi71579F1nlDeT
XshBr84KbnErKYA3IXPSgOveRT4qJa0RD54pUR9SKCx/6aW9dxPm78PWeUDVGyv7EOb9U6KzpsPd
/q8DAk65N/FWJQ5AE655GE1MK1wf1kN9LJFuWHL1eYZ5yCBiRbp0bweqTcDkgfgQz4+5jRKF4dNs
eP+bQzdQpJwRyCBq8fATT1SJ99iyqiNpRcUSM5qwdzQM9cm6UqtNHUo98tJdU4UppM19o6Qq+tXH
rVxDizcosHdLYS97yZIe35kQ+Yyv9/zb4WA00XSBzbLuP8yhfzlDVa0DRHbS6GqRYVP2gVO9uHrF
LlTovR7XTBlEZE9RKkJkkYwZW7RXMYKBPU81xmnqHf1MEyrlgviFux/0Q1fWcO4/gpisvqA35eW2
L0B7ls6a2ldxx5DTWTvzIHVKOYLQb9YfYcfPDmnxOLKkA1zNxHk2rFy/fHFjkruN16IK9l1ptXB0
j3AWgnirbCnfDRQC06Q23C33Sz7xha/DXFRI5vzfGVnU/6Xgy3ar1tEr0MpTe+HjAqYuERYnex+S
K4wiEBWkta3vyTEiF8o6qD5qUG5/mQIC6L7K5gqpWUgsNVRHK2Xpfmyg+SsdOp2lHRZJq2MLf0yS
CPsyTIwWIryByKVkbXnKCbNG5Eh4pmWWIQJuBvFVBQMQjg2+Fp+4dd1DPPioFm1SFbqkJbXfwMjf
V7rVohItNAjpN/N2QNumBlbi9ecfQvZng6aG8W7QG9jNuB7s61s5q+TH3nGDJEOWp/Xjq+sUAt4J
xbkLh3L8c32opIAVXGfZVteR0v8DrLtSMcfnWG61DdFJne7oWXoemlxubc8jRfkFRShtyTz55mYq
pQhMrzkMpoiaBHzuAf2j5LEgetmPGamUyXNUb1IXQsTxbm/htdp1MCSEh43m/E0q3mXugWAoX7B5
iFt5Zkbff77M1F8ZiReTm2a+wXCDCTLEOWt6wAWsUm7pearwt+zR5ed52NcFYbAwcM7Wm+7Mg0Qd
p1YLbdOkE9d6f4ffWvbqPI8GrmtsO1vDyBhlOLTkQPfPiWTnnRweFS7iz7bK1uxcOlmxFP1aLQqq
jd0/sNcMMjlu6MEgGKonprApPYY2I+NmPiaP0sgXSHpFXooZH7kxQJo7J9zohzB198G5CvCn1Fg9
Hy6o2MQJEQfKMJx2RwlKmaNQgfJjDUF9DgZlQS5k+14oIGvlf0n4WQVr7m/+g8e4m6Gj9jiRVJuU
wLXl8goCZzu7HBiyrq+SX4p1KU3pDAx3GlsD/rimhffEgm8Yk/eGFOPcSV3ALSPz4d30z/pBhl1W
ZO/s0EfFyhCAPXc2onbZWG6nHuspeY67j68/qsA8WUBuKqyNnUuIQOhPHtsmAPsP1TTb4tp4C9Jb
V302NKg1wcC40DW0oNB04IbZx8mrvnTLZ5/KAYJOwEPbfLQ930yMtvrUdJoofVHkySUGQD7JCAXx
XJiW123tWA48NZ8yGxkOu3sGbimW8BMzInUjRSBr8NDA3dGcF7Ce1R7AKVE/83mbN7dG45nqrdHC
h3WSKdqKNcQW5XHskop1xAWoSFAABuNe2buk3IMnPtkaceRAGSnxhgTbG2yb9PJfGpoEe8g+9Rjl
SpF4EEGU6u0aSe/LGJssbTfwxrvNkSU/Au2ZT4BeeYqNxEWWilMVfi4gs0U2w3GU+/WxW56qunnH
PowTgfHCqJUtqveHuthSYl5476wXTU21udOJTkTSSlO39MJL2IzxWLmsqbd6kj2nOEDxPptb0Z6Z
AzxFCQ07+ZF9m74BkAML/KYrTJnWKpktJ0jVuLeEqnCsNORr1a15KHTzurYocx1bZq2obr5B+zFd
aS0yiNWAqvK1139vv1t6WEq7PPTnSl7YGgfphkD92OFA+3NBS1Kjp+T0iq+WvpW06FMHFTbnSBfb
gVvVQrrLBap9ngzMz8ud0Zkm2th3HwKHgCdXRCYqTiEGHLC0uV7nKvoOEhqE6lzlVq9E9PR+mf4J
cwc6muBLjSV6NJ/j8EcJBcgmTQT0cydPLdl+FTEE+M8icf2nNo/PAdT5k9mdjsswHzxgsxxxphRU
D3KsUT8l5UBbR3irnbtY09AuC4DlJxzE801tnyQjrpTB3wYItsqV9M019WtDFIF2LB5C1joRgZOn
VFdyhDEABi4GaJaR46KdXUFUKyHHZPGkooRYDy+K3Rx+pXllRBgWbofu26TWYEFyl2vrSrwoYpED
5bjHRJyzA68lKDxqMSirrIf5YLk6ekZ0o7Q20TFXrr+6h5EgEaCoCTRiqhZMR3fVX7vAHaVMK33V
5q2SJaPb80P0aF+v7oslN0fSYOdndUQz8a6AFiuOOVSynz4TjFzAWohqSXD8EINrzaxhp0MJ55VA
G0jfFw5xCDqy3gCA4756ejNEvAB5BKgs/+XlOCSxxMCOmCFVH+/7QRC2WDwRCM1S5x4O6iZ3gsvd
1ULrhQreai649UjOQVR8tpz+amKeoHecRQEMzBqg+wob+NVHpgUCKGf3giSbXH44yjbEKafR1zY5
GOgZ1dJsx5fsXYsKnY5Xc4pPmc9/jUIGgjXKhxmMyan6MaoGL2xsRrPDqvguaOdvGZadNPtrNmFH
hFOSoiCSGimsxPA8p455qhNn1K7tBj6fhpW/9CxCtyxDaQphldc63IAv5cnLFfJmIX4J3fl0YOZb
qYvOejJgGl8s2vV6l3MuOwffAoHNC8ABqwAsWBhWT175ZbRmgNtNa33RXpOg67kq7M8p+GgmJRJu
7oMIMleN0y8UIXJl/SpuQ/BTAXan6v6HHbO4A4c2L5zIOOButHQIR/QXw64OWsrVokumkfTVenzn
73rUDwjfqFkROBIpccxnX4CUe5+gx3KzwmQbG5hDXNI4fuqC3mzyN92BIkRa1PAGAGpksSnfWyXh
Kkf8YFYzmJJjaaZOx1zWfzOH0sCLhyHQgmEzYbv7kS/zXIXqgFxtL+TpeqC6uGfHui2sQ5tD5okY
eM3MGnC3PbtnQV4e4NhMapI82STIV97FSv5OBT5R7lVdbAVPMhspJqVly0j5tv2ZWZVFarXcx5bx
u0shiMozM6N/Ya2bzZwG+HmLxLqaxw0H8Yi1htCZlluzxDUBTc3f7f0O9yjxUfa4ka4gwVyDEATd
WMe5QUl5LHtHRWUfbiKolq2VmeP8eWQmwKafKsbuoWIUB4UBVmi8UYFXS6C3ECkk/ac7nHWXPnkK
uCJpyO3AANnbwoX3j3PsofmjHFZVShqn+Q4FmovnP9k9W6P81WoiZrgD8CmkK8smeQF+3kUo3tuL
y4KF3YxRXDzR8RoeywjjJqgs4o7Xzxqtowz5wJXwPerID2982SjjV9mi5qxU3xbA5vVOvcriyw85
iDbTv/6Ohe6dDC4Em3tqFE7IAHDymBggydJXhQkIg0b9rOgL4Q6//N/z2dZmlejv2M/l59IrXNFO
UTX+pVWsCLMkkjuUitYCzV9plIsmvDAcxlYIYYs43YDKZp91Lmprg4MtCpvYX0gPthWyxf16we5Q
qZBrkK5Gp+y/btABKRYdg6QHddlLzfvbGTXFFS6/7Eprvb7mimbh7WBQqJoPSmnIPoKfSOtoRuN0
7WaiVTWYIWWYujwzQbIRA2aTc4j7eat9wuGmu52Vnn/RhAqh6DrX4OLyTgpb3Uv2YJQtiSvEnCY3
aqqlq2pM5rZFLuzJy/ojEjoN3KBZjmzXo78WNGrZjmNHjCyl/5t1IB+2K3KGVCT8l4AUuksorTdf
9dgPjXamtQBqg7j4TqYP9asUzxX+DIcmclXPKX6tiY96BMPV2BwKI+FQ7KV/PqQWLqloQ/sPTXPg
OsMArHPz5WqrEc5aF4ni6rKdwSrQRWH/bDkvxqIBof2jDyjgoMhbz6XyrQQmHRZoieLCnKvWaGDK
Mzp2+4wlOaY8HX/9d4ZXzs9U8sA/UaxDkV+Ns7iSQtOav8sbI8YmQEo4JbJh+RyFmbd9ymk4zXgN
m/U80egEUyHoyDDlreKs7gwX18HaCBD5+9CXAl2rjNr/kkixos5VvOalqNGdsEHXFO2T7nzxYL7t
Z8tgXSCaglzt267f8P5vNmJn8XGzgy2yJgNQ0Z/TdYjuMRcWGBrkK4XqfGkU2YjzIV7TbONCPeTI
OnzpgmlhvS+wj/jFtnyDl8E94DXSBHhKdAAdEMeArlACA/yY9rVPqJEhsYeAJ1VriD+naYlZLpMh
aYyuUb4Z2e1KK5Ns1DeCg9vJ69Giv39Lbh/8YHuztvQmDknynXkRPm7tInaAjAZGqhzCJ5HlAQs/
pHfNv2XmhZkraFUkli01DT2uABhAkRvmbFCaVdLJF/DCJH9kUq4FlZW+W8Hv54Qwn1bBZyTsndea
qda220OE6S0Ir/pVrJYcl28XDLei9veW4FGlXoeR4KJCk1cUW7DV8pDbwyf0ESBXldRxTXSWhZ7Q
8i0F/PRaT5MDaFM7vtZT3ndCLyubt83+zaARVX8T1QxU58wK6QvVPxZvhG1idXCyhKMFfS9HIXJB
Tkz86Z4dCOkWSo/67CZFvqdDEIUVOSLXyBWo7872q49wgE/GZKWsFIFZgOm50iA1SEr2P+EgMPTG
TJNFX+X2hVcr3QQNWCX7W2iRSyNbWC8yzNLXmlKYmBcZ4Ji24HfeGVFKkMsRuOz9WywZFbGsy0Lw
Hvfo1dY2069JuT6hCX27W+fAHk7ZGSrfu6BJKxA+E5qTyMnp5ZDLJqQW8gmE7yo3xYCTPJgtWI/E
ki59W2qr2D55mLtCXCDI07shwrtS53TuDpD3mOP0Ok98OJssrHzC6++uWZsOa+Divt1SZcfntMuJ
3Elab0jEUKhXKIcsUpIxEtzbTRINMZ/yoqRpaj4wxAKJ3IUIARduC/GbsEkEWNqIE8Ge1lL1dKDM
XTsjAKnemqP0i8JAXjXh9OWg3s01XuTjFnlVFBgvhQNILsO1DTpJgeEIgq0eUc+IlfRsEecSwNVm
JVycIqnvshc90ZNbeIPMC3zwv0kStnY7XMH/XUnUwXml4yYDy8X/Va8Fw10SSGsbo/PEAKNm1vpM
8SVJuPaosO4IF62ZQ5auurvn8ivYIOz5FEQQy5aeum97jrVkNpEG8eDgQtlxd/DSwMS/1hUtYTor
oDgSUXjqifF0SKYI0SOu8oQFCWugLGQrEUAWLEzwHfJE95E5AYEysBlXinrvQfjCGbyf0zqciz5s
KJ/JjCTNQGiqtcDHF4M62ZxuFFhTwYwCEbpfrA4NwMFi0eGTBZIMyzt9Ihb+VMK5/LXrcySAzcBo
lDAxXLmbW0+gBuKVKl2iuPHMzVVjmixH/F6DTy5J285NgqcLYscbg6t+B3rOiov3xfB3rsoyYire
FZ8GOEFCId7TPgvCNlZyQEqEiBW0aaEHxz/iE0goAqlb58r0TS/VVKXtOd1HurcAkXlHoXFkqf7g
lof1i1MMSMIthwfR4V6k9MecgUuLj3HUCDMgvhynNdYviFUd8Ka/YhHD6xPZiKkOzQsiCZjxE+h0
pfbg69D+mXJy+Tu2z5c/TIjBPeTKSI3o3gDejdJo1jjFnqKmUa85GUM92jBv3gCg9fFZQovv/ouw
INtPhDrYrTexIAEKWUwN3Wmva0uH3pjggf6BrNc5bqBKm8E18e6anmMwYFUTNImt/bMGrr6Sy5q+
lGMIe5rFCRXa90VU6x9AQy8F+JDgQ17sqjXFkF0YWOh4WwlR6eiVxncXq4wdJcgsNWmzEApP7cS2
LiKiKHDjL2YoIn0aX776vhEzmAiUD/7IYVeS2s9DlsvSb85qcsuOYT8ibz1sl3MZX2j38hCm3cUT
8DlkpZCStIeAgWPHQPBzOnrC5pG8KLTqrD7iGeJ1w++MSXOezapKFKsILHQi0aPwU7cLrNZmj51D
qWguOYS8Y+1MJhgnHOPFOBIxZd9wUHWlGFDLiTiL6bFpGa5U7WmAOtSql49s7K8InSzaFrmtN9cp
JfwK8fvkwPOJxNSDTyi+vNbr5bX/9Lao3TrM7pZAJ9GwSAVO5zUpGEKUHUa7Au5U07f8kzTOwnFa
gwiGIExdQY3RoYpOajWEjbxNhd7QyrHmJTa/X4CIqe7wBH9SO+rTjsxNBJ4Vbk/Bsf/4dXAMWwps
xDhRRaGSZXtha4V2u1BHLEcLjHcOkaOq50xBQtoWCjHMgSqZ72pUuv8u/8vE7IyaQGD3yW53WWAT
gpd1wDA5dOdpoUYyilW8gHBn9V1a/93/f3Vi8XNT8hzI20TAqTmbg1CAU+MOMkcUGOup0MJPe2gr
YFYS021DJ4juP46L9TrZ1Oe0f1T4oMfeYzqdSR3cSof+RgtvoD9W4clBWDnEfbIEHuFHNxWn2TP3
7h6wNHz6dXvyjaWq2a9Eofw/NgSm13czCybFnEKGpz2QT0sY59G5EUrkW5nLT/Tv8+77IYbknt2O
gIafqwil2n/0eujeos451V4Vsj0TQEiZ0U5MeTmMmMPMQPbJd8FMgvxCCBb5t50nxG7zyeLi/hH6
+sSmiyKGR6acfVZgqioD+qq0Gf6ObYdwbQIbDd2ZEy6y+GunJ6bscGqBTPRw7vwUrwqK8ohnLgK5
HN/gv/CGogsJz7NB6a11mfn6k1B+R7Oyd2xJ6SQTc/y14R8z97DXzSHqzlbLv0MSZLAL88778/pN
bLTMfNhy1fyGFLrWJ/u9tjWP1+j7LjcB1gpVVLV17mghJsoaUmnLFJb41pmYIBaYu27PtlHio75X
lWHabgAU2LTim2/657WcqIiGB85+6wNqOavxxBYIq0Ewpr8IfpsAlgZ+is6+t+/LQpxEtAvWpb1X
RGH1kyT2umvYPo51lrVlx9w9FSB7zB4pzM0MlyeYGuVmZsxmso19retXNKfYfYy+fPz/p36mhf9M
eWrevy72Suv0FkOx6j2gtJlf8cbiiQOuTEBXiy/iZrVU8cRAAeInQJikLf5hHmebVzsBz3gcl6Cy
1jKumPag3+rysRP7zFuR8ecxlT9PHM3OTwKFBiXDQygocIeI5Xxw6phDuUgsPoEsSzPInGLd+2h7
mS4KDekS2QyGZh86U4i+R90FBJsUPmaA+7CzxCepZqNRQspISn/i8OS9eliZ/ASpo/QUFFeycBni
nK7sTpXpsEo78yxO67DCdGImfJkrUiuJGCYdAN2Zr2P/eaZFLHlNdoeuJMzApsVW24NWrY7VZLL6
thtjeAi6zdwOEAKxU/o8HhEsRHn4YXzrrTj9YnM5IdGp9xc2mZO4YtdzezkNqwrWZ3HMl9oZz4jY
tYYSUexTvhtHPn8GeqA7QDF8j5qbQjTx1/GAyNiQTiktLpVS/xI4/FOxowEXMOGVcFDScVWKhg4e
cRXb4arph+2vJGzJooJ4StDtU11t+PMhR0af4fQPFpwQvJmTUsrXk2GOBpSP3PZwVX5U0itQEu0K
58MN0N3MX3USicVM9+urgF8xYlDdokUvC1cYNRr3UpFXT1FeVYm+M/lN6QOC40DdhLRe3gG0/x2m
Hi3qWz8a9XDcYMFgM5gAfDcG3DJRpqV5rIRA06yg8tl1+ij4YryRAZJcgBtTmAhsn1lvjXfOzF3F
6Cd7bvuzkjioEK5fZTJizlri+mMwu6z1t/w3agqSSEeasEdEpkbTdloZhTUroNqZVbduwreee+0L
/9SuxtItySsBLHBWfqYIG0m5A1Kuwx7Ctm/OLfW8EQ6N07khcFy3QlyBXeYooHPF1zEb4f4NUiZg
B4u9Cp/0RyZqJY3v11BBIYmH1p6O/2O4ENGZpfrGIpIQp9hnAiB7FkIYY58yAbomX5M4WhMkCiKD
xy/CSs3qYj5Q6GPn4Wuy/QruAki5kxgN7ENkj/GHiZptVuF6psyQjO2Y35jwS6e1v012O8G0q+zz
bx+Z7LxxU19YIWwbTcBjTdmcJjNKQVv6UL0GOeCPxT4WP0iGfEU5BVD57hAgKDecqraK3cfxKdf4
BKjlNDMUuhlYF1/ybmndzsT6IaYP1RJrXt68EnOw8v9vCeEvFKf1Z8vr/0qY935oUgGPMboCr1eH
fO45WRy45ABSyZ1c6Ch/KMLBDpCZ9y+nUHYhlTyo1eg/FGtXZsqEaes5T1XtUOeE2dF/RCynTBTF
xV8ajeWLYQGuqycPTx9p0Q7iDyjF5PpnDrqF1FK0gIsMacBIXao0xlA05PTHjurQHJGCJdz6pu0i
66PKIAlc7xiROLZ0tXi9etishmoRQ53Yqju9BBM6yD6TE7sEyAnNc6TvATwB2HG9f/v0MXFPm0/m
UUATUBxLvQjEExl6K+Tzej70SJYGWpytwMhpfTeQJK/3brDnOVAcJlhOmC9CKdGZLjjBiIeU2D5f
Dp5Ky8+dzsPCwGh4s6INv3nwn5rKBBq54gD6Q8e4A8hJadC21WPap/SiPGJYNKw/Gscy9DrNId8i
4EWui8zO5v0EnCki3gOphI4YF6rNw9crltkEgnI0YTMyoeJB9IFaG51KnbEpzVNs77Fo0xvjQYj9
4Oh3rsf+C6/enUYOmOH+M3mPwxXroTdh2OF7UKQNJibQeOn4Pmy34iQHQEh03py44cbA/NO72SrF
ecfzpPcqyOU4tFmXCXMO3h7KXVQYVqXc04DPNWP3N4rHf4Urm1cL14NtR7ds9JjnQMrr1YQ5/oKq
6DVZKs//wJb+6wtlIkMH+u3DRFwIsEA7Uci42PlLUu82DfpMOx31bEgmn3+VL2odQxtuENLJYx4O
vG1978sIuMwnTS25mClExnWpSBknvcjqolTSCFsSnXtx/2ujKVf4OoVsTI+uGw4wmcNaAAvvzap9
p+wmzaCTznaGt20t0jWQS/a5WQ5udOrE40xqo140fYNWCtvNYlQg8L8WkCwvWYLmxMjntImRCWtM
2GOlphzmdowXXooeao9FqwneLp8wmYFjRa7TVsunMqPhkMe3NKp7kfe04r7Htww0ycGydpjDX8jO
XGbg9UytthE++X55A2s54ZricjlPeRmrxF6LsAFQYPq6zNa0v+YCt3ZlrMhsedQbQwG4yk6vWBsS
H1yDht65XLa+xgHLiA+FqkTS1G+Ru/4fCemBeDEhSx91DxoiLeFU2fr6UFXhf+e8w+ThxmhDR+mu
IPwKHDpkfUnz5l/mG3MmDfGqJFXGxD3KNE1spqhwV7yl5SgSbLxc19Zh4PzcqeWKaPTRDyW4PMk+
QNzN7KIpdv5c5uFv/pQPXFDEPPLJYc2/agaGQHtya+/9zOaDYalv8158veV2Dob+rn7SxlJUH5F4
e2vbsYCrrhf3POPahMUaGDPLNLjinp6Ech4Cl4E86/Edfp7XmlXDwfEHyjBNbnrqRdjiROIGrBMH
6nWgVOs4nwfl0OaKILlRRmzH6a8tadAzoG7tollk5rWCM0tA7OSp9MImNBSwS/ANvU1p8CtPDCX7
eua4X09NJnWrlcKOxm3aIYoHkw+wKr7NR0e97sjLpF7WNcWxTYZ9GfopvM3oC2Ooxf/ZW44OY8t2
JTK40r0w4o3ZrUaBGjvo7hf9fqeAFBOKHAJYKKq4hnVXZn5w9HtJJ0nh6/Y1fic0hEdJir4U0Nz7
hcS+pqQD50wH2ZGWpwB7HyK64ydiJz6YheyHcfkfTSF+RfEeJu2r/IfFMd0IoggqNj1lGvWv2qhf
8YwiYDM+BrOm4QbfQeDfIGkxs2OuHKeRi97N8kHBKjs4BArM42UqAuHp1E2U8khIrqkB3DMDGEgd
xs1BJOeSAUw/DTQ4QcrIOEHeoMaqkxBqyG50MrHGv4gpZrtnl04eBOo29sEF/TgcwmgXaS0Rkl2h
PQChj2wcywT/mkazKVZIMVD45BMKU7qXF29Mjxjp5LmABHSCyPF9h45+7PmTaDxB9Mrh1usapdu7
OlpH2sILKgdO2D0ymvatOaqzE9XCQHN5D0W0Gc4ULSct/xbk5D03L/l5rmWuBSJnrrEx5r2oJiAd
Lr4xNPMjeyNlptnK4hfks2q8WQYubh+36sv0vWjgHJDDWSaTZF0KnQUjpbatfTLl6qQ7+7Zkulmf
l7qCfoBl2PTF00oQBbKm1c7eF8z9v2kKlfgrxPJ05zE/Ks3P7ZXwNp4j3DuRLZ5nE1YFwKMny6pz
JqwDQXh5H4uiHeKSJTCJqgfe9YH8D2/thFUpW0xBooEtsEy4ayo2bG5MBxTfvppVCMuOyza2kOXz
GL6zRfpV/eXV20iFGDVdSxeIv3HF9INLBmL1Q+HvNt6hmHABycOFzQA64DuIoXBsweaqRC3kI+cq
Pa2JN/XdKWPaF37hma+pW2vFTav5SvUQa3Lk9hKeReJqAdKgE15RIUGJcjt5PMY1w3n4guJHqmN8
FHmb5h2hhxQaB9ZNh6KYRX1oLcTmRqcS5PGSQJMHHHm9AFbF0vUHnzG6b4hjjsSjbpWguQzlGqy/
Het8J/zG21TzfJra2vKfKfuwT7Rbx1+OT8TIesxBNpho+ky2zrFqBRt18vpP+zuWoztgibiKYEyX
yGe8IzDF5eE7dfuSCAYHMm670aTfm3djJCU27p6s8KFq9GA0B2Pg9/WMK6+zkh7rvd2KfzdaCFIQ
gIRxUy/mu+J+/nW7SakevnbA2YRPFEe/LONl53LjYTLPhw6+rubEfpRD82xA+qcRUSDh0btfBmi9
qf6UCskbmqQuHnG8DEwTBbDRIePSczQol3gpeZigbjDRdCTg1rEF5TrjCmB9U77aShAD/neYoWfM
WuUcVCJ2CR5SZoLZWr6X8bRs9TXTPUvfzQOBDKG6LnnOHgpwW9MZVoOWCz2nNiXsoEHC0m5NRZYi
eEuRAHTWkgQZKSvkSZkjGVyNHRBDNLnL7dwE1nKapwgLxjJXx9mHkJl78vgCfpxwpBPEm7RpBORz
LJImG4mByFZJBSHaVFV61xcbACNzZow6G1OYc42qQ+YLTBdOpZljnvavstlHFwC7OguH0J8/lnAE
xRpmCQNteVQ1r+oWe8qI7svgQvY4R42/g8zc018RY54rMnyVVGA9mZhhNX/OK92j4uESIJmRypC3
fddWWaXqdve7QzlDCngJuMUDCBvNRjRmZAJrpPD3hF+EGRSyQcpRIvOYqETDYs0QgrdTEnbMklmg
oh0eI9yg6PZRwHE5/l4oEPHXH8cknvAmaPKIs/rZt8RT6I7ZKT6hFkoyECGiJznUWus0QUppFN4Q
2tKp0H9iIRH04W1nseJMrnNt4a6bMhvgPskUZsPeAjrkuh6sNOO87uOLe/leTkudLr0zgcYjShfx
LMw+27J1BMmMz81Jc7pPXugnGr0xUZ7ThJdmkvdrA+OU5/y1lBYk5yjs+vN+kgXtVprzRpsSkQ/S
X9GsIVZSsEGxRXQWxVVrAOpKCnPQJ12fYgxcgHQOZTE2he3yz42vnydZcivzG6S04Nrn1YqSgqRB
D8NOvMMjUr9lBpUHjzX5z6as+DwEuBN2qyBkCWeXB1V3KRlDiTjFSxWOu8UADLX4XocS3pRBHQPj
nAbj0dNa5NrUDbEgah3YkSNdjFLrrfiL1qhDGueuVuIQ2Dj7fQyQ4PhB2VjVjnQ+CHMG22e0r3W1
tVgekx3HP5+IIQnkRBQnnQLVPd+5uol8rpnZy6tMRTTDTjDMeSQR/mGv/8eckia2hIrN3wpZHRgT
wqTPgZ/S8oOMbNo06RFJ5zm7VeRF6Q+BP+KiGkk8ig2rqZNKp5ldYUKIWp9D1lHP+1/RylEVcd0I
0TqKOUIBt9dB17RlnaRzqwXvQoLBRTzQ+yy7TLA0SARqszqg1x/L6TYT2b1qlaUfDmzRisero6SH
l+K4HJu/TfsWw5vEijWiJBCdVM7YUcNrimavUHBeexgUIHedoFdIZmqZrNx7JJaPdEuUWy6ZDEJb
ehhcuQ2gVs/caMY7TVLDir6Y3ffzoJiSmuUDdMyWCvDAkSFhXcyu/e8zT0BMxbCGLU/ifaSbZa2r
75znxthwEnusc9IvBON57IgeDG1UcEXLOR1GMYYtog+/xss9I812rYaTzdYaCGWbeST2GrJfmjjI
iZZCbbLtFGwAgVnJ6ggqyaIwUi/5uCmBJtSlO2WXvMKUL8ITQyhRMsrWt6inX3idvx+LdB51Oc3t
PNR9GLcTG+gYuPlBxtR2sWW3ZWgXII7m6s/2pbA+RMJlTcOYPMmXy3fFMJwB6fPGHklHucwFg/aY
Qv9L1hpE8z+ksMQpszFs4JclE+9YhVpKodEjTtG18bPwKe52SvcPM5GZ4dAXwucTmhbm5wh3qm24
F8pE4Sl4ww1WmJ/5rML/bwYDpeY72Ye5vHAz8CARF49Sh1DH5hwB7hDT59BhOeWuhIFnSVRoBgX0
oSuMrGaIEXfxdaTRwkxSu1B8Jsu2/FUaAlkezcubKqyJG0w+WQipwDEsVh3CMYiC5TXYUHyPKPwU
W2aGAHxzBEXW+I8WdbEF+aAmMggaoisuQTnWqsEaKVjwQdUwOd1RRYHcUXqR8SaOvN6XvwB6spmd
oA+RoMxeE6IjXyUiw3WxR1iy7uqTHjMcYgm0UN+gRMCzkc653H3fSQULCI+JaZRAJmHVWloGjBSX
hXlq/qhWNwy8Bz4IuTdW0JdhGD1VUPKH1ogu503GJ/JvM56Bg6YCyy2emw3jAE80E3Yiw9riJgUg
pYYm8lVA85dA0SdRQZwc9R1rtl3RieI8a9+QjsWvHaCeOBGJ+pZtJBgPgf0yX+lVd3nsfiH28PmJ
topCL/B4sKoUZOZUWJTR76RqzRIB0KMyQnO17/7uLaD6N0YlTQr2PpoFrhlFQz6YIqLaOA2WuC7L
PpUEIygEC5q3PquVQn50iqHLbKdcfu7LmebTHEOYLtY3Wukbp4apOLYRtvhwxzH0R8yhtU96OW4I
G1szlMBotfOkdfZ7EMlTl6lFhkvSVx6HjsYPF3LTQ8ONBZyl2YgRm6I+gGuuU4yBlT0KbRFdzx8M
zO/cCr2IM/hRpMvV8ClmeXVMhBGaoelkJ9Oy+xhemzx7xxxIwW+CjaA3S1MqSw+4PXuMVCu5KAgB
VbMmm3MsDGRYJwN02UmdM5zqNGa4/GVsEf1SOpJSbuyVFSvzkAgRnIAZLNHx2y4pki+s0YBqh9sc
H/YSNIgAm3jdFWEZ/VRNdfiBre1KTevpcY12i0l8sY1JRC8XhqyYUAR5hj7Y/Cr6u7l6BPHflWX9
RL3/OT5LCVCrfkOAzlYThC06SqYKI8qtWRPiGumnNm7ejw153JRdUOeOEPDPmS0DRkxjml2/NTXW
wq9Mja/qYVKxUX9az4dtQaI02XqVgOe5Z/xcOj5D+jxeiaSuFAfqhWovaf5ceCn3k3T09flXyB/5
UV44Ibk0fdYmZ6/jSl1S+dz1ktr1yOBfEI4z3f4XYNKNYhJP4TXRLA/fCuGcA5v/qBR4GfMpba9h
X/OT/hNUxq2HzxfyzZtBjzGaUEm7yriKljc6cl4yFX6xo51z8TcAnOrgIdgTPbReDw1gZMhEjXhL
vywzJd8OKsr2k9b+vAM9A3ndWxRcp3bHXGrVcUPbMOCacKsV3dI4XKakDu/KxSe4g2DFIrdt69f9
6VECmir06X5IGMsuTDERG8JyNkijcn+fJHbyNYCSf0o7OATHVxxoadlGUzLOaAsbZgRtFUDU4QQf
ibZgQwslp2maYmOwkGeZKy13+0tNPl1tft5LKDCqSqvgHr7IOpYDcZsJJskl2KfOPBl/Zl+kh6Mc
JY1Np0BbiChnSTNAWbqSUK/rzs2G6XwYDcvTyRjHDIr9HQxC9PNK9ogetuLTCI7xu1/gIZyC6bas
tk1lMnt8hrqQR1maRDXa5A6pnb2956Pj695LwVLM0s3nY5r6dXim/uobgLEOmlBd7zd9T7yWfFZ9
peoAp+7X64PCimE3MoleJ2ys4Pl+H7CGcDGfa0C9gjfgP24CSus0s218bAAU0eg+B6JPG8CMWjQV
ztgwzpujpYh24IkPgroVyFJXaPYjs6XQJMtaywsRjH3eEcVkZaKzllinWAJHQA4pqCRIEJQkLIaq
L0VchpVUEXJuVk2EMwdMUpKODTg+MpjstLGWmPJbXYEbakimfwc6hFcrB9OrukflQhSmBbe/fu8a
rzqqlR6eO0oIJpLg5nIdtCObIya0R2shHHDyE9cAWZ4LhYdAFPZ90QCFZ72mmpKdjOy9LBX6jqtQ
rTlR29frOxr5Duy6FVbT6cYq6oFThZT9otSXeUVRVY9dmWEIfJzh9C9bAmqcHO4kGrMwJ6DxfI15
kQ2/XHEgU8WTQWvslHl/05QpmgEaxMEPMGXDttnTI/yri5McJuk1WIfbfHg2Kkvnz8ysPoPGnTkl
mEmIkMoed97BJ2HxUsEFQdQjpdcmoMYko1ZiUmQYTDyDoqqXIFVtkeREUVAPp8mh9NQ1yhph04Wr
ZS5ltG8UGIIj75NkUA4sM5psTzaIRz95Yp1GFIRZFQ/kZCAmFvFQHcSIiCaLnJZ4XroAPZjyCeKh
bNQGyUatAz8oZZgyVQ5ocDMnfJ1TwvG4eLlRAHH/nhBPBIHSqDwwzBzeM1j/8efI7SemheDnTKW8
p2r8R+1D7xOoYxCsQriMvz1/iWyoHneU0FGlzOdk+xW7M2p8jWnI0Fk1oeL43rqae4nFTn9Z8mvX
O3Hns55JtITHpm4qDxhR0NYDzvJvC1lsFOszBes802lP2iwDcHKpVYT9AihhWqUq2+WgWhA9fQCv
3SSZyZiJHn7MXk1SU3KAuuSm06RvHBh8A6C7JilpaJ8mBJJWKDfGc7BTaW5P5Qk3unb0iVBM37GG
qmmVZZm5GDqtcq1X4D6aTyjtxfU/QcAiN4Il2Th83uJlBfghCv3ef0yQfPBu4wuV/uIA+nLYxjyk
JOQsbuqfDbbHRJr/aMC+dARazdcvg2PKwzKuNl/o5l2lKB+qG4c9wE5TCAjinmsq90BPPxcfbQsW
J5l1HV53QGVhGp+7RXOIGiml2D3KpocH4Ylzkg3/Vi120+cg/ey5WBl4yAhhI9rZ2CrCL7Ml5jAn
UtcXaMSiqbA+XPpI4TiTAR8DHr+FxqOWrught5G/PV7WRlM8w0FB1WIrvz18FTyiP7/ud7SbuCO8
HqLsOte5HT/JB+qq3IeQoJGZ0gZCmYFtDYiEoCn33ROeGzmKF/xiJcNQoLQ9n4fyCij0ZO6Szzd3
bDhHxg+ecUEEiWvss6OsTmp2eEQvQT2dtUatKJ4qWyDdyv2QzmQKTcswKd/2Ho/AUb6qQKia4Kso
itHrZW8cGXlvFN8LYs25a/jVsF/oJq1fDhdSzbplV3bOT/3+vCIhmwQWTj7/hgXY3vw5EFHRdM+K
J6FXS6jz0umWIj1rUDLlFAixMS3++nKZGaTgeYI2dUnIBw2lKOaiuPpEhJ8Vc13cF942BDRCUuVR
K+L+FiSjlifJx4RyPORvo+v48gYxkvIRXZ4wy/tafyFYfObmopkN76csamzZC0rLgLeB+O3U7PPw
geZ0rXl4ZbiIfOI4biZPpQPGiA53GKv5wPW4y8ClzxAsIAOXF3OA0kBoIYApFe52SzaMTp1MCns1
qDWyGGH93sLMOz6zNBNZ4n+6/q19eqk6DSegB4AezXgBTLN+YyODJTfZARGiGsDIw7IAsWWLQ18+
wKoUehAg9RgjLzxrgkE7cWue6jNGmbYEAdxVBKai+izqsvdHytiW79VjQY37I6SQNDQmFYZGr0ZB
cyB7ZM1Z1BDx8EDeA26+fW9RuivexnarSMfm17h+zQ76Wy4rUbe3oq5oigM/nBWgqefCwZIDGNmZ
SHF0iXVN8wVz6Bq8ks6TD0LJ4jo+7bcWJSe1HxIAdhoduno9zsv/RYlZnfFKA+ODvTOo1alRBKwx
Y2fu9iWFxGBI6PYO8YMEtWWBCI3evYeSq1Bn1HUsq3KpjOrL8P1yKIy42jKgJKeVqg5jYK/KFf81
HL84vMRILP4iII+S0XBOFFWy7h1jvuAN9hzjkgwMqNNSJFWRH6JhXzpybZHivhzzWKUDPzhIH/Qx
6CwEqFVmNOFszb2Q0s8DoEDfA5pRNcSAHYLMa/Kq2TJioahWvt44tZkMH8oxd76stlkV3Mk8Py3L
nt0PBFySGvLo+htkl4ejqdpig38daUqsKf0G0kOytJmn+CzycrbQXsFTeQkihL1LiFAdOHSZIw1m
SE7K2bAoiFNbFJS+Mnz2XgWqJCF21BYH+0IygolIefh0c5TamrCRp8POTaytHbHw87R/TVAX/gxd
zyW215ONNsOvv4Jla5blVrMYak/F9YGK1QaalbYzVC3ab9gKRNIOiry6HZ911FDASn+eRwMHH9P2
3Po8NprrP5U9ZsXspYnweFK8hXQB4BejBRC/GO8+gih2z27Esij5h2X7wfqT5+uqeLcEbJxjSL69
5p9Vyk/HZck0W1MDvH2gth/+GW1rgZyit1aU68z9yWLVk+ELmfzKeDpY3j/BHKTkFGKzZSeIBmiq
FBkf68SbtTWlvc0Oxo7S10Cq/2jThAgpsbyomeTxR5olAIqRo90fH0Zam72c9TfW/tbtp/t697Gd
UsCX8/9Ql8JLjVETJWKZiy/ztdQnJSgWDQDULAIiBxQIe7R+76cicKz6w2fhpwr8B4oL1CDjbuWP
AsJI1dwm2Eykr6oxXwRFtN3QYHvyY6HNcugCKXxcdQtmNwJR39SH8sQh7IAwqx+AyUSHw6FrI1d6
9lMfnOw3iNoOrzRPr8e+IR0GfvlipCNtqEpIwmMvxO02rgFPWiNKQqtwaKUJjb6frzcrj/EG281x
76uiBvwKeRUXgulm6kSTMbwKps0mJerXUJkytFCWaxQZ2lYSGk7KD3TbvdlFG6kHTVQg8+RgCbHY
uGmdirjsEvzQUZZIP0rOz5mVxLlyM6c0Sr/mVDab/7GboKvseI0bOW6v7dbgz8vIdaouM9JFXKr3
NzPP511fW4FieA+Wgm0lOmMhaatg9wSJIj7E8+mjTom0z6DSEecYRDSoKpG/bF0lJMXADRyBxBVx
AtRM2eCnkKDiqgGv2ntBr/Af63qC+MI2HxHLhlPLEAOl/4zjwTt8fLC8h8L7myvfjqveeIUVGe5j
2mehXnwPJQ2NSXhBkRCwISelE4eQxmf13IDhbzPVEIaqXYzf8/fVKESh9bSMVP+0ikEcdUjVt1Ia
qdtdNuZRfJa30sp4Co5P4bQPXEof5kNBx/3REp+wU5eWaDHYzTDsPaAxCgw2fIfhwtBSOQo74EOh
NTfgZHes/p3wwnwYwR122ypBUDubEGf5LHsk18KGGChQjnjop/o4pXJOsLQB1LJoIbOcxpTRS3yX
nSQ1+Z1hUJC684spSTyAn9XCpGi3T+Jbp0CkDr+HZvZXs8f6hPDQu0oIG+kBeWMwK0YkkBtIKM19
7EPAqTB9GpaFz04XfScfdnQfEbKTtGaHs7ya7k78PZcl8nCFSk6Z7p7CbGfjthjrkGjB1VgQ1JaX
hXsnTg9xzj2lYrQmRUxKQnevnWZRtkOO/xBfY76z72foAGlpeF/zEqK8n34xkfWTHI1M9fdJJHf6
Bre2iV2XjXO55ojqNUHwo4xi0epHTPni1lpQnLiCStA3VD5ck3EWRV6xkKyNxkd/Rv5GoXuJRb+P
OUHu8ZqvGIGkvxuBAbWmpg1Tt+6W3o5CyEBafEziFEPdtlR4B5gED9KdcqwmgFESasji1kE+HUtD
QDQL80IvTr74RY1D9BovtHSDu39IjQ5UopRQPx8kPUMIWU46kXvfZIsNUQWSdP/HJeyLtfWc9JZ+
qeyzaUv49Y81I8LizutGssc/spL+kc4N3uSqQj4yfjqJqQqIpyHxYA+MzcnPcrwrB9Wc49OmEKcI
vyUt0B3QBx8xDSkyGkK24MvZRj8jIrJBBl65Nhq9D31y2UMznIn/eaL29wuxNq9+MRzJQzEn95Eg
7U9bf0+Y7CUGriefsEWwgKoLZUqgy7/BlLVR/Kqq8c57avZBtk62gdX67knhqdf07Mo322c5Gwuk
5pOBEYy6/L/LvIifkAzkLvNqRBi7S7UG6W9a6DHtu96utcqyge8qvSIfWwxp5ggqTevPWcvlWva5
K8o4Az51tGhjhYcWsYryG/ZG3ElIKo/MYnyFd68iGQUBa8ea6r/WaTQ892zKQcqDDz/RkYt+G3SW
eKwbmCaCF7OKd6oOLhhB9nkkIfQMqF/63PmkR30n3FsYUrnNbzC/t7IqEIFLiGLoEqTMLSP/L/+a
BtmHE0iErt5wJHeRSisAqi1Llu5XsdWjlD20cdwthHtdSnUsZ8WdVtGYOpN7iDSI0ZMtbrEqvyaz
fiFADuwbIM0FlcJG5KBophRfUbzC/p6F0aksO1IVnfNuS7G+XouLwK1pRErNukLsXIaAJmVzTpmg
n8GGupTEi9yWtSkSexISmaTAsNwLWNZdJvIEGa2nKsh8MKNEunMgL2pE4e5zyC1hIfshJiiWYXV4
wXoVtKbUkF2l0sVnt+TrACxlRJSDk09ztXdDcNcKrsjXLjb4zfw0jbnymXj6w1luZvxIPd8/uKHs
ae+sElVd8yX6uIu5soVbyDRNg0ZBXkTHDhsUp/YvZ8xIlPVvo0E812y0FaT+Dj8S2C1mIomZGwDu
RZVSFsvx4x1jWY6VxAzorDKQc26ksuRyVF0mWQagUkBto8LXG+Kmi23M3vIwdBB9kabOzmL8RVhf
tUw9BrQCnIiZ4JMHTZcYgLC2NA6bdaP77GaMq0WBG5+KZgprT29Gkhp+/nN7zesd6J9SNJb9HKwD
tti/Ef+tAa8WwykPn+C+QfSiixvA3aalIWvHBISD+PRYLAeLWNQrRGO0aC4zgwT7I1FcLMHX6nvn
F1gUYlziFo6ZuxvYMBr2c74pHtqTQKveRdUc8/pawQsYLTDYjiXb7QJ0/BjQ9OETdubCIDar6+B7
Z85DbPXw0+PrLejp3CZGFD2GxJaQchT8j5Ag8HrsCRXyar+EAlTcIQZphI2hKouAzRIY6zbTFdRP
Tu8EmDPaUy1bpQZm3aQTxSZwxYyZ3sheNdma6oe72AgWyTMFbqG6+V6RdezJcnRFZ4NDx3an2DoD
Hw2/dk5j30tph6T8VcDs2dHNkZtecgwEjbaKXxH1bhI5NAT+OtI74TLUDa1LTsxtGtPaSuGg5Gpo
5ntxXm9Dd1H7//0sb+YYnRD2X7Bbre1TPmYihysFTaoLM2PXA/WPvE+E4xjROtH4jqtFm0dH2g26
u2Z1wnCMqlbXg8sHF15LwOZfxN/rHwdS+lGdAid+hG3TNG9w9LbNhGRnUlTS8TdpFsVq2MSS0H8d
NhBan7XhPj+SoNrO2IT04dK3xnYViQcb5w36H4Xq6tG9DYasx8jLfhS1Qr1Ne+k/lryOpdHDjnUA
CmVhb0cAULxLYUaJfiJ2Xkf5Io/+FAJqa1TdMS1VS7vXo+UCFKnlSwbpWMG6GGe8UOZTns/c1UyN
xk7frxh/nfs6RDlB6eD0WU2iiMuq8NB/pdLAW61g2h7fIdWxBikn5ln4SyImq3Fz65Oo06WTpJJY
JSS1LlhUvOnYlOZ6o6YGVfXIZDkaZvucnRuhdfRJeZpYgnCLFF+/FTEt8TE4JOHwXw6rf8pwcmUR
lByeL6X7nqcgfvXUJSwLdgtEzR4AC9ViXYHARpm35Gm24VG/ch+NXGrB1tXo5hGJBcYyHYmb7jDg
PLJBuQjy1ObNRoioZ0gZHjTaGpd+kXpq11VSNUCj2KFdWRfUDA0C6oNPS3G9XXb8wCMpBQBFcZKe
62IcMo/WWdWwtLoy6cBeg4wDRRTGdIcX89UiwgiiFN9R51rtVXSj1imL+87LM+xpGQs3G1haGoaU
vN5auTfJrsdJ74e+KZXMa2W5QCTYlsgASMRzXHJ8v3f74iq1Ni8RnOpnxDhxHbsqPVN+wRzqjn5T
QaP8te4KvTf0ssF2wwg0vuLK06qkyGkHSOquOZUhdtg9g1H5aw2uLntcWv6PhZFNzriId4BPBj/W
/aOcfiMruyS1W2IcliivWPTKbp0aR3SEAh6rpX232veIL+ipnLuQX3mv05M0r8RGUNr/TVkQuHJM
IUUJ59RCJAjbkbch2d2d19iJuclKWQ0QLRabWDfjTBzkGXSv6CBZn/go9Rkm+64fh9/ca/KmpUYT
f8FbEzXGe5yG/T+re5SzK2ypd4o9cNac70DziaER0p4bdzXI7nrgv0Ths0+9VnbJ/D3A6CIXZjfp
/SJd+sf53u7uEeGebZP53iTVO7JSTW/jF63Fl5bnNZqq7E1Oo7O/wiO6deV/Ftg76xq6UElQcdVo
tr9D6ef5vHCdt78u+ihMr7qybKrH1mxQ/zzBuXehULuKItaRoXjz729wRSYfJJF+NcbXGGFlFgEl
yixt1Z4oUjyeO9qN0jOY+2A1o280Xg6tSbjw3itmEGJL9uwr3sIYVPBbRRia4dq9PagI78Z0eTh3
laSwLJn8xHqE7x3iwxyoun96RBBpYkWy3wvpUGV0TNQEcQ1jCmuSoJyElyKhSSlNA/z1mwInY9vN
xUiStP0Z/W6cEeg6RruMD/ntpCVO2NerpckNVPXeBukZij/udhO9gd6M0H0eLpyjX7CWzIE+jE8e
9NtTMtJKwK9h/1nFMW5MHlq+D6kESO8aTI4DE2VEAXt1NZi+A5x7ZPTMiPNfr8vpL6tpuJeUHFfz
dmsOroPMZJoBANt6v3raEPmWxP3aJzsTjYvAG8jwRVgKqWriPAiRGyesGUGZZm9WnATeTMOAekvJ
JD7jnjzJebMr6iKi7DHNRZMKF1rTfW1y0HVuArO1QBzpk3jcPqTBfuxUsCmzRjkEbUKEz1pobM6k
3RVyp5rPyAbcdlim8Bl2yc86U1hnyOCb7yL6TjysdAzun0ZKuTwyzEGdgLfjgyzF15zUSXMkwrta
hSK06KRCDe9OjqQHLI3vThuy+dyUYpQBCbLJeBbgThGSf9m1enjkFhz04a+eAZw1hgRO8sig3/mo
pQIDLp5Ya27QUOkOnQBADCi0dUk4x/efnYwZWknBK11Z5j9/W4zGpgm3g096kMA5EWG0YvPgtV2u
PGXej++Da1krZq/vmRSqc9qiqZnUuuXJfLBtdvbyCl+xU3PJ++UviM8U7VSHP6e2/E3yILWR/B+5
C5QOlcsixIhN02x4AAsEuXuxvRuK4WpXwrRhaLESXKuhbAI59Qgdyi0DBabTYksgp55AQ4C8Ag3Q
WurBvr8m87e3kBI0ZU3P0/J9Ru9hVrvwfwV5fWag8LW7n9Sj/4YAxK9I3fYpzC8HCklymEPomp2B
t7Xvn8GdA7dRo237kbG4lA4lMp1DYr663anv/JIO5M+2B8JZKZ3wV/pv+CWfsMKUvPU3Lf6hrmBt
uE5UriXf/zxdr+G6iibFrbigBkfzSQwJKaUltucJ1UM6TV4Us1AuXwobfb0lK1fjR8kNFWeVVEzx
xBuYNyEhW370AfrUD6J49L63Db730W219q2Nf4oPeTG0Qr2pIZR1E1M9co4sxBumfFwLltpLVfRk
nPQSc83Zrq7X5+co4E9aJz8+kqCNjElIgHGo4dvUo58o/QXdhwf4Z+FJTN5utpEBtd4wPFyolcz1
DnoebGckffF7wy1NfAVhv3xqLsRTVEst83YnKhDRBOqQYO99klmwePTAPa3gSD9g0lBQzm7oChsj
xgbIeHKW01zprR4B2UU7sluPHE94JewMda1hzg7FsKflVxAS74nRWnTeomreSvJ9kbT3R3P01nrc
fm91s6LAffKGiiP+nEs7RYgJw6XG50ItEI4sjXd5hTDuwq13si7c+FX2+5Tic8HDHB7E9h8YGCAa
ormy1qph2gmVjmjpINDlypw7ccqBe/Xwi7MtHWAz2/qARw4t70kdj03kJOdCbYaKiNuE97+/t28r
yOmolN6JvqLDOwXO3kHKQRM0rXEoTW6wtoEjTJ2uf9CgVX75u4PkGtnlch6ismWudrC4M46MbxVe
Q9F2wBep9EOhBg6c/qcgwqAJB4BfEzI5zU1qwlVdXy/MIbrThzDOtSyoyotD0/J2sSITQdGu3oLR
bfRlZdL1OLMBpddITuVZ6FJNGGpNp5KEZvq1t5ymgUxa2BTzy+NC9++wVmSfjJzPmnWMXdJuNWXu
FsO0TUqAevLvs6RjbUTcb4vvqLOVwcv55F9VF6r52dTtY3dEl1bgTC/xKJNob2WaYBH1p3ZJJf+9
gp75Wtjeke7TYjTcdnalSmnnvHJ5G3ESCN/Ph3qPHoUswRf79brnIgzhG1HfUjkRsd+nyyAqcKdv
2Q2vp7ttjLTaBqkIamleyG5bI5lXqIb2zT6+bkRoIOSRB9++kZpOTvYcXzDZVKvIPZc/fkbYd13D
SMB1PfPqSGuyG0OOIzbfnC8ZijQ46GYGN69LKbk3n06ly6PDlVM+rlT3Ikcs3Fum3CvE273KQERG
IZWsTdfzIhjdfCLiwth9iW7zgRpruL/ZgAXXzU8UfdXMwAuWbzIWwVYYrbGquTrBf2M342vi0jju
ZKXOAnH/auvVANCUcueO943/n9nlHdJlfsTdTAti6wASGaYOcGuyO1oiryLtnp05ZfvWaaC5hoJ/
jVR0jw73Q1IdDbujVVP03VFHWZ2guVgLaK2OLWijRxO9gUUCPfKNrkEoHj6eGppCMPmQ0EZcE2x/
ggV5y3TZOtmt3E9d1jzpRgokmT99POvGFSrPM6Xi4TtksMjQtYnhLqQg1ylCLA8prJgFqo1TO5Tq
+rfbXoG6dyoucd8ja4oqEy7CJTqytesdNyfTkQTzwaxJROzzCpbbAhzuCfZkOsy95d1D1Y1sNu/8
zI1lQFkrNOOF1hetUmP9rmSoU9/m8MkH8hTWiIuzEALctyRVXFCEMRP21HBRzjaqE6Z/cm7t7DO2
xU+Z1DjXW+teU8uQDQ+RDmYcbT4Vi/szLlClX2DzY5MPsL5Kt0dsn4YlUKkTZcjdcgfVfOCbfEyb
tKQOe17U+MSzOEMBQZUoWWKLlgw/MCk3gx5Ey9IDWZhmc7wZlJnwtyPnruHco+joL2tX+aaJWgoI
m1gX/cX1uxy96hvhtqK8780JKGlO9Y5zKXDaFNpga/OodKBVDzMyWySWUpmgRWR3Hmb4v6wqPUz4
4brB57qcrVL7MB0QPKFS5M+pd+AIDxNltEbn1T65Ap21KEByNMWAjL7KgPwdqLjthjlO6i+kWxG2
FpVNwqLJuC9swu35SzXpujT5rdQYK6qCDALx9tLCVDasqHzrM/ZvK14pLmhG3n7lUTCx3jgG+7wg
vs0WD3zvwom4u8GH6tekNg5GLM7aT/+jArFFNQtvU4srvXKJRSSBilDyNQDdIg/+a01MZe6rxK2t
0Yh7NjvPM5x5XRUmz8hWqqVsg1YZy9gTDWBbySEB1pm+2QNN+6qEywPlxTmEtw58ZoLVyXmVS+Vs
SQAnrWtou85nGLSiMjM4/zNkAyKmKR0UOm28OKUQrJ48lz1o+exc/a/RSsGfpEn4mk66lUmvbJSc
U3iqvlwPDFZW10s0/U6O97PPUJ7QclR817yv+Okvk8tzVXkjfpsunXgcK+MmXDiysxYK/BKZWD9p
bt35xJun/a1dYfGXCRO7QennF8nX6zu1qFF+UVAqOcU+PT2VXe8s+N4U24sHNUtGoJ4sGvtL9c75
cYa0GF7zBHprcFkTh/ETxfocebibd8959JSv5b+VPQKtj2BTGe1ZdncoyahyJhu6vjD8gtK0n8OJ
ccl7sRU95E9M8daQ/ewiZC2p9axYVFVj5RlKmB0GTM5D66iSfDEEyRlwGol3pbjDJCX4l6OEVXrM
rLu4Yuhf5QZdHdwMNQtJKhT2NbkSZgoEsCoGvN8UERtWE1xh+qtVLXbYGLC1YvnyF3edocimPZuJ
ty7YMB3alFj1KDDiePGKOuor3ih+n8h3a0yfuXrDUv7h0Lj9h4acBdOzzeqEgU5QmPAcmp0AueFt
4rYxaabwGB0Yiu22Oo3Kgo24tL1KVHF59CznwWdzmXxyv+FnqEHZcGZNJx5hmMs/ZAYFCCmnKLTj
PrtmIzluWRGkvabza5xsX9eTw4zo8CT99fbw0yKpjlTYF+k4XgCmyjYYxewLyrvs4YtqX4ezuMec
iIgWvQB4leeozENaYTvUmmacMSkKgydSIg/FmWFJHbx0ylkQMClsdiRyEJspVISTyoNu+xR96NYq
INHj+h+vWVxxAlxA+rZMWrrEVuGyU/XURKF6i4mmztFS102cZIZObWbh6kV15u4ydIf9tu9uZWgW
6YNY8s8e4ffiImYbRVCiw2I4eO4+9nwlJvpOxZW8+f+CUsRIucG7h2cuqXfoZgeIpp0LKxX5r5lP
1GtedWRh7Aa4snkFdSBiG+5Dojnn0vpugW/jyV9/zY/m/L7et8riw7qrXTbj/jFGiey6XjZ1mAmO
iKxRZgrKW0a66TanSAGKxvqV9dW+Z8465L3SW11TVLIbQtZeRRck283SwAZIbyu1eXNixBG0R9VP
XdDV4YUhSw1Lp/u3V3ZMqI9ipC12Oz+JbHOG5fw4zNX6JX736fJyND571dXZvk0ANiF2+nNMJcN5
Ittnke9MdJoZ9iV3fe4z9QgGsTf08uJACfR2zKUBYO50DT1OVnJVodbatciJHtkhaPQVmiGkNLm3
IbjasggajcV+x72m6lWBhiLM2MM9TOUgIDh3SpdW9Fg43ZB7LkClCCocW/aoPyAF0MncLTxkYUzC
0l0PTA7MuST9GvITEr+ks/c1K0KI6+PwMCdkFOTqnbS6DP4RBkyWM2MvDDBdOdx7fCBcyMJbWWwB
fXQ/aj6QQdaI9SgOew9gz+G/dKDmdw6OARQkN8whjAG4KTI4KNbyK1hViOPDKc+O9AHYSdHvajos
9H/w9QWuZhdM93sC3g14n2mNDGBPfiWHO4qRu0rJTUePSgo17dY7lODyEsCbMdRnKTvsD2nKJkp1
kBQuH6y/9jws1OSqM3StmqV+GjCb9fi+Frq5DlN7JVjYAhpE3pLAY/SLADPkabWbx3l+3TZOMgaN
aJkFSrp/6iKXCj9DoGEKwCIPnVZVpgzzA9UinXF3HG4QpI3wz0HS25XSuKuRzPqCBpi4Aah9/Mv0
sMKDzn5R8wPIw+emA4kMxvwQbBSXzfSebdpP46ZxfT7DbsSp88qnpJOddM1INMCllgfpbHlDhUib
P+umJmMGhKf8Xp02SKNDReUzVVkKoxKKhnSMdUSKcRwRYQ/rYllA9Q3JnMUURNfq/Y6eNoIArSYZ
OAsIFAsoxP+LorYh8rlaWHzeqnCB85p9kIyjK3MsqLc+8GPKDSzKySsqspCnGwNBk2C23ChrIqfk
X6bOC3P2Y0bv1uQGI5VGfBLqRtqjGQJjc4eCOVTiPiIou8eWbD0DNApKOCDApVPZkk01pNxZ6loz
oeRQIu+fCanU79yvq1UCKciuBuss6+ySvgRrcMQRD1xubzfzKrxFFZNBxAax4grUCFE8Cwron9Qg
mp/FGS2oinHRW3JNeV0PVRVbSQP7une5dBZhBXGwKhlW5FyYCPfAcFieusI332iFbdeMnJ+DAVr4
WgkreQ65SCcNnLrpqXr/8j3cwZSNaRMMDr4bkKsarK6r5iUaDypMAeM7Td989QYEgK6pjK7sg2z6
LYsRX/pQRdy0AZC1lUAUc+LjAX+SpPS8M30yUapTlTLH2kqrwEnSYsZ/VS7p+OGGfJRziZNXIR1A
RewRAXqpjvsoe2uaDSt44z2O/+4Qopqt2rNTJVaCkb/eYoutV/g+vTF0gzGTRmbtCT1y9Cxym3U2
607OjiK0Y20iqnvyRKDMhEfsGz2LNpdwNg14HxTt3FI++K2LJPYr3uL5L73EvHDGIClTqGNhKNML
SD3G3v4al4/BiGqkswjXWmypcMu2is0qMwRwOPNHMw0oTps+IrAci140gSdUZVFHq4cuLyeTDEcV
oAuOmJU46CZRo74xLTu4yqKTybbuCsM7f2fx+c3FCWU01Y83WmBABusxPVKOajQ1wPutuYz4v1kj
CNjZsTt8KgvGL2kMXVyeMV2AFbn3uQrlzN5FAqeOVRPp8K3l5s9eDVwSwSJcFJ0IamUFuGKloiTd
Eo26C/6HuQtDxs6havHJ6NWGVnR22DWQ5R+clnQ8AJ08eUGI7IILKiDFGCOLHYn1jOYzRqd2qUG7
AergGufl4zOsajkXq6lp3Uqbx9rN58HWwkLy6Jmo0AkMZ53nfMXZvhtu8zPDJLccp3b8y6IucAGA
VwT2wOVlLRizqksr+tA1eq5q3JKML2SqLdCcAl0PA+mCJU/nr8kCCShFN7Qzo4Hb2k6F551Pszz+
90KKe+DqY26/UMRtiCiRs5GvAOj1qsMIRCI02LOIdiNfmB6kpD+ByZNYylUYWuVCzMYMuK+K0gx+
MpUB3IDWLuCJE1UntnyO4hUY8bzgpAZinOMZr0RGAg+UwwZioEoe/jbufteVdDn2fzlorvSimJRh
MykRKHZWx8Vy+Rq9t9jsWvalAS0Y93ceGe2FncL8FwL30CH9sUE4HlBSy0R5AOsmSOCabuKuZWdv
0vFPjjTWOSSJsw/IyoEWamfQg/lnSipAYAYYO9ml0TaIPBH7gInQqTAhL9J3RjK/morP+IlPU90a
GnZn1BTcBGPR7qEPTUKGh/hZe6CMPRsPiGQlqVJ65Ae28JDUjd3InlG0ZLQRLeqAPmsKE7Yy94dB
m5AmXjNm3/NWhECF4pQGAlPCSlHObq48bCIXUW+N6RE+vascDqdVgHuoBDasJGePCtBierGja2tL
cMOama0YmvkUY346ZYsGw5/YWOcJAzwT+R5BSVap1vdpiiF/CxnSmbWgZ7FTUyxspuz043YYdqWD
8sSBy1cTRPYQs4wpXriuTrcWSBqk2PK9RGQatW4xyJYuvj0yviNcpoCDT8r46zpCGoJlgBit8ciE
DUhkT/ZV2zf+kA/0MGKLZD/yDdX2og7KcO+kWQ6ZFMU2Lai/fmeVK+cRIeFyNADH0lXWdvXCRUB1
nl14763lQkT0l+pr3bqhHw2HnOljr84oeNm9DvcnDiP/BkdXbbH6UlW3hGPl7Ixideug0Zgufq5R
FhABIEcMBZ75yddhqGpxjgaldpXnYRPe0lDDshiX2xjybeB49cT0xTJeHRvAbyzCUiPpT+Tlni8y
kxbjwcT33TcQUD65xKVF7WMsQA+CxbZkSycShT2ZKS+2NhquGFwa+oqc7ux+MIj5CPFs7kllIjpk
gxhMCXUIU+sXU4BIYUiUQ/YbzIcvDEtyVvdikwJIqAFIwRXu2Y+wT2yWni4htpEAizL74YUje4YH
Lb4GCI138fJgchmNENrRqGXlu3OEKKF+D/9y96r/rm7waZ4NNhm0qfp3fWiHTJOA+sNJwzi9Huvb
FR3iKvUBFezs+GBy1Cr7h3lAUEQUyxoKYA1eu0aeg7xLKqdMKWwnueX1mqklQDjksA304UOaOBY7
mXqTkAMqzJ7trlyBzKRuyI/bV+yDfGXMyYaF0U+AmlLwqkzKerbXPTeHEe/eEKbxDeZfAsEjvnWB
xx8M2wXYP2GWLB+PMm0QcZXVmvIs5qNrA4olOnKExNmgHIqukX1YUDM5nGcL+FzXVyUysCsC8L0J
mlBOnA2frckspNVHJFXpjU6ZRAySE7pZc8LFFvprl69y4QwiDTOyQNTEo5n3G43ajx2Iy0ark0j2
E4DbwFrsbtCpg5phDBNikNtKfrnHcgBqaGKo+cp/Z/lBOXCa9k14fTDcnq59v3LT2Vs+0NMxcNNW
GDLo8wiRdD5big1M+00YcGnuLv798yNwvFM4OR+wll18gtEyvFKH1Q7MkznN5WiUFDrorKXxZUfp
m3F97OPDfUFlaHdCzPp2NUS9taWA7mpPDGRSmxxjUTwnxuu89v9Ho1yUFgii95W6U3q2wVf45WZr
hCaJd/LHKFJwJJpxu301Ju8BouQq9lsVnBlZ1JYejvr1NzEkcKI0deZv12ER7zuvO2UOOMcPM5uU
VKxHNRLxyB0aWrrWd0W621HCGWtdcWDyeOl1fjFHxxJ2DRChY/vZMBbUbexwwIxavTocBegv3aF/
W3RcmGOhQgIkP0SiR0ErGSmbSfWfEFMm6LkUt+HO//nZQhfuwflvdXqz2/rpLGwdtAE6n1+TFts6
AYbmsK+tmT0QliP0cM/ZxP10wPD6eiGJCO2lAKbSw7DkDolJyMkA/2aPLh4OIIPrnAiMjZJLPKZl
1zOQi1DUf7h8id+y3apUOvc/IArx8YHFYmS7/5vPengSu8SZ19/XWQi5O197uFp5PrbtN6wPzDwY
t7baroBOzKPST1dQhUzTZu4bjoMptjk+7QINsmRLjAdQJKfoM3hT1KaY+yixUQ8O3VIuMnDSNKeS
y1tayNcGNN3c7YURghTlSZG0aupTjDExRkkH1/E0OODImZJMH8QclQQlf07DW/yDD6NrIzY/oT0U
FNhp3KPk3SxJ1cwRED3w9IoQwim+VAvBkRM4jEFwlWM/JBYvMDeDDgR7nqs+36AN5tJUlds2pFx3
IfNUKHzvi1MwP9oj7jfy2Rou1VDGZ2/PKlKlQIHBTQFyuKhxJpmPRUBMWzUUeE8WMRIQzCmL+s12
vOkHIfDnnzgMXW4fQpECvRTwY4y6FxIHVPwgLGlMJ7a4PyxcD0itGJoMebRB/WFDFg+wC1NEXF9r
jOI9uyBFj74VJVgeNsyFT0NJX0p5AddswqEY72ns3et8qHRKGh8NCg/fqJIuMzyHteJcpkfe5RXe
JOGojwWW+f0YGm0bVqxHiaahtMmoYk5yLhueOOrMCLJLE2RR0NmMoGkqJgFQ0VmEMkoo8NZ7Lp5k
VxuotXReG03A5ktjH2slfVyYxOiClhpGRXsoGGFFeBVAuGxEdxwmU72HAxMO22g7B7UjC9KJ5iYf
/pdl/j3w714HfusoAJSo68vv5vw0u1Yt/DSiHoIY+5RFVXV/OnyMDCO+gfKC0NhVDPLg3/4IEyGI
UNvi84DaysYRqGtYDiNxKkpgvx+m+CqmRHwcyIJxVYZ6IC9icb/xEeg9GpFE7WAVlQBQQTQ/aIiO
RBbvjWekrZs5I/TInCdJj/ezh+YDwy4DZGNFDqcJHQEFcaQ1JEHnNG9uimwfPiVW4LMdeSkUJboA
Nd8SGTBOVestVBjXZEoru3sAEacGXFDy+e8cOZljKGGucrbXZp8Z3QRgirI2OFZtlO+pBdf5x1gk
pjZbQEyJn6350Z01Q2Tru6cQf0NePpwNBCDuQHE5lo2EGZJ8r5dfB+X94ThiNnqBp0KKTWMuz1dr
jgUINM5jgkeNmimE/B4jgiUWTpUnfWLf2jV4R/7mQUqWuZFK5ES88j/QLu4uK4pQXWg10tbxUhsp
ZrsUjF+SXspKq0IPwnsOiqA1rV5PfbpRUx3NsMJSICKRGx3a9DaxsgW6QHF0UnCH5iLKxLDm8xnE
Vp7kEEaQhqn1HOhhrtA623D3O4wCrZ/0PjounFRv+9L9wq5vjaW1NrB8euDDammDTahx/89s+kbL
z3j4CHqaInSLeu7oKapvfi4afG+WiM45E1eVwg18MTz6ukRNIMoKhWjf6OHSQ24Awaey2bjCEmpM
iYAXI8u0dZLpCM1VF7Bdu9UTdb05j+Z9jPrcpj/QaXhau6Ar7CC+IQKvWT76Dc6Je/0z5nUTq9IE
k8oADUTktbMyhqM02oK0lgton7Antdz3OnCe9bsRGefeBI0f+OJ1iFGh8pb8rpYa9oAw7uXTQ2GN
MZtpmI8XI1JmiI9Sr+yk6xvioIlqCGNtNyhB9qU1UfNp4weIfX51k0YVDZbK0YaIcAXsOTMmjvKx
3TLN4QY4nb/tPfQPWp91VImdzN5obJ5moirLgOPbkxzkptK67+vPxMV0sUiBYlkebYfz0RAxbaLp
+ytrPc5LLpnl+9B8dA3Ms4SJBoEYXUqBiB7C9P9JPjuldHL5/CDIxfPg4l1a0/Oq2HXyYt24DqI6
loBpcQfLc320tmwesJ+a878E+XBv/QmVr3Y8FGupztCj5FvUKClWvgrBknU3hAy5gnKHZBhxpRRc
21SN28C8OsHiGlpqSG13IJ7vzRlabe0cvM/dcmpRr58/WXwNReExBAZWKomVMT3uxsqGwR35Gbr1
LjOfNqrPyRgoMdiQaCfJ4nCL8ae46ws/wTHS8gGiMSpxKn62Fh3KK8IVs1SH/TqPFBLlCCtUnAeH
sbke5rpmHWk1xZS4VsPCFhAnCwmuYyU+zAhiU2jCfeT61cyi79IoomUVDhbfsQaO8Fp6DWYaU8Tx
JReT6yhuiAD194QpZBkClY+vzAV63Ki5MbW1WJFpri+vORvY6n+Pb0jZcXOe52ancPvCWDdipG35
IsABq5d5Ji6mbQazT9co8NbcmK+iqmvpU/gA3F7qmnWxQ+FqkQuStneUrv9fkd+vZHyQhBhDhyq0
NrMZEquzQDjxYYi/fmHn9gw4KJtq4DELIxgmxb1/WLhOpbphLJ2h/eqrE9aRuT5SxTdIplJOKeyJ
NSZF2SWjG9CK5qkDURYCIIC6KEB3DBTuXKcT6h73PzJeHb2cezrVCJ5HDgDkUpe4VGLYl8HN3MeX
Y4FBOf06Y1mo8VQWxnZojqkJdNV7iPxxgwoxiAOSe2ziNUKU11JBJrJhS1rj9KFSZj78e2ICFjGu
suv5vDePTU+TvGzlvep6f5UwvaMh1ujByw+AggUqN8TTV4JiLjSsIhPMH4TPOuKXzrjTcT/su6is
Z4h3iM8QGv4ID+wfulQtc/TTRynYz7m0pRRtgqz1gFVwuzRZnkyhq+6xtdjoIY2YRzzG+bTpnagN
iUgep3Ts5YBU2y2r6hgsmAJoJso+wBCk8CJ++138FW6YFSI8OgF1DZBiN3MQxE70ESqtKI1CkdwX
TqsTGmsdRmE/xzv9d6MlebGqzTmGXk9AuT/lJPlAUbiEcyaWNW8Nh2pKKUtsax8jOA2/b6ZLN/TC
xXUEhn3WLsiPFT7LMadz8MGiDknLNVJ7dA9DcD6GTlWXMU52XQPKNwT1v/r2e2ucqicronkShtni
KTZ5VyeHXjLv7mpBn0ajUfxxQYO7fx4ZsaylMou4ETi7izP4+Ka08pc4GzX4vk9I33RP/m56vyV/
UeBFp4Hf8BK/hvuGTtwm5sMrNk7sUhgSB1+5X1BXiGo0ffDJDe3Jz4LWTZ9iWhk07Ra3AyoBhnsc
U2ChOoigPNpdq6asplyNvZXvyjmJxm/sBEviL/vUW6qdor5P0ZAgyuhMGHSmJh3ivX71Rp8nS679
dDXO/4qL+GD8G5Yv+vbI4V9bmrIBuTxFaa+RUDLoxWm9Ej6MSrkyJSuazUwTcM9gms8Nd8cXgnIm
/QHyjaNwwBMRf2PKm2umonzUqprMyCM/nmqdvweei5YD9GTOGdKTn02cveYOGzZ3xUb55Z1eqPpq
qq3Enxey/UydwnnEIyi+qcmKvRJ5UCec1bI2x9sRfLG4II3dzqtksZFTZXETUx3MQl8eyQvlre1R
VOzLZPbKtAkgavlfitpmpgNkW4q6gOiE8gCNq7/nkytVJGkEDzjVkLvy1VUf67r8/PFClPvynaR8
2j2uqA8IQReD0zbFTkECxpER6IS/1MhAEP6wtPR09c/21HiWUfBWn4nHeGjyKO2c66tAxtqYNbPV
qDc8P4axsUSg1iijyozkso+DkQHyMHnjVxxM3Q3Sx/YcqFPMZCBzyICu1kFNERuPEA502MPfOFFP
tAyFh27/Iqfu/hy8JkF2gr1XSvjrkr3CaIURc3n6QUryH2Mrt+ehFdRF27o2fLkUV4U2qYVXmbkw
e/FhYWaDoAhpjJeDPzpSDoT1uJHf/rRu+CW/y6hcdV2p/HhMoia3JlLsHhiMRHXE0Zv34Qh/A6yu
FDdM/OXnfjBQoQPSp5dWtLZGJ9MA/OM/Z6q9Sfo4nnJBmp8APvX5x3ft1Km6hvhfAON7CAw2EqkB
HtBw7lFrq/1WDDypaJzLRptAy6RNIcrfrfcIe0tEvdymZblngAydCHsZr3m1XISeVAOZBJpV952F
Mpaq62C51HwBxwC8VXQa4cNlC7z3w0qxTuWS3nUYiVszK2gMUm5W1J7EDNJGMrb7BHZ3ZOv8oLdy
AR9u92+CVSNOAcZ2Dgj1p7RnBkqHK5juKhM8GYMzdUs+z6Zx4jhTMfy1xl5/PEqrOj6IcNnjMWhO
DDiu7UR+2L2DZfdfNf9C40Hnx4QKWPiPuDNq8n4dLnwoDtLchDFUVyQZuxprmBH+DwIqXUz71wmD
mRlASYsVG6IZZPq45L2WF4wvcWIa4L2LkB1GCwQ1Qt7fFSUO2vDXVKmTP1maQU3RGDu2gEIySdQY
ZPXnWgxQStJUdKC4UjawujX0dvmpQ66qpcvGZe48+CDgCWI9xzKQ+jj5eMyFbadHvfA96iPhKcQg
aZjEJntN95kUYVWPWOamlQopSGsWANOknyjrbgW5FJ+2nacTuamGQvvw08LbHcV3ZiQtzAstw0ki
EGVf9V48NOhsOA7qlgja8NULwTUT+v4mm5t+P52ae1ejxlvlT43sC2/Wp9JO9NxT4G/mDfj99IWs
SHda5jc2TCMN9vgYAlycgmGg/RJFkG98Uo3xKGhFvjju+PuvnMx8jRMQ+ljGldXz5N/hBiAn5ODE
mi6lWx1Ho8s+KLOMdzewi81TaH97dsI5kZmAx2c6cQnTxqdHxp1+mg2SzobbXBh2MModwl9PStKu
U14szDet45IUT2RCgktzokus5xBnXc7mlggcZh7tRIvzqsiZuICn94BMAk6RjU3Ds7r+K2+CZRW2
G5EVXqCKRAWcZb8dRZTILY+tisaIZOP48AVcKoTnmZEkCbvsOGhgtTHJpnVUyU3vUBdjPIBYihMK
Ji4ZI9SKQ9gaQOwUgkeEPnxHrgPFX1D5S1kqqv2Vg3TIrA3I66KHrNkXpCVx7T6z44c5UukSqyWm
1892E06sSSiAyYJo1SKrWiPrJFFX60C5i8rGWjZ0ZqShjrexrVWfcxlBlhSBwOmUW9yTWgnRmLPL
UB8JONRZd1xpNAJF7fl51yCGqe+/C5LtJZd15OkW2wKeioG7Myio/q92tHwNwcNh9WmpeD1LOdPM
TAjTHgTkEqG0DXtXrptQ/My8hjgnKyazIAt1RclNc1y2Y8cPwdD4xYJHGwQzKG3rDsAeals9BanW
nOdhlMNHzCpqZ38oX5Ww43ESLO7lQX0jw0LPkTMfy6z1Zzs8RF/upcxmHWyf+HLKh4+Chow5XttW
Yr0aVnNPt/POxg1dFDRqhd5pVG2WAgbPSt9utL7Wp632De+Z6sL80CTiQ/4axBxHA9t88fc68wea
Fzl+QJTofGoRp6RXVUV7zSihGuTShVMeCz4gI/675qKWhFL2is+fxnCBAqHZtl8m0Nn0ISO0YQ8X
V0o21umNIilPBaUAhET2+jdN0cJNiIJvX2zJep5cw3ss2+lHg5LfORhuEvxD9lCvCbkxT6wj4DxZ
zJJONCs+T83cEXKnhEFb//bk7svqSkMa/ZtpE/z7XqD2hsS4zw+BwckK2WulhyvRdTne0x7Ku1AB
/d6TzVwIUTyKx20X/vzTIBavn8m92NW7alK6PZEBK7aaABs2E0tNe/yInOaajVlQNHuXLv9Fw0cU
8Oy76A/CR2nozRa+WO3A+2CF6em986SxgvvTFybZv6FClK+ZF/x+kVQ6nr1XVFSIfD8s+LFXJhSw
ELWvazs9JxGHSt5FWfqTKLLvqz8anj2T5RkzMd0YNyVNz6AvvBei+SnHMecocsJPcvAx1TfPl3NZ
VT6hPSrP0NId8BNqqYr40MvDfAAB6F0B/2rNgU1duZU2z5YuOJGPz5B+0E2qHSrL+wP4zA4OcZym
6sQVYqBIX1hqz7Y0bcOglfGAXo0TG1jRoaAO5J3lL3EEU0ukbK7gBAf2390giJseiBNBZNSPhL7y
PinTSa0zPMIO2bNAzoTtpy4MxQEg6ZM0LctJc64LyUTc6y4VlRtZMG/+WWEGfBaWbA9uyKBNhrRh
dLbLbtVw9Z82KRsn4CE4tOWf/cT1bkYMQuUbp9kQv4dRc082p7Lj4zv0knUsla3ATzBSbZgo/dbl
RizuFwTjueITOHsohQBYz/5sV2UQH6qhSY803RqzTZno9mOVYcwNQUDwD1963P/Y7G3FjwkYGRvn
nKqcWcl4C22ncnQYm22zwdn91gNXH06XC2fRLtIfIjk+QpxLxp/y5sCTThfbyvRp8Ab9egbWrQlJ
4tgKly58/q39aUD8Is673Mbtw0fOgDRDJTANzSyMiBWgVEk1Mc3YkfEIo2NrXytHEm2i/y3rtZtw
Glqmxj4SKGI5u6u7zEXJca/7C5yPLsGwf+/vJyf/8SyIXKyDymRSQ0aimo8pKXg6si1SoJI/VdNg
7Ps1xvtcvZaoExtrLsrV8GRoJIB8TYdWow7DBl4iOFrUJYqEhDFD+ed8H8SFEL2d5CdAD67THsbQ
7Dd2tUWEQA+yYw8ucBZrr5oWfHNjkFz6DU3PaDbw+csupEWHWD8mijm9xU2PWBf1uL9q5PExLr8U
8lkudntDHcrODBIiz9GhOg2mWd1ZzLjQhzPtcwL0BWkwVlTzAjEbvvuyLc2D5rIRPJXOPmEiiwoK
027bVTcJJtNo7005Fw93JgYkPOSWF4De2KLSsRnH7fGdfKO+RZakdFjlPxXrXCDSQj2zdwUfvpW4
wvHLhun+mkjA2tsfoesZKMy/KarkTs3q0wB2IunPp8A4p1mDNvJnoDoLsAx/R+rHc8uJ0lxbc7w7
WvuRlWJbxBUUmfhD/oDxR0dT+vGlYLjewzDNPJj8pXX8xWgg4uLum+kS+iV/+bLPgB+8xEdSwtRt
2/yM0PS5EOmgqr3MpmlYRSTAmQ86Dm3pp8MO32S+9ux8VL72qYjWedbsddDh2MgUJj75kFQ0Y8g6
55ywZa3wd6xpxSwKC3uUHjna1KCjvtsW2EaKPf4UWRZC3DZlFpuPXKsQr/1i9NiSxrDv/PJrO/09
U88xLnX486b2zW9Znkko5BwUlV4bxz75f1KIdl8BTj8r9dmllNZEV4F3nwX+96qIWN1M+L17xZUG
BnS2p8R5lfV9Ha/HZ/I81nc7rK2KHzDXYmCeVvFYgUC8M13OsWBpUlhUF1CYRXlYls5X6jXHyjJS
htDS+aLJPUyIOp14MpatyUawVS+L/1rG9ghzqj8sllo4QZqdTnaRch5Fa+hBofclsAX3QWQfR/nG
47jxFZy9LZEpYFnRdGPoehn/q3cZZiTK/qsodQ8d3Pb+ZnS2scOyduBnjLgAItt4t6bjmhq6phl0
6bsW9su8w8Te79ONPKUZ3za95Nxzf/lpmthgBom5GKMP65RGX/P7k7N0ivGFdHDfI/R0EMyiN+G7
GE3cov33KxXnNq72F2kjBUQgiNV4S2cvalw1i04TyFlFDxN2g77u+ZCU//068wi8RP9hF16J3cDu
wTO4o8hJIPGez5Op/FwgnhdvxfGOxvUSeYWtHNJg4q5WO1pFm1ZTLvlvWgBW8nu/QPON2GegBxtp
hFhNSWz5ViM178UQe6uqB+St9OtiDGa9bccfUt1NpBehaAKQp0bPB+cmHjssSdMZ27UGDRGkTdIc
kxPgdFM92wN5zXIU8ZIuS9Gipws09/jG/P3dv+4B6iWamdd7trjHqkfyKnaAAlMqNP5FYF2A+BcW
YOXkRX3wDT17KlhD/sP3TH/hOO/G8dRqChNyHu7IjGVNQlG+8yE5kt4Z80eBkCvoePeBZfRGQ2Da
+4ENVy7tbTj9r2J/YpEpU+b8cOo1f/n7IXPodIT5xybI/NlmfiBU54J8RKtHfwdK+00k9ki4X7BM
ErWLiVWmpHXt3inTv3RyevHHq2KIYr9pFA9bfJGHjhjnKnZv4TO/mDiIci7NToJDyn2cYVIDOWYG
F1L0OGj/cDaYUk+Pr06Fg9ePTfOsKxhzTmUhyO9MoHxMG7DNfVNC5zR85uOeFtTS0SQ/2wzqpYYD
j1366O0BgI7Ks2pV0YHUKu9XnjrKKD0n+oTqUgSP/HkBrUcUWLszsmMPKscq+7WvU5whQKmnTHFj
H9m46+eZ0YLaExgxyz+Fu1Ne9QkkeSi2POtW53volzxF5RqAAgOW9jDOwoSKk16M7+Ft1eM+uafI
w3bqPDzhPraomUaW7BiyM5ok1Iy6sSiYa7MG89DnKZd6Eu7lJE/UQY2LjIXfsaVn3Ih4xZI6eycH
ETqAQ2GaKtPq+34EoXqFQtuOhAsTLvWt2VTM9nlDMgoqIGHQaeSosYCVReHQtCUVB65xN/+a6pqM
5CRZvIsoxYdyqkXO4hL4o+xdv1X1N7Xcf6Ii3N/JablYq6NyKvm6VyE7a0SNbYu5gvtz9IJptAMU
w04/eBNHpAhFvYUSL3mpqyjTa9/LhFZhB/a3mTxjAmb0O88T5nlaukIqWZyKF+3AlVR1UgALLFso
4lnfEpf5lIZ1uNS+htK2thRE8+v1HZy/4Z8fC1ogBWY6k3sxsToay3KdQzGpQDhmyiikuUJW7Zaj
g06sNhazFkk6BuAWg20EQQ8eGBrfEFOu1q0jFcnjcoKob9b7/ksA1gQow+hgzj9aK5vpdVdpHOt9
KrENYUF0ZD3ZIhaMcAvPBSUCjdQCaThpTU/ZeB/pv0nIYw+1rgAhqaXY3EyeW0tX+3z5iATFnlYC
rdXBVFCcbISakbbIun0QhDj1B33xWxUc5n+nrNUNPkgscEGia3lZnugrlLOD6MybJjy1S6M2nfvX
fNRPqkWyKceyqm7Rg61ED8fuT6EtAzPZ4xmiL1TLmxJn+aEPQaYBtonSo4z78jAUhfKaNSMcLdCh
jPKKf2RVhptuqcMbx+lTE6Br7xMhVbgbp6xO6Dx/GW4YkU8avdHeZPDeCanF0xQ5de0zDqcgNvpr
SSDwbllPcC8joS1/GbW7krKfYYrofPMfhuq7UhCw+A/2ARU/Oy/0tz6wfxXOCqSgU+YfHilDu2G3
Rm8c7huEAenoIEh1ZU0xoJDrCzZb4q1d3SaC1iA4/bc1mISphX1nkV6fT6nLRgZVwvyOjnkY2Fi2
ydd7I9Psu+HgpAEwz6puhuuOrKmH+5A8mXc9CVqicOOdSbojDnDJGZZ1mc7qFO0Qppyd5Otk5ytl
tsKDmLqOGb70OcfyH4SlWJih3kvBHN8/vfqcuGhIk3peCmIT6RSOexGdBDhk8PEhwkK4zvjTTIws
DHZO4cFvy/GrVlVtojy0BJhBEhfAJP+mCrWq2paXNuN1NlCqQgRoI1C5STC8J5w3AFjx0nNKGx0f
rfQk07wWRrUOepSdOONc1rtQmKbcv8I/L2ueKdw4ylHnxKfWdIoc+Hs47Wx5B91PFl6Lu2TDW+mM
qtPe4bvk50nU5MctVxw/JEkb2VPMPLKw13+mP5jCgl6Cvy2TQmElUxyqGa/pau8wbY+8/i3P+2mf
0fG92BJPryHRA8wPV4JstxnOXAdAJedF71bZ1OOj/drTETb5tphLC/7pgnVD3gmLjexUsTB1gvha
z7MkerTwuaHF1y2f75g9tGGCV7yeMgVuCbUwyWnrE/P9nuZlTyGEb47PLjBrs0fWFpacqBIAZ4Ev
V6GikpeSsCRGu9b8hkeLa7u+u/jWPKecGUTjnMDyJG1+7GTmMQJmLjc0/gqXjcFJNfmV0DbqBJZm
Cl3km7SdqAodp7lc0pWL5NVzlyC8Nd7RbHahVVQjNnfBP276lWkPDYIxnPW2j9w/FBSVKSDlNKpg
UjcDHD/tjrF6PgaFA7gt4vB2ZIlFy/ZFW7ai1tLTSgaIrvsMuRknA2QH2T6wVyYVHjOTa1sMRMdM
o/gkzo0Q2gYlDDGUeMfmeA6hsC9jiM345Fb6VQvS6fjZIZvXY/XsiwRcJYRh+oPssmQBcG/1m/B2
OXA9TzG/FxT24E+cOyChpptrLsf9jsFiwK0oHa5IjwunTDLKux1rV4n4oPpIDUTzXG+QiRHRrwAW
GxmNYkCsfNse77kwAB2zHNGLj4hobY+hjHBP1Lfe05GUDiD0SbUK4fbV/yIKo2Hu6cOtZHmNuaYJ
PrGEZp5iJu2Y9epKrALSZ+clqVI+Xhb+FbvcPyP+w+clcH5Itd+dU5M9XFa9tnsydvcPmFAD7yz/
EiVHojzqSmZ0YX+nz5CphqDEjMb1PTX4WAg/0iyEPGOfPLLjpRU13MfLvBVvoe74i2k5rjQf5Mfi
PISxFSnAVlnKM1os4v0viTleMt81ZAvYJkC6xMNm7/eqbd2U0e0PuteiJNbNXT53e8irQoPCHVPz
sOAU+GpZh7G0U6QwJjiIPdTWdm/4N0UhIn9sahcMeA8X9OEV/htV5i3G71GRyyZ0tmsXaXLd41cb
vcgBOpUwIFNnLtwSFnfn1572ztfMvQyDOH4S+2y0S5OnLhst6DxS58ZzNlSX0pRxOp5wB2hDd7cY
jDMAvHmQ7lAtbeK8TEUsO+ibRWYCGuZ8wrKhjrDm1yQUntXrG6shgEgM3AbMZIZEM+QF+NoLPtBl
TUlrAh5GNY9QZtwMYvpBtVQGKQpvGZMuDKZGWrJHPYdlYVtCXAsFc2ftjZyjgEFwW5pwW71/A4Us
8nMSE+dRsQFfKlFyz7J01oSYuGxaDhaMQwxI1Zpk+rdbux61y3pcwmwkjoEOGDJ6rnBleNzCKtIC
Z6ajkxC7GgnCTpYO3B1HuTqA0c3x4xs6iHQF4imuSc4NypSz8tAerfgSdzbwi9gSmKwWcPxl3Z5G
UqYpRGiaYyshRNr2EB7VKWXFUSQ2bjR41HViOQ/gUkEVf0NVJu886CDOdbHHawi64BTvS5PbN79W
BSefTOgSEmCejKoo6aC8+th7JhG86j16mZFZ8gStC3DESkA8sHtVgFXfQur0UBvmy4c91Bgyruf4
fcw5PshC91CFTtWKN1d6vvZQFNCMSTFMsyiCVE1lHAglVNqKwgwuPXAJGZfZ+2JaboW69hIu41Bp
sG74vrmNPjuxTPZjgGLQ3ijK7qhuLeM7FgWOvGToOu0HBiLLpx6Wey7E10G+n98wAfYfa8w1O7db
SI3pNH4xmhVRWD+2XWTJl6LFqDpWEonwZVK8AGWko4OhMH3e4jU4zTYSvSm0AO1vJg78ZHuOTuli
kGJHuttPCQ4itL8/Ub403lv8oMaBjsVW/V7yh+2m9FBIwTpYAqy9MRPhr1EetpRaobgbU3xwC+Ga
Y/CnhGPfgjeUKza0Nbpzm78tRrGOxNJtrSfsWT6qLFREt80bLsQ1LCIdRMn0G/ue4Bi7LfD3lBaZ
QUbSUVUTMDgxehrX8TuZn+SdWvVjD/7Nl+Dtk8Fh48vUbTELoPJRaQj7bRhNc2gYdU/0IzTkeBqJ
u2WiFhOPLe5nvOfs9FuUCQ30gDStpRcGEtw+CXlYkRmvHoI8iqB84R0yughk73hylrclqQ9PFxo5
6t3hNMlUsdnigHXeU7hhL0JhqjiRSn1/tm40ve/UBP/Eh7ftI8Zv4LG+s+AHCCwecvj3XkQ1QGcK
Ozn88mGAUFSkQ72gG9U0dTOmqZMToLGUrirfS6Oc0S4rdw2rKyg4iuWRJHBU4bHbT3nHWeJJ6hSS
x1nD3ZJbU+lNBMcqRv5gD/X4vk92/9nVwSYZkCTB5Q1hMg5sN4tRL7DdbnYU6RLusA4Q1LYe5R75
G535LLfnKWAlkSDKx6ny5gZlbqKQXZfM7I9eXWYWnRueg1phliF2cjqjBxq/3+EQrPi4igbE1RrH
3B9U5IXztOtBRCvWj2QNtJZjMZo2EuKJbRbahRy3zJzPQfP48KAr12qZOlN1b//j+sFPKwLBbKY3
RSY2ciOfjIUcktGAj7/5GuHrs4ROzoVld9i7i2Tyv0FDqFcxqT7cdF/tUAEhsK0m4GQh7F3MM3kk
rZg+x1+Y73Rf8KCFjcBs94N/psAhWQShv9ccKtTIkTBt54rZ7EzIXGzqskYqDS0/heDuNe7qprPf
iivmxJ1ByS1HR2wPm3MAynk3rp/9UX7dOyAfGCBvN0bSqzTS2J8daw8IjQJf5W/Svgsp8UwxSNfU
Mv6bwRGwmLPuoRYbSAWdlk5njlXqpVrNg+E4XlkkayyoWLiie8gMxSTgVyqHe5aUZOFIhFe3FkP2
u+9ZvsSRh0EXPsB6UD4SxP9TnkakkauKjfx7JYuCYWLBkxvGKulQXSCB7xR3BWYpOv4YViyMRBIv
Ri05OiUNk03VBUzwXv4bfF8whLol0xHzE2xj/WaOVYCKotLsVBsEjOxOW1APk3OfTVjsyMAxA6zQ
JEDFIQAsfdynlRqKTSK92Zt74YHQrSxqZHqaFw6fdNPitmeq2/7FCoLxMvYwL3iHfl/ctCOfboIy
4IyLvKqGXDDH5lSNVV3gTkhgrel8cHhSiTtgxBlPws9RCWdVY4p1RZ+8F4OmjUykzGTObpWqjar+
yQXrttD80g7IPVTftokWBnoyNyaesndcB6PC7yhXaNWNe6etG4xn9EmlxlMoQhBlGt5XV46ZXGji
xNdedO6Q8k38aPDnttDehyJrq3Xtsy5RGSZLxmtkz9reYNkXJCZcVMnQDgsSyygvubEK0cbWWENe
OkzpagG13INX76/0+8qUwShQ4JoPF1LaKXuUKB71OMJgrY7yRjsALYVKv+YUSDN8pXYa9v6EQPjy
+QV2peg/8LMhB7a1yhzdxttgp6o+qZkX5XNfwJs39V4TcDGz6ro4YtQdG8HhyRj0fz7D0jxfyT4m
eAXiD6FiS1dS6Q1SllanoYn+7gwv9MbOtfeOCQToho4Vh9XbJ/DeI3jkj8gWToN6eveTCFpsrfI6
K99OpT3xwX9SObgd0WKFE7S5CqaKzVWK8sM/ltPyYkULiTrF1cbuAlNSX3Sa2nH2mfmSeMfJ2OB9
WNJlBuWig8KPFL884Nlrqgpmjrauo1KxdrBzk5NrMtRUbQCpoZ1iQiWRengR65s9LV6u7FS5ZM6V
NO3YmpuPnlAMNMb9thMWJD9ytA4NwZXfRnNatUL8L830jm3DXgfpR/ZCkMgj+NTvWqV9guToWKJC
IScy+ENy9lpzhuBr0GywEVYgvAmRZlsGaMMUUWVcHV+J2H9xv5GtztSRf3JJK8/OUKj0TfyaKZUY
ECVpIgfWygYlJxJ9ASkvzFVWINluJHt7LG8maxNzUEiYEkINRqsVRZzYDUlgYExZwRPeY+RHmOoL
hTQwgtnzMhydpKbKIw7FQLUvKKd+8thP/cTYmJu/hbourBERYz6GupPUV3Rweoq1q4IysaHH6Ye8
Jcx5nmuBO81V9yNylk3y0oKUZeL0B8MCInRKARn63OFUqvT+3dr63e7pWlZxsUfnnO4Nwc/+IdAw
yhDno9B+VELndbgEs2+JlG02HRSQVV8dUt5RmZDmc4REUnBX8v0zCRV9f/vrkw5KYUz3njsEaQRh
7fHuFYdTdKIq7dlZdPlQak9NFlgNjOBJlfZxKSVHkZ7W9l2TiK8EDcFh+w67oIkslfATRg+kjsdu
IphKCUa20ajxH41CdE+VLvR7gOBRSnhgeu859WcjA+54IbdWGTdFZULUz/kGZ3PF7w9wF9Y/6oDx
jSxsMwA55PG7Je9qhRd+m6whiSwIdp19eL7lhNxQD0OSDn/6e+aX6XmRpE9IPzMmKY0NGRjzAwIa
Bj0BZvVLa3Yb7jW5hm6lLeQEiFCMezYVegx0D7So7eOjSGMxdejRCdRIT+SAfhm2KdDz/d0ESJ54
IkLhsh+Xl0F+dJ+dpENa7vVUdsgsbYESw8k/wMQQZgV5Ie+zKMkWW65+W5ZJ/z69EioXDlVO0Tdj
bEDfGJAs8V5OMcx6hyfumGGzTH15Q2GrYd4ITjN29LbChtbqA9pDCAxh8Slxrs18EXd2xEa/nfQW
VAW90xofqQJveyTJTcvpEeigBxeS6/faYfKOOazHwyxhcF/eUQnpDfiiUBoAS3RDee51avmjCqmQ
hy97vai63ITPXYoTL/ekgKHswjRj+kTM7nOKb/ehfic2/2pV/CzuZJ38rklaFPcr0POz7mtmMMjg
Vpl4AiBrb/UNfYUhU3TYfl9mGiGzFlQ5c9zoaiEgRNZJbRySA+Z8++y5CPG2cphtj+5kow38uMXR
Rpe2T2rBzRr7yhOGIuVjEpluF6+UYJR0JjwCh9RkAc2C8vxvjUplWo9ZjkoQLH4c+m3+KDge91IP
mTYin2Ub63p8/wzK0igE2WRUjycrSZKL0/4DXwajIbcDxP2PtlQCFn4xRxVRg9hwp+owbMAP8IJr
HWUTiQ/88ecKZcHque7Q9j77C7dePVP+hvkqUPhhaEZt7iY5YcKztM9LUP+749i0V+BsnTy6mmGu
Le+mRTbO4tO9g1XWvm8p5cUFt61+cXF9G6rnunFU6VeiQwQKAgf3oprqy3D3+4IZOg6ESRNe31vO
FVvYYRZ2yQFmgkCSErpNAZciuPAfKbDj6jhcS3joM/G7nMGdNAN1sqhQEn/SqdF7uWWDcEIfdQ00
n+sPs+wCOfF8nrPry57He4PEO1BqoZ/RlJ0M+2WBN+byteICeolQ0ml7qnV6GNDbqkDeiQXs+g5L
6m6I4q+80Ej3l17eHXlSw+Kuy9fKQBd/DnMpyrC0NW4P0LH/tnzeGosZXYbQ7pcryt7+f6E40+CJ
zZCAuQbRrs4ZOjyClhi7U0V7It6zO/x7ccGlEaLTZXhrJmjhN20ppPGVCq+MWQ71uXAR/5jQw/1G
utnVxZo7wrgSgyvBbT/talaxQr18uSz886jyBw9e4dYLEkrerJkMaXsSFhWfZ27OAyTwB4mEzk1W
XGCs48jXRNBt7B2FMm/nzyqRHdndxRtpLunbP4N+qQfscIDMsgNvPHQMiIJ/s2IYmpMtHzOpxw9i
vVkuqipkQxpmenSH8P9oKhdTw5MjJwuM3tgnQ9G8IwjtZqsc3u2c8W8K5JkFlAMKlivkymqDwvJb
Gs9ZeKZnUT1yxFeKjnGcc48NgkfArlIv3mGVuFZb9xXnT5G+N6PrXSo41eAHYUwbJ4Htlxvs1MId
mZ+UzLEthQnIjZDBsbCq2IpUbQv2VJIhdKH1K3ZKj3zYixWyoZMTR1E6lt/a4pwBZW04oQ3WjFib
seXhO9omBWoUQfFWnGOIxzFWtkXe3ZRDFexkxOb7r9iFmTvrKLnnXxjkz3QnaX+n+m5O2SJuJKEa
pxJpBl/+IrFtcnoyqMnXpgAC0WrUJ7GqU+Z5/VeXCUBNIZHz034DuOHvoPqPjnn76jepr+fFC6tb
XuKjLNfyQyh4l5WWQKXpTUJMRRoLf/lR334eULc1iSbECxCXNZ6sg3F1y5xMLVt98+FtZGX5kPDu
eFvhkgavmZ8sK4/6W7b2hYsxbK+r7aq8Y4eLZlHQX6w6XBTRPUBlOkk/MqZBK3OAZLESjpoScP8o
nujrqmSu6qqnYAGLIFxw1SAFTVC6HKd6KMkj+UHxOXPualDcsYpjvD+kvRUQhouDjKEZFkK/NIID
ElfGSExIjH0U274JzXg6abEGOJBiegeuZRlMfqMe6m7sWTRlLcC71T2V5XNaGfysVAZ0NmVSsdgo
sbwvHiTRISfFyLytZYekDNVetIr47SSrVJVhFqf9xBG+XKgmFlasfexrBH3aokZ3pBMdGr91yppF
stPlIaw8rRb5wTQ1ruSu6IysWbP/KpGbCZnvZAfegMhPoCa5zvfEFwxU7xwtUfvPaHvWMKOsEnVo
Rlh4GdnT6CxapSxytnm6tvPP2f7W0sf/TDxKTGxZ3oHar+lIze+y4ukY9CHyBHPfrX2cSn8fYc1f
Z1N8l10ExocSvTYCxW6BTv8lwlhk71JrtdNxIpa8P4OR9Ym01bF0nZD25QM6w0AYsAt71S1CRbvm
1w1MPdvvBhIbLbjgzsOIJiADxc2dy52IiBoi2wp9cm0Wpn4TvTtIpa07e2mNiBZAhT5VHKvb6pBR
XZLrJzcnc/ZpbuuifW/Xgpk/AHiyyqWVSxp1m/ro+xi4+CzKVVQfCOAKsr1PKTrWN/t1R3uNHTnw
qM2Xhhxg18cjD7sxTKq3C9Ek/olH4c1qde24upiXZD9udCrom80FIK4ZBPjQu6BCumo4EmnoghXA
fwaU+cusvxV90D/UipW5MgVl0w6PsKhHcS7p2hz4umopre/3Y3NlmLWwasImtyrbuNtp4ObzPZd7
z3i+PweiJLeK30njW34FKZQLpLBrmTNfeB495SinJuxQiGjXTVbuLA/MxbrjnYGDfGbC67FakEJp
vRtAIO86bOb4mLTM9Y5YLT1wAVMliieE6cUFRsOpIRdvu5rkz48BNfr9/t4XelBWLdj3866TR104
3+y2zZ4i0m+U5utsh6gA0BFIESMdl1IBEf3HtK80RiklMmWTTw79W7h3E4OYYrqi8KqBS/wX66On
uUtjkBPlHniD7UxDIjSJYtGxJKregWs4jYq78N3zBGfD0CHC748ATB5v2dcq8M4/7Mt/GZ+SWjQf
TnEQIrsvZlzI4oukZnCepvb9sHo4lCOAu7W30G0oRI/l4f1MJebDzuPYA6fehHFn8NtyRFUvA76K
IoB1DtpYtC9efkLWtCS5CWVLBcHQVufUGnUFQhTz+j43qpOh1vcHh7tdeN5klnqMpWQy7TZKplEs
e3fB6qDG2RA3rG/MAERU9HK5rSVAjJIIY1bYAkx7zAt+nKfrZ3nzISyIzrM5KjXiHjT/lrh5glPy
rdq/n4ge76r97NkjtFYpyralVbpSl7VCQDrcDGSo07uKiaKLGanj6/KvpvE6dGEhrDMA9BFJ+6TV
YMDbWebV3ZDd1OqudS8wtG8y6O5GE0CPwgOF4Q3jNuEum0D17MFgRwrcpdL8awLOOQOX2IGk6070
q+QIfeyOVb6iuDUb7ipL6aVNMSSJmTjayBPVUuj+i8cPYvVLKr6jESG88j29colUeZrcZrjKmdQ6
564dDeNIIg6TY26jkyG8j+CaxXSDZWfH3HEdjg8qfZuix4IycBgKZ5XKZaJqMqG0Pa+Rqt1VSLKE
gJxqpvgFGpCitq4jbsnBtdrTwI5CJ0C9AcB04qa0RWUuAKY4IsyTRzb/kekejQnsp0wW6RZZJXvt
2chrTnyi2bvePH6sr600ZAYE9Uz1M0xgdYQBULHik9Cah7BpIT1ysgWZqFKlMKALIv7wpuCakPTZ
WKy/ymqINY17qiWMQtLgUaLgqn5yYEUtk8OlKo34pqG2U5ZcquC4vXzMpaGQHlsfFLONRQYrbaNL
luXtCGEC/pF5DSBSVgTayENp9ZpYoQOZucPSHFv6R4FxA0U8h9igdIJu7KGiMQrRh/OpSk9cL7DU
ocrLBihzY+qOCDYXw4DwDcMx2VmiPpOJTho3uVQceUtdwCIoKAkb4W6fDrowSqEgaIauPDA/nH3u
LaJu6QXRgI2qmiRCkZ0lUeqgXpHSvSCnGsWTF9nxA7AB5xOdFTa3ejojY/DcxcaU9xlnaSIWJUxY
NG+nTj0TLzwwtVQwwRBgbtm4m1UW8x2lLugp4y4F/CCPH3tKe7EuW+T+INlowFTpMxaaiF/Y2cl6
K+4as/WETT29Rcw0r2GZcItPrfzoagORxHSrODvLypfIh8KVJ3iuq31bAZSvgDNrwlKjzHlTW2bT
Nlr0rr2h95c39AEDroVN6RImndqEYvBOz9nvVZkqMSDCeOEWpDHfBboxudveioFsFXz+BjJx952A
uWt3dYHwaXnsG5ypj7d9jFL6gcX7lGMDP+979PLntJ6oEvKjocea/RtRKTyqEoVPHDK+HFo1YCHR
lEZYO6jQctNdUHf2STKJvJkzTfw0J+I9NGIbKE/5940krdG1Yw190OrM723QW8fQjVdhx1td8hZB
BWUXOS29KyM6VCyz/FNf1zKEpqh0DrqwHfqNr/aEqO7jGVsRyhF99WioOozrLifWOhN+azzjDKCq
XbdX1hOSZfR8/09KhvKHjrR8ozwz/O0YSO+MvAy4sHnzVhwvJHqEE3xG8feO7D6tQiXCTK/gsIj5
cpeTujoJoniGHkc1K5mN4AGvLoaNlWGNv+huZre4+enxjld/C6U1hH7yggYon7MToBjhd1vShOtp
l7UoH1+mdjc/avUp65LpFjrVkFzDFe+VZNbDQ4m1N2wG7Vdre602JmZLbPyXv5eBkQz5ij1wzbt0
uKq6jbwSXebYN6vYj1UXi9r5mAffkAyk6XJXDq/IQjAHvuuaNliV3B9JvB/Xq25bfQ79ZQn4+ziT
q+iPIg53kpjnoMJSDVQgvz4Jf2BeM93dSaT5DI3Q5dRrgCunUth+O1nAgkTdB7L2M6VP8zh83nOY
faBdsvijMTT+B0GSmuBWDqiGMkXVPztxEgTD95tiTNqv67ncqhmgNTiSWwNQ/FTcDYucJHv20nMl
EJQx12KSLs6Cx5g+lEJFhsHMLqsVukLe7RAhTTMitnFCEY6AooPkVyIGp3sS/PbIRDdjHTGaVPft
lZvl6oB7KijLBt4B7MPoMDsFgddY6YeHJtVff6YqcEJ0BWUfsxQh8YuoDJz5sOQ/Dh6n4WLJNAal
69ObGulpCkdQbUDAjxKAYvFNn+EvnWCogNAHQrUDUG+FAiSBrNyzrWEeL4228wffZDSOkA0jdEXI
aVYDQxFN1BOsHYFjCx/ifWTl1ubbtnQQtNDwXl4V6CL/LZ8y/msX4cMLL1VddBZMjNuMm2lmWZZc
Jl00IzOlQcZTQskXIDn9WcjdiKEYPA4u480Dw6BalFHMZ4ct7JdLshcPC6TZSrYHRfSX4qrsZSze
ih4vHW8TUPV1xADD2ZQ5+YrgjKmiBJt9ZJum3G1pym7EFhNw5G5NFX/DE4VIuMuJWGnllAp4AlbH
2z75ismE9LOOFNFDoGKnIKKC31czF5TNcm8nHqJjAY6uG3MbIE1YhIKyzZfcPqXURlgzu+nxK+7f
q0bQI3F16X0CwAI7LKmxpWml5KiFy2JUo+xBU+9/XQT0zqKl3WW0jH03MbRfxpFvO/xdkpsL6HHA
kx7Q2pSdCWhJqJipdHHfSnwCLr9y1+7hpTG2CJ+9yfukG/VOI31zloNbBvuTy23rotTIC/33GzJt
l/g2sq1T8OIgYyPuBfwkC+3RuZO0rngACVN+NMojxaTaoXnw36b2cOROshqIJPHda9cyq4EjDwil
lWZk2eZKTHJXvABqB+puEQdAQ0n3cJ3LeTDPdehGbfiZXAMAhttH8ajBfaVje08pSbe40Pp0GW9q
pYqrAVe3IUoy/wdxZlVQq9U6HnZ2IQ4s69rBbh7GN/EMCeg9p4ephy1qEYr0lVN9tvQXA7OXJGk2
dMEe3ooz7r5UJKtrQvBwPrm9i+dCbWMguUh7XtBeOrhSZmMBzJYCnCzO73tjIdWwTzp1CkdUyhbm
8ABdd+PTPmbp4OaZpcaYE9J+Qhs0jbNcn/pWbPSYcPjVTr95giM9XHBpuHlLSiQnfVkxiSlD4D1T
DrY0cbzb7dmMq3xntWz2EM7noHg7HFTdkoQjxEPJ0lUcXdBteSMUecH9g+aWerfXaSX+AI9jd3US
5l7V09MpICW0sXvGe4vodJrWi0jPye8gI13HApHEY1e8bmKWom35qtXyrfz88RvOiMcbS/10/OEI
0jraypUaPo/RvajH1tnu7t3UjHTGmXq+T+cLqD2GzA97jRPuluDwqEogCLrx4AmBmO4RYWBzEDrJ
7rfAK5FVIWs2FFnXE5/cpxN5pdMCpG541CWh6ATFjy/FZ+vx0zsz8urKhvlbj3ChzKBQrdx39gjO
bjdnd2qVZTpBO54gB5wD/jhbisavpaPobRbsSPlarWZxAnCK6RC7Rs+PQKAntOL8F7Yy5VIgiDrU
BMjRtE3N+sbur5/C1ZUSxcZhVaaVvVLetxZvV618z82ce/05gLrPvfSmZXQAWYa+T9bMk9+PAUe6
O0CxiSfJbE672jRLuNNGk2c8oao7cRnJtpucRk/HL3xrcdqA62P+V//3Is36gHT82IVaP7bl4qxh
/1aJTfbrbxE6asHxLiTv3RLBIMeNSBNzWYb0Oykq68ZC1j1OQ+zGcOGiZq7A3Tio1SJ3OtAs4QJ+
h9t5yJuSnONrCm9HlA18R8o0q8LC/uEmCcpTqRgRD6ivolIsxRWQITPS0qY/tffChUa5Xx87Y+iv
+G0+EZj/N5EVpbYAXIiMe75Vw8O23RFkbZUvrJd2MGLfSv8ffr1K3JXSdp2P1FfisLRVx91xFp7x
FSx7DQ8cdX8aRCOXF3K/Qihj2BrXiH1eVOKo0xcrIJrRkTPChN2P87XU7D3oXHkZqnJE4MZfJll2
Kv2WA8RLaFgIjHuN+9lx2r9oo9KGWDMGiuk2lQQdTUG9Arw18AjX6RR6HLdkFB6KMLDoTEeKxJjz
e+OMzohoV6+mMQ4xFXnhLRCmoWSYDf1Rn4kY0v7NBViRKRuUUiNkkTr7+K2+cr2zIX5DurLj5gMi
Xt/WDB5qSNdMDhxZ8TulihRNQJfDeoJA7hyrYsJMUeBLQzmVQCWNvLbRYNNC2+DN4/5SipDZmPZv
uWmmMQ9WWoDXuZMiDt+pQ2DWbzV5LEssOaGUoBz1aeLlgcL/qjpIVgeXWnMiOoH4yFntTUqHTbH0
608lLB8mgROcro2WLFKXXnQ4gnCG/NoTsqdQMM9hu/AURZFNMt27pkl0pYFsJar7LmNGjkIRWHi9
asdhJnexeMThrPiCuDAI4dCGq6CnP+5lUBPOP8a/e4rmQLtDhMRqGRLFQHaMtEh+Lo4fkXseeTmY
EW2V4PN2LkrfjMWp/7NH3M31ympHneJxFH2LvCzt9uTErl/6L7NOzLCC4mqcmAEwPhuQKq8Qwz5T
1pi/KKOq0FxeX7BaHdkZCv0pW5utrxPB2s0DnsQh8yqp460V8gE8+M9vaRzA0Hl9h+HOif2pt7X5
mC/2Rj2t3RkoSmWM23XLPFI/sHvvBU1P/SbgW0Dz1eqri3+m/qIcaxNEz3usFFAPok6kFw5k6zox
D95ebN2ndI3z5Oq+cdCeH13HIkLP8CJ9vTCqF/C/KWYmAkYUn0CcV1cIK7vw4BNgF6MV5onAzUcR
Tkm192q3JGoaQGbxN4O8NvmPORnhdgHnJXsB0tfSh/WUm8NuXS2QXgkQ8GKjqiBWQkzoJM5uudRY
0j4fGPUJ72ltbrZ+sdnkW6FVRsdeGM8cVcAIVhKiDrV2b9tPjnJB+QW6bWxo5sct4VgFZIubMBBC
+1c2cqVXmXqPlER5eXkcjSSycrMA4tEjTLAMo499LoqybRg1QKBVysFs820Yb+y5+vPOOO9XKHmU
qZOguEnIgtwh5GBIZcdJjqhIjbUfyWG8dlwpH8XjQwUGCAJ5mTXgQv1RVxEHaCfq9YZ/2PrJy8wk
VwgX+I8toBI2cVPmJ+SboOAD8QsG4I0FbMK4bb2gs6o85Cj8rV5CN1CXX5AXGG/mYFEMUGMagvdd
SMeXRJ44QsmcfYecmZmRy0Qxthir5looLqPZEtm9l7XjzwSDpWnFj/QfvXRVaBgcaQASD8P0YWPT
kV9VkVouq5CpjgJToroxV6THAhYo+etEV+zV+HieWVexYOTWR6Rpc32l4hl42pZ18ByJ8FUPJhkr
SL/Rx8IUykyMFqKDof+C9sRyqhyF9NFpOeGtRLn0hIjTf1LIkmc93mdZGDag2XWj+ZU4aEJ78xbu
OOcDUsHl4uC/5W7fNO5NZ4/jRAM214XBG/ZJSNmsSGWtcInsYwkfl417E1oaQU9glAOgDvm4Z0fn
BG2ZolBYJg4fdXMUHJiNKm5bqEL6fBIcnrpVXDPGA+RDPt4DKISFUkG88vaAsAaBCK/hnCzPM3jZ
ux3Pp6L2p7RNdRJinGS35LyYyTuKzO9jRY8YwA5MX77cNHy8mERqyvUZOD5BxAu0nhjHOZqBuCBI
JChTj9wBdKTe9B8AAT/S740hdjIe5g6oXMRQ/mkOmsAdf3dqj25KS039xFNJNjo09hRWpWDDQ1xJ
Qwkyj8kaPmyNrSO60HFwvKswbGExkK6UjCSbkPuBXATLZ2nirKm1g9tYoBPV3UlwbFKcyqGsy4s+
BfDvpWyzKYQF2XBGBIR2gu8QK7ZbTz4Ue/bkEZtksJOreIgOrZ0fkGHIFLMkDHmBlIe1gDPZJElv
zvtjQ2DHwHXrXV09fVbdJF1BiCXft1yRWIZKZ6ScMo6RCBJlE0SvmzaEvzOMIgszd0rHRBdMwVx0
6pk9VrGUk/q8i1yuCrP1y3VdmCjhX5DsTaDtAmSbNoxKKxy50QRKZOem53g1RD7MruuWzzaSZopU
/jni6nCb8cntJE7JfNKoLZIGRcN/Rp4ue66XGiqCwfzRL5OlvRevRtzJAIQQecBlhkjlql9jC5gH
xl+LXgQlK6kInbBELUwiHB2LuXeU4NgQ7nJylYnymoKbMz9kbrJFyixTMTYRlNuX2G21bEDn6U8c
YOPumOdb1lzWlAkThwvC4nX6J+fJjDc00BCxFS74O/eF7n0pB6LKzAzVjXJB1T5mI/DdJJy0iJbH
ElWmtGqlF10FwHlTEbfVwIFF6tIcd7pk02FR3iPkgQ1TWnRZkYSfnp6z3pH6f929zWQmGexzsr7r
aORdfbAS71+xW/wdc53gRojirU/2NuMljb28BQaAGUfrrywNTIIwnCuHaIwzELc2hXgPsjEQTbwq
VQaLrSA5Va1e6qxXIHmYt3WzCr9wErxu9Ms81iEs13zrVwP0EoZlRN5kNU8YhIsLFF7nkk1q4CDv
As51j+0DOJxs46xpiw8D4k1cSfephGU681dTuRWKVRlet3xm+OsHYDkt6gFMvfsTRbbZu8N/kR9s
QyoTWAoEFSBCuENydxtquLGQJFV5a0khVilQdub8ULdg6hFb81nV7p9dWxtYC0ip4OaULTiXBfve
aMes6Q5lFNZbWBoE6tzz2zev86f7n4VhS7MnsYJLd+sSlJhsglX7jmtF+XNstIJBeDexznHuOByL
C2ooVzpmx9KjYZkGmyrRA7eHqot4+FUaVW0mKF2Xo3HGRNB6yuvpwKD3i2VMjqa5/WCTBfjLbT7h
djmoBqjdWsxI4h3LvtCYeh/7tZjiju7hgiq21eQYo9drD+9rV7FeIEDXKmwQn6M1UINdLab01r4a
2dxhpRnuing05phzK+TxpfeDxf8WSCq/L8FSHSwGBAtmgojjCKrMjFtqAae/+EGD4d1vgOi+y8it
zto7L3vez18FocA+Y5LuyCgq5GsYBAIwdGJ5fqZwhJMajy0nEUSvsjc+8Z9aGHUoloY/U0XA7+sW
/8rgaPaiXU3/B5LDKhqtAXnTqRr5ywYrhlE12ICHupJNo2YpJK8Xaf/pLWuHOWawDdvh4TMfufuR
1c4Gh9n1hnm5uJHUGmQzRzidWmLai3x/9j2cDH4U3hxNOn+L/EqDl/fbza/yFR5aGMfi+p65lALM
m7ZSUoVNt1xgdqzjrpa0uxD3WJ9pW68+Wfc9voc4ly3HHoXrZVIoIg/FAe83c4yq8RNLmu226p5B
dBjgj8urx+mzlVAPVEpjcPo6/JJW9pP696sXHrjyOXupsz+/kSny17dJLjJUDOWteMFsWVCi6xhP
hoLzWjtOqtBye3fyQqbn9fBqw3buIF3E4lGl4RwtXkviWdgEcowSHUTAl17QW5VJp6gv4LBDFe7Y
6OkWIrpZzRLaqbgoP0mESzy1Jdvk1IZz4qB7MORFWZP7bmqTqiVlbt65WjMfym+xX/wxJ2SnjXJQ
6hF/stM49WhuKh/zJZN9d/4uAYXDejUFgAEedb0f/fvR8885IqGoiSSLCf2YO5WMx77ZGRpqHK2H
L5fmx6OPFB3NRYICVX06avgZChI2UAhpd9ErkPyUTPPCVg79SJRGdfmdsPfRMC+4BPDXVqbVSGiG
reCDbk4ZaZp0otZoXzHH/9nbGmndm8GkSvHD9YTyKT/5L3ABoyzzkQHiDMZFThozGbQWSpgdMzcm
HaJHuoTOUqxQxX0H5+G9JV7SZvsQ3RE31cCRMp4J8Pi78pb21wCSnft2N9u81KijSLdjLP6eUTWS
bn73zqjZfCjqbdHQIRq8ONNWLoqXqSXoSvKmeyCG0qgBLi+Vh8DGKpaM18NOpbzBhr7HNSmEojiV
20DaHVWm1OO22+LWfsPo6lfchCE9Dmf3utfsdTVAlH+xN+rjOSOC3V3emPIopB/Mbgysp3iYCqkp
YqxuMk8eE5Tx7KQCEkVMkCFY3SIvDPrUkZyanU5CnGQzVMQi6NFmKTOLr/uF2kAuO+TVJaCq5Dqw
o2nWEqlSvkZRcwt9CWVfrAJyvbhQSPLCm67WrlQKZ3cmN4KIpgryGO5nxPqNwbZ3xZQJE2TrhnPC
2QJu0MTe7qrmvowQT0LTPJEhnxM0md0oiWj2/JBO1oiNy/Ib9hOV9D4U6myxvrGN5A0YtXVPXhEG
0SEqK2b4b1JM7ZR3Qx9bMYZio8V8ZumG75rCGeg9fLdcrZuuf2ZAY/KmGhJN9f05JPUh/sJDl7Yx
NpK+YfMugUnf5qQ4DNlMcZsy1yv/KPQtg+1Yoa7irRFEBpv/uIAuwljYYo5chNDTbDIxMaWCMd00
afUft4MboQQbCX8vkQk4uKdmzVkaSPsijZjYI9mTZrJp2jcE60krnCGgevonaIqK47tLtfOL1QpY
xbFTbVuCwXpd7fXAhK+Vg1c1HTfDI5VucslaNqwJHuNC9VFbZHJWL+KJz7nvqqwo97sizFpEdK7V
vMA7GpprP9d3hKrQxOFDPsjS95YmOKxDf+uX7fM9tFBLkr1r5f+L1Co/2yaaQ2vy+HIE9gJc//7w
+bN4w8okCqAZhV8FjreRTJdKc9p8znwdtWgvTYx7I9YS+Mb4nNLB97pa/WhTjwv/+jziWO1WNXaA
mL6UnI4HyCaQCKNQF/SnCyOeO6V20UPIe5tYlDVtHHKEI553OYA6Syw7sbout7VbzJ49OJ4a+Bd9
dhltQdbnREack6l6ozpKARwP2XMPbx9Spo6Of0SmtIoZgoLngj0Yi5w2YJNx7S2pj5G1DEMFgfAh
JT3iuzlSmKuKOe+pieaHw8TDdnoUbqg3UwkSj8KIMQOMNNK1EDa9rY4ozv1R5Z3TVq/nsSvP9ea2
iAlQi8oCrtCB1FA3NpqOXoc1qbdnxCq9DTYcgAwc5BPR8V3xQZvo+VXMKpA3Ab8FkUu/czk0uPt5
8sfhNWGAEpHv0cy519pAFxtBRWsE0hfD9xmV/3iHmD9ZRpaYhfb5+d90feewdFBOxND/0FcczPpE
752rsODxca9+gAEC7xkMM7xdFRhtwKJ9BDUDMiANVGXX2Yzozxnw3LE+w5yi9CnVGuDTz9rLTfMb
iRrgEuy+iY/ExC0OQwFkfXTR/f6EZcVsweDRR/S8J1lZUo4RDjbZKEuIFp/9e11gu1kGzcqBH+E3
evJS2GtXV3GlF1sAisvYck4Cd8ll9/M8lRFLacDJq3x/FBqisk1mU7uPQO2J1jfwz2n5Ny1cJbVZ
zhcJqIgmKDyelXwxIIwNg1Tp8uG2yaEteqrmeIGg4nTJv2/rJEUfM5W67yBAEDIlXbVdQM3fVirz
kWCcLyUUqXcK2mcI69SyADl6A6ACuLmPfLbb2e3uROzU8Va+5A+WoT4QeeXL6XDh9xudVFy0jEQu
Utd8iKUyZH3InNQsKZbuIeRTi8lsWw39c3rCb4YN3r75j2PDsMK9dYsaSG3UM0iwHnQfJ/vs7baF
Ecg1K7XaZ2feDbuQ43pDusKtJ73rXMtDIMKU+kyjdH2220seUZ+ZZSQ1LILqR2eJ0pA4sMrnbd53
ZnjJeUISI9yzr2BETLGyEb1XA3NE21YHdFzvWxBQvWry9kyGDqQkpyL0qdTNz25XbzjMy3F75NAy
7zlW4z8bQ2tkg3N7V7o8gbcJ2xy0Adw3Edz6VPfoqWjJZZYzykmepj051itOZiYeYjlpB2Ak8VFp
nDK5YSfou+prZskYRvKPsp9ksaYkfnbv68N6M/7aQVbQZL8BQRb6595tq+TU/4GuxNZMgHNp/LRT
PRpchBe5jSE4l+Rer1fuGdyo6V5GkP16LHxKn22Mag6bLWzjj0GkH46lQWj93lb3XQoXsP7cXtTH
GiHQigkkCPM2ESeGeDyiRy/1kyjO1w7eXej/S9V6Y6GCdwvTt9RPfojCTVecQ/h7XsjPfiXXb183
MyFSfa20tL968R9PCrjS4NX3EpUaZhKtmVX0U1RSRYH3ToQrHf0CzeLxCfFK/KpiDuI1YDGAkang
zSBcf2a2PwlN6pDqGvu4NZI23b8lW0I2fYQoebleJOrup/9Fz+whyaBIddeiwIC5Nn/HE+lvF2yG
NRDAhUf49O6ZutKG/WBNbyFObksncDibUC0TMmhT2XyRNhz0US2Udh/2TlWJqww4fvD39N5KYBg9
6tnA3KHo5zPRRGDuLe7k3kt8u/cVlxP5zmNhuYePBL2250bwtb5O/DY4pGyYhMFQy/zda9EhG2tE
ztTU2/meo90e+BKyBclXnTsUwlM3S0hcYOzTBqvJojyAam+T5YfDl/pN+dZ6swZJBYLQbOmtzQYm
2tonK3jxtnFteYuaeknopxodqrSpnKqoGKCjkifSvKpQj/ntVgWBKyGBR04iTzKojlOOyiXsXCt7
nTMmdyCMsQV4d6wx6lF8tE8ldlD3iRThcBh72BPEAF/TqEuaGUU2xQKwHX8mDxtDqVDb1tG99W6i
gb5bge11XxWXCkddvLB46V9IQDpwFSSpo/W5Os1DHxImu7yy9LyWeCUiRFCB2kplM3yDU0qoudoH
VGT6F6PEYFb7OYVJCVGy6ia1c7i5g/VMyyD5XAr52tpoOTTKtkHRBQiGsKMjFdVaQ5wlXLlgyuWZ
yhxxBKQ4eUwou3f07yXdm9E4ZTB1jS1p5fy4dGNnB+cVKnG7uUeVJiXrdUgLIsg1F4lPePdmXi7g
+ZeN+aQFYbN6tDTKlpgiBatic7XYJvgZC9ZYB7rfo245b5D3529QiM/UDYwe96sNA8vVZgzii1g0
4L7JViQ4kPUkLMdt7C2q/VlySh5PxR4PDWJ8bBpDUnxqNTaO+WUrOgRHQ54M5BQD4x1ztx0vngiW
gm9X++zEzB5Gdqb9noWhrYbazKd8nCpiK6D4KaZiKnzUYi6zMsbN5cvqxDoTI/blHp+40rzxqLiR
PBzbliCXoRMNN3OwADbg3xy+oBbLLmnQLXTCPn+CJscS8xbwD8SkPYWtuR0r3lxty6g26Evo+6ee
80Yrr7//feNxJ7cyG9e+rA0u/8T1APeoXKgYsNo0/FgZQU8otzKxiRNKygnBwjZm+5JArOaEFgbL
cyyq+Vl4NK3h2xTEn8qpf+U5Mp9EOicDGGnJYDYEubh6abidSgw4SL67MuzYtYXe6dFkv7oGjWlq
53VIXAJnqL7RCfQIXmzHE/cjSfG+0zJGjP15dUV1eepOQeGc7wEngWBEjyLgJsG4g6LUWrVxm0vk
Lk8fYwpPRWsSD3Fxz82KblyFp9qzkh71DLjaoZvIwYrOANTVzSF44bUrpDeGfQSavSug/8rNb2wd
R8u3jvgbQLApOTPWgAhskpu+TxioHSfVLb2hXFaH3mkhgwT+FiP9ZZ61fBE+HTa9BDtElpyHNW3t
l4xE3JFzkgZYwKv0bVlMEJe4XmiszqxGKbJ3+myMK/kJ2Zk1n3W4rKLF8DHZH2OxTBZVIhSGZCGW
Jn61pjeDQvD8XC4KjR6eqeXRbijULx1gRX06lgnwppZw9HvM7XU9vsimfIxY3tuITmZY6z5xS68a
OJZ10XJ8vAhHPvEBtMsRtcdT+Eu92OEhSMsE59EONrZBIyEcGQpRk3BZrWjHRUfxAZNfIqLGOL7v
LkDumh+Zgb9ZZ0uRQKDjgGZ/PhPghoez6GtzzNYiYH9zsLkm2CDqKJF609jhh53wq73WcDHuBUzJ
GhihkZhRbcZPH426o7SA2CrW3luKF0Nz5z4kk0Yb2SVIbdafK+NAfIm2YEVLMCE9vCSREoObTb5g
Xhq0JM/ConFndC+PDfZwjuWF8IeI/v+y4Tm/mCELeff90k4h2FQjWKAm8puv+RB6SB5yh3YHwMpo
jjHCSnw6LouyzNuSlIT6SBUsx+TSdSkWPI8/5fo1qkiqkrk2jQtDNDK2HtK3Kr4tpE+o43bDsCdm
UaqpMRV3G5hAPa3sXz5gFsOsCXUDHAdb9E+NEhEEm8z0k1jcWyLvJqtff+sZNClnMg/mW2L7L5i6
yq8MnpsVuJP3/HQMXBmi8/TLeptVclAfRvyGV1omoxYCuY4UQnPhcF5L6YQpVSDVjpS0Tg2CapBP
QHB+lhjO5bSaGvyImW0MsX03tjtGtmDtS4xNfaWiRwv4QDv8NGDBEA25lzIO2QouoXUL/XNMMuUF
hEeyq/+pBLs4nwCgGTh0xwUe6HMAIhHVPlOABVH0qYXv3wn1Qy39QPmgMwGOlAb8p9QP+mMusAV6
uxGLhu3RQW1JQhpXij2F2Up1kJfY1a7MgW/b+0IHIZ/cc1LDGNZ7BkBb9zV6BCg16kTr2z08R/yC
7YvpJLbg8hKnMlzqK48sSwv/tBcUZoxOdfEOtssROWTa1s8H+Rsp2jbu2aN1Z9zvH08DHuyXDXCM
j0cKoSZhZW+C45CmOZBarlY8AcNEUHaPKCe2uy+z1rt/PgoWUxQ9PVzoUKZJh2CfCCAzP2jI6azA
fR9rVbXjgQEM7y8jvq9gn154WSjQJQi5VTjrAH46WQkei68NuuZrO+eosDmpzWyWgcmvdC3kLOvr
3D4ok1cEjwu0q0iUYJC+FTSNBqOPq8dukdG0/pM0GO6SIF+g3te98e5pB2hx7bxypcRiRNHsy0fK
f4MeZj+Rt4qR9BlStssEuhWZ/KhSwUwqcuSPLmxZ3BN1ZMtxPZ4Y3EEbd7pNqjVexr+KDX8btyv/
3oECrqFyrloToivzEIrDbB3XXLtvXEJQh3iSy90/OQ1nvaFYPCr+KiMGqhJIk8ryKJ55lW6pNjNo
vabRxP0KuOlfwPsJ+myAbdun7m1xXyHhibqBgxGX8IMHh6QjixvF/Bh4bH9d7fkSgDtuSNEATjZq
8XxUaPARViCAFDQFdEBIPU4aHJPARR8OPpTVV0rSe5vxXBPbRgbFWco5HHm1KkIBW6cBCUNW/pEB
9lL9wlI4JDmko4qtUzZ6s3NwwBkaw0SOB0ItUUYe2/qkvLB2RcVwpgrt7e/1XFe52A3hkgsQPGnJ
uE/6e8ZMXBLfMAOMCUMnH0ecnJp8AYUOYuqYvHFj7x8Gp5P5p0RodFKM/a9YCBcdpKJH41vWBCKs
C1Fgj28GWkxAqb/AQPbQvBCbQGVbKCGbrMJ+R1LE0Sz9Cb8biCM6mCs5BLQGl5HwQWKxGb2kK5Cx
aOstRx52iuMQVcB+aChkDtl5qjpu518xP7d2f+VJgCi3nvYH/xYi7yvGWqspot+lV2MJ72LWQDbz
9TPezKxeeD4e6bbFZz95kfV+YNqwuHKg75IXe2EZ8gcF4mBtWfUMy63kISPtkkcmsfLhQzBABk9Z
JURBUpP94B772hwbHl6s4z4AOJaP5Dwoy0M3f1XpoSyFJr2cD9Lfdeafq0aPGCj99w9794hqRVyn
nnnjZltNOUazYkXFykpGGL5CmVWw0KruH+M1JdDHo//pjDxGRspkFKRUDkpbIimbX9e5rbsYRqSC
frdHQbatghsutw4nQQrahbsns2Bmj6isFLwfOOopr1CXwZphk9XkOEGN98ZmY8euT04TgXWH9tnK
508cVrEnTGgZ96YiDYqhZFKxF0s66fH1fRG63YNrPOEDjBwZJWre1g8EFEAGO9dsjvX6ynipIBmX
TOPh1RN1nXhR+ccechu5O9999EjJU6Sv8AmlcuyKlbF5n117Vgv6Ch6/GJ+sZXS/G6WsbIYkKz5h
KyxkNHGVYWSL/ySFBu4R9vyJkHaZ7xpXbH010UkD2PpGp4Iclxe/OYm2Cxp5xDoJ6o/tpuRqGou5
6FTWPgY2KPizN0IWC4h7r+mj5dkG6lAFetdpBemVevAj8ivhiRBSzVl07ABp353wE8+pLPL1LyVs
02djf0HDHxhd7la6hoiPdy2caFZDNiyx1EOIcUIudxqjcAcd+AbOYgRO/Hceuoh+kACi0gPoUFYU
pRWvQre4blqJGVEaVWAF3qJVcmGrsPJOO/fwfuivHFWTvhv6+ZkHZWHHJxdGpyZRc3gG9Fdf4u+V
fwPrXA4ejQc1ZhUL/TW2QeH9WbPTAN9hqE5uoWidK69kG/TbbI5MTNwRdqU2dXte3PXEnEhRJFiB
PV7jV+mOY71NXH1D+8jyws7Xq75ilqyyHJ+94c9Tk1d9o28wq60r3tBN3SZSQNfabaYr1GBi6Df5
olu9MAhCC/SmRprEhrb7MoXupFo1fOV/2pYaVNvJujNdON+uOwgPv1WiOLDS1joiGaSqFp71FWno
E5grlQrd/QyHViW0l0/4RbVG4bXWw1ZB//ViG1fcFXJ1ds286SnZ1yCC1GkXJ4Psxn8MQ9ENKTnO
vYptEP9xfmafSk8Hkx+lcI13qg3cLElEnXMKTDZtgrC+BLC93BzexaBmJ07Oeyako/Q2MxbRQEPl
Oo4WDWn1h7mRUl9QAsOZzKtiD51d96c07HHCGfPrmHyrilbJEFYvWJWm8DgvTVkq9Ea0tTLubYGj
rNxhq60yq4RcDV8Hlhaa18n2t/bJEnTn3BRPSGiDuEWBruyr+W7BbqYh+CZ5rRM4uZIW8/IH+5cw
bKpG/vMsAcGoe2MYLFawIPPSgY8SuQXWH9IkHfOa9qaumVI/rJ0iVx4tA4rRPnz6oSksJV1KBRHb
mMfAmFLpANSLni3GpBs2J2ZOuoWOjoOYf8jQwB6koP6XqQ9pZWXWD1eJWByw0wnIyx7M1PVwK74n
brP5uP+ot8+4Bfu+o/PVDzuxZQTvF7P4PguvMJJ7YN6k2hMLDIfM6dUmI0MAdvyYJbMk3ayVaw5C
LaZF3nMlLbj2J9qbAF3JTbDTYi18Fx2PK/sp/b4AIM24EW0mN3BECHSUZIU6BpooexGvIH+YRyXO
aWcKDnYBfXbUEvDCDYf+441jTELiy+hUM0djVT7zhgp2oJYUQL/tvMCV6lKVwKFN4XLC+5f1Eump
zk4B69hrI9OO8cDglbQ8rmhpk6sWcZsTxYAlMCu6ORgjURmDMnEknXKNiLDzrzAZJDfBxSadg31m
RUVHPNr7Gi0BUm02OfeWU+8/ImW6Pg9vyLxZeaUx7fbEoPR5ItKOW17ILtQ+x4Jwt6vZ08D2ezcK
OkRZk++kDiyH92+a3G2KV0zXERS0f/5DqywI9nz2aFTGCJuz+GaHJmLseI8iqjCXlpFUCoWYgacl
JDBj99zBPi5NXrMMu+OXityrST7fKRIqQR/G7GA5eGWuKa40ziBswI4rMCkNjifYDot8vAn6RgUf
6H4Vt+xY3EYvM3xEm9hJJlRFGNZnU7JOIdgv11gGlzW2hj6JVZXkRUJF2sSllc5KHZprFHsRGY6i
4z6lli2NHsgBKxyAyildVyuRtyBtm1BuwJf/vSGuoZcby2U0kb+VsZIlxtEepFBZ3cvpBpNVtrJQ
hqUeoiWlqhzS51QWF1xuAzVkIFZjUI96fCLz9mwLrKPjiSBSdJ+G7G2HGvYcuxMU3kJp9IhRtTB/
UwA8qDAx2+iI6dFVMfUGUS18ACIM5W74W5JgphQ6/FwaEwh2gmNKUIMzGWMYcN1rfcZoKtQq//lO
IPn8tyUAjfl7hPhb4UK2u7Xo6lN0CYe3Rk0LY8TVjsirlrVv0XgBwb5dbn7vnhxgbS5DwXZ9prZn
vPdxwekDaeVcDIftDL4X0u1qm/Wu+DdK1e8xuSK/wlZlbRUeIQ8eEM83VtUMcdI9Pyf1iI333yuM
Qqar+tNHCmPQ27KFTHaZ6Of/WBb6+gxtRytlaXcq2fO830kCwJPWHoA9rWP5Hg3YtNEQnP6kVTk7
dPuqDxHscQCvzsZJjv9WPc8+LZm3GUjzmBy00HuFwEX50ik5nT+50J7J0WpzRLVRtq67eHIUCijg
CDEiEs2YlEvXEP6jHUkAvIyXCfmzREN4qkmOAAm7yORMpwk5md6B1KDiaIQtebYJAqTpKhHOc94n
VlOtheG1YqtInGb7/atJCY5COls0Wdyc/CWwhcL8R5G3J5CHjooee40s+BkSKoRM5ozBH6SaqIjy
xd97oK60OHJFMPh+YhtJOIr5qb5KpwHMdoD+TVBJgTMSPa4n2tmyyBepn/EJx4sLvzh1yQxjUEG6
niaKAUiR2Z1UhgwIqW/suJhSYOkTa5VELCLkbIRzyqQ+B5rYgF9AlkQX9pBw3fDTh58qhO+u/hlk
cxaKlE9NmilRpI7gdWDRfUjZ0EL2zoC4H8ZdPtCLl/x1cuxtz46ywtkub04a6FdifjuSaf6lKbbQ
XaNHuDfmvhUuOehuPMY85exzJFMuVh8PeHgOiDX0mtzGaLwlPq3S3UgMvG8cPCIeAYbKr5rZQbo+
EaSSfJQ6ss5stQPfvG6qhSmN0U6LooM5jYb/qrowZLTJBe0gkF8vGDtNILslQos5+Z951dQeXzd/
vIGSAxaBLj8jsJHrBD2TPZsa+QrINzqkPc3vC8i4gX9qausMiNfW7/Nmr12R3IKJ22NEEdqLi0CZ
FysbiAqVfkmQrR0cMYDnvAHp1J14WMZYNnj+4KG08GjyXvvHEKCqvCHmBJc5Glyg9agVWXMXwA2D
XEo0FTnkc1SqmNB8Au8zxqR5vh6Xd62scxYUXZf962GxGKOleBprTpWn5WtnRZu/MGGo1PUIzZe1
gUQzzCyB9vVp/75pMkbTi+iFMHPqaLlKWKUfMOHl8N/Hr7N7rU2lLBdeQdz+rvuLa23NPdglNT3v
q5ANSSdoY8wkN2Yjl+S06HrTUuv/QWzRIahWZ1l9tDpAE3eSnwfxgZYG66/zv+k490liKNrm2TKR
Am1Ywqh7XnLDIab+duGPCkQLFIa9fhGT6ITh1+7p/WDenBJUY07b25ByKvIwXGS7xjZKIdqRoKD8
+BH4++A5CwE45u0PLLebsgmmC0dQEdV661TDUDT5DN3pOQteARpQJdW6kDL582x37M2wnMo+nFYh
dtpRFTxqxAg0P7fsJZBRrFesv2kI80L4dAWh+wBtUoUNfjcK9k1CR4CJQyX+vDNPbUFQYrw9TTcW
ISw6mf9kK/qp07m4VLIEDYRvkRxapmdnG6ZCW98E4/aN2dJ7Nm4hSBUMKx/TvdMH7b8V03VxgOxD
0iJ/UiS54bHssP4L7KXl8h8tixd90zSZc3Xs9m8OE6GNgfP8hBSfDp3KSPlQBJVwo59X+uboXmV2
q5A4sRCHcWh/aCqjKQHcMU5DkJldkgKyO7akfv3gdH8x6qW4THEln1PjHLVFAJpyyGP9UgaAPeTM
yqt8xudXJavOeBo5egndh0++YHjPm9TaX0grp4nlnvmAGDvL/E7nDQd2Vj7pJTWVWhiU+w2JMCJm
7QPcnq5+OfaoOSvZrDOcAc2qCGBN9axG9s2noYtEt6ILcpWXmsvGwULYLflosjL1cW2mtJTFmMeX
+yX1CbjneNfQbYn8ACwCMFHtAdPo5ql0yLR/CghNis/LDLMrRZiaP7j3ulIQAqzE9n0J0XwmgyFs
RKAEOxJX+pnpLG4WJrOwx8IhUc4hbdPNlY5LqxSvuDf91y+QGJYWfyBdZi/soJ3T5kRTqMjql+w3
mvOFA+ybYa3NGIGVDOBXJBCPG8QrKQ6chhakG0b5jMGvfF03ClnkYHh1uMFds0DVEpP/8W8ctEpU
CubXLpxc+pV37Mn+vMzArbT0k0napi0mO3U2Mgf6997kaMAICsYUwbm2jYGzhPFdaKmJYv2oZO0h
3SSKe585c78w3OoUYeFLofPnyGI5dWBCf/tVLyz4EJU6I80ty7t/kzvyPLEeW1UIrXhpg514Dk2f
OuhX1fNmxGGGTDgbXIoEBheyT2ne7d8bunlE/NpJhWCWsSoRpaZnqTsW18o8kXZtQbuBV6sKUdI1
zi46nOR6RU3p27Rk+nvKfYj2AOyofFraYNJVjTOp8mPv/qKVLWbf45izhxpPNSMvmTqImgvnMp8m
4WosL+JT3GjgR0cihx4ih0mOAWj/T995TW3bd/tj9jShtFvWiAshAlx3PGCqu0G2EG2WG9LmYVHj
bJwvq3LocggkdCLWQNQ/FfxFCC0xV6IUSXpET3H27/YdqmBrn6KNkNqf59EKm0q04hgAGax2LoHU
ytOphi7G6tpUtci5Q1neX3BbedMono1bQ9MEs/SQk32DXE4WR8TxoQvOgMK//1RHZwGMmzE2tuLa
EfjBNmT8OPRVnX+O+5go4N0HbSt6NQ6Ibitm2Hiqm54evtOVlcQa4NoRBOJvh6dHDBdfoNhhvzwC
VzTnLTMgCqi5k4pXkRQ3jAL1htgehHd/q9q5EOmqHGY0cQ+l0vMVfI/4Oulo/rl4FQ4LH3DgLNDa
LjychA6u3fe8FomFEm6m2xLgTlxTdGjIfbfciUfsmrUK29taabJvVeN7dPsdWKicj0I2Q5yMpxz0
Pjt0PprbdUIHXVItZYGu9S8tlvaSlLo0e8H88kNUemp0meEJOOvyclQ93WqmlLpQPCYLjr3frNWV
Tbq6e6TDm9SdoCCXbhFh0B3bnL8M0ZvaBVDf1PuvU+XIDfQFKqdAFNGBMDewqKv8yx6LidDAkhph
uFVoIteeogcOP5jNs7IAfP56tarqMJosxRU8QmDGud9PanVFQspeSnmQppifEaNAaEPgvV6fJnvd
QzKINOw2Zd02XPD3UpME47SPr9uQry8a6x4bw0ty+sRgEwxQFCvQ3X0q3itUbk5MNTYLctTNa3OL
0+lVzSRMn9mK2o46MzGkWQHHUeBLpv14NcLoYxHZx1+5Y7eimmMCPFZIiReH+K3bg5kY9f0yfXzH
gkymR5nnrrSGJohzZSN3z9muI7EPaFYaz7840cebQnRGsd/DNR9Jv+kDBTHAKqNdbtq//Vlex9vv
pB7L8cNgz+YCdx0iTxxaWXq14TDyTBTWSI/3BTdfulJneMYMPHfH9Zc3f+Di3J20osxvfMT17LLt
M6SbmXlhNNvyPREa9PbXTFIYarRc7NZLqjW+y69ykmgCOJgNfJFCzGHWcg+jhXsq0+kz/q/TVrAt
ngrh60g/ZRDZrbz9BiU8WNUJWexp9Imr6u2L7IwEGoXA7v00X/VpLa/rVO9MkHVKJr6Jo69jUtDZ
uYe9lDldYyxLJlc50r9z2LHdTP7wPdj9ZWW2rikAQLhW1U1KAU2xpZuPJFjLTuPuKzendp3NQZYJ
EJHOKyESnx0sBhuzAyYiIEoWr+6CnG0SJFBYHhalGU80htuBkvmhi+Jwkgz2j+E/TMlLjT+tIWbc
0ME+NyaiqrEpf790rprd/6cBNPFcOhbo5sCJZ1oDIz0LI1HChP1zljbi5b9qhpOoFK+k/QDRsMQ+
Emjlr5yGr1ZQCNgNLuTJzbMuUhH87T0KDmwDC6E98wHrLIibFeoQTX/Yj454eRqHG2rISq14JjqF
lizA0kPgCeZzFSfEOG/rlLiHDrhB4Rz4RWJ+PVrWXXaUYxPYgzMil4qsFS50twav1JNp5hS7s6em
XN+bzjewxuas55WtThXgARNrM/QohoQmmRT1LPNPlGi4fIHaOtZvLI2B1OTEb0ieLifmdQC7tNMX
bhCqoMD3QihEXESUnLiUxRzc8Vd1CAXn1PIaYtom8fBZtuSy5PEVAyg5VLS3qwu7nINUIA+5p+d4
PNycgymYCtLe68LEplH0nbn5HP/xXOCy4S88Wxq9Xdpt+/F/GrOxa7rVX1FBx77DGOcXhv6QqlKn
jnkjPZiwLyIkD4JOK7nTcUwXTXfkqcIIY/VWZC5/14ClaTrI77Qb282OPL3nAZQkMFTdnupww8oS
f7r2dTJRF5iSp2xRIChGNGRB0AMuQ5neXR58UakzClhgBXiOpKUKvDRZB3FlbUrtZJyFXpp8cadI
3RyQ8VcWb5UCE6ORk22bqYv1rzx5VYESDoj0rv3KEVnQr1C7hJY0gaslGRBMXFlEce5nOnLZDkg8
n3CiiG5ptNTBfmrg40gFIuZDT2enTwiQC92JQkfryFEYnBcuu68aIUYTU+VUyMIouwdMo4egzl/5
guwoTQM+kfLdgbpE3r8YFpqoHWgKH91eFOidn/EhWqZ17bLdKG16SfWV/HYt5+KfqchdZhk1G0Ab
Jpnb7qRB9x4Ws2+DRsmksx6Mpefzh8F1xj33yRAt/Dya9W3vIR6vIHSm7iqXzhm+6NqbnnVRfTlF
KPGWB+q1mujTBilYmm5ZmmMAjdjnlcbN0FOBJp8RV3p3dw4mIBJkfzkkUUg8kt5b5u4GPzL6g1CS
0yKssfLkccjsdnzf1xUss0DuYuY5IBO1jd4Of1mPdW13v7/zp6JlwNC9/SzTew1XV3eDGIjYYeJC
RKK/er/KShx1gVRIA2KmK1F9kEIjNfSj4XhQfLEl0KZCA7tYIFH39aM5AXMcMfAe0w9NHugt/+Jy
I9SgCK/RCOXa3gS4svNA+zkVGAcR7uc+nJ4Jg//sJLIb1MIgCQNwEmq2CXK+qWT5fm87Wyi/+XLt
/ADQvcaJpf/X1DqDRqsjsYRiVc/5YrWTArIEJy4w1AMlzdOODb6PD1HElgPJUqUUlLsMlE/j+wSF
usgu0D0YtOeLaBINQ6vvsUPiOvFpRUgrULTv0BDUXLv96/oKqtlNwr/pAXplgDCsY3sY7avhdVMc
UbPpcuVDEEhETPqh3r32Dh8X/1axPyvXaWBmq9Q8CgfLX0VvHptdcTRJndi8zBbAeezvtpTF4ZEk
35RskwNBJjnZ9emV9gcukNbBZapBnWufOl75j5g4Q/cpJy4aD/O0lm/u0o5gq8AZaZVY9fv1iISz
pi+CY/K4Jb2Z10DUHu8nuay1ZhRRk2zHKom3pRWxTVgNqPXmS1MhSXnDEl+ceJTaTfvE/J10IJ0d
DdFuTwSQXCdD8FUTBd3ZI+lfFY982PG6dNAtlMZUb10gkzA6m+MM1DItoDf36pWXgQ3KVfRiDWk+
7I0j1O0MqNVdJBdNWGIHedfAgdbHWYt90p3kT29jQl5yKM1pUvjIdQw/lqwFSowywhla8cj1EVEy
UWWEXG/qxP6B0QOUQ+E7dOjsh07viGaTfad3XzGEpJQalOvCA7IyflAe53DNsktZ8KtBk6g0IHeP
I+OQGmiyv2u+Ooov09oo4qP2T9H2L2yiwoiJJWtqOSUEjUtUYxtiwYazsTA63U0DPeXcBC9R+/u6
o96G98dp7WNQ0XraKqtTUo/4UgM5CWtQ95wUo0hY/oaRO3x7vcIKTf7p3OWIdoGfSRttrUiiYc8p
/ddO+AH4DPy3ismNDX7JsKd3VnOGm2tAeplAtjsQ/PzDN9grBjnUc7RjCKdpW7SyhKfgxlv6rSwT
vY1DW0w8wdhjvtXzDB4xK5ZdY9bDsTv4r7Aua7RL/K14kAAan6/EaHBvw6euQLW+alkk0Huf1Ozd
g/hFdfGofOL7RlWKwOXCl4GWjo49QK8vyd2sF7W7q1Mci56nLhlR8vsCrqy3yhQTCq3e3T9WPQI/
Fbbmo0MSKjflM0OXDaWGBDur+aBiP2T5YOYyidL03SgidLMFUaYkNN+spn6640crYV+A/KeKqBPq
AYOTihF33TpIrdZ7Qk+iQLEzJI2QqcxyCLm1Eh+PnWls7b0Quezzcne13CDRR3S7sD2GL3fysb26
yb+nNoPyoQOwXuHhiBVSaxN1n69qXRMb1PjApv7N8s6TMVNInsDuu+o5hEmTBvVYaUPZcFCXlPgH
EwhnCanF1QnTYe1XQzuUf89K3vofPVdIBzcHwBNrLO+fsYvTsKagnL/kdwbKHg9rXOyDeYgA6cGU
/PTDbgXnHY7jnAqGyg+xdKw/pcZ8Dp0btx9FmhYJ1njPBH1/j2OtzItYbVYxy8Jj3W4aPdqnzeti
FGMZLqsBQhlJue8+SbP83zAd0+UQzUN/J/8nyjIphikaw3geqzV5UTU0JHzu98RJAMdhirjfTiCq
vwI4NCFHz7bHR4+uhbXr83R82YXg2sE/z8HrVgDlUMREafiqPXK8snSDVAINYVP5An+84Al03Y8t
kEc2nIjXFh3P0u+tE/Y4J2/9yK4JbEHbbAYmcPSdGlGU2I4ydyCPIKODzTNrzTZ42ADRolsOr2cJ
qRAZWqYgs9tvj/wgrMt5eNCBBIJwcoT8dbilnUgWfKvLC0MQxuhcEuXxWhxkjY8GMrzEOQLLQi+B
KGRjKgK9/2KVgoh2wxaYsLFwDrRySaG42xCOSnvcRv2KqN1fJsFmx3llyfnQpGtRruJBppgDb416
o2PZ3WKeResoqiDZAMbwYU/GFB/hSGmQ0Q9klJ/WbDLUDakFUo+hA+92Wj8AYI/oIdVtItkyZOcs
HdSkswz3m+BYF36GhZgeibs+QlANr1SZAE72jE1VgqMMjB/2u8xs/HXQ0QeWmqyn1YmrJMqF69jK
9GlqLx5H5xy5XNQ9L+zMUx1ykyHD2bIjuunUXWz+0vhQiyoB1qGaGNj8FPA2uBC/KeLbTos1jTXB
ZUOIAlU5h8/VZ5ut9SWe+xWX0UJUZjebgWgvuMJUKIKhryHwP093934maBVT442Bpu9b6rb/ANH7
bppS2C8I4NdNPH0pGCYXVmfEkWJ2d+3I/one0ExEP7hmG1gkxLSlEhkZcXdQB7cveweHmaJbYyBm
lSmkoL2yJnUadwu3v2iyDUPyNv7PcRXjn6fRJmgM84+W4zEQeqnVRUpfB8u46JaKazeNYR7W5NtB
2mgwzFckN80X02lKMeVaep9pxtGiEbUDmXFYeg6rxBxQ4W0ilNONtylwoS/pIAvjmmSW0sZ2rL+2
vSWMbDGcBcBJEPl6JLSDn1D9qAa5h9Kpo3LMWkaqNdtCzJ82QEn4kob9hNkEAYLZfp9elkJsAx5u
9NHgEJmkJPE03jpUIb6y+wc976Mi0iLz6058StEfH/D2AxXnGv0+A21FjRA6gvu/sGMya6qxV3Sz
VCiMQcaq+CBHd20VACjUT7T1ZrH0KgNV5vExZUuT4rfOyQZxVN13psUlN20riqCsBdEOnbIzlHOF
Dv51G3kSQMla6YuVBGgtwQ1WyOam4C9JgCcfPhHXdSojhIxDI6dxBRo3rVewrYCYvgp90ga+atfV
N5Xq7DKf5pKTiyaUsQEolWRhwvGZ+wsrxyLXjRj+89nidn+6QMfqEoEuT/OG64twF6B9N/p8wrVj
z62sQ9dAD0v26gQxn1EP5pxH2uiCSNCjrpMSKmP6Q1voSgmSJbW7rWGt0xmtU6Nu8vD9Z1leIhnF
6+3a65nvl68kG/9ntv3yYrO8zHxBKbB64LZuo0+sXdEXgA3aw7fucqtvtGgD7t+NX9us/PM5zeMd
/3wiLKEJe7+il9vh9xi10OWjfKwo6Kjgxu57AnM/7E1Pq/kdNKKjmpUrW5yY7377ToyGolFf3hKn
5v1s78PczhaSINqJjk5xLThVev7VnccBkIcxDVAXpo4eneH661gf/PxTYaYwHJZDW+xcj5CbT+rB
jYvJ8RhgfMsoaicgPbCYvlp2xX4IvKv3Du2rEzI++Xe7YarYUCUig5EUfSIGmqOX7U5FJyMhP/Sv
p+FaspBWntydP1LE/HDGwZNH/HA4redgI35pLZ68riFRZlvH8xLVPcHXsWjls6YlbEj5a2M7ahDG
ATKNmu8dTD2oUV6EMiu+9mjuXbO3ypvdTgVRsqm6+t5TCEsvJSDT1bjoFVmvdmuT8bXDtvZagjXh
AGmDwJhE/JG7s4xis/3LxBQ8LUXNeYTn/5JXj1YhoAHvz5NNs6UAk0ZNHBaiIT2oHhqml3MTBtq6
H5ndLARL61n2ks+UFVYqUTZBI8soi3YJ0nBWj3+bGtJZHpic6UyZVslG9Ujzb4fNjA5X3VALKdr0
BJhtPQiYdwfSjSv9diE3N/I4oV3L0WGvLNVc1qWInigAJP7BrW6jpH5iBXEa+W4UTZXSv/+z0nFn
sHFazcISP9FgJdg7Vb77sdJFBcGX+FqxlF3wAN4+1J8wZq+ju/CGSNMT8GMsUZDsuFz5XNFvfBRV
JkXepVVMPNU/YvAYnjH/PIkmb7vEsQDKoJSOY/pF6VdV53SlxM+4ZaFYacK7dMJ9mBjLTZpSAyc/
VXzlnQAMfoV7x+qVducZUGPqk2h5CqDMH14igaltK/NiOMwVTUNoX3yhE0bHaatNGqwnLI+vtVH0
6W544BOiaEz/CqYDsVdMQBvQXggSg30nmHnDeiAjV7GQ414Wob93/E3HcLwtvxzbWbF/WsQ/4xeJ
4bJwMTyhhDizjFARil0bQoeby5Z3G+VsQw/vKt/Wj4M4RtlQ11t6XZ/roeEFEHk2gI6+jqqmtHOv
qrxfepkhJ9z06ZbJNVNXuoMGU6oFdTIIPxkmjeY37G7u6S1vJpZo6WFQoBRUIomLIYP9JcXSUTxa
m8jbLzRnBMMUefDXI+f9O1AD50tFAMw6xJVSVUerAaZfWEeNSfdNlIgM1hyDps87da45OGtTgBOu
R2CvYfeMiykPoJO5tSof4lD9ggh3/zUBjvCl90/RzfaiDJVJYuQY2qs5EP+wjmbTZqASFhnOWnqK
LUS/SUKBugYWvoNWClfRIJ/oqfi1DRtob2Yl/c8fghyezL25nNlBqoyfAVfPWyxnZTGjhdWAl1Zb
73y8iGrLBUasWfmxk4b9W+JSZN7Dn5UyOM/K6jodZ1OiMw+B2NqN0apmCSTbuTwe9Qg0kOZnAcGZ
Mhl3cGiH42AfjfUaztMvfSlp9utuCz1p2+XCep3rNFqxyLuDI1MqfnMZkVVSmkn81DouUj6bdPF8
FTWItxFPNQFppmKu7BVDVI8nOM/WalB+3ydbkPkeDSakLC2ZrYrOK7TQn96mGT0Jl+Ekk1ZRR/LB
HuXG5OzdPTVVy3HsbiaRZHuStYbHlBm1teD/5pVS9AGJSq1MZlWMNqSelgmjZT/XUDsfHB850QyR
JJ5fAHVLMw8BZPLJphIUQmSxOHBcmntQiwq//XBu2Y3PElCUqqsJE120YWR/hfBVsICylmkJTv73
KE3JKC/To8GPJ46U/E7zjtN1ijh3ximZHx8m/iIbM6ypyjm3egCQSXKAe7jh513wEovSi4v+enyu
fbk3Abuf1trUhmoABFh5C1stW9xbx/XOyOoxtjNm8MfydVZp8GSR6NSBVIW68YW/Drfbr9rK1sDj
DbYjfmXr65piCi5/ZNF7hq0aVzE5YvrEBffHYUXN4OWLCFoqeXpTWZAXbodTygyrD1Im1Z7RGq2E
wxHTvp/tP2lkF4LqRy6BFf+QAbhkI9Sn25MrhPMzSe2z+/AUuTAc7MK26K9k/637Qsycv+FXKXcP
cK/TsP8r4yphbS5Jf+lThbH8KdG8Jr7ajE6b5uNcpCqjImQvV4dH8U9l4Z8nd/7HpSCjw7GiCu0u
vBmy9BrlakHaGzvpO/oupjxBzLNYZ6gP6/qn5McPackkCKHcQArLdwYJy1AMr3zNPGYwBbpSgTTf
XpMrbX6KtmEhjksnnf6Or/ZbPJi/HeSYepJ+fIdTrkZ0dNwgQ6EMqnAfhkma4WgTwE62Ctj5gifC
Q1HYBPm3/PhNES2veZrYk1mf11fAM5bu82H88f6Lnf4vIcKNkXtPQKjc1NqSLOfqciZmapnKCFbu
vdqBMkMVr3nwBAcdEcqCr+4l8WHYmTX2cREM1qgik9skm3SFpjcKWHGWQKPJhD05loTUMSBMo87l
VKm1MlymefFTtx2G6skOEzgygdUL383mSwa+KSlUyJDa3JIL/tQ+RgBDmohkKUxr/tg9PYlfJbv/
fmYhqxZ0C3/ltqxr+0KOX1ODmUsw3oze9GhJdLTYizOZ5szoo6chtFmSvOs/y8i+OpJ1atmPu8fF
eD3c7Zt71zfySRz8gd8RyIyd4Nr47vurFi+dOz1B88AwNT5FhhOvzepKOsG/Wh4EDQZo+fO6cyxf
mnZkB1Q/NzCSnxLUwIRg2di34+IzgLvAvElhMYejTOxzA0q5iAvqJYMjuab0GV8H8mUYpcQQsDRp
VwZPCbSSHPgG+3Unr7PtcjWCRAr55vEwEZiKPYdkqDqI6+KvRQdR3mL2CQBKOhsLBiZv+dqC+8ms
NUqCSUZrwbaWEhKb9VIpg1gUxn1aGjMI1cTF/77XGhf5bbmOb6PbMOrBi/wjMkCDu4Qdmqv+ZtYb
IE3iAhEHrGeT5Q59jtlvmtsMZFu+yRrttB9ktYM2x8L4yYmduN+5n6MUxeEjxNCFcUDZVxm/wGYH
D6vLj2SAQLk35T4/zookmKG9k1LzDSZRX+cokksSMIfM1iL3okwEVorpfQKHXIB2qcg/0kS28lsg
c0ROsd38PV4kQxSPJtuXpMJS5B7uk25e86FbubP+isFC0JQI7AscX3h+fFuxR7jJXAeyO0rnwSL/
8UPEYhanYbwMtoL8UkaIL1hD8EKbra8gq1MBmE3y6Uuf/qbBLljW/XfEC5JLLc2ALAdY+50AbILt
XUwyw/M3pZe8wXlsHwjJnqE5zcUkTm3B67YwTz3vRIMoCas0c9LSd8ObSIfCa8RmRMNGrP8uf47B
m0e2yr6Yz0WvXeS1q4qJQnaIq+fthoDss+TY2RTBIynxcfaUxMHkWjV4SDwviMfrvG4Ny7DlWeEn
SwwYDCIB4zhzeGOFRP1h3GI3wSGJOTg6O3LTenmJwR158ZzoGWi3RnPLfqhU22JmwmBTpYKzTAZx
+pw76vIjKML1Jnc/GWW1dQwWqxPxngpM5tMss0UCBKuSEYrwjPbuUug+bQ/jRvwMQisEw2b2J4wt
SaKCjcUSQqZ9JVR8q5VovkpgU9o8CPTr4aWlL9YrezxFRysgXsHfHN9rr9BciCq897ELHZSocyzQ
xX8+sYWRwFhrOvg9HZSgj9KbTUziYfu7VoftzwxoOgXncL4hnwUg9scjvA4yED9kD0PbHoqzusZN
PlCDqXhJnOSe9SCrgQeEYZMXYgm6DQSI4724dXobluLk2SWjy4CMgPCx9ppdNiUOytkUiUlDrAWQ
gVQSd2+WDi66TJljCNGV0DRhlLUfoy921uixZ6TuVQ5jTLpemwrsu6W1sV86RMN31D0uMZmk5zgA
JCBykhLJ+qGjFfk2MpkAP2tRUHp++vKwPRPRy9LaXKfzmExNX42TCgWVtmU/CjncLklaELvwMxvJ
zrxJ7aVudqoVFkQU3SR6Vco6RbHHAe1Oecdy2WboxDZYjzp+Cmn+Oz/rz/10yoBRLbE20emhgCvJ
6mxFbnhPXqqnrEP6WsfklbS3B4yQBn/YAXS+M7hBQ+AccGqFk50jDA6MLuO10JfSuwOiUCpYxDgH
Gtp4xIXYrH1oylXaOAWpwH5FOhmf7KM2o+4YCgtVVcX2Od4T26yBpxBpzW6gskEpFJfIsYIGwOop
Chxh5dmQPGZAIP5sNr67nkLzEnYo3ljcC0qq/xs2U+Z9S4sRqanvwJJ6Y/xDUYgI2yPcpJww+80p
cJg8FQOWVpLdzhctLfO+AheNVbb0bPOczi4iyfiZjIYFGhVcxIX2WZKeoEoDcKIFTeXT/iPkX34i
iGnTIvVJPgOUnarm+WI82vjyB47DuWxCLthl/JqPHRMp3JNU6Fc0nntDhTOClq8yBUnNI+twdmnw
XcaMExHov5IM6S6Z1GuY5Hcv95HHqaTL9Cvs9Tg+Jys9ifnKnyH8p40YkgEmUA/wrAcLL1vDjep1
raiO80RcJLBf9ERcUKktrqAXGxxLad3JyTT7ZwQTz6v4iUqOX2aWU4KGb/VgPszPu8aJrf60kUt0
+ydtkoH+boq4+mty/CEUWJIWKbOdH8yDr4FW9bJDX+1A9R5lr0904jzs5d9rpXYqwa8lYKCeQp/Q
lMyyyDdInhCPyvcE7i386YQC2+oXlaL8Mr63Ljergdfcw08Q2J8BwMl73EmXT+buict3iTH11+v1
F0QiYBLBcmRljXPFtubB1g9LPpDn0JmrpI2HsHGM2ZLCqNwxoV5FSK4DV1PhhWDijmka9aW2tDK+
XcIEYomSaqAKuQbE32HUFb4tzOmxbs1SEK51as2X1l1x9BfWq0BlWJFjg7V0UTAqS99gSn9kW5ml
VMlkjHMtoehPj0KdTWWJ1i5C5ugN5NGBZJyPi3ipJTHDQiBKs8Yl11KRv3OMGYXEjLNazz4QO6LP
E39zsHRC7rPsdtuwtvoPnjn5d3WrcVU2l9bhZHGtaQSImXR1ZhtTwTTfNLgdTud7XE3ogNfPPumm
DnwMqgLHvcNArh/yiNh7YTs6jpHPoGv8AUfUHQcPDSO3dj+2jnmW55hdu+2q0O7vOIgdnBaUX7eA
4E4sKAaJ3jfwPwyJMLDvUuuw2mrqKthQZ7pXmVEjwEn+hw8KsIJKTDtbVqxD026Fm6Y9WNkL+w1+
xuL9R7LOXMKQVPvHwwEP5ebfdSHhx6t5ersjqKC3cVIuLzoO/w0DY4K0Btv7Nlbpf3vTU7EZlBIK
ZpQDO7oPta/SjQ82g5oAusB8RXEJ41sdJOt9jCi1WdlLWlX2H/FvuB/JObEKVqc/T0B1WbNCQj6Z
3cvQ65JzK+AkKk0Op1GJBO3dajwbl8eqyZvPGvXG+q/nDVBFVFI3uE42Me4IN4GiUrgJJMLO0O3h
wa33AkhWZaF+1HW5TgVJ//eGz6mEQhy18Ct2xUNoxngyMmAZvlNwq71+E/f3aQXEbPSNr9uiQTcu
Jj517SeB3wXemR8+qlv1IDeBqNjBNngZiWiziXmDMCsQd+yRg/jbzvG4Fv0UvjZi08TSd+f04fYY
h5qylbY4fV6cxTXfqWM/ZZla3CfsB1b/GrP0q9xdpvhudzDNCny1PySaHdRcmCE9+1dNVUlj1yGg
JwlL3W1/dbGw14duSGM7Mk8DCtyCoJE9NFllTW5Krj0XleojaxFSxpxyv9kS4874q6xi3gLmn9vn
s5lw/e2Kb2QgdBl0mWo2pJn3E/Lz0eWIj2ZikHvHVUWCd6pHH4RkwZuldsZF2TXxXJYum7Pj0qMm
dri6wEpU010MMK2NNvS3F2gKJZIK5rbqi9EwEo1YQCmOEeoyyjdfUzuhWMat/i9bCX11THzlCiyV
qk9f23/AUR1dqhRj7hGUajnxG8MLhRX4ZLaObAarJSgGTUpWpA1CRSYhoJRJdZ9qUB2BEkw69Hg+
L22QbRor+rEqwGZH5iJse9fIQayAq3ZkC2evOt34Y8QbfQoFatjQQbuerimUuThumcIvUXPR2TVZ
vUIeA6+HSP0eLSMj2y4E91Yn//idcIsmUTO3njWkjT4XuzZvEdhSd6yGJa7w7EiZnrdVXL5lawEV
BjgsE6jVLhPQUCV7MT5Hmdy/T1cwMzL58E/GgyHVS7cALQy/bZU4I69JX69+VS0G7d64w1Si72vQ
VpsjzMpBbXyq8UnIr+W8etCfEYQ6OhW2Ec6eDQB2ttV9tKrQFsLBOG7LFKSCWe7z1Yi5ZJtGzZWC
uWRbCKKd3tszlFV9t2UEsO7JNua2K4vkIUuCAxHfCW5vru0JTioKRettcnmTR4BRQnGORbwOOZkh
gSREcsRF4XVjiq901xRm5g/rFoVwHM/2aQPhkAexPw/M3rnOWDr0ZaDP2H0mM+iKJ5IcRjP3q4hg
YRW2wPl13EQ7IOxICq1yGjqq00Bl93wulH4SKG2SodYoDFFik5+L3qNmsnf2kuFgS/BhnHGiW4qA
OL6gCFuB4lFsLgv4MtMk564NekFlIPVLp/YKUXVxE7YksyRssQfC2r5s7R8RPNy90P0oMRhPHaMJ
H7G4qJaZRePF3GMr+1tQbE37Z9fOmXzyQ3aKIxVIMPlMrunMKPKrQpafJQGF65UeZ9dAHx7bI0fR
lL43kpsLZJoUrcf5YZmKJXQ5SCYteAY19W7Pglz/NNqOxW6gBXcElQQGfNKEi0tTGTIGGHjflA8B
R++BZcmhM3Z95+CHVNSo65e28Thd/5V2cUcps/LQtFhorUJ1S7K/DfKsMI0NDBKSOH88gImszLNu
47VwDyuJmNc6GyTkK+tgN5O2xbKQ1gemQn/bNEHEZsM68VeLTgwEe8XoYOtX7tXGY+RdRIulXWsL
THMD2M5EYhMjjNx1h+GtGy7lLwzQ9F6y4m0xTHTRka9EzY0I2yZ+ltS/CFkcql2bzqYC9H51Ksor
3RwQUexTSUnt1VDHFuVXMwf1pW6tNX01hotRj/2EN5v7oajRk5kcN6cjwbCOqZK3KJ1jXeSk+5uX
3Z0GJkv7Jpe90Avod9X4/YyDpqRXkhW3XVr1b3Mt03UN0zsTzFRNyHWILIvPXKeVNnM6XKToiGiE
Lrvy9FI36CcA6Bnxr8APyZ96r7CK/AR4xaSy1ot/XSQIDfngU78hXlJ3B81Hp+t3pU4ost40m4lF
1bc+VwE33cB5DmzmxjzsxMzdaAexCYrvrZcnL8OR+FuYeRQ3g6Rd28oGID6iV3bvzfQRZa9Zk2Q5
aG7kxrT/5uixmsPCTFP+0B+gwvT1A/MulNAaTP1IQwfGxIWZb+m9VD/JJSmlyzeXp+x6pkGAqAov
VppxfovN546OATchzsbREw/f55DqQyBKmONqEAx+CbNj3EqaXC8BZ8BXm7Bqi8QKlaeOFEA0Po1R
7+nOqIYbiPGWWKCRJqpOG6yx4203AMq0gTbXcwj6TNrv/CE8ZLPMeILecFlTf88UBEDHwV0LR4K3
Hj+y1Qbk67zyeLUFONOVLrg7UqJR7pr0Zsm1Hymh/r+k2Q4lHlcnAxhyWySH4/CbfnKrv2LBpKYk
86+tDEw7B+hqlDhhoo3kYWLvw6PK2QRapYNHALKua4ezXmJNOYx+yjYUAaTg6N4Y8U+MNp+OrnqG
qT3peuvdNgtZCuD8aY518acFkqVENYYqulnjYqHOSEVvppcZIN1MngdcV+myJ5crh5BebaN3yAPa
6Noizv6TT1ypyWTuJ7QUFlvK23A+Bb2R4ee8ZWXdjEua0BwTtNVkzFahDo2nyoDZQNuQJhbrYnzC
nIpNkLK4o3kF00sadbfqjvn5RWNdgiVszWqSHUjGChjvvJCvUvlBLOaWkMiZHRMcqSxEXV/bHxSI
TMPgjixo4zcdS7jLruRDEQW7v9ZW7hkFxXncY4bg6pDMQQc5IPYP/M9EprRyG6jmKuOrcsSZh40h
PDMZszTJW2DOhUgp9+NkIhaxMVZTCa9GJCh1JoyVPUCZiew22MsjaV2rVRxZvw1MAjgeuoJ/4jEQ
lWrGX258gLuhHLKUwNbICtgcfML6v4RbqjWEosXLLVCTNX5QJX1hZwimNpleeVLofmlLI46jl4LK
dlBhmhaT97vyqks48ah/8TD8TtH8eD9yKwIPe2rA1SarLAvYPyYwahl72Gggccr/QRj2et58jWww
TzaagVldJkHCFvGtq8ZJDH5g396pNGjvzfMWvJ2CWtU3TqTtCbcBiKPKqCu5UUcW2jyEO/BRiqZo
L9rbEklAVxJnn/sl7JNfvjv9b0OOdty4A6ScAaKODPJjydB4+WtOBMIdzrrnJ79sD9Ot00wg18wY
LiYlpFm+lt/r+ciJ0iQJzs9NNHW7eOFhqf0dHbGKOs1sF94GJ2543iKiLB4sibs3mzsHUYs+MBho
UqUHa5tx4xcVoJ0ESLWdtnA3MBJPm/E9wTTgFkbA22CnZn1elGxgVmb0Oky2YcL+wAdsMwowp1BR
89HOr7MBhD82IvrZXiuamNqsbxlxr6Dsj0zMKIT8vkD4KB4jVe0hR+tt3K6WoMi/S3YunWLRgF6p
zZEZjPN+kw3zBwm2ytfXhiFJl1HuNzBWYNct89cOeb6jrr6QOaZhja7tLRsEMEibvXNLcW/qq6YQ
6cMyYAI2h2ENQd+3ns5mBY1tSjLrmWaXc0ALNk5ziAE2K8nuHnGCRFGQzVxgmD5KHv1JWC7BHaOZ
LpHhr2jroLloS9ptwHYcHrGtWClid6YMYEpEEKPqQKombuhvcTKdYKkUbRyIgt4kNbV75W5I57hI
oAsbduSur124lDFnzauWi2ifunpqHa8gcb9lD07ye36s+N6eCYzfAFRrsyS1CnVk6ShSFsqgynsC
TXMWh22mKefJWRuatbjW3hqKbVJzFZVBjC/abmDPfPPt737fXSsvEefFLZhPIu8GLplgRwe40jUB
4vASMdyjOIixOgsIl2aWjPXA1rFH97EyIcfmoNDoDykMADl18WJKudzWPvbWUb1wIvAwd1pZI7gf
l0Sh0BS6g3nwOOuhuTxcK3VjP1A7FhRBYYqk6xwV9VEKxzeDAhPvj+OwYwdVkpMx2BKdNecnWDdg
GshG1Kg3ybuno5wzXwt6lKM1TpsKtrrvNDI5FeHaLM5DvD66e3bF9ACCteDj+BiQ552A+gcqT7SZ
ADzfq15sUQM0HfyawfUOjDB08WEQ3ipJU08N0RSKC6dDrw/91kSUx15Sajm7rlQMOx4ZACN2n5RU
n6+EAOJkte+evyPwizYMxwc2U++MtdImpLCop6pJh6txD8pNWByZFOLqr+AGsIUX/nHZ8NY8NiHM
+Ty8cOguAE3wyl8Yab2A8JhUcI5Nz70/jGYYQZMaCchmRxH07M/Q02CKfNMb1fUfRM70TGMFHnRM
rtsqLmqNE6CRJLc9pjJgxORAY0SL++ZBCSJdVuZK3EXmlTkxhsifoyd3yYhP0KdoIwM5cMn/d+Ym
PPE2iIIs7D6mBgJPXcNRLZoNF62NaGo1mUNHj2zYph55cubi6ipTKoAzZMOvOw0znEYqNri5GPb5
MaOtumn8mZGLsQSi+pkLoetFNh9deJTyaSG/M/uagxOvfpeAChO7R6SFqeSa6oMRNGMDlkCtKiZc
5n97B2uNeW6suzdNRlmciDuLgoUBVx/UC5o9y8iyUilB56MRH0eyY/IpffieD8MlOhJpn3l1Tjfq
UXNAX3I8UtU9jQp093pNQzvY9H/F2XQp24bD93yH0y/qL7+KOhFDadg5HLgn04D4Tt0UDynt7VNv
KkaS/IWRBy9sZ4qPuZ4VgfS7o+qJQqlddRlXL1ZCwUAXL/ChkHyFltymye4g+sVff3hg2+zm9XBO
VTKhb3PxvC2tH22iN53XhjkLi+ChY8BV9g4iFShlTbqdSpeqfMkQgNbNebKCnxhlRUD+Z28k/G3n
SMtML5CKjeld/B/eFL8pOuOtIf2Po1e1Z+b5wPsH4+WhgZpWXaWBKQffYuWYzrq0KlY0lk+xlEgr
obb5sa/V5siQNH34UfF+xt+wh4xdQVPSL9whflFHXezywSl9ZnTj7mY3A5roYQJoyT3BMx6FxrkX
JunvQ22candBQLCMHeidmq7nTENK5K2FeYJWYOX6Bof1h7OIi+9aS+PLLZW9qWgr/soXYLBB6Ixg
naOP68EBVw2mBVIAMMX0/pTEQ10SBtggnMWpEjkpIgpwsiVucORGXnafzaYxf9E2048BP21vDW/X
9KfAEJGXvcsvD80etuPfw2HyRTTfkaXl4ovj665MFOsRuoJeSXUCch6uj5ni+AICJWXJZGUwhVph
nqQTp/oI1Z8LSputnUfJIxU+B5cKH/uTKhyHT/dGr/yjskv7U+EI7nbOhtfd+VQUFKtqz3Zy/W9J
hBgZRSA+26RFUrlXzr4sd6Dn3c7Wing+aEOdoLd9BI2hEtTzlAvQ4baHK68cBkHRIhGXxeXx6iOO
m3U7Bw6Pd49lviFH/TqWXpcQjagwbtVyYHKRo2EjoDWQ55FmopAF4WF1DxVr/wXWFdM0GdoUMyGz
nG74KUAoumPIpvxx7c4Vn7aprGJDCFGQ4P/mN4+YX5aGmpRegZRmiBkhSIDIGHttPLjEd1O8f/hl
rsEeNiCVauRS6YtsiGZ97nhGckjyicDecN0eOSBBUifee6PJnOrW5bEva0ARpgdXb2mxkAou1n9u
Sb9XQ2O5F+40WSA8cww9ZvgHRP+C7S4mn31FAo9GM1dzcDBP/jQt7wojfZT/cl9dvJUfanSy/HAe
LVJHVJS9hV3fefVAf2GfnlP+I90PsN1U4LFFtZl7Z4B5oDRCmLmJDXcEiDnjxazpy7RqcngKxzFw
oS6f4zspNP0VHvZLgYdmgeIlYycQYrOaBYg5inNTQ3b5CY49IlpxGOuRTOjiuZTKxQSWoBpQ12pP
jwYlq4RGNzHz26s6CCpeRhDEkOr+wAfNq+E7r1Uet+aKPty5rhJnwTLDqgZjBa8P5pukQWx6ld0Z
Aax6PMdPNmaiRnYAynQC8/2YQxcmmCZ+ruH1t5nr9t7lgWnPL5NLJrHrSMFv5Bxx5xvkW59SZQU+
DpnSBJyfMIMZ9GxqtAhuilVPsMPJd8C2/PDGcFWpziTvbLoL2dmuKCSbTNLI1SM7p9CH1UhWku9Z
jGEJKH8CCGPvPw+1IVehv81De3M1z85MPqUyI1PhKDl66hFZQqqyWzGmxyBPTsDyJ+ojydBE3VF2
G04HeTSzKlOH0lC8WJuAPDQG7KfFHW3WLXse9C3e7D2ajXD7kEO1u703CX8UOBwXHToRtetLpq0z
DUZf0xfX3aNhAP3fH7nViPXlKJkrzRSZVhcd6MMdX2Gy/xVKteICpp61rZTv6Feqe2esAkKswMD6
HXPMAIK4XM8hiJaQWnIJC7hfe4gAcqYaB9WyggrPuoPnd18C0OwbKkCMNpGfWWqTPhMTf/CfRauE
Ya7GW8JYEhxd79FYFVM0TA/NhfEZUK4J7ru8U0Ll1fLagWzx79u8MRveYT2Q8n32ndRHPiniBkHx
+Kk0EVx2zbak/euuBfhi3vjmNB2v1nPPVoURusLXO+M/FV3O5QLCe3tXFTiRNRsiSdBBv4K6apKY
X/Ej77yiP+iyp/cT951agyweoTIt6ey1lod7PBG5jxBranhiDJ2vXGyOayw0+/UZMrVyybT60DOr
SbsLLysoolx6bQoCalbb8dsi0yCXdq05H7WIkyUMtcqZvnSzhu9uuFM/Fjy4QjvELtpNquFds5Uf
UlO6QIGrGs4//Rs169FJ8OYRnbIa1Bhz1cjl820VixU65MHJwzp/HoIzoSImRqA/g+qL+qXbLyiV
GOWmVgtO1LFvPc+ViRUTU9bNW8OQ56zJMVbRQ8qg8HlXaOpeMLHruDQ756wEiLYZhhQ+cARGchn0
wOLqBxKj8ChLh0sPyqhyOs1Xqy5QDfuhcMTucGKWPrtNSvjYU095ilXPmVVeeBMSahEsun9/VC2E
yEMEA4NDVB/ot3frTmFjdhdMRHv8snorGQ8vEO/Ez49dVvsny/liMcgJRaWJ690YUMO46d1Trfkp
rK71ahrLNrzVFefesG3YXyd3AKSc9JbjcWqcJ9qMJAtknr95qrkucUcSt2ibQjRmKbSjSqTDcZr7
GCeKCnoEr4hJL2+0h+AvWQc7mLEOGLop85tTEhhw0QfgtyNRrSkqP9bZI+J4uCClEAR6kWI92Sfk
kerWiDP7Dw1SjIT8YqIsBVYN5r20q893YfI9tGHM/yvjp6vder2SwhPAijV6+Oqrx7gyAoh64FMB
7ECkq1UlwPR/z10KkC/TrGCkgsGqeCGQfiI0oLuJTPxyltjWruioU4gU1uQKTKngcyhxGVKJ7EPf
iUf9vF1PX4xGXHzH1KPwgFQ6YgYqgZvr3GYcMcP5l9s5RmUN8FY2vsgptcSvdqlRRWpOSv/jtS/B
5R78HPhtyYqpVEiOSJ1vn/+06jAUFOmw0inrLck7mLDvbQASmQDkeF6jSYXG19nD/h8d7eyQWv6X
2CjGX+wRj/qlmBBLtAbCwe2i3JZpvz0SfoJSBAOWhVt9YCKu3xxbCjTf8/LaY5RsIXAPzgfggAvc
EeTlUrubEDHLlnqGH5wStYa+7OnHrzP90dK3lWPZ0zT1BT+5wbYfCFH4gSvLRLIrS1l2DKvEZyI/
vNen1Renh4Jb6fRr9Ta+Ggp81Dck+ManWRt0WVeYjZuKir3eQqeBkl0T+lbsI8zZ4aiLmWHfHTzI
lmVKsXC0JOYvbl+WqMxGam8JgokWO5gV3LSPurYdrYJIpytBzA62lhMSn0zbTLHZvbZem/zXKNS2
Ly09/JPUYwfwwtNWALGm6jDJzJ9YkOnyEHOc2QLQySKoFWp9j0lm/MRmi6WGspdwqWw1d9TSiZKT
xN4SGTuFPJ40So46pYoKqhC9j3Z0LjUrq3rXhHsd3XixIDlz2rTel86rsCE3EiFiohrqAD+lasJc
0GNbpbpWWpF5s6NgzbJr9wDj2MTlDQ3bnXT+OHidh41YwejAtbokGVPsrq8tf/M7Go2kQql3/kvd
bVPFdNh5qO0GJZ/an5haq9e+47Cdc7je79wLCwuOv7FRgnzS3LyuxhyfO0DM55loM3TxoLlODtkX
0xI4boZ+LEMnXoruiFPjlWPM2mTR6776lm+kCEqxLmLFyXFXBPIPVXrStt3XkXKg94GKgzCU2jGM
GvBBefcbnmH81HyCbUWLQilJ4aoceG4zGN7q46dIWMZUBDIHH65fq/Yd4wgWS3D/CaKRat4SI4l2
euQVjs63iEUYqDsNwY39sKifodf+HrrVlNiWwDanEbJFRxXgwvKE5rKvziVKKqzopZ5/kbuSDsv7
xDMQjQJV+mMLtLZHLF9VZJPk1aIMyn8zxZKuP8X3q8U9iGLnR0VwLgPHMMmNj9xrMD+k5ym/YX3b
uCYcXt3dc730woXbEdln+GhEke7tzjob0uhbK13tDdKAYpu1X4qdessjW1Bi1d8FfFhqcaCChoKU
RS/SUJKSmVMfkMsAwpf41WhpQsRo7uYGym6EiA+7B5DQN7RFXhZ6yxMbIvVEp048/FVAOVzMOD8y
hgm3TsEIMRH8+vlo+UIlDX6cz1my7JIAtm3hVYZ+gFI+cDLi0e8cs/PCHy2ZaxAVSDZV/EskpjJc
kawoWlrfKZYyRqffdb9nLX3xcHAA8zRp7MKAQcxR+hdmgJ62wTL7nCznr9iuOqqkiEJZoGLUNm7Q
LdEU0mYZyV5cGFL78PNSmulfdJKNUw+UkUhr1lWUXxk8nJEexkXfVfH75CGnFKE43Pajmufo0S/Q
0LCLiMOO2TLeMdpOE/DBqzq0qX3u96KmcyqSLOzPrLoaieRwYEJHHe8/3Zn3C1IvXTE3V9Ryso2C
I2lDJOyQ6UefWG02hUV2XkCE78uZhKmJ0u+eTF5tG8QgywH4stIYZd1k08Pro2WuQGAsrrV5WjMZ
D/oMptiGvMUd7xkfsbeMcsIbtcN/iBwh9AQxGrkQV3cV1bEATQ5mFL6BAhXZuvsSnCNkplzKGbbJ
7AHxo5lTQpHEJVkrflPzWDYRJVB+Wvt29TyXCXi5bogIktGINAd4PXyoiVSt3MolHBOcGz05JLt8
NdQgwKjiBwxg8ylx/jEwlrTyl5sK/Nuv8L30ZMbvVEe/YhmxPEIfy9N+zH6T1Jv6q37trTUI0LRg
9McM52sqou/f0vpPwpuIkiPLGmfZBURebUV4se6HCGoz6Lww23Kfu6Z6nYlnZ3lEiWVRtprINEf2
0Ic4n84BolAUdWUPjCYBwny9C8ArOKUNCJM2qzdFjLdz6SSAlVGu5sF3Pm4srN59ZS/hRlmgPLOQ
Lshoq3OIP6Lb4tWckOLldR7qdYc4d00ZpUVPMy0t6UCI2BW4zT/D/e/EeDGYFZNCchnAQNCPs1x9
YsW4kg5nrM5GByPBBp/u8wFHDMWnz3d5b8GIygDeY47yVFYv4Ztdmz5J1l2JjxiXEVMcDzHzJbkp
EB+yjp+QqQibM4L1fdKwyuw0ge02eQ08FVjBgHhYVHGwQNaswtZaKp+AW/9Qw0H3QdzmiGK/Nffe
3KuCyn31PHBBEZLDfbajrAlDfMi5UnFz22H8wZYADElI6B1YXSaiBkVUxetGgViSPRLQPOXZZfbP
giGu67JjiCxOr682gji/ZJXWxXFUXBE+CrVfw57+WpFE+kHFKKiElMakrrSR2ARZMmIFhqX3FNZf
ECLL1W/V43oR+xK3z1Gwoan0T7s/JRRhRuuS7E54zTromGwsLEM3hj6SRxVJhR/J19OhDniYqzh3
A5MZvLblJpM4IT0qdyAS1UU15r6PYQJA42X0bEaXLdK3cTSt37tMtpxVUKafiRsEEkpicB1UifqK
F1pzK4/vl+Xn2O+D1dbVpeYnncGxFe6dk/ZoY5GP/eKZyYe/FBK1uVUf/lMDmiXSDdNHmay1SsWO
EuXcDyLeZwaj2XLgJ4L14E+9Mq0wi4cmNMd9Dh1oMXEhk2DnhHSpBqA2t1jRhnxQW8sdP2FTQwDq
PPa1edTZMPv0ImrcJNAagU12733bM9hpKPndnbAhj6jZ+2Ip8WBXwqNwB3KNiJwLYOatPlNxdikL
iXVq+SkWJ/GyWBbwQpAoGCLKwzl7iwoiHXDsu4PpkDFhMLSI+nXQKGSdBeMoeAyDCTP8XIdC/IuH
G79BwfD05fbvn/0iRzR77reoc/VR9OIsadu86zURtFQ+0shsDZmziTi5rl7EgfmZ0og7kOMfyjx8
98/5W+EwvuoP/41is+/ylemrRJRxticH+FfijVJ8zfKWsM29mLolcELZEXXU3M8Sg3fME7mmkT3q
qZReF2M/Vsmu9pHFZjdcSV8aoI7PJ+Avyi39EaX4rUDZ5vZoTkaqAazTVQ54XOr0/zZfL/wi3Wij
eVa97Brz4OnwKh3CZDHTTvVKJ3+Gx4BHtQ+h4b8pISpwS+L76uv0n+xvERb+PuU+QT/sM726em9H
63/PIJEePsAiAZUZQd2iDuQppNlrkC7PfoSNRUeIz9qblsvtD5qNMrChKhVPToBW5JtPZEL7DvqF
lJpKvSOI2/hQgHHnxAkTbFojWIidmtfwrV+hwcsR/0NyOxu2CTEZunpSRnUa1SodmALsykO4I/q3
81YgQKJHRF2RwnpLXZmz69yDGP/docWT/rbKL3HyIu7QNiY+EF8OrZAB8veBbh1zFypP47mBwHLw
4EP1c+SlpNb/g5pjfnWqlhQ+Dggvkr1ktGeYzvXpmjzkBclG+M3swMht3P0loMDloyETjmJCSrSu
g8WKyK5KmkW2dEHHYDJBmYVJfqUnf8u7g+mwwx4MG9fzvDRvsowffnRJGGRl6vC5iSQc7182Py0R
ISDq+ShtskCqkiOkWH86ntpzgHy3xjMJj59iDR+5hdaDYMe6SDjOcu2aFbP0Ttgg7Rcz0oUAJEvT
1uwmMJhSVu+hHTdOZn22e9j2lZlPVwuBCRPFAwVT+PmD7CluqXdAW2e1qE3RfYvMou/alWyMC+s4
YE/qxmogot4z3mTCRtH0r5YBPor7LLh1sTlQ/uf2bEAsn32JY64SJE3LqY0RVJQVX3pEpqNy9LoJ
ksJ7/xbeqtU4eQ1GdM0AW75PxPOAsUSk5z7rf0r/I0jfQGQC1VNYPKWuGJkp5WIIY706PA4hC63C
nBLiq+LVLZgC1tR8/WF1OfympzgwHqJSwDU4++CeWMz0PBHolslQ4S3unf7TWlWjOPZbrEKZURs0
j4JlyYTQxG5UlgGd5VoC9T4odx+B5MhEETR7WIs3jFirphIYujRtqyOMcnOYlIZ/HAJdrUj66Ycy
p5kHnzCP1GJJ1uGFXe9I+ACDmW1K9kcRPPhnGCqPap9BizZUe2I3CgY+TVt+Bg3Z+a0+fE60M1VX
bwJcf1fopjnTGwj12BD4+g0wXSZr8ThXeUpCL8EmuHY9MR8JNTDGbwxpR/jWV4qPwPETAnJlu+/4
x1mAJxPIZrupTZ4z38EDvMB37KMLX/nKGxgVUBh5McMwkxXxUmDYQXiP8cKLjhktjVJKdInZppii
SdE0wgyypF7/0UQdUqQ0Zfeq29yOjRsRrMBxhqM+sddaaJOzprPnyM4Inmb58ZvFe7GFqVFRQ/wH
TnsJ/Im8SfiFAQe2LCyNp1xu5RFUoxurKtYjwJdFKwpW+6ZsYxv1jXPC98a+qRZKMQJ6cUAw/UHT
oeIqFmnx5O7F4CL1ddKVCG5kh0dSr2h6kEYoCexSOv19YcQwvGFwK6g205tQMSD4zc+H7lDcnvUb
s3303ynRVuhMuYmKNhnn01qqXnMfLZF1Ws8m9siyTKw0dZoIe210iOg59/MRXW578AhzEwT39b7q
2OlKrggjGTz6HZRUT3/OhD84U959d9Ndd7v4NuwcFAVwCS+rgPL3POE1HHs7jMvqmzN9YCVZJaQQ
OqlsxUgMuxIKgLQy+9zH/p5ZI0KoilI9IUwgdq0BJTzyGJi338tuQ9SpxC2818jxhCFdvEEmV2bW
F6yPH8PQpsLMbOiRbv6ErkGXZHSNTMNoMUsxU11sTJUDeetZxuoBXALKKK0fikGnXDTJ6Xvi4TIa
L1sgLBNhkFn/Tz7QWp1t7y/zV53iFc1XhL/MD+dIEcS6TyuXtUXAa9ObDQeOV4+pnwoH1s60h0wb
xQ7w/iOxws7Vbq/SiBDifAHZ8IpeNWS76McYiqT7FYWII3ALRiUOxnur1brpLfZV7guK1BoKLpgH
Nsxn9HdqgL9OsTikueGyj6ihx7WL9WZqd4qaXocLeSd/yZkQmAQxy+nXJBh5qPx77shujtSNZ+/J
3E9+8CLNwjmAh7jjDkjqMbmmb7+ytsIM5qnPR8Pstrfjsda98CvwLIlzIphaWvavUbjiA76brFEG
2IHUssL1PDAbb3Mttv6khKw6KvXkmOysf83lTr4bn3OO4HoecbBhV+8T1TFLYbv84R9lku61onmp
bHsNL8yUWU6T7pfIoeYdbdt3ckJGJ4hpA+mUuyt5O3uoxFqtqe+vGBFfIGP/Q+5DVyfSy+MZ31/5
0brpLZ+BttXYfh2eQZYrgaEtchUw3jiBKnt22EyYahGa+2fxFfy4CMXlmcB03u0QxF+njQUwmcAe
yEudH9xwG7kGZS6Xv+783U2l7glVgfy8BeCZxC0yfcC0ZjuwVgtFOmf/GhMyJ2IkCiPnjiyhVtVE
h5gxw6f7MDA4LdIITbv6syW1p0wJPXLitSIaf4BiOM2x4VbKHiBOTkKJJyzKjzXUUn/o4poExJan
oOs85cLSMGllq+8eV1k33qUQ0w5dGVs/b+tY3h8kX5N1Em1cieZRgL3iZ3USVkwBjjYpntCg2gJJ
Nzh3wUIKT6Pn2GG75XH+JFab3E4YiuV83luFXUztNoB08e/AYXYqamVwMfC9O60loeKqQemc37Dq
N1wrH6Jr9vvgrFsG7j/htf5tFBhL9BG5wdFkeEqxsgA7Tb086ArkENi9oNaICBRGaW4JDuE/4L2j
aiKSzmAQN7yQsGJNNpzAq8FqBl9iKUzDG0MnH6VfsOGzdoWe4VgcckCTMOS65LDYgXS5Jllif8Wq
ObqWrc42+7ICiqgJNUSJybrd9YkJ1o/adQQtmlo0kkCetUJTKQDKgaPz74/dC5D2Q/rE9TcMu32K
7iCIIk5xuJ0srgL6kGcaAEB9yOjRccDNSIGJ/6JXp2yht3vU+2YK3hKXcK8IKOjeGaZLh6EaAHcJ
pS6lr1FVvz2uGf/K/zunTH+s+Lu+KaV1tCsTygOBd2OnKEDcJEZ6HetpTVRgpPOefgVkEXkOoQ6P
oWo/HtYBwo0pF6JWijYYvM1YJTQoQeG/MQCibvLa9AHydZYG4eby6f+skJm1v9YAWoiRxjoPxitk
WmlDa4Yb+kPZbL+I4q/UG4M4OrsAiaWjoLk+yp6Q/LXC4XvQGP8Pt62Lu0aVvzIxug1aEVYq8ifu
fBT0S/fXkdc0v/0Gerb0hVcJbXMIpP5cRIRukJptHMpqyEcuj+NbpNWasy0DoHaSOeDjN9aW6HkV
Afzt1WDoxlCaHR+Kgdmkh4EBSwwHx+VXpl2jUKy00ed+fNEpEIZDnfCYvpvpQlh29RXUEt3oYvIg
5ZSUx1x4U0TAKAdZp0wpWdMwFJD8YjYRZ90hKF1iRGbM5jTT5UlJx4UVJp3fEWKDY6FviwuA9XeA
DllYL9YNCeYW6IPTbzmCpPavbD/jVvM2e8nzNvqGnEybl2kWb7JBsLf/AKlL2m38a+AmOZz8FgAQ
qBt4I15jbGKgNhhpYqu0WhYNVjxeV+5LlBoWiaHXLDTtN49qnlcmXCYp065w180mOc6mbtjAVgsv
QB4R/MG2NaPoaMujKYZofxVmrJw6Blpaw/uXp/BWTIXlllEC0DPC2ZH97ZzH5tQYxSaLuJhfYdP2
Sa5KjFE0kraxxHupelCsgtUJk9jd4YtELKLkU7lp8AZUzI4e/KBZCL5Q/HYoAwva4srTPyoJgki6
KKnrhyLLsmbSJHgaBULBypJjKFIOZmzokBmnzuEM0SqCu5HAWTfsnxi+DFK/iE5c6W6JSYbN1ylN
z3Ij3EOnrQcHbcY0hND3pnBDGoGkF20bIyvDycUZjut31ZrhRxEfBlOBqaKhd3P5Ad0cs8VVghnA
QX/4uWrF9XZL+5P2EOhEx/SsL6z0myv1D4r8ATeY+KSfaf25r4NrkK9WBoZct+d4OX9zdqFqxuvx
Z1U+8piFrQq8J9QCZUnrEqQ5DWv5T944H9p0YNhL1vTllKDTCgpsBQgcEzLymLrAR/AoQXSJz0NU
UlM1Zmu0xEEshlG/VkNQbNzvinUZwkn93P2qzn1KP9k8xbIsgDJL6AsoS8c9fMiZoDKafv5TEXOh
q/M8VLXdMQoDMXWDFfmu7fh390y6wXxo6ONMkfBFm1AVdDw2rzzgeZXFRcUkks0tw5LGbbzMhR2i
i+b4jFZ2E0JarJHOfXCyYjqJTl0kxKrxRrT8sztOLaE7IHfbWk85Wm4JUkN25tO2tBdGW3IkgSuu
KD3ZFy4O32axD5a44/CJrympPzpB8AskXgokbtSH8OLbodoV479yamnpb5ykVjj2MlwtR4/dxaW+
fZoL8uO93/D35NEA/DgnRwbu5+NJWycAtOtNxVB2tO3aD86uqKhOqQbCoEbXlgeOVb6Ha4KD1vvN
HvH2Xj8jCM2KWl5M9clv/U+BX/jvXC9ZJJ+Ncli2gby03a6WHTY+ikoWeIkYPqZ61r9OJr5C95X2
b/X43MnZtB51qWD2iETSxrJaAifGffkS/+5STIyvvRfNV5UJywisJuLjhMArWsx6/YaeG6r4f5rw
GAwLyqXXJddL3CQO4dV8YmeX0AVrMYE7P50Fv45uaFIzH3VNMe+ILwEgC+WHL0yDtJ9L5y1GizW5
rB8jsm/P995sA06ZVaDwUR6imsnW3u+k7nXcDiJwpbC0j5fnYmE5MolxtetYbuMS0M5zR8ha/l2N
AbzkRM5DdsiNqyfVJy6aubwzF0TH0b6TnTYqpVQotz31DK6iyQhbNPioTeNb8Y1uVYLYS71fuqy0
WZJa4t69XoEoCKPmFQ1ZYdDdyvhj8tw4O+gus7bASPFZJCXYJBFyIzaOxMKA66RTzjPkvc5/qLWU
5S0KhNcMNRuj9LLXGYziaVeqMCkBUqjrC4uboMRRBtEp5g5QcZvXtPUXBhKj8si3qqwEVqCQVy7R
sQipfUZ6Ux++Wm6LinLgMOYlnozx9XP8Yj2rUHsWEoaTm14GIoANiPfDWV6DdVTujKcITfORPvK0
KOl5AwRgkHAdMyWo0Uhug8IDH3zkhOys2xPY3CwSDR9IVNLRKh7jj0ZEMDwrXF50IohLyePQYb/I
bV59D+YGzvmM2bSFDZwt5f/1etfmd/XaiPykJJi7nZ09vKH3GheocECradq0DXNjUha384QK0R/I
v+jZhllP199h8twr1PU/fkCMQCFhSXmAEnGv1m2GCIm5N1M78jzavFC0byLslSZXD46jPz5JYjtv
T580e9bTx8JJGoqWkxsr82IebqFsJRQIzrApDSUw4FAyG708palfCSMc/4TP1RDyZQUw+XPPrUMa
I0xPFANqeaFMKuUAC6pYaldWZsGCUv/ZLnlehwnrDkAcaEiSFNTZUlKmjmEJAw9O9PUZfG0R/aHd
jpMt+QApK6b+leQERYgm6K3oY90vJAQ698ljvvx7gDYXaIphRzKGvqSC3HTGO4OIK9C9d5kjzUU/
PUcmbEgYm6g62i74zwu1bQJcvATAf1e6dygggXI1Ik1ZytqsWDCD/E0EZlJQtSkqUfLTgPpLz3Er
Op2py9p46j0hd/59BLjT1+tfIpxOeVnpYzNnVsUyK5hABboV5AdQtSwQNCcFPSxoxsyrpNSNmU6/
LlNwWtHAF9Jeg9ZRjoGlgeeYD03T1vRu9dhB1vy8U/uMz1zttiuZlHAgW1KKI0beRfrjl8F8QqgM
Hb926A64SRiXtAwSGMcEv14JVeEa/wrcWdKRxZB1woa/ZhAoV8g3QTJZCzod4RlYLYlRbYkCWcpm
hw287mEtdlVqIVVjtYw5x2hvL8Pb9FpXqZJ6PKcU5gx2tN81m1uVKVYPRIAnXmYKVqy2cnifXzJu
Zi4/iR2poDQRAM8uowVVWL+xwlNL7c90vvCEGv6uy5r0XYiTKWlL7Yl6MAQSCjLulrKO4BJGKbjq
Gqo+UJRLfUu+Tkuy4qgAm6GR37bjENybTG+DA5OH9geoIYOcFOUgrH4le0N20hRWcQ2+8fCYTGa7
1YikAnfm8GwG82x694n3OyYerFdv0OfqICVdUvoVitFm7Cf5S3awQKhgH3iLpP4QPifYuIvY/V4N
1KRAi+fs9vzNZCtw4U/5J8NAvg5pbFwI0XFDIEFX0P1kJKrkgFM7LRNr8ocjKmVoqr1ATR7c8Uud
xT+dMLqToh+8GEC9nbzjp+QRPOyJHqIxgJkzCZD1Zb9q00sS6sGz2c0FaBvNdXChNuBHzgU9S4tf
brhrl1qEBb775Qlx9yKJ2KkKojePg2m1rHFvAcawUZYtgSC3BYvZi5CNtxoNgDqnpGrDMojwGP7Y
AvCXKPnwsdNjYEtPnwaSkbpNsbTiJSu59OaSgjGtFpJDeWV0J2/KjZW3himpdxiOD/RIza5KIFuG
66gDwCjc1mN2pI/uLdm5andqoagxa6LyfH6tu3UK398RWru/vA97/ISZ1QpU2Qxj6YJn7iGEI3Nt
oGfOMGFS8dv8m6GGJr8GwpNzw1LEl80QluJeY6Fo7RmN+dCd9wex6OyjwR0FFwyoSin/CXCfCVE4
+tHv/ZAkCqQRdUDljsyh4+Q3H0yO5C8+wGcAuVSeSRqmsUozGXFMB6HQ8yQSMyRCV07RU3KL/etM
19kVFLc4ryFGhQjVkOZDi+uQoIQRFrRCwmA2zrQw70sSWH/phdh9ztMPILB7nW6r7c7zXZtCHzov
+ukAxt+/udvixykQGhgrWtxSFjAh1G7qv/jVPk189I+60Gn3ACqbYCUa4YCS6mCPAvORRzvradqQ
eBu4Kkl3PjC5TsZTV9VkpoTCuxAHRVvAeU9/74sL6JvniRMpCdXFG4BLkf1nVyNUnqo+yngHrhV4
6ODtuCjDlJY6AmQ/rjBesb3RkkFDkfQpz7E2woRlarVJ4NiJsmy3DXlt23DQjkZewOb3XRzptjpQ
uXx3DM9ePApKEcy0B+M5qnYd+qq3MKG9PS59xs95jdPlkygZ7gXPKxwjKGX2V+cCpAdkt985ony1
ZCC+0SLdXd5lZ4HTMgJgEKSgNRDjwb70wXWd1Evezy81eVN5VyDXKi28u06s29OpC6P7YQhdTOfo
PNkhi0KOlZwvaKZBhxZGjm05k8Q4R30CpKxzjsaJKXGGkXbRvn1+CDMe5phr32z/QnzNEro8gYQF
ylpvvbGwFxdo8kDgV0gMICwHb95uG4GliU/oCicdXIH2QGOZZXEqTLVRbgrwglIImZhVybjnT20S
g+bY8oq0hfry9zgzgkVkZlvua3Xcf+I3yiMEERT/8sJjrA+JQxIBd7mU47WGhPMI9pFy/NhGxW8v
gCEyNc+d4IRIYLCQ0xrU+ib71Nfxh2V8C0WKbf9qLULEG2pIm2qEKoli6VXp2w+tHiSrOcqrJ9S+
qisbITpwDOj5dP+r2ivsXby1QQ6FLV9PngFaP6m3d9R6m3ohOqP62G1k3SfkUu7Pz9zF4f3Wd49C
WOOcd2189QjFTBx56KWVhiomQ+rB4IfQLmeNPwm+46hxonDCW1ePKnJLqkFpXo9wWm+rhDsYTidx
Nelj1oTPseWwzGrthvT1mJXZWV2omVKhqs8OEzcUcedUgqC3rU+pXdYMTpSq1YA64k/m5OrJ4DCd
ukRCG/YmOJclWCXQquG9hHqiL9WLayOlXZblM1PfZwCgVLHzzokhTJ+YUsKF8ml3gILkSuF12v3B
HOiTOn33GxR7kJ9vg525jCX7YAnrq+0IB57aqJZ4OprFHo2o6i32/OYHe4ojBi01LgcXYk345zld
LaC8VCdyHYV6FqF6e2VHrHu3EZnsjzdnsdYIzIxBQJ16nfSYASLCSmOjg0H4neJzs6yR1ohy2E1V
sZdFl0Pzm/dZrmZf75GlNprbeDt3598=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_freq_counter is
  port (
    done_o_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    rst_in_out_reg : out STD_LOGIC;
    rst_in_out_reg_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    done_o_reg_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \freq_cnt_o_reg[14]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \freq_cnt_o_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \freq_cnt_o_reg[14]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \freq_cnt_o_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \freq_cnt_o_reg[17]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \freq_cnt_o_reg[16]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \freq_cnt_o_reg[16]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_0\ : in STD_LOGIC;
    txoutclkmon : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \testclk_cnt_reg[15]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \testclk_cnt_reg[17]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cal_on_tx_reset_in_sync : in STD_LOGIC;
    \repeat_ctr_reg[3]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \repeat_ctr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    cal_fail_store_reg : in STD_LOGIC;
    \cal_fail_store__0\ : in STD_LOGIC;
    \cpll_cal_state_reg[21]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cal_fail_store_reg_0 : in STD_LOGIC;
    cal_fail_store_reg_1 : in STD_LOGIC;
    \cpll_cal_state_reg[13]\ : in STD_LOGIC;
    \cpll_cal_state_reg[13]_0\ : in STD_LOGIC;
    \cpll_cal_state_reg[13]_1\ : in STD_LOGIC;
    \cpll_cal_state_reg[13]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_freq_counter : entity is "gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_freq_counter";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_freq_counter;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_freq_counter is
  signal \^d\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal cal_fail_store_i_2_n_0 : STD_LOGIC;
  signal cal_fail_store_i_3_n_0 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \cpll_cal_state[21]_i_2_n_0\ : STD_LOGIC;
  signal \^done_o_reg_0\ : STD_LOGIC;
  signal \freq_cnt_o[17]_i_1_n_0\ : STD_LOGIC;
  signal \^freq_cnt_o_reg[9]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \freq_cnt_o_reg_n_0_[0]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[10]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[11]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[12]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[13]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[14]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[15]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[16]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[17]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[1]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[2]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[3]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[4]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[5]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[6]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[7]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[8]\ : STD_LOGIC;
  signal \hold_clk[2]_i_1_n_0\ : STD_LOGIC;
  signal \hold_clk[5]_i_1_n_0\ : STD_LOGIC;
  signal hold_clk_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal p_1_in : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_2\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_3\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_4\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_5\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_6\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_7\ : STD_LOGIC;
  signal refclk_cnt0_carry_n_0 : STD_LOGIC;
  signal refclk_cnt0_carry_n_1 : STD_LOGIC;
  signal refclk_cnt0_carry_n_2 : STD_LOGIC;
  signal refclk_cnt0_carry_n_3 : STD_LOGIC;
  signal refclk_cnt0_carry_n_4 : STD_LOGIC;
  signal refclk_cnt0_carry_n_5 : STD_LOGIC;
  signal refclk_cnt0_carry_n_6 : STD_LOGIC;
  signal refclk_cnt0_carry_n_7 : STD_LOGIC;
  signal \refclk_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal refclk_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \repeat_ctr[3]_i_4_n_0\ : STD_LOGIC;
  signal rst_in_out : STD_LOGIC;
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state[2]_i_1_n_0\ : STD_LOGIC;
  signal \state[2]_i_2_n_0\ : STD_LOGIC;
  signal \state[2]_i_3_n_0\ : STD_LOGIC;
  signal \state[2]_i_4_n_0\ : STD_LOGIC;
  signal \state[2]_i_5_n_0\ : STD_LOGIC;
  signal \state[3]_i_1_n_0\ : STD_LOGIC;
  signal \state[3]_i_2_n_0\ : STD_LOGIC;
  signal \state[4]_i_1_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[2]\ : STD_LOGIC;
  signal \state_reg_n_0_[4]\ : STD_LOGIC;
  signal testclk_cnt0_n_0 : STD_LOGIC;
  signal testclk_cnt_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal testclk_div4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal testclk_en : STD_LOGIC;
  signal testclk_en_dly1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of testclk_en_dly1 : signal is "true";
  signal testclk_en_dly2 : STD_LOGIC;
  attribute async_reg of testclk_en_dly2 : signal is "true";
  signal testclk_rst : STD_LOGIC;
  signal tstclk_rst_dly1 : STD_LOGIC;
  attribute async_reg of tstclk_rst_dly1 : signal is "true";
  signal tstclk_rst_dly2 : STD_LOGIC;
  attribute async_reg of tstclk_rst_dly2 : signal is "true";
  signal \NLW_refclk_cnt0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_refclk_cnt0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cpll_cal_state[21]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \hold_clk[0]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \hold_clk[1]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \hold_clk[2]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \hold_clk[3]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \hold_clk[4]_i_1\ : label is "soft_lutpair60";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of refclk_cnt0_carry : label is 35;
  attribute ADDER_THRESHOLD of \refclk_cnt0_carry__0\ : label is 35;
  attribute SOFT_HLUTNM of \repeat_ctr[3]_i_4\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \state[3]_i_2\ : label is "soft_lutpair61";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of testclk_en_dly1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of testclk_en_dly1_reg : label is "yes";
  attribute ASYNC_REG_boolean of testclk_en_dly2_reg : label is std.standard.true;
  attribute KEEP of testclk_en_dly2_reg : label is "yes";
  attribute ASYNC_REG_boolean of tstclk_rst_dly1_reg : label is std.standard.true;
  attribute KEEP of tstclk_rst_dly1_reg : label is "yes";
  attribute ASYNC_REG_boolean of tstclk_rst_dly2_reg : label is std.standard.true;
  attribute KEEP of tstclk_rst_dly2_reg : label is "yes";
begin
  D(16 downto 0) <= \^d\(16 downto 0);
  done_o_reg_0 <= \^done_o_reg_0\;
  \freq_cnt_o_reg[9]_0\(0) <= \^freq_cnt_o_reg[9]_0\(0);
cal_fail_store_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFDF30331010"
    )
        port map (
      I0 => cal_fail_store_i_2_n_0,
      I1 => cal_on_tx_reset_in_sync,
      I2 => cal_fail_store_i_3_n_0,
      I3 => cal_fail_store_reg,
      I4 => Q(5),
      I5 => \cal_fail_store__0\,
      O => rst_in_out_reg_0
    );
cal_fail_store_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => CO(0),
      I1 => \repeat_ctr_reg[3]_0\(0),
      O => cal_fail_store_i_2_n_0
    );
cal_fail_store_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F222000000000000"
    )
        port map (
      I0 => cal_fail_store_reg_0,
      I1 => cal_fail_store_reg_1,
      I2 => CO(0),
      I3 => \repeat_ctr_reg[3]_0\(0),
      I4 => Q(3),
      I5 => \^done_o_reg_0\,
      O => cal_fail_store_i_3_n_0
    );
\cpll_cal_state2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[16]\,
      I1 => \freq_cnt_o_reg_n_0_[17]\,
      O => \freq_cnt_o_reg[16]_1\(0)
    );
cpll_cal_state2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[13]\,
      I1 => \freq_cnt_o_reg_n_0_[12]\,
      O => DI(3)
    );
cpll_cal_state2_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[5]\,
      I1 => \freq_cnt_o_reg_n_0_[4]\,
      O => \freq_cnt_o_reg[14]_0\(2)
    );
cpll_cal_state2_carry_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[2]\,
      I1 => \freq_cnt_o_reg_n_0_[3]\,
      O => \freq_cnt_o_reg[14]_0\(1)
    );
cpll_cal_state2_carry_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[0]\,
      I1 => \freq_cnt_o_reg_n_0_[1]\,
      O => \freq_cnt_o_reg[14]_0\(0)
    );
cpll_cal_state2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[11]\,
      I1 => \freq_cnt_o_reg_n_0_[10]\,
      O => DI(2)
    );
cpll_cal_state2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^freq_cnt_o_reg[9]_0\(0),
      I1 => \freq_cnt_o_reg_n_0_[8]\,
      O => DI(1)
    );
cpll_cal_state2_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[5]\,
      O => DI(0)
    );
cpll_cal_state2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[14]\,
      I1 => \freq_cnt_o_reg_n_0_[15]\,
      O => \freq_cnt_o_reg[14]_0\(7)
    );
cpll_cal_state2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[12]\,
      I1 => \freq_cnt_o_reg_n_0_[13]\,
      O => \freq_cnt_o_reg[14]_0\(6)
    );
cpll_cal_state2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[10]\,
      I1 => \freq_cnt_o_reg_n_0_[11]\,
      O => \freq_cnt_o_reg[14]_0\(5)
    );
cpll_cal_state2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[8]\,
      I1 => \^freq_cnt_o_reg[9]_0\(0),
      O => \freq_cnt_o_reg[14]_0\(4)
    );
cpll_cal_state2_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[7]\,
      I1 => \freq_cnt_o_reg_n_0_[6]\,
      O => \freq_cnt_o_reg[14]_0\(3)
    );
\cpll_cal_state[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8F888888"
    )
        port map (
      I0 => \cpll_cal_state_reg[13]\,
      I1 => Q(2),
      I2 => \cpll_cal_state[21]_i_2_n_0\,
      I3 => Q(3),
      I4 => \^done_o_reg_0\,
      I5 => Q(1),
      O => done_o_reg_1(0)
    );
\cpll_cal_state[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => \^done_o_reg_0\,
      I1 => Q(3),
      I2 => \cpll_cal_state[21]_i_2_n_0\,
      I3 => \cpll_cal_state_reg[21]\(0),
      I4 => Q(4),
      O => done_o_reg_1(1)
    );
\cpll_cal_state[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
        port map (
      I0 => \repeat_ctr_reg[3]_0\(0),
      I1 => CO(0),
      I2 => \cpll_cal_state_reg[13]_0\,
      I3 => \cpll_cal_state_reg[13]_1\,
      I4 => \cpll_cal_state_reg[13]_2\,
      I5 => cal_fail_store_reg_0,
      O => \cpll_cal_state[21]_i_2_n_0\
    );
done_o_reg: unisim.vcomponents.FDCE
     port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state_reg_n_0_[4]\,
      Q => \^done_o_reg_0\
    );
\freq_cnt_o[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in,
      I1 => \state_reg[1]_0\,
      O => \freq_cnt_o[17]_i_1_n_0\
    );
\freq_cnt_o_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => testclk_cnt_reg(0),
      Q => \freq_cnt_o_reg_n_0_[0]\,
      R => '0'
    );
\freq_cnt_o_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(9),
      Q => \freq_cnt_o_reg_n_0_[10]\,
      R => '0'
    );
\freq_cnt_o_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(10),
      Q => \freq_cnt_o_reg_n_0_[11]\,
      R => '0'
    );
\freq_cnt_o_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(11),
      Q => \freq_cnt_o_reg_n_0_[12]\,
      R => '0'
    );
\freq_cnt_o_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(12),
      Q => \freq_cnt_o_reg_n_0_[13]\,
      R => '0'
    );
\freq_cnt_o_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(13),
      Q => \freq_cnt_o_reg_n_0_[14]\,
      R => '0'
    );
\freq_cnt_o_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(14),
      Q => \freq_cnt_o_reg_n_0_[15]\,
      R => '0'
    );
\freq_cnt_o_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(15),
      Q => \freq_cnt_o_reg_n_0_[16]\,
      R => '0'
    );
\freq_cnt_o_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(16),
      Q => \freq_cnt_o_reg_n_0_[17]\,
      R => '0'
    );
\freq_cnt_o_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(0),
      Q => \freq_cnt_o_reg_n_0_[1]\,
      R => '0'
    );
\freq_cnt_o_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(1),
      Q => \freq_cnt_o_reg_n_0_[2]\,
      R => '0'
    );
\freq_cnt_o_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(2),
      Q => \freq_cnt_o_reg_n_0_[3]\,
      R => '0'
    );
\freq_cnt_o_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(3),
      Q => \freq_cnt_o_reg_n_0_[4]\,
      R => '0'
    );
\freq_cnt_o_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(4),
      Q => \freq_cnt_o_reg_n_0_[5]\,
      R => '0'
    );
\freq_cnt_o_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(5),
      Q => \freq_cnt_o_reg_n_0_[6]\,
      R => '0'
    );
\freq_cnt_o_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(6),
      Q => \freq_cnt_o_reg_n_0_[7]\,
      R => '0'
    );
\freq_cnt_o_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(7),
      Q => \freq_cnt_o_reg_n_0_[8]\,
      R => '0'
    );
\freq_cnt_o_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(8),
      Q => \^freq_cnt_o_reg[9]_0\(0),
      R => '0'
    );
\hold_clk[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hold_clk_reg(0),
      O => \p_0_in__0\(0)
    );
\hold_clk[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => hold_clk_reg(0),
      I1 => hold_clk_reg(1),
      O => \p_0_in__0\(1)
    );
\hold_clk[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => hold_clk_reg(0),
      I1 => hold_clk_reg(1),
      I2 => hold_clk_reg(2),
      O => \hold_clk[2]_i_1_n_0\
    );
\hold_clk[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => hold_clk_reg(1),
      I1 => hold_clk_reg(0),
      I2 => hold_clk_reg(2),
      I3 => hold_clk_reg(3),
      O => \p_0_in__0\(3)
    );
\hold_clk[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => hold_clk_reg(2),
      I1 => hold_clk_reg(0),
      I2 => hold_clk_reg(1),
      I3 => hold_clk_reg(3),
      I4 => hold_clk_reg(4),
      O => \p_0_in__0\(4)
    );
\hold_clk[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => testclk_rst,
      I1 => \state_reg_n_0_[2]\,
      O => \hold_clk[5]_i_1_n_0\
    );
\hold_clk[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => hold_clk_reg(3),
      I1 => hold_clk_reg(1),
      I2 => hold_clk_reg(0),
      I3 => hold_clk_reg(2),
      I4 => hold_clk_reg(4),
      I5 => hold_clk_reg(5),
      O => \p_0_in__0\(5)
    );
\hold_clk_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(0),
      Q => hold_clk_reg(0),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(1),
      Q => hold_clk_reg(1),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \hold_clk[2]_i_1_n_0\,
      Q => hold_clk_reg(2),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(3),
      Q => hold_clk_reg(3),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(4),
      Q => hold_clk_reg(4),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(5),
      Q => hold_clk_reg(5),
      R => \hold_clk[5]_i_1_n_0\
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[17]\,
      I1 => \freq_cnt_o_reg_n_0_[16]\,
      O => \freq_cnt_o_reg[17]_0\(0)
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[16]\,
      I1 => \freq_cnt_o_reg_n_0_[17]\,
      O => \freq_cnt_o_reg[16]_0\(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => testclk_cnt_reg(0),
      O => S(0)
    );
\i__carry_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[5]\,
      I1 => \freq_cnt_o_reg_n_0_[4]\,
      O => \freq_cnt_o_reg[14]_1\(2)
    );
\i__carry_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[2]\,
      I1 => \freq_cnt_o_reg_n_0_[3]\,
      O => \freq_cnt_o_reg[14]_1\(1)
    );
\i__carry_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[0]\,
      I1 => \freq_cnt_o_reg_n_0_[1]\,
      O => \freq_cnt_o_reg[14]_1\(0)
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[15]\,
      I1 => \freq_cnt_o_reg_n_0_[14]\,
      O => \freq_cnt_o_reg[15]_0\(3)
    );
\i__carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[5]\,
      I1 => \freq_cnt_o_reg_n_0_[4]\,
      O => \freq_cnt_o_reg[15]_0\(2)
    );
\i__carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[3]\,
      I1 => \freq_cnt_o_reg_n_0_[2]\,
      O => \freq_cnt_o_reg[15]_0\(1)
    );
\i__carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[1]\,
      I1 => \freq_cnt_o_reg_n_0_[0]\,
      O => \freq_cnt_o_reg[15]_0\(0)
    );
\i__carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[14]\,
      I1 => \freq_cnt_o_reg_n_0_[15]\,
      O => \freq_cnt_o_reg[14]_1\(7)
    );
\i__carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[12]\,
      I1 => \freq_cnt_o_reg_n_0_[13]\,
      O => \freq_cnt_o_reg[14]_1\(6)
    );
\i__carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[10]\,
      I1 => \freq_cnt_o_reg_n_0_[11]\,
      O => \freq_cnt_o_reg[14]_1\(5)
    );
\i__carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[8]\,
      I1 => \^freq_cnt_o_reg[9]_0\(0),
      O => \freq_cnt_o_reg[14]_1\(4)
    );
\i__carry_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[7]\,
      I1 => \freq_cnt_o_reg_n_0_[6]\,
      O => \freq_cnt_o_reg[14]_1\(3)
    );
refclk_cnt0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => refclk_cnt_reg(0),
      CI_TOP => '0',
      CO(7) => refclk_cnt0_carry_n_0,
      CO(6) => refclk_cnt0_carry_n_1,
      CO(5) => refclk_cnt0_carry_n_2,
      CO(4) => refclk_cnt0_carry_n_3,
      CO(3) => refclk_cnt0_carry_n_4,
      CO(2) => refclk_cnt0_carry_n_5,
      CO(1) => refclk_cnt0_carry_n_6,
      CO(0) => refclk_cnt0_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \p_0_in__1\(8 downto 1),
      S(7 downto 0) => refclk_cnt_reg(8 downto 1)
    );
\refclk_cnt0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => refclk_cnt0_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_refclk_cnt0_carry__0_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \refclk_cnt0_carry__0_n_2\,
      CO(4) => \refclk_cnt0_carry__0_n_3\,
      CO(3) => \refclk_cnt0_carry__0_n_4\,
      CO(2) => \refclk_cnt0_carry__0_n_5\,
      CO(1) => \refclk_cnt0_carry__0_n_6\,
      CO(0) => \refclk_cnt0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_refclk_cnt0_carry__0_O_UNCONNECTED\(7),
      O(6 downto 0) => \p_0_in__1\(15 downto 9),
      S(7) => '0',
      S(6 downto 0) => refclk_cnt_reg(15 downto 9)
    );
\refclk_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => refclk_cnt_reg(0),
      O => \refclk_cnt[0]_i_1_n_0\
    );
\refclk_cnt[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => testclk_en,
      O => clear
    );
\refclk_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \refclk_cnt[0]_i_1_n_0\,
      Q => refclk_cnt_reg(0),
      R => clear
    );
\refclk_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(10),
      Q => refclk_cnt_reg(10),
      R => clear
    );
\refclk_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(11),
      Q => refclk_cnt_reg(11),
      R => clear
    );
\refclk_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(12),
      Q => refclk_cnt_reg(12),
      R => clear
    );
\refclk_cnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(13),
      Q => refclk_cnt_reg(13),
      R => clear
    );
\refclk_cnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(14),
      Q => refclk_cnt_reg(14),
      R => clear
    );
\refclk_cnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(15),
      Q => refclk_cnt_reg(15),
      R => clear
    );
\refclk_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(1),
      Q => refclk_cnt_reg(1),
      R => clear
    );
\refclk_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(2),
      Q => refclk_cnt_reg(2),
      R => clear
    );
\refclk_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(3),
      Q => refclk_cnt_reg(3),
      R => clear
    );
\refclk_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(4),
      Q => refclk_cnt_reg(4),
      R => clear
    );
\refclk_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(5),
      Q => refclk_cnt_reg(5),
      R => clear
    );
\refclk_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(6),
      Q => refclk_cnt_reg(6),
      R => clear
    );
\refclk_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(7),
      Q => refclk_cnt_reg(7),
      R => clear
    );
\refclk_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(8),
      Q => refclk_cnt_reg(8),
      R => clear
    );
\refclk_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(9),
      Q => refclk_cnt_reg(9),
      R => clear
    );
\repeat_ctr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500000111"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => \repeat_ctr_reg[3]\,
      I2 => CO(0),
      I3 => \repeat_ctr_reg[3]_0\(0),
      I4 => \repeat_ctr[3]_i_4_n_0\,
      I5 => Q(0),
      O => rst_in_out_reg
    );
\repeat_ctr[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^done_o_reg_0\,
      I1 => Q(3),
      O => \repeat_ctr[3]_i_4_n_0\
    );
reset_synchronizer_testclk_rst_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_31
     port map (
      \out\ => testclk_rst,
      rst_in_out => rst_in_out,
      txoutclkmon => txoutclkmon
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAAAAAAAA"
    )
        port map (
      I0 => testclk_rst,
      I1 => hold_clk_reg(2),
      I2 => hold_clk_reg(3),
      I3 => \state[3]_i_2_n_0\,
      I4 => hold_clk_reg(4),
      I5 => hold_clk_reg(5),
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \state[1]_i_2_n_0\,
      I1 => testclk_rst,
      I2 => \state[2]_i_2_n_0\,
      I3 => testclk_en,
      O => \state[1]_i_1_n_0\
    );
\state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => hold_clk_reg(5),
      I1 => hold_clk_reg(4),
      I2 => hold_clk_reg(1),
      I3 => hold_clk_reg(0),
      I4 => hold_clk_reg(3),
      I5 => hold_clk_reg(2),
      O => \state[1]_i_2_n_0\
    );
\state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \state[2]_i_2_n_0\,
      I1 => testclk_en,
      I2 => \state[2]_i_3_n_0\,
      I3 => \state_reg_n_0_[2]\,
      O => \state[2]_i_1_n_0\
    );
\state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => refclk_cnt_reg(13),
      I1 => refclk_cnt_reg(14),
      I2 => refclk_cnt_reg(12),
      I3 => refclk_cnt_reg(15),
      I4 => \state[2]_i_4_n_0\,
      I5 => \state[2]_i_5_n_0\,
      O => \state[2]_i_2_n_0\
    );
\state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFFFFFFFFFF"
    )
        port map (
      I0 => hold_clk_reg(0),
      I1 => hold_clk_reg(1),
      I2 => hold_clk_reg(4),
      I3 => hold_clk_reg(5),
      I4 => hold_clk_reg(3),
      I5 => hold_clk_reg(2),
      O => \state[2]_i_3_n_0\
    );
\state[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => refclk_cnt_reg(0),
      I1 => refclk_cnt_reg(1),
      I2 => refclk_cnt_reg(2),
      I3 => refclk_cnt_reg(3),
      I4 => refclk_cnt_reg(4),
      I5 => refclk_cnt_reg(5),
      O => \state[2]_i_4_n_0\
    );
\state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFFFFFFFFF"
    )
        port map (
      I0 => refclk_cnt_reg(6),
      I1 => refclk_cnt_reg(7),
      I2 => refclk_cnt_reg(8),
      I3 => refclk_cnt_reg(10),
      I4 => refclk_cnt_reg(11),
      I5 => refclk_cnt_reg(9),
      O => \state[2]_i_5_n_0\
    );
\state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => hold_clk_reg(2),
      I2 => hold_clk_reg(3),
      I3 => \state[3]_i_2_n_0\,
      I4 => hold_clk_reg(4),
      I5 => hold_clk_reg(5),
      O => \state[3]_i_1_n_0\
    );
\state[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => hold_clk_reg(1),
      I1 => hold_clk_reg(0),
      O => \state[3]_i_2_n_0\
    );
\state[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_1_in,
      I1 => \state_reg_n_0_[4]\,
      O => \state[4]_i_1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \state[0]_i_1_n_0\,
      PRE => \state_reg[1]_0\,
      Q => testclk_rst
    );
\state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state[1]_i_1_n_0\,
      Q => testclk_en
    );
\state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state[2]_i_1_n_0\,
      Q => \state_reg_n_0_[2]\
    );
\state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state[3]_i_1_n_0\,
      Q => p_1_in
    );
\state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state[4]_i_1_n_0\,
      Q => \state_reg_n_0_[4]\
    );
testclk_cnt0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => testclk_en_dly2,
      I1 => testclk_div4(1),
      I2 => testclk_div4(3),
      I3 => testclk_div4(2),
      I4 => testclk_div4(0),
      O => testclk_cnt0_n_0
    );
\testclk_cnt_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(0),
      Q => testclk_cnt_reg(0)
    );
\testclk_cnt_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(2),
      Q => \^d\(9)
    );
\testclk_cnt_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(3),
      Q => \^d\(10)
    );
\testclk_cnt_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(4),
      Q => \^d\(11)
    );
\testclk_cnt_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(5),
      Q => \^d\(12)
    );
\testclk_cnt_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(6),
      Q => \^d\(13)
    );
\testclk_cnt_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(7),
      Q => \^d\(14)
    );
\testclk_cnt_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[17]_0\(0),
      Q => \^d\(15)
    );
\testclk_cnt_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[17]_0\(1),
      Q => \^d\(16)
    );
\testclk_cnt_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(1),
      Q => \^d\(0)
    );
\testclk_cnt_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(2),
      Q => \^d\(1)
    );
\testclk_cnt_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(3),
      Q => \^d\(2)
    );
\testclk_cnt_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(4),
      Q => \^d\(3)
    );
\testclk_cnt_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(5),
      Q => \^d\(4)
    );
\testclk_cnt_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(6),
      Q => \^d\(5)
    );
\testclk_cnt_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(7),
      Q => \^d\(6)
    );
\testclk_cnt_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(0),
      Q => \^d\(7)
    );
\testclk_cnt_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(1),
      Q => \^d\(8)
    );
\testclk_div4_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_div4(3),
      Q => testclk_div4(0),
      S => tstclk_rst_dly2
    );
\testclk_div4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_div4(0),
      Q => testclk_div4(1),
      R => tstclk_rst_dly2
    );
\testclk_div4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_div4(1),
      Q => testclk_div4(2),
      R => tstclk_rst_dly2
    );
\testclk_div4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_div4(2),
      Q => testclk_div4(3),
      R => tstclk_rst_dly2
    );
testclk_en_dly1_reg: unisim.vcomponents.FDRE
     port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_en,
      Q => testclk_en_dly1,
      R => '0'
    );
testclk_en_dly2_reg: unisim.vcomponents.FDRE
     port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_en_dly1,
      Q => testclk_en_dly2,
      R => '0'
    );
tstclk_rst_dly1_reg: unisim.vcomponents.FDRE
     port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_rst,
      Q => tstclk_rst_dly1,
      R => '0'
    );
tstclk_rst_dly2_reg: unisim.vcomponents.FDRE
     port map (
      C => txoutclkmon,
      CE => '1',
      D => tstclk_rst_dly1,
      Q => tstclk_rst_dly2,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gtwiz_reset is
  port (
    rst_in_out_reg : out STD_LOGIC;
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gttxreset_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.txuserrdy_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.rxprogdivreset_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.rxuserrdy_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ : out STD_LOGIC;
    RESET_IN : out STD_LOGIC;
    gtpowergood_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_meta_reg : in STD_LOGIC;
    gtwiz_userclk_rx_active_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrlock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in0 : in STD_LOGIC;
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gtpowergood_int\ : in STD_LOGIC;
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gtwiz_reset : entity is "gtwizard_ultrascale_v1_7_9_gtwiz_reset";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gtwiz_reset;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gtwiz_reset is
  signal \FSM_sequential_sm_reset_all[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_all[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_rx[2]_i_2_n_0\ : STD_LOGIC;
  signal bit_synchronizer_gtpowergood_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_3 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_4 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_3 : STD_LOGIC;
  signal bit_synchronizer_rxcdrlock_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_rxcdrlock_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_rxcdrlock_inst_n_2 : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gtrxreset_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gthe4.gttxreset_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gthe4.rxprogdivreset_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gthe4.rxuserrdy_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gthe4.txuserrdy_int\ : STD_LOGIC;
  signal gtwiz_reset_all_sync : STD_LOGIC;
  signal gtwiz_reset_rx_any_sync : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_dly : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_int_i_1_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_sync : STD_LOGIC;
  signal gtwiz_reset_rx_done_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_pll_and_datapath_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_pll_and_datapath_sync : STD_LOGIC;
  signal gtwiz_reset_tx_any_sync : STD_LOGIC;
  signal gtwiz_reset_tx_datapath_dly : STD_LOGIC;
  signal gtwiz_reset_tx_datapath_sync : STD_LOGIC;
  signal \gtwiz_reset_tx_done_int0__0\ : STD_LOGIC;
  signal gtwiz_reset_tx_done_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0 : STD_LOGIC;
  signal gtwiz_reset_tx_pll_and_datapath_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_tx_pll_and_datapath_sync : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in11_out__0\ : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal reset_synchronizer_gtwiz_reset_rx_any_inst_n_1 : STD_LOGIC;
  signal reset_synchronizer_gtwiz_reset_tx_any_inst_n_1 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sm_reset_all : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_all__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sm_reset_all_timer_clr_i_1_n_0 : STD_LOGIC;
  signal sm_reset_all_timer_clr_i_2_n_0 : STD_LOGIC;
  signal sm_reset_all_timer_clr_reg_n_0 : STD_LOGIC;
  signal sm_reset_all_timer_ctr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_all_timer_ctr0_inferred__0/i__n_0\ : STD_LOGIC;
  signal \sm_reset_all_timer_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_all_timer_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_all_timer_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal sm_reset_all_timer_sat : STD_LOGIC;
  signal sm_reset_all_timer_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_rx__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sm_reset_rx_cdr_to_clr : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_6_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_7_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_8_n_0\ : STD_LOGIC;
  signal sm_reset_rx_cdr_to_ctr_reg : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal sm_reset_rx_cdr_to_sat : STD_LOGIC;
  signal sm_reset_rx_cdr_to_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx_pll_timer_clr_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx_pll_timer_clr_reg_n_0 : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\ : STD_LOGIC;
  signal sm_reset_rx_pll_timer_ctr_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sm_reset_rx_pll_timer_sat : STD_LOGIC;
  signal sm_reset_rx_pll_timer_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx_timer_clr_reg_n_0 : STD_LOGIC;
  signal sm_reset_rx_timer_ctr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\ : STD_LOGIC;
  signal \sm_reset_rx_timer_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_timer_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_timer_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal sm_reset_rx_timer_sat : STD_LOGIC;
  signal sm_reset_rx_timer_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_tx : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_tx__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sm_reset_tx_pll_timer_clr_i_1_n_0 : STD_LOGIC;
  signal sm_reset_tx_pll_timer_clr_reg_n_0 : STD_LOGIC;
  signal \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0\ : STD_LOGIC;
  signal \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\ : STD_LOGIC;
  signal sm_reset_tx_pll_timer_ctr_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sm_reset_tx_pll_timer_sat : STD_LOGIC;
  signal sm_reset_tx_pll_timer_sat_i_1_n_0 : STD_LOGIC;
  signal \sm_reset_tx_timer_clr013_out__0\ : STD_LOGIC;
  signal \sm_reset_tx_timer_clr0__0\ : STD_LOGIC;
  signal sm_reset_tx_timer_clr_reg_n_0 : STD_LOGIC;
  signal sm_reset_tx_timer_ctr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_tx_timer_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_tx_timer_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_tx_timer_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal sm_reset_tx_timer_sat : STD_LOGIC;
  signal sm_reset_tx_timer_sat_i_1_n_0 : STD_LOGIC;
  signal \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[1]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[2]_i_2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[2]_i_3\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[2]_i_4\ : label is "soft_lutpair99";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_all_reg[0]\ : label is "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_all_reg[1]\ : label is "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_all_reg[2]\ : label is "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_rx_reg[0]\ : label is "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_rx_reg[1]\ : label is "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_rx_reg[2]\ : label is "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_tx_reg[0]\ : label is "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_tx_reg[1]\ : label is "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_tx_reg[2]\ : label is "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001";
  attribute SOFT_HLUTNM of gtwiz_reset_rx_datapath_int_i_1 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of gtwiz_reset_tx_pll_and_datapath_int_i_1 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \sm_reset_all_timer_ctr[1]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \sm_reset_all_timer_ctr[2]_i_1\ : label is "soft_lutpair107";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sm_reset_rx_cdr_to_ctr_reg[0]_i_2\ : label is 16;
  attribute ADDER_THRESHOLD of \sm_reset_rx_cdr_to_ctr_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \sm_reset_rx_cdr_to_ctr_reg[24]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \sm_reset_rx_cdr_to_ctr_reg[8]_i_1\ : label is 16;
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[1]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[2]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[3]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[4]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[6]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[7]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[8]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[9]_i_2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \sm_reset_rx_timer_ctr[1]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \sm_reset_rx_timer_ctr[2]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[1]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[2]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[3]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[4]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[6]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[7]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[8]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[9]_i_2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of sm_reset_tx_timer_clr_i_4 : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \sm_reset_tx_timer_ctr[1]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \sm_reset_tx_timer_ctr[2]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of sm_reset_tx_timer_sat_i_1 : label is "soft_lutpair97";
begin
  \gen_gtwizard_gthe4.gttxreset_int\ <= \^gen_gtwizard_gthe4.gttxreset_int\;
  \gen_gtwizard_gthe4.rxprogdivreset_int\ <= \^gen_gtwizard_gthe4.rxprogdivreset_int\;
  \gen_gtwizard_gthe4.rxuserrdy_int\ <= \^gen_gtwizard_gthe4.rxuserrdy_int\;
  \gen_gtwizard_gthe4.txuserrdy_int\ <= \^gen_gtwizard_gthe4.txuserrdy_int\;
\FSM_sequential_sm_reset_all[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF70000FFFFFF"
    )
        port map (
      I0 => gtwiz_reset_rx_done_int_reg_n_0,
      I1 => sm_reset_all_timer_sat,
      I2 => sm_reset_all_timer_clr_reg_n_0,
      I3 => sm_reset_all(2),
      I4 => sm_reset_all(1),
      I5 => sm_reset_all(0),
      O => \sm_reset_all__0\(0)
    );
\FSM_sequential_sm_reset_all[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"34"
    )
        port map (
      I0 => sm_reset_all(2),
      I1 => sm_reset_all(1),
      I2 => sm_reset_all(0),
      O => \sm_reset_all__0\(1)
    );
\FSM_sequential_sm_reset_all[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4A"
    )
        port map (
      I0 => sm_reset_all(2),
      I1 => sm_reset_all(0),
      I2 => sm_reset_all(1),
      O => \sm_reset_all__0\(2)
    );
\FSM_sequential_sm_reset_all[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sm_reset_all_timer_sat,
      I1 => gtwiz_reset_rx_done_int_reg_n_0,
      I2 => sm_reset_all_timer_clr_reg_n_0,
      O => \FSM_sequential_sm_reset_all[2]_i_3_n_0\
    );
\FSM_sequential_sm_reset_all[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_all_timer_clr_reg_n_0,
      I1 => sm_reset_all_timer_sat,
      I2 => gtwiz_reset_tx_done_int_reg_n_0,
      O => \FSM_sequential_sm_reset_all[2]_i_4_n_0\
    );
\FSM_sequential_sm_reset_all_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_gtpowergood_inst_n_0,
      D => \sm_reset_all__0\(0),
      Q => sm_reset_all(0),
      R => gtwiz_reset_all_sync
    );
\FSM_sequential_sm_reset_all_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_gtpowergood_inst_n_0,
      D => \sm_reset_all__0\(1),
      Q => sm_reset_all(1),
      R => gtwiz_reset_all_sync
    );
\FSM_sequential_sm_reset_all_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_gtpowergood_inst_n_0,
      D => \sm_reset_all__0\(2),
      Q => sm_reset_all(2),
      R => gtwiz_reset_all_sync
    );
\FSM_sequential_sm_reset_rx[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_rx_timer_clr_reg_n_0,
      I1 => sm_reset_rx_timer_sat,
      I2 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      O => \p_0_in11_out__0\
    );
\FSM_sequential_sm_reset_rx[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF000800FF00"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      I1 => sm_reset_rx_timer_sat,
      I2 => sm_reset_rx_timer_clr_reg_n_0,
      I3 => sm_reset_rx(2),
      I4 => sm_reset_rx(1),
      I5 => sm_reset_rx(0),
      O => \FSM_sequential_sm_reset_rx[2]_i_2_n_0\
    );
\FSM_sequential_sm_reset_rx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_rx_inst_n_0,
      D => \sm_reset_rx__0\(0),
      Q => sm_reset_rx(0),
      R => gtwiz_reset_rx_any_sync
    );
\FSM_sequential_sm_reset_rx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_rx_inst_n_0,
      D => \sm_reset_rx__0\(1),
      Q => sm_reset_rx(1),
      R => gtwiz_reset_rx_any_sync
    );
\FSM_sequential_sm_reset_rx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_rx_inst_n_0,
      D => \FSM_sequential_sm_reset_rx[2]_i_2_n_0\,
      Q => sm_reset_rx(2),
      R => gtwiz_reset_rx_any_sync
    );
\FSM_sequential_sm_reset_tx[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => sm_reset_tx(0),
      I1 => sm_reset_tx(1),
      I2 => sm_reset_tx(2),
      O => \sm_reset_tx__0\(2)
    );
\FSM_sequential_sm_reset_tx[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_tx_timer_clr_reg_n_0,
      I1 => sm_reset_tx_timer_sat,
      I2 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      O => \gtwiz_reset_tx_done_int0__0\
    );
\FSM_sequential_sm_reset_tx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_tx_inst_n_0,
      D => \sm_reset_tx__0\(0),
      Q => sm_reset_tx(0),
      R => gtwiz_reset_tx_any_sync
    );
\FSM_sequential_sm_reset_tx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_tx_inst_n_0,
      D => \sm_reset_tx__0\(1),
      Q => sm_reset_tx(1),
      R => gtwiz_reset_tx_any_sync
    );
\FSM_sequential_sm_reset_tx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_tx_inst_n_0,
      D => \sm_reset_tx__0\(2),
      Q => sm_reset_tx(2),
      R => gtwiz_reset_tx_any_sync
    );
bit_synchronizer_gtpowergood_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_4
     port map (
      E(0) => bit_synchronizer_gtpowergood_inst_n_0,
      \FSM_sequential_sm_reset_all_reg[0]\ => \FSM_sequential_sm_reset_all[2]_i_3_n_0\,
      \FSM_sequential_sm_reset_all_reg[0]_0\ => \FSM_sequential_sm_reset_all[2]_i_4_n_0\,
      Q(2 downto 0) => sm_reset_all(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      gtpowergood_out(0) => gtpowergood_out(0)
    );
bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_5
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_rx_datapath_dly => gtwiz_reset_rx_datapath_dly,
      in0 => gtwiz_reset_rx_datapath_sync
    );
bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_6
     port map (
      D(1 downto 0) => \sm_reset_rx__0\(1 downto 0),
      \FSM_sequential_sm_reset_rx[2]_i_3\ => sm_reset_rx_pll_timer_clr_reg_n_0,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_rx_datapath_dly => gtwiz_reset_rx_datapath_dly,
      in0 => gtwiz_reset_rx_pll_and_datapath_sync,
      \p_0_in11_out__0\ => \p_0_in11_out__0\,
      sm_reset_rx_pll_timer_sat => sm_reset_rx_pll_timer_sat,
      sm_reset_rx_pll_timer_sat_reg => bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_2
    );
bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_7
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_tx_datapath_dly => gtwiz_reset_tx_datapath_dly,
      in0 => gtwiz_reset_tx_datapath_sync
    );
bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_8
     port map (
      D(1 downto 0) => \sm_reset_tx__0\(1 downto 0),
      \FSM_sequential_sm_reset_tx[2]_i_3\ => sm_reset_tx_pll_timer_clr_reg_n_0,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_tx_datapath_dly => gtwiz_reset_tx_datapath_dly,
      in0 => gtwiz_reset_tx_pll_and_datapath_sync,
      sm_reset_tx_pll_timer_sat => sm_reset_tx_pll_timer_sat,
      sm_reset_tx_pll_timer_sat_reg => bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_0
    );
bit_synchronizer_gtwiz_reset_userclk_rx_active_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_9
     port map (
      \FSM_sequential_sm_reset_rx_reg[0]\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1,
      \FSM_sequential_sm_reset_rx_reg[0]_0\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2,
      \FSM_sequential_sm_reset_rx_reg[0]_1\ => bit_synchronizer_rxcdrlock_inst_n_0,
      \FSM_sequential_sm_reset_rx_reg[1]\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      \gen_gtwizard_gthe4.rxuserrdy_int\ => \^gen_gtwizard_gthe4.rxuserrdy_int\,
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      gtwiz_userclk_rx_active_out(0) => gtwiz_userclk_rx_active_out(0),
      \p_0_in11_out__0\ => \p_0_in11_out__0\,
      sm_reset_rx_cdr_to_sat => sm_reset_rx_cdr_to_sat,
      sm_reset_rx_timer_clr_reg => sm_reset_rx_timer_clr_reg_n_0,
      sm_reset_rx_timer_clr_reg_0 => bit_synchronizer_plllock_rx_inst_n_1,
      sm_reset_rx_timer_sat => sm_reset_rx_timer_sat
    );
bit_synchronizer_gtwiz_reset_userclk_tx_active_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_10
     port map (
      \FSM_sequential_sm_reset_tx_reg[1]\ => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1,
      \FSM_sequential_sm_reset_tx_reg[2]\ => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      \gen_gtwizard_gthe4.txuserrdy_int\ => \^gen_gtwizard_gthe4.txuserrdy_int\,
      gtwiz_reset_tx_any_sync => gtwiz_reset_tx_any_sync,
      \sm_reset_tx_timer_clr013_out__0\ => \sm_reset_tx_timer_clr013_out__0\,
      \sm_reset_tx_timer_clr0__0\ => \sm_reset_tx_timer_clr0__0\,
      sm_reset_tx_timer_clr_reg => sm_reset_tx_timer_clr_reg_n_0,
      sm_reset_tx_timer_clr_reg_0 => bit_synchronizer_plllock_tx_inst_n_1,
      sm_reset_tx_timer_sat => sm_reset_tx_timer_sat
    );
bit_synchronizer_plllock_rx_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_11
     port map (
      E(0) => bit_synchronizer_plllock_rx_inst_n_0,
      \FSM_sequential_sm_reset_rx_reg[0]\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0,
      \FSM_sequential_sm_reset_rx_reg[0]_0\ => sm_reset_rx_timer_clr_reg_n_0,
      \FSM_sequential_sm_reset_rx_reg[0]_1\ => bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_2,
      \FSM_sequential_sm_reset_rx_reg[1]\ => bit_synchronizer_plllock_rx_inst_n_2,
      \FSM_sequential_sm_reset_rx_reg[1]_0\ => bit_synchronizer_plllock_rx_inst_n_4,
      \FSM_sequential_sm_reset_rx_reg[2]\ => bit_synchronizer_plllock_rx_inst_n_3,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gtrxreset_int\ => \gen_gtwizard_gthe4.gtrxreset_int\,
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      gtwiz_reset_rx_done_int_reg => gtwiz_reset_rx_done_int_reg_n_0,
      i_in_meta_reg_0 => i_in_meta_reg,
      i_in_out_reg_0 => bit_synchronizer_plllock_rx_inst_n_1,
      \p_0_in11_out__0\ => \p_0_in11_out__0\,
      sm_reset_rx_timer_sat => sm_reset_rx_timer_sat
    );
bit_synchronizer_plllock_tx_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_12
     port map (
      E(0) => bit_synchronizer_plllock_tx_inst_n_0,
      \FSM_sequential_sm_reset_tx_reg[0]\ => bit_synchronizer_plllock_tx_inst_n_2,
      \FSM_sequential_sm_reset_tx_reg[0]_0\ => sm_reset_tx_timer_clr_reg_n_0,
      \FSM_sequential_sm_reset_tx_reg[0]_1\ => bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_0,
      \FSM_sequential_sm_reset_tx_reg[1]\ => bit_synchronizer_plllock_tx_inst_n_3,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gttxreset_int\ => \^gen_gtwizard_gthe4.gttxreset_int\,
      gtwiz_reset_tx_any_sync => gtwiz_reset_tx_any_sync,
      \gtwiz_reset_tx_done_int0__0\ => \gtwiz_reset_tx_done_int0__0\,
      gtwiz_reset_tx_done_int_reg => gtwiz_reset_tx_done_int_reg_n_0,
      i_in_meta_reg_0 => i_in_meta_reg,
      i_in_out_reg_0 => bit_synchronizer_plllock_tx_inst_n_1,
      \sm_reset_tx_timer_clr0__0\ => \sm_reset_tx_timer_clr0__0\,
      sm_reset_tx_timer_sat => sm_reset_tx_timer_sat
    );
bit_synchronizer_rxcdrlock_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_13
     port map (
      \FSM_sequential_sm_reset_rx_reg[1]\ => bit_synchronizer_rxcdrlock_inst_n_1,
      \FSM_sequential_sm_reset_rx_reg[2]\ => bit_synchronizer_rxcdrlock_inst_n_2,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.rxprogdivreset_int\ => \^gen_gtwizard_gthe4.rxprogdivreset_int\,
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      i_in_out_reg_0 => bit_synchronizer_rxcdrlock_inst_n_0,
      rxcdrlock_out(0) => rxcdrlock_out(0),
      sm_reset_rx_cdr_to_clr => sm_reset_rx_cdr_to_clr,
      sm_reset_rx_cdr_to_clr_reg => bit_synchronizer_plllock_rx_inst_n_2,
      sm_reset_rx_cdr_to_sat => sm_reset_rx_cdr_to_sat
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gtrxreset_int\,
      I1 => gtpowergood_out(0),
      I2 => \gen_gtwizard_gthe4.gtpowergood_int\,
      O => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\
    );
gtrxreset_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_rx_inst_n_4,
      Q => \gen_gtwizard_gthe4.gtrxreset_int\,
      R => '0'
    );
gttxreset_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_tx_inst_n_3,
      Q => \^gen_gtwizard_gthe4.gttxreset_int\,
      R => '0'
    );
gtwiz_reset_rx_datapath_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F740"
    )
        port map (
      I0 => sm_reset_all(2),
      I1 => sm_reset_all(0),
      I2 => sm_reset_all(1),
      I3 => gtwiz_reset_rx_datapath_int_reg_n_0,
      O => gtwiz_reset_rx_datapath_int_i_1_n_0
    );
gtwiz_reset_rx_datapath_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_reset_rx_datapath_int_i_1_n_0,
      Q => gtwiz_reset_rx_datapath_int_reg_n_0,
      R => gtwiz_reset_all_sync
    );
gtwiz_reset_rx_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_rx_inst_n_3,
      Q => gtwiz_reset_rx_done_int_reg_n_0,
      R => gtwiz_reset_rx_any_sync
    );
gtwiz_reset_rx_pll_and_datapath_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => sm_reset_all(0),
      I1 => sm_reset_all(2),
      I2 => sm_reset_all(1),
      I3 => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0,
      O => gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0
    );
gtwiz_reset_rx_pll_and_datapath_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0,
      Q => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0,
      R => gtwiz_reset_all_sync
    );
gtwiz_reset_tx_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_tx_inst_n_2,
      Q => gtwiz_reset_tx_done_int_reg_n_0,
      R => gtwiz_reset_tx_any_sync
    );
gtwiz_reset_tx_pll_and_datapath_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB02"
    )
        port map (
      I0 => sm_reset_all(0),
      I1 => sm_reset_all(1),
      I2 => sm_reset_all(2),
      I3 => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0,
      O => gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0
    );
gtwiz_reset_tx_pll_and_datapath_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0,
      Q => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0,
      R => gtwiz_reset_all_sync
    );
pllreset_rx_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => reset_synchronizer_gtwiz_reset_rx_any_inst_n_1,
      Q => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      R => '0'
    );
pllreset_tx_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => reset_synchronizer_gtwiz_reset_tx_any_inst_n_1,
      Q => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      R => '0'
    );
reset_synchronizer_gtwiz_reset_all_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      gtwiz_reset_all_sync => gtwiz_reset_all_sync
    );
reset_synchronizer_gtwiz_reset_rx_any_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_14
     port map (
      \FSM_sequential_sm_reset_rx_reg[1]\ => reset_synchronizer_gtwiz_reset_rx_any_inst_n_1,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      rst_in_out_reg_0 => gtwiz_reset_rx_datapath_int_reg_n_0,
      rst_in_out_reg_1 => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_rx_datapath_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_15
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      in0 => gtwiz_reset_rx_datapath_sync,
      rst_in_out_reg_0 => gtwiz_reset_rx_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_16
     port map (
      drpclk_in(0) => drpclk_in(0),
      in0 => gtwiz_reset_rx_pll_and_datapath_sync,
      rst_in_meta_reg_0 => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_tx_any_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_17
     port map (
      \FSM_sequential_sm_reset_tx_reg[1]\ => reset_synchronizer_gtwiz_reset_tx_any_inst_n_1,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      gtwiz_reset_tx_any_sync => gtwiz_reset_tx_any_sync,
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      rst_in_out_reg_0 => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_tx_datapath_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_18
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      in0 => gtwiz_reset_tx_datapath_sync
    );
reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_19
     port map (
      drpclk_in(0) => drpclk_in(0),
      in0 => gtwiz_reset_tx_pll_and_datapath_sync,
      rst_in_meta_reg_0 => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0
    );
reset_synchronizer_rx_done_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer
     port map (
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      rst_in_sync2_reg_0 => gtwiz_reset_rx_done_int_reg_n_0,
      rxusrclk_in(0) => rxusrclk_in(0)
    );
reset_synchronizer_tx_done_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer_20
     port map (
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      rst_in_sync2_reg_0 => gtwiz_reset_tx_done_int_reg_n_0,
      rxusrclk_in(0) => rxusrclk_in(0)
    );
reset_synchronizer_txprogdivreset_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_21
     port map (
      drpclk_in(0) => drpclk_in(0),
      rst_in0 => rst_in0,
      rst_in_out_reg_0 => rst_in_out_reg
    );
\rst_in_meta_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      I1 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      O => RESET_IN
    );
rxprogdivreset_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_rxcdrlock_inst_n_2,
      Q => \^gen_gtwizard_gthe4.rxprogdivreset_int\,
      R => '0'
    );
rxuserrdy_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2,
      Q => \^gen_gtwizard_gthe4.rxuserrdy_int\,
      R => '0'
    );
sm_reset_all_timer_clr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFA200A"
    )
        port map (
      I0 => sm_reset_all_timer_clr_i_2_n_0,
      I1 => sm_reset_all(1),
      I2 => sm_reset_all(2),
      I3 => sm_reset_all(0),
      I4 => sm_reset_all_timer_clr_reg_n_0,
      O => sm_reset_all_timer_clr_i_1_n_0
    );
sm_reset_all_timer_clr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B0003333BB33"
    )
        port map (
      I0 => gtwiz_reset_rx_done_int_reg_n_0,
      I1 => sm_reset_all(2),
      I2 => gtwiz_reset_tx_done_int_reg_n_0,
      I3 => sm_reset_all_timer_sat,
      I4 => sm_reset_all_timer_clr_reg_n_0,
      I5 => sm_reset_all(1),
      O => sm_reset_all_timer_clr_i_2_n_0
    );
sm_reset_all_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_all_timer_clr_i_1_n_0,
      Q => sm_reset_all_timer_clr_reg_n_0,
      S => gtwiz_reset_all_sync
    );
\sm_reset_all_timer_ctr0_inferred__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(2),
      I1 => sm_reset_all_timer_ctr(0),
      I2 => sm_reset_all_timer_ctr(1),
      O => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\
    );
\sm_reset_all_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(0),
      O => \sm_reset_all_timer_ctr[0]_i_1_n_0\
    );
\sm_reset_all_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(0),
      I1 => sm_reset_all_timer_ctr(1),
      O => \sm_reset_all_timer_ctr[1]_i_1_n_0\
    );
\sm_reset_all_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(0),
      I1 => sm_reset_all_timer_ctr(1),
      I2 => sm_reset_all_timer_ctr(2),
      O => \sm_reset_all_timer_ctr[2]_i_1_n_0\
    );
\sm_reset_all_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_all_timer_ctr[0]_i_1_n_0\,
      Q => sm_reset_all_timer_ctr(0),
      R => sm_reset_all_timer_clr_reg_n_0
    );
\sm_reset_all_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_all_timer_ctr[1]_i_1_n_0\,
      Q => sm_reset_all_timer_ctr(1),
      R => sm_reset_all_timer_clr_reg_n_0
    );
\sm_reset_all_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_all_timer_ctr[2]_i_1_n_0\,
      Q => sm_reset_all_timer_ctr(2),
      R => sm_reset_all_timer_clr_reg_n_0
    );
sm_reset_all_timer_sat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(2),
      I1 => sm_reset_all_timer_ctr(0),
      I2 => sm_reset_all_timer_ctr(1),
      I3 => sm_reset_all_timer_sat,
      I4 => sm_reset_all_timer_clr_reg_n_0,
      O => sm_reset_all_timer_sat_i_1_n_0
    );
sm_reset_all_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_all_timer_sat_i_1_n_0,
      Q => sm_reset_all_timer_sat,
      R => '0'
    );
sm_reset_rx_cdr_to_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_rxcdrlock_inst_n_1,
      Q => sm_reset_rx_cdr_to_clr,
      S => gtwiz_reset_rx_any_sync
    );
\sm_reset_rx_cdr_to_ctr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0\,
      I1 => sm_reset_rx_cdr_to_ctr_reg(11),
      I2 => sm_reset_rx_cdr_to_ctr_reg(12),
      I3 => sm_reset_rx_cdr_to_ctr_reg(17),
      I4 => \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0\,
      I5 => \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0\,
      O => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(6),
      I1 => sm_reset_rx_cdr_to_ctr_reg(3),
      I2 => sm_reset_rx_cdr_to_ctr_reg(10),
      I3 => sm_reset_rx_cdr_to_ctr_reg(8),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(4),
      I1 => sm_reset_rx_cdr_to_ctr_reg(1),
      I2 => sm_reset_rx_cdr_to_ctr_reg(2),
      I3 => sm_reset_rx_cdr_to_ctr_reg(0),
      I4 => sm_reset_rx_cdr_to_ctr_reg(18),
      I5 => sm_reset_rx_cdr_to_ctr_reg(19),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_ctr[0]_i_7_n_0\,
      I1 => sm_reset_rx_cdr_to_ctr_reg(15),
      I2 => sm_reset_rx_cdr_to_ctr_reg(14),
      I3 => sm_reset_rx_cdr_to_ctr_reg(16),
      I4 => \sm_reset_rx_cdr_to_ctr[0]_i_8_n_0\,
      O => \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(0),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_6_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(24),
      I1 => sm_reset_rx_cdr_to_ctr_reg(23),
      I2 => sm_reset_rx_cdr_to_ctr_reg(25),
      I3 => sm_reset_rx_cdr_to_ctr_reg(20),
      I4 => sm_reset_rx_cdr_to_ctr_reg(21),
      I5 => sm_reset_rx_cdr_to_ctr_reg(22),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_7_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(13),
      I1 => sm_reset_rx_cdr_to_ctr_reg(9),
      I2 => sm_reset_rx_cdr_to_ctr_reg(7),
      I3 => sm_reset_rx_cdr_to_ctr_reg(5),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_8_n_0\
    );
\sm_reset_rx_cdr_to_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(0),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0\,
      CO(6) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1\,
      CO(5) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2\,
      CO(4) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3\,
      CO(3) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4\,
      CO(2) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5\,
      CO(1) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6\,
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8\,
      O(6) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9\,
      O(5) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10\,
      O(4) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11\,
      O(3) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12\,
      O(2) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13\,
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15\,
      S(7 downto 1) => sm_reset_rx_cdr_to_ctr_reg(7 downto 1),
      S(0) => \sm_reset_rx_cdr_to_ctr[0]_i_6_n_0\
    );
\sm_reset_rx_cdr_to_ctr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13\,
      Q => sm_reset_rx_cdr_to_ctr_reg(10),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12\,
      Q => sm_reset_rx_cdr_to_ctr_reg(11),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11\,
      Q => sm_reset_rx_cdr_to_ctr_reg(12),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10\,
      Q => sm_reset_rx_cdr_to_ctr_reg(13),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9\,
      Q => sm_reset_rx_cdr_to_ctr_reg(14),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8\,
      Q => sm_reset_rx_cdr_to_ctr_reg(15),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(16),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0\,
      CO(6) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1\,
      CO(5) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2\,
      CO(4) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3\,
      CO(3) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4\,
      CO(2) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5\,
      CO(1) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6\,
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8\,
      O(6) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9\,
      O(5) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10\,
      O(4) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11\,
      O(3) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12\,
      O(2) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13\,
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15\,
      S(7 downto 0) => sm_reset_rx_cdr_to_ctr_reg(23 downto 16)
    );
\sm_reset_rx_cdr_to_ctr_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(17),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13\,
      Q => sm_reset_rx_cdr_to_ctr_reg(18),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12\,
      Q => sm_reset_rx_cdr_to_ctr_reg(19),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(1),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11\,
      Q => sm_reset_rx_cdr_to_ctr_reg(20),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10\,
      Q => sm_reset_rx_cdr_to_ctr_reg(21),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9\,
      Q => sm_reset_rx_cdr_to_ctr_reg(22),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8\,
      Q => sm_reset_rx_cdr_to_ctr_reg(23),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(24),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 2) => \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15\,
      S(7 downto 2) => B"000000",
      S(1 downto 0) => sm_reset_rx_cdr_to_ctr_reg(25 downto 24)
    );
\sm_reset_rx_cdr_to_ctr_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(25),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13\,
      Q => sm_reset_rx_cdr_to_ctr_reg(2),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12\,
      Q => sm_reset_rx_cdr_to_ctr_reg(3),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11\,
      Q => sm_reset_rx_cdr_to_ctr_reg(4),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10\,
      Q => sm_reset_rx_cdr_to_ctr_reg(5),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9\,
      Q => sm_reset_rx_cdr_to_ctr_reg(6),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8\,
      Q => sm_reset_rx_cdr_to_ctr_reg(7),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(8),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0\,
      CO(6) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1\,
      CO(5) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2\,
      CO(4) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3\,
      CO(3) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4\,
      CO(2) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5\,
      CO(1) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6\,
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8\,
      O(6) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9\,
      O(5) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10\,
      O(4) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11\,
      O(3) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12\,
      O(2) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13\,
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15\,
      S(7 downto 0) => sm_reset_rx_cdr_to_ctr_reg(15 downto 8)
    );
\sm_reset_rx_cdr_to_ctr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(9),
      R => sm_reset_rx_cdr_to_clr
    );
sm_reset_rx_cdr_to_sat_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      I1 => sm_reset_rx_cdr_to_sat,
      I2 => sm_reset_rx_cdr_to_clr,
      O => sm_reset_rx_cdr_to_sat_i_1_n_0
    );
sm_reset_rx_cdr_to_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_rx_cdr_to_sat_i_1_n_0,
      Q => sm_reset_rx_cdr_to_sat,
      R => '0'
    );
sm_reset_rx_pll_timer_clr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF3000B"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_sat,
      I1 => sm_reset_rx(0),
      I2 => sm_reset_rx(1),
      I3 => sm_reset_rx(2),
      I4 => sm_reset_rx_pll_timer_clr_reg_n_0,
      O => sm_reset_rx_pll_timer_clr_i_1_n_0
    );
sm_reset_rx_pll_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_rx_pll_timer_clr_i_1_n_0,
      Q => sm_reset_rx_pll_timer_clr_reg_n_0,
      S => gtwiz_reset_rx_any_sync
    );
\sm_reset_rx_pll_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(0),
      O => \p_0_in__3\(0)
    );
\sm_reset_rx_pll_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(0),
      I1 => sm_reset_rx_pll_timer_ctr_reg(1),
      O => \p_0_in__3\(1)
    );
\sm_reset_rx_pll_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(0),
      I1 => sm_reset_rx_pll_timer_ctr_reg(1),
      I2 => sm_reset_rx_pll_timer_ctr_reg(2),
      O => \p_0_in__3\(2)
    );
\sm_reset_rx_pll_timer_ctr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(1),
      I1 => sm_reset_rx_pll_timer_ctr_reg(0),
      I2 => sm_reset_rx_pll_timer_ctr_reg(2),
      I3 => sm_reset_rx_pll_timer_ctr_reg(3),
      O => \p_0_in__3\(3)
    );
\sm_reset_rx_pll_timer_ctr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(2),
      I1 => sm_reset_rx_pll_timer_ctr_reg(0),
      I2 => sm_reset_rx_pll_timer_ctr_reg(1),
      I3 => sm_reset_rx_pll_timer_ctr_reg(3),
      I4 => sm_reset_rx_pll_timer_ctr_reg(4),
      O => \p_0_in__3\(4)
    );
\sm_reset_rx_pll_timer_ctr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(3),
      I1 => sm_reset_rx_pll_timer_ctr_reg(1),
      I2 => sm_reset_rx_pll_timer_ctr_reg(0),
      I3 => sm_reset_rx_pll_timer_ctr_reg(2),
      I4 => sm_reset_rx_pll_timer_ctr_reg(4),
      I5 => sm_reset_rx_pll_timer_ctr_reg(5),
      O => \p_0_in__3\(5)
    );
\sm_reset_rx_pll_timer_ctr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I1 => sm_reset_rx_pll_timer_ctr_reg(6),
      O => \p_0_in__3\(6)
    );
\sm_reset_rx_pll_timer_ctr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I1 => sm_reset_rx_pll_timer_ctr_reg(6),
      I2 => sm_reset_rx_pll_timer_ctr_reg(7),
      O => \p_0_in__3\(7)
    );
\sm_reset_rx_pll_timer_ctr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(6),
      I1 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_rx_pll_timer_ctr_reg(7),
      I3 => sm_reset_rx_pll_timer_ctr_reg(8),
      O => \p_0_in__3\(8)
    );
\sm_reset_rx_pll_timer_ctr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFFF"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(6),
      I1 => sm_reset_rx_pll_timer_ctr_reg(0),
      I2 => sm_reset_rx_pll_timer_ctr_reg(1),
      I3 => sm_reset_rx_pll_timer_ctr_reg(2),
      I4 => sm_reset_rx_pll_timer_ctr_reg(3),
      I5 => \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0\,
      O => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\
    );
\sm_reset_rx_pll_timer_ctr[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(7),
      I1 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_rx_pll_timer_ctr_reg(6),
      I3 => sm_reset_rx_pll_timer_ctr_reg(8),
      I4 => sm_reset_rx_pll_timer_ctr_reg(9),
      O => \p_0_in__3\(9)
    );
\sm_reset_rx_pll_timer_ctr[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(8),
      I1 => sm_reset_rx_pll_timer_ctr_reg(9),
      I2 => sm_reset_rx_pll_timer_ctr_reg(4),
      I3 => sm_reset_rx_pll_timer_ctr_reg(5),
      I4 => sm_reset_rx_pll_timer_ctr_reg(7),
      O => \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0\
    );
\sm_reset_rx_pll_timer_ctr[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(5),
      I1 => sm_reset_rx_pll_timer_ctr_reg(3),
      I2 => sm_reset_rx_pll_timer_ctr_reg(1),
      I3 => sm_reset_rx_pll_timer_ctr_reg(0),
      I4 => sm_reset_rx_pll_timer_ctr_reg(2),
      I5 => sm_reset_rx_pll_timer_ctr_reg(4),
      O => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\
    );
\sm_reset_rx_pll_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(0),
      Q => sm_reset_rx_pll_timer_ctr_reg(0),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(1),
      Q => sm_reset_rx_pll_timer_ctr_reg(1),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(2),
      Q => sm_reset_rx_pll_timer_ctr_reg(2),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(3),
      Q => sm_reset_rx_pll_timer_ctr_reg(3),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(4),
      Q => sm_reset_rx_pll_timer_ctr_reg(4),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(5),
      Q => sm_reset_rx_pll_timer_ctr_reg(5),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(6),
      Q => sm_reset_rx_pll_timer_ctr_reg(6),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(7),
      Q => sm_reset_rx_pll_timer_ctr_reg(7),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(8),
      Q => sm_reset_rx_pll_timer_ctr_reg(8),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(9),
      Q => sm_reset_rx_pll_timer_ctr_reg(9),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
sm_reset_rx_pll_timer_sat_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      I1 => sm_reset_rx_pll_timer_sat,
      I2 => sm_reset_rx_pll_timer_clr_reg_n_0,
      O => sm_reset_rx_pll_timer_sat_i_1_n_0
    );
sm_reset_rx_pll_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_rx_pll_timer_sat_i_1_n_0,
      Q => sm_reset_rx_pll_timer_sat,
      R => '0'
    );
sm_reset_rx_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1,
      Q => sm_reset_rx_timer_clr_reg_n_0,
      S => gtwiz_reset_rx_any_sync
    );
\sm_reset_rx_timer_ctr0_inferred__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(2),
      I1 => sm_reset_rx_timer_ctr(0),
      I2 => sm_reset_rx_timer_ctr(1),
      O => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\
    );
\sm_reset_rx_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(0),
      O => \sm_reset_rx_timer_ctr[0]_i_1_n_0\
    );
\sm_reset_rx_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(0),
      I1 => sm_reset_rx_timer_ctr(1),
      O => \sm_reset_rx_timer_ctr[1]_i_1_n_0\
    );
\sm_reset_rx_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(0),
      I1 => sm_reset_rx_timer_ctr(1),
      I2 => sm_reset_rx_timer_ctr(2),
      O => \sm_reset_rx_timer_ctr[2]_i_1_n_0\
    );
\sm_reset_rx_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_rx_timer_ctr[0]_i_1_n_0\,
      Q => sm_reset_rx_timer_ctr(0),
      R => sm_reset_rx_timer_clr_reg_n_0
    );
\sm_reset_rx_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_rx_timer_ctr[1]_i_1_n_0\,
      Q => sm_reset_rx_timer_ctr(1),
      R => sm_reset_rx_timer_clr_reg_n_0
    );
\sm_reset_rx_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_rx_timer_ctr[2]_i_1_n_0\,
      Q => sm_reset_rx_timer_ctr(2),
      R => sm_reset_rx_timer_clr_reg_n_0
    );
sm_reset_rx_timer_sat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(2),
      I1 => sm_reset_rx_timer_ctr(0),
      I2 => sm_reset_rx_timer_ctr(1),
      I3 => sm_reset_rx_timer_sat,
      I4 => sm_reset_rx_timer_clr_reg_n_0,
      O => sm_reset_rx_timer_sat_i_1_n_0
    );
sm_reset_rx_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_rx_timer_sat_i_1_n_0,
      Q => sm_reset_rx_timer_sat,
      R => '0'
    );
sm_reset_tx_pll_timer_clr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF3000B"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_sat,
      I1 => sm_reset_tx(0),
      I2 => sm_reset_tx(1),
      I3 => sm_reset_tx(2),
      I4 => sm_reset_tx_pll_timer_clr_reg_n_0,
      O => sm_reset_tx_pll_timer_clr_i_1_n_0
    );
sm_reset_tx_pll_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_tx_pll_timer_clr_i_1_n_0,
      Q => sm_reset_tx_pll_timer_clr_reg_n_0,
      S => gtwiz_reset_tx_any_sync
    );
\sm_reset_tx_pll_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(0),
      O => \p_0_in__2\(0)
    );
\sm_reset_tx_pll_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(0),
      I1 => sm_reset_tx_pll_timer_ctr_reg(1),
      O => \p_0_in__2\(1)
    );
\sm_reset_tx_pll_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(0),
      I1 => sm_reset_tx_pll_timer_ctr_reg(1),
      I2 => sm_reset_tx_pll_timer_ctr_reg(2),
      O => \p_0_in__2\(2)
    );
\sm_reset_tx_pll_timer_ctr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(1),
      I1 => sm_reset_tx_pll_timer_ctr_reg(0),
      I2 => sm_reset_tx_pll_timer_ctr_reg(2),
      I3 => sm_reset_tx_pll_timer_ctr_reg(3),
      O => \p_0_in__2\(3)
    );
\sm_reset_tx_pll_timer_ctr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(2),
      I1 => sm_reset_tx_pll_timer_ctr_reg(0),
      I2 => sm_reset_tx_pll_timer_ctr_reg(1),
      I3 => sm_reset_tx_pll_timer_ctr_reg(3),
      I4 => sm_reset_tx_pll_timer_ctr_reg(4),
      O => \p_0_in__2\(4)
    );
\sm_reset_tx_pll_timer_ctr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(3),
      I1 => sm_reset_tx_pll_timer_ctr_reg(1),
      I2 => sm_reset_tx_pll_timer_ctr_reg(0),
      I3 => sm_reset_tx_pll_timer_ctr_reg(2),
      I4 => sm_reset_tx_pll_timer_ctr_reg(4),
      I5 => sm_reset_tx_pll_timer_ctr_reg(5),
      O => \p_0_in__2\(5)
    );
\sm_reset_tx_pll_timer_ctr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I1 => sm_reset_tx_pll_timer_ctr_reg(6),
      O => \p_0_in__2\(6)
    );
\sm_reset_tx_pll_timer_ctr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I1 => sm_reset_tx_pll_timer_ctr_reg(6),
      I2 => sm_reset_tx_pll_timer_ctr_reg(7),
      O => \p_0_in__2\(7)
    );
\sm_reset_tx_pll_timer_ctr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(6),
      I1 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_tx_pll_timer_ctr_reg(7),
      I3 => sm_reset_tx_pll_timer_ctr_reg(8),
      O => \p_0_in__2\(8)
    );
\sm_reset_tx_pll_timer_ctr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFFF"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(6),
      I1 => sm_reset_tx_pll_timer_ctr_reg(0),
      I2 => sm_reset_tx_pll_timer_ctr_reg(1),
      I3 => sm_reset_tx_pll_timer_ctr_reg(2),
      I4 => sm_reset_tx_pll_timer_ctr_reg(3),
      I5 => \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0\,
      O => sel
    );
\sm_reset_tx_pll_timer_ctr[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(7),
      I1 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_tx_pll_timer_ctr_reg(6),
      I3 => sm_reset_tx_pll_timer_ctr_reg(8),
      I4 => sm_reset_tx_pll_timer_ctr_reg(9),
      O => \p_0_in__2\(9)
    );
\sm_reset_tx_pll_timer_ctr[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(8),
      I1 => sm_reset_tx_pll_timer_ctr_reg(9),
      I2 => sm_reset_tx_pll_timer_ctr_reg(4),
      I3 => sm_reset_tx_pll_timer_ctr_reg(5),
      I4 => sm_reset_tx_pll_timer_ctr_reg(7),
      O => \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0\
    );
\sm_reset_tx_pll_timer_ctr[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(5),
      I1 => sm_reset_tx_pll_timer_ctr_reg(3),
      I2 => sm_reset_tx_pll_timer_ctr_reg(1),
      I3 => sm_reset_tx_pll_timer_ctr_reg(0),
      I4 => sm_reset_tx_pll_timer_ctr_reg(2),
      I5 => sm_reset_tx_pll_timer_ctr_reg(4),
      O => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\
    );
\sm_reset_tx_pll_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(0),
      Q => sm_reset_tx_pll_timer_ctr_reg(0),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(1),
      Q => sm_reset_tx_pll_timer_ctr_reg(1),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(2),
      Q => sm_reset_tx_pll_timer_ctr_reg(2),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(3),
      Q => sm_reset_tx_pll_timer_ctr_reg(3),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(4),
      Q => sm_reset_tx_pll_timer_ctr_reg(4),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(5),
      Q => sm_reset_tx_pll_timer_ctr_reg(5),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(6),
      Q => sm_reset_tx_pll_timer_ctr_reg(6),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(7),
      Q => sm_reset_tx_pll_timer_ctr_reg(7),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(8),
      Q => sm_reset_tx_pll_timer_ctr_reg(8),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(9),
      Q => sm_reset_tx_pll_timer_ctr_reg(9),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
sm_reset_tx_pll_timer_sat_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => sel,
      I1 => sm_reset_tx_pll_timer_sat,
      I2 => sm_reset_tx_pll_timer_clr_reg_n_0,
      O => sm_reset_tx_pll_timer_sat_i_1_n_0
    );
sm_reset_tx_pll_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_tx_pll_timer_sat_i_1_n_0,
      Q => sm_reset_tx_pll_timer_sat,
      R => '0'
    );
sm_reset_tx_timer_clr_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sm_reset_tx_timer_sat,
      I1 => sm_reset_tx_timer_clr_reg_n_0,
      O => \sm_reset_tx_timer_clr013_out__0\
    );
sm_reset_tx_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1,
      Q => sm_reset_tx_timer_clr_reg_n_0,
      S => gtwiz_reset_tx_any_sync
    );
\sm_reset_tx_timer_ctr0_inferred__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(2),
      I1 => sm_reset_tx_timer_ctr(0),
      I2 => sm_reset_tx_timer_ctr(1),
      O => p_0_in
    );
\sm_reset_tx_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(0),
      O => \sm_reset_tx_timer_ctr[0]_i_1_n_0\
    );
\sm_reset_tx_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(0),
      I1 => sm_reset_tx_timer_ctr(1),
      O => \sm_reset_tx_timer_ctr[1]_i_1_n_0\
    );
\sm_reset_tx_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(0),
      I1 => sm_reset_tx_timer_ctr(1),
      I2 => sm_reset_tx_timer_ctr(2),
      O => \sm_reset_tx_timer_ctr[2]_i_1_n_0\
    );
\sm_reset_tx_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in,
      D => \sm_reset_tx_timer_ctr[0]_i_1_n_0\,
      Q => sm_reset_tx_timer_ctr(0),
      R => sm_reset_tx_timer_clr_reg_n_0
    );
\sm_reset_tx_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in,
      D => \sm_reset_tx_timer_ctr[1]_i_1_n_0\,
      Q => sm_reset_tx_timer_ctr(1),
      R => sm_reset_tx_timer_clr_reg_n_0
    );
\sm_reset_tx_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in,
      D => \sm_reset_tx_timer_ctr[2]_i_1_n_0\,
      Q => sm_reset_tx_timer_ctr(2),
      R => sm_reset_tx_timer_clr_reg_n_0
    );
sm_reset_tx_timer_sat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(2),
      I1 => sm_reset_tx_timer_ctr(0),
      I2 => sm_reset_tx_timer_ctr(1),
      I3 => sm_reset_tx_timer_sat,
      I4 => sm_reset_tx_timer_clr_reg_n_0,
      O => sm_reset_tx_timer_sat_i_1_n_0
    );
sm_reset_tx_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_tx_timer_sat_i_1_n_0,
      Q => sm_reset_tx_timer_sat,
      R => '0'
    );
txuserrdy_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2,
      Q => \^gen_gtwizard_gthe4.txuserrdy_int\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gthe4_channel_wrapper is
  port (
    in0 : out STD_LOGIC;
    \gen_gtwizard_gthe4.drprdy_int\ : out STD_LOGIC;
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gtpowergood_int\ : out STD_LOGIC;
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cpllpd_int_reg : out STD_LOGIC;
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cpllpd_int_reg_0 : out STD_LOGIC;
    i_in_meta_reg : in STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    DEN_O : in STD_LOGIC;
    DWE_O : in STD_LOGIC;
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gttxreset_int\ : in STD_LOGIC;
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.rxprogdivreset_int\ : in STD_LOGIC;
    RXRATE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.rxuserrdy_int\ : in STD_LOGIC;
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.txprogdivreset_ch_int\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.txuserrdy_int\ : in STD_LOGIC;
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_meta_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_in_meta_reg_2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gthe4_channel_wrapper : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gthe4_channel_wrapper";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gthe4_channel_wrapper;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gthe4_channel_wrapper is
begin
channel_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_channel
     port map (
      D(15 downto 0) => D(15 downto 0),
      DEN_O => DEN_O,
      DWE_O => DWE_O,
      Q(15 downto 0) => Q(15 downto 0),
      RXPD(0) => RXPD(0),
      RXRATE(0) => RXRATE(0),
      cpllpd_int_reg => cpllpd_int_reg,
      cpllpd_int_reg_0 => cpllpd_int_reg_0,
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\,
      \gen_gtwizard_gthe4.drprdy_int\ => \gen_gtwizard_gthe4.drprdy_int\,
      \gen_gtwizard_gthe4.gtpowergood_int\ => \gen_gtwizard_gthe4.gtpowergood_int\,
      \gen_gtwizard_gthe4.gttxreset_int\ => \gen_gtwizard_gthe4.gttxreset_int\,
      \gen_gtwizard_gthe4.rxprogdivreset_int\ => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      \gen_gtwizard_gthe4.rxuserrdy_int\ => \gen_gtwizard_gthe4.rxuserrdy_int\,
      \gen_gtwizard_gthe4.txprogdivreset_ch_int\ => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      \gen_gtwizard_gthe4.txuserrdy_int\ => \gen_gtwizard_gthe4.txuserrdy_int\,
      gthrxn_in(0) => gthrxn_in(0),
      gthrxp_in(0) => gthrxp_in(0),
      gthtxn_out(0) => gthtxn_out(0),
      gthtxp_out(0) => gthtxp_out(0),
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtwiz_userclk_rx_active_out(0) => gtwiz_userclk_rx_active_out(0),
      gtwiz_userdata_rx_out(15 downto 0) => gtwiz_userdata_rx_out(15 downto 0),
      gtwiz_userdata_tx_in(15 downto 0) => gtwiz_userdata_tx_in(15 downto 0),
      i_in_meta_reg => i_in_meta_reg,
      i_in_meta_reg_0 => i_in_meta_reg_0,
      i_in_meta_reg_1(2 downto 0) => i_in_meta_reg_1(2 downto 0),
      i_in_meta_reg_2(6 downto 0) => i_in_meta_reg_2(6 downto 0),
      in0 => in0,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      rxbufstatus_out(0) => rxbufstatus_out(0),
      rxcdrlock_out(0) => rxcdrlock_out(0),
      rxclkcorcnt_out(1 downto 0) => rxclkcorcnt_out(1 downto 0),
      rxctrl0_out(1 downto 0) => rxctrl0_out(1 downto 0),
      rxctrl1_out(1 downto 0) => rxctrl1_out(1 downto 0),
      rxctrl2_out(1 downto 0) => rxctrl2_out(1 downto 0),
      rxctrl3_out(1 downto 0) => rxctrl3_out(1 downto 0),
      rxmcommaalignen_in(0) => rxmcommaalignen_in(0),
      rxoutclk_out(0) => rxoutclk_out(0),
      rxoutclkpcs_out(0) => rxoutclkpcs_out(0),
      rxresetdone_out(0) => rxresetdone_out(0),
      rxusrclk_in(0) => rxusrclk_in(0),
      txbufstatus_out(0) => txbufstatus_out(0),
      txctrl0_in(1 downto 0) => txctrl0_in(1 downto 0),
      txctrl1_in(1 downto 0) => txctrl1_in(1 downto 0),
      txctrl2_in(1 downto 0) => txctrl2_in(1 downto 0),
      txelecidle_in(0) => txelecidle_in(0),
      txoutclk_out(0) => txoutclk_out(0),
      txresetdone_out(0) => txresetdone_out(0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
WrLPAmevOeee/HiaIGgPKffTsGjPw79Mvhb1LvIE3IQs20r9+LQOoFGpfUylEN1UW2O2frWdS04S
72SDyqvJ5A==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
C57Uh05FvDEJaXQ4H8lC5UbDO/jg7m+45NOtD4cM+eEYb3jcEPXS/mMv8e0ZOAe/mg7S5VXmkWr7
VEk0dR5AU4kxRj4XjFKlvVLZkhNdXiS3LQk/EziN2GSKJjjDKBkNHEfhYIGF1ZkOpC43O4yuYrxk
CIWTpVXywZi8wCaExe8=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lnTbrZfs2R120YpSyobtyskobEgxZSAlXnUQXw1gJpszgY/hqhzTy3v0ru7GipkY6qPoEcZwNnVX
iD7GpCBRhqKix8pqMugQ1kvNhkn1r2YRhmA6XHA0ry90LNrf+n9uqlf476IBJTLTd3uu4ZngV06I
QvBbiq8tjaP25el1krCHHl5rfNirhuwiDDOMI2E116k0hSU8spCYQ0rZ4zCPJqOKT+fAtz1I+L2I
7khRnsRzR+YQ1RpBojQPxfqkEiv3A1XZQAUu2jSrW9PWm/3IpjLtJkZmcI7pciYLWv6MsTfFOhxV
6plNRVK33O7OxS/zjPhtulkG1IT36qOdQJ/Taw==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
NYPBrFjA8rEwnRj94/W5n/OoJJ3VW9KspqmB8LGhkba5zTpRXGx5cP5VSAONdwboNqGe1cRhXJpS
mEHlKqR0glqNIxnLFETHEfkwnm/8dMDrYX6GKlEZVWbhg4uvlJIq7o63AhclqIqjyA+EUIWFI9av
c/Cg2WZkvMEk5Voduuli2eqGDoNjtmDUO4UdgeH75LdFY+E+U4xGGx2EjuMxwi6MtgMAzDD+P/gb
2nE3Cf73IZGJnwsh0ov4Y7OeTZ3lhbpUZqjEbOmWRvr+qHsDr7W/qKnJlzCwft/TK1nwPSkQvDoO
Sh4iuY6J4CC2wm95ser/gBAkQRbDLCyN6r+p6Q==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
l8u9KWR7K0iPE4cKBtlWMJgIHngboNXFVNkkmZ6xHn0dciEOTcoZJ47OzbolWOOFGMusDRe3wPtf
ExmCTLetP1a5jaZMnwKNMmVJqq0v1MCXmQo7CRSSvmjqubldjetWzfvokwLk6MZBAh7O+uM2lRVg
2JUh5JSpOyhotZWrrds=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
sS8d+5TDoy1zTTZMk5jun5fAGkESRFp8QMV8vg1sxwTYGe/MJptNpwEltS6HAqGJ0yAsHgTGiwbT
+PlF6ZE7GdA3glLDui13HfwGjVy0dNgtbTeWYb0FHGMjNDSJfT/IEaYDdKr1JpgrZJPIOQ7HrQF6
YMldqxFOawfLh/OhhNaa5tKLjc6+CsSrjpDc2xu/XL01G1T40M44u9ezedVs8kEEFbhhJoSZJr+R
Ylnota7Y4vr97XPxV540BG16z5uWCTfxzmtqjY0jRsdmMdWnhPVEemtBUdyBgpquhyWigLjIdd+m
9FytOvuiYqx/QxlsxkfK+SGt5NTbSf8tnbpcTg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jNC3g1ETgClEMyVRhJ9X1s0X3KSfCdTvdZ0hojJSjoINg4/IQZvPSTnm6KvDNN/9PD4ErCjmDDOV
7sMbtgU6WCbq/U9qhyKK/PWjXyTgOd32u9xnMP6sNlms5y7haCan/c0J3oVpTutiV6FVgEClXJfB
n6wb0JyxR6eXI1RBZNNu4xSis1Eylp63Pg2jds0dA3HV1PfmkSmZ2llTUpuUh9dt5hBDsgevFCqq
lEiJByppRy8Qv3L8bbNSl4LQSQfiGho07tKxnCrEOqJG7yd5jckcWNgwK4ONAZrBPYPjgPr/6etW
42E/gtZfx84l0bOSgB+lTAvbVJ/HXcEJ+ULNJQ==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2020_08", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
pTLqFXpPpE2wsvVFAPd6keg/FFvC68hyF9vLqKPMM2rj+6kUgPBCKgz90mreQi2fbuua+uvx6l++
PnxknxaYB9TXxHfRJsyoZX/lDaUDvlgNy3lgZ10JP/sGNlu8DMEiANoLx2Ohda9e4aq9Dcpr3IWp
CBAzAaUYSGBBZlIxhN0o1NGemu0bHisB4FMqqN144xTFb3G/ofll70V6WbXVqq4JSE85mg9m8Sny
Mylfwhg7XM4vQBhWx1WmUxD19oquKtZeWYm8xJ/0FtlO/dZW/v/IrTsBHO+g31Tuc4Yeq02xEa1c
lAadhPvCyPFXNR39xVwlTKf8TjWKchWjriUEHA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Mz18GBawyyJpgag5k/ejGuWP7010DXxbJmmL/KB398ON6rHGp/E040EN7rcmiOjYamjthKi+JJ2H
Tsnh2qF0B/TBwgXWQfN04JV3tPSOr334V4HruGr6OWUGQAHJKJsH0QNDci9vwkafL+ZLz1+0JhRU
Gw+LKI/lB6iQ5sxRT75gHKPtr4swUQdSkdcS9UFHulKsKMJPsSMMQnlVkHPnlvM3c5gHCbWM1V/+
GXVuzNWNhwqGZz8iUOKWTw2IVwb2FoqM8OcImKR2VhTloz8FFMN3uYbLd6PqzMrb/IOKBNzLq6ZA
HllfEYb6sxyvg7DpPdUkiMIe4F4KLLEgaFkhGw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 57408)
`protect data_block
BeCfJ72U8szhOFiUuAn0PnVwTnrShutp6ayp+fawNn+tlcywgL4tc/ow8bg9PBw1QIKlGwC0An93
B4RkGy3f1cYWJL+UUXgRHcr3gtcCs8KDuqyvqFz1B6yH25/RVWmk0km50gVpo+AH0ZzVTayKKddQ
JOMHp1OZp+RPgiSiCVNuOGS+xPzqwJZ/XEtjyKIU+xw0Y9gMQU+bWuGGYJpnvB+SxdtVejZfUxG2
NJ/FvrOPWdv3auiBWTymqQoOuNB6VUDTjhWJNaJZFKjyBJQwfBsnV1L+rq2yaj2uk3n+Bp45ANdh
ER9cWs8FtTunugiC54j5HoKOrpWRjLfscgM6G8cog4sYoPTKqLefi7L6dcmJii/7fRXZ8y+JAd9P
hDnXkn+R5lk33G2S/zZYtU5cj6iYt0jOg/7pO74bhqW1ltd09wzKI8985aRM91impC9UtpkG2gc0
65jyFNGAWVB4I8h3MhHUYxKciTV9KWPJGVFt2zFQcM5RA4S8ZVyUNWZpsMt5ZNT/dVHCtoEPX7W5
sL6xbCmbOh2gyGgdw32taYCKS/ovG6WBlKa40gXbo6zNVF2vgcgctRFRsfOFHB/V5nU2WmNG8yO1
B5kMtqVdVW5yrRwnOYcQHqu38KkVAdVHA4svDEV/+s/xqnoYy+rHYhCXe/6B/lWsAG9zp4FvaIVH
RKxDhA5jGVyphxpanBJLXHD1mRzA7Zfxyp83/i/6Js8uzpqqKZr5BRRUBAlRvLETjZ8L4B0I4HbJ
dpLicy6zfhI8tpYqki7VerGvXISGq82VM7opNXI5G2gRkO9+AzvSGXElcOqZDFFSO6Rl7av3q3Sj
epISb4xrtfTDijy1Y8E35OtGwl+5q9dsBBi6e0DKjRNVOUx3S5kR6Rs8mDwYP0RDkd56Qw14xbF0
nAAdDXGgPpvDM/otioZoOw0gyP9yuLDkkecELiLj6N7WP5DdlEHAIdn/QC64KtjWuUwbDrOqwsZe
/JI7O7WjMl50S+8n4NCkYB+zZALvWdzNt7o83FC0gE+vkyYr8md8zQyTUn4upYlkeS4tkAGXXoxw
W3d+Q5AyZDSgL2zX9TvWgeMqwg+UPWjn0lBrY/U0TdB1KEFd+L7mZVInAz/DlzU7RxWG4MZDieYb
Y9jbWaxCHze2jfbYmjCNo3Q2DRWd+9b83i15U0aCpWvhkRIyQdFPbw+68tlpg108eL2BhfUNUxBK
kMkxaSRz9g5o/CqXzM4a7RKcleInIpgKII2OFCYJnAfWqpaO+86LTIIsJ29NQU3oX6/H1RGPdwYE
PHfKdW/Ptjo/S/ohmxCW05MCv2TnHYYjuPAyDT+eAoZWdTKgQTb/3YoU8OiVwiCRb8JDDKDCzGGA
zixYr0uTgO8eHhkUAhR7VbhklnU9PBpgggxQ/o4irPTgRKHrf9uDlKPxue0XXeT4V3wnAv4CFUPA
Dy8zGxnVYNo/lVQ49b97lkXcT4lDKCLl7Rte2BKMzKWFNWEeCUT87Rn+H6+CdZZBTK8pAyNAGcNa
hVerx7j98vR/wAhAr9vscQ6TiylOvLrUonxERZSO7Cem3xl8TfxPXZZeWjqS1qJwlLCMOKRNgxIH
yqDaYZE2AZzeJuky9unl5nxMQ+A9hLeMB7pHNddiITJb1m85KAHmLssbeANQBfmmatyKR34uoSNp
qXOeCVUiLWJZqGmf4jZRHOAPIYS+iudDgtxTOgA/qG6wrpRQuYznH1LDH08dzhhziynnKcMYSfb3
uQgH+mVqxcKSxtUdo38fqxXxPMUGoHK522vzkHysa3fEKoMAguMW4kW6293MX9MlrmJgvaXji/6G
D3PSb3JkRKMhvsK2A+QCJCH6B5/L20bLdWDGpjdTLsUmvgh+QfJpXeoXJpJb/qkoBinQLGcS2Dde
wCar9QgR6tKKC+AVFlSI4TyyDeXjomus6sLSNRLlV+jCzqYa7nw7XdwUE2KjZ1GF2hNSlNYaZFiS
qrmzYwxcB6hcyuoDJG5F6IgIRh2PUDFNKmQtnvmcsu/D/kQ5gKLLkF/RzQPMHvQ3cxXgH4bt4/e1
QAjzUKKMcb82RUgZa0WDiohU+eACZapdSFHSWSxoLY8F6igtGtEKih5A59Q+qpPFGNUhB3kbTTct
C3bLKANJ8QAWqzV6Yy5n+dAkyGtfgIm4fA3IdyenMbWqA8oTlBXi/alZp0fjzx9Z5vmEqSdOZCZe
aAAM2gvcEt/BiMHjYJ2ZVAp+Cz1C/DabOWky0QylMJfziYDUQStND1fsnEEjY8TKHAtYGzjrXZKA
5Yr737c6HASn+SXJMcIONT+mwRkLSy60BFYj1I6yquIs4LOQJF7HDM5lEePW3FaJznGDShHywtQ8
j+3oWrc9chX93l14i53rVTL5hcSMnu/u0i+jF/N0lQtphkMbUgN1hIkv0js8F4roOM4Wqwg4vB0P
OhIw2qZXVOmY5cnIXQ54Fe0qP2gBK9BxocGFMr+nHnX1jomqtUBrFDUkLKcSX6onwOhuAdrC9JQe
b6UDuyx4Wj1TqAjdvu2CvJc/QLsBf0mz+7Y2/4IXHUZLWl+U/bu3S7esXcJVrtRaJJoBG1JcGybx
nWfaOPojhVah4kEYw4ZWFOb0rMEYqA7nyS7tBKaSAvBYigV8MLs+yVNmWnfrGwbT8u+TDoSoYH9T
3vpmlGxVdn1goehFF+aWvl2zRpRJHr4d+DfimH4pkb9JOYgO8lNJmz+04Nqc1od07RbAE4fycX5z
+O6F7BBwTbGYMj2CzS1VjW9uRC/7XoCLT4OmwxqFcsctnzZvISZdEnBl+phxFrSF+hR5jZR875ad
xf/6rf/CF9uCHGmKWcX1rsW7R+BkRNCdJ4sm0GQ2EYda6wOkcWbqcxxrf9NmlTpWQdBKz7vbM+wX
wGqehSZuro3w8eX6Y6JKTAHGpWC+o+sCol/S1rWRoXZH1/kUxnWwzFU4okPsgkJiRUvRIK3cbWLc
d0axkJeOf5vpHftxSCNJzNILUqwiJ/NfKeRffF+WEJZLKMNgsj87Yf/tatd/WbGapyHLfOu9ELHG
c1gjdIDQ06UCYQa6wA9O5ZiBqO4be3gMWG6bH89XRMThkE1khBVq7JynHpA9y89UOMp2GmXDThPe
qzmnU/w8jI8kKWOiVhFw0jhe/iXkaH8yWXHfrVd1ZL64PfpERJ5wysIP1izkBx/Gj2uH9Pd+5r9v
BDBqTc8rtTWeaX6p1QjPYncNlYAlPu0j/qiiQ1zK+304vs3g0Y4HpdNc8hksv6YTVdPqyNdxu84n
j+kQJcYFnWK7SzCqcLdVaf8kUTkQq0bp+jp+0OC8PP2JjrOZNi9GJ0b18+SEyoNQG2ON/G+QVuK+
C9EbizLPJZom/kjt80xXaM27Bw6x/3jP7Ue3HikYfqJRVqhcK1FkXicib9VY9q4KYg/X6ADAVPAd
Qhrr/gZOaVF7nX3mS3sQABfLOkgpjf2udFAl7S7ukC9pUJ6YA1OXQVf28KDYkZhwAxt3pY9cldk7
oJLJT9jAfeRkQX+O/v/kTw3o5QondN00MkPBl/M8kyE9wLWx3j+1xBcPmIpUaMCRZ6NkQjApxJMI
sz8SRFh6LVLRxheOYkaOOi9y/Y+c8b8xqFzzocQFl+TmFLcnBZUpJYmkA91Z9zn3K23qWEtbXXgC
DBDMS+IBXRDDIkWW7EcAriQst2PvAwke5ZD1MiI1+O2JdYAOUDpSdqQfODkHUpI+tJsQeQj7SKNW
oE+99bNo91P4uoNtghVBVlEtY6YEuTXEfpjT4YtJsWUwmPLYeqdCD8yq+8jbFD+yDe5aXtcEdXgR
YM1sf7by9MSbUtGXvb+Xu3jdawoBIcYpE8+5PD8koOMLUGHykt1cDar4AU41KFd/agCwA5XCCKx4
rRsi+MZ0KuWRWXQJdD33fHigO3zy40xzUjPdNX8D4d/M90/5Ae9kJKxABIoTumPGZ+HyP+4xY7vg
EnFVBqgCyjou9LfaB2YuX8GgqgI+yOR2UBO/ngaV18Zq5VAvhDTy59efSxDvzFGJAxSVgKvP8DGc
pw1oLScsuFRcxPaelYzmlb+80qLWv8UDuZaVJr5f0K8jXR4dwqEX6bgokke/uS2POUca6APa5ktq
oemm/7LfpjMeHC6UQQW/L8EdCMXk80D5KJTGGkIWM4zxu3mj2okVU4tyISCa9M8JmsQW4ug9JgiN
RpAnjW6L4VIGcpOO4xK5JwYYpJfTrZKek95g1nVHPBkpdOT1RK98tNPGMuC41BLfZ/5EfpBiXpeS
SZjKldoklnt9+LiW2BxDN6qxisNRAyRlfzj6f5HU0J9pOTk8J23gQQcowUyhVBwVFOSNxV8jWDpM
uRflAwC4zT7KlZOim/84B37Ex1vNTwpuVlWvrJxsoZTZp8F4ci8q/gIyY4/n2ytQRfOvCtahpYTl
hrv+o5t0NM/kyg0JAd+oLRJwflqskkDXSXbrrOM0eq3QWgHZWB2TaHipDAfWVIcUoZUHnGvlHdwh
+LVeqv1dALac0RldtO0+HYf/s6HLcdqWZevKB335VUFwPHHr0O3Bu7iuuMT0C31GzaGhO/WSzS7m
T3PMIAHfu7rflVYSc0CuzRrtJOxal+uCVaBWKGeV26d94bpxsm8yiw3nvLI/PXF44Sx32NXzAkQO
PnRS62JIYOE1vsacwU3HXsEO2+aso86ILYu2p++9+8iZY3KfMJwtiyqTeuzJstdUE2pVO2LL+Ep8
64L1WzNS3DnOY3uBjaLiZUg7BGh5QaVVyg66OCALOOErDhgdTQb8HTYUMO9rcWRLAUEeFnLzyil+
vCMC9HqIe3PviuFVnnAHXjr8slO6EEB7P+2O1e1wFV5WhBvgp0v8527XV2Soz/BU7pbzHgH8Y1bu
+JjO6MbTQ1C7mltng61UbAWy5AC1XJfwn35Cwhwd0Fi43GNOnGkU5q1gZVps5tzEfoS6sQBZUywC
CZBXhkb5+t3HEi4ze7P5N9jIqIKXJszETAG5GHTJwm9TAaXkD4z+OdZk6UW3E4hyl4AuFYTF3Ylg
/oInlA1fbb6lyO/RpK2RyQBrLC4NHjFat/EoENQv4OGSPU1qHtCkASmBzTZSgGBQEisFrzhbzp9s
QdHwmn89inGmSJSvuW50vTpDOZNixDY27pVAkwyI2jbHu0SPHcEQQT1w20PNfkAOb82YU7cCbDhJ
V1yuPhrW0fBH0sBiYoXwD09VDyB2hgEWoAXyLAcotr6s3L/j5d18erh3lpsjoagBmPYRE3c8pQjf
IM3ebDdObvYIevT7yZr2/1I35VGk0MLj7qx1dOrzV0daj5pnqxaiOrkUQWXOBHVjd5DFsALGpee+
dJBM9W2kyOBld8p2mWrY7jaP/ljNWKpDrdT58GsL+sVgfkq066LheHcb4RtROGsbqHhI9JPlQ7GN
rpkOUdyAyHfWcj/G1Zj+Ew7eXIX3rwpMndNsymDbDdcQqUMAwEPl1k+R8+p9s/g0y2x6uDO/I2tX
IiCqEphwSNJLK0ZaDrRrmxeh5ncPGtLaNOe/PqrYX297/eRuB2mEFAAnrDtQsT3k5RbERlGS7unk
99VGSUDPMheJIAdagkMoG5rbXT0DxNAeCkd9yfjUt/oQFQqU6XC1F4pN4nPXTsxNix29k9ocpAgj
eA7wHeA3+kNwtZdka/JrYgpJrz1Wb21QBzj0j/9GZopGEUjMcNUDzHH926EBrXAEDo/nnRjZK1Bm
odafhIkJYtAv+406k7aEOGU/VrT0bAGH6nHwXiVujp4HEgxxKpW+f5ZzOJEIbcqp4jNWU1mxKvJo
pwggCveP1TzV/D1GrU9j/gNvtiwDDWRYTvp4lWrBiwGrDKOwQgW+NN17miiwv0vRMpDhnNdsLqO/
RcPHLqUUf6Rn+NbMwcVH4MU0sbBVJHF/m3mWME6M01TlGtOmz9XBNFlDEdy9bH72yML4EL7DhUFe
1D66Rje4iWmC58fW1Os0N5aRqSvgGBNpa1PwrEpcLYMqLo3vFeXZjvR26Z3oqGbuJnI6Q0JHjX8J
tuSIcTuBLVgC9Ur5TgvIiiSvlsHWsHmieBT8fetJawOD03hYTX+yCrZ8GgvS0Y6FXFvoS4jRdqHB
6DcM57DZxf5sZ37c5bHnYx82VgQlUMFsIYnEXuIwrt1Ftbz9P/A6Hs4d2PnR3zSUe9kgic/nYK3L
wbdarvz/5qpaXi4STI5C4k9DDKeFTeTZulKkf7m6ZwccaPReuhHKj2WhAyCE+tz0HXu5fKpHnnvr
cytVQVSdt3xxBoWjccaq7Nk1r4A590QRGOiP7lhEH70vreKp0e7s9P79HmvtbFPODbetXZzBQLBL
sg7qOAARL4ceGobE5Hj71RD30OxBmclYe4/v6YWA+AqtchS3UctcKfoH7JzXOD/s1WcqAL7PLB4R
nnaM+OF5InlC6m30YaBKXddBAqQ+DZm3DrcsbZOztdkVnH3ecNKG3Os498Ml6xBVxmkizCbUpUnN
9Axqke153zBK4wLVM1bu/Dc/bp+wnxk3OjrEfUHtwVzVXBGLszb9vDRBRWqgyJ6HF0wTLnwAYsIN
MrfyGbl8gKXhvGjyg36rZZ0k5IwePSU72f3PWXdkTMUNmZcWWx0A4pQKgrY0y966tgDNnHUq4zYM
Q1AVYdm21AeOdz4rRfTvnYCCMEdlauNSyLAQzUp/dZuhvYahlRHnOdxMPVwkOUvl+PGJw4zQEXyV
wjsyNOhhsqNfPbMgL5AXK5+3/8wZeuWEcd1ps9oLgZd5ertxxMUaQC5pqo7egmshVMmtDs14aVgB
YGKSCpxI3B8y7+gDVntR6MxfB1wmd3+3pIkE8rye0yXKiWXBCYFwlDYrKcVNtDHMWyLqnXOAgnPn
z+d6OXpFppsfg0GjRRcMjHLni1FGiRRA15oL3E0ickddtNNnZhdhu5rUYfEnH5NJxbWeHAfVB3ru
jb7lByO6Zse5xH7Gg/3YpqczidSY0lt136KJeLIphpNcNZgBsFVbY9H8Ulvl+nX7YIOfXeWmaeUc
9WvjfJUYj1gT/JJrLaFMW5oB9NPEhXEnCVMwd3kxCMa2+Cb12wJgtO3/I0apHdPufFjXG/viW2Cy
Onha5Jk5G99rmla//lttAwgdFnWmTykZhwMV1r7rSgdsA5yCxVy7ACxzkiTNgk2odH35gGOlLHnk
YZLRXAqh5H0XqQMXJOlscYQyL296zfbywtzrS3e+eX+B4UzhNSf4z/p0LkBq7ApNLHJu76VKV9RC
FRAx95Nt/pbyLdCw8cv6/R57qpAKfF2fHtF1+3pFVR/xG2oONLSZiB7icwZV7QNNqiIn3zm12UC0
uNWTKC3iGDgHP9bOKynqgRPyqLpteh2xYyybzjglzSEoXFxV/JiueHO5sotxPk5xYx2zetBHYu71
RerfhenGyJndaC3EZqV7batnVqwDt+jt8zeR2lCUq1XUGGn7Yxq6A1xW0MSOfLgx+n4t5Pr7CEOo
WXgAVyoM0L9gi8/N41DHMhiZIm6+vZzcbSanVCEeUDvVmTTPLqXBtcH7j5ue8JOdGOssyTzNlbS0
dw+zgts7mxK36v1hehh0Z+sL37Pbrq5D7GTHuRMQ9/unOniJEXuOPQeRZrGtgnwAqZBIVyeGWZ8V
KxN2uTgOdhEpzvG2pqY0q1mPeIBPLYhpjWU9mCk7bzvMXw2y0DSBLbgnRDTT87RTvCN6f6BpL1YH
CJf4EwnqS/hKPXrd+IY2x/GomcAwDAoQllVyeBh4iw+skxF12C84WYZwiz3aX2/91wsKQX2AuBri
jUfvYIIz+IX7Fxe5dLlHRywyqQvX6dW6vJ8Q0Myv0UC5DnmZMs1ZbefmJP9sLKeR2+6W5jfgXcp3
Mnk07OjNheKWjvHlG9odoBMLZ90ZjUKcxgNMNfyloqYShMfoa6a10DNOoaCFe5wg0WcigSdZTj/U
/yYVxywgI9fYnnP+rZxIUh7jMAzfg0Tk5lNFbp6/mdVopcEWi6UhwSJOYuKbHpTY8cp23t/EQUAA
8tIWMXEdhG5h5sfLSsZvOKLt+ybIdO+EMwCmfkStfrSkzn+bzvliUCXS0ywM1PvtyMfJA8RKYvav
9Pqjq6J/ednZ5yKaHGMOPUToOoINe5IqyL9YWgnZ9x6SL5BOk5XRPLG6yg3snsUNy7k0nTAlgIrQ
7ctBSaRNep5xDyU3SdBVabqJiC3zopuumxUU5jkVpM5Bt4SNuOaF+AKBySTJaxnXS/xI8Qx6Joma
3lTyzrwmfRVraWOMWHCPSq7EDRbGdvzXjRcCvpsJLiO6s/XHiiCuPxgJ8ueeP7tDOijcuDDUrUof
fj3RJe3G+VUyOk/Zl27KV4Q5IyZRXa0iHKqqMplqtw5jTWtiBGUnu0u4msNkwW3dNlrNNef2lhy3
Q2P1ndEkn0DQjdJDp7dPdqA78JwpCT7eNpvLzQk/wuJY/B03PgFr9ygkl1fEQJwFQqME/wylqpe9
bcpy94+6MKcteglIcRbWftfybeHqejNmrJA713+GTgIWRRtHAdwvsGDnYwp2NyjjI+sgmA6pbmDZ
9lwQe9RmKBzgnXBgAh3PRMlCd/xruwZkRLdTjjB4gPJlUMtc87hg8fudqBzvMl35AYNB1vlExrRo
iYbHYRlsVf2Z3N4Y8GDPn1mJeuviDPEztpS+qlZKfajzRPNkdk2ymtKAruIE6jxvzeKAF30uHSql
Duqdp6Ko+SCJrbK1EGi4qh/8svow74/PJ/fV2klJt31s931qOsPaOSAsPBDFEuWD0MIc8B0TQDIA
bPycJDY7m8Wq2DAF33BXJrUhLY+23QRhtGNlomdUz1OVVrEJ0jApbpVsK/w11csX2epGEhF/q4zN
4aE4geEqRoGaF8heK6J6ep8bbAdzPPHh+7oOwxmWJmtx7fT1DGKycdK/X8UKjw+7UKlbz+EVhINl
YYoJ7S6lXhb3gjOWwwYWVBvbxap+sXK176+iFDiRDziKkVhXr09+b7tMkHguLwbLRX1IHtr4ttI1
j+OlSF3fAPmvBS6P/CHDSvqxMFhGUR/uU9rbfFfmlUyIkaXqdL4c279tO2o3Vbs2SCkiNlXjKvJB
h7TRYR5MBrxeANuh1ujDKQXrn85MBpgwfISG0KbUKbGGWoS18jVUQgRTpafM8JsGg8hJuAXTxVb+
vOE+lMAZG0pakR3N8W6+jg9Kg2cWnfoqVfgBsXZu7guifHgOf4dz8/RCNtb38965RHIfat/b6PdS
foLFwOAvRYxNPzHJLeopbQX0bngICd67SBJANwKh9gIlQDN/Y3mCCoNQ3Q8lNOQRMdSgp4Pz/Nnx
K0ZJlpO4G1W0CeeFkeSj06/hE3fJjEosX8JSeLZjWiopE/Ri6Zkink33A7aIzNcboz5E05oJzmxt
WHG4nGPEMSqVmb81hCOpTQpzsm78WSmG3L7aJbvFSfwXGmq13x9XvkxLEZpiGUWc9V9F74Uf3AzA
JQy5/9FCE6tba45Nzq+44WCOq6yBaqvuyNVn9LSa74a4PrXRwxx2SGjoNngk7D+IXC17j7KQ1WOg
cusef5w2N4iImmn6FKJ52zoLAHctZR7lbamYJ+0CgGquDbZ3yRbrh7xCwOF6/+3v0g72MmddfVly
QRsUT4baz2nazxYZ2B2B5HCbwauUajXCO0fRPQSFmUvb7p6bvU4HWJblne2+NHzhkpXn2Pft598b
2ednlRq7AGSd6QPp6WduJ9saaptXvdazyB+7PtUdtBG1eUcp1gF5IuY1WpKE1OPE+dmXWgm1pmqx
qAIDlUDc5cHevFYsVYxRSfyHCW8q50HqmLcfukOwCzkprqFI8iTcnGL698PYmN2t6ZY837+soBPc
S6z/qZE/yv8mV2kOpBN7o3GY4T/OKWQHT5o0MJh7djXwY3gpQgZaZdMRbP7nelEeouMO3+M2hrD/
1FrpweO47/MmgrIIwSH5VHm5TpSBZ35py+M+P4F0Xz/EQswXQZrjLfCJ94TiAvVdw+EEPEyUWc6X
WFZrHa0GQLdx3jhbv3GG8Rlf1xsHch3JuiYPusFjxiXYAzJthNkHI5fvJFF/TQk+Pa7AUY1a9jco
n2JqLgh+9H0dtn/7TTAkNM4T9/LhoavRFcj/Yvc3AqZW/C+CUSGRpsSAWM48eRHURgO2IY+3iHTU
bAVd7SrH7x9Vr7pbgvvcgUZtSZtEN9nW3QHBYPvEI7/b+W4VCAu5kuhER8U2wkQgHXvKZ8OIoOxA
7e2Jb0FEbVMxPruS8DfNgOM0/JixrEpHqg7FdS25I7EfF5DOb3Ssd8gOmrU/r+0T3VtEKC4e8DB1
fBrb91n75cmyGh8HProtIpGKhtDWm4+uhIAQYrWtr7vkTQPvnXyIs4wTs3SaHrzFVNGHhhqYhSqM
T+RqiaZEPVX6fLMwI18FGzTJ7BDM4aJ67UPT/7FyxAgQuEWFrS7IDAxb6CWdsybKfQOQJGVFpi5U
jTt2dMW0mcxGHRF9nKw+WNmCqWJ/kxvbIJj5ZcFLtUGYrULznMlN4NmxDgCZI54YyOfzcUays2R6
Wi9GKUbcEeJYaqyDhD897Tj5zHYGB+4jeMcvpgsUaV/sScTGTfwngCcNgCgxYOpGfwBzUmspdamB
KYKLn2S/5NIlXw6yRy9su3+3EQAp60lHxtstmFTOKTcYitMOAbix/MqYv50JKogtkS5U8KUoPyRm
iRWK3XH8UxY7ip55O/7uWwTIQx1cTscV/vIiOjiui0ZvA3KJCcuL+IdGVLDzBcL9HmRhhVFIXWSO
CE25TaY88fQpP8RhhYjihRZixfqWDNtDGxyc9qfWBQENd1WOPE+pCBucK36VgTP7Zxi76TSPoSAk
bNJmboC9N4NG+zI3GbJMI4pDHd4rjEY6Jv8ArLbZbdHBrUwF2D66tNK9HEuPjT+CdlX9yYmvqfLT
ZDgEnQPtY1tso/CF5W5W4T6/Q4egZvJPjJdMRRTOAcxc15SSuvEqZw5vGY1xRdZ8S+2NjtIxkBBq
ePLsmc/hA9gbtWyvIkylOv/h8TeFtURvPe/OT+2QiNQLk44x/YRymv6PJY96c4ORB6kARqcwTYG/
F7ey00lbDgVMYpaiyg7KNEO46GTxmMVQXUSUchocEJDyMaMJZzBlLPw0IMnwi95V6ndGVwyupbla
Da/VU25uAYZ+SPyEuDFqiW1PTkxHEv5xlHXnxSA4sJrT4FFPgvfox4PKWPNr1WZeyd/rPQoZjv33
ofmtRcCBnq38+AplFacI7vMZ0ARgzB0oBcahmv4196B4zVr1TNGfIDZIaBQh6fLTP8o0/OCe6LiV
5W4+rT78/s16G0foCl4lqfmegQbKQ9jK1MLem6uOc7a3MankNDkmBRktWes8FJTm+85uov9otkci
fNKsGdfiHKfec9l/hguGa6JqDB+opkJnXakFMyoeXrLCDvj5RqcgdxpM+z7NV9sLxs42+aNhUBHX
wcaqmwKBrjW+OzTWewLucwb9t2ISl3G6WvXeFn77m1pMBp8qyjo+vWsASTucYHs5EqYF3l1leBu+
snoVNUcJDnv6tDic6hNrODlaKGz4pfxw8mKyJwbNpWGa7IguzaN5xnbrKC3SqjzHSNdg9ebnbutO
+Yg0EDbk9xnyr1hc5gx6PTgIIFmMip4zdlgIA+JRjxwpBRHpwa45HHYKmK3CKWnpvT/QyeUT7DYg
a0UHwJ+l5IKVOsbHPd7zN12CUZPm23cH138lhGiYJRgqcSdDNRuC3iD8fgYn50GhFQygQTNkkg6O
4+addxHrw7NFxGrhcMNPrzDEEpuHviYLVok/vIRIsZQrl/5kE5UWzqtVEW7ZZJZFRE0gK6xw0fMS
80ttBtTVX0Aryxv+ZaPJQK7T3XyhzrhETDJbZvZ4jE/vebCHfHpsli4z19kKKKKBblMltNheyMpY
hBB6ATxzZVqa2+tXbUfpCuveZiprcqkdOBuznWBbICr28w/A1Ut2sb9MwZITqLELMBtfbCMqGrPw
q/+fLjzb94g62KCHpwjQVHsa93d9xIfbmI+w6lHgsX3zG5AXjMRjoT+4DYjPEkOwTjFpdivbe2t+
avT8VAzCovaB/5lTJzsw+aIVbPUUCUnOS+jPR0YODLZEmvRBBXQ2EKlh1Nl5PM+MnuQplYJVr1SW
IlmnWkNTwGe7DoJ+w5u3mWKkacmWcMbSIpnfgBOVzksPmYGd3k7B5jqcxwnTVOESibSfDlZaJtCo
1Enl2j54xCIF1LZj6rJTrcLewFXOAR3YpQTQx0e23v7xHml2OmHNWM8f4AjY4eg0p4m9jHOcOlNV
5FJTNtuUScL5UStFAN1ukeIAexdeek+P1gzBP0mMG19j49IcwSJIWc6Pyc5zIXIPok3ip1UaLMc/
kVvbSZ0t7n08daHq9FiPA+KLhI+Nx/GEm6XUHVmV43EWqZKpJQqCPBA0PIPWoJ2ANGD6U09fy+5V
brB+HfcRoYX8fXnVcgVx2/69XzFUmRjmgREKPf5ZQDIvjN+XMcgcrkCgxo1ec02FL6gEsb6urgZu
qU4F4hL15hgmaQtS57U6SYq163/Xeso2NLI0dKsBg64AaMWgNSUiNFXYFP1Ke8PPc9qMH7nHIo1j
9CYwiNlPplhmZaTCdgdwm9yui4Fp9iotXNraeWOgza5tjBicElzrmpeu5FzTc2hkSPyACenrAzxp
LYk/UG1vbyV0HLv+L2LRW1t6G6Xy6J6mJRGMu3i6JuXugbCClqGfGi5a58vi2/tHipXSOX747UoT
XRVpzNn0k4GRx3fGvtPYg+9H2jNltrGDhYth2R/hOuPklBoL+gQ6ctcNgR+/BbPQvfMfcuaMPBmF
BzVkLgkSjTcn5+yFvrM+jOW3BZGm0KiQ0CuIGwd4MnehqUCLFcYR22yigw7j6z6LnLVQ5Ddj8loQ
CWnbV0LQgJ4g9VRsL8jpcERPEdxMItHwVY/lGq7c1xNlVGuRqmLkoEiCJb5FXjZMB65gMQki6Cuo
qMPmKYtg5LECeDYF6NF6J55ArVClf+tWKX4uAHdYihELaoVxLK+98hc+JYE+GAaN3SVeHTV8Syp7
BHAjJQ+bpE49mnH46cVmtOcrkgRdzhKDeFJOba/Ty7etrXuLRezr1qyzh2Oio+7nBEcSlm1Q6uOf
HOMuxBEE/42s7qH0LYvpn7M9FD6QWpVv893yrvaIaQNaABNoZs60WNZPiQYVceN9XR7aj901Nt95
rdRlAH37uDjCgeGaG3VZY+nfa4qi892bxt5mPsOVbCAZnH/KobSD5rkEEy1R0GVChVIP9sSZadaR
krExMzXXVWcDvKVRum5IR3jbs5wYmKzPWOGaJSNWFv7EaVLVt1rj0hhmwNfjwgDPCOxIUiFeZCd+
IXyTHXQ3Bf1N5HYR48QatcyHU8VWwNpQvACE5KxiBm8EOo0c1gVoGLt7lKMpAcA6npdmgwViaqS/
+SfReqPOTeNRBHzt3kSYyf7N0x5YKHrFoqhPo4nBkGgWfqfXnqU11I0OGf53s+bMDGJXCL3A09sW
4o6GqosbwRSYS1STAEM/iA14/ApdT+9mIYfieDMiJ1t1p9QqJx4k03WfmjXNtNCNNXhI3UxYXofv
eU01TNjd/uSLWBDPO0tOdWEBO/x2X0apGqTqZ6z4PbequoMAS/HL0iKQFfeYdpQqpusa4seKADOj
pWhVk5fHytoAq/na1SUCQVflWKrvMHy66QDFIXMhlJmtr6bKTsJp7+x7YbeNScimCGFXziqHJ5++
ZvMZCOyQ2JN0ZW4s0gsM6Hkj8+7lUAZrfGMHyF0cTXtqygtwa5lfOntRdZeexZK5X4Itw16Y0+QC
wyfpGrk0lT08xsHG5u6kdUsJDzpmM5iuK94yF2xkbjqh78mjamTKwLVFPR2HEXuAtJPklrRCrgVH
uLwYxQ+nEDjKNR+qP4OXfdE7H1fp+Miw/ui+FB1IRsRcRIqn3cPMDO1NXdtg2A8unNoAKFFfaTWh
wPpwtEv5yZ/05AFL2WhS+G5TSb2WtiL1svhTswR8ORppNa7w1Ld3YQCRpP8yT1EY1I0o0L1GfOSr
GjXq4glBU2rg4uy9AqDmJJVKbkf6GyAC1tqcQYJZz70/bOYuVbDkxJ3eL8HOL0D5CbpP48i+8UCm
oog581aIBwP9gNiXYkY/iOA4RHzNJc+BqwJUjRgM9nXZrYTFLOLEL7UQHKGVmZ8fmnT03Ltr8brk
dJDgkyevbJUzflLfstf+vd1u3XddkiuHhf0dmelyfiThqZF0GH8eTjhd8/f+FPGvMT00NJVwHtjl
v3sZxPVJ3pzaVtHtMmy2eNOE2+YDmJxOOrn6+hQxeugXY6gU4RWzw26MvCSVqN0XxbsKZIkcX1cs
vuZCt1IDQNOMt0CVfNqKyRvn+f8hZpW5REPdw1ZqAhYsoafUoV/hB90wa/dQd2ki+2ejj6YBKufO
8otF5MtfbzMICAGmb/o53Fthsv3g+AEpzQrQ/qMy9FNnJgCDklz76M4Z2VS8UTOU/3cc6K15Nys6
B9qNokRxJoynHX6ITOnOBqB8VI+5gfTnXsFj2BuDnsdXdXl694IosFxr2zVcqDpk35nhT1Znd1YE
QVq1B9ncUSXVxUfC5xhE/QIteemDNk+PR4RTty+sw+AtSTbcSKYRBi6E/em1ZT3ec7VngeQJNZu1
ykRV8/EPDiDMGFq7CRQOVwl9yBSfFhfr9Q9oo9Ymu4/0Lws8CP/BPqFBq7ge17gDsNVAABldmpBV
UmJCKUUtqHpBuCKW9QqDfuK9v34qT5oMPrR/MTi7Ig3sJ1CwNGKIdSpBiX1aeSpHJrbK3zMf/Omn
UdjsKuFF1i1ARw2szWvS6WiDX/57oiTuvaGLMrkj/xjwORBJ6QlGMIoQNRq9Lh8i6eG3rkk4p5Tm
ZtMKpGu/l+Z+0rY/CJZ60rlMGerl47Fepp3lRZq8J0YdIdb5WVA8lP0s0Ez3WQhCRUNcD4zgRQMl
9fVksyHCra6JM5VQTOIWcD71MCUKTJGHGEt5GuNT6XbAcYMnJZXP441ITtz5f+LzboHEB4oxbfPN
rmvI+lovc5tmp2s/4iBJbytO4k8vKl8RhO545A+sSCjxeeAZDEDADGbbBXQ0/4JXatYX4lIweUre
GptSCqBX6KVCUPiCzrOKb6ossDTTs5ReA4oKhF59zTP6x8WOpnHVaETI9eAiS0tYM6wdcWyFYtT5
ADXkPQrOKHWoGFF2ELstVBjYVuon/lOhsEmAiBNWB3c9GiedkiCt3w4BFCQRLVQgcJwi0uXOy8Nw
EUb4R5k5/1G7i3ONV7aGLAcn/Vc7MweolEoAc4LF5vInglLzTFBaOy9pUEsR23XPneHlGwWVzYMf
Au5wvQpyW3w60I/2Gng0fWzs/SOJIrvoQMgfCJkM8LsyHosxVEecNxGJe7Br4z/lWwvaT8fT8OOc
Ygq6WB+EOdjRB2gra9Kat8fQ4YzQ/TsdQEPyXZqOepMJ6bj8hLXvXVtbGFuVZ5xEdB828otJfVta
0Q+JeJ0O6mf3/ZvbGZELMYxt2Vr/ZvH3l1VRjyHL329sovCv9Suvlml4IvWBd8UOB0gHpPw0tECG
s9yRWTkABaXiq6A5e3uK/SDgf5XTlVaqMOxkGseE9RrOcPI5/KLKWJbbI3du6fBNs+aPBOHJbaem
h12fgR+1bFH38LUZgdtZdxTGgoZescCJXTbAhIC1lfbAWZGKi9bHigBFdDznZNNdSwpuD/aH8VO7
yfgPsyviQ3P4smSCTR52OaSh+ovfGv50fF2spX6InpOPhUdFBd/uBNno5RmLv4zgoCHEJZjkiF2w
19gc4NDaetCFLb39KwsvhMBnATsp1LM9Vs4j6MEx6HIY/kD+LOhqehTTi6erENBtnQEGfO6pXucp
vRsHK4KM01FIf55sKgxDpMk0HDSYNd3an3wg07SC0Zty9qHprRqltRBZtl1MeXVuY7G7/t3xFjXL
0tTYGwx98jVKbUlv2JnrpIDDylxPf0hYkPwcj1csFes+LhSk9+Bs2Gxh9jwDEwRpE0p3vFQ0gxuQ
Cn2xvrFeVny0ynR/wrPLC+UK8mvEdUrSZmokMXQsZqDW6vp4cePr1bcauxk/rEkoimSVnPVEDQTA
JlXfES8YA+5Q3sz6G2yEvvf34297j4envWUh4dL6tOvhbttHgj6EqSkey0fFJO4BLQrU+wubOy//
5Y6rBc5RCnJtkOq00QMywFDptljQV0vqMlTk9xbMO4FTBxC6z724WXJBxUvo+9XQo2eOnlly0rfc
6Ez3YyM6/v6tNFDF8sykhqk1y2NZId/qe4AIVYV+gkfP70P+XCzKhRj1BrAC3Wj1YSzlmrszAfVO
tncRWwhAHtr3V8yCg882I6wcVrOkdi8vtjRzc+ogWkflSffvrdesa8ZqXeQGyKofzX3y88HzVDRn
dVJc44LYJKm8I9biR5Ga2O9n0FhdjRGaYZr6g7ClDyKwedDOf8ZRktWihFoid9Lu0JvIoTIvtEHY
WCbvT+9n85WW5TWH9y/oiRN2XHBANN1UXTsfA61XE7hI0FVjBnz72Vtvj4UL0qJMYZfFCj09N0xj
uB6ZriKDKIuY3kkiw80mjrkinMPBnyi4WG0KL73keLTM2ZQ9S/QZ3GvqH59AAQvwsRrsfxUAYzrW
yvcM3JA8e0DpTvKZ8/YO+mex5n7tu4F7aLbxyKywgqSpcZfYMFrKschDb5jGxMUW3S2PkZ4uaKGJ
2NFkUSN1Qxc/x/jQtxGfKaEYi5N7eI/U4lvdYXFee7XlkUV5XoAILsHS42E2x9ablMj85R/5hSYo
Tvgp78fTB8z2tY0vhrjjd/AZ31Fnp10oKkKtDhLcxHPkasrAG7dT0g8E2bOSOBKvYWNsZrj5VDeo
enaLC1uLsUnm5ZZVv/sVgyFiPK7tgkZo079Rjl9eozGk8KCs5uAU8JLHu8C/nklTLQ8XiPtWJncq
AfIInTW13/sjoWZ1qWogufRagMmCbpT0W0G/+Iwq8ZtRcgXbYZRCZ+RiABJcqdsfJHcHENxUDq9n
G3dOkCxkVsGpY4wgzUjwFBGo7ixNZ/JuY8YeBdDG6Gz/D7z3faJoGweoNZR6V7/7uUNGdjdY2pOv
DEhg9luKPA7VFuqWQQlYQdaRhTbUHmPeGbPXQUO22jl/leyXvjNY3hvpmAU6tYL6NzGubAAXX1rE
kb3RSSB1zTz8DQFnMlA3u1QVClZXN1cgnRaaofL6jzaBPjryt50OqOAOEYdxJkmZPTvY4pk+IFQF
EryWavi9ujAh5BsReqJ6noe/KNtcDqA1ykLevcsVF+H0B7b9PA/jbyZYbwUr8cGto0y33Pd/dwQc
/RLJoMlHY7utQAaW/d0dd+GBSRkPeQKwvOfwrhzw7n5oDigVi9+iak2OCUVVdzQS7C2h+8n5aGi7
ATu7nd9AceA/BEDgJSMsDd/Ho6uuqzhR76alS9vqyGCyODksnaF9yIuYMtIMedIj+zhfOAhmQUrm
UE+3UyHOBcRnYCreChgFuY6IGdJc3lcZGgdtt3yf6WJNDBbrYMI4bAk1H1FOCpfaF6W+Rd6nU4OJ
svpRNybZwyBgMsCdG7IDH1QRwpfVaaD3Y8tLxlmxjIGywArpZ1hR6AhXu7R0Xr++r8PoS1/woK19
phg3kuIwziwAJRWWfV1Mm/AYa7oqPBFVWqhGpyiLzVn65H5jXwL+Da8ooIjDpWXEQuXUt5KbD+dY
D6soYVu073POKTH7Wpu8/LEsDtZhbxiUH286VLeVh4e3FSUnek/+c1yOEvu6Kh4coZ32ZSsJDdtt
Aw1VEVvDWzJnveaskrex3UPD5BEg3hhEPhmnNBQRSKqbnbcpUrQowINgj++F8Yt6wX6ScX47m6FI
YzqTjSnGZZ48AiZBgMrqbGq1+wc4U2uDcVAyC3tWxzhqjyBSc+JoGIrDfglS11NTqfqWs8AA+eYg
yD0z05MUdJKx6uuMS96oMxtfG2lyff/DfIAgp1z+wrvCxifBFllKk2JIyyMUFPoPsruqaEZqCLCa
oooozR9ADvcbGC51FbY4oQb3btLqB28ps2suMqmt2mh0QabbyFO+chs0KXolXrzDNtZIEfRYPzzI
x5K8+aGSk3CATeh1uVS1obMN/+DqnuLOltWu/BzwlgyZx69k6Qp1BzgsgxpFVFMTJUW8KYQQM7mI
jELekaY8c/+z6Ufw8mS3t/Druw7lgk4Ljck3Wb/hLLVpFaTqKubyYUpKgJ74z3fN+eNDOwf0kRlO
DpO9GCTzGlN2pgkQkmwsVGJfY32eHvFGMZ9JezRZHoPTicR9UaFhKKfrPFOkI9PqX/YAa7wWN6Ww
o2iLNQsuMqgGnI3yP1KZW6j0m72b48pnpBTzqeeb8oGQkgvmCyiUqDc5IFbc/1ZCkDh0+/H0pqXl
tv6pkA+Cbmoy7yfQ0JpeeqJ62ZgI8H5ny9Izwly/7J1SSjlsPE/0NHX+P6sqQgzp5dIpodiKj2DD
7dfC6kvFz8RdDLni+lol+J2x4fTBP84obzImZm0LQ9BG9/z0xNWvCUUAzmcpKNVlt6eYAgZYrumz
Lva30xaEAQYrTv4aHKTCqg23cyfQQBYbQcpEkC31oGI40sM9dAWVNw2IwOBW+jt2MDAp6SwLw2p7
7KV39A3VCfIm8gxMOrqWKGsXNmiNOnWpaiGJ+hsgKzowk5Oxut3mzyjLGKjOSvJtkrTiG8SuDFgS
k3Mvhdo/v9nMznzisqrhntYnBl1J8fGpw/I2QTiHK0F8q2ki5/QGl8Ay8bQPbKUbojT/xaBJGP91
1buxNNLX29lnq5kzqkhYD+06r6MBU0nCsYlecQ5/NXFA8DdS4muTFaDgJVdhR+bD2le8CU0Byu0z
QAw1FOyrKnDllmCjVIb67h0ngInKY3YJoA62H9ovYM7VeEfcWGuyyICkPrzSPXVz6Xf/nnOG+902
6cFcm2Lk4iKh3Xh5dPv7Q7+KKh2QKPU0/89DLClRLzuNEvHPU+0dfxClaXwnBz62/oapS5pPaj8p
Dwc9RfipgtyAIdT8wLRcvvFwiEPVoLJTaz//iwZ62sROva20/bun/UhNWZE30wgNHWDUAa0GVfYM
TTpHERx3EeeTTw5g0YrK/x4z6bVU4YpbD/xo5BnBMJF1A3ujVTrOMprc8AsR9s9FLdgWHr/2ngAH
eCRFWV9+B0UwBbKAIlI4o7PpGBt5I3ne93XEXX4qlkNX98UH9pPNkHQDXj1L5XjgpTI50SmHxOyb
S73jwDUUm8v6VvJ1Jz2yxtlyE67HjmrRR3R2DtcX844XjAn3zSSEBryG/nO/C4HcL3LFu5hAPNl4
lal6eBn90ZapDKYzor2FIvEnGYIDF396Px1CWGqu4ocDSHXjBMca/s4n+Fghgy8ELgvsX4oNFrqR
esCGhb2UFFjqryfvhtdH0e85v1bwjEZKQCmYdbTQesPHTENRMtmDm0gOHWLWbAcD1yr9HbAw8Q3F
meSpmE4IX+rTH+69GEuZmwwLpdpPCBVF6GQAyvm/sGDhXjpSsECvl8SpHT20BJWqiGimRklxfZUK
4zE7KbqyZ4HbRhTFaJabPLKIuZhXpY6px9FjHy0LxpTtkESz69/hw88pLvk2CqRwWsCCcWv/C22M
1d17X1z3Q3OhmGRIWk8RbXhSnjvrwZdsNDPHweqDT4YQtIVTYva7tFJ2izUK4idTjbIRXkQ6k4I0
N13NDRS/Hb3lGLG1FzUnRfjp9acGfe+Gxeo5NXe3OGqLhCrwpkb3ubfjhv9Pp82TsefNp1W+kia7
K1ub2WsT/Eca8xTM8Y1T7EJVqBOPSQw9NQDB0tCOGpouw2y2PlzuVqKeYkplebyUb2EtfIM03XEU
VGU3laJ0AlQGnm5xoVA33/Sme7APh5r89KvSu7PvDZoa+rTOV7g5CNXnqPC1hUUuRf7viqMk9pyN
epn0W29+U1JjYTzqEXrA30dXQZF1a/aLTM0/zwX/X7mBojmyQIIedJiRcNjLUVLWGDvWp9b62tTv
4rXOJ+A+XCEvdQuLHVTEtsGyyASsl/IANBuoxM1Ok4qw95LBus85W38KXxlXe1US6NGnZdnNzQAl
7H+31Z3NlAKWrsmev7zACZOvoOEBr/3Lg2oRvWIBlNqNE6olHBA69Qt9d2l7A7BRERjq+yPyzIBW
6gfqXGGs7vkt3mfYXv55wZ1emV31BABuNfYPYP6HKvoTKoCePcLZkpc/TPpLvTUJLqrLeGnNTCGS
9iBftjYJAf6XkGfaqjGWG+T/NujwQ9b5vXhC1zPfOC1Irl8YweWXa0y6cvFP3W4qaQlJ+LAIU60b
rDsYR98bYGWewCW+Xd0TT+3+EJEy2FN5xVzqR2XYrPvh9R4QifhtBN15F8rPylKZ810B2K04qGDs
x24cOyhym9gWpQr4+OU4Z59fN6/PVYzjPmJ0N/mQxbh43Wv/aPyhA38WNtl7kT8uWi0wNZMXYEWK
PqTUp9kQHXpQJpqAHiXXN6V8bk2WSCSolac3XoSlykrIbgE+xhVOOq/waiJQvz9hskdN1HAil1Iv
p1vdA6rohh9jWzcEiAIanJmFYbFgZrShja7uc+YcyfqiWxWKNM2vM+AZuFc2igisRvjS5mu5TrHm
RU076EDFMRj9bZemPaNpwrh9r9hs3sIqx3f5pcLks+SbdAXEvZKdEDFJIsEji1S4ufzMv+KKjaGZ
483+G5T5PNdnzpDFuIYk1G6aOusTEqYyrU18SvUusa3PeYTpgxY3Ybpo3mIjnvVRyUafduJxshaD
5abg7rzOLtqvSb3WjRHmxdFkcg3qg2a8tn0JKsBb6fyANiHviGAnG1O+RRiItiTxc968P+AJ73f5
0vv69kOSGE6TQFO4XRK4XQv38cnfC8AjH5HtwJglkw1WALKFsaS+yzAaJUNyJ/rwouD2v1hzJDRF
3OK/Youb4Z3R50mlIfiu6aefJABtzFFJIJWGFqVXh8RilFzOH3zgAkxwTIb5qDN8wtoMlw4cUwHt
lwASQPoFVggFErFSvmJWmgTd3PRiTsDiKpjGnYF84YhEmhYTrK6KXxONYQnoJvnnkXJ2Tk0LSY1X
BkgD/N9Y6nBmMmBd/Ov49iYK0haibxOKdXe5c2XLLao+4m2OPvjdGASj/mou4qD2OYgHdTPI5KW0
c0FgmSHgYHok8sPrRZ/yWeHdsfChO4i6b7WyhgUrXaahUB4+C0/p9VF0ss2zhUKKDitT7/ckkMhv
oVmTbSDwLPqQnT+yLVQ+O6qkKK+1sNomMXzyUZAvYeieQ/5hnvnIuvwKHQ6+tWZ43MDtnsxlHT3W
TSTY7ws+4H4ntF7icUbTMteDbNbVMXXanEKQHuqssGrzDBiWY0skdPfBbxqIsw/fbEqc2sUwxMpo
l1eogJtokO2cFRdeezB3U0NPqnEiLYSBGmie+IBUweQhylh1r5y/wrC4Xyad653ynxi2HbziHVWn
6clZi6vmYds6n9DmlPc8+bJeadFdjoXCy9QBxVb+DxEd4AIAsIfc5hqUoqOY10qWVBRlJn9u6CRM
eMNYZhyga3JdDKSvvQMzg3J2u1eLPFWQCm3ugSDmqnqY3flLoz5Y2QS8x8qgbxIyUtqibL78N1tY
vqYrTnWOv9SMBzCZnCYwAx6MOAW6QNo7mU4iPqAjlztpcd+C+sq+HsEFTpvDl5bSXZvWITWZSwrb
5XjbGH91v228HvVCQrkKwUkRGQLnbklHMMCqX3DuL5+gb/Hc8mO86hA+pDEEjkzk3of0BjHRNVBa
P1SpBOLA6JuMw4gRJ/0nLYSjLMhovSSlPO7rZbjLUJph0trNagQ/H8uRbMyidD+xc62HRiyeFi/G
rsPhycqygPdDjitMKwMoTH8lIjO/e0rE+Nve1x9sg0JzZWOW3m5yMK1JE6QAVY0ImhhRk6hQSEWw
oIU8r5Eftl/wHMdWdj/milPb8DOrU161OSuDhoIHGB2Q/I4kikaLvoUU3thjdE5EtNgV9jQJDS/A
+SGIcfo04ITS9X6WB4UpiFJgnOyfPX3c0tE7DXrh+YIo02d7/JQc0197q4FTa5U8QABPPDZrltHg
S4uopNHsshSI3k6djfqIvbGDkJiNy2HXb/UD2pyQ2qonVl3+xqIA5SSDxL6tFne/EOwG7YhJYcK1
v4/MNaanlk4a3bHzW+EeFCh7hifaWLZmOsnXa/WABDcAigSGNZJL+0vDXG2kJ7sC6xGhQ2euYTzh
cexHBYjpuFrVZQR9gczc08MZoubXBZaYQKXLTqyoECVOnW7i8pBL2KyRBGox6s/KgTPkipcuZbX3
oxLd9olED6j0Lgc/LlS+NfcgEYNHRVz3nvbfKRWnQ9LoczS5lN+L+qLRD5+5cFB+gUnZRIyKnz07
+GeCR9XQ+DUqZT0MkAGsRaXfAxvnI/N6qv+M/Qrmy6Ok07CTh3aQXXKQBpRJQ2q+67XgnHw+Ojv4
Mrru2KojOLJoKhkvkQF/3UbN2KhCAMqX7q7SEa+Rt5xAqq33ROHMnqSuTiPnLZfQEhSmRHss2lot
Ge0Myk3yPNSqRa3MThK4PH8c8L5+WWTTZeS8yY6OtuGqFynSRQAVb+C3aAkHXxnh3xkgrisX640i
z3svvYm0jSn7R75E4nXrmI/dEMJvxjEqG32FPbcDIC2sC9X5EKUUfk7e5LHHcp7d/kvuG5xEa1hN
L4djpK/x0ahyx46AIjbf/41R/NAyz4PUsEc8C30FlOGgD+KvVZ+XPGV5+zVVbxjoxqX4sLEC6mpO
FWLzrDuWu4VRMo1pO48lJV4PwazFu+byEBs+ZgzD9kW0hc32hBcX1y4PT3QfuIrThwXe4UxPB0Dk
8KvPgDwxc6u6UuJzVHZ6EhjykUSv/Yv/lvAyTgFCyzClZ8lm4VhLPAE9EL5ahri5XERjqXMZsH93
dCv4WOWho8/zERuY4N2qMexx2T1dqDfaPiaNbi5QN/TcxPvTZRiVmviVj9+sOb8J8Uq/D+jPjfGY
C+rdJU6myFGupdFrDysOxopxSyHDw7YV19BaesiUyRDzUZdyh4GIWtqcLAXuhC0g/JUWeInzNqO6
d7WiFwW8GVCS7R1xym/FSnXq0x3LtMrMu8ynk5VU9jxtNemJRlJBA3vCHPdJPOLnjZglJ1i+zfSq
KvOgtBrnifAiCiNM76mcvXeYupc/uc88tCPUVkLMkHklUAMs5XNHESz9AgLVB52gzZKEeCOIhKlc
5DB4Qa5jZ7Tw1rbCg3VPmwhzpcugfFTUf4bbsmr1UmQDo06l70I3XKr5W459IZo0px2dsi2eBQzk
J9zv8iR4Tt05qVoa8IqVQ7CJnMm4Uw/5PREaf4Qq3Wz78Mgv0fjNcBAtMFgkrxDKIAlOn5T+4guY
k9DqkIgOnS0HGdNCn8QPsy16wneLdsdQPgQfY22n/tF/fr4SR4xqYCGdUiVn/6yn62BRd5rqtLtX
wkCXTYeiTKJRboQn4K2Lc4cAb7u4jTuwM3W27jdakwmehL7wMaG/xzbK+QxvdgaJDEoY7gvk1d+A
Fx0CXj09e4zqJ68bkCl0u0fEHfdDJir1axMwyV0zMxTllDqAMnWH9EDioOw55pw5j+7reFu/Y0xs
CUAzfYsnWz/DQxgFAuSv0TUJOuSZphEzwH2P5ExV0sJk/CBSMh/W5l7YNQk0/g6ZtMKmSoeLi5zM
/G7HzDo2oh31dfbUdoNlOWZZtikHLz9WJeyAE9RL8o/vu1EHTw/5CUdWIJJRujRU7tCiuXk9dzru
eVO0j/jYDj22utiDf7r3YIJyf+hlzey3wrbWoEyMHste6cw7X2/0ezwsKoLq2SP4wPjxl/g53uOW
JSSZiLkqGfloo1PGYFL4WYVAgYV78uBPOVL+4djYqVtPn+Ih8vf6Kk3631Qrdlpo241iPC7D72fN
J+vqlJizdgU3hU8yVWda2t77VbXcRR4SV08qn4nZL20TBOeLc4tjrNmKIfvRUOY0EfFdOjlFdk4E
YuOJd+vHnRNoD5z+fDgCVUHLZecRATf2kt9TCAfctME4StoPmfu3hxVNgmDnBqppnzVM1+ehWu4U
KZl8XiZu9hbQ/QAjni/ANPCkDdWaYdoiDC5PoWrIJUcMaBXxVX/dXyVGp1dWF7P2ktVEVCglhpQg
vax3oLj2Ocou9NlrQ09lIUDQn7Co46krs458dI1xGnRXtiw1powC8A++C6cjqPi74/6AgNj+zYyH
etwjN4mF6AbiVHRbCL3t2ogm33h6/HpE0+VynB/ZrqWRmd8NZQMK7b+BVCL2RxGvdKPiFwPXfXtI
E8F4Hu0qPzUS18sH8SCiEEM3NyrtQEhCaMPXsGLs4JhS6m/zpyiGjaDqmZ5iUnYvasIfgoLvLw6j
4EFMuaiR6F7qws2/h36oyVKBre7/DvGS6iuX4msnX0u2cOFz+5c4cSZHUcICs0FkiNGJS2CpJOp7
35p+niJTj/GUhM9AuMq3SmTwYF8ZdeqyTSvtG+EY7LlN9IcSQaQePGhbFBX1uXWLXuq5J0kyW3tz
8GMFngdDoDNL0U0/snuH7FDEciFRtUKS941OMgwdrDgQmI8xGYF5xDreLr5zuW7uBvMEDl7kQuu4
/N9aDOk0Jrd3KfHleaQeoRRqmFftUNV81YtHQETqZSX+wbPMd3bd9EcXtxzU0jtAbrkVF+WHEGU3
JTTPq92RAsNiibVGdWDpTtM8iGokeNcFn8UttI5+I8GFPsOOOjEUAo4smdX6VVLJ/5TORKP4GEU3
CEqocrpsF7sZoIk1gSJ/+bbTKOlAVGdlD8KIsYyuTbtTDvbdoxGAf8m9Tn9mqy/miWCwMOhEd1ho
yS8o2xyz0DnfzwLIlHaCLXh7PmORAShwbMHnXGy3QNOKHarb+cC9TSAe5Cc581RgoMiolK+rUX0Y
or7n54S+Qp94uxsZGGXqxFJRIV9vlJLTgC8uYTIsZkFrerSNreqXQjxt/WmDJXBqTodiTS6hiB8y
/yLqC5tiKmvzPV5fYGTLia1or8+T1eYmhDGiHCefI/Q3Af/KP2dbuiXb8XdEeWx2vVnC9zRBrmXB
CskfLhS7yIhuTd8cbtSV7gFNWRrjTq7i5OU3RuEpJwQUJYL2HtzdT2my3Whbke7niaSUXpLVaikm
5A7b3qleHegPCnWRiKfohEieNHNlgpiKgGkyWqX/R0wUEjRkiXDeROVRMYgvX9GspUQroj8To3Me
M4kmIpVhiImv30//E+wun31lhBxLyM+doVj5ePfFQq+JYyWayKCmkoEkZCng/ogDc1kiBbPx753A
Ld/OiYxM9pBlG4aUYv5Kjww693nyvNZS5uoPkm2xTnqNKs64lg2xybH50SKAB47Nmj+qAn+h7YXu
b/nBuIUvBCg9kCtZ2tyDR4BZanXjgk9J5D8UQfv9RGC9Xx4SGjUd0OGHy9xSFLxZCpNfGgk6mcqU
52xD8o+2cdD+fCZSbJLiuMKGlKyJgtgPxAO49s3XOg4W3JZHXT1/yojz5HSdK7BXz0geac4cEYad
zP6+AEAjMljx+4qPJyMLI6yLVuazIcTR/DOZt42/57N6MZ/7fGjR0bjZu+F7JcYpbrSjxPEjine7
tN9KKxcmnsMSldOBGnh63GZN360aiskeodduIC4h+peKbrCzO3nV46M5GzlA5GV2HKHUaZz0CE/N
K+hWV/4abUF4Y3rtYPFs7lEc08YAHFGNLMU8ux/iJdfPSyYMIxeLcAQLzjgEGhT3fdTMYTXRK+Qz
eNsxZxH24pykx/BOymwv5FC2Z3Uq7r37RWSdYuw8W01Qm9Pzrp8oAoIjM8Hpz/bycgFASr3q9I65
CrxgGN1x/cOkfBBopRim4eLMiH/vG5SXy4z2uIwcMGEFJW/AQdrwx+geMxNvDp0zJHkDZV+eVHpU
ni1K4QytMmsIRh/fn6dpeg0prGwMqRcpnBYFp1iN2dGnOftxoAQWbawL8B9QiUGnYFnvQO5WRSdf
/a3X21daCqTalhEfKEj6OQvAd18l+jQ/g2Nfd7zr64aqt9J1m0OdZybt8/CbWO2dF1UxMj/qRPY4
l4xBDBoqx9hMigGHEyIjTgvKGuXdCd3yCBoqRkWoUb8nA8laFsVsqugu3iA7b3UH18QhvuTlvtPh
TTwReRahk2xfYu0lTO3U1lQ4dOJsUBQHDmoCONeec1cGe+5kq/51J7HJKS3mrFadghsZNSVvVxyY
1ygz9tUpCgLliwqoTxc7ZdOoG5aB3byaH90HGay0eKFc6YwnbY85s4GpD37NSQDBRi6qD63rABqz
3fmZf/29X8FyCrvn8E1DKQsOesIJCWy49xXRd2XNOUihLCV+vFKe0vfLHfO2asgPI82Q3Cztwtly
H5LYP3nTpCO4+psgZZz67rRatig7bKsLBJPljeTpgd0ZpWoGt7v5RRdi9XHEEFM35qj9VtTgj042
Vst1g1/d/hhDAfOOfDXb7PX9uV0AHMqYYVkeEIFGYOBjGKWs+q6P+TI/z/ygLzN7j9eEMQpuxvxr
7YEkuUmcfdywsezZeWhFHlpsUAvN0m8ItlyY6rHoA7vc3t2pTFpSoqrE6lS04BlFh8CyQA74MUjg
Iap2I3l8ri6phfymTXgVsdLVH9JKVymVSXS5CB5JEbgrVEbza9dB0ZDQA3iXwL6QFek02u8LbGV4
lscq7BQ4hbo5X3KXsHuCqbcGiBvRAIbDsFIEvEIXBxXmjPS1WMyx/lYJwN9lZs4b+kxWXP77XOKM
MLSGmaAJq/A3OjeA0yxFUrlpj2aWZUNhvYzxYoqb7lrSFSvaxG3vRuw7WRdJUN8usnEX/ThAmvS1
PHVM8qBNQAW+94ZskVUyiQgyB0jzKZ1zHPE9au2osUltDTF4uNQnUGJnMp54ULcNQs1P/fPgK4Fd
WruerR7LZ2hpp08rjgtIRLzBtn2hrF+fXnoAHDvBZLAZajR9mgxN8rz1prGSrUUsk7sQNIX3OXic
n1ohHqUvzm6WFJJBzlkwrWQrw+VjemFrvfeoywNZTONLgTHF6vP4BeyWnO9tczYppUyX6NRTaJfE
na4MGGFUcdrzgBxh8eKoxE22+sJ6Iw1FMiIbu0TXTiJG/j8ZOSoZaOyC1S4eDi/F1b2IZiQMDaYo
Ncdjwr2P2fJJSAqv/gRuN+DGutaei4tPlenRPwFcFLw7ruRGM9S9ti583IJpzE0XVs/9plxJox8X
cdH1DXbT0ZxdWnEqy+deWv7PViplksr7T76FTq5bnlvkFG8cYfk/ygvOVH9K/8ssHKeIBkc6oxMr
zn6HOplfM8bIcquIJSBLPg+DRrhMfRPCW8bvjYy6HfcuA9QCzdi+4eTDeYLbyGApe6tjW3U4sLbR
3A5+YNppnudQoMsqPwNKXv33ZJPhtNN0BmrRdosVSO+OnZACjH1DiYVeOqL/9OMc/9kSRzk8tbyd
mZ4pTCYKg/jF6llWhM3alOALtTETD01o7eWSFu/dDZ/ymVW3FRuANfbKaO+JNKTutncaEfcrvMj/
KnQG7sSTgaf4900SlG76hZxrJx7OygfdUY/FJzoViVZ9R2+dBcQaOjbaOPSH9QfbpbwfavR7IcYt
TKvr5og/SMwrenLtXb1QSlV/id4HDFSPYp+edu42nxstwJp8pn4unRTS6iOXh9CC0bw7Z4WN0ia9
GDY7AqYzIQH7aLcDIcLJyGEwmCzE+EhnH0w2gaFUfcYSh0zMza8t/Fwp0d15Vl8j9n8+bqwwJDx+
q7vf1E5hfU1JHkpoItfX8VK+Mk5pix45C2gMB1sJLlLr6HIWrM3xxEvXF3cGhEbExVahLHvGt1ay
yLWE0XVas84fu42+t2OhamTg1EQUblp1eH2624D8neRkdzokt2o/IkSROpJFKfSmQmpsKMHxcnZH
sXMTgGF94cflfeQaKO5JvLLmhxKhibPU5+PIZS0wZ7k5iWSIzz1Ugdb96zKltHebu08Ibipi4rj4
kYe+5M/l/lgtoxU0IsAo8f3B79SG/VEb8qziWKepA/7QeWY+ZRw5LFndVTPA+UwmlBGrokFP6G4n
g6EpfPGmfkud8HNiMWsel5loteK8kDa3YUnz2pMG4Ai/NK4iPdBw985LIE1cl4IANuUnZE7EOIbh
LrPr2i+COhJZPxFJs/VUrShR015EdFcJnobN0CS/TvK05Kmt/ObtqOavFR/IBw6J6GS1BghpB1Co
hro90yAIKNkUB5MoGJL5n+PwreTqCiveB6rZc7WZobTeeSqqsi4hKWNIulAqeBb+teB1/nS7BB13
V/EUvICsLxV1/bbfIYGm/kVuxYp8J/Z7bfPwgjoKYId/VS1DBPXwWxlxmIgPC0v7RrloHs6rLXam
d9U7QF1zWaL3Zdrv6x0WtSGRcr/pGwAD0LybH6Oz5VQm0xQHVcL94dlPDTa7eoAS2W6s01DFgEMs
8Edj175Yk934yuS6zj4JTer2P1EgMeKHTmvhWS1Y8H74MO9x8zaY1Ua5ydJJZVkN+mEay+b2jqzM
++PIigpstM7auKgxem8+p94tgMFeZVx+cqyOoUl/3Ta6YZsgovchg4TDSJdJoRa6CnFYk/1ojJ4e
741JFddrQniwaDfxgFL6pr5jNHEoeHGi6ZAA8F7PT/XLm/fGQdrvCIBYRXJBrP8jewPNi5MLopWf
psw/XzlYylSyjP5DXyNbRVwFRpUHlt7Fb07pYGd1HC5gccqV5bflBaQ3Nm2G16pqebkVkhhl/CDd
keyWsEZATNllQ7o8Y48wWFy32yxHln2DIDn5jImmCzOVZDyQDnbtKX6SWykO+q65mm9QygDmGg4J
vJehXNci0m9vpXfFlnMKZBrFDyRXo6Qk+ejaiWl7nBuYdZAno8AZTXZyP6GkPtkR1oIUi/jiGXwq
mx3vkBJ7sEUkmKKwfr3MWzttVab1gVCe+e4POM7OSUeyssz6Oi/lZDRyF44hIZtyE1oLL01WNMVS
EwxloZMiZVuD/OW08uG7i7RDHz7ub09oQROWz8rNK9cmS1UigcazTuKlqUZqjCIabVe+Xl+dGSVr
i6dsIErdJ6plP8gXfM0TwyiAyVqipKImkA0s78HHWDXnIbJPx1FreOBzvtJY0EK6ABNJNcvjcy2P
Nl75p4J7uSEBF62V+k9hbfLD3uVZ9zpAFZ9U9x37VSG7Mz2HpTZRauIRvhQ7BLkISm00Y5p90Zc7
jA2XgUnVyuk1F9ikiRojJzROF3q0Swmwwp1WsHEDfzy4TSjT1PIHUTR0qDLyE7MoyMi0nz+sKKBP
4f5dFOz0HxsWlTyq16b/ufhwf1/rcIjYZpqcEFr+q069n1AVk+lFPZqiRzPzRVAO/4m+j3XR/s7e
1Fuu2QQxTHAS52tHyvaZQ5YCkF08uMJJg+4ofLl70I+Ikc0d2BgxQtFoLxrEI1TuRUFOGJhSOFly
vQaGIqj3gbSw/LomvAeOSxGhMt/zKanrqlXcWnBWRfPIn66QIn6H7Hi1YwR4iH11U58qFPBYnI4A
r+akFoBTbSb9DXVqS6zcW/pXI0VVuGxFpiAyGILl/wBse9wzcLw1f2y7C8pCm/03fWTiiZFIA+Wu
T4r/qzWZbB5BWnhRWPmoUgqLhsxpxwUFFiXvQaeS83JQDc3ExGn9XtpAE5xGszdyHwVXncjBaCpt
bMOY5DMbKl9mBiZmUnFXYofxU8sq9PfUsXe/TBnnxAsY4SkRcH7vHczWc+1HYF34FtZ5E3PsYf/R
zSSHYPkV0ug5TIXSwCTVxMoGWQj01anAJKEvu0cVclhDdzVSL8XTU3tDRH3qzx7zarZeZQHPQldh
NgNSIuTRGoPNAxwzd/Hir3MCzjDeVj6SoeBpj93ys29lkgy8p+Rv7+kje0LGXlpP3Vl5Vbmhgjml
pzKLBhgOsds6l8/Ydh2L+lzAFBkkO5ZGpVdIUu3v3RLUlmLPI1FgNhFhdLk48pJlxUCjYiYdp1KM
aw7miWaV+Bmiy4mX9vnamcPR+7z1UOYwCxVDxddF0hHSEhfX7+rKvu19BpFv72JXen+pL2PZ0G5m
96USZ8yZsW/H4cNnnyAa/v3e0jkDIhvKvNx/vz7aXJ4YKUfpn5SNEzyyPi/cKURFDWcpBVSzNiWN
k5s1VAVB0ldISrsmmvXaaAP8qvNYFDj1+1nvTTjYcAx+EAGzWWB66M++4CG943aiXdL87SotLf9x
e2XTdUP3sBfk51qZLv/nIwk9vm6HbL5BALrWXprYMirZJLs1WC8JgP3a6+xMJ2a4Aw8z/65Eum7F
xPpkGl2CD3BwLJfv+z8GkjfkQZleU51qL5pgfbgF2rMMYnGUSDy8FhtDPMBMP026hHppEzHqlwU2
TJ1Y/HcijI1QgUPViF2dYbqc7250ox10NgVjA5y9UXHWCtVSDmytyKwmDKSYRt+sK4WM58yklV5R
0w3lbNSBjm1wCQ7wbfDG/Xte+TmxRaBShmXRQg5dquAR/ynURetpDAN7DuHHGw/gdNQS8afKdzWS
dQPfR9MEV2fbkD0QDrDN8veIJs2hnyUdnZB7f9yfAc6weVv1a36Oqcn9Q5TJe8LfAiUgBM32AMNw
lWVitqUXHz82/nNsFlDIZszyIIuD5OFuVsG9ydNNsPK3c5Zlu2vJrbnmXo0LjLQrQ6BbqMd4UqwH
n7j98RIWvOE5e0c7MtN3+bYPYYRwzMhg86wc3bXeo8GHGzDXVYVL/oPUwqLgtyiGwEYaXePJeAq1
J28p/vt5zo2jeCpIvP2MOfZyfkJ10oPgOZxXZ7+ojculWiyweZzfpXws93hq935I4wmE/oLIFHtv
Erh1wDYtKlASeMsDUllSSFYvJzydZnk1jkHJFCyvrBXdtgIyYkrkGZ2i+ysteRkJw9WAtql8KLeW
AxhUOmDFLByBQ3dX5ZkPDfB1wS9/AiL6MVjNwBqdTnsJBSJQZ5PVIflzwp3qKl0qfWUkiTurQlMo
TF5ThUikTJ5B5MzYbH5tsa3LY+qdcZe3gij3/Xfj5olfeVqe55nepiLiEWZcE+UqT5CEFVcC26AQ
S4XwODW2Nh9UWgKRhPqLUFKFTAgZ9Sxyt8KHwCNXcdYFPitrlRP3DaU73WxX9ezUHA5B26QS4juU
o6+J0D3L7JjKrl1vWfWarX30coIcE5rK0q5IQP8GrFMR7b8ws0eY3n8a4gdi8SquG+hvQUu32JKa
5DLF4KWDfaZmZtKdntJ0lVT0E5+WW0PQn/Fozo5WQEl0QJYRkMbaumAaJWwF7+jIxwdAA7jXVqZ1
b9k8RiL+U+Lw8hxAyCc5WYaWB4XuhM4IBou1IWvCDEm+tCaX+/emZ7BXJcxc7dvaOzbGXr8E/m/q
KxOVu8VZ9/SlsarcjElJHag9U6HcMxvPgko7OfuGvsVsnjxSPiDNNzZ567BBYC6LZT0O7OILxIdx
qgxZ24lQRxfDQZvlcmAuwqwDu+FIcvhaHUBPFTApnPd5UuCQD0gqhFSo3nHgv0MHJGXZfPfsPX0r
8DY5z/iIu/YpbLxCLAusV1dyC++qJk4HzbDatGxnF+mcIOuWC9NFleLeADh6+tPaZwHAG24b3con
L/Iyfpe6xosk0ebC0X5M+zxpcOb4rEhL1RTyOD3Lv5t2jTu9dloNTog/ySR/FEulDthf1sRNaHT4
hi/lEPaecu1RrtZXmgGrWcAngzfEKbhHb7+nHGxqoSeZvPpLdDNA5gmwB5DnVeZ1VmxPK7CRMXjI
A7Sz5ljDMuPDwLPZ2CUHydZuUewmEv61Z/VrMC3xhX2NXrN2fYfe+H+m08JEWSrpXduYyQwH3jz9
ojmlYJCO0PAN+GFiaG4vZzrTygK0qYIZtlAnvrPWQC7ObtQQ/9Ag+epJioMdLkDvxywLLae8MMeX
S9HQEvI3sf0VZ3pZlHOWNT9KNeXiiws2/hGARZMWdza2VUaVXKsUwH1kBZDNyqtgJ/c3KkPVfiMZ
Yzvq5xdw0khli5mQS5abOzpNyoct1eNtXjgVfA0poXyvtbV9cixE6SMLlGW4ifAMP+cmNcZHLxU4
GGGs/+Lfkua1YAcknqJI1OTNpC/tcKiWN+PUiVvrSPkzqkzr1VgFdrojplC5x190C9qcAhV0ypIa
OPaBxAzq1KW6M+4lWF5oX6mb35qYTSb0agaGbhnsRRTiIM8swVVK6fa2nuLY0ziRsbH5PWN5fWId
GDUhRfs2M0l+m5XdsPkqKKX2aoR/cOoICjjTiq2PTFlGClgbzZ0Ne5ZDbpj33Ag04JKbYB3HMq2s
9AtSaTgRutsvFSdWOPvrSGCaEfjf8mMrPtAA5QiGFhUHQ0BJGr8mk7BQZCx+vEcdV7JviS9evvoI
rsp9X9kE2xt2KK1WVcaua+p1xUyG1Q7W+qzqvmM/Bi+p8CHcuTL4ps+FcSMKNtl/4zLOkk4Qu6Gu
nZGFVzjgyoZ6x/RvKg1dT726gsoKxpZcagSxoh2hcWKqCia0w9KbzA/8IlMoWVBoXmexdHhzcV2I
QaATM5oi0Tp7LWaCc0NUi7eCD/7SBgxSaE1lbRcGInYqq2o0pIItal8nicK0v2DVfvy9w9M6j1/w
S1NAm6FuHVuP/jWa4Yld9foZjnJaHDSXyH0xtpFrGLSsRItwig6OM6P2+2cnu5CSptqmgz/92kiV
LHNSkEbJxhRAOECLjmdePykeY+553Ma8d05fOS50IflZrKtiG3hplXcMn8klyzSRpUqaMt5sYkXn
VtpT1ebl4ZXKnG9TRg3pBS1HJO/OOjVjDuZm3RdhlASEhiqWcEd4lR3X3Kr82H5QS3riRVQu2AKH
QVWlXC+7P+dTcNLlo6EW7IemZgac/U4Uj9N016uCILR3b7Fzq9KkQXp1DE5nWSHJwRs8qk0O9tU0
yrqyco4UE34RDqdkp0agUGilwvFb9vEHT3nXh1y+F3UqjUMyjNECC4fFxBl/ibHSTBrYM4cSccUg
DdzkxPJiOGsm0bSbc1zDcLctjxIIIc2uFoTVjV/U8KJxZifSvdOIy4Hvwy29pRXuBQ7Q4p02cYVo
4yYDdnZBjFTSe5V3RPOWCmUGTxtm2QcSbNc1EkicYk0IQ2HiavwTBfuleSzckfgvMNGQrYbdtYwI
3l19JrrKxegb5BjnayIzUrKx9MWOBTGp0afK1FTtFCqC+O7Ad55YNNT0BXf15FkoA7ry16j2ul04
OmljihUwDhLhjBatZbhBmUiNTTBNc2zeIcfwVxI6qxX4lPr+k2FbP/k5Q16LQsqQprpwPPPraMFj
Kw9P9pF+vsiv8BU7FCjF8jGyQjvvq7RSnvkXKUs2Fj1UhFQ5FyXVkYCAFuk5UdUz2w1Ib1hRH2xG
RB+UpM+6+m+HIfZad0XPJOsJ+CEEpLvWltzvrR6fszxrRz2SFrtK8eWXC+um+pc5+GJJfH+Nq7fi
3WrmsHXz804FJckxYfYAqv0FIwzXkjcPEEHolvSDXYfxIvy4ugkZbwrqUu+6pJNkWCs+9CrrgW3+
PaOQUOJfwPHZQU8pej17ps0v2kVGpC02eP4/zBG0Wq7CKTbTuU2kS4XnQvjpj8n62k4p6drrwoE4
sHMC2hGizTrrLdRM9vDetRQ5SovId3vhQbVQfGzFawGP/CJoDk7wMt82NAA4v4cAa+LGeAcYEakF
xEpyN39gtfoxpcTTovdE/+liV+aEak2I4/FrXM7W345hSEZMSaMzY5+npupIOCVQA6gnb0STIIjb
F9kno2+JpuA/iDc8jQ0kU4gCoEO2IeOsHL4pUvmK9Ekn8hA8EENNo42MVnILjZvwMyxla2yu/5pO
CyJNzlYO0/8K9EEsyYTh6CGCagFSU+GkDR215AsSbS8iaTlI8BvuJfCbS0FqwQRVyHI6og0ec8Ei
Krt4aPwR9VFhs95gN9E4ayvqDLGtDZ8ulkLy3OH4+WcKt9gx+rNFPmKYEcsexo7FSKdPmsbo87Tq
weOfu/AZ5+AEvrZlvEc7wDzdyPgj1f39EIwIOySS4/i5Rqp50L2emJN53QB4gTYFG98P/CubZKiN
5GoJL2gHAX0YJfRvDJ4dLh1wXvftwG1h9lyQsIYP/eCR0gES4dw2cbT9OKxo+KRipkv+8x+cViK8
As1fAyj4w0p16Eraf/sbNK1FC8l9SFVfo01KbNZLZZH8FArwqEgt3Nmo3wQEutw2IhcqAzSI+nwb
3PaNb+iSr/Xs9P+fEXTy1MM3UsHPLsPxEXfNHaFWF45T2p9FsN8O0+j3BaKd7jgPkf7EidRVMVXN
yOU+EMscRRsk47EulLuI6GApNPU2VWmrVeazDGSudXGBhomOuXX1Aevs8HbSCNXU/Rjy2+FLeozg
Pt1ZavSS9IhPav+z7mReyx0UuH+B8sDDSxO8ICLLXv+HtpSXzFEXf4qiUApssyCposy2On7zqVzb
USHk7gNnpsPXSQ/Sm+VBJ2tZcMvcXwRMGo+m1SdYin1ooyOXkqKZp+SYF0bBwiGE9EJqKWSvMTHN
vOiOLeGo1O5tJ77p71uKXP3SRHv5vG1lEm+67XpnQw7gKpWQi+cDcwO6Mal4cI1tA1kumJt/6Q6o
wKsFx23kaFHDxrffJyb/Xhy9jLcP7WMdNVK7GohG/4Dc2a930LyBT4KW5N1OnrlGTsfqUzR6+44v
qEOcDX9E2YHwvZqFH9dpw6sQkh4B1ddZQJAigUGd5MkfYnO9lysbfpc3//9KHHAUq7/eP/zaSQOL
MsOLffldyCav6dNP0Psi1omCWv+hpuA7KU2s9NkXWZg9PU937pN0g7y1xyJcvrMMrbmhTKmu3tAE
3OG7Ep7zJSmM+TqDvW+KwNIEJShBplI3OVJDJXM8DNX6XkQrfKDkFNVNBsDxXEtqNeA49wGsiFf9
PBS3SCmO3F8OJmm+dqgyEGAiRVs9efeNf7Trd2yAO9Qe83FxAOfUxrXhA/lFoGFHS32oU75v7936
g+FJDJaLRFKTSQtrwTJkPMqHjTQxZSwhcF4E2M2QQFedJ3zjjV4Vle4ti1Vt4ROjhwpwppf7JUlD
eq+VXHfvAAKZ0hWcgz2OBS/U9lzQPQ3WWVtQcPqfs22dxV68AJep7zIDXCJLl+ETB64qHHOmEbYF
dQcLKzHTNQ4OZxE+lAhPHmCauQ6F+MjDmPJqQ7hG399gFqjPOW2Da/5st2XtXI2ndIZgfwtAYJGk
q/YJi7LKocvxzdaxmnCLVq7OZk4Ub4iE7iVVw1iCJwBfC6bOUjkNICSA7t1asjJdBILeHmT+NTnD
ybNBQS49nI+VuKqoiO8o3El2w1jwpca9oGLxz3tlU76KJLZuSvVk/EI0jUs1C5r/WKsJ8JFJkRld
JS7jp6nwQjcgM++KtuqTvVi638FE7QFcOg5c79scmgkyiZjq3MednsUhBeZwdyHGZUg2UrFyOeJ4
yXAjxRW+BPcGbykXRFvk0EDpLdMrt5IXos0nPzTuytZk1K1wIXdkAcDv1wivIeIfRsqNh3EzGSML
khzXVg5Ve2kJVQv6zZxXdVeAE/JLi9KXu6UeNWuvyzmic9ValYQpcBznoRzrBSo3/ATzBTpB0YOs
OZmkMZR8rJDmoqVv4pb7Bahs13f1SqTP2tNxSQMeRzQDQi5B1YQ4sia1SUxQX0KhqsayNwb2yIqD
k8AEOimEW74hWN3A3fiBPyT2hT12eeOMQdJIDkMqt9QcXVzRrzXZXi5glTPMDIAp5sqCLdfICj3d
Cmv26FMyI04KkRxk/yMvAfx+vcgEsSjmAXnGUxgf249+5jwZjMDeMK7yUJV4cOr0baw69uX2t97x
itWAoA2gboC7TEL5bysvH3DhefU3Go1OZ5dwXuu/7lYfIOzQ9KYMGPQquCZAGkQLtgOX2CWYe04u
sv89Bfsk92ULz4JuBa7gc4umG7CFdWYlqd4BFt6Ip5WOCYszcJrSg/71NqXozHJEa0quRyih9yAl
FZY3xIFkgdwO72ZwbrjOckLPC+CmIIP+4M4LUaBCZxGTCrVKZW8qMcrIRvIJCN20+WNTYKOfVz/c
FSd/DplT5Za6ned1BWApwO9LnLAeEiUL9ZAKpiC/GSnDOMthVwdKrWbVaw8HAb1pf50DQtfjqeB1
LWPKrBfIfcuPLgQs5Kwa9rKG/qqJfqBiyG4R9Lj/5tM3MyZZTTQmjr2CgHieR2K1xgLFP8j0jIS3
UmvqG8L4d+kidIyHWeK1lS63yc+Hjbuwe7yqH7vc4/EgJYsOwKmaZymqa1T+aAl9oPRiLeUCXt8g
SlsRs9s0Zy5uf6TmD5J/XkbsJJ/Wg9Ldv2nm+NCUal7DBrcH3yE58/DHxmYPL5IX/yv7uXvI5ikQ
2wHsOpFwWsE4qbhioQZfKQTWUC3YCHacCZZrRHrAehnWhMEspaWHJnStBbInUho9YkyDEQ1E6y9j
xGNUHb+SGkXW3NNwbkr16oLKy1AjFzal0THPnebsdaCXpqxi6tfKn2GEzZmcMLvPyw8ns+leEYQ7
561xXQFywAk3CgDhwoonIvkURRDyJ34clL5FM1P9Tr5Wppykji18LSPOkiCUQ40+6xIdQ2B6TqXS
YMaLl+wCdLQRXzTne8U3Uat3AC2kNTlK7GOBxrp5fC8St+ax9qum4ZRFzgv97lsaPtmMK0q5cOTJ
LKQbN/Cth3c/vBgJovGsOd4cSrDO0F7dJHDeg+OL4BTxM8+hMryEPX0tqodq69+ywpoCl2yYkxre
HG6KaTOxzShVBHI0uuzxvq3Qqppx8MRJRXxOukA6xAzuEi2Wvs/JuJ9yKiPniPKSwgvp14XOfpyA
6af/ay2PMw2Kcy/6JdlEfj4Y/sHWCkjdI4/4kqUs+ozGyINNJVCvFGf0j7CI0O1gOzudk3zm7Lbc
SXs4LkmTlzWnC93PWuNI/ZNbrycnn7GpBeOk7SNjTBvueG5HhIUVHHtiG7AKbKElZhDLNwJSZ2pU
QfW3TM6u5Yn4pIlRT6CjMCHM695aAuOzt/HQkoiNRtfM2cm2O80d7r3aj3fyDtntKBbMK4osyIje
sRaqhor7wEfNpZxX1OcqF325OHGP2LfJaNqZ35N1YXxDDYi2+i7SLzF8AlaVDGpJpLfj71SORs8J
z0gnl2x6U1UoOqo8EeUyM5ug+aK/OKRNQpJ9nbV1/Z0RAepapofQ1hknrvtq3YPC25nhv4Xs2sQg
qw4JK3q4sHUtOJ7/1J6Zfoj88GE6GKFcC6EmhuhSjSWkiDVOoYQ+p/gR9mGwMb0mmDIifIx96Zog
b/NRa1/QA+coWkfSs2mUXOWWpFM1gVazDaU4ni/caKdKZTtFR9QBgQY+U0s6VP9tXD/QIhvgSHhu
0CLu+m+OPaWti0N0DEKKNl7eWuOANzbDuNYViFK4wqypmv6d3mje21jUj1EExKvrOlxy9SDo28cK
Ln2mc4sRxhksK3m5B9iMCr2A8JWwU/2CH8L4B0Ts6sBaDEj03VQVePwyiWxX/d7fcNsg4cpQXSl6
cSwBosKUTd6zfjNgXOR16acHsohxXLkXUMWRyZ4/sVIKM3qjyEV5myj9S9ST2UM4K5q1iwNiZ5Lr
39sMUE1/X1Y8z6m93Ps5plRS9qux0oK9tt5dIpx0I7XJJRGA5kwTczJl6pujhC2+i6tfD/XC7KFl
m62Lb/Qj3D0gq56xmLER60Pg12ytwlHqPiSg4IeV4tWLHvgwAXDOq8GndD3fOSuMRp+/rImt8RP9
NwcgLR6MBuSXr6ONAFp2tRU/g3z6PAC8HKDlrauLLXiUq7OlzcLXdoqNMspcpN54LwuKYWupofrC
PYCaylqzvpQGbLYdXdF8OX25RvrJuh4PItEWlTLwx/gt10eKsbk2lCQMG8asID596glydxlj4YSa
5+koYFIIgloQiM19XjQ2A0u8A28CIN2KKDnWTNnDBJTW+AzYdvVNpOLRQ4hMvGo57Do1NvLkVe/C
2XfUYAUtllTiSFoZOGLUv70I9QxLNpNB+Kpel2m+yqMifNOm2Bbq+ano8Ne+Vvg7qi12Pe2t5E3V
1pR2ng67ML/YGVYwGyf+5z/TsWmeviETYE+2MNL1kUOjOMuzNfpiKySjNpCI4eXDhphUzDupn7dH
en7eAfROOPbh3cSC1Z7+B49BY+lmXoGLXirIQP4wfOoH64oKfMxUMhwYcpP/Q30Xn1+YUM/5Uejp
fMooGISuWKRbkaJr8iKobGvJcMGxM40epZPF9Dyqt01d9erS+EGFIEcK45YsP28GmTJ7cb/6Ew7o
KgywANfZbY/Ki55+RzSlgMmHsB7JDiBLRv+jgC2aWOht0MhFXrBZ1xn0b7mT8nJLRE7O0qGeQ3Cw
LGV+JOQxfeUG/OAaLPRzcV7aM0hn92Egl9lL6nSMNZYVch32o6aPyivWek8x5kMpKyaF16xuXZXF
rvJ9y4oSXm0BThoVPcAMEwxsHoQ7CwIWRn/73cjobJIQrUAaiqt9pWvNVlB3tdvGuRhuQ+/GGN55
x8g1vqS4wGcQocOyhE9Sj+NHu+ZncyZOLWcqvjUfjdoy5KqCsCwUD2qLqLSKv5H/ksShr7BWY1zD
8bm0cDebTy/VqbQ3ioaaWg8O9cQkWpOmIcXPHt9XdLeOIpYYcyiXAYtkOpZm0N2FG+dKsIYQfM3M
nAY3by3ZwUNiv4MDUyEiOo7WQ4EuhyUOQmUE4sb1KR6Yrx3VHkNj938GwAZGIMhcpHaCa98IMn7i
BGwScukqPHuqR+5gnDA2ukJkaG8XcR3HSQNoMnHck2ga/jXMiHyBovlVGURze4mHIMUOm6OFwctv
g+nvbOVCjRXJUEy0uDDP49AdOodxIOBpE0QK+jpWj19ggJGOE85XqFoug4FookTnfq58m0lQDv7N
YnXRC00Sphno/y8RCwyht8rLg1T/2DBxKovrdgETOVVoPXUPQbkFEH33DbOHtp6V3BRMGIrVlNlM
sjvUGDdeZ7mtJ3m3B2BHiTLX1mZa3XB3MOBcb2cSp3JDjWjPbbElC5Tm9OEMlB4jVccn79v2ubRZ
MKqFqyF8nnSrfV+Urq4qWTGMoqnNJ/c2PjkPP9q0YCF7kg6vORWQcfzULbV7q+NmmQyGDfZa5lMI
VxZaQKada/hUiWGIUIKFhGMBeF3LCtffQmwGWYA1udRr47IZO7CrqsoaYEB6z/IAel2lCMllVr/W
3XsRIY5lWHRvdRYuNv1rL3efBiw65qvkiacTbs3ypxQ5KDfJoHUCuJp1A6K128MIPst4Woyij6Wa
cCHzv5oMO+v/NcYSoMtfvi5XMfJwQTaK7HwBQ7S/AWyImt2y3x4dF2gnvnZtsLDenyTRJgYbW6vz
JjoqODbBVLGJDbKP7DtoJqY4pi6mweftIf/fg1/uUq8IYevYdCDJRNP0U6iMGVsrAT5TjlVk16Zz
N46y2l4jE42TG5YC9G/fx7nYzyR9kLN3Bd8Rs1GOIeMCSILO5y8yncn6MOEFVEsgUfeffsFDuS6b
LR2quoIX2mG15+cF5T07x8sD1swVF9nnoSa18aNyPk0IGhq9EQoMlxdcVRhM6JhhtaDoV1mJZQUf
Gno2hqutIAGLTvdozSypmqYQWP/oAvJpX8fUqdJLBJVgniGk5jO+BUya4WNFGHYugOLrvJoeoxR0
2eZooEB169yrKqwHiJawKVM971IRgFAphfW05t3f4vu8vBrgcICBsN0l8WzOaQDbao/IjtylxT0O
rjReQtrUEpcpjFYbl3h7JUkve86D2sxBY4XhCFyEzp6o6xoJDIax+49no+1KuCJjL801QqztkNOi
vuUpcxwzX0sVzQI7x9zQwzkivmE8374o4gCx464u5epTXyzGQj6F+v4AhbieW228lmIkUYKcNTvH
tq1EoMWauxOzyl2NsCcHn7rh7qRoKvjunkkWEJBNeo39pprP7EpkApsWjsh2RefF1LgGuDX8Mzxu
cSayOU0PASheIWt2nVbSWCQqQpnWM5rqwnMSjoyU7xkhyfniIC8r0jMya753GzGheDAoyPt2HpYG
aIMQoFSI/MVzo3LKO4sN/Kz7BoftlVB2xcpR3VkF1bsh8dRFddoD7/CCAM2YvXrmjQjELmd/xCFo
5WWyS9OE8h3ZYLXjNIU3gKZuvK1StKBYAZePdqdnnsYxAxCJvOhA4fW4SDv3bD+gvZV0LAxu2XxI
cIGoOVbbWtK+xY2BfJOMl3MV8kXSTdc7HXbbI0khy3nlTOO6ID2yP7JVxqNa4f7/vL7sYRBAPXQC
TRgQX3ZRKlwmGFhQASWPEKqVSh3osO6MiYRp9oQbWb5e9DQCTWZkmYW41JqCJr97bQbTagNVSoXV
XlmmEp6iCrDFaXDB9UOONxaJJsbHwS6sLymNg377/pcXKuKLcmot8OKf7Ti3liodGj6XSaNJcSi/
1hnxbsK7UG5EB+1Xea/I35ty8aTTtRQrklf/5pKUqx1lB5m29EsqFyJZ4MGV1iN3GeqZnQK2KDUm
Q1S+rfhpmRxnskObMwWTVGCfs2BPDLht2xbYKB+VG/J1KMz0G7aotiQqzdCx+eCJR/6BrjVSTEul
i3fyk51hKHZtlaoGUSamJ1X9d5DILWIW5cBLfHNulELxpe6wy1qP6gFvF3V2rVJ5ZtTIY96Z1BNp
eZTTA1Dl4YJEY8aHbGN0mmJ+TlEZ5JB+ZAwTVwdwQUd3xPI+zQdpNpqvFzf+862ZI9KITQElJzO7
o3fI/k19U9RhQl26CXKqfQ/J9ZxGJaOZjDKRUKJgQBJikXTyTu9yza1OOpt/7vV2h4X5nCRWx4AQ
wPQs0poIWzd0bDke26NNbzBfX9kMH4/kFeQ4zN8g5eywvDGFCRlTHKytptysi8I9dgfh9F0oCbuC
NKQe+j1QM3ZPK5T/oIlTlJIf6hGWAMFuHyT8xnAdnn9uj7jih6VBCpdNQJB5hxNHQV2D3qNNGSBP
4CmguBc+vvufBi6F2jYKXWYNDd5BuqMRVduWeZ0jjXwW0loGatZ3TOwNYScHVdid8hsMo4NNAlj+
jg+Lku1Jiaiu3AWf3/iKHl8sj++qF4exqQqjbTcaBwloiS02rkqYNWBiZRfnqVQAmXITtrDu3LGu
YxNdAIPUnDahatMNkWF1DQsi8V9aInfseRa8Lr1Qg7jjFs+YPj/X7qkixC3/Bw3OXuo8MjdMv9he
j8eGI8L+Lswob47VgA142yR4430zBDvzLe+GazYqlHvRSIfEUDPVi+WY/x2YI1zKtXcrIDjCZMwP
YVbBdz0PWPUR2zjSFkXwlzmuOTMM/scY5J0ZP+Ipw/Z8diN3YXK9mTp9wQ6LNX4kXQVF7LwZTz0w
SDVSDaVHnCWmGdQb3+OqsYyYQ0hNSP9AvUDrt4DBIykL/9df6JdcbTN7es7HY+WBcnbE5y5lj9Na
m+NdhRLskyO1x+Cd6dnirz6Ok8/xsZu3JYIBmI3nEo3FkwHHPgo1llKfZDMUhjMiTj0vl5znUETU
nYJh8P1kDfb9cl4cXP6ROKjXwq9kzAyO2Ry0kZCk0Nu/8lLz06z8Cx3FsMPdzwWNCZQd8ErtgH29
r+3OIAmp+OLn8wT3ysDSzaI78kDbpZFDd/xPpj8/BliBidKdqspvVZyCzlKkpVROyfv3ZSUjsc/1
mCAInRct9mzSmH/MA84ATXNtq1BoyprfodvXgcg6TNW/y4e03tNWT7/cY2G/MnH6T2osoOddVWIg
DTUIgchXL2gNnpnw3QLV/FjqPDp/YAqc+d5QJOkbr9q4a4fdryKe41neHOhlSPEO9o66IiK8pKyd
KxMX7sXHaUbuDrFw+FCqocBAhz0AjVA+SLeIRpJVQ1om1NCpm/k1tGcs+MP0QXxQuNrH4kBiVGbH
m25Nkrzf+3Lan7Ur25SZv/t9laduM69eBZ3vWjbTtXavJMO+joBlvWq0YTq7y6G0mwObHizA8WTg
JvoSpG2fLIXK8Vw4GYcVpF5DnlJuJ9O7kxtmzLSlfsk2UyeMgqPA+IEbcm0UXomFkEso4o8hvnKa
IV1jATTPEO0agoT6Vt8bsfzF1LjGtU/ny2Ty+xsp2VcD5jkj+guhqxo1hdMnPYUezWqOsfkD1qIQ
dmEUWuTi5y5gkQkuZnpibhHaFnkz2RzBjjK7ZIzyNhn+vhG7/KRWdsujzU36oqa8qmzBT590GGDh
3yvZMChutOIeaxi7xgxIk1IiN0U4UgG0LNvP9pUW+ZLk3C0sNYj0yobJjPzMIrzvlmUlpaPReSl+
VymJdha6M9iZpFRNDlxQ5psMsTIBbqcPcR28wvFeXPJ6NScyKlxWMGZhgqOvcNGwOgnxeGba/b1e
DaoUMDI9EALh9+yAXy5e/c+3o3zIXXx1iiKoWJAJZb5uzeqfkaTWevB8USW+DeJzBe3iKzpCr2GL
09Za7tjRHceNUe590HEmsHp/WRtYtdMlxmk9PY2+AzIJQRnEMZlZ3Y1drJZxpwcIstTeZ4hfRSF8
KVOyahZg9dRJAxvRUQkNe4s6W0k20gjbRvZQP+qm+fF/m13Yu1XQNtFkgC566lWXk6J8QPvNx5Up
e6aihLSWPf3MDe4CCH/uBB8lPiU/TRdcPZhdMAkaZPkK5Ur4ui2idHmGI+IcB4gcOedJ8P+Ua1Mo
IMPM1AwHdBOpO1RFR+cH0s0OAOEb44Rjp6VZrt7rcbtS9BaCCiFEGwversh/hYVcp6DCcAJGI0jr
gdwc+AvtCEv2JU3Ru4NKPETpa9F9D83GZnBV0vUd6a+F5NDkJWsMyftqj0/GADAeTbp1ssePqgWG
m4zRcHR8P7Sc6+osyK3s0dWaVAmAfIwKf9B9RLXHPeNVC2ocVVq14ne+y+9JZWjr7KoRZGyz5f5G
hbkBegdnDgsAOjeM4rILTC+0a4e/eMwgMxBvim+4mFAP7K2IADo24nwF15B0GGoPngJ/KaRmt6iL
ZHlYqK8poUjTocxfgQoL5y94K+M2EgidtT5iA/55bi55KXqHecLv9TSp18jKi0WvwGRVKD99fym1
SWupjvvSUEVFSf0QrDKnbl8KMLR4jpoDa0dEtVZWj80zjlNLln0QsNSm1syAupi1uIpGtO0oUeIE
OxWt+bYmq17T/rnmFQOnW6xx8aCRYBk8MBwcVQkK2v2TC7jYXiJh0JGpzYp/kNIpVjjg+MSt7VGn
PVOvBBwP53PQPiYeARspmsyswJi0ZYkNIg056Nah9v4pylH3lCLHwNDmo1uOWpT65A/rb1RQaiAS
TlZXwYutUaA8oo/ksFInaLWTUo14icOAnK9MJLWzC29zNWC0xnd1XhkF1so0lEjww4BE38Tk4ul9
kfJ1GmR7Jv1Zh9/DrOrJdORoZZTieoappSLM6duBODb6KIWjV2zs389dciDoWa5CIbEIKEOLGpJ7
GVeffk6xAu12mc0zlcjrWViKV2iu5+8S+kQSsE+my8nFEfRHLB8Xo+XsJCgkqy+7kkiAEE0rYI+f
1O879MBcPU8Uo6sjt48gP3w/ELSlE0PIELz8K9moWvLTrRorAb5lVkIu0qiwQjdoU9p2ZTVifBbI
p39EhdZh5TdN858TjA7zKF0nwg8qMQbOy7JkjdrfpMw6Q5vCcd6eBkf7+weG5gCOMlooa+sPwO73
zxIYETtE2viaMj0mFgw0FYcQDBJvOsvqoxvSE/DAanEfaLCyRXc/5gVLk+89XF/uwQVooWq4qYtK
6kR+w2TUdeJJ9w1UBnRtlRa779DEeLdpB2hp+uS5PctOM2U/5tRm5WXyzE4JWk/ZEGpZVKLGi+8Y
C3sKLQ9ARN7dflyPDVunqXW/IayV2a6nBMlBe78ylwDvHQb9u8ABTaf30Iy1fGIDPldGU5Guwnwg
xSXF6pLQXo0q9Yx8RJVYezzOtMz6nwsUTUNFQYe0cTLSAdzzp5N+Oy+Kr4p39/NGvkmIkzQYCtjJ
UCgCxRNz3h53FSJQAhbMDMo9bf5RLEGB0W21wU3tl4peCqkMQjTU70mzmzkO5EtX/cG6Tk6MXkaC
7KMVtdUAiTwRtoGo7SYGMTUzDCoeAKCNuu91GIajhdoI5UInlahbphHqeVhtIQSK1/HamHj0/suI
YfBlpQWg3jmaCdCyHY41BycRO/YN6S/eMdKw44oQ+WvldpWphlnrEWBdTfj1wSemxHnUkpQovASu
pgzcNQDMNsnx8nQcEOarNI+K80KKWZ+00b8fPII4XDy1ikeY4k5q4J/8ExtAbW9mxhqLZp2d0iER
S3Hd9KmkQwMt/LNGlBOySYu3d7yUArDBAtqWsgp2rpDrBpNPDPFGzPHUtEv1kIZUK2FlbzaRbhhW
2GJn6EJplpt03Nl8zhi39YsTwGgmqyMBkOZ1YfbGHC9o5bQKRgAi4tF/OGsqhkcauHWKozaBuz30
RSTuGYAWoNlyte7El8/t5wDoge6OTY2fqZ2wE2ZFmugmXKjeyVJUSrqn2xMMN3U+/uKHm6JmI6Z8
dKITVqPc7IEoX+GBaNO8m3ejXAhT5sufw32wn1RpW7xOBRQlGfKmfm7MrrpDcUCRYWbJcIAzDkF4
mxzaS9vcWeXNS6/3fwltpbJkY3hZJabpespODgXngS0dm/Gz12vOfMml91FEWZwCQn/lAHEMK8x1
wpGm4ZkWR39+pOiL8IdGUovQvl2hfoKdkl4yCRTULDGPJ/pDfMfhxZ8x1sRyEqrf8fGFYkrI1xMx
d1EeoMijIoTRSm1VOPOyzlHxCoWO9zk3p4LIHMOTvmNu2NGCsObv/hCDPsA3TvQJfLhoSd5gURgu
dyPxyG6OC2h4LPRzrZwnwcBqLeCO2FsY72lRK0VxNkz5junrORxM7SRV4UDHP77ojYa9lMdv5Arg
yvMgcOrB7OIRihMw2hcKhYXEAcgqrSPJWcHvhCmXwsFytZPywDce0NecJMg6iMC2YSDlhpaYtl7X
Q71+IJOAiKWn2CkJe88eklkckbIGDwnJt6CSYAWTba9OrGY5frOgDiE/z3N6qbwikxyePNL8rPT9
QgAp0uiA5xX5qi7jwOE0jGT44ZR/o1noG/Dm8PHH8eO7YS0U0F2iuaMNb9TWzAY3N379c+G2/SNs
S9RPIz0wWs6m1GuEqZamKDDAbciRN7aKxGsHPStGoC5Mu8hugZO3wQRrxFhQ3/xrNXIkhT0tu4db
e3mVzy46GG6XueUwJ3xa9VFLBM0osJlvXdEfD/NTk6HYS5k9ezZhc9+ngfIxZnOu79dfUVapU9YH
ASb6pQIEJnOLdMJCI8LCKRqYeEmvFnfVka74uocbnbulrfgAuhqwWxGslBTDGXmMoT5oQ3CxxL7e
jkYe67tNsuJrugZGrm33WdWbUr9JzF0gMjKG0wEUceIaYGxUE4f6XSmLeVFuoSDj0BpRz/wVkcBg
mtd1vIQPLrPgHu0ZuOBj0Ll5AfuInV3lPEx9QHbClHwNv2qIFfcFhtYuWNxZlLGUMOB/IcNkl3HS
SNklbT0T2TzoGqblBTBBv26c1Ch04HUI8A0vBoECZgjEvJi8wzS8rfKwuAxxUPBMUJntSm/QlJwE
3aZGpXGepMTvyUkh4G+YcaO8g8fAGB7rraV61wDhon7RNBRtG5DnuFua6/K6TomgMJTMcdoI5Vv3
UJ6D2FhSGja1SqeBePt8clEL7M1ekYFowDAkVMI9bEmcWaLtrIO20+kAJXIXR4jX38C9zlJmJR/f
fQWXaGSfNDon13wHmXhnDX6WtwaloU43oF0PgbKMnH0mQlF2qH4/L8WgVh20u2fggKEvbd9bqN54
DbvDYIKjLHoJu7uPor+sFJRZ6HUeYq6NA6Hlv4JunuS0vITclCnZAvd0Kq0jy0Fe1c+FWW0ttQfu
RFNkdhh+PZzLUiQSKw9DuS2WNV+0+LRoCejN10mhAoyN8mY1x1tH0Xh2Jkc+Smj2j/huzz90BLYj
2KXsvffU45jR4ILgrQtePZ5keXPRE8sfZkwuTIUaXqrXBBh1de6biRGbFgk3qGhnQKYIQrQWsYkU
0e3e6Y68xwEj0lk2b42WQFOtdJNzaXb5K9v7jbbLGf4Du4MqLRNAcbxvk9Qyx40lWEKXsld3unkp
3ymt4+ReOBWpQ3FFJTQuj5EwoVGGiyDDEXjglJChcxHoGNEtgowJQozSxTQI3eWXW8W/d3CZvoDh
3x2C/Cfc64s7x0Fnofqj71JjshdzES7Sbs8F3eCrKAIItJs3fMV5nbOKKZGKNHFuQcKb/ZyL5dET
4SpRcNMUQ7bmAIWS5e4tVfWI25gdltZDiolA5/ESkFBILNikOWPn+bqD1rL5vinzJtZDjcmVjG7x
Xi+2SW8mZmKtdb+34Qq7wXo8iVbJlMYG1Wldjf/Lzgi3fF9Eh02AoyTbWxYBHqBpfRHKkk0ht3vp
PJOY5rSUn2cT2naU1n+fYd2fqkXxJLqY37e56iiXhqNGVBcVux7G6IN/oUxDWAVzh8zSodonPs38
MCQBOS2aDICPrX1cBYzDtRr3gZcEBPm5mRJQJIvdFsmJs69XUP9PM86LpUq0M3SSLnQ13BUXPSQY
GE1pfQYx3YCczoFh6oRMss7/l6ATUaZ1PGbEXEaoZlONZ4ucxwXoWjPnDbkkdU3fKgQf7vsht9PT
WmjcC+TWlcaX31iG6SvdIeRxfGpxRjLTmlTCrwkya1Eu9Cai8gZkHXRgfQqZwWCelfmAhNTRSdDt
Kp1Ej0lxCznHHqi9zcnjlwGUPMjza5vbPR+HMYODdLSxIC8mbtWfDoLeCh4pos83CMX2ewnBBrcP
n06k6jdyz1zcfrH5m68HnOMJ+tnj8EOVptprUXYXWVhWnVnvOzamSHfh/mGCWbEkDvF66AG8jcK7
y3ovOYPvdRF5ljTlKMICeI12qHH/kVnoonEQIASQn5bcA4N5Le6naaqyD65reMTZ0jljpLOt9bXi
fRV2uzbgckF1Z3sQ55da/FF60RmGjzhs2XtKJDndAcZg5k7mbi26BdTBpqhsFRCv10DV3EQrcbiS
CwZcPT/g8wfJc5Tim6ZXb4ht6OKFnWnAJkgFPEzMxjEtltdn4cCsyUgMBv8Z9lovvZwyaiADhKik
xNsdnJwKTNlg0s06KTf7Hc/ui7me003gd9PGT40/LXmLJOpRtQymujVwWxqHE4v4P+zH+k3Vr8vk
LMESQaqyVHW4kw1EL6xZO7BiF1o4glsrdY5KfZHGy5TqEDhJO6j75i9K9HvKKTdOK2LIcBP12jsZ
6dn3eWGNxFH3rsBx5tbx8polsr92ZFIWpj0UI9toOacLntjDHdpg2dvkSoc4E7nyfUr9jNbeR6Cy
EtgozeFLFKwLT7dljqWGYGlLDDEtHRT568Em9E2HOzXUkGTOH9X9lyqLVobBdEYiMkua9hITdv0l
oqWbyVBlc216/wCX7OugoTJJZ5tcYl8webAdAP8iHJ/SY4wz3Iun6ZkV6XoRfQf+733BVEjztKvO
05OeJ5FTtLA8EEiaC8NpiMaevvbdOot1odOA2qM8eRolrDhQRjEQ64e+697Ai9FxdUMb+zH4hTm5
a0PF0esls8rD8RpqN8NpWT0SwTFoPQUBkE/5G1D0Z4frxOA4vOhSlGg61s7wmFroSV0ItrNkhjeo
rB1NDn2R8oX61gt/3IJ/0PX2fZniWFHWSN/84MKOt1mDcOeCZZqJ9fNMJUJCKZJ4BAPi5OAj3q6p
S1ZzhHZOP0Pgx4k3AX3xtcqyImFOF1HFrIvkoKP4MZuZpu81dLj/VixlKo+Ozo88OZ2/nXYEK3cp
+wu+8ECjkZzIYcUP6JRE9tn2sqlvNInA6/9Tjx4qZ6dHCwTrlIvI6Snl9vYoPdLkuEuMwS7Hngq1
ZS6Qf+8chRMgOqARWBNFJjGIdfqQR56H8OTc6cO3BRH8l5MmZZuryVCXAFzEaHGQd43E1aiSCiJM
6ftecqoD/d7G79reAcVw14+4UiU+Y9q/s1nwLWIffn4iJqgL/zP3YfKb3aQdZq83Gx11EYCGmgSV
JYM3IBWwGLT2jOM9biqfhgI4zYUSJ6gNdc4NBUXzSG/g5xFZ19DqJliaeNk67SDBKZ7I7+qWynln
4Ii5uUrRS1ML5wRCn5HW3LS/Khof9ARirUawmgtkQthcUQWIDUzw0AzzQFAtDOdse9RwGuS/GcXh
BTk9mo9l0t66LpexiZNIOmNGCM8kTYo6yoOepAZfrF31hkQfL8xaIxlm0D5/aHXcRvnUZ90JFfJv
JTyg7xDTa3ZmT3pu1Rv+92HgiHXeSBLH7LL4jNVfZv9e0wkUyk33rPfePAZKH98w94bOmaigKsa/
3F+ktZUiQOPyMEnVOUjP1NKYx1I7Nn3A94ao1E9jEGOdUu9qwOwG9qS+JaYvLtMndSTlJ8iVZgRk
dtYFJpxVcboQNDC9DHUeXKGRLRKCb3YikhhYAsMayPjKJBkvg8WjvfsVewoGVVnquFktYCUZ6r4T
jBrH8b+sfl/DGoN7OrkETE/oAsC5285BSm8dJ/ZfpcUnAONdlY3frb8lqDYsc0zioDykK4WzBNf6
zyAxlRqyYG9cvQhMSDJc8PG5khQCVJKHIS4jAoKZTMIyQAwXv9iRjT47nXh3C/yksYxCTr7PticC
fR2wQTefNH/DPiictm7TGyr/nEDW+hugcTykSf3iw/kARvuCwqcsYh8FrfLHKk+IWN1Erm7+/fT8
uQZr9pcNkLcvudXE8fAylQq2+7zgN8tVVKOcCA1AGty6Siu1hFnaXJMu9eMrZhvLAqLqMC5PrOUg
64+O4pEGHMtIaKCuZy16ExtEVK/1qxtMKddv/YoHI8/c4tou+8Gd5WbjdiACut3LgGGLp3e3/sE0
E87wncbYAE7JlsXHeqrkcuUCpykA4d69aD6OmszbxjJfrvOBaAgIC68o8ZmbYcygaYQaI249Xb0t
S+aZcP7VrJCTxPMN3NUDDKDJthCT1qOT3BAC+cnqqK08Xcs/9dzMId/EVziQObJJcFv5oWEwX90M
FTIMzBSby/LkeRcEKV3l0daa6zUoXhUqsKr6Wn8IJDypba1dld/4j9xhrcyyZiqH1y1EzoLfg1rH
b2V8NZNJIDk9P+/KvPbOxUnLzFCIiXoroiRkI3ahl6MaB7XpJovQDUYhClBPPSP7b48/++SX1i5U
UWblfam19dZnDoyFrQeW3WMxmnuILxZa00sDk+YpYOABq13/3yun+zzKT+XopwSD0SCN0RbgkOhL
/QfA0GQtR7+JJF2Iwcxj3EcRgFQOwh4/30UmkMwODIxang2t7jR/qj+enlkD3xZGf3YHV4XBywmk
+iAl1Qde9HtPzDvm5PZLSJQtySyRAdRB1UdaofZmpLnJCNA2ioRQhGGX5Jl6unMNANi7v694NoWP
+IDfXT9/bw/tHAyUtjMILkYbFzmH18lBcVE5ODOroQWDkCu5Yt7+MKmOH8O+lR2pkBeF3JUbUim1
PDg6ckqsfT0j1tXdIUFh7zr+A0XOVuepw8E1DUABrnzoX77hZkOWMAq05HJkwzrbwbQOxlhGBflj
J25CFuW0Dot8ACf/7qEi5U76bGY08qN9zIhy8D7RXSoCj2Jpq25GXUMMj7ZxWf5yrTfLQaG3YmEy
+I/tO4b/sDYhrgS7Fu1BhuCGq0fH+KIDp1Bw2grvsmTyOWoZQA6No1wOaepP1sAlptcJxcGKIG6O
4n4BUIcg8kS837UCFJOSzYkDGzvZNeV/KhoMeG0/QWyKVh2zhFt3TxV7zd5xoDldgkQ6MofjzCq6
S+z0yz8Me94ez6R59Xnb9E71+V5uhbs20jFcedZX15TQ5osUHTV3mIt9Woq3AeiyVvTD7AA60TBQ
lxeuHtUhzHrzzdrmy/cCFVGVHNuubKmoDPMa92JXYTAhilJpW49/t29s8RDSk99e2BYAA2n+E1US
A1ZyAZnxeKXZae2RUJkOvZC8ZEAbZUsetCFShFVVOjfAFK0tG5JjZNHNV3TkzSX4kb5HmMD4ojSd
f0J6St88QXDWE0lnK4AdRdsAdgV1Ge279hFzjF0/z1oqp5ayY/yL1mBCZ5HVob11PszY4+btAVfL
83I0RIHBYRdldnYKxD7C7WswF5YgEaau40zhH5d2666Iujl/bOwahsxOCZH8JSCy+TrIKjuNhrEB
QQFPm9pEAwiGfmn2X3UBY4h11xKnI1pUI608N6HJkbdXnc21nAdLCGmaQUsUje/Hu84PpeQqHHDf
6kAPe8+rpOi7xjfV1Jwr4oK0eSL4wwrMP7d1lzb0QXCCWddZrcO12ELC8FWYxyoJU0dKUAxKb9OD
haWxlanwg16TY2c4FUmwNVHF0UQXkzrOkOxm7sgqVtFkypER9C5q3EkSaFXaQh+hYJ8b/mWiPHhk
pbOqSF9tWEITyyPyJZbPtQk04PqZoFvSroF/hKm4Tfw3clvexMzmnmLrX50PFRuon0xWNn/X16N5
Jbbwqe+7caDfKcvLdbNBUk+8xjMWmwJNbEyExB5kOu4s8uin8jEJIt63fd2IyXWMvmQN7kpdOh31
tmonlQWmK+xNTshirVlTQhdtS9Fb3pOYv427W+u3r9FgPm7gxJdTptmgnQRWoQ07in3LkSfd5d5H
69HtsuET+RxjNCxJ2hCw2tha5ypHSLHU5GURz5u7iE8SqlXR0/+KfDhakCyG3x+RNIZfnEHZcFsj
D+Wz70WRPYVpgYmx2Ozu4vENEys45UT4ETR8mrW0uARvTfQ5V4bsxv9D7SpWA1e3OalphOhYM7IJ
nX8v/VlbMZwLwMNAFEIGu4zkZvDLj6tidUflEg4cy9sxEeA9yVfcD4/ACh8QsmpbY9E+gmuHjQUj
9Un2eAFm5CEntk2JXihXwZ3+/632aoL6LDU5dDbJK0sDLzrbNu3jjiUfw36tmt6LDLEOADNaY8m6
eSpsQ6OkbTPs/FrjwKjfG1kLwX0/gxDBTRXRMs4pWg9lbwa9U9Fl2jyTYyKZDEy2TsJYNLZwqtkQ
INMe+MLWvzU+QNkzBYTFo/cSTfRrMDCRF7wyq78vC6ngMN49klgZRf1/v97myshw5R3NiX/lwI4K
0sxjXere6LWtUcrpzb4/U2iETrkSPRQ9t7hzmHKZ8CL18bvS2HvYTgulvOakFzFvFgCC4LJbeXOS
BxGaRP0ro9q4GeD2K/R1cWvcTU9DoFMF9OfuK+c0mBhoGTGx3aWfOb8nm3m/0qA9FESzYkaPSkDW
8IdClKg2aYZDjJk6h8jDjndgNR9Uk9ih22tZz6GTEcVh4ZiWoGXUcXusq8AEYrfh25RXaUJSqBZx
m6RZS3dyCXlF7mZHJJp5/7RpHkHY5I9NPIsYEPFhZjfTfg32eeGpMWecEFuOzKbpoE5uvnsbnw3B
S5qiJPIl7zCazmIZQ3g5Q46tUhK4Gv7IWIOJzgxPbl9K0uhp+Fd+xvomSNiNvexBBZkPmQCkhhyw
CX/atYqxYJpcnquwQYRrb8TdOHgohxTKioat1x0bOq35iFKFXUOj+2qwHgr3Ld1VABjf6JciZZA6
letTvXxKJQ2dquzAaQehTckGB75OFdAKwCfaO/WrG2Y3/6TLflFIZHZYhx0RJx/PjdefPhciVpKm
lpNyArpFe8qkE3S9U9jZI1YhLwLI7fdDVhFswS72zePCW70pE6GbSxTG6nYPrOas65KrfCL7ReYs
CC1iZfzYkxOGIazLkZrJhW6fp0phRuKnOcXCC413vhAo/ILD2UfiC7GeTk38I2tJr6oXH8+xsPON
2bi8RT45K5X514vfrftOTuYVVuRqyhg5bj5QbRTV0iwOU/P6B4zWfxRs+m2p0J2BiwCbRa6BLspv
xVFVFZTFRgvi4ygTY0DzLDx0BMnCjcU0uH/5k+pWUwemmQ2CRopsO3Vh1FYzzcA6CzBXwuTN/XER
qzXWy4yJiMKWLu0caYHxGB7g9AR+f+zHRsV4KJWFaKifG/jG6NF0saCDPqCfrJc8ppIsDwQysTJy
+03NbpEsVQZ2c/8ybZR/kOVQrSpcivixyQF9ysF3A4FeIRYXvw1Ja1N//uhhQ3DoO/xL/86Gggrz
mj+ZRT57ut55z0agbBnamTMnbP/2S6UCtVrpSr67K4uEmbIDTgFfgSS3i8k51qGiUSBCxrDNZVa0
2MsNMO/HOynosIdZruvBvJogum80TFpKCGQPl80AncXdV6mqvPaXzzInr//5kXFxmsN0B6gIO2/z
2SD2lRXnbXq3CJDhGdbv7iG18+73Qm7ALlYYpRm03RUO7w3BF/kOTw9n6ka96v3U1oLwE7lU94Hl
ALKD5jbtQdgQgDE/9HV5erhlpj3lOjyh76eqV6B+58tdHh3E+NpuiDfvKT2S5SYkJl1mDjvEIU5e
fEGVogVbbWkjZ+7ESWA9zPSHvz2jiyX8e4QkK2CCiMpXtWGujtcbfAz5XFSl6LeYg0WkHWSXgvG7
Bt2php2dmnPr4q3PambSC57kkX4sxrnnuCiW+nH/a5DVRTbDEQ4ePaQ2oSNwexSeU+xdPOIMMtG8
Guk8IRH8ZxRfh16a0wFM4tXh7N/c1rImLpwPtsEgxft3gYRdREPs+Nf42MQOrafCFs6KxIHH7Wbk
l6SDIJwQDP6nrc0n1HDTGDU4KNwDD14D3yb7w3R62DVP6uVtE4ay6z77YGjf++h/tiaWsaaCcCf2
gNCqVn981QK1111lWXX3JyKh1oLfyw0jAIVDQgOqVDxFfPTa8D4I3iYv3bncM6NbqTvFz+Us/O9A
QXfUpEyO57wzAtLIKrOXbcpjMDLiIOOTdwFg09Ht0gcABMpG/5gnU7227jayxzgH8qqRKoatVW5a
NeU1lkBtyck/Z3vbjgtbGYR2WDAfrI2mQK5k9sf1LEv33Q2UtVKhmS4K1ckwdl/iCjFbrDwt7kIC
XqD4y7KYxs0c7NgMp+s71Kn2GD/Utky1FoNo+PX7u+ZOx8vVrQPOcAzEFek18yJIIdoSfYy6d2Al
ARKvzfOGjCoks9smVpSDevdP5ZZUlsyGZfjJCuLuXBpBw3WdrVN/QgOoI39sb5lcjQkIKZKK8+qh
d8UH9sN9omtlESeJ5XEGwuA2+3JDkCTrcQrpkOebFgBKq8b+vSBX08bDDcxE7ddc4p4ZLtzTJktd
m/IykgyL8e0WyIajXzMw+FPo0CHGED2WEn0dlnVCoTh73ngY4KzoXpZCUlyzb1BsQvQXAR2q/8qc
3pnLfa/hK07Wd5lCesu+4qg6KohaipUVbHRpTZ4vIihv8he9xeGus7dYG0336bCYQnALlJsKhdhB
9plJMk1LpGz3sIgAtirbWZc6/VsjkcoWL4BqdIkmjtnsvMxKzbKzXe+XMAGjIA7goBDiJIMSHnZD
IVroWVdqdC5ElCTRH2yExhZ3rLzGTLDfepN6pK8dD3E0Y8nzu90wGaVqVwKs6BMz+Y/AZefe/U0H
AzyqsIDjfhz63InSgT+gETc01/bQF+M37iYrCfrAsdT+bIq+2T3/FuT1PloEJakk46yK4naugJ1O
svIUVUyWUVPLW6qrWKK/gVCFqQ3HwRchbOt1+w0GwT8VCJi1SEM9ztA3rpR/J1p5TQUNbcPkWCck
7ssW0CrHt+q8Qb+4pIxaI9jQWpvQPDCfoWFRATOLotfUo24pgKyXcwT2fFkFsSXN8Aj2+2ERXADr
V3fgCcl+X6IL2Gzzh1uxRbFUYxtRb+LOc3KDAFQ3uB7JG/8QXyzC0hVSLjav+BaOcwuTSjFZqpAM
H6HD43m1QYPZDNTo+LGejZYlE0J73au/4SO8yJQU7Yd63h/LhixOs6PXNLRGFP9YbC9CoGQHYqQL
h6QLcExDJHsnZCLJEf70HO+brPkupqnvtqxowrEHuK/9nTLK4MZAU2oEgZifH4vvNZ7iV28tdV20
1/cXmrJ+/CvneOW8Xhk0EgQr1W3v3Q+SUGRaJ/chiXWLJjDz1IbyfBXASzaKYUtpNzbse3EL8TFP
c3B+nYvMSqFKDa0H9iP/jrfgGXqGTMpRvGBklUaOkYMmpKw/J3EFrLEDU7nsO3dDE84UNlhSZduW
MsndCN0OGiHXyB9hpsmDiczZOr68JlQdPFvwQfRHEYpIjkbfMM+pqxNoIhUmKo4UEiQPINklkYFP
bvACGv7Af78dLGt1CKtAvdIqFE1vjCGBJJvKZhVD0QoDEki9+elWO4oLKE2hez7V3mRHGnd6hMWY
IMCeipfNnqeoPdZ7Z5fTZgxH2Z2LzkNazOQCwQZg0Xqyvb23NBgmcPrNs9e2eHBeC1ALZ8LtSZj6
/ynj43F9z5r42ywx++WyCTVE3GM22KQOB+cKTcKmmS3OIQaLPfFswL2gASnANTA3E7DIPj+4d5q2
bgsKXKyIGBj7bkwHsOUcYPJh4Fju7JBNfgxm4rg5dQ5xuxpK+9Zd1XlbzXerhuWOtpUSUSAnTFc2
P+jZ4n2M5pTSrANc6UqsP7JHqoshg8EemdmHyK+acScKJdmj4DFuLSGFe9PCbnUr/lyc/3YJJTF/
Ld4ne67Rtd1DizytNL5S1X+53x8UApc3apQnXdCt+nMFwSabv4NTYSgeyjsb+fUm4wHoewQM6j1i
se1QeENRbKwVhDJ4k+o3uUQOoW1QwW2rKQM/vwjEgkZ4c5spA+hJebySxYbzS9mBWLTEoX0GZlC3
y9o7PlLwyyYYApn3fi1FPgZgommKCC/vRt5ukRbnrTfgjmXd2DpJfa+86/JKTz5TfmhMtsTC7S7X
n0Ofy9AdAz1ZSYrpwXVM9Pavbcw3pg8brZi8aLFklgX/oSKNXCeHnv+xHGfahyn1r2EpR0oc/yie
kFacRQGLH3MoGwGEcM3AM6Ntw7uRFLXxqRUvriWcemycBazq+gKbgqzpwLozMXanABP/7Atlyvc1
+5NplOcSqfYTzoixvHdex9o/btFHu7JBoHe0hUuhwumD9FwYUsXWKYb/esRkMlbaXOeicEddys17
NWQ54kMkXHIeQ1WpoXjuThqdeXRIllUh2PIJRJ8VDAlT3ALO3HJn0cgE0EPsvA1KW+sX7NRV2c6I
tKCsHQgf41mgUt6InEa3/34q/RDdKKNgAAEZhXmCVu8dZVmtgF1abHTUQcRFlaGwt+oJ6DgR8MXF
LBTKY8M2DZdFIOINq8ZRivexUbhWQCe9c3jEop83x+KEkOTp27p0WNSkdoyuHhmYhcK4Mln7zmMR
0jdna4xgT1oeI0nRzux5SzSUmbSTmn2f+X/5jb4ZnUh2MJ9ldjxsSygBIld72XIJvyx7OGFQPR1g
t7UaIgwIXeKmwpAeQorvsLSEA5jhQ2HlDZBP1rx6ylc5TUEZLEm2od4/IdgYteptjPjFGxTv1YQE
g+Ood6+k8tATYWqNpZZRIhXFHoI+Ksb4JF9KcIXEleyy+fCURMgcQ3af1mk8h3FCK82qZxYIF+Uo
IXvnoZG4pa/fRsOQl5qznt4QpRAQoB+DSP83HT62abYfk3L0jnAXi1LptdTr23ANBd3uZqaVWLI+
YaksICLqZ72HJ7cKrky1vwpPfmPpp/bRVhyLaZFSwlfHuXmuzi92Y3TH9r+XEfrRgbfN75bbnXRv
FfKCKExkYgq4P9ai6omU7Zpu5AsLNneQyMXeaGjC77TTbA6Wv0XehtM3t9UZ1GtGbbRqY1L4A/Qe
RADXqJORo3bb/Tmw6UEGbcKKXOC0lf7bpFhG69JAHhy8YyeEzbvs533OhdeXD7iirHBGeC5WLza8
hlNgwhZzBuPjOuBnk20EDwP4r9tKv+4LkMHToMcqRWwfq12L8lvIt+M/fP1gDgpPBwtBc/W7C+GV
x2X7ssMlwH8+exaeuAagUVmzZGgajiyJ++4vSt1mepM54QaEg0RZRpUZsbkuANzrEEywPuZubkN2
pXTH2GIBLdst9ZWEiWTe++0zwaipJ2g2ddlZjiFtMmNPVm6Xsx0kreHM6JiuCkmVXr0aI5dcD2hW
zOSOzZjLX+6/lzdI57wEIXBuZfk3iCv0chcNaILztBlnuYfSMNRqxmVEzdBqMsZ87BeaJfsIEm3i
iHKqUEExwitcXYO4Qif19iBjKvyhydmKzEbF54KSbYYLG1Q5SBpVCRvDLbhpHfLzWsrgyvEwS/2n
tY4MDsDVs44FYUCeD8GrPJwU45bdrwbSspfPzfITRE1pIx74XxpXpPZ1RmF/9x/qgRRZLRDU9Uq3
HF0rochXLQg7DmtxJP1y8ZMkZcGMi2MGeZ866Vrmp6PrWBH3h8Csi+SjI6d1pwiSrLhRSfZ4oP0h
XZCDs0hXq2jo3SBfRvXAr8D+QVcd2VEtHYOyaVj2cb0dUj40QB4N42N8ZVL/BCn1B8M7YphhUgA0
bRDGV0GrcsS5VKdxCtOW+CDQKk075CslVvdpyRK9A7ERufmfLiHXpi5JK+snekwN61Gpui5l2tBO
bVG5STNjtWnsYfSg+T6I2/eNTcb4Sd9yhZJd6Zgu2+0hvJOEqSO+wQCEDgF21fsWsX3RxaAkY7o1
eexSTEF/yzRVNUAhPQmh29a7LnvwhklxxDIPi6CTXlR3yjLyaLrVzo1LFJtHYOXJ71RwxMusu3Gx
nRADYrjJXWYlTv0tA2w321tZ/BDboEpWkl5+0/7XEmzpg3N57AFxAkfxpgKQDOhhUCInzJt1hFlb
iR8g5SjuB8ap9yTrDqw43MuVcBNSsjZ2+amr4aqyd5xuB3gkmZkvcZAbHt8RhaG3QVW1rZP4rg4q
dlto0+GBaLonKpvMjdlRwOrn2/kumoXnJfIpHPwcxw1dm5TMFe8jhbjhg123ypFNzSZ21HXCAicq
wxO/6MCGikJwrCskPPnzmStGfUGhTLJ0sMj9Q7NQ4XA6drywKlp06UjLfPJhd8NSTRMdT3YS6dYY
RdirW7dVp4zOXXTZm0ll5wW8EFAtMwrJG2kvvNV9Pwv8o+mNd4r4K6d+RIGPH+yay4mO2/tEfrtH
UWLG3hMZsd030KD8WWM+1oYx2hcttCYDBUJttR7ieqRkdp6K2YnJS9CO8KH3OkPNmy02BcR2rqPV
OaZkjmnKQ6y0BJEs9l3btxuNmmRZ5L2Hk3itJP413/vTsh0NRY3GoDCtsE2zD6TGRYs9J7WQHjop
MycMtQ2KOOOoBEksILR2FklhG62p/QXKRC/QI3+0vyK2au8FH7suRKFMo5QVgWxz6eflVoTIqPlx
Tl8Uq0W6w06Dh8GITOSjjFe+joj/sFKR3yGOAdP6NVbAHvCUCpn9Xqhnju5SBSUlkyfzm+dmOwX0
cUJmVpmcCtPwk8jYGBKLn82BHKrJ96np4O1tzon5BUqFDNMifcl9Orjc2Xqvyf+scM6g75yoFJYe
hZVAKCRmeTwI5d/9XBvR23xyBSWWLnwNNzrLrKqN0iBzlGU9l5XNPaMEICBHNzvKF3b8v1lsrSa7
eqpnvqo8EW6miovFJ9dkB27KZwtQQKHmEr4w4YzVL+Kmr/72PxKjljN7eAbZwIq/YQcwktUwedMp
nu/S41tRegfEj4KrZibl0KJNwk6P7tvYRt7LMd6BrL2b4jP0N210HogtBqKSiArp4DflmeRNk5Eo
Yj+5mYclKcmxD7T7hGqbpwa/Ga2ZPbrzNxN382pBKJNGg8E6rV6j2+prR41mRAPzSsT3Q9p+YnEN
n9Amd48qAngOoSx4kVJ9ylfuX/tWjlBlvbUDoaZTYxHKMM4Zp7Kr2r37YvDFVCuhnK4MA2tb1TOI
SaRcKeZJGDxObAEvU/MtjtXbyoKt93ezooKmY0MbFYWVYSagpVkuB17hF3VscoL94e+uTNHTDOSJ
AsSwElObqNvUTK2u4MA4AD4NsZWGFlbSX0uniT+bTewZB1dygakfLYpe9mtB9zuZX0QT+Akafose
VIRHURpX3iFFwFQMRALygpZTHyASCL54T+28alFk1tJiYTeKl7QTioGpJvhso7F97PY74NS67cXd
wN0CvBaxyMlJXMZRnFnz20X+0HIKtgcijZE9uOqYh9ohc8qu/ZQWmLSkONZsEf1rYsOmUf0DgJMn
Z/fTyyrExe28kXIsqnlf0HMcquUeuNvnBs2+RbuXOdtJQvVc9SIQd7VAVap2EBr7L8gtgBVw7Yxz
d8qVGl3WcUI+vACcbqqpZ9BkKcQmw/EZB9jEPYnChpwXpPIa8ATNQDSiyD0clH6fUvG+Fz90mbpH
Wx2WYwIzFz/yfqgqZESzpTh0VZIbVSjOH25hMWiRrdql9CEZU9aD4J2K7TCOZhELmlJUdjulyDR8
YoEGGDe/XkByLvqxg+4oLIpuV3fcph9OKEy801dOnHuf1zTEI4yURgUyy+vd5A4nNhKVhWwYZ6rr
8HbP4fRfSJrKMD38k/6QCTC2en85YCPv352TqKJkaf7toQZqj0eGYT+dT6uj8m6B0f7N2Oy6SQwH
wu9cQsu4zAm+ukOuiHHoXf7bDiGRGFmX2xG5Tpomf1xriZpva58z4IDkEGE4mCU0kYgzXCeI/pAG
i/Quadsxn+3+boKeZhR7Qbv6YthQ8e2e6KhdO/ZDQ8LP+EBRFc0FW2GPuWW9/z8vNifyk5n15xyr
A9hq9g4etCNPN7qHAn/09MPdJGizO37DmhIC01C8XowV1WLQmdanOaErEzq3nqCdi0kfO0ljR2PL
Gvk5q7zZZp4hNp1R3y3CJejCUni83sOc9JKlYq3rOiZtZv9TkTtbqh8MFFE/9k1jhPEj2UyVfbOm
twmfeUn9lQe1r3FzgQNd1zSxn4sISDeEbQlFiIjmdysSWOueJEyHTqL1OUuv4EqECtFyJWcwF939
hIdWOmHJUFi1GwcIUAAjU1pZ/pKa/LEg6xpqZnEOu2P8nk9jlLV/sadQ8rkLyJ9lBChWzRbW/XYR
CS45fSgFdChZ3d1DHopMQtWh+mRUP2Dc4tSUFlI7rse9wxDttK59L2NggRiez2GmZ9DZo8e7Y7fi
1W9feav0HLa3+9xiFNsSOe30gRVvHkUyo5i+RuQNfQxw0kL6CrP+mh3BztQyjrThAs1CHKmoFWQs
lVUc9PXuG/HKTtYNqkegVgHsIu1HawT/8j5FyYwkwuLFv0QUgztIy9y5P/7eijzO3BnqpZv9joL5
9sSxtaSn7vLC2W/8HHCRLnaPiFkDVKuTltFc0cuYeS8O5rk6PDaI1B2xHUQAWXCMCiCwi1GXDx07
DBpBAV+E3HxnJncx1Aofk5yFMYA1FAMKlmbvnIlAauNzWP9kwSd8HqrORmBEG3euepw9P75X8IS2
3Ppo1s5ueoXsnJ/uf2MIkDW817i5/EA8JWSEcTIuPN5G5lHirAtCA3ueC4h2h2u4T6LmorAP3jbU
djTorH40BjlYuCrr5sQbZ2Ya40j3QIqXSHpq2YSClwigTk1n9KRwS2Ahd41wXQ32EIuzyQCFj03u
KkdzQzfF3u0dSHO+9D/eOO48G200aPMpTmBoHFCh3LpUUBwYq0o/Q4JK0FF+QPc9PLT8K/T+3bQF
+2VoFu9P7xZEecOuk1R/9Tb4H4KFiGWC8wLzKYJDoL+JPPeELG6FLJW3rHpbDWuhIyF1yGZKbB4z
tMY8uLTdSRrUdFIzbe0JyiIfCojpUSxFP86d27uUS092rNgSPs1qI7zkF4CDkEGzZvTQ+K/aFVDN
+kG6dMzgMtNzvw+AA7nfFv3+s7B7fPzgPBnfupNlKyRfbnmpaet7Uz8uVaNNp6ljzLyZBmdKO2K4
G4CsDYUj2SJSJwmT4URoNzQkU4Jb/CXPR+34fLZ6mZcKiFcRxxvUX75RzinQBhbmAQ8/jrZSZVr7
ZIfsAkvIepA0pwflOYJmF+foRrTR2hnPG8Dccb3rJzw56RY7JduZo6FJeP6WCyn4jBe1JQ2xRsWy
HZBo4OwEQH8cU6NuWXzysrS0nkT0ORQERhEbweoPz9Qx0oON+pchia3wlr0HXfQaq8xwoYC5LmxS
c+/dyj8lZd9+3vJ+mL4IgyK+gnP4GTUeCoUtF2AvysQoiwAaFWeMBVYTGQ7YMq/Uo5F3FvNXFPXM
jSBBWSDuDgXE+Y0Ww1XV9WYoFiiHvfwvILNsjANQEBSrpSy0Qo9dZK7ckTuNa7GJSZrA75m+bKjU
Ob2RcIvhxHvUuq8dsO0UbEfrDTL5gitHFOv0rBFAF+N1Jlq23KUE6UXsusPWK8Jj31cU1LhTtWCo
0hcBr/x80M2nNdCXrmzoxMHszCC7oPhqwouA7iiDz/MZwkkHTlgQ1yG6haGKGON+KX2YSMe+s7CZ
3b2wpBa/gGZdYrBf54p7fUjjTF8+rTBreEqV+l63mB9dEN6jvllP14Yj9DMvwu1V49JaR7yiD7Wv
Rxn5agB6O4lBu8mL/YngSig9SeBEA1V/kyComohvDmohS84AhhuW7BMgG7S6escVinb+GuaCFYvV
CjyS3E7OgXXbP2+Ilr+dG+byWggdu7jeOyW4ZlvK8EKx/Ku9GTZi9qUAqyL1QWpd7Y703IcQvb4g
KUVYCeNtc4EbQfSEObWSGpOgMRUx1BwAciF0dAvHen4Cs3kwghcK6MFeSZmzlzYSreRFpa0X6z2M
nUttnhoDV07HewLK1VEgTUSjOn8iZ7dLwBNBd/qGscigoF5ZhtmvbmsUIIsnhPgOXVeaiGUwf9Fj
DpKXqRkzCSTN+10DdtCwmvUwhbIRFkQpMyNYq5ANf4qXQhGIYShZbisWRdeurAsTN3PmnUMpnxrp
gFjHFGNFdsAFmHSmmgnX+2qQPDs9VyQCpDndHLZaQjuhw7oqE4lXaF4e+wP0ukekUqUhX+BBi6jO
gqhtbJQ5MCbvF5rBbWIOkr5NpPwPqSP5iocmtTfMDOsLUPxjV8SMcO3CJmI39EL31NG1C00kupX4
N4P1vJ8jcl3n4bCaJoQG0FLGYPmGg1b6aGgC0ZIIWg8ikYpKKCzw8hDp/Yf2jgNoObixyez55efw
eegm4xmK++5qXhYG1wH2Lc/DYzNjJSemZ/pv/ZRgrt0VfBa5eaytuPE7kdqUgS4kxlu1XQf+uY4a
kBXdVmRdrkAr4dwwZrLksbHu2Efhz98ARUkD9Uiwe/as5F2sYS8QC7L+gCQP3kZbJuOaExY0W1uz
r8JzKCjbaTc80VHfptIRp82LTs7HGLKB1GuwtyN9YNXD9RembOePCxJChLnXC8TT6AhNoYrFeoL3
pXyFDqfzih3v5XhQG4RH9yn1DqG5v1qt1rk3NQu5OTOAGMdEdHBoDcEiNzdiIh0BP+bcdvuOD7i9
8OIH7UdtwA8ufqCsYH/4u9iL/CkqvsZrx8nBqfntsS6zWBoyEzB4Me4pLBzyftQukwkfUWxiS4Xz
2E1yUhmZ/ITYnr9oYE9pUaBcmbWMxiLiBwyA01G9OD2lnpHPe3xEZnVC90rtuGoZtuSERxoqMm0+
i8SUhNKzesIRANKW4kYORefcXsIxvdVW7Uc6jRA4t9Jg9TOll2Oym6VOhWN7dzKmGU+Nxj75T9MH
rX6AFy488rnN3IaN2YfGnoN8iDcQB42wKzvoX5rOHE7qiH1ZQE8WqNZU2gVunBDSvwho1MhBmX7w
TLhs3bY+btaezyGHEr/j2AMdVuvdF0yGLxap97HTZpQvrKi4zHdB02KwUNlyhysjfMVaD5616C1G
AbXq33djfNqSe1fUAGiljs+aYsuDIt/e+XB/GTiszubILt2W5tQgRyS4Z6zUAHm0GGInwHqDgP3k
qS9XniSbvZCCL7gornwvhSxAiF9/WAFSRN6A0GS3/+ZqjuinSXBGIYxmgwxpc2yOzxa1/3cR1RyE
5LmjqWGcHIiKlu4CU/ZqkHkRdimSXV1V/I6hEm+ngpsUcykXFf+bsAzdTdZh+lIg3a09VQlji+Kq
pny50YC+l2qn80i//+oeZgLRNJOOMfRN00o3wcTOfzi3KPhjeTw9cJh3wap65lA3cJRXmZzYrnYY
RM/z5HY9kBxFx9BzUqWGflLTFh8y0V5AOMzCjZ/KPUUMdHwT11tO3RlTLMYRcSmEiKEkQV4DcyA/
2RGviXVBBkK2ldrjPnVGVH7EjQ2rzbdnWEMLDwFqD/4hv1lokzVmAu4pmbJC8ZnDHcBQ1Z3FCavv
nrPjfvxlJeAilTrVESue/zRkR+YjZZWMECGeGGfmi3Ieuf6Qd8s2qdK2TSit4Bbe1N/bFLU3dmpr
+U76g9eMH9ozKq9nHhSMVXQrr2LZJn+NsTSl+KcUBCd5fE0xso3Vt1i+mA4Vzl7H2i3Zfxgz3mKf
1Olh2obypJM3sZtg/eUiy2vnFags/iI1z1E9ySJDw9FqElKXofL3/K/ZuiQZCV39Vi//mrh/n8jY
f8jd4n9LguD/om0mCD39IQiIQz9h9ct6MzbZhHap1rZvMEioSczf0CVFMJo5x5MEYX6bkUrpfykg
tq/1q4W65Ka5MNZk3LgtRwHqehqs9MGfRw/jTfAGWkU1ZwmFZ2/IEoEXYJS1shQ20B+8fur34c75
KK+ALf/GiLsdszxzfcgK3g7Y+KmoBecHJnPjXTrt9ODsWoRKJc62CMadUcipnc+w70XZn0X74HL+
6gUrs3Bcj1+PviNDKPdH1je9YYJbo3ID0Zr7a9ikQY7ezU+naIp5KmNlWrrWmBe2Q3mjqALLNOPv
8A/bki6E/8M8GkhXZONiKhLl2bexltsg88Kn/ETG0XCxKFz/ESkXCqf5jdgxf4pFuvv4VDdcEc0B
h+pqiIkJRCXa2sboj2LdZ0OWJV3S2k1NWn/xEXAr1NOOWunTorkXUED63UHQZKvMaWFY1OS768LW
RgTpb7cf7VMsBZ6AcrLO5CIEmXODVBMDzFTeaxHWiwoxxyBqphtaNv4Z84g/ql7mhq1vfiOmuvgf
xhl6RbRQ2SuO3JLo2uKpNmBunNh6N4xafY2MSsns8+EYjunRvgT4NutftuZpwjNkrpOWzrP0JvcL
9bHn9LT/MyyFhv5PfDtIO1eBwnSkMuObEWkyO7hy+zGCK8+hHX0QUqLb/pqg5B4M5zsNA2CVLROX
00aeJDT+JOY6gqwl/uEHYFxnGXrkG9LDBdta2wA2/QIfb2u6JoQLHo0AiXCsFbyq1x3nzRyjXaaO
j2Iql+wUsJkau9cNaab/OWptPa1BQo3P3WEfOewuWysWjINuCDogjc/bTF5GWzVZvOVFw+koKmQG
TO5VZCpTfrTLSe4szRilZKBDgf9RpdJuMyod4YcW3MZu/gumwB/ZBGtJN1SWWsIXPa6I4iCLonKx
bTeoolKl1yDXjYzKTUjFikXEsFK0T9c4Z1nJ+oJRXDsiOKfQdBRcYBkZStHjobPJkyfkVxD51QcB
1FslwICY3M8XHhH33wMVgKfOcaaUXF4JhKzLs6XKK3b/8j1My6IenyMxx/islgj5oY1B3t0Ti6W3
GOsYIjcO2irluCQP8NXrkosIb14ud9uwZBs0f+Wn8SHS4dWvV+Ks/oWIT63T0BgfcEEgWioV8GSC
vrQi/lOKUwLEKbmjoviLhZh0Oy7jlcwtcxTguj7BqaEWdtWsv59jm8eNJeUYNeycuw8ZYLqKa+c1
VVh8pic/9uvVOnTtB4ZzZlcCKLRTTVcDauoONQDnrnIYFSRFnwbtxwwaczxrKl3UNTD0fff5OnYK
7/KqdBymWteaqh/W9ZDP/r5a4eBQN/kwYQYOt+gVzX0Mo7SKYySBrMT5Gtg4PtK4CNGBTcY9Y3n6
ZM5JCDGY818f8OZRkuBgD4S59eTLt1342seGKpMOpc6SYNxQcPV/HVWdU+rxqTwyYexKZSFCo302
sFooySotEXsaPWj9F1YOszBV4toH9C6YU7UoQ785QP7bFIWjuqeplT03SjQdNHfEcYAmjHFwc2qg
vR1AxfhRytn1faYHIGIRcjFPO739zgUEV6GEufcMc0ttlE/M8Qp8ntBtu1QaeYtAkbt62+95S33B
h2hrWpm4rFtdkT+hNw3q+fyOsc6DB6Aj9FJ7ZFlSYhJxorLYlukAv0WyouY7KEsESqRNT5luyLXs
Neiw4/tUCJfepLSNhdXCUp8i6g+Un+4NuO2NFpX+wkICL1QF99QA/VE7sksZsIeJdrE/ntv+up3l
r9c8v2EfES0SNoNhHu9iLjwosMH0C10cW7+7I18jv5LohgiGQe5+VGmukzvjqO3INdm0acRpLv2s
5FYIn0QKfscCJ5aNVrHcY+hNjbebWRYMMi+a6DcVwciO31OqgZaxVH1V6XoBw7M6jzVT/o3XLf2B
d1edCp1iMKm7c94XZQPDJnnSuZxBwjCYb/+XcqDS4lcWlSlKMn7QXwKfvxK+W6ky6FwrQ0tdD6U8
Jb6JqRLxcis/NLTX7bH4nI+BwxzVZ9r2EaItYLha7G2WrVskW6ezc0kaeZM6il7T5wL+pYucgQJx
iKeglG8sTFBMNQ82PQIW2P3zehbyRIwa5TnogRrakmRgoGFVXwh6tF4zmQq3tSNIl1+ei3+F0q9h
ZfpbKGf6xGcgOb74kJtDXAU7+FMLRjoMG2drQKCc3EZnuMNSpjDVAJDgfTrTYqzJt0FKJ2hYofgI
MzT5HziPW6Fay4Puv98Cmzwhgrzivx0dl01BWn39+BVoiswtVxouEVaBasWrinUQ4u9U5rM+4JaH
4tlWZYO8gDmJT2oHIVVTlbNgl0eyhChI28lPrWskfpChGGHiPSx+pTH+omsJDRpGs4qS6bJVihdR
pWmskii2qbHZ5KpZrl6+G1BbZnlVVHjIXtwAdYRf2lPiOO5tFDHZ9p2RjFgUIdE4O4IeA70loj/1
Tig9M8E/C5gyvuIlAb/jcNWnmDQ/RYW4a6h4wPSKZ+K+AfVY4A9AOwjZy0w9Oak3OKpVGy1mUn6X
hlBj3ymDBxy0YQt46KFVuNXy88T9O2h85+yGJdcWd0x5+q6QLfDo6wWhyzCIBuTaim2c104ViOc+
4MZ8kx4RMyPyFYd2PwUluctj948walBJPa1Jupwob57x6Kh022JC6QZgEAZ++Q80f0Sb8tBlZYIG
O4KEl+Ljful5Fvy17Io5diOq0jaBkN+HxO8PZWhzNNbCtF6m7b/ZM1fQxtjqYO3M5JnZ3PW1exFo
l6lwQiI8p29MINNeFhPB69og3CVA5v9G6b3xNKtfEZu/YT9ogFo8Uj300KCiF/FU9dZrlt48/2AN
syJyqm+nLvl0YhUzMZLrqW5q3IzQAIiSQp3sbUGrec2FmZa0/w0NiXDeGcq8VkqWfLBSmGu2xf4P
GNygtuipiiQcS1VNzJJEm7/RTdNswgUY7qAMupETvaUlHbtp1samOMja5gj3RBdXSBfO1555d2ph
MkdQMvQeRXZN6a47WyHsR0QxgH5WAGK1dvY9Rmnl4O703GTi6yhJYMFLpQtU2X2TrbzQ7pPXVqla
LtQW243v/agkztl1HGbmDWTd+RFu9o7gkJTaRxjYHBYho1Q7OYM7Akg+LJUV6aqaSfgCQNodH1EJ
q8n3Wd7P9Pd70x5TGzuILY8g9/zxJW7stSfl560vNkF9VAj+fDUnSsNtyCNZCTSbv14W21OwufwE
Scb/b3Iv/nDP8yNiKpnU8W6bzEOkJC6K06v7FotRRNtQDyFlcTjXVM+0b1zJRMywjX8sXkDtxoD3
dzlsNarz+KqW3oiqpp6RSCKv5VQ8m0VE6ml+9GwBMRdmQhK+vv9SQFjRp+r7bcuKcpY0VjD6v12v
qCUDJ5fypFJpJZNAnmK2gtkmc8GRk3XMWq9FOWGauvgLCPM7vCqGdjietumb9hblCjMWbetdUPin
0+DJ6AXR4gT4hVfB/K7hv5l/tj21t6Ao4wMwCiOnGQe/LPK77ReDhydyXwsHWQR7BdcwUyM7zqAE
PubEA9flFSU6cRr9JE2GjFxveiTZEdvgHrR6zzQ5GMd+nYTypIAJWJhczTicmCYotAbdRg0utFc8
v3dmE9qzLMepl+zQprpncFDYiq+lA+oJ+XQ7YbN6wbhW3H6CV5vFpn0ShQAvmIVtqnuEUCySJZyT
pA9FXSctghTx9eJ+Av1v8m6AsnBYvqEb074Jz70rvC4KhjgkD3xKhE3oSfGrRK7bTN7q0xtGJUTC
6XNlhdoxVU3Dq6dibtIAbmxFzNyUdZBP1KKBvDAVbm6NkO26F6u46aHL1t3FNzpp8vlh9zb7YQe/
q+sMqpj2TCrcAesjr+muoHnWObC0nSyhn6iNqcD7iC03QkW/+8nqVjjKzww14jsVC7rdEvM5AwgF
G7em1mXD9KQEekzT5Ok1ycDlXenCMOBcChVNTxWdaIGOs29+JWVQ5ejC+/U6xcq57O+m8ZywumUA
i+Z7rdpFvYMAwjQWwt3UP5m4Oc1OTEjWMsRVzDvBvIJzKfu9jspiOonSwRe2B530ZFWMivX0k/mA
noA+SoNok7UkmH3ORNi+KKdoNN5P7g0C1JibH+z9hX3OhGJJfjgo9oC8ASSux5sQopSQQRo6f4iR
Wzus5PxgnMVrvRAwwq18ClSBP0XtnKNXc4ILBm22dnS06HygpNTHzPL77P63Q14dNgrkWru7QE3S
skWJfszEavN4qjrbJH0FerMyuesVpI0FmrLrI8/MqTMNu/+sPrTTSqXagwFxhsOhRGJC+AKdZslm
rmimXAqpGqPAtIoIlBjiIyhGOFeOgg+hFYIPIEwV7NqEoOYt3FduoQ4Nec9AwiIGja5zi9zmEl3s
6W5wUOg2sD5Vm8x0Codx2nSYIr8lz250zuAcKdqPyGvMu5qoYps8eFoo9LtL5u3mrDhpVWm+/vSi
1dcGk8+k/Ga9hD/DaKx6ZzTJe7fJsUnZF+d1hZMiZiqFnYpSVpI8YTibJE4xOr2KfC4ii8FiiMx2
o5FF4eDsNGGFtWe5pGDR8/f1tgkagHtAcKSdCgujcCr/xi6FBt55xjBIYJXNWKLP8ZG5PetYSFjH
gMwthIit4IsajJeANjHuWCZKataJzrmK8L0QY2AflbAWZDLbgHfrS3lUcHpas7r8fT+V04Du/lD+
Xwg5EPT8qOTrRO+BvhhIp0bYpeb9gCLvmmP7mu0ArWr/CD590ESEWB/1j8fmciYa8v3J7Poe6yQD
e/Z/qNaerzmw/tjAh6jo0n+FBIlyfJ2vWgub81OI4HkcHYuqoZJPlgDiASsrJ9j/WiaR4TVrZdFH
xKBiwcsFSzTz1OIBFYXCQfktqdPkJ+01XsNQ3CaFDXYJG3Heih62omkO+58qSn+czt1hoSHfhhqL
UtO46Hf/2FxeRn7lDFe/LSdQ/aCkGEA2hi1Fu8fI9tFqerNbUCoYVL5I89u33GpDRTl3y3gAIEfn
/0C4eMdFtfDpMQ0OJEcgAMkpwt0fTgj4I082YByghcAoZJHU4VfqIyshpNr45R7TaTbV80n4iw71
WQgf33PS4n1FQL+mfeOSEiGYkuXthqSd9X3iajONwWnstLNIvZ+/IGKshJDTwccxGUNUGEHF+PlY
wCKS08z+2Pjn5MTNU9NoUcF/7V4Vxmy8LHrJyBL+vIUxstVvzfc9lNzcHRvVK1+QjDlSM5LSoCEg
hFBRVqMpUeNP+vqPuzDsTOHuJHFQpA4/0C9dqoVqidZGarloTstIjGErgDm2Tp0F8bmH/TjQ4cYm
0gkTkY1zRc54ELNVueHsmUKrGSiTnqjKiKzuw52+op/CU4QqZLOE9rQD0AkP4H0A9pROJpd1RsI8
REokOQPgQBgNgVi02yJLkcMbgtvGuyw1DsWy7VK75WwCvpUAJFIAF3jjLEcCfQfs+Cb/f7HB94/r
K6s3IgqbaGrUshipdNp+OGk6Oc1ZPOoUXvRKHv1BADY56wAr7jMGEBoYNHxAzAvDqQr/o5Is76P4
3/YpWIF65nwGbDOwkaVTlg5EXH2jfxxiluDf9bIB+SOqOXls5MwZRDCAMCGPTUgcSn/2hXpYE0hr
RX2ftRdPZvzqqaiwsWnMMNfjOrlESEESEceL9t/mWNjlLYN1Nasap4bGeEUrd+3p0vCsuieJPU+g
5fU7586p0MUp2oy5ABF79JWu3amWo3Yvehnhdz1pr270h1IMvgKNRfHOvkpgV+grugi0SWlWHkN/
DfGirMzeVHOAjBc+/WqwYW1S56/fB065lFCK1rp4OghGHzePT2ZgHRrDmSOlubhfIkM21/5HsRhI
aQ5zCWvmHhUvhMOEy2UzdlXfO2sA5ZhePiDP4HcJ50Qpn7MCjHdVvdLD4c+zO1bJzjFmFyRbkugx
/jdT3z/DIHQYcH8RV4Vqf0YbIiMy9eInZNMNjg1M5i3TIdBo9KeBjc2XPy4/L/FExxZXOj8DBe8w
jOnPI183B4vn1rHprzBTsBCqOkWOpOUQoEt6HObgrDmIJZHdp8sAOZh3g1TYuoIQZ96Jgj2Yos97
IE+EMIfE3R/aG8BBJqKlY41hkPJnOe/wq/cEFXn0LvCgphv/G2ZkOHnIpxcdh6mubvPA1tUsXK/k
dqWYbN6pepEqFJMhSEZA+zEVGPjT3vK581XxFA0tQzdmhNIAF3dTy0Tx+4AilxyPataKZU92qtEa
I1YCg42SQQkbCHmCRH5wH31GVAhmVrUsBQC9t92N8tVGEjGWSr4ABp2aBPZrRYu7hUBPciO5+NeP
KTmawUDXwQpNbXobo0+ffNSE4fr/olDSMw0PHbhtXPPoakEHOJ9bj5EvDUeQM2nH0aKWp0Kaf0Ai
s3uDaxcj837OV3F2f4EIqaa2JUoXSXav3C5eCgGdEzY8iMYM1ngphELI5ATpMklCqxfSE1u4AdVO
teedmR9ViunmDwV6jJUjAJ2K1OuMruulZkxgKVosCFAyqtr3z/3ocgR2xPbPEgvvxEbEhSb9uUtG
zr4oLFOPukBuEp3b+zryJBJDAcybkgR2KNIM8bw92HQcglOoAHeMYZd/9m6ZQxpC3aqbMeiiS6AW
AExLJHwfN3ygCcbfz7x44pY46ZNSPQMF8SD2o2cy82FGVRYM70i0hl8eW69fwiOx7xAVtTzSPlOD
AiHW8z1Oam5NEd/y8BPcQVF3KN/A8ydicHM2Nplq78VtSiH3NQGSMpKfZee9VDShjazQsSNLhGyX
80QSK/mlipdoMvUGy/4ahjwODnIyZcs2vC0glUU6voFs4kekVm9rd3DOS0tObOjHZPmfRQ2QHeKr
4lX0gGGY4mv+MV7nkFI0KCf3rGqOsla+Qk0SV3nchCDu3JHgezHaslt7F/cF9do+trFUPdI/Rb7r
yZXrYaflaqeOwIqzljkbtK1/qwz0X+zD9VH/nZoiBMlJZql45s0owAr8K94wBjqlkAM75jlz40Td
FVozCapuYyOxrzi5ymauvpChcTOWrJL1VsxZVJT9RnGHiDiH5dCNA0mLJN2y6BsBeu7s0cj3mZUN
ea2l0v4jGixG26Gld8ft6Vj0o1iBTycoEa8YhiN6UJq9ZOItrwe69mjQoObtnPAZkXDToqCY+dAo
/yp14e8QLV+izAC2v/4ygv49oS3/ZVzEqQxK63hxPKQdo5Oqvxdkq3E9jW2wEhZLtbBLq5M7+xgj
IRjiQ/wXTf+wWHvvfReR/9YVonbHrvoXI3qJyKMvJdZ73EpC3xCkpBWvjGy5nDviytoJ/pC+VEsS
Dp+tdj9GjEFGijqHNsNJypgUSu3bBp4rZs6zMKYkDmi6OyrmqoJbOFPIPv+bmSAkCkzthi3h90QO
aajd9E8Y8hvd03OH6hA/Q/Q1PZZ7XHxLBzj/ZyTrDFSxFHwTXzGXwi5ogddRmAj9bVDZLmK5cLak
gO8HVXaC3VbdIJVgqm4UVRur8gOOHurSrNSikrio7Dop78QNpt50wPZv18wCWk/SdLIa2BktS2EK
AuiIH5Fi70936/HrpXU7MLlVsUiUhNZIyLDpU5fQ4LK0kxl+EGh/No4IRuu3/ln+Gfd8tJcK5glQ
UuS+pWGvnwStvVEzEEE9M9P6aBrQTtGWyzu9rdNCpkhAjegBXHWdmja/kWTbPO+KXu8/GIeTN8p1
9o6DJ4GBQI2RgDPPamOHtVVgqlfr/HUmVOh4dANSGTxWy5Syb41vDB4JyRnbAaL3TKLo+QPnfkxP
Z8le1xBzOCSNo2fgYoPqqZYgCrMej6kmjb1Ee5HeNftG7zRmZeRgAHhcvN/RtQVlD//c404hrwmQ
PZ3GDRPdqaELEbHixboLXIDag00oRbH74YUYbt5MfMsbuRxR9R/2BVuDA2mUlpKU97DK0+KFzT7Z
CHXaSyaHROdoo+AWMSbNj1gQpnIZHEtErgl5R80wUyQIeJ3O8RSDgixwFDrKP4cyRRxeYBtcTRpP
0JzvveKAr8Q5hHajIYW9Bhn7vMG4gecft3zKpPqCqhr9sUTaOrbBf904I7mdOONsXXv2UbTGD3kK
8ZbO25Ng8fdNdCcm543GYjA8A92+he8igDEoxgnWBZi7nrbr1lkmwWTrmVgPchf+3rykuIsSOpog
JkRn6uUsFiHp8q5Eve4m6bK2zBs1P+/RNnsmT5OYkNuDKYga/hTb5q25AKNI3u3RkqeKfAnwvrgq
brnC5ZU+KBRO6Ki87Ty8Cg8AwCXKCvgiJp2/+63MKb4/GZuIFelqe2B/qGJcg8FlWx8vYjIQCnnf
uSrTRPe9t/i4LxpJBuIvutlhtxu3GfZK2G5cx3G+sXgErWwxdq2sBXuYg1Dz3fJNYPN3uKG0Ia2R
Z1LMcbULBokmtqOaahlQ9xLCCL4sqXE3uFtPPgVKFOcUXpCQVyoomiINkpoEPDHeL+Pf/HBo2bbL
Tcs3sCaMSkUilje2EIih82ahpQu0FwgrF985keRwewG3AinLGkyt6btPBDplHOoqVUBUqvsNgB5A
iiKBQ+itM/wiPyF3dAtUTbhp+wIZib+JL2W/3pWZioUi64Kwtexkp0jsyIR5TnIf6CMJPKBoqYJ3
lcRGPI6er3oddYnpVfxnRhbtZnoI3787RB1yd8/DbLJfnGhLN5PKD2v5AER+2V3janYmelQZy9l6
AGJSRa2q6fds7U4xlr7Soys0JexkUv1iW8DKCdOIrePDGJKMI/BckLXZY7Xk44liNhTX9vUyq5mp
yWvSACI8s280rX+wNi7lbeii7QOPgGgDl/NfeE8ojqMxqQAgLK0JtE0H9vDbKW4lUarYQYhqLl4I
I8wPm59stdiUMC72EV2mvcrI+zJSKOuY17vuc1Ul00deW1lCuubKP8QSqIUswHOcLJCLX+vLNOpb
I0gJFXg+TJbGWQXsiODMQNXwo7iFGz6bC1RdCcdwczeYdGUruSk5B0HqyWc61/Ll3m0GkJ5qGho1
xcqOstBfc7zrf/V3lJR2+PJ0qnZDU7L4314l6/50PYVzaJbN9E6YF1mM2twAwUs6jnJWsNNfKq81
DeLrGejkSc84SMXjkuF0dulxUr375l7V1cZZXpfV7S6J81UakojDSdOYX+QibKFn7Z/N/exhORw4
cyxQ4xxjX1ulDRcvEzVlc+dtTtOTz9oGOryqsKL387TmdZhorf+jKc86WHJD1JfCbl+OCO53XiKq
ggkXsc9vGNKl5+Q9ifuYnT/PxlUNXXwuO+5SVeeK8dPYapWz4u+6Jp5xnmMRzGePOrUTqa+ul2Oq
FlPFSjWxrovzSnNRrBt7eNKI6dCc1BMCGGMf0bS2oxQXqFu0q6Ejw+7+8QPtY9anIOfC0KZqaM4m
T+qyvmAqVyKoSptVDg4VR68DCrbDRk4F3KwP/gyrvYpFFPrPgz8CzZxrJUBtxedVdRVWQwdOZT5w
GTeAawcqJzy5CH/fIYtNsvnaboUDT3+zEyxC/wht77SpPxLrJFSbwfK14gFotJsC8Xti534es9ds
DgXboHN9t7AA4bpNufTGGIDb6d8HOho1l1n+W8aQjMOz+gu2ofxA02fu3+ErWzCmj1NWK4LJSROu
IpGtDeKjYQu7lewwnqlTMhH8p6YyQH/WLvM6PmnfgjVZG83AP9IcG52LCptRqB8GUpCEj8QsIoNu
Yg47ZwN4pmxSL0HdONCWiX8Jq5svXObKRgqMgkKHgkRt8zSPPGPTUPTt9fGhw9jzZttkVKihrR76
ldrCE6b3tUIVweEdTmOWIM3to6QYimYXxz8n+Rmx0PP0V47MTcE+qKY5gOpBkTgVh/+/2KvUZotg
aoVi0XH5hp8BtpRceXBDMg+9o85HyxLUh4xKxGTh2eivk0yCjvM9Z3DzMpiXP14aR2u97en7hkDf
HVEmJbPdalzJRHb2BiCjTogr54nqbzwlW0Qpe4twqKpXIZyCVZFGIYr4WxyWhEUJKTKtV/uueh15
B+HOBMPf9ND6jV7gM9POF2Zd2Ccdzeufj6tv9zx5tkultisuf5kWlLCI5urjdDRNbvWSz3LZsSD2
3pfTlVWoCBtZ4juWBnPB7+T+KmHmnTs16HK1cXXIluVeFBhKutea2v9kvBH+gUT6aBgpzzTRuC6L
pZ3/VDjKAm6GxKTy2M1j1eu0VrCXHuVjwKVhc7FiQ6jSHzyDlX3uP9oBZv9f1Ky+biK+Q7Y9vkNy
zJ1bj5IBadZQpV/KZu1zRiscAayGjOinlYiQbmB4kdsSOjQULbxzh4Fdv/YUqGEXU95EAtlUYi9N
1kC5vfDeYhjYaSVMR5mJxaAqmjV1OFryRBmLNSdUZsz/3+BNo4T9pQaAogKxYxM1VbCa/ylWzbEg
lLBpPSOwaIZABSYbv09xbaAEbN9UkdOLb5dJ/wqOylY+BAUfmW6calki1Q2abPcn04k29+5/Y+qN
RrNekdVq8+UqYm/g2NJQK5YkxMr+B0KxoRgyvFw/9vstjsHS9FvNpoWyJ6w1hZ4s+MlxMRo3ErN2
vdrjjpxpXqvFwD1TZTAuqKUvUiEZsv3rAhroRe9Lh4DVPrLThQFzvUf7vLSI5rikKq2igWXMab8B
vlV/3T3D5RpxjUg2YIFeo0NxveUBU+VbLP3SlQ3k6ZPIEGD7mKuGjiU2E9Jl7DH64A+BCDLzGp7k
5W8bI51K9dKgINTZ3Mx2ZtxeXKUuhT/4lLK1+KYLtHp131tnHDBYNXh7+KNNq8myGb3V7VhDfqwT
usD2F4Conq3igzyxsVPlt0ADNy8K1++5QzEDM4xTVX9mWMSk0ONaIUjrSEaqOoOxTTvz2PkTIMWC
ylDVgPGMcv+VMXU0LXbdyd/tHj7IsTOEWEo9Ip1LHlvhSHkSM+ZQCGXu90zR14NuWt29JCbbIc4F
M7on86+KVvaa/Q+X3klODo1qKuToh2vsf2lICCnvFLsFXA0P8drFb2dypyDlpi5BCbDVRqduHDgQ
DhXzah5Quyl7/sPv3v5x9EYcdhd5A1TnbEWRKR71WBQDcRO79t36//j5a2JE8+4nOx+53M3KoObY
0pv5c/XPF7lkGGGFW7/ZuG/WpEjXknbZq2QFMbih9NlwWTbOIdGY5/DIpag4xlSCCXd6q3/caRee
A+cNx+emh+0noxLgxXJlh33ojYuv4rExLpm0a3it8I4sSd/JMxy5vEWmFWL52xVS1KemdjHL85rT
FdxwCSBEfDr6W26LehMqe9yA+L5WYRKOSUwHzlWANSoaPbqz4TB49dOWC5At0vciyyvzIaeGbVPf
GgZuOICuO1H8SswrJ9tQ6dxmkr6O/B5NWas1qbJZCRp4fCk4vGPGvwgIcgX+FUfwKzPy1KqqAEjy
DVr7v82FyrXZQnsuVAbL7AiwvHpaAjWvdXMDQdeV7YeQT9YJmshfOj8D+Ifqcr39gte8ni/7sxmR
wqJmgTsbkGVXX8cDexd5FnRUJqWRCfQcXXBZcyRwLtOa/YiONxnkoTaorge2na0GAX8VhZ++ptJ+
mIFB6aqrQt9NngAoyricVJNnJ0M0TE/FlJsS7I4hPihW+GQxtpD8TW5WQHKFmFgYcoXWa0iZaFk6
RsrHJc1MpoOoF+jtanFXlyyxJX5xOMzy5HWbtK/YcBFbMTsiRpA1hGg0apm/E/XAmVUwG5pVgp8f
bHyJDBPoch9IEbqWSujGJ9eYp1jYHx/VLrvLMNi9c0lEQVS7CjZIzJxUj+R0/JSzMZr6C+D5T1mZ
qHJtxNfCwKUrYxXWfoCa9ZNd7dx7tFfkpD1hf6dnrRU9G0qIOgE55LdGp+SU8fv22SosHGLNatAQ
I9UDrwMnqfhcVP9ECE6nuRWKC1vP64RvUgP0jO+lMzYN4GkJMJA0SmOsN0yD2+fJAS3DRmfkQwOH
cYwfPdxAQKg0US97CLRHpS3hhNXes8h2QuBUbF1v1dVa3T9UV71oWw+K2Q79J5sohtZmpBCXGzKh
R2cJVnjnwJhWVSYCPV5N8wm3v8RL4H1s4c+LRGuwwzXTCsaLFuL7sD/hUe15tWzYQ3BLdiA3q9W6
XnkzhmKJT806gFUksh2bkn4h8+sk29MHOobPMTbt+OLm1QYsQYygd4ACCMgD5NJ1bC+q9ncwjh7l
fr9HuWCTUt8/ZFNBAnIAqlaFAQa+5W/DlPjLrXqxtqwQV5ACYHY2fJsf9Js/2jlMYHY0+2algmn+
G8/Xc0V+s3T4rqI0SU6xgSpoiAL1w5AJUdo3TqeOrJhii2hkfX0A7KodTM/MiJvw9mE4sWFfDdHG
CuMFgrm83Zil8nvXAUGYlu2F0/ic8OmiHqSPnO9xZ0oGzi/6zS3xl7hbFQUcWuSMupsnwPSXEDlg
6/Tcxz8d6sm/SupyihL7PQN2+yQVjCfRtv710L0DS59AIRtUku+0YjbQ2n4RO0USaQUkIk8uZmZx
P/KcLFKcYcMfUsfF2jv8qRnxsadRhIPisT7OW0dOXkSwQm28Z2CNVOm+yVuptf1dIfLMIhLD5wry
yYwFdjHjVxK1sGBfoXyePEA8Yc3Z1w+wnhKkWzyudbYmO3VKl3+SqWD29OxRg+gefcwUqi61ELV9
GtwNsk0BS3b0a7PU9rakIpxkakpdiypNUN4R4LxD0MiLic7XaKYZ6ycF1O6/9INoFZpDAy8PpyoB
CPu7rEn6toFczhOdQzUEMRlr4lx3yZgFCL3izPokJ1Mf6Dm7KerpY4wLZDtUjhJY4dwUK7t/LCO3
z8lDRYvMvt2MSUPETLSF/Kc8I/CNbSWWoAVsmZmeJ/RZzoH8osu7eMygxXh2/H/JH0vB2ix9UE/+
Z/rfRE/QYqBCPaEy+FG2hKQKsWFfc8q1T9zNjK07RnUPYHXQHy4AlKtWqFywggMp0z/0/z2/f+Br
nuFSLRXYaf6JVYNI/MxT4tQnbfl1cWVcM3dXBIBWfwLwECdroRuftBkMfImZelccaba/J1S3e/G8
yshbyLhNRY8sXriiV0qezF3357pmpiGLAvw1nT69uh2JiUhOCEsMOFL567IHlH93sHiZdYbSXxDH
TcglIDQs1NzhCAsvOe1QdYncGligCu4QKojFLxpEuyME/UWGQb2+dJBt1cPV3inQ1bJ07PgoYhS2
NHI7YgEWOdgNHqk2FDqjMnmUMrkY5PVM+wkw2azJPCBWcwascHBiJ5+3mMwL3rk4PY9DmwR02l9T
LxW4loZF2yuKvniPSiLv2kdyvmdlqV99/PazWUpEqa4CtXay5ZtWsPzdHCR/KMI6t514KYhsOiAb
aLwStGYV94uLP07NnBI6LeeuoVbI3+4VrcRIzdYJBooUmAwxFlpzWDsXZQtC80T1sIGRwZfec3io
WiOI1rdrBxZra+KnuJZ9AOxG15Xf82OJkV3AM7ABlCHYozYSbuV0BQp8QucBOW30vS6gBcM2YPfM
HbTDxU8MZZoBW4n3YYjtrNDl7Xnh52iEafJHxHWW6ZTEdX7DRcIC9Y+IOTvuJqYZmGiKVmnkcuJX
PM1y3PBnuAibo+0pPbbptuMRq/CT9echZIQOMmK4XC7K21JJ0xUur/ejCQFYKqEyb3TPwNJCGIvc
EHC5+YmvrLgbjjVLKNQbxIh4jdx3hdvqxdKZxuJ9MGKmm2DE60juy8zW1LwZWXQDIBLC32Do6/Eo
58ZF9JmMSM0M17VlLumUwo25vos4b96J44F7oHS+bID5NvuqZjgWPt5Rr8V1ZY/K9pGXBcc53FsY
J4AWouhlU/TqluUgInb0JsRZQ/MxHhbjZU4RZvTF4Tx/co2LNYlEN/62FqX+YwI9oXjrnNaI5y6W
1tomktE/X5FTM0eQJA6CYwZjCA/AFxZ368iLpdrrhOTda98qBubt7EtK5aoliByUqzK8QCSE27Qc
fo9aODc2tQ+P2Zz/MXKPpyKGivRIXcl1QYyQtbVikTFQvBYyUA4loiM4pS4vrjvmxcrU0jM5PrrT
MvPOVbX8x3MxT2XixFx5HfGgjPKJBQRe7+/kn1jBRwzMnOj0oH9pj7Y9zOUvJB1Bz5H/L8Qvq54h
mkJ59kMzUyPwn+Go60ixjx7OWtze76hY9rss2fPqHTCrsVDmCyEl7jRsojbORX8DyT9pUp7W/STL
DPi+ddXmW2rSHIBK2NH+k4ipzNbp50kUKs3yZ4I/mVi76g1tmWeXCD6f5KlL8gUVuS5UuSApHBCQ
HY0vXUeUda/V6yD3aDHDIEKODk5mBAz9a/OgN2H2JcBKnIP7zdOF7HC2s1CEIg43SGq9Y/dnARai
Eal3mmuLWEDAMfv8/3gXAyn5PROZ2yJG+IDozkQDpR32L0uHiDS7ejj2s0DL+htYc9XiLoWR+lrn
j1ipygz7ej6LqcHGK6zqhScRSdpBZyOxNRkR8Bv3Ow9kiqb050fzTzuGo4+4jpFUdSuNiyszVmEu
RkieoXGUXOAWjvQ7gUll/NFCLGbgm+cRnJHzaXW0mSMiGckL/kV6VJTFI0EGu3JaLNomcxdRz2xD
1i7Bg+ZAcNM02Lwq+rbM630onXzGvvWScaHUdTpLErwEY/iQbXieBKErHivcfWSn3tIRgM/4h4a1
g4fhhsKvfsatUcaKPDCU8JHaq3noPE21rA5W6qhj0qUbscNHpb+tPn9TKGK/J8Tu88viNCr0v3ow
q9nqO4WXpo8viCPnZxDJS+ySDvzV8tnbVwIK+3pk4zVObKHvqqKb7Mo9vap9mt0T1WWyaG9/4Amg
tOMpVmhXoIGZr+lLq78fCnrkaO+EIpVE7jCdexOOyWqFz5FtNMEhDZHAhq0GikINuSNCdKebLrN0
aChUtl5NL8eJ
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx is
  port (
    \gen_gtwizard_gthe4.txprogdivreset_ch_int\ : out STD_LOGIC;
    cpllpd_int_reg_0 : out STD_LOGIC;
    cpllreset_int_reg_0 : out STD_LOGIC;
    USER_CPLLLOCK_OUT_reg_0 : out STD_LOGIC;
    cal_on_tx_drpen_out : out STD_LOGIC;
    cal_on_tx_drpwe_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    rst_in0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \daddr_reg[7]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \di_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    in0 : in STD_LOGIC;
    i_in_meta_reg : in STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    txoutclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cal_on_tx_reset_in_sync : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \testclk_cnt_reg[15]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \testclk_cnt_reg[17]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cal_on_tx_drdy : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx : entity is "gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx is
  signal \^user_cplllock_out_reg_0\ : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_0 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_18 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_19 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_23 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_24 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_25 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_26 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_27 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_28 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_29 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_30 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_31 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_32 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_33 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_34 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_35 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_36 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_37 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_38 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_39 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_40 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_41 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_42 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_43 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_44 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_45 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_46 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_47 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_48 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_49 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_50 : STD_LOGIC;
  signal bit_synchronizer_cplllock_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_cplllock_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_txoutclksel_inst0_n_0 : STD_LOGIC;
  signal bit_synchronizer_txoutclksel_inst1_n_0 : STD_LOGIC;
  signal bit_synchronizer_txoutclksel_inst2_n_0 : STD_LOGIC;
  signal bit_synchronizer_txprgdivresetdone_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_txprogdivreset_inst_n_0 : STD_LOGIC;
  signal \cal_fail_store__0\ : STD_LOGIC;
  signal cal_fail_store_i_4_n_0 : STD_LOGIC;
  signal \^cal_on_tx_drpen_out\ : STD_LOGIC;
  signal \^cal_on_tx_drpwe_out\ : STD_LOGIC;
  signal cpll_cal_state2 : STD_LOGIC;
  signal cpll_cal_state26_in : STD_LOGIC;
  signal cpll_cal_state2_carry_n_0 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_1 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_2 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_3 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_4 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_5 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_6 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_7 : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal cpll_cal_state7_out : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \cpll_cal_state[18]_i_2_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[18]_i_3_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[18]_i_4_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[18]_i_5_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[18]_i_6_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[18]_i_7_n_0\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[12]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[27]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[28]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[29]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[30]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[31]\ : STD_LOGIC;
  signal cpllpd_int_i_1_n_0 : STD_LOGIC;
  signal \^cpllpd_int_reg_0\ : STD_LOGIC;
  signal cpllreset_int_i_1_n_0 : STD_LOGIC;
  signal \^cpllreset_int_reg_0\ : STD_LOGIC;
  signal daddr0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \daddr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \daddr[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \daddr[5]_i_2_n_0\ : STD_LOGIC;
  signal \daddr[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \daddr[6]_i_2_n_0\ : STD_LOGIC;
  signal \daddr[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \daddr[7]_i_2__0_n_0\ : STD_LOGIC;
  signal den_i_1_n_0 : STD_LOGIC;
  signal \di_msk[0]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[10]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[11]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[12]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[12]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[12]_i_3_n_0\ : STD_LOGIC;
  signal \di_msk[13]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[13]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[14]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[14]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[15]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[15]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[15]_i_3_n_0\ : STD_LOGIC;
  signal \di_msk[15]_i_4_n_0\ : STD_LOGIC;
  signal \di_msk[1]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[1]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[2]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[3]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[4]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[5]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[5]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[6]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[6]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[7]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[8]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[9]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[0]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[10]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[11]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[12]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[13]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[14]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[15]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[1]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[2]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[3]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[4]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[5]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[6]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[7]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[8]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[9]\ : STD_LOGIC;
  signal drp_done : STD_LOGIC;
  signal \drp_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \drp_state[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[5]\ : STD_LOGIC;
  signal dwe_i_1_n_0 : STD_LOGIC;
  signal freq_counter_rst_reg_n_0 : STD_LOGIC;
  signal mask_user_in_i_1_n_0 : STD_LOGIC;
  signal mask_user_in_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_in7_in : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in10_in : STD_LOGIC;
  signal p_1_in2_in : STD_LOGIC;
  signal p_1_in5_in : STD_LOGIC;
  signal p_25_in : STD_LOGIC;
  signal p_29_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_2_in1_in : STD_LOGIC;
  signal p_2_in4_in : STD_LOGIC;
  signal p_2_in8_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_3_in9_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal progclk_sel_store : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[0]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[10]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[11]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[12]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[13]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[14]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[1]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[2]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[3]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[4]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[5]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[6]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[7]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[8]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[9]\ : STD_LOGIC;
  signal progdiv_cfg_store : STD_LOGIC;
  signal \progdiv_cfg_store[15]_i_1_n_0\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[0]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[10]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[11]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[12]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[13]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[14]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[15]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[1]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[2]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[3]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[4]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[5]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[6]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[7]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[8]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[9]\ : STD_LOGIC;
  signal rd : STD_LOGIC;
  signal \rd_i_1__0_n_0\ : STD_LOGIC;
  signal rd_i_2_n_0 : STD_LOGIC;
  signal \repeat_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \repeat_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \repeat_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal \repeat_ctr[3]_i_2_n_0\ : STD_LOGIC;
  signal \repeat_ctr[3]_i_3_n_0\ : STD_LOGIC;
  signal \repeat_ctr_reg_n_0_[0]\ : STD_LOGIC;
  signal \repeat_ctr_reg_n_0_[1]\ : STD_LOGIC;
  signal \repeat_ctr_reg_n_0_[2]\ : STD_LOGIC;
  signal \repeat_ctr_reg_n_0_[3]\ : STD_LOGIC;
  signal \status_store__0\ : STD_LOGIC;
  signal status_store_i_1_n_0 : STD_LOGIC;
  signal txoutclkmon : STD_LOGIC;
  signal txoutclksel_int : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \txoutclksel_int[2]_i_1_n_0\ : STD_LOGIC;
  signal txprogdivreset_int : STD_LOGIC;
  signal txprogdivreset_int_i_1_n_0 : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_0\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_1\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_10\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_11\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_12\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_13\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_14\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_15\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_2\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_3\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_4\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_5\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_6\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_7\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_8\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_9\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_1\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_10\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_11\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_12\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_13\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_14\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_15\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_2\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_3\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_4\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_5\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_6\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_7\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_8\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_9\ : STD_LOGIC;
  signal wait_ctr0_carry_n_0 : STD_LOGIC;
  signal wait_ctr0_carry_n_1 : STD_LOGIC;
  signal wait_ctr0_carry_n_10 : STD_LOGIC;
  signal wait_ctr0_carry_n_11 : STD_LOGIC;
  signal wait_ctr0_carry_n_12 : STD_LOGIC;
  signal wait_ctr0_carry_n_13 : STD_LOGIC;
  signal wait_ctr0_carry_n_14 : STD_LOGIC;
  signal wait_ctr0_carry_n_15 : STD_LOGIC;
  signal wait_ctr0_carry_n_2 : STD_LOGIC;
  signal wait_ctr0_carry_n_3 : STD_LOGIC;
  signal wait_ctr0_carry_n_4 : STD_LOGIC;
  signal wait_ctr0_carry_n_5 : STD_LOGIC;
  signal wait_ctr0_carry_n_6 : STD_LOGIC;
  signal wait_ctr0_carry_n_7 : STD_LOGIC;
  signal wait_ctr0_carry_n_8 : STD_LOGIC;
  signal wait_ctr0_carry_n_9 : STD_LOGIC;
  signal \wait_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_10_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_11_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_12_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_2_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_3_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_4_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_5_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_6_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_7_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_8_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_9_n_0\ : STD_LOGIC;
  signal \wait_ctr[12]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[13]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[14]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[15]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[16]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[17]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[18]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[19]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[20]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[21]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[22]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[23]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_2_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_3_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_4_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_5_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_6_n_0\ : STD_LOGIC;
  signal \wait_ctr[3]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[4]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[5]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[6]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[9]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[0]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[10]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[11]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[12]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[13]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[14]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[15]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[16]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[17]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[18]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[19]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[1]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[20]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[21]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[22]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[23]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[24]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[2]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[3]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[4]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[5]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[6]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[7]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[8]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[9]\ : STD_LOGIC;
  signal wr : STD_LOGIC;
  signal \wr_i_1__0_n_0\ : STD_LOGIC;
  signal \x0e1_store[14]_i_1_n_0\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[0]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[12]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[13]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[14]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[1]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[2]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[3]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[4]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[5]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[6]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[7]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[8]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[9]\ : STD_LOGIC;
  signal NLW_cpll_cal_state2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_cpll_cal_state2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_cpll_cal_state2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_wait_ctr0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of bufg_gt_txoutclkmon_inst : label is "MLO";
  attribute box_type : string;
  attribute box_type of bufg_gt_txoutclkmon_inst : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cal_fail_store_i_4 : label is "soft_lutpair82";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of cpll_cal_state2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \cpll_cal_state2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \cpll_cal_state2_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \cpll_cal_state2_inferred__0/i__carry__0\ : label is 11;
  attribute SOFT_HLUTNM of \cpll_cal_state[12]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \cpll_cal_state[14]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \cpll_cal_state[16]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \cpll_cal_state[17]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \cpll_cal_state[18]_i_5\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \cpll_cal_state[1]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \cpll_cal_state[27]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \cpll_cal_state[28]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \cpll_cal_state[2]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \cpll_cal_state[3]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \cpll_cal_state[5]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \cpll_cal_state[6]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \cpll_cal_state[7]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of cpllpd_int_i_1 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of cpllreset_int_i_1 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \daddr[1]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \daddr[2]_i_1__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \daddr[4]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \daddr[5]_i_2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \di_msk[12]_i_2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \di_msk[12]_i_3\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \di_msk[15]_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \di_msk[15]_i_4\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \di_msk[1]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \di_msk[5]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \drp_state[1]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \drp_state[3]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \drp_state[4]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \drp_state[5]_i_1__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \drp_state[6]_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of dwe_i_1 : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of rd_i_2 : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \repeat_ctr[0]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \repeat_ctr[1]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \repeat_ctr[2]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \repeat_ctr[3]_i_2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \repeat_ctr[3]_i_3\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of txprogdivreset_int_i_1 : label is "soft_lutpair76";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of wait_ctr0_carry : label is 35;
  attribute ADDER_THRESHOLD of \wait_ctr0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \wait_ctr0_carry__1\ : label is 35;
  attribute SOFT_HLUTNM of \wait_ctr[0]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \wait_ctr[11]_i_11\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \wait_ctr[11]_i_5\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \wait_ctr[11]_i_6\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \wait_ctr[11]_i_7\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \wait_ctr[11]_i_9\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \wait_ctr[24]_i_4\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \wait_ctr[24]_i_6\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \wr_i_1__0\ : label is "soft_lutpair85";
begin
  USER_CPLLLOCK_OUT_reg_0 <= \^user_cplllock_out_reg_0\;
  cal_on_tx_drpen_out <= \^cal_on_tx_drpen_out\;
  cal_on_tx_drpwe_out <= \^cal_on_tx_drpwe_out\;
  cpllpd_int_reg_0 <= \^cpllpd_int_reg_0\;
  cpllreset_int_reg_0 <= \^cpllreset_int_reg_0\;
USER_CPLLLOCK_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_cplllock_inst_n_1,
      Q => \^user_cplllock_out_reg_0\,
      R => '0'
    );
U_TXOUTCLK_FREQ_COUNTER: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_freq_counter
     port map (
      CO(0) => cpll_cal_state2,
      D(16 downto 0) => D(16 downto 0),
      DI(3) => U_TXOUTCLK_FREQ_COUNTER_n_23,
      DI(2) => U_TXOUTCLK_FREQ_COUNTER_n_24,
      DI(1) => U_TXOUTCLK_FREQ_COUNTER_n_25,
      DI(0) => U_TXOUTCLK_FREQ_COUNTER_n_26,
      O(7 downto 0) => O(7 downto 0),
      Q(5) => \cpll_cal_state_reg_n_0_[27]\,
      Q(4) => p_2_in8_in,
      Q(3) => p_11_in,
      Q(2) => p_18_in,
      Q(1) => \cpll_cal_state_reg_n_0_[12]\,
      Q(0) => \cpll_cal_state_reg_n_0_[0]\,
      S(0) => S(0),
      \cal_fail_store__0\ => \cal_fail_store__0\,
      cal_fail_store_reg => bit_synchronizer_cplllock_inst_n_0,
      cal_fail_store_reg_0 => \repeat_ctr_reg_n_0_[3]\,
      cal_fail_store_reg_1 => cal_fail_store_i_4_n_0,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      \cpll_cal_state_reg[13]\ => \wait_ctr[11]_i_3_n_0\,
      \cpll_cal_state_reg[13]_0\ => \repeat_ctr_reg_n_0_[1]\,
      \cpll_cal_state_reg[13]_1\ => \repeat_ctr_reg_n_0_[0]\,
      \cpll_cal_state_reg[13]_2\ => \repeat_ctr_reg_n_0_[2]\,
      \cpll_cal_state_reg[21]\(0) => drp_done,
      done_o_reg_0 => U_TXOUTCLK_FREQ_COUNTER_n_0,
      done_o_reg_1(1) => cpll_cal_state7_out(21),
      done_o_reg_1(0) => cpll_cal_state7_out(13),
      drpclk_in(0) => drpclk_in(0),
      \freq_cnt_o_reg[14]_0\(7) => U_TXOUTCLK_FREQ_COUNTER_n_27,
      \freq_cnt_o_reg[14]_0\(6) => U_TXOUTCLK_FREQ_COUNTER_n_28,
      \freq_cnt_o_reg[14]_0\(5) => U_TXOUTCLK_FREQ_COUNTER_n_29,
      \freq_cnt_o_reg[14]_0\(4) => U_TXOUTCLK_FREQ_COUNTER_n_30,
      \freq_cnt_o_reg[14]_0\(3) => U_TXOUTCLK_FREQ_COUNTER_n_31,
      \freq_cnt_o_reg[14]_0\(2) => U_TXOUTCLK_FREQ_COUNTER_n_32,
      \freq_cnt_o_reg[14]_0\(1) => U_TXOUTCLK_FREQ_COUNTER_n_33,
      \freq_cnt_o_reg[14]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_34,
      \freq_cnt_o_reg[14]_1\(7) => U_TXOUTCLK_FREQ_COUNTER_n_36,
      \freq_cnt_o_reg[14]_1\(6) => U_TXOUTCLK_FREQ_COUNTER_n_37,
      \freq_cnt_o_reg[14]_1\(5) => U_TXOUTCLK_FREQ_COUNTER_n_38,
      \freq_cnt_o_reg[14]_1\(4) => U_TXOUTCLK_FREQ_COUNTER_n_39,
      \freq_cnt_o_reg[14]_1\(3) => U_TXOUTCLK_FREQ_COUNTER_n_40,
      \freq_cnt_o_reg[14]_1\(2) => U_TXOUTCLK_FREQ_COUNTER_n_41,
      \freq_cnt_o_reg[14]_1\(1) => U_TXOUTCLK_FREQ_COUNTER_n_42,
      \freq_cnt_o_reg[14]_1\(0) => U_TXOUTCLK_FREQ_COUNTER_n_43,
      \freq_cnt_o_reg[15]_0\(3) => U_TXOUTCLK_FREQ_COUNTER_n_44,
      \freq_cnt_o_reg[15]_0\(2) => U_TXOUTCLK_FREQ_COUNTER_n_45,
      \freq_cnt_o_reg[15]_0\(1) => U_TXOUTCLK_FREQ_COUNTER_n_46,
      \freq_cnt_o_reg[15]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_47,
      \freq_cnt_o_reg[16]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_49,
      \freq_cnt_o_reg[16]_1\(0) => U_TXOUTCLK_FREQ_COUNTER_n_50,
      \freq_cnt_o_reg[17]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_48,
      \freq_cnt_o_reg[9]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_35,
      \repeat_ctr_reg[3]\ => \repeat_ctr[3]_i_3_n_0\,
      \repeat_ctr_reg[3]_0\(0) => cpll_cal_state26_in,
      rst_in_out_reg => U_TXOUTCLK_FREQ_COUNTER_n_18,
      rst_in_out_reg_0 => U_TXOUTCLK_FREQ_COUNTER_n_19,
      \state_reg[1]_0\ => freq_counter_rst_reg_n_0,
      \testclk_cnt_reg[15]_0\(7 downto 0) => \testclk_cnt_reg[15]\(7 downto 0),
      \testclk_cnt_reg[17]_0\(1 downto 0) => \testclk_cnt_reg[17]\(1 downto 0),
      txoutclkmon => txoutclkmon
    );
bit_synchronizer_cplllock_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_25
     port map (
      Q(1) => \cpll_cal_state_reg_n_0_[30]\,
      Q(0) => \cpll_cal_state_reg_n_0_[0]\,
      USER_CPLLLOCK_OUT_reg => mask_user_in_reg_n_0,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      \cpll_cal_state_reg[0]\ => bit_synchronizer_cplllock_inst_n_1,
      drpclk_in(0) => drpclk_in(0),
      i_in_out_reg_0 => bit_synchronizer_cplllock_inst_n_0,
      in0 => in0
    );
bit_synchronizer_txoutclksel_inst0: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_26
     port map (
      D(0) => bit_synchronizer_txoutclksel_inst0_n_0,
      drpclk_in(0) => drpclk_in(0),
      \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0]\ => mask_user_in_reg_n_0,
      txoutclksel_int(0) => txoutclksel_int(2)
    );
bit_synchronizer_txoutclksel_inst1: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_27
     port map (
      D(0) => bit_synchronizer_txoutclksel_inst1_n_0,
      drpclk_in(0) => drpclk_in(0),
      \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1]\ => mask_user_in_reg_n_0
    );
bit_synchronizer_txoutclksel_inst2: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_28
     port map (
      D(0) => bit_synchronizer_txoutclksel_inst2_n_0,
      drpclk_in(0) => drpclk_in(0),
      \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\ => mask_user_in_reg_n_0,
      txoutclksel_int(0) => txoutclksel_int(2)
    );
bit_synchronizer_txprgdivresetdone_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_29
     port map (
      D(4 downto 2) => cpll_cal_state7_out(31 downto 29),
      D(1 downto 0) => cpll_cal_state7_out(20 downto 19),
      Q(8) => \cpll_cal_state_reg_n_0_[31]\,
      Q(7) => \cpll_cal_state_reg_n_0_[30]\,
      Q(6) => \cpll_cal_state_reg_n_0_[29]\,
      Q(5) => \cpll_cal_state_reg_n_0_[28]\,
      Q(4) => p_11_in,
      Q(3) => p_12_in,
      Q(2) => p_13_in,
      Q(1) => p_16_in,
      Q(0) => p_17_in,
      \cal_fail_store__0\ => \cal_fail_store__0\,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      \cpll_cal_state_reg[15]\ => bit_synchronizer_txprgdivresetdone_inst_n_0,
      \cpll_cal_state_reg[20]\ => U_TXOUTCLK_FREQ_COUNTER_n_0,
      \cpll_cal_state_reg[29]\ => \wait_ctr[11]_i_3_n_0\,
      drpclk_in(0) => drpclk_in(0),
      freq_counter_rst_reg => \wait_ctr[24]_i_3_n_0\,
      freq_counter_rst_reg_0 => freq_counter_rst_reg_n_0,
      freq_counter_rst_reg_1 => \cpll_cal_state[18]_i_2_n_0\,
      i_in_meta_reg_0 => i_in_meta_reg_0
    );
bit_synchronizer_txprogdivreset_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_30
     port map (
      drpclk_in(0) => drpclk_in(0),
      i_in_meta_reg_0 => i_in_meta_reg,
      \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg\ => mask_user_in_reg_n_0,
      txprogdivreset_int => txprogdivreset_int,
      txprogdivreset_int_reg => bit_synchronizer_txprogdivreset_inst_n_0
    );
bufg_gt_txoutclkmon_inst: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => lopt,
      CEMASK => '1',
      CLR => lopt_1,
      CLRMASK => '1',
      DIV(2 downto 0) => B"000",
      I => txoutclk_out(0),
      O => txoutclkmon
    );
cal_fail_store_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \repeat_ctr_reg_n_0_[1]\,
      I1 => \repeat_ctr_reg_n_0_[0]\,
      I2 => \repeat_ctr_reg_n_0_[2]\,
      O => cal_fail_store_i_4_n_0
    );
cal_fail_store_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => U_TXOUTCLK_FREQ_COUNTER_n_19,
      Q => \cal_fail_store__0\,
      R => '0'
    );
cpll_cal_state2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => cpll_cal_state2_carry_n_0,
      CO(6) => cpll_cal_state2_carry_n_1,
      CO(5) => cpll_cal_state2_carry_n_2,
      CO(4) => cpll_cal_state2_carry_n_3,
      CO(3) => cpll_cal_state2_carry_n_4,
      CO(2) => cpll_cal_state2_carry_n_5,
      CO(1) => cpll_cal_state2_carry_n_6,
      CO(0) => cpll_cal_state2_carry_n_7,
      DI(7) => '0',
      DI(6) => U_TXOUTCLK_FREQ_COUNTER_n_23,
      DI(5) => U_TXOUTCLK_FREQ_COUNTER_n_24,
      DI(4) => U_TXOUTCLK_FREQ_COUNTER_n_25,
      DI(3) => '0',
      DI(2) => U_TXOUTCLK_FREQ_COUNTER_n_26,
      DI(1 downto 0) => B"00",
      O(7 downto 0) => NLW_cpll_cal_state2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => U_TXOUTCLK_FREQ_COUNTER_n_27,
      S(6) => U_TXOUTCLK_FREQ_COUNTER_n_28,
      S(5) => U_TXOUTCLK_FREQ_COUNTER_n_29,
      S(4) => U_TXOUTCLK_FREQ_COUNTER_n_30,
      S(3) => U_TXOUTCLK_FREQ_COUNTER_n_31,
      S(2) => U_TXOUTCLK_FREQ_COUNTER_n_32,
      S(1) => U_TXOUTCLK_FREQ_COUNTER_n_33,
      S(0) => U_TXOUTCLK_FREQ_COUNTER_n_34
    );
\cpll_cal_state2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => cpll_cal_state2_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_cpll_cal_state2_carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => cpll_cal_state2,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_cpll_cal_state2_carry__0_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => U_TXOUTCLK_FREQ_COUNTER_n_50
    );
\cpll_cal_state2_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \cpll_cal_state2_inferred__0/i__carry_n_0\,
      CO(6) => \cpll_cal_state2_inferred__0/i__carry_n_1\,
      CO(5) => \cpll_cal_state2_inferred__0/i__carry_n_2\,
      CO(4) => \cpll_cal_state2_inferred__0/i__carry_n_3\,
      CO(3) => \cpll_cal_state2_inferred__0/i__carry_n_4\,
      CO(2) => \cpll_cal_state2_inferred__0/i__carry_n_5\,
      CO(1) => \cpll_cal_state2_inferred__0/i__carry_n_6\,
      CO(0) => \cpll_cal_state2_inferred__0/i__carry_n_7\,
      DI(7) => U_TXOUTCLK_FREQ_COUNTER_n_44,
      DI(6 downto 5) => B"00",
      DI(4) => U_TXOUTCLK_FREQ_COUNTER_n_35,
      DI(3) => '0',
      DI(2) => U_TXOUTCLK_FREQ_COUNTER_n_45,
      DI(1) => U_TXOUTCLK_FREQ_COUNTER_n_46,
      DI(0) => U_TXOUTCLK_FREQ_COUNTER_n_47,
      O(7 downto 0) => \NLW_cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7) => U_TXOUTCLK_FREQ_COUNTER_n_36,
      S(6) => U_TXOUTCLK_FREQ_COUNTER_n_37,
      S(5) => U_TXOUTCLK_FREQ_COUNTER_n_38,
      S(4) => U_TXOUTCLK_FREQ_COUNTER_n_39,
      S(3) => U_TXOUTCLK_FREQ_COUNTER_n_40,
      S(2) => U_TXOUTCLK_FREQ_COUNTER_n_41,
      S(1) => U_TXOUTCLK_FREQ_COUNTER_n_42,
      S(0) => U_TXOUTCLK_FREQ_COUNTER_n_43
    );
\cpll_cal_state2_inferred__0/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \cpll_cal_state2_inferred__0/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => cpll_cal_state26_in,
      DI(7 downto 1) => B"0000000",
      DI(0) => U_TXOUTCLK_FREQ_COUNTER_n_48,
      O(7 downto 0) => \NLW_cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => U_TXOUTCLK_FREQ_COUNTER_n_49
    );
\cpll_cal_state[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => drp_done,
      I1 => p_0_in,
      O => cpll_cal_state7_out(12)
    );
\cpll_cal_state[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \wait_ctr[11]_i_3_n_0\,
      I1 => p_18_in,
      I2 => \wait_ctr[24]_i_3_n_0\,
      I3 => p_17_in,
      O => cpll_cal_state7_out(14)
    );
\cpll_cal_state[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \wait_ctr[24]_i_3_n_0\,
      I1 => p_17_in,
      I2 => \cpll_cal_state[18]_i_2_n_0\,
      I3 => p_16_in,
      O => cpll_cal_state7_out(15)
    );
\cpll_cal_state[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => p_16_in,
      I1 => \cpll_cal_state[18]_i_2_n_0\,
      I2 => \wait_ctr[24]_i_3_n_0\,
      I3 => p_15_in,
      O => cpll_cal_state7_out(16)
    );
\cpll_cal_state[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \wait_ctr[24]_i_3_n_0\,
      I1 => p_15_in,
      I2 => \cpll_cal_state[18]_i_2_n_0\,
      I3 => p_14_in,
      O => cpll_cal_state7_out(17)
    );
\cpll_cal_state[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \wait_ctr[11]_i_3_n_0\,
      I1 => p_13_in,
      I2 => \cpll_cal_state[18]_i_2_n_0\,
      I3 => p_14_in,
      O => cpll_cal_state7_out(18)
    );
\cpll_cal_state[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFFEFFFEFE"
    )
        port map (
      I0 => \cpll_cal_state[18]_i_3_n_0\,
      I1 => \cpll_cal_state[18]_i_4_n_0\,
      I2 => \cpll_cal_state[18]_i_5_n_0\,
      I3 => \cpll_cal_state[18]_i_6_n_0\,
      I4 => \wait_ctr[11]_i_9_n_0\,
      I5 => \cpll_cal_state[18]_i_7_n_0\,
      O => \cpll_cal_state[18]_i_2_n_0\
    );
\cpll_cal_state[18]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[23]\,
      I1 => \wait_ctr_reg_n_0_[24]\,
      I2 => \wait_ctr_reg_n_0_[21]\,
      I3 => \wait_ctr_reg_n_0_[22]\,
      O => \cpll_cal_state[18]_i_3_n_0\
    );
\cpll_cal_state[18]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[19]\,
      I1 => \wait_ctr_reg_n_0_[20]\,
      I2 => \wait_ctr_reg_n_0_[17]\,
      I3 => \wait_ctr_reg_n_0_[18]\,
      O => \cpll_cal_state[18]_i_4_n_0\
    );
\cpll_cal_state[18]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[16]\,
      I1 => \wait_ctr_reg_n_0_[15]\,
      O => \cpll_cal_state[18]_i_5_n_0\
    );
\cpll_cal_state[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF7FFFFFFF"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[14]\,
      I1 => \wait_ctr_reg_n_0_[13]\,
      I2 => \wait_ctr_reg_n_0_[12]\,
      I3 => \wait_ctr_reg_n_0_[11]\,
      I4 => \wait_ctr_reg_n_0_[10]\,
      I5 => \wait_ctr_reg_n_0_[9]\,
      O => \cpll_cal_state[18]_i_6_n_0\
    );
\cpll_cal_state[18]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFE00"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[2]\,
      I1 => \wait_ctr_reg_n_0_[1]\,
      I2 => \wait_ctr_reg_n_0_[3]\,
      I3 => \wait_ctr_reg_n_0_[4]\,
      I4 => \wait_ctr_reg_n_0_[10]\,
      O => \cpll_cal_state[18]_i_7_n_0\
    );
\cpll_cal_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => drp_done,
      I2 => p_1_in10_in,
      O => cpll_cal_state7_out(1)
    );
\cpll_cal_state[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => drp_done,
      I1 => p_3_in,
      O => cpll_cal_state7_out(27)
    );
\cpll_cal_state[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[27]\,
      I1 => \wait_ctr[11]_i_3_n_0\,
      I2 => \cpll_cal_state_reg_n_0_[28]\,
      O => cpll_cal_state7_out(28)
    );
\cpll_cal_state[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_1_in10_in,
      I1 => drp_done,
      O => cpll_cal_state7_out(2)
    );
\cpll_cal_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => drp_done,
      I1 => p_1_in2_in,
      I2 => \status_store__0\,
      I3 => p_29_in,
      O => cpll_cal_state7_out(3)
    );
\cpll_cal_state[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF888F8"
    )
        port map (
      I0 => p_29_in,
      I1 => \status_store__0\,
      I2 => p_1_in5_in,
      I3 => drp_done,
      I4 => p_0_in7_in,
      O => cpll_cal_state7_out(5)
    );
\cpll_cal_state[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => drp_done,
      I1 => p_1_in5_in,
      O => cpll_cal_state7_out(6)
    );
\cpll_cal_state[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => drp_done,
      I1 => p_1_in,
      I2 => \status_store__0\,
      I3 => p_25_in,
      O => cpll_cal_state7_out(7)
    );
\cpll_cal_state[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF888F8"
    )
        port map (
      I0 => p_25_in,
      I1 => \status_store__0\,
      I2 => p_4_in,
      I3 => drp_done,
      I4 => p_0_in3_in,
      O => cpll_cal_state7_out(9)
    );
\cpll_cal_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      Q => \cpll_cal_state_reg_n_0_[0]\,
      S => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_4_in,
      Q => p_0_in0_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_0_in0_in,
      Q => p_0_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(12),
      Q => \cpll_cal_state_reg_n_0_[12]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(13),
      Q => p_18_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(14),
      Q => p_17_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(15),
      Q => p_16_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(16),
      Q => p_15_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(17),
      Q => p_14_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(18),
      Q => p_13_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(19),
      Q => p_12_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(1),
      Q => p_1_in10_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(20),
      Q => p_11_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(21),
      Q => p_2_in8_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_2_in8_in,
      Q => p_2_in4_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_2_in4_in,
      Q => p_2_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_2_in,
      Q => p_2_in1_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_2_in1_in,
      Q => p_3_in9_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_3_in9_in,
      Q => p_3_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(27),
      Q => \cpll_cal_state_reg_n_0_[27]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(28),
      Q => \cpll_cal_state_reg_n_0_[28]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(29),
      Q => \cpll_cal_state_reg_n_0_[29]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(2),
      Q => p_29_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(30),
      Q => \cpll_cal_state_reg_n_0_[30]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(31),
      Q => \cpll_cal_state_reg_n_0_[31]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(3),
      Q => p_1_in2_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_1_in2_in,
      Q => p_0_in7_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(5),
      Q => p_1_in5_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(6),
      Q => p_25_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(7),
      Q => p_1_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_1_in,
      Q => p_0_in3_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(9),
      Q => p_4_in,
      R => cal_on_tx_reset_in_sync
    );
cpllpd_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF778F00"
    )
        port map (
      I0 => \wait_ctr[24]_i_3_n_0\,
      I1 => p_17_in,
      I2 => \wait_ctr[11]_i_3_n_0\,
      I3 => p_18_in,
      I4 => \^cpllpd_int_reg_0\,
      O => cpllpd_int_i_1_n_0
    );
cpllpd_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpllpd_int_i_1_n_0,
      Q => \^cpllpd_int_reg_0\,
      R => cal_on_tx_reset_in_sync
    );
cpllreset_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFFFA888"
    )
        port map (
      I0 => p_16_in,
      I1 => \cpll_cal_state[18]_i_2_n_0\,
      I2 => \wait_ctr[24]_i_3_n_0\,
      I3 => p_15_in,
      I4 => \^cpllreset_int_reg_0\,
      O => cpllreset_int_i_1_n_0
    );
cpllreset_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpllreset_int_i_1_n_0,
      Q => \^cpllreset_int_reg_0\,
      R => cal_on_tx_reset_in_sync
    );
\daddr[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => daddr0_in(3),
      I1 => \daddr[5]_i_2_n_0\,
      I2 => p_1_in2_in,
      I3 => p_2_in1_in,
      I4 => p_0_in0_in,
      O => daddr0_in(1)
    );
\daddr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => daddr0_in(3),
      I1 => p_1_in5_in,
      I2 => p_2_in4_in,
      I3 => p_0_in3_in,
      I4 => p_3_in,
      O => \daddr[2]_i_1__0_n_0\
    );
\daddr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => p_4_in,
      I1 => p_2_in8_in,
      I2 => p_3_in9_in,
      I3 => p_1_in10_in,
      I4 => p_0_in7_in,
      I5 => \cpll_cal_state_reg_n_0_[0]\,
      O => daddr0_in(3)
    );
\daddr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002AAAA"
    )
        port map (
      I0 => daddr0_in(3),
      I1 => p_1_in2_in,
      I2 => p_2_in1_in,
      I3 => p_0_in0_in,
      I4 => \daddr[5]_i_2_n_0\,
      O => daddr0_in(4)
    );
\daddr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111555555555"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => \daddr[5]_i_2_n_0\,
      I2 => p_0_in0_in,
      I3 => p_2_in1_in,
      I4 => p_1_in2_in,
      I5 => \daddr[6]_i_2_n_0\,
      O => \daddr[5]_i_1__0_n_0\
    );
\daddr[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => p_3_in,
      I1 => p_0_in3_in,
      I2 => p_2_in4_in,
      I3 => p_1_in5_in,
      O => \daddr[5]_i_2_n_0\
    );
\daddr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555455555555"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => p_3_in,
      I2 => p_0_in3_in,
      I3 => p_2_in4_in,
      I4 => p_1_in5_in,
      I5 => \daddr[6]_i_2_n_0\,
      O => \daddr[6]_i_1__0_n_0\
    );
\daddr[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_1_in10_in,
      I2 => p_3_in9_in,
      I3 => p_2_in8_in,
      I4 => p_4_in,
      O => \daddr[6]_i_2_n_0\
    );
\daddr[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => p_0_in,
      I1 => p_2_in,
      I2 => p_1_in,
      I3 => daddr0_in(1),
      O => \daddr[7]_i_1__0_n_0\
    );
\daddr[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => p_4_in,
      I2 => p_2_in8_in,
      I3 => p_3_in9_in,
      I4 => p_1_in10_in,
      I5 => p_0_in7_in,
      O => \daddr[7]_i_2__0_n_0\
    );
\daddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => daddr0_in(1),
      Q => \daddr_reg[7]_0\(0),
      R => '0'
    );
\daddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => \daddr[2]_i_1__0_n_0\,
      Q => \daddr_reg[7]_0\(1),
      R => '0'
    );
\daddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => daddr0_in(3),
      Q => \daddr_reg[7]_0\(2),
      R => '0'
    );
\daddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => daddr0_in(4),
      Q => \daddr_reg[7]_0\(3),
      R => '0'
    );
\daddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => \daddr[5]_i_1__0_n_0\,
      Q => \daddr_reg[7]_0\(4),
      R => '0'
    );
\daddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => \daddr[6]_i_1__0_n_0\,
      Q => \daddr_reg[7]_0\(5),
      R => '0'
    );
\daddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => \daddr[7]_i_2__0_n_0\,
      Q => \daddr_reg[7]_0\(6),
      R => '0'
    );
den_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCDFFCC"
    )
        port map (
      I0 => \drp_state_reg_n_0_[5]\,
      I1 => \drp_state_reg_n_0_[4]\,
      I2 => \drp_state_reg_n_0_[2]\,
      I3 => \drp_state_reg_n_0_[1]\,
      I4 => \^cal_on_tx_drpen_out\,
      O => den_i_1_n_0
    );
den_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => den_i_1_n_0,
      Q => \^cal_on_tx_drpen_out\
    );
\di_msk[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[0]\,
      I2 => \progdiv_cfg_store_reg_n_0_[0]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[0]\,
      O => \di_msk[0]_i_1_n_0\
    );
\di_msk[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE0E0E0E0E0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[10]\,
      I3 => p_0_in7_in,
      I4 => p_2_in1_in,
      I5 => \progclk_sel_store_reg_n_0_[10]\,
      O => \di_msk[10]_i_1_n_0\
    );
\di_msk[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE0E0FFE0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[11]\,
      I3 => \progclk_sel_store_reg_n_0_[11]\,
      I4 => \di_msk[12]_i_2_n_0\,
      I5 => p_0_in0_in,
      O => \di_msk[11]_i_1_n_0\
    );
\di_msk[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[12]\,
      I2 => \progdiv_cfg_store_reg_n_0_[12]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[12]\,
      O => \di_msk[12]_i_1_n_0\
    );
\di_msk[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      O => \di_msk[12]_i_2_n_0\
    );
\di_msk[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      O => \di_msk[12]_i_3_n_0\
    );
\di_msk[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[13]\,
      I3 => \di_msk[13]_i_2_n_0\,
      O => \di_msk[13]_i_1_n_0\
    );
\di_msk[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[13]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[13]\,
      I5 => p_0_in,
      O => \di_msk[13]_i_2_n_0\
    );
\di_msk[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[14]\,
      I3 => \di_msk[14]_i_2_n_0\,
      O => \di_msk[14]_i_1_n_0\
    );
\di_msk[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[14]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[14]\,
      I5 => p_0_in,
      O => \di_msk[14]_i_2_n_0\
    );
\di_msk[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => \di_msk[15]_i_3_n_0\,
      I2 => \cpll_cal_state_reg_n_0_[0]\,
      O => \di_msk[15]_i_1_n_0\
    );
\di_msk[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[15]\,
      I3 => p_0_in7_in,
      I4 => p_0_in,
      O => \di_msk[15]_i_2_n_0\
    );
\di_msk[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => p_3_in9_in,
      I2 => p_0_in3_in,
      I3 => p_3_in,
      I4 => \di_msk[12]_i_2_n_0\,
      I5 => \di_msk[15]_i_4_n_0\,
      O => \di_msk[15]_i_3_n_0\
    );
\di_msk[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => p_2_in,
      O => \di_msk[15]_i_4_n_0\
    );
\di_msk[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[1]\,
      I3 => \di_msk[1]_i_2_n_0\,
      O => \di_msk[1]_i_1_n_0\
    );
\di_msk[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[1]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[1]\,
      I5 => p_0_in,
      O => \di_msk[1]_i_2_n_0\
    );
\di_msk[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444FFFFF444"
    )
        port map (
      I0 => \di_msk[12]_i_3_n_0\,
      I1 => \progdiv_cfg_store_reg_n_0_[2]\,
      I2 => p_0_in0_in,
      I3 => \x0e1_store_reg_n_0_[2]\,
      I4 => \progclk_sel_store_reg_n_0_[2]\,
      I5 => \di_msk[12]_i_2_n_0\,
      O => \di_msk[2]_i_1_n_0\
    );
\di_msk[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[3]\,
      I2 => \progdiv_cfg_store_reg_n_0_[3]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[3]\,
      O => \di_msk[3]_i_1_n_0\
    );
\di_msk[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444FFFFF444"
    )
        port map (
      I0 => \di_msk[12]_i_3_n_0\,
      I1 => \progdiv_cfg_store_reg_n_0_[4]\,
      I2 => p_0_in0_in,
      I3 => \x0e1_store_reg_n_0_[4]\,
      I4 => \progclk_sel_store_reg_n_0_[4]\,
      I5 => \di_msk[12]_i_2_n_0\,
      O => \di_msk[4]_i_1_n_0\
    );
\di_msk[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[5]\,
      I3 => \di_msk[5]_i_2_n_0\,
      O => \di_msk[5]_i_1_n_0\
    );
\di_msk[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[5]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[5]\,
      I5 => p_0_in,
      O => \di_msk[5]_i_2_n_0\
    );
\di_msk[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[6]\,
      I3 => \di_msk[6]_i_2_n_0\,
      O => \di_msk[6]_i_1_n_0\
    );
\di_msk[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[6]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[6]\,
      I5 => p_0_in,
      O => \di_msk[6]_i_2_n_0\
    );
\di_msk[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444FFFFF444"
    )
        port map (
      I0 => \di_msk[12]_i_3_n_0\,
      I1 => \progdiv_cfg_store_reg_n_0_[7]\,
      I2 => p_0_in0_in,
      I3 => \x0e1_store_reg_n_0_[7]\,
      I4 => \progclk_sel_store_reg_n_0_[7]\,
      I5 => \di_msk[12]_i_2_n_0\,
      O => \di_msk[7]_i_1_n_0\
    );
\di_msk[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[8]\,
      I2 => \progdiv_cfg_store_reg_n_0_[8]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[8]\,
      O => \di_msk[8]_i_1_n_0\
    );
\di_msk[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[9]\,
      I2 => \progdiv_cfg_store_reg_n_0_[9]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[9]\,
      O => \di_msk[9]_i_1_n_0\
    );
\di_msk_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[0]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[0]\,
      R => '0'
    );
\di_msk_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[10]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[10]\,
      R => '0'
    );
\di_msk_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[11]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[11]\,
      R => '0'
    );
\di_msk_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[12]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[12]\,
      R => '0'
    );
\di_msk_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[13]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[13]\,
      R => '0'
    );
\di_msk_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[14]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[14]\,
      R => '0'
    );
\di_msk_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[15]_i_2_n_0\,
      Q => \di_msk_reg_n_0_[15]\,
      R => '0'
    );
\di_msk_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[1]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[1]\,
      R => '0'
    );
\di_msk_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[2]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[2]\,
      R => '0'
    );
\di_msk_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[3]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[3]\,
      R => '0'
    );
\di_msk_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[4]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[4]\,
      R => '0'
    );
\di_msk_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[5]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[5]\,
      R => '0'
    );
\di_msk_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[6]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[6]\,
      R => '0'
    );
\di_msk_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[7]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[7]\,
      R => '0'
    );
\di_msk_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[8]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[8]\,
      R => '0'
    );
\di_msk_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[9]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[9]\,
      R => '0'
    );
\di_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[0]\,
      Q => \di_reg[15]_0\(0)
    );
\di_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[10]\,
      Q => \di_reg[15]_0\(10)
    );
\di_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[11]\,
      Q => \di_reg[15]_0\(11)
    );
\di_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[12]\,
      Q => \di_reg[15]_0\(12)
    );
\di_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[13]\,
      Q => \di_reg[15]_0\(13)
    );
\di_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[14]\,
      Q => \di_reg[15]_0\(14)
    );
\di_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[15]\,
      Q => \di_reg[15]_0\(15)
    );
\di_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[1]\,
      Q => \di_reg[15]_0\(1)
    );
\di_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[2]\,
      Q => \di_reg[15]_0\(2)
    );
\di_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[3]\,
      Q => \di_reg[15]_0\(3)
    );
\di_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[4]\,
      Q => \di_reg[15]_0\(4)
    );
\di_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[5]\,
      Q => \di_reg[15]_0\(5)
    );
\di_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[6]\,
      Q => \di_reg[15]_0\(6)
    );
\di_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[7]\,
      Q => \di_reg[15]_0\(7)
    );
\di_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[8]\,
      Q => \di_reg[15]_0\(8)
    );
\di_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[9]\,
      Q => \di_reg[15]_0\(9)
    );
\drp_state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => drp_done,
      I1 => rd,
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => wr,
      O => \drp_state[0]_i_1__0_n_0\
    );
\drp_state[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rd,
      I1 => \drp_state_reg_n_0_[0]\,
      O => \drp_state[1]_i_1__0_n_0\
    );
\drp_state[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \drp_state_reg_n_0_[1]\,
      I1 => cal_on_tx_drdy,
      I2 => \drp_state_reg_n_0_[2]\,
      O => \drp_state[2]_i_1__0_n_0\
    );
\drp_state[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => cal_on_tx_drdy,
      I2 => rd,
      O => \drp_state[3]_i_1_n_0\
    );
\drp_state[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => \drp_state_reg_n_0_[3]\,
      I1 => rd,
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => wr,
      O => \drp_state[4]_i_1__0_n_0\
    );
\drp_state[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => cal_on_tx_drdy,
      I2 => \drp_state_reg_n_0_[5]\,
      O => \drp_state[5]_i_1__0_n_0\
    );
\drp_state[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
        port map (
      I0 => cal_on_tx_drdy,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => rd,
      I3 => \drp_state_reg_n_0_[2]\,
      O => \drp_state[6]_i_1__0_n_0\
    );
\drp_state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \drp_state[0]_i_1__0_n_0\,
      PRE => cal_on_tx_reset_in_sync,
      Q => \drp_state_reg_n_0_[0]\
    );
\drp_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[1]_i_1__0_n_0\,
      Q => \drp_state_reg_n_0_[1]\
    );
\drp_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[2]_i_1__0_n_0\,
      Q => \drp_state_reg_n_0_[2]\
    );
\drp_state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[3]_i_1_n_0\,
      Q => \drp_state_reg_n_0_[3]\
    );
\drp_state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[4]_i_1__0_n_0\,
      Q => \drp_state_reg_n_0_[4]\
    );
\drp_state_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[5]_i_1__0_n_0\,
      Q => \drp_state_reg_n_0_[5]\
    );
\drp_state_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[6]_i_1__0_n_0\,
      Q => drp_done
    );
dwe_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \^cal_on_tx_drpwe_out\,
      O => dwe_i_1_n_0
    );
dwe_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => dwe_i_1_n_0,
      Q => \^cal_on_tx_drpwe_out\
    );
freq_counter_rst_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txprgdivresetdone_inst_n_0,
      Q => freq_counter_rst_reg_n_0,
      R => '0'
    );
mask_user_in_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEEE"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => p_1_in10_in,
      I2 => \cpll_cal_state_reg_n_0_[30]\,
      I3 => \cpll_cal_state_reg_n_0_[31]\,
      I4 => mask_user_in_reg_n_0,
      O => mask_user_in_i_1_n_0
    );
mask_user_in_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => mask_user_in_i_1_n_0,
      Q => mask_user_in_reg_n_0,
      R => cal_on_tx_reset_in_sync
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txoutclksel_inst0_n_0,
      Q => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\(0),
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txoutclksel_inst1_n_0,
      Q => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\(1),
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txoutclksel_inst2_n_0,
      Q => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\(2),
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txprogdivreset_inst_n_0,
      Q => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      R => '0'
    );
\progclk_sel_store[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => drp_done,
      I2 => p_2_in8_in,
      I3 => p_1_in2_in,
      O => progclk_sel_store
    );
\progclk_sel_store_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(0),
      Q => \progclk_sel_store_reg_n_0_[0]\,
      R => '0'
    );
\progclk_sel_store_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(10),
      Q => \progclk_sel_store_reg_n_0_[10]\,
      R => '0'
    );
\progclk_sel_store_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(11),
      Q => \progclk_sel_store_reg_n_0_[11]\,
      R => '0'
    );
\progclk_sel_store_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(12),
      Q => \progclk_sel_store_reg_n_0_[12]\,
      R => '0'
    );
\progclk_sel_store_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(13),
      Q => \progclk_sel_store_reg_n_0_[13]\,
      R => '0'
    );
\progclk_sel_store_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(14),
      Q => \progclk_sel_store_reg_n_0_[14]\,
      R => '0'
    );
\progclk_sel_store_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(1),
      Q => \progclk_sel_store_reg_n_0_[1]\,
      R => '0'
    );
\progclk_sel_store_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(2),
      Q => \progclk_sel_store_reg_n_0_[2]\,
      R => '0'
    );
\progclk_sel_store_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(3),
      Q => \progclk_sel_store_reg_n_0_[3]\,
      R => '0'
    );
\progclk_sel_store_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(4),
      Q => \progclk_sel_store_reg_n_0_[4]\,
      R => '0'
    );
\progclk_sel_store_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(5),
      Q => \progclk_sel_store_reg_n_0_[5]\,
      R => '0'
    );
\progclk_sel_store_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(6),
      Q => \progclk_sel_store_reg_n_0_[6]\,
      R => '0'
    );
\progclk_sel_store_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(7),
      Q => \progclk_sel_store_reg_n_0_[7]\,
      R => '0'
    );
\progclk_sel_store_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(8),
      Q => \progclk_sel_store_reg_n_0_[8]\,
      R => '0'
    );
\progclk_sel_store_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(9),
      Q => \progclk_sel_store_reg_n_0_[9]\,
      R => '0'
    );
\progdiv_cfg_store[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => drp_done,
      I2 => p_2_in4_in,
      I3 => p_1_in,
      O => progdiv_cfg_store
    );
\progdiv_cfg_store[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF30302000"
    )
        port map (
      I0 => Q(15),
      I1 => cal_on_tx_reset_in_sync,
      I2 => drp_done,
      I3 => p_2_in4_in,
      I4 => p_1_in,
      I5 => \progdiv_cfg_store_reg_n_0_[15]\,
      O => \progdiv_cfg_store[15]_i_1_n_0\
    );
\progdiv_cfg_store_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(0),
      Q => \progdiv_cfg_store_reg_n_0_[0]\,
      R => '0'
    );
\progdiv_cfg_store_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(10),
      Q => \progdiv_cfg_store_reg_n_0_[10]\,
      R => '0'
    );
\progdiv_cfg_store_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(11),
      Q => \progdiv_cfg_store_reg_n_0_[11]\,
      R => '0'
    );
\progdiv_cfg_store_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(12),
      Q => \progdiv_cfg_store_reg_n_0_[12]\,
      R => '0'
    );
\progdiv_cfg_store_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(13),
      Q => \progdiv_cfg_store_reg_n_0_[13]\,
      R => '0'
    );
\progdiv_cfg_store_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(14),
      Q => \progdiv_cfg_store_reg_n_0_[14]\,
      R => '0'
    );
\progdiv_cfg_store_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \progdiv_cfg_store[15]_i_1_n_0\,
      Q => \progdiv_cfg_store_reg_n_0_[15]\,
      R => '0'
    );
\progdiv_cfg_store_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(1),
      Q => \progdiv_cfg_store_reg_n_0_[1]\,
      R => '0'
    );
\progdiv_cfg_store_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(2),
      Q => \progdiv_cfg_store_reg_n_0_[2]\,
      R => '0'
    );
\progdiv_cfg_store_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(3),
      Q => \progdiv_cfg_store_reg_n_0_[3]\,
      R => '0'
    );
\progdiv_cfg_store_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(4),
      Q => \progdiv_cfg_store_reg_n_0_[4]\,
      R => '0'
    );
\progdiv_cfg_store_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(5),
      Q => \progdiv_cfg_store_reg_n_0_[5]\,
      R => '0'
    );
\progdiv_cfg_store_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(6),
      Q => \progdiv_cfg_store_reg_n_0_[6]\,
      R => '0'
    );
\progdiv_cfg_store_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(7),
      Q => \progdiv_cfg_store_reg_n_0_[7]\,
      R => '0'
    );
\progdiv_cfg_store_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(8),
      Q => \progdiv_cfg_store_reg_n_0_[8]\,
      R => '0'
    );
\progdiv_cfg_store_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(9),
      Q => \progdiv_cfg_store_reg_n_0_[9]\,
      R => '0'
    );
\rd_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555755555554"
    )
        port map (
      I0 => drp_done,
      I1 => p_1_in,
      I2 => p_2_in4_in,
      I3 => p_4_in,
      I4 => rd_i_2_n_0,
      I5 => rd,
      O => \rd_i_1__0_n_0\
    );
rd_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_1_in5_in,
      I1 => p_1_in10_in,
      I2 => p_2_in8_in,
      I3 => p_1_in2_in,
      O => rd_i_2_n_0
    );
rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \rd_i_1__0_n_0\,
      Q => rd,
      R => cal_on_tx_reset_in_sync
    );
\repeat_ctr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_11_in,
      I1 => \repeat_ctr_reg_n_0_[0]\,
      O => \repeat_ctr[0]_i_1_n_0\
    );
\repeat_ctr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => p_11_in,
      I1 => \repeat_ctr_reg_n_0_[0]\,
      I2 => \repeat_ctr_reg_n_0_[1]\,
      O => \repeat_ctr[1]_i_1_n_0\
    );
\repeat_ctr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => p_11_in,
      I1 => \repeat_ctr_reg_n_0_[2]\,
      I2 => \repeat_ctr_reg_n_0_[1]\,
      I3 => \repeat_ctr_reg_n_0_[0]\,
      O => \repeat_ctr[2]_i_1_n_0\
    );
\repeat_ctr[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => p_11_in,
      I1 => \repeat_ctr_reg_n_0_[3]\,
      I2 => \repeat_ctr_reg_n_0_[2]\,
      I3 => \repeat_ctr_reg_n_0_[0]\,
      I4 => \repeat_ctr_reg_n_0_[1]\,
      O => \repeat_ctr[3]_i_2_n_0\
    );
\repeat_ctr[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \repeat_ctr_reg_n_0_[3]\,
      I1 => \repeat_ctr_reg_n_0_[2]\,
      I2 => \repeat_ctr_reg_n_0_[0]\,
      I3 => \repeat_ctr_reg_n_0_[1]\,
      O => \repeat_ctr[3]_i_3_n_0\
    );
\repeat_ctr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => U_TXOUTCLK_FREQ_COUNTER_n_18,
      D => \repeat_ctr[0]_i_1_n_0\,
      Q => \repeat_ctr_reg_n_0_[0]\,
      R => '0'
    );
\repeat_ctr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => U_TXOUTCLK_FREQ_COUNTER_n_18,
      D => \repeat_ctr[1]_i_1_n_0\,
      Q => \repeat_ctr_reg_n_0_[1]\,
      R => '0'
    );
\repeat_ctr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => U_TXOUTCLK_FREQ_COUNTER_n_18,
      D => \repeat_ctr[2]_i_1_n_0\,
      Q => \repeat_ctr_reg_n_0_[2]\,
      R => '0'
    );
\repeat_ctr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => U_TXOUTCLK_FREQ_COUNTER_n_18,
      D => \repeat_ctr[3]_i_2_n_0\,
      Q => \repeat_ctr_reg_n_0_[3]\,
      R => '0'
    );
\rst_in_meta_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^user_cplllock_out_reg_0\,
      O => rst_in0
    );
status_store_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => Q(15),
      I1 => p_1_in5_in,
      I2 => p_1_in10_in,
      I3 => cal_on_tx_reset_in_sync,
      I4 => drp_done,
      I5 => \status_store__0\,
      O => status_store_i_1_n_0
    );
status_store_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => status_store_i_1_n_0,
      Q => \status_store__0\,
      R => '0'
    );
\txoutclksel_int[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => txoutclksel_int(2),
      I1 => \cpll_cal_state_reg_n_0_[12]\,
      I2 => \cpll_cal_state_reg_n_0_[0]\,
      O => \txoutclksel_int[2]_i_1_n_0\
    );
\txoutclksel_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \txoutclksel_int[2]_i_1_n_0\,
      Q => txoutclksel_int(2),
      R => '0'
    );
txprogdivreset_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \wait_ctr[11]_i_3_n_0\,
      I1 => \cpll_cal_state_reg_n_0_[28]\,
      I2 => p_13_in,
      I3 => txprogdivreset_int,
      O => txprogdivreset_int_i_1_n_0
    );
txprogdivreset_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => txprogdivreset_int_i_1_n_0,
      Q => txprogdivreset_int,
      R => cal_on_tx_reset_in_sync
    );
wait_ctr0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => \wait_ctr_reg_n_0_[0]\,
      CI_TOP => '0',
      CO(7) => wait_ctr0_carry_n_0,
      CO(6) => wait_ctr0_carry_n_1,
      CO(5) => wait_ctr0_carry_n_2,
      CO(4) => wait_ctr0_carry_n_3,
      CO(3) => wait_ctr0_carry_n_4,
      CO(2) => wait_ctr0_carry_n_5,
      CO(1) => wait_ctr0_carry_n_6,
      CO(0) => wait_ctr0_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7) => wait_ctr0_carry_n_8,
      O(6) => wait_ctr0_carry_n_9,
      O(5) => wait_ctr0_carry_n_10,
      O(4) => wait_ctr0_carry_n_11,
      O(3) => wait_ctr0_carry_n_12,
      O(2) => wait_ctr0_carry_n_13,
      O(1) => wait_ctr0_carry_n_14,
      O(0) => wait_ctr0_carry_n_15,
      S(7) => \wait_ctr_reg_n_0_[8]\,
      S(6) => \wait_ctr_reg_n_0_[7]\,
      S(5) => \wait_ctr_reg_n_0_[6]\,
      S(4) => \wait_ctr_reg_n_0_[5]\,
      S(3) => \wait_ctr_reg_n_0_[4]\,
      S(2) => \wait_ctr_reg_n_0_[3]\,
      S(1) => \wait_ctr_reg_n_0_[2]\,
      S(0) => \wait_ctr_reg_n_0_[1]\
    );
\wait_ctr0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => wait_ctr0_carry_n_0,
      CI_TOP => '0',
      CO(7) => \wait_ctr0_carry__0_n_0\,
      CO(6) => \wait_ctr0_carry__0_n_1\,
      CO(5) => \wait_ctr0_carry__0_n_2\,
      CO(4) => \wait_ctr0_carry__0_n_3\,
      CO(3) => \wait_ctr0_carry__0_n_4\,
      CO(2) => \wait_ctr0_carry__0_n_5\,
      CO(1) => \wait_ctr0_carry__0_n_6\,
      CO(0) => \wait_ctr0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \wait_ctr0_carry__0_n_8\,
      O(6) => \wait_ctr0_carry__0_n_9\,
      O(5) => \wait_ctr0_carry__0_n_10\,
      O(4) => \wait_ctr0_carry__0_n_11\,
      O(3) => \wait_ctr0_carry__0_n_12\,
      O(2) => \wait_ctr0_carry__0_n_13\,
      O(1) => \wait_ctr0_carry__0_n_14\,
      O(0) => \wait_ctr0_carry__0_n_15\,
      S(7) => \wait_ctr_reg_n_0_[16]\,
      S(6) => \wait_ctr_reg_n_0_[15]\,
      S(5) => \wait_ctr_reg_n_0_[14]\,
      S(4) => \wait_ctr_reg_n_0_[13]\,
      S(3) => \wait_ctr_reg_n_0_[12]\,
      S(2) => \wait_ctr_reg_n_0_[11]\,
      S(1) => \wait_ctr_reg_n_0_[10]\,
      S(0) => \wait_ctr_reg_n_0_[9]\
    );
\wait_ctr0_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \wait_ctr0_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_wait_ctr0_carry__1_CO_UNCONNECTED\(7),
      CO(6) => \wait_ctr0_carry__1_n_1\,
      CO(5) => \wait_ctr0_carry__1_n_2\,
      CO(4) => \wait_ctr0_carry__1_n_3\,
      CO(3) => \wait_ctr0_carry__1_n_4\,
      CO(2) => \wait_ctr0_carry__1_n_5\,
      CO(1) => \wait_ctr0_carry__1_n_6\,
      CO(0) => \wait_ctr0_carry__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \wait_ctr0_carry__1_n_8\,
      O(6) => \wait_ctr0_carry__1_n_9\,
      O(5) => \wait_ctr0_carry__1_n_10\,
      O(4) => \wait_ctr0_carry__1_n_11\,
      O(3) => \wait_ctr0_carry__1_n_12\,
      O(2) => \wait_ctr0_carry__1_n_13\,
      O(1) => \wait_ctr0_carry__1_n_14\,
      O(0) => \wait_ctr0_carry__1_n_15\,
      S(7) => \wait_ctr_reg_n_0_[24]\,
      S(6) => \wait_ctr_reg_n_0_[23]\,
      S(5) => \wait_ctr_reg_n_0_[22]\,
      S(4) => \wait_ctr_reg_n_0_[21]\,
      S(3) => \wait_ctr_reg_n_0_[20]\,
      S(2) => \wait_ctr_reg_n_0_[19]\,
      S(1) => \wait_ctr_reg_n_0_[18]\,
      S(0) => \wait_ctr_reg_n_0_[17]\
    );
\wait_ctr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00545555"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[0]\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[0]_i_1_n_0\
    );
\wait_ctr[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FF000000000000"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[28]\,
      I1 => p_13_in,
      I2 => p_18_in,
      I3 => \wait_ctr[11]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_4_n_0\,
      I5 => \wait_ctr[11]_i_2_n_0\,
      O => \wait_ctr[11]_i_1_n_0\
    );
\wait_ctr[11]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000000"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[9]\,
      I1 => \wait_ctr[24]_i_6_n_0\,
      I2 => \wait_ctr[24]_i_5_n_0\,
      I3 => \wait_ctr_reg_n_0_[10]\,
      I4 => \wait_ctr_reg_n_0_[11]\,
      O => \wait_ctr[11]_i_10_n_0\
    );
\wait_ctr[11]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_16_in,
      I1 => p_14_in,
      O => \wait_ctr[11]_i_11_n_0\
    );
\wait_ctr[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[12]\,
      I1 => \wait_ctr_reg_n_0_[13]\,
      I2 => \wait_ctr_reg_n_0_[14]\,
      O => \wait_ctr[11]_i_12_n_0\
    );
\wait_ctr[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555550455555555"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => p_0_in,
      I2 => drp_done,
      I3 => \cpll_cal_state_reg_n_0_[0]\,
      I4 => \wait_ctr[11]_i_5_n_0\,
      I5 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[11]_i_2_n_0\
    );
\wait_ctr[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \wait_ctr[11]_i_7_n_0\,
      I1 => \wait_ctr[11]_i_8_n_0\,
      I2 => \wait_ctr_reg_n_0_[9]\,
      I3 => \wait_ctr_reg_n_0_[10]\,
      I4 => \wait_ctr_reg_n_0_[11]\,
      I5 => \wait_ctr[11]_i_9_n_0\,
      O => \wait_ctr[11]_i_3_n_0\
    );
\wait_ctr[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFEEEFEEEF0000"
    )
        port map (
      I0 => \wait_ctr[11]_i_7_n_0\,
      I1 => \wait_ctr[11]_i_10_n_0\,
      I2 => p_17_in,
      I3 => p_15_in,
      I4 => \cpll_cal_state[18]_i_2_n_0\,
      I5 => \wait_ctr[11]_i_11_n_0\,
      O => \wait_ctr[11]_i_4_n_0\
    );
\wait_ctr[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_17_in,
      I1 => p_15_in,
      O => \wait_ctr[11]_i_5_n_0\
    );
\wait_ctr[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => p_14_in,
      I1 => p_16_in,
      I2 => \cpll_cal_state_reg_n_0_[28]\,
      I3 => p_13_in,
      I4 => p_18_in,
      O => \wait_ctr[11]_i_6_n_0\
    );
\wait_ctr[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \cpll_cal_state[18]_i_3_n_0\,
      I1 => \cpll_cal_state[18]_i_4_n_0\,
      I2 => \wait_ctr_reg_n_0_[16]\,
      I3 => \wait_ctr_reg_n_0_[15]\,
      I4 => \wait_ctr[11]_i_12_n_0\,
      O => \wait_ctr[11]_i_7_n_0\
    );
\wait_ctr[11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888880"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[4]\,
      I1 => \wait_ctr_reg_n_0_[3]\,
      I2 => \wait_ctr_reg_n_0_[2]\,
      I3 => \wait_ctr_reg_n_0_[1]\,
      I4 => \wait_ctr_reg_n_0_[0]\,
      O => \wait_ctr[11]_i_8_n_0\
    );
\wait_ctr[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[5]\,
      I1 => \wait_ctr_reg_n_0_[8]\,
      I2 => \wait_ctr_reg_n_0_[6]\,
      I3 => \wait_ctr_reg_n_0_[7]\,
      O => \wait_ctr[11]_i_9_n_0\
    );
\wait_ctr[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_12\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[12]_i_1_n_0\
    );
\wait_ctr[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_11\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[13]_i_1_n_0\
    );
\wait_ctr[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_10\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[14]_i_1_n_0\
    );
\wait_ctr[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_9\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[15]_i_1_n_0\
    );
\wait_ctr[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_8\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[16]_i_1_n_0\
    );
\wait_ctr[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_15\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[17]_i_1_n_0\
    );
\wait_ctr[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_14\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[18]_i_1_n_0\
    );
\wait_ctr[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_13\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[19]_i_1_n_0\
    );
\wait_ctr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => wait_ctr0_carry_n_15,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[1]_i_1_n_0\
    );
\wait_ctr[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_12\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[20]_i_1_n_0\
    );
\wait_ctr[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_11\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[21]_i_1_n_0\
    );
\wait_ctr[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_10\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[22]_i_1_n_0\
    );
\wait_ctr[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_9\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[23]_i_1_n_0\
    );
\wait_ctr[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000888A"
    )
        port map (
      I0 => \wait_ctr[11]_i_2_n_0\,
      I1 => \wait_ctr[24]_i_3_n_0\,
      I2 => p_17_in,
      I3 => p_15_in,
      I4 => \wait_ctr[24]_i_4_n_0\,
      I5 => \wait_ctr[11]_i_3_n_0\,
      O => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_8\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[24]_i_2_n_0\
    );
\wait_ctr[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEAEAEAEAEAAA"
    )
        port map (
      I0 => \wait_ctr[11]_i_7_n_0\,
      I1 => \wait_ctr_reg_n_0_[11]\,
      I2 => \wait_ctr_reg_n_0_[10]\,
      I3 => \wait_ctr[24]_i_5_n_0\,
      I4 => \wait_ctr[24]_i_6_n_0\,
      I5 => \wait_ctr_reg_n_0_[9]\,
      O => \wait_ctr[24]_i_3_n_0\
    );
\wait_ctr[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => p_14_in,
      I1 => p_16_in,
      I2 => \cpll_cal_state[18]_i_2_n_0\,
      O => \wait_ctr[24]_i_4_n_0\
    );
\wait_ctr[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8000000000000"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[2]\,
      I1 => \wait_ctr_reg_n_0_[1]\,
      I2 => \wait_ctr_reg_n_0_[0]\,
      I3 => \wait_ctr_reg_n_0_[3]\,
      I4 => \wait_ctr_reg_n_0_[4]\,
      I5 => \wait_ctr_reg_n_0_[5]\,
      O => \wait_ctr[24]_i_5_n_0\
    );
\wait_ctr[24]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[7]\,
      I1 => \wait_ctr_reg_n_0_[6]\,
      I2 => \wait_ctr_reg_n_0_[8]\,
      O => \wait_ctr[24]_i_6_n_0\
    );
\wait_ctr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => wait_ctr0_carry_n_13,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[3]_i_1_n_0\
    );
\wait_ctr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => wait_ctr0_carry_n_12,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[4]_i_1_n_0\
    );
\wait_ctr[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => wait_ctr0_carry_n_11,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[5]_i_1_n_0\
    );
\wait_ctr[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => wait_ctr0_carry_n_10,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[6]_i_1_n_0\
    );
\wait_ctr[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_15\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[9]_i_1_n_0\
    );
\wait_ctr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[0]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[0]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr0_carry__0_n_14\,
      Q => \wait_ctr_reg_n_0_[10]\,
      R => \wait_ctr[11]_i_1_n_0\
    );
\wait_ctr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr0_carry__0_n_13\,
      Q => \wait_ctr_reg_n_0_[11]\,
      R => \wait_ctr[11]_i_1_n_0\
    );
\wait_ctr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[12]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[12]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[13]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[13]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[14]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[14]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[15]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[15]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[16]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[16]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[17]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[17]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[18]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[18]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[19]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[19]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[1]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[1]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[20]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[20]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[21]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[21]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[22]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[22]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[23]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[23]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[24]_i_2_n_0\,
      Q => \wait_ctr_reg_n_0_[24]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => wait_ctr0_carry_n_14,
      Q => \wait_ctr_reg_n_0_[2]\,
      R => \wait_ctr[11]_i_1_n_0\
    );
\wait_ctr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[3]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[3]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[4]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[4]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[5]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[5]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[6]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[6]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => wait_ctr0_carry_n_9,
      Q => \wait_ctr_reg_n_0_[7]\,
      R => \wait_ctr[11]_i_1_n_0\
    );
\wait_ctr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => wait_ctr0_carry_n_8,
      Q => \wait_ctr_reg_n_0_[8]\,
      R => \wait_ctr[11]_i_1_n_0\
    );
\wait_ctr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[9]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[9]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => drp_done,
      I1 => \di_msk[15]_i_3_n_0\,
      I2 => wr,
      O => \wr_i_1__0_n_0\
    );
wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \wr_i_1__0_n_0\,
      Q => wr,
      R => cal_on_tx_reset_in_sync
    );
\x0e1_store[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => p_4_in,
      I2 => drp_done,
      O => \x0e1_store[14]_i_1_n_0\
    );
\x0e1_store_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(0),
      Q => \x0e1_store_reg_n_0_[0]\,
      R => '0'
    );
\x0e1_store_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(12),
      Q => \x0e1_store_reg_n_0_[12]\,
      R => '0'
    );
\x0e1_store_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(13),
      Q => \x0e1_store_reg_n_0_[13]\,
      R => '0'
    );
\x0e1_store_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(14),
      Q => \x0e1_store_reg_n_0_[14]\,
      R => '0'
    );
\x0e1_store_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(1),
      Q => \x0e1_store_reg_n_0_[1]\,
      R => '0'
    );
\x0e1_store_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(2),
      Q => \x0e1_store_reg_n_0_[2]\,
      R => '0'
    );
\x0e1_store_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(3),
      Q => \x0e1_store_reg_n_0_[3]\,
      R => '0'
    );
\x0e1_store_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(4),
      Q => \x0e1_store_reg_n_0_[4]\,
      R => '0'
    );
\x0e1_store_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(5),
      Q => \x0e1_store_reg_n_0_[5]\,
      R => '0'
    );
\x0e1_store_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(6),
      Q => \x0e1_store_reg_n_0_[6]\,
      R => '0'
    );
\x0e1_store_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(7),
      Q => \x0e1_store_reg_n_0_[7]\,
      R => '0'
    );
\x0e1_store_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(8),
      Q => \x0e1_store_reg_n_0_[8]\,
      R => '0'
    );
\x0e1_store_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(9),
      Q => \x0e1_store_reg_n_0_[9]\,
      R => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
WrLPAmevOeee/HiaIGgPKffTsGjPw79Mvhb1LvIE3IQs20r9+LQOoFGpfUylEN1UW2O2frWdS04S
72SDyqvJ5A==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
C57Uh05FvDEJaXQ4H8lC5UbDO/jg7m+45NOtD4cM+eEYb3jcEPXS/mMv8e0ZOAe/mg7S5VXmkWr7
VEk0dR5AU4kxRj4XjFKlvVLZkhNdXiS3LQk/EziN2GSKJjjDKBkNHEfhYIGF1ZkOpC43O4yuYrxk
CIWTpVXywZi8wCaExe8=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lnTbrZfs2R120YpSyobtyskobEgxZSAlXnUQXw1gJpszgY/hqhzTy3v0ru7GipkY6qPoEcZwNnVX
iD7GpCBRhqKix8pqMugQ1kvNhkn1r2YRhmA6XHA0ry90LNrf+n9uqlf476IBJTLTd3uu4ZngV06I
QvBbiq8tjaP25el1krCHHl5rfNirhuwiDDOMI2E116k0hSU8spCYQ0rZ4zCPJqOKT+fAtz1I+L2I
7khRnsRzR+YQ1RpBojQPxfqkEiv3A1XZQAUu2jSrW9PWm/3IpjLtJkZmcI7pciYLWv6MsTfFOhxV
6plNRVK33O7OxS/zjPhtulkG1IT36qOdQJ/Taw==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
NYPBrFjA8rEwnRj94/W5n/OoJJ3VW9KspqmB8LGhkba5zTpRXGx5cP5VSAONdwboNqGe1cRhXJpS
mEHlKqR0glqNIxnLFETHEfkwnm/8dMDrYX6GKlEZVWbhg4uvlJIq7o63AhclqIqjyA+EUIWFI9av
c/Cg2WZkvMEk5Voduuli2eqGDoNjtmDUO4UdgeH75LdFY+E+U4xGGx2EjuMxwi6MtgMAzDD+P/gb
2nE3Cf73IZGJnwsh0ov4Y7OeTZ3lhbpUZqjEbOmWRvr+qHsDr7W/qKnJlzCwft/TK1nwPSkQvDoO
Sh4iuY6J4CC2wm95ser/gBAkQRbDLCyN6r+p6Q==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
l8u9KWR7K0iPE4cKBtlWMJgIHngboNXFVNkkmZ6xHn0dciEOTcoZJ47OzbolWOOFGMusDRe3wPtf
ExmCTLetP1a5jaZMnwKNMmVJqq0v1MCXmQo7CRSSvmjqubldjetWzfvokwLk6MZBAh7O+uM2lRVg
2JUh5JSpOyhotZWrrds=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
sS8d+5TDoy1zTTZMk5jun5fAGkESRFp8QMV8vg1sxwTYGe/MJptNpwEltS6HAqGJ0yAsHgTGiwbT
+PlF6ZE7GdA3glLDui13HfwGjVy0dNgtbTeWYb0FHGMjNDSJfT/IEaYDdKr1JpgrZJPIOQ7HrQF6
YMldqxFOawfLh/OhhNaa5tKLjc6+CsSrjpDc2xu/XL01G1T40M44u9ezedVs8kEEFbhhJoSZJr+R
Ylnota7Y4vr97XPxV540BG16z5uWCTfxzmtqjY0jRsdmMdWnhPVEemtBUdyBgpquhyWigLjIdd+m
9FytOvuiYqx/QxlsxkfK+SGt5NTbSf8tnbpcTg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jNC3g1ETgClEMyVRhJ9X1s0X3KSfCdTvdZ0hojJSjoINg4/IQZvPSTnm6KvDNN/9PD4ErCjmDDOV
7sMbtgU6WCbq/U9qhyKK/PWjXyTgOd32u9xnMP6sNlms5y7haCan/c0J3oVpTutiV6FVgEClXJfB
n6wb0JyxR6eXI1RBZNNu4xSis1Eylp63Pg2jds0dA3HV1PfmkSmZ2llTUpuUh9dt5hBDsgevFCqq
lEiJByppRy8Qv3L8bbNSl4LQSQfiGho07tKxnCrEOqJG7yd5jckcWNgwK4ONAZrBPYPjgPr/6etW
42E/gtZfx84l0bOSgB+lTAvbVJ/HXcEJ+ULNJQ==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2020_08", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
pTLqFXpPpE2wsvVFAPd6keg/FFvC68hyF9vLqKPMM2rj+6kUgPBCKgz90mreQi2fbuua+uvx6l++
PnxknxaYB9TXxHfRJsyoZX/lDaUDvlgNy3lgZ10JP/sGNlu8DMEiANoLx2Ohda9e4aq9Dcpr3IWp
CBAzAaUYSGBBZlIxhN0o1NGemu0bHisB4FMqqN144xTFb3G/ofll70V6WbXVqq4JSE85mg9m8Sny
Mylfwhg7XM4vQBhWx1WmUxD19oquKtZeWYm8xJ/0FtlO/dZW/v/IrTsBHO+g31Tuc4Yeq02xEa1c
lAadhPvCyPFXNR39xVwlTKf8TjWKchWjriUEHA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Mz18GBawyyJpgag5k/ejGuWP7010DXxbJmmL/KB398ON6rHGp/E040EN7rcmiOjYamjthKi+JJ2H
Tsnh2qF0B/TBwgXWQfN04JV3tPSOr334V4HruGr6OWUGQAHJKJsH0QNDci9vwkafL+ZLz1+0JhRU
Gw+LKI/lB6iQ5sxRT75gHKPtr4swUQdSkdcS9UFHulKsKMJPsSMMQnlVkHPnlvM3c5gHCbWM1V/+
GXVuzNWNhwqGZz8iUOKWTw2IVwb2FoqM8OcImKR2VhTloz8FFMN3uYbLd6PqzMrb/IOKBNzLq6ZA
HllfEYb6sxyvg7DpPdUkiMIe4F4KLLEgaFkhGw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 18224)
`protect data_block
BeCfJ72U8szhOFiUuAn0PnVwTnrShutp6ayp+fawNn+tlcywgL4tc/ow8bg9PBw1QIKlGwC0An93
B4RkGy3f1cYWJL+UUXgRHcr3gtcCs8KDuqyvqFz1B6yH25/RVWmk0km50gVpo+AH0ZzVTayKKddQ
JOMHp1OZp+RPgiSiCVNuOGS+xPzqwJZ/XEtjyKIUBEigTsuTKVsjiutYEhQXIMogxmGN+Dyd7zCJ
Jcwxzh3ROSKqbGwv8nBFeLiJ8fVCQm7ODy9PWj+ObllDaY15B4DQSfKRsht+P2E6nyW9F3D6zhpZ
qRdjs4vabXXbZpgc3QppsB86ppEZwx3IigoDHd4/A+eIuop8hFtUEcExwqG7yXZmfqYOQUJ+/ZIR
k8tiK2WpbwKtSM388rJL/cdcJLfkOBQbzCxVkcXFEbdEQQAiUQoEL57GKx6DZvHBq6PY/kBiGKRC
80A3BFzJxlTSxrQiOV9fquiRlM9IZzoXNUxvAXgwlJWguEi8czeVd+G4GtSKs3qgDPPm0y8gL7mo
DpWhwK5zbIMfYEZ3AF2Ge4KvUOPiWKAZOibMnjltrGAZHQgodVl4SB6JWeFmwDWHQuJX0oA3q0Qq
S8eHeU+AgsF6KDsQtfh+ZqLropAX1gFGdYq8WHXoXYphEfMNtRYERL4z0BDkaBxjr7KCZShGZ7U0
rGpaiI12T0/5zJb378lgDwFLyzwu7D8LAjhhD0n5FSGvAzvIiuQKoZmX5TdPdYLvijzI14SRVlX1
lkSmLINgsqTTYb4AjIRFWXNhrLSs4taQi4b+nmm1AGXnAJrMu5vQoYW1vCJu7O7Uy1W8HmPEyCwI
PtAcroISqErkUpJCtmrS80hdXRxtasgvxnvIcK3lzUKG3uxu8phBmBx6SoDBrKLYijw8JVhmWiz7
K7PadsszVp7JjXUdH1kquKFmkdxo43HOZoe6oXcUjNT0UOBtaI78hw6EaPtJPt6t1NpGj9fTbT8f
oDmRhkM3rD9bOb8ZNnCh+bYkgag7vpxbp1vN3L9B9BdN3mmGueM+nAjcb2/pwfc3SntB/ov4Na0X
vhc/kvbzwZVsNkgCwiBCUF8H2JOJuriiCx5GpJiE6ALbqlIquKUfEVxrthqDJZX98IA9LdFU+o/U
mot62o1Jdbhghdg/W3kFZJml0ZwqHRwvZuHLbr52ujgkUcGJAEzbcYuQJ2ukyKQ4qWXlqzG9P7fV
yI1QZN/6PrdQaXhKzEasQ0cDjgnQyPEsp7lHBkH3sShQUtfbip/vmVB7YefXLlhSm57XBhkb5PjV
jweVX62gD4rNX2OaMZWdwn6NJgx2h9lqgZsTgeywSoihBd3oeIXgei4tJxhPWfwmG1r9w4+tSQxf
WRsevLkLW0HCRLHdF+/WicUaZQ6vg+2g7YARM6VDm52vOHbaPu9oW9y16sF8UsHfqhAo/5Vb+Zn6
UODj+jVJEivuhxKF4mM//2av1WOtPgV2rG8Hswk6KifzOkom4kgG4z+Oby9ywGt9eJejLusj/gyD
e4/P20cn8dZtPY0QzLjp9sbJUcUM1WK5g43+hoGsbdUybIjY0IyLjPOIz6/kogwD1TBd9l1Pspxp
ji72shm0vAn6LOvJT1lzktR4rV/r66P+UTac54ogYCXcWx+kUx33Di8O3yIxzVBpLkRQ+VQnIPBg
WKKFlKfi+wOOjfmavVGTW0Zhpinu3ehDCT0WbBcMFi3y1gBZ15u42LBeaFCFU5t09Um0oJVMZfwq
AgYV2btqCERlYpCycaLRSk8YcxwJLbxrLeVnBTN3pE10s3FZn2vkfSWDnV2IssQsctjhGLqSvXP7
uM0d93jeqwYqJhtzevTVN0GwY0XiufYsgtQ/StdpMSvu7PfInPmk6EYhZd295kGP5MgdIQ8bj0gc
B127GskFWPVUxIbILccu5siP57b5s9FstPZLI8IZvm39rBH9vIhO2yfNZoEqpmKImEs1heKOteRK
bqalv6is3KOvjGGLecs7+qWlNaIGWaARAV5YNzUoxKUi1VaTGVbfT68gPQis0CCHMc76gzjbICql
nAQlbZSyEhpyffLCbIYWrTEnBvIzDHFxuANb6ZlxmXOKQRhZv8+keFmw+EwlgxAzK84XO/9AZxsa
nEBUYxvtzgP0QfNQGpXAzY4TyP+Ii5tuVYi3iKNVDqVfQfxjvb2RulBMTemlSz5mcdEpsgXvDSSt
hh42AvkH6x40eR5xwf8s1J4EaJRU9GiuE1iUTC3+cvqZSQNUhbuotJQuiOe0/41nuGSLTI2spL6j
sxzPL+zM4ZNCLbny5vRarIcCHLFF2skH5YakRn1IpABDXtb7XoE10niaaJn05Z4GTBrdzEpT90yf
DOtRmpd69nQCLHYgEID6Lz5fNTNl8tjA+k2pwrZ8iCsJ3g+4qz8FzCLlrPFN5yUgt3y6UhGjeoQK
uS13uOXMU61u9/SgW7f6FddxP9rOxswlwQrurNIMotbwJwWQZkT4DcSRhSWiNdHPFQwBoxgWrbp9
URCOzKnxlZeNacVJLccgN6Orju9tPIMnjqCU2UKXPzZ0Bmab9zauTurMTCgz7uFdWFXrW1kO7TaC
+Id98dS/rf6mETvuhFkG3a6rE8x28MLAVA5h4ytfzZE3P/hIgInjrE5li63vBgXtcvnds+ifGcJW
O/1isONcjGJBlkpoDKGSYiEmZ77hwlpcW8puPsB7+hJgpSSdcQF1zAHPN2DnChF+IhB++cm1ZtVy
PUac/4Pa3cBeaj4jhbb/3sjnaewLV0CyHKU4DgZdHeILikkPhAKT9D3yB9d0dO5/v9J1Rxg1oj0c
8q9Ir/gPIKK5xrWDR1JyERbjG4/wZLSd6MBXUR6DuvWJg6/li22OejLkYq7jyQ2eM3j8ASwciuch
M1dyvGPaglBXhNZj9zWsfDHgb10nHAW1/6cFoIdUB35CxUs8j5OSGG0WMYs73JDsWNhbyStUuUyx
31ujQmCDqswVOsJpxyoIS+MVbl1tSrZzYh6is6bRFrVjlyJjNrkJUk1nLagQyVP5uaTHBCg0g3Sa
J9AA13RBiyGSEkXRGJzIdCIwojcpEucdlp0cWswFkZVA+2ZfpMmCmvtAPidEEG0M0ANaXx9oCLgJ
1KMgHZ+MumlnWEdQdVD4DH41A26+iMxOJbvzo/TfKAQ+AZBK93vzUbMYY76zjhaSBQRRa5O4UeP8
9CkzitBLJJzTryAT42rHmWTlTG1EOdDWRotqNiJbSPD66icP4g5MezRU5rIRMk4Cd2Zc6lD7R7pU
avw2ql63bs9XlKqHTlKd4esG1W/GUal/b7a/hPLUWfhvnP7p88zIx7y9znyYtq57TT7Az7igyAtG
f2pWZpSG07IjLQ8zIy+Mgtl3tbRuRPBNW2H+QIqEoUz/6rlmVcf/ubMl/e3QaYeChBBZ5aBSsYXX
MTR/ucr4UwYPF09fqlBECXgjEBwq/q1IpCosnxMNe7k1k+1/nY4Sba0bFVa4R+3ZDduSPUIDGQCI
ZJ1SWG4TcUo5qjaofpva4HQ8c319g/AfPuKmPopxgzkO7Rp7BpxgiPKYg2XZLXHsl4gIe+ZMnic2
30e9UST9BzZ5H7cQ4RhbswO+FXheZ9W+a9KlLDU4daOTX9Thfliel6Y86WyVmpBoucQLTB8N8Swh
dJZSzr06dSf/CkioJOU3EheGcGIpLp7jYeuD0vffr1wMjAbG89sWcRB+pcDOLBDB0ZeqvL7J3GPa
qsjexMJI3ngh1FWMFbpCEiP+DbPfBIKLVD7CeqZlw86AXm4sslgS8slaGgyWGwJb+dn63okPU8ei
uyPV9wC0nENVqNb/AYrOFQCwC1INoBPS262HAqIN3syoG4g3o0tNp8ESyCbc27htx9anL/cyFike
hclqScGSzJM0n4rB6knh6Uou4RBl6FtgJn4x8YBrDa94q5CZgtgdaglZN//Sfa+BVBAxeqbzNAci
m8eYdY8ncdX+aszBdKeIpk2CSOKQKVsPFhwJ4MYswb8STxZcipECKUUlgtUiwTEGp/1OQDtpAtIv
zjoxUfRX68DlDRVIDmdJmdOcLefW6i3ZCPinGihQGIoFX0NFlj4RxRteJva/3yAKSNCAnsDs7SRW
ds2LvjVbFO/A0S+QFDKT5855ech3cIcOHdMuDpMKRWA9Vv0CpiJ1wirOpGkDD43UsRaAQdX+ctq2
rEnj8KxuIj4A8wAKg1UXZTm2KETA86P9k+3Of8QKq2YjUZiLOohJpscrkP6SLW2P8rLSJyRr+wTU
QTB4VNA6OeAV2cTLRhOcJ6K5Rdw+s+AWDdd2m4yDYugudC0zZBd784kMj/nU56vxzYLtJ9/exutO
O/hEkVX0bEbl+L895jgTwei1gxDWiQRnZemDi4v+B3eoUqTLDB7wT9UYhyLZfXbKmx2kDmK3jM//
aOuQn9lywOIj40tAKC7h1Uq4oHb1BjXXusNp9a8jLlRWwyducdsr6eChOdL2EX2cgeK3SvixzJsl
xA6q5UQsbfjPxeexz90ygcuTsSZt+tmJ726Qo5OpMFmKUf+zIRoKo5Eo4BU5f8ImFU9LUK8ahEJY
Rpfik09e68R57WZ7wOLLlJuz1i28WD0eKcgOrza/yJqi6GfW/OjPfc35OiZmmxegfYhTH/zzKP3Q
fsQahiKsFjEtVcmdeTLXCX9SDlVMppVImQEs7IyhKiROSG/2BFjWEiziL7/flPRIqFAGk8/1CFtg
IPDEc/+WsLavZzQVz1Xrnzuez/RkJpx4wUFLfu9NyOBCweVPS9gBn9jap14cHesEAfN7U4rTYigM
QqY7lXpfNjRL48RqoOAOd7PcVSFbKxhEYQeDLFWQnicSV680WENPGg1OLMk6oCe2g404R4rp6Vb4
hH+wfP4U+kSTKwey3LkDoW+xBOtUqTCeySXuMyHrfckcrYh4S2ImwxMtnJ6xmvgnKG5feanVl6mD
4ZxVhy00oYEJ+LyBMlHPq8Mo2hAfJIv+8dH+tsPdWPvIJKEHRsaWvLoNn0Zqkk5tzQNUEAL4i3wl
LL8jnxqIXuGyXfYKkiRY84bQoY1b4oPhKujMR4T9vzFTYXR3iIXEjgAHchkPqh8Z+mS2o1xnRcqw
CiP5YfQp5/H/XnTW2fdPQSutJukdYhQv2n2i48Xo6UzGYfsqRks7s9qm3/5BfPlhJp6Uu7JqMBr1
WJJLoSdsKrXw1lr5Bv8/m9vqiq/K6kx9MbJRbRubclNGg6n4fvawyh870EWp4qzBmPeGCq1VXLDN
6bTSYXa2+rcIkD+VxNrmTMfjY4AXSQJ7ER0RNJErs7/bm/3eM3F+DHgoV5zkYupyX32qTnZlo0I0
WPjmIpVsgNdXFqW3OUDCSbzyD+XFUxJAgHDzKxAFO4vGRXLtOdZGGoEYOHrxMKYbYL7BimS8pDaa
i8gOKWJ/+NZIx1+alBD0oJ3N0F0kZtu1oUQXWHRHHGm7qiiJ0YTChbPFLJoQ04VnCToSLnJDQn+T
a0Ae5q0Rzqp/6R7qG652LKvs1nBHpmyys66Pco4rAmofRmOQWcNA4knJiF7FEPGJPZ3U9qNhZB0T
vhz0gTWSXqiO4Y+fi8OAUAZmYsPVc2RKf6miAOQ3EBClHDiLcEEoLKZrgguAimfldqcxVoArNnUJ
sGwLWaHaMlDg3Uo+JxTM6nCvkZ5aNsxx/jaebzl6Ch0UKIrVMzH8tnDx2Gv7I5cchW+sWZTDeo+H
Jt1PisNhdkfWnBbNKafXg0UZwRMFh88StA8lGcn/k2mVNZFxRJgYGvBRAGdVbkR0NWreNjj/pP9p
9Box0yIY20mSRPqfOVtJawp0G4BL3MFA1iKQyBlZ0/tlVuB98SDA0k7XFINEASHBKDoDsg1DeeA7
4mFc5w7+kBzaKvXsi0PKrh1qX6U1Me+3VrUdVSzdUHpsFNqXkVUmNYmtP/ibhggmp/n4Il18D4pE
ykX8NEfTuS522nnRGCwfWlSzE86s8ExGDMFWvqnGLyq+n4LXYAkwMAYukqbruMVIbCtGkadZSYY/
gfe/FTPSQsD3GypUD612BdA4asoVQKi+Nxj1CVW1x92/ojth4RlrDlZB4zf00hP16fFyyyV4GAWS
5roqcfTVh6q8bk1DfpRdmQHK18BVloJt68yFKZOBpgnSDwkbdv5/e19E/ANjLgMe9gNVfh9cLoLt
tw0gnQEYkGOUZCB0eWHxrx1jgNZ/KKuhufnP4rH7wqZEgScvk2iaYjkxGMoEV785yJsqlwlWpkEj
kB1QLjh7IJF8Ior7w7xrgg9vLhOYTgdzq8zeEb3SLA8HeHGQuzugOldKyK7erTX+hlOXItlV3gCA
ccw12DBFAnagni2qCb6LCsrEsRDI/DuOlWsAIQdKXBHuN22AjGTBGBTaVyZIiRChemlynzuFaF6s
MP5QKyrgBvX+XR2ur4NjI/qaBrpM/PcBBppzu9ixHt6vAlxD99BnO00ZvUMumPoMVLNJKF5tCx84
ioz8cl3bDMY89iEgVSjJo7bzArqOL4oqvJrD6Lu3tI7HFRgl8ANCqcDAtLCRhnbb+Yr0rkawgSQi
FT+OxShWM0uUP5rxK3vsQiDgRylQg+rQ5kjYN99jvjkrOq1KextJWbxNtxgfXAunfZ1/9OVdrBzj
8eUgCBiHKgK11SKVyOLg4oYJfvOsmyj6bOjKV64166hp006ZZYZ2zw5sBBE4WCXAH1M8A0jKVuU5
/IuO3np26LFyUA1lekx62aw3oOKxh/COQzME3XGRbSTM/iZSC2eFm0gy+LVLvxKBhefM9gEULEDY
5BwSf1oWsxPswAPWkQKXd35vX2K8/soZOk4gMzMZEqEy3qYFfWPqJl+clu9DgxQxOwoGm3amGPCM
lR1squ/3eS0voMKPCkl6OmPgRVgjT+AyvLqh4f7T870KZcHAU2Eh4hKxHcmqYzv1MR1X3ohRKSps
OoZP7CD/LdMS4D9vRM7n4jHzqWzp+at4nOqxg90fwLyRGk9gs2/cVeJahSeP775cnClB5U4wpPm3
O93hu4xLNTkqmuNttKOMLy2j4p9aWi5W4rvaF0lv7l+pTO/tAa6dwQvuMBrhrnl6C2iKefwdhETS
MkRg1G7ReraX1ajUycON8nowAzYQgnEQhunl96vg6ESxwcDmkaz4Vma8wlnwa5haNmrvs2OT2gOT
F7Lm4BQC/Jiy5nHlkvffSFe874XJaTJ2xmln2e9cCCflNEzwIgrU0M2DvvL3hKLB+fUClnRre9oF
7LWMP3pxjTT//i8Nw/vCknK29Sr216u7PuFaV0NZsz5OZq9eIgcDjuBi/tx1z/Cz4R4ooei8LMyp
5yM7jxvH1fzCipECJTCpeYowr8qmoUdHtNfDhBdphnaAv8r8VDgcoEPbxfR/kFaLXTfltK7wDNh8
+/tCNVDCuXHUWEXGL9o3/1o1GuFYQCoECL8H7CEsjFSRitvFf+5EiP9AXsk6K8h6u4RlVftTr1h3
yRu3WqZEw4+6Vwm64JhUbOZaW+208fYRd7a1KVccBpkpYtGwUVrbIm7JK3ENTJIL8Ev0I64/npR9
mVpUC1aDRP6uPZ8zQUg7pn0i49SJdxFfQByWToMLQZclcoGn0Dzmd9d4fA35uev/eqw8Or1eiAtO
xje0WcNOJUszB8H6OIpKmdiEsOn/2BSfbSZM72nPoB5ctCjXvMp2djHEzjd234jPyVmo44Q/Da+Z
JHy2ZKgDura0W2hIZQ9TjN9HFuTSi13h2q6F/zlTmObCedW89mDDI1CRvenAiQKZWkvih455fcww
ef/tnBeSGLj5+JfDLzO3tCZIQgtcRBb4gjP9oPheBvM09mx6KwFdn2fiNcKL5MFJpoBvgnwzEE/7
os5bEJ/3Q6khsnETsMFuwsenxUoTfcC6xPyphwHGjPHDmFWO1bpqKnFflHmONKvonQPMDmNBeebV
v4tuwk0mXqAW9qdOyuMUHX419VWg9BD0wA+QTGQMXVNoTlhgMo/jOeb920S+bSELZhRHCz6I99KQ
jPu43xo3Qm2NNSGLU0QaN2XtcOuR716Zw2+lLnVFmQYcI53TVJdoggJNv+D7ZXAqF/t1ZDa5DLuj
9LcDSp16eH0+4zjNXQe21eAIS7PmOtVXkg8QD8c8+x0zFjuoXphNe6c5ZxSoZx4pDJbrdaAUfrb9
NbVSLpbv2ZBGJe12bO7mEWXc5f21cHBImA+qPwGzBIJ9EizBA/PLd20br5BhMIqDJxHPEaSBepGy
N10Jyy7vHuiV2lwY/O6GdE6j9sHIz6DOgmijxJTDBcPm7OxhaQWALDFnahW/Tnbnv5FYI3a5mGpt
ZoFc668CLTjOuRxmnX76ZGjDvQLm1kVt+jhKfhgaPQiAgDy9D01BusGBEX/ussqx9VGHhGGNiF4D
WK6MRo54Q9h81d+sqgtV7T5vsZd9o7zPqSg9M0AS5bYseWB57x0tEHI+ezR7c8pp+cKrp/1m/RxU
0UmLtqd76r3/4Pgx1EXEpP9z+A+dcxwsji7I+aX+3VVnXsNay82YtCVlv5Kt4gRfjbI2/20QCWSV
6gFGQ8jGmolqUiSRH4eA4D8K6lwasvtWSv5RQZqmH63/n6MJYMzZFBch9m9MRDDV09Npo+lXzz/m
a+K0Xe6h4AHxCHSKBR055FJb8LO8Wpp6wiKZbnDuNNLTZ8bpK9Smw6KGTbGfQkZCGgqmb5e9NC0+
h9g6gBHN9YnnsglYMGMa2xuoRNxcZ3PDC1uROhOsZzCMm1IZas8o3rlIChJ/BZdf264R02rron+D
fjTNaR1BAGQRSr9+vaXQxJZV88Uummfix462WTXeU8fP5NT25ST069cro5Ommlr+xFWKjydlWBp6
zDdlfPLCz/AY+ua16ZxoGQjFwvd30nNsL7BEmSXeoAO5/VgDf5jrSlXLtKgvrCE0gB+ItY+VDmGO
6ACV4puMaUJSDQYDGPlrl4jx3oesBCUOd8DxBSOfcQuDpBo6++W9jBe9TY4xw9hlvpTGz0Ctl3T5
8mZ8NSeBcaaqbQEtt6zaU+g/z7Oy3Y+q0k6Sb1cnInRUDADQtARY1EVuTwNqdkFjMB+j8dL4dTfx
aVBb4eRxG997diVGjw8s8toSSzfb5mYar0KxA8R9++fUWqYObrSslkKe/UlfIICn88XllZfYVSfM
ZBt6Q4cQTGL+5v9TWLmnh+yLEVwx+EXt1CMC66S2GBpVGnT1ZbDjWEr3qBuBQmvsQRYtnbhwSFGJ
C9ryyKBssV+iplbsMZ17Wy8ZrAuLB+QL61JmAKF6fg7A8z5F3JFqaGbepZVh9542TQQ0mxRZ/nd7
6XkaZTxdmSEO2R5IXt7YArTIuGoQ+HXSSfajmvHrQgnT+gcCFm2GpIxuQubcY6/lkY4v4KnS189H
1M+VLhgKTEW+oaUwyl2gXGG5sptogAl37qCz0ECLbZYkkVFBSe3ZzzFVbme2xxAKb5+5U9nWge3D
TVUQPBBgmePnhd4X2dxuL++5NIfJYVyRc3RIFq9m1+8qobWx/xPYap6TqwvYsOkKTqNlnQ+/jX5e
NRaeP3+PS5oFjv+iRFD+g036Flqqs1Ik0CWTmho33uYJQoThbaGnH0X0ZW+ce+NyTcgQKp10+BLv
J+sxt2Up00VP7PfQS/CLOnSnovFCw1/+W7Mg004GWNwqQA1xBYlwd9ks+zwaK9UT4EF6iO0KL8TF
26pPCfYVQ3PlkQbrqoiQe73ut8YuerVSTFA1G6DZ0j6y71uTfOKWFEWzVSoe4QFR15QPIJnl4yGH
jkh0WsxkNF8CYI9qued2+8bBIiUbzc5RrSZE1cDHsEzgih5aPNOq5YSjImaARsNLA5xjyGPN0TUf
Tvsjor76yQFRw54iaU5ZViEfHHEYZEub38S29sMg+jIL1VRzQMvQMGi3vfaoxpXGOyslY+ANHWpG
YFQ6vJ4Pe0VkPSeHSCMeDAA7RtOsGeCBQjNliODSVfDnMaXTGQOlVO8xCMF46P+bqcF/fINDGjrW
+ikB1/kWXtvsWo34Tjqn62sE30AEbyxNAOORnMc/sZ9by50mtUD+l7ypISVFS/TsyYI5w+UUsWrc
SzKZwHjyvnIRG2zeqEdJb70pN3gw675/nJslVLuj4BgFXncnMKsDwan1hEwVWoHFWpRhPAsBZEEc
G2OTtOdo77/mcg6TeE5LXg2ylp7kBDyNULGdMuAaybK0u+H/C/2FEpJkjQuoFF53+XnA2skFMRH7
pUgf3DWf1v0/Cp6iZI4eCmbDkxPrIXHBDpGP8T6bVFfdgItrs4EJcfAN0UsVDIdw71bKmnmWdrJg
2xAzguu8bYNECl4kSJLWl3C2DXv4rGdnJ8gMh08JIbTeiFE9k2ILGOkU6W1JdJjJc9H3IxDEIk/T
GR7Cmo+3Glf0GBa8+NL3rc6FRecAjCWynaJ2hSRHn0ow2eOZZOvEO0XpbUtDrR1OZDE8iC9Sh6Gy
gHzmSXPGxy61hatv8H/s5SgXCEYrB01Q6i+2glIE6plz1ue0xnPNckboybzxDwod8WJW95AIHu0c
NwUA34/mIF5+GhJkELdKf0ADkyGIRPXcL2Vm/Ju/Hd5n8TJAgyk7bVUNVECK3swlAjhPA4j7XR79
BZAyPkiBHikFlJwEmHNwVuxR3My0VkzCYXzVEhrhJF/nKl7AG9q+iqmkT1Yg6WfN1XifSA/2kQk2
G86MarIYvLTVb19pgIauyOdUz25QXJRoQ0KVc3H5EQvO4CkQb2ryu9ZXkKN+yVv3EJcNJ84EGnGs
yeXfUIMJSJ+LJHP2JatnEvV8D0VGvBBcuH+8WDXjZTk76w9S7iGPhL8U0Z62PeJdpWFWIkM+0Cqj
JSxUPMPf7JCpsLXcppxcyP3RyvA0KtJw4ylHyFC1x/WDa34ptNj+or0fBIBH+2hIBdYygVixtyVj
PWkcZhwRZfcopjeF4VrhDVvRLCIoZnBKr/w7Z1WCfxnyMJvp5h2KMK+hIvIO3pAUVz+PWqmrkX2x
jgMmI/jhZH7LPzuioS5vTGdL2A/8UIRFoMMNzEwuz6df7hQAIpUn4nWuYqVV16+7HVP3A9ni4Xd2
kSg5eAHq9RBqSMKogiOwzjQ8QxTBIs2CPZVrgI5PrZIuLX63nx6M6wsrf+CdR127NFwipPYPHF1K
yVyqHf1tYZAARfv1DAOVCUzcLeIcfX9GqBeZ0tYJG4bPDKnZ6FmILwLC136NG5SrTX8NYAUbJoFW
A5svF8VwymHTxSa6uOHuV2zfPtHS5ZV5pI1Xomu01M+WCKIu7OC/tbCEg69bta6bR3B2MNkQNEdd
WA01dDCrGcVgUa8yE6KAiHyUAAJELreE+CMqyCYWqmcu2bMnfpGBhwXPT9xNyQiQycEFY8YraAXu
dTOXW15f45Oya7KNyLzfS+4wk1wtN/cBCryTE+ziGxiad4tbj94QoLfRaZqlh7JSL4xewqAP86T5
4hE4/vrQwIc+3hxiwGMwnSsk2nTGW0ayekqSqEeBJ8VhU0YoEGzR/hQJRuwKfrMmzYGyLh5ojWaY
oD9ro93RIBvJLgj82uX8KvuhxvOBV68X4dKPg+tAw0YEfCj8aDew94IZNgQjZgzDMmLizqasixgS
72YanWnH9+3ZuMK8lIrDftWSzEmP/38nm9gFkXqCkDoGRKSsv23wxbSnMwoVU9Oe0JbBF6UkuW72
XNQeeq25MmVrHaEhBf3KS1Ic1n68NYvsADRAbiucViYn3Jdr9MXHoypG3YrYGc8f/Y/ncy3+GpMI
D8xyCJJ36EwmmvS0TBXGxWLniVAoPWI5qDHzznxb6puKTCdDHxywrlem63Q24yevYKDIbCXISd1d
Apg1h1ZfyzSadtbxiwOMEP52mDLSkIqjdlUhrbqTmLHwbVQj1tqAtegVQvQ/Wa9hQaj4iyiagm8c
gRUeX6/LIycDgFL3rb84y7Kx9hszkPkvFXd2gQAWcGgWS4gHoDbSYRAdPFXJMt8lIbl4Z1AvzjTu
r+g4oo8nN83ftSkt7yT7IyUDjIfsW1oUW3EIMQpbi5XbbsrMzta9SglTQESgbpyph1f9pE3bVucM
d8aPpUBPunt6eHaxHinBD/rDYOgsuhWxA8TMRjI7i+eemMnkNqVnaPlZbIRe6QaLdJ5upCF3eSOn
YWDuyXC7Mr9VclTKPVsjBtvY6/duYjCklzutLuKHyM1L0aMmlyhajBneLJoDwrYTi6gbepepxXPM
ufASUHG2Jqua1phkKoVk/CgMfX36Rl6Ridqga/wqqjmGgWJsMjNsl7hQalws85f0WenmngwBdDim
1sHSRERHbzTmcK995WpTn3ETUByyunSWxVLsTHsfWpVTrkQBOzCzF29eisaZkTcICvsZcGp15A1V
nSgQU40vfWEl5oZr2VgsFPBZyPd742Xqq2uPaGequ0mO6i4Eyf1LBwiyQ1MEUjjpEyv0uwawgzBV
Xhfh9/wN6aAC5GNN1DTW7kLacC1PXhKfNkGDvxUvWnF0KyzprksWdwj4qWAc80Mu/mU0SKH4XnFl
KN3cCPikXN5ar56ZT+o2+yC+lw5TFqBJoKOb/RZqmA6WXKsd1s50WjJ8cK5cch/hjl2bjrx5g37J
05+6Zc+Hw6gSXUCrr5eiNYnP7THqpEsZZr1Q/wguOs/Ymh+jEUxpFZIu/5T8XGH1fYc+xvb898ua
d4VFBBCwZmRart51oky874Bfnig4RJiNOz/k7kARQ78bEuYrr+Gw7nZO+6XCxVrIdKlVV5f3bId/
hgjtOn9lXeA6rD25HpWngKODQUuM7wI2E7lzNjjWooKM4Zklt+FxnGieeiZTnw7cgwOsL3uH2Diz
3ZIWcv0ap7toteB3an4KDbhYB+jeeMLshhcHfh6WF9/qlBM2sf6oGM0wr+98oCR7tHZYeuSnLUmB
ZOKLMBRfGb3mNnMV+00Jc/6TeDmOFh3dFfX/2Ta6+sfIox7kV1c9rzBn3jeABLMvZK6lRimH1eBH
meJHkJZqmlKO/WZh5yJvGIJSUAQ7q/DM0TM33sckoWtMWGPzg/L8i+kTj1mVG51XvB9jqLdXXgzY
TLTBcomVoSSkPCRMQiTfpr3dnS0KUrUowQnVoax+3ukMSLotn89umVneA8nxdpfB+kAREzE+nLW9
USrIlplI4zrI3htXB1DWnjyfoli6C8YWDm2WolflLBVGDZTE2IWJII5JcKe7gdFTYxaTUzyOG0j/
wrk2xo7jsuqmgyNjTex9TTvz+UehVbs6nszB215Qh2uNJ4AQ+Ss4Aijyu7MXaqy5H9Tk+RwgszR6
FdHif+79QtyxA3Dt2zS0Yzt1LwO/9vQTSuos+NS6kc51z/+BsY0sVwUcEfZiwkLm/ZwW4tqsX84f
J22GYxHpZjoVLW0RkDfuSOSophSzAUOo/B/SLo68lVjN962Dgss0IG8hiarbG3/Fheg3BAQ0IyIO
sbhC+FlY0T6Skn4/E5VY5eytfn6RwdKijORIev8tsfJGTfuPk9N59oHXKCFrJ9x6kw6XG6pDWzNk
bLDOZYzzvyuhPBBW4DX+rdb45FtA4TiOtDOAdfHBRkHw88/HN2RFgtuC2hE+kVJemPXBgs0BgI3K
5cpp9DKIRCLMXN2NI4Rt6oorkuiMRxSWRfY95lHk824RetptpJofUc8U1JsD+FJ4XcNS2/aVdZAj
HIzwLCXefaLVaRMm0DFCVn+47vUhIdE2P+ef9Onzm02S/pZd8XXma8fRxGSLADdVQ4ki5D/OmyNA
7lh/3R89/+AekrtuxJDjY3ZE+94sdLGK4GlCRgAgJZaVvP2BzeOP0LaWcrzw/Hh5Ih1nmC2QGbGm
C66rK5yYh/A+coWBKklmEaRyrqrVLRvmrPKgZidvE09qan+8+/NdbSs05hWHBLpazvd2QA0Hb1K5
I3ol+ciYT/iP1rJNXcLtthz3AVDqrUsVSrvAOWEOV/5/sblCpAHIaP4K6oJN5tdYtt+ZAXkHZQ2t
3d2rhj0QXfy1Xql3iF00ngLonicwiNsjlRdiSOTvQS08K7JGFoMr03agOrlsH+DqhvFUXCPIuCKO
1ziN+30+Yed3PN1tG5T8yjiBciNNAENFKMqD3YZF8+ryAbvS+yWRtAcR/W5BpywZy1svzn3EYtWQ
FejPdcjQnyqmExSOkOde/70my+iefA+NJkLPuUD4H4Dix0HFqsEbAGLksmzXPOotgTh5KtoyxxBI
lzYzkefTHurEPGVZLVm31jD1NRfjPI1yEO1tDmrLpRlhgRYTBaSZ2Ovo05jDtEeZFMxOMacxWqHW
Dm/MqkWO9tP48AGAGEHL4RlUf7WX2YgGVr6Y+Lm6MQeKb4enJT0hhOufSDTkYiiZKC4uqv7TRJsa
0DogTcSf7flg4Kgwt7sgBleeUyv4kY0cH/oEj1ISxVxj1YMZi4DHE6Sf6hdwfpGlsnpoOz28G4Ia
xasQGzW7mfWTJulNDopAlDjo28x3gR4Mm7/KmNjoo41Wfbka/R67At1hvDAJKmcbbOxnSsi68LSc
t3nJQ1pfKGJf1COQiNWUcmgrBoEs9Df+EgB6arCo+1E6Ad2jbVLYtRSRO7ZPDtshJmVFxoQb/LWK
EttfQ0k1bXimVVjbbpk8nm5E5aHqKpth4MI0PaEzL18QxyrvmxIPC6ARo7OW5BMRkw8jKxv9XFM3
LgQsG0lp19aBtkT1P67l8lNlWa4GIPiCAQDkSPTLMWxLjRgLpbjhGGePvKsMKOKwk1Dee5iUr6p8
K9Nks1V3u7hr2sDU5gKzU89+cZLlDOMS6b88t9AOO5ksJCQQOw8h8yCj9D/kqo/+fEqIgV6ER05A
d6H5agDAQRPhvz71e4qQsYD11HQDH8PPotXEMu/7HQG2N73dhws8ZlzasxBjKCirne0iflAFESQN
SuOH2YwtVrboSsM5t/aU+Y/sUcWuErf3XfbvGuK+osIkUaLGoTtVC3JHtX3SjQ+0+iCQRyG173Je
IN5NOl7GypWFsaY6PD4sV7bSGu3leHuvY/0oGgftUy+6rDlkdj7yB60nTFQ3CU6+MjZPfSOJCgCT
R7S+RRxBlf607jMhG0Iw3OJOnb9F//p+tGLr0Lqx2XFusDJX9GScSonayCSwkRq5Eur0MEd+8J3O
f1/wAsIPDW2rXDmniVrB8REFV1HuqVNgk5sSozaf37QeegB1CpLjlUN0I+fDPJ8p5rRjR889pu7d
Fc/IWZAnW25MlUmiHCtxbABFp2uD+ZfMSNlLio26iraqC7uK+R9qZ+ekSxSmBmxGQ5q1gtoBb2xU
u5K8n7NUFykLyApn5pbTAeS0qtj1s9HRW3wPxTq3uwyGEXX9UozZCznGSs03DREjQXg8vRA+x/u5
Pii3bOemw4Mc+iAb8+AnAAhGLtQHzajfMSPSrUXCdrwUIIZG4C/74ViqqxHNx0fYErErBEHaaMvS
zK3RrqUsu7LfSmkszRI9hSqrwNufmNOY+0buW9uwAv2CMl1+X+CQQ2Kc6QHBBeF2GTJhdO2BKsdC
nhF1NSLUR0JnMNNNzKjU/pjNfLJl2GnZ5A5CIgMkjP58Mo8a2MjjrcvP9bp4PEappxdGw0ZLwlpx
B5CmeiGWTs2bRjcK4I+FPxfgYKaEpyn6m2h1psLmz53saDYieOI52zddGxEESbmGr3TrWU4ilTTq
GUw9gEv4t6qbhVmqCiMcW43EBixu2ua+ZH71pnki2UiNOQUIYKjYzTdOaDV71FyINQKjCvdzwnAf
QV0XjRmI2tHL+lmSJNoRnqYGOnIQ48B+4dVRXiFI5RYox0AjLXlXxzfVj5qefnVLD7UXvvHZuBZ2
vW412+G/FQFWYV7PwiKKvgr1wmk6TBOVjubg4QCjpGrAnCRdwb7SR5tT7VyD4aDU1c19pioPwq0y
XmHcSQQ0GG0vxJzsZbSOq/NeFx1BXaxR7xM8rlhB2WmNE0SI2LmlcYb2hpTLoun2y1Hyilcw++kZ
N6i1vUNajEIYE1+YjQdhf90WYLyAwsRTV40WdjJirCB5ln3ARiKfuzCfUtC5XaEK9FZAQjQL7sDr
weRdfZGu4OVHo3gwGLxL1zsIX/sEzTMYwc3MwsJXrwSRmDEYHVp8KZeTUMEQbQ6qbykVsAoHN10o
QY0oKsN2Ejb9gYF0sDLqTFvRr0lxVeWzirIaMtBIjXDPpb80JiUfwKYAvs44M9AgQrcPyOHwYCei
z7HcNnzkndXM9JiMjLjxIrVCIgrrA5CRtyCbA6W7v3gkp1+Vi1DxdBv3zQ0sX+BhYUQOzI9YzJwT
6S8ulgyA0FeRqVhUXecd+QglXxj1Md/iQNEi80vtAKE29QLQShY7DmjoBh4ofJXpE2U1kRparOdH
HEU74pZecrVyer9tO/AeaNGwXMEess0KjkCxvhgkiQLVoUUYa2DPG5cAYpYqurGdnRrL5/cHSZGV
QZXl3G65JQOKHYksPZcTvHLQLkkKdG/ZKNWRciMJenvuEEl2BoynP1eqaq1hExHKheXRLN4LBFRU
NrULG9445RdL5ewGINxuou/yztYuZwvNXvVdW/kxMQGgJkaZ9J8AXMRBPLuJMNl40bVVZtYxPrcP
Gn19gRXaVOmatHp8IBPs+jFsMwebOe61Cbww01CpW1cYWBI0V2CqiLW1xIrpQxGkkd0oAymsZhaT
ndnKf0kNbfZ5/CC4RuneC9GNE8Ne3BTS3ZcfMfcKn+P7R7hoCsnKw1Fs5EIWJEJmVmxvGs/jtszu
JGj9wwuMcqPYFe6wq/YQz7ImOYd7W0gINSdBn0vFOzlFuXSnXj0hsZ/pTu0Pe0/kdWAOR2wzZ8Fd
PPgsM8+yFXSx+9VkqfNGf2hNf1SQgAC9Z6C5ysVsCK5QiqrfDUwx01vN/1jTOL0l/eQY6RXOo2bb
OihNZTRQNoXV4qow1BNw4LABA3hiYbsFHO73x0vJ6+/b2tF6wO2apOgzdYAExrQqqtPeVilubs1w
FeCU6qIzfEpIVANHBclMsaghR1/lnm/8iFyKH0e6Fw/l00yeTyu/XokDTUTWzRWJSgWUBBLNAqFa
2Ha3s1rxQL5LlTtwafrOi0NNoa+0NOKt4to6hTEETGkoQUFxQjZSHnzNVZijeuVVL2FvV4Y3M0yo
C6BL9UjIcUjYRbiEKM9bFjIDQusRpn9ERNbEdym3ML039ve8s79XBzxTUoI0dP2wYItcyvCVz9t9
uLzjX7vPV0kUi9HwWOCGhRoyx6OR8PSfQp25bPkR5ktpWSMmxJu8ymMCXdVA+HEP3OJnvCEaZXUw
/kvPS8gvTGMpxVd0Sakd787AzISvku+ICgIXwVfOhUcXSB0X+MMsDhbkry78fnBGtdXVnt3qLQmE
dTLq3FY51JjdYxxuW0/H91O6upe4Q4bN5vlgXJmEKpMZt4+XR7VeHVuAra+UTXG0lyp9+zjxXnvj
w7uUGoWrHHRUMgLs8hxj6Sfp8Qskk5sbYIXFZi2vRAb8zjPULGs6KF3slHJL8Uj22lVLtSOjGB3M
dEdD0ulePVsW8UUFK3EAe/Yamv83g7E0H71I0bYi9o4t6Kf6ssoxf1/kMAzuCUagRolA2SKqvfsZ
eyiYXs62mFz7+lGb1VuO1nUVdq8Vv4UK8Qfk5nUqigMAZKlA0UUa9v5X67jkIUmsbFjBc7Kqp7zj
xd1/QcIilQ+bk+ww5x0EFJURgZCu1ge+7QM3AE9VTMLwiHutQtaCpn508ktQme3O2OFvjl8L5f5T
QnnfQg3eGhej9mOS2hLTcK8caPGp2YdzST8lujZsFcmCw0qC84NJ9VwEocvwQJ/JgkImarFSTl7U
QqGx0UeFIehVkue/wdOSffYy8/dxPLKLltS/SnH7TiyACE/HxERb/OOpjWYeImFfqMlJNT9+n+L9
U8F4V92scfXz9iTUx1FewliRJ5obxVydLAhJKLWR+IbS4WITP1Wg1sXh8U73ezozcjyvqTiw+i/7
bDhr03awm9l5ZA9CNUUz1fuEt6UEHK5luXgg2gzQximscpBmkcgrGBUKmSTPp0ZCzac44G8Y1/Iv
F2+aSiAtXZiOTW4oypLQVdtLkH5Rgb0tf73Sy1/++Pq6nQOky/fZYUi4t4mzbC7caelJ+Lc3lgCa
WEAtwG74WgedrwGhhN6vt7kJ0daK/GQPeCoM1yqUPrEphS9qoc37q2cXxZTIFRMXE4Ax5jB4PG/k
mAK+F+3NCYVH0PvbyhZqyJQ62G+qCInRUwh69ePM1MJVCLpCkl4oYJROijo+drrtoJZ3JWYN9K81
gVNGH4xsDAeyUmyRD+PLzDMhhUIuchJl0/M0wLGsKIqi8gTDGKNKyEBNSHvdA63mwS/GpAJZcVo/
Ip9X5SZUy7pRWmjc+J5DT/3Rg6TK3ix8JxJsdgsI/i5Cn/eDxEgKDbXPRKlnvcO78ZqMCGod9VAD
dpABan8kF2AoIe6N0ywTHzH0OMHj+aXJPtgEEHqMLvxNX4VQ9zHDvPW5rtZmmBwfR7T6oqYQGbYB
pI/Cfc3cTXIrdxzsjyGhNeBqdEVO5pSTSXiZKqjMcDp7TfSMXZGdLtH4yE1eDPmTTQ9Uh7lOjPNl
Q0NQcaOAKTy79egJc2rfxp+eUDEI2CDMz7B+QKgWa0pdZyWh5GzX+E8n4a3d+YKaZSZqKTGfCqhN
GgE1ud9bYprIvXOlKsSdWQP7Cak1zehaByzQKPTuqVCHY5+d4sQgW+U0XtrULexp1tNB+DEiINri
iLJPxazRDXssN53Xh3dC1BmClDIwutFhcpBAQqWW5T95a5BKwcJTHFLyJZztP3+EQN1CUJNvEaNB
+NuDsBY0nHxcKw6Gdg6L9vk6AM69IwFlnny5UJ+McYJHJOL3JuWGnUuyH0jsLljdS1NbRi1kWHr6
pTj5ZQM6jKxtMW3V/BEWuAss+wXoTVgdLfQuTQSFMMiIqoh22kHIouCnyUd9WSJ027JLKiAlHyWm
LTKpbD5bStYmG/6l2Dpd6+/poCXE9/QflWcBOMFcwCFL5DWiuBx0GUlQuSlw09XzD6qWH2yCHboV
oMig/LGH+2QaDbn38ITTjedq0+2+f6axeNQrLFnEHqi+bEoWZ4ky0FMXATAgZ7XNYy/qES5QxQj3
NkHcHJIWwJFngmuBHh9QDvAHZIESZEiqcigU3jkNu24WbYr301/+AIIgMPGzFQOOJWVSyRgYK2Pi
eR8BCrptSAhFF7BCWNq0Ub5ig/3y52gq5ZZ1wDQ2ehJu/bNkHxN/Yrocxr/JscsS/MrWiseniBwo
sCKFMnwDdymKVn0iVa1YTqzfQdDrDK9Yps5vLGe1bJO0PhZEC0TB8vR7OVOyKrMqOwaY4srJP73J
GWQOfktDxIUb3J3qZkIUeZRqWgDs7J3q2wF59VMbjCFb5Dphjpd57MzWJLMhJgtjvej73toZArzF
I4CxJnINaOcg+oncy0+J7EMAf19Um5Edx/7P11FHVkmBvtC3f9THw0JibU/ojrq4B0Wnl32sqNIt
sQpTnfCLYMxHpE2xUTMupeTC9B6vf1icZIqkjs/eClcedkrOV3mPJLgud49WO2Qf3tdoRLnJ499x
P1Rn7s2VuyhlNQANzGlxGuyZYMg/MQNn/tTEr/LHX8/Axo263SDMa8rRepqbTAKeKDdySR2lq88C
aE3k7qk4IXokIQ03jo8ulhKeBvKiZ99/hL7aZ8RnnQrLOzmcekaG267UgssvjhkmMcV+C5xhzKti
QJcCmLrISrS0lu38XM2cjc3NKkebBbvtpEzlWKBSF8+4YGdXNZWa+a7HayPx8KacFLnJ4boG+6+F
dC6Mt0JcS63/vydNR7JzgnZDOvV0gROBLzYMn8WlYo3lQsYDNMiF0j1V8o0GAbPGAwWliMpDQoKZ
lDNwi4p5RyoiozWZlR1VJ5PxC4PBfnJq8awlv7OfSDB7ShC2ufnWiGWLfcTm69UlMj3SekFnRo7w
YYovz19/25o/s0C587/4yAqiTWaTQVw1RsRqddKKaUbt6rFCQL66cHUgJL/Vxk1jzT57arHOP+Bt
EGiRt78zOp96lvu4Q5j7gUvip3ekIOEt9GocKUixzI8eoqK1yGliXQ3MGk05cv6Ct3EUX0X57Q7Z
GT3YqivPH32ycTIcYN48JD6l/8c4c3Jmar6BId4zat7FLgDxh+a97sWbXp33ZE3YY/XQ98xgHx4m
/xngWBu6Qmv94se7sPkk1C24hngDFZtntj7e2nKDnB+FRwMcOp+JqTjh7xRhOyLbQZF8vU+zX4GN
0kW0AW5gh84Zty8KYteChu3HkwwTSKQ7URdzf2LPzPNt+n8l1mm0Yj6jSbq507NZU7zM+xJsHewR
dGU1eWZS4FTOoCxS4eYGy2AbHalUMfJ7XgyvaJb4vQ24Ds2hWcH2arYCRFiWMzz4I8JhFJKYA+dv
M9xfO/hWThX7G9k1HPz/ofY+ECx4dSTiw3jNy6XLJRQ8W36OIGi6raaIM34R9lAADRUsBYjnYGVJ
nlSCTttiD1mbn3HCnxwsdZKv75NW3GrqMAutE7m+SwkGpjhK12oPiqvlL7x9t7iNXzfM+i9Oa47I
yxcZimILAOxB6kk6yhWda6dCgIvg4UBa1xveOG1xvOtdLTC/kFvIWRBf2qcVu/qXNEAUQw6ms1BD
hl5jxx4pn644ZsyUVCOC/CYQMHRGtw8jgN0JkWJvTdfr0sJyaRG/bjcqoBJ7zIbL6U9zIiaI40YT
iu1CosQWGvDJuFffqw/y2aMQaT8VRDilt6/azJUG2p+o2SGWh1hj61FI+kmEToULul+tOgk01qv/
aAGUIXilRmutp3atvNVeHNVCCFJVb9g8n+xIjHQMpBjanLFd3KWujYqaQ65yl9uztRbWkdiK3Ijv
Sn69tbXGEMFOtuvwJntRBcN3F9vwZF3cNmFo25tc4l5LOGyFNw44LJdJyKu7hfeo5wXqmNBMP/ZU
2fuhsIIBPh0MLynkC8LcAXfu44nAwdjKoeUY3ovged/usJKHqFmfLkVisVBKtfU/1T40zqs1XbjW
jW0VpocYYlYM2EH6ylW2hKndNu9xlIyp6je8TLdA318k0zZT1ilg+xv47vjNQ24eKks8fyqT+VAl
pCtKFDCBUv31x/eLsYfkkCEbKj6VCVBLaIANpZAFtqm3yK7OK+lkxbX2Z+1xp0ByPEEHATo1V2Xp
x/Sspylhbh64FBJZ9meHRCFop/Bj6JTv0dPY7GRNdpTnscL9GieCPi95+xSIQvS9sAP/XVYjHdmO
NEnOZkRW99hLyKPF1MKR+sF38isGhwbb1Q4JCjkngLYC3gUN8VsiGgCvU99yU4LzxOs9xTDGvgYP
UFzmbzZLO2f5ORkpCRzwg4A+Bm6sMyS7LzK+7LUs99yLL2AXks1NqqPCkrhqSXdoNvuFNp7q24Ru
zIVQ+R4VQIDMMGz373BrQJLOiC2KskmzD7STZkP/z4s+aV1RWWhZuccNGjtDX/6ICSc5e45u4a1g
85//C1Owk6kh78SnK/EQ02Dl8z1OQn6Yt6fWgSSjzrUGZ7JTnsyNcDcibvnd1ipHM+lMxHEmL/CL
bib5v6whj+S8lVwwK173upgoaNY5HVcP64yFdohTwTuAoTnv0AC2P+5uDfgDWKipT2Hf3+PX6eNk
IM4cZriSDhhwTjhooIgFf2bYNOh/tldhQuLQ8FH8KC9waa2yFwSo3tDIKv+bam9PSDi+0dGTkYjQ
OWIXVA9OCIuRtggggITP7AEZAcP+zKLHDMYrcPMbTTzb8kBPS//bIrTMqLaKKJm2o4uI3zZNzw4V
xyS+bljDecwmDRpIrQAZQpgPHN5Tdu4G2R/XjIy4GAegEZVg5NTbecbUgsikr1YYQRRyoAwSdvtX
ILxVrCeG+auQlWsLz3+a2UzuYzZiZsgScxMwjOID3SpbpA4B2K1YMBE0P9y8vhIx+fbaRqjcb/+D
UyhLUqHiYUkHNl0Dr6ADs2AttUn2ytEv2Kce37XC1zr3NwyyvBN7O/eE4WS/3SuCEN7GiqUL6Zjj
8UkFSEk3pWkQ3lr0PCjf8VmTdvV6hWxNSqVtouxrcCZjFJNEvIctZpxvIpSt27XDjWJyJSRfA3Fr
+DeWKWTpLPfOoKov0O5HfddpKF7GuP9ld8xnkji2JtYDwAUolQMuXq9sN2xZBsGkoILZGd6F3r1e
MsPOpjuo6HGvc6unAiFJqkwmpi0YWyc64euPd16oXbERW16hi2bSNf6PJ9w9wDlFYGop5sxVLSl5
JQhk+roSmCdO0nHneJkQOLxdl4VI3Mvcsid24vpsFg9TQjXZaZ/wo2SLopLT2EdylFmvTY/64r0a
fKN69omIaNyoJQvoqhN0Qiq9/gnG/NTxC6ZsPmw4jqPkItJ57BRpWlDJAHV7/1elvm+k8/Ap2VWL
3zEXAZfFb0/FC0bq3pAf7b+TJz7iHv5UerQEsqqrJWiFR9daOng/p3dbr91pd7RNNoUEHvpEDzp0
/ZhrZAJAA9nevCNESaD8ulqEWrIK3YhsgMsTdZysO4pYSxsINgKEuKvczESMXRsFqD2UOZdm+fq6
Q0/OPm1UKBbVbnIxIHRQUqQxBVygW+oGzlSlMJ94XLq7OpR7VHBsPiq4cGiqFNLktql96xdUuZCU
Y3HPHcp7IYSCQiBtAWMBvhcMSxqm3gPFfJXjGcJG/YjaTWnvtsFswjtGhHFVozr5hiwWh200jcU/
aCyLqJWaEDSly3Dd7Y9TQw88N6/+QV26sN2qLRzMFGlmmpPdcpzRZctoOnjHi/3Qg3O3EfkxL4N8
OnxsDTHAvXd2PxSK456+a6DvIjrNQICAx32oCoQk6x9IxMFbM4XnBwvHlQ+GmMQC7MsCT7D7mMAL
BCp360MS8z++HV/Sb7HhwFJ8cmdq7RUgWxDB/fhBFbP4CbCk87R5z9cHqSka4P3FsZm6bYBf+aLE
sJQro4tI0j87213h6TfK4a3Y0IYWIBDfALDMUv6gDs+H/hXGl4AhHmQicZCymY4rJZb1T52uicgB
EXV5Xecn+nb7HImWkPoTjla7h3ymDhrQAEw0+FLdXOgIjN/pYpGtHsectKBVtRy2akUcS2LwgiHr
9oNqqButqWxnQW0iP796khIL7egz+139uh0XM2ZRB2BsAMT4fsdznL48E5vqCfsmKw+2QzHPInnn
bVhBobCxAH34NkNrMFX92qf1a3Fwxnwss0HQ9xvPFTrdL5ZoK9tnLER3L1SihGT+8m3u5ZEvPdcm
AmNbd9vZ3SbJP76+tGf8kleAYZS5dW0bQA0E0UNyxEnyhOFKAQEq7wdyebL/NIdbfDLCVHtm6L69
9WFju5qXgsqWrZwmT1HTykev1owdxJ4y1iG9wefk6V/+70MkFTnONfVM2oWD4MnZdqy7ErdnQCPF
aSF5qMjnfidwMIwE5fC25BuXILx64BcETljX/s+l6OKOl92J6fwD2UCPmaKD/Bbg4bUadoTZ5NXW
f5nr3lTp7D1xLTfZg+W117cAjrt6oTeeAtQwrL5Ui8EGvL12C/Io00uAVyC5OVR7DBg1rKkhfdRY
WQdxwF4ZCJhdtaO7aTZ9ewvT+LtGQ8wsin1JLqQn3k6XVxB7RCN0UvaqoJHggLyGPohiB7g0y/b1
eU64O9FlxCLFdTYVKUwXDZMKSxVFB5sGZsgbeuLEkCJ9M72LOXbJhyFRFDnsgz2gpKgC8IqKrMB7
q0Q2AU/LLotJVIPQBAyIhWtB3q8VrhtBPvnm+DSsmSXGnnzYmhcYM38HIvXLlUzrIkgEmQEkGUB7
DALnSDIl53e58UAsiQZ+4PboS4VtDxe/mTc2k6P6qAtpYoCYO7W9Z9Iz6kYQaYXt45y21wZUa0ky
3VM48HsReUmRzcomRdB5L3OoqEVUNUCp/1RE2qzrt1ejSvUiQXkMN9LfHzH7vf38duViO0basgzH
2c/isb6sX5wa08OmEryqa/g9e1GzACX/U76SJQSDoGRz5S6SxJILHmAkjkI3PZlTTSnOGtNsxSSr
ci++ybBbfE90jK04PKIgk3vuyjLQoAJXIZ80IaUZTJedWluvRmPXpvBwIPMrkEPgQwZJYaddrLEq
Unh6IaMfT4Wf9utfagLC6/bp6eekrE5L45cZvHtp2BezrBGNrTSd98Wz5TfQVXENflBv5Bg8QCx3
jZdYyDDYtrxn1ISLC/osjjAeonfsBs6T6uwWGUv+5prnNx2j6Q7W/LwqcM1wIaXZUSlmTOQofsKm
jR+2deGsbfNm5mQCc4dpw439uvNcknqHf16/ie4v2nJe/OcH1LUNw9PFPzgZZd3OWnRQdODN5qXW
NXkLP5xeJDUSiTK0kfR/HojSHMehhxH0oEZwuvgqLEoklCfbrM4XnVGo2kVGGpt4N0m9rZBNzq1U
VuvhTSZvvT2dIVfJQUxzg5JzJWu8nhINleMcKoTCpPUUyFGVE4TvPAs=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal is
  port (
    \gen_gtwizard_gthe4.txprogdivreset_ch_int\ : out STD_LOGIC;
    cpllpd_int_reg : out STD_LOGIC;
    cpllreset_int_reg : out STD_LOGIC;
    USER_CPLLLOCK_OUT_reg : out STD_LOGIC;
    rst_in0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DEN_O : out STD_LOGIC;
    DWE_O : out STD_LOGIC;
    DADDR_O : out STD_LOGIC_VECTOR ( 6 downto 0 );
    DI_O : out STD_LOGIC_VECTOR ( 15 downto 0 );
    in0 : in STD_LOGIC;
    i_in_meta_reg : in STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    txoutclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    RESET_IN : in STD_LOGIC;
    DO_I : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gen_gtwizard_gthe4.drprdy_int\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal : entity is "gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal is
  signal \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\ : STD_LOGIC_VECTOR ( 17 downto 1 );
  signal cal_on_tx_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal cal_on_tx_drdy : STD_LOGIC;
  signal cal_on_tx_drpaddr_out : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal cal_on_tx_drpdi_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal cal_on_tx_drpen_out : STD_LOGIC;
  signal cal_on_tx_drpwe_out : STD_LOGIC;
  signal cal_on_tx_reset_in_sync : STD_LOGIC;
  signal drprst_in_sync : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i_n_24 : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_10\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_11\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_12\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_13\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_14\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_15\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_8\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_9\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_14\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_15\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_10\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_11\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_12\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_13\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_14\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_15\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_8\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_9\ : STD_LOGIC;
  signal \NLW_i_/i_/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_i_/i_/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry\ : label is 16;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__0\ : label is 16;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__1\ : label is 16;
begin
bit_synchronizer_drprst_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_22
     port map (
      drpclk_in(0) => drpclk_in(0),
      drprst_in_sync => drprst_in_sync
    );
gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gte4_drp_arb
     port map (
      DADDR_O(6 downto 0) => DADDR_O(6 downto 0),
      DEN_O => DEN_O,
      DI_O(15 downto 0) => DI_O(15 downto 0),
      DO_I(15 downto 0) => DO_I(15 downto 0),
      DWE_O => DWE_O,
      Q(15 downto 0) => cal_on_tx_dout(15 downto 0),
      \addr_i_reg[27]_0\(6 downto 0) => cal_on_tx_drpaddr_out(7 downto 1),
      cal_on_tx_drdy => cal_on_tx_drdy,
      cal_on_tx_drpen_out => cal_on_tx_drpen_out,
      cal_on_tx_drpwe_out => cal_on_tx_drpwe_out,
      \data_i_reg[47]_0\(15 downto 0) => cal_on_tx_drpdi_out(15 downto 0),
      drpclk_in(0) => drpclk_in(0),
      drprst_in_sync => drprst_in_sync,
      \gen_gtwizard_gthe4.drprdy_int\ => \gen_gtwizard_gthe4.drprdy_int\
    );
gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx
     port map (
      D(16 downto 0) => \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\(17 downto 1),
      O(7) => \i_/i_/i__carry_n_8\,
      O(6) => \i_/i_/i__carry_n_9\,
      O(5) => \i_/i_/i__carry_n_10\,
      O(4) => \i_/i_/i__carry_n_11\,
      O(3) => \i_/i_/i__carry_n_12\,
      O(2) => \i_/i_/i__carry_n_13\,
      O(1) => \i_/i_/i__carry_n_14\,
      O(0) => \i_/i_/i__carry_n_15\,
      Q(15 downto 0) => cal_on_tx_dout(15 downto 0),
      S(0) => gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i_n_24,
      USER_CPLLLOCK_OUT_reg_0 => USER_CPLLLOCK_OUT_reg,
      cal_on_tx_drdy => cal_on_tx_drdy,
      cal_on_tx_drpen_out => cal_on_tx_drpen_out,
      cal_on_tx_drpwe_out => cal_on_tx_drpwe_out,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      cpllpd_int_reg_0 => cpllpd_int_reg,
      cpllreset_int_reg_0 => cpllreset_int_reg,
      \daddr_reg[7]_0\(6 downto 0) => cal_on_tx_drpaddr_out(7 downto 1),
      \di_reg[15]_0\(15 downto 0) => cal_on_tx_drpdi_out(15 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.txprogdivreset_ch_int\ => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      i_in_meta_reg => i_in_meta_reg,
      i_in_meta_reg_0 => i_in_meta_reg_0,
      in0 => in0,
      lopt => lopt,
      lopt_1 => lopt_1,
      \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\(2 downto 0) => Q(2 downto 0),
      rst_in0 => rst_in0,
      \testclk_cnt_reg[15]\(7) => \i_/i_/i__carry__0_n_8\,
      \testclk_cnt_reg[15]\(6) => \i_/i_/i__carry__0_n_9\,
      \testclk_cnt_reg[15]\(5) => \i_/i_/i__carry__0_n_10\,
      \testclk_cnt_reg[15]\(4) => \i_/i_/i__carry__0_n_11\,
      \testclk_cnt_reg[15]\(3) => \i_/i_/i__carry__0_n_12\,
      \testclk_cnt_reg[15]\(2) => \i_/i_/i__carry__0_n_13\,
      \testclk_cnt_reg[15]\(1) => \i_/i_/i__carry__0_n_14\,
      \testclk_cnt_reg[15]\(0) => \i_/i_/i__carry__0_n_15\,
      \testclk_cnt_reg[17]\(1) => \i_/i_/i__carry__1_n_14\,
      \testclk_cnt_reg[17]\(0) => \i_/i_/i__carry__1_n_15\,
      txoutclk_out(0) => txoutclk_out(0)
    );
\i_/i_/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \i_/i_/i__carry_n_0\,
      CO(6) => \i_/i_/i__carry_n_1\,
      CO(5) => \i_/i_/i__carry_n_2\,
      CO(4) => \i_/i_/i__carry_n_3\,
      CO(3) => \i_/i_/i__carry_n_4\,
      CO(2) => \i_/i_/i__carry_n_5\,
      CO(1) => \i_/i_/i__carry_n_6\,
      CO(0) => \i_/i_/i__carry_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \i_/i_/i__carry_n_8\,
      O(6) => \i_/i_/i__carry_n_9\,
      O(5) => \i_/i_/i__carry_n_10\,
      O(4) => \i_/i_/i__carry_n_11\,
      O(3) => \i_/i_/i__carry_n_12\,
      O(2) => \i_/i_/i__carry_n_13\,
      O(1) => \i_/i_/i__carry_n_14\,
      O(0) => \i_/i_/i__carry_n_15\,
      S(7 downto 1) => \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\(7 downto 1),
      S(0) => gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i_n_24
    );
\i_/i_/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \i_/i_/i__carry_n_0\,
      CI_TOP => '0',
      CO(7) => \i_/i_/i__carry__0_n_0\,
      CO(6) => \i_/i_/i__carry__0_n_1\,
      CO(5) => \i_/i_/i__carry__0_n_2\,
      CO(4) => \i_/i_/i__carry__0_n_3\,
      CO(3) => \i_/i_/i__carry__0_n_4\,
      CO(2) => \i_/i_/i__carry__0_n_5\,
      CO(1) => \i_/i_/i__carry__0_n_6\,
      CO(0) => \i_/i_/i__carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \i_/i_/i__carry__0_n_8\,
      O(6) => \i_/i_/i__carry__0_n_9\,
      O(5) => \i_/i_/i__carry__0_n_10\,
      O(4) => \i_/i_/i__carry__0_n_11\,
      O(3) => \i_/i_/i__carry__0_n_12\,
      O(2) => \i_/i_/i__carry__0_n_13\,
      O(1) => \i_/i_/i__carry__0_n_14\,
      O(0) => \i_/i_/i__carry__0_n_15\,
      S(7 downto 0) => \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\(15 downto 8)
    );
\i_/i_/i__carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \i_/i_/i__carry__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_i_/i_/i__carry__1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \i_/i_/i__carry__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 2) => \NLW_i_/i_/i__carry__1_O_UNCONNECTED\(7 downto 2),
      O(1) => \i_/i_/i__carry__1_n_14\,
      O(0) => \i_/i_/i__carry__1_n_15\,
      S(7 downto 2) => B"000000",
      S(1 downto 0) => \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\(17 downto 16)
    );
reset_synchronizer_resetin_rx_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_23
     port map (
      drpclk_in(0) => drpclk_in(0)
    );
reset_synchronizer_resetin_tx_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_24
     port map (
      RESET_IN => RESET_IN,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      drpclk_in(0) => drpclk_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4 is
  port (
    gtpowergood_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4 : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4 is
  signal \gen_gtwizard_gthe4.cplllock_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.drpdo_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \gen_gtwizard_gthe4.drpen_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.drprdy_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.drpwe_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_12\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_5\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_57\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_7\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_8\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_9\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpll_cal_reset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst_n_1\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst_n_2\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst_n_3\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_1\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gtpowergood_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gttxreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.rxprogdivreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.rxratemode_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.rxuserrdy_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.txprgdivresetdone_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.txprogdivreset_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.txprogdivreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.txuserrdy_int\ : STD_LOGIC;
  signal \^gtpowergood_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal rst_in0 : STD_LOGIC;
  signal \^txoutclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  gtpowergood_out(0) <= \^gtpowergood_out\(0);
  lopt_4 <= \^lopt_4\;
  lopt_5 <= \^lopt_5\;
  txoutclk_out(0) <= \^txoutclk_out\(0);
\gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst\: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gthe4_channel_wrapper
     port map (
      D(15 downto 0) => \gen_gtwizard_gthe4.drpdo_int\(15 downto 0),
      DEN_O => \gen_gtwizard_gthe4.drpen_ch_int\,
      DWE_O => \gen_gtwizard_gthe4.drpwe_ch_int\,
      Q(15 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int\(15 downto 0),
      RXPD(0) => \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_1\,
      RXRATE(0) => \gen_gtwizard_gthe4.rxratemode_ch_int\,
      cpllpd_int_reg => \gen_gtwizard_gthe4.txprgdivresetdone_int\,
      cpllpd_int_reg_0 => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_57\,
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\,
      \gen_gtwizard_gthe4.drprdy_int\ => \gen_gtwizard_gthe4.drprdy_int\,
      \gen_gtwizard_gthe4.gtpowergood_int\ => \gen_gtwizard_gthe4.gtpowergood_int\,
      \gen_gtwizard_gthe4.gttxreset_int\ => \gen_gtwizard_gthe4.gttxreset_int\,
      \gen_gtwizard_gthe4.rxprogdivreset_int\ => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      \gen_gtwizard_gthe4.rxuserrdy_int\ => \gen_gtwizard_gthe4.rxuserrdy_int\,
      \gen_gtwizard_gthe4.txprogdivreset_ch_int\ => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      \gen_gtwizard_gthe4.txuserrdy_int\ => \gen_gtwizard_gthe4.txuserrdy_int\,
      gthrxn_in(0) => gthrxn_in(0),
      gthrxp_in(0) => gthrxp_in(0),
      gthtxn_out(0) => gthtxn_out(0),
      gthtxp_out(0) => gthtxp_out(0),
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtwiz_userclk_rx_active_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_8\,
      gtwiz_userdata_rx_out(15 downto 0) => gtwiz_userdata_rx_out(15 downto 0),
      gtwiz_userdata_tx_in(15 downto 0) => gtwiz_userdata_tx_in(15 downto 0),
      i_in_meta_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst_n_1\,
      i_in_meta_reg_0 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst_n_2\,
      i_in_meta_reg_1(2 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int\(2 downto 0),
      i_in_meta_reg_2(6 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int\(7 downto 1),
      in0 => \gen_gtwizard_gthe4.cplllock_ch_int\,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => \^lopt_4\,
      lopt_5 => \^lopt_5\,
      rxbufstatus_out(0) => rxbufstatus_out(0),
      rxcdrlock_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_5\,
      rxclkcorcnt_out(1 downto 0) => rxclkcorcnt_out(1 downto 0),
      rxctrl0_out(1 downto 0) => rxctrl0_out(1 downto 0),
      rxctrl1_out(1 downto 0) => rxctrl1_out(1 downto 0),
      rxctrl2_out(1 downto 0) => rxctrl2_out(1 downto 0),
      rxctrl3_out(1 downto 0) => rxctrl3_out(1 downto 0),
      rxmcommaalignen_in(0) => rxmcommaalignen_in(0),
      rxoutclk_out(0) => rxoutclk_out(0),
      rxoutclkpcs_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_7\,
      rxresetdone_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_9\,
      rxusrclk_in(0) => rxusrclk_in(0),
      txbufstatus_out(0) => txbufstatus_out(0),
      txctrl0_in(1 downto 0) => txctrl0_in(1 downto 0),
      txctrl1_in(1 downto 0) => txctrl1_in(1 downto 0),
      txctrl2_in(1 downto 0) => txctrl2_in(1 downto 0),
      txelecidle_in(0) => txelecidle_in(0),
      txoutclk_out(0) => \^txoutclk_out\(0),
      txresetdone_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_12\
    );
\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst\: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal
     port map (
      DADDR_O(6 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int\(7 downto 1),
      DEN_O => \gen_gtwizard_gthe4.drpen_ch_int\,
      DI_O(15 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int\(15 downto 0),
      DO_I(15 downto 0) => \gen_gtwizard_gthe4.drpdo_int\(15 downto 0),
      DWE_O => \gen_gtwizard_gthe4.drpwe_ch_int\,
      Q(2 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int\(2 downto 0),
      RESET_IN => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpll_cal_reset_int\,
      USER_CPLLLOCK_OUT_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst_n_3\,
      cpllpd_int_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst_n_1\,
      cpllreset_int_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst_n_2\,
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.drprdy_int\ => \gen_gtwizard_gthe4.drprdy_int\,
      \gen_gtwizard_gthe4.txprogdivreset_ch_int\ => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      i_in_meta_reg => \gen_gtwizard_gthe4.txprogdivreset_int\,
      i_in_meta_reg_0 => \gen_gtwizard_gthe4.txprgdivresetdone_int\,
      in0 => \gen_gtwizard_gthe4.cplllock_ch_int\,
      lopt => \^lopt_4\,
      lopt_1 => \^lopt_5\,
      rst_in0 => rst_in0,
      txoutclk_out(0) => \^txoutclk_out\(0)
    );
\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst\: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_delay_powergood
     port map (
      RXPD(0) => \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_1\,
      RXRATE(0) => \gen_gtwizard_gthe4.rxratemode_ch_int\,
      \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\ => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_57\,
      \out\ => \^gtpowergood_out\(0),
      rxoutclkpcs_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_7\,
      rxpd_in(0) => rxpd_in(0)
    );
\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst\: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer
     port map (
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      rxresetdone_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_9\
    );
\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst\: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_3
     port map (
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      txresetdone_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_12\
    );
\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst\: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gtwiz_reset
     port map (
      RESET_IN => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpll_cal_reset_int\,
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\,
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      \gen_gtwizard_gthe4.gtpowergood_int\ => \gen_gtwizard_gthe4.gtpowergood_int\,
      \gen_gtwizard_gthe4.gttxreset_int\ => \gen_gtwizard_gthe4.gttxreset_int\,
      \gen_gtwizard_gthe4.rxprogdivreset_int\ => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      \gen_gtwizard_gthe4.rxuserrdy_int\ => \gen_gtwizard_gthe4.rxuserrdy_int\,
      \gen_gtwizard_gthe4.txuserrdy_int\ => \gen_gtwizard_gthe4.txuserrdy_int\,
      gtpowergood_out(0) => \^gtpowergood_out\(0),
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_userclk_rx_active_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_8\,
      i_in_meta_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst_n_3\,
      rst_in0 => rst_in0,
      rst_in_out_reg => \gen_gtwizard_gthe4.txprogdivreset_int\,
      rxcdrlock_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_5\,
      rxusrclk_in(0) => rxusrclk_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top is
  port (
    gtwiz_userclk_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_srcclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_usrclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_usrclk2_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_srcclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk2_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_start_user_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_error_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_start_user_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_error_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll0lock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll1lock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_cdr_stable_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll0reset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll1reset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_gthe3_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe3_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe3_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_gthe4_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe4_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe4_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_gtye4_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gtye4_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gtye4_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    bgbypassb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgmonitorenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgpdb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgrcalovrd_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    bgrcalovrdenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpaddr_common_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpclk_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_common_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateqpll0_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pcierateqpll1_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pmarsvd0_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pmarsvd1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0fbdiv_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0lockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0locken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll0reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1fbdiv_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll1lockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1locken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll1reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpllrsvd1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpllrsvd2_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd3_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd4_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rcalenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0data_in : in STD_LOGIC_VECTOR ( 24 downto 0 );
    sdm0reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0toggle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0width_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sdm1data_in : in STD_LOGIC_VECTOR ( 24 downto 0 );
    sdm1reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm1toggle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm1width_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tcongpi_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tconpowerup_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tconreset_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tconrsvdin1_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ubcfgstreamen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubdo_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubdrdy_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubenable_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubgpi_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubintr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubiolmbrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmbrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmcapture_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmdbgrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmdbgupdate_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmregen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmshift_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmsysrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtck_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtdi_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdo_common_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_common_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pmarsvdout0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pmarsvdout1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0fbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1fbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qplldmonitor0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qplldmonitor1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    refclkoutmonitor0_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    refclkoutmonitor1_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk0_sel_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk1_sel_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk0sel_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxrecclk1sel_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sdm0finalout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sdm0testdata_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sdm1finalout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sdm1testdata_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    tcongpo_out : out STD_LOGIC_VECTOR ( 9 downto 0 );
    tconrsvdout0_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdaddr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubden_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdi_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdwe_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtdo_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubrsvdout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubtxuart_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepdir_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepsq_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepsx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cfgreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllfreqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllocken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllrefclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cpllreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dmonfiforeset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitorclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drprst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    elpcaldvorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    elpcalpaorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphicaldone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphicalstart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphidrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphidwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphixrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphixwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescanmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescanreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    freqos_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrsvd_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtrxreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrxresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gttxreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gttxresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    incpctrl_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtyrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtyrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    looprsvd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lpbkrxtxseren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lpbktxrxseren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcieeqrxeqadaptdone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcierstidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pciersttxsyncstart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserratedone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pcsrsvdin2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pmarsvdin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0freqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1freqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    resetovrd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rstclkentx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxafecfoken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrfreqreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrresetrsv_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbonden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondi_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rxchbondlevel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchbondmaster_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondslave_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxckcalreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxckcalstart_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    rxcommadeten_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagcctrl_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxdccforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagchold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagcovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokfcnum_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfecfokfen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokfpulse_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokovren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfekhhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfekhovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelfovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap10hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap10ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap11hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap11ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap12hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap12ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap13hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap13ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap14hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap14ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap15hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap15ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap2hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap2ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap3hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap3ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap4hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap4ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap5hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap5ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap6hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap6ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap7hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap7ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap8hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap8ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap9hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap9ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeuthold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeutovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevphold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevpovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevsen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfexyden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlybypass_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlyen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlyovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlysreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxelecidlemode_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxeqtraining_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlatclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmgchold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmgcovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmhfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmhfovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmlfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmlfklovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmoshold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmosovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxoobreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoscalreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoshold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintcfg_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosinten_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosinthold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosinttestovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxpcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxphalign_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphdlypd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphdlyreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpllclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprogdivreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpien_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxratemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslide_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipoutclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslippma_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncallin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxtermination_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserrdy_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sigvalidclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tstin_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    tx8b10bbypass_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txbufdiffctrl_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcominit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcomsas_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcomwake_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdata_in : in STD_LOGIC_VECTOR ( 127 downto 0 );
    txdataextendrsvd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdccforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdccreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdeemph_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txdetectrx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txdiffpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlybypass_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlysreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyupdown_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlatclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpstreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpsu2lpexit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpsu3wake_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txmaincursor_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    txmargin_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txmuxdcdexhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txmuxdcdorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoneszeros_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpdelecidlemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphalign_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlypd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlyreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlytstclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphinit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmstepsize_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txpisopd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpllclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txpostcursorinv_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txprecursorinv_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprogdivreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpibiasen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpistrongpdown_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpiweakpup_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txratemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    txswing_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncallin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txuserrdy_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtce_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtcemask_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    bufgtdiv_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    bufgtreset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtrstmask_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cpllfbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cpllrefclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dmonitoroutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtpowergood_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclkmonitor_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtytxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtytxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierategen3_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateidle_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateqpllpd_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pcierateqpllreset_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pciesynctxsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieusergen3rdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserphystatusrst_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserratestart_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcsrsvdout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    phystatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pinrsrvdas_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    powerpresent_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    resetexception_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxbyteisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbyterealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrphdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanbondseq_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanrealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondo_out : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rxckcaldone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxcominitdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcommadet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcomsasdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcomwakedet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdata_out : out STD_LOGIC_VECTOR ( 127 downto 0 );
    rxdataextendrsvd_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxdlysresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxelecidle_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxlfpstresetdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpsu2lpexitdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpsu3wakedet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxosintdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstarted_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobestarted_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkfabric_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxphaligndone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalignerr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbslocked_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpisenn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpisenp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxratedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclkout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsliderdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipoutclkrdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslippmardy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxstartofseq_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxvalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txcomfinish_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txdccdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txdlysresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkfabric_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txphaligndone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txphinitdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txqpisenn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txqpisenp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txratedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
  attribute C_CHANNEL_ENABLE : string;
  attribute C_CHANNEL_ENABLE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_COMMON_SCALING_FACTOR : integer;
  attribute C_COMMON_SCALING_FACTOR of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_CPLL_VCO_FREQUENCY : string;
  attribute C_CPLL_VCO_FREQUENCY of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "2500.000000";
  attribute C_ENABLE_COMMON_USRCLK : integer;
  attribute C_ENABLE_COMMON_USRCLK of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_FORCE_COMMONS : integer;
  attribute C_FORCE_COMMONS of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_FREERUN_FREQUENCY : string;
  attribute C_FREERUN_FREQUENCY of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "31.250000";
  attribute C_GT_REV : integer;
  attribute C_GT_REV of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 57;
  attribute C_GT_TYPE : integer;
  attribute C_GT_TYPE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 2;
  attribute C_INCLUDE_CPLL_CAL : integer;
  attribute C_INCLUDE_CPLL_CAL of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 2;
  attribute C_LOCATE_COMMON : integer;
  attribute C_LOCATE_COMMON of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE : integer;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 2;
  attribute C_LOCATE_RESET_CONTROLLER : integer;
  attribute C_LOCATE_RESET_CONTROLLER of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_RX_USER_CLOCKING : integer;
  attribute C_LOCATE_RX_USER_CLOCKING of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_TX_USER_CLOCKING : integer;
  attribute C_LOCATE_TX_USER_CLOCKING of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING : integer;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_PCIE_CORECLK_FREQ : integer;
  attribute C_PCIE_CORECLK_FREQ of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 250;
  attribute C_PCIE_ENABLE : integer;
  attribute C_PCIE_ENABLE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL : integer;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RESET_SEQUENCE_INTERVAL : integer;
  attribute C_RESET_SEQUENCE_INTERVAL of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_BUFFBYPASS_MODE : integer;
  attribute C_RX_BUFFBYPASS_MODE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_BUFFER_MODE : integer;
  attribute C_RX_BUFFER_MODE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_CB_DISP : string;
  attribute C_RX_CB_DISP of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CB_K : string;
  attribute C_RX_CB_K of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CB_LEN_SEQ : integer;
  attribute C_RX_CB_LEN_SEQ of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_CB_MAX_LEVEL : integer;
  attribute C_RX_CB_MAX_LEVEL of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_CB_NUM_SEQ : integer;
  attribute C_RX_CB_NUM_SEQ of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_CB_VAL : string;
  attribute C_RX_CB_VAL of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_CC_DISP : string;
  attribute C_RX_CC_DISP of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CC_ENABLE : integer;
  attribute C_RX_CC_ENABLE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_CC_K : string;
  attribute C_RX_CC_K of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "8'b00010001";
  attribute C_RX_CC_LEN_SEQ : integer;
  attribute C_RX_CC_LEN_SEQ of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 2;
  attribute C_RX_CC_NUM_SEQ : integer;
  attribute C_RX_CC_NUM_SEQ of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 2;
  attribute C_RX_CC_PERIODICITY : integer;
  attribute C_RX_CC_PERIODICITY of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 5000;
  attribute C_RX_CC_VAL : string;
  attribute C_RX_CC_VAL of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "80'b00000000000000000000001011010100101111000000000000000000000000010100000010111100";
  attribute C_RX_COMMA_M_ENABLE : integer;
  attribute C_RX_COMMA_M_ENABLE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_COMMA_M_VAL : string;
  attribute C_RX_COMMA_M_VAL of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "10'b1010000011";
  attribute C_RX_COMMA_P_ENABLE : integer;
  attribute C_RX_COMMA_P_ENABLE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_COMMA_P_VAL : string;
  attribute C_RX_COMMA_P_VAL of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "10'b0101111100";
  attribute C_RX_DATA_DECODING : integer;
  attribute C_RX_DATA_DECODING of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_ENABLE : integer;
  attribute C_RX_ENABLE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_INT_DATA_WIDTH : integer;
  attribute C_RX_INT_DATA_WIDTH of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 20;
  attribute C_RX_LINE_RATE : string;
  attribute C_RX_LINE_RATE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "1.250000";
  attribute C_RX_MASTER_CHANNEL_IDX : integer;
  attribute C_RX_MASTER_CHANNEL_IDX of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 110;
  attribute C_RX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_RX_OUTCLK_BUFG_GT_DIV of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_OUTCLK_FREQUENCY : string;
  attribute C_RX_OUTCLK_FREQUENCY of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "62.500000";
  attribute C_RX_OUTCLK_SOURCE : integer;
  attribute C_RX_OUTCLK_SOURCE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_PLL_TYPE : integer;
  attribute C_RX_PLL_TYPE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 2;
  attribute C_RX_RECCLK_OUTPUT : string;
  attribute C_RX_RECCLK_OUTPUT of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_REFCLK_FREQUENCY : string;
  attribute C_RX_REFCLK_FREQUENCY of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "156.250000";
  attribute C_RX_SLIDE_MODE : integer;
  attribute C_RX_SLIDE_MODE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_CLOCKING_CONTENTS : integer;
  attribute C_RX_USER_CLOCKING_CONTENTS of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_USER_CLOCKING_SOURCE : integer;
  attribute C_RX_USER_CLOCKING_SOURCE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_DATA_WIDTH : integer;
  attribute C_RX_USER_DATA_WIDTH of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 16;
  attribute C_RX_USRCLK2_FREQUENCY : string;
  attribute C_RX_USRCLK2_FREQUENCY of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "62.500000";
  attribute C_RX_USRCLK_FREQUENCY : string;
  attribute C_RX_USRCLK_FREQUENCY of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "62.500000";
  attribute C_SECONDARY_QPLL_ENABLE : integer;
  attribute C_SECONDARY_QPLL_ENABLE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY : string;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "257.812500";
  attribute C_SIM_CPLL_CAL_BYPASS : integer;
  attribute C_SIM_CPLL_CAL_BYPASS of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_TOTAL_NUM_CHANNELS : integer;
  attribute C_TOTAL_NUM_CHANNELS of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_TOTAL_NUM_COMMONS : integer;
  attribute C_TOTAL_NUM_COMMONS of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE : integer;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_TXPROGDIV_FREQ_ENABLE : integer;
  attribute C_TXPROGDIV_FREQ_ENABLE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_TXPROGDIV_FREQ_SOURCE : integer;
  attribute C_TXPROGDIV_FREQ_SOURCE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 2;
  attribute C_TXPROGDIV_FREQ_VAL : string;
  attribute C_TXPROGDIV_FREQ_VAL of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "125.000000";
  attribute C_TX_BUFFBYPASS_MODE : integer;
  attribute C_TX_BUFFBYPASS_MODE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_TX_BUFFER_MODE : integer;
  attribute C_TX_BUFFER_MODE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_TX_DATA_ENCODING : integer;
  attribute C_TX_DATA_ENCODING of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_TX_ENABLE : integer;
  attribute C_TX_ENABLE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_TX_INT_DATA_WIDTH : integer;
  attribute C_TX_INT_DATA_WIDTH of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 20;
  attribute C_TX_LINE_RATE : string;
  attribute C_TX_LINE_RATE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "1.250000";
  attribute C_TX_MASTER_CHANNEL_IDX : integer;
  attribute C_TX_MASTER_CHANNEL_IDX of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 110;
  attribute C_TX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_TX_OUTCLK_BUFG_GT_DIV of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 2;
  attribute C_TX_OUTCLK_FREQUENCY : string;
  attribute C_TX_OUTCLK_FREQUENCY of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "62.500000";
  attribute C_TX_OUTCLK_SOURCE : integer;
  attribute C_TX_OUTCLK_SOURCE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 4;
  attribute C_TX_PLL_TYPE : integer;
  attribute C_TX_PLL_TYPE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 2;
  attribute C_TX_REFCLK_FREQUENCY : string;
  attribute C_TX_REFCLK_FREQUENCY of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "156.250000";
  attribute C_TX_USER_CLOCKING_CONTENTS : integer;
  attribute C_TX_USER_CLOCKING_CONTENTS of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_TX_USER_CLOCKING_SOURCE : integer;
  attribute C_TX_USER_CLOCKING_SOURCE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_TX_USER_DATA_WIDTH : integer;
  attribute C_TX_USER_DATA_WIDTH of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 16;
  attribute C_TX_USRCLK2_FREQUENCY : string;
  attribute C_TX_USRCLK2_FREQUENCY of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "62.500000";
  attribute C_TX_USRCLK_FREQUENCY : string;
  attribute C_TX_USRCLK_FREQUENCY of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "62.500000";
  attribute C_USER_GTPOWERGOOD_DELAY_EN : integer;
  attribute C_USER_GTPOWERGOOD_DELAY_EN of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top is
  signal \<const0>\ : STD_LOGIC;
  signal \^rxbufstatus_out\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^rxctrl0_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxctrl1_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxctrl2_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxctrl3_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^txbufstatus_out\ : STD_LOGIC_VECTOR ( 1 to 1 );
begin
  bufgtce_out(0) <= \<const0>\;
  bufgtcemask_out(2) <= \<const0>\;
  bufgtcemask_out(1) <= \<const0>\;
  bufgtcemask_out(0) <= \<const0>\;
  bufgtdiv_out(8) <= \<const0>\;
  bufgtdiv_out(7) <= \<const0>\;
  bufgtdiv_out(6) <= \<const0>\;
  bufgtdiv_out(5) <= \<const0>\;
  bufgtdiv_out(4) <= \<const0>\;
  bufgtdiv_out(3) <= \<const0>\;
  bufgtdiv_out(2) <= \<const0>\;
  bufgtdiv_out(1) <= \<const0>\;
  bufgtdiv_out(0) <= \<const0>\;
  bufgtreset_out(0) <= \<const0>\;
  bufgtrstmask_out(2) <= \<const0>\;
  bufgtrstmask_out(1) <= \<const0>\;
  bufgtrstmask_out(0) <= \<const0>\;
  cpllfbclklost_out(0) <= \<const0>\;
  cplllock_out(0) <= \<const0>\;
  cpllrefclklost_out(0) <= \<const0>\;
  dmonitorout_out(15) <= \<const0>\;
  dmonitorout_out(14) <= \<const0>\;
  dmonitorout_out(13) <= \<const0>\;
  dmonitorout_out(12) <= \<const0>\;
  dmonitorout_out(11) <= \<const0>\;
  dmonitorout_out(10) <= \<const0>\;
  dmonitorout_out(9) <= \<const0>\;
  dmonitorout_out(8) <= \<const0>\;
  dmonitorout_out(7) <= \<const0>\;
  dmonitorout_out(6) <= \<const0>\;
  dmonitorout_out(5) <= \<const0>\;
  dmonitorout_out(4) <= \<const0>\;
  dmonitorout_out(3) <= \<const0>\;
  dmonitorout_out(2) <= \<const0>\;
  dmonitorout_out(1) <= \<const0>\;
  dmonitorout_out(0) <= \<const0>\;
  dmonitoroutclk_out(0) <= \<const0>\;
  drpdo_common_out(15) <= \<const0>\;
  drpdo_common_out(14) <= \<const0>\;
  drpdo_common_out(13) <= \<const0>\;
  drpdo_common_out(12) <= \<const0>\;
  drpdo_common_out(11) <= \<const0>\;
  drpdo_common_out(10) <= \<const0>\;
  drpdo_common_out(9) <= \<const0>\;
  drpdo_common_out(8) <= \<const0>\;
  drpdo_common_out(7) <= \<const0>\;
  drpdo_common_out(6) <= \<const0>\;
  drpdo_common_out(5) <= \<const0>\;
  drpdo_common_out(4) <= \<const0>\;
  drpdo_common_out(3) <= \<const0>\;
  drpdo_common_out(2) <= \<const0>\;
  drpdo_common_out(1) <= \<const0>\;
  drpdo_common_out(0) <= \<const0>\;
  drpdo_out(15) <= \<const0>\;
  drpdo_out(14) <= \<const0>\;
  drpdo_out(13) <= \<const0>\;
  drpdo_out(12) <= \<const0>\;
  drpdo_out(11) <= \<const0>\;
  drpdo_out(10) <= \<const0>\;
  drpdo_out(9) <= \<const0>\;
  drpdo_out(8) <= \<const0>\;
  drpdo_out(7) <= \<const0>\;
  drpdo_out(6) <= \<const0>\;
  drpdo_out(5) <= \<const0>\;
  drpdo_out(4) <= \<const0>\;
  drpdo_out(3) <= \<const0>\;
  drpdo_out(2) <= \<const0>\;
  drpdo_out(1) <= \<const0>\;
  drpdo_out(0) <= \<const0>\;
  drprdy_common_out(0) <= \<const0>\;
  drprdy_out(0) <= \<const0>\;
  eyescandataerror_out(0) <= \<const0>\;
  gtrefclkmonitor_out(0) <= \<const0>\;
  gtwiz_buffbypass_rx_done_out(0) <= \<const0>\;
  gtwiz_buffbypass_rx_error_out(0) <= \<const0>\;
  gtwiz_buffbypass_tx_done_out(0) <= \<const0>\;
  gtwiz_buffbypass_tx_error_out(0) <= \<const0>\;
  gtwiz_reset_qpll0reset_out(0) <= \<const0>\;
  gtwiz_reset_qpll1reset_out(0) <= \<const0>\;
  gtwiz_reset_rx_cdr_stable_out(0) <= \<const0>\;
  gtwiz_userclk_rx_active_out(0) <= \<const0>\;
  gtwiz_userclk_rx_srcclk_out(0) <= \<const0>\;
  gtwiz_userclk_rx_usrclk2_out(0) <= \<const0>\;
  gtwiz_userclk_rx_usrclk_out(0) <= \<const0>\;
  gtwiz_userclk_tx_active_out(0) <= \<const0>\;
  gtwiz_userclk_tx_srcclk_out(0) <= \<const0>\;
  gtwiz_userclk_tx_usrclk2_out(0) <= \<const0>\;
  gtwiz_userclk_tx_usrclk_out(0) <= \<const0>\;
  gtytxn_out(0) <= \<const0>\;
  gtytxp_out(0) <= \<const0>\;
  pcierategen3_out(0) <= \<const0>\;
  pcierateidle_out(0) <= \<const0>\;
  pcierateqpllpd_out(1) <= \<const0>\;
  pcierateqpllpd_out(0) <= \<const0>\;
  pcierateqpllreset_out(1) <= \<const0>\;
  pcierateqpllreset_out(0) <= \<const0>\;
  pciesynctxsyncdone_out(0) <= \<const0>\;
  pcieusergen3rdy_out(0) <= \<const0>\;
  pcieuserphystatusrst_out(0) <= \<const0>\;
  pcieuserratestart_out(0) <= \<const0>\;
  pcsrsvdout_out(15) <= \<const0>\;
  pcsrsvdout_out(14) <= \<const0>\;
  pcsrsvdout_out(13) <= \<const0>\;
  pcsrsvdout_out(12) <= \<const0>\;
  pcsrsvdout_out(11) <= \<const0>\;
  pcsrsvdout_out(10) <= \<const0>\;
  pcsrsvdout_out(9) <= \<const0>\;
  pcsrsvdout_out(8) <= \<const0>\;
  pcsrsvdout_out(7) <= \<const0>\;
  pcsrsvdout_out(6) <= \<const0>\;
  pcsrsvdout_out(5) <= \<const0>\;
  pcsrsvdout_out(4) <= \<const0>\;
  pcsrsvdout_out(3) <= \<const0>\;
  pcsrsvdout_out(2) <= \<const0>\;
  pcsrsvdout_out(1) <= \<const0>\;
  pcsrsvdout_out(0) <= \<const0>\;
  phystatus_out(0) <= \<const0>\;
  pinrsrvdas_out(15) <= \<const0>\;
  pinrsrvdas_out(14) <= \<const0>\;
  pinrsrvdas_out(13) <= \<const0>\;
  pinrsrvdas_out(12) <= \<const0>\;
  pinrsrvdas_out(11) <= \<const0>\;
  pinrsrvdas_out(10) <= \<const0>\;
  pinrsrvdas_out(9) <= \<const0>\;
  pinrsrvdas_out(8) <= \<const0>\;
  pinrsrvdas_out(7) <= \<const0>\;
  pinrsrvdas_out(6) <= \<const0>\;
  pinrsrvdas_out(5) <= \<const0>\;
  pinrsrvdas_out(4) <= \<const0>\;
  pinrsrvdas_out(3) <= \<const0>\;
  pinrsrvdas_out(2) <= \<const0>\;
  pinrsrvdas_out(1) <= \<const0>\;
  pinrsrvdas_out(0) <= \<const0>\;
  pmarsvdout0_out(7) <= \<const0>\;
  pmarsvdout0_out(6) <= \<const0>\;
  pmarsvdout0_out(5) <= \<const0>\;
  pmarsvdout0_out(4) <= \<const0>\;
  pmarsvdout0_out(3) <= \<const0>\;
  pmarsvdout0_out(2) <= \<const0>\;
  pmarsvdout0_out(1) <= \<const0>\;
  pmarsvdout0_out(0) <= \<const0>\;
  pmarsvdout1_out(7) <= \<const0>\;
  pmarsvdout1_out(6) <= \<const0>\;
  pmarsvdout1_out(5) <= \<const0>\;
  pmarsvdout1_out(4) <= \<const0>\;
  pmarsvdout1_out(3) <= \<const0>\;
  pmarsvdout1_out(2) <= \<const0>\;
  pmarsvdout1_out(1) <= \<const0>\;
  pmarsvdout1_out(0) <= \<const0>\;
  powerpresent_out(0) <= \<const0>\;
  qpll0fbclklost_out(0) <= \<const0>\;
  qpll0lock_out(0) <= \<const0>\;
  qpll0outclk_out(0) <= \<const0>\;
  qpll0outrefclk_out(0) <= \<const0>\;
  qpll0refclklost_out(0) <= \<const0>\;
  qpll1fbclklost_out(0) <= \<const0>\;
  qpll1lock_out(0) <= \<const0>\;
  qpll1outclk_out(0) <= \<const0>\;
  qpll1outrefclk_out(0) <= \<const0>\;
  qpll1refclklost_out(0) <= \<const0>\;
  qplldmonitor0_out(7) <= \<const0>\;
  qplldmonitor0_out(6) <= \<const0>\;
  qplldmonitor0_out(5) <= \<const0>\;
  qplldmonitor0_out(4) <= \<const0>\;
  qplldmonitor0_out(3) <= \<const0>\;
  qplldmonitor0_out(2) <= \<const0>\;
  qplldmonitor0_out(1) <= \<const0>\;
  qplldmonitor0_out(0) <= \<const0>\;
  qplldmonitor1_out(7) <= \<const0>\;
  qplldmonitor1_out(6) <= \<const0>\;
  qplldmonitor1_out(5) <= \<const0>\;
  qplldmonitor1_out(4) <= \<const0>\;
  qplldmonitor1_out(3) <= \<const0>\;
  qplldmonitor1_out(2) <= \<const0>\;
  qplldmonitor1_out(1) <= \<const0>\;
  qplldmonitor1_out(0) <= \<const0>\;
  refclkoutmonitor0_out(0) <= \<const0>\;
  refclkoutmonitor1_out(0) <= \<const0>\;
  resetexception_out(0) <= \<const0>\;
  rxbufstatus_out(2) <= \^rxbufstatus_out\(2);
  rxbufstatus_out(1) <= \<const0>\;
  rxbufstatus_out(0) <= \<const0>\;
  rxbyteisaligned_out(0) <= \<const0>\;
  rxbyterealign_out(0) <= \<const0>\;
  rxcdrlock_out(0) <= \<const0>\;
  rxcdrphdone_out(0) <= \<const0>\;
  rxchanbondseq_out(0) <= \<const0>\;
  rxchanisaligned_out(0) <= \<const0>\;
  rxchanrealign_out(0) <= \<const0>\;
  rxchbondo_out(4) <= \<const0>\;
  rxchbondo_out(3) <= \<const0>\;
  rxchbondo_out(2) <= \<const0>\;
  rxchbondo_out(1) <= \<const0>\;
  rxchbondo_out(0) <= \<const0>\;
  rxckcaldone_out(0) <= \<const0>\;
  rxcominitdet_out(0) <= \<const0>\;
  rxcommadet_out(0) <= \<const0>\;
  rxcomsasdet_out(0) <= \<const0>\;
  rxcomwakedet_out(0) <= \<const0>\;
  rxctrl0_out(15) <= \<const0>\;
  rxctrl0_out(14) <= \<const0>\;
  rxctrl0_out(13) <= \<const0>\;
  rxctrl0_out(12) <= \<const0>\;
  rxctrl0_out(11) <= \<const0>\;
  rxctrl0_out(10) <= \<const0>\;
  rxctrl0_out(9) <= \<const0>\;
  rxctrl0_out(8) <= \<const0>\;
  rxctrl0_out(7) <= \<const0>\;
  rxctrl0_out(6) <= \<const0>\;
  rxctrl0_out(5) <= \<const0>\;
  rxctrl0_out(4) <= \<const0>\;
  rxctrl0_out(3) <= \<const0>\;
  rxctrl0_out(2) <= \<const0>\;
  rxctrl0_out(1 downto 0) <= \^rxctrl0_out\(1 downto 0);
  rxctrl1_out(15) <= \<const0>\;
  rxctrl1_out(14) <= \<const0>\;
  rxctrl1_out(13) <= \<const0>\;
  rxctrl1_out(12) <= \<const0>\;
  rxctrl1_out(11) <= \<const0>\;
  rxctrl1_out(10) <= \<const0>\;
  rxctrl1_out(9) <= \<const0>\;
  rxctrl1_out(8) <= \<const0>\;
  rxctrl1_out(7) <= \<const0>\;
  rxctrl1_out(6) <= \<const0>\;
  rxctrl1_out(5) <= \<const0>\;
  rxctrl1_out(4) <= \<const0>\;
  rxctrl1_out(3) <= \<const0>\;
  rxctrl1_out(2) <= \<const0>\;
  rxctrl1_out(1 downto 0) <= \^rxctrl1_out\(1 downto 0);
  rxctrl2_out(7) <= \<const0>\;
  rxctrl2_out(6) <= \<const0>\;
  rxctrl2_out(5) <= \<const0>\;
  rxctrl2_out(4) <= \<const0>\;
  rxctrl2_out(3) <= \<const0>\;
  rxctrl2_out(2) <= \<const0>\;
  rxctrl2_out(1 downto 0) <= \^rxctrl2_out\(1 downto 0);
  rxctrl3_out(7) <= \<const0>\;
  rxctrl3_out(6) <= \<const0>\;
  rxctrl3_out(5) <= \<const0>\;
  rxctrl3_out(4) <= \<const0>\;
  rxctrl3_out(3) <= \<const0>\;
  rxctrl3_out(2) <= \<const0>\;
  rxctrl3_out(1 downto 0) <= \^rxctrl3_out\(1 downto 0);
  rxdata_out(127) <= \<const0>\;
  rxdata_out(126) <= \<const0>\;
  rxdata_out(125) <= \<const0>\;
  rxdata_out(124) <= \<const0>\;
  rxdata_out(123) <= \<const0>\;
  rxdata_out(122) <= \<const0>\;
  rxdata_out(121) <= \<const0>\;
  rxdata_out(120) <= \<const0>\;
  rxdata_out(119) <= \<const0>\;
  rxdata_out(118) <= \<const0>\;
  rxdata_out(117) <= \<const0>\;
  rxdata_out(116) <= \<const0>\;
  rxdata_out(115) <= \<const0>\;
  rxdata_out(114) <= \<const0>\;
  rxdata_out(113) <= \<const0>\;
  rxdata_out(112) <= \<const0>\;
  rxdata_out(111) <= \<const0>\;
  rxdata_out(110) <= \<const0>\;
  rxdata_out(109) <= \<const0>\;
  rxdata_out(108) <= \<const0>\;
  rxdata_out(107) <= \<const0>\;
  rxdata_out(106) <= \<const0>\;
  rxdata_out(105) <= \<const0>\;
  rxdata_out(104) <= \<const0>\;
  rxdata_out(103) <= \<const0>\;
  rxdata_out(102) <= \<const0>\;
  rxdata_out(101) <= \<const0>\;
  rxdata_out(100) <= \<const0>\;
  rxdata_out(99) <= \<const0>\;
  rxdata_out(98) <= \<const0>\;
  rxdata_out(97) <= \<const0>\;
  rxdata_out(96) <= \<const0>\;
  rxdata_out(95) <= \<const0>\;
  rxdata_out(94) <= \<const0>\;
  rxdata_out(93) <= \<const0>\;
  rxdata_out(92) <= \<const0>\;
  rxdata_out(91) <= \<const0>\;
  rxdata_out(90) <= \<const0>\;
  rxdata_out(89) <= \<const0>\;
  rxdata_out(88) <= \<const0>\;
  rxdata_out(87) <= \<const0>\;
  rxdata_out(86) <= \<const0>\;
  rxdata_out(85) <= \<const0>\;
  rxdata_out(84) <= \<const0>\;
  rxdata_out(83) <= \<const0>\;
  rxdata_out(82) <= \<const0>\;
  rxdata_out(81) <= \<const0>\;
  rxdata_out(80) <= \<const0>\;
  rxdata_out(79) <= \<const0>\;
  rxdata_out(78) <= \<const0>\;
  rxdata_out(77) <= \<const0>\;
  rxdata_out(76) <= \<const0>\;
  rxdata_out(75) <= \<const0>\;
  rxdata_out(74) <= \<const0>\;
  rxdata_out(73) <= \<const0>\;
  rxdata_out(72) <= \<const0>\;
  rxdata_out(71) <= \<const0>\;
  rxdata_out(70) <= \<const0>\;
  rxdata_out(69) <= \<const0>\;
  rxdata_out(68) <= \<const0>\;
  rxdata_out(67) <= \<const0>\;
  rxdata_out(66) <= \<const0>\;
  rxdata_out(65) <= \<const0>\;
  rxdata_out(64) <= \<const0>\;
  rxdata_out(63) <= \<const0>\;
  rxdata_out(62) <= \<const0>\;
  rxdata_out(61) <= \<const0>\;
  rxdata_out(60) <= \<const0>\;
  rxdata_out(59) <= \<const0>\;
  rxdata_out(58) <= \<const0>\;
  rxdata_out(57) <= \<const0>\;
  rxdata_out(56) <= \<const0>\;
  rxdata_out(55) <= \<const0>\;
  rxdata_out(54) <= \<const0>\;
  rxdata_out(53) <= \<const0>\;
  rxdata_out(52) <= \<const0>\;
  rxdata_out(51) <= \<const0>\;
  rxdata_out(50) <= \<const0>\;
  rxdata_out(49) <= \<const0>\;
  rxdata_out(48) <= \<const0>\;
  rxdata_out(47) <= \<const0>\;
  rxdata_out(46) <= \<const0>\;
  rxdata_out(45) <= \<const0>\;
  rxdata_out(44) <= \<const0>\;
  rxdata_out(43) <= \<const0>\;
  rxdata_out(42) <= \<const0>\;
  rxdata_out(41) <= \<const0>\;
  rxdata_out(40) <= \<const0>\;
  rxdata_out(39) <= \<const0>\;
  rxdata_out(38) <= \<const0>\;
  rxdata_out(37) <= \<const0>\;
  rxdata_out(36) <= \<const0>\;
  rxdata_out(35) <= \<const0>\;
  rxdata_out(34) <= \<const0>\;
  rxdata_out(33) <= \<const0>\;
  rxdata_out(32) <= \<const0>\;
  rxdata_out(31) <= \<const0>\;
  rxdata_out(30) <= \<const0>\;
  rxdata_out(29) <= \<const0>\;
  rxdata_out(28) <= \<const0>\;
  rxdata_out(27) <= \<const0>\;
  rxdata_out(26) <= \<const0>\;
  rxdata_out(25) <= \<const0>\;
  rxdata_out(24) <= \<const0>\;
  rxdata_out(23) <= \<const0>\;
  rxdata_out(22) <= \<const0>\;
  rxdata_out(21) <= \<const0>\;
  rxdata_out(20) <= \<const0>\;
  rxdata_out(19) <= \<const0>\;
  rxdata_out(18) <= \<const0>\;
  rxdata_out(17) <= \<const0>\;
  rxdata_out(16) <= \<const0>\;
  rxdata_out(15) <= \<const0>\;
  rxdata_out(14) <= \<const0>\;
  rxdata_out(13) <= \<const0>\;
  rxdata_out(12) <= \<const0>\;
  rxdata_out(11) <= \<const0>\;
  rxdata_out(10) <= \<const0>\;
  rxdata_out(9) <= \<const0>\;
  rxdata_out(8) <= \<const0>\;
  rxdata_out(7) <= \<const0>\;
  rxdata_out(6) <= \<const0>\;
  rxdata_out(5) <= \<const0>\;
  rxdata_out(4) <= \<const0>\;
  rxdata_out(3) <= \<const0>\;
  rxdata_out(2) <= \<const0>\;
  rxdata_out(1) <= \<const0>\;
  rxdata_out(0) <= \<const0>\;
  rxdataextendrsvd_out(7) <= \<const0>\;
  rxdataextendrsvd_out(6) <= \<const0>\;
  rxdataextendrsvd_out(5) <= \<const0>\;
  rxdataextendrsvd_out(4) <= \<const0>\;
  rxdataextendrsvd_out(3) <= \<const0>\;
  rxdataextendrsvd_out(2) <= \<const0>\;
  rxdataextendrsvd_out(1) <= \<const0>\;
  rxdataextendrsvd_out(0) <= \<const0>\;
  rxdatavalid_out(1) <= \<const0>\;
  rxdatavalid_out(0) <= \<const0>\;
  rxdlysresetdone_out(0) <= \<const0>\;
  rxelecidle_out(0) <= \<const0>\;
  rxheader_out(5) <= \<const0>\;
  rxheader_out(4) <= \<const0>\;
  rxheader_out(3) <= \<const0>\;
  rxheader_out(2) <= \<const0>\;
  rxheader_out(1) <= \<const0>\;
  rxheader_out(0) <= \<const0>\;
  rxheadervalid_out(1) <= \<const0>\;
  rxheadervalid_out(0) <= \<const0>\;
  rxlfpstresetdet_out(0) <= \<const0>\;
  rxlfpsu2lpexitdet_out(0) <= \<const0>\;
  rxlfpsu3wakedet_out(0) <= \<const0>\;
  rxmonitorout_out(7) <= \<const0>\;
  rxmonitorout_out(6) <= \<const0>\;
  rxmonitorout_out(5) <= \<const0>\;
  rxmonitorout_out(4) <= \<const0>\;
  rxmonitorout_out(3) <= \<const0>\;
  rxmonitorout_out(2) <= \<const0>\;
  rxmonitorout_out(1) <= \<const0>\;
  rxmonitorout_out(0) <= \<const0>\;
  rxosintdone_out(0) <= \<const0>\;
  rxosintstarted_out(0) <= \<const0>\;
  rxosintstrobedone_out(0) <= \<const0>\;
  rxosintstrobestarted_out(0) <= \<const0>\;
  rxoutclkfabric_out(0) <= \<const0>\;
  rxoutclkpcs_out(0) <= \<const0>\;
  rxphaligndone_out(0) <= \<const0>\;
  rxphalignerr_out(0) <= \<const0>\;
  rxpmaresetdone_out(0) <= \<const0>\;
  rxprbserr_out(0) <= \<const0>\;
  rxprbslocked_out(0) <= \<const0>\;
  rxprgdivresetdone_out(0) <= \<const0>\;
  rxqpisenn_out(0) <= \<const0>\;
  rxqpisenp_out(0) <= \<const0>\;
  rxratedone_out(0) <= \<const0>\;
  rxrecclk0_sel_out(0) <= \<const0>\;
  rxrecclk0sel_out(1) <= \<const0>\;
  rxrecclk0sel_out(0) <= \<const0>\;
  rxrecclk1_sel_out(0) <= \<const0>\;
  rxrecclk1sel_out(1) <= \<const0>\;
  rxrecclk1sel_out(0) <= \<const0>\;
  rxrecclkout_out(0) <= \<const0>\;
  rxresetdone_out(0) <= \<const0>\;
  rxsliderdy_out(0) <= \<const0>\;
  rxslipdone_out(0) <= \<const0>\;
  rxslipoutclkrdy_out(0) <= \<const0>\;
  rxslippmardy_out(0) <= \<const0>\;
  rxstartofseq_out(1) <= \<const0>\;
  rxstartofseq_out(0) <= \<const0>\;
  rxstatus_out(2) <= \<const0>\;
  rxstatus_out(1) <= \<const0>\;
  rxstatus_out(0) <= \<const0>\;
  rxsyncdone_out(0) <= \<const0>\;
  rxsyncout_out(0) <= \<const0>\;
  rxvalid_out(0) <= \<const0>\;
  sdm0finalout_out(3) <= \<const0>\;
  sdm0finalout_out(2) <= \<const0>\;
  sdm0finalout_out(1) <= \<const0>\;
  sdm0finalout_out(0) <= \<const0>\;
  sdm0testdata_out(14) <= \<const0>\;
  sdm0testdata_out(13) <= \<const0>\;
  sdm0testdata_out(12) <= \<const0>\;
  sdm0testdata_out(11) <= \<const0>\;
  sdm0testdata_out(10) <= \<const0>\;
  sdm0testdata_out(9) <= \<const0>\;
  sdm0testdata_out(8) <= \<const0>\;
  sdm0testdata_out(7) <= \<const0>\;
  sdm0testdata_out(6) <= \<const0>\;
  sdm0testdata_out(5) <= \<const0>\;
  sdm0testdata_out(4) <= \<const0>\;
  sdm0testdata_out(3) <= \<const0>\;
  sdm0testdata_out(2) <= \<const0>\;
  sdm0testdata_out(1) <= \<const0>\;
  sdm0testdata_out(0) <= \<const0>\;
  sdm1finalout_out(3) <= \<const0>\;
  sdm1finalout_out(2) <= \<const0>\;
  sdm1finalout_out(1) <= \<const0>\;
  sdm1finalout_out(0) <= \<const0>\;
  sdm1testdata_out(14) <= \<const0>\;
  sdm1testdata_out(13) <= \<const0>\;
  sdm1testdata_out(12) <= \<const0>\;
  sdm1testdata_out(11) <= \<const0>\;
  sdm1testdata_out(10) <= \<const0>\;
  sdm1testdata_out(9) <= \<const0>\;
  sdm1testdata_out(8) <= \<const0>\;
  sdm1testdata_out(7) <= \<const0>\;
  sdm1testdata_out(6) <= \<const0>\;
  sdm1testdata_out(5) <= \<const0>\;
  sdm1testdata_out(4) <= \<const0>\;
  sdm1testdata_out(3) <= \<const0>\;
  sdm1testdata_out(2) <= \<const0>\;
  sdm1testdata_out(1) <= \<const0>\;
  sdm1testdata_out(0) <= \<const0>\;
  tcongpo_out(9) <= \<const0>\;
  tcongpo_out(8) <= \<const0>\;
  tcongpo_out(7) <= \<const0>\;
  tcongpo_out(6) <= \<const0>\;
  tcongpo_out(5) <= \<const0>\;
  tcongpo_out(4) <= \<const0>\;
  tcongpo_out(3) <= \<const0>\;
  tcongpo_out(2) <= \<const0>\;
  tcongpo_out(1) <= \<const0>\;
  tcongpo_out(0) <= \<const0>\;
  tconrsvdout0_out(0) <= \<const0>\;
  txbufstatus_out(1) <= \^txbufstatus_out\(1);
  txbufstatus_out(0) <= \<const0>\;
  txcomfinish_out(0) <= \<const0>\;
  txdccdone_out(0) <= \<const0>\;
  txdlysresetdone_out(0) <= \<const0>\;
  txoutclkfabric_out(0) <= \<const0>\;
  txoutclkpcs_out(0) <= \<const0>\;
  txphaligndone_out(0) <= \<const0>\;
  txphinitdone_out(0) <= \<const0>\;
  txpmaresetdone_out(0) <= \<const0>\;
  txprgdivresetdone_out(0) <= \<const0>\;
  txqpisenn_out(0) <= \<const0>\;
  txqpisenp_out(0) <= \<const0>\;
  txratedone_out(0) <= \<const0>\;
  txresetdone_out(0) <= \<const0>\;
  txsyncdone_out(0) <= \<const0>\;
  txsyncout_out(0) <= \<const0>\;
  ubdaddr_out(0) <= \<const0>\;
  ubden_out(0) <= \<const0>\;
  ubdi_out(0) <= \<const0>\;
  ubdwe_out(0) <= \<const0>\;
  ubmdmtdo_out(0) <= \<const0>\;
  ubrsvdout_out(0) <= \<const0>\;
  ubtxuart_out(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst\: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4
     port map (
      drpclk_in(0) => drpclk_in(0),
      gthrxn_in(0) => gthrxn_in(0),
      gthrxp_in(0) => gthrxp_in(0),
      gthtxn_out(0) => gthtxn_out(0),
      gthtxp_out(0) => gthtxp_out(0),
      gtpowergood_out(0) => gtpowergood_out(0),
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_userdata_rx_out(15 downto 0) => gtwiz_userdata_rx_out(15 downto 0),
      gtwiz_userdata_tx_in(15 downto 0) => gtwiz_userdata_tx_in(15 downto 0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      rxbufstatus_out(0) => \^rxbufstatus_out\(2),
      rxclkcorcnt_out(1 downto 0) => rxclkcorcnt_out(1 downto 0),
      rxctrl0_out(1 downto 0) => \^rxctrl0_out\(1 downto 0),
      rxctrl1_out(1 downto 0) => \^rxctrl1_out\(1 downto 0),
      rxctrl2_out(1 downto 0) => \^rxctrl2_out\(1 downto 0),
      rxctrl3_out(1 downto 0) => \^rxctrl3_out\(1 downto 0),
      rxmcommaalignen_in(0) => rxmcommaalignen_in(0),
      rxoutclk_out(0) => rxoutclk_out(0),
      rxpd_in(0) => rxpd_in(1),
      rxusrclk_in(0) => rxusrclk_in(0),
      txbufstatus_out(0) => \^txbufstatus_out\(1),
      txctrl0_in(1 downto 0) => txctrl0_in(1 downto 0),
      txctrl1_in(1 downto 0) => txctrl1_in(1 downto 0),
      txctrl2_in(1 downto 0) => txctrl2_in(1 downto 0),
      txelecidle_in(0) => txelecidle_in(0),
      txoutclk_out(0) => txoutclk_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt is
  port (
    gtwiz_userclk_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_cdr_stable_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cpllrefclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescanreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcommadeten_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtpowergood_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxbyteisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbyterealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxcommadet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt,mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top,Vivado 2020.2";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt is
  signal \<const0>\ : STD_LOGIC;
  signal \^rxbufstatus_out\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^rxctrl0_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxctrl1_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxctrl2_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxctrl3_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^txbufstatus_out\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_inst_bufgtce_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_bufgtcemask_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_bufgtdiv_out_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_bufgtreset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_bufgtrstmask_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_cpllfbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_cplllock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_cpllrefclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_dmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_dmonitoroutclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_drpdo_common_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_drpdo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_drprdy_common_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_drprdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_eyescandataerror_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtrefclkmonitor_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtytxn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtytxp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcierategen3_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcierateidle_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcierateqpllpd_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_pcierateqpllreset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_pciesynctxsyncdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcieusergen3rdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcieuserphystatusrst_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcieuserratestart_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcsrsvdout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_phystatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pinrsrvdas_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_pmarsvdout0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_pmarsvdout1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_powerpresent_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0fbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0lock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0outclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0outrefclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0refclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1fbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1lock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1outclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1outrefclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1refclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qplldmonitor0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_qplldmonitor1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_refclkoutmonitor0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_refclkoutmonitor1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_resetexception_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxbyteisaligned_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxbyterealign_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcdrlock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcdrphdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchanbondseq_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchanisaligned_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchanrealign_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchbondo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_rxckcaldone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcominitdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcommadet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcomsasdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcomwakedet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxctrl0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal NLW_inst_rxctrl1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal NLW_inst_rxctrl2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_inst_rxctrl3_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_inst_rxdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_inst_rxdataextendrsvd_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxdatavalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxdlysresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxelecidle_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxheader_out_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_rxheadervalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxlfpstresetdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxosintdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxosintstarted_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxosintstrobedone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxosintstrobestarted_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxoutclkfabric_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxoutclkpcs_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxphaligndone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxphalignerr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxpmaresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxprbserr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxprbslocked_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxprgdivresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxqpisenn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxqpisenp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxratedone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxrecclk0_sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxrecclk0sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxrecclk1_sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxrecclk1sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxrecclkout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxsliderdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxslipdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxslipoutclkrdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxslippmardy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxstartofseq_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_rxsyncdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxsyncout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxvalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_sdm0finalout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_sdm0testdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_inst_sdm1finalout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_sdm1testdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_inst_tcongpo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_inst_tconrsvdout0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txcomfinish_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txdccdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txdlysresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txoutclkfabric_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txoutclkpcs_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txphaligndone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txphinitdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txpmaresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txprgdivresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txqpisenn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txqpisenp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txratedone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txsyncdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txsyncout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubdaddr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubden_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubdi_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubdwe_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubmdmtdo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubrsvdout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubtxuart_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_CHANNEL_ENABLE : string;
  attribute C_CHANNEL_ENABLE of inst : label is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_COMMON_SCALING_FACTOR : integer;
  attribute C_COMMON_SCALING_FACTOR of inst : label is 1;
  attribute C_CPLL_VCO_FREQUENCY : string;
  attribute C_CPLL_VCO_FREQUENCY of inst : label is "2500.000000";
  attribute C_ENABLE_COMMON_USRCLK : integer;
  attribute C_ENABLE_COMMON_USRCLK of inst : label is 0;
  attribute C_FORCE_COMMONS : integer;
  attribute C_FORCE_COMMONS of inst : label is 0;
  attribute C_FREERUN_FREQUENCY : string;
  attribute C_FREERUN_FREQUENCY of inst : label is "31.250000";
  attribute C_GT_REV : integer;
  attribute C_GT_REV of inst : label is 57;
  attribute C_GT_TYPE : integer;
  attribute C_GT_TYPE of inst : label is 2;
  attribute C_INCLUDE_CPLL_CAL : integer;
  attribute C_INCLUDE_CPLL_CAL of inst : label is 2;
  attribute C_LOCATE_COMMON : integer;
  attribute C_LOCATE_COMMON of inst : label is 0;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE : integer;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE of inst : label is 2;
  attribute C_LOCATE_RESET_CONTROLLER : integer;
  attribute C_LOCATE_RESET_CONTROLLER of inst : label is 0;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER of inst : label is 0;
  attribute C_LOCATE_RX_USER_CLOCKING : integer;
  attribute C_LOCATE_RX_USER_CLOCKING of inst : label is 1;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER of inst : label is 0;
  attribute C_LOCATE_TX_USER_CLOCKING : integer;
  attribute C_LOCATE_TX_USER_CLOCKING of inst : label is 1;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING : integer;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING of inst : label is 0;
  attribute C_PCIE_CORECLK_FREQ : integer;
  attribute C_PCIE_CORECLK_FREQ of inst : label is 250;
  attribute C_PCIE_ENABLE : integer;
  attribute C_PCIE_ENABLE of inst : label is 0;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL : integer;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL of inst : label is 0;
  attribute C_RESET_SEQUENCE_INTERVAL : integer;
  attribute C_RESET_SEQUENCE_INTERVAL of inst : label is 0;
  attribute C_RX_BUFFBYPASS_MODE : integer;
  attribute C_RX_BUFFBYPASS_MODE of inst : label is 0;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL of inst : label is 0;
  attribute C_RX_BUFFER_MODE : integer;
  attribute C_RX_BUFFER_MODE of inst : label is 1;
  attribute C_RX_CB_DISP : string;
  attribute C_RX_CB_DISP of inst : label is "8'b00000000";
  attribute C_RX_CB_K : string;
  attribute C_RX_CB_K of inst : label is "8'b00000000";
  attribute C_RX_CB_LEN_SEQ : integer;
  attribute C_RX_CB_LEN_SEQ of inst : label is 1;
  attribute C_RX_CB_MAX_LEVEL : integer;
  attribute C_RX_CB_MAX_LEVEL of inst : label is 1;
  attribute C_RX_CB_NUM_SEQ : integer;
  attribute C_RX_CB_NUM_SEQ of inst : label is 0;
  attribute C_RX_CB_VAL : string;
  attribute C_RX_CB_VAL of inst : label is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_CC_DISP : string;
  attribute C_RX_CC_DISP of inst : label is "8'b00000000";
  attribute C_RX_CC_ENABLE : integer;
  attribute C_RX_CC_ENABLE of inst : label is 1;
  attribute C_RX_CC_K : string;
  attribute C_RX_CC_K of inst : label is "8'b00010001";
  attribute C_RX_CC_LEN_SEQ : integer;
  attribute C_RX_CC_LEN_SEQ of inst : label is 2;
  attribute C_RX_CC_NUM_SEQ : integer;
  attribute C_RX_CC_NUM_SEQ of inst : label is 2;
  attribute C_RX_CC_PERIODICITY : integer;
  attribute C_RX_CC_PERIODICITY of inst : label is 5000;
  attribute C_RX_CC_VAL : string;
  attribute C_RX_CC_VAL of inst : label is "80'b00000000000000000000001011010100101111000000000000000000000000010100000010111100";
  attribute C_RX_COMMA_M_ENABLE : integer;
  attribute C_RX_COMMA_M_ENABLE of inst : label is 1;
  attribute C_RX_COMMA_M_VAL : string;
  attribute C_RX_COMMA_M_VAL of inst : label is "10'b1010000011";
  attribute C_RX_COMMA_P_ENABLE : integer;
  attribute C_RX_COMMA_P_ENABLE of inst : label is 1;
  attribute C_RX_COMMA_P_VAL : string;
  attribute C_RX_COMMA_P_VAL of inst : label is "10'b0101111100";
  attribute C_RX_DATA_DECODING : integer;
  attribute C_RX_DATA_DECODING of inst : label is 1;
  attribute C_RX_ENABLE : integer;
  attribute C_RX_ENABLE of inst : label is 1;
  attribute C_RX_INT_DATA_WIDTH : integer;
  attribute C_RX_INT_DATA_WIDTH of inst : label is 20;
  attribute C_RX_LINE_RATE : string;
  attribute C_RX_LINE_RATE of inst : label is "1.250000";
  attribute C_RX_MASTER_CHANNEL_IDX : integer;
  attribute C_RX_MASTER_CHANNEL_IDX of inst : label is 110;
  attribute C_RX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_RX_OUTCLK_BUFG_GT_DIV of inst : label is 1;
  attribute C_RX_OUTCLK_FREQUENCY : string;
  attribute C_RX_OUTCLK_FREQUENCY of inst : label is "62.500000";
  attribute C_RX_OUTCLK_SOURCE : integer;
  attribute C_RX_OUTCLK_SOURCE of inst : label is 1;
  attribute C_RX_PLL_TYPE : integer;
  attribute C_RX_PLL_TYPE of inst : label is 2;
  attribute C_RX_RECCLK_OUTPUT : string;
  attribute C_RX_RECCLK_OUTPUT of inst : label is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_REFCLK_FREQUENCY : string;
  attribute C_RX_REFCLK_FREQUENCY of inst : label is "156.250000";
  attribute C_RX_SLIDE_MODE : integer;
  attribute C_RX_SLIDE_MODE of inst : label is 0;
  attribute C_RX_USER_CLOCKING_CONTENTS : integer;
  attribute C_RX_USER_CLOCKING_CONTENTS of inst : label is 0;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL of inst : label is 0;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of inst : label is 1;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of inst : label is 1;
  attribute C_RX_USER_CLOCKING_SOURCE : integer;
  attribute C_RX_USER_CLOCKING_SOURCE of inst : label is 0;
  attribute C_RX_USER_DATA_WIDTH : integer;
  attribute C_RX_USER_DATA_WIDTH of inst : label is 16;
  attribute C_RX_USRCLK2_FREQUENCY : string;
  attribute C_RX_USRCLK2_FREQUENCY of inst : label is "62.500000";
  attribute C_RX_USRCLK_FREQUENCY : string;
  attribute C_RX_USRCLK_FREQUENCY of inst : label is "62.500000";
  attribute C_SECONDARY_QPLL_ENABLE : integer;
  attribute C_SECONDARY_QPLL_ENABLE of inst : label is 0;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY : string;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY of inst : label is "257.812500";
  attribute C_SIM_CPLL_CAL_BYPASS : integer;
  attribute C_SIM_CPLL_CAL_BYPASS of inst : label is 1;
  attribute C_TOTAL_NUM_CHANNELS : integer;
  attribute C_TOTAL_NUM_CHANNELS of inst : label is 1;
  attribute C_TOTAL_NUM_COMMONS : integer;
  attribute C_TOTAL_NUM_COMMONS of inst : label is 0;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE : integer;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE of inst : label is 0;
  attribute C_TXPROGDIV_FREQ_ENABLE : integer;
  attribute C_TXPROGDIV_FREQ_ENABLE of inst : label is 1;
  attribute C_TXPROGDIV_FREQ_SOURCE : integer;
  attribute C_TXPROGDIV_FREQ_SOURCE of inst : label is 2;
  attribute C_TXPROGDIV_FREQ_VAL : string;
  attribute C_TXPROGDIV_FREQ_VAL of inst : label is "125.000000";
  attribute C_TX_BUFFBYPASS_MODE : integer;
  attribute C_TX_BUFFBYPASS_MODE of inst : label is 0;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL of inst : label is 0;
  attribute C_TX_BUFFER_MODE : integer;
  attribute C_TX_BUFFER_MODE of inst : label is 1;
  attribute C_TX_DATA_ENCODING : integer;
  attribute C_TX_DATA_ENCODING of inst : label is 1;
  attribute C_TX_ENABLE : integer;
  attribute C_TX_ENABLE of inst : label is 1;
  attribute C_TX_INT_DATA_WIDTH : integer;
  attribute C_TX_INT_DATA_WIDTH of inst : label is 20;
  attribute C_TX_LINE_RATE : string;
  attribute C_TX_LINE_RATE of inst : label is "1.250000";
  attribute C_TX_MASTER_CHANNEL_IDX : integer;
  attribute C_TX_MASTER_CHANNEL_IDX of inst : label is 110;
  attribute C_TX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_TX_OUTCLK_BUFG_GT_DIV of inst : label is 2;
  attribute C_TX_OUTCLK_FREQUENCY : string;
  attribute C_TX_OUTCLK_FREQUENCY of inst : label is "62.500000";
  attribute C_TX_OUTCLK_SOURCE : integer;
  attribute C_TX_OUTCLK_SOURCE of inst : label is 4;
  attribute C_TX_PLL_TYPE : integer;
  attribute C_TX_PLL_TYPE of inst : label is 2;
  attribute C_TX_REFCLK_FREQUENCY : string;
  attribute C_TX_REFCLK_FREQUENCY of inst : label is "156.250000";
  attribute C_TX_USER_CLOCKING_CONTENTS : integer;
  attribute C_TX_USER_CLOCKING_CONTENTS of inst : label is 0;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL of inst : label is 0;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of inst : label is 1;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of inst : label is 1;
  attribute C_TX_USER_CLOCKING_SOURCE : integer;
  attribute C_TX_USER_CLOCKING_SOURCE of inst : label is 0;
  attribute C_TX_USER_DATA_WIDTH : integer;
  attribute C_TX_USER_DATA_WIDTH of inst : label is 16;
  attribute C_TX_USRCLK2_FREQUENCY : string;
  attribute C_TX_USRCLK2_FREQUENCY of inst : label is "62.500000";
  attribute C_TX_USRCLK_FREQUENCY : string;
  attribute C_TX_USRCLK_FREQUENCY of inst : label is "62.500000";
  attribute C_USER_GTPOWERGOOD_DELAY_EN : integer;
  attribute C_USER_GTPOWERGOOD_DELAY_EN of inst : label is 1;
begin
  cplllock_out(0) <= \<const0>\;
  dmonitorout_out(15) <= \<const0>\;
  dmonitorout_out(14) <= \<const0>\;
  dmonitorout_out(13) <= \<const0>\;
  dmonitorout_out(12) <= \<const0>\;
  dmonitorout_out(11) <= \<const0>\;
  dmonitorout_out(10) <= \<const0>\;
  dmonitorout_out(9) <= \<const0>\;
  dmonitorout_out(8) <= \<const0>\;
  dmonitorout_out(7) <= \<const0>\;
  dmonitorout_out(6) <= \<const0>\;
  dmonitorout_out(5) <= \<const0>\;
  dmonitorout_out(4) <= \<const0>\;
  dmonitorout_out(3) <= \<const0>\;
  dmonitorout_out(2) <= \<const0>\;
  dmonitorout_out(1) <= \<const0>\;
  dmonitorout_out(0) <= \<const0>\;
  drpdo_out(15) <= \<const0>\;
  drpdo_out(14) <= \<const0>\;
  drpdo_out(13) <= \<const0>\;
  drpdo_out(12) <= \<const0>\;
  drpdo_out(11) <= \<const0>\;
  drpdo_out(10) <= \<const0>\;
  drpdo_out(9) <= \<const0>\;
  drpdo_out(8) <= \<const0>\;
  drpdo_out(7) <= \<const0>\;
  drpdo_out(6) <= \<const0>\;
  drpdo_out(5) <= \<const0>\;
  drpdo_out(4) <= \<const0>\;
  drpdo_out(3) <= \<const0>\;
  drpdo_out(2) <= \<const0>\;
  drpdo_out(1) <= \<const0>\;
  drpdo_out(0) <= \<const0>\;
  drprdy_out(0) <= \<const0>\;
  eyescandataerror_out(0) <= \<const0>\;
  gtwiz_reset_rx_cdr_stable_out(0) <= \<const0>\;
  rxbufstatus_out(2) <= \^rxbufstatus_out\(2);
  rxbufstatus_out(1) <= \<const0>\;
  rxbufstatus_out(0) <= \<const0>\;
  rxbyteisaligned_out(0) <= \<const0>\;
  rxbyterealign_out(0) <= \<const0>\;
  rxcommadet_out(0) <= \<const0>\;
  rxctrl0_out(15) <= \<const0>\;
  rxctrl0_out(14) <= \<const0>\;
  rxctrl0_out(13) <= \<const0>\;
  rxctrl0_out(12) <= \<const0>\;
  rxctrl0_out(11) <= \<const0>\;
  rxctrl0_out(10) <= \<const0>\;
  rxctrl0_out(9) <= \<const0>\;
  rxctrl0_out(8) <= \<const0>\;
  rxctrl0_out(7) <= \<const0>\;
  rxctrl0_out(6) <= \<const0>\;
  rxctrl0_out(5) <= \<const0>\;
  rxctrl0_out(4) <= \<const0>\;
  rxctrl0_out(3) <= \<const0>\;
  rxctrl0_out(2) <= \<const0>\;
  rxctrl0_out(1 downto 0) <= \^rxctrl0_out\(1 downto 0);
  rxctrl1_out(15) <= \<const0>\;
  rxctrl1_out(14) <= \<const0>\;
  rxctrl1_out(13) <= \<const0>\;
  rxctrl1_out(12) <= \<const0>\;
  rxctrl1_out(11) <= \<const0>\;
  rxctrl1_out(10) <= \<const0>\;
  rxctrl1_out(9) <= \<const0>\;
  rxctrl1_out(8) <= \<const0>\;
  rxctrl1_out(7) <= \<const0>\;
  rxctrl1_out(6) <= \<const0>\;
  rxctrl1_out(5) <= \<const0>\;
  rxctrl1_out(4) <= \<const0>\;
  rxctrl1_out(3) <= \<const0>\;
  rxctrl1_out(2) <= \<const0>\;
  rxctrl1_out(1 downto 0) <= \^rxctrl1_out\(1 downto 0);
  rxctrl2_out(7) <= \<const0>\;
  rxctrl2_out(6) <= \<const0>\;
  rxctrl2_out(5) <= \<const0>\;
  rxctrl2_out(4) <= \<const0>\;
  rxctrl2_out(3) <= \<const0>\;
  rxctrl2_out(2) <= \<const0>\;
  rxctrl2_out(1 downto 0) <= \^rxctrl2_out\(1 downto 0);
  rxctrl3_out(7) <= \<const0>\;
  rxctrl3_out(6) <= \<const0>\;
  rxctrl3_out(5) <= \<const0>\;
  rxctrl3_out(4) <= \<const0>\;
  rxctrl3_out(3) <= \<const0>\;
  rxctrl3_out(2) <= \<const0>\;
  rxctrl3_out(1 downto 0) <= \^rxctrl3_out\(1 downto 0);
  rxpmaresetdone_out(0) <= \<const0>\;
  rxprbserr_out(0) <= \<const0>\;
  rxresetdone_out(0) <= \<const0>\;
  txbufstatus_out(1) <= \^txbufstatus_out\(1);
  txbufstatus_out(0) <= \<const0>\;
  txpmaresetdone_out(0) <= \<const0>\;
  txprgdivresetdone_out(0) <= \<const0>\;
  txresetdone_out(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top
     port map (
      bgbypassb_in(0) => '1',
      bgmonitorenb_in(0) => '1',
      bgpdb_in(0) => '1',
      bgrcalovrd_in(4 downto 0) => B"11111",
      bgrcalovrdenb_in(0) => '1',
      bufgtce_out(0) => NLW_inst_bufgtce_out_UNCONNECTED(0),
      bufgtcemask_out(2 downto 0) => NLW_inst_bufgtcemask_out_UNCONNECTED(2 downto 0),
      bufgtdiv_out(8 downto 0) => NLW_inst_bufgtdiv_out_UNCONNECTED(8 downto 0),
      bufgtreset_out(0) => NLW_inst_bufgtreset_out_UNCONNECTED(0),
      bufgtrstmask_out(2 downto 0) => NLW_inst_bufgtrstmask_out_UNCONNECTED(2 downto 0),
      cdrstepdir_in(0) => '0',
      cdrstepsq_in(0) => '0',
      cdrstepsx_in(0) => '0',
      cfgreset_in(0) => '0',
      clkrsvd0_in(0) => '0',
      clkrsvd1_in(0) => '0',
      cpllfbclklost_out(0) => NLW_inst_cpllfbclklost_out_UNCONNECTED(0),
      cpllfreqlock_in(0) => '0',
      cplllock_out(0) => NLW_inst_cplllock_out_UNCONNECTED(0),
      cplllockdetclk_in(0) => '0',
      cplllocken_in(0) => '1',
      cpllpd_in(0) => '0',
      cpllrefclklost_out(0) => NLW_inst_cpllrefclklost_out_UNCONNECTED(0),
      cpllrefclksel_in(2 downto 0) => B"001",
      cpllreset_in(0) => '0',
      dmonfiforeset_in(0) => '0',
      dmonitorclk_in(0) => '0',
      dmonitorout_out(15 downto 0) => NLW_inst_dmonitorout_out_UNCONNECTED(15 downto 0),
      dmonitoroutclk_out(0) => NLW_inst_dmonitoroutclk_out_UNCONNECTED(0),
      drpaddr_common_in(15 downto 0) => B"0000000000000000",
      drpaddr_in(9 downto 0) => B"0000000000",
      drpclk_common_in(0) => '0',
      drpclk_in(0) => drpclk_in(0),
      drpdi_common_in(15 downto 0) => B"0000000000000000",
      drpdi_in(15 downto 0) => B"0000000000000000",
      drpdo_common_out(15 downto 0) => NLW_inst_drpdo_common_out_UNCONNECTED(15 downto 0),
      drpdo_out(15 downto 0) => NLW_inst_drpdo_out_UNCONNECTED(15 downto 0),
      drpen_common_in(0) => '0',
      drpen_in(0) => '0',
      drprdy_common_out(0) => NLW_inst_drprdy_common_out_UNCONNECTED(0),
      drprdy_out(0) => NLW_inst_drprdy_out_UNCONNECTED(0),
      drprst_in(0) => '0',
      drpwe_common_in(0) => '0',
      drpwe_in(0) => '0',
      elpcaldvorwren_in(0) => '0',
      elpcalpaorwren_in(0) => '0',
      evoddphicaldone_in(0) => '0',
      evoddphicalstart_in(0) => '0',
      evoddphidrden_in(0) => '0',
      evoddphidwren_in(0) => '0',
      evoddphixrden_in(0) => '0',
      evoddphixwren_in(0) => '0',
      eyescandataerror_out(0) => NLW_inst_eyescandataerror_out_UNCONNECTED(0),
      eyescanmode_in(0) => '0',
      eyescanreset_in(0) => '0',
      eyescantrigger_in(0) => '0',
      freqos_in(0) => '0',
      gtgrefclk0_in(0) => '0',
      gtgrefclk1_in(0) => '0',
      gtgrefclk_in(0) => '0',
      gthrxn_in(0) => gthrxn_in(0),
      gthrxp_in(0) => gthrxp_in(0),
      gthtxn_out(0) => gthtxn_out(0),
      gthtxp_out(0) => gthtxp_out(0),
      gtnorthrefclk00_in(0) => '0',
      gtnorthrefclk01_in(0) => '0',
      gtnorthrefclk0_in(0) => '0',
      gtnorthrefclk10_in(0) => '0',
      gtnorthrefclk11_in(0) => '0',
      gtnorthrefclk1_in(0) => '0',
      gtpowergood_out(0) => gtpowergood_out(0),
      gtrefclk00_in(0) => '0',
      gtrefclk01_in(0) => '0',
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtrefclk10_in(0) => '0',
      gtrefclk11_in(0) => '0',
      gtrefclk1_in(0) => '0',
      gtrefclkmonitor_out(0) => NLW_inst_gtrefclkmonitor_out_UNCONNECTED(0),
      gtresetsel_in(0) => '0',
      gtrsvd_in(15 downto 0) => B"0000000000000000",
      gtrxreset_in(0) => '0',
      gtrxresetsel_in(0) => '0',
      gtsouthrefclk00_in(0) => '0',
      gtsouthrefclk01_in(0) => '0',
      gtsouthrefclk0_in(0) => '0',
      gtsouthrefclk10_in(0) => '0',
      gtsouthrefclk11_in(0) => '0',
      gtsouthrefclk1_in(0) => '0',
      gttxreset_in(0) => '0',
      gttxresetsel_in(0) => '0',
      gtwiz_buffbypass_rx_done_out(0) => NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED(0),
      gtwiz_buffbypass_rx_error_out(0) => NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED(0),
      gtwiz_buffbypass_rx_reset_in(0) => '0',
      gtwiz_buffbypass_rx_start_user_in(0) => '0',
      gtwiz_buffbypass_tx_done_out(0) => NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED(0),
      gtwiz_buffbypass_tx_error_out(0) => NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED(0),
      gtwiz_buffbypass_tx_reset_in(0) => '0',
      gtwiz_buffbypass_tx_start_user_in(0) => '0',
      gtwiz_gthe3_cpll_cal_bufg_ce_in(0) => '0',
      gtwiz_gthe3_cpll_cal_cnt_tol_in(17 downto 0) => B"000000000000000000",
      gtwiz_gthe3_cpll_cal_txoutclk_period_in(17 downto 0) => B"000000000000000000",
      gtwiz_gthe4_cpll_cal_bufg_ce_in(0) => '0',
      gtwiz_gthe4_cpll_cal_cnt_tol_in(17 downto 0) => B"000000000000000000",
      gtwiz_gthe4_cpll_cal_txoutclk_period_in(17 downto 0) => B"000000000000000000",
      gtwiz_gtye4_cpll_cal_bufg_ce_in(0) => '0',
      gtwiz_gtye4_cpll_cal_cnt_tol_in(17 downto 0) => B"000000000000000000",
      gtwiz_gtye4_cpll_cal_txoutclk_period_in(17 downto 0) => B"000000000000000000",
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      gtwiz_reset_clk_freerun_in(0) => '0',
      gtwiz_reset_qpll0lock_in(0) => '0',
      gtwiz_reset_qpll0reset_out(0) => NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED(0),
      gtwiz_reset_qpll1lock_in(0) => '0',
      gtwiz_reset_qpll1reset_out(0) => NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED(0),
      gtwiz_reset_rx_cdr_stable_out(0) => NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_done_in(0) => '0',
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_rx_pll_and_datapath_in(0) => '0',
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      gtwiz_reset_tx_done_in(0) => '0',
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_reset_tx_pll_and_datapath_in(0) => '0',
      gtwiz_userclk_rx_active_in(0) => '0',
      gtwiz_userclk_rx_active_out(0) => NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED(0),
      gtwiz_userclk_rx_reset_in(0) => '0',
      gtwiz_userclk_rx_srcclk_out(0) => NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED(0),
      gtwiz_userclk_rx_usrclk2_out(0) => NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED(0),
      gtwiz_userclk_rx_usrclk_out(0) => NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED(0),
      gtwiz_userclk_tx_active_in(0) => '1',
      gtwiz_userclk_tx_active_out(0) => NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED(0),
      gtwiz_userclk_tx_reset_in(0) => '0',
      gtwiz_userclk_tx_srcclk_out(0) => NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED(0),
      gtwiz_userclk_tx_usrclk2_out(0) => NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED(0),
      gtwiz_userclk_tx_usrclk_out(0) => NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED(0),
      gtwiz_userdata_rx_out(15 downto 0) => gtwiz_userdata_rx_out(15 downto 0),
      gtwiz_userdata_tx_in(15 downto 0) => gtwiz_userdata_tx_in(15 downto 0),
      gtyrxn_in(0) => '0',
      gtyrxp_in(0) => '0',
      gtytxn_out(0) => NLW_inst_gtytxn_out_UNCONNECTED(0),
      gtytxp_out(0) => NLW_inst_gtytxp_out_UNCONNECTED(0),
      incpctrl_in(0) => '0',
      loopback_in(2 downto 0) => B"000",
      looprsvd_in(0) => '0',
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lpbkrxtxseren_in(0) => '0',
      lpbktxrxseren_in(0) => '0',
      pcieeqrxeqadaptdone_in(0) => '0',
      pcierategen3_out(0) => NLW_inst_pcierategen3_out_UNCONNECTED(0),
      pcierateidle_out(0) => NLW_inst_pcierateidle_out_UNCONNECTED(0),
      pcierateqpll0_in(2 downto 0) => B"000",
      pcierateqpll1_in(2 downto 0) => B"000",
      pcierateqpllpd_out(1 downto 0) => NLW_inst_pcierateqpllpd_out_UNCONNECTED(1 downto 0),
      pcierateqpllreset_out(1 downto 0) => NLW_inst_pcierateqpllreset_out_UNCONNECTED(1 downto 0),
      pcierstidle_in(0) => '0',
      pciersttxsyncstart_in(0) => '0',
      pciesynctxsyncdone_out(0) => NLW_inst_pciesynctxsyncdone_out_UNCONNECTED(0),
      pcieusergen3rdy_out(0) => NLW_inst_pcieusergen3rdy_out_UNCONNECTED(0),
      pcieuserphystatusrst_out(0) => NLW_inst_pcieuserphystatusrst_out_UNCONNECTED(0),
      pcieuserratedone_in(0) => '0',
      pcieuserratestart_out(0) => NLW_inst_pcieuserratestart_out_UNCONNECTED(0),
      pcsrsvdin2_in(0) => '0',
      pcsrsvdin_in(15 downto 0) => B"0000000000000000",
      pcsrsvdout_out(15 downto 0) => NLW_inst_pcsrsvdout_out_UNCONNECTED(15 downto 0),
      phystatus_out(0) => NLW_inst_phystatus_out_UNCONNECTED(0),
      pinrsrvdas_out(15 downto 0) => NLW_inst_pinrsrvdas_out_UNCONNECTED(15 downto 0),
      pmarsvd0_in(7 downto 0) => B"00000000",
      pmarsvd1_in(7 downto 0) => B"00000000",
      pmarsvdin_in(0) => '0',
      pmarsvdout0_out(7 downto 0) => NLW_inst_pmarsvdout0_out_UNCONNECTED(7 downto 0),
      pmarsvdout1_out(7 downto 0) => NLW_inst_pmarsvdout1_out_UNCONNECTED(7 downto 0),
      powerpresent_out(0) => NLW_inst_powerpresent_out_UNCONNECTED(0),
      qpll0clk_in(0) => '0',
      qpll0clkrsvd0_in(0) => '0',
      qpll0clkrsvd1_in(0) => '0',
      qpll0fbclklost_out(0) => NLW_inst_qpll0fbclklost_out_UNCONNECTED(0),
      qpll0fbdiv_in(7 downto 0) => B"00000000",
      qpll0freqlock_in(0) => '0',
      qpll0lock_out(0) => NLW_inst_qpll0lock_out_UNCONNECTED(0),
      qpll0lockdetclk_in(0) => '0',
      qpll0locken_in(0) => '0',
      qpll0outclk_out(0) => NLW_inst_qpll0outclk_out_UNCONNECTED(0),
      qpll0outrefclk_out(0) => NLW_inst_qpll0outrefclk_out_UNCONNECTED(0),
      qpll0pd_in(0) => '1',
      qpll0refclk_in(0) => '0',
      qpll0refclklost_out(0) => NLW_inst_qpll0refclklost_out_UNCONNECTED(0),
      qpll0refclksel_in(2 downto 0) => B"001",
      qpll0reset_in(0) => '1',
      qpll1clk_in(0) => '0',
      qpll1clkrsvd0_in(0) => '0',
      qpll1clkrsvd1_in(0) => '0',
      qpll1fbclklost_out(0) => NLW_inst_qpll1fbclklost_out_UNCONNECTED(0),
      qpll1fbdiv_in(7 downto 0) => B"00000000",
      qpll1freqlock_in(0) => '0',
      qpll1lock_out(0) => NLW_inst_qpll1lock_out_UNCONNECTED(0),
      qpll1lockdetclk_in(0) => '0',
      qpll1locken_in(0) => '0',
      qpll1outclk_out(0) => NLW_inst_qpll1outclk_out_UNCONNECTED(0),
      qpll1outrefclk_out(0) => NLW_inst_qpll1outrefclk_out_UNCONNECTED(0),
      qpll1pd_in(0) => '1',
      qpll1refclk_in(0) => '0',
      qpll1refclklost_out(0) => NLW_inst_qpll1refclklost_out_UNCONNECTED(0),
      qpll1refclksel_in(2 downto 0) => B"001",
      qpll1reset_in(0) => '1',
      qplldmonitor0_out(7 downto 0) => NLW_inst_qplldmonitor0_out_UNCONNECTED(7 downto 0),
      qplldmonitor1_out(7 downto 0) => NLW_inst_qplldmonitor1_out_UNCONNECTED(7 downto 0),
      qpllrsvd1_in(7 downto 0) => B"00000000",
      qpllrsvd2_in(4 downto 0) => B"00000",
      qpllrsvd3_in(4 downto 0) => B"00000",
      qpllrsvd4_in(7 downto 0) => B"00000000",
      rcalenb_in(0) => '1',
      refclkoutmonitor0_out(0) => NLW_inst_refclkoutmonitor0_out_UNCONNECTED(0),
      refclkoutmonitor1_out(0) => NLW_inst_refclkoutmonitor1_out_UNCONNECTED(0),
      resetexception_out(0) => NLW_inst_resetexception_out_UNCONNECTED(0),
      resetovrd_in(0) => '0',
      rstclkentx_in(0) => '0',
      rx8b10ben_in(0) => '1',
      rxafecfoken_in(0) => '1',
      rxbufreset_in(0) => '0',
      rxbufstatus_out(2) => \^rxbufstatus_out\(2),
      rxbufstatus_out(1 downto 0) => NLW_inst_rxbufstatus_out_UNCONNECTED(1 downto 0),
      rxbyteisaligned_out(0) => NLW_inst_rxbyteisaligned_out_UNCONNECTED(0),
      rxbyterealign_out(0) => NLW_inst_rxbyterealign_out_UNCONNECTED(0),
      rxcdrfreqreset_in(0) => '0',
      rxcdrhold_in(0) => '0',
      rxcdrlock_out(0) => NLW_inst_rxcdrlock_out_UNCONNECTED(0),
      rxcdrovrden_in(0) => '0',
      rxcdrphdone_out(0) => NLW_inst_rxcdrphdone_out_UNCONNECTED(0),
      rxcdrreset_in(0) => '0',
      rxcdrresetrsv_in(0) => '0',
      rxchanbondseq_out(0) => NLW_inst_rxchanbondseq_out_UNCONNECTED(0),
      rxchanisaligned_out(0) => NLW_inst_rxchanisaligned_out_UNCONNECTED(0),
      rxchanrealign_out(0) => NLW_inst_rxchanrealign_out_UNCONNECTED(0),
      rxchbonden_in(0) => '0',
      rxchbondi_in(4 downto 0) => B"00000",
      rxchbondlevel_in(2 downto 0) => B"000",
      rxchbondmaster_in(0) => '0',
      rxchbondo_out(4 downto 0) => NLW_inst_rxchbondo_out_UNCONNECTED(4 downto 0),
      rxchbondslave_in(0) => '0',
      rxckcaldone_out(0) => NLW_inst_rxckcaldone_out_UNCONNECTED(0),
      rxckcalreset_in(0) => '0',
      rxckcalstart_in(6 downto 0) => B"0000000",
      rxclkcorcnt_out(1 downto 0) => rxclkcorcnt_out(1 downto 0),
      rxcominitdet_out(0) => NLW_inst_rxcominitdet_out_UNCONNECTED(0),
      rxcommadet_out(0) => NLW_inst_rxcommadet_out_UNCONNECTED(0),
      rxcommadeten_in(0) => '1',
      rxcomsasdet_out(0) => NLW_inst_rxcomsasdet_out_UNCONNECTED(0),
      rxcomwakedet_out(0) => NLW_inst_rxcomwakedet_out_UNCONNECTED(0),
      rxctrl0_out(15 downto 2) => NLW_inst_rxctrl0_out_UNCONNECTED(15 downto 2),
      rxctrl0_out(1 downto 0) => \^rxctrl0_out\(1 downto 0),
      rxctrl1_out(15 downto 2) => NLW_inst_rxctrl1_out_UNCONNECTED(15 downto 2),
      rxctrl1_out(1 downto 0) => \^rxctrl1_out\(1 downto 0),
      rxctrl2_out(7 downto 2) => NLW_inst_rxctrl2_out_UNCONNECTED(7 downto 2),
      rxctrl2_out(1 downto 0) => \^rxctrl2_out\(1 downto 0),
      rxctrl3_out(7 downto 2) => NLW_inst_rxctrl3_out_UNCONNECTED(7 downto 2),
      rxctrl3_out(1 downto 0) => \^rxctrl3_out\(1 downto 0),
      rxdata_out(127 downto 0) => NLW_inst_rxdata_out_UNCONNECTED(127 downto 0),
      rxdataextendrsvd_out(7 downto 0) => NLW_inst_rxdataextendrsvd_out_UNCONNECTED(7 downto 0),
      rxdatavalid_out(1 downto 0) => NLW_inst_rxdatavalid_out_UNCONNECTED(1 downto 0),
      rxdccforcestart_in(0) => '0',
      rxdfeagcctrl_in(1 downto 0) => B"01",
      rxdfeagchold_in(0) => '0',
      rxdfeagcovrden_in(0) => '0',
      rxdfecfokfcnum_in(3 downto 0) => B"1101",
      rxdfecfokfen_in(0) => '0',
      rxdfecfokfpulse_in(0) => '0',
      rxdfecfokhold_in(0) => '0',
      rxdfecfokovren_in(0) => '0',
      rxdfekhhold_in(0) => '0',
      rxdfekhovrden_in(0) => '0',
      rxdfelfhold_in(0) => '0',
      rxdfelfovrden_in(0) => '0',
      rxdfelpmreset_in(0) => '0',
      rxdfetap10hold_in(0) => '0',
      rxdfetap10ovrden_in(0) => '0',
      rxdfetap11hold_in(0) => '0',
      rxdfetap11ovrden_in(0) => '0',
      rxdfetap12hold_in(0) => '0',
      rxdfetap12ovrden_in(0) => '0',
      rxdfetap13hold_in(0) => '0',
      rxdfetap13ovrden_in(0) => '0',
      rxdfetap14hold_in(0) => '0',
      rxdfetap14ovrden_in(0) => '0',
      rxdfetap15hold_in(0) => '0',
      rxdfetap15ovrden_in(0) => '0',
      rxdfetap2hold_in(0) => '0',
      rxdfetap2ovrden_in(0) => '0',
      rxdfetap3hold_in(0) => '0',
      rxdfetap3ovrden_in(0) => '0',
      rxdfetap4hold_in(0) => '0',
      rxdfetap4ovrden_in(0) => '0',
      rxdfetap5hold_in(0) => '0',
      rxdfetap5ovrden_in(0) => '0',
      rxdfetap6hold_in(0) => '0',
      rxdfetap6ovrden_in(0) => '0',
      rxdfetap7hold_in(0) => '0',
      rxdfetap7ovrden_in(0) => '0',
      rxdfetap8hold_in(0) => '0',
      rxdfetap8ovrden_in(0) => '0',
      rxdfetap9hold_in(0) => '0',
      rxdfetap9ovrden_in(0) => '0',
      rxdfeuthold_in(0) => '0',
      rxdfeutovrden_in(0) => '0',
      rxdfevphold_in(0) => '0',
      rxdfevpovrden_in(0) => '0',
      rxdfevsen_in(0) => '0',
      rxdfexyden_in(0) => '1',
      rxdlybypass_in(0) => '1',
      rxdlyen_in(0) => '0',
      rxdlyovrden_in(0) => '0',
      rxdlysreset_in(0) => '0',
      rxdlysresetdone_out(0) => NLW_inst_rxdlysresetdone_out_UNCONNECTED(0),
      rxelecidle_out(0) => NLW_inst_rxelecidle_out_UNCONNECTED(0),
      rxelecidlemode_in(1 downto 0) => B"11",
      rxeqtraining_in(0) => '0',
      rxgearboxslip_in(0) => '0',
      rxheader_out(5 downto 0) => NLW_inst_rxheader_out_UNCONNECTED(5 downto 0),
      rxheadervalid_out(1 downto 0) => NLW_inst_rxheadervalid_out_UNCONNECTED(1 downto 0),
      rxlatclk_in(0) => '0',
      rxlfpstresetdet_out(0) => NLW_inst_rxlfpstresetdet_out_UNCONNECTED(0),
      rxlfpsu2lpexitdet_out(0) => NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED(0),
      rxlfpsu3wakedet_out(0) => NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED(0),
      rxlpmen_in(0) => '1',
      rxlpmgchold_in(0) => '0',
      rxlpmgcovrden_in(0) => '0',
      rxlpmhfhold_in(0) => '0',
      rxlpmhfovrden_in(0) => '0',
      rxlpmlfhold_in(0) => '0',
      rxlpmlfklovrden_in(0) => '0',
      rxlpmoshold_in(0) => '0',
      rxlpmosovrden_in(0) => '0',
      rxmcommaalignen_in(0) => rxmcommaalignen_in(0),
      rxmonitorout_out(7 downto 0) => NLW_inst_rxmonitorout_out_UNCONNECTED(7 downto 0),
      rxmonitorsel_in(1 downto 0) => B"00",
      rxoobreset_in(0) => '0',
      rxoscalreset_in(0) => '0',
      rxoshold_in(0) => '0',
      rxosintcfg_in(0) => '0',
      rxosintdone_out(0) => NLW_inst_rxosintdone_out_UNCONNECTED(0),
      rxosinten_in(0) => '0',
      rxosinthold_in(0) => '0',
      rxosintovrden_in(0) => '0',
      rxosintstarted_out(0) => NLW_inst_rxosintstarted_out_UNCONNECTED(0),
      rxosintstrobe_in(0) => '0',
      rxosintstrobedone_out(0) => NLW_inst_rxosintstrobedone_out_UNCONNECTED(0),
      rxosintstrobestarted_out(0) => NLW_inst_rxosintstrobestarted_out_UNCONNECTED(0),
      rxosinttestovrden_in(0) => '0',
      rxosovrden_in(0) => '0',
      rxoutclk_out(0) => rxoutclk_out(0),
      rxoutclkfabric_out(0) => NLW_inst_rxoutclkfabric_out_UNCONNECTED(0),
      rxoutclkpcs_out(0) => NLW_inst_rxoutclkpcs_out_UNCONNECTED(0),
      rxoutclksel_in(2 downto 0) => B"010",
      rxpcommaalignen_in(0) => '0',
      rxpcsreset_in(0) => '0',
      rxpd_in(1) => rxpd_in(1),
      rxpd_in(0) => '0',
      rxphalign_in(0) => '0',
      rxphaligndone_out(0) => NLW_inst_rxphaligndone_out_UNCONNECTED(0),
      rxphalignen_in(0) => '0',
      rxphalignerr_out(0) => NLW_inst_rxphalignerr_out_UNCONNECTED(0),
      rxphdlypd_in(0) => '1',
      rxphdlyreset_in(0) => '0',
      rxphovrden_in(0) => '0',
      rxpllclksel_in(1 downto 0) => B"00",
      rxpmareset_in(0) => '0',
      rxpmaresetdone_out(0) => NLW_inst_rxpmaresetdone_out_UNCONNECTED(0),
      rxpolarity_in(0) => '0',
      rxprbscntreset_in(0) => '0',
      rxprbserr_out(0) => NLW_inst_rxprbserr_out_UNCONNECTED(0),
      rxprbslocked_out(0) => NLW_inst_rxprbslocked_out_UNCONNECTED(0),
      rxprbssel_in(3 downto 0) => B"0000",
      rxprgdivresetdone_out(0) => NLW_inst_rxprgdivresetdone_out_UNCONNECTED(0),
      rxprogdivreset_in(0) => '0',
      rxqpien_in(0) => '0',
      rxqpisenn_out(0) => NLW_inst_rxqpisenn_out_UNCONNECTED(0),
      rxqpisenp_out(0) => NLW_inst_rxqpisenp_out_UNCONNECTED(0),
      rxrate_in(2 downto 0) => B"000",
      rxratedone_out(0) => NLW_inst_rxratedone_out_UNCONNECTED(0),
      rxratemode_in(0) => '0',
      rxrecclk0_sel_out(0) => NLW_inst_rxrecclk0_sel_out_UNCONNECTED(0),
      rxrecclk0sel_out(1 downto 0) => NLW_inst_rxrecclk0sel_out_UNCONNECTED(1 downto 0),
      rxrecclk1_sel_out(0) => NLW_inst_rxrecclk1_sel_out_UNCONNECTED(0),
      rxrecclk1sel_out(1 downto 0) => NLW_inst_rxrecclk1sel_out_UNCONNECTED(1 downto 0),
      rxrecclkout_out(0) => NLW_inst_rxrecclkout_out_UNCONNECTED(0),
      rxresetdone_out(0) => NLW_inst_rxresetdone_out_UNCONNECTED(0),
      rxslide_in(0) => '0',
      rxsliderdy_out(0) => NLW_inst_rxsliderdy_out_UNCONNECTED(0),
      rxslipdone_out(0) => NLW_inst_rxslipdone_out_UNCONNECTED(0),
      rxslipoutclk_in(0) => '0',
      rxslipoutclkrdy_out(0) => NLW_inst_rxslipoutclkrdy_out_UNCONNECTED(0),
      rxslippma_in(0) => '0',
      rxslippmardy_out(0) => NLW_inst_rxslippmardy_out_UNCONNECTED(0),
      rxstartofseq_out(1 downto 0) => NLW_inst_rxstartofseq_out_UNCONNECTED(1 downto 0),
      rxstatus_out(2 downto 0) => NLW_inst_rxstatus_out_UNCONNECTED(2 downto 0),
      rxsyncallin_in(0) => '0',
      rxsyncdone_out(0) => NLW_inst_rxsyncdone_out_UNCONNECTED(0),
      rxsyncin_in(0) => '0',
      rxsyncmode_in(0) => '0',
      rxsyncout_out(0) => NLW_inst_rxsyncout_out_UNCONNECTED(0),
      rxsysclksel_in(1 downto 0) => B"00",
      rxtermination_in(0) => '0',
      rxuserrdy_in(0) => '1',
      rxusrclk2_in(0) => '0',
      rxusrclk_in(0) => rxusrclk_in(0),
      rxvalid_out(0) => NLW_inst_rxvalid_out_UNCONNECTED(0),
      sdm0data_in(24 downto 0) => B"0000000000000000000000000",
      sdm0finalout_out(3 downto 0) => NLW_inst_sdm0finalout_out_UNCONNECTED(3 downto 0),
      sdm0reset_in(0) => '0',
      sdm0testdata_out(14 downto 0) => NLW_inst_sdm0testdata_out_UNCONNECTED(14 downto 0),
      sdm0toggle_in(0) => '0',
      sdm0width_in(1 downto 0) => B"00",
      sdm1data_in(24 downto 0) => B"0000000000000000000000000",
      sdm1finalout_out(3 downto 0) => NLW_inst_sdm1finalout_out_UNCONNECTED(3 downto 0),
      sdm1reset_in(0) => '0',
      sdm1testdata_out(14 downto 0) => NLW_inst_sdm1testdata_out_UNCONNECTED(14 downto 0),
      sdm1toggle_in(0) => '0',
      sdm1width_in(1 downto 0) => B"00",
      sigvalidclk_in(0) => '0',
      tcongpi_in(9 downto 0) => B"0000000000",
      tcongpo_out(9 downto 0) => NLW_inst_tcongpo_out_UNCONNECTED(9 downto 0),
      tconpowerup_in(0) => '0',
      tconreset_in(1 downto 0) => B"00",
      tconrsvdin1_in(1 downto 0) => B"00",
      tconrsvdout0_out(0) => NLW_inst_tconrsvdout0_out_UNCONNECTED(0),
      tstin_in(19 downto 0) => B"00000000000000000000",
      tx8b10bbypass_in(7 downto 0) => B"00000000",
      tx8b10ben_in(0) => '1',
      txbufdiffctrl_in(0) => '0',
      txbufstatus_out(1) => \^txbufstatus_out\(1),
      txbufstatus_out(0) => NLW_inst_txbufstatus_out_UNCONNECTED(0),
      txcomfinish_out(0) => NLW_inst_txcomfinish_out_UNCONNECTED(0),
      txcominit_in(0) => '0',
      txcomsas_in(0) => '0',
      txcomwake_in(0) => '0',
      txctrl0_in(15 downto 2) => B"00000000000000",
      txctrl0_in(1 downto 0) => txctrl0_in(1 downto 0),
      txctrl1_in(15 downto 2) => B"00000000000000",
      txctrl1_in(1 downto 0) => txctrl1_in(1 downto 0),
      txctrl2_in(7 downto 2) => B"000000",
      txctrl2_in(1 downto 0) => txctrl2_in(1 downto 0),
      txdata_in(127 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      txdataextendrsvd_in(7 downto 0) => B"00000000",
      txdccdone_out(0) => NLW_inst_txdccdone_out_UNCONNECTED(0),
      txdccforcestart_in(0) => '0',
      txdccreset_in(0) => '0',
      txdeemph_in(1 downto 0) => B"00",
      txdetectrx_in(0) => '0',
      txdiffctrl_in(4 downto 0) => B"11000",
      txdiffpd_in(0) => '0',
      txdlybypass_in(0) => '1',
      txdlyen_in(0) => '0',
      txdlyhold_in(0) => '0',
      txdlyovrden_in(0) => '0',
      txdlysreset_in(0) => '0',
      txdlysresetdone_out(0) => NLW_inst_txdlysresetdone_out_UNCONNECTED(0),
      txdlyupdown_in(0) => '0',
      txelecidle_in(0) => txelecidle_in(0),
      txelforcestart_in(0) => '0',
      txheader_in(5 downto 0) => B"000000",
      txinhibit_in(0) => '0',
      txlatclk_in(0) => '0',
      txlfpstreset_in(0) => '0',
      txlfpsu2lpexit_in(0) => '0',
      txlfpsu3wake_in(0) => '0',
      txmaincursor_in(6 downto 0) => B"0000000",
      txmargin_in(2 downto 0) => B"000",
      txmuxdcdexhold_in(0) => '0',
      txmuxdcdorwren_in(0) => '0',
      txoneszeros_in(0) => '0',
      txoutclk_out(0) => txoutclk_out(0),
      txoutclkfabric_out(0) => NLW_inst_txoutclkfabric_out_UNCONNECTED(0),
      txoutclkpcs_out(0) => NLW_inst_txoutclkpcs_out_UNCONNECTED(0),
      txoutclksel_in(2 downto 0) => B"101",
      txpcsreset_in(0) => '0',
      txpd_in(1 downto 0) => B"00",
      txpdelecidlemode_in(0) => '0',
      txphalign_in(0) => '0',
      txphaligndone_out(0) => NLW_inst_txphaligndone_out_UNCONNECTED(0),
      txphalignen_in(0) => '0',
      txphdlypd_in(0) => '1',
      txphdlyreset_in(0) => '0',
      txphdlytstclk_in(0) => '0',
      txphinit_in(0) => '0',
      txphinitdone_out(0) => NLW_inst_txphinitdone_out_UNCONNECTED(0),
      txphovrden_in(0) => '0',
      txpippmen_in(0) => '0',
      txpippmovrden_in(0) => '0',
      txpippmpd_in(0) => '0',
      txpippmsel_in(0) => '0',
      txpippmstepsize_in(4 downto 0) => B"00000",
      txpisopd_in(0) => '0',
      txpllclksel_in(1 downto 0) => B"00",
      txpmareset_in(0) => '0',
      txpmaresetdone_out(0) => NLW_inst_txpmaresetdone_out_UNCONNECTED(0),
      txpolarity_in(0) => '0',
      txpostcursor_in(4 downto 0) => B"00000",
      txpostcursorinv_in(0) => '0',
      txprbsforceerr_in(0) => '0',
      txprbssel_in(3 downto 0) => B"0000",
      txprecursor_in(4 downto 0) => B"00000",
      txprecursorinv_in(0) => '0',
      txprgdivresetdone_out(0) => NLW_inst_txprgdivresetdone_out_UNCONNECTED(0),
      txprogdivreset_in(0) => '0',
      txqpibiasen_in(0) => '0',
      txqpisenn_out(0) => NLW_inst_txqpisenn_out_UNCONNECTED(0),
      txqpisenp_out(0) => NLW_inst_txqpisenp_out_UNCONNECTED(0),
      txqpistrongpdown_in(0) => '0',
      txqpiweakpup_in(0) => '0',
      txrate_in(2 downto 0) => B"000",
      txratedone_out(0) => NLW_inst_txratedone_out_UNCONNECTED(0),
      txratemode_in(0) => '0',
      txresetdone_out(0) => NLW_inst_txresetdone_out_UNCONNECTED(0),
      txsequence_in(6 downto 0) => B"0000000",
      txswing_in(0) => '0',
      txsyncallin_in(0) => '0',
      txsyncdone_out(0) => NLW_inst_txsyncdone_out_UNCONNECTED(0),
      txsyncin_in(0) => '0',
      txsyncmode_in(0) => '0',
      txsyncout_out(0) => NLW_inst_txsyncout_out_UNCONNECTED(0),
      txsysclksel_in(1 downto 0) => B"00",
      txuserrdy_in(0) => '1',
      txusrclk2_in(0) => '0',
      txusrclk_in(0) => '0',
      ubcfgstreamen_in(0) => '0',
      ubdaddr_out(0) => NLW_inst_ubdaddr_out_UNCONNECTED(0),
      ubden_out(0) => NLW_inst_ubden_out_UNCONNECTED(0),
      ubdi_out(0) => NLW_inst_ubdi_out_UNCONNECTED(0),
      ubdo_in(0) => '0',
      ubdrdy_in(0) => '0',
      ubdwe_out(0) => NLW_inst_ubdwe_out_UNCONNECTED(0),
      ubenable_in(0) => '0',
      ubgpi_in(0) => '0',
      ubintr_in(0) => '0',
      ubiolmbrst_in(0) => '0',
      ubmbrst_in(0) => '0',
      ubmdmcapture_in(0) => '0',
      ubmdmdbgrst_in(0) => '0',
      ubmdmdbgupdate_in(0) => '0',
      ubmdmregen_in(0) => '0',
      ubmdmshift_in(0) => '0',
      ubmdmsysrst_in(0) => '0',
      ubmdmtck_in(0) => '0',
      ubmdmtdi_in(0) => '0',
      ubmdmtdo_out(0) => NLW_inst_ubmdmtdo_out_UNCONNECTED(0),
      ubrsvdout_out(0) => NLW_inst_ubrsvdout_out_UNCONNECTED(0),
      ubtxuart_out(0) => NLW_inst_ubtxuart_out_UNCONNECTED(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_transceiver is
  port (
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    gtpowergood : out STD_LOGIC;
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchariscomma : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcharisk : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxdisperr : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxnotintable : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus : out STD_LOGIC_VECTOR ( 0 to 0 );
    txbuferr : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rxdata_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    data_in : out STD_LOGIC;
    pma_reset_out : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gtrefclk_out : in STD_LOGIC;
    CLK : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserclk2 : in STD_LOGIC;
    powerdown : in STD_LOGIC;
    reset_sync5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    txchardispmode_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcharisk_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enablealign : in STD_LOGIC;
    \txdata_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_transceiver : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_transceiver";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_transceiver;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_transceiver is
  signal encommaalign_int : STD_LOGIC;
  signal gtwiz_reset_rx_done_out : STD_LOGIC;
  signal gtwiz_reset_rx_done_out_int : STD_LOGIC;
  signal gtwiz_reset_rx_done_out_int_reg : STD_LOGIC;
  signal gtwiz_reset_rx_done_out_int_reg0 : STD_LOGIC;
  signal gtwiz_reset_tx_done_out : STD_LOGIC;
  signal gtwiz_reset_tx_done_out_int_reg : STD_LOGIC;
  signal gtwiz_reset_tx_done_out_int_reg0 : STD_LOGIC;
  signal mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_n_117 : STD_LOGIC;
  signal mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_n_57 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal rxchariscomma_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxchariscomma_i_1_n_0 : STD_LOGIC;
  signal \rxchariscomma_reg__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxcharisk_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxcharisk_i_1_n_0 : STD_LOGIC;
  signal \rxcharisk_reg__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxclkcorcnt_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxclkcorcnt_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxclkcorcnt_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxctrl0_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxctrl1_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxctrl2_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxctrl3_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rxdata[0]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata[1]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata[2]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata[3]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata[4]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata[5]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata[6]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata[7]_i_1_n_0\ : STD_LOGIC;
  signal rxdata_double : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rxdata_int : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rxdata_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rxdisperr_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxdisperr_i_1_n_0 : STD_LOGIC;
  signal \rxdisperr_reg__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxnotintable_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxnotintable_i_1_n_0 : STD_LOGIC;
  signal \rxnotintable_reg__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxpowerdown : STD_LOGIC;
  signal rxpowerdown_double : STD_LOGIC;
  signal \rxpowerdown_reg__0\ : STD_LOGIC;
  signal toggle : STD_LOGIC;
  signal toggle_i_1_n_0 : STD_LOGIC;
  signal txbufstatus_reg : STD_LOGIC_VECTOR ( 1 to 1 );
  signal txchardispmode_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispmode_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispmode_reg : STD_LOGIC;
  signal txchardispval_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispval_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispval_reg : STD_LOGIC;
  signal txcharisk_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txcharisk_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txcharisk_reg : STD_LOGIC;
  signal txdata_double : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal txdata_int : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal txdata_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal txpowerdown : STD_LOGIC;
  signal txpowerdown_double : STD_LOGIC;
  signal \txpowerdown_reg__0\ : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_cplllock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_dmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_drpdo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_drprdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_eyescandataerror_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxbyteisaligned_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxbyterealign_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxcommadet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxctrl0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxctrl1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxctrl2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxctrl3_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxpmaresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxprbserr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_txbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_txpmaresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_txprgdivresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_txresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i : label is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt,mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top,{}";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i : label is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top,Vivado 2020.2";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of rxchariscomma_i_1 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of rxcharisk_i_1 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \rxdata[0]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \rxdata[1]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \rxdata[2]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \rxdata[3]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \rxdata[4]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \rxdata[5]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \rxdata[6]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \rxdata[7]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of rxdisperr_i_1 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of rxnotintable_i_1 : label is "soft_lutpair113";
begin
SYNC_ASYNC_RESET_GT_RX: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync
     port map (
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out,
      reset_out => gtwiz_reset_rx_done_out_int,
      rxuserclk2 => rxuserclk2
    );
SYNC_ASYNC_RESET_RX: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_0
     port map (
      SR(0) => SR(0),
      gtwiz_reset_rx_done_out_int_reg0 => gtwiz_reset_rx_done_out_int_reg0,
      reset_out => gtwiz_reset_rx_done_out_int,
      rxuserclk2 => rxuserclk2
    );
SYNC_ASYNC_RESET_TX: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_1
     port map (
      CLK => CLK,
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out,
      gtwiz_reset_tx_done_out_int_reg0 => gtwiz_reset_tx_done_out_int_reg0,
      reset_sync5_0(0) => reset_sync5(0)
    );
data_sync1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gtwiz_reset_tx_done_out,
      I1 => gtwiz_reset_rx_done_out,
      O => data_in
    );
gtwiz_reset_rx_done_out_int_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => gtwiz_reset_rx_done_out_int_reg0,
      Q => gtwiz_reset_rx_done_out_int_reg,
      R => '0'
    );
gtwiz_reset_tx_done_out_int_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_reset_tx_done_out_int_reg0,
      Q => gtwiz_reset_tx_done_out_int_reg,
      R => '0'
    );
mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt
     port map (
      cplllock_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_cplllock_out_UNCONNECTED(0),
      cpllrefclksel_in(2 downto 0) => B"001",
      dmonitorout_out(15 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_dmonitorout_out_UNCONNECTED(15 downto 0),
      drpaddr_in(9 downto 0) => B"0000000000",
      drpclk_in(0) => independent_clock_bufg,
      drpdi_in(15 downto 0) => B"0000000000000000",
      drpdo_out(15 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_drpdo_out_UNCONNECTED(15 downto 0),
      drpen_in(0) => '0',
      drprdy_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_drprdy_out_UNCONNECTED(0),
      drpwe_in(0) => '0',
      eyescandataerror_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_eyescandataerror_out_UNCONNECTED(0),
      eyescanreset_in(0) => '0',
      eyescantrigger_in(0) => '0',
      gthrxn_in(0) => rxn,
      gthrxp_in(0) => rxp,
      gthtxn_out(0) => txn,
      gthtxp_out(0) => txp,
      gtpowergood_out(0) => gtpowergood,
      gtrefclk0_in(0) => gtrefclk_out,
      gtrefclk1_in(0) => '0',
      gtwiz_reset_all_in(0) => pma_reset_out,
      gtwiz_reset_clk_freerun_in(0) => '0',
      gtwiz_reset_rx_cdr_stable_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_done_out_int_reg,
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out,
      gtwiz_reset_rx_pll_and_datapath_in(0) => '0',
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_done_out_int_reg,
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out,
      gtwiz_reset_tx_pll_and_datapath_in(0) => '0',
      gtwiz_userclk_rx_active_in(0) => '0',
      gtwiz_userclk_tx_active_in(0) => '1',
      gtwiz_userclk_tx_reset_in(0) => '0',
      gtwiz_userdata_rx_out(15 downto 0) => rxdata_int(15 downto 0),
      gtwiz_userdata_tx_in(15 downto 0) => txdata_int(15 downto 0),
      loopback_in(2 downto 0) => B"000",
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      pcsrsvdin_in(15 downto 0) => B"0000000000000000",
      rx8b10ben_in(0) => '1',
      rxbufreset_in(0) => '0',
      rxbufstatus_out(2) => mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_n_57,
      rxbufstatus_out(1 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxbufstatus_out_UNCONNECTED(1 downto 0),
      rxbyteisaligned_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxbyteisaligned_out_UNCONNECTED(0),
      rxbyterealign_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxbyterealign_out_UNCONNECTED(0),
      rxcdrhold_in(0) => '0',
      rxclkcorcnt_out(1 downto 0) => rxclkcorcnt_int(1 downto 0),
      rxcommadet_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxcommadet_out_UNCONNECTED(0),
      rxcommadeten_in(0) => '1',
      rxctrl0_out(15 downto 2) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxctrl0_out_UNCONNECTED(15 downto 2),
      rxctrl0_out(1 downto 0) => rxctrl0_out(1 downto 0),
      rxctrl1_out(15 downto 2) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxctrl1_out_UNCONNECTED(15 downto 2),
      rxctrl1_out(1 downto 0) => rxctrl1_out(1 downto 0),
      rxctrl2_out(7 downto 2) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxctrl2_out_UNCONNECTED(7 downto 2),
      rxctrl2_out(1 downto 0) => rxctrl2_out(1 downto 0),
      rxctrl3_out(7 downto 2) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxctrl3_out_UNCONNECTED(7 downto 2),
      rxctrl3_out(1 downto 0) => rxctrl3_out(1 downto 0),
      rxdfelpmreset_in(0) => '0',
      rxlpmen_in(0) => '1',
      rxmcommaalignen_in(0) => encommaalign_int,
      rxoutclk_out(0) => rxoutclk_out(0),
      rxpcommaalignen_in(0) => '0',
      rxpcsreset_in(0) => '0',
      rxpd_in(1) => rxpowerdown,
      rxpd_in(0) => '0',
      rxpmareset_in(0) => '0',
      rxpmaresetdone_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxpmaresetdone_out_UNCONNECTED(0),
      rxpolarity_in(0) => '0',
      rxprbscntreset_in(0) => '0',
      rxprbserr_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxprbserr_out_UNCONNECTED(0),
      rxprbssel_in(3 downto 0) => B"0000",
      rxrate_in(2 downto 0) => B"000",
      rxresetdone_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxresetdone_out_UNCONNECTED(0),
      rxusrclk2_in(0) => '0',
      rxusrclk_in(0) => CLK,
      tx8b10ben_in(0) => '1',
      txbufstatus_out(1) => mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_n_117,
      txbufstatus_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_txbufstatus_out_UNCONNECTED(0),
      txctrl0_in(15 downto 2) => B"00000000000000",
      txctrl0_in(1 downto 0) => txchardispval_int(1 downto 0),
      txctrl1_in(15 downto 2) => B"00000000000000",
      txctrl1_in(1 downto 0) => txchardispmode_int(1 downto 0),
      txctrl2_in(7 downto 2) => B"000000",
      txctrl2_in(1 downto 0) => txcharisk_int(1 downto 0),
      txdiffctrl_in(4 downto 0) => B"11000",
      txelecidle_in(0) => txpowerdown,
      txinhibit_in(0) => '0',
      txoutclk_out(0) => txoutclk_out(0),
      txpcsreset_in(0) => '0',
      txpd_in(1 downto 0) => B"00",
      txpmareset_in(0) => '0',
      txpmaresetdone_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_txpmaresetdone_out_UNCONNECTED(0),
      txpolarity_in(0) => '0',
      txpostcursor_in(4 downto 0) => B"00000",
      txprbsforceerr_in(0) => '0',
      txprbssel_in(3 downto 0) => B"0000",
      txprecursor_in(4 downto 0) => B"00000",
      txprgdivresetdone_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_txprgdivresetdone_out_UNCONNECTED(0),
      txresetdone_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_txresetdone_out_UNCONNECTED(0),
      txusrclk2_in(0) => '0',
      txusrclk_in(0) => '0'
    );
reclock_encommaalign: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_2
     port map (
      enablealign => enablealign,
      reset_out => encommaalign_int,
      userclk2 => userclk2
    );
rxbuferr_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => p_0_in,
      Q => rxbufstatus(0),
      R => '0'
    );
\rxbufstatus_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_n_57,
      Q => p_0_in,
      R => '0'
    );
\rxchariscomma_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxchariscomma_reg__0\(0),
      Q => rxchariscomma_double(0),
      R => SR(0)
    );
\rxchariscomma_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxchariscomma_reg__0\(1),
      Q => rxchariscomma_double(1),
      R => SR(0)
    );
rxchariscomma_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxchariscomma_double(1),
      I1 => toggle,
      I2 => rxchariscomma_double(0),
      O => rxchariscomma_i_1_n_0
    );
rxchariscomma_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxchariscomma_i_1_n_0,
      Q => rxchariscomma(0),
      R => SR(0)
    );
\rxchariscomma_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxctrl2_out(0),
      Q => \rxchariscomma_reg__0\(0),
      R => '0'
    );
\rxchariscomma_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxctrl2_out(1),
      Q => \rxchariscomma_reg__0\(1),
      R => '0'
    );
\rxcharisk_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxcharisk_reg__0\(0),
      Q => rxcharisk_double(0),
      R => SR(0)
    );
\rxcharisk_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxcharisk_reg__0\(1),
      Q => rxcharisk_double(1),
      R => SR(0)
    );
rxcharisk_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxcharisk_double(1),
      I1 => toggle,
      I2 => rxcharisk_double(0),
      O => rxcharisk_i_1_n_0
    );
rxcharisk_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxcharisk_i_1_n_0,
      Q => rxcharisk(0),
      R => SR(0)
    );
\rxcharisk_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxctrl0_out(0),
      Q => \rxcharisk_reg__0\(0),
      R => '0'
    );
\rxcharisk_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxctrl0_out(1),
      Q => \rxcharisk_reg__0\(1),
      R => '0'
    );
\rxclkcorcnt_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxclkcorcnt_reg(0),
      Q => rxclkcorcnt_double(0),
      R => SR(0)
    );
\rxclkcorcnt_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxclkcorcnt_reg(1),
      Q => rxclkcorcnt_double(1),
      R => SR(0)
    );
\rxclkcorcnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxclkcorcnt_double(0),
      Q => Q(0),
      R => SR(0)
    );
\rxclkcorcnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxclkcorcnt_double(1),
      Q => Q(1),
      R => SR(0)
    );
\rxclkcorcnt_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxclkcorcnt_int(0),
      Q => rxclkcorcnt_reg(0),
      R => '0'
    );
\rxclkcorcnt_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxclkcorcnt_int(1),
      Q => rxclkcorcnt_reg(1),
      R => '0'
    );
\rxdata[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(8),
      I1 => toggle,
      I2 => rxdata_double(0),
      O => \rxdata[0]_i_1_n_0\
    );
\rxdata[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(9),
      I1 => toggle,
      I2 => rxdata_double(1),
      O => \rxdata[1]_i_1_n_0\
    );
\rxdata[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(10),
      I1 => toggle,
      I2 => rxdata_double(2),
      O => \rxdata[2]_i_1_n_0\
    );
\rxdata[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(11),
      I1 => toggle,
      I2 => rxdata_double(3),
      O => \rxdata[3]_i_1_n_0\
    );
\rxdata[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(12),
      I1 => toggle,
      I2 => rxdata_double(4),
      O => \rxdata[4]_i_1_n_0\
    );
\rxdata[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(13),
      I1 => toggle,
      I2 => rxdata_double(5),
      O => \rxdata[5]_i_1_n_0\
    );
\rxdata[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(14),
      I1 => toggle,
      I2 => rxdata_double(6),
      O => \rxdata[6]_i_1_n_0\
    );
\rxdata[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(15),
      I1 => toggle,
      I2 => rxdata_double(7),
      O => \rxdata[7]_i_1_n_0\
    );
\rxdata_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(0),
      Q => rxdata_double(0),
      R => SR(0)
    );
\rxdata_double_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(10),
      Q => rxdata_double(10),
      R => SR(0)
    );
\rxdata_double_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(11),
      Q => rxdata_double(11),
      R => SR(0)
    );
\rxdata_double_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(12),
      Q => rxdata_double(12),
      R => SR(0)
    );
\rxdata_double_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(13),
      Q => rxdata_double(13),
      R => SR(0)
    );
\rxdata_double_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(14),
      Q => rxdata_double(14),
      R => SR(0)
    );
\rxdata_double_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(15),
      Q => rxdata_double(15),
      R => SR(0)
    );
\rxdata_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(1),
      Q => rxdata_double(1),
      R => SR(0)
    );
\rxdata_double_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(2),
      Q => rxdata_double(2),
      R => SR(0)
    );
\rxdata_double_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(3),
      Q => rxdata_double(3),
      R => SR(0)
    );
\rxdata_double_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(4),
      Q => rxdata_double(4),
      R => SR(0)
    );
\rxdata_double_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(5),
      Q => rxdata_double(5),
      R => SR(0)
    );
\rxdata_double_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(6),
      Q => rxdata_double(6),
      R => SR(0)
    );
\rxdata_double_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(7),
      Q => rxdata_double(7),
      R => SR(0)
    );
\rxdata_double_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(8),
      Q => rxdata_double(8),
      R => SR(0)
    );
\rxdata_double_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(9),
      Q => rxdata_double(9),
      R => SR(0)
    );
\rxdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[0]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(0),
      R => SR(0)
    );
\rxdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[1]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(1),
      R => SR(0)
    );
\rxdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[2]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(2),
      R => SR(0)
    );
\rxdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[3]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(3),
      R => SR(0)
    );
\rxdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[4]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(4),
      R => SR(0)
    );
\rxdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[5]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(5),
      R => SR(0)
    );
\rxdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[6]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(6),
      R => SR(0)
    );
\rxdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[7]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(7),
      R => SR(0)
    );
\rxdata_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(0),
      Q => rxdata_reg(0),
      R => '0'
    );
\rxdata_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(10),
      Q => rxdata_reg(10),
      R => '0'
    );
\rxdata_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(11),
      Q => rxdata_reg(11),
      R => '0'
    );
\rxdata_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(12),
      Q => rxdata_reg(12),
      R => '0'
    );
\rxdata_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(13),
      Q => rxdata_reg(13),
      R => '0'
    );
\rxdata_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(14),
      Q => rxdata_reg(14),
      R => '0'
    );
\rxdata_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(15),
      Q => rxdata_reg(15),
      R => '0'
    );
\rxdata_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(1),
      Q => rxdata_reg(1),
      R => '0'
    );
\rxdata_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(2),
      Q => rxdata_reg(2),
      R => '0'
    );
\rxdata_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(3),
      Q => rxdata_reg(3),
      R => '0'
    );
\rxdata_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(4),
      Q => rxdata_reg(4),
      R => '0'
    );
\rxdata_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(5),
      Q => rxdata_reg(5),
      R => '0'
    );
\rxdata_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(6),
      Q => rxdata_reg(6),
      R => '0'
    );
\rxdata_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(7),
      Q => rxdata_reg(7),
      R => '0'
    );
\rxdata_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(8),
      Q => rxdata_reg(8),
      R => '0'
    );
\rxdata_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(9),
      Q => rxdata_reg(9),
      R => '0'
    );
\rxdisperr_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxdisperr_reg__0\(0),
      Q => rxdisperr_double(0),
      R => SR(0)
    );
\rxdisperr_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxdisperr_reg__0\(1),
      Q => rxdisperr_double(1),
      R => SR(0)
    );
rxdisperr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdisperr_double(1),
      I1 => toggle,
      I2 => rxdisperr_double(0),
      O => rxdisperr_i_1_n_0
    );
rxdisperr_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxdisperr_i_1_n_0,
      Q => rxdisperr(0),
      R => SR(0)
    );
\rxdisperr_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxctrl1_out(0),
      Q => \rxdisperr_reg__0\(0),
      R => '0'
    );
\rxdisperr_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxctrl1_out(1),
      Q => \rxdisperr_reg__0\(1),
      R => '0'
    );
\rxnotintable_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxnotintable_reg__0\(0),
      Q => rxnotintable_double(0),
      R => SR(0)
    );
\rxnotintable_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxnotintable_reg__0\(1),
      Q => rxnotintable_double(1),
      R => SR(0)
    );
rxnotintable_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxnotintable_double(1),
      I1 => toggle,
      I2 => rxnotintable_double(0),
      O => rxnotintable_i_1_n_0
    );
rxnotintable_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxnotintable_i_1_n_0,
      Q => rxnotintable(0),
      R => SR(0)
    );
\rxnotintable_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxctrl3_out(0),
      Q => \rxnotintable_reg__0\(0),
      R => '0'
    );
\rxnotintable_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxctrl3_out(1),
      Q => \rxnotintable_reg__0\(1),
      R => '0'
    );
rxpowerdown_double_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => powerdown,
      Q => rxpowerdown_double,
      R => '0'
    );
rxpowerdown_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \rxpowerdown_reg__0\,
      Q => rxpowerdown,
      R => '0'
    );
rxpowerdown_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => rxpowerdown_double,
      Q => \rxpowerdown_reg__0\,
      R => SR(0)
    );
toggle_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => toggle,
      O => toggle_i_1_n_0
    );
toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => toggle_i_1_n_0,
      Q => toggle,
      R => '0'
    );
txbuferr_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => txbufstatus_reg(1),
      Q => txbuferr,
      R => '0'
    );
\txbufstatus_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_n_117,
      Q => txbufstatus_reg(1),
      R => '0'
    );
\txchardispmode_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txchardispmode_reg,
      Q => txchardispmode_double(0),
      R => reset_sync5(0)
    );
\txchardispmode_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txchardispmode_reg_reg_0(0),
      Q => txchardispmode_double(1),
      R => reset_sync5(0)
    );
\txchardispmode_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txchardispmode_double(0),
      Q => txchardispmode_int(0),
      R => '0'
    );
\txchardispmode_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txchardispmode_double(1),
      Q => txchardispmode_int(1),
      R => '0'
    );
txchardispmode_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => txchardispmode_reg_reg_0(0),
      Q => txchardispmode_reg,
      R => reset_sync5(0)
    );
\txchardispval_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txchardispval_reg,
      Q => txchardispval_double(0),
      R => reset_sync5(0)
    );
\txchardispval_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => D(0),
      Q => txchardispval_double(1),
      R => reset_sync5(0)
    );
\txchardispval_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txchardispval_double(0),
      Q => txchardispval_int(0),
      R => '0'
    );
\txchardispval_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txchardispval_double(1),
      Q => txchardispval_int(1),
      R => '0'
    );
txchardispval_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => D(0),
      Q => txchardispval_reg,
      R => reset_sync5(0)
    );
\txcharisk_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txcharisk_reg,
      Q => txcharisk_double(0),
      R => reset_sync5(0)
    );
\txcharisk_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txcharisk_reg_reg_0(0),
      Q => txcharisk_double(1),
      R => reset_sync5(0)
    );
\txcharisk_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txcharisk_double(0),
      Q => txcharisk_int(0),
      R => '0'
    );
\txcharisk_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txcharisk_double(1),
      Q => txcharisk_int(1),
      R => '0'
    );
txcharisk_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => txcharisk_reg_reg_0(0),
      Q => txcharisk_reg,
      R => reset_sync5(0)
    );
\txdata_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(0),
      Q => txdata_double(0),
      R => reset_sync5(0)
    );
\txdata_double_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(2),
      Q => txdata_double(10),
      R => reset_sync5(0)
    );
\txdata_double_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(3),
      Q => txdata_double(11),
      R => reset_sync5(0)
    );
\txdata_double_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(4),
      Q => txdata_double(12),
      R => reset_sync5(0)
    );
\txdata_double_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(5),
      Q => txdata_double(13),
      R => reset_sync5(0)
    );
\txdata_double_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(6),
      Q => txdata_double(14),
      R => reset_sync5(0)
    );
\txdata_double_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(7),
      Q => txdata_double(15),
      R => reset_sync5(0)
    );
\txdata_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(1),
      Q => txdata_double(1),
      R => reset_sync5(0)
    );
\txdata_double_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(2),
      Q => txdata_double(2),
      R => reset_sync5(0)
    );
\txdata_double_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(3),
      Q => txdata_double(3),
      R => reset_sync5(0)
    );
\txdata_double_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(4),
      Q => txdata_double(4),
      R => reset_sync5(0)
    );
\txdata_double_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(5),
      Q => txdata_double(5),
      R => reset_sync5(0)
    );
\txdata_double_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(6),
      Q => txdata_double(6),
      R => reset_sync5(0)
    );
\txdata_double_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(7),
      Q => txdata_double(7),
      R => reset_sync5(0)
    );
\txdata_double_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(0),
      Q => txdata_double(8),
      R => reset_sync5(0)
    );
\txdata_double_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(1),
      Q => txdata_double(9),
      R => reset_sync5(0)
    );
\txdata_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(0),
      Q => txdata_int(0),
      R => '0'
    );
\txdata_int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(10),
      Q => txdata_int(10),
      R => '0'
    );
\txdata_int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(11),
      Q => txdata_int(11),
      R => '0'
    );
\txdata_int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(12),
      Q => txdata_int(12),
      R => '0'
    );
\txdata_int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(13),
      Q => txdata_int(13),
      R => '0'
    );
\txdata_int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(14),
      Q => txdata_int(14),
      R => '0'
    );
\txdata_int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(15),
      Q => txdata_int(15),
      R => '0'
    );
\txdata_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(1),
      Q => txdata_int(1),
      R => '0'
    );
\txdata_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(2),
      Q => txdata_int(2),
      R => '0'
    );
\txdata_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(3),
      Q => txdata_int(3),
      R => '0'
    );
\txdata_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(4),
      Q => txdata_int(4),
      R => '0'
    );
\txdata_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(5),
      Q => txdata_int(5),
      R => '0'
    );
\txdata_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(6),
      Q => txdata_int(6),
      R => '0'
    );
\txdata_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(7),
      Q => txdata_int(7),
      R => '0'
    );
\txdata_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(8),
      Q => txdata_int(8),
      R => '0'
    );
\txdata_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(9),
      Q => txdata_int(9),
      R => '0'
    );
\txdata_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(0),
      Q => txdata_reg(0),
      R => reset_sync5(0)
    );
\txdata_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(1),
      Q => txdata_reg(1),
      R => reset_sync5(0)
    );
\txdata_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(2),
      Q => txdata_reg(2),
      R => reset_sync5(0)
    );
\txdata_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(3),
      Q => txdata_reg(3),
      R => reset_sync5(0)
    );
\txdata_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(4),
      Q => txdata_reg(4),
      R => reset_sync5(0)
    );
\txdata_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(5),
      Q => txdata_reg(5),
      R => reset_sync5(0)
    );
\txdata_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(6),
      Q => txdata_reg(6),
      R => reset_sync5(0)
    );
\txdata_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(7),
      Q => txdata_reg(7),
      R => reset_sync5(0)
    );
txpowerdown_double_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => \txpowerdown_reg__0\,
      Q => txpowerdown_double,
      R => reset_sync5(0)
    );
txpowerdown_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => txpowerdown_double,
      Q => txpowerdown,
      R => '0'
    );
txpowerdown_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => powerdown,
      Q => \txpowerdown_reg__0\,
      R => reset_sync5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_block is
  port (
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv : out STD_LOGIC;
    gmii_rx_er : out STD_LOGIC;
    gmii_isolate : out STD_LOGIC;
    status_vector : out STD_LOGIC_VECTOR ( 6 downto 0 );
    resetdone : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    gtpowergood : out STD_LOGIC;
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pma_reset_out : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en : in STD_LOGIC;
    gmii_tx_er : in STD_LOGIC;
    configuration_vector : in STD_LOGIC_VECTOR ( 2 downto 0 );
    independent_clock_bufg : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gtrefclk_out : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_block : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_block";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_block;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_block is
  signal enablealign : STD_LOGIC;
  signal mgt_rx_reset : STD_LOGIC;
  signal mgt_tx_reset : STD_LOGIC;
  signal powerdown : STD_LOGIC;
  signal \^resetdone\ : STD_LOGIC;
  signal resetdone_i : STD_LOGIC;
  signal rxbufstatus : STD_LOGIC_VECTOR ( 1 to 1 );
  signal rxchariscomma : STD_LOGIC;
  signal rxcharisk : STD_LOGIC;
  signal rxclkcorcnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rxdisperr : STD_LOGIC;
  signal rxnotintable : STD_LOGIC;
  signal txbuferr : STD_LOGIC;
  signal txchardispmode : STD_LOGIC;
  signal txchardispval : STD_LOGIC;
  signal txcharisk : STD_LOGIC;
  signal txdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_an_enable_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_an_interrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_den_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_dwe_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_req_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_en_cdet_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_ewrap_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_loc_ref_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_mdio_out_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_mdio_tri_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_daddr_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_di_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_rxphy_correction_timer_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_rxphy_ns_field_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_rxphy_s_field_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_speed_selection_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_status_vector_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 7 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_tx_code_group_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute B_SHIFTER_ADDR : string;
  attribute B_SHIFTER_ADDR of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "10'b1001010000";
  attribute C_1588 : integer;
  attribute C_1588 of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is 0;
  attribute C_2_5G : string;
  attribute C_2_5G of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_COMPONENT_NAME : string;
  attribute C_COMPONENT_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0";
  attribute C_DYNAMIC_SWITCHING : string;
  attribute C_DYNAMIC_SWITCHING of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_ELABORATION_TRANSIENT_DIR : string;
  attribute C_ELABORATION_TRANSIENT_DIR of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "BlankString";
  attribute C_FAMILY : string;
  attribute C_FAMILY of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "zynquplus";
  attribute C_HAS_AN : string;
  attribute C_HAS_AN of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_HAS_AXIL : string;
  attribute C_HAS_AXIL of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_HAS_MDIO : string;
  attribute C_HAS_MDIO of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_HAS_TEMAC : string;
  attribute C_HAS_TEMAC of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "TRUE";
  attribute C_IS_SGMII : string;
  attribute C_IS_SGMII of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_RX_GMII_CLK : string;
  attribute C_RX_GMII_CLK of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "TXOUTCLK";
  attribute C_SGMII_FABRIC_BUFFER : string;
  attribute C_SGMII_FABRIC_BUFFER of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "TRUE";
  attribute C_SGMII_PHY_MODE : string;
  attribute C_SGMII_PHY_MODE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_USE_LVDS : string;
  attribute C_USE_LVDS of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_USE_TBI : string;
  attribute C_USE_TBI of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_USE_TRANSCEIVER : string;
  attribute C_USE_TRANSCEIVER of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "TRUE";
  attribute GT_RX_BYTE_WIDTH : integer;
  attribute GT_RX_BYTE_WIDTH of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is 1;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "soft";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "yes";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "true";
begin
  resetdone <= \^resetdone\;
mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gig_ethernet_pcs_pma_v16_2_1
     port map (
      an_adv_config_val => '0',
      an_adv_config_vector(15 downto 0) => B"0000000000000000",
      an_enable => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_an_enable_UNCONNECTED,
      an_interrupt => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_an_interrupt_UNCONNECTED,
      an_restart_config => '0',
      basex_or_sgmii => '0',
      configuration_valid => '0',
      configuration_vector(4) => '0',
      configuration_vector(3 downto 1) => configuration_vector(2 downto 0),
      configuration_vector(0) => '0',
      correction_timer(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      dcm_locked => '1',
      drp_daddr(9 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_daddr_UNCONNECTED(9 downto 0),
      drp_dclk => '0',
      drp_den => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_den_UNCONNECTED,
      drp_di(15 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_di_UNCONNECTED(15 downto 0),
      drp_do(15 downto 0) => B"0000000000000000",
      drp_drdy => '0',
      drp_dwe => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_dwe_UNCONNECTED,
      drp_gnt => '0',
      drp_req => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_req_UNCONNECTED,
      en_cdet => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_en_cdet_UNCONNECTED,
      enablealign => enablealign,
      ewrap => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_ewrap_UNCONNECTED,
      gmii_isolate => gmii_isolate,
      gmii_rx_dv => gmii_rx_dv,
      gmii_rx_er => gmii_rx_er,
      gmii_rxd(7 downto 0) => gmii_rxd(7 downto 0),
      gmii_tx_en => gmii_tx_en,
      gmii_tx_er => gmii_tx_er,
      gmii_txd(7 downto 0) => gmii_txd(7 downto 0),
      gtx_clk => '0',
      link_timer_basex(9 downto 0) => B"0000000000",
      link_timer_sgmii(9 downto 0) => B"0000000000",
      link_timer_value(9 downto 0) => B"0000000000",
      loc_ref => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_loc_ref_UNCONNECTED,
      mdc => '0',
      mdio_in => '0',
      mdio_out => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_mdio_out_UNCONNECTED,
      mdio_tri => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_mdio_tri_UNCONNECTED,
      mgt_rx_reset => mgt_rx_reset,
      mgt_tx_reset => mgt_tx_reset,
      phyad(4 downto 0) => B"00000",
      pma_rx_clk0 => '0',
      pma_rx_clk1 => '0',
      powerdown => powerdown,
      reset => pma_reset_out,
      reset_done => \^resetdone\,
      rx_code_group0(9 downto 0) => B"0000000000",
      rx_code_group1(9 downto 0) => B"0000000000",
      rx_gt_nominal_latency(15 downto 0) => B"0000000011011000",
      rxbufstatus(1) => rxbufstatus(1),
      rxbufstatus(0) => '0',
      rxchariscomma(0) => rxchariscomma,
      rxcharisk(0) => rxcharisk,
      rxclkcorcnt(2) => '0',
      rxclkcorcnt(1 downto 0) => rxclkcorcnt(1 downto 0),
      rxdata(7 downto 0) => rxdata(7 downto 0),
      rxdisperr(0) => rxdisperr,
      rxnotintable(0) => rxnotintable,
      rxphy_correction_timer(63 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_rxphy_correction_timer_UNCONNECTED(63 downto 0),
      rxphy_ns_field(31 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_rxphy_ns_field_UNCONNECTED(31 downto 0),
      rxphy_s_field(47 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_rxphy_s_field_UNCONNECTED(47 downto 0),
      rxrecclk => '0',
      rxrundisp(0) => '0',
      s_axi_aclk => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arready => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_arready_UNCONNECTED,
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awready => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_awready_UNCONNECTED,
      s_axi_awvalid => '0',
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(31 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_rdata_UNCONNECTED(31 downto 0),
      s_axi_resetn => '0',
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wready => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_wready_UNCONNECTED,
      s_axi_wvalid => '0',
      signal_detect => signal_detect,
      speed_is_100 => '0',
      speed_is_10_100 => '0',
      speed_selection(1 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_speed_selection_UNCONNECTED(1 downto 0),
      status_vector(15 downto 7) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_status_vector_UNCONNECTED(15 downto 7),
      status_vector(6 downto 0) => status_vector(6 downto 0),
      systemtimer_ns_field(31 downto 0) => B"00000000000000000000000000000000",
      systemtimer_s_field(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      tx_code_group(9 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_tx_code_group_UNCONNECTED(9 downto 0),
      txbuferr => txbuferr,
      txchardispmode => txchardispmode,
      txchardispval => txchardispval,
      txcharisk => txcharisk,
      txdata(7 downto 0) => txdata(7 downto 0),
      userclk => '0',
      userclk2 => userclk2
    );
sync_block_reset_done: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_sync_block
     port map (
      data_in => resetdone_i,
      resetdone => \^resetdone\,
      userclk2 => userclk2
    );
transceiver_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_transceiver
     port map (
      CLK => CLK,
      D(0) => txchardispval,
      Q(1 downto 0) => rxclkcorcnt(1 downto 0),
      SR(0) => mgt_rx_reset,
      data_in => resetdone_i,
      enablealign => enablealign,
      gtpowergood => gtpowergood,
      gtrefclk_out => gtrefclk_out,
      independent_clock_bufg => independent_clock_bufg,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      pma_reset_out => pma_reset_out,
      powerdown => powerdown,
      reset_sync5(0) => mgt_tx_reset,
      rxbufstatus(0) => rxbufstatus(1),
      rxchariscomma(0) => rxchariscomma,
      rxcharisk(0) => rxcharisk,
      \rxdata_reg[7]_0\(7 downto 0) => rxdata(7 downto 0),
      rxdisperr(0) => rxdisperr,
      rxn => rxn,
      rxnotintable(0) => rxnotintable,
      rxoutclk_out(0) => rxoutclk_out(0),
      rxp => rxp,
      rxuserclk2 => rxuserclk2,
      txbuferr => txbuferr,
      txchardispmode_reg_reg_0(0) => txchardispmode,
      txcharisk_reg_reg_0(0) => txcharisk,
      \txdata_reg_reg[7]_0\(7 downto 0) => txdata(7 downto 0),
      txn => txn,
      txoutclk_out(0) => txoutclk_out(0),
      txp => txp,
      userclk2 => userclk2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_support is
  port (
    gtrefclk_p : in STD_LOGIC;
    gtrefclk_n : in STD_LOGIC;
    gtrefclk_out : out STD_LOGIC;
    txp : out STD_LOGIC;
    txn : out STD_LOGIC;
    rxp : in STD_LOGIC;
    rxn : in STD_LOGIC;
    userclk_out : out STD_LOGIC;
    userclk2_out : out STD_LOGIC;
    rxuserclk_out : out STD_LOGIC;
    rxuserclk2_out : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    pma_reset_out : out STD_LOGIC;
    mmcm_locked_out : out STD_LOGIC;
    resetdone : out STD_LOGIC;
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en : in STD_LOGIC;
    gmii_tx_er : in STD_LOGIC;
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv : out STD_LOGIC;
    gmii_rx_er : out STD_LOGIC;
    gmii_isolate : out STD_LOGIC;
    configuration_vector : in STD_LOGIC_VECTOR ( 4 downto 0 );
    status_vector : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reset : in STD_LOGIC;
    gtpowergood : out STD_LOGIC;
    signal_detect : in STD_LOGIC
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_support : entity is "yes";
  attribute EXAMPLE_SIMULATION : integer;
  attribute EXAMPLE_SIMULATION of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_support : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_support : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_support";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_support;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_support is
  signal \<const0>\ : STD_LOGIC;
  signal \^gtrefclk_out\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal \^pma_reset_out\ : STD_LOGIC;
  signal rxoutclk : STD_LOGIC;
  signal \^rxuserclk2_out\ : STD_LOGIC;
  signal \^status_vector\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal txoutclk : STD_LOGIC;
  signal \^userclk2_out\ : STD_LOGIC;
  signal \^userclk_out\ : STD_LOGIC;
begin
  gtrefclk_out <= \^gtrefclk_out\;
  mmcm_locked_out <= \<const0>\;
  pma_reset_out <= \^pma_reset_out\;
  rxuserclk2_out <= \^rxuserclk2_out\;
  rxuserclk_out <= \^rxuserclk2_out\;
  status_vector(15) <= \<const0>\;
  status_vector(14) <= \<const0>\;
  status_vector(13) <= \<const0>\;
  status_vector(12) <= \<const0>\;
  status_vector(11) <= \<const0>\;
  status_vector(10) <= \<const0>\;
  status_vector(9) <= \<const0>\;
  status_vector(8) <= \<const0>\;
  status_vector(7) <= \<const0>\;
  status_vector(6 downto 0) <= \^status_vector\(6 downto 0);
  userclk2_out <= \^userclk2_out\;
  userclk_out <= \^userclk_out\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
core_clocking_i: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_clocking
     port map (
      gtrefclk_n => gtrefclk_n,
      gtrefclk_out => \^gtrefclk_out\,
      gtrefclk_p => gtrefclk_p,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      rxoutclk => rxoutclk,
      rxuserclk2 => \^rxuserclk2_out\,
      txoutclk => txoutclk,
      userclk => \^userclk_out\,
      userclk2 => \^userclk2_out\
    );
core_resets_i: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_resets
     port map (
      independent_clock_bufg => independent_clock_bufg,
      pma_reset_out => \^pma_reset_out\,
      reset => reset
    );
pcs_pma_block_i: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_block
     port map (
      CLK => \^userclk_out\,
      configuration_vector(2 downto 0) => configuration_vector(3 downto 1),
      gmii_isolate => gmii_isolate,
      gmii_rx_dv => gmii_rx_dv,
      gmii_rx_er => gmii_rx_er,
      gmii_rxd(7 downto 0) => gmii_rxd(7 downto 0),
      gmii_tx_en => gmii_tx_en,
      gmii_tx_er => gmii_tx_er,
      gmii_txd(7 downto 0) => gmii_txd(7 downto 0),
      gtpowergood => gtpowergood,
      gtrefclk_out => \^gtrefclk_out\,
      independent_clock_bufg => independent_clock_bufg,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      pma_reset_out => \^pma_reset_out\,
      resetdone => resetdone,
      rxn => rxn,
      rxoutclk_out(0) => rxoutclk,
      rxp => rxp,
      rxuserclk2 => \^rxuserclk2_out\,
      signal_detect => signal_detect,
      status_vector(6 downto 0) => \^status_vector\(6 downto 0),
      txn => txn,
      txoutclk_out(0) => txoutclk,
      txp => txp,
      userclk2 => \^userclk2_out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0 is
  port (
    gtrefclk_p : in STD_LOGIC;
    gtrefclk_n : in STD_LOGIC;
    gtrefclk_out : out STD_LOGIC;
    txp : out STD_LOGIC;
    txn : out STD_LOGIC;
    rxp : in STD_LOGIC;
    rxn : in STD_LOGIC;
    resetdone : out STD_LOGIC;
    userclk_out : out STD_LOGIC;
    userclk2_out : out STD_LOGIC;
    rxuserclk_out : out STD_LOGIC;
    rxuserclk2_out : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    pma_reset_out : out STD_LOGIC;
    mmcm_locked_out : out STD_LOGIC;
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en : in STD_LOGIC;
    gmii_tx_er : in STD_LOGIC;
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv : out STD_LOGIC;
    gmii_rx_er : out STD_LOGIC;
    gmii_isolate : out STD_LOGIC;
    configuration_vector : in STD_LOGIC_VECTOR ( 4 downto 0 );
    status_vector : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reset : in STD_LOGIC;
    gtpowergood : out STD_LOGIC;
    signal_detect : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0 : entity is true;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0 : entity is "yes";
  attribute EXAMPLE_SIMULATION : integer;
  attribute EXAMPLE_SIMULATION of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0 : entity is 0;
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^status_vector\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_inst_mmcm_locked_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_status_vector_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 7 );
  attribute EXAMPLE_SIMULATION of inst : label is 0;
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of inst : label is "gig_ethernet_pcs_pma_v16_2_1,Vivado 2020.2";
  attribute downgradeipidentifiedwarnings of inst : label is "yes";
begin
  mmcm_locked_out <= \<const1>\;
  status_vector(15) <= \<const0>\;
  status_vector(14) <= \<const0>\;
  status_vector(13) <= \<const0>\;
  status_vector(12) <= \<const0>\;
  status_vector(11) <= \<const0>\;
  status_vector(10) <= \<const0>\;
  status_vector(9) <= \<const0>\;
  status_vector(8) <= \<const0>\;
  status_vector(7) <= \<const0>\;
  status_vector(6 downto 0) <= \^status_vector\(6 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_support
     port map (
      configuration_vector(4) => '0',
      configuration_vector(3 downto 1) => configuration_vector(3 downto 1),
      configuration_vector(0) => '0',
      gmii_isolate => gmii_isolate,
      gmii_rx_dv => gmii_rx_dv,
      gmii_rx_er => gmii_rx_er,
      gmii_rxd(7 downto 0) => gmii_rxd(7 downto 0),
      gmii_tx_en => gmii_tx_en,
      gmii_tx_er => gmii_tx_er,
      gmii_txd(7 downto 0) => gmii_txd(7 downto 0),
      gtpowergood => gtpowergood,
      gtrefclk_n => gtrefclk_n,
      gtrefclk_out => gtrefclk_out,
      gtrefclk_p => gtrefclk_p,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_locked_out => NLW_inst_mmcm_locked_out_UNCONNECTED,
      pma_reset_out => pma_reset_out,
      reset => reset,
      resetdone => resetdone,
      rxn => rxn,
      rxp => rxp,
      rxuserclk2_out => rxuserclk2_out,
      rxuserclk_out => rxuserclk_out,
      signal_detect => signal_detect,
      status_vector(15 downto 7) => NLW_inst_status_vector_UNCONNECTED(15 downto 7),
      status_vector(6 downto 0) => \^status_vector\(6 downto 0),
      txn => txn,
      txp => txp,
      userclk2_out => userclk2_out,
      userclk_out => userclk_out
    );
end STRUCTURE;
