============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Thu Oct 27 20:24:37 2022

   Run on =     WIN-25FR57M34TT
============================================================
GUI-5005 WARNING: Unknown file icon ...
HDL-1007 : analyze verilog file RTL/seg_4.v
HDL-5007 WARNING: 'CNT_TIME' is not declared in RTL/seg_4.v(59)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/seg_4.v
HDL-5007 WARNING: 'CNT_TIME' is not declared in RTL/seg_4.v(54)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in RTL/seg_4.v(60)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in RTL/seg_4.v(61)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in RTL/seg_4.v(62)
HDL-5007 WARNING: literal value 'd1000 truncated to fit in 7 bits in RTL/seg_4.v(62)
HDL-5007 WARNING: literal value 'd100 truncated to fit in 4 bits in RTL/seg_4.v(62)
HDL-1007 : undeclared symbol 'data3', assumed default net type 'wire' in RTL/seg_4.v(63)
HDL-5007 WARNING: 'CNT_TIME' is not declared in RTL/seg_4.v(54)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in RTL/seg_4.v(60)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in RTL/seg_4.v(61)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in RTL/seg_4.v(62)
HDL-5007 WARNING: literal value 'd1000 truncated to fit in 7 bits in RTL/seg_4.v(62)
HDL-5007 WARNING: literal value 'd100 truncated to fit in 4 bits in RTL/seg_4.v(62)
HDL-1007 : undeclared symbol 'data3', assumed default net type 'wire' in RTL/seg_4.v(63)
HDL-5007 WARNING: 'CNT_TIME' is not declared in RTL/seg_4.v(54)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in RTL/seg_4.v(60)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in RTL/seg_4.v(61)
HDL-5007 WARNING: literal value 'd1000 truncated to fit in 7 bits in RTL/seg_4.v(61)
HDL-5007 WARNING: literal value 'd100 truncated to fit in 4 bits in RTL/seg_4.v(61)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in RTL/seg_4.v(62)
HDL-5007 WARNING: literal value 'd1000 truncated to fit in 7 bits in RTL/seg_4.v(62)
HDL-5007 WARNING: literal value 'd100 truncated to fit in 4 bits in RTL/seg_4.v(62)
HDL-1007 : undeclared symbol 'data3', assumed default net type 'wire' in RTL/seg_4.v(63)
HDL-5007 WARNING: 'CNT_TIME' is not declared in RTL/seg_4.v(54)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in RTL/seg_4.v(60)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in RTL/seg_4.v(61)
HDL-5007 WARNING: literal value 'd100 truncated to fit in 4 bits in RTL/seg_4.v(61)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in RTL/seg_4.v(62)
HDL-5007 WARNING: literal value 'd100 truncated to fit in 4 bits in RTL/seg_4.v(62)
HDL-1007 : undeclared symbol 'data3', assumed default net type 'wire' in RTL/seg_4.v(63)
HDL-5007 WARNING: 'CNT_TIME' is not declared in RTL/seg_4.v(54)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in RTL/seg_4.v(60)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in RTL/seg_4.v(61)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in RTL/seg_4.v(62)
HDL-1007 : undeclared symbol 'data3', assumed default net type 'wire' in RTL/seg_4.v(63)
HDL-5007 WARNING: 'CNT_TIME' is not declared in RTL/seg_4.v(54)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file RTL/seg_4.v
HDL-8007 ERROR: syntax error near 'reg' in RTL/seg_4.v(27)
HDL-8007 ERROR: Verilog 2000 keyword 'reg' used in incorrect context in RTL/seg_4.v(27)
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in RTL/seg_4.v(62)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in RTL/seg_4.v(63)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in RTL/seg_4.v(64)
HDL-1007 : undeclared symbol 'data3', assumed default net type 'wire' in RTL/seg_4.v(65)
HDL-8007 ERROR: ignore module module due to previous errors in RTL/seg_4.v(14)
HDL-1007 : Verilog file 'RTL/seg_4.v' ignored due to errors
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in RTL/seg_4.v(62)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in RTL/seg_4.v(63)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in RTL/seg_4.v(64)
HDL-1007 : undeclared symbol 'data3', assumed default net type 'wire' in RTL/seg_4.v(65)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
