<ns0:entry xmlns:ns0="http://www.w3.org/2005/Atom" xmlns:ns1="http://schemas.google.com/g/2005" xmlns:ns2="http://schemas.google.com/projecthosting/issues/2009" ns1:etag="W/&quot;D0IEQn47eCl7ImA9WhRbEEg.&quot;">
		<ns0:id>http://code.google.com/feeds/issues/p/nativeclient/issues/2571/comments/full/3</ns0:id><ns0:author>
			<ns0:name>mseaborn@chromium.org</ns0:name><ns0:uri>/u/mseaborn@chromium.org/</ns0:uri></ns0:author><ns0:content type="html">Victor wrote:

&gt; BTW it looks like lfence/mfence/sfence are described incorrectly in
&gt; Intel manual.
&gt; 
&gt; Part 2B claims lfence is encoded as "0F AE /6".
&gt; Part 2C claims lfence is encoded as "0000 1111:1010 1110:11 101 000"
&gt; 
&gt; AMD uses the latter format (without operand: "0F AE F0") everywhere
&gt; and binutils does the same.
&gt; 
&gt; If I use incorrect variant (for example "0x0f 0xae 0xf1") I get
&gt; SIGSEGV (on Sandy Bridge, at least).
&gt; 
&gt; Apparently it's definition evolved over time. I think it'll be safer
&gt; to only accept canonical version: our version of binutils can only
&gt; produce this one, we don't really know what different CPUs can do with
&gt; other, incorrect, versions and we already allow HLT and UD2 for
&gt; debugging purposes.
</ns0:content><ns0:updated>2012-02-01T00:18:23.000Z</ns0:updated><ns0:published>2012-02-01T00:18:23.000Z</ns0:published><ns2:updates /><ns0:title>Comment 3 by mseaborn@chromium.org</ns0:title><ns0:link href="http://code.google.com/p/nativeclient/issues/detail?id=2571#c3" rel="alternate" type="text/html" /><ns0:link href="https://code.google.com/feeds/issues/p/nativeclient/issues/2571/comments/full/3" rel="self" type="application/atom+xml" /></ns0:entry>