# Compile of testbench.v was successful.
# Compile of TPA.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.testfixture
# vsim -gui work.testfixture 
# Start time: 19:41:20 on Sep 08,2023
# Loading work.testfixture
# Loading work.TPA
add wave -position insertpoint sim:/testfixture/u_TPA/*
run -all
#  ----------------------------------------------------------------------
# TEST START !!!
#  ----------------------------------------------------------------------
#   
#  Stage 1. Register Interface Master [ WRITE ] Test ...
#   
#  Stage 1. Result Check ...
#   
#  Stage 1 . PASS!
#   
#  ------------------------------------ 
#  Stage 2. Register Interface Master [ READ + WRITE ] Test ...
#   
#  Stage 2. Result Check ...
#   
#  Stage 2 . PASS!
#   
#  ------------------------------------ 
#  Stage 3. Two-Wire Protocol Slaver [ WRITE ] Test ...
#   
#  Stage 3. Result Check ...
#   
#  Stage 3 . PASS!
#   
#  ------------------------------------ 
#  Stage 4. Two-Wire Protocol Slaver [ READ + WRITE ] Test ...
#   
#  Stage 4. Result Check ...
#   
#  Stage 4 . PASS!
#   
#  ------------------------------------ 
#  Stage 5. RIM and TWS concurrently [ READ + WRITE ] Test ...
#   
#  Stage 5. Result Check ...
#   
#  Stage 5 . PASS!
#   
#  ------------------------------------ 
#  Stage 6. Arbiter [ WRITE ] Test ...
#   
#  Stage 6-1. Arbiter [ WRITE ] Test ...
#   
#  Pattern 6-1 at address         255 Fail!, expected result is 0000, but the responsed result is 00ff
#  Pattern 6-1 at address         254 Fail!, expected result is 0001, but the responsed result is 00fe
#  Pattern 6-1 at address         253 Fail!, expected result is 0002, but the responsed result is 00fd
#  Pattern 6-1 at address         252 Fail!, expected result is 0003, but the responsed result is 00fc
#  Pattern 6-1 at address         251 Fail!, expected result is 0004, but the responsed result is 00fb
#  Pattern 6-1 at address         250 Fail!, expected result is 0005, but the responsed result is 00fa
#  Pattern 6-1 at address         249 Fail!, expected result is 0006, but the responsed result is 00f9
#  Pattern 6-1 at address         248 Fail!, expected result is 0007, but the responsed result is 00f8
#  Stage 6-1. FAIL!, There are           8 error data in register spaces
#  Stage 6-2. Arbiter [ WRITE ] Test ...
#   
#  Stage 6-3. Arbiter [ WRITE ] Test ...
#   
#  Pattern 6-3 Fail!, expected result is 00000000, but the responsed result is 00ff
#  Pattern 6-3 Fail!, expected result is 00000001, but the responsed result is 00fe
#  Pattern 6-3 Fail!, expected result is 00000002, but the responsed result is 00fd
#  Pattern 6-3 Fail!, expected result is 00000003, but the responsed result is 00fc
#  Pattern 6-3 Fail!, expected result is 00000004, but the responsed result is 00fb
#  Pattern 6-3 Fail!, expected result is 00000005, but the responsed result is 00fa
#  Pattern 6-3 Fail!, expected result is 00000006, but the responsed result is 00f9
#  Pattern 6-3 Fail!, expected result is 00000007, but the responsed result is 00f8
#  Stage 6-3. FAIL!, There are           8 error data in register spaces
# ** Note: $finish    : C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v(249)
#    Time: 11990500 ns  Iteration: 0  Instance: /testfixture
# 1
# Break in Module testfixture at C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v line 249
# Compile of TPA.v was successful.
vsim -gui work.testfixture
# End time: 19:48:09 on Sep 08,2023, Elapsed time: 0:06:49
# Errors: 0, Warnings: 3
# vsim -gui work.testfixture 
# Start time: 19:48:09 on Sep 08,2023
# Loading work.testfixture
# Loading work.TPA
add wave -position insertpoint sim:/testfixture/u_TPA/*
run -all
#  ----------------------------------------------------------------------
# TEST START !!!
#  ----------------------------------------------------------------------
#   
#  Stage 1. Register Interface Master [ WRITE ] Test ...
#   
#  Stage 1. Result Check ...
#   
#  Stage 1 . PASS!
#   
#  ------------------------------------ 
#  Stage 2. Register Interface Master [ READ + WRITE ] Test ...
#   
#  Stage 2. Result Check ...
#   
#  Stage 2 . PASS!
#   
#  ------------------------------------ 
#  Stage 3. Two-Wire Protocol Slaver [ WRITE ] Test ...
#   
#  Stage 3. Result Check ...
#   
#  Stage 3 . PASS!
#   
#  ------------------------------------ 
#  Stage 4. Two-Wire Protocol Slaver [ READ + WRITE ] Test ...
#   
#  Stage 4. Result Check ...
#   
#  Stage 4 . PASS!
#   
#  ------------------------------------ 
#  Stage 5. RIM and TWS concurrently [ READ + WRITE ] Test ...
#   
#  Stage 5. Result Check ...
#   
#  Stage 5 . PASS!
#   
#  ------------------------------------ 
#  Stage 6. Arbiter [ WRITE ] Test ...
#   
#  Stage 6-1. Arbiter [ WRITE ] Test ...
#   
#  Stage 6-2. Arbiter [ WRITE ] Test ...
#   
#  Stage 6-3. Arbiter [ WRITE ] Test ...
#   
#  Pattern 6-3 Fail!, expected result is 00000000, but the responsed result is 00ff
#  Pattern 6-3 Fail!, expected result is 00000001, but the responsed result is 00fe
#  Pattern 6-3 Fail!, expected result is 00000002, but the responsed result is 00fd
#  Pattern 6-3 Fail!, expected result is 00000003, but the responsed result is 00fc
#  Pattern 6-3 Fail!, expected result is 00000004, but the responsed result is 00fb
#  Pattern 6-3 Fail!, expected result is 00000005, but the responsed result is 00fa
#  Pattern 6-3 Fail!, expected result is 00000006, but the responsed result is 00f9
#  Pattern 6-3 Fail!, expected result is 00000007, but the responsed result is 00f8
#  Stage 6-3. FAIL!, There are           8 error data in register spaces
# ** Note: $finish    : C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v(249)
#    Time: 11990500 ns  Iteration: 0  Instance: /testfixture
# 1
# Break in Module testfixture at C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v line 249
# Compile of TPA.v was successful.
vsim -gui work.testfixture
# End time: 20:08:29 on Sep 08,2023, Elapsed time: 0:20:20
# Errors: 0, Warnings: 2
# vsim -gui work.testfixture 
# Start time: 20:08:29 on Sep 08,2023
# Loading work.testfixture
# Loading work.TPA
add wave -position insertpoint sim:/testfixture/u_TPA/*
run -all
#  ----------------------------------------------------------------------
# TEST START !!!
#  ----------------------------------------------------------------------
#   
#  Stage 1. Register Interface Master [ WRITE ] Test ...
#   
#  Stage 1. Result Check ...
#   
#  Stage 1 . PASS!
#   
#  ------------------------------------ 
#  Stage 2. Register Interface Master [ READ + WRITE ] Test ...
#   
#  Stage 2. Result Check ...
#   
#  Stage 2 . PASS!
#   
#  ------------------------------------ 
#  Stage 3. Two-Wire Protocol Slaver [ WRITE ] Test ...
#   
#  Stage 3. Result Check ...
#   
#  Stage 3 . PASS!
#   
#  ------------------------------------ 
#  Stage 4. Two-Wire Protocol Slaver [ READ + WRITE ] Test ...
#   
#  Stage 4. Result Check ...
#   
#  Stage 4 . PASS!
#   
#  ------------------------------------ 
#  Stage 5. RIM and TWS concurrently [ READ + WRITE ] Test ...
#   
# 
# -----------------------------------------------------
# 
# The simulation can't be terminated properly! Please correct your code !! 
# 
# -------------------------------------------------------
# 
# ** Note: $finish    : C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v(258)
#    Time: 300 ms  Iteration: 0  Instance: /testfixture
# 1
# Break in Module testfixture at C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v line 258
# Compile of TPA.v was successful.
vsim -gui work.testfixture
# End time: 20:10:29 on Sep 08,2023, Elapsed time: 0:02:00
# Errors: 0, Warnings: 2
# vsim -gui work.testfixture 
# Start time: 20:10:29 on Sep 08,2023
# Loading work.testfixture
# Loading work.TPA
add wave -position insertpoint sim:/testfixture/u_TPA/*
run -all
#  ----------------------------------------------------------------------
# TEST START !!!
#  ----------------------------------------------------------------------
#   
#  Stage 1. Register Interface Master [ WRITE ] Test ...
#   
#  Stage 1. Result Check ...
#   
#  Stage 1 . PASS!
#   
#  ------------------------------------ 
#  Stage 2. Register Interface Master [ READ + WRITE ] Test ...
#   
#  Stage 2. Result Check ...
#   
#  Stage 2 . PASS!
#   
#  ------------------------------------ 
#  Stage 3. Two-Wire Protocol Slaver [ WRITE ] Test ...
#   
#  Stage 3. Result Check ...
#   
#  Stage 3 . PASS!
#   
#  ------------------------------------ 
#  Stage 4. Two-Wire Protocol Slaver [ READ + WRITE ] Test ...
#   
#  Stage 4. Result Check ...
#   
#  Stage 4 . PASS!
#   
#  ------------------------------------ 
#  Stage 5. RIM and TWS concurrently [ READ + WRITE ] Test ...
#   
# 
# -----------------------------------------------------
# 
# The simulation can't be terminated properly! Please correct your code !! 
# 
# -------------------------------------------------------
# 
# ** Note: $finish    : C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v(258)
#    Time: 300 ms  Iteration: 0  Instance: /testfixture
# 1
# Break in Module testfixture at C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v line 258
# Compile of TPA.v was successful.
vsim -gui work.testfixture
# End time: 20:14:59 on Sep 08,2023, Elapsed time: 0:04:30
# Errors: 0, Warnings: 2
# vsim -gui work.testfixture 
# Start time: 20:14:59 on Sep 08,2023
# Loading work.testfixture
# Loading work.TPA
add wave -position insertpoint sim:/testfixture/u_TPA/*
run -all
#  ----------------------------------------------------------------------
# TEST START !!!
#  ----------------------------------------------------------------------
#   
#  Stage 1. Register Interface Master [ WRITE ] Test ...
#   
#  Stage 1. Result Check ...
#   
#  Stage 1 . PASS!
#   
#  ------------------------------------ 
#  Stage 2. Register Interface Master [ READ + WRITE ] Test ...
#   
#  Stage 2. Result Check ...
#   
#  Stage 2 . PASS!
#   
#  ------------------------------------ 
#  Stage 3. Two-Wire Protocol Slaver [ WRITE ] Test ...
#   
#  Stage 3. Result Check ...
#   
#  Stage 3 . PASS!
#   
#  ------------------------------------ 
#  Stage 4. Two-Wire Protocol Slaver [ READ + WRITE ] Test ...
#   
#  Stage 4. Result Check ...
#   
#  Stage 4 . PASS!
#   
#  ------------------------------------ 
#  Stage 5. RIM and TWS concurrently [ READ + WRITE ] Test ...
#   
# 
# -----------------------------------------------------
# 
# The simulation can't be terminated properly! Please correct your code !! 
# 
# -------------------------------------------------------
# 
# ** Note: $finish    : C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v(258)
#    Time: 300 ms  Iteration: 0  Instance: /testfixture
# 1
# Break in Module testfixture at C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v line 258
# Compile of TPA.v was successful.
vsim -gui work.testfixture
# End time: 20:24:17 on Sep 08,2023, Elapsed time: 0:09:18
# Errors: 0, Warnings: 2
# vsim -gui work.testfixture 
# Start time: 20:24:17 on Sep 08,2023
# Loading work.testfixture
# Loading work.TPA
add wave -position insertpoint sim:/testfixture/u_TPA/*
run -all
#  ----------------------------------------------------------------------
# TEST START !!!
#  ----------------------------------------------------------------------
#   
#  Stage 1. Register Interface Master [ WRITE ] Test ...
#   
#  Stage 1. Result Check ...
#   
#  Stage 1 . PASS!
#   
#  ------------------------------------ 
#  Stage 2. Register Interface Master [ READ + WRITE ] Test ...
#   
#  Stage 2. Result Check ...
#   
#  Stage 2 . PASS!
#   
#  ------------------------------------ 
#  Stage 3. Two-Wire Protocol Slaver [ WRITE ] Test ...
#   
#  Stage 3. Result Check ...
#   
#  Pattern          64 at address          64 Fail!, expected result is e413, but the responsed result is xxxx
#  Pattern          65 at address          65 Fail!, expected result is f595, but the responsed result is xxxx
#  Pattern          66 at address          66 Fail!, expected result is 8c17, but the responsed result is xxxx
#  Pattern          67 at address          67 Fail!, expected result is 237d, but the responsed result is xxxx
#  Pattern          68 at address          68 Fail!, expected result is 2639, but the responsed result is xxxx
#  Pattern          69 at address          69 Fail!, expected result is 41ed, but the responsed result is xxxx
#  Pattern          70 at address          70 Fail!, expected result is d73a, but the responsed result is xxxx
#  Pattern          71 at address          71 Fail!, expected result is 4119, but the responsed result is xxxx
#  Pattern          72 at address          72 Fail!, expected result is d075, but the responsed result is xxxx
#  Pattern          73 at address          73 Fail!, expected result is 3e58, but the responsed result is xxxx
#  Pattern          74 at address          74 Fail!, expected result is ede5, but the responsed result is xxxx
#  Pattern          75 at address          75 Fail!, expected result is 5999, but the responsed result is xxxx
#  Pattern          76 at address          76 Fail!, expected result is 3255, but the responsed result is xxxx
#  Pattern          77 at address          77 Fail!, expected result is 4048, but the responsed result is xxxx
#  Pattern          78 at address          78 Fail!, expected result is 9db6, but the responsed result is xxxx
#  Pattern          79 at address          79 Fail!, expected result is 792a, but the responsed result is xxxx
#  Pattern          80 at address          80 Fail!, expected result is 5a07, but the responsed result is xxxx
#  Pattern          81 at address          81 Fail!, expected result is d4b2, but the responsed result is xxxx
#  Pattern          82 at address          82 Fail!, expected result is 95d4, but the responsed result is xxxx
#  Pattern          83 at address          83 Fail!, expected result is 8cbb, but the responsed result is xxxx
#  Pattern          84 at address          84 Fail!, expected result is eace, but the responsed result is xxxx
#  Pattern          85 at address          85 Fail!, expected result is 492d, but the responsed result is xxxx
#  Pattern          86 at address          86 Fail!, expected result is c1d8, but the responsed result is xxxx
#  Pattern          87 at address          87 Fail!, expected result is c0f5, but the responsed result is xxxx
#  Pattern          88 at address          88 Fail!, expected result is 6165, but the responsed result is xxxx
#  Pattern          89 at address          89 Fail!, expected result is 915d, but the responsed result is xxxx
#  Pattern          90 at address          90 Fail!, expected result is 136c, but the responsed result is xxxx
#  Pattern          91 at address          91 Fail!, expected result is 0dd0, but the responsed result is xxxx
#  Pattern          92 at address          92 Fail!, expected result is 87e3, but the responsed result is xxxx
#  Pattern          93 at address          93 Fail!, expected result is c778, but the responsed result is xxxx
#  Pattern          94 at address          94 Fail!, expected result is ef1c, but the responsed result is xxxx
#  Pattern          95 at address          95 Fail!, expected result is 2142, but the responsed result is xxxx
#  Stage 3 . FAIL!, There are          32 error data in register spaces
#   
#  ------------------------------------ 
#  Stage 4. Two-Wire Protocol Slaver [ READ + WRITE ] Test ...
#   
# 
# -----------------------------------------------------
# 
# The simulation can't be terminated properly! Please correct your code !! 
# 
# -------------------------------------------------------
# 
# ** Note: $finish    : C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v(258)
#    Time: 300 ms  Iteration: 0  Instance: /testfixture
# 1
# Break in Module testfixture at C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v line 258
# Compile of TPA.v was successful.
vsim -gui work.testfixture
# End time: 20:26:48 on Sep 08,2023, Elapsed time: 0:02:31
# Errors: 0, Warnings: 2
# vsim -gui work.testfixture 
# Start time: 20:26:48 on Sep 08,2023
# Loading work.testfixture
# Loading work.TPA
add wave -position insertpoint sim:/testfixture/u_TPA/*
run -all
#  ----------------------------------------------------------------------
# TEST START !!!
#  ----------------------------------------------------------------------
#   
#  Stage 1. Register Interface Master [ WRITE ] Test ...
#   
#  Stage 1. Result Check ...
#   
#  Stage 1 . PASS!
#   
#  ------------------------------------ 
#  Stage 2. Register Interface Master [ READ + WRITE ] Test ...
#   
#  Stage 2. Result Check ...
#   
#  Stage 2 . PASS!
#   
#  ------------------------------------ 
#  Stage 3. Two-Wire Protocol Slaver [ WRITE ] Test ...
#   
#  Stage 3. Result Check ...
#   
#  Stage 3 . PASS!
#   
#  ------------------------------------ 
#  Stage 4. Two-Wire Protocol Slaver [ READ + WRITE ] Test ...
#   
#  Stage 4. Result Check ...
#   
#  Stage 4 . PASS!
#   
#  ------------------------------------ 
#  Stage 5. RIM and TWS concurrently [ READ + WRITE ] Test ...
#   
# 
# -----------------------------------------------------
# 
# The simulation can't be terminated properly! Please correct your code !! 
# 
# -------------------------------------------------------
# 
# ** Note: $finish    : C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v(258)
#    Time: 300 ms  Iteration: 0  Instance: /testfixture
# 1
# Break in Module testfixture at C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v line 258
# Compile of TPA.v was successful.
vsim -gui work.testfixture
# End time: 20:31:12 on Sep 08,2023, Elapsed time: 0:04:24
# Errors: 0, Warnings: 2
# vsim -gui work.testfixture 
# Start time: 20:31:12 on Sep 08,2023
# Loading work.testfixture
# Loading work.TPA
add wave -position insertpoint sim:/testfixture/u_TPA/*
run -all
#  ----------------------------------------------------------------------
# TEST START !!!
#  ----------------------------------------------------------------------
#   
#  Stage 1. Register Interface Master [ WRITE ] Test ...
#   
#  Stage 1. Result Check ...
#   
#  Stage 1 . PASS!
#   
#  ------------------------------------ 
#  Stage 2. Register Interface Master [ READ + WRITE ] Test ...
#   
#  Stage 2. Result Check ...
#   
#  Stage 2 . PASS!
#   
#  ------------------------------------ 
#  Stage 3. Two-Wire Protocol Slaver [ WRITE ] Test ...
#   
#  Stage 3. Result Check ...
#   
#  Stage 3 . PASS!
#   
#  ------------------------------------ 
#  Stage 4. Two-Wire Protocol Slaver [ READ + WRITE ] Test ...
#   
#  Stage 4. Result Check ...
#   
#  Stage 4 . PASS!
#   
#  ------------------------------------ 
#  Stage 5. RIM and TWS concurrently [ READ + WRITE ] Test ...
#   
#  Stage 5. Result Check ...
#   
#  Stage 5 . PASS!
#   
#  ------------------------------------ 
#  Stage 6. Arbiter [ WRITE ] Test ...
#   
#  Stage 6-1. Arbiter [ WRITE ] Test ...
#   
#  Stage 6-2. Arbiter [ WRITE ] Test ...
#   
#  Stage 6-3. Arbiter [ WRITE ] Test ...
#   
#  Pattern 6-3 Fail!, expected result is 00000000, but the responsed result is 00ff
#  Pattern 6-3 Fail!, expected result is 00000001, but the responsed result is 00fe
#  Pattern 6-3 Fail!, expected result is 00000002, but the responsed result is 00fd
#  Pattern 6-3 Fail!, expected result is 00000003, but the responsed result is 00fc
#  Pattern 6-3 Fail!, expected result is 00000004, but the responsed result is 00fb
#  Pattern 6-3 Fail!, expected result is 00000005, but the responsed result is 00fa
#  Pattern 6-3 Fail!, expected result is 00000006, but the responsed result is 00f9
#  Pattern 6-3 Fail!, expected result is 00000007, but the responsed result is 00f8
#  Stage 6-3. FAIL!, There are           8 error data in register spaces
# ** Note: $finish    : C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v(249)
#    Time: 11990500 ns  Iteration: 0  Instance: /testfixture
# 1
# Break in Module testfixture at C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v line 249
# Compile of TPA.v was successful.
vsim -gui work.testfixture
# End time: 20:38:39 on Sep 08,2023, Elapsed time: 0:07:27
# Errors: 0, Warnings: 2
# vsim -gui work.testfixture 
# Start time: 20:38:39 on Sep 08,2023
# Loading work.testfixture
# Loading work.TPA
add wave -position insertpoint sim:/testfixture/u_TPA/*
run -all
#  ----------------------------------------------------------------------
# TEST START !!!
#  ----------------------------------------------------------------------
#   
#  Stage 1. Register Interface Master [ WRITE ] Test ...
#   
#  Stage 1. Result Check ...
#   
#  Stage 1 . PASS!
#   
#  ------------------------------------ 
#  Stage 2. Register Interface Master [ READ + WRITE ] Test ...
#   
#  Stage 2. Result Check ...
#   
#  Stage 2 . PASS!
#   
#  ------------------------------------ 
#  Stage 3. Two-Wire Protocol Slaver [ WRITE ] Test ...
#   
#  Stage 3. Result Check ...
#   
#  Stage 3 . PASS!
#   
#  ------------------------------------ 
#  Stage 4. Two-Wire Protocol Slaver [ READ + WRITE ] Test ...
#   
#  Stage 4. Result Check ...
#   
#  Stage 4 . PASS!
#   
#  ------------------------------------ 
#  Stage 5. RIM and TWS concurrently [ READ + WRITE ] Test ...
#   
#  Stage 5. Result Check ...
#   
#  Stage 5 . PASS!
#   
#  ------------------------------------ 
#  Stage 6. Arbiter [ WRITE ] Test ...
#   
#  Stage 6-1. Arbiter [ WRITE ] Test ...
#   
#  Stage 6-2. Arbiter [ WRITE ] Test ...
#   
#  Pattern 6-2 at address         255 Fail!, expected result is 00ff, but the responsed result is 0000
#  Pattern 6-2 at address         254 Fail!, expected result is 00fe, but the responsed result is 0001
#  Pattern 6-2 at address         253 Fail!, expected result is 00fd, but the responsed result is 0002
#  Pattern 6-2 at address         252 Fail!, expected result is 00fc, but the responsed result is 0003
#  Pattern 6-2 at address         251 Fail!, expected result is 00fb, but the responsed result is 0004
#  Pattern 6-2 at address         250 Fail!, expected result is 00fa, but the responsed result is 0005
#  Pattern 6-2 at address         249 Fail!, expected result is 00f9, but the responsed result is 0006
#  Pattern 6-2 at address         248 Fail!, expected result is 00f8, but the responsed result is 0007
#  Stage 6-2. FAIL!, There are           8 error data in register spaces
#  Stage 6-3. Arbiter [ WRITE ] Test ...
#   
# 
# -----------------------------------------------------
# 
# Congratulations! All data have been generated successfully!
# 
# -------------------------PASS------------------------
# 
# ** Note: $finish    : C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v(249)
#    Time: 11990500 ns  Iteration: 0  Instance: /testfixture
# 1
# Break in Module testfixture at C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v line 249
# Compile of TPA.v was successful.
vsim -gui work.testfixture
# End time: 20:50:35 on Sep 08,2023, Elapsed time: 0:11:56
# Errors: 0, Warnings: 2
# vsim -gui work.testfixture 
# Start time: 20:50:35 on Sep 08,2023
# Loading work.testfixture
# Loading work.TPA
add wave -position insertpoint sim:/testfixture/u_TPA/*
run -all
#  ----------------------------------------------------------------------
# TEST START !!!
#  ----------------------------------------------------------------------
#   
#  Stage 1. Register Interface Master [ WRITE ] Test ...
#   
#  Stage 1. Result Check ...
#   
#  Stage 1 . PASS!
#   
#  ------------------------------------ 
#  Stage 2. Register Interface Master [ READ + WRITE ] Test ...
#   
#  Stage 2. Result Check ...
#   
#  Stage 2 . PASS!
#   
#  ------------------------------------ 
#  Stage 3. Two-Wire Protocol Slaver [ WRITE ] Test ...
#   
#  Stage 3. Result Check ...
#   
#  Stage 3 . PASS!
#   
#  ------------------------------------ 
#  Stage 4. Two-Wire Protocol Slaver [ READ + WRITE ] Test ...
#   
#  Stage 4. Result Check ...
#   
#  Stage 4 . PASS!
#   
#  ------------------------------------ 
#  Stage 5. RIM and TWS concurrently [ READ + WRITE ] Test ...
#   
#  Stage 5. Result Check ...
#   
#  Pattern         128 at address         128 Fail!, expected result is ccd2, but the responsed result is xxxx
#  Pattern         129 at address         129 Fail!, expected result is ccd2, but the responsed result is xxxx
#  Pattern         130 at address         130 Fail!, expected result is e921, but the responsed result is xxxx
#  Pattern         131 at address         131 Fail!, expected result is e921, but the responsed result is xxxx
#  Pattern         132 at address         132 Fail!, expected result is 4389, but the responsed result is xxxx
#  Pattern         133 at address         133 Fail!, expected result is 4389, but the responsed result is xxxx
#  Pattern         134 at address         134 Fail!, expected result is 22d6, but the responsed result is xxxx
#  Pattern         135 at address         135 Fail!, expected result is 22d6, but the responsed result is xxxx
#  Pattern         136 at address         136 Fail!, expected result is 9468, but the responsed result is xxxx
#  Pattern         137 at address         137 Fail!, expected result is 9468, but the responsed result is xxxx
#  Pattern         138 at address         138 Fail!, expected result is 251c, but the responsed result is xxxx
#  Pattern         139 at address         139 Fail!, expected result is 251c, but the responsed result is xxxx
#  Pattern         140 at address         140 Fail!, expected result is 9f40, but the responsed result is xxxx
#  Pattern         141 at address         141 Fail!, expected result is 9f40, but the responsed result is xxxx
#  Pattern         142 at address         142 Fail!, expected result is 8365, but the responsed result is xxxx
#  Pattern         143 at address         143 Fail!, expected result is 8365, but the responsed result is xxxx
#  Pattern         144 at address         144 Fail!, expected result is 1373, but the responsed result is xxxx
#  Pattern         145 at address         145 Fail!, expected result is 1373, but the responsed result is xxxx
#  Pattern         146 at address         146 Fail!, expected result is 1f92, but the responsed result is xxxx
#  Pattern         147 at address         147 Fail!, expected result is 1f92, but the responsed result is xxxx
#  Pattern         148 at address         148 Fail!, expected result is 3d6e, but the responsed result is xxxx
#  Pattern         149 at address         149 Fail!, expected result is 3d6e, but the responsed result is xxxx
#  Pattern         150 at address         150 Fail!, expected result is 0cb7, but the responsed result is xxxx
#  Pattern         151 at address         151 Fail!, expected result is 0cb7, but the responsed result is xxxx
#  Pattern         152 at address         152 Fail!, expected result is f1de, but the responsed result is xxxx
#  Pattern         153 at address         153 Fail!, expected result is f1de, but the responsed result is xxxx
#  Pattern         154 at address         154 Fail!, expected result is 7d40, but the responsed result is xxxx
#  Pattern         155 at address         155 Fail!, expected result is 7d40, but the responsed result is xxxx
#  Pattern         156 at address         156 Fail!, expected result is e66a, but the responsed result is xxxx
#  Pattern         157 at address         157 Fail!, expected result is e66a, but the responsed result is xxxx
#  Pattern         158 at address         158 Fail!, expected result is 1c78, but the responsed result is xxxx
#  Pattern         159 at address         159 Fail!, expected result is 1c78, but the responsed result is xxxx
#  Pattern         160 at address         160 Fail!, expected result is 63c6, but the responsed result is xxxx
#  Pattern         161 at address         161 Fail!, expected result is 63c6, but the responsed result is xxxx
#  Pattern         162 at address         162 Fail!, expected result is 6767, but the responsed result is xxxx
#  Pattern         163 at address         163 Fail!, expected result is 6767, but the responsed result is xxxx
#  Pattern         164 at address         164 Fail!, expected result is 21ca, but the responsed result is xxxx
#  Pattern         165 at address         165 Fail!, expected result is 21ca, but the responsed result is xxxx
#  Pattern         166 at address         166 Fail!, expected result is f4c6, but the responsed result is xxxx
#  Pattern         167 at address         167 Fail!, expected result is f4c6, but the responsed result is xxxx
#  Pattern         168 at address         168 Fail!, expected result is 0f4e, but the responsed result is xxxx
#  Pattern         169 at address         169 Fail!, expected result is 0f4e, but the responsed result is xxxx
#  Pattern         170 at address         170 Fail!, expected result is 5a69, but the responsed result is xxxx
#  Pattern         171 at address         171 Fail!, expected result is 5a69, but the responsed result is xxxx
#  Pattern         172 at address         172 Fail!, expected result is 03f2, but the responsed result is xxxx
#  Pattern         173 at address         173 Fail!, expected result is 03f2, but the responsed result is xxxx
#  Pattern         174 at address         174 Fail!, expected result is 2b43, but the responsed result is xxxx
#  Pattern         175 at address         175 Fail!, expected result is 2b43, but the responsed result is xxxx
#  Pattern         176 at address         176 Fail!, expected result is bb53, but the responsed result is xxxx
#  Pattern         177 at address         177 Fail!, expected result is bb53, but the responsed result is xxxx
#  Pattern         178 at address         178 Fail!, expected result is 7370, but the responsed result is xxxx
#  Pattern         179 at address         179 Fail!, expected result is 7370, but the responsed result is xxxx
#  Pattern         180 at address         180 Fail!, expected result is 4bdc, but the responsed result is xxxx
#  Pattern         181 at address         181 Fail!, expected result is 4bdc, but the responsed result is xxxx
#  Pattern         182 at address         182 Fail!, expected result is 3060, but the responsed result is xxxx
#  Pattern         183 at address         183 Fail!, expected result is 3060, but the responsed result is xxxx
#  Pattern         184 at address         184 Fail!, expected result is 2efb, but the responsed result is xxxx
#  Pattern         185 at address         185 Fail!, expected result is 2efb, but the responsed result is xxxx
#  Pattern         186 at address         186 Fail!, expected result is a029, but the responsed result is xxxx
#  Pattern         187 at address         187 Fail!, expected result is a029, but the responsed result is xxxx
#  Pattern         188 at address         188 Fail!, expected result is 14c5, but the responsed result is xxxx
#  Pattern         189 at address         189 Fail!, expected result is 14c5, but the responsed result is xxxx
#  Pattern         190 at address         190 Fail!, expected result is c696, but the responsed result is xxxx
#  Pattern         191 at address         191 Fail!, expected result is c696, but the responsed result is xxxx
#  Pattern         193 at address         193 Fail!, expected result is 7c9f, but the responsed result is xxxx
#  Pattern         195 at address         195 Fail!, expected result is 7261, but the responsed result is xxxx
#  Pattern         197 at address         197 Fail!, expected result is 822e, but the responsed result is xxxx
#  Pattern         199 at address         199 Fail!, expected result is d151, but the responsed result is xxxx
#  Pattern         201 at address         201 Fail!, expected result is a4f3, but the responsed result is xxxx
#  Pattern         203 at address         203 Fail!, expected result is cfc4, but the responsed result is xxxx
#  Pattern         205 at address         205 Fail!, expected result is 59ca, but the responsed result is xxxx
#  Pattern         207 at address         207 Fail!, expected result is e03e, but the responsed result is xxxx
#  Pattern         209 at address         209 Fail!, expected result is 9f5b, but the responsed result is xxxx
#  Pattern         211 at address         211 Fail!, expected result is 352f, but the responsed result is xxxx
#  Pattern         213 at address         213 Fail!, expected result is 788f, but the responsed result is xxxx
#  Pattern         215 at address         215 Fail!, expected result is d825, but the responsed result is xxxx
#  Pattern         217 at address         217 Fail!, expected result is 39d7, but the responsed result is xxxx
#  Pattern         219 at address         219 Fail!, expected result is 3a49, but the responsed result is xxxx
#  Pattern         221 at address         221 Fail!, expected result is 4fa5, but the responsed result is xxxx
#  Pattern         223 at address         223 Fail!, expected result is 6e23, but the responsed result is xxxx
#  Pattern         225 at address         225 Fail!, expected result is e7a7, but the responsed result is xxxx
#  Pattern         227 at address         227 Fail!, expected result is 705a, but the responsed result is xxxx
#  Pattern         229 at address         229 Fail!, expected result is 4211, but the responsed result is xxxx
#  Pattern         231 at address         231 Fail!, expected result is 984c, but the responsed result is xxxx
#  Pattern         233 at address         233 Fail!, expected result is 9a54, but the responsed result is xxxx
#  Pattern         235 at address         235 Fail!, expected result is 38c5, but the responsed result is xxxx
#  Pattern         237 at address         237 Fail!, expected result is 4bf3, but the responsed result is xxxx
#  Pattern         239 at address         239 Fail!, expected result is 6c97, but the responsed result is xxxx
#  Pattern         241 at address         241 Fail!, expected result is 15e5, but the responsed result is xxxx
#  Pattern         243 at address         243 Fail!, expected result is cd10, but the responsed result is xxxx
#  Pattern         245 at address         245 Fail!, expected result is edca, but the responsed result is xxxx
#  Pattern         247 at address         247 Fail!, expected result is 7d16, but the responsed result is xxxx
#  Pattern         249 at address         249 Fail!, expected result is 3cbf, but the responsed result is xxxx
#  Pattern         251 at address         251 Fail!, expected result is f68d, but the responsed result is xxxx
#  Pattern         253 at address         253 Fail!, expected result is 856a, but the responsed result is xxxx
#  Pattern         255 at address         255 Fail!, expected result is 7d29, but the responsed result is xxxx
#  Stage 5 . FAIL!, There are          96 error data in register spaces
#   
#  ------------------------------------ 
#  Stage 6. Arbiter [ WRITE ] Test ...
#   
#  Stage 6-1. Arbiter [ WRITE ] Test ...
#   
#  Pattern 6-1 at address         254 Fail!, expected result is 0001, but the responsed result is 7d29
#  Pattern 6-1 at address         253 Fail!, expected result is 0002, but the responsed result is xxxx
#  Pattern 6-1 at address         252 Fail!, expected result is 0003, but the responsed result is 856a
#  Pattern 6-1 at address         250 Fail!, expected result is 0005, but the responsed result is f68d
#  Pattern 6-1 at address         249 Fail!, expected result is 0006, but the responsed result is xxxx
#  Pattern 6-1 at address         248 Fail!, expected result is 0007, but the responsed result is 3cbf
#  Stage 6-1. FAIL!, There are           6 error data in register spaces
#  Stage 6-2. Arbiter [ WRITE ] Test ...
#   
#  Pattern 6-2 at address         255 Fail!, expected result is 00ff, but the responsed result is 0000
#  Pattern 6-2 at address         254 Fail!, expected result is 00fe, but the responsed result is 0001
#  Pattern 6-2 at address         253 Fail!, expected result is 00fd, but the responsed result is 0002
#  Pattern 6-2 at address         252 Fail!, expected result is 00fc, but the responsed result is 0003
#  Pattern 6-2 at address         251 Fail!, expected result is 00fb, but the responsed result is 0004
#  Pattern 6-2 at address         250 Fail!, expected result is 00fa, but the responsed result is 0005
#  Pattern 6-2 at address         249 Fail!, expected result is 00f9, but the responsed result is 0006
#  Pattern 6-2 at address         248 Fail!, expected result is 00f8, but the responsed result is 0007
#  Stage 6-2. FAIL!, There are           8 error data in register spaces
#  Stage 6-3. Arbiter [ WRITE ] Test ...
#   
#  Pattern 6-3 Fail!, expected result is 00000000, but the responsed result is 00ff
#  Pattern 6-3 Fail!, expected result is 00000001, but the responsed result is 00fe
#  Pattern 6-3 Fail!, expected result is 00000002, but the responsed result is 00fd
#  Pattern 6-3 Fail!, expected result is 00000003, but the responsed result is 00fc
#  Pattern 6-3 Fail!, expected result is 00000004, but the responsed result is 00fb
#  Pattern 6-3 Fail!, expected result is 00000005, but the responsed result is 00fa
#  Pattern 6-3 Fail!, expected result is 00000006, but the responsed result is 00f9
#  Pattern 6-3 Fail!, expected result is 00000007, but the responsed result is 00f8
#  Stage 6-3. FAIL!, There are           8 error data in register spaces
# ** Note: $finish    : C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v(249)
#    Time: 11990500 ns  Iteration: 0  Instance: /testfixture
# 1
# Break in Module testfixture at C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v line 249
# Compile of TPA.v was successful.
vsim -gui work.testfixture
# End time: 20:55:13 on Sep 08,2023, Elapsed time: 0:04:38
# Errors: 0, Warnings: 2
# vsim -gui work.testfixture 
# Start time: 20:55:13 on Sep 08,2023
# Loading work.testfixture
# Loading work.TPA
add wave -position insertpoint sim:/testfixture/u_TPA/*
run -all
#  ----------------------------------------------------------------------
# TEST START !!!
#  ----------------------------------------------------------------------
#   
#  Stage 1. Register Interface Master [ WRITE ] Test ...
#   
#  Stage 1. Result Check ...
#   
#  Pattern           0 at address           0 Fail!, expected result is d092, but the responsed result is xxxx
#  Stage 1 . FAIL!, There are           1 error data in register spaces
#   
#  ------------------------------------ 
#  Stage 2. Register Interface Master [ READ + WRITE ] Test ...
#   
#  Stage 2. Result Check ...
#   
#  Pattern          63 at address          63 Fail!, expected result is d092, but the responsed result is xxxx
#  Stage 2 . FAIL!, There are           1 error data in register spaces
#   
#  ------------------------------------ 
#  Stage 3. Two-Wire Protocol Slaver [ WRITE ] Test ...
#   
#  Stage 3. Result Check ...
#   
#  Stage 3 . PASS!
#   
#  ------------------------------------ 
#  Stage 4. Two-Wire Protocol Slaver [ READ + WRITE ] Test ...
#   
#  Stage 4. Result Check ...
#   
#  Stage 4 . PASS!
#   
#  ------------------------------------ 
#  Stage 5. RIM and TWS concurrently [ READ + WRITE ] Test ...
#   
#  Stage 5. Result Check ...
#   
#  Pattern         128 at address         128 Fail!, expected result is ccd2, but the responsed result is xxxx
#  Pattern         129 at address         129 Fail!, expected result is ccd2, but the responsed result is xxxx
#  Pattern         130 at address         130 Fail!, expected result is e921, but the responsed result is xxxx
#  Pattern         131 at address         131 Fail!, expected result is e921, but the responsed result is xxxx
#  Pattern         132 at address         132 Fail!, expected result is 4389, but the responsed result is xxxx
#  Pattern         133 at address         133 Fail!, expected result is 4389, but the responsed result is xxxx
#  Pattern         134 at address         134 Fail!, expected result is 22d6, but the responsed result is xxxx
#  Pattern         135 at address         135 Fail!, expected result is 22d6, but the responsed result is xxxx
#  Pattern         136 at address         136 Fail!, expected result is 9468, but the responsed result is xxxx
#  Pattern         137 at address         137 Fail!, expected result is 9468, but the responsed result is xxxx
#  Pattern         138 at address         138 Fail!, expected result is 251c, but the responsed result is xxxx
#  Pattern         139 at address         139 Fail!, expected result is 251c, but the responsed result is xxxx
#  Pattern         140 at address         140 Fail!, expected result is 9f40, but the responsed result is xxxx
#  Pattern         141 at address         141 Fail!, expected result is 9f40, but the responsed result is xxxx
#  Pattern         142 at address         142 Fail!, expected result is 8365, but the responsed result is xxxx
#  Pattern         143 at address         143 Fail!, expected result is 8365, but the responsed result is xxxx
#  Pattern         144 at address         144 Fail!, expected result is 1373, but the responsed result is xxxx
#  Pattern         145 at address         145 Fail!, expected result is 1373, but the responsed result is xxxx
#  Pattern         146 at address         146 Fail!, expected result is 1f92, but the responsed result is xxxx
#  Pattern         147 at address         147 Fail!, expected result is 1f92, but the responsed result is xxxx
#  Pattern         148 at address         148 Fail!, expected result is 3d6e, but the responsed result is xxxx
#  Pattern         149 at address         149 Fail!, expected result is 3d6e, but the responsed result is xxxx
#  Pattern         150 at address         150 Fail!, expected result is 0cb7, but the responsed result is xxxx
#  Pattern         151 at address         151 Fail!, expected result is 0cb7, but the responsed result is xxxx
#  Pattern         152 at address         152 Fail!, expected result is f1de, but the responsed result is xxxx
#  Pattern         153 at address         153 Fail!, expected result is f1de, but the responsed result is xxxx
#  Pattern         154 at address         154 Fail!, expected result is 7d40, but the responsed result is xxxx
#  Pattern         155 at address         155 Fail!, expected result is 7d40, but the responsed result is xxxx
#  Pattern         156 at address         156 Fail!, expected result is e66a, but the responsed result is xxxx
#  Pattern         157 at address         157 Fail!, expected result is e66a, but the responsed result is xxxx
#  Pattern         158 at address         158 Fail!, expected result is 1c78, but the responsed result is xxxx
#  Pattern         159 at address         159 Fail!, expected result is 1c78, but the responsed result is xxxx
#  Pattern         160 at address         160 Fail!, expected result is 63c6, but the responsed result is xxxx
#  Pattern         161 at address         161 Fail!, expected result is 63c6, but the responsed result is xxxx
#  Pattern         162 at address         162 Fail!, expected result is 6767, but the responsed result is xxxx
#  Pattern         163 at address         163 Fail!, expected result is 6767, but the responsed result is xxxx
#  Pattern         164 at address         164 Fail!, expected result is 21ca, but the responsed result is xxxx
#  Pattern         165 at address         165 Fail!, expected result is 21ca, but the responsed result is xxxx
#  Pattern         166 at address         166 Fail!, expected result is f4c6, but the responsed result is xxxx
#  Pattern         167 at address         167 Fail!, expected result is f4c6, but the responsed result is xxxx
#  Pattern         168 at address         168 Fail!, expected result is 0f4e, but the responsed result is xxxx
#  Pattern         169 at address         169 Fail!, expected result is 0f4e, but the responsed result is xxxx
#  Pattern         170 at address         170 Fail!, expected result is 5a69, but the responsed result is xxxx
#  Pattern         171 at address         171 Fail!, expected result is 5a69, but the responsed result is xxxx
#  Pattern         172 at address         172 Fail!, expected result is 03f2, but the responsed result is xxxx
#  Pattern         173 at address         173 Fail!, expected result is 03f2, but the responsed result is xxxx
#  Pattern         174 at address         174 Fail!, expected result is 2b43, but the responsed result is xxxx
#  Pattern         175 at address         175 Fail!, expected result is 2b43, but the responsed result is xxxx
#  Pattern         176 at address         176 Fail!, expected result is bb53, but the responsed result is xxxx
#  Pattern         177 at address         177 Fail!, expected result is bb53, but the responsed result is xxxx
#  Pattern         178 at address         178 Fail!, expected result is 7370, but the responsed result is xxxx
#  Pattern         179 at address         179 Fail!, expected result is 7370, but the responsed result is xxxx
#  Pattern         180 at address         180 Fail!, expected result is 4bdc, but the responsed result is xxxx
#  Pattern         181 at address         181 Fail!, expected result is 4bdc, but the responsed result is xxxx
#  Pattern         182 at address         182 Fail!, expected result is 3060, but the responsed result is xxxx
#  Pattern         183 at address         183 Fail!, expected result is 3060, but the responsed result is xxxx
#  Pattern         184 at address         184 Fail!, expected result is 2efb, but the responsed result is xxxx
#  Pattern         185 at address         185 Fail!, expected result is 2efb, but the responsed result is xxxx
#  Pattern         186 at address         186 Fail!, expected result is a029, but the responsed result is xxxx
#  Pattern         187 at address         187 Fail!, expected result is a029, but the responsed result is xxxx
#  Pattern         188 at address         188 Fail!, expected result is 14c5, but the responsed result is xxxx
#  Pattern         189 at address         189 Fail!, expected result is 14c5, but the responsed result is xxxx
#  Pattern         190 at address         190 Fail!, expected result is c696, but the responsed result is xxxx
#  Pattern         191 at address         191 Fail!, expected result is c696, but the responsed result is xxxx
#  Pattern         193 at address         193 Fail!, expected result is 7c9f, but the responsed result is xxxx
#  Pattern         195 at address         195 Fail!, expected result is 7261, but the responsed result is xxxx
#  Pattern         197 at address         197 Fail!, expected result is 822e, but the responsed result is xxxx
#  Pattern         199 at address         199 Fail!, expected result is d151, but the responsed result is xxxx
#  Pattern         201 at address         201 Fail!, expected result is a4f3, but the responsed result is xxxx
#  Pattern         203 at address         203 Fail!, expected result is cfc4, but the responsed result is xxxx
#  Pattern         205 at address         205 Fail!, expected result is 59ca, but the responsed result is xxxx
#  Pattern         207 at address         207 Fail!, expected result is e03e, but the responsed result is xxxx
#  Pattern         209 at address         209 Fail!, expected result is 9f5b, but the responsed result is xxxx
#  Pattern         211 at address         211 Fail!, expected result is 352f, but the responsed result is xxxx
#  Pattern         213 at address         213 Fail!, expected result is 788f, but the responsed result is xxxx
#  Pattern         215 at address         215 Fail!, expected result is d825, but the responsed result is xxxx
#  Pattern         217 at address         217 Fail!, expected result is 39d7, but the responsed result is xxxx
#  Pattern         219 at address         219 Fail!, expected result is 3a49, but the responsed result is xxxx
#  Pattern         221 at address         221 Fail!, expected result is 4fa5, but the responsed result is xxxx
#  Pattern         223 at address         223 Fail!, expected result is 6e23, but the responsed result is xxxx
#  Pattern         225 at address         225 Fail!, expected result is e7a7, but the responsed result is xxxx
#  Pattern         227 at address         227 Fail!, expected result is 705a, but the responsed result is xxxx
#  Pattern         229 at address         229 Fail!, expected result is 4211, but the responsed result is xxxx
#  Pattern         231 at address         231 Fail!, expected result is 984c, but the responsed result is xxxx
#  Pattern         233 at address         233 Fail!, expected result is 9a54, but the responsed result is xxxx
#  Pattern         235 at address         235 Fail!, expected result is 38c5, but the responsed result is xxxx
#  Pattern         237 at address         237 Fail!, expected result is 4bf3, but the responsed result is xxxx
#  Pattern         239 at address         239 Fail!, expected result is 6c97, but the responsed result is xxxx
#  Pattern         241 at address         241 Fail!, expected result is 15e5, but the responsed result is xxxx
#  Pattern         243 at address         243 Fail!, expected result is cd10, but the responsed result is xxxx
#  Pattern         245 at address         245 Fail!, expected result is edca, but the responsed result is xxxx
#  Pattern         247 at address         247 Fail!, expected result is 7d16, but the responsed result is xxxx
#  Pattern         249 at address         249 Fail!, expected result is 3cbf, but the responsed result is xxxx
#  Pattern         251 at address         251 Fail!, expected result is f68d, but the responsed result is xxxx
#  Pattern         253 at address         253 Fail!, expected result is 856a, but the responsed result is xxxx
#  Pattern         255 at address         255 Fail!, expected result is 7d29, but the responsed result is xxxx
#  Stage 5 . FAIL!, There are          96 error data in register spaces
#   
#  ------------------------------------ 
#  Stage 6. Arbiter [ WRITE ] Test ...
#   
#  Stage 6-1. Arbiter [ WRITE ] Test ...
#   
#  Pattern 6-1 at address         254 Fail!, expected result is 0001, but the responsed result is 7d29
#  Pattern 6-1 at address         253 Fail!, expected result is 0002, but the responsed result is xxxx
#  Pattern 6-1 at address         252 Fail!, expected result is 0003, but the responsed result is 856a
#  Pattern 6-1 at address         250 Fail!, expected result is 0005, but the responsed result is f68d
#  Pattern 6-1 at address         249 Fail!, expected result is 0006, but the responsed result is xxxx
#  Pattern 6-1 at address         248 Fail!, expected result is 0007, but the responsed result is 3cbf
#  Stage 6-1. FAIL!, There are           6 error data in register spaces
#  Stage 6-2. Arbiter [ WRITE ] Test ...
#   
#  Pattern 6-2 at address         255 Fail!, expected result is 00ff, but the responsed result is 0000
#  Pattern 6-2 at address         254 Fail!, expected result is 00fe, but the responsed result is 0001
#  Pattern 6-2 at address         253 Fail!, expected result is 00fd, but the responsed result is 0002
#  Pattern 6-2 at address         252 Fail!, expected result is 00fc, but the responsed result is 0003
#  Pattern 6-2 at address         251 Fail!, expected result is 00fb, but the responsed result is 0004
#  Pattern 6-2 at address         250 Fail!, expected result is 00fa, but the responsed result is 0005
#  Pattern 6-2 at address         249 Fail!, expected result is 00f9, but the responsed result is 0006
#  Pattern 6-2 at address         248 Fail!, expected result is 00f8, but the responsed result is 0007
#  Stage 6-2. FAIL!, There are           8 error data in register spaces
#  Stage 6-3. Arbiter [ WRITE ] Test ...
#   
# ** Note: $finish    : C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v(249)
#    Time: 11990500 ns  Iteration: 0  Instance: /testfixture
# 1
# Break in Module testfixture at C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v line 249
# Compile of TPA.v was successful.
vsim -gui work.testfixture
# End time: 20:56:41 on Sep 08,2023, Elapsed time: 0:01:28
# Errors: 0, Warnings: 2
# vsim -gui work.testfixture 
# Start time: 20:56:41 on Sep 08,2023
# Loading work.testfixture
# Loading work.TPA
add wave -position insertpoint sim:/testfixture/u_TPA/*
run -all
#  ----------------------------------------------------------------------
# TEST START !!!
#  ----------------------------------------------------------------------
#   
#  Stage 1. Register Interface Master [ WRITE ] Test ...
#   
#  Stage 1. Result Check ...
#   
#  Pattern           0 at address           0 Fail!, expected result is d092, but the responsed result is xxxx
#  Stage 1 . FAIL!, There are           1 error data in register spaces
#   
#  ------------------------------------ 
#  Stage 2. Register Interface Master [ READ + WRITE ] Test ...
#   
#  Stage 2. Result Check ...
#   
#  Pattern          63 at address          63 Fail!, expected result is d092, but the responsed result is xxxx
#  Stage 2 . FAIL!, There are           1 error data in register spaces
#   
#  ------------------------------------ 
#  Stage 3. Two-Wire Protocol Slaver [ WRITE ] Test ...
#   
#  Stage 3. Result Check ...
#   
#  Stage 3 . PASS!
#   
#  ------------------------------------ 
#  Stage 4. Two-Wire Protocol Slaver [ READ + WRITE ] Test ...
#   
#  Stage 4. Result Check ...
#   
#  Stage 4 . PASS!
#   
#  ------------------------------------ 
#  Stage 5. RIM and TWS concurrently [ READ + WRITE ] Test ...
#   
#  Stage 5. Result Check ...
#   
#  Stage 5 . PASS!
#   
#  ------------------------------------ 
#  Stage 6. Arbiter [ WRITE ] Test ...
#   
#  Stage 6-1. Arbiter [ WRITE ] Test ...
#   
#  Stage 6-2. Arbiter [ WRITE ] Test ...
#   
#  Pattern 6-2 at address         255 Fail!, expected result is 00ff, but the responsed result is 0000
#  Pattern 6-2 at address         254 Fail!, expected result is 00fe, but the responsed result is 0001
#  Pattern 6-2 at address         253 Fail!, expected result is 00fd, but the responsed result is 0002
#  Pattern 6-2 at address         252 Fail!, expected result is 00fc, but the responsed result is 0003
#  Pattern 6-2 at address         251 Fail!, expected result is 00fb, but the responsed result is 0004
#  Pattern 6-2 at address         250 Fail!, expected result is 00fa, but the responsed result is 0005
#  Pattern 6-2 at address         249 Fail!, expected result is 00f9, but the responsed result is 0006
#  Pattern 6-2 at address         248 Fail!, expected result is 00f8, but the responsed result is 0007
#  Stage 6-2. FAIL!, There are           8 error data in register spaces
#  Stage 6-3. Arbiter [ WRITE ] Test ...
#   
# ** Note: $finish    : C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v(249)
#    Time: 11990500 ns  Iteration: 0  Instance: /testfixture
# 1
# Break in Module testfixture at C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v line 249
# Compile of TPA.v was successful.
vsim -gui work.testfixture
# End time: 20:57:35 on Sep 08,2023, Elapsed time: 0:00:54
# Errors: 0, Warnings: 2
# vsim -gui work.testfixture 
# Start time: 20:57:35 on Sep 08,2023
# Loading work.testfixture
# Loading work.TPA
add wave -position insertpoint sim:/testfixture/u_TPA/*
run -all
#  ----------------------------------------------------------------------
# TEST START !!!
#  ----------------------------------------------------------------------
#   
#  Stage 1. Register Interface Master [ WRITE ] Test ...
#   
#  Stage 1. Result Check ...
#   
#  Pattern           0 at address           0 Fail!, expected result is d092, but the responsed result is xxxx
#  Stage 1 . FAIL!, There are           1 error data in register spaces
#   
#  ------------------------------------ 
#  Stage 2. Register Interface Master [ READ + WRITE ] Test ...
#   
#  Stage 2. Result Check ...
#   
#  Pattern          63 at address          63 Fail!, expected result is d092, but the responsed result is xxxx
#  Stage 2 . FAIL!, There are           1 error data in register spaces
#   
#  ------------------------------------ 
#  Stage 3. Two-Wire Protocol Slaver [ WRITE ] Test ...
#   
#  Stage 3. Result Check ...
#   
#  Stage 3 . PASS!
#   
#  ------------------------------------ 
#  Stage 4. Two-Wire Protocol Slaver [ READ + WRITE ] Test ...
#   
#  Stage 4. Result Check ...
#   
#  Stage 4 . PASS!
#   
#  ------------------------------------ 
#  Stage 5. RIM and TWS concurrently [ READ + WRITE ] Test ...
#   
#  Stage 5. Result Check ...
#   
#  Stage 5 . PASS!
#   
#  ------------------------------------ 
#  Stage 6. Arbiter [ WRITE ] Test ...
#   
#  Stage 6-1. Arbiter [ WRITE ] Test ...
#   
#  Stage 6-2. Arbiter [ WRITE ] Test ...
#   
#  Pattern 6-2 at address         255 Fail!, expected result is 00ff, but the responsed result is 0000
#  Pattern 6-2 at address         254 Fail!, expected result is 00fe, but the responsed result is 0001
#  Pattern 6-2 at address         253 Fail!, expected result is 00fd, but the responsed result is 0002
#  Pattern 6-2 at address         252 Fail!, expected result is 00fc, but the responsed result is 0003
#  Pattern 6-2 at address         251 Fail!, expected result is 00fb, but the responsed result is 0004
#  Pattern 6-2 at address         250 Fail!, expected result is 00fa, but the responsed result is 0005
#  Pattern 6-2 at address         249 Fail!, expected result is 00f9, but the responsed result is 0006
#  Pattern 6-2 at address         248 Fail!, expected result is 00f8, but the responsed result is 0007
#  Stage 6-2. FAIL!, There are           8 error data in register spaces
#  Stage 6-3. Arbiter [ WRITE ] Test ...
#   
# ** Note: $finish    : C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v(249)
#    Time: 11990500 ns  Iteration: 0  Instance: /testfixture
# 1
# Break in Module testfixture at C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v line 249
# Compile of TPA.v was successful.
vsim -gui work.testfixture
# End time: 21:01:20 on Sep 08,2023, Elapsed time: 0:03:45
# Errors: 0, Warnings: 2
# vsim -gui work.testfixture 
# Start time: 21:01:20 on Sep 08,2023
# Loading work.testfixture
# Loading work.TPA
add wave -position insertpoint sim:/testfixture/u_TPA/*
run -all
#  ----------------------------------------------------------------------
# TEST START !!!
#  ----------------------------------------------------------------------
#   
#  Stage 1. Register Interface Master [ WRITE ] Test ...
#   
#  Stage 1. Result Check ...
#   
#  Stage 1 . PASS!
#   
#  ------------------------------------ 
#  Stage 2. Register Interface Master [ READ + WRITE ] Test ...
#   
#  Stage 2. Result Check ...
#   
#  Stage 2 . PASS!
#   
#  ------------------------------------ 
#  Stage 3. Two-Wire Protocol Slaver [ WRITE ] Test ...
#   
#  Stage 3. Result Check ...
#   
#  Stage 3 . PASS!
#   
#  ------------------------------------ 
#  Stage 4. Two-Wire Protocol Slaver [ READ + WRITE ] Test ...
#   
#  Stage 4. Result Check ...
#   
#  Stage 4 . PASS!
#   
#  ------------------------------------ 
#  Stage 5. RIM and TWS concurrently [ READ + WRITE ] Test ...
#   
#  Stage 5. Result Check ...
#   
#  Stage 5 . PASS!
#   
#  ------------------------------------ 
#  Stage 6. Arbiter [ WRITE ] Test ...
#   
#  Stage 6-1. Arbiter [ WRITE ] Test ...
#   
#  Stage 6-2. Arbiter [ WRITE ] Test ...
#   
#  Pattern 6-2 at address         255 Fail!, expected result is 00ff, but the responsed result is 0000
#  Pattern 6-2 at address         254 Fail!, expected result is 00fe, but the responsed result is 0001
#  Pattern 6-2 at address         253 Fail!, expected result is 00fd, but the responsed result is 0002
#  Pattern 6-2 at address         252 Fail!, expected result is 00fc, but the responsed result is 0003
#  Pattern 6-2 at address         251 Fail!, expected result is 00fb, but the responsed result is 0004
#  Pattern 6-2 at address         250 Fail!, expected result is 00fa, but the responsed result is 0005
#  Pattern 6-2 at address         249 Fail!, expected result is 00f9, but the responsed result is 0006
#  Pattern 6-2 at address         248 Fail!, expected result is 00f8, but the responsed result is 0007
#  Stage 6-2. FAIL!, There are           8 error data in register spaces
#  Stage 6-3. Arbiter [ WRITE ] Test ...
#   
# 
# -----------------------------------------------------
# 
# Congratulations! All data have been generated successfully!
# 
# -------------------------PASS------------------------
# 
# ** Note: $finish    : C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v(249)
#    Time: 11990500 ns  Iteration: 0  Instance: /testfixture
# 1
# Break in Module testfixture at C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v line 249
# Compile of TPA.v was successful.
vsim -gui work.testfixture
# End time: 21:04:58 on Sep 08,2023, Elapsed time: 0:03:38
# Errors: 0, Warnings: 2
# vsim -gui work.testfixture 
# Start time: 21:04:58 on Sep 08,2023
# Loading work.testfixture
# Loading work.TPA
add wave -position insertpoint sim:/testfixture/u_TPA/*
run -all
#  ----------------------------------------------------------------------
# TEST START !!!
#  ----------------------------------------------------------------------
#   
#  Stage 1. Register Interface Master [ WRITE ] Test ...
#   
#  Stage 1. Result Check ...
#   
#  Stage 1 . PASS!
#   
#  ------------------------------------ 
#  Stage 2. Register Interface Master [ READ + WRITE ] Test ...
#   
#  Stage 2. Result Check ...
#   
#  Stage 2 . PASS!
#   
#  ------------------------------------ 
#  Stage 3. Two-Wire Protocol Slaver [ WRITE ] Test ...
#   
#  Stage 3. Result Check ...
#   
#  Stage 3 . PASS!
#   
#  ------------------------------------ 
#  Stage 4. Two-Wire Protocol Slaver [ READ + WRITE ] Test ...
#   
#  Stage 4. Result Check ...
#   
#  Stage 4 . PASS!
#   
#  ------------------------------------ 
#  Stage 5. RIM and TWS concurrently [ READ + WRITE ] Test ...
#   
#  Stage 5. Result Check ...
#   
#  Stage 5 . PASS!
#   
#  ------------------------------------ 
#  Stage 6. Arbiter [ WRITE ] Test ...
#   
#  Stage 6-1. Arbiter [ WRITE ] Test ...
#   
#  Stage 6-2. Arbiter [ WRITE ] Test ...
#   
#  Pattern 6-2 at address         255 Fail!, expected result is 00ff, but the responsed result is 0000
#  Pattern 6-2 at address         254 Fail!, expected result is 00fe, but the responsed result is 0001
#  Pattern 6-2 at address         253 Fail!, expected result is 00fd, but the responsed result is 0002
#  Pattern 6-2 at address         252 Fail!, expected result is 00fc, but the responsed result is 0003
#  Pattern 6-2 at address         251 Fail!, expected result is 00fb, but the responsed result is 0004
#  Pattern 6-2 at address         250 Fail!, expected result is 00fa, but the responsed result is 0005
#  Pattern 6-2 at address         249 Fail!, expected result is 00f9, but the responsed result is 0006
#  Pattern 6-2 at address         248 Fail!, expected result is 00f8, but the responsed result is 0007
#  Stage 6-2. FAIL!, There are           8 error data in register spaces
#  Stage 6-3. Arbiter [ WRITE ] Test ...
#   
#  Pattern 6-3 Fail!, expected result is 00000000, but the responsed result is 00ff
#  Pattern 6-3 Fail!, expected result is 00000001, but the responsed result is 00fe
#  Pattern 6-3 Fail!, expected result is 00000002, but the responsed result is 00fd
#  Pattern 6-3 Fail!, expected result is 00000003, but the responsed result is 00fc
#  Pattern 6-3 Fail!, expected result is 00000004, but the responsed result is 00fb
#  Pattern 6-3 Fail!, expected result is 00000005, but the responsed result is 00fa
#  Pattern 6-3 Fail!, expected result is 00000006, but the responsed result is 00f9
#  Pattern 6-3 Fail!, expected result is 00000007, but the responsed result is 00f8
#  Stage 6-3. FAIL!, There are           8 error data in register spaces
# ** Note: $finish    : C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v(249)
#    Time: 11990500 ns  Iteration: 0  Instance: /testfixture
# 1
# Break in Module testfixture at C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v line 249
# Compile of TPA.v was successful.
vsim -gui work.testfixture
# End time: 21:07:05 on Sep 08,2023, Elapsed time: 0:02:07
# Errors: 0, Warnings: 2
# vsim -gui work.testfixture 
# Start time: 21:07:05 on Sep 08,2023
# Loading work.testfixture
# Loading work.TPA
add wave -position insertpoint sim:/testfixture/u_TPA/*
run -all
#  ----------------------------------------------------------------------
# TEST START !!!
#  ----------------------------------------------------------------------
#   
#  Stage 1. Register Interface Master [ WRITE ] Test ...
#   
#  Stage 1. Result Check ...
#   
#  Stage 1 . PASS!
#   
#  ------------------------------------ 
#  Stage 2. Register Interface Master [ READ + WRITE ] Test ...
#   
#  Stage 2. Result Check ...
#   
#  Stage 2 . PASS!
#   
#  ------------------------------------ 
#  Stage 3. Two-Wire Protocol Slaver [ WRITE ] Test ...
#   
#  Stage 3. Result Check ...
#   
#  Stage 3 . PASS!
#   
#  ------------------------------------ 
#  Stage 4. Two-Wire Protocol Slaver [ READ + WRITE ] Test ...
#   
#  Stage 4. Result Check ...
#   
#  Stage 4 . PASS!
#   
#  ------------------------------------ 
#  Stage 5. RIM and TWS concurrently [ READ + WRITE ] Test ...
#   
#  Stage 5. Result Check ...
#   
#  Stage 5 . PASS!
#   
#  ------------------------------------ 
#  Stage 6. Arbiter [ WRITE ] Test ...
#   
#  Stage 6-1. Arbiter [ WRITE ] Test ...
#   
#  Stage 6-2. Arbiter [ WRITE ] Test ...
#   
#  Stage 6-3. Arbiter [ WRITE ] Test ...
#   
#  Pattern 6-3 Fail!, expected result is 00000000, but the responsed result is 00ff
#  Pattern 6-3 Fail!, expected result is 00000001, but the responsed result is 00fe
#  Pattern 6-3 Fail!, expected result is 00000002, but the responsed result is 00fd
#  Pattern 6-3 Fail!, expected result is 00000003, but the responsed result is 00fc
#  Pattern 6-3 Fail!, expected result is 00000004, but the responsed result is 00fb
#  Pattern 6-3 Fail!, expected result is 00000005, but the responsed result is 00fa
#  Pattern 6-3 Fail!, expected result is 00000006, but the responsed result is 00f9
#  Pattern 6-3 Fail!, expected result is 00000007, but the responsed result is 00f8
#  Stage 6-3. FAIL!, There are           8 error data in register spaces
# ** Note: $finish    : C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v(249)
#    Time: 11990500 ns  Iteration: 0  Instance: /testfixture
# 1
# Break in Module testfixture at C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v line 249
# Compile of TPA.v was successful.
vsim -gui work.testfixture
# End time: 21:08:00 on Sep 08,2023, Elapsed time: 0:00:55
# Errors: 0, Warnings: 2
# vsim -gui work.testfixture 
# Start time: 21:08:00 on Sep 08,2023
# Loading work.testfixture
# Loading work.TPA
add wave -position insertpoint sim:/testfixture/u_TPA/*
run -all
#  ----------------------------------------------------------------------
# TEST START !!!
#  ----------------------------------------------------------------------
#   
#  Stage 1. Register Interface Master [ WRITE ] Test ...
#   
#  Stage 1. Result Check ...
#   
#  Stage 1 . PASS!
#   
#  ------------------------------------ 
#  Stage 2. Register Interface Master [ READ + WRITE ] Test ...
#   
#  Stage 2. Result Check ...
#   
#  Stage 2 . PASS!
#   
#  ------------------------------------ 
#  Stage 3. Two-Wire Protocol Slaver [ WRITE ] Test ...
#   
#  Stage 3. Result Check ...
#   
#  Stage 3 . PASS!
#   
#  ------------------------------------ 
#  Stage 4. Two-Wire Protocol Slaver [ READ + WRITE ] Test ...
#   
#  Stage 4. Result Check ...
#   
#  Stage 4 . PASS!
#   
#  ------------------------------------ 
#  Stage 5. RIM and TWS concurrently [ READ + WRITE ] Test ...
#   
#  Stage 5. Result Check ...
#   
#  Stage 5 . PASS!
#   
#  ------------------------------------ 
#  Stage 6. Arbiter [ WRITE ] Test ...
#   
#  Stage 6-1. Arbiter [ WRITE ] Test ...
#   
#  Stage 6-2. Arbiter [ WRITE ] Test ...
#   
#  Pattern 6-2 at address         255 Fail!, expected result is 00ff, but the responsed result is 0000
#  Pattern 6-2 at address         254 Fail!, expected result is 00fe, but the responsed result is 0001
#  Pattern 6-2 at address         253 Fail!, expected result is 00fd, but the responsed result is 0002
#  Pattern 6-2 at address         252 Fail!, expected result is 00fc, but the responsed result is 0003
#  Pattern 6-2 at address         251 Fail!, expected result is 00fb, but the responsed result is 0004
#  Pattern 6-2 at address         250 Fail!, expected result is 00fa, but the responsed result is 0005
#  Pattern 6-2 at address         249 Fail!, expected result is 00f9, but the responsed result is 0006
#  Pattern 6-2 at address         248 Fail!, expected result is 00f8, but the responsed result is 0007
#  Stage 6-2. FAIL!, There are           8 error data in register spaces
#  Stage 6-3. Arbiter [ WRITE ] Test ...
#   
# 
# -----------------------------------------------------
# 
# Congratulations! All data have been generated successfully!
# 
# -------------------------PASS------------------------
# 
# ** Note: $finish    : C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v(249)
#    Time: 11990500 ns  Iteration: 0  Instance: /testfixture
# 1
# Break in Module testfixture at C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v line 249
# Compile of TPA.v was successful.
vsim -gui work.testfixture
# End time: 21:09:57 on Sep 08,2023, Elapsed time: 0:01:57
# Errors: 0, Warnings: 2
# vsim -gui work.testfixture 
# Start time: 21:09:57 on Sep 08,2023
# Loading work.testfixture
# Loading work.TPA
add wave -position insertpoint sim:/testfixture/u_TPA/*
run -all
#  ----------------------------------------------------------------------
# TEST START !!!
#  ----------------------------------------------------------------------
#   
#  Stage 1. Register Interface Master [ WRITE ] Test ...
#   
#  Stage 1. Result Check ...
#   
#  Stage 1 . PASS!
#   
#  ------------------------------------ 
#  Stage 2. Register Interface Master [ READ + WRITE ] Test ...
#   
#  Stage 2. Result Check ...
#   
#  Stage 2 . PASS!
#   
#  ------------------------------------ 
#  Stage 3. Two-Wire Protocol Slaver [ WRITE ] Test ...
#   
#  Stage 3. Result Check ...
#   
#  Stage 3 . PASS!
#   
#  ------------------------------------ 
#  Stage 4. Two-Wire Protocol Slaver [ READ + WRITE ] Test ...
#   
#  Stage 4. Result Check ...
#   
#  Stage 4 . PASS!
#   
#  ------------------------------------ 
#  Stage 5. RIM and TWS concurrently [ READ + WRITE ] Test ...
#   
#  Stage 5. Result Check ...
#   
#  Stage 5 . PASS!
#   
#  ------------------------------------ 
#  Stage 6. Arbiter [ WRITE ] Test ...
#   
#  Stage 6-1. Arbiter [ WRITE ] Test ...
#   
#  Stage 6-2. Arbiter [ WRITE ] Test ...
#   
#  Pattern 6-2 at address         255 Fail!, expected result is 00ff, but the responsed result is 0000
#  Pattern 6-2 at address         254 Fail!, expected result is 00fe, but the responsed result is 0001
#  Pattern 6-2 at address         253 Fail!, expected result is 00fd, but the responsed result is 0002
#  Pattern 6-2 at address         252 Fail!, expected result is 00fc, but the responsed result is 0003
#  Pattern 6-2 at address         251 Fail!, expected result is 00fb, but the responsed result is 0004
#  Pattern 6-2 at address         250 Fail!, expected result is 00fa, but the responsed result is 0005
#  Pattern 6-2 at address         249 Fail!, expected result is 00f9, but the responsed result is 0006
#  Pattern 6-2 at address         248 Fail!, expected result is 00f8, but the responsed result is 0007
#  Stage 6-2. FAIL!, There are           8 error data in register spaces
#  Stage 6-3. Arbiter [ WRITE ] Test ...
#   
# 
# -----------------------------------------------------
# 
# Congratulations! All data have been generated successfully!
# 
# -------------------------PASS------------------------
# 
# ** Note: $finish    : C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v(249)
#    Time: 11990500 ns  Iteration: 0  Instance: /testfixture
# 1
# Break in Module testfixture at C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v line 249
# Compile of TPA.v was successful.
vsim -gui work.testfixture
# End time: 21:20:53 on Sep 08,2023, Elapsed time: 0:10:56
# Errors: 0, Warnings: 2
# vsim -gui work.testfixture 
# Start time: 21:20:53 on Sep 08,2023
# Loading work.testfixture
# Loading work.TPA
# Compile of TPA.v was successful.
add wave -position insertpoint sim:/testfixture/u_TPA/*
run -all
#  ----------------------------------------------------------------------
# TEST START !!!
#  ----------------------------------------------------------------------
#   
#  Stage 1. Register Interface Master [ WRITE ] Test ...
#   
#  Stage 1. Result Check ...
#   
#  Stage 1 . PASS!
#   
#  ------------------------------------ 
#  Stage 2. Register Interface Master [ READ + WRITE ] Test ...
#   
#  Stage 2. Result Check ...
#   
#  Stage 2 . PASS!
#   
#  ------------------------------------ 
#  Stage 3. Two-Wire Protocol Slaver [ WRITE ] Test ...
#   
#  Stage 3. Result Check ...
#   
#  Stage 3 . PASS!
#   
#  ------------------------------------ 
#  Stage 4. Two-Wire Protocol Slaver [ READ + WRITE ] Test ...
#   
#  Stage 4. Result Check ...
#   
#  Stage 4 . PASS!
#   
#  ------------------------------------ 
#  Stage 5. RIM and TWS concurrently [ READ + WRITE ] Test ...
#   
#  Stage 5. Result Check ...
#   
#  Pattern         128 at address         128 Fail!, expected result is ccd2, but the responsed result is xxxx
#  Pattern         129 at address         129 Fail!, expected result is ccd2, but the responsed result is xxxx
#  Pattern         130 at address         130 Fail!, expected result is e921, but the responsed result is xxxx
#  Pattern         131 at address         131 Fail!, expected result is e921, but the responsed result is xxxx
#  Pattern         132 at address         132 Fail!, expected result is 4389, but the responsed result is xxxx
#  Pattern         133 at address         133 Fail!, expected result is 4389, but the responsed result is xxxx
#  Pattern         134 at address         134 Fail!, expected result is 22d6, but the responsed result is xxxx
#  Pattern         135 at address         135 Fail!, expected result is 22d6, but the responsed result is xxxx
#  Pattern         136 at address         136 Fail!, expected result is 9468, but the responsed result is xxxx
#  Pattern         137 at address         137 Fail!, expected result is 9468, but the responsed result is xxxx
#  Pattern         138 at address         138 Fail!, expected result is 251c, but the responsed result is xxxx
#  Pattern         139 at address         139 Fail!, expected result is 251c, but the responsed result is xxxx
#  Pattern         140 at address         140 Fail!, expected result is 9f40, but the responsed result is xxxx
#  Pattern         141 at address         141 Fail!, expected result is 9f40, but the responsed result is xxxx
#  Pattern         142 at address         142 Fail!, expected result is 8365, but the responsed result is xxxx
#  Pattern         143 at address         143 Fail!, expected result is 8365, but the responsed result is xxxx
#  Pattern         144 at address         144 Fail!, expected result is 1373, but the responsed result is xxxx
#  Pattern         145 at address         145 Fail!, expected result is 1373, but the responsed result is xxxx
#  Pattern         146 at address         146 Fail!, expected result is 1f92, but the responsed result is xxxx
#  Pattern         147 at address         147 Fail!, expected result is 1f92, but the responsed result is xxxx
#  Pattern         148 at address         148 Fail!, expected result is 3d6e, but the responsed result is xxxx
#  Pattern         149 at address         149 Fail!, expected result is 3d6e, but the responsed result is xxxx
#  Pattern         150 at address         150 Fail!, expected result is 0cb7, but the responsed result is xxxx
#  Pattern         151 at address         151 Fail!, expected result is 0cb7, but the responsed result is xxxx
#  Pattern         152 at address         152 Fail!, expected result is f1de, but the responsed result is xxxx
#  Pattern         153 at address         153 Fail!, expected result is f1de, but the responsed result is xxxx
#  Pattern         154 at address         154 Fail!, expected result is 7d40, but the responsed result is xxxx
#  Pattern         155 at address         155 Fail!, expected result is 7d40, but the responsed result is xxxx
#  Pattern         156 at address         156 Fail!, expected result is e66a, but the responsed result is xxxx
#  Pattern         157 at address         157 Fail!, expected result is e66a, but the responsed result is xxxx
#  Pattern         158 at address         158 Fail!, expected result is 1c78, but the responsed result is xxxx
#  Pattern         159 at address         159 Fail!, expected result is 1c78, but the responsed result is xxxx
#  Pattern         160 at address         160 Fail!, expected result is 63c6, but the responsed result is xxxx
#  Pattern         161 at address         161 Fail!, expected result is 63c6, but the responsed result is xxxx
#  Pattern         162 at address         162 Fail!, expected result is 6767, but the responsed result is xxxx
#  Pattern         163 at address         163 Fail!, expected result is 6767, but the responsed result is xxxx
#  Pattern         164 at address         164 Fail!, expected result is 21ca, but the responsed result is xxxx
#  Pattern         165 at address         165 Fail!, expected result is 21ca, but the responsed result is xxxx
#  Pattern         166 at address         166 Fail!, expected result is f4c6, but the responsed result is xxxx
#  Pattern         167 at address         167 Fail!, expected result is f4c6, but the responsed result is xxxx
#  Pattern         168 at address         168 Fail!, expected result is 0f4e, but the responsed result is xxxx
#  Pattern         169 at address         169 Fail!, expected result is 0f4e, but the responsed result is xxxx
#  Pattern         170 at address         170 Fail!, expected result is 5a69, but the responsed result is xxxx
#  Pattern         171 at address         171 Fail!, expected result is 5a69, but the responsed result is xxxx
#  Pattern         172 at address         172 Fail!, expected result is 03f2, but the responsed result is xxxx
#  Pattern         173 at address         173 Fail!, expected result is 03f2, but the responsed result is xxxx
#  Pattern         174 at address         174 Fail!, expected result is 2b43, but the responsed result is xxxx
#  Pattern         175 at address         175 Fail!, expected result is 2b43, but the responsed result is xxxx
#  Pattern         176 at address         176 Fail!, expected result is bb53, but the responsed result is xxxx
#  Pattern         177 at address         177 Fail!, expected result is bb53, but the responsed result is xxxx
#  Pattern         178 at address         178 Fail!, expected result is 7370, but the responsed result is xxxx
#  Pattern         179 at address         179 Fail!, expected result is 7370, but the responsed result is xxxx
#  Pattern         180 at address         180 Fail!, expected result is 4bdc, but the responsed result is xxxx
#  Pattern         181 at address         181 Fail!, expected result is 4bdc, but the responsed result is xxxx
#  Pattern         182 at address         182 Fail!, expected result is 3060, but the responsed result is xxxx
#  Pattern         183 at address         183 Fail!, expected result is 3060, but the responsed result is xxxx
#  Pattern         184 at address         184 Fail!, expected result is 2efb, but the responsed result is xxxx
#  Pattern         185 at address         185 Fail!, expected result is 2efb, but the responsed result is xxxx
#  Pattern         186 at address         186 Fail!, expected result is a029, but the responsed result is xxxx
#  Pattern         187 at address         187 Fail!, expected result is a029, but the responsed result is xxxx
#  Pattern         188 at address         188 Fail!, expected result is 14c5, but the responsed result is xxxx
#  Pattern         189 at address         189 Fail!, expected result is 14c5, but the responsed result is xxxx
#  Pattern         190 at address         190 Fail!, expected result is c696, but the responsed result is xxxx
#  Pattern         191 at address         191 Fail!, expected result is c696, but the responsed result is xxxx
#  Pattern         193 at address         193 Fail!, expected result is 7c9f, but the responsed result is xxxx
#  Pattern         195 at address         195 Fail!, expected result is 7261, but the responsed result is xxxx
#  Pattern         197 at address         197 Fail!, expected result is 822e, but the responsed result is xxxx
#  Pattern         199 at address         199 Fail!, expected result is d151, but the responsed result is xxxx
#  Pattern         201 at address         201 Fail!, expected result is a4f3, but the responsed result is xxxx
#  Pattern         203 at address         203 Fail!, expected result is cfc4, but the responsed result is xxxx
#  Pattern         205 at address         205 Fail!, expected result is 59ca, but the responsed result is xxxx
#  Pattern         207 at address         207 Fail!, expected result is e03e, but the responsed result is xxxx
#  Pattern         209 at address         209 Fail!, expected result is 9f5b, but the responsed result is xxxx
#  Pattern         211 at address         211 Fail!, expected result is 352f, but the responsed result is xxxx
#  Pattern         213 at address         213 Fail!, expected result is 788f, but the responsed result is xxxx
#  Pattern         215 at address         215 Fail!, expected result is d825, but the responsed result is xxxx
#  Pattern         217 at address         217 Fail!, expected result is 39d7, but the responsed result is xxxx
#  Pattern         219 at address         219 Fail!, expected result is 3a49, but the responsed result is xxxx
#  Pattern         221 at address         221 Fail!, expected result is 4fa5, but the responsed result is xxxx
#  Pattern         223 at address         223 Fail!, expected result is 6e23, but the responsed result is xxxx
#  Pattern         225 at address         225 Fail!, expected result is e7a7, but the responsed result is xxxx
#  Pattern         227 at address         227 Fail!, expected result is 705a, but the responsed result is xxxx
#  Pattern         229 at address         229 Fail!, expected result is 4211, but the responsed result is xxxx
#  Pattern         231 at address         231 Fail!, expected result is 984c, but the responsed result is xxxx
#  Pattern         233 at address         233 Fail!, expected result is 9a54, but the responsed result is xxxx
#  Pattern         235 at address         235 Fail!, expected result is 38c5, but the responsed result is xxxx
#  Pattern         237 at address         237 Fail!, expected result is 4bf3, but the responsed result is xxxx
#  Pattern         239 at address         239 Fail!, expected result is 6c97, but the responsed result is xxxx
#  Pattern         241 at address         241 Fail!, expected result is 15e5, but the responsed result is xxxx
#  Pattern         243 at address         243 Fail!, expected result is cd10, but the responsed result is xxxx
#  Pattern         245 at address         245 Fail!, expected result is edca, but the responsed result is xxxx
#  Pattern         247 at address         247 Fail!, expected result is 7d16, but the responsed result is xxxx
#  Pattern         249 at address         249 Fail!, expected result is 3cbf, but the responsed result is xxxx
#  Pattern         251 at address         251 Fail!, expected result is f68d, but the responsed result is xxxx
#  Pattern         253 at address         253 Fail!, expected result is 856a, but the responsed result is xxxx
#  Pattern         255 at address         255 Fail!, expected result is 7d29, but the responsed result is xxxx
#  Stage 5 . FAIL!, There are          96 error data in register spaces
#   
#  ------------------------------------ 
#  Stage 6. Arbiter [ WRITE ] Test ...
#   
#  Stage 6-1. Arbiter [ WRITE ] Test ...
#   
#  Pattern 6-1 at address         254 Fail!, expected result is 0001, but the responsed result is 7d29
#  Pattern 6-1 at address         253 Fail!, expected result is 0002, but the responsed result is xxxx
#  Pattern 6-1 at address         252 Fail!, expected result is 0003, but the responsed result is 856a
#  Pattern 6-1 at address         250 Fail!, expected result is 0005, but the responsed result is f68d
#  Pattern 6-1 at address         249 Fail!, expected result is 0006, but the responsed result is xxxx
#  Pattern 6-1 at address         248 Fail!, expected result is 0007, but the responsed result is 3cbf
#  Stage 6-1. FAIL!, There are           6 error data in register spaces
#  Stage 6-2. Arbiter [ WRITE ] Test ...
#   
#  Pattern 6-2 at address         255 Fail!, expected result is 00ff, but the responsed result is 0000
#  Pattern 6-2 at address         254 Fail!, expected result is 00fe, but the responsed result is 0001
#  Pattern 6-2 at address         253 Fail!, expected result is 00fd, but the responsed result is 0002
#  Pattern 6-2 at address         252 Fail!, expected result is 00fc, but the responsed result is 0003
#  Pattern 6-2 at address         251 Fail!, expected result is 00fb, but the responsed result is 0004
#  Pattern 6-2 at address         250 Fail!, expected result is 00fa, but the responsed result is 0005
#  Pattern 6-2 at address         249 Fail!, expected result is 00f9, but the responsed result is 0006
#  Pattern 6-2 at address         248 Fail!, expected result is 00f8, but the responsed result is 0007
#  Stage 6-2. FAIL!, There are           8 error data in register spaces
#  Stage 6-3. Arbiter [ WRITE ] Test ...
#   
#  Pattern 6-3 Fail!, expected result is 00000000, but the responsed result is 00ff
#  Pattern 6-3 Fail!, expected result is 00000001, but the responsed result is 00fe
#  Pattern 6-3 Fail!, expected result is 00000002, but the responsed result is 00fd
#  Pattern 6-3 Fail!, expected result is 00000003, but the responsed result is 00fc
#  Pattern 6-3 Fail!, expected result is 00000004, but the responsed result is 00fb
#  Pattern 6-3 Fail!, expected result is 00000005, but the responsed result is 00fa
#  Pattern 6-3 Fail!, expected result is 00000006, but the responsed result is 00f9
#  Pattern 6-3 Fail!, expected result is 00000007, but the responsed result is 00f8
#  Stage 6-3. FAIL!, There are           8 error data in register spaces
# ** Note: $finish    : C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v(249)
#    Time: 11990500 ns  Iteration: 0  Instance: /testfixture
# 1
# Break in Module testfixture at C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v line 249
# Compile of TPA.v was successful.
vsim -gui work.testfixture
# End time: 21:22:20 on Sep 08,2023, Elapsed time: 0:01:27
# Errors: 0, Warnings: 3
# vsim -gui work.testfixture 
# Start time: 21:22:20 on Sep 08,2023
# Loading work.testfixture
# Loading work.TPA
add wave -position insertpoint sim:/testfixture/u_TPA/*
run -all
#  ----------------------------------------------------------------------
# TEST START !!!
#  ----------------------------------------------------------------------
#   
#  Stage 1. Register Interface Master [ WRITE ] Test ...
#   
#  Stage 1. Result Check ...
#   
#  Stage 1 . PASS!
#   
#  ------------------------------------ 
#  Stage 2. Register Interface Master [ READ + WRITE ] Test ...
#   
#  Stage 2. Result Check ...
#   
#  Stage 2 . PASS!
#   
#  ------------------------------------ 
#  Stage 3. Two-Wire Protocol Slaver [ WRITE ] Test ...
#   
#  Stage 3. Result Check ...
#   
#  Stage 3 . PASS!
#   
#  ------------------------------------ 
#  Stage 4. Two-Wire Protocol Slaver [ READ + WRITE ] Test ...
#   
#  Stage 4. Result Check ...
#   
#  Stage 4 . PASS!
#   
#  ------------------------------------ 
#  Stage 5. RIM and TWS concurrently [ READ + WRITE ] Test ...
#   
#  Stage 5. Result Check ...
#   
#  Stage 5 . PASS!
#   
#  ------------------------------------ 
#  Stage 6. Arbiter [ WRITE ] Test ...
#   
#  Stage 6-1. Arbiter [ WRITE ] Test ...
#   
#  Stage 6-2. Arbiter [ WRITE ] Test ...
#   
#  Pattern 6-2 at address         255 Fail!, expected result is 00ff, but the responsed result is 0000
#  Pattern 6-2 at address         254 Fail!, expected result is 00fe, but the responsed result is 0001
#  Pattern 6-2 at address         253 Fail!, expected result is 00fd, but the responsed result is 0002
#  Pattern 6-2 at address         252 Fail!, expected result is 00fc, but the responsed result is 0003
#  Pattern 6-2 at address         251 Fail!, expected result is 00fb, but the responsed result is 0004
#  Pattern 6-2 at address         250 Fail!, expected result is 00fa, but the responsed result is 0005
#  Pattern 6-2 at address         249 Fail!, expected result is 00f9, but the responsed result is 0006
#  Pattern 6-2 at address         248 Fail!, expected result is 00f8, but the responsed result is 0007
#  Stage 6-2. FAIL!, There are           8 error data in register spaces
#  Stage 6-3. Arbiter [ WRITE ] Test ...
#   
#  Pattern 6-3 Fail!, expected result is 00000000, but the responsed result is 00ff
#  Pattern 6-3 Fail!, expected result is 00000001, but the responsed result is 00fe
#  Pattern 6-3 Fail!, expected result is 00000002, but the responsed result is 00fd
#  Pattern 6-3 Fail!, expected result is 00000003, but the responsed result is 00fc
#  Pattern 6-3 Fail!, expected result is 00000004, but the responsed result is 00fb
#  Pattern 6-3 Fail!, expected result is 00000005, but the responsed result is 00fa
#  Pattern 6-3 Fail!, expected result is 00000006, but the responsed result is 00f9
#  Pattern 6-3 Fail!, expected result is 00000007, but the responsed result is 00f8
#  Stage 6-3. FAIL!, There are           8 error data in register spaces
# ** Note: $finish    : C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v(249)
#    Time: 11990500 ns  Iteration: 0  Instance: /testfixture
# 1
# Break in Module testfixture at C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v line 249
# Compile of TPA.v was successful.
vsim -gui work.testfixture
# End time: 21:25:45 on Sep 08,2023, Elapsed time: 0:03:25
# Errors: 0, Warnings: 2
# vsim -gui work.testfixture 
# Start time: 21:25:45 on Sep 08,2023
# Loading work.testfixture
# Loading work.TPA
add wave -position insertpoint sim:/testfixture/u_TPA/*
run -all
#  ----------------------------------------------------------------------
# TEST START !!!
#  ----------------------------------------------------------------------
#   
#  Stage 1. Register Interface Master [ WRITE ] Test ...
#   
#  Stage 1. Result Check ...
#   
#  Stage 1 . PASS!
#   
#  ------------------------------------ 
#  Stage 2. Register Interface Master [ READ + WRITE ] Test ...
#   
#  Stage 2. Result Check ...
#   
#  Stage 2 . PASS!
#   
#  ------------------------------------ 
#  Stage 3. Two-Wire Protocol Slaver [ WRITE ] Test ...
#   
#  Stage 3. Result Check ...
#   
#  Stage 3 . PASS!
#   
#  ------------------------------------ 
#  Stage 4. Two-Wire Protocol Slaver [ READ + WRITE ] Test ...
#   
#  Stage 4. Result Check ...
#   
#  Stage 4 . PASS!
#   
#  ------------------------------------ 
#  Stage 5. RIM and TWS concurrently [ READ + WRITE ] Test ...
#   
#  Stage 5. Result Check ...
#   
#  Stage 5 . PASS!
#   
#  ------------------------------------ 
#  Stage 6. Arbiter [ WRITE ] Test ...
#   
#  Stage 6-1. Arbiter [ WRITE ] Test ...
#   
#  Stage 6-2. Arbiter [ WRITE ] Test ...
#   
#  Pattern 6-2 at address         255 Fail!, expected result is 00ff, but the responsed result is 0000
#  Pattern 6-2 at address         254 Fail!, expected result is 00fe, but the responsed result is 0001
#  Pattern 6-2 at address         253 Fail!, expected result is 00fd, but the responsed result is 0002
#  Pattern 6-2 at address         252 Fail!, expected result is 00fc, but the responsed result is 0003
#  Pattern 6-2 at address         251 Fail!, expected result is 00fb, but the responsed result is 0004
#  Pattern 6-2 at address         250 Fail!, expected result is 00fa, but the responsed result is 0005
#  Pattern 6-2 at address         249 Fail!, expected result is 00f9, but the responsed result is 0006
#  Pattern 6-2 at address         248 Fail!, expected result is 00f8, but the responsed result is 0007
#  Stage 6-2. FAIL!, There are           8 error data in register spaces
#  Stage 6-3. Arbiter [ WRITE ] Test ...
#   
# 
# -----------------------------------------------------
# 
# Congratulations! All data have been generated successfully!
# 
# -------------------------PASS------------------------
# 
# ** Note: $finish    : C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v(249)
#    Time: 11990500 ns  Iteration: 0  Instance: /testfixture
# 1
# Break in Module testfixture at C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v line 249
# Compile of TPA.v was successful.
vsim -gui work.testfixture
# End time: 21:40:59 on Sep 08,2023, Elapsed time: 0:15:14
# Errors: 0, Warnings: 2
# vsim -gui work.testfixture 
# Start time: 21:40:59 on Sep 08,2023
# Loading work.testfixture
# Loading work.TPA
add wave -position insertpoint sim:/testfixture/u_TPA/*
run -all
#  ----------------------------------------------------------------------
# TEST START !!!
#  ----------------------------------------------------------------------
#   
#  Stage 1. Register Interface Master [ WRITE ] Test ...
#   
#  Stage 1. Result Check ...
#   
#  Stage 1 . PASS!
#   
#  ------------------------------------ 
#  Stage 2. Register Interface Master [ READ + WRITE ] Test ...
#   
#  Stage 2. Result Check ...
#   
#  Stage 2 . PASS!
#   
#  ------------------------------------ 
#  Stage 3. Two-Wire Protocol Slaver [ WRITE ] Test ...
#   
#  Stage 3. Result Check ...
#   
#  Stage 3 . PASS!
#   
#  ------------------------------------ 
#  Stage 4. Two-Wire Protocol Slaver [ READ + WRITE ] Test ...
#   
#  Stage 4. Result Check ...
#   
#  Stage 4 . PASS!
#   
#  ------------------------------------ 
#  Stage 5. RIM and TWS concurrently [ READ + WRITE ] Test ...
#   
#  Stage 5. Result Check ...
#   
#  Stage 5 . PASS!
#   
#  ------------------------------------ 
#  Stage 6. Arbiter [ WRITE ] Test ...
#   
#  Stage 6-1. Arbiter [ WRITE ] Test ...
#   
#  Stage 6-2. Arbiter [ WRITE ] Test ...
#   
#  Pattern 6-2 at address         255 Fail!, expected result is 00ff, but the responsed result is 0000
#  Pattern 6-2 at address         254 Fail!, expected result is 00fe, but the responsed result is 0001
#  Pattern 6-2 at address         253 Fail!, expected result is 00fd, but the responsed result is 0002
#  Pattern 6-2 at address         252 Fail!, expected result is 00fc, but the responsed result is 0003
#  Pattern 6-2 at address         251 Fail!, expected result is 00fb, but the responsed result is 0004
#  Pattern 6-2 at address         250 Fail!, expected result is 00fa, but the responsed result is 0005
#  Pattern 6-2 at address         249 Fail!, expected result is 00f9, but the responsed result is 0006
#  Pattern 6-2 at address         248 Fail!, expected result is 00f8, but the responsed result is 0007
#  Stage 6-2. FAIL!, There are           8 error data in register spaces
#  Stage 6-3. Arbiter [ WRITE ] Test ...
#   
#  Pattern 6-3 Fail!, expected result is 00000000, but the responsed result is 00ff
#  Pattern 6-3 Fail!, expected result is 00000001, but the responsed result is 00fe
#  Pattern 6-3 Fail!, expected result is 00000002, but the responsed result is 00fd
#  Pattern 6-3 Fail!, expected result is 00000003, but the responsed result is 00fc
#  Pattern 6-3 Fail!, expected result is 00000004, but the responsed result is 00fb
#  Pattern 6-3 Fail!, expected result is 00000005, but the responsed result is 00fa
#  Pattern 6-3 Fail!, expected result is 00000006, but the responsed result is 00f9
#  Pattern 6-3 Fail!, expected result is 00000007, but the responsed result is 00f8
#  Stage 6-3. FAIL!, There are           8 error data in register spaces
# ** Note: $finish    : C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v(249)
#    Time: 11990500 ns  Iteration: 0  Instance: /testfixture
# 1
# Break in Module testfixture at C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v line 249
# Compile of TPA.v was successful.
vsim -gui work.testfixture
# End time: 21:44:39 on Sep 08,2023, Elapsed time: 0:03:40
# Errors: 0, Warnings: 2
# vsim -gui work.testfixture 
# Start time: 21:44:39 on Sep 08,2023
# Loading work.testfixture
# Loading work.TPA
# Compile of TPA.v was successful.
vsim -gui work.testfixture
# End time: 21:45:20 on Sep 08,2023, Elapsed time: 0:00:41
# Errors: 0, Warnings: 2
# vsim -gui work.testfixture 
# Start time: 21:45:20 on Sep 08,2023
# Loading work.testfixture
# Loading work.TPA
add wave -position insertpoint sim:/testfixture/u_TPA/*
run -all
#  ----------------------------------------------------------------------
# TEST START !!!
#  ----------------------------------------------------------------------
#   
#  Stage 1. Register Interface Master [ WRITE ] Test ...
#   
#  Stage 1. Result Check ...
#   
#  Stage 1 . PASS!
#   
#  ------------------------------------ 
#  Stage 2. Register Interface Master [ READ + WRITE ] Test ...
#   
#  Stage 2. Result Check ...
#   
#  Stage 2 . PASS!
#   
#  ------------------------------------ 
#  Stage 3. Two-Wire Protocol Slaver [ WRITE ] Test ...
#   
#  Stage 3. Result Check ...
#   
#  Stage 3 . PASS!
#   
#  ------------------------------------ 
#  Stage 4. Two-Wire Protocol Slaver [ READ + WRITE ] Test ...
#   
#  Stage 4. Result Check ...
#   
#  Stage 4 . PASS!
#   
#  ------------------------------------ 
#  Stage 5. RIM and TWS concurrently [ READ + WRITE ] Test ...
#   
#  Stage 5. Result Check ...
#   
#  Stage 5 . PASS!
#   
#  ------------------------------------ 
#  Stage 6. Arbiter [ WRITE ] Test ...
#   
#  Stage 6-1. Arbiter [ WRITE ] Test ...
#   
#  Stage 6-2. Arbiter [ WRITE ] Test ...
#   
#  Pattern 6-2 at address         255 Fail!, expected result is 00ff, but the responsed result is 0000
#  Pattern 6-2 at address         254 Fail!, expected result is 00fe, but the responsed result is 0001
#  Pattern 6-2 at address         253 Fail!, expected result is 00fd, but the responsed result is 0002
#  Pattern 6-2 at address         252 Fail!, expected result is 00fc, but the responsed result is 0003
#  Pattern 6-2 at address         251 Fail!, expected result is 00fb, but the responsed result is 0004
#  Pattern 6-2 at address         250 Fail!, expected result is 00fa, but the responsed result is 0005
#  Pattern 6-2 at address         249 Fail!, expected result is 00f9, but the responsed result is 0006
#  Pattern 6-2 at address         248 Fail!, expected result is 00f8, but the responsed result is 0007
#  Stage 6-2. FAIL!, There are           8 error data in register spaces
#  Stage 6-3. Arbiter [ WRITE ] Test ...
#   
#  Pattern 6-3 Fail!, expected result is 00000000, but the responsed result is 00ff
#  Pattern 6-3 Fail!, expected result is 00000001, but the responsed result is 00fe
#  Pattern 6-3 Fail!, expected result is 00000002, but the responsed result is 00fd
#  Pattern 6-3 Fail!, expected result is 00000003, but the responsed result is 00fc
#  Pattern 6-3 Fail!, expected result is 00000004, but the responsed result is 00fb
#  Pattern 6-3 Fail!, expected result is 00000005, but the responsed result is 00fa
#  Pattern 6-3 Fail!, expected result is 00000006, but the responsed result is 00f9
#  Pattern 6-3 Fail!, expected result is 00000007, but the responsed result is 00f8
#  Stage 6-3. FAIL!, There are           8 error data in register spaces
# ** Note: $finish    : C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v(249)
#    Time: 11990500 ns  Iteration: 0  Instance: /testfixture
# 1
# Break in Module testfixture at C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v line 249
# Compile of TPA.v was successful.
vsim -gui work.testfixture
# End time: 21:47:29 on Sep 08,2023, Elapsed time: 0:02:09
# Errors: 0, Warnings: 2
# vsim -gui work.testfixture 
# Start time: 21:47:29 on Sep 08,2023
# Loading work.testfixture
# Loading work.TPA
add wave -position insertpoint sim:/testfixture/u_TPA/*
run -all
#  ----------------------------------------------------------------------
# TEST START !!!
#  ----------------------------------------------------------------------
#   
#  Stage 1. Register Interface Master [ WRITE ] Test ...
#   
#  Stage 1. Result Check ...
#   
#  Stage 1 . PASS!
#   
#  ------------------------------------ 
#  Stage 2. Register Interface Master [ READ + WRITE ] Test ...
#   
#  Stage 2. Result Check ...
#   
#  Stage 2 . PASS!
#   
#  ------------------------------------ 
#  Stage 3. Two-Wire Protocol Slaver [ WRITE ] Test ...
#   
#  Stage 3. Result Check ...
#   
#  Stage 3 . PASS!
#   
#  ------------------------------------ 
#  Stage 4. Two-Wire Protocol Slaver [ READ + WRITE ] Test ...
#   
#  Stage 4. Result Check ...
#   
#  Stage 4 . PASS!
#   
#  ------------------------------------ 
#  Stage 5. RIM and TWS concurrently [ READ + WRITE ] Test ...
#   
#  Stage 5. Result Check ...
#   
#  Stage 5 . PASS!
#   
#  ------------------------------------ 
#  Stage 6. Arbiter [ WRITE ] Test ...
#   
#  Stage 6-1. Arbiter [ WRITE ] Test ...
#   
#  Stage 6-2. Arbiter [ WRITE ] Test ...
#   
#  Stage 6-3. Arbiter [ WRITE ] Test ...
#   
#  Pattern 6-3 Fail!, expected result is 00000000, but the responsed result is 00ff
#  Pattern 6-3 Fail!, expected result is 00000001, but the responsed result is 00fe
#  Pattern 6-3 Fail!, expected result is 00000002, but the responsed result is 00fd
#  Pattern 6-3 Fail!, expected result is 00000003, but the responsed result is 00fc
#  Pattern 6-3 Fail!, expected result is 00000004, but the responsed result is 00fb
#  Pattern 6-3 Fail!, expected result is 00000005, but the responsed result is 00fa
#  Pattern 6-3 Fail!, expected result is 00000006, but the responsed result is 00f9
#  Pattern 6-3 Fail!, expected result is 00000007, but the responsed result is 00f8
#  Stage 6-3. FAIL!, There are           8 error data in register spaces
# ** Note: $finish    : C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v(249)
#    Time: 11990500 ns  Iteration: 0  Instance: /testfixture
# 1
# Break in Module testfixture at C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v line 249
# Compile of TPA.v was successful.
run -all
# 
# -----------------------------------------------------
# 
# The simulation can't be terminated properly! Please correct your code !! 
# 
# -------------------------------------------------------
# 
# ** Note: $finish    : C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v(258)
#    Time: 300 ms  Iteration: 0  Instance: /testfixture
# 1
# Break in Module testfixture at C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v line 258
quit -sim
vsim -gui work.testfixture
# End time: 21:59:42 on Sep 08,2023, Elapsed time: 0:12:13
# Errors: 0, Warnings: 2
# vsim -gui work.testfixture 
# Start time: 21:59:42 on Sep 08,2023
# Loading work.testfixture
# Loading work.TPA
add wave -position insertpoint sim:/testfixture/u_TPA/*
run -all
#  ----------------------------------------------------------------------
# TEST START !!!
#  ----------------------------------------------------------------------
#   
#  Stage 1. Register Interface Master [ WRITE ] Test ...
#   
#  Stage 1. Result Check ...
#   
#  Stage 1 . PASS!
#   
#  ------------------------------------ 
#  Stage 2. Register Interface Master [ READ + WRITE ] Test ...
#   
#  Stage 2. Result Check ...
#   
#  Stage 2 . PASS!
#   
#  ------------------------------------ 
#  Stage 3. Two-Wire Protocol Slaver [ WRITE ] Test ...
#   
#  Stage 3. Result Check ...
#   
#  Stage 3 . PASS!
#   
#  ------------------------------------ 
#  Stage 4. Two-Wire Protocol Slaver [ READ + WRITE ] Test ...
#   
#  Stage 4. Result Check ...
#   
#  Stage 4 . PASS!
#   
#  ------------------------------------ 
#  Stage 5. RIM and TWS concurrently [ READ + WRITE ] Test ...
#   
#  Stage 5. Result Check ...
#   
#  Stage 5 . PASS!
#   
#  ------------------------------------ 
#  Stage 6. Arbiter [ WRITE ] Test ...
#   
#  Stage 6-1. Arbiter [ WRITE ] Test ...
#   
#  Stage 6-2. Arbiter [ WRITE ] Test ...
#   
#  Pattern 6-2 at address         255 Fail!, expected result is 00ff, but the responsed result is 0000
#  Pattern 6-2 at address         254 Fail!, expected result is 00fe, but the responsed result is 0001
#  Pattern 6-2 at address         253 Fail!, expected result is 00fd, but the responsed result is 0002
#  Pattern 6-2 at address         252 Fail!, expected result is 00fc, but the responsed result is 0003
#  Pattern 6-2 at address         251 Fail!, expected result is 00fb, but the responsed result is 0004
#  Pattern 6-2 at address         250 Fail!, expected result is 00fa, but the responsed result is 0005
#  Pattern 6-2 at address         249 Fail!, expected result is 00f9, but the responsed result is 0006
#  Pattern 6-2 at address         248 Fail!, expected result is 00f8, but the responsed result is 0007
#  Stage 6-2. FAIL!, There are           8 error data in register spaces
#  Stage 6-3. Arbiter [ WRITE ] Test ...
#   
#  Pattern 6-3 Fail!, expected result is 00000000, but the responsed result is 00ff
#  Pattern 6-3 Fail!, expected result is 00000001, but the responsed result is 00fe
#  Pattern 6-3 Fail!, expected result is 00000002, but the responsed result is 00fd
#  Pattern 6-3 Fail!, expected result is 00000003, but the responsed result is 00fc
#  Pattern 6-3 Fail!, expected result is 00000004, but the responsed result is 00fb
#  Pattern 6-3 Fail!, expected result is 00000005, but the responsed result is 00fa
#  Pattern 6-3 Fail!, expected result is 00000006, but the responsed result is 00f9
#  Pattern 6-3 Fail!, expected result is 00000007, but the responsed result is 00f8
#  Stage 6-3. FAIL!, There are           8 error data in register spaces
# ** Note: $finish    : C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v(249)
#    Time: 11990500 ns  Iteration: 0  Instance: /testfixture
# 1
# Break in Module testfixture at C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v line 249
# Compile of TPA.v was successful.
vsim -gui work.testfixture
# End time: 22:06:43 on Sep 08,2023, Elapsed time: 0:07:01
# Errors: 0, Warnings: 2
# vsim -gui work.testfixture 
# Start time: 22:06:43 on Sep 08,2023
# Loading work.testfixture
# Loading work.TPA
add wave -position insertpoint sim:/testfixture/u_TPA/*
run -all
#  ----------------------------------------------------------------------
# TEST START !!!
#  ----------------------------------------------------------------------
#   
#  Stage 1. Register Interface Master [ WRITE ] Test ...
#   
#  Stage 1. Result Check ...
#   
#  Stage 1 . PASS!
#   
#  ------------------------------------ 
#  Stage 2. Register Interface Master [ READ + WRITE ] Test ...
#   
#  Stage 2. Result Check ...
#   
#  Stage 2 . PASS!
#   
#  ------------------------------------ 
#  Stage 3. Two-Wire Protocol Slaver [ WRITE ] Test ...
#   
#  Stage 3. Result Check ...
#   
#  Stage 3 . PASS!
#   
#  ------------------------------------ 
#  Stage 4. Two-Wire Protocol Slaver [ READ + WRITE ] Test ...
#   
#  Stage 4. Result Check ...
#   
#  Stage 4 . PASS!
#   
#  ------------------------------------ 
#  Stage 5. RIM and TWS concurrently [ READ + WRITE ] Test ...
#   
#  Stage 5. Result Check ...
#   
#  Stage 5 . PASS!
#   
#  ------------------------------------ 
#  Stage 6. Arbiter [ WRITE ] Test ...
#   
#  Stage 6-1. Arbiter [ WRITE ] Test ...
#   
#  Stage 6-2. Arbiter [ WRITE ] Test ...
#   
#  Stage 6-3. Arbiter [ WRITE ] Test ...
#   
# 
# -----------------------------------------------------
# 
# Congratulations! All data have been generated successfully!
# 
# -------------------------PASS------------------------
# 
# ** Note: $finish    : C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v(249)
#    Time: 11990500 ns  Iteration: 0  Instance: /testfixture
# 1
# Break in Module testfixture at C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v line 249
# Compile of testbench.v was successful.
# Compile of TPA.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.testfixture
# End time: 22:11:56 on Sep 08,2023, Elapsed time: 0:05:13
# Errors: 0, Warnings: 2
# vsim -gui work.testfixture 
# Start time: 22:11:56 on Sep 08,2023
# Loading work.testfixture
# Loading work.TPA
add wave -position insertpoint sim:/testfixture/u_TPA/*
run -all
#  ----------------------------------------------------------------------
# TEST START !!!
#  ----------------------------------------------------------------------
#   
#  Stage 1. Register Interface Master [ WRITE ] Test ...
#   
#  Stage 1. Result Check ...
#   
#  Stage 1 . PASS!
#   
#  ------------------------------------ 
#  Stage 2. Register Interface Master [ READ + WRITE ] Test ...
#   
#  Stage 2. Result Check ...
#   
#  Stage 2 . PASS!
#   
#  ------------------------------------ 
#  Stage 3. Two-Wire Protocol Slaver [ WRITE ] Test ...
#   
#  Stage 3. Result Check ...
#   
#  Stage 3 . PASS!
#   
#  ------------------------------------ 
#  Stage 4. Two-Wire Protocol Slaver [ READ + WRITE ] Test ...
#   
#  Stage 4. Result Check ...
#   
#  Stage 4 . PASS!
#   
#  ------------------------------------ 
#  Stage 5. RIM and TWS concurrently [ READ + WRITE ] Test ...
#   
#  Stage 5. Result Check ...
#   
#  Stage 5 . PASS!
#   
#  ------------------------------------ 
#  Stage 6. Arbiter [ WRITE ] Test ...
#   
#  Stage 6-1. Arbiter [ WRITE ] Test ...
#   
#  Stage 6-2. Arbiter [ WRITE ] Test ...
#   
#  Stage 6-3. Arbiter [ WRITE ] Test ...
#   
# 
# -----------------------------------------------------
# 
# Congratulations! All data have been generated successfully!
# 
# -------------------------PASS------------------------
# 
# ** Note: $finish    : C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v(249)
#    Time: 11990500 ns  Iteration: 0  Instance: /testfixture
# 1
# Break in Module testfixture at C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v line 249
quit -sim
# End time: 22:23:56 on Sep 08,2023, Elapsed time: 0:12:00
# Errors: 0, Warnings: 1
