// Seed: 1475151226
module module_0;
  initial if (1);
  wire id_2;
  assign id_1 = -1;
  module_2 modCall_1 ();
endmodule
module module_1;
  assign id_1 = id_1;
  wire id_3;
  parameter id_4 = 1;
  module_0 modCall_1 ();
  integer id_5;
  wire id_6;
endmodule
module module_2;
  assign id_1 = 1'b0;
  always_ff @(-1) $display(1, id_2);
  wire id_3, id_4;
  wire id_5;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  output wire id_22;
  output wire id_21;
  input wire id_20;
  input wire id_19;
  output wire id_18;
  input wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  always id_8 <= -1'b0;
  id_23(
      -1, 1'b0
  );
  wire id_24;
  wire id_25, id_26, id_27;
  always id_5 += id_19;
  module_2 modCall_1 ();
endmodule
