{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 01 22:59:09 2009 " "Info: Processing started: Sun Nov 01 22:59:09 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RAIZ -c RAIZ " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RAIZ -c RAIZ" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAIZ.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file RAIZ.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RAIZ " "Info: Found entity 1: RAIZ" {  } { { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_and0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_and0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_and0-SYN " "Info: Found design unit 1: lpm_and0-SYN" {  } { { "lpm_and0.vhd" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_and0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_and0 " "Info: Found entity 1: lpm_and0" {  } { { "lpm_and0.vhd" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_and0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM_RAIZ.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file FSM_RAIZ.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_RAIZ " "Info: Found entity 1: FSM_RAIZ" {  } { { "FSM_RAIZ.v" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/FSM_RAIZ.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter1-SYN " "Info: Found design unit 1: lpm_counter1-SYN" {  } { { "lpm_counter1.vhd" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_counter1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter1 " "Info: Found entity 1: lpm_counter1" {  } { { "lpm_counter1.vhd" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_counter1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "RAIZ " "Info: Elaborating entity \"RAIZ\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "UD " "Warning: Pin \"UD\" is missing source" {  } { { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 600 -384 -208 616 "UD" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_add_sub1.tdf 1 1 " "Warning: Using design file lpm_add_sub1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub1 " "Info: Found entity 1: lpm_add_sub1" {  } { { "lpm_add_sub1.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_add_sub1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub1 lpm_add_sub1:inst21 " "Info: Elaborating entity \"lpm_add_sub1\" for hierarchy \"lpm_add_sub1:inst21\"" {  } { { "RAIZ.bdf" "inst21" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 216 504 632 376 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lpm_add_sub1:inst21\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"lpm_add_sub1:inst21\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub1.tdf" "lpm_add_sub_component" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_add_sub1.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub1:inst21\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"lpm_add_sub1:inst21\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub1.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_add_sub1.tdf" 50 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub1:inst21\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"lpm_add_sub1:inst21\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Info: Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Info: Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Info: Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_add_sub1.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_add_sub1.tdf" 50 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_21h.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_21h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_21h " "Info: Found entity 1: add_sub_21h" {  } { { "db/add_sub_21h.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/db/add_sub_21h.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_21h lpm_add_sub1:inst21\|lpm_add_sub:lpm_add_sub_component\|add_sub_21h:auto_generated " "Info: Elaborating entity \"add_sub_21h\" for hierarchy \"lpm_add_sub1:inst21\|lpm_add_sub:lpm_add_sub_component\|add_sub_21h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_RAIZ FSM_RAIZ:inst15 " "Info: Elaborating entity \"FSM_RAIZ\" for hierarchy \"FSM_RAIZ:inst15\"" {  } { { "RAIZ.bdf" "inst15" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 336 -152 -8 912 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_compare0.tdf 1 1 " "Warning: Using design file lpm_compare0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare0 " "Info: Found entity 1: lpm_compare0" {  } { { "lpm_compare0.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_compare0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare0 lpm_compare0:inst4 " "Info: Elaborating entity \"lpm_compare0\" for hierarchy \"lpm_compare0:inst4\"" {  } { { "RAIZ.bdf" "inst4" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 200 -88 40 296 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare lpm_compare0:inst4\|lpm_compare:lpm_compare_component " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"lpm_compare0:inst4\|lpm_compare:lpm_compare_component\"" {  } { { "lpm_compare0.tdf" "lpm_compare_component" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_compare0.tdf" 47 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_compare0:inst4\|lpm_compare:lpm_compare_component " "Info: Elaborated megafunction instantiation \"lpm_compare0:inst4\|lpm_compare:lpm_compare_component\"" {  } { { "lpm_compare0.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_compare0.tdf" 47 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_compare0:inst4\|lpm_compare:lpm_compare_component " "Info: Instantiated megafunction \"lpm_compare0:inst4\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COMPARE " "Info: Parameter \"LPM_TYPE\" = \"LPM_COMPARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=YES " "Info: Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Info: Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_compare0.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_compare0.tdf" 47 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_imi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_imi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_imi " "Info: Found entity 1: cmpr_imi" {  } { { "db/cmpr_imi.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/db/cmpr_imi.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_imi lpm_compare0:inst4\|lpm_compare:lpm_compare_component\|cmpr_imi:auto_generated " "Info: Elaborating entity \"cmpr_imi\" for hierarchy \"lpm_compare0:inst4\|lpm_compare:lpm_compare_component\|cmpr_imi:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter0.tdf 1 1 " "Warning: Using design file lpm_counter0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Info: Found entity 1: lpm_counter0" {  } { { "lpm_counter0.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_counter0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 lpm_counter0:inst1 " "Info: Elaborating entity \"lpm_counter0\" for hierarchy \"lpm_counter0:inst1\"" {  } { { "RAIZ.bdf" "inst1" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 200 -248 -104 280 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter0:inst1\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.tdf" "lpm_counter_component" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_counter0.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter0:inst1\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_counter0.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter0:inst1\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Info: Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DOWN " "Info: Parameter \"LPM_DIRECTION\" = \"DOWN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 3 " "Info: Parameter \"LPM_MODULUS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_UNUSED " "Info: Parameter \"LPM_PORT_UPDOWN\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter0.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_counter0.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mpj.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_mpj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mpj " "Info: Found entity 1: cntr_mpj" {  } { { "db/cntr_mpj.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/db/cntr_mpj.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mpj lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_mpj:auto_generated " "Info: Elaborating entity \"cntr_mpj\" for hierarchy \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_mpj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6cc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_6cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6cc " "Info: Found entity 1: cmpr_6cc" {  } { { "db/cmpr_6cc.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/db/cmpr_6cc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6cc lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_mpj:auto_generated\|cmpr_6cc:cmpr3 " "Info: Elaborating entity \"cmpr_6cc\" for hierarchy \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_mpj:auto_generated\|cmpr_6cc:cmpr3\"" {  } { { "db/cntr_mpj.tdf" "cmpr3" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/db/cntr_mpj.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter1 lpm_counter1:inst22 " "Info: Elaborating entity \"lpm_counter1\" for hierarchy \"lpm_counter1:inst22\"" {  } { { "RAIZ.bdf" "inst22" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 80 -472 -328 160 "inst22" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter1:inst22\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter1:inst22\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter1.vhd" "lpm_counter_component" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_counter1.vhd" 75 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter1:inst22\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"lpm_counter1:inst22\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter1.vhd" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_counter1.vhd" 75 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter1:inst22\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"lpm_counter1:inst22\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Info: Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Info: Parameter \"lpm_width\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter1.vhd" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_counter1.vhd" 75 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lfi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_lfi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lfi " "Info: Found entity 1: cntr_lfi" {  } { { "db/cntr_lfi.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/db/cntr_lfi.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lfi lpm_counter1:inst22\|lpm_counter:lpm_counter_component\|cntr_lfi:auto_generated " "Info: Elaborating entity \"cntr_lfi\" for hierarchy \"lpm_counter1:inst22\|lpm_counter:lpm_counter_component\|cntr_lfi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff2.tdf 1 1 " "Warning: Using design file lpm_dff2.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff2 " "Info: Found entity 1: lpm_dff2" {  } { { "lpm_dff2.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_dff2.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff2 lpm_dff2:inst5 " "Info: Elaborating entity \"lpm_dff2\" for hierarchy \"lpm_dff2:inst5\"" {  } { { "RAIZ.bdf" "inst5" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 64 344 488 160 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lpm_dff2:inst5\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"lpm_dff2:inst5\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff2.tdf" "lpm_ff_component" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_dff2.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_dff2:inst5\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"lpm_dff2:inst5\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff2.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_dff2.tdf" 50 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_dff2:inst5\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"lpm_dff2:inst5\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_dff2.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_dff2.tdf" 50 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "BANK.bdf 1 1 " "Warning: Using design file BANK.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BANK " "Info: Found entity 1: BANK" {  } { { "BANK.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/BANK.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BANK BANK:inst9 " "Info: Elaborating entity \"BANK\" for hierarchy \"BANK:inst9\"" {  } { { "RAIZ.bdf" "inst9" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { -8 120 288 184 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "lpm_decode0 inst32 " "Warning: Block or symbol \"lpm_decode0\" of instance \"inst32\" overlaps another block or symbol" {  } { { "BANK.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/BANK.bdf" { { 472 328 456 648 "inst32" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_bustri0.tdf 1 1 " "Warning: Using design file lpm_bustri0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri0 " "Info: Found entity 1: lpm_bustri0" {  } { { "lpm_bustri0.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_bustri0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri0 BANK:inst9\|lpm_bustri0:inst14 " "Info: Elaborating entity \"lpm_bustri0\" for hierarchy \"BANK:inst9\|lpm_bustri0:inst14\"" {  } { { "BANK.bdf" "inst14" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/BANK.bdf" { { 248 728 808 288 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri BANK:inst9\|lpm_bustri0:inst14\|lpm_bustri:lpm_bustri_component " "Info: Elaborating entity \"lpm_bustri\" for hierarchy \"BANK:inst9\|lpm_bustri0:inst14\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri0.tdf" "lpm_bustri_component" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_bustri0.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "BANK:inst9\|lpm_bustri0:inst14\|lpm_bustri:lpm_bustri_component " "Info: Elaborated megafunction instantiation \"BANK:inst9\|lpm_bustri0:inst14\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri0.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_bustri0.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BANK:inst9\|lpm_bustri0:inst14\|lpm_bustri:lpm_bustri_component " "Info: Instantiated megafunction \"BANK:inst9\|lpm_bustri0:inst14\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_BUSTRI " "Info: Parameter \"LPM_TYPE\" = \"LPM_BUSTRI\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_bustri0.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_bustri0.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_decode0.tdf 1 1 " "Warning: Using design file lpm_decode0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Info: Found entity 1: lpm_decode0" {  } { { "lpm_decode0.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_decode0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode0 BANK:inst9\|lpm_decode0:inst30 " "Info: Elaborating entity \"lpm_decode0\" for hierarchy \"BANK:inst9\|lpm_decode0:inst30\"" {  } { { "BANK.bdf" "inst30" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/BANK.bdf" { { 816 328 456 992 "inst30" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode BANK:inst9\|lpm_decode0:inst30\|lpm_decode:lpm_decode_component " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"BANK:inst9\|lpm_decode0:inst30\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode0.tdf" "lpm_decode_component" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_decode0.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "BANK:inst9\|lpm_decode0:inst30\|lpm_decode:lpm_decode_component " "Info: Elaborated megafunction instantiation \"BANK:inst9\|lpm_decode0:inst30\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode0.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_decode0.tdf" 55 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BANK:inst9\|lpm_decode0:inst30\|lpm_decode:lpm_decode_component " "Info: Instantiated megafunction \"BANK:inst9\|lpm_decode0:inst30\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_DECODE " "Info: Parameter \"LPM_TYPE\" = \"LPM_DECODE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Info: Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 8 " "Info: Parameter \"LPM_DECODES\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_decode0.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_decode0.tdf" 55 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3rf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_3rf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3rf " "Info: Found entity 1: decode_3rf" {  } { { "db/decode_3rf.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/db/decode_3rf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3rf BANK:inst9\|lpm_decode0:inst30\|lpm_decode:lpm_decode_component\|decode_3rf:auto_generated " "Info: Elaborating entity \"decode_3rf\" for hierarchy \"BANK:inst9\|lpm_decode0:inst30\|lpm_decode:lpm_decode_component\|decode_3rf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux0.tdf 1 1 " "Warning: Using design file lpm_mux0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Info: Found entity 1: lpm_mux0" {  } { { "lpm_mux0.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_mux0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 lpm_mux0:inst13 " "Info: Elaborating entity \"lpm_mux0\" for hierarchy \"lpm_mux0:inst13\"" {  } { { "RAIZ.bdf" "inst13" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 8 -112 24 88 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux lpm_mux0:inst13\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"lpm_mux0:inst13\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux0.tdf" "lpm_mux_component" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_mux0.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux0:inst13\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"lpm_mux0:inst13\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux0.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_mux0.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux0:inst13\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"lpm_mux0:inst13\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Info: Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux0.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_mux0.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nmc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_nmc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nmc " "Info: Found entity 1: mux_nmc" {  } { { "db/mux_nmc.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/db/mux_nmc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_nmc lpm_mux0:inst13\|lpm_mux:lpm_mux_component\|mux_nmc:auto_generated " "Info: Elaborating entity \"mux_nmc\" for hierarchy \"lpm_mux0:inst13\|lpm_mux:lpm_mux_component\|mux_nmc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff3.tdf 1 1 " "Warning: Using design file lpm_dff3.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff3 " "Info: Found entity 1: lpm_dff3" {  } { { "lpm_dff3.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_dff3.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff3 lpm_dff3:inst " "Info: Elaborating entity \"lpm_dff3\" for hierarchy \"lpm_dff3:inst\"" {  } { { "RAIZ.bdf" "inst" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 552 504 648 648 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_clshift2.tdf 1 1 " "Warning: Using design file lpm_clshift2.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift2 " "Info: Found entity 1: lpm_clshift2" {  } { { "lpm_clshift2.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_clshift2.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift2 lpm_clshift2:inst8 " "Info: Elaborating entity \"lpm_clshift2\" for hierarchy \"lpm_clshift2:inst8\"" {  } { { "RAIZ.bdf" "inst8" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 456 504 680 552 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift lpm_clshift2:inst8\|lpm_clshift:lpm_clshift_component " "Info: Elaborating entity \"lpm_clshift\" for hierarchy \"lpm_clshift2:inst8\|lpm_clshift:lpm_clshift_component\"" {  } { { "lpm_clshift2.tdf" "lpm_clshift_component" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_clshift2.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_clshift2:inst8\|lpm_clshift:lpm_clshift_component " "Info: Elaborated megafunction instantiation \"lpm_clshift2:inst8\|lpm_clshift:lpm_clshift_component\"" {  } { { "lpm_clshift2.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_clshift2.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_clshift2:inst8\|lpm_clshift:lpm_clshift_component " "Info: Instantiated megafunction \"lpm_clshift2:inst8\|lpm_clshift:lpm_clshift_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CLSHIFT " "Info: Parameter \"LPM_TYPE\" = \"LPM_CLSHIFT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SHIFTTYPE LOGICAL " "Info: Parameter \"LPM_SHIFTTYPE\" = \"LOGICAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHDIST 2 " "Info: Parameter \"LPM_WIDTHDIST\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_clshift2.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_clshift2.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_bic.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_clshift_bic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_bic " "Info: Found entity 1: lpm_clshift_bic" {  } { { "db/lpm_clshift_bic.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/db/lpm_clshift_bic.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_bic lpm_clshift2:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_bic:auto_generated " "Info: Elaborating entity \"lpm_clshift_bic\" for hierarchy \"lpm_clshift2:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_bic:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_and0 lpm_and0:inst10 " "Info: Elaborating entity \"lpm_and0\" for hierarchy \"lpm_and0:inst10\"" {  } { { "RAIZ.bdf" "inst10" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 224 416 480 288 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_AND lpm_and0:inst10\|LPM_AND:lpm_and_component " "Info: Elaborating entity \"LPM_AND\" for hierarchy \"lpm_and0:inst10\|LPM_AND:lpm_and_component\"" {  } { { "lpm_and0.vhd" "lpm_and_component" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_and0.vhd" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_and0:inst10\|LPM_AND:lpm_and_component " "Info: Elaborated megafunction instantiation \"lpm_and0:inst10\|LPM_AND:lpm_and_component\"" {  } { { "lpm_and0.vhd" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_and0.vhd" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_and0:inst10\|LPM_AND:lpm_and_component " "Info: Instantiated megafunction \"lpm_and0:inst10\|LPM_AND:lpm_and_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_AND " "Info: Parameter \"LPM_TYPE\" = \"LPM_AND\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_and0.vhd" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_and0.vhd" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff0.tdf 1 1 " "Warning: Using design file lpm_dff0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff0 " "Info: Found entity 1: lpm_dff0" {  } { { "lpm_dff0.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_dff0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff0 lpm_dff0:inst34 " "Info: Elaborating entity \"lpm_dff0\" for hierarchy \"lpm_dff0:inst34\"" {  } { { "RAIZ.bdf" "inst34" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 472 768 912 552 "inst34" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lpm_dff0:inst34\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"lpm_dff0:inst34\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff0.tdf" "lpm_ff_component" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_dff0.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_dff0:inst34\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"lpm_dff0:inst34\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff0.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_dff0.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_dff0:inst34\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"lpm_dff0:inst34\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_dff0.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_dff0.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_bustri1.tdf 1 1 " "Warning: Using design file lpm_bustri1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri1 " "Info: Found entity 1: lpm_bustri1" {  } { { "lpm_bustri1.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_bustri1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri1 lpm_bustri1:inst32 " "Info: Elaborating entity \"lpm_bustri1\" for hierarchy \"lpm_bustri1:inst32\"" {  } { { "RAIZ.bdf" "inst32" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 192 928 1048 248 "inst32" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component " "Info: Elaborating entity \"lpm_bustri\" for hierarchy \"lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri1.tdf" "lpm_bustri_component" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_bustri1.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component " "Info: Elaborated megafunction instantiation \"lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri1.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_bustri1.tdf" 50 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component " "Info: Instantiated megafunction \"lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_BUSTRI " "Info: Parameter \"LPM_TYPE\" = \"LPM_BUSTRI\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_bustri1.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_bustri1.tdf" 50 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_ram_dq1.tdf 1 1 " "Warning: Using design file lpm_ram_dq1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq1 " "Info: Found entity 1: lpm_ram_dq1" {  } { { "lpm_ram_dq1.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_ram_dq1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq1 lpm_ram_dq1:inst11 " "Info: Elaborating entity \"lpm_ram_dq1\" for hierarchy \"lpm_ram_dq1:inst11\"" {  } { { "RAIZ.bdf" "inst11" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 200 1144 1304 336 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component " "Info: Elaborating entity \"lpm_ram_dq\" for hierarchy \"lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "lpm_ram_dq1.tdf" "lpm_ram_dq_component" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_ram_dq1.tdf" 51 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component " "Info: Elaborated megafunction instantiation \"lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "lpm_ram_dq1.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_ram_dq1.tdf" 51 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component " "Info: Instantiated megafunction \"lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Info: Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY FLEX10K " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"FLEX10K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 5 " "Info: Parameter \"LPM_WIDTHAD\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE DATOSRAM.hex " "Info: Parameter \"LPM_FILE\" = \"DATOSRAM.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_ram_dq1.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_ram_dq1.tdf" 51 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices " "Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices" {  } { { "altram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "lpm_ram_dq1.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_ram_dq1.tdf" 51 2 0 } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 200 1144 1304 336 "inst11" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component " "Info: Elaborated megafunction instantiation \"lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\", which is child of megafunction instantiation \"lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "lpm_ram_dq1.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_ram_dq1.tdf" 51 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component " "Info: Elaborated megafunction instantiation \"lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "altram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq1.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_ram_dq1.tdf" 51 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4o91.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4o91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4o91 " "Info: Found entity 1: altsyncram_4o91" {  } { { "db/altsyncram_4o91.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/db/altsyncram_4o91.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4o91 lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\|altsyncram_4o91:auto_generated " "Info: Elaborating entity \"altsyncram_4o91\" for hierarchy \"lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\|altsyncram_4o91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "DATOSRAM.hex " "Warning: Byte addressed memory initialization file \"DATOSRAM.hex\" was read in the word-addressed format" {  } { { "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/DATOSRAM.hex" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/DATOSRAM.hex" 1 -1 0 } }  } 0 0 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 lpm_mux0:inst14 " "Info: Elaborating entity \"lpm_mux0\" for hierarchy \"lpm_mux0:inst14\"" {  } { { "RAIZ.bdf" "inst14" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 351 1136 1272 431 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_add_sub2.tdf 1 1 " "Warning: Using design file lpm_add_sub2.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub2 " "Info: Found entity 1: lpm_add_sub2" {  } { { "lpm_add_sub2.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_add_sub2.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub2 lpm_add_sub2:inst20 " "Info: Elaborating entity \"lpm_add_sub2\" for hierarchy \"lpm_add_sub2:inst20\"" {  } { { "RAIZ.bdf" "inst20" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 336 928 1088 432 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lpm_add_sub2:inst20\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"lpm_add_sub2:inst20\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub2.tdf" "lpm_add_sub_component" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_add_sub2.tdf" 47 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub2:inst20\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"lpm_add_sub2:inst20\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub2.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_add_sub2.tdf" 47 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub2:inst20\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"lpm_add_sub2:inst20\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Info: Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Info: Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Info: Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Info: Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_add_sub2.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_add_sub2.tdf" 47 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_soh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_soh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_soh " "Info: Found entity 1: add_sub_soh" {  } { { "db/add_sub_soh.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/db/add_sub_soh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_soh lpm_add_sub2:inst20\|lpm_add_sub:lpm_add_sub_component\|add_sub_soh:auto_generated " "Info: Elaborating entity \"add_sub_soh\" for hierarchy \"lpm_add_sub2:inst20\|lpm_add_sub:lpm_add_sub_component\|add_sub_soh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Warning: Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst28\|lpm_bustri:lpm_bustri_component\|dout\[3\] VA\[3\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst28\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"VA\[3\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst26\|lpm_bustri:lpm_bustri_component\|dout\[3\] VA\[3\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst26\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"VA\[3\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst20\|lpm_bustri:lpm_bustri_component\|dout\[3\] VA\[3\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst20\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"VA\[3\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst18\|lpm_bustri:lpm_bustri_component\|dout\[3\] VA\[3\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst18\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"VA\[3\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst16\|lpm_bustri:lpm_bustri_component\|dout\[3\] VA\[3\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst16\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"VA\[3\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst28\|lpm_bustri:lpm_bustri_component\|dout\[2\] VA\[2\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst28\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"VA\[2\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst26\|lpm_bustri:lpm_bustri_component\|dout\[2\] VA\[2\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst26\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"VA\[2\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst20\|lpm_bustri:lpm_bustri_component\|dout\[2\] VA\[2\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst20\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"VA\[2\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst18\|lpm_bustri:lpm_bustri_component\|dout\[2\] VA\[2\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst18\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"VA\[2\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst16\|lpm_bustri:lpm_bustri_component\|dout\[2\] VA\[2\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst16\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"VA\[2\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst28\|lpm_bustri:lpm_bustri_component\|dout\[1\] VA\[1\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst28\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"VA\[1\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst26\|lpm_bustri:lpm_bustri_component\|dout\[1\] VA\[1\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst26\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"VA\[1\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst20\|lpm_bustri:lpm_bustri_component\|dout\[1\] VA\[1\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst20\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"VA\[1\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst18\|lpm_bustri:lpm_bustri_component\|dout\[1\] VA\[1\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst18\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"VA\[1\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst16\|lpm_bustri:lpm_bustri_component\|dout\[1\] VA\[1\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst16\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"VA\[1\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst28\|lpm_bustri:lpm_bustri_component\|dout\[0\] VA\[0\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst28\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"VA\[0\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst26\|lpm_bustri:lpm_bustri_component\|dout\[0\] VA\[0\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst26\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"VA\[0\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst20\|lpm_bustri:lpm_bustri_component\|dout\[0\] VA\[0\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst20\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"VA\[0\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst18\|lpm_bustri:lpm_bustri_component\|dout\[0\] VA\[0\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst18\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"VA\[0\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst16\|lpm_bustri:lpm_bustri_component\|dout\[0\] VA\[0\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst16\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"VA\[0\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst23\|lpm_bustri:lpm_bustri_component\|dout\[3\] VB\[3\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst23\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"VB\[3\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst17\|lpm_bustri:lpm_bustri_component\|dout\[3\] VB\[3\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst17\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"VB\[3\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst15\|lpm_bustri:lpm_bustri_component\|dout\[3\] VB\[3\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst15\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"VB\[3\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst23\|lpm_bustri:lpm_bustri_component\|dout\[2\] VB\[2\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst23\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"VB\[2\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst17\|lpm_bustri:lpm_bustri_component\|dout\[2\] VB\[2\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst17\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"VB\[2\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst15\|lpm_bustri:lpm_bustri_component\|dout\[2\] VB\[2\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst15\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"VB\[2\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst23\|lpm_bustri:lpm_bustri_component\|dout\[1\] VB\[1\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst23\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"VB\[1\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst17\|lpm_bustri:lpm_bustri_component\|dout\[1\] VB\[1\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst17\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"VB\[1\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst15\|lpm_bustri:lpm_bustri_component\|dout\[1\] VB\[1\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst15\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"VB\[1\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst23\|lpm_bustri:lpm_bustri_component\|dout\[0\] VB\[0\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst23\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"VB\[0\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst17\|lpm_bustri:lpm_bustri_component\|dout\[0\] VB\[0\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst17\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"VB\[0\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst15\|lpm_bustri:lpm_bustri_component\|dout\[0\] VB\[0\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst15\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"VB\[0\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[3\] lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\|altsyncram_4o91:auto_generated\|q_a\[3\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\|altsyncram_4o91:auto_generated\|q_a\[3\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[2\] lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\|altsyncram_4o91:auto_generated\|q_a\[2\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\|altsyncram_4o91:auto_generated\|q_a\[2\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[1\] lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\|altsyncram_4o91:auto_generated\|q_a\[1\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\|altsyncram_4o91:auto_generated\|q_a\[1\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[0\] lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\|altsyncram_4o91:auto_generated\|q_a\[0\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\|altsyncram_4o91:auto_generated\|q_a\[0\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|din\[3\] lpm_dff0:inst34\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|din\[3\]\" to the node \"lpm_dff0:inst34\|lpm_ff:lpm_ff_component\|dffs\[3\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|din\[2\] lpm_dff0:inst34\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|din\[2\]\" to the node \"lpm_dff0:inst34\|lpm_ff:lpm_ff_component\|dffs\[2\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|din\[1\] lpm_dff0:inst34\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|din\[1\]\" to the node \"lpm_dff0:inst34\|lpm_ff:lpm_ff_component\|dffs\[1\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|din\[0\] lpm_dff0:inst34\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|din\[0\]\" to the node \"lpm_dff0:inst34\|lpm_ff:lpm_ff_component\|dffs\[0\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_bustri0:inst37\|lpm_bustri:lpm_bustri_component\|dout\[3\] lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\|altsyncram_4o91:auto_generated\|q_a\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_bustri0:inst37\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\|altsyncram_4o91:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_bustri0:inst37\|lpm_bustri:lpm_bustri_component\|dout\[2\] lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\|altsyncram_4o91:auto_generated\|q_a\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_bustri0:inst37\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\|altsyncram_4o91:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_bustri0:inst37\|lpm_bustri:lpm_bustri_component\|dout\[1\] lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\|altsyncram_4o91:auto_generated\|q_a\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_bustri0:inst37\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\|altsyncram_4o91:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_bustri0:inst37\|lpm_bustri:lpm_bustri_component\|dout\[0\] lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\|altsyncram_4o91:auto_generated\|q_a\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_bustri0:inst37\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\|altsyncram_4o91:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Warning: Always-enabled tri-state buffer(s) removed" { { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_bustri0:inst38\|lpm_bustri:lpm_bustri_component\|dout\[3\] SUMASYRESTAS\[3\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_bustri0:inst38\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"SUMASYRESTAS\[3\]\" into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_bustri0:inst38\|lpm_bustri:lpm_bustri_component\|dout\[2\] SUMASYRESTAS\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_bustri0:inst38\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"SUMASYRESTAS\[2\]\" into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_bustri0:inst38\|lpm_bustri:lpm_bustri_component\|dout\[1\] SUMASYRESTAS\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_bustri0:inst38\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"SUMASYRESTAS\[1\]\" into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_bustri0:inst38\|lpm_bustri:lpm_bustri_component\|dout\[0\] SUMASYRESTAS\[0\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_bustri0:inst38\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"SUMASYRESTAS\[0\]\" into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_bustri0:inst38\|lpm_bustri:lpm_bustri_component\|dout\[0\] lpm_clshift2:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_bic:auto_generated\|sbit_w\[4\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_bustri0:inst38\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"lpm_clshift2:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_bic:auto_generated\|sbit_w\[4\]\" into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Always-enabled tri-state buffer(s) removed" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_bustri0:inst38\|lpm_bustri:lpm_bustri_component\|dout\[3\] lpm_clshift2:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_bic:auto_generated\|sbit_w\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_bustri0:inst38\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"lpm_clshift2:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_bic:auto_generated\|sbit_w\[7\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_bustri0:inst38\|lpm_bustri:lpm_bustri_component\|dout\[2\] lpm_clshift2:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_bic:auto_generated\|sbit_w\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_bustri0:inst38\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"lpm_clshift2:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_bic:auto_generated\|sbit_w\[5\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_bustri0:inst38\|lpm_bustri:lpm_bustri_component\|dout\[1\] lpm_clshift2:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_bic:auto_generated\|sbit_w\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_bustri0:inst38\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"lpm_clshift2:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_bic:auto_generated\|sbit_w\[5\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "BANK:inst9\|lpm_bustri0:inst24\|lpm_bustri:lpm_bustri_component\|dout\[3\] lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"BANK:inst9\|lpm_bustri0:inst24\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[3\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "BANK:inst9\|lpm_bustri0:inst24\|lpm_bustri:lpm_bustri_component\|dout\[2\] lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"BANK:inst9\|lpm_bustri0:inst24\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[2\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "BANK:inst9\|lpm_bustri0:inst24\|lpm_bustri:lpm_bustri_component\|dout\[1\] lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"BANK:inst9\|lpm_bustri0:inst24\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[1\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "BANK:inst9\|lpm_bustri0:inst24\|lpm_bustri:lpm_bustri_component\|dout\[0\] lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"BANK:inst9\|lpm_bustri0:inst24\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "BANK:inst9\|lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[3\] lpm_dff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"BANK:inst9\|lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"lpm_dff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[3\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "BANK:inst9\|lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[2\] lpm_dff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"BANK:inst9\|lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"lpm_dff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[2\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "BANK:inst9\|lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[1\] lpm_dff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"BANK:inst9\|lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"lpm_dff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[1\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "BANK:inst9\|lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[0\] lpm_dff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"BANK:inst9\|lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"lpm_dff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[0\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_bustri0:inst36\|lpm_bustri:lpm_bustri_component\|dout\[3\] BANK:inst9\|lpm_dff2:inst11\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_bustri0:inst36\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"BANK:inst9\|lpm_dff2:inst11\|lpm_ff:lpm_ff_component\|dffs\[3\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_bustri0:inst36\|lpm_bustri:lpm_bustri_component\|dout\[2\] BANK:inst9\|lpm_dff2:inst11\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_bustri0:inst36\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"BANK:inst9\|lpm_dff2:inst11\|lpm_ff:lpm_ff_component\|dffs\[2\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_bustri0:inst36\|lpm_bustri:lpm_bustri_component\|dout\[1\] BANK:inst9\|lpm_dff2:inst11\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_bustri0:inst36\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"BANK:inst9\|lpm_dff2:inst11\|lpm_ff:lpm_ff_component\|dffs\[1\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_bustri0:inst36\|lpm_bustri:lpm_bustri_component\|dout\[0\] BANK:inst9\|lpm_dff2:inst11\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_bustri0:inst36\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"BANK:inst9\|lpm_dff2:inst11\|lpm_ff:lpm_ff_component\|dffs\[0\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "CNT\[2\] GND " "Warning (13410): Pin \"CNT\[2\]\" is stuck at GND" {  } { { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 320 896 1072 336 "CNT\[2..0\]" "" } { 143 -88 4 248 "CNT\[1..0\]" "" } { -22 -400 -384 24 "CNT\[2\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ADDRES\[4\] GND " "Warning (13410): Pin \"ADDRES\[4\]\" is stuck at GND" {  } { { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 520 1176 1352 536 "ADDRES\[4..0\]" "" } { 337 1272 1336 408 "ADDRES\[2..0\]" "" } { 367 1348 1368 448 "ADDRES\[4..3\]" "" } { 256 1304 1424 272 "ADDRES\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ADDRES\[3\] GND " "Warning (13410): Pin \"ADDRES\[3\]\" is stuck at GND" {  } { { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 520 1176 1352 536 "ADDRES\[4..0\]" "" } { 337 1272 1336 408 "ADDRES\[2..0\]" "" } { 367 1348 1368 448 "ADDRES\[4..3\]" "" } { 256 1304 1424 272 "ADDRES\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "UD GND " "Warning (13410): Pin \"UD\" is stuck at GND" {  } { { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 600 -384 -208 616 "UD" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 20 " "Info: 20 registers lost all their fanouts during netlist optimizations. The first 20 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FSM_RAIZ:inst15\|fstate~5 " "Info: Register \"FSM_RAIZ:inst15\|fstate~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FSM_RAIZ:inst15\|fstate~6 " "Info: Register \"FSM_RAIZ:inst15\|fstate~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FSM_RAIZ:inst15\|fstate~7 " "Info: Register \"FSM_RAIZ:inst15\|fstate~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FSM_RAIZ:inst15\|fstate~8 " "Info: Register \"FSM_RAIZ:inst15\|fstate~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FSM_RAIZ:inst15\|fstate~10 " "Info: Register \"FSM_RAIZ:inst15\|fstate~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FSM_RAIZ:inst15\|fstate~11 " "Info: Register \"FSM_RAIZ:inst15\|fstate~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FSM_RAIZ:inst15\|fstate~12 " "Info: Register \"FSM_RAIZ:inst15\|fstate~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FSM_RAIZ:inst15\|fstate~13 " "Info: Register \"FSM_RAIZ:inst15\|fstate~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FSM_RAIZ:inst15\|fstate~14 " "Info: Register \"FSM_RAIZ:inst15\|fstate~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FSM_RAIZ:inst15\|fstate~15 " "Info: Register \"FSM_RAIZ:inst15\|fstate~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FSM_RAIZ:inst15\|fstate~16 " "Info: Register \"FSM_RAIZ:inst15\|fstate~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FSM_RAIZ:inst15\|fstate~17 " "Info: Register \"FSM_RAIZ:inst15\|fstate~17\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FSM_RAIZ:inst15\|fstate~18 " "Info: Register \"FSM_RAIZ:inst15\|fstate~18\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FSM_RAIZ:inst15\|fstate~19 " "Info: Register \"FSM_RAIZ:inst15\|fstate~19\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FSM_RAIZ:inst15\|fstate~20 " "Info: Register \"FSM_RAIZ:inst15\|fstate~20\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FSM_RAIZ:inst15\|fstate~21 " "Info: Register \"FSM_RAIZ:inst15\|fstate~21\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "BANK:inst9\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register \"BANK:inst9\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "BANK:inst9\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register \"BANK:inst9\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "BANK:inst9\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register \"BANK:inst9\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "BANK:inst9\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register \"BANK:inst9\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\|altsyncram_4o91:auto_generated\|ALTSYNCRAM 2 " "Info: Removed 2 MSB VCC or GND address nodes from RAM block \"lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\|altsyncram_4o91:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_4o91.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/db/altsyncram_4o91.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "altram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "lpm_ram_dq1.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/lpm_ram_dq1.tdf" 51 2 0 } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 200 1144 1304 336 "inst11" "" } } } }  } 0 0 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "240 " "Info: Implemented 240 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Info: Implemented 56 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "177 " "Info: Implemented 177 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "4 " "Info: Implemented 4 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 91 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 91 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 01 22:59:17 2009 " "Info: Processing ended: Sun Nov 01 22:59:17 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 01 22:59:20 2009 " "Info: Processing started: Sun Nov 01 22:59:20 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RAIZ -c RAIZ " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off RAIZ -c RAIZ" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "RAIZ EP2C5AF256A7 " "Info: Selected device EP2C5AF256A7 for design \"RAIZ\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Info: Low junction temperature is -40 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "Info: High junction temperature is 125 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented ROM function because the write is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\|altsyncram_4o91:auto_generated\|ram_block1a3 " "Info: Atom \"lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\|altsyncram_4o91:auto_generated\|ram_block1a3\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\|altsyncram_4o91:auto_generated\|ram_block1a2 " "Info: Atom \"lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\|altsyncram_4o91:auto_generated\|ram_block1a2\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\|altsyncram_4o91:auto_generated\|ram_block1a1 " "Info: Atom \"lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\|altsyncram_4o91:auto_generated\|ram_block1a1\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\|altsyncram_4o91:auto_generated\|ram_block1a0 " "Info: Atom \"lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\|altsyncram_4o91:auto_generated\|ram_block1a0\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1}  } {  } 0 0 "Found following RAM instances in design that are actually implemented ROM function because the write is always disabled" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8AF256A7 " "Info: Device EP2C8AF256A7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C3 " "Info: Pin ~ASDO~ is reserved at location C3" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ F4 " "Info: Pin ~nCSO~ is reserved at location F4" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ N14 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location N14" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "59 59 " "Warning: No exact pin location assignment(s) for 59 pins of 59 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VA\[3\] " "Info: Pin VA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VA[3] } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { -40 504 680 -24 "VA\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VA\[2\] " "Info: Pin VA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VA[2] } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { -40 504 680 -24 "VA\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VA\[1\] " "Info: Pin VA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VA[1] } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { -40 504 680 -24 "VA\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VA\[0\] " "Info: Pin VA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VA[0] } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { -40 504 680 -24 "VA\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VB\[3\] " "Info: Pin VB\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VB[3] } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 16 504 680 32 "VB\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VB[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VB\[2\] " "Info: Pin VB\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VB[2] } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 16 504 680 32 "VB\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VB[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VB\[1\] " "Info: Pin VB\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VB[1] } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 16 504 680 32 "VB\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VB[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VB\[0\] " "Info: Pin VB\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VB[0] } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 16 504 680 32 "VB\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VB[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VC\[3\] " "Info: Pin VC\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VC[3] } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 584 728 904 600 "VC\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VC[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VC\[2\] " "Info: Pin VC\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VC[2] } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 584 728 904 600 "VC\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VC[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VC\[1\] " "Info: Pin VC\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VC[1] } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 584 728 904 600 "VC\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VC[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VC\[0\] " "Info: Pin VC\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VC[0] } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 584 728 904 600 "VC\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VC[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUT " "Info: Pin COUT not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { COUT } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 632 -384 -208 648 "COUT" "" } { 416 -192 -152 432 "COUT" "" } { 344 640 656 386 "COUT" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUT } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AS " "Info: Pin AS not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { AS } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 616 -384 -208 632 "AS" "" } { 192 518 536 216 "AS" "" } { 624 -8 40 640 "AS" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AS } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CNT\[2\] " "Info: Pin CNT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { CNT[2] } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 320 896 1072 336 "CNT\[2..0\]" "" } { 143 -88 4 248 "CNT\[1..0\]" "" } { -22 -400 -384 24 "CNT\[2\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNT[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CNT\[1\] " "Info: Pin CNT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { CNT[1] } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 320 896 1072 336 "CNT\[2..0\]" "" } { 143 -88 4 248 "CNT\[1..0\]" "" } { -22 -400 -384 24 "CNT\[2\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNT[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CNT\[0\] " "Info: Pin CNT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { CNT[0] } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 320 896 1072 336 "CNT\[2..0\]" "" } { 143 -88 4 248 "CNT\[1..0\]" "" } { -22 -400 -384 24 "CNT\[2\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNT[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EN_CLK " "Info: Pin EN_CLK not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { EN_CLK } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 568 -384 -208 584 "EN_CLK" "" } { 232 -288 -246 248 "EN_CLK" "" } { 544 -8 42 560 "EN_CLK" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN_CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CNT2_0 " "Info: Pin CNT2_0 not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { CNT2_0 } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 552 -384 -208 568 "CNT2_0" "" } { 129 -192 -144 145 "CNT2_0" "" } { 432 -192 -144 448 "CNT2_0" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNT2_0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CNT2\[1\] " "Info: Pin CNT2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { CNT2[1] } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 520 -384 -208 536 "CNT2\[1..0\]" "" } { 64 -328 -224 80 "CNT2\[1..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNT2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CNT2\[0\] " "Info: Pin CNT2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { CNT2[0] } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 520 -384 -208 536 "CNT2\[1..0\]" "" } { 64 -328 -224 80 "CNT2\[1..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNT2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WR " "Info: Pin WR not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { WR } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 584 -384 -208 600 "WR" "" } { 56 96 120 72 "WR" "" } { 384 -8 40 400 "WR" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WR } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AND_1 " "Info: Pin AND_1 not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { AND_1 } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 496 176 352 512 "AND_1" "" } { 848 -8 40 864 "AND_1" "" } { 419 401 416 456 "AND_1" "" } { 408 512 547 424 "AND_1" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AND_1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRES\[4\] " "Info: Pin ADDRES\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ADDRES[4] } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 520 1176 1352 536 "ADDRES\[4..0\]" "" } { 337 1272 1336 408 "ADDRES\[2..0\]" "" } { 367 1348 1368 448 "ADDRES\[4..3\]" "" } { 256 1304 1424 272 "ADDRES\[4..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRES[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRES\[3\] " "Info: Pin ADDRES\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ADDRES[3] } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 520 1176 1352 536 "ADDRES\[4..0\]" "" } { 337 1272 1336 408 "ADDRES\[2..0\]" "" } { 367 1348 1368 448 "ADDRES\[4..3\]" "" } { 256 1304 1424 272 "ADDRES\[4..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRES[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRES\[2\] " "Info: Pin ADDRES\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ADDRES[2] } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 520 1176 1352 536 "ADDRES\[4..0\]" "" } { 337 1272 1336 408 "ADDRES\[2..0\]" "" } { 367 1348 1368 448 "ADDRES\[4..3\]" "" } { 256 1304 1424 272 "ADDRES\[4..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRES[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRES\[1\] " "Info: Pin ADDRES\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ADDRES[1] } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 520 1176 1352 536 "ADDRES\[4..0\]" "" } { 337 1272 1336 408 "ADDRES\[2..0\]" "" } { 367 1348 1368 448 "ADDRES\[4..3\]" "" } { 256 1304 1424 272 "ADDRES\[4..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRES[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRES\[0\] " "Info: Pin ADDRES\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ADDRES[0] } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 520 1176 1352 536 "ADDRES\[4..0\]" "" } { 337 1272 1336 408 "ADDRES\[2..0\]" "" } { 367 1348 1368 448 "ADDRES\[4..3\]" "" } { 256 1304 1424 272 "ADDRES\[4..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRES[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "UD " "Info: Pin UD not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { UD } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 600 -384 -208 616 "UD" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UD } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIRWR\[2\] " "Info: Pin DIRWR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DIRWR[2] } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { -72 48 224 -56 "DIRWR\[2..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIRWR[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIRWR\[1\] " "Info: Pin DIRWR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DIRWR[1] } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { -72 48 224 -56 "DIRWR\[2..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIRWR[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIRWR\[0\] " "Info: Pin DIRWR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DIRWR[0] } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { -72 48 224 -56 "DIRWR\[2..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIRWR[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SUMASYRESTAS\[3\] " "Info: Pin SUMASYRESTAS\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { SUMASYRESTAS[3] } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 216 680 696 424 "SUMASYRESTAS\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SUMASYRESTAS[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SUMASYRESTAS\[2\] " "Info: Pin SUMASYRESTAS\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { SUMASYRESTAS[2] } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 216 680 696 424 "SUMASYRESTAS\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SUMASYRESTAS[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SUMASYRESTAS\[1\] " "Info: Pin SUMASYRESTAS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { SUMASYRESTAS[1] } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 216 680 696 424 "SUMASYRESTAS\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SUMASYRESTAS[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SUMASYRESTAS\[0\] " "Info: Pin SUMASYRESTAS\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { SUMASYRESTAS[0] } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 216 680 696 424 "SUMASYRESTAS\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SUMASYRESTAS[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VRAM\[3\] " "Info: Pin VRAM\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VRAM[3] } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 168 1144 1320 184 "VRAM\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VRAM[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VRAM\[2\] " "Info: Pin VRAM\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VRAM[2] } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 168 1144 1320 184 "VRAM\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VRAM[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VRAM\[1\] " "Info: Pin VRAM\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VRAM[1] } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 168 1144 1320 184 "VRAM\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VRAM[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VRAM\[0\] " "Info: Pin VRAM\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VRAM[0] } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 168 1144 1320 184 "VRAM\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VRAM[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VRIN\[3\] " "Info: Pin VRIN\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VRIN[3] } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 464 928 1104 480 "VRIN\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VRIN[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VRIN\[2\] " "Info: Pin VRIN\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VRIN[2] } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 464 928 1104 480 "VRIN\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VRIN[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VRIN\[1\] " "Info: Pin VRIN\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VRIN[1] } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 464 928 1104 480 "VRIN\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VRIN[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VRIN\[0\] " "Info: Pin VRIN\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VRIN[0] } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 464 928 1104 480 "VRIN\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VRIN[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSA\[3\] " "Info: Pin VSA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VSA[3] } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 200 480 496 376 "VSA\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSA\[2\] " "Info: Pin VSA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VSA[2] } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 200 480 496 376 "VSA\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSA\[1\] " "Info: Pin VSA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VSA[1] } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 200 480 496 376 "VSA\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSA\[0\] " "Info: Pin VSA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VSA[0] } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 200 480 496 376 "VSA\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSB\[3\] " "Info: Pin VSB\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VSB[3] } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 200 656 672 376 "VSB\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSB[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSB\[2\] " "Info: Pin VSB\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VSB[2] } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 200 656 672 376 "VSB\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSB[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSB\[1\] " "Info: Pin VSB\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VSB[1] } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 200 656 672 376 "VSB\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSB[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSB\[0\] " "Info: Pin VSB\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VSB[0] } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 200 656 672 376 "VSB\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSB[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSHISTE\[3\] " "Info: Pin VSHISTE\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VSHISTE[3] } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 248 696 712 424 "VSHISTE\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSHISTE[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSHISTE\[2\] " "Info: Pin VSHISTE\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VSHISTE[2] } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 248 696 712 424 "VSHISTE\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSHISTE[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSHISTE\[1\] " "Info: Pin VSHISTE\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VSHISTE[1] } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 248 696 712 424 "VSHISTE\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSHISTE[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSHISTE\[0\] " "Info: Pin VSHISTE\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VSHISTE[0] } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 248 696 712 424 "VSHISTE\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSHISTE[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLEAR " "Info: Pin CLEAR not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { CLEAR } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 360 -352 -184 376 "CLEAR" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLEAR } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { CLK } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 536 -384 -216 552 "CLK" "" } { 96 502 523 112 "CLK" "" } { 96 320 344 112 "CLK" "" } { 8 96 120 24 "CLK" "" } { 96 758 779 112 "CLK" "" } { 504 750 771 520 "CLK" "" } { 584 464 504 600 "CLK" "" } { 368 -184 -152 384 "CLK" "" } { 104 -520 -492 120 "CLK" "" } { 216 -280 -248 232 "CLK" "" } { 272 1376 1412 288 "CLK" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "START " "Info: Pin START not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { START } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 392 -352 -184 408 "START" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN H2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLK (placed in PIN H2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { CLK } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 536 -384 -216 552 "CLK" "" } { 96 502 523 112 "CLK" "" } { 96 320 344 112 "CLK" "" } { 8 96 120 24 "CLK" "" } { 96 758 779 112 "CLK" "" } { 504 750 771 520 "CLK" "" } { 584 464 504 600 "CLK" "" } { 368 -184 -152 384 "CLK" "" } { 104 -520 -492 120 "CLK" "" } { 216 -280 -248 232 "CLK" "" } { 272 1376 1412 288 "CLK" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FSM_RAIZ:inst15\|DIRRAM0~1  " "Info: Automatically promoted node FSM_RAIZ:inst15\|DIRRAM0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM_RAIZ:inst15\|fstate.state3 " "Info: Destination node FSM_RAIZ:inst15\|fstate.state3" {  } { { "FSM_RAIZ.v" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/FSM_RAIZ.v" 101 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM_RAIZ:inst15|fstate.state3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "FSM_RAIZ.v" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/FSM_RAIZ.v" 50 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM_RAIZ:inst15|DIRRAM0~1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "58 unused 3.3V 2 56 0 " "Info: Number of I/O pins in group: 58 (unused VREF, 3.3V VCCIO, 2 input, 56 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 32 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  32 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 43 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 38 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "8.423 ns register register " "Info: Estimated most critical path is register to register delay of 8.423 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FSM_RAIZ:inst15\|fstate.state6 1 REG LAB_X21_Y12 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X21_Y12; Fanout = 9; REG Node = 'FSM_RAIZ:inst15\|fstate.state6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM_RAIZ:inst15|fstate.state6 } "NODE_NAME" } } { "FSM_RAIZ.v" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/FSM_RAIZ.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.333 ns) 1.363 ns FSM_RAIZ:inst15\|DIRB2~1 2 COMB LAB_X21_Y11 2 " "Info: 2: + IC(1.030 ns) + CELL(0.333 ns) = 1.363 ns; Loc. = LAB_X21_Y11; Fanout = 2; COMB Node = 'FSM_RAIZ:inst15\|DIRB2~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { FSM_RAIZ:inst15|fstate.state6 FSM_RAIZ:inst15|DIRB2~1 } "NODE_NAME" } } { "FSM_RAIZ.v" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/FSM_RAIZ.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.561 ns) 2.657 ns FSM_RAIZ:inst15\|WideOr14~1 3 COMB LAB_X20_Y12 3 " "Info: 3: + IC(0.733 ns) + CELL(0.561 ns) = 2.657 ns; Loc. = LAB_X20_Y12; Fanout = 3; COMB Node = 'FSM_RAIZ:inst15\|WideOr14~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { FSM_RAIZ:inst15|DIRB2~1 FSM_RAIZ:inst15|WideOr14~1 } "NODE_NAME" } } { "FSM_RAIZ.v" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/FSM_RAIZ.v" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.333 ns) 3.358 ns FSM_RAIZ:inst15\|WB~1 4 COMB LAB_X20_Y12 10 " "Info: 4: + IC(0.368 ns) + CELL(0.333 ns) = 3.358 ns; Loc. = LAB_X20_Y12; Fanout = 10; COMB Node = 'FSM_RAIZ:inst15\|WB~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.701 ns" { FSM_RAIZ:inst15|WideOr14~1 FSM_RAIZ:inst15|WB~1 } "NODE_NAME" } } { "FSM_RAIZ.v" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/FSM_RAIZ.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.539 ns) 4.058 ns BANK:inst9\|lpm_decode0:inst31\|lpm_decode:lpm_decode_component\|decode_3rf:auto_generated\|w_anode78w\[3\]~2 5 COMB LAB_X20_Y12 4 " "Info: 5: + IC(0.161 ns) + CELL(0.539 ns) = 4.058 ns; Loc. = LAB_X20_Y12; Fanout = 4; COMB Node = 'BANK:inst9\|lpm_decode0:inst31\|lpm_decode:lpm_decode_component\|decode_3rf:auto_generated\|w_anode78w\[3\]~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { FSM_RAIZ:inst15|WB~1 BANK:inst9|lpm_decode0:inst31|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode78w[3]~2 } "NODE_NAME" } } { "db/decode_3rf.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/db/decode_3rf.tdf" 40 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.539 ns) 4.758 ns BANK:inst9\|lpm_decode0:inst31\|lpm_decode:lpm_decode_component\|decode_3rf:auto_generated\|w_anode68w\[3\] 6 COMB LAB_X20_Y12 4 " "Info: 6: + IC(0.161 ns) + CELL(0.539 ns) = 4.758 ns; Loc. = LAB_X20_Y12; Fanout = 4; COMB Node = 'BANK:inst9\|lpm_decode0:inst31\|lpm_decode:lpm_decode_component\|decode_3rf:auto_generated\|w_anode68w\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { BANK:inst9|lpm_decode0:inst31|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode78w[3]~2 BANK:inst9|lpm_decode0:inst31|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode68w[3] } "NODE_NAME" } } { "db/decode_3rf.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/db/decode_3rf.tdf" 39 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.132 ns) + CELL(0.183 ns) 6.073 ns BANK:inst9\|lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[2\]~9 7 COMB LAB_X20_Y9 1 " "Info: 7: + IC(1.132 ns) + CELL(0.183 ns) = 6.073 ns; Loc. = LAB_X20_Y9; Fanout = 1; COMB Node = 'BANK:inst9\|lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[2\]~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { BANK:inst9|lpm_decode0:inst31|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode68w[3] BANK:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~9 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.563 ns) 7.015 ns BANK:inst9\|lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[2\]~11 8 COMB LAB_X21_Y9 2 " "Info: 8: + IC(0.379 ns) + CELL(0.563 ns) = 7.015 ns; Loc. = LAB_X21_Y9; Fanout = 2; COMB Node = 'BANK:inst9\|lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[2\]~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.942 ns" { BANK:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~9 BANK:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~11 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.565 ns) 8.323 ns BANK:inst9\|lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[2\]~12 9 COMB LAB_X20_Y11 1 " "Info: 9: + IC(0.743 ns) + CELL(0.565 ns) = 8.323 ns; Loc. = LAB_X20_Y11; Fanout = 1; COMB Node = 'BANK:inst9\|lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[2\]~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.308 ns" { BANK:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~11 BANK:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~12 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 8.423 ns lpm_dff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[2\] 10 REG LAB_X20_Y11 4 " "Info: 10: + IC(0.000 ns) + CELL(0.100 ns) = 8.423 ns; Loc. = LAB_X20_Y11; Fanout = 4; REG Node = 'lpm_dff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { BANK:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~12 lpm_dff2:inst6|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.716 ns ( 44.12 % ) " "Info: Total cell delay = 3.716 ns ( 44.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.707 ns ( 55.88 % ) " "Info: Total interconnect delay = 4.707 ns ( 55.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.423 ns" { FSM_RAIZ:inst15|fstate.state6 FSM_RAIZ:inst15|DIRB2~1 FSM_RAIZ:inst15|WideOr14~1 FSM_RAIZ:inst15|WB~1 BANK:inst9|lpm_decode0:inst31|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode78w[3]~2 BANK:inst9|lpm_decode0:inst31|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode68w[3] BANK:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~9 BANK:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~11 BANK:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~12 lpm_dff2:inst6|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "56 " "Warning: Found 56 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VA\[3\] 0 " "Info: Pin \"VA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VA\[2\] 0 " "Info: Pin \"VA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VA\[1\] 0 " "Info: Pin \"VA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VA\[0\] 0 " "Info: Pin \"VA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VB\[3\] 0 " "Info: Pin \"VB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VB\[2\] 0 " "Info: Pin \"VB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VB\[1\] 0 " "Info: Pin \"VB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VB\[0\] 0 " "Info: Pin \"VB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VC\[3\] 0 " "Info: Pin \"VC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VC\[2\] 0 " "Info: Pin \"VC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VC\[1\] 0 " "Info: Pin \"VC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VC\[0\] 0 " "Info: Pin \"VC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COUT 0 " "Info: Pin \"COUT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AS 0 " "Info: Pin \"AS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CNT\[2\] 0 " "Info: Pin \"CNT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CNT\[1\] 0 " "Info: Pin \"CNT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CNT\[0\] 0 " "Info: Pin \"CNT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EN_CLK 0 " "Info: Pin \"EN_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CNT2_0 0 " "Info: Pin \"CNT2_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CNT2\[1\] 0 " "Info: Pin \"CNT2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CNT2\[0\] 0 " "Info: Pin \"CNT2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WR 0 " "Info: Pin \"WR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AND_1 0 " "Info: Pin \"AND_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRES\[4\] 0 " "Info: Pin \"ADDRES\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRES\[3\] 0 " "Info: Pin \"ADDRES\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRES\[2\] 0 " "Info: Pin \"ADDRES\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRES\[1\] 0 " "Info: Pin \"ADDRES\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRES\[0\] 0 " "Info: Pin \"ADDRES\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UD 0 " "Info: Pin \"UD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DIRWR\[2\] 0 " "Info: Pin \"DIRWR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DIRWR\[1\] 0 " "Info: Pin \"DIRWR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DIRWR\[0\] 0 " "Info: Pin \"DIRWR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SUMASYRESTAS\[3\] 0 " "Info: Pin \"SUMASYRESTAS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SUMASYRESTAS\[2\] 0 " "Info: Pin \"SUMASYRESTAS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SUMASYRESTAS\[1\] 0 " "Info: Pin \"SUMASYRESTAS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SUMASYRESTAS\[0\] 0 " "Info: Pin \"SUMASYRESTAS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VRAM\[3\] 0 " "Info: Pin \"VRAM\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VRAM\[2\] 0 " "Info: Pin \"VRAM\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VRAM\[1\] 0 " "Info: Pin \"VRAM\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VRAM\[0\] 0 " "Info: Pin \"VRAM\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VRIN\[3\] 0 " "Info: Pin \"VRIN\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VRIN\[2\] 0 " "Info: Pin \"VRIN\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VRIN\[1\] 0 " "Info: Pin \"VRIN\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VRIN\[0\] 0 " "Info: Pin \"VRIN\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSA\[3\] 0 " "Info: Pin \"VSA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSA\[2\] 0 " "Info: Pin \"VSA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSA\[1\] 0 " "Info: Pin \"VSA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSA\[0\] 0 " "Info: Pin \"VSA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSB\[3\] 0 " "Info: Pin \"VSB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSB\[2\] 0 " "Info: Pin \"VSB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSB\[1\] 0 " "Info: Pin \"VSB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSB\[0\] 0 " "Info: Pin \"VSB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSHISTE\[3\] 0 " "Info: Pin \"VSHISTE\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSHISTE\[2\] 0 " "Info: Pin \"VSHISTE\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSHISTE\[1\] 0 " "Info: Pin \"VSHISTE\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSHISTE\[0\] 0 " "Info: Pin \"VSHISTE\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "4 " "Warning: Following 4 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "CNT\[2\] GND " "Info: Pin CNT\[2\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { CNT[2] } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 320 896 1072 336 "CNT\[2..0\]" "" } { 143 -88 4 248 "CNT\[1..0\]" "" } { -22 -400 -384 24 "CNT\[2\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNT[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ADDRES\[4\] GND " "Info: Pin ADDRES\[4\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ADDRES[4] } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 520 1176 1352 536 "ADDRES\[4..0\]" "" } { 337 1272 1336 408 "ADDRES\[2..0\]" "" } { 367 1348 1368 448 "ADDRES\[4..3\]" "" } { 256 1304 1424 272 "ADDRES\[4..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRES[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ADDRES\[3\] GND " "Info: Pin ADDRES\[3\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ADDRES[3] } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 520 1176 1352 536 "ADDRES\[4..0\]" "" } { 337 1272 1336 408 "ADDRES\[2..0\]" "" } { 367 1348 1368 448 "ADDRES\[4..3\]" "" } { 256 1304 1424 272 "ADDRES\[4..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRES[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "UD GND " "Info: Pin UD has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { UD } } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 600 -384 -208 616 "UD" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UD } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 01 22:59:26 2009 " "Info: Processing ended: Sun Nov 01 22:59:26 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 01 22:59:29 2009 " "Info: Processing started: Sun Nov 01 22:59:29 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RAIZ -c RAIZ " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off RAIZ -c RAIZ" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" {  } {  } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "159 " "Info: Peak virtual memory: 159 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 01 22:59:31 2009 " "Info: Processing ended: Sun Nov 01 22:59:31 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 01 22:59:32 2009 " "Info: Processing started: Sun Nov 01 22:59:32 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RAIZ -c RAIZ --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RAIZ -c RAIZ --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 536 -384 -216 552 "CLK" "" } { 96 502 523 112 "CLK" "" } { 96 320 344 112 "CLK" "" } { 8 96 120 24 "CLK" "" } { 96 758 779 112 "CLK" "" } { 504 750 771 520 "CLK" "" } { 584 464 504 600 "CLK" "" } { 368 -184 -152 384 "CLK" "" } { 104 -520 -492 120 "CLK" "" } { 216 -280 -248 232 "CLK" "" } { 272 1376 1412 288 "CLK" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register FSM_RAIZ:inst15\|fstate.state6 register lpm_dff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[2\] 133.4 MHz 7.496 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 133.4 MHz between source register \"FSM_RAIZ:inst15\|fstate.state6\" and destination register \"lpm_dff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[2\]\" (period= 7.496 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.245 ns + Longest register register " "Info: + Longest register to register delay is 7.245 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FSM_RAIZ:inst15\|fstate.state6 1 REG LCFF_X21_Y12_N7 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y12_N7; Fanout = 9; REG Node = 'FSM_RAIZ:inst15\|fstate.state6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM_RAIZ:inst15|fstate.state6 } "NODE_NAME" } } { "FSM_RAIZ.v" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/FSM_RAIZ.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.183 ns) 1.170 ns FSM_RAIZ:inst15\|DIRB2~1 2 COMB LCCOMB_X21_Y11_N20 2 " "Info: 2: + IC(0.987 ns) + CELL(0.183 ns) = 1.170 ns; Loc. = LCCOMB_X21_Y11_N20; Fanout = 2; COMB Node = 'FSM_RAIZ:inst15\|DIRB2~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.170 ns" { FSM_RAIZ:inst15|fstate.state6 FSM_RAIZ:inst15|DIRB2~1 } "NODE_NAME" } } { "FSM_RAIZ.v" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/FSM_RAIZ.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.333 ns) 2.341 ns FSM_RAIZ:inst15\|WideOr14~1 3 COMB LCCOMB_X20_Y12_N30 3 " "Info: 3: + IC(0.838 ns) + CELL(0.333 ns) = 2.341 ns; Loc. = LCCOMB_X20_Y12_N30; Fanout = 3; COMB Node = 'FSM_RAIZ:inst15\|WideOr14~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { FSM_RAIZ:inst15|DIRB2~1 FSM_RAIZ:inst15|WideOr14~1 } "NODE_NAME" } } { "FSM_RAIZ.v" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/FSM_RAIZ.v" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.184 ns) 2.848 ns FSM_RAIZ:inst15\|WB~1 4 COMB LCCOMB_X20_Y12_N22 10 " "Info: 4: + IC(0.323 ns) + CELL(0.184 ns) = 2.848 ns; Loc. = LCCOMB_X20_Y12_N22; Fanout = 10; COMB Node = 'FSM_RAIZ:inst15\|WB~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.507 ns" { FSM_RAIZ:inst15|WideOr14~1 FSM_RAIZ:inst15|WB~1 } "NODE_NAME" } } { "FSM_RAIZ.v" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/FSM_RAIZ.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.184 ns) 3.357 ns BANK:inst9\|lpm_decode0:inst31\|lpm_decode:lpm_decode_component\|decode_3rf:auto_generated\|w_anode78w\[3\]~2 5 COMB LCCOMB_X20_Y12_N0 4 " "Info: 5: + IC(0.325 ns) + CELL(0.184 ns) = 3.357 ns; Loc. = LCCOMB_X20_Y12_N0; Fanout = 4; COMB Node = 'BANK:inst9\|lpm_decode0:inst31\|lpm_decode:lpm_decode_component\|decode_3rf:auto_generated\|w_anode78w\[3\]~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.509 ns" { FSM_RAIZ:inst15|WB~1 BANK:inst9|lpm_decode0:inst31|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode78w[3]~2 } "NODE_NAME" } } { "db/decode_3rf.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/db/decode_3rf.tdf" 40 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.184 ns) 3.867 ns BANK:inst9\|lpm_decode0:inst31\|lpm_decode:lpm_decode_component\|decode_3rf:auto_generated\|w_anode68w\[3\] 6 COMB LCCOMB_X20_Y12_N10 4 " "Info: 6: + IC(0.326 ns) + CELL(0.184 ns) = 3.867 ns; Loc. = LCCOMB_X20_Y12_N10; Fanout = 4; COMB Node = 'BANK:inst9\|lpm_decode0:inst31\|lpm_decode:lpm_decode_component\|decode_3rf:auto_generated\|w_anode68w\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.510 ns" { BANK:inst9|lpm_decode0:inst31|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode78w[3]~2 BANK:inst9|lpm_decode0:inst31|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode68w[3] } "NODE_NAME" } } { "db/decode_3rf.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/db/decode_3rf.tdf" 39 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.949 ns) + CELL(0.183 ns) 4.999 ns BANK:inst9\|lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[2\]~9 7 COMB LCCOMB_X20_Y9_N4 1 " "Info: 7: + IC(0.949 ns) + CELL(0.183 ns) = 4.999 ns; Loc. = LCCOMB_X20_Y9_N4; Fanout = 1; COMB Node = 'BANK:inst9\|lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[2\]~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { BANK:inst9|lpm_decode0:inst31|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode68w[3] BANK:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~9 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.184 ns) 6.040 ns BANK:inst9\|lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[2\]~11 8 COMB LCCOMB_X21_Y9_N0 2 " "Info: 8: + IC(0.857 ns) + CELL(0.184 ns) = 6.040 ns; Loc. = LCCOMB_X21_Y9_N0; Fanout = 2; COMB Node = 'BANK:inst9\|lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[2\]~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { BANK:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~9 BANK:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~11 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.184 ns) 7.145 ns BANK:inst9\|lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[2\]~12 9 COMB LCCOMB_X20_Y11_N8 1 " "Info: 9: + IC(0.921 ns) + CELL(0.184 ns) = 7.145 ns; Loc. = LCCOMB_X20_Y11_N8; Fanout = 1; COMB Node = 'BANK:inst9\|lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[2\]~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { BANK:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~11 BANK:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~12 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 7.245 ns lpm_dff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[2\] 10 REG LCFF_X20_Y11_N9 4 " "Info: 10: + IC(0.000 ns) + CELL(0.100 ns) = 7.245 ns; Loc. = LCFF_X20_Y11_N9; Fanout = 4; REG Node = 'lpm_dff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { BANK:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~12 lpm_dff2:inst6|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.719 ns ( 23.73 % ) " "Info: Total cell delay = 1.719 ns ( 23.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.526 ns ( 76.27 % ) " "Info: Total interconnect delay = 5.526 ns ( 76.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.245 ns" { FSM_RAIZ:inst15|fstate.state6 FSM_RAIZ:inst15|DIRB2~1 FSM_RAIZ:inst15|WideOr14~1 FSM_RAIZ:inst15|WB~1 BANK:inst9|lpm_decode0:inst31|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode78w[3]~2 BANK:inst9|lpm_decode0:inst31|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode68w[3] BANK:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~9 BANK:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~11 BANK:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~12 lpm_dff2:inst6|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.245 ns" { FSM_RAIZ:inst15|fstate.state6 {} FSM_RAIZ:inst15|DIRB2~1 {} FSM_RAIZ:inst15|WideOr14~1 {} FSM_RAIZ:inst15|WB~1 {} BANK:inst9|lpm_decode0:inst31|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode78w[3]~2 {} BANK:inst9|lpm_decode0:inst31|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode68w[3] {} BANK:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~9 {} BANK:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~11 {} BANK:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~12 {} lpm_dff2:inst6|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.987ns 0.838ns 0.323ns 0.325ns 0.326ns 0.949ns 0.857ns 0.921ns 0.000ns } { 0.000ns 0.183ns 0.333ns 0.184ns 0.184ns 0.184ns 0.183ns 0.184ns 0.184ns 0.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.004 ns - Smallest " "Info: - Smallest clock skew is -0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.616 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.616 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.049 ns) 1.049 ns CLK 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.049 ns) = 1.049 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 536 -384 -216 552 "CLK" "" } { 96 502 523 112 "CLK" "" } { 96 320 344 112 "CLK" "" } { 8 96 120 24 "CLK" "" } { 96 758 779 112 "CLK" "" } { 504 750 771 520 "CLK" "" } { 584 464 504 600 "CLK" "" } { 368 -184 -152 384 "CLK" "" } { 104 -520 -492 120 "CLK" "" } { 216 -280 -248 232 "CLK" "" } { 272 1376 1412 288 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.185 ns CLK~clkctrl 2 COMB CLKCTRL_G2 76 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.185 ns; Loc. = CLKCTRL_G2; Fanout = 76; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 536 -384 -216 552 "CLK" "" } { 96 502 523 112 "CLK" "" } { 96 320 344 112 "CLK" "" } { 8 96 120 24 "CLK" "" } { 96 758 779 112 "CLK" "" } { 504 750 771 520 "CLK" "" } { 584 464 504 600 "CLK" "" } { 368 -184 -152 384 "CLK" "" } { 104 -520 -492 120 "CLK" "" } { 216 -280 -248 232 "CLK" "" } { 272 1376 1412 288 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.623 ns) 2.616 ns lpm_dff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[2\] 3 REG LCFF_X20_Y11_N9 4 " "Info: 3: + IC(0.808 ns) + CELL(0.623 ns) = 2.616 ns; Loc. = LCFF_X20_Y11_N9; Fanout = 4; REG Node = 'lpm_dff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.431 ns" { CLK~clkctrl lpm_dff2:inst6|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.672 ns ( 63.91 % ) " "Info: Total cell delay = 1.672 ns ( 63.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.944 ns ( 36.09 % ) " "Info: Total interconnect delay = 0.944 ns ( 36.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.616 ns" { CLK CLK~clkctrl lpm_dff2:inst6|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.616 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_dff2:inst6|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.136ns 0.808ns } { 0.000ns 1.049ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.620 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.620 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.049 ns) 1.049 ns CLK 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.049 ns) = 1.049 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 536 -384 -216 552 "CLK" "" } { 96 502 523 112 "CLK" "" } { 96 320 344 112 "CLK" "" } { 8 96 120 24 "CLK" "" } { 96 758 779 112 "CLK" "" } { 504 750 771 520 "CLK" "" } { 584 464 504 600 "CLK" "" } { 368 -184 -152 384 "CLK" "" } { 104 -520 -492 120 "CLK" "" } { 216 -280 -248 232 "CLK" "" } { 272 1376 1412 288 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.185 ns CLK~clkctrl 2 COMB CLKCTRL_G2 76 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.185 ns; Loc. = CLKCTRL_G2; Fanout = 76; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 536 -384 -216 552 "CLK" "" } { 96 502 523 112 "CLK" "" } { 96 320 344 112 "CLK" "" } { 8 96 120 24 "CLK" "" } { 96 758 779 112 "CLK" "" } { 504 750 771 520 "CLK" "" } { 584 464 504 600 "CLK" "" } { 368 -184 -152 384 "CLK" "" } { 104 -520 -492 120 "CLK" "" } { 216 -280 -248 232 "CLK" "" } { 272 1376 1412 288 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.623 ns) 2.620 ns FSM_RAIZ:inst15\|fstate.state6 3 REG LCFF_X21_Y12_N7 9 " "Info: 3: + IC(0.812 ns) + CELL(0.623 ns) = 2.620 ns; Loc. = LCFF_X21_Y12_N7; Fanout = 9; REG Node = 'FSM_RAIZ:inst15\|fstate.state6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.435 ns" { CLK~clkctrl FSM_RAIZ:inst15|fstate.state6 } "NODE_NAME" } } { "FSM_RAIZ.v" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/FSM_RAIZ.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.672 ns ( 63.82 % ) " "Info: Total cell delay = 1.672 ns ( 63.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.948 ns ( 36.18 % ) " "Info: Total interconnect delay = 0.948 ns ( 36.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.620 ns" { CLK CLK~clkctrl FSM_RAIZ:inst15|fstate.state6 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.620 ns" { CLK {} CLK~combout {} CLK~clkctrl {} FSM_RAIZ:inst15|fstate.state6 {} } { 0.000ns 0.000ns 0.136ns 0.812ns } { 0.000ns 1.049ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.616 ns" { CLK CLK~clkctrl lpm_dff2:inst6|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.616 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_dff2:inst6|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.136ns 0.808ns } { 0.000ns 1.049ns 0.000ns 0.623ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.620 ns" { CLK CLK~clkctrl FSM_RAIZ:inst15|fstate.state6 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.620 ns" { CLK {} CLK~combout {} CLK~clkctrl {} FSM_RAIZ:inst15|fstate.state6 {} } { 0.000ns 0.000ns 0.136ns 0.812ns } { 0.000ns 1.049ns 0.000ns 0.623ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.286 ns + " "Info: + Micro clock to output delay of source is 0.286 ns" {  } { { "FSM_RAIZ.v" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/FSM_RAIZ.v" 101 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.039 ns + " "Info: + Micro setup delay of destination is -0.039 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.245 ns" { FSM_RAIZ:inst15|fstate.state6 FSM_RAIZ:inst15|DIRB2~1 FSM_RAIZ:inst15|WideOr14~1 FSM_RAIZ:inst15|WB~1 BANK:inst9|lpm_decode0:inst31|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode78w[3]~2 BANK:inst9|lpm_decode0:inst31|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode68w[3] BANK:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~9 BANK:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~11 BANK:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~12 lpm_dff2:inst6|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.245 ns" { FSM_RAIZ:inst15|fstate.state6 {} FSM_RAIZ:inst15|DIRB2~1 {} FSM_RAIZ:inst15|WideOr14~1 {} FSM_RAIZ:inst15|WB~1 {} BANK:inst9|lpm_decode0:inst31|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode78w[3]~2 {} BANK:inst9|lpm_decode0:inst31|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode68w[3] {} BANK:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~9 {} BANK:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~11 {} BANK:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~12 {} lpm_dff2:inst6|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.987ns 0.838ns 0.323ns 0.325ns 0.326ns 0.949ns 0.857ns 0.921ns 0.000ns } { 0.000ns 0.183ns 0.333ns 0.184ns 0.184ns 0.184ns 0.183ns 0.184ns 0.184ns 0.100ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.616 ns" { CLK CLK~clkctrl lpm_dff2:inst6|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.616 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_dff2:inst6|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.136ns 0.808ns } { 0.000ns 1.049ns 0.000ns 0.623ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.620 ns" { CLK CLK~clkctrl FSM_RAIZ:inst15|fstate.state6 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.620 ns" { CLK {} CLK~combout {} CLK~clkctrl {} FSM_RAIZ:inst15|fstate.state6 {} } { 0.000ns 0.000ns 0.136ns 0.812ns } { 0.000ns 1.049ns 0.000ns 0.623ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_dff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[2\] CLEAR CLK 9.631 ns register " "Info: tsu for register \"lpm_dff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[2\]\" (data pin = \"CLEAR\", clock pin = \"CLK\") is 9.631 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.286 ns + Longest pin register " "Info: + Longest pin to register delay is 12.286 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.871 ns) 0.871 ns CLEAR 1 PIN PIN_E14 49 " "Info: 1: + IC(0.000 ns) + CELL(0.871 ns) = 0.871 ns; Loc. = PIN_E14; Fanout = 49; PIN Node = 'CLEAR'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLEAR } "NODE_NAME" } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 360 -352 -184 376 "CLEAR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.127 ns) + CELL(0.477 ns) 7.475 ns FSM_RAIZ:inst15\|DIRB2~2 2 COMB LCCOMB_X20_Y10_N18 5 " "Info: 2: + IC(6.127 ns) + CELL(0.477 ns) = 7.475 ns; Loc. = LCCOMB_X20_Y10_N18; Fanout = 5; COMB Node = 'FSM_RAIZ:inst15\|DIRB2~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.604 ns" { CLEAR FSM_RAIZ:inst15|DIRB2~2 } "NODE_NAME" } } { "FSM_RAIZ.v" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/FSM_RAIZ.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.934 ns) + CELL(0.499 ns) 8.908 ns BANK:inst9\|lpm_decode0:inst31\|lpm_decode:lpm_decode_component\|decode_3rf:auto_generated\|w_anode68w\[3\] 3 COMB LCCOMB_X20_Y12_N10 4 " "Info: 3: + IC(0.934 ns) + CELL(0.499 ns) = 8.908 ns; Loc. = LCCOMB_X20_Y12_N10; Fanout = 4; COMB Node = 'BANK:inst9\|lpm_decode0:inst31\|lpm_decode:lpm_decode_component\|decode_3rf:auto_generated\|w_anode68w\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { FSM_RAIZ:inst15|DIRB2~2 BANK:inst9|lpm_decode0:inst31|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode68w[3] } "NODE_NAME" } } { "db/decode_3rf.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/db/decode_3rf.tdf" 39 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.949 ns) + CELL(0.183 ns) 10.040 ns BANK:inst9\|lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[2\]~9 4 COMB LCCOMB_X20_Y9_N4 1 " "Info: 4: + IC(0.949 ns) + CELL(0.183 ns) = 10.040 ns; Loc. = LCCOMB_X20_Y9_N4; Fanout = 1; COMB Node = 'BANK:inst9\|lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[2\]~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { BANK:inst9|lpm_decode0:inst31|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode68w[3] BANK:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~9 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.184 ns) 11.081 ns BANK:inst9\|lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[2\]~11 5 COMB LCCOMB_X21_Y9_N0 2 " "Info: 5: + IC(0.857 ns) + CELL(0.184 ns) = 11.081 ns; Loc. = LCCOMB_X21_Y9_N0; Fanout = 2; COMB Node = 'BANK:inst9\|lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[2\]~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { BANK:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~9 BANK:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~11 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.184 ns) 12.186 ns BANK:inst9\|lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[2\]~12 6 COMB LCCOMB_X20_Y11_N8 1 " "Info: 6: + IC(0.921 ns) + CELL(0.184 ns) = 12.186 ns; Loc. = LCCOMB_X20_Y11_N8; Fanout = 1; COMB Node = 'BANK:inst9\|lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[2\]~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { BANK:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~11 BANK:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~12 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 12.286 ns lpm_dff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[2\] 7 REG LCFF_X20_Y11_N9 4 " "Info: 7: + IC(0.000 ns) + CELL(0.100 ns) = 12.286 ns; Loc. = LCFF_X20_Y11_N9; Fanout = 4; REG Node = 'lpm_dff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { BANK:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~12 lpm_dff2:inst6|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.498 ns ( 20.33 % ) " "Info: Total cell delay = 2.498 ns ( 20.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.788 ns ( 79.67 % ) " "Info: Total interconnect delay = 9.788 ns ( 79.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.286 ns" { CLEAR FSM_RAIZ:inst15|DIRB2~2 BANK:inst9|lpm_decode0:inst31|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode68w[3] BANK:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~9 BANK:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~11 BANK:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~12 lpm_dff2:inst6|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.286 ns" { CLEAR {} CLEAR~combout {} FSM_RAIZ:inst15|DIRB2~2 {} BANK:inst9|lpm_decode0:inst31|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode68w[3] {} BANK:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~9 {} BANK:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~11 {} BANK:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~12 {} lpm_dff2:inst6|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 6.127ns 0.934ns 0.949ns 0.857ns 0.921ns 0.000ns } { 0.000ns 0.871ns 0.477ns 0.499ns 0.183ns 0.184ns 0.184ns 0.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.039 ns + " "Info: + Micro setup delay of destination is -0.039 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.616 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.616 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.049 ns) 1.049 ns CLK 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.049 ns) = 1.049 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 536 -384 -216 552 "CLK" "" } { 96 502 523 112 "CLK" "" } { 96 320 344 112 "CLK" "" } { 8 96 120 24 "CLK" "" } { 96 758 779 112 "CLK" "" } { 504 750 771 520 "CLK" "" } { 584 464 504 600 "CLK" "" } { 368 -184 -152 384 "CLK" "" } { 104 -520 -492 120 "CLK" "" } { 216 -280 -248 232 "CLK" "" } { 272 1376 1412 288 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.185 ns CLK~clkctrl 2 COMB CLKCTRL_G2 76 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.185 ns; Loc. = CLKCTRL_G2; Fanout = 76; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 536 -384 -216 552 "CLK" "" } { 96 502 523 112 "CLK" "" } { 96 320 344 112 "CLK" "" } { 8 96 120 24 "CLK" "" } { 96 758 779 112 "CLK" "" } { 504 750 771 520 "CLK" "" } { 584 464 504 600 "CLK" "" } { 368 -184 -152 384 "CLK" "" } { 104 -520 -492 120 "CLK" "" } { 216 -280 -248 232 "CLK" "" } { 272 1376 1412 288 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.623 ns) 2.616 ns lpm_dff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[2\] 3 REG LCFF_X20_Y11_N9 4 " "Info: 3: + IC(0.808 ns) + CELL(0.623 ns) = 2.616 ns; Loc. = LCFF_X20_Y11_N9; Fanout = 4; REG Node = 'lpm_dff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.431 ns" { CLK~clkctrl lpm_dff2:inst6|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.672 ns ( 63.91 % ) " "Info: Total cell delay = 1.672 ns ( 63.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.944 ns ( 36.09 % ) " "Info: Total interconnect delay = 0.944 ns ( 36.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.616 ns" { CLK CLK~clkctrl lpm_dff2:inst6|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.616 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_dff2:inst6|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.136ns 0.808ns } { 0.000ns 1.049ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.286 ns" { CLEAR FSM_RAIZ:inst15|DIRB2~2 BANK:inst9|lpm_decode0:inst31|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode68w[3] BANK:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~9 BANK:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~11 BANK:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~12 lpm_dff2:inst6|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.286 ns" { CLEAR {} CLEAR~combout {} FSM_RAIZ:inst15|DIRB2~2 {} BANK:inst9|lpm_decode0:inst31|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode68w[3] {} BANK:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~9 {} BANK:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~11 {} BANK:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~12 {} lpm_dff2:inst6|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 6.127ns 0.934ns 0.949ns 0.857ns 0.921ns 0.000ns } { 0.000ns 0.871ns 0.477ns 0.499ns 0.183ns 0.184ns 0.184ns 0.100ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.616 ns" { CLK CLK~clkctrl lpm_dff2:inst6|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.616 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_dff2:inst6|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.136ns 0.808ns } { 0.000ns 1.049ns 0.000ns 0.623ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK VSHISTE\[0\] FSM_RAIZ:inst15\|fstate.state7 14.003 ns register " "Info: tco from clock \"CLK\" to destination pin \"VSHISTE\[0\]\" through register \"FSM_RAIZ:inst15\|fstate.state7\" is 14.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.619 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.049 ns) 1.049 ns CLK 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.049 ns) = 1.049 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 536 -384 -216 552 "CLK" "" } { 96 502 523 112 "CLK" "" } { 96 320 344 112 "CLK" "" } { 8 96 120 24 "CLK" "" } { 96 758 779 112 "CLK" "" } { 504 750 771 520 "CLK" "" } { 584 464 504 600 "CLK" "" } { 368 -184 -152 384 "CLK" "" } { 104 -520 -492 120 "CLK" "" } { 216 -280 -248 232 "CLK" "" } { 272 1376 1412 288 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.185 ns CLK~clkctrl 2 COMB CLKCTRL_G2 76 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.185 ns; Loc. = CLKCTRL_G2; Fanout = 76; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 536 -384 -216 552 "CLK" "" } { 96 502 523 112 "CLK" "" } { 96 320 344 112 "CLK" "" } { 8 96 120 24 "CLK" "" } { 96 758 779 112 "CLK" "" } { 504 750 771 520 "CLK" "" } { 584 464 504 600 "CLK" "" } { 368 -184 -152 384 "CLK" "" } { 104 -520 -492 120 "CLK" "" } { 216 -280 -248 232 "CLK" "" } { 272 1376 1412 288 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.811 ns) + CELL(0.623 ns) 2.619 ns FSM_RAIZ:inst15\|fstate.state7 3 REG LCFF_X22_Y11_N1 4 " "Info: 3: + IC(0.811 ns) + CELL(0.623 ns) = 2.619 ns; Loc. = LCFF_X22_Y11_N1; Fanout = 4; REG Node = 'FSM_RAIZ:inst15\|fstate.state7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.434 ns" { CLK~clkctrl FSM_RAIZ:inst15|fstate.state7 } "NODE_NAME" } } { "FSM_RAIZ.v" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/FSM_RAIZ.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.672 ns ( 63.84 % ) " "Info: Total cell delay = 1.672 ns ( 63.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.947 ns ( 36.16 % ) " "Info: Total interconnect delay = 0.947 ns ( 36.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.619 ns" { CLK CLK~clkctrl FSM_RAIZ:inst15|fstate.state7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.619 ns" { CLK {} CLK~combout {} CLK~clkctrl {} FSM_RAIZ:inst15|fstate.state7 {} } { 0.000ns 0.000ns 0.136ns 0.811ns } { 0.000ns 1.049ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.286 ns + " "Info: + Micro clock to output delay of source is 0.286 ns" {  } { { "FSM_RAIZ.v" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/FSM_RAIZ.v" 101 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.098 ns + Longest register pin " "Info: + Longest register to pin delay is 11.098 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FSM_RAIZ:inst15\|fstate.state7 1 REG LCFF_X22_Y11_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y11_N1; Fanout = 4; REG Node = 'FSM_RAIZ:inst15\|fstate.state7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM_RAIZ:inst15|fstate.state7 } "NODE_NAME" } } { "FSM_RAIZ.v" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/FSM_RAIZ.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.628 ns) + CELL(0.333 ns) 0.961 ns lpm_mux0:inst13\|lpm_mux:lpm_mux_component\|mux_nmc:auto_generated\|result_node\[1\]~6 2 COMB LCCOMB_X22_Y11_N28 3 " "Info: 2: + IC(0.628 ns) + CELL(0.333 ns) = 0.961 ns; Loc. = LCCOMB_X22_Y11_N28; Fanout = 3; COMB Node = 'lpm_mux0:inst13\|lpm_mux:lpm_mux_component\|mux_nmc:auto_generated\|result_node\[1\]~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.961 ns" { FSM_RAIZ:inst15|fstate.state7 lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[1]~6 } "NODE_NAME" } } { "db/mux_nmc.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/db/mux_nmc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.850 ns) + CELL(0.184 ns) 1.995 ns FSM_RAIZ:inst15\|WideOr9 3 COMB LCCOMB_X20_Y11_N22 1 " "Info: 3: + IC(0.850 ns) + CELL(0.184 ns) = 1.995 ns; Loc. = LCCOMB_X20_Y11_N22; Fanout = 1; COMB Node = 'FSM_RAIZ:inst15\|WideOr9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[1]~6 FSM_RAIZ:inst15|WideOr9 } "NODE_NAME" } } { "FSM_RAIZ.v" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/FSM_RAIZ.v" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.863 ns) + CELL(0.535 ns) 3.393 ns lpm_add_sub1:inst21\|lpm_add_sub:lpm_add_sub_component\|add_sub_21h:auto_generated\|result_int\[0\]~1 4 COMB LCCOMB_X22_Y11_N16 2 " "Info: 4: + IC(0.863 ns) + CELL(0.535 ns) = 3.393 ns; Loc. = LCCOMB_X22_Y11_N16; Fanout = 2; COMB Node = 'lpm_add_sub1:inst21\|lpm_add_sub:lpm_add_sub_component\|add_sub_21h:auto_generated\|result_int\[0\]~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.398 ns" { FSM_RAIZ:inst15|WideOr9 lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[0]~1 } "NODE_NAME" } } { "db/add_sub_21h.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/db/add_sub_21h.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.474 ns) 3.867 ns lpm_add_sub1:inst21\|lpm_add_sub:lpm_add_sub_component\|add_sub_21h:auto_generated\|result_int\[1\]~2 5 COMB LCCOMB_X22_Y11_N18 1 " "Info: 5: + IC(0.000 ns) + CELL(0.474 ns) = 3.867 ns; Loc. = LCCOMB_X22_Y11_N18; Fanout = 1; COMB Node = 'lpm_add_sub1:inst21\|lpm_add_sub:lpm_add_sub_component\|add_sub_21h:auto_generated\|result_int\[1\]~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[0]~1 lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[1]~2 } "NODE_NAME" } } { "db/add_sub_21h.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/db/add_sub_21h.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.544 ns) + CELL(0.184 ns) 4.595 ns lpm_bustri0:inst38\|lpm_bustri:lpm_bustri_component\|dout\[0\]~3 6 COMB LCCOMB_X21_Y11_N12 3 " "Info: 6: + IC(0.544 ns) + CELL(0.184 ns) = 4.595 ns; Loc. = LCCOMB_X21_Y11_N12; Fanout = 3; COMB Node = 'lpm_bustri0:inst38\|lpm_bustri:lpm_bustri_component\|dout\[0\]~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.728 ns" { lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[1]~2 lpm_bustri0:inst38|lpm_bustri:lpm_bustri_component|dout[0]~3 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.570 ns) + CELL(0.184 ns) 5.349 ns lpm_clshift2:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_bic:auto_generated\|sbit_w\[8\]~26 7 COMB LCCOMB_X22_Y11_N14 2 " "Info: 7: + IC(0.570 ns) + CELL(0.184 ns) = 5.349 ns; Loc. = LCCOMB_X22_Y11_N14; Fanout = 2; COMB Node = 'lpm_clshift2:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_bic:auto_generated\|sbit_w\[8\]~26'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { lpm_bustri0:inst38|lpm_bustri:lpm_bustri_component|dout[0]~3 lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_bic:auto_generated|sbit_w[8]~26 } "NODE_NAME" } } { "db/lpm_clshift_bic.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/db/lpm_clshift_bic.tdf" 32 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.333 ns) 6.003 ns lpm_clshift2:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_bic:auto_generated\|sbit_w\[8\]~27 8 COMB LCCOMB_X22_Y11_N12 1 " "Info: 8: + IC(0.321 ns) + CELL(0.333 ns) = 6.003 ns; Loc. = LCCOMB_X22_Y11_N12; Fanout = 1; COMB Node = 'lpm_clshift2:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_bic:auto_generated\|sbit_w\[8\]~27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_bic:auto_generated|sbit_w[8]~26 lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_bic:auto_generated|sbit_w[8]~27 } "NODE_NAME" } } { "db/lpm_clshift_bic.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/db/lpm_clshift_bic.tdf" 32 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.184 ns) 6.497 ns lpm_clshift2:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_bic:auto_generated\|sbit_w\[8\]~28 9 COMB LCCOMB_X22_Y11_N30 2 " "Info: 9: + IC(0.310 ns) + CELL(0.184 ns) = 6.497 ns; Loc. = LCCOMB_X22_Y11_N30; Fanout = 2; COMB Node = 'lpm_clshift2:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_bic:auto_generated\|sbit_w\[8\]~28'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.494 ns" { lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_bic:auto_generated|sbit_w[8]~27 lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_bic:auto_generated|sbit_w[8]~28 } "NODE_NAME" } } { "db/lpm_clshift_bic.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/db/lpm_clshift_bic.tdf" 32 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.504 ns) + CELL(3.097 ns) 11.098 ns VSHISTE\[0\] 10 PIN PIN_R12 0 " "Info: 10: + IC(1.504 ns) + CELL(3.097 ns) = 11.098 ns; Loc. = PIN_R12; Fanout = 0; PIN Node = 'VSHISTE\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.601 ns" { lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_bic:auto_generated|sbit_w[8]~28 VSHISTE[0] } "NODE_NAME" } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 248 696 712 424 "VSHISTE\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.508 ns ( 49.63 % ) " "Info: Total cell delay = 5.508 ns ( 49.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.590 ns ( 50.37 % ) " "Info: Total interconnect delay = 5.590 ns ( 50.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.098 ns" { FSM_RAIZ:inst15|fstate.state7 lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[1]~6 FSM_RAIZ:inst15|WideOr9 lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[0]~1 lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[1]~2 lpm_bustri0:inst38|lpm_bustri:lpm_bustri_component|dout[0]~3 lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_bic:auto_generated|sbit_w[8]~26 lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_bic:auto_generated|sbit_w[8]~27 lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_bic:auto_generated|sbit_w[8]~28 VSHISTE[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.098 ns" { FSM_RAIZ:inst15|fstate.state7 {} lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[1]~6 {} FSM_RAIZ:inst15|WideOr9 {} lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[0]~1 {} lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[1]~2 {} lpm_bustri0:inst38|lpm_bustri:lpm_bustri_component|dout[0]~3 {} lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_bic:auto_generated|sbit_w[8]~26 {} lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_bic:auto_generated|sbit_w[8]~27 {} lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_bic:auto_generated|sbit_w[8]~28 {} VSHISTE[0] {} } { 0.000ns 0.628ns 0.850ns 0.863ns 0.000ns 0.544ns 0.570ns 0.321ns 0.310ns 1.504ns } { 0.000ns 0.333ns 0.184ns 0.535ns 0.474ns 0.184ns 0.184ns 0.333ns 0.184ns 3.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.619 ns" { CLK CLK~clkctrl FSM_RAIZ:inst15|fstate.state7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.619 ns" { CLK {} CLK~combout {} CLK~clkctrl {} FSM_RAIZ:inst15|fstate.state7 {} } { 0.000ns 0.000ns 0.136ns 0.811ns } { 0.000ns 1.049ns 0.000ns 0.623ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.098 ns" { FSM_RAIZ:inst15|fstate.state7 lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[1]~6 FSM_RAIZ:inst15|WideOr9 lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[0]~1 lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[1]~2 lpm_bustri0:inst38|lpm_bustri:lpm_bustri_component|dout[0]~3 lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_bic:auto_generated|sbit_w[8]~26 lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_bic:auto_generated|sbit_w[8]~27 lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_bic:auto_generated|sbit_w[8]~28 VSHISTE[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.098 ns" { FSM_RAIZ:inst15|fstate.state7 {} lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[1]~6 {} FSM_RAIZ:inst15|WideOr9 {} lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[0]~1 {} lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[1]~2 {} lpm_bustri0:inst38|lpm_bustri:lpm_bustri_component|dout[0]~3 {} lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_bic:auto_generated|sbit_w[8]~26 {} lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_bic:auto_generated|sbit_w[8]~27 {} lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_bic:auto_generated|sbit_w[8]~28 {} VSHISTE[0] {} } { 0.000ns 0.628ns 0.850ns 0.863ns 0.000ns 0.544ns 0.570ns 0.321ns 0.310ns 1.504ns } { 0.000ns 0.333ns 0.184ns 0.535ns 0.474ns 0.184ns 0.184ns 0.333ns 0.184ns 3.097ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "CLEAR VSHISTE\[0\] 15.554 ns Longest " "Info: Longest tpd from source pin \"CLEAR\" to destination pin \"VSHISTE\[0\]\" is 15.554 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.871 ns) 0.871 ns CLEAR 1 PIN PIN_E14 49 " "Info: 1: + IC(0.000 ns) + CELL(0.871 ns) = 0.871 ns; Loc. = PIN_E14; Fanout = 49; PIN Node = 'CLEAR'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLEAR } "NODE_NAME" } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 360 -352 -184 376 "CLEAR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.828 ns) + CELL(0.183 ns) 6.882 ns FSM_RAIZ:inst15\|AND_1~3 2 COMB LCCOMB_X21_Y11_N8 6 " "Info: 2: + IC(5.828 ns) + CELL(0.183 ns) = 6.882 ns; Loc. = LCCOMB_X21_Y11_N8; Fanout = 6; COMB Node = 'FSM_RAIZ:inst15\|AND_1~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.011 ns" { CLEAR FSM_RAIZ:inst15|AND_1~3 } "NODE_NAME" } } { "FSM_RAIZ.v" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/FSM_RAIZ.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.630 ns) + CELL(0.539 ns) 9.051 ns lpm_bustri0:inst38\|lpm_bustri:lpm_bustri_component\|dout\[0\]~3 3 COMB LCCOMB_X21_Y11_N12 3 " "Info: 3: + IC(1.630 ns) + CELL(0.539 ns) = 9.051 ns; Loc. = LCCOMB_X21_Y11_N12; Fanout = 3; COMB Node = 'lpm_bustri0:inst38\|lpm_bustri:lpm_bustri_component\|dout\[0\]~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.169 ns" { FSM_RAIZ:inst15|AND_1~3 lpm_bustri0:inst38|lpm_bustri:lpm_bustri_component|dout[0]~3 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.570 ns) + CELL(0.184 ns) 9.805 ns lpm_clshift2:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_bic:auto_generated\|sbit_w\[8\]~26 4 COMB LCCOMB_X22_Y11_N14 2 " "Info: 4: + IC(0.570 ns) + CELL(0.184 ns) = 9.805 ns; Loc. = LCCOMB_X22_Y11_N14; Fanout = 2; COMB Node = 'lpm_clshift2:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_bic:auto_generated\|sbit_w\[8\]~26'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { lpm_bustri0:inst38|lpm_bustri:lpm_bustri_component|dout[0]~3 lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_bic:auto_generated|sbit_w[8]~26 } "NODE_NAME" } } { "db/lpm_clshift_bic.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/db/lpm_clshift_bic.tdf" 32 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.333 ns) 10.459 ns lpm_clshift2:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_bic:auto_generated\|sbit_w\[8\]~27 5 COMB LCCOMB_X22_Y11_N12 1 " "Info: 5: + IC(0.321 ns) + CELL(0.333 ns) = 10.459 ns; Loc. = LCCOMB_X22_Y11_N12; Fanout = 1; COMB Node = 'lpm_clshift2:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_bic:auto_generated\|sbit_w\[8\]~27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_bic:auto_generated|sbit_w[8]~26 lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_bic:auto_generated|sbit_w[8]~27 } "NODE_NAME" } } { "db/lpm_clshift_bic.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/db/lpm_clshift_bic.tdf" 32 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.184 ns) 10.953 ns lpm_clshift2:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_bic:auto_generated\|sbit_w\[8\]~28 6 COMB LCCOMB_X22_Y11_N30 2 " "Info: 6: + IC(0.310 ns) + CELL(0.184 ns) = 10.953 ns; Loc. = LCCOMB_X22_Y11_N30; Fanout = 2; COMB Node = 'lpm_clshift2:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_bic:auto_generated\|sbit_w\[8\]~28'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.494 ns" { lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_bic:auto_generated|sbit_w[8]~27 lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_bic:auto_generated|sbit_w[8]~28 } "NODE_NAME" } } { "db/lpm_clshift_bic.tdf" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/db/lpm_clshift_bic.tdf" 32 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.504 ns) + CELL(3.097 ns) 15.554 ns VSHISTE\[0\] 7 PIN PIN_R12 0 " "Info: 7: + IC(1.504 ns) + CELL(3.097 ns) = 15.554 ns; Loc. = PIN_R12; Fanout = 0; PIN Node = 'VSHISTE\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.601 ns" { lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_bic:auto_generated|sbit_w[8]~28 VSHISTE[0] } "NODE_NAME" } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 248 696 712 424 "VSHISTE\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.391 ns ( 34.66 % ) " "Info: Total cell delay = 5.391 ns ( 34.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.163 ns ( 65.34 % ) " "Info: Total interconnect delay = 10.163 ns ( 65.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.554 ns" { CLEAR FSM_RAIZ:inst15|AND_1~3 lpm_bustri0:inst38|lpm_bustri:lpm_bustri_component|dout[0]~3 lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_bic:auto_generated|sbit_w[8]~26 lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_bic:auto_generated|sbit_w[8]~27 lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_bic:auto_generated|sbit_w[8]~28 VSHISTE[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.554 ns" { CLEAR {} CLEAR~combout {} FSM_RAIZ:inst15|AND_1~3 {} lpm_bustri0:inst38|lpm_bustri:lpm_bustri_component|dout[0]~3 {} lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_bic:auto_generated|sbit_w[8]~26 {} lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_bic:auto_generated|sbit_w[8]~27 {} lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_bic:auto_generated|sbit_w[8]~28 {} VSHISTE[0] {} } { 0.000ns 0.000ns 5.828ns 1.630ns 0.570ns 0.321ns 0.310ns 1.504ns } { 0.000ns 0.871ns 0.183ns 0.539ns 0.184ns 0.333ns 0.184ns 3.097ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "FSM_RAIZ:inst15\|fstate.state14 CLEAR CLK -3.990 ns register " "Info: th for register \"FSM_RAIZ:inst15\|fstate.state14\" (data pin = \"CLEAR\", clock pin = \"CLK\") is -3.990 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.619 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.049 ns) 1.049 ns CLK 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.049 ns) = 1.049 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 536 -384 -216 552 "CLK" "" } { 96 502 523 112 "CLK" "" } { 96 320 344 112 "CLK" "" } { 8 96 120 24 "CLK" "" } { 96 758 779 112 "CLK" "" } { 504 750 771 520 "CLK" "" } { 584 464 504 600 "CLK" "" } { 368 -184 -152 384 "CLK" "" } { 104 -520 -492 120 "CLK" "" } { 216 -280 -248 232 "CLK" "" } { 272 1376 1412 288 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.185 ns CLK~clkctrl 2 COMB CLKCTRL_G2 76 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.185 ns; Loc. = CLKCTRL_G2; Fanout = 76; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 536 -384 -216 552 "CLK" "" } { 96 502 523 112 "CLK" "" } { 96 320 344 112 "CLK" "" } { 8 96 120 24 "CLK" "" } { 96 758 779 112 "CLK" "" } { 504 750 771 520 "CLK" "" } { 584 464 504 600 "CLK" "" } { 368 -184 -152 384 "CLK" "" } { 104 -520 -492 120 "CLK" "" } { 216 -280 -248 232 "CLK" "" } { 272 1376 1412 288 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.811 ns) + CELL(0.623 ns) 2.619 ns FSM_RAIZ:inst15\|fstate.state14 3 REG LCFF_X19_Y12_N25 6 " "Info: 3: + IC(0.811 ns) + CELL(0.623 ns) = 2.619 ns; Loc. = LCFF_X19_Y12_N25; Fanout = 6; REG Node = 'FSM_RAIZ:inst15\|fstate.state14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.434 ns" { CLK~clkctrl FSM_RAIZ:inst15|fstate.state14 } "NODE_NAME" } } { "FSM_RAIZ.v" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/FSM_RAIZ.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.672 ns ( 63.84 % ) " "Info: Total cell delay = 1.672 ns ( 63.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.947 ns ( 36.16 % ) " "Info: Total interconnect delay = 0.947 ns ( 36.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.619 ns" { CLK CLK~clkctrl FSM_RAIZ:inst15|fstate.state14 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.619 ns" { CLK {} CLK~combout {} CLK~clkctrl {} FSM_RAIZ:inst15|fstate.state14 {} } { 0.000ns 0.000ns 0.136ns 0.811ns } { 0.000ns 1.049ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.296 ns + " "Info: + Micro hold delay of destination is 0.296 ns" {  } { { "FSM_RAIZ.v" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/FSM_RAIZ.v" 101 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.905 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.905 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.871 ns) 0.871 ns CLEAR 1 PIN PIN_E14 49 " "Info: 1: + IC(0.000 ns) + CELL(0.871 ns) = 0.871 ns; Loc. = PIN_E14; Fanout = 49; PIN Node = 'CLEAR'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLEAR } "NODE_NAME" } } { "RAIZ.bdf" "" { Schematic "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/RAIZ.bdf" { { 360 -352 -184 376 "CLEAR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.751 ns) + CELL(0.183 ns) 6.805 ns FSM_RAIZ:inst15\|reg_fstate.state14~0 2 COMB LCCOMB_X19_Y12_N24 1 " "Info: 2: + IC(5.751 ns) + CELL(0.183 ns) = 6.805 ns; Loc. = LCCOMB_X19_Y12_N24; Fanout = 1; COMB Node = 'FSM_RAIZ:inst15\|reg_fstate.state14~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.934 ns" { CLEAR FSM_RAIZ:inst15|reg_fstate.state14~0 } "NODE_NAME" } } { "FSM_RAIZ.v" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/FSM_RAIZ.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 6.905 ns FSM_RAIZ:inst15\|fstate.state14 3 REG LCFF_X19_Y12_N25 6 " "Info: 3: + IC(0.000 ns) + CELL(0.100 ns) = 6.905 ns; Loc. = LCFF_X19_Y12_N25; Fanout = 6; REG Node = 'FSM_RAIZ:inst15\|fstate.state14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { FSM_RAIZ:inst15|reg_fstate.state14~0 FSM_RAIZ:inst15|fstate.state14 } "NODE_NAME" } } { "FSM_RAIZ.v" "" { Text "D:/UNIVERSIDAD/CESAR/digitales/RAIZ/FSM_RAIZ.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.154 ns ( 16.71 % ) " "Info: Total cell delay = 1.154 ns ( 16.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.751 ns ( 83.29 % ) " "Info: Total interconnect delay = 5.751 ns ( 83.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.905 ns" { CLEAR FSM_RAIZ:inst15|reg_fstate.state14~0 FSM_RAIZ:inst15|fstate.state14 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.905 ns" { CLEAR {} CLEAR~combout {} FSM_RAIZ:inst15|reg_fstate.state14~0 {} FSM_RAIZ:inst15|fstate.state14 {} } { 0.000ns 0.000ns 5.751ns 0.000ns } { 0.000ns 0.871ns 0.183ns 0.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.619 ns" { CLK CLK~clkctrl FSM_RAIZ:inst15|fstate.state14 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.619 ns" { CLK {} CLK~combout {} CLK~clkctrl {} FSM_RAIZ:inst15|fstate.state14 {} } { 0.000ns 0.000ns 0.136ns 0.811ns } { 0.000ns 1.049ns 0.000ns 0.623ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.905 ns" { CLEAR FSM_RAIZ:inst15|reg_fstate.state14~0 FSM_RAIZ:inst15|fstate.state14 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.905 ns" { CLEAR {} CLEAR~combout {} FSM_RAIZ:inst15|reg_fstate.state14~0 {} FSM_RAIZ:inst15|fstate.state14 {} } { 0.000ns 0.000ns 5.751ns 0.000ns } { 0.000ns 0.871ns 0.183ns 0.100ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "138 " "Info: Peak virtual memory: 138 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 01 22:59:35 2009 " "Info: Processing ended: Sun Nov 01 22:59:35 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 97 s " "Info: Quartus II Full Compilation was successful. 0 errors, 97 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
