module alu (
    input [3:0] a,
    input [3:0] b,
    input [3:0] opcode,
    output reg [3:0] result
);
    always @(*) begin
        case (opcode)
            4'b0010: result = a + b;     // ADD
            4'b0011: result = a - b;     // SUB
            4'b0100: result = a & b;     // AND
            4'b0101: result = a | b;     // OR
            default: result = 4'd0;
        endcase
    end
endmodule
