/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 448 304)
	(text "DramCache" (rect 5 0 73 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 267 24 284)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "Clock" (rect 0 0 31 19)(font "Intel Clear" (font_size 8)))
		(text "Clock" (rect 21 27 52 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "Reset_L" (rect 0 0 47 19)(font "Intel Clear" (font_size 8)))
		(text "Reset_L" (rect 21 43 68 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "DramSelectFrom68K_H" (rect 0 0 141 19)(font "Intel Clear" (font_size 8)))
		(text "DramSelectFrom68K_H" (rect 21 59 162 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "AddressBusFrom68K_H[31..0]" (rect 0 0 180 19)(font "Intel Clear" (font_size 8)))
		(text "AddressBusFrom68K_H[31..0]" (rect 21 75 201 94)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "DataBusInFrom68K[15..0]" (rect 0 0 154 19)(font "Intel Clear" (font_size 8)))
		(text "DataBusInFrom68K[15..0]" (rect 21 91 175 110)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "UDS_L" (rect 0 0 41 19)(font "Intel Clear" (font_size 8)))
		(text "UDS_L" (rect 21 107 62 126)(font "Intel Clear" (font_size 8)))
		(line (pt 0 112)(pt 16 112))
	)
	(port
		(pt 0 128)
		(input)
		(text "LDS_L" (rect 0 0 38 19)(font "Intel Clear" (font_size 8)))
		(text "LDS_L" (rect 21 123 59 142)(font "Intel Clear" (font_size 8)))
		(line (pt 0 128)(pt 16 128))
	)
	(port
		(pt 0 144)
		(input)
		(text "RW" (rect 0 0 20 19)(font "Intel Clear" (font_size 8)))
		(text "RW" (rect 21 139 41 158)(font "Intel Clear" (font_size 8)))
		(line (pt 0 144)(pt 16 144))
	)
	(port
		(pt 0 160)
		(input)
		(text "AS_L" (rect 0 0 30 19)(font "Intel Clear" (font_size 8)))
		(text "AS_L" (rect 21 155 51 174)(font "Intel Clear" (font_size 8)))
		(line (pt 0 160)(pt 16 160))
	)
	(port
		(pt 0 176)
		(input)
		(text "DtackFromDram_L" (rect 0 0 112 19)(font "Intel Clear" (font_size 8)))
		(text "DtackFromDram_L" (rect 21 171 133 190)(font "Intel Clear" (font_size 8)))
		(line (pt 0 176)(pt 16 176))
	)
	(port
		(pt 0 192)
		(input)
		(text "CAS_Dram_L" (rect 0 0 79 19)(font "Intel Clear" (font_size 8)))
		(text "CAS_Dram_L" (rect 21 187 100 206)(font "Intel Clear" (font_size 8)))
		(line (pt 0 192)(pt 16 192))
	)
	(port
		(pt 0 208)
		(input)
		(text "RAS_Dram_L" (rect 0 0 79 19)(font "Intel Clear" (font_size 8)))
		(text "RAS_Dram_L" (rect 21 203 100 222)(font "Intel Clear" (font_size 8)))
		(line (pt 0 208)(pt 16 208))
	)
	(port
		(pt 0 224)
		(input)
		(text "DataInFromDram[15..0]" (rect 0 0 141 19)(font "Intel Clear" (font_size 8)))
		(text "DataInFromDram[15..0]" (rect 21 219 162 238)(font "Intel Clear" (font_size 8)))
		(line (pt 0 224)(pt 16 224)(line_width 3))
	)
	(port
		(pt 432 32)
		(output)
		(text "DataBusOutTo68k[15..0]" (rect 0 0 148 19)(font "Intel Clear" (font_size 8)))
		(text "DataBusOutTo68k[15..0]" (rect 263 27 411 46)(font "Intel Clear" (font_size 8)))
		(line (pt 432 32)(pt 416 32)(line_width 3))
	)
	(port
		(pt 432 48)
		(output)
		(text "DataOutToDramController[15..0]" (rect 0 0 194 19)(font "Intel Clear" (font_size 8)))
		(text "DataOutToDramController[15..0]" (rect 217 43 411 62)(font "Intel Clear" (font_size 8)))
		(line (pt 432 48)(pt 416 48)(line_width 3))
	)
	(port
		(pt 432 64)
		(output)
		(text "UDS_DramController_L" (rect 0 0 139 19)(font "Intel Clear" (font_size 8)))
		(text "UDS_DramController_L" (rect 272 59 411 78)(font "Intel Clear" (font_size 8)))
		(line (pt 432 64)(pt 416 64))
	)
	(port
		(pt 432 80)
		(output)
		(text "LDS_DramController_L" (rect 0 0 136 19)(font "Intel Clear" (font_size 8)))
		(text "LDS_DramController_L" (rect 275 75 411 94)(font "Intel Clear" (font_size 8)))
		(line (pt 432 80)(pt 416 80))
	)
	(port
		(pt 432 96)
		(output)
		(text "DramSelectFromCache_L" (rect 0 0 149 19)(font "Intel Clear" (font_size 8)))
		(text "DramSelectFromCache_L" (rect 262 91 411 110)(font "Intel Clear" (font_size 8)))
		(line (pt 432 96)(pt 416 96))
	)
	(port
		(pt 432 112)
		(output)
		(text "WE_DramController_L" (rect 0 0 130 19)(font "Intel Clear" (font_size 8)))
		(text "WE_DramController_L" (rect 281 107 411 126)(font "Intel Clear" (font_size 8)))
		(line (pt 432 112)(pt 416 112))
	)
	(port
		(pt 432 128)
		(output)
		(text "AS_DramController_L" (rect 0 0 128 19)(font "Intel Clear" (font_size 8)))
		(text "AS_DramController_L" (rect 283 123 411 142)(font "Intel Clear" (font_size 8)))
		(line (pt 432 128)(pt 416 128))
	)
	(port
		(pt 432 144)
		(output)
		(text "DtackTo68k_L" (rect 0 0 87 19)(font "Intel Clear" (font_size 8)))
		(text "DtackTo68k_L" (rect 324 139 411 158)(font "Intel Clear" (font_size 8)))
		(line (pt 432 144)(pt 416 144))
	)
	(port
		(pt 432 160)
		(output)
		(text "AddressBusToDram[31..0]" (rect 0 0 156 19)(font "Intel Clear" (font_size 8)))
		(text "AddressBusToDram[31..0]" (rect 255 155 411 174)(font "Intel Clear" (font_size 8)))
		(line (pt 432 160)(pt 416 160)(line_width 3))
	)
	(port
		(pt 432 176)
		(output)
		(text "WordAddress[2..0]" (rect 0 0 110 19)(font "Intel Clear" (font_size 8)))
		(text "WordAddress[2..0]" (rect 301 171 411 190)(font "Intel Clear" (font_size 8)))
		(line (pt 432 176)(pt 416 176)(line_width 3))
	)
	(port
		(pt 432 192)
		(output)
		(text "CacheState[2..0]" (rect 0 0 97 19)(font "Intel Clear" (font_size 8)))
		(text "CacheState[2..0]" (rect 314 187 411 206)(font "Intel Clear" (font_size 8)))
		(line (pt 432 192)(pt 416 192)(line_width 3))
	)
	(port
		(pt 432 208)
		(output)
		(text "Hit_H" (rect 0 0 34 19)(font "Intel Clear" (font_size 8)))
		(text "Hit_H" (rect 377 203 411 222)(font "Intel Clear" (font_size 8)))
		(line (pt 432 208)(pt 416 208))
	)
	(port
		(pt 432 224)
		(output)
		(text "CacheDataWrite_L" (rect 0 0 109 19)(font "Intel Clear" (font_size 8)))
		(text "CacheDataWrite_L" (rect 302 219 411 238)(font "Intel Clear" (font_size 8)))
		(line (pt 432 224)(pt 416 224))
	)
	(port
		(pt 432 240)
		(output)
		(text "CacheAddressWrite_L" (rect 0 0 129 19)(font "Intel Clear" (font_size 8)))
		(text "CacheAddressWrite_L" (rect 282 235 411 254)(font "Intel Clear" (font_size 8)))
		(line (pt 432 240)(pt 416 240))
	)
	(port
		(pt 432 256)
		(output)
		(text "CacheDataOut[15..0]" (rect 0 0 123 19)(font "Intel Clear" (font_size 8)))
		(text "CacheDataOut[15..0]" (rect 288 251 411 270)(font "Intel Clear" (font_size 8)))
		(line (pt 432 256)(pt 416 256)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 416 272))
	)
)
