
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.57 (git sha1 3aca86049, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)

1. Executing Liberty frontend: /foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib
Imported 229 cell types from liberty file.
[INFO] Using SDC file '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/06-yosys-synthesis/synthesis.abc.sdc' for ABC…

2. Executing Verilog-2005 frontend: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tiny_tonegen.v
Parsing SystemVerilog input from `/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tiny_tonegen.v' to AST representation.
Storing AST representation for module `$abstract\tonegen'.
Storing AST representation for module `$abstract\lfsr'.
Storing AST representation for module `$abstract\mixer'.
Storing AST representation for module `$abstract\pwm8'.
Storing AST representation for module `$abstract\adsr'.
Storing AST representation for module `$abstract\signal_generator'.
Storing AST representation for module `$abstract\clock_scale'.
Storing AST representation for module `$abstract\tiny_tonegen'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

4. Executing AST frontend in derive mode using pre-parsed AST for module `\tiny_tonegen'.
Generating RTLIL representation for module `\tiny_tonegen'.

4.1. Analyzing design hierarchy..
Top module:  \tiny_tonegen

4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\signal_generator'.
Generating RTLIL representation for module `\signal_generator'.

4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\clock_scale'.
Generating RTLIL representation for module `\clock_scale'.

4.4. Analyzing design hierarchy..
Top module:  \tiny_tonegen
Used module:     \signal_generator
Used module:         \clock_scale

4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\mixer'.
Generating RTLIL representation for module `\mixer'.

4.6. Executing AST frontend in derive mode using pre-parsed AST for module `\lfsr'.
Generating RTLIL representation for module `\lfsr'.

4.7. Executing AST frontend in derive mode using pre-parsed AST for module `\pwm8'.
Generating RTLIL representation for module `\pwm8'.

4.8. Executing AST frontend in derive mode using pre-parsed AST for module `\adsr'.
Generating RTLIL representation for module `\adsr'.

4.9. Analyzing design hierarchy..
Top module:  \tiny_tonegen
Used module:     \signal_generator
Used module:         \mixer
Used module:         \lfsr
Used module:         \pwm8
Used module:         \clock_scale
Used module:         \adsr

4.10. Analyzing design hierarchy..
Top module:  \tiny_tonegen
Used module:     \signal_generator
Used module:         \mixer
Used module:         \lfsr
Used module:         \pwm8
Used module:         \clock_scale
Used module:         \adsr
Removing unused module `$abstract\tiny_tonegen'.
Removing unused module `$abstract\clock_scale'.
Removing unused module `$abstract\signal_generator'.
Removing unused module `$abstract\adsr'.
Removing unused module `$abstract\pwm8'.
Removing unused module `$abstract\mixer'.
Removing unused module `$abstract\lfsr'.
Removing unused module `$abstract\tonegen'.
Removed 8 unused modules.
Renaming module tiny_tonegen to tiny_tonegen.

5. Generating Graphviz representation of design.
Writing dot description to `/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/06-yosys-synthesis/hierarchy.dot'.
Dumping module tiny_tonegen to page 1.

6. Executing HIERARCHY pass (managing design hierarchy).

6.1. Analyzing design hierarchy..
Top module:  \tiny_tonegen
Used module:     \signal_generator
Used module:         \mixer
Used module:         \lfsr
Used module:         \pwm8
Used module:         \clock_scale
Used module:         \adsr

6.2. Analyzing design hierarchy..
Top module:  \tiny_tonegen
Used module:     \signal_generator
Used module:         \mixer
Used module:         \lfsr
Used module:         \pwm8
Used module:         \clock_scale
Used module:         \adsr
Removed 0 unused modules.

7. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

8. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16$25 in module lfsr.
Marked 2 switch rules as full_case in process $proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28$16 in module mixer.
Marked 3 switch rules as full_case in process $proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:12$8 in module clock_scale.
Marked 1 switch rules as full_case in process $proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:76$2 in module signal_generator.
Marked 1 switch rules as full_case in process $proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:9$34 in module pwm8.
Marked 3 switch rules as full_case in process $proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21$40 in module adsr.
Removed a total of 0 dead cases.

9. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 4 redundant assignments.
Promoted 19 assignments to connections.

10. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:14$33'.
  Set init value: \feedback = 1'0
Found init rule in `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:13$32'.
  Set init value: \noise_out = 1'0
Found init rule in `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:12$31'.
  Set init value: \noise_reg = 16'1010110011100001
Found init rule in `\mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:26$24'.
  Set init value: \started = 1'0
Found init rule in `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:8$13'.
  Set init value: \counter = 12'000000000000
Found init rule in `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:25$7'.
  Set init value: \enableN = 1'1
Found init rule in `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:24$6'.
  Set init value: \enableA = 1'1
Found init rule in `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:21$4'.
  Set init value: \volA = 4'1000
Found init rule in `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:20$3'.
  Set init value: \periodA = 12'000011001000
Found init rule in `\pwm8.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:7$39'.
  Set init value: \clk_cnt = 8'00000000
Found init rule in `\pwm8.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:5$38'.
  Set init value: \pwm_o = 1'0
Found init rule in `\adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:19$55'.
  Set init value: \timer = 4'0000
Found init rule in `\adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:17$54'.
  Set init value: \state = 2'00

11. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16$25'.
Found async reset \rst in `\mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28$16'.
Found async reset \rst in `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:12$8'.
Found async reset \rst in `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:76$2'.
Found async reset \rst in `\pwm8.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:9$34'.

12. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~15 debug messages>

13. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:14$33'.
Creating decoders for process `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:13$32'.
Creating decoders for process `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:12$31'.
Creating decoders for process `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16$25'.
     1/3: $0\feedback[0:0]
     2/3: $0\noise_reg[15:0]
     3/3: $0\noise_out[0:0]
Creating decoders for process `\mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:26$24'.
Creating decoders for process `\mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28$16'.
     1/6: $0\mixout[7:0]
     2/6: $0\started[0:0]
     3/6: $0\sum[5:0]
     4/6: $0\n_val[4:0]
     5/6: $0\a_val[4:0]
     6/6: $0\multA[7:0]
Creating decoders for process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:10$15'.
Creating decoders for process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:9$14'.
Creating decoders for process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:8$13'.
Creating decoders for process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:12$8'.
     1/2: $0\counter[11:0]
     2/2: $0\clk_out[0:0]
Creating decoders for process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:25$7'.
Creating decoders for process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:24$6'.
Creating decoders for process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:22$5'.
Creating decoders for process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:21$4'.
Creating decoders for process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:20$3'.
Creating decoders for process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:76$2'.
     1/4: $0\enableA[0:0]
     2/4: $1\volA[3:0]
     3/4: $1\periodA[11:0]
     4/4: $1\enableN[0:0]
Creating decoders for process `\pwm8.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:7$39'.
Creating decoders for process `\pwm8.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:5$38'.
Creating decoders for process `\pwm8.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:9$34'.
     1/2: $0\pwm_o[0:0]
     2/2: $0\clk_cnt[7:0]
Creating decoders for process `\adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:19$55'.
Creating decoders for process `\adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:17$54'.
Creating decoders for process `\adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21$40'.
     1/3: $0\timer[3:0]
     2/3: $0\state[1:0]
     3/3: $0\level_o[3:0]

14. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\clock_scale.\clk_val' from process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:10$15'.
No latch inferred for signal `\clock_scale.\next_counter' from process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:9$14'.
No latch inferred for signal `\signal_generator.\volN' from process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:22$5'.

15. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\lfsr.\noise_out' using process `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16$25'.
  created $adff cell `$procdff$157' with positive edge clock and positive level reset.
Creating register for signal `\lfsr.\noise_reg' using process `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16$25'.
  created $adff cell `$procdff$162' with positive edge clock and positive level reset.
Creating register for signal `\lfsr.\feedback' using process `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16$25'.
  created $dff cell `$procdff$169' with positive edge clock.
Creating register for signal `\mixer.\mixout' using process `\mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28$16'.
  created $adff cell `$procdff$172' with positive edge clock and positive level reset.
Creating register for signal `\mixer.\multA' using process `\mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28$16'.
  created $adff cell `$procdff$175' with positive edge clock and positive level reset.
Creating register for signal `\mixer.\a_val' using process `\mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28$16'.
  created $adff cell `$procdff$178' with positive edge clock and positive level reset.
Creating register for signal `\mixer.\n_val' using process `\mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28$16'.
  created $adff cell `$procdff$181' with positive edge clock and positive level reset.
Creating register for signal `\mixer.\sum' using process `\mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28$16'.
  created $adff cell `$procdff$184' with positive edge clock and positive level reset.
Creating register for signal `\mixer.\started' using process `\mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28$16'.
  created $adff cell `$procdff$187' with positive edge clock and positive level reset.
Creating register for signal `\clock_scale.\clk_out' using process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:12$8'.
  created $adff cell `$procdff$192' with positive edge clock and positive level reset.
Creating register for signal `\clock_scale.\counter' using process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:12$8'.
  created $adff cell `$procdff$197' with positive edge clock and positive level reset.
Creating register for signal `\signal_generator.\periodA' using process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:76$2'.
  created $adff cell `$procdff$200' with positive edge clock and positive level reset.
Creating register for signal `\signal_generator.\volA' using process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:76$2'.
  created $adff cell `$procdff$203' with positive edge clock and positive level reset.
Creating register for signal `\signal_generator.\enableA' using process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:76$2'.
  created $dff cell `$procdff$208' with positive edge clock.
Creating register for signal `\signal_generator.\enableN' using process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:76$2'.
  created $adff cell `$procdff$211' with positive edge clock and positive level reset.
Creating register for signal `\pwm8.\pwm_o' using process `\pwm8.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:9$34'.
  created $adff cell `$procdff$214' with positive edge clock and positive level reset.
Creating register for signal `\pwm8.\clk_cnt' using process `\pwm8.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:9$34'.
  created $adff cell `$procdff$217' with positive edge clock and positive level reset.
Creating register for signal `\adsr.\level_o' using process `\adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21$40'.
  created $dff cell `$procdff$218' with positive edge clock.
Creating register for signal `\adsr.\state' using process `\adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21$40'.
  created $dff cell `$procdff$219' with positive edge clock.
Creating register for signal `\adsr.\timer' using process `\adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21$40'.
  created $dff cell `$procdff$220' with positive edge clock.

16. Executing PROC_MEMWR pass (convert process memory writes to cells).

17. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:14$33'.
Removing empty process `lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:13$32'.
Removing empty process `lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:12$31'.
Found and cleaned up 1 empty switch in `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16$25'.
Removing empty process `lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16$25'.
Removing empty process `mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:26$24'.
Found and cleaned up 1 empty switch in `\mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28$16'.
Removing empty process `mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28$16'.
Removing empty process `clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:10$15'.
Removing empty process `clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:9$14'.
Removing empty process `clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:8$13'.
Found and cleaned up 2 empty switches in `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:12$8'.
Removing empty process `clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:12$8'.
Removing empty process `signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:25$7'.
Removing empty process `signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:24$6'.
Removing empty process `signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:22$5'.
Removing empty process `signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:21$4'.
Removing empty process `signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:20$3'.
Found and cleaned up 2 empty switches in `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:76$2'.
Removing empty process `signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:76$2'.
Removing empty process `pwm8.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:7$39'.
Removing empty process `pwm8.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:5$38'.
Removing empty process `pwm8.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:9$34'.
Removing empty process `adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:19$55'.
Removing empty process `adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:17$54'.
Found and cleaned up 9 empty switches in `\adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21$40'.
Removing empty process `adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21$40'.
Cleaned up 15 empty switches.

18. Executing CHECK pass (checking for obvious problems).
Checking module tiny_tonegen...
Checking module lfsr...
Checking module mixer...
Checking module clock_scale...
Checking module signal_generator...
Checking module pwm8...
Checking module adsr...
Found and reported 0 problems.

19. Executing OPT_EXPR pass (perform const folding).
Optimizing module tiny_tonegen.
Optimizing module lfsr.
<suppressed ~9 debug messages>
Optimizing module mixer.
<suppressed ~12 debug messages>
Optimizing module clock_scale.
<suppressed ~4 debug messages>
Optimizing module signal_generator.
<suppressed ~5 debug messages>
Optimizing module pwm8.
<suppressed ~2 debug messages>
Optimizing module adsr.
<suppressed ~3 debug messages>

20. Executing FLATTEN pass (flatten design).
Deleting now unused module lfsr.
Deleting now unused module mixer.
Deleting now unused module clock_scale.
Deleting now unused module signal_generator.
Deleting now unused module pwm8.
Deleting now unused module adsr.
<suppressed ~7 debug messages>

21. Executing OPT_EXPR pass (perform const folding).
Optimizing module tiny_tonegen.
<suppressed ~24 debug messages>

22. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tiny_tonegen..
Removed 87 unused cells and 201 unused wires.
<suppressed ~110 debug messages>

23. Executing OPT_EXPR pass (perform const folding).
Optimizing module tiny_tonegen.

24. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tiny_tonegen'.
Removed a total of 0 cells.

25. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tiny_tonegen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~19 debug messages>

26. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tiny_tonegen.
Performed a total of 0 changes.

27. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tiny_tonegen'.
Removed a total of 0 cells.

28. Executing OPT_DFF pass (perform DFF optimizations).

29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tiny_tonegen..
Removed 0 unused cells and 11 unused wires.
<suppressed ~11 debug messages>

30. Executing OPT_EXPR pass (perform const folding).
Optimizing module tiny_tonegen.

31. Rerunning OPT passes. (Maybe there is more to do…)

32. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tiny_tonegen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~19 debug messages>

33. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tiny_tonegen.
Performed a total of 0 changes.

34. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tiny_tonegen'.
Removed a total of 0 cells.

35. Executing OPT_DFF pass (perform DFF optimizations).

36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tiny_tonegen..

37. Executing OPT_EXPR pass (perform const folding).
Optimizing module tiny_tonegen.

38. Executing FSM pass (extract and optimize FSM).

38.1. Executing FSM_DETECT pass (finding FSMs in design).

38.2. Executing FSM_EXTRACT pass (extracting FSM from design).

38.3. Executing FSM_OPT pass (simple optimizations of FSMs).

38.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tiny_tonegen..

38.5. Executing FSM_OPT pass (simple optimizations of FSMs).

38.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

38.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

38.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

39. Executing OPT_EXPR pass (perform const folding).
Optimizing module tiny_tonegen.

40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tiny_tonegen'.
Removed a total of 0 cells.

41. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tiny_tonegen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~19 debug messages>

42. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tiny_tonegen.
Performed a total of 0 changes.

43. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tiny_tonegen'.
Removed a total of 0 cells.

44. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\signal_gen.\tonegenA.$procdff$192 ($adff) from module tiny_tonegen (D = $flatten\signal_gen.\tonegenA.$0\clk_out[0:0], Q = \signal_gen.tonegenA.clk_out).
Adding EN signal on $flatten\signal_gen.$procdff$208 ($dff) from module tiny_tonegen (D = \data_in [1], Q = \signal_gen.enableA).
Adding EN signal on $flatten\signal_gen.$procdff$200 ($adff) from module tiny_tonegen (D = \data_in, Q = \signal_gen.periodA [4:0]).
Adding EN signal on $flatten\signal_gen.$procdff$200 ($adff) from module tiny_tonegen (D = \signal_gen.periodA [11:5], Q = \signal_gen.periodA [11:5]).
Handling D = Q on $auto$ff.cc:266:slice$239 ($adffe) from module tiny_tonegen (removing D path).
Adding EN signal on $flatten\clk_scaler.$procdff$192 ($adff) from module tiny_tonegen (D = $flatten\clk_scaler.$0\clk_out[0:0], Q = \clk_scaler.clk_out).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$239 ($dlatch) from module tiny_tonegen.
Setting constant 1-bit at position 1 on $auto$ff.cc:266:slice$239 ($dlatch) from module tiny_tonegen.
Setting constant 1-bit at position 2 on $auto$ff.cc:266:slice$239 ($dlatch) from module tiny_tonegen.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$239 ($dlatch) from module tiny_tonegen.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$239 ($dlatch) from module tiny_tonegen.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$239 ($dlatch) from module tiny_tonegen.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$239 ($dlatch) from module tiny_tonegen.

45. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tiny_tonegen..
Removed 7 unused cells and 7 unused wires.
<suppressed ~8 debug messages>

46. Executing OPT_EXPR pass (perform const folding).
Optimizing module tiny_tonegen.

47. Rerunning OPT passes. (Maybe there is more to do…)

48. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tiny_tonegen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

49. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tiny_tonegen.
Performed a total of 0 changes.

50. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tiny_tonegen'.
Removed a total of 0 cells.

51. Executing OPT_DFF pass (perform DFF optimizations).

52. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tiny_tonegen..

53. Executing OPT_EXPR pass (perform const folding).
Optimizing module tiny_tonegen.

54. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell tiny_tonegen.$flatten\clk_scaler.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:21$12 ($add).
Removed top 20 bits (of 32) from port Y of cell tiny_tonegen.$flatten\clk_scaler.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:21$12 ($add).
Removed top 6 bits (of 12) from port B of cell tiny_tonegen.$flatten\clk_scaler.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:17$10 ($ge).
Removed top 1 bits (of 2) from port B of cell tiny_tonegen.$auto$opt_dff.cc:248:make_patterns_logic$246 ($ne).
Removed top 4 bits (of 12) from port B of cell tiny_tonegen.$flatten\signal_gen.\tonegenA.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:17$10 ($ge).
Removed top 31 bits (of 32) from port B of cell tiny_tonegen.$flatten\signal_gen.\tonegenA.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:21$12 ($add).
Removed top 20 bits (of 32) from port Y of cell tiny_tonegen.$flatten\signal_gen.\tonegenA.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:21$12 ($add).
Removed top 20 bits (of 32) from wire tiny_tonegen.$flatten\clk_scaler.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:21$12_Y.
Removed top 20 bits (of 32) from wire tiny_tonegen.$flatten\signal_gen.\tonegenA.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:21$12_Y.

55. Executing PEEPOPT pass (run peephole optimizers).

56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tiny_tonegen..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

57. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module tiny_tonegen:
  creating $macc model for $flatten\clk_scaler.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:21$12 ($add).
  creating $macc model for $flatten\signal_gen.\tonegenA.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:21$12 ($add).
  creating $alu model for $macc $flatten\signal_gen.\tonegenA.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:21$12.
  creating $alu model for $macc $flatten\clk_scaler.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:21$12.
  creating $alu model for $flatten\clk_scaler.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:17$10 ($ge): new $alu
  creating $alu model for $flatten\signal_gen.\tonegenA.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:17$10 ($ge): new $alu
  creating $alu cell for $flatten\signal_gen.\tonegenA.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:17$10: $auto$alumacc.cc:495:replace_alu$251
  creating $alu cell for $flatten\clk_scaler.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:17$10: $auto$alumacc.cc:495:replace_alu$264
  creating $alu cell for $flatten\clk_scaler.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:21$12: $auto$alumacc.cc:495:replace_alu$277
  creating $alu cell for $flatten\signal_gen.\tonegenA.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:21$12: $auto$alumacc.cc:495:replace_alu$280
  created 4 $alu and 0 $macc cells.

58. Executing SHARE pass (SAT-based resource sharing).

59. Executing OPT_EXPR pass (perform const folding).
Optimizing module tiny_tonegen.

60. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tiny_tonegen'.
Removed a total of 0 cells.

61. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tiny_tonegen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

62. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tiny_tonegen.
Performed a total of 0 changes.

63. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tiny_tonegen'.
Removed a total of 0 cells.

64. Executing OPT_DFF pass (perform DFF optimizations).

65. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tiny_tonegen..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

66. Executing OPT_EXPR pass (perform const folding).
Optimizing module tiny_tonegen.

67. Rerunning OPT passes. (Maybe there is more to do…)

68. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tiny_tonegen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

69. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tiny_tonegen.
Performed a total of 0 changes.

70. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tiny_tonegen'.
Removed a total of 0 cells.

71. Executing OPT_DFF pass (perform DFF optimizations).

72. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tiny_tonegen..

73. Executing OPT_EXPR pass (perform const folding).
Optimizing module tiny_tonegen.

74. Executing MEMORY pass.

74.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

74.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

74.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

74.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

74.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

74.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tiny_tonegen..

74.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

74.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

74.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tiny_tonegen..

74.10. Executing MEMORY_COLLECT pass (generating $mem cells).

75. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tiny_tonegen..

76. Executing OPT_EXPR pass (perform const folding).
Optimizing module tiny_tonegen.
<suppressed ~5 debug messages>

77. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tiny_tonegen'.
Removed a total of 0 cells.

78. Executing OPT_DFF pass (perform DFF optimizations).

79. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tiny_tonegen..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

80. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

81. Executing OPT_EXPR pass (perform const folding).
Optimizing module tiny_tonegen.

82. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tiny_tonegen'.
Removed a total of 0 cells.

83. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tiny_tonegen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

84. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tiny_tonegen.
Performed a total of 0 changes.

85. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tiny_tonegen'.
Removed a total of 0 cells.

86. Executing OPT_SHARE pass.

87. Executing OPT_DFF pass (perform DFF optimizations).

88. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tiny_tonegen..

89. Executing OPT_EXPR pass (perform const folding).
Optimizing module tiny_tonegen.

90. Executing TECHMAP pass (map to technology primitives).

90.1. Executing Verilog-2005 frontend: /foss/tools/yosys/bin/../share/yosys/techmap.v
Parsing Verilog input from `/foss/tools/yosys/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

90.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$8f780356cb6cdb52f6a744190131b65634639c4e\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $ne.
Using template $paramod$a0e100ff180a74c7f306c1b94734a8ec46e8ca57\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $or.
Using template $paramod$d3e499519851dde9078ab579ebdae65be5ccdc33\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001011 for cells of type $lcu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001100 for cells of type $lcu.
No more expansions possible.
<suppressed ~604 debug messages>

91. Executing OPT_EXPR pass (perform const folding).
Optimizing module tiny_tonegen.
<suppressed ~229 debug messages>

92. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tiny_tonegen'.
<suppressed ~78 debug messages>
Removed a total of 26 cells.

93. Executing OPT_DFF pass (perform DFF optimizations).

94. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tiny_tonegen..
Removed 59 unused cells and 214 unused wires.
<suppressed ~60 debug messages>

95. Executing OPT_EXPR pass (perform const folding).
Optimizing module tiny_tonegen.

96. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tiny_tonegen'.
Removed a total of 0 cells.

97. Executing OPT_DFF pass (perform DFF optimizations).

98. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tiny_tonegen..

99. Executing ABC pass (technology mapping using ABC).

99.1. Extracting gate netlist of module `\tiny_tonegen' to `<abc-temp-dir>/input.blif'..
Extracted 219 gates and 258 wires to a netlist network with 38 inputs and 30 outputs.

99.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

99.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        3
ABC RESULTS:            ANDNOT cells:       59
ABC RESULTS:              NAND cells:       15
ABC RESULTS:               NOR cells:        9
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:       51
ABC RESULTS:             ORNOT cells:       13
ABC RESULTS:              XNOR cells:        6
ABC RESULTS:               XOR cells:       21
ABC RESULTS:        internal signals:      190
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       30
Removing temp directory.

100. Executing OPT pass (performing simple optimizations).

100.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tiny_tonegen.

100.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tiny_tonegen'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

100.3. Executing OPT_DFF pass (perform DFF optimizations).

100.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tiny_tonegen..
Removed 0 unused cells and 130 unused wires.
<suppressed ~1 debug messages>

100.5. Finished fast OPT passes.

101. Executing HIERARCHY pass (managing design hierarchy).

101.1. Analyzing design hierarchy..
Top module:  \tiny_tonegen

101.2. Analyzing design hierarchy..
Top module:  \tiny_tonegen
Removed 0 unused modules.

102. Executing CHECK pass (checking for obvious problems).
Checking module tiny_tonegen...
Found and reported 0 problems.

103. Printing statistics.

=== tiny_tonegen ===

        +----------Local Count, excluding submodules.
        | 
      225 wires
      344 wire bits
       47 public wires
      166 public wire bits
        7 ports
       13 port bits
      217 cells
       59   $_ANDNOT_
        3   $_AND_
        5   $_DFFE_PN0P_
        1   $_DFFE_PN1P_
        1   $_DFFE_PP0P_
        1   $_DFFE_PP_
       12   $_DFF_PN0_
       12   $_DFF_PP0_
       15   $_NAND_
        8   $_NOR_
        2   $_NOT_
       13   $_ORNOT_
       51   $_OR_
        6   $_XNOR_
       21   $_XOR_
        7   $scopeinfo

104. Generating Graphviz representation of design.
Writing dot description to `/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/06-yosys-synthesis/primitive_techmap.dot'.
Dumping module tiny_tonegen to page 1.

105. Executing OPT pass (performing simple optimizations).

105.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tiny_tonegen.

105.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tiny_tonegen'.
Removed a total of 0 cells.

105.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tiny_tonegen..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

105.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tiny_tonegen.
Performed a total of 0 changes.

105.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tiny_tonegen'.
Removed a total of 0 cells.

105.6. Executing OPT_DFF pass (perform DFF optimizations).

105.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tiny_tonegen..

105.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module tiny_tonegen.

105.9. Finished OPT passes. (There is nothing left to do.)

106. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tiny_tonegen..
Removed 7 unused cells and 35 unused wires.
<suppressed ~42 debug messages>
{
   "creator": "Yosys 0.57 (git sha1 3aca86049, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)",
   "invocation": "stat -json -liberty /foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/tmp/7e9592690aff4de2938b39a71f7c708a.lib ",
   "modules": {
      "\\tiny_tonegen": {
         "num_wires":         190,
         "num_wire_bits":     229,
         "num_pub_wires":     12,
         "num_pub_wire_bits": 51,
         "num_ports":         7,
         "num_port_bits":     13,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         210,
         "num_submodules":       0,
         "num_cells_by_type": {
            "$_ANDNOT_": 59,
            "$_AND_": 3,
            "$_DFFE_PN0P_": 5,
            "$_DFFE_PN1P_": 1,
            "$_DFFE_PP0P_": 1,
            "$_DFFE_PP_": 1,
            "$_DFF_PN0_": 12,
            "$_DFF_PP0_": 12,
            "$_NAND_": 15,
            "$_NOR_": 8,
            "$_NOT_": 2,
            "$_ORNOT_": 13,
            "$_OR_": 51,
            "$_XNOR_": 6,
            "$_XOR_": 21
         }
      }
   },
      "design": {
         "num_wires":         190,
         "num_wire_bits":     229,
         "num_pub_wires":     12,
         "num_pub_wire_bits": 51,
         "num_ports":         7,
         "num_port_bits":     13,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         210,
         "num_submodules":       0,
         "num_cells_by_type": {
            "$_ANDNOT_": 59,
            "$_AND_": 3,
            "$_DFFE_PN0P_": 5,
            "$_DFFE_PN1P_": 1,
            "$_DFFE_PP0P_": 1,
            "$_DFFE_PP_": 1,
            "$_DFF_PN0_": 12,
            "$_DFF_PP0_": 12,
            "$_NAND_": 15,
            "$_NOR_": 8,
            "$_NOT_": 2,
            "$_ORNOT_": 13,
            "$_OR_": 51,
            "$_XNOR_": 6,
            "$_XOR_": 21
         }
      }
}

107. Printing statistics.

=== tiny_tonegen ===

        +----------Local Count, excluding submodules.
        | 
      190 wires
      229 wire bits
       12 public wires
       51 public wire bits
        7 ports
       13 port bits
      210 cells
       59   $_ANDNOT_
        3   $_AND_
        5   $_DFFE_PN0P_
        1   $_DFFE_PN1P_
        1   $_DFFE_PP0P_
        1   $_DFFE_PP_
       12   $_DFF_PN0_
       12   $_DFF_PP0_
       15   $_NAND_
        8   $_NOR_
        2   $_NOT_
       13   $_ORNOT_
       51   $_OR_
        6   $_XNOR_
       21   $_XOR_

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_DFFE_PP_ is unknown!
   Area for cell type $_DFF_PN0_ is unknown!
   Area for cell type $_DFF_PP0_ is unknown!
   Area for cell type $_DFFE_PN0P_ is unknown!
   Area for cell type $_DFFE_PN1P_ is unknown!
   Area for cell type $_DFFE_PP0P_ is unknown!

108. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell gf180mcu_fd_sc_mcu7t5v0__dffnq_1 (noninv, pins=3, area=65.86) is a direct match for cell type $_DFF_N_.
  cell gf180mcu_fd_sc_mcu7t5v0__dffq_1 (noninv, pins=3, area=63.66) is a direct match for cell type $_DFF_P_.
  cell gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1 (noninv, pins=4, area=74.64) is a direct match for cell type $_DFF_NN0_.
  cell gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1 (noninv, pins=4, area=79.03) is a direct match for cell type $_DFF_NN1_.
  cell gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 (noninv, pins=4, area=74.64) is a direct match for cell type $_DFF_PN0_.
  cell gf180mcu_fd_sc_mcu7t5v0__dffsnq_1 (noninv, pins=4, area=79.03) is a direct match for cell type $_DFF_PN1_.
  cell gf180mcu_fd_sc_mcu7t5v0__dffnrsnq_1 (noninv, pins=5, area=94.39) is a direct match for cell type $_DFFSR_NNN_.
  cell gf180mcu_fd_sc_mcu7t5v0__dffrsnq_1 (noninv, pins=5, area=85.61) is a direct match for cell type $_DFFSR_PNN_.
  final dff cell mappings:
    \gf180mcu_fd_sc_mcu7t5v0__dffnq_1 _DFF_N_ (.CLKN( C), .D( D), .Q( Q));
    \gf180mcu_fd_sc_mcu7t5v0__dffq_1 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    \gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1 _DFF_NN0_ (.CLKN( C), .D( D), .Q( Q), .RN( R));
    \gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1 _DFF_NN1_ (.CLKN( C), .D( D), .Q( Q), .SETN( R));
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RN( R));
    \gf180mcu_fd_sc_mcu7t5v0__dffsnq_1 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SETN( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    unmapped dff cell: $_DFFE_NN_
    unmapped dff cell: $_DFFE_NP_
    unmapped dff cell: $_DFFE_PN_
    unmapped dff cell: $_DFFE_PP_
    \gf180mcu_fd_sc_mcu7t5v0__dffnrsnq_1 _DFFSR_NNN_ (.CLKN( C), .D( D), .Q( Q), .RN( R), .SETN( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    \gf180mcu_fd_sc_mcu7t5v0__dffrsnq_1 _DFFSR_PNN_ (.CLK( C), .D( D), .Q( Q), .RN( R), .SETN( S));
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

108.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\tiny_tonegen':
  mapped 30 $_DFF_PN0_ cells to \gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 cells.
  mapped 1 $_DFF_PN1_ cells to \gf180mcu_fd_sc_mcu7t5v0__dffsnq_1 cells.
  mapped 1 $_DFF_P_ cells to \gf180mcu_fd_sc_mcu7t5v0__dffq_1 cells.
{
   "creator": "Yosys 0.57 (git sha1 3aca86049, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)",
   "invocation": "stat -json -liberty /foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/tmp/7e9592690aff4de2938b39a71f7c708a.lib ",
   "modules": {
      "\\tiny_tonegen": {
         "num_wires":         211,
         "num_wire_bits":     250,
         "num_pub_wires":     12,
         "num_pub_wire_bits": 51,
         "num_ports":         7,
         "num_port_bits":     13,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         231,
         "num_submodules":       0,
         "area":              2381.792000,
         "sequential_area":    2381.792000,
         "num_cells_by_type": {
            "$_ANDNOT_": 59,
            "$_AND_": 3,
            "$_MUX_": 8,
            "$_NAND_": 15,
            "$_NOR_": 8,
            "$_NOT_": 15,
            "$_ORNOT_": 13,
            "$_OR_": 51,
            "$_XNOR_": 6,
            "$_XOR_": 21,
            "gf180mcu_fd_sc_mcu7t5v0__dffq_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__dffrnq_1": 30,
            "gf180mcu_fd_sc_mcu7t5v0__dffsnq_1": 1
         }
      }
   },
      "design": {
         "num_wires":         211,
         "num_wire_bits":     250,
         "num_pub_wires":     12,
         "num_pub_wire_bits": 51,
         "num_ports":         7,
         "num_port_bits":     13,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         231,
         "num_submodules":       0,
         "area":              2381.792000,
         "sequential_area":    2381.792000,
         "num_cells_by_type": {
            "$_ANDNOT_": 59,
            "$_AND_": 3,
            "$_MUX_": 8,
            "$_NAND_": 15,
            "$_NOR_": 8,
            "$_NOT_": 15,
            "$_ORNOT_": 13,
            "$_OR_": 51,
            "$_XNOR_": 6,
            "$_XOR_": 21,
            "gf180mcu_fd_sc_mcu7t5v0__dffq_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__dffrnq_1": 30,
            "gf180mcu_fd_sc_mcu7t5v0__dffsnq_1": 1
         }
      }
}

109. Printing statistics.

=== tiny_tonegen ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      211        - wires
      250        - wire bits
       12        - public wires
       51        - public wire bits
        7        - ports
       13        - port bits
      231 2.38E+03 cells
       59        -   $_ANDNOT_
        3        -   $_AND_
        8        -   $_MUX_
       15        -   $_NAND_
        8        -   $_NOR_
       15        -   $_NOT_
       13        -   $_ORNOT_
       51        -   $_OR_
        6        -   $_XNOR_
       21        -   $_XOR_
        1   63.661   gf180mcu_fd_sc_mcu7t5v0__dffq_1
       30 2.24E+03   gf180mcu_fd_sc_mcu7t5v0__dffrnq_1
        1   79.027   gf180mcu_fd_sc_mcu7t5v0__dffsnq_1

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!

   Chip area for module '\tiny_tonegen': 2381.792000
     of which used for sequential elements: 2381.792000 (100.00%)

[INFO] Using generated ABC script '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/06-yosys-synthesis/AREA_0.abc'…

110. Executing ABC pass (technology mapping using ABC).

110.1. Extracting gate netlist of module `\tiny_tonegen' to `/tmp/yosys-abc-YsOtjc/input.blif'..
Extracted 199 gates and 242 wires to a netlist network with 43 inputs and 45 outputs.

110.1.1. Executing ABC.
Running ABC command: "/foss/tools/yosys/bin/yosys-abc" -s -f /tmp/yosys-abc-YsOtjc/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-YsOtjc/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-YsOtjc/input.blif 
ABC: + read_lib -w /foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/tmp/7e9592690aff4de2938b39a71f7c708a.lib 
ABC: Parsing finished successfully.  Parsing time =     0.34 sec
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__antenna" without logic function.
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__bufz_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__bufz_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__bufz_3".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__bufz_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__bufz_8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__bufz_12".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__bufz_16".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnq_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnrnq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnrnq_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnrsnq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnrsnq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnrsnq_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnsnq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnsnq_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffq_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffrnq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffrnq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffrnq_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffrsnq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffrsnq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffrsnq_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffsnq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffsnq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffsnq_4".
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__endcap" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fill_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fill_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fill_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fill_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fill_16" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fill_32" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fill_64" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fillcap_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fillcap_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fillcap_16" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fillcap_32" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fillcap_64" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__filltie" without logic function.
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__hold".
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__icgtn_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__icgtn_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__icgtn_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__icgtp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__icgtp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__icgtp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__invz_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__invz_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__invz_3".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__invz_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__invz_8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__invz_12".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__invz_16".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latq_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latrnq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latrnq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latrnq_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latrsnq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latrsnq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latrsnq_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latsnq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latsnq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latsnq_4".
ABC: Library "gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00" from "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/tmp/7e9592690aff4de2938b39a71f7c708a.lib" has 143 cells (72 skipped: 36 seq; 15 tri-state; 21 no func; 0 dont_use; 0 with 2 outputs; 0 with 3+ outputs).  Time =     0.44 sec
ABC: Memory =   23.83 MB. Time =     0.44 sec
ABC: Warning: Detected 6 multi-output cells (for example, "gf180mcu_fd_sc_mcu7t5v0__addf_1").
ABC: + read_constr -v /foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/06-yosys-synthesis/synthesis.abc.sdc 
ABC: Setting driving cell to be "gf180mcu_fd_sc_mcu7t5v0__inv_1/ZN".
ABC: Setting output load to be 72.910004.
ABC: + source /foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/06-yosys-synthesis/AREA_0.abc 
ABC: Error: The network is combinational.
ABC: Cannot find the default PI driving cell (gf180mcu_fd_sc_mcu7t5v0__inv_1/ZN) in the library.
ABC: WireLoad = "none"  Gates =    116 ( 21.6 %)   Cap = 24.5 ff (  2.7 %)   Area =     1624.45 ( 86.2 %)   Delay =  3822.18 ps  ( 19.0 %)               
ABC: Path  0 --      11 : 0    5 pi                                A =   0.00  Df =   0.0   -0.0 ps  S =   0.0 ps  Cin =  0.0 ff  Cout =  20.8 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      94 : 1    3 gf180mcu_fd_sc_mcu7t5v0__clkinv_1 A =   8.78  Df = 173.3  -12.7 ps  S = 273.4 ps  Cin =  4.2 ff  Cout =  13.8 ff  Cmax = 228.4 ff  G =  327  
ABC: Path  2 --     107 : 4    2 gf180mcu_fd_sc_mcu7t5v0__oai22_1  A =  21.95  Df = 599.0 -210.4 ps  S = 661.1 ps  Cin =  4.8 ff  Cout =   8.8 ff  Cmax = 121.2 ff  G =  183  
ABC: Path  3 --     110 : 4    1 gf180mcu_fd_sc_mcu7t5v0__aoi211_1 A =  21.95  Df = 880.3  -54.5 ps  S = 560.8 ps  Cin =  4.3 ff  Cout =   4.9 ff  Cmax =  82.4 ff  G =  114  
ABC: Path  4 --     119 : 4    2 gf180mcu_fd_sc_mcu7t5v0__oai211_1 A =  21.95  Df =1242.1 -153.5 ps  S = 505.7 ps  Cin =  4.7 ff  Cout =   9.0 ff  Cmax = 122.3 ff  G =  189  
ABC: Path  5 --     147 : 3    8 gf180mcu_fd_sc_mcu7t5v0__nand3_1  A =  15.37  Df =1776.2  -87.3 ps  S = 881.1 ps  Cin =  4.3 ff  Cout =  34.6 ff  Cmax = 181.7 ff  G =  806  
ABC: Path  6 --     153 : 3    1 gf180mcu_fd_sc_mcu7t5v0__nor3_1   A =  17.56  Df =3822.2-1184.3 ps  S =3398.7 ps  Cin =  4.1 ff  Cout =  72.9 ff  Cmax =  84.3 ff  G = 1778  
ABC: Start-point = pi10 (\signal_gen.tonegenA.counter [2]).  End-point = po15 ($abc$1098$flatten\signal_gen.\tonegenA.$0\counter[11:0][2]).
ABC: netlist                       : i/o =   43/   45  lat =    0  nd =   116  edge =    246  area =1624.42  delay = 6.00  lev = 6
ABC: + write_blif /tmp/yosys-abc-YsOtjc/output.blif 

110.1.2. Re-integrating ABC results.
ABC RESULTS:          _const0_ cells:       10
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__and2_1 cells:        4
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__and3_1 cells:        1
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__and4_1 cells:        1
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__aoi211_1 cells:        1
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__aoi21_1 cells:        9
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__aoi22_1 cells:        3
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__clkinv_1 cells:       25
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__mux2_2 cells:        1
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__nand2_1 cells:       13
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__nand3_1 cells:        2
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__nor2_1 cells:       14
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__nor3_1 cells:        9
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__nor4_1 cells:        3
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__oai211_1 cells:        3
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__oai21_1 cells:        7
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__oai22_1 cells:        3
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__oai31_1 cells:        1
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__or2_1 cells:        1
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__xnor2_1 cells:        3
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__xor2_1 cells:        2
ABC RESULTS:        internal signals:      154
ABC RESULTS:           input signals:       43
ABC RESULTS:          output signals:       45
Removing temp directory.

111. Executing SETUNDEF pass (replace undef values with defined constants).

112. Executing HILOMAP pass (mapping to constant drivers).

113. Executing SPLITNETS pass (splitting up multi-bit signals).

114. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tiny_tonegen..
Removed 7 unused cells and 266 unused wires.
<suppressed ~15 debug messages>

115. Executing INSBUF pass (insert buffer cells for connected wires).

116. Executing CHECK pass (checking for obvious problems).
Checking module tiny_tonegen...
Found and reported 0 problems.
{
   "creator": "Yosys 0.57 (git sha1 3aca86049, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)",
   "invocation": "stat -json -liberty /foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/tmp/7e9592690aff4de2938b39a71f7c708a.lib ",
   "modules": {
      "\\tiny_tonegen": {
         "num_wires":         154,
         "num_wire_bits":     160,
         "num_pub_wires":     38,
         "num_pub_wire_bits": 44,
         "num_ports":         7,
         "num_port_bits":     13,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         148,
         "num_submodules":       0,
         "area":              4094.048000,
         "sequential_area":    2381.792000,
         "num_cells_by_type": {
            "gf180mcu_fd_sc_mcu7t5v0__and2_1": 4,
            "gf180mcu_fd_sc_mcu7t5v0__and3_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__and4_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__aoi211_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__aoi21_1": 9,
            "gf180mcu_fd_sc_mcu7t5v0__aoi22_1": 3,
            "gf180mcu_fd_sc_mcu7t5v0__clkinv_1": 25,
            "gf180mcu_fd_sc_mcu7t5v0__dffq_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__dffrnq_1": 30,
            "gf180mcu_fd_sc_mcu7t5v0__dffsnq_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__mux2_2": 1,
            "gf180mcu_fd_sc_mcu7t5v0__nand2_1": 13,
            "gf180mcu_fd_sc_mcu7t5v0__nand3_1": 2,
            "gf180mcu_fd_sc_mcu7t5v0__nor2_1": 14,
            "gf180mcu_fd_sc_mcu7t5v0__nor3_1": 9,
            "gf180mcu_fd_sc_mcu7t5v0__nor4_1": 3,
            "gf180mcu_fd_sc_mcu7t5v0__oai211_1": 3,
            "gf180mcu_fd_sc_mcu7t5v0__oai21_1": 7,
            "gf180mcu_fd_sc_mcu7t5v0__oai22_1": 3,
            "gf180mcu_fd_sc_mcu7t5v0__oai31_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__or2_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__tiel": 10,
            "gf180mcu_fd_sc_mcu7t5v0__xnor2_1": 3,
            "gf180mcu_fd_sc_mcu7t5v0__xor2_1": 2
         }
      }
   },
      "design": {
         "num_wires":         154,
         "num_wire_bits":     160,
         "num_pub_wires":     38,
         "num_pub_wire_bits": 44,
         "num_ports":         7,
         "num_port_bits":     13,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         148,
         "num_submodules":       0,
         "area":              4094.048000,
         "sequential_area":    2381.792000,
         "num_cells_by_type": {
            "gf180mcu_fd_sc_mcu7t5v0__and2_1": 4,
            "gf180mcu_fd_sc_mcu7t5v0__and3_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__and4_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__aoi211_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__aoi21_1": 9,
            "gf180mcu_fd_sc_mcu7t5v0__aoi22_1": 3,
            "gf180mcu_fd_sc_mcu7t5v0__clkinv_1": 25,
            "gf180mcu_fd_sc_mcu7t5v0__dffq_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__dffrnq_1": 30,
            "gf180mcu_fd_sc_mcu7t5v0__dffsnq_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__mux2_2": 1,
            "gf180mcu_fd_sc_mcu7t5v0__nand2_1": 13,
            "gf180mcu_fd_sc_mcu7t5v0__nand3_1": 2,
            "gf180mcu_fd_sc_mcu7t5v0__nor2_1": 14,
            "gf180mcu_fd_sc_mcu7t5v0__nor3_1": 9,
            "gf180mcu_fd_sc_mcu7t5v0__nor4_1": 3,
            "gf180mcu_fd_sc_mcu7t5v0__oai211_1": 3,
            "gf180mcu_fd_sc_mcu7t5v0__oai21_1": 7,
            "gf180mcu_fd_sc_mcu7t5v0__oai22_1": 3,
            "gf180mcu_fd_sc_mcu7t5v0__oai31_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__or2_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__tiel": 10,
            "gf180mcu_fd_sc_mcu7t5v0__xnor2_1": 3,
            "gf180mcu_fd_sc_mcu7t5v0__xor2_1": 2
         }
      }
}

117. Printing statistics.

=== tiny_tonegen ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      154        - wires
      160        - wire bits
       38        - public wires
       44        - public wire bits
        7        - ports
       13        - port bits
      148 4.09E+03 cells
        4   70.246   gf180mcu_fd_sc_mcu7t5v0__and2_1
        1   21.952   gf180mcu_fd_sc_mcu7t5v0__and3_1
        1   24.147   gf180mcu_fd_sc_mcu7t5v0__and4_1
        1   21.952   gf180mcu_fd_sc_mcu7t5v0__aoi211_1
        9  158.054   gf180mcu_fd_sc_mcu7t5v0__aoi21_1
        3    59.27   gf180mcu_fd_sc_mcu7t5v0__aoi22_1
       25   219.52   gf180mcu_fd_sc_mcu7t5v0__clkinv_1
        1   63.661   gf180mcu_fd_sc_mcu7t5v0__dffq_1
       30 2.24E+03   gf180mcu_fd_sc_mcu7t5v0__dffrnq_1
        1   79.027   gf180mcu_fd_sc_mcu7t5v0__dffsnq_1
        1   32.928   gf180mcu_fd_sc_mcu7t5v0__mux2_2
       13  142.688   gf180mcu_fd_sc_mcu7t5v0__nand2_1
        2   30.733   gf180mcu_fd_sc_mcu7t5v0__nand3_1
       14  184.397   gf180mcu_fd_sc_mcu7t5v0__nor2_1
        9  158.054   gf180mcu_fd_sc_mcu7t5v0__nor3_1
        3   65.856   gf180mcu_fd_sc_mcu7t5v0__nor4_1
        3   65.856   gf180mcu_fd_sc_mcu7t5v0__oai211_1
        7  122.931   gf180mcu_fd_sc_mcu7t5v0__oai21_1
        3   65.856   gf180mcu_fd_sc_mcu7t5v0__oai22_1
        1   24.147   gf180mcu_fd_sc_mcu7t5v0__oai31_1
        1   17.562   gf180mcu_fd_sc_mcu7t5v0__or2_1
       10   87.808   gf180mcu_fd_sc_mcu7t5v0__tiel
        3   85.613   gf180mcu_fd_sc_mcu7t5v0__xnor2_1
        2   52.685   gf180mcu_fd_sc_mcu7t5v0__xor2_1

   Chip area for module '\tiny_tonegen': 4094.048000
     of which used for sequential elements: 2381.792000 (58.18%)

118. Executing Verilog backend.
Dumping module `\tiny_tonegen'.

119. Executing JSON backend.
