# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 779.5 3.2e-05 4096 0.13 3430 613376 469.248 212.7 10626.6 6020.47 17329.6 17330
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 779.5 3.2e-05 4096 0.13 3430 614016 470.484 210.19 12189 5997.74 18867.9 18868.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 779.5 3.2e-05 4096 0.13 3430 614400 468.21 212.315 12750.2 6005.73 19437 19437.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 779.5 3.2e-05 4096 0.13 3430 612864 469.605 227.161 11855.8 6134.76 18688.1 18688.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 779.5 3.2e-05 4096 0.13 3430 614400 470.114 203.331 11997.2 5986.36 18657.5 18657.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 779.5 3.2e-05 4096 0.13 3430 612864 469.497 212.873 12229.5 5980.25 18892.6 18893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 779.5 3.2e-05 4096 0.13 3430 612480 469.902 227.704 12313.2 6022.46 19033.8 19034.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 779.5 3.2e-05 4096 0.13 3430 612352 470.494 203.892 11916.1 6124.91 18715.9 18716.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 779.5 3.2e-05 4096 0.13 3430 611328 471.688 207.725 12007.7 6045.83 18737.7 18738.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 779.5 3.2e-05 4096 0.13 3430 614400 469.809 216.414 12821 6111.55 19619.3 19619.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 779.5 3.2e-05 4096 0.13 3430 610304 469.147 202.535 14921.3 6019.46 21612.9 21613.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 779.5 3.2e-05 4096 0.13 3435 614400 468.688 201.503 11161.2 5973.56 17805.5 17805.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 779.5 3.2e-05 4096 0.13 3435 614400 470.136 202.004 10562.8 5974.82 17210.3 17210.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 779.5 3.2e-05 4096 0.13 3435 614400 469.043 201.836 10546.6 5998.36 17216.4 17216.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 779.5 3.2e-05 4096 0.13 3435 613760 470.219 202.044 10709.2 5980.69 17362.6 17363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 779.5 3.2e-05 4096 0.13 3435 613376 469.15 201.611 10929 5977.93 17578.2 17578.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 779.5 3.2e-05 4096 0.13 3435 614016 470.317 202.172 12373 5998.65 19044.7 19045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 779.5 3.2e-05 4096 0.13 3435 614400 468.134 201.772 12082.6 5979.51 18732.5 18732.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 779.5 3.2e-05 4096 0.13 3435 612864 469.199 201.797 12825.3 5983.11 19480 19480.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 779.5 3.2e-05 4096 0.13 3435 614400 469.622 202.158 12754.2 5979.49 19406 19406.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 779.5 3.2e-05 4096 0.13 3435 612864 468.48 201.686 12845.7 5975.86 19492.2 19492.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 779.5 3.2e-05 4096 0.13 3435 612480 469.604 201.974 12674.1 5998.87 19345.1 19345.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 779.5 3.2e-05 4096 0.13 3435 612352 470.424 201.954 12149.7 5989.02 18811.6 18812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 779.5 3.2e-05 4096 0.13 3435 611328 471.471 202.363 14025.2 6000.22 20699.8 20700.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 779.5 3.2e-05 4096 0.13 3435 614400 469.72 202 14201.6 5982.18 20856.1 20856.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 779.5 3.2e-05 4096 0.13 3435 610304 469.197 201.628 12894.5 6000.43 19566.2 19566.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 779.5 3.2e-05 4096 0.13 3440 614400 468.458 201.485 10554.5 5973.8 17198.8 17199.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 779.5 3.2e-05 4096 0.13 3440 614400 469.759 202.035 11101.9 5974.83 17749.1 17749.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 779.5 3.2e-05 4096 0.13 3440 614400 468.889 201.83 10331 5981.77 16984 16984.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 779.5 3.2e-05 4096 0.13 3440 613760 470.129 202.044 10462.2 5973.39 17108.3 17108.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 779.5 3.2e-05 4096 0.13 3440 613376 468.893 201.632 10577.8 5984.4 17233.2 17233.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 779.5 3.2e-05 4096 0.13 3440 614016 470.067 202.201 12953.5 5982.72 19609 19609.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 779.5 3.2e-05 4096 0.13 3440 612864 470.412 202.413 8971.65 6000.73 15645.7 15646.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 779.5 3.2e-05 4096 0.13 3440 614400 467.946 201.8 12560.8 5999.37 19230.5 19230.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 779.5 3.2e-05 4096 0.13 3440 614400 467.129 201.521 8754.78 5981.13 15405 15405.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 779.5 3.2e-05 4096 0.13 3440 612864 469.24 201.734 11768.3 6007.3 18447.1 18447.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 779.5 3.2e-05 4096 0.13 3440 611328 471.475 202.38 8340.86 6002.02 15017.2 15017.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 779.5 3.2e-05 4096 0.13 3440 614400 469.628 202.13 12264.4 5993.35 18930 18930.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 779.5 3.2e-05 4096 0.13 3440 614400 469.728 202.025 8610.79 5976.91 15260 15260.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 779.5 3.2e-05 4096 0.13 3440 612864 468.36 201.748 15524.3 5994.59 22189.5 22189.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 779.5 3.2e-05 4096 0.13 3440 609280 469.595 201.78 10174.9 6007.29 16854.1 16854.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 779.5 3.2e-05 4096 0.13 3440 612480 469.359 201.987 14933.4 5998.89 21604.2 21604.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 779.5 3.2e-05 4096 0.13 3440 610560 472 202.573 10064.8 6022.82 16762.7 16763.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 779.5 3.2e-05 4096 0.13 3440 612352 470.167 201.979 14539.7 5994.7 21207.1 21207.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 779.5 3.2e-05 4096 0.13 3440 610304 469.228 201.61 9728.77 5998.04 16398.1 16398.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 779.5 3.2e-05 4096 0.13 3440 611328 471.402 202.382 12721.7 6013.02 19409.1 19409.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 779.5 3.2e-05 4096 0.13 3440 608256 477.731 203.729 8805.67 6056.59 15544.2 15544.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 779.5 3.2e-05 4096 0.13 3440 614400 469.722 202.032 13082.5 5999.38 19754.2 19754.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 779.5 3.2e-05 4096 0.13 3440 614400 469.559 202.005 9345.24 6004.91 16022.2 16022.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 779.5 3.2e-05 4096 0.13 3432 613376 469.591 201.806 9777.86 5990.65 16440.4 16440.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 779.5 3.2e-05 4096 0.13 3432 613120 471.568 202.396 10272.5 6011.22 16958.2 16958.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 779.5 3.2e-05 4096 0.13 3432 613632 469.915 202.064 10140 5991.64 16804.1 16804.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 779.5 3.2e-05 4096 0.13 3432 612864 469.267 201.76 6534.04 5992.3 13197.9 13198.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 779.5 3.2e-05 4096 0.13 3432 612864 470.875 202.291 11754.7 5988.81 18417.1 18417.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 779.5 3.2e-05 4096 0.13 3432 611072 470.767 202.272 7379.64 5995.95 14049.2 14049.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 779.5 3.2e-05 4096 0.13 3432 612352 470.278 201.964 11313.3 6007.43 17993.5 17994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 779.5 3.2e-05 4096 0.13 3432 612352 470.215 201.971 7452.88 6046.48 14172 14172.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 779.5 3.2e-05 4096 0.13 3432 612864 471.721 202.547 12436.1 6015.25 19126.1 19126.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 779.5 3.2e-05 4096 0.13 3432 612864 470.471 202.404 8685.64 5995.63 15354.7 15355.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 779.5 3.2e-05 4096 0.13 3432 613120 469.91 202.086 11845.4 6013.54 18531.4 18531.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 779.5 3.2e-05 4096 0.13 3432 611840 470.525 202.347 8425.03 6004.31 15102.7 15103.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 779.5 3.2e-05 4096 0.13 3432 612864 468.993 201.759 15040.4 6006.69 21718.4 21718.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 779.5 3.2e-05 4096 0.13 3432 611328 471.471 202.39 9724.38 6020.46 16419.2 16419.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 779.5 3.2e-05 4096 0.13 3432 612800 472.073 202.69 14856.5 6016.32 21548.1 21548.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 779.5 3.2e-05 4096 0.13 3432 611200 473.777 203.125 10044.3 6034.37 16756.1 16756.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 779.5 3.2e-05 4096 0.13 3432 611072 470.663 202.272 14543.2 5994.41 21211.1 21211.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 779.5 3.2e-05 4096 0.13 3432 609280 469.546 201.78 9558.34 6002.6 16232.8 16233.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 779.5 3.2e-05 4096 0.13 3432 610560 472.202 202.541 14019.3 6000.95 20695.5 20695.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 779.5 3.2e-05 4096 0.13 3432 610560 472.055 202.572 9037.8 6015.6 15728.5 15728.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 779.5 3.2e-05 4096 0.13 3432 612352 470.145 201.966 13449.7 5994.72 20117 20117.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 779.5 3.2e-05 4096 0.13 3432 610304 469.185 201.657 9103.37 5999.49 15774.2 15774.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 779.5 3.2e-05 4096 0.13 3450 614400 467.764 201.504 11061.3 5997.26 17728.3 17728.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 779.5 3.2e-05 4096 0.13 3450 614400 469.86 202 9931.61 5979.21 16583.2 16583.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 779.5 3.2e-05 4096 0.13 3450 614400 468.315 201.772 6400.89 5994.01 13065.5 13065.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 779.5 3.2e-05 4096 0.13 3450 614400 468.755 201.822 10578.2 5978.28 17227.6 17228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 779.5 3.2e-05 4096 0.13 3450 612864 469.35 201.755 6825.24 5987.62 13484.5 13484.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 779.5 3.2e-05 4096 0.13 3450 613760 469.679 202.056 11340.7 5994.31 18007.3 18007.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 779.5 3.2e-05 4096 0.13 3450 612864 468.438 201.71 7138.86 5976.71 13786.2 13786.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 779.5 3.2e-05 4096 0.13 3450 613376 468.7 201.607 11703.6 5996.35 18370.8 18371.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 779.5 3.2e-05 4096 0.13 3450 612352 470.238 201.971 7737.69 6004.7 14415.1 14415.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 779.5 3.2e-05 4096 0.13 3450 614016 470.04 202.206 12497.1 6000.75 19170.6 19171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 779.5 3.2e-05 4096 0.13 3450 612864 470.369 202.417 8896.79 6000.41 15570.5 15570.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 779.5 3.2e-05 4096 0.13 3450 614400 467.891 201.746 12131.7 5999.4 18801.3 18801.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 779.5 3.2e-05 4096 0.13 3450 614400 467.027 201.538 8502.86 5995.38 15167.3 15167.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 779.5 3.2e-05 4096 0.13 3450 612864 469.016 201.78 14710 6000.64 21382 21382.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 779.5 3.2e-05 4096 0.13 3450 611328 471.435 202.386 9877.83 6025.49 16577.7 16578.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 779.5 3.2e-05 4096 0.13 3450 614400 469.546 202.14 14828.1 5992.81 21493.1 21493.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 779.5 3.2e-05 4096 0.13 3450 614400 469.648 202.032 9925.45 6001.36 16599 16599.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 779.5 3.2e-05 4096 0.13 3450 612864 468.404 201.769 14254.6 5970.89 20896.2 20896.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 779.5 3.2e-05 4096 0.13 3450 609280 469.551 201.76 9278.18 6002.5 15952.5 15952.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 779.5 3.2e-05 4096 0.13 3450 612480 469.517 201.98 13775.6 5992.57 20440.2 20440.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 779.5 3.2e-05 4096 0.13 3450 610560 472.058 202.602 9149.76 6019.29 15844.2 15844.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 779.5 3.2e-05 4096 0.13 3450 612352 470.153 201.976 13200.2 6012.55 19885.4 19885.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 779.5 3.2e-05 4096 0.13 3450 610304 469.251 201.656 9399.86 5999.44 16070.7 16071.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 779.5 3.2e-05 4096 0.13 3456 613376 469.442 201.793 9681.23 5990.34 16343.3 16343.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 779.5 3.2e-05 4096 0.13 3456 612352 470.763 201.967 7057.3 6012.44 13743 13743.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 779.5 3.2e-05 4096 0.13 3456 613120 471.429 202.367 9902.68 5996.2 16573.2 16573.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 779.5 3.2e-05 4096 0.13 3456 613120 470.014 202.102 6375.86 5994.11 13042.6 13042.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 779.5 3.2e-05 4096 0.13 3456 613632 469.664 202.048 10729.9 6010.06 17412.2 17412.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 779.5 3.2e-05 4096 0.13 3456 612864 469.065 201.792 6834.58 5989.09 13495 13495.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 779.5 3.2e-05 4096 0.13 3456 612864 470.961 202.307 10501.5 6004.64 17179.9 17180.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 779.5 3.2e-05 4096 0.13 3456 611072 470.704 202.236 6726.23 5990.66 13390.3 13390.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 779.5 3.2e-05 4096 0.13 3456 610176 473.631 202.859 5523.1 6024.92 12225 12225.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 779.5 3.2e-05 4096 0.13 3456 612352 470.359 201.92 10655.2 5993.01 17321 17321.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 779.5 3.2e-05 4096 0.13 3456 612352 470.205 201.94 7177.47 5994.2 13844.3 13844.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 779.5 3.2e-05 4096 0.13 3456 611328 471.434 202.333 5901.6 6026.16 12602 12602.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 779.5 3.2e-05 4096 0.13 3456 612864 471.451 202.552 15115.4 5999.35 21789.3 21789.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 779.5 3.2e-05 4096 0.13 3456 612864 470.342 202.382 9716.05 6019.83 16409.1 16409.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 779.5 3.2e-05 4096 0.13 3456 608256 473.19 202.491 7877.25 6015.95 14569.4 14569.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 779.5 3.2e-05 4096 0.13 3456 613120 469.745 202.109 14219.4 6007.79 20899.6 20900
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 779.5 3.2e-05 4096 0.13 3456 611840 470.565 202.361 9554.49 6022.78 16250.7 16251.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 779.5 3.2e-05 4096 0.13 3456 610560 471.939 202.597 8031.49 6018.45 14725 14725.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 779.5 3.2e-05 4096 0.13 3456 612864 468.995 201.788 13399.8 5999.46 20070.5 20070.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 779.5 3.2e-05 4096 0.13 3456 611328 471.432 202.392 8716.65 6018.6 15409.6 15410
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 779.5 3.2e-05 4096 0.13 3456 608256 473.877 202.8 7506.27 6031.06 14214.5 14214.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 779.5 3.2e-05 4096 0.13 3456 612800 472.048 202.648 13203.1 6016.9 19895.2 19895.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 779.5 3.2e-05 4096 0.13 3456 611200 473.874 203.099 9293.17 6016.76 15987.4 15987.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 779.5 3.2e-05 4096 0.13 3456 609600 472.391 202.274 7629.13 5996.26 14300.5 14300.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 779.5 3.2e-05 4096 0.13 3456 611072 470.695 202.241 12914.6 6010.63 19598.7 19599.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 779.5 3.2e-05 4096 0.13 3456 609280 469.558 201.742 8987.38 5999.99 15659.2 15659.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 779.5 3.2e-05 4096 0.13 3456 607488 478.046 203.716 7339.64 6053.18 14075.1 14075.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 779.5 3.2e-05 4096 0.13 3456 610560 472.117 202.532 12730.9 6020.01 19426.1 19426.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 779.5 3.2e-05 4096 0.13 3456 610560 471.994 202.58 8977.61 5997.72 15650.4 15650.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 779.5 3.2e-05 4096 0.13 3456 604800 479.59 203.962 7442.21 6044.84 14171.1 14171.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 779.5 3.2e-05 4096 0.13 3456 612352 470.209 201.962 12663.7 6013.3 19349.6 19350
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 779.5 3.2e-05 4096 0.13 3456 610304 469.202 201.67 8560.92 5980.32 15212.6 15213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 779.5 3.2e-05 4096 0.13 3456 608256 477.601 203.772 7812.47 6037.79 14532.2 14532.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 779.5 3.2e-05 4096 0.13 3440 612864 469.982 201.961 9825.83 6010.01 16508.3 16508.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 779.5 3.2e-05 4096 0.13 3440 612352 470.871 201.945 7193.64 5993.11 13860.1 13860.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 779.5 3.2e-05 4096 0.13 3440 613120 471.134 202.349 11233.8 6011.86 17919.7 17920.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 779.5 3.2e-05 4096 0.13 3440 613120 469.742 202.138 7098.6 6011.19 13788 13788.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 779.5 3.2e-05 4096 0.13 3440 610560 472.12 202.587 5763.5 6020.95 12459.7 12460.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 779.5 3.2e-05 4096 0.13 3440 612864 470.525 202.29 10296.6 6006.57 16976.5 16976.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 779.5 3.2e-05 4096 0.13 3440 611328 470.768 202.344 6695.82 5999.41 13368.8 13369.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 779.5 3.2e-05 4096 0.13 3440 612864 470.449 202.428 5511.94 6015.62 12200.9 12201.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 779.5 3.2e-05 4096 0.13 3440 612864 470.67 202.309 14615.6 6005.95 21295 21295.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 779.5 3.2e-05 4096 0.13 3440 611072 470.596 202.227 9176.79 6010.41 15860.5 15860.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 779.5 3.2e-05 4096 0.13 3440 610176 473.548 202.879 7465.18 6005.55 14147.7 14148.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 779.5 3.2e-05 4096 0.13 3440 612352 470.09 201.977 13590.6 6006.49 20269.7 20270.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 779.5 3.2e-05 4096 0.13 3440 612352 470.201 201.971 8668.91 6003.59 15345.2 15345.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 779.5 3.2e-05 4096 0.13 3440 611328 471.223 202.364 7038.33 6005.94 13718.4 13718.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 779.5 3.2e-05 4096 0.13 3440 612864 471.339 202.548 13962.2 6019.46 20656.1 20656.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 779.5 3.2e-05 4096 0.13 3440 612864 470.502 202.422 9064.52 6019.93 15757.9 15758.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 779.5 3.2e-05 4096 0.13 3440 608256 473.183 202.569 7952.7 6010.09 14639 14639.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 779.5 3.2e-05 4096 0.13 3440 608256 473.972 202.854 7097.61 6010.68 13785.6 13786.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 779.5 3.2e-05 4096 0.13 3440 613120 469.607 202.105 13121.2 6011.57 19804.9 19805.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 779.5 3.2e-05 4096 0.13 3440 611840 470.504 202.373 8968.47 6008.46 15650.3 15650.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 779.5 3.2e-05 4096 0.13 3440 610560 471.947 202.623 7479.92 6002.57 14157.6 14158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 779.5 3.2e-05 4096 0.13 3440 609280 472.098 202.147 7501.32 6016.49 14192.6 14193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 779.5 3.2e-05 4096 0.13 3440 611328 470.748 202.297 12475.8 6018.89 19168.3 19168.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 779.5 3.2e-05 4096 0.13 3440 611328 471.441 202.387 8813.99 5999.76 15488.1 15488.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 779.5 3.2e-05 4096 0.13 3440 608256 474.011 202.849 7225.65 6034.53 13937.5 13937.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 779.5 3.2e-05 4096 0.13 3440 608256 477.645 203.72 6752.15 6056.18 13490.2 13490.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 779.5 3.2e-05 4096 0.13 3440 612800 472.185 202.649 12849.8 6011.31 19536.5 19536.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 779.5 3.2e-05 4096 0.13 3440 611200 473.8 203.135 8709.89 6010.1 15397.5 15397.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 779.5 3.2e-05 4096 0.13 3440 609600 472.444 202.32 7773.55 5997.45 14446.3 14446.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 779.5 3.2e-05 4096 0.13 3440 608000 478.79 204.519 6900.69 6047.13 13631.7 13632.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 779.5 3.2e-05 4096 0.13 3456 612864 469.753 201.962 10648.9 6014.57 17335.7 17336.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 779.5 3.2e-05 4096 0.13 3456 612352 470.068 201.914 6797.47 5988.13 13458.1 13458.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 779.5 3.2e-05 4096 0.13 3456 611328 470.94 202.355 6729.06 6023.34 13426.2 13426.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 779.5 3.2e-05 4096 0.13 3456 613120 471.094 202.346 10299.5 6007.32 16980.7 16981.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 779.5 3.2e-05 4096 0.13 3456 613120 469.741 202.092 6723.65 5994.01 13390 13390.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 779.5 3.2e-05 4096 0.13 3456 610560 472.224 202.552 5469.39 6072.94 12217.6 12218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 779.5 3.2e-05 4096 0.13 3456 612864 470.259 202.293 14253.7 6014.01 20940.8 20941.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 779.5 3.2e-05 4096 0.13 3456 611328 470.756 202.318 8958.16 6019.54 15651.3 15651.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 779.5 3.2e-05 4096 0.13 3456 612864 470.324 202.444 7245.18 6015.45 13933.9 13934.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 779.5 3.2e-05 4096 0.13 3456 611328 471.347 202.344 6108.6 6019.87 12802.7 12803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 779.5 3.2e-05 4096 0.13 3456 611968 471.952 202.536 13128.2 5993.29 19796.5 19796.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 779.5 3.2e-05 4096 0.13 3456 611072 470.721 202.261 8303.2 6009.47 14986.2 14986.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 779.5 3.2e-05 4096 0.13 3456 610176 473.421 202.913 6823.66 6020.6 13521.1 13521.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 779.5 3.2e-05 4096 0.13 3456 609280 469.531 201.762 6151.16 6007.29 12830.3 12830.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 779.5 3.2e-05 4096 0.13 3456 612352 470.073 201.958 12745.1 6012.29 19430 19430.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 779.5 3.2e-05 4096 0.13 3456 612352 470.25 201.952 8254.85 6006.99 14934.5 14934.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 779.5 3.2e-05 4096 0.13 3456 611328 471.399 202.369 6892.51 6020.46 13587.3 13587.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 779.5 3.2e-05 4096 0.13 3456 610304 469.123 201.636 6069.65 5984.94 12725.8 12726.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 779.5 3.2e-05 4096 0.13 3456 612864 471.401 202.556 12645 6000.94 19320.4 19320.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 779.5 3.2e-05 4096 0.13 3456 612864 470.402 202.42 8753.34 5996.12 15422.8 15423.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 779.5 3.2e-05 4096 0.13 3456 608256 473.174 202.5 7338.46 6015.31 14029.9 14030.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 779.5 3.2e-05 4096 0.13 3456 608256 474.017 202.795 7365.88 6035.63 14078.8 14079.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 779.5 3.2e-05 4096 0.13 3456 613120 469.731 202.106 12583.4 6008.74 19264.5 19264.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 779.5 3.2e-05 4096 0.13 3456 611840 470.597 202.305 8908.56 6002.44 15584.4 15584.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 779.5 3.2e-05 4096 0.13 3456 610560 471.884 202.6 7331.86 5996.36 14003.2 14003.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 779.5 3.2e-05 4096 0.13 3456 609280 472.089 202.116 6801.93 6010.32 13487 13487.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 779.5 3.2e-05 4096 0.13 3450 613376 468.876 201.784 11137.9 6009.11 17818.2 17818.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 779.5 3.2e-05 4096 0.13 3450 612352 470.177 201.941 7066.83 5992.37 13731.8 13732.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 779.5 3.2e-05 4096 0.13 3450 612864 469.211 201.753 6914.22 6008.11 13593.8 13594.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 779.5 3.2e-05 4096 0.13 3450 613120 471.223 202.349 10336.2 6011.96 17022.2 17022.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 779.5 3.2e-05 4096 0.13 3450 613120 469.708 202.073 6639.64 5999.03 13310.9 13311.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 779.5 3.2e-05 4096 0.13 3450 610560 472.142 202.559 5498.43 6015.02 12188.7 12189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 779.5 3.2e-05 4096 0.13 3450 611840 470.573 202.414 4764.56 6008.87 11446.9 11447.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 779.5 3.2e-05 4096 0.13 3450 613632 469.385 202.05 14043.1 5984.76 20699.8 20700.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 779.5 3.2e-05 4096 0.13 3450 612864 468.991 201.767 8718.22 5994.05 15383.5 15383.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 779.5 3.2e-05 4096 0.13 3450 612864 470.385 202.394 7123.49 6010.62 13807.4 13807.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 779.5 3.2e-05 4096 0.13 3450 611328 471.312 202.36 6052.72 6020.3 12747.2 12747.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 779.5 3.2e-05 4096 0.13 3450 612864 470.762 202.329 12871 6008.2 19552.8 19553.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 779.5 3.2e-05 4096 0.13 3450 611072 470.702 202.275 8153.76 6008.54 14835.8 14836.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 779.5 3.2e-05 4096 0.13 3450 610176 473.553 202.873 6679.33 6013.79 13370 13370.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 779.5 3.2e-05 4096 0.13 3450 609280 469.518 201.786 6018.54 6002.49 12692.8 12693.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 779.5 3.2e-05 4096 0.13 3450 612352 470.083 201.935 12722.8 6011.5 19406.8 19407.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 779.5 3.2e-05 4096 0.13 3450 612352 470.087 202.001 8270.85 5989.84 14933.3 14933.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 779.5 3.2e-05 4096 0.13 3450 611328 471.324 202.375 6977.68 6019.54 13671.4 13671.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 779.5 3.2e-05 4096 0.13 3450 610304 469.152 201.635 6195.34 6004.28 12870.9 12871.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 779.5 3.2e-05 4096 0.13 3450 612864 471.476 202.554 13153.5 5999.63 19827.7 19828.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 779.5 3.2e-05 4096 0.13 3450 612864 470.44 202.402 9343.2 5996.27 16012.8 16013.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 779.5 3.2e-05 4096 0.13 3450 608256 473.289 202.518 7643.04 6014.87 14334.2 14334.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 779.5 3.2e-05 4096 0.13 3450 608256 473.888 202.84 7219.19 6035.66 13932.1 13932.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 779.5 3.2e-05 4096 0.13 3450 604800 479.59 203.955 6573.32 6050.77 13308.1 13308.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 779.5 3.2e-05 4096 0.13 3450 613120 469.635 202.137 12734.4 6008.57 19415.3 19415.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 779.5 3.2e-05 4096 0.13 3450 611840 470.506 202.355 8710.98 6003.32 15387.7 15388.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 779.5 3.2e-05 4096 0.13 3450 610560 471.995 202.547 7492.08 6022.63 14189.8 14190.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 779.5 3.2e-05 4096 0.13 3450 609280 472.107 202.146 6817.52 6011.29 13503.6 13504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 779.5 3.2e-05 4096 0.13 3450 608000 478.721 204.543 6574.26 6054 13312.1 13312.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 779.5 3.2e-05 4096 0.13 3480 613376 468.907 201.779 10286 5994.85 16952.1 16952.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 779.5 3.2e-05 4096 0.13 3480 612352 470.073 201.96 6696.88 5988.94 13358.4 13358.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 779.5 3.2e-05 4096 0.13 3480 612864 469.535 201.782 6325.74 5988.32 12985.9 12986.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 779.5 3.2e-05 4096 0.13 3480 612352 470.678 201.952 5634.11 6013.52 12320.8 12321.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 779.5 3.2e-05 4096 0.13 3480 613120 470.901 202.389 14066.9 6012.09 20752.8 20753.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 779.5 3.2e-05 4096 0.13 3480 613120 469.661 202.125 8750.42 6011.68 15434.4 15434.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 779.5 3.2e-05 4096 0.13 3480 610560 472.088 202.496 7115.04 6000.19 13790.3 13790.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 779.5 3.2e-05 4096 0.13 3480 611840 470.471 202.337 6040.81 6021.12 12735.2 12735.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 779.5 3.2e-05 4096 0.13 3480 613632 469.389 202.044 12939 5991.37 19602.3 19602.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 779.5 3.2e-05 4096 0.13 3480 612864 469.06 201.774 8102.34 6007.29 14780.9 14781.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 779.5 3.2e-05 4096 0.13 3480 612864 470.305 202.411 6664.05 6014.02 13351.3 13351.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 779.5 3.2e-05 4096 0.13 3480 611328 471.331 202.355 6006.77 6023.78 12704.7 12705.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 779.5 3.2e-05 4096 0.13 3480 610560 471.943 202.604 5189.1 6003.62 11867.8 11868.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 779.5 3.2e-05 4096 0.13 3480 612864 470.733 202.284 12343.5 5990.08 19007.1 19007.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 779.5 3.2e-05 4096 0.13 3480 611072 470.631 202.26 7806.77 5994.32 14474.5 14474.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 779.5 3.2e-05 4096 0.13 3480 610176 473.53 202.858 6547.15 6024.81 13248.9 13249.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 779.5 3.2e-05 4096 0.13 3480 609280 469.413 201.753 5750.54 6002.73 12424.9 12425.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 779.5 3.2e-05 4096 0.13 3480 609280 474.955 203.212 5076.72 6031.92 11787.3 11787.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 779.5 3.2e-05 4096 0.13 3480 612352 470.031 201.91 11673.2 6008.22 18353.8 18354.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 779.5 3.2e-05 4096 0.13 3480 612352 470.123 201.969 7963.85 5993.33 14629.8 14630.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 779.5 3.2e-05 4096 0.13 3480 611328 471.352 202.379 6593.86 6005.43 13273.5 13273.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 779.5 3.2e-05 4096 0.13 3480 610304 469.171 201.642 6068.93 6004.93 12745.2 12745.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 779.5 3.2e-05 4096 0.13 3480 609280 472.097 202.124 5526.48 6011.53 12212.7 12213.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 779.5 3.2e-05 4096 0.13 3456 611328 471.712 202.465 10109.5 6007.58 16791.8 16792.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 779.5 3.2e-05 4096 0.13 3456 610304 472.429 202.627 6474.38 6010.14 13160.1 13160.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 779.5 3.2e-05 4096 0.13 3456 609792 473.399 202.793 6254.21 6040.49 12971.4 12971.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 779.5 3.2e-05 4096 0.13 3456 610304 473.047 202.635 5613.3 6030.47 12320 12320.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 779.5 3.2e-05 4096 0.13 3456 611200 473.217 203.028 13553.9 6027.44 20258.2 20258.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 779.5 3.2e-05 4096 0.13 3456 610560 473.065 202.981 8222.12 6019.86 14918.6 14919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 779.5 3.2e-05 4096 0.13 3456 608640 474.986 203.22 6795.06 6016.25 13490 13490.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 779.5 3.2e-05 4096 0.13 3456 609280 475.311 203.333 5837.27 6054.53 12570.9 12571.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 779.5 3.2e-05 4096 0.13 3456 611200 473.764 203.083 5355.76 6034.75 12067.8 12068.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 779.5 3.2e-05 4096 0.13 3456 611328 472.144 202.85 12486.5 6011.01 19173.1 19173.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 779.5 3.2e-05 4096 0.13 3456 609792 473.036 202.806 7781.74 6035.36 14493.5 14493.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 779.5 3.2e-05 4096 0.13 3456 610560 473.774 203.204 6415.7 6045.57 13138.8 13139.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 779.5 3.2e-05 4096 0.13 3456 608256 476.985 203.511 5672.49 6047.94 12401.4 12401.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 779.5 3.2e-05 4096 0.13 3456 606720 478.839 204.001 4967.14 6058.23 11708.7 11709.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 779.5 3.2e-05 4096 0.13 3456 611072 473.244 202.838 11713.7 6008.83 18399.1 18399.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 779.5 3.2e-05 4096 0.13 3456 609280 472.939 202.877 7440.88 6014.33 14131.5 14131.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 779.5 3.2e-05 4096 0.13 3456 610176 473.589 202.901 6291.8 6025.77 12994.5 12994.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 779.5 3.2e-05 4096 0.13 3456 605696 475.21 202.939 5485.23 6040.09 12204 12204.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 779.5 3.2e-05 4096 0.13 3456 609280 474.928 203.203 4890.61 6011.73 11581 11581.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 779.5 3.2e-05 4096 0.13 3456 610304 472.316 202.648 11559.8 6033.12 18268.4 18268.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 779.5 3.2e-05 4096 0.13 3456 610304 472.57 202.659 7763.32 6015.19 14454.3 14454.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 779.5 3.2e-05 4096 0.13 3456 608256 477.037 203.481 6420.64 6053.36 13155 13155.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 779.5 3.2e-05 4096 0.13 3456 606208 483.02 202.971 5872.8 6048.86 12608.2 12608.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 779.5 3.2e-05 4096 0.13 3456 604160 479.665 204.002 5393.72 6082.33 12160.2 12160.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 779.5 3.2e-05 4096 0.13 3456 608256 477.609 203.736 5142.92 6056.49 11881.3 11881.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 779.5 3.2e-05 4096 0.13 3456 608000 480.042 203.993 17158.1 6046.4 23889 23889.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 779.5 3.2e-05 4096 0.13 3456 607744 477.864 203.823 11269.7 6049.16 18001.1 18001.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 779.5 3.2e-05 4096 0.13 3456 607232 478.444 203.741 7281.53 6042.81 14007 14007.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 779.5 3.2e-05 4096 0.13 3456 606720 478.362 203.982 5946.92 6068.26 12698 12698.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 779.5 3.2e-05 4096 0.13 3456 606208 479.744 204.146 5306.1 6074.12 12064.6 12065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 779.5 3.2e-05 4096 0.13 3456 606720 479.122 204.169 4866.08 6070.14 11620 11620.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 779.5 3.2e-05 4096 0.13 3456 605184 481.256 204.585 5633.7 6071.48 12391.5 12391.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 779.5 3.2e-05 4096 0.13 3456 602112 480.886 204.232 5355.46 6082.93 12124 12124.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 779.5 3.2e-05 4096 0.13 3456 602112 482.36 204.491 5152.82 6067.94 11908.1 11908.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 779.5 3.2e-05 4096 0.13 3480 609280 471.171 201.775 15591.5 6007.55 22272.5 22272.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 779.5 3.2e-05 4096 0.13 3456 605696 476.734 202.899 14848.5 6041.1 21569.7 21570.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 779.5 3.2e-05 4096 0.13 3450 609280 476.468 203.181 15891 6029.94 22601.2 22601.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 779.5 3.2e-05 4096 0.13 3456 609280 476.837 203.208 15663 6032.36 22376 22376.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 779.5 3.2e-05 4096 0.13 3456 612352 472.17 247.264 15554.7 6081.05 22408.5 22413.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 779.5 3.2e-05 4096 0.13 3456 606720 471.473 201.884 8038.58 6005.34 14717.8 14718.2
