do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:00:16 on Sep 19,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:00:17 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:00:17 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:00:18 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:00:18 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:00:19 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:00:19 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 21:00:21 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:00:21 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 21:00:22 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:00:22 on Sep 19,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 21:00:23 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:00:23 on Sep 19,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 21:00:24 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:00:24 on Sep 19,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 21:00:24 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:00:24 on Sep 19,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 21:00:25 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:00:25 on Sep 19,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 21:00:26 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:00:26 on Sep 19,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 21:00:27 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:00:27 on Sep 19,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 21:00:28 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:00:28 on Sep 19,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 21:00:30 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work encoding_testbench 
# Start time: 21:00:30 on Sep 19,2020
# Loading sv_std.std
# Loading work.encoding_testbench
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# End time: 21:00:36 on Sep 19,2020, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 21:00:36 on Sep 19,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_single
# Loading work.feature_mem_interface
# Loading work.encoding_controller
# Loading work.encoding
# Loading work.class_mem_interface
# Loading work.class_checking_controller
# Loading work.similarity_checker
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft43qab4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft43qab4
# ** Error: (vish-4014) No objects found matching '/encoding_testbench/clk'.
# Executing ONERROR command at macro ./encoding_wave.do line 3
# ** Error: (vish-4014) No objects found matching '/encoding_testbench/reset'.
# Executing ONERROR command at macro ./encoding_wave.do line 4
# ** Error: (vish-4014) No objects found matching '/encoding_testbench/done'.
# Executing ONERROR command at macro ./encoding_wave.do line 5
# ** Error: (vish-4014) No objects found matching '/encoding_testbench/out'.
# Executing ONERROR command at macro ./encoding_wave.do line 6
# ** Error: (vish-4014) No objects found matching '/encoding_testbench/projections'.
# Executing ONERROR command at macro ./encoding_wave.do line 7
# ** Error: (vish-4014) No objects found matching '/encoding_testbench/dut/count'.
# Executing ONERROR command at macro ./encoding_wave.do line 8
# ** Error: (vish-4014) No objects found matching '/encoding_testbench/features'.
# Executing ONERROR command at macro ./encoding_wave.do line 9
# ** Error: (vish-4014) No objects found matching '/encoding_testbench/dut/out_temp'.
# Executing ONERROR command at macro ./encoding_wave.do line 10
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(104)
#    Time: 11367 ns  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 104
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:01:08 on Sep 19,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:01:09 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:01:09 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:01:11 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:01:11 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:01:12 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:01:12 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 21:01:13 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:01:13 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 21:01:15 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:01:15 on Sep 19,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 21:01:15 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:01:15 on Sep 19,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 21:01:16 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:01:16 on Sep 19,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 21:01:17 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:01:17 on Sep 19,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 21:01:18 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:01:18 on Sep 19,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 21:01:19 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:01:19 on Sep 19,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 21:01:19 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:01:19 on Sep 19,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 21:01:20 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:01:20 on Sep 19,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 21:01:22 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 21:01:24 on Sep 19,2020, Elapsed time: 0:00:48
# Errors: 24, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work encoding_testbench 
# Start time: 21:01:24 on Sep 19,2020
# Loading sv_std.std
# Loading work.encoding_testbench
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlfttjzgsh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfttjzgsh
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : encoding_module.sv(78)
#    Time: 25300 ps  Iteration: 1  Instance: /encoding_testbench
# Break in Module encoding_testbench at encoding_module.sv line 78
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:11 on Sep 19,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:02:12 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:12 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:02:15 on Sep 19,2020, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:16 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:02:17 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:17 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 21:02:18 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:18 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 21:02:20 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:20 on Sep 19,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 21:02:21 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:21 on Sep 19,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 21:02:21 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:21 on Sep 19,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 21:02:24 on Sep 19,2020, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:25 on Sep 19,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 21:02:27 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:27 on Sep 19,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 21:02:28 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:28 on Sep 19,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 21:02:29 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:29 on Sep 19,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 21:02:30 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:30 on Sep 19,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 21:02:32 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 21:02:36 on Sep 19,2020, Elapsed time: 0:01:12
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work encoding_testbench 
# Start time: 21:02:36 on Sep 19,2020
# Loading sv_std.std
# Loading work.encoding_testbench
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft6yq4hd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6yq4hd
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : encoding_module.sv(78)
#    Time: 3700 ps  Iteration: 1  Instance: /encoding_testbench
# Break in Module encoding_testbench at encoding_module.sv line 78
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:59 on Sep 19,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:02:59 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:00 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:03:01 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:01 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:03:02 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:02 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 21:03:04 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:04 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 21:03:05 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:05 on Sep 19,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 21:03:06 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:06 on Sep 19,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 21:03:07 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:07 on Sep 19,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 21:03:07 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:07 on Sep 19,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 21:03:08 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:08 on Sep 19,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 21:03:09 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:09 on Sep 19,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 21:03:10 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:10 on Sep 19,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 21:03:11 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:11 on Sep 19,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 21:03:13 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 21:03:15 on Sep 19,2020, Elapsed time: 0:00:39
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work encoding_testbench 
# Start time: 21:03:15 on Sep 19,2020
# Loading sv_std.std
# Loading work.encoding_testbench
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftrg7b8m".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftrg7b8m
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : encoding_module.sv(78)
#    Time: 3700 ps  Iteration: 1  Instance: /encoding_testbench
# Break in Module encoding_testbench at encoding_module.sv line 78
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:25 on Sep 19,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:04:25 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:25 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:04:27 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:27 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:04:28 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:28 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 21:04:30 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:30 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_32.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding_32
# -- Compiling module encoding_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_32_testbench
# End time: 21:04:32 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:32 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 21:04:33 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:33 on Sep 19,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 21:04:33 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:33 on Sep 19,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 21:04:34 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:34 on Sep 19,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 21:04:35 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:35 on Sep 19,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 21:04:36 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:36 on Sep 19,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 21:04:37 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:37 on Sep 19,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 21:04:38 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:38 on Sep 19,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 21:04:39 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:39 on Sep 19,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 21:04:40 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 21:04:42 on Sep 19,2020, Elapsed time: 0:01:27
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work encoding_32_testbench 
# Start time: 21:04:42 on Sep 19,2020
# Loading sv_std.std
# Loading work.encoding_32_testbench
# Loading work.encoding_32
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Error: (vsim-8378) ./encoding_32.sv(54): Port size (512) does not match connection size (256) for implicit .name connection port 'out'. The port definition is at: ./encoding_32.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut File: ./encoding_32.sv
# ** Error: (vsim-8378) ./encoding_32.sv(54): Port size (64) does not match connection size (32) for implicit .name connection port 'projections'. The port definition is at: ./encoding_32.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut File: ./encoding_32.sv
# ** Error: (vsim-8378) ./encoding_32.sv(54): Port size (256) does not match connection size (128) for implicit .name connection port 'features'. The port definition is at: ./encoding_32.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut File: ./encoding_32.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[0]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[0]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[1]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[1]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[2]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[2]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[3]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[3]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[4]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[4]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[5]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[5]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[6]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[6]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[7]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[7]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[8]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[8]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[9]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[9]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[10]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[10]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[11]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[11]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[12]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[12]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[13]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[13]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[14]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[14]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[15]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[15]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[16]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[16]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[17]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[17]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[18]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[18]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[19]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[19]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[20]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[20]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[21]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[21]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[22]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[22]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[23]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[23]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[24]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[24]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[25]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[25]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[26]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[26]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[27]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[27]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[28]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[28]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[29]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[29]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[30]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[30]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[31]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[31]/adder_mod File: accumulator.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 30
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:05:26 on Sep 19,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:05:27 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:05:27 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:05:28 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:05:28 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:05:29 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:05:29 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 21:05:31 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:05:31 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_32.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding_32
# -- Compiling module encoding_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_32_testbench
# End time: 21:05:33 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:05:33 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 21:05:33 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:05:34 on Sep 19,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 21:05:34 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:05:34 on Sep 19,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 21:05:35 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:05:35 on Sep 19,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 21:05:36 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:05:36 on Sep 19,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 21:05:37 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:05:37 on Sep 19,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 21:05:38 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:05:38 on Sep 19,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 21:05:39 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:05:39 on Sep 19,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 21:05:40 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:05:40 on Sep 19,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 21:05:41 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work encoding_32_testbench 
# Start time: 21:04:42 on Sep 19,2020
# Loading sv_std.std
# Loading work.encoding_32_testbench
# Loading work.encoding_32
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Error: (vsim-8378) ./encoding_32.sv(54): Port size (256) does not match connection size (264) for implicit .name connection port 'features'. The port definition is at: ./encoding_32.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut File: ./encoding_32.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[0]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[0]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[1]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[1]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[2]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[2]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[3]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[3]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[4]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[4]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[5]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[5]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[6]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[6]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[7]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[7]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[8]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[8]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[9]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[9]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[10]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[10]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[11]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[11]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[12]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[12]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[13]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[13]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[14]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[14]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[15]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[15]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[16]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[16]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[17]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[17]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[18]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[18]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[19]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[19]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[20]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[20]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[21]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[21]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[22]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[22]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[23]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[23]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[24]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[24]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[25]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[25]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[26]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[26]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[27]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[27]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[28]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[28]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[29]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[29]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[30]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[30]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[31]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[31]/adder_mod File: accumulator.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 30
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:25 on Sep 19,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:22:26 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:26 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:22:27 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:27 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree_32.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_32
# ** Error (suppressible): ./pipelined_adder_tree_32.sv(55): (vlog-2388) 'third_results' already declared in this scope (pipelined_adder_tree_32).
# -- Compiling module pipelined_adder_tree_32_testbench
# End time: 21:22:28 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 9
# C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./pipelined_adder_tree_32.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:58 on Sep 19,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:22:59 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:59 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:23:00 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:00 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree_32.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_32
# -- Compiling module pipelined_adder_tree_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_32
# 	pipelined_adder_tree_32_testbench
# End time: 21:23:02 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:02 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:23:03 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:03 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 21:23:04 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:04 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_32.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding_32
# -- Compiling module encoding_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_32_testbench
# End time: 21:23:06 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:06 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 21:23:07 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:07 on Sep 19,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 21:23:08 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:08 on Sep 19,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 21:23:08 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:09 on Sep 19,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 21:23:09 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:09 on Sep 19,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 21:23:11 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:11 on Sep 19,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 21:23:12 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:12 on Sep 19,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 21:23:13 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:13 on Sep 19,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 21:23:14 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:14 on Sep 19,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 21:23:15 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_adder_tree_32_testbench 
# Start time: 21:04:42 on Sep 19,2020
# Loading sv_std.std
# Loading work.pipelined_adder_tree_32_testbench
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# ** Error: (vsim-8378) ./pipelined_adder_tree_32.sv(103): Port size (128) does not match connection size (256) for implicit .name connection port 'inputs'. The port definition is at: pipelined_adder_tree.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_32_testbench/dut File: pipelined_adder_tree.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree_32.sv(103): [PCDPC] - Port size (16) does not match connection size (32) for port 'last_in'. The port definition is at: pipelined_adder_tree.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_32_testbench/dut File: pipelined_adder_tree.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 29
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:25 on Sep 19,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:24:26 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:26 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:24:27 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:27 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree_32.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_32
# -- Compiling module pipelined_adder_tree_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_32_testbench
# End time: 21:24:28 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:28 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:24:29 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:29 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 21:24:31 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:32 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_32.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding_32
# -- Compiling module encoding_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_32_testbench
# End time: 21:24:33 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:33 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 21:24:34 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:34 on Sep 19,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 21:24:35 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:35 on Sep 19,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 21:24:36 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:36 on Sep 19,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 21:24:37 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:37 on Sep 19,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 21:24:38 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:38 on Sep 19,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 21:24:39 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:39 on Sep 19,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 21:24:39 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:39 on Sep 19,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 21:24:40 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:40 on Sep 19,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 21:24:42 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_adder_tree_32_testbench 
# Start time: 21:04:42 on Sep 19,2020
# Loading sv_std.std
# Loading work.pipelined_adder_tree_32_testbench
# Loading work.pipelined_adder_tree_32
# Loading work.N_bit_adder
# Loading work.full_adder
# ** Warning: (vsim-3015) ./pipelined_adder_tree_32.sv(103): [PCDPC] - Port size (16) does not match connection size (32) for port 'last_in'. The port definition is at: ./pipelined_adder_tree_32.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_32_testbench/dut File: ./pipelined_adder_tree_32.sv
# ** Error: Cannot open macro file: pipelined_adder_tree_wave_32.do
# Error in macro ./runlab.do line 47
# Cannot open macro file: pipelined_adder_tree_wave_32.do
#     while executing
# "do pipelined_adder_tree_wave_32.do"
add wave -position insertpoint sim:/pipelined_adder_tree_32_testbench/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft8sqdtc".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8sqdtc
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/pipelined_adder_tree_wave_32.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:10 on Sep 19,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:25:11 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:11 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:25:12 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:12 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree_32.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_32
# -- Compiling module pipelined_adder_tree_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_32_testbench
# End time: 21:25:13 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:13 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:25:15 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:15 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 21:25:17 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:17 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_32.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding_32
# -- Compiling module encoding_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_32_testbench
# End time: 21:25:18 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:18 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 21:25:20 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:20 on Sep 19,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 21:25:20 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:21 on Sep 19,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 21:25:21 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:21 on Sep 19,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 21:25:22 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:22 on Sep 19,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 21:25:23 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:23 on Sep 19,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 21:25:24 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:24 on Sep 19,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 21:25:25 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:25 on Sep 19,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 21:25:26 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:26 on Sep 19,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 21:25:28 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 21:25:30 on Sep 19,2020, Elapsed time: 0:20:48
# Errors: 72, Warnings: 68
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_adder_tree_32_testbench 
# Start time: 21:25:30 on Sep 19,2020
# Loading sv_std.std
# Loading work.pipelined_adder_tree_32_testbench
# Loading work.pipelined_adder_tree_32
# Loading work.N_bit_adder
# Loading work.full_adder
# ** Warning: (vsim-3015) ./pipelined_adder_tree_32.sv(103): [PCDPC] - Port size (16) does not match connection size (32) for port 'last_in'. The port definition is at: ./pipelined_adder_tree_32.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_32_testbench/dut File: ./pipelined_adder_tree_32.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftschm8i".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftschm8i
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./pipelined_adder_tree_32.sv(130)
#    Time: 600 ps  Iteration: 1  Instance: /pipelined_adder_tree_32_testbench
# Break in Module pipelined_adder_tree_32_testbench at ./pipelined_adder_tree_32.sv line 130
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:15 on Sep 19,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:27:16 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:16 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:27:18 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:18 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree_32.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_32
# -- Compiling module pipelined_adder_tree_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_32_testbench
# End time: 21:27:19 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:19 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:27:20 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:20 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 21:27:22 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:22 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_32.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding_32
# -- Compiling module encoding_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_32_testbench
# End time: 21:27:23 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:23 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 21:27:25 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:25 on Sep 19,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 21:27:26 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:26 on Sep 19,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 21:27:26 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:27 on Sep 19,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 21:27:27 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:27 on Sep 19,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 21:27:28 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:28 on Sep 19,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 21:27:29 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:29 on Sep 19,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 21:27:30 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:30 on Sep 19,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 21:27:31 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:31 on Sep 19,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 21:27:33 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 21:28:51 on Sep 19,2020, Elapsed time: 0:03:21
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_adder_tree_32_testbench 
# Start time: 21:28:51 on Sep 19,2020
# Loading sv_std.std
# Loading work.pipelined_adder_tree_32_testbench
# Loading work.pipelined_adder_tree_32
# Loading work.N_bit_adder
# Loading work.full_adder
# ** Warning: (vsim-3015) ./pipelined_adder_tree_32.sv(103): [PCDPC] - Port size (16) does not match connection size (32) for port 'last_in'. The port definition is at: ./pipelined_adder_tree_32.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_32_testbench/dut File: ./pipelined_adder_tree_32.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftt0qf7c".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftt0qf7c
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./pipelined_adder_tree_32.sv(130)
#    Time: 600 ps  Iteration: 1  Instance: /pipelined_adder_tree_32_testbench
# Break in Module pipelined_adder_tree_32_testbench at ./pipelined_adder_tree_32.sv line 130
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:08 on Sep 19,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:34:09 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:09 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:34:11 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:11 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree_32.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_32
# -- Compiling module pipelined_adder_tree_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_32_testbench
# End time: 21:34:12 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:12 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:34:13 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:13 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 21:34:15 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:15 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_32.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding_32
# -- Compiling module encoding_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_32_testbench
# End time: 21:34:16 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:16 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 21:34:18 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:18 on Sep 19,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 21:34:19 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:19 on Sep 19,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 21:34:20 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:20 on Sep 19,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 21:34:20 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:21 on Sep 19,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 21:34:21 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:21 on Sep 19,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 21:34:22 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:22 on Sep 19,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 21:34:23 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:23 on Sep 19,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 21:34:24 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:24 on Sep 19,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 21:34:26 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 21:34:28 on Sep 19,2020, Elapsed time: 0:05:37
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work mux_accumulator_32_testbench 
# Start time: 21:34:28 on Sep 19,2020
# ** Error: (vsim-3170) Could not find 'mux_accumulator_32_testbench'.
#         Searched libraries:
#             G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 31
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:04 on Sep 19,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:35:05 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:05 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:35:06 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:06 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree_32.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_32
# -- Compiling module pipelined_adder_tree_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_32_testbench
# End time: 21:35:07 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:07 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:35:08 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:09 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator_32.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator_32
# -- Compiling module mux_accumulator_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_32_testbench
# End time: 21:35:10 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:11 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 21:35:12 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:12 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_32.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding_32
# -- Compiling module encoding_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_32_testbench
# End time: 21:35:13 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:13 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 21:35:15 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:15 on Sep 19,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 21:35:16 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:16 on Sep 19,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 21:35:16 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:16 on Sep 19,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 21:35:17 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:17 on Sep 19,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 21:35:18 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:18 on Sep 19,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 21:35:19 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:19 on Sep 19,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 21:35:20 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:20 on Sep 19,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 21:35:21 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:21 on Sep 19,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 21:35:23 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work mux_accumulator_32_testbench 
# Start time: 21:34:28 on Sep 19,2020
# Loading sv_std.std
# Loading work.mux_accumulator_32_testbench
# Loading work.mux_accumulator_32
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Error: (vsim-8378) ./accumulator_32.sv(35): Port size (16) does not match connection size (32) for implicit .name connection port 'out'. The port definition is at: ./accumulator_32.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /mux_accumulator_32_testbench/dut File: ./accumulator_32.sv
# ** Warning: (vsim-3015) ./accumulator_32.sv(35): [PCDPC] - Port size (16) does not match connection size (32) for port 'prev_result'. The port definition is at: ./accumulator_32.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /mux_accumulator_32_testbench/dut File: ./accumulator_32.sv
# ** Warning: (vsim-3015) ./accumulator_32.sv(21): [PCDPC] - Port size (128) does not match connection size (256) for port 'inputs'. The port definition is at: pipelined_adder_tree.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /mux_accumulator_32_testbench/dut/adder File: pipelined_adder_tree.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 32
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:17 on Sep 19,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:37:18 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:18 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:37:19 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:19 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree_32.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_32
# -- Compiling module pipelined_adder_tree_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_32_testbench
# End time: 21:37:20 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:20 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:37:22 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:22 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator_32.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_32
# -- Compiling module pipelined_adder_tree_32_testbench
# -- Compiling module mux_accumulator_32
# -- Compiling module mux_accumulator_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_32_testbench
# 	mux_accumulator_32_testbench
# End time: 21:37:24 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:24 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 21:37:25 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:25 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_32.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding_32
# -- Compiling module encoding_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_32_testbench
# End time: 21:37:27 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:27 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 21:37:28 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:28 on Sep 19,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 21:37:29 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:29 on Sep 19,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 21:37:29 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:30 on Sep 19,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 21:37:30 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:30 on Sep 19,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 21:37:32 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:32 on Sep 19,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 21:37:33 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:33 on Sep 19,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 21:37:34 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:34 on Sep 19,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 21:37:35 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:35 on Sep 19,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 21:37:36 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work mux_accumulator_32_testbench 
# Start time: 21:34:28 on Sep 19,2020
# Loading sv_std.std
# Loading work.mux_accumulator_32_testbench
# Loading work.mux_accumulator_32
# Loading work.pipelined_adder_tree_32
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3015) ./accumulator_32.sv(35): [PCDPC] - Port size (16) does not match connection size (32) for port 'prev_result'. The port definition is at: ./accumulator_32.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /mux_accumulator_32_testbench/dut File: ./accumulator_32.sv
# ** Error: Cannot open macro file: mux_accumulator_wave_32.do
# Error in macro ./runlab.do line 51
# Cannot open macro file: mux_accumulator_wave_32.do
#     while executing
# "do mux_accumulator_wave_32.do"
add wave -position insertpoint  \
sim:/mux_accumulator_32_testbench/period \
sim:/mux_accumulator_32_testbench/out \
sim:/mux_accumulator_32_testbench/features \
sim:/mux_accumulator_32_testbench/projections \
sim:/mux_accumulator_32_testbench/clk \
sim:/mux_accumulator_32_testbench/reset \
sim:/mux_accumulator_32_testbench/prev_result
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftjdjvgj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjdjvgj
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/mux_accumulator_wave_32.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:38:10 on Sep 19,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:38:11 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:38:11 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:38:12 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:38:12 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree_32.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_32
# -- Compiling module pipelined_adder_tree_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_32_testbench
# End time: 21:38:13 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:38:13 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:38:14 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:38:15 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator_32.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_32
# -- Compiling module pipelined_adder_tree_32_testbench
# -- Compiling module mux_accumulator_32
# -- Compiling module mux_accumulator_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_32_testbench
# 	mux_accumulator_32_testbench
# End time: 21:38:17 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:38:17 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 21:38:18 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:38:18 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_32.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding_32
# -- Compiling module encoding_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_32_testbench
# End time: 21:38:20 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:38:20 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 21:38:21 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:38:21 on Sep 19,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 21:38:22 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:38:22 on Sep 19,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 21:38:23 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:38:23 on Sep 19,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 21:38:24 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:38:24 on Sep 19,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 21:38:25 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:38:25 on Sep 19,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 21:38:26 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:38:26 on Sep 19,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 21:38:27 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:38:27 on Sep 19,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 21:38:28 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:38:28 on Sep 19,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 21:38:30 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 21:38:32 on Sep 19,2020, Elapsed time: 0:04:04
# Errors: 5, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work mux_accumulator_32_testbench 
# Start time: 21:38:32 on Sep 19,2020
# Loading sv_std.std
# Loading work.mux_accumulator_32_testbench
# Loading work.mux_accumulator_32
# Loading work.pipelined_adder_tree_32
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3015) ./accumulator_32.sv(35): [PCDPC] - Port size (16) does not match connection size (32) for port 'prev_result'. The port definition is at: ./accumulator_32.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /mux_accumulator_32_testbench/dut File: ./accumulator_32.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftfi51xa".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfi51xa
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accumulator_32.sv(68)
#    Time: 700 ps  Iteration: 1  Instance: /mux_accumulator_32_testbench
# Break in Module mux_accumulator_32_testbench at ./accumulator_32.sv line 68
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:17 on Sep 19,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:41:19 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:19 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:41:20 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:20 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree_32.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_32
# -- Compiling module pipelined_adder_tree_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_32_testbench
# End time: 21:41:21 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:21 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:41:22 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:22 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator_32.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_32
# -- Compiling module pipelined_adder_tree_32_testbench
# -- Compiling module mux_accumulator_32
# -- Compiling module mux_accumulator_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_32_testbench
# 	mux_accumulator_32_testbench
# End time: 21:41:24 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:24 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 21:41:25 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:25 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_32.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding_32
# -- Compiling module encoding_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_32_testbench
# End time: 21:41:28 on Sep 19,2020, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:28 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 21:41:28 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:28 on Sep 19,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 21:41:29 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:29 on Sep 19,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 21:41:30 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:30 on Sep 19,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 21:41:31 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:31 on Sep 19,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 21:41:32 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:32 on Sep 19,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 21:41:33 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:33 on Sep 19,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 21:41:34 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:34 on Sep 19,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 21:41:35 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:35 on Sep 19,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 21:41:36 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 21:41:39 on Sep 19,2020, Elapsed time: 0:03:07
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work mux_accumulator_32_testbench 
# Start time: 21:41:39 on Sep 19,2020
# Loading sv_std.std
# Loading work.mux_accumulator_32_testbench
# Loading work.mux_accumulator_32
# Loading work.pipelined_adder_tree_32
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3015) ./accumulator_32.sv(35): [PCDPC] - Port size (16) does not match connection size (32) for port 'prev_result'. The port definition is at: ./accumulator_32.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /mux_accumulator_32_testbench/dut File: ./accumulator_32.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft1trj6z".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1trj6z
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accumulator_32.sv(68)
#    Time: 700 ps  Iteration: 1  Instance: /mux_accumulator_32_testbench
# Break in Module mux_accumulator_32_testbench at ./accumulator_32.sv line 68
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:41 on Sep 19,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:42:43 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:43 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:42:44 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:44 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree_32.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_32
# -- Compiling module pipelined_adder_tree_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_32_testbench
# End time: 21:42:45 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:45 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:42:46 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:46 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator_32.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_32
# -- Compiling module pipelined_adder_tree_32_testbench
# -- Compiling module mux_accumulator_32
# -- Compiling module mux_accumulator_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_32_testbench
# 	mux_accumulator_32_testbench
# End time: 21:42:48 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:48 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 21:42:50 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:50 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_32.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding_32
# -- Compiling module encoding_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_32_testbench
# End time: 21:42:52 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:52 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 21:42:53 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:53 on Sep 19,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 21:42:54 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:54 on Sep 19,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 21:42:54 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:54 on Sep 19,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 21:42:55 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:55 on Sep 19,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 21:42:57 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:57 on Sep 19,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 21:42:58 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:58 on Sep 19,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 21:42:59 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:59 on Sep 19,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 21:42:59 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:00 on Sep 19,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 21:43:01 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 21:43:04 on Sep 19,2020, Elapsed time: 0:01:25
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work encoding_32_testbench 
# Start time: 21:43:04 on Sep 19,2020
# Loading sv_std.std
# Loading work.encoding_32_testbench
# Loading work.encoding_32
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Error: (vsim-8378) ./encoding_32.sv(54): Port size (256) does not match connection size (264) for implicit .name connection port 'features'. The port definition is at: ./encoding_32.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut File: ./encoding_32.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[0]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[0]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[1]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[1]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[2]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[2]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[3]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[3]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[4]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[4]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[5]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[5]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[6]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[6]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[7]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[7]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[8]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[8]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[9]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[9]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[10]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[10]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[11]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[11]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[12]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[12]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[13]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[13]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[14]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[14]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[15]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[15]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[16]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[16]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[17]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[17]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[18]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[18]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[19]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[19]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[20]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[20]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[21]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[21]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[22]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[22]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[23]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[23]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[24]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[24]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[25]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[25]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[26]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[26]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[27]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[27]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[28]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[28]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[29]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[29]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[30]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[30]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) ./encoding_32.sv(19): Port size (128) does not match connection size (256) for implicit .name connection port 'features'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[31]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) ./encoding_32.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut/genblk1[31]/adder_mod File: accumulator.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 34
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:34 on Sep 19,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:43:36 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:36 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:43:37 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:37 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree_32.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_32
# -- Compiling module pipelined_adder_tree_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_32_testbench
# End time: 21:43:38 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:38 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:43:39 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:39 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator_32.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_32
# -- Compiling module pipelined_adder_tree_32_testbench
# -- Compiling module mux_accumulator_32
# -- Compiling module mux_accumulator_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_32_testbench
# 	mux_accumulator_32_testbench
# End time: 21:43:41 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:41 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 21:43:43 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:43 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_32.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding_32
# -- Compiling module encoding_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_32_testbench
# End time: 21:43:45 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:45 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 21:43:46 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:46 on Sep 19,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 21:43:46 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:47 on Sep 19,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 21:43:47 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:47 on Sep 19,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 21:43:48 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:48 on Sep 19,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 21:43:50 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:50 on Sep 19,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 21:43:51 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:51 on Sep 19,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 21:43:52 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:52 on Sep 19,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 21:43:53 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:53 on Sep 19,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 21:43:54 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work encoding_32_testbench 
# Start time: 21:43:04 on Sep 19,2020
# Loading sv_std.std
# Loading work.encoding_32_testbench
# Loading work.encoding_32
# Loading work.mux_accumulator_32
# Loading work.pipelined_adder_tree_32
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Error: (vsim-8378) ./encoding_32.sv(54): Port size (256) does not match connection size (264) for implicit .name connection port 'features'. The port definition is at: ./encoding_32.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_32_testbench/dut File: ./encoding_32.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 34
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/mux_accumulator_wave_32.do}
# could not find wave window
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:34 on Sep 19,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:44:36 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:36 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:44:38 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:38 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree_32.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_32
# -- Compiling module pipelined_adder_tree_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_32_testbench
# End time: 21:44:39 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:39 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:44:40 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:41 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator_32.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_32
# -- Compiling module pipelined_adder_tree_32_testbench
# -- Compiling module mux_accumulator_32
# -- Compiling module mux_accumulator_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_32_testbench
# 	mux_accumulator_32_testbench
# End time: 21:44:43 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:43 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 21:44:45 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:45 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_32.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding_32
# -- Compiling module encoding_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_32_testbench
# End time: 21:44:47 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:47 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 21:44:48 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:48 on Sep 19,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 21:44:49 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:49 on Sep 19,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 21:44:50 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:50 on Sep 19,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 21:44:51 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:51 on Sep 19,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 21:44:53 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:53 on Sep 19,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 21:44:54 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:54 on Sep 19,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 21:44:54 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:54 on Sep 19,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 21:44:55 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:55 on Sep 19,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 21:44:57 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work encoding_32_testbench 
# Start time: 21:43:04 on Sep 19,2020
# Loading sv_std.std
# Loading work.encoding_32_testbench
# Loading work.encoding_32
# Loading work.mux_accumulator_32
# Loading work.pipelined_adder_tree_32
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: Design size of 18498 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Error: invalid command name "encoding_32_wave.do"
# Error in macro ./runlab.do line 53
# invalid command name "encoding_32_wave.do"
#     while executing
# "encoding_32_wave.do"
add wave -position insertpoint  \
sim:/encoding_32_testbench/period \
sim:/encoding_32_testbench/out \
sim:/encoding_32_testbench/features \
sim:/encoding_32_testbench/projections \
sim:/encoding_32_testbench/clk \
sim:/encoding_32_testbench/done \
sim:/encoding_32_testbench/reset
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftmraabn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmraabn
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/encoding_32_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:20 on Sep 19,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:46:21 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:21 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:46:22 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:22 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree_32.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_32
# -- Compiling module pipelined_adder_tree_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_32_testbench
# End time: 21:46:23 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:23 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:46:25 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:25 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator_32.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_32
# -- Compiling module pipelined_adder_tree_32_testbench
# -- Compiling module mux_accumulator_32
# -- Compiling module mux_accumulator_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_32_testbench
# 	mux_accumulator_32_testbench
# End time: 21:46:27 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:27 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 21:46:28 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:28 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_32.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding_32
# -- Compiling module encoding_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_32_testbench
# End time: 21:46:30 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:30 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 21:46:31 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:31 on Sep 19,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 21:46:32 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:32 on Sep 19,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 21:46:33 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:33 on Sep 19,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 21:46:34 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:34 on Sep 19,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 21:46:35 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:35 on Sep 19,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 21:46:36 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:36 on Sep 19,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 21:46:37 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:37 on Sep 19,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 21:46:38 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:38 on Sep 19,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 21:46:39 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 21:46:42 on Sep 19,2020, Elapsed time: 0:03:38
# Errors: 37, Warnings: 35
# vsim -voptargs=""+acc"" -t 1ps -lib work encoding_32_testbench 
# Start time: 21:46:42 on Sep 19,2020
# Loading sv_std.std
# Loading work.encoding_32_testbench
# Loading work.encoding_32
# Loading work.mux_accumulator_32
# Loading work.pipelined_adder_tree_32
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: Design size of 18498 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftbthwjn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftbthwjn
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./encoding_32.sv(76)
#    Time: 1900 ps  Iteration: 1  Instance: /encoding_32_testbench
# Break in Module encoding_32_testbench at ./encoding_32.sv line 76
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:40 on Sep 19,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:47:41 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:41 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:47:42 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:42 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree_32.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_32
# -- Compiling module pipelined_adder_tree_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_32_testbench
# End time: 21:47:43 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:43 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:47:44 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:44 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator_32.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_32
# -- Compiling module pipelined_adder_tree_32_testbench
# -- Compiling module mux_accumulator_32
# -- Compiling module mux_accumulator_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_32_testbench
# 	mux_accumulator_32_testbench
# End time: 21:47:46 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:46 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 21:47:48 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:48 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_32.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding_32
# -- Compiling module encoding_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_32_testbench
# End time: 21:47:50 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:50 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 21:47:51 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:51 on Sep 19,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 21:47:52 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:52 on Sep 19,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 21:47:52 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:52 on Sep 19,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 21:47:53 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:53 on Sep 19,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 21:47:55 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:55 on Sep 19,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 21:47:56 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:56 on Sep 19,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 21:47:57 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:57 on Sep 19,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 21:47:58 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:58 on Sep 19,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 21:47:59 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 21:48:10 on Sep 19,2020, Elapsed time: 0:01:28
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work encoding_32_testbench 
# Start time: 21:48:10 on Sep 19,2020
# Loading sv_std.std
# Loading work.encoding_32_testbench
# Loading work.encoding_32
# Loading work.mux_accumulator_32
# Loading work.pipelined_adder_tree_32
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: Design size of 18498 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftid9td6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftid9td6
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./encoding_32.sv(79)
#    Time: 1900 ps  Iteration: 1  Instance: /encoding_32_testbench
# Break in Module encoding_32_testbench at ./encoding_32.sv line 79
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:53 on Sep 19,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:49:55 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:55 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:49:56 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:56 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree_32.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_32
# -- Compiling module pipelined_adder_tree_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_32_testbench
# End time: 21:49:57 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:57 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:49:58 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:58 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator_32.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_32
# -- Compiling module pipelined_adder_tree_32_testbench
# -- Compiling module mux_accumulator_32
# -- Compiling module mux_accumulator_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_32_testbench
# 	mux_accumulator_32_testbench
# End time: 21:50:00 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:00 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 21:50:02 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:02 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_32.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding_32
# -- Compiling module encoding_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_32_testbench
# End time: 21:50:04 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:04 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 21:50:05 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:05 on Sep 19,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 21:50:05 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:06 on Sep 19,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 21:50:06 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:06 on Sep 19,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 21:50:07 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:07 on Sep 19,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 21:50:09 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:09 on Sep 19,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 21:50:10 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:10 on Sep 19,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 21:50:11 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:11 on Sep 19,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 21:50:12 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:12 on Sep 19,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 21:50:13 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 21:50:24 on Sep 19,2020, Elapsed time: 0:02:14
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work encoding_32_testbench 
# Start time: 21:50:24 on Sep 19,2020
# Loading sv_std.std
# Loading work.encoding_32_testbench
# Loading work.encoding_32
# Loading work.mux_accumulator_32
# Loading work.pipelined_adder_tree_32
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: Design size of 18498 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftn89fba".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftn89fba
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./encoding_32.sv(79)
#    Time: 1900 ps  Iteration: 1  Instance: /encoding_32_testbench
# Break in Module encoding_32_testbench at ./encoding_32.sv line 79
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:03 on Sep 19,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 22:07:04 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:05 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 22:07:05 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:05 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree_32.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_32
# -- Compiling module pipelined_adder_tree_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_32_testbench
# End time: 22:07:06 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:07 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree_64.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_64
# ** Error (suppressible): ./pipelined_adder_tree_64.sv(61): (vlog-2388) 'fourth_results' already declared in this scope (pipelined_adder_tree_64).
# -- Compiling module pipelined_adder_tree_32_testbench
# End time: 22:07:07 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 10
# C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./pipelined_adder_tree_64.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:32 on Sep 19,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 22:07:34 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:34 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 22:07:35 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:35 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree_32.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_32
# -- Compiling module pipelined_adder_tree_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_32_testbench
# End time: 22:07:36 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:36 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree_64.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_64
# -- Compiling module pipelined_adder_tree_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_32_testbench
# End time: 22:07:37 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:37 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 22:07:39 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:39 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator_32.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_32
# -- Compiling module pipelined_adder_tree_32_testbench
# -- Compiling module mux_accumulator_32
# -- Compiling module mux_accumulator_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_32_testbench
# 	mux_accumulator_32_testbench
# End time: 22:07:40 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:40 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 22:07:42 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:42 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_32.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding_32
# -- Compiling module encoding_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_32_testbench
# End time: 22:07:44 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:44 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 22:07:45 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:45 on Sep 19,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 22:07:46 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:46 on Sep 19,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 22:07:47 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:47 on Sep 19,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 22:07:48 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:48 on Sep 19,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 22:07:49 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:49 on Sep 19,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 22:07:49 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:50 on Sep 19,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 22:07:50 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:50 on Sep 19,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 22:07:51 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:51 on Sep 19,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 22:07:54 on Sep 19,2020, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# End time: 22:07:58 on Sep 19,2020, Elapsed time: 0:17:34
# Errors: 3, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_adder_tree_64_testbench 
# Start time: 22:07:58 on Sep 19,2020
# ** Error: (vsim-3170) Could not find 'pipelined_adder_tree_64_testbench'.
#         Searched libraries:
#             G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 32
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:35 on Sep 19,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 22:08:36 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:36 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 22:08:38 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:38 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree_32.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_32
# -- Compiling module pipelined_adder_tree_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_32_testbench
# End time: 22:08:39 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:39 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree_64.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_64
# -- Compiling module pipelined_adder_tree_64_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_64_testbench
# End time: 22:08:40 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:40 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 22:08:41 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:41 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator_32.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_32
# -- Compiling module pipelined_adder_tree_32_testbench
# -- Compiling module mux_accumulator_32
# -- Compiling module mux_accumulator_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_32_testbench
# 	mux_accumulator_32_testbench
# End time: 22:08:43 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:43 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 22:08:45 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:45 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_32.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding_32
# -- Compiling module encoding_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_32_testbench
# End time: 22:08:47 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:47 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 22:08:48 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:48 on Sep 19,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 22:08:48 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:48 on Sep 19,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 22:08:49 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:49 on Sep 19,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 22:08:50 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:50 on Sep 19,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 22:08:52 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:52 on Sep 19,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 22:08:53 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:53 on Sep 19,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 22:08:54 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:54 on Sep 19,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 22:08:54 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:54 on Sep 19,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 22:08:56 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_adder_tree_64_testbench 
# Start time: 22:07:58 on Sep 19,2020
# Loading sv_std.std
# Loading work.pipelined_adder_tree_64_testbench
# Loading work.pipelined_adder_tree_64
# Loading work.N_bit_adder
# Loading work.full_adder
# ** Warning: (vsim-3015) ./pipelined_adder_tree_64.sv(109): [PCDPC] - Port size (16) does not match connection size (32) for port 'last_in'. The port definition is at: ./pipelined_adder_tree_64.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_64_testbench/dut File: ./pipelined_adder_tree_64.sv
# End time: 22:09:02 on Sep 19,2020, Elapsed time: 0:01:04
# Errors: 1, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work encoding_32_testbench 
# Start time: 22:09:02 on Sep 19,2020
# Loading sv_std.std
# Loading work.encoding_32_testbench
# Loading work.encoding_32
# Loading work.mux_accumulator_32
# Loading work.pipelined_adder_tree_32
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: Design size of 18498 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Error: Cannot open macro file: pipelined_adder_tree_wave_64.do
# Error in macro ./runlab.do line 52
# Cannot open macro file: pipelined_adder_tree_wave_64.do
#     while executing
# "do pipelined_adder_tree_wave_64.do"
add wave -position insertpoint  \
sim:/encoding_32_testbench/period \
sim:/encoding_32_testbench/out \
sim:/encoding_32_testbench/features \
sim:/encoding_32_testbench/projections \
sim:/encoding_32_testbench/clk \
sim:/encoding_32_testbench/done \
sim:/encoding_32_testbench/reset
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftbn30h8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftbn30h8
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/encoding_64_wave.do}
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/pipelined_adder_tree_wave_64.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:51 on Sep 19,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 22:09:53 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:53 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 22:09:54 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:54 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree_32.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_32
# -- Compiling module pipelined_adder_tree_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_32_testbench
# End time: 22:09:55 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:55 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree_64.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_64
# -- Compiling module pipelined_adder_tree_64_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_64_testbench
# End time: 22:09:55 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:56 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 22:09:58 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:58 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator_32.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_32
# -- Compiling module pipelined_adder_tree_32_testbench
# -- Compiling module mux_accumulator_32
# -- Compiling module mux_accumulator_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_32_testbench
# 	mux_accumulator_32_testbench
# End time: 22:09:59 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:59 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 22:10:00 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:00 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_32.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding_32
# -- Compiling module encoding_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_32_testbench
# End time: 22:10:02 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:03 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 22:10:03 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:03 on Sep 19,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 22:10:04 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:04 on Sep 19,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 22:10:05 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:05 on Sep 19,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 22:10:06 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:06 on Sep 19,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 22:10:07 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:07 on Sep 19,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 22:10:08 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:08 on Sep 19,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 22:10:09 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:09 on Sep 19,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 22:10:10 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:10 on Sep 19,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 22:10:12 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 22:10:14 on Sep 19,2020, Elapsed time: 0:01:12
# Errors: 3, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_adder_tree_64_testbench 
# Start time: 22:10:14 on Sep 19,2020
# Loading sv_std.std
# Loading work.pipelined_adder_tree_64_testbench
# Loading work.pipelined_adder_tree_64
# Loading work.N_bit_adder
# Loading work.full_adder
# ** Warning: (vsim-3015) ./pipelined_adder_tree_64.sv(109): [PCDPC] - Port size (16) does not match connection size (32) for port 'last_in'. The port definition is at: ./pipelined_adder_tree_64.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_64_testbench/dut File: ./pipelined_adder_tree_64.sv
# End time: 22:10:21 on Sep 19,2020, Elapsed time: 0:00:07
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work encoding_32_testbench 
# Start time: 22:10:21 on Sep 19,2020
# Loading sv_std.std
# Loading work.encoding_32_testbench
# Loading work.encoding_32
# Loading work.mux_accumulator_32
# Loading work.pipelined_adder_tree_32
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: Design size of 18498 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftmfzsqs".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmfzsqs
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./encoding_32.sv(76)
#    Time: 1900 ps  Iteration: 1  Instance: /encoding_32_testbench
# Break in Module encoding_32_testbench at ./encoding_32.sv line 76
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:34 on Sep 19,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 22:11:36 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:36 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 22:11:37 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:37 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree_32.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_32
# -- Compiling module pipelined_adder_tree_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_32_testbench
# End time: 22:11:38 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:38 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree_64.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_64
# -- Compiling module pipelined_adder_tree_64_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_64_testbench
# End time: 22:11:39 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:39 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 22:11:41 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:41 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator_32.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_32
# -- Compiling module pipelined_adder_tree_32_testbench
# -- Compiling module mux_accumulator_32
# -- Compiling module mux_accumulator_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_32_testbench
# 	mux_accumulator_32_testbench
# End time: 22:11:42 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:42 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 22:11:43 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:44 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_32.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding_32
# -- Compiling module encoding_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_32_testbench
# End time: 22:11:46 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:46 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 22:11:47 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:47 on Sep 19,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 22:11:47 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:47 on Sep 19,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 22:11:48 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:48 on Sep 19,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 22:11:49 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:49 on Sep 19,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 22:11:51 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:51 on Sep 19,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 22:11:52 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:52 on Sep 19,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 22:11:53 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:53 on Sep 19,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 22:11:53 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:53 on Sep 19,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 22:11:55 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 22:11:58 on Sep 19,2020, Elapsed time: 0:01:37
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_adder_tree_64_testbench 
# Start time: 22:11:58 on Sep 19,2020
# Loading sv_std.std
# Loading work.pipelined_adder_tree_64_testbench
# Loading work.pipelined_adder_tree_64
# Loading work.N_bit_adder
# Loading work.full_adder
# ** Warning: (vsim-3015) ./pipelined_adder_tree_64.sv(109): [PCDPC] - Port size (16) does not match connection size (32) for port 'last_in'. The port definition is at: ./pipelined_adder_tree_64.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_64_testbench/dut File: ./pipelined_adder_tree_64.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft2biqh8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2biqh8
# ** Error: (vish-4014) No objects found matching '/encoding_32_testbench/period'.
# Executing ONERROR command at macro ./pipelined_adder_tree_wave_64.do line 3
# ** Error: (vish-4014) No objects found matching '/encoding_32_testbench/out'.
# Executing ONERROR command at macro ./pipelined_adder_tree_wave_64.do line 4
# ** Error: (vish-4014) No objects found matching '/encoding_32_testbench/features'.
# Executing ONERROR command at macro ./pipelined_adder_tree_wave_64.do line 5
# ** Error: (vish-4014) No objects found matching '/encoding_32_testbench/projections'.
# Executing ONERROR command at macro ./pipelined_adder_tree_wave_64.do line 6
# ** Error: (vish-4014) No objects found matching '/encoding_32_testbench/clk'.
# Executing ONERROR command at macro ./pipelined_adder_tree_wave_64.do line 7
# ** Error: (vish-4014) No objects found matching '/encoding_32_testbench/done'.
# Executing ONERROR command at macro ./pipelined_adder_tree_wave_64.do line 8
# ** Error: (vish-4014) No objects found matching '/encoding_32_testbench/reset'.
# Executing ONERROR command at macro ./pipelined_adder_tree_wave_64.do line 9
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./pipelined_adder_tree_64.sv(141)
#    Time: 600 ps  Iteration: 1  Instance: /pipelined_adder_tree_64_testbench
# Break in Module pipelined_adder_tree_64_testbench at ./pipelined_adder_tree_64.sv line 141
add wave -position insertpoint  \
sim:/pipelined_adder_tree_64_testbench/period \
sim:/pipelined_adder_tree_64_testbench/out \
sim:/pipelined_adder_tree_64_testbench/inputs \
sim:/pipelined_adder_tree_64_testbench/clk \
sim:/pipelined_adder_tree_64_testbench/reset \
sim:/pipelined_adder_tree_64_testbench/last_in
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/pipelined_adder_tree_wave_64.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:14 on Sep 19,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 22:14:16 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:16 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 22:14:17 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:17 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree_32.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_32
# -- Compiling module pipelined_adder_tree_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_32_testbench
# End time: 22:14:18 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:18 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree_64.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_64
# -- Compiling module pipelined_adder_tree_64_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_64_testbench
# End time: 22:14:19 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:19 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 22:14:21 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:21 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator_32.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_32
# -- Compiling module pipelined_adder_tree_32_testbench
# -- Compiling module mux_accumulator_32
# -- Compiling module mux_accumulator_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_32_testbench
# 	mux_accumulator_32_testbench
# End time: 22:14:22 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:22 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 22:14:23 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:24 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_32.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding_32
# -- Compiling module encoding_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_32_testbench
# End time: 22:14:26 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:26 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 22:14:27 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:27 on Sep 19,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 22:14:27 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:27 on Sep 19,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 22:14:28 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:28 on Sep 19,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 22:14:29 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:29 on Sep 19,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 22:14:31 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:31 on Sep 19,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 22:14:32 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:32 on Sep 19,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 22:14:33 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:33 on Sep 19,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 22:14:33 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:34 on Sep 19,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 22:14:35 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 22:14:38 on Sep 19,2020, Elapsed time: 0:02:40
# Errors: 21, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_adder_tree_64_testbench 
# Start time: 22:14:38 on Sep 19,2020
# Loading sv_std.std
# Loading work.pipelined_adder_tree_64_testbench
# Loading work.pipelined_adder_tree_64
# Loading work.N_bit_adder
# Loading work.full_adder
# ** Warning: (vsim-3015) ./pipelined_adder_tree_64.sv(109): [PCDPC] - Port size (16) does not match connection size (32) for port 'last_in'. The port definition is at: ./pipelined_adder_tree_64.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_64_testbench/dut File: ./pipelined_adder_tree_64.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftwvzx1f".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwvzx1f
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./pipelined_adder_tree_64.sv(141)
#    Time: 600 ps  Iteration: 1  Instance: /pipelined_adder_tree_64_testbench
# Break in Module pipelined_adder_tree_64_testbench at ./pipelined_adder_tree_64.sv line 141
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:12 on Sep 19,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 22:17:14 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:14 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 22:17:15 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:15 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree_32.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_32
# -- Compiling module pipelined_adder_tree_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_32_testbench
# End time: 22:17:16 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:16 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree_64.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_64
# -- Compiling module pipelined_adder_tree_64_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_64_testbench
# End time: 22:17:17 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:17 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 22:17:20 on Sep 19,2020, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:20 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator_32.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_32
# -- Compiling module pipelined_adder_tree_32_testbench
# -- Compiling module mux_accumulator_32
# -- Compiling module mux_accumulator_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_32_testbench
# 	mux_accumulator_32_testbench
# End time: 22:17:22 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:22 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 22:17:24 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:24 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_32.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding_32
# -- Compiling module encoding_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_32_testbench
# End time: 22:17:26 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:26 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 22:17:27 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:27 on Sep 19,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 22:17:28 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:28 on Sep 19,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 22:17:29 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:29 on Sep 19,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 22:17:31 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:31 on Sep 19,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 22:17:33 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:33 on Sep 19,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 22:17:34 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:34 on Sep 19,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 22:17:35 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:35 on Sep 19,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 22:17:36 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:36 on Sep 19,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 22:17:40 on Sep 19,2020, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# End time: 22:17:43 on Sep 19,2020, Elapsed time: 0:03:05
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work mux_accumulator_64_testbench 
# Start time: 22:17:43 on Sep 19,2020
# ** Error: (vsim-3170) Could not find 'mux_accumulator_64_testbench'.
#         Searched libraries:
#             G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 35
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:52 on Sep 19,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 22:17:54 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:54 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 22:17:55 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:55 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree_32.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_32
# -- Compiling module pipelined_adder_tree_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_32_testbench
# End time: 22:17:56 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:56 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree_64.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_64
# -- Compiling module pipelined_adder_tree_64_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_64_testbench
# End time: 22:17:57 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:57 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 22:17:59 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:59 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator_32.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_32
# -- Compiling module pipelined_adder_tree_32_testbench
# -- Compiling module mux_accumulator_32
# -- Compiling module mux_accumulator_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_32_testbench
# 	mux_accumulator_32_testbench
# End time: 22:18:00 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:00 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator_64.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_32
# -- Compiling module pipelined_adder_tree_32_testbench
# -- Compiling module mux_accumulator_64
# -- Compiling module mux_accumulator_64_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_32_testbench
# 	mux_accumulator_64_testbench
# End time: 22:18:01 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:02 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 22:18:04 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:04 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_32.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding_32
# -- Compiling module encoding_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_32_testbench
# End time: 22:18:05 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:05 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 22:18:07 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:07 on Sep 19,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 22:18:08 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:08 on Sep 19,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 22:18:09 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:09 on Sep 19,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 22:18:09 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:10 on Sep 19,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 22:18:10 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:10 on Sep 19,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 22:18:11 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:11 on Sep 19,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 22:18:12 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:12 on Sep 19,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 22:18:13 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:13 on Sep 19,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 22:18:16 on Sep 19,2020, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work mux_accumulator_64_testbench 
# Start time: 22:17:43 on Sep 19,2020
# Loading sv_std.std
# Loading work.mux_accumulator_64_testbench
# Loading work.mux_accumulator_64
# Loading work.pipelined_adder_tree_64
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3015) ./accumulator_64.sv(35): [PCDPC] - Port size (16) does not match connection size (32) for port 'prev_result'. The port definition is at: ./accumulator_64.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /mux_accumulator_64_testbench/dut File: ./accumulator_64.sv
# ** Error: Cannot open macro file: mux_accumulator_wave_64.do
# Error in macro ./runlab.do line 57
# Cannot open macro file: mux_accumulator_wave_64.do
#     while executing
# "do mux_accumulator_wave_64.do"
add wave -position insertpoint  \
sim:/mux_accumulator_64_testbench/period \
sim:/mux_accumulator_64_testbench/out \
sim:/mux_accumulator_64_testbench/features \
sim:/mux_accumulator_64_testbench/projections \
sim:/mux_accumulator_64_testbench/clk \
sim:/mux_accumulator_64_testbench/reset \
sim:/mux_accumulator_64_testbench/prev_result
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftsiddgc".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftsiddgc
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/mux_accumulator_wave_64.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:56 on Sep 19,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 22:18:56 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:57 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 22:18:58 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:58 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree_32.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_32
# -- Compiling module pipelined_adder_tree_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_32_testbench
# End time: 22:18:59 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:00 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree_64.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_64
# -- Compiling module pipelined_adder_tree_64_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_64_testbench
# End time: 22:19:01 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:01 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 22:19:03 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:03 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator_32.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_32
# -- Compiling module pipelined_adder_tree_32_testbench
# -- Compiling module mux_accumulator_32
# -- Compiling module mux_accumulator_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_32_testbench
# 	mux_accumulator_32_testbench
# End time: 22:19:05 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:05 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator_64.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_32
# -- Compiling module pipelined_adder_tree_32_testbench
# -- Compiling module mux_accumulator_64
# -- Compiling module mux_accumulator_64_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_32_testbench
# 	mux_accumulator_64_testbench
# End time: 22:19:06 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:06 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 22:19:08 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:08 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_32.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding_32
# -- Compiling module encoding_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_32_testbench
# End time: 22:19:10 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:10 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 22:19:11 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:11 on Sep 19,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 22:19:12 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:12 on Sep 19,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 22:19:13 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:13 on Sep 19,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 22:19:14 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:14 on Sep 19,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 22:19:15 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:15 on Sep 19,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 22:19:16 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:16 on Sep 19,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 22:19:17 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:17 on Sep 19,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 22:19:17 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:17 on Sep 19,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 22:19:20 on Sep 19,2020, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# End time: 22:19:23 on Sep 19,2020, Elapsed time: 0:01:40
# Errors: 4, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work mux_accumulator_64_testbench 
# Start time: 22:19:23 on Sep 19,2020
# Loading sv_std.std
# Loading work.mux_accumulator_64_testbench
# Loading work.mux_accumulator_64
# Loading work.pipelined_adder_tree_64
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3015) ./accumulator_64.sv(35): [PCDPC] - Port size (16) does not match connection size (32) for port 'prev_result'. The port definition is at: ./accumulator_64.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /mux_accumulator_64_testbench/dut File: ./accumulator_64.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft6vvv59".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6vvv59
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accumulator_64.sv(68)
#    Time: 700 ps  Iteration: 1  Instance: /mux_accumulator_64_testbench
# Break in Module mux_accumulator_64_testbench at ./accumulator_64.sv line 68
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:16 on Sep 19,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 22:20:17 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:17 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 22:20:21 on Sep 19,2020, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:21 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree_32.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_32
# -- Compiling module pipelined_adder_tree_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_32_testbench
# End time: 22:20:22 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:22 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree_64.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_64
# -- Compiling module pipelined_adder_tree_64_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_64_testbench
# End time: 22:20:23 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:23 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 22:20:25 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:25 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator_32.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_32
# -- Compiling module pipelined_adder_tree_32_testbench
# -- Compiling module mux_accumulator_32
# -- Compiling module mux_accumulator_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_32_testbench
# 	mux_accumulator_32_testbench
# End time: 22:20:26 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:26 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator_64.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_64
# -- Compiling module pipelined_adder_tree_64_testbench
# -- Compiling module mux_accumulator_64
# -- Compiling module mux_accumulator_64_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_64_testbench
# 	mux_accumulator_64_testbench
# End time: 22:20:27 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:27 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 22:20:30 on Sep 19,2020, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:30 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_32.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding_32
# -- Compiling module encoding_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_32_testbench
# End time: 22:20:31 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:31 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 22:20:33 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:33 on Sep 19,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 22:20:34 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:34 on Sep 19,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 22:20:35 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:35 on Sep 19,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 22:20:35 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:36 on Sep 19,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 22:20:36 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:36 on Sep 19,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 22:20:38 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:38 on Sep 19,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 22:20:38 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:38 on Sep 19,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 22:20:39 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:40 on Sep 19,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 22:20:42 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 22:20:50 on Sep 19,2020, Elapsed time: 0:01:27
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work mux_accumulator_64_testbench 
# Start time: 22:20:50 on Sep 19,2020
# Loading sv_std.std
# Loading work.mux_accumulator_64_testbench
# Loading work.mux_accumulator_64
# Loading work.pipelined_adder_tree_64
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3015) ./accumulator_64.sv(35): [PCDPC] - Port size (16) does not match connection size (32) for port 'prev_result'. The port definition is at: ./accumulator_64.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /mux_accumulator_64_testbench/dut File: ./accumulator_64.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft4716fn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4716fn
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accumulator_64.sv(68)
#    Time: 700 ps  Iteration: 1  Instance: /mux_accumulator_64_testbench
# Break in Module mux_accumulator_64_testbench at ./accumulator_64.sv line 68
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:22:50 on Sep 19,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 22:22:51 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:22:51 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 22:22:53 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:22:53 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree_32.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_32
# -- Compiling module pipelined_adder_tree_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_32_testbench
# End time: 22:22:54 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:22:54 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree_64.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_64
# -- Compiling module pipelined_adder_tree_64_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_64_testbench
# End time: 22:22:55 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:22:55 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 22:22:57 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:22:57 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator_32.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_32
# -- Compiling module pipelined_adder_tree_32_testbench
# -- Compiling module mux_accumulator_32
# -- Compiling module mux_accumulator_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_32_testbench
# 	mux_accumulator_32_testbench
# End time: 22:22:58 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:22:58 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator_64.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_64
# -- Compiling module pipelined_adder_tree_64_testbench
# -- Compiling module mux_accumulator_64
# -- Compiling module mux_accumulator_64_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_64_testbench
# 	mux_accumulator_64_testbench
# End time: 22:23:00 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:23:00 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 22:23:02 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:23:02 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_32.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding_32
# -- Compiling module encoding_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_32_testbench
# End time: 22:23:04 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:23:04 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_64.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_64
# -- Compiling module pipelined_adder_tree_64_testbench
# -- Compiling module mux_accumulator_64
# -- Compiling module mux_accumulator_64_testbench
# -- Compiling module encoding_64
# -- Compiling module encoding_64_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_64_testbench
# 	mux_accumulator_64_testbench
# 	encoding_64_testbench
# End time: 22:23:06 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:23:06 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 22:23:06 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:23:07 on Sep 19,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 22:23:07 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:23:07 on Sep 19,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 22:23:08 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:23:08 on Sep 19,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 22:23:09 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:23:09 on Sep 19,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 22:23:10 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:23:10 on Sep 19,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 22:23:12 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:23:12 on Sep 19,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 22:23:13 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:23:13 on Sep 19,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 22:23:14 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:23:14 on Sep 19,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 22:23:15 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 22:23:19 on Sep 19,2020, Elapsed time: 0:02:29
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work encoding_64_testbench 
# Start time: 22:23:19 on Sep 19,2020
# Loading sv_std.std
# Loading work.encoding_64_testbench
# Loading work.encoding_64
# Loading work.mux_accumulator_64
# Loading work.pipelined_adder_tree_64
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: Design size of 73858 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Error: Cannot open macro file: encoding_64_wave.do
# Error in macro ./runlab.do line 62
# Cannot open macro file: encoding_64_wave.do
#     while executing
# "do encoding_64_wave.do"
add wave -position insertpoint  \
sim:/encoding_64_testbench/period \
sim:/encoding_64_testbench/out \
sim:/encoding_64_testbench/features \
sim:/encoding_64_testbench/projections \
sim:/encoding_64_testbench/clk \
sim:/encoding_64_testbench/done \
sim:/encoding_64_testbench/reset
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft7zyvjv".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7zyvjv
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/encoding_64_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:30 on Sep 19,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 22:24:32 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:32 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 22:24:33 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:33 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree_32.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_32
# -- Compiling module pipelined_adder_tree_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_32_testbench
# End time: 22:24:34 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:34 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree_64.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_64
# -- Compiling module pipelined_adder_tree_64_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_64_testbench
# End time: 22:24:35 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:35 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 22:24:37 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:37 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator_32.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_32
# -- Compiling module pipelined_adder_tree_32_testbench
# -- Compiling module mux_accumulator_32
# -- Compiling module mux_accumulator_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_32_testbench
# 	mux_accumulator_32_testbench
# End time: 22:24:39 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:39 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator_64.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_64
# -- Compiling module pipelined_adder_tree_64_testbench
# -- Compiling module mux_accumulator_64
# -- Compiling module mux_accumulator_64_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_64_testbench
# 	mux_accumulator_64_testbench
# End time: 22:24:40 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:40 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 22:24:42 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:42 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_32.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding_32
# -- Compiling module encoding_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_32_testbench
# End time: 22:24:44 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:44 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_64.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_64
# -- Compiling module pipelined_adder_tree_64_testbench
# -- Compiling module mux_accumulator_64
# -- Compiling module mux_accumulator_64_testbench
# -- Compiling module encoding_64
# -- Compiling module encoding_64_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_64_testbench
# 	mux_accumulator_64_testbench
# 	encoding_64_testbench
# End time: 22:24:46 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:46 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 22:24:47 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:47 on Sep 19,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 22:24:48 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:48 on Sep 19,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 22:24:49 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:49 on Sep 19,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 22:24:50 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:50 on Sep 19,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 22:24:51 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:51 on Sep 19,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 22:24:52 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:52 on Sep 19,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 22:24:53 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:53 on Sep 19,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 22:24:54 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:54 on Sep 19,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 22:24:56 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 22:24:59 on Sep 19,2020, Elapsed time: 0:01:40
# Errors: 3, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work encoding_64_testbench 
# Start time: 22:24:59 on Sep 19,2020
# Loading sv_std.std
# Loading work.encoding_64_testbench
# Loading work.encoding_64
# Loading work.mux_accumulator_64
# Loading work.pipelined_adder_tree_64
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: Design size of 73858 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftsf4rev".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftsf4rev
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./encoding_64.sv(76)
#    Time: 1100 ps  Iteration: 1  Instance: /encoding_64_testbench
# Break in Module encoding_64_testbench at ./encoding_64.sv line 76
# End time: 22:32:13 on Sep 19,2020, Elapsed time: 0:07:14
# Errors: 0, Warnings: 3
