# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Padia/EE371\ Labs/Lab4/Lab4Task2 {D:/Padia/EE371 Labs/Lab4/Lab4Task2/ram32x8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:03:28 on Feb 20,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Padia/EE371 Labs/Lab4/Lab4Task2" D:/Padia/EE371 Labs/Lab4/Lab4Task2/ram32x8.v 
# -- Compiling module ram32x8
# 
# Top level modules:
# 	ram32x8
# End time: 17:03:29 on Feb 20,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Padia/EE371\ Labs/Lab4/Lab4Task2 {D:/Padia/EE371 Labs/Lab4/Lab4Task2/seg7.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:03:29 on Feb 20,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Padia/EE371 Labs/Lab4/Lab4Task2" D:/Padia/EE371 Labs/Lab4/Lab4Task2/seg7.sv 
# -- Compiling module seg7
# -- Compiling module seg7_testbench
# 
# Top level modules:
# 	seg7_testbench
# End time: 17:03:29 on Feb 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Padia/EE371\ Labs/Lab4/Lab4Task2 {D:/Padia/EE371 Labs/Lab4/Lab4Task2/binarySearch.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:03:29 on Feb 20,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Padia/EE371 Labs/Lab4/Lab4Task2" D:/Padia/EE371 Labs/Lab4/Lab4Task2/binarySearch.sv 
# -- Compiling module binarySearch
# -- Compiling module binarySearch_tb
# 
# Top level modules:
# 	binarySearch_tb
# End time: 17:03:29 on Feb 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Padia/EE371\ Labs/Lab4/Lab4Task2 {D:/Padia/EE371 Labs/Lab4/Lab4Task2/DE1_SoC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:03:29 on Feb 20,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Padia/EE371 Labs/Lab4/Lab4Task2" D:/Padia/EE371 Labs/Lab4/Lab4Task2/DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module clock_divider
# -- Compiling module ram_testbench
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	clock_divider
# 	ram_testbench
# 	DE1_SoC_testbench
# End time: 17:03:29 on Feb 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim -gui -l msim_transcript work.ram_testbench -Lf altera_mf_ver
# vsim -gui -l msim_transcript work.ram_testbench -Lf altera_mf_ver 
# Start time: 17:03:51 on Feb 20,2019
# Loading sv_std.std
# Loading work.ram_testbench
# Loading work.ram32x8
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
add wave -position end  sim:/ram_testbench/CLOCK_PERIOD
add wave -position end  sim:/ram_testbench/CLOCK_50
add wave -position end  sim:/ram_testbench/wren
add wave -position end  sim:/ram_testbench/address
add wave -position end  sim:/ram_testbench/data
add wave -position end  sim:/ram_testbench/q
add wave -position end  sim:/ram_testbench/i
run -all
# ** Note: $stop    : D:/Padia/EE371 Labs/Lab4/Lab4Task2/DE1_SoC.sv(69)
#    Time: 3350 ps  Iteration: 1  Instance: /ram_testbench
# Break in Module ram_testbench at D:/Padia/EE371 Labs/Lab4/Lab4Task2/DE1_SoC.sv line 69
# End time: 17:05:04 on Feb 20,2019, Elapsed time: 0:01:13
# Errors: 0, Warnings: 0
