read_verilog ../clock.v ../bcd_counter.v ../bcd_decoder.v ../ctrl.v ../output_sr.v ../mux_6_4b.v
hierarchy -check -top clock
proc
flatten
opt
write_ilang clock.sim.ilang
write_cxxrtl clock.sim.cpp
