0.6
2016.3
Oct 10 2016
19:46:48
C:/Users/peter/adder/adder.sim/sim_1/synth/timing/peripheral_test_ver_time_synth.v,1479975809,verilog,,,,glbl;peripheral_test;peripheral_test_BCD2SEG7_0_0;peripheral_test_BCD2SEG7_0_0BCD2SEG7;peripheral_test_ver;peripheral_test_xlconstant_0_0;peripheral_test_xlconstant_1_0,,,,,,,,
