 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : core
Version: K-2015.06-SP2
Date   : Wed Mar 19 21:51:07 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: NCCOM   Library: tcbn65gplustc
Wire Load Model Mode: segmented

  Startpoint: mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/psum_1_0_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/psum_1_0_reg_0_/CP (EDFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/psum_1_0_reg_0_/Q (EDFQD1)    0.015    0.081    0.081 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/psum_1_0[0] (net)     2    0.002    0.000    0.081 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U121/ZN (CKND2D1)    0.022    0.018    0.099 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n1003 (net)     2    0.002    0.000    0.099 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U1157/ZN (INVD0)    0.018    0.017    0.116 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n1053 (net)     2    0.002    0.000    0.116 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U1159/ZN (AOI21D1)    0.053    0.035    0.152 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n1050 (net)     2    0.003    0.000    0.152 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U1162/ZN (OAI21D1)    0.034    0.028    0.180 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n1045 (net)     2    0.003    0.000    0.180 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U1166/ZN (AOI21D1)    0.053    0.035    0.215 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n1041 (net)     2    0.003    0.000    0.215 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U1169/ZN (OAI21D1)    0.034    0.028    0.243 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n1036 (net)     2    0.003    0.000    0.243 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U1173/ZN (AOI21D1)    0.053    0.035    0.278 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n1032 (net)     2    0.003    0.000    0.278 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U1176/ZN (OAI21D1)    0.034    0.028    0.306 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n1027 (net)     2    0.003    0.000    0.306 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U1180/ZN (AOI21D1)    0.053    0.035    0.342 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n1023 (net)     2    0.003    0.000    0.342 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U1183/ZN (OAI21D1)    0.032    0.026    0.368 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n1018 (net)     2    0.002    0.000    0.368 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U1186/Z (AO21D0)    0.022    0.047    0.416 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n1000 (net)     1    0.001    0.000    0.416 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U1187/CO (FA1D0)    0.025    0.052    0.468 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n1001 (net)     1    0.001    0.000    0.468 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U1188/CO (FA1D0)    0.025    0.053    0.521 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n1002 (net)     1    0.001    0.000    0.521 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U1189/CO (FA1D0)    0.025    0.053    0.574 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n1005 (net)     1    0.001    0.000    0.574 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U1192/CO (FA1D0)    0.025    0.053    0.627 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n1006 (net)     1    0.001    0.000    0.627 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U1193/CO (FA1D0)    0.035    0.063    0.689 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n1014 (net)     2    0.003    0.000    0.689 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U168/ZN (ND2D1)    0.017    0.016    0.705 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n2 (net)     1    0.001    0.000    0.705 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U167/ZN (CKND2D0)    0.024    0.020    0.725 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n1010 (net)     1    0.001    0.000    0.725 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U1198/CO (FA1D0)    0.025    0.053    0.778 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n1009 (net)     1    0.001    0.000    0.778 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U1197/CO (FA1D0)    0.025    0.053    0.831 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n1008 (net)     1    0.001    0.000    0.831 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U1196/CO (FA1D0)    0.028    0.056    0.887 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n1007 (net)     1    0.002    0.000    0.887 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U169/ZN (XNR2D0)    0.023    0.049    0.936 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/N258 (net)     1    0.001    0.000    0.936 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/out_reg_19_/D (DFKCNQD1)    0.023    0.000    0.936 r
  data arrival time                                                                     0.936

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/out_reg_19_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.064      0.936
  data required time                                                                    0.936
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.936
  data arrival time                                                                    -0.936
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/psum_1_0_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/psum_1_0_reg_0_/CP (EDFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/psum_1_0_reg_0_/Q (EDFQD1)    0.015    0.081    0.081 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/psum_1_0[0] (net)     2    0.002    0.000    0.081 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U101/ZN (CKND2D1)    0.022    0.018    0.099 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n963 (net)     2    0.002    0.000    0.099 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U1110/ZN (INVD0)    0.018    0.017    0.116 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n1021 (net)     2    0.002    0.000    0.116 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U1112/ZN (AOI21D1)    0.053    0.035    0.152 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n1018 (net)     2    0.003    0.000    0.152 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U1115/ZN (OAI21D1)    0.034    0.028    0.180 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n1013 (net)     2    0.003    0.000    0.180 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U1119/ZN (AOI21D1)    0.053    0.035    0.215 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n1009 (net)     2    0.003    0.000    0.215 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U1121/ZN (OAI21D1)    0.034    0.028    0.243 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n1004 (net)     2    0.003    0.000    0.243 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U1125/ZN (AOI21D1)    0.053    0.035    0.278 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n1000 (net)     2    0.003    0.000    0.278 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U1128/ZN (OAI21D1)    0.034    0.028    0.306 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n995 (net)     2    0.003    0.000    0.306 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U1132/ZN (AOI21D1)    0.053    0.035    0.342 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n991 (net)     2    0.003    0.000    0.342 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U1135/ZN (OAI21D1)    0.032    0.026    0.368 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n986 (net)     2    0.002    0.000    0.368 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U1139/Z (AO21D0)    0.022    0.047    0.416 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n960 (net)     1    0.001    0.000    0.416 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U1140/CO (FA1D0)    0.025    0.052    0.468 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n961 (net)     1    0.001    0.000    0.468 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U1141/CO (FA1D0)    0.025    0.053    0.521 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n962 (net)     1    0.001    0.000    0.521 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U1142/CO (FA1D0)    0.025    0.053    0.574 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n973 (net)     1    0.001    0.000    0.574 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U1152/CO (FA1D0)    0.025    0.053    0.627 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n974 (net)     1    0.001    0.000    0.627 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U1153/CO (FA1D0)    0.035    0.063    0.689 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n982 (net)     2    0.003    0.000    0.689 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U157/ZN (ND2D1)    0.017    0.016    0.705 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n2 (net)     1    0.001    0.000    0.705 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U156/ZN (CKND2D0)    0.024    0.020    0.725 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n978 (net)     1    0.001    0.000    0.725 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U1158/CO (FA1D0)    0.025    0.053    0.778 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n977 (net)     1    0.001    0.000    0.778 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U1157/CO (FA1D0)    0.025    0.053    0.831 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n976 (net)     1    0.001    0.000    0.831 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U1156/CO (FA1D0)    0.028    0.056    0.887 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n975 (net)     1    0.002    0.000    0.887 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U158/ZN (XNR2D0)    0.023    0.049    0.936 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/N258 (net)     1    0.001    0.000    0.936 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/out_reg_19_/D (DFKCNQD1)    0.023    0.000    0.936 r
  data arrival time                                                                     0.936

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/out_reg_19_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.064      0.936
  data required time                                                                    0.936
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.936
  data arrival time                                                                    -0.936
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_1__mac_col_inst/query_q_reg_53_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/product6_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_1__mac_col_inst/query_q_reg_53_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_1__mac_col_inst/query_q_reg_53_/Q (DFQD1)    0.132    0.127    0.127 r
  mac_array_instance/genblk1_1__mac_col_inst/q_out[53] (net)    15    0.022    0.000    0.127 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/a[53] (mac_8in_bw8_bw_psum20_pr8_6)    0.000    0.127 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/a[53] (net)    0.022    0.000    0.127 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U151/Z (CKXOR2D0)    0.038    0.077    0.204 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n110 (net)     1    0.002    0.000    0.204 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U388/ZN (CKND2D2)    0.035    0.027    0.231 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n883 (net)     9    0.007    0.000    0.231 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U189/ZN (OAI22D0)    0.092    0.050    0.282 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n834 (net)     1    0.002    0.000    0.282 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U1025/S (HA1D0)    0.024    0.067    0.349 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n115 (net)     1    0.001    0.000    0.349 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U399/S (FA1D0)    0.024    0.061    0.410 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n830 (net)     1    0.001    0.000    0.410 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U1011/CO (FA1D0)    0.025    0.099    0.509 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n141 (net)     1    0.001    0.000    0.509 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U138/CO (FA1D0)    0.025    0.053    0.562 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n282 (net)     1    0.001    0.000    0.562 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U139/CO (FA1D0)    0.033    0.061    0.622 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n298 (net)     2    0.002    0.000    0.622 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U177/ZN (IOA21D0)    0.026    0.021    0.643 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n302 (net)     1    0.001    0.000    0.643 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U17/ZN (CKND2D1)    0.022    0.020    0.664 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n884 (net)     1    0.002    0.000    0.664 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U74/CO (FA1D1)    0.022    0.041    0.705 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n355 (net)     1    0.002    0.000    0.705 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U61/CO (FA1D1)    0.022    0.042    0.747 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n430 (net)     1    0.002    0.000    0.747 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U56/CO (FA1D1)    0.023    0.042    0.788 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n436 (net)     3    0.002    0.000    0.788 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U44/ZN (ND2D0)    0.027    0.020    0.808 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n2 (net)     1    0.001    0.000    0.808 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U117/ZN (ND3D1)    0.036    0.031    0.839 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n850 (net)     1    0.002    0.000    0.839 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U32/CO (FA1D1)    0.022    0.045    0.884 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n853 (net)     1    0.002    0.000    0.884 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U30/CO (FA1D1)    0.017    0.037    0.920 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n856 (net)     1    0.001    0.000    0.920 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U1036/ZN (INVD0)    0.019    0.016    0.936 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/N114 (net)     1    0.001    0.000    0.936 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/product6_reg_15_/D (DFKCNQD1)    0.019    0.000    0.936 r
  data arrival time                                                                     0.936

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/product6_reg_15_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.063      0.937
  data required time                                                                    0.937
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.937
  data arrival time                                                                    -0.936
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_0__mac_col_inst/query_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/product3_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_0__mac_col_inst/query_q_reg_25_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_0__mac_col_inst/query_q_reg_25_/Q (DFQD1)    0.036    0.077    0.077 r
  mac_array_instance/genblk1_0__mac_col_inst/q_out[25] (net)     5    0.005    0.000    0.077 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/a[25] (mac_8in_bw8_bw_psum20_pr8_7)    0.000    0.077 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/a[25] (net)    0.005    0.000    0.077 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U408/Z (BUFFD1)    0.091    0.070    0.147 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n746 (net)     9    0.014    0.000    0.147 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U409/ZN (ND2D0)    0.095    0.075    0.223 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n752 (net)     9    0.007    0.000    0.223 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U449/ZN (OAI22D0)    0.092    0.064    0.287 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n719 (net)     1    0.002    0.000    0.287 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U942/CO (HA1D0)    0.026    0.049    0.336 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n720 (net)     1    0.001    0.000    0.336 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U943/CO (FA1D0)    0.038    0.056    0.392 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n514 (net)     2    0.003    0.000    0.392 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U452/ZN (OAI21D0)    0.038    0.028    0.420 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n165 (net)     1    0.001    0.000    0.420 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U454/ZN (CKND2D0)    0.030    0.027    0.447 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n723 (net)     1    0.001    0.000    0.447 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U944/CO (FA1D0)    0.029    0.051    0.498 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n337 (net)     2    0.002    0.000    0.498 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U455/ZN (IOA21D0)    0.026    0.023    0.521 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n169 (net)     1    0.001    0.000    0.521 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U152/ZN (ND2D1)    0.023    0.019    0.541 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n265 (net)     1    0.002    0.000    0.541 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U74/CO (FA1D1)    0.025    0.039    0.579 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n316 (net)     1    0.002    0.000    0.579 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U68/CO (FA1D1)    0.025    0.039    0.619 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n366 (net)     2    0.002    0.000    0.619 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U640/ZN (IOA21D0)    0.021    0.020    0.638 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n370 (net)     1    0.001    0.000    0.638 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U59/ZN (CKND2D0)    0.030    0.022    0.661 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n767 (net)     1    0.001    0.000    0.661 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U972/CO (FA1D0)    0.025    0.048    0.709 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n407 (net)     1    0.001    0.000    0.709 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U208/CO (FA1D0)    0.036    0.055    0.764 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n446 (net)     1    0.002    0.000    0.764 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U43/CO (FA1D1)    0.025    0.041    0.806 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n452 (net)     1    0.002    0.000    0.806 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U13/CO (FA1D1)    0.025    0.039    0.845 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n733 (net)     1    0.002    0.000    0.845 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U11/CO (FA1D1)    0.025    0.039    0.884 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n736 (net)     1    0.002    0.000    0.884 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U22/S (FA1D1)    0.019    0.053    0.936 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/N65 (net)     1    0.001    0.000    0.936 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/product3_reg_14_/D (DFKCNQD1)    0.019    0.000    0.936 r
  data arrival time                                                                     0.936

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/product3_reg_14_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.063      0.937
  data required time                                                                    0.937
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.937
  data arrival time                                                                    -0.936
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/psum_0_2_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/psum_1_1_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/psum_0_2_reg_1_/CP (EDFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/psum_0_2_reg_1_/Q (EDFQD1)    0.017    0.082    0.082 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/psum_0_2[1] (net)     1    0.002    0.000    0.082 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U568/CO (FA1D1)    0.024    0.086    0.168 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n6 (net)     2    0.003    0.000    0.168 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U14/ZN (IOA21D1)    0.020    0.015    0.183 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n10 (net)     1    0.001    0.000    0.183 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U94/ZN (CKND2D1)    0.022    0.019    0.202 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n320 (net)     1    0.002    0.000    0.202 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U571/CO (FA1D1)    0.023    0.042    0.244 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n17 (net)     2    0.002    0.000    0.244 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U157/ZN (IOA21D0)    0.023    0.017    0.261 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n14 (net)     1    0.001    0.000    0.261 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U156/ZN (CKND2D0)    0.036    0.028    0.289 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n31 (net)     1    0.002    0.000    0.289 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U230/CO (FA1D1)    0.022    0.045    0.334 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n323 (net)     1    0.002    0.000    0.334 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U574/CO (FA1D1)    0.022    0.042    0.376 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n324 (net)     1    0.002    0.000    0.376 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U575/CO (FA1D1)    0.022    0.042    0.417 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n32 (net)     1    0.002    0.000    0.417 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U231/CO (FA1D1)    0.022    0.042    0.459 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n19 (net)     1    0.002    0.000    0.459 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U68/CO (FA1D1)    0.022    0.042    0.500 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n321 (net)     1    0.002    0.000    0.500 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U572/CO (FA1D1)    0.022    0.042    0.542 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n322 (net)     1    0.002    0.000    0.542 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U573/CO (FA1D1)    0.018    0.038    0.580 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n979 (net)     1    0.001    0.000    0.580 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U1136/CO (FA1D0)    0.025    0.051    0.631 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n980 (net)     1    0.001    0.000    0.631 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U1137/CO (FA1D0)    0.025    0.053    0.684 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n18 (net)     1    0.001    0.000    0.684 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U206/CO (FA1D0)    0.031    0.060    0.743 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n318 (net)     1    0.002    0.000    0.743 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U569/CO (FA1D1)    0.022    0.044    0.787 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n319 (net)     1    0.002    0.000    0.787 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U570/CO (FA1D1)    0.024    0.043    0.830 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n991 (net)     2    0.003    0.000    0.830 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U1177/ZN (IOA21D1)    0.020    0.015    0.845 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n995 (net)     1    0.001    0.000    0.845 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U17/ZN (CKND2D1)    0.022    0.019    0.864 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n996 (net)     1    0.002    0.000    0.864 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U1179/CO (FA1D1)    0.020    0.039    0.903 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n998 (net)     1    0.002    0.000    0.903 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U1181/Z (XOR2D0)    0.022    0.044    0.948 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/N238 (net)     1    0.001    0.000    0.948 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/psum_1_1_reg_19_/D (EDFQD1)    0.022    0.000    0.948 r
  data arrival time                                                                     0.948

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/psum_1_1_reg_19_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.052      0.948
  data required time                                                                    0.948
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.948
  data arrival time                                                                    -0.948
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_0__mac_col_inst/query_q_reg_35_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/product4_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_0__mac_col_inst/query_q_reg_35_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_0__mac_col_inst/query_q_reg_35_/Q (DFQD1)    0.038    0.078    0.078 r
  mac_array_instance/genblk1_0__mac_col_inst/q_out[35] (net)     5    0.005    0.000    0.078 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/a[35] (mac_8in_bw8_bw_psum20_pr8_7)    0.000    0.078 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/a[35] (net)    0.005    0.000    0.078 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U464/Z (BUFFD2)    0.055    0.051    0.128 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n782 (net)    11    0.018    0.000    0.128 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U465/ZN (XNR2D1)    0.060    0.084    0.212 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n817 (net)    11    0.009    0.000    0.212 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U467/ZN (CKND2D1)    0.053    0.045    0.257 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n820 (net)     9    0.007    0.000    0.257 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U99/ZN (OAI22D0)    0.092    0.054    0.311 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n771 (net)     1    0.002    0.000    0.311 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U986/S (HA1D0)    0.035    0.074    0.386 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n178 (net)     1    0.002    0.000    0.386 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U91/S (FA1D1)    0.025    0.058    0.444 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n340 (net)     3    0.003    0.000    0.444 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U132/ZN (INVD0)    0.018    0.018    0.461 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n196 (net)     1    0.001    0.000    0.461 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U500/ZN (IOA21D0)    0.023    0.038    0.499 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n199 (net)     1    0.001    0.000    0.499 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U502/ZN (CKND2D0)    0.036    0.028    0.528 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n267 (net)     1    0.002    0.000    0.528 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U80/CO (FA1D1)    0.022    0.045    0.572 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n317 (net)     1    0.002    0.000    0.572 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U71/CO (FA1D1)    0.023    0.042    0.614 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n371 (net)     2    0.002    0.000    0.614 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U144/ZN (CKND2D0)    0.024    0.020    0.634 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n375 (net)     1    0.001    0.000    0.634 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U194/ZN (CKND2D0)    0.024    0.021    0.656 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n821 (net)     1    0.001    0.000    0.656 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U1016/CO (FA1D0)    0.031    0.059    0.715 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n409 (net)     1    0.002    0.000    0.715 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U52/CO (FA1D1)    0.022    0.044    0.759 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n459 (net)     1    0.002    0.000    0.759 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U46/CO (FA1D1)    0.022    0.042    0.800 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n465 (net)     1    0.002    0.000    0.800 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U39/CO (FA1D1)    0.022    0.042    0.842 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n787 (net)     1    0.002    0.000    0.842 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U31/CO (FA1D1)    0.022    0.042    0.883 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n790 (net)     1    0.002    0.000    0.883 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U24/CO (FA1D1)    0.017    0.037    0.920 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n793 (net)     1    0.001    0.000    0.920 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U203/ZN (INVD0)    0.019    0.016    0.936 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/N82 (net)     1    0.001    0.000    0.936 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/product4_reg_15_/D (DFKCNQD1)    0.019    0.000    0.936 r
  data arrival time                                                                     0.936

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/product4_reg_15_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.063      0.937
  data required time                                                                    0.937
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.937
  data arrival time                                                                    -0.936
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_7__mac_col_inst/query_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/product2_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_7__mac_col_inst/query_q_reg_19_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_7__mac_col_inst/query_q_reg_19_/Q (DFQD1)    0.122    0.122    0.122 r
  mac_array_instance/genblk1_7__mac_col_inst/n[45] (net)    13    0.020      0.000      0.122 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/a[19] (mac_8in_bw8_bw_psum20_pr8_0)    0.000    0.122 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/a[19] (net)    0.020    0.000    0.122 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U255/ZN (XNR2D1)    0.061    0.097    0.220 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n611 (net)    11    0.009    0.000    0.220 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U257/ZN (ND2D1)    0.054    0.046    0.265 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n614 (net)     9    0.007    0.000    0.265 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U263/ZN (OAI22D0)    0.092    0.055    0.320 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n573 (net)     1    0.002    0.000    0.320 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U797/S (HA1D0)    0.024    0.067    0.387 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n68 (net)     1    0.001    0.000    0.387 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U290/S (FA1D0)    0.024    0.061    0.448 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n73 (net)     1    0.001    0.000    0.448 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U187/CO (FA1D0)    0.031    0.105    0.553 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n230 (net)     1    0.002    0.000    0.553 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U87/CO (FA1D1)    0.022    0.044    0.597 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n324 (net)     1    0.002    0.000    0.597 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U83/CO (FA1D1)    0.022    0.042    0.638 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n388 (net)     1    0.002    0.000    0.638 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U82/CO (FA1D1)    0.022    0.042    0.680 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n227 (net)     1    0.002    0.000    0.680 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U68/CO (FA1D1)    0.022    0.042    0.721 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n83 (net)     1    0.002    0.000    0.721 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U65/CO (FA1D1)    0.022    0.042    0.763 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n375 (net)     1    0.002    0.000    0.763 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U56/CO (FA1D1)    0.022    0.042    0.804 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n355 (net)     1    0.002    0.000    0.804 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U44/CO (FA1D1)    0.022    0.042    0.846 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n395 (net)     1    0.002    0.000    0.846 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U34/CO (FA1D1)    0.023    0.042    0.888 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n586 (net)     2    0.002    0.000    0.888 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U308/ZN (XNR2D0)    0.023    0.047    0.935 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/N49 (net)     1    0.001    0.000    0.935 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/product2_reg_14_/D (DFKCNQD1)    0.023    0.000    0.935 r
  data arrival time                                                                     0.935

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/product2_reg_14_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.064      0.936
  data required time                                                                    0.936
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.936
  data arrival time                                                                    -0.935
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_1__mac_col_inst/query_q_reg_41_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/product5_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_1__mac_col_inst/query_q_reg_41_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_1__mac_col_inst/query_q_reg_41_/Q (DFQD1)    0.025    0.086    0.086 f
  mac_array_instance/genblk1_1__mac_col_inst/q_out[41] (net)     5    0.005    0.000    0.086 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/a[41] (mac_8in_bw8_bw_psum20_pr8_6)    0.000    0.086 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/a[41] (net)    0.005    0.000    0.086 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U338/Z (CKBD1)    0.062    0.055    0.141 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n806 (net)     9    0.013    0.000    0.141 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U207/ZN (CKND2D0)    0.110    0.075    0.216 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n812 (net)     9    0.007    0.000    0.216 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U374/ZN (OAI22D0)    0.047    0.041    0.257 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n782 (net)     1    0.001    0.000    0.257 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U981/CO (FA1D0)    0.033    0.112    0.369 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n456 (net)     2    0.003    0.000    0.369 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U378/ZN (OAI21D0)    0.040    0.025    0.394 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n109 (net)     1    0.001    0.000    0.394 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U380/ZN (CKND2D0)    0.027    0.025    0.418 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n783 (net)     1    0.001    0.000    0.418 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U982/CO (FA1D0)    0.025    0.053    0.472 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n771 (net)     1    0.001    0.000    0.472 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U965/CO (FA1D0)    0.031    0.060    0.531 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n138 (net)     1    0.002    0.000    0.531 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U98/CO (FA1D1)    0.022    0.044    0.575 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n281 (net)     1    0.002    0.000    0.575 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U96/CO (FA1D1)    0.023    0.042    0.617 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n293 (net)     2    0.002    0.000    0.617 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U609/ZN (IOA21D0)    0.023    0.017    0.634 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n297 (net)     1    0.001    0.000    0.634 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U611/ZN (CKND2D0)    0.024    0.021    0.656 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n827 (net)     1    0.001    0.000    0.656 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U1010/CO (FA1D0)    0.031    0.059    0.715 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n353 (net)     1    0.002    0.000    0.715 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U63/CO (FA1D1)    0.022    0.044    0.759 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n417 (net)     1    0.002    0.000    0.759 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U60/CO (FA1D1)    0.022    0.042    0.800 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n423 (net)     1    0.002    0.000    0.800 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U45/CO (FA1D1)    0.022    0.042    0.842 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n793 (net)     1    0.002    0.000    0.842 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U39/CO (FA1D1)    0.022    0.042    0.883 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n796 (net)     1    0.002    0.000    0.883 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U35/CO (FA1D1)    0.017    0.037    0.920 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n799 (net)     1    0.001    0.000    0.920 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U991/ZN (INVD0)    0.019    0.016    0.936 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/N98 (net)     1    0.001    0.000    0.936 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/product5_reg_15_/D (DFKCNQD1)    0.019    0.000    0.936 r
  data arrival time                                                                     0.936

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/product5_reg_15_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.063      0.937
  data required time                                                                    0.937
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.937
  data arrival time                                                                    -0.936
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: mac_array_instance/genblk1_7__mac_col_inst/query_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/product3_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_7__mac_col_inst/query_q_reg_27_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_7__mac_col_inst/query_q_reg_27_/Q (DFQD1)    0.029    0.073    0.073 r
  mac_array_instance/genblk1_7__mac_col_inst/n[37] (net)     3    0.004      0.000      0.073 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/a[27] (mac_8in_bw8_bw_psum20_pr8_0)    0.000    0.073 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/a[27] (net)    0.004    0.000    0.073 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U509/Z (BUFFD2)    0.055    0.049    0.122 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n631 (net)    11    0.018    0.000    0.122 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U510/Z (CKXOR2D1)    0.020    0.051    0.173 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n232 (net)     1    0.001    0.000    0.173 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U13/ZN (CKND2D1)    0.053    0.037    0.209 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n665 (net)     9    0.007    0.000    0.209 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U537/ZN (OAI22D0)    0.117    0.068    0.277 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n246 (net)     1    0.003    0.000    0.277 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U538/S (HA1D0)    0.023    0.054    0.331 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n628 (net)     1    0.001    0.000    0.331 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U842/CO (FA1D0)    0.031    0.105    0.436 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n314 (net)     1    0.002    0.000    0.436 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U95/CO (FA1D1)    0.020    0.042    0.478 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n328 (net)     2    0.002    0.000    0.478 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U639/ZN (IND2D0)    0.021    0.017    0.495 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n333 (net)     1    0.001    0.000    0.495 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U105/ZN (CKND2D0)    0.024    0.021    0.516 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n615 (net)     1    0.001    0.000    0.516 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U825/CO (FA1D0)    0.031    0.059    0.575 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n358 (net)     1    0.002    0.000    0.575 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U78/CO (FA1D1)    0.022    0.044    0.619 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n389 (net)     1    0.002    0.000    0.619 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U69/CO (FA1D1)    0.022    0.042    0.660 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n378 (net)     1    0.002    0.000    0.660 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U66/CO (FA1D1)    0.018    0.038    0.698 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n670 (net)     1    0.001    0.000    0.698 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U869/CO (FA1D0)    0.031    0.058    0.756 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n402 (net)     1    0.002    0.000    0.756 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U48/CO (FA1D1)    0.022    0.044    0.800 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n408 (net)     1    0.002    0.000    0.800 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U41/CO (FA1D1)    0.022    0.042    0.841 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n636 (net)     1    0.002    0.000    0.841 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U26/CO (FA1D1)    0.022    0.042    0.883 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n639 (net)     1    0.002    0.000    0.883 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U22/CO (FA1D1)    0.017    0.037    0.920 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n642 (net)     1    0.001    0.000    0.920 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U850/ZN (INVD0)    0.019    0.016    0.936 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/N66 (net)     1    0.001    0.000    0.936 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/product3_reg_15_/D (DFKCNQD1)    0.019    0.000    0.936 r
  data arrival time                                                                     0.936

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/product3_reg_15_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.063      0.937
  data required time                                                                    0.937
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.937
  data arrival time                                                                    -0.936
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: mac_array_instance/genblk1_0__mac_col_inst/query_q_reg_48_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/product6_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_0__mac_col_inst/query_q_reg_48_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_0__mac_col_inst/query_q_reg_48_/Q (DFQD1)    0.019    0.081    0.081 f
  mac_array_instance/genblk1_0__mac_col_inst/q_out[48] (net)     4    0.003    0.000    0.081 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/a[48] (mac_8in_bw8_bw_psum20_pr8_7)    0.000    0.081 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/a[48] (net)    0.003    0.000    0.081 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U262/ZN (INVD0)    0.092    0.055    0.136 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n904 (net)    10    0.008    0.000    0.136 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U263/ZN (CKND2D0)    0.094    0.073    0.209 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n907 (net)     9    0.007    0.000    0.209 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U278/ZN (OAI22D0)    0.092    0.064    0.273 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n877 (net)     1    0.002    0.000    0.273 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U1070/CO (HA1D0)    0.026    0.049    0.322 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n878 (net)     1    0.001    0.000    0.322 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U1071/CO (FA1D0)    0.038    0.056    0.378 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n523 (net)     2    0.003    0.000    0.378 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U281/ZN (OAI21D0)    0.038    0.028    0.406 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n68 (net)     1    0.001    0.000    0.406 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U283/ZN (CKND2D0)    0.030    0.027    0.433 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n233 (net)     1    0.001    0.000    0.433 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U148/CO (FA1D0)    0.029    0.051    0.484 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n349 (net)     2    0.002    0.000    0.484 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U543/ZN (IOA21D0)    0.021    0.020    0.504 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n239 (net)     1    0.001    0.000    0.504 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U111/ZN (CKND2D0)    0.045    0.031    0.535 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n271 (net)     1    0.002    0.000    0.535 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U77/CO (FA1D1)    0.025    0.043    0.578 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n319 (net)     1    0.002    0.000    0.578 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U4/CO (FA1D1)    0.025    0.039    0.617 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n381 (net)     2    0.002    0.000    0.617 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U185/ZN (IOA21D0)    0.021    0.020    0.637 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n385 (net)     1    0.001    0.000    0.637 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U149/ZN (CKND2D0)    0.030    0.022    0.659 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n923 (net)     1    0.001    0.000    0.659 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U1098/CO (FA1D0)    0.037    0.056    0.715 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n413 (net)     1    0.002    0.000    0.715 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U51/CO (FA1D1)    0.019    0.037    0.752 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n485 (net)     1    0.001    0.000    0.752 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U206/CO (FA1D0)    0.036    0.053    0.805 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n491 (net)     1    0.002    0.000    0.805 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U763/CO (FA1D2)    0.022    0.039    0.845 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n888 (net)     1    0.002    0.000    0.845 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U12/CO (FA1D1)    0.025    0.039    0.883 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n891 (net)     1    0.002    0.000    0.883 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U27/S (FA1D1)    0.019    0.053    0.936 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/N113 (net)     1    0.001    0.000    0.936 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/product6_reg_14_/D (DFKCNQD1)    0.019    0.000    0.936 r
  data arrival time                                                                     0.936

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/product6_reg_14_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.063      0.937
  data required time                                                                    0.937
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.937
  data arrival time                                                                    -0.936
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_1_0_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_1_0_reg_0_/CP (EDFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_1_0_reg_0_/Q (EDFQD1)    0.015    0.081    0.081 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_1_0[0] (net)     2    0.002    0.000    0.081 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U131/ZN (CKND2D1)    0.022    0.018    0.099 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n974 (net)     2    0.002    0.000    0.099 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1130/ZN (INVD0)    0.018    0.017    0.116 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1036 (net)     2    0.002    0.000    0.116 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1132/ZN (AOI21D1)    0.053    0.035    0.152 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1033 (net)     2    0.003    0.000    0.152 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1135/ZN (OAI21D1)    0.034    0.028    0.180 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1028 (net)     2    0.003    0.000    0.180 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1139/ZN (AOI21D1)    0.053    0.035    0.215 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1024 (net)     2    0.003    0.000    0.215 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1142/ZN (OAI21D1)    0.034    0.028    0.243 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1019 (net)     2    0.003    0.000    0.243 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1146/ZN (AOI21D1)    0.053    0.035    0.278 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1015 (net)     2    0.003    0.000    0.278 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1149/ZN (OAI21D1)    0.034    0.028    0.306 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1010 (net)     2    0.003    0.000    0.306 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1153/ZN (AOI21D1)    0.053    0.035    0.342 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1006 (net)     2    0.003    0.000    0.342 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1156/ZN (OAI21D1)    0.032    0.026    0.368 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1001 (net)     2    0.002    0.000    0.368 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1160/Z (AO21D0)    0.022    0.047    0.416 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n971 (net)     1    0.001    0.000    0.416 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1161/CO (FA1D0)    0.025    0.052    0.468 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n972 (net)     1    0.001    0.000    0.468 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1162/CO (FA1D0)    0.025    0.053    0.521 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n973 (net)     1    0.001    0.000    0.521 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1163/CO (FA1D0)    0.025    0.053    0.574 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n987 (net)     1    0.001    0.000    0.574 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1172/CO (FA1D0)    0.025    0.053    0.627 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n988 (net)     1    0.001    0.000    0.627 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1173/CO (FA1D0)    0.035    0.063    0.689 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n997 (net)     2    0.003    0.000    0.689 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1176/Z (AO21D1)    0.016    0.038    0.727 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n993 (net)     1    0.001    0.000    0.727 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1179/CO (FA1D0)    0.025    0.051    0.777 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n992 (net)     1    0.001    0.000    0.777 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1178/CO (FA1D0)    0.025    0.053    0.830 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n991 (net)     1    0.001    0.000    0.830 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1177/CO (FA1D0)    0.028    0.056    0.886 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n990 (net)     1    0.002    0.000    0.886 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U181/ZN (XNR2D0)    0.023    0.049    0.935 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/N258 (net)     1    0.001    0.000    0.935 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/out_reg_19_/D (DFKCNQD1)    0.023    0.000    0.935 r
  data arrival time                                                                     0.935

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/out_reg_19_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.064      0.936
  data required time                                                                    0.936
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.936
  data arrival time                                                                    -0.935
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: mac_array_instance/genblk1_0__mac_col_inst/query_q_reg_56_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/product7_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_0__mac_col_inst/query_q_reg_56_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_0__mac_col_inst/query_q_reg_56_/Q (DFQD1)    0.019    0.081    0.081 f
  mac_array_instance/genblk1_0__mac_col_inst/q_out[56] (net)     4    0.003    0.000    0.081 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/a[56] (mac_8in_bw8_bw_psum20_pr8_7)    0.000    0.081 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/a[56] (net)    0.003    0.000    0.081 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U294/ZN (INVD0)    0.092    0.055    0.136 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n956 (net)    10    0.008    0.000    0.136 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U295/ZN (CKND2D0)    0.094    0.073    0.209 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n959 (net)     9    0.007    0.000    0.209 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U310/ZN (OAI22D0)    0.092    0.064    0.273 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n929 (net)     1    0.002    0.000    0.273 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U1112/CO (HA1D0)    0.026    0.049    0.322 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n930 (net)     1    0.001    0.000    0.322 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U1113/CO (FA1D0)    0.038    0.056    0.378 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n526 (net)     2    0.003    0.000    0.378 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U313/ZN (OAI21D0)    0.038    0.028    0.406 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n81 (net)     1    0.001    0.000    0.406 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U315/ZN (CKND2D0)    0.030    0.027    0.433 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n253 (net)     1    0.001    0.000    0.433 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U146/CO (FA1D0)    0.029    0.051    0.484 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n353 (net)     2    0.002    0.000    0.484 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U563/ZN (IOA21D0)    0.021    0.020    0.504 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n259 (net)     1    0.001    0.000    0.504 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U110/ZN (CKND2D0)    0.045    0.031    0.535 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n273 (net)     1    0.002    0.000    0.535 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U79/CO (FA1D1)    0.025    0.043    0.578 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n320 (net)     1    0.002    0.000    0.578 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U15/CO (FA1D1)    0.025    0.039    0.617 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n386 (net)     2    0.002    0.000    0.617 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U650/ZN (IOA21D0)    0.021    0.020    0.637 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n390 (net)     1    0.001    0.000    0.637 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U147/ZN (CKND2D0)    0.030    0.022    0.659 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n974 (net)     1    0.001    0.000    0.659 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U1140/CO (FA1D0)    0.037    0.056    0.715 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n415 (net)     1    0.002    0.000    0.715 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U3/CO (FA1D1)    0.025    0.041    0.756 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n498 (net)     1    0.002    0.000    0.756 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U42/CO (FA1D1)    0.019    0.035    0.791 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n504 (net)     1    0.001    0.000    0.791 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U205/CO (FA1D0)    0.036    0.053    0.844 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n940 (net)     1    0.002    0.000    0.844 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U1122/CO (FA1D2)    0.022    0.039    0.884 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n943 (net)     1    0.002    0.000    0.884 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U23/S (FA1D1)    0.019    0.052    0.936 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/N129 (net)     1    0.001    0.000    0.936 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/product7_reg_14_/D (DFKCNQD1)    0.019    0.000    0.936 r
  data arrival time                                                                     0.936

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/product7_reg_14_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.063      0.937
  data required time                                                                    0.937
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.937
  data arrival time                                                                    -0.936
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/psum_0_1_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/psum_1_0_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/psum_0_1_reg_0_/CP (EDFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/psum_0_1_reg_0_/Q (EDFQD1)    0.019    0.084    0.084 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/psum_0_1[0] (net)     1    0.003    0.000    0.084 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U1172/CO (HA1D0)    0.024    0.039    0.123 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n38 (net)     1    0.002    0.000    0.123 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U110/CO (FA1D1)    0.022    0.042    0.165 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n276 (net)     1    0.002    0.000    0.165 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U108/CO (FA1D1)    0.022    0.042    0.206 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n338 (net)     1    0.002    0.000    0.206 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U106/CO (FA1D1)    0.022    0.042    0.248 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n482 (net)     1    0.002    0.000    0.248 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U105/CO (FA1D1)    0.022    0.042    0.289 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n489 (net)     1    0.002    0.000    0.289 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U103/CO (FA1D1)    0.022    0.042    0.331 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n343 (net)     1    0.002    0.000    0.331 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U101/CO (FA1D1)    0.023    0.042    0.373 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n253 (net)     2    0.002    0.000    0.373 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U283/ZN (INVD0)    0.018    0.017    0.390 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n40 (net)     1    0.001    0.000    0.390 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U7/ZN (MOAI22D0)    0.030    0.021    0.411 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n487 (net)     1    0.001    0.000    0.411 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U228/CO (FA1D0)    0.032    0.061    0.472 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n58 (net)     1    0.002    0.000    0.472 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U95/CO (FA1D1)    0.022    0.044    0.515 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n274 (net)     1    0.002    0.000    0.515 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U87/CO (FA1D1)    0.022    0.042    0.557 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n341 (net)     1    0.002    0.000    0.557 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U77/CO (FA1D1)    0.022    0.042    0.598 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n481 (net)     1    0.002    0.000    0.598 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U75/CO (FA1D1)    0.023    0.042    0.640 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n55 (net)     2    0.002    0.000    0.640 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U15/ZN (IOA21D0)    0.023    0.017    0.658 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n44 (net)     1    0.001    0.000    0.658 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U216/ZN (CKND2D0)    0.024    0.021    0.679 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n278 (net)     1    0.001    0.000    0.679 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U13/CO (FA1D0)    0.031    0.059    0.738 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n336 (net)     1    0.002    0.000    0.738 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U41/CO (FA1D1)    0.022    0.044    0.782 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n484 (net)     1    0.002    0.000    0.782 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U36/CO (FA1D1)    0.024    0.043    0.825 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n256 (net)     2    0.003    0.000    0.825 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U29/ZN (IOA21D1)    0.020    0.015    0.840 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n260 (net)     1    0.001    0.000    0.840 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U12/ZN (CKND2D1)    0.025    0.021    0.861 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n262 (net)     2    0.003    0.000    0.861 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U591/ZN (AOI22D1)    0.048    0.033    0.894 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n264 (net)     1    0.002    0.000    0.894 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U593/ZN (XNR2D0)    0.022    0.053    0.947 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/N218 (net)     1    0.001    0.000    0.947 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/psum_1_0_reg_19_/D (EDFQD1)    0.022    0.000    0.947 r
  data arrival time                                                                     0.947

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/psum_1_0_reg_19_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.052      0.948
  data required time                                                                    0.948
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.948
  data arrival time                                                                    -0.947
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: mac_array_instance/genblk1_6__mac_col_inst/query_q_reg_43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product5_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_6__mac_col_inst/query_q_reg_43_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_6__mac_col_inst/query_q_reg_43_/Q (DFQD1)    0.132    0.127    0.127 r
  mac_array_instance/genblk1_6__mac_col_inst/q_out[43] (net)    15    0.022    0.000    0.127 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/a[43] (mac_8in_bw8_bw_psum20_pr8_1)    0.000    0.127 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/a[43] (net)    0.022    0.000    0.127 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U233/Z (XOR2D0)    0.036    0.075    0.202 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n24 (net)     1    0.002    0.000    0.202 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U234/ZN (CKND2D2)    0.035    0.026    0.229 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n783 (net)     9    0.007    0.000    0.229 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U249/ZN (OAI22D0)    0.117    0.064    0.293 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n37 (net)     1    0.003    0.000    0.293 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U250/S (HA1D0)    0.023    0.054    0.347 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n119 (net)     1    0.001    0.000    0.347 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U205/CO (FA1D0)    0.025    0.099    0.445 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n751 (net)     1    0.001    0.000    0.445 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U920/CO (FA1D0)    0.031    0.060    0.505 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n126 (net)     1    0.002    0.000    0.505 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U93/CO (FA1D1)    0.022    0.044    0.549 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n375 (net)     1    0.002    0.000    0.549 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U88/CO (FA1D1)    0.022    0.042    0.590 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n387 (net)     1    0.002    0.000    0.590 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U77/CO (FA1D1)    0.022    0.042    0.632 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n439 (net)     1    0.002    0.000    0.632 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U70/CO (FA1D1)    0.022    0.042    0.673 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n364 (net)     1    0.002    0.000    0.673 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U62/CO (FA1D1)    0.022    0.042    0.715 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n114 (net)     1    0.002    0.000    0.715 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U56/CO (FA1D1)    0.022    0.042    0.756 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n429 (net)     1    0.002    0.000    0.756 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U37/CO (FA1D1)    0.022    0.042    0.798 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n402 (net)     1    0.002    0.000    0.798 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U36/CO (FA1D1)    0.024    0.043    0.841 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n334 (net)     2    0.003    0.000    0.841 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U165/Z (AO22D1)    0.022    0.047    0.888 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n11 (net)     2    0.002    0.000    0.888 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U641/ZN (XNR2D0)    0.023    0.047    0.935 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/N97 (net)     1    0.001    0.000    0.935 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product5_reg_14_/D (DFKCNQD1)    0.023    0.000    0.935 r
  data arrival time                                                                     0.935

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product5_reg_14_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.064      0.936
  data required time                                                                    0.936
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.936
  data arrival time                                                                    -0.935
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/psum_0_1_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/psum_1_0_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/psum_0_1_reg_0_/CP (EDFQD2)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/psum_0_1_reg_0_/Q (EDFQD2)    0.013    0.082    0.082 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/psum_0_1[0] (net)     1    0.003    0.000    0.082 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U1218/CO (HA1D0)    0.017    0.032    0.114 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n31 (net)     1    0.001    0.000    0.114 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U200/CO (FA1D0)    0.031    0.058    0.171 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n310 (net)     1    0.002    0.000    0.171 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U95/CO (FA1D1)    0.022    0.044    0.215 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n398 (net)     1    0.002    0.000    0.215 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U94/CO (FA1D1)    0.022    0.042    0.257 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n552 (net)     1    0.002    0.000    0.257 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U17/CO (FA1D1)    0.028    0.046    0.303 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n23 (net)     2    0.004    0.000    0.303 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U209/ZN (AOI22D2)    0.032    0.024    0.327 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n20 (net)     1    0.001    0.000    0.327 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U89/ZN (INVD1)    0.015    0.015    0.342 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n401 (net)     1    0.002    0.000    0.342 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U88/CO (FA1D1)    0.022    0.040    0.382 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n547 (net)     1    0.002    0.000    0.382 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U85/CO (FA1D1)    0.022    0.042    0.423 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n555 (net)     1    0.002    0.000    0.423 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U83/CO (FA1D1)    0.022    0.042    0.465 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n41 (net)     1    0.002    0.000    0.465 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U82/CO (FA1D1)    0.022    0.042    0.506 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n308 (net)     1    0.002    0.000    0.506 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U66/CO (FA1D1)    0.022    0.042    0.548 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n400 (net)     1    0.002    0.000    0.548 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U64/CO (FA1D1)    0.022    0.042    0.589 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n550 (net)     1    0.002    0.000    0.589 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U62/CO (FA1D1)    0.024    0.043    0.632 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n25 (net)     2    0.003    0.000    0.632 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U55/Z (AO22D1)    0.021    0.046    0.678 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n26 (net)     1    0.002    0.000    0.678 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U44/CO (FA1D1)    0.022    0.041    0.720 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n395 (net)     1    0.002    0.000    0.720 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U37/CO (FA1D1)    0.023    0.042    0.762 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n33 (net)     2    0.002    0.000    0.762 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U167/Z (AO22D0)    0.034    0.060    0.822 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n18 (net)     2    0.003    0.000    0.822 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U29/ZN (CKND2D1)    0.021    0.020    0.842 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n35 (net)     1    0.001    0.000    0.842 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U21/ZN (ND2D1)    0.026    0.022    0.863 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n391 (net)     2    0.003    0.000    0.863 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U19/ZN (AOI22D1)    0.047    0.032    0.895 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n36 (net)     1    0.002    0.000    0.895 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U221/Z (XOR2D0)    0.022    0.051    0.947 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/N218 (net)     1    0.001    0.000    0.947 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/psum_1_0_reg_19_/D (EDFQD1)    0.022    0.000    0.947 r
  data arrival time                                                                     0.947

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/psum_1_0_reg_19_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.052      0.948
  data required time                                                                    0.948
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.948
  data arrival time                                                                    -0.947
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: mac_array_instance/genblk1_1__mac_col_inst/query_q_reg_53_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/product6_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_1__mac_col_inst/query_q_reg_53_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_1__mac_col_inst/query_q_reg_53_/Q (DFQD1)    0.132    0.127    0.127 r
  mac_array_instance/genblk1_1__mac_col_inst/q_out[53] (net)    15    0.022    0.000    0.127 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/a[53] (mac_8in_bw8_bw_psum20_pr8_6)    0.000    0.127 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/a[53] (net)    0.022    0.000    0.127 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U151/Z (CKXOR2D0)    0.038    0.077    0.204 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n110 (net)     1    0.002    0.000    0.204 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U388/ZN (CKND2D2)    0.035    0.027    0.231 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n883 (net)     9    0.007    0.000    0.231 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U189/ZN (OAI22D0)    0.092    0.050    0.282 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n834 (net)     1    0.002    0.000    0.282 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U1025/S (HA1D0)    0.024    0.067    0.349 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n115 (net)     1    0.001    0.000    0.349 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U399/S (FA1D0)    0.024    0.061    0.410 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n830 (net)     1    0.001    0.000    0.410 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U1011/CO (FA1D0)    0.025    0.099    0.509 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n141 (net)     1    0.001    0.000    0.509 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U138/CO (FA1D0)    0.025    0.053    0.562 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n282 (net)     1    0.001    0.000    0.562 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U139/CO (FA1D0)    0.033    0.061    0.622 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n298 (net)     2    0.002    0.000    0.622 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U177/ZN (IOA21D0)    0.026    0.021    0.643 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n302 (net)     1    0.001    0.000    0.643 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U17/ZN (CKND2D1)    0.022    0.020    0.664 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n884 (net)     1    0.002    0.000    0.664 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U74/CO (FA1D1)    0.022    0.041    0.705 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n355 (net)     1    0.002    0.000    0.705 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U61/CO (FA1D1)    0.022    0.042    0.747 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n430 (net)     1    0.002    0.000    0.747 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U56/CO (FA1D1)    0.023    0.042    0.788 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n436 (net)     3    0.002    0.000    0.788 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U44/ZN (ND2D0)    0.027    0.020    0.808 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n2 (net)     1    0.001    0.000    0.808 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U117/ZN (ND3D1)    0.036    0.031    0.839 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n850 (net)     1    0.002    0.000    0.839 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U32/CO (FA1D1)    0.022    0.045    0.884 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n853 (net)     1    0.002    0.000    0.884 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U30/S (FA1D1)    0.019    0.052    0.936 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/N113 (net)     1    0.001    0.000    0.936 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/product6_reg_14_/D (DFKCNQD1)    0.019    0.000    0.936 r
  data arrival time                                                                     0.936

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/product6_reg_14_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.063      0.937
  data required time                                                                    0.937
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.937
  data arrival time                                                                    -0.936
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: mac_array_instance/genblk1_7__mac_col_inst/query_q_reg_51_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/product6_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_7__mac_col_inst/query_q_reg_51_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_7__mac_col_inst/query_q_reg_51_/Q (DFQD1)    0.029    0.072    0.072 r
  mac_array_instance/genblk1_7__mac_col_inst/n[13] (net)     3    0.004      0.000      0.072 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/a[51] (mac_8in_bw8_bw_psum20_pr8_0)    0.000    0.072 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/a[51] (net)    0.004    0.000    0.072 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U314/Z (BUFFD2)    0.055    0.049    0.121 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n800 (net)    11    0.018    0.000    0.121 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U4/ZN (XNR2D1)    0.065    0.086    0.207 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n835 (net)    11    0.010    0.000    0.207 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U316/ZN (CKND2D2)    0.035    0.030    0.238 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n838 (net)     9    0.007    0.000    0.238 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U322/ZN (OAI22D0)    0.092    0.050    0.288 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n792 (net)     1    0.002    0.000    0.288 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U976/S (HA1D0)    0.024    0.067    0.355 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n93 (net)     1    0.001    0.000    0.355 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U333/S (FA1D0)    0.037    0.071    0.426 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n307 (net)     3    0.003    0.000    0.426 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U129/ZN (INVD0)    0.021    0.020    0.446 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n111 (net)     1    0.001    0.000    0.446 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U351/ZN (IOA21D0)    0.023    0.039    0.485 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n114 (net)     1    0.001    0.000    0.485 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U353/ZN (CKND2D0)    0.024    0.021    0.506 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n784 (net)     1    0.001    0.000    0.506 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U961/CO (FA1D0)    0.031    0.059    0.565 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n145 (net)     1    0.002    0.000    0.565 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U400/CO (FA1D1)    0.022    0.044    0.609 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n155 (net)     1    0.002    0.000    0.609 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U417/CO (FA1D1)    0.022    0.042    0.651 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n840 (net)     1    0.002    0.000    0.651 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U54/CO (FA1D1)    0.018    0.038    0.689 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n839 (net)     1    0.001    0.000    0.689 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U1006/CO (FA1D0)    0.031    0.058    0.746 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n383 (net)     1    0.002    0.000    0.746 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U35/CO (FA1D1)    0.022    0.044    0.790 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n296 (net)     1    0.002    0.000    0.790 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U28/CO (FA1D1)    0.022    0.042    0.832 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n805 (net)     1    0.002    0.000    0.832 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U987/CO (FA1D1)    0.018    0.038    0.870 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n808 (net)     1    0.001    0.000    0.870 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U136/CO (FA1D0)    0.022    0.048    0.918 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n811 (net)     1    0.001    0.000    0.918 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U137/ZN (INVD0)    0.019    0.017    0.935 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/N114 (net)     1    0.001    0.000    0.935 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/product6_reg_15_/D (DFKCNQD1)    0.019    0.000    0.935 r
  data arrival time                                                                     0.935

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/product6_reg_15_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.064      0.936
  data required time                                                                    0.936
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.936
  data arrival time                                                                    -0.935
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: mac_array_instance/genblk1_0__mac_col_inst/query_q_reg_35_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/product4_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_0__mac_col_inst/query_q_reg_35_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_0__mac_col_inst/query_q_reg_35_/Q (DFQD1)    0.038    0.078    0.078 r
  mac_array_instance/genblk1_0__mac_col_inst/q_out[35] (net)     5    0.005    0.000    0.078 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/a[35] (mac_8in_bw8_bw_psum20_pr8_7)    0.000    0.078 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/a[35] (net)    0.005    0.000    0.078 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U464/Z (BUFFD2)    0.055    0.051    0.128 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n782 (net)    11    0.018    0.000    0.128 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U465/ZN (XNR2D1)    0.060    0.084    0.212 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n817 (net)    11    0.009    0.000    0.212 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U467/ZN (CKND2D1)    0.053    0.045    0.257 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n820 (net)     9    0.007    0.000    0.257 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U99/ZN (OAI22D0)    0.092    0.054    0.311 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n771 (net)     1    0.002    0.000    0.311 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U986/S (HA1D0)    0.035    0.074    0.386 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n178 (net)     1    0.002    0.000    0.386 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U91/S (FA1D1)    0.025    0.058    0.444 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n340 (net)     3    0.003    0.000    0.444 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U132/ZN (INVD0)    0.018    0.018    0.461 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n196 (net)     1    0.001    0.000    0.461 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U500/ZN (IOA21D0)    0.023    0.038    0.499 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n199 (net)     1    0.001    0.000    0.499 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U502/ZN (CKND2D0)    0.036    0.028    0.528 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n267 (net)     1    0.002    0.000    0.528 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U80/CO (FA1D1)    0.022    0.045    0.572 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n317 (net)     1    0.002    0.000    0.572 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U71/CO (FA1D1)    0.023    0.042    0.614 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n371 (net)     2    0.002    0.000    0.614 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U144/ZN (CKND2D0)    0.024    0.020    0.634 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n375 (net)     1    0.001    0.000    0.634 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U194/ZN (CKND2D0)    0.024    0.021    0.656 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n821 (net)     1    0.001    0.000    0.656 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U1016/CO (FA1D0)    0.031    0.059    0.715 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n409 (net)     1    0.002    0.000    0.715 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U52/CO (FA1D1)    0.022    0.044    0.759 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n459 (net)     1    0.002    0.000    0.759 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U46/CO (FA1D1)    0.022    0.042    0.800 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n465 (net)     1    0.002    0.000    0.800 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U39/CO (FA1D1)    0.022    0.042    0.842 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n787 (net)     1    0.002    0.000    0.842 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U31/CO (FA1D1)    0.022    0.042    0.883 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n790 (net)     1    0.002    0.000    0.883 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U24/S (FA1D1)    0.019    0.052    0.935 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/N81 (net)     1    0.001    0.000    0.935 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/product4_reg_14_/D (DFKCNQD1)    0.019    0.000    0.935 r
  data arrival time                                                                     0.935

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/product4_reg_14_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.063      0.937
  data required time                                                                    0.937
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.937
  data arrival time                                                                    -0.935
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/psum_1_1_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/psum_1_1_reg_0_/CP (EDFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/psum_1_1_reg_0_/Q (EDFQD1)    0.015    0.081    0.081 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/psum_1_1[0] (net)     2    0.002    0.000    0.081 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U1131/ZN (CKND2D1)    0.022    0.018    0.099 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n976 (net)     2    0.002    0.000    0.099 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U1132/ZN (INVD0)    0.018    0.017    0.116 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n1042 (net)     2    0.002    0.000    0.116 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U1135/ZN (AOI21D1)    0.053    0.035    0.152 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n1039 (net)     2    0.003    0.000    0.152 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U1137/ZN (OAI21D1)    0.034    0.028    0.180 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n1034 (net)     2    0.003    0.000    0.180 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U1141/ZN (AOI21D1)    0.053    0.035    0.215 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n1030 (net)     2    0.003    0.000    0.215 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U1144/ZN (OAI21D1)    0.034    0.028    0.243 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n1025 (net)     2    0.003    0.000    0.243 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U1148/ZN (AOI21D1)    0.053    0.035    0.278 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n1021 (net)     2    0.003    0.000    0.278 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U1151/ZN (OAI21D1)    0.034    0.028    0.306 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n1016 (net)     2    0.003    0.000    0.306 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U1154/ZN (AOI21D1)    0.049    0.033    0.339 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n1012 (net)     2    0.002    0.000    0.339 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U176/ZN (OAI21D0)    0.048    0.038    0.378 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n1007 (net)     2    0.003    0.000    0.378 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U1160/Z (AO21D1)    0.016    0.041    0.418 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n973 (net)     1    0.001    0.000    0.418 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U1161/CO (FA1D0)    0.025    0.051    0.469 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n974 (net)     1    0.001    0.000    0.469 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U1162/CO (FA1D0)    0.025    0.053    0.522 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n975 (net)     1    0.001    0.000    0.522 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U1163/CO (FA1D0)    0.025    0.053    0.575 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n992 (net)     1    0.001    0.000    0.575 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U1173/CO (FA1D0)    0.025    0.053    0.628 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n993 (net)     1    0.001    0.000    0.628 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U1174/CO (FA1D0)    0.035    0.063    0.690 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n1003 (net)     2    0.003    0.000    0.690 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U1178/Z (AO21D1)    0.016    0.038    0.728 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n999 (net)     1    0.001    0.000    0.728 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U1183/CO (FA1D0)    0.025    0.051    0.778 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n998 (net)     1    0.001    0.000    0.778 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U1182/CO (FA1D0)    0.025    0.053    0.831 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n997 (net)     1    0.001    0.000    0.831 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U1181/CO (FA1D0)    0.028    0.056    0.887 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n996 (net)     1    0.002    0.000    0.887 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U1180/Z (XOR2D0)    0.023    0.047    0.934 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/N258 (net)     1    0.001    0.000    0.934 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/out_reg_19_/D (DFKCNQD1)    0.023    0.000    0.934 r
  data arrival time                                                                     0.934

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/out_reg_19_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.064      0.936
  data required time                                                                    0.936
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.936
  data arrival time                                                                    -0.934
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/psum_1_1_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/psum_1_1_reg_0_/CP (EDFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/psum_1_1_reg_0_/Q (EDFQD1)    0.015    0.081    0.081 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/psum_1_1[0] (net)     2    0.002    0.000    0.081 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U1175/ZN (CKND2D1)    0.022    0.018    0.099 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n1018 (net)     2    0.002    0.000    0.099 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U1176/ZN (INVD0)    0.018    0.017    0.116 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n1070 (net)     2    0.002    0.000    0.116 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U1179/ZN (AOI21D1)    0.053    0.035    0.152 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n1067 (net)     2    0.003    0.000    0.152 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U1182/ZN (OAI21D1)    0.034    0.028    0.180 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n1062 (net)     2    0.003    0.000    0.180 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U1186/ZN (AOI21D1)    0.053    0.035    0.215 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n1058 (net)     2    0.003    0.000    0.215 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U1189/ZN (OAI21D1)    0.034    0.028    0.243 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n1053 (net)     2    0.003    0.000    0.243 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U1192/ZN (AOI21D1)    0.049    0.033    0.276 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n1049 (net)     2    0.002    0.000    0.276 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U217/ZN (OAI21D0)    0.048    0.038    0.314 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n1044 (net)     2    0.003    0.000    0.314 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U1198/ZN (AOI21D1)    0.053    0.039    0.353 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n1040 (net)     2    0.003    0.000    0.353 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U1201/ZN (OAI21D1)    0.034    0.028    0.381 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n1035 (net)     2    0.003    0.000    0.381 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U1204/Z (AO21D1)    0.016    0.037    0.418 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n1015 (net)     1    0.001    0.000    0.418 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U1205/CO (FA1D0)    0.025    0.051    0.469 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n1016 (net)     1    0.001    0.000    0.469 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U1206/CO (FA1D0)    0.025    0.053    0.522 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n1017 (net)     1    0.001    0.000    0.522 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U1207/CO (FA1D0)    0.025    0.053    0.575 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n1020 (net)     1    0.001    0.000    0.575 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U1210/CO (FA1D0)    0.025    0.053    0.628 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n1021 (net)     1    0.001    0.000    0.628 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U1211/CO (FA1D0)    0.035    0.063    0.690 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n1031 (net)     2    0.003    0.000    0.690 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U1215/Z (AO21D1)    0.016    0.038    0.728 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n1027 (net)     1    0.001    0.000    0.728 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U1220/CO (FA1D0)    0.025    0.051    0.778 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n1026 (net)     1    0.001    0.000    0.778 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U1219/CO (FA1D0)    0.025    0.053    0.831 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n1025 (net)     1    0.001    0.000    0.831 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U1218/CO (FA1D0)    0.028    0.056    0.887 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n1024 (net)     1    0.002    0.000    0.887 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U1217/Z (XOR2D0)    0.023    0.047    0.934 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/N258 (net)     1    0.001    0.000    0.934 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/out_reg_19_/D (DFKCNQD1)    0.023    0.000    0.934 r
  data arrival time                                                                     0.934

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/out_reg_19_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.064      0.936
  data required time                                                                    0.936
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.936
  data arrival time                                                                    -0.934
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_142_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_142_/E (EDFQD1)                    0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_142_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_141_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_141_/E (EDFQD1)                    0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_141_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_140_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_140_/E (EDFQD1)                    0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_140_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_139_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_139_/E (EDFQD1)                    0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_139_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_138_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_138_/E (EDFQD1)                    0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_138_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_137_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_137_/E (EDFQD1)                    0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_137_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_136_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_136_/E (EDFQD1)                    0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_136_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_135_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_135_/E (EDFQD1)                    0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_135_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_134_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_134_/E (EDFQD1)                    0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_134_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_133_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_133_/E (EDFQD1)                    0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_133_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_132_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_132_/E (EDFQD1)                    0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_132_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_131_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_131_/E (EDFQD1)                    0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_131_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_130_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_130_/E (EDFQD1)                    0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_130_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_129_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_129_/E (EDFQD1)                    0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_129_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_128_/E (EDFQD1)                    0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_128_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_119_/E (EDFQD1)                    0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_119_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_118_/E (EDFQD1)                    0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_118_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_117_/E (EDFQD1)                    0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_117_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_116_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_116_/E (EDFQD1)                    0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_116_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_115_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_115_/E (EDFQD1)                    0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_115_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_114_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_114_/E (EDFQD1)                    0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_114_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_113_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_113_/E (EDFQD1)                    0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_113_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_112_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_112_/E (EDFQD1)                    0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_112_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_111_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_111_/E (EDFQD1)                    0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_111_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_110_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_110_/E (EDFQD1)                    0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_110_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_109_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_109_/E (EDFQD1)                    0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_109_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_108_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_108_/E (EDFQD1)                    0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_108_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_107_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_107_/E (EDFQD1)                    0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_107_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_105_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_105_/E (EDFQD1)                    0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_105_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_103_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_103_/E (EDFQD1)                    0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_103_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_101_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_101_/E (EDFQD1)                    0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_101_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_99_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_99_/E (EDFQD1)                     0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_99_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_98_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_98_/E (EDFQD1)                     0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_98_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_95_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_95_/E (EDFQD1)                     0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_95_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_94_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_94_/E (EDFQD1)                     0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_94_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_93_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_93_/E (EDFQD1)                     0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_93_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_92_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_92_/E (EDFQD1)                     0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_92_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_91_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_91_/E (EDFQD1)                     0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_91_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_89_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_89_/E (EDFQD1)                     0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_89_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_88_/E (EDFQD1)                     0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_88_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_87_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_87_/E (EDFQD1)                     0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_87_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_85_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_85_/E (EDFQD1)                     0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_85_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_83_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_83_/E (EDFQD1)                     0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_83_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_75_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_75_/E (EDFQD1)                     0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_75_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_74_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_74_/E (EDFQD1)                     0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_74_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_73_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_73_/E (EDFQD1)                     0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_73_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_72_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_72_/E (EDFQD1)                     0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_72_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_69_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_69_/E (EDFQD1)                     0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_69_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_68_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_68_/E (EDFQD1)                     0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_68_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_66_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_66_/E (EDFQD1)                     0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_66_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_63_/E (EDFQD1)                     0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_63_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_62_/E (EDFQD1)                     0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_62_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_58_/E (EDFQD1)                     0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_58_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_57_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_57_/E (EDFQD1)                     0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_57_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_55_/E (EDFQD1)                     0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_55_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_54_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_54_/E (EDFQD1)                     0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_54_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_53_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_53_/E (EDFQD1)                     0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_53_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_51_/E (EDFQD1)                     0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_51_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_50_/E (EDFQD1)                     0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_50_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_49_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_49_/E (EDFQD1)                     0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_49_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_48_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_48_/E (EDFQD1)                     0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_48_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_46_/E (EDFQD1)                     0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_46_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_44_/E (EDFQD1)                     0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_44_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_42_/E (EDFQD1)                     0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_42_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_39_/E (EDFQD1)                     0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_39_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_38_/E (EDFQD1)                     0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_38_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_37_/E (EDFQD1)                     0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_37_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_36_/E (EDFQD1)                     0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_36_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_35_/E (EDFQD1)                     0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_35_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_33_/E (EDFQD1)                     0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_33_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_31_/E (EDFQD1)                     0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_31_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_29_/E (EDFQD1)                     0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_29_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_26_/E (EDFQD1)                     0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_26_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_25_/E (EDFQD1)                     0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_25_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_11_/E (EDFQD1)                     0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_11_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_8_/E (EDFQD1)                      0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_8_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_6_/E (EDFQD1)                      0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_6_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_4_/E (EDFQD1)                      0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_4_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_2_/E (EDFQD1)                      0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_2_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[11] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[11] (in)                                                    0.011     0.001      0.201 f
  inst[11] (net)                                3        0.004               0.000      0.201 f
  psum_mem_instance/A[3] (sram_w16_sram_bit160)                              0.000      0.201 f
  psum_mem_instance/A[3] (net)                           0.004               0.000      0.201 f
  psum_mem_instance/U37/ZN (INVD1)                                 0.016     0.013      0.214 r
  psum_mem_instance/n18 (net)                   2        0.002               0.000      0.214 r
  psum_mem_instance/U11/ZN (CKND2D0)                               0.123     0.076      0.291 f
  psum_mem_instance/n20 (net)                   4        0.010               0.000      0.291 f
  psum_mem_instance/U4/ZN (NR2XD2)                                 0.369     0.231      0.522 r
  psum_mem_instance/n1543 (net)               161        0.129               0.000      0.522 r
  psum_mem_instance/U1217/ZN (INR2XD2)                             0.382     0.271      0.793 r
  psum_mem_instance/N276 (net)                 71        0.136               0.000      0.793 r
  psum_mem_instance/U19/Z (BUFFD6)                                 0.171     0.139      0.932 r
  psum_mem_instance/n7 (net)                   90        0.171               0.000      0.932 r
  psum_mem_instance/memory5_reg_1_/E (EDFQD1)                      0.171     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_1_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                                        -0.067      0.933
  data required time                                                                    0.933
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.933
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


1
