/* Generated by Yosys 0.38 (git sha1 d70ee20a8, gcc 11.2.1 -fPIC -Os) */

module test_feedback(reset, clk_in, phy_rxd, phy_rxen, phy_rxclk, phy_rxer, phy_txd, phy_txen, phy_txclk, phy_txer, phy_reset, phy_col, phy_linksts, phy_crs, test1, test2, test3, test4, clk_10K, ff_clk);
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:15.41-15.46" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:15.34-15.39" *)
  (* unused_bits = "0" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:18.8-18.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:15.27-15.32" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:15.20-15.25" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:27.38-27.49" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:14.8-14.13" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:23.9-23.17" *)
  (* hdlname = "EthernetModule_inst RxModule_inst ff_clk" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:38.8-38.14|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7" *)
  (* unused_bits = "0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:23.19-23.27" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:22.14-22.21" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:14.15-14.21" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:27.8-27.17" *)
  (* hdlname = "EthernetModule_inst initModule_inst phy_reset" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:43.13-43.103|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:9.9-9.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:20.8-20.15" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:18.19-18.27" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:27.28-27.36" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:27.51-27.58" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:20.17-20.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:17.13-17.20" *)
  (* hdlname = "EthernetModule_inst clk_10K" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:18.15-18.22|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7" *)
  (* unused_bits = "0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:27.19-27.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:15.9-15.18" *)
  (* hdlname = "EthernetModule_inst RxModule_inst phy_rxclk" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:35.18-35.27|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7" *)
  (* unused_bits = "0" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:20.17-20.23" *)
  input ff_clk;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:17.13-17.20" *)
  input [3:0] phy_rxd;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:27.28-27.36" *)
  output phy_rxen;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:27.51-27.58" *)
  output phy_crs;
  (* hdlname = "EthernetModule_inst RxModule_inst phy_rxclk" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:35.18-35.27|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  (* unused_bits = "0" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:20.8-20.15" *)
  input clk_10K;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:14.15-14.21" *)
  input clk_in;
  (* hdlname = "EthernetModule_inst clk_10K" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:18.15-18.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:18.19-18.27" *)
  input phy_rxer;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:15.9-15.18" *)
  output phy_reset;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:27.8-27.17" *)
  output phy_txclk;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:27.19-27.26" *)
  output phy_col;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:22.14-22.21" *)
  output [3:0] phy_txd;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:23.19-23.27" *)
  output phy_txen;
  (* hdlname = "EthernetModule_inst RxModule_inst ff_clk" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:38.8-38.14|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  (* unused_bits = "0" *)
  (* unused_bits = "0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:27.38-27.49" *)
  output phy_linksts;
  (* hdlname = "EthernetModule_inst initModule_inst phy_reset" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:9.9-9.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:43.13-43.103" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:23.9-23.17" *)
  output phy_txer;
  (* unused_bits = "0" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:18.8-18.17" *)
  input phy_rxclk;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:14.8-14.13" *)
  input reset;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:15.20-15.25" *)
  output test1;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:15.27-15.32" *)
  output test2;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:15.34-15.39" *)
  output test3;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:15.41-15.46" *)
  output test4;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3516 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3515 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3514 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3513 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3512 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3511 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3510 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3509 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3508 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3507 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3506 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3505 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3504 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3503 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3502 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3501 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3500 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3499 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3498 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3497 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3496 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3495 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3494 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3493 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:15.41-15.46" *)
  wire \$auto$rs_design_edit.cc:943:execute$3526.test4 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:15.34-15.39" *)
  wire \$auto$rs_design_edit.cc:943:execute$3526.test3 ;
  (* unused_bits = "0" *)
  wire \$flatten$auto$rs_design_edit.cc:943:execute$3526.$iopadmap$clk_in ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:18.8-18.17" *)
  wire \$auto$rs_design_edit.cc:943:execute$3526.phy_rxclk ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:15.27-15.32" *)
  wire \$auto$rs_design_edit.cc:943:execute$3526.test2 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$3526.$iopadmap$phy_rxd[3] ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$3526.$iopadmap$phy_rxd[2] ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$3526.$iopadmap$phy_rxd[1] ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$3526.$iopadmap$phy_rxd[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:15.20-15.25" *)
  wire \$auto$rs_design_edit.cc:943:execute$3526.test1 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:27.38-27.49" *)
  wire \$auto$rs_design_edit.cc:943:execute$3526.phy_linksts ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:14.8-14.13" *)
  wire \$auto$rs_design_edit.cc:943:execute$3526.reset ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:23.9-23.17" *)
  wire \$auto$rs_design_edit.cc:943:execute$3526.phy_txer ;
  (* hdlname = "EthernetModule_inst RxModule_inst ff_clk" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:38.8-38.14|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7" *)
  (* unused_bits = "0" *)
  wire \$auto$rs_design_edit.cc:943:execute$3526.EthernetModule_inst.RxModule_inst.ff_clk ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:23.19-23.27" *)
  wire \$auto$rs_design_edit.cc:943:execute$3526.phy_txen ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:22.14-22.21" *)
  wire [3:0] \$auto$rs_design_edit.cc:943:execute$3526.phy_txd ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:14.15-14.21" *)
  wire \$auto$rs_design_edit.cc:943:execute$3526.clk_in ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:27.8-27.17" *)
  wire \$auto$rs_design_edit.cc:943:execute$3526.phy_txclk ;
  (* hdlname = "EthernetModule_inst initModule_inst phy_reset" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:43.13-43.103|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:9.9-9.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7" *)
  wire \$auto$rs_design_edit.cc:943:execute$3526.EthernetModule_inst.initModule_inst.phy_reset ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:20.8-20.15" *)
  wire \$auto$rs_design_edit.cc:943:execute$3526.clk_10K ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$3526.$iopadmap$reset ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:18.19-18.27" *)
  wire \$auto$rs_design_edit.cc:943:execute$3526.phy_rxer ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:27.28-27.36" *)
  wire \$auto$rs_design_edit.cc:943:execute$3526.phy_rxen ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:27.51-27.58" *)
  wire \$auto$rs_design_edit.cc:943:execute$3526.phy_crs ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$3526.$iopadmap$phy_crs ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:20.17-20.23" *)
  wire \$auto$rs_design_edit.cc:943:execute$3526.ff_clk ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:17.13-17.20" *)
  wire [3:0] \$auto$rs_design_edit.cc:943:execute$3526.phy_rxd ;
  (* hdlname = "EthernetModule_inst clk_10K" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:18.15-18.22|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7" *)
  wire \$auto$rs_design_edit.cc:943:execute$3526.EthernetModule_inst.clk_10K ;
  (* unused_bits = "0" *)
  wire \$flatten$auto$rs_design_edit.cc:943:execute$3526.$iopadmap$phy_rxer ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$3526.$iopadmap$clk_10K ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:27.19-27.26" *)
  wire \$auto$rs_design_edit.cc:943:execute$3526.phy_col ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:15.9-15.18" *)
  wire \$auto$rs_design_edit.cc:943:execute$3526.phy_reset ;
  (* hdlname = "EthernetModule_inst RxModule_inst phy_rxclk" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:35.18-35.27|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7" *)
  (* unused_bits = "0" *)
  wire \$auto$rs_design_edit.cc:943:execute$3526.EthernetModule_inst.RxModule_inst.phy_rxclk ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:20.17-20.23" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:20.17-20.23" *)
  wire ff_clk;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:17.13-17.20" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:17.13-17.20" *)
  wire [3:0] phy_rxd;
  wire \$iopadmap$reset ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:27.28-27.36" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:27.28-27.36" *)
  wire phy_rxen;
  wire \$iopadmap$clk_10K ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:27.51-27.58" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:27.51-27.58" *)
  wire phy_crs;
  (* hdlname = "EthernetModule_inst RxModule_inst phy_rxclk" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:35.18-35.27|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  (* unused_bits = "0" *)
  wire \EthernetModule_inst.RxModule_inst.phy_rxclk ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:20.8-20.15" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:20.8-20.15" *)
  wire clk_10K;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:14.15-14.21" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:14.15-14.21" *)
  wire clk_in;
  (* hdlname = "EthernetModule_inst clk_10K" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:18.15-18.22" *)
  wire \EthernetModule_inst.clk_10K ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:18.19-18.27" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:18.19-18.27" *)
  wire phy_rxer;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:15.9-15.18" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:15.9-15.18" *)
  wire phy_reset;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:27.8-27.17" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:27.8-27.17" *)
  wire phy_txclk;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:27.19-27.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:27.19-27.26" *)
  wire phy_col;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:22.14-22.21" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:22.14-22.21" *)
  wire [3:0] phy_txd;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:23.19-23.27" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:23.19-23.27" *)
  wire phy_txen;
  (* hdlname = "EthernetModule_inst RxModule_inst ff_clk" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:38.8-38.14|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  (* unused_bits = "0" *)
  wire \EthernetModule_inst.RxModule_inst.ff_clk ;
  (* unused_bits = "0" *)
  wire \$iopadmap$clk_in ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:27.38-27.49" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:27.38-27.49" *)
  wire phy_linksts;
  (* hdlname = "EthernetModule_inst initModule_inst phy_reset" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:9.9-9.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:43.13-43.103" *)
  wire \EthernetModule_inst.initModule_inst.phy_reset ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:23.9-23.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:23.9-23.17" *)
  wire phy_txer;
  wire \$iopadmap$phy_crs ;
  (* unused_bits = "0" *)
  wire \$iopadmap$phy_rxer ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:18.8-18.17" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:18.8-18.17" *)
  wire phy_rxclk;
  wire \$iopadmap$phy_rxd[0] ;
  wire \$iopadmap$phy_rxd[1] ;
  wire \$iopadmap$phy_rxd[2] ;
  wire \$iopadmap$phy_rxd[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:14.8-14.13" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:14.8-14.13" *)
  wire reset;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:15.20-15.25" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:15.20-15.25" *)
  wire test1;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:15.27-15.32" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:15.27-15.32" *)
  wire test2;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:15.34-15.39" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:15.34-15.39" *)
  wire test3;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:15.41-15.46" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:15.41-15.46" *)
  wire test4;
  wire \$auto$rs_design_edit.cc:657:execute$3493 ;
  wire \$auto$rs_design_edit.cc:657:execute$3494 ;
  wire \$auto$rs_design_edit.cc:657:execute$3495 ;
  wire \$auto$rs_design_edit.cc:657:execute$3496 ;
  wire \$auto$rs_design_edit.cc:657:execute$3497 ;
  wire \$auto$rs_design_edit.cc:657:execute$3498 ;
  wire \$auto$rs_design_edit.cc:657:execute$3499 ;
  wire \$auto$rs_design_edit.cc:657:execute$3500 ;
  wire \$auto$rs_design_edit.cc:657:execute$3501 ;
  wire \$auto$rs_design_edit.cc:657:execute$3502 ;
  wire \$auto$rs_design_edit.cc:657:execute$3503 ;
  wire \$auto$rs_design_edit.cc:657:execute$3504 ;
  wire \$auto$rs_design_edit.cc:657:execute$3505 ;
  wire \$auto$rs_design_edit.cc:657:execute$3506 ;
  wire \$auto$rs_design_edit.cc:657:execute$3507 ;
  wire \$auto$rs_design_edit.cc:657:execute$3508 ;
  wire \$auto$rs_design_edit.cc:657:execute$3509 ;
  wire \$auto$rs_design_edit.cc:657:execute$3510 ;
  wire \$auto$rs_design_edit.cc:657:execute$3511 ;
  wire \$auto$rs_design_edit.cc:657:execute$3512 ;
  wire \$auto$rs_design_edit.cc:657:execute$3513 ;
  wire \$auto$rs_design_edit.cc:657:execute$3514 ;
  wire \$auto$rs_design_edit.cc:657:execute$3515 ;
  wire \$auto$rs_design_edit.cc:657:execute$3516 ;
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:943:execute$3526.$iopadmap$test_feedback.phy_crs  (
    .I(\$flatten$auto$rs_design_edit.cc:943:execute$3526.$iopadmap$phy_crs ),
    .O(\$auto$rs_design_edit.cc:943:execute$3526.phy_crs )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:943:execute$3526.$iopadmap$test_feedback.phy_linksts  (
    .I(\$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3497 ),
    .O(\$auto$rs_design_edit.cc:943:execute$3526.phy_linksts )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:943:execute$3526.$iopadmap$test_feedback.phy_reset  (
    .I(\$auto$rs_design_edit.cc:943:execute$3526.EthernetModule_inst.initModule_inst.phy_reset ),
    .O(\$auto$rs_design_edit.cc:943:execute$3526.phy_reset )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:943:execute$3526.$iopadmap$test_feedback.phy_rxclk  (
    .EN(\$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3498 ),
    .I(\$auto$rs_design_edit.cc:943:execute$3526.phy_rxclk ),
    .O(\$auto$rs_design_edit.cc:943:execute$3526.EthernetModule_inst.RxModule_inst.phy_rxclk )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:943:execute$3526.$iopadmap$test_feedback.phy_rxd  (
    .EN(\$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3499 ),
    .I(\$auto$rs_design_edit.cc:943:execute$3526.phy_rxd [0]),
    .O(\$flatten$auto$rs_design_edit.cc:943:execute$3526.$iopadmap$phy_rxd[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:943:execute$3526.$iopadmap$test_feedback.phy_rxd_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3500 ),
    .I(\$auto$rs_design_edit.cc:943:execute$3526.phy_rxd [1]),
    .O(\$flatten$auto$rs_design_edit.cc:943:execute$3526.$iopadmap$phy_rxd[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:943:execute$3526.$iopadmap$test_feedback.phy_rxd_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3501 ),
    .I(\$auto$rs_design_edit.cc:943:execute$3526.phy_rxd [2]),
    .O(\$flatten$auto$rs_design_edit.cc:943:execute$3526.$iopadmap$phy_rxd[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:943:execute$3526.$iopadmap$test_feedback.phy_rxd_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3502 ),
    .I(\$auto$rs_design_edit.cc:943:execute$3526.phy_rxd [3]),
    .O(\$flatten$auto$rs_design_edit.cc:943:execute$3526.$iopadmap$phy_rxd[3] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:943:execute$3526.$iopadmap$test_feedback.phy_rxen  (
    .I(\$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3503 ),
    .O(\$auto$rs_design_edit.cc:943:execute$3526.phy_rxen )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:943:execute$3526.$iopadmap$test_feedback.phy_rxer  (
    .EN(\$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3504 ),
    .I(\$auto$rs_design_edit.cc:943:execute$3526.phy_rxer ),
    .O(\$flatten$auto$rs_design_edit.cc:943:execute$3526.$iopadmap$phy_rxer )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:943:execute$3526.$iopadmap$test_feedback.phy_txclk  (
    .I(\$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3505 ),
    .O(\$auto$rs_design_edit.cc:943:execute$3526.phy_txclk )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:943:execute$3526.$iopadmap$test_feedback.phy_txd  (
    .I(\$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3506 ),
    .O(\$auto$rs_design_edit.cc:943:execute$3526.phy_txd [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:943:execute$3526.$iopadmap$test_feedback.phy_txd_1  (
    .I(\$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3507 ),
    .O(\$auto$rs_design_edit.cc:943:execute$3526.phy_txd [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:943:execute$3526.$iopadmap$test_feedback.phy_txd_2  (
    .I(\$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3508 ),
    .O(\$auto$rs_design_edit.cc:943:execute$3526.phy_txd [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:943:execute$3526.$iopadmap$test_feedback.phy_txd_3  (
    .I(\$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3509 ),
    .O(\$auto$rs_design_edit.cc:943:execute$3526.phy_txd [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:943:execute$3526.$iopadmap$test_feedback.phy_txen  (
    .I(\$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3510 ),
    .O(\$auto$rs_design_edit.cc:943:execute$3526.phy_txen )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:943:execute$3526.$iopadmap$test_feedback.phy_txer  (
    .I(\$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3511 ),
    .O(\$auto$rs_design_edit.cc:943:execute$3526.phy_txer )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:943:execute$3526.$iopadmap$test_feedback.reset  (
    .EN(\$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3512 ),
    .I(\$auto$rs_design_edit.cc:943:execute$3526.reset ),
    .O(\$flatten$auto$rs_design_edit.cc:943:execute$3526.$iopadmap$reset )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:943:execute$3526.$iopadmap$test_feedback.test1  (
    .I(\$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3513 ),
    .O(\$auto$rs_design_edit.cc:943:execute$3526.test1 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:943:execute$3526.$iopadmap$test_feedback.test2  (
    .I(\$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3514 ),
    .O(\$auto$rs_design_edit.cc:943:execute$3526.test2 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:943:execute$3526.$iopadmap$test_feedback.test3  (
    .I(\$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3515 ),
    .O(\$auto$rs_design_edit.cc:943:execute$3526.test3 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:943:execute$3526.$iopadmap$test_feedback.test4  (
    .I(\$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3516 ),
    .O(\$auto$rs_design_edit.cc:943:execute$3526.test4 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$clkbufmap.cc:265:execute$3448  (
    .I(\$flatten$auto$rs_design_edit.cc:943:execute$3526.$iopadmap$clk_10K ),
    .O(\$auto$rs_design_edit.cc:943:execute$3526.EthernetModule_inst.clk_10K )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:943:execute$3526.$iopadmap$test_feedback.clk_10K  (
    .EN(\$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3493 ),
    .I(\$auto$rs_design_edit.cc:943:execute$3526.clk_10K ),
    .O(\$flatten$auto$rs_design_edit.cc:943:execute$3526.$iopadmap$clk_10K )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:943:execute$3526.$iopadmap$test_feedback.clk_in  (
    .EN(\$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3494 ),
    .I(\$auto$rs_design_edit.cc:943:execute$3526.clk_in ),
    .O(\$flatten$auto$rs_design_edit.cc:943:execute$3526.$iopadmap$clk_in )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:943:execute$3526.$iopadmap$test_feedback.ff_clk  (
    .EN(\$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3495 ),
    .I(\$auto$rs_design_edit.cc:943:execute$3526.ff_clk ),
    .O(\$auto$rs_design_edit.cc:943:execute$3526.EthernetModule_inst.RxModule_inst.ff_clk )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:943:execute$3526.$iopadmap$test_feedback.phy_col  (
    .I(\$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3496 ),
    .O(\$auto$rs_design_edit.cc:943:execute$3526.phy_col )
  );
  fabric_test_feedback \$auto$rs_design_edit.cc:941:execute$3525  (
    .\$auto$rs_design_edit.cc:657:execute$3516 (\$auto$rs_design_edit.cc:657:execute$3516 ),
    .\$auto$rs_design_edit.cc:657:execute$3515 (\$auto$rs_design_edit.cc:657:execute$3515 ),
    .\$auto$rs_design_edit.cc:657:execute$3514 (\$auto$rs_design_edit.cc:657:execute$3514 ),
    .\$auto$rs_design_edit.cc:657:execute$3513 (\$auto$rs_design_edit.cc:657:execute$3513 ),
    .\$auto$rs_design_edit.cc:657:execute$3512 (\$auto$rs_design_edit.cc:657:execute$3512 ),
    .\$auto$rs_design_edit.cc:657:execute$3511 (\$auto$rs_design_edit.cc:657:execute$3511 ),
    .\$auto$rs_design_edit.cc:657:execute$3510 (\$auto$rs_design_edit.cc:657:execute$3510 ),
    .\$auto$rs_design_edit.cc:657:execute$3509 (\$auto$rs_design_edit.cc:657:execute$3509 ),
    .\$auto$rs_design_edit.cc:657:execute$3508 (\$auto$rs_design_edit.cc:657:execute$3508 ),
    .\$auto$rs_design_edit.cc:657:execute$3507 (\$auto$rs_design_edit.cc:657:execute$3507 ),
    .\$auto$rs_design_edit.cc:657:execute$3506 (\$auto$rs_design_edit.cc:657:execute$3506 ),
    .\$auto$rs_design_edit.cc:657:execute$3505 (\$auto$rs_design_edit.cc:657:execute$3505 ),
    .\$auto$rs_design_edit.cc:657:execute$3504 (\$auto$rs_design_edit.cc:657:execute$3504 ),
    .\$auto$rs_design_edit.cc:657:execute$3503 (\$auto$rs_design_edit.cc:657:execute$3503 ),
    .\$auto$rs_design_edit.cc:657:execute$3502 (\$auto$rs_design_edit.cc:657:execute$3502 ),
    .\$auto$rs_design_edit.cc:657:execute$3501 (\$auto$rs_design_edit.cc:657:execute$3501 ),
    .\$auto$rs_design_edit.cc:657:execute$3500 (\$auto$rs_design_edit.cc:657:execute$3500 ),
    .\$auto$rs_design_edit.cc:657:execute$3499 (\$auto$rs_design_edit.cc:657:execute$3499 ),
    .\$auto$rs_design_edit.cc:657:execute$3498 (\$auto$rs_design_edit.cc:657:execute$3498 ),
    .\$auto$rs_design_edit.cc:657:execute$3497 (\$auto$rs_design_edit.cc:657:execute$3497 ),
    .\$auto$rs_design_edit.cc:657:execute$3496 (\$auto$rs_design_edit.cc:657:execute$3496 ),
    .\$auto$rs_design_edit.cc:657:execute$3495 (\$auto$rs_design_edit.cc:657:execute$3495 ),
    .\$auto$rs_design_edit.cc:657:execute$3494 (\$auto$rs_design_edit.cc:657:execute$3494 ),
    .\$auto$rs_design_edit.cc:657:execute$3493 (\$auto$rs_design_edit.cc:657:execute$3493 ),
    .\$iopadmap$phy_rxd[3] (\$iopadmap$phy_rxd[3] ),
    .\$iopadmap$phy_rxd[2] (\$iopadmap$phy_rxd[2] ),
    .\$iopadmap$phy_rxd[1] (\$iopadmap$phy_rxd[1] ),
    .\$iopadmap$phy_rxd[0] (\$iopadmap$phy_rxd[0] ),
    .\$iopadmap$clk_in (\$iopadmap$clk_in ),
    .\$iopadmap$phy_crs (\$iopadmap$phy_crs ),
    .\$iopadmap$phy_rxer (\$iopadmap$phy_rxer ),
    .\$iopadmap$reset (\$iopadmap$reset ),
    .\EthernetModule_inst.RxModule_inst.ff_clk (\EthernetModule_inst.RxModule_inst.ff_clk ),
    .\EthernetModule_inst.RxModule_inst.phy_rxclk (\EthernetModule_inst.RxModule_inst.phy_rxclk ),
    .\EthernetModule_inst.clk_10K (\EthernetModule_inst.clk_10K ),
    .\EthernetModule_inst.initModule_inst.phy_reset (\EthernetModule_inst.initModule_inst.phy_reset )
  );
  assign \$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3516  = \$auto$rs_design_edit.cc:657:execute$3516 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3515  = \$auto$rs_design_edit.cc:657:execute$3515 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3514  = \$auto$rs_design_edit.cc:657:execute$3514 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3513  = \$auto$rs_design_edit.cc:657:execute$3513 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3512  = \$auto$rs_design_edit.cc:657:execute$3512 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3511  = \$auto$rs_design_edit.cc:657:execute$3511 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3510  = \$auto$rs_design_edit.cc:657:execute$3510 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3509  = \$auto$rs_design_edit.cc:657:execute$3509 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3508  = \$auto$rs_design_edit.cc:657:execute$3508 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3507  = \$auto$rs_design_edit.cc:657:execute$3507 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3506  = \$auto$rs_design_edit.cc:657:execute$3506 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3505  = \$auto$rs_design_edit.cc:657:execute$3505 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3504  = \$auto$rs_design_edit.cc:657:execute$3504 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3503  = \$auto$rs_design_edit.cc:657:execute$3503 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3502  = \$auto$rs_design_edit.cc:657:execute$3502 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3501  = \$auto$rs_design_edit.cc:657:execute$3501 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3500  = \$auto$rs_design_edit.cc:657:execute$3500 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3499  = \$auto$rs_design_edit.cc:657:execute$3499 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3498  = \$auto$rs_design_edit.cc:657:execute$3498 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3497  = \$auto$rs_design_edit.cc:657:execute$3497 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3496  = \$auto$rs_design_edit.cc:657:execute$3496 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3495  = \$auto$rs_design_edit.cc:657:execute$3495 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3494  = \$auto$rs_design_edit.cc:657:execute$3494 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$3526.$auto$rs_design_edit.cc:657:execute$3493  = \$auto$rs_design_edit.cc:657:execute$3493 ;
  assign \$iopadmap$phy_rxd[3]  = \$flatten$auto$rs_design_edit.cc:943:execute$3526.$iopadmap$phy_rxd[3] ;
  assign \$iopadmap$phy_rxd[2]  = \$flatten$auto$rs_design_edit.cc:943:execute$3526.$iopadmap$phy_rxd[2] ;
  assign \$iopadmap$phy_rxd[1]  = \$flatten$auto$rs_design_edit.cc:943:execute$3526.$iopadmap$phy_rxd[1] ;
  assign \$iopadmap$phy_rxd[0]  = \$flatten$auto$rs_design_edit.cc:943:execute$3526.$iopadmap$phy_rxd[0] ;
  assign \$iopadmap$clk_in  = \$flatten$auto$rs_design_edit.cc:943:execute$3526.$iopadmap$clk_in ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$3526.$iopadmap$phy_crs  = \$iopadmap$phy_crs ;
  assign \$iopadmap$phy_rxer  = \$flatten$auto$rs_design_edit.cc:943:execute$3526.$iopadmap$phy_rxer ;
  assign \$iopadmap$reset  = \$flatten$auto$rs_design_edit.cc:943:execute$3526.$iopadmap$reset ;
  assign \EthernetModule_inst.RxModule_inst.ff_clk  = \$auto$rs_design_edit.cc:943:execute$3526.EthernetModule_inst.RxModule_inst.ff_clk ;
  assign \EthernetModule_inst.RxModule_inst.phy_rxclk  = \$auto$rs_design_edit.cc:943:execute$3526.EthernetModule_inst.RxModule_inst.phy_rxclk ;
  assign \EthernetModule_inst.clk_10K  = \$auto$rs_design_edit.cc:943:execute$3526.EthernetModule_inst.clk_10K ;
  assign \$auto$rs_design_edit.cc:943:execute$3526.EthernetModule_inst.initModule_inst.phy_reset  = \EthernetModule_inst.initModule_inst.phy_reset ;
  assign \$auto$rs_design_edit.cc:943:execute$3526.clk_10K  = clk_10K;
  assign \$auto$rs_design_edit.cc:943:execute$3526.clk_in  = clk_in;
  assign \$auto$rs_design_edit.cc:943:execute$3526.ff_clk  = ff_clk;
  assign phy_col = \$auto$rs_design_edit.cc:943:execute$3526.phy_col ;
  assign phy_crs = \$auto$rs_design_edit.cc:943:execute$3526.phy_crs ;
  assign phy_linksts = \$auto$rs_design_edit.cc:943:execute$3526.phy_linksts ;
  assign phy_reset = \$auto$rs_design_edit.cc:943:execute$3526.phy_reset ;
  assign \$auto$rs_design_edit.cc:943:execute$3526.phy_rxclk  = phy_rxclk;
  assign \$auto$rs_design_edit.cc:943:execute$3526.phy_rxd  = phy_rxd;
  assign phy_rxen = \$auto$rs_design_edit.cc:943:execute$3526.phy_rxen ;
  assign \$auto$rs_design_edit.cc:943:execute$3526.phy_rxer  = phy_rxer;
  assign phy_txclk = \$auto$rs_design_edit.cc:943:execute$3526.phy_txclk ;
  assign phy_txd = \$auto$rs_design_edit.cc:943:execute$3526.phy_txd ;
  assign phy_txen = \$auto$rs_design_edit.cc:943:execute$3526.phy_txen ;
  assign phy_txer = \$auto$rs_design_edit.cc:943:execute$3526.phy_txer ;
  assign \$auto$rs_design_edit.cc:943:execute$3526.reset  = reset;
  assign test1 = \$auto$rs_design_edit.cc:943:execute$3526.test1 ;
  assign test2 = \$auto$rs_design_edit.cc:943:execute$3526.test2 ;
  assign test3 = \$auto$rs_design_edit.cc:943:execute$3526.test3 ;
  assign test4 = \$auto$rs_design_edit.cc:943:execute$3526.test4 ;
endmodule
