{
  "module_name": "gt200.c",
  "hash_id": "ced98aa49fe51b7674b5917769c4f4eab32a9c22bda931581050b6ba2d0994a5",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/nouveau/nvkm/engine/disp/gt200.c",
  "human_readable_source": " \n#include \"priv.h\"\n#include \"chan.h\"\n#include \"head.h\"\n#include \"ior.h\"\n\n#include <nvif/class.h>\n\nstatic const struct nvkm_disp_mthd_list\ngt200_disp_ovly_mthd_base = {\n\t.mthd = 0x0000,\n\t.addr = 0x000000,\n\t.data = {\n\t\t{ 0x0080, 0x000000 },\n\t\t{ 0x0084, 0x6109a0 },\n\t\t{ 0x0088, 0x6109c0 },\n\t\t{ 0x008c, 0x6109c8 },\n\t\t{ 0x0090, 0x6109b4 },\n\t\t{ 0x0094, 0x610970 },\n\t\t{ 0x00a0, 0x610998 },\n\t\t{ 0x00a4, 0x610964 },\n\t\t{ 0x00b0, 0x610c98 },\n\t\t{ 0x00b4, 0x610ca4 },\n\t\t{ 0x00b8, 0x610cac },\n\t\t{ 0x00c0, 0x610958 },\n\t\t{ 0x00e0, 0x6109a8 },\n\t\t{ 0x00e4, 0x6109d0 },\n\t\t{ 0x00e8, 0x6109d8 },\n\t\t{ 0x0100, 0x61094c },\n\t\t{ 0x0104, 0x610984 },\n\t\t{ 0x0108, 0x61098c },\n\t\t{ 0x0800, 0x6109f8 },\n\t\t{ 0x0808, 0x610a08 },\n\t\t{ 0x080c, 0x610a10 },\n\t\t{ 0x0810, 0x610a00 },\n\t\t{}\n\t}\n};\n\nstatic const struct nvkm_disp_chan_mthd\ngt200_disp_ovly_mthd = {\n\t.name = \"Overlay\",\n\t.addr = 0x000540,\n\t.prev = 0x000004,\n\t.data = {\n\t\t{ \"Global\", 1, &gt200_disp_ovly_mthd_base },\n\t\t{}\n\t}\n};\n\nconst struct nvkm_disp_chan_user\ngt200_disp_ovly = {\n\t.func = &nv50_disp_dmac_func,\n\t.ctrl = 3,\n\t.user = 3,\n\t.mthd = &gt200_disp_ovly_mthd,\n};\n\nstatic const struct nvkm_disp_func\ngt200_disp = {\n\t.oneinit = nv50_disp_oneinit,\n\t.init = nv50_disp_init,\n\t.fini = nv50_disp_fini,\n\t.intr = nv50_disp_intr,\n\t.super = nv50_disp_super,\n\t.uevent = &nv50_disp_chan_uevent,\n\t.head = { .cnt = nv50_head_cnt, .new = nv50_head_new },\n\t.dac = { .cnt = nv50_dac_cnt, .new = nv50_dac_new },\n\t.sor = { .cnt = nv50_sor_cnt, .new = g84_sor_new },\n\t.pior = { .cnt = nv50_pior_cnt, .new = nv50_pior_new },\n\t.root = { 0,0,GT200_DISP },\n\t.user = {\n\t\t{{0,0,  G82_DISP_CURSOR             }, nvkm_disp_chan_new, & nv50_disp_curs },\n\t\t{{0,0,  G82_DISP_OVERLAY            }, nvkm_disp_chan_new, & nv50_disp_oimm },\n\t\t{{0,0,GT200_DISP_BASE_CHANNEL_DMA   }, nvkm_disp_chan_new, &  g84_disp_base },\n\t\t{{0,0,GT200_DISP_CORE_CHANNEL_DMA   }, nvkm_disp_core_new, &  g84_disp_core },\n\t\t{{0,0,GT200_DISP_OVERLAY_CHANNEL_DMA}, nvkm_disp_chan_new, &gt200_disp_ovly },\n\t\t{}\n\t},\n};\n\nint\ngt200_disp_new(struct nvkm_device *device, enum nvkm_subdev_type type, int inst,\n\t       struct nvkm_disp **pdisp)\n{\n\treturn nvkm_disp_new_(&gt200_disp, device, type, inst, pdisp);\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}