{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694172401827 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694172401831 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 08 19:26:41 2023 " "Processing started: Fri Sep 08 19:26:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694172401831 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172401831 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ad7606 -c ad7606 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ad7606 -c ad7606" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172401831 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1694172402091 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694172402091 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ack ACK iic_ctrl.v(37) " "Verilog HDL Declaration information at iic_ctrl.v(37): object \"ack\" differs only in case from object \"ACK\" in the same scope" {  } { { "../rtl/eeprom/iic_ctrl.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/eeprom/iic_ctrl.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1694172408517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/12_ad7606+eeprom/rtl/eeprom/iic_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/12_ad7606+eeprom/rtl/eeprom/iic_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 iic_ctrl " "Found entity 1: iic_ctrl" {  } { { "../rtl/eeprom/iic_ctrl.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/eeprom/iic_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172408518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172408518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/12_ad7606+eeprom/rtl/eeprom/iic_bit_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/12_ad7606+eeprom/rtl/eeprom/iic_bit_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 iic_bit_shift " "Found entity 1: iic_bit_shift" {  } { { "../rtl/eeprom/iic_bit_shift.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/eeprom/iic_bit_shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172408520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172408520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/12_ad7606+eeprom/rtl/eeprom/cail_param_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/12_ad7606+eeprom/rtl/eeprom/cail_param_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 eeprom_ctrl " "Found entity 1: eeprom_ctrl" {  } { { "../rtl/eeprom/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/eeprom/cail_param_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172408521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172408521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/12_ad7606+eeprom/rtl/adc/ad_control_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/12_ad7606+eeprom/rtl/adc/ad_control_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_control_top " "Found entity 1: ad_control_top" {  } { { "../rtl/adc/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/adc/ad_control_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172408523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172408523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/12_ad7606+eeprom/rtl/adc/ad_cail.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/12_ad7606+eeprom/rtl/adc/ad_cail.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_cail " "Found entity 1: data_cail" {  } { { "../rtl/adc/ad_cail.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/adc/ad_cail.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172408524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172408524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/12_ad7606+eeprom/rtl/adc/ad7606.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/12_ad7606+eeprom/rtl/adc/ad7606.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad7606 " "Found entity 1: ad7606" {  } { { "../rtl/adc/ad7606.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/adc/ad7606.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172408526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172408526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ad_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/ad_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_fifo " "Found entity 1: ad_fifo" {  } { { "ip/ad_fifo.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/ad_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172408527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172408527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/short_to_float.v 10 10 " "Found 10 design units, including 10 entities, in source file ip/short_to_float.v" { { "Info" "ISGN_ENTITY_NAME" "1 short_to_float_altbarrel_shift_uvf " "Found entity 1: short_to_float_altbarrel_shift_uvf" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/short_to_float.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172408558 ""} { "Info" "ISGN_ENTITY_NAME" "2 short_to_float_altpriority_encoder_3v7 " "Found entity 2: short_to_float_altpriority_encoder_3v7" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/short_to_float.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172408558 ""} { "Info" "ISGN_ENTITY_NAME" "3 short_to_float_altpriority_encoder_3e8 " "Found entity 3: short_to_float_altpriority_encoder_3e8" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/short_to_float.v" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172408558 ""} { "Info" "ISGN_ENTITY_NAME" "4 short_to_float_altpriority_encoder_6v7 " "Found entity 4: short_to_float_altpriority_encoder_6v7" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/short_to_float.v" 190 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172408558 ""} { "Info" "ISGN_ENTITY_NAME" "5 short_to_float_altpriority_encoder_6e8 " "Found entity 5: short_to_float_altpriority_encoder_6e8" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/short_to_float.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172408558 ""} { "Info" "ISGN_ENTITY_NAME" "6 short_to_float_altpriority_encoder_bv7 " "Found entity 6: short_to_float_altpriority_encoder_bv7" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/short_to_float.v" 255 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172408558 ""} { "Info" "ISGN_ENTITY_NAME" "7 short_to_float_altpriority_encoder_be8 " "Found entity 7: short_to_float_altpriority_encoder_be8" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/short_to_float.v" 287 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172408558 ""} { "Info" "ISGN_ENTITY_NAME" "8 short_to_float_altpriority_encoder_rb6 " "Found entity 8: short_to_float_altpriority_encoder_rb6" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/short_to_float.v" 320 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172408558 ""} { "Info" "ISGN_ENTITY_NAME" "9 short_to_float_altfp_convert_p1n " "Found entity 9: short_to_float_altfp_convert_p1n" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/short_to_float.v" 348 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172408558 ""} { "Info" "ISGN_ENTITY_NAME" "10 short_to_float " "Found entity 10: short_to_float" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/short_to_float.v" 617 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172408558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172408558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/mult.v 2 2 " "Found 2 design units, including 2 entities, in source file ip/mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_altfp_mult_trn " "Found entity 1: mult_altfp_mult_trn" {  } { { "ip/mult.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/mult.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172408587 ""} { "Info" "ISGN_ENTITY_NAME" "2 mult " "Found entity 2: mult" {  } { { "ip/mult.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/mult.v" 510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172408587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172408587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/data_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/data_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_fifo " "Found entity 1: data_fifo" {  } { { "ip/data_fifo.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/data_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172408589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172408589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/float_sub.v 22 22 " "Found 22 design units, including 22 entities, in source file ip/float_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 float_sub_altbarrel_shift_35e " "Found entity 1: float_sub_altbarrel_shift_35e" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172408624 ""} { "Info" "ISGN_ENTITY_NAME" "2 float_sub_altbarrel_shift_olb " "Found entity 2: float_sub_altbarrel_shift_olb" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172408624 ""} { "Info" "ISGN_ENTITY_NAME" "3 float_sub_altpriority_encoder_3e8 " "Found entity 3: float_sub_altpriority_encoder_3e8" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172408624 ""} { "Info" "ISGN_ENTITY_NAME" "4 float_sub_altpriority_encoder_6e8 " "Found entity 4: float_sub_altpriority_encoder_6e8" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172408624 ""} { "Info" "ISGN_ENTITY_NAME" "5 float_sub_altpriority_encoder_be8 " "Found entity 5: float_sub_altpriority_encoder_be8" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172408624 ""} { "Info" "ISGN_ENTITY_NAME" "6 float_sub_altpriority_encoder_3v7 " "Found entity 6: float_sub_altpriority_encoder_3v7" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172408624 ""} { "Info" "ISGN_ENTITY_NAME" "7 float_sub_altpriority_encoder_6v7 " "Found entity 7: float_sub_altpriority_encoder_6v7" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172408624 ""} { "Info" "ISGN_ENTITY_NAME" "8 float_sub_altpriority_encoder_bv7 " "Found entity 8: float_sub_altpriority_encoder_bv7" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 306 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172408624 ""} { "Info" "ISGN_ENTITY_NAME" "9 float_sub_altpriority_encoder_r08 " "Found entity 9: float_sub_altpriority_encoder_r08" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 334 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172408624 ""} { "Info" "ISGN_ENTITY_NAME" "10 float_sub_altpriority_encoder_rf8 " "Found entity 10: float_sub_altpriority_encoder_rf8" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172408624 ""} { "Info" "ISGN_ENTITY_NAME" "11 float_sub_altpriority_encoder_qb6 " "Found entity 11: float_sub_altpriority_encoder_qb6" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 399 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172408624 ""} { "Info" "ISGN_ENTITY_NAME" "12 float_sub_altpriority_encoder_nh8 " "Found entity 12: float_sub_altpriority_encoder_nh8" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 447 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172408624 ""} { "Info" "ISGN_ENTITY_NAME" "13 float_sub_altpriority_encoder_qh8 " "Found entity 13: float_sub_altpriority_encoder_qh8" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 466 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172408624 ""} { "Info" "ISGN_ENTITY_NAME" "14 float_sub_altpriority_encoder_vh8 " "Found entity 14: float_sub_altpriority_encoder_vh8" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172408624 ""} { "Info" "ISGN_ENTITY_NAME" "15 float_sub_altpriority_encoder_fj8 " "Found entity 15: float_sub_altpriority_encoder_fj8" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 532 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172408624 ""} { "Info" "ISGN_ENTITY_NAME" "16 float_sub_altpriority_encoder_n28 " "Found entity 16: float_sub_altpriority_encoder_n28" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172408624 ""} { "Info" "ISGN_ENTITY_NAME" "17 float_sub_altpriority_encoder_q28 " "Found entity 17: float_sub_altpriority_encoder_q28" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 597 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172408624 ""} { "Info" "ISGN_ENTITY_NAME" "18 float_sub_altpriority_encoder_v28 " "Found entity 18: float_sub_altpriority_encoder_v28" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 625 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172408624 ""} { "Info" "ISGN_ENTITY_NAME" "19 float_sub_altpriority_encoder_f48 " "Found entity 19: float_sub_altpriority_encoder_f48" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 653 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172408624 ""} { "Info" "ISGN_ENTITY_NAME" "20 float_sub_altpriority_encoder_e48 " "Found entity 20: float_sub_altpriority_encoder_e48" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 681 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172408624 ""} { "Info" "ISGN_ENTITY_NAME" "21 float_sub_altfp_add_sub_66j " "Found entity 21: float_sub_altfp_add_sub_66j" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 709 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172408624 ""} { "Info" "ISGN_ENTITY_NAME" "22 float_sub " "Found entity 22: float_sub" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 2622 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172408624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172408624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cail_param.v 1 1 " "Found 1 design units, including 1 entities, in source file cail_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 cail_param " "Found entity 1: cail_param" {  } { { "cail_param.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/cail_param.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172408626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172408626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/12_ad7606+eeprom/rtl/analyzer.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/12_ad7606+eeprom/rtl/analyzer.v" { { "Info" "ISGN_ENTITY_NAME" "1 analyzer " "Found entity 1: analyzer" {  } { { "../rtl/analyzer.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/analyzer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172408628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172408628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/12_ad7606+eeprom/testbench/analyzer_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/12_ad7606+eeprom/testbench/analyzer_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 analyzer_tb " "Found entity 1: analyzer_tb" {  } { { "../testbench/analyzer_tb.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/testbench/analyzer_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172408630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172408630 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ad_os ad_control_top.v(43) " "Verilog HDL Implicit Net warning at ad_control_top.v(43): created implicit net for \"ad_os\"" {  } { { "../rtl/adc/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/adc/ad_control_top.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172408630 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ad_rst_o analyzer.v(275) " "Verilog HDL Implicit Net warning at analyzer.v(275): created implicit net for \"ad_rst_o\"" {  } { { "../rtl/analyzer.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/analyzer.v" 275 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172408630 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ee_update_req analyzer.v(293) " "Verilog HDL Implicit Net warning at analyzer.v(293): created implicit net for \"ee_update_req\"" {  } { { "../rtl/analyzer.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/analyzer.v" 293 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172408630 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "analyzer " "Elaborating entity \"analyzer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1694172408725 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "wr_num analyzer.v(66) " "Verilog HDL warning at analyzer.v(66): object wr_num used but never assigned" {  } { { "../rtl/analyzer.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/analyzer.v" 66 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1694172408726 "|analyzer"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rd_num analyzer.v(67) " "Verilog HDL warning at analyzer.v(67): object rd_num used but never assigned" {  } { { "../rtl/analyzer.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/analyzer.v" 67 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1694172408726 "|analyzer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_ch analyzer.v(160) " "Verilog HDL or VHDL warning at analyzer.v(160): object \"test_ch\" assigned a value but never read" {  } { { "../rtl/analyzer.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/analyzer.v" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1694172408726 "|analyzer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i analyzer.v(161) " "Verilog HDL or VHDL warning at analyzer.v(161): object \"i\" assigned a value but never read" {  } { { "../rtl/analyzer.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/analyzer.v" 161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1694172408727 "|analyzer"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "analyzer.v(112) " "Verilog HDL Case Statement information at analyzer.v(112): all case item expressions in this case statement are onehot" {  } { { "../rtl/analyzer.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/analyzer.v" 112 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1694172408727 "|analyzer"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_req analyzer.v(104) " "Verilog HDL Always Construct warning at analyzer.v(104): inferring latch(es) for variable \"wr_req\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/analyzer.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/analyzer.v" 104 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1694172408728 "|analyzer"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_req analyzer.v(104) " "Verilog HDL Always Construct warning at analyzer.v(104): inferring latch(es) for variable \"rd_req\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/analyzer.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/analyzer.v" 104 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1694172408728 "|analyzer"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "up_ee_req analyzer.v(104) " "Verilog HDL Always Construct warning at analyzer.v(104): inferring latch(es) for variable \"up_ee_req\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/analyzer.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/analyzer.v" 104 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1694172408728 "|analyzer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wr_num 0 analyzer.v(66) " "Net \"wr_num\" at analyzer.v(66) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/analyzer.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/analyzer.v" 66 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1694172408732 "|analyzer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rd_num 0 analyzer.v(67) " "Net \"rd_num\" at analyzer.v(67) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/analyzer.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/analyzer.v" 67 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1694172408732 "|analyzer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ad_reset_o analyzer.v(12) " "Output port \"ad_reset_o\" at analyzer.v(12) has no driver" {  } { { "../rtl/analyzer.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/analyzer.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1694172408732 "|analyzer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "up_ee_req analyzer.v(104) " "Inferred latch for \"up_ee_req\" at analyzer.v(104)" {  } { { "../rtl/analyzer.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/analyzer.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172408734 "|analyzer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_req analyzer.v(104) " "Inferred latch for \"rd_req\" at analyzer.v(104)" {  } { { "../rtl/analyzer.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/analyzer.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172408735 "|analyzer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_req analyzer.v(104) " "Inferred latch for \"wr_req\" at analyzer.v(104)" {  } { { "../rtl/analyzer.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/analyzer.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172408735 "|analyzer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_control_top ad_control_top:ad_control_top " "Elaborating entity \"ad_control_top\" for hierarchy \"ad_control_top:ad_control_top\"" {  } { { "../rtl/analyzer.v" "ad_control_top" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/analyzer.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172408748 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ad_os ad_control_top.v(43) " "Verilog HDL or VHDL warning at ad_control_top.v(43): object \"ad_os\" assigned a value but never read" {  } { { "../rtl/adc/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/adc/ad_control_top.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1694172408748 "|analyzer|ad_control_top:ad_control_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 ad_control_top.v(43) " "Verilog HDL assignment warning at ad_control_top.v(43): truncated value with size 3 to match size of target (1)" {  } { { "../rtl/adc/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/adc/ad_control_top.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694172408748 "|analyzer|ad_control_top:ad_control_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ad_os_o ad_control_top.v(15) " "Output port \"ad_os_o\" at ad_control_top.v(15) has no driver" {  } { { "../rtl/adc/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/adc/ad_control_top.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1694172408749 "|analyzer|ad_control_top:ad_control_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad7606 ad_control_top:ad_control_top\|ad7606:ad7606 " "Elaborating entity \"ad7606\" for hierarchy \"ad_control_top:ad_control_top\|ad7606:ad7606\"" {  } { { "../rtl/adc/ad_control_top.v" "ad7606" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/adc/ad_control_top.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172408749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_fifo ad_control_top:ad_control_top\|ad7606:ad7606\|ad_fifo:ad_fifo " "Elaborating entity \"ad_fifo\" for hierarchy \"ad_control_top:ad_control_top\|ad7606:ad7606\|ad_fifo:ad_fifo\"" {  } { { "../rtl/adc/ad7606.v" "ad_fifo" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/adc/ad7606.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172408756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo ad_control_top:ad_control_top\|ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"ad_control_top:ad_control_top\|ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\"" {  } { { "ip/ad_fifo.v" "dcfifo_component" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/ad_fifo.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172408989 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ad_control_top:ad_control_top\|ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"ad_control_top:ad_control_top\|ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\"" {  } { { "ip/ad_fifo.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/ad_fifo.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172408990 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ad_control_top:ad_control_top\|ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"ad_control_top:ad_control_top\|ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172408990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172408990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172408990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172408990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172408990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172408990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172408990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172408990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172408990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172408990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172408990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172408990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172408990 ""}  } { { "ip/ad_fifo.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/ad_fifo.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1694172408990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_scj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_scj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_scj1 " "Found entity 1: dcfifo_scj1" {  } { { "db/dcfifo_scj1.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/dcfifo_scj1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172409030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172409030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_scj1 ad_control_top:ad_control_top\|ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_scj1:auto_generated " "Elaborating entity \"dcfifo_scj1\" for hierarchy \"ad_control_top:ad_control_top\|ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_scj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172409030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_rgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_rgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_rgb " "Found entity 1: a_gray2bin_rgb" {  } { { "db/a_gray2bin_rgb.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/a_gray2bin_rgb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172409039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172409039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_rgb ad_control_top:ad_control_top\|ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_scj1:auto_generated\|a_gray2bin_rgb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_rgb\" for hierarchy \"ad_control_top:ad_control_top\|ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_scj1:auto_generated\|a_gray2bin_rgb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_scj1.tdf" "rdptr_g_gray2bin" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/dcfifo_scj1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172409040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_q57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_q57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_q57 " "Found entity 1: a_graycounter_q57" {  } { { "db/a_graycounter_q57.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/a_graycounter_q57.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172409076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172409076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_q57 ad_control_top:ad_control_top\|ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_scj1:auto_generated\|a_graycounter_q57:rdptr_g1p " "Elaborating entity \"a_graycounter_q57\" for hierarchy \"ad_control_top:ad_control_top\|ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_scj1:auto_generated\|a_graycounter_q57:rdptr_g1p\"" {  } { { "db/dcfifo_scj1.tdf" "rdptr_g1p" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/dcfifo_scj1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172409077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_mjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_mjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_mjc " "Found entity 1: a_graycounter_mjc" {  } { { "db/a_graycounter_mjc.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/a_graycounter_mjc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172409113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172409113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_mjc ad_control_top:ad_control_top\|ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_scj1:auto_generated\|a_graycounter_mjc:wrptr_g1p " "Elaborating entity \"a_graycounter_mjc\" for hierarchy \"ad_control_top:ad_control_top\|ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_scj1:auto_generated\|a_graycounter_mjc:wrptr_g1p\"" {  } { { "db/dcfifo_scj1.tdf" "wrptr_g1p" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/dcfifo_scj1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172409113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7o41 " "Found entity 1: altsyncram_7o41" {  } { { "db/altsyncram_7o41.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/altsyncram_7o41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172409152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172409152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7o41 ad_control_top:ad_control_top\|ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_scj1:auto_generated\|altsyncram_7o41:fifo_ram " "Elaborating entity \"altsyncram_7o41\" for hierarchy \"ad_control_top:ad_control_top\|ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_scj1:auto_generated\|altsyncram_7o41:fifo_ram\"" {  } { { "db/dcfifo_scj1.tdf" "fifo_ram" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/dcfifo_scj1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172409153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_dd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_dd9 " "Found entity 1: dffpipe_dd9" {  } { { "db/dffpipe_dd9.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/dffpipe_dd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172409162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172409162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_dd9 ad_control_top:ad_control_top\|ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_scj1:auto_generated\|dffpipe_dd9:rs_brp " "Elaborating entity \"dffpipe_dd9\" for hierarchy \"ad_control_top:ad_control_top\|ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_scj1:auto_generated\|dffpipe_dd9:rs_brp\"" {  } { { "db/dcfifo_scj1.tdf" "rs_brp" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/dcfifo_scj1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172409163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_tnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_tnl " "Found entity 1: alt_synch_pipe_tnl" {  } { { "db/alt_synch_pipe_tnl.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/alt_synch_pipe_tnl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172409172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172409172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_tnl ad_control_top:ad_control_top\|ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_scj1:auto_generated\|alt_synch_pipe_tnl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_tnl\" for hierarchy \"ad_control_top:ad_control_top\|ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_scj1:auto_generated\|alt_synch_pipe_tnl:rs_dgwp\"" {  } { { "db/dcfifo_scj1.tdf" "rs_dgwp" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/dcfifo_scj1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172409173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172409182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172409182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 ad_control_top:ad_control_top\|ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_scj1:auto_generated\|alt_synch_pipe_tnl:rs_dgwp\|dffpipe_hd9:dffpipe13 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"ad_control_top:ad_control_top\|ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_scj1:auto_generated\|alt_synch_pipe_tnl:rs_dgwp\|dffpipe_hd9:dffpipe13\"" {  } { { "db/alt_synch_pipe_tnl.tdf" "dffpipe13" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/alt_synch_pipe_tnl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172409182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0ol " "Found entity 1: alt_synch_pipe_0ol" {  } { { "db/alt_synch_pipe_0ol.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/alt_synch_pipe_0ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172409192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172409192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0ol ad_control_top:ad_control_top\|ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_scj1:auto_generated\|alt_synch_pipe_0ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_0ol\" for hierarchy \"ad_control_top:ad_control_top\|ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_scj1:auto_generated\|alt_synch_pipe_0ol:ws_dgrp\"" {  } { { "db/dcfifo_scj1.tdf" "ws_dgrp" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/dcfifo_scj1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172409192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/dffpipe_id9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172409201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172409201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 ad_control_top:ad_control_top\|ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_scj1:auto_generated\|alt_synch_pipe_0ol:ws_dgrp\|dffpipe_id9:dffpipe16 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"ad_control_top:ad_control_top\|ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_scj1:auto_generated\|alt_synch_pipe_0ol:ws_dgrp\|dffpipe_id9:dffpipe16\"" {  } { { "db/alt_synch_pipe_0ol.tdf" "dffpipe16" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/alt_synch_pipe_0ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172409202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c66 " "Found entity 1: cmpr_c66" {  } { { "db/cmpr_c66.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/cmpr_c66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172409237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172409237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c66 ad_control_top:ad_control_top\|ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_scj1:auto_generated\|cmpr_c66:rdempty_eq_comp " "Elaborating entity \"cmpr_c66\" for hierarchy \"ad_control_top:ad_control_top\|ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_scj1:auto_generated\|cmpr_c66:rdempty_eq_comp\"" {  } { { "db/dcfifo_scj1.tdf" "rdempty_eq_comp" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/dcfifo_scj1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172409238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_cail ad_control_top:ad_control_top\|data_cail:data_cail " "Elaborating entity \"data_cail\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\"" {  } { { "../rtl/adc/ad_control_top.v" "data_cail" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/adc/ad_control_top.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172409243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "short_to_float ad_control_top:ad_control_top\|data_cail:data_cail\|short_to_float:short_to_float " "Elaborating entity \"short_to_float\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|short_to_float:short_to_float\"" {  } { { "../rtl/adc/ad_cail.v" "short_to_float" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/adc/ad_cail.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172409251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "short_to_float_altfp_convert_p1n ad_control_top:ad_control_top\|data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component " "Elaborating entity \"short_to_float_altfp_convert_p1n\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\"" {  } { { "ip/short_to_float.v" "short_to_float_altfp_convert_p1n_component" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/short_to_float.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172409258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "short_to_float_altbarrel_shift_uvf ad_control_top:ad_control_top\|data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altbarrel_shift_uvf:altbarrel_shift5 " "Elaborating entity \"short_to_float_altbarrel_shift_uvf\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altbarrel_shift_uvf:altbarrel_shift5\"" {  } { { "ip/short_to_float.v" "altbarrel_shift5" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/short_to_float.v" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172409265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "short_to_float_altpriority_encoder_rb6 ad_control_top:ad_control_top\|data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2 " "Elaborating entity \"short_to_float_altpriority_encoder_rb6\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\"" {  } { { "ip/short_to_float.v" "altpriority_encoder2" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/short_to_float.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172409273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "short_to_float_altpriority_encoder_bv7 ad_control_top:ad_control_top\|data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_bv7:altpriority_encoder6 " "Elaborating entity \"short_to_float_altpriority_encoder_bv7\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_bv7:altpriority_encoder6\"" {  } { { "ip/short_to_float.v" "altpriority_encoder6" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/short_to_float.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172409280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "short_to_float_altpriority_encoder_6v7 ad_control_top:ad_control_top\|data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_bv7:altpriority_encoder6\|short_to_float_altpriority_encoder_6v7:altpriority_encoder8 " "Elaborating entity \"short_to_float_altpriority_encoder_6v7\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_bv7:altpriority_encoder6\|short_to_float_altpriority_encoder_6v7:altpriority_encoder8\"" {  } { { "ip/short_to_float.v" "altpriority_encoder8" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/short_to_float.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172409286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "short_to_float_altpriority_encoder_3v7 ad_control_top:ad_control_top\|data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_bv7:altpriority_encoder6\|short_to_float_altpriority_encoder_6v7:altpriority_encoder8\|short_to_float_altpriority_encoder_3v7:altpriority_encoder10 " "Elaborating entity \"short_to_float_altpriority_encoder_3v7\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_bv7:altpriority_encoder6\|short_to_float_altpriority_encoder_6v7:altpriority_encoder8\|short_to_float_altpriority_encoder_3v7:altpriority_encoder10\"" {  } { { "ip/short_to_float.v" "altpriority_encoder10" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/short_to_float.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172409293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "short_to_float_altpriority_encoder_3e8 ad_control_top:ad_control_top\|data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_bv7:altpriority_encoder6\|short_to_float_altpriority_encoder_6v7:altpriority_encoder8\|short_to_float_altpriority_encoder_3e8:altpriority_encoder11 " "Elaborating entity \"short_to_float_altpriority_encoder_3e8\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_bv7:altpriority_encoder6\|short_to_float_altpriority_encoder_6v7:altpriority_encoder8\|short_to_float_altpriority_encoder_3e8:altpriority_encoder11\"" {  } { { "ip/short_to_float.v" "altpriority_encoder11" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/short_to_float.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172409301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "short_to_float_altpriority_encoder_6e8 ad_control_top:ad_control_top\|data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_bv7:altpriority_encoder6\|short_to_float_altpriority_encoder_6e8:altpriority_encoder9 " "Elaborating entity \"short_to_float_altpriority_encoder_6e8\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_bv7:altpriority_encoder6\|short_to_float_altpriority_encoder_6e8:altpriority_encoder9\"" {  } { { "ip/short_to_float.v" "altpriority_encoder9" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/short_to_float.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172409309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "short_to_float_altpriority_encoder_be8 ad_control_top:ad_control_top\|data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_be8:altpriority_encoder7 " "Elaborating entity \"short_to_float_altpriority_encoder_be8\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_be8:altpriority_encoder7\"" {  } { { "ip/short_to_float.v" "altpriority_encoder7" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/short_to_float.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172409331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ad_control_top:ad_control_top\|data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub1\"" {  } { { "ip/short_to_float.v" "add_sub1" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/short_to_float.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172409392 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ad_control_top:ad_control_top\|data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"ad_control_top:ad_control_top\|data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub1\"" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/short_to_float.v" 525 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172409392 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ad_control_top:ad_control_top\|data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"ad_control_top:ad_control_top\|data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172409392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Parameter \"lpm_width\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172409392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172409392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172409392 ""}  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/short_to_float.v" 525 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1694172409392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_71f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_71f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_71f " "Found entity 1: add_sub_71f" {  } { { "db/add_sub_71f.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/add_sub_71f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172409429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172409429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_71f ad_control_top:ad_control_top\|data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub1\|add_sub_71f:auto_generated " "Elaborating entity \"add_sub_71f\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub1\|add_sub_71f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172409430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ad_control_top:ad_control_top\|data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub3\"" {  } { { "ip/short_to_float.v" "add_sub3" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/short_to_float.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172409436 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ad_control_top:ad_control_top\|data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"ad_control_top:ad_control_top\|data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub3\"" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/short_to_float.v" 550 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172409437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ad_control_top:ad_control_top\|data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"ad_control_top:ad_control_top\|data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172409437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172409437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172409437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172409437 ""}  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/short_to_float.v" 550 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1694172409437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_q0f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_q0f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_q0f " "Found entity 1: add_sub_q0f" {  } { { "db/add_sub_q0f.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/add_sub_q0f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172409474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172409474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_q0f ad_control_top:ad_control_top\|data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub3\|add_sub_q0f:auto_generated " "Elaborating entity \"add_sub_q0f\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub3\|add_sub_q0f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172409474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare ad_control_top:ad_control_top\|data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_compare:cmpr4 " "Elaborating entity \"lpm_compare\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_compare:cmpr4\"" {  } { { "ip/short_to_float.v" "cmpr4" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/short_to_float.v" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172409493 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ad_control_top:ad_control_top\|data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_compare:cmpr4 " "Elaborated megafunction instantiation \"ad_control_top:ad_control_top\|data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_compare:cmpr4\"" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/short_to_float.v" 576 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172409494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ad_control_top:ad_control_top\|data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_compare:cmpr4 " "Instantiated megafunction \"ad_control_top:ad_control_top\|data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_compare:cmpr4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172409494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172409494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172409494 ""}  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/short_to_float.v" 576 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1694172409494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6mg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6mg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6mg " "Found entity 1: cmpr_6mg" {  } { { "db/cmpr_6mg.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/cmpr_6mg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172409530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172409530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6mg ad_control_top:ad_control_top\|data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_compare:cmpr4\|cmpr_6mg:auto_generated " "Elaborating entity \"cmpr_6mg\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_compare:cmpr4\|cmpr_6mg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172409530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_sub ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub " "Elaborating entity \"float_sub\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\"" {  } { { "../rtl/adc/ad_cail.v" "float_sub" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/adc/ad_cail.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172409540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_sub_altfp_add_sub_66j ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component " "Elaborating entity \"float_sub_altfp_add_sub_66j\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\"" {  } { { "ip/float_sub.v" "float_sub_altfp_add_sub_66j_component" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 2640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172409547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_sub_altbarrel_shift_35e ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altbarrel_shift_35e:lbarrel_shift " "Elaborating entity \"float_sub_altbarrel_shift_35e\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altbarrel_shift_35e:lbarrel_shift\"" {  } { { "ip/float_sub.v" "lbarrel_shift" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 1315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172409557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_sub_altbarrel_shift_olb ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altbarrel_shift_olb:rbarrel_shift " "Elaborating entity \"float_sub_altbarrel_shift_olb\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altbarrel_shift_olb:rbarrel_shift\"" {  } { { "ip/float_sub.v" "rbarrel_shift" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 1320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172409564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_sub_altpriority_encoder_qb6 ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt " "Elaborating entity \"float_sub_altpriority_encoder_qb6\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt\"" {  } { { "ip/float_sub.v" "leading_zeroes_cnt" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 1324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172409572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_sub_altpriority_encoder_r08 ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|float_sub_altpriority_encoder_r08:altpriority_encoder7 " "Elaborating entity \"float_sub_altpriority_encoder_r08\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|float_sub_altpriority_encoder_r08:altpriority_encoder7\"" {  } { { "ip/float_sub.v" "altpriority_encoder7" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172409579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_sub_altpriority_encoder_be8 ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|float_sub_altpriority_encoder_r08:altpriority_encoder7\|float_sub_altpriority_encoder_be8:altpriority_encoder10 " "Elaborating entity \"float_sub_altpriority_encoder_be8\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|float_sub_altpriority_encoder_r08:altpriority_encoder7\|float_sub_altpriority_encoder_be8:altpriority_encoder10\"" {  } { { "ip/float_sub.v" "altpriority_encoder10" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172409586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_sub_altpriority_encoder_6e8 ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|float_sub_altpriority_encoder_r08:altpriority_encoder7\|float_sub_altpriority_encoder_be8:altpriority_encoder10\|float_sub_altpriority_encoder_6e8:altpriority_encoder11 " "Elaborating entity \"float_sub_altpriority_encoder_6e8\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|float_sub_altpriority_encoder_r08:altpriority_encoder7\|float_sub_altpriority_encoder_be8:altpriority_encoder10\|float_sub_altpriority_encoder_6e8:altpriority_encoder11\"" {  } { { "ip/float_sub.v" "altpriority_encoder11" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172409593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_sub_altpriority_encoder_3e8 ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|float_sub_altpriority_encoder_r08:altpriority_encoder7\|float_sub_altpriority_encoder_be8:altpriority_encoder10\|float_sub_altpriority_encoder_6e8:altpriority_encoder11\|float_sub_altpriority_encoder_3e8:altpriority_encoder13 " "Elaborating entity \"float_sub_altpriority_encoder_3e8\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|float_sub_altpriority_encoder_r08:altpriority_encoder7\|float_sub_altpriority_encoder_be8:altpriority_encoder10\|float_sub_altpriority_encoder_6e8:altpriority_encoder11\|float_sub_altpriority_encoder_3e8:altpriority_encoder13\"" {  } { { "ip/float_sub.v" "altpriority_encoder13" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172409600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_sub_altpriority_encoder_bv7 ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|float_sub_altpriority_encoder_r08:altpriority_encoder7\|float_sub_altpriority_encoder_bv7:altpriority_encoder9 " "Elaborating entity \"float_sub_altpriority_encoder_bv7\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|float_sub_altpriority_encoder_r08:altpriority_encoder7\|float_sub_altpriority_encoder_bv7:altpriority_encoder9\"" {  } { { "ip/float_sub.v" "altpriority_encoder9" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172409635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_sub_altpriority_encoder_6v7 ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|float_sub_altpriority_encoder_r08:altpriority_encoder7\|float_sub_altpriority_encoder_bv7:altpriority_encoder9\|float_sub_altpriority_encoder_6v7:altpriority_encoder15 " "Elaborating entity \"float_sub_altpriority_encoder_6v7\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|float_sub_altpriority_encoder_r08:altpriority_encoder7\|float_sub_altpriority_encoder_bv7:altpriority_encoder9\|float_sub_altpriority_encoder_6v7:altpriority_encoder15\"" {  } { { "ip/float_sub.v" "altpriority_encoder15" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172409642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_sub_altpriority_encoder_3v7 ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|float_sub_altpriority_encoder_r08:altpriority_encoder7\|float_sub_altpriority_encoder_bv7:altpriority_encoder9\|float_sub_altpriority_encoder_6v7:altpriority_encoder15\|float_sub_altpriority_encoder_3v7:altpriority_encoder17 " "Elaborating entity \"float_sub_altpriority_encoder_3v7\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|float_sub_altpriority_encoder_r08:altpriority_encoder7\|float_sub_altpriority_encoder_bv7:altpriority_encoder9\|float_sub_altpriority_encoder_6v7:altpriority_encoder15\|float_sub_altpriority_encoder_3v7:altpriority_encoder17\"" {  } { { "ip/float_sub.v" "altpriority_encoder17" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172409648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_sub_altpriority_encoder_rf8 ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|float_sub_altpriority_encoder_rf8:altpriority_encoder8 " "Elaborating entity \"float_sub_altpriority_encoder_rf8\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|float_sub_altpriority_encoder_rf8:altpriority_encoder8\"" {  } { { "ip/float_sub.v" "altpriority_encoder8" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172409683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_sub_altpriority_encoder_e48 ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_e48:trailing_zeros_cnt " "Elaborating entity \"float_sub_altpriority_encoder_e48\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_e48:trailing_zeros_cnt\"" {  } { { "ip/float_sub.v" "trailing_zeros_cnt" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 1328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172409785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_sub_altpriority_encoder_fj8 ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_e48:trailing_zeros_cnt\|float_sub_altpriority_encoder_fj8:altpriority_encoder21 " "Elaborating entity \"float_sub_altpriority_encoder_fj8\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_e48:trailing_zeros_cnt\|float_sub_altpriority_encoder_fj8:altpriority_encoder21\"" {  } { { "ip/float_sub.v" "altpriority_encoder21" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172409792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_sub_altpriority_encoder_vh8 ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_e48:trailing_zeros_cnt\|float_sub_altpriority_encoder_fj8:altpriority_encoder21\|float_sub_altpriority_encoder_vh8:altpriority_encoder23 " "Elaborating entity \"float_sub_altpriority_encoder_vh8\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_e48:trailing_zeros_cnt\|float_sub_altpriority_encoder_fj8:altpriority_encoder21\|float_sub_altpriority_encoder_vh8:altpriority_encoder23\"" {  } { { "ip/float_sub.v" "altpriority_encoder23" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172409799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_sub_altpriority_encoder_qh8 ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_e48:trailing_zeros_cnt\|float_sub_altpriority_encoder_fj8:altpriority_encoder21\|float_sub_altpriority_encoder_vh8:altpriority_encoder23\|float_sub_altpriority_encoder_qh8:altpriority_encoder25 " "Elaborating entity \"float_sub_altpriority_encoder_qh8\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_e48:trailing_zeros_cnt\|float_sub_altpriority_encoder_fj8:altpriority_encoder21\|float_sub_altpriority_encoder_vh8:altpriority_encoder23\|float_sub_altpriority_encoder_qh8:altpriority_encoder25\"" {  } { { "ip/float_sub.v" "altpriority_encoder25" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172409806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_sub_altpriority_encoder_nh8 ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_e48:trailing_zeros_cnt\|float_sub_altpriority_encoder_fj8:altpriority_encoder21\|float_sub_altpriority_encoder_vh8:altpriority_encoder23\|float_sub_altpriority_encoder_qh8:altpriority_encoder25\|float_sub_altpriority_encoder_nh8:altpriority_encoder27 " "Elaborating entity \"float_sub_altpriority_encoder_nh8\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_e48:trailing_zeros_cnt\|float_sub_altpriority_encoder_fj8:altpriority_encoder21\|float_sub_altpriority_encoder_vh8:altpriority_encoder23\|float_sub_altpriority_encoder_qh8:altpriority_encoder25\|float_sub_altpriority_encoder_nh8:altpriority_encoder27\"" {  } { { "ip/float_sub.v" "altpriority_encoder27" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172409813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_sub_altpriority_encoder_f48 ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_e48:trailing_zeros_cnt\|float_sub_altpriority_encoder_f48:altpriority_encoder22 " "Elaborating entity \"float_sub_altpriority_encoder_f48\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_e48:trailing_zeros_cnt\|float_sub_altpriority_encoder_f48:altpriority_encoder22\"" {  } { { "ip/float_sub.v" "altpriority_encoder22" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172409894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_sub_altpriority_encoder_v28 ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_e48:trailing_zeros_cnt\|float_sub_altpriority_encoder_f48:altpriority_encoder22\|float_sub_altpriority_encoder_v28:altpriority_encoder30 " "Elaborating entity \"float_sub_altpriority_encoder_v28\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_e48:trailing_zeros_cnt\|float_sub_altpriority_encoder_f48:altpriority_encoder22\|float_sub_altpriority_encoder_v28:altpriority_encoder30\"" {  } { { "ip/float_sub.v" "altpriority_encoder30" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172409948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_sub_altpriority_encoder_q28 ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_e48:trailing_zeros_cnt\|float_sub_altpriority_encoder_f48:altpriority_encoder22\|float_sub_altpriority_encoder_v28:altpriority_encoder30\|float_sub_altpriority_encoder_q28:altpriority_encoder32 " "Elaborating entity \"float_sub_altpriority_encoder_q28\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_e48:trailing_zeros_cnt\|float_sub_altpriority_encoder_f48:altpriority_encoder22\|float_sub_altpriority_encoder_v28:altpriority_encoder30\|float_sub_altpriority_encoder_q28:altpriority_encoder32\"" {  } { { "ip/float_sub.v" "altpriority_encoder32" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172409975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_sub_altpriority_encoder_n28 ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_e48:trailing_zeros_cnt\|float_sub_altpriority_encoder_f48:altpriority_encoder22\|float_sub_altpriority_encoder_v28:altpriority_encoder30\|float_sub_altpriority_encoder_q28:altpriority_encoder32\|float_sub_altpriority_encoder_n28:altpriority_encoder34 " "Elaborating entity \"float_sub_altpriority_encoder_n28\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_e48:trailing_zeros_cnt\|float_sub_altpriority_encoder_f48:altpriority_encoder22\|float_sub_altpriority_encoder_v28:altpriority_encoder30\|float_sub_altpriority_encoder_q28:altpriority_encoder32\|float_sub_altpriority_encoder_n28:altpriority_encoder34\"" {  } { { "ip/float_sub.v" "altpriority_encoder34" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172409988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub1\"" {  } { { "ip/float_sub.v" "add_sub1" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 1796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172409992 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub1\"" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 1796 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172409993 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172409993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172409993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172409993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172409993 ""}  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 1796 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1694172409993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_a0f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_a0f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_a0f " "Found entity 1: add_sub_a0f" {  } { { "db/add_sub_a0f.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/add_sub_a0f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172410030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172410030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_a0f ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub1\|add_sub_a0f:auto_generated " "Elaborating entity \"add_sub_a0f\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub1\|add_sub_a0f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172410030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub3\"" {  } { { "ip/float_sub.v" "add_sub3" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 1846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172410040 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub3\"" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 1846 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172410040 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410040 ""}  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 1846 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1694172410040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_70f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_70f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_70f " "Found entity 1: add_sub_70f" {  } { { "db/add_sub_70f.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/add_sub_70f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172410076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172410076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_70f ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub3\|add_sub_70f:auto_generated " "Elaborating entity \"add_sub_70f\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub3\|add_sub_70f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172410076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub4\"" {  } { { "ip/float_sub.v" "add_sub4" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 1871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172410081 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub4\"" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 1871 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172410082 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410082 ""}  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 1871 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1694172410082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9ve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9ve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9ve " "Found entity 1: add_sub_9ve" {  } { { "db/add_sub_9ve.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/add_sub_9ve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172410118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172410118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_9ve ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub4\|add_sub_9ve:auto_generated " "Elaborating entity \"add_sub_9ve\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub4\|add_sub_9ve:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172410118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub5\"" {  } { { "ip/float_sub.v" "add_sub5" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 1896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172410123 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub5\"" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 1896 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172410124 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410124 ""}  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 1896 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1694172410124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kpj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kpj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kpj " "Found entity 1: add_sub_kpj" {  } { { "db/add_sub_kpj.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/add_sub_kpj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172410160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172410160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kpj ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub5\|add_sub_kpj:auto_generated " "Elaborating entity \"add_sub_kpj\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub5\|add_sub_kpj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172410161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "ip/float_sub.v" "man_2comp_res_lower" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 1940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172410170 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_lower " "Elaborated megafunction instantiation \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 1940 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172410171 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_lower " "Instantiated megafunction \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410171 ""}  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 1940 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1694172410171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kij.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kij.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kij " "Found entity 1: add_sub_kij" {  } { { "db/add_sub_kij.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/add_sub_kij.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172410207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172410207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kij ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_kij:auto_generated " "Elaborating entity \"add_sub_kij\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_kij:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172410207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "ip/float_sub.v" "man_2comp_res_upper0" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 1958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172410212 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborated megafunction instantiation \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 1958 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172410213 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_upper0 " "Instantiated megafunction \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410213 ""}  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 1958 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1694172410213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_p3j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_p3j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_p3j " "Found entity 1: add_sub_p3j" {  } { { "db/add_sub_p3j.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/add_sub_p3j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172410249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172410249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_p3j ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_p3j:auto_generated " "Elaborating entity \"add_sub_p3j\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_p3j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172410250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "ip/float_sub.v" "man_2comp_res_upper1" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 1976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172410255 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborated megafunction instantiation \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 1976 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172410256 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_upper1 " "Instantiated megafunction \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410256 ""}  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 1976 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1694172410256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "ip/float_sub.v" "man_res_rounding_add_sub_lower" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172410276 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborated megafunction instantiation \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 2056 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172410276 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Instantiated megafunction \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410276 ""}  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 2056 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1694172410276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fff.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fff.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fff " "Found entity 1: add_sub_fff" {  } { { "db/add_sub_fff.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/add_sub_fff.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172410313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172410313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_fff ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_fff:auto_generated " "Elaborating entity \"add_sub_fff\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_fff:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172410313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "ip/float_sub.v" "man_res_rounding_add_sub_upper1" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 2081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172410319 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborated megafunction instantiation \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 2081 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172410319 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Instantiated megafunction \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410319 ""}  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 2081 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1694172410319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_onf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_onf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_onf " "Found entity 1: add_sub_onf" {  } { { "db/add_sub_onf.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/add_sub_onf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172410356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172410356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_onf ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_onf:auto_generated " "Elaborating entity \"add_sub_onf\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_onf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172410356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "ip/float_sub.v" "trailing_zeros_limit_comparator" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 2107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172410362 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 2107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172410362 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410363 ""}  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v" 2107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1694172410363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_seg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_seg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_seg " "Found entity 1: cmpr_seg" {  } { { "db/cmpr_seg.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/cmpr_seg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172410398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172410398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_seg ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_seg:auto_generated " "Elaborating entity \"cmpr_seg\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_seg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172410399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult ad_control_top:ad_control_top\|data_cail:data_cail\|mult:mult " "Elaborating entity \"mult\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|mult:mult\"" {  } { { "../rtl/adc/ad_cail.v" "mult" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/adc/ad_cail.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172410408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_altfp_mult_trn ad_control_top:ad_control_top\|data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component " "Elaborating entity \"mult_altfp_mult_trn\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\"" {  } { { "ip/mult.v" "mult_altfp_mult_trn_component" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/mult.v" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172410415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ad_control_top:ad_control_top\|data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\"" {  } { { "ip/mult.v" "exp_add_adder" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/mult.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172410418 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ad_control_top:ad_control_top\|data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"ad_control_top:ad_control_top\|data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\"" {  } { { "ip/mult.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/mult.v" 375 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172410419 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ad_control_top:ad_control_top\|data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"ad_control_top:ad_control_top\|data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410419 ""}  } { { "ip/mult.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/mult.v" 375 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1694172410419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_oge.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_oge.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_oge " "Found entity 1: add_sub_oge" {  } { { "db/add_sub_oge.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/add_sub_oge.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172410456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172410456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_oge ad_control_top:ad_control_top\|data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\|add_sub_oge:auto_generated " "Elaborating entity \"add_sub_oge\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\|add_sub_oge:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172410457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ad_control_top:ad_control_top\|data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "ip/mult.v" "exp_adj_adder" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/mult.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172410462 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ad_control_top:ad_control_top\|data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"ad_control_top:ad_control_top\|data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "ip/mult.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/mult.v" 399 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172410462 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ad_control_top:ad_control_top\|data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"ad_control_top:ad_control_top\|data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410462 ""}  } { { "ip/mult.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/mult.v" 399 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1694172410462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2sa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2sa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2sa " "Found entity 1: add_sub_2sa" {  } { { "db/add_sub_2sa.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/add_sub_2sa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172410498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172410498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2sa ad_control_top:ad_control_top\|data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\|add_sub_2sa:auto_generated " "Elaborating entity \"add_sub_2sa\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\|add_sub_2sa:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172410499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ad_control_top:ad_control_top\|data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "ip/mult.v" "exp_bias_subtr" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/mult.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172410504 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ad_control_top:ad_control_top\|data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"ad_control_top:ad_control_top\|data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "ip/mult.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/mult.v" 422 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172410504 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ad_control_top:ad_control_top\|data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"ad_control_top:ad_control_top\|data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410504 ""}  } { { "ip/mult.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/mult.v" 422 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1694172410504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0lg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0lg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0lg " "Found entity 1: add_sub_0lg" {  } { { "db/add_sub_0lg.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/add_sub_0lg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172410541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172410541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0lg ad_control_top:ad_control_top\|data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\|add_sub_0lg:auto_generated " "Elaborating entity \"add_sub_0lg\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\|add_sub_0lg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172410541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ad_control_top:ad_control_top\|data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\"" {  } { { "ip/mult.v" "man_round_adder" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/mult.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172410546 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ad_control_top:ad_control_top\|data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"ad_control_top:ad_control_top\|data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\"" {  } { { "ip/mult.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/mult.v" 448 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172410547 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ad_control_top:ad_control_top\|data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"ad_control_top:ad_control_top\|data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410547 ""}  } { { "ip/mult.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/mult.v" 448 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1694172410547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ptb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ptb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ptb " "Found entity 1: add_sub_ptb" {  } { { "db/add_sub_ptb.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/add_sub_ptb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172410583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172410583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ptb ad_control_top:ad_control_top\|data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\|add_sub_ptb:auto_generated " "Elaborating entity \"add_sub_ptb\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\|add_sub_ptb:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172410584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult ad_control_top:ad_control_top\|data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_mult:man_product2_mult\"" {  } { { "ip/mult.v" "man_product2_mult" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/mult.v" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172410607 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ad_control_top:ad_control_top\|data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"ad_control_top:ad_control_top\|data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_mult:man_product2_mult\"" {  } { { "ip/mult.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/mult.v" 470 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172410607 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ad_control_top:ad_control_top\|data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_mult:man_product2_mult " "Instantiated megafunction \"ad_control_top:ad_control_top\|data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 2 " "Parameter \"lpm_pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 24 " "Parameter \"lpm_widthb\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 48 " "Parameter \"lpm_widthp\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410608 ""}  } { { "ip/mult.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/mult.v" 470 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1694172410608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_5ks.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_5ks.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_5ks " "Found entity 1: mult_5ks" {  } { { "db/mult_5ks.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/mult_5ks.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172410646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172410646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_5ks ad_control_top:ad_control_top\|data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_mult:man_product2_mult\|mult_5ks:auto_generated " "Elaborating entity \"mult_5ks\" for hierarchy \"ad_control_top:ad_control_top\|data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_mult:man_product2_mult\|mult_5ks:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172410647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_fifo ad_control_top:ad_control_top\|data_fifo:data_fifo " "Elaborating entity \"data_fifo\" for hierarchy \"ad_control_top:ad_control_top\|data_fifo:data_fifo\"" {  } { { "../rtl/adc/ad_control_top.v" "data_fifo" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/adc/ad_control_top.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172410657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ad_control_top:ad_control_top\|data_fifo:data_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ad_control_top:ad_control_top\|data_fifo:data_fifo\|scfifo:scfifo_component\"" {  } { { "ip/data_fifo.v" "scfifo_component" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/data_fifo.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172410810 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ad_control_top:ad_control_top\|data_fifo:data_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"ad_control_top:ad_control_top\|data_fifo:data_fifo\|scfifo:scfifo_component\"" {  } { { "ip/data_fifo.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/data_fifo.v" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172410811 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ad_control_top:ad_control_top\|data_fifo:data_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"ad_control_top:ad_control_top\|data_fifo:data_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172410811 ""}  } { { "ip/data_fifo.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/data_fifo.v" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1694172410811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_km21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_km21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_km21 " "Found entity 1: scfifo_km21" {  } { { "db/scfifo_km21.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/scfifo_km21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172410848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172410848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_km21 ad_control_top:ad_control_top\|data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated " "Elaborating entity \"scfifo_km21\" for hierarchy \"ad_control_top:ad_control_top\|data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172410849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_rs21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_rs21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_rs21 " "Found entity 1: a_dpfifo_rs21" {  } { { "db/a_dpfifo_rs21.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/a_dpfifo_rs21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172410859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172410859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_rs21 ad_control_top:ad_control_top\|data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo " "Elaborating entity \"a_dpfifo_rs21\" for hierarchy \"ad_control_top:ad_control_top\|data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\"" {  } { { "db/scfifo_km21.tdf" "dpfifo" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/scfifo_km21.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172410860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_s7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_s7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_s7f " "Found entity 1: a_fefifo_s7f" {  } { { "db/a_fefifo_s7f.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/a_fefifo_s7f.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172410869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172410869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_s7f ad_control_top:ad_control_top\|data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|a_fefifo_s7f:fifo_state " "Elaborating entity \"a_fefifo_s7f\" for hierarchy \"ad_control_top:ad_control_top\|data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|a_fefifo_s7f:fifo_state\"" {  } { { "db/a_dpfifo_rs21.tdf" "fifo_state" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/a_dpfifo_rs21.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172410870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_go7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_go7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_go7 " "Found entity 1: cntr_go7" {  } { { "db/cntr_go7.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/cntr_go7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172410907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172410907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_go7 ad_control_top:ad_control_top\|data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|a_fefifo_s7f:fifo_state\|cntr_go7:count_usedw " "Elaborating entity \"cntr_go7\" for hierarchy \"ad_control_top:ad_control_top\|data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|a_fefifo_s7f:fifo_state\|cntr_go7:count_usedw\"" {  } { { "db/a_fefifo_s7f.tdf" "count_usedw" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/a_fefifo_s7f.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172410909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_enm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_enm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_enm1 " "Found entity 1: altsyncram_enm1" {  } { { "db/altsyncram_enm1.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/altsyncram_enm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172410950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172410950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_enm1 ad_control_top:ad_control_top\|data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram " "Elaborating entity \"altsyncram_enm1\" for hierarchy \"ad_control_top:ad_control_top\|data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\"" {  } { { "db/a_dpfifo_rs21.tdf" "FIFOram" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/a_dpfifo_rs21.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172410952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4ob " "Found entity 1: cntr_4ob" {  } { { "db/cntr_4ob.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/cntr_4ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172410989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172410989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4ob ad_control_top:ad_control_top\|data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|cntr_4ob:rd_ptr_count " "Elaborating entity \"cntr_4ob\" for hierarchy \"ad_control_top:ad_control_top\|data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|cntr_4ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_rs21.tdf" "rd_ptr_count" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/a_dpfifo_rs21.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172410990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eeprom_ctrl eeprom_ctrl:eeprom_ctrl " "Elaborating entity \"eeprom_ctrl\" for hierarchy \"eeprom_ctrl:eeprom_ctrl\"" {  } { { "../rtl/analyzer.v" "eeprom_ctrl" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/analyzer.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172410997 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ee_r_data_dly cail_param_control.v(35) " "Verilog HDL or VHDL warning at cail_param_control.v(35): object \"ee_r_data_dly\" assigned a value but never read" {  } { { "../rtl/eeprom/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/eeprom/cail_param_control.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1694172410998 "|analyzer|eeprom_ctrl:eeprom_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cail_param_control.v(168) " "Verilog HDL assignment warning at cail_param_control.v(168): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/eeprom/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/eeprom/cail_param_control.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694172410999 "|analyzer|eeprom_ctrl:eeprom_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iic_ctrl eeprom_ctrl:eeprom_ctrl\|iic_ctrl:iic_ctrl " "Elaborating entity \"iic_ctrl\" for hierarchy \"eeprom_ctrl:eeprom_ctrl\|iic_ctrl:iic_ctrl\"" {  } { { "../rtl/eeprom/cail_param_control.v" "iic_ctrl" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/eeprom/cail_param_control.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172410999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iic_bit_shift eeprom_ctrl:eeprom_ctrl\|iic_ctrl:iic_ctrl\|iic_bit_shift:iic_bit_shift " "Elaborating entity \"iic_bit_shift\" for hierarchy \"eeprom_ctrl:eeprom_ctrl\|iic_ctrl:iic_ctrl\|iic_bit_shift:iic_bit_shift\"" {  } { { "../rtl/eeprom/iic_ctrl.v" "iic_bit_shift" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/eeprom/iic_ctrl.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172411001 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 iic_bit_shift.v(96) " "Verilog HDL assignment warning at iic_bit_shift.v(96): truncated value with size 6 to match size of target (5)" {  } { { "../rtl/eeprom/iic_bit_shift.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/eeprom/iic_bit_shift.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694172411002 "|cail_param_control|iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 iic_bit_shift.v(125) " "Verilog HDL assignment warning at iic_bit_shift.v(125): truncated value with size 6 to match size of target (5)" {  } { { "../rtl/eeprom/iic_bit_shift.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/eeprom/iic_bit_shift.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694172411002 "|cail_param_control|iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 iic_bit_shift.v(127) " "Verilog HDL assignment warning at iic_bit_shift.v(127): truncated value with size 6 to match size of target (5)" {  } { { "../rtl/eeprom/iic_bit_shift.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/eeprom/iic_bit_shift.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694172411002 "|cail_param_control|iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 iic_bit_shift.v(152) " "Verilog HDL assignment warning at iic_bit_shift.v(152): truncated value with size 6 to match size of target (5)" {  } { { "../rtl/eeprom/iic_bit_shift.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/eeprom/iic_bit_shift.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694172411002 "|cail_param_control|iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 iic_bit_shift.v(170) " "Verilog HDL assignment warning at iic_bit_shift.v(170): truncated value with size 6 to match size of target (5)" {  } { { "../rtl/eeprom/iic_bit_shift.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/eeprom/iic_bit_shift.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694172411002 "|cail_param_control|iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 iic_bit_shift.v(195) " "Verilog HDL assignment warning at iic_bit_shift.v(195): truncated value with size 6 to match size of target (5)" {  } { { "../rtl/eeprom/iic_bit_shift.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/eeprom/iic_bit_shift.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694172411002 "|cail_param_control|iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 iic_bit_shift.v(213) " "Verilog HDL assignment warning at iic_bit_shift.v(213): truncated value with size 6 to match size of target (5)" {  } { { "../rtl/eeprom/iic_bit_shift.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/eeprom/iic_bit_shift.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694172411002 "|cail_param_control|iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 iic_bit_shift.v(243) " "Verilog HDL assignment warning at iic_bit_shift.v(243): truncated value with size 6 to match size of target (5)" {  } { { "../rtl/eeprom/iic_bit_shift.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/eeprom/iic_bit_shift.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694172411002 "|cail_param_control|iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cail_param eeprom_ctrl:eeprom_ctrl\|cail_param:cail_param " "Elaborating entity \"cail_param\" for hierarchy \"eeprom_ctrl:eeprom_ctrl\|cail_param:cail_param\"" {  } { { "../rtl/eeprom/cail_param_control.v" "cail_param" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/eeprom/cail_param_control.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172411009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram eeprom_ctrl:eeprom_ctrl\|cail_param:cail_param\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"eeprom_ctrl:eeprom_ctrl\|cail_param:cail_param\|altsyncram:altsyncram_component\"" {  } { { "cail_param.v" "altsyncram_component" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/cail_param.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172411042 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "eeprom_ctrl:eeprom_ctrl\|cail_param:cail_param\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"eeprom_ctrl:eeprom_ctrl\|cail_param:cail_param\|altsyncram:altsyncram_component\"" {  } { { "cail_param.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/cail_param.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172411042 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "eeprom_ctrl:eeprom_ctrl\|cail_param:cail_param\|altsyncram:altsyncram_component " "Instantiated megafunction \"eeprom_ctrl:eeprom_ctrl\|cail_param:cail_param\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172411042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172411042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172411042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172411042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172411042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172411042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172411042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172411042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172411042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172411042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172411042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172411042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172411042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172411042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172411042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172411042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172411042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172411042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172411042 ""}  } { { "cail_param.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/cail_param.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1694172411042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4ln1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4ln1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4ln1 " "Found entity 1: altsyncram_4ln1" {  } { { "db/altsyncram_4ln1.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/altsyncram_4ln1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172411084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172411084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4ln1 eeprom_ctrl:eeprom_ctrl\|cail_param:cail_param\|altsyncram:altsyncram_component\|altsyncram_4ln1:auto_generated " "Elaborating entity \"altsyncram_4ln1\" for hierarchy \"eeprom_ctrl:eeprom_ctrl\|cail_param:cail_param\|altsyncram:altsyncram_component\|altsyncram_4ln1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172411085 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "158 " "Ignored 158 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "158 " "Ignored 158 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1694172411599 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1694172411599 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "eeprom_ctrl:eeprom_ctrl\|cail_param:cail_param\|altsyncram:altsyncram_component\|altsyncram_4ln1:auto_generated\|q_b\[0\] " "Synthesized away node \"eeprom_ctrl:eeprom_ctrl\|cail_param:cail_param\|altsyncram:altsyncram_component\|altsyncram_4ln1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_4ln1.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/altsyncram_4ln1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cail_param.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/cail_param.v" 88 0 0 } } { "../rtl/eeprom/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/eeprom/cail_param_control.v" 254 0 0 } } { "../rtl/analyzer.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/analyzer.v" 306 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694172412368 "|analyzer|eeprom_ctrl:eeprom_ctrl|cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "eeprom_ctrl:eeprom_ctrl\|cail_param:cail_param\|altsyncram:altsyncram_component\|altsyncram_4ln1:auto_generated\|q_b\[1\] " "Synthesized away node \"eeprom_ctrl:eeprom_ctrl\|cail_param:cail_param\|altsyncram:altsyncram_component\|altsyncram_4ln1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_4ln1.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/altsyncram_4ln1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cail_param.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/cail_param.v" 88 0 0 } } { "../rtl/eeprom/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/eeprom/cail_param_control.v" 254 0 0 } } { "../rtl/analyzer.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/analyzer.v" 306 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694172412368 "|analyzer|eeprom_ctrl:eeprom_ctrl|cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "eeprom_ctrl:eeprom_ctrl\|cail_param:cail_param\|altsyncram:altsyncram_component\|altsyncram_4ln1:auto_generated\|q_b\[2\] " "Synthesized away node \"eeprom_ctrl:eeprom_ctrl\|cail_param:cail_param\|altsyncram:altsyncram_component\|altsyncram_4ln1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_4ln1.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/altsyncram_4ln1.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cail_param.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/cail_param.v" 88 0 0 } } { "../rtl/eeprom/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/eeprom/cail_param_control.v" 254 0 0 } } { "../rtl/analyzer.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/analyzer.v" 306 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694172412368 "|analyzer|eeprom_ctrl:eeprom_ctrl|cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "eeprom_ctrl:eeprom_ctrl\|cail_param:cail_param\|altsyncram:altsyncram_component\|altsyncram_4ln1:auto_generated\|q_b\[3\] " "Synthesized away node \"eeprom_ctrl:eeprom_ctrl\|cail_param:cail_param\|altsyncram:altsyncram_component\|altsyncram_4ln1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_4ln1.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/altsyncram_4ln1.tdf" 136 2 0 } } { "altsyncram.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cail_param.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/cail_param.v" 88 0 0 } } { "../rtl/eeprom/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/eeprom/cail_param_control.v" 254 0 0 } } { "../rtl/analyzer.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/analyzer.v" 306 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694172412368 "|analyzer|eeprom_ctrl:eeprom_ctrl|cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "eeprom_ctrl:eeprom_ctrl\|cail_param:cail_param\|altsyncram:altsyncram_component\|altsyncram_4ln1:auto_generated\|q_b\[4\] " "Synthesized away node \"eeprom_ctrl:eeprom_ctrl\|cail_param:cail_param\|altsyncram:altsyncram_component\|altsyncram_4ln1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_4ln1.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/altsyncram_4ln1.tdf" 169 2 0 } } { "altsyncram.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cail_param.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/cail_param.v" 88 0 0 } } { "../rtl/eeprom/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/eeprom/cail_param_control.v" 254 0 0 } } { "../rtl/analyzer.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/analyzer.v" 306 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694172412368 "|analyzer|eeprom_ctrl:eeprom_ctrl|cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "eeprom_ctrl:eeprom_ctrl\|cail_param:cail_param\|altsyncram:altsyncram_component\|altsyncram_4ln1:auto_generated\|q_b\[5\] " "Synthesized away node \"eeprom_ctrl:eeprom_ctrl\|cail_param:cail_param\|altsyncram:altsyncram_component\|altsyncram_4ln1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_4ln1.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/altsyncram_4ln1.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cail_param.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/cail_param.v" 88 0 0 } } { "../rtl/eeprom/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/eeprom/cail_param_control.v" 254 0 0 } } { "../rtl/analyzer.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/analyzer.v" 306 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694172412368 "|analyzer|eeprom_ctrl:eeprom_ctrl|cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "eeprom_ctrl:eeprom_ctrl\|cail_param:cail_param\|altsyncram:altsyncram_component\|altsyncram_4ln1:auto_generated\|q_b\[6\] " "Synthesized away node \"eeprom_ctrl:eeprom_ctrl\|cail_param:cail_param\|altsyncram:altsyncram_component\|altsyncram_4ln1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_4ln1.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/altsyncram_4ln1.tdf" 235 2 0 } } { "altsyncram.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cail_param.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/cail_param.v" 88 0 0 } } { "../rtl/eeprom/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/eeprom/cail_param_control.v" 254 0 0 } } { "../rtl/analyzer.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/analyzer.v" 306 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694172412368 "|analyzer|eeprom_ctrl:eeprom_ctrl|cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "eeprom_ctrl:eeprom_ctrl\|cail_param:cail_param\|altsyncram:altsyncram_component\|altsyncram_4ln1:auto_generated\|q_b\[7\] " "Synthesized away node \"eeprom_ctrl:eeprom_ctrl\|cail_param:cail_param\|altsyncram:altsyncram_component\|altsyncram_4ln1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_4ln1.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/altsyncram_4ln1.tdf" 268 2 0 } } { "altsyncram.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cail_param.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/cail_param.v" 88 0 0 } } { "../rtl/eeprom/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/eeprom/cail_param_control.v" 254 0 0 } } { "../rtl/analyzer.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/analyzer.v" 306 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694172412368 "|analyzer|eeprom_ctrl:eeprom_ctrl|cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1694172412368 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1694172412368 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "eeprom_ctrl:eeprom_ctrl\|cail_param:cail_param\|altsyncram:altsyncram_component\|altsyncram_4ln1:auto_generated\|q_b\[0\] " "Synthesized away node \"eeprom_ctrl:eeprom_ctrl\|cail_param:cail_param\|altsyncram:altsyncram_component\|altsyncram_4ln1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_4ln1.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/altsyncram_4ln1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cail_param.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/cail_param.v" 88 0 0 } } { "../rtl/eeprom/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/eeprom/cail_param_control.v" 254 0 0 } } { "../rtl/analyzer.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/analyzer.v" 306 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694172412391 "|analyzer|eeprom_ctrl:eeprom_ctrl|cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "eeprom_ctrl:eeprom_ctrl\|cail_param:cail_param\|altsyncram:altsyncram_component\|altsyncram_4ln1:auto_generated\|q_b\[1\] " "Synthesized away node \"eeprom_ctrl:eeprom_ctrl\|cail_param:cail_param\|altsyncram:altsyncram_component\|altsyncram_4ln1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_4ln1.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/altsyncram_4ln1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cail_param.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/cail_param.v" 88 0 0 } } { "../rtl/eeprom/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/eeprom/cail_param_control.v" 254 0 0 } } { "../rtl/analyzer.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/analyzer.v" 306 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694172412391 "|analyzer|eeprom_ctrl:eeprom_ctrl|cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "eeprom_ctrl:eeprom_ctrl\|cail_param:cail_param\|altsyncram:altsyncram_component\|altsyncram_4ln1:auto_generated\|q_b\[2\] " "Synthesized away node \"eeprom_ctrl:eeprom_ctrl\|cail_param:cail_param\|altsyncram:altsyncram_component\|altsyncram_4ln1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_4ln1.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/altsyncram_4ln1.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cail_param.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/cail_param.v" 88 0 0 } } { "../rtl/eeprom/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/eeprom/cail_param_control.v" 254 0 0 } } { "../rtl/analyzer.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/analyzer.v" 306 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694172412391 "|analyzer|eeprom_ctrl:eeprom_ctrl|cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "eeprom_ctrl:eeprom_ctrl\|cail_param:cail_param\|altsyncram:altsyncram_component\|altsyncram_4ln1:auto_generated\|q_b\[3\] " "Synthesized away node \"eeprom_ctrl:eeprom_ctrl\|cail_param:cail_param\|altsyncram:altsyncram_component\|altsyncram_4ln1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_4ln1.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/altsyncram_4ln1.tdf" 136 2 0 } } { "altsyncram.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cail_param.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/cail_param.v" 88 0 0 } } { "../rtl/eeprom/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/eeprom/cail_param_control.v" 254 0 0 } } { "../rtl/analyzer.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/analyzer.v" 306 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694172412391 "|analyzer|eeprom_ctrl:eeprom_ctrl|cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "eeprom_ctrl:eeprom_ctrl\|cail_param:cail_param\|altsyncram:altsyncram_component\|altsyncram_4ln1:auto_generated\|q_b\[4\] " "Synthesized away node \"eeprom_ctrl:eeprom_ctrl\|cail_param:cail_param\|altsyncram:altsyncram_component\|altsyncram_4ln1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_4ln1.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/altsyncram_4ln1.tdf" 169 2 0 } } { "altsyncram.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cail_param.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/cail_param.v" 88 0 0 } } { "../rtl/eeprom/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/eeprom/cail_param_control.v" 254 0 0 } } { "../rtl/analyzer.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/analyzer.v" 306 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694172412391 "|analyzer|eeprom_ctrl:eeprom_ctrl|cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "eeprom_ctrl:eeprom_ctrl\|cail_param:cail_param\|altsyncram:altsyncram_component\|altsyncram_4ln1:auto_generated\|q_b\[5\] " "Synthesized away node \"eeprom_ctrl:eeprom_ctrl\|cail_param:cail_param\|altsyncram:altsyncram_component\|altsyncram_4ln1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_4ln1.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/altsyncram_4ln1.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cail_param.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/cail_param.v" 88 0 0 } } { "../rtl/eeprom/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/eeprom/cail_param_control.v" 254 0 0 } } { "../rtl/analyzer.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/analyzer.v" 306 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694172412391 "|analyzer|eeprom_ctrl:eeprom_ctrl|cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "eeprom_ctrl:eeprom_ctrl\|cail_param:cail_param\|altsyncram:altsyncram_component\|altsyncram_4ln1:auto_generated\|q_b\[6\] " "Synthesized away node \"eeprom_ctrl:eeprom_ctrl\|cail_param:cail_param\|altsyncram:altsyncram_component\|altsyncram_4ln1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_4ln1.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/altsyncram_4ln1.tdf" 235 2 0 } } { "altsyncram.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cail_param.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/cail_param.v" 88 0 0 } } { "../rtl/eeprom/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/eeprom/cail_param_control.v" 254 0 0 } } { "../rtl/analyzer.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/analyzer.v" 306 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694172412391 "|analyzer|eeprom_ctrl:eeprom_ctrl|cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "eeprom_ctrl:eeprom_ctrl\|cail_param:cail_param\|altsyncram:altsyncram_component\|altsyncram_4ln1:auto_generated\|q_b\[7\] " "Synthesized away node \"eeprom_ctrl:eeprom_ctrl\|cail_param:cail_param\|altsyncram:altsyncram_component\|altsyncram_4ln1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_4ln1.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/altsyncram_4ln1.tdf" 268 2 0 } } { "altsyncram.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cail_param.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/cail_param.v" 88 0 0 } } { "../rtl/eeprom/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/eeprom/cail_param_control.v" 254 0 0 } } { "../rtl/analyzer.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/analyzer.v" 306 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694172412391 "|analyzer|eeprom_ctrl:eeprom_ctrl|cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1694172412391 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1694172412391 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ad_control_top:ad_control_top\|data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|exponent_bus_pre_reg3_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ad_control_top:ad_control_top\|data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|exponent_bus_pre_reg3_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694172412474 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694172412474 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 9 " "Parameter WIDTH set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694172412474 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1694172412474 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ad_control_top:ad_control_top\|data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|input_is_infinity_dffe_0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ad_control_top:ad_control_top\|data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|input_is_infinity_dffe_0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694172412474 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694172412474 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 29 " "Parameter WIDTH set to 29" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694172412474 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1694172412474 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1694172412474 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ad_control_top:ad_control_top\|data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|altshift_taps:exponent_bus_pre_reg3_rtl_0 " "Elaborated megafunction instantiation \"ad_control_top:ad_control_top\|data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|altshift_taps:exponent_bus_pre_reg3_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172412566 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ad_control_top:ad_control_top\|data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|altshift_taps:exponent_bus_pre_reg3_rtl_0 " "Instantiated megafunction \"ad_control_top:ad_control_top\|data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|altshift_taps:exponent_bus_pre_reg3_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172412566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172412566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 9 " "Parameter \"WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172412566 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1694172412566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_v4m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_v4m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_v4m " "Found entity 1: shift_taps_v4m" {  } { { "db/shift_taps_v4m.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/shift_taps_v4m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172412603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172412603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2b81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2b81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2b81 " "Found entity 1: altsyncram_2b81" {  } { { "db/altsyncram_2b81.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/altsyncram_2b81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172412642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172412642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4pf " "Found entity 1: cntr_4pf" {  } { { "db/cntr_4pf.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/cntr_4pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172412680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172412680 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ad_control_top:ad_control_top\|data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|altshift_taps:input_is_infinity_dffe_0_rtl_0 " "Elaborated megafunction instantiation \"ad_control_top:ad_control_top\|data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|altshift_taps:input_is_infinity_dffe_0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172412749 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ad_control_top:ad_control_top\|data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|altshift_taps:input_is_infinity_dffe_0_rtl_0 " "Instantiated megafunction \"ad_control_top:ad_control_top\|data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|altshift_taps:input_is_infinity_dffe_0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172412749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172412749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 29 " "Parameter \"WIDTH\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694172412749 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1694172412749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_g6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_g6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_g6m " "Found entity 1: shift_taps_g6m" {  } { { "db/shift_taps_g6m.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/shift_taps_g6m.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172412786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172412786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bl31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bl31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bl31 " "Found entity 1: altsyncram_bl31" {  } { { "db/altsyncram_bl31.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/altsyncram_bl31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172412827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172412827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/add_sub_24e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172412865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172412865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/cntr_6pf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172412903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172412903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/cmpr_ogc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694172412940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172412940 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/adc/ad7606.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/adc/ad7606.v" 25 -1 0 } } { "../rtl/eeprom/iic_bit_shift.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/eeprom/iic_bit_shift.v" 28 -1 0 } } { "../rtl/eeprom/iic_bit_shift.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/eeprom/iic_bit_shift.v" 32 -1 0 } } { "db/a_graycounter_q57.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/a_graycounter_q57.tdf" 32 2 0 } } { "db/a_graycounter_q57.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/a_graycounter_q57.tdf" 41 2 0 } } { "db/a_graycounter_mjc.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/a_graycounter_mjc.tdf" 32 2 0 } } { "db/a_graycounter_mjc.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/a_graycounter_mjc.tdf" 41 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1694172413159 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1694172413159 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ad_reset_o GND " "Pin \"ad_reset_o\" is stuck at GND" {  } { { "../rtl/analyzer.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/analyzer.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694172413674 "|analyzer|ad_reset_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "ad_os_o\[0\] GND " "Pin \"ad_os_o\[0\]\" is stuck at GND" {  } { { "../rtl/analyzer.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/analyzer.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694172413674 "|analyzer|ad_os_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ad_os_o\[1\] GND " "Pin \"ad_os_o\[1\]\" is stuck at GND" {  } { { "../rtl/analyzer.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/analyzer.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694172413674 "|analyzer|ad_os_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ad_os_o\[2\] GND " "Pin \"ad_os_o\[2\]\" is stuck at GND" {  } { { "../rtl/analyzer.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/analyzer.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694172413674 "|analyzer|ad_os_o[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1694172413674 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1694172413758 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "46 " "46 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1694172414513 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "ad_control_top:ad_control_top\|data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|ALTSYNCRAM 8 " "Removed 8 MSB VCC or GND address nodes from RAM block \"ad_control_top:ad_control_top\|data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|ALTSYNCRAM\"" {  } { { "db/altsyncram_enm1.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/altsyncram_enm1.tdf" 35 2 0 } } { "db/a_dpfifo_rs21.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/a_dpfifo_rs21.tdf" 40 2 0 } } { "db/scfifo_km21.tdf" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/scfifo_km21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/data_fifo.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/data_fifo.v" 72 0 0 } } { "../rtl/adc/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/adc/ad_control_top.v" 132 0 0 } } { "../rtl/analyzer.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/analyzer.v" 284 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172414519 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/FPGA/cyclone source/12_ad7606+eeprom/prj/output_files/ad7606.map.smsg " "Generated suppressed messages file H:/FPGA/cyclone source/12_ad7606+eeprom/prj/output_files/ad7606.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172415123 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1694172415341 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694172415341 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "busy_i " "No output dependent on input pin \"busy_i\"" {  } { { "../rtl/analyzer.v" "" { Text "H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/analyzer.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694172415479 "|analyzer|busy_i"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1694172415479 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1700 " "Implemented 1700 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1694172415479 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1694172415479 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1694172415479 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1547 " "Implemented 1547 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1694172415479 ""} { "Info" "ICUT_CUT_TM_RAMS" "86 " "Implemented 86 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1694172415479 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "7 " "Implemented 7 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1694172415479 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1694172415479 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4885 " "Peak virtual memory: 4885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694172415508 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 08 19:26:55 2023 " "Processing ended: Fri Sep 08 19:26:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694172415508 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694172415508 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694172415508 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694172415508 ""}
