
Display_Sensores_RTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bf18  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b7c  0800c0b8  0800c0b8  0001c0b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cc34  0800cc34  000201ec  2**0
                  CONTENTS
  4 .ARM          00000008  0800cc34  0800cc34  0001cc34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cc3c  0800cc3c  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cc3c  0800cc3c  0001cc3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cc40  0800cc40  0001cc40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  0800cc44  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004cac  200001ec  0800ce30  000201ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004e98  0800ce30  00024e98  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001adab  00000000  00000000  0002025f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000409a  00000000  00000000  0003b00a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001868  00000000  00000000  0003f0a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001308  00000000  00000000  00040910  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001c4f1  00000000  00000000  00041c18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001f153  00000000  00000000  0005e109  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000acc54  00000000  00000000  0007d25c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007778  00000000  00000000  00129eb0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000079  00000000  00000000  00131628  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001ec 	.word	0x200001ec
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800c0a0 	.word	0x0800c0a0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f0 	.word	0x200001f0
 80001dc:	0800c0a0 	.word	0x0800c0a0

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b970 	b.w	8000f50 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9e08      	ldr	r6, [sp, #32]
 8000c8e:	460d      	mov	r5, r1
 8000c90:	4604      	mov	r4, r0
 8000c92:	460f      	mov	r7, r1
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d14a      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4694      	mov	ip, r2
 8000c9c:	d965      	bls.n	8000d6a <__udivmoddi4+0xe2>
 8000c9e:	fab2 f382 	clz	r3, r2
 8000ca2:	b143      	cbz	r3, 8000cb6 <__udivmoddi4+0x2e>
 8000ca4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ca8:	f1c3 0220 	rsb	r2, r3, #32
 8000cac:	409f      	lsls	r7, r3
 8000cae:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb2:	4317      	orrs	r7, r2
 8000cb4:	409c      	lsls	r4, r3
 8000cb6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cba:	fa1f f58c 	uxth.w	r5, ip
 8000cbe:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cc2:	0c22      	lsrs	r2, r4, #16
 8000cc4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cc8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000ccc:	fb01 f005 	mul.w	r0, r1, r5
 8000cd0:	4290      	cmp	r0, r2
 8000cd2:	d90a      	bls.n	8000cea <__udivmoddi4+0x62>
 8000cd4:	eb1c 0202 	adds.w	r2, ip, r2
 8000cd8:	f101 37ff 	add.w	r7, r1, #4294967295
 8000cdc:	f080 811c 	bcs.w	8000f18 <__udivmoddi4+0x290>
 8000ce0:	4290      	cmp	r0, r2
 8000ce2:	f240 8119 	bls.w	8000f18 <__udivmoddi4+0x290>
 8000ce6:	3902      	subs	r1, #2
 8000ce8:	4462      	add	r2, ip
 8000cea:	1a12      	subs	r2, r2, r0
 8000cec:	b2a4      	uxth	r4, r4
 8000cee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cf2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cf6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cfa:	fb00 f505 	mul.w	r5, r0, r5
 8000cfe:	42a5      	cmp	r5, r4
 8000d00:	d90a      	bls.n	8000d18 <__udivmoddi4+0x90>
 8000d02:	eb1c 0404 	adds.w	r4, ip, r4
 8000d06:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d0a:	f080 8107 	bcs.w	8000f1c <__udivmoddi4+0x294>
 8000d0e:	42a5      	cmp	r5, r4
 8000d10:	f240 8104 	bls.w	8000f1c <__udivmoddi4+0x294>
 8000d14:	4464      	add	r4, ip
 8000d16:	3802      	subs	r0, #2
 8000d18:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d1c:	1b64      	subs	r4, r4, r5
 8000d1e:	2100      	movs	r1, #0
 8000d20:	b11e      	cbz	r6, 8000d2a <__udivmoddi4+0xa2>
 8000d22:	40dc      	lsrs	r4, r3
 8000d24:	2300      	movs	r3, #0
 8000d26:	e9c6 4300 	strd	r4, r3, [r6]
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0xbc>
 8000d32:	2e00      	cmp	r6, #0
 8000d34:	f000 80ed 	beq.w	8000f12 <__udivmoddi4+0x28a>
 8000d38:	2100      	movs	r1, #0
 8000d3a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d3e:	4608      	mov	r0, r1
 8000d40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d44:	fab3 f183 	clz	r1, r3
 8000d48:	2900      	cmp	r1, #0
 8000d4a:	d149      	bne.n	8000de0 <__udivmoddi4+0x158>
 8000d4c:	42ab      	cmp	r3, r5
 8000d4e:	d302      	bcc.n	8000d56 <__udivmoddi4+0xce>
 8000d50:	4282      	cmp	r2, r0
 8000d52:	f200 80f8 	bhi.w	8000f46 <__udivmoddi4+0x2be>
 8000d56:	1a84      	subs	r4, r0, r2
 8000d58:	eb65 0203 	sbc.w	r2, r5, r3
 8000d5c:	2001      	movs	r0, #1
 8000d5e:	4617      	mov	r7, r2
 8000d60:	2e00      	cmp	r6, #0
 8000d62:	d0e2      	beq.n	8000d2a <__udivmoddi4+0xa2>
 8000d64:	e9c6 4700 	strd	r4, r7, [r6]
 8000d68:	e7df      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d6a:	b902      	cbnz	r2, 8000d6e <__udivmoddi4+0xe6>
 8000d6c:	deff      	udf	#255	; 0xff
 8000d6e:	fab2 f382 	clz	r3, r2
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	f040 8090 	bne.w	8000e98 <__udivmoddi4+0x210>
 8000d78:	1a8a      	subs	r2, r1, r2
 8000d7a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d7e:	fa1f fe8c 	uxth.w	lr, ip
 8000d82:	2101      	movs	r1, #1
 8000d84:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d88:	fb07 2015 	mls	r0, r7, r5, r2
 8000d8c:	0c22      	lsrs	r2, r4, #16
 8000d8e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d92:	fb0e f005 	mul.w	r0, lr, r5
 8000d96:	4290      	cmp	r0, r2
 8000d98:	d908      	bls.n	8000dac <__udivmoddi4+0x124>
 8000d9a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d9e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000da2:	d202      	bcs.n	8000daa <__udivmoddi4+0x122>
 8000da4:	4290      	cmp	r0, r2
 8000da6:	f200 80cb 	bhi.w	8000f40 <__udivmoddi4+0x2b8>
 8000daa:	4645      	mov	r5, r8
 8000dac:	1a12      	subs	r2, r2, r0
 8000dae:	b2a4      	uxth	r4, r4
 8000db0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000db4:	fb07 2210 	mls	r2, r7, r0, r2
 8000db8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dbc:	fb0e fe00 	mul.w	lr, lr, r0
 8000dc0:	45a6      	cmp	lr, r4
 8000dc2:	d908      	bls.n	8000dd6 <__udivmoddi4+0x14e>
 8000dc4:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dcc:	d202      	bcs.n	8000dd4 <__udivmoddi4+0x14c>
 8000dce:	45a6      	cmp	lr, r4
 8000dd0:	f200 80bb 	bhi.w	8000f4a <__udivmoddi4+0x2c2>
 8000dd4:	4610      	mov	r0, r2
 8000dd6:	eba4 040e 	sub.w	r4, r4, lr
 8000dda:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dde:	e79f      	b.n	8000d20 <__udivmoddi4+0x98>
 8000de0:	f1c1 0720 	rsb	r7, r1, #32
 8000de4:	408b      	lsls	r3, r1
 8000de6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dea:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dee:	fa05 f401 	lsl.w	r4, r5, r1
 8000df2:	fa20 f307 	lsr.w	r3, r0, r7
 8000df6:	40fd      	lsrs	r5, r7
 8000df8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dfc:	4323      	orrs	r3, r4
 8000dfe:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e02:	fa1f fe8c 	uxth.w	lr, ip
 8000e06:	fb09 5518 	mls	r5, r9, r8, r5
 8000e0a:	0c1c      	lsrs	r4, r3, #16
 8000e0c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e10:	fb08 f50e 	mul.w	r5, r8, lr
 8000e14:	42a5      	cmp	r5, r4
 8000e16:	fa02 f201 	lsl.w	r2, r2, r1
 8000e1a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e1e:	d90b      	bls.n	8000e38 <__udivmoddi4+0x1b0>
 8000e20:	eb1c 0404 	adds.w	r4, ip, r4
 8000e24:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e28:	f080 8088 	bcs.w	8000f3c <__udivmoddi4+0x2b4>
 8000e2c:	42a5      	cmp	r5, r4
 8000e2e:	f240 8085 	bls.w	8000f3c <__udivmoddi4+0x2b4>
 8000e32:	f1a8 0802 	sub.w	r8, r8, #2
 8000e36:	4464      	add	r4, ip
 8000e38:	1b64      	subs	r4, r4, r5
 8000e3a:	b29d      	uxth	r5, r3
 8000e3c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e40:	fb09 4413 	mls	r4, r9, r3, r4
 8000e44:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e48:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e4c:	45a6      	cmp	lr, r4
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x1da>
 8000e50:	eb1c 0404 	adds.w	r4, ip, r4
 8000e54:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e58:	d26c      	bcs.n	8000f34 <__udivmoddi4+0x2ac>
 8000e5a:	45a6      	cmp	lr, r4
 8000e5c:	d96a      	bls.n	8000f34 <__udivmoddi4+0x2ac>
 8000e5e:	3b02      	subs	r3, #2
 8000e60:	4464      	add	r4, ip
 8000e62:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e66:	fba3 9502 	umull	r9, r5, r3, r2
 8000e6a:	eba4 040e 	sub.w	r4, r4, lr
 8000e6e:	42ac      	cmp	r4, r5
 8000e70:	46c8      	mov	r8, r9
 8000e72:	46ae      	mov	lr, r5
 8000e74:	d356      	bcc.n	8000f24 <__udivmoddi4+0x29c>
 8000e76:	d053      	beq.n	8000f20 <__udivmoddi4+0x298>
 8000e78:	b156      	cbz	r6, 8000e90 <__udivmoddi4+0x208>
 8000e7a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e7e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e82:	fa04 f707 	lsl.w	r7, r4, r7
 8000e86:	40ca      	lsrs	r2, r1
 8000e88:	40cc      	lsrs	r4, r1
 8000e8a:	4317      	orrs	r7, r2
 8000e8c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e90:	4618      	mov	r0, r3
 8000e92:	2100      	movs	r1, #0
 8000e94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e98:	f1c3 0120 	rsb	r1, r3, #32
 8000e9c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ea0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ea4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ea8:	409d      	lsls	r5, r3
 8000eaa:	432a      	orrs	r2, r5
 8000eac:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb0:	fa1f fe8c 	uxth.w	lr, ip
 8000eb4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000eb8:	fb07 1510 	mls	r5, r7, r0, r1
 8000ebc:	0c11      	lsrs	r1, r2, #16
 8000ebe:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ec2:	fb00 f50e 	mul.w	r5, r0, lr
 8000ec6:	428d      	cmp	r5, r1
 8000ec8:	fa04 f403 	lsl.w	r4, r4, r3
 8000ecc:	d908      	bls.n	8000ee0 <__udivmoddi4+0x258>
 8000ece:	eb1c 0101 	adds.w	r1, ip, r1
 8000ed2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ed6:	d22f      	bcs.n	8000f38 <__udivmoddi4+0x2b0>
 8000ed8:	428d      	cmp	r5, r1
 8000eda:	d92d      	bls.n	8000f38 <__udivmoddi4+0x2b0>
 8000edc:	3802      	subs	r0, #2
 8000ede:	4461      	add	r1, ip
 8000ee0:	1b49      	subs	r1, r1, r5
 8000ee2:	b292      	uxth	r2, r2
 8000ee4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ee8:	fb07 1115 	mls	r1, r7, r5, r1
 8000eec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ef0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ef4:	4291      	cmp	r1, r2
 8000ef6:	d908      	bls.n	8000f0a <__udivmoddi4+0x282>
 8000ef8:	eb1c 0202 	adds.w	r2, ip, r2
 8000efc:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f00:	d216      	bcs.n	8000f30 <__udivmoddi4+0x2a8>
 8000f02:	4291      	cmp	r1, r2
 8000f04:	d914      	bls.n	8000f30 <__udivmoddi4+0x2a8>
 8000f06:	3d02      	subs	r5, #2
 8000f08:	4462      	add	r2, ip
 8000f0a:	1a52      	subs	r2, r2, r1
 8000f0c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f10:	e738      	b.n	8000d84 <__udivmoddi4+0xfc>
 8000f12:	4631      	mov	r1, r6
 8000f14:	4630      	mov	r0, r6
 8000f16:	e708      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000f18:	4639      	mov	r1, r7
 8000f1a:	e6e6      	b.n	8000cea <__udivmoddi4+0x62>
 8000f1c:	4610      	mov	r0, r2
 8000f1e:	e6fb      	b.n	8000d18 <__udivmoddi4+0x90>
 8000f20:	4548      	cmp	r0, r9
 8000f22:	d2a9      	bcs.n	8000e78 <__udivmoddi4+0x1f0>
 8000f24:	ebb9 0802 	subs.w	r8, r9, r2
 8000f28:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f2c:	3b01      	subs	r3, #1
 8000f2e:	e7a3      	b.n	8000e78 <__udivmoddi4+0x1f0>
 8000f30:	4645      	mov	r5, r8
 8000f32:	e7ea      	b.n	8000f0a <__udivmoddi4+0x282>
 8000f34:	462b      	mov	r3, r5
 8000f36:	e794      	b.n	8000e62 <__udivmoddi4+0x1da>
 8000f38:	4640      	mov	r0, r8
 8000f3a:	e7d1      	b.n	8000ee0 <__udivmoddi4+0x258>
 8000f3c:	46d0      	mov	r8, sl
 8000f3e:	e77b      	b.n	8000e38 <__udivmoddi4+0x1b0>
 8000f40:	3d02      	subs	r5, #2
 8000f42:	4462      	add	r2, ip
 8000f44:	e732      	b.n	8000dac <__udivmoddi4+0x124>
 8000f46:	4608      	mov	r0, r1
 8000f48:	e70a      	b.n	8000d60 <__udivmoddi4+0xd8>
 8000f4a:	4464      	add	r4, ip
 8000f4c:	3802      	subs	r0, #2
 8000f4e:	e742      	b.n	8000dd6 <__udivmoddi4+0x14e>

08000f50 <__aeabi_idiv0>:
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop

08000f54 <Set_Pin_Output>:
//----------------------------------------------------------------------//
//---------- Funciones -------------------------------------------------//
//----------------------------------------------------------------------//

void Set_Pin_Output (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b088      	sub	sp, #32
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
 8000f5c:	460b      	mov	r3, r1
 8000f5e:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f60:	f107 030c 	add.w	r3, r7, #12
 8000f64:	2200      	movs	r2, #0
 8000f66:	601a      	str	r2, [r3, #0]
 8000f68:	605a      	str	r2, [r3, #4]
 8000f6a:	609a      	str	r2, [r3, #8]
 8000f6c:	60da      	str	r2, [r3, #12]
 8000f6e:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8000f70:	887b      	ldrh	r3, [r7, #2]
 8000f72:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f74:	2301      	movs	r3, #1
 8000f76:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8000f7c:	f107 030c 	add.w	r3, r7, #12
 8000f80:	4619      	mov	r1, r3
 8000f82:	6878      	ldr	r0, [r7, #4]
 8000f84:	f003 fc7c 	bl	8004880 <HAL_GPIO_Init>
}
 8000f88:	bf00      	nop
 8000f8a:	3720      	adds	r7, #32
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}

08000f90 <Set_Pin_Input>:

void Set_Pin_Input (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b088      	sub	sp, #32
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
 8000f98:	460b      	mov	r3, r1
 8000f9a:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f9c:	f107 030c 	add.w	r3, r7, #12
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	601a      	str	r2, [r3, #0]
 8000fa4:	605a      	str	r2, [r3, #4]
 8000fa6:	609a      	str	r2, [r3, #8]
 8000fa8:	60da      	str	r2, [r3, #12]
 8000faa:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8000fac:	887b      	ldrh	r3, [r7, #2]
 8000fae:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fb4:	2301      	movs	r3, #1
 8000fb6:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8000fb8:	f107 030c 	add.w	r3, r7, #12
 8000fbc:	4619      	mov	r1, r3
 8000fbe:	6878      	ldr	r0, [r7, #4]
 8000fc0:	f003 fc5e 	bl	8004880 <HAL_GPIO_Init>
}
 8000fc4:	bf00      	nop
 8000fc6:	3720      	adds	r7, #32
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}

08000fcc <HAL_TIM_IC_CaptureCallback>:
//-------------------------------------------//
// Intento de implementacion no bloqueante
//-------------------------------------------//

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	b083      	sub	sp, #12
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
	if (enableCapture && iindex <= 82)
 8000fd4:	4b2d      	ldr	r3, [pc, #180]	; (800108c <HAL_TIM_IC_CaptureCallback+0xc0>)
 8000fd6:	781b      	ldrb	r3, [r3, #0]
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d050      	beq.n	800107e <HAL_TIM_IC_CaptureCallback+0xb2>
 8000fdc:	4b2c      	ldr	r3, [pc, #176]	; (8001090 <HAL_TIM_IC_CaptureCallback+0xc4>)
 8000fde:	781b      	ldrb	r3, [r3, #0]
 8000fe0:	2b52      	cmp	r3, #82	; 0x52
 8000fe2:	d84c      	bhi.n	800107e <HAL_TIM_IC_CaptureCallback+0xb2>
	{
		capture = __HAL_TIM_GET_COMPARE(&htim3,TIM_CHANNEL_1); // canal y handler de timer.
 8000fe4:	4b2b      	ldr	r3, [pc, #172]	; (8001094 <HAL_TIM_IC_CaptureCallback+0xc8>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000fea:	b2da      	uxtb	r2, r3
 8000fec:	4b2a      	ldr	r3, [pc, #168]	; (8001098 <HAL_TIM_IC_CaptureCallback+0xcc>)
 8000fee:	701a      	strb	r2, [r3, #0]

		if (firstCapture == 0)
 8000ff0:	4b2a      	ldr	r3, [pc, #168]	; (800109c <HAL_TIM_IC_CaptureCallback+0xd0>)
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d104      	bne.n	8001002 <HAL_TIM_IC_CaptureCallback+0x36>
			firstCapture = capture;
 8000ff8:	4b27      	ldr	r3, [pc, #156]	; (8001098 <HAL_TIM_IC_CaptureCallback+0xcc>)
 8000ffa:	781a      	ldrb	r2, [r3, #0]
 8000ffc:	4b27      	ldr	r3, [pc, #156]	; (800109c <HAL_TIM_IC_CaptureCallback+0xd0>)
 8000ffe:	701a      	strb	r2, [r3, #0]
				iindex++;
			else
				iindex = 0;
		}
	}
}
 8001000:	e03d      	b.n	800107e <HAL_TIM_IC_CaptureCallback+0xb2>
			secondCapture = capture;
 8001002:	4b25      	ldr	r3, [pc, #148]	; (8001098 <HAL_TIM_IC_CaptureCallback+0xcc>)
 8001004:	781a      	ldrb	r2, [r3, #0]
 8001006:	4b26      	ldr	r3, [pc, #152]	; (80010a0 <HAL_TIM_IC_CaptureCallback+0xd4>)
 8001008:	701a      	strb	r2, [r3, #0]
			if(secondCapture > firstCapture)
 800100a:	4b25      	ldr	r3, [pc, #148]	; (80010a0 <HAL_TIM_IC_CaptureCallback+0xd4>)
 800100c:	781a      	ldrb	r2, [r3, #0]
 800100e:	4b23      	ldr	r3, [pc, #140]	; (800109c <HAL_TIM_IC_CaptureCallback+0xd0>)
 8001010:	781b      	ldrb	r3, [r3, #0]
 8001012:	429a      	cmp	r2, r3
 8001014:	d908      	bls.n	8001028 <HAL_TIM_IC_CaptureCallback+0x5c>
				pulseTime = secondCapture - firstCapture;
 8001016:	4b22      	ldr	r3, [pc, #136]	; (80010a0 <HAL_TIM_IC_CaptureCallback+0xd4>)
 8001018:	781a      	ldrb	r2, [r3, #0]
 800101a:	4b20      	ldr	r3, [pc, #128]	; (800109c <HAL_TIM_IC_CaptureCallback+0xd0>)
 800101c:	781b      	ldrb	r3, [r3, #0]
 800101e:	1ad3      	subs	r3, r2, r3
 8001020:	b2da      	uxtb	r2, r3
 8001022:	4b20      	ldr	r3, [pc, #128]	; (80010a4 <HAL_TIM_IC_CaptureCallback+0xd8>)
 8001024:	701a      	strb	r2, [r3, #0]
 8001026:	e00d      	b.n	8001044 <HAL_TIM_IC_CaptureCallback+0x78>
				pulseTime = __HAL_TIM_GET_AUTORELOAD(&htim3) + secondCapture - firstCapture;
 8001028:	4b1a      	ldr	r3, [pc, #104]	; (8001094 <HAL_TIM_IC_CaptureCallback+0xc8>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800102e:	b2da      	uxtb	r2, r3
 8001030:	4b1b      	ldr	r3, [pc, #108]	; (80010a0 <HAL_TIM_IC_CaptureCallback+0xd4>)
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	4413      	add	r3, r2
 8001036:	b2da      	uxtb	r2, r3
 8001038:	4b18      	ldr	r3, [pc, #96]	; (800109c <HAL_TIM_IC_CaptureCallback+0xd0>)
 800103a:	781b      	ldrb	r3, [r3, #0]
 800103c:	1ad3      	subs	r3, r2, r3
 800103e:	b2da      	uxtb	r2, r3
 8001040:	4b18      	ldr	r3, [pc, #96]	; (80010a4 <HAL_TIM_IC_CaptureCallback+0xd8>)
 8001042:	701a      	strb	r2, [r3, #0]
			firstCapture = secondCapture;
 8001044:	4b16      	ldr	r3, [pc, #88]	; (80010a0 <HAL_TIM_IC_CaptureCallback+0xd4>)
 8001046:	781a      	ldrb	r2, [r3, #0]
 8001048:	4b14      	ldr	r3, [pc, #80]	; (800109c <HAL_TIM_IC_CaptureCallback+0xd0>)
 800104a:	701a      	strb	r2, [r3, #0]
			timeArray[iindex] = pulseTime;
 800104c:	4b10      	ldr	r3, [pc, #64]	; (8001090 <HAL_TIM_IC_CaptureCallback+0xc4>)
 800104e:	781b      	ldrb	r3, [r3, #0]
 8001050:	461a      	mov	r2, r3
 8001052:	4b14      	ldr	r3, [pc, #80]	; (80010a4 <HAL_TIM_IC_CaptureCallback+0xd8>)
 8001054:	7819      	ldrb	r1, [r3, #0]
 8001056:	4b14      	ldr	r3, [pc, #80]	; (80010a8 <HAL_TIM_IC_CaptureCallback+0xdc>)
 8001058:	5499      	strb	r1, [r3, r2]
			if(timeArray[0] > 70 && timeArray[0] < 90)
 800105a:	4b13      	ldr	r3, [pc, #76]	; (80010a8 <HAL_TIM_IC_CaptureCallback+0xdc>)
 800105c:	781b      	ldrb	r3, [r3, #0]
 800105e:	2b46      	cmp	r3, #70	; 0x46
 8001060:	d90a      	bls.n	8001078 <HAL_TIM_IC_CaptureCallback+0xac>
 8001062:	4b11      	ldr	r3, [pc, #68]	; (80010a8 <HAL_TIM_IC_CaptureCallback+0xdc>)
 8001064:	781b      	ldrb	r3, [r3, #0]
 8001066:	2b59      	cmp	r3, #89	; 0x59
 8001068:	d806      	bhi.n	8001078 <HAL_TIM_IC_CaptureCallback+0xac>
				iindex++;
 800106a:	4b09      	ldr	r3, [pc, #36]	; (8001090 <HAL_TIM_IC_CaptureCallback+0xc4>)
 800106c:	781b      	ldrb	r3, [r3, #0]
 800106e:	3301      	adds	r3, #1
 8001070:	b2da      	uxtb	r2, r3
 8001072:	4b07      	ldr	r3, [pc, #28]	; (8001090 <HAL_TIM_IC_CaptureCallback+0xc4>)
 8001074:	701a      	strb	r2, [r3, #0]
}
 8001076:	e002      	b.n	800107e <HAL_TIM_IC_CaptureCallback+0xb2>
				iindex = 0;
 8001078:	4b05      	ldr	r3, [pc, #20]	; (8001090 <HAL_TIM_IC_CaptureCallback+0xc4>)
 800107a:	2200      	movs	r2, #0
 800107c:	701a      	strb	r2, [r3, #0]
}
 800107e:	bf00      	nop
 8001080:	370c      	adds	r7, #12
 8001082:	46bd      	mov	sp, r7
 8001084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001088:	4770      	bx	lr
 800108a:	bf00      	nop
 800108c:	2000020d 	.word	0x2000020d
 8001090:	20000208 	.word	0x20000208
 8001094:	20000694 	.word	0x20000694
 8001098:	20000209 	.word	0x20000209
 800109c:	2000020a 	.word	0x2000020a
 80010a0:	2000020b 	.word	0x2000020b
 80010a4:	2000020c 	.word	0x2000020c
 80010a8:	20000210 	.word	0x20000210

080010ac <DHT22_Recieve>:

void DHT22_Recieve(float *Humidity)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b084      	sub	sp, #16
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
	static uint8_t j = 0;

	if(timeArray[0] > 70 && timeArray[0] < 90)
 80010b4:	4b96      	ldr	r3, [pc, #600]	; (8001310 <DHT22_Recieve+0x264>)
 80010b6:	781b      	ldrb	r3, [r3, #0]
 80010b8:	2b46      	cmp	r3, #70	; 0x46
 80010ba:	f240 80bd 	bls.w	8001238 <DHT22_Recieve+0x18c>
 80010be:	4b94      	ldr	r3, [pc, #592]	; (8001310 <DHT22_Recieve+0x264>)
 80010c0:	781b      	ldrb	r3, [r3, #0]
 80010c2:	2b59      	cmp	r3, #89	; 0x59
 80010c4:	f200 80b8 	bhi.w	8001238 <DHT22_Recieve+0x18c>
	{
		if(timeArray[1] > 70 && timeArray[1] < 90)
 80010c8:	4b91      	ldr	r3, [pc, #580]	; (8001310 <DHT22_Recieve+0x264>)
 80010ca:	785b      	ldrb	r3, [r3, #1]
 80010cc:	2b46      	cmp	r3, #70	; 0x46
 80010ce:	f240 80b3 	bls.w	8001238 <DHT22_Recieve+0x18c>
 80010d2:	4b8f      	ldr	r3, [pc, #572]	; (8001310 <DHT22_Recieve+0x264>)
 80010d4:	785b      	ldrb	r3, [r3, #1]
 80010d6:	2b59      	cmp	r3, #89	; 0x59
 80010d8:	f200 80ae 	bhi.w	8001238 <DHT22_Recieve+0x18c>
		{
			for(uint8_t i = 2; i <= 17; i += 2)
 80010dc:	2302      	movs	r3, #2
 80010de:	73fb      	strb	r3, [r7, #15]
 80010e0:	e04d      	b.n	800117e <DHT22_Recieve+0xd2>
			{
				if(timeArray[i] > 40 && timeArray[i] < 60)
 80010e2:	7bfb      	ldrb	r3, [r7, #15]
 80010e4:	4a8a      	ldr	r2, [pc, #552]	; (8001310 <DHT22_Recieve+0x264>)
 80010e6:	5cd3      	ldrb	r3, [r2, r3]
 80010e8:	2b28      	cmp	r3, #40	; 0x28
 80010ea:	d93f      	bls.n	800116c <DHT22_Recieve+0xc0>
 80010ec:	7bfb      	ldrb	r3, [r7, #15]
 80010ee:	4a88      	ldr	r2, [pc, #544]	; (8001310 <DHT22_Recieve+0x264>)
 80010f0:	5cd3      	ldrb	r3, [r2, r3]
 80010f2:	2b3b      	cmp	r3, #59	; 0x3b
 80010f4:	d83a      	bhi.n	800116c <DHT22_Recieve+0xc0>
				{
					if(timeArray[i + 1] > 25 && timeArray[i + 1] < 29)
 80010f6:	7bfb      	ldrb	r3, [r7, #15]
 80010f8:	3301      	adds	r3, #1
 80010fa:	4a85      	ldr	r2, [pc, #532]	; (8001310 <DHT22_Recieve+0x264>)
 80010fc:	5cd3      	ldrb	r3, [r2, r3]
 80010fe:	2b19      	cmp	r3, #25
 8001100:	d918      	bls.n	8001134 <DHT22_Recieve+0x88>
 8001102:	7bfb      	ldrb	r3, [r7, #15]
 8001104:	3301      	adds	r3, #1
 8001106:	4a82      	ldr	r2, [pc, #520]	; (8001310 <DHT22_Recieve+0x264>)
 8001108:	5cd3      	ldrb	r3, [r2, r3]
 800110a:	2b1c      	cmp	r3, #28
 800110c:	d812      	bhi.n	8001134 <DHT22_Recieve+0x88>
					{
						Rh_byte1 &= ~(1<<(7 - j));   // write 0
 800110e:	4b81      	ldr	r3, [pc, #516]	; (8001314 <DHT22_Recieve+0x268>)
 8001110:	781b      	ldrb	r3, [r3, #0]
 8001112:	f1c3 0307 	rsb	r3, r3, #7
 8001116:	2201      	movs	r2, #1
 8001118:	fa02 f303 	lsl.w	r3, r2, r3
 800111c:	b25b      	sxtb	r3, r3
 800111e:	43db      	mvns	r3, r3
 8001120:	b25a      	sxtb	r2, r3
 8001122:	4b7d      	ldr	r3, [pc, #500]	; (8001318 <DHT22_Recieve+0x26c>)
 8001124:	781b      	ldrb	r3, [r3, #0]
 8001126:	b25b      	sxtb	r3, r3
 8001128:	4013      	ands	r3, r2
 800112a:	b25b      	sxtb	r3, r3
 800112c:	b2da      	uxtb	r2, r3
 800112e:	4b7a      	ldr	r3, [pc, #488]	; (8001318 <DHT22_Recieve+0x26c>)
 8001130:	701a      	strb	r2, [r3, #0]
 8001132:	e01b      	b.n	800116c <DHT22_Recieve+0xc0>
					}
					else if(timeArray[i + 1] > 60 && timeArray[i + 1] < 80)
 8001134:	7bfb      	ldrb	r3, [r7, #15]
 8001136:	3301      	adds	r3, #1
 8001138:	4a75      	ldr	r2, [pc, #468]	; (8001310 <DHT22_Recieve+0x264>)
 800113a:	5cd3      	ldrb	r3, [r2, r3]
 800113c:	2b3c      	cmp	r3, #60	; 0x3c
 800113e:	d915      	bls.n	800116c <DHT22_Recieve+0xc0>
 8001140:	7bfb      	ldrb	r3, [r7, #15]
 8001142:	3301      	adds	r3, #1
 8001144:	4a72      	ldr	r2, [pc, #456]	; (8001310 <DHT22_Recieve+0x264>)
 8001146:	5cd3      	ldrb	r3, [r2, r3]
 8001148:	2b4f      	cmp	r3, #79	; 0x4f
 800114a:	d80f      	bhi.n	800116c <DHT22_Recieve+0xc0>
					{
						Rh_byte1 |= (1<<(7 - j));
 800114c:	4b71      	ldr	r3, [pc, #452]	; (8001314 <DHT22_Recieve+0x268>)
 800114e:	781b      	ldrb	r3, [r3, #0]
 8001150:	f1c3 0307 	rsb	r3, r3, #7
 8001154:	2201      	movs	r2, #1
 8001156:	fa02 f303 	lsl.w	r3, r2, r3
 800115a:	b25a      	sxtb	r2, r3
 800115c:	4b6e      	ldr	r3, [pc, #440]	; (8001318 <DHT22_Recieve+0x26c>)
 800115e:	781b      	ldrb	r3, [r3, #0]
 8001160:	b25b      	sxtb	r3, r3
 8001162:	4313      	orrs	r3, r2
 8001164:	b25b      	sxtb	r3, r3
 8001166:	b2da      	uxtb	r2, r3
 8001168:	4b6b      	ldr	r3, [pc, #428]	; (8001318 <DHT22_Recieve+0x26c>)
 800116a:	701a      	strb	r2, [r3, #0]
					}
				}

				j++;
 800116c:	4b69      	ldr	r3, [pc, #420]	; (8001314 <DHT22_Recieve+0x268>)
 800116e:	781b      	ldrb	r3, [r3, #0]
 8001170:	3301      	adds	r3, #1
 8001172:	b2da      	uxtb	r2, r3
 8001174:	4b67      	ldr	r3, [pc, #412]	; (8001314 <DHT22_Recieve+0x268>)
 8001176:	701a      	strb	r2, [r3, #0]
			for(uint8_t i = 2; i <= 17; i += 2)
 8001178:	7bfb      	ldrb	r3, [r7, #15]
 800117a:	3302      	adds	r3, #2
 800117c:	73fb      	strb	r3, [r7, #15]
 800117e:	7bfb      	ldrb	r3, [r7, #15]
 8001180:	2b11      	cmp	r3, #17
 8001182:	d9ae      	bls.n	80010e2 <DHT22_Recieve+0x36>
			}

			j = 0;
 8001184:	4b63      	ldr	r3, [pc, #396]	; (8001314 <DHT22_Recieve+0x268>)
 8001186:	2200      	movs	r2, #0
 8001188:	701a      	strb	r2, [r3, #0]

			for(uint8_t i = 18; i <= 33; i += 2)
 800118a:	2312      	movs	r3, #18
 800118c:	73bb      	strb	r3, [r7, #14]
 800118e:	e04d      	b.n	800122c <DHT22_Recieve+0x180>
			{
				if(timeArray[i] > 40 && timeArray[i] < 60)
 8001190:	7bbb      	ldrb	r3, [r7, #14]
 8001192:	4a5f      	ldr	r2, [pc, #380]	; (8001310 <DHT22_Recieve+0x264>)
 8001194:	5cd3      	ldrb	r3, [r2, r3]
 8001196:	2b28      	cmp	r3, #40	; 0x28
 8001198:	d93f      	bls.n	800121a <DHT22_Recieve+0x16e>
 800119a:	7bbb      	ldrb	r3, [r7, #14]
 800119c:	4a5c      	ldr	r2, [pc, #368]	; (8001310 <DHT22_Recieve+0x264>)
 800119e:	5cd3      	ldrb	r3, [r2, r3]
 80011a0:	2b3b      	cmp	r3, #59	; 0x3b
 80011a2:	d83a      	bhi.n	800121a <DHT22_Recieve+0x16e>
				{
					if(timeArray[i + 1] > 25 && timeArray[i + 1] < 29)
 80011a4:	7bbb      	ldrb	r3, [r7, #14]
 80011a6:	3301      	adds	r3, #1
 80011a8:	4a59      	ldr	r2, [pc, #356]	; (8001310 <DHT22_Recieve+0x264>)
 80011aa:	5cd3      	ldrb	r3, [r2, r3]
 80011ac:	2b19      	cmp	r3, #25
 80011ae:	d918      	bls.n	80011e2 <DHT22_Recieve+0x136>
 80011b0:	7bbb      	ldrb	r3, [r7, #14]
 80011b2:	3301      	adds	r3, #1
 80011b4:	4a56      	ldr	r2, [pc, #344]	; (8001310 <DHT22_Recieve+0x264>)
 80011b6:	5cd3      	ldrb	r3, [r2, r3]
 80011b8:	2b1c      	cmp	r3, #28
 80011ba:	d812      	bhi.n	80011e2 <DHT22_Recieve+0x136>
					{
						Rh_byte2 &= ~(1<<(7 - j));   // write 0
 80011bc:	4b55      	ldr	r3, [pc, #340]	; (8001314 <DHT22_Recieve+0x268>)
 80011be:	781b      	ldrb	r3, [r3, #0]
 80011c0:	f1c3 0307 	rsb	r3, r3, #7
 80011c4:	2201      	movs	r2, #1
 80011c6:	fa02 f303 	lsl.w	r3, r2, r3
 80011ca:	b25b      	sxtb	r3, r3
 80011cc:	43db      	mvns	r3, r3
 80011ce:	b25a      	sxtb	r2, r3
 80011d0:	4b52      	ldr	r3, [pc, #328]	; (800131c <DHT22_Recieve+0x270>)
 80011d2:	781b      	ldrb	r3, [r3, #0]
 80011d4:	b25b      	sxtb	r3, r3
 80011d6:	4013      	ands	r3, r2
 80011d8:	b25b      	sxtb	r3, r3
 80011da:	b2da      	uxtb	r2, r3
 80011dc:	4b4f      	ldr	r3, [pc, #316]	; (800131c <DHT22_Recieve+0x270>)
 80011de:	701a      	strb	r2, [r3, #0]
 80011e0:	e01b      	b.n	800121a <DHT22_Recieve+0x16e>
					}
					else if(timeArray[i + 1] > 60 && timeArray[i + 1] < 80)
 80011e2:	7bbb      	ldrb	r3, [r7, #14]
 80011e4:	3301      	adds	r3, #1
 80011e6:	4a4a      	ldr	r2, [pc, #296]	; (8001310 <DHT22_Recieve+0x264>)
 80011e8:	5cd3      	ldrb	r3, [r2, r3]
 80011ea:	2b3c      	cmp	r3, #60	; 0x3c
 80011ec:	d915      	bls.n	800121a <DHT22_Recieve+0x16e>
 80011ee:	7bbb      	ldrb	r3, [r7, #14]
 80011f0:	3301      	adds	r3, #1
 80011f2:	4a47      	ldr	r2, [pc, #284]	; (8001310 <DHT22_Recieve+0x264>)
 80011f4:	5cd3      	ldrb	r3, [r2, r3]
 80011f6:	2b4f      	cmp	r3, #79	; 0x4f
 80011f8:	d80f      	bhi.n	800121a <DHT22_Recieve+0x16e>
					{
						Rh_byte2 |= (1<<(7 - j));
 80011fa:	4b46      	ldr	r3, [pc, #280]	; (8001314 <DHT22_Recieve+0x268>)
 80011fc:	781b      	ldrb	r3, [r3, #0]
 80011fe:	f1c3 0307 	rsb	r3, r3, #7
 8001202:	2201      	movs	r2, #1
 8001204:	fa02 f303 	lsl.w	r3, r2, r3
 8001208:	b25a      	sxtb	r2, r3
 800120a:	4b44      	ldr	r3, [pc, #272]	; (800131c <DHT22_Recieve+0x270>)
 800120c:	781b      	ldrb	r3, [r3, #0]
 800120e:	b25b      	sxtb	r3, r3
 8001210:	4313      	orrs	r3, r2
 8001212:	b25b      	sxtb	r3, r3
 8001214:	b2da      	uxtb	r2, r3
 8001216:	4b41      	ldr	r3, [pc, #260]	; (800131c <DHT22_Recieve+0x270>)
 8001218:	701a      	strb	r2, [r3, #0]
					}
				}

				j++;
 800121a:	4b3e      	ldr	r3, [pc, #248]	; (8001314 <DHT22_Recieve+0x268>)
 800121c:	781b      	ldrb	r3, [r3, #0]
 800121e:	3301      	adds	r3, #1
 8001220:	b2da      	uxtb	r2, r3
 8001222:	4b3c      	ldr	r3, [pc, #240]	; (8001314 <DHT22_Recieve+0x268>)
 8001224:	701a      	strb	r2, [r3, #0]
			for(uint8_t i = 18; i <= 33; i += 2)
 8001226:	7bbb      	ldrb	r3, [r7, #14]
 8001228:	3302      	adds	r3, #2
 800122a:	73bb      	strb	r3, [r7, #14]
 800122c:	7bbb      	ldrb	r3, [r7, #14]
 800122e:	2b21      	cmp	r3, #33	; 0x21
 8001230:	d9ae      	bls.n	8001190 <DHT22_Recieve+0xe4>
			}

			j = 0;
 8001232:	4b38      	ldr	r3, [pc, #224]	; (8001314 <DHT22_Recieve+0x268>)
 8001234:	2200      	movs	r2, #0
 8001236:	701a      	strb	r2, [r3, #0]

		}
	}

	if((timeArray[0] > 70 && timeArray[0] < 90) || (timeArray[1] < 70 && timeArray[1] > 90))
 8001238:	4b35      	ldr	r3, [pc, #212]	; (8001310 <DHT22_Recieve+0x264>)
 800123a:	781b      	ldrb	r3, [r3, #0]
 800123c:	2b46      	cmp	r3, #70	; 0x46
 800123e:	d903      	bls.n	8001248 <DHT22_Recieve+0x19c>
 8001240:	4b33      	ldr	r3, [pc, #204]	; (8001310 <DHT22_Recieve+0x264>)
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	2b59      	cmp	r3, #89	; 0x59
 8001246:	d909      	bls.n	800125c <DHT22_Recieve+0x1b0>
 8001248:	4b31      	ldr	r3, [pc, #196]	; (8001310 <DHT22_Recieve+0x264>)
 800124a:	785b      	ldrb	r3, [r3, #1]
 800124c:	2b45      	cmp	r3, #69	; 0x45
 800124e:	f200 80bb 	bhi.w	80013c8 <DHT22_Recieve+0x31c>
 8001252:	4b2f      	ldr	r3, [pc, #188]	; (8001310 <DHT22_Recieve+0x264>)
 8001254:	785b      	ldrb	r3, [r3, #1]
 8001256:	2b5a      	cmp	r3, #90	; 0x5a
 8001258:	f240 80b6 	bls.w	80013c8 <DHT22_Recieve+0x31c>
	{
		for(uint8_t i = 1; i <= 16; i += 2)
 800125c:	2301      	movs	r3, #1
 800125e:	737b      	strb	r3, [r7, #13]
 8001260:	e04d      	b.n	80012fe <DHT22_Recieve+0x252>
		{
			if(timeArray[i] > 40 && timeArray[i] < 60)
 8001262:	7b7b      	ldrb	r3, [r7, #13]
 8001264:	4a2a      	ldr	r2, [pc, #168]	; (8001310 <DHT22_Recieve+0x264>)
 8001266:	5cd3      	ldrb	r3, [r2, r3]
 8001268:	2b28      	cmp	r3, #40	; 0x28
 800126a:	d93f      	bls.n	80012ec <DHT22_Recieve+0x240>
 800126c:	7b7b      	ldrb	r3, [r7, #13]
 800126e:	4a28      	ldr	r2, [pc, #160]	; (8001310 <DHT22_Recieve+0x264>)
 8001270:	5cd3      	ldrb	r3, [r2, r3]
 8001272:	2b3b      	cmp	r3, #59	; 0x3b
 8001274:	d83a      	bhi.n	80012ec <DHT22_Recieve+0x240>
			{
				if(timeArray[i + 1] > 25 && timeArray[i + 1] < 29)
 8001276:	7b7b      	ldrb	r3, [r7, #13]
 8001278:	3301      	adds	r3, #1
 800127a:	4a25      	ldr	r2, [pc, #148]	; (8001310 <DHT22_Recieve+0x264>)
 800127c:	5cd3      	ldrb	r3, [r2, r3]
 800127e:	2b19      	cmp	r3, #25
 8001280:	d918      	bls.n	80012b4 <DHT22_Recieve+0x208>
 8001282:	7b7b      	ldrb	r3, [r7, #13]
 8001284:	3301      	adds	r3, #1
 8001286:	4a22      	ldr	r2, [pc, #136]	; (8001310 <DHT22_Recieve+0x264>)
 8001288:	5cd3      	ldrb	r3, [r2, r3]
 800128a:	2b1c      	cmp	r3, #28
 800128c:	d812      	bhi.n	80012b4 <DHT22_Recieve+0x208>
				{
					Rh_byte1 &= ~(1<<(7 - j));   // write 0
 800128e:	4b21      	ldr	r3, [pc, #132]	; (8001314 <DHT22_Recieve+0x268>)
 8001290:	781b      	ldrb	r3, [r3, #0]
 8001292:	f1c3 0307 	rsb	r3, r3, #7
 8001296:	2201      	movs	r2, #1
 8001298:	fa02 f303 	lsl.w	r3, r2, r3
 800129c:	b25b      	sxtb	r3, r3
 800129e:	43db      	mvns	r3, r3
 80012a0:	b25a      	sxtb	r2, r3
 80012a2:	4b1d      	ldr	r3, [pc, #116]	; (8001318 <DHT22_Recieve+0x26c>)
 80012a4:	781b      	ldrb	r3, [r3, #0]
 80012a6:	b25b      	sxtb	r3, r3
 80012a8:	4013      	ands	r3, r2
 80012aa:	b25b      	sxtb	r3, r3
 80012ac:	b2da      	uxtb	r2, r3
 80012ae:	4b1a      	ldr	r3, [pc, #104]	; (8001318 <DHT22_Recieve+0x26c>)
 80012b0:	701a      	strb	r2, [r3, #0]
 80012b2:	e01b      	b.n	80012ec <DHT22_Recieve+0x240>
				}
				else if(timeArray[i + 1] > 60 && timeArray[i + 1] < 80)
 80012b4:	7b7b      	ldrb	r3, [r7, #13]
 80012b6:	3301      	adds	r3, #1
 80012b8:	4a15      	ldr	r2, [pc, #84]	; (8001310 <DHT22_Recieve+0x264>)
 80012ba:	5cd3      	ldrb	r3, [r2, r3]
 80012bc:	2b3c      	cmp	r3, #60	; 0x3c
 80012be:	d915      	bls.n	80012ec <DHT22_Recieve+0x240>
 80012c0:	7b7b      	ldrb	r3, [r7, #13]
 80012c2:	3301      	adds	r3, #1
 80012c4:	4a12      	ldr	r2, [pc, #72]	; (8001310 <DHT22_Recieve+0x264>)
 80012c6:	5cd3      	ldrb	r3, [r2, r3]
 80012c8:	2b4f      	cmp	r3, #79	; 0x4f
 80012ca:	d80f      	bhi.n	80012ec <DHT22_Recieve+0x240>
				{
					Rh_byte1 |= (1<<(7 - j));
 80012cc:	4b11      	ldr	r3, [pc, #68]	; (8001314 <DHT22_Recieve+0x268>)
 80012ce:	781b      	ldrb	r3, [r3, #0]
 80012d0:	f1c3 0307 	rsb	r3, r3, #7
 80012d4:	2201      	movs	r2, #1
 80012d6:	fa02 f303 	lsl.w	r3, r2, r3
 80012da:	b25a      	sxtb	r2, r3
 80012dc:	4b0e      	ldr	r3, [pc, #56]	; (8001318 <DHT22_Recieve+0x26c>)
 80012de:	781b      	ldrb	r3, [r3, #0]
 80012e0:	b25b      	sxtb	r3, r3
 80012e2:	4313      	orrs	r3, r2
 80012e4:	b25b      	sxtb	r3, r3
 80012e6:	b2da      	uxtb	r2, r3
 80012e8:	4b0b      	ldr	r3, [pc, #44]	; (8001318 <DHT22_Recieve+0x26c>)
 80012ea:	701a      	strb	r2, [r3, #0]
				}
			}

			j++;
 80012ec:	4b09      	ldr	r3, [pc, #36]	; (8001314 <DHT22_Recieve+0x268>)
 80012ee:	781b      	ldrb	r3, [r3, #0]
 80012f0:	3301      	adds	r3, #1
 80012f2:	b2da      	uxtb	r2, r3
 80012f4:	4b07      	ldr	r3, [pc, #28]	; (8001314 <DHT22_Recieve+0x268>)
 80012f6:	701a      	strb	r2, [r3, #0]
		for(uint8_t i = 1; i <= 16; i += 2)
 80012f8:	7b7b      	ldrb	r3, [r7, #13]
 80012fa:	3302      	adds	r3, #2
 80012fc:	737b      	strb	r3, [r7, #13]
 80012fe:	7b7b      	ldrb	r3, [r7, #13]
 8001300:	2b10      	cmp	r3, #16
 8001302:	d9ae      	bls.n	8001262 <DHT22_Recieve+0x1b6>
		}

		j = 0;
 8001304:	4b03      	ldr	r3, [pc, #12]	; (8001314 <DHT22_Recieve+0x268>)
 8001306:	2200      	movs	r2, #0
 8001308:	701a      	strb	r2, [r3, #0]

		for(uint8_t i = 17; i <= 32; i += 2)
 800130a:	2311      	movs	r3, #17
 800130c:	733b      	strb	r3, [r7, #12]
 800130e:	e055      	b.n	80013bc <DHT22_Recieve+0x310>
 8001310:	20000210 	.word	0x20000210
 8001314:	2000027c 	.word	0x2000027c
 8001318:	20000278 	.word	0x20000278
 800131c:	20000279 	.word	0x20000279
		{
			if(timeArray[i] > 40 && timeArray[i] < 60)
 8001320:	7b3b      	ldrb	r3, [r7, #12]
 8001322:	4a3b      	ldr	r2, [pc, #236]	; (8001410 <DHT22_Recieve+0x364>)
 8001324:	5cd3      	ldrb	r3, [r2, r3]
 8001326:	2b28      	cmp	r3, #40	; 0x28
 8001328:	d93f      	bls.n	80013aa <DHT22_Recieve+0x2fe>
 800132a:	7b3b      	ldrb	r3, [r7, #12]
 800132c:	4a38      	ldr	r2, [pc, #224]	; (8001410 <DHT22_Recieve+0x364>)
 800132e:	5cd3      	ldrb	r3, [r2, r3]
 8001330:	2b3b      	cmp	r3, #59	; 0x3b
 8001332:	d83a      	bhi.n	80013aa <DHT22_Recieve+0x2fe>
			{
				if(timeArray[i + 1] > 25 && timeArray[i + 1] < 29)
 8001334:	7b3b      	ldrb	r3, [r7, #12]
 8001336:	3301      	adds	r3, #1
 8001338:	4a35      	ldr	r2, [pc, #212]	; (8001410 <DHT22_Recieve+0x364>)
 800133a:	5cd3      	ldrb	r3, [r2, r3]
 800133c:	2b19      	cmp	r3, #25
 800133e:	d918      	bls.n	8001372 <DHT22_Recieve+0x2c6>
 8001340:	7b3b      	ldrb	r3, [r7, #12]
 8001342:	3301      	adds	r3, #1
 8001344:	4a32      	ldr	r2, [pc, #200]	; (8001410 <DHT22_Recieve+0x364>)
 8001346:	5cd3      	ldrb	r3, [r2, r3]
 8001348:	2b1c      	cmp	r3, #28
 800134a:	d812      	bhi.n	8001372 <DHT22_Recieve+0x2c6>
				{
					Rh_byte2 &= ~(1<<(7 - j));   // write 0
 800134c:	4b31      	ldr	r3, [pc, #196]	; (8001414 <DHT22_Recieve+0x368>)
 800134e:	781b      	ldrb	r3, [r3, #0]
 8001350:	f1c3 0307 	rsb	r3, r3, #7
 8001354:	2201      	movs	r2, #1
 8001356:	fa02 f303 	lsl.w	r3, r2, r3
 800135a:	b25b      	sxtb	r3, r3
 800135c:	43db      	mvns	r3, r3
 800135e:	b25a      	sxtb	r2, r3
 8001360:	4b2d      	ldr	r3, [pc, #180]	; (8001418 <DHT22_Recieve+0x36c>)
 8001362:	781b      	ldrb	r3, [r3, #0]
 8001364:	b25b      	sxtb	r3, r3
 8001366:	4013      	ands	r3, r2
 8001368:	b25b      	sxtb	r3, r3
 800136a:	b2da      	uxtb	r2, r3
 800136c:	4b2a      	ldr	r3, [pc, #168]	; (8001418 <DHT22_Recieve+0x36c>)
 800136e:	701a      	strb	r2, [r3, #0]
 8001370:	e01b      	b.n	80013aa <DHT22_Recieve+0x2fe>
				}
				else if(timeArray[i + 1] > 60 && timeArray[i + 1] < 80)
 8001372:	7b3b      	ldrb	r3, [r7, #12]
 8001374:	3301      	adds	r3, #1
 8001376:	4a26      	ldr	r2, [pc, #152]	; (8001410 <DHT22_Recieve+0x364>)
 8001378:	5cd3      	ldrb	r3, [r2, r3]
 800137a:	2b3c      	cmp	r3, #60	; 0x3c
 800137c:	d915      	bls.n	80013aa <DHT22_Recieve+0x2fe>
 800137e:	7b3b      	ldrb	r3, [r7, #12]
 8001380:	3301      	adds	r3, #1
 8001382:	4a23      	ldr	r2, [pc, #140]	; (8001410 <DHT22_Recieve+0x364>)
 8001384:	5cd3      	ldrb	r3, [r2, r3]
 8001386:	2b4f      	cmp	r3, #79	; 0x4f
 8001388:	d80f      	bhi.n	80013aa <DHT22_Recieve+0x2fe>
				{
					Rh_byte2 |= (1<<(7 - j));
 800138a:	4b22      	ldr	r3, [pc, #136]	; (8001414 <DHT22_Recieve+0x368>)
 800138c:	781b      	ldrb	r3, [r3, #0]
 800138e:	f1c3 0307 	rsb	r3, r3, #7
 8001392:	2201      	movs	r2, #1
 8001394:	fa02 f303 	lsl.w	r3, r2, r3
 8001398:	b25a      	sxtb	r2, r3
 800139a:	4b1f      	ldr	r3, [pc, #124]	; (8001418 <DHT22_Recieve+0x36c>)
 800139c:	781b      	ldrb	r3, [r3, #0]
 800139e:	b25b      	sxtb	r3, r3
 80013a0:	4313      	orrs	r3, r2
 80013a2:	b25b      	sxtb	r3, r3
 80013a4:	b2da      	uxtb	r2, r3
 80013a6:	4b1c      	ldr	r3, [pc, #112]	; (8001418 <DHT22_Recieve+0x36c>)
 80013a8:	701a      	strb	r2, [r3, #0]
				}
			}

			j++;
 80013aa:	4b1a      	ldr	r3, [pc, #104]	; (8001414 <DHT22_Recieve+0x368>)
 80013ac:	781b      	ldrb	r3, [r3, #0]
 80013ae:	3301      	adds	r3, #1
 80013b0:	b2da      	uxtb	r2, r3
 80013b2:	4b18      	ldr	r3, [pc, #96]	; (8001414 <DHT22_Recieve+0x368>)
 80013b4:	701a      	strb	r2, [r3, #0]
		for(uint8_t i = 17; i <= 32; i += 2)
 80013b6:	7b3b      	ldrb	r3, [r7, #12]
 80013b8:	3302      	adds	r3, #2
 80013ba:	733b      	strb	r3, [r7, #12]
 80013bc:	7b3b      	ldrb	r3, [r7, #12]
 80013be:	2b20      	cmp	r3, #32
 80013c0:	d9ae      	bls.n	8001320 <DHT22_Recieve+0x274>
		}

		j = 0;
 80013c2:	4b14      	ldr	r3, [pc, #80]	; (8001414 <DHT22_Recieve+0x368>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	701a      	strb	r2, [r3, #0]
	}

	RH = ((Rh_byte1<<8)|Rh_byte2);
 80013c8:	4b14      	ldr	r3, [pc, #80]	; (800141c <DHT22_Recieve+0x370>)
 80013ca:	781b      	ldrb	r3, [r3, #0]
 80013cc:	021b      	lsls	r3, r3, #8
 80013ce:	b21a      	sxth	r2, r3
 80013d0:	4b11      	ldr	r3, [pc, #68]	; (8001418 <DHT22_Recieve+0x36c>)
 80013d2:	781b      	ldrb	r3, [r3, #0]
 80013d4:	b21b      	sxth	r3, r3
 80013d6:	4313      	orrs	r3, r2
 80013d8:	b21b      	sxth	r3, r3
 80013da:	b29a      	uxth	r2, r3
 80013dc:	4b10      	ldr	r3, [pc, #64]	; (8001420 <DHT22_Recieve+0x374>)
 80013de:	801a      	strh	r2, [r3, #0]
	*Humidity = (float) (RH/10.0);
 80013e0:	4b0f      	ldr	r3, [pc, #60]	; (8001420 <DHT22_Recieve+0x374>)
 80013e2:	881b      	ldrh	r3, [r3, #0]
 80013e4:	4618      	mov	r0, r3
 80013e6:	f7ff f8a5 	bl	8000534 <__aeabi_i2d>
 80013ea:	f04f 0200 	mov.w	r2, #0
 80013ee:	4b0d      	ldr	r3, [pc, #52]	; (8001424 <DHT22_Recieve+0x378>)
 80013f0:	f7ff fa34 	bl	800085c <__aeabi_ddiv>
 80013f4:	4602      	mov	r2, r0
 80013f6:	460b      	mov	r3, r1
 80013f8:	4610      	mov	r0, r2
 80013fa:	4619      	mov	r1, r3
 80013fc:	f7ff fbdc 	bl	8000bb8 <__aeabi_d2f>
 8001400:	4602      	mov	r2, r0
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	601a      	str	r2, [r3, #0]
}
 8001406:	bf00      	nop
 8001408:	3710      	adds	r7, #16
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop
 8001410:	20000210 	.word	0x20000210
 8001414:	2000027c 	.word	0x2000027c
 8001418:	20000279 	.word	0x20000279
 800141c:	20000278 	.word	0x20000278
 8001420:	2000027a 	.word	0x2000027a
 8001424:	40240000 	.word	0x40240000

08001428 <DHT22_Read_Humidity>:

void DHT22_Read_Humidity (float *Humidity)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b082      	sub	sp, #8
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
	if(iindex > 80)
 8001430:	4b13      	ldr	r3, [pc, #76]	; (8001480 <DHT22_Read_Humidity+0x58>)
 8001432:	781b      	ldrb	r3, [r3, #0]
 8001434:	2b50      	cmp	r3, #80	; 0x50
 8001436:	d914      	bls.n	8001462 <DHT22_Read_Humidity+0x3a>
	{
		DHT22_Recieve(Humidity);				// Funcion para procesar los datos obtenidos provenientes de la callback
 8001438:	6878      	ldr	r0, [r7, #4]
 800143a:	f7ff fe37 	bl	80010ac <DHT22_Recieve>

		HAL_TIM_IC_Stop_IT(&htim3, TIM_CHANNEL_1);
 800143e:	2100      	movs	r1, #0
 8001440:	4810      	ldr	r0, [pc, #64]	; (8001484 <DHT22_Read_Humidity+0x5c>)
 8001442:	f005 fc7d 	bl	8006d40 <HAL_TIM_IC_Stop_IT>

		enableCapture = 0;
 8001446:	4b10      	ldr	r3, [pc, #64]	; (8001488 <DHT22_Read_Humidity+0x60>)
 8001448:	2200      	movs	r2, #0
 800144a:	701a      	strb	r2, [r3, #0]

		iindex = 0;
 800144c:	4b0c      	ldr	r3, [pc, #48]	; (8001480 <DHT22_Read_Humidity+0x58>)
 800144e:	2200      	movs	r2, #0
 8001450:	701a      	strb	r2, [r3, #0]

		memset(timeArray,0x00,100);
 8001452:	2264      	movs	r2, #100	; 0x64
 8001454:	2100      	movs	r1, #0
 8001456:	480d      	ldr	r0, [pc, #52]	; (800148c <DHT22_Read_Humidity+0x64>)
 8001458:	f008 fced 	bl	8009e36 <memset>

		start = 0;
 800145c:	4b0c      	ldr	r3, [pc, #48]	; (8001490 <DHT22_Read_Humidity+0x68>)
 800145e:	2200      	movs	r2, #0
 8001460:	601a      	str	r2, [r3, #0]
	}

	vTaskDelay(2000);
 8001462:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001466:	f006 ffa3 	bl	80083b0 <vTaskDelay>

	Set_Pin_Output(DHT22_GPIO_Port, DHT22_Pin);
 800146a:	2180      	movs	r1, #128	; 0x80
 800146c:	4809      	ldr	r0, [pc, #36]	; (8001494 <DHT22_Read_Humidity+0x6c>)
 800146e:	f7ff fd71 	bl	8000f54 <Set_Pin_Output>

	HAL_TIM_Base_Start_IT(&htim4);
 8001472:	4809      	ldr	r0, [pc, #36]	; (8001498 <DHT22_Read_Humidity+0x70>)
 8001474:	f005 fa60 	bl	8006938 <HAL_TIM_Base_Start_IT>

}
 8001478:	bf00      	nop
 800147a:	3708      	adds	r7, #8
 800147c:	46bd      	mov	sp, r7
 800147e:	bd80      	pop	{r7, pc}
 8001480:	20000208 	.word	0x20000208
 8001484:	20000694 	.word	0x20000694
 8001488:	2000020d 	.word	0x2000020d
 800148c:	20000210 	.word	0x20000210
 8001490:	20000274 	.word	0x20000274
 8001494:	40020000 	.word	0x40020000
 8001498:	200006dc 	.word	0x200006dc

0800149c <Mostrar_Temperatura>:
//----------------------------------------------------------------------//
//---------- Funciones -------------------------------------------------//
//----------------------------------------------------------------------//

void Mostrar_Temperatura()
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b082      	sub	sp, #8
 80014a0:	af00      	add	r7, sp, #0
	float Temperatura = MedicionesEstacion.Temperature;
 80014a2:	4b2e      	ldr	r3, [pc, #184]	; (800155c <Mostrar_Temperatura+0xc0>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	607b      	str	r3, [r7, #4]

	if (i <= -50 && j <= -50)
 80014a8:	4b2d      	ldr	r3, [pc, #180]	; (8001560 <Mostrar_Temperatura+0xc4>)
 80014aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014ae:	f113 0f31 	cmn.w	r3, #49	; 0x31
 80014b2:	da08      	bge.n	80014c6 <Mostrar_Temperatura+0x2a>
 80014b4:	4b2b      	ldr	r3, [pc, #172]	; (8001564 <Mostrar_Temperatura+0xc8>)
 80014b6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014ba:	f113 0f31 	cmn.w	r3, #49	; 0x31
 80014be:	da02      	bge.n	80014c6 <Mostrar_Temperatura+0x2a>
	{
		Cambio_Pantalla = 1;
 80014c0:	4b29      	ldr	r3, [pc, #164]	; (8001568 <Mostrar_Temperatura+0xcc>)
 80014c2:	2201      	movs	r2, #1
 80014c4:	701a      	strb	r2, [r3, #0]
	}

	if(!Cambio_Pantalla && iD <= 140 && jD <= 140)
 80014c6:	4b28      	ldr	r3, [pc, #160]	; (8001568 <Mostrar_Temperatura+0xcc>)
 80014c8:	781b      	ldrb	r3, [r3, #0]
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d142      	bne.n	8001554 <Mostrar_Temperatura+0xb8>
 80014ce:	4b27      	ldr	r3, [pc, #156]	; (800156c <Mostrar_Temperatura+0xd0>)
 80014d0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014d4:	2b8c      	cmp	r3, #140	; 0x8c
 80014d6:	dc3d      	bgt.n	8001554 <Mostrar_Temperatura+0xb8>
 80014d8:	4b25      	ldr	r3, [pc, #148]	; (8001570 <Mostrar_Temperatura+0xd4>)
 80014da:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014de:	2b8c      	cmp	r3, #140	; 0x8c
 80014e0:	dc38      	bgt.n	8001554 <Mostrar_Temperatura+0xb8>
	{
		ssd1306_SetCursor(i - 3, 20);
 80014e2:	4b1f      	ldr	r3, [pc, #124]	; (8001560 <Mostrar_Temperatura+0xc4>)
 80014e4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014e8:	b29b      	uxth	r3, r3
 80014ea:	3b03      	subs	r3, #3
 80014ec:	b29b      	uxth	r3, r3
 80014ee:	b21b      	sxth	r3, r3
 80014f0:	2114      	movs	r1, #20
 80014f2:	4618      	mov	r0, r3
 80014f4:	f001 fb44 	bl	8002b80 <ssd1306_SetCursor>

		#ifdef SSD1306_INCLUDE_FONT_7x10
		ssd1306_WriteString("Temp", Font_7x10, White);
 80014f8:	4a1e      	ldr	r2, [pc, #120]	; (8001574 <Mostrar_Temperatura+0xd8>)
 80014fa:	2301      	movs	r3, #1
 80014fc:	ca06      	ldmia	r2, {r1, r2}
 80014fe:	481e      	ldr	r0, [pc, #120]	; (8001578 <Mostrar_Temperatura+0xdc>)
 8001500:	f001 fb18 	bl	8002b34 <ssd1306_WriteString>
		#endif

		ssd1306_SetCursor(j - 10, 35);
 8001504:	4b17      	ldr	r3, [pc, #92]	; (8001564 <Mostrar_Temperatura+0xc8>)
 8001506:	f9b3 3000 	ldrsh.w	r3, [r3]
 800150a:	b29b      	uxth	r3, r3
 800150c:	3b0a      	subs	r3, #10
 800150e:	b29b      	uxth	r3, r3
 8001510:	b21b      	sxth	r3, r3
 8001512:	2123      	movs	r1, #35	; 0x23
 8001514:	4618      	mov	r0, r3
 8001516:	f001 fb33 	bl	8002b80 <ssd1306_SetCursor>

		sprintf(Humedad_str, "%.1f", Temperatura);
 800151a:	6878      	ldr	r0, [r7, #4]
 800151c:	f7ff f81c 	bl	8000558 <__aeabi_f2d>
 8001520:	4602      	mov	r2, r0
 8001522:	460b      	mov	r3, r1
 8001524:	4915      	ldr	r1, [pc, #84]	; (800157c <Mostrar_Temperatura+0xe0>)
 8001526:	4816      	ldr	r0, [pc, #88]	; (8001580 <Mostrar_Temperatura+0xe4>)
 8001528:	f008 fc08 	bl	8009d3c <siprintf>

		ssd1306_WriteString(Humedad_str, Font_7x10, White);
 800152c:	4a11      	ldr	r2, [pc, #68]	; (8001574 <Mostrar_Temperatura+0xd8>)
 800152e:	2301      	movs	r3, #1
 8001530:	ca06      	ldmia	r2, {r1, r2}
 8001532:	4813      	ldr	r0, [pc, #76]	; (8001580 <Mostrar_Temperatura+0xe4>)
 8001534:	f001 fafe 	bl	8002b34 <ssd1306_WriteString>

		ssd1306_WriteChar(32, Font_7x10, White);
 8001538:	4a0e      	ldr	r2, [pc, #56]	; (8001574 <Mostrar_Temperatura+0xd8>)
 800153a:	2301      	movs	r3, #1
 800153c:	ca06      	ldmia	r2, {r1, r2}
 800153e:	2020      	movs	r0, #32
 8001540:	f001 fa78 	bl	8002a34 <ssd1306_WriteChar>

		Grados();
 8001544:	f001 fcec 	bl	8002f20 <Grados>

		#ifdef SSD1306_INCLUDE_FONT_7x10
		ssd1306_WriteString("C", Font_7x10, White);
 8001548:	4a0a      	ldr	r2, [pc, #40]	; (8001574 <Mostrar_Temperatura+0xd8>)
 800154a:	2301      	movs	r3, #1
 800154c:	ca06      	ldmia	r2, {r1, r2}
 800154e:	480d      	ldr	r0, [pc, #52]	; (8001584 <Mostrar_Temperatura+0xe8>)
 8001550:	f001 faf0 	bl	8002b34 <ssd1306_WriteString>
		#endif
	}
}
 8001554:	bf00      	nop
 8001556:	3708      	adds	r7, #8
 8001558:	46bd      	mov	sp, r7
 800155a:	bd80      	pop	{r7, pc}
 800155c:	20000b70 	.word	0x20000b70
 8001560:	20000000 	.word	0x20000000
 8001564:	20000002 	.word	0x20000002
 8001568:	2000027e 	.word	0x2000027e
 800156c:	20000004 	.word	0x20000004
 8001570:	20000006 	.word	0x20000006
 8001574:	2000000c 	.word	0x2000000c
 8001578:	0800c0b8 	.word	0x0800c0b8
 800157c:	0800c0c0 	.word	0x0800c0c0
 8001580:	20000284 	.word	0x20000284
 8001584:	0800c0c8 	.word	0x0800c0c8

08001588 <Mostrar_Humedad>:

void Mostrar_Humedad()
{
 8001588:	b580      	push	{r7, lr}
 800158a:	af00      	add	r7, sp, #0
	//Humedad = 35.456;

	Humedad = MedicionesEstacion.Humidity;
 800158c:	4b1c      	ldr	r3, [pc, #112]	; (8001600 <Mostrar_Humedad+0x78>)
 800158e:	689b      	ldr	r3, [r3, #8]
 8001590:	4a1c      	ldr	r2, [pc, #112]	; (8001604 <Mostrar_Humedad+0x7c>)
 8001592:	6013      	str	r3, [r2, #0]

	if(!Cambio_Pantalla)
 8001594:	4b1c      	ldr	r3, [pc, #112]	; (8001608 <Mostrar_Humedad+0x80>)
 8001596:	781b      	ldrb	r3, [r3, #0]
 8001598:	2b00      	cmp	r3, #0
 800159a:	d12e      	bne.n	80015fa <Mostrar_Humedad+0x72>
	{
		ssd1306_SetCursor(iD, 20);
 800159c:	4b1b      	ldr	r3, [pc, #108]	; (800160c <Mostrar_Humedad+0x84>)
 800159e:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015a2:	2114      	movs	r1, #20
 80015a4:	4618      	mov	r0, r3
 80015a6:	f001 faeb 	bl	8002b80 <ssd1306_SetCursor>

		#ifdef SSD1306_INCLUDE_FONT_7x10
		ssd1306_WriteString("Hum", Font_7x10, White);
 80015aa:	4a19      	ldr	r2, [pc, #100]	; (8001610 <Mostrar_Humedad+0x88>)
 80015ac:	2301      	movs	r3, #1
 80015ae:	ca06      	ldmia	r2, {r1, r2}
 80015b0:	4818      	ldr	r0, [pc, #96]	; (8001614 <Mostrar_Humedad+0x8c>)
 80015b2:	f001 fabf 	bl	8002b34 <ssd1306_WriteString>
		#endif

		ssd1306_SetCursor(jD - 3, 35);
 80015b6:	4b18      	ldr	r3, [pc, #96]	; (8001618 <Mostrar_Humedad+0x90>)
 80015b8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015bc:	b29b      	uxth	r3, r3
 80015be:	3b03      	subs	r3, #3
 80015c0:	b29b      	uxth	r3, r3
 80015c2:	b21b      	sxth	r3, r3
 80015c4:	2123      	movs	r1, #35	; 0x23
 80015c6:	4618      	mov	r0, r3
 80015c8:	f001 fada 	bl	8002b80 <ssd1306_SetCursor>

		sprintf(Humedad_str, "%.1f", Humedad);
 80015cc:	4b0d      	ldr	r3, [pc, #52]	; (8001604 <Mostrar_Humedad+0x7c>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	4618      	mov	r0, r3
 80015d2:	f7fe ffc1 	bl	8000558 <__aeabi_f2d>
 80015d6:	4602      	mov	r2, r0
 80015d8:	460b      	mov	r3, r1
 80015da:	4910      	ldr	r1, [pc, #64]	; (800161c <Mostrar_Humedad+0x94>)
 80015dc:	4810      	ldr	r0, [pc, #64]	; (8001620 <Mostrar_Humedad+0x98>)
 80015de:	f008 fbad 	bl	8009d3c <siprintf>

		ssd1306_WriteString(Humedad_str, Font_7x10, White);
 80015e2:	4a0b      	ldr	r2, [pc, #44]	; (8001610 <Mostrar_Humedad+0x88>)
 80015e4:	2301      	movs	r3, #1
 80015e6:	ca06      	ldmia	r2, {r1, r2}
 80015e8:	480d      	ldr	r0, [pc, #52]	; (8001620 <Mostrar_Humedad+0x98>)
 80015ea:	f001 faa3 	bl	8002b34 <ssd1306_WriteString>

		#ifdef SSD1306_INCLUDE_FONT_7x10
		ssd1306_WriteString(" %", Font_7x10, White);
 80015ee:	4a08      	ldr	r2, [pc, #32]	; (8001610 <Mostrar_Humedad+0x88>)
 80015f0:	2301      	movs	r3, #1
 80015f2:	ca06      	ldmia	r2, {r1, r2}
 80015f4:	480b      	ldr	r0, [pc, #44]	; (8001624 <Mostrar_Humedad+0x9c>)
 80015f6:	f001 fa9d 	bl	8002b34 <ssd1306_WriteString>
		#endif
	}
}
 80015fa:	bf00      	nop
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop
 8001600:	20000b70 	.word	0x20000b70
 8001604:	20000280 	.word	0x20000280
 8001608:	2000027e 	.word	0x2000027e
 800160c:	20000004 	.word	0x20000004
 8001610:	2000000c 	.word	0x2000000c
 8001614:	0800c0cc 	.word	0x0800c0cc
 8001618:	20000006 	.word	0x20000006
 800161c:	0800c0c0 	.word	0x0800c0c0
 8001620:	20000284 	.word	0x20000284
 8001624:	0800c0d0 	.word	0x0800c0d0

08001628 <Mostrar_Presion>:

uint16_t read;

void Mostrar_Presion()
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b082      	sub	sp, #8
 800162c:	af00      	add	r7, sp, #0
	float Presion = 34.56;
 800162e:	4b25      	ldr	r3, [pc, #148]	; (80016c4 <Mostrar_Presion+0x9c>)
 8001630:	607b      	str	r3, [r7, #4]

	if (i <= -50 && j <= -50)
 8001632:	4b25      	ldr	r3, [pc, #148]	; (80016c8 <Mostrar_Presion+0xa0>)
 8001634:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001638:	f113 0f31 	cmn.w	r3, #49	; 0x31
 800163c:	da08      	bge.n	8001650 <Mostrar_Presion+0x28>
 800163e:	4b23      	ldr	r3, [pc, #140]	; (80016cc <Mostrar_Presion+0xa4>)
 8001640:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001644:	f113 0f31 	cmn.w	r3, #49	; 0x31
 8001648:	da02      	bge.n	8001650 <Mostrar_Presion+0x28>
	{
		Cambio_Pantalla = 2;
 800164a:	4b21      	ldr	r3, [pc, #132]	; (80016d0 <Mostrar_Presion+0xa8>)
 800164c:	2202      	movs	r2, #2
 800164e:	701a      	strb	r2, [r3, #0]
	}

	if(Cambio_Pantalla == 1)
 8001650:	4b1f      	ldr	r3, [pc, #124]	; (80016d0 <Mostrar_Presion+0xa8>)
 8001652:	781b      	ldrb	r3, [r3, #0]
 8001654:	2b01      	cmp	r3, #1
 8001656:	d130      	bne.n	80016ba <Mostrar_Presion+0x92>
	{
		ssd1306_SetCursor(i + 2, 20);
 8001658:	4b1b      	ldr	r3, [pc, #108]	; (80016c8 <Mostrar_Presion+0xa0>)
 800165a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800165e:	b29b      	uxth	r3, r3
 8001660:	3302      	adds	r3, #2
 8001662:	b29b      	uxth	r3, r3
 8001664:	b21b      	sxth	r3, r3
 8001666:	2114      	movs	r1, #20
 8001668:	4618      	mov	r0, r3
 800166a:	f001 fa89 	bl	8002b80 <ssd1306_SetCursor>

		#ifdef SSD1306_INCLUDE_FONT_7x10
		ssd1306_WriteString("Pres", Font_7x10, White);
 800166e:	4a19      	ldr	r2, [pc, #100]	; (80016d4 <Mostrar_Presion+0xac>)
 8001670:	2301      	movs	r3, #1
 8001672:	ca06      	ldmia	r2, {r1, r2}
 8001674:	4818      	ldr	r0, [pc, #96]	; (80016d8 <Mostrar_Presion+0xb0>)
 8001676:	f001 fa5d 	bl	8002b34 <ssd1306_WriteString>
		#endif

		ssd1306_SetCursor(j - 9, 35);
 800167a:	4b14      	ldr	r3, [pc, #80]	; (80016cc <Mostrar_Presion+0xa4>)
 800167c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001680:	b29b      	uxth	r3, r3
 8001682:	3b09      	subs	r3, #9
 8001684:	b29b      	uxth	r3, r3
 8001686:	b21b      	sxth	r3, r3
 8001688:	2123      	movs	r1, #35	; 0x23
 800168a:	4618      	mov	r0, r3
 800168c:	f001 fa78 	bl	8002b80 <ssd1306_SetCursor>

		//Char_Display(Presion, 1);

		sprintf(Humedad_str, "%.1f", Presion);
 8001690:	6878      	ldr	r0, [r7, #4]
 8001692:	f7fe ff61 	bl	8000558 <__aeabi_f2d>
 8001696:	4602      	mov	r2, r0
 8001698:	460b      	mov	r3, r1
 800169a:	4910      	ldr	r1, [pc, #64]	; (80016dc <Mostrar_Presion+0xb4>)
 800169c:	4810      	ldr	r0, [pc, #64]	; (80016e0 <Mostrar_Presion+0xb8>)
 800169e:	f008 fb4d 	bl	8009d3c <siprintf>

		ssd1306_WriteString(Humedad_str, Font_7x10, White);
 80016a2:	4a0c      	ldr	r2, [pc, #48]	; (80016d4 <Mostrar_Presion+0xac>)
 80016a4:	2301      	movs	r3, #1
 80016a6:	ca06      	ldmia	r2, {r1, r2}
 80016a8:	480d      	ldr	r0, [pc, #52]	; (80016e0 <Mostrar_Presion+0xb8>)
 80016aa:	f001 fa43 	bl	8002b34 <ssd1306_WriteString>

		#ifdef SSD1306_INCLUDE_FONT_7x10
		ssd1306_WriteString(" Atm", Font_7x10, White);
 80016ae:	4a09      	ldr	r2, [pc, #36]	; (80016d4 <Mostrar_Presion+0xac>)
 80016b0:	2301      	movs	r3, #1
 80016b2:	ca06      	ldmia	r2, {r1, r2}
 80016b4:	480b      	ldr	r0, [pc, #44]	; (80016e4 <Mostrar_Presion+0xbc>)
 80016b6:	f001 fa3d 	bl	8002b34 <ssd1306_WriteString>
		#endif
	}
}
 80016ba:	bf00      	nop
 80016bc:	3708      	adds	r7, #8
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	420a3d71 	.word	0x420a3d71
 80016c8:	20000000 	.word	0x20000000
 80016cc:	20000002 	.word	0x20000002
 80016d0:	2000027e 	.word	0x2000027e
 80016d4:	2000000c 	.word	0x2000000c
 80016d8:	0800c0d4 	.word	0x0800c0d4
 80016dc:	0800c0c0 	.word	0x0800c0c0
 80016e0:	20000284 	.word	0x20000284
 80016e4:	0800c0dc 	.word	0x0800c0dc

080016e8 <Mostrar_Lux>:

void Mostrar_Lux()
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b082      	sub	sp, #8
 80016ec:	af00      	add	r7, sp, #0
	float Lux = 30.34;
 80016ee:	4b1d      	ldr	r3, [pc, #116]	; (8001764 <Mostrar_Lux+0x7c>)
 80016f0:	607b      	str	r3, [r7, #4]

	if(Cambio_Pantalla == 1)
 80016f2:	4b1d      	ldr	r3, [pc, #116]	; (8001768 <Mostrar_Lux+0x80>)
 80016f4:	781b      	ldrb	r3, [r3, #0]
 80016f6:	2b01      	cmp	r3, #1
 80016f8:	d130      	bne.n	800175c <Mostrar_Lux+0x74>
	{
		ssd1306_SetCursor(iD + 2, 20);
 80016fa:	4b1c      	ldr	r3, [pc, #112]	; (800176c <Mostrar_Lux+0x84>)
 80016fc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001700:	b29b      	uxth	r3, r3
 8001702:	3302      	adds	r3, #2
 8001704:	b29b      	uxth	r3, r3
 8001706:	b21b      	sxth	r3, r3
 8001708:	2114      	movs	r1, #20
 800170a:	4618      	mov	r0, r3
 800170c:	f001 fa38 	bl	8002b80 <ssd1306_SetCursor>

		#ifdef SSD1306_INCLUDE_FONT_7x10
		ssd1306_WriteString("Lux", Font_7x10, White);
 8001710:	4a17      	ldr	r2, [pc, #92]	; (8001770 <Mostrar_Lux+0x88>)
 8001712:	2301      	movs	r3, #1
 8001714:	ca06      	ldmia	r2, {r1, r2}
 8001716:	4817      	ldr	r0, [pc, #92]	; (8001774 <Mostrar_Lux+0x8c>)
 8001718:	f001 fa0c 	bl	8002b34 <ssd1306_WriteString>
		#endif

		ssd1306_SetCursor(jD - 4, 35);
 800171c:	4b16      	ldr	r3, [pc, #88]	; (8001778 <Mostrar_Lux+0x90>)
 800171e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001722:	b29b      	uxth	r3, r3
 8001724:	3b04      	subs	r3, #4
 8001726:	b29b      	uxth	r3, r3
 8001728:	b21b      	sxth	r3, r3
 800172a:	2123      	movs	r1, #35	; 0x23
 800172c:	4618      	mov	r0, r3
 800172e:	f001 fa27 	bl	8002b80 <ssd1306_SetCursor>

		//Char_Display(Lux, 1);

		sprintf(Humedad_str, "%.1f", Lux);
 8001732:	6878      	ldr	r0, [r7, #4]
 8001734:	f7fe ff10 	bl	8000558 <__aeabi_f2d>
 8001738:	4602      	mov	r2, r0
 800173a:	460b      	mov	r3, r1
 800173c:	490f      	ldr	r1, [pc, #60]	; (800177c <Mostrar_Lux+0x94>)
 800173e:	4810      	ldr	r0, [pc, #64]	; (8001780 <Mostrar_Lux+0x98>)
 8001740:	f008 fafc 	bl	8009d3c <siprintf>

		ssd1306_WriteString(Humedad_str, Font_7x10, White);
 8001744:	4a0a      	ldr	r2, [pc, #40]	; (8001770 <Mostrar_Lux+0x88>)
 8001746:	2301      	movs	r3, #1
 8001748:	ca06      	ldmia	r2, {r1, r2}
 800174a:	480d      	ldr	r0, [pc, #52]	; (8001780 <Mostrar_Lux+0x98>)
 800174c:	f001 f9f2 	bl	8002b34 <ssd1306_WriteString>

		#ifdef SSD1306_INCLUDE_FONT_7x10
		ssd1306_WriteString(" %", Font_7x10, White);
 8001750:	4a07      	ldr	r2, [pc, #28]	; (8001770 <Mostrar_Lux+0x88>)
 8001752:	2301      	movs	r3, #1
 8001754:	ca06      	ldmia	r2, {r1, r2}
 8001756:	480b      	ldr	r0, [pc, #44]	; (8001784 <Mostrar_Lux+0x9c>)
 8001758:	f001 f9ec 	bl	8002b34 <ssd1306_WriteString>
		#endif
	}
}
 800175c:	bf00      	nop
 800175e:	3708      	adds	r7, #8
 8001760:	46bd      	mov	sp, r7
 8001762:	bd80      	pop	{r7, pc}
 8001764:	41f2b852 	.word	0x41f2b852
 8001768:	2000027e 	.word	0x2000027e
 800176c:	20000004 	.word	0x20000004
 8001770:	2000000c 	.word	0x2000000c
 8001774:	0800c0e4 	.word	0x0800c0e4
 8001778:	20000006 	.word	0x20000006
 800177c:	0800c0c0 	.word	0x0800c0c0
 8001780:	20000284 	.word	0x20000284
 8001784:	0800c0d0 	.word	0x0800c0d0

08001788 <Mostrar_Velocidad>:

void Mostrar_Velocidad()
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b082      	sub	sp, #8
 800178c:	af00      	add	r7, sp, #0
	float Velocidad = 30.45;
 800178e:	4b25      	ldr	r3, [pc, #148]	; (8001824 <Mostrar_Velocidad+0x9c>)
 8001790:	607b      	str	r3, [r7, #4]

	if (i <= -50 && j <= -50)
 8001792:	4b25      	ldr	r3, [pc, #148]	; (8001828 <Mostrar_Velocidad+0xa0>)
 8001794:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001798:	f113 0f31 	cmn.w	r3, #49	; 0x31
 800179c:	da08      	bge.n	80017b0 <Mostrar_Velocidad+0x28>
 800179e:	4b23      	ldr	r3, [pc, #140]	; (800182c <Mostrar_Velocidad+0xa4>)
 80017a0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017a4:	f113 0f31 	cmn.w	r3, #49	; 0x31
 80017a8:	da02      	bge.n	80017b0 <Mostrar_Velocidad+0x28>
	{
		Cambio_Pantalla = 0;
 80017aa:	4b21      	ldr	r3, [pc, #132]	; (8001830 <Mostrar_Velocidad+0xa8>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	701a      	strb	r2, [r3, #0]
	}

	if(Cambio_Pantalla == 2)
 80017b0:	4b1f      	ldr	r3, [pc, #124]	; (8001830 <Mostrar_Velocidad+0xa8>)
 80017b2:	781b      	ldrb	r3, [r3, #0]
 80017b4:	2b02      	cmp	r3, #2
 80017b6:	d130      	bne.n	800181a <Mostrar_Velocidad+0x92>
	{
		ssd1306_SetCursor(i + 8, 20);
 80017b8:	4b1b      	ldr	r3, [pc, #108]	; (8001828 <Mostrar_Velocidad+0xa0>)
 80017ba:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017be:	b29b      	uxth	r3, r3
 80017c0:	3308      	adds	r3, #8
 80017c2:	b29b      	uxth	r3, r3
 80017c4:	b21b      	sxth	r3, r3
 80017c6:	2114      	movs	r1, #20
 80017c8:	4618      	mov	r0, r3
 80017ca:	f001 f9d9 	bl	8002b80 <ssd1306_SetCursor>

		#ifdef SSD1306_INCLUDE_FONT_7x10
		ssd1306_WriteString("Vel", Font_7x10, White);
 80017ce:	4a19      	ldr	r2, [pc, #100]	; (8001834 <Mostrar_Velocidad+0xac>)
 80017d0:	2301      	movs	r3, #1
 80017d2:	ca06      	ldmia	r2, {r1, r2}
 80017d4:	4818      	ldr	r0, [pc, #96]	; (8001838 <Mostrar_Velocidad+0xb0>)
 80017d6:	f001 f9ad 	bl	8002b34 <ssd1306_WriteString>
		#endif

		ssd1306_SetCursor(j - 11, 35);
 80017da:	4b14      	ldr	r3, [pc, #80]	; (800182c <Mostrar_Velocidad+0xa4>)
 80017dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017e0:	b29b      	uxth	r3, r3
 80017e2:	3b0b      	subs	r3, #11
 80017e4:	b29b      	uxth	r3, r3
 80017e6:	b21b      	sxth	r3, r3
 80017e8:	2123      	movs	r1, #35	; 0x23
 80017ea:	4618      	mov	r0, r3
 80017ec:	f001 f9c8 	bl	8002b80 <ssd1306_SetCursor>

		sprintf(Humedad_str, "%.1f", Velocidad);
 80017f0:	6878      	ldr	r0, [r7, #4]
 80017f2:	f7fe feb1 	bl	8000558 <__aeabi_f2d>
 80017f6:	4602      	mov	r2, r0
 80017f8:	460b      	mov	r3, r1
 80017fa:	4910      	ldr	r1, [pc, #64]	; (800183c <Mostrar_Velocidad+0xb4>)
 80017fc:	4810      	ldr	r0, [pc, #64]	; (8001840 <Mostrar_Velocidad+0xb8>)
 80017fe:	f008 fa9d 	bl	8009d3c <siprintf>

		ssd1306_WriteString(Humedad_str, Font_7x10, White);
 8001802:	4a0c      	ldr	r2, [pc, #48]	; (8001834 <Mostrar_Velocidad+0xac>)
 8001804:	2301      	movs	r3, #1
 8001806:	ca06      	ldmia	r2, {r1, r2}
 8001808:	480d      	ldr	r0, [pc, #52]	; (8001840 <Mostrar_Velocidad+0xb8>)
 800180a:	f001 f993 	bl	8002b34 <ssd1306_WriteString>

		#ifdef SSD1306_INCLUDE_FONT_7x10
		ssd1306_WriteString(" km/h", Font_7x10, White);
 800180e:	4a09      	ldr	r2, [pc, #36]	; (8001834 <Mostrar_Velocidad+0xac>)
 8001810:	2301      	movs	r3, #1
 8001812:	ca06      	ldmia	r2, {r1, r2}
 8001814:	480b      	ldr	r0, [pc, #44]	; (8001844 <Mostrar_Velocidad+0xbc>)
 8001816:	f001 f98d 	bl	8002b34 <ssd1306_WriteString>
		#endif
	}
}
 800181a:	bf00      	nop
 800181c:	3708      	adds	r7, #8
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	41f3999a 	.word	0x41f3999a
 8001828:	20000000 	.word	0x20000000
 800182c:	20000002 	.word	0x20000002
 8001830:	2000027e 	.word	0x2000027e
 8001834:	2000000c 	.word	0x2000000c
 8001838:	0800c0e8 	.word	0x0800c0e8
 800183c:	0800c0c0 	.word	0x0800c0c0
 8001840:	20000284 	.word	0x20000284
 8001844:	0800c0ec 	.word	0x0800c0ec

08001848 <Mostrar_Calidad_Aire>:

void Mostrar_Calidad_Aire()
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b082      	sub	sp, #8
 800184c:	af00      	add	r7, sp, #0
	float Calidad = 30.45;
 800184e:	4b1b      	ldr	r3, [pc, #108]	; (80018bc <Mostrar_Calidad_Aire+0x74>)
 8001850:	607b      	str	r3, [r7, #4]

	if(Cambio_Pantalla == 2)
 8001852:	4b1b      	ldr	r3, [pc, #108]	; (80018c0 <Mostrar_Calidad_Aire+0x78>)
 8001854:	781b      	ldrb	r3, [r3, #0]
 8001856:	2b02      	cmp	r3, #2
 8001858:	d12c      	bne.n	80018b4 <Mostrar_Calidad_Aire+0x6c>
	{
		ssd1306_SetCursor(iD + 3, 20);
 800185a:	4b1a      	ldr	r3, [pc, #104]	; (80018c4 <Mostrar_Calidad_Aire+0x7c>)
 800185c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001860:	b29b      	uxth	r3, r3
 8001862:	3303      	adds	r3, #3
 8001864:	b29b      	uxth	r3, r3
 8001866:	b21b      	sxth	r3, r3
 8001868:	2114      	movs	r1, #20
 800186a:	4618      	mov	r0, r3
 800186c:	f001 f988 	bl	8002b80 <ssd1306_SetCursor>

		#ifdef SSD1306_INCLUDE_FONT_7x10
		ssd1306_WriteString("Aire", Font_7x10, White);
 8001870:	4a15      	ldr	r2, [pc, #84]	; (80018c8 <Mostrar_Calidad_Aire+0x80>)
 8001872:	2301      	movs	r3, #1
 8001874:	ca06      	ldmia	r2, {r1, r2}
 8001876:	4815      	ldr	r0, [pc, #84]	; (80018cc <Mostrar_Calidad_Aire+0x84>)
 8001878:	f001 f95c 	bl	8002b34 <ssd1306_WriteString>
		#endif

		ssd1306_SetCursor(jD, 35);
 800187c:	4b14      	ldr	r3, [pc, #80]	; (80018d0 <Mostrar_Calidad_Aire+0x88>)
 800187e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001882:	2123      	movs	r1, #35	; 0x23
 8001884:	4618      	mov	r0, r3
 8001886:	f001 f97b 	bl	8002b80 <ssd1306_SetCursor>

		sprintf(Humedad_str, "%.1f", Calidad);
 800188a:	6878      	ldr	r0, [r7, #4]
 800188c:	f7fe fe64 	bl	8000558 <__aeabi_f2d>
 8001890:	4602      	mov	r2, r0
 8001892:	460b      	mov	r3, r1
 8001894:	490f      	ldr	r1, [pc, #60]	; (80018d4 <Mostrar_Calidad_Aire+0x8c>)
 8001896:	4810      	ldr	r0, [pc, #64]	; (80018d8 <Mostrar_Calidad_Aire+0x90>)
 8001898:	f008 fa50 	bl	8009d3c <siprintf>

		ssd1306_WriteString(Humedad_str, Font_7x10, White);
 800189c:	4a0a      	ldr	r2, [pc, #40]	; (80018c8 <Mostrar_Calidad_Aire+0x80>)
 800189e:	2301      	movs	r3, #1
 80018a0:	ca06      	ldmia	r2, {r1, r2}
 80018a2:	480d      	ldr	r0, [pc, #52]	; (80018d8 <Mostrar_Calidad_Aire+0x90>)
 80018a4:	f001 f946 	bl	8002b34 <ssd1306_WriteString>

		#ifdef SSD1306_INCLUDE_FONT_7x10
		ssd1306_WriteString(" %", Font_7x10, White);
 80018a8:	4a07      	ldr	r2, [pc, #28]	; (80018c8 <Mostrar_Calidad_Aire+0x80>)
 80018aa:	2301      	movs	r3, #1
 80018ac:	ca06      	ldmia	r2, {r1, r2}
 80018ae:	480b      	ldr	r0, [pc, #44]	; (80018dc <Mostrar_Calidad_Aire+0x94>)
 80018b0:	f001 f940 	bl	8002b34 <ssd1306_WriteString>
		#endif
	}
}
 80018b4:	bf00      	nop
 80018b6:	3708      	adds	r7, #8
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}
 80018bc:	41f3999a 	.word	0x41f3999a
 80018c0:	2000027e 	.word	0x2000027e
 80018c4:	20000004 	.word	0x20000004
 80018c8:	2000000c 	.word	0x2000000c
 80018cc:	0800c0f4 	.word	0x0800c0f4
 80018d0:	20000006 	.word	0x20000006
 80018d4:	0800c0c0 	.word	0x0800c0c0
 80018d8:	20000284 	.word	0x20000284
 80018dc:	0800c0d0 	.word	0x0800c0d0

080018e0 <Mostrar_Tiempo>:

void Mostrar_Tiempo(void)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b086      	sub	sp, #24
 80018e4:	af00      	add	r7, sp, #0
	RTC_DateTypeDef gDate;
	RTC_TimeTypeDef gTime;

	HAL_RTC_GetTime(&hrtc, &gTime, RTC_FORMAT_BIN);
 80018e6:	463b      	mov	r3, r7
 80018e8:	2200      	movs	r2, #0
 80018ea:	4619      	mov	r1, r3
 80018ec:	482e      	ldr	r0, [pc, #184]	; (80019a8 <Mostrar_Tiempo+0xc8>)
 80018ee:	f004 fc89 	bl	8006204 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &gDate, RTC_FORMAT_BIN);
 80018f2:	f107 0314 	add.w	r3, r7, #20
 80018f6:	2200      	movs	r2, #0
 80018f8:	4619      	mov	r1, r3
 80018fa:	482b      	ldr	r0, [pc, #172]	; (80019a8 <Mostrar_Tiempo+0xc8>)
 80018fc:	f004 fd64 	bl	80063c8 <HAL_RTC_GetDate>

	ssd1306_SetCursor(35, 0);
 8001900:	2100      	movs	r1, #0
 8001902:	2023      	movs	r0, #35	; 0x23
 8001904:	f001 f93c 	bl	8002b80 <ssd1306_SetCursor>

	Char_Display(15 + gTime.Hours, 0);
 8001908:	783b      	ldrb	r3, [r7, #0]
 800190a:	b29b      	uxth	r3, r3
 800190c:	330f      	adds	r3, #15
 800190e:	b29b      	uxth	r3, r3
 8001910:	2100      	movs	r1, #0
 8001912:	4618      	mov	r0, r3
 8001914:	f000 f850 	bl	80019b8 <Char_Display>
	ssd1306_WriteString(":", Font_7x10, White);
 8001918:	4a24      	ldr	r2, [pc, #144]	; (80019ac <Mostrar_Tiempo+0xcc>)
 800191a:	2301      	movs	r3, #1
 800191c:	ca06      	ldmia	r2, {r1, r2}
 800191e:	4824      	ldr	r0, [pc, #144]	; (80019b0 <Mostrar_Tiempo+0xd0>)
 8001920:	f001 f908 	bl	8002b34 <ssd1306_WriteString>
	Char_Display(1 + gTime.Minutes, 1);
 8001924:	787b      	ldrb	r3, [r7, #1]
 8001926:	b29b      	uxth	r3, r3
 8001928:	3301      	adds	r3, #1
 800192a:	b29b      	uxth	r3, r3
 800192c:	2101      	movs	r1, #1
 800192e:	4618      	mov	r0, r3
 8001930:	f000 f842 	bl	80019b8 <Char_Display>
	ssd1306_WriteString(":", Font_7x10, White);
 8001934:	4a1d      	ldr	r2, [pc, #116]	; (80019ac <Mostrar_Tiempo+0xcc>)
 8001936:	2301      	movs	r3, #1
 8001938:	ca06      	ldmia	r2, {r1, r2}
 800193a:	481d      	ldr	r0, [pc, #116]	; (80019b0 <Mostrar_Tiempo+0xd0>)
 800193c:	f001 f8fa 	bl	8002b34 <ssd1306_WriteString>
	Char_Display(gTime.Seconds, 1);
 8001940:	78bb      	ldrb	r3, [r7, #2]
 8001942:	b29b      	uxth	r3, r3
 8001944:	2101      	movs	r1, #1
 8001946:	4618      	mov	r0, r3
 8001948:	f000 f836 	bl	80019b8 <Char_Display>

	ssd1306_SetCursor(28, 54);
 800194c:	2136      	movs	r1, #54	; 0x36
 800194e:	201c      	movs	r0, #28
 8001950:	f001 f916 	bl	8002b80 <ssd1306_SetCursor>

	Char_Display(2023 + gDate.Year, 0);
 8001954:	7dfb      	ldrb	r3, [r7, #23]
 8001956:	b29b      	uxth	r3, r3
 8001958:	f203 73e7 	addw	r3, r3, #2023	; 0x7e7
 800195c:	b29b      	uxth	r3, r3
 800195e:	2100      	movs	r1, #0
 8001960:	4618      	mov	r0, r3
 8001962:	f000 f829 	bl	80019b8 <Char_Display>
	ssd1306_WriteString("/", Font_7x10, White);
 8001966:	4a11      	ldr	r2, [pc, #68]	; (80019ac <Mostrar_Tiempo+0xcc>)
 8001968:	2301      	movs	r3, #1
 800196a:	ca06      	ldmia	r2, {r1, r2}
 800196c:	4811      	ldr	r0, [pc, #68]	; (80019b4 <Mostrar_Tiempo+0xd4>)
 800196e:	f001 f8e1 	bl	8002b34 <ssd1306_WriteString>
	Char_Display(7 + gDate.Month, 1);
 8001972:	7d7b      	ldrb	r3, [r7, #21]
 8001974:	b29b      	uxth	r3, r3
 8001976:	3307      	adds	r3, #7
 8001978:	b29b      	uxth	r3, r3
 800197a:	2101      	movs	r1, #1
 800197c:	4618      	mov	r0, r3
 800197e:	f000 f81b 	bl	80019b8 <Char_Display>
	ssd1306_WriteString("/", Font_7x10, White);
 8001982:	4a0a      	ldr	r2, [pc, #40]	; (80019ac <Mostrar_Tiempo+0xcc>)
 8001984:	2301      	movs	r3, #1
 8001986:	ca06      	ldmia	r2, {r1, r2}
 8001988:	480a      	ldr	r0, [pc, #40]	; (80019b4 <Mostrar_Tiempo+0xd4>)
 800198a:	f001 f8d3 	bl	8002b34 <ssd1306_WriteString>
	Char_Display(29 + gDate.Date, 1);
 800198e:	7dbb      	ldrb	r3, [r7, #22]
 8001990:	b29b      	uxth	r3, r3
 8001992:	331d      	adds	r3, #29
 8001994:	b29b      	uxth	r3, r3
 8001996:	2101      	movs	r1, #1
 8001998:	4618      	mov	r0, r3
 800199a:	f000 f80d 	bl	80019b8 <Char_Display>
}
 800199e:	bf00      	nop
 80019a0:	3718      	adds	r7, #24
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	bf00      	nop
 80019a8:	2000062c 	.word	0x2000062c
 80019ac:	2000000c 	.word	0x2000000c
 80019b0:	0800c0fc 	.word	0x0800c0fc
 80019b4:	0800c100 	.word	0x0800c100

080019b8 <Char_Display>:

void Char_Display(uint16_t dato, uint8_t Cero)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b084      	sub	sp, #16
 80019bc:	af00      	add	r7, sp, #0
 80019be:	4603      	mov	r3, r0
 80019c0:	460a      	mov	r2, r1
 80019c2:	80fb      	strh	r3, [r7, #6]
 80019c4:	4613      	mov	r3, r2
 80019c6:	717b      	strb	r3, [r7, #5]
	uint8_t aux1 = 0, aux2 = 0, aux3 = 0, aux4 = 0;
 80019c8:	2300      	movs	r3, #0
 80019ca:	73fb      	strb	r3, [r7, #15]
 80019cc:	2300      	movs	r3, #0
 80019ce:	73bb      	strb	r3, [r7, #14]
 80019d0:	2300      	movs	r3, #0
 80019d2:	737b      	strb	r3, [r7, #13]
 80019d4:	2300      	movs	r3, #0
 80019d6:	733b      	strb	r3, [r7, #12]

	#ifdef SSD1306_INCLUDE_FONT_7x10

	if(dato >= 0 && dato < 10)
 80019d8:	88fb      	ldrh	r3, [r7, #6]
 80019da:	2b09      	cmp	r3, #9
 80019dc:	d812      	bhi.n	8001a04 <Char_Display+0x4c>
	{
		if (Cero)
 80019de:	797b      	ldrb	r3, [r7, #5]
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d005      	beq.n	80019f0 <Char_Display+0x38>
			ssd1306_WriteChar(48, Font_7x10, White);
 80019e4:	4a70      	ldr	r2, [pc, #448]	; (8001ba8 <Char_Display+0x1f0>)
 80019e6:	2301      	movs	r3, #1
 80019e8:	ca06      	ldmia	r2, {r1, r2}
 80019ea:	2030      	movs	r0, #48	; 0x30
 80019ec:	f001 f822 	bl	8002a34 <ssd1306_WriteChar>
		ssd1306_WriteChar(dato + 48, Font_7x10, White);
 80019f0:	88fb      	ldrh	r3, [r7, #6]
 80019f2:	b2db      	uxtb	r3, r3
 80019f4:	3330      	adds	r3, #48	; 0x30
 80019f6:	b2d8      	uxtb	r0, r3
 80019f8:	4a6b      	ldr	r2, [pc, #428]	; (8001ba8 <Char_Display+0x1f0>)
 80019fa:	2301      	movs	r3, #1
 80019fc:	ca06      	ldmia	r2, {r1, r2}
 80019fe:	f001 f819 	bl	8002a34 <ssd1306_WriteChar>
		ssd1306_WriteChar(aux2 + 48, Font_7x10, White);
		ssd1306_WriteChar(aux1 + 48, Font_7x10, White);
	}

	#endif
}
 8001a02:	e0cc      	b.n	8001b9e <Char_Display+0x1e6>
	else if(dato >= 10 && dato < 100)
 8001a04:	88fb      	ldrh	r3, [r7, #6]
 8001a06:	2b09      	cmp	r3, #9
 8001a08:	d926      	bls.n	8001a58 <Char_Display+0xa0>
 8001a0a:	88fb      	ldrh	r3, [r7, #6]
 8001a0c:	2b63      	cmp	r3, #99	; 0x63
 8001a0e:	d823      	bhi.n	8001a58 <Char_Display+0xa0>
		aux1 = dato / 10;
 8001a10:	88fb      	ldrh	r3, [r7, #6]
 8001a12:	4a66      	ldr	r2, [pc, #408]	; (8001bac <Char_Display+0x1f4>)
 8001a14:	fba2 2303 	umull	r2, r3, r2, r3
 8001a18:	08db      	lsrs	r3, r3, #3
 8001a1a:	b29b      	uxth	r3, r3
 8001a1c:	73fb      	strb	r3, [r7, #15]
		dato %= 10;
 8001a1e:	88fa      	ldrh	r2, [r7, #6]
 8001a20:	4b62      	ldr	r3, [pc, #392]	; (8001bac <Char_Display+0x1f4>)
 8001a22:	fba3 1302 	umull	r1, r3, r3, r2
 8001a26:	08d9      	lsrs	r1, r3, #3
 8001a28:	460b      	mov	r3, r1
 8001a2a:	009b      	lsls	r3, r3, #2
 8001a2c:	440b      	add	r3, r1
 8001a2e:	005b      	lsls	r3, r3, #1
 8001a30:	1ad3      	subs	r3, r2, r3
 8001a32:	80fb      	strh	r3, [r7, #6]
		ssd1306_WriteChar(aux1 + 48, Font_7x10, White);
 8001a34:	7bfb      	ldrb	r3, [r7, #15]
 8001a36:	3330      	adds	r3, #48	; 0x30
 8001a38:	b2d8      	uxtb	r0, r3
 8001a3a:	4a5b      	ldr	r2, [pc, #364]	; (8001ba8 <Char_Display+0x1f0>)
 8001a3c:	2301      	movs	r3, #1
 8001a3e:	ca06      	ldmia	r2, {r1, r2}
 8001a40:	f000 fff8 	bl	8002a34 <ssd1306_WriteChar>
		ssd1306_WriteChar(dato + 48, Font_7x10, White);
 8001a44:	88fb      	ldrh	r3, [r7, #6]
 8001a46:	b2db      	uxtb	r3, r3
 8001a48:	3330      	adds	r3, #48	; 0x30
 8001a4a:	b2d8      	uxtb	r0, r3
 8001a4c:	4a56      	ldr	r2, [pc, #344]	; (8001ba8 <Char_Display+0x1f0>)
 8001a4e:	2301      	movs	r3, #1
 8001a50:	ca06      	ldmia	r2, {r1, r2}
 8001a52:	f000 ffef 	bl	8002a34 <ssd1306_WriteChar>
 8001a56:	e0a2      	b.n	8001b9e <Char_Display+0x1e6>
	else if(dato >= 100 && dato < 1000)
 8001a58:	88fb      	ldrh	r3, [r7, #6]
 8001a5a:	2b63      	cmp	r3, #99	; 0x63
 8001a5c:	d940      	bls.n	8001ae0 <Char_Display+0x128>
 8001a5e:	88fb      	ldrh	r3, [r7, #6]
 8001a60:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001a64:	d23c      	bcs.n	8001ae0 <Char_Display+0x128>
		aux1 = dato % 10;
 8001a66:	88fa      	ldrh	r2, [r7, #6]
 8001a68:	4b50      	ldr	r3, [pc, #320]	; (8001bac <Char_Display+0x1f4>)
 8001a6a:	fba3 1302 	umull	r1, r3, r3, r2
 8001a6e:	08d9      	lsrs	r1, r3, #3
 8001a70:	460b      	mov	r3, r1
 8001a72:	009b      	lsls	r3, r3, #2
 8001a74:	440b      	add	r3, r1
 8001a76:	005b      	lsls	r3, r3, #1
 8001a78:	1ad3      	subs	r3, r2, r3
 8001a7a:	b29b      	uxth	r3, r3
 8001a7c:	73fb      	strb	r3, [r7, #15]
		aux2 = dato / 10;
 8001a7e:	88fb      	ldrh	r3, [r7, #6]
 8001a80:	4a4a      	ldr	r2, [pc, #296]	; (8001bac <Char_Display+0x1f4>)
 8001a82:	fba2 2303 	umull	r2, r3, r2, r3
 8001a86:	08db      	lsrs	r3, r3, #3
 8001a88:	b29b      	uxth	r3, r3
 8001a8a:	73bb      	strb	r3, [r7, #14]
		aux3 = aux2 / 10;
 8001a8c:	7bbb      	ldrb	r3, [r7, #14]
 8001a8e:	4a47      	ldr	r2, [pc, #284]	; (8001bac <Char_Display+0x1f4>)
 8001a90:	fba2 2303 	umull	r2, r3, r2, r3
 8001a94:	08db      	lsrs	r3, r3, #3
 8001a96:	737b      	strb	r3, [r7, #13]
		aux2 %= 10;
 8001a98:	7bba      	ldrb	r2, [r7, #14]
 8001a9a:	4b44      	ldr	r3, [pc, #272]	; (8001bac <Char_Display+0x1f4>)
 8001a9c:	fba3 1302 	umull	r1, r3, r3, r2
 8001aa0:	08d9      	lsrs	r1, r3, #3
 8001aa2:	460b      	mov	r3, r1
 8001aa4:	009b      	lsls	r3, r3, #2
 8001aa6:	440b      	add	r3, r1
 8001aa8:	005b      	lsls	r3, r3, #1
 8001aaa:	1ad3      	subs	r3, r2, r3
 8001aac:	73bb      	strb	r3, [r7, #14]
		ssd1306_WriteChar(aux3 + 48, Font_7x10, White);
 8001aae:	7b7b      	ldrb	r3, [r7, #13]
 8001ab0:	3330      	adds	r3, #48	; 0x30
 8001ab2:	b2d8      	uxtb	r0, r3
 8001ab4:	4a3c      	ldr	r2, [pc, #240]	; (8001ba8 <Char_Display+0x1f0>)
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	ca06      	ldmia	r2, {r1, r2}
 8001aba:	f000 ffbb 	bl	8002a34 <ssd1306_WriteChar>
		ssd1306_WriteChar(aux2 + 48, Font_7x10, White);
 8001abe:	7bbb      	ldrb	r3, [r7, #14]
 8001ac0:	3330      	adds	r3, #48	; 0x30
 8001ac2:	b2d8      	uxtb	r0, r3
 8001ac4:	4a38      	ldr	r2, [pc, #224]	; (8001ba8 <Char_Display+0x1f0>)
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	ca06      	ldmia	r2, {r1, r2}
 8001aca:	f000 ffb3 	bl	8002a34 <ssd1306_WriteChar>
		ssd1306_WriteChar(aux1 + 48, Font_7x10, White);
 8001ace:	7bfb      	ldrb	r3, [r7, #15]
 8001ad0:	3330      	adds	r3, #48	; 0x30
 8001ad2:	b2d8      	uxtb	r0, r3
 8001ad4:	4a34      	ldr	r2, [pc, #208]	; (8001ba8 <Char_Display+0x1f0>)
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	ca06      	ldmia	r2, {r1, r2}
 8001ada:	f000 ffab 	bl	8002a34 <ssd1306_WriteChar>
 8001ade:	e05e      	b.n	8001b9e <Char_Display+0x1e6>
	else if(dato >= 1000 && dato < 10000)
 8001ae0:	88fb      	ldrh	r3, [r7, #6]
 8001ae2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001ae6:	d35a      	bcc.n	8001b9e <Char_Display+0x1e6>
 8001ae8:	88fb      	ldrh	r3, [r7, #6]
 8001aea:	f242 720f 	movw	r2, #9999	; 0x270f
 8001aee:	4293      	cmp	r3, r2
 8001af0:	d855      	bhi.n	8001b9e <Char_Display+0x1e6>
		aux1 = dato % 10;
 8001af2:	88fa      	ldrh	r2, [r7, #6]
 8001af4:	4b2d      	ldr	r3, [pc, #180]	; (8001bac <Char_Display+0x1f4>)
 8001af6:	fba3 1302 	umull	r1, r3, r3, r2
 8001afa:	08d9      	lsrs	r1, r3, #3
 8001afc:	460b      	mov	r3, r1
 8001afe:	009b      	lsls	r3, r3, #2
 8001b00:	440b      	add	r3, r1
 8001b02:	005b      	lsls	r3, r3, #1
 8001b04:	1ad3      	subs	r3, r2, r3
 8001b06:	b29b      	uxth	r3, r3
 8001b08:	73fb      	strb	r3, [r7, #15]
		aux2 = dato / 10;
 8001b0a:	88fb      	ldrh	r3, [r7, #6]
 8001b0c:	4a27      	ldr	r2, [pc, #156]	; (8001bac <Char_Display+0x1f4>)
 8001b0e:	fba2 2303 	umull	r2, r3, r2, r3
 8001b12:	08db      	lsrs	r3, r3, #3
 8001b14:	b29b      	uxth	r3, r3
 8001b16:	73bb      	strb	r3, [r7, #14]
		aux3 = aux2 / 10;
 8001b18:	7bbb      	ldrb	r3, [r7, #14]
 8001b1a:	4a24      	ldr	r2, [pc, #144]	; (8001bac <Char_Display+0x1f4>)
 8001b1c:	fba2 2303 	umull	r2, r3, r2, r3
 8001b20:	08db      	lsrs	r3, r3, #3
 8001b22:	737b      	strb	r3, [r7, #13]
		aux2 %= 10;
 8001b24:	7bba      	ldrb	r2, [r7, #14]
 8001b26:	4b21      	ldr	r3, [pc, #132]	; (8001bac <Char_Display+0x1f4>)
 8001b28:	fba3 1302 	umull	r1, r3, r3, r2
 8001b2c:	08d9      	lsrs	r1, r3, #3
 8001b2e:	460b      	mov	r3, r1
 8001b30:	009b      	lsls	r3, r3, #2
 8001b32:	440b      	add	r3, r1
 8001b34:	005b      	lsls	r3, r3, #1
 8001b36:	1ad3      	subs	r3, r2, r3
 8001b38:	73bb      	strb	r3, [r7, #14]
		aux4 = aux3 / 10;
 8001b3a:	7b7b      	ldrb	r3, [r7, #13]
 8001b3c:	4a1b      	ldr	r2, [pc, #108]	; (8001bac <Char_Display+0x1f4>)
 8001b3e:	fba2 2303 	umull	r2, r3, r2, r3
 8001b42:	08db      	lsrs	r3, r3, #3
 8001b44:	733b      	strb	r3, [r7, #12]
		aux3 %= 10;
 8001b46:	7b7a      	ldrb	r2, [r7, #13]
 8001b48:	4b18      	ldr	r3, [pc, #96]	; (8001bac <Char_Display+0x1f4>)
 8001b4a:	fba3 1302 	umull	r1, r3, r3, r2
 8001b4e:	08d9      	lsrs	r1, r3, #3
 8001b50:	460b      	mov	r3, r1
 8001b52:	009b      	lsls	r3, r3, #2
 8001b54:	440b      	add	r3, r1
 8001b56:	005b      	lsls	r3, r3, #1
 8001b58:	1ad3      	subs	r3, r2, r3
 8001b5a:	737b      	strb	r3, [r7, #13]
		ssd1306_WriteChar(aux4 + 48, Font_7x10, White);
 8001b5c:	7b3b      	ldrb	r3, [r7, #12]
 8001b5e:	3330      	adds	r3, #48	; 0x30
 8001b60:	b2d8      	uxtb	r0, r3
 8001b62:	4a11      	ldr	r2, [pc, #68]	; (8001ba8 <Char_Display+0x1f0>)
 8001b64:	2301      	movs	r3, #1
 8001b66:	ca06      	ldmia	r2, {r1, r2}
 8001b68:	f000 ff64 	bl	8002a34 <ssd1306_WriteChar>
		ssd1306_WriteChar(aux3 + 48, Font_7x10, White);
 8001b6c:	7b7b      	ldrb	r3, [r7, #13]
 8001b6e:	3330      	adds	r3, #48	; 0x30
 8001b70:	b2d8      	uxtb	r0, r3
 8001b72:	4a0d      	ldr	r2, [pc, #52]	; (8001ba8 <Char_Display+0x1f0>)
 8001b74:	2301      	movs	r3, #1
 8001b76:	ca06      	ldmia	r2, {r1, r2}
 8001b78:	f000 ff5c 	bl	8002a34 <ssd1306_WriteChar>
		ssd1306_WriteChar(aux2 + 48, Font_7x10, White);
 8001b7c:	7bbb      	ldrb	r3, [r7, #14]
 8001b7e:	3330      	adds	r3, #48	; 0x30
 8001b80:	b2d8      	uxtb	r0, r3
 8001b82:	4a09      	ldr	r2, [pc, #36]	; (8001ba8 <Char_Display+0x1f0>)
 8001b84:	2301      	movs	r3, #1
 8001b86:	ca06      	ldmia	r2, {r1, r2}
 8001b88:	f000 ff54 	bl	8002a34 <ssd1306_WriteChar>
		ssd1306_WriteChar(aux1 + 48, Font_7x10, White);
 8001b8c:	7bfb      	ldrb	r3, [r7, #15]
 8001b8e:	3330      	adds	r3, #48	; 0x30
 8001b90:	b2d8      	uxtb	r0, r3
 8001b92:	4a05      	ldr	r2, [pc, #20]	; (8001ba8 <Char_Display+0x1f0>)
 8001b94:	2301      	movs	r3, #1
 8001b96:	ca06      	ldmia	r2, {r1, r2}
 8001b98:	f000 ff4c 	bl	8002a34 <ssd1306_WriteChar>
}
 8001b9c:	e7ff      	b.n	8001b9e <Char_Display+0x1e6>
 8001b9e:	bf00      	nop
 8001ba0:	3710      	adds	r7, #16
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop
 8001ba8:	2000000c 	.word	0x2000000c
 8001bac:	cccccccd 	.word	0xcccccccd

08001bb0 <Scroll>:

	#endif
}

void Scroll(uint8_t Cambio_Datos, uint8_t Posicion_X, uint8_t Posicion_Y)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b083      	sub	sp, #12
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	71fb      	strb	r3, [r7, #7]
 8001bba:	460b      	mov	r3, r1
 8001bbc:	71bb      	strb	r3, [r7, #6]
 8001bbe:	4613      	mov	r3, r2
 8001bc0:	717b      	strb	r3, [r7, #5]
	if (Flag_Datos && Flag_Scroll && Cambio_Pantalla == Cambio_Datos)
 8001bc2:	4b47      	ldr	r3, [pc, #284]	; (8001ce0 <Scroll+0x130>)
 8001bc4:	781b      	ldrb	r3, [r3, #0]
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d02f      	beq.n	8001c2a <Scroll+0x7a>
 8001bca:	4b46      	ldr	r3, [pc, #280]	; (8001ce4 <Scroll+0x134>)
 8001bcc:	781b      	ldrb	r3, [r3, #0]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d02b      	beq.n	8001c2a <Scroll+0x7a>
 8001bd2:	4b45      	ldr	r3, [pc, #276]	; (8001ce8 <Scroll+0x138>)
 8001bd4:	781b      	ldrb	r3, [r3, #0]
 8001bd6:	79fa      	ldrb	r2, [r7, #7]
 8001bd8:	429a      	cmp	r2, r3
 8001bda:	d126      	bne.n	8001c2a <Scroll+0x7a>
	{
		Flag_Scroll = 0;
 8001bdc:	4b41      	ldr	r3, [pc, #260]	; (8001ce4 <Scroll+0x134>)
 8001bde:	2200      	movs	r2, #0
 8001be0:	701a      	strb	r2, [r3, #0]

			i--;
 8001be2:	4b42      	ldr	r3, [pc, #264]	; (8001cec <Scroll+0x13c>)
 8001be4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001be8:	b29b      	uxth	r3, r3
 8001bea:	3b01      	subs	r3, #1
 8001bec:	b29b      	uxth	r3, r3
 8001bee:	b21a      	sxth	r2, r3
 8001bf0:	4b3e      	ldr	r3, [pc, #248]	; (8001cec <Scroll+0x13c>)
 8001bf2:	801a      	strh	r2, [r3, #0]
			j--;
 8001bf4:	4b3e      	ldr	r3, [pc, #248]	; (8001cf0 <Scroll+0x140>)
 8001bf6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001bfa:	b29b      	uxth	r3, r3
 8001bfc:	3b01      	subs	r3, #1
 8001bfe:	b29b      	uxth	r3, r3
 8001c00:	b21a      	sxth	r2, r3
 8001c02:	4b3b      	ldr	r3, [pc, #236]	; (8001cf0 <Scroll+0x140>)
 8001c04:	801a      	strh	r2, [r3, #0]

			iD++;
 8001c06:	4b3b      	ldr	r3, [pc, #236]	; (8001cf4 <Scroll+0x144>)
 8001c08:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c0c:	b29b      	uxth	r3, r3
 8001c0e:	3301      	adds	r3, #1
 8001c10:	b29b      	uxth	r3, r3
 8001c12:	b21a      	sxth	r2, r3
 8001c14:	4b37      	ldr	r3, [pc, #220]	; (8001cf4 <Scroll+0x144>)
 8001c16:	801a      	strh	r2, [r3, #0]
			jD++;
 8001c18:	4b37      	ldr	r3, [pc, #220]	; (8001cf8 <Scroll+0x148>)
 8001c1a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c1e:	b29b      	uxth	r3, r3
 8001c20:	3301      	adds	r3, #1
 8001c22:	b29b      	uxth	r3, r3
 8001c24:	b21a      	sxth	r2, r3
 8001c26:	4b34      	ldr	r3, [pc, #208]	; (8001cf8 <Scroll+0x148>)
 8001c28:	801a      	strh	r2, [r3, #0]
	}

	if (Cambio_Pantalla == Cambio_Datos)
 8001c2a:	4b2f      	ldr	r3, [pc, #188]	; (8001ce8 <Scroll+0x138>)
 8001c2c:	781b      	ldrb	r3, [r3, #0]
 8001c2e:	79fa      	ldrb	r2, [r7, #7]
 8001c30:	429a      	cmp	r2, r3
 8001c32:	d14f      	bne.n	8001cd4 <Scroll+0x124>
	{
		if(i < Posicion_X && j < Posicion_Y && Reinicio_Scroll == Cambio_Datos)
 8001c34:	4b2d      	ldr	r3, [pc, #180]	; (8001cec <Scroll+0x13c>)
 8001c36:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c3a:	461a      	mov	r2, r3
 8001c3c:	79bb      	ldrb	r3, [r7, #6]
 8001c3e:	429a      	cmp	r2, r3
 8001c40:	da33      	bge.n	8001caa <Scroll+0xfa>
 8001c42:	4b2b      	ldr	r3, [pc, #172]	; (8001cf0 <Scroll+0x140>)
 8001c44:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c48:	461a      	mov	r2, r3
 8001c4a:	797b      	ldrb	r3, [r7, #5]
 8001c4c:	429a      	cmp	r2, r3
 8001c4e:	da2c      	bge.n	8001caa <Scroll+0xfa>
 8001c50:	4b2a      	ldr	r3, [pc, #168]	; (8001cfc <Scroll+0x14c>)
 8001c52:	781b      	ldrb	r3, [r3, #0]
 8001c54:	79fa      	ldrb	r2, [r7, #7]
 8001c56:	429a      	cmp	r2, r3
 8001c58:	d127      	bne.n	8001caa <Scroll+0xfa>
		{
			i++;
 8001c5a:	4b24      	ldr	r3, [pc, #144]	; (8001cec <Scroll+0x13c>)
 8001c5c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c60:	b29b      	uxth	r3, r3
 8001c62:	3301      	adds	r3, #1
 8001c64:	b29b      	uxth	r3, r3
 8001c66:	b21a      	sxth	r2, r3
 8001c68:	4b20      	ldr	r3, [pc, #128]	; (8001cec <Scroll+0x13c>)
 8001c6a:	801a      	strh	r2, [r3, #0]
			j++;
 8001c6c:	4b20      	ldr	r3, [pc, #128]	; (8001cf0 <Scroll+0x140>)
 8001c6e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c72:	b29b      	uxth	r3, r3
 8001c74:	3301      	adds	r3, #1
 8001c76:	b29b      	uxth	r3, r3
 8001c78:	b21a      	sxth	r2, r3
 8001c7a:	4b1d      	ldr	r3, [pc, #116]	; (8001cf0 <Scroll+0x140>)
 8001c7c:	801a      	strh	r2, [r3, #0]

			iD--;
 8001c7e:	4b1d      	ldr	r3, [pc, #116]	; (8001cf4 <Scroll+0x144>)
 8001c80:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c84:	b29b      	uxth	r3, r3
 8001c86:	3b01      	subs	r3, #1
 8001c88:	b29b      	uxth	r3, r3
 8001c8a:	b21a      	sxth	r2, r3
 8001c8c:	4b19      	ldr	r3, [pc, #100]	; (8001cf4 <Scroll+0x144>)
 8001c8e:	801a      	strh	r2, [r3, #0]
			jD--;
 8001c90:	4b19      	ldr	r3, [pc, #100]	; (8001cf8 <Scroll+0x148>)
 8001c92:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c96:	b29b      	uxth	r3, r3
 8001c98:	3b01      	subs	r3, #1
 8001c9a:	b29b      	uxth	r3, r3
 8001c9c:	b21a      	sxth	r2, r3
 8001c9e:	4b16      	ldr	r3, [pc, #88]	; (8001cf8 <Scroll+0x148>)
 8001ca0:	801a      	strh	r2, [r3, #0]

			Flag_Datos = 0;
 8001ca2:	4b0f      	ldr	r3, [pc, #60]	; (8001ce0 <Scroll+0x130>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	701a      	strb	r2, [r3, #0]
				Reinicio_Scroll = Cambio_Datos + 1;
			}

		}
	}
}
 8001ca8:	e014      	b.n	8001cd4 <Scroll+0x124>
		else if(Reinicio_Scroll == Cambio_Datos)
 8001caa:	4b14      	ldr	r3, [pc, #80]	; (8001cfc <Scroll+0x14c>)
 8001cac:	781b      	ldrb	r3, [r3, #0]
 8001cae:	79fa      	ldrb	r2, [r7, #7]
 8001cb0:	429a      	cmp	r2, r3
 8001cb2:	d10f      	bne.n	8001cd4 <Scroll+0x124>
			Datos = 3000;
 8001cb4:	4b12      	ldr	r3, [pc, #72]	; (8001d00 <Scroll+0x150>)
 8001cb6:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001cba:	801a      	strh	r2, [r3, #0]
			if(Cambio_Datos == 2)
 8001cbc:	79fb      	ldrb	r3, [r7, #7]
 8001cbe:	2b02      	cmp	r3, #2
 8001cc0:	d103      	bne.n	8001cca <Scroll+0x11a>
				Reinicio_Scroll = 0;
 8001cc2:	4b0e      	ldr	r3, [pc, #56]	; (8001cfc <Scroll+0x14c>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	701a      	strb	r2, [r3, #0]
}
 8001cc8:	e004      	b.n	8001cd4 <Scroll+0x124>
				Reinicio_Scroll = Cambio_Datos + 1;
 8001cca:	79fb      	ldrb	r3, [r7, #7]
 8001ccc:	3301      	adds	r3, #1
 8001cce:	b2da      	uxtb	r2, r3
 8001cd0:	4b0a      	ldr	r3, [pc, #40]	; (8001cfc <Scroll+0x14c>)
 8001cd2:	701a      	strb	r2, [r3, #0]
}
 8001cd4:	bf00      	nop
 8001cd6:	370c      	adds	r7, #12
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cde:	4770      	bx	lr
 8001ce0:	20000b6d 	.word	0x20000b6d
 8001ce4:	20000b6c 	.word	0x20000b6c
 8001ce8:	2000027e 	.word	0x2000027e
 8001cec:	20000000 	.word	0x20000000
 8001cf0:	20000002 	.word	0x20000002
 8001cf4:	20000004 	.word	0x20000004
 8001cf8:	20000006 	.word	0x20000006
 8001cfc:	2000027d 	.word	0x2000027d
 8001d00:	20000008 	.word	0x20000008

08001d04 <Mostrar_Datos>:
	}
}


void Mostrar_Datos()
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	af00      	add	r7, sp, #0
	ssd1306_Fill(Black);
 8001d08:	2000      	movs	r0, #0
 8001d0a:	f000 fddd 	bl	80028c8 <ssd1306_Fill>

	Scroll(0, 25, 17);
 8001d0e:	2211      	movs	r2, #17
 8001d10:	2119      	movs	r1, #25
 8001d12:	2000      	movs	r0, #0
 8001d14:	f7ff ff4c 	bl	8001bb0 <Scroll>

	Mostrar_Tiempo();
 8001d18:	f7ff fde2 	bl	80018e0 <Mostrar_Tiempo>
	Mostrar_Temperatura();
 8001d1c:	f7ff fbbe 	bl	800149c <Mostrar_Temperatura>
	Mostrar_Humedad();
 8001d20:	f7ff fc32 	bl	8001588 <Mostrar_Humedad>

	Scroll(1, 25, 17);
 8001d24:	2211      	movs	r2, #17
 8001d26:	2119      	movs	r1, #25
 8001d28:	2001      	movs	r0, #1
 8001d2a:	f7ff ff41 	bl	8001bb0 <Scroll>

	Mostrar_Tiempo();
 8001d2e:	f7ff fdd7 	bl	80018e0 <Mostrar_Tiempo>
	Mostrar_Presion();
 8001d32:	f7ff fc79 	bl	8001628 <Mostrar_Presion>
	Mostrar_Lux();
 8001d36:	f7ff fcd7 	bl	80016e8 <Mostrar_Lux>

	Scroll(2, 25, 17);
 8001d3a:	2211      	movs	r2, #17
 8001d3c:	2119      	movs	r1, #25
 8001d3e:	2002      	movs	r0, #2
 8001d40:	f7ff ff36 	bl	8001bb0 <Scroll>

	Mostrar_Tiempo();
 8001d44:	f7ff fdcc 	bl	80018e0 <Mostrar_Tiempo>
	Mostrar_Velocidad();
 8001d48:	f7ff fd1e 	bl	8001788 <Mostrar_Velocidad>
	Mostrar_Calidad_Aire();
 8001d4c:	f7ff fd7c 	bl	8001848 <Mostrar_Calidad_Aire>

	Battery_100();
 8001d50:	f001 f852 	bl	8002df8 <Battery_100>
	Wifi_On();
 8001d54:	f001 f87e 	bl	8002e54 <Wifi_On>

	ssd1306_UpdateScreen();
 8001d58:	f000 fdda 	bl	8002910 <ssd1306_UpdateScreen>
}
 8001d5c:	bf00      	nop
 8001d5e:	bd80      	pop	{r7, pc}

08001d60 <LM35_Read_Temperature>:
 *  Created on: Sep 28, 2023
 *      Author: axu_n
 */

float LM35_Read_Temperature(unsigned int Temp_ADC)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b082      	sub	sp, #8
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
	return ((330.0 * Temp_ADC)/4095);
 8001d68:	6878      	ldr	r0, [r7, #4]
 8001d6a:	f7fe fbd3 	bl	8000514 <__aeabi_ui2d>
 8001d6e:	a30e      	add	r3, pc, #56	; (adr r3, 8001da8 <LM35_Read_Temperature+0x48>)
 8001d70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d74:	f7fe fc48 	bl	8000608 <__aeabi_dmul>
 8001d78:	4602      	mov	r2, r0
 8001d7a:	460b      	mov	r3, r1
 8001d7c:	4610      	mov	r0, r2
 8001d7e:	4619      	mov	r1, r3
 8001d80:	a30b      	add	r3, pc, #44	; (adr r3, 8001db0 <LM35_Read_Temperature+0x50>)
 8001d82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d86:	f7fe fd69 	bl	800085c <__aeabi_ddiv>
 8001d8a:	4602      	mov	r2, r0
 8001d8c:	460b      	mov	r3, r1
 8001d8e:	4610      	mov	r0, r2
 8001d90:	4619      	mov	r1, r3
 8001d92:	f7fe ff11 	bl	8000bb8 <__aeabi_d2f>
 8001d96:	4603      	mov	r3, r0
 8001d98:	ee07 3a90 	vmov	s15, r3
}
 8001d9c:	eeb0 0a67 	vmov.f32	s0, s15
 8001da0:	3708      	adds	r7, #8
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	00000000 	.word	0x00000000
 8001dac:	4074a000 	.word	0x4074a000
 8001db0:	00000000 	.word	0x00000000
 8001db4:	40affe00 	.word	0x40affe00

08001db8 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001db8:	b480      	push	{r7}
 8001dba:	b085      	sub	sp, #20
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	60f8      	str	r0, [r7, #12]
 8001dc0:	60b9      	str	r1, [r7, #8]
 8001dc2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	4a07      	ldr	r2, [pc, #28]	; (8001de4 <vApplicationGetIdleTaskMemory+0x2c>)
 8001dc8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001dca:	68bb      	ldr	r3, [r7, #8]
 8001dcc:	4a06      	ldr	r2, [pc, #24]	; (8001de8 <vApplicationGetIdleTaskMemory+0x30>)
 8001dce:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	2280      	movs	r2, #128	; 0x80
 8001dd4:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001dd6:	bf00      	nop
 8001dd8:	3714      	adds	r7, #20
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de0:	4770      	bx	lr
 8001de2:	bf00      	nop
 8001de4:	20000290 	.word	0x20000290
 8001de8:	20000330 	.word	0x20000330

08001dec <Set_Time>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void Set_Time(void)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b086      	sub	sp, #24
 8001df0:	af00      	add	r7, sp, #0
	/** Initialize RTC and set the Time and Date
	*/

	RTC_TimeTypeDef sTime = {0};
 8001df2:	1d3b      	adds	r3, r7, #4
 8001df4:	2200      	movs	r2, #0
 8001df6:	601a      	str	r2, [r3, #0]
 8001df8:	605a      	str	r2, [r3, #4]
 8001dfa:	609a      	str	r2, [r3, #8]
 8001dfc:	60da      	str	r2, [r3, #12]
 8001dfe:	611a      	str	r2, [r3, #16]
	RTC_DateTypeDef sDate = {0};
 8001e00:	2300      	movs	r3, #0
 8001e02:	603b      	str	r3, [r7, #0]

	sTime.Hours = 0x0;
 8001e04:	2300      	movs	r3, #0
 8001e06:	713b      	strb	r3, [r7, #4]
	sTime.Minutes = 0x0;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	717b      	strb	r3, [r7, #5]
	sTime.Seconds = 0x0;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	71bb      	strb	r3, [r7, #6]
	sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001e10:	2300      	movs	r3, #0
 8001e12:	613b      	str	r3, [r7, #16]
	sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001e14:	2300      	movs	r3, #0
 8001e16:	617b      	str	r3, [r7, #20]

	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001e18:	1d3b      	adds	r3, r7, #4
 8001e1a:	2201      	movs	r2, #1
 8001e1c:	4619      	mov	r1, r3
 8001e1e:	4812      	ldr	r0, [pc, #72]	; (8001e68 <Set_Time+0x7c>)
 8001e20:	f004 f956 	bl	80060d0 <HAL_RTC_SetTime>
 8001e24:	4603      	mov	r3, r0
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d001      	beq.n	8001e2e <Set_Time+0x42>
	{
		Error_Handler();
 8001e2a:	f000 fca5 	bl	8002778 <Error_Handler>
	}

	sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	703b      	strb	r3, [r7, #0]
	sDate.Month = RTC_MONTH_JANUARY;
 8001e32:	2301      	movs	r3, #1
 8001e34:	707b      	strb	r3, [r7, #1]
	sDate.Date = 0x1;
 8001e36:	2301      	movs	r3, #1
 8001e38:	70bb      	strb	r3, [r7, #2]
	sDate.Year = 0x0;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	70fb      	strb	r3, [r7, #3]

	if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001e3e:	463b      	mov	r3, r7
 8001e40:	2201      	movs	r2, #1
 8001e42:	4619      	mov	r1, r3
 8001e44:	4808      	ldr	r0, [pc, #32]	; (8001e68 <Set_Time+0x7c>)
 8001e46:	f004 fa3b 	bl	80062c0 <HAL_RTC_SetDate>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d001      	beq.n	8001e54 <Set_Time+0x68>
	{
		Error_Handler();
 8001e50:	f000 fc92 	bl	8002778 <Error_Handler>
	}

	HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0x32F2);
 8001e54:	f243 22f2 	movw	r2, #13042	; 0x32f2
 8001e58:	2101      	movs	r1, #1
 8001e5a:	4803      	ldr	r0, [pc, #12]	; (8001e68 <Set_Time+0x7c>)
 8001e5c:	f004 fcea 	bl	8006834 <HAL_RTCEx_BKUPWrite>
}
 8001e60:	bf00      	nop
 8001e62:	3718      	adds	r7, #24
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bd80      	pop	{r7, pc}
 8001e68:	2000062c 	.word	0x2000062c

08001e6c <Set_Alarm>:

void Set_Alarm (void)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b08a      	sub	sp, #40	; 0x28
 8001e70:	af00      	add	r7, sp, #0

	RTC_AlarmTypeDef sAlarm = {0};
 8001e72:	463b      	mov	r3, r7
 8001e74:	2228      	movs	r2, #40	; 0x28
 8001e76:	2100      	movs	r1, #0
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f007 ffdc 	bl	8009e36 <memset>

	/** Enable the Alarm A
	*/
	sAlarm.AlarmTime.Hours = 0x0;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	703b      	strb	r3, [r7, #0]
	sAlarm.AlarmTime.Minutes = 0x0;
 8001e82:	2300      	movs	r3, #0
 8001e84:	707b      	strb	r3, [r7, #1]
	sAlarm.AlarmTime.Seconds = 0x0;
 8001e86:	2300      	movs	r3, #0
 8001e88:	70bb      	strb	r3, [r7, #2]
	sAlarm.AlarmTime.SubSeconds = 0x0;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	607b      	str	r3, [r7, #4]
	sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	60fb      	str	r3, [r7, #12]
	sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001e92:	2300      	movs	r3, #0
 8001e94:	613b      	str	r3, [r7, #16]
	sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001e96:	2300      	movs	r3, #0
 8001e98:	617b      	str	r3, [r7, #20]
	sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	61bb      	str	r3, [r7, #24]
	sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	61fb      	str	r3, [r7, #28]
	sAlarm.AlarmDateWeekDay = 0x1;
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	f887 3020 	strb.w	r3, [r7, #32]
	sAlarm.Alarm = RTC_ALARM_A;
 8001ea8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001eac:	627b      	str	r3, [r7, #36]	; 0x24

	if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8001eae:	463b      	mov	r3, r7
 8001eb0:	2201      	movs	r2, #1
 8001eb2:	4619      	mov	r1, r3
 8001eb4:	4805      	ldr	r0, [pc, #20]	; (8001ecc <Set_Alarm+0x60>)
 8001eb6:	f004 fad6 	bl	8006466 <HAL_RTC_SetAlarm>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d001      	beq.n	8001ec4 <Set_Alarm+0x58>
	{
		Error_Handler();
 8001ec0:	f000 fc5a 	bl	8002778 <Error_Handler>
	}
	/* USER CODE BEGIN RTC_Init 2 */

	/* USER CODE END RTC_Init 2 */
}
 8001ec4:	bf00      	nop
 8001ec6:	3728      	adds	r7, #40	; 0x28
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}
 8001ecc:	2000062c 	.word	0x2000062c

08001ed0 <Task_Data_Display>:

void Task_Data_Display (void *pvParameters)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b084      	sub	sp, #16
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
	//vTaskPrioritySet(Task_ReadSensors, tskIDLE_PRIORITY + 2);

	ssd1306_Init();
 8001ed8:	f000 fc8c 	bl	80027f4 <ssd1306_Init>

	if (HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1))
 8001edc:	2101      	movs	r1, #1
 8001ede:	480f      	ldr	r0, [pc, #60]	; (8001f1c <Task_Data_Display+0x4c>)
 8001ee0:	f004 fcc2 	bl	8006868 <HAL_RTCEx_BKUPRead>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d001      	beq.n	8001eee <Task_Data_Display+0x1e>
	{
	  Set_Time();
 8001eea:	f7ff ff7f 	bl	8001dec <Set_Time>
	}

	Set_Alarm();
 8001eee:	f7ff ffbd 	bl	8001e6c <Set_Alarm>

	for (int i = 0; i < 128 * 64 / 8; ++i) {
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	60fb      	str	r3, [r7, #12]
 8001ef6:	e007      	b.n	8001f08 <Task_Data_Display+0x38>
		 screenBuffer[i] = 0xFF;
 8001ef8:	4a09      	ldr	r2, [pc, #36]	; (8001f20 <Task_Data_Display+0x50>)
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	4413      	add	r3, r2
 8001efe:	22ff      	movs	r2, #255	; 0xff
 8001f00:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 128 * 64 / 8; ++i) {
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	3301      	adds	r3, #1
 8001f06:	60fb      	str	r3, [r7, #12]
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f0e:	dbf3      	blt.n	8001ef8 <Task_Data_Display+0x28>
	}

	HAL_TIM_Base_Start_IT(&htim2);
 8001f10:	4804      	ldr	r0, [pc, #16]	; (8001f24 <Task_Data_Display+0x54>)
 8001f12:	f004 fd11 	bl	8006938 <HAL_TIM_Base_Start_IT>

	while(1)
	{
		Mostrar_Datos();
 8001f16:	f7ff fef5 	bl	8001d04 <Mostrar_Datos>
 8001f1a:	e7fc      	b.n	8001f16 <Task_Data_Display+0x46>
 8001f1c:	2000062c 	.word	0x2000062c
 8001f20:	2000076c 	.word	0x2000076c
 8001f24:	2000064c 	.word	0x2000064c

08001f28 <Task_ReadSensors>:
	}
}

void Task_ReadSensors(void *pvParam)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b082      	sub	sp, #8
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
	HAL_TIM_Base_Start_IT(&htim4);
 8001f30:	480c      	ldr	r0, [pc, #48]	; (8001f64 <Task_ReadSensors+0x3c>)
 8001f32:	f004 fd01 	bl	8006938 <HAL_TIM_Base_Start_IT>

	HAL_ADC_Start_DMA(&hadc1, &Temp_ADC, 1);
 8001f36:	2201      	movs	r2, #1
 8001f38:	490b      	ldr	r1, [pc, #44]	; (8001f68 <Task_ReadSensors+0x40>)
 8001f3a:	480c      	ldr	r0, [pc, #48]	; (8001f6c <Task_ReadSensors+0x44>)
 8001f3c:	f001 fca0 	bl	8003880 <HAL_ADC_Start_DMA>
		//xSemaphoreTake(sem1, portMAX_DELAY);
		//BME280_Measure(&MedicionesEstacion.Temperature, &MedicionesEstacion.Pressure);
		//BH1750_ReadLight(&MedicionesEstacion.Light);
		//MedicionesEstacion.AirQuality= MQ135_NivelContaminacion(ConversionGasADC);

		MedicionesEstacion.Temperature = LM35_Read_Temperature(Temp_ADC);
 8001f40:	4b09      	ldr	r3, [pc, #36]	; (8001f68 <Task_ReadSensors+0x40>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4618      	mov	r0, r3
 8001f46:	f7ff ff0b 	bl	8001d60 <LM35_Read_Temperature>
 8001f4a:	eef0 7a40 	vmov.f32	s15, s0
 8001f4e:	4b08      	ldr	r3, [pc, #32]	; (8001f70 <Task_ReadSensors+0x48>)
 8001f50:	edc3 7a00 	vstr	s15, [r3]
		DHT22_Read_Humidity(&MedicionesEstacion.Humidity);
 8001f54:	4807      	ldr	r0, [pc, #28]	; (8001f74 <Task_ReadSensors+0x4c>)
 8001f56:	f7ff fa67 	bl	8001428 <DHT22_Read_Humidity>

		//xSemaphoreGive(sem1);

		//vTaskPrioritySet(Task_ReadSensors, tskIDLE_PRIORITY + 1);

		vTaskDelay(pdMS_TO_TICKS(1000));
 8001f5a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001f5e:	f006 fa27 	bl	80083b0 <vTaskDelay>
		MedicionesEstacion.Temperature = LM35_Read_Temperature(Temp_ADC);
 8001f62:	e7ed      	b.n	8001f40 <Task_ReadSensors+0x18>
 8001f64:	200006dc 	.word	0x200006dc
 8001f68:	20000768 	.word	0x20000768
 8001f6c:	20000530 	.word	0x20000530
 8001f70:	20000b70 	.word	0x20000b70
 8001f74:	20000b78 	.word	0x20000b78

08001f78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b082      	sub	sp, #8
 8001f7c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f7e:	f001 fbd5 	bl	800372c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f82:	f000 f833 	bl	8001fec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f86:	f000 fafb 	bl	8002580 <MX_GPIO_Init>
  MX_DMA_Init();
 8001f8a:	f000 fad9 	bl	8002540 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001f8e:	f000 faad 	bl	80024ec <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001f92:	f000 f8e9 	bl	8002168 <MX_I2C1_Init>
  MX_TIM2_Init();
 8001f96:	f000 f9a1 	bl	80022dc <MX_TIM2_Init>
  MX_RTC_Init();
 8001f9a:	f000 f913 	bl	80021c4 <MX_RTC_Init>
  MX_TIM3_Init();
 8001f9e:	f000 f9e9 	bl	8002374 <MX_TIM3_Init>
  MX_ADC1_Init();
 8001fa2:	f000 f88f 	bl	80020c4 <MX_ADC1_Init>
  MX_TIM4_Init();
 8001fa6:	f000 fa55 	bl	8002454 <MX_TIM4_Init>
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
#endif

  /* USER CODE BEGIN RTOS_THREADS */

  xTaskCreate(Task_Data_Display, "Data_Display", configMINIMAL_STACK_SIZE * 3, NULL, tskIDLE_PRIORITY + 1, NULL);
 8001faa:	2300      	movs	r3, #0
 8001fac:	9301      	str	r3, [sp, #4]
 8001fae:	2301      	movs	r3, #1
 8001fb0:	9300      	str	r3, [sp, #0]
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8001fb8:	4908      	ldr	r1, [pc, #32]	; (8001fdc <main+0x64>)
 8001fba:	4809      	ldr	r0, [pc, #36]	; (8001fe0 <main+0x68>)
 8001fbc:	f006 f8ab 	bl	8008116 <xTaskCreate>
  xTaskCreate(Task_ReadSensors, "ReadSensors", configMINIMAL_STACK_SIZE, NULL, tskIDLE_PRIORITY + 1, NULL);
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	9301      	str	r3, [sp, #4]
 8001fc4:	2301      	movs	r3, #1
 8001fc6:	9300      	str	r3, [sp, #0]
 8001fc8:	2300      	movs	r3, #0
 8001fca:	2280      	movs	r2, #128	; 0x80
 8001fcc:	4905      	ldr	r1, [pc, #20]	; (8001fe4 <main+0x6c>)
 8001fce:	4806      	ldr	r0, [pc, #24]	; (8001fe8 <main+0x70>)
 8001fd0:	f006 f8a1 	bl	8008116 <xTaskCreate>

  vTaskStartScheduler();
 8001fd4:	f006 fa20 	bl	8008418 <vTaskStartScheduler>
#endif

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001fd8:	e7fe      	b.n	8001fd8 <main+0x60>
 8001fda:	bf00      	nop
 8001fdc:	0800c104 	.word	0x0800c104
 8001fe0:	08001ed1 	.word	0x08001ed1
 8001fe4:	0800c114 	.word	0x0800c114
 8001fe8:	08001f29 	.word	0x08001f29

08001fec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b094      	sub	sp, #80	; 0x50
 8001ff0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ff2:	f107 0320 	add.w	r3, r7, #32
 8001ff6:	2230      	movs	r2, #48	; 0x30
 8001ff8:	2100      	movs	r1, #0
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	f007 ff1b 	bl	8009e36 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002000:	f107 030c 	add.w	r3, r7, #12
 8002004:	2200      	movs	r2, #0
 8002006:	601a      	str	r2, [r3, #0]
 8002008:	605a      	str	r2, [r3, #4]
 800200a:	609a      	str	r2, [r3, #8]
 800200c:	60da      	str	r2, [r3, #12]
 800200e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002010:	2300      	movs	r3, #0
 8002012:	60bb      	str	r3, [r7, #8]
 8002014:	4b29      	ldr	r3, [pc, #164]	; (80020bc <SystemClock_Config+0xd0>)
 8002016:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002018:	4a28      	ldr	r2, [pc, #160]	; (80020bc <SystemClock_Config+0xd0>)
 800201a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800201e:	6413      	str	r3, [r2, #64]	; 0x40
 8002020:	4b26      	ldr	r3, [pc, #152]	; (80020bc <SystemClock_Config+0xd0>)
 8002022:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002024:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002028:	60bb      	str	r3, [r7, #8]
 800202a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800202c:	2300      	movs	r3, #0
 800202e:	607b      	str	r3, [r7, #4]
 8002030:	4b23      	ldr	r3, [pc, #140]	; (80020c0 <SystemClock_Config+0xd4>)
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002038:	4a21      	ldr	r2, [pc, #132]	; (80020c0 <SystemClock_Config+0xd4>)
 800203a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800203e:	6013      	str	r3, [r2, #0]
 8002040:	4b1f      	ldr	r3, [pc, #124]	; (80020c0 <SystemClock_Config+0xd4>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002048:	607b      	str	r3, [r7, #4]
 800204a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 800204c:	2309      	movs	r3, #9
 800204e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8002050:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8002054:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002056:	2301      	movs	r3, #1
 8002058:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800205a:	2302      	movs	r3, #2
 800205c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800205e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002062:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002064:	2304      	movs	r3, #4
 8002066:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8002068:	2354      	movs	r3, #84	; 0x54
 800206a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800206c:	2302      	movs	r3, #2
 800206e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002070:	2307      	movs	r3, #7
 8002072:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002074:	f107 0320 	add.w	r3, r7, #32
 8002078:	4618      	mov	r0, r3
 800207a:	f003 f9fb 	bl	8005474 <HAL_RCC_OscConfig>
 800207e:	4603      	mov	r3, r0
 8002080:	2b00      	cmp	r3, #0
 8002082:	d001      	beq.n	8002088 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8002084:	f000 fb78 	bl	8002778 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002088:	230f      	movs	r3, #15
 800208a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800208c:	2302      	movs	r3, #2
 800208e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002090:	2300      	movs	r3, #0
 8002092:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002094:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002098:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800209a:	2300      	movs	r3, #0
 800209c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800209e:	f107 030c 	add.w	r3, r7, #12
 80020a2:	2102      	movs	r1, #2
 80020a4:	4618      	mov	r0, r3
 80020a6:	f003 fc5d 	bl	8005964 <HAL_RCC_ClockConfig>
 80020aa:	4603      	mov	r3, r0
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d001      	beq.n	80020b4 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 80020b0:	f000 fb62 	bl	8002778 <Error_Handler>
  }
}
 80020b4:	bf00      	nop
 80020b6:	3750      	adds	r7, #80	; 0x50
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bd80      	pop	{r7, pc}
 80020bc:	40023800 	.word	0x40023800
 80020c0:	40007000 	.word	0x40007000

080020c4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b084      	sub	sp, #16
 80020c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80020ca:	463b      	mov	r3, r7
 80020cc:	2200      	movs	r2, #0
 80020ce:	601a      	str	r2, [r3, #0]
 80020d0:	605a      	str	r2, [r3, #4]
 80020d2:	609a      	str	r2, [r3, #8]
 80020d4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80020d6:	4b21      	ldr	r3, [pc, #132]	; (800215c <MX_ADC1_Init+0x98>)
 80020d8:	4a21      	ldr	r2, [pc, #132]	; (8002160 <MX_ADC1_Init+0x9c>)
 80020da:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80020dc:	4b1f      	ldr	r3, [pc, #124]	; (800215c <MX_ADC1_Init+0x98>)
 80020de:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80020e2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80020e4:	4b1d      	ldr	r3, [pc, #116]	; (800215c <MX_ADC1_Init+0x98>)
 80020e6:	2200      	movs	r2, #0
 80020e8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80020ea:	4b1c      	ldr	r3, [pc, #112]	; (800215c <MX_ADC1_Init+0x98>)
 80020ec:	2201      	movs	r2, #1
 80020ee:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80020f0:	4b1a      	ldr	r3, [pc, #104]	; (800215c <MX_ADC1_Init+0x98>)
 80020f2:	2201      	movs	r2, #1
 80020f4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80020f6:	4b19      	ldr	r3, [pc, #100]	; (800215c <MX_ADC1_Init+0x98>)
 80020f8:	2200      	movs	r2, #0
 80020fa:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80020fe:	4b17      	ldr	r3, [pc, #92]	; (800215c <MX_ADC1_Init+0x98>)
 8002100:	2200      	movs	r2, #0
 8002102:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002104:	4b15      	ldr	r3, [pc, #84]	; (800215c <MX_ADC1_Init+0x98>)
 8002106:	4a17      	ldr	r2, [pc, #92]	; (8002164 <MX_ADC1_Init+0xa0>)
 8002108:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800210a:	4b14      	ldr	r3, [pc, #80]	; (800215c <MX_ADC1_Init+0x98>)
 800210c:	2200      	movs	r2, #0
 800210e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002110:	4b12      	ldr	r3, [pc, #72]	; (800215c <MX_ADC1_Init+0x98>)
 8002112:	2201      	movs	r2, #1
 8002114:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8002116:	4b11      	ldr	r3, [pc, #68]	; (800215c <MX_ADC1_Init+0x98>)
 8002118:	2201      	movs	r2, #1
 800211a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800211e:	4b0f      	ldr	r3, [pc, #60]	; (800215c <MX_ADC1_Init+0x98>)
 8002120:	2200      	movs	r2, #0
 8002122:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002124:	480d      	ldr	r0, [pc, #52]	; (800215c <MX_ADC1_Init+0x98>)
 8002126:	f001 fb67 	bl	80037f8 <HAL_ADC_Init>
 800212a:	4603      	mov	r3, r0
 800212c:	2b00      	cmp	r3, #0
 800212e:	d001      	beq.n	8002134 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8002130:	f000 fb22 	bl	8002778 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002134:	2300      	movs	r3, #0
 8002136:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002138:	2301      	movs	r3, #1
 800213a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 800213c:	2307      	movs	r3, #7
 800213e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002140:	463b      	mov	r3, r7
 8002142:	4619      	mov	r1, r3
 8002144:	4805      	ldr	r0, [pc, #20]	; (800215c <MX_ADC1_Init+0x98>)
 8002146:	f001 fca9 	bl	8003a9c <HAL_ADC_ConfigChannel>
 800214a:	4603      	mov	r3, r0
 800214c:	2b00      	cmp	r3, #0
 800214e:	d001      	beq.n	8002154 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8002150:	f000 fb12 	bl	8002778 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002154:	bf00      	nop
 8002156:	3710      	adds	r7, #16
 8002158:	46bd      	mov	sp, r7
 800215a:	bd80      	pop	{r7, pc}
 800215c:	20000530 	.word	0x20000530
 8002160:	40012000 	.word	0x40012000
 8002164:	0f000001 	.word	0x0f000001

08002168 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800216c:	4b12      	ldr	r3, [pc, #72]	; (80021b8 <MX_I2C1_Init+0x50>)
 800216e:	4a13      	ldr	r2, [pc, #76]	; (80021bc <MX_I2C1_Init+0x54>)
 8002170:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8002172:	4b11      	ldr	r3, [pc, #68]	; (80021b8 <MX_I2C1_Init+0x50>)
 8002174:	4a12      	ldr	r2, [pc, #72]	; (80021c0 <MX_I2C1_Init+0x58>)
 8002176:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002178:	4b0f      	ldr	r3, [pc, #60]	; (80021b8 <MX_I2C1_Init+0x50>)
 800217a:	2200      	movs	r2, #0
 800217c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800217e:	4b0e      	ldr	r3, [pc, #56]	; (80021b8 <MX_I2C1_Init+0x50>)
 8002180:	2200      	movs	r2, #0
 8002182:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002184:	4b0c      	ldr	r3, [pc, #48]	; (80021b8 <MX_I2C1_Init+0x50>)
 8002186:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800218a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800218c:	4b0a      	ldr	r3, [pc, #40]	; (80021b8 <MX_I2C1_Init+0x50>)
 800218e:	2200      	movs	r2, #0
 8002190:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002192:	4b09      	ldr	r3, [pc, #36]	; (80021b8 <MX_I2C1_Init+0x50>)
 8002194:	2200      	movs	r2, #0
 8002196:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002198:	4b07      	ldr	r3, [pc, #28]	; (80021b8 <MX_I2C1_Init+0x50>)
 800219a:	2200      	movs	r2, #0
 800219c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800219e:	4b06      	ldr	r3, [pc, #24]	; (80021b8 <MX_I2C1_Init+0x50>)
 80021a0:	2200      	movs	r2, #0
 80021a2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80021a4:	4804      	ldr	r0, [pc, #16]	; (80021b8 <MX_I2C1_Init+0x50>)
 80021a6:	f002 fd09 	bl	8004bbc <HAL_I2C_Init>
 80021aa:	4603      	mov	r3, r0
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d001      	beq.n	80021b4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80021b0:	f000 fae2 	bl	8002778 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80021b4:	bf00      	nop
 80021b6:	bd80      	pop	{r7, pc}
 80021b8:	200005d8 	.word	0x200005d8
 80021bc:	40005400 	.word	0x40005400
 80021c0:	00061a80 	.word	0x00061a80

080021c4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b090      	sub	sp, #64	; 0x40
 80021c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80021ca:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80021ce:	2200      	movs	r2, #0
 80021d0:	601a      	str	r2, [r3, #0]
 80021d2:	605a      	str	r2, [r3, #4]
 80021d4:	609a      	str	r2, [r3, #8]
 80021d6:	60da      	str	r2, [r3, #12]
 80021d8:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80021da:	2300      	movs	r3, #0
 80021dc:	62bb      	str	r3, [r7, #40]	; 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 80021de:	463b      	mov	r3, r7
 80021e0:	2228      	movs	r2, #40	; 0x28
 80021e2:	2100      	movs	r1, #0
 80021e4:	4618      	mov	r0, r3
 80021e6:	f007 fe26 	bl	8009e36 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80021ea:	4b3a      	ldr	r3, [pc, #232]	; (80022d4 <MX_RTC_Init+0x110>)
 80021ec:	4a3a      	ldr	r2, [pc, #232]	; (80022d8 <MX_RTC_Init+0x114>)
 80021ee:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80021f0:	4b38      	ldr	r3, [pc, #224]	; (80022d4 <MX_RTC_Init+0x110>)
 80021f2:	2200      	movs	r2, #0
 80021f4:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80021f6:	4b37      	ldr	r3, [pc, #220]	; (80022d4 <MX_RTC_Init+0x110>)
 80021f8:	227f      	movs	r2, #127	; 0x7f
 80021fa:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80021fc:	4b35      	ldr	r3, [pc, #212]	; (80022d4 <MX_RTC_Init+0x110>)
 80021fe:	22ff      	movs	r2, #255	; 0xff
 8002200:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002202:	4b34      	ldr	r3, [pc, #208]	; (80022d4 <MX_RTC_Init+0x110>)
 8002204:	2200      	movs	r2, #0
 8002206:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002208:	4b32      	ldr	r3, [pc, #200]	; (80022d4 <MX_RTC_Init+0x110>)
 800220a:	2200      	movs	r2, #0
 800220c:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800220e:	4b31      	ldr	r3, [pc, #196]	; (80022d4 <MX_RTC_Init+0x110>)
 8002210:	2200      	movs	r2, #0
 8002212:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002214:	482f      	ldr	r0, [pc, #188]	; (80022d4 <MX_RTC_Init+0x110>)
 8002216:	f003 fee5 	bl	8005fe4 <HAL_RTC_Init>
 800221a:	4603      	mov	r3, r0
 800221c:	2b00      	cmp	r3, #0
 800221e:	d001      	beq.n	8002224 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8002220:	f000 faaa 	bl	8002778 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8002224:	2300      	movs	r3, #0
 8002226:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  sTime.Minutes = 0x0;
 800222a:	2300      	movs	r3, #0
 800222c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  sTime.Seconds = 0x0;
 8002230:	2300      	movs	r3, #0
 8002232:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002236:	2300      	movs	r3, #0
 8002238:	63bb      	str	r3, [r7, #56]	; 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800223a:	2300      	movs	r3, #0
 800223c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800223e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002242:	2201      	movs	r2, #1
 8002244:	4619      	mov	r1, r3
 8002246:	4823      	ldr	r0, [pc, #140]	; (80022d4 <MX_RTC_Init+0x110>)
 8002248:	f003 ff42 	bl	80060d0 <HAL_RTC_SetTime>
 800224c:	4603      	mov	r3, r0
 800224e:	2b00      	cmp	r3, #0
 8002250:	d001      	beq.n	8002256 <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8002252:	f000 fa91 	bl	8002778 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8002256:	2301      	movs	r3, #1
 8002258:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 800225c:	2301      	movs	r3, #1
 800225e:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
  sDate.Date = 0x1;
 8002262:	2301      	movs	r3, #1
 8002264:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  sDate.Year = 0x0;
 8002268:	2300      	movs	r3, #0
 800226a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800226e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002272:	2201      	movs	r2, #1
 8002274:	4619      	mov	r1, r3
 8002276:	4817      	ldr	r0, [pc, #92]	; (80022d4 <MX_RTC_Init+0x110>)
 8002278:	f004 f822 	bl	80062c0 <HAL_RTC_SetDate>
 800227c:	4603      	mov	r3, r0
 800227e:	2b00      	cmp	r3, #0
 8002280:	d001      	beq.n	8002286 <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 8002282:	f000 fa79 	bl	8002778 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8002286:	2300      	movs	r3, #0
 8002288:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 800228a:	2300      	movs	r3, #0
 800228c:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 800228e:	2300      	movs	r3, #0
 8002290:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8002292:	2300      	movs	r3, #0
 8002294:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002296:	2300      	movs	r3, #0
 8002298:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800229a:	2300      	movs	r3, #0
 800229c:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 800229e:	2300      	movs	r3, #0
 80022a0:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 80022a2:	2300      	movs	r3, #0
 80022a4:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 80022a6:	2300      	movs	r3, #0
 80022a8:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 80022aa:	2301      	movs	r3, #1
 80022ac:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 80022b0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80022b4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80022b6:	463b      	mov	r3, r7
 80022b8:	2201      	movs	r2, #1
 80022ba:	4619      	mov	r1, r3
 80022bc:	4805      	ldr	r0, [pc, #20]	; (80022d4 <MX_RTC_Init+0x110>)
 80022be:	f004 f8d2 	bl	8006466 <HAL_RTC_SetAlarm>
 80022c2:	4603      	mov	r3, r0
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d001      	beq.n	80022cc <MX_RTC_Init+0x108>
  {
    Error_Handler();
 80022c8:	f000 fa56 	bl	8002778 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80022cc:	bf00      	nop
 80022ce:	3740      	adds	r7, #64	; 0x40
 80022d0:	46bd      	mov	sp, r7
 80022d2:	bd80      	pop	{r7, pc}
 80022d4:	2000062c 	.word	0x2000062c
 80022d8:	40002800 	.word	0x40002800

080022dc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b086      	sub	sp, #24
 80022e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80022e2:	f107 0308 	add.w	r3, r7, #8
 80022e6:	2200      	movs	r2, #0
 80022e8:	601a      	str	r2, [r3, #0]
 80022ea:	605a      	str	r2, [r3, #4]
 80022ec:	609a      	str	r2, [r3, #8]
 80022ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022f0:	463b      	mov	r3, r7
 80022f2:	2200      	movs	r2, #0
 80022f4:	601a      	str	r2, [r3, #0]
 80022f6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80022f8:	4b1d      	ldr	r3, [pc, #116]	; (8002370 <MX_TIM2_Init+0x94>)
 80022fa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80022fe:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 42000-1;
 8002300:	4b1b      	ldr	r3, [pc, #108]	; (8002370 <MX_TIM2_Init+0x94>)
 8002302:	f24a 420f 	movw	r2, #41999	; 0xa40f
 8002306:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002308:	4b19      	ldr	r3, [pc, #100]	; (8002370 <MX_TIM2_Init+0x94>)
 800230a:	2200      	movs	r2, #0
 800230c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2;
 800230e:	4b18      	ldr	r3, [pc, #96]	; (8002370 <MX_TIM2_Init+0x94>)
 8002310:	2202      	movs	r2, #2
 8002312:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002314:	4b16      	ldr	r3, [pc, #88]	; (8002370 <MX_TIM2_Init+0x94>)
 8002316:	2200      	movs	r2, #0
 8002318:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800231a:	4b15      	ldr	r3, [pc, #84]	; (8002370 <MX_TIM2_Init+0x94>)
 800231c:	2280      	movs	r2, #128	; 0x80
 800231e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002320:	4813      	ldr	r0, [pc, #76]	; (8002370 <MX_TIM2_Init+0x94>)
 8002322:	f004 fab9 	bl	8006898 <HAL_TIM_Base_Init>
 8002326:	4603      	mov	r3, r0
 8002328:	2b00      	cmp	r3, #0
 800232a:	d001      	beq.n	8002330 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800232c:	f000 fa24 	bl	8002778 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002330:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002334:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002336:	f107 0308 	add.w	r3, r7, #8
 800233a:	4619      	mov	r1, r3
 800233c:	480c      	ldr	r0, [pc, #48]	; (8002370 <MX_TIM2_Init+0x94>)
 800233e:	f004 ff51 	bl	80071e4 <HAL_TIM_ConfigClockSource>
 8002342:	4603      	mov	r3, r0
 8002344:	2b00      	cmp	r3, #0
 8002346:	d001      	beq.n	800234c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002348:	f000 fa16 	bl	8002778 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800234c:	2300      	movs	r3, #0
 800234e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002350:	2300      	movs	r3, #0
 8002352:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002354:	463b      	mov	r3, r7
 8002356:	4619      	mov	r1, r3
 8002358:	4805      	ldr	r0, [pc, #20]	; (8002370 <MX_TIM2_Init+0x94>)
 800235a:	f005 fa87 	bl	800786c <HAL_TIMEx_MasterConfigSynchronization>
 800235e:	4603      	mov	r3, r0
 8002360:	2b00      	cmp	r3, #0
 8002362:	d001      	beq.n	8002368 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002364:	f000 fa08 	bl	8002778 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002368:	bf00      	nop
 800236a:	3718      	adds	r7, #24
 800236c:	46bd      	mov	sp, r7
 800236e:	bd80      	pop	{r7, pc}
 8002370:	2000064c 	.word	0x2000064c

08002374 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b08a      	sub	sp, #40	; 0x28
 8002378:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800237a:	f107 0318 	add.w	r3, r7, #24
 800237e:	2200      	movs	r2, #0
 8002380:	601a      	str	r2, [r3, #0]
 8002382:	605a      	str	r2, [r3, #4]
 8002384:	609a      	str	r2, [r3, #8]
 8002386:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002388:	f107 0310 	add.w	r3, r7, #16
 800238c:	2200      	movs	r2, #0
 800238e:	601a      	str	r2, [r3, #0]
 8002390:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002392:	463b      	mov	r3, r7
 8002394:	2200      	movs	r2, #0
 8002396:	601a      	str	r2, [r3, #0]
 8002398:	605a      	str	r2, [r3, #4]
 800239a:	609a      	str	r2, [r3, #8]
 800239c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800239e:	4b2b      	ldr	r3, [pc, #172]	; (800244c <MX_TIM3_Init+0xd8>)
 80023a0:	4a2b      	ldr	r2, [pc, #172]	; (8002450 <MX_TIM3_Init+0xdc>)
 80023a2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 80023a4:	4b29      	ldr	r3, [pc, #164]	; (800244c <MX_TIM3_Init+0xd8>)
 80023a6:	2253      	movs	r2, #83	; 0x53
 80023a8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023aa:	4b28      	ldr	r3, [pc, #160]	; (800244c <MX_TIM3_Init+0xd8>)
 80023ac:	2200      	movs	r2, #0
 80023ae:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 200;
 80023b0:	4b26      	ldr	r3, [pc, #152]	; (800244c <MX_TIM3_Init+0xd8>)
 80023b2:	22c8      	movs	r2, #200	; 0xc8
 80023b4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023b6:	4b25      	ldr	r3, [pc, #148]	; (800244c <MX_TIM3_Init+0xd8>)
 80023b8:	2200      	movs	r2, #0
 80023ba:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80023bc:	4b23      	ldr	r3, [pc, #140]	; (800244c <MX_TIM3_Init+0xd8>)
 80023be:	2280      	movs	r2, #128	; 0x80
 80023c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80023c2:	4822      	ldr	r0, [pc, #136]	; (800244c <MX_TIM3_Init+0xd8>)
 80023c4:	f004 fa68 	bl	8006898 <HAL_TIM_Base_Init>
 80023c8:	4603      	mov	r3, r0
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d001      	beq.n	80023d2 <MX_TIM3_Init+0x5e>
  {
    Error_Handler();
 80023ce:	f000 f9d3 	bl	8002778 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023d2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023d6:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80023d8:	f107 0318 	add.w	r3, r7, #24
 80023dc:	4619      	mov	r1, r3
 80023de:	481b      	ldr	r0, [pc, #108]	; (800244c <MX_TIM3_Init+0xd8>)
 80023e0:	f004 ff00 	bl	80071e4 <HAL_TIM_ConfigClockSource>
 80023e4:	4603      	mov	r3, r0
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d001      	beq.n	80023ee <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 80023ea:	f000 f9c5 	bl	8002778 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 80023ee:	4817      	ldr	r0, [pc, #92]	; (800244c <MX_TIM3_Init+0xd8>)
 80023f0:	f004 fb33 	bl	8006a5a <HAL_TIM_IC_Init>
 80023f4:	4603      	mov	r3, r0
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d001      	beq.n	80023fe <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 80023fa:	f000 f9bd 	bl	8002778 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023fe:	2300      	movs	r3, #0
 8002400:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002402:	2300      	movs	r3, #0
 8002404:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002406:	f107 0310 	add.w	r3, r7, #16
 800240a:	4619      	mov	r1, r3
 800240c:	480f      	ldr	r0, [pc, #60]	; (800244c <MX_TIM3_Init+0xd8>)
 800240e:	f005 fa2d 	bl	800786c <HAL_TIMEx_MasterConfigSynchronization>
 8002412:	4603      	mov	r3, r0
 8002414:	2b00      	cmp	r3, #0
 8002416:	d001      	beq.n	800241c <MX_TIM3_Init+0xa8>
  {
    Error_Handler();
 8002418:	f000 f9ae 	bl	8002778 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 800241c:	230a      	movs	r3, #10
 800241e:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002420:	2301      	movs	r3, #1
 8002422:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002424:	2300      	movs	r3, #0
 8002426:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 15;
 8002428:	230f      	movs	r3, #15
 800242a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800242c:	463b      	mov	r3, r7
 800242e:	2200      	movs	r2, #0
 8002430:	4619      	mov	r1, r3
 8002432:	4806      	ldr	r0, [pc, #24]	; (800244c <MX_TIM3_Init+0xd8>)
 8002434:	f004 fe3a 	bl	80070ac <HAL_TIM_IC_ConfigChannel>
 8002438:	4603      	mov	r3, r0
 800243a:	2b00      	cmp	r3, #0
 800243c:	d001      	beq.n	8002442 <MX_TIM3_Init+0xce>
  {
    Error_Handler();
 800243e:	f000 f99b 	bl	8002778 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002442:	bf00      	nop
 8002444:	3728      	adds	r7, #40	; 0x28
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}
 800244a:	bf00      	nop
 800244c:	20000694 	.word	0x20000694
 8002450:	40000400 	.word	0x40000400

08002454 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b086      	sub	sp, #24
 8002458:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800245a:	f107 0308 	add.w	r3, r7, #8
 800245e:	2200      	movs	r2, #0
 8002460:	601a      	str	r2, [r3, #0]
 8002462:	605a      	str	r2, [r3, #4]
 8002464:	609a      	str	r2, [r3, #8]
 8002466:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002468:	463b      	mov	r3, r7
 800246a:	2200      	movs	r2, #0
 800246c:	601a      	str	r2, [r3, #0]
 800246e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002470:	4b1c      	ldr	r3, [pc, #112]	; (80024e4 <MX_TIM4_Init+0x90>)
 8002472:	4a1d      	ldr	r2, [pc, #116]	; (80024e8 <MX_TIM4_Init+0x94>)
 8002474:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 83;
 8002476:	4b1b      	ldr	r3, [pc, #108]	; (80024e4 <MX_TIM4_Init+0x90>)
 8002478:	2253      	movs	r2, #83	; 0x53
 800247a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800247c:	4b19      	ldr	r3, [pc, #100]	; (80024e4 <MX_TIM4_Init+0x90>)
 800247e:	2200      	movs	r2, #0
 8002480:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 20;
 8002482:	4b18      	ldr	r3, [pc, #96]	; (80024e4 <MX_TIM4_Init+0x90>)
 8002484:	2214      	movs	r2, #20
 8002486:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002488:	4b16      	ldr	r3, [pc, #88]	; (80024e4 <MX_TIM4_Init+0x90>)
 800248a:	2200      	movs	r2, #0
 800248c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800248e:	4b15      	ldr	r3, [pc, #84]	; (80024e4 <MX_TIM4_Init+0x90>)
 8002490:	2200      	movs	r2, #0
 8002492:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002494:	4813      	ldr	r0, [pc, #76]	; (80024e4 <MX_TIM4_Init+0x90>)
 8002496:	f004 f9ff 	bl	8006898 <HAL_TIM_Base_Init>
 800249a:	4603      	mov	r3, r0
 800249c:	2b00      	cmp	r3, #0
 800249e:	d001      	beq.n	80024a4 <MX_TIM4_Init+0x50>
  {
    Error_Handler();
 80024a0:	f000 f96a 	bl	8002778 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80024a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80024a8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80024aa:	f107 0308 	add.w	r3, r7, #8
 80024ae:	4619      	mov	r1, r3
 80024b0:	480c      	ldr	r0, [pc, #48]	; (80024e4 <MX_TIM4_Init+0x90>)
 80024b2:	f004 fe97 	bl	80071e4 <HAL_TIM_ConfigClockSource>
 80024b6:	4603      	mov	r3, r0
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d001      	beq.n	80024c0 <MX_TIM4_Init+0x6c>
  {
    Error_Handler();
 80024bc:	f000 f95c 	bl	8002778 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024c0:	2300      	movs	r3, #0
 80024c2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024c4:	2300      	movs	r3, #0
 80024c6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80024c8:	463b      	mov	r3, r7
 80024ca:	4619      	mov	r1, r3
 80024cc:	4805      	ldr	r0, [pc, #20]	; (80024e4 <MX_TIM4_Init+0x90>)
 80024ce:	f005 f9cd 	bl	800786c <HAL_TIMEx_MasterConfigSynchronization>
 80024d2:	4603      	mov	r3, r0
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d001      	beq.n	80024dc <MX_TIM4_Init+0x88>
  {
    Error_Handler();
 80024d8:	f000 f94e 	bl	8002778 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80024dc:	bf00      	nop
 80024de:	3718      	adds	r7, #24
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bd80      	pop	{r7, pc}
 80024e4:	200006dc 	.word	0x200006dc
 80024e8:	40000800 	.word	0x40000800

080024ec <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80024f0:	4b11      	ldr	r3, [pc, #68]	; (8002538 <MX_USART2_UART_Init+0x4c>)
 80024f2:	4a12      	ldr	r2, [pc, #72]	; (800253c <MX_USART2_UART_Init+0x50>)
 80024f4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80024f6:	4b10      	ldr	r3, [pc, #64]	; (8002538 <MX_USART2_UART_Init+0x4c>)
 80024f8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80024fc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80024fe:	4b0e      	ldr	r3, [pc, #56]	; (8002538 <MX_USART2_UART_Init+0x4c>)
 8002500:	2200      	movs	r2, #0
 8002502:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002504:	4b0c      	ldr	r3, [pc, #48]	; (8002538 <MX_USART2_UART_Init+0x4c>)
 8002506:	2200      	movs	r2, #0
 8002508:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800250a:	4b0b      	ldr	r3, [pc, #44]	; (8002538 <MX_USART2_UART_Init+0x4c>)
 800250c:	2200      	movs	r2, #0
 800250e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002510:	4b09      	ldr	r3, [pc, #36]	; (8002538 <MX_USART2_UART_Init+0x4c>)
 8002512:	220c      	movs	r2, #12
 8002514:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002516:	4b08      	ldr	r3, [pc, #32]	; (8002538 <MX_USART2_UART_Init+0x4c>)
 8002518:	2200      	movs	r2, #0
 800251a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800251c:	4b06      	ldr	r3, [pc, #24]	; (8002538 <MX_USART2_UART_Init+0x4c>)
 800251e:	2200      	movs	r2, #0
 8002520:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002522:	4805      	ldr	r0, [pc, #20]	; (8002538 <MX_USART2_UART_Init+0x4c>)
 8002524:	f005 fa24 	bl	8007970 <HAL_UART_Init>
 8002528:	4603      	mov	r3, r0
 800252a:	2b00      	cmp	r3, #0
 800252c:	d001      	beq.n	8002532 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800252e:	f000 f923 	bl	8002778 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002532:	bf00      	nop
 8002534:	bd80      	pop	{r7, pc}
 8002536:	bf00      	nop
 8002538:	20000724 	.word	0x20000724
 800253c:	40004400 	.word	0x40004400

08002540 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b082      	sub	sp, #8
 8002544:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002546:	2300      	movs	r3, #0
 8002548:	607b      	str	r3, [r7, #4]
 800254a:	4b0c      	ldr	r3, [pc, #48]	; (800257c <MX_DMA_Init+0x3c>)
 800254c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800254e:	4a0b      	ldr	r2, [pc, #44]	; (800257c <MX_DMA_Init+0x3c>)
 8002550:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002554:	6313      	str	r3, [r2, #48]	; 0x30
 8002556:	4b09      	ldr	r3, [pc, #36]	; (800257c <MX_DMA_Init+0x3c>)
 8002558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800255a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800255e:	607b      	str	r3, [r7, #4]
 8002560:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8002562:	2200      	movs	r2, #0
 8002564:	2105      	movs	r1, #5
 8002566:	2038      	movs	r0, #56	; 0x38
 8002568:	f001 fdf0 	bl	800414c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800256c:	2038      	movs	r0, #56	; 0x38
 800256e:	f001 fe09 	bl	8004184 <HAL_NVIC_EnableIRQ>

}
 8002572:	bf00      	nop
 8002574:	3708      	adds	r7, #8
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}
 800257a:	bf00      	nop
 800257c:	40023800 	.word	0x40023800

08002580 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b08a      	sub	sp, #40	; 0x28
 8002584:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002586:	f107 0314 	add.w	r3, r7, #20
 800258a:	2200      	movs	r2, #0
 800258c:	601a      	str	r2, [r3, #0]
 800258e:	605a      	str	r2, [r3, #4]
 8002590:	609a      	str	r2, [r3, #8]
 8002592:	60da      	str	r2, [r3, #12]
 8002594:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002596:	2300      	movs	r3, #0
 8002598:	613b      	str	r3, [r7, #16]
 800259a:	4b2d      	ldr	r3, [pc, #180]	; (8002650 <MX_GPIO_Init+0xd0>)
 800259c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800259e:	4a2c      	ldr	r2, [pc, #176]	; (8002650 <MX_GPIO_Init+0xd0>)
 80025a0:	f043 0304 	orr.w	r3, r3, #4
 80025a4:	6313      	str	r3, [r2, #48]	; 0x30
 80025a6:	4b2a      	ldr	r3, [pc, #168]	; (8002650 <MX_GPIO_Init+0xd0>)
 80025a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025aa:	f003 0304 	and.w	r3, r3, #4
 80025ae:	613b      	str	r3, [r7, #16]
 80025b0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80025b2:	2300      	movs	r3, #0
 80025b4:	60fb      	str	r3, [r7, #12]
 80025b6:	4b26      	ldr	r3, [pc, #152]	; (8002650 <MX_GPIO_Init+0xd0>)
 80025b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ba:	4a25      	ldr	r2, [pc, #148]	; (8002650 <MX_GPIO_Init+0xd0>)
 80025bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80025c0:	6313      	str	r3, [r2, #48]	; 0x30
 80025c2:	4b23      	ldr	r3, [pc, #140]	; (8002650 <MX_GPIO_Init+0xd0>)
 80025c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025ca:	60fb      	str	r3, [r7, #12]
 80025cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80025ce:	2300      	movs	r3, #0
 80025d0:	60bb      	str	r3, [r7, #8]
 80025d2:	4b1f      	ldr	r3, [pc, #124]	; (8002650 <MX_GPIO_Init+0xd0>)
 80025d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025d6:	4a1e      	ldr	r2, [pc, #120]	; (8002650 <MX_GPIO_Init+0xd0>)
 80025d8:	f043 0301 	orr.w	r3, r3, #1
 80025dc:	6313      	str	r3, [r2, #48]	; 0x30
 80025de:	4b1c      	ldr	r3, [pc, #112]	; (8002650 <MX_GPIO_Init+0xd0>)
 80025e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025e2:	f003 0301 	and.w	r3, r3, #1
 80025e6:	60bb      	str	r3, [r7, #8]
 80025e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80025ea:	2300      	movs	r3, #0
 80025ec:	607b      	str	r3, [r7, #4]
 80025ee:	4b18      	ldr	r3, [pc, #96]	; (8002650 <MX_GPIO_Init+0xd0>)
 80025f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025f2:	4a17      	ldr	r2, [pc, #92]	; (8002650 <MX_GPIO_Init+0xd0>)
 80025f4:	f043 0302 	orr.w	r3, r3, #2
 80025f8:	6313      	str	r3, [r2, #48]	; 0x30
 80025fa:	4b15      	ldr	r3, [pc, #84]	; (8002650 <MX_GPIO_Init+0xd0>)
 80025fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025fe:	f003 0302 	and.w	r3, r3, #2
 8002602:	607b      	str	r3, [r7, #4]
 8002604:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|DHT22_Pin, GPIO_PIN_RESET);
 8002606:	2200      	movs	r2, #0
 8002608:	21a0      	movs	r1, #160	; 0xa0
 800260a:	4812      	ldr	r0, [pc, #72]	; (8002654 <MX_GPIO_Init+0xd4>)
 800260c:	f002 fabc 	bl	8004b88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002610:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002614:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002616:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800261a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800261c:	2300      	movs	r3, #0
 800261e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002620:	f107 0314 	add.w	r3, r7, #20
 8002624:	4619      	mov	r1, r3
 8002626:	480c      	ldr	r0, [pc, #48]	; (8002658 <MX_GPIO_Init+0xd8>)
 8002628:	f002 f92a 	bl	8004880 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin DHT22_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|DHT22_Pin;
 800262c:	23a0      	movs	r3, #160	; 0xa0
 800262e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002630:	2301      	movs	r3, #1
 8002632:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002634:	2300      	movs	r3, #0
 8002636:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002638:	2300      	movs	r3, #0
 800263a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800263c:	f107 0314 	add.w	r3, r7, #20
 8002640:	4619      	mov	r1, r3
 8002642:	4804      	ldr	r0, [pc, #16]	; (8002654 <MX_GPIO_Init+0xd4>)
 8002644:	f002 f91c 	bl	8004880 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002648:	bf00      	nop
 800264a:	3728      	adds	r7, #40	; 0x28
 800264c:	46bd      	mov	sp, r7
 800264e:	bd80      	pop	{r7, pc}
 8002650:	40023800 	.word	0x40023800
 8002654:	40020000 	.word	0x40020000
 8002658:	40020800 	.word	0x40020800

0800265c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b082      	sub	sp, #8
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4a36      	ldr	r2, [pc, #216]	; (8002744 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 800266a:	4293      	cmp	r3, r2
 800266c:	d101      	bne.n	8002672 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800266e:	f001 f87f 	bl	8003770 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  if (htim->Instance == TIM2)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800267a:	d11c      	bne.n	80026b6 <HAL_TIM_PeriodElapsedCallback+0x5a>
  {
	static uint8_t Scroll = 20;

	Scroll--;
 800267c:	4b32      	ldr	r3, [pc, #200]	; (8002748 <HAL_TIM_PeriodElapsedCallback+0xec>)
 800267e:	781b      	ldrb	r3, [r3, #0]
 8002680:	3b01      	subs	r3, #1
 8002682:	b2da      	uxtb	r2, r3
 8002684:	4b30      	ldr	r3, [pc, #192]	; (8002748 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8002686:	701a      	strb	r2, [r3, #0]
	if(!Scroll)
 8002688:	4b2f      	ldr	r3, [pc, #188]	; (8002748 <HAL_TIM_PeriodElapsedCallback+0xec>)
 800268a:	781b      	ldrb	r3, [r3, #0]
 800268c:	2b00      	cmp	r3, #0
 800268e:	d105      	bne.n	800269c <HAL_TIM_PeriodElapsedCallback+0x40>
	{
		Flag_Scroll = 1;
 8002690:	4b2e      	ldr	r3, [pc, #184]	; (800274c <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8002692:	2201      	movs	r2, #1
 8002694:	701a      	strb	r2, [r3, #0]
		Scroll = 1;
 8002696:	4b2c      	ldr	r3, [pc, #176]	; (8002748 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8002698:	2201      	movs	r2, #1
 800269a:	701a      	strb	r2, [r3, #0]
	}

	Datos--;
 800269c:	4b2c      	ldr	r3, [pc, #176]	; (8002750 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 800269e:	881b      	ldrh	r3, [r3, #0]
 80026a0:	3b01      	subs	r3, #1
 80026a2:	b29a      	uxth	r2, r3
 80026a4:	4b2a      	ldr	r3, [pc, #168]	; (8002750 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 80026a6:	801a      	strh	r2, [r3, #0]
	if(!Datos)
 80026a8:	4b29      	ldr	r3, [pc, #164]	; (8002750 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 80026aa:	881b      	ldrh	r3, [r3, #0]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d102      	bne.n	80026b6 <HAL_TIM_PeriodElapsedCallback+0x5a>
	{
		Flag_Datos = 1;
 80026b0:	4b28      	ldr	r3, [pc, #160]	; (8002754 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 80026b2:	2201      	movs	r2, #1
 80026b4:	701a      	strb	r2, [r3, #0]
	}
  }

  static uint32_t contador_20us = 0, contador_2000us = 0;

  	if(htim->Instance == TIM4)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	4a27      	ldr	r2, [pc, #156]	; (8002758 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 80026bc:	4293      	cmp	r3, r2
 80026be:	d13d      	bne.n	800273c <HAL_TIM_PeriodElapsedCallback+0xe0>
  	{
  		if(start == 1)
 80026c0:	4b26      	ldr	r3, [pc, #152]	; (800275c <HAL_TIM_PeriodElapsedCallback+0x100>)
 80026c2:	781b      	ldrb	r3, [r3, #0]
 80026c4:	2b01      	cmp	r3, #1
 80026c6:	d104      	bne.n	80026d2 <HAL_TIM_PeriodElapsedCallback+0x76>
  		{
  			contador_20us++;
 80026c8:	4b25      	ldr	r3, [pc, #148]	; (8002760 <HAL_TIM_PeriodElapsedCallback+0x104>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	3301      	adds	r3, #1
 80026ce:	4a24      	ldr	r2, [pc, #144]	; (8002760 <HAL_TIM_PeriodElapsedCallback+0x104>)
 80026d0:	6013      	str	r3, [r2, #0]
  		}

  		if(contador_20us >= 1)
 80026d2:	4b23      	ldr	r3, [pc, #140]	; (8002760 <HAL_TIM_PeriodElapsedCallback+0x104>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d013      	beq.n	8002702 <HAL_TIM_PeriodElapsedCallback+0xa6>
  		{
  			Set_Pin_Input(DHT22_GPIO_Port, DHT22_Pin);
 80026da:	2180      	movs	r1, #128	; 0x80
 80026dc:	4821      	ldr	r0, [pc, #132]	; (8002764 <HAL_TIM_PeriodElapsedCallback+0x108>)
 80026de:	f7fe fc57 	bl	8000f90 <Set_Pin_Input>
  			contador_20us = 0;
 80026e2:	4b1f      	ldr	r3, [pc, #124]	; (8002760 <HAL_TIM_PeriodElapsedCallback+0x104>)
 80026e4:	2200      	movs	r2, #0
 80026e6:	601a      	str	r2, [r3, #0]

  			start = 0;
 80026e8:	4b1c      	ldr	r3, [pc, #112]	; (800275c <HAL_TIM_PeriodElapsedCallback+0x100>)
 80026ea:	2200      	movs	r2, #0
 80026ec:	701a      	strb	r2, [r3, #0]

  			enableCapture = 1;
 80026ee:	4b1e      	ldr	r3, [pc, #120]	; (8002768 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 80026f0:	2201      	movs	r2, #1
 80026f2:	701a      	strb	r2, [r3, #0]
  			HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 80026f4:	2100      	movs	r1, #0
 80026f6:	481d      	ldr	r0, [pc, #116]	; (800276c <HAL_TIM_PeriodElapsedCallback+0x110>)
 80026f8:	f004 fa08 	bl	8006b0c <HAL_TIM_IC_Start_IT>
  			HAL_TIM_Base_Stop_IT(&htim4);
 80026fc:	481c      	ldr	r0, [pc, #112]	; (8002770 <HAL_TIM_PeriodElapsedCallback+0x114>)
 80026fe:	f004 f97d 	bl	80069fc <HAL_TIM_Base_Stop_IT>
  		}

  		if(!start)
 8002702:	4b16      	ldr	r3, [pc, #88]	; (800275c <HAL_TIM_PeriodElapsedCallback+0x100>)
 8002704:	781b      	ldrb	r3, [r3, #0]
 8002706:	2b00      	cmp	r3, #0
 8002708:	d109      	bne.n	800271e <HAL_TIM_PeriodElapsedCallback+0xc2>
  		{
  			//Set_Pin_Output(DHT22_GPIO_Port, DHT22_Pin);
  			HAL_GPIO_WritePin (DHT22_GPIO_Port, DHT22_Pin, 0);   // pull the pin low
 800270a:	2200      	movs	r2, #0
 800270c:	2180      	movs	r1, #128	; 0x80
 800270e:	4815      	ldr	r0, [pc, #84]	; (8002764 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8002710:	f002 fa3a 	bl	8004b88 <HAL_GPIO_WritePin>
  			contador_2000us++;
 8002714:	4b17      	ldr	r3, [pc, #92]	; (8002774 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	3301      	adds	r3, #1
 800271a:	4a16      	ldr	r2, [pc, #88]	; (8002774 <HAL_TIM_PeriodElapsedCallback+0x118>)
 800271c:	6013      	str	r3, [r2, #0]
  		}

  		if(contador_2000us >= 100)
 800271e:	4b15      	ldr	r3, [pc, #84]	; (8002774 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	2b63      	cmp	r3, #99	; 0x63
 8002724:	d90a      	bls.n	800273c <HAL_TIM_PeriodElapsedCallback+0xe0>
  		{
  			HAL_GPIO_WritePin (DHT22_GPIO_Port, DHT22_Pin, 1);   // pull the pin high
 8002726:	2201      	movs	r2, #1
 8002728:	2180      	movs	r1, #128	; 0x80
 800272a:	480e      	ldr	r0, [pc, #56]	; (8002764 <HAL_TIM_PeriodElapsedCallback+0x108>)
 800272c:	f002 fa2c 	bl	8004b88 <HAL_GPIO_WritePin>

  			contador_2000us = 0;
 8002730:	4b10      	ldr	r3, [pc, #64]	; (8002774 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8002732:	2200      	movs	r2, #0
 8002734:	601a      	str	r2, [r3, #0]

  			start = 1;
 8002736:	4b09      	ldr	r3, [pc, #36]	; (800275c <HAL_TIM_PeriodElapsedCallback+0x100>)
 8002738:	2201      	movs	r2, #1
 800273a:	701a      	strb	r2, [r3, #0]
  		}
  	}

  /* USER CODE END Callback 1 */
}
 800273c:	bf00      	nop
 800273e:	3708      	adds	r7, #8
 8002740:	46bd      	mov	sp, r7
 8002742:	bd80      	pop	{r7, pc}
 8002744:	40010000 	.word	0x40010000
 8002748:	2000000a 	.word	0x2000000a
 800274c:	20000b6c 	.word	0x20000b6c
 8002750:	20000008 	.word	0x20000008
 8002754:	20000b6d 	.word	0x20000b6d
 8002758:	40000800 	.word	0x40000800
 800275c:	20000274 	.word	0x20000274
 8002760:	20000b88 	.word	0x20000b88
 8002764:	40020000 	.word	0x40020000
 8002768:	2000020d 	.word	0x2000020d
 800276c:	20000694 	.word	0x20000694
 8002770:	200006dc 	.word	0x200006dc
 8002774:	20000b8c 	.word	0x20000b8c

08002778 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002778:	b480      	push	{r7}
 800277a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800277c:	b672      	cpsid	i
}
 800277e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002780:	e7fe      	b.n	8002780 <Error_Handler+0x8>

08002782 <ssd1306_Reset>:

#include "Datos_Display.h"

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8002782:	b480      	push	{r7}
 8002784:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8002786:	bf00      	nop
 8002788:	46bd      	mov	sp, r7
 800278a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278e:	4770      	bx	lr

08002790 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8002790:	b580      	push	{r7, lr}
 8002792:	b086      	sub	sp, #24
 8002794:	af04      	add	r7, sp, #16
 8002796:	4603      	mov	r3, r0
 8002798:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 800279a:	f04f 33ff 	mov.w	r3, #4294967295
 800279e:	9302      	str	r3, [sp, #8]
 80027a0:	2301      	movs	r3, #1
 80027a2:	9301      	str	r3, [sp, #4]
 80027a4:	1dfb      	adds	r3, r7, #7
 80027a6:	9300      	str	r3, [sp, #0]
 80027a8:	2301      	movs	r3, #1
 80027aa:	2200      	movs	r2, #0
 80027ac:	2178      	movs	r1, #120	; 0x78
 80027ae:	4803      	ldr	r0, [pc, #12]	; (80027bc <ssd1306_WriteCommand+0x2c>)
 80027b0:	f002 fb48 	bl	8004e44 <HAL_I2C_Mem_Write>
}
 80027b4:	bf00      	nop
 80027b6:	3708      	adds	r7, #8
 80027b8:	46bd      	mov	sp, r7
 80027ba:	bd80      	pop	{r7, pc}
 80027bc:	200005d8 	.word	0x200005d8

080027c0 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b086      	sub	sp, #24
 80027c4:	af04      	add	r7, sp, #16
 80027c6:	6078      	str	r0, [r7, #4]
 80027c8:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	b29b      	uxth	r3, r3
 80027ce:	f04f 32ff 	mov.w	r2, #4294967295
 80027d2:	9202      	str	r2, [sp, #8]
 80027d4:	9301      	str	r3, [sp, #4]
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	9300      	str	r3, [sp, #0]
 80027da:	2301      	movs	r3, #1
 80027dc:	2240      	movs	r2, #64	; 0x40
 80027de:	2178      	movs	r1, #120	; 0x78
 80027e0:	4803      	ldr	r0, [pc, #12]	; (80027f0 <ssd1306_WriteData+0x30>)
 80027e2:	f002 fb2f 	bl	8004e44 <HAL_I2C_Mem_Write>
}
 80027e6:	bf00      	nop
 80027e8:	3708      	adds	r7, #8
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bd80      	pop	{r7, pc}
 80027ee:	bf00      	nop
 80027f0:	200005d8 	.word	0x200005d8

080027f4 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 80027f4:	b580      	push	{r7, lr}
 80027f6:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 80027f8:	f7ff ffc3 	bl	8002782 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 80027fc:	2064      	movs	r0, #100	; 0x64
 80027fe:	f000 ffd7 	bl	80037b0 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8002802:	2000      	movs	r0, #0
 8002804:	f000 fada 	bl	8002dbc <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8002808:	2020      	movs	r0, #32
 800280a:	f7ff ffc1 	bl	8002790 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 800280e:	2000      	movs	r0, #0
 8002810:	f7ff ffbe 	bl	8002790 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8002814:	20b0      	movs	r0, #176	; 0xb0
 8002816:	f7ff ffbb 	bl	8002790 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 800281a:	20c8      	movs	r0, #200	; 0xc8
 800281c:	f7ff ffb8 	bl	8002790 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8002820:	2000      	movs	r0, #0
 8002822:	f7ff ffb5 	bl	8002790 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8002826:	2010      	movs	r0, #16
 8002828:	f7ff ffb2 	bl	8002790 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 800282c:	2040      	movs	r0, #64	; 0x40
 800282e:	f7ff ffaf 	bl	8002790 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8002832:	20ff      	movs	r0, #255	; 0xff
 8002834:	f000 faaf 	bl	8002d96 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8002838:	20a1      	movs	r0, #161	; 0xa1
 800283a:	f7ff ffa9 	bl	8002790 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 800283e:	20a6      	movs	r0, #166	; 0xa6
 8002840:	f7ff ffa6 	bl	8002790 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8002844:	20a8      	movs	r0, #168	; 0xa8
 8002846:	f7ff ffa3 	bl	8002790 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 800284a:	203f      	movs	r0, #63	; 0x3f
 800284c:	f7ff ffa0 	bl	8002790 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002850:	20a4      	movs	r0, #164	; 0xa4
 8002852:	f7ff ff9d 	bl	8002790 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8002856:	20d3      	movs	r0, #211	; 0xd3
 8002858:	f7ff ff9a 	bl	8002790 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 800285c:	2000      	movs	r0, #0
 800285e:	f7ff ff97 	bl	8002790 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8002862:	20d5      	movs	r0, #213	; 0xd5
 8002864:	f7ff ff94 	bl	8002790 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8002868:	20f0      	movs	r0, #240	; 0xf0
 800286a:	f7ff ff91 	bl	8002790 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 800286e:	20d9      	movs	r0, #217	; 0xd9
 8002870:	f7ff ff8e 	bl	8002790 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8002874:	2022      	movs	r0, #34	; 0x22
 8002876:	f7ff ff8b 	bl	8002790 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 800287a:	20da      	movs	r0, #218	; 0xda
 800287c:	f7ff ff88 	bl	8002790 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8002880:	2012      	movs	r0, #18
 8002882:	f7ff ff85 	bl	8002790 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8002886:	20db      	movs	r0, #219	; 0xdb
 8002888:	f7ff ff82 	bl	8002790 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 800288c:	2020      	movs	r0, #32
 800288e:	f7ff ff7f 	bl	8002790 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8002892:	208d      	movs	r0, #141	; 0x8d
 8002894:	f7ff ff7c 	bl	8002790 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8002898:	2014      	movs	r0, #20
 800289a:	f7ff ff79 	bl	8002790 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 800289e:	2001      	movs	r0, #1
 80028a0:	f000 fa8c 	bl	8002dbc <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 80028a4:	2000      	movs	r0, #0
 80028a6:	f000 f80f 	bl	80028c8 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 80028aa:	f000 f831 	bl	8002910 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 80028ae:	4b05      	ldr	r3, [pc, #20]	; (80028c4 <ssd1306_Init+0xd0>)
 80028b0:	2200      	movs	r2, #0
 80028b2:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 80028b4:	4b03      	ldr	r3, [pc, #12]	; (80028c4 <ssd1306_Init+0xd0>)
 80028b6:	2200      	movs	r2, #0
 80028b8:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 80028ba:	4b02      	ldr	r3, [pc, #8]	; (80028c4 <ssd1306_Init+0xd0>)
 80028bc:	2201      	movs	r2, #1
 80028be:	711a      	strb	r2, [r3, #4]
}
 80028c0:	bf00      	nop
 80028c2:	bd80      	pop	{r7, pc}
 80028c4:	20000fa0 	.word	0x20000fa0

080028c8 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 80028c8:	b480      	push	{r7}
 80028ca:	b085      	sub	sp, #20
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	4603      	mov	r3, r0
 80028d0:	71fb      	strb	r3, [r7, #7]
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 80028d2:	2300      	movs	r3, #0
 80028d4:	60fb      	str	r3, [r7, #12]
 80028d6:	e00d      	b.n	80028f4 <ssd1306_Fill+0x2c>
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 80028d8:	79fb      	ldrb	r3, [r7, #7]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d101      	bne.n	80028e2 <ssd1306_Fill+0x1a>
 80028de:	2100      	movs	r1, #0
 80028e0:	e000      	b.n	80028e4 <ssd1306_Fill+0x1c>
 80028e2:	21ff      	movs	r1, #255	; 0xff
 80028e4:	4a09      	ldr	r2, [pc, #36]	; (800290c <ssd1306_Fill+0x44>)
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	4413      	add	r3, r2
 80028ea:	460a      	mov	r2, r1
 80028ec:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	3301      	adds	r3, #1
 80028f2:	60fb      	str	r3, [r7, #12]
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	f5b3 6f82 	cmp.w	r3, #1040	; 0x410
 80028fa:	d3ed      	bcc.n	80028d8 <ssd1306_Fill+0x10>
    }
}
 80028fc:	bf00      	nop
 80028fe:	bf00      	nop
 8002900:	3714      	adds	r7, #20
 8002902:	46bd      	mov	sp, r7
 8002904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002908:	4770      	bx	lr
 800290a:	bf00      	nop
 800290c:	20000b90 	.word	0x20000b90

08002910 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8002910:	b580      	push	{r7, lr}
 8002912:	b082      	sub	sp, #8
 8002914:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002916:	2300      	movs	r3, #0
 8002918:	71fb      	strb	r3, [r7, #7]
 800291a:	e01a      	b.n	8002952 <ssd1306_UpdateScreen+0x42>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 800291c:	79fb      	ldrb	r3, [r7, #7]
 800291e:	3b50      	subs	r3, #80	; 0x50
 8002920:	b2db      	uxtb	r3, r3
 8002922:	4618      	mov	r0, r3
 8002924:	f7ff ff34 	bl	8002790 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8002928:	2000      	movs	r0, #0
 800292a:	f7ff ff31 	bl	8002790 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 800292e:	2010      	movs	r0, #16
 8002930:	f7ff ff2e 	bl	8002790 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8002934:	79fa      	ldrb	r2, [r7, #7]
 8002936:	4613      	mov	r3, r2
 8002938:	019b      	lsls	r3, r3, #6
 800293a:	4413      	add	r3, r2
 800293c:	005b      	lsls	r3, r3, #1
 800293e:	461a      	mov	r2, r3
 8002940:	4b08      	ldr	r3, [pc, #32]	; (8002964 <ssd1306_UpdateScreen+0x54>)
 8002942:	4413      	add	r3, r2
 8002944:	2182      	movs	r1, #130	; 0x82
 8002946:	4618      	mov	r0, r3
 8002948:	f7ff ff3a 	bl	80027c0 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800294c:	79fb      	ldrb	r3, [r7, #7]
 800294e:	3301      	adds	r3, #1
 8002950:	71fb      	strb	r3, [r7, #7]
 8002952:	79fb      	ldrb	r3, [r7, #7]
 8002954:	2b07      	cmp	r3, #7
 8002956:	d9e1      	bls.n	800291c <ssd1306_UpdateScreen+0xc>
    }
}
 8002958:	bf00      	nop
 800295a:	bf00      	nop
 800295c:	3708      	adds	r7, #8
 800295e:	46bd      	mov	sp, r7
 8002960:	bd80      	pop	{r7, pc}
 8002962:	bf00      	nop
 8002964:	20000b90 	.word	0x20000b90

08002968 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(int16_t x, uint8_t y, SSD1306_COLOR color) {
 8002968:	b490      	push	{r4, r7}
 800296a:	b082      	sub	sp, #8
 800296c:	af00      	add	r7, sp, #0
 800296e:	4603      	mov	r3, r0
 8002970:	80fb      	strh	r3, [r7, #6]
 8002972:	460b      	mov	r3, r1
 8002974:	717b      	strb	r3, [r7, #5]
 8002976:	4613      	mov	r3, r2
 8002978:	713b      	strb	r3, [r7, #4]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT || x <= 0)
 800297a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800297e:	2b81      	cmp	r3, #129	; 0x81
 8002980:	dc51      	bgt.n	8002a26 <ssd1306_DrawPixel+0xbe>
 8002982:	797b      	ldrb	r3, [r7, #5]
 8002984:	2b3f      	cmp	r3, #63	; 0x3f
 8002986:	d84e      	bhi.n	8002a26 <ssd1306_DrawPixel+0xbe>
 8002988:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800298c:	2b00      	cmp	r3, #0
 800298e:	dd4a      	ble.n	8002a26 <ssd1306_DrawPixel+0xbe>
        // Don't write outside the buffer
    	return ;
     }
   
    // Draw in the right color
    if(color == White) {
 8002990:	793b      	ldrb	r3, [r7, #4]
 8002992:	2b01      	cmp	r3, #1
 8002994:	d122      	bne.n	80029dc <ssd1306_DrawPixel+0x74>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8002996:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800299a:	797b      	ldrb	r3, [r7, #5]
 800299c:	08db      	lsrs	r3, r3, #3
 800299e:	b2d8      	uxtb	r0, r3
 80029a0:	4601      	mov	r1, r0
 80029a2:	460b      	mov	r3, r1
 80029a4:	019b      	lsls	r3, r3, #6
 80029a6:	440b      	add	r3, r1
 80029a8:	005b      	lsls	r3, r3, #1
 80029aa:	4413      	add	r3, r2
 80029ac:	4a20      	ldr	r2, [pc, #128]	; (8002a30 <ssd1306_DrawPixel+0xc8>)
 80029ae:	5cd3      	ldrb	r3, [r2, r3]
 80029b0:	b25a      	sxtb	r2, r3
 80029b2:	797b      	ldrb	r3, [r7, #5]
 80029b4:	f003 0307 	and.w	r3, r3, #7
 80029b8:	2101      	movs	r1, #1
 80029ba:	fa01 f303 	lsl.w	r3, r1, r3
 80029be:	b25b      	sxtb	r3, r3
 80029c0:	4313      	orrs	r3, r2
 80029c2:	b25c      	sxtb	r4, r3
 80029c4:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80029c8:	4601      	mov	r1, r0
 80029ca:	460b      	mov	r3, r1
 80029cc:	019b      	lsls	r3, r3, #6
 80029ce:	440b      	add	r3, r1
 80029d0:	005b      	lsls	r3, r3, #1
 80029d2:	4413      	add	r3, r2
 80029d4:	b2e1      	uxtb	r1, r4
 80029d6:	4a16      	ldr	r2, [pc, #88]	; (8002a30 <ssd1306_DrawPixel+0xc8>)
 80029d8:	54d1      	strb	r1, [r2, r3]
 80029da:	e025      	b.n	8002a28 <ssd1306_DrawPixel+0xc0>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80029dc:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80029e0:	797b      	ldrb	r3, [r7, #5]
 80029e2:	08db      	lsrs	r3, r3, #3
 80029e4:	b2d8      	uxtb	r0, r3
 80029e6:	4601      	mov	r1, r0
 80029e8:	460b      	mov	r3, r1
 80029ea:	019b      	lsls	r3, r3, #6
 80029ec:	440b      	add	r3, r1
 80029ee:	005b      	lsls	r3, r3, #1
 80029f0:	4413      	add	r3, r2
 80029f2:	4a0f      	ldr	r2, [pc, #60]	; (8002a30 <ssd1306_DrawPixel+0xc8>)
 80029f4:	5cd3      	ldrb	r3, [r2, r3]
 80029f6:	b25a      	sxtb	r2, r3
 80029f8:	797b      	ldrb	r3, [r7, #5]
 80029fa:	f003 0307 	and.w	r3, r3, #7
 80029fe:	2101      	movs	r1, #1
 8002a00:	fa01 f303 	lsl.w	r3, r1, r3
 8002a04:	b25b      	sxtb	r3, r3
 8002a06:	43db      	mvns	r3, r3
 8002a08:	b25b      	sxtb	r3, r3
 8002a0a:	4013      	ands	r3, r2
 8002a0c:	b25c      	sxtb	r4, r3
 8002a0e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002a12:	4601      	mov	r1, r0
 8002a14:	460b      	mov	r3, r1
 8002a16:	019b      	lsls	r3, r3, #6
 8002a18:	440b      	add	r3, r1
 8002a1a:	005b      	lsls	r3, r3, #1
 8002a1c:	4413      	add	r3, r2
 8002a1e:	b2e1      	uxtb	r1, r4
 8002a20:	4a03      	ldr	r2, [pc, #12]	; (8002a30 <ssd1306_DrawPixel+0xc8>)
 8002a22:	54d1      	strb	r1, [r2, r3]
 8002a24:	e000      	b.n	8002a28 <ssd1306_DrawPixel+0xc0>
    	return ;
 8002a26:	bf00      	nop
    }
}
 8002a28:	3708      	adds	r7, #8
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bc90      	pop	{r4, r7}
 8002a2e:	4770      	bx	lr
 8002a30:	20000b90 	.word	0x20000b90

08002a34 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8002a34:	b590      	push	{r4, r7, lr}
 8002a36:	b089      	sub	sp, #36	; 0x24
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	4604      	mov	r4, r0
 8002a3c:	1d38      	adds	r0, r7, #4
 8002a3e:	e880 0006 	stmia.w	r0, {r1, r2}
 8002a42:	461a      	mov	r2, r3
 8002a44:	4623      	mov	r3, r4
 8002a46:	73fb      	strb	r3, [r7, #15]
 8002a48:	4613      	mov	r3, r2
 8002a4a:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8002a4c:	7bfb      	ldrb	r3, [r7, #15]
 8002a4e:	2b1f      	cmp	r3, #31
 8002a50:	d902      	bls.n	8002a58 <ssd1306_WriteChar+0x24>
 8002a52:	7bfb      	ldrb	r3, [r7, #15]
 8002a54:	2b7e      	cmp	r3, #126	; 0x7e
 8002a56:	d901      	bls.n	8002a5c <ssd1306_WriteChar+0x28>
        return 0;
 8002a58:	2300      	movs	r3, #0
 8002a5a:	e064      	b.n	8002b26 <ssd1306_WriteChar+0xf2>
        // Not enough space on current line
        return 0;
    }*/
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	61fb      	str	r3, [r7, #28]
 8002a60:	e050      	b.n	8002b04 <ssd1306_WriteChar+0xd0>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8002a62:	68ba      	ldr	r2, [r7, #8]
 8002a64:	7bfb      	ldrb	r3, [r7, #15]
 8002a66:	3b20      	subs	r3, #32
 8002a68:	7979      	ldrb	r1, [r7, #5]
 8002a6a:	fb01 f303 	mul.w	r3, r1, r3
 8002a6e:	4619      	mov	r1, r3
 8002a70:	69fb      	ldr	r3, [r7, #28]
 8002a72:	440b      	add	r3, r1
 8002a74:	005b      	lsls	r3, r3, #1
 8002a76:	4413      	add	r3, r2
 8002a78:	881b      	ldrh	r3, [r3, #0]
 8002a7a:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	61bb      	str	r3, [r7, #24]
 8002a80:	e038      	b.n	8002af4 <ssd1306_WriteChar+0xc0>
            if((b << j) & 0x8000)  {
 8002a82:	697a      	ldr	r2, [r7, #20]
 8002a84:	69bb      	ldr	r3, [r7, #24]
 8002a86:	fa02 f303 	lsl.w	r3, r2, r3
 8002a8a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d014      	beq.n	8002abc <ssd1306_WriteChar+0x88>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8002a92:	4b27      	ldr	r3, [pc, #156]	; (8002b30 <ssd1306_WriteChar+0xfc>)
 8002a94:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a98:	b29a      	uxth	r2, r3
 8002a9a:	69bb      	ldr	r3, [r7, #24]
 8002a9c:	b29b      	uxth	r3, r3
 8002a9e:	4413      	add	r3, r2
 8002aa0:	b29b      	uxth	r3, r3
 8002aa2:	b218      	sxth	r0, r3
 8002aa4:	4b22      	ldr	r3, [pc, #136]	; (8002b30 <ssd1306_WriteChar+0xfc>)
 8002aa6:	885b      	ldrh	r3, [r3, #2]
 8002aa8:	b2da      	uxtb	r2, r3
 8002aaa:	69fb      	ldr	r3, [r7, #28]
 8002aac:	b2db      	uxtb	r3, r3
 8002aae:	4413      	add	r3, r2
 8002ab0:	b2db      	uxtb	r3, r3
 8002ab2:	7bba      	ldrb	r2, [r7, #14]
 8002ab4:	4619      	mov	r1, r3
 8002ab6:	f7ff ff57 	bl	8002968 <ssd1306_DrawPixel>
 8002aba:	e018      	b.n	8002aee <ssd1306_WriteChar+0xba>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8002abc:	4b1c      	ldr	r3, [pc, #112]	; (8002b30 <ssd1306_WriteChar+0xfc>)
 8002abe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002ac2:	b29a      	uxth	r2, r3
 8002ac4:	69bb      	ldr	r3, [r7, #24]
 8002ac6:	b29b      	uxth	r3, r3
 8002ac8:	4413      	add	r3, r2
 8002aca:	b29b      	uxth	r3, r3
 8002acc:	b218      	sxth	r0, r3
 8002ace:	4b18      	ldr	r3, [pc, #96]	; (8002b30 <ssd1306_WriteChar+0xfc>)
 8002ad0:	885b      	ldrh	r3, [r3, #2]
 8002ad2:	b2da      	uxtb	r2, r3
 8002ad4:	69fb      	ldr	r3, [r7, #28]
 8002ad6:	b2db      	uxtb	r3, r3
 8002ad8:	4413      	add	r3, r2
 8002ada:	b2d9      	uxtb	r1, r3
 8002adc:	7bbb      	ldrb	r3, [r7, #14]
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	bf0c      	ite	eq
 8002ae2:	2301      	moveq	r3, #1
 8002ae4:	2300      	movne	r3, #0
 8002ae6:	b2db      	uxtb	r3, r3
 8002ae8:	461a      	mov	r2, r3
 8002aea:	f7ff ff3d 	bl	8002968 <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 8002aee:	69bb      	ldr	r3, [r7, #24]
 8002af0:	3301      	adds	r3, #1
 8002af2:	61bb      	str	r3, [r7, #24]
 8002af4:	793b      	ldrb	r3, [r7, #4]
 8002af6:	461a      	mov	r2, r3
 8002af8:	69bb      	ldr	r3, [r7, #24]
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d3c1      	bcc.n	8002a82 <ssd1306_WriteChar+0x4e>
    for(i = 0; i < Font.FontHeight; i++) {
 8002afe:	69fb      	ldr	r3, [r7, #28]
 8002b00:	3301      	adds	r3, #1
 8002b02:	61fb      	str	r3, [r7, #28]
 8002b04:	797b      	ldrb	r3, [r7, #5]
 8002b06:	461a      	mov	r2, r3
 8002b08:	69fb      	ldr	r3, [r7, #28]
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	d3a9      	bcc.n	8002a62 <ssd1306_WriteChar+0x2e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8002b0e:	4b08      	ldr	r3, [pc, #32]	; (8002b30 <ssd1306_WriteChar+0xfc>)
 8002b10:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b14:	b29a      	uxth	r2, r3
 8002b16:	793b      	ldrb	r3, [r7, #4]
 8002b18:	b29b      	uxth	r3, r3
 8002b1a:	4413      	add	r3, r2
 8002b1c:	b29b      	uxth	r3, r3
 8002b1e:	b21a      	sxth	r2, r3
 8002b20:	4b03      	ldr	r3, [pc, #12]	; (8002b30 <ssd1306_WriteChar+0xfc>)
 8002b22:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8002b24:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b26:	4618      	mov	r0, r3
 8002b28:	3724      	adds	r7, #36	; 0x24
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bd90      	pop	{r4, r7, pc}
 8002b2e:	bf00      	nop
 8002b30:	20000fa0 	.word	0x20000fa0

08002b34 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b084      	sub	sp, #16
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	60f8      	str	r0, [r7, #12]
 8002b3c:	1d38      	adds	r0, r7, #4
 8002b3e:	e880 0006 	stmia.w	r0, {r1, r2}
 8002b42:	70fb      	strb	r3, [r7, #3]
    while (*str) {
 8002b44:	e012      	b.n	8002b6c <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	7818      	ldrb	r0, [r3, #0]
 8002b4a:	78fb      	ldrb	r3, [r7, #3]
 8002b4c:	1d3a      	adds	r2, r7, #4
 8002b4e:	ca06      	ldmia	r2, {r1, r2}
 8002b50:	f7ff ff70 	bl	8002a34 <ssd1306_WriteChar>
 8002b54:	4603      	mov	r3, r0
 8002b56:	461a      	mov	r2, r3
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	781b      	ldrb	r3, [r3, #0]
 8002b5c:	429a      	cmp	r2, r3
 8002b5e:	d002      	beq.n	8002b66 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	781b      	ldrb	r3, [r3, #0]
 8002b64:	e008      	b.n	8002b78 <ssd1306_WriteString+0x44>
        }
        str++;
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	3301      	adds	r3, #1
 8002b6a:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	781b      	ldrb	r3, [r3, #0]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d1e8      	bne.n	8002b46 <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	781b      	ldrb	r3, [r3, #0]
}
 8002b78:	4618      	mov	r0, r3
 8002b7a:	3710      	adds	r7, #16
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bd80      	pop	{r7, pc}

08002b80 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(int16_t x, uint8_t y) {
 8002b80:	b480      	push	{r7}
 8002b82:	b083      	sub	sp, #12
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	4603      	mov	r3, r0
 8002b88:	460a      	mov	r2, r1
 8002b8a:	80fb      	strh	r3, [r7, #6]
 8002b8c:	4613      	mov	r3, r2
 8002b8e:	717b      	strb	r3, [r7, #5]
    SSD1306.CurrentX = x;
 8002b90:	4a06      	ldr	r2, [pc, #24]	; (8002bac <ssd1306_SetCursor+0x2c>)
 8002b92:	88fb      	ldrh	r3, [r7, #6]
 8002b94:	8013      	strh	r3, [r2, #0]
    SSD1306.CurrentY = y;
 8002b96:	797b      	ldrb	r3, [r7, #5]
 8002b98:	b29a      	uxth	r2, r3
 8002b9a:	4b04      	ldr	r3, [pc, #16]	; (8002bac <ssd1306_SetCursor+0x2c>)
 8002b9c:	805a      	strh	r2, [r3, #2]
}
 8002b9e:	bf00      	nop
 8002ba0:	370c      	adds	r7, #12
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba8:	4770      	bx	lr
 8002baa:	bf00      	nop
 8002bac:	20000fa0 	.word	0x20000fa0

08002bb0 <ssd1306_Line>:

/* Draw line by Bresenhem's algorithm */
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8002bb0:	b590      	push	{r4, r7, lr}
 8002bb2:	b089      	sub	sp, #36	; 0x24
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	4604      	mov	r4, r0
 8002bb8:	4608      	mov	r0, r1
 8002bba:	4611      	mov	r1, r2
 8002bbc:	461a      	mov	r2, r3
 8002bbe:	4623      	mov	r3, r4
 8002bc0:	71fb      	strb	r3, [r7, #7]
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	71bb      	strb	r3, [r7, #6]
 8002bc6:	460b      	mov	r3, r1
 8002bc8:	717b      	strb	r3, [r7, #5]
 8002bca:	4613      	mov	r3, r2
 8002bcc:	713b      	strb	r3, [r7, #4]
    int32_t deltaX = abs(x2 - x1);
 8002bce:	797a      	ldrb	r2, [r7, #5]
 8002bd0:	79fb      	ldrb	r3, [r7, #7]
 8002bd2:	1ad3      	subs	r3, r2, r3
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	bfb8      	it	lt
 8002bd8:	425b      	neglt	r3, r3
 8002bda:	61bb      	str	r3, [r7, #24]
    int32_t deltaY = abs(y2 - y1);
 8002bdc:	793a      	ldrb	r2, [r7, #4]
 8002bde:	79bb      	ldrb	r3, [r7, #6]
 8002be0:	1ad3      	subs	r3, r2, r3
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	bfb8      	it	lt
 8002be6:	425b      	neglt	r3, r3
 8002be8:	617b      	str	r3, [r7, #20]
    int32_t signX = ((x1 < x2) ? 1 : -1);
 8002bea:	79fa      	ldrb	r2, [r7, #7]
 8002bec:	797b      	ldrb	r3, [r7, #5]
 8002bee:	429a      	cmp	r2, r3
 8002bf0:	d201      	bcs.n	8002bf6 <ssd1306_Line+0x46>
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	e001      	b.n	8002bfa <ssd1306_Line+0x4a>
 8002bf6:	f04f 33ff 	mov.w	r3, #4294967295
 8002bfa:	613b      	str	r3, [r7, #16]
    int32_t signY = ((y1 < y2) ? 1 : -1);
 8002bfc:	79ba      	ldrb	r2, [r7, #6]
 8002bfe:	793b      	ldrb	r3, [r7, #4]
 8002c00:	429a      	cmp	r2, r3
 8002c02:	d201      	bcs.n	8002c08 <ssd1306_Line+0x58>
 8002c04:	2301      	movs	r3, #1
 8002c06:	e001      	b.n	8002c0c <ssd1306_Line+0x5c>
 8002c08:	f04f 33ff 	mov.w	r3, #4294967295
 8002c0c:	60fb      	str	r3, [r7, #12]
    int32_t error = deltaX - deltaY;
 8002c0e:	69ba      	ldr	r2, [r7, #24]
 8002c10:	697b      	ldr	r3, [r7, #20]
 8002c12:	1ad3      	subs	r3, r2, r3
 8002c14:	61fb      	str	r3, [r7, #28]
    int32_t error2;
    
    ssd1306_DrawPixel(x2, y2, color);
 8002c16:	797b      	ldrb	r3, [r7, #5]
 8002c18:	b21b      	sxth	r3, r3
 8002c1a:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8002c1e:	7939      	ldrb	r1, [r7, #4]
 8002c20:	4618      	mov	r0, r3
 8002c22:	f7ff fea1 	bl	8002968 <ssd1306_DrawPixel>

    while((x1 != x2) || (y1 != y2)) {
 8002c26:	e025      	b.n	8002c74 <ssd1306_Line+0xc4>
        ssd1306_DrawPixel(x1, y1, color);
 8002c28:	79fb      	ldrb	r3, [r7, #7]
 8002c2a:	b21b      	sxth	r3, r3
 8002c2c:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8002c30:	79b9      	ldrb	r1, [r7, #6]
 8002c32:	4618      	mov	r0, r3
 8002c34:	f7ff fe98 	bl	8002968 <ssd1306_DrawPixel>
        error2 = error * 2;
 8002c38:	69fb      	ldr	r3, [r7, #28]
 8002c3a:	005b      	lsls	r3, r3, #1
 8002c3c:	60bb      	str	r3, [r7, #8]
        if(error2 > -deltaY) {
 8002c3e:	697b      	ldr	r3, [r7, #20]
 8002c40:	425b      	negs	r3, r3
 8002c42:	68ba      	ldr	r2, [r7, #8]
 8002c44:	429a      	cmp	r2, r3
 8002c46:	dd08      	ble.n	8002c5a <ssd1306_Line+0xaa>
            error -= deltaY;
 8002c48:	69fa      	ldr	r2, [r7, #28]
 8002c4a:	697b      	ldr	r3, [r7, #20]
 8002c4c:	1ad3      	subs	r3, r2, r3
 8002c4e:	61fb      	str	r3, [r7, #28]
            x1 += signX;
 8002c50:	693b      	ldr	r3, [r7, #16]
 8002c52:	b2da      	uxtb	r2, r3
 8002c54:	79fb      	ldrb	r3, [r7, #7]
 8002c56:	4413      	add	r3, r2
 8002c58:	71fb      	strb	r3, [r7, #7]
        }
        
        if(error2 < deltaX) {
 8002c5a:	68ba      	ldr	r2, [r7, #8]
 8002c5c:	69bb      	ldr	r3, [r7, #24]
 8002c5e:	429a      	cmp	r2, r3
 8002c60:	da08      	bge.n	8002c74 <ssd1306_Line+0xc4>
            error += deltaX;
 8002c62:	69fa      	ldr	r2, [r7, #28]
 8002c64:	69bb      	ldr	r3, [r7, #24]
 8002c66:	4413      	add	r3, r2
 8002c68:	61fb      	str	r3, [r7, #28]
            y1 += signY;
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	b2da      	uxtb	r2, r3
 8002c6e:	79bb      	ldrb	r3, [r7, #6]
 8002c70:	4413      	add	r3, r2
 8002c72:	71bb      	strb	r3, [r7, #6]
    while((x1 != x2) || (y1 != y2)) {
 8002c74:	79fa      	ldrb	r2, [r7, #7]
 8002c76:	797b      	ldrb	r3, [r7, #5]
 8002c78:	429a      	cmp	r2, r3
 8002c7a:	d1d5      	bne.n	8002c28 <ssd1306_Line+0x78>
 8002c7c:	79ba      	ldrb	r2, [r7, #6]
 8002c7e:	793b      	ldrb	r3, [r7, #4]
 8002c80:	429a      	cmp	r2, r3
 8002c82:	d1d1      	bne.n	8002c28 <ssd1306_Line+0x78>
        }
    }
    return;
 8002c84:	bf00      	nop
}
 8002c86:	3724      	adds	r7, #36	; 0x24
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	bd90      	pop	{r4, r7, pc}

08002c8c <ssd1306_DrawRectangle>:

    return;
}

/* Draw a rectangle */
void ssd1306_DrawRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8002c8c:	b590      	push	{r4, r7, lr}
 8002c8e:	b085      	sub	sp, #20
 8002c90:	af02      	add	r7, sp, #8
 8002c92:	4604      	mov	r4, r0
 8002c94:	4608      	mov	r0, r1
 8002c96:	4611      	mov	r1, r2
 8002c98:	461a      	mov	r2, r3
 8002c9a:	4623      	mov	r3, r4
 8002c9c:	71fb      	strb	r3, [r7, #7]
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	71bb      	strb	r3, [r7, #6]
 8002ca2:	460b      	mov	r3, r1
 8002ca4:	717b      	strb	r3, [r7, #5]
 8002ca6:	4613      	mov	r3, r2
 8002ca8:	713b      	strb	r3, [r7, #4]
    ssd1306_Line(x1,y1,x2,y1,color);
 8002caa:	79bc      	ldrb	r4, [r7, #6]
 8002cac:	797a      	ldrb	r2, [r7, #5]
 8002cae:	79b9      	ldrb	r1, [r7, #6]
 8002cb0:	79f8      	ldrb	r0, [r7, #7]
 8002cb2:	7e3b      	ldrb	r3, [r7, #24]
 8002cb4:	9300      	str	r3, [sp, #0]
 8002cb6:	4623      	mov	r3, r4
 8002cb8:	f7ff ff7a 	bl	8002bb0 <ssd1306_Line>
    ssd1306_Line(x2,y1,x2,y2,color);
 8002cbc:	793c      	ldrb	r4, [r7, #4]
 8002cbe:	797a      	ldrb	r2, [r7, #5]
 8002cc0:	79b9      	ldrb	r1, [r7, #6]
 8002cc2:	7978      	ldrb	r0, [r7, #5]
 8002cc4:	7e3b      	ldrb	r3, [r7, #24]
 8002cc6:	9300      	str	r3, [sp, #0]
 8002cc8:	4623      	mov	r3, r4
 8002cca:	f7ff ff71 	bl	8002bb0 <ssd1306_Line>
    ssd1306_Line(x2,y2,x1,y2,color);
 8002cce:	793c      	ldrb	r4, [r7, #4]
 8002cd0:	79fa      	ldrb	r2, [r7, #7]
 8002cd2:	7939      	ldrb	r1, [r7, #4]
 8002cd4:	7978      	ldrb	r0, [r7, #5]
 8002cd6:	7e3b      	ldrb	r3, [r7, #24]
 8002cd8:	9300      	str	r3, [sp, #0]
 8002cda:	4623      	mov	r3, r4
 8002cdc:	f7ff ff68 	bl	8002bb0 <ssd1306_Line>
    ssd1306_Line(x1,y2,x1,y1,color);
 8002ce0:	79bc      	ldrb	r4, [r7, #6]
 8002ce2:	79fa      	ldrb	r2, [r7, #7]
 8002ce4:	7939      	ldrb	r1, [r7, #4]
 8002ce6:	79f8      	ldrb	r0, [r7, #7]
 8002ce8:	7e3b      	ldrb	r3, [r7, #24]
 8002cea:	9300      	str	r3, [sp, #0]
 8002cec:	4623      	mov	r3, r4
 8002cee:	f7ff ff5f 	bl	8002bb0 <ssd1306_Line>

    return;
 8002cf2:	bf00      	nop
}
 8002cf4:	370c      	adds	r7, #12
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bd90      	pop	{r4, r7, pc}

08002cfa <ssd1306_FillRectangle>:

/* Draw a filled rectangle */
void ssd1306_FillRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8002cfa:	b590      	push	{r4, r7, lr}
 8002cfc:	b085      	sub	sp, #20
 8002cfe:	af00      	add	r7, sp, #0
 8002d00:	4604      	mov	r4, r0
 8002d02:	4608      	mov	r0, r1
 8002d04:	4611      	mov	r1, r2
 8002d06:	461a      	mov	r2, r3
 8002d08:	4623      	mov	r3, r4
 8002d0a:	71fb      	strb	r3, [r7, #7]
 8002d0c:	4603      	mov	r3, r0
 8002d0e:	71bb      	strb	r3, [r7, #6]
 8002d10:	460b      	mov	r3, r1
 8002d12:	717b      	strb	r3, [r7, #5]
 8002d14:	4613      	mov	r3, r2
 8002d16:	713b      	strb	r3, [r7, #4]
    uint8_t x_start = ((x1<=x2) ? x1 : x2);
 8002d18:	79fa      	ldrb	r2, [r7, #7]
 8002d1a:	797b      	ldrb	r3, [r7, #5]
 8002d1c:	4293      	cmp	r3, r2
 8002d1e:	bf28      	it	cs
 8002d20:	4613      	movcs	r3, r2
 8002d22:	737b      	strb	r3, [r7, #13]
    uint8_t x_end   = ((x1<=x2) ? x2 : x1);
 8002d24:	797a      	ldrb	r2, [r7, #5]
 8002d26:	79fb      	ldrb	r3, [r7, #7]
 8002d28:	4293      	cmp	r3, r2
 8002d2a:	bf38      	it	cc
 8002d2c:	4613      	movcc	r3, r2
 8002d2e:	733b      	strb	r3, [r7, #12]
    uint8_t y_start = ((y1<=y2) ? y1 : y2);
 8002d30:	79ba      	ldrb	r2, [r7, #6]
 8002d32:	793b      	ldrb	r3, [r7, #4]
 8002d34:	4293      	cmp	r3, r2
 8002d36:	bf28      	it	cs
 8002d38:	4613      	movcs	r3, r2
 8002d3a:	72fb      	strb	r3, [r7, #11]
    uint8_t y_end   = ((y1<=y2) ? y2 : y1);
 8002d3c:	793a      	ldrb	r2, [r7, #4]
 8002d3e:	79bb      	ldrb	r3, [r7, #6]
 8002d40:	4293      	cmp	r3, r2
 8002d42:	bf38      	it	cc
 8002d44:	4613      	movcc	r3, r2
 8002d46:	72bb      	strb	r3, [r7, #10]

    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 8002d48:	7afb      	ldrb	r3, [r7, #11]
 8002d4a:	73fb      	strb	r3, [r7, #15]
 8002d4c:	e017      	b.n	8002d7e <ssd1306_FillRectangle+0x84>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8002d4e:	7b7b      	ldrb	r3, [r7, #13]
 8002d50:	73bb      	strb	r3, [r7, #14]
 8002d52:	e00a      	b.n	8002d6a <ssd1306_FillRectangle+0x70>
            ssd1306_DrawPixel(x, y, color);
 8002d54:	7bbb      	ldrb	r3, [r7, #14]
 8002d56:	b21b      	sxth	r3, r3
 8002d58:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002d5c:	7bf9      	ldrb	r1, [r7, #15]
 8002d5e:	4618      	mov	r0, r3
 8002d60:	f7ff fe02 	bl	8002968 <ssd1306_DrawPixel>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8002d64:	7bbb      	ldrb	r3, [r7, #14]
 8002d66:	3301      	adds	r3, #1
 8002d68:	73bb      	strb	r3, [r7, #14]
 8002d6a:	7bba      	ldrb	r2, [r7, #14]
 8002d6c:	7b3b      	ldrb	r3, [r7, #12]
 8002d6e:	429a      	cmp	r2, r3
 8002d70:	d802      	bhi.n	8002d78 <ssd1306_FillRectangle+0x7e>
 8002d72:	7bbb      	ldrb	r3, [r7, #14]
 8002d74:	2b81      	cmp	r3, #129	; 0x81
 8002d76:	d9ed      	bls.n	8002d54 <ssd1306_FillRectangle+0x5a>
    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 8002d78:	7bfb      	ldrb	r3, [r7, #15]
 8002d7a:	3301      	adds	r3, #1
 8002d7c:	73fb      	strb	r3, [r7, #15]
 8002d7e:	7bfa      	ldrb	r2, [r7, #15]
 8002d80:	7abb      	ldrb	r3, [r7, #10]
 8002d82:	429a      	cmp	r2, r3
 8002d84:	d803      	bhi.n	8002d8e <ssd1306_FillRectangle+0x94>
 8002d86:	7bfb      	ldrb	r3, [r7, #15]
 8002d88:	2b3f      	cmp	r3, #63	; 0x3f
 8002d8a:	d9e0      	bls.n	8002d4e <ssd1306_FillRectangle+0x54>
        }
    }
    return;
 8002d8c:	bf00      	nop
 8002d8e:	bf00      	nop
}
 8002d90:	3714      	adds	r7, #20
 8002d92:	46bd      	mov	sp, r7
 8002d94:	bd90      	pop	{r4, r7, pc}

08002d96 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8002d96:	b580      	push	{r7, lr}
 8002d98:	b084      	sub	sp, #16
 8002d9a:	af00      	add	r7, sp, #0
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8002da0:	2381      	movs	r3, #129	; 0x81
 8002da2:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8002da4:	7bfb      	ldrb	r3, [r7, #15]
 8002da6:	4618      	mov	r0, r3
 8002da8:	f7ff fcf2 	bl	8002790 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8002dac:	79fb      	ldrb	r3, [r7, #7]
 8002dae:	4618      	mov	r0, r3
 8002db0:	f7ff fcee 	bl	8002790 <ssd1306_WriteCommand>
}
 8002db4:	bf00      	nop
 8002db6:	3710      	adds	r7, #16
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bd80      	pop	{r7, pc}

08002dbc <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b084      	sub	sp, #16
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8002dc6:	79fb      	ldrb	r3, [r7, #7]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d005      	beq.n	8002dd8 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8002dcc:	23af      	movs	r3, #175	; 0xaf
 8002dce:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8002dd0:	4b08      	ldr	r3, [pc, #32]	; (8002df4 <ssd1306_SetDisplayOn+0x38>)
 8002dd2:	2201      	movs	r2, #1
 8002dd4:	715a      	strb	r2, [r3, #5]
 8002dd6:	e004      	b.n	8002de2 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8002dd8:	23ae      	movs	r3, #174	; 0xae
 8002dda:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8002ddc:	4b05      	ldr	r3, [pc, #20]	; (8002df4 <ssd1306_SetDisplayOn+0x38>)
 8002dde:	2200      	movs	r2, #0
 8002de0:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8002de2:	7bfb      	ldrb	r3, [r7, #15]
 8002de4:	4618      	mov	r0, r3
 8002de6:	f7ff fcd3 	bl	8002790 <ssd1306_WriteCommand>
}
 8002dea:	bf00      	nop
 8002dec:	3710      	adds	r7, #16
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}
 8002df2:	bf00      	nop
 8002df4:	20000fa0 	.word	0x20000fa0

08002df8 <Battery_100>:
    0b00000000,  //
    0b00000000   //
};

void Battery_100(void)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b082      	sub	sp, #8
 8002dfc:	af02      	add	r7, sp, #8
	ssd1306_DrawRectangle(110, 0, 124, 8, White);
 8002dfe:	2301      	movs	r3, #1
 8002e00:	9300      	str	r3, [sp, #0]
 8002e02:	2308      	movs	r3, #8
 8002e04:	227c      	movs	r2, #124	; 0x7c
 8002e06:	2100      	movs	r1, #0
 8002e08:	206e      	movs	r0, #110	; 0x6e
 8002e0a:	f7ff ff3f 	bl	8002c8c <ssd1306_DrawRectangle>
	ssd1306_FillRectangle(112, 2, 114, 6, White);
 8002e0e:	2301      	movs	r3, #1
 8002e10:	9300      	str	r3, [sp, #0]
 8002e12:	2306      	movs	r3, #6
 8002e14:	2272      	movs	r2, #114	; 0x72
 8002e16:	2102      	movs	r1, #2
 8002e18:	2070      	movs	r0, #112	; 0x70
 8002e1a:	f7ff ff6e 	bl	8002cfa <ssd1306_FillRectangle>
	ssd1306_FillRectangle(116, 2, 118, 6, White);
 8002e1e:	2301      	movs	r3, #1
 8002e20:	9300      	str	r3, [sp, #0]
 8002e22:	2306      	movs	r3, #6
 8002e24:	2276      	movs	r2, #118	; 0x76
 8002e26:	2102      	movs	r1, #2
 8002e28:	2074      	movs	r0, #116	; 0x74
 8002e2a:	f7ff ff66 	bl	8002cfa <ssd1306_FillRectangle>
	ssd1306_FillRectangle(120, 2, 122, 6, White);
 8002e2e:	2301      	movs	r3, #1
 8002e30:	9300      	str	r3, [sp, #0]
 8002e32:	2306      	movs	r3, #6
 8002e34:	227a      	movs	r2, #122	; 0x7a
 8002e36:	2102      	movs	r1, #2
 8002e38:	2078      	movs	r0, #120	; 0x78
 8002e3a:	f7ff ff5e 	bl	8002cfa <ssd1306_FillRectangle>
	ssd1306_FillRectangle(124, 2, 126, 6, White);
 8002e3e:	2301      	movs	r3, #1
 8002e40:	9300      	str	r3, [sp, #0]
 8002e42:	2306      	movs	r3, #6
 8002e44:	227e      	movs	r2, #126	; 0x7e
 8002e46:	2102      	movs	r1, #2
 8002e48:	207c      	movs	r0, #124	; 0x7c
 8002e4a:	f7ff ff56 	bl	8002cfa <ssd1306_FillRectangle>
}
 8002e4e:	bf00      	nop
 8002e50:	46bd      	mov	sp, r7
 8002e52:	bd80      	pop	{r7, pc}

08002e54 <Wifi_On>:
	ssd1306_DrawRectangle(110, 0, 124, 8, White);
	ssd1306_FillRectangle(124, 2, 126, 6, White);
}

void Wifi_On(void)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b082      	sub	sp, #8
 8002e58:	af02      	add	r7, sp, #8
	ssd1306_Line(7, 0, 7, 9, White);
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	9300      	str	r3, [sp, #0]
 8002e5e:	2309      	movs	r3, #9
 8002e60:	2207      	movs	r2, #7
 8002e62:	2100      	movs	r1, #0
 8002e64:	2007      	movs	r0, #7
 8002e66:	f7ff fea3 	bl	8002bb0 <ssd1306_Line>
	ssd1306_Line(2, 0, 12, 0, White);
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	9300      	str	r3, [sp, #0]
 8002e6e:	2300      	movs	r3, #0
 8002e70:	220c      	movs	r2, #12
 8002e72:	2100      	movs	r1, #0
 8002e74:	2002      	movs	r0, #2
 8002e76:	f7ff fe9b 	bl	8002bb0 <ssd1306_Line>
	ssd1306_Line(2, 0, 7, 5, White);
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	9300      	str	r3, [sp, #0]
 8002e7e:	2305      	movs	r3, #5
 8002e80:	2207      	movs	r2, #7
 8002e82:	2100      	movs	r1, #0
 8002e84:	2002      	movs	r0, #2
 8002e86:	f7ff fe93 	bl	8002bb0 <ssd1306_Line>
	ssd1306_Line(7, 5, 12, 0, White);
 8002e8a:	2301      	movs	r3, #1
 8002e8c:	9300      	str	r3, [sp, #0]
 8002e8e:	2300      	movs	r3, #0
 8002e90:	220c      	movs	r2, #12
 8002e92:	2105      	movs	r1, #5
 8002e94:	2007      	movs	r0, #7
 8002e96:	f7ff fe8b 	bl	8002bb0 <ssd1306_Line>

	ssd1306_Line(9, 8, 9, 9, White);
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	9300      	str	r3, [sp, #0]
 8002e9e:	2309      	movs	r3, #9
 8002ea0:	2209      	movs	r2, #9
 8002ea2:	2108      	movs	r1, #8
 8002ea4:	2009      	movs	r0, #9
 8002ea6:	f7ff fe83 	bl	8002bb0 <ssd1306_Line>
	ssd1306_Line(10, 8, 10, 9, White);
 8002eaa:	2301      	movs	r3, #1
 8002eac:	9300      	str	r3, [sp, #0]
 8002eae:	2309      	movs	r3, #9
 8002eb0:	220a      	movs	r2, #10
 8002eb2:	2108      	movs	r1, #8
 8002eb4:	200a      	movs	r0, #10
 8002eb6:	f7ff fe7b 	bl	8002bb0 <ssd1306_Line>

	ssd1306_Line(12, 6, 12, 9, White);
 8002eba:	2301      	movs	r3, #1
 8002ebc:	9300      	str	r3, [sp, #0]
 8002ebe:	2309      	movs	r3, #9
 8002ec0:	220c      	movs	r2, #12
 8002ec2:	2106      	movs	r1, #6
 8002ec4:	200c      	movs	r0, #12
 8002ec6:	f7ff fe73 	bl	8002bb0 <ssd1306_Line>
	ssd1306_Line(13, 6, 13, 9, White);
 8002eca:	2301      	movs	r3, #1
 8002ecc:	9300      	str	r3, [sp, #0]
 8002ece:	2309      	movs	r3, #9
 8002ed0:	220d      	movs	r2, #13
 8002ed2:	2106      	movs	r1, #6
 8002ed4:	200d      	movs	r0, #13
 8002ed6:	f7ff fe6b 	bl	8002bb0 <ssd1306_Line>

	ssd1306_Line(15, 4, 15, 9, White);
 8002eda:	2301      	movs	r3, #1
 8002edc:	9300      	str	r3, [sp, #0]
 8002ede:	2309      	movs	r3, #9
 8002ee0:	220f      	movs	r2, #15
 8002ee2:	2104      	movs	r1, #4
 8002ee4:	200f      	movs	r0, #15
 8002ee6:	f7ff fe63 	bl	8002bb0 <ssd1306_Line>
	ssd1306_Line(16, 4, 16, 9, White);
 8002eea:	2301      	movs	r3, #1
 8002eec:	9300      	str	r3, [sp, #0]
 8002eee:	2309      	movs	r3, #9
 8002ef0:	2210      	movs	r2, #16
 8002ef2:	2104      	movs	r1, #4
 8002ef4:	2010      	movs	r0, #16
 8002ef6:	f7ff fe5b 	bl	8002bb0 <ssd1306_Line>

	ssd1306_Line(18, 2, 18, 9, White);
 8002efa:	2301      	movs	r3, #1
 8002efc:	9300      	str	r3, [sp, #0]
 8002efe:	2309      	movs	r3, #9
 8002f00:	2212      	movs	r2, #18
 8002f02:	2102      	movs	r1, #2
 8002f04:	2012      	movs	r0, #18
 8002f06:	f7ff fe53 	bl	8002bb0 <ssd1306_Line>
	ssd1306_Line(19, 2, 19, 9, White);
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	9300      	str	r3, [sp, #0]
 8002f0e:	2309      	movs	r3, #9
 8002f10:	2213      	movs	r2, #19
 8002f12:	2102      	movs	r1, #2
 8002f14:	2013      	movs	r0, #19
 8002f16:	f7ff fe4b 	bl	8002bb0 <ssd1306_Line>
}
 8002f1a:	bf00      	nop
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	bd80      	pop	{r7, pc}

08002f20 <Grados>:

	ssd1306_Line(2, 9, 19, 0, White);
}

void Grados(void)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b084      	sub	sp, #16
 8002f24:	af00      	add	r7, sp, #0
	uint32_t i, j, b = 0;
 8002f26:	2300      	movs	r3, #0
 8002f28:	607b      	str	r3, [r7, #4]

	for(i = 0; i < 10; i++)  // Itera sobre 10 filas
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	60fb      	str	r3, [r7, #12]
 8002f2e:	e043      	b.n	8002fb8 <Grados+0x98>
	{
	    b = degreesSymbol[i];
 8002f30:	4a29      	ldr	r2, [pc, #164]	; (8002fd8 <Grados+0xb8>)
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	4413      	add	r3, r2
 8002f36:	781b      	ldrb	r3, [r3, #0]
 8002f38:	607b      	str	r3, [r7, #4]
	    for(j = 0; j < 7; j++)  // Itera sobre 7 columnas
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	60bb      	str	r3, [r7, #8]
 8002f3e:	e035      	b.n	8002fac <Grados+0x8c>
	    {
	        if((b >> (6 - j)) & 0x01)  // Ajusta la máscara a 6
 8002f40:	68bb      	ldr	r3, [r7, #8]
 8002f42:	f1c3 0306 	rsb	r3, r3, #6
 8002f46:	687a      	ldr	r2, [r7, #4]
 8002f48:	fa22 f303 	lsr.w	r3, r2, r3
 8002f4c:	f003 0301 	and.w	r3, r3, #1
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d014      	beq.n	8002f7e <Grados+0x5e>
	        {
	            ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), White);
 8002f54:	4b21      	ldr	r3, [pc, #132]	; (8002fdc <Grados+0xbc>)
 8002f56:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002f5a:	b29a      	uxth	r2, r3
 8002f5c:	68bb      	ldr	r3, [r7, #8]
 8002f5e:	b29b      	uxth	r3, r3
 8002f60:	4413      	add	r3, r2
 8002f62:	b29b      	uxth	r3, r3
 8002f64:	b218      	sxth	r0, r3
 8002f66:	4b1d      	ldr	r3, [pc, #116]	; (8002fdc <Grados+0xbc>)
 8002f68:	885b      	ldrh	r3, [r3, #2]
 8002f6a:	b2da      	uxtb	r2, r3
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	b2db      	uxtb	r3, r3
 8002f70:	4413      	add	r3, r2
 8002f72:	b2db      	uxtb	r3, r3
 8002f74:	2201      	movs	r2, #1
 8002f76:	4619      	mov	r1, r3
 8002f78:	f7ff fcf6 	bl	8002968 <ssd1306_DrawPixel>
 8002f7c:	e013      	b.n	8002fa6 <Grados+0x86>
	        }
	        else
	        {
	            ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), Black);
 8002f7e:	4b17      	ldr	r3, [pc, #92]	; (8002fdc <Grados+0xbc>)
 8002f80:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002f84:	b29a      	uxth	r2, r3
 8002f86:	68bb      	ldr	r3, [r7, #8]
 8002f88:	b29b      	uxth	r3, r3
 8002f8a:	4413      	add	r3, r2
 8002f8c:	b29b      	uxth	r3, r3
 8002f8e:	b218      	sxth	r0, r3
 8002f90:	4b12      	ldr	r3, [pc, #72]	; (8002fdc <Grados+0xbc>)
 8002f92:	885b      	ldrh	r3, [r3, #2]
 8002f94:	b2da      	uxtb	r2, r3
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	b2db      	uxtb	r3, r3
 8002f9a:	4413      	add	r3, r2
 8002f9c:	b2db      	uxtb	r3, r3
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	4619      	mov	r1, r3
 8002fa2:	f7ff fce1 	bl	8002968 <ssd1306_DrawPixel>
	    for(j = 0; j < 7; j++)  // Itera sobre 7 columnas
 8002fa6:	68bb      	ldr	r3, [r7, #8]
 8002fa8:	3301      	adds	r3, #1
 8002faa:	60bb      	str	r3, [r7, #8]
 8002fac:	68bb      	ldr	r3, [r7, #8]
 8002fae:	2b06      	cmp	r3, #6
 8002fb0:	d9c6      	bls.n	8002f40 <Grados+0x20>
	for(i = 0; i < 10; i++)  // Itera sobre 10 filas
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	3301      	adds	r3, #1
 8002fb6:	60fb      	str	r3, [r7, #12]
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	2b09      	cmp	r3, #9
 8002fbc:	d9b8      	bls.n	8002f30 <Grados+0x10>
	        }
	    }
	}

	SSD1306.CurrentX += 7;
 8002fbe:	4b07      	ldr	r3, [pc, #28]	; (8002fdc <Grados+0xbc>)
 8002fc0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002fc4:	b29b      	uxth	r3, r3
 8002fc6:	3307      	adds	r3, #7
 8002fc8:	b29b      	uxth	r3, r3
 8002fca:	b21a      	sxth	r2, r3
 8002fcc:	4b03      	ldr	r3, [pc, #12]	; (8002fdc <Grados+0xbc>)
 8002fce:	801a      	strh	r2, [r3, #0]
}
 8002fd0:	bf00      	nop
 8002fd2:	3710      	adds	r7, #16
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	bd80      	pop	{r7, pc}
 8002fd8:	0800c128 	.word	0x0800c128
 8002fdc:	20000fa0 	.word	0x20000fa0

08002fe0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b082      	sub	sp, #8
 8002fe4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	607b      	str	r3, [r7, #4]
 8002fea:	4b12      	ldr	r3, [pc, #72]	; (8003034 <HAL_MspInit+0x54>)
 8002fec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fee:	4a11      	ldr	r2, [pc, #68]	; (8003034 <HAL_MspInit+0x54>)
 8002ff0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ff4:	6453      	str	r3, [r2, #68]	; 0x44
 8002ff6:	4b0f      	ldr	r3, [pc, #60]	; (8003034 <HAL_MspInit+0x54>)
 8002ff8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ffa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ffe:	607b      	str	r3, [r7, #4]
 8003000:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003002:	2300      	movs	r3, #0
 8003004:	603b      	str	r3, [r7, #0]
 8003006:	4b0b      	ldr	r3, [pc, #44]	; (8003034 <HAL_MspInit+0x54>)
 8003008:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800300a:	4a0a      	ldr	r2, [pc, #40]	; (8003034 <HAL_MspInit+0x54>)
 800300c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003010:	6413      	str	r3, [r2, #64]	; 0x40
 8003012:	4b08      	ldr	r3, [pc, #32]	; (8003034 <HAL_MspInit+0x54>)
 8003014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003016:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800301a:	603b      	str	r3, [r7, #0]
 800301c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800301e:	2200      	movs	r2, #0
 8003020:	210f      	movs	r1, #15
 8003022:	f06f 0001 	mvn.w	r0, #1
 8003026:	f001 f891 	bl	800414c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800302a:	bf00      	nop
 800302c:	3708      	adds	r7, #8
 800302e:	46bd      	mov	sp, r7
 8003030:	bd80      	pop	{r7, pc}
 8003032:	bf00      	nop
 8003034:	40023800 	.word	0x40023800

08003038 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b08a      	sub	sp, #40	; 0x28
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003040:	f107 0314 	add.w	r3, r7, #20
 8003044:	2200      	movs	r2, #0
 8003046:	601a      	str	r2, [r3, #0]
 8003048:	605a      	str	r2, [r3, #4]
 800304a:	609a      	str	r2, [r3, #8]
 800304c:	60da      	str	r2, [r3, #12]
 800304e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4a2f      	ldr	r2, [pc, #188]	; (8003114 <HAL_ADC_MspInit+0xdc>)
 8003056:	4293      	cmp	r3, r2
 8003058:	d157      	bne.n	800310a <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800305a:	2300      	movs	r3, #0
 800305c:	613b      	str	r3, [r7, #16]
 800305e:	4b2e      	ldr	r3, [pc, #184]	; (8003118 <HAL_ADC_MspInit+0xe0>)
 8003060:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003062:	4a2d      	ldr	r2, [pc, #180]	; (8003118 <HAL_ADC_MspInit+0xe0>)
 8003064:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003068:	6453      	str	r3, [r2, #68]	; 0x44
 800306a:	4b2b      	ldr	r3, [pc, #172]	; (8003118 <HAL_ADC_MspInit+0xe0>)
 800306c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800306e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003072:	613b      	str	r3, [r7, #16]
 8003074:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003076:	2300      	movs	r3, #0
 8003078:	60fb      	str	r3, [r7, #12]
 800307a:	4b27      	ldr	r3, [pc, #156]	; (8003118 <HAL_ADC_MspInit+0xe0>)
 800307c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800307e:	4a26      	ldr	r2, [pc, #152]	; (8003118 <HAL_ADC_MspInit+0xe0>)
 8003080:	f043 0301 	orr.w	r3, r3, #1
 8003084:	6313      	str	r3, [r2, #48]	; 0x30
 8003086:	4b24      	ldr	r3, [pc, #144]	; (8003118 <HAL_ADC_MspInit+0xe0>)
 8003088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800308a:	f003 0301 	and.w	r3, r3, #1
 800308e:	60fb      	str	r3, [r7, #12]
 8003090:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003092:	2301      	movs	r3, #1
 8003094:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003096:	2303      	movs	r3, #3
 8003098:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800309a:	2300      	movs	r3, #0
 800309c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800309e:	f107 0314 	add.w	r3, r7, #20
 80030a2:	4619      	mov	r1, r3
 80030a4:	481d      	ldr	r0, [pc, #116]	; (800311c <HAL_ADC_MspInit+0xe4>)
 80030a6:	f001 fbeb 	bl	8004880 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80030aa:	4b1d      	ldr	r3, [pc, #116]	; (8003120 <HAL_ADC_MspInit+0xe8>)
 80030ac:	4a1d      	ldr	r2, [pc, #116]	; (8003124 <HAL_ADC_MspInit+0xec>)
 80030ae:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80030b0:	4b1b      	ldr	r3, [pc, #108]	; (8003120 <HAL_ADC_MspInit+0xe8>)
 80030b2:	2200      	movs	r2, #0
 80030b4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80030b6:	4b1a      	ldr	r3, [pc, #104]	; (8003120 <HAL_ADC_MspInit+0xe8>)
 80030b8:	2200      	movs	r2, #0
 80030ba:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80030bc:	4b18      	ldr	r3, [pc, #96]	; (8003120 <HAL_ADC_MspInit+0xe8>)
 80030be:	2200      	movs	r2, #0
 80030c0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80030c2:	4b17      	ldr	r3, [pc, #92]	; (8003120 <HAL_ADC_MspInit+0xe8>)
 80030c4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80030c8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80030ca:	4b15      	ldr	r3, [pc, #84]	; (8003120 <HAL_ADC_MspInit+0xe8>)
 80030cc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80030d0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80030d2:	4b13      	ldr	r3, [pc, #76]	; (8003120 <HAL_ADC_MspInit+0xe8>)
 80030d4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80030d8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80030da:	4b11      	ldr	r3, [pc, #68]	; (8003120 <HAL_ADC_MspInit+0xe8>)
 80030dc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80030e0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80030e2:	4b0f      	ldr	r3, [pc, #60]	; (8003120 <HAL_ADC_MspInit+0xe8>)
 80030e4:	2200      	movs	r2, #0
 80030e6:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80030e8:	4b0d      	ldr	r3, [pc, #52]	; (8003120 <HAL_ADC_MspInit+0xe8>)
 80030ea:	2200      	movs	r2, #0
 80030ec:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80030ee:	480c      	ldr	r0, [pc, #48]	; (8003120 <HAL_ADC_MspInit+0xe8>)
 80030f0:	f001 f856 	bl	80041a0 <HAL_DMA_Init>
 80030f4:	4603      	mov	r3, r0
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d001      	beq.n	80030fe <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 80030fa:	f7ff fb3d 	bl	8002778 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	4a07      	ldr	r2, [pc, #28]	; (8003120 <HAL_ADC_MspInit+0xe8>)
 8003102:	639a      	str	r2, [r3, #56]	; 0x38
 8003104:	4a06      	ldr	r2, [pc, #24]	; (8003120 <HAL_ADC_MspInit+0xe8>)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800310a:	bf00      	nop
 800310c:	3728      	adds	r7, #40	; 0x28
 800310e:	46bd      	mov	sp, r7
 8003110:	bd80      	pop	{r7, pc}
 8003112:	bf00      	nop
 8003114:	40012000 	.word	0x40012000
 8003118:	40023800 	.word	0x40023800
 800311c:	40020000 	.word	0x40020000
 8003120:	20000578 	.word	0x20000578
 8003124:	40026410 	.word	0x40026410

08003128 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b08a      	sub	sp, #40	; 0x28
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003130:	f107 0314 	add.w	r3, r7, #20
 8003134:	2200      	movs	r2, #0
 8003136:	601a      	str	r2, [r3, #0]
 8003138:	605a      	str	r2, [r3, #4]
 800313a:	609a      	str	r2, [r3, #8]
 800313c:	60da      	str	r2, [r3, #12]
 800313e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	4a19      	ldr	r2, [pc, #100]	; (80031ac <HAL_I2C_MspInit+0x84>)
 8003146:	4293      	cmp	r3, r2
 8003148:	d12c      	bne.n	80031a4 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800314a:	2300      	movs	r3, #0
 800314c:	613b      	str	r3, [r7, #16]
 800314e:	4b18      	ldr	r3, [pc, #96]	; (80031b0 <HAL_I2C_MspInit+0x88>)
 8003150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003152:	4a17      	ldr	r2, [pc, #92]	; (80031b0 <HAL_I2C_MspInit+0x88>)
 8003154:	f043 0302 	orr.w	r3, r3, #2
 8003158:	6313      	str	r3, [r2, #48]	; 0x30
 800315a:	4b15      	ldr	r3, [pc, #84]	; (80031b0 <HAL_I2C_MspInit+0x88>)
 800315c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800315e:	f003 0302 	and.w	r3, r3, #2
 8003162:	613b      	str	r3, [r7, #16]
 8003164:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003166:	f44f 7340 	mov.w	r3, #768	; 0x300
 800316a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800316c:	2312      	movs	r3, #18
 800316e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003170:	2300      	movs	r3, #0
 8003172:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003174:	2303      	movs	r3, #3
 8003176:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003178:	2304      	movs	r3, #4
 800317a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800317c:	f107 0314 	add.w	r3, r7, #20
 8003180:	4619      	mov	r1, r3
 8003182:	480c      	ldr	r0, [pc, #48]	; (80031b4 <HAL_I2C_MspInit+0x8c>)
 8003184:	f001 fb7c 	bl	8004880 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003188:	2300      	movs	r3, #0
 800318a:	60fb      	str	r3, [r7, #12]
 800318c:	4b08      	ldr	r3, [pc, #32]	; (80031b0 <HAL_I2C_MspInit+0x88>)
 800318e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003190:	4a07      	ldr	r2, [pc, #28]	; (80031b0 <HAL_I2C_MspInit+0x88>)
 8003192:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003196:	6413      	str	r3, [r2, #64]	; 0x40
 8003198:	4b05      	ldr	r3, [pc, #20]	; (80031b0 <HAL_I2C_MspInit+0x88>)
 800319a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800319c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80031a0:	60fb      	str	r3, [r7, #12]
 80031a2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80031a4:	bf00      	nop
 80031a6:	3728      	adds	r7, #40	; 0x28
 80031a8:	46bd      	mov	sp, r7
 80031aa:	bd80      	pop	{r7, pc}
 80031ac:	40005400 	.word	0x40005400
 80031b0:	40023800 	.word	0x40023800
 80031b4:	40020400 	.word	0x40020400

080031b8 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b088      	sub	sp, #32
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80031c0:	f107 030c 	add.w	r3, r7, #12
 80031c4:	2200      	movs	r2, #0
 80031c6:	601a      	str	r2, [r3, #0]
 80031c8:	605a      	str	r2, [r3, #4]
 80031ca:	609a      	str	r2, [r3, #8]
 80031cc:	60da      	str	r2, [r3, #12]
 80031ce:	611a      	str	r2, [r3, #16]
  if(hrtc->Instance==RTC)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4a0c      	ldr	r2, [pc, #48]	; (8003208 <HAL_RTC_MspInit+0x50>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d111      	bne.n	80031fe <HAL_RTC_MspInit+0x46>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80031da:	2302      	movs	r3, #2
 80031dc:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80031de:	f44f 7300 	mov.w	r3, #512	; 0x200
 80031e2:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80031e4:	f107 030c 	add.w	r3, r7, #12
 80031e8:	4618      	mov	r0, r3
 80031ea:	f002 fe0d 	bl	8005e08 <HAL_RCCEx_PeriphCLKConfig>
 80031ee:	4603      	mov	r3, r0
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d001      	beq.n	80031f8 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 80031f4:	f7ff fac0 	bl	8002778 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80031f8:	4b04      	ldr	r3, [pc, #16]	; (800320c <HAL_RTC_MspInit+0x54>)
 80031fa:	2201      	movs	r2, #1
 80031fc:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80031fe:	bf00      	nop
 8003200:	3720      	adds	r7, #32
 8003202:	46bd      	mov	sp, r7
 8003204:	bd80      	pop	{r7, pc}
 8003206:	bf00      	nop
 8003208:	40002800 	.word	0x40002800
 800320c:	42470e3c 	.word	0x42470e3c

08003210 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	b08c      	sub	sp, #48	; 0x30
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003218:	f107 031c 	add.w	r3, r7, #28
 800321c:	2200      	movs	r2, #0
 800321e:	601a      	str	r2, [r3, #0]
 8003220:	605a      	str	r2, [r3, #4]
 8003222:	609a      	str	r2, [r3, #8]
 8003224:	60da      	str	r2, [r3, #12]
 8003226:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003230:	d116      	bne.n	8003260 <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003232:	2300      	movs	r3, #0
 8003234:	61bb      	str	r3, [r7, #24]
 8003236:	4b37      	ldr	r3, [pc, #220]	; (8003314 <HAL_TIM_Base_MspInit+0x104>)
 8003238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800323a:	4a36      	ldr	r2, [pc, #216]	; (8003314 <HAL_TIM_Base_MspInit+0x104>)
 800323c:	f043 0301 	orr.w	r3, r3, #1
 8003240:	6413      	str	r3, [r2, #64]	; 0x40
 8003242:	4b34      	ldr	r3, [pc, #208]	; (8003314 <HAL_TIM_Base_MspInit+0x104>)
 8003244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003246:	f003 0301 	and.w	r3, r3, #1
 800324a:	61bb      	str	r3, [r7, #24]
 800324c:	69bb      	ldr	r3, [r7, #24]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 800324e:	2200      	movs	r2, #0
 8003250:	2105      	movs	r1, #5
 8003252:	201c      	movs	r0, #28
 8003254:	f000 ff7a 	bl	800414c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003258:	201c      	movs	r0, #28
 800325a:	f000 ff93 	bl	8004184 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800325e:	e054      	b.n	800330a <HAL_TIM_Base_MspInit+0xfa>
  else if(htim_base->Instance==TIM3)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4a2c      	ldr	r2, [pc, #176]	; (8003318 <HAL_TIM_Base_MspInit+0x108>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d134      	bne.n	80032d4 <HAL_TIM_Base_MspInit+0xc4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800326a:	2300      	movs	r3, #0
 800326c:	617b      	str	r3, [r7, #20]
 800326e:	4b29      	ldr	r3, [pc, #164]	; (8003314 <HAL_TIM_Base_MspInit+0x104>)
 8003270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003272:	4a28      	ldr	r2, [pc, #160]	; (8003314 <HAL_TIM_Base_MspInit+0x104>)
 8003274:	f043 0302 	orr.w	r3, r3, #2
 8003278:	6413      	str	r3, [r2, #64]	; 0x40
 800327a:	4b26      	ldr	r3, [pc, #152]	; (8003314 <HAL_TIM_Base_MspInit+0x104>)
 800327c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800327e:	f003 0302 	and.w	r3, r3, #2
 8003282:	617b      	str	r3, [r7, #20]
 8003284:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003286:	2300      	movs	r3, #0
 8003288:	613b      	str	r3, [r7, #16]
 800328a:	4b22      	ldr	r3, [pc, #136]	; (8003314 <HAL_TIM_Base_MspInit+0x104>)
 800328c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800328e:	4a21      	ldr	r2, [pc, #132]	; (8003314 <HAL_TIM_Base_MspInit+0x104>)
 8003290:	f043 0301 	orr.w	r3, r3, #1
 8003294:	6313      	str	r3, [r2, #48]	; 0x30
 8003296:	4b1f      	ldr	r3, [pc, #124]	; (8003314 <HAL_TIM_Base_MspInit+0x104>)
 8003298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800329a:	f003 0301 	and.w	r3, r3, #1
 800329e:	613b      	str	r3, [r7, #16]
 80032a0:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80032a2:	2340      	movs	r3, #64	; 0x40
 80032a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032a6:	2302      	movs	r3, #2
 80032a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032aa:	2300      	movs	r3, #0
 80032ac:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032ae:	2300      	movs	r3, #0
 80032b0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80032b2:	2302      	movs	r3, #2
 80032b4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032b6:	f107 031c 	add.w	r3, r7, #28
 80032ba:	4619      	mov	r1, r3
 80032bc:	4817      	ldr	r0, [pc, #92]	; (800331c <HAL_TIM_Base_MspInit+0x10c>)
 80032be:	f001 fadf 	bl	8004880 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 80032c2:	2200      	movs	r2, #0
 80032c4:	2105      	movs	r1, #5
 80032c6:	201d      	movs	r0, #29
 80032c8:	f000 ff40 	bl	800414c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80032cc:	201d      	movs	r0, #29
 80032ce:	f000 ff59 	bl	8004184 <HAL_NVIC_EnableIRQ>
}
 80032d2:	e01a      	b.n	800330a <HAL_TIM_Base_MspInit+0xfa>
  else if(htim_base->Instance==TIM4)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	4a11      	ldr	r2, [pc, #68]	; (8003320 <HAL_TIM_Base_MspInit+0x110>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d115      	bne.n	800330a <HAL_TIM_Base_MspInit+0xfa>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80032de:	2300      	movs	r3, #0
 80032e0:	60fb      	str	r3, [r7, #12]
 80032e2:	4b0c      	ldr	r3, [pc, #48]	; (8003314 <HAL_TIM_Base_MspInit+0x104>)
 80032e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032e6:	4a0b      	ldr	r2, [pc, #44]	; (8003314 <HAL_TIM_Base_MspInit+0x104>)
 80032e8:	f043 0304 	orr.w	r3, r3, #4
 80032ec:	6413      	str	r3, [r2, #64]	; 0x40
 80032ee:	4b09      	ldr	r3, [pc, #36]	; (8003314 <HAL_TIM_Base_MspInit+0x104>)
 80032f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032f2:	f003 0304 	and.w	r3, r3, #4
 80032f6:	60fb      	str	r3, [r7, #12]
 80032f8:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 80032fa:	2200      	movs	r2, #0
 80032fc:	2105      	movs	r1, #5
 80032fe:	201e      	movs	r0, #30
 8003300:	f000 ff24 	bl	800414c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003304:	201e      	movs	r0, #30
 8003306:	f000 ff3d 	bl	8004184 <HAL_NVIC_EnableIRQ>
}
 800330a:	bf00      	nop
 800330c:	3730      	adds	r7, #48	; 0x30
 800330e:	46bd      	mov	sp, r7
 8003310:	bd80      	pop	{r7, pc}
 8003312:	bf00      	nop
 8003314:	40023800 	.word	0x40023800
 8003318:	40000400 	.word	0x40000400
 800331c:	40020000 	.word	0x40020000
 8003320:	40000800 	.word	0x40000800

08003324 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b08a      	sub	sp, #40	; 0x28
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800332c:	f107 0314 	add.w	r3, r7, #20
 8003330:	2200      	movs	r2, #0
 8003332:	601a      	str	r2, [r3, #0]
 8003334:	605a      	str	r2, [r3, #4]
 8003336:	609a      	str	r2, [r3, #8]
 8003338:	60da      	str	r2, [r3, #12]
 800333a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	4a19      	ldr	r2, [pc, #100]	; (80033a8 <HAL_UART_MspInit+0x84>)
 8003342:	4293      	cmp	r3, r2
 8003344:	d12b      	bne.n	800339e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003346:	2300      	movs	r3, #0
 8003348:	613b      	str	r3, [r7, #16]
 800334a:	4b18      	ldr	r3, [pc, #96]	; (80033ac <HAL_UART_MspInit+0x88>)
 800334c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800334e:	4a17      	ldr	r2, [pc, #92]	; (80033ac <HAL_UART_MspInit+0x88>)
 8003350:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003354:	6413      	str	r3, [r2, #64]	; 0x40
 8003356:	4b15      	ldr	r3, [pc, #84]	; (80033ac <HAL_UART_MspInit+0x88>)
 8003358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800335a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800335e:	613b      	str	r3, [r7, #16]
 8003360:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003362:	2300      	movs	r3, #0
 8003364:	60fb      	str	r3, [r7, #12]
 8003366:	4b11      	ldr	r3, [pc, #68]	; (80033ac <HAL_UART_MspInit+0x88>)
 8003368:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800336a:	4a10      	ldr	r2, [pc, #64]	; (80033ac <HAL_UART_MspInit+0x88>)
 800336c:	f043 0301 	orr.w	r3, r3, #1
 8003370:	6313      	str	r3, [r2, #48]	; 0x30
 8003372:	4b0e      	ldr	r3, [pc, #56]	; (80033ac <HAL_UART_MspInit+0x88>)
 8003374:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003376:	f003 0301 	and.w	r3, r3, #1
 800337a:	60fb      	str	r3, [r7, #12]
 800337c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800337e:	230c      	movs	r3, #12
 8003380:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003382:	2302      	movs	r3, #2
 8003384:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003386:	2300      	movs	r3, #0
 8003388:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800338a:	2300      	movs	r3, #0
 800338c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800338e:	2307      	movs	r3, #7
 8003390:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003392:	f107 0314 	add.w	r3, r7, #20
 8003396:	4619      	mov	r1, r3
 8003398:	4805      	ldr	r0, [pc, #20]	; (80033b0 <HAL_UART_MspInit+0x8c>)
 800339a:	f001 fa71 	bl	8004880 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800339e:	bf00      	nop
 80033a0:	3728      	adds	r7, #40	; 0x28
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bd80      	pop	{r7, pc}
 80033a6:	bf00      	nop
 80033a8:	40004400 	.word	0x40004400
 80033ac:	40023800 	.word	0x40023800
 80033b0:	40020000 	.word	0x40020000

080033b4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b08c      	sub	sp, #48	; 0x30
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80033bc:	2300      	movs	r3, #0
 80033be:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 80033c0:	2300      	movs	r3, #0
 80033c2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80033c4:	2300      	movs	r3, #0
 80033c6:	60bb      	str	r3, [r7, #8]
 80033c8:	4b2e      	ldr	r3, [pc, #184]	; (8003484 <HAL_InitTick+0xd0>)
 80033ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033cc:	4a2d      	ldr	r2, [pc, #180]	; (8003484 <HAL_InitTick+0xd0>)
 80033ce:	f043 0301 	orr.w	r3, r3, #1
 80033d2:	6453      	str	r3, [r2, #68]	; 0x44
 80033d4:	4b2b      	ldr	r3, [pc, #172]	; (8003484 <HAL_InitTick+0xd0>)
 80033d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033d8:	f003 0301 	and.w	r3, r3, #1
 80033dc:	60bb      	str	r3, [r7, #8]
 80033de:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80033e0:	f107 020c 	add.w	r2, r7, #12
 80033e4:	f107 0310 	add.w	r3, r7, #16
 80033e8:	4611      	mov	r1, r2
 80033ea:	4618      	mov	r0, r3
 80033ec:	f002 fcda 	bl	8005da4 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80033f0:	f002 fcc4 	bl	8005d7c <HAL_RCC_GetPCLK2Freq>
 80033f4:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80033f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033f8:	4a23      	ldr	r2, [pc, #140]	; (8003488 <HAL_InitTick+0xd4>)
 80033fa:	fba2 2303 	umull	r2, r3, r2, r3
 80033fe:	0c9b      	lsrs	r3, r3, #18
 8003400:	3b01      	subs	r3, #1
 8003402:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8003404:	4b21      	ldr	r3, [pc, #132]	; (800348c <HAL_InitTick+0xd8>)
 8003406:	4a22      	ldr	r2, [pc, #136]	; (8003490 <HAL_InitTick+0xdc>)
 8003408:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800340a:	4b20      	ldr	r3, [pc, #128]	; (800348c <HAL_InitTick+0xd8>)
 800340c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003410:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8003412:	4a1e      	ldr	r2, [pc, #120]	; (800348c <HAL_InitTick+0xd8>)
 8003414:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003416:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8003418:	4b1c      	ldr	r3, [pc, #112]	; (800348c <HAL_InitTick+0xd8>)
 800341a:	2200      	movs	r2, #0
 800341c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800341e:	4b1b      	ldr	r3, [pc, #108]	; (800348c <HAL_InitTick+0xd8>)
 8003420:	2200      	movs	r2, #0
 8003422:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003424:	4b19      	ldr	r3, [pc, #100]	; (800348c <HAL_InitTick+0xd8>)
 8003426:	2200      	movs	r2, #0
 8003428:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 800342a:	4818      	ldr	r0, [pc, #96]	; (800348c <HAL_InitTick+0xd8>)
 800342c:	f003 fa34 	bl	8006898 <HAL_TIM_Base_Init>
 8003430:	4603      	mov	r3, r0
 8003432:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8003436:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800343a:	2b00      	cmp	r3, #0
 800343c:	d11b      	bne.n	8003476 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 800343e:	4813      	ldr	r0, [pc, #76]	; (800348c <HAL_InitTick+0xd8>)
 8003440:	f003 fa7a 	bl	8006938 <HAL_TIM_Base_Start_IT>
 8003444:	4603      	mov	r3, r0
 8003446:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 800344a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800344e:	2b00      	cmp	r3, #0
 8003450:	d111      	bne.n	8003476 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8003452:	2019      	movs	r0, #25
 8003454:	f000 fe96 	bl	8004184 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2b0f      	cmp	r3, #15
 800345c:	d808      	bhi.n	8003470 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 800345e:	2200      	movs	r2, #0
 8003460:	6879      	ldr	r1, [r7, #4]
 8003462:	2019      	movs	r0, #25
 8003464:	f000 fe72 	bl	800414c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003468:	4a0a      	ldr	r2, [pc, #40]	; (8003494 <HAL_InitTick+0xe0>)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6013      	str	r3, [r2, #0]
 800346e:	e002      	b.n	8003476 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8003470:	2301      	movs	r3, #1
 8003472:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8003476:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800347a:	4618      	mov	r0, r3
 800347c:	3730      	adds	r7, #48	; 0x30
 800347e:	46bd      	mov	sp, r7
 8003480:	bd80      	pop	{r7, pc}
 8003482:	bf00      	nop
 8003484:	40023800 	.word	0x40023800
 8003488:	431bde83 	.word	0x431bde83
 800348c:	20000fa8 	.word	0x20000fa8
 8003490:	40010000 	.word	0x40010000
 8003494:	20000018 	.word	0x20000018

08003498 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003498:	b480      	push	{r7}
 800349a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800349c:	e7fe      	b.n	800349c <NMI_Handler+0x4>

0800349e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800349e:	b480      	push	{r7}
 80034a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80034a2:	e7fe      	b.n	80034a2 <HardFault_Handler+0x4>

080034a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80034a4:	b480      	push	{r7}
 80034a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80034a8:	e7fe      	b.n	80034a8 <MemManage_Handler+0x4>

080034aa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80034aa:	b480      	push	{r7}
 80034ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80034ae:	e7fe      	b.n	80034ae <BusFault_Handler+0x4>

080034b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80034b0:	b480      	push	{r7}
 80034b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80034b4:	e7fe      	b.n	80034b4 <UsageFault_Handler+0x4>

080034b6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80034b6:	b480      	push	{r7}
 80034b8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80034ba:	bf00      	nop
 80034bc:	46bd      	mov	sp, r7
 80034be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c2:	4770      	bx	lr

080034c4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80034c8:	4802      	ldr	r0, [pc, #8]	; (80034d4 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80034ca:	f003 fce7 	bl	8006e9c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80034ce:	bf00      	nop
 80034d0:	bd80      	pop	{r7, pc}
 80034d2:	bf00      	nop
 80034d4:	20000fa8 	.word	0x20000fa8

080034d8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80034dc:	4802      	ldr	r0, [pc, #8]	; (80034e8 <TIM2_IRQHandler+0x10>)
 80034de:	f003 fcdd 	bl	8006e9c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80034e2:	bf00      	nop
 80034e4:	bd80      	pop	{r7, pc}
 80034e6:	bf00      	nop
 80034e8:	2000064c 	.word	0x2000064c

080034ec <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80034f0:	4802      	ldr	r0, [pc, #8]	; (80034fc <TIM3_IRQHandler+0x10>)
 80034f2:	f003 fcd3 	bl	8006e9c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80034f6:	bf00      	nop
 80034f8:	bd80      	pop	{r7, pc}
 80034fa:	bf00      	nop
 80034fc:	20000694 	.word	0x20000694

08003500 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003504:	4802      	ldr	r0, [pc, #8]	; (8003510 <TIM4_IRQHandler+0x10>)
 8003506:	f003 fcc9 	bl	8006e9c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800350a:	bf00      	nop
 800350c:	bd80      	pop	{r7, pc}
 800350e:	bf00      	nop
 8003510:	200006dc 	.word	0x200006dc

08003514 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003518:	4802      	ldr	r0, [pc, #8]	; (8003524 <DMA2_Stream0_IRQHandler+0x10>)
 800351a:	f000 ff47 	bl	80043ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800351e:	bf00      	nop
 8003520:	bd80      	pop	{r7, pc}
 8003522:	bf00      	nop
 8003524:	20000578 	.word	0x20000578

08003528 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003528:	b480      	push	{r7}
 800352a:	af00      	add	r7, sp, #0
  return 1;
 800352c:	2301      	movs	r3, #1
}
 800352e:	4618      	mov	r0, r3
 8003530:	46bd      	mov	sp, r7
 8003532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003536:	4770      	bx	lr

08003538 <_kill>:

int _kill(int pid, int sig)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	b082      	sub	sp, #8
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
 8003540:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003542:	f006 fd21 	bl	8009f88 <__errno>
 8003546:	4603      	mov	r3, r0
 8003548:	2216      	movs	r2, #22
 800354a:	601a      	str	r2, [r3, #0]
  return -1;
 800354c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003550:	4618      	mov	r0, r3
 8003552:	3708      	adds	r7, #8
 8003554:	46bd      	mov	sp, r7
 8003556:	bd80      	pop	{r7, pc}

08003558 <_exit>:

void _exit (int status)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b082      	sub	sp, #8
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003560:	f04f 31ff 	mov.w	r1, #4294967295
 8003564:	6878      	ldr	r0, [r7, #4]
 8003566:	f7ff ffe7 	bl	8003538 <_kill>
  while (1) {}    /* Make sure we hang here */
 800356a:	e7fe      	b.n	800356a <_exit+0x12>

0800356c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b086      	sub	sp, #24
 8003570:	af00      	add	r7, sp, #0
 8003572:	60f8      	str	r0, [r7, #12]
 8003574:	60b9      	str	r1, [r7, #8]
 8003576:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003578:	2300      	movs	r3, #0
 800357a:	617b      	str	r3, [r7, #20]
 800357c:	e00a      	b.n	8003594 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800357e:	f3af 8000 	nop.w
 8003582:	4601      	mov	r1, r0
 8003584:	68bb      	ldr	r3, [r7, #8]
 8003586:	1c5a      	adds	r2, r3, #1
 8003588:	60ba      	str	r2, [r7, #8]
 800358a:	b2ca      	uxtb	r2, r1
 800358c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800358e:	697b      	ldr	r3, [r7, #20]
 8003590:	3301      	adds	r3, #1
 8003592:	617b      	str	r3, [r7, #20]
 8003594:	697a      	ldr	r2, [r7, #20]
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	429a      	cmp	r2, r3
 800359a:	dbf0      	blt.n	800357e <_read+0x12>
  }

  return len;
 800359c:	687b      	ldr	r3, [r7, #4]
}
 800359e:	4618      	mov	r0, r3
 80035a0:	3718      	adds	r7, #24
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bd80      	pop	{r7, pc}

080035a6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80035a6:	b580      	push	{r7, lr}
 80035a8:	b086      	sub	sp, #24
 80035aa:	af00      	add	r7, sp, #0
 80035ac:	60f8      	str	r0, [r7, #12]
 80035ae:	60b9      	str	r1, [r7, #8]
 80035b0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035b2:	2300      	movs	r3, #0
 80035b4:	617b      	str	r3, [r7, #20]
 80035b6:	e009      	b.n	80035cc <_write+0x26>
  {
    __io_putchar(*ptr++);
 80035b8:	68bb      	ldr	r3, [r7, #8]
 80035ba:	1c5a      	adds	r2, r3, #1
 80035bc:	60ba      	str	r2, [r7, #8]
 80035be:	781b      	ldrb	r3, [r3, #0]
 80035c0:	4618      	mov	r0, r3
 80035c2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035c6:	697b      	ldr	r3, [r7, #20]
 80035c8:	3301      	adds	r3, #1
 80035ca:	617b      	str	r3, [r7, #20]
 80035cc:	697a      	ldr	r2, [r7, #20]
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	429a      	cmp	r2, r3
 80035d2:	dbf1      	blt.n	80035b8 <_write+0x12>
  }
  return len;
 80035d4:	687b      	ldr	r3, [r7, #4]
}
 80035d6:	4618      	mov	r0, r3
 80035d8:	3718      	adds	r7, #24
 80035da:	46bd      	mov	sp, r7
 80035dc:	bd80      	pop	{r7, pc}

080035de <_close>:

int _close(int file)
{
 80035de:	b480      	push	{r7}
 80035e0:	b083      	sub	sp, #12
 80035e2:	af00      	add	r7, sp, #0
 80035e4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80035e6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80035ea:	4618      	mov	r0, r3
 80035ec:	370c      	adds	r7, #12
 80035ee:	46bd      	mov	sp, r7
 80035f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f4:	4770      	bx	lr

080035f6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80035f6:	b480      	push	{r7}
 80035f8:	b083      	sub	sp, #12
 80035fa:	af00      	add	r7, sp, #0
 80035fc:	6078      	str	r0, [r7, #4]
 80035fe:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003606:	605a      	str	r2, [r3, #4]
  return 0;
 8003608:	2300      	movs	r3, #0
}
 800360a:	4618      	mov	r0, r3
 800360c:	370c      	adds	r7, #12
 800360e:	46bd      	mov	sp, r7
 8003610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003614:	4770      	bx	lr

08003616 <_isatty>:

int _isatty(int file)
{
 8003616:	b480      	push	{r7}
 8003618:	b083      	sub	sp, #12
 800361a:	af00      	add	r7, sp, #0
 800361c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800361e:	2301      	movs	r3, #1
}
 8003620:	4618      	mov	r0, r3
 8003622:	370c      	adds	r7, #12
 8003624:	46bd      	mov	sp, r7
 8003626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362a:	4770      	bx	lr

0800362c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800362c:	b480      	push	{r7}
 800362e:	b085      	sub	sp, #20
 8003630:	af00      	add	r7, sp, #0
 8003632:	60f8      	str	r0, [r7, #12]
 8003634:	60b9      	str	r1, [r7, #8]
 8003636:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003638:	2300      	movs	r3, #0
}
 800363a:	4618      	mov	r0, r3
 800363c:	3714      	adds	r7, #20
 800363e:	46bd      	mov	sp, r7
 8003640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003644:	4770      	bx	lr
	...

08003648 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b086      	sub	sp, #24
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003650:	4a14      	ldr	r2, [pc, #80]	; (80036a4 <_sbrk+0x5c>)
 8003652:	4b15      	ldr	r3, [pc, #84]	; (80036a8 <_sbrk+0x60>)
 8003654:	1ad3      	subs	r3, r2, r3
 8003656:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003658:	697b      	ldr	r3, [r7, #20]
 800365a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800365c:	4b13      	ldr	r3, [pc, #76]	; (80036ac <_sbrk+0x64>)
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	2b00      	cmp	r3, #0
 8003662:	d102      	bne.n	800366a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003664:	4b11      	ldr	r3, [pc, #68]	; (80036ac <_sbrk+0x64>)
 8003666:	4a12      	ldr	r2, [pc, #72]	; (80036b0 <_sbrk+0x68>)
 8003668:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800366a:	4b10      	ldr	r3, [pc, #64]	; (80036ac <_sbrk+0x64>)
 800366c:	681a      	ldr	r2, [r3, #0]
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	4413      	add	r3, r2
 8003672:	693a      	ldr	r2, [r7, #16]
 8003674:	429a      	cmp	r2, r3
 8003676:	d207      	bcs.n	8003688 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003678:	f006 fc86 	bl	8009f88 <__errno>
 800367c:	4603      	mov	r3, r0
 800367e:	220c      	movs	r2, #12
 8003680:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003682:	f04f 33ff 	mov.w	r3, #4294967295
 8003686:	e009      	b.n	800369c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003688:	4b08      	ldr	r3, [pc, #32]	; (80036ac <_sbrk+0x64>)
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800368e:	4b07      	ldr	r3, [pc, #28]	; (80036ac <_sbrk+0x64>)
 8003690:	681a      	ldr	r2, [r3, #0]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	4413      	add	r3, r2
 8003696:	4a05      	ldr	r2, [pc, #20]	; (80036ac <_sbrk+0x64>)
 8003698:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800369a:	68fb      	ldr	r3, [r7, #12]
}
 800369c:	4618      	mov	r0, r3
 800369e:	3718      	adds	r7, #24
 80036a0:	46bd      	mov	sp, r7
 80036a2:	bd80      	pop	{r7, pc}
 80036a4:	20018000 	.word	0x20018000
 80036a8:	00000400 	.word	0x00000400
 80036ac:	20000ff0 	.word	0x20000ff0
 80036b0:	20004e98 	.word	0x20004e98

080036b4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80036b4:	b480      	push	{r7}
 80036b6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80036b8:	4b06      	ldr	r3, [pc, #24]	; (80036d4 <SystemInit+0x20>)
 80036ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036be:	4a05      	ldr	r2, [pc, #20]	; (80036d4 <SystemInit+0x20>)
 80036c0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80036c4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80036c8:	bf00      	nop
 80036ca:	46bd      	mov	sp, r7
 80036cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d0:	4770      	bx	lr
 80036d2:	bf00      	nop
 80036d4:	e000ed00 	.word	0xe000ed00

080036d8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80036d8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003710 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80036dc:	480d      	ldr	r0, [pc, #52]	; (8003714 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80036de:	490e      	ldr	r1, [pc, #56]	; (8003718 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80036e0:	4a0e      	ldr	r2, [pc, #56]	; (800371c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80036e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80036e4:	e002      	b.n	80036ec <LoopCopyDataInit>

080036e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80036e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80036e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80036ea:	3304      	adds	r3, #4

080036ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80036ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80036ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80036f0:	d3f9      	bcc.n	80036e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80036f2:	4a0b      	ldr	r2, [pc, #44]	; (8003720 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80036f4:	4c0b      	ldr	r4, [pc, #44]	; (8003724 <LoopFillZerobss+0x26>)
  movs r3, #0
 80036f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80036f8:	e001      	b.n	80036fe <LoopFillZerobss>

080036fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80036fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80036fc:	3204      	adds	r2, #4

080036fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80036fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003700:	d3fb      	bcc.n	80036fa <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003702:	f7ff ffd7 	bl	80036b4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003706:	f006 fc45 	bl	8009f94 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800370a:	f7fe fc35 	bl	8001f78 <main>
  bx  lr    
 800370e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003710:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8003714:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003718:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 800371c:	0800cc44 	.word	0x0800cc44
  ldr r2, =_sbss
 8003720:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8003724:	20004e98 	.word	0x20004e98

08003728 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003728:	e7fe      	b.n	8003728 <ADC_IRQHandler>
	...

0800372c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003730:	4b0e      	ldr	r3, [pc, #56]	; (800376c <HAL_Init+0x40>)
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	4a0d      	ldr	r2, [pc, #52]	; (800376c <HAL_Init+0x40>)
 8003736:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800373a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800373c:	4b0b      	ldr	r3, [pc, #44]	; (800376c <HAL_Init+0x40>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	4a0a      	ldr	r2, [pc, #40]	; (800376c <HAL_Init+0x40>)
 8003742:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003746:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003748:	4b08      	ldr	r3, [pc, #32]	; (800376c <HAL_Init+0x40>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	4a07      	ldr	r2, [pc, #28]	; (800376c <HAL_Init+0x40>)
 800374e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003752:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003754:	2003      	movs	r0, #3
 8003756:	f000 fcee 	bl	8004136 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800375a:	200f      	movs	r0, #15
 800375c:	f7ff fe2a 	bl	80033b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003760:	f7ff fc3e 	bl	8002fe0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003764:	2300      	movs	r3, #0
}
 8003766:	4618      	mov	r0, r3
 8003768:	bd80      	pop	{r7, pc}
 800376a:	bf00      	nop
 800376c:	40023c00 	.word	0x40023c00

08003770 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003770:	b480      	push	{r7}
 8003772:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003774:	4b06      	ldr	r3, [pc, #24]	; (8003790 <HAL_IncTick+0x20>)
 8003776:	781b      	ldrb	r3, [r3, #0]
 8003778:	461a      	mov	r2, r3
 800377a:	4b06      	ldr	r3, [pc, #24]	; (8003794 <HAL_IncTick+0x24>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	4413      	add	r3, r2
 8003780:	4a04      	ldr	r2, [pc, #16]	; (8003794 <HAL_IncTick+0x24>)
 8003782:	6013      	str	r3, [r2, #0]
}
 8003784:	bf00      	nop
 8003786:	46bd      	mov	sp, r7
 8003788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378c:	4770      	bx	lr
 800378e:	bf00      	nop
 8003790:	2000001c 	.word	0x2000001c
 8003794:	20000ff4 	.word	0x20000ff4

08003798 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003798:	b480      	push	{r7}
 800379a:	af00      	add	r7, sp, #0
  return uwTick;
 800379c:	4b03      	ldr	r3, [pc, #12]	; (80037ac <HAL_GetTick+0x14>)
 800379e:	681b      	ldr	r3, [r3, #0]
}
 80037a0:	4618      	mov	r0, r3
 80037a2:	46bd      	mov	sp, r7
 80037a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a8:	4770      	bx	lr
 80037aa:	bf00      	nop
 80037ac:	20000ff4 	.word	0x20000ff4

080037b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b084      	sub	sp, #16
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80037b8:	f7ff ffee 	bl	8003798 <HAL_GetTick>
 80037bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037c8:	d005      	beq.n	80037d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80037ca:	4b0a      	ldr	r3, [pc, #40]	; (80037f4 <HAL_Delay+0x44>)
 80037cc:	781b      	ldrb	r3, [r3, #0]
 80037ce:	461a      	mov	r2, r3
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	4413      	add	r3, r2
 80037d4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80037d6:	bf00      	nop
 80037d8:	f7ff ffde 	bl	8003798 <HAL_GetTick>
 80037dc:	4602      	mov	r2, r0
 80037de:	68bb      	ldr	r3, [r7, #8]
 80037e0:	1ad3      	subs	r3, r2, r3
 80037e2:	68fa      	ldr	r2, [r7, #12]
 80037e4:	429a      	cmp	r2, r3
 80037e6:	d8f7      	bhi.n	80037d8 <HAL_Delay+0x28>
  {
  }
}
 80037e8:	bf00      	nop
 80037ea:	bf00      	nop
 80037ec:	3710      	adds	r7, #16
 80037ee:	46bd      	mov	sp, r7
 80037f0:	bd80      	pop	{r7, pc}
 80037f2:	bf00      	nop
 80037f4:	2000001c 	.word	0x2000001c

080037f8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b084      	sub	sp, #16
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003800:	2300      	movs	r3, #0
 8003802:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d101      	bne.n	800380e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800380a:	2301      	movs	r3, #1
 800380c:	e033      	b.n	8003876 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003812:	2b00      	cmp	r3, #0
 8003814:	d109      	bne.n	800382a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003816:	6878      	ldr	r0, [r7, #4]
 8003818:	f7ff fc0e 	bl	8003038 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2200      	movs	r2, #0
 8003820:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	2200      	movs	r2, #0
 8003826:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800382e:	f003 0310 	and.w	r3, r3, #16
 8003832:	2b00      	cmp	r3, #0
 8003834:	d118      	bne.n	8003868 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800383a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800383e:	f023 0302 	bic.w	r3, r3, #2
 8003842:	f043 0202 	orr.w	r2, r3, #2
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800384a:	6878      	ldr	r0, [r7, #4]
 800384c:	f000 fa48 	bl	8003ce0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2200      	movs	r2, #0
 8003854:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800385a:	f023 0303 	bic.w	r3, r3, #3
 800385e:	f043 0201 	orr.w	r2, r3, #1
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	641a      	str	r2, [r3, #64]	; 0x40
 8003866:	e001      	b.n	800386c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003868:	2301      	movs	r3, #1
 800386a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2200      	movs	r2, #0
 8003870:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003874:	7bfb      	ldrb	r3, [r7, #15]
}
 8003876:	4618      	mov	r0, r3
 8003878:	3710      	adds	r7, #16
 800387a:	46bd      	mov	sp, r7
 800387c:	bd80      	pop	{r7, pc}
	...

08003880 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b086      	sub	sp, #24
 8003884:	af00      	add	r7, sp, #0
 8003886:	60f8      	str	r0, [r7, #12]
 8003888:	60b9      	str	r1, [r7, #8]
 800388a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800388c:	2300      	movs	r3, #0
 800388e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003896:	2b01      	cmp	r3, #1
 8003898:	d101      	bne.n	800389e <HAL_ADC_Start_DMA+0x1e>
 800389a:	2302      	movs	r3, #2
 800389c:	e0ce      	b.n	8003a3c <HAL_ADC_Start_DMA+0x1bc>
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	2201      	movs	r2, #1
 80038a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	689b      	ldr	r3, [r3, #8]
 80038ac:	f003 0301 	and.w	r3, r3, #1
 80038b0:	2b01      	cmp	r3, #1
 80038b2:	d018      	beq.n	80038e6 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	689a      	ldr	r2, [r3, #8]
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f042 0201 	orr.w	r2, r2, #1
 80038c2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80038c4:	4b5f      	ldr	r3, [pc, #380]	; (8003a44 <HAL_ADC_Start_DMA+0x1c4>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	4a5f      	ldr	r2, [pc, #380]	; (8003a48 <HAL_ADC_Start_DMA+0x1c8>)
 80038ca:	fba2 2303 	umull	r2, r3, r2, r3
 80038ce:	0c9a      	lsrs	r2, r3, #18
 80038d0:	4613      	mov	r3, r2
 80038d2:	005b      	lsls	r3, r3, #1
 80038d4:	4413      	add	r3, r2
 80038d6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80038d8:	e002      	b.n	80038e0 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80038da:	693b      	ldr	r3, [r7, #16]
 80038dc:	3b01      	subs	r3, #1
 80038de:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80038e0:	693b      	ldr	r3, [r7, #16]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d1f9      	bne.n	80038da <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	689b      	ldr	r3, [r3, #8]
 80038ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038f0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80038f4:	d107      	bne.n	8003906 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	689a      	ldr	r2, [r3, #8]
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003904:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	689b      	ldr	r3, [r3, #8]
 800390c:	f003 0301 	and.w	r3, r3, #1
 8003910:	2b01      	cmp	r3, #1
 8003912:	f040 8086 	bne.w	8003a22 <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800391a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800391e:	f023 0301 	bic.w	r3, r3, #1
 8003922:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003934:	2b00      	cmp	r3, #0
 8003936:	d007      	beq.n	8003948 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800393c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003940:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800394c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003950:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003954:	d106      	bne.n	8003964 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800395a:	f023 0206 	bic.w	r2, r3, #6
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	645a      	str	r2, [r3, #68]	; 0x44
 8003962:	e002      	b.n	800396a <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	2200      	movs	r2, #0
 8003968:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	2200      	movs	r2, #0
 800396e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003972:	4b36      	ldr	r3, [pc, #216]	; (8003a4c <HAL_ADC_Start_DMA+0x1cc>)
 8003974:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800397a:	4a35      	ldr	r2, [pc, #212]	; (8003a50 <HAL_ADC_Start_DMA+0x1d0>)
 800397c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003982:	4a34      	ldr	r2, [pc, #208]	; (8003a54 <HAL_ADC_Start_DMA+0x1d4>)
 8003984:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800398a:	4a33      	ldr	r2, [pc, #204]	; (8003a58 <HAL_ADC_Start_DMA+0x1d8>)
 800398c:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003996:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	685a      	ldr	r2, [r3, #4]
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80039a6:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	689a      	ldr	r2, [r3, #8]
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80039b6:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	334c      	adds	r3, #76	; 0x4c
 80039c2:	4619      	mov	r1, r3
 80039c4:	68ba      	ldr	r2, [r7, #8]
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	f000 fc98 	bl	80042fc <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80039cc:	697b      	ldr	r3, [r7, #20]
 80039ce:	685b      	ldr	r3, [r3, #4]
 80039d0:	f003 031f 	and.w	r3, r3, #31
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d10f      	bne.n	80039f8 <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	689b      	ldr	r3, [r3, #8]
 80039de:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d129      	bne.n	8003a3a <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	689a      	ldr	r2, [r3, #8]
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80039f4:	609a      	str	r2, [r3, #8]
 80039f6:	e020      	b.n	8003a3a <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	4a17      	ldr	r2, [pc, #92]	; (8003a5c <HAL_ADC_Start_DMA+0x1dc>)
 80039fe:	4293      	cmp	r3, r2
 8003a00:	d11b      	bne.n	8003a3a <HAL_ADC_Start_DMA+0x1ba>
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	689b      	ldr	r3, [r3, #8]
 8003a08:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d114      	bne.n	8003a3a <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	689a      	ldr	r2, [r3, #8]
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003a1e:	609a      	str	r2, [r3, #8]
 8003a20:	e00b      	b.n	8003a3a <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a26:	f043 0210 	orr.w	r2, r3, #16
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a32:	f043 0201 	orr.w	r2, r3, #1
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003a3a:	2300      	movs	r3, #0
}
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	3718      	adds	r7, #24
 8003a40:	46bd      	mov	sp, r7
 8003a42:	bd80      	pop	{r7, pc}
 8003a44:	20000014 	.word	0x20000014
 8003a48:	431bde83 	.word	0x431bde83
 8003a4c:	40012300 	.word	0x40012300
 8003a50:	08003ed9 	.word	0x08003ed9
 8003a54:	08003f93 	.word	0x08003f93
 8003a58:	08003faf 	.word	0x08003faf
 8003a5c:	40012000 	.word	0x40012000

08003a60 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003a60:	b480      	push	{r7}
 8003a62:	b083      	sub	sp, #12
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8003a68:	bf00      	nop
 8003a6a:	370c      	adds	r7, #12
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a72:	4770      	bx	lr

08003a74 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003a74:	b480      	push	{r7}
 8003a76:	b083      	sub	sp, #12
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003a7c:	bf00      	nop
 8003a7e:	370c      	adds	r7, #12
 8003a80:	46bd      	mov	sp, r7
 8003a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a86:	4770      	bx	lr

08003a88 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003a88:	b480      	push	{r7}
 8003a8a:	b083      	sub	sp, #12
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003a90:	bf00      	nop
 8003a92:	370c      	adds	r7, #12
 8003a94:	46bd      	mov	sp, r7
 8003a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9a:	4770      	bx	lr

08003a9c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003a9c:	b480      	push	{r7}
 8003a9e:	b085      	sub	sp, #20
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
 8003aa4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ab0:	2b01      	cmp	r3, #1
 8003ab2:	d101      	bne.n	8003ab8 <HAL_ADC_ConfigChannel+0x1c>
 8003ab4:	2302      	movs	r3, #2
 8003ab6:	e105      	b.n	8003cc4 <HAL_ADC_ConfigChannel+0x228>
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2201      	movs	r2, #1
 8003abc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	2b09      	cmp	r3, #9
 8003ac6:	d925      	bls.n	8003b14 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	68d9      	ldr	r1, [r3, #12]
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	b29b      	uxth	r3, r3
 8003ad4:	461a      	mov	r2, r3
 8003ad6:	4613      	mov	r3, r2
 8003ad8:	005b      	lsls	r3, r3, #1
 8003ada:	4413      	add	r3, r2
 8003adc:	3b1e      	subs	r3, #30
 8003ade:	2207      	movs	r2, #7
 8003ae0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ae4:	43da      	mvns	r2, r3
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	400a      	ands	r2, r1
 8003aec:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	68d9      	ldr	r1, [r3, #12]
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	689a      	ldr	r2, [r3, #8]
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	b29b      	uxth	r3, r3
 8003afe:	4618      	mov	r0, r3
 8003b00:	4603      	mov	r3, r0
 8003b02:	005b      	lsls	r3, r3, #1
 8003b04:	4403      	add	r3, r0
 8003b06:	3b1e      	subs	r3, #30
 8003b08:	409a      	lsls	r2, r3
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	430a      	orrs	r2, r1
 8003b10:	60da      	str	r2, [r3, #12]
 8003b12:	e022      	b.n	8003b5a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	6919      	ldr	r1, [r3, #16]
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	b29b      	uxth	r3, r3
 8003b20:	461a      	mov	r2, r3
 8003b22:	4613      	mov	r3, r2
 8003b24:	005b      	lsls	r3, r3, #1
 8003b26:	4413      	add	r3, r2
 8003b28:	2207      	movs	r2, #7
 8003b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b2e:	43da      	mvns	r2, r3
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	400a      	ands	r2, r1
 8003b36:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	6919      	ldr	r1, [r3, #16]
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	689a      	ldr	r2, [r3, #8]
 8003b42:	683b      	ldr	r3, [r7, #0]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	b29b      	uxth	r3, r3
 8003b48:	4618      	mov	r0, r3
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	005b      	lsls	r3, r3, #1
 8003b4e:	4403      	add	r3, r0
 8003b50:	409a      	lsls	r2, r3
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	430a      	orrs	r2, r1
 8003b58:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	685b      	ldr	r3, [r3, #4]
 8003b5e:	2b06      	cmp	r3, #6
 8003b60:	d824      	bhi.n	8003bac <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	685a      	ldr	r2, [r3, #4]
 8003b6c:	4613      	mov	r3, r2
 8003b6e:	009b      	lsls	r3, r3, #2
 8003b70:	4413      	add	r3, r2
 8003b72:	3b05      	subs	r3, #5
 8003b74:	221f      	movs	r2, #31
 8003b76:	fa02 f303 	lsl.w	r3, r2, r3
 8003b7a:	43da      	mvns	r2, r3
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	400a      	ands	r2, r1
 8003b82:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	b29b      	uxth	r3, r3
 8003b90:	4618      	mov	r0, r3
 8003b92:	683b      	ldr	r3, [r7, #0]
 8003b94:	685a      	ldr	r2, [r3, #4]
 8003b96:	4613      	mov	r3, r2
 8003b98:	009b      	lsls	r3, r3, #2
 8003b9a:	4413      	add	r3, r2
 8003b9c:	3b05      	subs	r3, #5
 8003b9e:	fa00 f203 	lsl.w	r2, r0, r3
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	430a      	orrs	r2, r1
 8003ba8:	635a      	str	r2, [r3, #52]	; 0x34
 8003baa:	e04c      	b.n	8003c46 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	2b0c      	cmp	r3, #12
 8003bb2:	d824      	bhi.n	8003bfe <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003bba:	683b      	ldr	r3, [r7, #0]
 8003bbc:	685a      	ldr	r2, [r3, #4]
 8003bbe:	4613      	mov	r3, r2
 8003bc0:	009b      	lsls	r3, r3, #2
 8003bc2:	4413      	add	r3, r2
 8003bc4:	3b23      	subs	r3, #35	; 0x23
 8003bc6:	221f      	movs	r2, #31
 8003bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bcc:	43da      	mvns	r2, r3
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	400a      	ands	r2, r1
 8003bd4:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	b29b      	uxth	r3, r3
 8003be2:	4618      	mov	r0, r3
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	685a      	ldr	r2, [r3, #4]
 8003be8:	4613      	mov	r3, r2
 8003bea:	009b      	lsls	r3, r3, #2
 8003bec:	4413      	add	r3, r2
 8003bee:	3b23      	subs	r3, #35	; 0x23
 8003bf0:	fa00 f203 	lsl.w	r2, r0, r3
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	430a      	orrs	r2, r1
 8003bfa:	631a      	str	r2, [r3, #48]	; 0x30
 8003bfc:	e023      	b.n	8003c46 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	685a      	ldr	r2, [r3, #4]
 8003c08:	4613      	mov	r3, r2
 8003c0a:	009b      	lsls	r3, r3, #2
 8003c0c:	4413      	add	r3, r2
 8003c0e:	3b41      	subs	r3, #65	; 0x41
 8003c10:	221f      	movs	r2, #31
 8003c12:	fa02 f303 	lsl.w	r3, r2, r3
 8003c16:	43da      	mvns	r2, r3
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	400a      	ands	r2, r1
 8003c1e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	b29b      	uxth	r3, r3
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	685a      	ldr	r2, [r3, #4]
 8003c32:	4613      	mov	r3, r2
 8003c34:	009b      	lsls	r3, r3, #2
 8003c36:	4413      	add	r3, r2
 8003c38:	3b41      	subs	r3, #65	; 0x41
 8003c3a:	fa00 f203 	lsl.w	r2, r0, r3
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	430a      	orrs	r2, r1
 8003c44:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003c46:	4b22      	ldr	r3, [pc, #136]	; (8003cd0 <HAL_ADC_ConfigChannel+0x234>)
 8003c48:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	4a21      	ldr	r2, [pc, #132]	; (8003cd4 <HAL_ADC_ConfigChannel+0x238>)
 8003c50:	4293      	cmp	r3, r2
 8003c52:	d109      	bne.n	8003c68 <HAL_ADC_ConfigChannel+0x1cc>
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	2b12      	cmp	r3, #18
 8003c5a:	d105      	bne.n	8003c68 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	685b      	ldr	r3, [r3, #4]
 8003c60:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	4a19      	ldr	r2, [pc, #100]	; (8003cd4 <HAL_ADC_ConfigChannel+0x238>)
 8003c6e:	4293      	cmp	r3, r2
 8003c70:	d123      	bne.n	8003cba <HAL_ADC_ConfigChannel+0x21e>
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	2b10      	cmp	r3, #16
 8003c78:	d003      	beq.n	8003c82 <HAL_ADC_ConfigChannel+0x1e6>
 8003c7a:	683b      	ldr	r3, [r7, #0]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	2b11      	cmp	r3, #17
 8003c80:	d11b      	bne.n	8003cba <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	685b      	ldr	r3, [r3, #4]
 8003c86:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003c8e:	683b      	ldr	r3, [r7, #0]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	2b10      	cmp	r3, #16
 8003c94:	d111      	bne.n	8003cba <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003c96:	4b10      	ldr	r3, [pc, #64]	; (8003cd8 <HAL_ADC_ConfigChannel+0x23c>)
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	4a10      	ldr	r2, [pc, #64]	; (8003cdc <HAL_ADC_ConfigChannel+0x240>)
 8003c9c:	fba2 2303 	umull	r2, r3, r2, r3
 8003ca0:	0c9a      	lsrs	r2, r3, #18
 8003ca2:	4613      	mov	r3, r2
 8003ca4:	009b      	lsls	r3, r3, #2
 8003ca6:	4413      	add	r3, r2
 8003ca8:	005b      	lsls	r3, r3, #1
 8003caa:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003cac:	e002      	b.n	8003cb4 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003cae:	68bb      	ldr	r3, [r7, #8]
 8003cb0:	3b01      	subs	r3, #1
 8003cb2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003cb4:	68bb      	ldr	r3, [r7, #8]
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d1f9      	bne.n	8003cae <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003cc2:	2300      	movs	r3, #0
}
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	3714      	adds	r7, #20
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cce:	4770      	bx	lr
 8003cd0:	40012300 	.word	0x40012300
 8003cd4:	40012000 	.word	0x40012000
 8003cd8:	20000014 	.word	0x20000014
 8003cdc:	431bde83 	.word	0x431bde83

08003ce0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003ce0:	b480      	push	{r7}
 8003ce2:	b085      	sub	sp, #20
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003ce8:	4b79      	ldr	r3, [pc, #484]	; (8003ed0 <ADC_Init+0x1f0>)
 8003cea:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	685b      	ldr	r3, [r3, #4]
 8003cf0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	685a      	ldr	r2, [r3, #4]
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	685b      	ldr	r3, [r3, #4]
 8003d00:	431a      	orrs	r2, r3
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	685a      	ldr	r2, [r3, #4]
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003d14:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	6859      	ldr	r1, [r3, #4]
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	691b      	ldr	r3, [r3, #16]
 8003d20:	021a      	lsls	r2, r3, #8
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	430a      	orrs	r2, r1
 8003d28:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	685a      	ldr	r2, [r3, #4]
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003d38:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	6859      	ldr	r1, [r3, #4]
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	689a      	ldr	r2, [r3, #8]
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	430a      	orrs	r2, r1
 8003d4a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	689a      	ldr	r2, [r3, #8]
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003d5a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	6899      	ldr	r1, [r3, #8]
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	68da      	ldr	r2, [r3, #12]
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	430a      	orrs	r2, r1
 8003d6c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d72:	4a58      	ldr	r2, [pc, #352]	; (8003ed4 <ADC_Init+0x1f4>)
 8003d74:	4293      	cmp	r3, r2
 8003d76:	d022      	beq.n	8003dbe <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	689a      	ldr	r2, [r3, #8]
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003d86:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	6899      	ldr	r1, [r3, #8]
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	430a      	orrs	r2, r1
 8003d98:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	689a      	ldr	r2, [r3, #8]
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003da8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	6899      	ldr	r1, [r3, #8]
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	430a      	orrs	r2, r1
 8003dba:	609a      	str	r2, [r3, #8]
 8003dbc:	e00f      	b.n	8003dde <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	689a      	ldr	r2, [r3, #8]
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003dcc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	689a      	ldr	r2, [r3, #8]
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003ddc:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	689a      	ldr	r2, [r3, #8]
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f022 0202 	bic.w	r2, r2, #2
 8003dec:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	6899      	ldr	r1, [r3, #8]
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	7e1b      	ldrb	r3, [r3, #24]
 8003df8:	005a      	lsls	r2, r3, #1
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	430a      	orrs	r2, r1
 8003e00:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d01b      	beq.n	8003e44 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	685a      	ldr	r2, [r3, #4]
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003e1a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	685a      	ldr	r2, [r3, #4]
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003e2a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	6859      	ldr	r1, [r3, #4]
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e36:	3b01      	subs	r3, #1
 8003e38:	035a      	lsls	r2, r3, #13
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	430a      	orrs	r2, r1
 8003e40:	605a      	str	r2, [r3, #4]
 8003e42:	e007      	b.n	8003e54 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	685a      	ldr	r2, [r3, #4]
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003e52:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003e62:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	69db      	ldr	r3, [r3, #28]
 8003e6e:	3b01      	subs	r3, #1
 8003e70:	051a      	lsls	r2, r3, #20
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	430a      	orrs	r2, r1
 8003e78:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	689a      	ldr	r2, [r3, #8]
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003e88:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	6899      	ldr	r1, [r3, #8]
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003e96:	025a      	lsls	r2, r3, #9
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	430a      	orrs	r2, r1
 8003e9e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	689a      	ldr	r2, [r3, #8]
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003eae:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	6899      	ldr	r1, [r3, #8]
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	695b      	ldr	r3, [r3, #20]
 8003eba:	029a      	lsls	r2, r3, #10
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	430a      	orrs	r2, r1
 8003ec2:	609a      	str	r2, [r3, #8]
}
 8003ec4:	bf00      	nop
 8003ec6:	3714      	adds	r7, #20
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ece:	4770      	bx	lr
 8003ed0:	40012300 	.word	0x40012300
 8003ed4:	0f000001 	.word	0x0f000001

08003ed8 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b084      	sub	sp, #16
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ee4:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eea:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d13c      	bne.n	8003f6c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ef6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	689b      	ldr	r3, [r3, #8]
 8003f04:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d12b      	bne.n	8003f64 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d127      	bne.n	8003f64 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f1a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d006      	beq.n	8003f30 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	689b      	ldr	r3, [r3, #8]
 8003f28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d119      	bne.n	8003f64 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	685a      	ldr	r2, [r3, #4]
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f022 0220 	bic.w	r2, r2, #32
 8003f3e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f44:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f50:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d105      	bne.n	8003f64 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f5c:	f043 0201 	orr.w	r2, r3, #1
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003f64:	68f8      	ldr	r0, [r7, #12]
 8003f66:	f7ff fd7b 	bl	8003a60 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003f6a:	e00e      	b.n	8003f8a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f70:	f003 0310 	and.w	r3, r3, #16
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d003      	beq.n	8003f80 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003f78:	68f8      	ldr	r0, [r7, #12]
 8003f7a:	f7ff fd85 	bl	8003a88 <HAL_ADC_ErrorCallback>
}
 8003f7e:	e004      	b.n	8003f8a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f86:	6878      	ldr	r0, [r7, #4]
 8003f88:	4798      	blx	r3
}
 8003f8a:	bf00      	nop
 8003f8c:	3710      	adds	r7, #16
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bd80      	pop	{r7, pc}

08003f92 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003f92:	b580      	push	{r7, lr}
 8003f94:	b084      	sub	sp, #16
 8003f96:	af00      	add	r7, sp, #0
 8003f98:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f9e:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003fa0:	68f8      	ldr	r0, [r7, #12]
 8003fa2:	f7ff fd67 	bl	8003a74 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003fa6:	bf00      	nop
 8003fa8:	3710      	adds	r7, #16
 8003faa:	46bd      	mov	sp, r7
 8003fac:	bd80      	pop	{r7, pc}

08003fae <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003fae:	b580      	push	{r7, lr}
 8003fb0:	b084      	sub	sp, #16
 8003fb2:	af00      	add	r7, sp, #0
 8003fb4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fba:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	2240      	movs	r2, #64	; 0x40
 8003fc0:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fc6:	f043 0204 	orr.w	r2, r3, #4
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003fce:	68f8      	ldr	r0, [r7, #12]
 8003fd0:	f7ff fd5a 	bl	8003a88 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003fd4:	bf00      	nop
 8003fd6:	3710      	adds	r7, #16
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	bd80      	pop	{r7, pc}

08003fdc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003fdc:	b480      	push	{r7}
 8003fde:	b085      	sub	sp, #20
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	f003 0307 	and.w	r3, r3, #7
 8003fea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003fec:	4b0c      	ldr	r3, [pc, #48]	; (8004020 <__NVIC_SetPriorityGrouping+0x44>)
 8003fee:	68db      	ldr	r3, [r3, #12]
 8003ff0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003ff2:	68ba      	ldr	r2, [r7, #8]
 8003ff4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003ff8:	4013      	ands	r3, r2
 8003ffa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004000:	68bb      	ldr	r3, [r7, #8]
 8004002:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004004:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004008:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800400c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800400e:	4a04      	ldr	r2, [pc, #16]	; (8004020 <__NVIC_SetPriorityGrouping+0x44>)
 8004010:	68bb      	ldr	r3, [r7, #8]
 8004012:	60d3      	str	r3, [r2, #12]
}
 8004014:	bf00      	nop
 8004016:	3714      	adds	r7, #20
 8004018:	46bd      	mov	sp, r7
 800401a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401e:	4770      	bx	lr
 8004020:	e000ed00 	.word	0xe000ed00

08004024 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004024:	b480      	push	{r7}
 8004026:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004028:	4b04      	ldr	r3, [pc, #16]	; (800403c <__NVIC_GetPriorityGrouping+0x18>)
 800402a:	68db      	ldr	r3, [r3, #12]
 800402c:	0a1b      	lsrs	r3, r3, #8
 800402e:	f003 0307 	and.w	r3, r3, #7
}
 8004032:	4618      	mov	r0, r3
 8004034:	46bd      	mov	sp, r7
 8004036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403a:	4770      	bx	lr
 800403c:	e000ed00 	.word	0xe000ed00

08004040 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004040:	b480      	push	{r7}
 8004042:	b083      	sub	sp, #12
 8004044:	af00      	add	r7, sp, #0
 8004046:	4603      	mov	r3, r0
 8004048:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800404a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800404e:	2b00      	cmp	r3, #0
 8004050:	db0b      	blt.n	800406a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004052:	79fb      	ldrb	r3, [r7, #7]
 8004054:	f003 021f 	and.w	r2, r3, #31
 8004058:	4907      	ldr	r1, [pc, #28]	; (8004078 <__NVIC_EnableIRQ+0x38>)
 800405a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800405e:	095b      	lsrs	r3, r3, #5
 8004060:	2001      	movs	r0, #1
 8004062:	fa00 f202 	lsl.w	r2, r0, r2
 8004066:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800406a:	bf00      	nop
 800406c:	370c      	adds	r7, #12
 800406e:	46bd      	mov	sp, r7
 8004070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004074:	4770      	bx	lr
 8004076:	bf00      	nop
 8004078:	e000e100 	.word	0xe000e100

0800407c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800407c:	b480      	push	{r7}
 800407e:	b083      	sub	sp, #12
 8004080:	af00      	add	r7, sp, #0
 8004082:	4603      	mov	r3, r0
 8004084:	6039      	str	r1, [r7, #0]
 8004086:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004088:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800408c:	2b00      	cmp	r3, #0
 800408e:	db0a      	blt.n	80040a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	b2da      	uxtb	r2, r3
 8004094:	490c      	ldr	r1, [pc, #48]	; (80040c8 <__NVIC_SetPriority+0x4c>)
 8004096:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800409a:	0112      	lsls	r2, r2, #4
 800409c:	b2d2      	uxtb	r2, r2
 800409e:	440b      	add	r3, r1
 80040a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80040a4:	e00a      	b.n	80040bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	b2da      	uxtb	r2, r3
 80040aa:	4908      	ldr	r1, [pc, #32]	; (80040cc <__NVIC_SetPriority+0x50>)
 80040ac:	79fb      	ldrb	r3, [r7, #7]
 80040ae:	f003 030f 	and.w	r3, r3, #15
 80040b2:	3b04      	subs	r3, #4
 80040b4:	0112      	lsls	r2, r2, #4
 80040b6:	b2d2      	uxtb	r2, r2
 80040b8:	440b      	add	r3, r1
 80040ba:	761a      	strb	r2, [r3, #24]
}
 80040bc:	bf00      	nop
 80040be:	370c      	adds	r7, #12
 80040c0:	46bd      	mov	sp, r7
 80040c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c6:	4770      	bx	lr
 80040c8:	e000e100 	.word	0xe000e100
 80040cc:	e000ed00 	.word	0xe000ed00

080040d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80040d0:	b480      	push	{r7}
 80040d2:	b089      	sub	sp, #36	; 0x24
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	60f8      	str	r0, [r7, #12]
 80040d8:	60b9      	str	r1, [r7, #8]
 80040da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	f003 0307 	and.w	r3, r3, #7
 80040e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80040e4:	69fb      	ldr	r3, [r7, #28]
 80040e6:	f1c3 0307 	rsb	r3, r3, #7
 80040ea:	2b04      	cmp	r3, #4
 80040ec:	bf28      	it	cs
 80040ee:	2304      	movcs	r3, #4
 80040f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80040f2:	69fb      	ldr	r3, [r7, #28]
 80040f4:	3304      	adds	r3, #4
 80040f6:	2b06      	cmp	r3, #6
 80040f8:	d902      	bls.n	8004100 <NVIC_EncodePriority+0x30>
 80040fa:	69fb      	ldr	r3, [r7, #28]
 80040fc:	3b03      	subs	r3, #3
 80040fe:	e000      	b.n	8004102 <NVIC_EncodePriority+0x32>
 8004100:	2300      	movs	r3, #0
 8004102:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004104:	f04f 32ff 	mov.w	r2, #4294967295
 8004108:	69bb      	ldr	r3, [r7, #24]
 800410a:	fa02 f303 	lsl.w	r3, r2, r3
 800410e:	43da      	mvns	r2, r3
 8004110:	68bb      	ldr	r3, [r7, #8]
 8004112:	401a      	ands	r2, r3
 8004114:	697b      	ldr	r3, [r7, #20]
 8004116:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004118:	f04f 31ff 	mov.w	r1, #4294967295
 800411c:	697b      	ldr	r3, [r7, #20]
 800411e:	fa01 f303 	lsl.w	r3, r1, r3
 8004122:	43d9      	mvns	r1, r3
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004128:	4313      	orrs	r3, r2
         );
}
 800412a:	4618      	mov	r0, r3
 800412c:	3724      	adds	r7, #36	; 0x24
 800412e:	46bd      	mov	sp, r7
 8004130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004134:	4770      	bx	lr

08004136 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004136:	b580      	push	{r7, lr}
 8004138:	b082      	sub	sp, #8
 800413a:	af00      	add	r7, sp, #0
 800413c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800413e:	6878      	ldr	r0, [r7, #4]
 8004140:	f7ff ff4c 	bl	8003fdc <__NVIC_SetPriorityGrouping>
}
 8004144:	bf00      	nop
 8004146:	3708      	adds	r7, #8
 8004148:	46bd      	mov	sp, r7
 800414a:	bd80      	pop	{r7, pc}

0800414c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800414c:	b580      	push	{r7, lr}
 800414e:	b086      	sub	sp, #24
 8004150:	af00      	add	r7, sp, #0
 8004152:	4603      	mov	r3, r0
 8004154:	60b9      	str	r1, [r7, #8]
 8004156:	607a      	str	r2, [r7, #4]
 8004158:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800415a:	2300      	movs	r3, #0
 800415c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800415e:	f7ff ff61 	bl	8004024 <__NVIC_GetPriorityGrouping>
 8004162:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004164:	687a      	ldr	r2, [r7, #4]
 8004166:	68b9      	ldr	r1, [r7, #8]
 8004168:	6978      	ldr	r0, [r7, #20]
 800416a:	f7ff ffb1 	bl	80040d0 <NVIC_EncodePriority>
 800416e:	4602      	mov	r2, r0
 8004170:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004174:	4611      	mov	r1, r2
 8004176:	4618      	mov	r0, r3
 8004178:	f7ff ff80 	bl	800407c <__NVIC_SetPriority>
}
 800417c:	bf00      	nop
 800417e:	3718      	adds	r7, #24
 8004180:	46bd      	mov	sp, r7
 8004182:	bd80      	pop	{r7, pc}

08004184 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b082      	sub	sp, #8
 8004188:	af00      	add	r7, sp, #0
 800418a:	4603      	mov	r3, r0
 800418c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800418e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004192:	4618      	mov	r0, r3
 8004194:	f7ff ff54 	bl	8004040 <__NVIC_EnableIRQ>
}
 8004198:	bf00      	nop
 800419a:	3708      	adds	r7, #8
 800419c:	46bd      	mov	sp, r7
 800419e:	bd80      	pop	{r7, pc}

080041a0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b086      	sub	sp, #24
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80041a8:	2300      	movs	r3, #0
 80041aa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80041ac:	f7ff faf4 	bl	8003798 <HAL_GetTick>
 80041b0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d101      	bne.n	80041bc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80041b8:	2301      	movs	r3, #1
 80041ba:	e099      	b.n	80042f0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2202      	movs	r2, #2
 80041c0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2200      	movs	r2, #0
 80041c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	681a      	ldr	r2, [r3, #0]
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f022 0201 	bic.w	r2, r2, #1
 80041da:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80041dc:	e00f      	b.n	80041fe <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80041de:	f7ff fadb 	bl	8003798 <HAL_GetTick>
 80041e2:	4602      	mov	r2, r0
 80041e4:	693b      	ldr	r3, [r7, #16]
 80041e6:	1ad3      	subs	r3, r2, r3
 80041e8:	2b05      	cmp	r3, #5
 80041ea:	d908      	bls.n	80041fe <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2220      	movs	r2, #32
 80041f0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	2203      	movs	r2, #3
 80041f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80041fa:	2303      	movs	r3, #3
 80041fc:	e078      	b.n	80042f0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f003 0301 	and.w	r3, r3, #1
 8004208:	2b00      	cmp	r3, #0
 800420a:	d1e8      	bne.n	80041de <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004214:	697a      	ldr	r2, [r7, #20]
 8004216:	4b38      	ldr	r3, [pc, #224]	; (80042f8 <HAL_DMA_Init+0x158>)
 8004218:	4013      	ands	r3, r2
 800421a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	685a      	ldr	r2, [r3, #4]
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	689b      	ldr	r3, [r3, #8]
 8004224:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800422a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	691b      	ldr	r3, [r3, #16]
 8004230:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004236:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	699b      	ldr	r3, [r3, #24]
 800423c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004242:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6a1b      	ldr	r3, [r3, #32]
 8004248:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800424a:	697a      	ldr	r2, [r7, #20]
 800424c:	4313      	orrs	r3, r2
 800424e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004254:	2b04      	cmp	r3, #4
 8004256:	d107      	bne.n	8004268 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004260:	4313      	orrs	r3, r2
 8004262:	697a      	ldr	r2, [r7, #20]
 8004264:	4313      	orrs	r3, r2
 8004266:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	697a      	ldr	r2, [r7, #20]
 800426e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	695b      	ldr	r3, [r3, #20]
 8004276:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004278:	697b      	ldr	r3, [r7, #20]
 800427a:	f023 0307 	bic.w	r3, r3, #7
 800427e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004284:	697a      	ldr	r2, [r7, #20]
 8004286:	4313      	orrs	r3, r2
 8004288:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800428e:	2b04      	cmp	r3, #4
 8004290:	d117      	bne.n	80042c2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004296:	697a      	ldr	r2, [r7, #20]
 8004298:	4313      	orrs	r3, r2
 800429a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d00e      	beq.n	80042c2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80042a4:	6878      	ldr	r0, [r7, #4]
 80042a6:	f000 fa6f 	bl	8004788 <DMA_CheckFifoParam>
 80042aa:	4603      	mov	r3, r0
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d008      	beq.n	80042c2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2240      	movs	r2, #64	; 0x40
 80042b4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	2201      	movs	r2, #1
 80042ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80042be:	2301      	movs	r3, #1
 80042c0:	e016      	b.n	80042f0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	697a      	ldr	r2, [r7, #20]
 80042c8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80042ca:	6878      	ldr	r0, [r7, #4]
 80042cc:	f000 fa26 	bl	800471c <DMA_CalcBaseAndBitshift>
 80042d0:	4603      	mov	r3, r0
 80042d2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042d8:	223f      	movs	r2, #63	; 0x3f
 80042da:	409a      	lsls	r2, r3
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2200      	movs	r2, #0
 80042e4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2201      	movs	r2, #1
 80042ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80042ee:	2300      	movs	r3, #0
}
 80042f0:	4618      	mov	r0, r3
 80042f2:	3718      	adds	r7, #24
 80042f4:	46bd      	mov	sp, r7
 80042f6:	bd80      	pop	{r7, pc}
 80042f8:	f010803f 	.word	0xf010803f

080042fc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	b086      	sub	sp, #24
 8004300:	af00      	add	r7, sp, #0
 8004302:	60f8      	str	r0, [r7, #12]
 8004304:	60b9      	str	r1, [r7, #8]
 8004306:	607a      	str	r2, [r7, #4]
 8004308:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800430a:	2300      	movs	r3, #0
 800430c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004312:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800431a:	2b01      	cmp	r3, #1
 800431c:	d101      	bne.n	8004322 <HAL_DMA_Start_IT+0x26>
 800431e:	2302      	movs	r3, #2
 8004320:	e040      	b.n	80043a4 <HAL_DMA_Start_IT+0xa8>
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	2201      	movs	r2, #1
 8004326:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004330:	b2db      	uxtb	r3, r3
 8004332:	2b01      	cmp	r3, #1
 8004334:	d12f      	bne.n	8004396 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	2202      	movs	r2, #2
 800433a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	2200      	movs	r2, #0
 8004342:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004344:	683b      	ldr	r3, [r7, #0]
 8004346:	687a      	ldr	r2, [r7, #4]
 8004348:	68b9      	ldr	r1, [r7, #8]
 800434a:	68f8      	ldr	r0, [r7, #12]
 800434c:	f000 f9b8 	bl	80046c0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004354:	223f      	movs	r2, #63	; 0x3f
 8004356:	409a      	lsls	r2, r3
 8004358:	693b      	ldr	r3, [r7, #16]
 800435a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	681a      	ldr	r2, [r3, #0]
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f042 0216 	orr.w	r2, r2, #22
 800436a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004370:	2b00      	cmp	r3, #0
 8004372:	d007      	beq.n	8004384 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	681a      	ldr	r2, [r3, #0]
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f042 0208 	orr.w	r2, r2, #8
 8004382:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	681a      	ldr	r2, [r3, #0]
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f042 0201 	orr.w	r2, r2, #1
 8004392:	601a      	str	r2, [r3, #0]
 8004394:	e005      	b.n	80043a2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	2200      	movs	r2, #0
 800439a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800439e:	2302      	movs	r3, #2
 80043a0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80043a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80043a4:	4618      	mov	r0, r3
 80043a6:	3718      	adds	r7, #24
 80043a8:	46bd      	mov	sp, r7
 80043aa:	bd80      	pop	{r7, pc}

080043ac <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b086      	sub	sp, #24
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80043b4:	2300      	movs	r3, #0
 80043b6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80043b8:	4b8e      	ldr	r3, [pc, #568]	; (80045f4 <HAL_DMA_IRQHandler+0x248>)
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	4a8e      	ldr	r2, [pc, #568]	; (80045f8 <HAL_DMA_IRQHandler+0x24c>)
 80043be:	fba2 2303 	umull	r2, r3, r2, r3
 80043c2:	0a9b      	lsrs	r3, r3, #10
 80043c4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043ca:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80043cc:	693b      	ldr	r3, [r7, #16]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043d6:	2208      	movs	r2, #8
 80043d8:	409a      	lsls	r2, r3
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	4013      	ands	r3, r2
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d01a      	beq.n	8004418 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f003 0304 	and.w	r3, r3, #4
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d013      	beq.n	8004418 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	681a      	ldr	r2, [r3, #0]
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f022 0204 	bic.w	r2, r2, #4
 80043fe:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004404:	2208      	movs	r2, #8
 8004406:	409a      	lsls	r2, r3
 8004408:	693b      	ldr	r3, [r7, #16]
 800440a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004410:	f043 0201 	orr.w	r2, r3, #1
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800441c:	2201      	movs	r2, #1
 800441e:	409a      	lsls	r2, r3
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	4013      	ands	r3, r2
 8004424:	2b00      	cmp	r3, #0
 8004426:	d012      	beq.n	800444e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	695b      	ldr	r3, [r3, #20]
 800442e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004432:	2b00      	cmp	r3, #0
 8004434:	d00b      	beq.n	800444e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800443a:	2201      	movs	r2, #1
 800443c:	409a      	lsls	r2, r3
 800443e:	693b      	ldr	r3, [r7, #16]
 8004440:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004446:	f043 0202 	orr.w	r2, r3, #2
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004452:	2204      	movs	r2, #4
 8004454:	409a      	lsls	r2, r3
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	4013      	ands	r3, r2
 800445a:	2b00      	cmp	r3, #0
 800445c:	d012      	beq.n	8004484 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f003 0302 	and.w	r3, r3, #2
 8004468:	2b00      	cmp	r3, #0
 800446a:	d00b      	beq.n	8004484 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004470:	2204      	movs	r2, #4
 8004472:	409a      	lsls	r2, r3
 8004474:	693b      	ldr	r3, [r7, #16]
 8004476:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800447c:	f043 0204 	orr.w	r2, r3, #4
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004488:	2210      	movs	r2, #16
 800448a:	409a      	lsls	r2, r3
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	4013      	ands	r3, r2
 8004490:	2b00      	cmp	r3, #0
 8004492:	d043      	beq.n	800451c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f003 0308 	and.w	r3, r3, #8
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d03c      	beq.n	800451c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044a6:	2210      	movs	r2, #16
 80044a8:	409a      	lsls	r2, r3
 80044aa:	693b      	ldr	r3, [r7, #16]
 80044ac:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d018      	beq.n	80044ee <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d108      	bne.n	80044dc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d024      	beq.n	800451c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044d6:	6878      	ldr	r0, [r7, #4]
 80044d8:	4798      	blx	r3
 80044da:	e01f      	b.n	800451c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d01b      	beq.n	800451c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80044e8:	6878      	ldr	r0, [r7, #4]
 80044ea:	4798      	blx	r3
 80044ec:	e016      	b.n	800451c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d107      	bne.n	800450c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	681a      	ldr	r2, [r3, #0]
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f022 0208 	bic.w	r2, r2, #8
 800450a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004510:	2b00      	cmp	r3, #0
 8004512:	d003      	beq.n	800451c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004518:	6878      	ldr	r0, [r7, #4]
 800451a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004520:	2220      	movs	r2, #32
 8004522:	409a      	lsls	r2, r3
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	4013      	ands	r3, r2
 8004528:	2b00      	cmp	r3, #0
 800452a:	f000 808f 	beq.w	800464c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f003 0310 	and.w	r3, r3, #16
 8004538:	2b00      	cmp	r3, #0
 800453a:	f000 8087 	beq.w	800464c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004542:	2220      	movs	r2, #32
 8004544:	409a      	lsls	r2, r3
 8004546:	693b      	ldr	r3, [r7, #16]
 8004548:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004550:	b2db      	uxtb	r3, r3
 8004552:	2b05      	cmp	r3, #5
 8004554:	d136      	bne.n	80045c4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	681a      	ldr	r2, [r3, #0]
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f022 0216 	bic.w	r2, r2, #22
 8004564:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	695a      	ldr	r2, [r3, #20]
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004574:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800457a:	2b00      	cmp	r3, #0
 800457c:	d103      	bne.n	8004586 <HAL_DMA_IRQHandler+0x1da>
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004582:	2b00      	cmp	r3, #0
 8004584:	d007      	beq.n	8004596 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	681a      	ldr	r2, [r3, #0]
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f022 0208 	bic.w	r2, r2, #8
 8004594:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800459a:	223f      	movs	r2, #63	; 0x3f
 800459c:	409a      	lsls	r2, r3
 800459e:	693b      	ldr	r3, [r7, #16]
 80045a0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2201      	movs	r2, #1
 80045a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2200      	movs	r2, #0
 80045ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d07e      	beq.n	80046b8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80045be:	6878      	ldr	r0, [r7, #4]
 80045c0:	4798      	blx	r3
        }
        return;
 80045c2:	e079      	b.n	80046b8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d01d      	beq.n	800460e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d10d      	bne.n	80045fc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d031      	beq.n	800464c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045ec:	6878      	ldr	r0, [r7, #4]
 80045ee:	4798      	blx	r3
 80045f0:	e02c      	b.n	800464c <HAL_DMA_IRQHandler+0x2a0>
 80045f2:	bf00      	nop
 80045f4:	20000014 	.word	0x20000014
 80045f8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004600:	2b00      	cmp	r3, #0
 8004602:	d023      	beq.n	800464c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004608:	6878      	ldr	r0, [r7, #4]
 800460a:	4798      	blx	r3
 800460c:	e01e      	b.n	800464c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004618:	2b00      	cmp	r3, #0
 800461a:	d10f      	bne.n	800463c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	681a      	ldr	r2, [r3, #0]
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f022 0210 	bic.w	r2, r2, #16
 800462a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2201      	movs	r2, #1
 8004630:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2200      	movs	r2, #0
 8004638:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004640:	2b00      	cmp	r3, #0
 8004642:	d003      	beq.n	800464c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004648:	6878      	ldr	r0, [r7, #4]
 800464a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004650:	2b00      	cmp	r3, #0
 8004652:	d032      	beq.n	80046ba <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004658:	f003 0301 	and.w	r3, r3, #1
 800465c:	2b00      	cmp	r3, #0
 800465e:	d022      	beq.n	80046a6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2205      	movs	r2, #5
 8004664:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	681a      	ldr	r2, [r3, #0]
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f022 0201 	bic.w	r2, r2, #1
 8004676:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004678:	68bb      	ldr	r3, [r7, #8]
 800467a:	3301      	adds	r3, #1
 800467c:	60bb      	str	r3, [r7, #8]
 800467e:	697a      	ldr	r2, [r7, #20]
 8004680:	429a      	cmp	r2, r3
 8004682:	d307      	bcc.n	8004694 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f003 0301 	and.w	r3, r3, #1
 800468e:	2b00      	cmp	r3, #0
 8004690:	d1f2      	bne.n	8004678 <HAL_DMA_IRQHandler+0x2cc>
 8004692:	e000      	b.n	8004696 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004694:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	2201      	movs	r2, #1
 800469a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	2200      	movs	r2, #0
 80046a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d005      	beq.n	80046ba <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80046b2:	6878      	ldr	r0, [r7, #4]
 80046b4:	4798      	blx	r3
 80046b6:	e000      	b.n	80046ba <HAL_DMA_IRQHandler+0x30e>
        return;
 80046b8:	bf00      	nop
    }
  }
}
 80046ba:	3718      	adds	r7, #24
 80046bc:	46bd      	mov	sp, r7
 80046be:	bd80      	pop	{r7, pc}

080046c0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80046c0:	b480      	push	{r7}
 80046c2:	b085      	sub	sp, #20
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	60f8      	str	r0, [r7, #12]
 80046c8:	60b9      	str	r1, [r7, #8]
 80046ca:	607a      	str	r2, [r7, #4]
 80046cc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	681a      	ldr	r2, [r3, #0]
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80046dc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	683a      	ldr	r2, [r7, #0]
 80046e4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	689b      	ldr	r3, [r3, #8]
 80046ea:	2b40      	cmp	r3, #64	; 0x40
 80046ec:	d108      	bne.n	8004700 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	687a      	ldr	r2, [r7, #4]
 80046f4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	68ba      	ldr	r2, [r7, #8]
 80046fc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80046fe:	e007      	b.n	8004710 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	68ba      	ldr	r2, [r7, #8]
 8004706:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	687a      	ldr	r2, [r7, #4]
 800470e:	60da      	str	r2, [r3, #12]
}
 8004710:	bf00      	nop
 8004712:	3714      	adds	r7, #20
 8004714:	46bd      	mov	sp, r7
 8004716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471a:	4770      	bx	lr

0800471c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800471c:	b480      	push	{r7}
 800471e:	b085      	sub	sp, #20
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	b2db      	uxtb	r3, r3
 800472a:	3b10      	subs	r3, #16
 800472c:	4a14      	ldr	r2, [pc, #80]	; (8004780 <DMA_CalcBaseAndBitshift+0x64>)
 800472e:	fba2 2303 	umull	r2, r3, r2, r3
 8004732:	091b      	lsrs	r3, r3, #4
 8004734:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004736:	4a13      	ldr	r2, [pc, #76]	; (8004784 <DMA_CalcBaseAndBitshift+0x68>)
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	4413      	add	r3, r2
 800473c:	781b      	ldrb	r3, [r3, #0]
 800473e:	461a      	mov	r2, r3
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	2b03      	cmp	r3, #3
 8004748:	d909      	bls.n	800475e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004752:	f023 0303 	bic.w	r3, r3, #3
 8004756:	1d1a      	adds	r2, r3, #4
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	659a      	str	r2, [r3, #88]	; 0x58
 800475c:	e007      	b.n	800476e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004766:	f023 0303 	bic.w	r3, r3, #3
 800476a:	687a      	ldr	r2, [r7, #4]
 800476c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004772:	4618      	mov	r0, r3
 8004774:	3714      	adds	r7, #20
 8004776:	46bd      	mov	sp, r7
 8004778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477c:	4770      	bx	lr
 800477e:	bf00      	nop
 8004780:	aaaaaaab 	.word	0xaaaaaaab
 8004784:	0800c8b8 	.word	0x0800c8b8

08004788 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004788:	b480      	push	{r7}
 800478a:	b085      	sub	sp, #20
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004790:	2300      	movs	r3, #0
 8004792:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004798:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	699b      	ldr	r3, [r3, #24]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d11f      	bne.n	80047e2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80047a2:	68bb      	ldr	r3, [r7, #8]
 80047a4:	2b03      	cmp	r3, #3
 80047a6:	d856      	bhi.n	8004856 <DMA_CheckFifoParam+0xce>
 80047a8:	a201      	add	r2, pc, #4	; (adr r2, 80047b0 <DMA_CheckFifoParam+0x28>)
 80047aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047ae:	bf00      	nop
 80047b0:	080047c1 	.word	0x080047c1
 80047b4:	080047d3 	.word	0x080047d3
 80047b8:	080047c1 	.word	0x080047c1
 80047bc:	08004857 	.word	0x08004857
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047c4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d046      	beq.n	800485a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80047cc:	2301      	movs	r3, #1
 80047ce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80047d0:	e043      	b.n	800485a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047d6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80047da:	d140      	bne.n	800485e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80047dc:	2301      	movs	r3, #1
 80047de:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80047e0:	e03d      	b.n	800485e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	699b      	ldr	r3, [r3, #24]
 80047e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80047ea:	d121      	bne.n	8004830 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80047ec:	68bb      	ldr	r3, [r7, #8]
 80047ee:	2b03      	cmp	r3, #3
 80047f0:	d837      	bhi.n	8004862 <DMA_CheckFifoParam+0xda>
 80047f2:	a201      	add	r2, pc, #4	; (adr r2, 80047f8 <DMA_CheckFifoParam+0x70>)
 80047f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047f8:	08004809 	.word	0x08004809
 80047fc:	0800480f 	.word	0x0800480f
 8004800:	08004809 	.word	0x08004809
 8004804:	08004821 	.word	0x08004821
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004808:	2301      	movs	r3, #1
 800480a:	73fb      	strb	r3, [r7, #15]
      break;
 800480c:	e030      	b.n	8004870 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004812:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004816:	2b00      	cmp	r3, #0
 8004818:	d025      	beq.n	8004866 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800481a:	2301      	movs	r3, #1
 800481c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800481e:	e022      	b.n	8004866 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004824:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004828:	d11f      	bne.n	800486a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800482a:	2301      	movs	r3, #1
 800482c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800482e:	e01c      	b.n	800486a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004830:	68bb      	ldr	r3, [r7, #8]
 8004832:	2b02      	cmp	r3, #2
 8004834:	d903      	bls.n	800483e <DMA_CheckFifoParam+0xb6>
 8004836:	68bb      	ldr	r3, [r7, #8]
 8004838:	2b03      	cmp	r3, #3
 800483a:	d003      	beq.n	8004844 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800483c:	e018      	b.n	8004870 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800483e:	2301      	movs	r3, #1
 8004840:	73fb      	strb	r3, [r7, #15]
      break;
 8004842:	e015      	b.n	8004870 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004848:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800484c:	2b00      	cmp	r3, #0
 800484e:	d00e      	beq.n	800486e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004850:	2301      	movs	r3, #1
 8004852:	73fb      	strb	r3, [r7, #15]
      break;
 8004854:	e00b      	b.n	800486e <DMA_CheckFifoParam+0xe6>
      break;
 8004856:	bf00      	nop
 8004858:	e00a      	b.n	8004870 <DMA_CheckFifoParam+0xe8>
      break;
 800485a:	bf00      	nop
 800485c:	e008      	b.n	8004870 <DMA_CheckFifoParam+0xe8>
      break;
 800485e:	bf00      	nop
 8004860:	e006      	b.n	8004870 <DMA_CheckFifoParam+0xe8>
      break;
 8004862:	bf00      	nop
 8004864:	e004      	b.n	8004870 <DMA_CheckFifoParam+0xe8>
      break;
 8004866:	bf00      	nop
 8004868:	e002      	b.n	8004870 <DMA_CheckFifoParam+0xe8>
      break;   
 800486a:	bf00      	nop
 800486c:	e000      	b.n	8004870 <DMA_CheckFifoParam+0xe8>
      break;
 800486e:	bf00      	nop
    }
  } 
  
  return status; 
 8004870:	7bfb      	ldrb	r3, [r7, #15]
}
 8004872:	4618      	mov	r0, r3
 8004874:	3714      	adds	r7, #20
 8004876:	46bd      	mov	sp, r7
 8004878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487c:	4770      	bx	lr
 800487e:	bf00      	nop

08004880 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004880:	b480      	push	{r7}
 8004882:	b089      	sub	sp, #36	; 0x24
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
 8004888:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800488a:	2300      	movs	r3, #0
 800488c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800488e:	2300      	movs	r3, #0
 8004890:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004892:	2300      	movs	r3, #0
 8004894:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004896:	2300      	movs	r3, #0
 8004898:	61fb      	str	r3, [r7, #28]
 800489a:	e159      	b.n	8004b50 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800489c:	2201      	movs	r2, #1
 800489e:	69fb      	ldr	r3, [r7, #28]
 80048a0:	fa02 f303 	lsl.w	r3, r2, r3
 80048a4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	697a      	ldr	r2, [r7, #20]
 80048ac:	4013      	ands	r3, r2
 80048ae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80048b0:	693a      	ldr	r2, [r7, #16]
 80048b2:	697b      	ldr	r3, [r7, #20]
 80048b4:	429a      	cmp	r2, r3
 80048b6:	f040 8148 	bne.w	8004b4a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80048ba:	683b      	ldr	r3, [r7, #0]
 80048bc:	685b      	ldr	r3, [r3, #4]
 80048be:	f003 0303 	and.w	r3, r3, #3
 80048c2:	2b01      	cmp	r3, #1
 80048c4:	d005      	beq.n	80048d2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	685b      	ldr	r3, [r3, #4]
 80048ca:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80048ce:	2b02      	cmp	r3, #2
 80048d0:	d130      	bne.n	8004934 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	689b      	ldr	r3, [r3, #8]
 80048d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80048d8:	69fb      	ldr	r3, [r7, #28]
 80048da:	005b      	lsls	r3, r3, #1
 80048dc:	2203      	movs	r2, #3
 80048de:	fa02 f303 	lsl.w	r3, r2, r3
 80048e2:	43db      	mvns	r3, r3
 80048e4:	69ba      	ldr	r2, [r7, #24]
 80048e6:	4013      	ands	r3, r2
 80048e8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	68da      	ldr	r2, [r3, #12]
 80048ee:	69fb      	ldr	r3, [r7, #28]
 80048f0:	005b      	lsls	r3, r3, #1
 80048f2:	fa02 f303 	lsl.w	r3, r2, r3
 80048f6:	69ba      	ldr	r2, [r7, #24]
 80048f8:	4313      	orrs	r3, r2
 80048fa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	69ba      	ldr	r2, [r7, #24]
 8004900:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	685b      	ldr	r3, [r3, #4]
 8004906:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004908:	2201      	movs	r2, #1
 800490a:	69fb      	ldr	r3, [r7, #28]
 800490c:	fa02 f303 	lsl.w	r3, r2, r3
 8004910:	43db      	mvns	r3, r3
 8004912:	69ba      	ldr	r2, [r7, #24]
 8004914:	4013      	ands	r3, r2
 8004916:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	685b      	ldr	r3, [r3, #4]
 800491c:	091b      	lsrs	r3, r3, #4
 800491e:	f003 0201 	and.w	r2, r3, #1
 8004922:	69fb      	ldr	r3, [r7, #28]
 8004924:	fa02 f303 	lsl.w	r3, r2, r3
 8004928:	69ba      	ldr	r2, [r7, #24]
 800492a:	4313      	orrs	r3, r2
 800492c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	69ba      	ldr	r2, [r7, #24]
 8004932:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	685b      	ldr	r3, [r3, #4]
 8004938:	f003 0303 	and.w	r3, r3, #3
 800493c:	2b03      	cmp	r3, #3
 800493e:	d017      	beq.n	8004970 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	68db      	ldr	r3, [r3, #12]
 8004944:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004946:	69fb      	ldr	r3, [r7, #28]
 8004948:	005b      	lsls	r3, r3, #1
 800494a:	2203      	movs	r2, #3
 800494c:	fa02 f303 	lsl.w	r3, r2, r3
 8004950:	43db      	mvns	r3, r3
 8004952:	69ba      	ldr	r2, [r7, #24]
 8004954:	4013      	ands	r3, r2
 8004956:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004958:	683b      	ldr	r3, [r7, #0]
 800495a:	689a      	ldr	r2, [r3, #8]
 800495c:	69fb      	ldr	r3, [r7, #28]
 800495e:	005b      	lsls	r3, r3, #1
 8004960:	fa02 f303 	lsl.w	r3, r2, r3
 8004964:	69ba      	ldr	r2, [r7, #24]
 8004966:	4313      	orrs	r3, r2
 8004968:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	69ba      	ldr	r2, [r7, #24]
 800496e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	685b      	ldr	r3, [r3, #4]
 8004974:	f003 0303 	and.w	r3, r3, #3
 8004978:	2b02      	cmp	r3, #2
 800497a:	d123      	bne.n	80049c4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800497c:	69fb      	ldr	r3, [r7, #28]
 800497e:	08da      	lsrs	r2, r3, #3
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	3208      	adds	r2, #8
 8004984:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004988:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800498a:	69fb      	ldr	r3, [r7, #28]
 800498c:	f003 0307 	and.w	r3, r3, #7
 8004990:	009b      	lsls	r3, r3, #2
 8004992:	220f      	movs	r2, #15
 8004994:	fa02 f303 	lsl.w	r3, r2, r3
 8004998:	43db      	mvns	r3, r3
 800499a:	69ba      	ldr	r2, [r7, #24]
 800499c:	4013      	ands	r3, r2
 800499e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	691a      	ldr	r2, [r3, #16]
 80049a4:	69fb      	ldr	r3, [r7, #28]
 80049a6:	f003 0307 	and.w	r3, r3, #7
 80049aa:	009b      	lsls	r3, r3, #2
 80049ac:	fa02 f303 	lsl.w	r3, r2, r3
 80049b0:	69ba      	ldr	r2, [r7, #24]
 80049b2:	4313      	orrs	r3, r2
 80049b4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80049b6:	69fb      	ldr	r3, [r7, #28]
 80049b8:	08da      	lsrs	r2, r3, #3
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	3208      	adds	r2, #8
 80049be:	69b9      	ldr	r1, [r7, #24]
 80049c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80049ca:	69fb      	ldr	r3, [r7, #28]
 80049cc:	005b      	lsls	r3, r3, #1
 80049ce:	2203      	movs	r2, #3
 80049d0:	fa02 f303 	lsl.w	r3, r2, r3
 80049d4:	43db      	mvns	r3, r3
 80049d6:	69ba      	ldr	r2, [r7, #24]
 80049d8:	4013      	ands	r3, r2
 80049da:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	685b      	ldr	r3, [r3, #4]
 80049e0:	f003 0203 	and.w	r2, r3, #3
 80049e4:	69fb      	ldr	r3, [r7, #28]
 80049e6:	005b      	lsls	r3, r3, #1
 80049e8:	fa02 f303 	lsl.w	r3, r2, r3
 80049ec:	69ba      	ldr	r2, [r7, #24]
 80049ee:	4313      	orrs	r3, r2
 80049f0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	69ba      	ldr	r2, [r7, #24]
 80049f6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80049f8:	683b      	ldr	r3, [r7, #0]
 80049fa:	685b      	ldr	r3, [r3, #4]
 80049fc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	f000 80a2 	beq.w	8004b4a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004a06:	2300      	movs	r3, #0
 8004a08:	60fb      	str	r3, [r7, #12]
 8004a0a:	4b57      	ldr	r3, [pc, #348]	; (8004b68 <HAL_GPIO_Init+0x2e8>)
 8004a0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a0e:	4a56      	ldr	r2, [pc, #344]	; (8004b68 <HAL_GPIO_Init+0x2e8>)
 8004a10:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004a14:	6453      	str	r3, [r2, #68]	; 0x44
 8004a16:	4b54      	ldr	r3, [pc, #336]	; (8004b68 <HAL_GPIO_Init+0x2e8>)
 8004a18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a1a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004a1e:	60fb      	str	r3, [r7, #12]
 8004a20:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004a22:	4a52      	ldr	r2, [pc, #328]	; (8004b6c <HAL_GPIO_Init+0x2ec>)
 8004a24:	69fb      	ldr	r3, [r7, #28]
 8004a26:	089b      	lsrs	r3, r3, #2
 8004a28:	3302      	adds	r3, #2
 8004a2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004a30:	69fb      	ldr	r3, [r7, #28]
 8004a32:	f003 0303 	and.w	r3, r3, #3
 8004a36:	009b      	lsls	r3, r3, #2
 8004a38:	220f      	movs	r2, #15
 8004a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8004a3e:	43db      	mvns	r3, r3
 8004a40:	69ba      	ldr	r2, [r7, #24]
 8004a42:	4013      	ands	r3, r2
 8004a44:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	4a49      	ldr	r2, [pc, #292]	; (8004b70 <HAL_GPIO_Init+0x2f0>)
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d019      	beq.n	8004a82 <HAL_GPIO_Init+0x202>
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	4a48      	ldr	r2, [pc, #288]	; (8004b74 <HAL_GPIO_Init+0x2f4>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d013      	beq.n	8004a7e <HAL_GPIO_Init+0x1fe>
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	4a47      	ldr	r2, [pc, #284]	; (8004b78 <HAL_GPIO_Init+0x2f8>)
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	d00d      	beq.n	8004a7a <HAL_GPIO_Init+0x1fa>
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	4a46      	ldr	r2, [pc, #280]	; (8004b7c <HAL_GPIO_Init+0x2fc>)
 8004a62:	4293      	cmp	r3, r2
 8004a64:	d007      	beq.n	8004a76 <HAL_GPIO_Init+0x1f6>
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	4a45      	ldr	r2, [pc, #276]	; (8004b80 <HAL_GPIO_Init+0x300>)
 8004a6a:	4293      	cmp	r3, r2
 8004a6c:	d101      	bne.n	8004a72 <HAL_GPIO_Init+0x1f2>
 8004a6e:	2304      	movs	r3, #4
 8004a70:	e008      	b.n	8004a84 <HAL_GPIO_Init+0x204>
 8004a72:	2307      	movs	r3, #7
 8004a74:	e006      	b.n	8004a84 <HAL_GPIO_Init+0x204>
 8004a76:	2303      	movs	r3, #3
 8004a78:	e004      	b.n	8004a84 <HAL_GPIO_Init+0x204>
 8004a7a:	2302      	movs	r3, #2
 8004a7c:	e002      	b.n	8004a84 <HAL_GPIO_Init+0x204>
 8004a7e:	2301      	movs	r3, #1
 8004a80:	e000      	b.n	8004a84 <HAL_GPIO_Init+0x204>
 8004a82:	2300      	movs	r3, #0
 8004a84:	69fa      	ldr	r2, [r7, #28]
 8004a86:	f002 0203 	and.w	r2, r2, #3
 8004a8a:	0092      	lsls	r2, r2, #2
 8004a8c:	4093      	lsls	r3, r2
 8004a8e:	69ba      	ldr	r2, [r7, #24]
 8004a90:	4313      	orrs	r3, r2
 8004a92:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004a94:	4935      	ldr	r1, [pc, #212]	; (8004b6c <HAL_GPIO_Init+0x2ec>)
 8004a96:	69fb      	ldr	r3, [r7, #28]
 8004a98:	089b      	lsrs	r3, r3, #2
 8004a9a:	3302      	adds	r3, #2
 8004a9c:	69ba      	ldr	r2, [r7, #24]
 8004a9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004aa2:	4b38      	ldr	r3, [pc, #224]	; (8004b84 <HAL_GPIO_Init+0x304>)
 8004aa4:	689b      	ldr	r3, [r3, #8]
 8004aa6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004aa8:	693b      	ldr	r3, [r7, #16]
 8004aaa:	43db      	mvns	r3, r3
 8004aac:	69ba      	ldr	r2, [r7, #24]
 8004aae:	4013      	ands	r3, r2
 8004ab0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	685b      	ldr	r3, [r3, #4]
 8004ab6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d003      	beq.n	8004ac6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8004abe:	69ba      	ldr	r2, [r7, #24]
 8004ac0:	693b      	ldr	r3, [r7, #16]
 8004ac2:	4313      	orrs	r3, r2
 8004ac4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004ac6:	4a2f      	ldr	r2, [pc, #188]	; (8004b84 <HAL_GPIO_Init+0x304>)
 8004ac8:	69bb      	ldr	r3, [r7, #24]
 8004aca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004acc:	4b2d      	ldr	r3, [pc, #180]	; (8004b84 <HAL_GPIO_Init+0x304>)
 8004ace:	68db      	ldr	r3, [r3, #12]
 8004ad0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ad2:	693b      	ldr	r3, [r7, #16]
 8004ad4:	43db      	mvns	r3, r3
 8004ad6:	69ba      	ldr	r2, [r7, #24]
 8004ad8:	4013      	ands	r3, r2
 8004ada:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	685b      	ldr	r3, [r3, #4]
 8004ae0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d003      	beq.n	8004af0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004ae8:	69ba      	ldr	r2, [r7, #24]
 8004aea:	693b      	ldr	r3, [r7, #16]
 8004aec:	4313      	orrs	r3, r2
 8004aee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004af0:	4a24      	ldr	r2, [pc, #144]	; (8004b84 <HAL_GPIO_Init+0x304>)
 8004af2:	69bb      	ldr	r3, [r7, #24]
 8004af4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004af6:	4b23      	ldr	r3, [pc, #140]	; (8004b84 <HAL_GPIO_Init+0x304>)
 8004af8:	685b      	ldr	r3, [r3, #4]
 8004afa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004afc:	693b      	ldr	r3, [r7, #16]
 8004afe:	43db      	mvns	r3, r3
 8004b00:	69ba      	ldr	r2, [r7, #24]
 8004b02:	4013      	ands	r3, r2
 8004b04:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	685b      	ldr	r3, [r3, #4]
 8004b0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d003      	beq.n	8004b1a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004b12:	69ba      	ldr	r2, [r7, #24]
 8004b14:	693b      	ldr	r3, [r7, #16]
 8004b16:	4313      	orrs	r3, r2
 8004b18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004b1a:	4a1a      	ldr	r2, [pc, #104]	; (8004b84 <HAL_GPIO_Init+0x304>)
 8004b1c:	69bb      	ldr	r3, [r7, #24]
 8004b1e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004b20:	4b18      	ldr	r3, [pc, #96]	; (8004b84 <HAL_GPIO_Init+0x304>)
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004b26:	693b      	ldr	r3, [r7, #16]
 8004b28:	43db      	mvns	r3, r3
 8004b2a:	69ba      	ldr	r2, [r7, #24]
 8004b2c:	4013      	ands	r3, r2
 8004b2e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004b30:	683b      	ldr	r3, [r7, #0]
 8004b32:	685b      	ldr	r3, [r3, #4]
 8004b34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d003      	beq.n	8004b44 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004b3c:	69ba      	ldr	r2, [r7, #24]
 8004b3e:	693b      	ldr	r3, [r7, #16]
 8004b40:	4313      	orrs	r3, r2
 8004b42:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004b44:	4a0f      	ldr	r2, [pc, #60]	; (8004b84 <HAL_GPIO_Init+0x304>)
 8004b46:	69bb      	ldr	r3, [r7, #24]
 8004b48:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004b4a:	69fb      	ldr	r3, [r7, #28]
 8004b4c:	3301      	adds	r3, #1
 8004b4e:	61fb      	str	r3, [r7, #28]
 8004b50:	69fb      	ldr	r3, [r7, #28]
 8004b52:	2b0f      	cmp	r3, #15
 8004b54:	f67f aea2 	bls.w	800489c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004b58:	bf00      	nop
 8004b5a:	bf00      	nop
 8004b5c:	3724      	adds	r7, #36	; 0x24
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b64:	4770      	bx	lr
 8004b66:	bf00      	nop
 8004b68:	40023800 	.word	0x40023800
 8004b6c:	40013800 	.word	0x40013800
 8004b70:	40020000 	.word	0x40020000
 8004b74:	40020400 	.word	0x40020400
 8004b78:	40020800 	.word	0x40020800
 8004b7c:	40020c00 	.word	0x40020c00
 8004b80:	40021000 	.word	0x40021000
 8004b84:	40013c00 	.word	0x40013c00

08004b88 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004b88:	b480      	push	{r7}
 8004b8a:	b083      	sub	sp, #12
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
 8004b90:	460b      	mov	r3, r1
 8004b92:	807b      	strh	r3, [r7, #2]
 8004b94:	4613      	mov	r3, r2
 8004b96:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004b98:	787b      	ldrb	r3, [r7, #1]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d003      	beq.n	8004ba6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004b9e:	887a      	ldrh	r2, [r7, #2]
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004ba4:	e003      	b.n	8004bae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004ba6:	887b      	ldrh	r3, [r7, #2]
 8004ba8:	041a      	lsls	r2, r3, #16
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	619a      	str	r2, [r3, #24]
}
 8004bae:	bf00      	nop
 8004bb0:	370c      	adds	r7, #12
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb8:	4770      	bx	lr
	...

08004bbc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	b084      	sub	sp, #16
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d101      	bne.n	8004bce <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004bca:	2301      	movs	r3, #1
 8004bcc:	e12b      	b.n	8004e26 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004bd4:	b2db      	uxtb	r3, r3
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d106      	bne.n	8004be8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2200      	movs	r2, #0
 8004bde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004be2:	6878      	ldr	r0, [r7, #4]
 8004be4:	f7fe faa0 	bl	8003128 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2224      	movs	r2, #36	; 0x24
 8004bec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	681a      	ldr	r2, [r3, #0]
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f022 0201 	bic.w	r2, r2, #1
 8004bfe:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	681a      	ldr	r2, [r3, #0]
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004c0e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	681a      	ldr	r2, [r3, #0]
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004c1e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004c20:	f001 f898 	bl	8005d54 <HAL_RCC_GetPCLK1Freq>
 8004c24:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	685b      	ldr	r3, [r3, #4]
 8004c2a:	4a81      	ldr	r2, [pc, #516]	; (8004e30 <HAL_I2C_Init+0x274>)
 8004c2c:	4293      	cmp	r3, r2
 8004c2e:	d807      	bhi.n	8004c40 <HAL_I2C_Init+0x84>
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	4a80      	ldr	r2, [pc, #512]	; (8004e34 <HAL_I2C_Init+0x278>)
 8004c34:	4293      	cmp	r3, r2
 8004c36:	bf94      	ite	ls
 8004c38:	2301      	movls	r3, #1
 8004c3a:	2300      	movhi	r3, #0
 8004c3c:	b2db      	uxtb	r3, r3
 8004c3e:	e006      	b.n	8004c4e <HAL_I2C_Init+0x92>
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	4a7d      	ldr	r2, [pc, #500]	; (8004e38 <HAL_I2C_Init+0x27c>)
 8004c44:	4293      	cmp	r3, r2
 8004c46:	bf94      	ite	ls
 8004c48:	2301      	movls	r3, #1
 8004c4a:	2300      	movhi	r3, #0
 8004c4c:	b2db      	uxtb	r3, r3
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d001      	beq.n	8004c56 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004c52:	2301      	movs	r3, #1
 8004c54:	e0e7      	b.n	8004e26 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	4a78      	ldr	r2, [pc, #480]	; (8004e3c <HAL_I2C_Init+0x280>)
 8004c5a:	fba2 2303 	umull	r2, r3, r2, r3
 8004c5e:	0c9b      	lsrs	r3, r3, #18
 8004c60:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	685b      	ldr	r3, [r3, #4]
 8004c68:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	68ba      	ldr	r2, [r7, #8]
 8004c72:	430a      	orrs	r2, r1
 8004c74:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	6a1b      	ldr	r3, [r3, #32]
 8004c7c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	685b      	ldr	r3, [r3, #4]
 8004c84:	4a6a      	ldr	r2, [pc, #424]	; (8004e30 <HAL_I2C_Init+0x274>)
 8004c86:	4293      	cmp	r3, r2
 8004c88:	d802      	bhi.n	8004c90 <HAL_I2C_Init+0xd4>
 8004c8a:	68bb      	ldr	r3, [r7, #8]
 8004c8c:	3301      	adds	r3, #1
 8004c8e:	e009      	b.n	8004ca4 <HAL_I2C_Init+0xe8>
 8004c90:	68bb      	ldr	r3, [r7, #8]
 8004c92:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004c96:	fb02 f303 	mul.w	r3, r2, r3
 8004c9a:	4a69      	ldr	r2, [pc, #420]	; (8004e40 <HAL_I2C_Init+0x284>)
 8004c9c:	fba2 2303 	umull	r2, r3, r2, r3
 8004ca0:	099b      	lsrs	r3, r3, #6
 8004ca2:	3301      	adds	r3, #1
 8004ca4:	687a      	ldr	r2, [r7, #4]
 8004ca6:	6812      	ldr	r2, [r2, #0]
 8004ca8:	430b      	orrs	r3, r1
 8004caa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	69db      	ldr	r3, [r3, #28]
 8004cb2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004cb6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	685b      	ldr	r3, [r3, #4]
 8004cbe:	495c      	ldr	r1, [pc, #368]	; (8004e30 <HAL_I2C_Init+0x274>)
 8004cc0:	428b      	cmp	r3, r1
 8004cc2:	d819      	bhi.n	8004cf8 <HAL_I2C_Init+0x13c>
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	1e59      	subs	r1, r3, #1
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	685b      	ldr	r3, [r3, #4]
 8004ccc:	005b      	lsls	r3, r3, #1
 8004cce:	fbb1 f3f3 	udiv	r3, r1, r3
 8004cd2:	1c59      	adds	r1, r3, #1
 8004cd4:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004cd8:	400b      	ands	r3, r1
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d00a      	beq.n	8004cf4 <HAL_I2C_Init+0x138>
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	1e59      	subs	r1, r3, #1
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	685b      	ldr	r3, [r3, #4]
 8004ce6:	005b      	lsls	r3, r3, #1
 8004ce8:	fbb1 f3f3 	udiv	r3, r1, r3
 8004cec:	3301      	adds	r3, #1
 8004cee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004cf2:	e051      	b.n	8004d98 <HAL_I2C_Init+0x1dc>
 8004cf4:	2304      	movs	r3, #4
 8004cf6:	e04f      	b.n	8004d98 <HAL_I2C_Init+0x1dc>
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	689b      	ldr	r3, [r3, #8]
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d111      	bne.n	8004d24 <HAL_I2C_Init+0x168>
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	1e58      	subs	r0, r3, #1
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6859      	ldr	r1, [r3, #4]
 8004d08:	460b      	mov	r3, r1
 8004d0a:	005b      	lsls	r3, r3, #1
 8004d0c:	440b      	add	r3, r1
 8004d0e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004d12:	3301      	adds	r3, #1
 8004d14:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	bf0c      	ite	eq
 8004d1c:	2301      	moveq	r3, #1
 8004d1e:	2300      	movne	r3, #0
 8004d20:	b2db      	uxtb	r3, r3
 8004d22:	e012      	b.n	8004d4a <HAL_I2C_Init+0x18e>
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	1e58      	subs	r0, r3, #1
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	6859      	ldr	r1, [r3, #4]
 8004d2c:	460b      	mov	r3, r1
 8004d2e:	009b      	lsls	r3, r3, #2
 8004d30:	440b      	add	r3, r1
 8004d32:	0099      	lsls	r1, r3, #2
 8004d34:	440b      	add	r3, r1
 8004d36:	fbb0 f3f3 	udiv	r3, r0, r3
 8004d3a:	3301      	adds	r3, #1
 8004d3c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	bf0c      	ite	eq
 8004d44:	2301      	moveq	r3, #1
 8004d46:	2300      	movne	r3, #0
 8004d48:	b2db      	uxtb	r3, r3
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d001      	beq.n	8004d52 <HAL_I2C_Init+0x196>
 8004d4e:	2301      	movs	r3, #1
 8004d50:	e022      	b.n	8004d98 <HAL_I2C_Init+0x1dc>
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	689b      	ldr	r3, [r3, #8]
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d10e      	bne.n	8004d78 <HAL_I2C_Init+0x1bc>
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	1e58      	subs	r0, r3, #1
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6859      	ldr	r1, [r3, #4]
 8004d62:	460b      	mov	r3, r1
 8004d64:	005b      	lsls	r3, r3, #1
 8004d66:	440b      	add	r3, r1
 8004d68:	fbb0 f3f3 	udiv	r3, r0, r3
 8004d6c:	3301      	adds	r3, #1
 8004d6e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d72:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004d76:	e00f      	b.n	8004d98 <HAL_I2C_Init+0x1dc>
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	1e58      	subs	r0, r3, #1
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	6859      	ldr	r1, [r3, #4]
 8004d80:	460b      	mov	r3, r1
 8004d82:	009b      	lsls	r3, r3, #2
 8004d84:	440b      	add	r3, r1
 8004d86:	0099      	lsls	r1, r3, #2
 8004d88:	440b      	add	r3, r1
 8004d8a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004d8e:	3301      	adds	r3, #1
 8004d90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d94:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004d98:	6879      	ldr	r1, [r7, #4]
 8004d9a:	6809      	ldr	r1, [r1, #0]
 8004d9c:	4313      	orrs	r3, r2
 8004d9e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	69da      	ldr	r2, [r3, #28]
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	6a1b      	ldr	r3, [r3, #32]
 8004db2:	431a      	orrs	r2, r3
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	430a      	orrs	r2, r1
 8004dba:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	689b      	ldr	r3, [r3, #8]
 8004dc2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004dc6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004dca:	687a      	ldr	r2, [r7, #4]
 8004dcc:	6911      	ldr	r1, [r2, #16]
 8004dce:	687a      	ldr	r2, [r7, #4]
 8004dd0:	68d2      	ldr	r2, [r2, #12]
 8004dd2:	4311      	orrs	r1, r2
 8004dd4:	687a      	ldr	r2, [r7, #4]
 8004dd6:	6812      	ldr	r2, [r2, #0]
 8004dd8:	430b      	orrs	r3, r1
 8004dda:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	68db      	ldr	r3, [r3, #12]
 8004de2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	695a      	ldr	r2, [r3, #20]
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	699b      	ldr	r3, [r3, #24]
 8004dee:	431a      	orrs	r2, r3
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	430a      	orrs	r2, r1
 8004df6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	681a      	ldr	r2, [r3, #0]
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f042 0201 	orr.w	r2, r2, #1
 8004e06:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	2220      	movs	r2, #32
 8004e12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	2200      	movs	r2, #0
 8004e1a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2200      	movs	r2, #0
 8004e20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004e24:	2300      	movs	r3, #0
}
 8004e26:	4618      	mov	r0, r3
 8004e28:	3710      	adds	r7, #16
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	bd80      	pop	{r7, pc}
 8004e2e:	bf00      	nop
 8004e30:	000186a0 	.word	0x000186a0
 8004e34:	001e847f 	.word	0x001e847f
 8004e38:	003d08ff 	.word	0x003d08ff
 8004e3c:	431bde83 	.word	0x431bde83
 8004e40:	10624dd3 	.word	0x10624dd3

08004e44 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	b088      	sub	sp, #32
 8004e48:	af02      	add	r7, sp, #8
 8004e4a:	60f8      	str	r0, [r7, #12]
 8004e4c:	4608      	mov	r0, r1
 8004e4e:	4611      	mov	r1, r2
 8004e50:	461a      	mov	r2, r3
 8004e52:	4603      	mov	r3, r0
 8004e54:	817b      	strh	r3, [r7, #10]
 8004e56:	460b      	mov	r3, r1
 8004e58:	813b      	strh	r3, [r7, #8]
 8004e5a:	4613      	mov	r3, r2
 8004e5c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004e5e:	f7fe fc9b 	bl	8003798 <HAL_GetTick>
 8004e62:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e6a:	b2db      	uxtb	r3, r3
 8004e6c:	2b20      	cmp	r3, #32
 8004e6e:	f040 80d9 	bne.w	8005024 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004e72:	697b      	ldr	r3, [r7, #20]
 8004e74:	9300      	str	r3, [sp, #0]
 8004e76:	2319      	movs	r3, #25
 8004e78:	2201      	movs	r2, #1
 8004e7a:	496d      	ldr	r1, [pc, #436]	; (8005030 <HAL_I2C_Mem_Write+0x1ec>)
 8004e7c:	68f8      	ldr	r0, [r7, #12]
 8004e7e:	f000 f971 	bl	8005164 <I2C_WaitOnFlagUntilTimeout>
 8004e82:	4603      	mov	r3, r0
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d001      	beq.n	8004e8c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004e88:	2302      	movs	r3, #2
 8004e8a:	e0cc      	b.n	8005026 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e92:	2b01      	cmp	r3, #1
 8004e94:	d101      	bne.n	8004e9a <HAL_I2C_Mem_Write+0x56>
 8004e96:	2302      	movs	r3, #2
 8004e98:	e0c5      	b.n	8005026 <HAL_I2C_Mem_Write+0x1e2>
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	2201      	movs	r2, #1
 8004e9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f003 0301 	and.w	r3, r3, #1
 8004eac:	2b01      	cmp	r3, #1
 8004eae:	d007      	beq.n	8004ec0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	681a      	ldr	r2, [r3, #0]
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f042 0201 	orr.w	r2, r2, #1
 8004ebe:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	681a      	ldr	r2, [r3, #0]
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004ece:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	2221      	movs	r2, #33	; 0x21
 8004ed4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	2240      	movs	r2, #64	; 0x40
 8004edc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	6a3a      	ldr	r2, [r7, #32]
 8004eea:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004ef0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ef6:	b29a      	uxth	r2, r3
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	4a4d      	ldr	r2, [pc, #308]	; (8005034 <HAL_I2C_Mem_Write+0x1f0>)
 8004f00:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004f02:	88f8      	ldrh	r0, [r7, #6]
 8004f04:	893a      	ldrh	r2, [r7, #8]
 8004f06:	8979      	ldrh	r1, [r7, #10]
 8004f08:	697b      	ldr	r3, [r7, #20]
 8004f0a:	9301      	str	r3, [sp, #4]
 8004f0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f0e:	9300      	str	r3, [sp, #0]
 8004f10:	4603      	mov	r3, r0
 8004f12:	68f8      	ldr	r0, [r7, #12]
 8004f14:	f000 f890 	bl	8005038 <I2C_RequestMemoryWrite>
 8004f18:	4603      	mov	r3, r0
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d052      	beq.n	8004fc4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004f1e:	2301      	movs	r3, #1
 8004f20:	e081      	b.n	8005026 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f22:	697a      	ldr	r2, [r7, #20]
 8004f24:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004f26:	68f8      	ldr	r0, [r7, #12]
 8004f28:	f000 f9f2 	bl	8005310 <I2C_WaitOnTXEFlagUntilTimeout>
 8004f2c:	4603      	mov	r3, r0
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d00d      	beq.n	8004f4e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f36:	2b04      	cmp	r3, #4
 8004f38:	d107      	bne.n	8004f4a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	681a      	ldr	r2, [r3, #0]
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f48:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004f4a:	2301      	movs	r3, #1
 8004f4c:	e06b      	b.n	8005026 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f52:	781a      	ldrb	r2, [r3, #0]
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f5e:	1c5a      	adds	r2, r3, #1
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f68:	3b01      	subs	r3, #1
 8004f6a:	b29a      	uxth	r2, r3
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f74:	b29b      	uxth	r3, r3
 8004f76:	3b01      	subs	r3, #1
 8004f78:	b29a      	uxth	r2, r3
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	695b      	ldr	r3, [r3, #20]
 8004f84:	f003 0304 	and.w	r3, r3, #4
 8004f88:	2b04      	cmp	r3, #4
 8004f8a:	d11b      	bne.n	8004fc4 <HAL_I2C_Mem_Write+0x180>
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d017      	beq.n	8004fc4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f98:	781a      	ldrb	r2, [r3, #0]
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fa4:	1c5a      	adds	r2, r3, #1
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fae:	3b01      	subs	r3, #1
 8004fb0:	b29a      	uxth	r2, r3
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fba:	b29b      	uxth	r3, r3
 8004fbc:	3b01      	subs	r3, #1
 8004fbe:	b29a      	uxth	r2, r3
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d1aa      	bne.n	8004f22 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004fcc:	697a      	ldr	r2, [r7, #20]
 8004fce:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004fd0:	68f8      	ldr	r0, [r7, #12]
 8004fd2:	f000 f9de 	bl	8005392 <I2C_WaitOnBTFFlagUntilTimeout>
 8004fd6:	4603      	mov	r3, r0
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d00d      	beq.n	8004ff8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fe0:	2b04      	cmp	r3, #4
 8004fe2:	d107      	bne.n	8004ff4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	681a      	ldr	r2, [r3, #0]
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ff2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004ff4:	2301      	movs	r3, #1
 8004ff6:	e016      	b.n	8005026 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	681a      	ldr	r2, [r3, #0]
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005006:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	2220      	movs	r2, #32
 800500c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	2200      	movs	r2, #0
 8005014:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	2200      	movs	r2, #0
 800501c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005020:	2300      	movs	r3, #0
 8005022:	e000      	b.n	8005026 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005024:	2302      	movs	r3, #2
  }
}
 8005026:	4618      	mov	r0, r3
 8005028:	3718      	adds	r7, #24
 800502a:	46bd      	mov	sp, r7
 800502c:	bd80      	pop	{r7, pc}
 800502e:	bf00      	nop
 8005030:	00100002 	.word	0x00100002
 8005034:	ffff0000 	.word	0xffff0000

08005038 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005038:	b580      	push	{r7, lr}
 800503a:	b088      	sub	sp, #32
 800503c:	af02      	add	r7, sp, #8
 800503e:	60f8      	str	r0, [r7, #12]
 8005040:	4608      	mov	r0, r1
 8005042:	4611      	mov	r1, r2
 8005044:	461a      	mov	r2, r3
 8005046:	4603      	mov	r3, r0
 8005048:	817b      	strh	r3, [r7, #10]
 800504a:	460b      	mov	r3, r1
 800504c:	813b      	strh	r3, [r7, #8]
 800504e:	4613      	mov	r3, r2
 8005050:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	681a      	ldr	r2, [r3, #0]
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005060:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005062:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005064:	9300      	str	r3, [sp, #0]
 8005066:	6a3b      	ldr	r3, [r7, #32]
 8005068:	2200      	movs	r2, #0
 800506a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800506e:	68f8      	ldr	r0, [r7, #12]
 8005070:	f000 f878 	bl	8005164 <I2C_WaitOnFlagUntilTimeout>
 8005074:	4603      	mov	r3, r0
 8005076:	2b00      	cmp	r3, #0
 8005078:	d00d      	beq.n	8005096 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005084:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005088:	d103      	bne.n	8005092 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005090:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005092:	2303      	movs	r3, #3
 8005094:	e05f      	b.n	8005156 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005096:	897b      	ldrh	r3, [r7, #10]
 8005098:	b2db      	uxtb	r3, r3
 800509a:	461a      	mov	r2, r3
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80050a4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80050a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050a8:	6a3a      	ldr	r2, [r7, #32]
 80050aa:	492d      	ldr	r1, [pc, #180]	; (8005160 <I2C_RequestMemoryWrite+0x128>)
 80050ac:	68f8      	ldr	r0, [r7, #12]
 80050ae:	f000 f8b0 	bl	8005212 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80050b2:	4603      	mov	r3, r0
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d001      	beq.n	80050bc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80050b8:	2301      	movs	r3, #1
 80050ba:	e04c      	b.n	8005156 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80050bc:	2300      	movs	r3, #0
 80050be:	617b      	str	r3, [r7, #20]
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	695b      	ldr	r3, [r3, #20]
 80050c6:	617b      	str	r3, [r7, #20]
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	699b      	ldr	r3, [r3, #24]
 80050ce:	617b      	str	r3, [r7, #20]
 80050d0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80050d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80050d4:	6a39      	ldr	r1, [r7, #32]
 80050d6:	68f8      	ldr	r0, [r7, #12]
 80050d8:	f000 f91a 	bl	8005310 <I2C_WaitOnTXEFlagUntilTimeout>
 80050dc:	4603      	mov	r3, r0
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d00d      	beq.n	80050fe <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050e6:	2b04      	cmp	r3, #4
 80050e8:	d107      	bne.n	80050fa <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	681a      	ldr	r2, [r3, #0]
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80050f8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80050fa:	2301      	movs	r3, #1
 80050fc:	e02b      	b.n	8005156 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80050fe:	88fb      	ldrh	r3, [r7, #6]
 8005100:	2b01      	cmp	r3, #1
 8005102:	d105      	bne.n	8005110 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005104:	893b      	ldrh	r3, [r7, #8]
 8005106:	b2da      	uxtb	r2, r3
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	611a      	str	r2, [r3, #16]
 800510e:	e021      	b.n	8005154 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005110:	893b      	ldrh	r3, [r7, #8]
 8005112:	0a1b      	lsrs	r3, r3, #8
 8005114:	b29b      	uxth	r3, r3
 8005116:	b2da      	uxtb	r2, r3
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800511e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005120:	6a39      	ldr	r1, [r7, #32]
 8005122:	68f8      	ldr	r0, [r7, #12]
 8005124:	f000 f8f4 	bl	8005310 <I2C_WaitOnTXEFlagUntilTimeout>
 8005128:	4603      	mov	r3, r0
 800512a:	2b00      	cmp	r3, #0
 800512c:	d00d      	beq.n	800514a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005132:	2b04      	cmp	r3, #4
 8005134:	d107      	bne.n	8005146 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	681a      	ldr	r2, [r3, #0]
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005144:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005146:	2301      	movs	r3, #1
 8005148:	e005      	b.n	8005156 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800514a:	893b      	ldrh	r3, [r7, #8]
 800514c:	b2da      	uxtb	r2, r3
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005154:	2300      	movs	r3, #0
}
 8005156:	4618      	mov	r0, r3
 8005158:	3718      	adds	r7, #24
 800515a:	46bd      	mov	sp, r7
 800515c:	bd80      	pop	{r7, pc}
 800515e:	bf00      	nop
 8005160:	00010002 	.word	0x00010002

08005164 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005164:	b580      	push	{r7, lr}
 8005166:	b084      	sub	sp, #16
 8005168:	af00      	add	r7, sp, #0
 800516a:	60f8      	str	r0, [r7, #12]
 800516c:	60b9      	str	r1, [r7, #8]
 800516e:	603b      	str	r3, [r7, #0]
 8005170:	4613      	mov	r3, r2
 8005172:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005174:	e025      	b.n	80051c2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	f1b3 3fff 	cmp.w	r3, #4294967295
 800517c:	d021      	beq.n	80051c2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800517e:	f7fe fb0b 	bl	8003798 <HAL_GetTick>
 8005182:	4602      	mov	r2, r0
 8005184:	69bb      	ldr	r3, [r7, #24]
 8005186:	1ad3      	subs	r3, r2, r3
 8005188:	683a      	ldr	r2, [r7, #0]
 800518a:	429a      	cmp	r2, r3
 800518c:	d302      	bcc.n	8005194 <I2C_WaitOnFlagUntilTimeout+0x30>
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	2b00      	cmp	r3, #0
 8005192:	d116      	bne.n	80051c2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	2200      	movs	r2, #0
 8005198:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	2220      	movs	r2, #32
 800519e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	2200      	movs	r2, #0
 80051a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051ae:	f043 0220 	orr.w	r2, r3, #32
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	2200      	movs	r2, #0
 80051ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80051be:	2301      	movs	r3, #1
 80051c0:	e023      	b.n	800520a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80051c2:	68bb      	ldr	r3, [r7, #8]
 80051c4:	0c1b      	lsrs	r3, r3, #16
 80051c6:	b2db      	uxtb	r3, r3
 80051c8:	2b01      	cmp	r3, #1
 80051ca:	d10d      	bne.n	80051e8 <I2C_WaitOnFlagUntilTimeout+0x84>
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	695b      	ldr	r3, [r3, #20]
 80051d2:	43da      	mvns	r2, r3
 80051d4:	68bb      	ldr	r3, [r7, #8]
 80051d6:	4013      	ands	r3, r2
 80051d8:	b29b      	uxth	r3, r3
 80051da:	2b00      	cmp	r3, #0
 80051dc:	bf0c      	ite	eq
 80051de:	2301      	moveq	r3, #1
 80051e0:	2300      	movne	r3, #0
 80051e2:	b2db      	uxtb	r3, r3
 80051e4:	461a      	mov	r2, r3
 80051e6:	e00c      	b.n	8005202 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	699b      	ldr	r3, [r3, #24]
 80051ee:	43da      	mvns	r2, r3
 80051f0:	68bb      	ldr	r3, [r7, #8]
 80051f2:	4013      	ands	r3, r2
 80051f4:	b29b      	uxth	r3, r3
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	bf0c      	ite	eq
 80051fa:	2301      	moveq	r3, #1
 80051fc:	2300      	movne	r3, #0
 80051fe:	b2db      	uxtb	r3, r3
 8005200:	461a      	mov	r2, r3
 8005202:	79fb      	ldrb	r3, [r7, #7]
 8005204:	429a      	cmp	r2, r3
 8005206:	d0b6      	beq.n	8005176 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005208:	2300      	movs	r3, #0
}
 800520a:	4618      	mov	r0, r3
 800520c:	3710      	adds	r7, #16
 800520e:	46bd      	mov	sp, r7
 8005210:	bd80      	pop	{r7, pc}

08005212 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005212:	b580      	push	{r7, lr}
 8005214:	b084      	sub	sp, #16
 8005216:	af00      	add	r7, sp, #0
 8005218:	60f8      	str	r0, [r7, #12]
 800521a:	60b9      	str	r1, [r7, #8]
 800521c:	607a      	str	r2, [r7, #4]
 800521e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005220:	e051      	b.n	80052c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	695b      	ldr	r3, [r3, #20]
 8005228:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800522c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005230:	d123      	bne.n	800527a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	681a      	ldr	r2, [r3, #0]
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005240:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800524a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	2200      	movs	r2, #0
 8005250:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	2220      	movs	r2, #32
 8005256:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	2200      	movs	r2, #0
 800525e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005266:	f043 0204 	orr.w	r2, r3, #4
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	2200      	movs	r2, #0
 8005272:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005276:	2301      	movs	r3, #1
 8005278:	e046      	b.n	8005308 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005280:	d021      	beq.n	80052c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005282:	f7fe fa89 	bl	8003798 <HAL_GetTick>
 8005286:	4602      	mov	r2, r0
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	1ad3      	subs	r3, r2, r3
 800528c:	687a      	ldr	r2, [r7, #4]
 800528e:	429a      	cmp	r2, r3
 8005290:	d302      	bcc.n	8005298 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	2b00      	cmp	r3, #0
 8005296:	d116      	bne.n	80052c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	2200      	movs	r2, #0
 800529c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	2220      	movs	r2, #32
 80052a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	2200      	movs	r2, #0
 80052aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052b2:	f043 0220 	orr.w	r2, r3, #32
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	2200      	movs	r2, #0
 80052be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80052c2:	2301      	movs	r3, #1
 80052c4:	e020      	b.n	8005308 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80052c6:	68bb      	ldr	r3, [r7, #8]
 80052c8:	0c1b      	lsrs	r3, r3, #16
 80052ca:	b2db      	uxtb	r3, r3
 80052cc:	2b01      	cmp	r3, #1
 80052ce:	d10c      	bne.n	80052ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	695b      	ldr	r3, [r3, #20]
 80052d6:	43da      	mvns	r2, r3
 80052d8:	68bb      	ldr	r3, [r7, #8]
 80052da:	4013      	ands	r3, r2
 80052dc:	b29b      	uxth	r3, r3
 80052de:	2b00      	cmp	r3, #0
 80052e0:	bf14      	ite	ne
 80052e2:	2301      	movne	r3, #1
 80052e4:	2300      	moveq	r3, #0
 80052e6:	b2db      	uxtb	r3, r3
 80052e8:	e00b      	b.n	8005302 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	699b      	ldr	r3, [r3, #24]
 80052f0:	43da      	mvns	r2, r3
 80052f2:	68bb      	ldr	r3, [r7, #8]
 80052f4:	4013      	ands	r3, r2
 80052f6:	b29b      	uxth	r3, r3
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	bf14      	ite	ne
 80052fc:	2301      	movne	r3, #1
 80052fe:	2300      	moveq	r3, #0
 8005300:	b2db      	uxtb	r3, r3
 8005302:	2b00      	cmp	r3, #0
 8005304:	d18d      	bne.n	8005222 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005306:	2300      	movs	r3, #0
}
 8005308:	4618      	mov	r0, r3
 800530a:	3710      	adds	r7, #16
 800530c:	46bd      	mov	sp, r7
 800530e:	bd80      	pop	{r7, pc}

08005310 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005310:	b580      	push	{r7, lr}
 8005312:	b084      	sub	sp, #16
 8005314:	af00      	add	r7, sp, #0
 8005316:	60f8      	str	r0, [r7, #12]
 8005318:	60b9      	str	r1, [r7, #8]
 800531a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800531c:	e02d      	b.n	800537a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800531e:	68f8      	ldr	r0, [r7, #12]
 8005320:	f000 f878 	bl	8005414 <I2C_IsAcknowledgeFailed>
 8005324:	4603      	mov	r3, r0
 8005326:	2b00      	cmp	r3, #0
 8005328:	d001      	beq.n	800532e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800532a:	2301      	movs	r3, #1
 800532c:	e02d      	b.n	800538a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800532e:	68bb      	ldr	r3, [r7, #8]
 8005330:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005334:	d021      	beq.n	800537a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005336:	f7fe fa2f 	bl	8003798 <HAL_GetTick>
 800533a:	4602      	mov	r2, r0
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	1ad3      	subs	r3, r2, r3
 8005340:	68ba      	ldr	r2, [r7, #8]
 8005342:	429a      	cmp	r2, r3
 8005344:	d302      	bcc.n	800534c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005346:	68bb      	ldr	r3, [r7, #8]
 8005348:	2b00      	cmp	r3, #0
 800534a:	d116      	bne.n	800537a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	2200      	movs	r2, #0
 8005350:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	2220      	movs	r2, #32
 8005356:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	2200      	movs	r2, #0
 800535e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005366:	f043 0220 	orr.w	r2, r3, #32
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	2200      	movs	r2, #0
 8005372:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005376:	2301      	movs	r3, #1
 8005378:	e007      	b.n	800538a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	695b      	ldr	r3, [r3, #20]
 8005380:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005384:	2b80      	cmp	r3, #128	; 0x80
 8005386:	d1ca      	bne.n	800531e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005388:	2300      	movs	r3, #0
}
 800538a:	4618      	mov	r0, r3
 800538c:	3710      	adds	r7, #16
 800538e:	46bd      	mov	sp, r7
 8005390:	bd80      	pop	{r7, pc}

08005392 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005392:	b580      	push	{r7, lr}
 8005394:	b084      	sub	sp, #16
 8005396:	af00      	add	r7, sp, #0
 8005398:	60f8      	str	r0, [r7, #12]
 800539a:	60b9      	str	r1, [r7, #8]
 800539c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800539e:	e02d      	b.n	80053fc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80053a0:	68f8      	ldr	r0, [r7, #12]
 80053a2:	f000 f837 	bl	8005414 <I2C_IsAcknowledgeFailed>
 80053a6:	4603      	mov	r3, r0
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d001      	beq.n	80053b0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80053ac:	2301      	movs	r3, #1
 80053ae:	e02d      	b.n	800540c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053b0:	68bb      	ldr	r3, [r7, #8]
 80053b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053b6:	d021      	beq.n	80053fc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053b8:	f7fe f9ee 	bl	8003798 <HAL_GetTick>
 80053bc:	4602      	mov	r2, r0
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	1ad3      	subs	r3, r2, r3
 80053c2:	68ba      	ldr	r2, [r7, #8]
 80053c4:	429a      	cmp	r2, r3
 80053c6:	d302      	bcc.n	80053ce <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80053c8:	68bb      	ldr	r3, [r7, #8]
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d116      	bne.n	80053fc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	2200      	movs	r2, #0
 80053d2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	2220      	movs	r2, #32
 80053d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	2200      	movs	r2, #0
 80053e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053e8:	f043 0220 	orr.w	r2, r3, #32
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	2200      	movs	r2, #0
 80053f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80053f8:	2301      	movs	r3, #1
 80053fa:	e007      	b.n	800540c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	695b      	ldr	r3, [r3, #20]
 8005402:	f003 0304 	and.w	r3, r3, #4
 8005406:	2b04      	cmp	r3, #4
 8005408:	d1ca      	bne.n	80053a0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800540a:	2300      	movs	r3, #0
}
 800540c:	4618      	mov	r0, r3
 800540e:	3710      	adds	r7, #16
 8005410:	46bd      	mov	sp, r7
 8005412:	bd80      	pop	{r7, pc}

08005414 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005414:	b480      	push	{r7}
 8005416:	b083      	sub	sp, #12
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	695b      	ldr	r3, [r3, #20]
 8005422:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005426:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800542a:	d11b      	bne.n	8005464 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005434:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	2200      	movs	r2, #0
 800543a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2220      	movs	r2, #32
 8005440:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2200      	movs	r2, #0
 8005448:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005450:	f043 0204 	orr.w	r2, r3, #4
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2200      	movs	r2, #0
 800545c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005460:	2301      	movs	r3, #1
 8005462:	e000      	b.n	8005466 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005464:	2300      	movs	r3, #0
}
 8005466:	4618      	mov	r0, r3
 8005468:	370c      	adds	r7, #12
 800546a:	46bd      	mov	sp, r7
 800546c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005470:	4770      	bx	lr
	...

08005474 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005474:	b580      	push	{r7, lr}
 8005476:	b086      	sub	sp, #24
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2b00      	cmp	r3, #0
 8005480:	d101      	bne.n	8005486 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005482:	2301      	movs	r3, #1
 8005484:	e267      	b.n	8005956 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f003 0301 	and.w	r3, r3, #1
 800548e:	2b00      	cmp	r3, #0
 8005490:	d075      	beq.n	800557e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005492:	4b88      	ldr	r3, [pc, #544]	; (80056b4 <HAL_RCC_OscConfig+0x240>)
 8005494:	689b      	ldr	r3, [r3, #8]
 8005496:	f003 030c 	and.w	r3, r3, #12
 800549a:	2b04      	cmp	r3, #4
 800549c:	d00c      	beq.n	80054b8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800549e:	4b85      	ldr	r3, [pc, #532]	; (80056b4 <HAL_RCC_OscConfig+0x240>)
 80054a0:	689b      	ldr	r3, [r3, #8]
 80054a2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80054a6:	2b08      	cmp	r3, #8
 80054a8:	d112      	bne.n	80054d0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80054aa:	4b82      	ldr	r3, [pc, #520]	; (80056b4 <HAL_RCC_OscConfig+0x240>)
 80054ac:	685b      	ldr	r3, [r3, #4]
 80054ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80054b2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80054b6:	d10b      	bne.n	80054d0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80054b8:	4b7e      	ldr	r3, [pc, #504]	; (80056b4 <HAL_RCC_OscConfig+0x240>)
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d05b      	beq.n	800557c <HAL_RCC_OscConfig+0x108>
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	685b      	ldr	r3, [r3, #4]
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d157      	bne.n	800557c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80054cc:	2301      	movs	r3, #1
 80054ce:	e242      	b.n	8005956 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	685b      	ldr	r3, [r3, #4]
 80054d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80054d8:	d106      	bne.n	80054e8 <HAL_RCC_OscConfig+0x74>
 80054da:	4b76      	ldr	r3, [pc, #472]	; (80056b4 <HAL_RCC_OscConfig+0x240>)
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	4a75      	ldr	r2, [pc, #468]	; (80056b4 <HAL_RCC_OscConfig+0x240>)
 80054e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80054e4:	6013      	str	r3, [r2, #0]
 80054e6:	e01d      	b.n	8005524 <HAL_RCC_OscConfig+0xb0>
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	685b      	ldr	r3, [r3, #4]
 80054ec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80054f0:	d10c      	bne.n	800550c <HAL_RCC_OscConfig+0x98>
 80054f2:	4b70      	ldr	r3, [pc, #448]	; (80056b4 <HAL_RCC_OscConfig+0x240>)
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	4a6f      	ldr	r2, [pc, #444]	; (80056b4 <HAL_RCC_OscConfig+0x240>)
 80054f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80054fc:	6013      	str	r3, [r2, #0]
 80054fe:	4b6d      	ldr	r3, [pc, #436]	; (80056b4 <HAL_RCC_OscConfig+0x240>)
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	4a6c      	ldr	r2, [pc, #432]	; (80056b4 <HAL_RCC_OscConfig+0x240>)
 8005504:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005508:	6013      	str	r3, [r2, #0]
 800550a:	e00b      	b.n	8005524 <HAL_RCC_OscConfig+0xb0>
 800550c:	4b69      	ldr	r3, [pc, #420]	; (80056b4 <HAL_RCC_OscConfig+0x240>)
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	4a68      	ldr	r2, [pc, #416]	; (80056b4 <HAL_RCC_OscConfig+0x240>)
 8005512:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005516:	6013      	str	r3, [r2, #0]
 8005518:	4b66      	ldr	r3, [pc, #408]	; (80056b4 <HAL_RCC_OscConfig+0x240>)
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	4a65      	ldr	r2, [pc, #404]	; (80056b4 <HAL_RCC_OscConfig+0x240>)
 800551e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005522:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	685b      	ldr	r3, [r3, #4]
 8005528:	2b00      	cmp	r3, #0
 800552a:	d013      	beq.n	8005554 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800552c:	f7fe f934 	bl	8003798 <HAL_GetTick>
 8005530:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005532:	e008      	b.n	8005546 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005534:	f7fe f930 	bl	8003798 <HAL_GetTick>
 8005538:	4602      	mov	r2, r0
 800553a:	693b      	ldr	r3, [r7, #16]
 800553c:	1ad3      	subs	r3, r2, r3
 800553e:	2b64      	cmp	r3, #100	; 0x64
 8005540:	d901      	bls.n	8005546 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005542:	2303      	movs	r3, #3
 8005544:	e207      	b.n	8005956 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005546:	4b5b      	ldr	r3, [pc, #364]	; (80056b4 <HAL_RCC_OscConfig+0x240>)
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800554e:	2b00      	cmp	r3, #0
 8005550:	d0f0      	beq.n	8005534 <HAL_RCC_OscConfig+0xc0>
 8005552:	e014      	b.n	800557e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005554:	f7fe f920 	bl	8003798 <HAL_GetTick>
 8005558:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800555a:	e008      	b.n	800556e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800555c:	f7fe f91c 	bl	8003798 <HAL_GetTick>
 8005560:	4602      	mov	r2, r0
 8005562:	693b      	ldr	r3, [r7, #16]
 8005564:	1ad3      	subs	r3, r2, r3
 8005566:	2b64      	cmp	r3, #100	; 0x64
 8005568:	d901      	bls.n	800556e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800556a:	2303      	movs	r3, #3
 800556c:	e1f3      	b.n	8005956 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800556e:	4b51      	ldr	r3, [pc, #324]	; (80056b4 <HAL_RCC_OscConfig+0x240>)
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005576:	2b00      	cmp	r3, #0
 8005578:	d1f0      	bne.n	800555c <HAL_RCC_OscConfig+0xe8>
 800557a:	e000      	b.n	800557e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800557c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f003 0302 	and.w	r3, r3, #2
 8005586:	2b00      	cmp	r3, #0
 8005588:	d063      	beq.n	8005652 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800558a:	4b4a      	ldr	r3, [pc, #296]	; (80056b4 <HAL_RCC_OscConfig+0x240>)
 800558c:	689b      	ldr	r3, [r3, #8]
 800558e:	f003 030c 	and.w	r3, r3, #12
 8005592:	2b00      	cmp	r3, #0
 8005594:	d00b      	beq.n	80055ae <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005596:	4b47      	ldr	r3, [pc, #284]	; (80056b4 <HAL_RCC_OscConfig+0x240>)
 8005598:	689b      	ldr	r3, [r3, #8]
 800559a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800559e:	2b08      	cmp	r3, #8
 80055a0:	d11c      	bne.n	80055dc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80055a2:	4b44      	ldr	r3, [pc, #272]	; (80056b4 <HAL_RCC_OscConfig+0x240>)
 80055a4:	685b      	ldr	r3, [r3, #4]
 80055a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d116      	bne.n	80055dc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80055ae:	4b41      	ldr	r3, [pc, #260]	; (80056b4 <HAL_RCC_OscConfig+0x240>)
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f003 0302 	and.w	r3, r3, #2
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d005      	beq.n	80055c6 <HAL_RCC_OscConfig+0x152>
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	68db      	ldr	r3, [r3, #12]
 80055be:	2b01      	cmp	r3, #1
 80055c0:	d001      	beq.n	80055c6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80055c2:	2301      	movs	r3, #1
 80055c4:	e1c7      	b.n	8005956 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80055c6:	4b3b      	ldr	r3, [pc, #236]	; (80056b4 <HAL_RCC_OscConfig+0x240>)
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	691b      	ldr	r3, [r3, #16]
 80055d2:	00db      	lsls	r3, r3, #3
 80055d4:	4937      	ldr	r1, [pc, #220]	; (80056b4 <HAL_RCC_OscConfig+0x240>)
 80055d6:	4313      	orrs	r3, r2
 80055d8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80055da:	e03a      	b.n	8005652 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	68db      	ldr	r3, [r3, #12]
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d020      	beq.n	8005626 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80055e4:	4b34      	ldr	r3, [pc, #208]	; (80056b8 <HAL_RCC_OscConfig+0x244>)
 80055e6:	2201      	movs	r2, #1
 80055e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055ea:	f7fe f8d5 	bl	8003798 <HAL_GetTick>
 80055ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80055f0:	e008      	b.n	8005604 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80055f2:	f7fe f8d1 	bl	8003798 <HAL_GetTick>
 80055f6:	4602      	mov	r2, r0
 80055f8:	693b      	ldr	r3, [r7, #16]
 80055fa:	1ad3      	subs	r3, r2, r3
 80055fc:	2b02      	cmp	r3, #2
 80055fe:	d901      	bls.n	8005604 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005600:	2303      	movs	r3, #3
 8005602:	e1a8      	b.n	8005956 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005604:	4b2b      	ldr	r3, [pc, #172]	; (80056b4 <HAL_RCC_OscConfig+0x240>)
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f003 0302 	and.w	r3, r3, #2
 800560c:	2b00      	cmp	r3, #0
 800560e:	d0f0      	beq.n	80055f2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005610:	4b28      	ldr	r3, [pc, #160]	; (80056b4 <HAL_RCC_OscConfig+0x240>)
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	691b      	ldr	r3, [r3, #16]
 800561c:	00db      	lsls	r3, r3, #3
 800561e:	4925      	ldr	r1, [pc, #148]	; (80056b4 <HAL_RCC_OscConfig+0x240>)
 8005620:	4313      	orrs	r3, r2
 8005622:	600b      	str	r3, [r1, #0]
 8005624:	e015      	b.n	8005652 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005626:	4b24      	ldr	r3, [pc, #144]	; (80056b8 <HAL_RCC_OscConfig+0x244>)
 8005628:	2200      	movs	r2, #0
 800562a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800562c:	f7fe f8b4 	bl	8003798 <HAL_GetTick>
 8005630:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005632:	e008      	b.n	8005646 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005634:	f7fe f8b0 	bl	8003798 <HAL_GetTick>
 8005638:	4602      	mov	r2, r0
 800563a:	693b      	ldr	r3, [r7, #16]
 800563c:	1ad3      	subs	r3, r2, r3
 800563e:	2b02      	cmp	r3, #2
 8005640:	d901      	bls.n	8005646 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005642:	2303      	movs	r3, #3
 8005644:	e187      	b.n	8005956 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005646:	4b1b      	ldr	r3, [pc, #108]	; (80056b4 <HAL_RCC_OscConfig+0x240>)
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f003 0302 	and.w	r3, r3, #2
 800564e:	2b00      	cmp	r3, #0
 8005650:	d1f0      	bne.n	8005634 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f003 0308 	and.w	r3, r3, #8
 800565a:	2b00      	cmp	r3, #0
 800565c:	d036      	beq.n	80056cc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	695b      	ldr	r3, [r3, #20]
 8005662:	2b00      	cmp	r3, #0
 8005664:	d016      	beq.n	8005694 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005666:	4b15      	ldr	r3, [pc, #84]	; (80056bc <HAL_RCC_OscConfig+0x248>)
 8005668:	2201      	movs	r2, #1
 800566a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800566c:	f7fe f894 	bl	8003798 <HAL_GetTick>
 8005670:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005672:	e008      	b.n	8005686 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005674:	f7fe f890 	bl	8003798 <HAL_GetTick>
 8005678:	4602      	mov	r2, r0
 800567a:	693b      	ldr	r3, [r7, #16]
 800567c:	1ad3      	subs	r3, r2, r3
 800567e:	2b02      	cmp	r3, #2
 8005680:	d901      	bls.n	8005686 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005682:	2303      	movs	r3, #3
 8005684:	e167      	b.n	8005956 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005686:	4b0b      	ldr	r3, [pc, #44]	; (80056b4 <HAL_RCC_OscConfig+0x240>)
 8005688:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800568a:	f003 0302 	and.w	r3, r3, #2
 800568e:	2b00      	cmp	r3, #0
 8005690:	d0f0      	beq.n	8005674 <HAL_RCC_OscConfig+0x200>
 8005692:	e01b      	b.n	80056cc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005694:	4b09      	ldr	r3, [pc, #36]	; (80056bc <HAL_RCC_OscConfig+0x248>)
 8005696:	2200      	movs	r2, #0
 8005698:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800569a:	f7fe f87d 	bl	8003798 <HAL_GetTick>
 800569e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80056a0:	e00e      	b.n	80056c0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80056a2:	f7fe f879 	bl	8003798 <HAL_GetTick>
 80056a6:	4602      	mov	r2, r0
 80056a8:	693b      	ldr	r3, [r7, #16]
 80056aa:	1ad3      	subs	r3, r2, r3
 80056ac:	2b02      	cmp	r3, #2
 80056ae:	d907      	bls.n	80056c0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80056b0:	2303      	movs	r3, #3
 80056b2:	e150      	b.n	8005956 <HAL_RCC_OscConfig+0x4e2>
 80056b4:	40023800 	.word	0x40023800
 80056b8:	42470000 	.word	0x42470000
 80056bc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80056c0:	4b88      	ldr	r3, [pc, #544]	; (80058e4 <HAL_RCC_OscConfig+0x470>)
 80056c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80056c4:	f003 0302 	and.w	r3, r3, #2
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d1ea      	bne.n	80056a2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f003 0304 	and.w	r3, r3, #4
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	f000 8097 	beq.w	8005808 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80056da:	2300      	movs	r3, #0
 80056dc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80056de:	4b81      	ldr	r3, [pc, #516]	; (80058e4 <HAL_RCC_OscConfig+0x470>)
 80056e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d10f      	bne.n	800570a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80056ea:	2300      	movs	r3, #0
 80056ec:	60bb      	str	r3, [r7, #8]
 80056ee:	4b7d      	ldr	r3, [pc, #500]	; (80058e4 <HAL_RCC_OscConfig+0x470>)
 80056f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056f2:	4a7c      	ldr	r2, [pc, #496]	; (80058e4 <HAL_RCC_OscConfig+0x470>)
 80056f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80056f8:	6413      	str	r3, [r2, #64]	; 0x40
 80056fa:	4b7a      	ldr	r3, [pc, #488]	; (80058e4 <HAL_RCC_OscConfig+0x470>)
 80056fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005702:	60bb      	str	r3, [r7, #8]
 8005704:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005706:	2301      	movs	r3, #1
 8005708:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800570a:	4b77      	ldr	r3, [pc, #476]	; (80058e8 <HAL_RCC_OscConfig+0x474>)
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005712:	2b00      	cmp	r3, #0
 8005714:	d118      	bne.n	8005748 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005716:	4b74      	ldr	r3, [pc, #464]	; (80058e8 <HAL_RCC_OscConfig+0x474>)
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	4a73      	ldr	r2, [pc, #460]	; (80058e8 <HAL_RCC_OscConfig+0x474>)
 800571c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005720:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005722:	f7fe f839 	bl	8003798 <HAL_GetTick>
 8005726:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005728:	e008      	b.n	800573c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800572a:	f7fe f835 	bl	8003798 <HAL_GetTick>
 800572e:	4602      	mov	r2, r0
 8005730:	693b      	ldr	r3, [r7, #16]
 8005732:	1ad3      	subs	r3, r2, r3
 8005734:	2b02      	cmp	r3, #2
 8005736:	d901      	bls.n	800573c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005738:	2303      	movs	r3, #3
 800573a:	e10c      	b.n	8005956 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800573c:	4b6a      	ldr	r3, [pc, #424]	; (80058e8 <HAL_RCC_OscConfig+0x474>)
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005744:	2b00      	cmp	r3, #0
 8005746:	d0f0      	beq.n	800572a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	689b      	ldr	r3, [r3, #8]
 800574c:	2b01      	cmp	r3, #1
 800574e:	d106      	bne.n	800575e <HAL_RCC_OscConfig+0x2ea>
 8005750:	4b64      	ldr	r3, [pc, #400]	; (80058e4 <HAL_RCC_OscConfig+0x470>)
 8005752:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005754:	4a63      	ldr	r2, [pc, #396]	; (80058e4 <HAL_RCC_OscConfig+0x470>)
 8005756:	f043 0301 	orr.w	r3, r3, #1
 800575a:	6713      	str	r3, [r2, #112]	; 0x70
 800575c:	e01c      	b.n	8005798 <HAL_RCC_OscConfig+0x324>
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	689b      	ldr	r3, [r3, #8]
 8005762:	2b05      	cmp	r3, #5
 8005764:	d10c      	bne.n	8005780 <HAL_RCC_OscConfig+0x30c>
 8005766:	4b5f      	ldr	r3, [pc, #380]	; (80058e4 <HAL_RCC_OscConfig+0x470>)
 8005768:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800576a:	4a5e      	ldr	r2, [pc, #376]	; (80058e4 <HAL_RCC_OscConfig+0x470>)
 800576c:	f043 0304 	orr.w	r3, r3, #4
 8005770:	6713      	str	r3, [r2, #112]	; 0x70
 8005772:	4b5c      	ldr	r3, [pc, #368]	; (80058e4 <HAL_RCC_OscConfig+0x470>)
 8005774:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005776:	4a5b      	ldr	r2, [pc, #364]	; (80058e4 <HAL_RCC_OscConfig+0x470>)
 8005778:	f043 0301 	orr.w	r3, r3, #1
 800577c:	6713      	str	r3, [r2, #112]	; 0x70
 800577e:	e00b      	b.n	8005798 <HAL_RCC_OscConfig+0x324>
 8005780:	4b58      	ldr	r3, [pc, #352]	; (80058e4 <HAL_RCC_OscConfig+0x470>)
 8005782:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005784:	4a57      	ldr	r2, [pc, #348]	; (80058e4 <HAL_RCC_OscConfig+0x470>)
 8005786:	f023 0301 	bic.w	r3, r3, #1
 800578a:	6713      	str	r3, [r2, #112]	; 0x70
 800578c:	4b55      	ldr	r3, [pc, #340]	; (80058e4 <HAL_RCC_OscConfig+0x470>)
 800578e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005790:	4a54      	ldr	r2, [pc, #336]	; (80058e4 <HAL_RCC_OscConfig+0x470>)
 8005792:	f023 0304 	bic.w	r3, r3, #4
 8005796:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	689b      	ldr	r3, [r3, #8]
 800579c:	2b00      	cmp	r3, #0
 800579e:	d015      	beq.n	80057cc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057a0:	f7fd fffa 	bl	8003798 <HAL_GetTick>
 80057a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80057a6:	e00a      	b.n	80057be <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80057a8:	f7fd fff6 	bl	8003798 <HAL_GetTick>
 80057ac:	4602      	mov	r2, r0
 80057ae:	693b      	ldr	r3, [r7, #16]
 80057b0:	1ad3      	subs	r3, r2, r3
 80057b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80057b6:	4293      	cmp	r3, r2
 80057b8:	d901      	bls.n	80057be <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80057ba:	2303      	movs	r3, #3
 80057bc:	e0cb      	b.n	8005956 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80057be:	4b49      	ldr	r3, [pc, #292]	; (80058e4 <HAL_RCC_OscConfig+0x470>)
 80057c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057c2:	f003 0302 	and.w	r3, r3, #2
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d0ee      	beq.n	80057a8 <HAL_RCC_OscConfig+0x334>
 80057ca:	e014      	b.n	80057f6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80057cc:	f7fd ffe4 	bl	8003798 <HAL_GetTick>
 80057d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80057d2:	e00a      	b.n	80057ea <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80057d4:	f7fd ffe0 	bl	8003798 <HAL_GetTick>
 80057d8:	4602      	mov	r2, r0
 80057da:	693b      	ldr	r3, [r7, #16]
 80057dc:	1ad3      	subs	r3, r2, r3
 80057de:	f241 3288 	movw	r2, #5000	; 0x1388
 80057e2:	4293      	cmp	r3, r2
 80057e4:	d901      	bls.n	80057ea <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80057e6:	2303      	movs	r3, #3
 80057e8:	e0b5      	b.n	8005956 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80057ea:	4b3e      	ldr	r3, [pc, #248]	; (80058e4 <HAL_RCC_OscConfig+0x470>)
 80057ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057ee:	f003 0302 	and.w	r3, r3, #2
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d1ee      	bne.n	80057d4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80057f6:	7dfb      	ldrb	r3, [r7, #23]
 80057f8:	2b01      	cmp	r3, #1
 80057fa:	d105      	bne.n	8005808 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80057fc:	4b39      	ldr	r3, [pc, #228]	; (80058e4 <HAL_RCC_OscConfig+0x470>)
 80057fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005800:	4a38      	ldr	r2, [pc, #224]	; (80058e4 <HAL_RCC_OscConfig+0x470>)
 8005802:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005806:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	699b      	ldr	r3, [r3, #24]
 800580c:	2b00      	cmp	r3, #0
 800580e:	f000 80a1 	beq.w	8005954 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005812:	4b34      	ldr	r3, [pc, #208]	; (80058e4 <HAL_RCC_OscConfig+0x470>)
 8005814:	689b      	ldr	r3, [r3, #8]
 8005816:	f003 030c 	and.w	r3, r3, #12
 800581a:	2b08      	cmp	r3, #8
 800581c:	d05c      	beq.n	80058d8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	699b      	ldr	r3, [r3, #24]
 8005822:	2b02      	cmp	r3, #2
 8005824:	d141      	bne.n	80058aa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005826:	4b31      	ldr	r3, [pc, #196]	; (80058ec <HAL_RCC_OscConfig+0x478>)
 8005828:	2200      	movs	r2, #0
 800582a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800582c:	f7fd ffb4 	bl	8003798 <HAL_GetTick>
 8005830:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005832:	e008      	b.n	8005846 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005834:	f7fd ffb0 	bl	8003798 <HAL_GetTick>
 8005838:	4602      	mov	r2, r0
 800583a:	693b      	ldr	r3, [r7, #16]
 800583c:	1ad3      	subs	r3, r2, r3
 800583e:	2b02      	cmp	r3, #2
 8005840:	d901      	bls.n	8005846 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005842:	2303      	movs	r3, #3
 8005844:	e087      	b.n	8005956 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005846:	4b27      	ldr	r3, [pc, #156]	; (80058e4 <HAL_RCC_OscConfig+0x470>)
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800584e:	2b00      	cmp	r3, #0
 8005850:	d1f0      	bne.n	8005834 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	69da      	ldr	r2, [r3, #28]
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6a1b      	ldr	r3, [r3, #32]
 800585a:	431a      	orrs	r2, r3
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005860:	019b      	lsls	r3, r3, #6
 8005862:	431a      	orrs	r2, r3
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005868:	085b      	lsrs	r3, r3, #1
 800586a:	3b01      	subs	r3, #1
 800586c:	041b      	lsls	r3, r3, #16
 800586e:	431a      	orrs	r2, r3
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005874:	061b      	lsls	r3, r3, #24
 8005876:	491b      	ldr	r1, [pc, #108]	; (80058e4 <HAL_RCC_OscConfig+0x470>)
 8005878:	4313      	orrs	r3, r2
 800587a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800587c:	4b1b      	ldr	r3, [pc, #108]	; (80058ec <HAL_RCC_OscConfig+0x478>)
 800587e:	2201      	movs	r2, #1
 8005880:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005882:	f7fd ff89 	bl	8003798 <HAL_GetTick>
 8005886:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005888:	e008      	b.n	800589c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800588a:	f7fd ff85 	bl	8003798 <HAL_GetTick>
 800588e:	4602      	mov	r2, r0
 8005890:	693b      	ldr	r3, [r7, #16]
 8005892:	1ad3      	subs	r3, r2, r3
 8005894:	2b02      	cmp	r3, #2
 8005896:	d901      	bls.n	800589c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005898:	2303      	movs	r3, #3
 800589a:	e05c      	b.n	8005956 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800589c:	4b11      	ldr	r3, [pc, #68]	; (80058e4 <HAL_RCC_OscConfig+0x470>)
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d0f0      	beq.n	800588a <HAL_RCC_OscConfig+0x416>
 80058a8:	e054      	b.n	8005954 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80058aa:	4b10      	ldr	r3, [pc, #64]	; (80058ec <HAL_RCC_OscConfig+0x478>)
 80058ac:	2200      	movs	r2, #0
 80058ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058b0:	f7fd ff72 	bl	8003798 <HAL_GetTick>
 80058b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80058b6:	e008      	b.n	80058ca <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80058b8:	f7fd ff6e 	bl	8003798 <HAL_GetTick>
 80058bc:	4602      	mov	r2, r0
 80058be:	693b      	ldr	r3, [r7, #16]
 80058c0:	1ad3      	subs	r3, r2, r3
 80058c2:	2b02      	cmp	r3, #2
 80058c4:	d901      	bls.n	80058ca <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80058c6:	2303      	movs	r3, #3
 80058c8:	e045      	b.n	8005956 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80058ca:	4b06      	ldr	r3, [pc, #24]	; (80058e4 <HAL_RCC_OscConfig+0x470>)
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d1f0      	bne.n	80058b8 <HAL_RCC_OscConfig+0x444>
 80058d6:	e03d      	b.n	8005954 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	699b      	ldr	r3, [r3, #24]
 80058dc:	2b01      	cmp	r3, #1
 80058de:	d107      	bne.n	80058f0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80058e0:	2301      	movs	r3, #1
 80058e2:	e038      	b.n	8005956 <HAL_RCC_OscConfig+0x4e2>
 80058e4:	40023800 	.word	0x40023800
 80058e8:	40007000 	.word	0x40007000
 80058ec:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80058f0:	4b1b      	ldr	r3, [pc, #108]	; (8005960 <HAL_RCC_OscConfig+0x4ec>)
 80058f2:	685b      	ldr	r3, [r3, #4]
 80058f4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	699b      	ldr	r3, [r3, #24]
 80058fa:	2b01      	cmp	r3, #1
 80058fc:	d028      	beq.n	8005950 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005908:	429a      	cmp	r2, r3
 800590a:	d121      	bne.n	8005950 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005916:	429a      	cmp	r2, r3
 8005918:	d11a      	bne.n	8005950 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800591a:	68fa      	ldr	r2, [r7, #12]
 800591c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005920:	4013      	ands	r3, r2
 8005922:	687a      	ldr	r2, [r7, #4]
 8005924:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005926:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005928:	4293      	cmp	r3, r2
 800592a:	d111      	bne.n	8005950 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005936:	085b      	lsrs	r3, r3, #1
 8005938:	3b01      	subs	r3, #1
 800593a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800593c:	429a      	cmp	r2, r3
 800593e:	d107      	bne.n	8005950 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800594a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800594c:	429a      	cmp	r2, r3
 800594e:	d001      	beq.n	8005954 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005950:	2301      	movs	r3, #1
 8005952:	e000      	b.n	8005956 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005954:	2300      	movs	r3, #0
}
 8005956:	4618      	mov	r0, r3
 8005958:	3718      	adds	r7, #24
 800595a:	46bd      	mov	sp, r7
 800595c:	bd80      	pop	{r7, pc}
 800595e:	bf00      	nop
 8005960:	40023800 	.word	0x40023800

08005964 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005964:	b580      	push	{r7, lr}
 8005966:	b084      	sub	sp, #16
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
 800596c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	2b00      	cmp	r3, #0
 8005972:	d101      	bne.n	8005978 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005974:	2301      	movs	r3, #1
 8005976:	e0cc      	b.n	8005b12 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005978:	4b68      	ldr	r3, [pc, #416]	; (8005b1c <HAL_RCC_ClockConfig+0x1b8>)
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f003 0307 	and.w	r3, r3, #7
 8005980:	683a      	ldr	r2, [r7, #0]
 8005982:	429a      	cmp	r2, r3
 8005984:	d90c      	bls.n	80059a0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005986:	4b65      	ldr	r3, [pc, #404]	; (8005b1c <HAL_RCC_ClockConfig+0x1b8>)
 8005988:	683a      	ldr	r2, [r7, #0]
 800598a:	b2d2      	uxtb	r2, r2
 800598c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800598e:	4b63      	ldr	r3, [pc, #396]	; (8005b1c <HAL_RCC_ClockConfig+0x1b8>)
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f003 0307 	and.w	r3, r3, #7
 8005996:	683a      	ldr	r2, [r7, #0]
 8005998:	429a      	cmp	r2, r3
 800599a:	d001      	beq.n	80059a0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800599c:	2301      	movs	r3, #1
 800599e:	e0b8      	b.n	8005b12 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f003 0302 	and.w	r3, r3, #2
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d020      	beq.n	80059ee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f003 0304 	and.w	r3, r3, #4
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d005      	beq.n	80059c4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80059b8:	4b59      	ldr	r3, [pc, #356]	; (8005b20 <HAL_RCC_ClockConfig+0x1bc>)
 80059ba:	689b      	ldr	r3, [r3, #8]
 80059bc:	4a58      	ldr	r2, [pc, #352]	; (8005b20 <HAL_RCC_ClockConfig+0x1bc>)
 80059be:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80059c2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f003 0308 	and.w	r3, r3, #8
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d005      	beq.n	80059dc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80059d0:	4b53      	ldr	r3, [pc, #332]	; (8005b20 <HAL_RCC_ClockConfig+0x1bc>)
 80059d2:	689b      	ldr	r3, [r3, #8]
 80059d4:	4a52      	ldr	r2, [pc, #328]	; (8005b20 <HAL_RCC_ClockConfig+0x1bc>)
 80059d6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80059da:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80059dc:	4b50      	ldr	r3, [pc, #320]	; (8005b20 <HAL_RCC_ClockConfig+0x1bc>)
 80059de:	689b      	ldr	r3, [r3, #8]
 80059e0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	689b      	ldr	r3, [r3, #8]
 80059e8:	494d      	ldr	r1, [pc, #308]	; (8005b20 <HAL_RCC_ClockConfig+0x1bc>)
 80059ea:	4313      	orrs	r3, r2
 80059ec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f003 0301 	and.w	r3, r3, #1
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d044      	beq.n	8005a84 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	685b      	ldr	r3, [r3, #4]
 80059fe:	2b01      	cmp	r3, #1
 8005a00:	d107      	bne.n	8005a12 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a02:	4b47      	ldr	r3, [pc, #284]	; (8005b20 <HAL_RCC_ClockConfig+0x1bc>)
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d119      	bne.n	8005a42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005a0e:	2301      	movs	r3, #1
 8005a10:	e07f      	b.n	8005b12 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	685b      	ldr	r3, [r3, #4]
 8005a16:	2b02      	cmp	r3, #2
 8005a18:	d003      	beq.n	8005a22 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005a1e:	2b03      	cmp	r3, #3
 8005a20:	d107      	bne.n	8005a32 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005a22:	4b3f      	ldr	r3, [pc, #252]	; (8005b20 <HAL_RCC_ClockConfig+0x1bc>)
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d109      	bne.n	8005a42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005a2e:	2301      	movs	r3, #1
 8005a30:	e06f      	b.n	8005b12 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a32:	4b3b      	ldr	r3, [pc, #236]	; (8005b20 <HAL_RCC_ClockConfig+0x1bc>)
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f003 0302 	and.w	r3, r3, #2
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d101      	bne.n	8005a42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005a3e:	2301      	movs	r3, #1
 8005a40:	e067      	b.n	8005b12 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005a42:	4b37      	ldr	r3, [pc, #220]	; (8005b20 <HAL_RCC_ClockConfig+0x1bc>)
 8005a44:	689b      	ldr	r3, [r3, #8]
 8005a46:	f023 0203 	bic.w	r2, r3, #3
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	685b      	ldr	r3, [r3, #4]
 8005a4e:	4934      	ldr	r1, [pc, #208]	; (8005b20 <HAL_RCC_ClockConfig+0x1bc>)
 8005a50:	4313      	orrs	r3, r2
 8005a52:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005a54:	f7fd fea0 	bl	8003798 <HAL_GetTick>
 8005a58:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a5a:	e00a      	b.n	8005a72 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005a5c:	f7fd fe9c 	bl	8003798 <HAL_GetTick>
 8005a60:	4602      	mov	r2, r0
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	1ad3      	subs	r3, r2, r3
 8005a66:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a6a:	4293      	cmp	r3, r2
 8005a6c:	d901      	bls.n	8005a72 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005a6e:	2303      	movs	r3, #3
 8005a70:	e04f      	b.n	8005b12 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a72:	4b2b      	ldr	r3, [pc, #172]	; (8005b20 <HAL_RCC_ClockConfig+0x1bc>)
 8005a74:	689b      	ldr	r3, [r3, #8]
 8005a76:	f003 020c 	and.w	r2, r3, #12
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	685b      	ldr	r3, [r3, #4]
 8005a7e:	009b      	lsls	r3, r3, #2
 8005a80:	429a      	cmp	r2, r3
 8005a82:	d1eb      	bne.n	8005a5c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005a84:	4b25      	ldr	r3, [pc, #148]	; (8005b1c <HAL_RCC_ClockConfig+0x1b8>)
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f003 0307 	and.w	r3, r3, #7
 8005a8c:	683a      	ldr	r2, [r7, #0]
 8005a8e:	429a      	cmp	r2, r3
 8005a90:	d20c      	bcs.n	8005aac <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a92:	4b22      	ldr	r3, [pc, #136]	; (8005b1c <HAL_RCC_ClockConfig+0x1b8>)
 8005a94:	683a      	ldr	r2, [r7, #0]
 8005a96:	b2d2      	uxtb	r2, r2
 8005a98:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a9a:	4b20      	ldr	r3, [pc, #128]	; (8005b1c <HAL_RCC_ClockConfig+0x1b8>)
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f003 0307 	and.w	r3, r3, #7
 8005aa2:	683a      	ldr	r2, [r7, #0]
 8005aa4:	429a      	cmp	r2, r3
 8005aa6:	d001      	beq.n	8005aac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005aa8:	2301      	movs	r3, #1
 8005aaa:	e032      	b.n	8005b12 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	f003 0304 	and.w	r3, r3, #4
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d008      	beq.n	8005aca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005ab8:	4b19      	ldr	r3, [pc, #100]	; (8005b20 <HAL_RCC_ClockConfig+0x1bc>)
 8005aba:	689b      	ldr	r3, [r3, #8]
 8005abc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	68db      	ldr	r3, [r3, #12]
 8005ac4:	4916      	ldr	r1, [pc, #88]	; (8005b20 <HAL_RCC_ClockConfig+0x1bc>)
 8005ac6:	4313      	orrs	r3, r2
 8005ac8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f003 0308 	and.w	r3, r3, #8
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d009      	beq.n	8005aea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005ad6:	4b12      	ldr	r3, [pc, #72]	; (8005b20 <HAL_RCC_ClockConfig+0x1bc>)
 8005ad8:	689b      	ldr	r3, [r3, #8]
 8005ada:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	691b      	ldr	r3, [r3, #16]
 8005ae2:	00db      	lsls	r3, r3, #3
 8005ae4:	490e      	ldr	r1, [pc, #56]	; (8005b20 <HAL_RCC_ClockConfig+0x1bc>)
 8005ae6:	4313      	orrs	r3, r2
 8005ae8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005aea:	f000 f821 	bl	8005b30 <HAL_RCC_GetSysClockFreq>
 8005aee:	4602      	mov	r2, r0
 8005af0:	4b0b      	ldr	r3, [pc, #44]	; (8005b20 <HAL_RCC_ClockConfig+0x1bc>)
 8005af2:	689b      	ldr	r3, [r3, #8]
 8005af4:	091b      	lsrs	r3, r3, #4
 8005af6:	f003 030f 	and.w	r3, r3, #15
 8005afa:	490a      	ldr	r1, [pc, #40]	; (8005b24 <HAL_RCC_ClockConfig+0x1c0>)
 8005afc:	5ccb      	ldrb	r3, [r1, r3]
 8005afe:	fa22 f303 	lsr.w	r3, r2, r3
 8005b02:	4a09      	ldr	r2, [pc, #36]	; (8005b28 <HAL_RCC_ClockConfig+0x1c4>)
 8005b04:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005b06:	4b09      	ldr	r3, [pc, #36]	; (8005b2c <HAL_RCC_ClockConfig+0x1c8>)
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	4618      	mov	r0, r3
 8005b0c:	f7fd fc52 	bl	80033b4 <HAL_InitTick>

  return HAL_OK;
 8005b10:	2300      	movs	r3, #0
}
 8005b12:	4618      	mov	r0, r3
 8005b14:	3710      	adds	r7, #16
 8005b16:	46bd      	mov	sp, r7
 8005b18:	bd80      	pop	{r7, pc}
 8005b1a:	bf00      	nop
 8005b1c:	40023c00 	.word	0x40023c00
 8005b20:	40023800 	.word	0x40023800
 8005b24:	0800c8a0 	.word	0x0800c8a0
 8005b28:	20000014 	.word	0x20000014
 8005b2c:	20000018 	.word	0x20000018

08005b30 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005b30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005b34:	b094      	sub	sp, #80	; 0x50
 8005b36:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005b38:	2300      	movs	r3, #0
 8005b3a:	647b      	str	r3, [r7, #68]	; 0x44
 8005b3c:	2300      	movs	r3, #0
 8005b3e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005b40:	2300      	movs	r3, #0
 8005b42:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8005b44:	2300      	movs	r3, #0
 8005b46:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005b48:	4b79      	ldr	r3, [pc, #484]	; (8005d30 <HAL_RCC_GetSysClockFreq+0x200>)
 8005b4a:	689b      	ldr	r3, [r3, #8]
 8005b4c:	f003 030c 	and.w	r3, r3, #12
 8005b50:	2b08      	cmp	r3, #8
 8005b52:	d00d      	beq.n	8005b70 <HAL_RCC_GetSysClockFreq+0x40>
 8005b54:	2b08      	cmp	r3, #8
 8005b56:	f200 80e1 	bhi.w	8005d1c <HAL_RCC_GetSysClockFreq+0x1ec>
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d002      	beq.n	8005b64 <HAL_RCC_GetSysClockFreq+0x34>
 8005b5e:	2b04      	cmp	r3, #4
 8005b60:	d003      	beq.n	8005b6a <HAL_RCC_GetSysClockFreq+0x3a>
 8005b62:	e0db      	b.n	8005d1c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005b64:	4b73      	ldr	r3, [pc, #460]	; (8005d34 <HAL_RCC_GetSysClockFreq+0x204>)
 8005b66:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8005b68:	e0db      	b.n	8005d22 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005b6a:	4b73      	ldr	r3, [pc, #460]	; (8005d38 <HAL_RCC_GetSysClockFreq+0x208>)
 8005b6c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005b6e:	e0d8      	b.n	8005d22 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005b70:	4b6f      	ldr	r3, [pc, #444]	; (8005d30 <HAL_RCC_GetSysClockFreq+0x200>)
 8005b72:	685b      	ldr	r3, [r3, #4]
 8005b74:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005b78:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005b7a:	4b6d      	ldr	r3, [pc, #436]	; (8005d30 <HAL_RCC_GetSysClockFreq+0x200>)
 8005b7c:	685b      	ldr	r3, [r3, #4]
 8005b7e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d063      	beq.n	8005c4e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005b86:	4b6a      	ldr	r3, [pc, #424]	; (8005d30 <HAL_RCC_GetSysClockFreq+0x200>)
 8005b88:	685b      	ldr	r3, [r3, #4]
 8005b8a:	099b      	lsrs	r3, r3, #6
 8005b8c:	2200      	movs	r2, #0
 8005b8e:	63bb      	str	r3, [r7, #56]	; 0x38
 8005b90:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005b92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b94:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b98:	633b      	str	r3, [r7, #48]	; 0x30
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	637b      	str	r3, [r7, #52]	; 0x34
 8005b9e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8005ba2:	4622      	mov	r2, r4
 8005ba4:	462b      	mov	r3, r5
 8005ba6:	f04f 0000 	mov.w	r0, #0
 8005baa:	f04f 0100 	mov.w	r1, #0
 8005bae:	0159      	lsls	r1, r3, #5
 8005bb0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005bb4:	0150      	lsls	r0, r2, #5
 8005bb6:	4602      	mov	r2, r0
 8005bb8:	460b      	mov	r3, r1
 8005bba:	4621      	mov	r1, r4
 8005bbc:	1a51      	subs	r1, r2, r1
 8005bbe:	6139      	str	r1, [r7, #16]
 8005bc0:	4629      	mov	r1, r5
 8005bc2:	eb63 0301 	sbc.w	r3, r3, r1
 8005bc6:	617b      	str	r3, [r7, #20]
 8005bc8:	f04f 0200 	mov.w	r2, #0
 8005bcc:	f04f 0300 	mov.w	r3, #0
 8005bd0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005bd4:	4659      	mov	r1, fp
 8005bd6:	018b      	lsls	r3, r1, #6
 8005bd8:	4651      	mov	r1, sl
 8005bda:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005bde:	4651      	mov	r1, sl
 8005be0:	018a      	lsls	r2, r1, #6
 8005be2:	4651      	mov	r1, sl
 8005be4:	ebb2 0801 	subs.w	r8, r2, r1
 8005be8:	4659      	mov	r1, fp
 8005bea:	eb63 0901 	sbc.w	r9, r3, r1
 8005bee:	f04f 0200 	mov.w	r2, #0
 8005bf2:	f04f 0300 	mov.w	r3, #0
 8005bf6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005bfa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005bfe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005c02:	4690      	mov	r8, r2
 8005c04:	4699      	mov	r9, r3
 8005c06:	4623      	mov	r3, r4
 8005c08:	eb18 0303 	adds.w	r3, r8, r3
 8005c0c:	60bb      	str	r3, [r7, #8]
 8005c0e:	462b      	mov	r3, r5
 8005c10:	eb49 0303 	adc.w	r3, r9, r3
 8005c14:	60fb      	str	r3, [r7, #12]
 8005c16:	f04f 0200 	mov.w	r2, #0
 8005c1a:	f04f 0300 	mov.w	r3, #0
 8005c1e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005c22:	4629      	mov	r1, r5
 8005c24:	024b      	lsls	r3, r1, #9
 8005c26:	4621      	mov	r1, r4
 8005c28:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005c2c:	4621      	mov	r1, r4
 8005c2e:	024a      	lsls	r2, r1, #9
 8005c30:	4610      	mov	r0, r2
 8005c32:	4619      	mov	r1, r3
 8005c34:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005c36:	2200      	movs	r2, #0
 8005c38:	62bb      	str	r3, [r7, #40]	; 0x28
 8005c3a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005c3c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005c40:	f7fb f80a 	bl	8000c58 <__aeabi_uldivmod>
 8005c44:	4602      	mov	r2, r0
 8005c46:	460b      	mov	r3, r1
 8005c48:	4613      	mov	r3, r2
 8005c4a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005c4c:	e058      	b.n	8005d00 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005c4e:	4b38      	ldr	r3, [pc, #224]	; (8005d30 <HAL_RCC_GetSysClockFreq+0x200>)
 8005c50:	685b      	ldr	r3, [r3, #4]
 8005c52:	099b      	lsrs	r3, r3, #6
 8005c54:	2200      	movs	r2, #0
 8005c56:	4618      	mov	r0, r3
 8005c58:	4611      	mov	r1, r2
 8005c5a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005c5e:	623b      	str	r3, [r7, #32]
 8005c60:	2300      	movs	r3, #0
 8005c62:	627b      	str	r3, [r7, #36]	; 0x24
 8005c64:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005c68:	4642      	mov	r2, r8
 8005c6a:	464b      	mov	r3, r9
 8005c6c:	f04f 0000 	mov.w	r0, #0
 8005c70:	f04f 0100 	mov.w	r1, #0
 8005c74:	0159      	lsls	r1, r3, #5
 8005c76:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005c7a:	0150      	lsls	r0, r2, #5
 8005c7c:	4602      	mov	r2, r0
 8005c7e:	460b      	mov	r3, r1
 8005c80:	4641      	mov	r1, r8
 8005c82:	ebb2 0a01 	subs.w	sl, r2, r1
 8005c86:	4649      	mov	r1, r9
 8005c88:	eb63 0b01 	sbc.w	fp, r3, r1
 8005c8c:	f04f 0200 	mov.w	r2, #0
 8005c90:	f04f 0300 	mov.w	r3, #0
 8005c94:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005c98:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005c9c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005ca0:	ebb2 040a 	subs.w	r4, r2, sl
 8005ca4:	eb63 050b 	sbc.w	r5, r3, fp
 8005ca8:	f04f 0200 	mov.w	r2, #0
 8005cac:	f04f 0300 	mov.w	r3, #0
 8005cb0:	00eb      	lsls	r3, r5, #3
 8005cb2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005cb6:	00e2      	lsls	r2, r4, #3
 8005cb8:	4614      	mov	r4, r2
 8005cba:	461d      	mov	r5, r3
 8005cbc:	4643      	mov	r3, r8
 8005cbe:	18e3      	adds	r3, r4, r3
 8005cc0:	603b      	str	r3, [r7, #0]
 8005cc2:	464b      	mov	r3, r9
 8005cc4:	eb45 0303 	adc.w	r3, r5, r3
 8005cc8:	607b      	str	r3, [r7, #4]
 8005cca:	f04f 0200 	mov.w	r2, #0
 8005cce:	f04f 0300 	mov.w	r3, #0
 8005cd2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005cd6:	4629      	mov	r1, r5
 8005cd8:	028b      	lsls	r3, r1, #10
 8005cda:	4621      	mov	r1, r4
 8005cdc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005ce0:	4621      	mov	r1, r4
 8005ce2:	028a      	lsls	r2, r1, #10
 8005ce4:	4610      	mov	r0, r2
 8005ce6:	4619      	mov	r1, r3
 8005ce8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005cea:	2200      	movs	r2, #0
 8005cec:	61bb      	str	r3, [r7, #24]
 8005cee:	61fa      	str	r2, [r7, #28]
 8005cf0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005cf4:	f7fa ffb0 	bl	8000c58 <__aeabi_uldivmod>
 8005cf8:	4602      	mov	r2, r0
 8005cfa:	460b      	mov	r3, r1
 8005cfc:	4613      	mov	r3, r2
 8005cfe:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005d00:	4b0b      	ldr	r3, [pc, #44]	; (8005d30 <HAL_RCC_GetSysClockFreq+0x200>)
 8005d02:	685b      	ldr	r3, [r3, #4]
 8005d04:	0c1b      	lsrs	r3, r3, #16
 8005d06:	f003 0303 	and.w	r3, r3, #3
 8005d0a:	3301      	adds	r3, #1
 8005d0c:	005b      	lsls	r3, r3, #1
 8005d0e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8005d10:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005d12:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005d14:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d18:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005d1a:	e002      	b.n	8005d22 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005d1c:	4b05      	ldr	r3, [pc, #20]	; (8005d34 <HAL_RCC_GetSysClockFreq+0x204>)
 8005d1e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005d20:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005d22:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005d24:	4618      	mov	r0, r3
 8005d26:	3750      	adds	r7, #80	; 0x50
 8005d28:	46bd      	mov	sp, r7
 8005d2a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005d2e:	bf00      	nop
 8005d30:	40023800 	.word	0x40023800
 8005d34:	00f42400 	.word	0x00f42400
 8005d38:	007a1200 	.word	0x007a1200

08005d3c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005d3c:	b480      	push	{r7}
 8005d3e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005d40:	4b03      	ldr	r3, [pc, #12]	; (8005d50 <HAL_RCC_GetHCLKFreq+0x14>)
 8005d42:	681b      	ldr	r3, [r3, #0]
}
 8005d44:	4618      	mov	r0, r3
 8005d46:	46bd      	mov	sp, r7
 8005d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4c:	4770      	bx	lr
 8005d4e:	bf00      	nop
 8005d50:	20000014 	.word	0x20000014

08005d54 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005d54:	b580      	push	{r7, lr}
 8005d56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005d58:	f7ff fff0 	bl	8005d3c <HAL_RCC_GetHCLKFreq>
 8005d5c:	4602      	mov	r2, r0
 8005d5e:	4b05      	ldr	r3, [pc, #20]	; (8005d74 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005d60:	689b      	ldr	r3, [r3, #8]
 8005d62:	0a9b      	lsrs	r3, r3, #10
 8005d64:	f003 0307 	and.w	r3, r3, #7
 8005d68:	4903      	ldr	r1, [pc, #12]	; (8005d78 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005d6a:	5ccb      	ldrb	r3, [r1, r3]
 8005d6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005d70:	4618      	mov	r0, r3
 8005d72:	bd80      	pop	{r7, pc}
 8005d74:	40023800 	.word	0x40023800
 8005d78:	0800c8b0 	.word	0x0800c8b0

08005d7c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005d7c:	b580      	push	{r7, lr}
 8005d7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005d80:	f7ff ffdc 	bl	8005d3c <HAL_RCC_GetHCLKFreq>
 8005d84:	4602      	mov	r2, r0
 8005d86:	4b05      	ldr	r3, [pc, #20]	; (8005d9c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005d88:	689b      	ldr	r3, [r3, #8]
 8005d8a:	0b5b      	lsrs	r3, r3, #13
 8005d8c:	f003 0307 	and.w	r3, r3, #7
 8005d90:	4903      	ldr	r1, [pc, #12]	; (8005da0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005d92:	5ccb      	ldrb	r3, [r1, r3]
 8005d94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005d98:	4618      	mov	r0, r3
 8005d9a:	bd80      	pop	{r7, pc}
 8005d9c:	40023800 	.word	0x40023800
 8005da0:	0800c8b0 	.word	0x0800c8b0

08005da4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005da4:	b480      	push	{r7}
 8005da6:	b083      	sub	sp, #12
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
 8005dac:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	220f      	movs	r2, #15
 8005db2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005db4:	4b12      	ldr	r3, [pc, #72]	; (8005e00 <HAL_RCC_GetClockConfig+0x5c>)
 8005db6:	689b      	ldr	r3, [r3, #8]
 8005db8:	f003 0203 	and.w	r2, r3, #3
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005dc0:	4b0f      	ldr	r3, [pc, #60]	; (8005e00 <HAL_RCC_GetClockConfig+0x5c>)
 8005dc2:	689b      	ldr	r3, [r3, #8]
 8005dc4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005dcc:	4b0c      	ldr	r3, [pc, #48]	; (8005e00 <HAL_RCC_GetClockConfig+0x5c>)
 8005dce:	689b      	ldr	r3, [r3, #8]
 8005dd0:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005dd8:	4b09      	ldr	r3, [pc, #36]	; (8005e00 <HAL_RCC_GetClockConfig+0x5c>)
 8005dda:	689b      	ldr	r3, [r3, #8]
 8005ddc:	08db      	lsrs	r3, r3, #3
 8005dde:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005de6:	4b07      	ldr	r3, [pc, #28]	; (8005e04 <HAL_RCC_GetClockConfig+0x60>)
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f003 0207 	and.w	r2, r3, #7
 8005dee:	683b      	ldr	r3, [r7, #0]
 8005df0:	601a      	str	r2, [r3, #0]
}
 8005df2:	bf00      	nop
 8005df4:	370c      	adds	r7, #12
 8005df6:	46bd      	mov	sp, r7
 8005df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dfc:	4770      	bx	lr
 8005dfe:	bf00      	nop
 8005e00:	40023800 	.word	0x40023800
 8005e04:	40023c00 	.word	0x40023c00

08005e08 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	b086      	sub	sp, #24
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005e10:	2300      	movs	r3, #0
 8005e12:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005e14:	2300      	movs	r3, #0
 8005e16:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	f003 0301 	and.w	r3, r3, #1
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d105      	bne.n	8005e30 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d035      	beq.n	8005e9c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005e30:	4b67      	ldr	r3, [pc, #412]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8005e32:	2200      	movs	r2, #0
 8005e34:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005e36:	f7fd fcaf 	bl	8003798 <HAL_GetTick>
 8005e3a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005e3c:	e008      	b.n	8005e50 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005e3e:	f7fd fcab 	bl	8003798 <HAL_GetTick>
 8005e42:	4602      	mov	r2, r0
 8005e44:	697b      	ldr	r3, [r7, #20]
 8005e46:	1ad3      	subs	r3, r2, r3
 8005e48:	2b02      	cmp	r3, #2
 8005e4a:	d901      	bls.n	8005e50 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005e4c:	2303      	movs	r3, #3
 8005e4e:	e0ba      	b.n	8005fc6 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005e50:	4b60      	ldr	r3, [pc, #384]	; (8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d1f0      	bne.n	8005e3e <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	685b      	ldr	r3, [r3, #4]
 8005e60:	019a      	lsls	r2, r3, #6
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	689b      	ldr	r3, [r3, #8]
 8005e66:	071b      	lsls	r3, r3, #28
 8005e68:	495a      	ldr	r1, [pc, #360]	; (8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005e6a:	4313      	orrs	r3, r2
 8005e6c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005e70:	4b57      	ldr	r3, [pc, #348]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8005e72:	2201      	movs	r2, #1
 8005e74:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005e76:	f7fd fc8f 	bl	8003798 <HAL_GetTick>
 8005e7a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005e7c:	e008      	b.n	8005e90 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005e7e:	f7fd fc8b 	bl	8003798 <HAL_GetTick>
 8005e82:	4602      	mov	r2, r0
 8005e84:	697b      	ldr	r3, [r7, #20]
 8005e86:	1ad3      	subs	r3, r2, r3
 8005e88:	2b02      	cmp	r3, #2
 8005e8a:	d901      	bls.n	8005e90 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005e8c:	2303      	movs	r3, #3
 8005e8e:	e09a      	b.n	8005fc6 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005e90:	4b50      	ldr	r3, [pc, #320]	; (8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d0f0      	beq.n	8005e7e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	f003 0302 	and.w	r3, r3, #2
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	f000 8083 	beq.w	8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005eaa:	2300      	movs	r3, #0
 8005eac:	60fb      	str	r3, [r7, #12]
 8005eae:	4b49      	ldr	r3, [pc, #292]	; (8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005eb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005eb2:	4a48      	ldr	r2, [pc, #288]	; (8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005eb4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005eb8:	6413      	str	r3, [r2, #64]	; 0x40
 8005eba:	4b46      	ldr	r3, [pc, #280]	; (8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005ebc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ebe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ec2:	60fb      	str	r3, [r7, #12]
 8005ec4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005ec6:	4b44      	ldr	r3, [pc, #272]	; (8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	4a43      	ldr	r2, [pc, #268]	; (8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005ecc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ed0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005ed2:	f7fd fc61 	bl	8003798 <HAL_GetTick>
 8005ed6:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005ed8:	e008      	b.n	8005eec <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005eda:	f7fd fc5d 	bl	8003798 <HAL_GetTick>
 8005ede:	4602      	mov	r2, r0
 8005ee0:	697b      	ldr	r3, [r7, #20]
 8005ee2:	1ad3      	subs	r3, r2, r3
 8005ee4:	2b02      	cmp	r3, #2
 8005ee6:	d901      	bls.n	8005eec <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8005ee8:	2303      	movs	r3, #3
 8005eea:	e06c      	b.n	8005fc6 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005eec:	4b3a      	ldr	r3, [pc, #232]	; (8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d0f0      	beq.n	8005eda <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005ef8:	4b36      	ldr	r3, [pc, #216]	; (8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005efa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005efc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005f00:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005f02:	693b      	ldr	r3, [r7, #16]
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d02f      	beq.n	8005f68 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	68db      	ldr	r3, [r3, #12]
 8005f0c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005f10:	693a      	ldr	r2, [r7, #16]
 8005f12:	429a      	cmp	r2, r3
 8005f14:	d028      	beq.n	8005f68 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005f16:	4b2f      	ldr	r3, [pc, #188]	; (8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005f18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f1a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f1e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005f20:	4b2e      	ldr	r3, [pc, #184]	; (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005f22:	2201      	movs	r2, #1
 8005f24:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005f26:	4b2d      	ldr	r3, [pc, #180]	; (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005f28:	2200      	movs	r2, #0
 8005f2a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005f2c:	4a29      	ldr	r2, [pc, #164]	; (8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005f2e:	693b      	ldr	r3, [r7, #16]
 8005f30:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005f32:	4b28      	ldr	r3, [pc, #160]	; (8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005f34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f36:	f003 0301 	and.w	r3, r3, #1
 8005f3a:	2b01      	cmp	r3, #1
 8005f3c:	d114      	bne.n	8005f68 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005f3e:	f7fd fc2b 	bl	8003798 <HAL_GetTick>
 8005f42:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f44:	e00a      	b.n	8005f5c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005f46:	f7fd fc27 	bl	8003798 <HAL_GetTick>
 8005f4a:	4602      	mov	r2, r0
 8005f4c:	697b      	ldr	r3, [r7, #20]
 8005f4e:	1ad3      	subs	r3, r2, r3
 8005f50:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f54:	4293      	cmp	r3, r2
 8005f56:	d901      	bls.n	8005f5c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8005f58:	2303      	movs	r3, #3
 8005f5a:	e034      	b.n	8005fc6 <HAL_RCCEx_PeriphCLKConfig+0x1be>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f5c:	4b1d      	ldr	r3, [pc, #116]	; (8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005f5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f60:	f003 0302 	and.w	r3, r3, #2
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d0ee      	beq.n	8005f46 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	68db      	ldr	r3, [r3, #12]
 8005f6c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005f70:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005f74:	d10d      	bne.n	8005f92 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8005f76:	4b17      	ldr	r3, [pc, #92]	; (8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005f78:	689b      	ldr	r3, [r3, #8]
 8005f7a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	68db      	ldr	r3, [r3, #12]
 8005f82:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005f86:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f8a:	4912      	ldr	r1, [pc, #72]	; (8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005f8c:	4313      	orrs	r3, r2
 8005f8e:	608b      	str	r3, [r1, #8]
 8005f90:	e005      	b.n	8005f9e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8005f92:	4b10      	ldr	r3, [pc, #64]	; (8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005f94:	689b      	ldr	r3, [r3, #8]
 8005f96:	4a0f      	ldr	r2, [pc, #60]	; (8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005f98:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005f9c:	6093      	str	r3, [r2, #8]
 8005f9e:	4b0d      	ldr	r3, [pc, #52]	; (8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005fa0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	68db      	ldr	r3, [r3, #12]
 8005fa6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005faa:	490a      	ldr	r1, [pc, #40]	; (8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005fac:	4313      	orrs	r3, r2
 8005fae:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f003 0308 	and.w	r3, r3, #8
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d003      	beq.n	8005fc4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	7c1a      	ldrb	r2, [r3, #16]
 8005fc0:	4b07      	ldr	r3, [pc, #28]	; (8005fe0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005fc2:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8005fc4:	2300      	movs	r3, #0
}
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	3718      	adds	r7, #24
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	bd80      	pop	{r7, pc}
 8005fce:	bf00      	nop
 8005fd0:	42470068 	.word	0x42470068
 8005fd4:	40023800 	.word	0x40023800
 8005fd8:	40007000 	.word	0x40007000
 8005fdc:	42470e40 	.word	0x42470e40
 8005fe0:	424711e0 	.word	0x424711e0

08005fe4 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005fe4:	b580      	push	{r7, lr}
 8005fe6:	b084      	sub	sp, #16
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005fec:	2301      	movs	r3, #1
 8005fee:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d101      	bne.n	8005ffa <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8005ff6:	2301      	movs	r3, #1
 8005ff8:	e066      	b.n	80060c8 <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	7f5b      	ldrb	r3, [r3, #29]
 8005ffe:	b2db      	uxtb	r3, r3
 8006000:	2b00      	cmp	r3, #0
 8006002:	d105      	bne.n	8006010 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2200      	movs	r2, #0
 8006008:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800600a:	6878      	ldr	r0, [r7, #4]
 800600c:	f7fd f8d4 	bl	80031b8 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2202      	movs	r2, #2
 8006014:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	22ca      	movs	r2, #202	; 0xca
 800601c:	625a      	str	r2, [r3, #36]	; 0x24
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	2253      	movs	r2, #83	; 0x53
 8006024:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006026:	6878      	ldr	r0, [r7, #4]
 8006028:	f000 fb6f 	bl	800670a <RTC_EnterInitMode>
 800602c:	4603      	mov	r3, r0
 800602e:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8006030:	7bfb      	ldrb	r3, [r7, #15]
 8006032:	2b00      	cmp	r3, #0
 8006034:	d12c      	bne.n	8006090 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	689b      	ldr	r3, [r3, #8]
 800603c:	687a      	ldr	r2, [r7, #4]
 800603e:	6812      	ldr	r2, [r2, #0]
 8006040:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006044:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006048:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	6899      	ldr	r1, [r3, #8]
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	685a      	ldr	r2, [r3, #4]
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	691b      	ldr	r3, [r3, #16]
 8006058:	431a      	orrs	r2, r3
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	695b      	ldr	r3, [r3, #20]
 800605e:	431a      	orrs	r2, r3
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	430a      	orrs	r2, r1
 8006066:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	687a      	ldr	r2, [r7, #4]
 800606e:	68d2      	ldr	r2, [r2, #12]
 8006070:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	6919      	ldr	r1, [r3, #16]
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	689b      	ldr	r3, [r3, #8]
 800607c:	041a      	lsls	r2, r3, #16
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	430a      	orrs	r2, r1
 8006084:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006086:	6878      	ldr	r0, [r7, #4]
 8006088:	f000 fb76 	bl	8006778 <RTC_ExitInitMode>
 800608c:	4603      	mov	r3, r0
 800608e:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8006090:	7bfb      	ldrb	r3, [r7, #15]
 8006092:	2b00      	cmp	r3, #0
 8006094:	d113      	bne.n	80060be <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80060a4:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	699a      	ldr	r2, [r3, #24]
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	430a      	orrs	r2, r1
 80060b6:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2201      	movs	r2, #1
 80060bc:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	22ff      	movs	r2, #255	; 0xff
 80060c4:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 80060c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80060c8:	4618      	mov	r0, r3
 80060ca:	3710      	adds	r7, #16
 80060cc:	46bd      	mov	sp, r7
 80060ce:	bd80      	pop	{r7, pc}

080060d0 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80060d0:	b590      	push	{r4, r7, lr}
 80060d2:	b087      	sub	sp, #28
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	60f8      	str	r0, [r7, #12]
 80060d8:	60b9      	str	r1, [r7, #8]
 80060da:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80060dc:	2300      	movs	r3, #0
 80060de:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	7f1b      	ldrb	r3, [r3, #28]
 80060e4:	2b01      	cmp	r3, #1
 80060e6:	d101      	bne.n	80060ec <HAL_RTC_SetTime+0x1c>
 80060e8:	2302      	movs	r3, #2
 80060ea:	e087      	b.n	80061fc <HAL_RTC_SetTime+0x12c>
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	2201      	movs	r2, #1
 80060f0:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	2202      	movs	r2, #2
 80060f6:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d126      	bne.n	800614c <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	689b      	ldr	r3, [r3, #8]
 8006104:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006108:	2b00      	cmp	r3, #0
 800610a:	d102      	bne.n	8006112 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800610c:	68bb      	ldr	r3, [r7, #8]
 800610e:	2200      	movs	r2, #0
 8006110:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006112:	68bb      	ldr	r3, [r7, #8]
 8006114:	781b      	ldrb	r3, [r3, #0]
 8006116:	4618      	mov	r0, r3
 8006118:	f000 fb53 	bl	80067c2 <RTC_ByteToBcd2>
 800611c:	4603      	mov	r3, r0
 800611e:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006120:	68bb      	ldr	r3, [r7, #8]
 8006122:	785b      	ldrb	r3, [r3, #1]
 8006124:	4618      	mov	r0, r3
 8006126:	f000 fb4c 	bl	80067c2 <RTC_ByteToBcd2>
 800612a:	4603      	mov	r3, r0
 800612c:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800612e:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8006130:	68bb      	ldr	r3, [r7, #8]
 8006132:	789b      	ldrb	r3, [r3, #2]
 8006134:	4618      	mov	r0, r3
 8006136:	f000 fb44 	bl	80067c2 <RTC_ByteToBcd2>
 800613a:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800613c:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8006140:	68bb      	ldr	r3, [r7, #8]
 8006142:	78db      	ldrb	r3, [r3, #3]
 8006144:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006146:	4313      	orrs	r3, r2
 8006148:	617b      	str	r3, [r7, #20]
 800614a:	e018      	b.n	800617e <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	689b      	ldr	r3, [r3, #8]
 8006152:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006156:	2b00      	cmp	r3, #0
 8006158:	d102      	bne.n	8006160 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800615a:	68bb      	ldr	r3, [r7, #8]
 800615c:	2200      	movs	r2, #0
 800615e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006160:	68bb      	ldr	r3, [r7, #8]
 8006162:	781b      	ldrb	r3, [r3, #0]
 8006164:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8006166:	68bb      	ldr	r3, [r7, #8]
 8006168:	785b      	ldrb	r3, [r3, #1]
 800616a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800616c:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 800616e:	68ba      	ldr	r2, [r7, #8]
 8006170:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8006172:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8006174:	68bb      	ldr	r3, [r7, #8]
 8006176:	78db      	ldrb	r3, [r3, #3]
 8006178:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800617a:	4313      	orrs	r3, r2
 800617c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	22ca      	movs	r2, #202	; 0xca
 8006184:	625a      	str	r2, [r3, #36]	; 0x24
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	2253      	movs	r2, #83	; 0x53
 800618c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800618e:	68f8      	ldr	r0, [r7, #12]
 8006190:	f000 fabb 	bl	800670a <RTC_EnterInitMode>
 8006194:	4603      	mov	r3, r0
 8006196:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8006198:	7cfb      	ldrb	r3, [r7, #19]
 800619a:	2b00      	cmp	r3, #0
 800619c:	d120      	bne.n	80061e0 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	681a      	ldr	r2, [r3, #0]
 80061a2:	697b      	ldr	r3, [r7, #20]
 80061a4:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80061a8:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80061ac:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	689a      	ldr	r2, [r3, #8]
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80061bc:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	6899      	ldr	r1, [r3, #8]
 80061c4:	68bb      	ldr	r3, [r7, #8]
 80061c6:	68da      	ldr	r2, [r3, #12]
 80061c8:	68bb      	ldr	r3, [r7, #8]
 80061ca:	691b      	ldr	r3, [r3, #16]
 80061cc:	431a      	orrs	r2, r3
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	430a      	orrs	r2, r1
 80061d4:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80061d6:	68f8      	ldr	r0, [r7, #12]
 80061d8:	f000 face 	bl	8006778 <RTC_ExitInitMode>
 80061dc:	4603      	mov	r3, r0
 80061de:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80061e0:	7cfb      	ldrb	r3, [r7, #19]
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d102      	bne.n	80061ec <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	2201      	movs	r2, #1
 80061ea:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	22ff      	movs	r2, #255	; 0xff
 80061f2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	2200      	movs	r2, #0
 80061f8:	771a      	strb	r2, [r3, #28]

  return status;
 80061fa:	7cfb      	ldrb	r3, [r7, #19]
}
 80061fc:	4618      	mov	r0, r3
 80061fe:	371c      	adds	r7, #28
 8006200:	46bd      	mov	sp, r7
 8006202:	bd90      	pop	{r4, r7, pc}

08006204 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006204:	b580      	push	{r7, lr}
 8006206:	b086      	sub	sp, #24
 8006208:	af00      	add	r7, sp, #0
 800620a:	60f8      	str	r0, [r7, #12]
 800620c:	60b9      	str	r1, [r7, #8]
 800620e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8006210:	2300      	movs	r3, #0
 8006212:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800621a:	68bb      	ldr	r3, [r7, #8]
 800621c:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	691b      	ldr	r3, [r3, #16]
 8006224:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8006228:	68bb      	ldr	r3, [r7, #8]
 800622a:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8006236:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800623a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 800623c:	697b      	ldr	r3, [r7, #20]
 800623e:	0c1b      	lsrs	r3, r3, #16
 8006240:	b2db      	uxtb	r3, r3
 8006242:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006246:	b2da      	uxtb	r2, r3
 8006248:	68bb      	ldr	r3, [r7, #8]
 800624a:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800624c:	697b      	ldr	r3, [r7, #20]
 800624e:	0a1b      	lsrs	r3, r3, #8
 8006250:	b2db      	uxtb	r3, r3
 8006252:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006256:	b2da      	uxtb	r2, r3
 8006258:	68bb      	ldr	r3, [r7, #8]
 800625a:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 800625c:	697b      	ldr	r3, [r7, #20]
 800625e:	b2db      	uxtb	r3, r3
 8006260:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006264:	b2da      	uxtb	r2, r3
 8006266:	68bb      	ldr	r3, [r7, #8]
 8006268:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 800626a:	697b      	ldr	r3, [r7, #20]
 800626c:	0d9b      	lsrs	r3, r3, #22
 800626e:	b2db      	uxtb	r3, r3
 8006270:	f003 0301 	and.w	r3, r3, #1
 8006274:	b2da      	uxtb	r2, r3
 8006276:	68bb      	ldr	r3, [r7, #8]
 8006278:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	2b00      	cmp	r3, #0
 800627e:	d11a      	bne.n	80062b6 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8006280:	68bb      	ldr	r3, [r7, #8]
 8006282:	781b      	ldrb	r3, [r3, #0]
 8006284:	4618      	mov	r0, r3
 8006286:	f000 fab9 	bl	80067fc <RTC_Bcd2ToByte>
 800628a:	4603      	mov	r3, r0
 800628c:	461a      	mov	r2, r3
 800628e:	68bb      	ldr	r3, [r7, #8]
 8006290:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8006292:	68bb      	ldr	r3, [r7, #8]
 8006294:	785b      	ldrb	r3, [r3, #1]
 8006296:	4618      	mov	r0, r3
 8006298:	f000 fab0 	bl	80067fc <RTC_Bcd2ToByte>
 800629c:	4603      	mov	r3, r0
 800629e:	461a      	mov	r2, r3
 80062a0:	68bb      	ldr	r3, [r7, #8]
 80062a2:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80062a4:	68bb      	ldr	r3, [r7, #8]
 80062a6:	789b      	ldrb	r3, [r3, #2]
 80062a8:	4618      	mov	r0, r3
 80062aa:	f000 faa7 	bl	80067fc <RTC_Bcd2ToByte>
 80062ae:	4603      	mov	r3, r0
 80062b0:	461a      	mov	r2, r3
 80062b2:	68bb      	ldr	r3, [r7, #8]
 80062b4:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80062b6:	2300      	movs	r3, #0
}
 80062b8:	4618      	mov	r0, r3
 80062ba:	3718      	adds	r7, #24
 80062bc:	46bd      	mov	sp, r7
 80062be:	bd80      	pop	{r7, pc}

080062c0 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80062c0:	b590      	push	{r4, r7, lr}
 80062c2:	b087      	sub	sp, #28
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	60f8      	str	r0, [r7, #12]
 80062c8:	60b9      	str	r1, [r7, #8]
 80062ca:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80062cc:	2300      	movs	r3, #0
 80062ce:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	7f1b      	ldrb	r3, [r3, #28]
 80062d4:	2b01      	cmp	r3, #1
 80062d6:	d101      	bne.n	80062dc <HAL_RTC_SetDate+0x1c>
 80062d8:	2302      	movs	r3, #2
 80062da:	e071      	b.n	80063c0 <HAL_RTC_SetDate+0x100>
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	2201      	movs	r2, #1
 80062e0:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	2202      	movs	r2, #2
 80062e6:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d10e      	bne.n	800630c <HAL_RTC_SetDate+0x4c>
 80062ee:	68bb      	ldr	r3, [r7, #8]
 80062f0:	785b      	ldrb	r3, [r3, #1]
 80062f2:	f003 0310 	and.w	r3, r3, #16
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d008      	beq.n	800630c <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80062fa:	68bb      	ldr	r3, [r7, #8]
 80062fc:	785b      	ldrb	r3, [r3, #1]
 80062fe:	f023 0310 	bic.w	r3, r3, #16
 8006302:	b2db      	uxtb	r3, r3
 8006304:	330a      	adds	r3, #10
 8006306:	b2da      	uxtb	r2, r3
 8006308:	68bb      	ldr	r3, [r7, #8]
 800630a:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	2b00      	cmp	r3, #0
 8006310:	d11c      	bne.n	800634c <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006312:	68bb      	ldr	r3, [r7, #8]
 8006314:	78db      	ldrb	r3, [r3, #3]
 8006316:	4618      	mov	r0, r3
 8006318:	f000 fa53 	bl	80067c2 <RTC_ByteToBcd2>
 800631c:	4603      	mov	r3, r0
 800631e:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006320:	68bb      	ldr	r3, [r7, #8]
 8006322:	785b      	ldrb	r3, [r3, #1]
 8006324:	4618      	mov	r0, r3
 8006326:	f000 fa4c 	bl	80067c2 <RTC_ByteToBcd2>
 800632a:	4603      	mov	r3, r0
 800632c:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800632e:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8006330:	68bb      	ldr	r3, [r7, #8]
 8006332:	789b      	ldrb	r3, [r3, #2]
 8006334:	4618      	mov	r0, r3
 8006336:	f000 fa44 	bl	80067c2 <RTC_ByteToBcd2>
 800633a:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800633c:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8006340:	68bb      	ldr	r3, [r7, #8]
 8006342:	781b      	ldrb	r3, [r3, #0]
 8006344:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006346:	4313      	orrs	r3, r2
 8006348:	617b      	str	r3, [r7, #20]
 800634a:	e00e      	b.n	800636a <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800634c:	68bb      	ldr	r3, [r7, #8]
 800634e:	78db      	ldrb	r3, [r3, #3]
 8006350:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8006352:	68bb      	ldr	r3, [r7, #8]
 8006354:	785b      	ldrb	r3, [r3, #1]
 8006356:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006358:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 800635a:	68ba      	ldr	r2, [r7, #8]
 800635c:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800635e:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8006360:	68bb      	ldr	r3, [r7, #8]
 8006362:	781b      	ldrb	r3, [r3, #0]
 8006364:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006366:	4313      	orrs	r3, r2
 8006368:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	22ca      	movs	r2, #202	; 0xca
 8006370:	625a      	str	r2, [r3, #36]	; 0x24
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	2253      	movs	r2, #83	; 0x53
 8006378:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800637a:	68f8      	ldr	r0, [r7, #12]
 800637c:	f000 f9c5 	bl	800670a <RTC_EnterInitMode>
 8006380:	4603      	mov	r3, r0
 8006382:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8006384:	7cfb      	ldrb	r3, [r7, #19]
 8006386:	2b00      	cmp	r3, #0
 8006388:	d10c      	bne.n	80063a4 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	681a      	ldr	r2, [r3, #0]
 800638e:	697b      	ldr	r3, [r7, #20]
 8006390:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006394:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006398:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800639a:	68f8      	ldr	r0, [r7, #12]
 800639c:	f000 f9ec 	bl	8006778 <RTC_ExitInitMode>
 80063a0:	4603      	mov	r3, r0
 80063a2:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80063a4:	7cfb      	ldrb	r3, [r7, #19]
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d102      	bne.n	80063b0 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	2201      	movs	r2, #1
 80063ae:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	22ff      	movs	r2, #255	; 0xff
 80063b6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	2200      	movs	r2, #0
 80063bc:	771a      	strb	r2, [r3, #28]

  return status;
 80063be:	7cfb      	ldrb	r3, [r7, #19]
}
 80063c0:	4618      	mov	r0, r3
 80063c2:	371c      	adds	r7, #28
 80063c4:	46bd      	mov	sp, r7
 80063c6:	bd90      	pop	{r4, r7, pc}

080063c8 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80063c8:	b580      	push	{r7, lr}
 80063ca:	b086      	sub	sp, #24
 80063cc:	af00      	add	r7, sp, #0
 80063ce:	60f8      	str	r0, [r7, #12]
 80063d0:	60b9      	str	r1, [r7, #8]
 80063d2:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80063d4:	2300      	movs	r3, #0
 80063d6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	685b      	ldr	r3, [r3, #4]
 80063de:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80063e2:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80063e6:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80063e8:	697b      	ldr	r3, [r7, #20]
 80063ea:	0c1b      	lsrs	r3, r3, #16
 80063ec:	b2da      	uxtb	r2, r3
 80063ee:	68bb      	ldr	r3, [r7, #8]
 80063f0:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80063f2:	697b      	ldr	r3, [r7, #20]
 80063f4:	0a1b      	lsrs	r3, r3, #8
 80063f6:	b2db      	uxtb	r3, r3
 80063f8:	f003 031f 	and.w	r3, r3, #31
 80063fc:	b2da      	uxtb	r2, r3
 80063fe:	68bb      	ldr	r3, [r7, #8]
 8006400:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8006402:	697b      	ldr	r3, [r7, #20]
 8006404:	b2db      	uxtb	r3, r3
 8006406:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800640a:	b2da      	uxtb	r2, r3
 800640c:	68bb      	ldr	r3, [r7, #8]
 800640e:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8006410:	697b      	ldr	r3, [r7, #20]
 8006412:	0b5b      	lsrs	r3, r3, #13
 8006414:	b2db      	uxtb	r3, r3
 8006416:	f003 0307 	and.w	r3, r3, #7
 800641a:	b2da      	uxtb	r2, r3
 800641c:	68bb      	ldr	r3, [r7, #8]
 800641e:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2b00      	cmp	r3, #0
 8006424:	d11a      	bne.n	800645c <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8006426:	68bb      	ldr	r3, [r7, #8]
 8006428:	78db      	ldrb	r3, [r3, #3]
 800642a:	4618      	mov	r0, r3
 800642c:	f000 f9e6 	bl	80067fc <RTC_Bcd2ToByte>
 8006430:	4603      	mov	r3, r0
 8006432:	461a      	mov	r2, r3
 8006434:	68bb      	ldr	r3, [r7, #8]
 8006436:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8006438:	68bb      	ldr	r3, [r7, #8]
 800643a:	785b      	ldrb	r3, [r3, #1]
 800643c:	4618      	mov	r0, r3
 800643e:	f000 f9dd 	bl	80067fc <RTC_Bcd2ToByte>
 8006442:	4603      	mov	r3, r0
 8006444:	461a      	mov	r2, r3
 8006446:	68bb      	ldr	r3, [r7, #8]
 8006448:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800644a:	68bb      	ldr	r3, [r7, #8]
 800644c:	789b      	ldrb	r3, [r3, #2]
 800644e:	4618      	mov	r0, r3
 8006450:	f000 f9d4 	bl	80067fc <RTC_Bcd2ToByte>
 8006454:	4603      	mov	r3, r0
 8006456:	461a      	mov	r2, r3
 8006458:	68bb      	ldr	r3, [r7, #8]
 800645a:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800645c:	2300      	movs	r3, #0
}
 800645e:	4618      	mov	r0, r3
 8006460:	3718      	adds	r7, #24
 8006462:	46bd      	mov	sp, r7
 8006464:	bd80      	pop	{r7, pc}

08006466 <HAL_RTC_SetAlarm>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8006466:	b590      	push	{r4, r7, lr}
 8006468:	b089      	sub	sp, #36	; 0x24
 800646a:	af00      	add	r7, sp, #0
 800646c:	60f8      	str	r0, [r7, #12]
 800646e:	60b9      	str	r1, [r7, #8]
 8006470:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 8006472:	2300      	movs	r3, #0
 8006474:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0U;
 8006476:	2300      	movs	r3, #0
 8006478:	61fb      	str	r3, [r7, #28]
  uint32_t subsecondtmpreg = 0U;
 800647a:	2300      	movs	r3, #0
 800647c:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	7f1b      	ldrb	r3, [r3, #28]
 8006482:	2b01      	cmp	r3, #1
 8006484:	d101      	bne.n	800648a <HAL_RTC_SetAlarm+0x24>
 8006486:	2302      	movs	r3, #2
 8006488:	e113      	b.n	80066b2 <HAL_RTC_SetAlarm+0x24c>
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	2201      	movs	r2, #1
 800648e:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	2202      	movs	r2, #2
 8006494:	775a      	strb	r2, [r3, #29]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	2b00      	cmp	r3, #0
 800649a:	d137      	bne.n	800650c <HAL_RTC_SetAlarm+0xa6>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	689b      	ldr	r3, [r3, #8]
 80064a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d102      	bne.n	80064b0 <HAL_RTC_SetAlarm+0x4a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80064aa:	68bb      	ldr	r3, [r7, #8]
 80064ac:	2200      	movs	r2, #0
 80064ae:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 80064b0:	68bb      	ldr	r3, [r7, #8]
 80064b2:	781b      	ldrb	r3, [r3, #0]
 80064b4:	4618      	mov	r0, r3
 80064b6:	f000 f984 	bl	80067c2 <RTC_ByteToBcd2>
 80064ba:	4603      	mov	r3, r0
 80064bc:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80064be:	68bb      	ldr	r3, [r7, #8]
 80064c0:	785b      	ldrb	r3, [r3, #1]
 80064c2:	4618      	mov	r0, r3
 80064c4:	f000 f97d 	bl	80067c2 <RTC_ByteToBcd2>
 80064c8:	4603      	mov	r3, r0
 80064ca:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 80064cc:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 80064ce:	68bb      	ldr	r3, [r7, #8]
 80064d0:	789b      	ldrb	r3, [r3, #2]
 80064d2:	4618      	mov	r0, r3
 80064d4:	f000 f975 	bl	80067c2 <RTC_ByteToBcd2>
 80064d8:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80064da:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 80064de:	68bb      	ldr	r3, [r7, #8]
 80064e0:	78db      	ldrb	r3, [r3, #3]
 80064e2:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 80064e4:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 80064e8:	68bb      	ldr	r3, [r7, #8]
 80064ea:	f893 3020 	ldrb.w	r3, [r3, #32]
 80064ee:	4618      	mov	r0, r3
 80064f0:	f000 f967 	bl	80067c2 <RTC_ByteToBcd2>
 80064f4:	4603      	mov	r3, r0
 80064f6:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 80064f8:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 80064fc:	68bb      	ldr	r3, [r7, #8]
 80064fe:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8006500:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8006502:	68bb      	ldr	r3, [r7, #8]
 8006504:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8006506:	4313      	orrs	r3, r2
 8006508:	61fb      	str	r3, [r7, #28]
 800650a:	e023      	b.n	8006554 <HAL_RTC_SetAlarm+0xee>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	689b      	ldr	r3, [r3, #8]
 8006512:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006516:	2b00      	cmp	r3, #0
 8006518:	d102      	bne.n	8006520 <HAL_RTC_SetAlarm+0xba>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800651a:	68bb      	ldr	r3, [r7, #8]
 800651c:	2200      	movs	r2, #0
 800651e:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8006520:	68bb      	ldr	r3, [r7, #8]
 8006522:	781b      	ldrb	r3, [r3, #0]
 8006524:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8006526:	68bb      	ldr	r3, [r7, #8]
 8006528:	785b      	ldrb	r3, [r3, #1]
 800652a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800652c:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 800652e:	68ba      	ldr	r2, [r7, #8]
 8006530:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8006532:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 8006534:	68bb      	ldr	r3, [r7, #8]
 8006536:	78db      	ldrb	r3, [r3, #3]
 8006538:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 800653a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 800653c:	68bb      	ldr	r3, [r7, #8]
 800653e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006542:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 8006544:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 8006546:	68bb      	ldr	r3, [r7, #8]
 8006548:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 800654a:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 800654c:	68bb      	ldr	r3, [r7, #8]
 800654e:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8006550:	4313      	orrs	r3, r2
 8006552:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8006554:	68bb      	ldr	r3, [r7, #8]
 8006556:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 8006558:	68bb      	ldr	r3, [r7, #8]
 800655a:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 800655c:	4313      	orrs	r3, r2
 800655e:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	22ca      	movs	r2, #202	; 0xca
 8006566:	625a      	str	r2, [r3, #36]	; 0x24
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	2253      	movs	r2, #83	; 0x53
 800656e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8006570:	68bb      	ldr	r3, [r7, #8]
 8006572:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006574:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006578:	d148      	bne.n	800660c <HAL_RTC_SetAlarm+0x1a6>
  {
    /* Disable the Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	689a      	ldr	r2, [r3, #8]
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006588:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	689a      	ldr	r2, [r3, #8]
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006598:	609a      	str	r2, [r3, #8]

    /* Clear the Alarm flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	68db      	ldr	r3, [r3, #12]
 80065a0:	b2da      	uxtb	r2, r3
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	f462 72c0 	orn	r2, r2, #384	; 0x180
 80065aa:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80065ac:	f7fd f8f4 	bl	8003798 <HAL_GetTick>
 80065b0:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80065b2:	e013      	b.n	80065dc <HAL_RTC_SetAlarm+0x176>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80065b4:	f7fd f8f0 	bl	8003798 <HAL_GetTick>
 80065b8:	4602      	mov	r2, r0
 80065ba:	69bb      	ldr	r3, [r7, #24]
 80065bc:	1ad3      	subs	r3, r2, r3
 80065be:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80065c2:	d90b      	bls.n	80065dc <HAL_RTC_SetAlarm+0x176>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	22ff      	movs	r2, #255	; 0xff
 80065ca:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	2203      	movs	r2, #3
 80065d0:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	2200      	movs	r2, #0
 80065d6:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 80065d8:	2303      	movs	r3, #3
 80065da:	e06a      	b.n	80066b2 <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	68db      	ldr	r3, [r3, #12]
 80065e2:	f003 0301 	and.w	r3, r3, #1
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d0e4      	beq.n	80065b4 <HAL_RTC_SetAlarm+0x14e>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	69fa      	ldr	r2, [r7, #28]
 80065f0:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	697a      	ldr	r2, [r7, #20]
 80065f8:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	689a      	ldr	r2, [r3, #8]
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006608:	609a      	str	r2, [r3, #8]
 800660a:	e047      	b.n	800669c <HAL_RTC_SetAlarm+0x236>
  }
  else
  {
    /* Disable the Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	689a      	ldr	r2, [r3, #8]
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800661a:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	689a      	ldr	r2, [r3, #8]
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800662a:	609a      	str	r2, [r3, #8]

    /* Clear the Alarm flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	68db      	ldr	r3, [r3, #12]
 8006632:	b2da      	uxtb	r2, r3
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	f462 7220 	orn	r2, r2, #640	; 0x280
 800663c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800663e:	f7fd f8ab 	bl	8003798 <HAL_GetTick>
 8006642:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8006644:	e013      	b.n	800666e <HAL_RTC_SetAlarm+0x208>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006646:	f7fd f8a7 	bl	8003798 <HAL_GetTick>
 800664a:	4602      	mov	r2, r0
 800664c:	69bb      	ldr	r3, [r7, #24]
 800664e:	1ad3      	subs	r3, r2, r3
 8006650:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006654:	d90b      	bls.n	800666e <HAL_RTC_SetAlarm+0x208>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	22ff      	movs	r2, #255	; 0xff
 800665c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	2203      	movs	r2, #3
 8006662:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	2200      	movs	r2, #0
 8006668:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800666a:	2303      	movs	r3, #3
 800666c:	e021      	b.n	80066b2 <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	68db      	ldr	r3, [r3, #12]
 8006674:	f003 0302 	and.w	r3, r3, #2
 8006678:	2b00      	cmp	r3, #0
 800667a:	d0e4      	beq.n	8006646 <HAL_RTC_SetAlarm+0x1e0>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	69fa      	ldr	r2, [r7, #28]
 8006682:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	697a      	ldr	r2, [r7, #20]
 800668a:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	689a      	ldr	r2, [r3, #8]
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800669a:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	22ff      	movs	r2, #255	; 0xff
 80066a2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	2201      	movs	r2, #1
 80066a8:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	2200      	movs	r2, #0
 80066ae:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 80066b0:	2300      	movs	r3, #0
}
 80066b2:	4618      	mov	r0, r3
 80066b4:	3724      	adds	r7, #36	; 0x24
 80066b6:	46bd      	mov	sp, r7
 80066b8:	bd90      	pop	{r4, r7, pc}

080066ba <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80066ba:	b580      	push	{r7, lr}
 80066bc:	b084      	sub	sp, #16
 80066be:	af00      	add	r7, sp, #0
 80066c0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80066c2:	2300      	movs	r3, #0
 80066c4:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	68da      	ldr	r2, [r3, #12]
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80066d4:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80066d6:	f7fd f85f 	bl	8003798 <HAL_GetTick>
 80066da:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80066dc:	e009      	b.n	80066f2 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80066de:	f7fd f85b 	bl	8003798 <HAL_GetTick>
 80066e2:	4602      	mov	r2, r0
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	1ad3      	subs	r3, r2, r3
 80066e8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80066ec:	d901      	bls.n	80066f2 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80066ee:	2303      	movs	r3, #3
 80066f0:	e007      	b.n	8006702 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	68db      	ldr	r3, [r3, #12]
 80066f8:	f003 0320 	and.w	r3, r3, #32
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d0ee      	beq.n	80066de <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8006700:	2300      	movs	r3, #0
}
 8006702:	4618      	mov	r0, r3
 8006704:	3710      	adds	r7, #16
 8006706:	46bd      	mov	sp, r7
 8006708:	bd80      	pop	{r7, pc}

0800670a <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800670a:	b580      	push	{r7, lr}
 800670c:	b084      	sub	sp, #16
 800670e:	af00      	add	r7, sp, #0
 8006710:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006712:	2300      	movs	r3, #0
 8006714:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8006716:	2300      	movs	r3, #0
 8006718:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	68db      	ldr	r3, [r3, #12]
 8006720:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006724:	2b00      	cmp	r3, #0
 8006726:	d122      	bne.n	800676e <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	68da      	ldr	r2, [r3, #12]
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006736:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006738:	f7fd f82e 	bl	8003798 <HAL_GetTick>
 800673c:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800673e:	e00c      	b.n	800675a <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006740:	f7fd f82a 	bl	8003798 <HAL_GetTick>
 8006744:	4602      	mov	r2, r0
 8006746:	68bb      	ldr	r3, [r7, #8]
 8006748:	1ad3      	subs	r3, r2, r3
 800674a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800674e:	d904      	bls.n	800675a <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	2204      	movs	r2, #4
 8006754:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8006756:	2301      	movs	r3, #1
 8006758:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	68db      	ldr	r3, [r3, #12]
 8006760:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006764:	2b00      	cmp	r3, #0
 8006766:	d102      	bne.n	800676e <RTC_EnterInitMode+0x64>
 8006768:	7bfb      	ldrb	r3, [r7, #15]
 800676a:	2b01      	cmp	r3, #1
 800676c:	d1e8      	bne.n	8006740 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800676e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006770:	4618      	mov	r0, r3
 8006772:	3710      	adds	r7, #16
 8006774:	46bd      	mov	sp, r7
 8006776:	bd80      	pop	{r7, pc}

08006778 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8006778:	b580      	push	{r7, lr}
 800677a:	b084      	sub	sp, #16
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006780:	2300      	movs	r3, #0
 8006782:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	68da      	ldr	r2, [r3, #12]
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006792:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	689b      	ldr	r3, [r3, #8]
 800679a:	f003 0320 	and.w	r3, r3, #32
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d10a      	bne.n	80067b8 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80067a2:	6878      	ldr	r0, [r7, #4]
 80067a4:	f7ff ff89 	bl	80066ba <HAL_RTC_WaitForSynchro>
 80067a8:	4603      	mov	r3, r0
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d004      	beq.n	80067b8 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	2204      	movs	r2, #4
 80067b2:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 80067b4:	2301      	movs	r3, #1
 80067b6:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80067b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80067ba:	4618      	mov	r0, r3
 80067bc:	3710      	adds	r7, #16
 80067be:	46bd      	mov	sp, r7
 80067c0:	bd80      	pop	{r7, pc}

080067c2 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 80067c2:	b480      	push	{r7}
 80067c4:	b085      	sub	sp, #20
 80067c6:	af00      	add	r7, sp, #0
 80067c8:	4603      	mov	r3, r0
 80067ca:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 80067cc:	2300      	movs	r3, #0
 80067ce:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 80067d0:	e005      	b.n	80067de <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80067d2:	7bfb      	ldrb	r3, [r7, #15]
 80067d4:	3301      	adds	r3, #1
 80067d6:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 80067d8:	79fb      	ldrb	r3, [r7, #7]
 80067da:	3b0a      	subs	r3, #10
 80067dc:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 80067de:	79fb      	ldrb	r3, [r7, #7]
 80067e0:	2b09      	cmp	r3, #9
 80067e2:	d8f6      	bhi.n	80067d2 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 80067e4:	7bfb      	ldrb	r3, [r7, #15]
 80067e6:	011b      	lsls	r3, r3, #4
 80067e8:	b2da      	uxtb	r2, r3
 80067ea:	79fb      	ldrb	r3, [r7, #7]
 80067ec:	4313      	orrs	r3, r2
 80067ee:	b2db      	uxtb	r3, r3
}
 80067f0:	4618      	mov	r0, r3
 80067f2:	3714      	adds	r7, #20
 80067f4:	46bd      	mov	sp, r7
 80067f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067fa:	4770      	bx	lr

080067fc <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 80067fc:	b480      	push	{r7}
 80067fe:	b085      	sub	sp, #20
 8006800:	af00      	add	r7, sp, #0
 8006802:	4603      	mov	r3, r0
 8006804:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 8006806:	2300      	movs	r3, #0
 8006808:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 800680a:	79fb      	ldrb	r3, [r7, #7]
 800680c:	091b      	lsrs	r3, r3, #4
 800680e:	b2db      	uxtb	r3, r3
 8006810:	461a      	mov	r2, r3
 8006812:	0092      	lsls	r2, r2, #2
 8006814:	4413      	add	r3, r2
 8006816:	005b      	lsls	r3, r3, #1
 8006818:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 800681a:	79fb      	ldrb	r3, [r7, #7]
 800681c:	f003 030f 	and.w	r3, r3, #15
 8006820:	b2da      	uxtb	r2, r3
 8006822:	7bfb      	ldrb	r3, [r7, #15]
 8006824:	4413      	add	r3, r2
 8006826:	b2db      	uxtb	r3, r3
}
 8006828:	4618      	mov	r0, r3
 800682a:	3714      	adds	r7, #20
 800682c:	46bd      	mov	sp, r7
 800682e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006832:	4770      	bx	lr

08006834 <HAL_RTCEx_BKUPWrite>:
  *                                 to specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8006834:	b480      	push	{r7}
 8006836:	b087      	sub	sp, #28
 8006838:	af00      	add	r7, sp, #0
 800683a:	60f8      	str	r0, [r7, #12]
 800683c:	60b9      	str	r1, [r7, #8]
 800683e:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8006840:	2300      	movs	r3, #0
 8006842:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (hrtc->Instance->BKP0R);
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	3350      	adds	r3, #80	; 0x50
 800684a:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 800684c:	68bb      	ldr	r3, [r7, #8]
 800684e:	009b      	lsls	r3, r3, #2
 8006850:	697a      	ldr	r2, [r7, #20]
 8006852:	4413      	add	r3, r2
 8006854:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8006856:	697b      	ldr	r3, [r7, #20]
 8006858:	687a      	ldr	r2, [r7, #4]
 800685a:	601a      	str	r2, [r3, #0]
}
 800685c:	bf00      	nop
 800685e:	371c      	adds	r7, #28
 8006860:	46bd      	mov	sp, r7
 8006862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006866:	4770      	bx	lr

08006868 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx (where x can be from 0 to 19)
  *                                 to specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8006868:	b480      	push	{r7}
 800686a:	b085      	sub	sp, #20
 800686c:	af00      	add	r7, sp, #0
 800686e:	6078      	str	r0, [r7, #4]
 8006870:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 8006872:	2300      	movs	r3, #0
 8006874:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (hrtc->Instance->BKP0R);
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	3350      	adds	r3, #80	; 0x50
 800687c:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 800687e:	683b      	ldr	r3, [r7, #0]
 8006880:	009b      	lsls	r3, r3, #2
 8006882:	68fa      	ldr	r2, [r7, #12]
 8006884:	4413      	add	r3, r2
 8006886:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	681b      	ldr	r3, [r3, #0]
}
 800688c:	4618      	mov	r0, r3
 800688e:	3714      	adds	r7, #20
 8006890:	46bd      	mov	sp, r7
 8006892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006896:	4770      	bx	lr

08006898 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006898:	b580      	push	{r7, lr}
 800689a:	b082      	sub	sp, #8
 800689c:	af00      	add	r7, sp, #0
 800689e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d101      	bne.n	80068aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80068a6:	2301      	movs	r3, #1
 80068a8:	e041      	b.n	800692e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80068b0:	b2db      	uxtb	r3, r3
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d106      	bne.n	80068c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	2200      	movs	r2, #0
 80068ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80068be:	6878      	ldr	r0, [r7, #4]
 80068c0:	f7fc fca6 	bl	8003210 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	2202      	movs	r2, #2
 80068c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681a      	ldr	r2, [r3, #0]
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	3304      	adds	r3, #4
 80068d4:	4619      	mov	r1, r3
 80068d6:	4610      	mov	r0, r2
 80068d8:	f000 fd6a 	bl	80073b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2201      	movs	r2, #1
 80068e0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	2201      	movs	r2, #1
 80068e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	2201      	movs	r2, #1
 80068f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	2201      	movs	r2, #1
 80068f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	2201      	movs	r2, #1
 8006900:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	2201      	movs	r2, #1
 8006908:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	2201      	movs	r2, #1
 8006910:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	2201      	movs	r2, #1
 8006918:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	2201      	movs	r2, #1
 8006920:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2201      	movs	r2, #1
 8006928:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800692c:	2300      	movs	r3, #0
}
 800692e:	4618      	mov	r0, r3
 8006930:	3708      	adds	r7, #8
 8006932:	46bd      	mov	sp, r7
 8006934:	bd80      	pop	{r7, pc}
	...

08006938 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006938:	b480      	push	{r7}
 800693a:	b085      	sub	sp, #20
 800693c:	af00      	add	r7, sp, #0
 800693e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006946:	b2db      	uxtb	r3, r3
 8006948:	2b01      	cmp	r3, #1
 800694a:	d001      	beq.n	8006950 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800694c:	2301      	movs	r3, #1
 800694e:	e044      	b.n	80069da <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	2202      	movs	r2, #2
 8006954:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	68da      	ldr	r2, [r3, #12]
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	f042 0201 	orr.w	r2, r2, #1
 8006966:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	4a1e      	ldr	r2, [pc, #120]	; (80069e8 <HAL_TIM_Base_Start_IT+0xb0>)
 800696e:	4293      	cmp	r3, r2
 8006970:	d018      	beq.n	80069a4 <HAL_TIM_Base_Start_IT+0x6c>
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800697a:	d013      	beq.n	80069a4 <HAL_TIM_Base_Start_IT+0x6c>
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	4a1a      	ldr	r2, [pc, #104]	; (80069ec <HAL_TIM_Base_Start_IT+0xb4>)
 8006982:	4293      	cmp	r3, r2
 8006984:	d00e      	beq.n	80069a4 <HAL_TIM_Base_Start_IT+0x6c>
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	4a19      	ldr	r2, [pc, #100]	; (80069f0 <HAL_TIM_Base_Start_IT+0xb8>)
 800698c:	4293      	cmp	r3, r2
 800698e:	d009      	beq.n	80069a4 <HAL_TIM_Base_Start_IT+0x6c>
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	4a17      	ldr	r2, [pc, #92]	; (80069f4 <HAL_TIM_Base_Start_IT+0xbc>)
 8006996:	4293      	cmp	r3, r2
 8006998:	d004      	beq.n	80069a4 <HAL_TIM_Base_Start_IT+0x6c>
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	4a16      	ldr	r2, [pc, #88]	; (80069f8 <HAL_TIM_Base_Start_IT+0xc0>)
 80069a0:	4293      	cmp	r3, r2
 80069a2:	d111      	bne.n	80069c8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	689b      	ldr	r3, [r3, #8]
 80069aa:	f003 0307 	and.w	r3, r3, #7
 80069ae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	2b06      	cmp	r3, #6
 80069b4:	d010      	beq.n	80069d8 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	681a      	ldr	r2, [r3, #0]
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f042 0201 	orr.w	r2, r2, #1
 80069c4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80069c6:	e007      	b.n	80069d8 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	681a      	ldr	r2, [r3, #0]
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	f042 0201 	orr.w	r2, r2, #1
 80069d6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80069d8:	2300      	movs	r3, #0
}
 80069da:	4618      	mov	r0, r3
 80069dc:	3714      	adds	r7, #20
 80069de:	46bd      	mov	sp, r7
 80069e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e4:	4770      	bx	lr
 80069e6:	bf00      	nop
 80069e8:	40010000 	.word	0x40010000
 80069ec:	40000400 	.word	0x40000400
 80069f0:	40000800 	.word	0x40000800
 80069f4:	40000c00 	.word	0x40000c00
 80069f8:	40014000 	.word	0x40014000

080069fc <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80069fc:	b480      	push	{r7}
 80069fe:	b083      	sub	sp, #12
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	68da      	ldr	r2, [r3, #12]
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	f022 0201 	bic.w	r2, r2, #1
 8006a12:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	6a1a      	ldr	r2, [r3, #32]
 8006a1a:	f241 1311 	movw	r3, #4369	; 0x1111
 8006a1e:	4013      	ands	r3, r2
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d10f      	bne.n	8006a44 <HAL_TIM_Base_Stop_IT+0x48>
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	6a1a      	ldr	r2, [r3, #32]
 8006a2a:	f240 4344 	movw	r3, #1092	; 0x444
 8006a2e:	4013      	ands	r3, r2
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d107      	bne.n	8006a44 <HAL_TIM_Base_Stop_IT+0x48>
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	681a      	ldr	r2, [r3, #0]
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	f022 0201 	bic.w	r2, r2, #1
 8006a42:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	2201      	movs	r2, #1
 8006a48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8006a4c:	2300      	movs	r3, #0
}
 8006a4e:	4618      	mov	r0, r3
 8006a50:	370c      	adds	r7, #12
 8006a52:	46bd      	mov	sp, r7
 8006a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a58:	4770      	bx	lr

08006a5a <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006a5a:	b580      	push	{r7, lr}
 8006a5c:	b082      	sub	sp, #8
 8006a5e:	af00      	add	r7, sp, #0
 8006a60:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d101      	bne.n	8006a6c <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8006a68:	2301      	movs	r3, #1
 8006a6a:	e041      	b.n	8006af0 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a72:	b2db      	uxtb	r3, r3
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d106      	bne.n	8006a86 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	2200      	movs	r2, #0
 8006a7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006a80:	6878      	ldr	r0, [r7, #4]
 8006a82:	f000 f839 	bl	8006af8 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	2202      	movs	r2, #2
 8006a8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681a      	ldr	r2, [r3, #0]
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	3304      	adds	r3, #4
 8006a96:	4619      	mov	r1, r3
 8006a98:	4610      	mov	r0, r2
 8006a9a:	f000 fc89 	bl	80073b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	2201      	movs	r2, #1
 8006aa2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	2201      	movs	r2, #1
 8006aaa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	2201      	movs	r2, #1
 8006ab2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	2201      	movs	r2, #1
 8006aba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	2201      	movs	r2, #1
 8006ac2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	2201      	movs	r2, #1
 8006aca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	2201      	movs	r2, #1
 8006ad2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	2201      	movs	r2, #1
 8006ada:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	2201      	movs	r2, #1
 8006ae2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	2201      	movs	r2, #1
 8006aea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006aee:	2300      	movs	r3, #0
}
 8006af0:	4618      	mov	r0, r3
 8006af2:	3708      	adds	r7, #8
 8006af4:	46bd      	mov	sp, r7
 8006af6:	bd80      	pop	{r7, pc}

08006af8 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8006af8:	b480      	push	{r7}
 8006afa:	b083      	sub	sp, #12
 8006afc:	af00      	add	r7, sp, #0
 8006afe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8006b00:	bf00      	nop
 8006b02:	370c      	adds	r7, #12
 8006b04:	46bd      	mov	sp, r7
 8006b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b0a:	4770      	bx	lr

08006b0c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006b0c:	b580      	push	{r7, lr}
 8006b0e:	b084      	sub	sp, #16
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	6078      	str	r0, [r7, #4]
 8006b14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006b16:	2300      	movs	r3, #0
 8006b18:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8006b1a:	683b      	ldr	r3, [r7, #0]
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d104      	bne.n	8006b2a <HAL_TIM_IC_Start_IT+0x1e>
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006b26:	b2db      	uxtb	r3, r3
 8006b28:	e013      	b.n	8006b52 <HAL_TIM_IC_Start_IT+0x46>
 8006b2a:	683b      	ldr	r3, [r7, #0]
 8006b2c:	2b04      	cmp	r3, #4
 8006b2e:	d104      	bne.n	8006b3a <HAL_TIM_IC_Start_IT+0x2e>
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006b36:	b2db      	uxtb	r3, r3
 8006b38:	e00b      	b.n	8006b52 <HAL_TIM_IC_Start_IT+0x46>
 8006b3a:	683b      	ldr	r3, [r7, #0]
 8006b3c:	2b08      	cmp	r3, #8
 8006b3e:	d104      	bne.n	8006b4a <HAL_TIM_IC_Start_IT+0x3e>
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006b46:	b2db      	uxtb	r3, r3
 8006b48:	e003      	b.n	8006b52 <HAL_TIM_IC_Start_IT+0x46>
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006b50:	b2db      	uxtb	r3, r3
 8006b52:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d104      	bne.n	8006b64 <HAL_TIM_IC_Start_IT+0x58>
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006b60:	b2db      	uxtb	r3, r3
 8006b62:	e013      	b.n	8006b8c <HAL_TIM_IC_Start_IT+0x80>
 8006b64:	683b      	ldr	r3, [r7, #0]
 8006b66:	2b04      	cmp	r3, #4
 8006b68:	d104      	bne.n	8006b74 <HAL_TIM_IC_Start_IT+0x68>
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006b70:	b2db      	uxtb	r3, r3
 8006b72:	e00b      	b.n	8006b8c <HAL_TIM_IC_Start_IT+0x80>
 8006b74:	683b      	ldr	r3, [r7, #0]
 8006b76:	2b08      	cmp	r3, #8
 8006b78:	d104      	bne.n	8006b84 <HAL_TIM_IC_Start_IT+0x78>
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006b80:	b2db      	uxtb	r3, r3
 8006b82:	e003      	b.n	8006b8c <HAL_TIM_IC_Start_IT+0x80>
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006b8a:	b2db      	uxtb	r3, r3
 8006b8c:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8006b8e:	7bbb      	ldrb	r3, [r7, #14]
 8006b90:	2b01      	cmp	r3, #1
 8006b92:	d102      	bne.n	8006b9a <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8006b94:	7b7b      	ldrb	r3, [r7, #13]
 8006b96:	2b01      	cmp	r3, #1
 8006b98:	d001      	beq.n	8006b9e <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8006b9a:	2301      	movs	r3, #1
 8006b9c:	e0c2      	b.n	8006d24 <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b9e:	683b      	ldr	r3, [r7, #0]
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d104      	bne.n	8006bae <HAL_TIM_IC_Start_IT+0xa2>
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	2202      	movs	r2, #2
 8006ba8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006bac:	e013      	b.n	8006bd6 <HAL_TIM_IC_Start_IT+0xca>
 8006bae:	683b      	ldr	r3, [r7, #0]
 8006bb0:	2b04      	cmp	r3, #4
 8006bb2:	d104      	bne.n	8006bbe <HAL_TIM_IC_Start_IT+0xb2>
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	2202      	movs	r2, #2
 8006bb8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006bbc:	e00b      	b.n	8006bd6 <HAL_TIM_IC_Start_IT+0xca>
 8006bbe:	683b      	ldr	r3, [r7, #0]
 8006bc0:	2b08      	cmp	r3, #8
 8006bc2:	d104      	bne.n	8006bce <HAL_TIM_IC_Start_IT+0xc2>
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	2202      	movs	r2, #2
 8006bc8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006bcc:	e003      	b.n	8006bd6 <HAL_TIM_IC_Start_IT+0xca>
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	2202      	movs	r2, #2
 8006bd2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006bd6:	683b      	ldr	r3, [r7, #0]
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d104      	bne.n	8006be6 <HAL_TIM_IC_Start_IT+0xda>
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	2202      	movs	r2, #2
 8006be0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006be4:	e013      	b.n	8006c0e <HAL_TIM_IC_Start_IT+0x102>
 8006be6:	683b      	ldr	r3, [r7, #0]
 8006be8:	2b04      	cmp	r3, #4
 8006bea:	d104      	bne.n	8006bf6 <HAL_TIM_IC_Start_IT+0xea>
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	2202      	movs	r2, #2
 8006bf0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006bf4:	e00b      	b.n	8006c0e <HAL_TIM_IC_Start_IT+0x102>
 8006bf6:	683b      	ldr	r3, [r7, #0]
 8006bf8:	2b08      	cmp	r3, #8
 8006bfa:	d104      	bne.n	8006c06 <HAL_TIM_IC_Start_IT+0xfa>
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	2202      	movs	r2, #2
 8006c00:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006c04:	e003      	b.n	8006c0e <HAL_TIM_IC_Start_IT+0x102>
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	2202      	movs	r2, #2
 8006c0a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 8006c0e:	683b      	ldr	r3, [r7, #0]
 8006c10:	2b0c      	cmp	r3, #12
 8006c12:	d841      	bhi.n	8006c98 <HAL_TIM_IC_Start_IT+0x18c>
 8006c14:	a201      	add	r2, pc, #4	; (adr r2, 8006c1c <HAL_TIM_IC_Start_IT+0x110>)
 8006c16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c1a:	bf00      	nop
 8006c1c:	08006c51 	.word	0x08006c51
 8006c20:	08006c99 	.word	0x08006c99
 8006c24:	08006c99 	.word	0x08006c99
 8006c28:	08006c99 	.word	0x08006c99
 8006c2c:	08006c63 	.word	0x08006c63
 8006c30:	08006c99 	.word	0x08006c99
 8006c34:	08006c99 	.word	0x08006c99
 8006c38:	08006c99 	.word	0x08006c99
 8006c3c:	08006c75 	.word	0x08006c75
 8006c40:	08006c99 	.word	0x08006c99
 8006c44:	08006c99 	.word	0x08006c99
 8006c48:	08006c99 	.word	0x08006c99
 8006c4c:	08006c87 	.word	0x08006c87
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	68da      	ldr	r2, [r3, #12]
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	f042 0202 	orr.w	r2, r2, #2
 8006c5e:	60da      	str	r2, [r3, #12]
      break;
 8006c60:	e01d      	b.n	8006c9e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	68da      	ldr	r2, [r3, #12]
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f042 0204 	orr.w	r2, r2, #4
 8006c70:	60da      	str	r2, [r3, #12]
      break;
 8006c72:	e014      	b.n	8006c9e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	68da      	ldr	r2, [r3, #12]
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	f042 0208 	orr.w	r2, r2, #8
 8006c82:	60da      	str	r2, [r3, #12]
      break;
 8006c84:	e00b      	b.n	8006c9e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	68da      	ldr	r2, [r3, #12]
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	f042 0210 	orr.w	r2, r2, #16
 8006c94:	60da      	str	r2, [r3, #12]
      break;
 8006c96:	e002      	b.n	8006c9e <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8006c98:	2301      	movs	r3, #1
 8006c9a:	73fb      	strb	r3, [r7, #15]
      break;
 8006c9c:	bf00      	nop
  }

  if (status == HAL_OK)
 8006c9e:	7bfb      	ldrb	r3, [r7, #15]
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d13e      	bne.n	8006d22 <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	2201      	movs	r2, #1
 8006caa:	6839      	ldr	r1, [r7, #0]
 8006cac:	4618      	mov	r0, r3
 8006cae:	f000 fdb7 	bl	8007820 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	4a1d      	ldr	r2, [pc, #116]	; (8006d2c <HAL_TIM_IC_Start_IT+0x220>)
 8006cb8:	4293      	cmp	r3, r2
 8006cba:	d018      	beq.n	8006cee <HAL_TIM_IC_Start_IT+0x1e2>
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006cc4:	d013      	beq.n	8006cee <HAL_TIM_IC_Start_IT+0x1e2>
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	4a19      	ldr	r2, [pc, #100]	; (8006d30 <HAL_TIM_IC_Start_IT+0x224>)
 8006ccc:	4293      	cmp	r3, r2
 8006cce:	d00e      	beq.n	8006cee <HAL_TIM_IC_Start_IT+0x1e2>
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	4a17      	ldr	r2, [pc, #92]	; (8006d34 <HAL_TIM_IC_Start_IT+0x228>)
 8006cd6:	4293      	cmp	r3, r2
 8006cd8:	d009      	beq.n	8006cee <HAL_TIM_IC_Start_IT+0x1e2>
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	4a16      	ldr	r2, [pc, #88]	; (8006d38 <HAL_TIM_IC_Start_IT+0x22c>)
 8006ce0:	4293      	cmp	r3, r2
 8006ce2:	d004      	beq.n	8006cee <HAL_TIM_IC_Start_IT+0x1e2>
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	4a14      	ldr	r2, [pc, #80]	; (8006d3c <HAL_TIM_IC_Start_IT+0x230>)
 8006cea:	4293      	cmp	r3, r2
 8006cec:	d111      	bne.n	8006d12 <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	689b      	ldr	r3, [r3, #8]
 8006cf4:	f003 0307 	and.w	r3, r3, #7
 8006cf8:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006cfa:	68bb      	ldr	r3, [r7, #8]
 8006cfc:	2b06      	cmp	r3, #6
 8006cfe:	d010      	beq.n	8006d22 <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	681a      	ldr	r2, [r3, #0]
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	f042 0201 	orr.w	r2, r2, #1
 8006d0e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d10:	e007      	b.n	8006d22 <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	681a      	ldr	r2, [r3, #0]
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	f042 0201 	orr.w	r2, r2, #1
 8006d20:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8006d22:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d24:	4618      	mov	r0, r3
 8006d26:	3710      	adds	r7, #16
 8006d28:	46bd      	mov	sp, r7
 8006d2a:	bd80      	pop	{r7, pc}
 8006d2c:	40010000 	.word	0x40010000
 8006d30:	40000400 	.word	0x40000400
 8006d34:	40000800 	.word	0x40000800
 8006d38:	40000c00 	.word	0x40000c00
 8006d3c:	40014000 	.word	0x40014000

08006d40 <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006d40:	b580      	push	{r7, lr}
 8006d42:	b084      	sub	sp, #16
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
 8006d48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006d4a:	2300      	movs	r3, #0
 8006d4c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8006d4e:	683b      	ldr	r3, [r7, #0]
 8006d50:	2b0c      	cmp	r3, #12
 8006d52:	d841      	bhi.n	8006dd8 <HAL_TIM_IC_Stop_IT+0x98>
 8006d54:	a201      	add	r2, pc, #4	; (adr r2, 8006d5c <HAL_TIM_IC_Stop_IT+0x1c>)
 8006d56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d5a:	bf00      	nop
 8006d5c:	08006d91 	.word	0x08006d91
 8006d60:	08006dd9 	.word	0x08006dd9
 8006d64:	08006dd9 	.word	0x08006dd9
 8006d68:	08006dd9 	.word	0x08006dd9
 8006d6c:	08006da3 	.word	0x08006da3
 8006d70:	08006dd9 	.word	0x08006dd9
 8006d74:	08006dd9 	.word	0x08006dd9
 8006d78:	08006dd9 	.word	0x08006dd9
 8006d7c:	08006db5 	.word	0x08006db5
 8006d80:	08006dd9 	.word	0x08006dd9
 8006d84:	08006dd9 	.word	0x08006dd9
 8006d88:	08006dd9 	.word	0x08006dd9
 8006d8c:	08006dc7 	.word	0x08006dc7
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	68da      	ldr	r2, [r3, #12]
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	f022 0202 	bic.w	r2, r2, #2
 8006d9e:	60da      	str	r2, [r3, #12]
      break;
 8006da0:	e01d      	b.n	8006dde <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	68da      	ldr	r2, [r3, #12]
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	f022 0204 	bic.w	r2, r2, #4
 8006db0:	60da      	str	r2, [r3, #12]
      break;
 8006db2:	e014      	b.n	8006dde <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	68da      	ldr	r2, [r3, #12]
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	f022 0208 	bic.w	r2, r2, #8
 8006dc2:	60da      	str	r2, [r3, #12]
      break;
 8006dc4:	e00b      	b.n	8006dde <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	68da      	ldr	r2, [r3, #12]
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	f022 0210 	bic.w	r2, r2, #16
 8006dd4:	60da      	str	r2, [r3, #12]
      break;
 8006dd6:	e002      	b.n	8006dde <HAL_TIM_IC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8006dd8:	2301      	movs	r3, #1
 8006dda:	73fb      	strb	r3, [r7, #15]
      break;
 8006ddc:	bf00      	nop
  }

  if (status == HAL_OK)
 8006dde:	7bfb      	ldrb	r3, [r7, #15]
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d156      	bne.n	8006e92 <HAL_TIM_IC_Stop_IT+0x152>
  {
    /* Disable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	2200      	movs	r2, #0
 8006dea:	6839      	ldr	r1, [r7, #0]
 8006dec:	4618      	mov	r0, r3
 8006dee:	f000 fd17 	bl	8007820 <TIM_CCxChannelCmd>

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	6a1a      	ldr	r2, [r3, #32]
 8006df8:	f241 1311 	movw	r3, #4369	; 0x1111
 8006dfc:	4013      	ands	r3, r2
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d10f      	bne.n	8006e22 <HAL_TIM_IC_Stop_IT+0xe2>
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	6a1a      	ldr	r2, [r3, #32]
 8006e08:	f240 4344 	movw	r3, #1092	; 0x444
 8006e0c:	4013      	ands	r3, r2
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d107      	bne.n	8006e22 <HAL_TIM_IC_Stop_IT+0xe2>
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	681a      	ldr	r2, [r3, #0]
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	f022 0201 	bic.w	r2, r2, #1
 8006e20:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006e22:	683b      	ldr	r3, [r7, #0]
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d104      	bne.n	8006e32 <HAL_TIM_IC_Stop_IT+0xf2>
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	2201      	movs	r2, #1
 8006e2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006e30:	e013      	b.n	8006e5a <HAL_TIM_IC_Stop_IT+0x11a>
 8006e32:	683b      	ldr	r3, [r7, #0]
 8006e34:	2b04      	cmp	r3, #4
 8006e36:	d104      	bne.n	8006e42 <HAL_TIM_IC_Stop_IT+0x102>
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	2201      	movs	r2, #1
 8006e3c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006e40:	e00b      	b.n	8006e5a <HAL_TIM_IC_Stop_IT+0x11a>
 8006e42:	683b      	ldr	r3, [r7, #0]
 8006e44:	2b08      	cmp	r3, #8
 8006e46:	d104      	bne.n	8006e52 <HAL_TIM_IC_Stop_IT+0x112>
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	2201      	movs	r2, #1
 8006e4c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006e50:	e003      	b.n	8006e5a <HAL_TIM_IC_Stop_IT+0x11a>
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	2201      	movs	r2, #1
 8006e56:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006e5a:	683b      	ldr	r3, [r7, #0]
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d104      	bne.n	8006e6a <HAL_TIM_IC_Stop_IT+0x12a>
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2201      	movs	r2, #1
 8006e64:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006e68:	e013      	b.n	8006e92 <HAL_TIM_IC_Stop_IT+0x152>
 8006e6a:	683b      	ldr	r3, [r7, #0]
 8006e6c:	2b04      	cmp	r3, #4
 8006e6e:	d104      	bne.n	8006e7a <HAL_TIM_IC_Stop_IT+0x13a>
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2201      	movs	r2, #1
 8006e74:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006e78:	e00b      	b.n	8006e92 <HAL_TIM_IC_Stop_IT+0x152>
 8006e7a:	683b      	ldr	r3, [r7, #0]
 8006e7c:	2b08      	cmp	r3, #8
 8006e7e:	d104      	bne.n	8006e8a <HAL_TIM_IC_Stop_IT+0x14a>
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2201      	movs	r2, #1
 8006e84:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006e88:	e003      	b.n	8006e92 <HAL_TIM_IC_Stop_IT+0x152>
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	2201      	movs	r2, #1
 8006e8e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }

  /* Return function status */
  return status;
 8006e92:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e94:	4618      	mov	r0, r3
 8006e96:	3710      	adds	r7, #16
 8006e98:	46bd      	mov	sp, r7
 8006e9a:	bd80      	pop	{r7, pc}

08006e9c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006e9c:	b580      	push	{r7, lr}
 8006e9e:	b082      	sub	sp, #8
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	691b      	ldr	r3, [r3, #16]
 8006eaa:	f003 0302 	and.w	r3, r3, #2
 8006eae:	2b02      	cmp	r3, #2
 8006eb0:	d122      	bne.n	8006ef8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	68db      	ldr	r3, [r3, #12]
 8006eb8:	f003 0302 	and.w	r3, r3, #2
 8006ebc:	2b02      	cmp	r3, #2
 8006ebe:	d11b      	bne.n	8006ef8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	f06f 0202 	mvn.w	r2, #2
 8006ec8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	2201      	movs	r2, #1
 8006ece:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	699b      	ldr	r3, [r3, #24]
 8006ed6:	f003 0303 	and.w	r3, r3, #3
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d003      	beq.n	8006ee6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006ede:	6878      	ldr	r0, [r7, #4]
 8006ee0:	f7fa f874 	bl	8000fcc <HAL_TIM_IC_CaptureCallback>
 8006ee4:	e005      	b.n	8006ef2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ee6:	6878      	ldr	r0, [r7, #4]
 8006ee8:	f000 fa43 	bl	8007372 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006eec:	6878      	ldr	r0, [r7, #4]
 8006eee:	f000 fa4a 	bl	8007386 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	2200      	movs	r2, #0
 8006ef6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	691b      	ldr	r3, [r3, #16]
 8006efe:	f003 0304 	and.w	r3, r3, #4
 8006f02:	2b04      	cmp	r3, #4
 8006f04:	d122      	bne.n	8006f4c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	68db      	ldr	r3, [r3, #12]
 8006f0c:	f003 0304 	and.w	r3, r3, #4
 8006f10:	2b04      	cmp	r3, #4
 8006f12:	d11b      	bne.n	8006f4c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	f06f 0204 	mvn.w	r2, #4
 8006f1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	2202      	movs	r2, #2
 8006f22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	699b      	ldr	r3, [r3, #24]
 8006f2a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d003      	beq.n	8006f3a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006f32:	6878      	ldr	r0, [r7, #4]
 8006f34:	f7fa f84a 	bl	8000fcc <HAL_TIM_IC_CaptureCallback>
 8006f38:	e005      	b.n	8006f46 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f3a:	6878      	ldr	r0, [r7, #4]
 8006f3c:	f000 fa19 	bl	8007372 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f40:	6878      	ldr	r0, [r7, #4]
 8006f42:	f000 fa20 	bl	8007386 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	2200      	movs	r2, #0
 8006f4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	691b      	ldr	r3, [r3, #16]
 8006f52:	f003 0308 	and.w	r3, r3, #8
 8006f56:	2b08      	cmp	r3, #8
 8006f58:	d122      	bne.n	8006fa0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	68db      	ldr	r3, [r3, #12]
 8006f60:	f003 0308 	and.w	r3, r3, #8
 8006f64:	2b08      	cmp	r3, #8
 8006f66:	d11b      	bne.n	8006fa0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	f06f 0208 	mvn.w	r2, #8
 8006f70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	2204      	movs	r2, #4
 8006f76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	69db      	ldr	r3, [r3, #28]
 8006f7e:	f003 0303 	and.w	r3, r3, #3
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d003      	beq.n	8006f8e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006f86:	6878      	ldr	r0, [r7, #4]
 8006f88:	f7fa f820 	bl	8000fcc <HAL_TIM_IC_CaptureCallback>
 8006f8c:	e005      	b.n	8006f9a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f8e:	6878      	ldr	r0, [r7, #4]
 8006f90:	f000 f9ef 	bl	8007372 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f94:	6878      	ldr	r0, [r7, #4]
 8006f96:	f000 f9f6 	bl	8007386 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	2200      	movs	r2, #0
 8006f9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	691b      	ldr	r3, [r3, #16]
 8006fa6:	f003 0310 	and.w	r3, r3, #16
 8006faa:	2b10      	cmp	r3, #16
 8006fac:	d122      	bne.n	8006ff4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	68db      	ldr	r3, [r3, #12]
 8006fb4:	f003 0310 	and.w	r3, r3, #16
 8006fb8:	2b10      	cmp	r3, #16
 8006fba:	d11b      	bne.n	8006ff4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	f06f 0210 	mvn.w	r2, #16
 8006fc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	2208      	movs	r2, #8
 8006fca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	69db      	ldr	r3, [r3, #28]
 8006fd2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d003      	beq.n	8006fe2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006fda:	6878      	ldr	r0, [r7, #4]
 8006fdc:	f7f9 fff6 	bl	8000fcc <HAL_TIM_IC_CaptureCallback>
 8006fe0:	e005      	b.n	8006fee <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006fe2:	6878      	ldr	r0, [r7, #4]
 8006fe4:	f000 f9c5 	bl	8007372 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006fe8:	6878      	ldr	r0, [r7, #4]
 8006fea:	f000 f9cc 	bl	8007386 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	2200      	movs	r2, #0
 8006ff2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	691b      	ldr	r3, [r3, #16]
 8006ffa:	f003 0301 	and.w	r3, r3, #1
 8006ffe:	2b01      	cmp	r3, #1
 8007000:	d10e      	bne.n	8007020 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	68db      	ldr	r3, [r3, #12]
 8007008:	f003 0301 	and.w	r3, r3, #1
 800700c:	2b01      	cmp	r3, #1
 800700e:	d107      	bne.n	8007020 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	f06f 0201 	mvn.w	r2, #1
 8007018:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800701a:	6878      	ldr	r0, [r7, #4]
 800701c:	f7fb fb1e 	bl	800265c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	691b      	ldr	r3, [r3, #16]
 8007026:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800702a:	2b80      	cmp	r3, #128	; 0x80
 800702c:	d10e      	bne.n	800704c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	68db      	ldr	r3, [r3, #12]
 8007034:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007038:	2b80      	cmp	r3, #128	; 0x80
 800703a:	d107      	bne.n	800704c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007044:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007046:	6878      	ldr	r0, [r7, #4]
 8007048:	f000 fc88 	bl	800795c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	691b      	ldr	r3, [r3, #16]
 8007052:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007056:	2b40      	cmp	r3, #64	; 0x40
 8007058:	d10e      	bne.n	8007078 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	68db      	ldr	r3, [r3, #12]
 8007060:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007064:	2b40      	cmp	r3, #64	; 0x40
 8007066:	d107      	bne.n	8007078 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007070:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007072:	6878      	ldr	r0, [r7, #4]
 8007074:	f000 f991 	bl	800739a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	691b      	ldr	r3, [r3, #16]
 800707e:	f003 0320 	and.w	r3, r3, #32
 8007082:	2b20      	cmp	r3, #32
 8007084:	d10e      	bne.n	80070a4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	68db      	ldr	r3, [r3, #12]
 800708c:	f003 0320 	and.w	r3, r3, #32
 8007090:	2b20      	cmp	r3, #32
 8007092:	d107      	bne.n	80070a4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	f06f 0220 	mvn.w	r2, #32
 800709c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800709e:	6878      	ldr	r0, [r7, #4]
 80070a0:	f000 fc52 	bl	8007948 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80070a4:	bf00      	nop
 80070a6:	3708      	adds	r7, #8
 80070a8:	46bd      	mov	sp, r7
 80070aa:	bd80      	pop	{r7, pc}

080070ac <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80070ac:	b580      	push	{r7, lr}
 80070ae:	b086      	sub	sp, #24
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	60f8      	str	r0, [r7, #12]
 80070b4:	60b9      	str	r1, [r7, #8]
 80070b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80070b8:	2300      	movs	r3, #0
 80070ba:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80070c2:	2b01      	cmp	r3, #1
 80070c4:	d101      	bne.n	80070ca <HAL_TIM_IC_ConfigChannel+0x1e>
 80070c6:	2302      	movs	r3, #2
 80070c8:	e088      	b.n	80071dc <HAL_TIM_IC_ConfigChannel+0x130>
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	2201      	movs	r2, #1
 80070ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d11b      	bne.n	8007110 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	6818      	ldr	r0, [r3, #0]
 80070dc:	68bb      	ldr	r3, [r7, #8]
 80070de:	6819      	ldr	r1, [r3, #0]
 80070e0:	68bb      	ldr	r3, [r7, #8]
 80070e2:	685a      	ldr	r2, [r3, #4]
 80070e4:	68bb      	ldr	r3, [r7, #8]
 80070e6:	68db      	ldr	r3, [r3, #12]
 80070e8:	f000 f9e2 	bl	80074b0 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	699a      	ldr	r2, [r3, #24]
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	f022 020c 	bic.w	r2, r2, #12
 80070fa:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	6999      	ldr	r1, [r3, #24]
 8007102:	68bb      	ldr	r3, [r7, #8]
 8007104:	689a      	ldr	r2, [r3, #8]
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	430a      	orrs	r2, r1
 800710c:	619a      	str	r2, [r3, #24]
 800710e:	e060      	b.n	80071d2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2b04      	cmp	r3, #4
 8007114:	d11c      	bne.n	8007150 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	6818      	ldr	r0, [r3, #0]
 800711a:	68bb      	ldr	r3, [r7, #8]
 800711c:	6819      	ldr	r1, [r3, #0]
 800711e:	68bb      	ldr	r3, [r7, #8]
 8007120:	685a      	ldr	r2, [r3, #4]
 8007122:	68bb      	ldr	r3, [r7, #8]
 8007124:	68db      	ldr	r3, [r3, #12]
 8007126:	f000 fa5a 	bl	80075de <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	699a      	ldr	r2, [r3, #24]
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007138:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	6999      	ldr	r1, [r3, #24]
 8007140:	68bb      	ldr	r3, [r7, #8]
 8007142:	689b      	ldr	r3, [r3, #8]
 8007144:	021a      	lsls	r2, r3, #8
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	430a      	orrs	r2, r1
 800714c:	619a      	str	r2, [r3, #24]
 800714e:	e040      	b.n	80071d2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	2b08      	cmp	r3, #8
 8007154:	d11b      	bne.n	800718e <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	6818      	ldr	r0, [r3, #0]
 800715a:	68bb      	ldr	r3, [r7, #8]
 800715c:	6819      	ldr	r1, [r3, #0]
 800715e:	68bb      	ldr	r3, [r7, #8]
 8007160:	685a      	ldr	r2, [r3, #4]
 8007162:	68bb      	ldr	r3, [r7, #8]
 8007164:	68db      	ldr	r3, [r3, #12]
 8007166:	f000 faa7 	bl	80076b8 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	69da      	ldr	r2, [r3, #28]
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	f022 020c 	bic.w	r2, r2, #12
 8007178:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	69d9      	ldr	r1, [r3, #28]
 8007180:	68bb      	ldr	r3, [r7, #8]
 8007182:	689a      	ldr	r2, [r3, #8]
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	430a      	orrs	r2, r1
 800718a:	61da      	str	r2, [r3, #28]
 800718c:	e021      	b.n	80071d2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	2b0c      	cmp	r3, #12
 8007192:	d11c      	bne.n	80071ce <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	6818      	ldr	r0, [r3, #0]
 8007198:	68bb      	ldr	r3, [r7, #8]
 800719a:	6819      	ldr	r1, [r3, #0]
 800719c:	68bb      	ldr	r3, [r7, #8]
 800719e:	685a      	ldr	r2, [r3, #4]
 80071a0:	68bb      	ldr	r3, [r7, #8]
 80071a2:	68db      	ldr	r3, [r3, #12]
 80071a4:	f000 fac4 	bl	8007730 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	69da      	ldr	r2, [r3, #28]
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80071b6:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	69d9      	ldr	r1, [r3, #28]
 80071be:	68bb      	ldr	r3, [r7, #8]
 80071c0:	689b      	ldr	r3, [r3, #8]
 80071c2:	021a      	lsls	r2, r3, #8
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	430a      	orrs	r2, r1
 80071ca:	61da      	str	r2, [r3, #28]
 80071cc:	e001      	b.n	80071d2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80071ce:	2301      	movs	r3, #1
 80071d0:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	2200      	movs	r2, #0
 80071d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80071da:	7dfb      	ldrb	r3, [r7, #23]
}
 80071dc:	4618      	mov	r0, r3
 80071de:	3718      	adds	r7, #24
 80071e0:	46bd      	mov	sp, r7
 80071e2:	bd80      	pop	{r7, pc}

080071e4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80071e4:	b580      	push	{r7, lr}
 80071e6:	b084      	sub	sp, #16
 80071e8:	af00      	add	r7, sp, #0
 80071ea:	6078      	str	r0, [r7, #4]
 80071ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80071ee:	2300      	movs	r3, #0
 80071f0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80071f8:	2b01      	cmp	r3, #1
 80071fa:	d101      	bne.n	8007200 <HAL_TIM_ConfigClockSource+0x1c>
 80071fc:	2302      	movs	r3, #2
 80071fe:	e0b4      	b.n	800736a <HAL_TIM_ConfigClockSource+0x186>
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	2201      	movs	r2, #1
 8007204:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	2202      	movs	r2, #2
 800720c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	689b      	ldr	r3, [r3, #8]
 8007216:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007218:	68bb      	ldr	r3, [r7, #8]
 800721a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800721e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007220:	68bb      	ldr	r3, [r7, #8]
 8007222:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007226:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	68ba      	ldr	r2, [r7, #8]
 800722e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007230:	683b      	ldr	r3, [r7, #0]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007238:	d03e      	beq.n	80072b8 <HAL_TIM_ConfigClockSource+0xd4>
 800723a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800723e:	f200 8087 	bhi.w	8007350 <HAL_TIM_ConfigClockSource+0x16c>
 8007242:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007246:	f000 8086 	beq.w	8007356 <HAL_TIM_ConfigClockSource+0x172>
 800724a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800724e:	d87f      	bhi.n	8007350 <HAL_TIM_ConfigClockSource+0x16c>
 8007250:	2b70      	cmp	r3, #112	; 0x70
 8007252:	d01a      	beq.n	800728a <HAL_TIM_ConfigClockSource+0xa6>
 8007254:	2b70      	cmp	r3, #112	; 0x70
 8007256:	d87b      	bhi.n	8007350 <HAL_TIM_ConfigClockSource+0x16c>
 8007258:	2b60      	cmp	r3, #96	; 0x60
 800725a:	d050      	beq.n	80072fe <HAL_TIM_ConfigClockSource+0x11a>
 800725c:	2b60      	cmp	r3, #96	; 0x60
 800725e:	d877      	bhi.n	8007350 <HAL_TIM_ConfigClockSource+0x16c>
 8007260:	2b50      	cmp	r3, #80	; 0x50
 8007262:	d03c      	beq.n	80072de <HAL_TIM_ConfigClockSource+0xfa>
 8007264:	2b50      	cmp	r3, #80	; 0x50
 8007266:	d873      	bhi.n	8007350 <HAL_TIM_ConfigClockSource+0x16c>
 8007268:	2b40      	cmp	r3, #64	; 0x40
 800726a:	d058      	beq.n	800731e <HAL_TIM_ConfigClockSource+0x13a>
 800726c:	2b40      	cmp	r3, #64	; 0x40
 800726e:	d86f      	bhi.n	8007350 <HAL_TIM_ConfigClockSource+0x16c>
 8007270:	2b30      	cmp	r3, #48	; 0x30
 8007272:	d064      	beq.n	800733e <HAL_TIM_ConfigClockSource+0x15a>
 8007274:	2b30      	cmp	r3, #48	; 0x30
 8007276:	d86b      	bhi.n	8007350 <HAL_TIM_ConfigClockSource+0x16c>
 8007278:	2b20      	cmp	r3, #32
 800727a:	d060      	beq.n	800733e <HAL_TIM_ConfigClockSource+0x15a>
 800727c:	2b20      	cmp	r3, #32
 800727e:	d867      	bhi.n	8007350 <HAL_TIM_ConfigClockSource+0x16c>
 8007280:	2b00      	cmp	r3, #0
 8007282:	d05c      	beq.n	800733e <HAL_TIM_ConfigClockSource+0x15a>
 8007284:	2b10      	cmp	r3, #16
 8007286:	d05a      	beq.n	800733e <HAL_TIM_ConfigClockSource+0x15a>
 8007288:	e062      	b.n	8007350 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	6818      	ldr	r0, [r3, #0]
 800728e:	683b      	ldr	r3, [r7, #0]
 8007290:	6899      	ldr	r1, [r3, #8]
 8007292:	683b      	ldr	r3, [r7, #0]
 8007294:	685a      	ldr	r2, [r3, #4]
 8007296:	683b      	ldr	r3, [r7, #0]
 8007298:	68db      	ldr	r3, [r3, #12]
 800729a:	f000 faa1 	bl	80077e0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	689b      	ldr	r3, [r3, #8]
 80072a4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80072a6:	68bb      	ldr	r3, [r7, #8]
 80072a8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80072ac:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	68ba      	ldr	r2, [r7, #8]
 80072b4:	609a      	str	r2, [r3, #8]
      break;
 80072b6:	e04f      	b.n	8007358 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	6818      	ldr	r0, [r3, #0]
 80072bc:	683b      	ldr	r3, [r7, #0]
 80072be:	6899      	ldr	r1, [r3, #8]
 80072c0:	683b      	ldr	r3, [r7, #0]
 80072c2:	685a      	ldr	r2, [r3, #4]
 80072c4:	683b      	ldr	r3, [r7, #0]
 80072c6:	68db      	ldr	r3, [r3, #12]
 80072c8:	f000 fa8a 	bl	80077e0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	689a      	ldr	r2, [r3, #8]
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80072da:	609a      	str	r2, [r3, #8]
      break;
 80072dc:	e03c      	b.n	8007358 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	6818      	ldr	r0, [r3, #0]
 80072e2:	683b      	ldr	r3, [r7, #0]
 80072e4:	6859      	ldr	r1, [r3, #4]
 80072e6:	683b      	ldr	r3, [r7, #0]
 80072e8:	68db      	ldr	r3, [r3, #12]
 80072ea:	461a      	mov	r2, r3
 80072ec:	f000 f948 	bl	8007580 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	2150      	movs	r1, #80	; 0x50
 80072f6:	4618      	mov	r0, r3
 80072f8:	f000 fa57 	bl	80077aa <TIM_ITRx_SetConfig>
      break;
 80072fc:	e02c      	b.n	8007358 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	6818      	ldr	r0, [r3, #0]
 8007302:	683b      	ldr	r3, [r7, #0]
 8007304:	6859      	ldr	r1, [r3, #4]
 8007306:	683b      	ldr	r3, [r7, #0]
 8007308:	68db      	ldr	r3, [r3, #12]
 800730a:	461a      	mov	r2, r3
 800730c:	f000 f9a4 	bl	8007658 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	2160      	movs	r1, #96	; 0x60
 8007316:	4618      	mov	r0, r3
 8007318:	f000 fa47 	bl	80077aa <TIM_ITRx_SetConfig>
      break;
 800731c:	e01c      	b.n	8007358 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	6818      	ldr	r0, [r3, #0]
 8007322:	683b      	ldr	r3, [r7, #0]
 8007324:	6859      	ldr	r1, [r3, #4]
 8007326:	683b      	ldr	r3, [r7, #0]
 8007328:	68db      	ldr	r3, [r3, #12]
 800732a:	461a      	mov	r2, r3
 800732c:	f000 f928 	bl	8007580 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	2140      	movs	r1, #64	; 0x40
 8007336:	4618      	mov	r0, r3
 8007338:	f000 fa37 	bl	80077aa <TIM_ITRx_SetConfig>
      break;
 800733c:	e00c      	b.n	8007358 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681a      	ldr	r2, [r3, #0]
 8007342:	683b      	ldr	r3, [r7, #0]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	4619      	mov	r1, r3
 8007348:	4610      	mov	r0, r2
 800734a:	f000 fa2e 	bl	80077aa <TIM_ITRx_SetConfig>
      break;
 800734e:	e003      	b.n	8007358 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007350:	2301      	movs	r3, #1
 8007352:	73fb      	strb	r3, [r7, #15]
      break;
 8007354:	e000      	b.n	8007358 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007356:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2201      	movs	r2, #1
 800735c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	2200      	movs	r2, #0
 8007364:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007368:	7bfb      	ldrb	r3, [r7, #15]
}
 800736a:	4618      	mov	r0, r3
 800736c:	3710      	adds	r7, #16
 800736e:	46bd      	mov	sp, r7
 8007370:	bd80      	pop	{r7, pc}

08007372 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007372:	b480      	push	{r7}
 8007374:	b083      	sub	sp, #12
 8007376:	af00      	add	r7, sp, #0
 8007378:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800737a:	bf00      	nop
 800737c:	370c      	adds	r7, #12
 800737e:	46bd      	mov	sp, r7
 8007380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007384:	4770      	bx	lr

08007386 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007386:	b480      	push	{r7}
 8007388:	b083      	sub	sp, #12
 800738a:	af00      	add	r7, sp, #0
 800738c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800738e:	bf00      	nop
 8007390:	370c      	adds	r7, #12
 8007392:	46bd      	mov	sp, r7
 8007394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007398:	4770      	bx	lr

0800739a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800739a:	b480      	push	{r7}
 800739c:	b083      	sub	sp, #12
 800739e:	af00      	add	r7, sp, #0
 80073a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80073a2:	bf00      	nop
 80073a4:	370c      	adds	r7, #12
 80073a6:	46bd      	mov	sp, r7
 80073a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ac:	4770      	bx	lr
	...

080073b0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80073b0:	b480      	push	{r7}
 80073b2:	b085      	sub	sp, #20
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	6078      	str	r0, [r7, #4]
 80073b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	4a34      	ldr	r2, [pc, #208]	; (8007494 <TIM_Base_SetConfig+0xe4>)
 80073c4:	4293      	cmp	r3, r2
 80073c6:	d00f      	beq.n	80073e8 <TIM_Base_SetConfig+0x38>
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80073ce:	d00b      	beq.n	80073e8 <TIM_Base_SetConfig+0x38>
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	4a31      	ldr	r2, [pc, #196]	; (8007498 <TIM_Base_SetConfig+0xe8>)
 80073d4:	4293      	cmp	r3, r2
 80073d6:	d007      	beq.n	80073e8 <TIM_Base_SetConfig+0x38>
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	4a30      	ldr	r2, [pc, #192]	; (800749c <TIM_Base_SetConfig+0xec>)
 80073dc:	4293      	cmp	r3, r2
 80073de:	d003      	beq.n	80073e8 <TIM_Base_SetConfig+0x38>
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	4a2f      	ldr	r2, [pc, #188]	; (80074a0 <TIM_Base_SetConfig+0xf0>)
 80073e4:	4293      	cmp	r3, r2
 80073e6:	d108      	bne.n	80073fa <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80073ee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80073f0:	683b      	ldr	r3, [r7, #0]
 80073f2:	685b      	ldr	r3, [r3, #4]
 80073f4:	68fa      	ldr	r2, [r7, #12]
 80073f6:	4313      	orrs	r3, r2
 80073f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	4a25      	ldr	r2, [pc, #148]	; (8007494 <TIM_Base_SetConfig+0xe4>)
 80073fe:	4293      	cmp	r3, r2
 8007400:	d01b      	beq.n	800743a <TIM_Base_SetConfig+0x8a>
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007408:	d017      	beq.n	800743a <TIM_Base_SetConfig+0x8a>
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	4a22      	ldr	r2, [pc, #136]	; (8007498 <TIM_Base_SetConfig+0xe8>)
 800740e:	4293      	cmp	r3, r2
 8007410:	d013      	beq.n	800743a <TIM_Base_SetConfig+0x8a>
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	4a21      	ldr	r2, [pc, #132]	; (800749c <TIM_Base_SetConfig+0xec>)
 8007416:	4293      	cmp	r3, r2
 8007418:	d00f      	beq.n	800743a <TIM_Base_SetConfig+0x8a>
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	4a20      	ldr	r2, [pc, #128]	; (80074a0 <TIM_Base_SetConfig+0xf0>)
 800741e:	4293      	cmp	r3, r2
 8007420:	d00b      	beq.n	800743a <TIM_Base_SetConfig+0x8a>
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	4a1f      	ldr	r2, [pc, #124]	; (80074a4 <TIM_Base_SetConfig+0xf4>)
 8007426:	4293      	cmp	r3, r2
 8007428:	d007      	beq.n	800743a <TIM_Base_SetConfig+0x8a>
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	4a1e      	ldr	r2, [pc, #120]	; (80074a8 <TIM_Base_SetConfig+0xf8>)
 800742e:	4293      	cmp	r3, r2
 8007430:	d003      	beq.n	800743a <TIM_Base_SetConfig+0x8a>
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	4a1d      	ldr	r2, [pc, #116]	; (80074ac <TIM_Base_SetConfig+0xfc>)
 8007436:	4293      	cmp	r3, r2
 8007438:	d108      	bne.n	800744c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007440:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007442:	683b      	ldr	r3, [r7, #0]
 8007444:	68db      	ldr	r3, [r3, #12]
 8007446:	68fa      	ldr	r2, [r7, #12]
 8007448:	4313      	orrs	r3, r2
 800744a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007452:	683b      	ldr	r3, [r7, #0]
 8007454:	695b      	ldr	r3, [r3, #20]
 8007456:	4313      	orrs	r3, r2
 8007458:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	68fa      	ldr	r2, [r7, #12]
 800745e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007460:	683b      	ldr	r3, [r7, #0]
 8007462:	689a      	ldr	r2, [r3, #8]
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007468:	683b      	ldr	r3, [r7, #0]
 800746a:	681a      	ldr	r2, [r3, #0]
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	4a08      	ldr	r2, [pc, #32]	; (8007494 <TIM_Base_SetConfig+0xe4>)
 8007474:	4293      	cmp	r3, r2
 8007476:	d103      	bne.n	8007480 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007478:	683b      	ldr	r3, [r7, #0]
 800747a:	691a      	ldr	r2, [r3, #16]
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	2201      	movs	r2, #1
 8007484:	615a      	str	r2, [r3, #20]
}
 8007486:	bf00      	nop
 8007488:	3714      	adds	r7, #20
 800748a:	46bd      	mov	sp, r7
 800748c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007490:	4770      	bx	lr
 8007492:	bf00      	nop
 8007494:	40010000 	.word	0x40010000
 8007498:	40000400 	.word	0x40000400
 800749c:	40000800 	.word	0x40000800
 80074a0:	40000c00 	.word	0x40000c00
 80074a4:	40014000 	.word	0x40014000
 80074a8:	40014400 	.word	0x40014400
 80074ac:	40014800 	.word	0x40014800

080074b0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80074b0:	b480      	push	{r7}
 80074b2:	b087      	sub	sp, #28
 80074b4:	af00      	add	r7, sp, #0
 80074b6:	60f8      	str	r0, [r7, #12]
 80074b8:	60b9      	str	r1, [r7, #8]
 80074ba:	607a      	str	r2, [r7, #4]
 80074bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	6a1b      	ldr	r3, [r3, #32]
 80074c2:	f023 0201 	bic.w	r2, r3, #1
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	699b      	ldr	r3, [r3, #24]
 80074ce:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	6a1b      	ldr	r3, [r3, #32]
 80074d4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	4a24      	ldr	r2, [pc, #144]	; (800756c <TIM_TI1_SetConfig+0xbc>)
 80074da:	4293      	cmp	r3, r2
 80074dc:	d013      	beq.n	8007506 <TIM_TI1_SetConfig+0x56>
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80074e4:	d00f      	beq.n	8007506 <TIM_TI1_SetConfig+0x56>
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	4a21      	ldr	r2, [pc, #132]	; (8007570 <TIM_TI1_SetConfig+0xc0>)
 80074ea:	4293      	cmp	r3, r2
 80074ec:	d00b      	beq.n	8007506 <TIM_TI1_SetConfig+0x56>
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	4a20      	ldr	r2, [pc, #128]	; (8007574 <TIM_TI1_SetConfig+0xc4>)
 80074f2:	4293      	cmp	r3, r2
 80074f4:	d007      	beq.n	8007506 <TIM_TI1_SetConfig+0x56>
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	4a1f      	ldr	r2, [pc, #124]	; (8007578 <TIM_TI1_SetConfig+0xc8>)
 80074fa:	4293      	cmp	r3, r2
 80074fc:	d003      	beq.n	8007506 <TIM_TI1_SetConfig+0x56>
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	4a1e      	ldr	r2, [pc, #120]	; (800757c <TIM_TI1_SetConfig+0xcc>)
 8007502:	4293      	cmp	r3, r2
 8007504:	d101      	bne.n	800750a <TIM_TI1_SetConfig+0x5a>
 8007506:	2301      	movs	r3, #1
 8007508:	e000      	b.n	800750c <TIM_TI1_SetConfig+0x5c>
 800750a:	2300      	movs	r3, #0
 800750c:	2b00      	cmp	r3, #0
 800750e:	d008      	beq.n	8007522 <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007510:	697b      	ldr	r3, [r7, #20]
 8007512:	f023 0303 	bic.w	r3, r3, #3
 8007516:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007518:	697a      	ldr	r2, [r7, #20]
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	4313      	orrs	r3, r2
 800751e:	617b      	str	r3, [r7, #20]
 8007520:	e003      	b.n	800752a <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007522:	697b      	ldr	r3, [r7, #20]
 8007524:	f043 0301 	orr.w	r3, r3, #1
 8007528:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800752a:	697b      	ldr	r3, [r7, #20]
 800752c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007530:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007532:	683b      	ldr	r3, [r7, #0]
 8007534:	011b      	lsls	r3, r3, #4
 8007536:	b2db      	uxtb	r3, r3
 8007538:	697a      	ldr	r2, [r7, #20]
 800753a:	4313      	orrs	r3, r2
 800753c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800753e:	693b      	ldr	r3, [r7, #16]
 8007540:	f023 030a 	bic.w	r3, r3, #10
 8007544:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007546:	68bb      	ldr	r3, [r7, #8]
 8007548:	f003 030a 	and.w	r3, r3, #10
 800754c:	693a      	ldr	r2, [r7, #16]
 800754e:	4313      	orrs	r3, r2
 8007550:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	697a      	ldr	r2, [r7, #20]
 8007556:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	693a      	ldr	r2, [r7, #16]
 800755c:	621a      	str	r2, [r3, #32]
}
 800755e:	bf00      	nop
 8007560:	371c      	adds	r7, #28
 8007562:	46bd      	mov	sp, r7
 8007564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007568:	4770      	bx	lr
 800756a:	bf00      	nop
 800756c:	40010000 	.word	0x40010000
 8007570:	40000400 	.word	0x40000400
 8007574:	40000800 	.word	0x40000800
 8007578:	40000c00 	.word	0x40000c00
 800757c:	40014000 	.word	0x40014000

08007580 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007580:	b480      	push	{r7}
 8007582:	b087      	sub	sp, #28
 8007584:	af00      	add	r7, sp, #0
 8007586:	60f8      	str	r0, [r7, #12]
 8007588:	60b9      	str	r1, [r7, #8]
 800758a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	6a1b      	ldr	r3, [r3, #32]
 8007590:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	6a1b      	ldr	r3, [r3, #32]
 8007596:	f023 0201 	bic.w	r2, r3, #1
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	699b      	ldr	r3, [r3, #24]
 80075a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80075a4:	693b      	ldr	r3, [r7, #16]
 80075a6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80075aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	011b      	lsls	r3, r3, #4
 80075b0:	693a      	ldr	r2, [r7, #16]
 80075b2:	4313      	orrs	r3, r2
 80075b4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80075b6:	697b      	ldr	r3, [r7, #20]
 80075b8:	f023 030a 	bic.w	r3, r3, #10
 80075bc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80075be:	697a      	ldr	r2, [r7, #20]
 80075c0:	68bb      	ldr	r3, [r7, #8]
 80075c2:	4313      	orrs	r3, r2
 80075c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	693a      	ldr	r2, [r7, #16]
 80075ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	697a      	ldr	r2, [r7, #20]
 80075d0:	621a      	str	r2, [r3, #32]
}
 80075d2:	bf00      	nop
 80075d4:	371c      	adds	r7, #28
 80075d6:	46bd      	mov	sp, r7
 80075d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075dc:	4770      	bx	lr

080075de <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80075de:	b480      	push	{r7}
 80075e0:	b087      	sub	sp, #28
 80075e2:	af00      	add	r7, sp, #0
 80075e4:	60f8      	str	r0, [r7, #12]
 80075e6:	60b9      	str	r1, [r7, #8]
 80075e8:	607a      	str	r2, [r7, #4]
 80075ea:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	6a1b      	ldr	r3, [r3, #32]
 80075f0:	f023 0210 	bic.w	r2, r3, #16
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	699b      	ldr	r3, [r3, #24]
 80075fc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	6a1b      	ldr	r3, [r3, #32]
 8007602:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007604:	697b      	ldr	r3, [r7, #20]
 8007606:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800760a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	021b      	lsls	r3, r3, #8
 8007610:	697a      	ldr	r2, [r7, #20]
 8007612:	4313      	orrs	r3, r2
 8007614:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007616:	697b      	ldr	r3, [r7, #20]
 8007618:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800761c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800761e:	683b      	ldr	r3, [r7, #0]
 8007620:	031b      	lsls	r3, r3, #12
 8007622:	b29b      	uxth	r3, r3
 8007624:	697a      	ldr	r2, [r7, #20]
 8007626:	4313      	orrs	r3, r2
 8007628:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800762a:	693b      	ldr	r3, [r7, #16]
 800762c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007630:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007632:	68bb      	ldr	r3, [r7, #8]
 8007634:	011b      	lsls	r3, r3, #4
 8007636:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800763a:	693a      	ldr	r2, [r7, #16]
 800763c:	4313      	orrs	r3, r2
 800763e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	697a      	ldr	r2, [r7, #20]
 8007644:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	693a      	ldr	r2, [r7, #16]
 800764a:	621a      	str	r2, [r3, #32]
}
 800764c:	bf00      	nop
 800764e:	371c      	adds	r7, #28
 8007650:	46bd      	mov	sp, r7
 8007652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007656:	4770      	bx	lr

08007658 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007658:	b480      	push	{r7}
 800765a:	b087      	sub	sp, #28
 800765c:	af00      	add	r7, sp, #0
 800765e:	60f8      	str	r0, [r7, #12]
 8007660:	60b9      	str	r1, [r7, #8]
 8007662:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	6a1b      	ldr	r3, [r3, #32]
 8007668:	f023 0210 	bic.w	r2, r3, #16
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	699b      	ldr	r3, [r3, #24]
 8007674:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	6a1b      	ldr	r3, [r3, #32]
 800767a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800767c:	697b      	ldr	r3, [r7, #20]
 800767e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007682:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	031b      	lsls	r3, r3, #12
 8007688:	697a      	ldr	r2, [r7, #20]
 800768a:	4313      	orrs	r3, r2
 800768c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800768e:	693b      	ldr	r3, [r7, #16]
 8007690:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007694:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007696:	68bb      	ldr	r3, [r7, #8]
 8007698:	011b      	lsls	r3, r3, #4
 800769a:	693a      	ldr	r2, [r7, #16]
 800769c:	4313      	orrs	r3, r2
 800769e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	697a      	ldr	r2, [r7, #20]
 80076a4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	693a      	ldr	r2, [r7, #16]
 80076aa:	621a      	str	r2, [r3, #32]
}
 80076ac:	bf00      	nop
 80076ae:	371c      	adds	r7, #28
 80076b0:	46bd      	mov	sp, r7
 80076b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b6:	4770      	bx	lr

080076b8 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80076b8:	b480      	push	{r7}
 80076ba:	b087      	sub	sp, #28
 80076bc:	af00      	add	r7, sp, #0
 80076be:	60f8      	str	r0, [r7, #12]
 80076c0:	60b9      	str	r1, [r7, #8]
 80076c2:	607a      	str	r2, [r7, #4]
 80076c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	6a1b      	ldr	r3, [r3, #32]
 80076ca:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	69db      	ldr	r3, [r3, #28]
 80076d6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	6a1b      	ldr	r3, [r3, #32]
 80076dc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80076de:	697b      	ldr	r3, [r7, #20]
 80076e0:	f023 0303 	bic.w	r3, r3, #3
 80076e4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80076e6:	697a      	ldr	r2, [r7, #20]
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	4313      	orrs	r3, r2
 80076ec:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80076ee:	697b      	ldr	r3, [r7, #20]
 80076f0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80076f4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80076f6:	683b      	ldr	r3, [r7, #0]
 80076f8:	011b      	lsls	r3, r3, #4
 80076fa:	b2db      	uxtb	r3, r3
 80076fc:	697a      	ldr	r2, [r7, #20]
 80076fe:	4313      	orrs	r3, r2
 8007700:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007702:	693b      	ldr	r3, [r7, #16]
 8007704:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8007708:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800770a:	68bb      	ldr	r3, [r7, #8]
 800770c:	021b      	lsls	r3, r3, #8
 800770e:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8007712:	693a      	ldr	r2, [r7, #16]
 8007714:	4313      	orrs	r3, r2
 8007716:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	697a      	ldr	r2, [r7, #20]
 800771c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	693a      	ldr	r2, [r7, #16]
 8007722:	621a      	str	r2, [r3, #32]
}
 8007724:	bf00      	nop
 8007726:	371c      	adds	r7, #28
 8007728:	46bd      	mov	sp, r7
 800772a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800772e:	4770      	bx	lr

08007730 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007730:	b480      	push	{r7}
 8007732:	b087      	sub	sp, #28
 8007734:	af00      	add	r7, sp, #0
 8007736:	60f8      	str	r0, [r7, #12]
 8007738:	60b9      	str	r1, [r7, #8]
 800773a:	607a      	str	r2, [r7, #4]
 800773c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	6a1b      	ldr	r3, [r3, #32]
 8007742:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	69db      	ldr	r3, [r3, #28]
 800774e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	6a1b      	ldr	r3, [r3, #32]
 8007754:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007756:	697b      	ldr	r3, [r7, #20]
 8007758:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800775c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	021b      	lsls	r3, r3, #8
 8007762:	697a      	ldr	r2, [r7, #20]
 8007764:	4313      	orrs	r3, r2
 8007766:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007768:	697b      	ldr	r3, [r7, #20]
 800776a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800776e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007770:	683b      	ldr	r3, [r7, #0]
 8007772:	031b      	lsls	r3, r3, #12
 8007774:	b29b      	uxth	r3, r3
 8007776:	697a      	ldr	r2, [r7, #20]
 8007778:	4313      	orrs	r3, r2
 800777a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800777c:	693b      	ldr	r3, [r7, #16]
 800777e:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8007782:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007784:	68bb      	ldr	r3, [r7, #8]
 8007786:	031b      	lsls	r3, r3, #12
 8007788:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800778c:	693a      	ldr	r2, [r7, #16]
 800778e:	4313      	orrs	r3, r2
 8007790:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	697a      	ldr	r2, [r7, #20]
 8007796:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	693a      	ldr	r2, [r7, #16]
 800779c:	621a      	str	r2, [r3, #32]
}
 800779e:	bf00      	nop
 80077a0:	371c      	adds	r7, #28
 80077a2:	46bd      	mov	sp, r7
 80077a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a8:	4770      	bx	lr

080077aa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80077aa:	b480      	push	{r7}
 80077ac:	b085      	sub	sp, #20
 80077ae:	af00      	add	r7, sp, #0
 80077b0:	6078      	str	r0, [r7, #4]
 80077b2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	689b      	ldr	r3, [r3, #8]
 80077b8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80077c0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80077c2:	683a      	ldr	r2, [r7, #0]
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	4313      	orrs	r3, r2
 80077c8:	f043 0307 	orr.w	r3, r3, #7
 80077cc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	68fa      	ldr	r2, [r7, #12]
 80077d2:	609a      	str	r2, [r3, #8]
}
 80077d4:	bf00      	nop
 80077d6:	3714      	adds	r7, #20
 80077d8:	46bd      	mov	sp, r7
 80077da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077de:	4770      	bx	lr

080077e0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80077e0:	b480      	push	{r7}
 80077e2:	b087      	sub	sp, #28
 80077e4:	af00      	add	r7, sp, #0
 80077e6:	60f8      	str	r0, [r7, #12]
 80077e8:	60b9      	str	r1, [r7, #8]
 80077ea:	607a      	str	r2, [r7, #4]
 80077ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	689b      	ldr	r3, [r3, #8]
 80077f2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80077f4:	697b      	ldr	r3, [r7, #20]
 80077f6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80077fa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80077fc:	683b      	ldr	r3, [r7, #0]
 80077fe:	021a      	lsls	r2, r3, #8
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	431a      	orrs	r2, r3
 8007804:	68bb      	ldr	r3, [r7, #8]
 8007806:	4313      	orrs	r3, r2
 8007808:	697a      	ldr	r2, [r7, #20]
 800780a:	4313      	orrs	r3, r2
 800780c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	697a      	ldr	r2, [r7, #20]
 8007812:	609a      	str	r2, [r3, #8]
}
 8007814:	bf00      	nop
 8007816:	371c      	adds	r7, #28
 8007818:	46bd      	mov	sp, r7
 800781a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800781e:	4770      	bx	lr

08007820 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007820:	b480      	push	{r7}
 8007822:	b087      	sub	sp, #28
 8007824:	af00      	add	r7, sp, #0
 8007826:	60f8      	str	r0, [r7, #12]
 8007828:	60b9      	str	r1, [r7, #8]
 800782a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800782c:	68bb      	ldr	r3, [r7, #8]
 800782e:	f003 031f 	and.w	r3, r3, #31
 8007832:	2201      	movs	r2, #1
 8007834:	fa02 f303 	lsl.w	r3, r2, r3
 8007838:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	6a1a      	ldr	r2, [r3, #32]
 800783e:	697b      	ldr	r3, [r7, #20]
 8007840:	43db      	mvns	r3, r3
 8007842:	401a      	ands	r2, r3
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	6a1a      	ldr	r2, [r3, #32]
 800784c:	68bb      	ldr	r3, [r7, #8]
 800784e:	f003 031f 	and.w	r3, r3, #31
 8007852:	6879      	ldr	r1, [r7, #4]
 8007854:	fa01 f303 	lsl.w	r3, r1, r3
 8007858:	431a      	orrs	r2, r3
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	621a      	str	r2, [r3, #32]
}
 800785e:	bf00      	nop
 8007860:	371c      	adds	r7, #28
 8007862:	46bd      	mov	sp, r7
 8007864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007868:	4770      	bx	lr
	...

0800786c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800786c:	b480      	push	{r7}
 800786e:	b085      	sub	sp, #20
 8007870:	af00      	add	r7, sp, #0
 8007872:	6078      	str	r0, [r7, #4]
 8007874:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800787c:	2b01      	cmp	r3, #1
 800787e:	d101      	bne.n	8007884 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007880:	2302      	movs	r3, #2
 8007882:	e050      	b.n	8007926 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	2201      	movs	r2, #1
 8007888:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	2202      	movs	r2, #2
 8007890:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	685b      	ldr	r3, [r3, #4]
 800789a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	689b      	ldr	r3, [r3, #8]
 80078a2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80078aa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80078ac:	683b      	ldr	r3, [r7, #0]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	68fa      	ldr	r2, [r7, #12]
 80078b2:	4313      	orrs	r3, r2
 80078b4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	68fa      	ldr	r2, [r7, #12]
 80078bc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	4a1c      	ldr	r2, [pc, #112]	; (8007934 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80078c4:	4293      	cmp	r3, r2
 80078c6:	d018      	beq.n	80078fa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80078d0:	d013      	beq.n	80078fa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	4a18      	ldr	r2, [pc, #96]	; (8007938 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80078d8:	4293      	cmp	r3, r2
 80078da:	d00e      	beq.n	80078fa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	4a16      	ldr	r2, [pc, #88]	; (800793c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80078e2:	4293      	cmp	r3, r2
 80078e4:	d009      	beq.n	80078fa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	4a15      	ldr	r2, [pc, #84]	; (8007940 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80078ec:	4293      	cmp	r3, r2
 80078ee:	d004      	beq.n	80078fa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	4a13      	ldr	r2, [pc, #76]	; (8007944 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80078f6:	4293      	cmp	r3, r2
 80078f8:	d10c      	bne.n	8007914 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80078fa:	68bb      	ldr	r3, [r7, #8]
 80078fc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007900:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007902:	683b      	ldr	r3, [r7, #0]
 8007904:	685b      	ldr	r3, [r3, #4]
 8007906:	68ba      	ldr	r2, [r7, #8]
 8007908:	4313      	orrs	r3, r2
 800790a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	68ba      	ldr	r2, [r7, #8]
 8007912:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	2201      	movs	r2, #1
 8007918:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	2200      	movs	r2, #0
 8007920:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007924:	2300      	movs	r3, #0
}
 8007926:	4618      	mov	r0, r3
 8007928:	3714      	adds	r7, #20
 800792a:	46bd      	mov	sp, r7
 800792c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007930:	4770      	bx	lr
 8007932:	bf00      	nop
 8007934:	40010000 	.word	0x40010000
 8007938:	40000400 	.word	0x40000400
 800793c:	40000800 	.word	0x40000800
 8007940:	40000c00 	.word	0x40000c00
 8007944:	40014000 	.word	0x40014000

08007948 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007948:	b480      	push	{r7}
 800794a:	b083      	sub	sp, #12
 800794c:	af00      	add	r7, sp, #0
 800794e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007950:	bf00      	nop
 8007952:	370c      	adds	r7, #12
 8007954:	46bd      	mov	sp, r7
 8007956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795a:	4770      	bx	lr

0800795c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800795c:	b480      	push	{r7}
 800795e:	b083      	sub	sp, #12
 8007960:	af00      	add	r7, sp, #0
 8007962:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007964:	bf00      	nop
 8007966:	370c      	adds	r7, #12
 8007968:	46bd      	mov	sp, r7
 800796a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800796e:	4770      	bx	lr

08007970 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007970:	b580      	push	{r7, lr}
 8007972:	b082      	sub	sp, #8
 8007974:	af00      	add	r7, sp, #0
 8007976:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	2b00      	cmp	r3, #0
 800797c:	d101      	bne.n	8007982 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800797e:	2301      	movs	r3, #1
 8007980:	e03f      	b.n	8007a02 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007988:	b2db      	uxtb	r3, r3
 800798a:	2b00      	cmp	r3, #0
 800798c:	d106      	bne.n	800799c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	2200      	movs	r2, #0
 8007992:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007996:	6878      	ldr	r0, [r7, #4]
 8007998:	f7fb fcc4 	bl	8003324 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	2224      	movs	r2, #36	; 0x24
 80079a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	68da      	ldr	r2, [r3, #12]
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80079b2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80079b4:	6878      	ldr	r0, [r7, #4]
 80079b6:	f000 f829 	bl	8007a0c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	691a      	ldr	r2, [r3, #16]
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80079c8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	695a      	ldr	r2, [r3, #20]
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80079d8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	68da      	ldr	r2, [r3, #12]
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80079e8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	2200      	movs	r2, #0
 80079ee:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	2220      	movs	r2, #32
 80079f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	2220      	movs	r2, #32
 80079fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007a00:	2300      	movs	r3, #0
}
 8007a02:	4618      	mov	r0, r3
 8007a04:	3708      	adds	r7, #8
 8007a06:	46bd      	mov	sp, r7
 8007a08:	bd80      	pop	{r7, pc}
	...

08007a0c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007a0c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007a10:	b0c0      	sub	sp, #256	; 0x100
 8007a12:	af00      	add	r7, sp, #0
 8007a14:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007a18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	691b      	ldr	r3, [r3, #16]
 8007a20:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007a24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a28:	68d9      	ldr	r1, [r3, #12]
 8007a2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a2e:	681a      	ldr	r2, [r3, #0]
 8007a30:	ea40 0301 	orr.w	r3, r0, r1
 8007a34:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007a36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a3a:	689a      	ldr	r2, [r3, #8]
 8007a3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a40:	691b      	ldr	r3, [r3, #16]
 8007a42:	431a      	orrs	r2, r3
 8007a44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a48:	695b      	ldr	r3, [r3, #20]
 8007a4a:	431a      	orrs	r2, r3
 8007a4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a50:	69db      	ldr	r3, [r3, #28]
 8007a52:	4313      	orrs	r3, r2
 8007a54:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007a58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	68db      	ldr	r3, [r3, #12]
 8007a60:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007a64:	f021 010c 	bic.w	r1, r1, #12
 8007a68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a6c:	681a      	ldr	r2, [r3, #0]
 8007a6e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007a72:	430b      	orrs	r3, r1
 8007a74:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007a76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	695b      	ldr	r3, [r3, #20]
 8007a7e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007a82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a86:	6999      	ldr	r1, [r3, #24]
 8007a88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a8c:	681a      	ldr	r2, [r3, #0]
 8007a8e:	ea40 0301 	orr.w	r3, r0, r1
 8007a92:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007a94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a98:	681a      	ldr	r2, [r3, #0]
 8007a9a:	4b8f      	ldr	r3, [pc, #572]	; (8007cd8 <UART_SetConfig+0x2cc>)
 8007a9c:	429a      	cmp	r2, r3
 8007a9e:	d005      	beq.n	8007aac <UART_SetConfig+0xa0>
 8007aa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007aa4:	681a      	ldr	r2, [r3, #0]
 8007aa6:	4b8d      	ldr	r3, [pc, #564]	; (8007cdc <UART_SetConfig+0x2d0>)
 8007aa8:	429a      	cmp	r2, r3
 8007aaa:	d104      	bne.n	8007ab6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007aac:	f7fe f966 	bl	8005d7c <HAL_RCC_GetPCLK2Freq>
 8007ab0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8007ab4:	e003      	b.n	8007abe <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007ab6:	f7fe f94d 	bl	8005d54 <HAL_RCC_GetPCLK1Freq>
 8007aba:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007abe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ac2:	69db      	ldr	r3, [r3, #28]
 8007ac4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007ac8:	f040 810c 	bne.w	8007ce4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007acc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007ad0:	2200      	movs	r2, #0
 8007ad2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007ad6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8007ada:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8007ade:	4622      	mov	r2, r4
 8007ae0:	462b      	mov	r3, r5
 8007ae2:	1891      	adds	r1, r2, r2
 8007ae4:	65b9      	str	r1, [r7, #88]	; 0x58
 8007ae6:	415b      	adcs	r3, r3
 8007ae8:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007aea:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8007aee:	4621      	mov	r1, r4
 8007af0:	eb12 0801 	adds.w	r8, r2, r1
 8007af4:	4629      	mov	r1, r5
 8007af6:	eb43 0901 	adc.w	r9, r3, r1
 8007afa:	f04f 0200 	mov.w	r2, #0
 8007afe:	f04f 0300 	mov.w	r3, #0
 8007b02:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007b06:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007b0a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007b0e:	4690      	mov	r8, r2
 8007b10:	4699      	mov	r9, r3
 8007b12:	4623      	mov	r3, r4
 8007b14:	eb18 0303 	adds.w	r3, r8, r3
 8007b18:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007b1c:	462b      	mov	r3, r5
 8007b1e:	eb49 0303 	adc.w	r3, r9, r3
 8007b22:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007b26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007b2a:	685b      	ldr	r3, [r3, #4]
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007b32:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8007b36:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8007b3a:	460b      	mov	r3, r1
 8007b3c:	18db      	adds	r3, r3, r3
 8007b3e:	653b      	str	r3, [r7, #80]	; 0x50
 8007b40:	4613      	mov	r3, r2
 8007b42:	eb42 0303 	adc.w	r3, r2, r3
 8007b46:	657b      	str	r3, [r7, #84]	; 0x54
 8007b48:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007b4c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007b50:	f7f9 f882 	bl	8000c58 <__aeabi_uldivmod>
 8007b54:	4602      	mov	r2, r0
 8007b56:	460b      	mov	r3, r1
 8007b58:	4b61      	ldr	r3, [pc, #388]	; (8007ce0 <UART_SetConfig+0x2d4>)
 8007b5a:	fba3 2302 	umull	r2, r3, r3, r2
 8007b5e:	095b      	lsrs	r3, r3, #5
 8007b60:	011c      	lsls	r4, r3, #4
 8007b62:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007b66:	2200      	movs	r2, #0
 8007b68:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007b6c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8007b70:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8007b74:	4642      	mov	r2, r8
 8007b76:	464b      	mov	r3, r9
 8007b78:	1891      	adds	r1, r2, r2
 8007b7a:	64b9      	str	r1, [r7, #72]	; 0x48
 8007b7c:	415b      	adcs	r3, r3
 8007b7e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007b80:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007b84:	4641      	mov	r1, r8
 8007b86:	eb12 0a01 	adds.w	sl, r2, r1
 8007b8a:	4649      	mov	r1, r9
 8007b8c:	eb43 0b01 	adc.w	fp, r3, r1
 8007b90:	f04f 0200 	mov.w	r2, #0
 8007b94:	f04f 0300 	mov.w	r3, #0
 8007b98:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007b9c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007ba0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007ba4:	4692      	mov	sl, r2
 8007ba6:	469b      	mov	fp, r3
 8007ba8:	4643      	mov	r3, r8
 8007baa:	eb1a 0303 	adds.w	r3, sl, r3
 8007bae:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007bb2:	464b      	mov	r3, r9
 8007bb4:	eb4b 0303 	adc.w	r3, fp, r3
 8007bb8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007bbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007bc0:	685b      	ldr	r3, [r3, #4]
 8007bc2:	2200      	movs	r2, #0
 8007bc4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007bc8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8007bcc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8007bd0:	460b      	mov	r3, r1
 8007bd2:	18db      	adds	r3, r3, r3
 8007bd4:	643b      	str	r3, [r7, #64]	; 0x40
 8007bd6:	4613      	mov	r3, r2
 8007bd8:	eb42 0303 	adc.w	r3, r2, r3
 8007bdc:	647b      	str	r3, [r7, #68]	; 0x44
 8007bde:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007be2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8007be6:	f7f9 f837 	bl	8000c58 <__aeabi_uldivmod>
 8007bea:	4602      	mov	r2, r0
 8007bec:	460b      	mov	r3, r1
 8007bee:	4611      	mov	r1, r2
 8007bf0:	4b3b      	ldr	r3, [pc, #236]	; (8007ce0 <UART_SetConfig+0x2d4>)
 8007bf2:	fba3 2301 	umull	r2, r3, r3, r1
 8007bf6:	095b      	lsrs	r3, r3, #5
 8007bf8:	2264      	movs	r2, #100	; 0x64
 8007bfa:	fb02 f303 	mul.w	r3, r2, r3
 8007bfe:	1acb      	subs	r3, r1, r3
 8007c00:	00db      	lsls	r3, r3, #3
 8007c02:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8007c06:	4b36      	ldr	r3, [pc, #216]	; (8007ce0 <UART_SetConfig+0x2d4>)
 8007c08:	fba3 2302 	umull	r2, r3, r3, r2
 8007c0c:	095b      	lsrs	r3, r3, #5
 8007c0e:	005b      	lsls	r3, r3, #1
 8007c10:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007c14:	441c      	add	r4, r3
 8007c16:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007c1a:	2200      	movs	r2, #0
 8007c1c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007c20:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8007c24:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8007c28:	4642      	mov	r2, r8
 8007c2a:	464b      	mov	r3, r9
 8007c2c:	1891      	adds	r1, r2, r2
 8007c2e:	63b9      	str	r1, [r7, #56]	; 0x38
 8007c30:	415b      	adcs	r3, r3
 8007c32:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007c34:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007c38:	4641      	mov	r1, r8
 8007c3a:	1851      	adds	r1, r2, r1
 8007c3c:	6339      	str	r1, [r7, #48]	; 0x30
 8007c3e:	4649      	mov	r1, r9
 8007c40:	414b      	adcs	r3, r1
 8007c42:	637b      	str	r3, [r7, #52]	; 0x34
 8007c44:	f04f 0200 	mov.w	r2, #0
 8007c48:	f04f 0300 	mov.w	r3, #0
 8007c4c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8007c50:	4659      	mov	r1, fp
 8007c52:	00cb      	lsls	r3, r1, #3
 8007c54:	4651      	mov	r1, sl
 8007c56:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007c5a:	4651      	mov	r1, sl
 8007c5c:	00ca      	lsls	r2, r1, #3
 8007c5e:	4610      	mov	r0, r2
 8007c60:	4619      	mov	r1, r3
 8007c62:	4603      	mov	r3, r0
 8007c64:	4642      	mov	r2, r8
 8007c66:	189b      	adds	r3, r3, r2
 8007c68:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007c6c:	464b      	mov	r3, r9
 8007c6e:	460a      	mov	r2, r1
 8007c70:	eb42 0303 	adc.w	r3, r2, r3
 8007c74:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007c78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c7c:	685b      	ldr	r3, [r3, #4]
 8007c7e:	2200      	movs	r2, #0
 8007c80:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007c84:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8007c88:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8007c8c:	460b      	mov	r3, r1
 8007c8e:	18db      	adds	r3, r3, r3
 8007c90:	62bb      	str	r3, [r7, #40]	; 0x28
 8007c92:	4613      	mov	r3, r2
 8007c94:	eb42 0303 	adc.w	r3, r2, r3
 8007c98:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007c9a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007c9e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8007ca2:	f7f8 ffd9 	bl	8000c58 <__aeabi_uldivmod>
 8007ca6:	4602      	mov	r2, r0
 8007ca8:	460b      	mov	r3, r1
 8007caa:	4b0d      	ldr	r3, [pc, #52]	; (8007ce0 <UART_SetConfig+0x2d4>)
 8007cac:	fba3 1302 	umull	r1, r3, r3, r2
 8007cb0:	095b      	lsrs	r3, r3, #5
 8007cb2:	2164      	movs	r1, #100	; 0x64
 8007cb4:	fb01 f303 	mul.w	r3, r1, r3
 8007cb8:	1ad3      	subs	r3, r2, r3
 8007cba:	00db      	lsls	r3, r3, #3
 8007cbc:	3332      	adds	r3, #50	; 0x32
 8007cbe:	4a08      	ldr	r2, [pc, #32]	; (8007ce0 <UART_SetConfig+0x2d4>)
 8007cc0:	fba2 2303 	umull	r2, r3, r2, r3
 8007cc4:	095b      	lsrs	r3, r3, #5
 8007cc6:	f003 0207 	and.w	r2, r3, #7
 8007cca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	4422      	add	r2, r4
 8007cd2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007cd4:	e106      	b.n	8007ee4 <UART_SetConfig+0x4d8>
 8007cd6:	bf00      	nop
 8007cd8:	40011000 	.word	0x40011000
 8007cdc:	40011400 	.word	0x40011400
 8007ce0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007ce4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007ce8:	2200      	movs	r2, #0
 8007cea:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8007cee:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8007cf2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8007cf6:	4642      	mov	r2, r8
 8007cf8:	464b      	mov	r3, r9
 8007cfa:	1891      	adds	r1, r2, r2
 8007cfc:	6239      	str	r1, [r7, #32]
 8007cfe:	415b      	adcs	r3, r3
 8007d00:	627b      	str	r3, [r7, #36]	; 0x24
 8007d02:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007d06:	4641      	mov	r1, r8
 8007d08:	1854      	adds	r4, r2, r1
 8007d0a:	4649      	mov	r1, r9
 8007d0c:	eb43 0501 	adc.w	r5, r3, r1
 8007d10:	f04f 0200 	mov.w	r2, #0
 8007d14:	f04f 0300 	mov.w	r3, #0
 8007d18:	00eb      	lsls	r3, r5, #3
 8007d1a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007d1e:	00e2      	lsls	r2, r4, #3
 8007d20:	4614      	mov	r4, r2
 8007d22:	461d      	mov	r5, r3
 8007d24:	4643      	mov	r3, r8
 8007d26:	18e3      	adds	r3, r4, r3
 8007d28:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007d2c:	464b      	mov	r3, r9
 8007d2e:	eb45 0303 	adc.w	r3, r5, r3
 8007d32:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007d36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007d3a:	685b      	ldr	r3, [r3, #4]
 8007d3c:	2200      	movs	r2, #0
 8007d3e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007d42:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007d46:	f04f 0200 	mov.w	r2, #0
 8007d4a:	f04f 0300 	mov.w	r3, #0
 8007d4e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007d52:	4629      	mov	r1, r5
 8007d54:	008b      	lsls	r3, r1, #2
 8007d56:	4621      	mov	r1, r4
 8007d58:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007d5c:	4621      	mov	r1, r4
 8007d5e:	008a      	lsls	r2, r1, #2
 8007d60:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007d64:	f7f8 ff78 	bl	8000c58 <__aeabi_uldivmod>
 8007d68:	4602      	mov	r2, r0
 8007d6a:	460b      	mov	r3, r1
 8007d6c:	4b60      	ldr	r3, [pc, #384]	; (8007ef0 <UART_SetConfig+0x4e4>)
 8007d6e:	fba3 2302 	umull	r2, r3, r3, r2
 8007d72:	095b      	lsrs	r3, r3, #5
 8007d74:	011c      	lsls	r4, r3, #4
 8007d76:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007d7a:	2200      	movs	r2, #0
 8007d7c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007d80:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007d84:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8007d88:	4642      	mov	r2, r8
 8007d8a:	464b      	mov	r3, r9
 8007d8c:	1891      	adds	r1, r2, r2
 8007d8e:	61b9      	str	r1, [r7, #24]
 8007d90:	415b      	adcs	r3, r3
 8007d92:	61fb      	str	r3, [r7, #28]
 8007d94:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007d98:	4641      	mov	r1, r8
 8007d9a:	1851      	adds	r1, r2, r1
 8007d9c:	6139      	str	r1, [r7, #16]
 8007d9e:	4649      	mov	r1, r9
 8007da0:	414b      	adcs	r3, r1
 8007da2:	617b      	str	r3, [r7, #20]
 8007da4:	f04f 0200 	mov.w	r2, #0
 8007da8:	f04f 0300 	mov.w	r3, #0
 8007dac:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007db0:	4659      	mov	r1, fp
 8007db2:	00cb      	lsls	r3, r1, #3
 8007db4:	4651      	mov	r1, sl
 8007db6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007dba:	4651      	mov	r1, sl
 8007dbc:	00ca      	lsls	r2, r1, #3
 8007dbe:	4610      	mov	r0, r2
 8007dc0:	4619      	mov	r1, r3
 8007dc2:	4603      	mov	r3, r0
 8007dc4:	4642      	mov	r2, r8
 8007dc6:	189b      	adds	r3, r3, r2
 8007dc8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007dcc:	464b      	mov	r3, r9
 8007dce:	460a      	mov	r2, r1
 8007dd0:	eb42 0303 	adc.w	r3, r2, r3
 8007dd4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007dd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ddc:	685b      	ldr	r3, [r3, #4]
 8007dde:	2200      	movs	r2, #0
 8007de0:	67bb      	str	r3, [r7, #120]	; 0x78
 8007de2:	67fa      	str	r2, [r7, #124]	; 0x7c
 8007de4:	f04f 0200 	mov.w	r2, #0
 8007de8:	f04f 0300 	mov.w	r3, #0
 8007dec:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8007df0:	4649      	mov	r1, r9
 8007df2:	008b      	lsls	r3, r1, #2
 8007df4:	4641      	mov	r1, r8
 8007df6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007dfa:	4641      	mov	r1, r8
 8007dfc:	008a      	lsls	r2, r1, #2
 8007dfe:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8007e02:	f7f8 ff29 	bl	8000c58 <__aeabi_uldivmod>
 8007e06:	4602      	mov	r2, r0
 8007e08:	460b      	mov	r3, r1
 8007e0a:	4611      	mov	r1, r2
 8007e0c:	4b38      	ldr	r3, [pc, #224]	; (8007ef0 <UART_SetConfig+0x4e4>)
 8007e0e:	fba3 2301 	umull	r2, r3, r3, r1
 8007e12:	095b      	lsrs	r3, r3, #5
 8007e14:	2264      	movs	r2, #100	; 0x64
 8007e16:	fb02 f303 	mul.w	r3, r2, r3
 8007e1a:	1acb      	subs	r3, r1, r3
 8007e1c:	011b      	lsls	r3, r3, #4
 8007e1e:	3332      	adds	r3, #50	; 0x32
 8007e20:	4a33      	ldr	r2, [pc, #204]	; (8007ef0 <UART_SetConfig+0x4e4>)
 8007e22:	fba2 2303 	umull	r2, r3, r2, r3
 8007e26:	095b      	lsrs	r3, r3, #5
 8007e28:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007e2c:	441c      	add	r4, r3
 8007e2e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007e32:	2200      	movs	r2, #0
 8007e34:	673b      	str	r3, [r7, #112]	; 0x70
 8007e36:	677a      	str	r2, [r7, #116]	; 0x74
 8007e38:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8007e3c:	4642      	mov	r2, r8
 8007e3e:	464b      	mov	r3, r9
 8007e40:	1891      	adds	r1, r2, r2
 8007e42:	60b9      	str	r1, [r7, #8]
 8007e44:	415b      	adcs	r3, r3
 8007e46:	60fb      	str	r3, [r7, #12]
 8007e48:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007e4c:	4641      	mov	r1, r8
 8007e4e:	1851      	adds	r1, r2, r1
 8007e50:	6039      	str	r1, [r7, #0]
 8007e52:	4649      	mov	r1, r9
 8007e54:	414b      	adcs	r3, r1
 8007e56:	607b      	str	r3, [r7, #4]
 8007e58:	f04f 0200 	mov.w	r2, #0
 8007e5c:	f04f 0300 	mov.w	r3, #0
 8007e60:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007e64:	4659      	mov	r1, fp
 8007e66:	00cb      	lsls	r3, r1, #3
 8007e68:	4651      	mov	r1, sl
 8007e6a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007e6e:	4651      	mov	r1, sl
 8007e70:	00ca      	lsls	r2, r1, #3
 8007e72:	4610      	mov	r0, r2
 8007e74:	4619      	mov	r1, r3
 8007e76:	4603      	mov	r3, r0
 8007e78:	4642      	mov	r2, r8
 8007e7a:	189b      	adds	r3, r3, r2
 8007e7c:	66bb      	str	r3, [r7, #104]	; 0x68
 8007e7e:	464b      	mov	r3, r9
 8007e80:	460a      	mov	r2, r1
 8007e82:	eb42 0303 	adc.w	r3, r2, r3
 8007e86:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007e88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007e8c:	685b      	ldr	r3, [r3, #4]
 8007e8e:	2200      	movs	r2, #0
 8007e90:	663b      	str	r3, [r7, #96]	; 0x60
 8007e92:	667a      	str	r2, [r7, #100]	; 0x64
 8007e94:	f04f 0200 	mov.w	r2, #0
 8007e98:	f04f 0300 	mov.w	r3, #0
 8007e9c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8007ea0:	4649      	mov	r1, r9
 8007ea2:	008b      	lsls	r3, r1, #2
 8007ea4:	4641      	mov	r1, r8
 8007ea6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007eaa:	4641      	mov	r1, r8
 8007eac:	008a      	lsls	r2, r1, #2
 8007eae:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007eb2:	f7f8 fed1 	bl	8000c58 <__aeabi_uldivmod>
 8007eb6:	4602      	mov	r2, r0
 8007eb8:	460b      	mov	r3, r1
 8007eba:	4b0d      	ldr	r3, [pc, #52]	; (8007ef0 <UART_SetConfig+0x4e4>)
 8007ebc:	fba3 1302 	umull	r1, r3, r3, r2
 8007ec0:	095b      	lsrs	r3, r3, #5
 8007ec2:	2164      	movs	r1, #100	; 0x64
 8007ec4:	fb01 f303 	mul.w	r3, r1, r3
 8007ec8:	1ad3      	subs	r3, r2, r3
 8007eca:	011b      	lsls	r3, r3, #4
 8007ecc:	3332      	adds	r3, #50	; 0x32
 8007ece:	4a08      	ldr	r2, [pc, #32]	; (8007ef0 <UART_SetConfig+0x4e4>)
 8007ed0:	fba2 2303 	umull	r2, r3, r2, r3
 8007ed4:	095b      	lsrs	r3, r3, #5
 8007ed6:	f003 020f 	and.w	r2, r3, #15
 8007eda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	4422      	add	r2, r4
 8007ee2:	609a      	str	r2, [r3, #8]
}
 8007ee4:	bf00      	nop
 8007ee6:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8007eea:	46bd      	mov	sp, r7
 8007eec:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007ef0:	51eb851f 	.word	0x51eb851f

08007ef4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007ef4:	b480      	push	{r7}
 8007ef6:	b083      	sub	sp, #12
 8007ef8:	af00      	add	r7, sp, #0
 8007efa:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	f103 0208 	add.w	r2, r3, #8
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	f04f 32ff 	mov.w	r2, #4294967295
 8007f0c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	f103 0208 	add.w	r2, r3, #8
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	f103 0208 	add.w	r2, r3, #8
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	2200      	movs	r2, #0
 8007f26:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007f28:	bf00      	nop
 8007f2a:	370c      	adds	r7, #12
 8007f2c:	46bd      	mov	sp, r7
 8007f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f32:	4770      	bx	lr

08007f34 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007f34:	b480      	push	{r7}
 8007f36:	b083      	sub	sp, #12
 8007f38:	af00      	add	r7, sp, #0
 8007f3a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	2200      	movs	r2, #0
 8007f40:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007f42:	bf00      	nop
 8007f44:	370c      	adds	r7, #12
 8007f46:	46bd      	mov	sp, r7
 8007f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f4c:	4770      	bx	lr

08007f4e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007f4e:	b480      	push	{r7}
 8007f50:	b085      	sub	sp, #20
 8007f52:	af00      	add	r7, sp, #0
 8007f54:	6078      	str	r0, [r7, #4]
 8007f56:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	685b      	ldr	r3, [r3, #4]
 8007f5c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007f5e:	683b      	ldr	r3, [r7, #0]
 8007f60:	68fa      	ldr	r2, [r7, #12]
 8007f62:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	689a      	ldr	r2, [r3, #8]
 8007f68:	683b      	ldr	r3, [r7, #0]
 8007f6a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	689b      	ldr	r3, [r3, #8]
 8007f70:	683a      	ldr	r2, [r7, #0]
 8007f72:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	683a      	ldr	r2, [r7, #0]
 8007f78:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007f7a:	683b      	ldr	r3, [r7, #0]
 8007f7c:	687a      	ldr	r2, [r7, #4]
 8007f7e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	1c5a      	adds	r2, r3, #1
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	601a      	str	r2, [r3, #0]
}
 8007f8a:	bf00      	nop
 8007f8c:	3714      	adds	r7, #20
 8007f8e:	46bd      	mov	sp, r7
 8007f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f94:	4770      	bx	lr

08007f96 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007f96:	b480      	push	{r7}
 8007f98:	b085      	sub	sp, #20
 8007f9a:	af00      	add	r7, sp, #0
 8007f9c:	6078      	str	r0, [r7, #4]
 8007f9e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007fa0:	683b      	ldr	r3, [r7, #0]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007fa6:	68bb      	ldr	r3, [r7, #8]
 8007fa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fac:	d103      	bne.n	8007fb6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	691b      	ldr	r3, [r3, #16]
 8007fb2:	60fb      	str	r3, [r7, #12]
 8007fb4:	e00c      	b.n	8007fd0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	3308      	adds	r3, #8
 8007fba:	60fb      	str	r3, [r7, #12]
 8007fbc:	e002      	b.n	8007fc4 <vListInsert+0x2e>
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	685b      	ldr	r3, [r3, #4]
 8007fc2:	60fb      	str	r3, [r7, #12]
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	685b      	ldr	r3, [r3, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	68ba      	ldr	r2, [r7, #8]
 8007fcc:	429a      	cmp	r2, r3
 8007fce:	d2f6      	bcs.n	8007fbe <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	685a      	ldr	r2, [r3, #4]
 8007fd4:	683b      	ldr	r3, [r7, #0]
 8007fd6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007fd8:	683b      	ldr	r3, [r7, #0]
 8007fda:	685b      	ldr	r3, [r3, #4]
 8007fdc:	683a      	ldr	r2, [r7, #0]
 8007fde:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007fe0:	683b      	ldr	r3, [r7, #0]
 8007fe2:	68fa      	ldr	r2, [r7, #12]
 8007fe4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	683a      	ldr	r2, [r7, #0]
 8007fea:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007fec:	683b      	ldr	r3, [r7, #0]
 8007fee:	687a      	ldr	r2, [r7, #4]
 8007ff0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	1c5a      	adds	r2, r3, #1
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	601a      	str	r2, [r3, #0]
}
 8007ffc:	bf00      	nop
 8007ffe:	3714      	adds	r7, #20
 8008000:	46bd      	mov	sp, r7
 8008002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008006:	4770      	bx	lr

08008008 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008008:	b480      	push	{r7}
 800800a:	b085      	sub	sp, #20
 800800c:	af00      	add	r7, sp, #0
 800800e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	691b      	ldr	r3, [r3, #16]
 8008014:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	685b      	ldr	r3, [r3, #4]
 800801a:	687a      	ldr	r2, [r7, #4]
 800801c:	6892      	ldr	r2, [r2, #8]
 800801e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	689b      	ldr	r3, [r3, #8]
 8008024:	687a      	ldr	r2, [r7, #4]
 8008026:	6852      	ldr	r2, [r2, #4]
 8008028:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	685b      	ldr	r3, [r3, #4]
 800802e:	687a      	ldr	r2, [r7, #4]
 8008030:	429a      	cmp	r2, r3
 8008032:	d103      	bne.n	800803c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	689a      	ldr	r2, [r3, #8]
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	2200      	movs	r2, #0
 8008040:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	1e5a      	subs	r2, r3, #1
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	681b      	ldr	r3, [r3, #0]
}
 8008050:	4618      	mov	r0, r3
 8008052:	3714      	adds	r7, #20
 8008054:	46bd      	mov	sp, r7
 8008056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800805a:	4770      	bx	lr

0800805c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800805c:	b580      	push	{r7, lr}
 800805e:	b08e      	sub	sp, #56	; 0x38
 8008060:	af04      	add	r7, sp, #16
 8008062:	60f8      	str	r0, [r7, #12]
 8008064:	60b9      	str	r1, [r7, #8]
 8008066:	607a      	str	r2, [r7, #4]
 8008068:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800806a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800806c:	2b00      	cmp	r3, #0
 800806e:	d10a      	bne.n	8008086 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008070:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008074:	f383 8811 	msr	BASEPRI, r3
 8008078:	f3bf 8f6f 	isb	sy
 800807c:	f3bf 8f4f 	dsb	sy
 8008080:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008082:	bf00      	nop
 8008084:	e7fe      	b.n	8008084 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008086:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008088:	2b00      	cmp	r3, #0
 800808a:	d10a      	bne.n	80080a2 <xTaskCreateStatic+0x46>
	__asm volatile
 800808c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008090:	f383 8811 	msr	BASEPRI, r3
 8008094:	f3bf 8f6f 	isb	sy
 8008098:	f3bf 8f4f 	dsb	sy
 800809c:	61fb      	str	r3, [r7, #28]
}
 800809e:	bf00      	nop
 80080a0:	e7fe      	b.n	80080a0 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80080a2:	23a0      	movs	r3, #160	; 0xa0
 80080a4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80080a6:	693b      	ldr	r3, [r7, #16]
 80080a8:	2ba0      	cmp	r3, #160	; 0xa0
 80080aa:	d00a      	beq.n	80080c2 <xTaskCreateStatic+0x66>
	__asm volatile
 80080ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080b0:	f383 8811 	msr	BASEPRI, r3
 80080b4:	f3bf 8f6f 	isb	sy
 80080b8:	f3bf 8f4f 	dsb	sy
 80080bc:	61bb      	str	r3, [r7, #24]
}
 80080be:	bf00      	nop
 80080c0:	e7fe      	b.n	80080c0 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80080c2:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80080c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d01e      	beq.n	8008108 <xTaskCreateStatic+0xac>
 80080ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d01b      	beq.n	8008108 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80080d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080d2:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80080d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080d6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80080d8:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80080da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080dc:	2202      	movs	r2, #2
 80080de:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80080e2:	2300      	movs	r3, #0
 80080e4:	9303      	str	r3, [sp, #12]
 80080e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080e8:	9302      	str	r3, [sp, #8]
 80080ea:	f107 0314 	add.w	r3, r7, #20
 80080ee:	9301      	str	r3, [sp, #4]
 80080f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080f2:	9300      	str	r3, [sp, #0]
 80080f4:	683b      	ldr	r3, [r7, #0]
 80080f6:	687a      	ldr	r2, [r7, #4]
 80080f8:	68b9      	ldr	r1, [r7, #8]
 80080fa:	68f8      	ldr	r0, [r7, #12]
 80080fc:	f000 f850 	bl	80081a0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008100:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008102:	f000 f8eb 	bl	80082dc <prvAddNewTaskToReadyList>
 8008106:	e001      	b.n	800810c <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8008108:	2300      	movs	r3, #0
 800810a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800810c:	697b      	ldr	r3, [r7, #20]
	}
 800810e:	4618      	mov	r0, r3
 8008110:	3728      	adds	r7, #40	; 0x28
 8008112:	46bd      	mov	sp, r7
 8008114:	bd80      	pop	{r7, pc}

08008116 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008116:	b580      	push	{r7, lr}
 8008118:	b08c      	sub	sp, #48	; 0x30
 800811a:	af04      	add	r7, sp, #16
 800811c:	60f8      	str	r0, [r7, #12]
 800811e:	60b9      	str	r1, [r7, #8]
 8008120:	603b      	str	r3, [r7, #0]
 8008122:	4613      	mov	r3, r2
 8008124:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008126:	88fb      	ldrh	r3, [r7, #6]
 8008128:	009b      	lsls	r3, r3, #2
 800812a:	4618      	mov	r0, r3
 800812c:	f000 fef4 	bl	8008f18 <pvPortMalloc>
 8008130:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008132:	697b      	ldr	r3, [r7, #20]
 8008134:	2b00      	cmp	r3, #0
 8008136:	d00e      	beq.n	8008156 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008138:	20a0      	movs	r0, #160	; 0xa0
 800813a:	f000 feed 	bl	8008f18 <pvPortMalloc>
 800813e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008140:	69fb      	ldr	r3, [r7, #28]
 8008142:	2b00      	cmp	r3, #0
 8008144:	d003      	beq.n	800814e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008146:	69fb      	ldr	r3, [r7, #28]
 8008148:	697a      	ldr	r2, [r7, #20]
 800814a:	631a      	str	r2, [r3, #48]	; 0x30
 800814c:	e005      	b.n	800815a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800814e:	6978      	ldr	r0, [r7, #20]
 8008150:	f000 ffae 	bl	80090b0 <vPortFree>
 8008154:	e001      	b.n	800815a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008156:	2300      	movs	r3, #0
 8008158:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800815a:	69fb      	ldr	r3, [r7, #28]
 800815c:	2b00      	cmp	r3, #0
 800815e:	d017      	beq.n	8008190 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008160:	69fb      	ldr	r3, [r7, #28]
 8008162:	2200      	movs	r2, #0
 8008164:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008168:	88fa      	ldrh	r2, [r7, #6]
 800816a:	2300      	movs	r3, #0
 800816c:	9303      	str	r3, [sp, #12]
 800816e:	69fb      	ldr	r3, [r7, #28]
 8008170:	9302      	str	r3, [sp, #8]
 8008172:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008174:	9301      	str	r3, [sp, #4]
 8008176:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008178:	9300      	str	r3, [sp, #0]
 800817a:	683b      	ldr	r3, [r7, #0]
 800817c:	68b9      	ldr	r1, [r7, #8]
 800817e:	68f8      	ldr	r0, [r7, #12]
 8008180:	f000 f80e 	bl	80081a0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008184:	69f8      	ldr	r0, [r7, #28]
 8008186:	f000 f8a9 	bl	80082dc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800818a:	2301      	movs	r3, #1
 800818c:	61bb      	str	r3, [r7, #24]
 800818e:	e002      	b.n	8008196 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008190:	f04f 33ff 	mov.w	r3, #4294967295
 8008194:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008196:	69bb      	ldr	r3, [r7, #24]
	}
 8008198:	4618      	mov	r0, r3
 800819a:	3720      	adds	r7, #32
 800819c:	46bd      	mov	sp, r7
 800819e:	bd80      	pop	{r7, pc}

080081a0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80081a0:	b580      	push	{r7, lr}
 80081a2:	b088      	sub	sp, #32
 80081a4:	af00      	add	r7, sp, #0
 80081a6:	60f8      	str	r0, [r7, #12]
 80081a8:	60b9      	str	r1, [r7, #8]
 80081aa:	607a      	str	r2, [r7, #4]
 80081ac:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80081ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80081b8:	3b01      	subs	r3, #1
 80081ba:	009b      	lsls	r3, r3, #2
 80081bc:	4413      	add	r3, r2
 80081be:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80081c0:	69bb      	ldr	r3, [r7, #24]
 80081c2:	f023 0307 	bic.w	r3, r3, #7
 80081c6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80081c8:	69bb      	ldr	r3, [r7, #24]
 80081ca:	f003 0307 	and.w	r3, r3, #7
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d00a      	beq.n	80081e8 <prvInitialiseNewTask+0x48>
	__asm volatile
 80081d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081d6:	f383 8811 	msr	BASEPRI, r3
 80081da:	f3bf 8f6f 	isb	sy
 80081de:	f3bf 8f4f 	dsb	sy
 80081e2:	617b      	str	r3, [r7, #20]
}
 80081e4:	bf00      	nop
 80081e6:	e7fe      	b.n	80081e6 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80081e8:	68bb      	ldr	r3, [r7, #8]
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d01f      	beq.n	800822e <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80081ee:	2300      	movs	r3, #0
 80081f0:	61fb      	str	r3, [r7, #28]
 80081f2:	e012      	b.n	800821a <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80081f4:	68ba      	ldr	r2, [r7, #8]
 80081f6:	69fb      	ldr	r3, [r7, #28]
 80081f8:	4413      	add	r3, r2
 80081fa:	7819      	ldrb	r1, [r3, #0]
 80081fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80081fe:	69fb      	ldr	r3, [r7, #28]
 8008200:	4413      	add	r3, r2
 8008202:	3334      	adds	r3, #52	; 0x34
 8008204:	460a      	mov	r2, r1
 8008206:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008208:	68ba      	ldr	r2, [r7, #8]
 800820a:	69fb      	ldr	r3, [r7, #28]
 800820c:	4413      	add	r3, r2
 800820e:	781b      	ldrb	r3, [r3, #0]
 8008210:	2b00      	cmp	r3, #0
 8008212:	d006      	beq.n	8008222 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008214:	69fb      	ldr	r3, [r7, #28]
 8008216:	3301      	adds	r3, #1
 8008218:	61fb      	str	r3, [r7, #28]
 800821a:	69fb      	ldr	r3, [r7, #28]
 800821c:	2b0f      	cmp	r3, #15
 800821e:	d9e9      	bls.n	80081f4 <prvInitialiseNewTask+0x54>
 8008220:	e000      	b.n	8008224 <prvInitialiseNewTask+0x84>
			{
				break;
 8008222:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008224:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008226:	2200      	movs	r2, #0
 8008228:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800822c:	e003      	b.n	8008236 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800822e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008230:	2200      	movs	r2, #0
 8008232:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008236:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008238:	2b06      	cmp	r3, #6
 800823a:	d901      	bls.n	8008240 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800823c:	2306      	movs	r3, #6
 800823e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008240:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008242:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008244:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008246:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008248:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800824a:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800824c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800824e:	2200      	movs	r2, #0
 8008250:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008252:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008254:	3304      	adds	r3, #4
 8008256:	4618      	mov	r0, r3
 8008258:	f7ff fe6c 	bl	8007f34 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800825c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800825e:	3318      	adds	r3, #24
 8008260:	4618      	mov	r0, r3
 8008262:	f7ff fe67 	bl	8007f34 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008266:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008268:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800826a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800826c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800826e:	f1c3 0207 	rsb	r2, r3, #7
 8008272:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008274:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008276:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008278:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800827a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800827c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800827e:	2200      	movs	r2, #0
 8008280:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008284:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008286:	2200      	movs	r2, #0
 8008288:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800828c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800828e:	334c      	adds	r3, #76	; 0x4c
 8008290:	224c      	movs	r2, #76	; 0x4c
 8008292:	2100      	movs	r1, #0
 8008294:	4618      	mov	r0, r3
 8008296:	f001 fdce 	bl	8009e36 <memset>
 800829a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800829c:	4a0c      	ldr	r2, [pc, #48]	; (80082d0 <prvInitialiseNewTask+0x130>)
 800829e:	651a      	str	r2, [r3, #80]	; 0x50
 80082a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082a2:	4a0c      	ldr	r2, [pc, #48]	; (80082d4 <prvInitialiseNewTask+0x134>)
 80082a4:	655a      	str	r2, [r3, #84]	; 0x54
 80082a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082a8:	4a0b      	ldr	r2, [pc, #44]	; (80082d8 <prvInitialiseNewTask+0x138>)
 80082aa:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80082ac:	683a      	ldr	r2, [r7, #0]
 80082ae:	68f9      	ldr	r1, [r7, #12]
 80082b0:	69b8      	ldr	r0, [r7, #24]
 80082b2:	f000 fc1f 	bl	8008af4 <pxPortInitialiseStack>
 80082b6:	4602      	mov	r2, r0
 80082b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082ba:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80082bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d002      	beq.n	80082c8 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80082c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80082c6:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80082c8:	bf00      	nop
 80082ca:	3720      	adds	r7, #32
 80082cc:	46bd      	mov	sp, r7
 80082ce:	bd80      	pop	{r7, pc}
 80082d0:	20004d4c 	.word	0x20004d4c
 80082d4:	20004db4 	.word	0x20004db4
 80082d8:	20004e1c 	.word	0x20004e1c

080082dc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80082dc:	b580      	push	{r7, lr}
 80082de:	b082      	sub	sp, #8
 80082e0:	af00      	add	r7, sp, #0
 80082e2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80082e4:	f000 fd36 	bl	8008d54 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80082e8:	4b2a      	ldr	r3, [pc, #168]	; (8008394 <prvAddNewTaskToReadyList+0xb8>)
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	3301      	adds	r3, #1
 80082ee:	4a29      	ldr	r2, [pc, #164]	; (8008394 <prvAddNewTaskToReadyList+0xb8>)
 80082f0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80082f2:	4b29      	ldr	r3, [pc, #164]	; (8008398 <prvAddNewTaskToReadyList+0xbc>)
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d109      	bne.n	800830e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80082fa:	4a27      	ldr	r2, [pc, #156]	; (8008398 <prvAddNewTaskToReadyList+0xbc>)
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008300:	4b24      	ldr	r3, [pc, #144]	; (8008394 <prvAddNewTaskToReadyList+0xb8>)
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	2b01      	cmp	r3, #1
 8008306:	d110      	bne.n	800832a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008308:	f000 facc 	bl	80088a4 <prvInitialiseTaskLists>
 800830c:	e00d      	b.n	800832a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800830e:	4b23      	ldr	r3, [pc, #140]	; (800839c <prvAddNewTaskToReadyList+0xc0>)
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	2b00      	cmp	r3, #0
 8008314:	d109      	bne.n	800832a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008316:	4b20      	ldr	r3, [pc, #128]	; (8008398 <prvAddNewTaskToReadyList+0xbc>)
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008320:	429a      	cmp	r2, r3
 8008322:	d802      	bhi.n	800832a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008324:	4a1c      	ldr	r2, [pc, #112]	; (8008398 <prvAddNewTaskToReadyList+0xbc>)
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800832a:	4b1d      	ldr	r3, [pc, #116]	; (80083a0 <prvAddNewTaskToReadyList+0xc4>)
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	3301      	adds	r3, #1
 8008330:	4a1b      	ldr	r2, [pc, #108]	; (80083a0 <prvAddNewTaskToReadyList+0xc4>)
 8008332:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008338:	2201      	movs	r2, #1
 800833a:	409a      	lsls	r2, r3
 800833c:	4b19      	ldr	r3, [pc, #100]	; (80083a4 <prvAddNewTaskToReadyList+0xc8>)
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	4313      	orrs	r3, r2
 8008342:	4a18      	ldr	r2, [pc, #96]	; (80083a4 <prvAddNewTaskToReadyList+0xc8>)
 8008344:	6013      	str	r3, [r2, #0]
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800834a:	4613      	mov	r3, r2
 800834c:	009b      	lsls	r3, r3, #2
 800834e:	4413      	add	r3, r2
 8008350:	009b      	lsls	r3, r3, #2
 8008352:	4a15      	ldr	r2, [pc, #84]	; (80083a8 <prvAddNewTaskToReadyList+0xcc>)
 8008354:	441a      	add	r2, r3
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	3304      	adds	r3, #4
 800835a:	4619      	mov	r1, r3
 800835c:	4610      	mov	r0, r2
 800835e:	f7ff fdf6 	bl	8007f4e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008362:	f000 fd27 	bl	8008db4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008366:	4b0d      	ldr	r3, [pc, #52]	; (800839c <prvAddNewTaskToReadyList+0xc0>)
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	2b00      	cmp	r3, #0
 800836c:	d00e      	beq.n	800838c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800836e:	4b0a      	ldr	r3, [pc, #40]	; (8008398 <prvAddNewTaskToReadyList+0xbc>)
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008378:	429a      	cmp	r2, r3
 800837a:	d207      	bcs.n	800838c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800837c:	4b0b      	ldr	r3, [pc, #44]	; (80083ac <prvAddNewTaskToReadyList+0xd0>)
 800837e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008382:	601a      	str	r2, [r3, #0]
 8008384:	f3bf 8f4f 	dsb	sy
 8008388:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800838c:	bf00      	nop
 800838e:	3708      	adds	r7, #8
 8008390:	46bd      	mov	sp, r7
 8008392:	bd80      	pop	{r7, pc}
 8008394:	200010f8 	.word	0x200010f8
 8008398:	20000ff8 	.word	0x20000ff8
 800839c:	20001104 	.word	0x20001104
 80083a0:	20001114 	.word	0x20001114
 80083a4:	20001100 	.word	0x20001100
 80083a8:	20000ffc 	.word	0x20000ffc
 80083ac:	e000ed04 	.word	0xe000ed04

080083b0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80083b0:	b580      	push	{r7, lr}
 80083b2:	b084      	sub	sp, #16
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80083b8:	2300      	movs	r3, #0
 80083ba:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d017      	beq.n	80083f2 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80083c2:	4b13      	ldr	r3, [pc, #76]	; (8008410 <vTaskDelay+0x60>)
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d00a      	beq.n	80083e0 <vTaskDelay+0x30>
	__asm volatile
 80083ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083ce:	f383 8811 	msr	BASEPRI, r3
 80083d2:	f3bf 8f6f 	isb	sy
 80083d6:	f3bf 8f4f 	dsb	sy
 80083da:	60bb      	str	r3, [r7, #8]
}
 80083dc:	bf00      	nop
 80083de:	e7fe      	b.n	80083de <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80083e0:	f000 f884 	bl	80084ec <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80083e4:	2100      	movs	r1, #0
 80083e6:	6878      	ldr	r0, [r7, #4]
 80083e8:	f000 fb1e 	bl	8008a28 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80083ec:	f000 f88c 	bl	8008508 <xTaskResumeAll>
 80083f0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d107      	bne.n	8008408 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80083f8:	4b06      	ldr	r3, [pc, #24]	; (8008414 <vTaskDelay+0x64>)
 80083fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80083fe:	601a      	str	r2, [r3, #0]
 8008400:	f3bf 8f4f 	dsb	sy
 8008404:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008408:	bf00      	nop
 800840a:	3710      	adds	r7, #16
 800840c:	46bd      	mov	sp, r7
 800840e:	bd80      	pop	{r7, pc}
 8008410:	20001120 	.word	0x20001120
 8008414:	e000ed04 	.word	0xe000ed04

08008418 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008418:	b580      	push	{r7, lr}
 800841a:	b08a      	sub	sp, #40	; 0x28
 800841c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800841e:	2300      	movs	r3, #0
 8008420:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008422:	2300      	movs	r3, #0
 8008424:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008426:	463a      	mov	r2, r7
 8008428:	1d39      	adds	r1, r7, #4
 800842a:	f107 0308 	add.w	r3, r7, #8
 800842e:	4618      	mov	r0, r3
 8008430:	f7f9 fcc2 	bl	8001db8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008434:	6839      	ldr	r1, [r7, #0]
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	68ba      	ldr	r2, [r7, #8]
 800843a:	9202      	str	r2, [sp, #8]
 800843c:	9301      	str	r3, [sp, #4]
 800843e:	2300      	movs	r3, #0
 8008440:	9300      	str	r3, [sp, #0]
 8008442:	2300      	movs	r3, #0
 8008444:	460a      	mov	r2, r1
 8008446:	4921      	ldr	r1, [pc, #132]	; (80084cc <vTaskStartScheduler+0xb4>)
 8008448:	4821      	ldr	r0, [pc, #132]	; (80084d0 <vTaskStartScheduler+0xb8>)
 800844a:	f7ff fe07 	bl	800805c <xTaskCreateStatic>
 800844e:	4603      	mov	r3, r0
 8008450:	4a20      	ldr	r2, [pc, #128]	; (80084d4 <vTaskStartScheduler+0xbc>)
 8008452:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008454:	4b1f      	ldr	r3, [pc, #124]	; (80084d4 <vTaskStartScheduler+0xbc>)
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	2b00      	cmp	r3, #0
 800845a:	d002      	beq.n	8008462 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800845c:	2301      	movs	r3, #1
 800845e:	617b      	str	r3, [r7, #20]
 8008460:	e001      	b.n	8008466 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008462:	2300      	movs	r3, #0
 8008464:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008466:	697b      	ldr	r3, [r7, #20]
 8008468:	2b01      	cmp	r3, #1
 800846a:	d11b      	bne.n	80084a4 <vTaskStartScheduler+0x8c>
	__asm volatile
 800846c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008470:	f383 8811 	msr	BASEPRI, r3
 8008474:	f3bf 8f6f 	isb	sy
 8008478:	f3bf 8f4f 	dsb	sy
 800847c:	613b      	str	r3, [r7, #16]
}
 800847e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008480:	4b15      	ldr	r3, [pc, #84]	; (80084d8 <vTaskStartScheduler+0xc0>)
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	334c      	adds	r3, #76	; 0x4c
 8008486:	4a15      	ldr	r2, [pc, #84]	; (80084dc <vTaskStartScheduler+0xc4>)
 8008488:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800848a:	4b15      	ldr	r3, [pc, #84]	; (80084e0 <vTaskStartScheduler+0xc8>)
 800848c:	f04f 32ff 	mov.w	r2, #4294967295
 8008490:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008492:	4b14      	ldr	r3, [pc, #80]	; (80084e4 <vTaskStartScheduler+0xcc>)
 8008494:	2201      	movs	r2, #1
 8008496:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008498:	4b13      	ldr	r3, [pc, #76]	; (80084e8 <vTaskStartScheduler+0xd0>)
 800849a:	2200      	movs	r2, #0
 800849c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800849e:	f000 fbb7 	bl	8008c10 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80084a2:	e00e      	b.n	80084c2 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80084a4:	697b      	ldr	r3, [r7, #20]
 80084a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084aa:	d10a      	bne.n	80084c2 <vTaskStartScheduler+0xaa>
	__asm volatile
 80084ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084b0:	f383 8811 	msr	BASEPRI, r3
 80084b4:	f3bf 8f6f 	isb	sy
 80084b8:	f3bf 8f4f 	dsb	sy
 80084bc:	60fb      	str	r3, [r7, #12]
}
 80084be:	bf00      	nop
 80084c0:	e7fe      	b.n	80084c0 <vTaskStartScheduler+0xa8>
}
 80084c2:	bf00      	nop
 80084c4:	3718      	adds	r7, #24
 80084c6:	46bd      	mov	sp, r7
 80084c8:	bd80      	pop	{r7, pc}
 80084ca:	bf00      	nop
 80084cc:	0800c120 	.word	0x0800c120
 80084d0:	08008875 	.word	0x08008875
 80084d4:	2000111c 	.word	0x2000111c
 80084d8:	20000ff8 	.word	0x20000ff8
 80084dc:	2000007c 	.word	0x2000007c
 80084e0:	20001118 	.word	0x20001118
 80084e4:	20001104 	.word	0x20001104
 80084e8:	200010fc 	.word	0x200010fc

080084ec <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80084ec:	b480      	push	{r7}
 80084ee:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80084f0:	4b04      	ldr	r3, [pc, #16]	; (8008504 <vTaskSuspendAll+0x18>)
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	3301      	adds	r3, #1
 80084f6:	4a03      	ldr	r2, [pc, #12]	; (8008504 <vTaskSuspendAll+0x18>)
 80084f8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80084fa:	bf00      	nop
 80084fc:	46bd      	mov	sp, r7
 80084fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008502:	4770      	bx	lr
 8008504:	20001120 	.word	0x20001120

08008508 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008508:	b580      	push	{r7, lr}
 800850a:	b084      	sub	sp, #16
 800850c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800850e:	2300      	movs	r3, #0
 8008510:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008512:	2300      	movs	r3, #0
 8008514:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008516:	4b41      	ldr	r3, [pc, #260]	; (800861c <xTaskResumeAll+0x114>)
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	2b00      	cmp	r3, #0
 800851c:	d10a      	bne.n	8008534 <xTaskResumeAll+0x2c>
	__asm volatile
 800851e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008522:	f383 8811 	msr	BASEPRI, r3
 8008526:	f3bf 8f6f 	isb	sy
 800852a:	f3bf 8f4f 	dsb	sy
 800852e:	603b      	str	r3, [r7, #0]
}
 8008530:	bf00      	nop
 8008532:	e7fe      	b.n	8008532 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008534:	f000 fc0e 	bl	8008d54 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008538:	4b38      	ldr	r3, [pc, #224]	; (800861c <xTaskResumeAll+0x114>)
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	3b01      	subs	r3, #1
 800853e:	4a37      	ldr	r2, [pc, #220]	; (800861c <xTaskResumeAll+0x114>)
 8008540:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008542:	4b36      	ldr	r3, [pc, #216]	; (800861c <xTaskResumeAll+0x114>)
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	2b00      	cmp	r3, #0
 8008548:	d161      	bne.n	800860e <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800854a:	4b35      	ldr	r3, [pc, #212]	; (8008620 <xTaskResumeAll+0x118>)
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	2b00      	cmp	r3, #0
 8008550:	d05d      	beq.n	800860e <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008552:	e02e      	b.n	80085b2 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008554:	4b33      	ldr	r3, [pc, #204]	; (8008624 <xTaskResumeAll+0x11c>)
 8008556:	68db      	ldr	r3, [r3, #12]
 8008558:	68db      	ldr	r3, [r3, #12]
 800855a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	3318      	adds	r3, #24
 8008560:	4618      	mov	r0, r3
 8008562:	f7ff fd51 	bl	8008008 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	3304      	adds	r3, #4
 800856a:	4618      	mov	r0, r3
 800856c:	f7ff fd4c 	bl	8008008 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008574:	2201      	movs	r2, #1
 8008576:	409a      	lsls	r2, r3
 8008578:	4b2b      	ldr	r3, [pc, #172]	; (8008628 <xTaskResumeAll+0x120>)
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	4313      	orrs	r3, r2
 800857e:	4a2a      	ldr	r2, [pc, #168]	; (8008628 <xTaskResumeAll+0x120>)
 8008580:	6013      	str	r3, [r2, #0]
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008586:	4613      	mov	r3, r2
 8008588:	009b      	lsls	r3, r3, #2
 800858a:	4413      	add	r3, r2
 800858c:	009b      	lsls	r3, r3, #2
 800858e:	4a27      	ldr	r2, [pc, #156]	; (800862c <xTaskResumeAll+0x124>)
 8008590:	441a      	add	r2, r3
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	3304      	adds	r3, #4
 8008596:	4619      	mov	r1, r3
 8008598:	4610      	mov	r0, r2
 800859a:	f7ff fcd8 	bl	8007f4e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80085a2:	4b23      	ldr	r3, [pc, #140]	; (8008630 <xTaskResumeAll+0x128>)
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085a8:	429a      	cmp	r2, r3
 80085aa:	d302      	bcc.n	80085b2 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 80085ac:	4b21      	ldr	r3, [pc, #132]	; (8008634 <xTaskResumeAll+0x12c>)
 80085ae:	2201      	movs	r2, #1
 80085b0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80085b2:	4b1c      	ldr	r3, [pc, #112]	; (8008624 <xTaskResumeAll+0x11c>)
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d1cc      	bne.n	8008554 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d001      	beq.n	80085c4 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80085c0:	f000 fa12 	bl	80089e8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80085c4:	4b1c      	ldr	r3, [pc, #112]	; (8008638 <xTaskResumeAll+0x130>)
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d010      	beq.n	80085f2 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80085d0:	f000 f836 	bl	8008640 <xTaskIncrementTick>
 80085d4:	4603      	mov	r3, r0
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d002      	beq.n	80085e0 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 80085da:	4b16      	ldr	r3, [pc, #88]	; (8008634 <xTaskResumeAll+0x12c>)
 80085dc:	2201      	movs	r2, #1
 80085de:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	3b01      	subs	r3, #1
 80085e4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d1f1      	bne.n	80085d0 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 80085ec:	4b12      	ldr	r3, [pc, #72]	; (8008638 <xTaskResumeAll+0x130>)
 80085ee:	2200      	movs	r2, #0
 80085f0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80085f2:	4b10      	ldr	r3, [pc, #64]	; (8008634 <xTaskResumeAll+0x12c>)
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d009      	beq.n	800860e <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80085fa:	2301      	movs	r3, #1
 80085fc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80085fe:	4b0f      	ldr	r3, [pc, #60]	; (800863c <xTaskResumeAll+0x134>)
 8008600:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008604:	601a      	str	r2, [r3, #0]
 8008606:	f3bf 8f4f 	dsb	sy
 800860a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800860e:	f000 fbd1 	bl	8008db4 <vPortExitCritical>

	return xAlreadyYielded;
 8008612:	68bb      	ldr	r3, [r7, #8]
}
 8008614:	4618      	mov	r0, r3
 8008616:	3710      	adds	r7, #16
 8008618:	46bd      	mov	sp, r7
 800861a:	bd80      	pop	{r7, pc}
 800861c:	20001120 	.word	0x20001120
 8008620:	200010f8 	.word	0x200010f8
 8008624:	200010b8 	.word	0x200010b8
 8008628:	20001100 	.word	0x20001100
 800862c:	20000ffc 	.word	0x20000ffc
 8008630:	20000ff8 	.word	0x20000ff8
 8008634:	2000110c 	.word	0x2000110c
 8008638:	20001108 	.word	0x20001108
 800863c:	e000ed04 	.word	0xe000ed04

08008640 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008640:	b580      	push	{r7, lr}
 8008642:	b086      	sub	sp, #24
 8008644:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008646:	2300      	movs	r3, #0
 8008648:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800864a:	4b4e      	ldr	r3, [pc, #312]	; (8008784 <xTaskIncrementTick+0x144>)
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	2b00      	cmp	r3, #0
 8008650:	f040 808e 	bne.w	8008770 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008654:	4b4c      	ldr	r3, [pc, #304]	; (8008788 <xTaskIncrementTick+0x148>)
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	3301      	adds	r3, #1
 800865a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800865c:	4a4a      	ldr	r2, [pc, #296]	; (8008788 <xTaskIncrementTick+0x148>)
 800865e:	693b      	ldr	r3, [r7, #16]
 8008660:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008662:	693b      	ldr	r3, [r7, #16]
 8008664:	2b00      	cmp	r3, #0
 8008666:	d120      	bne.n	80086aa <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8008668:	4b48      	ldr	r3, [pc, #288]	; (800878c <xTaskIncrementTick+0x14c>)
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	2b00      	cmp	r3, #0
 8008670:	d00a      	beq.n	8008688 <xTaskIncrementTick+0x48>
	__asm volatile
 8008672:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008676:	f383 8811 	msr	BASEPRI, r3
 800867a:	f3bf 8f6f 	isb	sy
 800867e:	f3bf 8f4f 	dsb	sy
 8008682:	603b      	str	r3, [r7, #0]
}
 8008684:	bf00      	nop
 8008686:	e7fe      	b.n	8008686 <xTaskIncrementTick+0x46>
 8008688:	4b40      	ldr	r3, [pc, #256]	; (800878c <xTaskIncrementTick+0x14c>)
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	60fb      	str	r3, [r7, #12]
 800868e:	4b40      	ldr	r3, [pc, #256]	; (8008790 <xTaskIncrementTick+0x150>)
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	4a3e      	ldr	r2, [pc, #248]	; (800878c <xTaskIncrementTick+0x14c>)
 8008694:	6013      	str	r3, [r2, #0]
 8008696:	4a3e      	ldr	r2, [pc, #248]	; (8008790 <xTaskIncrementTick+0x150>)
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	6013      	str	r3, [r2, #0]
 800869c:	4b3d      	ldr	r3, [pc, #244]	; (8008794 <xTaskIncrementTick+0x154>)
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	3301      	adds	r3, #1
 80086a2:	4a3c      	ldr	r2, [pc, #240]	; (8008794 <xTaskIncrementTick+0x154>)
 80086a4:	6013      	str	r3, [r2, #0]
 80086a6:	f000 f99f 	bl	80089e8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80086aa:	4b3b      	ldr	r3, [pc, #236]	; (8008798 <xTaskIncrementTick+0x158>)
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	693a      	ldr	r2, [r7, #16]
 80086b0:	429a      	cmp	r2, r3
 80086b2:	d348      	bcc.n	8008746 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80086b4:	4b35      	ldr	r3, [pc, #212]	; (800878c <xTaskIncrementTick+0x14c>)
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d104      	bne.n	80086c8 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80086be:	4b36      	ldr	r3, [pc, #216]	; (8008798 <xTaskIncrementTick+0x158>)
 80086c0:	f04f 32ff 	mov.w	r2, #4294967295
 80086c4:	601a      	str	r2, [r3, #0]
					break;
 80086c6:	e03e      	b.n	8008746 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80086c8:	4b30      	ldr	r3, [pc, #192]	; (800878c <xTaskIncrementTick+0x14c>)
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	68db      	ldr	r3, [r3, #12]
 80086ce:	68db      	ldr	r3, [r3, #12]
 80086d0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80086d2:	68bb      	ldr	r3, [r7, #8]
 80086d4:	685b      	ldr	r3, [r3, #4]
 80086d6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80086d8:	693a      	ldr	r2, [r7, #16]
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	429a      	cmp	r2, r3
 80086de:	d203      	bcs.n	80086e8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80086e0:	4a2d      	ldr	r2, [pc, #180]	; (8008798 <xTaskIncrementTick+0x158>)
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80086e6:	e02e      	b.n	8008746 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80086e8:	68bb      	ldr	r3, [r7, #8]
 80086ea:	3304      	adds	r3, #4
 80086ec:	4618      	mov	r0, r3
 80086ee:	f7ff fc8b 	bl	8008008 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80086f2:	68bb      	ldr	r3, [r7, #8]
 80086f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d004      	beq.n	8008704 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80086fa:	68bb      	ldr	r3, [r7, #8]
 80086fc:	3318      	adds	r3, #24
 80086fe:	4618      	mov	r0, r3
 8008700:	f7ff fc82 	bl	8008008 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008704:	68bb      	ldr	r3, [r7, #8]
 8008706:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008708:	2201      	movs	r2, #1
 800870a:	409a      	lsls	r2, r3
 800870c:	4b23      	ldr	r3, [pc, #140]	; (800879c <xTaskIncrementTick+0x15c>)
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	4313      	orrs	r3, r2
 8008712:	4a22      	ldr	r2, [pc, #136]	; (800879c <xTaskIncrementTick+0x15c>)
 8008714:	6013      	str	r3, [r2, #0]
 8008716:	68bb      	ldr	r3, [r7, #8]
 8008718:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800871a:	4613      	mov	r3, r2
 800871c:	009b      	lsls	r3, r3, #2
 800871e:	4413      	add	r3, r2
 8008720:	009b      	lsls	r3, r3, #2
 8008722:	4a1f      	ldr	r2, [pc, #124]	; (80087a0 <xTaskIncrementTick+0x160>)
 8008724:	441a      	add	r2, r3
 8008726:	68bb      	ldr	r3, [r7, #8]
 8008728:	3304      	adds	r3, #4
 800872a:	4619      	mov	r1, r3
 800872c:	4610      	mov	r0, r2
 800872e:	f7ff fc0e 	bl	8007f4e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008732:	68bb      	ldr	r3, [r7, #8]
 8008734:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008736:	4b1b      	ldr	r3, [pc, #108]	; (80087a4 <xTaskIncrementTick+0x164>)
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800873c:	429a      	cmp	r2, r3
 800873e:	d3b9      	bcc.n	80086b4 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8008740:	2301      	movs	r3, #1
 8008742:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008744:	e7b6      	b.n	80086b4 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008746:	4b17      	ldr	r3, [pc, #92]	; (80087a4 <xTaskIncrementTick+0x164>)
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800874c:	4914      	ldr	r1, [pc, #80]	; (80087a0 <xTaskIncrementTick+0x160>)
 800874e:	4613      	mov	r3, r2
 8008750:	009b      	lsls	r3, r3, #2
 8008752:	4413      	add	r3, r2
 8008754:	009b      	lsls	r3, r3, #2
 8008756:	440b      	add	r3, r1
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	2b01      	cmp	r3, #1
 800875c:	d901      	bls.n	8008762 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800875e:	2301      	movs	r3, #1
 8008760:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008762:	4b11      	ldr	r3, [pc, #68]	; (80087a8 <xTaskIncrementTick+0x168>)
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	2b00      	cmp	r3, #0
 8008768:	d007      	beq.n	800877a <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800876a:	2301      	movs	r3, #1
 800876c:	617b      	str	r3, [r7, #20]
 800876e:	e004      	b.n	800877a <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008770:	4b0e      	ldr	r3, [pc, #56]	; (80087ac <xTaskIncrementTick+0x16c>)
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	3301      	adds	r3, #1
 8008776:	4a0d      	ldr	r2, [pc, #52]	; (80087ac <xTaskIncrementTick+0x16c>)
 8008778:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800877a:	697b      	ldr	r3, [r7, #20]
}
 800877c:	4618      	mov	r0, r3
 800877e:	3718      	adds	r7, #24
 8008780:	46bd      	mov	sp, r7
 8008782:	bd80      	pop	{r7, pc}
 8008784:	20001120 	.word	0x20001120
 8008788:	200010fc 	.word	0x200010fc
 800878c:	200010b0 	.word	0x200010b0
 8008790:	200010b4 	.word	0x200010b4
 8008794:	20001110 	.word	0x20001110
 8008798:	20001118 	.word	0x20001118
 800879c:	20001100 	.word	0x20001100
 80087a0:	20000ffc 	.word	0x20000ffc
 80087a4:	20000ff8 	.word	0x20000ff8
 80087a8:	2000110c 	.word	0x2000110c
 80087ac:	20001108 	.word	0x20001108

080087b0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80087b0:	b480      	push	{r7}
 80087b2:	b087      	sub	sp, #28
 80087b4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80087b6:	4b29      	ldr	r3, [pc, #164]	; (800885c <vTaskSwitchContext+0xac>)
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d003      	beq.n	80087c6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80087be:	4b28      	ldr	r3, [pc, #160]	; (8008860 <vTaskSwitchContext+0xb0>)
 80087c0:	2201      	movs	r2, #1
 80087c2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80087c4:	e044      	b.n	8008850 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 80087c6:	4b26      	ldr	r3, [pc, #152]	; (8008860 <vTaskSwitchContext+0xb0>)
 80087c8:	2200      	movs	r2, #0
 80087ca:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80087cc:	4b25      	ldr	r3, [pc, #148]	; (8008864 <vTaskSwitchContext+0xb4>)
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	fab3 f383 	clz	r3, r3
 80087d8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80087da:	7afb      	ldrb	r3, [r7, #11]
 80087dc:	f1c3 031f 	rsb	r3, r3, #31
 80087e0:	617b      	str	r3, [r7, #20]
 80087e2:	4921      	ldr	r1, [pc, #132]	; (8008868 <vTaskSwitchContext+0xb8>)
 80087e4:	697a      	ldr	r2, [r7, #20]
 80087e6:	4613      	mov	r3, r2
 80087e8:	009b      	lsls	r3, r3, #2
 80087ea:	4413      	add	r3, r2
 80087ec:	009b      	lsls	r3, r3, #2
 80087ee:	440b      	add	r3, r1
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d10a      	bne.n	800880c <vTaskSwitchContext+0x5c>
	__asm volatile
 80087f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087fa:	f383 8811 	msr	BASEPRI, r3
 80087fe:	f3bf 8f6f 	isb	sy
 8008802:	f3bf 8f4f 	dsb	sy
 8008806:	607b      	str	r3, [r7, #4]
}
 8008808:	bf00      	nop
 800880a:	e7fe      	b.n	800880a <vTaskSwitchContext+0x5a>
 800880c:	697a      	ldr	r2, [r7, #20]
 800880e:	4613      	mov	r3, r2
 8008810:	009b      	lsls	r3, r3, #2
 8008812:	4413      	add	r3, r2
 8008814:	009b      	lsls	r3, r3, #2
 8008816:	4a14      	ldr	r2, [pc, #80]	; (8008868 <vTaskSwitchContext+0xb8>)
 8008818:	4413      	add	r3, r2
 800881a:	613b      	str	r3, [r7, #16]
 800881c:	693b      	ldr	r3, [r7, #16]
 800881e:	685b      	ldr	r3, [r3, #4]
 8008820:	685a      	ldr	r2, [r3, #4]
 8008822:	693b      	ldr	r3, [r7, #16]
 8008824:	605a      	str	r2, [r3, #4]
 8008826:	693b      	ldr	r3, [r7, #16]
 8008828:	685a      	ldr	r2, [r3, #4]
 800882a:	693b      	ldr	r3, [r7, #16]
 800882c:	3308      	adds	r3, #8
 800882e:	429a      	cmp	r2, r3
 8008830:	d104      	bne.n	800883c <vTaskSwitchContext+0x8c>
 8008832:	693b      	ldr	r3, [r7, #16]
 8008834:	685b      	ldr	r3, [r3, #4]
 8008836:	685a      	ldr	r2, [r3, #4]
 8008838:	693b      	ldr	r3, [r7, #16]
 800883a:	605a      	str	r2, [r3, #4]
 800883c:	693b      	ldr	r3, [r7, #16]
 800883e:	685b      	ldr	r3, [r3, #4]
 8008840:	68db      	ldr	r3, [r3, #12]
 8008842:	4a0a      	ldr	r2, [pc, #40]	; (800886c <vTaskSwitchContext+0xbc>)
 8008844:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008846:	4b09      	ldr	r3, [pc, #36]	; (800886c <vTaskSwitchContext+0xbc>)
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	334c      	adds	r3, #76	; 0x4c
 800884c:	4a08      	ldr	r2, [pc, #32]	; (8008870 <vTaskSwitchContext+0xc0>)
 800884e:	6013      	str	r3, [r2, #0]
}
 8008850:	bf00      	nop
 8008852:	371c      	adds	r7, #28
 8008854:	46bd      	mov	sp, r7
 8008856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800885a:	4770      	bx	lr
 800885c:	20001120 	.word	0x20001120
 8008860:	2000110c 	.word	0x2000110c
 8008864:	20001100 	.word	0x20001100
 8008868:	20000ffc 	.word	0x20000ffc
 800886c:	20000ff8 	.word	0x20000ff8
 8008870:	2000007c 	.word	0x2000007c

08008874 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008874:	b580      	push	{r7, lr}
 8008876:	b082      	sub	sp, #8
 8008878:	af00      	add	r7, sp, #0
 800887a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800887c:	f000 f852 	bl	8008924 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008880:	4b06      	ldr	r3, [pc, #24]	; (800889c <prvIdleTask+0x28>)
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	2b01      	cmp	r3, #1
 8008886:	d9f9      	bls.n	800887c <prvIdleTask+0x8>
			{
				taskYIELD();
 8008888:	4b05      	ldr	r3, [pc, #20]	; (80088a0 <prvIdleTask+0x2c>)
 800888a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800888e:	601a      	str	r2, [r3, #0]
 8008890:	f3bf 8f4f 	dsb	sy
 8008894:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008898:	e7f0      	b.n	800887c <prvIdleTask+0x8>
 800889a:	bf00      	nop
 800889c:	20000ffc 	.word	0x20000ffc
 80088a0:	e000ed04 	.word	0xe000ed04

080088a4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80088a4:	b580      	push	{r7, lr}
 80088a6:	b082      	sub	sp, #8
 80088a8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80088aa:	2300      	movs	r3, #0
 80088ac:	607b      	str	r3, [r7, #4]
 80088ae:	e00c      	b.n	80088ca <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80088b0:	687a      	ldr	r2, [r7, #4]
 80088b2:	4613      	mov	r3, r2
 80088b4:	009b      	lsls	r3, r3, #2
 80088b6:	4413      	add	r3, r2
 80088b8:	009b      	lsls	r3, r3, #2
 80088ba:	4a12      	ldr	r2, [pc, #72]	; (8008904 <prvInitialiseTaskLists+0x60>)
 80088bc:	4413      	add	r3, r2
 80088be:	4618      	mov	r0, r3
 80088c0:	f7ff fb18 	bl	8007ef4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	3301      	adds	r3, #1
 80088c8:	607b      	str	r3, [r7, #4]
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	2b06      	cmp	r3, #6
 80088ce:	d9ef      	bls.n	80088b0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80088d0:	480d      	ldr	r0, [pc, #52]	; (8008908 <prvInitialiseTaskLists+0x64>)
 80088d2:	f7ff fb0f 	bl	8007ef4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80088d6:	480d      	ldr	r0, [pc, #52]	; (800890c <prvInitialiseTaskLists+0x68>)
 80088d8:	f7ff fb0c 	bl	8007ef4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80088dc:	480c      	ldr	r0, [pc, #48]	; (8008910 <prvInitialiseTaskLists+0x6c>)
 80088de:	f7ff fb09 	bl	8007ef4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80088e2:	480c      	ldr	r0, [pc, #48]	; (8008914 <prvInitialiseTaskLists+0x70>)
 80088e4:	f7ff fb06 	bl	8007ef4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80088e8:	480b      	ldr	r0, [pc, #44]	; (8008918 <prvInitialiseTaskLists+0x74>)
 80088ea:	f7ff fb03 	bl	8007ef4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80088ee:	4b0b      	ldr	r3, [pc, #44]	; (800891c <prvInitialiseTaskLists+0x78>)
 80088f0:	4a05      	ldr	r2, [pc, #20]	; (8008908 <prvInitialiseTaskLists+0x64>)
 80088f2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80088f4:	4b0a      	ldr	r3, [pc, #40]	; (8008920 <prvInitialiseTaskLists+0x7c>)
 80088f6:	4a05      	ldr	r2, [pc, #20]	; (800890c <prvInitialiseTaskLists+0x68>)
 80088f8:	601a      	str	r2, [r3, #0]
}
 80088fa:	bf00      	nop
 80088fc:	3708      	adds	r7, #8
 80088fe:	46bd      	mov	sp, r7
 8008900:	bd80      	pop	{r7, pc}
 8008902:	bf00      	nop
 8008904:	20000ffc 	.word	0x20000ffc
 8008908:	20001088 	.word	0x20001088
 800890c:	2000109c 	.word	0x2000109c
 8008910:	200010b8 	.word	0x200010b8
 8008914:	200010cc 	.word	0x200010cc
 8008918:	200010e4 	.word	0x200010e4
 800891c:	200010b0 	.word	0x200010b0
 8008920:	200010b4 	.word	0x200010b4

08008924 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008924:	b580      	push	{r7, lr}
 8008926:	b082      	sub	sp, #8
 8008928:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800892a:	e019      	b.n	8008960 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800892c:	f000 fa12 	bl	8008d54 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008930:	4b10      	ldr	r3, [pc, #64]	; (8008974 <prvCheckTasksWaitingTermination+0x50>)
 8008932:	68db      	ldr	r3, [r3, #12]
 8008934:	68db      	ldr	r3, [r3, #12]
 8008936:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	3304      	adds	r3, #4
 800893c:	4618      	mov	r0, r3
 800893e:	f7ff fb63 	bl	8008008 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008942:	4b0d      	ldr	r3, [pc, #52]	; (8008978 <prvCheckTasksWaitingTermination+0x54>)
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	3b01      	subs	r3, #1
 8008948:	4a0b      	ldr	r2, [pc, #44]	; (8008978 <prvCheckTasksWaitingTermination+0x54>)
 800894a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800894c:	4b0b      	ldr	r3, [pc, #44]	; (800897c <prvCheckTasksWaitingTermination+0x58>)
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	3b01      	subs	r3, #1
 8008952:	4a0a      	ldr	r2, [pc, #40]	; (800897c <prvCheckTasksWaitingTermination+0x58>)
 8008954:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008956:	f000 fa2d 	bl	8008db4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800895a:	6878      	ldr	r0, [r7, #4]
 800895c:	f000 f810 	bl	8008980 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008960:	4b06      	ldr	r3, [pc, #24]	; (800897c <prvCheckTasksWaitingTermination+0x58>)
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	2b00      	cmp	r3, #0
 8008966:	d1e1      	bne.n	800892c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008968:	bf00      	nop
 800896a:	bf00      	nop
 800896c:	3708      	adds	r7, #8
 800896e:	46bd      	mov	sp, r7
 8008970:	bd80      	pop	{r7, pc}
 8008972:	bf00      	nop
 8008974:	200010cc 	.word	0x200010cc
 8008978:	200010f8 	.word	0x200010f8
 800897c:	200010e0 	.word	0x200010e0

08008980 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008980:	b580      	push	{r7, lr}
 8008982:	b084      	sub	sp, #16
 8008984:	af00      	add	r7, sp, #0
 8008986:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	334c      	adds	r3, #76	; 0x4c
 800898c:	4618      	mov	r0, r3
 800898e:	f001 fa6f 	bl	8009e70 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8008998:	2b00      	cmp	r3, #0
 800899a:	d108      	bne.n	80089ae <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089a0:	4618      	mov	r0, r3
 80089a2:	f000 fb85 	bl	80090b0 <vPortFree>
				vPortFree( pxTCB );
 80089a6:	6878      	ldr	r0, [r7, #4]
 80089a8:	f000 fb82 	bl	80090b0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80089ac:	e018      	b.n	80089e0 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 80089b4:	2b01      	cmp	r3, #1
 80089b6:	d103      	bne.n	80089c0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80089b8:	6878      	ldr	r0, [r7, #4]
 80089ba:	f000 fb79 	bl	80090b0 <vPortFree>
	}
 80089be:	e00f      	b.n	80089e0 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 80089c6:	2b02      	cmp	r3, #2
 80089c8:	d00a      	beq.n	80089e0 <prvDeleteTCB+0x60>
	__asm volatile
 80089ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089ce:	f383 8811 	msr	BASEPRI, r3
 80089d2:	f3bf 8f6f 	isb	sy
 80089d6:	f3bf 8f4f 	dsb	sy
 80089da:	60fb      	str	r3, [r7, #12]
}
 80089dc:	bf00      	nop
 80089de:	e7fe      	b.n	80089de <prvDeleteTCB+0x5e>
	}
 80089e0:	bf00      	nop
 80089e2:	3710      	adds	r7, #16
 80089e4:	46bd      	mov	sp, r7
 80089e6:	bd80      	pop	{r7, pc}

080089e8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80089e8:	b480      	push	{r7}
 80089ea:	b083      	sub	sp, #12
 80089ec:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80089ee:	4b0c      	ldr	r3, [pc, #48]	; (8008a20 <prvResetNextTaskUnblockTime+0x38>)
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d104      	bne.n	8008a02 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80089f8:	4b0a      	ldr	r3, [pc, #40]	; (8008a24 <prvResetNextTaskUnblockTime+0x3c>)
 80089fa:	f04f 32ff 	mov.w	r2, #4294967295
 80089fe:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008a00:	e008      	b.n	8008a14 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008a02:	4b07      	ldr	r3, [pc, #28]	; (8008a20 <prvResetNextTaskUnblockTime+0x38>)
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	68db      	ldr	r3, [r3, #12]
 8008a08:	68db      	ldr	r3, [r3, #12]
 8008a0a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	685b      	ldr	r3, [r3, #4]
 8008a10:	4a04      	ldr	r2, [pc, #16]	; (8008a24 <prvResetNextTaskUnblockTime+0x3c>)
 8008a12:	6013      	str	r3, [r2, #0]
}
 8008a14:	bf00      	nop
 8008a16:	370c      	adds	r7, #12
 8008a18:	46bd      	mov	sp, r7
 8008a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a1e:	4770      	bx	lr
 8008a20:	200010b0 	.word	0x200010b0
 8008a24:	20001118 	.word	0x20001118

08008a28 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008a28:	b580      	push	{r7, lr}
 8008a2a:	b084      	sub	sp, #16
 8008a2c:	af00      	add	r7, sp, #0
 8008a2e:	6078      	str	r0, [r7, #4]
 8008a30:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008a32:	4b29      	ldr	r3, [pc, #164]	; (8008ad8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008a38:	4b28      	ldr	r3, [pc, #160]	; (8008adc <prvAddCurrentTaskToDelayedList+0xb4>)
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	3304      	adds	r3, #4
 8008a3e:	4618      	mov	r0, r3
 8008a40:	f7ff fae2 	bl	8008008 <uxListRemove>
 8008a44:	4603      	mov	r3, r0
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d10b      	bne.n	8008a62 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8008a4a:	4b24      	ldr	r3, [pc, #144]	; (8008adc <prvAddCurrentTaskToDelayedList+0xb4>)
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a50:	2201      	movs	r2, #1
 8008a52:	fa02 f303 	lsl.w	r3, r2, r3
 8008a56:	43da      	mvns	r2, r3
 8008a58:	4b21      	ldr	r3, [pc, #132]	; (8008ae0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	4013      	ands	r3, r2
 8008a5e:	4a20      	ldr	r2, [pc, #128]	; (8008ae0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008a60:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a68:	d10a      	bne.n	8008a80 <prvAddCurrentTaskToDelayedList+0x58>
 8008a6a:	683b      	ldr	r3, [r7, #0]
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d007      	beq.n	8008a80 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008a70:	4b1a      	ldr	r3, [pc, #104]	; (8008adc <prvAddCurrentTaskToDelayedList+0xb4>)
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	3304      	adds	r3, #4
 8008a76:	4619      	mov	r1, r3
 8008a78:	481a      	ldr	r0, [pc, #104]	; (8008ae4 <prvAddCurrentTaskToDelayedList+0xbc>)
 8008a7a:	f7ff fa68 	bl	8007f4e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008a7e:	e026      	b.n	8008ace <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008a80:	68fa      	ldr	r2, [r7, #12]
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	4413      	add	r3, r2
 8008a86:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008a88:	4b14      	ldr	r3, [pc, #80]	; (8008adc <prvAddCurrentTaskToDelayedList+0xb4>)
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	68ba      	ldr	r2, [r7, #8]
 8008a8e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008a90:	68ba      	ldr	r2, [r7, #8]
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	429a      	cmp	r2, r3
 8008a96:	d209      	bcs.n	8008aac <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008a98:	4b13      	ldr	r3, [pc, #76]	; (8008ae8 <prvAddCurrentTaskToDelayedList+0xc0>)
 8008a9a:	681a      	ldr	r2, [r3, #0]
 8008a9c:	4b0f      	ldr	r3, [pc, #60]	; (8008adc <prvAddCurrentTaskToDelayedList+0xb4>)
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	3304      	adds	r3, #4
 8008aa2:	4619      	mov	r1, r3
 8008aa4:	4610      	mov	r0, r2
 8008aa6:	f7ff fa76 	bl	8007f96 <vListInsert>
}
 8008aaa:	e010      	b.n	8008ace <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008aac:	4b0f      	ldr	r3, [pc, #60]	; (8008aec <prvAddCurrentTaskToDelayedList+0xc4>)
 8008aae:	681a      	ldr	r2, [r3, #0]
 8008ab0:	4b0a      	ldr	r3, [pc, #40]	; (8008adc <prvAddCurrentTaskToDelayedList+0xb4>)
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	3304      	adds	r3, #4
 8008ab6:	4619      	mov	r1, r3
 8008ab8:	4610      	mov	r0, r2
 8008aba:	f7ff fa6c 	bl	8007f96 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008abe:	4b0c      	ldr	r3, [pc, #48]	; (8008af0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	68ba      	ldr	r2, [r7, #8]
 8008ac4:	429a      	cmp	r2, r3
 8008ac6:	d202      	bcs.n	8008ace <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8008ac8:	4a09      	ldr	r2, [pc, #36]	; (8008af0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008aca:	68bb      	ldr	r3, [r7, #8]
 8008acc:	6013      	str	r3, [r2, #0]
}
 8008ace:	bf00      	nop
 8008ad0:	3710      	adds	r7, #16
 8008ad2:	46bd      	mov	sp, r7
 8008ad4:	bd80      	pop	{r7, pc}
 8008ad6:	bf00      	nop
 8008ad8:	200010fc 	.word	0x200010fc
 8008adc:	20000ff8 	.word	0x20000ff8
 8008ae0:	20001100 	.word	0x20001100
 8008ae4:	200010e4 	.word	0x200010e4
 8008ae8:	200010b4 	.word	0x200010b4
 8008aec:	200010b0 	.word	0x200010b0
 8008af0:	20001118 	.word	0x20001118

08008af4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008af4:	b480      	push	{r7}
 8008af6:	b085      	sub	sp, #20
 8008af8:	af00      	add	r7, sp, #0
 8008afa:	60f8      	str	r0, [r7, #12]
 8008afc:	60b9      	str	r1, [r7, #8]
 8008afe:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	3b04      	subs	r3, #4
 8008b04:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008b0c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	3b04      	subs	r3, #4
 8008b12:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008b14:	68bb      	ldr	r3, [r7, #8]
 8008b16:	f023 0201 	bic.w	r2, r3, #1
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	3b04      	subs	r3, #4
 8008b22:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008b24:	4a0c      	ldr	r2, [pc, #48]	; (8008b58 <pxPortInitialiseStack+0x64>)
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	3b14      	subs	r3, #20
 8008b2e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008b30:	687a      	ldr	r2, [r7, #4]
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	3b04      	subs	r3, #4
 8008b3a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	f06f 0202 	mvn.w	r2, #2
 8008b42:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	3b20      	subs	r3, #32
 8008b48:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008b4a:	68fb      	ldr	r3, [r7, #12]
}
 8008b4c:	4618      	mov	r0, r3
 8008b4e:	3714      	adds	r7, #20
 8008b50:	46bd      	mov	sp, r7
 8008b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b56:	4770      	bx	lr
 8008b58:	08008b5d 	.word	0x08008b5d

08008b5c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008b5c:	b480      	push	{r7}
 8008b5e:	b085      	sub	sp, #20
 8008b60:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008b62:	2300      	movs	r3, #0
 8008b64:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008b66:	4b12      	ldr	r3, [pc, #72]	; (8008bb0 <prvTaskExitError+0x54>)
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b6e:	d00a      	beq.n	8008b86 <prvTaskExitError+0x2a>
	__asm volatile
 8008b70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b74:	f383 8811 	msr	BASEPRI, r3
 8008b78:	f3bf 8f6f 	isb	sy
 8008b7c:	f3bf 8f4f 	dsb	sy
 8008b80:	60fb      	str	r3, [r7, #12]
}
 8008b82:	bf00      	nop
 8008b84:	e7fe      	b.n	8008b84 <prvTaskExitError+0x28>
	__asm volatile
 8008b86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b8a:	f383 8811 	msr	BASEPRI, r3
 8008b8e:	f3bf 8f6f 	isb	sy
 8008b92:	f3bf 8f4f 	dsb	sy
 8008b96:	60bb      	str	r3, [r7, #8]
}
 8008b98:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008b9a:	bf00      	nop
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d0fc      	beq.n	8008b9c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008ba2:	bf00      	nop
 8008ba4:	bf00      	nop
 8008ba6:	3714      	adds	r7, #20
 8008ba8:	46bd      	mov	sp, r7
 8008baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bae:	4770      	bx	lr
 8008bb0:	20000020 	.word	0x20000020
	...

08008bc0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008bc0:	4b07      	ldr	r3, [pc, #28]	; (8008be0 <pxCurrentTCBConst2>)
 8008bc2:	6819      	ldr	r1, [r3, #0]
 8008bc4:	6808      	ldr	r0, [r1, #0]
 8008bc6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bca:	f380 8809 	msr	PSP, r0
 8008bce:	f3bf 8f6f 	isb	sy
 8008bd2:	f04f 0000 	mov.w	r0, #0
 8008bd6:	f380 8811 	msr	BASEPRI, r0
 8008bda:	4770      	bx	lr
 8008bdc:	f3af 8000 	nop.w

08008be0 <pxCurrentTCBConst2>:
 8008be0:	20000ff8 	.word	0x20000ff8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008be4:	bf00      	nop
 8008be6:	bf00      	nop

08008be8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008be8:	4808      	ldr	r0, [pc, #32]	; (8008c0c <prvPortStartFirstTask+0x24>)
 8008bea:	6800      	ldr	r0, [r0, #0]
 8008bec:	6800      	ldr	r0, [r0, #0]
 8008bee:	f380 8808 	msr	MSP, r0
 8008bf2:	f04f 0000 	mov.w	r0, #0
 8008bf6:	f380 8814 	msr	CONTROL, r0
 8008bfa:	b662      	cpsie	i
 8008bfc:	b661      	cpsie	f
 8008bfe:	f3bf 8f4f 	dsb	sy
 8008c02:	f3bf 8f6f 	isb	sy
 8008c06:	df00      	svc	0
 8008c08:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008c0a:	bf00      	nop
 8008c0c:	e000ed08 	.word	0xe000ed08

08008c10 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008c10:	b580      	push	{r7, lr}
 8008c12:	b086      	sub	sp, #24
 8008c14:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008c16:	4b46      	ldr	r3, [pc, #280]	; (8008d30 <xPortStartScheduler+0x120>)
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	4a46      	ldr	r2, [pc, #280]	; (8008d34 <xPortStartScheduler+0x124>)
 8008c1c:	4293      	cmp	r3, r2
 8008c1e:	d10a      	bne.n	8008c36 <xPortStartScheduler+0x26>
	__asm volatile
 8008c20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c24:	f383 8811 	msr	BASEPRI, r3
 8008c28:	f3bf 8f6f 	isb	sy
 8008c2c:	f3bf 8f4f 	dsb	sy
 8008c30:	613b      	str	r3, [r7, #16]
}
 8008c32:	bf00      	nop
 8008c34:	e7fe      	b.n	8008c34 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008c36:	4b3e      	ldr	r3, [pc, #248]	; (8008d30 <xPortStartScheduler+0x120>)
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	4a3f      	ldr	r2, [pc, #252]	; (8008d38 <xPortStartScheduler+0x128>)
 8008c3c:	4293      	cmp	r3, r2
 8008c3e:	d10a      	bne.n	8008c56 <xPortStartScheduler+0x46>
	__asm volatile
 8008c40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c44:	f383 8811 	msr	BASEPRI, r3
 8008c48:	f3bf 8f6f 	isb	sy
 8008c4c:	f3bf 8f4f 	dsb	sy
 8008c50:	60fb      	str	r3, [r7, #12]
}
 8008c52:	bf00      	nop
 8008c54:	e7fe      	b.n	8008c54 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008c56:	4b39      	ldr	r3, [pc, #228]	; (8008d3c <xPortStartScheduler+0x12c>)
 8008c58:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008c5a:	697b      	ldr	r3, [r7, #20]
 8008c5c:	781b      	ldrb	r3, [r3, #0]
 8008c5e:	b2db      	uxtb	r3, r3
 8008c60:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008c62:	697b      	ldr	r3, [r7, #20]
 8008c64:	22ff      	movs	r2, #255	; 0xff
 8008c66:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008c68:	697b      	ldr	r3, [r7, #20]
 8008c6a:	781b      	ldrb	r3, [r3, #0]
 8008c6c:	b2db      	uxtb	r3, r3
 8008c6e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008c70:	78fb      	ldrb	r3, [r7, #3]
 8008c72:	b2db      	uxtb	r3, r3
 8008c74:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008c78:	b2da      	uxtb	r2, r3
 8008c7a:	4b31      	ldr	r3, [pc, #196]	; (8008d40 <xPortStartScheduler+0x130>)
 8008c7c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008c7e:	4b31      	ldr	r3, [pc, #196]	; (8008d44 <xPortStartScheduler+0x134>)
 8008c80:	2207      	movs	r2, #7
 8008c82:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008c84:	e009      	b.n	8008c9a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8008c86:	4b2f      	ldr	r3, [pc, #188]	; (8008d44 <xPortStartScheduler+0x134>)
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	3b01      	subs	r3, #1
 8008c8c:	4a2d      	ldr	r2, [pc, #180]	; (8008d44 <xPortStartScheduler+0x134>)
 8008c8e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008c90:	78fb      	ldrb	r3, [r7, #3]
 8008c92:	b2db      	uxtb	r3, r3
 8008c94:	005b      	lsls	r3, r3, #1
 8008c96:	b2db      	uxtb	r3, r3
 8008c98:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008c9a:	78fb      	ldrb	r3, [r7, #3]
 8008c9c:	b2db      	uxtb	r3, r3
 8008c9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008ca2:	2b80      	cmp	r3, #128	; 0x80
 8008ca4:	d0ef      	beq.n	8008c86 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008ca6:	4b27      	ldr	r3, [pc, #156]	; (8008d44 <xPortStartScheduler+0x134>)
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	f1c3 0307 	rsb	r3, r3, #7
 8008cae:	2b04      	cmp	r3, #4
 8008cb0:	d00a      	beq.n	8008cc8 <xPortStartScheduler+0xb8>
	__asm volatile
 8008cb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cb6:	f383 8811 	msr	BASEPRI, r3
 8008cba:	f3bf 8f6f 	isb	sy
 8008cbe:	f3bf 8f4f 	dsb	sy
 8008cc2:	60bb      	str	r3, [r7, #8]
}
 8008cc4:	bf00      	nop
 8008cc6:	e7fe      	b.n	8008cc6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008cc8:	4b1e      	ldr	r3, [pc, #120]	; (8008d44 <xPortStartScheduler+0x134>)
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	021b      	lsls	r3, r3, #8
 8008cce:	4a1d      	ldr	r2, [pc, #116]	; (8008d44 <xPortStartScheduler+0x134>)
 8008cd0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008cd2:	4b1c      	ldr	r3, [pc, #112]	; (8008d44 <xPortStartScheduler+0x134>)
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008cda:	4a1a      	ldr	r2, [pc, #104]	; (8008d44 <xPortStartScheduler+0x134>)
 8008cdc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	b2da      	uxtb	r2, r3
 8008ce2:	697b      	ldr	r3, [r7, #20]
 8008ce4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008ce6:	4b18      	ldr	r3, [pc, #96]	; (8008d48 <xPortStartScheduler+0x138>)
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	4a17      	ldr	r2, [pc, #92]	; (8008d48 <xPortStartScheduler+0x138>)
 8008cec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008cf0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008cf2:	4b15      	ldr	r3, [pc, #84]	; (8008d48 <xPortStartScheduler+0x138>)
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	4a14      	ldr	r2, [pc, #80]	; (8008d48 <xPortStartScheduler+0x138>)
 8008cf8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8008cfc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008cfe:	f000 f8dd 	bl	8008ebc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008d02:	4b12      	ldr	r3, [pc, #72]	; (8008d4c <xPortStartScheduler+0x13c>)
 8008d04:	2200      	movs	r2, #0
 8008d06:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008d08:	f000 f8fc 	bl	8008f04 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008d0c:	4b10      	ldr	r3, [pc, #64]	; (8008d50 <xPortStartScheduler+0x140>)
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	4a0f      	ldr	r2, [pc, #60]	; (8008d50 <xPortStartScheduler+0x140>)
 8008d12:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8008d16:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008d18:	f7ff ff66 	bl	8008be8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008d1c:	f7ff fd48 	bl	80087b0 <vTaskSwitchContext>
	prvTaskExitError();
 8008d20:	f7ff ff1c 	bl	8008b5c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008d24:	2300      	movs	r3, #0
}
 8008d26:	4618      	mov	r0, r3
 8008d28:	3718      	adds	r7, #24
 8008d2a:	46bd      	mov	sp, r7
 8008d2c:	bd80      	pop	{r7, pc}
 8008d2e:	bf00      	nop
 8008d30:	e000ed00 	.word	0xe000ed00
 8008d34:	410fc271 	.word	0x410fc271
 8008d38:	410fc270 	.word	0x410fc270
 8008d3c:	e000e400 	.word	0xe000e400
 8008d40:	20001124 	.word	0x20001124
 8008d44:	20001128 	.word	0x20001128
 8008d48:	e000ed20 	.word	0xe000ed20
 8008d4c:	20000020 	.word	0x20000020
 8008d50:	e000ef34 	.word	0xe000ef34

08008d54 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008d54:	b480      	push	{r7}
 8008d56:	b083      	sub	sp, #12
 8008d58:	af00      	add	r7, sp, #0
	__asm volatile
 8008d5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d5e:	f383 8811 	msr	BASEPRI, r3
 8008d62:	f3bf 8f6f 	isb	sy
 8008d66:	f3bf 8f4f 	dsb	sy
 8008d6a:	607b      	str	r3, [r7, #4]
}
 8008d6c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008d6e:	4b0f      	ldr	r3, [pc, #60]	; (8008dac <vPortEnterCritical+0x58>)
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	3301      	adds	r3, #1
 8008d74:	4a0d      	ldr	r2, [pc, #52]	; (8008dac <vPortEnterCritical+0x58>)
 8008d76:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008d78:	4b0c      	ldr	r3, [pc, #48]	; (8008dac <vPortEnterCritical+0x58>)
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	2b01      	cmp	r3, #1
 8008d7e:	d10f      	bne.n	8008da0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008d80:	4b0b      	ldr	r3, [pc, #44]	; (8008db0 <vPortEnterCritical+0x5c>)
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	b2db      	uxtb	r3, r3
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d00a      	beq.n	8008da0 <vPortEnterCritical+0x4c>
	__asm volatile
 8008d8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d8e:	f383 8811 	msr	BASEPRI, r3
 8008d92:	f3bf 8f6f 	isb	sy
 8008d96:	f3bf 8f4f 	dsb	sy
 8008d9a:	603b      	str	r3, [r7, #0]
}
 8008d9c:	bf00      	nop
 8008d9e:	e7fe      	b.n	8008d9e <vPortEnterCritical+0x4a>
	}
}
 8008da0:	bf00      	nop
 8008da2:	370c      	adds	r7, #12
 8008da4:	46bd      	mov	sp, r7
 8008da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008daa:	4770      	bx	lr
 8008dac:	20000020 	.word	0x20000020
 8008db0:	e000ed04 	.word	0xe000ed04

08008db4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008db4:	b480      	push	{r7}
 8008db6:	b083      	sub	sp, #12
 8008db8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008dba:	4b12      	ldr	r3, [pc, #72]	; (8008e04 <vPortExitCritical+0x50>)
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d10a      	bne.n	8008dd8 <vPortExitCritical+0x24>
	__asm volatile
 8008dc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dc6:	f383 8811 	msr	BASEPRI, r3
 8008dca:	f3bf 8f6f 	isb	sy
 8008dce:	f3bf 8f4f 	dsb	sy
 8008dd2:	607b      	str	r3, [r7, #4]
}
 8008dd4:	bf00      	nop
 8008dd6:	e7fe      	b.n	8008dd6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008dd8:	4b0a      	ldr	r3, [pc, #40]	; (8008e04 <vPortExitCritical+0x50>)
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	3b01      	subs	r3, #1
 8008dde:	4a09      	ldr	r2, [pc, #36]	; (8008e04 <vPortExitCritical+0x50>)
 8008de0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008de2:	4b08      	ldr	r3, [pc, #32]	; (8008e04 <vPortExitCritical+0x50>)
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d105      	bne.n	8008df6 <vPortExitCritical+0x42>
 8008dea:	2300      	movs	r3, #0
 8008dec:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008dee:	683b      	ldr	r3, [r7, #0]
 8008df0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008df4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008df6:	bf00      	nop
 8008df8:	370c      	adds	r7, #12
 8008dfa:	46bd      	mov	sp, r7
 8008dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e00:	4770      	bx	lr
 8008e02:	bf00      	nop
 8008e04:	20000020 	.word	0x20000020
	...

08008e10 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008e10:	f3ef 8009 	mrs	r0, PSP
 8008e14:	f3bf 8f6f 	isb	sy
 8008e18:	4b15      	ldr	r3, [pc, #84]	; (8008e70 <pxCurrentTCBConst>)
 8008e1a:	681a      	ldr	r2, [r3, #0]
 8008e1c:	f01e 0f10 	tst.w	lr, #16
 8008e20:	bf08      	it	eq
 8008e22:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008e26:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e2a:	6010      	str	r0, [r2, #0]
 8008e2c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008e30:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008e34:	f380 8811 	msr	BASEPRI, r0
 8008e38:	f3bf 8f4f 	dsb	sy
 8008e3c:	f3bf 8f6f 	isb	sy
 8008e40:	f7ff fcb6 	bl	80087b0 <vTaskSwitchContext>
 8008e44:	f04f 0000 	mov.w	r0, #0
 8008e48:	f380 8811 	msr	BASEPRI, r0
 8008e4c:	bc09      	pop	{r0, r3}
 8008e4e:	6819      	ldr	r1, [r3, #0]
 8008e50:	6808      	ldr	r0, [r1, #0]
 8008e52:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e56:	f01e 0f10 	tst.w	lr, #16
 8008e5a:	bf08      	it	eq
 8008e5c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008e60:	f380 8809 	msr	PSP, r0
 8008e64:	f3bf 8f6f 	isb	sy
 8008e68:	4770      	bx	lr
 8008e6a:	bf00      	nop
 8008e6c:	f3af 8000 	nop.w

08008e70 <pxCurrentTCBConst>:
 8008e70:	20000ff8 	.word	0x20000ff8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008e74:	bf00      	nop
 8008e76:	bf00      	nop

08008e78 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008e78:	b580      	push	{r7, lr}
 8008e7a:	b082      	sub	sp, #8
 8008e7c:	af00      	add	r7, sp, #0
	__asm volatile
 8008e7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e82:	f383 8811 	msr	BASEPRI, r3
 8008e86:	f3bf 8f6f 	isb	sy
 8008e8a:	f3bf 8f4f 	dsb	sy
 8008e8e:	607b      	str	r3, [r7, #4]
}
 8008e90:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008e92:	f7ff fbd5 	bl	8008640 <xTaskIncrementTick>
 8008e96:	4603      	mov	r3, r0
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d003      	beq.n	8008ea4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008e9c:	4b06      	ldr	r3, [pc, #24]	; (8008eb8 <SysTick_Handler+0x40>)
 8008e9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008ea2:	601a      	str	r2, [r3, #0]
 8008ea4:	2300      	movs	r3, #0
 8008ea6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008ea8:	683b      	ldr	r3, [r7, #0]
 8008eaa:	f383 8811 	msr	BASEPRI, r3
}
 8008eae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008eb0:	bf00      	nop
 8008eb2:	3708      	adds	r7, #8
 8008eb4:	46bd      	mov	sp, r7
 8008eb6:	bd80      	pop	{r7, pc}
 8008eb8:	e000ed04 	.word	0xe000ed04

08008ebc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008ebc:	b480      	push	{r7}
 8008ebe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008ec0:	4b0b      	ldr	r3, [pc, #44]	; (8008ef0 <vPortSetupTimerInterrupt+0x34>)
 8008ec2:	2200      	movs	r2, #0
 8008ec4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008ec6:	4b0b      	ldr	r3, [pc, #44]	; (8008ef4 <vPortSetupTimerInterrupt+0x38>)
 8008ec8:	2200      	movs	r2, #0
 8008eca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008ecc:	4b0a      	ldr	r3, [pc, #40]	; (8008ef8 <vPortSetupTimerInterrupt+0x3c>)
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	4a0a      	ldr	r2, [pc, #40]	; (8008efc <vPortSetupTimerInterrupt+0x40>)
 8008ed2:	fba2 2303 	umull	r2, r3, r2, r3
 8008ed6:	099b      	lsrs	r3, r3, #6
 8008ed8:	4a09      	ldr	r2, [pc, #36]	; (8008f00 <vPortSetupTimerInterrupt+0x44>)
 8008eda:	3b01      	subs	r3, #1
 8008edc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008ede:	4b04      	ldr	r3, [pc, #16]	; (8008ef0 <vPortSetupTimerInterrupt+0x34>)
 8008ee0:	2207      	movs	r2, #7
 8008ee2:	601a      	str	r2, [r3, #0]
}
 8008ee4:	bf00      	nop
 8008ee6:	46bd      	mov	sp, r7
 8008ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eec:	4770      	bx	lr
 8008eee:	bf00      	nop
 8008ef0:	e000e010 	.word	0xe000e010
 8008ef4:	e000e018 	.word	0xe000e018
 8008ef8:	20000014 	.word	0x20000014
 8008efc:	10624dd3 	.word	0x10624dd3
 8008f00:	e000e014 	.word	0xe000e014

08008f04 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008f04:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008f14 <vPortEnableVFP+0x10>
 8008f08:	6801      	ldr	r1, [r0, #0]
 8008f0a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008f0e:	6001      	str	r1, [r0, #0]
 8008f10:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008f12:	bf00      	nop
 8008f14:	e000ed88 	.word	0xe000ed88

08008f18 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008f18:	b580      	push	{r7, lr}
 8008f1a:	b08a      	sub	sp, #40	; 0x28
 8008f1c:	af00      	add	r7, sp, #0
 8008f1e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008f20:	2300      	movs	r3, #0
 8008f22:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008f24:	f7ff fae2 	bl	80084ec <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008f28:	4b5b      	ldr	r3, [pc, #364]	; (8009098 <pvPortMalloc+0x180>)
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d101      	bne.n	8008f34 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008f30:	f000 f920 	bl	8009174 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008f34:	4b59      	ldr	r3, [pc, #356]	; (800909c <pvPortMalloc+0x184>)
 8008f36:	681a      	ldr	r2, [r3, #0]
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	4013      	ands	r3, r2
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	f040 8093 	bne.w	8009068 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d01d      	beq.n	8008f84 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8008f48:	2208      	movs	r2, #8
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	4413      	add	r3, r2
 8008f4e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	f003 0307 	and.w	r3, r3, #7
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d014      	beq.n	8008f84 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	f023 0307 	bic.w	r3, r3, #7
 8008f60:	3308      	adds	r3, #8
 8008f62:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	f003 0307 	and.w	r3, r3, #7
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d00a      	beq.n	8008f84 <pvPortMalloc+0x6c>
	__asm volatile
 8008f6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f72:	f383 8811 	msr	BASEPRI, r3
 8008f76:	f3bf 8f6f 	isb	sy
 8008f7a:	f3bf 8f4f 	dsb	sy
 8008f7e:	617b      	str	r3, [r7, #20]
}
 8008f80:	bf00      	nop
 8008f82:	e7fe      	b.n	8008f82 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d06e      	beq.n	8009068 <pvPortMalloc+0x150>
 8008f8a:	4b45      	ldr	r3, [pc, #276]	; (80090a0 <pvPortMalloc+0x188>)
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	687a      	ldr	r2, [r7, #4]
 8008f90:	429a      	cmp	r2, r3
 8008f92:	d869      	bhi.n	8009068 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008f94:	4b43      	ldr	r3, [pc, #268]	; (80090a4 <pvPortMalloc+0x18c>)
 8008f96:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008f98:	4b42      	ldr	r3, [pc, #264]	; (80090a4 <pvPortMalloc+0x18c>)
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008f9e:	e004      	b.n	8008faa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008fa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fa2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008fa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008faa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fac:	685b      	ldr	r3, [r3, #4]
 8008fae:	687a      	ldr	r2, [r7, #4]
 8008fb0:	429a      	cmp	r2, r3
 8008fb2:	d903      	bls.n	8008fbc <pvPortMalloc+0xa4>
 8008fb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d1f1      	bne.n	8008fa0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008fbc:	4b36      	ldr	r3, [pc, #216]	; (8009098 <pvPortMalloc+0x180>)
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008fc2:	429a      	cmp	r2, r3
 8008fc4:	d050      	beq.n	8009068 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008fc6:	6a3b      	ldr	r3, [r7, #32]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	2208      	movs	r2, #8
 8008fcc:	4413      	add	r3, r2
 8008fce:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008fd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fd2:	681a      	ldr	r2, [r3, #0]
 8008fd4:	6a3b      	ldr	r3, [r7, #32]
 8008fd6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008fd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fda:	685a      	ldr	r2, [r3, #4]
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	1ad2      	subs	r2, r2, r3
 8008fe0:	2308      	movs	r3, #8
 8008fe2:	005b      	lsls	r3, r3, #1
 8008fe4:	429a      	cmp	r2, r3
 8008fe6:	d91f      	bls.n	8009028 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008fe8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	4413      	add	r3, r2
 8008fee:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008ff0:	69bb      	ldr	r3, [r7, #24]
 8008ff2:	f003 0307 	and.w	r3, r3, #7
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d00a      	beq.n	8009010 <pvPortMalloc+0xf8>
	__asm volatile
 8008ffa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ffe:	f383 8811 	msr	BASEPRI, r3
 8009002:	f3bf 8f6f 	isb	sy
 8009006:	f3bf 8f4f 	dsb	sy
 800900a:	613b      	str	r3, [r7, #16]
}
 800900c:	bf00      	nop
 800900e:	e7fe      	b.n	800900e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009010:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009012:	685a      	ldr	r2, [r3, #4]
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	1ad2      	subs	r2, r2, r3
 8009018:	69bb      	ldr	r3, [r7, #24]
 800901a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800901c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800901e:	687a      	ldr	r2, [r7, #4]
 8009020:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009022:	69b8      	ldr	r0, [r7, #24]
 8009024:	f000 f908 	bl	8009238 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009028:	4b1d      	ldr	r3, [pc, #116]	; (80090a0 <pvPortMalloc+0x188>)
 800902a:	681a      	ldr	r2, [r3, #0]
 800902c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800902e:	685b      	ldr	r3, [r3, #4]
 8009030:	1ad3      	subs	r3, r2, r3
 8009032:	4a1b      	ldr	r2, [pc, #108]	; (80090a0 <pvPortMalloc+0x188>)
 8009034:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009036:	4b1a      	ldr	r3, [pc, #104]	; (80090a0 <pvPortMalloc+0x188>)
 8009038:	681a      	ldr	r2, [r3, #0]
 800903a:	4b1b      	ldr	r3, [pc, #108]	; (80090a8 <pvPortMalloc+0x190>)
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	429a      	cmp	r2, r3
 8009040:	d203      	bcs.n	800904a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009042:	4b17      	ldr	r3, [pc, #92]	; (80090a0 <pvPortMalloc+0x188>)
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	4a18      	ldr	r2, [pc, #96]	; (80090a8 <pvPortMalloc+0x190>)
 8009048:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800904a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800904c:	685a      	ldr	r2, [r3, #4]
 800904e:	4b13      	ldr	r3, [pc, #76]	; (800909c <pvPortMalloc+0x184>)
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	431a      	orrs	r2, r3
 8009054:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009056:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009058:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800905a:	2200      	movs	r2, #0
 800905c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800905e:	4b13      	ldr	r3, [pc, #76]	; (80090ac <pvPortMalloc+0x194>)
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	3301      	adds	r3, #1
 8009064:	4a11      	ldr	r2, [pc, #68]	; (80090ac <pvPortMalloc+0x194>)
 8009066:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009068:	f7ff fa4e 	bl	8008508 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800906c:	69fb      	ldr	r3, [r7, #28]
 800906e:	f003 0307 	and.w	r3, r3, #7
 8009072:	2b00      	cmp	r3, #0
 8009074:	d00a      	beq.n	800908c <pvPortMalloc+0x174>
	__asm volatile
 8009076:	f04f 0350 	mov.w	r3, #80	; 0x50
 800907a:	f383 8811 	msr	BASEPRI, r3
 800907e:	f3bf 8f6f 	isb	sy
 8009082:	f3bf 8f4f 	dsb	sy
 8009086:	60fb      	str	r3, [r7, #12]
}
 8009088:	bf00      	nop
 800908a:	e7fe      	b.n	800908a <pvPortMalloc+0x172>
	return pvReturn;
 800908c:	69fb      	ldr	r3, [r7, #28]
}
 800908e:	4618      	mov	r0, r3
 8009090:	3728      	adds	r7, #40	; 0x28
 8009092:	46bd      	mov	sp, r7
 8009094:	bd80      	pop	{r7, pc}
 8009096:	bf00      	nop
 8009098:	20004d34 	.word	0x20004d34
 800909c:	20004d48 	.word	0x20004d48
 80090a0:	20004d38 	.word	0x20004d38
 80090a4:	20004d2c 	.word	0x20004d2c
 80090a8:	20004d3c 	.word	0x20004d3c
 80090ac:	20004d40 	.word	0x20004d40

080090b0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80090b0:	b580      	push	{r7, lr}
 80090b2:	b086      	sub	sp, #24
 80090b4:	af00      	add	r7, sp, #0
 80090b6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d04d      	beq.n	800915e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80090c2:	2308      	movs	r3, #8
 80090c4:	425b      	negs	r3, r3
 80090c6:	697a      	ldr	r2, [r7, #20]
 80090c8:	4413      	add	r3, r2
 80090ca:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80090cc:	697b      	ldr	r3, [r7, #20]
 80090ce:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80090d0:	693b      	ldr	r3, [r7, #16]
 80090d2:	685a      	ldr	r2, [r3, #4]
 80090d4:	4b24      	ldr	r3, [pc, #144]	; (8009168 <vPortFree+0xb8>)
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	4013      	ands	r3, r2
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d10a      	bne.n	80090f4 <vPortFree+0x44>
	__asm volatile
 80090de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090e2:	f383 8811 	msr	BASEPRI, r3
 80090e6:	f3bf 8f6f 	isb	sy
 80090ea:	f3bf 8f4f 	dsb	sy
 80090ee:	60fb      	str	r3, [r7, #12]
}
 80090f0:	bf00      	nop
 80090f2:	e7fe      	b.n	80090f2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80090f4:	693b      	ldr	r3, [r7, #16]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d00a      	beq.n	8009112 <vPortFree+0x62>
	__asm volatile
 80090fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009100:	f383 8811 	msr	BASEPRI, r3
 8009104:	f3bf 8f6f 	isb	sy
 8009108:	f3bf 8f4f 	dsb	sy
 800910c:	60bb      	str	r3, [r7, #8]
}
 800910e:	bf00      	nop
 8009110:	e7fe      	b.n	8009110 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009112:	693b      	ldr	r3, [r7, #16]
 8009114:	685a      	ldr	r2, [r3, #4]
 8009116:	4b14      	ldr	r3, [pc, #80]	; (8009168 <vPortFree+0xb8>)
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	4013      	ands	r3, r2
 800911c:	2b00      	cmp	r3, #0
 800911e:	d01e      	beq.n	800915e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009120:	693b      	ldr	r3, [r7, #16]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	2b00      	cmp	r3, #0
 8009126:	d11a      	bne.n	800915e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009128:	693b      	ldr	r3, [r7, #16]
 800912a:	685a      	ldr	r2, [r3, #4]
 800912c:	4b0e      	ldr	r3, [pc, #56]	; (8009168 <vPortFree+0xb8>)
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	43db      	mvns	r3, r3
 8009132:	401a      	ands	r2, r3
 8009134:	693b      	ldr	r3, [r7, #16]
 8009136:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009138:	f7ff f9d8 	bl	80084ec <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800913c:	693b      	ldr	r3, [r7, #16]
 800913e:	685a      	ldr	r2, [r3, #4]
 8009140:	4b0a      	ldr	r3, [pc, #40]	; (800916c <vPortFree+0xbc>)
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	4413      	add	r3, r2
 8009146:	4a09      	ldr	r2, [pc, #36]	; (800916c <vPortFree+0xbc>)
 8009148:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800914a:	6938      	ldr	r0, [r7, #16]
 800914c:	f000 f874 	bl	8009238 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009150:	4b07      	ldr	r3, [pc, #28]	; (8009170 <vPortFree+0xc0>)
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	3301      	adds	r3, #1
 8009156:	4a06      	ldr	r2, [pc, #24]	; (8009170 <vPortFree+0xc0>)
 8009158:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800915a:	f7ff f9d5 	bl	8008508 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800915e:	bf00      	nop
 8009160:	3718      	adds	r7, #24
 8009162:	46bd      	mov	sp, r7
 8009164:	bd80      	pop	{r7, pc}
 8009166:	bf00      	nop
 8009168:	20004d48 	.word	0x20004d48
 800916c:	20004d38 	.word	0x20004d38
 8009170:	20004d44 	.word	0x20004d44

08009174 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009174:	b480      	push	{r7}
 8009176:	b085      	sub	sp, #20
 8009178:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800917a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800917e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009180:	4b27      	ldr	r3, [pc, #156]	; (8009220 <prvHeapInit+0xac>)
 8009182:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	f003 0307 	and.w	r3, r3, #7
 800918a:	2b00      	cmp	r3, #0
 800918c:	d00c      	beq.n	80091a8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	3307      	adds	r3, #7
 8009192:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	f023 0307 	bic.w	r3, r3, #7
 800919a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800919c:	68ba      	ldr	r2, [r7, #8]
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	1ad3      	subs	r3, r2, r3
 80091a2:	4a1f      	ldr	r2, [pc, #124]	; (8009220 <prvHeapInit+0xac>)
 80091a4:	4413      	add	r3, r2
 80091a6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80091ac:	4a1d      	ldr	r2, [pc, #116]	; (8009224 <prvHeapInit+0xb0>)
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80091b2:	4b1c      	ldr	r3, [pc, #112]	; (8009224 <prvHeapInit+0xb0>)
 80091b4:	2200      	movs	r2, #0
 80091b6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	68ba      	ldr	r2, [r7, #8]
 80091bc:	4413      	add	r3, r2
 80091be:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80091c0:	2208      	movs	r2, #8
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	1a9b      	subs	r3, r3, r2
 80091c6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	f023 0307 	bic.w	r3, r3, #7
 80091ce:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	4a15      	ldr	r2, [pc, #84]	; (8009228 <prvHeapInit+0xb4>)
 80091d4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80091d6:	4b14      	ldr	r3, [pc, #80]	; (8009228 <prvHeapInit+0xb4>)
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	2200      	movs	r2, #0
 80091dc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80091de:	4b12      	ldr	r3, [pc, #72]	; (8009228 <prvHeapInit+0xb4>)
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	2200      	movs	r2, #0
 80091e4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80091ea:	683b      	ldr	r3, [r7, #0]
 80091ec:	68fa      	ldr	r2, [r7, #12]
 80091ee:	1ad2      	subs	r2, r2, r3
 80091f0:	683b      	ldr	r3, [r7, #0]
 80091f2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80091f4:	4b0c      	ldr	r3, [pc, #48]	; (8009228 <prvHeapInit+0xb4>)
 80091f6:	681a      	ldr	r2, [r3, #0]
 80091f8:	683b      	ldr	r3, [r7, #0]
 80091fa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80091fc:	683b      	ldr	r3, [r7, #0]
 80091fe:	685b      	ldr	r3, [r3, #4]
 8009200:	4a0a      	ldr	r2, [pc, #40]	; (800922c <prvHeapInit+0xb8>)
 8009202:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009204:	683b      	ldr	r3, [r7, #0]
 8009206:	685b      	ldr	r3, [r3, #4]
 8009208:	4a09      	ldr	r2, [pc, #36]	; (8009230 <prvHeapInit+0xbc>)
 800920a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800920c:	4b09      	ldr	r3, [pc, #36]	; (8009234 <prvHeapInit+0xc0>)
 800920e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8009212:	601a      	str	r2, [r3, #0]
}
 8009214:	bf00      	nop
 8009216:	3714      	adds	r7, #20
 8009218:	46bd      	mov	sp, r7
 800921a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800921e:	4770      	bx	lr
 8009220:	2000112c 	.word	0x2000112c
 8009224:	20004d2c 	.word	0x20004d2c
 8009228:	20004d34 	.word	0x20004d34
 800922c:	20004d3c 	.word	0x20004d3c
 8009230:	20004d38 	.word	0x20004d38
 8009234:	20004d48 	.word	0x20004d48

08009238 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009238:	b480      	push	{r7}
 800923a:	b085      	sub	sp, #20
 800923c:	af00      	add	r7, sp, #0
 800923e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009240:	4b28      	ldr	r3, [pc, #160]	; (80092e4 <prvInsertBlockIntoFreeList+0xac>)
 8009242:	60fb      	str	r3, [r7, #12]
 8009244:	e002      	b.n	800924c <prvInsertBlockIntoFreeList+0x14>
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	60fb      	str	r3, [r7, #12]
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	687a      	ldr	r2, [r7, #4]
 8009252:	429a      	cmp	r2, r3
 8009254:	d8f7      	bhi.n	8009246 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	685b      	ldr	r3, [r3, #4]
 800925e:	68ba      	ldr	r2, [r7, #8]
 8009260:	4413      	add	r3, r2
 8009262:	687a      	ldr	r2, [r7, #4]
 8009264:	429a      	cmp	r2, r3
 8009266:	d108      	bne.n	800927a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	685a      	ldr	r2, [r3, #4]
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	685b      	ldr	r3, [r3, #4]
 8009270:	441a      	add	r2, r3
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	685b      	ldr	r3, [r3, #4]
 8009282:	68ba      	ldr	r2, [r7, #8]
 8009284:	441a      	add	r2, r3
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	429a      	cmp	r2, r3
 800928c:	d118      	bne.n	80092c0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	681a      	ldr	r2, [r3, #0]
 8009292:	4b15      	ldr	r3, [pc, #84]	; (80092e8 <prvInsertBlockIntoFreeList+0xb0>)
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	429a      	cmp	r2, r3
 8009298:	d00d      	beq.n	80092b6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	685a      	ldr	r2, [r3, #4]
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	685b      	ldr	r3, [r3, #4]
 80092a4:	441a      	add	r2, r3
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	681a      	ldr	r2, [r3, #0]
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	601a      	str	r2, [r3, #0]
 80092b4:	e008      	b.n	80092c8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80092b6:	4b0c      	ldr	r3, [pc, #48]	; (80092e8 <prvInsertBlockIntoFreeList+0xb0>)
 80092b8:	681a      	ldr	r2, [r3, #0]
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	601a      	str	r2, [r3, #0]
 80092be:	e003      	b.n	80092c8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	681a      	ldr	r2, [r3, #0]
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80092c8:	68fa      	ldr	r2, [r7, #12]
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	429a      	cmp	r2, r3
 80092ce:	d002      	beq.n	80092d6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	687a      	ldr	r2, [r7, #4]
 80092d4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80092d6:	bf00      	nop
 80092d8:	3714      	adds	r7, #20
 80092da:	46bd      	mov	sp, r7
 80092dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092e0:	4770      	bx	lr
 80092e2:	bf00      	nop
 80092e4:	20004d2c 	.word	0x20004d2c
 80092e8:	20004d34 	.word	0x20004d34

080092ec <__cvt>:
 80092ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80092f0:	ec55 4b10 	vmov	r4, r5, d0
 80092f4:	2d00      	cmp	r5, #0
 80092f6:	460e      	mov	r6, r1
 80092f8:	4619      	mov	r1, r3
 80092fa:	462b      	mov	r3, r5
 80092fc:	bfbb      	ittet	lt
 80092fe:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009302:	461d      	movlt	r5, r3
 8009304:	2300      	movge	r3, #0
 8009306:	232d      	movlt	r3, #45	; 0x2d
 8009308:	700b      	strb	r3, [r1, #0]
 800930a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800930c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009310:	4691      	mov	r9, r2
 8009312:	f023 0820 	bic.w	r8, r3, #32
 8009316:	bfbc      	itt	lt
 8009318:	4622      	movlt	r2, r4
 800931a:	4614      	movlt	r4, r2
 800931c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009320:	d005      	beq.n	800932e <__cvt+0x42>
 8009322:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8009326:	d100      	bne.n	800932a <__cvt+0x3e>
 8009328:	3601      	adds	r6, #1
 800932a:	2102      	movs	r1, #2
 800932c:	e000      	b.n	8009330 <__cvt+0x44>
 800932e:	2103      	movs	r1, #3
 8009330:	ab03      	add	r3, sp, #12
 8009332:	9301      	str	r3, [sp, #4]
 8009334:	ab02      	add	r3, sp, #8
 8009336:	9300      	str	r3, [sp, #0]
 8009338:	ec45 4b10 	vmov	d0, r4, r5
 800933c:	4653      	mov	r3, sl
 800933e:	4632      	mov	r2, r6
 8009340:	f000 fee6 	bl	800a110 <_dtoa_r>
 8009344:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009348:	4607      	mov	r7, r0
 800934a:	d102      	bne.n	8009352 <__cvt+0x66>
 800934c:	f019 0f01 	tst.w	r9, #1
 8009350:	d022      	beq.n	8009398 <__cvt+0xac>
 8009352:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009356:	eb07 0906 	add.w	r9, r7, r6
 800935a:	d110      	bne.n	800937e <__cvt+0x92>
 800935c:	783b      	ldrb	r3, [r7, #0]
 800935e:	2b30      	cmp	r3, #48	; 0x30
 8009360:	d10a      	bne.n	8009378 <__cvt+0x8c>
 8009362:	2200      	movs	r2, #0
 8009364:	2300      	movs	r3, #0
 8009366:	4620      	mov	r0, r4
 8009368:	4629      	mov	r1, r5
 800936a:	f7f7 fbb5 	bl	8000ad8 <__aeabi_dcmpeq>
 800936e:	b918      	cbnz	r0, 8009378 <__cvt+0x8c>
 8009370:	f1c6 0601 	rsb	r6, r6, #1
 8009374:	f8ca 6000 	str.w	r6, [sl]
 8009378:	f8da 3000 	ldr.w	r3, [sl]
 800937c:	4499      	add	r9, r3
 800937e:	2200      	movs	r2, #0
 8009380:	2300      	movs	r3, #0
 8009382:	4620      	mov	r0, r4
 8009384:	4629      	mov	r1, r5
 8009386:	f7f7 fba7 	bl	8000ad8 <__aeabi_dcmpeq>
 800938a:	b108      	cbz	r0, 8009390 <__cvt+0xa4>
 800938c:	f8cd 900c 	str.w	r9, [sp, #12]
 8009390:	2230      	movs	r2, #48	; 0x30
 8009392:	9b03      	ldr	r3, [sp, #12]
 8009394:	454b      	cmp	r3, r9
 8009396:	d307      	bcc.n	80093a8 <__cvt+0xbc>
 8009398:	9b03      	ldr	r3, [sp, #12]
 800939a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800939c:	1bdb      	subs	r3, r3, r7
 800939e:	4638      	mov	r0, r7
 80093a0:	6013      	str	r3, [r2, #0]
 80093a2:	b004      	add	sp, #16
 80093a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093a8:	1c59      	adds	r1, r3, #1
 80093aa:	9103      	str	r1, [sp, #12]
 80093ac:	701a      	strb	r2, [r3, #0]
 80093ae:	e7f0      	b.n	8009392 <__cvt+0xa6>

080093b0 <__exponent>:
 80093b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80093b2:	4603      	mov	r3, r0
 80093b4:	2900      	cmp	r1, #0
 80093b6:	bfb8      	it	lt
 80093b8:	4249      	neglt	r1, r1
 80093ba:	f803 2b02 	strb.w	r2, [r3], #2
 80093be:	bfb4      	ite	lt
 80093c0:	222d      	movlt	r2, #45	; 0x2d
 80093c2:	222b      	movge	r2, #43	; 0x2b
 80093c4:	2909      	cmp	r1, #9
 80093c6:	7042      	strb	r2, [r0, #1]
 80093c8:	dd2a      	ble.n	8009420 <__exponent+0x70>
 80093ca:	f10d 0207 	add.w	r2, sp, #7
 80093ce:	4617      	mov	r7, r2
 80093d0:	260a      	movs	r6, #10
 80093d2:	4694      	mov	ip, r2
 80093d4:	fb91 f5f6 	sdiv	r5, r1, r6
 80093d8:	fb06 1415 	mls	r4, r6, r5, r1
 80093dc:	3430      	adds	r4, #48	; 0x30
 80093de:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80093e2:	460c      	mov	r4, r1
 80093e4:	2c63      	cmp	r4, #99	; 0x63
 80093e6:	f102 32ff 	add.w	r2, r2, #4294967295
 80093ea:	4629      	mov	r1, r5
 80093ec:	dcf1      	bgt.n	80093d2 <__exponent+0x22>
 80093ee:	3130      	adds	r1, #48	; 0x30
 80093f0:	f1ac 0402 	sub.w	r4, ip, #2
 80093f4:	f802 1c01 	strb.w	r1, [r2, #-1]
 80093f8:	1c41      	adds	r1, r0, #1
 80093fa:	4622      	mov	r2, r4
 80093fc:	42ba      	cmp	r2, r7
 80093fe:	d30a      	bcc.n	8009416 <__exponent+0x66>
 8009400:	f10d 0209 	add.w	r2, sp, #9
 8009404:	eba2 020c 	sub.w	r2, r2, ip
 8009408:	42bc      	cmp	r4, r7
 800940a:	bf88      	it	hi
 800940c:	2200      	movhi	r2, #0
 800940e:	4413      	add	r3, r2
 8009410:	1a18      	subs	r0, r3, r0
 8009412:	b003      	add	sp, #12
 8009414:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009416:	f812 5b01 	ldrb.w	r5, [r2], #1
 800941a:	f801 5f01 	strb.w	r5, [r1, #1]!
 800941e:	e7ed      	b.n	80093fc <__exponent+0x4c>
 8009420:	2330      	movs	r3, #48	; 0x30
 8009422:	3130      	adds	r1, #48	; 0x30
 8009424:	7083      	strb	r3, [r0, #2]
 8009426:	70c1      	strb	r1, [r0, #3]
 8009428:	1d03      	adds	r3, r0, #4
 800942a:	e7f1      	b.n	8009410 <__exponent+0x60>

0800942c <_printf_float>:
 800942c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009430:	ed2d 8b02 	vpush	{d8}
 8009434:	b08d      	sub	sp, #52	; 0x34
 8009436:	460c      	mov	r4, r1
 8009438:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800943c:	4616      	mov	r6, r2
 800943e:	461f      	mov	r7, r3
 8009440:	4605      	mov	r5, r0
 8009442:	f000 fd01 	bl	8009e48 <_localeconv_r>
 8009446:	f8d0 a000 	ldr.w	sl, [r0]
 800944a:	4650      	mov	r0, sl
 800944c:	f7f6 ff18 	bl	8000280 <strlen>
 8009450:	2300      	movs	r3, #0
 8009452:	930a      	str	r3, [sp, #40]	; 0x28
 8009454:	6823      	ldr	r3, [r4, #0]
 8009456:	9305      	str	r3, [sp, #20]
 8009458:	f8d8 3000 	ldr.w	r3, [r8]
 800945c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8009460:	3307      	adds	r3, #7
 8009462:	f023 0307 	bic.w	r3, r3, #7
 8009466:	f103 0208 	add.w	r2, r3, #8
 800946a:	f8c8 2000 	str.w	r2, [r8]
 800946e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009472:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009476:	9307      	str	r3, [sp, #28]
 8009478:	f8cd 8018 	str.w	r8, [sp, #24]
 800947c:	ee08 0a10 	vmov	s16, r0
 8009480:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8009484:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009488:	4b9e      	ldr	r3, [pc, #632]	; (8009704 <_printf_float+0x2d8>)
 800948a:	f04f 32ff 	mov.w	r2, #4294967295
 800948e:	f7f7 fb55 	bl	8000b3c <__aeabi_dcmpun>
 8009492:	bb88      	cbnz	r0, 80094f8 <_printf_float+0xcc>
 8009494:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009498:	4b9a      	ldr	r3, [pc, #616]	; (8009704 <_printf_float+0x2d8>)
 800949a:	f04f 32ff 	mov.w	r2, #4294967295
 800949e:	f7f7 fb2f 	bl	8000b00 <__aeabi_dcmple>
 80094a2:	bb48      	cbnz	r0, 80094f8 <_printf_float+0xcc>
 80094a4:	2200      	movs	r2, #0
 80094a6:	2300      	movs	r3, #0
 80094a8:	4640      	mov	r0, r8
 80094aa:	4649      	mov	r1, r9
 80094ac:	f7f7 fb1e 	bl	8000aec <__aeabi_dcmplt>
 80094b0:	b110      	cbz	r0, 80094b8 <_printf_float+0x8c>
 80094b2:	232d      	movs	r3, #45	; 0x2d
 80094b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80094b8:	4a93      	ldr	r2, [pc, #588]	; (8009708 <_printf_float+0x2dc>)
 80094ba:	4b94      	ldr	r3, [pc, #592]	; (800970c <_printf_float+0x2e0>)
 80094bc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80094c0:	bf94      	ite	ls
 80094c2:	4690      	movls	r8, r2
 80094c4:	4698      	movhi	r8, r3
 80094c6:	2303      	movs	r3, #3
 80094c8:	6123      	str	r3, [r4, #16]
 80094ca:	9b05      	ldr	r3, [sp, #20]
 80094cc:	f023 0304 	bic.w	r3, r3, #4
 80094d0:	6023      	str	r3, [r4, #0]
 80094d2:	f04f 0900 	mov.w	r9, #0
 80094d6:	9700      	str	r7, [sp, #0]
 80094d8:	4633      	mov	r3, r6
 80094da:	aa0b      	add	r2, sp, #44	; 0x2c
 80094dc:	4621      	mov	r1, r4
 80094de:	4628      	mov	r0, r5
 80094e0:	f000 f9da 	bl	8009898 <_printf_common>
 80094e4:	3001      	adds	r0, #1
 80094e6:	f040 8090 	bne.w	800960a <_printf_float+0x1de>
 80094ea:	f04f 30ff 	mov.w	r0, #4294967295
 80094ee:	b00d      	add	sp, #52	; 0x34
 80094f0:	ecbd 8b02 	vpop	{d8}
 80094f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094f8:	4642      	mov	r2, r8
 80094fa:	464b      	mov	r3, r9
 80094fc:	4640      	mov	r0, r8
 80094fe:	4649      	mov	r1, r9
 8009500:	f7f7 fb1c 	bl	8000b3c <__aeabi_dcmpun>
 8009504:	b140      	cbz	r0, 8009518 <_printf_float+0xec>
 8009506:	464b      	mov	r3, r9
 8009508:	2b00      	cmp	r3, #0
 800950a:	bfbc      	itt	lt
 800950c:	232d      	movlt	r3, #45	; 0x2d
 800950e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009512:	4a7f      	ldr	r2, [pc, #508]	; (8009710 <_printf_float+0x2e4>)
 8009514:	4b7f      	ldr	r3, [pc, #508]	; (8009714 <_printf_float+0x2e8>)
 8009516:	e7d1      	b.n	80094bc <_printf_float+0x90>
 8009518:	6863      	ldr	r3, [r4, #4]
 800951a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800951e:	9206      	str	r2, [sp, #24]
 8009520:	1c5a      	adds	r2, r3, #1
 8009522:	d13f      	bne.n	80095a4 <_printf_float+0x178>
 8009524:	2306      	movs	r3, #6
 8009526:	6063      	str	r3, [r4, #4]
 8009528:	9b05      	ldr	r3, [sp, #20]
 800952a:	6861      	ldr	r1, [r4, #4]
 800952c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009530:	2300      	movs	r3, #0
 8009532:	9303      	str	r3, [sp, #12]
 8009534:	ab0a      	add	r3, sp, #40	; 0x28
 8009536:	e9cd b301 	strd	fp, r3, [sp, #4]
 800953a:	ab09      	add	r3, sp, #36	; 0x24
 800953c:	ec49 8b10 	vmov	d0, r8, r9
 8009540:	9300      	str	r3, [sp, #0]
 8009542:	6022      	str	r2, [r4, #0]
 8009544:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009548:	4628      	mov	r0, r5
 800954a:	f7ff fecf 	bl	80092ec <__cvt>
 800954e:	9b06      	ldr	r3, [sp, #24]
 8009550:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009552:	2b47      	cmp	r3, #71	; 0x47
 8009554:	4680      	mov	r8, r0
 8009556:	d108      	bne.n	800956a <_printf_float+0x13e>
 8009558:	1cc8      	adds	r0, r1, #3
 800955a:	db02      	blt.n	8009562 <_printf_float+0x136>
 800955c:	6863      	ldr	r3, [r4, #4]
 800955e:	4299      	cmp	r1, r3
 8009560:	dd41      	ble.n	80095e6 <_printf_float+0x1ba>
 8009562:	f1ab 0302 	sub.w	r3, fp, #2
 8009566:	fa5f fb83 	uxtb.w	fp, r3
 800956a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800956e:	d820      	bhi.n	80095b2 <_printf_float+0x186>
 8009570:	3901      	subs	r1, #1
 8009572:	465a      	mov	r2, fp
 8009574:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009578:	9109      	str	r1, [sp, #36]	; 0x24
 800957a:	f7ff ff19 	bl	80093b0 <__exponent>
 800957e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009580:	1813      	adds	r3, r2, r0
 8009582:	2a01      	cmp	r2, #1
 8009584:	4681      	mov	r9, r0
 8009586:	6123      	str	r3, [r4, #16]
 8009588:	dc02      	bgt.n	8009590 <_printf_float+0x164>
 800958a:	6822      	ldr	r2, [r4, #0]
 800958c:	07d2      	lsls	r2, r2, #31
 800958e:	d501      	bpl.n	8009594 <_printf_float+0x168>
 8009590:	3301      	adds	r3, #1
 8009592:	6123      	str	r3, [r4, #16]
 8009594:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009598:	2b00      	cmp	r3, #0
 800959a:	d09c      	beq.n	80094d6 <_printf_float+0xaa>
 800959c:	232d      	movs	r3, #45	; 0x2d
 800959e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80095a2:	e798      	b.n	80094d6 <_printf_float+0xaa>
 80095a4:	9a06      	ldr	r2, [sp, #24]
 80095a6:	2a47      	cmp	r2, #71	; 0x47
 80095a8:	d1be      	bne.n	8009528 <_printf_float+0xfc>
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d1bc      	bne.n	8009528 <_printf_float+0xfc>
 80095ae:	2301      	movs	r3, #1
 80095b0:	e7b9      	b.n	8009526 <_printf_float+0xfa>
 80095b2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80095b6:	d118      	bne.n	80095ea <_printf_float+0x1be>
 80095b8:	2900      	cmp	r1, #0
 80095ba:	6863      	ldr	r3, [r4, #4]
 80095bc:	dd0b      	ble.n	80095d6 <_printf_float+0x1aa>
 80095be:	6121      	str	r1, [r4, #16]
 80095c0:	b913      	cbnz	r3, 80095c8 <_printf_float+0x19c>
 80095c2:	6822      	ldr	r2, [r4, #0]
 80095c4:	07d0      	lsls	r0, r2, #31
 80095c6:	d502      	bpl.n	80095ce <_printf_float+0x1a2>
 80095c8:	3301      	adds	r3, #1
 80095ca:	440b      	add	r3, r1
 80095cc:	6123      	str	r3, [r4, #16]
 80095ce:	65a1      	str	r1, [r4, #88]	; 0x58
 80095d0:	f04f 0900 	mov.w	r9, #0
 80095d4:	e7de      	b.n	8009594 <_printf_float+0x168>
 80095d6:	b913      	cbnz	r3, 80095de <_printf_float+0x1b2>
 80095d8:	6822      	ldr	r2, [r4, #0]
 80095da:	07d2      	lsls	r2, r2, #31
 80095dc:	d501      	bpl.n	80095e2 <_printf_float+0x1b6>
 80095de:	3302      	adds	r3, #2
 80095e0:	e7f4      	b.n	80095cc <_printf_float+0x1a0>
 80095e2:	2301      	movs	r3, #1
 80095e4:	e7f2      	b.n	80095cc <_printf_float+0x1a0>
 80095e6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80095ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80095ec:	4299      	cmp	r1, r3
 80095ee:	db05      	blt.n	80095fc <_printf_float+0x1d0>
 80095f0:	6823      	ldr	r3, [r4, #0]
 80095f2:	6121      	str	r1, [r4, #16]
 80095f4:	07d8      	lsls	r0, r3, #31
 80095f6:	d5ea      	bpl.n	80095ce <_printf_float+0x1a2>
 80095f8:	1c4b      	adds	r3, r1, #1
 80095fa:	e7e7      	b.n	80095cc <_printf_float+0x1a0>
 80095fc:	2900      	cmp	r1, #0
 80095fe:	bfd4      	ite	le
 8009600:	f1c1 0202 	rsble	r2, r1, #2
 8009604:	2201      	movgt	r2, #1
 8009606:	4413      	add	r3, r2
 8009608:	e7e0      	b.n	80095cc <_printf_float+0x1a0>
 800960a:	6823      	ldr	r3, [r4, #0]
 800960c:	055a      	lsls	r2, r3, #21
 800960e:	d407      	bmi.n	8009620 <_printf_float+0x1f4>
 8009610:	6923      	ldr	r3, [r4, #16]
 8009612:	4642      	mov	r2, r8
 8009614:	4631      	mov	r1, r6
 8009616:	4628      	mov	r0, r5
 8009618:	47b8      	blx	r7
 800961a:	3001      	adds	r0, #1
 800961c:	d12c      	bne.n	8009678 <_printf_float+0x24c>
 800961e:	e764      	b.n	80094ea <_printf_float+0xbe>
 8009620:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009624:	f240 80e0 	bls.w	80097e8 <_printf_float+0x3bc>
 8009628:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800962c:	2200      	movs	r2, #0
 800962e:	2300      	movs	r3, #0
 8009630:	f7f7 fa52 	bl	8000ad8 <__aeabi_dcmpeq>
 8009634:	2800      	cmp	r0, #0
 8009636:	d034      	beq.n	80096a2 <_printf_float+0x276>
 8009638:	4a37      	ldr	r2, [pc, #220]	; (8009718 <_printf_float+0x2ec>)
 800963a:	2301      	movs	r3, #1
 800963c:	4631      	mov	r1, r6
 800963e:	4628      	mov	r0, r5
 8009640:	47b8      	blx	r7
 8009642:	3001      	adds	r0, #1
 8009644:	f43f af51 	beq.w	80094ea <_printf_float+0xbe>
 8009648:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800964c:	429a      	cmp	r2, r3
 800964e:	db02      	blt.n	8009656 <_printf_float+0x22a>
 8009650:	6823      	ldr	r3, [r4, #0]
 8009652:	07d8      	lsls	r0, r3, #31
 8009654:	d510      	bpl.n	8009678 <_printf_float+0x24c>
 8009656:	ee18 3a10 	vmov	r3, s16
 800965a:	4652      	mov	r2, sl
 800965c:	4631      	mov	r1, r6
 800965e:	4628      	mov	r0, r5
 8009660:	47b8      	blx	r7
 8009662:	3001      	adds	r0, #1
 8009664:	f43f af41 	beq.w	80094ea <_printf_float+0xbe>
 8009668:	f04f 0800 	mov.w	r8, #0
 800966c:	f104 091a 	add.w	r9, r4, #26
 8009670:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009672:	3b01      	subs	r3, #1
 8009674:	4543      	cmp	r3, r8
 8009676:	dc09      	bgt.n	800968c <_printf_float+0x260>
 8009678:	6823      	ldr	r3, [r4, #0]
 800967a:	079b      	lsls	r3, r3, #30
 800967c:	f100 8107 	bmi.w	800988e <_printf_float+0x462>
 8009680:	68e0      	ldr	r0, [r4, #12]
 8009682:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009684:	4298      	cmp	r0, r3
 8009686:	bfb8      	it	lt
 8009688:	4618      	movlt	r0, r3
 800968a:	e730      	b.n	80094ee <_printf_float+0xc2>
 800968c:	2301      	movs	r3, #1
 800968e:	464a      	mov	r2, r9
 8009690:	4631      	mov	r1, r6
 8009692:	4628      	mov	r0, r5
 8009694:	47b8      	blx	r7
 8009696:	3001      	adds	r0, #1
 8009698:	f43f af27 	beq.w	80094ea <_printf_float+0xbe>
 800969c:	f108 0801 	add.w	r8, r8, #1
 80096a0:	e7e6      	b.n	8009670 <_printf_float+0x244>
 80096a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	dc39      	bgt.n	800971c <_printf_float+0x2f0>
 80096a8:	4a1b      	ldr	r2, [pc, #108]	; (8009718 <_printf_float+0x2ec>)
 80096aa:	2301      	movs	r3, #1
 80096ac:	4631      	mov	r1, r6
 80096ae:	4628      	mov	r0, r5
 80096b0:	47b8      	blx	r7
 80096b2:	3001      	adds	r0, #1
 80096b4:	f43f af19 	beq.w	80094ea <_printf_float+0xbe>
 80096b8:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80096bc:	4313      	orrs	r3, r2
 80096be:	d102      	bne.n	80096c6 <_printf_float+0x29a>
 80096c0:	6823      	ldr	r3, [r4, #0]
 80096c2:	07d9      	lsls	r1, r3, #31
 80096c4:	d5d8      	bpl.n	8009678 <_printf_float+0x24c>
 80096c6:	ee18 3a10 	vmov	r3, s16
 80096ca:	4652      	mov	r2, sl
 80096cc:	4631      	mov	r1, r6
 80096ce:	4628      	mov	r0, r5
 80096d0:	47b8      	blx	r7
 80096d2:	3001      	adds	r0, #1
 80096d4:	f43f af09 	beq.w	80094ea <_printf_float+0xbe>
 80096d8:	f04f 0900 	mov.w	r9, #0
 80096dc:	f104 0a1a 	add.w	sl, r4, #26
 80096e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096e2:	425b      	negs	r3, r3
 80096e4:	454b      	cmp	r3, r9
 80096e6:	dc01      	bgt.n	80096ec <_printf_float+0x2c0>
 80096e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80096ea:	e792      	b.n	8009612 <_printf_float+0x1e6>
 80096ec:	2301      	movs	r3, #1
 80096ee:	4652      	mov	r2, sl
 80096f0:	4631      	mov	r1, r6
 80096f2:	4628      	mov	r0, r5
 80096f4:	47b8      	blx	r7
 80096f6:	3001      	adds	r0, #1
 80096f8:	f43f aef7 	beq.w	80094ea <_printf_float+0xbe>
 80096fc:	f109 0901 	add.w	r9, r9, #1
 8009700:	e7ee      	b.n	80096e0 <_printf_float+0x2b4>
 8009702:	bf00      	nop
 8009704:	7fefffff 	.word	0x7fefffff
 8009708:	0800c8c0 	.word	0x0800c8c0
 800970c:	0800c8c4 	.word	0x0800c8c4
 8009710:	0800c8c8 	.word	0x0800c8c8
 8009714:	0800c8cc 	.word	0x0800c8cc
 8009718:	0800c8d0 	.word	0x0800c8d0
 800971c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800971e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009720:	429a      	cmp	r2, r3
 8009722:	bfa8      	it	ge
 8009724:	461a      	movge	r2, r3
 8009726:	2a00      	cmp	r2, #0
 8009728:	4691      	mov	r9, r2
 800972a:	dc37      	bgt.n	800979c <_printf_float+0x370>
 800972c:	f04f 0b00 	mov.w	fp, #0
 8009730:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009734:	f104 021a 	add.w	r2, r4, #26
 8009738:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800973a:	9305      	str	r3, [sp, #20]
 800973c:	eba3 0309 	sub.w	r3, r3, r9
 8009740:	455b      	cmp	r3, fp
 8009742:	dc33      	bgt.n	80097ac <_printf_float+0x380>
 8009744:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009748:	429a      	cmp	r2, r3
 800974a:	db3b      	blt.n	80097c4 <_printf_float+0x398>
 800974c:	6823      	ldr	r3, [r4, #0]
 800974e:	07da      	lsls	r2, r3, #31
 8009750:	d438      	bmi.n	80097c4 <_printf_float+0x398>
 8009752:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8009756:	eba2 0903 	sub.w	r9, r2, r3
 800975a:	9b05      	ldr	r3, [sp, #20]
 800975c:	1ad2      	subs	r2, r2, r3
 800975e:	4591      	cmp	r9, r2
 8009760:	bfa8      	it	ge
 8009762:	4691      	movge	r9, r2
 8009764:	f1b9 0f00 	cmp.w	r9, #0
 8009768:	dc35      	bgt.n	80097d6 <_printf_float+0x3aa>
 800976a:	f04f 0800 	mov.w	r8, #0
 800976e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009772:	f104 0a1a 	add.w	sl, r4, #26
 8009776:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800977a:	1a9b      	subs	r3, r3, r2
 800977c:	eba3 0309 	sub.w	r3, r3, r9
 8009780:	4543      	cmp	r3, r8
 8009782:	f77f af79 	ble.w	8009678 <_printf_float+0x24c>
 8009786:	2301      	movs	r3, #1
 8009788:	4652      	mov	r2, sl
 800978a:	4631      	mov	r1, r6
 800978c:	4628      	mov	r0, r5
 800978e:	47b8      	blx	r7
 8009790:	3001      	adds	r0, #1
 8009792:	f43f aeaa 	beq.w	80094ea <_printf_float+0xbe>
 8009796:	f108 0801 	add.w	r8, r8, #1
 800979a:	e7ec      	b.n	8009776 <_printf_float+0x34a>
 800979c:	4613      	mov	r3, r2
 800979e:	4631      	mov	r1, r6
 80097a0:	4642      	mov	r2, r8
 80097a2:	4628      	mov	r0, r5
 80097a4:	47b8      	blx	r7
 80097a6:	3001      	adds	r0, #1
 80097a8:	d1c0      	bne.n	800972c <_printf_float+0x300>
 80097aa:	e69e      	b.n	80094ea <_printf_float+0xbe>
 80097ac:	2301      	movs	r3, #1
 80097ae:	4631      	mov	r1, r6
 80097b0:	4628      	mov	r0, r5
 80097b2:	9205      	str	r2, [sp, #20]
 80097b4:	47b8      	blx	r7
 80097b6:	3001      	adds	r0, #1
 80097b8:	f43f ae97 	beq.w	80094ea <_printf_float+0xbe>
 80097bc:	9a05      	ldr	r2, [sp, #20]
 80097be:	f10b 0b01 	add.w	fp, fp, #1
 80097c2:	e7b9      	b.n	8009738 <_printf_float+0x30c>
 80097c4:	ee18 3a10 	vmov	r3, s16
 80097c8:	4652      	mov	r2, sl
 80097ca:	4631      	mov	r1, r6
 80097cc:	4628      	mov	r0, r5
 80097ce:	47b8      	blx	r7
 80097d0:	3001      	adds	r0, #1
 80097d2:	d1be      	bne.n	8009752 <_printf_float+0x326>
 80097d4:	e689      	b.n	80094ea <_printf_float+0xbe>
 80097d6:	9a05      	ldr	r2, [sp, #20]
 80097d8:	464b      	mov	r3, r9
 80097da:	4442      	add	r2, r8
 80097dc:	4631      	mov	r1, r6
 80097de:	4628      	mov	r0, r5
 80097e0:	47b8      	blx	r7
 80097e2:	3001      	adds	r0, #1
 80097e4:	d1c1      	bne.n	800976a <_printf_float+0x33e>
 80097e6:	e680      	b.n	80094ea <_printf_float+0xbe>
 80097e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80097ea:	2a01      	cmp	r2, #1
 80097ec:	dc01      	bgt.n	80097f2 <_printf_float+0x3c6>
 80097ee:	07db      	lsls	r3, r3, #31
 80097f0:	d53a      	bpl.n	8009868 <_printf_float+0x43c>
 80097f2:	2301      	movs	r3, #1
 80097f4:	4642      	mov	r2, r8
 80097f6:	4631      	mov	r1, r6
 80097f8:	4628      	mov	r0, r5
 80097fa:	47b8      	blx	r7
 80097fc:	3001      	adds	r0, #1
 80097fe:	f43f ae74 	beq.w	80094ea <_printf_float+0xbe>
 8009802:	ee18 3a10 	vmov	r3, s16
 8009806:	4652      	mov	r2, sl
 8009808:	4631      	mov	r1, r6
 800980a:	4628      	mov	r0, r5
 800980c:	47b8      	blx	r7
 800980e:	3001      	adds	r0, #1
 8009810:	f43f ae6b 	beq.w	80094ea <_printf_float+0xbe>
 8009814:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009818:	2200      	movs	r2, #0
 800981a:	2300      	movs	r3, #0
 800981c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8009820:	f7f7 f95a 	bl	8000ad8 <__aeabi_dcmpeq>
 8009824:	b9d8      	cbnz	r0, 800985e <_printf_float+0x432>
 8009826:	f10a 33ff 	add.w	r3, sl, #4294967295
 800982a:	f108 0201 	add.w	r2, r8, #1
 800982e:	4631      	mov	r1, r6
 8009830:	4628      	mov	r0, r5
 8009832:	47b8      	blx	r7
 8009834:	3001      	adds	r0, #1
 8009836:	d10e      	bne.n	8009856 <_printf_float+0x42a>
 8009838:	e657      	b.n	80094ea <_printf_float+0xbe>
 800983a:	2301      	movs	r3, #1
 800983c:	4652      	mov	r2, sl
 800983e:	4631      	mov	r1, r6
 8009840:	4628      	mov	r0, r5
 8009842:	47b8      	blx	r7
 8009844:	3001      	adds	r0, #1
 8009846:	f43f ae50 	beq.w	80094ea <_printf_float+0xbe>
 800984a:	f108 0801 	add.w	r8, r8, #1
 800984e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009850:	3b01      	subs	r3, #1
 8009852:	4543      	cmp	r3, r8
 8009854:	dcf1      	bgt.n	800983a <_printf_float+0x40e>
 8009856:	464b      	mov	r3, r9
 8009858:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800985c:	e6da      	b.n	8009614 <_printf_float+0x1e8>
 800985e:	f04f 0800 	mov.w	r8, #0
 8009862:	f104 0a1a 	add.w	sl, r4, #26
 8009866:	e7f2      	b.n	800984e <_printf_float+0x422>
 8009868:	2301      	movs	r3, #1
 800986a:	4642      	mov	r2, r8
 800986c:	e7df      	b.n	800982e <_printf_float+0x402>
 800986e:	2301      	movs	r3, #1
 8009870:	464a      	mov	r2, r9
 8009872:	4631      	mov	r1, r6
 8009874:	4628      	mov	r0, r5
 8009876:	47b8      	blx	r7
 8009878:	3001      	adds	r0, #1
 800987a:	f43f ae36 	beq.w	80094ea <_printf_float+0xbe>
 800987e:	f108 0801 	add.w	r8, r8, #1
 8009882:	68e3      	ldr	r3, [r4, #12]
 8009884:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009886:	1a5b      	subs	r3, r3, r1
 8009888:	4543      	cmp	r3, r8
 800988a:	dcf0      	bgt.n	800986e <_printf_float+0x442>
 800988c:	e6f8      	b.n	8009680 <_printf_float+0x254>
 800988e:	f04f 0800 	mov.w	r8, #0
 8009892:	f104 0919 	add.w	r9, r4, #25
 8009896:	e7f4      	b.n	8009882 <_printf_float+0x456>

08009898 <_printf_common>:
 8009898:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800989c:	4616      	mov	r6, r2
 800989e:	4699      	mov	r9, r3
 80098a0:	688a      	ldr	r2, [r1, #8]
 80098a2:	690b      	ldr	r3, [r1, #16]
 80098a4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80098a8:	4293      	cmp	r3, r2
 80098aa:	bfb8      	it	lt
 80098ac:	4613      	movlt	r3, r2
 80098ae:	6033      	str	r3, [r6, #0]
 80098b0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80098b4:	4607      	mov	r7, r0
 80098b6:	460c      	mov	r4, r1
 80098b8:	b10a      	cbz	r2, 80098be <_printf_common+0x26>
 80098ba:	3301      	adds	r3, #1
 80098bc:	6033      	str	r3, [r6, #0]
 80098be:	6823      	ldr	r3, [r4, #0]
 80098c0:	0699      	lsls	r1, r3, #26
 80098c2:	bf42      	ittt	mi
 80098c4:	6833      	ldrmi	r3, [r6, #0]
 80098c6:	3302      	addmi	r3, #2
 80098c8:	6033      	strmi	r3, [r6, #0]
 80098ca:	6825      	ldr	r5, [r4, #0]
 80098cc:	f015 0506 	ands.w	r5, r5, #6
 80098d0:	d106      	bne.n	80098e0 <_printf_common+0x48>
 80098d2:	f104 0a19 	add.w	sl, r4, #25
 80098d6:	68e3      	ldr	r3, [r4, #12]
 80098d8:	6832      	ldr	r2, [r6, #0]
 80098da:	1a9b      	subs	r3, r3, r2
 80098dc:	42ab      	cmp	r3, r5
 80098de:	dc26      	bgt.n	800992e <_printf_common+0x96>
 80098e0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80098e4:	1e13      	subs	r3, r2, #0
 80098e6:	6822      	ldr	r2, [r4, #0]
 80098e8:	bf18      	it	ne
 80098ea:	2301      	movne	r3, #1
 80098ec:	0692      	lsls	r2, r2, #26
 80098ee:	d42b      	bmi.n	8009948 <_printf_common+0xb0>
 80098f0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80098f4:	4649      	mov	r1, r9
 80098f6:	4638      	mov	r0, r7
 80098f8:	47c0      	blx	r8
 80098fa:	3001      	adds	r0, #1
 80098fc:	d01e      	beq.n	800993c <_printf_common+0xa4>
 80098fe:	6823      	ldr	r3, [r4, #0]
 8009900:	6922      	ldr	r2, [r4, #16]
 8009902:	f003 0306 	and.w	r3, r3, #6
 8009906:	2b04      	cmp	r3, #4
 8009908:	bf02      	ittt	eq
 800990a:	68e5      	ldreq	r5, [r4, #12]
 800990c:	6833      	ldreq	r3, [r6, #0]
 800990e:	1aed      	subeq	r5, r5, r3
 8009910:	68a3      	ldr	r3, [r4, #8]
 8009912:	bf0c      	ite	eq
 8009914:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009918:	2500      	movne	r5, #0
 800991a:	4293      	cmp	r3, r2
 800991c:	bfc4      	itt	gt
 800991e:	1a9b      	subgt	r3, r3, r2
 8009920:	18ed      	addgt	r5, r5, r3
 8009922:	2600      	movs	r6, #0
 8009924:	341a      	adds	r4, #26
 8009926:	42b5      	cmp	r5, r6
 8009928:	d11a      	bne.n	8009960 <_printf_common+0xc8>
 800992a:	2000      	movs	r0, #0
 800992c:	e008      	b.n	8009940 <_printf_common+0xa8>
 800992e:	2301      	movs	r3, #1
 8009930:	4652      	mov	r2, sl
 8009932:	4649      	mov	r1, r9
 8009934:	4638      	mov	r0, r7
 8009936:	47c0      	blx	r8
 8009938:	3001      	adds	r0, #1
 800993a:	d103      	bne.n	8009944 <_printf_common+0xac>
 800993c:	f04f 30ff 	mov.w	r0, #4294967295
 8009940:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009944:	3501      	adds	r5, #1
 8009946:	e7c6      	b.n	80098d6 <_printf_common+0x3e>
 8009948:	18e1      	adds	r1, r4, r3
 800994a:	1c5a      	adds	r2, r3, #1
 800994c:	2030      	movs	r0, #48	; 0x30
 800994e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009952:	4422      	add	r2, r4
 8009954:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009958:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800995c:	3302      	adds	r3, #2
 800995e:	e7c7      	b.n	80098f0 <_printf_common+0x58>
 8009960:	2301      	movs	r3, #1
 8009962:	4622      	mov	r2, r4
 8009964:	4649      	mov	r1, r9
 8009966:	4638      	mov	r0, r7
 8009968:	47c0      	blx	r8
 800996a:	3001      	adds	r0, #1
 800996c:	d0e6      	beq.n	800993c <_printf_common+0xa4>
 800996e:	3601      	adds	r6, #1
 8009970:	e7d9      	b.n	8009926 <_printf_common+0x8e>
	...

08009974 <_printf_i>:
 8009974:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009978:	7e0f      	ldrb	r7, [r1, #24]
 800997a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800997c:	2f78      	cmp	r7, #120	; 0x78
 800997e:	4691      	mov	r9, r2
 8009980:	4680      	mov	r8, r0
 8009982:	460c      	mov	r4, r1
 8009984:	469a      	mov	sl, r3
 8009986:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800998a:	d807      	bhi.n	800999c <_printf_i+0x28>
 800998c:	2f62      	cmp	r7, #98	; 0x62
 800998e:	d80a      	bhi.n	80099a6 <_printf_i+0x32>
 8009990:	2f00      	cmp	r7, #0
 8009992:	f000 80d4 	beq.w	8009b3e <_printf_i+0x1ca>
 8009996:	2f58      	cmp	r7, #88	; 0x58
 8009998:	f000 80c0 	beq.w	8009b1c <_printf_i+0x1a8>
 800999c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80099a0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80099a4:	e03a      	b.n	8009a1c <_printf_i+0xa8>
 80099a6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80099aa:	2b15      	cmp	r3, #21
 80099ac:	d8f6      	bhi.n	800999c <_printf_i+0x28>
 80099ae:	a101      	add	r1, pc, #4	; (adr r1, 80099b4 <_printf_i+0x40>)
 80099b0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80099b4:	08009a0d 	.word	0x08009a0d
 80099b8:	08009a21 	.word	0x08009a21
 80099bc:	0800999d 	.word	0x0800999d
 80099c0:	0800999d 	.word	0x0800999d
 80099c4:	0800999d 	.word	0x0800999d
 80099c8:	0800999d 	.word	0x0800999d
 80099cc:	08009a21 	.word	0x08009a21
 80099d0:	0800999d 	.word	0x0800999d
 80099d4:	0800999d 	.word	0x0800999d
 80099d8:	0800999d 	.word	0x0800999d
 80099dc:	0800999d 	.word	0x0800999d
 80099e0:	08009b25 	.word	0x08009b25
 80099e4:	08009a4d 	.word	0x08009a4d
 80099e8:	08009adf 	.word	0x08009adf
 80099ec:	0800999d 	.word	0x0800999d
 80099f0:	0800999d 	.word	0x0800999d
 80099f4:	08009b47 	.word	0x08009b47
 80099f8:	0800999d 	.word	0x0800999d
 80099fc:	08009a4d 	.word	0x08009a4d
 8009a00:	0800999d 	.word	0x0800999d
 8009a04:	0800999d 	.word	0x0800999d
 8009a08:	08009ae7 	.word	0x08009ae7
 8009a0c:	682b      	ldr	r3, [r5, #0]
 8009a0e:	1d1a      	adds	r2, r3, #4
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	602a      	str	r2, [r5, #0]
 8009a14:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009a18:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009a1c:	2301      	movs	r3, #1
 8009a1e:	e09f      	b.n	8009b60 <_printf_i+0x1ec>
 8009a20:	6820      	ldr	r0, [r4, #0]
 8009a22:	682b      	ldr	r3, [r5, #0]
 8009a24:	0607      	lsls	r7, r0, #24
 8009a26:	f103 0104 	add.w	r1, r3, #4
 8009a2a:	6029      	str	r1, [r5, #0]
 8009a2c:	d501      	bpl.n	8009a32 <_printf_i+0xbe>
 8009a2e:	681e      	ldr	r6, [r3, #0]
 8009a30:	e003      	b.n	8009a3a <_printf_i+0xc6>
 8009a32:	0646      	lsls	r6, r0, #25
 8009a34:	d5fb      	bpl.n	8009a2e <_printf_i+0xba>
 8009a36:	f9b3 6000 	ldrsh.w	r6, [r3]
 8009a3a:	2e00      	cmp	r6, #0
 8009a3c:	da03      	bge.n	8009a46 <_printf_i+0xd2>
 8009a3e:	232d      	movs	r3, #45	; 0x2d
 8009a40:	4276      	negs	r6, r6
 8009a42:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009a46:	485a      	ldr	r0, [pc, #360]	; (8009bb0 <_printf_i+0x23c>)
 8009a48:	230a      	movs	r3, #10
 8009a4a:	e012      	b.n	8009a72 <_printf_i+0xfe>
 8009a4c:	682b      	ldr	r3, [r5, #0]
 8009a4e:	6820      	ldr	r0, [r4, #0]
 8009a50:	1d19      	adds	r1, r3, #4
 8009a52:	6029      	str	r1, [r5, #0]
 8009a54:	0605      	lsls	r5, r0, #24
 8009a56:	d501      	bpl.n	8009a5c <_printf_i+0xe8>
 8009a58:	681e      	ldr	r6, [r3, #0]
 8009a5a:	e002      	b.n	8009a62 <_printf_i+0xee>
 8009a5c:	0641      	lsls	r1, r0, #25
 8009a5e:	d5fb      	bpl.n	8009a58 <_printf_i+0xe4>
 8009a60:	881e      	ldrh	r6, [r3, #0]
 8009a62:	4853      	ldr	r0, [pc, #332]	; (8009bb0 <_printf_i+0x23c>)
 8009a64:	2f6f      	cmp	r7, #111	; 0x6f
 8009a66:	bf0c      	ite	eq
 8009a68:	2308      	moveq	r3, #8
 8009a6a:	230a      	movne	r3, #10
 8009a6c:	2100      	movs	r1, #0
 8009a6e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009a72:	6865      	ldr	r5, [r4, #4]
 8009a74:	60a5      	str	r5, [r4, #8]
 8009a76:	2d00      	cmp	r5, #0
 8009a78:	bfa2      	ittt	ge
 8009a7a:	6821      	ldrge	r1, [r4, #0]
 8009a7c:	f021 0104 	bicge.w	r1, r1, #4
 8009a80:	6021      	strge	r1, [r4, #0]
 8009a82:	b90e      	cbnz	r6, 8009a88 <_printf_i+0x114>
 8009a84:	2d00      	cmp	r5, #0
 8009a86:	d04b      	beq.n	8009b20 <_printf_i+0x1ac>
 8009a88:	4615      	mov	r5, r2
 8009a8a:	fbb6 f1f3 	udiv	r1, r6, r3
 8009a8e:	fb03 6711 	mls	r7, r3, r1, r6
 8009a92:	5dc7      	ldrb	r7, [r0, r7]
 8009a94:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009a98:	4637      	mov	r7, r6
 8009a9a:	42bb      	cmp	r3, r7
 8009a9c:	460e      	mov	r6, r1
 8009a9e:	d9f4      	bls.n	8009a8a <_printf_i+0x116>
 8009aa0:	2b08      	cmp	r3, #8
 8009aa2:	d10b      	bne.n	8009abc <_printf_i+0x148>
 8009aa4:	6823      	ldr	r3, [r4, #0]
 8009aa6:	07de      	lsls	r6, r3, #31
 8009aa8:	d508      	bpl.n	8009abc <_printf_i+0x148>
 8009aaa:	6923      	ldr	r3, [r4, #16]
 8009aac:	6861      	ldr	r1, [r4, #4]
 8009aae:	4299      	cmp	r1, r3
 8009ab0:	bfde      	ittt	le
 8009ab2:	2330      	movle	r3, #48	; 0x30
 8009ab4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009ab8:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009abc:	1b52      	subs	r2, r2, r5
 8009abe:	6122      	str	r2, [r4, #16]
 8009ac0:	f8cd a000 	str.w	sl, [sp]
 8009ac4:	464b      	mov	r3, r9
 8009ac6:	aa03      	add	r2, sp, #12
 8009ac8:	4621      	mov	r1, r4
 8009aca:	4640      	mov	r0, r8
 8009acc:	f7ff fee4 	bl	8009898 <_printf_common>
 8009ad0:	3001      	adds	r0, #1
 8009ad2:	d14a      	bne.n	8009b6a <_printf_i+0x1f6>
 8009ad4:	f04f 30ff 	mov.w	r0, #4294967295
 8009ad8:	b004      	add	sp, #16
 8009ada:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ade:	6823      	ldr	r3, [r4, #0]
 8009ae0:	f043 0320 	orr.w	r3, r3, #32
 8009ae4:	6023      	str	r3, [r4, #0]
 8009ae6:	4833      	ldr	r0, [pc, #204]	; (8009bb4 <_printf_i+0x240>)
 8009ae8:	2778      	movs	r7, #120	; 0x78
 8009aea:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009aee:	6823      	ldr	r3, [r4, #0]
 8009af0:	6829      	ldr	r1, [r5, #0]
 8009af2:	061f      	lsls	r7, r3, #24
 8009af4:	f851 6b04 	ldr.w	r6, [r1], #4
 8009af8:	d402      	bmi.n	8009b00 <_printf_i+0x18c>
 8009afa:	065f      	lsls	r7, r3, #25
 8009afc:	bf48      	it	mi
 8009afe:	b2b6      	uxthmi	r6, r6
 8009b00:	07df      	lsls	r7, r3, #31
 8009b02:	bf48      	it	mi
 8009b04:	f043 0320 	orrmi.w	r3, r3, #32
 8009b08:	6029      	str	r1, [r5, #0]
 8009b0a:	bf48      	it	mi
 8009b0c:	6023      	strmi	r3, [r4, #0]
 8009b0e:	b91e      	cbnz	r6, 8009b18 <_printf_i+0x1a4>
 8009b10:	6823      	ldr	r3, [r4, #0]
 8009b12:	f023 0320 	bic.w	r3, r3, #32
 8009b16:	6023      	str	r3, [r4, #0]
 8009b18:	2310      	movs	r3, #16
 8009b1a:	e7a7      	b.n	8009a6c <_printf_i+0xf8>
 8009b1c:	4824      	ldr	r0, [pc, #144]	; (8009bb0 <_printf_i+0x23c>)
 8009b1e:	e7e4      	b.n	8009aea <_printf_i+0x176>
 8009b20:	4615      	mov	r5, r2
 8009b22:	e7bd      	b.n	8009aa0 <_printf_i+0x12c>
 8009b24:	682b      	ldr	r3, [r5, #0]
 8009b26:	6826      	ldr	r6, [r4, #0]
 8009b28:	6961      	ldr	r1, [r4, #20]
 8009b2a:	1d18      	adds	r0, r3, #4
 8009b2c:	6028      	str	r0, [r5, #0]
 8009b2e:	0635      	lsls	r5, r6, #24
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	d501      	bpl.n	8009b38 <_printf_i+0x1c4>
 8009b34:	6019      	str	r1, [r3, #0]
 8009b36:	e002      	b.n	8009b3e <_printf_i+0x1ca>
 8009b38:	0670      	lsls	r0, r6, #25
 8009b3a:	d5fb      	bpl.n	8009b34 <_printf_i+0x1c0>
 8009b3c:	8019      	strh	r1, [r3, #0]
 8009b3e:	2300      	movs	r3, #0
 8009b40:	6123      	str	r3, [r4, #16]
 8009b42:	4615      	mov	r5, r2
 8009b44:	e7bc      	b.n	8009ac0 <_printf_i+0x14c>
 8009b46:	682b      	ldr	r3, [r5, #0]
 8009b48:	1d1a      	adds	r2, r3, #4
 8009b4a:	602a      	str	r2, [r5, #0]
 8009b4c:	681d      	ldr	r5, [r3, #0]
 8009b4e:	6862      	ldr	r2, [r4, #4]
 8009b50:	2100      	movs	r1, #0
 8009b52:	4628      	mov	r0, r5
 8009b54:	f7f6 fb44 	bl	80001e0 <memchr>
 8009b58:	b108      	cbz	r0, 8009b5e <_printf_i+0x1ea>
 8009b5a:	1b40      	subs	r0, r0, r5
 8009b5c:	6060      	str	r0, [r4, #4]
 8009b5e:	6863      	ldr	r3, [r4, #4]
 8009b60:	6123      	str	r3, [r4, #16]
 8009b62:	2300      	movs	r3, #0
 8009b64:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009b68:	e7aa      	b.n	8009ac0 <_printf_i+0x14c>
 8009b6a:	6923      	ldr	r3, [r4, #16]
 8009b6c:	462a      	mov	r2, r5
 8009b6e:	4649      	mov	r1, r9
 8009b70:	4640      	mov	r0, r8
 8009b72:	47d0      	blx	sl
 8009b74:	3001      	adds	r0, #1
 8009b76:	d0ad      	beq.n	8009ad4 <_printf_i+0x160>
 8009b78:	6823      	ldr	r3, [r4, #0]
 8009b7a:	079b      	lsls	r3, r3, #30
 8009b7c:	d413      	bmi.n	8009ba6 <_printf_i+0x232>
 8009b7e:	68e0      	ldr	r0, [r4, #12]
 8009b80:	9b03      	ldr	r3, [sp, #12]
 8009b82:	4298      	cmp	r0, r3
 8009b84:	bfb8      	it	lt
 8009b86:	4618      	movlt	r0, r3
 8009b88:	e7a6      	b.n	8009ad8 <_printf_i+0x164>
 8009b8a:	2301      	movs	r3, #1
 8009b8c:	4632      	mov	r2, r6
 8009b8e:	4649      	mov	r1, r9
 8009b90:	4640      	mov	r0, r8
 8009b92:	47d0      	blx	sl
 8009b94:	3001      	adds	r0, #1
 8009b96:	d09d      	beq.n	8009ad4 <_printf_i+0x160>
 8009b98:	3501      	adds	r5, #1
 8009b9a:	68e3      	ldr	r3, [r4, #12]
 8009b9c:	9903      	ldr	r1, [sp, #12]
 8009b9e:	1a5b      	subs	r3, r3, r1
 8009ba0:	42ab      	cmp	r3, r5
 8009ba2:	dcf2      	bgt.n	8009b8a <_printf_i+0x216>
 8009ba4:	e7eb      	b.n	8009b7e <_printf_i+0x20a>
 8009ba6:	2500      	movs	r5, #0
 8009ba8:	f104 0619 	add.w	r6, r4, #25
 8009bac:	e7f5      	b.n	8009b9a <_printf_i+0x226>
 8009bae:	bf00      	nop
 8009bb0:	0800c8d2 	.word	0x0800c8d2
 8009bb4:	0800c8e3 	.word	0x0800c8e3

08009bb8 <std>:
 8009bb8:	2300      	movs	r3, #0
 8009bba:	b510      	push	{r4, lr}
 8009bbc:	4604      	mov	r4, r0
 8009bbe:	e9c0 3300 	strd	r3, r3, [r0]
 8009bc2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009bc6:	6083      	str	r3, [r0, #8]
 8009bc8:	8181      	strh	r1, [r0, #12]
 8009bca:	6643      	str	r3, [r0, #100]	; 0x64
 8009bcc:	81c2      	strh	r2, [r0, #14]
 8009bce:	6183      	str	r3, [r0, #24]
 8009bd0:	4619      	mov	r1, r3
 8009bd2:	2208      	movs	r2, #8
 8009bd4:	305c      	adds	r0, #92	; 0x5c
 8009bd6:	f000 f92e 	bl	8009e36 <memset>
 8009bda:	4b0d      	ldr	r3, [pc, #52]	; (8009c10 <std+0x58>)
 8009bdc:	6263      	str	r3, [r4, #36]	; 0x24
 8009bde:	4b0d      	ldr	r3, [pc, #52]	; (8009c14 <std+0x5c>)
 8009be0:	62a3      	str	r3, [r4, #40]	; 0x28
 8009be2:	4b0d      	ldr	r3, [pc, #52]	; (8009c18 <std+0x60>)
 8009be4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009be6:	4b0d      	ldr	r3, [pc, #52]	; (8009c1c <std+0x64>)
 8009be8:	6323      	str	r3, [r4, #48]	; 0x30
 8009bea:	4b0d      	ldr	r3, [pc, #52]	; (8009c20 <std+0x68>)
 8009bec:	6224      	str	r4, [r4, #32]
 8009bee:	429c      	cmp	r4, r3
 8009bf0:	d006      	beq.n	8009c00 <std+0x48>
 8009bf2:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8009bf6:	4294      	cmp	r4, r2
 8009bf8:	d002      	beq.n	8009c00 <std+0x48>
 8009bfa:	33d0      	adds	r3, #208	; 0xd0
 8009bfc:	429c      	cmp	r4, r3
 8009bfe:	d105      	bne.n	8009c0c <std+0x54>
 8009c00:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009c04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009c08:	f000 b9e8 	b.w	8009fdc <__retarget_lock_init_recursive>
 8009c0c:	bd10      	pop	{r4, pc}
 8009c0e:	bf00      	nop
 8009c10:	08009d7d 	.word	0x08009d7d
 8009c14:	08009d9f 	.word	0x08009d9f
 8009c18:	08009dd7 	.word	0x08009dd7
 8009c1c:	08009dfb 	.word	0x08009dfb
 8009c20:	20004d4c 	.word	0x20004d4c

08009c24 <stdio_exit_handler>:
 8009c24:	4a02      	ldr	r2, [pc, #8]	; (8009c30 <stdio_exit_handler+0xc>)
 8009c26:	4903      	ldr	r1, [pc, #12]	; (8009c34 <stdio_exit_handler+0x10>)
 8009c28:	4803      	ldr	r0, [pc, #12]	; (8009c38 <stdio_exit_handler+0x14>)
 8009c2a:	f000 b869 	b.w	8009d00 <_fwalk_sglue>
 8009c2e:	bf00      	nop
 8009c30:	20000024 	.word	0x20000024
 8009c34:	0800b9a9 	.word	0x0800b9a9
 8009c38:	20000030 	.word	0x20000030

08009c3c <cleanup_stdio>:
 8009c3c:	6841      	ldr	r1, [r0, #4]
 8009c3e:	4b0c      	ldr	r3, [pc, #48]	; (8009c70 <cleanup_stdio+0x34>)
 8009c40:	4299      	cmp	r1, r3
 8009c42:	b510      	push	{r4, lr}
 8009c44:	4604      	mov	r4, r0
 8009c46:	d001      	beq.n	8009c4c <cleanup_stdio+0x10>
 8009c48:	f001 feae 	bl	800b9a8 <_fflush_r>
 8009c4c:	68a1      	ldr	r1, [r4, #8]
 8009c4e:	4b09      	ldr	r3, [pc, #36]	; (8009c74 <cleanup_stdio+0x38>)
 8009c50:	4299      	cmp	r1, r3
 8009c52:	d002      	beq.n	8009c5a <cleanup_stdio+0x1e>
 8009c54:	4620      	mov	r0, r4
 8009c56:	f001 fea7 	bl	800b9a8 <_fflush_r>
 8009c5a:	68e1      	ldr	r1, [r4, #12]
 8009c5c:	4b06      	ldr	r3, [pc, #24]	; (8009c78 <cleanup_stdio+0x3c>)
 8009c5e:	4299      	cmp	r1, r3
 8009c60:	d004      	beq.n	8009c6c <cleanup_stdio+0x30>
 8009c62:	4620      	mov	r0, r4
 8009c64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009c68:	f001 be9e 	b.w	800b9a8 <_fflush_r>
 8009c6c:	bd10      	pop	{r4, pc}
 8009c6e:	bf00      	nop
 8009c70:	20004d4c 	.word	0x20004d4c
 8009c74:	20004db4 	.word	0x20004db4
 8009c78:	20004e1c 	.word	0x20004e1c

08009c7c <global_stdio_init.part.0>:
 8009c7c:	b510      	push	{r4, lr}
 8009c7e:	4b0b      	ldr	r3, [pc, #44]	; (8009cac <global_stdio_init.part.0+0x30>)
 8009c80:	4c0b      	ldr	r4, [pc, #44]	; (8009cb0 <global_stdio_init.part.0+0x34>)
 8009c82:	4a0c      	ldr	r2, [pc, #48]	; (8009cb4 <global_stdio_init.part.0+0x38>)
 8009c84:	601a      	str	r2, [r3, #0]
 8009c86:	4620      	mov	r0, r4
 8009c88:	2200      	movs	r2, #0
 8009c8a:	2104      	movs	r1, #4
 8009c8c:	f7ff ff94 	bl	8009bb8 <std>
 8009c90:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8009c94:	2201      	movs	r2, #1
 8009c96:	2109      	movs	r1, #9
 8009c98:	f7ff ff8e 	bl	8009bb8 <std>
 8009c9c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8009ca0:	2202      	movs	r2, #2
 8009ca2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009ca6:	2112      	movs	r1, #18
 8009ca8:	f7ff bf86 	b.w	8009bb8 <std>
 8009cac:	20004e84 	.word	0x20004e84
 8009cb0:	20004d4c 	.word	0x20004d4c
 8009cb4:	08009c25 	.word	0x08009c25

08009cb8 <__sfp_lock_acquire>:
 8009cb8:	4801      	ldr	r0, [pc, #4]	; (8009cc0 <__sfp_lock_acquire+0x8>)
 8009cba:	f000 b990 	b.w	8009fde <__retarget_lock_acquire_recursive>
 8009cbe:	bf00      	nop
 8009cc0:	20004e8d 	.word	0x20004e8d

08009cc4 <__sfp_lock_release>:
 8009cc4:	4801      	ldr	r0, [pc, #4]	; (8009ccc <__sfp_lock_release+0x8>)
 8009cc6:	f000 b98b 	b.w	8009fe0 <__retarget_lock_release_recursive>
 8009cca:	bf00      	nop
 8009ccc:	20004e8d 	.word	0x20004e8d

08009cd0 <__sinit>:
 8009cd0:	b510      	push	{r4, lr}
 8009cd2:	4604      	mov	r4, r0
 8009cd4:	f7ff fff0 	bl	8009cb8 <__sfp_lock_acquire>
 8009cd8:	6a23      	ldr	r3, [r4, #32]
 8009cda:	b11b      	cbz	r3, 8009ce4 <__sinit+0x14>
 8009cdc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009ce0:	f7ff bff0 	b.w	8009cc4 <__sfp_lock_release>
 8009ce4:	4b04      	ldr	r3, [pc, #16]	; (8009cf8 <__sinit+0x28>)
 8009ce6:	6223      	str	r3, [r4, #32]
 8009ce8:	4b04      	ldr	r3, [pc, #16]	; (8009cfc <__sinit+0x2c>)
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d1f5      	bne.n	8009cdc <__sinit+0xc>
 8009cf0:	f7ff ffc4 	bl	8009c7c <global_stdio_init.part.0>
 8009cf4:	e7f2      	b.n	8009cdc <__sinit+0xc>
 8009cf6:	bf00      	nop
 8009cf8:	08009c3d 	.word	0x08009c3d
 8009cfc:	20004e84 	.word	0x20004e84

08009d00 <_fwalk_sglue>:
 8009d00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009d04:	4607      	mov	r7, r0
 8009d06:	4688      	mov	r8, r1
 8009d08:	4614      	mov	r4, r2
 8009d0a:	2600      	movs	r6, #0
 8009d0c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009d10:	f1b9 0901 	subs.w	r9, r9, #1
 8009d14:	d505      	bpl.n	8009d22 <_fwalk_sglue+0x22>
 8009d16:	6824      	ldr	r4, [r4, #0]
 8009d18:	2c00      	cmp	r4, #0
 8009d1a:	d1f7      	bne.n	8009d0c <_fwalk_sglue+0xc>
 8009d1c:	4630      	mov	r0, r6
 8009d1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009d22:	89ab      	ldrh	r3, [r5, #12]
 8009d24:	2b01      	cmp	r3, #1
 8009d26:	d907      	bls.n	8009d38 <_fwalk_sglue+0x38>
 8009d28:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009d2c:	3301      	adds	r3, #1
 8009d2e:	d003      	beq.n	8009d38 <_fwalk_sglue+0x38>
 8009d30:	4629      	mov	r1, r5
 8009d32:	4638      	mov	r0, r7
 8009d34:	47c0      	blx	r8
 8009d36:	4306      	orrs	r6, r0
 8009d38:	3568      	adds	r5, #104	; 0x68
 8009d3a:	e7e9      	b.n	8009d10 <_fwalk_sglue+0x10>

08009d3c <siprintf>:
 8009d3c:	b40e      	push	{r1, r2, r3}
 8009d3e:	b500      	push	{lr}
 8009d40:	b09c      	sub	sp, #112	; 0x70
 8009d42:	ab1d      	add	r3, sp, #116	; 0x74
 8009d44:	9002      	str	r0, [sp, #8]
 8009d46:	9006      	str	r0, [sp, #24]
 8009d48:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009d4c:	4809      	ldr	r0, [pc, #36]	; (8009d74 <siprintf+0x38>)
 8009d4e:	9107      	str	r1, [sp, #28]
 8009d50:	9104      	str	r1, [sp, #16]
 8009d52:	4909      	ldr	r1, [pc, #36]	; (8009d78 <siprintf+0x3c>)
 8009d54:	f853 2b04 	ldr.w	r2, [r3], #4
 8009d58:	9105      	str	r1, [sp, #20]
 8009d5a:	6800      	ldr	r0, [r0, #0]
 8009d5c:	9301      	str	r3, [sp, #4]
 8009d5e:	a902      	add	r1, sp, #8
 8009d60:	f001 fc9e 	bl	800b6a0 <_svfiprintf_r>
 8009d64:	9b02      	ldr	r3, [sp, #8]
 8009d66:	2200      	movs	r2, #0
 8009d68:	701a      	strb	r2, [r3, #0]
 8009d6a:	b01c      	add	sp, #112	; 0x70
 8009d6c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009d70:	b003      	add	sp, #12
 8009d72:	4770      	bx	lr
 8009d74:	2000007c 	.word	0x2000007c
 8009d78:	ffff0208 	.word	0xffff0208

08009d7c <__sread>:
 8009d7c:	b510      	push	{r4, lr}
 8009d7e:	460c      	mov	r4, r1
 8009d80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d84:	f000 f8dc 	bl	8009f40 <_read_r>
 8009d88:	2800      	cmp	r0, #0
 8009d8a:	bfab      	itete	ge
 8009d8c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009d8e:	89a3      	ldrhlt	r3, [r4, #12]
 8009d90:	181b      	addge	r3, r3, r0
 8009d92:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009d96:	bfac      	ite	ge
 8009d98:	6563      	strge	r3, [r4, #84]	; 0x54
 8009d9a:	81a3      	strhlt	r3, [r4, #12]
 8009d9c:	bd10      	pop	{r4, pc}

08009d9e <__swrite>:
 8009d9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009da2:	461f      	mov	r7, r3
 8009da4:	898b      	ldrh	r3, [r1, #12]
 8009da6:	05db      	lsls	r3, r3, #23
 8009da8:	4605      	mov	r5, r0
 8009daa:	460c      	mov	r4, r1
 8009dac:	4616      	mov	r6, r2
 8009dae:	d505      	bpl.n	8009dbc <__swrite+0x1e>
 8009db0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009db4:	2302      	movs	r3, #2
 8009db6:	2200      	movs	r2, #0
 8009db8:	f000 f8b0 	bl	8009f1c <_lseek_r>
 8009dbc:	89a3      	ldrh	r3, [r4, #12]
 8009dbe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009dc2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009dc6:	81a3      	strh	r3, [r4, #12]
 8009dc8:	4632      	mov	r2, r6
 8009dca:	463b      	mov	r3, r7
 8009dcc:	4628      	mov	r0, r5
 8009dce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009dd2:	f000 b8c7 	b.w	8009f64 <_write_r>

08009dd6 <__sseek>:
 8009dd6:	b510      	push	{r4, lr}
 8009dd8:	460c      	mov	r4, r1
 8009dda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009dde:	f000 f89d 	bl	8009f1c <_lseek_r>
 8009de2:	1c43      	adds	r3, r0, #1
 8009de4:	89a3      	ldrh	r3, [r4, #12]
 8009de6:	bf15      	itete	ne
 8009de8:	6560      	strne	r0, [r4, #84]	; 0x54
 8009dea:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009dee:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009df2:	81a3      	strheq	r3, [r4, #12]
 8009df4:	bf18      	it	ne
 8009df6:	81a3      	strhne	r3, [r4, #12]
 8009df8:	bd10      	pop	{r4, pc}

08009dfa <__sclose>:
 8009dfa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009dfe:	f000 b827 	b.w	8009e50 <_close_r>

08009e02 <memmove>:
 8009e02:	4288      	cmp	r0, r1
 8009e04:	b510      	push	{r4, lr}
 8009e06:	eb01 0402 	add.w	r4, r1, r2
 8009e0a:	d902      	bls.n	8009e12 <memmove+0x10>
 8009e0c:	4284      	cmp	r4, r0
 8009e0e:	4623      	mov	r3, r4
 8009e10:	d807      	bhi.n	8009e22 <memmove+0x20>
 8009e12:	1e43      	subs	r3, r0, #1
 8009e14:	42a1      	cmp	r1, r4
 8009e16:	d008      	beq.n	8009e2a <memmove+0x28>
 8009e18:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009e1c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009e20:	e7f8      	b.n	8009e14 <memmove+0x12>
 8009e22:	4402      	add	r2, r0
 8009e24:	4601      	mov	r1, r0
 8009e26:	428a      	cmp	r2, r1
 8009e28:	d100      	bne.n	8009e2c <memmove+0x2a>
 8009e2a:	bd10      	pop	{r4, pc}
 8009e2c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009e30:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009e34:	e7f7      	b.n	8009e26 <memmove+0x24>

08009e36 <memset>:
 8009e36:	4402      	add	r2, r0
 8009e38:	4603      	mov	r3, r0
 8009e3a:	4293      	cmp	r3, r2
 8009e3c:	d100      	bne.n	8009e40 <memset+0xa>
 8009e3e:	4770      	bx	lr
 8009e40:	f803 1b01 	strb.w	r1, [r3], #1
 8009e44:	e7f9      	b.n	8009e3a <memset+0x4>
	...

08009e48 <_localeconv_r>:
 8009e48:	4800      	ldr	r0, [pc, #0]	; (8009e4c <_localeconv_r+0x4>)
 8009e4a:	4770      	bx	lr
 8009e4c:	20000170 	.word	0x20000170

08009e50 <_close_r>:
 8009e50:	b538      	push	{r3, r4, r5, lr}
 8009e52:	4d06      	ldr	r5, [pc, #24]	; (8009e6c <_close_r+0x1c>)
 8009e54:	2300      	movs	r3, #0
 8009e56:	4604      	mov	r4, r0
 8009e58:	4608      	mov	r0, r1
 8009e5a:	602b      	str	r3, [r5, #0]
 8009e5c:	f7f9 fbbf 	bl	80035de <_close>
 8009e60:	1c43      	adds	r3, r0, #1
 8009e62:	d102      	bne.n	8009e6a <_close_r+0x1a>
 8009e64:	682b      	ldr	r3, [r5, #0]
 8009e66:	b103      	cbz	r3, 8009e6a <_close_r+0x1a>
 8009e68:	6023      	str	r3, [r4, #0]
 8009e6a:	bd38      	pop	{r3, r4, r5, pc}
 8009e6c:	20004e88 	.word	0x20004e88

08009e70 <_reclaim_reent>:
 8009e70:	4b29      	ldr	r3, [pc, #164]	; (8009f18 <_reclaim_reent+0xa8>)
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	4283      	cmp	r3, r0
 8009e76:	b570      	push	{r4, r5, r6, lr}
 8009e78:	4604      	mov	r4, r0
 8009e7a:	d04b      	beq.n	8009f14 <_reclaim_reent+0xa4>
 8009e7c:	69c3      	ldr	r3, [r0, #28]
 8009e7e:	b143      	cbz	r3, 8009e92 <_reclaim_reent+0x22>
 8009e80:	68db      	ldr	r3, [r3, #12]
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d144      	bne.n	8009f10 <_reclaim_reent+0xa0>
 8009e86:	69e3      	ldr	r3, [r4, #28]
 8009e88:	6819      	ldr	r1, [r3, #0]
 8009e8a:	b111      	cbz	r1, 8009e92 <_reclaim_reent+0x22>
 8009e8c:	4620      	mov	r0, r4
 8009e8e:	f000 ff31 	bl	800acf4 <_free_r>
 8009e92:	6961      	ldr	r1, [r4, #20]
 8009e94:	b111      	cbz	r1, 8009e9c <_reclaim_reent+0x2c>
 8009e96:	4620      	mov	r0, r4
 8009e98:	f000 ff2c 	bl	800acf4 <_free_r>
 8009e9c:	69e1      	ldr	r1, [r4, #28]
 8009e9e:	b111      	cbz	r1, 8009ea6 <_reclaim_reent+0x36>
 8009ea0:	4620      	mov	r0, r4
 8009ea2:	f000 ff27 	bl	800acf4 <_free_r>
 8009ea6:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8009ea8:	b111      	cbz	r1, 8009eb0 <_reclaim_reent+0x40>
 8009eaa:	4620      	mov	r0, r4
 8009eac:	f000 ff22 	bl	800acf4 <_free_r>
 8009eb0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009eb2:	b111      	cbz	r1, 8009eba <_reclaim_reent+0x4a>
 8009eb4:	4620      	mov	r0, r4
 8009eb6:	f000 ff1d 	bl	800acf4 <_free_r>
 8009eba:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8009ebc:	b111      	cbz	r1, 8009ec4 <_reclaim_reent+0x54>
 8009ebe:	4620      	mov	r0, r4
 8009ec0:	f000 ff18 	bl	800acf4 <_free_r>
 8009ec4:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8009ec6:	b111      	cbz	r1, 8009ece <_reclaim_reent+0x5e>
 8009ec8:	4620      	mov	r0, r4
 8009eca:	f000 ff13 	bl	800acf4 <_free_r>
 8009ece:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8009ed0:	b111      	cbz	r1, 8009ed8 <_reclaim_reent+0x68>
 8009ed2:	4620      	mov	r0, r4
 8009ed4:	f000 ff0e 	bl	800acf4 <_free_r>
 8009ed8:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8009eda:	b111      	cbz	r1, 8009ee2 <_reclaim_reent+0x72>
 8009edc:	4620      	mov	r0, r4
 8009ede:	f000 ff09 	bl	800acf4 <_free_r>
 8009ee2:	6a23      	ldr	r3, [r4, #32]
 8009ee4:	b1b3      	cbz	r3, 8009f14 <_reclaim_reent+0xa4>
 8009ee6:	4620      	mov	r0, r4
 8009ee8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009eec:	4718      	bx	r3
 8009eee:	5949      	ldr	r1, [r1, r5]
 8009ef0:	b941      	cbnz	r1, 8009f04 <_reclaim_reent+0x94>
 8009ef2:	3504      	adds	r5, #4
 8009ef4:	69e3      	ldr	r3, [r4, #28]
 8009ef6:	2d80      	cmp	r5, #128	; 0x80
 8009ef8:	68d9      	ldr	r1, [r3, #12]
 8009efa:	d1f8      	bne.n	8009eee <_reclaim_reent+0x7e>
 8009efc:	4620      	mov	r0, r4
 8009efe:	f000 fef9 	bl	800acf4 <_free_r>
 8009f02:	e7c0      	b.n	8009e86 <_reclaim_reent+0x16>
 8009f04:	680e      	ldr	r6, [r1, #0]
 8009f06:	4620      	mov	r0, r4
 8009f08:	f000 fef4 	bl	800acf4 <_free_r>
 8009f0c:	4631      	mov	r1, r6
 8009f0e:	e7ef      	b.n	8009ef0 <_reclaim_reent+0x80>
 8009f10:	2500      	movs	r5, #0
 8009f12:	e7ef      	b.n	8009ef4 <_reclaim_reent+0x84>
 8009f14:	bd70      	pop	{r4, r5, r6, pc}
 8009f16:	bf00      	nop
 8009f18:	2000007c 	.word	0x2000007c

08009f1c <_lseek_r>:
 8009f1c:	b538      	push	{r3, r4, r5, lr}
 8009f1e:	4d07      	ldr	r5, [pc, #28]	; (8009f3c <_lseek_r+0x20>)
 8009f20:	4604      	mov	r4, r0
 8009f22:	4608      	mov	r0, r1
 8009f24:	4611      	mov	r1, r2
 8009f26:	2200      	movs	r2, #0
 8009f28:	602a      	str	r2, [r5, #0]
 8009f2a:	461a      	mov	r2, r3
 8009f2c:	f7f9 fb7e 	bl	800362c <_lseek>
 8009f30:	1c43      	adds	r3, r0, #1
 8009f32:	d102      	bne.n	8009f3a <_lseek_r+0x1e>
 8009f34:	682b      	ldr	r3, [r5, #0]
 8009f36:	b103      	cbz	r3, 8009f3a <_lseek_r+0x1e>
 8009f38:	6023      	str	r3, [r4, #0]
 8009f3a:	bd38      	pop	{r3, r4, r5, pc}
 8009f3c:	20004e88 	.word	0x20004e88

08009f40 <_read_r>:
 8009f40:	b538      	push	{r3, r4, r5, lr}
 8009f42:	4d07      	ldr	r5, [pc, #28]	; (8009f60 <_read_r+0x20>)
 8009f44:	4604      	mov	r4, r0
 8009f46:	4608      	mov	r0, r1
 8009f48:	4611      	mov	r1, r2
 8009f4a:	2200      	movs	r2, #0
 8009f4c:	602a      	str	r2, [r5, #0]
 8009f4e:	461a      	mov	r2, r3
 8009f50:	f7f9 fb0c 	bl	800356c <_read>
 8009f54:	1c43      	adds	r3, r0, #1
 8009f56:	d102      	bne.n	8009f5e <_read_r+0x1e>
 8009f58:	682b      	ldr	r3, [r5, #0]
 8009f5a:	b103      	cbz	r3, 8009f5e <_read_r+0x1e>
 8009f5c:	6023      	str	r3, [r4, #0]
 8009f5e:	bd38      	pop	{r3, r4, r5, pc}
 8009f60:	20004e88 	.word	0x20004e88

08009f64 <_write_r>:
 8009f64:	b538      	push	{r3, r4, r5, lr}
 8009f66:	4d07      	ldr	r5, [pc, #28]	; (8009f84 <_write_r+0x20>)
 8009f68:	4604      	mov	r4, r0
 8009f6a:	4608      	mov	r0, r1
 8009f6c:	4611      	mov	r1, r2
 8009f6e:	2200      	movs	r2, #0
 8009f70:	602a      	str	r2, [r5, #0]
 8009f72:	461a      	mov	r2, r3
 8009f74:	f7f9 fb17 	bl	80035a6 <_write>
 8009f78:	1c43      	adds	r3, r0, #1
 8009f7a:	d102      	bne.n	8009f82 <_write_r+0x1e>
 8009f7c:	682b      	ldr	r3, [r5, #0]
 8009f7e:	b103      	cbz	r3, 8009f82 <_write_r+0x1e>
 8009f80:	6023      	str	r3, [r4, #0]
 8009f82:	bd38      	pop	{r3, r4, r5, pc}
 8009f84:	20004e88 	.word	0x20004e88

08009f88 <__errno>:
 8009f88:	4b01      	ldr	r3, [pc, #4]	; (8009f90 <__errno+0x8>)
 8009f8a:	6818      	ldr	r0, [r3, #0]
 8009f8c:	4770      	bx	lr
 8009f8e:	bf00      	nop
 8009f90:	2000007c 	.word	0x2000007c

08009f94 <__libc_init_array>:
 8009f94:	b570      	push	{r4, r5, r6, lr}
 8009f96:	4d0d      	ldr	r5, [pc, #52]	; (8009fcc <__libc_init_array+0x38>)
 8009f98:	4c0d      	ldr	r4, [pc, #52]	; (8009fd0 <__libc_init_array+0x3c>)
 8009f9a:	1b64      	subs	r4, r4, r5
 8009f9c:	10a4      	asrs	r4, r4, #2
 8009f9e:	2600      	movs	r6, #0
 8009fa0:	42a6      	cmp	r6, r4
 8009fa2:	d109      	bne.n	8009fb8 <__libc_init_array+0x24>
 8009fa4:	4d0b      	ldr	r5, [pc, #44]	; (8009fd4 <__libc_init_array+0x40>)
 8009fa6:	4c0c      	ldr	r4, [pc, #48]	; (8009fd8 <__libc_init_array+0x44>)
 8009fa8:	f002 f87a 	bl	800c0a0 <_init>
 8009fac:	1b64      	subs	r4, r4, r5
 8009fae:	10a4      	asrs	r4, r4, #2
 8009fb0:	2600      	movs	r6, #0
 8009fb2:	42a6      	cmp	r6, r4
 8009fb4:	d105      	bne.n	8009fc2 <__libc_init_array+0x2e>
 8009fb6:	bd70      	pop	{r4, r5, r6, pc}
 8009fb8:	f855 3b04 	ldr.w	r3, [r5], #4
 8009fbc:	4798      	blx	r3
 8009fbe:	3601      	adds	r6, #1
 8009fc0:	e7ee      	b.n	8009fa0 <__libc_init_array+0xc>
 8009fc2:	f855 3b04 	ldr.w	r3, [r5], #4
 8009fc6:	4798      	blx	r3
 8009fc8:	3601      	adds	r6, #1
 8009fca:	e7f2      	b.n	8009fb2 <__libc_init_array+0x1e>
 8009fcc:	0800cc3c 	.word	0x0800cc3c
 8009fd0:	0800cc3c 	.word	0x0800cc3c
 8009fd4:	0800cc3c 	.word	0x0800cc3c
 8009fd8:	0800cc40 	.word	0x0800cc40

08009fdc <__retarget_lock_init_recursive>:
 8009fdc:	4770      	bx	lr

08009fde <__retarget_lock_acquire_recursive>:
 8009fde:	4770      	bx	lr

08009fe0 <__retarget_lock_release_recursive>:
 8009fe0:	4770      	bx	lr

08009fe2 <memcpy>:
 8009fe2:	440a      	add	r2, r1
 8009fe4:	4291      	cmp	r1, r2
 8009fe6:	f100 33ff 	add.w	r3, r0, #4294967295
 8009fea:	d100      	bne.n	8009fee <memcpy+0xc>
 8009fec:	4770      	bx	lr
 8009fee:	b510      	push	{r4, lr}
 8009ff0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009ff4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009ff8:	4291      	cmp	r1, r2
 8009ffa:	d1f9      	bne.n	8009ff0 <memcpy+0xe>
 8009ffc:	bd10      	pop	{r4, pc}

08009ffe <quorem>:
 8009ffe:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a002:	6903      	ldr	r3, [r0, #16]
 800a004:	690c      	ldr	r4, [r1, #16]
 800a006:	42a3      	cmp	r3, r4
 800a008:	4607      	mov	r7, r0
 800a00a:	db7e      	blt.n	800a10a <quorem+0x10c>
 800a00c:	3c01      	subs	r4, #1
 800a00e:	f101 0814 	add.w	r8, r1, #20
 800a012:	f100 0514 	add.w	r5, r0, #20
 800a016:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a01a:	9301      	str	r3, [sp, #4]
 800a01c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a020:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a024:	3301      	adds	r3, #1
 800a026:	429a      	cmp	r2, r3
 800a028:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a02c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a030:	fbb2 f6f3 	udiv	r6, r2, r3
 800a034:	d331      	bcc.n	800a09a <quorem+0x9c>
 800a036:	f04f 0e00 	mov.w	lr, #0
 800a03a:	4640      	mov	r0, r8
 800a03c:	46ac      	mov	ip, r5
 800a03e:	46f2      	mov	sl, lr
 800a040:	f850 2b04 	ldr.w	r2, [r0], #4
 800a044:	b293      	uxth	r3, r2
 800a046:	fb06 e303 	mla	r3, r6, r3, lr
 800a04a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a04e:	0c1a      	lsrs	r2, r3, #16
 800a050:	b29b      	uxth	r3, r3
 800a052:	ebaa 0303 	sub.w	r3, sl, r3
 800a056:	f8dc a000 	ldr.w	sl, [ip]
 800a05a:	fa13 f38a 	uxtah	r3, r3, sl
 800a05e:	fb06 220e 	mla	r2, r6, lr, r2
 800a062:	9300      	str	r3, [sp, #0]
 800a064:	9b00      	ldr	r3, [sp, #0]
 800a066:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a06a:	b292      	uxth	r2, r2
 800a06c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a070:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a074:	f8bd 3000 	ldrh.w	r3, [sp]
 800a078:	4581      	cmp	r9, r0
 800a07a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a07e:	f84c 3b04 	str.w	r3, [ip], #4
 800a082:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a086:	d2db      	bcs.n	800a040 <quorem+0x42>
 800a088:	f855 300b 	ldr.w	r3, [r5, fp]
 800a08c:	b92b      	cbnz	r3, 800a09a <quorem+0x9c>
 800a08e:	9b01      	ldr	r3, [sp, #4]
 800a090:	3b04      	subs	r3, #4
 800a092:	429d      	cmp	r5, r3
 800a094:	461a      	mov	r2, r3
 800a096:	d32c      	bcc.n	800a0f2 <quorem+0xf4>
 800a098:	613c      	str	r4, [r7, #16]
 800a09a:	4638      	mov	r0, r7
 800a09c:	f001 f9a6 	bl	800b3ec <__mcmp>
 800a0a0:	2800      	cmp	r0, #0
 800a0a2:	db22      	blt.n	800a0ea <quorem+0xec>
 800a0a4:	3601      	adds	r6, #1
 800a0a6:	4629      	mov	r1, r5
 800a0a8:	2000      	movs	r0, #0
 800a0aa:	f858 2b04 	ldr.w	r2, [r8], #4
 800a0ae:	f8d1 c000 	ldr.w	ip, [r1]
 800a0b2:	b293      	uxth	r3, r2
 800a0b4:	1ac3      	subs	r3, r0, r3
 800a0b6:	0c12      	lsrs	r2, r2, #16
 800a0b8:	fa13 f38c 	uxtah	r3, r3, ip
 800a0bc:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800a0c0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a0c4:	b29b      	uxth	r3, r3
 800a0c6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a0ca:	45c1      	cmp	r9, r8
 800a0cc:	f841 3b04 	str.w	r3, [r1], #4
 800a0d0:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a0d4:	d2e9      	bcs.n	800a0aa <quorem+0xac>
 800a0d6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a0da:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a0de:	b922      	cbnz	r2, 800a0ea <quorem+0xec>
 800a0e0:	3b04      	subs	r3, #4
 800a0e2:	429d      	cmp	r5, r3
 800a0e4:	461a      	mov	r2, r3
 800a0e6:	d30a      	bcc.n	800a0fe <quorem+0x100>
 800a0e8:	613c      	str	r4, [r7, #16]
 800a0ea:	4630      	mov	r0, r6
 800a0ec:	b003      	add	sp, #12
 800a0ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0f2:	6812      	ldr	r2, [r2, #0]
 800a0f4:	3b04      	subs	r3, #4
 800a0f6:	2a00      	cmp	r2, #0
 800a0f8:	d1ce      	bne.n	800a098 <quorem+0x9a>
 800a0fa:	3c01      	subs	r4, #1
 800a0fc:	e7c9      	b.n	800a092 <quorem+0x94>
 800a0fe:	6812      	ldr	r2, [r2, #0]
 800a100:	3b04      	subs	r3, #4
 800a102:	2a00      	cmp	r2, #0
 800a104:	d1f0      	bne.n	800a0e8 <quorem+0xea>
 800a106:	3c01      	subs	r4, #1
 800a108:	e7eb      	b.n	800a0e2 <quorem+0xe4>
 800a10a:	2000      	movs	r0, #0
 800a10c:	e7ee      	b.n	800a0ec <quorem+0xee>
	...

0800a110 <_dtoa_r>:
 800a110:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a114:	ed2d 8b04 	vpush	{d8-d9}
 800a118:	69c5      	ldr	r5, [r0, #28]
 800a11a:	b093      	sub	sp, #76	; 0x4c
 800a11c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800a120:	ec57 6b10 	vmov	r6, r7, d0
 800a124:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a128:	9107      	str	r1, [sp, #28]
 800a12a:	4604      	mov	r4, r0
 800a12c:	920a      	str	r2, [sp, #40]	; 0x28
 800a12e:	930d      	str	r3, [sp, #52]	; 0x34
 800a130:	b975      	cbnz	r5, 800a150 <_dtoa_r+0x40>
 800a132:	2010      	movs	r0, #16
 800a134:	f000 fe2a 	bl	800ad8c <malloc>
 800a138:	4602      	mov	r2, r0
 800a13a:	61e0      	str	r0, [r4, #28]
 800a13c:	b920      	cbnz	r0, 800a148 <_dtoa_r+0x38>
 800a13e:	4bae      	ldr	r3, [pc, #696]	; (800a3f8 <_dtoa_r+0x2e8>)
 800a140:	21ef      	movs	r1, #239	; 0xef
 800a142:	48ae      	ldr	r0, [pc, #696]	; (800a3fc <_dtoa_r+0x2ec>)
 800a144:	f001 fc68 	bl	800ba18 <__assert_func>
 800a148:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a14c:	6005      	str	r5, [r0, #0]
 800a14e:	60c5      	str	r5, [r0, #12]
 800a150:	69e3      	ldr	r3, [r4, #28]
 800a152:	6819      	ldr	r1, [r3, #0]
 800a154:	b151      	cbz	r1, 800a16c <_dtoa_r+0x5c>
 800a156:	685a      	ldr	r2, [r3, #4]
 800a158:	604a      	str	r2, [r1, #4]
 800a15a:	2301      	movs	r3, #1
 800a15c:	4093      	lsls	r3, r2
 800a15e:	608b      	str	r3, [r1, #8]
 800a160:	4620      	mov	r0, r4
 800a162:	f000 ff07 	bl	800af74 <_Bfree>
 800a166:	69e3      	ldr	r3, [r4, #28]
 800a168:	2200      	movs	r2, #0
 800a16a:	601a      	str	r2, [r3, #0]
 800a16c:	1e3b      	subs	r3, r7, #0
 800a16e:	bfbb      	ittet	lt
 800a170:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a174:	9303      	strlt	r3, [sp, #12]
 800a176:	2300      	movge	r3, #0
 800a178:	2201      	movlt	r2, #1
 800a17a:	bfac      	ite	ge
 800a17c:	f8c8 3000 	strge.w	r3, [r8]
 800a180:	f8c8 2000 	strlt.w	r2, [r8]
 800a184:	4b9e      	ldr	r3, [pc, #632]	; (800a400 <_dtoa_r+0x2f0>)
 800a186:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800a18a:	ea33 0308 	bics.w	r3, r3, r8
 800a18e:	d11b      	bne.n	800a1c8 <_dtoa_r+0xb8>
 800a190:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a192:	f242 730f 	movw	r3, #9999	; 0x270f
 800a196:	6013      	str	r3, [r2, #0]
 800a198:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800a19c:	4333      	orrs	r3, r6
 800a19e:	f000 8593 	beq.w	800acc8 <_dtoa_r+0xbb8>
 800a1a2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a1a4:	b963      	cbnz	r3, 800a1c0 <_dtoa_r+0xb0>
 800a1a6:	4b97      	ldr	r3, [pc, #604]	; (800a404 <_dtoa_r+0x2f4>)
 800a1a8:	e027      	b.n	800a1fa <_dtoa_r+0xea>
 800a1aa:	4b97      	ldr	r3, [pc, #604]	; (800a408 <_dtoa_r+0x2f8>)
 800a1ac:	9300      	str	r3, [sp, #0]
 800a1ae:	3308      	adds	r3, #8
 800a1b0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a1b2:	6013      	str	r3, [r2, #0]
 800a1b4:	9800      	ldr	r0, [sp, #0]
 800a1b6:	b013      	add	sp, #76	; 0x4c
 800a1b8:	ecbd 8b04 	vpop	{d8-d9}
 800a1bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1c0:	4b90      	ldr	r3, [pc, #576]	; (800a404 <_dtoa_r+0x2f4>)
 800a1c2:	9300      	str	r3, [sp, #0]
 800a1c4:	3303      	adds	r3, #3
 800a1c6:	e7f3      	b.n	800a1b0 <_dtoa_r+0xa0>
 800a1c8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a1cc:	2200      	movs	r2, #0
 800a1ce:	ec51 0b17 	vmov	r0, r1, d7
 800a1d2:	eeb0 8a47 	vmov.f32	s16, s14
 800a1d6:	eef0 8a67 	vmov.f32	s17, s15
 800a1da:	2300      	movs	r3, #0
 800a1dc:	f7f6 fc7c 	bl	8000ad8 <__aeabi_dcmpeq>
 800a1e0:	4681      	mov	r9, r0
 800a1e2:	b160      	cbz	r0, 800a1fe <_dtoa_r+0xee>
 800a1e4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a1e6:	2301      	movs	r3, #1
 800a1e8:	6013      	str	r3, [r2, #0]
 800a1ea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	f000 8568 	beq.w	800acc2 <_dtoa_r+0xbb2>
 800a1f2:	4b86      	ldr	r3, [pc, #536]	; (800a40c <_dtoa_r+0x2fc>)
 800a1f4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a1f6:	6013      	str	r3, [r2, #0]
 800a1f8:	3b01      	subs	r3, #1
 800a1fa:	9300      	str	r3, [sp, #0]
 800a1fc:	e7da      	b.n	800a1b4 <_dtoa_r+0xa4>
 800a1fe:	aa10      	add	r2, sp, #64	; 0x40
 800a200:	a911      	add	r1, sp, #68	; 0x44
 800a202:	4620      	mov	r0, r4
 800a204:	eeb0 0a48 	vmov.f32	s0, s16
 800a208:	eef0 0a68 	vmov.f32	s1, s17
 800a20c:	f001 f994 	bl	800b538 <__d2b>
 800a210:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800a214:	4682      	mov	sl, r0
 800a216:	2d00      	cmp	r5, #0
 800a218:	d07f      	beq.n	800a31a <_dtoa_r+0x20a>
 800a21a:	ee18 3a90 	vmov	r3, s17
 800a21e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a222:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800a226:	ec51 0b18 	vmov	r0, r1, d8
 800a22a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a22e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a232:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800a236:	4619      	mov	r1, r3
 800a238:	2200      	movs	r2, #0
 800a23a:	4b75      	ldr	r3, [pc, #468]	; (800a410 <_dtoa_r+0x300>)
 800a23c:	f7f6 f82c 	bl	8000298 <__aeabi_dsub>
 800a240:	a367      	add	r3, pc, #412	; (adr r3, 800a3e0 <_dtoa_r+0x2d0>)
 800a242:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a246:	f7f6 f9df 	bl	8000608 <__aeabi_dmul>
 800a24a:	a367      	add	r3, pc, #412	; (adr r3, 800a3e8 <_dtoa_r+0x2d8>)
 800a24c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a250:	f7f6 f824 	bl	800029c <__adddf3>
 800a254:	4606      	mov	r6, r0
 800a256:	4628      	mov	r0, r5
 800a258:	460f      	mov	r7, r1
 800a25a:	f7f6 f96b 	bl	8000534 <__aeabi_i2d>
 800a25e:	a364      	add	r3, pc, #400	; (adr r3, 800a3f0 <_dtoa_r+0x2e0>)
 800a260:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a264:	f7f6 f9d0 	bl	8000608 <__aeabi_dmul>
 800a268:	4602      	mov	r2, r0
 800a26a:	460b      	mov	r3, r1
 800a26c:	4630      	mov	r0, r6
 800a26e:	4639      	mov	r1, r7
 800a270:	f7f6 f814 	bl	800029c <__adddf3>
 800a274:	4606      	mov	r6, r0
 800a276:	460f      	mov	r7, r1
 800a278:	f7f6 fc76 	bl	8000b68 <__aeabi_d2iz>
 800a27c:	2200      	movs	r2, #0
 800a27e:	4683      	mov	fp, r0
 800a280:	2300      	movs	r3, #0
 800a282:	4630      	mov	r0, r6
 800a284:	4639      	mov	r1, r7
 800a286:	f7f6 fc31 	bl	8000aec <__aeabi_dcmplt>
 800a28a:	b148      	cbz	r0, 800a2a0 <_dtoa_r+0x190>
 800a28c:	4658      	mov	r0, fp
 800a28e:	f7f6 f951 	bl	8000534 <__aeabi_i2d>
 800a292:	4632      	mov	r2, r6
 800a294:	463b      	mov	r3, r7
 800a296:	f7f6 fc1f 	bl	8000ad8 <__aeabi_dcmpeq>
 800a29a:	b908      	cbnz	r0, 800a2a0 <_dtoa_r+0x190>
 800a29c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a2a0:	f1bb 0f16 	cmp.w	fp, #22
 800a2a4:	d857      	bhi.n	800a356 <_dtoa_r+0x246>
 800a2a6:	4b5b      	ldr	r3, [pc, #364]	; (800a414 <_dtoa_r+0x304>)
 800a2a8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a2ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2b0:	ec51 0b18 	vmov	r0, r1, d8
 800a2b4:	f7f6 fc1a 	bl	8000aec <__aeabi_dcmplt>
 800a2b8:	2800      	cmp	r0, #0
 800a2ba:	d04e      	beq.n	800a35a <_dtoa_r+0x24a>
 800a2bc:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a2c0:	2300      	movs	r3, #0
 800a2c2:	930c      	str	r3, [sp, #48]	; 0x30
 800a2c4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a2c6:	1b5b      	subs	r3, r3, r5
 800a2c8:	1e5a      	subs	r2, r3, #1
 800a2ca:	bf45      	ittet	mi
 800a2cc:	f1c3 0301 	rsbmi	r3, r3, #1
 800a2d0:	9305      	strmi	r3, [sp, #20]
 800a2d2:	2300      	movpl	r3, #0
 800a2d4:	2300      	movmi	r3, #0
 800a2d6:	9206      	str	r2, [sp, #24]
 800a2d8:	bf54      	ite	pl
 800a2da:	9305      	strpl	r3, [sp, #20]
 800a2dc:	9306      	strmi	r3, [sp, #24]
 800a2de:	f1bb 0f00 	cmp.w	fp, #0
 800a2e2:	db3c      	blt.n	800a35e <_dtoa_r+0x24e>
 800a2e4:	9b06      	ldr	r3, [sp, #24]
 800a2e6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800a2ea:	445b      	add	r3, fp
 800a2ec:	9306      	str	r3, [sp, #24]
 800a2ee:	2300      	movs	r3, #0
 800a2f0:	9308      	str	r3, [sp, #32]
 800a2f2:	9b07      	ldr	r3, [sp, #28]
 800a2f4:	2b09      	cmp	r3, #9
 800a2f6:	d868      	bhi.n	800a3ca <_dtoa_r+0x2ba>
 800a2f8:	2b05      	cmp	r3, #5
 800a2fa:	bfc4      	itt	gt
 800a2fc:	3b04      	subgt	r3, #4
 800a2fe:	9307      	strgt	r3, [sp, #28]
 800a300:	9b07      	ldr	r3, [sp, #28]
 800a302:	f1a3 0302 	sub.w	r3, r3, #2
 800a306:	bfcc      	ite	gt
 800a308:	2500      	movgt	r5, #0
 800a30a:	2501      	movle	r5, #1
 800a30c:	2b03      	cmp	r3, #3
 800a30e:	f200 8085 	bhi.w	800a41c <_dtoa_r+0x30c>
 800a312:	e8df f003 	tbb	[pc, r3]
 800a316:	3b2e      	.short	0x3b2e
 800a318:	5839      	.short	0x5839
 800a31a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a31e:	441d      	add	r5, r3
 800a320:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a324:	2b20      	cmp	r3, #32
 800a326:	bfc1      	itttt	gt
 800a328:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a32c:	fa08 f803 	lslgt.w	r8, r8, r3
 800a330:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800a334:	fa26 f303 	lsrgt.w	r3, r6, r3
 800a338:	bfd6      	itet	le
 800a33a:	f1c3 0320 	rsble	r3, r3, #32
 800a33e:	ea48 0003 	orrgt.w	r0, r8, r3
 800a342:	fa06 f003 	lslle.w	r0, r6, r3
 800a346:	f7f6 f8e5 	bl	8000514 <__aeabi_ui2d>
 800a34a:	2201      	movs	r2, #1
 800a34c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800a350:	3d01      	subs	r5, #1
 800a352:	920e      	str	r2, [sp, #56]	; 0x38
 800a354:	e76f      	b.n	800a236 <_dtoa_r+0x126>
 800a356:	2301      	movs	r3, #1
 800a358:	e7b3      	b.n	800a2c2 <_dtoa_r+0x1b2>
 800a35a:	900c      	str	r0, [sp, #48]	; 0x30
 800a35c:	e7b2      	b.n	800a2c4 <_dtoa_r+0x1b4>
 800a35e:	9b05      	ldr	r3, [sp, #20]
 800a360:	eba3 030b 	sub.w	r3, r3, fp
 800a364:	9305      	str	r3, [sp, #20]
 800a366:	f1cb 0300 	rsb	r3, fp, #0
 800a36a:	9308      	str	r3, [sp, #32]
 800a36c:	2300      	movs	r3, #0
 800a36e:	930b      	str	r3, [sp, #44]	; 0x2c
 800a370:	e7bf      	b.n	800a2f2 <_dtoa_r+0x1e2>
 800a372:	2300      	movs	r3, #0
 800a374:	9309      	str	r3, [sp, #36]	; 0x24
 800a376:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a378:	2b00      	cmp	r3, #0
 800a37a:	dc52      	bgt.n	800a422 <_dtoa_r+0x312>
 800a37c:	2301      	movs	r3, #1
 800a37e:	9301      	str	r3, [sp, #4]
 800a380:	9304      	str	r3, [sp, #16]
 800a382:	461a      	mov	r2, r3
 800a384:	920a      	str	r2, [sp, #40]	; 0x28
 800a386:	e00b      	b.n	800a3a0 <_dtoa_r+0x290>
 800a388:	2301      	movs	r3, #1
 800a38a:	e7f3      	b.n	800a374 <_dtoa_r+0x264>
 800a38c:	2300      	movs	r3, #0
 800a38e:	9309      	str	r3, [sp, #36]	; 0x24
 800a390:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a392:	445b      	add	r3, fp
 800a394:	9301      	str	r3, [sp, #4]
 800a396:	3301      	adds	r3, #1
 800a398:	2b01      	cmp	r3, #1
 800a39a:	9304      	str	r3, [sp, #16]
 800a39c:	bfb8      	it	lt
 800a39e:	2301      	movlt	r3, #1
 800a3a0:	69e0      	ldr	r0, [r4, #28]
 800a3a2:	2100      	movs	r1, #0
 800a3a4:	2204      	movs	r2, #4
 800a3a6:	f102 0614 	add.w	r6, r2, #20
 800a3aa:	429e      	cmp	r6, r3
 800a3ac:	d93d      	bls.n	800a42a <_dtoa_r+0x31a>
 800a3ae:	6041      	str	r1, [r0, #4]
 800a3b0:	4620      	mov	r0, r4
 800a3b2:	f000 fd9f 	bl	800aef4 <_Balloc>
 800a3b6:	9000      	str	r0, [sp, #0]
 800a3b8:	2800      	cmp	r0, #0
 800a3ba:	d139      	bne.n	800a430 <_dtoa_r+0x320>
 800a3bc:	4b16      	ldr	r3, [pc, #88]	; (800a418 <_dtoa_r+0x308>)
 800a3be:	4602      	mov	r2, r0
 800a3c0:	f240 11af 	movw	r1, #431	; 0x1af
 800a3c4:	e6bd      	b.n	800a142 <_dtoa_r+0x32>
 800a3c6:	2301      	movs	r3, #1
 800a3c8:	e7e1      	b.n	800a38e <_dtoa_r+0x27e>
 800a3ca:	2501      	movs	r5, #1
 800a3cc:	2300      	movs	r3, #0
 800a3ce:	9307      	str	r3, [sp, #28]
 800a3d0:	9509      	str	r5, [sp, #36]	; 0x24
 800a3d2:	f04f 33ff 	mov.w	r3, #4294967295
 800a3d6:	9301      	str	r3, [sp, #4]
 800a3d8:	9304      	str	r3, [sp, #16]
 800a3da:	2200      	movs	r2, #0
 800a3dc:	2312      	movs	r3, #18
 800a3de:	e7d1      	b.n	800a384 <_dtoa_r+0x274>
 800a3e0:	636f4361 	.word	0x636f4361
 800a3e4:	3fd287a7 	.word	0x3fd287a7
 800a3e8:	8b60c8b3 	.word	0x8b60c8b3
 800a3ec:	3fc68a28 	.word	0x3fc68a28
 800a3f0:	509f79fb 	.word	0x509f79fb
 800a3f4:	3fd34413 	.word	0x3fd34413
 800a3f8:	0800c901 	.word	0x0800c901
 800a3fc:	0800c918 	.word	0x0800c918
 800a400:	7ff00000 	.word	0x7ff00000
 800a404:	0800c8fd 	.word	0x0800c8fd
 800a408:	0800c8f4 	.word	0x0800c8f4
 800a40c:	0800c8d1 	.word	0x0800c8d1
 800a410:	3ff80000 	.word	0x3ff80000
 800a414:	0800ca08 	.word	0x0800ca08
 800a418:	0800c970 	.word	0x0800c970
 800a41c:	2301      	movs	r3, #1
 800a41e:	9309      	str	r3, [sp, #36]	; 0x24
 800a420:	e7d7      	b.n	800a3d2 <_dtoa_r+0x2c2>
 800a422:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a424:	9301      	str	r3, [sp, #4]
 800a426:	9304      	str	r3, [sp, #16]
 800a428:	e7ba      	b.n	800a3a0 <_dtoa_r+0x290>
 800a42a:	3101      	adds	r1, #1
 800a42c:	0052      	lsls	r2, r2, #1
 800a42e:	e7ba      	b.n	800a3a6 <_dtoa_r+0x296>
 800a430:	69e3      	ldr	r3, [r4, #28]
 800a432:	9a00      	ldr	r2, [sp, #0]
 800a434:	601a      	str	r2, [r3, #0]
 800a436:	9b04      	ldr	r3, [sp, #16]
 800a438:	2b0e      	cmp	r3, #14
 800a43a:	f200 80a8 	bhi.w	800a58e <_dtoa_r+0x47e>
 800a43e:	2d00      	cmp	r5, #0
 800a440:	f000 80a5 	beq.w	800a58e <_dtoa_r+0x47e>
 800a444:	f1bb 0f00 	cmp.w	fp, #0
 800a448:	dd38      	ble.n	800a4bc <_dtoa_r+0x3ac>
 800a44a:	4bc0      	ldr	r3, [pc, #768]	; (800a74c <_dtoa_r+0x63c>)
 800a44c:	f00b 020f 	and.w	r2, fp, #15
 800a450:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a454:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800a458:	e9d3 6700 	ldrd	r6, r7, [r3]
 800a45c:	ea4f 182b 	mov.w	r8, fp, asr #4
 800a460:	d019      	beq.n	800a496 <_dtoa_r+0x386>
 800a462:	4bbb      	ldr	r3, [pc, #748]	; (800a750 <_dtoa_r+0x640>)
 800a464:	ec51 0b18 	vmov	r0, r1, d8
 800a468:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a46c:	f7f6 f9f6 	bl	800085c <__aeabi_ddiv>
 800a470:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a474:	f008 080f 	and.w	r8, r8, #15
 800a478:	2503      	movs	r5, #3
 800a47a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800a750 <_dtoa_r+0x640>
 800a47e:	f1b8 0f00 	cmp.w	r8, #0
 800a482:	d10a      	bne.n	800a49a <_dtoa_r+0x38a>
 800a484:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a488:	4632      	mov	r2, r6
 800a48a:	463b      	mov	r3, r7
 800a48c:	f7f6 f9e6 	bl	800085c <__aeabi_ddiv>
 800a490:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a494:	e02b      	b.n	800a4ee <_dtoa_r+0x3de>
 800a496:	2502      	movs	r5, #2
 800a498:	e7ef      	b.n	800a47a <_dtoa_r+0x36a>
 800a49a:	f018 0f01 	tst.w	r8, #1
 800a49e:	d008      	beq.n	800a4b2 <_dtoa_r+0x3a2>
 800a4a0:	4630      	mov	r0, r6
 800a4a2:	4639      	mov	r1, r7
 800a4a4:	e9d9 2300 	ldrd	r2, r3, [r9]
 800a4a8:	f7f6 f8ae 	bl	8000608 <__aeabi_dmul>
 800a4ac:	3501      	adds	r5, #1
 800a4ae:	4606      	mov	r6, r0
 800a4b0:	460f      	mov	r7, r1
 800a4b2:	ea4f 0868 	mov.w	r8, r8, asr #1
 800a4b6:	f109 0908 	add.w	r9, r9, #8
 800a4ba:	e7e0      	b.n	800a47e <_dtoa_r+0x36e>
 800a4bc:	f000 809f 	beq.w	800a5fe <_dtoa_r+0x4ee>
 800a4c0:	f1cb 0600 	rsb	r6, fp, #0
 800a4c4:	4ba1      	ldr	r3, [pc, #644]	; (800a74c <_dtoa_r+0x63c>)
 800a4c6:	4fa2      	ldr	r7, [pc, #648]	; (800a750 <_dtoa_r+0x640>)
 800a4c8:	f006 020f 	and.w	r2, r6, #15
 800a4cc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a4d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4d4:	ec51 0b18 	vmov	r0, r1, d8
 800a4d8:	f7f6 f896 	bl	8000608 <__aeabi_dmul>
 800a4dc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a4e0:	1136      	asrs	r6, r6, #4
 800a4e2:	2300      	movs	r3, #0
 800a4e4:	2502      	movs	r5, #2
 800a4e6:	2e00      	cmp	r6, #0
 800a4e8:	d17e      	bne.n	800a5e8 <_dtoa_r+0x4d8>
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d1d0      	bne.n	800a490 <_dtoa_r+0x380>
 800a4ee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a4f0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	f000 8084 	beq.w	800a602 <_dtoa_r+0x4f2>
 800a4fa:	4b96      	ldr	r3, [pc, #600]	; (800a754 <_dtoa_r+0x644>)
 800a4fc:	2200      	movs	r2, #0
 800a4fe:	4640      	mov	r0, r8
 800a500:	4649      	mov	r1, r9
 800a502:	f7f6 faf3 	bl	8000aec <__aeabi_dcmplt>
 800a506:	2800      	cmp	r0, #0
 800a508:	d07b      	beq.n	800a602 <_dtoa_r+0x4f2>
 800a50a:	9b04      	ldr	r3, [sp, #16]
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	d078      	beq.n	800a602 <_dtoa_r+0x4f2>
 800a510:	9b01      	ldr	r3, [sp, #4]
 800a512:	2b00      	cmp	r3, #0
 800a514:	dd39      	ble.n	800a58a <_dtoa_r+0x47a>
 800a516:	4b90      	ldr	r3, [pc, #576]	; (800a758 <_dtoa_r+0x648>)
 800a518:	2200      	movs	r2, #0
 800a51a:	4640      	mov	r0, r8
 800a51c:	4649      	mov	r1, r9
 800a51e:	f7f6 f873 	bl	8000608 <__aeabi_dmul>
 800a522:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a526:	9e01      	ldr	r6, [sp, #4]
 800a528:	f10b 37ff 	add.w	r7, fp, #4294967295
 800a52c:	3501      	adds	r5, #1
 800a52e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800a532:	4628      	mov	r0, r5
 800a534:	f7f5 fffe 	bl	8000534 <__aeabi_i2d>
 800a538:	4642      	mov	r2, r8
 800a53a:	464b      	mov	r3, r9
 800a53c:	f7f6 f864 	bl	8000608 <__aeabi_dmul>
 800a540:	4b86      	ldr	r3, [pc, #536]	; (800a75c <_dtoa_r+0x64c>)
 800a542:	2200      	movs	r2, #0
 800a544:	f7f5 feaa 	bl	800029c <__adddf3>
 800a548:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800a54c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a550:	9303      	str	r3, [sp, #12]
 800a552:	2e00      	cmp	r6, #0
 800a554:	d158      	bne.n	800a608 <_dtoa_r+0x4f8>
 800a556:	4b82      	ldr	r3, [pc, #520]	; (800a760 <_dtoa_r+0x650>)
 800a558:	2200      	movs	r2, #0
 800a55a:	4640      	mov	r0, r8
 800a55c:	4649      	mov	r1, r9
 800a55e:	f7f5 fe9b 	bl	8000298 <__aeabi_dsub>
 800a562:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a566:	4680      	mov	r8, r0
 800a568:	4689      	mov	r9, r1
 800a56a:	f7f6 fadd 	bl	8000b28 <__aeabi_dcmpgt>
 800a56e:	2800      	cmp	r0, #0
 800a570:	f040 8296 	bne.w	800aaa0 <_dtoa_r+0x990>
 800a574:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800a578:	4640      	mov	r0, r8
 800a57a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a57e:	4649      	mov	r1, r9
 800a580:	f7f6 fab4 	bl	8000aec <__aeabi_dcmplt>
 800a584:	2800      	cmp	r0, #0
 800a586:	f040 8289 	bne.w	800aa9c <_dtoa_r+0x98c>
 800a58a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800a58e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a590:	2b00      	cmp	r3, #0
 800a592:	f2c0 814e 	blt.w	800a832 <_dtoa_r+0x722>
 800a596:	f1bb 0f0e 	cmp.w	fp, #14
 800a59a:	f300 814a 	bgt.w	800a832 <_dtoa_r+0x722>
 800a59e:	4b6b      	ldr	r3, [pc, #428]	; (800a74c <_dtoa_r+0x63c>)
 800a5a0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a5a4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a5a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	f280 80dc 	bge.w	800a768 <_dtoa_r+0x658>
 800a5b0:	9b04      	ldr	r3, [sp, #16]
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	f300 80d8 	bgt.w	800a768 <_dtoa_r+0x658>
 800a5b8:	f040 826f 	bne.w	800aa9a <_dtoa_r+0x98a>
 800a5bc:	4b68      	ldr	r3, [pc, #416]	; (800a760 <_dtoa_r+0x650>)
 800a5be:	2200      	movs	r2, #0
 800a5c0:	4640      	mov	r0, r8
 800a5c2:	4649      	mov	r1, r9
 800a5c4:	f7f6 f820 	bl	8000608 <__aeabi_dmul>
 800a5c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a5cc:	f7f6 faa2 	bl	8000b14 <__aeabi_dcmpge>
 800a5d0:	9e04      	ldr	r6, [sp, #16]
 800a5d2:	4637      	mov	r7, r6
 800a5d4:	2800      	cmp	r0, #0
 800a5d6:	f040 8245 	bne.w	800aa64 <_dtoa_r+0x954>
 800a5da:	9d00      	ldr	r5, [sp, #0]
 800a5dc:	2331      	movs	r3, #49	; 0x31
 800a5de:	f805 3b01 	strb.w	r3, [r5], #1
 800a5e2:	f10b 0b01 	add.w	fp, fp, #1
 800a5e6:	e241      	b.n	800aa6c <_dtoa_r+0x95c>
 800a5e8:	07f2      	lsls	r2, r6, #31
 800a5ea:	d505      	bpl.n	800a5f8 <_dtoa_r+0x4e8>
 800a5ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a5f0:	f7f6 f80a 	bl	8000608 <__aeabi_dmul>
 800a5f4:	3501      	adds	r5, #1
 800a5f6:	2301      	movs	r3, #1
 800a5f8:	1076      	asrs	r6, r6, #1
 800a5fa:	3708      	adds	r7, #8
 800a5fc:	e773      	b.n	800a4e6 <_dtoa_r+0x3d6>
 800a5fe:	2502      	movs	r5, #2
 800a600:	e775      	b.n	800a4ee <_dtoa_r+0x3de>
 800a602:	9e04      	ldr	r6, [sp, #16]
 800a604:	465f      	mov	r7, fp
 800a606:	e792      	b.n	800a52e <_dtoa_r+0x41e>
 800a608:	9900      	ldr	r1, [sp, #0]
 800a60a:	4b50      	ldr	r3, [pc, #320]	; (800a74c <_dtoa_r+0x63c>)
 800a60c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a610:	4431      	add	r1, r6
 800a612:	9102      	str	r1, [sp, #8]
 800a614:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a616:	eeb0 9a47 	vmov.f32	s18, s14
 800a61a:	eef0 9a67 	vmov.f32	s19, s15
 800a61e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a622:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a626:	2900      	cmp	r1, #0
 800a628:	d044      	beq.n	800a6b4 <_dtoa_r+0x5a4>
 800a62a:	494e      	ldr	r1, [pc, #312]	; (800a764 <_dtoa_r+0x654>)
 800a62c:	2000      	movs	r0, #0
 800a62e:	f7f6 f915 	bl	800085c <__aeabi_ddiv>
 800a632:	ec53 2b19 	vmov	r2, r3, d9
 800a636:	f7f5 fe2f 	bl	8000298 <__aeabi_dsub>
 800a63a:	9d00      	ldr	r5, [sp, #0]
 800a63c:	ec41 0b19 	vmov	d9, r0, r1
 800a640:	4649      	mov	r1, r9
 800a642:	4640      	mov	r0, r8
 800a644:	f7f6 fa90 	bl	8000b68 <__aeabi_d2iz>
 800a648:	4606      	mov	r6, r0
 800a64a:	f7f5 ff73 	bl	8000534 <__aeabi_i2d>
 800a64e:	4602      	mov	r2, r0
 800a650:	460b      	mov	r3, r1
 800a652:	4640      	mov	r0, r8
 800a654:	4649      	mov	r1, r9
 800a656:	f7f5 fe1f 	bl	8000298 <__aeabi_dsub>
 800a65a:	3630      	adds	r6, #48	; 0x30
 800a65c:	f805 6b01 	strb.w	r6, [r5], #1
 800a660:	ec53 2b19 	vmov	r2, r3, d9
 800a664:	4680      	mov	r8, r0
 800a666:	4689      	mov	r9, r1
 800a668:	f7f6 fa40 	bl	8000aec <__aeabi_dcmplt>
 800a66c:	2800      	cmp	r0, #0
 800a66e:	d164      	bne.n	800a73a <_dtoa_r+0x62a>
 800a670:	4642      	mov	r2, r8
 800a672:	464b      	mov	r3, r9
 800a674:	4937      	ldr	r1, [pc, #220]	; (800a754 <_dtoa_r+0x644>)
 800a676:	2000      	movs	r0, #0
 800a678:	f7f5 fe0e 	bl	8000298 <__aeabi_dsub>
 800a67c:	ec53 2b19 	vmov	r2, r3, d9
 800a680:	f7f6 fa34 	bl	8000aec <__aeabi_dcmplt>
 800a684:	2800      	cmp	r0, #0
 800a686:	f040 80b6 	bne.w	800a7f6 <_dtoa_r+0x6e6>
 800a68a:	9b02      	ldr	r3, [sp, #8]
 800a68c:	429d      	cmp	r5, r3
 800a68e:	f43f af7c 	beq.w	800a58a <_dtoa_r+0x47a>
 800a692:	4b31      	ldr	r3, [pc, #196]	; (800a758 <_dtoa_r+0x648>)
 800a694:	ec51 0b19 	vmov	r0, r1, d9
 800a698:	2200      	movs	r2, #0
 800a69a:	f7f5 ffb5 	bl	8000608 <__aeabi_dmul>
 800a69e:	4b2e      	ldr	r3, [pc, #184]	; (800a758 <_dtoa_r+0x648>)
 800a6a0:	ec41 0b19 	vmov	d9, r0, r1
 800a6a4:	2200      	movs	r2, #0
 800a6a6:	4640      	mov	r0, r8
 800a6a8:	4649      	mov	r1, r9
 800a6aa:	f7f5 ffad 	bl	8000608 <__aeabi_dmul>
 800a6ae:	4680      	mov	r8, r0
 800a6b0:	4689      	mov	r9, r1
 800a6b2:	e7c5      	b.n	800a640 <_dtoa_r+0x530>
 800a6b4:	ec51 0b17 	vmov	r0, r1, d7
 800a6b8:	f7f5 ffa6 	bl	8000608 <__aeabi_dmul>
 800a6bc:	9b02      	ldr	r3, [sp, #8]
 800a6be:	9d00      	ldr	r5, [sp, #0]
 800a6c0:	930f      	str	r3, [sp, #60]	; 0x3c
 800a6c2:	ec41 0b19 	vmov	d9, r0, r1
 800a6c6:	4649      	mov	r1, r9
 800a6c8:	4640      	mov	r0, r8
 800a6ca:	f7f6 fa4d 	bl	8000b68 <__aeabi_d2iz>
 800a6ce:	4606      	mov	r6, r0
 800a6d0:	f7f5 ff30 	bl	8000534 <__aeabi_i2d>
 800a6d4:	3630      	adds	r6, #48	; 0x30
 800a6d6:	4602      	mov	r2, r0
 800a6d8:	460b      	mov	r3, r1
 800a6da:	4640      	mov	r0, r8
 800a6dc:	4649      	mov	r1, r9
 800a6de:	f7f5 fddb 	bl	8000298 <__aeabi_dsub>
 800a6e2:	f805 6b01 	strb.w	r6, [r5], #1
 800a6e6:	9b02      	ldr	r3, [sp, #8]
 800a6e8:	429d      	cmp	r5, r3
 800a6ea:	4680      	mov	r8, r0
 800a6ec:	4689      	mov	r9, r1
 800a6ee:	f04f 0200 	mov.w	r2, #0
 800a6f2:	d124      	bne.n	800a73e <_dtoa_r+0x62e>
 800a6f4:	4b1b      	ldr	r3, [pc, #108]	; (800a764 <_dtoa_r+0x654>)
 800a6f6:	ec51 0b19 	vmov	r0, r1, d9
 800a6fa:	f7f5 fdcf 	bl	800029c <__adddf3>
 800a6fe:	4602      	mov	r2, r0
 800a700:	460b      	mov	r3, r1
 800a702:	4640      	mov	r0, r8
 800a704:	4649      	mov	r1, r9
 800a706:	f7f6 fa0f 	bl	8000b28 <__aeabi_dcmpgt>
 800a70a:	2800      	cmp	r0, #0
 800a70c:	d173      	bne.n	800a7f6 <_dtoa_r+0x6e6>
 800a70e:	ec53 2b19 	vmov	r2, r3, d9
 800a712:	4914      	ldr	r1, [pc, #80]	; (800a764 <_dtoa_r+0x654>)
 800a714:	2000      	movs	r0, #0
 800a716:	f7f5 fdbf 	bl	8000298 <__aeabi_dsub>
 800a71a:	4602      	mov	r2, r0
 800a71c:	460b      	mov	r3, r1
 800a71e:	4640      	mov	r0, r8
 800a720:	4649      	mov	r1, r9
 800a722:	f7f6 f9e3 	bl	8000aec <__aeabi_dcmplt>
 800a726:	2800      	cmp	r0, #0
 800a728:	f43f af2f 	beq.w	800a58a <_dtoa_r+0x47a>
 800a72c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a72e:	1e6b      	subs	r3, r5, #1
 800a730:	930f      	str	r3, [sp, #60]	; 0x3c
 800a732:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a736:	2b30      	cmp	r3, #48	; 0x30
 800a738:	d0f8      	beq.n	800a72c <_dtoa_r+0x61c>
 800a73a:	46bb      	mov	fp, r7
 800a73c:	e04a      	b.n	800a7d4 <_dtoa_r+0x6c4>
 800a73e:	4b06      	ldr	r3, [pc, #24]	; (800a758 <_dtoa_r+0x648>)
 800a740:	f7f5 ff62 	bl	8000608 <__aeabi_dmul>
 800a744:	4680      	mov	r8, r0
 800a746:	4689      	mov	r9, r1
 800a748:	e7bd      	b.n	800a6c6 <_dtoa_r+0x5b6>
 800a74a:	bf00      	nop
 800a74c:	0800ca08 	.word	0x0800ca08
 800a750:	0800c9e0 	.word	0x0800c9e0
 800a754:	3ff00000 	.word	0x3ff00000
 800a758:	40240000 	.word	0x40240000
 800a75c:	401c0000 	.word	0x401c0000
 800a760:	40140000 	.word	0x40140000
 800a764:	3fe00000 	.word	0x3fe00000
 800a768:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800a76c:	9d00      	ldr	r5, [sp, #0]
 800a76e:	4642      	mov	r2, r8
 800a770:	464b      	mov	r3, r9
 800a772:	4630      	mov	r0, r6
 800a774:	4639      	mov	r1, r7
 800a776:	f7f6 f871 	bl	800085c <__aeabi_ddiv>
 800a77a:	f7f6 f9f5 	bl	8000b68 <__aeabi_d2iz>
 800a77e:	9001      	str	r0, [sp, #4]
 800a780:	f7f5 fed8 	bl	8000534 <__aeabi_i2d>
 800a784:	4642      	mov	r2, r8
 800a786:	464b      	mov	r3, r9
 800a788:	f7f5 ff3e 	bl	8000608 <__aeabi_dmul>
 800a78c:	4602      	mov	r2, r0
 800a78e:	460b      	mov	r3, r1
 800a790:	4630      	mov	r0, r6
 800a792:	4639      	mov	r1, r7
 800a794:	f7f5 fd80 	bl	8000298 <__aeabi_dsub>
 800a798:	9e01      	ldr	r6, [sp, #4]
 800a79a:	9f04      	ldr	r7, [sp, #16]
 800a79c:	3630      	adds	r6, #48	; 0x30
 800a79e:	f805 6b01 	strb.w	r6, [r5], #1
 800a7a2:	9e00      	ldr	r6, [sp, #0]
 800a7a4:	1bae      	subs	r6, r5, r6
 800a7a6:	42b7      	cmp	r7, r6
 800a7a8:	4602      	mov	r2, r0
 800a7aa:	460b      	mov	r3, r1
 800a7ac:	d134      	bne.n	800a818 <_dtoa_r+0x708>
 800a7ae:	f7f5 fd75 	bl	800029c <__adddf3>
 800a7b2:	4642      	mov	r2, r8
 800a7b4:	464b      	mov	r3, r9
 800a7b6:	4606      	mov	r6, r0
 800a7b8:	460f      	mov	r7, r1
 800a7ba:	f7f6 f9b5 	bl	8000b28 <__aeabi_dcmpgt>
 800a7be:	b9c8      	cbnz	r0, 800a7f4 <_dtoa_r+0x6e4>
 800a7c0:	4642      	mov	r2, r8
 800a7c2:	464b      	mov	r3, r9
 800a7c4:	4630      	mov	r0, r6
 800a7c6:	4639      	mov	r1, r7
 800a7c8:	f7f6 f986 	bl	8000ad8 <__aeabi_dcmpeq>
 800a7cc:	b110      	cbz	r0, 800a7d4 <_dtoa_r+0x6c4>
 800a7ce:	9b01      	ldr	r3, [sp, #4]
 800a7d0:	07db      	lsls	r3, r3, #31
 800a7d2:	d40f      	bmi.n	800a7f4 <_dtoa_r+0x6e4>
 800a7d4:	4651      	mov	r1, sl
 800a7d6:	4620      	mov	r0, r4
 800a7d8:	f000 fbcc 	bl	800af74 <_Bfree>
 800a7dc:	2300      	movs	r3, #0
 800a7de:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a7e0:	702b      	strb	r3, [r5, #0]
 800a7e2:	f10b 0301 	add.w	r3, fp, #1
 800a7e6:	6013      	str	r3, [r2, #0]
 800a7e8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	f43f ace2 	beq.w	800a1b4 <_dtoa_r+0xa4>
 800a7f0:	601d      	str	r5, [r3, #0]
 800a7f2:	e4df      	b.n	800a1b4 <_dtoa_r+0xa4>
 800a7f4:	465f      	mov	r7, fp
 800a7f6:	462b      	mov	r3, r5
 800a7f8:	461d      	mov	r5, r3
 800a7fa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a7fe:	2a39      	cmp	r2, #57	; 0x39
 800a800:	d106      	bne.n	800a810 <_dtoa_r+0x700>
 800a802:	9a00      	ldr	r2, [sp, #0]
 800a804:	429a      	cmp	r2, r3
 800a806:	d1f7      	bne.n	800a7f8 <_dtoa_r+0x6e8>
 800a808:	9900      	ldr	r1, [sp, #0]
 800a80a:	2230      	movs	r2, #48	; 0x30
 800a80c:	3701      	adds	r7, #1
 800a80e:	700a      	strb	r2, [r1, #0]
 800a810:	781a      	ldrb	r2, [r3, #0]
 800a812:	3201      	adds	r2, #1
 800a814:	701a      	strb	r2, [r3, #0]
 800a816:	e790      	b.n	800a73a <_dtoa_r+0x62a>
 800a818:	4ba3      	ldr	r3, [pc, #652]	; (800aaa8 <_dtoa_r+0x998>)
 800a81a:	2200      	movs	r2, #0
 800a81c:	f7f5 fef4 	bl	8000608 <__aeabi_dmul>
 800a820:	2200      	movs	r2, #0
 800a822:	2300      	movs	r3, #0
 800a824:	4606      	mov	r6, r0
 800a826:	460f      	mov	r7, r1
 800a828:	f7f6 f956 	bl	8000ad8 <__aeabi_dcmpeq>
 800a82c:	2800      	cmp	r0, #0
 800a82e:	d09e      	beq.n	800a76e <_dtoa_r+0x65e>
 800a830:	e7d0      	b.n	800a7d4 <_dtoa_r+0x6c4>
 800a832:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a834:	2a00      	cmp	r2, #0
 800a836:	f000 80ca 	beq.w	800a9ce <_dtoa_r+0x8be>
 800a83a:	9a07      	ldr	r2, [sp, #28]
 800a83c:	2a01      	cmp	r2, #1
 800a83e:	f300 80ad 	bgt.w	800a99c <_dtoa_r+0x88c>
 800a842:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a844:	2a00      	cmp	r2, #0
 800a846:	f000 80a5 	beq.w	800a994 <_dtoa_r+0x884>
 800a84a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a84e:	9e08      	ldr	r6, [sp, #32]
 800a850:	9d05      	ldr	r5, [sp, #20]
 800a852:	9a05      	ldr	r2, [sp, #20]
 800a854:	441a      	add	r2, r3
 800a856:	9205      	str	r2, [sp, #20]
 800a858:	9a06      	ldr	r2, [sp, #24]
 800a85a:	2101      	movs	r1, #1
 800a85c:	441a      	add	r2, r3
 800a85e:	4620      	mov	r0, r4
 800a860:	9206      	str	r2, [sp, #24]
 800a862:	f000 fc3d 	bl	800b0e0 <__i2b>
 800a866:	4607      	mov	r7, r0
 800a868:	b165      	cbz	r5, 800a884 <_dtoa_r+0x774>
 800a86a:	9b06      	ldr	r3, [sp, #24]
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	dd09      	ble.n	800a884 <_dtoa_r+0x774>
 800a870:	42ab      	cmp	r3, r5
 800a872:	9a05      	ldr	r2, [sp, #20]
 800a874:	bfa8      	it	ge
 800a876:	462b      	movge	r3, r5
 800a878:	1ad2      	subs	r2, r2, r3
 800a87a:	9205      	str	r2, [sp, #20]
 800a87c:	9a06      	ldr	r2, [sp, #24]
 800a87e:	1aed      	subs	r5, r5, r3
 800a880:	1ad3      	subs	r3, r2, r3
 800a882:	9306      	str	r3, [sp, #24]
 800a884:	9b08      	ldr	r3, [sp, #32]
 800a886:	b1f3      	cbz	r3, 800a8c6 <_dtoa_r+0x7b6>
 800a888:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	f000 80a3 	beq.w	800a9d6 <_dtoa_r+0x8c6>
 800a890:	2e00      	cmp	r6, #0
 800a892:	dd10      	ble.n	800a8b6 <_dtoa_r+0x7a6>
 800a894:	4639      	mov	r1, r7
 800a896:	4632      	mov	r2, r6
 800a898:	4620      	mov	r0, r4
 800a89a:	f000 fce1 	bl	800b260 <__pow5mult>
 800a89e:	4652      	mov	r2, sl
 800a8a0:	4601      	mov	r1, r0
 800a8a2:	4607      	mov	r7, r0
 800a8a4:	4620      	mov	r0, r4
 800a8a6:	f000 fc31 	bl	800b10c <__multiply>
 800a8aa:	4651      	mov	r1, sl
 800a8ac:	4680      	mov	r8, r0
 800a8ae:	4620      	mov	r0, r4
 800a8b0:	f000 fb60 	bl	800af74 <_Bfree>
 800a8b4:	46c2      	mov	sl, r8
 800a8b6:	9b08      	ldr	r3, [sp, #32]
 800a8b8:	1b9a      	subs	r2, r3, r6
 800a8ba:	d004      	beq.n	800a8c6 <_dtoa_r+0x7b6>
 800a8bc:	4651      	mov	r1, sl
 800a8be:	4620      	mov	r0, r4
 800a8c0:	f000 fcce 	bl	800b260 <__pow5mult>
 800a8c4:	4682      	mov	sl, r0
 800a8c6:	2101      	movs	r1, #1
 800a8c8:	4620      	mov	r0, r4
 800a8ca:	f000 fc09 	bl	800b0e0 <__i2b>
 800a8ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	4606      	mov	r6, r0
 800a8d4:	f340 8081 	ble.w	800a9da <_dtoa_r+0x8ca>
 800a8d8:	461a      	mov	r2, r3
 800a8da:	4601      	mov	r1, r0
 800a8dc:	4620      	mov	r0, r4
 800a8de:	f000 fcbf 	bl	800b260 <__pow5mult>
 800a8e2:	9b07      	ldr	r3, [sp, #28]
 800a8e4:	2b01      	cmp	r3, #1
 800a8e6:	4606      	mov	r6, r0
 800a8e8:	dd7a      	ble.n	800a9e0 <_dtoa_r+0x8d0>
 800a8ea:	f04f 0800 	mov.w	r8, #0
 800a8ee:	6933      	ldr	r3, [r6, #16]
 800a8f0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800a8f4:	6918      	ldr	r0, [r3, #16]
 800a8f6:	f000 fba5 	bl	800b044 <__hi0bits>
 800a8fa:	f1c0 0020 	rsb	r0, r0, #32
 800a8fe:	9b06      	ldr	r3, [sp, #24]
 800a900:	4418      	add	r0, r3
 800a902:	f010 001f 	ands.w	r0, r0, #31
 800a906:	f000 8094 	beq.w	800aa32 <_dtoa_r+0x922>
 800a90a:	f1c0 0320 	rsb	r3, r0, #32
 800a90e:	2b04      	cmp	r3, #4
 800a910:	f340 8085 	ble.w	800aa1e <_dtoa_r+0x90e>
 800a914:	9b05      	ldr	r3, [sp, #20]
 800a916:	f1c0 001c 	rsb	r0, r0, #28
 800a91a:	4403      	add	r3, r0
 800a91c:	9305      	str	r3, [sp, #20]
 800a91e:	9b06      	ldr	r3, [sp, #24]
 800a920:	4403      	add	r3, r0
 800a922:	4405      	add	r5, r0
 800a924:	9306      	str	r3, [sp, #24]
 800a926:	9b05      	ldr	r3, [sp, #20]
 800a928:	2b00      	cmp	r3, #0
 800a92a:	dd05      	ble.n	800a938 <_dtoa_r+0x828>
 800a92c:	4651      	mov	r1, sl
 800a92e:	461a      	mov	r2, r3
 800a930:	4620      	mov	r0, r4
 800a932:	f000 fcef 	bl	800b314 <__lshift>
 800a936:	4682      	mov	sl, r0
 800a938:	9b06      	ldr	r3, [sp, #24]
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	dd05      	ble.n	800a94a <_dtoa_r+0x83a>
 800a93e:	4631      	mov	r1, r6
 800a940:	461a      	mov	r2, r3
 800a942:	4620      	mov	r0, r4
 800a944:	f000 fce6 	bl	800b314 <__lshift>
 800a948:	4606      	mov	r6, r0
 800a94a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	d072      	beq.n	800aa36 <_dtoa_r+0x926>
 800a950:	4631      	mov	r1, r6
 800a952:	4650      	mov	r0, sl
 800a954:	f000 fd4a 	bl	800b3ec <__mcmp>
 800a958:	2800      	cmp	r0, #0
 800a95a:	da6c      	bge.n	800aa36 <_dtoa_r+0x926>
 800a95c:	2300      	movs	r3, #0
 800a95e:	4651      	mov	r1, sl
 800a960:	220a      	movs	r2, #10
 800a962:	4620      	mov	r0, r4
 800a964:	f000 fb28 	bl	800afb8 <__multadd>
 800a968:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a96a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a96e:	4682      	mov	sl, r0
 800a970:	2b00      	cmp	r3, #0
 800a972:	f000 81b0 	beq.w	800acd6 <_dtoa_r+0xbc6>
 800a976:	2300      	movs	r3, #0
 800a978:	4639      	mov	r1, r7
 800a97a:	220a      	movs	r2, #10
 800a97c:	4620      	mov	r0, r4
 800a97e:	f000 fb1b 	bl	800afb8 <__multadd>
 800a982:	9b01      	ldr	r3, [sp, #4]
 800a984:	2b00      	cmp	r3, #0
 800a986:	4607      	mov	r7, r0
 800a988:	f300 8096 	bgt.w	800aab8 <_dtoa_r+0x9a8>
 800a98c:	9b07      	ldr	r3, [sp, #28]
 800a98e:	2b02      	cmp	r3, #2
 800a990:	dc59      	bgt.n	800aa46 <_dtoa_r+0x936>
 800a992:	e091      	b.n	800aab8 <_dtoa_r+0x9a8>
 800a994:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a996:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a99a:	e758      	b.n	800a84e <_dtoa_r+0x73e>
 800a99c:	9b04      	ldr	r3, [sp, #16]
 800a99e:	1e5e      	subs	r6, r3, #1
 800a9a0:	9b08      	ldr	r3, [sp, #32]
 800a9a2:	42b3      	cmp	r3, r6
 800a9a4:	bfbf      	itttt	lt
 800a9a6:	9b08      	ldrlt	r3, [sp, #32]
 800a9a8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800a9aa:	9608      	strlt	r6, [sp, #32]
 800a9ac:	1af3      	sublt	r3, r6, r3
 800a9ae:	bfb4      	ite	lt
 800a9b0:	18d2      	addlt	r2, r2, r3
 800a9b2:	1b9e      	subge	r6, r3, r6
 800a9b4:	9b04      	ldr	r3, [sp, #16]
 800a9b6:	bfbc      	itt	lt
 800a9b8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800a9ba:	2600      	movlt	r6, #0
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	bfb7      	itett	lt
 800a9c0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800a9c4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800a9c8:	1a9d      	sublt	r5, r3, r2
 800a9ca:	2300      	movlt	r3, #0
 800a9cc:	e741      	b.n	800a852 <_dtoa_r+0x742>
 800a9ce:	9e08      	ldr	r6, [sp, #32]
 800a9d0:	9d05      	ldr	r5, [sp, #20]
 800a9d2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800a9d4:	e748      	b.n	800a868 <_dtoa_r+0x758>
 800a9d6:	9a08      	ldr	r2, [sp, #32]
 800a9d8:	e770      	b.n	800a8bc <_dtoa_r+0x7ac>
 800a9da:	9b07      	ldr	r3, [sp, #28]
 800a9dc:	2b01      	cmp	r3, #1
 800a9de:	dc19      	bgt.n	800aa14 <_dtoa_r+0x904>
 800a9e0:	9b02      	ldr	r3, [sp, #8]
 800a9e2:	b9bb      	cbnz	r3, 800aa14 <_dtoa_r+0x904>
 800a9e4:	9b03      	ldr	r3, [sp, #12]
 800a9e6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a9ea:	b99b      	cbnz	r3, 800aa14 <_dtoa_r+0x904>
 800a9ec:	9b03      	ldr	r3, [sp, #12]
 800a9ee:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a9f2:	0d1b      	lsrs	r3, r3, #20
 800a9f4:	051b      	lsls	r3, r3, #20
 800a9f6:	b183      	cbz	r3, 800aa1a <_dtoa_r+0x90a>
 800a9f8:	9b05      	ldr	r3, [sp, #20]
 800a9fa:	3301      	adds	r3, #1
 800a9fc:	9305      	str	r3, [sp, #20]
 800a9fe:	9b06      	ldr	r3, [sp, #24]
 800aa00:	3301      	adds	r3, #1
 800aa02:	9306      	str	r3, [sp, #24]
 800aa04:	f04f 0801 	mov.w	r8, #1
 800aa08:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	f47f af6f 	bne.w	800a8ee <_dtoa_r+0x7de>
 800aa10:	2001      	movs	r0, #1
 800aa12:	e774      	b.n	800a8fe <_dtoa_r+0x7ee>
 800aa14:	f04f 0800 	mov.w	r8, #0
 800aa18:	e7f6      	b.n	800aa08 <_dtoa_r+0x8f8>
 800aa1a:	4698      	mov	r8, r3
 800aa1c:	e7f4      	b.n	800aa08 <_dtoa_r+0x8f8>
 800aa1e:	d082      	beq.n	800a926 <_dtoa_r+0x816>
 800aa20:	9a05      	ldr	r2, [sp, #20]
 800aa22:	331c      	adds	r3, #28
 800aa24:	441a      	add	r2, r3
 800aa26:	9205      	str	r2, [sp, #20]
 800aa28:	9a06      	ldr	r2, [sp, #24]
 800aa2a:	441a      	add	r2, r3
 800aa2c:	441d      	add	r5, r3
 800aa2e:	9206      	str	r2, [sp, #24]
 800aa30:	e779      	b.n	800a926 <_dtoa_r+0x816>
 800aa32:	4603      	mov	r3, r0
 800aa34:	e7f4      	b.n	800aa20 <_dtoa_r+0x910>
 800aa36:	9b04      	ldr	r3, [sp, #16]
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	dc37      	bgt.n	800aaac <_dtoa_r+0x99c>
 800aa3c:	9b07      	ldr	r3, [sp, #28]
 800aa3e:	2b02      	cmp	r3, #2
 800aa40:	dd34      	ble.n	800aaac <_dtoa_r+0x99c>
 800aa42:	9b04      	ldr	r3, [sp, #16]
 800aa44:	9301      	str	r3, [sp, #4]
 800aa46:	9b01      	ldr	r3, [sp, #4]
 800aa48:	b963      	cbnz	r3, 800aa64 <_dtoa_r+0x954>
 800aa4a:	4631      	mov	r1, r6
 800aa4c:	2205      	movs	r2, #5
 800aa4e:	4620      	mov	r0, r4
 800aa50:	f000 fab2 	bl	800afb8 <__multadd>
 800aa54:	4601      	mov	r1, r0
 800aa56:	4606      	mov	r6, r0
 800aa58:	4650      	mov	r0, sl
 800aa5a:	f000 fcc7 	bl	800b3ec <__mcmp>
 800aa5e:	2800      	cmp	r0, #0
 800aa60:	f73f adbb 	bgt.w	800a5da <_dtoa_r+0x4ca>
 800aa64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aa66:	9d00      	ldr	r5, [sp, #0]
 800aa68:	ea6f 0b03 	mvn.w	fp, r3
 800aa6c:	f04f 0800 	mov.w	r8, #0
 800aa70:	4631      	mov	r1, r6
 800aa72:	4620      	mov	r0, r4
 800aa74:	f000 fa7e 	bl	800af74 <_Bfree>
 800aa78:	2f00      	cmp	r7, #0
 800aa7a:	f43f aeab 	beq.w	800a7d4 <_dtoa_r+0x6c4>
 800aa7e:	f1b8 0f00 	cmp.w	r8, #0
 800aa82:	d005      	beq.n	800aa90 <_dtoa_r+0x980>
 800aa84:	45b8      	cmp	r8, r7
 800aa86:	d003      	beq.n	800aa90 <_dtoa_r+0x980>
 800aa88:	4641      	mov	r1, r8
 800aa8a:	4620      	mov	r0, r4
 800aa8c:	f000 fa72 	bl	800af74 <_Bfree>
 800aa90:	4639      	mov	r1, r7
 800aa92:	4620      	mov	r0, r4
 800aa94:	f000 fa6e 	bl	800af74 <_Bfree>
 800aa98:	e69c      	b.n	800a7d4 <_dtoa_r+0x6c4>
 800aa9a:	2600      	movs	r6, #0
 800aa9c:	4637      	mov	r7, r6
 800aa9e:	e7e1      	b.n	800aa64 <_dtoa_r+0x954>
 800aaa0:	46bb      	mov	fp, r7
 800aaa2:	4637      	mov	r7, r6
 800aaa4:	e599      	b.n	800a5da <_dtoa_r+0x4ca>
 800aaa6:	bf00      	nop
 800aaa8:	40240000 	.word	0x40240000
 800aaac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	f000 80c8 	beq.w	800ac44 <_dtoa_r+0xb34>
 800aab4:	9b04      	ldr	r3, [sp, #16]
 800aab6:	9301      	str	r3, [sp, #4]
 800aab8:	2d00      	cmp	r5, #0
 800aaba:	dd05      	ble.n	800aac8 <_dtoa_r+0x9b8>
 800aabc:	4639      	mov	r1, r7
 800aabe:	462a      	mov	r2, r5
 800aac0:	4620      	mov	r0, r4
 800aac2:	f000 fc27 	bl	800b314 <__lshift>
 800aac6:	4607      	mov	r7, r0
 800aac8:	f1b8 0f00 	cmp.w	r8, #0
 800aacc:	d05b      	beq.n	800ab86 <_dtoa_r+0xa76>
 800aace:	6879      	ldr	r1, [r7, #4]
 800aad0:	4620      	mov	r0, r4
 800aad2:	f000 fa0f 	bl	800aef4 <_Balloc>
 800aad6:	4605      	mov	r5, r0
 800aad8:	b928      	cbnz	r0, 800aae6 <_dtoa_r+0x9d6>
 800aada:	4b83      	ldr	r3, [pc, #524]	; (800ace8 <_dtoa_r+0xbd8>)
 800aadc:	4602      	mov	r2, r0
 800aade:	f240 21ef 	movw	r1, #751	; 0x2ef
 800aae2:	f7ff bb2e 	b.w	800a142 <_dtoa_r+0x32>
 800aae6:	693a      	ldr	r2, [r7, #16]
 800aae8:	3202      	adds	r2, #2
 800aaea:	0092      	lsls	r2, r2, #2
 800aaec:	f107 010c 	add.w	r1, r7, #12
 800aaf0:	300c      	adds	r0, #12
 800aaf2:	f7ff fa76 	bl	8009fe2 <memcpy>
 800aaf6:	2201      	movs	r2, #1
 800aaf8:	4629      	mov	r1, r5
 800aafa:	4620      	mov	r0, r4
 800aafc:	f000 fc0a 	bl	800b314 <__lshift>
 800ab00:	9b00      	ldr	r3, [sp, #0]
 800ab02:	3301      	adds	r3, #1
 800ab04:	9304      	str	r3, [sp, #16]
 800ab06:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ab0a:	4413      	add	r3, r2
 800ab0c:	9308      	str	r3, [sp, #32]
 800ab0e:	9b02      	ldr	r3, [sp, #8]
 800ab10:	f003 0301 	and.w	r3, r3, #1
 800ab14:	46b8      	mov	r8, r7
 800ab16:	9306      	str	r3, [sp, #24]
 800ab18:	4607      	mov	r7, r0
 800ab1a:	9b04      	ldr	r3, [sp, #16]
 800ab1c:	4631      	mov	r1, r6
 800ab1e:	3b01      	subs	r3, #1
 800ab20:	4650      	mov	r0, sl
 800ab22:	9301      	str	r3, [sp, #4]
 800ab24:	f7ff fa6b 	bl	8009ffe <quorem>
 800ab28:	4641      	mov	r1, r8
 800ab2a:	9002      	str	r0, [sp, #8]
 800ab2c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800ab30:	4650      	mov	r0, sl
 800ab32:	f000 fc5b 	bl	800b3ec <__mcmp>
 800ab36:	463a      	mov	r2, r7
 800ab38:	9005      	str	r0, [sp, #20]
 800ab3a:	4631      	mov	r1, r6
 800ab3c:	4620      	mov	r0, r4
 800ab3e:	f000 fc71 	bl	800b424 <__mdiff>
 800ab42:	68c2      	ldr	r2, [r0, #12]
 800ab44:	4605      	mov	r5, r0
 800ab46:	bb02      	cbnz	r2, 800ab8a <_dtoa_r+0xa7a>
 800ab48:	4601      	mov	r1, r0
 800ab4a:	4650      	mov	r0, sl
 800ab4c:	f000 fc4e 	bl	800b3ec <__mcmp>
 800ab50:	4602      	mov	r2, r0
 800ab52:	4629      	mov	r1, r5
 800ab54:	4620      	mov	r0, r4
 800ab56:	9209      	str	r2, [sp, #36]	; 0x24
 800ab58:	f000 fa0c 	bl	800af74 <_Bfree>
 800ab5c:	9b07      	ldr	r3, [sp, #28]
 800ab5e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ab60:	9d04      	ldr	r5, [sp, #16]
 800ab62:	ea43 0102 	orr.w	r1, r3, r2
 800ab66:	9b06      	ldr	r3, [sp, #24]
 800ab68:	4319      	orrs	r1, r3
 800ab6a:	d110      	bne.n	800ab8e <_dtoa_r+0xa7e>
 800ab6c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800ab70:	d029      	beq.n	800abc6 <_dtoa_r+0xab6>
 800ab72:	9b05      	ldr	r3, [sp, #20]
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	dd02      	ble.n	800ab7e <_dtoa_r+0xa6e>
 800ab78:	9b02      	ldr	r3, [sp, #8]
 800ab7a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800ab7e:	9b01      	ldr	r3, [sp, #4]
 800ab80:	f883 9000 	strb.w	r9, [r3]
 800ab84:	e774      	b.n	800aa70 <_dtoa_r+0x960>
 800ab86:	4638      	mov	r0, r7
 800ab88:	e7ba      	b.n	800ab00 <_dtoa_r+0x9f0>
 800ab8a:	2201      	movs	r2, #1
 800ab8c:	e7e1      	b.n	800ab52 <_dtoa_r+0xa42>
 800ab8e:	9b05      	ldr	r3, [sp, #20]
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	db04      	blt.n	800ab9e <_dtoa_r+0xa8e>
 800ab94:	9907      	ldr	r1, [sp, #28]
 800ab96:	430b      	orrs	r3, r1
 800ab98:	9906      	ldr	r1, [sp, #24]
 800ab9a:	430b      	orrs	r3, r1
 800ab9c:	d120      	bne.n	800abe0 <_dtoa_r+0xad0>
 800ab9e:	2a00      	cmp	r2, #0
 800aba0:	dded      	ble.n	800ab7e <_dtoa_r+0xa6e>
 800aba2:	4651      	mov	r1, sl
 800aba4:	2201      	movs	r2, #1
 800aba6:	4620      	mov	r0, r4
 800aba8:	f000 fbb4 	bl	800b314 <__lshift>
 800abac:	4631      	mov	r1, r6
 800abae:	4682      	mov	sl, r0
 800abb0:	f000 fc1c 	bl	800b3ec <__mcmp>
 800abb4:	2800      	cmp	r0, #0
 800abb6:	dc03      	bgt.n	800abc0 <_dtoa_r+0xab0>
 800abb8:	d1e1      	bne.n	800ab7e <_dtoa_r+0xa6e>
 800abba:	f019 0f01 	tst.w	r9, #1
 800abbe:	d0de      	beq.n	800ab7e <_dtoa_r+0xa6e>
 800abc0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800abc4:	d1d8      	bne.n	800ab78 <_dtoa_r+0xa68>
 800abc6:	9a01      	ldr	r2, [sp, #4]
 800abc8:	2339      	movs	r3, #57	; 0x39
 800abca:	7013      	strb	r3, [r2, #0]
 800abcc:	462b      	mov	r3, r5
 800abce:	461d      	mov	r5, r3
 800abd0:	3b01      	subs	r3, #1
 800abd2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800abd6:	2a39      	cmp	r2, #57	; 0x39
 800abd8:	d06c      	beq.n	800acb4 <_dtoa_r+0xba4>
 800abda:	3201      	adds	r2, #1
 800abdc:	701a      	strb	r2, [r3, #0]
 800abde:	e747      	b.n	800aa70 <_dtoa_r+0x960>
 800abe0:	2a00      	cmp	r2, #0
 800abe2:	dd07      	ble.n	800abf4 <_dtoa_r+0xae4>
 800abe4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800abe8:	d0ed      	beq.n	800abc6 <_dtoa_r+0xab6>
 800abea:	9a01      	ldr	r2, [sp, #4]
 800abec:	f109 0301 	add.w	r3, r9, #1
 800abf0:	7013      	strb	r3, [r2, #0]
 800abf2:	e73d      	b.n	800aa70 <_dtoa_r+0x960>
 800abf4:	9b04      	ldr	r3, [sp, #16]
 800abf6:	9a08      	ldr	r2, [sp, #32]
 800abf8:	f803 9c01 	strb.w	r9, [r3, #-1]
 800abfc:	4293      	cmp	r3, r2
 800abfe:	d043      	beq.n	800ac88 <_dtoa_r+0xb78>
 800ac00:	4651      	mov	r1, sl
 800ac02:	2300      	movs	r3, #0
 800ac04:	220a      	movs	r2, #10
 800ac06:	4620      	mov	r0, r4
 800ac08:	f000 f9d6 	bl	800afb8 <__multadd>
 800ac0c:	45b8      	cmp	r8, r7
 800ac0e:	4682      	mov	sl, r0
 800ac10:	f04f 0300 	mov.w	r3, #0
 800ac14:	f04f 020a 	mov.w	r2, #10
 800ac18:	4641      	mov	r1, r8
 800ac1a:	4620      	mov	r0, r4
 800ac1c:	d107      	bne.n	800ac2e <_dtoa_r+0xb1e>
 800ac1e:	f000 f9cb 	bl	800afb8 <__multadd>
 800ac22:	4680      	mov	r8, r0
 800ac24:	4607      	mov	r7, r0
 800ac26:	9b04      	ldr	r3, [sp, #16]
 800ac28:	3301      	adds	r3, #1
 800ac2a:	9304      	str	r3, [sp, #16]
 800ac2c:	e775      	b.n	800ab1a <_dtoa_r+0xa0a>
 800ac2e:	f000 f9c3 	bl	800afb8 <__multadd>
 800ac32:	4639      	mov	r1, r7
 800ac34:	4680      	mov	r8, r0
 800ac36:	2300      	movs	r3, #0
 800ac38:	220a      	movs	r2, #10
 800ac3a:	4620      	mov	r0, r4
 800ac3c:	f000 f9bc 	bl	800afb8 <__multadd>
 800ac40:	4607      	mov	r7, r0
 800ac42:	e7f0      	b.n	800ac26 <_dtoa_r+0xb16>
 800ac44:	9b04      	ldr	r3, [sp, #16]
 800ac46:	9301      	str	r3, [sp, #4]
 800ac48:	9d00      	ldr	r5, [sp, #0]
 800ac4a:	4631      	mov	r1, r6
 800ac4c:	4650      	mov	r0, sl
 800ac4e:	f7ff f9d6 	bl	8009ffe <quorem>
 800ac52:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800ac56:	9b00      	ldr	r3, [sp, #0]
 800ac58:	f805 9b01 	strb.w	r9, [r5], #1
 800ac5c:	1aea      	subs	r2, r5, r3
 800ac5e:	9b01      	ldr	r3, [sp, #4]
 800ac60:	4293      	cmp	r3, r2
 800ac62:	dd07      	ble.n	800ac74 <_dtoa_r+0xb64>
 800ac64:	4651      	mov	r1, sl
 800ac66:	2300      	movs	r3, #0
 800ac68:	220a      	movs	r2, #10
 800ac6a:	4620      	mov	r0, r4
 800ac6c:	f000 f9a4 	bl	800afb8 <__multadd>
 800ac70:	4682      	mov	sl, r0
 800ac72:	e7ea      	b.n	800ac4a <_dtoa_r+0xb3a>
 800ac74:	9b01      	ldr	r3, [sp, #4]
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	bfc8      	it	gt
 800ac7a:	461d      	movgt	r5, r3
 800ac7c:	9b00      	ldr	r3, [sp, #0]
 800ac7e:	bfd8      	it	le
 800ac80:	2501      	movle	r5, #1
 800ac82:	441d      	add	r5, r3
 800ac84:	f04f 0800 	mov.w	r8, #0
 800ac88:	4651      	mov	r1, sl
 800ac8a:	2201      	movs	r2, #1
 800ac8c:	4620      	mov	r0, r4
 800ac8e:	f000 fb41 	bl	800b314 <__lshift>
 800ac92:	4631      	mov	r1, r6
 800ac94:	4682      	mov	sl, r0
 800ac96:	f000 fba9 	bl	800b3ec <__mcmp>
 800ac9a:	2800      	cmp	r0, #0
 800ac9c:	dc96      	bgt.n	800abcc <_dtoa_r+0xabc>
 800ac9e:	d102      	bne.n	800aca6 <_dtoa_r+0xb96>
 800aca0:	f019 0f01 	tst.w	r9, #1
 800aca4:	d192      	bne.n	800abcc <_dtoa_r+0xabc>
 800aca6:	462b      	mov	r3, r5
 800aca8:	461d      	mov	r5, r3
 800acaa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800acae:	2a30      	cmp	r2, #48	; 0x30
 800acb0:	d0fa      	beq.n	800aca8 <_dtoa_r+0xb98>
 800acb2:	e6dd      	b.n	800aa70 <_dtoa_r+0x960>
 800acb4:	9a00      	ldr	r2, [sp, #0]
 800acb6:	429a      	cmp	r2, r3
 800acb8:	d189      	bne.n	800abce <_dtoa_r+0xabe>
 800acba:	f10b 0b01 	add.w	fp, fp, #1
 800acbe:	2331      	movs	r3, #49	; 0x31
 800acc0:	e796      	b.n	800abf0 <_dtoa_r+0xae0>
 800acc2:	4b0a      	ldr	r3, [pc, #40]	; (800acec <_dtoa_r+0xbdc>)
 800acc4:	f7ff ba99 	b.w	800a1fa <_dtoa_r+0xea>
 800acc8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800acca:	2b00      	cmp	r3, #0
 800accc:	f47f aa6d 	bne.w	800a1aa <_dtoa_r+0x9a>
 800acd0:	4b07      	ldr	r3, [pc, #28]	; (800acf0 <_dtoa_r+0xbe0>)
 800acd2:	f7ff ba92 	b.w	800a1fa <_dtoa_r+0xea>
 800acd6:	9b01      	ldr	r3, [sp, #4]
 800acd8:	2b00      	cmp	r3, #0
 800acda:	dcb5      	bgt.n	800ac48 <_dtoa_r+0xb38>
 800acdc:	9b07      	ldr	r3, [sp, #28]
 800acde:	2b02      	cmp	r3, #2
 800ace0:	f73f aeb1 	bgt.w	800aa46 <_dtoa_r+0x936>
 800ace4:	e7b0      	b.n	800ac48 <_dtoa_r+0xb38>
 800ace6:	bf00      	nop
 800ace8:	0800c970 	.word	0x0800c970
 800acec:	0800c8d0 	.word	0x0800c8d0
 800acf0:	0800c8f4 	.word	0x0800c8f4

0800acf4 <_free_r>:
 800acf4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800acf6:	2900      	cmp	r1, #0
 800acf8:	d044      	beq.n	800ad84 <_free_r+0x90>
 800acfa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800acfe:	9001      	str	r0, [sp, #4]
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	f1a1 0404 	sub.w	r4, r1, #4
 800ad06:	bfb8      	it	lt
 800ad08:	18e4      	addlt	r4, r4, r3
 800ad0a:	f000 f8e7 	bl	800aedc <__malloc_lock>
 800ad0e:	4a1e      	ldr	r2, [pc, #120]	; (800ad88 <_free_r+0x94>)
 800ad10:	9801      	ldr	r0, [sp, #4]
 800ad12:	6813      	ldr	r3, [r2, #0]
 800ad14:	b933      	cbnz	r3, 800ad24 <_free_r+0x30>
 800ad16:	6063      	str	r3, [r4, #4]
 800ad18:	6014      	str	r4, [r2, #0]
 800ad1a:	b003      	add	sp, #12
 800ad1c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ad20:	f000 b8e2 	b.w	800aee8 <__malloc_unlock>
 800ad24:	42a3      	cmp	r3, r4
 800ad26:	d908      	bls.n	800ad3a <_free_r+0x46>
 800ad28:	6825      	ldr	r5, [r4, #0]
 800ad2a:	1961      	adds	r1, r4, r5
 800ad2c:	428b      	cmp	r3, r1
 800ad2e:	bf01      	itttt	eq
 800ad30:	6819      	ldreq	r1, [r3, #0]
 800ad32:	685b      	ldreq	r3, [r3, #4]
 800ad34:	1949      	addeq	r1, r1, r5
 800ad36:	6021      	streq	r1, [r4, #0]
 800ad38:	e7ed      	b.n	800ad16 <_free_r+0x22>
 800ad3a:	461a      	mov	r2, r3
 800ad3c:	685b      	ldr	r3, [r3, #4]
 800ad3e:	b10b      	cbz	r3, 800ad44 <_free_r+0x50>
 800ad40:	42a3      	cmp	r3, r4
 800ad42:	d9fa      	bls.n	800ad3a <_free_r+0x46>
 800ad44:	6811      	ldr	r1, [r2, #0]
 800ad46:	1855      	adds	r5, r2, r1
 800ad48:	42a5      	cmp	r5, r4
 800ad4a:	d10b      	bne.n	800ad64 <_free_r+0x70>
 800ad4c:	6824      	ldr	r4, [r4, #0]
 800ad4e:	4421      	add	r1, r4
 800ad50:	1854      	adds	r4, r2, r1
 800ad52:	42a3      	cmp	r3, r4
 800ad54:	6011      	str	r1, [r2, #0]
 800ad56:	d1e0      	bne.n	800ad1a <_free_r+0x26>
 800ad58:	681c      	ldr	r4, [r3, #0]
 800ad5a:	685b      	ldr	r3, [r3, #4]
 800ad5c:	6053      	str	r3, [r2, #4]
 800ad5e:	440c      	add	r4, r1
 800ad60:	6014      	str	r4, [r2, #0]
 800ad62:	e7da      	b.n	800ad1a <_free_r+0x26>
 800ad64:	d902      	bls.n	800ad6c <_free_r+0x78>
 800ad66:	230c      	movs	r3, #12
 800ad68:	6003      	str	r3, [r0, #0]
 800ad6a:	e7d6      	b.n	800ad1a <_free_r+0x26>
 800ad6c:	6825      	ldr	r5, [r4, #0]
 800ad6e:	1961      	adds	r1, r4, r5
 800ad70:	428b      	cmp	r3, r1
 800ad72:	bf04      	itt	eq
 800ad74:	6819      	ldreq	r1, [r3, #0]
 800ad76:	685b      	ldreq	r3, [r3, #4]
 800ad78:	6063      	str	r3, [r4, #4]
 800ad7a:	bf04      	itt	eq
 800ad7c:	1949      	addeq	r1, r1, r5
 800ad7e:	6021      	streq	r1, [r4, #0]
 800ad80:	6054      	str	r4, [r2, #4]
 800ad82:	e7ca      	b.n	800ad1a <_free_r+0x26>
 800ad84:	b003      	add	sp, #12
 800ad86:	bd30      	pop	{r4, r5, pc}
 800ad88:	20004e90 	.word	0x20004e90

0800ad8c <malloc>:
 800ad8c:	4b02      	ldr	r3, [pc, #8]	; (800ad98 <malloc+0xc>)
 800ad8e:	4601      	mov	r1, r0
 800ad90:	6818      	ldr	r0, [r3, #0]
 800ad92:	f000 b823 	b.w	800addc <_malloc_r>
 800ad96:	bf00      	nop
 800ad98:	2000007c 	.word	0x2000007c

0800ad9c <sbrk_aligned>:
 800ad9c:	b570      	push	{r4, r5, r6, lr}
 800ad9e:	4e0e      	ldr	r6, [pc, #56]	; (800add8 <sbrk_aligned+0x3c>)
 800ada0:	460c      	mov	r4, r1
 800ada2:	6831      	ldr	r1, [r6, #0]
 800ada4:	4605      	mov	r5, r0
 800ada6:	b911      	cbnz	r1, 800adae <sbrk_aligned+0x12>
 800ada8:	f000 fe26 	bl	800b9f8 <_sbrk_r>
 800adac:	6030      	str	r0, [r6, #0]
 800adae:	4621      	mov	r1, r4
 800adb0:	4628      	mov	r0, r5
 800adb2:	f000 fe21 	bl	800b9f8 <_sbrk_r>
 800adb6:	1c43      	adds	r3, r0, #1
 800adb8:	d00a      	beq.n	800add0 <sbrk_aligned+0x34>
 800adba:	1cc4      	adds	r4, r0, #3
 800adbc:	f024 0403 	bic.w	r4, r4, #3
 800adc0:	42a0      	cmp	r0, r4
 800adc2:	d007      	beq.n	800add4 <sbrk_aligned+0x38>
 800adc4:	1a21      	subs	r1, r4, r0
 800adc6:	4628      	mov	r0, r5
 800adc8:	f000 fe16 	bl	800b9f8 <_sbrk_r>
 800adcc:	3001      	adds	r0, #1
 800adce:	d101      	bne.n	800add4 <sbrk_aligned+0x38>
 800add0:	f04f 34ff 	mov.w	r4, #4294967295
 800add4:	4620      	mov	r0, r4
 800add6:	bd70      	pop	{r4, r5, r6, pc}
 800add8:	20004e94 	.word	0x20004e94

0800addc <_malloc_r>:
 800addc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ade0:	1ccd      	adds	r5, r1, #3
 800ade2:	f025 0503 	bic.w	r5, r5, #3
 800ade6:	3508      	adds	r5, #8
 800ade8:	2d0c      	cmp	r5, #12
 800adea:	bf38      	it	cc
 800adec:	250c      	movcc	r5, #12
 800adee:	2d00      	cmp	r5, #0
 800adf0:	4607      	mov	r7, r0
 800adf2:	db01      	blt.n	800adf8 <_malloc_r+0x1c>
 800adf4:	42a9      	cmp	r1, r5
 800adf6:	d905      	bls.n	800ae04 <_malloc_r+0x28>
 800adf8:	230c      	movs	r3, #12
 800adfa:	603b      	str	r3, [r7, #0]
 800adfc:	2600      	movs	r6, #0
 800adfe:	4630      	mov	r0, r6
 800ae00:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ae04:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800aed8 <_malloc_r+0xfc>
 800ae08:	f000 f868 	bl	800aedc <__malloc_lock>
 800ae0c:	f8d8 3000 	ldr.w	r3, [r8]
 800ae10:	461c      	mov	r4, r3
 800ae12:	bb5c      	cbnz	r4, 800ae6c <_malloc_r+0x90>
 800ae14:	4629      	mov	r1, r5
 800ae16:	4638      	mov	r0, r7
 800ae18:	f7ff ffc0 	bl	800ad9c <sbrk_aligned>
 800ae1c:	1c43      	adds	r3, r0, #1
 800ae1e:	4604      	mov	r4, r0
 800ae20:	d155      	bne.n	800aece <_malloc_r+0xf2>
 800ae22:	f8d8 4000 	ldr.w	r4, [r8]
 800ae26:	4626      	mov	r6, r4
 800ae28:	2e00      	cmp	r6, #0
 800ae2a:	d145      	bne.n	800aeb8 <_malloc_r+0xdc>
 800ae2c:	2c00      	cmp	r4, #0
 800ae2e:	d048      	beq.n	800aec2 <_malloc_r+0xe6>
 800ae30:	6823      	ldr	r3, [r4, #0]
 800ae32:	4631      	mov	r1, r6
 800ae34:	4638      	mov	r0, r7
 800ae36:	eb04 0903 	add.w	r9, r4, r3
 800ae3a:	f000 fddd 	bl	800b9f8 <_sbrk_r>
 800ae3e:	4581      	cmp	r9, r0
 800ae40:	d13f      	bne.n	800aec2 <_malloc_r+0xe6>
 800ae42:	6821      	ldr	r1, [r4, #0]
 800ae44:	1a6d      	subs	r5, r5, r1
 800ae46:	4629      	mov	r1, r5
 800ae48:	4638      	mov	r0, r7
 800ae4a:	f7ff ffa7 	bl	800ad9c <sbrk_aligned>
 800ae4e:	3001      	adds	r0, #1
 800ae50:	d037      	beq.n	800aec2 <_malloc_r+0xe6>
 800ae52:	6823      	ldr	r3, [r4, #0]
 800ae54:	442b      	add	r3, r5
 800ae56:	6023      	str	r3, [r4, #0]
 800ae58:	f8d8 3000 	ldr.w	r3, [r8]
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d038      	beq.n	800aed2 <_malloc_r+0xf6>
 800ae60:	685a      	ldr	r2, [r3, #4]
 800ae62:	42a2      	cmp	r2, r4
 800ae64:	d12b      	bne.n	800aebe <_malloc_r+0xe2>
 800ae66:	2200      	movs	r2, #0
 800ae68:	605a      	str	r2, [r3, #4]
 800ae6a:	e00f      	b.n	800ae8c <_malloc_r+0xb0>
 800ae6c:	6822      	ldr	r2, [r4, #0]
 800ae6e:	1b52      	subs	r2, r2, r5
 800ae70:	d41f      	bmi.n	800aeb2 <_malloc_r+0xd6>
 800ae72:	2a0b      	cmp	r2, #11
 800ae74:	d917      	bls.n	800aea6 <_malloc_r+0xca>
 800ae76:	1961      	adds	r1, r4, r5
 800ae78:	42a3      	cmp	r3, r4
 800ae7a:	6025      	str	r5, [r4, #0]
 800ae7c:	bf18      	it	ne
 800ae7e:	6059      	strne	r1, [r3, #4]
 800ae80:	6863      	ldr	r3, [r4, #4]
 800ae82:	bf08      	it	eq
 800ae84:	f8c8 1000 	streq.w	r1, [r8]
 800ae88:	5162      	str	r2, [r4, r5]
 800ae8a:	604b      	str	r3, [r1, #4]
 800ae8c:	4638      	mov	r0, r7
 800ae8e:	f104 060b 	add.w	r6, r4, #11
 800ae92:	f000 f829 	bl	800aee8 <__malloc_unlock>
 800ae96:	f026 0607 	bic.w	r6, r6, #7
 800ae9a:	1d23      	adds	r3, r4, #4
 800ae9c:	1af2      	subs	r2, r6, r3
 800ae9e:	d0ae      	beq.n	800adfe <_malloc_r+0x22>
 800aea0:	1b9b      	subs	r3, r3, r6
 800aea2:	50a3      	str	r3, [r4, r2]
 800aea4:	e7ab      	b.n	800adfe <_malloc_r+0x22>
 800aea6:	42a3      	cmp	r3, r4
 800aea8:	6862      	ldr	r2, [r4, #4]
 800aeaa:	d1dd      	bne.n	800ae68 <_malloc_r+0x8c>
 800aeac:	f8c8 2000 	str.w	r2, [r8]
 800aeb0:	e7ec      	b.n	800ae8c <_malloc_r+0xb0>
 800aeb2:	4623      	mov	r3, r4
 800aeb4:	6864      	ldr	r4, [r4, #4]
 800aeb6:	e7ac      	b.n	800ae12 <_malloc_r+0x36>
 800aeb8:	4634      	mov	r4, r6
 800aeba:	6876      	ldr	r6, [r6, #4]
 800aebc:	e7b4      	b.n	800ae28 <_malloc_r+0x4c>
 800aebe:	4613      	mov	r3, r2
 800aec0:	e7cc      	b.n	800ae5c <_malloc_r+0x80>
 800aec2:	230c      	movs	r3, #12
 800aec4:	603b      	str	r3, [r7, #0]
 800aec6:	4638      	mov	r0, r7
 800aec8:	f000 f80e 	bl	800aee8 <__malloc_unlock>
 800aecc:	e797      	b.n	800adfe <_malloc_r+0x22>
 800aece:	6025      	str	r5, [r4, #0]
 800aed0:	e7dc      	b.n	800ae8c <_malloc_r+0xb0>
 800aed2:	605b      	str	r3, [r3, #4]
 800aed4:	deff      	udf	#255	; 0xff
 800aed6:	bf00      	nop
 800aed8:	20004e90 	.word	0x20004e90

0800aedc <__malloc_lock>:
 800aedc:	4801      	ldr	r0, [pc, #4]	; (800aee4 <__malloc_lock+0x8>)
 800aede:	f7ff b87e 	b.w	8009fde <__retarget_lock_acquire_recursive>
 800aee2:	bf00      	nop
 800aee4:	20004e8c 	.word	0x20004e8c

0800aee8 <__malloc_unlock>:
 800aee8:	4801      	ldr	r0, [pc, #4]	; (800aef0 <__malloc_unlock+0x8>)
 800aeea:	f7ff b879 	b.w	8009fe0 <__retarget_lock_release_recursive>
 800aeee:	bf00      	nop
 800aef0:	20004e8c 	.word	0x20004e8c

0800aef4 <_Balloc>:
 800aef4:	b570      	push	{r4, r5, r6, lr}
 800aef6:	69c6      	ldr	r6, [r0, #28]
 800aef8:	4604      	mov	r4, r0
 800aefa:	460d      	mov	r5, r1
 800aefc:	b976      	cbnz	r6, 800af1c <_Balloc+0x28>
 800aefe:	2010      	movs	r0, #16
 800af00:	f7ff ff44 	bl	800ad8c <malloc>
 800af04:	4602      	mov	r2, r0
 800af06:	61e0      	str	r0, [r4, #28]
 800af08:	b920      	cbnz	r0, 800af14 <_Balloc+0x20>
 800af0a:	4b18      	ldr	r3, [pc, #96]	; (800af6c <_Balloc+0x78>)
 800af0c:	4818      	ldr	r0, [pc, #96]	; (800af70 <_Balloc+0x7c>)
 800af0e:	216b      	movs	r1, #107	; 0x6b
 800af10:	f000 fd82 	bl	800ba18 <__assert_func>
 800af14:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800af18:	6006      	str	r6, [r0, #0]
 800af1a:	60c6      	str	r6, [r0, #12]
 800af1c:	69e6      	ldr	r6, [r4, #28]
 800af1e:	68f3      	ldr	r3, [r6, #12]
 800af20:	b183      	cbz	r3, 800af44 <_Balloc+0x50>
 800af22:	69e3      	ldr	r3, [r4, #28]
 800af24:	68db      	ldr	r3, [r3, #12]
 800af26:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800af2a:	b9b8      	cbnz	r0, 800af5c <_Balloc+0x68>
 800af2c:	2101      	movs	r1, #1
 800af2e:	fa01 f605 	lsl.w	r6, r1, r5
 800af32:	1d72      	adds	r2, r6, #5
 800af34:	0092      	lsls	r2, r2, #2
 800af36:	4620      	mov	r0, r4
 800af38:	f000 fd8c 	bl	800ba54 <_calloc_r>
 800af3c:	b160      	cbz	r0, 800af58 <_Balloc+0x64>
 800af3e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800af42:	e00e      	b.n	800af62 <_Balloc+0x6e>
 800af44:	2221      	movs	r2, #33	; 0x21
 800af46:	2104      	movs	r1, #4
 800af48:	4620      	mov	r0, r4
 800af4a:	f000 fd83 	bl	800ba54 <_calloc_r>
 800af4e:	69e3      	ldr	r3, [r4, #28]
 800af50:	60f0      	str	r0, [r6, #12]
 800af52:	68db      	ldr	r3, [r3, #12]
 800af54:	2b00      	cmp	r3, #0
 800af56:	d1e4      	bne.n	800af22 <_Balloc+0x2e>
 800af58:	2000      	movs	r0, #0
 800af5a:	bd70      	pop	{r4, r5, r6, pc}
 800af5c:	6802      	ldr	r2, [r0, #0]
 800af5e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800af62:	2300      	movs	r3, #0
 800af64:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800af68:	e7f7      	b.n	800af5a <_Balloc+0x66>
 800af6a:	bf00      	nop
 800af6c:	0800c901 	.word	0x0800c901
 800af70:	0800c981 	.word	0x0800c981

0800af74 <_Bfree>:
 800af74:	b570      	push	{r4, r5, r6, lr}
 800af76:	69c6      	ldr	r6, [r0, #28]
 800af78:	4605      	mov	r5, r0
 800af7a:	460c      	mov	r4, r1
 800af7c:	b976      	cbnz	r6, 800af9c <_Bfree+0x28>
 800af7e:	2010      	movs	r0, #16
 800af80:	f7ff ff04 	bl	800ad8c <malloc>
 800af84:	4602      	mov	r2, r0
 800af86:	61e8      	str	r0, [r5, #28]
 800af88:	b920      	cbnz	r0, 800af94 <_Bfree+0x20>
 800af8a:	4b09      	ldr	r3, [pc, #36]	; (800afb0 <_Bfree+0x3c>)
 800af8c:	4809      	ldr	r0, [pc, #36]	; (800afb4 <_Bfree+0x40>)
 800af8e:	218f      	movs	r1, #143	; 0x8f
 800af90:	f000 fd42 	bl	800ba18 <__assert_func>
 800af94:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800af98:	6006      	str	r6, [r0, #0]
 800af9a:	60c6      	str	r6, [r0, #12]
 800af9c:	b13c      	cbz	r4, 800afae <_Bfree+0x3a>
 800af9e:	69eb      	ldr	r3, [r5, #28]
 800afa0:	6862      	ldr	r2, [r4, #4]
 800afa2:	68db      	ldr	r3, [r3, #12]
 800afa4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800afa8:	6021      	str	r1, [r4, #0]
 800afaa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800afae:	bd70      	pop	{r4, r5, r6, pc}
 800afb0:	0800c901 	.word	0x0800c901
 800afb4:	0800c981 	.word	0x0800c981

0800afb8 <__multadd>:
 800afb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800afbc:	690d      	ldr	r5, [r1, #16]
 800afbe:	4607      	mov	r7, r0
 800afc0:	460c      	mov	r4, r1
 800afc2:	461e      	mov	r6, r3
 800afc4:	f101 0c14 	add.w	ip, r1, #20
 800afc8:	2000      	movs	r0, #0
 800afca:	f8dc 3000 	ldr.w	r3, [ip]
 800afce:	b299      	uxth	r1, r3
 800afd0:	fb02 6101 	mla	r1, r2, r1, r6
 800afd4:	0c1e      	lsrs	r6, r3, #16
 800afd6:	0c0b      	lsrs	r3, r1, #16
 800afd8:	fb02 3306 	mla	r3, r2, r6, r3
 800afdc:	b289      	uxth	r1, r1
 800afde:	3001      	adds	r0, #1
 800afe0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800afe4:	4285      	cmp	r5, r0
 800afe6:	f84c 1b04 	str.w	r1, [ip], #4
 800afea:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800afee:	dcec      	bgt.n	800afca <__multadd+0x12>
 800aff0:	b30e      	cbz	r6, 800b036 <__multadd+0x7e>
 800aff2:	68a3      	ldr	r3, [r4, #8]
 800aff4:	42ab      	cmp	r3, r5
 800aff6:	dc19      	bgt.n	800b02c <__multadd+0x74>
 800aff8:	6861      	ldr	r1, [r4, #4]
 800affa:	4638      	mov	r0, r7
 800affc:	3101      	adds	r1, #1
 800affe:	f7ff ff79 	bl	800aef4 <_Balloc>
 800b002:	4680      	mov	r8, r0
 800b004:	b928      	cbnz	r0, 800b012 <__multadd+0x5a>
 800b006:	4602      	mov	r2, r0
 800b008:	4b0c      	ldr	r3, [pc, #48]	; (800b03c <__multadd+0x84>)
 800b00a:	480d      	ldr	r0, [pc, #52]	; (800b040 <__multadd+0x88>)
 800b00c:	21ba      	movs	r1, #186	; 0xba
 800b00e:	f000 fd03 	bl	800ba18 <__assert_func>
 800b012:	6922      	ldr	r2, [r4, #16]
 800b014:	3202      	adds	r2, #2
 800b016:	f104 010c 	add.w	r1, r4, #12
 800b01a:	0092      	lsls	r2, r2, #2
 800b01c:	300c      	adds	r0, #12
 800b01e:	f7fe ffe0 	bl	8009fe2 <memcpy>
 800b022:	4621      	mov	r1, r4
 800b024:	4638      	mov	r0, r7
 800b026:	f7ff ffa5 	bl	800af74 <_Bfree>
 800b02a:	4644      	mov	r4, r8
 800b02c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b030:	3501      	adds	r5, #1
 800b032:	615e      	str	r6, [r3, #20]
 800b034:	6125      	str	r5, [r4, #16]
 800b036:	4620      	mov	r0, r4
 800b038:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b03c:	0800c970 	.word	0x0800c970
 800b040:	0800c981 	.word	0x0800c981

0800b044 <__hi0bits>:
 800b044:	0c03      	lsrs	r3, r0, #16
 800b046:	041b      	lsls	r3, r3, #16
 800b048:	b9d3      	cbnz	r3, 800b080 <__hi0bits+0x3c>
 800b04a:	0400      	lsls	r0, r0, #16
 800b04c:	2310      	movs	r3, #16
 800b04e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b052:	bf04      	itt	eq
 800b054:	0200      	lsleq	r0, r0, #8
 800b056:	3308      	addeq	r3, #8
 800b058:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b05c:	bf04      	itt	eq
 800b05e:	0100      	lsleq	r0, r0, #4
 800b060:	3304      	addeq	r3, #4
 800b062:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b066:	bf04      	itt	eq
 800b068:	0080      	lsleq	r0, r0, #2
 800b06a:	3302      	addeq	r3, #2
 800b06c:	2800      	cmp	r0, #0
 800b06e:	db05      	blt.n	800b07c <__hi0bits+0x38>
 800b070:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b074:	f103 0301 	add.w	r3, r3, #1
 800b078:	bf08      	it	eq
 800b07a:	2320      	moveq	r3, #32
 800b07c:	4618      	mov	r0, r3
 800b07e:	4770      	bx	lr
 800b080:	2300      	movs	r3, #0
 800b082:	e7e4      	b.n	800b04e <__hi0bits+0xa>

0800b084 <__lo0bits>:
 800b084:	6803      	ldr	r3, [r0, #0]
 800b086:	f013 0207 	ands.w	r2, r3, #7
 800b08a:	d00c      	beq.n	800b0a6 <__lo0bits+0x22>
 800b08c:	07d9      	lsls	r1, r3, #31
 800b08e:	d422      	bmi.n	800b0d6 <__lo0bits+0x52>
 800b090:	079a      	lsls	r2, r3, #30
 800b092:	bf49      	itett	mi
 800b094:	085b      	lsrmi	r3, r3, #1
 800b096:	089b      	lsrpl	r3, r3, #2
 800b098:	6003      	strmi	r3, [r0, #0]
 800b09a:	2201      	movmi	r2, #1
 800b09c:	bf5c      	itt	pl
 800b09e:	6003      	strpl	r3, [r0, #0]
 800b0a0:	2202      	movpl	r2, #2
 800b0a2:	4610      	mov	r0, r2
 800b0a4:	4770      	bx	lr
 800b0a6:	b299      	uxth	r1, r3
 800b0a8:	b909      	cbnz	r1, 800b0ae <__lo0bits+0x2a>
 800b0aa:	0c1b      	lsrs	r3, r3, #16
 800b0ac:	2210      	movs	r2, #16
 800b0ae:	b2d9      	uxtb	r1, r3
 800b0b0:	b909      	cbnz	r1, 800b0b6 <__lo0bits+0x32>
 800b0b2:	3208      	adds	r2, #8
 800b0b4:	0a1b      	lsrs	r3, r3, #8
 800b0b6:	0719      	lsls	r1, r3, #28
 800b0b8:	bf04      	itt	eq
 800b0ba:	091b      	lsreq	r3, r3, #4
 800b0bc:	3204      	addeq	r2, #4
 800b0be:	0799      	lsls	r1, r3, #30
 800b0c0:	bf04      	itt	eq
 800b0c2:	089b      	lsreq	r3, r3, #2
 800b0c4:	3202      	addeq	r2, #2
 800b0c6:	07d9      	lsls	r1, r3, #31
 800b0c8:	d403      	bmi.n	800b0d2 <__lo0bits+0x4e>
 800b0ca:	085b      	lsrs	r3, r3, #1
 800b0cc:	f102 0201 	add.w	r2, r2, #1
 800b0d0:	d003      	beq.n	800b0da <__lo0bits+0x56>
 800b0d2:	6003      	str	r3, [r0, #0]
 800b0d4:	e7e5      	b.n	800b0a2 <__lo0bits+0x1e>
 800b0d6:	2200      	movs	r2, #0
 800b0d8:	e7e3      	b.n	800b0a2 <__lo0bits+0x1e>
 800b0da:	2220      	movs	r2, #32
 800b0dc:	e7e1      	b.n	800b0a2 <__lo0bits+0x1e>
	...

0800b0e0 <__i2b>:
 800b0e0:	b510      	push	{r4, lr}
 800b0e2:	460c      	mov	r4, r1
 800b0e4:	2101      	movs	r1, #1
 800b0e6:	f7ff ff05 	bl	800aef4 <_Balloc>
 800b0ea:	4602      	mov	r2, r0
 800b0ec:	b928      	cbnz	r0, 800b0fa <__i2b+0x1a>
 800b0ee:	4b05      	ldr	r3, [pc, #20]	; (800b104 <__i2b+0x24>)
 800b0f0:	4805      	ldr	r0, [pc, #20]	; (800b108 <__i2b+0x28>)
 800b0f2:	f240 1145 	movw	r1, #325	; 0x145
 800b0f6:	f000 fc8f 	bl	800ba18 <__assert_func>
 800b0fa:	2301      	movs	r3, #1
 800b0fc:	6144      	str	r4, [r0, #20]
 800b0fe:	6103      	str	r3, [r0, #16]
 800b100:	bd10      	pop	{r4, pc}
 800b102:	bf00      	nop
 800b104:	0800c970 	.word	0x0800c970
 800b108:	0800c981 	.word	0x0800c981

0800b10c <__multiply>:
 800b10c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b110:	4691      	mov	r9, r2
 800b112:	690a      	ldr	r2, [r1, #16]
 800b114:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b118:	429a      	cmp	r2, r3
 800b11a:	bfb8      	it	lt
 800b11c:	460b      	movlt	r3, r1
 800b11e:	460c      	mov	r4, r1
 800b120:	bfbc      	itt	lt
 800b122:	464c      	movlt	r4, r9
 800b124:	4699      	movlt	r9, r3
 800b126:	6927      	ldr	r7, [r4, #16]
 800b128:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b12c:	68a3      	ldr	r3, [r4, #8]
 800b12e:	6861      	ldr	r1, [r4, #4]
 800b130:	eb07 060a 	add.w	r6, r7, sl
 800b134:	42b3      	cmp	r3, r6
 800b136:	b085      	sub	sp, #20
 800b138:	bfb8      	it	lt
 800b13a:	3101      	addlt	r1, #1
 800b13c:	f7ff feda 	bl	800aef4 <_Balloc>
 800b140:	b930      	cbnz	r0, 800b150 <__multiply+0x44>
 800b142:	4602      	mov	r2, r0
 800b144:	4b44      	ldr	r3, [pc, #272]	; (800b258 <__multiply+0x14c>)
 800b146:	4845      	ldr	r0, [pc, #276]	; (800b25c <__multiply+0x150>)
 800b148:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800b14c:	f000 fc64 	bl	800ba18 <__assert_func>
 800b150:	f100 0514 	add.w	r5, r0, #20
 800b154:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b158:	462b      	mov	r3, r5
 800b15a:	2200      	movs	r2, #0
 800b15c:	4543      	cmp	r3, r8
 800b15e:	d321      	bcc.n	800b1a4 <__multiply+0x98>
 800b160:	f104 0314 	add.w	r3, r4, #20
 800b164:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b168:	f109 0314 	add.w	r3, r9, #20
 800b16c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b170:	9202      	str	r2, [sp, #8]
 800b172:	1b3a      	subs	r2, r7, r4
 800b174:	3a15      	subs	r2, #21
 800b176:	f022 0203 	bic.w	r2, r2, #3
 800b17a:	3204      	adds	r2, #4
 800b17c:	f104 0115 	add.w	r1, r4, #21
 800b180:	428f      	cmp	r7, r1
 800b182:	bf38      	it	cc
 800b184:	2204      	movcc	r2, #4
 800b186:	9201      	str	r2, [sp, #4]
 800b188:	9a02      	ldr	r2, [sp, #8]
 800b18a:	9303      	str	r3, [sp, #12]
 800b18c:	429a      	cmp	r2, r3
 800b18e:	d80c      	bhi.n	800b1aa <__multiply+0x9e>
 800b190:	2e00      	cmp	r6, #0
 800b192:	dd03      	ble.n	800b19c <__multiply+0x90>
 800b194:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b198:	2b00      	cmp	r3, #0
 800b19a:	d05b      	beq.n	800b254 <__multiply+0x148>
 800b19c:	6106      	str	r6, [r0, #16]
 800b19e:	b005      	add	sp, #20
 800b1a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1a4:	f843 2b04 	str.w	r2, [r3], #4
 800b1a8:	e7d8      	b.n	800b15c <__multiply+0x50>
 800b1aa:	f8b3 a000 	ldrh.w	sl, [r3]
 800b1ae:	f1ba 0f00 	cmp.w	sl, #0
 800b1b2:	d024      	beq.n	800b1fe <__multiply+0xf2>
 800b1b4:	f104 0e14 	add.w	lr, r4, #20
 800b1b8:	46a9      	mov	r9, r5
 800b1ba:	f04f 0c00 	mov.w	ip, #0
 800b1be:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b1c2:	f8d9 1000 	ldr.w	r1, [r9]
 800b1c6:	fa1f fb82 	uxth.w	fp, r2
 800b1ca:	b289      	uxth	r1, r1
 800b1cc:	fb0a 110b 	mla	r1, sl, fp, r1
 800b1d0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800b1d4:	f8d9 2000 	ldr.w	r2, [r9]
 800b1d8:	4461      	add	r1, ip
 800b1da:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b1de:	fb0a c20b 	mla	r2, sl, fp, ip
 800b1e2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b1e6:	b289      	uxth	r1, r1
 800b1e8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b1ec:	4577      	cmp	r7, lr
 800b1ee:	f849 1b04 	str.w	r1, [r9], #4
 800b1f2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b1f6:	d8e2      	bhi.n	800b1be <__multiply+0xb2>
 800b1f8:	9a01      	ldr	r2, [sp, #4]
 800b1fa:	f845 c002 	str.w	ip, [r5, r2]
 800b1fe:	9a03      	ldr	r2, [sp, #12]
 800b200:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b204:	3304      	adds	r3, #4
 800b206:	f1b9 0f00 	cmp.w	r9, #0
 800b20a:	d021      	beq.n	800b250 <__multiply+0x144>
 800b20c:	6829      	ldr	r1, [r5, #0]
 800b20e:	f104 0c14 	add.w	ip, r4, #20
 800b212:	46ae      	mov	lr, r5
 800b214:	f04f 0a00 	mov.w	sl, #0
 800b218:	f8bc b000 	ldrh.w	fp, [ip]
 800b21c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b220:	fb09 220b 	mla	r2, r9, fp, r2
 800b224:	4452      	add	r2, sl
 800b226:	b289      	uxth	r1, r1
 800b228:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b22c:	f84e 1b04 	str.w	r1, [lr], #4
 800b230:	f85c 1b04 	ldr.w	r1, [ip], #4
 800b234:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b238:	f8be 1000 	ldrh.w	r1, [lr]
 800b23c:	fb09 110a 	mla	r1, r9, sl, r1
 800b240:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800b244:	4567      	cmp	r7, ip
 800b246:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b24a:	d8e5      	bhi.n	800b218 <__multiply+0x10c>
 800b24c:	9a01      	ldr	r2, [sp, #4]
 800b24e:	50a9      	str	r1, [r5, r2]
 800b250:	3504      	adds	r5, #4
 800b252:	e799      	b.n	800b188 <__multiply+0x7c>
 800b254:	3e01      	subs	r6, #1
 800b256:	e79b      	b.n	800b190 <__multiply+0x84>
 800b258:	0800c970 	.word	0x0800c970
 800b25c:	0800c981 	.word	0x0800c981

0800b260 <__pow5mult>:
 800b260:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b264:	4615      	mov	r5, r2
 800b266:	f012 0203 	ands.w	r2, r2, #3
 800b26a:	4606      	mov	r6, r0
 800b26c:	460f      	mov	r7, r1
 800b26e:	d007      	beq.n	800b280 <__pow5mult+0x20>
 800b270:	4c25      	ldr	r4, [pc, #148]	; (800b308 <__pow5mult+0xa8>)
 800b272:	3a01      	subs	r2, #1
 800b274:	2300      	movs	r3, #0
 800b276:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b27a:	f7ff fe9d 	bl	800afb8 <__multadd>
 800b27e:	4607      	mov	r7, r0
 800b280:	10ad      	asrs	r5, r5, #2
 800b282:	d03d      	beq.n	800b300 <__pow5mult+0xa0>
 800b284:	69f4      	ldr	r4, [r6, #28]
 800b286:	b97c      	cbnz	r4, 800b2a8 <__pow5mult+0x48>
 800b288:	2010      	movs	r0, #16
 800b28a:	f7ff fd7f 	bl	800ad8c <malloc>
 800b28e:	4602      	mov	r2, r0
 800b290:	61f0      	str	r0, [r6, #28]
 800b292:	b928      	cbnz	r0, 800b2a0 <__pow5mult+0x40>
 800b294:	4b1d      	ldr	r3, [pc, #116]	; (800b30c <__pow5mult+0xac>)
 800b296:	481e      	ldr	r0, [pc, #120]	; (800b310 <__pow5mult+0xb0>)
 800b298:	f240 11b3 	movw	r1, #435	; 0x1b3
 800b29c:	f000 fbbc 	bl	800ba18 <__assert_func>
 800b2a0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b2a4:	6004      	str	r4, [r0, #0]
 800b2a6:	60c4      	str	r4, [r0, #12]
 800b2a8:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800b2ac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b2b0:	b94c      	cbnz	r4, 800b2c6 <__pow5mult+0x66>
 800b2b2:	f240 2171 	movw	r1, #625	; 0x271
 800b2b6:	4630      	mov	r0, r6
 800b2b8:	f7ff ff12 	bl	800b0e0 <__i2b>
 800b2bc:	2300      	movs	r3, #0
 800b2be:	f8c8 0008 	str.w	r0, [r8, #8]
 800b2c2:	4604      	mov	r4, r0
 800b2c4:	6003      	str	r3, [r0, #0]
 800b2c6:	f04f 0900 	mov.w	r9, #0
 800b2ca:	07eb      	lsls	r3, r5, #31
 800b2cc:	d50a      	bpl.n	800b2e4 <__pow5mult+0x84>
 800b2ce:	4639      	mov	r1, r7
 800b2d0:	4622      	mov	r2, r4
 800b2d2:	4630      	mov	r0, r6
 800b2d4:	f7ff ff1a 	bl	800b10c <__multiply>
 800b2d8:	4639      	mov	r1, r7
 800b2da:	4680      	mov	r8, r0
 800b2dc:	4630      	mov	r0, r6
 800b2de:	f7ff fe49 	bl	800af74 <_Bfree>
 800b2e2:	4647      	mov	r7, r8
 800b2e4:	106d      	asrs	r5, r5, #1
 800b2e6:	d00b      	beq.n	800b300 <__pow5mult+0xa0>
 800b2e8:	6820      	ldr	r0, [r4, #0]
 800b2ea:	b938      	cbnz	r0, 800b2fc <__pow5mult+0x9c>
 800b2ec:	4622      	mov	r2, r4
 800b2ee:	4621      	mov	r1, r4
 800b2f0:	4630      	mov	r0, r6
 800b2f2:	f7ff ff0b 	bl	800b10c <__multiply>
 800b2f6:	6020      	str	r0, [r4, #0]
 800b2f8:	f8c0 9000 	str.w	r9, [r0]
 800b2fc:	4604      	mov	r4, r0
 800b2fe:	e7e4      	b.n	800b2ca <__pow5mult+0x6a>
 800b300:	4638      	mov	r0, r7
 800b302:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b306:	bf00      	nop
 800b308:	0800cad0 	.word	0x0800cad0
 800b30c:	0800c901 	.word	0x0800c901
 800b310:	0800c981 	.word	0x0800c981

0800b314 <__lshift>:
 800b314:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b318:	460c      	mov	r4, r1
 800b31a:	6849      	ldr	r1, [r1, #4]
 800b31c:	6923      	ldr	r3, [r4, #16]
 800b31e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b322:	68a3      	ldr	r3, [r4, #8]
 800b324:	4607      	mov	r7, r0
 800b326:	4691      	mov	r9, r2
 800b328:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b32c:	f108 0601 	add.w	r6, r8, #1
 800b330:	42b3      	cmp	r3, r6
 800b332:	db0b      	blt.n	800b34c <__lshift+0x38>
 800b334:	4638      	mov	r0, r7
 800b336:	f7ff fddd 	bl	800aef4 <_Balloc>
 800b33a:	4605      	mov	r5, r0
 800b33c:	b948      	cbnz	r0, 800b352 <__lshift+0x3e>
 800b33e:	4602      	mov	r2, r0
 800b340:	4b28      	ldr	r3, [pc, #160]	; (800b3e4 <__lshift+0xd0>)
 800b342:	4829      	ldr	r0, [pc, #164]	; (800b3e8 <__lshift+0xd4>)
 800b344:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800b348:	f000 fb66 	bl	800ba18 <__assert_func>
 800b34c:	3101      	adds	r1, #1
 800b34e:	005b      	lsls	r3, r3, #1
 800b350:	e7ee      	b.n	800b330 <__lshift+0x1c>
 800b352:	2300      	movs	r3, #0
 800b354:	f100 0114 	add.w	r1, r0, #20
 800b358:	f100 0210 	add.w	r2, r0, #16
 800b35c:	4618      	mov	r0, r3
 800b35e:	4553      	cmp	r3, sl
 800b360:	db33      	blt.n	800b3ca <__lshift+0xb6>
 800b362:	6920      	ldr	r0, [r4, #16]
 800b364:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b368:	f104 0314 	add.w	r3, r4, #20
 800b36c:	f019 091f 	ands.w	r9, r9, #31
 800b370:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b374:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b378:	d02b      	beq.n	800b3d2 <__lshift+0xbe>
 800b37a:	f1c9 0e20 	rsb	lr, r9, #32
 800b37e:	468a      	mov	sl, r1
 800b380:	2200      	movs	r2, #0
 800b382:	6818      	ldr	r0, [r3, #0]
 800b384:	fa00 f009 	lsl.w	r0, r0, r9
 800b388:	4310      	orrs	r0, r2
 800b38a:	f84a 0b04 	str.w	r0, [sl], #4
 800b38e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b392:	459c      	cmp	ip, r3
 800b394:	fa22 f20e 	lsr.w	r2, r2, lr
 800b398:	d8f3      	bhi.n	800b382 <__lshift+0x6e>
 800b39a:	ebac 0304 	sub.w	r3, ip, r4
 800b39e:	3b15      	subs	r3, #21
 800b3a0:	f023 0303 	bic.w	r3, r3, #3
 800b3a4:	3304      	adds	r3, #4
 800b3a6:	f104 0015 	add.w	r0, r4, #21
 800b3aa:	4584      	cmp	ip, r0
 800b3ac:	bf38      	it	cc
 800b3ae:	2304      	movcc	r3, #4
 800b3b0:	50ca      	str	r2, [r1, r3]
 800b3b2:	b10a      	cbz	r2, 800b3b8 <__lshift+0xa4>
 800b3b4:	f108 0602 	add.w	r6, r8, #2
 800b3b8:	3e01      	subs	r6, #1
 800b3ba:	4638      	mov	r0, r7
 800b3bc:	612e      	str	r6, [r5, #16]
 800b3be:	4621      	mov	r1, r4
 800b3c0:	f7ff fdd8 	bl	800af74 <_Bfree>
 800b3c4:	4628      	mov	r0, r5
 800b3c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b3ca:	f842 0f04 	str.w	r0, [r2, #4]!
 800b3ce:	3301      	adds	r3, #1
 800b3d0:	e7c5      	b.n	800b35e <__lshift+0x4a>
 800b3d2:	3904      	subs	r1, #4
 800b3d4:	f853 2b04 	ldr.w	r2, [r3], #4
 800b3d8:	f841 2f04 	str.w	r2, [r1, #4]!
 800b3dc:	459c      	cmp	ip, r3
 800b3de:	d8f9      	bhi.n	800b3d4 <__lshift+0xc0>
 800b3e0:	e7ea      	b.n	800b3b8 <__lshift+0xa4>
 800b3e2:	bf00      	nop
 800b3e4:	0800c970 	.word	0x0800c970
 800b3e8:	0800c981 	.word	0x0800c981

0800b3ec <__mcmp>:
 800b3ec:	b530      	push	{r4, r5, lr}
 800b3ee:	6902      	ldr	r2, [r0, #16]
 800b3f0:	690c      	ldr	r4, [r1, #16]
 800b3f2:	1b12      	subs	r2, r2, r4
 800b3f4:	d10e      	bne.n	800b414 <__mcmp+0x28>
 800b3f6:	f100 0314 	add.w	r3, r0, #20
 800b3fa:	3114      	adds	r1, #20
 800b3fc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b400:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b404:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b408:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b40c:	42a5      	cmp	r5, r4
 800b40e:	d003      	beq.n	800b418 <__mcmp+0x2c>
 800b410:	d305      	bcc.n	800b41e <__mcmp+0x32>
 800b412:	2201      	movs	r2, #1
 800b414:	4610      	mov	r0, r2
 800b416:	bd30      	pop	{r4, r5, pc}
 800b418:	4283      	cmp	r3, r0
 800b41a:	d3f3      	bcc.n	800b404 <__mcmp+0x18>
 800b41c:	e7fa      	b.n	800b414 <__mcmp+0x28>
 800b41e:	f04f 32ff 	mov.w	r2, #4294967295
 800b422:	e7f7      	b.n	800b414 <__mcmp+0x28>

0800b424 <__mdiff>:
 800b424:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b428:	460c      	mov	r4, r1
 800b42a:	4606      	mov	r6, r0
 800b42c:	4611      	mov	r1, r2
 800b42e:	4620      	mov	r0, r4
 800b430:	4690      	mov	r8, r2
 800b432:	f7ff ffdb 	bl	800b3ec <__mcmp>
 800b436:	1e05      	subs	r5, r0, #0
 800b438:	d110      	bne.n	800b45c <__mdiff+0x38>
 800b43a:	4629      	mov	r1, r5
 800b43c:	4630      	mov	r0, r6
 800b43e:	f7ff fd59 	bl	800aef4 <_Balloc>
 800b442:	b930      	cbnz	r0, 800b452 <__mdiff+0x2e>
 800b444:	4b3a      	ldr	r3, [pc, #232]	; (800b530 <__mdiff+0x10c>)
 800b446:	4602      	mov	r2, r0
 800b448:	f240 2137 	movw	r1, #567	; 0x237
 800b44c:	4839      	ldr	r0, [pc, #228]	; (800b534 <__mdiff+0x110>)
 800b44e:	f000 fae3 	bl	800ba18 <__assert_func>
 800b452:	2301      	movs	r3, #1
 800b454:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b458:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b45c:	bfa4      	itt	ge
 800b45e:	4643      	movge	r3, r8
 800b460:	46a0      	movge	r8, r4
 800b462:	4630      	mov	r0, r6
 800b464:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b468:	bfa6      	itte	ge
 800b46a:	461c      	movge	r4, r3
 800b46c:	2500      	movge	r5, #0
 800b46e:	2501      	movlt	r5, #1
 800b470:	f7ff fd40 	bl	800aef4 <_Balloc>
 800b474:	b920      	cbnz	r0, 800b480 <__mdiff+0x5c>
 800b476:	4b2e      	ldr	r3, [pc, #184]	; (800b530 <__mdiff+0x10c>)
 800b478:	4602      	mov	r2, r0
 800b47a:	f240 2145 	movw	r1, #581	; 0x245
 800b47e:	e7e5      	b.n	800b44c <__mdiff+0x28>
 800b480:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b484:	6926      	ldr	r6, [r4, #16]
 800b486:	60c5      	str	r5, [r0, #12]
 800b488:	f104 0914 	add.w	r9, r4, #20
 800b48c:	f108 0514 	add.w	r5, r8, #20
 800b490:	f100 0e14 	add.w	lr, r0, #20
 800b494:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800b498:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b49c:	f108 0210 	add.w	r2, r8, #16
 800b4a0:	46f2      	mov	sl, lr
 800b4a2:	2100      	movs	r1, #0
 800b4a4:	f859 3b04 	ldr.w	r3, [r9], #4
 800b4a8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b4ac:	fa11 f88b 	uxtah	r8, r1, fp
 800b4b0:	b299      	uxth	r1, r3
 800b4b2:	0c1b      	lsrs	r3, r3, #16
 800b4b4:	eba8 0801 	sub.w	r8, r8, r1
 800b4b8:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b4bc:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b4c0:	fa1f f888 	uxth.w	r8, r8
 800b4c4:	1419      	asrs	r1, r3, #16
 800b4c6:	454e      	cmp	r6, r9
 800b4c8:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b4cc:	f84a 3b04 	str.w	r3, [sl], #4
 800b4d0:	d8e8      	bhi.n	800b4a4 <__mdiff+0x80>
 800b4d2:	1b33      	subs	r3, r6, r4
 800b4d4:	3b15      	subs	r3, #21
 800b4d6:	f023 0303 	bic.w	r3, r3, #3
 800b4da:	3304      	adds	r3, #4
 800b4dc:	3415      	adds	r4, #21
 800b4de:	42a6      	cmp	r6, r4
 800b4e0:	bf38      	it	cc
 800b4e2:	2304      	movcc	r3, #4
 800b4e4:	441d      	add	r5, r3
 800b4e6:	4473      	add	r3, lr
 800b4e8:	469e      	mov	lr, r3
 800b4ea:	462e      	mov	r6, r5
 800b4ec:	4566      	cmp	r6, ip
 800b4ee:	d30e      	bcc.n	800b50e <__mdiff+0xea>
 800b4f0:	f10c 0203 	add.w	r2, ip, #3
 800b4f4:	1b52      	subs	r2, r2, r5
 800b4f6:	f022 0203 	bic.w	r2, r2, #3
 800b4fa:	3d03      	subs	r5, #3
 800b4fc:	45ac      	cmp	ip, r5
 800b4fe:	bf38      	it	cc
 800b500:	2200      	movcc	r2, #0
 800b502:	4413      	add	r3, r2
 800b504:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800b508:	b17a      	cbz	r2, 800b52a <__mdiff+0x106>
 800b50a:	6107      	str	r7, [r0, #16]
 800b50c:	e7a4      	b.n	800b458 <__mdiff+0x34>
 800b50e:	f856 8b04 	ldr.w	r8, [r6], #4
 800b512:	fa11 f288 	uxtah	r2, r1, r8
 800b516:	1414      	asrs	r4, r2, #16
 800b518:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800b51c:	b292      	uxth	r2, r2
 800b51e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800b522:	f84e 2b04 	str.w	r2, [lr], #4
 800b526:	1421      	asrs	r1, r4, #16
 800b528:	e7e0      	b.n	800b4ec <__mdiff+0xc8>
 800b52a:	3f01      	subs	r7, #1
 800b52c:	e7ea      	b.n	800b504 <__mdiff+0xe0>
 800b52e:	bf00      	nop
 800b530:	0800c970 	.word	0x0800c970
 800b534:	0800c981 	.word	0x0800c981

0800b538 <__d2b>:
 800b538:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b53c:	460f      	mov	r7, r1
 800b53e:	2101      	movs	r1, #1
 800b540:	ec59 8b10 	vmov	r8, r9, d0
 800b544:	4616      	mov	r6, r2
 800b546:	f7ff fcd5 	bl	800aef4 <_Balloc>
 800b54a:	4604      	mov	r4, r0
 800b54c:	b930      	cbnz	r0, 800b55c <__d2b+0x24>
 800b54e:	4602      	mov	r2, r0
 800b550:	4b24      	ldr	r3, [pc, #144]	; (800b5e4 <__d2b+0xac>)
 800b552:	4825      	ldr	r0, [pc, #148]	; (800b5e8 <__d2b+0xb0>)
 800b554:	f240 310f 	movw	r1, #783	; 0x30f
 800b558:	f000 fa5e 	bl	800ba18 <__assert_func>
 800b55c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b560:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b564:	bb2d      	cbnz	r5, 800b5b2 <__d2b+0x7a>
 800b566:	9301      	str	r3, [sp, #4]
 800b568:	f1b8 0300 	subs.w	r3, r8, #0
 800b56c:	d026      	beq.n	800b5bc <__d2b+0x84>
 800b56e:	4668      	mov	r0, sp
 800b570:	9300      	str	r3, [sp, #0]
 800b572:	f7ff fd87 	bl	800b084 <__lo0bits>
 800b576:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b57a:	b1e8      	cbz	r0, 800b5b8 <__d2b+0x80>
 800b57c:	f1c0 0320 	rsb	r3, r0, #32
 800b580:	fa02 f303 	lsl.w	r3, r2, r3
 800b584:	430b      	orrs	r3, r1
 800b586:	40c2      	lsrs	r2, r0
 800b588:	6163      	str	r3, [r4, #20]
 800b58a:	9201      	str	r2, [sp, #4]
 800b58c:	9b01      	ldr	r3, [sp, #4]
 800b58e:	61a3      	str	r3, [r4, #24]
 800b590:	2b00      	cmp	r3, #0
 800b592:	bf14      	ite	ne
 800b594:	2202      	movne	r2, #2
 800b596:	2201      	moveq	r2, #1
 800b598:	6122      	str	r2, [r4, #16]
 800b59a:	b1bd      	cbz	r5, 800b5cc <__d2b+0x94>
 800b59c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b5a0:	4405      	add	r5, r0
 800b5a2:	603d      	str	r5, [r7, #0]
 800b5a4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b5a8:	6030      	str	r0, [r6, #0]
 800b5aa:	4620      	mov	r0, r4
 800b5ac:	b003      	add	sp, #12
 800b5ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b5b2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b5b6:	e7d6      	b.n	800b566 <__d2b+0x2e>
 800b5b8:	6161      	str	r1, [r4, #20]
 800b5ba:	e7e7      	b.n	800b58c <__d2b+0x54>
 800b5bc:	a801      	add	r0, sp, #4
 800b5be:	f7ff fd61 	bl	800b084 <__lo0bits>
 800b5c2:	9b01      	ldr	r3, [sp, #4]
 800b5c4:	6163      	str	r3, [r4, #20]
 800b5c6:	3020      	adds	r0, #32
 800b5c8:	2201      	movs	r2, #1
 800b5ca:	e7e5      	b.n	800b598 <__d2b+0x60>
 800b5cc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b5d0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b5d4:	6038      	str	r0, [r7, #0]
 800b5d6:	6918      	ldr	r0, [r3, #16]
 800b5d8:	f7ff fd34 	bl	800b044 <__hi0bits>
 800b5dc:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b5e0:	e7e2      	b.n	800b5a8 <__d2b+0x70>
 800b5e2:	bf00      	nop
 800b5e4:	0800c970 	.word	0x0800c970
 800b5e8:	0800c981 	.word	0x0800c981

0800b5ec <__ssputs_r>:
 800b5ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b5f0:	688e      	ldr	r6, [r1, #8]
 800b5f2:	461f      	mov	r7, r3
 800b5f4:	42be      	cmp	r6, r7
 800b5f6:	680b      	ldr	r3, [r1, #0]
 800b5f8:	4682      	mov	sl, r0
 800b5fa:	460c      	mov	r4, r1
 800b5fc:	4690      	mov	r8, r2
 800b5fe:	d82c      	bhi.n	800b65a <__ssputs_r+0x6e>
 800b600:	898a      	ldrh	r2, [r1, #12]
 800b602:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b606:	d026      	beq.n	800b656 <__ssputs_r+0x6a>
 800b608:	6965      	ldr	r5, [r4, #20]
 800b60a:	6909      	ldr	r1, [r1, #16]
 800b60c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b610:	eba3 0901 	sub.w	r9, r3, r1
 800b614:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b618:	1c7b      	adds	r3, r7, #1
 800b61a:	444b      	add	r3, r9
 800b61c:	106d      	asrs	r5, r5, #1
 800b61e:	429d      	cmp	r5, r3
 800b620:	bf38      	it	cc
 800b622:	461d      	movcc	r5, r3
 800b624:	0553      	lsls	r3, r2, #21
 800b626:	d527      	bpl.n	800b678 <__ssputs_r+0x8c>
 800b628:	4629      	mov	r1, r5
 800b62a:	f7ff fbd7 	bl	800addc <_malloc_r>
 800b62e:	4606      	mov	r6, r0
 800b630:	b360      	cbz	r0, 800b68c <__ssputs_r+0xa0>
 800b632:	6921      	ldr	r1, [r4, #16]
 800b634:	464a      	mov	r2, r9
 800b636:	f7fe fcd4 	bl	8009fe2 <memcpy>
 800b63a:	89a3      	ldrh	r3, [r4, #12]
 800b63c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b640:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b644:	81a3      	strh	r3, [r4, #12]
 800b646:	6126      	str	r6, [r4, #16]
 800b648:	6165      	str	r5, [r4, #20]
 800b64a:	444e      	add	r6, r9
 800b64c:	eba5 0509 	sub.w	r5, r5, r9
 800b650:	6026      	str	r6, [r4, #0]
 800b652:	60a5      	str	r5, [r4, #8]
 800b654:	463e      	mov	r6, r7
 800b656:	42be      	cmp	r6, r7
 800b658:	d900      	bls.n	800b65c <__ssputs_r+0x70>
 800b65a:	463e      	mov	r6, r7
 800b65c:	6820      	ldr	r0, [r4, #0]
 800b65e:	4632      	mov	r2, r6
 800b660:	4641      	mov	r1, r8
 800b662:	f7fe fbce 	bl	8009e02 <memmove>
 800b666:	68a3      	ldr	r3, [r4, #8]
 800b668:	1b9b      	subs	r3, r3, r6
 800b66a:	60a3      	str	r3, [r4, #8]
 800b66c:	6823      	ldr	r3, [r4, #0]
 800b66e:	4433      	add	r3, r6
 800b670:	6023      	str	r3, [r4, #0]
 800b672:	2000      	movs	r0, #0
 800b674:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b678:	462a      	mov	r2, r5
 800b67a:	f000 fa13 	bl	800baa4 <_realloc_r>
 800b67e:	4606      	mov	r6, r0
 800b680:	2800      	cmp	r0, #0
 800b682:	d1e0      	bne.n	800b646 <__ssputs_r+0x5a>
 800b684:	6921      	ldr	r1, [r4, #16]
 800b686:	4650      	mov	r0, sl
 800b688:	f7ff fb34 	bl	800acf4 <_free_r>
 800b68c:	230c      	movs	r3, #12
 800b68e:	f8ca 3000 	str.w	r3, [sl]
 800b692:	89a3      	ldrh	r3, [r4, #12]
 800b694:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b698:	81a3      	strh	r3, [r4, #12]
 800b69a:	f04f 30ff 	mov.w	r0, #4294967295
 800b69e:	e7e9      	b.n	800b674 <__ssputs_r+0x88>

0800b6a0 <_svfiprintf_r>:
 800b6a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6a4:	4698      	mov	r8, r3
 800b6a6:	898b      	ldrh	r3, [r1, #12]
 800b6a8:	061b      	lsls	r3, r3, #24
 800b6aa:	b09d      	sub	sp, #116	; 0x74
 800b6ac:	4607      	mov	r7, r0
 800b6ae:	460d      	mov	r5, r1
 800b6b0:	4614      	mov	r4, r2
 800b6b2:	d50e      	bpl.n	800b6d2 <_svfiprintf_r+0x32>
 800b6b4:	690b      	ldr	r3, [r1, #16]
 800b6b6:	b963      	cbnz	r3, 800b6d2 <_svfiprintf_r+0x32>
 800b6b8:	2140      	movs	r1, #64	; 0x40
 800b6ba:	f7ff fb8f 	bl	800addc <_malloc_r>
 800b6be:	6028      	str	r0, [r5, #0]
 800b6c0:	6128      	str	r0, [r5, #16]
 800b6c2:	b920      	cbnz	r0, 800b6ce <_svfiprintf_r+0x2e>
 800b6c4:	230c      	movs	r3, #12
 800b6c6:	603b      	str	r3, [r7, #0]
 800b6c8:	f04f 30ff 	mov.w	r0, #4294967295
 800b6cc:	e0d0      	b.n	800b870 <_svfiprintf_r+0x1d0>
 800b6ce:	2340      	movs	r3, #64	; 0x40
 800b6d0:	616b      	str	r3, [r5, #20]
 800b6d2:	2300      	movs	r3, #0
 800b6d4:	9309      	str	r3, [sp, #36]	; 0x24
 800b6d6:	2320      	movs	r3, #32
 800b6d8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b6dc:	f8cd 800c 	str.w	r8, [sp, #12]
 800b6e0:	2330      	movs	r3, #48	; 0x30
 800b6e2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800b888 <_svfiprintf_r+0x1e8>
 800b6e6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b6ea:	f04f 0901 	mov.w	r9, #1
 800b6ee:	4623      	mov	r3, r4
 800b6f0:	469a      	mov	sl, r3
 800b6f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b6f6:	b10a      	cbz	r2, 800b6fc <_svfiprintf_r+0x5c>
 800b6f8:	2a25      	cmp	r2, #37	; 0x25
 800b6fa:	d1f9      	bne.n	800b6f0 <_svfiprintf_r+0x50>
 800b6fc:	ebba 0b04 	subs.w	fp, sl, r4
 800b700:	d00b      	beq.n	800b71a <_svfiprintf_r+0x7a>
 800b702:	465b      	mov	r3, fp
 800b704:	4622      	mov	r2, r4
 800b706:	4629      	mov	r1, r5
 800b708:	4638      	mov	r0, r7
 800b70a:	f7ff ff6f 	bl	800b5ec <__ssputs_r>
 800b70e:	3001      	adds	r0, #1
 800b710:	f000 80a9 	beq.w	800b866 <_svfiprintf_r+0x1c6>
 800b714:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b716:	445a      	add	r2, fp
 800b718:	9209      	str	r2, [sp, #36]	; 0x24
 800b71a:	f89a 3000 	ldrb.w	r3, [sl]
 800b71e:	2b00      	cmp	r3, #0
 800b720:	f000 80a1 	beq.w	800b866 <_svfiprintf_r+0x1c6>
 800b724:	2300      	movs	r3, #0
 800b726:	f04f 32ff 	mov.w	r2, #4294967295
 800b72a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b72e:	f10a 0a01 	add.w	sl, sl, #1
 800b732:	9304      	str	r3, [sp, #16]
 800b734:	9307      	str	r3, [sp, #28]
 800b736:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b73a:	931a      	str	r3, [sp, #104]	; 0x68
 800b73c:	4654      	mov	r4, sl
 800b73e:	2205      	movs	r2, #5
 800b740:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b744:	4850      	ldr	r0, [pc, #320]	; (800b888 <_svfiprintf_r+0x1e8>)
 800b746:	f7f4 fd4b 	bl	80001e0 <memchr>
 800b74a:	9a04      	ldr	r2, [sp, #16]
 800b74c:	b9d8      	cbnz	r0, 800b786 <_svfiprintf_r+0xe6>
 800b74e:	06d0      	lsls	r0, r2, #27
 800b750:	bf44      	itt	mi
 800b752:	2320      	movmi	r3, #32
 800b754:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b758:	0711      	lsls	r1, r2, #28
 800b75a:	bf44      	itt	mi
 800b75c:	232b      	movmi	r3, #43	; 0x2b
 800b75e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b762:	f89a 3000 	ldrb.w	r3, [sl]
 800b766:	2b2a      	cmp	r3, #42	; 0x2a
 800b768:	d015      	beq.n	800b796 <_svfiprintf_r+0xf6>
 800b76a:	9a07      	ldr	r2, [sp, #28]
 800b76c:	4654      	mov	r4, sl
 800b76e:	2000      	movs	r0, #0
 800b770:	f04f 0c0a 	mov.w	ip, #10
 800b774:	4621      	mov	r1, r4
 800b776:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b77a:	3b30      	subs	r3, #48	; 0x30
 800b77c:	2b09      	cmp	r3, #9
 800b77e:	d94d      	bls.n	800b81c <_svfiprintf_r+0x17c>
 800b780:	b1b0      	cbz	r0, 800b7b0 <_svfiprintf_r+0x110>
 800b782:	9207      	str	r2, [sp, #28]
 800b784:	e014      	b.n	800b7b0 <_svfiprintf_r+0x110>
 800b786:	eba0 0308 	sub.w	r3, r0, r8
 800b78a:	fa09 f303 	lsl.w	r3, r9, r3
 800b78e:	4313      	orrs	r3, r2
 800b790:	9304      	str	r3, [sp, #16]
 800b792:	46a2      	mov	sl, r4
 800b794:	e7d2      	b.n	800b73c <_svfiprintf_r+0x9c>
 800b796:	9b03      	ldr	r3, [sp, #12]
 800b798:	1d19      	adds	r1, r3, #4
 800b79a:	681b      	ldr	r3, [r3, #0]
 800b79c:	9103      	str	r1, [sp, #12]
 800b79e:	2b00      	cmp	r3, #0
 800b7a0:	bfbb      	ittet	lt
 800b7a2:	425b      	neglt	r3, r3
 800b7a4:	f042 0202 	orrlt.w	r2, r2, #2
 800b7a8:	9307      	strge	r3, [sp, #28]
 800b7aa:	9307      	strlt	r3, [sp, #28]
 800b7ac:	bfb8      	it	lt
 800b7ae:	9204      	strlt	r2, [sp, #16]
 800b7b0:	7823      	ldrb	r3, [r4, #0]
 800b7b2:	2b2e      	cmp	r3, #46	; 0x2e
 800b7b4:	d10c      	bne.n	800b7d0 <_svfiprintf_r+0x130>
 800b7b6:	7863      	ldrb	r3, [r4, #1]
 800b7b8:	2b2a      	cmp	r3, #42	; 0x2a
 800b7ba:	d134      	bne.n	800b826 <_svfiprintf_r+0x186>
 800b7bc:	9b03      	ldr	r3, [sp, #12]
 800b7be:	1d1a      	adds	r2, r3, #4
 800b7c0:	681b      	ldr	r3, [r3, #0]
 800b7c2:	9203      	str	r2, [sp, #12]
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	bfb8      	it	lt
 800b7c8:	f04f 33ff 	movlt.w	r3, #4294967295
 800b7cc:	3402      	adds	r4, #2
 800b7ce:	9305      	str	r3, [sp, #20]
 800b7d0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800b898 <_svfiprintf_r+0x1f8>
 800b7d4:	7821      	ldrb	r1, [r4, #0]
 800b7d6:	2203      	movs	r2, #3
 800b7d8:	4650      	mov	r0, sl
 800b7da:	f7f4 fd01 	bl	80001e0 <memchr>
 800b7de:	b138      	cbz	r0, 800b7f0 <_svfiprintf_r+0x150>
 800b7e0:	9b04      	ldr	r3, [sp, #16]
 800b7e2:	eba0 000a 	sub.w	r0, r0, sl
 800b7e6:	2240      	movs	r2, #64	; 0x40
 800b7e8:	4082      	lsls	r2, r0
 800b7ea:	4313      	orrs	r3, r2
 800b7ec:	3401      	adds	r4, #1
 800b7ee:	9304      	str	r3, [sp, #16]
 800b7f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b7f4:	4825      	ldr	r0, [pc, #148]	; (800b88c <_svfiprintf_r+0x1ec>)
 800b7f6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b7fa:	2206      	movs	r2, #6
 800b7fc:	f7f4 fcf0 	bl	80001e0 <memchr>
 800b800:	2800      	cmp	r0, #0
 800b802:	d038      	beq.n	800b876 <_svfiprintf_r+0x1d6>
 800b804:	4b22      	ldr	r3, [pc, #136]	; (800b890 <_svfiprintf_r+0x1f0>)
 800b806:	bb1b      	cbnz	r3, 800b850 <_svfiprintf_r+0x1b0>
 800b808:	9b03      	ldr	r3, [sp, #12]
 800b80a:	3307      	adds	r3, #7
 800b80c:	f023 0307 	bic.w	r3, r3, #7
 800b810:	3308      	adds	r3, #8
 800b812:	9303      	str	r3, [sp, #12]
 800b814:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b816:	4433      	add	r3, r6
 800b818:	9309      	str	r3, [sp, #36]	; 0x24
 800b81a:	e768      	b.n	800b6ee <_svfiprintf_r+0x4e>
 800b81c:	fb0c 3202 	mla	r2, ip, r2, r3
 800b820:	460c      	mov	r4, r1
 800b822:	2001      	movs	r0, #1
 800b824:	e7a6      	b.n	800b774 <_svfiprintf_r+0xd4>
 800b826:	2300      	movs	r3, #0
 800b828:	3401      	adds	r4, #1
 800b82a:	9305      	str	r3, [sp, #20]
 800b82c:	4619      	mov	r1, r3
 800b82e:	f04f 0c0a 	mov.w	ip, #10
 800b832:	4620      	mov	r0, r4
 800b834:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b838:	3a30      	subs	r2, #48	; 0x30
 800b83a:	2a09      	cmp	r2, #9
 800b83c:	d903      	bls.n	800b846 <_svfiprintf_r+0x1a6>
 800b83e:	2b00      	cmp	r3, #0
 800b840:	d0c6      	beq.n	800b7d0 <_svfiprintf_r+0x130>
 800b842:	9105      	str	r1, [sp, #20]
 800b844:	e7c4      	b.n	800b7d0 <_svfiprintf_r+0x130>
 800b846:	fb0c 2101 	mla	r1, ip, r1, r2
 800b84a:	4604      	mov	r4, r0
 800b84c:	2301      	movs	r3, #1
 800b84e:	e7f0      	b.n	800b832 <_svfiprintf_r+0x192>
 800b850:	ab03      	add	r3, sp, #12
 800b852:	9300      	str	r3, [sp, #0]
 800b854:	462a      	mov	r2, r5
 800b856:	4b0f      	ldr	r3, [pc, #60]	; (800b894 <_svfiprintf_r+0x1f4>)
 800b858:	a904      	add	r1, sp, #16
 800b85a:	4638      	mov	r0, r7
 800b85c:	f7fd fde6 	bl	800942c <_printf_float>
 800b860:	1c42      	adds	r2, r0, #1
 800b862:	4606      	mov	r6, r0
 800b864:	d1d6      	bne.n	800b814 <_svfiprintf_r+0x174>
 800b866:	89ab      	ldrh	r3, [r5, #12]
 800b868:	065b      	lsls	r3, r3, #25
 800b86a:	f53f af2d 	bmi.w	800b6c8 <_svfiprintf_r+0x28>
 800b86e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b870:	b01d      	add	sp, #116	; 0x74
 800b872:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b876:	ab03      	add	r3, sp, #12
 800b878:	9300      	str	r3, [sp, #0]
 800b87a:	462a      	mov	r2, r5
 800b87c:	4b05      	ldr	r3, [pc, #20]	; (800b894 <_svfiprintf_r+0x1f4>)
 800b87e:	a904      	add	r1, sp, #16
 800b880:	4638      	mov	r0, r7
 800b882:	f7fe f877 	bl	8009974 <_printf_i>
 800b886:	e7eb      	b.n	800b860 <_svfiprintf_r+0x1c0>
 800b888:	0800cadc 	.word	0x0800cadc
 800b88c:	0800cae6 	.word	0x0800cae6
 800b890:	0800942d 	.word	0x0800942d
 800b894:	0800b5ed 	.word	0x0800b5ed
 800b898:	0800cae2 	.word	0x0800cae2

0800b89c <__sflush_r>:
 800b89c:	898a      	ldrh	r2, [r1, #12]
 800b89e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b8a2:	4605      	mov	r5, r0
 800b8a4:	0710      	lsls	r0, r2, #28
 800b8a6:	460c      	mov	r4, r1
 800b8a8:	d458      	bmi.n	800b95c <__sflush_r+0xc0>
 800b8aa:	684b      	ldr	r3, [r1, #4]
 800b8ac:	2b00      	cmp	r3, #0
 800b8ae:	dc05      	bgt.n	800b8bc <__sflush_r+0x20>
 800b8b0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b8b2:	2b00      	cmp	r3, #0
 800b8b4:	dc02      	bgt.n	800b8bc <__sflush_r+0x20>
 800b8b6:	2000      	movs	r0, #0
 800b8b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b8bc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b8be:	2e00      	cmp	r6, #0
 800b8c0:	d0f9      	beq.n	800b8b6 <__sflush_r+0x1a>
 800b8c2:	2300      	movs	r3, #0
 800b8c4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b8c8:	682f      	ldr	r7, [r5, #0]
 800b8ca:	6a21      	ldr	r1, [r4, #32]
 800b8cc:	602b      	str	r3, [r5, #0]
 800b8ce:	d032      	beq.n	800b936 <__sflush_r+0x9a>
 800b8d0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b8d2:	89a3      	ldrh	r3, [r4, #12]
 800b8d4:	075a      	lsls	r2, r3, #29
 800b8d6:	d505      	bpl.n	800b8e4 <__sflush_r+0x48>
 800b8d8:	6863      	ldr	r3, [r4, #4]
 800b8da:	1ac0      	subs	r0, r0, r3
 800b8dc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b8de:	b10b      	cbz	r3, 800b8e4 <__sflush_r+0x48>
 800b8e0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b8e2:	1ac0      	subs	r0, r0, r3
 800b8e4:	2300      	movs	r3, #0
 800b8e6:	4602      	mov	r2, r0
 800b8e8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b8ea:	6a21      	ldr	r1, [r4, #32]
 800b8ec:	4628      	mov	r0, r5
 800b8ee:	47b0      	blx	r6
 800b8f0:	1c43      	adds	r3, r0, #1
 800b8f2:	89a3      	ldrh	r3, [r4, #12]
 800b8f4:	d106      	bne.n	800b904 <__sflush_r+0x68>
 800b8f6:	6829      	ldr	r1, [r5, #0]
 800b8f8:	291d      	cmp	r1, #29
 800b8fa:	d82b      	bhi.n	800b954 <__sflush_r+0xb8>
 800b8fc:	4a29      	ldr	r2, [pc, #164]	; (800b9a4 <__sflush_r+0x108>)
 800b8fe:	410a      	asrs	r2, r1
 800b900:	07d6      	lsls	r6, r2, #31
 800b902:	d427      	bmi.n	800b954 <__sflush_r+0xb8>
 800b904:	2200      	movs	r2, #0
 800b906:	6062      	str	r2, [r4, #4]
 800b908:	04d9      	lsls	r1, r3, #19
 800b90a:	6922      	ldr	r2, [r4, #16]
 800b90c:	6022      	str	r2, [r4, #0]
 800b90e:	d504      	bpl.n	800b91a <__sflush_r+0x7e>
 800b910:	1c42      	adds	r2, r0, #1
 800b912:	d101      	bne.n	800b918 <__sflush_r+0x7c>
 800b914:	682b      	ldr	r3, [r5, #0]
 800b916:	b903      	cbnz	r3, 800b91a <__sflush_r+0x7e>
 800b918:	6560      	str	r0, [r4, #84]	; 0x54
 800b91a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b91c:	602f      	str	r7, [r5, #0]
 800b91e:	2900      	cmp	r1, #0
 800b920:	d0c9      	beq.n	800b8b6 <__sflush_r+0x1a>
 800b922:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b926:	4299      	cmp	r1, r3
 800b928:	d002      	beq.n	800b930 <__sflush_r+0x94>
 800b92a:	4628      	mov	r0, r5
 800b92c:	f7ff f9e2 	bl	800acf4 <_free_r>
 800b930:	2000      	movs	r0, #0
 800b932:	6360      	str	r0, [r4, #52]	; 0x34
 800b934:	e7c0      	b.n	800b8b8 <__sflush_r+0x1c>
 800b936:	2301      	movs	r3, #1
 800b938:	4628      	mov	r0, r5
 800b93a:	47b0      	blx	r6
 800b93c:	1c41      	adds	r1, r0, #1
 800b93e:	d1c8      	bne.n	800b8d2 <__sflush_r+0x36>
 800b940:	682b      	ldr	r3, [r5, #0]
 800b942:	2b00      	cmp	r3, #0
 800b944:	d0c5      	beq.n	800b8d2 <__sflush_r+0x36>
 800b946:	2b1d      	cmp	r3, #29
 800b948:	d001      	beq.n	800b94e <__sflush_r+0xb2>
 800b94a:	2b16      	cmp	r3, #22
 800b94c:	d101      	bne.n	800b952 <__sflush_r+0xb6>
 800b94e:	602f      	str	r7, [r5, #0]
 800b950:	e7b1      	b.n	800b8b6 <__sflush_r+0x1a>
 800b952:	89a3      	ldrh	r3, [r4, #12]
 800b954:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b958:	81a3      	strh	r3, [r4, #12]
 800b95a:	e7ad      	b.n	800b8b8 <__sflush_r+0x1c>
 800b95c:	690f      	ldr	r7, [r1, #16]
 800b95e:	2f00      	cmp	r7, #0
 800b960:	d0a9      	beq.n	800b8b6 <__sflush_r+0x1a>
 800b962:	0793      	lsls	r3, r2, #30
 800b964:	680e      	ldr	r6, [r1, #0]
 800b966:	bf08      	it	eq
 800b968:	694b      	ldreq	r3, [r1, #20]
 800b96a:	600f      	str	r7, [r1, #0]
 800b96c:	bf18      	it	ne
 800b96e:	2300      	movne	r3, #0
 800b970:	eba6 0807 	sub.w	r8, r6, r7
 800b974:	608b      	str	r3, [r1, #8]
 800b976:	f1b8 0f00 	cmp.w	r8, #0
 800b97a:	dd9c      	ble.n	800b8b6 <__sflush_r+0x1a>
 800b97c:	6a21      	ldr	r1, [r4, #32]
 800b97e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b980:	4643      	mov	r3, r8
 800b982:	463a      	mov	r2, r7
 800b984:	4628      	mov	r0, r5
 800b986:	47b0      	blx	r6
 800b988:	2800      	cmp	r0, #0
 800b98a:	dc06      	bgt.n	800b99a <__sflush_r+0xfe>
 800b98c:	89a3      	ldrh	r3, [r4, #12]
 800b98e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b992:	81a3      	strh	r3, [r4, #12]
 800b994:	f04f 30ff 	mov.w	r0, #4294967295
 800b998:	e78e      	b.n	800b8b8 <__sflush_r+0x1c>
 800b99a:	4407      	add	r7, r0
 800b99c:	eba8 0800 	sub.w	r8, r8, r0
 800b9a0:	e7e9      	b.n	800b976 <__sflush_r+0xda>
 800b9a2:	bf00      	nop
 800b9a4:	dfbffffe 	.word	0xdfbffffe

0800b9a8 <_fflush_r>:
 800b9a8:	b538      	push	{r3, r4, r5, lr}
 800b9aa:	690b      	ldr	r3, [r1, #16]
 800b9ac:	4605      	mov	r5, r0
 800b9ae:	460c      	mov	r4, r1
 800b9b0:	b913      	cbnz	r3, 800b9b8 <_fflush_r+0x10>
 800b9b2:	2500      	movs	r5, #0
 800b9b4:	4628      	mov	r0, r5
 800b9b6:	bd38      	pop	{r3, r4, r5, pc}
 800b9b8:	b118      	cbz	r0, 800b9c2 <_fflush_r+0x1a>
 800b9ba:	6a03      	ldr	r3, [r0, #32]
 800b9bc:	b90b      	cbnz	r3, 800b9c2 <_fflush_r+0x1a>
 800b9be:	f7fe f987 	bl	8009cd0 <__sinit>
 800b9c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b9c6:	2b00      	cmp	r3, #0
 800b9c8:	d0f3      	beq.n	800b9b2 <_fflush_r+0xa>
 800b9ca:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b9cc:	07d0      	lsls	r0, r2, #31
 800b9ce:	d404      	bmi.n	800b9da <_fflush_r+0x32>
 800b9d0:	0599      	lsls	r1, r3, #22
 800b9d2:	d402      	bmi.n	800b9da <_fflush_r+0x32>
 800b9d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b9d6:	f7fe fb02 	bl	8009fde <__retarget_lock_acquire_recursive>
 800b9da:	4628      	mov	r0, r5
 800b9dc:	4621      	mov	r1, r4
 800b9de:	f7ff ff5d 	bl	800b89c <__sflush_r>
 800b9e2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b9e4:	07da      	lsls	r2, r3, #31
 800b9e6:	4605      	mov	r5, r0
 800b9e8:	d4e4      	bmi.n	800b9b4 <_fflush_r+0xc>
 800b9ea:	89a3      	ldrh	r3, [r4, #12]
 800b9ec:	059b      	lsls	r3, r3, #22
 800b9ee:	d4e1      	bmi.n	800b9b4 <_fflush_r+0xc>
 800b9f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b9f2:	f7fe faf5 	bl	8009fe0 <__retarget_lock_release_recursive>
 800b9f6:	e7dd      	b.n	800b9b4 <_fflush_r+0xc>

0800b9f8 <_sbrk_r>:
 800b9f8:	b538      	push	{r3, r4, r5, lr}
 800b9fa:	4d06      	ldr	r5, [pc, #24]	; (800ba14 <_sbrk_r+0x1c>)
 800b9fc:	2300      	movs	r3, #0
 800b9fe:	4604      	mov	r4, r0
 800ba00:	4608      	mov	r0, r1
 800ba02:	602b      	str	r3, [r5, #0]
 800ba04:	f7f7 fe20 	bl	8003648 <_sbrk>
 800ba08:	1c43      	adds	r3, r0, #1
 800ba0a:	d102      	bne.n	800ba12 <_sbrk_r+0x1a>
 800ba0c:	682b      	ldr	r3, [r5, #0]
 800ba0e:	b103      	cbz	r3, 800ba12 <_sbrk_r+0x1a>
 800ba10:	6023      	str	r3, [r4, #0]
 800ba12:	bd38      	pop	{r3, r4, r5, pc}
 800ba14:	20004e88 	.word	0x20004e88

0800ba18 <__assert_func>:
 800ba18:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ba1a:	4614      	mov	r4, r2
 800ba1c:	461a      	mov	r2, r3
 800ba1e:	4b09      	ldr	r3, [pc, #36]	; (800ba44 <__assert_func+0x2c>)
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	4605      	mov	r5, r0
 800ba24:	68d8      	ldr	r0, [r3, #12]
 800ba26:	b14c      	cbz	r4, 800ba3c <__assert_func+0x24>
 800ba28:	4b07      	ldr	r3, [pc, #28]	; (800ba48 <__assert_func+0x30>)
 800ba2a:	9100      	str	r1, [sp, #0]
 800ba2c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ba30:	4906      	ldr	r1, [pc, #24]	; (800ba4c <__assert_func+0x34>)
 800ba32:	462b      	mov	r3, r5
 800ba34:	f000 f872 	bl	800bb1c <fiprintf>
 800ba38:	f000 f882 	bl	800bb40 <abort>
 800ba3c:	4b04      	ldr	r3, [pc, #16]	; (800ba50 <__assert_func+0x38>)
 800ba3e:	461c      	mov	r4, r3
 800ba40:	e7f3      	b.n	800ba2a <__assert_func+0x12>
 800ba42:	bf00      	nop
 800ba44:	2000007c 	.word	0x2000007c
 800ba48:	0800caf7 	.word	0x0800caf7
 800ba4c:	0800cb04 	.word	0x0800cb04
 800ba50:	0800cb32 	.word	0x0800cb32

0800ba54 <_calloc_r>:
 800ba54:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ba56:	fba1 2402 	umull	r2, r4, r1, r2
 800ba5a:	b94c      	cbnz	r4, 800ba70 <_calloc_r+0x1c>
 800ba5c:	4611      	mov	r1, r2
 800ba5e:	9201      	str	r2, [sp, #4]
 800ba60:	f7ff f9bc 	bl	800addc <_malloc_r>
 800ba64:	9a01      	ldr	r2, [sp, #4]
 800ba66:	4605      	mov	r5, r0
 800ba68:	b930      	cbnz	r0, 800ba78 <_calloc_r+0x24>
 800ba6a:	4628      	mov	r0, r5
 800ba6c:	b003      	add	sp, #12
 800ba6e:	bd30      	pop	{r4, r5, pc}
 800ba70:	220c      	movs	r2, #12
 800ba72:	6002      	str	r2, [r0, #0]
 800ba74:	2500      	movs	r5, #0
 800ba76:	e7f8      	b.n	800ba6a <_calloc_r+0x16>
 800ba78:	4621      	mov	r1, r4
 800ba7a:	f7fe f9dc 	bl	8009e36 <memset>
 800ba7e:	e7f4      	b.n	800ba6a <_calloc_r+0x16>

0800ba80 <__ascii_mbtowc>:
 800ba80:	b082      	sub	sp, #8
 800ba82:	b901      	cbnz	r1, 800ba86 <__ascii_mbtowc+0x6>
 800ba84:	a901      	add	r1, sp, #4
 800ba86:	b142      	cbz	r2, 800ba9a <__ascii_mbtowc+0x1a>
 800ba88:	b14b      	cbz	r3, 800ba9e <__ascii_mbtowc+0x1e>
 800ba8a:	7813      	ldrb	r3, [r2, #0]
 800ba8c:	600b      	str	r3, [r1, #0]
 800ba8e:	7812      	ldrb	r2, [r2, #0]
 800ba90:	1e10      	subs	r0, r2, #0
 800ba92:	bf18      	it	ne
 800ba94:	2001      	movne	r0, #1
 800ba96:	b002      	add	sp, #8
 800ba98:	4770      	bx	lr
 800ba9a:	4610      	mov	r0, r2
 800ba9c:	e7fb      	b.n	800ba96 <__ascii_mbtowc+0x16>
 800ba9e:	f06f 0001 	mvn.w	r0, #1
 800baa2:	e7f8      	b.n	800ba96 <__ascii_mbtowc+0x16>

0800baa4 <_realloc_r>:
 800baa4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800baa8:	4680      	mov	r8, r0
 800baaa:	4614      	mov	r4, r2
 800baac:	460e      	mov	r6, r1
 800baae:	b921      	cbnz	r1, 800baba <_realloc_r+0x16>
 800bab0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bab4:	4611      	mov	r1, r2
 800bab6:	f7ff b991 	b.w	800addc <_malloc_r>
 800baba:	b92a      	cbnz	r2, 800bac8 <_realloc_r+0x24>
 800babc:	f7ff f91a 	bl	800acf4 <_free_r>
 800bac0:	4625      	mov	r5, r4
 800bac2:	4628      	mov	r0, r5
 800bac4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bac8:	f000 f841 	bl	800bb4e <_malloc_usable_size_r>
 800bacc:	4284      	cmp	r4, r0
 800bace:	4607      	mov	r7, r0
 800bad0:	d802      	bhi.n	800bad8 <_realloc_r+0x34>
 800bad2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bad6:	d812      	bhi.n	800bafe <_realloc_r+0x5a>
 800bad8:	4621      	mov	r1, r4
 800bada:	4640      	mov	r0, r8
 800badc:	f7ff f97e 	bl	800addc <_malloc_r>
 800bae0:	4605      	mov	r5, r0
 800bae2:	2800      	cmp	r0, #0
 800bae4:	d0ed      	beq.n	800bac2 <_realloc_r+0x1e>
 800bae6:	42bc      	cmp	r4, r7
 800bae8:	4622      	mov	r2, r4
 800baea:	4631      	mov	r1, r6
 800baec:	bf28      	it	cs
 800baee:	463a      	movcs	r2, r7
 800baf0:	f7fe fa77 	bl	8009fe2 <memcpy>
 800baf4:	4631      	mov	r1, r6
 800baf6:	4640      	mov	r0, r8
 800baf8:	f7ff f8fc 	bl	800acf4 <_free_r>
 800bafc:	e7e1      	b.n	800bac2 <_realloc_r+0x1e>
 800bafe:	4635      	mov	r5, r6
 800bb00:	e7df      	b.n	800bac2 <_realloc_r+0x1e>

0800bb02 <__ascii_wctomb>:
 800bb02:	b149      	cbz	r1, 800bb18 <__ascii_wctomb+0x16>
 800bb04:	2aff      	cmp	r2, #255	; 0xff
 800bb06:	bf85      	ittet	hi
 800bb08:	238a      	movhi	r3, #138	; 0x8a
 800bb0a:	6003      	strhi	r3, [r0, #0]
 800bb0c:	700a      	strbls	r2, [r1, #0]
 800bb0e:	f04f 30ff 	movhi.w	r0, #4294967295
 800bb12:	bf98      	it	ls
 800bb14:	2001      	movls	r0, #1
 800bb16:	4770      	bx	lr
 800bb18:	4608      	mov	r0, r1
 800bb1a:	4770      	bx	lr

0800bb1c <fiprintf>:
 800bb1c:	b40e      	push	{r1, r2, r3}
 800bb1e:	b503      	push	{r0, r1, lr}
 800bb20:	4601      	mov	r1, r0
 800bb22:	ab03      	add	r3, sp, #12
 800bb24:	4805      	ldr	r0, [pc, #20]	; (800bb3c <fiprintf+0x20>)
 800bb26:	f853 2b04 	ldr.w	r2, [r3], #4
 800bb2a:	6800      	ldr	r0, [r0, #0]
 800bb2c:	9301      	str	r3, [sp, #4]
 800bb2e:	f000 f83f 	bl	800bbb0 <_vfiprintf_r>
 800bb32:	b002      	add	sp, #8
 800bb34:	f85d eb04 	ldr.w	lr, [sp], #4
 800bb38:	b003      	add	sp, #12
 800bb3a:	4770      	bx	lr
 800bb3c:	2000007c 	.word	0x2000007c

0800bb40 <abort>:
 800bb40:	b508      	push	{r3, lr}
 800bb42:	2006      	movs	r0, #6
 800bb44:	f000 fa0c 	bl	800bf60 <raise>
 800bb48:	2001      	movs	r0, #1
 800bb4a:	f7f7 fd05 	bl	8003558 <_exit>

0800bb4e <_malloc_usable_size_r>:
 800bb4e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bb52:	1f18      	subs	r0, r3, #4
 800bb54:	2b00      	cmp	r3, #0
 800bb56:	bfbc      	itt	lt
 800bb58:	580b      	ldrlt	r3, [r1, r0]
 800bb5a:	18c0      	addlt	r0, r0, r3
 800bb5c:	4770      	bx	lr

0800bb5e <__sfputc_r>:
 800bb5e:	6893      	ldr	r3, [r2, #8]
 800bb60:	3b01      	subs	r3, #1
 800bb62:	2b00      	cmp	r3, #0
 800bb64:	b410      	push	{r4}
 800bb66:	6093      	str	r3, [r2, #8]
 800bb68:	da08      	bge.n	800bb7c <__sfputc_r+0x1e>
 800bb6a:	6994      	ldr	r4, [r2, #24]
 800bb6c:	42a3      	cmp	r3, r4
 800bb6e:	db01      	blt.n	800bb74 <__sfputc_r+0x16>
 800bb70:	290a      	cmp	r1, #10
 800bb72:	d103      	bne.n	800bb7c <__sfputc_r+0x1e>
 800bb74:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bb78:	f000 b934 	b.w	800bde4 <__swbuf_r>
 800bb7c:	6813      	ldr	r3, [r2, #0]
 800bb7e:	1c58      	adds	r0, r3, #1
 800bb80:	6010      	str	r0, [r2, #0]
 800bb82:	7019      	strb	r1, [r3, #0]
 800bb84:	4608      	mov	r0, r1
 800bb86:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bb8a:	4770      	bx	lr

0800bb8c <__sfputs_r>:
 800bb8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb8e:	4606      	mov	r6, r0
 800bb90:	460f      	mov	r7, r1
 800bb92:	4614      	mov	r4, r2
 800bb94:	18d5      	adds	r5, r2, r3
 800bb96:	42ac      	cmp	r4, r5
 800bb98:	d101      	bne.n	800bb9e <__sfputs_r+0x12>
 800bb9a:	2000      	movs	r0, #0
 800bb9c:	e007      	b.n	800bbae <__sfputs_r+0x22>
 800bb9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bba2:	463a      	mov	r2, r7
 800bba4:	4630      	mov	r0, r6
 800bba6:	f7ff ffda 	bl	800bb5e <__sfputc_r>
 800bbaa:	1c43      	adds	r3, r0, #1
 800bbac:	d1f3      	bne.n	800bb96 <__sfputs_r+0xa>
 800bbae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800bbb0 <_vfiprintf_r>:
 800bbb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbb4:	460d      	mov	r5, r1
 800bbb6:	b09d      	sub	sp, #116	; 0x74
 800bbb8:	4614      	mov	r4, r2
 800bbba:	4698      	mov	r8, r3
 800bbbc:	4606      	mov	r6, r0
 800bbbe:	b118      	cbz	r0, 800bbc8 <_vfiprintf_r+0x18>
 800bbc0:	6a03      	ldr	r3, [r0, #32]
 800bbc2:	b90b      	cbnz	r3, 800bbc8 <_vfiprintf_r+0x18>
 800bbc4:	f7fe f884 	bl	8009cd0 <__sinit>
 800bbc8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bbca:	07d9      	lsls	r1, r3, #31
 800bbcc:	d405      	bmi.n	800bbda <_vfiprintf_r+0x2a>
 800bbce:	89ab      	ldrh	r3, [r5, #12]
 800bbd0:	059a      	lsls	r2, r3, #22
 800bbd2:	d402      	bmi.n	800bbda <_vfiprintf_r+0x2a>
 800bbd4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bbd6:	f7fe fa02 	bl	8009fde <__retarget_lock_acquire_recursive>
 800bbda:	89ab      	ldrh	r3, [r5, #12]
 800bbdc:	071b      	lsls	r3, r3, #28
 800bbde:	d501      	bpl.n	800bbe4 <_vfiprintf_r+0x34>
 800bbe0:	692b      	ldr	r3, [r5, #16]
 800bbe2:	b99b      	cbnz	r3, 800bc0c <_vfiprintf_r+0x5c>
 800bbe4:	4629      	mov	r1, r5
 800bbe6:	4630      	mov	r0, r6
 800bbe8:	f000 f93a 	bl	800be60 <__swsetup_r>
 800bbec:	b170      	cbz	r0, 800bc0c <_vfiprintf_r+0x5c>
 800bbee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bbf0:	07dc      	lsls	r4, r3, #31
 800bbf2:	d504      	bpl.n	800bbfe <_vfiprintf_r+0x4e>
 800bbf4:	f04f 30ff 	mov.w	r0, #4294967295
 800bbf8:	b01d      	add	sp, #116	; 0x74
 800bbfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bbfe:	89ab      	ldrh	r3, [r5, #12]
 800bc00:	0598      	lsls	r0, r3, #22
 800bc02:	d4f7      	bmi.n	800bbf4 <_vfiprintf_r+0x44>
 800bc04:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bc06:	f7fe f9eb 	bl	8009fe0 <__retarget_lock_release_recursive>
 800bc0a:	e7f3      	b.n	800bbf4 <_vfiprintf_r+0x44>
 800bc0c:	2300      	movs	r3, #0
 800bc0e:	9309      	str	r3, [sp, #36]	; 0x24
 800bc10:	2320      	movs	r3, #32
 800bc12:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bc16:	f8cd 800c 	str.w	r8, [sp, #12]
 800bc1a:	2330      	movs	r3, #48	; 0x30
 800bc1c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800bdd0 <_vfiprintf_r+0x220>
 800bc20:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bc24:	f04f 0901 	mov.w	r9, #1
 800bc28:	4623      	mov	r3, r4
 800bc2a:	469a      	mov	sl, r3
 800bc2c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bc30:	b10a      	cbz	r2, 800bc36 <_vfiprintf_r+0x86>
 800bc32:	2a25      	cmp	r2, #37	; 0x25
 800bc34:	d1f9      	bne.n	800bc2a <_vfiprintf_r+0x7a>
 800bc36:	ebba 0b04 	subs.w	fp, sl, r4
 800bc3a:	d00b      	beq.n	800bc54 <_vfiprintf_r+0xa4>
 800bc3c:	465b      	mov	r3, fp
 800bc3e:	4622      	mov	r2, r4
 800bc40:	4629      	mov	r1, r5
 800bc42:	4630      	mov	r0, r6
 800bc44:	f7ff ffa2 	bl	800bb8c <__sfputs_r>
 800bc48:	3001      	adds	r0, #1
 800bc4a:	f000 80a9 	beq.w	800bda0 <_vfiprintf_r+0x1f0>
 800bc4e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bc50:	445a      	add	r2, fp
 800bc52:	9209      	str	r2, [sp, #36]	; 0x24
 800bc54:	f89a 3000 	ldrb.w	r3, [sl]
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	f000 80a1 	beq.w	800bda0 <_vfiprintf_r+0x1f0>
 800bc5e:	2300      	movs	r3, #0
 800bc60:	f04f 32ff 	mov.w	r2, #4294967295
 800bc64:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bc68:	f10a 0a01 	add.w	sl, sl, #1
 800bc6c:	9304      	str	r3, [sp, #16]
 800bc6e:	9307      	str	r3, [sp, #28]
 800bc70:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bc74:	931a      	str	r3, [sp, #104]	; 0x68
 800bc76:	4654      	mov	r4, sl
 800bc78:	2205      	movs	r2, #5
 800bc7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bc7e:	4854      	ldr	r0, [pc, #336]	; (800bdd0 <_vfiprintf_r+0x220>)
 800bc80:	f7f4 faae 	bl	80001e0 <memchr>
 800bc84:	9a04      	ldr	r2, [sp, #16]
 800bc86:	b9d8      	cbnz	r0, 800bcc0 <_vfiprintf_r+0x110>
 800bc88:	06d1      	lsls	r1, r2, #27
 800bc8a:	bf44      	itt	mi
 800bc8c:	2320      	movmi	r3, #32
 800bc8e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bc92:	0713      	lsls	r3, r2, #28
 800bc94:	bf44      	itt	mi
 800bc96:	232b      	movmi	r3, #43	; 0x2b
 800bc98:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bc9c:	f89a 3000 	ldrb.w	r3, [sl]
 800bca0:	2b2a      	cmp	r3, #42	; 0x2a
 800bca2:	d015      	beq.n	800bcd0 <_vfiprintf_r+0x120>
 800bca4:	9a07      	ldr	r2, [sp, #28]
 800bca6:	4654      	mov	r4, sl
 800bca8:	2000      	movs	r0, #0
 800bcaa:	f04f 0c0a 	mov.w	ip, #10
 800bcae:	4621      	mov	r1, r4
 800bcb0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bcb4:	3b30      	subs	r3, #48	; 0x30
 800bcb6:	2b09      	cmp	r3, #9
 800bcb8:	d94d      	bls.n	800bd56 <_vfiprintf_r+0x1a6>
 800bcba:	b1b0      	cbz	r0, 800bcea <_vfiprintf_r+0x13a>
 800bcbc:	9207      	str	r2, [sp, #28]
 800bcbe:	e014      	b.n	800bcea <_vfiprintf_r+0x13a>
 800bcc0:	eba0 0308 	sub.w	r3, r0, r8
 800bcc4:	fa09 f303 	lsl.w	r3, r9, r3
 800bcc8:	4313      	orrs	r3, r2
 800bcca:	9304      	str	r3, [sp, #16]
 800bccc:	46a2      	mov	sl, r4
 800bcce:	e7d2      	b.n	800bc76 <_vfiprintf_r+0xc6>
 800bcd0:	9b03      	ldr	r3, [sp, #12]
 800bcd2:	1d19      	adds	r1, r3, #4
 800bcd4:	681b      	ldr	r3, [r3, #0]
 800bcd6:	9103      	str	r1, [sp, #12]
 800bcd8:	2b00      	cmp	r3, #0
 800bcda:	bfbb      	ittet	lt
 800bcdc:	425b      	neglt	r3, r3
 800bcde:	f042 0202 	orrlt.w	r2, r2, #2
 800bce2:	9307      	strge	r3, [sp, #28]
 800bce4:	9307      	strlt	r3, [sp, #28]
 800bce6:	bfb8      	it	lt
 800bce8:	9204      	strlt	r2, [sp, #16]
 800bcea:	7823      	ldrb	r3, [r4, #0]
 800bcec:	2b2e      	cmp	r3, #46	; 0x2e
 800bcee:	d10c      	bne.n	800bd0a <_vfiprintf_r+0x15a>
 800bcf0:	7863      	ldrb	r3, [r4, #1]
 800bcf2:	2b2a      	cmp	r3, #42	; 0x2a
 800bcf4:	d134      	bne.n	800bd60 <_vfiprintf_r+0x1b0>
 800bcf6:	9b03      	ldr	r3, [sp, #12]
 800bcf8:	1d1a      	adds	r2, r3, #4
 800bcfa:	681b      	ldr	r3, [r3, #0]
 800bcfc:	9203      	str	r2, [sp, #12]
 800bcfe:	2b00      	cmp	r3, #0
 800bd00:	bfb8      	it	lt
 800bd02:	f04f 33ff 	movlt.w	r3, #4294967295
 800bd06:	3402      	adds	r4, #2
 800bd08:	9305      	str	r3, [sp, #20]
 800bd0a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800bde0 <_vfiprintf_r+0x230>
 800bd0e:	7821      	ldrb	r1, [r4, #0]
 800bd10:	2203      	movs	r2, #3
 800bd12:	4650      	mov	r0, sl
 800bd14:	f7f4 fa64 	bl	80001e0 <memchr>
 800bd18:	b138      	cbz	r0, 800bd2a <_vfiprintf_r+0x17a>
 800bd1a:	9b04      	ldr	r3, [sp, #16]
 800bd1c:	eba0 000a 	sub.w	r0, r0, sl
 800bd20:	2240      	movs	r2, #64	; 0x40
 800bd22:	4082      	lsls	r2, r0
 800bd24:	4313      	orrs	r3, r2
 800bd26:	3401      	adds	r4, #1
 800bd28:	9304      	str	r3, [sp, #16]
 800bd2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bd2e:	4829      	ldr	r0, [pc, #164]	; (800bdd4 <_vfiprintf_r+0x224>)
 800bd30:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bd34:	2206      	movs	r2, #6
 800bd36:	f7f4 fa53 	bl	80001e0 <memchr>
 800bd3a:	2800      	cmp	r0, #0
 800bd3c:	d03f      	beq.n	800bdbe <_vfiprintf_r+0x20e>
 800bd3e:	4b26      	ldr	r3, [pc, #152]	; (800bdd8 <_vfiprintf_r+0x228>)
 800bd40:	bb1b      	cbnz	r3, 800bd8a <_vfiprintf_r+0x1da>
 800bd42:	9b03      	ldr	r3, [sp, #12]
 800bd44:	3307      	adds	r3, #7
 800bd46:	f023 0307 	bic.w	r3, r3, #7
 800bd4a:	3308      	adds	r3, #8
 800bd4c:	9303      	str	r3, [sp, #12]
 800bd4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bd50:	443b      	add	r3, r7
 800bd52:	9309      	str	r3, [sp, #36]	; 0x24
 800bd54:	e768      	b.n	800bc28 <_vfiprintf_r+0x78>
 800bd56:	fb0c 3202 	mla	r2, ip, r2, r3
 800bd5a:	460c      	mov	r4, r1
 800bd5c:	2001      	movs	r0, #1
 800bd5e:	e7a6      	b.n	800bcae <_vfiprintf_r+0xfe>
 800bd60:	2300      	movs	r3, #0
 800bd62:	3401      	adds	r4, #1
 800bd64:	9305      	str	r3, [sp, #20]
 800bd66:	4619      	mov	r1, r3
 800bd68:	f04f 0c0a 	mov.w	ip, #10
 800bd6c:	4620      	mov	r0, r4
 800bd6e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bd72:	3a30      	subs	r2, #48	; 0x30
 800bd74:	2a09      	cmp	r2, #9
 800bd76:	d903      	bls.n	800bd80 <_vfiprintf_r+0x1d0>
 800bd78:	2b00      	cmp	r3, #0
 800bd7a:	d0c6      	beq.n	800bd0a <_vfiprintf_r+0x15a>
 800bd7c:	9105      	str	r1, [sp, #20]
 800bd7e:	e7c4      	b.n	800bd0a <_vfiprintf_r+0x15a>
 800bd80:	fb0c 2101 	mla	r1, ip, r1, r2
 800bd84:	4604      	mov	r4, r0
 800bd86:	2301      	movs	r3, #1
 800bd88:	e7f0      	b.n	800bd6c <_vfiprintf_r+0x1bc>
 800bd8a:	ab03      	add	r3, sp, #12
 800bd8c:	9300      	str	r3, [sp, #0]
 800bd8e:	462a      	mov	r2, r5
 800bd90:	4b12      	ldr	r3, [pc, #72]	; (800bddc <_vfiprintf_r+0x22c>)
 800bd92:	a904      	add	r1, sp, #16
 800bd94:	4630      	mov	r0, r6
 800bd96:	f7fd fb49 	bl	800942c <_printf_float>
 800bd9a:	4607      	mov	r7, r0
 800bd9c:	1c78      	adds	r0, r7, #1
 800bd9e:	d1d6      	bne.n	800bd4e <_vfiprintf_r+0x19e>
 800bda0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bda2:	07d9      	lsls	r1, r3, #31
 800bda4:	d405      	bmi.n	800bdb2 <_vfiprintf_r+0x202>
 800bda6:	89ab      	ldrh	r3, [r5, #12]
 800bda8:	059a      	lsls	r2, r3, #22
 800bdaa:	d402      	bmi.n	800bdb2 <_vfiprintf_r+0x202>
 800bdac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bdae:	f7fe f917 	bl	8009fe0 <__retarget_lock_release_recursive>
 800bdb2:	89ab      	ldrh	r3, [r5, #12]
 800bdb4:	065b      	lsls	r3, r3, #25
 800bdb6:	f53f af1d 	bmi.w	800bbf4 <_vfiprintf_r+0x44>
 800bdba:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bdbc:	e71c      	b.n	800bbf8 <_vfiprintf_r+0x48>
 800bdbe:	ab03      	add	r3, sp, #12
 800bdc0:	9300      	str	r3, [sp, #0]
 800bdc2:	462a      	mov	r2, r5
 800bdc4:	4b05      	ldr	r3, [pc, #20]	; (800bddc <_vfiprintf_r+0x22c>)
 800bdc6:	a904      	add	r1, sp, #16
 800bdc8:	4630      	mov	r0, r6
 800bdca:	f7fd fdd3 	bl	8009974 <_printf_i>
 800bdce:	e7e4      	b.n	800bd9a <_vfiprintf_r+0x1ea>
 800bdd0:	0800cadc 	.word	0x0800cadc
 800bdd4:	0800cae6 	.word	0x0800cae6
 800bdd8:	0800942d 	.word	0x0800942d
 800bddc:	0800bb8d 	.word	0x0800bb8d
 800bde0:	0800cae2 	.word	0x0800cae2

0800bde4 <__swbuf_r>:
 800bde4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bde6:	460e      	mov	r6, r1
 800bde8:	4614      	mov	r4, r2
 800bdea:	4605      	mov	r5, r0
 800bdec:	b118      	cbz	r0, 800bdf6 <__swbuf_r+0x12>
 800bdee:	6a03      	ldr	r3, [r0, #32]
 800bdf0:	b90b      	cbnz	r3, 800bdf6 <__swbuf_r+0x12>
 800bdf2:	f7fd ff6d 	bl	8009cd0 <__sinit>
 800bdf6:	69a3      	ldr	r3, [r4, #24]
 800bdf8:	60a3      	str	r3, [r4, #8]
 800bdfa:	89a3      	ldrh	r3, [r4, #12]
 800bdfc:	071a      	lsls	r2, r3, #28
 800bdfe:	d525      	bpl.n	800be4c <__swbuf_r+0x68>
 800be00:	6923      	ldr	r3, [r4, #16]
 800be02:	b31b      	cbz	r3, 800be4c <__swbuf_r+0x68>
 800be04:	6823      	ldr	r3, [r4, #0]
 800be06:	6922      	ldr	r2, [r4, #16]
 800be08:	1a98      	subs	r0, r3, r2
 800be0a:	6963      	ldr	r3, [r4, #20]
 800be0c:	b2f6      	uxtb	r6, r6
 800be0e:	4283      	cmp	r3, r0
 800be10:	4637      	mov	r7, r6
 800be12:	dc04      	bgt.n	800be1e <__swbuf_r+0x3a>
 800be14:	4621      	mov	r1, r4
 800be16:	4628      	mov	r0, r5
 800be18:	f7ff fdc6 	bl	800b9a8 <_fflush_r>
 800be1c:	b9e0      	cbnz	r0, 800be58 <__swbuf_r+0x74>
 800be1e:	68a3      	ldr	r3, [r4, #8]
 800be20:	3b01      	subs	r3, #1
 800be22:	60a3      	str	r3, [r4, #8]
 800be24:	6823      	ldr	r3, [r4, #0]
 800be26:	1c5a      	adds	r2, r3, #1
 800be28:	6022      	str	r2, [r4, #0]
 800be2a:	701e      	strb	r6, [r3, #0]
 800be2c:	6962      	ldr	r2, [r4, #20]
 800be2e:	1c43      	adds	r3, r0, #1
 800be30:	429a      	cmp	r2, r3
 800be32:	d004      	beq.n	800be3e <__swbuf_r+0x5a>
 800be34:	89a3      	ldrh	r3, [r4, #12]
 800be36:	07db      	lsls	r3, r3, #31
 800be38:	d506      	bpl.n	800be48 <__swbuf_r+0x64>
 800be3a:	2e0a      	cmp	r6, #10
 800be3c:	d104      	bne.n	800be48 <__swbuf_r+0x64>
 800be3e:	4621      	mov	r1, r4
 800be40:	4628      	mov	r0, r5
 800be42:	f7ff fdb1 	bl	800b9a8 <_fflush_r>
 800be46:	b938      	cbnz	r0, 800be58 <__swbuf_r+0x74>
 800be48:	4638      	mov	r0, r7
 800be4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800be4c:	4621      	mov	r1, r4
 800be4e:	4628      	mov	r0, r5
 800be50:	f000 f806 	bl	800be60 <__swsetup_r>
 800be54:	2800      	cmp	r0, #0
 800be56:	d0d5      	beq.n	800be04 <__swbuf_r+0x20>
 800be58:	f04f 37ff 	mov.w	r7, #4294967295
 800be5c:	e7f4      	b.n	800be48 <__swbuf_r+0x64>
	...

0800be60 <__swsetup_r>:
 800be60:	b538      	push	{r3, r4, r5, lr}
 800be62:	4b2a      	ldr	r3, [pc, #168]	; (800bf0c <__swsetup_r+0xac>)
 800be64:	4605      	mov	r5, r0
 800be66:	6818      	ldr	r0, [r3, #0]
 800be68:	460c      	mov	r4, r1
 800be6a:	b118      	cbz	r0, 800be74 <__swsetup_r+0x14>
 800be6c:	6a03      	ldr	r3, [r0, #32]
 800be6e:	b90b      	cbnz	r3, 800be74 <__swsetup_r+0x14>
 800be70:	f7fd ff2e 	bl	8009cd0 <__sinit>
 800be74:	89a3      	ldrh	r3, [r4, #12]
 800be76:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800be7a:	0718      	lsls	r0, r3, #28
 800be7c:	d422      	bmi.n	800bec4 <__swsetup_r+0x64>
 800be7e:	06d9      	lsls	r1, r3, #27
 800be80:	d407      	bmi.n	800be92 <__swsetup_r+0x32>
 800be82:	2309      	movs	r3, #9
 800be84:	602b      	str	r3, [r5, #0]
 800be86:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800be8a:	81a3      	strh	r3, [r4, #12]
 800be8c:	f04f 30ff 	mov.w	r0, #4294967295
 800be90:	e034      	b.n	800befc <__swsetup_r+0x9c>
 800be92:	0758      	lsls	r0, r3, #29
 800be94:	d512      	bpl.n	800bebc <__swsetup_r+0x5c>
 800be96:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800be98:	b141      	cbz	r1, 800beac <__swsetup_r+0x4c>
 800be9a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800be9e:	4299      	cmp	r1, r3
 800bea0:	d002      	beq.n	800bea8 <__swsetup_r+0x48>
 800bea2:	4628      	mov	r0, r5
 800bea4:	f7fe ff26 	bl	800acf4 <_free_r>
 800bea8:	2300      	movs	r3, #0
 800beaa:	6363      	str	r3, [r4, #52]	; 0x34
 800beac:	89a3      	ldrh	r3, [r4, #12]
 800beae:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800beb2:	81a3      	strh	r3, [r4, #12]
 800beb4:	2300      	movs	r3, #0
 800beb6:	6063      	str	r3, [r4, #4]
 800beb8:	6923      	ldr	r3, [r4, #16]
 800beba:	6023      	str	r3, [r4, #0]
 800bebc:	89a3      	ldrh	r3, [r4, #12]
 800bebe:	f043 0308 	orr.w	r3, r3, #8
 800bec2:	81a3      	strh	r3, [r4, #12]
 800bec4:	6923      	ldr	r3, [r4, #16]
 800bec6:	b94b      	cbnz	r3, 800bedc <__swsetup_r+0x7c>
 800bec8:	89a3      	ldrh	r3, [r4, #12]
 800beca:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800bece:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bed2:	d003      	beq.n	800bedc <__swsetup_r+0x7c>
 800bed4:	4621      	mov	r1, r4
 800bed6:	4628      	mov	r0, r5
 800bed8:	f000 f884 	bl	800bfe4 <__smakebuf_r>
 800bedc:	89a0      	ldrh	r0, [r4, #12]
 800bede:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bee2:	f010 0301 	ands.w	r3, r0, #1
 800bee6:	d00a      	beq.n	800befe <__swsetup_r+0x9e>
 800bee8:	2300      	movs	r3, #0
 800beea:	60a3      	str	r3, [r4, #8]
 800beec:	6963      	ldr	r3, [r4, #20]
 800beee:	425b      	negs	r3, r3
 800bef0:	61a3      	str	r3, [r4, #24]
 800bef2:	6923      	ldr	r3, [r4, #16]
 800bef4:	b943      	cbnz	r3, 800bf08 <__swsetup_r+0xa8>
 800bef6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800befa:	d1c4      	bne.n	800be86 <__swsetup_r+0x26>
 800befc:	bd38      	pop	{r3, r4, r5, pc}
 800befe:	0781      	lsls	r1, r0, #30
 800bf00:	bf58      	it	pl
 800bf02:	6963      	ldrpl	r3, [r4, #20]
 800bf04:	60a3      	str	r3, [r4, #8]
 800bf06:	e7f4      	b.n	800bef2 <__swsetup_r+0x92>
 800bf08:	2000      	movs	r0, #0
 800bf0a:	e7f7      	b.n	800befc <__swsetup_r+0x9c>
 800bf0c:	2000007c 	.word	0x2000007c

0800bf10 <_raise_r>:
 800bf10:	291f      	cmp	r1, #31
 800bf12:	b538      	push	{r3, r4, r5, lr}
 800bf14:	4604      	mov	r4, r0
 800bf16:	460d      	mov	r5, r1
 800bf18:	d904      	bls.n	800bf24 <_raise_r+0x14>
 800bf1a:	2316      	movs	r3, #22
 800bf1c:	6003      	str	r3, [r0, #0]
 800bf1e:	f04f 30ff 	mov.w	r0, #4294967295
 800bf22:	bd38      	pop	{r3, r4, r5, pc}
 800bf24:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800bf26:	b112      	cbz	r2, 800bf2e <_raise_r+0x1e>
 800bf28:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bf2c:	b94b      	cbnz	r3, 800bf42 <_raise_r+0x32>
 800bf2e:	4620      	mov	r0, r4
 800bf30:	f000 f830 	bl	800bf94 <_getpid_r>
 800bf34:	462a      	mov	r2, r5
 800bf36:	4601      	mov	r1, r0
 800bf38:	4620      	mov	r0, r4
 800bf3a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bf3e:	f000 b817 	b.w	800bf70 <_kill_r>
 800bf42:	2b01      	cmp	r3, #1
 800bf44:	d00a      	beq.n	800bf5c <_raise_r+0x4c>
 800bf46:	1c59      	adds	r1, r3, #1
 800bf48:	d103      	bne.n	800bf52 <_raise_r+0x42>
 800bf4a:	2316      	movs	r3, #22
 800bf4c:	6003      	str	r3, [r0, #0]
 800bf4e:	2001      	movs	r0, #1
 800bf50:	e7e7      	b.n	800bf22 <_raise_r+0x12>
 800bf52:	2400      	movs	r4, #0
 800bf54:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800bf58:	4628      	mov	r0, r5
 800bf5a:	4798      	blx	r3
 800bf5c:	2000      	movs	r0, #0
 800bf5e:	e7e0      	b.n	800bf22 <_raise_r+0x12>

0800bf60 <raise>:
 800bf60:	4b02      	ldr	r3, [pc, #8]	; (800bf6c <raise+0xc>)
 800bf62:	4601      	mov	r1, r0
 800bf64:	6818      	ldr	r0, [r3, #0]
 800bf66:	f7ff bfd3 	b.w	800bf10 <_raise_r>
 800bf6a:	bf00      	nop
 800bf6c:	2000007c 	.word	0x2000007c

0800bf70 <_kill_r>:
 800bf70:	b538      	push	{r3, r4, r5, lr}
 800bf72:	4d07      	ldr	r5, [pc, #28]	; (800bf90 <_kill_r+0x20>)
 800bf74:	2300      	movs	r3, #0
 800bf76:	4604      	mov	r4, r0
 800bf78:	4608      	mov	r0, r1
 800bf7a:	4611      	mov	r1, r2
 800bf7c:	602b      	str	r3, [r5, #0]
 800bf7e:	f7f7 fadb 	bl	8003538 <_kill>
 800bf82:	1c43      	adds	r3, r0, #1
 800bf84:	d102      	bne.n	800bf8c <_kill_r+0x1c>
 800bf86:	682b      	ldr	r3, [r5, #0]
 800bf88:	b103      	cbz	r3, 800bf8c <_kill_r+0x1c>
 800bf8a:	6023      	str	r3, [r4, #0]
 800bf8c:	bd38      	pop	{r3, r4, r5, pc}
 800bf8e:	bf00      	nop
 800bf90:	20004e88 	.word	0x20004e88

0800bf94 <_getpid_r>:
 800bf94:	f7f7 bac8 	b.w	8003528 <_getpid>

0800bf98 <__swhatbuf_r>:
 800bf98:	b570      	push	{r4, r5, r6, lr}
 800bf9a:	460c      	mov	r4, r1
 800bf9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bfa0:	2900      	cmp	r1, #0
 800bfa2:	b096      	sub	sp, #88	; 0x58
 800bfa4:	4615      	mov	r5, r2
 800bfa6:	461e      	mov	r6, r3
 800bfa8:	da0d      	bge.n	800bfc6 <__swhatbuf_r+0x2e>
 800bfaa:	89a3      	ldrh	r3, [r4, #12]
 800bfac:	f013 0f80 	tst.w	r3, #128	; 0x80
 800bfb0:	f04f 0100 	mov.w	r1, #0
 800bfb4:	bf0c      	ite	eq
 800bfb6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800bfba:	2340      	movne	r3, #64	; 0x40
 800bfbc:	2000      	movs	r0, #0
 800bfbe:	6031      	str	r1, [r6, #0]
 800bfc0:	602b      	str	r3, [r5, #0]
 800bfc2:	b016      	add	sp, #88	; 0x58
 800bfc4:	bd70      	pop	{r4, r5, r6, pc}
 800bfc6:	466a      	mov	r2, sp
 800bfc8:	f000 f848 	bl	800c05c <_fstat_r>
 800bfcc:	2800      	cmp	r0, #0
 800bfce:	dbec      	blt.n	800bfaa <__swhatbuf_r+0x12>
 800bfd0:	9901      	ldr	r1, [sp, #4]
 800bfd2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800bfd6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800bfda:	4259      	negs	r1, r3
 800bfdc:	4159      	adcs	r1, r3
 800bfde:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bfe2:	e7eb      	b.n	800bfbc <__swhatbuf_r+0x24>

0800bfe4 <__smakebuf_r>:
 800bfe4:	898b      	ldrh	r3, [r1, #12]
 800bfe6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bfe8:	079d      	lsls	r5, r3, #30
 800bfea:	4606      	mov	r6, r0
 800bfec:	460c      	mov	r4, r1
 800bfee:	d507      	bpl.n	800c000 <__smakebuf_r+0x1c>
 800bff0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800bff4:	6023      	str	r3, [r4, #0]
 800bff6:	6123      	str	r3, [r4, #16]
 800bff8:	2301      	movs	r3, #1
 800bffa:	6163      	str	r3, [r4, #20]
 800bffc:	b002      	add	sp, #8
 800bffe:	bd70      	pop	{r4, r5, r6, pc}
 800c000:	ab01      	add	r3, sp, #4
 800c002:	466a      	mov	r2, sp
 800c004:	f7ff ffc8 	bl	800bf98 <__swhatbuf_r>
 800c008:	9900      	ldr	r1, [sp, #0]
 800c00a:	4605      	mov	r5, r0
 800c00c:	4630      	mov	r0, r6
 800c00e:	f7fe fee5 	bl	800addc <_malloc_r>
 800c012:	b948      	cbnz	r0, 800c028 <__smakebuf_r+0x44>
 800c014:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c018:	059a      	lsls	r2, r3, #22
 800c01a:	d4ef      	bmi.n	800bffc <__smakebuf_r+0x18>
 800c01c:	f023 0303 	bic.w	r3, r3, #3
 800c020:	f043 0302 	orr.w	r3, r3, #2
 800c024:	81a3      	strh	r3, [r4, #12]
 800c026:	e7e3      	b.n	800bff0 <__smakebuf_r+0xc>
 800c028:	89a3      	ldrh	r3, [r4, #12]
 800c02a:	6020      	str	r0, [r4, #0]
 800c02c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c030:	81a3      	strh	r3, [r4, #12]
 800c032:	9b00      	ldr	r3, [sp, #0]
 800c034:	6163      	str	r3, [r4, #20]
 800c036:	9b01      	ldr	r3, [sp, #4]
 800c038:	6120      	str	r0, [r4, #16]
 800c03a:	b15b      	cbz	r3, 800c054 <__smakebuf_r+0x70>
 800c03c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c040:	4630      	mov	r0, r6
 800c042:	f000 f81d 	bl	800c080 <_isatty_r>
 800c046:	b128      	cbz	r0, 800c054 <__smakebuf_r+0x70>
 800c048:	89a3      	ldrh	r3, [r4, #12]
 800c04a:	f023 0303 	bic.w	r3, r3, #3
 800c04e:	f043 0301 	orr.w	r3, r3, #1
 800c052:	81a3      	strh	r3, [r4, #12]
 800c054:	89a3      	ldrh	r3, [r4, #12]
 800c056:	431d      	orrs	r5, r3
 800c058:	81a5      	strh	r5, [r4, #12]
 800c05a:	e7cf      	b.n	800bffc <__smakebuf_r+0x18>

0800c05c <_fstat_r>:
 800c05c:	b538      	push	{r3, r4, r5, lr}
 800c05e:	4d07      	ldr	r5, [pc, #28]	; (800c07c <_fstat_r+0x20>)
 800c060:	2300      	movs	r3, #0
 800c062:	4604      	mov	r4, r0
 800c064:	4608      	mov	r0, r1
 800c066:	4611      	mov	r1, r2
 800c068:	602b      	str	r3, [r5, #0]
 800c06a:	f7f7 fac4 	bl	80035f6 <_fstat>
 800c06e:	1c43      	adds	r3, r0, #1
 800c070:	d102      	bne.n	800c078 <_fstat_r+0x1c>
 800c072:	682b      	ldr	r3, [r5, #0]
 800c074:	b103      	cbz	r3, 800c078 <_fstat_r+0x1c>
 800c076:	6023      	str	r3, [r4, #0]
 800c078:	bd38      	pop	{r3, r4, r5, pc}
 800c07a:	bf00      	nop
 800c07c:	20004e88 	.word	0x20004e88

0800c080 <_isatty_r>:
 800c080:	b538      	push	{r3, r4, r5, lr}
 800c082:	4d06      	ldr	r5, [pc, #24]	; (800c09c <_isatty_r+0x1c>)
 800c084:	2300      	movs	r3, #0
 800c086:	4604      	mov	r4, r0
 800c088:	4608      	mov	r0, r1
 800c08a:	602b      	str	r3, [r5, #0]
 800c08c:	f7f7 fac3 	bl	8003616 <_isatty>
 800c090:	1c43      	adds	r3, r0, #1
 800c092:	d102      	bne.n	800c09a <_isatty_r+0x1a>
 800c094:	682b      	ldr	r3, [r5, #0]
 800c096:	b103      	cbz	r3, 800c09a <_isatty_r+0x1a>
 800c098:	6023      	str	r3, [r4, #0]
 800c09a:	bd38      	pop	{r3, r4, r5, pc}
 800c09c:	20004e88 	.word	0x20004e88

0800c0a0 <_init>:
 800c0a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c0a2:	bf00      	nop
 800c0a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c0a6:	bc08      	pop	{r3}
 800c0a8:	469e      	mov	lr, r3
 800c0aa:	4770      	bx	lr

0800c0ac <_fini>:
 800c0ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c0ae:	bf00      	nop
 800c0b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c0b2:	bc08      	pop	{r3}
 800c0b4:	469e      	mov	lr, r3
 800c0b6:	4770      	bx	lr
