#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sun Nov 21 13:01:02 2021
# Process ID: 21336
# Current directory: C:/Users/asvam/vivado projects/synchronous_counter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3084 C:\Users\asvam\vivado projects\synchronous_counter\synchronous_counter.xpr
# Log file: C:/Users/asvam/vivado projects/synchronous_counter/vivado.log
# Journal file: C:/Users/asvam/vivado projects/synchronous_counter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/asvam/vivado projects/synchronous_counter/synchronous_counter.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/asvam/vivado projects/synchronous_counter/synchronous_counter.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 1135.750 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Synchronous_counter_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/asvam/vivado projects/synchronous_counter/synchronous_counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Synchronous_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/asvam/vivado projects/synchronous_counter/synchronous_counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Synchronous_counter_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/asvam/vivado projects/synchronous_counter/synchronous_counter.sim/sim_1/behav/xsim'
"xelab -wto 0e03d5e06eaf4ad386eb5d097dd45a63 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Synchronous_counter_tb_behav xil_defaultlib.Synchronous_counter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 0e03d5e06eaf4ad386eb5d097dd45a63 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Synchronous_counter_tb_behav xil_defaultlib.Synchronous_counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/asvam/vivado projects/synchronous_counter/synchronous_counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Synchronous_counter_tb_behav -key {Behavioral:sim_1:Functional:Synchronous_counter_tb} -tclbatch {Synchronous_counter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Synchronous_counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 40 ns : File "C:/Users/asvam/vivado projects/synchronous_counter/synchronous_counter.srcs/sim_1/new/Synchronous_counter_tb.v" Line 34
xsim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 1135.750 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Synchronous_counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 1135.750 ; gain = 0.000
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Synchronous_counter_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/asvam/vivado projects/synchronous_counter/synchronous_counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Synchronous_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/asvam/vivado projects/synchronous_counter/synchronous_counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Synchronous_counter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/asvam/vivado projects/synchronous_counter/synchronous_counter.srcs/sim_1/new/Synchronous_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronous_counter_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/asvam/vivado projects/synchronous_counter/synchronous_counter.sim/sim_1/behav/xsim'
"xelab -wto 0e03d5e06eaf4ad386eb5d097dd45a63 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Synchronous_counter_tb_behav xil_defaultlib.Synchronous_counter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 0e03d5e06eaf4ad386eb5d097dd45a63 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Synchronous_counter_tb_behav xil_defaultlib.Synchronous_counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.synchronous_counter
Compiling module xil_defaultlib.Synchronous_counter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Synchronous_counter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/asvam/vivado projects/synchronous_counter/synchronous_counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Synchronous_counter_tb_behav -key {Behavioral:sim_1:Functional:Synchronous_counter_tb} -tclbatch {Synchronous_counter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Synchronous_counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 35 ns : File "C:/Users/asvam/vivado projects/synchronous_counter/synchronous_counter.srcs/sim_1/new/Synchronous_counter_tb.v" Line 34
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Synchronous_counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1135.750 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 21 14:16:58 2021...
