<!DOCTYPE html>
<html>
  <head><meta charset="UTF-8" />
<meta http-equiv="X-UA-Compatible" content="IE=edge" />
<meta name="generator" content="Hugo 0.121.1">
<meta name="viewport" content="width=device-width, initial-scale=1" /><title>Assertion | Documentation du thème Shadocs</title>

<link
  rel="icon"
  href="/images/favicon.png"
  type="image/x-icon"
/>
<link
    rel="stylesheet"
    rel="preload"
    type="text/css"
    href="/css/main.css"
  /><link
      rel="stylesheet"
      type="text/css"
      href="/css/external/fontawesome.all.min.css"
    /><link
      rel="stylesheet"
      type="text/css"
      href="/css/external/overlay-scrollbars/overlayscrollbars.min.css"
    /><link
      rel="stylesheet"
      type="text/css"
      href="/css/shortcuts.min.css"
    />
</head>
  <body onload="browserCompatibility()"><div id="navbarInfo" class="is-hidden modal-container">
  <div class="modal-content-box modal-text-box">
    <div class="card modal-title is-radiusless">
      <div class="card-header">
        <p class="card-header-title is-marginless">关于</p>
      </div>
    </div>
    <div class="modal-content-container">
      <div class="modal-content-block is-block"><div class="columns is-marginless is-multiline is-centered">
  <div class="column">
    <a
      class="is-itext-link"
      href="https://github.com/jgazeau/shadocs"
      target="_blank"
    >
      <div>
        <i class="fa-brands fa-github fa-2x"></i>
        <p></p>
      </div>
    </a>
  </div>
  <div class="column">
    <a
      class="is-itext-link"
      href="https://github.com/jgazeau/shadocs/archive/main.zip"
      target="_blank"
    >
      <div>
        <i class="fa-solid fa-download fa-2x"></i>
        <p></p>
      </div>
    </a>
  </div>
  <div class="column">
    <a
      class="is-itext-link"
      href="https://github.com/jgazeau/shadocs/issues"
      target="_blank"
    >
      <div>
        <i class="fa-solid fa-circle-info fa-2x"></i>
        <p></p>
      </div>
    </a>
  </div>
  <div class="column">
    <a
      class="is-itext-link"
      href="https://github.com/jgazeau/shadocs/fork"
      target="_blank"
    >
      <div>
        <i class="fa-solid fa-code-branch fa-2x"></i>
        <p></p>
      </div>
    </a>
  </div>
</div>
<p>(0.121.1)</p>
<p>The MIT License (MIT) Copyright © 2023 Jordan GAZEAU</p>
</div>
    </div>
  </div>
</div>
<div id="navbarShortcuts" class="is-hidden modal-container">
  <div class="modal-content-box modal-text-box"><div class="card modal-title is-radiusless">
        <div class="card-header">
          <p class="card-header-title is-marginless">Keyboard shortcuts</p>
        </div>
      </div>
      <div class="modal-content-container">
        <div class="modal-content-block"><div class="modal-content"><kbd>Shift</kbd><p>+</p><kbd>q</kbd></div>
  <div class="modal-content">
    <p class="has-text-weight-normal">Show current page QR code</p>
  </div><div class="modal-content"><kbd>Escape</kbd></div>
  <div class="modal-content">
    <p class="has-text-weight-normal">Close modals</p>
  </div><div class="modal-content"><kbd>Shift</kbd><p>+</p><kbd>i</kbd></div>
  <div class="modal-content">
    <p class="has-text-weight-normal">Show website information</p>
  </div><div class="modal-content"><kbd>Shift</kbd><p>+</p><kbd>k</kbd></div>
  <div class="modal-content">
    <p class="has-text-weight-normal">Show shortcuts</p>
  </div><div class="modal-content"><kbd>Shift</kbd><p>+</p><kbd>h</kbd></div>
  <div class="modal-content">
    <p class="has-text-weight-normal">Go to homepage</p>
  </div><div class="modal-content"><kbd>Shift</kbd><p>+</p><kbd>f</kbd></div>
  <div class="modal-content">
    <p class="has-text-weight-normal">Find on website</p>
  </div><div class="modal-content"><kbd>Shift</kbd><p>+</p><kbd>m</kbd></div>
  <div class="modal-content">
    <p class="has-text-weight-normal">Collapse/Uncollapse sidebar</p>
  </div><div class="modal-content"><kbd>Shift</kbd><p>+</p><kbd>t</kbd></div>
  <div class="modal-content">
    <p class="has-text-weight-normal">Collapse/Uncollapse table of contents</p>
  </div><div class="modal-content"><kbd>Shift</kbd><p>+</p><kbd>↑</kbd></div>
  <div class="modal-content">
    <p class="has-text-weight-normal">Go to the top of the page</p>
  </div><div class="modal-content"><kbd>Shift</kbd><p>+</p><kbd>↓</kbd></div>
  <div class="modal-content">
    <p class="has-text-weight-normal">Go to the bottom of the page</p>
  </div><div class="modal-content"><kbd>Shift</kbd><p>+</p><kbd>p</kbd></div>
  <div class="modal-content">
    <p class="has-text-weight-normal">Print current page</p>
  </div></div>
      </div></div>
</div>
<div id="modalContainer" class="is-hidden modal-container">
  <div id="modal" class="modal-content-box"></div>
</div>
<nav id="navbar" class="navbar" role="navigation" aria-label="main navigation">
  <div id="navbarItemsContainer" class="navbar-brand"><div id="globalLogoContainer" class="is-flex">
  <a
    id="globalLogo"
    class="navbar-item navbar-item-standard is-paddingless"
    href="/"
  >
    <img
      alt="主页"
      src="/images/logo.png"
    />
  </a>
  <a
    id="globalTouchLogo"
    class="navbar-item navbar-item-standard is-paddingless"
    href="/"
  >
    <img
      alt="主页"
      src="/images/logoTouch.png"
    />
  </a>
</div>
<div id="navbarItems" class="is-flex">
      <div id="navbarItemsStart" class="is-flex">
        <div id="searchContainer" class="navbar-item"><div class="control has-icons-left">
  <span id="searchInput" class="autocomplete">
    <input
      id="search"
      autocomplete="off"
      class="input"
      type="search"
      placeholder="搜索"
    />
  </span>
  <span class="icon is-left">
    <i class="fa-solid fa-magnifying-glass"></i>
  </span>
  <ul id="searchList" class="is-paddingless is-hidden"></ul>
</div>
</div>
      </div>
      <div id="navbarItemsEnd" class="is-flex is-invisible"><div class="navbar-item">
  <a
    id="printButton"
    class="button navbar-item-standard"
  >
    <span class="icon-text">打印</span>
    <span class="icon">
      <i class="fa-solid fa-print fa-lg"></i>
    </span>
  </a>
</div><div class="navbar-item"><div
  id="taxonomiesSelectorContainer"
  class="dropdown is-right"
>
  <div class="dropdown-trigger">
    <button
      id="taxonomiesSelector"
      class="button navbar-item-standard"
      aria-haspopup="true"
      aria-controls="dropdown-menu"
    >
      <span class="icon-text">Taxonomies</span>
      <span class="icon">
        <i class="fa-solid fa-tags fa-lg"></i>
      </span>
    </button>
  </div>
  <div
    id="dropdown-menu-taxonomies"
    class="dropdown-menu"
    role="menu"
  >
    <div class="dropdown-content is-paddingless"><a
              href="/categories/"
              class="dropdown-item has-text-weight-bold"
            ><i class="fa-solid fa-table-cells"></i>Categories</a><a
              href="/tags/"
              class="dropdown-item has-text-weight-bold"
            ><i class="fa-solid fa-tag"></i>Tags</a></div>
  </div>
</div>
</div><div class="navbar-item">
  <a
    id="siteInfo"
    trigger="navbarInfo"
    class="button navbar-item-standard navbar-trigger"
    title="关于"
  >
    <span class="icon-text">关于</span>
    <span class="icon">
      <i class="fa-solid fa-circle-question fa-lg"></i>
    </span>
  </a>
</div>
<div id="navbarExtend" class="navbar-item">
  <div id="navbarExtendWrapper">
    <a id="navbarExtendButton" class="button navbar-item-standard">
      <span class="icon">
        <i class="fa-solid fa-ellipsis fa-lg"></i>
      </span>
    </a>
    <div id="navbarExtendItemsContainer">
      <div id="navbarExtendItemsWrapper"><div class="navbar-item">
  <a
    id="printButtonExtend"
    class="button navbar-item-standard"
  >
    <span class="icon-text">打印</span>
    <span class="icon">
      <i class="fa-solid fa-print fa-lg"></i>
    </span>
  </a>
</div><div class="navbar-item"><div
  id="taxonomiesSelectorContainerExtend"
  class="dropdown is-right"
>
  <div class="dropdown-trigger">
    <button
      id="taxonomiesSelectorExtend"
      class="button navbar-item-standard"
      aria-haspopup="true"
      aria-controls="dropdown-menu"
    >
      <span class="icon-text">Taxonomies</span>
      <span class="icon">
        <i class="fa-solid fa-tags fa-lg"></i>
      </span>
    </button>
  </div>
  <div
    id="dropdown-menu-taxonomiesExtend"
    class="dropdown-menu"
    role="menu"
  >
    <div class="dropdown-content is-paddingless"><a
              href="/categories/"
              class="dropdown-item has-text-weight-bold"
            ><i class="fa-solid fa-table-cells"></i>Categories</a><a
              href="/tags/"
              class="dropdown-item has-text-weight-bold"
            ><i class="fa-solid fa-tag"></i>Tags</a></div>
  </div>
</div>
</div><div class="navbar-item">
  <a
    id="siteInfoExtend"
    trigger="navbarInfo"
    class="button navbar-item-standard navbar-trigger"
    title="关于"
  >
    <span class="icon-text">关于</span>
    <span class="icon">
      <i class="fa-solid fa-circle-question fa-lg"></i>
    </span>
  </a>
</div>
</div>
    </div>
  </div>
</div>
</div>
    </div>
  </div>
</nav>
<div id="navbarOverlay"></div>
<div
      class="columns is-mobile is-paddingless is-marginless"
      id="mainContainer"
    ><div
  id="sidebarContainer"
  class="column is-narrow is-paddingless is-marginless"
>
  <div id="sidebarWrapper" class="is-fixed">
    <div id="sidebar" class="is-marginless">
      <aside class="menu is-paddingless is-marginless">
        <ul class="menu-list is-marginless is-paddingless"><div class="card is-fs-expandable-icon"><div class="card-header is-single-link">
      <a
        href='/digital/'
        class='card-header-title'>
        <i class='fa-solid fa-bars fa-lg'></i></a></div>
      </div><div class="is-expandable">
      <div class="is-sidebar-list-wrapper"><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/digital/'
        class='card-header-title'
          title='数字电路基础'>
        <i class='fa-solid fa-bars fa-lg'></i><p class="pt-0 pb-0 pr-2 pl-1">数字电路基础</p></a></div>
          </div></li>
      </div>
    </div><div class="card is-fs-expandable-icon is-sidebar-active"><div class="card-header">
      <a
        href='/design/'
        class='card-header-title'>
        <i class='fa-solid fa-bars fa-lg'></i></a></div>
      </div><div class="is-expandable">
      <div class="is-sidebar-list-wrapper"><li class="is-marginless is-tree-active is-entries-expandable is-entries-expanded"><div
            class="card"><div class="card-header">
      <a
        href='/design/'
        class='card-header-title'
          title='HDL 设计'>
        <i class='fa-solid fa-bars fa-lg'></i><p class="pt-0 pb-0 pr-2 pl-1">HDL 设计</p></a><a class="card-header-icon is-icon-expandable is-paddingless is-icon-expanded">
                <span class='icon'></span>
              </a>
            </div>
          </div><ul class="is-marginless is-tree-active"><div class="">
      <div class=""><li class="is-marginless is-entries-expandable is-entries-expanded"><div
            class="card"><div class="card-header">
      <a
        href='/design/systemverilog/'
        class='card-header-title'
          title='SystemVerilog 教程'>
        <i class='fa-solid fa-bars'></i><p class="pt-0 pb-0 pr-2 pl-0">SystemVerilog 教程</p></a><a class="card-header-icon is-icon-expandable is-paddingless is-icon-expanded">
                <span class='icon'></span>
              </a>
            </div>
          </div><ul class="is-marginless"><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/design/systemverilog/01.data-types/'
        class='card-header-title'
          title='SystemVerilog 数据类型'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">SystemVerilog 数据类型</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/design/systemverilog/02.array/'
        class='card-header-title'
          title='SystemVerilog 数组'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">SystemVerilog 数组</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/design/systemverilog/03.structure-and-union/'
        class='card-header-title'
          title='SystemVerilog 结构体和联合体'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">SystemVerilog 结构体和联合体</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/design/systemverilog/04.user-defined/'
        class='card-header-title'
          title='SystemVerilog 用户自定义'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">SystemVerilog 用户自定义</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/design/systemverilog/05.operators/'
        class='card-header-title'
          title='SystemVerilog operators'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">SystemVerilog operators</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/design/systemverilog/06.control-flow/'
        class='card-header-title'
          title='SystemVerilog 控制流'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">SystemVerilog 控制流</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/design/systemverilog/07.functions/'
        class='card-header-title'
          title='SystemVerilog 函数'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">SystemVerilog 函数</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/design/systemverilog/08.tasks/'
        class='card-header-title'
          title='SystemVerilog 任务'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">SystemVerilog 任务</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/design/systemverilog/09.loops/'
        class='card-header-title'
          title='SystemVerilog 循环'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">SystemVerilog 循环</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/design/systemverilog/10.scheduler-schematics/'
        class='card-header-title'
          title='Scheduler schematic'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">Scheduler schematic</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/design/systemverilog/11.processes/'
        class='card-header-title'
          title='Processes'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">Processes</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/design/systemverilog/12.fine-grain-process-control/'
        class='card-header-title'
          title='Fine Grain Process Control'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">Fine Grain Process Control</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/design/systemverilog/13.interface/'
        class='card-header-title'
          title='Interface'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">Interface</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/design/systemverilog/14.constraint/'
        class='card-header-title'
          title='Constraint'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">Constraint</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/design/systemverilog/15.classes-and-oops/'
        class='card-header-title'
          title='类和面向对象'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">类和面向对象</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/design/systemverilog/17.functional-coverage/'
        class='card-header-title'
          title='Coverage'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">Coverage</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card is-sidebar-active"id='sidebarActiveEntry'><div class="card-header is-single-link">
      <a
        href='/design/systemverilog/18.assertion/'
        class='card-header-title'
          title='Assertion'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">Assertion</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/design/systemverilog/19.interprocess-communication/'
        class='card-header-title'
          title='Interprocess communication  '>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">Interprocess communication  </p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/design/systemverilog/20.misc-constructs/'
        class='card-header-title'
          title='Program Block'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">Program Block</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/design/systemverilog/choosing-an-array/'
        class='card-header-title'
          title='Choosing-an-array'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">Choosing-an-array</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/design/systemverilog/control-flow-interview-questions/'
        class='card-header-title'
          title='Control-Flow-Interview-questions'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">Control-Flow-Interview-questions</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/design/systemverilog/data-type-interview-questions/'
        class='card-header-title'
          title='Data-type-Interview-questions'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">Data-type-Interview-questions</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/design/systemverilog/differences-between-macros-and-parameters/'
        class='card-header-title'
          title='Differences-between-macros-and-parameters'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">Differences-between-macros-and-parameters</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/design/systemverilog/interface-interview-questions/'
        class='card-header-title'
          title='Interface-Interview-Questions'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">Interface-Interview-Questions</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/design/systemverilog/processes-interviewquestions/'
        class='card-header-title'
          title='Processes-InterviewQuestions'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">Processes-InterviewQuestions</p></a></div>
          </div></li>
      </div>
    </div></ul></li>
      </div>
    </div></ul></li>
      </div>
    </div><div class="card is-fs-expandable-icon"><div class="card-header">
      <a
        href='/formal/'
        class='card-header-title'>
        <i class='fa-solid fa-bars fa-lg'></i></a></div>
      </div><div class="is-expandable">
      <div class="is-sidebar-list-wrapper"><li class="is-marginless is-entries-expandable is-entries-shrinked"><div
            class="card"><div class="card-header">
      <a
        href='/formal/'
        class='card-header-title'
          title='形式验证'>
        <i class='fa-solid fa-bars fa-lg'></i><p class="pt-0 pb-0 pr-2 pl-1">形式验证</p></a><a class="card-header-icon is-icon-expandable is-paddingless is-icon-shrinked">
                <span class='icon'></span>
              </a>
            </div>
          </div><ul class="is-marginless"><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/formal/model_checking/'
        class='card-header-title'
          title='模型检查'>
        <i class='fa-solid fa-bars'></i><p class="pt-0 pb-0 pr-2 pl-0">模型检查</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/formal/equivalence_checking/'
        class='card-header-title'
          title='等价性检查'>
        <i class='fa-solid fa-bars'></i><p class="pt-0 pb-0 pr-2 pl-0">等价性检查</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless is-entries-expandable is-entries-shrinked"><div
            class="card"><div class="card-header">
      <a
        href='/formal/theorem_proving/'
        class='card-header-title'
          title='定理证明'>
        <i class='fa-solid fa-bars'></i><p class="pt-0 pb-0 pr-2 pl-0">定理证明</p></a><a class="card-header-icon is-icon-expandable is-paddingless is-icon-shrinked">
                <span class='icon'></span>
              </a>
            </div>
          </div><ul class="is-marginless"><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/formal/theorem_proving/acl2/'
        class='card-header-title'
          title='一文了解定理证明器 ACL2'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">一文了解定理证明器 ACL2</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/formal/theorem_proving/acl2_hardware/'
        class='card-header-title'
          title='使用 ACL2 进行硬件验证'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">使用 ACL2 进行硬件验证</p></a></div>
          </div></li>
      </div>
    </div></ul></li>
      </div>
    </div></ul></li>
      </div>
    </div></ul>
      </aside>
    </div>
    <div id="sidebarCollapsible" class="is-marginless">
      <div class="card is-uncollapse-action">
        <div
          id="sidebarUncollapse"
          class="card-header is-single-link"
          title="Collapse/Uncollapse sidebar"
        >
          <a class="card-header-title">
            <i class="fa-solid fa-angles-right fa-lg"></i>
          </a>
        </div>
      </div>
      <div class="card is-collapse-action">
        <div
          id="sidebarCollapse"
          class="card-header is-single-link"
          title="Collapse/Uncollapse sidebar"
        >
          <a class="card-header-title">
            <i class="fa-solid fa-angles-left fa-lg"></i>
            <p>折叠</p>
          </a>
        </div>
      </div>
    </div>
  </div>
</div>
<div id="sidebarMobileWrapper" class="column is-narrow is-hidden-desktop"></div>
<div class="columns is-mobile is-marginless is-scroll-smooth has-toc" id="contentContainer">
  <div class="column" id="content"><div id="contentTitle">Assertion</div>
<h1 id='assertion'>Assertion<a href='#assertion' class='anchor'>#</a>
</h1><p>Assertions are primarily used to validate the behavior of a design. An assertion is a check embedded in design or bound to a design unit during the simulation. Warnings or errors are generated on the failure of a specific condition or sequence of events.<br>
&ldquo;The values of variables used in assertions are sampled in the Preponed region of a time slot, and the assertions are evaluated during the Observed region.&rdquo;</p>
<p><img
  src="https://user-images.githubusercontent.com/110443214/193401940-f563aec9-ae86-466c-acbb-dc86883b86f0.png"
  alt="assertion"
  class="assertion"/>
</p>
<pre><code>                                 Figure.1.Types of assertion
</code></pre>
<p><strong>Advantages of using Assertions</strong></p>
<ul>
<li>Checks design specifications and reports errors or warnings in case of failure.</li>
<li>It improves debugging time. For example, a bug due to an illegal state transition can propagate to the output.</li>
<li>Can be used in formal verification.</li>
</ul>
<h2 id='assertion-cheat-sheet'>Assertion cheat sheet<a href='#assertion-cheat-sheet' class='anchor'>#</a>
</h2><table>
<thead>
<tr>
<th style="text-align:left">sr. no.</th>
<th style="text-align:left"><strong>Assertion</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:left">1.</td>
<td style="text-align:left"><a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/wiki/18.Assertion#immediate-assertion"
    class="is-pretty-link">Immediate assertion</a
>
</td>
</tr>
<tr>
<td style="text-align:left">2.</td>
<td style="text-align:left"><a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/wiki/18.Assertion#concurrent-assertion"
    class="is-pretty-link">Concurrent assertion</a
>
</td>
</tr>
<tr>
<td style="text-align:left">3.</td>
<td style="text-align:left"><a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/wiki/18.Assertion#sva-building-block"
    class="is-pretty-link">SVA Building Blocks</a
>
</td>
</tr>
<tr>
<td style="text-align:left">4.</td>
<td style="text-align:left"><a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/wiki/18.Assertion#svasystem-verilog-assertion-sequence"
    class="is-pretty-link">SVA Sequence</a
>
</td>
</tr>
<tr>
<td style="text-align:left">5.</td>
<td style="text-align:left"><a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/wiki/18.Assertion#implication-operator"
    class="is-pretty-link">Implication Operator</a
>
</td>
</tr>
<tr>
<td style="text-align:left">6.</td>
<td style="text-align:left"><a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/wiki/18.Assertion#repetition-operators"
    class="is-pretty-link">Repetition Operator</a
>
</td>
</tr>
<tr>
<td style="text-align:left">7.</td>
<td style="text-align:left"><a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/wiki/18.Assertion#sva-methods"
    class="is-pretty-link">SVA Built in methods</a
>
</td>
</tr>
<tr>
<td style="text-align:left">8.</td>
<td style="text-align:left"><a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/wiki/18.Assertion#disable-iff"
    class="is-pretty-link">Disable iff &amp; Ended</a
>
</td>
</tr>
<tr>
<td style="text-align:left">9.</td>
<td style="text-align:left"><a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/wiki/18.Assertion#variable-delay-in-sequence"
    class="is-pretty-link">Variable delay in SVA</a
>
</td>
</tr>
</tbody>
</table>
<pre><code>    Tabular column.1. Assertion
</code></pre>
<p><strong>There are two kinds of assertions:</strong></p>
<ul>
<li>Immediate Assertions</li>
<li>Concurrent Assertions</li>
</ul>
<hr>
<h2 id='immediate-assertion'>Immediate Assertion<a href='#immediate-assertion' class='anchor'>#</a>
</h2><p>The immediate assertion statement is a test of an expression performed when the statement is executed in the procedural code. If the expression evaluates to X, Z or 0, then it is interpreted as being false and the assertion is said to fail. Otherwise, the expression is interpreted as being true and the assertion is said to pass.</p>
<p><strong>Syntax:</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>label: <span style="color:#66d9ef">assert</span>(expression) action_block;
</span></span></code></pre></div><p><strong>Example:</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>condition1:<span style="color:#66d9ef">assert</span> (A<span style="color:#f92672">==</span><span style="color:#ae81ff">0</span> <span style="color:#f92672">&amp;&amp;</span> B<span style="color:#f92672">==</span><span style="color:#ae81ff">0</span>) $display(<span style="color:#e6db74">&#34; %0t, A=0 and B=0, assertion failed&#34;</span> ,$time);
</span></span></code></pre></div><ul>
<li>The action_block is executed immediately after the evaluation of the assert expression.</li>
<li>The action_block specifies what actions are taken upon success or failure of the assertion.</li>
</ul>
<p><code>action_block</code></p>
<ul>
<li>
<p>The pass statement is executed if the expression evaluates to true.</p>
</li>
<li>
<p>The statement associated with else is called a fail statement and is executed if the expression evaluates to false.</p>
</li>
<li>
<p>Both pass and fail statements are optional.</p>
</li>
<li>
<p>Since the assertion is a statement that something must be true, the failure of an assertion shall have a severity associated with it. By default, the severity of an assertion failure is an error.</p>
</li>
<li>
<p>Other severity levels can be specified by including one of the following severity system tasks in the fail statement:</p>
</li>
</ul>
<ol>
<li>
<p><strong>$fatal</strong> - It generates a run-time fatal assertion error, which terminates the simulation with an error code.</p>
</li>
<li>
<p><strong>$error</strong> - It is a simple SystemVerilog construct that emits an error severity message.</p>
</li>
<li>
<p><strong>$warning</strong> - It is a run-time warning, which can be suppressed in a tool-specific manner.</p>
</li>
<li>
<p><strong>$info</strong> - It indicates that the assertion failure carries no specific severity.</p>
</li>
</ol>
<ul>
<li>If an assertion fails and no else clause is specified, the tool shall, by default call $error.</li>
</ul>
<p>Below are the different forms of immediate assertion syntax with and without optional items</p>
<ol>
<li><strong>With Pass and Fail statement; Fail verbosity info</strong></li>
</ol>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>       <span style="color:#66d9ef">assert</span>(expression)   
</span></span><span style="display:flex;"><span>       $display(<span style="color:#960050;background-color:#1e0010">“</span>expression evaluates to true<span style="color:#960050;background-color:#1e0010">”</span>); 
</span></span><span style="display:flex;"><span>       <span style="color:#66d9ef">else</span>   
</span></span><span style="display:flex;"><span>       $info(<span style="color:#960050;background-color:#1e0010">“</span>expression evaluates to false<span style="color:#960050;background-color:#1e0010">”</span>);  
</span></span></code></pre></div><ol start="2">
<li><strong>Only With Pass statement</strong></li>
</ol>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>       <span style="color:#66d9ef">assert</span>(expression)  
</span></span><span style="display:flex;"><span>       $display(<span style="color:#960050;background-color:#1e0010">“</span>expression evaluates to true<span style="color:#960050;background-color:#1e0010">”</span>); 
</span></span></code></pre></div><ol start="3">
<li><strong>With Pass and Fail statement; Fail verbosity fatal</strong></li>
</ol>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>       <span style="color:#66d9ef">assert</span>(expression) $display(<span style="color:#960050;background-color:#1e0010">“</span>expression evaluates to true<span style="color:#960050;background-color:#1e0010">”</span>);  
</span></span><span style="display:flex;"><span>       <span style="color:#66d9ef">else</span> 
</span></span><span style="display:flex;"><span>       $fatal(<span style="color:#960050;background-color:#1e0010">“</span>expression evaluates to false<span style="color:#960050;background-color:#1e0010">”</span>);  
</span></span></code></pre></div><ol start="4">
<li><strong>Only With Fail statement; Multiple statements in Faile condition and Fail verbosity fatal</strong></li>
</ol>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>       <span style="color:#66d9ef">assert</span>(expression)  
</span></span><span style="display:flex;"><span>       <span style="color:#66d9ef">else</span> <span style="color:#66d9ef">begin</span>  
</span></span><span style="display:flex;"><span>        <span style="color:#960050;background-color:#1e0010">……</span>.  
</span></span><span style="display:flex;"><span>        <span style="color:#960050;background-color:#1e0010">……</span>.  
</span></span><span style="display:flex;"><span>       $fatal(<span style="color:#960050;background-color:#1e0010">“</span>expression evaluates to false<span style="color:#960050;background-color:#1e0010">”</span>);  
</span></span><span style="display:flex;"><span>       <span style="color:#66d9ef">end</span> 
</span></span></code></pre></div><ol start="5">
<li><strong>Only With Fail statement; Fail verbosity warning</strong></li>
</ol>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>       <span style="color:#66d9ef">assert</span>(expression)  
</span></span><span style="display:flex;"><span>       <span style="color:#66d9ef">else</span> 
</span></span><span style="display:flex;"><span>       $warning(<span style="color:#960050;background-color:#1e0010">“</span>expression evaluates to false<span style="color:#960050;background-color:#1e0010">”</span>);
</span></span></code></pre></div><ol start="6">
<li><strong>With Label and Fail statement; Fail verbosity warning</strong></li>
</ol>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>       label: <span style="color:#66d9ef">assert</span>(expression)   
</span></span><span style="display:flex;"><span>       <span style="color:#66d9ef">else</span> 
</span></span><span style="display:flex;"><span>       $warning(<span style="color:#960050;background-color:#1e0010">“</span>expression evaluates to false<span style="color:#960050;background-color:#1e0010">”</span>);  
</span></span></code></pre></div><p><strong>Example:</strong></p>
<p><strong>code snippet</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>       <span style="color:#66d9ef">always</span> @(<span style="color:#66d9ef">posedge</span> clk) 
</span></span><span style="display:flex;"><span>       <span style="color:#66d9ef">begin</span> 
</span></span><span style="display:flex;"><span>       <span style="color:#66d9ef">assert</span> (A<span style="color:#f92672">==</span><span style="color:#ae81ff">0</span> <span style="color:#f92672">&amp;&amp;</span> B<span style="color:#f92672">==</span><span style="color:#ae81ff">0</span>) $display(<span style="color:#e6db74">&#34;%0t, A=0 and B=0, assertion failed</span><span style="color:#ae81ff">\n</span><span style="color:#e6db74">&#34;</span>,$time);
</span></span><span style="display:flex;"><span>  
</span></span><span style="display:flex;"><span>       <span style="color:#66d9ef">else</span> <span style="color:#66d9ef">assert</span> (A<span style="color:#f92672">==</span><span style="color:#ae81ff">0</span> <span style="color:#f92672">&amp;&amp;</span> B<span style="color:#f92672">==</span><span style="color:#ae81ff">1</span>) $display(<span style="color:#e6db74">&#34;%0t, A=0 and B=1, assertion failed</span><span style="color:#ae81ff">\n</span><span style="color:#e6db74">&#34;</span>,$time);
</span></span><span style="display:flex;"><span>  
</span></span><span style="display:flex;"><span>       <span style="color:#66d9ef">else</span> <span style="color:#66d9ef">assert</span> (A<span style="color:#f92672">==</span><span style="color:#ae81ff">1</span> <span style="color:#f92672">&amp;&amp;</span> B<span style="color:#f92672">==</span><span style="color:#ae81ff">0</span>) $display(<span style="color:#e6db74">&#34;%0t, A=1 and B=0, assertion failed</span><span style="color:#ae81ff">\n</span><span style="color:#e6db74">&#34;</span>,$time);
</span></span><span style="display:flex;"><span>  
</span></span><span style="display:flex;"><span>       <span style="color:#66d9ef">else</span> <span style="color:#66d9ef">assert</span> (A<span style="color:#f92672">==</span><span style="color:#ae81ff">1</span> <span style="color:#f92672">&amp;&amp;</span> B<span style="color:#f92672">==</span><span style="color:#ae81ff">1</span>) $display(<span style="color:#e6db74">&#34;%0t, A=1 and B=1,assertion Success</span><span style="color:#ae81ff">\n</span><span style="color:#e6db74">&#34;</span>,$time);
</span></span><span style="display:flex;"><span>  
</span></span><span style="display:flex;"><span>       <span style="color:#66d9ef">else</span> $display(<span style="color:#e6db74">&#34;%0t fail</span><span style="color:#ae81ff">\n</span><span style="color:#e6db74">&#34;</span>,$time);
</span></span><span style="display:flex;"><span>       <span style="color:#66d9ef">end</span>
</span></span></code></pre></div><p>Below figure shows the Output of Immediate assertion</p>
<p><img
  src="https://user-images.githubusercontent.com/110443214/194863469-ca401f61-5cd6-4d95-8d5b-3dd6603e774e.png"
  alt="imm_out"
  class="imm_out"/>
</p>
<pre><code>                               Figure.2.Immediate assertion output
</code></pre>
<p><img
  src="https://user-images.githubusercontent.com/110443214/194863528-c10086ba-90a9-40d3-8a9c-ca0a5364869a.png"
  alt="imme_vcs"
  class="imme_vcs"/>
</p>
<p>Here there are four conditions, i.e 00,01,10,11 and the condition will be success when A and B both are high, so at that condition assertion is success and for other condition it is considered as failure.</p>
<p><strong>Github lab code link</strong>:https://github.com/muneeb-mbytes/SystemVerilog_Course/tree/production/assertion/immediate_assertion</p>
<p><strong>Github lab output link</strong>:https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/assertion/immediate_assertion/assertion.log</p>
<hr>
<h2 id='concurrent-assertion'>Concurrent Assertion<a href='#concurrent-assertion' class='anchor'>#</a>
</h2><ul>
<li>An assertion that checks the sequence of events spread over multiple clock cycles is called a concurrent assertion.</li>
<li>They execute in parallel with other always blocks concurrently, hence it is known as a concurrent assertion.</li>
<li>Unlike immediate assertion, the concurrent assertion is evaluated only at clock tick. Thus, it is a clock-based evaluation model and an expression used in the concurrent assertion is always tied to a clock definition.</li>
<li>The Keyword differentiates the immediate assertion from the concurrent assertion is “property.”</li>
</ul>
<p><strong>Following are the steps to create assertions:</strong></p>
<h3 id='sva-building-block'>SVA Building block<a href='#sva-building-block' class='anchor'>#</a>
</h3><p><strong>Step 1:</strong> Create Boolean expressions<br>
<strong>Step 2:</strong> Create sequence expressions<br>
<strong>Step 3:</strong> Create property<br>
<strong>Step 4:</strong> Assert property</p>
<p><img
  src="https://user-images.githubusercontent.com/110443214/193404169-e3f0203a-e949-409b-ae4c-730cc2ed9331.png"
  alt="assert steps"
  class="assert steps"/>
</p>
<pre><code>              Figure.3.Steps to create assertion  
</code></pre>
<p><strong>1.Boolean expressions</strong></p>
<p>The functionality is represented by the combination of multiple logical events. These events could be simple Boolean expressions.</p>
<p><strong>2.Sequence</strong></p>
<ul>
<li>In any design model, the functionality is represented by the combination of multiple logical events.</li>
<li>These events could be simple Boolean expression that get evaluated on the same clock edge or could be events that evaluate over a period of time involving multiple clock cycles.</li>
<li>Systemverilog asserion provides a key word to represent these events called &ldquo;sequence&rdquo;.</li>
<li>The basic syntax of a sequence is given below,</li>
</ul>
<p><strong>Syntax</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span><span style="color:#66d9ef">sequence</span> name_of_sequence;  
</span></span><span style="display:flex;"><span><span style="color:#f92672">&lt;</span>test expression<span style="color:#f92672">&gt;</span> 
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">endsequence</span>  
</span></span></code></pre></div><p><strong>3.Property</strong></p>
<ul>
<li>A number of sequences can be combined logically or sequentially to create more complex sequences.</li>
<li>Systemverilog asserion provides a keyword to represent these complex sequential behaviors called “property”.</li>
</ul>
<p><strong>Syntax</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span><span style="color:#66d9ef">property</span> name_of_property;
</span></span><span style="display:flex;"><span>  <span style="color:#f92672">&lt;</span>test expression<span style="color:#f92672">&gt;</span> <span style="color:#66d9ef">or</span>  
</span></span><span style="display:flex;"><span>  <span style="color:#f92672">&lt;</span>complex <span style="color:#66d9ef">sequence</span> expressions<span style="color:#f92672">&gt;</span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">endproperty</span>  
</span></span></code></pre></div><p><strong>4.Assert</strong></p>
<p>The property is the one that is verified during a simulation. It has to be asserted to take effect during a simulation. SVA provides a keyword called “assert” to check the property.</p>
<p><strong>Syntax</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>assertion_ name: <span style="color:#66d9ef">assert</span> <span style="color:#66d9ef">property</span>( property_name );
</span></span></code></pre></div><p><strong>Example:</strong></p>
<p><strong>code snippet</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>       <span style="color:#66d9ef">sequence</span> seq;
</span></span><span style="display:flex;"><span>       @(<span style="color:#66d9ef">posedge</span> clk) (A<span style="color:#f92672">==</span><span style="color:#ae81ff">1</span> <span style="color:#f92672">&amp;&amp;</span> B<span style="color:#f92672">==</span><span style="color:#ae81ff">1</span>);
</span></span><span style="display:flex;"><span>       <span style="color:#66d9ef">endsequence</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>       <span style="color:#66d9ef">property</span> ppt;
</span></span><span style="display:flex;"><span>       seq;
</span></span><span style="display:flex;"><span>       <span style="color:#66d9ef">endproperty</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>       <span style="color:#66d9ef">assert</span> <span style="color:#66d9ef">property</span> (ppt) 
</span></span><span style="display:flex;"><span>       $display(<span style="color:#e6db74">&#34; %0t, A=1 and B=1, assertion success&#34;</span>,$time);
</span></span><span style="display:flex;"><span>       <span style="color:#66d9ef">else</span> 
</span></span><span style="display:flex;"><span>       $display(<span style="color:#e6db74">&#34;%0t, A=%0b and B=%0b,assertion failure&#34;</span>, $time,A,B);
</span></span></code></pre></div><p>Below figure shows the Output of Concurrent assertion</p>
<p><img
  src="https://user-images.githubusercontent.com/110443214/194864046-45660851-ae65-41de-86ab-92f4c0c281a3.png"
  alt="con_out"
  class="con_out"/>
</p>
<pre><code>                               Figure.4.Concurrent assertion output
</code></pre>
<p><img
  src="https://user-images.githubusercontent.com/110443214/194864084-b6369c7c-016a-4972-af62-41d6f5d44793.png"
  alt="con_vcs"
  class="con_vcs"/>
</p>
<p>Here there are four conditions, i.e 00,01,10,11 and the condition will be success when A and B both are high, so at that condition, assertion is success and for other condition it is considered as failure.</p>
<p><strong>GitHub lab code link</strong>:https://github.com/muneeb-mbytes/SystemVerilog_Course/tree/production/assertion/concurrent_assertion</p>
<p><strong>GitHub lab output link</strong>:https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/assertion/concurrent_assertion/assertion.log</p>
<hr>
<h2 id='svasystem-verilog-assertion-sequence'>SVA(System Verilog Assertion) Sequence<a href='#svasystem-verilog-assertion-sequence' class='anchor'>#</a>
</h2><p>The  expressions expand over more  than one clock cycle is called a sequence. Sequences are build over SystemVerilog boolean expressions. If an expression checks properly, then the sequence is to be matched. The expressions evaluate over a period of time that may involve one or more clock cycles.</p>
<p>A property may involve checking of one or more sequential behaviours beginning at various times. An attempted evaluation of a sequence is a search for a match of the sequence beginning at a particular clock tick. To determine whether such a match exists, appropriate Boolean expressions are evaluated beginning at the particular clock tick and continuing at each successive clock tick until either a match is found or it is deduced that no match can exist.</p>
<p><strong>Syntax</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>     <span style="color:#66d9ef">sequence</span> <span style="color:#f92672">&lt;</span>sequence_name<span style="color:#f92672">&gt;</span>;
</span></span><span style="display:flex;"><span>     <span style="color:#f92672">&lt;</span>test expression<span style="color:#f92672">&gt;</span>;  
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">endsequence</span>     
</span></span></code></pre></div><p><img
  src="https://user-images.githubusercontent.com/110484152/194544442-58543caa-3e33-4554-ab50-5e5820a1dad1.png"
  alt="image"
  class="image"/>
</p>
<pre><code>                                               Fig 5: SVA Sequence    
</code></pre>
<table>
<thead>
<tr>
<th style="text-align:left">sr. no.</th>
<th style="text-align:left"><strong>Sequence</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:left">1.</td>
<td style="text-align:left"><a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/wiki/18.Assertion#1the-sequence-with-timing-relationship"
    class="is-pretty-link">Timing Relationship</a
>
</td>
</tr>
<tr>
<td style="text-align:left">2.</td>
<td style="text-align:left"><a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/wiki/18.Assertion#2the-sequence-with-a-logical-expression"
    class="is-pretty-link">Logical Relationship</a
>
</td>
</tr>
<tr>
<td style="text-align:left">3.</td>
<td style="text-align:left"><a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/wiki/18.Assertion#3multiple-sequences"
    class="is-pretty-link">Multiple Sequences</a
>
</td>
</tr>
<tr>
<td style="text-align:left">4.</td>
<td style="text-align:left"><a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/wiki/18.Assertion#4the-sequence-with-formal-argument"
    class="is-pretty-link">Formal Argument</a
>
</td>
</tr>
</tbody>
</table>
<p>1.The sequence with timing relationship<br>
2.The sequence with a logical expression<br>
3.Multiple sequences<br>
4.The sequence with Formal Argument</p>
<h2 id='1the-sequence-with-timing-relationship'><strong>1.The Sequence with Timing Relationship</strong><a href='#1the-sequence-with-timing-relationship' class='anchor'>#</a>
</h2><p>In SVA, clock cycle delays are represented by x “##” sign. For example, ##5 means 5 clock cycles.</p>
<p>Syntax:</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>      <span style="color:#66d9ef">sequence</span> seq_name;
</span></span><span style="display:flex;"><span>      variable_1  ##<span style="color:#f92672">&lt;</span>delay_value<span style="color:#f92672">&gt;</span>  variable_2 ;
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">endsequence</span>  
</span></span></code></pre></div><p>code snippet:</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>      <span style="color:#66d9ef">sequence</span> seqA;
</span></span><span style="display:flex;"><span>      x ##<span style="color:#ae81ff">5</span> y ;
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">endsequence</span>  
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">property</span> prop;
</span></span><span style="display:flex;"><span>      @(<span style="color:#66d9ef">posedge</span> clk) seqA;
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">endproperty</span>  
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>     time_a1:<span style="color:#66d9ef">assert</span> <span style="color:#66d9ef">property</span>(prop)  $info(<span style="color:#e6db74">&#34;assertion passed&#34;</span>);  <span style="color:#66d9ef">else</span> $error(<span style="color:#e6db74">&#34;assertion failed&#34;</span>);
</span></span></code></pre></div><p>Below sequence checks for the signal “x” being high on a given positive edge of the clock. If signal “x” is high on any given positive edge of the clock and  signal “y” should be high after 5 clock cycles . The assertion passed , otherwise assertion fails.</p>
<h2 id='2the-sequence-with-a-logical-expression'><strong>2.The sequence with a logical expression</strong><a href='#2the-sequence-with-a-logical-expression' class='anchor'>#</a>
</h2><p>Syntax:</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>      <span style="color:#66d9ef">sequence</span> seq_name;
</span></span><span style="display:flex;"><span>      variable_1 <span style="color:#f92672">&lt;</span>logical_operator<span style="color:#f92672">&gt;</span> variable_2;
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">endsequence</span>  
</span></span></code></pre></div><p>code Snippet:</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>      <span style="color:#66d9ef">sequence</span> seqB;
</span></span><span style="display:flex;"><span>      x <span style="color:#f92672">&amp;&amp;</span> y;
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">endsequence</span>  
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">property</span> prop;
</span></span><span style="display:flex;"><span>      @(<span style="color:#66d9ef">posedge</span> clk) seqB;
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">endproperty</span>  
</span></span><span style="display:flex;"><span>  
</span></span><span style="display:flex;"><span>      time_a1:<span style="color:#66d9ef">assert</span> <span style="color:#66d9ef">property</span>(prop)  $info(<span style="color:#e6db74">&#34;assertion passed&#34;</span>);  <span style="color:#66d9ef">else</span> $error(<span style="color:#e6db74">&#34;assertion failed&#34;</span>);
</span></span></code></pre></div><p>The above sequence, seqB checks that on every positive edge of the clock, both signals “X” and  “Y” are high, then assertion will pass. If one of the signals are low, the assertion will fail.</p>
<h2 id='3multiple-sequences'><strong>3.Multiple sequences</strong><a href='#3multiple-sequences' class='anchor'>#</a>
</h2><p>Multiple  sequences are evaluating and checking two or more sequences using operators, delay, clock etc&hellip;<br>
Here, two sequences &lsquo;seqA&rsquo; and &lsquo;seqB&rsquo; are shown below:</p>
<p>code snippet:</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>      <span style="color:#66d9ef">sequence</span> seqA;
</span></span><span style="display:flex;"><span>      x ##<span style="color:#ae81ff">5</span> y ;
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">endsequence</span>  
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span> 
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">sequence</span> seqB;
</span></span><span style="display:flex;"><span>      x <span style="color:#f92672">&amp;&amp;</span> y;
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">endsequence</span>  
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">property</span> prop;
</span></span><span style="display:flex;"><span>      @(<span style="color:#66d9ef">posedge</span> clk) seqA <span style="color:#f92672">|-&gt;</span> seqB;
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">endproperty</span>     
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>      time_a1:<span style="color:#66d9ef">assert</span> <span style="color:#66d9ef">property</span>(prop)  $info(<span style="color:#e6db74">&#34;assertion passed&#34;</span>);  <span style="color:#66d9ef">else</span> $error(<span style="color:#e6db74">&#34;assertion failed&#34;</span>);
</span></span></code></pre></div><ul>
<li>In seqA,  x ##5 y shows the timimg relationship between &lsquo;x&rsquo; and &lsquo;y&rsquo; having  five clock ticks.</li>
<li>In seqB,  x &amp;&amp; y shows logical relationship between &lsquo;x&rsquo; and &lsquo;y&rsquo; having logical AND operator.</li>
<li>Inside property(prop), we use overlapped implication operator (|-&gt;)  to evaluate the two sequences.</li>
<li>In seqA, if x is high, then after 5 clock ticks , the y will be evaluated and it should be high.</li>
<li>In seqB, if x  and y are both high ,then the seqB is evaluated .</li>
<li>Inside the property &lsquo;seqA |-&gt; seqB &rsquo; which  indicates if seqA is true, the seqB will be evaluated at the same cycle using overlapped implication operator .If it is true, the assertion will be passed otherwise it fails.</li>
</ul>
<p><strong>output</strong></p>
<p>The  figure below  shows that the output of sequence in assertions.</p>
<p><img
  src="https://user-images.githubusercontent.com/110484152/195001383-700a5923-26f9-4f21-aeb2-ee6b4b6ca4f9.png"
  alt="vnc seq"
  class="vnc seq"/>
</p>
<pre><code>                                               Fig 6: Sequence output  
</code></pre>
<p><strong>Waveform</strong></p>
<p><img
  src="https://user-images.githubusercontent.com/110484152/195001455-1cde9f07-1c7d-4cde-a8ca-14c30e07689e.png"
  alt="seq vnc wave"
  class="seq vnc wave"/>
</p>
<pre><code>                                                Fig 7: Sequence Waveform    
</code></pre>
<p><strong>Explanation</strong></p>
<p>In concurrent assertions, the assertions  are evaluated  only at the clock posedge. And effect of input conditions only reflect at the next posedge.
The output shows that  in seqA,  x=1 at 30ns and after 5 clock cycles, y=1 at 50ns.In seqB,  both x and y are high after 50ns. The  assertions will be passed after 50ns to 62ns.</p>
<p>Github code link:  <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/assertion/sequence/sequence.sv"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/assertion/sequence/sequence.sv</a
>
</p>
<p>Github output link: <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/assertion/sequence/sequence.log"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/assertion/sequence/sequence.log</a
>
</p>
<h2 id='4the-sequence-with-formal-argument'><strong>4.The sequence with Formal Argument</strong><a href='#4the-sequence-with-formal-argument' class='anchor'>#</a>
</h2><p>Sequences can have formal arguments in order to make sequences reusable. Formal argument can be represented by two types:</p>
<ol>
<li>Typed ( With Datatypes)</li>
<li>Untyped (Without datatypes)</li>
</ol>
<p>Code Snippet:</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>       <span style="color:#66d9ef">sequence</span> notype_seq (X,Y);
</span></span><span style="display:flex;"><span>         X <span style="color:#f92672">&amp;&amp;</span> Y;
</span></span><span style="display:flex;"><span>       <span style="color:#66d9ef">endsequence</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>       <span style="color:#66d9ef">sequence</span> withtype_seq (<span style="color:#66d9ef">bit</span> X, <span style="color:#66d9ef">bit</span> Y);
</span></span><span style="display:flex;"><span>         X <span style="color:#f92672">&amp;&amp;</span> Y;
</span></span><span style="display:flex;"><span>       <span style="color:#66d9ef">endsequence</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>       <span style="color:#66d9ef">property</span> a_b_notype_prop(a,b);
</span></span><span style="display:flex;"><span>         @ (<span style="color:#66d9ef">posedge</span> clk) a <span style="color:#f92672">|-&gt;</span> notype_seq(a,b);
</span></span><span style="display:flex;"><span>       <span style="color:#66d9ef">endproperty</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>       <span style="color:#66d9ef">property</span> c_d_type_prop(<span style="color:#66d9ef">bit</span> c, <span style="color:#66d9ef">bit</span> d);
</span></span><span style="display:flex;"><span>         @ (<span style="color:#66d9ef">posedge</span> clk) c <span style="color:#f92672">|-&gt;</span> withtype_seq(c,d);
</span></span><span style="display:flex;"><span>       <span style="color:#66d9ef">endproperty</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>       a_b_notype_assert <span style="color:#f92672">:</span> <span style="color:#66d9ef">assert</span> <span style="color:#66d9ef">property</span> (a_b_notype_prop(a,b))
</span></span><span style="display:flex;"><span>                           $info(<span style="color:#e6db74">&#34;assertion passed&#34;</span>);
</span></span><span style="display:flex;"><span>                           <span style="color:#66d9ef">else</span>
</span></span><span style="display:flex;"><span>                             $error(<span style="color:#e6db74">&#34;assertion failed&#34;</span>);
</span></span><span style="display:flex;"><span>       c_d_type_assert   <span style="color:#f92672">:</span> <span style="color:#66d9ef">assert</span> <span style="color:#66d9ef">property</span> (c_d_type_prop(c,d))
</span></span><span style="display:flex;"><span>                           $info(<span style="color:#e6db74">&#34;assertion passed&#34;</span>);
</span></span><span style="display:flex;"><span>                           <span style="color:#66d9ef">else</span>
</span></span><span style="display:flex;"><span>                             $error(<span style="color:#e6db74">&#34;assertion failed&#34;</span>);  
</span></span></code></pre></div><p><strong>Explanation</strong></p>
<p>The formal argument in SV Assertions example is shown above. In sequence_1 with using untyped formal argument, they were declared  variables without data types. In sequence_2, using typed formal argument includes variables with datatypes eg:(bit X, bit Y).Using overlapping implication operator, two property blocks works under initial condition. Using  assert property the input conditions were evaluated.<br>
In the assertion_1 and assertion_2 if both argument is 1 then assertion is pass otherwise fail because in the both sequence we perform And operation.<br>
In the a_b_notype_property if a=1 and in the c_d_type_property if c=1 then check notype sequence and withtype sequence.</p>
<p><strong>Output</strong></p>
<p><img
  src="https://user-images.githubusercontent.com/110448382/202258314-4b64025b-1334-440c-9688-f54030519b5a.png"
  alt="formal_argument"
  class="formal_argument"/>
</p>
<pre><code>                                       Fig 8: Formal_argument Output   
</code></pre>
<p><strong>Waveform</strong></p>
<p><img
  src="https://user-images.githubusercontent.com/110448382/202258384-73dc045e-36da-436e-9730-3d90c28034f3.png"
  alt="wave_formal_argument"
  class="wave_formal_argument"/>
</p>
<pre><code>                                       Fig 9: Output Waveform         
</code></pre>
<p><strong>Explanation</strong></p>
<p>At 25ns a=1 so it will check notype_seq and there a=1 and b=0 so at 25ns a_b_notype_assert is failed and c=0 so it will not check withtype_seq.<br>
At 35ns a=1 so it will check notype_seq and there a=1 and b=1 so at 35ns a_b_notype_assert is passed and c=1 so it will check nontype_seq and there c=1 and d=1 so at 35ns c_d_type_assert is passed<br>
At 45ns a=1 so it will check notype_seq and there a=1 and b=0 so at 45ns a_b_notype_assert is failed and c=1 so it will check nontype_seq and there c=1 and d=1 so at 45ns c_d_type_assert is passed<br>
At 55ns a=1 so it will check notype_seq and there a=1 and b=1 so at 55ns a_b_notype_assert is passed and c=1 so it will check nontype_seq and there c=1 and d=0 so at 55ns c_d_type_assert is failed</p>
<p>Github code link: <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/assertion/formal_argument/formal_argument.sv"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/assertion/formal_argument/formal_argument.sv</a
>
</p>
<p>Github output link: <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/assertion/formal_argument/formal_argument.log"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/assertion/formal_argument/formal_argument.log</a
>
</p>
<h1 id='variable-delay-in-sequence'>Variable Delay in sequence<a href='#variable-delay-in-sequence' class='anchor'>#</a>
</h1><ul>
<li><strong>static delay</strong></li>
</ul>
<p>The static delay means that using &rsquo; ## &rsquo; operator  inside the the sequence. It is same as the sequence with  timing relationship.</p>
<p><strong>Syntax</strong>:</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>variable_1  ## delay_value  variable_2;  
</span></span></code></pre></div><p>Example:</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>a ##<span style="color:#ae81ff">5</span> b;    
</span></span></code></pre></div><ul>
<li><strong>Variable delay</strong></li>
</ul>
<p>The variable delay works as loops. It is the main advantage over static delay.</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>     parameter_delay <span style="color:#f92672">=</span> <span style="color:#ae81ff">2</span>;
</span></span><span style="display:flex;"><span>    
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">sequence</span> delay_sequence(variable_delay);
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">int</span> delay;
</span></span><span style="display:flex;"><span>     (<span style="color:#ae81ff">1</span>,delay<span style="color:#f92672">=</span>variable_delay) ##<span style="color:#ae81ff">0</span> <span style="color:#66d9ef">first_match</span>((<span style="color:#ae81ff">1</span>,delay<span style="color:#f92672">=</span>delay<span style="color:#f92672">-</span><span style="color:#ae81ff">1</span>) [<span style="color:#f92672">*</span><span style="color:#ae81ff">0</span><span style="color:#f92672">:</span><span style="color:#960050;background-color:#1e0010">$</span>] ##<span style="color:#ae81ff">0</span> delay <span style="color:#f92672">&lt;=</span><span style="color:#ae81ff">0</span>);
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">endsequence</span>
</span></span><span style="display:flex;"><span>     
</span></span><span style="display:flex;"><span>     a_1: <span style="color:#66d9ef">assert</span> <span style="color:#66d9ef">property</span>(@(<span style="color:#66d9ef">posedge</span> clk) a <span style="color:#f92672">|-&gt;</span> delay_sequence(parameter_delay) <span style="color:#f92672">|-&gt;</span> b)
</span></span><span style="display:flex;"><span>     $info(<span style="color:#e6db74">&#34;assertion passed&#34;</span>); <span style="color:#66d9ef">else</span> $error(<span style="color:#e6db74">&#34;assertion failed&#34;</span>);
</span></span></code></pre></div><p>Explanation</p>
<ul>
<li>
<p>The  above program shows the example of variable delay in assertions. Inside  the program we assign parameter delay as &lsquo;2&rsquo;. This parameter_delay is copied to variable_delay, the variable value will be decremented on each clk cycle and checks for the value of ‘delay’ equals to ‘0’ .
The sequence delay_sequence has a variable parameter_delay which is passed from the property. That is actually assigned to variable_delay, which is in turn assigned to the local variable delay.</p>
</li>
<li>
<p>&lsquo;*0&rsquo; is called an empty match. For example a[*0:$] |-&gt; b means a [*0] or a [*1] or a [*2] .. a [$]</p>
</li>
<li>
<p>To avoid unexpected behaviours because of multiple matches or cause an assertion to never succeed because all threads of antecedent must be tested for property to succeed. The &lsquo;first_match&rsquo; operator matches only the first of possibly multiple matches for an evaluation attempt and causes all the subsequent matches to be discarded.</p>
</li>
</ul>
<p><strong>Output</strong></p>
<p><img
  src="https://user-images.githubusercontent.com/110484152/195001665-bc20deee-4ba9-48be-837d-937c2fe9d202.png"
  alt="variable vnc wave"
  class="variable vnc wave"/>
</p>
<pre><code>                                                 Fig 10: Output Waveform     
</code></pre>
<p><strong>Waveform</strong></p>
<p>parameter delay -2
<img
  src="https://user-images.githubusercontent.com/110484152/195001736-ae9ee1a3-2fe1-4b6e-96a8-e4ca164884ab.png"
  alt="variable correct  vncwave"
  class="variable correct  vncwave"/>
</p>
<pre><code>                                                 Fig 11:  Variable_delay Waveform  
</code></pre>
<p><strong>Explanation</strong></p>
<p>The output shows that, inside  the program we assign parameter delay as &lsquo;2&rsquo;.  First we take a = 1 at  5ns,after 2 clock cycles at 15ns  b is  not high. So the assertion is failed. Between 15ns to 25ns, a and b are same  and assertion will not taken because &lsquo;first match&rsquo; avoids duplication. Between 25ns to 35ns,the effect of input a and b is high, so it will pass the assertion. In addition to, between 45ns to 55ns the assertion is passed.</p>
<p>Github code link:  <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/assertion/variable_delay/variable_delay.sv"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/assertion/variable_delay/variable_delay.sv</a
>
</p>
<p>Github output link:  <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/assertion/variable_delay/variable_delay.log"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/assertion/variable_delay/variable_delay.log</a
>
</p>
<hr>
<h1 id='implication-operator'>Implication Operator<a href='#implication-operator' class='anchor'>#</a>
</h1><ul>
<li>
<p>If we want the sequence to be checked only after “a” is high, this can be achieved by using the implication operator. The implication is equivalent to an if-then structure.</p>
</li>
<li>
<p>The left-hand side of the implication is called the “antecedent” and the right-hand side is called the “consequent.”</p>
</li>
<li>
<p>It can be used only with property definitions not used with sequences.</p>
</li>
<li>
<p>There are two types of implication operators:</p>
</li>
</ul>
<ol>
<li>Overlapped implication (|-&gt;)</li>
<li>Non-overlapped implication (|=&gt;)</li>
</ol>
<p><img
  src="https://user-images.githubusercontent.com/110448056/193802210-e3e98236-bb66-457f-996f-e401f28752e4.png"
  alt="implication"
  class="implication"/>
</p>
<pre><code>                             Fig.12 Implication Operators in Assertions
</code></pre>
<h2 id='1overlapped-implication'>1.Overlapped Implication<a href='#1overlapped-implication' class='anchor'>#</a>
</h2><ul>
<li>It is denoted by <strong>|-&gt;</strong>.</li>
<li>If there is a match on the antecedent, then the consequent expression is evaluated in the <strong>same clock cycle</strong>.</li>
</ul>
<p><strong>Syntax:-</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span><span style="color:#f92672">&lt;</span>Antecedent<span style="color:#f92672">&gt;</span> <span style="color:#f92672">|-&gt;</span> <span style="color:#f92672">&lt;</span>Consequent<span style="color:#f92672">&gt;</span>
</span></span></code></pre></div><p><strong>Example:-</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>    <span style="color:#66d9ef">property</span> p;
</span></span><span style="display:flex;"><span>       @(<span style="color:#66d9ef">posedge</span> clk) a <span style="color:#f92672">|-&gt;</span> b;
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">endproperty</span>  
</span></span><span style="display:flex;"><span>    a: <span style="color:#66d9ef">assert</span> <span style="color:#66d9ef">property</span>(p);  
</span></span></code></pre></div><p>In the above example when &ldquo;a&rdquo; is high on the positive edge of clock cycle then &ldquo;b&rdquo; will be evaluated and based on that assertion will be passed or fail.</p>
<p><img
  src="https://user-images.githubusercontent.com/113416660/194701363-d422f911-9f3e-45d5-9227-fc2f0c206c5c.png"
  alt="OI"
  class="OI"/>
</p>
<pre><code>                   Fig.13 Overlapped Implication
</code></pre>
<p><strong>Code snippet:</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>      <span style="color:#66d9ef">module</span> overlapped_assertion;
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">bit</span> clk,a,b,valid;
</span></span><span style="display:flex;"><span>  
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">always</span> #<span style="color:#ae81ff">5</span> clk <span style="color:#f92672">=</span> <span style="color:#f92672">~</span>clk; <span style="color:#75715e">//clock generation
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>  
</span></span><span style="display:flex;"><span>      <span style="color:#75715e">//generating &#39;a&#39;
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>      <span style="color:#66d9ef">initial</span> <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>        valid<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>       #<span style="color:#ae81ff">15</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;
</span></span><span style="display:flex;"><span>       #<span style="color:#ae81ff">10</span> b<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>       #<span style="color:#ae81ff">12</span> b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;
</span></span><span style="display:flex;"><span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>        valid<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;
</span></span><span style="display:flex;"><span>       #<span style="color:#ae81ff">15</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;
</span></span><span style="display:flex;"><span>       #<span style="color:#ae81ff">100</span> $finish;
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>     
</span></span><span style="display:flex;"><span>      <span style="color:#75715e">// property definition
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>      <span style="color:#66d9ef">property</span> p;
</span></span><span style="display:flex;"><span>        @(<span style="color:#66d9ef">posedge</span> clk) valid <span style="color:#f92672">|-&gt;</span> (a ##<span style="color:#ae81ff">3</span> b);
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">endproperty</span>
</span></span><span style="display:flex;"><span> 
</span></span><span style="display:flex;"><span>     <span style="color:#75715e">//calling assert property
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       a_1: <span style="color:#66d9ef">assert</span> <span style="color:#66d9ef">property</span>(p)
</span></span><span style="display:flex;"><span>         $info(<span style="color:#e6db74">&#34;pass&#34;</span>);
</span></span><span style="display:flex;"><span>         <span style="color:#66d9ef">else</span>
</span></span><span style="display:flex;"><span>          $info(<span style="color:#e6db74">&#34;fail&#34;</span>);
</span></span><span style="display:flex;"><span> 
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">endmodule</span>
</span></span></code></pre></div><p><strong>Output:</strong></p>
<p>The below figure will shows the overlapped implication output. here, at 5ns first posedge comes and at that point valid and a both are high so it will check for b after 3 clock cycles at 35ns b is high so assertion passed if b is not high at that point then assertion is fail and this same process will be followed for other posedges till $finish is called.</p>
<p><img
  src="https://user-images.githubusercontent.com/110448056/195046029-2e0350eb-166b-4f8a-8484-b6212546fdbb.png"
  alt="overlapped"
  class="overlapped"/>
</p>
<pre><code>                                Fig.14 Output of overlapped implication
</code></pre>
<p><strong>Output Waveform:</strong></p>
<p><img
  src="https://user-images.githubusercontent.com/110448056/195083321-39b773e9-766f-412b-abf7-18046de20cbe.png"
  alt="overlapped_synopsys"
  class="overlapped_synopsys"/>
</p>
<pre><code>                                Fig.15 Overlapped Waveform
</code></pre>
<p><strong>Github lab code link:-</strong> <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/tree/production/assertion/implication_operator/overlapped_implication"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/tree/production/assertion/implication_operator/overlapped_implication</a
>
</p>
<p><strong>Github lab output link:-</strong> <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/assertion/implication_operator/overlapped_implication/overlapped.log"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/assertion/implication_operator/overlapped_implication/overlapped.log</a
>
</p>
<h2 id='overlapped-implication-types'>Overlapped Implication Types:<a href='#overlapped-implication-types' class='anchor'>#</a>
</h2><h3 id='the-implication-with-a-fixed-delay-on-the-consequent'>The implication with a fixed delay on the consequent<a href='#the-implication-with-a-fixed-delay-on-the-consequent' class='anchor'>#</a>
</h3><ul>
<li>Below property checks that, if signal “a” is high on a given positive clock edge, then signal “b” should be high after 2 clock cycles.</li>
<li>Fixed delay can be denoted as <code>##n</code> here n will specify the time.</li>
</ul>
<p><strong>Syntax:-</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span><span style="color:#f92672">&lt;</span>Antecedent<span style="color:#f92672">&gt;</span> <span style="color:#f92672">|-&gt;</span> ##<span style="color:#f92672">&lt;</span>value<span style="color:#f92672">&gt;</span> <span style="color:#f92672">&lt;</span>Consequent<span style="color:#f92672">&gt;</span> 
</span></span></code></pre></div><p><strong>Example:-</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span><span style="color:#66d9ef">property</span> p;  
</span></span><span style="display:flex;"><span>@(<span style="color:#66d9ef">posedge</span> clk) a <span style="color:#f92672">|-&gt;</span> ##<span style="color:#ae81ff">2</span> b;  
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">endproperty</span> 
</span></span><span style="display:flex;"><span>a: <span style="color:#66d9ef">assert</span> <span style="color:#66d9ef">property</span>(p);
</span></span></code></pre></div><p><img
  src="https://user-images.githubusercontent.com/113416660/194690924-c2068c21-e138-4561-8c4b-8e5648dfed9d.png"
  alt="Fixed_delay"
  class="Fixed_delay"/>
</p>
<pre><code>                 Fig.16 Fixed Delay  
</code></pre>
<h3 id='the-implication-with-a-sequence-as-an-antecedent'>The implication with a sequence as an antecedent<a href='#the-implication-with-a-sequence-as-an-antecedent' class='anchor'>#</a>
</h3><ul>
<li>Below property checks that, if the sequence seq_1 is true on a given positive edge of the clock, then start checking the seq_2 (“d” should be low, 2
clock cycles after seq_1 is true).</li>
</ul>
<p><strong>Syntax:-</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span><span style="color:#f92672">&lt;</span>Sequence1<span style="color:#f92672">&gt;</span> <span style="color:#f92672">|-&gt;</span> <span style="color:#f92672">&lt;</span>Sequence2<span style="color:#f92672">&gt;</span>
</span></span></code></pre></div><p><strong>Example:-</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span><span style="color:#66d9ef">sequence</span> seq_1;  
</span></span><span style="display:flex;"><span>(a <span style="color:#f92672">&amp;&amp;</span> b) ##<span style="color:#ae81ff">1</span> c; 
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">endsequence</span> 
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">sequence</span> seq_2; 
</span></span><span style="display:flex;"><span>##<span style="color:#ae81ff">2</span> <span style="color:#f92672">!</span>d;  
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">endsequence</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">property</span> p; 
</span></span><span style="display:flex;"><span>@(<span style="color:#66d9ef">posedge</span> clk) seq_1 <span style="color:#f92672">|-&gt;</span> seq_2; 
</span></span><span style="display:flex;"><span>endpeoperty
</span></span><span style="display:flex;"><span>a: <span style="color:#66d9ef">assert</span> <span style="color:#66d9ef">property</span>(p);
</span></span></code></pre></div><h3 id='timing-windows-in-sva-checkers'>Timing windows in SVA Checkers<a href='#timing-windows-in-sva-checkers' class='anchor'>#</a>
</h3><ul>
<li>Below property checks that, if signal “a” is high on a given positive clock edge, then within 1 to 3 clock cycles, the signal “b” should be high.</li>
</ul>
<p><strong>Syntax</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span><span style="color:#f92672">&lt;</span>Antecedent<span style="color:#f92672">&gt;</span> <span style="color:#f92672">|-&gt;</span> ##[<span style="color:#ae81ff">1</span><span style="color:#f92672">:&lt;</span>value<span style="color:#f92672">&gt;</span>] <span style="color:#f92672">&lt;</span>Consequent<span style="color:#f92672">&gt;</span>
</span></span></code></pre></div><p><strong>Example:-</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span><span style="color:#66d9ef">property</span> p;
</span></span><span style="display:flex;"><span>@(<span style="color:#66d9ef">posedge</span> clk)
</span></span><span style="display:flex;"><span>a <span style="color:#f92672">|-&gt;</span> ##[<span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">3</span>] b; 
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">endproperty</span> 
</span></span><span style="display:flex;"><span>a: <span style="color:#66d9ef">assert</span> <span style="color:#66d9ef">property</span>(p); 
</span></span></code></pre></div><p><img
  src="https://user-images.githubusercontent.com/113416660/194699792-4b945e11-4859-4cd6-a76e-e6ed94604225.png"
  alt="Timing_windows"
  class="Timing_windows"/>
</p>
<pre><code>                      Fig.17 Timing Window  
</code></pre>
<h3 id='overlapping-timing-window'>Overlapping timing window<a href='#overlapping-timing-window' class='anchor'>#</a>
</h3><ul>
<li>Below property checks that, if signal “a” is high on a given positive clock edge, then signal “b” should be high in the same clock cycle or within 4
clock cycles.</li>
</ul>
<p><strong>Syntax:-</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span><span style="color:#f92672">&lt;</span>Antecedent<span style="color:#f92672">&gt;</span> <span style="color:#f92672">|-&gt;</span> ##[<span style="color:#ae81ff">0</span><span style="color:#f92672">:&lt;</span>value<span style="color:#f92672">&gt;</span>] <span style="color:#f92672">&lt;</span>Consequent<span style="color:#f92672">&gt;</span>
</span></span></code></pre></div><p><strong>Example:-</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span><span style="color:#66d9ef">property</span> p;
</span></span><span style="display:flex;"><span>@(<span style="color:#66d9ef">posedge</span> clk)
</span></span><span style="display:flex;"><span>a <span style="color:#f92672">|-&gt;</span> ##[<span style="color:#ae81ff">0</span><span style="color:#f92672">:</span><span style="color:#ae81ff">3</span>] b;
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">endproperty</span>
</span></span><span style="display:flex;"><span>a: <span style="color:#66d9ef">assert</span> <span style="color:#66d9ef">property</span>(p);
</span></span></code></pre></div><p><img
  src="https://user-images.githubusercontent.com/113416660/194700106-4dc0af64-3d93-4abf-b0ce-c0f836036316.png"
  alt="Overlapping_timing_window"
  class="Overlapping_timing_window"/>
</p>
<pre><code>                        Fig.18 Overlapping Timing Window
</code></pre>
<h3 id='indefinite-timing-window'>Indefinite timing window<a href='#indefinite-timing-window' class='anchor'>#</a>
</h3><ul>
<li>The upper limit of the timing window specified in the right-hand side can be defined with a “$” sign which implies that there is no upper bound for
timing. This is called the “eventuality” operator. The checker will keep checking for a match until the end of the simulation.</li>
<li>Below property checks that, if signal “a” is high on a given positive clock edge, then signal “b” will be high eventually starting from the next clock
cycle.</li>
</ul>
<p><strong>Syntax:-</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span><span style="color:#f92672">&lt;</span>Antecedent<span style="color:#f92672">&gt;</span> <span style="color:#f92672">|-&gt;</span> ##[<span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#960050;background-color:#1e0010">$</span>] <span style="color:#f92672">&lt;</span>Consequent<span style="color:#f92672">&gt;</span>
</span></span></code></pre></div><p><strong>Example:-</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span><span style="color:#66d9ef">property</span> p;
</span></span><span style="display:flex;"><span>@(<span style="color:#66d9ef">posedge</span> clk)
</span></span><span style="display:flex;"><span>a <span style="color:#f92672">|-&gt;</span> ##[<span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#960050;background-color:#1e0010">$</span>] b;
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">endproperty</span>
</span></span><span style="display:flex;"><span>a: <span style="color:#66d9ef">assert</span> <span style="color:#66d9ef">property</span>(p);
</span></span></code></pre></div><p><img
  src="https://user-images.githubusercontent.com/113416660/194702648-6cba6922-c4a2-49c0-bfd5-473307da558d.png"
  alt="Indefinite_timing_window"
  class="Indefinite_timing_window"/>
</p>
<pre><code>                      Fig.19 Indefinite Timing Window  
</code></pre>
<h2 id='2non-overlapped-implication'>2.Non-overlapped Implication:<a href='#2non-overlapped-implication' class='anchor'>#</a>
</h2><ul>
<li>The non-overlapped implication is denoted by the symbol <strong>|=&gt;</strong>.</li>
<li>If there is a match on the antecedent, then the consequent expression is evaluated in the <strong>next clock cycle</strong>.</li>
</ul>
<p><strong>Syntax:-</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span><span style="color:#f92672">&lt;</span>Antecedent<span style="color:#f92672">&gt;</span> <span style="color:#f92672">|=&gt;</span> <span style="color:#f92672">&lt;</span>Consequent<span style="color:#f92672">&gt;</span>
</span></span></code></pre></div><p><strong>Example :-</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span><span style="color:#66d9ef">property</span> p;
</span></span><span style="display:flex;"><span>@(<span style="color:#66d9ef">posedge</span> clk) a <span style="color:#f92672">|=&gt;</span>b;
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">endproperty</span>
</span></span><span style="display:flex;"><span>a: <span style="color:#66d9ef">assert</span> <span style="color:#66d9ef">property</span>( p );  
</span></span></code></pre></div><p>In the above example if signal “a” is high on a given positive clock edge, then signal “b” should be high on the next clock edge.</p>
<p><img
  src="https://user-images.githubusercontent.com/113416660/194479830-28ba2119-5689-4dcd-8168-0a9997c03476.png"
  alt="NOI"
  class="NOI"/>
</p>
<pre><code>                        Fig.20 Non-Overlapped Implication
</code></pre>
<p><strong>Code snippet:</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>      <span style="color:#66d9ef">module</span> nonoverlapped_assertion;
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">bit</span> clk,a,b,valid;
</span></span><span style="display:flex;"><span>  
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">always</span> #<span style="color:#ae81ff">5</span> clk <span style="color:#f92672">=</span> <span style="color:#f92672">~</span>clk; <span style="color:#75715e">//clock generation
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>  
</span></span><span style="display:flex;"><span>      <span style="color:#75715e">//generating &#39;a&#39;
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>      <span style="color:#66d9ef">initial</span> <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>        valid<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>       #<span style="color:#ae81ff">15</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;
</span></span><span style="display:flex;"><span>       #<span style="color:#ae81ff">10</span> b<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>       #<span style="color:#ae81ff">12</span> b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;
</span></span><span style="display:flex;"><span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>        valid<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;
</span></span><span style="display:flex;"><span>       #<span style="color:#ae81ff">15</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;
</span></span><span style="display:flex;"><span>       #<span style="color:#ae81ff">100</span> $finish;
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>     
</span></span><span style="display:flex;"><span>      <span style="color:#75715e">// property definition
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>      <span style="color:#66d9ef">property</span> p;
</span></span><span style="display:flex;"><span>        @(<span style="color:#66d9ef">posedge</span> clk) valid <span style="color:#f92672">|=&gt;</span> (a ##<span style="color:#ae81ff">3</span> b);
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">endproperty</span>
</span></span><span style="display:flex;"><span> 
</span></span><span style="display:flex;"><span>     <span style="color:#75715e">//calling assert property
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       a_1: <span style="color:#66d9ef">assert</span> <span style="color:#66d9ef">property</span>(p)
</span></span><span style="display:flex;"><span>         $info(<span style="color:#e6db74">&#34;pass&#34;</span>);
</span></span><span style="display:flex;"><span>         <span style="color:#66d9ef">else</span>
</span></span><span style="display:flex;"><span>          $info(<span style="color:#e6db74">&#34;fail&#34;</span>);
</span></span><span style="display:flex;"><span> 
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">endmodule</span>
</span></span></code></pre></div><p><strong>Output:</strong></p>
<p>The below figure will shows the nonoverlapped implication output. here, at 5ns first posedge comes and at that point valid is high after one clock cycle at 15ns a is high so it will check for b after 3 clock cycles at 45ns b is low so assertion failed if b is high at that point assertion is pass and this same process will be followed for other posedges till $finish is called.</p>
<p><img
  src="https://user-images.githubusercontent.com/110448056/195043403-a2c53f1a-8d3c-47d1-bc2a-35a97e80c533.png"
  alt="nonoverlapped"
  class="nonoverlapped"/>
</p>
<pre><code>                                   Fig.21 Output of nonoverlapped implication
</code></pre>
<p><strong>Output Waveform:</strong></p>
<p><img
  src="https://user-images.githubusercontent.com/110448056/195083205-eb792816-2eb7-4fd4-b4a6-af64f09b7afa.png"
  alt="nonoverlapped_synopsys"
  class="nonoverlapped_synopsys"/>
</p>
<pre><code>                                    Fig.22 Nonoverlapped Waveform
</code></pre>
<p><strong>Github lab code link:-</strong> <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/tree/production/assertion/implication_operator/nonoverlapped_implication"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/tree/production/assertion/implication_operator/nonoverlapped_implication</a
>
</p>
<p><strong>Github lab output link:-</strong> <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/assertion/implication_operator/nonoverlapped_implication/nonoverlapped.log"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/assertion/implication_operator/nonoverlapped_implication/nonoverlapped.log</a
>
</p>
<hr>
<h1 id='repetition-operators'>Repetition Operators:<a href='#repetition-operators' class='anchor'>#</a>
</h1><p><img
  src="https://user-images.githubusercontent.com/110448382/194774531-c8270872-9bd5-4a44-9904-a4a8dbdf1508.png"
  alt="repetition"
  class="repetition"/>
</p>
<pre><code>                               Figure.23 Types of repetition operator
</code></pre>
<h3 id='consecutive-repetition'>Consecutive repetition<a href='#consecutive-repetition' class='anchor'>#</a>
</h3><div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span><span style="color:#66d9ef">property</span> p;
</span></span><span style="display:flex;"><span>@(<span style="color:#66d9ef">posedge</span> clk) a <span style="color:#f92672">|-&gt;</span> ##<span style="color:#ae81ff">1</span> b ##<span style="color:#ae81ff">1</span> b ##<span style="color:#ae81ff">1</span> b;
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">endproperty</span> 
</span></span><span style="display:flex;"><span>a: <span style="color:#66d9ef">assert</span> <span style="color:#66d9ef">property</span>(p);
</span></span></code></pre></div><p>The above property checks that, if the signal “a” is high on given posedge of the clock, the signal “b” should be high for 3 consecutive clock cycles.</p>
<p>The Consecutive repetition operator is used to specify that a signal or a sequence will match continuously for the number of clocks specified.</p>
<p><strong>Syntax:</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>signal [<span style="color:#f92672">*</span>n] <span style="color:#66d9ef">or</span> <span style="color:#66d9ef">sequence</span> [<span style="color:#f92672">*</span>n]
</span></span></code></pre></div><p>&ldquo;n&rdquo; is the number of repetitions.</p>
<p>with repetition operator above sequence can be re-written as,</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span><span style="color:#66d9ef">property</span> p;  
</span></span><span style="display:flex;"><span>@(<span style="color:#66d9ef">posedge</span> clk) a <span style="color:#f92672">|-&gt;</span> ##<span style="color:#ae81ff">1</span> b[<span style="color:#f92672">*</span><span style="color:#ae81ff">3</span>] ##<span style="color:#ae81ff">1</span> c;  
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">endproperty</span> 
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>a: <span style="color:#66d9ef">assert</span> <span style="color:#66d9ef">property</span>(p);
</span></span></code></pre></div><p><strong>Example:</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>    <span style="color:#66d9ef">module</span> consecutive_repetition;     
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">bit</span> clk,a,b;   
</span></span><span style="display:flex;"><span> 
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">always</span> #<span style="color:#ae81ff">5</span> clk <span style="color:#f92672">=</span> <span style="color:#f92672">~</span>clk; <span style="color:#75715e">//clock generation  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span> 
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">initial</span> <span style="color:#66d9ef">begin</span>  
</span></span><span style="display:flex;"><span>       a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;  
</span></span><span style="display:flex;"><span>       #<span style="color:#ae81ff">15</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;  <span style="color:#75715e">//15  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>;  <span style="color:#75715e">//25  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>;  <span style="color:#75715e">//35  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>;  <span style="color:#75715e">//45  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>;  <span style="color:#75715e">//55  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>;  <span style="color:#75715e">//65  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>;  <span style="color:#75715e">//75  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;  <span style="color:#75715e">//85  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;  <span style="color:#75715e">//95  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;  <span style="color:#75715e">//105  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>;  <span style="color:#75715e">//115  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>;  <span style="color:#75715e">//125  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>;  <span style="color:#75715e">//135  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;  <span style="color:#75715e">//145  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;  <span style="color:#75715e">//155  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span>;  
</span></span><span style="display:flex;"><span>       $finish;  
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">end</span>  
</span></span><span style="display:flex;"><span>   
</span></span><span style="display:flex;"><span>     <span style="color:#75715e">//property definition  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>     <span style="color:#66d9ef">property</span> p;  
</span></span><span style="display:flex;"><span>       @(<span style="color:#66d9ef">posedge</span> clk) a <span style="color:#f92672">|-&gt;</span> ##<span style="color:#ae81ff">1</span> b[<span style="color:#f92672">*</span><span style="color:#ae81ff">3</span>];  
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">endproperty</span>  
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>     <span style="color:#75715e">//calling assert property  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>     a_1: <span style="color:#66d9ef">assert</span> <span style="color:#66d9ef">property</span>(p)  
</span></span><span style="display:flex;"><span>           $info(<span style="color:#e6db74">&#34;Pass&#34;</span>);  
</span></span><span style="display:flex;"><span>         <span style="color:#66d9ef">else</span>  
</span></span><span style="display:flex;"><span>           $info(<span style="color:#e6db74">&#34;Fail&#34;</span>);  
</span></span><span style="display:flex;"><span>   
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">endmodule</span>   
</span></span></code></pre></div><p><strong>Output:</strong></p>
<p>In below figure,At 25ns a=1, and after 1 clock-cycle(##1) b =1 for 3 consecutive clock cycle.Hence, $info displayed as pass at 55ns.
At 65ns a=1, but after 1 clock-cycle b=1 for only 2 cosecutive times. Hence $info displayed fail at 95ns.
At 105ns a=1, but b=0 after 1 clock-cycle.Hence $info displayed pass at 115ns.</p>
<p><img
  src="https://user-images.githubusercontent.com/110448382/195191968-8fae8051-d3ff-41ae-8124-dde0b7403a67.png"
  alt="con"
  class="con"/>
</p>
<pre><code>                               Figure.24 Consecutive repetition operator output
</code></pre>
<p><strong>Waveform Output:</strong></p>
<p><img
  src="https://user-images.githubusercontent.com/110448382/195191881-89ff8bf2-cba6-4b01-9ddd-66182445025c.png"
  alt="con"
  class="con"/>
</p>
<pre><code>                               Figure.25 Consecutive repetition waveform output
</code></pre>
<p><strong>Github lab code link</strong>: <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/tree/production/assertion/repetition_operators/consecutive_repetition"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/tree/production/assertion/repetition_operators/consecutive_repetition</a
>
</p>
<p><strong>Github lab output link</strong>: <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/assertion/repetition_operators/consecutive_repetition/consecutive_repetition.log"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/assertion/repetition_operators/consecutive_repetition/consecutive_repetition.log</a
>
</p>
<h3 id='go-to-repetition'>go to repetition<a href='#go-to-repetition' class='anchor'>#</a>
</h3><p>The go-to repetition operator is used to specify that a signal will match the number of times specified not necessarily on continuous clock cycles.</p>
<p><strong>Syntax:</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>signal [<span style="color:#f92672">-&gt;</span>n]    
</span></span></code></pre></div><div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span><span style="color:#66d9ef">property</span> p;  
</span></span><span style="display:flex;"><span>  @(<span style="color:#66d9ef">posedge</span> clk) a <span style="color:#f92672">|-&gt;</span> ##<span style="color:#ae81ff">1</span> b[<span style="color:#f92672">-&gt;</span><span style="color:#ae81ff">3</span>] ##<span style="color:#ae81ff">1</span> c;  
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">endproperty</span> 
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>a: <span style="color:#66d9ef">assert</span> <span style="color:#66d9ef">property</span>(p);
</span></span></code></pre></div><p>The above property checks that, if the signal “a” is high on given posedge of the clock, the signal “b” should be high for 3 clock cycles followed by “c” should be high after ”b” is high for the third time.</p>
<p><strong>Example:</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>    <span style="color:#66d9ef">module</span> goto_repetition;  
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">bit</span> clk,a,b,c;   
</span></span><span style="display:flex;"><span> 
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">always</span> #<span style="color:#ae81ff">5</span> clk <span style="color:#f92672">=</span> <span style="color:#f92672">~</span>clk; <span style="color:#75715e">//clock generation  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>   
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">initial</span> <span style="color:#66d9ef">begin</span>  
</span></span><span style="display:flex;"><span>       a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;  
</span></span><span style="display:flex;"><span>       #<span style="color:#ae81ff">15</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; c<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; <span style="color:#75715e">//15  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; c<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; <span style="color:#75715e">//25  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; c<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; <span style="color:#75715e">//35  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; c<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; <span style="color:#75715e">//45  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; c<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; <span style="color:#75715e">//55  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; c<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; <span style="color:#75715e">//65  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; c<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; <span style="color:#75715e">//75  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; c<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; <span style="color:#75715e">//85  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; c<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; <span style="color:#75715e">//95  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; c<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; <span style="color:#75715e">//105  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; c<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; <span style="color:#75715e">//115  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; c<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; <span style="color:#75715e">//125  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; c<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; <span style="color:#75715e">//135  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; c<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; <span style="color:#75715e">//145  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; c<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; <span style="color:#75715e">//155  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span>;  
</span></span><span style="display:flex;"><span>       $finish;  
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">end</span>  
</span></span><span style="display:flex;"><span> 
</span></span><span style="display:flex;"><span>     <span style="color:#75715e">//property definition  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>     <span style="color:#66d9ef">property</span> p;  
</span></span><span style="display:flex;"><span>       @(<span style="color:#66d9ef">posedge</span> clk) a <span style="color:#f92672">|-&gt;</span> b[<span style="color:#f92672">-&gt;</span><span style="color:#ae81ff">3</span>] ##<span style="color:#ae81ff">1</span> c;  
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">endproperty</span>  
</span></span><span style="display:flex;"><span>     <span style="color:#75715e">//calling assert property  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       a_1: <span style="color:#66d9ef">assert</span> <span style="color:#66d9ef">property</span>(p)  
</span></span><span style="display:flex;"><span>           $info(<span style="color:#e6db74">&#34;Pass&#34;</span>);  
</span></span><span style="display:flex;"><span>         <span style="color:#66d9ef">else</span>  
</span></span><span style="display:flex;"><span>           $info(<span style="color:#e6db74">&#34;Fail&#34;</span>);  
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">endmodule</span>  
</span></span></code></pre></div><p><strong>Output:</strong></p>
<p>In below figure, at 25ns a=1, b can be 1 on any clock-cycle for 3 times, not necesserily on consecutive clock-cycle and c=1 after 1 clock-cycle follwed by b, but c=0 at 75ns. Hence, $info displayed fail at 75ns.
At 95ns a=1, and b=1 for 3 times then c=1 after 1 clock-cycle(##1) i.e at 155ns. Hence, $info displayed pass at 155ns.</p>
<p><img
  src="https://user-images.githubusercontent.com/110448382/195192218-e2b19661-7e8f-433f-81a8-cf38e5c5db42.png"
  alt="goto"
  class="goto"/>
</p>
<pre><code>                               Figure.26 go to repetition operator output
</code></pre>
<p><strong>Waveform Output:</strong></p>
<p><img
  src="https://user-images.githubusercontent.com/110448382/195192260-6ed3f9d8-950c-4452-9dbd-afe62a437976.png"
  alt="goto"
  class="goto"/>
</p>
<pre><code>                               Figure.27 go to repetition waveform output
</code></pre>
<p><strong>Github lab code link</strong>: <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/tree/production/assertion/repetition_operators/goto_repetition"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/tree/production/assertion/repetition_operators/goto_repetition</a
>
</p>
<p><strong>Github lab output link</strong>: <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/assertion/repetition_operators/goto_repetition/goto_repetition.log"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/assertion/repetition_operators/goto_repetition/goto_repetition.log</a
>
</p>
<h3 id='nonconsecutive-repetition'>Nonconsecutive repetition<a href='#nonconsecutive-repetition' class='anchor'>#</a>
</h3><p>This is very similar to “go to” repetition except that it does not require that the last match on the signal repetition happens in the clock cycle before the end of the entire sequence matching.</p>
<p><strong>Syntax:</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>signal [<span style="color:#f92672">=</span>n] 
</span></span></code></pre></div><p>Only expressions are allowed to repeat in “go to” and “nonconsecutive” repetitions. Sequences are not allowed.</p>
<p><strong>Example:</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>    <span style="color:#66d9ef">module</span> nonconsecutive_repetition;  
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">bit</span> clk,a,b,c;   
</span></span><span style="display:flex;"><span> 
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">always</span> #<span style="color:#ae81ff">5</span> clk <span style="color:#f92672">=</span> <span style="color:#f92672">~</span>clk; <span style="color:#75715e">//clock generation  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>   
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">initial</span> <span style="color:#66d9ef">begin</span>  
</span></span><span style="display:flex;"><span>       a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;  
</span></span><span style="display:flex;"><span>       #<span style="color:#ae81ff">15</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; c<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; <span style="color:#75715e">//15  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; c<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; <span style="color:#75715e">//25  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; c<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; <span style="color:#75715e">//35  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; c<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; <span style="color:#75715e">//45  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; c<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; <span style="color:#75715e">//55  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; c<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; <span style="color:#75715e">//65  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; c<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; <span style="color:#75715e">//75  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; c<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; <span style="color:#75715e">//85  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; c<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; <span style="color:#75715e">//95  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; c<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; <span style="color:#75715e">//105  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; c<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; <span style="color:#75715e">//115  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; c<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; <span style="color:#75715e">//125  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; c<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; <span style="color:#75715e">//135  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; c<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; <span style="color:#75715e">//145  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; c<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; <span style="color:#75715e">//155  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span>;  
</span></span><span style="display:flex;"><span>       $finish;  
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">end</span>  
</span></span><span style="display:flex;"><span> 
</span></span><span style="display:flex;"><span>     <span style="color:#75715e">//property definition  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>     <span style="color:#66d9ef">property</span> p;  
</span></span><span style="display:flex;"><span>       @(<span style="color:#66d9ef">posedge</span> clk) a <span style="color:#f92672">|-&gt;</span> b[<span style="color:#f92672">=</span><span style="color:#ae81ff">3</span>] ##<span style="color:#ae81ff">1</span> c;  
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">endproperty</span>  
</span></span><span style="display:flex;"><span>     <span style="color:#75715e">//calling assert property  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       a_1: <span style="color:#66d9ef">assert</span> <span style="color:#66d9ef">property</span>(p)  
</span></span><span style="display:flex;"><span>           $info(<span style="color:#e6db74">&#34;Pass&#34;</span>);  
</span></span><span style="display:flex;"><span>         <span style="color:#66d9ef">else</span>  
</span></span><span style="display:flex;"><span>           $info(<span style="color:#e6db74">&#34;Fail&#34;</span>);  
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">endmodule</span>  
</span></span></code></pre></div><p><strong>Output:</strong></p>
<p>In below figure, at 25ns a=1, b=1 for 3rd time at 65ns(not necessarily on consecutive clock-cycle) and c can be 1 at any clock-cycle after 1 clock-cycle(##1) delay.Hence, $info displayed Pass at 85ns.
At 105ns a=1 and b=1 for 3rd time at 145ns and c=1 at 155ns.Hence $info displayed Pass at 155ns.</p>
<p><img
  src="https://user-images.githubusercontent.com/110448382/195192410-4ce74498-c8cf-4168-b3c1-014a56b1b28f.png"
  alt="noncon"
  class="noncon"/>
</p>
<pre><code>                               Figure.28 nonconsecutive repetition operator output
</code></pre>
<p><strong>Waveform Output:</strong></p>
<p><img
  src="https://user-images.githubusercontent.com/110448382/195192455-e1aac0d5-de5b-4a4c-bf49-b8dd677a01a9.png"
  alt="noncon"
  class="noncon"/>
</p>
<pre><code>                               Figure.29 nonconsecutive repetition waveform output
</code></pre>
<p><strong>Github lab code link</strong>: <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/tree/production/assertion/repetition_operators/nonconsecutive_repetition"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/tree/production/assertion/repetition_operators/nonconsecutive_repetition</a
>
</p>
<p><strong>Github lab output link</strong>: <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/assertion/repetition_operators/nonconsecutive_repetition/nonconsecutive_repetition.log"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/assertion/repetition_operators/nonconsecutive_repetition/nonconsecutive_repetition.log</a
>
</p>
<hr>
<h1 id='sva-methods'>SVA Methods<a href='#sva-methods' class='anchor'>#</a>
</h1><p><img
  src="https://user-images.githubusercontent.com/110448382/194774563-d15bc288-6fae-460f-b8bf-f6826411ef7f.png"
  alt="sva_method"
  class="sva_method"/>
</p>
<pre><code>                               Figure.30 Types of SVA Methods
</code></pre>
<h3 id='rose'>$rose<a href='#rose' class='anchor'>#</a>
</h3><p><strong>Syntax:</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>$rose(boolean expression <span style="color:#66d9ef">or</span> signal name)
</span></span></code></pre></div><p>returns true if the least significant bit of the expression changed to 1. Otherwise, it returns false.</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span><span style="color:#66d9ef">property</span> p;    
</span></span><span style="display:flex;"><span>@(<span style="color:#66d9ef">posedge</span> clk) $rose(a)  
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">endproperty</span>   
</span></span></code></pre></div><p>property p checks that the signal “a” transitions to a value of 1 on every positive edge of the clock. If the transition does not occur, the assertion will fail.</p>
<p><strong>Example:</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>    <span style="color:#66d9ef">module</span> rose;  
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">bit</span> clk,a,b;    
</span></span><span style="display:flex;"><span> 
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">always</span> #<span style="color:#ae81ff">5</span> clk <span style="color:#f92672">=</span> <span style="color:#f92672">~</span>clk; <span style="color:#75715e">//clock generation  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span> 
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">initial</span> <span style="color:#66d9ef">begin</span>  
</span></span><span style="display:flex;"><span>       a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;  
</span></span><span style="display:flex;"><span>       #<span style="color:#ae81ff">15</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;  <span style="color:#75715e">//15  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;  <span style="color:#75715e">//25  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>;  <span style="color:#75715e">//35  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;  <span style="color:#75715e">//45  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>;  <span style="color:#75715e">//55  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;  <span style="color:#75715e">//65  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>;  <span style="color:#75715e">//75  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>;  <span style="color:#75715e">//85  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;  <span style="color:#75715e">//95  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;  <span style="color:#75715e">//105  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;  <span style="color:#75715e">//115  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;  <span style="color:#75715e">//125  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;  <span style="color:#75715e">//135  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;  <span style="color:#75715e">//145  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span>;  
</span></span><span style="display:flex;"><span>       $finish;  
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">end</span>  
</span></span><span style="display:flex;"><span> 
</span></span><span style="display:flex;"><span>     <span style="color:#75715e">//property definition  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>     <span style="color:#66d9ef">property</span> p;  
</span></span><span style="display:flex;"><span>       @(<span style="color:#66d9ef">posedge</span> clk) a <span style="color:#f92672">|-&gt;</span> $rose(b);  
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">endproperty</span>  
</span></span><span style="display:flex;"><span>     
</span></span><span style="display:flex;"><span>     <span style="color:#75715e">//calling assert property  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       a_1: <span style="color:#66d9ef">assert</span> <span style="color:#66d9ef">property</span>(p)  
</span></span><span style="display:flex;"><span>           $info(<span style="color:#e6db74">&#34;Pass&#34;</span>);  
</span></span><span style="display:flex;"><span>         <span style="color:#66d9ef">else</span>  
</span></span><span style="display:flex;"><span>           $info(<span style="color:#e6db74">&#34;Fail&#34;</span>);  
</span></span><span style="display:flex;"><span> 
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">endmodule</span>  
</span></span></code></pre></div><p><strong>Output:</strong></p>
<p>In below figure, a=1 at 25ns but b=0 as it was before.Hence, $info displayed Fail at 25ns.
At 45ns a=1 and b transitioned to 1 (previously b=0 at 35ns, it will check previous cycle). Hence, $info displayed Pass at 45ns.
At 65ns a=1 and b transitioned to 1 (previously b=0 at 55ns). Hence, $info displayed Pass at 65ns.
At 95ns a=1 but b stable 1 its not transitioned. Hence, $info displayed failed at 95ns.</p>
<p><img
  src="https://user-images.githubusercontent.com/110448382/195192587-2b6b9cef-f7ea-43ff-84ab-eae9b0d248bc.png"
  alt="rose"
  class="rose"/>
</p>
<pre><code>                               Figure.31 $rose method output
</code></pre>
<p><strong>Waveform Output:</strong></p>
<p><img
  src="https://user-images.githubusercontent.com/110448382/195192632-af8fe9e5-2250-4af9-a5c0-75b7a8586fbd.png"
  alt="rose"
  class="rose"/>
</p>
<pre><code>                               Figure.32 $rose waveform output
</code></pre>
<p><strong>Github lab code link</strong>: <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/tree/production/assertion/SVA_Methods/rose"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/tree/production/assertion/SVA_Methods/rose</a
>
</p>
<p><strong>Github lab output link</strong>: <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/assertion/SVA_Methods/rose/rose.log"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/assertion/SVA_Methods/rose/rose.log</a
>
</p>
<h3 id='fell'>$fell<a href='#fell' class='anchor'>#</a>
</h3><p><strong>Syntax:</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>$fell(boolean expression <span style="color:#66d9ef">or</span> signal name)
</span></span></code></pre></div><p>returns true if the least significant bit of the expression changed to 0. Otherwise, it returns false.</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span><span style="color:#66d9ef">property</span> p;
</span></span><span style="display:flex;"><span>  @(<span style="color:#66d9ef">posedge</span> clk) $fell(a);  
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">endproperty</span> 
</span></span></code></pre></div><p>property p checks that the signal “a” transitions to a value of 0 on every positive edge of the clock. If the transition does not occur, the assertion will fail.</p>
<p><strong>Example:</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>    <span style="color:#66d9ef">module</span> fell;  
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">bit</span> clk,a,b;   
</span></span><span style="display:flex;"><span> 
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">always</span> #<span style="color:#ae81ff">5</span> clk <span style="color:#f92672">=</span> <span style="color:#f92672">~</span>clk; <span style="color:#75715e">//clock generation  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span> 
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">initial</span> <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>           a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;
</span></span><span style="display:flex;"><span>       #<span style="color:#ae81ff">15</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;  <span style="color:#75715e">//15
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>;  <span style="color:#75715e">//25
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;  <span style="color:#75715e">//35
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;  <span style="color:#75715e">//45
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>;  <span style="color:#75715e">//55
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;  <span style="color:#75715e">//65
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>;  <span style="color:#75715e">//75
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;  <span style="color:#75715e">//85
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;  <span style="color:#75715e">//95
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;  <span style="color:#75715e">//105
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;  <span style="color:#75715e">//115
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;  <span style="color:#75715e">//125
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;  <span style="color:#75715e">//135
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;  <span style="color:#75715e">//145
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span>;
</span></span><span style="display:flex;"><span>       $finish;
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span> 
</span></span><span style="display:flex;"><span>     <span style="color:#75715e">//property definition  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>     <span style="color:#66d9ef">property</span> p;  
</span></span><span style="display:flex;"><span>       @(<span style="color:#66d9ef">posedge</span> clk) a <span style="color:#f92672">|-&gt;</span> $fell(b);  
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">endproperty</span>  
</span></span><span style="display:flex;"><span>     
</span></span><span style="display:flex;"><span>     <span style="color:#75715e">//calling assert property  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       a_1: <span style="color:#66d9ef">assert</span> <span style="color:#66d9ef">property</span>(p)  
</span></span><span style="display:flex;"><span>           $info(<span style="color:#e6db74">&#34;Pass&#34;</span>);  
</span></span><span style="display:flex;"><span>         <span style="color:#66d9ef">else</span>  
</span></span><span style="display:flex;"><span>           $info(<span style="color:#e6db74">&#34;Fail&#34;</span>);  
</span></span><span style="display:flex;"><span> 
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">endmodule</span>  
</span></span></code></pre></div><p><strong>Output:</strong></p>
<p>In below figure, a=1 at 25ns but b=0 its stable(check previous cycle at 15ns b=0) it is not transitioned.Hence $info displayed as Fail at 25ns.
At 45ns a=1 and b transitioned from 1 to 0 (previously b=1 at 35ns).Hence, $info displayed as Pass at 45ns.</p>
<p><img
  src="https://user-images.githubusercontent.com/110448382/195192786-d66051ef-883b-4250-9df5-0d1f51ba62c4.png"
  alt="fell"
  class="fell"/>
</p>
<pre><code>                               Figure.33 $fell method output
</code></pre>
<p><strong>Waveform Output:</strong></p>
<p><img
  src="https://user-images.githubusercontent.com/110448382/195192827-4d0d9fc7-ebfe-4096-a996-372d1f400c91.png"
  alt="fell"
  class="fell"/>
</p>
<pre><code>                               Figure.34 $fell waveform output
</code></pre>
<p><strong>Github lab code link</strong>: <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/tree/production/assertion/SVA_Methods/fell"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/tree/production/assertion/SVA_Methods/fell</a
>
</p>
<p><strong>Github lab output link</strong>: <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/assertion/SVA_Methods/fell/fell.log"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/assertion/SVA_Methods/fell/fell.log</a
>
</p>
<h3 id='stable'>$stable<a href='#stable' class='anchor'>#</a>
</h3><p><strong>Syntax:</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>$stable(boolean expression <span style="color:#66d9ef">or</span> signal name) 
</span></span></code></pre></div><p>returns true if the value of the expression did not change. Otherwise, it returns false.</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span><span style="color:#66d9ef">property</span> p;    
</span></span><span style="display:flex;"><span>  @(<span style="color:#66d9ef">posedge</span> clk) $stable(a);   
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">endproperty</span>     
</span></span></code></pre></div><p>property p checks that the signal “a” is stable on every positive edge of the clock. If there is any transition occurs, the assertion will fail</p>
<p><strong>Example:</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>    <span style="color:#66d9ef">module</span> stable;  
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">bit</span> clk,a,b;    
</span></span><span style="display:flex;"><span> 
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">always</span> #<span style="color:#ae81ff">5</span> clk <span style="color:#f92672">=</span> <span style="color:#f92672">~</span>clk; <span style="color:#75715e">//clock generation  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span> 
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">initial</span> <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>           a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;
</span></span><span style="display:flex;"><span>       #<span style="color:#ae81ff">15</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;  <span style="color:#75715e">//15
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;  <span style="color:#75715e">//25
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>;  <span style="color:#75715e">//35
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;  <span style="color:#75715e">//45
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>;  <span style="color:#75715e">//55
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;  <span style="color:#75715e">//65
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>;  <span style="color:#75715e">//75
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>;  <span style="color:#75715e">//85
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;  <span style="color:#75715e">//95
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;  <span style="color:#75715e">//105
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;  <span style="color:#75715e">//115
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>;  <span style="color:#75715e">//125
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;  <span style="color:#75715e">//135
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;  <span style="color:#75715e">//145
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span>;
</span></span><span style="display:flex;"><span>       $finish;
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span> 
</span></span><span style="display:flex;"><span>     <span style="color:#75715e">//property definition  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>     <span style="color:#66d9ef">property</span> p;  
</span></span><span style="display:flex;"><span>       @(<span style="color:#66d9ef">posedge</span> clk) a <span style="color:#f92672">|-&gt;</span> $stable(b);  
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">endproperty</span>  
</span></span><span style="display:flex;"><span>     
</span></span><span style="display:flex;"><span>     <span style="color:#75715e">//calling assert property  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       a_1: <span style="color:#66d9ef">assert</span> <span style="color:#66d9ef">property</span>(p)  
</span></span><span style="display:flex;"><span>           $info(<span style="color:#e6db74">&#34;Pass&#34;</span>);  
</span></span><span style="display:flex;"><span>         <span style="color:#66d9ef">else</span>  
</span></span><span style="display:flex;"><span>           $info(<span style="color:#e6db74">&#34;Fail&#34;</span>);  
</span></span><span style="display:flex;"><span> 
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">endmodule</span>  
</span></span></code></pre></div><p><strong>Output:</strong></p>
<p>In below figure, a=1 at 25ns and b=0 as it was in previous cycle, it is stable.Hence, $info displayed Pass at 25ns.
At 45ns a=1 but b transitioned from 0 to 1.Hence, $info displayed as Fail at 45ns.</p>
<p><img
  src="https://user-images.githubusercontent.com/110448382/195193370-125e9594-8996-49d7-853a-e3f775959307.png"
  alt="stable"
  class="stable"/>
</p>
<pre><code>                               Figure.35 $stable method output
</code></pre>
<p><strong>Waveform Output:</strong></p>
<p><img
  src="https://user-images.githubusercontent.com/110448382/195193411-9fac1ac1-368e-4e51-aec5-26d44b0e9bca.png"
  alt="stable"
  class="stable"/>
</p>
<pre><code>                               Figure.36 $stable waveform output
</code></pre>
<p><strong>Github lab code link</strong>: <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/tree/production/assertion/SVA_Methods/stable"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/tree/production/assertion/SVA_Methods/stable</a
>
</p>
<p><strong>Github lab output link</strong>: <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/assertion/SVA_Methods/stable/stable.log"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/assertion/SVA_Methods/stable/stable.log</a
>
</p>
<h3 id='past'>$past<a href='#past' class='anchor'>#</a>
</h3><p><strong>Syntax:</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>$past(signal_name, number of clock cycles)
</span></span></code></pre></div><p>provides the value of the signal from the previous clock cycle.</p>
<p>Below Property checks that, in the given positive clock edge, if the “b” is high, then 2 cycles before that, a was high.</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span><span style="color:#66d9ef">property</span> p;   
</span></span><span style="display:flex;"><span>  @(<span style="color:#66d9ef">posedge</span> clk) b <span style="color:#f92672">|-&gt;</span> ($past(a,<span style="color:#ae81ff">2</span>) <span style="color:#f92672">==</span> <span style="color:#ae81ff">1</span>);  
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">endproperty</span> 
</span></span><span style="display:flex;"><span>a: <span style="color:#66d9ef">assert</span> <span style="color:#66d9ef">property</span>(p);    
</span></span></code></pre></div><p><strong>Example:</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>    <span style="color:#66d9ef">module</span> past;  
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">bit</span> clk,a,b;  
</span></span><span style="display:flex;"><span> 
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">always</span> #<span style="color:#ae81ff">5</span> clk <span style="color:#f92672">=</span> <span style="color:#f92672">~</span>clk; <span style="color:#75715e">//clock generation  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span> 
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">initial</span> <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>           a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;
</span></span><span style="display:flex;"><span>       #<span style="color:#ae81ff">15</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>;  <span style="color:#75715e">//15
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;  <span style="color:#75715e">//25
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>;  <span style="color:#75715e">//35
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;  <span style="color:#75715e">//45
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>;  <span style="color:#75715e">//55
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;  <span style="color:#75715e">//65
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>;  <span style="color:#75715e">//75
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>;  <span style="color:#75715e">//85
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;  <span style="color:#75715e">//95
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;  <span style="color:#75715e">//105
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;  <span style="color:#75715e">//115
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;  <span style="color:#75715e">//125
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;  <span style="color:#75715e">//135
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;  <span style="color:#75715e">//145
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span>;
</span></span><span style="display:flex;"><span>       $finish;
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span> 
</span></span><span style="display:flex;"><span>     <span style="color:#75715e">//property definition  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>     <span style="color:#66d9ef">property</span> p;  
</span></span><span style="display:flex;"><span>       @(<span style="color:#66d9ef">posedge</span> clk) a <span style="color:#f92672">|-&gt;</span> ($past(b,<span style="color:#ae81ff">2</span>) <span style="color:#f92672">==</span> <span style="color:#ae81ff">1</span>);  
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">endproperty</span>  
</span></span><span style="display:flex;"><span>     
</span></span><span style="display:flex;"><span>     <span style="color:#75715e">//calling assert property  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       a_1: <span style="color:#66d9ef">assert</span> <span style="color:#66d9ef">property</span>(p)  
</span></span><span style="display:flex;"><span>           $info(<span style="color:#e6db74">&#34;Pass&#34;</span>);  
</span></span><span style="display:flex;"><span>         <span style="color:#66d9ef">else</span>  
</span></span><span style="display:flex;"><span>           $info(<span style="color:#e6db74">&#34;Fail&#34;</span>);  
</span></span><span style="display:flex;"><span> 
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">endmodule</span>  
</span></span></code></pre></div><p><strong>Output:</strong></p>
<p>In below figure, a=1 at 25ns,but b was not 1 in 2 clock-cycles before that. Hence, $info displayed as Fail at 25ns.
At 45ns a=1 and 2 clock-cycles before that b=1 i.e at 25ns. Hence, $info displayed Pass at 45.</p>
<p><img
  src="https://user-images.githubusercontent.com/110448382/195193566-15960bd0-2f95-4ea0-813f-28ed87fab223.png"
  alt="past"
  class="past"/>
</p>
<pre><code>                               Figure.37 $past method output
</code></pre>
<p><strong>Waveform Output:</strong></p>
<p><img
  src="https://user-images.githubusercontent.com/110448382/195193608-f95757f6-51b8-4fac-9ba6-394748bf6ce2.png"
  alt="past"
  class="past"/>
</p>
<pre><code>                               Figure.38 $past waveform output
</code></pre>
<p><strong>Github lab code link</strong>: <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/tree/production/assertion/SVA_Methods/past"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/tree/production/assertion/SVA_Methods/past</a
>
</p>
<p><strong>Github lab output link</strong>: <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/assertion/SVA_Methods/past/past.log"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/assertion/SVA_Methods/past/past.log</a
>
</p>
<h3 id='built-in-system-functions'>Built-in system functions<a href='#built-in-system-functions' class='anchor'>#</a>
</h3><h3 id='onehotexpression'>$onehot(expression)<a href='#onehotexpression' class='anchor'>#</a>
</h3><ul>
<li>checks that only one bit of the expression can be high on any given clock edge.</li>
</ul>
<p><strong>Syntax:</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>a_1: <span style="color:#66d9ef">assert</span> <span style="color:#66d9ef">property</span>( @(<span style="color:#66d9ef">posedge</span> clk) $onehot(state) );
</span></span></code></pre></div><p>Assert statement a_1 checks that the bit vector “state” is one-hot.</p>
<p><strong>Example:</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>    <span style="color:#66d9ef">module</span> onehot;  
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">bit</span> clk,a;  
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">logic</span> [<span style="color:#ae81ff">4</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] b;  
</span></span><span style="display:flex;"><span> 
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">always</span> #<span style="color:#ae81ff">5</span> clk <span style="color:#f92672">=</span> <span style="color:#f92672">~</span>clk; <span style="color:#75715e">//clock generation  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span> 
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">initial</span> <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>           a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b00000</span>;
</span></span><span style="display:flex;"><span>       #<span style="color:#ae81ff">15</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b00100</span>;  <span style="color:#75715e">//15
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b01000</span>;  <span style="color:#75715e">//25
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b01000</span>;  <span style="color:#75715e">//35
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b01000</span>;  <span style="color:#75715e">//45
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b10000</span>;  <span style="color:#75715e">//55
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b10000</span>;  <span style="color:#75715e">//65
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b11000</span>;  <span style="color:#75715e">//75
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b01100</span>;  <span style="color:#75715e">//85
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b01100</span>;  <span style="color:#75715e">//95
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b01000</span>;  <span style="color:#75715e">//105
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b11100</span>;  <span style="color:#75715e">//115
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b01000</span>;  <span style="color:#75715e">//125
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b00000</span>;  <span style="color:#75715e">//135
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b00100</span>;  <span style="color:#75715e">//145
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span>;
</span></span><span style="display:flex;"><span>       $finish;
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span> 
</span></span><span style="display:flex;"><span>     <span style="color:#75715e">//property definition  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>     <span style="color:#66d9ef">property</span> p;  
</span></span><span style="display:flex;"><span>       @(<span style="color:#66d9ef">posedge</span> clk) a <span style="color:#f92672">|-&gt;</span> $onehot(b);  
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">endproperty</span>  
</span></span><span style="display:flex;"><span>     
</span></span><span style="display:flex;"><span>     <span style="color:#75715e">//calling assert property  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       a_1: <span style="color:#66d9ef">assert</span> <span style="color:#66d9ef">property</span>(p)  
</span></span><span style="display:flex;"><span>           $info(<span style="color:#e6db74">&#34;Pass&#34;</span>);  
</span></span><span style="display:flex;"><span>         <span style="color:#66d9ef">else</span>  
</span></span><span style="display:flex;"><span>           $info(<span style="color:#e6db74">&#34;Fail&#34;</span>);  
</span></span><span style="display:flex;"><span> 
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">endmodule</span>  
</span></span></code></pre></div><p><strong>Output:</strong></p>
<p>In below figure, a=1 at 25ns and only one bit of b is high(i.e b=00100). Hence, $info displayed Pass at 25ns.
At 85ns a=1 but two bits of b are high(i.e b=11000). Hence, $info displayed as Fail at 85ns.</p>
<p><img
  src="https://user-images.githubusercontent.com/110448382/195193738-378f5aba-1adb-4b24-92ec-89da46a5c924.png"
  alt="onehot"
  class="onehot"/>
</p>
<pre><code>                               Figure.39 $onehot method output
</code></pre>
<p><strong>Waveform Output:</strong></p>
<p><img
  src="https://user-images.githubusercontent.com/110448382/195193791-1d17c878-b86e-4a6b-928c-7210c9b04833.png"
  alt="onehot"
  class="onehot"/>
</p>
<pre><code>                               Figure.40 $onehot waveform output
</code></pre>
<p><strong>Github lab code link</strong>: <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/tree/production/assertion/SVA_Methods/onehot"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/tree/production/assertion/SVA_Methods/onehot</a
>
</p>
<p><strong>Github lab output link</strong>: <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/assertion/SVA_Methods/onehot/onehot.log"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/assertion/SVA_Methods/onehot/onehot.log</a
>
</p>
<h3 id='onehot0expression'>$onehot0(expression)<a href='#onehot0expression' class='anchor'>#</a>
</h3><ul>
<li>checks only one bit of the expression can be high or none of the bits can be high on any given clock edge.</li>
</ul>
<p><strong>Syntax:</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>a_1: <span style="color:#66d9ef">assert</span> <span style="color:#66d9ef">property</span>( @(<span style="color:#66d9ef">posedge</span> clk) $onehot0(state) );
</span></span></code></pre></div><p>Assert statement a_1 checks that the bit vector “state” is zero one-hot.</p>
<p><strong>Example:</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>    <span style="color:#66d9ef">module</span> onehot0;  
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">bit</span> clk,a;  
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">logic</span> [<span style="color:#ae81ff">4</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] b;  
</span></span><span style="display:flex;"><span> 
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">always</span> #<span style="color:#ae81ff">5</span> clk <span style="color:#f92672">=</span> <span style="color:#f92672">~</span>clk; <span style="color:#75715e">//clock generation  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span> 
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">initial</span> <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>           a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b00000</span>;
</span></span><span style="display:flex;"><span>       #<span style="color:#ae81ff">15</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b00100</span>;  <span style="color:#75715e">//15
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b01000</span>;  <span style="color:#75715e">//25
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b01000</span>;  <span style="color:#75715e">//35
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b01000</span>;  <span style="color:#75715e">//45
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b10000</span>;  <span style="color:#75715e">//55
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b10000</span>;  <span style="color:#75715e">//65
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b11000</span>;  <span style="color:#75715e">//75
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b01100</span>;  <span style="color:#75715e">//85
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b01100</span>;  <span style="color:#75715e">//95
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b01000</span>;  <span style="color:#75715e">//105
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b11100</span>;  <span style="color:#75715e">//115
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b01000</span>;  <span style="color:#75715e">//125
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b00000</span>;  <span style="color:#75715e">//135
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b00100</span>;  <span style="color:#75715e">//145
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span>;
</span></span><span style="display:flex;"><span>       $finish;
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span> 
</span></span><span style="display:flex;"><span>     <span style="color:#75715e">//property definition  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>     <span style="color:#66d9ef">property</span> p;  
</span></span><span style="display:flex;"><span>       @(<span style="color:#66d9ef">posedge</span> clk) a <span style="color:#f92672">|-&gt;</span> $onehot0(b);  
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">endproperty</span>  
</span></span><span style="display:flex;"><span>     
</span></span><span style="display:flex;"><span>     <span style="color:#75715e">//calling assert property  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       a_1: <span style="color:#66d9ef">assert</span> <span style="color:#66d9ef">property</span>(p)  
</span></span><span style="display:flex;"><span>           $info(<span style="color:#e6db74">&#34;Pass&#34;</span>);  
</span></span><span style="display:flex;"><span>         <span style="color:#66d9ef">else</span>  
</span></span><span style="display:flex;"><span>           $info(<span style="color:#e6db74">&#34;Fail&#34;</span>);  
</span></span><span style="display:flex;"><span> 
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">endmodule</span>  
</span></span></code></pre></div><p><strong>Output:</strong></p>
<p>In below figure, a=1 at 25ns and only one bit of b is high (which is allowed in $onehot0). Hence, $info displayed Pass at 25ns.
At 85ns a=1 but two bits of b are high, i.e b=11000 (which is not allowed in $onehot0). Hnece, $info displayed as Fail at 85ns.</p>
<p><img
  src="https://user-images.githubusercontent.com/110448382/195193959-a64507d2-d193-4e2a-80f0-b385e7ac5305.png"
  alt="onehot0"
  class="onehot0"/>
</p>
<pre><code>                               Figure.41 $onehot0 method output
</code></pre>
<p><strong>Waveform Output:</strong></p>
<p><img
  src="https://user-images.githubusercontent.com/110448382/195193999-5961d9b1-fcfe-4fd0-b00a-251eb10d2c4f.png"
  alt="onehot0"
  class="onehot0"/>
</p>
<pre><code>                               Figure.42 $onehot0 waveform output
</code></pre>
<p><strong>Github lab code link</strong>: <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/tree/production/assertion/SVA_Methods/onehot0"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/tree/production/assertion/SVA_Methods/onehot0</a
>
</p>
<p><strong>Github lab output link</strong>: <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/assertion/SVA_Methods/onehot0/onehot0.log"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/assertion/SVA_Methods/onehot0/onehot0.log</a
>
</p>
<h3 id='isunknownexpression'>$isunknown(expression)<a href='#isunknownexpression' class='anchor'>#</a>
</h3><ul>
<li>checks if any bit of the expression is X or Z.</li>
</ul>
<p><strong>Syntax:</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>a_1: <span style="color:#66d9ef">assert</span> <span style="color:#66d9ef">property</span>( @(<span style="color:#66d9ef">posedge</span> clk) $isunknown(bus) ) ;
</span></span></code></pre></div><p>Assert statement a_1 checks if any bit of the vector “bus” is X or Z.</p>
<p><strong>Example:</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>    <span style="color:#66d9ef">module</span> isunknown;  
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">bit</span> clk,a;  
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">logic</span> [<span style="color:#ae81ff">4</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] b;  
</span></span><span style="display:flex;"><span> 
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">always</span> #<span style="color:#ae81ff">5</span> clk <span style="color:#f92672">=</span> <span style="color:#f92672">~</span>clk; <span style="color:#75715e">//clock generation  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span> 
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">initial</span> <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>           a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b00000</span>;
</span></span><span style="display:flex;"><span>       #<span style="color:#ae81ff">15</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b001</span>x0;  <span style="color:#75715e">//15
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b01000</span>;  <span style="color:#75715e">//25
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b010</span>z0;  <span style="color:#75715e">//35
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b01000</span>;  <span style="color:#75715e">//45
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b10</span>xz0;  <span style="color:#75715e">//55
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b10000</span>;  <span style="color:#75715e">//65
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span>&#39;bxxxxx;  <span style="color:#75715e">//75
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b01100</span>;  <span style="color:#75715e">//85
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span>&#39;bzzzzz;  <span style="color:#75715e">//95
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b01000</span>;  <span style="color:#75715e">//105
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b10100</span>;  <span style="color:#75715e">//115
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b01000</span>;  <span style="color:#75715e">//125
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b10000</span>;  <span style="color:#75715e">//135
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b00100</span>;  <span style="color:#75715e">//145
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span>;
</span></span><span style="display:flex;"><span>       $finish;
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span> 
</span></span><span style="display:flex;"><span>     <span style="color:#75715e">//property definition  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>     <span style="color:#66d9ef">property</span> p;  
</span></span><span style="display:flex;"><span>       @(<span style="color:#66d9ef">posedge</span> clk) a <span style="color:#f92672">|-&gt;</span> $isunknown(b);  
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">endproperty</span>  
</span></span><span style="display:flex;"><span>     
</span></span><span style="display:flex;"><span>     <span style="color:#75715e">//calling assert property  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       a_1: <span style="color:#66d9ef">assert</span> <span style="color:#66d9ef">property</span>(p)  
</span></span><span style="display:flex;"><span>           $info(<span style="color:#e6db74">&#34;Pass&#34;</span>);  
</span></span><span style="display:flex;"><span>         <span style="color:#66d9ef">else</span>  
</span></span><span style="display:flex;"><span>           $info(<span style="color:#e6db74">&#34;Fail&#34;</span>);  
</span></span><span style="display:flex;"><span> 
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">endmodule</span>  
</span></span></code></pre></div><p><strong>Output:</strong></p>
<p>In below figure, a=1 at 25ns and one bit of b is unknown(i.e 1x0). Hence, $info displayed Pass at 25ns.
At 125ns a=1 but none of the bits of b are unkown (i.e 10100). Hence, $info displayed Fail at 125ns.</p>
<p><img
  src="https://user-images.githubusercontent.com/110448382/195194193-d740da1c-f2e0-4714-a947-20a4cf4f8fa0.png"
  alt="isunknown"
  class="isunknown"/>
</p>
<pre><code>                               Figure.43 $isunknown method output
</code></pre>
<p><strong>Waveform Output:</strong></p>
<p><img
  src="https://user-images.githubusercontent.com/110448382/195194254-2ee6287a-fe23-4a97-adce-ad1a084e2b2b.png"
  alt="isunknown"
  class="isunknown"/>
</p>
<pre><code>                               Figure.44 $isunknown waveform output
</code></pre>
<p><strong>Github lab code link</strong>: <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/tree/production/assertion/SVA_Methods/isunknown"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/tree/production/assertion/SVA_Methods/isunknown</a
>
</p>
<p><strong>Github lab output link</strong>: <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/assertion/SVA_Methods/isunknown/isunknown.log"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/assertion/SVA_Methods/isunknown/isunknown.log</a
>
</p>
<h3 id='countonesexpression'>$countones(expression)<a href='#countonesexpression' class='anchor'>#</a>
</h3><ul>
<li>counts the number of bits that are high in a vector.</li>
</ul>
<p><strong>Syntax:</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>a_1: <span style="color:#66d9ef">assert</span> <span style="color:#66d9ef">property</span>( @(<span style="color:#66d9ef">posedge</span> clk) $countones(bus)<span style="color:#f92672">&gt;</span> <span style="color:#ae81ff">1</span> ); 
</span></span></code></pre></div><p>Assert statement a_1 checks that the number of ones in the vector “bus” is greater than one.</p>
<p><strong>Example:</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>    <span style="color:#66d9ef">module</span> countones;  
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">bit</span> clk,a;  
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">logic</span> [<span style="color:#ae81ff">4</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] b;  
</span></span><span style="display:flex;"><span> 
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">always</span> #<span style="color:#ae81ff">5</span> clk <span style="color:#f92672">=</span> <span style="color:#f92672">~</span>clk; <span style="color:#75715e">//clock generation  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span> 
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">initial</span> <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>           a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b00000</span>;
</span></span><span style="display:flex;"><span>       #<span style="color:#ae81ff">15</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b001</span>x0;  <span style="color:#75715e">//15
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b01000</span>;  <span style="color:#75715e">//25
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b11011</span>;  <span style="color:#75715e">//35
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b01000</span>;  <span style="color:#75715e">//45
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b10</span>xz0;  <span style="color:#75715e">//55
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b10000</span>;  <span style="color:#75715e">//65
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span>&#39;bxxxxx;  <span style="color:#75715e">//75
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b01100</span>;  <span style="color:#75715e">//85
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span>&#39;bzzzzz;  <span style="color:#75715e">//95
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b01000</span>;  <span style="color:#75715e">//105
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b11110</span>;  <span style="color:#75715e">//115
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b01000</span>;  <span style="color:#75715e">//125
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b10000</span>;  <span style="color:#75715e">//135
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span> a<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>; b<span style="color:#f92672">=</span><span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b00100</span>;  <span style="color:#75715e">//145
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       #<span style="color:#ae81ff">10</span>;
</span></span><span style="display:flex;"><span>       $finish;
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span> 
</span></span><span style="display:flex;"><span>     <span style="color:#75715e">//property definition  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>     <span style="color:#66d9ef">property</span> p;  
</span></span><span style="display:flex;"><span>       @(<span style="color:#66d9ef">posedge</span> clk) a <span style="color:#f92672">|-&gt;</span> ($countones(b) <span style="color:#f92672">==</span> <span style="color:#ae81ff">1</span>);  
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">endproperty</span>  
</span></span><span style="display:flex;"><span>     
</span></span><span style="display:flex;"><span>     <span style="color:#75715e">//calling assert property  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       a_1: <span style="color:#66d9ef">assert</span> <span style="color:#66d9ef">property</span>(p)  
</span></span><span style="display:flex;"><span>           $info(<span style="color:#e6db74">&#34;Pass&#34;</span>);  
</span></span><span style="display:flex;"><span>         <span style="color:#66d9ef">else</span>  
</span></span><span style="display:flex;"><span>           $info(<span style="color:#e6db74">&#34;Fail&#34;</span>);  
</span></span><span style="display:flex;"><span> 
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">endmodule</span>  
</span></span></code></pre></div><p><strong>Output:</strong></p>
<p>in below figure, a=1 at 25ns and only one of the bits of b is 1 (i.e 1x0). Hence, $info displayed pass at 25ns.
At 125 a=1 and more then one bits of b is 1 (i.e 11110). Hence, $info displayed fail at 125ns.</p>
<p><img
  src="https://user-images.githubusercontent.com/110448382/195194447-bd940f28-f603-411c-9ae0-553ba19814f2.png"
  alt="countones"
  class="countones"/>
</p>
<pre><code>                               Figure.45 $countones method output
</code></pre>
<p><strong>Waveform Output:</strong></p>
<p><img
  src="https://user-images.githubusercontent.com/110448382/195194487-8b9658ca-02c9-404e-b75c-0247d838432b.png"
  alt="countones"
  class="countones"/>
</p>
<pre><code>                               Figure.46 $countones waveform output  
</code></pre>
<p><strong>Github lab code link</strong>: <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/tree/production/assertion/SVA_Methods/countones"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/tree/production/assertion/SVA_Methods/countones</a
>
</p>
<p><strong>Github lab output link</strong>: <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/assertion/SVA_Methods/countones/countones.log"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/assertion/SVA_Methods/countones/countones.log</a
>
</p>
<hr>
<h1 id='disable-iff'>Disable iff<a href='#disable-iff' class='anchor'>#</a>
</h1><p>In some design conditions, we don’t want to proceed with the check if some condition is true. this can be achieved by using <strong>disable iff</strong>. Disable iff disables the property if the expression it is checking is active. This is normally used for reset checking and if reset is active, then property is disabled.<br>
Below property(p) checks that, if reset is disable and the signal “a” &amp; &ldquo;b&rdquo; is high on given posedge of the clock the property is asserted, During this entire sequence, if reset is detected high at any point, the checker will stop. property is deasserted.<br>
<strong>Syntax:</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span><span style="color:#66d9ef">property</span> p; 
</span></span><span style="display:flex;"><span> @(<span style="color:#66d9ef">posedge</span> clk) 
</span></span><span style="display:flex;"><span>  <span style="color:#66d9ef">disable</span> <span style="color:#66d9ef">iff</span> (condition); 
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">endproperty</span><span style="color:#960050;background-color:#1e0010">`</span>  
</span></span></code></pre></div><p><strong>Example:</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>    <span style="color:#66d9ef">property</span> p;  
</span></span><span style="display:flex;"><span>    @(<span style="color:#66d9ef">posedge</span> clk)  
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">disable</span> <span style="color:#66d9ef">iff</span> (reset) (a<span style="color:#f92672">&amp;&amp;</span>b);  
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">endproperty</span>  
</span></span></code></pre></div><p>The above example we use reset as the checker. The disable iff is used only inside the property. if reset is deasserted i.e &lsquo;0&rsquo; then the property is enabled, the assertion output is obtained. if reset is asserted then the property is disabled, then the assertion output is not obtained/displayed</p>
<p><strong>code snippet</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>      <span style="color:#75715e">//Design module
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       <span style="color:#66d9ef">module</span> andgate(  
</span></span><span style="display:flex;"><span>        <span style="color:#66d9ef">input</span> A,  
</span></span><span style="display:flex;"><span>        <span style="color:#66d9ef">input</span> B,  
</span></span><span style="display:flex;"><span>       <span style="color:#66d9ef">output</span> Y,  
</span></span><span style="display:flex;"><span>       <span style="color:#66d9ef">input</span> clk,  
</span></span><span style="display:flex;"><span>       <span style="color:#66d9ef">input</span> rst);  
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">assign</span> Y <span style="color:#f92672">=</span> A<span style="color:#f92672">&amp;&amp;</span>B;  
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">endmodule</span><span style="color:#f92672">:</span>andgate  
</span></span></code></pre></div><p>Testbench Code:</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>     <span style="color:#960050;background-color:#1e0010">`</span><span style="color:#75715e">//module AND_gate_tb;
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       <span style="color:#66d9ef">module</span> AND_Gate;
</span></span><span style="display:flex;"><span>         <span style="color:#66d9ef">reg</span> A;
</span></span><span style="display:flex;"><span>         <span style="color:#66d9ef">reg</span> B;
</span></span><span style="display:flex;"><span>         <span style="color:#66d9ef">reg</span> clk;
</span></span><span style="display:flex;"><span>         <span style="color:#66d9ef">wire</span> Y;
</span></span><span style="display:flex;"><span>         <span style="color:#66d9ef">reg</span> rst;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>        <span style="color:#75715e">//Design instantiation
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>        andgate inst(.A(A), .B(B), .Y(Y), .clk(clk), .rst(rst));
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>        <span style="color:#66d9ef">always</span> #<span style="color:#ae81ff">5</span> clk <span style="color:#f92672">=</span> <span style="color:#f92672">~</span>clk;
</span></span><span style="display:flex;"><span>        <span style="color:#66d9ef">initial</span>
</span></span><span style="display:flex;"><span>        <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>        rst <span style="color:#f92672">&lt;=</span><span style="color:#ae81ff">1</span>; <span style="color:#75715e">//reset is asserted
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>        clk<span style="color:#f92672">&lt;=</span><span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>        A<span style="color:#f92672">&lt;=</span><span style="color:#ae81ff">0</span>;
</span></span><span style="display:flex;"><span>        B<span style="color:#f92672">&lt;=</span><span style="color:#ae81ff">0</span>;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>        #<span style="color:#ae81ff">10</span>
</span></span><span style="display:flex;"><span>       A<span style="color:#f92672">&lt;=</span><span style="color:#ae81ff">0</span>;
</span></span><span style="display:flex;"><span>       B<span style="color:#f92672">&lt;=</span><span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span> 
</span></span><span style="display:flex;"><span> 
</span></span><span style="display:flex;"><span>       #<span style="color:#ae81ff">12</span>
</span></span><span style="display:flex;"><span>       rst <span style="color:#f92672">&lt;=</span><span style="color:#ae81ff">0</span>;<span style="color:#75715e">//reset is deasserted
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       A<span style="color:#f92672">&lt;=</span><span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>       B<span style="color:#f92672">&lt;=</span><span style="color:#ae81ff">0</span>;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>       #<span style="color:#ae81ff">10</span>
</span></span><span style="display:flex;"><span>        A<span style="color:#f92672">&lt;=</span><span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>        B<span style="color:#f92672">&lt;=</span><span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>       #<span style="color:#ae81ff">30</span> $finish;
</span></span><span style="display:flex;"><span>        <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>      <span style="color:#75715e">//-------------------------------------------------------
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>      <span style="color:#75715e">// Disable iff is used to disable the property when the
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>      <span style="color:#75715e">// reset is active. Assertion output is disable whether it
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>      <span style="color:#75715e">// failure or pass.It is used when we don&#39;t want to check 
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>      <span style="color:#75715e">// some conditions
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>      <span style="color:#75715e">//-------------------------------------------------------
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>      <span style="color:#66d9ef">property</span> p;
</span></span><span style="display:flex;"><span>      @(<span style="color:#66d9ef">posedge</span> clk) <span style="color:#66d9ef">disable</span> <span style="color:#66d9ef">iff</span>(rst)<span style="color:#75715e">//disable if reset is assereted
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>      A<span style="color:#f92672">&amp;&amp;</span>B;
</span></span><span style="display:flex;"><span>       <span style="color:#66d9ef">endproperty</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">assert</span> <span style="color:#66d9ef">property</span> (p) $display(<span style="color:#e6db74">&#34;time=%0t,A=%0b and B=%0b, assertion success</span><span style="color:#ae81ff">\n</span><span style="color:#e6db74">&#34;</span>,$time,A,B);
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">else</span> $display(<span style="color:#e6db74">&#34;time=%0t, A=%0b and B=%0b,assertion failure</span><span style="color:#ae81ff">\n</span><span style="color:#e6db74">&#34;</span>, $time,A,B);
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">initial</span>
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>      $dumpfile(<span style="color:#e6db74">&#34;waveform.vcd&#34;</span>);
</span></span><span style="display:flex;"><span>      $dumpvars();
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">endmodule</span><span style="color:#f92672">:</span>AND_Gate
</span></span></code></pre></div><p><strong>output:</strong></p>
<p>In the below figure reset is a checker if rst=0, the property is enabled and gives the assertion output while at 40ns rst=1, the property is disabled and the assertion output is not checked. The disable iff is used when we do not want to check some output of assertion.</p>
<p><img
  src="https://user-images.githubusercontent.com/110412474/195586892-a38183b5-f350-43ba-9e57-338a8f5e8706.JPG"
  alt="disablechanged"
  class="disablechanged"/>
</p>
<pre><code>                                   Fig.47: Disable iff output
</code></pre>
<p><img
  src="https://user-images.githubusercontent.com/110412474/195586977-353bdf7b-5536-4498-81dd-1660ebe9e080.JPG"
  alt="disablegraph"
  class="disablegraph"/>
</p>
<pre><code>                                   Fig.48: output waveform
</code></pre>
<p><strong>Github lab code link</strong>: <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/tree/production/assertion/disable_ended_assertion/disable_assertion"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/tree/production/assertion/disable_ended_assertion/disable_assertion</a
>
</p>
<p><strong>Github lab output link</strong>: <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/assertion/disable_ended_assertion/disable_assertion/disable.log"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/assertion/disable_ended_assertion/disable_assertion/disable.log</a
>
</p>
<hr>
<h1 id='ended'>ended<a href='#ended' class='anchor'>#</a>
</h1><p>The keyword &ldquo;ended&rdquo; is attached to the sequence name, while using more than one sequence in the program, the ending point of the sequences can be used as a synchronization point</p>
<p>Below in the code snippet, Here in the code we used two sequences seq1 and seq2. The sequence one as the variable d, and sequence two as the variable ‘k’. The two sequences is declare in the property with the implication operator along with the 4 clock cycle delay. Now, by using ended “keyword” with the sequence.Example: seq1 -&gt; ##4 seq2. The seq1 is antecedent and seq2 is consequent. if antecedent is executed i.e the seq1. Then only the consequent part is executed i.e is seq2. In code, the seq1 variable‘d’ is high at posedge of clk, then from the next posedge of clk the seq2 is evaluated then the assertion is passed if &lsquo;k&rsquo; at the 4 clock cycle of delay.</p>
<p><strong>code snippet</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>      <span style="color:#66d9ef">`module</span> assertion_ex;
</span></span><span style="display:flex;"><span>       <span style="color:#66d9ef">bit</span> clk,d,k;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>       <span style="color:#66d9ef">always</span> #<span style="color:#ae81ff">5</span> clk <span style="color:#f92672">=</span> <span style="color:#f92672">~</span>clk; <span style="color:#75715e">//clock generation
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>
</span></span><span style="display:flex;"><span>      <span style="color:#75715e">//generating &#39;a&#39;
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>      <span style="color:#66d9ef">initial</span>
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>      d<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>      #<span style="color:#ae81ff">57</span>  k<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>      #<span style="color:#ae81ff">10</span> d<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;
</span></span><span style="display:flex;"><span>      #<span style="color:#ae81ff">15</span> k<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;
</span></span><span style="display:flex;"><span>      #<span style="color:#ae81ff">10</span> d<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>      #<span style="color:#ae81ff">10</span> k<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;
</span></span><span style="display:flex;"><span>      #<span style="color:#ae81ff">10</span> d<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>      #<span style="color:#ae81ff">10</span> k<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>      #<span style="color:#ae81ff">200</span>;
</span></span><span style="display:flex;"><span>      $finish;
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>      <span style="color:#75715e">//sequence 1
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>      <span style="color:#66d9ef">sequence</span> seq_1;
</span></span><span style="display:flex;"><span>      @(<span style="color:#66d9ef">posedge</span> clk)
</span></span><span style="display:flex;"><span>       d;
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">endsequence</span>
</span></span><span style="display:flex;"><span>  
</span></span><span style="display:flex;"><span>     <span style="color:#75715e">//sequence 2
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>     <span style="color:#66d9ef">sequence</span> seq_2;
</span></span><span style="display:flex;"><span>      @(<span style="color:#66d9ef">posedge</span> clk)
</span></span><span style="display:flex;"><span>      ##<span style="color:#ae81ff">4</span> k;
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">endsequence</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">property</span> p;
</span></span><span style="display:flex;"><span>     @(<span style="color:#66d9ef">posedge</span> clk) seq_1.ended <span style="color:#f92672">|-&gt;</span> ##<span style="color:#ae81ff">4</span> seq_2.ended;
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">endproperty</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    a_1: <span style="color:#66d9ef">assert</span> <span style="color:#66d9ef">property</span>(p)$info(<span style="color:#e6db74">&#34;passed&#34;</span>);
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">else</span> $info(<span style="color:#e6db74">&#34;failed&#34;</span>);
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">initial</span>
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>      $dumpfile(<span style="color:#e6db74">&#34;waveform.vcd&#34;</span>);
</span></span><span style="display:flex;"><span>      $dumpvars();
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">endmodule</span><span style="color:#f92672">:</span>assertion_ex
</span></span></code></pre></div><p><strong>output:</strong><br>
Here, at 5ns d=1, the seq1 is executed from next cycle seq2 execute, it will check for 4cycle cycle from the ending cycle of seq1. here seq2 check the value &lsquo;k&rsquo; until 45ns, at 45ns the &lsquo;k&rsquo; value is low, then the assertion is failed. At 25ns the seq1 as the variable &rsquo;d&rsquo; it value is &lsquo;high&rsquo;, then it will start executing seq2 from  next cycle, the seq2 as the variable k, it will check whether the &lsquo;k&rsquo; is high at 4 cycle. it is high in the 4clock cycle so at 65n, the assertion is passed.</p>
<p><img
  src="https://user-images.githubusercontent.com/110412474/195083074-0ce85fb9-9559-4973-8c8b-7a4a268b7879.JPG"
  alt="ended"
  class="ended"/>
</p>
<pre><code>                                 Fig.49: Transcript output of ended
</code></pre>
<p><strong>output Waveform:</strong></p>
<p><img
  src="https://user-images.githubusercontent.com/110412474/195083285-d717c023-3de0-4721-ad21-6f44b5b549d9.JPG"
  alt="endedwaveform"
  class="endedwaveform"/>
</p>
<pre><code>                                Fig.50: waveform of ended
</code></pre>
<p><strong>Github lab code link</strong>: <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/tree/production/assertion/disable_ended_assertion/ended_assertion"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/tree/production/assertion/disable_ended_assertion/ended_assertion</a
>
</p>
<p><strong>Github lab output link</strong>: <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/assertion/disable_ended_assertion/ended_assertion/Example.log"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/assertion/disable_ended_assertion/ended_assertion/Example.log</a
>
</p>
<hr>
<p><strong>Without using ended keyword</strong><code>Ex:seq1 |-&gt; ##4 seq2 </code>in this example, While without using ended. The below same code the assertion will pass after 125ns. The seq variable‘d’ is high at 45ns then the seq2 is evaluated after the 4 clock cycle delay due to ##4. The variable ‘k’ is then evaluated as the seq2 as the expression ##4 k; if ‘k’ value is high at 4 clock cycle then the assertion is passed. In this case it will take 9 clock cycle to pass assertion where by using the ended keyword the assertion Is passed for 5 clock cycle.</p>
<p><strong>code snippet</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>      <span style="color:#66d9ef">`module</span> assertion_ex;
</span></span><span style="display:flex;"><span>       <span style="color:#66d9ef">bit</span> clk,d,k;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>       <span style="color:#66d9ef">always</span> #<span style="color:#ae81ff">5</span> clk <span style="color:#f92672">=</span> <span style="color:#f92672">~</span>clk; <span style="color:#75715e">//clock generation
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>
</span></span><span style="display:flex;"><span>      <span style="color:#75715e">//generating &#39;a&#39;
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>      <span style="color:#66d9ef">initial</span>
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>      d<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>      #<span style="color:#ae81ff">57</span>  k<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>      #<span style="color:#ae81ff">10</span> d<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;
</span></span><span style="display:flex;"><span>      #<span style="color:#ae81ff">15</span> k<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;
</span></span><span style="display:flex;"><span>      #<span style="color:#ae81ff">10</span> d<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>      #<span style="color:#ae81ff">10</span> k<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;
</span></span><span style="display:flex;"><span>      #<span style="color:#ae81ff">10</span> d<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>      #<span style="color:#ae81ff">10</span> k<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>      #<span style="color:#ae81ff">200</span>;
</span></span><span style="display:flex;"><span>      $finish;
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>      <span style="color:#75715e">//sequence 1
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>      <span style="color:#66d9ef">sequence</span> seq_1;
</span></span><span style="display:flex;"><span>      @(<span style="color:#66d9ef">posedge</span> clk)
</span></span><span style="display:flex;"><span>       d;
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">endsequence</span>
</span></span><span style="display:flex;"><span>  
</span></span><span style="display:flex;"><span>     <span style="color:#75715e">//sequence 2
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>     <span style="color:#66d9ef">sequence</span> seq_2;
</span></span><span style="display:flex;"><span>      @(<span style="color:#66d9ef">posedge</span> clk)
</span></span><span style="display:flex;"><span>      ##<span style="color:#ae81ff">4</span> k;
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">endsequence</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">property</span> p;
</span></span><span style="display:flex;"><span>     @(<span style="color:#66d9ef">posedge</span> clk) seq_1 <span style="color:#f92672">|-&gt;</span> ##<span style="color:#ae81ff">4</span> seq_2;
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">endproperty</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    a_1: <span style="color:#66d9ef">assert</span> <span style="color:#66d9ef">property</span>(p)$info(<span style="color:#e6db74">&#34;passed&#34;</span>);
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">else</span> $info(<span style="color:#e6db74">&#34;failed&#34;</span>);
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">initial</span>
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>      $dumpfile(<span style="color:#e6db74">&#34;waveform.vcd&#34;</span>);
</span></span><span style="display:flex;"><span>      $dumpvars();
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">endmodule</span><span style="color:#f92672">:</span>assertion_ex
</span></span></code></pre></div><p><strong>output:</strong><br>
Here, at 45ns d=1, the seq1 as variable &rsquo;d&rsquo; it is high at 45ns, then seq1 is executed, then now seq2 will start execute the variable &lsquo;k&rsquo; after the 4clock cycle, it will start to check the value of &lsquo;k&rsquo;,after the 4clock cycle of seq2, then seq2 variable &lsquo;k&rsquo; is chck the value at 4th clcok cycle. if it is high it pass the assertion. Total it take 9 clock cycle to execute the seq2 value, at 125ns it will pass the assertion.</p>
<p><img
  src="https://user-images.githubusercontent.com/110412474/195086407-bfee517f-a382-4cf5-b55b-31864c65e29b.JPG"
  alt="with_out_endedif"
  class="with_out_endedif"/>
</p>
<pre><code>                           Fig.51: output of without_ended
</code></pre>
<p><strong>output waveform:</strong></p>
<p><img
  src="https://user-images.githubusercontent.com/110412474/195086686-72843fd3-a6e1-4b34-81bf-89c0ef2f2081.JPG"
  alt="without_ended_waveform"
  class="without_ended_waveform"/>
</p>
<p><strong>Github lab code link</strong>: <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/tree/production/assertion/disable_ended_assertion/without_ended_assertion"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/tree/production/assertion/disable_ended_assertion/without_ended_assertion</a
>
</p>
<p><strong>Github lab output link</strong>:  <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/assertion/disable_ended_assertion/without_ended_assertion/Example.log"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/assertion/disable_ended_assertion/without_ended_assertion/Example.log</a
>
</p>
</div><div class="column is-sticky is-paddingless" id="tocWrapper">
  <div class="is-paddingless" id="tocContainer">
    <div class="toc-header">
      <h6 class="toc-title is-marginless">On this page:</h6>
      <i
        title="Back to top"
        id="tocBackToTop"
        class="fa-solid fa-circle-arrow-up"
      ></i>
    </div>
    <div id="tocContent">
      <div id="toc"><nav id="TableOfContents">
  <ul>
    <li><a href="#assertion">Assertion</a>
      <ul>
        <li><a href="#assertion-cheat-sheet">Assertion cheat sheet</a></li>
        <li><a href="#immediate-assertion">Immediate Assertion</a></li>
        <li><a href="#concurrent-assertion">Concurrent Assertion</a>
          <ul>
            <li><a href="#sva-building-block">SVA Building block</a></li>
          </ul>
        </li>
        <li><a href="#svasystem-verilog-assertion-sequence">SVA(System Verilog Assertion) Sequence</a></li>
        <li><a href="#1the-sequence-with-timing-relationship"><strong>1.The Sequence with Timing Relationship</strong></a></li>
        <li><a href="#2the-sequence-with-a-logical-expression"><strong>2.The sequence with a logical expression</strong></a></li>
        <li><a href="#3multiple-sequences"><strong>3.Multiple sequences</strong></a></li>
        <li><a href="#4the-sequence-with-formal-argument"><strong>4.The sequence with Formal Argument</strong></a></li>
      </ul>
    </li>
    <li><a href="#variable-delay-in-sequence">Variable Delay in sequence</a></li>
    <li><a href="#implication-operator">Implication Operator</a>
      <ul>
        <li><a href="#1overlapped-implication">1.Overlapped Implication</a></li>
        <li><a href="#overlapped-implication-types">Overlapped Implication Types:</a>
          <ul>
            <li><a href="#the-implication-with-a-fixed-delay-on-the-consequent">The implication with a fixed delay on the consequent</a></li>
            <li><a href="#the-implication-with-a-sequence-as-an-antecedent">The implication with a sequence as an antecedent</a></li>
            <li><a href="#timing-windows-in-sva-checkers">Timing windows in SVA Checkers</a></li>
            <li><a href="#overlapping-timing-window">Overlapping timing window</a></li>
            <li><a href="#indefinite-timing-window">Indefinite timing window</a></li>
          </ul>
        </li>
        <li><a href="#2non-overlapped-implication">2.Non-overlapped Implication:</a></li>
      </ul>
    </li>
    <li><a href="#repetition-operators">Repetition Operators:</a>
      <ul>
        <li>
          <ul>
            <li><a href="#consecutive-repetition">Consecutive repetition</a></li>
            <li><a href="#go-to-repetition">go to repetition</a></li>
            <li><a href="#nonconsecutive-repetition">Nonconsecutive repetition</a></li>
          </ul>
        </li>
      </ul>
    </li>
    <li><a href="#sva-methods">SVA Methods</a>
      <ul>
        <li>
          <ul>
            <li><a href="#rose">$rose</a></li>
            <li><a href="#fell">$fell</a></li>
            <li><a href="#stable">$stable</a></li>
            <li><a href="#past">$past</a></li>
            <li><a href="#built-in-system-functions">Built-in system functions</a></li>
            <li><a href="#onehotexpression">$onehot(expression)</a></li>
            <li><a href="#onehot0expression">$onehot0(expression)</a></li>
            <li><a href="#isunknownexpression">$isunknown(expression)</a></li>
            <li><a href="#countonesexpression">$countones(expression)</a></li>
          </ul>
        </li>
      </ul>
    </li>
    <li><a href="#disable-iff">Disable iff</a></li>
    <li><a href="#ended">ended</a></li>
  </ul>
</nav></div>
      <div id="taxonomies"><div class="taxonomy-wrapper"><div class="toc-header">
                  <h6 class="toc-title is-marginless">Categories</h6>
                </div><a href="/categories/systemverilog/" class="taxonomy"
                    ><i class="fa-solid fa-circle-dot"></i>SystemVerilog</a
                  ></div><div class="taxonomy-wrapper"><div class="toc-header">
                  <h6 class="toc-title is-marginless">Tags</h6>
                </div><a href="/tags/sv/" class="taxonomy"
                    ><i class="fa-solid fa-circle-dot"></i>sv</a
                  ></div></div>
    </div>
  </div>
  <div
    class="is-paddingless"
    id="tocCollapsible"
    title="Collapse/Uncollapse table of contents"
  >
    <i class="fa-solid fa-angles-right fa-lg"></i>
  </div>
</div>
</div>
</div><script type='text/javascript'>
  const baseUrl = '\/';
  const codeCopyBefore = 'Copy to clipboard';
  const codeCopyAfter = 'Copied to clipboard';
  const svgDownloadLabel = 'Download as SVG';
  const helperLoadingLabel = 'Loading';
  const searchNoResults = '没有找到';
  const introNextLabel = 'Next';
  const introPrevLabel = 'Previous';
  const introSkipLabel = '✗';
  const introDoneLabel = 'Done';
  const printLabel = 'Print current page';
  const qrCodeLabel = 'Show current page QR code';
  const naCommonLabel = 'Not available';
</script>
<script
      type="module"
      src="/js/theme/modules/const.min.js"
    ></script><script
      type="module"
      src="/js/theme/modules/helpers.min.js"
    ></script><script
      type="module"
      src="/js/theme/modules/helpersGlobal.min.js"
    ></script><script
      type="module"
      src="/js/theme/init.min.js"
    ></script><script
      type="module"
      src="/js/theme/navbar.min.js"
    ></script><script
      type="module"
      src="/js/theme/print.min.js"
    ></script><script
      type="module"
      src="/js/theme/qrcode.min.js"
    ></script><script
      type="module"
      src="/js/theme/search.min.js"
    ></script><script
      type="module"
      src="/js/theme/shortcuts.min.js"
    ></script><script
      type="module"
      src="/js/theme/sidebar.min.js"
    ></script><script
      type="module"
      src="/js/theme/toc.min.js"
    ></script><script
      type="module"
      src="/js/shortcuts.min.js"
    ></script><script
      type="text/javascript"
      src="/js/theme/browserCompatibility.min.js"
    ></script><script
      type="text/javascript"
      src="/js/external/flexsearch/flexsearch.bundle.min.js"
    ></script><script
      type="text/javascript"
      src="/js/external/qrious/qrious.min.js"
    ></script><script
      type="text/javascript"
      src="/js/external/overlay-scrollbars/overlayscrollbars.min.js"
    ></script>
</body>
</html>
