// This file is an auto generated description of the Liberty library: DUAL_64X8X1BM1_WC
// Generated byJasper(TM) on 2024-10-17T03:45:03

`line 164 "/RAID2/COURSE/iclab/iclabTA06/test_Lab07/Exercise/04_MEM/DUAL_64X8X1BM1_WC.lib" 2
(* jg_liberty_cell="auto_generated" *)
module DUAL_64X8X1BM1 (
`line 2317 "/RAID2/COURSE/iclab/iclabTA06/test_Lab07/Exercise/04_MEM/DUAL_64X8X1BM1_WC.lib" 2
input wire A0
`line 2360 "/RAID2/COURSE/iclab/iclabTA06/test_Lab07/Exercise/04_MEM/DUAL_64X8X1BM1_WC.lib" 2
, input wire A1
`line 2403 "/RAID2/COURSE/iclab/iclabTA06/test_Lab07/Exercise/04_MEM/DUAL_64X8X1BM1_WC.lib" 2
, input wire A2
`line 2446 "/RAID2/COURSE/iclab/iclabTA06/test_Lab07/Exercise/04_MEM/DUAL_64X8X1BM1_WC.lib" 2
, input wire A3
`line 2489 "/RAID2/COURSE/iclab/iclabTA06/test_Lab07/Exercise/04_MEM/DUAL_64X8X1BM1_WC.lib" 2
, input wire A4
`line 2532 "/RAID2/COURSE/iclab/iclabTA06/test_Lab07/Exercise/04_MEM/DUAL_64X8X1BM1_WC.lib" 2
, input wire A5
`line 2575 "/RAID2/COURSE/iclab/iclabTA06/test_Lab07/Exercise/04_MEM/DUAL_64X8X1BM1_WC.lib" 2
, input wire B0
`line 2618 "/RAID2/COURSE/iclab/iclabTA06/test_Lab07/Exercise/04_MEM/DUAL_64X8X1BM1_WC.lib" 2
, input wire B1
`line 2661 "/RAID2/COURSE/iclab/iclabTA06/test_Lab07/Exercise/04_MEM/DUAL_64X8X1BM1_WC.lib" 2
, input wire B2
`line 2704 "/RAID2/COURSE/iclab/iclabTA06/test_Lab07/Exercise/04_MEM/DUAL_64X8X1BM1_WC.lib" 2
, input wire B3
`line 2747 "/RAID2/COURSE/iclab/iclabTA06/test_Lab07/Exercise/04_MEM/DUAL_64X8X1BM1_WC.lib" 2
, input wire B4
`line 2790 "/RAID2/COURSE/iclab/iclabTA06/test_Lab07/Exercise/04_MEM/DUAL_64X8X1BM1_WC.lib" 2
, input wire B5
`line 3712 "/RAID2/COURSE/iclab/iclabTA06/test_Lab07/Exercise/04_MEM/DUAL_64X8X1BM1_WC.lib" 2
, input wire CKA
`line 3758 "/RAID2/COURSE/iclab/iclabTA06/test_Lab07/Exercise/04_MEM/DUAL_64X8X1BM1_WC.lib" 2
, input wire CKB
`line 3610 "/RAID2/COURSE/iclab/iclabTA06/test_Lab07/Exercise/04_MEM/DUAL_64X8X1BM1_WC.lib" 2
, input wire CSA
`line 3654 "/RAID2/COURSE/iclab/iclabTA06/test_Lab07/Exercise/04_MEM/DUAL_64X8X1BM1_WC.lib" 2
, input wire CSB
`line 2834 "/RAID2/COURSE/iclab/iclabTA06/test_Lab07/Exercise/04_MEM/DUAL_64X8X1BM1_WC.lib" 2
, input wire DIA0
`line 2877 "/RAID2/COURSE/iclab/iclabTA06/test_Lab07/Exercise/04_MEM/DUAL_64X8X1BM1_WC.lib" 2
, input wire DIA1
`line 2920 "/RAID2/COURSE/iclab/iclabTA06/test_Lab07/Exercise/04_MEM/DUAL_64X8X1BM1_WC.lib" 2
, input wire DIA2
`line 2963 "/RAID2/COURSE/iclab/iclabTA06/test_Lab07/Exercise/04_MEM/DUAL_64X8X1BM1_WC.lib" 2
, input wire DIA3
`line 3006 "/RAID2/COURSE/iclab/iclabTA06/test_Lab07/Exercise/04_MEM/DUAL_64X8X1BM1_WC.lib" 2
, input wire DIA4
`line 3049 "/RAID2/COURSE/iclab/iclabTA06/test_Lab07/Exercise/04_MEM/DUAL_64X8X1BM1_WC.lib" 2
, input wire DIA5
`line 3092 "/RAID2/COURSE/iclab/iclabTA06/test_Lab07/Exercise/04_MEM/DUAL_64X8X1BM1_WC.lib" 2
, input wire DIA6
`line 3135 "/RAID2/COURSE/iclab/iclabTA06/test_Lab07/Exercise/04_MEM/DUAL_64X8X1BM1_WC.lib" 2
, input wire DIA7
`line 3178 "/RAID2/COURSE/iclab/iclabTA06/test_Lab07/Exercise/04_MEM/DUAL_64X8X1BM1_WC.lib" 2
, input wire DIB0
`line 3221 "/RAID2/COURSE/iclab/iclabTA06/test_Lab07/Exercise/04_MEM/DUAL_64X8X1BM1_WC.lib" 2
, input wire DIB1
`line 3264 "/RAID2/COURSE/iclab/iclabTA06/test_Lab07/Exercise/04_MEM/DUAL_64X8X1BM1_WC.lib" 2
, input wire DIB2
`line 3307 "/RAID2/COURSE/iclab/iclabTA06/test_Lab07/Exercise/04_MEM/DUAL_64X8X1BM1_WC.lib" 2
, input wire DIB3
`line 3350 "/RAID2/COURSE/iclab/iclabTA06/test_Lab07/Exercise/04_MEM/DUAL_64X8X1BM1_WC.lib" 2
, input wire DIB4
`line 3393 "/RAID2/COURSE/iclab/iclabTA06/test_Lab07/Exercise/04_MEM/DUAL_64X8X1BM1_WC.lib" 2
, input wire DIB5
`line 3436 "/RAID2/COURSE/iclab/iclabTA06/test_Lab07/Exercise/04_MEM/DUAL_64X8X1BM1_WC.lib" 2
, input wire DIB6
`line 3479 "/RAID2/COURSE/iclab/iclabTA06/test_Lab07/Exercise/04_MEM/DUAL_64X8X1BM1_WC.lib" 2
, input wire DIB7
`line 3698 "/RAID2/COURSE/iclab/iclabTA06/test_Lab07/Exercise/04_MEM/DUAL_64X8X1BM1_WC.lib" 2
, input wire OEA
`line 3704 "/RAID2/COURSE/iclab/iclabTA06/test_Lab07/Exercise/04_MEM/DUAL_64X8X1BM1_WC.lib" 2
, input wire OEB
`line 3523 "/RAID2/COURSE/iclab/iclabTA06/test_Lab07/Exercise/04_MEM/DUAL_64X8X1BM1_WC.lib" 2
, input wire WEAN
`line 3566 "/RAID2/COURSE/iclab/iclabTA06/test_Lab07/Exercise/04_MEM/DUAL_64X8X1BM1_WC.lib" 2
, input wire WEBN
`line 187 "/RAID2/COURSE/iclab/iclabTA06/test_Lab07/Exercise/04_MEM/DUAL_64X8X1BM1_WC.lib" 2
, output wire DOA0
`line 320 "/RAID2/COURSE/iclab/iclabTA06/test_Lab07/Exercise/04_MEM/DUAL_64X8X1BM1_WC.lib" 2
, output wire DOA1
`line 453 "/RAID2/COURSE/iclab/iclabTA06/test_Lab07/Exercise/04_MEM/DUAL_64X8X1BM1_WC.lib" 2
, output wire DOA2
`line 586 "/RAID2/COURSE/iclab/iclabTA06/test_Lab07/Exercise/04_MEM/DUAL_64X8X1BM1_WC.lib" 2
, output wire DOA3
`line 719 "/RAID2/COURSE/iclab/iclabTA06/test_Lab07/Exercise/04_MEM/DUAL_64X8X1BM1_WC.lib" 2
, output wire DOA4
`line 852 "/RAID2/COURSE/iclab/iclabTA06/test_Lab07/Exercise/04_MEM/DUAL_64X8X1BM1_WC.lib" 2
, output wire DOA5
`line 985 "/RAID2/COURSE/iclab/iclabTA06/test_Lab07/Exercise/04_MEM/DUAL_64X8X1BM1_WC.lib" 2
, output wire DOA6
`line 1118 "/RAID2/COURSE/iclab/iclabTA06/test_Lab07/Exercise/04_MEM/DUAL_64X8X1BM1_WC.lib" 2
, output wire DOA7
`line 1251 "/RAID2/COURSE/iclab/iclabTA06/test_Lab07/Exercise/04_MEM/DUAL_64X8X1BM1_WC.lib" 2
, output wire DOB0
`line 1384 "/RAID2/COURSE/iclab/iclabTA06/test_Lab07/Exercise/04_MEM/DUAL_64X8X1BM1_WC.lib" 2
, output wire DOB1
`line 1517 "/RAID2/COURSE/iclab/iclabTA06/test_Lab07/Exercise/04_MEM/DUAL_64X8X1BM1_WC.lib" 2
, output wire DOB2
`line 1650 "/RAID2/COURSE/iclab/iclabTA06/test_Lab07/Exercise/04_MEM/DUAL_64X8X1BM1_WC.lib" 2
, output wire DOB3
`line 1783 "/RAID2/COURSE/iclab/iclabTA06/test_Lab07/Exercise/04_MEM/DUAL_64X8X1BM1_WC.lib" 2
, output wire DOB4
`line 1916 "/RAID2/COURSE/iclab/iclabTA06/test_Lab07/Exercise/04_MEM/DUAL_64X8X1BM1_WC.lib" 2
, output wire DOB5
`line 2049 "/RAID2/COURSE/iclab/iclabTA06/test_Lab07/Exercise/04_MEM/DUAL_64X8X1BM1_WC.lib" 2
, output wire DOB6
`line 2182 "/RAID2/COURSE/iclab/iclabTA06/test_Lab07/Exercise/04_MEM/DUAL_64X8X1BM1_WC.lib" 2
, output wire DOB7
);
`line 164 "/RAID2/COURSE/iclab/iclabTA06/test_Lab07/Exercise/04_MEM/DUAL_64X8X1BM1_WC.lib" 2
endmodule
