0.7
2020.2
Oct 14 2022
05:20:55
u:/ECE385/ip_repo/hdmi_text_controller_1_0/src/VGA_controller.sv,1730406689,systemVerilog,,u:/ECE385/ip_repo/hdmi_text_controller_1_0/src/color_mapper.sv,,vga_controller,,uvm,../../../../hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
u:/ECE385/ip_repo/hdmi_text_controller_1_0/src/color_mapper.sv,1730406689,systemVerilog,,u:/ECE385/ip_repo/hdmi_text_controller_1_0/src/font_rom.sv,,color_mapper,,uvm,../../../../hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
u:/ECE385/ip_repo/hdmi_text_controller_1_0/src/font_rom.sv,1730406689,systemVerilog,,u:/ECE385/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv,,font_rom,,uvm,../../../../hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
u:/ECE385/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv,1730428438,systemVerilog,,u:/ECE385/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_AXI.sv,,hdmi_text_controller_v1_0,,uvm,../../../../hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
u:/ECE385/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_AXI.sv,1730413035,systemVerilog,,u:/ECE385/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv,,hdmi_text_controller_v1_0_AXI,,uvm,../../../../hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
u:/ECE385/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv,1730413402,systemVerilog,,,,hdmi_text_controller_tb,,uvm,../../../../hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
u:/ECE385/lab_7.1/lab_7.1.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1730439378,verilog,,,,clk_wiz_0,,uvm,../../../../hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
u:/ECE385/lab_7.1/lab_7.1.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1730439378,verilog,,u:/ECE385/lab_7.1/lab_7.1.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,uvm,../../../../hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
u:/ECE385/lab_7.1/lab_7.1.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/encode.v,1730439373,verilog,,u:/ECE385/lab_7.1/lab_7.1.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/serdes_10_to_1.v,,encode,,uvm,../../../../hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
u:/ECE385/lab_7.1/lab_7.1.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/hdmi_tx_v1_0.v,1730439373,verilog,,u:/ECE385/lab_7.1/lab_7.1.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0/sim/hdmi_tx_0.v,,hdmi_tx_v1_0,,uvm,../../../../hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
u:/ECE385/lab_7.1/lab_7.1.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/serdes_10_to_1.v,1730439373,verilog,,u:/ECE385/lab_7.1/lab_7.1.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/srldelay.v,,serdes_10_to_1,,uvm,../../../../hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
u:/ECE385/lab_7.1/lab_7.1.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/srldelay.v,1730439373,verilog,,u:/ECE385/lab_7.1/lab_7.1.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/hdmi_tx_v1_0.v,,srldelay,,uvm,../../../../hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
u:/ECE385/lab_7.1/lab_7.1.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0/sim/hdmi_tx_0.v,1730439373,verilog,,u:/ECE385/lab_7.1/lab_7.1.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,,hdmi_tx_0,,uvm,../../../../hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
u:/ECE385/lab_7.1/lab_7.1.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
