Warning: Use -per_clock_root option along with -type latency option to split the reporting of a clock to per clock root, so that the clock trees associated with different root pins are reported separately
 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
****************************************
Report : clock qor
        -type latency
        -show_paths
        -nosplit
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:35:07 2019
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

===========================================================
==== Latency Reporting for Corner mode_norm.fast.RCmin ====
===========================================================

============================================ Summary Table for Corner mode_norm.fast.RCmin =============================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin, Scenario: mode_norm.fast.RCmin
HCLK                                    M,D       841        --      0.00        --      0.00      0.00      0.00      0.00        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        841        --      0.00        --      0.00      0.00        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
=================================== Details Table for Corner mode_norm.fast.RCmin ====================================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin, Scenario: mode_norm.fast.RCmin
HCLK


======================================================
==== Path Reports for Corner mode_norm.fast.RCmin ====
======================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

==============================================================
==== Latency Reporting for Corner mode_norm.fast.RCmin_bc ====
==============================================================

=========================================== Summary Table for Corner mode_norm.fast.RCmin_bc ===========================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin_bc, Scenario: mode_norm.fast.RCmin_bc
HCLK                                    M,D       841     69.12     34.56        --     73.97     39.41     56.08      6.96        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        841        --     34.56        --     73.97     39.41        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
================================== Details Table for Corner mode_norm.fast.RCmin_bc ==================================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin_bc, Scenario: mode_norm.fast.RCmin_bc
HCLK
                                   L   u_logic_Lhd3z4_reg/CLK            73.97 r     73.97 r      0.00        0.00
                                   L   u_logic_Bjd3z4_reg/CLK            73.95 r     73.95 r      0.00        0.00
                                   L   u_logic_Cps2z4_reg/CLK            73.80 r     73.80 r      0.00        0.00
                                   L   u_logic_Dks2z4_reg/CLK            73.66 r     73.66 r      0.00        0.00
                                   L   u_logic_Lns2z4_reg/CLK            73.66 r     73.66 r      0.00        0.00
                                   S   u_logic_Lqr2z4_reg/CLK            39.41 r     39.41 r      0.00        0.00
                                   S   u_logic_Hmh3z4_reg/CLK            40.55 r     40.55 r      0.00        0.00
                                   S   u_logic_Umi3z4_reg/CLK            40.57 r     40.57 r      0.00        0.00
                                   S   u_logic_Z0g3z4_reg/CLK            40.61 r     40.61 r      0.00        0.00
                                   S   u_logic_Ixn2z4_reg/CLK            41.24 r     41.24 r      0.00        0.00


=========================================================
==== Path Reports for Corner mode_norm.fast.RCmin_bc ====
=========================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : mode_norm.fast.RCmin_bc
Corner              : mode_norm.fast.RCmin_bc
Scenario            : mode_norm.fast.RCmin_bc
Skew Group          : default_HCLK
Clock Fanout        : HCLK
Clock at Sink       : HCLK
Sink                : u_logic_Lhd3z4_reg/CLK
Latency             : 73.97
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  HCLK (in)                                         1      5.20    0.00    0.00    0.00 r
  cts_inv_294214585/I (INV_X4)                                     2.02    0.50    0.50 r
  cts_inv_294214585/ZN (INV_X4)                     2      3.93    1.60    1.09    1.58 f
  cts_inv_293014573/I (INV_X1)                                     3.93    1.16    2.75 f
  cts_inv_293014573/ZN (INV_X1)                     2      4.11    6.03    3.13    5.87 r
  ctobgt_inst_16172/I (CLKBUF_X2)                                  6.87    0.57    6.45 r
  ctobgt_inst_16172/Z (CLKBUF_X2)                   1      1.44    1.81    4.67   11.12 r
  cts_inv_292114564/I (INV_X1)                                     1.87    0.13   11.25 r
  cts_inv_292114564/ZN (INV_X1)                     1      2.72    3.99    2.16   13.41 f
  cts_inv_290814551/I (INV_X2)                                     4.46    0.72   14.13 f
  cts_inv_290814551/ZN (INV_X2)                     2      4.16    4.23    2.14   16.27 r
  cts_inv_284014483/I (INV_X2)                                     6.08    1.45   17.72 r
  cts_inv_284014483/ZN (INV_X2)                     2      4.55    4.16    2.92   20.64 f
  cts_inv_282114464/I (INV_X2)                                     4.27    0.06   20.69 f
  cts_inv_282114464/ZN (INV_X2)                     1      6.19    4.92    2.21   22.91 r
  cts_inv_279614439/I (INV_X4)                                     7.84    1.66   24.57 r
  cts_inv_279614439/ZN (INV_X4)                     1      1.87    1.85    1.56   26.13 f
  cts_inv_277214415/I (INV_X1)                                     2.25    0.40   26.53 f
  cts_inv_277214415/ZN (INV_X1)                     2      4.00    5.99    2.99   29.53 r
  cts_inv_274914392/I (INV_X1)                                     6.56    0.57   30.10 r
  cts_inv_274914392/ZN (INV_X1)                     1      1.92    3.41    2.90   33.00 f
  cts_inv_272414367/I (INV_X1)                                     3.53    0.29   33.28 f
  cts_inv_272414367/ZN (INV_X1)                     1      2.90    4.63    2.73   36.01 r
  cts_inv_270214345/I (INV_X2)                                     5.07    0.71   36.72 r
  cts_inv_270214345/ZN (INV_X2)                     1      3.63    3.49    2.00   38.72 f
  cts_inv_268214325/I (INV_X1)                                     6.29    2.00   40.72 f
  cts_inv_268214325/ZN (INV_X1)                     2      4.97    7.90    4.20   44.92 r
  cts_inv_261614259/I (INV_X2)                                     8.81    1.32   46.23 r
  cts_inv_261614259/ZN (INV_X2)                     2      6.69    5.76    3.83   50.07 f
  cts_inv_259714240/I (INV_X2)                                     6.12    0.44   50.51 f
  cts_inv_259714240/ZN (INV_X2)                     4      7.61    6.41    3.78   54.28 r
  ccd_drc_inst_21669/I (BUF_X2)                                    6.90    0.74   55.03 r
  ccd_drc_inst_21669/Z (BUF_X2)                     3      4.59    4.50    5.42   60.44 r
  u_logic_clk_gate_T7d3z4_reg/CLK (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_29)    3   4.59   4.50   0.00  60.44 r
  u_logic_clk_gate_T7d3z4_reg/latch/CLK (CLKGATETST_X1)            4.86    0.55   61.00 r
  u_logic_clk_gate_T7d3z4_reg/latch/Q (CLKGATETST_X1)    2   3.01   4.65   6.39   67.39 r
  u_logic_clk_gate_T7d3z4_reg/ENCLK (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_29)    2   3.01   4.65   0.00  67.39 r
  cto_buf_drc_15332/I (BUF_X1)                                     4.67    0.11   67.50 r
  cto_buf_drc_15332/Z (BUF_X1)                      4      4.89    7.44    5.00   72.50 r
  u_logic_Lhd3z4_reg/CLK (SDFFRNQ_X1)                              8.43    1.47   73.97 r
  ----------------------------------------------------------------------------------------------
  clock balancing offset                                                           0.00
  clock network delay                                                             73.97
  total clock latency                                                             73.97


---------------------------------------------
Largest Path #2
Mode                : mode_norm.fast.RCmin_bc
Corner              : mode_norm.fast.RCmin_bc
Scenario            : mode_norm.fast.RCmin_bc
Skew Group          : default_HCLK
Clock Fanout        : HCLK
Clock at Sink       : HCLK
Sink                : u_logic_Bjd3z4_reg/CLK
Latency             : 73.95
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  HCLK (in)                                         1      5.20    0.00    0.00    0.00 r
  cts_inv_294214585/I (INV_X4)                                     2.02    0.50    0.50 r
  cts_inv_294214585/ZN (INV_X4)                     2      3.93    1.60    1.09    1.58 f
  cts_inv_293014573/I (INV_X1)                                     3.93    1.16    2.75 f
  cts_inv_293014573/ZN (INV_X1)                     2      4.11    6.03    3.13    5.87 r
  ctobgt_inst_16172/I (CLKBUF_X2)                                  6.87    0.57    6.45 r
  ctobgt_inst_16172/Z (CLKBUF_X2)                   1      1.44    1.81    4.67   11.12 r
  cts_inv_292114564/I (INV_X1)                                     1.87    0.13   11.25 r
  cts_inv_292114564/ZN (INV_X1)                     1      2.72    3.99    2.16   13.41 f
  cts_inv_290814551/I (INV_X2)                                     4.46    0.72   14.13 f
  cts_inv_290814551/ZN (INV_X2)                     2      4.16    4.23    2.14   16.27 r
  cts_inv_284014483/I (INV_X2)                                     6.08    1.45   17.72 r
  cts_inv_284014483/ZN (INV_X2)                     2      4.55    4.16    2.92   20.64 f
  cts_inv_282114464/I (INV_X2)                                     4.27    0.06   20.69 f
  cts_inv_282114464/ZN (INV_X2)                     1      6.19    4.92    2.21   22.91 r
  cts_inv_279614439/I (INV_X4)                                     7.84    1.66   24.57 r
  cts_inv_279614439/ZN (INV_X4)                     1      1.87    1.85    1.56   26.13 f
  cts_inv_277214415/I (INV_X1)                                     2.25    0.40   26.53 f
  cts_inv_277214415/ZN (INV_X1)                     2      4.00    5.99    2.99   29.53 r
  cts_inv_274914392/I (INV_X1)                                     6.56    0.57   30.10 r
  cts_inv_274914392/ZN (INV_X1)                     1      1.92    3.41    2.90   33.00 f
  cts_inv_272414367/I (INV_X1)                                     3.53    0.29   33.28 f
  cts_inv_272414367/ZN (INV_X1)                     1      2.90    4.63    2.73   36.01 r
  cts_inv_270214345/I (INV_X2)                                     5.07    0.71   36.72 r
  cts_inv_270214345/ZN (INV_X2)                     1      3.63    3.49    2.00   38.72 f
  cts_inv_268214325/I (INV_X1)                                     6.29    2.00   40.72 f
  cts_inv_268214325/ZN (INV_X1)                     2      4.97    7.90    4.20   44.92 r
  cts_inv_261614259/I (INV_X2)                                     8.81    1.32   46.23 r
  cts_inv_261614259/ZN (INV_X2)                     2      6.69    5.76    3.83   50.07 f
  cts_inv_259714240/I (INV_X2)                                     6.12    0.44   50.51 f
  cts_inv_259714240/ZN (INV_X2)                     4      7.61    6.41    3.78   54.28 r
  ccd_drc_inst_21669/I (BUF_X2)                                    6.90    0.74   55.03 r
  ccd_drc_inst_21669/Z (BUF_X2)                     3      4.59    4.50    5.42   60.44 r
  u_logic_clk_gate_T7d3z4_reg/CLK (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_29)    3   4.59   4.50   0.00  60.44 r
  u_logic_clk_gate_T7d3z4_reg/latch/CLK (CLKGATETST_X1)            4.86    0.55   61.00 r
  u_logic_clk_gate_T7d3z4_reg/latch/Q (CLKGATETST_X1)    2   3.01   4.65   6.39   67.39 r
  u_logic_clk_gate_T7d3z4_reg/ENCLK (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_29)    2   3.01   4.65   0.00  67.39 r
  cto_buf_drc_15332/I (BUF_X1)                                     4.67    0.11   67.50 r
  cto_buf_drc_15332/Z (BUF_X1)                      4      4.89    7.44    5.00   72.50 r
  u_logic_Bjd3z4_reg/CLK (SDFFRNQ_X1)                              8.43    1.45   73.95 r
  ----------------------------------------------------------------------------------------------
  clock balancing offset                                                           0.00
  clock network delay                                                             73.95
  total clock latency                                                             73.95


---------------------------------------------
Largest Path #3
Mode                : mode_norm.fast.RCmin_bc
Corner              : mode_norm.fast.RCmin_bc
Scenario            : mode_norm.fast.RCmin_bc
Skew Group          : default_HCLK
Clock Fanout        : HCLK
Clock at Sink       : HCLK
Sink                : u_logic_Cps2z4_reg/CLK
Latency             : 73.80
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  HCLK (in)                                         1      5.20    0.00    0.00    0.00 r
  cts_inv_294214585/I (INV_X4)                                     2.02    0.50    0.50 r
  cts_inv_294214585/ZN (INV_X4)                     2      3.93    1.60    1.09    1.58 f
  cts_inv_293014573/I (INV_X1)                                     3.93    1.16    2.75 f
  cts_inv_293014573/ZN (INV_X1)                     2      4.11    6.03    3.13    5.87 r
  ctobgt_inst_16172/I (CLKBUF_X2)                                  6.87    0.57    6.45 r
  ctobgt_inst_16172/Z (CLKBUF_X2)                   1      1.44    1.81    4.67   11.12 r
  cts_inv_292114564/I (INV_X1)                                     1.87    0.13   11.25 r
  cts_inv_292114564/ZN (INV_X1)                     1      2.72    3.99    2.16   13.41 f
  cts_inv_290814551/I (INV_X2)                                     4.46    0.72   14.13 f
  cts_inv_290814551/ZN (INV_X2)                     2      4.16    4.23    2.14   16.27 r
  cts_inv_284014483/I (INV_X2)                                     6.08    1.45   17.72 r
  cts_inv_284014483/ZN (INV_X2)                     2      4.55    4.16    2.92   20.64 f
  cts_inv_282114464/I (INV_X2)                                     4.27    0.06   20.69 f
  cts_inv_282114464/ZN (INV_X2)                     1      6.19    4.92    2.21   22.91 r
  cts_inv_279614439/I (INV_X4)                                     7.84    1.66   24.57 r
  cts_inv_279614439/ZN (INV_X4)                     1      1.87    1.85    1.56   26.13 f
  cts_inv_277214415/I (INV_X1)                                     2.25    0.40   26.53 f
  cts_inv_277214415/ZN (INV_X1)                     2      4.00    5.99    2.99   29.53 r
  cts_inv_274914392/I (INV_X1)                                     6.56    0.57   30.10 r
  cts_inv_274914392/ZN (INV_X1)                     1      1.92    3.41    2.90   33.00 f
  cts_inv_272414367/I (INV_X1)                                     3.53    0.29   33.28 f
  cts_inv_272414367/ZN (INV_X1)                     1      2.90    4.63    2.73   36.01 r
  cts_inv_270214345/I (INV_X2)                                     5.07    0.71   36.72 r
  cts_inv_270214345/ZN (INV_X2)                     1      3.63    3.49    2.00   38.72 f
  cts_inv_268214325/I (INV_X1)                                     6.29    2.00   40.72 f
  cts_inv_268214325/ZN (INV_X1)                     2      4.97    7.90    4.20   44.92 r
  cts_inv_261614259/I (INV_X2)                                     8.81    1.32   46.23 r
  cts_inv_261614259/ZN (INV_X2)                     2      6.69    5.76    3.83   50.07 f
  cts_inv_259714240/I (INV_X2)                                     6.12    0.44   50.51 f
  cts_inv_259714240/ZN (INV_X2)                     4      7.61    6.41    3.78   54.28 r
  ccd_drc_inst_21669/I (BUF_X2)                                    6.90    0.74   55.03 r
  ccd_drc_inst_21669/Z (BUF_X2)                     3      4.59    4.50    5.42   60.44 r
  u_logic_clk_gate_Vgs2z4_reg/CLK (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_16)    3   4.59   4.50   0.00  60.44 r
  u_logic_clk_gate_Vgs2z4_reg/latch/CLK (CLKGATETST_X1)            4.86    0.71   61.15 r
  u_logic_clk_gate_Vgs2z4_reg/latch/Q (CLKGATETST_X1)    1   1.35   2.86   5.57   66.72 r
  u_logic_clk_gate_Vgs2z4_reg/ENCLK (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_16)    1   1.35   2.86   0.00  66.72 r
  cto_buf_drc_15338/I (CLKBUF_X2)                                  2.88    0.10   66.81 r
  cto_buf_drc_15338/Z (CLKBUF_X2)                   8      9.04    7.06    5.72   72.54 r
  u_logic_Cps2z4_reg/CLK (SDFFRNQ_X1)                              7.69    1.26   73.80 r
  ----------------------------------------------------------------------------------------------
  clock balancing offset                                                           0.00
  clock network delay                                                             73.80
  total clock latency                                                             73.80


---------------------------------------------
Largest Path #4
Mode                : mode_norm.fast.RCmin_bc
Corner              : mode_norm.fast.RCmin_bc
Scenario            : mode_norm.fast.RCmin_bc
Skew Group          : default_HCLK
Clock Fanout        : HCLK
Clock at Sink       : HCLK
Sink                : u_logic_Dks2z4_reg/CLK
Latency             : 73.66
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  HCLK (in)                                         1      5.20    0.00    0.00    0.00 r
  cts_inv_294214585/I (INV_X4)                                     2.02    0.50    0.50 r
  cts_inv_294214585/ZN (INV_X4)                     2      3.93    1.60    1.09    1.58 f
  cts_inv_293014573/I (INV_X1)                                     3.93    1.16    2.75 f
  cts_inv_293014573/ZN (INV_X1)                     2      4.11    6.03    3.13    5.87 r
  ctobgt_inst_16172/I (CLKBUF_X2)                                  6.87    0.57    6.45 r
  ctobgt_inst_16172/Z (CLKBUF_X2)                   1      1.44    1.81    4.67   11.12 r
  cts_inv_292114564/I (INV_X1)                                     1.87    0.13   11.25 r
  cts_inv_292114564/ZN (INV_X1)                     1      2.72    3.99    2.16   13.41 f
  cts_inv_290814551/I (INV_X2)                                     4.46    0.72   14.13 f
  cts_inv_290814551/ZN (INV_X2)                     2      4.16    4.23    2.14   16.27 r
  cts_inv_284014483/I (INV_X2)                                     6.08    1.45   17.72 r
  cts_inv_284014483/ZN (INV_X2)                     2      4.55    4.16    2.92   20.64 f
  cts_inv_282114464/I (INV_X2)                                     4.27    0.06   20.69 f
  cts_inv_282114464/ZN (INV_X2)                     1      6.19    4.92    2.21   22.91 r
  cts_inv_279614439/I (INV_X4)                                     7.84    1.66   24.57 r
  cts_inv_279614439/ZN (INV_X4)                     1      1.87    1.85    1.56   26.13 f
  cts_inv_277214415/I (INV_X1)                                     2.25    0.40   26.53 f
  cts_inv_277214415/ZN (INV_X1)                     2      4.00    5.99    2.99   29.53 r
  cts_inv_274914392/I (INV_X1)                                     6.56    0.57   30.10 r
  cts_inv_274914392/ZN (INV_X1)                     1      1.92    3.41    2.90   33.00 f
  cts_inv_272414367/I (INV_X1)                                     3.53    0.29   33.28 f
  cts_inv_272414367/ZN (INV_X1)                     1      2.90    4.63    2.73   36.01 r
  cts_inv_270214345/I (INV_X2)                                     5.07    0.71   36.72 r
  cts_inv_270214345/ZN (INV_X2)                     1      3.63    3.49    2.00   38.72 f
  cts_inv_268214325/I (INV_X1)                                     6.29    2.00   40.72 f
  cts_inv_268214325/ZN (INV_X1)                     2      4.97    7.90    4.20   44.92 r
  cts_inv_261614259/I (INV_X2)                                     8.81    1.32   46.23 r
  cts_inv_261614259/ZN (INV_X2)                     2      6.69    5.76    3.83   50.07 f
  cts_inv_259714240/I (INV_X2)                                     6.12    0.44   50.51 f
  cts_inv_259714240/ZN (INV_X2)                     4      7.61    6.41    3.78   54.28 r
  ccd_drc_inst_21669/I (BUF_X2)                                    6.90    0.74   55.03 r
  ccd_drc_inst_21669/Z (BUF_X2)                     3      4.59    4.50    5.42   60.44 r
  u_logic_clk_gate_Vgs2z4_reg/CLK (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_16)    3   4.59   4.50   0.00  60.44 r
  u_logic_clk_gate_Vgs2z4_reg/latch/CLK (CLKGATETST_X1)            4.86    0.71   61.15 r
  u_logic_clk_gate_Vgs2z4_reg/latch/Q (CLKGATETST_X1)    1   1.35   2.86   5.57   66.72 r
  u_logic_clk_gate_Vgs2z4_reg/ENCLK (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_16)    1   1.35   2.86   0.00  66.72 r
  cto_buf_drc_15338/I (CLKBUF_X2)                                  2.88    0.10   66.81 r
  cto_buf_drc_15338/Z (CLKBUF_X2)                   8      9.04    7.06    5.72   72.54 r
  u_logic_Dks2z4_reg/CLK (SDFFRNQ_X1)                              7.69    1.13   73.66 r
  ----------------------------------------------------------------------------------------------
  clock balancing offset                                                           0.00
  clock network delay                                                             73.66
  total clock latency                                                             73.66


---------------------------------------------
Largest Path #5
Mode                : mode_norm.fast.RCmin_bc
Corner              : mode_norm.fast.RCmin_bc
Scenario            : mode_norm.fast.RCmin_bc
Skew Group          : default_HCLK
Clock Fanout        : HCLK
Clock at Sink       : HCLK
Sink                : u_logic_Lns2z4_reg/CLK
Latency             : 73.66
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  HCLK (in)                                         1      5.20    0.00    0.00    0.00 r
  cts_inv_294214585/I (INV_X4)                                     2.02    0.50    0.50 r
  cts_inv_294214585/ZN (INV_X4)                     2      3.93    1.60    1.09    1.58 f
  cts_inv_293014573/I (INV_X1)                                     3.93    1.16    2.75 f
  cts_inv_293014573/ZN (INV_X1)                     2      4.11    6.03    3.13    5.87 r
  ctobgt_inst_16172/I (CLKBUF_X2)                                  6.87    0.57    6.45 r
  ctobgt_inst_16172/Z (CLKBUF_X2)                   1      1.44    1.81    4.67   11.12 r
  cts_inv_292114564/I (INV_X1)                                     1.87    0.13   11.25 r
  cts_inv_292114564/ZN (INV_X1)                     1      2.72    3.99    2.16   13.41 f
  cts_inv_290814551/I (INV_X2)                                     4.46    0.72   14.13 f
  cts_inv_290814551/ZN (INV_X2)                     2      4.16    4.23    2.14   16.27 r
  cts_inv_284014483/I (INV_X2)                                     6.08    1.45   17.72 r
  cts_inv_284014483/ZN (INV_X2)                     2      4.55    4.16    2.92   20.64 f
  cts_inv_282114464/I (INV_X2)                                     4.27    0.06   20.69 f
  cts_inv_282114464/ZN (INV_X2)                     1      6.19    4.92    2.21   22.91 r
  cts_inv_279614439/I (INV_X4)                                     7.84    1.66   24.57 r
  cts_inv_279614439/ZN (INV_X4)                     1      1.87    1.85    1.56   26.13 f
  cts_inv_277214415/I (INV_X1)                                     2.25    0.40   26.53 f
  cts_inv_277214415/ZN (INV_X1)                     2      4.00    5.99    2.99   29.53 r
  cts_inv_274914392/I (INV_X1)                                     6.56    0.57   30.10 r
  cts_inv_274914392/ZN (INV_X1)                     1      1.92    3.41    2.90   33.00 f
  cts_inv_272414367/I (INV_X1)                                     3.53    0.29   33.28 f
  cts_inv_272414367/ZN (INV_X1)                     1      2.90    4.63    2.73   36.01 r
  cts_inv_270214345/I (INV_X2)                                     5.07    0.71   36.72 r
  cts_inv_270214345/ZN (INV_X2)                     1      3.63    3.49    2.00   38.72 f
  cts_inv_268214325/I (INV_X1)                                     6.29    2.00   40.72 f
  cts_inv_268214325/ZN (INV_X1)                     2      4.97    7.90    4.20   44.92 r
  cts_inv_261614259/I (INV_X2)                                     8.81    1.32   46.23 r
  cts_inv_261614259/ZN (INV_X2)                     2      6.69    5.76    3.83   50.07 f
  cts_inv_259714240/I (INV_X2)                                     6.12    0.44   50.51 f
  cts_inv_259714240/ZN (INV_X2)                     4      7.61    6.41    3.78   54.28 r
  ccd_drc_inst_21669/I (BUF_X2)                                    6.90    0.74   55.03 r
  ccd_drc_inst_21669/Z (BUF_X2)                     3      4.59    4.50    5.42   60.44 r
  u_logic_clk_gate_Vgs2z4_reg/CLK (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_16)    3   4.59   4.50   0.00  60.44 r
  u_logic_clk_gate_Vgs2z4_reg/latch/CLK (CLKGATETST_X1)            4.86    0.71   61.15 r
  u_logic_clk_gate_Vgs2z4_reg/latch/Q (CLKGATETST_X1)    1   1.35   2.86   5.57   66.72 r
  u_logic_clk_gate_Vgs2z4_reg/ENCLK (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_16)    1   1.35   2.86   0.00  66.72 r
  cto_buf_drc_15338/I (CLKBUF_X2)                                  2.88    0.10   66.81 r
  cto_buf_drc_15338/Z (CLKBUF_X2)                   8      9.04    7.06    5.72   72.54 r
  u_logic_Lns2z4_reg/CLK (SDFFRNQ_X1)                              7.69    1.13   73.66 r
  ----------------------------------------------------------------------------------------------
  clock balancing offset                                                           0.00
  clock network delay                                                             73.66
  total clock latency                                                             73.66


---------------------------------------------
Smallest Path #1
Mode                : mode_norm.fast.RCmin_bc
Corner              : mode_norm.fast.RCmin_bc
Scenario            : mode_norm.fast.RCmin_bc
Skew Group          : default_HCLK
Clock Fanout        : HCLK
Clock at Sink       : HCLK
Sink                : u_logic_Lqr2z4_reg/CLK
Latency             : 39.41
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  HCLK (in)                                         1      5.20    0.00    0.00    0.00 r
  cts_inv_294214585/I (INV_X4)                                     2.02    0.50    0.50 r
  cts_inv_294214585/ZN (INV_X4)                     2      3.93    1.60    1.09    1.58 f
  cts_inv_292914572/I (INV_X1)                                     3.91    1.03    2.61 f
  cts_inv_292914572/ZN (INV_X1)                     1      1.83    2.82    2.46    5.07 r
  cts_inv_291914562/I (INV_X1)                                     2.94    0.27    5.34 r
  cts_inv_291914562/ZN (INV_X1)                     1      1.82    2.46    2.21    7.55 f
  cts_inv_290614549/I (INV_X1)                                     2.61    0.29    7.84 f
  cts_inv_290614549/ZN (INV_X1)                     1      2.59    4.16    2.56   10.40 r
  cts_inv_289314536/I (INV_X2)                                     4.43    0.51   10.91 r
  cts_inv_289314536/ZN (INV_X2)                     1      4.75    4.14    2.12   13.03 f
  cts_inv_288014523/I (INV_X4)                                     5.57    1.20   14.23 f
  cts_inv_288014523/ZN (INV_X4)                     2      5.87    3.28    1.96   16.19 r
  u_logic_clk_gate_Fpi2z4_reg/CLK (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_2)    2   5.87   3.28   0.00  16.19 r
  u_logic_clk_gate_Fpi2z4_reg/latch/CLK (CLKGATETST_X1)            6.66    2.50   18.69 r
  u_logic_clk_gate_Fpi2z4_reg/latch/Q (CLKGATETST_X1)    1   1.65   3.15   6.03   24.72 r
  u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_14645/I (BUF_X1)         3.17    0.08   24.80 r
  u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_14645/Z (BUF_X1)    2   3.16   4.84   4.41  29.20 r
  u_logic_clk_gate_Fpi2z4_reg/cts_inv_224113884/I (INV_X1)         4.92    0.13   29.34 r
  u_logic_clk_gate_Fpi2z4_reg/cts_inv_224113884/ZN (INV_X1)    1   1.62   2.71   2.21  31.55 f
  u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_14647/I (CLKBUF_X1)      2.73    0.11   31.66 f
  u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_14647/Z (CLKBUF_X1)    1   1.31   2.21   3.51  35.17 f
  u_logic_clk_gate_Fpi2z4_reg/cts_inv_222213865/I (INV_X1)         2.25    0.15   35.32 f
  u_logic_clk_gate_Fpi2z4_reg/cts_inv_222213865/ZN (INV_X1)    2   4.29   5.99   3.45  38.78 r
  u_logic_clk_gate_Fpi2z4_reg/p_abuf1 (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_2)    2   4.29   5.99   0.00  38.78 r
  u_logic_Lqr2z4_reg/CLK (SDFFSNQ_X1)                              6.22    0.63   39.41 r
  ----------------------------------------------------------------------------------------------
  clock balancing offset                                                           0.00
  clock network delay                                                             39.41
  total clock latency                                                             39.41


---------------------------------------------
Smallest Path #2
Mode                : mode_norm.fast.RCmin_bc
Corner              : mode_norm.fast.RCmin_bc
Scenario            : mode_norm.fast.RCmin_bc
Skew Group          : default_HCLK
Clock Fanout        : HCLK
Clock at Sink       : HCLK
Sink                : u_logic_Hmh3z4_reg/CLK
Latency             : 40.55
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  HCLK (in)                                         1      5.20    0.00    0.00    0.00 r
  cts_inv_294214585/I (INV_X4)                                     2.02    0.50    0.50 r
  cts_inv_294214585/ZN (INV_X4)                     2      3.93    1.60    1.09    1.58 f
  cts_inv_292914572/I (INV_X1)                                     3.91    1.03    2.61 f
  cts_inv_292914572/ZN (INV_X1)                     1      1.83    2.82    2.46    5.07 r
  cts_inv_291914562/I (INV_X1)                                     2.94    0.27    5.34 r
  cts_inv_291914562/ZN (INV_X1)                     1      1.82    2.46    2.21    7.55 f
  cts_inv_290614549/I (INV_X1)                                     2.61    0.29    7.84 f
  cts_inv_290614549/ZN (INV_X1)                     1      2.59    4.16    2.56   10.40 r
  cts_inv_289314536/I (INV_X2)                                     4.43    0.51   10.91 r
  cts_inv_289314536/ZN (INV_X2)                     1      4.75    4.14    2.12   13.03 f
  cts_inv_288014523/I (INV_X4)                                     5.57    1.20   14.23 f
  cts_inv_288014523/ZN (INV_X4)                     2      5.87    3.28    1.96   16.19 r
  cto_buf_drc_14644/I (BUF_X4)                                     6.10    0.71   16.90 r
  cto_buf_drc_14644/Z (BUF_X4)                      1      5.29    2.88    4.23   21.13 r
  cts_inv_274714390/I (INV_X4)                                     5.65    1.39   22.53 r
  cts_inv_274714390/ZN (INV_X4)                     1      7.60    3.80    2.59   25.12 f
  cts_inv_272214365/I (INV_X8)                                     3.99    0.42   25.54 f
  cts_inv_272214365/ZN (INV_X8)                    13     22.39    4.92    2.31   27.85 r
  u_logic_clk_gate_X2j2z4_reg/CLK (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_6)   13  22.39   4.92   0.00  27.85 r
  u_logic_clk_gate_X2j2z4_reg/latch/CLK (CLKGATETST_X1)            6.18    1.39   29.24 r
  u_logic_clk_gate_X2j2z4_reg/latch/Q (CLKGATETST_X1)    1   2.29   4.23   6.62   35.86 r
  u_logic_clk_gate_X2j2z4_reg/cto_buf_drc_15175/I (BUF_X4)         4.23    0.00   35.86 r
  u_logic_clk_gate_X2j2z4_reg/cto_buf_drc_15175/Z (BUF_X4)    5   6.24   3.13   4.46  40.32 r
  u_logic_clk_gate_X2j2z4_reg/p_abuf1 (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_6)    5   6.24   3.13   0.00  40.32 r
  u_logic_Hmh3z4_reg/CLK (SDFFSNQ_X1)                              3.32    0.23   40.55 r
  ----------------------------------------------------------------------------------------------
  clock balancing offset                                                           0.00
  clock network delay                                                             40.55
  total clock latency                                                             40.55


---------------------------------------------
Smallest Path #3
Mode                : mode_norm.fast.RCmin_bc
Corner              : mode_norm.fast.RCmin_bc
Scenario            : mode_norm.fast.RCmin_bc
Skew Group          : default_HCLK
Clock Fanout        : HCLK
Clock at Sink       : HCLK
Sink                : u_logic_Umi3z4_reg/CLK
Latency             : 40.57
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  HCLK (in)                                         1      5.20    0.00    0.00    0.00 r
  cts_inv_294214585/I (INV_X4)                                     2.02    0.50    0.50 r
  cts_inv_294214585/ZN (INV_X4)                     2      3.93    1.60    1.09    1.58 f
  cts_inv_292914572/I (INV_X1)                                     3.91    1.03    2.61 f
  cts_inv_292914572/ZN (INV_X1)                     1      1.83    2.82    2.46    5.07 r
  cts_inv_291914562/I (INV_X1)                                     2.94    0.27    5.34 r
  cts_inv_291914562/ZN (INV_X1)                     1      1.82    2.46    2.21    7.55 f
  cts_inv_290614549/I (INV_X1)                                     2.61    0.29    7.84 f
  cts_inv_290614549/ZN (INV_X1)                     1      2.59    4.16    2.56   10.40 r
  cts_inv_289314536/I (INV_X2)                                     4.43    0.51   10.91 r
  cts_inv_289314536/ZN (INV_X2)                     1      4.75    4.14    2.12   13.03 f
  cts_inv_288014523/I (INV_X4)                                     5.57    1.20   14.23 f
  cts_inv_288014523/ZN (INV_X4)                     2      5.87    3.28    1.96   16.19 r
  cto_buf_drc_14644/I (BUF_X4)                                     6.10    0.71   16.90 r
  cto_buf_drc_14644/Z (BUF_X4)                      1      5.29    2.88    4.23   21.13 r
  cts_inv_274714390/I (INV_X4)                                     5.65    1.39   22.53 r
  cts_inv_274714390/ZN (INV_X4)                     1      7.60    3.80    2.59   25.12 f
  cts_inv_272214365/I (INV_X8)                                     3.99    0.42   25.54 f
  cts_inv_272214365/ZN (INV_X8)                    13     22.39    4.92    2.31   27.85 r
  u_logic_clk_gate_X2j2z4_reg/CLK (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_6)   13  22.39   4.92   0.00  27.85 r
  u_logic_clk_gate_X2j2z4_reg/latch/CLK (CLKGATETST_X1)            6.18    1.39   29.24 r
  u_logic_clk_gate_X2j2z4_reg/latch/Q (CLKGATETST_X1)    1   2.29   4.23   6.62   35.86 r
  u_logic_clk_gate_X2j2z4_reg/cto_buf_drc_15175/I (BUF_X4)         4.23    0.00   35.86 r
  u_logic_clk_gate_X2j2z4_reg/cto_buf_drc_15175/Z (BUF_X4)    5   6.24   3.13   4.46  40.32 r
  u_logic_clk_gate_X2j2z4_reg/p_abuf1 (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_6)    5   6.24   3.13   0.00  40.32 r
  u_logic_Umi3z4_reg/CLK (SDFFSNQ_X1)                              3.32    0.25   40.57 r
  ----------------------------------------------------------------------------------------------
  clock balancing offset                                                           0.00
  clock network delay                                                             40.57
  total clock latency                                                             40.57


---------------------------------------------
Smallest Path #4
Mode                : mode_norm.fast.RCmin_bc
Corner              : mode_norm.fast.RCmin_bc
Scenario            : mode_norm.fast.RCmin_bc
Skew Group          : default_HCLK
Clock Fanout        : HCLK
Clock at Sink       : HCLK
Sink                : u_logic_Z0g3z4_reg/CLK
Latency             : 40.61
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  HCLK (in)                                         1      5.20    0.00    0.00    0.00 r
  cts_inv_294214585/I (INV_X4)                                     2.02    0.50    0.50 r
  cts_inv_294214585/ZN (INV_X4)                     2      3.93    1.60    1.09    1.58 f
  cts_inv_292914572/I (INV_X1)                                     3.91    1.03    2.61 f
  cts_inv_292914572/ZN (INV_X1)                     1      1.83    2.82    2.46    5.07 r
  cts_inv_291914562/I (INV_X1)                                     2.94    0.27    5.34 r
  cts_inv_291914562/ZN (INV_X1)                     1      1.82    2.46    2.21    7.55 f
  cts_inv_290614549/I (INV_X1)                                     2.61    0.29    7.84 f
  cts_inv_290614549/ZN (INV_X1)                     1      2.59    4.16    2.56   10.40 r
  cts_inv_289314536/I (INV_X2)                                     4.43    0.51   10.91 r
  cts_inv_289314536/ZN (INV_X2)                     1      4.75    4.14    2.12   13.03 f
  cts_inv_288014523/I (INV_X4)                                     5.57    1.20   14.23 f
  cts_inv_288014523/ZN (INV_X4)                     2      5.87    3.28    1.96   16.19 r
  cto_buf_drc_14644/I (BUF_X4)                                     6.10    0.71   16.90 r
  cto_buf_drc_14644/Z (BUF_X4)                      1      5.29    2.88    4.23   21.13 r
  cts_inv_274714390/I (INV_X4)                                     5.65    1.39   22.53 r
  cts_inv_274714390/ZN (INV_X4)                     1      7.60    3.80    2.59   25.12 f
  cts_inv_272214365/I (INV_X8)                                     3.99    0.42   25.54 f
  cts_inv_272214365/ZN (INV_X8)                    13     22.39    4.92    2.31   27.85 r
  u_logic_clk_gate_X2j2z4_reg/CLK (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_6)   13  22.39   4.92   0.00  27.85 r
  u_logic_clk_gate_X2j2z4_reg/latch/CLK (CLKGATETST_X1)            6.18    1.39   29.24 r
  u_logic_clk_gate_X2j2z4_reg/latch/Q (CLKGATETST_X1)    1   2.29   4.23   6.62   35.86 r
  u_logic_clk_gate_X2j2z4_reg/cto_buf_drc_15175/I (BUF_X4)         4.23    0.00   35.86 r
  u_logic_clk_gate_X2j2z4_reg/cto_buf_drc_15175/Z (BUF_X4)    5   6.24   3.13   4.46  40.32 r
  u_logic_clk_gate_X2j2z4_reg/p_abuf1 (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_6)    5   6.24   3.13   0.00  40.32 r
  u_logic_Z0g3z4_reg/CLK (SDFFSNQ_X1)                              3.34    0.29   40.61 r
  ----------------------------------------------------------------------------------------------
  clock balancing offset                                                           0.00
  clock network delay                                                             40.61
  total clock latency                                                             40.61


---------------------------------------------
Smallest Path #5
Mode                : mode_norm.fast.RCmin_bc
Corner              : mode_norm.fast.RCmin_bc
Scenario            : mode_norm.fast.RCmin_bc
Skew Group          : default_HCLK
Clock Fanout        : HCLK
Clock at Sink       : HCLK
Sink                : u_logic_Ixn2z4_reg/CLK
Latency             : 41.24
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  HCLK (in)                                         1      5.20    0.00    0.00    0.00 r
  cts_inv_294214585/I (INV_X4)                                     2.02    0.50    0.50 r
  cts_inv_294214585/ZN (INV_X4)                     2      3.93    1.60    1.09    1.58 f
  cts_inv_292914572/I (INV_X1)                                     3.91    1.03    2.61 f
  cts_inv_292914572/ZN (INV_X1)                     1      1.83    2.82    2.46    5.07 r
  cts_inv_291914562/I (INV_X1)                                     2.94    0.27    5.34 r
  cts_inv_291914562/ZN (INV_X1)                     1      1.82    2.46    2.21    7.55 f
  cts_inv_290614549/I (INV_X1)                                     2.61    0.29    7.84 f
  cts_inv_290614549/ZN (INV_X1)                     1      2.59    4.16    2.56   10.40 r
  cts_inv_289314536/I (INV_X2)                                     4.43    0.51   10.91 r
  cts_inv_289314536/ZN (INV_X2)                     1      4.75    4.14    2.12   13.03 f
  cts_inv_288014523/I (INV_X4)                                     5.57    1.20   14.23 f
  cts_inv_288014523/ZN (INV_X4)                     2      5.87    3.28    1.96   16.19 r
  cto_buf_drc_14644/I (BUF_X4)                                     6.10    0.71   16.90 r
  cto_buf_drc_14644/Z (BUF_X4)                      1      5.29    2.88    4.23   21.13 r
  cts_inv_274714390/I (INV_X4)                                     5.65    1.39   22.53 r
  cts_inv_274714390/ZN (INV_X4)                     1      7.60    3.80    2.59   25.12 f
  cts_inv_272214365/I (INV_X8)                                     3.99    0.42   25.54 f
  cts_inv_272214365/ZN (INV_X8)                    13     22.39    4.92    2.31   27.85 r
  u_logic_clk_gate_D7k2z4_reg/CLK (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_9)   13  22.39   4.92   0.00  27.85 r
  u_logic_clk_gate_D7k2z4_reg/latch/CLK (CLKGATETST_X1)            6.16    1.28   29.13 r
  u_logic_clk_gate_D7k2z4_reg/latch/Q (CLKGATETST_X1)    1   2.33   4.48   6.54   35.67 r
  u_logic_clk_gate_D7k2z4_reg/ENCLK (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_9)    1   2.33   4.48   0.00  35.67 r
  cto_buf_drc_15260/I (BUF_X4)                                     4.54    0.17   35.84 r
  cto_buf_drc_15260/Z (BUF_X4)                      4      8.65    3.78    4.58   40.42 r
  u_logic_Ixn2z4_reg/CLK (SDFFSNQ_X1)                              5.21    0.82   41.24 r
  ----------------------------------------------------------------------------------------------
  clock balancing offset                                                           0.00
  clock network delay                                                             41.24
  total clock latency                                                             41.24


===========================================================
==== Latency Reporting for Corner mode_norm.slow.RCmax ====
===========================================================

============================================ Summary Table for Corner mode_norm.slow.RCmax =============================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.slow.RCmax, Scenario: mode_norm.slow.RCmax
HCLK                                    M,D       841     69.12     36.39        --     77.48     41.08     58.38      7.35        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        841        --     36.39        --     77.48     41.08        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
=================================== Details Table for Corner mode_norm.slow.RCmax ====================================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.slow.RCmax, Scenario: mode_norm.slow.RCmax
HCLK
                                   L   u_logic_Lhd3z4_reg/CLK            77.48 r     77.46 r      0.00        0.00
                                   L   u_logic_Bjd3z4_reg/CLK            77.46 r     77.44 r      0.00        0.00
                                   L   u_logic_Cps2z4_reg/CLK            77.27 r     77.25 r      0.00        0.00
                                   L   u_logic_Lns2z4_reg/CLK            77.13 r     77.11 r      0.00        0.00
                                   L   u_logic_Dks2z4_reg/CLK            77.11 r     77.10 r      0.00        0.00
                                   S   u_logic_Lqr2z4_reg/CLK            41.08 r     41.08 r      0.00        0.00
                                   S   u_logic_Hmh3z4_reg/CLK            42.23 r     42.23 r      0.00        0.00
                                   S   u_logic_Umi3z4_reg/CLK            42.25 r     42.25 r      0.00        0.00
                                   S   u_logic_Z0g3z4_reg/CLK            42.29 r     42.29 r      0.00        0.00
                                   S   u_logic_Ixn2z4_reg/CLK            42.97 r     42.97 r      0.00        0.00


======================================================
==== Path Reports for Corner mode_norm.slow.RCmax ====
======================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : mode_norm.slow.RCmax
Corner              : mode_norm.slow.RCmax
Scenario            : mode_norm.slow.RCmax
Skew Group          : default_HCLK
Clock Fanout        : HCLK
Clock at Sink       : HCLK
Sink                : u_logic_Lhd3z4_reg/CLK
Latency             : 77.48
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  HCLK (in)                                         1      4.96    0.00    0.00    0.00 r
  cts_inv_294214585/I (INV_X4)                                     2.21    0.55    0.55 r
  cts_inv_294214585/ZN (INV_X4)                     2      3.91    1.98    1.14    1.70 f
  cts_inv_293014573/I (INV_X1)                                     4.43    1.35    3.05 f
  cts_inv_293014573/ZN (INV_X1)                     2      4.27    7.46    3.11    6.16 r
  ctobgt_inst_16172/I (CLKBUF_X2)                                  8.37    0.67    6.83 r
  ctobgt_inst_16172/Z (CLKBUF_X2)                   1      1.47    2.04    4.88   11.71 r
  cts_inv_292114564/I (INV_X1)                                     2.10    0.15   11.86 r
  cts_inv_292114564/ZN (INV_X1)                     1      2.80    4.54    2.23   14.10 f
  cts_inv_290814551/I (INV_X2)                                     5.11    0.84   14.93 f
  cts_inv_290814551/ZN (INV_X2)                     2      4.21    4.63    2.10   17.03 r
  cts_inv_284014483/I (INV_X2)                                     6.89    1.66   18.69 r
  cts_inv_284014483/ZN (INV_X2)                     2      4.72    4.98    3.13   21.82 f
  cts_inv_282114464/I (INV_X2)                                     5.13    0.08   21.90 f
  cts_inv_282114464/ZN (INV_X2)                     1      6.10    5.61    2.19   24.09 r
  cts_inv_279614439/I (INV_X4)                                     8.93    1.83   25.92 r
  cts_inv_279614439/ZN (INV_X4)                     1      1.98    2.29    1.74   27.66 f
  cts_inv_277214415/I (INV_X1)                                     2.71    0.46   28.11 f
  cts_inv_277214415/ZN (INV_X1)                     2      4.12    6.94    2.90   31.01 r
  cts_inv_274914392/I (INV_X1)                                     7.65    0.71   31.72 r
  cts_inv_274914392/ZN (INV_X1)                     1      2.04    4.10    3.15   34.87 f
  cts_inv_272414367/I (INV_X1)                                     4.25    0.34   35.21 f
  cts_inv_272414367/ZN (INV_X1)                     1      2.96    5.44    2.75   37.96 r
  cts_inv_270214345/I (INV_X2)                                     5.93    0.78   38.74 r
  cts_inv_270214345/ZN (INV_X2)                     1      3.82    4.25    2.23   40.97 f
  cts_inv_268214325/I (INV_X1)                                     7.25    2.38   43.35 f
  cts_inv_268214325/ZN (INV_X1)                     2      5.03    8.83    4.18   47.53 r
  cts_inv_261614259/I (INV_X2)                                     9.92    1.41   48.94 r
  cts_inv_261614259/ZN (INV_X2)                     2      6.91    6.87    4.08   53.02 f
  cts_inv_259714240/I (INV_X2)                                     7.31    0.51   53.54 f
  cts_inv_259714240/ZN (INV_X2)                     4      7.75    7.44    3.76   57.30 r
  ccd_drc_inst_21669/I (BUF_X2)                                    8.05    0.80   58.10 r
  ccd_drc_inst_21669/Z (BUF_X2)                     3      4.56    4.88    5.46   63.55 r
  u_logic_clk_gate_T7d3z4_reg/CLK (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_29)    3   4.56   4.88   0.00  63.55 r
  u_logic_clk_gate_T7d3z4_reg/latch/CLK (CLKGATETST_X1)            5.32    0.63   64.18 r
  u_logic_clk_gate_T7d3z4_reg/latch/Q (CLKGATETST_X1)    2   2.94   4.94   6.56   70.74 r
  u_logic_clk_gate_T7d3z4_reg/ENCLK (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_29)    2   2.94   4.94   0.00  70.74 r
  cto_buf_drc_15332/I (BUF_X1)                                     4.96    0.15   70.90 r
  cto_buf_drc_15332/Z (BUF_X1)                      4      4.99    8.37    4.88   75.78 r
  u_logic_Lhd3z4_reg/CLK (SDFFRNQ_X1)                              9.67    1.70   77.48 r
  ----------------------------------------------------------------------------------------------
  clock balancing offset                                                           0.00
  clock network delay                                                             77.48
  total clock latency                                                             77.48


---------------------------------------------
Largest Path #2
Mode                : mode_norm.slow.RCmax
Corner              : mode_norm.slow.RCmax
Scenario            : mode_norm.slow.RCmax
Skew Group          : default_HCLK
Clock Fanout        : HCLK
Clock at Sink       : HCLK
Sink                : u_logic_Bjd3z4_reg/CLK
Latency             : 77.46
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  HCLK (in)                                         1      4.96    0.00    0.00    0.00 r
  cts_inv_294214585/I (INV_X4)                                     2.21    0.55    0.55 r
  cts_inv_294214585/ZN (INV_X4)                     2      3.91    1.98    1.14    1.70 f
  cts_inv_293014573/I (INV_X1)                                     4.43    1.35    3.05 f
  cts_inv_293014573/ZN (INV_X1)                     2      4.27    7.46    3.11    6.16 r
  ctobgt_inst_16172/I (CLKBUF_X2)                                  8.37    0.67    6.83 r
  ctobgt_inst_16172/Z (CLKBUF_X2)                   1      1.47    2.04    4.88   11.71 r
  cts_inv_292114564/I (INV_X1)                                     2.10    0.15   11.86 r
  cts_inv_292114564/ZN (INV_X1)                     1      2.80    4.54    2.23   14.10 f
  cts_inv_290814551/I (INV_X2)                                     5.11    0.84   14.93 f
  cts_inv_290814551/ZN (INV_X2)                     2      4.21    4.63    2.10   17.03 r
  cts_inv_284014483/I (INV_X2)                                     6.89    1.66   18.69 r
  cts_inv_284014483/ZN (INV_X2)                     2      4.72    4.98    3.13   21.82 f
  cts_inv_282114464/I (INV_X2)                                     5.13    0.08   21.90 f
  cts_inv_282114464/ZN (INV_X2)                     1      6.10    5.61    2.19   24.09 r
  cts_inv_279614439/I (INV_X4)                                     8.93    1.83   25.92 r
  cts_inv_279614439/ZN (INV_X4)                     1      1.98    2.29    1.74   27.66 f
  cts_inv_277214415/I (INV_X1)                                     2.71    0.46   28.11 f
  cts_inv_277214415/ZN (INV_X1)                     2      4.12    6.94    2.90   31.01 r
  cts_inv_274914392/I (INV_X1)                                     7.65    0.71   31.72 r
  cts_inv_274914392/ZN (INV_X1)                     1      2.04    4.10    3.15   34.87 f
  cts_inv_272414367/I (INV_X1)                                     4.25    0.34   35.21 f
  cts_inv_272414367/ZN (INV_X1)                     1      2.96    5.44    2.75   37.96 r
  cts_inv_270214345/I (INV_X2)                                     5.93    0.78   38.74 r
  cts_inv_270214345/ZN (INV_X2)                     1      3.82    4.25    2.23   40.97 f
  cts_inv_268214325/I (INV_X1)                                     7.25    2.38   43.35 f
  cts_inv_268214325/ZN (INV_X1)                     2      5.03    8.83    4.18   47.53 r
  cts_inv_261614259/I (INV_X2)                                     9.92    1.41   48.94 r
  cts_inv_261614259/ZN (INV_X2)                     2      6.91    6.87    4.08   53.02 f
  cts_inv_259714240/I (INV_X2)                                     7.31    0.51   53.54 f
  cts_inv_259714240/ZN (INV_X2)                     4      7.75    7.44    3.76   57.30 r
  ccd_drc_inst_21669/I (BUF_X2)                                    8.05    0.80   58.10 r
  ccd_drc_inst_21669/Z (BUF_X2)                     3      4.56    4.88    5.46   63.55 r
  u_logic_clk_gate_T7d3z4_reg/CLK (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_29)    3   4.56   4.88   0.00  63.55 r
  u_logic_clk_gate_T7d3z4_reg/latch/CLK (CLKGATETST_X1)            5.32    0.63   64.18 r
  u_logic_clk_gate_T7d3z4_reg/latch/Q (CLKGATETST_X1)    2   2.94   4.94   6.56   70.74 r
  u_logic_clk_gate_T7d3z4_reg/ENCLK (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_29)    2   2.94   4.94   0.00  70.74 r
  cto_buf_drc_15332/I (BUF_X1)                                     4.96    0.15   70.90 r
  cto_buf_drc_15332/Z (BUF_X1)                      4      4.99    8.37    4.88   75.78 r
  u_logic_Bjd3z4_reg/CLK (SDFFRNQ_X1)                              9.65    1.68   77.46 r
  ----------------------------------------------------------------------------------------------
  clock balancing offset                                                           0.00
  clock network delay                                                             77.46
  total clock latency                                                             77.46


---------------------------------------------
Largest Path #3
Mode                : mode_norm.slow.RCmax
Corner              : mode_norm.slow.RCmax
Scenario            : mode_norm.slow.RCmax
Skew Group          : default_HCLK
Clock Fanout        : HCLK
Clock at Sink       : HCLK
Sink                : u_logic_Cps2z4_reg/CLK
Latency             : 77.27
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  HCLK (in)                                         1      4.96    0.00    0.00    0.00 r
  cts_inv_294214585/I (INV_X4)                                     2.21    0.55    0.55 r
  cts_inv_294214585/ZN (INV_X4)                     2      3.91    1.98    1.14    1.70 f
  cts_inv_293014573/I (INV_X1)                                     4.43    1.35    3.05 f
  cts_inv_293014573/ZN (INV_X1)                     2      4.27    7.46    3.11    6.16 r
  ctobgt_inst_16172/I (CLKBUF_X2)                                  8.37    0.67    6.83 r
  ctobgt_inst_16172/Z (CLKBUF_X2)                   1      1.47    2.04    4.88   11.71 r
  cts_inv_292114564/I (INV_X1)                                     2.10    0.15   11.86 r
  cts_inv_292114564/ZN (INV_X1)                     1      2.80    4.54    2.23   14.10 f
  cts_inv_290814551/I (INV_X2)                                     5.11    0.84   14.93 f
  cts_inv_290814551/ZN (INV_X2)                     2      4.21    4.63    2.10   17.03 r
  cts_inv_284014483/I (INV_X2)                                     6.89    1.66   18.69 r
  cts_inv_284014483/ZN (INV_X2)                     2      4.72    4.98    3.13   21.82 f
  cts_inv_282114464/I (INV_X2)                                     5.13    0.08   21.90 f
  cts_inv_282114464/ZN (INV_X2)                     1      6.10    5.61    2.19   24.09 r
  cts_inv_279614439/I (INV_X4)                                     8.93    1.83   25.92 r
  cts_inv_279614439/ZN (INV_X4)                     1      1.98    2.29    1.74   27.66 f
  cts_inv_277214415/I (INV_X1)                                     2.71    0.46   28.11 f
  cts_inv_277214415/ZN (INV_X1)                     2      4.12    6.94    2.90   31.01 r
  cts_inv_274914392/I (INV_X1)                                     7.65    0.71   31.72 r
  cts_inv_274914392/ZN (INV_X1)                     1      2.04    4.10    3.15   34.87 f
  cts_inv_272414367/I (INV_X1)                                     4.25    0.34   35.21 f
  cts_inv_272414367/ZN (INV_X1)                     1      2.96    5.44    2.75   37.96 r
  cts_inv_270214345/I (INV_X2)                                     5.93    0.78   38.74 r
  cts_inv_270214345/ZN (INV_X2)                     1      3.82    4.25    2.23   40.97 f
  cts_inv_268214325/I (INV_X1)                                     7.25    2.38   43.35 f
  cts_inv_268214325/ZN (INV_X1)                     2      5.03    8.83    4.18   47.53 r
  cts_inv_261614259/I (INV_X2)                                     9.92    1.41   48.94 r
  cts_inv_261614259/ZN (INV_X2)                     2      6.91    6.87    4.08   53.02 f
  cts_inv_259714240/I (INV_X2)                                     7.31    0.51   53.54 f
  cts_inv_259714240/ZN (INV_X2)                     4      7.75    7.44    3.76   57.30 r
  ccd_drc_inst_21669/I (BUF_X2)                                    8.05    0.80   58.10 r
  ccd_drc_inst_21669/Z (BUF_X2)                     3      4.56    4.88    5.46   63.55 r
  u_logic_clk_gate_Vgs2z4_reg/CLK (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_16)    3   4.56   4.88   0.00  63.55 r
  u_logic_clk_gate_Vgs2z4_reg/latch/CLK (CLKGATETST_X1)            5.34    0.80   64.35 r
  u_logic_clk_gate_Vgs2z4_reg/latch/Q (CLKGATETST_X1)    1   1.37   3.17   5.78   70.13 r
  u_logic_clk_gate_Vgs2z4_reg/ENCLK (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_16)    1   1.37   3.17   0.00  70.13 r
  cto_buf_drc_15338/I (CLKBUF_X2)                                  3.19    0.11   70.25 r
  cto_buf_drc_15338/Z (CLKBUF_X2)                   8      9.16    7.90    5.61   75.86 r
  u_logic_Cps2z4_reg/CLK (SDFFRNQ_X1)                              8.89    1.41   77.27 r
  ----------------------------------------------------------------------------------------------
  clock balancing offset                                                           0.00
  clock network delay                                                             77.27
  total clock latency                                                             77.27


---------------------------------------------
Largest Path #4
Mode                : mode_norm.slow.RCmax
Corner              : mode_norm.slow.RCmax
Scenario            : mode_norm.slow.RCmax
Skew Group          : default_HCLK
Clock Fanout        : HCLK
Clock at Sink       : HCLK
Sink                : u_logic_Lns2z4_reg/CLK
Latency             : 77.13
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  HCLK (in)                                         1      4.96    0.00    0.00    0.00 r
  cts_inv_294214585/I (INV_X4)                                     2.21    0.55    0.55 r
  cts_inv_294214585/ZN (INV_X4)                     2      3.91    1.98    1.14    1.70 f
  cts_inv_293014573/I (INV_X1)                                     4.43    1.35    3.05 f
  cts_inv_293014573/ZN (INV_X1)                     2      4.27    7.46    3.11    6.16 r
  ctobgt_inst_16172/I (CLKBUF_X2)                                  8.37    0.67    6.83 r
  ctobgt_inst_16172/Z (CLKBUF_X2)                   1      1.47    2.04    4.88   11.71 r
  cts_inv_292114564/I (INV_X1)                                     2.10    0.15   11.86 r
  cts_inv_292114564/ZN (INV_X1)                     1      2.80    4.54    2.23   14.10 f
  cts_inv_290814551/I (INV_X2)                                     5.11    0.84   14.93 f
  cts_inv_290814551/ZN (INV_X2)                     2      4.21    4.63    2.10   17.03 r
  cts_inv_284014483/I (INV_X2)                                     6.89    1.66   18.69 r
  cts_inv_284014483/ZN (INV_X2)                     2      4.72    4.98    3.13   21.82 f
  cts_inv_282114464/I (INV_X2)                                     5.13    0.08   21.90 f
  cts_inv_282114464/ZN (INV_X2)                     1      6.10    5.61    2.19   24.09 r
  cts_inv_279614439/I (INV_X4)                                     8.93    1.83   25.92 r
  cts_inv_279614439/ZN (INV_X4)                     1      1.98    2.29    1.74   27.66 f
  cts_inv_277214415/I (INV_X1)                                     2.71    0.46   28.11 f
  cts_inv_277214415/ZN (INV_X1)                     2      4.12    6.94    2.90   31.01 r
  cts_inv_274914392/I (INV_X1)                                     7.65    0.71   31.72 r
  cts_inv_274914392/ZN (INV_X1)                     1      2.04    4.10    3.15   34.87 f
  cts_inv_272414367/I (INV_X1)                                     4.25    0.34   35.21 f
  cts_inv_272414367/ZN (INV_X1)                     1      2.96    5.44    2.75   37.96 r
  cts_inv_270214345/I (INV_X2)                                     5.93    0.78   38.74 r
  cts_inv_270214345/ZN (INV_X2)                     1      3.82    4.25    2.23   40.97 f
  cts_inv_268214325/I (INV_X1)                                     7.25    2.38   43.35 f
  cts_inv_268214325/ZN (INV_X1)                     2      5.03    8.83    4.18   47.53 r
  cts_inv_261614259/I (INV_X2)                                     9.92    1.41   48.94 r
  cts_inv_261614259/ZN (INV_X2)                     2      6.91    6.87    4.08   53.02 f
  cts_inv_259714240/I (INV_X2)                                     7.31    0.51   53.54 f
  cts_inv_259714240/ZN (INV_X2)                     4      7.75    7.44    3.76   57.30 r
  ccd_drc_inst_21669/I (BUF_X2)                                    8.05    0.80   58.10 r
  ccd_drc_inst_21669/Z (BUF_X2)                     3      4.56    4.88    5.46   63.55 r
  u_logic_clk_gate_Vgs2z4_reg/CLK (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_16)    3   4.56   4.88   0.00  63.55 r
  u_logic_clk_gate_Vgs2z4_reg/latch/CLK (CLKGATETST_X1)            5.34    0.80   64.35 r
  u_logic_clk_gate_Vgs2z4_reg/latch/Q (CLKGATETST_X1)    1   1.37   3.17   5.78   70.13 r
  u_logic_clk_gate_Vgs2z4_reg/ENCLK (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_16)    1   1.37   3.17   0.00  70.13 r
  cto_buf_drc_15338/I (CLKBUF_X2)                                  3.19    0.11   70.25 r
  cto_buf_drc_15338/Z (CLKBUF_X2)                   8      9.16    7.90    5.61   75.86 r
  u_logic_Lns2z4_reg/CLK (SDFFRNQ_X1)                              8.85    1.28   77.13 r
  ----------------------------------------------------------------------------------------------
  clock balancing offset                                                           0.00
  clock network delay                                                             77.13
  total clock latency                                                             77.13


---------------------------------------------
Largest Path #5
Mode                : mode_norm.slow.RCmax
Corner              : mode_norm.slow.RCmax
Scenario            : mode_norm.slow.RCmax
Skew Group          : default_HCLK
Clock Fanout        : HCLK
Clock at Sink       : HCLK
Sink                : u_logic_Dks2z4_reg/CLK
Latency             : 77.11
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  HCLK (in)                                         1      4.96    0.00    0.00    0.00 r
  cts_inv_294214585/I (INV_X4)                                     2.21    0.55    0.55 r
  cts_inv_294214585/ZN (INV_X4)                     2      3.91    1.98    1.14    1.70 f
  cts_inv_293014573/I (INV_X1)                                     4.43    1.35    3.05 f
  cts_inv_293014573/ZN (INV_X1)                     2      4.27    7.46    3.11    6.16 r
  ctobgt_inst_16172/I (CLKBUF_X2)                                  8.37    0.67    6.83 r
  ctobgt_inst_16172/Z (CLKBUF_X2)                   1      1.47    2.04    4.88   11.71 r
  cts_inv_292114564/I (INV_X1)                                     2.10    0.15   11.86 r
  cts_inv_292114564/ZN (INV_X1)                     1      2.80    4.54    2.23   14.10 f
  cts_inv_290814551/I (INV_X2)                                     5.11    0.84   14.93 f
  cts_inv_290814551/ZN (INV_X2)                     2      4.21    4.63    2.10   17.03 r
  cts_inv_284014483/I (INV_X2)                                     6.89    1.66   18.69 r
  cts_inv_284014483/ZN (INV_X2)                     2      4.72    4.98    3.13   21.82 f
  cts_inv_282114464/I (INV_X2)                                     5.13    0.08   21.90 f
  cts_inv_282114464/ZN (INV_X2)                     1      6.10    5.61    2.19   24.09 r
  cts_inv_279614439/I (INV_X4)                                     8.93    1.83   25.92 r
  cts_inv_279614439/ZN (INV_X4)                     1      1.98    2.29    1.74   27.66 f
  cts_inv_277214415/I (INV_X1)                                     2.71    0.46   28.11 f
  cts_inv_277214415/ZN (INV_X1)                     2      4.12    6.94    2.90   31.01 r
  cts_inv_274914392/I (INV_X1)                                     7.65    0.71   31.72 r
  cts_inv_274914392/ZN (INV_X1)                     1      2.04    4.10    3.15   34.87 f
  cts_inv_272414367/I (INV_X1)                                     4.25    0.34   35.21 f
  cts_inv_272414367/ZN (INV_X1)                     1      2.96    5.44    2.75   37.96 r
  cts_inv_270214345/I (INV_X2)                                     5.93    0.78   38.74 r
  cts_inv_270214345/ZN (INV_X2)                     1      3.82    4.25    2.23   40.97 f
  cts_inv_268214325/I (INV_X1)                                     7.25    2.38   43.35 f
  cts_inv_268214325/ZN (INV_X1)                     2      5.03    8.83    4.18   47.53 r
  cts_inv_261614259/I (INV_X2)                                     9.92    1.41   48.94 r
  cts_inv_261614259/ZN (INV_X2)                     2      6.91    6.87    4.08   53.02 f
  cts_inv_259714240/I (INV_X2)                                     7.31    0.51   53.54 f
  cts_inv_259714240/ZN (INV_X2)                     4      7.75    7.44    3.76   57.30 r
  ccd_drc_inst_21669/I (BUF_X2)                                    8.05    0.80   58.10 r
  ccd_drc_inst_21669/Z (BUF_X2)                     3      4.56    4.88    5.46   63.55 r
  u_logic_clk_gate_Vgs2z4_reg/CLK (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_16)    3   4.56   4.88   0.00  63.55 r
  u_logic_clk_gate_Vgs2z4_reg/latch/CLK (CLKGATETST_X1)            5.34    0.80   64.35 r
  u_logic_clk_gate_Vgs2z4_reg/latch/Q (CLKGATETST_X1)    1   1.37   3.17   5.78   70.13 r
  u_logic_clk_gate_Vgs2z4_reg/ENCLK (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_16)    1   1.37   3.17   0.00  70.13 r
  cto_buf_drc_15338/I (CLKBUF_X2)                                  3.19    0.11   70.25 r
  cto_buf_drc_15338/Z (CLKBUF_X2)                   8      9.16    7.90    5.61   75.86 r
  u_logic_Dks2z4_reg/CLK (SDFFRNQ_X1)                              8.85    1.26   77.11 r
  ----------------------------------------------------------------------------------------------
  clock balancing offset                                                           0.00
  clock network delay                                                             77.11
  total clock latency                                                             77.11


---------------------------------------------
Smallest Path #1
Mode                : mode_norm.slow.RCmax
Corner              : mode_norm.slow.RCmax
Scenario            : mode_norm.slow.RCmax
Skew Group          : default_HCLK
Clock Fanout        : HCLK
Clock at Sink       : HCLK
Sink                : u_logic_Lqr2z4_reg/CLK
Latency             : 41.08
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  HCLK (in)                                         1      4.96    0.00    0.00    0.00 r
  cts_inv_294214585/I (INV_X4)                                     2.21    0.55    0.55 r
  cts_inv_294214585/ZN (INV_X4)                     2      3.91    1.98    1.14    1.70 f
  cts_inv_292914572/I (INV_X1)                                     4.43    1.20    2.90 f
  cts_inv_292914572/ZN (INV_X1)                     1      1.87    3.20    2.48    5.38 r
  cts_inv_291914562/I (INV_X1)                                     3.34    0.31    5.68 r
  cts_inv_291914562/ZN (INV_X1)                     1      1.92    2.80    2.35    8.03 f
  cts_inv_290614549/I (INV_X1)                                     2.99    0.32    8.35 f
  cts_inv_290614549/ZN (INV_X1)                     1      2.63    4.69    2.48   10.83 r
  cts_inv_289314536/I (INV_X2)                                     5.00    0.59   11.43 r
  cts_inv_289314536/ZN (INV_X2)                     1      4.72    4.69    2.23   13.66 f
  cts_inv_288014523/I (INV_X4)                                     6.33    1.37   15.03 f
  cts_inv_288014523/ZN (INV_X4)                     2      5.85    3.74    1.87   16.90 r
  u_logic_clk_gate_Fpi2z4_reg/CLK (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_2)    2   5.85   3.74   0.00  16.90 r
  u_logic_clk_gate_Fpi2z4_reg/latch/CLK (CLKGATETST_X1)            7.46    2.88   19.78 r
  u_logic_clk_gate_Fpi2z4_reg/latch/Q (CLKGATETST_X1)    1   1.61   3.43   6.35   26.13 r
  u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_14645/I (BUF_X1)         3.45    0.10   26.23 r
  u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_14645/Z (BUF_X1)    2   3.25   5.40   4.35  30.57 r
  u_logic_clk_gate_Fpi2z4_reg/cts_inv_224113884/I (INV_X1)         5.51    0.17   30.75 r
  u_logic_clk_gate_Fpi2z4_reg/cts_inv_224113884/ZN (INV_X1)    1   1.65   3.07   2.40  33.15 f
  u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_14647/I (CLKBUF_X1)      3.11    0.15   33.30 f
  u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_14647/Z (CLKBUF_X1)    1   1.33   2.48   3.51  36.81 f
  u_logic_clk_gate_Fpi2z4_reg/cts_inv_222213865/I (INV_X1)         2.54    0.17   36.98 f
  u_logic_clk_gate_Fpi2z4_reg/cts_inv_222213865/ZN (INV_X1)    2   4.41   6.73   3.36  40.34 r
  u_logic_clk_gate_Fpi2z4_reg/p_abuf1 (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_2)    2   4.41   6.73   0.00  40.34 r
  u_logic_Lqr2z4_reg/CLK (SDFFSNQ_X1)                              7.02    0.74   41.08 r
  ----------------------------------------------------------------------------------------------
  clock balancing offset                                                           0.00
  clock network delay                                                             41.08
  total clock latency                                                             41.08


---------------------------------------------
Smallest Path #2
Mode                : mode_norm.slow.RCmax
Corner              : mode_norm.slow.RCmax
Scenario            : mode_norm.slow.RCmax
Skew Group          : default_HCLK
Clock Fanout        : HCLK
Clock at Sink       : HCLK
Sink                : u_logic_Hmh3z4_reg/CLK
Latency             : 42.23
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  HCLK (in)                                         1      4.96    0.00    0.00    0.00 r
  cts_inv_294214585/I (INV_X4)                                     2.21    0.55    0.55 r
  cts_inv_294214585/ZN (INV_X4)                     2      3.91    1.98    1.14    1.70 f
  cts_inv_292914572/I (INV_X1)                                     4.43    1.20    2.90 f
  cts_inv_292914572/ZN (INV_X1)                     1      1.87    3.20    2.48    5.38 r
  cts_inv_291914562/I (INV_X1)                                     3.34    0.31    5.68 r
  cts_inv_291914562/ZN (INV_X1)                     1      1.92    2.80    2.35    8.03 f
  cts_inv_290614549/I (INV_X1)                                     2.99    0.32    8.35 f
  cts_inv_290614549/ZN (INV_X1)                     1      2.63    4.69    2.48   10.83 r
  cts_inv_289314536/I (INV_X2)                                     5.00    0.59   11.43 r
  cts_inv_289314536/ZN (INV_X2)                     1      4.72    4.69    2.23   13.66 f
  cts_inv_288014523/I (INV_X4)                                     6.33    1.37   15.03 f
  cts_inv_288014523/ZN (INV_X4)                     2      5.85    3.74    1.87   16.90 r
  cto_buf_drc_14644/I (BUF_X4)                                     6.92    0.86   17.76 r
  cto_buf_drc_14644/Z (BUF_X4)                      1      5.05    3.15    4.31   22.07 r
  cts_inv_274714390/I (INV_X4)                                     6.08    1.54   23.61 r
  cts_inv_274714390/ZN (INV_X4)                     1      7.47    4.16    2.63   26.25 f
  cts_inv_272214365/I (INV_X8)                                     4.44    0.50   26.74 f
  cts_inv_272214365/ZN (INV_X8)                    13     22.45    5.46    2.17   28.92 r
  u_logic_clk_gate_X2j2z4_reg/CLK (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_6)   13  22.45   5.46   0.00  28.92 r
  u_logic_clk_gate_X2j2z4_reg/latch/CLK (CLKGATETST_X1)            7.21    1.58   30.50 r
  u_logic_clk_gate_X2j2z4_reg/latch/Q (CLKGATETST_X1)    1   2.27   4.60   6.98   37.48 r
  u_logic_clk_gate_X2j2z4_reg/cto_buf_drc_15175/I (BUF_X4)         4.60    0.00   37.48 r
  u_logic_clk_gate_X2j2z4_reg/cto_buf_drc_15175/Z (BUF_X4)    5   6.19   3.62   4.46  41.94 r
  u_logic_clk_gate_X2j2z4_reg/p_abuf1 (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_6)    5   6.19   3.62   0.00  41.94 r
  u_logic_Hmh3z4_reg/CLK (SDFFSNQ_X1)                              3.85    0.29   42.23 r
  ----------------------------------------------------------------------------------------------
  clock balancing offset                                                           0.00
  clock network delay                                                             42.23
  total clock latency                                                             42.23


---------------------------------------------
Smallest Path #3
Mode                : mode_norm.slow.RCmax
Corner              : mode_norm.slow.RCmax
Scenario            : mode_norm.slow.RCmax
Skew Group          : default_HCLK
Clock Fanout        : HCLK
Clock at Sink       : HCLK
Sink                : u_logic_Umi3z4_reg/CLK
Latency             : 42.25
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  HCLK (in)                                         1      4.96    0.00    0.00    0.00 r
  cts_inv_294214585/I (INV_X4)                                     2.21    0.55    0.55 r
  cts_inv_294214585/ZN (INV_X4)                     2      3.91    1.98    1.14    1.70 f
  cts_inv_292914572/I (INV_X1)                                     4.43    1.20    2.90 f
  cts_inv_292914572/ZN (INV_X1)                     1      1.87    3.20    2.48    5.38 r
  cts_inv_291914562/I (INV_X1)                                     3.34    0.31    5.68 r
  cts_inv_291914562/ZN (INV_X1)                     1      1.92    2.80    2.35    8.03 f
  cts_inv_290614549/I (INV_X1)                                     2.99    0.32    8.35 f
  cts_inv_290614549/ZN (INV_X1)                     1      2.63    4.69    2.48   10.83 r
  cts_inv_289314536/I (INV_X2)                                     5.00    0.59   11.43 r
  cts_inv_289314536/ZN (INV_X2)                     1      4.72    4.69    2.23   13.66 f
  cts_inv_288014523/I (INV_X4)                                     6.33    1.37   15.03 f
  cts_inv_288014523/ZN (INV_X4)                     2      5.85    3.74    1.87   16.90 r
  cto_buf_drc_14644/I (BUF_X4)                                     6.92    0.86   17.76 r
  cto_buf_drc_14644/Z (BUF_X4)                      1      5.05    3.15    4.31   22.07 r
  cts_inv_274714390/I (INV_X4)                                     6.08    1.54   23.61 r
  cts_inv_274714390/ZN (INV_X4)                     1      7.47    4.16    2.63   26.25 f
  cts_inv_272214365/I (INV_X8)                                     4.44    0.50   26.74 f
  cts_inv_272214365/ZN (INV_X8)                    13     22.45    5.46    2.17   28.92 r
  u_logic_clk_gate_X2j2z4_reg/CLK (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_6)   13  22.45   5.46   0.00  28.92 r
  u_logic_clk_gate_X2j2z4_reg/latch/CLK (CLKGATETST_X1)            7.21    1.58   30.50 r
  u_logic_clk_gate_X2j2z4_reg/latch/Q (CLKGATETST_X1)    1   2.27   4.60   6.98   37.48 r
  u_logic_clk_gate_X2j2z4_reg/cto_buf_drc_15175/I (BUF_X4)         4.60    0.00   37.48 r
  u_logic_clk_gate_X2j2z4_reg/cto_buf_drc_15175/Z (BUF_X4)    5   6.19   3.62   4.46  41.94 r
  u_logic_clk_gate_X2j2z4_reg/p_abuf1 (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_6)    5   6.19   3.62   0.00  41.94 r
  u_logic_Umi3z4_reg/CLK (SDFFSNQ_X1)                              3.85    0.31   42.25 r
  ----------------------------------------------------------------------------------------------
  clock balancing offset                                                           0.00
  clock network delay                                                             42.25
  total clock latency                                                             42.25


---------------------------------------------
Smallest Path #4
Mode                : mode_norm.slow.RCmax
Corner              : mode_norm.slow.RCmax
Scenario            : mode_norm.slow.RCmax
Skew Group          : default_HCLK
Clock Fanout        : HCLK
Clock at Sink       : HCLK
Sink                : u_logic_Z0g3z4_reg/CLK
Latency             : 42.29
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  HCLK (in)                                         1      4.96    0.00    0.00    0.00 r
  cts_inv_294214585/I (INV_X4)                                     2.21    0.55    0.55 r
  cts_inv_294214585/ZN (INV_X4)                     2      3.91    1.98    1.14    1.70 f
  cts_inv_292914572/I (INV_X1)                                     4.43    1.20    2.90 f
  cts_inv_292914572/ZN (INV_X1)                     1      1.87    3.20    2.48    5.38 r
  cts_inv_291914562/I (INV_X1)                                     3.34    0.31    5.68 r
  cts_inv_291914562/ZN (INV_X1)                     1      1.92    2.80    2.35    8.03 f
  cts_inv_290614549/I (INV_X1)                                     2.99    0.32    8.35 f
  cts_inv_290614549/ZN (INV_X1)                     1      2.63    4.69    2.48   10.83 r
  cts_inv_289314536/I (INV_X2)                                     5.00    0.59   11.43 r
  cts_inv_289314536/ZN (INV_X2)                     1      4.72    4.69    2.23   13.66 f
  cts_inv_288014523/I (INV_X4)                                     6.33    1.37   15.03 f
  cts_inv_288014523/ZN (INV_X4)                     2      5.85    3.74    1.87   16.90 r
  cto_buf_drc_14644/I (BUF_X4)                                     6.92    0.86   17.76 r
  cto_buf_drc_14644/Z (BUF_X4)                      1      5.05    3.15    4.31   22.07 r
  cts_inv_274714390/I (INV_X4)                                     6.08    1.54   23.61 r
  cts_inv_274714390/ZN (INV_X4)                     1      7.47    4.16    2.63   26.25 f
  cts_inv_272214365/I (INV_X8)                                     4.44    0.50   26.74 f
  cts_inv_272214365/ZN (INV_X8)                    13     22.45    5.46    2.17   28.92 r
  u_logic_clk_gate_X2j2z4_reg/CLK (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_6)   13  22.45   5.46   0.00  28.92 r
  u_logic_clk_gate_X2j2z4_reg/latch/CLK (CLKGATETST_X1)            7.21    1.58   30.50 r
  u_logic_clk_gate_X2j2z4_reg/latch/Q (CLKGATETST_X1)    1   2.27   4.60   6.98   37.48 r
  u_logic_clk_gate_X2j2z4_reg/cto_buf_drc_15175/I (BUF_X4)         4.60    0.00   37.48 r
  u_logic_clk_gate_X2j2z4_reg/cto_buf_drc_15175/Z (BUF_X4)    5   6.19   3.62   4.46  41.94 r
  u_logic_clk_gate_X2j2z4_reg/p_abuf1 (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_6)    5   6.19   3.62   0.00  41.94 r
  u_logic_Z0g3z4_reg/CLK (SDFFSNQ_X1)                              3.85    0.34   42.29 r
  ----------------------------------------------------------------------------------------------
  clock balancing offset                                                           0.00
  clock network delay                                                             42.29
  total clock latency                                                             42.29


---------------------------------------------
Smallest Path #5
Mode                : mode_norm.slow.RCmax
Corner              : mode_norm.slow.RCmax
Scenario            : mode_norm.slow.RCmax
Skew Group          : default_HCLK
Clock Fanout        : HCLK
Clock at Sink       : HCLK
Sink                : u_logic_Ixn2z4_reg/CLK
Latency             : 42.97
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  HCLK (in)                                         1      4.96    0.00    0.00    0.00 r
  cts_inv_294214585/I (INV_X4)                                     2.21    0.55    0.55 r
  cts_inv_294214585/ZN (INV_X4)                     2      3.91    1.98    1.14    1.70 f
  cts_inv_292914572/I (INV_X1)                                     4.43    1.20    2.90 f
  cts_inv_292914572/ZN (INV_X1)                     1      1.87    3.20    2.48    5.38 r
  cts_inv_291914562/I (INV_X1)                                     3.34    0.31    5.68 r
  cts_inv_291914562/ZN (INV_X1)                     1      1.92    2.80    2.35    8.03 f
  cts_inv_290614549/I (INV_X1)                                     2.99    0.32    8.35 f
  cts_inv_290614549/ZN (INV_X1)                     1      2.63    4.69    2.48   10.83 r
  cts_inv_289314536/I (INV_X2)                                     5.00    0.59   11.43 r
  cts_inv_289314536/ZN (INV_X2)                     1      4.72    4.69    2.23   13.66 f
  cts_inv_288014523/I (INV_X4)                                     6.33    1.37   15.03 f
  cts_inv_288014523/ZN (INV_X4)                     2      5.85    3.74    1.87   16.90 r
  cto_buf_drc_14644/I (BUF_X4)                                     6.92    0.86   17.76 r
  cto_buf_drc_14644/Z (BUF_X4)                      1      5.05    3.15    4.31   22.07 r
  cts_inv_274714390/I (INV_X4)                                     6.08    1.54   23.61 r
  cts_inv_274714390/ZN (INV_X4)                     1      7.47    4.16    2.63   26.25 f
  cts_inv_272214365/I (INV_X8)                                     4.44    0.50   26.74 f
  cts_inv_272214365/ZN (INV_X8)                    13     22.45    5.46    2.17   28.92 r
  u_logic_clk_gate_D7k2z4_reg/CLK (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_9)   13  22.45   5.46   0.00  28.92 r
  u_logic_clk_gate_D7k2z4_reg/latch/CLK (CLKGATETST_X1)            7.17    1.45   30.36 r
  u_logic_clk_gate_D7k2z4_reg/latch/Q (CLKGATETST_X1)    1   2.32   4.86   6.89   37.25 r
  u_logic_clk_gate_D7k2z4_reg/ENCLK (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_9)    1   2.32   4.86   0.00  37.25 r
  cto_buf_drc_15260/I (BUF_X4)                                     4.92    0.21   37.46 r
  cto_buf_drc_15260/Z (BUF_X4)                      4      8.97    4.44    4.54   42.00 r
  u_logic_Ixn2z4_reg/CLK (SDFFSNQ_X1)                              6.05    0.97   42.97 r
  ----------------------------------------------------------------------------------------------
  clock balancing offset                                                           0.00
  clock network delay                                                             42.97
  total clock latency                                                             42.97


================================================================
==== Latency Reporting for Corner mode_norm.worst_low.RCmax ====
================================================================

========================================== Summary Table for Corner mode_norm.worst_low.RCmax ==========================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.worst_low.RCmax, Scenario: mode_norm.worst_low.RCmax
HCLK                                    M,D       841     69.12     45.99        --     96.53     50.54     71.58      9.39        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        841        --     45.99        --     96.53     50.54        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
================================= Details Table for Corner mode_norm.worst_low.RCmax =================================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.worst_low.RCmax, Scenario: mode_norm.worst_low.RCmax
HCLK
                                   L   u_logic_Lhd3z4_reg/CLK            96.53 r     96.51 r        --          --
                                   L   u_logic_Bjd3z4_reg/CLK            96.51 r     96.49 r        --          --
                                   L   u_logic_Axm2z4_reg/CLK            96.23 r     96.21 r        --          --
                                   L   u_logic_Usl2z4_reg/CLK            96.17 r     96.15 r        --          --
                                   L   u_logic_Cps2z4_reg/CLK            96.11 r     96.09 r        --          --
                                   S   u_logic_Lqr2z4_reg/CLK            50.54 r     50.54 r        --          --
                                   S   u_logic_Umi3z4_reg/CLK            51.63 r     51.63 r        --          --
                                   S   u_logic_Hmh3z4_reg/CLK            51.63 r     51.63 r        --          --
                                   S   u_logic_Z0g3z4_reg/CLK            51.67 r     51.67 r        --          --
                                   S   u_logic_Ixn2z4_reg/CLK            52.49 r     52.49 r        --          --


===========================================================
==== Path Reports for Corner mode_norm.worst_low.RCmax ====
===========================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : mode_norm.worst_low.RCmax
Corner              : mode_norm.worst_low.RCmax
Scenario            : mode_norm.worst_low.RCmax
Skew Group          : default_HCLK
Clock Fanout        : HCLK
Clock at Sink       : HCLK
Sink                : u_logic_Lhd3z4_reg/CLK
Latency             : 96.53
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  HCLK (in)                                         1      4.57    0.00    0.00    0.00 r
  cts_inv_294214585/I (INV_X4)                                     2.04    0.53    0.53 r
  cts_inv_294214585/ZN (INV_X4)                     2      3.82    1.77    1.41    1.95 f
  cts_inv_293014573/I (INV_X1)                                     4.23    1.30    3.24 f
  cts_inv_293014573/ZN (INV_X1)                     2      4.10    7.40    4.31    7.55 r
  ctobgt_inst_16172/I (CLKBUF_X2)                                  8.30    0.67    8.22 r
  ctobgt_inst_16172/Z (CLKBUF_X2)                   1      1.39    2.14    6.29   14.51 r
  cts_inv_292114564/I (INV_X1)                                     2.17    0.15   14.67 r
  cts_inv_292114564/ZN (INV_X1)                     1      2.56    4.44    2.82   17.49 f
  cts_inv_290814551/I (INV_X2)                                     4.90    0.80   18.29 f
  cts_inv_290814551/ZN (INV_X2)                     2      3.97    4.79    2.96   21.25 r
  cts_inv_284014483/I (INV_X2)                                     6.69    1.64   22.89 r
  cts_inv_284014483/ZN (INV_X2)                     2      4.44    4.75    3.89   26.78 f
  cts_inv_282114464/I (INV_X2)                                     4.94    0.08   26.86 f
  cts_inv_282114464/ZN (INV_X2)                     1      5.83    5.57    3.09   29.95 r
  cts_inv_279614439/I (INV_X4)                                     8.54    1.77   31.72 r
  cts_inv_279614439/ZN (INV_X4)                     1      1.88    2.16    2.27   33.99 f
  cts_inv_277214415/I (INV_X1)                                     2.57    0.44   34.43 f
  cts_inv_277214415/ZN (INV_X1)                     2      3.90    7.31    4.08   38.51 r
  cts_inv_274914392/I (INV_X1)                                     7.92    0.65   39.16 r
  cts_inv_274914392/ZN (INV_X1)                     1      1.90    3.97    4.10   43.26 f
  cts_inv_272414367/I (INV_X1)                                     4.10    0.32   43.58 f
  cts_inv_272414367/ZN (INV_X1)                     1      2.76    5.51    3.74   47.32 r
  cts_inv_270214345/I (INV_X2)                                     5.95    0.74   48.07 r
  cts_inv_270214345/ZN (INV_X2)                     1      3.78    4.23    2.96   51.02 f
  cts_inv_268214325/I (INV_X1)                                     7.08    2.33   53.35 f
  cts_inv_268214325/ZN (INV_X1)                     2      4.79    9.21    5.72   59.07 r
  cts_inv_261614259/I (INV_X2)                                    10.17    1.41   60.48 r
  cts_inv_261614259/ZN (INV_X2)                     2      6.02    6.66    5.15   65.63 f
  cts_inv_259714240/I (INV_X2)                                     7.00    0.50   66.13 f
  cts_inv_259714240/ZN (INV_X2)                     4      7.20    7.50    5.13   71.26 r
  ccd_drc_inst_21669/I (BUF_X2)                                    8.03    0.80   72.06 r
  ccd_drc_inst_21669/Z (BUF_X2)                     3      4.33    5.17    7.23   79.29 r
  u_logic_clk_gate_T7d3z4_reg/CLK (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_29)    3   4.33   5.17   0.00  79.29 r
  u_logic_clk_gate_T7d3z4_reg/latch/CLK (CLKGATETST_X1)            5.49    0.61   79.90 r
  u_logic_clk_gate_T7d3z4_reg/latch/Q (CLKGATETST_X1)    2   2.88   5.53   8.07   87.97 r
  u_logic_clk_gate_T7d3z4_reg/ENCLK (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_29)    2   2.88   5.53   0.00  87.97 r
  cto_buf_drc_15332/I (BUF_X1)                                     5.55    0.13   88.10 r
  cto_buf_drc_15332/Z (BUF_X1)                      4      4.72    8.77    6.83   94.93 r
  u_logic_Lhd3z4_reg/CLK (SDFFRNQ_X1)                              9.84    1.60   96.53 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                             96.53


---------------------------------------------
Largest Path #2
Mode                : mode_norm.worst_low.RCmax
Corner              : mode_norm.worst_low.RCmax
Scenario            : mode_norm.worst_low.RCmax
Skew Group          : default_HCLK
Clock Fanout        : HCLK
Clock at Sink       : HCLK
Sink                : u_logic_Bjd3z4_reg/CLK
Latency             : 96.51
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  HCLK (in)                                         1      4.57    0.00    0.00    0.00 r
  cts_inv_294214585/I (INV_X4)                                     2.04    0.53    0.53 r
  cts_inv_294214585/ZN (INV_X4)                     2      3.82    1.77    1.41    1.95 f
  cts_inv_293014573/I (INV_X1)                                     4.23    1.30    3.24 f
  cts_inv_293014573/ZN (INV_X1)                     2      4.10    7.40    4.31    7.55 r
  ctobgt_inst_16172/I (CLKBUF_X2)                                  8.30    0.67    8.22 r
  ctobgt_inst_16172/Z (CLKBUF_X2)                   1      1.39    2.14    6.29   14.51 r
  cts_inv_292114564/I (INV_X1)                                     2.17    0.15   14.67 r
  cts_inv_292114564/ZN (INV_X1)                     1      2.56    4.44    2.82   17.49 f
  cts_inv_290814551/I (INV_X2)                                     4.90    0.80   18.29 f
  cts_inv_290814551/ZN (INV_X2)                     2      3.97    4.79    2.96   21.25 r
  cts_inv_284014483/I (INV_X2)                                     6.69    1.64   22.89 r
  cts_inv_284014483/ZN (INV_X2)                     2      4.44    4.75    3.89   26.78 f
  cts_inv_282114464/I (INV_X2)                                     4.94    0.08   26.86 f
  cts_inv_282114464/ZN (INV_X2)                     1      5.83    5.57    3.09   29.95 r
  cts_inv_279614439/I (INV_X4)                                     8.54    1.77   31.72 r
  cts_inv_279614439/ZN (INV_X4)                     1      1.88    2.16    2.27   33.99 f
  cts_inv_277214415/I (INV_X1)                                     2.57    0.44   34.43 f
  cts_inv_277214415/ZN (INV_X1)                     2      3.90    7.31    4.08   38.51 r
  cts_inv_274914392/I (INV_X1)                                     7.92    0.65   39.16 r
  cts_inv_274914392/ZN (INV_X1)                     1      1.90    3.97    4.10   43.26 f
  cts_inv_272414367/I (INV_X1)                                     4.10    0.32   43.58 f
  cts_inv_272414367/ZN (INV_X1)                     1      2.76    5.51    3.74   47.32 r
  cts_inv_270214345/I (INV_X2)                                     5.95    0.74   48.07 r
  cts_inv_270214345/ZN (INV_X2)                     1      3.78    4.23    2.96   51.02 f
  cts_inv_268214325/I (INV_X1)                                     7.08    2.33   53.35 f
  cts_inv_268214325/ZN (INV_X1)                     2      4.79    9.21    5.72   59.07 r
  cts_inv_261614259/I (INV_X2)                                    10.17    1.41   60.48 r
  cts_inv_261614259/ZN (INV_X2)                     2      6.02    6.66    5.15   65.63 f
  cts_inv_259714240/I (INV_X2)                                     7.00    0.50   66.13 f
  cts_inv_259714240/ZN (INV_X2)                     4      7.20    7.50    5.13   71.26 r
  ccd_drc_inst_21669/I (BUF_X2)                                    8.03    0.80   72.06 r
  ccd_drc_inst_21669/Z (BUF_X2)                     3      4.33    5.17    7.23   79.29 r
  u_logic_clk_gate_T7d3z4_reg/CLK (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_29)    3   4.33   5.17   0.00  79.29 r
  u_logic_clk_gate_T7d3z4_reg/latch/CLK (CLKGATETST_X1)            5.49    0.61   79.90 r
  u_logic_clk_gate_T7d3z4_reg/latch/Q (CLKGATETST_X1)    2   2.88   5.53   8.07   87.97 r
  u_logic_clk_gate_T7d3z4_reg/ENCLK (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_29)    2   2.88   5.53   0.00  87.97 r
  cto_buf_drc_15332/I (BUF_X1)                                     5.55    0.13   88.10 r
  cto_buf_drc_15332/Z (BUF_X1)                      4      4.72    8.77    6.83   94.93 r
  u_logic_Bjd3z4_reg/CLK (SDFFRNQ_X1)                              9.84    1.58   96.51 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                             96.51


---------------------------------------------
Largest Path #3
Mode                : mode_norm.worst_low.RCmax
Corner              : mode_norm.worst_low.RCmax
Scenario            : mode_norm.worst_low.RCmax
Skew Group          : default_HCLK
Clock Fanout        : HCLK
Clock at Sink       : HCLK
Sink                : u_logic_Axm2z4_reg/CLK
Latency             : 96.23
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  HCLK (in)                                         1      4.57    0.00    0.00    0.00 r
  cts_inv_294214585/I (INV_X4)                                     2.04    0.53    0.53 r
  cts_inv_294214585/ZN (INV_X4)                     2      3.82    1.77    1.41    1.95 f
  cts_inv_293014573/I (INV_X1)                                     4.23    1.30    3.24 f
  cts_inv_293014573/ZN (INV_X1)                     2      4.10    7.40    4.31    7.55 r
  ctobgt_inst_16172/I (CLKBUF_X2)                                  8.30    0.67    8.22 r
  ctobgt_inst_16172/Z (CLKBUF_X2)                   1      1.39    2.14    6.29   14.51 r
  cts_inv_292114564/I (INV_X1)                                     2.17    0.15   14.67 r
  cts_inv_292114564/ZN (INV_X1)                     1      2.56    4.44    2.82   17.49 f
  cts_inv_290814551/I (INV_X2)                                     4.90    0.80   18.29 f
  cts_inv_290814551/ZN (INV_X2)                     2      3.97    4.79    2.96   21.25 r
  cts_inv_284014483/I (INV_X2)                                     6.69    1.64   22.89 r
  cts_inv_284014483/ZN (INV_X2)                     2      4.44    4.75    3.89   26.78 f
  cts_inv_282114464/I (INV_X2)                                     4.94    0.08   26.86 f
  cts_inv_282114464/ZN (INV_X2)                     1      5.83    5.57    3.09   29.95 r
  cts_inv_279614439/I (INV_X4)                                     8.54    1.77   31.72 r
  cts_inv_279614439/ZN (INV_X4)                     1      1.88    2.16    2.27   33.99 f
  cts_inv_277214415/I (INV_X1)                                     2.57    0.44   34.43 f
  cts_inv_277214415/ZN (INV_X1)                     2      3.90    7.31    4.08   38.51 r
  cts_inv_274914392/I (INV_X1)                                     7.92    0.65   39.16 r
  cts_inv_274914392/ZN (INV_X1)                     1      1.90    3.97    4.10   43.26 f
  cts_inv_272414367/I (INV_X1)                                     4.10    0.32   43.58 f
  cts_inv_272414367/ZN (INV_X1)                     1      2.76    5.51    3.74   47.32 r
  cts_inv_270214345/I (INV_X2)                                     5.95    0.74   48.07 r
  cts_inv_270214345/ZN (INV_X2)                     1      3.78    4.23    2.96   51.02 f
  cts_inv_268214325/I (INV_X1)                                     7.08    2.33   53.35 f
  cts_inv_268214325/ZN (INV_X1)                     2      4.79    9.21    5.72   59.07 r
  cts_inv_261614259/I (INV_X2)                                    10.17    1.41   60.48 r
  cts_inv_261614259/ZN (INV_X2)                     2      6.02    6.66    5.15   65.63 f
  cts_inv_259714240/I (INV_X2)                                     7.00    0.50   66.13 f
  cts_inv_259714240/ZN (INV_X2)                     4      7.20    7.50    5.13   71.26 r
  ccd_drc_inst_21669/I (BUF_X2)                                    8.03    0.80   72.06 r
  ccd_drc_inst_21669/Z (BUF_X2)                     3      4.33    5.17    7.23   79.29 r
  u_logic_clk_gate_Z4l2z4_reg/CLK (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_11)    3   4.33   5.17   0.00  79.29 r
  u_logic_clk_gate_Z4l2z4_reg/latch/CLK (CLKGATETST_X1)            5.49    0.88   80.17 r
  u_logic_clk_gate_Z4l2z4_reg/latch/Q (CLKGATETST_X1)    2   2.85   5.49   8.11   88.27 r
  u_logic_clk_gate_Z4l2z4_reg/ENCLK (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_11)    2   2.85   5.49   0.00  88.27 r
  cto_buf_drc_15335/I (CLKBUF_X1)                                  5.53    0.17   88.44 r
  cto_buf_drc_15335/Z (CLKBUF_X1)                   4      4.45    8.13    7.38   95.83 r
  u_logic_Axm2z4_reg/CLK (SDFFRNQ_X1)                              8.16    0.40   96.23 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                             96.23


---------------------------------------------
Largest Path #4
Mode                : mode_norm.worst_low.RCmax
Corner              : mode_norm.worst_low.RCmax
Scenario            : mode_norm.worst_low.RCmax
Skew Group          : default_HCLK
Clock Fanout        : HCLK
Clock at Sink       : HCLK
Sink                : u_logic_Usl2z4_reg/CLK
Latency             : 96.17
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  HCLK (in)                                         1      4.57    0.00    0.00    0.00 r
  cts_inv_294214585/I (INV_X4)                                     2.04    0.53    0.53 r
  cts_inv_294214585/ZN (INV_X4)                     2      3.82    1.77    1.41    1.95 f
  cts_inv_293014573/I (INV_X1)                                     4.23    1.30    3.24 f
  cts_inv_293014573/ZN (INV_X1)                     2      4.10    7.40    4.31    7.55 r
  ctobgt_inst_16172/I (CLKBUF_X2)                                  8.30    0.67    8.22 r
  ctobgt_inst_16172/Z (CLKBUF_X2)                   1      1.39    2.14    6.29   14.51 r
  cts_inv_292114564/I (INV_X1)                                     2.17    0.15   14.67 r
  cts_inv_292114564/ZN (INV_X1)                     1      2.56    4.44    2.82   17.49 f
  cts_inv_290814551/I (INV_X2)                                     4.90    0.80   18.29 f
  cts_inv_290814551/ZN (INV_X2)                     2      3.97    4.79    2.96   21.25 r
  cts_inv_284014483/I (INV_X2)                                     6.69    1.64   22.89 r
  cts_inv_284014483/ZN (INV_X2)                     2      4.44    4.75    3.89   26.78 f
  cts_inv_282114464/I (INV_X2)                                     4.94    0.08   26.86 f
  cts_inv_282114464/ZN (INV_X2)                     1      5.83    5.57    3.09   29.95 r
  cts_inv_279614439/I (INV_X4)                                     8.54    1.77   31.72 r
  cts_inv_279614439/ZN (INV_X4)                     1      1.88    2.16    2.27   33.99 f
  cts_inv_277214415/I (INV_X1)                                     2.57    0.44   34.43 f
  cts_inv_277214415/ZN (INV_X1)                     2      3.90    7.31    4.08   38.51 r
  cts_inv_274914392/I (INV_X1)                                     7.92    0.65   39.16 r
  cts_inv_274914392/ZN (INV_X1)                     1      1.90    3.97    4.10   43.26 f
  cts_inv_272414367/I (INV_X1)                                     4.10    0.32   43.58 f
  cts_inv_272414367/ZN (INV_X1)                     1      2.76    5.51    3.74   47.32 r
  cts_inv_270214345/I (INV_X2)                                     5.95    0.74   48.07 r
  cts_inv_270214345/ZN (INV_X2)                     1      3.78    4.23    2.96   51.02 f
  cts_inv_268214325/I (INV_X1)                                     7.08    2.33   53.35 f
  cts_inv_268214325/ZN (INV_X1)                     2      4.79    9.21    5.72   59.07 r
  cts_inv_261614259/I (INV_X2)                                    10.17    1.41   60.48 r
  cts_inv_261614259/ZN (INV_X2)                     2      6.02    6.66    5.15   65.63 f
  cts_inv_259714240/I (INV_X2)                                     7.00    0.50   66.13 f
  cts_inv_259714240/ZN (INV_X2)                     4      7.20    7.50    5.13   71.26 r
  ccd_drc_inst_21669/I (BUF_X2)                                    8.03    0.80   72.06 r
  ccd_drc_inst_21669/Z (BUF_X2)                     3      4.33    5.17    7.23   79.29 r
  u_logic_clk_gate_Z4l2z4_reg/CLK (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_11)    3   4.33   5.17   0.00  79.29 r
  u_logic_clk_gate_Z4l2z4_reg/latch/CLK (CLKGATETST_X1)            5.49    0.88   80.17 r
  u_logic_clk_gate_Z4l2z4_reg/latch/Q (CLKGATETST_X1)    2   2.85   5.49   8.11   88.27 r
  u_logic_clk_gate_Z4l2z4_reg/ENCLK (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_11)    2   2.85   5.49   0.00  88.27 r
  cto_buf_drc_15335/I (CLKBUF_X1)                                  5.53    0.17   88.44 r
  cto_buf_drc_15335/Z (CLKBUF_X1)                   4      4.45    8.13    7.38   95.83 r
  u_logic_Usl2z4_reg/CLK (SDFFRNQ_X1)                              8.16    0.34   96.17 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                             96.17


---------------------------------------------
Largest Path #5
Mode                : mode_norm.worst_low.RCmax
Corner              : mode_norm.worst_low.RCmax
Scenario            : mode_norm.worst_low.RCmax
Skew Group          : default_HCLK
Clock Fanout        : HCLK
Clock at Sink       : HCLK
Sink                : u_logic_Cps2z4_reg/CLK
Latency             : 96.11
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  HCLK (in)                                         1      4.57    0.00    0.00    0.00 r
  cts_inv_294214585/I (INV_X4)                                     2.04    0.53    0.53 r
  cts_inv_294214585/ZN (INV_X4)                     2      3.82    1.77    1.41    1.95 f
  cts_inv_293014573/I (INV_X1)                                     4.23    1.30    3.24 f
  cts_inv_293014573/ZN (INV_X1)                     2      4.10    7.40    4.31    7.55 r
  ctobgt_inst_16172/I (CLKBUF_X2)                                  8.30    0.67    8.22 r
  ctobgt_inst_16172/Z (CLKBUF_X2)                   1      1.39    2.14    6.29   14.51 r
  cts_inv_292114564/I (INV_X1)                                     2.17    0.15   14.67 r
  cts_inv_292114564/ZN (INV_X1)                     1      2.56    4.44    2.82   17.49 f
  cts_inv_290814551/I (INV_X2)                                     4.90    0.80   18.29 f
  cts_inv_290814551/ZN (INV_X2)                     2      3.97    4.79    2.96   21.25 r
  cts_inv_284014483/I (INV_X2)                                     6.69    1.64   22.89 r
  cts_inv_284014483/ZN (INV_X2)                     2      4.44    4.75    3.89   26.78 f
  cts_inv_282114464/I (INV_X2)                                     4.94    0.08   26.86 f
  cts_inv_282114464/ZN (INV_X2)                     1      5.83    5.57    3.09   29.95 r
  cts_inv_279614439/I (INV_X4)                                     8.54    1.77   31.72 r
  cts_inv_279614439/ZN (INV_X4)                     1      1.88    2.16    2.27   33.99 f
  cts_inv_277214415/I (INV_X1)                                     2.57    0.44   34.43 f
  cts_inv_277214415/ZN (INV_X1)                     2      3.90    7.31    4.08   38.51 r
  cts_inv_274914392/I (INV_X1)                                     7.92    0.65   39.16 r
  cts_inv_274914392/ZN (INV_X1)                     1      1.90    3.97    4.10   43.26 f
  cts_inv_272414367/I (INV_X1)                                     4.10    0.32   43.58 f
  cts_inv_272414367/ZN (INV_X1)                     1      2.76    5.51    3.74   47.32 r
  cts_inv_270214345/I (INV_X2)                                     5.95    0.74   48.07 r
  cts_inv_270214345/ZN (INV_X2)                     1      3.78    4.23    2.96   51.02 f
  cts_inv_268214325/I (INV_X1)                                     7.08    2.33   53.35 f
  cts_inv_268214325/ZN (INV_X1)                     2      4.79    9.21    5.72   59.07 r
  cts_inv_261614259/I (INV_X2)                                    10.17    1.41   60.48 r
  cts_inv_261614259/ZN (INV_X2)                     2      6.02    6.66    5.15   65.63 f
  cts_inv_259714240/I (INV_X2)                                     7.00    0.50   66.13 f
  cts_inv_259714240/ZN (INV_X2)                     4      7.20    7.50    5.13   71.26 r
  ccd_drc_inst_21669/I (BUF_X2)                                    8.03    0.80   72.06 r
  ccd_drc_inst_21669/Z (BUF_X2)                     3      4.33    5.17    7.23   79.29 r
  u_logic_clk_gate_Vgs2z4_reg/CLK (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_16)    3   4.33   5.17   0.00  79.29 r
  u_logic_clk_gate_Vgs2z4_reg/latch/CLK (CLKGATETST_X1)            5.51    0.78   80.07 r
  u_logic_clk_gate_Vgs2z4_reg/latch/Q (CLKGATETST_X1)    1   1.28   3.38   7.10   87.17 r
  u_logic_clk_gate_Vgs2z4_reg/ENCLK (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_16)    1   1.28   3.38   0.00  87.17 r
  cto_buf_drc_15338/I (CLKBUF_X2)                                  3.40    0.10   87.26 r
  cto_buf_drc_15338/Z (CLKBUF_X2)                   8      8.62    8.49    7.51   94.78 r
  u_logic_Cps2z4_reg/CLK (SDFFRNQ_X1)                              9.35    1.34   96.11 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                             96.11


---------------------------------------------
Smallest Path #1
Mode                : mode_norm.worst_low.RCmax
Corner              : mode_norm.worst_low.RCmax
Scenario            : mode_norm.worst_low.RCmax
Skew Group          : default_HCLK
Clock Fanout        : HCLK
Clock at Sink       : HCLK
Sink                : u_logic_Lqr2z4_reg/CLK
Latency             : 50.54
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  HCLK (in)                                         1      4.57    0.00    0.00    0.00 r
  cts_inv_294214585/I (INV_X4)                                     2.04    0.53    0.53 r
  cts_inv_294214585/ZN (INV_X4)                     2      3.82    1.77    1.41    1.95 f
  cts_inv_292914572/I (INV_X1)                                     4.20    1.14    3.09 f
  cts_inv_292914572/ZN (INV_X1)                     1      1.77    3.32    3.24    6.33 r
  cts_inv_291914562/I (INV_X1)                                     3.45    0.29    6.62 r
  cts_inv_291914562/ZN (INV_X1)                     1      1.80    2.86    2.92    9.54 f
  cts_inv_290614549/I (INV_X1)                                     3.03    0.31    9.84 f
  cts_inv_290614549/ZN (INV_X1)                     1      2.46    4.94    3.40   13.24 r
  cts_inv_289314536/I (INV_X2)                                     5.21    0.55   13.79 r
  cts_inv_289314536/ZN (INV_X2)                     1      4.23    4.65    2.94   16.73 f
  cts_inv_288014523/I (INV_X4)                                     5.95    1.34   18.06 f
  cts_inv_288014523/ZN (INV_X4)                     2      5.60    3.62    2.80   20.87 r
  u_logic_clk_gate_Fpi2z4_reg/CLK (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_2)    2   5.60   3.62   0.00  20.87 r
  u_logic_clk_gate_Fpi2z4_reg/latch/CLK (CLKGATETST_X1)            7.06    2.77   23.63 r
  u_logic_clk_gate_Fpi2z4_reg/latch/Q (CLKGATETST_X1)    1   1.51   3.62   7.51   31.15 r
  u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_14645/I (BUF_X1)         3.62    0.08   31.22 r
  u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_14645/Z (BUF_X1)    2   3.04   5.86   5.86  37.08 r
  u_logic_clk_gate_Fpi2z4_reg/cts_inv_224113884/I (INV_X1)         5.97    0.15   37.23 r
  u_logic_clk_gate_Fpi2z4_reg/cts_inv_224113884/ZN (INV_X1)    1   1.49   3.11   3.09  40.32 f
  u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_14647/I (CLKBUF_X1)      3.15    0.13   40.45 f
  u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_14647/Z (CLKBUF_X1)    1   1.25   2.63   4.63  45.09 f
  u_logic_clk_gate_Fpi2z4_reg/cts_inv_222213865/I (INV_X1)         2.69    0.15   45.24 f
  u_logic_clk_gate_Fpi2z4_reg/cts_inv_222213865/ZN (INV_X1)    2   4.18   7.40   4.60  49.84 r
  u_logic_clk_gate_Fpi2z4_reg/p_abuf1 (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_2)    2   4.18   7.40   0.00  49.84 r
  u_logic_Lqr2z4_reg/CLK (SDFFSNQ_X1)                              7.65    0.71   50.54 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                             50.54


---------------------------------------------
Smallest Path #2
Mode                : mode_norm.worst_low.RCmax
Corner              : mode_norm.worst_low.RCmax
Scenario            : mode_norm.worst_low.RCmax
Skew Group          : default_HCLK
Clock Fanout        : HCLK
Clock at Sink       : HCLK
Sink                : u_logic_Umi3z4_reg/CLK
Latency             : 51.63
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  HCLK (in)                                         1      4.57    0.00    0.00    0.00 r
  cts_inv_294214585/I (INV_X4)                                     2.04    0.53    0.53 r
  cts_inv_294214585/ZN (INV_X4)                     2      3.82    1.77    1.41    1.95 f
  cts_inv_292914572/I (INV_X1)                                     4.20    1.14    3.09 f
  cts_inv_292914572/ZN (INV_X1)                     1      1.77    3.32    3.24    6.33 r
  cts_inv_291914562/I (INV_X1)                                     3.45    0.29    6.62 r
  cts_inv_291914562/ZN (INV_X1)                     1      1.80    2.86    2.92    9.54 f
  cts_inv_290614549/I (INV_X1)                                     3.03    0.31    9.84 f
  cts_inv_290614549/ZN (INV_X1)                     1      2.46    4.94    3.40   13.24 r
  cts_inv_289314536/I (INV_X2)                                     5.21    0.55   13.79 r
  cts_inv_289314536/ZN (INV_X2)                     1      4.23    4.65    2.94   16.73 f
  cts_inv_288014523/I (INV_X4)                                     5.95    1.34   18.06 f
  cts_inv_288014523/ZN (INV_X4)                     2      5.60    3.62    2.80   20.87 r
  cto_buf_drc_14644/I (BUF_X4)                                     6.64    0.84   21.71 r
  cto_buf_drc_14644/Z (BUF_X4)                      1      4.60    3.28    5.59   27.29 r
  cts_inv_274714390/I (INV_X4)                                     5.80    1.53   28.82 r
  cts_inv_274714390/ZN (INV_X4)                     1      6.62    4.02    3.26   32.08 f
  cts_inv_272214365/I (INV_X8)                                     4.23    0.48   32.56 f
  cts_inv_272214365/ZN (INV_X8)                    13     20.16    5.38    3.03   35.59 r
  u_logic_clk_gate_X2j2z4_reg/CLK (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_6)   13  20.16   5.38   0.00  35.59 r
  u_logic_clk_gate_X2j2z4_reg/latch/CLK (CLKGATETST_X1)            6.66    1.58   37.17 r
  u_logic_clk_gate_X2j2z4_reg/latch/Q (CLKGATETST_X1)    1   2.09   4.88   8.26   45.43 r
  u_logic_clk_gate_X2j2z4_reg/cto_buf_drc_15175/I (BUF_X4)         4.88    0.00   45.43 r
  u_logic_clk_gate_X2j2z4_reg/cto_buf_drc_15175/Z (BUF_X4)    5   5.74   3.76   5.91  51.35 r
  u_logic_clk_gate_X2j2z4_reg/p_abuf1 (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_6)    5   5.74   3.76   0.00  51.35 r
  u_logic_Umi3z4_reg/CLK (SDFFSNQ_X1)                              3.95    0.29   51.63 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                             51.63


---------------------------------------------
Smallest Path #3
Mode                : mode_norm.worst_low.RCmax
Corner              : mode_norm.worst_low.RCmax
Scenario            : mode_norm.worst_low.RCmax
Skew Group          : default_HCLK
Clock Fanout        : HCLK
Clock at Sink       : HCLK
Sink                : u_logic_Hmh3z4_reg/CLK
Latency             : 51.63
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  HCLK (in)                                         1      4.57    0.00    0.00    0.00 r
  cts_inv_294214585/I (INV_X4)                                     2.04    0.53    0.53 r
  cts_inv_294214585/ZN (INV_X4)                     2      3.82    1.77    1.41    1.95 f
  cts_inv_292914572/I (INV_X1)                                     4.20    1.14    3.09 f
  cts_inv_292914572/ZN (INV_X1)                     1      1.77    3.32    3.24    6.33 r
  cts_inv_291914562/I (INV_X1)                                     3.45    0.29    6.62 r
  cts_inv_291914562/ZN (INV_X1)                     1      1.80    2.86    2.92    9.54 f
  cts_inv_290614549/I (INV_X1)                                     3.03    0.31    9.84 f
  cts_inv_290614549/ZN (INV_X1)                     1      2.46    4.94    3.40   13.24 r
  cts_inv_289314536/I (INV_X2)                                     5.21    0.55   13.79 r
  cts_inv_289314536/ZN (INV_X2)                     1      4.23    4.65    2.94   16.73 f
  cts_inv_288014523/I (INV_X4)                                     5.95    1.34   18.06 f
  cts_inv_288014523/ZN (INV_X4)                     2      5.60    3.62    2.80   20.87 r
  cto_buf_drc_14644/I (BUF_X4)                                     6.64    0.84   21.71 r
  cto_buf_drc_14644/Z (BUF_X4)                      1      4.60    3.28    5.59   27.29 r
  cts_inv_274714390/I (INV_X4)                                     5.80    1.53   28.82 r
  cts_inv_274714390/ZN (INV_X4)                     1      6.62    4.02    3.26   32.08 f
  cts_inv_272214365/I (INV_X8)                                     4.23    0.48   32.56 f
  cts_inv_272214365/ZN (INV_X8)                    13     20.16    5.38    3.03   35.59 r
  u_logic_clk_gate_X2j2z4_reg/CLK (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_6)   13  20.16   5.38   0.00  35.59 r
  u_logic_clk_gate_X2j2z4_reg/latch/CLK (CLKGATETST_X1)            6.66    1.58   37.17 r
  u_logic_clk_gate_X2j2z4_reg/latch/Q (CLKGATETST_X1)    1   2.09   4.88   8.26   45.43 r
  u_logic_clk_gate_X2j2z4_reg/cto_buf_drc_15175/I (BUF_X4)         4.88    0.00   45.43 r
  u_logic_clk_gate_X2j2z4_reg/cto_buf_drc_15175/Z (BUF_X4)    5   5.74   3.76   5.91  51.35 r
  u_logic_clk_gate_X2j2z4_reg/p_abuf1 (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_6)    5   5.74   3.76   0.00  51.35 r
  u_logic_Hmh3z4_reg/CLK (SDFFSNQ_X1)                              3.95    0.29   51.63 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                             51.63


---------------------------------------------
Smallest Path #4
Mode                : mode_norm.worst_low.RCmax
Corner              : mode_norm.worst_low.RCmax
Scenario            : mode_norm.worst_low.RCmax
Skew Group          : default_HCLK
Clock Fanout        : HCLK
Clock at Sink       : HCLK
Sink                : u_logic_Z0g3z4_reg/CLK
Latency             : 51.67
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  HCLK (in)                                         1      4.57    0.00    0.00    0.00 r
  cts_inv_294214585/I (INV_X4)                                     2.04    0.53    0.53 r
  cts_inv_294214585/ZN (INV_X4)                     2      3.82    1.77    1.41    1.95 f
  cts_inv_292914572/I (INV_X1)                                     4.20    1.14    3.09 f
  cts_inv_292914572/ZN (INV_X1)                     1      1.77    3.32    3.24    6.33 r
  cts_inv_291914562/I (INV_X1)                                     3.45    0.29    6.62 r
  cts_inv_291914562/ZN (INV_X1)                     1      1.80    2.86    2.92    9.54 f
  cts_inv_290614549/I (INV_X1)                                     3.03    0.31    9.84 f
  cts_inv_290614549/ZN (INV_X1)                     1      2.46    4.94    3.40   13.24 r
  cts_inv_289314536/I (INV_X2)                                     5.21    0.55   13.79 r
  cts_inv_289314536/ZN (INV_X2)                     1      4.23    4.65    2.94   16.73 f
  cts_inv_288014523/I (INV_X4)                                     5.95    1.34   18.06 f
  cts_inv_288014523/ZN (INV_X4)                     2      5.60    3.62    2.80   20.87 r
  cto_buf_drc_14644/I (BUF_X4)                                     6.64    0.84   21.71 r
  cto_buf_drc_14644/Z (BUF_X4)                      1      4.60    3.28    5.59   27.29 r
  cts_inv_274714390/I (INV_X4)                                     5.80    1.53   28.82 r
  cts_inv_274714390/ZN (INV_X4)                     1      6.62    4.02    3.26   32.08 f
  cts_inv_272214365/I (INV_X8)                                     4.23    0.48   32.56 f
  cts_inv_272214365/ZN (INV_X8)                    13     20.16    5.38    3.03   35.59 r
  u_logic_clk_gate_X2j2z4_reg/CLK (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_6)   13  20.16   5.38   0.00  35.59 r
  u_logic_clk_gate_X2j2z4_reg/latch/CLK (CLKGATETST_X1)            6.66    1.58   37.17 r
  u_logic_clk_gate_X2j2z4_reg/latch/Q (CLKGATETST_X1)    1   2.09   4.88   8.26   45.43 r
  u_logic_clk_gate_X2j2z4_reg/cto_buf_drc_15175/I (BUF_X4)         4.88    0.00   45.43 r
  u_logic_clk_gate_X2j2z4_reg/cto_buf_drc_15175/Z (BUF_X4)    5   5.74   3.76   5.91  51.35 r
  u_logic_clk_gate_X2j2z4_reg/p_abuf1 (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_6)    5   5.74   3.76   0.00  51.35 r
  u_logic_Z0g3z4_reg/CLK (SDFFSNQ_X1)                              3.95    0.32   51.67 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                             51.67


---------------------------------------------
Smallest Path #5
Mode                : mode_norm.worst_low.RCmax
Corner              : mode_norm.worst_low.RCmax
Scenario            : mode_norm.worst_low.RCmax
Skew Group          : default_HCLK
Clock Fanout        : HCLK
Clock at Sink       : HCLK
Sink                : u_logic_Ixn2z4_reg/CLK
Latency             : 52.49
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  HCLK (in)                                         1      4.57    0.00    0.00    0.00 r
  cts_inv_294214585/I (INV_X4)                                     2.04    0.53    0.53 r
  cts_inv_294214585/ZN (INV_X4)                     2      3.82    1.77    1.41    1.95 f
  cts_inv_292914572/I (INV_X1)                                     4.20    1.14    3.09 f
  cts_inv_292914572/ZN (INV_X1)                     1      1.77    3.32    3.24    6.33 r
  cts_inv_291914562/I (INV_X1)                                     3.45    0.29    6.62 r
  cts_inv_291914562/ZN (INV_X1)                     1      1.80    2.86    2.92    9.54 f
  cts_inv_290614549/I (INV_X1)                                     3.03    0.31    9.84 f
  cts_inv_290614549/ZN (INV_X1)                     1      2.46    4.94    3.40   13.24 r
  cts_inv_289314536/I (INV_X2)                                     5.21    0.55   13.79 r
  cts_inv_289314536/ZN (INV_X2)                     1      4.23    4.65    2.94   16.73 f
  cts_inv_288014523/I (INV_X4)                                     5.95    1.34   18.06 f
  cts_inv_288014523/ZN (INV_X4)                     2      5.60    3.62    2.80   20.87 r
  cto_buf_drc_14644/I (BUF_X4)                                     6.64    0.84   21.71 r
  cto_buf_drc_14644/Z (BUF_X4)                      1      4.60    3.28    5.59   27.29 r
  cts_inv_274714390/I (INV_X4)                                     5.80    1.53   28.82 r
  cts_inv_274714390/ZN (INV_X4)                     1      6.62    4.02    3.26   32.08 f
  cts_inv_272214365/I (INV_X8)                                     4.23    0.48   32.56 f
  cts_inv_272214365/ZN (INV_X8)                    13     20.16    5.38    3.03   35.59 r
  u_logic_clk_gate_D7k2z4_reg/CLK (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_9)   13  20.16   5.38   0.00  35.59 r
  u_logic_clk_gate_D7k2z4_reg/latch/CLK (CLKGATETST_X1)            6.64    1.47   37.06 r
  u_logic_clk_gate_D7k2z4_reg/latch/Q (CLKGATETST_X1)    1   2.14   5.11   8.18   45.24 r
  u_logic_clk_gate_D7k2z4_reg/ENCLK (SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_9)    1   2.14   5.11   0.00  45.24 r
  cto_buf_drc_15260/I (BUF_X4)                                     5.21    0.19   45.43 r
  cto_buf_drc_15260/Z (BUF_X4)                      4      8.29    4.58    6.08   51.52 r
  u_logic_Ixn2z4_reg/CLK (SDFFSNQ_X1)                              6.03    0.97   52.49 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                             52.49


1
