// Seed: 2625856800
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  logic id_3;
  wire id_4;
  logic [1 : 1] id_5;
  ;
  wire id_6;
endmodule
module module_1 (
    output uwire id_0,
    output wire id_1,
    input wor id_2
    , id_18,
    output supply1 id_3,
    input tri1 id_4,
    inout wand id_5,
    input tri1 id_6,
    input tri id_7,
    output wire id_8,
    output supply0 id_9,
    input wand id_10,
    input wire id_11,
    input wand id_12,
    input supply0 id_13,
    output supply0 id_14,
    input supply0 id_15,
    input wand id_16
);
  assign id_0 = {id_6, 1'h0, -1'd0, id_6, id_15, -1} & 1;
  or primCall (id_9, id_15, id_12, id_10, id_4, id_13, id_18, id_5, id_7, id_6);
  assign id_0 = id_13 & -1;
  module_0 modCall_1 (
      id_18,
      id_18
  );
endmodule
