Running in Lattice mode


Starting:    C:\ispLEVER_Classic2_0\synpbase\win64\mbin\synbatch.exe
Install:     C:\ispLEVER_Classic2_0\synpbase
Date:        Wed May 18 22:06:17 2016
Version:     I-2014.03LC 

Arguments:   -product synplify_pro  -batch c:/users/alberto rios/documents/ipn/escom/5semestre/arquitectura/vhdl/lcdram\toplcdram00.prj
ProductType: synplify_pro





log file: "C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\toplcdram00.srr"

Generating HDL info...
hdl_info_gen Completed
Return Code: 0
Run Time:0h:00m:00s
log file: "C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\toplcdram00.srr"

Running toplcdram00|lcdram

Running: Compile on toplcdram00|lcdram

Running: Compile Process on toplcdram00|lcdram

Running: Compile Input on toplcdram00|lcdram
Copied C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\synwork\toplcdram00_comp.srs to C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\toplcdram00.srs
compiler Completed
Return Code: 0
Run Time:0h:00m:02s

Running: Multi-srs Generator on toplcdram00|lcdram
Copied C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\synwork\toplcdram00_comp.srs to C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\synwork\toplcdram00_s.srs
multi_srs_gen Completed
Return Code: 0
Run Time:0h:00m:00s
Copied C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\synwork\toplcdram00_mult.srs to C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\toplcdram00.srs
Copied C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\toplcdram00.srr to C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\toplcdram00.srf
Complete: Compile Process on toplcdram00|lcdram
Complete: Compile on toplcdram00|lcdram

Running: Map on toplcdram00|lcdram

Running: Map & Optimize on toplcdram00|lcdram
fpga_mapper Completed with warnings
Return Code: 1
Run Time:0h:00m:00s
Complete: Map on toplcdram00|lcdram
Complete: Logic Synthesis on toplcdram00|lcdram

exit status=0

exit status=0

