// Seed: 897641057
module module_0 (
    input  uwire id_0,
    output wand  id_1,
    output wand  id_2,
    output wand  id_3
);
  supply1 id_5;
  assign id_3 = id_5;
endmodule
module module_1 (
    input supply1 id_0,
    input logic id_1,
    input logic id_2,
    input supply1 id_3,
    input wand id_4,
    input supply0 id_5,
    input supply0 id_6,
    output logic id_7,
    input supply1 id_8,
    input tri id_9,
    input wor id_10,
    output tri1 id_11,
    input tri id_12,
    input wand id_13
);
  always @(posedge 1) begin
    forever begin
      id_7 = 1 ? id_1 : id_2;
    end
    id_7 <= id_6 - 1;
  end
  module_0(
      id_8, id_11, id_11, id_11
  );
endmodule
