{
  "Top": "hash_table_top",
  "RtlTop": "hash_table_top",
  "RtlPrefix": "",
  "RtlSubPrefix": "hash_table_top_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu3p",
    "Package": "-ffvc1517",
    "Speed": "-2-i",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "s_axis_lup_req": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<htLookupReq<64>, 0>&",
      "srcSize": "128",
      "hwRefs": [{
          "type": "interface",
          "interface": "s_axis_lup_req_V",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "s_axis_upd_req": {
      "index": "1",
      "direction": "in",
      "srcType": "stream<htUpdateReq<64, 16>, 0>&",
      "srcSize": "192",
      "hwRefs": [{
          "type": "interface",
          "interface": "s_axis_upd_req_V",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "m_axis_lup_rsp": {
      "index": "2",
      "direction": "out",
      "srcType": "stream<htLookupResp<64, 16>, 0>&",
      "srcSize": "128",
      "hwRefs": [{
          "type": "interface",
          "interface": "m_axis_lup_rsp_V",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "m_axis_upd_rsp": {
      "index": "3",
      "direction": "out",
      "srcType": "stream<htUpdateResp<64, 16>, 0>&",
      "srcSize": "192",
      "hwRefs": [{
          "type": "interface",
          "interface": "m_axis_upd_rsp_V",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "regInsertFailureCount": {
      "index": "4",
      "direction": "out",
      "srcType": "ap_uint<16>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "regInsertFailureCount",
          "name": "regInsertFailureCount",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -description {-display_name=Hash Table (cuckoo)}",
      "config_export -format=ip_catalog",
      "config_export -ipname=hash_table",
      "config_export -vendor=ethz.systems.fpga",
      "config_export -version=1.0"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "hash_table_top"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3.2",
    "Uncertainty": "0.864",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "1"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.200 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "ethz.systems.fpga",
    "Library": "hls",
    "Name": "hash_table",
    "Version": "1.0",
    "DisplayName": "Hash Table (cuckoo)",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "ethz_systems_fpga_hls_hash_table_1_0.zip"
  },
  "Files": {
    "CSource": ["\/home\/haiyang3\/eth-axi-streamer\/fpga-network-stack\/hls\/hash_table\/hash_table.cpp"],
    "Vhdl": [
      "impl\/vhdl\/hash_table_top_calculate_hashes.vhd",
      "impl\/vhdl\/hash_table_top_cuckooTables_key_V_0.vhd",
      "impl\/vhdl\/hash_table_top_cuckooTables_valid_0.vhd",
      "impl\/vhdl\/hash_table_top_cuckooTables_value_V_0.vhd",
      "impl\/vhdl\/hash_table_top_mux_94_1_1_1.vhd",
      "impl\/vhdl\/hash_table_top_mux_94_6_1_1.vhd",
      "impl\/vhdl\/hash_table_top_mux_94_16_1_1.vhd",
      "impl\/vhdl\/hash_table_top_mux_94_64_1_1.vhd",
      "impl\/vhdl\/hash_table_top_regslice_both.vhd",
      "impl\/vhdl\/hash_table_top.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/hash_table_top_calculate_hashes.v",
      "impl\/verilog\/hash_table_top_cuckooTables_key_V_0.v",
      "impl\/verilog\/hash_table_top_cuckooTables_key_V_0_ram.dat",
      "impl\/verilog\/hash_table_top_cuckooTables_valid_0.v",
      "impl\/verilog\/hash_table_top_cuckooTables_valid_0_ram.dat",
      "impl\/verilog\/hash_table_top_cuckooTables_value_V_0.v",
      "impl\/verilog\/hash_table_top_cuckooTables_value_V_0_ram.dat",
      "impl\/verilog\/hash_table_top_mux_94_1_1_1.v",
      "impl\/verilog\/hash_table_top_mux_94_6_1_1.v",
      "impl\/verilog\/hash_table_top_mux_94_16_1_1.v",
      "impl\/verilog\/hash_table_top_mux_94_64_1_1.v",
      "impl\/verilog\/hash_table_top_regslice_both.v",
      "impl\/verilog\/hash_table_top.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/hash_table_top.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/home\/haiyang3\/eth-axi-streamer\/fpga-network-stack\/build\/hls\/hash_table\/hash_table_prj\/solution1\/.debug\/hash_table_top.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axis_lup_req_V:s_axis_upd_req_V:m_axis_lup_rsp_V:m_axis_upd_rsp_V",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "m_axis_lup_rsp_V": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "128",
      "portPrefix": "m_axis_lup_rsp_V_",
      "ports": [
        "m_axis_lup_rsp_V_TDATA",
        "m_axis_lup_rsp_V_TREADY",
        "m_axis_lup_rsp_V_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "m_axis_lup_rsp"
        }]
    },
    "m_axis_upd_rsp_V": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "192",
      "portPrefix": "m_axis_upd_rsp_V_",
      "ports": [
        "m_axis_upd_rsp_V_TDATA",
        "m_axis_upd_rsp_V_TREADY",
        "m_axis_upd_rsp_V_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "m_axis_upd_rsp"
        }]
    },
    "regInsertFailureCount": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"regInsertFailureCount": "DATA"},
      "ports": ["regInsertFailureCount"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "regInsertFailureCount"
        }]
    },
    "s_axis_lup_req_V": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "128",
      "portPrefix": "s_axis_lup_req_V_",
      "ports": [
        "s_axis_lup_req_V_TDATA",
        "s_axis_lup_req_V_TREADY",
        "s_axis_lup_req_V_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "s_axis_lup_req"
        }]
    },
    "s_axis_upd_req_V": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "192",
      "portPrefix": "s_axis_upd_req_V_",
      "ports": [
        "s_axis_upd_req_V_TDATA",
        "s_axis_upd_req_V_TREADY",
        "s_axis_upd_req_V_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "s_axis_upd_req"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "s_axis_lup_req_V_TDATA": {
      "dir": "in",
      "width": "128"
    },
    "s_axis_lup_req_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axis_lup_req_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axis_upd_req_V_TDATA": {
      "dir": "in",
      "width": "192"
    },
    "s_axis_upd_req_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axis_upd_req_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axis_lup_rsp_V_TDATA": {
      "dir": "out",
      "width": "128"
    },
    "m_axis_lup_rsp_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axis_lup_rsp_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axis_upd_rsp_V_TDATA": {
      "dir": "out",
      "width": "192"
    },
    "m_axis_upd_rsp_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axis_upd_rsp_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "regInsertFailureCount": {
      "dir": "out",
      "width": "16"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "hash_table_top",
      "Instances": [{
          "ModuleName": "calculate_hashes",
          "InstanceName": "grp_calculate_hashes_fu_1634"
        }]
    },
    "Info": {
      "calculate_hashes": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "hash_table_top": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "calculate_hashes": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "3.20",
          "Uncertainty": "0.86",
          "Estimate": "1.759"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "788160",
          "UTIL_FF": "0",
          "LUT": "6310",
          "AVAIL_LUT": "394080",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1440",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2280",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "320",
          "UTIL_URAM": "0"
        }
      },
      "hash_table_top": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "15",
          "LatencyWorst": "82",
          "PipelineIIMin": "2",
          "PipelineIIMax": "83",
          "PipelineII": "2 ~ 83",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.20",
          "Uncertainty": "0.86",
          "Estimate": "2.319"
        },
        "Loops": [{
            "Name": "insertLoop",
            "TripCount": "",
            "LatencyMin": "12",
            "LatencyMax": "78",
            "Latency": "12 ~ 78",
            "PipelineII": "6",
            "PipelineDepth": "7"
          }],
        "Area": {
          "BRAM_18K": "36",
          "AVAIL_BRAM": "1440",
          "UTIL_BRAM": "2",
          "FF": "5776",
          "AVAIL_FF": "788160",
          "UTIL_FF": "~0",
          "LUT": "14216",
          "AVAIL_LUT": "394080",
          "UTIL_LUT": "3",
          "DSP": "0",
          "AVAIL_DSP": "2280",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "320",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "1",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-07-19 06:19:55 CDT",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
