-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/model_pqt_2x2_w8a16/amc_cnn_8w16a_ptq_src_SinglePortRAM_generic_block2.vhd
-- Created: 2025-02-23 13:17:03
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: amc_cnn_8w16a_ptq_src_SinglePortRAM_generic_block2
-- Source Path: model_pqt_2x2_w8a16/DUT HDL/Dense Layer 2/Dense Layer 2/Weight Storage 1/SinglePortRAM_generic
-- Hierarchy Level: 4
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY amc_cnn_8w16a_ptq_src_SinglePortRAM_generic_block2 IS
  GENERIC( AddrWidth                      : integer := 1;
           DataWidth                      : integer := 1
           );
  PORT( clk                               :   IN    std_logic;
        enb                               :   IN    std_logic;
        din                               :   IN    std_logic_vector(DataWidth - 1 DOWNTO 0);  -- generic width
        addr                              :   IN    std_logic_vector(AddrWidth - 1 DOWNTO 0);  -- generic width
        we                                :   IN    std_logic;  -- ufix1
        dout                              :   OUT   std_logic_vector(DataWidth - 1 DOWNTO 0)  -- generic width
        );
END amc_cnn_8w16a_ptq_src_SinglePortRAM_generic_block2;


ARCHITECTURE rtl OF amc_cnn_8w16a_ptq_src_SinglePortRAM_generic_block2 IS

  -- Local Type Definitions
  TYPE ram_type IS ARRAY (2**AddrWidth - 1 DOWNTO 0) of std_logic_vector(DataWidth - 1 DOWNTO 0);

  -- Signals
  SIGNAL ram                              : ram_type := (X"058d", X"f750", X"e86c", X"082e", X"fc7d", X"003b", X"0580", X"2669", X"fdad", X"f374", X"ebaf", X"02fe", X"e4c2", X"0585",
                                                        X"0234", X"fe9a", X"f6ed", X"01c6", X"f282", X"0d93", X"0b02", X"e6f4", X"f846", X"031f", X"f8ec", X"f44a", X"04b4", X"0f1f",
                                                        X"e99d", X"09dc", X"ff05", X"e5fb", X"f72c", X"edcd", X"e859", X"03c7", X"e68b", X"07d7", X"01aa", X"fde9", X"fd07", X"f909",
                                                        X"1ba5", X"0c6f", X"038b", X"0244", X"e74c", X"f2f8", X"f973", X"03e2", X"f751", X"f9b3", X"fb28", X"04a2", X"0fb5", X"08ee",
                                                        X"16b7", X"fd87", X"033d", X"fe52", X"06e6", X"ebf2", X"0a3a", X"ffab", X"fc2b", X"023b", X"f94a", X"fd2b", X"ff8d", X"25b5",
                                                        X"f8a2", X"04e2", X"1493", X"0385", X"03fe", X"06be", X"f832", X"f549", X"f2fb", X"001e", X"e47d", X"e671", X"f2f8", X"163b",
                                                        X"0afe", X"fab8", X"06ae", X"fe1f", X"f9e0", X"ffa0", X"19c4", X"1360", X"f655", X"fa64", X"246e", X"eae1", X"00cd", X"f8da",
                                                        X"f63a", X"fd84", X"f335", X"fdb6", X"f249", X"025f", X"f5ff", X"f766", X"e8a3", X"fc47", X"0a8b", X"ffa9", X"e40a", X"00e4",
                                                        X"0460", X"12d1", X"fa9c", X"fcce", X"059a", X"0292", X"1838", X"07e3", X"f50b", X"0bd7", X"03b6", X"f93c", X"0a0a", X"f24e",
                                                        X"e54f", X"fbcc");
  SIGNAL data_int                         : std_logic_vector(DataWidth - 1 DOWNTO 0) := X"fbcc";
  SIGNAL addr_unsigned                    : unsigned(AddrWidth - 1 DOWNTO 0);  -- generic width

BEGIN
  addr_unsigned <= unsigned(addr);

  SinglePortRAM_generic_process: PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF enb = '1' THEN
        IF we = '1' THEN
          ram(to_integer(addr_unsigned)) <= din;
          data_int <= din;
        ELSE
          data_int <= ram(to_integer(addr_unsigned));
        END IF;
      END IF;
    END IF;
  END PROCESS SinglePortRAM_generic_process;

  dout <= data_int;

END rtl;

