[{"DBLP title": "Self-Alignment Schemes for the Implementation of Addition-Related Floating-Point Operators.", "DBLP authors": ["Tarek Ould Bachir", "Jean-Pierre David"], "year": 2013, "MAG papers": [{"PaperId": 1967476488, "PaperTitle": "self alignment schemes for the implementation of addition related floating point operators", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"ecole polytechnique de montreal": 2.0}}], "source": "ES"}, {"DBLP title": "An FPGA-Based Accelerator for Frequent Itemset Mining.", "DBLP authors": ["Yan Zhang", "Fan Zhang", "Zheming Jin", "Jason D. Bakos"], "year": 2013, "MAG papers": [{"PaperId": 1990253906, "PaperTitle": "an fpga based accelerator for frequent itemset mining", "Year": 2013, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"university of south carolina": 4.0}}], "source": "ES"}, {"DBLP title": "Quipu: A Statistical Model for Predicting Hardware Resources.", "DBLP authors": ["Roel Meeuws", "Sayyed Arash Ostadzadeh", "Carlo Galuzzi", "Vlad Mihai Sima", "Razvan Nane", "Koen Bertels"], "year": 2013, "MAG papers": [{"PaperId": 2158161722, "PaperTitle": "quipu a statistical model for predicting hardware resources", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"delft university of technology": 6.0}}], "source": "ES"}, {"DBLP title": "Floating-Point Exponentiation Units for Reconfigurable Computing.", "DBLP authors": ["Florent de Dinechin", "Pedro Echeverr\u00eda", "Marisa L\u00f3pez-Vallejo", "Bogdan Pasca"], "year": 2013, "MAG papers": [{"PaperId": 2013659828, "PaperTitle": "floating point exponentiation units for reconfigurable computing", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"technical university of madrid": 2.0, "ecole normale superieure de lyon": 2.0}}], "source": "ES"}, {"DBLP title": "ReShape: Towards a High-Level Approach to Design and Operation of Modular Reconfigurable Systems.", "DBLP authors": ["Christopher E. Neely", "Gordon J. Brebner", "Weijia Shang"], "year": 2013, "MAG papers": [{"PaperId": 1966195532, "PaperTitle": "reshape towards a high level approach to design and operation of modular reconfigurable systems", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"xilinx": 1.0, "santa clara university": 2.0}}], "source": "ES"}, {"DBLP title": "Introduction to the special section on 19th reconfigurable architectures workshop (RAW 2012).", "DBLP authors": ["Diana Goehringer", "Ren\u00e9 Cumplido"], "year": 2013, "MAG papers": [{"PaperId": 1977260701, "PaperTitle": "introduction to the special section on 19th reconfigurable architectures workshop raw 2012", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ruhr university bochum": 1.0}}], "source": "ES"}, {"DBLP title": "JITPR: A framework for supporting fast application's implementation onto FPGAs.", "DBLP authors": ["Harry Sidiropoulos", "Kostas Siozios", "Peter Figuli", "Dimitrios Soudris", "Michael H\u00fcbner", "J\u00fcrgen Becker"], "year": 2013, "MAG papers": [{"PaperId": 2104223655, "PaperTitle": "jitpr a framework for supporting fast application s implementation onto fpgas", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"national technical university of athens": 3.0, "karlsruhe institute of technology": 2.0, "ruhr university bochum": 1.0}}], "source": "ES"}, {"DBLP title": "Virtual networks - distributed communication resource management.", "DBLP authors": ["Jan Heisswolf", "Aurang Zaib", "Andreas Weichslgartner", "Ralf K\u00f6nig", "Thomas Wild", "J\u00fcrgen Teich", "Andreas Herkersdorf", "J\u00fcrgen Becker"], "year": 2013, "MAG papers": [{"PaperId": 1998911494, "PaperTitle": "virtual networks distributed communication resource management", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"technische universitat munchen": 3.0, "karlsruhe institute of technology": 3.0, "university of erlangen nuremberg": 2.0}}], "source": "ES"}, {"DBLP title": "A comprehensive performance analysis of virtual routers on FPGA.", "DBLP authors": ["Thilan Ganegedara", "Viktor K. Prasanna"], "year": 2013, "MAG papers": [{"PaperId": 2011986793, "PaperTitle": "a comprehensive performance analysis of virtual routers on fpga", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of southern california": 2.0}}], "source": "ES"}, {"DBLP title": "Towards development of an analytical model relating FPGA architecture parameters to routability.", "DBLP authors": ["Joydip Das", "Steven J. E. Wilton"], "year": 2013, "MAG papers": [{"PaperId": 2024174517, "PaperTitle": "towards development of an analytical model relating fpga architecture parameters to routability", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of british columbia": 2.0}}], "source": "ES"}, {"DBLP title": "Virtualizable hardware/software design infrastructure for dynamically partially reconfigurable systems.", "DBLP authors": ["Chun-Hsian Huang", "Pao-Ann Hsiung"], "year": 2013, "MAG papers": [{"PaperId": 2067332732, "PaperTitle": "virtualizable hardware software design infrastructure for dynamically partially reconfigurable systems", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"national chung cheng university": 1.0, "national taitung university": 1.0}}], "source": "ES"}, {"DBLP title": "Integration of Net-Length Factor with Timing- and Routability-Driven Clustering Algorithms.", "DBLP authors": ["Hanyu Liu", "Senthilkumar Thoravi Rajavel", "Ali Akoglu"], "year": 2013, "MAG papers": [{"PaperId": 2143305738, "PaperTitle": "integration of net length factor with timing and routability driven clustering algorithms", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of arizona": 3.0}}], "source": "ES"}, {"DBLP title": "UNTANGLED: A Game Environment for Discovery of Creative Mapping Strategies.", "DBLP authors": ["Gayatri Mehta", "Carson Crawford", "Xiaozhong Luo", "Natalie Parde", "Krunalkumar Patel", "Brandon Rodgers", "Anil Kumar Sistla", "Anil Yadav", "Marc Reisner"], "year": 2013, "MAG papers": [{"PaperId": 2003527430, "PaperTitle": "untangled a game environment for discovery of creative mapping strategies", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of north texas": 7.0, "johns hopkins university": 1.0, "university of nebraska lincoln": 1.0}}], "source": "ES"}, {"DBLP title": "Self-Reconfigurable Constant Multiplier for FPGA.", "DBLP authors": ["Javier Hormigo", "Gabriel Caffarena", "Juan P. Oliver", "Eduardo I. Boemo"], "year": 2013, "MAG papers": [{"PaperId": 2033372705, "PaperTitle": "self reconfigurable constant multiplier for fpga", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of the republic": 1.0, "university of malaga": 1.0, "autonomous university of madrid": 1.0, "ceu san pablo university": 1.0}}], "source": "ES"}, {"DBLP title": "Analyzing System-Level Information's Correlation to FPGA Placement.", "DBLP authors": ["Farnaz Gharibian", "Lesley Shannon", "Peter Jamieson", "Kevin Chung"], "year": 2013, "MAG papers": [{"PaperId": 2039194939, "PaperTitle": "analyzing system level information s correlation to fpga placement", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"simon fraser university": 2.0, "miami university": 1.0}}], "source": "ES"}, {"DBLP title": "Exploiting Task- and Data-Level Parallelism in Streaming Applications Implemented in FPGAs.", "DBLP authors": ["Franjo Plavec", "Zvonko G. Vranesic", "Stephen Dean Brown"], "year": 2013, "MAG papers": [{"PaperId": 2067618990, "PaperTitle": "exploiting task and data level parallelism in streaming applications implemented in fpgas", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of toronto": 3.0}}], "source": "ES"}, {"DBLP title": "A Reconfigurable Parallel Hardware Implementation of the Self-Tuning Regulator.", "DBLP authors": ["T. Ananthan", "M. V. Vaidyan"], "year": 2013, "MAG papers": [{"PaperId": 2064519112, "PaperTitle": "a reconfigurable parallel hardware implementation of the self tuning regulator", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national institute of technology calicut": 2.0}}], "source": "ES"}, {"DBLP title": "An Analytical Model for Evaluating Static Power of Homogeneous FPGA Architectures.", "DBLP authors": ["Yoon Kah Leow", "Ali Akoglu", "Susan Lysecky"], "year": 2013, "MAG papers": [{"PaperId": 2109841315, "PaperTitle": "an analytical model for evaluating static power of homogeneous fpga architectures", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of arizona": 3.0}}], "source": "ES"}, {"DBLP title": "Optimizing Wait States in the Synthesis of Memory References with Unpredictable Latencies.", "DBLP authors": ["Yosi Ben-Asher", "Ron Meldiner", "Nadav Rotem"], "year": 2013, "MAG papers": [{"PaperId": 2163903259, "PaperTitle": "optimizing wait states in the synthesis of memory references with unpredictable latencies", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of haifa": 3.0}}], "source": "ES"}]