<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: MasterPort Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="classes.html"><span>Class&nbsp;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&nbsp;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pri-attribs">Private Attributes</a> &#124;
<a href="#friends">Friends</a>  </div>
  <div class="headertitle">
<h1>MasterPort Class Reference</h1>  </div>
</div>
<div class="contents">
<!-- doxytag: class="MasterPort" --><!-- doxytag: inherits="BaseMasterPort" -->
<p>A <a class="el" href="classMasterPort.html" title="A MasterPort is a specialisation of a BaseMasterPort, which implements the default protocol for the t...">MasterPort</a> is a specialisation of a <a class="el" href="classBaseMasterPort.html" title="A BaseMasterPort is a protocol-agnostic master port, responsible only for the structural connection t...">BaseMasterPort</a>, which implements the default protocol for the three different level of transport functions.  
<a href="#_details">More...</a></p>

<p><code>#include &lt;<a class="el" href="port_8hh_source.html">port.hh</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for MasterPort:</div>
<div class="dyncontent">
 <div class="center">
  <img src="classMasterPort.png" usemap="#MasterPort_map" alt=""/>
  <map id="MasterPort_map" name="MasterPort_map">
<area href="classBaseMasterPort.html" alt="BaseMasterPort" shape="rect" coords="0,56,268,80"/>
<area href="classPort.html" alt="Port" shape="rect" coords="0,0,268,24"/>
<area href="classAddrMapper_1_1MapperMasterPort.html" alt="AddrMapper::MapperMasterPort" shape="rect" coords="278,168,546,192"/>
<area href="classBaseCPU_1_1CpuPort.html" alt="BaseCPU::CpuPort" shape="rect" coords="278,224,546,248"/>
<area href="classBridge_1_1BridgeMasterPort.html" alt="Bridge::BridgeMasterPort" shape="rect" coords="278,280,546,304"/>
<area href="classCoherentBus_1_1CoherentBusMasterPort.html" alt="CoherentBus::CoherentBusMasterPort" shape="rect" coords="278,336,546,360"/>
<area href="classCommMonitor_1_1MonitorMasterPort.html" alt="CommMonitor::MonitorMasterPort" shape="rect" coords="278,392,546,416"/>
<area href="classDmaPort.html" alt="DmaPort" shape="rect" coords="278,448,546,472"/>
<area href="classFrontEnd_1_1IcachePort.html" alt="FrontEnd&lt; Impl &gt;::IcachePort" shape="rect" coords="278,504,546,528"/>
<area href="classMemTest_1_1CpuPort.html" alt="MemTest::CpuPort" shape="rect" coords="278,560,546,584"/>
<area href="classNetworkTest_1_1CpuPort.html" alt="NetworkTest::CpuPort" shape="rect" coords="278,616,546,640"/>
<area href="classNoncoherentBus_1_1NoncoherentBusMasterPort.html" alt="NoncoherentBus::NoncoherentBusMasterPort" shape="rect" coords="278,672,546,696"/>
<area href="classOzoneLWLSQ_1_1DcachePort.html" alt="OzoneLWLSQ&lt; Impl &gt;::DcachePort" shape="rect" coords="278,728,546,752"/>
<area href="classQueuedMasterPort.html" alt="QueuedMasterPort" shape="rect" coords="278,784,546,808"/>
<area href="classRubyDirectedTester_1_1CpuPort.html" alt="RubyDirectedTester::CpuPort" shape="rect" coords="278,840,546,864"/>
<area href="classRubyTester_1_1CpuPort.html" alt="RubyTester::CpuPort" shape="rect" coords="278,896,546,920"/>
<area href="classSystem_1_1SystemPort.html" alt="System::SystemPort" shape="rect" coords="278,952,546,976"/>
<area href="classX86ISA_1_1Walker_1_1WalkerPort.html" alt="X86ISA::Walker::WalkerPort" shape="rect" coords="278,1008,546,1032"/>
</map>
</div>

<p><a href="classMasterPort-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMasterPort.html#a0a935274a46dfdbe30554b0128a7a558">MasterPort</a> (const std::string &amp;name, <a class="el" href="classMemObject.html">MemObject</a> *<a class="el" href="classPort.html#a7e813dd8f7ba121cd3d798a01ee2690e">owner</a>, <a class="el" href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a> <a class="el" href="classPort.html#a7c82cc7e44dc334a23940c81c75ea793">id</a>=<a class="el" href="base_2types_8hh.html#a65bf40f138cf863f0c5e2d8ca1144126">InvalidPortID</a>)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Master port.  <a href="#a0a935274a46dfdbe30554b0128a7a558"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMasterPort.html#a8c7c1b23aa0881cc8c6ebbc18b5e2a5f">~MasterPort</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMasterPort.html#a34d2d49550a4c781389517e9e89f3932">bind</a> (<a class="el" href="classBaseSlavePort.html">BaseSlavePort</a> &amp;slave_port)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bind this master port to a slave port.  <a href="#a34d2d49550a4c781389517e9e89f3932"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMasterPort.html#a1512a32d51b91ba244260ccffa31a002">unbind</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Unbind this master port and the associated slave port.  <a href="#a1512a32d51b91ba244260ccffa31a002"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMasterPort.html#a444096e9902c823aa36ce5b3fa847fe5">sendAtomic</a> (<a class="el" href="classPacket.html">PacketPtr</a> pkt)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Send an atomic request packet, where the data is moved and the state is updated in zero time, without interleaving with other memory accesses.  <a href="#a444096e9902c823aa36ce5b3fa847fe5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMasterPort.html#a02b195a074185280154268143963df99">sendFunctional</a> (<a class="el" href="classPacket.html">PacketPtr</a> pkt)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Send a functional request packet, where the data is instantly updated everywhere in the memory system, without affecting the current state of any block or moving the block.  <a href="#a02b195a074185280154268143963df99"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMasterPort.html#acba350c337376f074a37507d6018bec3">sendTimingReq</a> (<a class="el" href="classPacket.html">PacketPtr</a> pkt)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Attempt to send a timing request to the slave port by calling its corresponding receive function.  <a href="#acba350c337376f074a37507d6018bec3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMasterPort.html#a86fd4c4633f60b489f024288ecce4248">sendTimingSnoopResp</a> (<a class="el" href="classPacket.html">PacketPtr</a> pkt)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Attempt to send a timing snoop response packet to the slave port by calling its corresponding receive function.  <a href="#a86fd4c4633f60b489f024288ecce4248"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMasterPort.html#a30f6bff2eac8fc31b66da5cf25193832">sendRetry</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Send a retry to the slave port that previously attempted a sendTimingResp to this master port and failed.  <a href="#a30f6bff2eac8fc31b66da5cf25193832"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMasterPort.html#a8a9cd8640ff2d2b37ffc325856abfbf7">isSnooping</a> () const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Determine if this master port is snooping or not.  <a href="#a8a9cd8640ff2d2b37ffc325856abfbf7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMasterPort.html#ae0c7356c8b7880aabb80370efd4a918d">deviceBlockSize</a> () const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Called by a peer port in order to determine the block size of the owner of this port.  <a href="#ae0c7356c8b7880aabb80370efd4a918d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMasterPort.html#a3f4d2040ca1c55fe37497fc02313c555">peerBlockSize</a> () const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Called by the associated device if it wishes to find out the blocksize of the device on attached to the peer port.  <a href="#a3f4d2040ca1c55fe37497fc02313c555"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1list.html">AddrRangeList</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMasterPort.html#aab930949ebb3cfdda1f2f331ca223202">getAddrRanges</a> () const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get the address ranges of the connected slave port.  <a href="#aab930949ebb3cfdda1f2f331ca223202"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMasterPort.html#a2391066114d659ce6e6b79b05692552f">printAddr</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> a)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Inject a PrintReq for the given address to print the state of that address throughout the memory system.  <a href="#a2391066114d659ce6e6b79b05692552f"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMasterPort.html#a6ab162b4685d56f5e6133b6aef76c0c9">recvAtomicSnoop</a> (<a class="el" href="classPacket.html">PacketPtr</a> pkt)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive an atomic snoop request packet from the slave port.  <a href="#a6ab162b4685d56f5e6133b6aef76c0c9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMasterPort.html#a8ee2833172e24b151475adc65ae40bdf">recvFunctionalSnoop</a> (<a class="el" href="classPacket.html">PacketPtr</a> pkt)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive a functional snoop request packet from the slave port.  <a href="#a8ee2833172e24b151475adc65ae40bdf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMasterPort.html#a42a45bae958b6add2a5cd4e0b2147495">recvTimingResp</a> (<a class="el" href="classPacket.html">PacketPtr</a> pkt)=0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive a timing response from the slave port.  <a href="#a42a45bae958b6add2a5cd4e0b2147495"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMasterPort.html#a3894f5c36076deea926883a8986a84c8">recvTimingSnoopReq</a> (<a class="el" href="classPacket.html">PacketPtr</a> pkt)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive a timing snoop request from the slave port.  <a href="#a3894f5c36076deea926883a8986a84c8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMasterPort.html#a5e8dd5d5fdd573046bb1416a3c15a18f">recvRetry</a> ()=0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Called by the slave port if sendTimingReq or sendTimingSnoopResp was called on this master port (causing recvTimingReq and recvTimingSnoopResp to be called on the slave port) and was unsuccesful.  <a href="#a5e8dd5d5fdd573046bb1416a3c15a18f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMasterPort.html#a94ac09de72403a87c559ca5e7f8745b9">recvRangeChange</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Called to receive an address range change from the peer slave port.  <a href="#a94ac09de72403a87c559ca5e7f8745b9"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="pri-attribs"></a>
Private Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classSlavePort.html">SlavePort</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMasterPort.html#a805c6d3c90bef6de1c35b72d21ab578c">_slavePort</a></td></tr>
<tr><td colspan="2"><h2><a name="friends"></a>
Friends</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMasterPort.html#a5344d902f61e69b03cd4d737c6375ce3">SlavePort</a></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>A <a class="el" href="classMasterPort.html" title="A MasterPort is a specialisation of a BaseMasterPort, which implements the default protocol for the t...">MasterPort</a> is a specialisation of a <a class="el" href="classBaseMasterPort.html" title="A BaseMasterPort is a protocol-agnostic master port, responsible only for the structural connection t...">BaseMasterPort</a>, which implements the default protocol for the three different level of transport functions. </p>
<p>In addition to the basic functionality of sending packets, it also has functions to receive range changes or determine if the port is snooping or not. </p>

<p>Definition at line <a class="el" href="port_8hh_source.html#l00180">180</a> of file <a class="el" href="port_8hh_source.html">port.hh</a>.</p>
<hr/><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a0a935274a46dfdbe30554b0128a7a558"></a><!-- doxytag: member="MasterPort::MasterPort" ref="a0a935274a46dfdbe30554b0128a7a558" args="(const std::string &amp;name, MemObject *owner, PortID id=InvalidPortID)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">MasterPort::MasterPort </td>
          <td>(</td>
          <td class="paramtype">const std::string &amp;&nbsp;</td>
          <td class="paramname"> <em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classMemObject.html">MemObject</a> *&nbsp;</td>
          <td class="paramname"> <em>owner</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a>&nbsp;</td>
          <td class="paramname"> <em>id</em> = <code><a class="el" href="base_2types_8hh.html#a65bf40f138cf863f0c5e2d8ca1144126">InvalidPortID</a></code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Master port. </p>

<p>Definition at line <a class="el" href="port_8cc_source.html#l00117">117</a> of file <a class="el" href="port_8cc_source.html">port.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a8c7c1b23aa0881cc8c6ebbc18b5e2a5f"></a><!-- doxytag: member="MasterPort::~MasterPort" ref="a8c7c1b23aa0881cc8c6ebbc18b5e2a5f" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">MasterPort::~MasterPort </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="port_8cc_source.html#l00122">122</a> of file <a class="el" href="port_8cc_source.html">port.cc</a>.</p>

</div>
</div>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="a34d2d49550a4c781389517e9e89f3932"></a><!-- doxytag: member="MasterPort::bind" ref="a34d2d49550a4c781389517e9e89f3932" args="(BaseSlavePort &amp;slave_port)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MasterPort::bind </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classBaseSlavePort.html">BaseSlavePort</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>slave_port</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Bind this master port to a slave port. </p>
<p>This also does the mirror action and binds the slave port to the master port. </p>

<p>Implements <a class="el" href="classBaseMasterPort.html#a666c63b66de4f8697388e6c526128f7d">BaseMasterPort</a>.</p>

<p>Definition at line <a class="el" href="port_8cc_source.html#l00127">127</a> of file <a class="el" href="port_8cc_source.html">port.cc</a>.</p>

<p>References <a class="el" href="port_8hh_source.html#l00133">BaseMasterPort::_baseSlavePort</a>, <a class="el" href="port_8hh_source.html#l00187">_slavePort</a>, <a class="el" href="port_8cc_source.html#l00235">SlavePort::bind()</a>, <a class="el" href="base_2misc_8hh_source.html#l00084">fatal</a>, and <a class="el" href="port_8hh_source.html#l00112">Port::name()</a>.</p>

<p>Referenced by <a class="el" href="cpu_2base_8cc_source.html#l00374">BaseCPU::takeOverFrom()</a>.</p>

</div>
</div>
<a class="anchor" id="ae0c7356c8b7880aabb80370efd4a918d"></a><!-- doxytag: member="MasterPort::deviceBlockSize" ref="ae0c7356c8b7880aabb80370efd4a918d" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual unsigned MasterPort::deviceBlockSize </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Called by a peer port in order to determine the block size of the owner of this port. </p>

<p>Reimplemented in <a class="el" href="classAddrMapper_1_1MapperMasterPort.html#a5a81f35f50ddb52bc9084bac7a220348">AddrMapper::MapperMasterPort</a>, <a class="el" href="classCoherentBus_1_1CoherentBusMasterPort.html#ac85f8de65c2289ac16aa694df1b262d2">CoherentBus::CoherentBusMasterPort</a>, <a class="el" href="classCommMonitor_1_1MonitorMasterPort.html#a6e675afb72159885c0ab83c5fc238204">CommMonitor::MonitorMasterPort</a>, and <a class="el" href="classNoncoherentBus_1_1NoncoherentBusMasterPort.html#aec4c2e011deefe4567a0a8c7bb7c74b4">NoncoherentBus::NoncoherentBusMasterPort</a>.</p>

<p>Definition at line <a class="el" href="port_8hh_source.html#l00271">271</a> of file <a class="el" href="port_8hh_source.html">port.hh</a>.</p>

<p>Referenced by <a class="el" href="traffic__gen_8cc_source.html#l00437">TrafficGen::StateGraph::RandomGen::enter()</a>, <a class="el" href="traffic__gen_8cc_source.html#l00376">TrafficGen::StateGraph::LinearGen::enter()</a>, and <a class="el" href="port_8cc_source.html#l00242">SlavePort::peerBlockSize()</a>.</p>

</div>
</div>
<a class="anchor" id="aab930949ebb3cfdda1f2f331ca223202"></a><!-- doxytag: member="MasterPort::getAddrRanges" ref="aab930949ebb3cfdda1f2f331ca223202" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1list.html">AddrRangeList</a> MasterPort::getAddrRanges </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Get the address ranges of the connected slave port. </p>

<p>Definition at line <a class="el" href="port_8cc_source.html#l00165">165</a> of file <a class="el" href="port_8cc_source.html">port.cc</a>.</p>

<p>References <a class="el" href="port_8hh_source.html#l00187">_slavePort</a>, and <a class="el" href="classSlavePort.html#a386ca95075ecafda88eaccaf8e0e3d81">SlavePort::getAddrRanges()</a>.</p>

<p>Referenced by <a class="el" href="comm__monitor_8cc_source.html#l00393">CommMonitor::getAddrRanges()</a>, and <a class="el" href="tru64__events_8cc_source.html#l00052">BadAddrEvent::process()</a>.</p>

</div>
</div>
<a class="anchor" id="a8a9cd8640ff2d2b37ffc325856abfbf7"></a><!-- doxytag: member="MasterPort::isSnooping" ref="a8a9cd8640ff2d2b37ffc325856abfbf7" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool MasterPort::isSnooping </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Determine if this master port is snooping or not. </p>
<p>The default implementation returns false and thus tells the neighbour we are not snooping. Any master port that wants to receive snoop requests (e.g. a cache connected to a bus) has to override this function.</p>
<dl class="return"><dt><b>Returns:</b></dt><dd>true if the port should be considered a snooper </dd></dl>

<p>Reimplemented in <a class="el" href="classArmISA_1_1TableWalker_1_1SnoopingDmaPort.html#a47dcf57523885bb26ddabd4915eea3d6">ArmISA::TableWalker::SnoopingDmaPort</a>, <a class="el" href="classX86ISA_1_1Walker_1_1WalkerPort.html#aa725bac79fc3b6662d6667552685fb31">X86ISA::Walker::WalkerPort</a>, <a class="el" href="classFullO3CPU_1_1DcachePort.html#a5b84e84abf9f6282301fe8bb69e0e9af">FullO3CPU&lt; Impl &gt;::DcachePort</a>, <a class="el" href="classOzoneLWLSQ_1_1DcachePort.html#a9315301150315cffbbedc533f6ae10e2">OzoneLWLSQ&lt; Impl &gt;::DcachePort</a>, <a class="el" href="classAddrMapper_1_1MapperMasterPort.html#a79179466efed1476a20ed628522c2a7b">AddrMapper::MapperMasterPort</a>, <a class="el" href="classBaseCache_1_1CacheMasterPort.html#a4948260226c602aa21512556ad65b4f6">BaseCache::CacheMasterPort</a>, <a class="el" href="classCoherentBus_1_1CoherentBusMasterPort.html#aad779edf2544bd321c601bb04a92ecb0">CoherentBus::CoherentBusMasterPort</a>, and <a class="el" href="classCommMonitor_1_1MonitorMasterPort.html#a34e88e7ebd0251fdee453182c3c5ebb2">CommMonitor::MonitorMasterPort</a>.</p>

<p>Definition at line <a class="el" href="port_8hh_source.html#l00265">265</a> of file <a class="el" href="port_8hh_source.html">port.hh</a>.</p>

<p>Referenced by <a class="el" href="port_8hh_source.html#l00424">SlavePort::isSnooping()</a>.</p>

</div>
</div>
<a class="anchor" id="a3f4d2040ca1c55fe37497fc02313c555"></a><!-- doxytag: member="MasterPort::peerBlockSize" ref="a3f4d2040ca1c55fe37497fc02313c555" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned MasterPort::peerBlockSize </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Called by the associated device if it wishes to find out the blocksize of the device on attached to the peer port. </p>

<p>Definition at line <a class="el" href="port_8cc_source.html#l00159">159</a> of file <a class="el" href="port_8cc_source.html">port.cc</a>.</p>

<p>References <a class="el" href="port_8hh_source.html#l00187">_slavePort</a>, and <a class="el" href="port_8hh_source.html#l00412">SlavePort::deviceBlockSize()</a>.</p>

<p>Referenced by <a class="el" href="port__proxy_8cc_source.html#l00044">PortProxy::blobHelper()</a>, <a class="el" href="dma__device_8hh_source.html#l00149">DmaPort::cacheBlockSize()</a>, <a class="el" href="o3_2lsq__unit__impl_8hh_source.html#l00418">LSQUnit&lt; Impl &gt;::checkSnoop()</a>, <a class="el" href="comm__monitor_8cc_source.html#l00387">CommMonitor::deviceBlockSizeSlave()</a>, <a class="el" href="addr__mapper_8cc_source.html#l00205">AddrMapper::deviceBlockSizeSlave()</a>, <a class="el" href="dma__device_8cc_source.html#l00156">DmaPort::dmaAction()</a>, <a class="el" href="bridge_8cc_source.html#l00107">Bridge::init()</a>, <a class="el" href="addr__mapper_8cc_source.html#l00050">AddrMapper::init()</a>, <a class="el" href="memtest_8cc_source.html#l00146">MemTest::init()</a>, <a class="el" href="cache__unit_8cc_source.html#l00101">CacheUnit::init()</a>, <a class="el" href="timing_8cc_source.html#l00400">TimingSimpleCPU::readMem()</a>, <a class="el" href="checker_2cpu_8cc_source.html#l00142">CheckerCPU::readMem()</a>, <a class="el" href="timing_8cc_source.html#l00467">TimingSimpleCPU::writeMem()</a>, and <a class="el" href="checker_2cpu_8cc_source.html#l00231">CheckerCPU::writeMem()</a>.</p>

</div>
</div>
<a class="anchor" id="a2391066114d659ce6e6b79b05692552f"></a><!-- doxytag: member="MasterPort::printAddr" ref="a2391066114d659ce6e6b79b05692552f" args="(Addr a)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MasterPort::printAddr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>a</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Inject a PrintReq for the given address to print the state of that address throughout the memory system. </p>
<p>For debugging. </p>

<p>Definition at line <a class="el" href="port_8cc_source.html#l00205">205</a> of file <a class="el" href="port_8cc_source.html">port.cc</a>.</p>

<p>References <a class="el" href="request_8hh_source.html#l00141">Request::funcMasterId</a>, <a class="el" href="packet_8hh_source.html#l00128">MemCmd::PrintReq</a>, <a class="el" href="packet_8hh_source.html#l00445">Packet::senderState</a>, and <a class="el" href="port_8cc_source.html#l00178">sendFunctional()</a>.</p>

<p>Referenced by <a class="el" href="networktest_8cc_source.html#l00277">NetworkTest::printAddr()</a>, <a class="el" href="memtest_8cc_source.html#l00377">MemTest::printAddr()</a>, and <a class="el" href="timing_8cc_source.html#l00901">TimingSimpleCPU::printAddr()</a>.</p>

</div>
</div>
<a class="anchor" id="a6ab162b4685d56f5e6133b6aef76c0c9"></a><!-- doxytag: member="MasterPort::recvAtomicSnoop" ref="a6ab162b4685d56f5e6133b6aef76c0c9" args="(PacketPtr pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> MasterPort::recvAtomicSnoop </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, protected, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive an atomic snoop request packet from the slave port. </p>

<p>Reimplemented in <a class="el" href="classArmISA_1_1TableWalker_1_1SnoopingDmaPort.html#a049c1cf19e68b3e303431d02aa159a3e">ArmISA::TableWalker::SnoopingDmaPort</a>, <a class="el" href="classX86ISA_1_1Walker_1_1WalkerPort.html#a68bda35401dd9b593a13b5ea9ba1144d">X86ISA::Walker::WalkerPort</a>, <a class="el" href="classMemTest_1_1CpuPort.html#a5fdb9ed8d3ec2c6c5e8193004961ffc4">MemTest::CpuPort</a>, <a class="el" href="classAddrMapper_1_1MapperMasterPort.html#a00bde527a9846bda1eb2ab65c1b24f19">AddrMapper::MapperMasterPort</a>, <a class="el" href="classCoherentBus_1_1CoherentBusMasterPort.html#ab8e155ca58f1b0c976a05995d0aeacea">CoherentBus::CoherentBusMasterPort</a>, and <a class="el" href="classCommMonitor_1_1MonitorMasterPort.html#a8fba761de47fe903d5181f7a4bb71a3f">CommMonitor::MonitorMasterPort</a>.</p>

<p>Definition at line <a class="el" href="port_8hh_source.html#l00293">293</a> of file <a class="el" href="port_8hh_source.html">port.hh</a>.</p>

<p>References <a class="el" href="port_8hh_source.html#l00112">Port::name()</a>, and <a class="el" href="base_2misc_8hh_source.html#l00074">panic</a>.</p>

<p>Referenced by <a class="el" href="port_8cc_source.html#l00248">SlavePort::sendAtomicSnoop()</a>.</p>

</div>
</div>
<a class="anchor" id="a8ee2833172e24b151475adc65ae40bdf"></a><!-- doxytag: member="MasterPort::recvFunctionalSnoop" ref="a8ee2833172e24b151475adc65ae40bdf" args="(PacketPtr pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual void MasterPort::recvFunctionalSnoop </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, protected, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive a functional snoop request packet from the slave port. </p>

<p>Reimplemented in <a class="el" href="classArmISA_1_1TableWalker_1_1SnoopingDmaPort.html#a786cfb360e24eea36b904fd46d76a12b">ArmISA::TableWalker::SnoopingDmaPort</a>, <a class="el" href="classX86ISA_1_1Walker_1_1WalkerPort.html#a26b0f1be110e52b818c0485663b991a7">X86ISA::Walker::WalkerPort</a>, <a class="el" href="classBaseCPU_1_1CpuPort.html#a2ccb0b42b07bfe7145a18a2faf18d19d">BaseCPU::CpuPort</a>, <a class="el" href="classMemTest_1_1CpuPort.html#a5119aa7dc69d50b51a71fa8940855e4f">MemTest::CpuPort</a>, <a class="el" href="classAddrMapper_1_1MapperMasterPort.html#a12129f5079737c4584243f56f4ed7def">AddrMapper::MapperMasterPort</a>, <a class="el" href="classCoherentBus_1_1CoherentBusMasterPort.html#a38a989a6540b8eeaf04246dd369d01ca">CoherentBus::CoherentBusMasterPort</a>, and <a class="el" href="classCommMonitor_1_1MonitorMasterPort.html#af10701fc418d8b97c63bb0d196cbbea4">CommMonitor::MonitorMasterPort</a>.</p>

<p>Definition at line <a class="el" href="port_8hh_source.html#l00302">302</a> of file <a class="el" href="port_8hh_source.html">port.hh</a>.</p>

<p>References <a class="el" href="port_8hh_source.html#l00112">Port::name()</a>, and <a class="el" href="base_2misc_8hh_source.html#l00074">panic</a>.</p>

<p>Referenced by <a class="el" href="port_8cc_source.html#l00255">SlavePort::sendFunctionalSnoop()</a>.</p>

</div>
</div>
<a class="anchor" id="a94ac09de72403a87c559ca5e7f8745b9"></a><!-- doxytag: member="MasterPort::recvRangeChange" ref="a94ac09de72403a87c559ca5e7f8745b9" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual void MasterPort::recvRangeChange </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, protected, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Called to receive an address range change from the peer slave port. </p>
<p>The default implementation ignores the change and does nothing. Override this function in a derived class if the owner needs to be aware of the address ranges, e.g. in an interconnect component like a bus. </p>

<p>Reimplemented in <a class="el" href="classAddrMapper_1_1MapperMasterPort.html#a25f53beed28c50cbe9c54a8965a94d35">AddrMapper::MapperMasterPort</a>, <a class="el" href="classCoherentBus_1_1CoherentBusMasterPort.html#a7ddfa505bee67b41dd51084e7c5f5f39">CoherentBus::CoherentBusMasterPort</a>, <a class="el" href="classCommMonitor_1_1MonitorMasterPort.html#a882452edf8ac70a824766d54f54ba204">CommMonitor::MonitorMasterPort</a>, and <a class="el" href="classNoncoherentBus_1_1NoncoherentBusMasterPort.html#aa414da6c82b6853978fbe3e2c23c9c5b">NoncoherentBus::NoncoherentBusMasterPort</a>.</p>

<p>Definition at line <a class="el" href="port_8hh_source.html#l00335">335</a> of file <a class="el" href="port_8hh_source.html">port.hh</a>.</p>

<p>Referenced by <a class="el" href="port_8hh_source.html#l00429">SlavePort::sendRangeChange()</a>.</p>

</div>
</div>
<a class="anchor" id="a5e8dd5d5fdd573046bb1416a3c15a18f"></a><!-- doxytag: member="MasterPort::recvRetry" ref="a5e8dd5d5fdd573046bb1416a3c15a18f" args="()=0" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual void MasterPort::recvRetry </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [protected, pure virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Called by the slave port if sendTimingReq or sendTimingSnoopResp was called on this master port (causing recvTimingReq and recvTimingSnoopResp to be called on the slave port) and was unsuccesful. </p>

<p>Implemented in <a class="el" href="classX86ISA_1_1Walker_1_1WalkerPort.html#a3d20e3b54810e1dd4975906f326fa1d6">X86ISA::Walker::WalkerPort</a>, <a class="el" href="classBaseCPU_1_1CpuPort.html#a89529161c558fee97792213a4080406d">BaseCPU::CpuPort</a>, <a class="el" href="classInOrderCPU_1_1CachePort.html#a8904acc229e1560ac97cb3fc4819303c">InOrderCPU::CachePort</a>, <a class="el" href="classFullO3CPU_1_1DcachePort.html#a33ce82880044a1bd36d5c0874b5504ee">FullO3CPU&lt; Impl &gt;::DcachePort</a>, <a class="el" href="classFrontEnd_1_1IcachePort.html#a52baffdb00aa930475aabf724b90d2fa">FrontEnd&lt; Impl &gt;::IcachePort</a>, <a class="el" href="classOzoneLWLSQ_1_1DcachePort.html#a9cd9632e76436c7a9cf4933d30f2896d">OzoneLWLSQ&lt; Impl &gt;::DcachePort</a>, <a class="el" href="classTimingSimpleCPU_1_1IcachePort.html#a70f6b9a9c4b7c76d7f71fedf20f8c9c5">TimingSimpleCPU::IcachePort</a>, <a class="el" href="classTimingSimpleCPU_1_1DcachePort.html#a52725a6bb3c6ec89d327a25278b69a81">TimingSimpleCPU::DcachePort</a>, <a class="el" href="classRubyDirectedTester_1_1CpuPort.html#a3e7ab2e43c6bafabb0ce59436c7986d8">RubyDirectedTester::CpuPort</a>, <a class="el" href="classMemTest_1_1CpuPort.html#a59eb1962dcff07223424982eb322b42b">MemTest::CpuPort</a>, <a class="el" href="classNetworkTest_1_1CpuPort.html#ac2dfc5e093a3d8a0615c4ce029563dd0">NetworkTest::CpuPort</a>, <a class="el" href="classRubyTester_1_1CpuPort.html#a38b28ebe584682673d028ff82e54bf58">RubyTester::CpuPort</a>, <a class="el" href="classDmaPort.html#aa322fc015562a1daced9504a4738fb3a">DmaPort</a>, <a class="el" href="classAddrMapper_1_1MapperMasterPort.html#a3663f72a4a959a719995e58b045a062c">AddrMapper::MapperMasterPort</a>, <a class="el" href="classBridge_1_1BridgeMasterPort.html#a300ba7ac3fea1953b07e0a34a503dc73">Bridge::BridgeMasterPort</a>, <a class="el" href="classCoherentBus_1_1CoherentBusMasterPort.html#a5f86e93f4fe22b29eb031450ed1b57e5">CoherentBus::CoherentBusMasterPort</a>, <a class="el" href="classCommMonitor_1_1MonitorMasterPort.html#ae0f33b912e026491f0b3af570be7a8e9">CommMonitor::MonitorMasterPort</a>, <a class="el" href="classNoncoherentBus_1_1NoncoherentBusMasterPort.html#a5f23d569ec668a8d14178296c51e8eb7">NoncoherentBus::NoncoherentBusMasterPort</a>, <a class="el" href="classQueuedMasterPort.html#a481897e88650b5bac7ffcfa163a2596d">QueuedMasterPort</a>, and <a class="el" href="classSystem_1_1SystemPort.html#a6c1617373c8f44bf55d0b03db38a1693">System::SystemPort</a>.</p>

<p>Referenced by <a class="el" href="port_8cc_source.html#l00276">SlavePort::sendRetry()</a>.</p>

</div>
</div>
<a class="anchor" id="a42a45bae958b6add2a5cd4e0b2147495"></a><!-- doxytag: member="MasterPort::recvTimingResp" ref="a42a45bae958b6add2a5cd4e0b2147495" args="(PacketPtr pkt)=0" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool MasterPort::recvTimingResp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [protected, pure virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive a timing response from the slave port. </p>

<p>Implemented in <a class="el" href="classX86ISA_1_1Walker_1_1WalkerPort.html#a8ae860b25c236cbc9810bf0e0af3ba7e">X86ISA::Walker::WalkerPort</a>, <a class="el" href="classBaseCPU_1_1CpuPort.html#abbb23ac405a48e58c7a5ebf6aacb1c3b">BaseCPU::CpuPort</a>, <a class="el" href="classInOrderCPU_1_1CachePort.html#adddf318710bf607a07948382cae3955a">InOrderCPU::CachePort</a>, <a class="el" href="classFullO3CPU_1_1DcachePort.html#a4e5e0737752b8f1bfc03f5ab1a76adb0">FullO3CPU&lt; Impl &gt;::DcachePort</a>, <a class="el" href="classTimingSimpleCPU_1_1IcachePort.html#a142b29b2d8b3721df0516897665a943a">TimingSimpleCPU::IcachePort</a>, <a class="el" href="classTimingSimpleCPU_1_1DcachePort.html#afcef6e5e8bf9627bdb5557323436591d">TimingSimpleCPU::DcachePort</a>, <a class="el" href="classRubyDirectedTester_1_1CpuPort.html#a08470ffd9c09c638897bac6266cd4718">RubyDirectedTester::CpuPort</a>, <a class="el" href="classMemTest_1_1CpuPort.html#a490aac1e90dcd6fbd915e76e60c26e6e">MemTest::CpuPort</a>, <a class="el" href="classNetworkTest_1_1CpuPort.html#a9c9e4a9e20347c24ecd4cbf3fb968ba1">NetworkTest::CpuPort</a>, <a class="el" href="classRubyTester_1_1CpuPort.html#ab08161dc319729addc946e4bc30a3819">RubyTester::CpuPort</a>, <a class="el" href="classTrafficGen_1_1TrafficGenPort.html#a556642686fed618b78837bdd9a18d414">TrafficGen::TrafficGenPort</a>, <a class="el" href="classDmaPort.html#ab3cce1771374983ded2fa1da8a46f2fe">DmaPort</a>, <a class="el" href="classAddrMapper_1_1MapperMasterPort.html#a90466d498eb34b489420973cfdb02683">AddrMapper::MapperMasterPort</a>, <a class="el" href="classBridge_1_1BridgeMasterPort.html#aa4c881a4cf4867b76e2c5ca56ec7693f">Bridge::BridgeMasterPort</a>, <a class="el" href="classCoherentBus_1_1CoherentBusMasterPort.html#a37d38cd28a9e3b4d9aa00f67bbeff32e">CoherentBus::CoherentBusMasterPort</a>, <a class="el" href="classCommMonitor_1_1MonitorMasterPort.html#aa86eeeaddff75d853f39848643f052af">CommMonitor::MonitorMasterPort</a>, <a class="el" href="classMessageMasterPort.html#a76fc634bccaa719354650ba41ef1cab3">MessageMasterPort</a>, <a class="el" href="classNoncoherentBus_1_1NoncoherentBusMasterPort.html#a154bc3b37c20acd1d46727b3d71bb7ec">NoncoherentBus::NoncoherentBusMasterPort</a>, <a class="el" href="classRubyPort_1_1PioPort.html#a93cd001590f5906f480522787768e39f">RubyPort::PioPort</a>, and <a class="el" href="classSystem_1_1SystemPort.html#abb56bd44ae1e184a6f2a333424179e3c">System::SystemPort</a>.</p>

<p>Referenced by <a class="el" href="port_8cc_source.html#l00262">SlavePort::sendTimingResp()</a>.</p>

</div>
</div>
<a class="anchor" id="a3894f5c36076deea926883a8986a84c8"></a><!-- doxytag: member="MasterPort::recvTimingSnoopReq" ref="a3894f5c36076deea926883a8986a84c8" args="(PacketPtr pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual void MasterPort::recvTimingSnoopReq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, protected, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive a timing snoop request from the slave port. </p>

<p>Reimplemented in <a class="el" href="classArmISA_1_1TableWalker_1_1SnoopingDmaPort.html#a7ccda4c96cacf2a2d5ffcf6bc45bd69a">ArmISA::TableWalker::SnoopingDmaPort</a>, <a class="el" href="classX86ISA_1_1Walker_1_1WalkerPort.html#a46a45daa3fae279c225ecb3cee0b144e">X86ISA::Walker::WalkerPort</a>, <a class="el" href="classInOrderCPU_1_1CachePort.html#a87911b819d638c561c3eee2fc49b0312">InOrderCPU::CachePort</a>, <a class="el" href="classFullO3CPU_1_1DcachePort.html#a7fe773f8c67c89a47e404b25d7c44c61">FullO3CPU&lt; Impl &gt;::DcachePort</a>, <a class="el" href="classTimingSimpleCPU_1_1TimingCPUPort.html#a4c9bd0681c2f202ba4c69aacbe6465f4">TimingSimpleCPU::TimingCPUPort</a>, <a class="el" href="classMemTest_1_1CpuPort.html#a25b059203c813eb6e303838aa7b36456">MemTest::CpuPort</a>, <a class="el" href="classAddrMapper_1_1MapperMasterPort.html#a9bef78216863f1eae5826c5ec851e3b2">AddrMapper::MapperMasterPort</a>, <a class="el" href="classCoherentBus_1_1CoherentBusMasterPort.html#aa82d2ba230dd38b26253e2a893269baf">CoherentBus::CoherentBusMasterPort</a>, and <a class="el" href="classCommMonitor_1_1MonitorMasterPort.html#a2758b4e97e8b1db14f5167a4ea8834bd">CommMonitor::MonitorMasterPort</a>.</p>

<p>Definition at line <a class="el" href="port_8hh_source.html#l00315">315</a> of file <a class="el" href="port_8hh_source.html">port.hh</a>.</p>

<p>References <a class="el" href="port_8hh_source.html#l00112">Port::name()</a>, and <a class="el" href="base_2misc_8hh_source.html#l00074">panic</a>.</p>

<p>Referenced by <a class="el" href="port_8cc_source.html#l00269">SlavePort::sendTimingSnoopReq()</a>.</p>

</div>
</div>
<a class="anchor" id="a444096e9902c823aa36ce5b3fa847fe5"></a><!-- doxytag: member="MasterPort::sendAtomic" ref="a444096e9902c823aa36ce5b3fa847fe5" args="(PacketPtr pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> MasterPort::sendAtomic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Send an atomic request packet, where the data is moved and the state is updated in zero time, without interleaving with other memory accesses. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>pkt</em>&nbsp;</td><td><a class="el" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system (e...">Packet</a> to send.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Estimated latency of access. </dd></dl>

<p>Definition at line <a class="el" href="port_8cc_source.html#l00171">171</a> of file <a class="el" href="port_8cc_source.html">port.cc</a>.</p>

<p>References <a class="el" href="port_8hh_source.html#l00187">_slavePort</a>, <a class="el" href="packet_8hh_source.html#l00496">Packet::isRequest()</a>, and <a class="el" href="classSlavePort.html#ae1a8ac4bb8909e724207a56b9eec59d1">SlavePort::recvAtomic()</a>.</p>

<p>Referenced by <a class="el" href="comm__monitor_8cc_source.html#l00144">CommMonitor::recvAtomic()</a>, <a class="el" href="cache__impl_8hh_source.html#l00639">Cache&lt; TagStore &gt;::recvAtomic()</a>, <a class="el" href="bridge_8cc_source.html#l00359">Bridge::BridgeSlavePort::recvAtomic()</a>, <a class="el" href="addr__mapper_8cc_source.html#l00101">AddrMapper::recvAtomic()</a>, <a class="el" href="dma__device_8cc_source.html#l00228">DmaPort::sendDma()</a>, <a class="el" href="intdev_8cc_source.html#l00046">X86ISA::IntDev::IntMasterPort::sendMessage()</a>, and <a class="el" href="memtest_8cc_source.html#l00069">MemTest::sendPkt()</a>.</p>

</div>
</div>
<a class="anchor" id="a02b195a074185280154268143963df99"></a><!-- doxytag: member="MasterPort::sendFunctional" ref="a02b195a074185280154268143963df99" args="(PacketPtr pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MasterPort::sendFunctional </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Send a functional request packet, where the data is instantly updated everywhere in the memory system, without affecting the current state of any block or moving the block. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>pkt</em>&nbsp;</td><td><a class="el" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system (e...">Packet</a> to send. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="port_8cc_source.html#l00178">178</a> of file <a class="el" href="port_8cc_source.html">port.cc</a>.</p>

<p>References <a class="el" href="port_8hh_source.html#l00187">_slavePort</a>, <a class="el" href="packet_8hh_source.html#l00496">Packet::isRequest()</a>, and <a class="el" href="classSlavePort.html#a7601acfe2d39ba7e5b553f3d47c26447">SlavePort::recvFunctional()</a>.</p>

<p>Referenced by <a class="el" href="port__proxy_8cc_source.html#l00044">PortProxy::blobHelper()</a>, <a class="el" href="table__walker_8cc_source.html#l00555">ArmISA::TableWalker::doL1Descriptor()</a>, <a class="el" href="cache__impl_8hh_source.html#l00763">Cache&lt; TagStore &gt;::functionalAccess()</a>, <a class="el" href="port_8cc_source.html#l00205">printAddr()</a>, <a class="el" href="table__walker_8cc_source.html#l00247">ArmISA::TableWalker::processWalk()</a>, <a class="el" href="checker_2cpu_8cc_source.html#l00142">CheckerCPU::readMem()</a>, <a class="el" href="comm__monitor_8cc_source.html#l00132">CommMonitor::recvFunctional()</a>, <a class="el" href="bridge_8cc_source.html#l00365">Bridge::BridgeSlavePort::recvFunctional()</a>, <a class="el" href="addr__mapper_8cc_source.html#l00083">AddrMapper::recvFunctional()</a>, <a class="el" href="memtest_8cc_source.html#l00246">MemTest::tick()</a>, <a class="el" href="checker_2cpu__impl_8hh_source.html#l00122">Checker&lt; Impl &gt;::verify()</a>, and <a class="el" href="cache__impl_8hh_source.html#l01090">Cache&lt; TagStore &gt;::writebackVisitor()</a>.</p>

</div>
</div>
<a class="anchor" id="a30f6bff2eac8fc31b66da5cf25193832"></a><!-- doxytag: member="MasterPort::sendRetry" ref="a30f6bff2eac8fc31b66da5cf25193832" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MasterPort::sendRetry </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Send a retry to the slave port that previously attempted a sendTimingResp to this master port and failed. </p>

<p>Definition at line <a class="el" href="port_8cc_source.html#l00199">199</a> of file <a class="el" href="port_8cc_source.html">port.cc</a>.</p>

<p>References <a class="el" href="port_8hh_source.html#l00187">_slavePort</a>, and <a class="el" href="classSlavePort.html#a7924d1048a2e171cf36cc5915b711e64">SlavePort::recvRetry()</a>.</p>

<p>Referenced by <a class="el" href="comm__monitor_8cc_source.html#l00406">CommMonitor::recvRetrySlave()</a>, and <a class="el" href="addr__mapper_8cc_source.html#l00217">AddrMapper::recvRetrySlave()</a>.</p>

</div>
</div>
<a class="anchor" id="acba350c337376f074a37507d6018bec3"></a><!-- doxytag: member="MasterPort::sendTimingReq" ref="acba350c337376f074a37507d6018bec3" args="(PacketPtr pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool MasterPort::sendTimingReq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Attempt to send a timing request to the slave port by calling its corresponding receive function. </p>
<p>If the send does not succeed, as indicated by the return value, then the sender must wait for a recvRetry at which point it can re-issue a sendTimingReq.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>pkt</em>&nbsp;</td><td><a class="el" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system (e...">Packet</a> to send.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>If the send was succesful or not. </dd></dl>

<p>Definition at line <a class="el" href="port_8cc_source.html#l00185">185</a> of file <a class="el" href="port_8cc_source.html">port.cc</a>.</p>

<p>References <a class="el" href="port_8hh_source.html#l00187">_slavePort</a>, <a class="el" href="packet_8hh_source.html#l00496">Packet::isRequest()</a>, and <a class="el" href="classSlavePort.html#a3fabd63e207929d8364be49462698622">SlavePort::recvTimingReq()</a>.</p>

<p>Referenced by <a class="el" href="cache__unit_8cc_source.html#l00827">CacheUnit::doCacheAccess()</a>, <a class="el" href="networktest_8cc_source.html#l00269">NetworkTest::doRetry()</a>, <a class="el" href="memtest_8cc_source.html#l00366">MemTest::doRetry()</a>, <a class="el" href="pagetable__walker_8cc_source.html#l00168">X86ISA::Walker::getMasterPort()</a>, <a class="el" href="timing_8cc_source.html#l00239">TimingSimpleCPU::handleReadPacket()</a>, <a class="el" href="timing_8cc_source.html#l00448">TimingSimpleCPU::handleWritePacket()</a>, <a class="el" href="SeriesRequestGenerator_8cc_source.html#l00050">SeriesRequestGenerator::initiate()</a>, <a class="el" href="InvalidateGenerator_8cc_source.html#l00053">InvalidateGenerator::initiate()</a>, <a class="el" href="Check_8cc_source.html#l00159">Check::initiateAction()</a>, <a class="el" href="Check_8cc_source.html#l00220">Check::initiateCheck()</a>, <a class="el" href="Check_8cc_source.html#l00130">Check::initiateFlush()</a>, <a class="el" href="Check_8cc_source.html#l00080">Check::initiatePrefetch()</a>, <a class="el" href="o3_2lsq__unit_8hh_source.html#l00567">LSQUnit&lt; Impl &gt;::read()</a>, <a class="el" href="timing_8cc_source.html#l00837">TimingSimpleCPU::DcachePort::recvRetry()</a>, <a class="el" href="timing_8cc_source.html#l00729">TimingSimpleCPU::IcachePort::recvRetry()</a>, <a class="el" href="o3_2lsq__unit__impl_8hh_source.html#l01190">LSQUnit&lt; Impl &gt;::recvRetry()</a>, <a class="el" href="comm__monitor_8cc_source.html#l00156">CommMonitor::recvTimingReq()</a>, <a class="el" href="cache__impl_8hh_source.html#l00392">Cache&lt; TagStore &gt;::recvTimingReq()</a>, <a class="el" href="addr__mapper_8cc_source.html#l00121">AddrMapper::recvTimingReq()</a>, <a class="el" href="cache__impl_8hh_source.html#l01813">Cache&lt; TagStore &gt;::MemSidePacketQueue::sendDeferredPacket()</a>, <a class="el" href="timing_8cc_source.html#l00579">TimingSimpleCPU::sendFetch()</a>, <a class="el" href="networktest_8cc_source.html#l00067">NetworkTest::sendPkt()</a>, <a class="el" href="memtest_8cc_source.html#l00069">MemTest::sendPkt()</a>, <a class="el" href="o3_2lsq__unit__impl_8hh_source.html#l01174">LSQUnit&lt; Impl &gt;::sendStore()</a>, <a class="el" href="packet__queue_8cc_source.html#l00231">MasterPacketQueue::sendTiming()</a>, <a class="el" href="bridge_8cc_source.html#l00257">Bridge::BridgeMasterPort::trySendTiming()</a>, and <a class="el" href="dma__device_8cc_source.html#l00199">DmaPort::trySendTimingReq()</a>.</p>

</div>
</div>
<a class="anchor" id="a86fd4c4633f60b489f024288ecce4248"></a><!-- doxytag: member="MasterPort::sendTimingSnoopResp" ref="a86fd4c4633f60b489f024288ecce4248" args="(PacketPtr pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool MasterPort::sendTimingSnoopResp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Attempt to send a timing snoop response packet to the slave port by calling its corresponding receive function. </p>
<p>If the send does not succeed, as indicated by the return value, then the sender must wait for a recvRetry at which point it can re-issue a sendTimingSnoopResp.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>pkt</em>&nbsp;</td><td><a class="el" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system (e...">Packet</a> to send. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="port_8cc_source.html#l00192">192</a> of file <a class="el" href="port_8cc_source.html">port.cc</a>.</p>

<p>References <a class="el" href="port_8hh_source.html#l00187">_slavePort</a>, <a class="el" href="packet_8hh_source.html#l00497">Packet::isResponse()</a>, and <a class="el" href="port_8hh_source.html#l00472">SlavePort::recvTimingSnoopResp()</a>.</p>

<p>Referenced by <a class="el" href="comm__monitor_8cc_source.html#l00368">CommMonitor::recvTimingSnoopResp()</a>, <a class="el" href="addr__mapper_8cc_source.html#l00185">AddrMapper::recvTimingSnoopResp()</a>, and <a class="el" href="packet__queue_8cc_source.html#l00231">MasterPacketQueue::sendTiming()</a>.</p>

</div>
</div>
<a class="anchor" id="a1512a32d51b91ba244260ccffa31a002"></a><!-- doxytag: member="MasterPort::unbind" ref="a1512a32d51b91ba244260ccffa31a002" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MasterPort::unbind </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Unbind this master port and the associated slave port. </p>

<p>Implements <a class="el" href="classBaseMasterPort.html#aa4aaf94e38ba194649f2fb44cf8ead44">BaseMasterPort</a>.</p>

<p>Definition at line <a class="el" href="port_8cc_source.html#l00148">148</a> of file <a class="el" href="port_8cc_source.html">port.cc</a>.</p>

<p>References <a class="el" href="port_8hh_source.html#l00133">BaseMasterPort::_baseSlavePort</a>, <a class="el" href="port_8hh_source.html#l00187">_slavePort</a>, <a class="el" href="port_8hh_source.html#l00112">Port::name()</a>, <a class="el" href="base_2misc_8hh_source.html#l00074">panic</a>, and <a class="el" href="port_8cc_source.html#l00228">SlavePort::unbind()</a>.</p>

<p>Referenced by <a class="el" href="cpu_2base_8cc_source.html#l00374">BaseCPU::takeOverFrom()</a>.</p>

</div>
</div>
<hr/><h2>Friends And Related Function Documentation</h2>
<a class="anchor" id="a5344d902f61e69b03cd4d737c6375ce3"></a><!-- doxytag: member="MasterPort::SlavePort" ref="a5344d902f61e69b03cd4d737c6375ce3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">friend class <a class="el" href="classSlavePort.html">SlavePort</a><code> [friend]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="port_8hh_source.html#l00183">183</a> of file <a class="el" href="port_8hh_source.html">port.hh</a>.</p>

</div>
</div>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="a805c6d3c90bef6de1c35b72d21ab578c"></a><!-- doxytag: member="MasterPort::_slavePort" ref="a805c6d3c90bef6de1c35b72d21ab578c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classSlavePort.html">SlavePort</a>* <a class="el" href="classMasterPort.html#a805c6d3c90bef6de1c35b72d21ab578c">MasterPort::_slavePort</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="port_8hh_source.html#l00187">187</a> of file <a class="el" href="port_8hh_source.html">port.hh</a>.</p>

<p>Referenced by <a class="el" href="port_8cc_source.html#l00127">bind()</a>, <a class="el" href="port_8cc_source.html#l00165">getAddrRanges()</a>, <a class="el" href="port_8cc_source.html#l00159">peerBlockSize()</a>, <a class="el" href="port_8cc_source.html#l00171">sendAtomic()</a>, <a class="el" href="port_8cc_source.html#l00178">sendFunctional()</a>, <a class="el" href="port_8cc_source.html#l00199">sendRetry()</a>, <a class="el" href="port_8cc_source.html#l00185">sendTimingReq()</a>, <a class="el" href="port_8cc_source.html#l00192">sendTimingSnoopResp()</a>, and <a class="el" href="port_8cc_source.html#l00148">unbind()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>mem/<a class="el" href="port_8hh_source.html">port.hh</a></li>
<li>mem/<a class="el" href="port_8cc_source.html">port.cc</a></li>
</ul>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Sun Apr 7 2013 18:18:13 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.7.1</small></address>

</body>
</html>
