PPA Report for cascaded_timer.v (Module: cascaded_timer)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 40
FF Count: 23
IO Count: 21
Cell Count: 133

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 251.41 MHz
Reg-to-Reg Critical Path Delay: 3.370 ns

POWER METRICS:
-------------
Total Power Consumption: 0.915 W
