<profile>

<section name = "Vivado HLS Report for 'SCIG_1'" level="0">
<item name = "Date">Sat Aug  1 10:34:06 2020
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">lenet_op.prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.750, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, 4, 1, 1, ?, yes</column>
<column name="- Loop 2">?, ?, 2, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, 11, 0, 1017</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">8, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 281</column>
<column name="Register">0, -, 800, 32</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">2, 5, ~0, 2</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="inputBuf_V_U">SCIG_1_inputBuf_V, 8, 0, 0, 10500, 8, 1, 84000</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="KER_bound_fu_288_p2">*, 3, 0, 20, 32, 32</column>
<column name="tmp4_fu_255_p2">*, 3, 0, 20, 32, 32</column>
<column name="tmp5_fu_259_p2">*, 3, 0, 20, 32, 32</column>
<column name="tmp_68_fu_268_p2">*, 2, 0, 20, 32, 14</column>
<column name="i_5_fu_297_p2">+, 0, 0, 39, 32, 1</column>
<column name="i_6_fu_308_p2">+, 0, 0, 39, 32, 1</column>
<column name="inp_2_fu_377_p2">+, 0, 0, 39, 32, 1</column>
<column name="inp_i_1_fu_396_p2">+, 0, 0, 39, 32, 1</column>
<column name="inp_j_2_fu_384_p2">+, 0, 0, 39, 32, 1</column>
<column name="kx_1_fu_466_p2">+, 0, 0, 39, 1, 32</column>
<column name="ky_1_fu_483_p2">+, 0, 0, 39, 32, 1</column>
<column name="ox_1_fu_503_p2">+, 0, 0, 39, 32, 1</column>
<column name="oy_1_fu_523_p2">+, 0, 0, 39, 32, 1</column>
<column name="tmp3_fu_583_p2">+, 0, 0, 18, 32, 32</column>
<column name="tmp_79_fu_588_p2">+, 0, 0, 18, 32, 32</column>
<column name="tmp_fu_460_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp2_fu_577_p2">-, 0, 0, 39, 32, 32</column>
<column name="ap_block_pp0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state14_pp1_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state16_pp1_stage0_iter3">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_250">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_393">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_437">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state14_pp1_iter1_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state15_pp1_iter2_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state16_pp1_iter3_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op145_read_state14">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op151_store_state14">and, 0, 0, 2, 1, 1</column>
<column name="exitcond1_fu_303_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="exitcond_fu_292_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_70_fu_321_p2">icmp, 0, 0, 18, 32, 10</column>
<column name="tmp_73_fu_347_p2">icmp, 0, 0, 18, 32, 5</column>
<column name="tmp_74_fu_353_p2">icmp, 0, 0, 18, 32, 5</column>
<column name="tmp_76_fu_390_p2">icmp, 0, 0, 18, 32, 5</column>
<column name="tmp_77_fu_402_p2">icmp, 0, 0, 18, 32, 5</column>
<column name="tmp_78_fu_442_p2">icmp, 0, 0, 18, 32, 8</column>
<column name="tmp_83_fu_472_p2">icmp, 0, 0, 18, 32, 3</column>
<column name="tmp_84_fu_489_p2">icmp, 0, 0, 18, 32, 3</column>
<column name="tmp_85_fu_509_p2">icmp, 0, 0, 18, 32, 5</column>
<column name="tmp_86_fu_529_p2">icmp, 0, 0, 18, 32, 5</column>
<column name="tmp_s_fu_249_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="ap_block_pp1_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state11_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2">or, 0, 0, 2, 1, 1</column>
<column name="or_cond2_fu_365_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp1_fu_359_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_72_fu_333_p2">or, 0, 0, 32, 32, 32</column>
<column name="inp_i_2_fu_416_p3">select, 0, 0, 32, 1, 32</column>
<column name="inp_j_1_fu_424_p3">select, 0, 0, 32, 1, 1</column>
<column name="p_2_fu_544_p3">select, 0, 0, 32, 1, 1</column>
<column name="p_inp_1_fu_535_p3">select, 0, 0, 32, 1, 1</column>
<column name="p_s_fu_408_p3">select, 0, 0, 32, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">59, 14, 1, 14</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter3">9, 2, 1, 2</column>
<column name="ap_phi_mux_inp_1_phi_fu_194_p4">15, 3, 32, 96</column>
<column name="ap_phi_mux_inp_phi_fu_172_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_storemerge_phi_fu_226_p4">9, 2, 8, 16</column>
<column name="ap_phi_reg_pp1_iter1_storemerge_reg_222">9, 2, 8, 16</column>
<column name="i6_reg_157">9, 2, 32, 64</column>
<column name="i_reg_180">9, 2, 32, 64</column>
<column name="in_V_V_blk_n">9, 2, 1, 2</column>
<column name="inp_6_reg_201">15, 3, 32, 96</column>
<column name="inp_i_fu_112">9, 2, 32, 64</column>
<column name="inp_j_fu_108">9, 2, 32, 64</column>
<column name="inp_reg_168">9, 2, 32, 64</column>
<column name="kx_fu_116">9, 2, 32, 64</column>
<column name="ky_fu_104">9, 2, 32, 64</column>
<column name="out_V_V_blk_n">9, 2, 1, 2</column>
<column name="out_V_V_din">15, 3, 32, 96</column>
<column name="ox_fu_100">9, 2, 32, 64</column>
<column name="oy_fu_96">9, 2, 32, 64</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="KER_bound_reg_694">32, 0, 32, 0</column>
<column name="ap_CS_fsm">13, 0, 13, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter3">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp1_iter1_storemerge_reg_222">8, 0, 8, 0</column>
<column name="exitcond1_reg_708">1, 0, 1, 0</column>
<column name="exitcond_reg_699">1, 0, 1, 0</column>
<column name="i6_reg_157">32, 0, 32, 0</column>
<column name="i_reg_180">32, 0, 32, 0</column>
<column name="inp_6_reg_201">32, 0, 32, 0</column>
<column name="inp_i_fu_112">32, 0, 32, 0</column>
<column name="inp_j_fu_108">32, 0, 32, 0</column>
<column name="inp_reg_168">32, 0, 32, 0</column>
<column name="kx_fu_116">32, 0, 32, 0</column>
<column name="kx_load_reg_734">32, 0, 32, 0</column>
<column name="ky_fu_104">32, 0, 32, 0</column>
<column name="or_cond2_reg_721">1, 0, 1, 0</column>
<column name="ox_fu_100">32, 0, 32, 0</column>
<column name="ox_load_1_reg_729">32, 0, 32, 0</column>
<column name="oy_fu_96">32, 0, 32, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp4_reg_633">32, 0, 32, 0</column>
<column name="tmp5_reg_638">32, 0, 32, 0</column>
<column name="tmp_68_reg_689">29, 0, 32, 3</column>
<column name="tmp_70_reg_717">1, 0, 1, 0</column>
<column name="tmp_78_reg_725">1, 0, 1, 0</column>
<column name="tmp_79_reg_757">32, 0, 32, 0</column>
<column name="tmp_V_84_reg_612">32, 0, 32, 0</column>
<column name="tmp_V_86_reg_617">32, 0, 32, 0</column>
<column name="tmp_V_88_reg_623">32, 0, 32, 0</column>
<column name="tmp_V_92_reg_628">32, 0, 32, 0</column>
<column name="tmp_reg_739">32, 0, 32, 0</column>
<column name="tmp_s_reg_608">1, 0, 1, 0</column>
<column name="tmp_78_reg_725">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, SCIG.1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, SCIG.1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, SCIG.1, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, SCIG.1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, SCIG.1, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, SCIG.1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, SCIG.1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, SCIG.1, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, SCIG.1, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, SCIG.1, return value</column>
<column name="in_V_V_dout">in, 32, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_empty_n">in, 1, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_read">out, 1, ap_fifo, in_V_V, pointer</column>
<column name="out_V_V_din">out, 32, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_full_n">in, 1, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_write">out, 1, ap_fifo, out_V_V, pointer</column>
</table>
</item>
</section>
</profile>
