(S (S (VP (TO To) (VP (VB bring) (NP (NP (DT the) (NN gap)) (PP (IN between) (NP (NN programming) (NN effectiveness) (CC and) (NN difficulty))))))) (NP (DT the) (NML (NML (JJ High) (NN Level) (NN Synthesis)) (-LRB- -LRB-) (NML (NN HLS)) (-RRB- -RRB-)) (NN approach)) (VP (VBZ is) (VP (VBG promoting) (PP (IN by) (NP (JJ main) (NNP FPGA) (NNS vendors))))) (. .))
(S (ADVP (RB Nowadays)) (, ,) (NP (ADJP (NN time) (HYPH -) (JJ intensive)) (NNS calculations)) (VP (VP (VBP are) (ADVP (RB mainly)) (VP (VBN performed) (PP (IN on) (NP (NML (NN GPU) (HYPH /) (NN CPU)) (NNS architectures))))) (, ,) (CC but) (VP (MD can) (ADVP (RB also)) (VP (VB be) (ADVP (RB successfully)) (VP (VBN performed) (S (VP (VBG using) (NP (NN HLS) (NN approach)))))))) (. .))
(S (PP (IN In) (NP (DT the) (NN paper))) (NP (PRP we)) (VP (VBP implement) (NP (DT a) (NN bandwidth) (NN selection) (NN algorithm)) (PP (IN for) (NP (NP (NN kernel) (NN density) (NN estimation) (PRN (-LRB- -LRB-) (NP (NNP KDE)) (-RRB- -RRB-))) (VP (VBG using) (NP (NP (NML (NN HLS) (CC and) (NN show)) (NNS techniques)) (SBAR (WHNP (WDT which)) (S (VP (VBD were) (VP (VBN used) (S (VP (TO to) (VP (VB optimize) (NP (DT the) (JJ final) (NNP FPGA) (NN implementation)))))))))))))) (. .))
(S (NP (PRP We)) (VP (VBP are) (ADVP (RB also)) (VP (VBG going) (S (VP (TO to) (VP (VB show) (SBAR (IN that) (S (NP (NP (NNP FPGA) (NNS speedups)) (, ,) (VP (VBG comparing) (PP (IN to) (NP (NP (ADJP (RB highly) (VBN optimized)) (NN CPU)) (CC and) (NP (NN GPU) (NNS implementations))))) (, ,)) (VP (VBP are) (ADJP (RB quite) (JJ substantial)))))))))) (. .))
(S (ADVP (RB Moreover)) (, ,) (NP (NP (NN power) (NN consumption)) (PP (IN for) (NP (NNP FPGA) (NNS devices)))) (VP (VBZ is) (ADVP (RB usually)) (ADJP (ADJP (RB much) (JJR less)) (PP (IN than) (NP (NP (JJ typical) (NN power) (NN consumption)) (PP (IN of) (NP (DT the) (JJ present) (NNS CPUs) (CC and) (NNS GPUs))))))) (. .))
