#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x11a604170 .scope module, "async_fifo_tb" "async_fifo_tb" 2 1;
 .timescale 0 0;
P_0x11a6042e0 .param/l "ADDR_WIDTH" 0 2 3, +C4<00000000000000000000000000000011>;
P_0x11a604320 .param/l "DATA_WIDTH" 0 2 4, +C4<00000000000000000000000000001100>;
v0x11a617a20_0 .var "fastclk", 0 0;
v0x11a617ac0_0 .net "rd_data", 11 0, v0x11a615aa0_0;  1 drivers
v0x11a617ba0_0 .net "rd_empty", 0 0, v0x11a616ba0_0;  1 drivers
v0x11a617c30_0 .var "slowclk", 0 0;
v0x11a617d00_0 .var "wr_data", 11 0;
v0x11a617e10_0 .net "wr_full", 0 0, v0x11a617300_0;  1 drivers
L_0x11a6192d0 .reduce/nor v0x11a617300_0;
L_0x11a6193f0 .reduce/nor v0x11a616ba0_0;
S_0x11a6044b0 .scope module, "async_fifo_u1" "async_fifo" 2 18, 3 1 0, S_0x11a604170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rd_clk";
    .port_info 1 /INPUT 1 "wr_clk";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 12 "wr_data";
    .port_info 5 /OUTPUT 12 "rd_data";
    .port_info 6 /OUTPUT 1 "rd_empty";
    .port_info 7 /OUTPUT 1 "wr_full";
P_0x11a604620 .param/l "ADDR_WIDTH" 0 3 2, +C4<00000000000000000000000000000011>;
P_0x11a604660 .param/l "DATA_WIDTH" 0 3 3, +C4<00000000000000000000000000001100>;
L_0x11a617f80 .functor AND 1, L_0x11a6193f0, L_0x11a617ea0, C4<1>, C4<1>;
L_0x11a6183b0 .functor AND 1, L_0x11a6192d0, L_0x11a6182d0, C4<1>, C4<1>;
L_0x11a618a00 .functor NOT 2, L_0x11a618910, C4<00>, C4<00>, C4<00>;
L_0x11a618ec0 .functor AND 1, L_0x11a618a70, L_0x11a618d30, C4<1>, C4<1>;
L_0x11a618e50 .functor AND 1, L_0x11a6192d0, L_0x11a6191b0, C4<1>, C4<1>;
v0x11a615e90_0 .net *"_ivl_1", 0 0, L_0x11a617ea0;  1 drivers
v0x11a615f20_0 .net *"_ivl_11", 0 0, L_0x11a6182d0;  1 drivers
v0x11a615fc0_0 .net *"_ivl_13", 0 0, L_0x11a6183b0;  1 drivers
v0x11a616050_0 .net *"_ivl_14", 3 0, L_0x11a618460;  1 drivers
L_0x110040058 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x11a6160e0_0 .net *"_ivl_17", 2 0, L_0x110040058;  1 drivers
v0x11a6161d0_0 .net *"_ivl_23", 1 0, L_0x11a618830;  1 drivers
v0x11a616280_0 .net *"_ivl_25", 1 0, L_0x11a618910;  1 drivers
v0x11a616330_0 .net *"_ivl_26", 1 0, L_0x11a618a00;  1 drivers
v0x11a6163e0_0 .net *"_ivl_28", 0 0, L_0x11a618a70;  1 drivers
v0x11a6164f0_0 .net *"_ivl_3", 0 0, L_0x11a617f80;  1 drivers
v0x11a616580_0 .net *"_ivl_31", 1 0, L_0x11a618b90;  1 drivers
v0x11a616630_0 .net *"_ivl_33", 1 0, L_0x11a618c90;  1 drivers
v0x11a6166e0_0 .net *"_ivl_34", 0 0, L_0x11a618d30;  1 drivers
v0x11a616780_0 .net *"_ivl_4", 3 0, L_0x11a618050;  1 drivers
v0x11a616830_0 .net *"_ivl_43", 0 0, L_0x11a6191b0;  1 drivers
L_0x110040010 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x11a6168d0_0 .net *"_ivl_7", 2 0, L_0x110040010;  1 drivers
v0x11a616980_0 .net "rd_clk", 0 0, v0x11a617c30_0;  1 drivers
v0x11a616b10_0 .net "rd_data", 11 0, v0x11a615aa0_0;  alias, 1 drivers
v0x11a616ba0_0 .var "rd_empty", 0 0;
v0x11a616c30_0 .net "rd_empty_next", 0 0, L_0x11a618710;  1 drivers
v0x11a616cc0_0 .net "rd_en", 0 0, L_0x11a6193f0;  1 drivers
v0x11a616d50_0 .var "rd_ptr_bin", 3 0;
v0x11a616de0_0 .net "rd_ptr_bin_next", 3 0, L_0x11a618190;  1 drivers
v0x11a616e70_0 .var "rd_ptr_gray", 3 0;
v0x11a616f00_0 .net "rd_ptr_gray_next", 3 0, v0x11a614c00_0;  1 drivers
v0x11a616fc0_0 .var "rd_ptr_sync1", 3 0;
v0x11a617060_0 .var "rd_ptr_sync2", 3 0;
v0x11a617110_0 .net "wr_clk", 0 0, v0x11a617a20_0;  1 drivers
v0x11a6171c0_0 .net "wr_data", 11 0, v0x11a617d00_0;  1 drivers
v0x11a617270_0 .net "wr_en", 0 0, L_0x11a6192d0;  1 drivers
v0x11a617300_0 .var "wr_full", 0 0;
v0x11a6173a0_0 .net "wr_full_next", 0 0, L_0x11a618ec0;  1 drivers
v0x11a617440_0 .var "wr_ptr_bin", 3 0;
v0x11a616a30_0 .net "wr_ptr_bin_next", 3 0, L_0x11a6185d0;  1 drivers
v0x11a6176d0_0 .var "wr_ptr_gray", 3 0;
v0x11a617760_0 .net "wr_ptr_gray_next", 3 0, v0x11a615160_0;  1 drivers
v0x11a617810_0 .var "wr_ptr_sync1", 3 0;
v0x11a6178b0_0 .var "wr_ptr_sync2", 3 0;
L_0x11a617ea0 .reduce/nor v0x11a616ba0_0;
L_0x11a618050 .concat [ 1 3 0 0], L_0x11a617f80, L_0x110040010;
L_0x11a618190 .arith/sum 4, v0x11a616d50_0, L_0x11a618050;
L_0x11a6182d0 .reduce/nor v0x11a617300_0;
L_0x11a618460 .concat [ 1 3 0 0], L_0x11a6183b0, L_0x110040058;
L_0x11a6185d0 .arith/sum 4, v0x11a617440_0, L_0x11a618460;
L_0x11a618710 .cmp/eq 4, v0x11a614c00_0, v0x11a6178b0_0;
L_0x11a618830 .part v0x11a615160_0, 2, 2;
L_0x11a618910 .part v0x11a617060_0, 2, 2;
L_0x11a618a70 .cmp/eq 2, L_0x11a618830, L_0x11a618a00;
L_0x11a618b90 .part v0x11a615160_0, 0, 2;
L_0x11a618c90 .part v0x11a617060_0, 0, 2;
L_0x11a618d30 .cmp/eq 2, L_0x11a618b90, L_0x11a618c90;
L_0x11a618f70 .part v0x11a616d50_0, 0, 3;
L_0x11a619050 .part v0x11a617440_0, 0, 3;
L_0x11a6191b0 .reduce/nor v0x11a617300_0;
S_0x11a6048a0 .scope module, "bin_to_gray_u1" "bin_to_gray" 3 40, 4 1 0, S_0x11a6044b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "bin_num";
    .port_info 1 /OUTPUT 4 "gray_num";
P_0x11a604a70 .param/l "WIDTH" 0 4 2, +C4<000000000000000000000000000000100>;
v0x11a604af0_0 .net "bin_num", 3 0, L_0x11a618190;  alias, 1 drivers
v0x11a614c00_0 .var "gray_num", 3 0;
v0x11a614cb0_0 .var/i "i", 31 0;
E_0x11a604720 .event anyedge, v0x11a604af0_0;
S_0x11a614da0 .scope module, "bin_to_gray_u2" "bin_to_gray" 3 47, 4 1 0, S_0x11a6044b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "bin_num";
    .port_info 1 /OUTPUT 4 "gray_num";
P_0x11a614f60 .param/l "WIDTH" 0 4 2, +C4<000000000000000000000000000000100>;
v0x11a614fe0_0 .net "bin_num", 3 0, L_0x11a6185d0;  alias, 1 drivers
v0x11a615160_0 .var "gray_num", 3 0;
v0x11a615210_0 .var/i "i", 31 0;
E_0x11a6150d0 .event anyedge, v0x11a614fe0_0;
S_0x11a615300 .scope module, "sdp_2clk_bram_u1" "sdp_2clk_bram" 3 88, 5 1 0, S_0x11a6044b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rd_clk";
    .port_info 1 /INPUT 1 "wr_clk";
    .port_info 2 /INPUT 3 "rd_addr";
    .port_info 3 /INPUT 3 "wr_addr";
    .port_info 4 /INPUT 1 "wr_en";
    .port_info 5 /INPUT 12 "wr_data";
    .port_info 6 /OUTPUT 12 "rd_data";
P_0x11a6154e0 .param/l "ADDR_WIDTH" 0 5 2, +C4<00000000000000000000000000000011>;
P_0x11a615520 .param/l "DATA_WIDTH" 0 5 3, +C4<00000000000000000000000000001100>;
P_0x11a615560 .param/l "RAM_DEPTH" 1 5 13, +C4<00000000000000000000000000001000>;
v0x11a6158c0 .array "ram", 0 7, 11 0;
v0x11a615970_0 .net "rd_addr", 2 0, L_0x11a618f70;  1 drivers
v0x11a615a10_0 .net "rd_clk", 0 0, v0x11a617c30_0;  alias, 1 drivers
v0x11a615aa0_0 .var "rd_data", 11 0;
v0x11a615b30_0 .net "wr_addr", 2 0, L_0x11a619050;  1 drivers
v0x11a615c00_0 .net "wr_clk", 0 0, v0x11a617a20_0;  alias, 1 drivers
v0x11a615c90_0 .net "wr_data", 11 0, v0x11a617d00_0;  alias, 1 drivers
v0x11a615d40_0 .net "wr_en", 0 0, L_0x11a618e50;  1 drivers
E_0x11a615830 .event posedge, v0x11a615c00_0;
E_0x11a615870 .event posedge, v0x11a615a10_0;
    .scope S_0x11a6048a0;
T_0 ;
    %wait E_0x11a604720;
    %load/vec4 v0x11a604af0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11a614c00_0, 4, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11a614cb0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x11a614cb0_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x11a604af0_0;
    %load/vec4 v0x11a614cb0_0;
    %part/s 1;
    %load/vec4 v0x11a604af0_0;
    %load/vec4 v0x11a614cb0_0;
    %addi 1, 0, 32;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x11a614cb0_0;
    %store/vec4 v0x11a614c00_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x11a614cb0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x11a614cb0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x11a614da0;
T_1 ;
    %wait E_0x11a6150d0;
    %load/vec4 v0x11a614fe0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11a615160_0, 4, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11a615210_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x11a615210_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v0x11a614fe0_0;
    %load/vec4 v0x11a615210_0;
    %part/s 1;
    %load/vec4 v0x11a614fe0_0;
    %load/vec4 v0x11a615210_0;
    %addi 1, 0, 32;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x11a615210_0;
    %store/vec4 v0x11a615160_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x11a615210_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x11a615210_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x11a615300;
T_2 ;
    %wait E_0x11a615870;
    %load/vec4 v0x11a615970_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x11a6158c0, 4;
    %assign/vec4 v0x11a615aa0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x11a615300;
T_3 ;
    %wait E_0x11a615830;
    %load/vec4 v0x11a615d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x11a615c90_0;
    %load/vec4 v0x11a615b30_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11a6158c0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x11a6044b0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11a616ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11a617300_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x11a616d50_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x11a617440_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x11a616e70_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x11a6176d0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x11a616fc0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x11a617060_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x11a617810_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x11a6178b0_0, 0, 4;
    %end;
    .thread T_4;
    .scope S_0x11a6044b0;
T_5 ;
    %wait E_0x11a615870;
    %load/vec4 v0x11a616de0_0;
    %assign/vec4 v0x11a616d50_0, 0;
    %load/vec4 v0x11a616f00_0;
    %assign/vec4 v0x11a616e70_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x11a6044b0;
T_6 ;
    %wait E_0x11a615870;
    %load/vec4 v0x11a617810_0;
    %assign/vec4 v0x11a6178b0_0, 0;
    %load/vec4 v0x11a6176d0_0;
    %assign/vec4 v0x11a617810_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x11a6044b0;
T_7 ;
    %wait E_0x11a615830;
    %load/vec4 v0x11a616a30_0;
    %assign/vec4 v0x11a617440_0, 0;
    %load/vec4 v0x11a617760_0;
    %assign/vec4 v0x11a6176d0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x11a6044b0;
T_8 ;
    %wait E_0x11a615830;
    %load/vec4 v0x11a616fc0_0;
    %assign/vec4 v0x11a617060_0, 0;
    %load/vec4 v0x11a616e70_0;
    %assign/vec4 v0x11a616fc0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x11a6044b0;
T_9 ;
    %wait E_0x11a615870;
    %load/vec4 v0x11a616c30_0;
    %assign/vec4 v0x11a616ba0_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x11a6044b0;
T_10 ;
    %wait E_0x11a615830;
    %load/vec4 v0x11a6173a0_0;
    %assign/vec4 v0x11a617300_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x11a604170;
T_11 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x11a617d00_0, 0, 12;
    %end;
    .thread T_11;
    .scope S_0x11a604170;
T_12 ;
    %wait E_0x11a615830;
    %load/vec4 v0x11a617e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x11a617d00_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x11a617d00_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x11a604170;
T_13 ;
    %vpi_call 2 37 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11a617a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11a617c30_0, 0, 1;
    %delay 40000, 0;
    %vpi_call 2 41 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x11a604170;
T_14 ;
    %delay 5, 0;
    %load/vec4 v0x11a617a20_0;
    %inv;
    %store/vec4 v0x11a617a20_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0x11a604170;
T_15 ;
    %delay 23, 0;
    %load/vec4 v0x11a617c30_0;
    %inv;
    %store/vec4 v0x11a617c30_0, 0, 1;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "async_fifo_tb.v";
    "/Users/chris.li/Desktop/fpga-audio/source/fifo/async_fifo.v";
    "/Users/chris.li/Desktop/fpga-audio/source/fifo/bin_to_gray.v";
    "/Users/chris.li/Desktop/fpga-audio/source/ram/sdp_2clk_bram.v";
