{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.02646,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.06727,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0735354,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0724491,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0340082,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0724491,
	"finish__design__instance__count__class:macro": 2,
	"finish__design__instance__area__class:macro": 2481.25,
	"finish__design__instance__count__class:fill_cell": 49117,
	"finish__design__instance__area__class:fill_cell": 134858,
	"finish__design__instance__count__class:tap_cell": 1374,
	"finish__design__instance__area__class:tap_cell": 365.484,
	"finish__design__instance__count__class:buffer": 7,
	"finish__design__instance__area__class:buffer": 5.586,
	"finish__design__instance__count__class:clock_buffer": 830,
	"finish__design__instance__area__class:clock_buffer": 1061.87,
	"finish__design__instance__count__class:timing_repair_buffer": 2259,
	"finish__design__instance__area__class:timing_repair_buffer": 3468.37,
	"finish__design__instance__count__class:inverter": 2108,
	"finish__design__instance__area__class:inverter": 1430.28,
	"finish__design__instance__count__class:clock_inverter": 550,
	"finish__design__instance__area__class:clock_inverter": 482.524,
	"finish__design__instance__count__class:sequential_cell": 4035,
	"finish__design__instance__area__class:sequential_cell": 18246.3,
	"finish__design__instance__count__class:multi_input_combinational_cell": 18428,
	"finish__design__instance__area__class:multi_input_combinational_cell": 30583.1,
	"finish__design__instance__count": 78710,
	"finish__design__instance__area": 192983,
	"finish__timing__setup__tns": -27.1024,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": -0.0978653,
	"finish__timing__hold__ws": 0.0659306,
	"finish__clock__skew__setup": 0.0712495,
	"finish__clock__skew__hold": 0.0712495,
	"finish__timing__drv__max_slew_limit": 0.360955,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.0305049,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 435,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0708653,
	"finish__power__switching__total": 0.0469624,
	"finish__power__leakage__total": 0.00136896,
	"finish__power__total": 0.119197,
	"finish__design__io": 269,
	"finish__design__die__area": 212205,
	"finish__design__core__area": 193770,
	"finish__design__instance__count": 29593,
	"finish__design__instance__area": 58124.7,
	"finish__design__instance__count__stdcell": 29591,
	"finish__design__instance__area__stdcell": 55643.5,
	"finish__design__instance__count__macros": 2,
	"finish__design__instance__area__macros": 2481.25,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.299967,
	"finish__design__instance__utilization__stdcell": 0.290887,
	"finish__design__rows": 438,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 438,
	"finish__design__sites": 716172,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 716172,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}