
# Messages from "go new"

# Info: Branching solution 'solution.v2' at state 'initial' (PRJ-2)

# Messages from "go analyze"

solution.v2
solution options defaults
solution options set /Input/CppStandard c++11
c++11
solution options set /Output/OutputVHDL false
false
solution options set /Output/GenerateCycleNetlist false
false
flow package require /SCVerify
10.4
solution file add ./fir.h -type CHEADER
/INPUTFILES/1
solution file add ./decimator.h -type CHEADER
/INPUTFILES/2
solution file add ./top_tb.cpp -type C++ -exclude true
/INPUTFILES/3
solution file add ./top.h -type CHEADER
/INPUTFILES/4
directive set -DESIGN_GOAL area
/DESIGN_GOAL area
directive set -SPECULATE true
/SPECULATE true
directive set -MERGEABLE true
/MERGEABLE true
directive set -REGISTER_THRESHOLD 256
/REGISTER_THRESHOLD 256
directive set -MEM_MAP_THRESHOLD 32
/MEM_MAP_THRESHOLD 32
directive set -LOGIC_OPT false
/LOGIC_OPT false
directive set -FSM_ENCODING none
/FSM_ENCODING none
directive set -FSM_BINARY_ENCODING_THRESHOLD 64
/FSM_BINARY_ENCODING_THRESHOLD 64
directive set -REG_MAX_FANOUT 0
/REG_MAX_FANOUT 0
directive set -NO_X_ASSIGNMENTS true
/NO_X_ASSIGNMENTS true
directive set -SAFE_FSM false
/SAFE_FSM false
directive set -REGISTER_SHARING_MAX_WIDTH_DIFFERENCE 8
/REGISTER_SHARING_MAX_WIDTH_DIFFERENCE 8
directive set -REGISTER_SHARING_LIMIT 0
/REGISTER_SHARING_LIMIT 0
directive set -ASSIGN_OVERHEAD 0
/ASSIGN_OVERHEAD 0
directive set -TIMING_CHECKS true
/TIMING_CHECKS true
directive set -MUXPATH true
/MUXPATH true
directive set -REALLOC true
/REALLOC true
directive set -UNROLL no
/UNROLL no
directive set -IO_MODE super
/IO_MODE super
directive set -CHAN_IO_PROTOCOL use_library
/CHAN_IO_PROTOCOL use_library
directive set -ARRAY_SIZE 1024
/ARRAY_SIZE 1024
directive set -IDLE_SIGNAL {}
/IDLE_SIGNAL {}
directive set -STALL_FLAG_SV off
/STALL_FLAG_SV off
directive set -STALL_FLAG false
/STALL_FLAG false
directive set -TRANSACTION_DONE_SIGNAL true
/TRANSACTION_DONE_SIGNAL true
directive set -DONE_FLAG {}
/DONE_FLAG {}
directive set -READY_FLAG {}
/READY_FLAG {}
directive set -START_FLAG {}
/START_FLAG {}
directive set -TRANSACTION_SYNC ready
/TRANSACTION_SYNC ready
directive set -RESET_CLEARS_ALL_REGS use_library
/RESET_CLEARS_ALL_REGS use_library
directive set -CLOCK_OVERHEAD 20.000000
/CLOCK_OVERHEAD 20.000000
directive set -OPT_CONST_MULTS use_library
/OPT_CONST_MULTS use_library
directive set -CHARACTERIZE_ROM false
/CHARACTERIZE_ROM false
directive set -PROTOTYPE_ROM true
/PROTOTYPE_ROM true
directive set -ROM_THRESHOLD 64
/ROM_THRESHOLD 64
directive set -CLUSTER_ADDTREE_IN_WIDTH_THRESHOLD 0
/CLUSTER_ADDTREE_IN_WIDTH_THRESHOLD 0
directive set -CLUSTER_ADDTREE_IN_COUNT_THRESHOLD 0
/CLUSTER_ADDTREE_IN_COUNT_THRESHOLD 0
directive set -CLUSTER_OPT_CONSTANT_INPUTS true
/CLUSTER_OPT_CONSTANT_INPUTS true
directive set -CLUSTER_RTL_SYN false
/CLUSTER_RTL_SYN false
directive set -CLUSTER_FAST_MODE false
/CLUSTER_FAST_MODE false
directive set -CLUSTER_TYPE combinational
/CLUSTER_TYPE combinational
directive set -PROTOTYPING_ENGINE oasys
/PROTOTYPING_ENGINE oasys
directive set -PIPELINE_RAMP_UP true
/PIPELINE_RAMP_UP true
go new
go compile
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
Creating project directory '/home/m111/m111061545/lab_catapult/catapult-for-soc-course/lab1_fir/03_multi_blks/Catapult/'. (PRJ-1)
Moving session transcript to file "/home/m111/m111061545/lab_catapult/catapult-for-soc-course/lab1_fir/03_multi_blks/catapult.log"
Front End called with arguments: -- /home/m111/m111061545/lab_catapult/catapult-for-soc-course/lab1_fir/03_multi_blks/top.h /home/m111/m111061545/lab_catapult/catapult-for-soc-course/lab1_fir/03_multi_blks/decimator.h /home/m111/m111061545/lab_catapult/catapult-for-soc-course/lab1_fir/03_multi_blks/fir.h (CIN-69)
Edison Design Group C++/C Front End - Version 6.3 (CIN-1)
Pragma 'hls_design<top>' detected on routine 'top::run' (CIN-6)
Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 6.08 seconds, memory usage 1513420kB, peak memory usage 1513420kB (SOL-9)

# Messages from "go compile"

# Info: Starting transformation 'compile' on solution 'top.v1' (SOL-8)
Generating synthesis internal form... (CIN-3)
Found top design routine 'top' specified by directive (CIN-52)
Inlining member function 'top::top' on object '' (CIN-64)
Inlining member function 'fir::fir' on object '' (CIN-64)
Synthesizing method 'fir::run' (CIN-13)
Inlining member function 'fir::run' on object '' (CIN-64)
Inlining routine 'operator>><19, true>' (CIN-14)
Optimizing block '/fir' ... (CIN-4)
INOUT port 'input' is only used as an input. (OPT-10)
INOUT port 'coeffs' is only used as an input. (OPT-10)
INOUT port 'output' is only used as an output. (OPT-11)
# Info: Partition '/fir/constructor' is found empty and is optimized away. (OPT-12)
Loop '/fir/run/SHIFT' iterated at most 8 times. (LOOP-2)
Loop '/fir/run/MAC' iterated at most 8 times. (LOOP-2)
Creating instance '/top/block0' of C Hierarchy 'fir' (CIN-204)
Creating instance '/top/block1' of C Hierarchy 'fir' (CIN-204)
Inlining member function 'decimator::decimator' on object '' (CIN-64)
Synthesizing method 'decimator::run' (CIN-13)
Inlining member function 'decimator::run' on object '' (CIN-64)
Optimizing block '/decimator' ... (CIN-4)
INOUT port 'din' is only used as an input. (OPT-10)
INOUT port 'dout' is only used as an output. (OPT-11)
# Info: Partition '/decimator/constructor' is found empty and is optimized away. (OPT-12)
Creating instance '/top/block2' of C Hierarchy 'decimator' (CIN-204)
Synthesizing method 'top::run' (CIN-13)
Inlining member function 'top::run' on object '' (CIN-64)
Optimizing block '/top' ... (CIN-4)
INOUT port 'din' is only used as an input. (OPT-10)
INOUT port 'coeffs' is only used as an input. (OPT-10)
INOUT port 'dout' is only used as an output. (OPT-11)
# Info: Partition '/top/constructor' is found empty and is optimized away. (OPT-12)
Design 'top' was read (SOL-1)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Warning: Hierarchical design detected - SLEC-CPC does not support design with hierarchy
# Info: CDesignChecker Shell script written to '/home/m111/m111061545/lab_catapult/catapult-for-soc-course/lab1_fir/03_multi_blks/Catapult/top.v1/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'top.v1': elapsed time 4.01 seconds, memory usage 1513420kB, peak memory usage 1578956kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 53, Real ops = 6, Vars = 20 (SOL-21)

# Messages from "go libraries"

solution library add nangate-45nm_beh -- -rtlsyntool OasysRTL -vendor Nangate -technology 045nm
solution library add ccs_sample_mem
go libraries
# Info: Starting transformation 'libraries' on solution 'top.v1' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/fpops.lib' [FPOPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_dw_ops.lib' [CCS_DW_OPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_connections.lib' [ccs_connections]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/nangate/nangate-45nm_beh.lib' [nangate-45nm_beh]... (LIB-49)
# Warning: Component library 'nangate-45nm_beh' created with a newer version of Catapult Library Builder, 2024.2/1091566 > 2024.1/1091966 (LIB-83)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_sample_mem.lib' [ccs_sample_mem]... (LIB-49)
# Info: Completed transformation 'libraries' on solution 'top.v1': elapsed time 0.41 seconds, memory usage 1513420kB, peak memory usage 1578956kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 53, Real ops = 6, Vars = 20 (SOL-21)

# Messages from "go assembly"

directive set -CLOCKS {clk {-CLOCK_PERIOD 10.0 -CLOCK_EDGE rising -CLOCK_UNCERTAINTY 0.0 -CLOCK_HIGH_TIME 5.0 -RESET_SYNC_NAME rst -RESET_ASYNC_NAME arst_n -RESET_KIND sync -RESET_SYNC_ACTIVE high -RESET_ASYNC_ACTIVE low -ENABLE_ACTIVE high}}
/CLOCKS {clk {-CLOCK_PERIOD 10.0 -CLOCK_EDGE rising -CLOCK_UNCERTAINTY 0.0 -CLOCK_HIGH_TIME 5.0 -RESET_SYNC_NAME rst -RESET_ASYNC_NAME arst_n -RESET_KIND sync -RESET_SYNC_ACTIVE high -RESET_ASYNC_ACTIVE low -ENABLE_ACTIVE high}}
go assembly
# Info: Starting transformation 'assembly' on solution 'top.v1' (SOL-8)
# Info: Partition '/top/run' is found empty and is optimized away. (OPT-12)
Variable '/top/coeffs' connected to multiple blocks (ASM-35)
# Info: Completed transformation 'assembly' on solution 'top.v1': elapsed time 0.37 seconds, memory usage 1513420kB, peak memory usage 1578956kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 53, Real ops = 8, Vars = 23 (SOL-21)

# Messages from "go architect"

# Info: Branching solution 'top.v4' at state 'assembly' (PRJ-2)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Warning: Hierarchical design detected - SLEC-CPC does not support design with hierarchy
# Info: CDesignChecker Shell script written to '/home/m111/m111061545/lab_catapult/catapult-for-soc-course/lab1_fir/03_multi_blks/Catapult/top.v4/CDesignChecker/design_checker.sh'
/top/decimator/run/main/PIPELINE_INIT_INTERVAL 0
directive set /top/decimator/run/main -UNROLL no
/top/decimator/run/main/UNROLL no
go extract
# Info: Starting transformation 'loops' on solution 'top.v4' (SOL-8)
Loop '/top/decimator/run/main' is left rolled. (LOOP-4)
Loop '/top/fir/run/SHIFT' is left rolled. (LOOP-4)
Loop '/top/fir/run/MAC' is left rolled. (LOOP-4)
Loop '/top/fir/run/main' is being partially unrolled 2 times. (LOOP-3)
Loop '/top/fir/run/main-1:MAC' is merged and folded into Loop 'main-1:SHIFT' (LOOP-9)
Loop '/top/fir/run/main-2:MAC' is merged and folded into Loop 'main-2:SHIFT' (LOOP-9)
# Info: Completed transformation 'loops' on solution 'top.v4': elapsed time 1.07 seconds, memory usage 1586544kB, peak memory usage 1587152kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 88, Real ops = 15, Vars = 30 (SOL-21)
# Info: Starting transformation 'memories' on solution 'top.v4' (SOL-8)
# Info: Completed transformation 'memories' on solution 'top.v4': elapsed time 0.31 seconds, memory usage 1586544kB, peak memory usage 1587152kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 165, Real ops = 61, Vars = 43 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'top.v4' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'top.v4': elapsed time 0.02 seconds, memory usage 1586544kB, peak memory usage 1587152kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 165, Real ops = 61, Vars = 43 (SOL-21)
# Info: Starting transformation 'architect' on solution 'top.v4' (SOL-8)
Design 'top' contains '109' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'top.v4': elapsed time 0.23 seconds, memory usage 1586544kB, peak memory usage 1587152kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 339, Real ops = 109, Vars = 83 (SOL-21)

# Messages from "go allocate"

# Info: Starting transformation 'allocate' on solution 'top.v4' (SOL-8)
Performing concurrent resource allocation and scheduling on '/top/decimator/run' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
Prescheduled LOOP '/top/decimator/run/main' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/top/decimator/run/run:rlp' (1 c-steps) (SCHD-7)
Prescheduled SEQUENTIAL '/top/decimator/run' (total length 3 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL '/top/decimator/run': Latency = 1, Area (Datapath, Register, Total) = 31.48, 19.15, 50.63 (CRAAS-11)
At least one feasible schedule exists. (CRAAS-9)
# Info: Final schedule of SEQUENTIAL '/top/decimator/run': Latency = 1, Area (Datapath, Register, Total) = 12.43, 19.15, 31.58 (CRAAS-12)
Resource allocation and scheduling done. (CRAAS-2)
Performing concurrent resource allocation and scheduling on '/top/fir/run' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
Prescheduled LOOP '/top/fir/run/main' (3 c-steps) (SCHD-7)
Prescheduled LOOP '/top/fir/run/run:rlp' (0 c-steps) (SCHD-7)
Prescheduled SEQUENTIAL '/top/fir/run' (total length 3 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL '/top/fir/run': Latency = 17, Area (Datapath, Register, Total) = 2849.65, 1334.26, 4183.90 (CRAAS-11)
At least one feasible schedule exists. (CRAAS-9)
Input operation 'MAC:asn#8' moved from c-step 1 to c-step 2 to save registers (SCHD-49)
Input operation 'MAC:asn#9' moved from c-step 1 to c-step 2 to save registers (SCHD-49)
Input operation 'MAC:asn#10' moved from c-step 1 to c-step 2 to save registers (SCHD-49)
Input operation 'MAC:asn#11' moved from c-step 1 to c-step 2 to save registers (SCHD-49)
Input operation 'MAC:asn#12' moved from c-step 1 to c-step 2 to save registers (SCHD-49)
Input operation 'MAC:asn#13' moved from c-step 1 to c-step 2 to save registers (SCHD-49)
Input operation 'MAC:asn#14' moved from c-step 1 to c-step 2 to save registers (SCHD-49)
Input operation 'MAC:asn#15' moved from c-step 1 to c-step 2 to save registers (SCHD-49)
# Info: Final schedule of SEQUENTIAL '/top/fir/run': Latency = 17, Area (Datapath, Register, Total) = 1697.15, 1219.34, 2916.49 (CRAAS-12)
Resource allocation and scheduling done. (CRAAS-2)
# Info: Applying user-supplied FIFO_DEPTH constraint of 0 to channel 'connect0' overriding computed fifo_depth of 2 (HIER-35)
# Info: Applying user-supplied FIFO_DEPTH constraint of 0 to channel 'connect1' overriding computed fifo_depth of 1 (HIER-35)
Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'top.v4': elapsed time 0.48 seconds, memory usage 1586544kB, peak memory usage 1587152kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 339, Real ops = 109, Vars = 83 (SOL-21)

# Messages from "go schedule"

# Info: Starting transformation 'schedule' on solution 'top.v4' (SOL-8)
Performing concurrent resource allocation and scheduling on '/top/decimator/run' (CRAAS-1)
Performing concurrent resource allocation and scheduling on '/top/fir/run' (CRAAS-1)
Global signal 'input:rsc.rdy' added to design 'fir' for component 'input:rsci' (LIB-3)
Global signal 'input:rsc.vld' added to design 'fir' for component 'input:rsci' (LIB-3)
Global signal 'input:rsc.dat' added to design 'fir' for component 'input:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'input:rsc' (SCHD-46)
Global signal 'output:rsc.rdy' added to design 'fir' for component 'output:rsci' (LIB-3)
Global signal 'output:rsc.vld' added to design 'fir' for component 'output:rsci' (LIB-3)
Global signal 'output:rsc.dat' added to design 'fir' for component 'output:rsci' (LIB-3)
Global signal 'din:rsc.rdy' added to design 'decimator' for component 'din:rsci' (LIB-3)
Global signal 'din:rsc.vld' added to design 'decimator' for component 'din:rsci' (LIB-3)
Global signal 'din:rsc.dat' added to design 'decimator' for component 'din:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'din:rsc' (SCHD-46)
Global signal 'dout:rsc.rdy' added to design 'decimator' for component 'dout:rsci' (LIB-3)
Global signal 'dout:rsc.vld' added to design 'decimator' for component 'dout:rsci' (LIB-3)
Global signal 'dout:rsc.dat' added to design 'decimator' for component 'dout:rsci' (LIB-3)
# Info: Loop '/top/fir/run/main' is pipelined with initiation interval 1 and no flushing (SCHD-43)
Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'top.v4': elapsed time 3.94 seconds, memory usage 1586544kB, peak memory usage 1587152kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 600, Real ops = 132, Vars = 270 (SOL-21)

# Messages from "go dpfsm"

# Info: Starting transformation 'dpfsm' on solution 'top.v4' (SOL-8)
Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'top.v4': elapsed time 0.91 seconds, memory usage 1586544kB, peak memory usage 1587152kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 561, Real ops = 275, Vars = 258 (SOL-21)

# Messages from "go extract"

# Info: Starting transformation 'instance' on solution 'top.v4' (SOL-8)
Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'top.v4': elapsed time 1.13 seconds, memory usage 1586544kB, peak memory usage 1587152kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 510, Real ops = 255, Vars = 492 (SOL-21)
# Info: Starting transformation 'extract' on solution 'top.v4' (SOL-8)
Report written to file 'rtl.rpt'
Generating scverify_top.cpp ()
Generating SCVerify ccs_wrapper_top.v ()
Netlist written to file 'rtl.v' (NET-4)
generate concat
order file name is: rtl.v_order.txt
Add dependent file: /usr/cadtool/mentor/Catapult/2024.1/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
Add dependent file: /usr/cadtool/mentor/Catapult/2024.1/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
Add dependent file: ./rtl.v
Finished writing concatenated file: /home/m111/m111061545/lab_catapult/catapult-for-soc-course/lab1_fir/03_multi_blks/Catapult/top.v4/concat_rtl.v
order file name is: rtl.v_order_sim.txt
Add dependent file: /usr/cadtool/mentor/Catapult/2024.1/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
Add dependent file: /usr/cadtool/mentor/Catapult/2024.1/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
Add dependent file: ./rtl.v
Finished writing concatenated simulation file: /home/m111/m111061545/lab_catapult/catapult-for-soc-course/lab1_fir/03_multi_blks/Catapult/top.v4/concat_sim_rtl.v
Generating SCVerify testbench files
Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'top.v4': elapsed time 3.16 seconds, memory usage 1586544kB, peak memory usage 1587152kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 507, Real ops = 256, Vars = 245 (SOL-21)
