#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Jan  3 22:32:56 2021
# Process ID: 17856
# Current directory: D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3756 D:\我的文档\大学本科课程\大三上学期课程\硬件综合设计\git-add_hazard\HardwareSynthesisDesign\HardwareSynthesisDesign.xpr
# Log file: D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/vivado.log
# Journal file: D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign'
INFO: [Project 1-313] Project file moved from 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/softwares/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 695.563 ; gain = 70.016
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/softwares/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/alu_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/aludec_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memwriteD, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:69]
INFO: [VRFC 10-2458] undeclared symbol memwriteE, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:112]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol stallE, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:207]
INFO: [VRFC 10-2458] undeclared symbol stallM, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:349]
INFO: [VRFC 10-2458] undeclared symbol stallW, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:350]
INFO: [VRFC 10-2458] undeclared symbol stallPC, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:351]
INFO: [VRFC 10-2458] undeclared symbol end_div, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:375]
INFO: [VRFC 10-2458] undeclared symbol address_error, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:479]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hazard_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_57inst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hilo_distribute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_distribute
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loadData_byteSelect
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:91]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:92]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux3x1_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux4x1_forwardD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1_forwardD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/saveData_Mask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saveData_Mask
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/sign_extend_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 752.020 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xelab -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/softwares/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wea' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'data_ram_wea' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:82]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'write_mask' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:98]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'memwriteM' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mips.v:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memtoregM' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:342]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'opdata1_i' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:372]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'opdata2_i' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:373]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'result_o' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:376]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:458]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'q' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:459]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:49]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:91]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:92]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.floprc(WIDTH=8)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux4x1_forwardD
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.mux3x1_forward
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.hazard_57inst
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.loadData_byteSelect
Compiling module xil_defaultlib.saveData_Mask
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.hilo_distribute
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 752.020 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.iram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.dram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
read data for debug:00000000
read data for debug:00000000
hi: 001101
hey: 1
read data for debug:00000000
read data for debug:00000000
read data for debug:000000ff
read data for debug:000000ff
hi: 001101
hey: 0
hi: 001101
hey: 1
read data for debug:000000ff
read data for debug:000000ff
read data for debug:000000ff
read data for debug:000000ff
read data for debug:000000ff
read data for debug:000000ff
reached lb
read data for debug:000000ff
reached lb
read data for debug:000000ff
reached lbu
final data: ffffffff
hi: 001101
hey: 1
read data for debug:000000ff
reached lbu
final data: 00000000
read data for debug:000000ff
read data for debug:000000ff
read data for debug:000000ff
read data for debug:000000bb
read data for debug:000000bb
reached lhu
hi: 001101
hey: 1
read data for debug:000000bb
reached lh
read data for debug:000000bb
read data for debug:000000bb
read data for debug:000000bb
reached lh
hi: 001101
hey: 1
read data for debug:000000bb
reached lh
read data for debug:000000bb
reached lhu
read data for debug:000000bb
hi: 001101
hey: 1
read data for debug:000000bb
read data for debug:000000bb
read data for debug:000000bb
read data for debug:00000077
read data for debug:00000077
reached lw
read data for debug:00000077
reached lw
read data for debug:00000077
read data for debug:00000077
read data for debug:00000077
read data for debug:00000077
read data for debug:00000077
read data for debug:00000077
read data for debug:00000077
read data for debug:00000077
read data for debug:00000077
read data for debug:00000077
read data for debug:00000077
read data for debug:00000077
read data for debug:00000077
read data for debug:00000077
read data for debug:00000077
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 773.898 ; gain = 21.426
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 773.898 ; gain = 21.879
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/test/u/dp/instrD}} 
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/test/u/dp/instrE}} 
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/test/u/dp/instrM}} 
save_wave_config {D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/softwares/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xelab -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/softwares/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wea' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'data_ram_wea' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:82]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'write_mask' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:98]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'memwriteM' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mips.v:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memtoregM' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:342]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'opdata1_i' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:372]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'opdata2_i' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:373]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'result_o' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:376]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:458]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'q' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:459]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:49]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:91]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:92]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.iram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.dram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
read data for debug:00000000
read data for debug:00000000
hi: 001101
hey: 1
read data for debug:00000000
read data for debug:00000000
read data for debug:000000ff
read data for debug:000000ff
hi: 001101
hey: 0
hi: 001101
hey: 1
read data for debug:000000ff
read data for debug:000000ff
read data for debug:000000ff
read data for debug:000000ff
read data for debug:000000ff
read data for debug:000000ff
reached lb
read data for debug:000000ff
reached lb
read data for debug:000000ff
reached lbu
final data: ffffffff
hi: 001101
hey: 1
read data for debug:000000ff
reached lbu
final data: 00000000
read data for debug:000000ff
read data for debug:000000ff
read data for debug:000000ff
read data for debug:000000bb
read data for debug:000000bb
reached lhu
hi: 001101
hey: 1
read data for debug:000000bb
reached lh
read data for debug:000000bb
read data for debug:000000bb
read data for debug:000000bb
reached lh
hi: 001101
hey: 1
read data for debug:000000bb
reached lh
read data for debug:000000bb
reached lhu
read data for debug:000000bb
hi: 001101
hey: 1
read data for debug:000000bb
read data for debug:000000bb
read data for debug:000000bb
read data for debug:00000077
read data for debug:00000077
reached lw
read data for debug:00000077
reached lw
read data for debug:00000077
read data for debug:00000077
read data for debug:00000077
read data for debug:00000077
read data for debug:00000077
read data for debug:00000077
read data for debug:00000077
read data for debug:00000077
read data for debug:00000077
read data for debug:00000077
read data for debug:00000077
read data for debug:00000077
read data for debug:00000077
read data for debug:00000077
read data for debug:00000077
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 813.922 ; gain = 0.000
save_wave_config {D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/softwares/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/alu_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/aludec_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memwriteD, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:69]
INFO: [VRFC 10-2458] undeclared symbol memwriteE, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:112]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol stallE, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:207]
INFO: [VRFC 10-2458] undeclared symbol stallM, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:349]
INFO: [VRFC 10-2458] undeclared symbol stallW, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:350]
INFO: [VRFC 10-2458] undeclared symbol stallPC, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:351]
INFO: [VRFC 10-2458] undeclared symbol end_div, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:375]
INFO: [VRFC 10-2458] undeclared symbol address_error, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:479]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hazard_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_57inst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hilo_distribute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_distribute
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loadData_byteSelect
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:91]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:92]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux3x1_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux4x1_forwardD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1_forwardD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/saveData_Mask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saveData_Mask
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/sign_extend_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
ERROR: [VRFC 10-2989] 'aluoutM' is not declared [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:67]
ERROR: [VRFC 10-2865] module 'top' ignored due to previous errors [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:23]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 990.074 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 990.074 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/softwares/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/alu_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/aludec_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memwriteD, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:69]
INFO: [VRFC 10-2458] undeclared symbol memwriteE, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:112]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol stallE, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:207]
INFO: [VRFC 10-2458] undeclared symbol stallM, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:349]
INFO: [VRFC 10-2458] undeclared symbol stallW, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:350]
INFO: [VRFC 10-2458] undeclared symbol stallPC, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:351]
INFO: [VRFC 10-2458] undeclared symbol end_div, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:375]
INFO: [VRFC 10-2458] undeclared symbol address_error, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:479]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hazard_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_57inst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hilo_distribute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_distribute
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loadData_byteSelect
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:91]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:92]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux3x1_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux4x1_forwardD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1_forwardD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/saveData_Mask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saveData_Mask
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/sign_extend_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 990.074 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xelab -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/softwares/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wea' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'data_ram_wea' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:82]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'write_mask' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:98]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'memwriteM' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mips.v:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memtoregM' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:342]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'opdata1_i' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:372]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'opdata2_i' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:373]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'result_o' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:376]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:458]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'q' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:459]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:49]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:91]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:92]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.floprc(WIDTH=8)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux4x1_forwardD
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.mux3x1_forward
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.hazard_57inst
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.loadData_byteSelect
Compiling module xil_defaultlib.saveData_Mask
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.hilo_distribute
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.iram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.dram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
read data for debug:00000000
read data for debug:00000000
hi: 001101
hey: 1
read data for debug:00000000
read data for debug:00000000
read data for debug:000000ff
read data for debug:000000ff
hi: 001101
hey: 0
hi: 001101
hey: 1
read data for debug:000000ff
read data for debug:000000ff
read data for debug:000000ff
read data for debug:000000ff
read data for debug:000000ff
read data for debug:000000ff
reached lb
read data for debug:000000ff
reached lb
read data for debug:000000ff
reached lbu
final data: ffffffff
hi: 001101
hey: 1
read data for debug:000000ff
reached lbu
final data: 00000000
read data for debug:000000ff
read data for debug:000000ff
read data for debug:000000ff
read data for debug:000000bb
read data for debug:000000bb
reached lhu
hi: 001101
hey: 1
read data for debug:000000bb
reached lh
read data for debug:000000bb
read data for debug:000000bb
read data for debug:000000bb
reached lh
hi: 001101
hey: 1
read data for debug:000000bb
reached lh
read data for debug:000000bb
reached lhu
read data for debug:000000bb
hi: 001101
hey: 1
read data for debug:000000bb
read data for debug:000000bb
read data for debug:000000bb
read data for debug:00000077
read data for debug:00000077
reached lw
read data for debug:00000077
reached lw
read data for debug:00000077
read data for debug:00000077
read data for debug:00000077
read data for debug:00000077
read data for debug:00000077
read data for debug:00000077
read data for debug:00000077
read data for debug:00000077
read data for debug:00000077
read data for debug:00000077
read data for debug:00000077
read data for debug:00000077
read data for debug:00000077
read data for debug:00000077
read data for debug:00000077
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 990.074 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/softwares/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/alu_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/aludec_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memwriteD, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:69]
INFO: [VRFC 10-2458] undeclared symbol memwriteE, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:112]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol stallE, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:207]
INFO: [VRFC 10-2458] undeclared symbol stallM, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:349]
INFO: [VRFC 10-2458] undeclared symbol stallW, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:350]
INFO: [VRFC 10-2458] undeclared symbol stallPC, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:351]
INFO: [VRFC 10-2458] undeclared symbol end_div, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:375]
INFO: [VRFC 10-2458] undeclared symbol address_error, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:479]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hazard_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_57inst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hilo_distribute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_distribute
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loadData_byteSelect
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:67]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:68]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:69]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:95]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:96]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux3x1_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux4x1_forwardD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1_forwardD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/saveData_Mask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saveData_Mask
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/sign_extend_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 990.074 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xelab -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/softwares/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'op' on this module [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:464]
ERROR: [VRFC 10-3180] cannot find port 'op' on this module [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:473]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 990.074 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/softwares/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/alu_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/aludec_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memwriteD, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:69]
INFO: [VRFC 10-2458] undeclared symbol memwriteE, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:112]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol stallE, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:207]
INFO: [VRFC 10-2458] undeclared symbol stallM, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:349]
INFO: [VRFC 10-2458] undeclared symbol stallW, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:350]
INFO: [VRFC 10-2458] undeclared symbol stallPC, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:351]
INFO: [VRFC 10-2458] undeclared symbol end_div, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:375]
INFO: [VRFC 10-2458] undeclared symbol address_error, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:479]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hazard_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_57inst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hilo_distribute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_distribute
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loadData_byteSelect
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:67]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:68]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:69]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:95]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:96]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux3x1_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux4x1_forwardD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1_forwardD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/saveData_Mask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saveData_Mask
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/sign_extend_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 990.074 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xelab -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/softwares/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wea' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'data_ram_wea' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:82]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'write_mask' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:98]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'memwriteM' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mips.v:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memtoregM' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:342]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'opdata1_i' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:372]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'opdata2_i' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:373]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'result_o' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:376]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:458]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'q' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:459]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:49]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:67]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:68]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:69]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:95]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:96]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.floprc(WIDTH=8)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux4x1_forwardD
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.mux3x1_forward
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.hazard_57inst
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.loadData_byteSelect
Compiling module xil_defaultlib.saveData_Mask
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.hilo_distribute
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.iram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.dram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
read data for debug:00000000
read data for debug:00000000
hi: 001101
hey: 1
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
hi: 001101
hey: 0
hi: 001101
hey: 1
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
hi: 001101
hey: 1
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
hi: 001101
hey: 1
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
hi: 001101
hey: 1
read data for debug:00000000
read data for debug:00000000
hi: 001101
hey: 1
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 990.074 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/softwares/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/alu_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/aludec_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memwriteD, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:69]
INFO: [VRFC 10-2458] undeclared symbol memwriteE, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:112]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol stallE, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:207]
INFO: [VRFC 10-2458] undeclared symbol stallM, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:349]
INFO: [VRFC 10-2458] undeclared symbol stallW, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:350]
INFO: [VRFC 10-2458] undeclared symbol stallPC, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:351]
INFO: [VRFC 10-2458] undeclared symbol end_div, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:375]
INFO: [VRFC 10-2458] undeclared symbol address_error, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:479]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hazard_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_57inst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hilo_distribute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_distribute
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loadData_byteSelect
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:67]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:68]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:69]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:95]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:96]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux3x1_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux4x1_forwardD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1_forwardD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/saveData_Mask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saveData_Mask
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/sign_extend_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 990.074 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xelab -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/softwares/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wea' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'data_ram_wea' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:82]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'write_mask' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:98]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'memwriteM' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mips.v:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memtoregM' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:342]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'opdata1_i' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:372]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'opdata2_i' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:373]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'result_o' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:376]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:458]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'q' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:459]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:49]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:67]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:68]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:69]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:95]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:96]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.floprc(WIDTH=8)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux4x1_forwardD
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.mux3x1_forward
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.hazard_57inst
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.loadData_byteSelect
Compiling module xil_defaultlib.saveData_Mask
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.hilo_distribute
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.iram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.dram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
read data for debug:00000000
read data for debug:00000000
hi: 001101
hey: 1
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
hi: 001101
hey: 0
hi: 001101
hey: 1
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
hi: 001101
hey: 1
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
hi: 001101
hey: 1
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
hi: 001101
hey: 1
read data for debug:00000000
read data for debug:00000000
hi: 001101
hey: 1
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 990.074 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/softwares/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/alu_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/aludec_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memwriteD, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:69]
INFO: [VRFC 10-2458] undeclared symbol memwriteE, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:112]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol stallE, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:207]
INFO: [VRFC 10-2458] undeclared symbol stallM, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:349]
INFO: [VRFC 10-2458] undeclared symbol stallW, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:350]
INFO: [VRFC 10-2458] undeclared symbol stallPC, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:351]
INFO: [VRFC 10-2458] undeclared symbol end_div, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:375]
INFO: [VRFC 10-2458] undeclared symbol address_error, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:479]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hazard_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_57inst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hilo_distribute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_distribute
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loadData_byteSelect
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:67]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:68]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:69]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:95]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:96]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux3x1_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux4x1_forwardD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1_forwardD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/saveData_Mask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saveData_Mask
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/sign_extend_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 990.074 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xelab -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/softwares/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'data_ram_wea' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:82]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'memwriteM' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mips.v:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memtoregM' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:342]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'opdata1_i' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:372]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'opdata2_i' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:373]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'result_o' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:376]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:458]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'q' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:459]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:49]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:67]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:68]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:69]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:95]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:96]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.floprc(WIDTH=8)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux4x1_forwardD
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.mux3x1_forward
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.hazard_57inst
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.loadData_byteSelect
Compiling module xil_defaultlib.saveData_Mask
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.hilo_distribute
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.iram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.dram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
read data for debug:00000000
read data for debug:00000000
hi: 001101
hey: 1
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
hi: 001101
hey: 0
hi: 001101
hey: 1
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
hi: 001101
hey: 1
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
hi: 001101
hey: 1
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
hi: 001101
hey: 1
read data for debug:00000000
read data for debug:00000000
hi: 001101
hey: 1
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
read data for debug:00000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 990.074 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/softwares/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/alu_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/aludec_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memwriteD, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:69]
INFO: [VRFC 10-2458] undeclared symbol memwriteE, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:112]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol stallE, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:207]
INFO: [VRFC 10-2458] undeclared symbol stallM, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:349]
INFO: [VRFC 10-2458] undeclared symbol stallW, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:350]
INFO: [VRFC 10-2458] undeclared symbol stallPC, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:351]
INFO: [VRFC 10-2458] undeclared symbol end_div, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:375]
INFO: [VRFC 10-2458] undeclared symbol address_error, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:479]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hazard_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_57inst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hilo_distribute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_distribute
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loadData_byteSelect
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:67]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:68]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:69]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:95]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:96]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux3x1_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux4x1_forwardD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1_forwardD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/saveData_Mask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saveData_Mask
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/sign_extend_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1329.102 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xelab -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/softwares/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'data_ram_wea' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:82]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'memwriteM' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mips.v:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memtoregM' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:342]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'opdata1_i' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:372]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'opdata2_i' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:373]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'result_o' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:376]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:458]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'q' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:459]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:49]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:67]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:68]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:69]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:95]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:96]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.floprc(WIDTH=8)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux4x1_forwardD
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.mux3x1_forward
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.hazard_57inst
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.loadData_byteSelect
Compiling module xil_defaultlib.saveData_Mask
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.hilo_distribute
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.iram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.dram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
hi: 001101
hey: 1
hi: 001101
hey: 0
hi: 001101
hey: 1
hi: 001101
hey: 1
hi: 001101
hey: 1
hi: 001101
hey: 1
hi: 001101
hey: 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1329.102 ; gain = 0.000
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/test/u/dp/mem_wdata}} 
save_wave_config {D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg}
current_wave_config {testbench_behav.wcfg}
D:/??????/?ó?????γ?/?ó???????γ?/???×???è??/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg
add_wave {{/testbench/test/u/dp/mem_wdata_afterByteSelect}} 
save_wave_config {D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg}
current_wave_config {testbench_behav.wcfg}
D:/??????/?ó?????γ?/?ó???????γ?/???×???è??/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg
add_wave {{/testbench/test/u/dp/sbs/final_data}} 
save_wave_config {D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/softwares/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/alu_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/aludec_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memwriteD, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:69]
INFO: [VRFC 10-2458] undeclared symbol memwriteE, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:112]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol stallE, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:207]
INFO: [VRFC 10-2458] undeclared symbol stallM, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:349]
INFO: [VRFC 10-2458] undeclared symbol stallW, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:350]
INFO: [VRFC 10-2458] undeclared symbol stallPC, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:351]
INFO: [VRFC 10-2458] undeclared symbol end_div, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:375]
INFO: [VRFC 10-2458] undeclared symbol address_error, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:479]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hazard_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_57inst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hilo_distribute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_distribute
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loadData_byteSelect
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:67]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:68]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:69]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:95]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:96]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux3x1_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux4x1_forwardD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1_forwardD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/saveData_Mask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saveData_Mask
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/sign_extend_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1329.102 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xelab -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/softwares/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'data_ram_wea' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:82]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'memwriteM' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mips.v:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memtoregM' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:342]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'opdata1_i' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:372]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'opdata2_i' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:373]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'result_o' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:376]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:458]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'q' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:459]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:49]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:67]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:68]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:69]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:95]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:96]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.floprc(WIDTH=8)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux4x1_forwardD
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.mux3x1_forward
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.hazard_57inst
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.loadData_byteSelect
Compiling module xil_defaultlib.saveData_Mask
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.hilo_distribute
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.iram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.dram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
hi: 001101
hey: 1
hi: 001101
hey: 0
hi: 001101
hey: 1
hi: 001101
hey: 1
hi: 001101
hey: 1
hi: 001101
hey: 1
hi: 001101
hey: 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1329.102 ; gain = 0.000
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/test/u/dp/sbs/write_data}} 
save_wave_config {D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/softwares/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/alu_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/aludec_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memwriteD, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:69]
INFO: [VRFC 10-2458] undeclared symbol memwriteE, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:112]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol stallE, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:207]
INFO: [VRFC 10-2458] undeclared symbol stallM, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:349]
INFO: [VRFC 10-2458] undeclared symbol stallW, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:350]
INFO: [VRFC 10-2458] undeclared symbol stallPC, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:351]
INFO: [VRFC 10-2458] undeclared symbol end_div, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:375]
INFO: [VRFC 10-2458] undeclared symbol address_error, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:479]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hazard_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_57inst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hilo_distribute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_distribute
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loadData_byteSelect
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:67]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:68]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:69]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:95]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:96]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux3x1_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux4x1_forwardD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1_forwardD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/saveData_Mask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saveData_Mask
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/sign_extend_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1329.102 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xelab -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/softwares/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'data_ram_wea' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:82]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'memwriteM' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mips.v:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memtoregM' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:342]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'opdata1_i' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:372]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'opdata2_i' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:373]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'result_o' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:376]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:458]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'q' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:459]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:49]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:67]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:68]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:69]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:95]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:96]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.floprc(WIDTH=8)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux4x1_forwardD
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.mux3x1_forward
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.hazard_57inst
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.loadData_byteSelect
Compiling module xil_defaultlib.saveData_Mask
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.hilo_distribute
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.iram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.dram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
hi: 001101
hey: 1
hi: 001101
hey: 0
hi: 001101
hey: 1
hi: 001101
hey: 1
hi: 001101
hey: 1
hi: 001101
hey: 1
hi: 001101
hey: 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1329.102 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/softwares/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/alu_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/aludec_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memwriteD, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:69]
INFO: [VRFC 10-2458] undeclared symbol memwriteE, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:112]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol stallE, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:207]
INFO: [VRFC 10-2458] undeclared symbol stallM, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:349]
INFO: [VRFC 10-2458] undeclared symbol stallW, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:350]
INFO: [VRFC 10-2458] undeclared symbol stallPC, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:351]
INFO: [VRFC 10-2458] undeclared symbol end_div, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:375]
INFO: [VRFC 10-2458] undeclared symbol address_error, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:479]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hazard_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_57inst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hilo_distribute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_distribute
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loadData_byteSelect
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:67]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:68]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:69]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:95]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:96]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux3x1_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux4x1_forwardD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1_forwardD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/saveData_Mask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saveData_Mask
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/sign_extend_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1329.102 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xelab -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/softwares/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'data_ram_wea' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:82]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'memwriteM' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mips.v:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memtoregM' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:342]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'opdata1_i' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:372]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'opdata2_i' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:373]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'result_o' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:376]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:458]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'q' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:459]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:49]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:67]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:68]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:69]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:95]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:96]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.floprc(WIDTH=8)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux4x1_forwardD
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.mux3x1_forward
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.hazard_57inst
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.loadData_byteSelect
Compiling module xil_defaultlib.saveData_Mask
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.hilo_distribute
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.iram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.dram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
hi: 001101
hey: 1
hi: 001101
hey: 0
hi: 001101
hey: 1
hi: 001101
hey: 1
hi: 001101
hey: 1
hi: 001101
hey: 1
hi: 001101
hey: 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1329.102 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/softwares/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/alu_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/aludec_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memwriteD, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:69]
INFO: [VRFC 10-2458] undeclared symbol memwriteE, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:112]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol stallE, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:207]
INFO: [VRFC 10-2458] undeclared symbol stallM, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:349]
INFO: [VRFC 10-2458] undeclared symbol stallW, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:350]
INFO: [VRFC 10-2458] undeclared symbol stallPC, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:351]
INFO: [VRFC 10-2458] undeclared symbol end_div, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:375]
INFO: [VRFC 10-2458] undeclared symbol address_error, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:479]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hazard_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_57inst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hilo_distribute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_distribute
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loadData_byteSelect
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:67]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:68]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:69]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:95]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:96]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux3x1_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux4x1_forwardD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1_forwardD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/saveData_Mask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saveData_Mask
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/sign_extend_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1329.102 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xelab -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/softwares/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'data_ram_wea' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:82]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'memwriteM' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mips.v:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memtoregM' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:342]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'opdata1_i' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:372]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'opdata2_i' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:373]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'result_o' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:376]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:458]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'q' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:459]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:49]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:67]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:68]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:69]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:95]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:96]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.floprc(WIDTH=8)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux4x1_forwardD
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.mux3x1_forward
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.hazard_57inst
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.loadData_byteSelect
Compiling module xil_defaultlib.saveData_Mask
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.hilo_distribute
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.iram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.dram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
hi: 001101
hey: 1
hi: 001101
hey: 0
hi: 001101
hey: 1
reached lb
instrM: 80010003
reached lb
instrM: 80010003
reached lbu
instrM: 90010002
final data: ffffffff
hi: 001101
hey: 1
reached lbu
instrM: 90010002
final data: 000000ee
reached lhu
hi: 001101
hey: 1
reached lhu
reached lh
reached lh
hi: 001101
hey: 1
reached lh
reached lhu
reached lhu
hi: 001101
hey: 1
reached lw
reached lw
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1329.102 ; gain = 0.000
save_wave_config {D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/softwares/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/alu_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/aludec_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memwriteD, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:69]
INFO: [VRFC 10-2458] undeclared symbol memwriteE, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:112]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol stallE, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:207]
INFO: [VRFC 10-2458] undeclared symbol stallM, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:349]
INFO: [VRFC 10-2458] undeclared symbol stallW, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:350]
INFO: [VRFC 10-2458] undeclared symbol stallPC, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:351]
INFO: [VRFC 10-2458] undeclared symbol end_div, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:375]
INFO: [VRFC 10-2458] undeclared symbol address_error, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:479]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hazard_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_57inst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hilo_distribute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_distribute
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loadData_byteSelect
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:67]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:68]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:69]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:95]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:96]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux3x1_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux4x1_forwardD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1_forwardD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/saveData_Mask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saveData_Mask
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/sign_extend_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1329.102 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xelab -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/softwares/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'data_ram_wea' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:82]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'memwriteM' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mips.v:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memtoregM' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:342]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'opdata1_i' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:372]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'opdata2_i' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:373]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'result_o' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:376]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:458]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'q' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:459]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:49]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:67]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:68]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:69]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:95]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:96]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.floprc(WIDTH=8)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux4x1_forwardD
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.mux3x1_forward
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.hazard_57inst
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.loadData_byteSelect
Compiling module xil_defaultlib.saveData_Mask
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.hilo_distribute
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.iram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.dram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
hi: 001101
hey: 1
hi: 001101
hey: 0
hi: 001101
hey: 1
reached lb
instrM: 80010003
reached lb
instrM: 80010003
reached lbu
instrM: 90010002
final data: ffffffff
hi: 001101
hey: 1
reached lbu
instrM: 90010002
final data: 000000ee
reached lhu
hi: 001101
hey: 1
reached lhu
reached lh
reached lh
hi: 001101
hey: 1
reached lh
reached lhu
reached lhu
hi: 001101
hey: 1
reached lw
reached lw
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1329.102 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/softwares/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/alu_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/aludec_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memwriteD, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:69]
INFO: [VRFC 10-2458] undeclared symbol memwriteE, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:112]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol stallE, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:207]
INFO: [VRFC 10-2458] undeclared symbol stallM, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:349]
INFO: [VRFC 10-2458] undeclared symbol stallW, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:350]
INFO: [VRFC 10-2458] undeclared symbol stallPC, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:351]
INFO: [VRFC 10-2458] undeclared symbol end_div, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:375]
INFO: [VRFC 10-2458] undeclared symbol address_error, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:479]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hazard_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_57inst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hilo_distribute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_distribute
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loadData_byteSelect
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:67]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:68]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:69]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:95]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:96]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux3x1_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux4x1_forwardD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1_forwardD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/saveData_Mask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saveData_Mask
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/sign_extend_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1329.102 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xelab -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/softwares/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'data_ram_wea' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:82]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'memwriteM' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mips.v:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memtoregM' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:342]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'opdata1_i' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:372]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'opdata2_i' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:373]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'result_o' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:376]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:458]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'q' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:459]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:49]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:67]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:68]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:69]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:95]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:96]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.floprc(WIDTH=8)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux4x1_forwardD
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.mux3x1_forward
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.hazard_57inst
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.loadData_byteSelect
Compiling module xil_defaultlib.saveData_Mask
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.hilo_distribute
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.iram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.dram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
hi: 001101
hey: 1
hi: 001101
hey: 0
hi: 001101
hey: 1
reached lb
reached lb
reached lbu
final data: ffffffff
hi: 001101
hey: 1
reached lbu
final data: 000000ee
reached lhu
hi: 001101
hey: 1
reached lhu
reached lh
reached lh
hi: 001101
hey: 1
reached lh
reached lhu
reached lhu
hi: 001101
hey: 1
reached lw
reached lw
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1329.102 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/softwares/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/alu_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/aludec_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memwriteD, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:69]
INFO: [VRFC 10-2458] undeclared symbol memwriteE, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:112]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol stallE, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:207]
INFO: [VRFC 10-2458] undeclared symbol stallM, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:349]
INFO: [VRFC 10-2458] undeclared symbol stallW, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:350]
INFO: [VRFC 10-2458] undeclared symbol stallPC, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:351]
INFO: [VRFC 10-2458] undeclared symbol end_div, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:375]
INFO: [VRFC 10-2458] undeclared symbol address_error, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:479]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hazard_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_57inst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hilo_distribute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_distribute
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loadData_byteSelect
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:67]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:68]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:69]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:95]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:96]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux3x1_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux4x1_forwardD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1_forwardD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/saveData_Mask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saveData_Mask
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/sign_extend_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1329.102 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xelab -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/softwares/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'data_ram_wea' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:82]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'memwriteM' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mips.v:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memtoregM' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:342]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'opdata1_i' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:372]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'opdata2_i' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:373]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'result_o' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:376]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:458]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'q' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:459]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:49]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:67]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:68]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:69]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:95]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:96]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.floprc(WIDTH=8)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux4x1_forwardD
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.mux3x1_forward
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.hazard_57inst
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.loadData_byteSelect
Compiling module xil_defaultlib.saveData_Mask
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.hilo_distribute
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.iram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.dram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
hi: 001101
hey: 1
hi: 001101
hey: 0
hi: 001101
hey: 1
reached lb
reached lb
reached lbu
final data: ffffffcc
hi: 001101
hey: 1
reached lbu
final data: 000000dd
reached lhu
hi: 001101
hey: 1
reached lhu
reached lh
reached lh
hi: 001101
hey: 1
reached lh
reached lhu
reached lhu
hi: 001101
hey: 1
reached lw
reached lw
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1329.102 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/softwares/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/alu_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/aludec_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memwriteD, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:69]
INFO: [VRFC 10-2458] undeclared symbol memwriteE, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:112]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol stallE, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:207]
INFO: [VRFC 10-2458] undeclared symbol stallM, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:349]
INFO: [VRFC 10-2458] undeclared symbol stallW, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:350]
INFO: [VRFC 10-2458] undeclared symbol stallPC, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:351]
INFO: [VRFC 10-2458] undeclared symbol end_div, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:375]
INFO: [VRFC 10-2458] undeclared symbol address_error, assumed default net type wire [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:479]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hazard_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_57inst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hilo_distribute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_distribute
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loadData_byteSelect
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:127]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:128]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:129]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:130]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:155]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:156]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux3x1_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mux4x1_forwardD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1_forwardD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/saveData_Mask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saveData_Mask
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/sign_extend_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1329.102 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xelab -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/softwares/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'data_ram_wea' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:82]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'memwriteM' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/mips.v:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memtoregM' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:342]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'opdata1_i' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:372]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'opdata2_i' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:373]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'result_o' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:376]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:458]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'q' [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:459]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:49]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:127]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:128]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:129]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:130]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:155]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:156]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.floprc(WIDTH=8)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux4x1_forwardD
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.mux3x1_forward
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.hazard_57inst
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.loadData_byteSelect
Compiling module xil_defaultlib.saveData_Mask
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.hilo_distribute
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/我的文档/大学本科课程/大三上学期课程/硬件综合设计/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.iram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.dram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
hi: 001101
hey: 1
hi: 001101
hey: 0
hi: 001101
hey: 1
reached lb
reached lbu
hi: 001101
hey: 1
reached lhu
hi: 001101
hey: 1
reached lh
reached lh
hi: 001101
hey: 1
reached lhu
hi: 001101
hey: 1
reached lw
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1329.102 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan  4 00:26:54 2021...
