{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 24 15:37:28 2017 " "Info: Processing started: Fri Nov 24 15:37:28 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off COADEXP5 -c COADEXP5 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off COADEXP5 -c COADEXP5 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "EN " "Info: Assuming node \"EN\" is an undefined clock" {  } { { "COADEXP5.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/计组实验/COADEXP5-final/COADEXP5-字扩展/COADEXP5.bdf" { { 224 736 904 240 "EN" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "EN" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "COADEXP5.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/计组实验/COADEXP5-final/COADEXP5-字扩展/COADEXP5.bdf" { { 240 736 904 256 "CLK" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "2114:inst1\|inst2 " "Info: Detected gated clock \"2114:inst1\|inst2\" as buffer" {  } { { "2114.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/计组实验/COADEXP5-final/COADEXP5-字扩展/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "2114:inst1\|inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "2114:inst\|inst2 " "Info: Detected gated clock \"2114:inst\|inst2\" as buffer" {  } { { "2114.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/计组实验/COADEXP5-final/COADEXP5-字扩展/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "2114:inst\|inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "EN memory memory 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0 163.03 MHz Internal " "Info: Clock \"EN\" Internal fmax is restricted to 163.03 MHz between source memory \"2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0\" and destination memory \"2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "3.067 ns 3.067 ns 6.134 ns " "Info: fmax restricted to Clock High delay (3.067 ns) plus Clock Low delay (3.067 ns) : restricted to 6.134 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.931 ns + Longest memory memory " "Info: + Longest memory to memory delay is 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0 1 MEM M4K_X11_Y2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y2; Fanout = 1; MEM Node = '2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/计组实验/COADEXP5-final/COADEXP5-字扩展/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.931 ns) 2.931 ns 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M4K_X11_Y2 0 " "Info: 2: + IC(0.000 ns) + CELL(2.931 ns) = 2.931 ns; Loc. = M4K_X11_Y2; Fanout = 0; MEM Node = '2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/计组实验/COADEXP5-final/COADEXP5-字扩展/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.931 ns ( 100.00 % ) " "Info: Total cell delay = 2.931 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.931ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.019 ns - Smallest " "Info: - Smallest clock skew is -0.019 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "EN destination 6.064 ns + Shortest memory " "Info: + Shortest clock path from clock \"EN\" to destination memory is 6.064 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns EN 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'EN'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "COADEXP5.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/计组实验/COADEXP5-final/COADEXP5-字扩展/COADEXP5.bdf" { { 224 736 904 240 "EN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.146 ns) + CELL(0.370 ns) 3.656 ns 2114:inst\|inst2 2 COMB LCCOMB_X33_Y10_N16 1 " "Info: 2: + IC(2.146 ns) + CELL(0.370 ns) = 3.656 ns; Loc. = LCCOMB_X33_Y10_N16; Fanout = 1; COMB Node = '2114:inst\|inst2'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.516 ns" { EN 2114:inst|inst2 } "NODE_NAME" } } { "2114.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/计组实验/COADEXP5-final/COADEXP5-字扩展/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.000 ns) 4.393 ns 2114:inst\|inst2~clkctrl 3 COMB CLKCTRL_G4 19 " "Info: 3: + IC(0.737 ns) + CELL(0.000 ns) = 4.393 ns; Loc. = CLKCTRL_G4; Fanout = 19; COMB Node = '2114:inst\|inst2~clkctrl'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { 2114:inst|inst2 2114:inst|inst2~clkctrl } "NODE_NAME" } } { "2114.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/计组实验/COADEXP5-final/COADEXP5-字扩展/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.815 ns) 6.064 ns 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0 4 MEM M4K_X11_Y2 0 " "Info: 4: + IC(0.856 ns) + CELL(0.815 ns) = 6.064 ns; Loc. = M4K_X11_Y2; Fanout = 0; MEM Node = '2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.671 ns" { 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/计组实验/COADEXP5-final/COADEXP5-字扩展/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.325 ns ( 38.34 % ) " "Info: Total cell delay = 2.325 ns ( 38.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.739 ns ( 61.66 % ) " "Info: Total interconnect delay = 3.739 ns ( 61.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.064 ns" { EN 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "6.064 ns" { EN {} EN~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 2.146ns 0.737ns 0.856ns } { 0.000ns 1.140ns 0.370ns 0.000ns 0.815ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "EN source 6.083 ns - Longest memory " "Info: - Longest clock path from clock \"EN\" to source memory is 6.083 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns EN 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'EN'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "COADEXP5.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/计组实验/COADEXP5-final/COADEXP5-字扩展/COADEXP5.bdf" { { 224 736 904 240 "EN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.146 ns) + CELL(0.370 ns) 3.656 ns 2114:inst\|inst2 2 COMB LCCOMB_X33_Y10_N16 1 " "Info: 2: + IC(2.146 ns) + CELL(0.370 ns) = 3.656 ns; Loc. = LCCOMB_X33_Y10_N16; Fanout = 1; COMB Node = '2114:inst\|inst2'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.516 ns" { EN 2114:inst|inst2 } "NODE_NAME" } } { "2114.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/计组实验/COADEXP5-final/COADEXP5-字扩展/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.000 ns) 4.393 ns 2114:inst\|inst2~clkctrl 3 COMB CLKCTRL_G4 19 " "Info: 3: + IC(0.737 ns) + CELL(0.000 ns) = 4.393 ns; Loc. = CLKCTRL_G4; Fanout = 19; COMB Node = '2114:inst\|inst2~clkctrl'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { 2114:inst|inst2 2114:inst|inst2~clkctrl } "NODE_NAME" } } { "2114.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/计组实验/COADEXP5-final/COADEXP5-字扩展/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.834 ns) 6.083 ns 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0 4 MEM M4K_X11_Y2 1 " "Info: 4: + IC(0.856 ns) + CELL(0.834 ns) = 6.083 ns; Loc. = M4K_X11_Y2; Fanout = 1; MEM Node = '2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.690 ns" { 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/计组实验/COADEXP5-final/COADEXP5-字扩展/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.344 ns ( 38.53 % ) " "Info: Total cell delay = 2.344 ns ( 38.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.739 ns ( 61.47 % ) " "Info: Total interconnect delay = 3.739 ns ( 61.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.083 ns" { EN 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "6.083 ns" { EN {} EN~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 2.146ns 0.737ns 0.856ns } { 0.000ns 1.140ns 0.370ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.064 ns" { EN 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "6.064 ns" { EN {} EN~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 2.146ns 0.737ns 0.856ns } { 0.000ns 1.140ns 0.370ns 0.000ns 0.815ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.083 ns" { EN 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "6.083 ns" { EN {} EN~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 2.146ns 0.737ns 0.856ns } { 0.000ns 1.140ns 0.370ns 0.000ns 0.834ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_vta1.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/计组实验/COADEXP5-final/COADEXP5-字扩展/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_vta1.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/计组实验/COADEXP5-final/COADEXP5-字扩展/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.931ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.064 ns" { EN 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "6.064 ns" { EN {} EN~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 2.146ns 0.737ns 0.856ns } { 0.000ns 1.140ns 0.370ns 0.000ns 0.815ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.083 ns" { EN 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "6.083 ns" { EN {} EN~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 2.146ns 0.737ns 0.856ns } { 0.000ns 1.140ns 0.370ns 0.000ns 0.834ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_vta1.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/计组实验/COADEXP5-final/COADEXP5-字扩展/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK memory memory 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0 163.03 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 163.03 MHz between source memory \"2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0\" and destination memory \"2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "3.067 ns 3.067 ns 6.134 ns " "Info: fmax restricted to Clock High delay (3.067 ns) plus Clock Low delay (3.067 ns) : restricted to 6.134 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.931 ns + Longest memory memory " "Info: + Longest memory to memory delay is 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0 1 MEM M4K_X11_Y2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y2; Fanout = 1; MEM Node = '2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/计组实验/COADEXP5-final/COADEXP5-字扩展/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.931 ns) 2.931 ns 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M4K_X11_Y2 0 " "Info: 2: + IC(0.000 ns) + CELL(2.931 ns) = 2.931 ns; Loc. = M4K_X11_Y2; Fanout = 0; MEM Node = '2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/计组实验/COADEXP5-final/COADEXP5-字扩展/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.931 ns ( 100.00 % ) " "Info: Total cell delay = 2.931 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.931ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.019 ns - Smallest " "Info: - Smallest clock skew is -0.019 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 4.766 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLK\" to destination memory is 4.766 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 2 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 2; CLK Node = 'CLK'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "COADEXP5.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/计组实验/COADEXP5-final/COADEXP5-字扩展/COADEXP5.bdf" { { 240 736 904 256 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.624 ns) 2.358 ns 2114:inst\|inst2 2 COMB LCCOMB_X33_Y10_N16 1 " "Info: 2: + IC(0.584 ns) + CELL(0.624 ns) = 2.358 ns; Loc. = LCCOMB_X33_Y10_N16; Fanout = 1; COMB Node = '2114:inst\|inst2'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.208 ns" { CLK 2114:inst|inst2 } "NODE_NAME" } } { "2114.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/计组实验/COADEXP5-final/COADEXP5-字扩展/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.000 ns) 3.095 ns 2114:inst\|inst2~clkctrl 3 COMB CLKCTRL_G4 19 " "Info: 3: + IC(0.737 ns) + CELL(0.000 ns) = 3.095 ns; Loc. = CLKCTRL_G4; Fanout = 19; COMB Node = '2114:inst\|inst2~clkctrl'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { 2114:inst|inst2 2114:inst|inst2~clkctrl } "NODE_NAME" } } { "2114.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/计组实验/COADEXP5-final/COADEXP5-字扩展/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.815 ns) 4.766 ns 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0 4 MEM M4K_X11_Y2 0 " "Info: 4: + IC(0.856 ns) + CELL(0.815 ns) = 4.766 ns; Loc. = M4K_X11_Y2; Fanout = 0; MEM Node = '2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.671 ns" { 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/计组实验/COADEXP5-final/COADEXP5-字扩展/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.589 ns ( 54.32 % ) " "Info: Total cell delay = 2.589 ns ( 54.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.177 ns ( 45.68 % ) " "Info: Total interconnect delay = 2.177 ns ( 45.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.766 ns" { CLK 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "4.766 ns" { CLK {} CLK~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.584ns 0.737ns 0.856ns } { 0.000ns 1.150ns 0.624ns 0.000ns 0.815ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 4.785 ns - Longest memory " "Info: - Longest clock path from clock \"CLK\" to source memory is 4.785 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 2 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 2; CLK Node = 'CLK'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "COADEXP5.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/计组实验/COADEXP5-final/COADEXP5-字扩展/COADEXP5.bdf" { { 240 736 904 256 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.624 ns) 2.358 ns 2114:inst\|inst2 2 COMB LCCOMB_X33_Y10_N16 1 " "Info: 2: + IC(0.584 ns) + CELL(0.624 ns) = 2.358 ns; Loc. = LCCOMB_X33_Y10_N16; Fanout = 1; COMB Node = '2114:inst\|inst2'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.208 ns" { CLK 2114:inst|inst2 } "NODE_NAME" } } { "2114.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/计组实验/COADEXP5-final/COADEXP5-字扩展/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.000 ns) 3.095 ns 2114:inst\|inst2~clkctrl 3 COMB CLKCTRL_G4 19 " "Info: 3: + IC(0.737 ns) + CELL(0.000 ns) = 3.095 ns; Loc. = CLKCTRL_G4; Fanout = 19; COMB Node = '2114:inst\|inst2~clkctrl'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { 2114:inst|inst2 2114:inst|inst2~clkctrl } "NODE_NAME" } } { "2114.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/计组实验/COADEXP5-final/COADEXP5-字扩展/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.834 ns) 4.785 ns 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0 4 MEM M4K_X11_Y2 1 " "Info: 4: + IC(0.856 ns) + CELL(0.834 ns) = 4.785 ns; Loc. = M4K_X11_Y2; Fanout = 1; MEM Node = '2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.690 ns" { 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/计组实验/COADEXP5-final/COADEXP5-字扩展/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.608 ns ( 54.50 % ) " "Info: Total cell delay = 2.608 ns ( 54.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.177 ns ( 45.50 % ) " "Info: Total interconnect delay = 2.177 ns ( 45.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.785 ns" { CLK 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "4.785 ns" { CLK {} CLK~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.584ns 0.737ns 0.856ns } { 0.000ns 1.150ns 0.624ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.766 ns" { CLK 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "4.766 ns" { CLK {} CLK~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.584ns 0.737ns 0.856ns } { 0.000ns 1.150ns 0.624ns 0.000ns 0.815ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.785 ns" { CLK 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "4.785 ns" { CLK {} CLK~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.584ns 0.737ns 0.856ns } { 0.000ns 1.150ns 0.624ns 0.000ns 0.834ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_vta1.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/计组实验/COADEXP5-final/COADEXP5-字扩展/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_vta1.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/计组实验/COADEXP5-final/COADEXP5-字扩展/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.931ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.766 ns" { CLK 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "4.766 ns" { CLK {} CLK~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.584ns 0.737ns 0.856ns } { 0.000ns 1.150ns 0.624ns 0.000ns 0.815ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.785 ns" { CLK 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "4.785 ns" { CLK {} CLK~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.584ns 0.737ns 0.856ns } { 0.000ns 1.150ns 0.624ns 0.000ns 0.834ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_vta1.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/计组实验/COADEXP5-final/COADEXP5-字扩展/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg1 da1 CLK 4.043 ns memory " "Info: tsu for memory \"2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg1\" (data pin = \"da1\", clock pin = \"CLK\") is 4.043 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.782 ns + Longest pin memory " "Info: + Longest pin to memory delay is 8.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns da1 1 PIN PIN_80 2 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 2; PIN Node = 'da1'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { da1 } "NODE_NAME" } } { "COADEXP5.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/计组实验/COADEXP5-final/COADEXP5-字扩展/COADEXP5.bdf" { { 160 736 904 176 "da1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.670 ns) + CELL(0.128 ns) 8.782 ns 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg1 2 MEM M4K_X11_Y2 1 " "Info: 2: + IC(7.670 ns) + CELL(0.128 ns) = 8.782 ns; Loc. = M4K_X11_Y2; Fanout = 1; MEM Node = '2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg1'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.798 ns" { da1 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/计组实验/COADEXP5-final/COADEXP5-字扩展/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.112 ns ( 12.66 % ) " "Info: Total cell delay = 1.112 ns ( 12.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.670 ns ( 87.34 % ) " "Info: Total interconnect delay = 7.670 ns ( 87.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.782 ns" { da1 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "8.782 ns" { da1 {} da1~combout {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 7.670ns } { 0.000ns 0.984ns 0.128ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_vta1.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/计组实验/COADEXP5-final/COADEXP5-字扩展/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 4.785 ns - Shortest memory " "Info: - Shortest clock path from clock \"CLK\" to destination memory is 4.785 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 2 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 2; CLK Node = 'CLK'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "COADEXP5.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/计组实验/COADEXP5-final/COADEXP5-字扩展/COADEXP5.bdf" { { 240 736 904 256 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.624 ns) 2.358 ns 2114:inst\|inst2 2 COMB LCCOMB_X33_Y10_N16 1 " "Info: 2: + IC(0.584 ns) + CELL(0.624 ns) = 2.358 ns; Loc. = LCCOMB_X33_Y10_N16; Fanout = 1; COMB Node = '2114:inst\|inst2'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.208 ns" { CLK 2114:inst|inst2 } "NODE_NAME" } } { "2114.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/计组实验/COADEXP5-final/COADEXP5-字扩展/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.000 ns) 3.095 ns 2114:inst\|inst2~clkctrl 3 COMB CLKCTRL_G4 19 " "Info: 3: + IC(0.737 ns) + CELL(0.000 ns) = 3.095 ns; Loc. = CLKCTRL_G4; Fanout = 19; COMB Node = '2114:inst\|inst2~clkctrl'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { 2114:inst|inst2 2114:inst|inst2~clkctrl } "NODE_NAME" } } { "2114.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/计组实验/COADEXP5-final/COADEXP5-字扩展/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.834 ns) 4.785 ns 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg1 4 MEM M4K_X11_Y2 1 " "Info: 4: + IC(0.856 ns) + CELL(0.834 ns) = 4.785 ns; Loc. = M4K_X11_Y2; Fanout = 1; MEM Node = '2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg1'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.690 ns" { 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/计组实验/COADEXP5-final/COADEXP5-字扩展/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.608 ns ( 54.50 % ) " "Info: Total cell delay = 2.608 ns ( 54.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.177 ns ( 45.50 % ) " "Info: Total interconnect delay = 2.177 ns ( 45.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.785 ns" { CLK 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "4.785 ns" { CLK {} CLK~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 0.584ns 0.737ns 0.856ns } { 0.000ns 1.150ns 0.624ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.782 ns" { da1 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "8.782 ns" { da1 {} da1~combout {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 7.670ns } { 0.000ns 0.984ns 0.128ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.785 ns" { CLK 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "4.785 ns" { CLK {} CLK~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 0.584ns 0.737ns 0.856ns } { 0.000ns 1.150ns 0.624ns 0.000ns 0.834ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "EN do0 2114:inst1\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_we_reg 19.390 ns memory " "Info: tco from clock \"EN\" to destination pin \"do0\" through memory \"2114:inst1\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_we_reg\" is 19.390 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "EN source 6.088 ns + Longest memory " "Info: + Longest clock path from clock \"EN\" to source memory is 6.088 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns EN 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'EN'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "COADEXP5.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/计组实验/COADEXP5-final/COADEXP5-字扩展/COADEXP5.bdf" { { 224 736 904 240 "EN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.150 ns) + CELL(0.370 ns) 3.660 ns 2114:inst1\|inst2 2 COMB LCCOMB_X33_Y10_N2 1 " "Info: 2: + IC(2.150 ns) + CELL(0.370 ns) = 3.660 ns; Loc. = LCCOMB_X33_Y10_N2; Fanout = 1; COMB Node = '2114:inst1\|inst2'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.520 ns" { EN 2114:inst1|inst2 } "NODE_NAME" } } { "2114.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/计组实验/COADEXP5-final/COADEXP5-字扩展/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.000 ns) 4.398 ns 2114:inst1\|inst2~clkctrl 3 COMB CLKCTRL_G7 19 " "Info: 3: + IC(0.738 ns) + CELL(0.000 ns) = 4.398 ns; Loc. = CLKCTRL_G7; Fanout = 19; COMB Node = '2114:inst1\|inst2~clkctrl'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { 2114:inst1|inst2 2114:inst1|inst2~clkctrl } "NODE_NAME" } } { "2114.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/计组实验/COADEXP5-final/COADEXP5-字扩展/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.835 ns) 6.088 ns 2114:inst1\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_we_reg 4 MEM M4K_X11_Y3 4 " "Info: 4: + IC(0.855 ns) + CELL(0.835 ns) = 6.088 ns; Loc. = M4K_X11_Y3; Fanout = 4; MEM Node = '2114:inst1\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.690 ns" { 2114:inst1|inst2~clkctrl 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/计组实验/COADEXP5-final/COADEXP5-字扩展/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.345 ns ( 38.52 % ) " "Info: Total cell delay = 2.345 ns ( 38.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.743 ns ( 61.48 % ) " "Info: Total interconnect delay = 3.743 ns ( 61.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.088 ns" { EN 2114:inst1|inst2 2114:inst1|inst2~clkctrl 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "6.088 ns" { EN {} EN~combout {} 2114:inst1|inst2 {} 2114:inst1|inst2~clkctrl {} 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 2.150ns 0.738ns 0.855ns } { 0.000ns 1.140ns 0.370ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_vta1.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/计组实验/COADEXP5-final/COADEXP5-字扩展/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.042 ns + Longest memory pin " "Info: + Longest memory to pin delay is 13.042 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 2114:inst1\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X11_Y3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y3; Fanout = 4; MEM Node = '2114:inst1\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/计组实验/COADEXP5-final/COADEXP5-字扩展/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns 2114:inst1\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|q_a\[0\] 2 MEM M4K_X11_Y3 1 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X11_Y3; Fanout = 1; MEM Node = '2114:inst1\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|q_a\[0\]'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/计组实验/COADEXP5-final/COADEXP5-字扩展/db/altsyncram_vta1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.163 ns) + CELL(0.651 ns) 8.575 ns inst3 3 COMB LCCOMB_X28_Y18_N0 1 " "Info: 3: + IC(4.163 ns) + CELL(0.651 ns) = 8.575 ns; Loc. = LCCOMB_X28_Y18_N0; Fanout = 1; COMB Node = 'inst3'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.814 ns" { 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|q_a[0] inst3 } "NODE_NAME" } } { "COADEXP5.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/计组实验/COADEXP5-final/COADEXP5-字扩展/COADEXP5.bdf" { { 296 1560 1624 344 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.181 ns) + CELL(3.286 ns) 13.042 ns do0 4 PIN PIN_162 0 " "Info: 4: + IC(1.181 ns) + CELL(3.286 ns) = 13.042 ns; Loc. = PIN_162; Fanout = 0; PIN Node = 'do0'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.467 ns" { inst3 do0 } "NODE_NAME" } } { "COADEXP5.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/计组实验/COADEXP5-final/COADEXP5-字扩展/COADEXP5.bdf" { { 312 1640 1816 328 "do0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.698 ns ( 59.02 % ) " "Info: Total cell delay = 7.698 ns ( 59.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.344 ns ( 40.98 % ) " "Info: Total interconnect delay = 5.344 ns ( 40.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.042 ns" { 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|q_a[0] inst3 do0 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "13.042 ns" { 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg {} 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|q_a[0] {} inst3 {} do0 {} } { 0.000ns 0.000ns 4.163ns 1.181ns } { 0.000ns 3.761ns 0.651ns 3.286ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.088 ns" { EN 2114:inst1|inst2 2114:inst1|inst2~clkctrl 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "6.088 ns" { EN {} EN~combout {} 2114:inst1|inst2 {} 2114:inst1|inst2~clkctrl {} 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 2.150ns 0.738ns 0.855ns } { 0.000ns 1.140ns 0.370ns 0.000ns 0.835ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.042 ns" { 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|q_a[0] inst3 do0 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "13.042 ns" { 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg {} 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|q_a[0] {} inst3 {} do0 {} } { 0.000ns 0.000ns 4.163ns 1.181ns } { 0.000ns 3.761ns 0.651ns 3.286ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_address_reg2 ad2 EN -0.713 ns memory " "Info: th for memory \"2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_address_reg2\" (data pin = \"ad2\", clock pin = \"EN\") is -0.713 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "EN destination 6.084 ns + Longest memory " "Info: + Longest clock path from clock \"EN\" to destination memory is 6.084 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns EN 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'EN'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "COADEXP5.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/计组实验/COADEXP5-final/COADEXP5-字扩展/COADEXP5.bdf" { { 224 736 904 240 "EN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.146 ns) + CELL(0.370 ns) 3.656 ns 2114:inst\|inst2 2 COMB LCCOMB_X33_Y10_N16 1 " "Info: 2: + IC(2.146 ns) + CELL(0.370 ns) = 3.656 ns; Loc. = LCCOMB_X33_Y10_N16; Fanout = 1; COMB Node = '2114:inst\|inst2'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.516 ns" { EN 2114:inst|inst2 } "NODE_NAME" } } { "2114.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/计组实验/COADEXP5-final/COADEXP5-字扩展/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.000 ns) 4.393 ns 2114:inst\|inst2~clkctrl 3 COMB CLKCTRL_G4 19 " "Info: 3: + IC(0.737 ns) + CELL(0.000 ns) = 4.393 ns; Loc. = CLKCTRL_G4; Fanout = 19; COMB Node = '2114:inst\|inst2~clkctrl'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { 2114:inst|inst2 2114:inst|inst2~clkctrl } "NODE_NAME" } } { "2114.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/计组实验/COADEXP5-final/COADEXP5-字扩展/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.835 ns) 6.084 ns 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_address_reg2 4 MEM M4K_X11_Y2 4 " "Info: 4: + IC(0.856 ns) + CELL(0.835 ns) = 6.084 ns; Loc. = M4K_X11_Y2; Fanout = 4; MEM Node = '2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_address_reg2'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.691 ns" { 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/计组实验/COADEXP5-final/COADEXP5-字扩展/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.345 ns ( 38.54 % ) " "Info: Total cell delay = 2.345 ns ( 38.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.739 ns ( 61.46 % ) " "Info: Total interconnect delay = 3.739 ns ( 61.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.084 ns" { EN 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "6.084 ns" { EN {} EN~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 2.146ns 0.737ns 0.856ns } { 0.000ns 1.140ns 0.370ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.267 ns + " "Info: + Micro hold delay of destination is 0.267 ns" {  } { { "db/altsyncram_vta1.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/计组实验/COADEXP5-final/COADEXP5-字扩展/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.064 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 7.064 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns ad2 1 PIN PIN_67 2 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 2; PIN Node = 'ad2'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ad2 } "NODE_NAME" } } { "COADEXP5.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/计组实验/COADEXP5-final/COADEXP5-字扩展/COADEXP5.bdf" { { 288 736 904 304 "ad2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.894 ns) + CELL(0.176 ns) 7.064 ns 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_address_reg2 2 MEM M4K_X11_Y2 4 " "Info: 2: + IC(5.894 ns) + CELL(0.176 ns) = 7.064 ns; Loc. = M4K_X11_Y2; Fanout = 4; MEM Node = '2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_address_reg2'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.070 ns" { ad2 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/计组实验/COADEXP5-final/COADEXP5-字扩展/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.170 ns ( 16.56 % ) " "Info: Total cell delay = 1.170 ns ( 16.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.894 ns ( 83.44 % ) " "Info: Total interconnect delay = 5.894 ns ( 83.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.064 ns" { ad2 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "7.064 ns" { ad2 {} ad2~combout {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 5.894ns } { 0.000ns 0.994ns 0.176ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.084 ns" { EN 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "6.084 ns" { EN {} EN~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 2.146ns 0.737ns 0.856ns } { 0.000ns 1.140ns 0.370ns 0.000ns 0.835ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.064 ns" { ad2 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "7.064 ns" { ad2 {} ad2~combout {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 5.894ns } { 0.000ns 0.994ns 0.176ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "232 " "Info: Peak virtual memory: 232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 24 15:37:28 2017 " "Info: Processing ended: Fri Nov 24 15:37:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
