
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
  **** SW Build 3779808 on Feb 17 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/new/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/new/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'zqy' on host 'hacc-gpu3' (Linux_x86_64 version 5.15.0-92-generic) on Mon May 12 03:00:22 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases/latnrm'
Sourcing Tcl script '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases/latnrm/run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project latnrm 
INFO: [HLS 200-10] Opening project '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases/latnrm/latnrm'.
INFO: [HLS 200-1510] Running: add_files /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases/latnrm/latnrm_fast.cpp 
INFO: [HLS 200-10] Adding design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases/latnrm/latnrm_fast.cpp' to the project
INFO: [HLS 200-1510] Running: set_top latnrm 
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Opening solution '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases/latnrm/latnrm/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
Running Dispatch Server on port: 44811
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases/latnrm/latnrm_fast.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases/latnrm/latnrm_slow.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.33 seconds. CPU system time: 1.11 seconds. Elapsed time: 1.52 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases/latnrm/latnrm_slow.cpp:28:32)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.09 seconds. CPU system time: 0.52 seconds. Elapsed time: 2.71 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-62] /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases/latnrm/latnrm_slow.cpp:28: warning: out of bound array access on variable 'internal_state'.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.200 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases/latnrm/latnrm_slow.cpp:10) in function 'latnrm' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_16_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases/latnrm/latnrm_slow.cpp:10) in function 'latnrm' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_19_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases/latnrm/latnrm_slow.cpp:13) in function 'latnrm' completely with a factor of 31.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_30_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases/latnrm/latnrm_slow.cpp:11) in function 'latnrm' completely with a factor of 32.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.222 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.232 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'latnrm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'latnrm_Pipeline_VITIS_LOOP_16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-880] The II Violation in module 'latnrm_Pipeline_VITIS_LOOP_16_1' (loop 'VITIS_LOOP_16_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('internal_state_addr_2_write_ln23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases/latnrm/latnrm_slow.cpp:23) of variable 'bitcast_ln23_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases/latnrm/latnrm_slow.cpp:23 on array 'internal_state' and 'load' operation ('internal_state_load_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases/latnrm/latnrm_slow.cpp:22) on array 'internal_state'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'latnrm_Pipeline_VITIS_LOOP_16_1' (loop 'VITIS_LOOP_16_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('internal_state_addr_32_write_ln23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases/latnrm/latnrm_slow.cpp:23) of variable 'bitcast_ln23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases/latnrm/latnrm_slow.cpp:23 on array 'internal_state' and 'load' operation ('internal_state_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases/latnrm/latnrm_slow.cpp:22) on array 'internal_state'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'latnrm_Pipeline_VITIS_LOOP_16_1' (loop 'VITIS_LOOP_16_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('internal_state_addr_32_write_ln23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases/latnrm/latnrm_slow.cpp:23) of variable 'bitcast_ln23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases/latnrm/latnrm_slow.cpp:23 on array 'internal_state' and 'load' operation ('internal_state_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases/latnrm/latnrm_slow.cpp:22) on array 'internal_state'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'latnrm_Pipeline_VITIS_LOOP_16_1' (loop 'VITIS_LOOP_16_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('internal_state_addr_32_write_ln23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases/latnrm/latnrm_slow.cpp:23) of variable 'bitcast_ln23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases/latnrm/latnrm_slow.cpp:23 on array 'internal_state' and 'load' operation ('internal_state_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases/latnrm/latnrm_slow.cpp:22) on array 'internal_state'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'latnrm_Pipeline_VITIS_LOOP_16_1' (loop 'VITIS_LOOP_16_1'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between 'store' operation ('internal_state_addr_32_write_ln23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases/latnrm/latnrm_slow.cpp:23) of variable 'bitcast_ln23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases/latnrm/latnrm_slow.cpp:23 on array 'internal_state' and 'load' operation ('internal_state_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases/latnrm/latnrm_slow.cpp:22) on array 'internal_state'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'latnrm_Pipeline_VITIS_LOOP_16_1' (loop 'VITIS_LOOP_16_1'): Unable to enforce a carried dependence constraint (II = 137, distance = 1, offset = 1) between 'store' operation ('internal_state_addr_32_write_ln23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases/latnrm/latnrm_slow.cpp:23) of variable 'bitcast_ln23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases/latnrm/latnrm_slow.cpp:23 on array 'internal_state' and 'load' operation ('internal_state_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases/latnrm/latnrm_slow.cpp:22) on array 'internal_state'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'latnrm_Pipeline_VITIS_LOOP_16_1' (loop 'VITIS_LOOP_16_1'): Unable to enforce a carried dependence constraint (II = 139, distance = 1, offset = 1) between 'store' operation ('internal_state_addr_32_write_ln23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases/latnrm/latnrm_slow.cpp:23) of variable 'bitcast_ln23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases/latnrm/latnrm_slow.cpp:23 on array 'internal_state' and 'load' operation ('internal_state_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases/latnrm/latnrm_slow.cpp:22) on array 'internal_state'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'latnrm_Pipeline_VITIS_LOOP_16_1' (loop 'VITIS_LOOP_16_1'): Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1) between 'store' operation ('internal_state_addr_32_write_ln23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases/latnrm/latnrm_slow.cpp:23) of variable 'bitcast_ln23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases/latnrm/latnrm_slow.cpp:23 on array 'internal_state' and 'load' operation ('internal_state_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases/latnrm/latnrm_slow.cpp:22) on array 'internal_state'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 141, Depth = 299, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.99 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.09 seconds; current allocated memory: 1.239 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.87 seconds; current allocated memory: 1.239 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'latnrm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.28 seconds; current allocated memory: 1.241 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'latnrm_Pipeline_VITIS_LOOP_16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'latnrm_Pipeline_VITIS_LOOP_16_1' pipeline 'VITIS_LOOP_16_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'latnrm_Pipeline_VITIS_LOOP_16_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.249 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'latnrm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/outa' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/internal_state' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'latnrm' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'latnrm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.51 seconds; current allocated memory: 1.259 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.264 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.268 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for latnrm.
INFO: [VLOG 209-307] Generating Verilog RTL for latnrm.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10.48 seconds. CPU system time: 1.82 seconds. Elapsed time: 12.8 seconds; current allocated memory: 71.699 MB.
INFO: [HLS 200-112] Total CPU user time: 12.82 seconds. Total CPU system time: 2.4 seconds. Total elapsed time: 25.72 seconds; peak allocated memory: 1.268 GB.
INFO: [Common 17-206] Exiting vitis_hls at Mon May 12 03:00:47 2025...
