
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /Users/brandon/Documents/CoursesWi22/CSE240C/Homework2/traces/calculix_3812B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000001 cycles: 2819849 heartbeat IPC: 3.54629 cumulative IPC: 3.54629 (Simulation time: 0 hr 0 min 39 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2819849 (Simulation time: 0 hr 0 min 39 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 6545065 heartbeat IPC: 2.68441 cumulative IPC: 2.68441 (Simulation time: 0 hr 1 min 9 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 10281423 heartbeat IPC: 2.6764 cumulative IPC: 2.6804 (Simulation time: 0 hr 1 min 39 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 13957259 heartbeat IPC: 2.72047 cumulative IPC: 2.69362 (Simulation time: 0 hr 2 min 37 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 18205517 heartbeat IPC: 2.35391 cumulative IPC: 2.59982 (Simulation time: 0 hr 3 min 22 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 21942095 heartbeat IPC: 2.67625 cumulative IPC: 2.61476 (Simulation time: 0 hr 3 min 52 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 25678993 heartbeat IPC: 2.67602 cumulative IPC: 2.62477 (Simulation time: 0 hr 4 min 23 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 29379224 heartbeat IPC: 2.70253 cumulative IPC: 2.6356 (Simulation time: 0 hr 5 min 12 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 33516917 heartbeat IPC: 2.41681 cumulative IPC: 2.60611 (Simulation time: 0 hr 6 min 2 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 37056761 heartbeat IPC: 2.82498 cumulative IPC: 2.62874 (Simulation time: 0 hr 6 min 32 sec) 
Heartbeat CPU 0 instructions: 110000002 cycles: 40700343 heartbeat IPC: 2.74455 cumulative IPC: 2.63988 (Simulation time: 0 hr 7 min 4 sec) 
Finished CPU 0 instructions: 100000001 cycles: 37880494 cumulative IPC: 2.63988 (Simulation time: 0 hr 7 min 4 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.63988 instructions: 100000001 cycles: 37880494
cpu0_DTLB TOTAL     ACCESS:   14466251  HIT:   14438970  MISS:      27281
cpu0_DTLB LOAD      ACCESS:   12810791  HIT:   12784616  MISS:      26175
cpu0_DTLB RFO       ACCESS:    1655460  HIT:    1654354  MISS:       1106
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 14.9596 cycles
cpu0_ITLB TOTAL     ACCESS:    5716145  HIT:    5716117  MISS:         28
cpu0_ITLB LOAD      ACCESS:    5716145  HIT:    5716117  MISS:         28
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 9 cycles
cpu0_L1I TOTAL     ACCESS:     869560  HIT:     868810  MISS:        750
cpu0_L1I LOAD      ACCESS:     869560  HIT:     868810  MISS:        750
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 68.004 cycles
cpu0_STLB TOTAL     ACCESS:      27309  HIT:      26535  MISS:        774
cpu0_STLB LOAD      ACCESS:      26203  HIT:      25863  MISS:        340
cpu0_STLB RFO       ACCESS:       1106  HIT:        672  MISS:        434
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 209.978 cycles
cpu0_L1D TOTAL     ACCESS:   16693993  HIT:   15366703  MISS:    1327290
cpu0_L1D LOAD      ACCESS:   11977813  HIT:   10702725  MISS:    1275088
cpu0_L1D RFO       ACCESS:    4715409  HIT:    4663254  MISS:      52155
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        771  HIT:        724  MISS:         47
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 29.859 cycles
cpu0_L2C TOTAL     ACCESS:    1837943  HIT:    1559178  MISS:     278765
cpu0_L2C LOAD      ACCESS:    1275828  HIT:    1036486  MISS:     239342
cpu0_L2C RFO       ACCESS:      52155  HIT:      13603  MISS:      38552
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     509913  HIT:     509057  MISS:        856
cpu0_L2C TRANSLATION ACCESS:         47  HIT:         32  MISS:         15
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 89.2066 cycles
LLC TOTAL     ACCESS:     407722  HIT:     296662  MISS:     111060
LLC LOAD      ACCESS:     239341  HIT:     171811  MISS:      67530
LLC RFO       ACCESS:      38549  HIT:       7997  MISS:      30552
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     129817  HIT:     116839  MISS:      12978
LLC TRANSLATION ACCESS:         15  HIT:         15  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 170.963 cycles
Insertion Distribution: 
	LOAD 791 0 29296 44880 
	RFO 8445 0 16590 11577 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 12978 
	 0 0 13 0 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      64281  ROW_BUFFER_MISS:      33701
 DBUS AVG_CONGESTED_CYCLE:     3.9196
 WQ ROW_BUFFER_HIT:       3601  ROW_BUFFER_MISS:      17857  FULL:      26544


CPU 0 Branch Prediction Accuracy: 96.6151% MPKI: 1.9742 Average ROB Occupancy at Mispredict: 165.759
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00017
BRANCH_INDIRECT: 0.00062
BRANCH_CONDITIONAL: 1.97308
BRANCH_DIRECT_CALL: 0.00017
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00016

