{
  "abstract": {
    "title": "Overall Design",
    "content": [
      "Using an ideal model of a flash quantizer, I modeled a 2nd order delta-sigma modulator. The block diagram is at right. Since the digital filters are complicated and often not implemented on chip in research, they are also not added in my simulation. Instead of the final output, I ran the FFT on the quantizer output."  
    ],
    "image": {
      "caption": "2nd-order Delta-Sigma block diagram"
    }
  },
  "sim2": {
    "title": "2nd Order FFT Simulation",
    "content": [
      "At right is the FFT output from the 2nd order delta-sigma modulator. It is shown with and without DAC mismatch. Notice the harmonics with DAC mismatch. With standard rotational data-weighted averaging (DWA), the harmonics are nearly eliminated. Shown at right is a comparison between ideal 2nd-order DSM, DSM with DAC mismatch, and DSM with DWA."
    ],
    "image": {
      "caption": "2nd-order FFT Comparison"
    }
  },
  "final": {
    "title": "SAR ADC with Redundancy",
    "content": [
      "The class final project was to use Matlab to model a set-and-down SAR ADC with redundancy. At right is the SAR output with an input sweep of Vin. There is an error in the first bit comparison of 0.0625. Notice that with redundancy, there is no DNL error regardless of the first bit comparison. "  
    ],
    "image": {
      "caption": "SAR with ramp input"
    }
  }
}
