instr_mem_sim_netlist.v,verilog,xil_defaultlib,../../../../m1afinal.srcs/sources_1/ip/instr_mem/instr_mem_sim_netlist.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
