<stg><name>viterbi</name>


<trans_list>

<trans id="5129" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5130" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5498" from="3" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5499" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5491" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5492" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5493" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5494" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5495" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5496" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5497" from="10" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5141" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5700" from="12" to="212">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5701" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5501" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5502" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5503" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5504" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5505" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5506" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5507" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5508" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5509" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5510" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5511" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5512" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5513" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5514" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5515" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5516" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5517" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5518" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5519" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5520" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5521" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5522" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5523" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5524" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5525" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5526" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5527" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5528" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5529" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5530" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5531" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5532" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5533" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5534" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5535" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5536" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5537" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5538" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5539" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5540" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5541" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5542" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5543" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5544" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5545" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5546" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5547" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5548" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5549" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5550" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5551" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5552" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5553" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5554" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5555" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5556" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5557" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5558" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5559" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5560" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5561" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5562" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5563" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5564" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5565" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5566" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5567" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5568" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5569" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5570" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5571" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5572" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5573" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5574" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5575" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5576" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5577" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5578" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5579" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5580" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5581" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5582" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5583" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5584" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5585" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5586" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5587" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5588" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5589" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5590" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5591" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5592" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5593" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5594" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5595" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5596" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5597" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5598" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5599" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5600" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5601" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5602" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5603" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5604" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5605" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5606" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5607" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5608" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5609" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5610" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5611" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5612" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5613" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5614" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5615" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5616" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5617" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5618" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5619" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5620" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5621" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5622" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5623" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5624" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5625" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5626" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5627" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5628" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5629" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5630" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5631" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5632" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5633" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5634" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5635" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5636" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5637" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5638" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5639" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5640" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5641" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5642" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5643" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5644" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5645" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5646" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5647" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5648" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5649" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5650" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5651" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5652" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5653" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5654" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5655" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5656" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5657" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5658" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5659" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5660" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5661" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5662" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5663" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5664" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5665" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5666" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5667" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5668" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5669" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5670" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5671" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5672" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5673" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5674" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5675" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5676" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5677" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5678" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5679" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5680" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5681" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5682" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5683" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5684" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5685" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5686" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5687" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5688" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5689" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5690" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5691" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5692" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5693" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5694" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5695" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5696" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5697" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5698" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5699" from="211" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5344" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5345" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5703" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5705" from="215" to="217">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5706" from="215" to="216">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5704" from="216" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5352" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5842" from="218" to="353">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5843" from="218" to="219">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5708" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5709" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5710" from="221" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5711" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5712" from="223" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5713" from="224" to="225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5714" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5715" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5716" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5717" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5718" from="229" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5719" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5720" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5721" from="232" to="233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5722" from="233" to="234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5723" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5724" from="235" to="236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5725" from="236" to="237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5726" from="237" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5727" from="238" to="239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5728" from="239" to="240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5729" from="240" to="241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5730" from="241" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5731" from="242" to="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5732" from="243" to="244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5733" from="244" to="245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5734" from="245" to="246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5735" from="246" to="247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5736" from="247" to="248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5737" from="248" to="249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5738" from="249" to="250">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5739" from="250" to="251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5740" from="251" to="252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5741" from="252" to="253">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5742" from="253" to="254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5743" from="254" to="255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5744" from="255" to="256">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5745" from="256" to="257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5746" from="257" to="258">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5747" from="258" to="259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5748" from="259" to="260">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5749" from="260" to="261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5750" from="261" to="262">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5751" from="262" to="263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5752" from="263" to="264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5753" from="264" to="265">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5754" from="265" to="266">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5755" from="266" to="267">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5756" from="267" to="268">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5757" from="268" to="269">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5758" from="269" to="270">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5759" from="270" to="271">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5760" from="271" to="272">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5761" from="272" to="273">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5762" from="273" to="274">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5763" from="274" to="275">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5764" from="275" to="276">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5765" from="276" to="277">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5766" from="277" to="278">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5767" from="278" to="279">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5768" from="279" to="280">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5769" from="280" to="281">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5770" from="281" to="282">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5771" from="282" to="283">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5772" from="283" to="284">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5773" from="284" to="285">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5774" from="285" to="286">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5775" from="286" to="287">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5776" from="287" to="288">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5777" from="288" to="289">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5778" from="289" to="290">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5779" from="290" to="291">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5780" from="291" to="292">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5781" from="292" to="293">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5782" from="293" to="294">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5783" from="294" to="295">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5784" from="295" to="296">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5785" from="296" to="297">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5786" from="297" to="298">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5787" from="298" to="299">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5788" from="299" to="300">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5789" from="300" to="301">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5790" from="301" to="302">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5791" from="302" to="303">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5792" from="303" to="304">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5793" from="304" to="305">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5794" from="305" to="306">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5795" from="306" to="307">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5796" from="307" to="308">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5797" from="308" to="309">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5798" from="309" to="310">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5799" from="310" to="311">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5800" from="311" to="312">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5801" from="312" to="313">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5802" from="313" to="314">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5803" from="314" to="315">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5804" from="315" to="316">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5805" from="316" to="317">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5806" from="317" to="318">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5807" from="318" to="319">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5808" from="319" to="320">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5809" from="320" to="321">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5810" from="321" to="322">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5811" from="322" to="323">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5812" from="323" to="324">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5813" from="324" to="325">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5814" from="325" to="326">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5815" from="326" to="327">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5816" from="327" to="328">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5817" from="328" to="329">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5818" from="329" to="330">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5819" from="330" to="331">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5820" from="331" to="332">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5821" from="332" to="333">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5822" from="333" to="334">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5823" from="334" to="335">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5824" from="335" to="336">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5825" from="336" to="337">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5826" from="337" to="338">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5827" from="338" to="339">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5828" from="339" to="340">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5829" from="340" to="341">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5830" from="341" to="342">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5831" from="342" to="343">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5832" from="343" to="344">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5833" from="344" to="345">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5834" from="345" to="346">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5835" from="346" to="347">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5836" from="347" to="348">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5837" from="348" to="349">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5838" from="349" to="350">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5839" from="350" to="351">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5840" from="351" to="352">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5841" from="352" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="354" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="32">
<![CDATA[
:0 %reuse_addr_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="32">
<![CDATA[
:1 %reuse_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64">
<![CDATA[
:25 %llike = alloca i64 1

]]></Node>
<StgValue><ssdm name="llike"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27 %obs_addr = getelementptr i8 %obs, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="obs_addr"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8">
<![CDATA[
:28 %obs_load = load i8 %obs_addr

]]></Node>
<StgValue><ssdm name="obs_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="359" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="360" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="361" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %obs, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="362" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:5 %empty = specmemcore i32 @_ssdm_op_SpecMemCore, i8 %obs, i32 666, i32 17, i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="363" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %obs, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="364" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %obs

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="365" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %init, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="366" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:9 %empty_19 = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %init, i32 666, i32 17, i32 1

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="367" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %init, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="368" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %init

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="369" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %transition, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="370" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:13 %empty_20 = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %transition, i32 666, i32 17, i32 1

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="371" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %transition, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="372" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %transition

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="373" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %emission, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="374" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:17 %empty_21 = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %emission, i32 666, i32 17, i32 1

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="375" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %emission, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="376" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %emission

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="377" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %path, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="378" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:21 %empty_22 = specmemcore i32 @_ssdm_op_SpecMemCore, i8 %path, i32 666, i32 17, i32 1

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="379" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %path, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="380" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %path

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="381" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="382" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26 %llike_addr_1 = getelementptr i64 %llike, i64 0, i64 8896

]]></Node>
<StgValue><ssdm name="llike_addr_1"/></StgValue>
</operation>

<operation id="383" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8">
<![CDATA[
:28 %obs_load = load i8 %obs_addr

]]></Node>
<StgValue><ssdm name="obs_load"/></StgValue>
</operation>

<operation id="384" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="8">
<![CDATA[
:29 %zext_ln21 = zext i8 %obs_load

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="385" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
:30 %br_ln21 = br void

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="386" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %s = phi i7 %add_ln21, void %.split12, i7 0, void

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="387" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %add_ln21 = add i7 %s, i7 1

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>

<operation id="388" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="389" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %icmp_ln21 = icmp_eq  i7 %s, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="390" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="391" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln21 = br i1 %icmp_ln21, void %.split12, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="392" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="7">
<![CDATA[
.split12:0 %s_cast = zext i7 %s

]]></Node>
<StgValue><ssdm name="s_cast"/></StgValue>
</operation>

<operation id="393" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:3 %init_addr = getelementptr i64 %init, i64 0, i64 %s_cast

]]></Node>
<StgValue><ssdm name="init_addr"/></StgValue>
</operation>

<operation id="394" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="6">
<![CDATA[
.split12:4 %init_load = load i6 %init_addr

]]></Node>
<StgValue><ssdm name="init_load"/></StgValue>
</operation>

<operation id="395" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="7">
<![CDATA[
.split12:6 %trunc_ln22 = trunc i7 %s

]]></Node>
<StgValue><ssdm name="trunc_ln22"/></StgValue>
</operation>

<operation id="396" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split12:7 %shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln22, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="397" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:8 %add_ln22 = add i12 %shl_ln, i12 %zext_ln21

]]></Node>
<StgValue><ssdm name="add_ln22"/></StgValue>
</operation>

<operation id="398" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="12">
<![CDATA[
.split12:9 %zext_ln22 = zext i12 %add_ln22

]]></Node>
<StgValue><ssdm name="zext_ln22"/></StgValue>
</operation>

<operation id="399" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:10 %emission_addr = getelementptr i64 %emission, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="emission_addr"/></StgValue>
</operation>

<operation id="400" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="12">
<![CDATA[
.split12:11 %emission_load = load i12 %emission_addr

]]></Node>
<StgValue><ssdm name="emission_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="401" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="6">
<![CDATA[
.split12:4 %init_load = load i6 %init_addr

]]></Node>
<StgValue><ssdm name="init_load"/></StgValue>
</operation>

<operation id="402" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="12">
<![CDATA[
.split12:11 %emission_load = load i12 %emission_addr

]]></Node>
<StgValue><ssdm name="emission_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="403" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64">
<![CDATA[
.split12:5 %bitcast_ln22 = bitcast i64 %init_load

]]></Node>
<StgValue><ssdm name="bitcast_ln22"/></StgValue>
</operation>

<operation id="404" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64">
<![CDATA[
.split12:12 %bitcast_ln22_1 = bitcast i64 %emission_load

]]></Node>
<StgValue><ssdm name="bitcast_ln22_1"/></StgValue>
</operation>

<operation id="405" st_id="5" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:13 %add6 = dadd i64 %bitcast_ln22, i64 %bitcast_ln22_1

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="406" st_id="6" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:13 %add6 = dadd i64 %bitcast_ln22, i64 %bitcast_ln22_1

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="407" st_id="7" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:13 %add6 = dadd i64 %bitcast_ln22, i64 %bitcast_ln22_1

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="408" st_id="8" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:13 %add6 = dadd i64 %bitcast_ln22, i64 %bitcast_ln22_1

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="409" st_id="9" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:13 %add6 = dadd i64 %bitcast_ln22, i64 %bitcast_ln22_1

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="410" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:1 %llike_addr = getelementptr i64 %llike, i64 0, i64 %s_cast

]]></Node>
<StgValue><ssdm name="llike_addr"/></StgValue>
</operation>

<operation id="411" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split12:2 %specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln17"/></StgValue>
</operation>

<operation id="412" st_id="10" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
.split12:14 %store_ln22 = store i64 %add6, i14 %llike_addr

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="413" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
.split12:15 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="414" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.preheader:0 %store_ln0 = store i64 0, i64 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="415" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.preheader:1 %store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="416" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.preheader:2 %br_ln14 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="417" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.preheader.preheader:0 %indvar_flatten = phi i14 %add_ln26_1, void %.preheader, i14 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="418" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader:1 %t = phi i8 %select_ln26_1, void %.preheader, i8 1, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="419" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader.preheader:2 %curr = phi i7 %add_ln27, void %.preheader, i7 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="curr"/></StgValue>
</operation>

<operation id="420" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader:3 %add_ln26_1 = add i14 %indvar_flatten, i14 1

]]></Node>
<StgValue><ssdm name="add_ln26_1"/></StgValue>
</operation>

<operation id="421" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="422" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader:5 %icmp_ln26 = icmp_eq  i14 %indvar_flatten, i14 8896

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="423" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:6 %br_ln26 = br i1 %icmp_ln26, void %.preheader, void

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="424" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:0 %add_ln26 = add i8 %t, i8 1

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="425" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:3 %icmp_ln27 = icmp_eq  i7 %curr, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="426" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader:4 %select_ln26 = select i1 %icmp_ln27, i7 0, i7 %curr

]]></Node>
<StgValue><ssdm name="select_ln26"/></StgValue>
</operation>

<operation id="427" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader:5 %select_ln26_1 = select i1 %icmp_ln27, i8 %add_ln26, i8 %t

]]></Node>
<StgValue><ssdm name="select_ln26_1"/></StgValue>
</operation>

<operation id="428" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:7 %empty_25 = add i8 %t, i8 255

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="429" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader:8 %select_ln26_2 = select i1 %icmp_ln27, i8 %t, i8 %empty_25

]]></Node>
<StgValue><ssdm name="select_ln26_2"/></StgValue>
</operation>

<operation id="430" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader:9 %tmp_380 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %select_ln26_2, i6 0

]]></Node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="431" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="14">
<![CDATA[
.preheader:10 %tmp_383 = zext i14 %tmp_380

]]></Node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="432" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:11 %llike_addr_2 = getelementptr i64 %llike, i64 0, i64 %tmp_383

]]></Node>
<StgValue><ssdm name="llike_addr_2"/></StgValue>
</operation>

<operation id="433" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="8">
<![CDATA[
.preheader:201 %zext_ln26 = zext i8 %select_ln26_1

]]></Node>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</operation>

<operation id="434" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:202 %obs_addr_1 = getelementptr i8 %obs, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="obs_addr_1"/></StgValue>
</operation>

<operation id="435" st_id="12" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="8">
<![CDATA[
.preheader:203 %obs_load_1 = load i8 %obs_addr_1

]]></Node>
<StgValue><ssdm name="obs_load_1"/></StgValue>
</operation>

<operation id="436" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader:212 %reuse_addr_reg_load = load i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="reuse_addr_reg_load"/></StgValue>
</operation>

<operation id="437" st_id="12" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="14">
<![CDATA[
.preheader:213 %llike_load = load i14 %llike_addr_2

]]></Node>
<StgValue><ssdm name="llike_load"/></StgValue>
</operation>

<operation id="438" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:214 %addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %tmp_383

]]></Node>
<StgValue><ssdm name="addr_cmp"/></StgValue>
</operation>

<operation id="439" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="6" op_0_bw="7">
<![CDATA[
.preheader:216 %trunc_ln31 = trunc i7 %select_ln26

]]></Node>
<StgValue><ssdm name="trunc_ln31"/></StgValue>
</operation>

<operation id="440" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="6">
<![CDATA[
.preheader:217 %zext_ln31 = zext i6 %trunc_ln31

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="441" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:218 %transition_addr = getelementptr i64 %transition, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="transition_addr"/></StgValue>
</operation>

<operation id="442" st_id="12" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="12">
<![CDATA[
.preheader:219 %transition_load = load i12 %transition_addr

]]></Node>
<StgValue><ssdm name="transition_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="443" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:12 %or_ln34 = or i14 %tmp_380, i14 1

]]></Node>
<StgValue><ssdm name="or_ln34"/></StgValue>
</operation>

<operation id="444" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="14">
<![CDATA[
.preheader:13 %zext_ln34 = zext i14 %or_ln34

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="445" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:14 %llike_addr_6 = getelementptr i64 %llike, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="llike_addr_6"/></StgValue>
</operation>

<operation id="446" st_id="13" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="8">
<![CDATA[
.preheader:203 %obs_load_1 = load i8 %obs_addr_1

]]></Node>
<StgValue><ssdm name="obs_load_1"/></StgValue>
</operation>

<operation id="447" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="12" op_0_bw="8">
<![CDATA[
.preheader:204 %zext_ln26_1 = zext i8 %obs_load_1

]]></Node>
<StgValue><ssdm name="zext_ln26_1"/></StgValue>
</operation>

<operation id="448" st_id="13" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="14">
<![CDATA[
.preheader:213 %llike_load = load i14 %llike_addr_2

]]></Node>
<StgValue><ssdm name="llike_load"/></StgValue>
</operation>

<operation id="449" st_id="13" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="12">
<![CDATA[
.preheader:219 %transition_load = load i12 %transition_addr

]]></Node>
<StgValue><ssdm name="transition_load"/></StgValue>
</operation>

<operation id="450" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:222 %shl_ln1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln31, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="451" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:223 %add_ln32 = add i12 %shl_ln1, i12 %zext_ln26_1

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="452" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="12">
<![CDATA[
.preheader:224 %zext_ln32 = zext i12 %add_ln32

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="453" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:225 %emission_addr_1 = getelementptr i64 %emission, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="emission_addr_1"/></StgValue>
</operation>

<operation id="454" st_id="13" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="12">
<![CDATA[
.preheader:226 %emission_load_1 = load i12 %emission_addr_1

]]></Node>
<StgValue><ssdm name="emission_load_1"/></StgValue>
</operation>

<operation id="455" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="14">
<![CDATA[
.preheader:229 %llike_load_3 = load i14 %llike_addr_6

]]></Node>
<StgValue><ssdm name="llike_load_3"/></StgValue>
</operation>

<operation id="456" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
.preheader:230 %or_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 1, i6 %trunc_ln31

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="457" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="7">
<![CDATA[
.preheader:231 %zext_ln35 = zext i7 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="458" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:232 %transition_addr_2 = getelementptr i64 %transition, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="transition_addr_2"/></StgValue>
</operation>

<operation id="459" st_id="13" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="12">
<![CDATA[
.preheader:233 %transition_load_2 = load i12 %transition_addr_2

]]></Node>
<StgValue><ssdm name="transition_load_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="460" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:15 %or_ln34_1 = or i14 %tmp_380, i14 2

]]></Node>
<StgValue><ssdm name="or_ln34_1"/></StgValue>
</operation>

<operation id="461" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="14">
<![CDATA[
.preheader:16 %zext_ln34_1 = zext i14 %or_ln34_1

]]></Node>
<StgValue><ssdm name="zext_ln34_1"/></StgValue>
</operation>

<operation id="462" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:17 %llike_addr_7 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_1

]]></Node>
<StgValue><ssdm name="llike_addr_7"/></StgValue>
</operation>

<operation id="463" st_id="14" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="12">
<![CDATA[
.preheader:226 %emission_load_1 = load i12 %emission_addr_1

]]></Node>
<StgValue><ssdm name="emission_load_1"/></StgValue>
</operation>

<operation id="464" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="14">
<![CDATA[
.preheader:229 %llike_load_3 = load i14 %llike_addr_6

]]></Node>
<StgValue><ssdm name="llike_load_3"/></StgValue>
</operation>

<operation id="465" st_id="14" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="12">
<![CDATA[
.preheader:233 %transition_load_2 = load i12 %transition_addr_2

]]></Node>
<StgValue><ssdm name="transition_load_2"/></StgValue>
</operation>

<operation id="466" st_id="14" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="14">
<![CDATA[
.preheader:253 %llike_load_4 = load i14 %llike_addr_7

]]></Node>
<StgValue><ssdm name="llike_load_4"/></StgValue>
</operation>

<operation id="467" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
.preheader:254 %or_ln35_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 2, i6 %trunc_ln31

]]></Node>
<StgValue><ssdm name="or_ln35_1"/></StgValue>
</operation>

<operation id="468" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="8">
<![CDATA[
.preheader:255 %zext_ln35_1 = zext i8 %or_ln35_1

]]></Node>
<StgValue><ssdm name="zext_ln35_1"/></StgValue>
</operation>

<operation id="469" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:256 %transition_addr_3 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_1

]]></Node>
<StgValue><ssdm name="transition_addr_3"/></StgValue>
</operation>

<operation id="470" st_id="14" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="12">
<![CDATA[
.preheader:257 %transition_load_3 = load i12 %transition_addr_3

]]></Node>
<StgValue><ssdm name="transition_load_3"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="471" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:18 %or_ln34_2 = or i14 %tmp_380, i14 3

]]></Node>
<StgValue><ssdm name="or_ln34_2"/></StgValue>
</operation>

<operation id="472" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="14">
<![CDATA[
.preheader:19 %zext_ln34_2 = zext i14 %or_ln34_2

]]></Node>
<StgValue><ssdm name="zext_ln34_2"/></StgValue>
</operation>

<operation id="473" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:20 %llike_addr_8 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_2

]]></Node>
<StgValue><ssdm name="llike_addr_8"/></StgValue>
</operation>

<operation id="474" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="addr_cmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader:211 %reuse_reg_load = load i64 %reuse_reg

]]></Node>
<StgValue><ssdm name="reuse_reg_load"/></StgValue>
</operation>

<operation id="475" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:215 %reuse_select = select i1 %addr_cmp, i64 %reuse_reg_load, i64 %llike_load

]]></Node>
<StgValue><ssdm name="reuse_select"/></StgValue>
</operation>

<operation id="476" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="64">
<![CDATA[
.preheader:220 %bitcast_ln31 = bitcast i64 %transition_load

]]></Node>
<StgValue><ssdm name="bitcast_ln31"/></StgValue>
</operation>

<operation id="477" st_id="15" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:221 %add = dadd i64 %reuse_select, i64 %bitcast_ln31

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="478" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="64">
<![CDATA[
.preheader:234 %bitcast_ln35 = bitcast i64 %transition_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln35"/></StgValue>
</operation>

<operation id="479" st_id="15" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:235 %add3 = dadd i64 %llike_load_3, i64 %bitcast_ln35

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="480" st_id="15" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="14">
<![CDATA[
.preheader:253 %llike_load_4 = load i14 %llike_addr_7

]]></Node>
<StgValue><ssdm name="llike_load_4"/></StgValue>
</operation>

<operation id="481" st_id="15" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="12">
<![CDATA[
.preheader:257 %transition_load_3 = load i12 %transition_addr_3

]]></Node>
<StgValue><ssdm name="transition_load_3"/></StgValue>
</operation>

<operation id="482" st_id="15" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="14">
<![CDATA[
.preheader:277 %llike_load_5 = load i14 %llike_addr_8

]]></Node>
<StgValue><ssdm name="llike_load_5"/></StgValue>
</operation>

<operation id="483" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="7">
<![CDATA[
.preheader:278 %sext_ln35 = sext i7 %or_ln

]]></Node>
<StgValue><ssdm name="sext_ln35"/></StgValue>
</operation>

<operation id="484" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="8">
<![CDATA[
.preheader:279 %zext_ln35_2 = zext i8 %sext_ln35

]]></Node>
<StgValue><ssdm name="zext_ln35_2"/></StgValue>
</operation>

<operation id="485" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:280 %transition_addr_4 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_2

]]></Node>
<StgValue><ssdm name="transition_addr_4"/></StgValue>
</operation>

<operation id="486" st_id="15" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="12">
<![CDATA[
.preheader:281 %transition_load_4 = load i12 %transition_addr_4

]]></Node>
<StgValue><ssdm name="transition_load_4"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="487" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:21 %or_ln34_3 = or i14 %tmp_380, i14 4

]]></Node>
<StgValue><ssdm name="or_ln34_3"/></StgValue>
</operation>

<operation id="488" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="14">
<![CDATA[
.preheader:22 %zext_ln34_3 = zext i14 %or_ln34_3

]]></Node>
<StgValue><ssdm name="zext_ln34_3"/></StgValue>
</operation>

<operation id="489" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:23 %llike_addr_9 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_3

]]></Node>
<StgValue><ssdm name="llike_addr_9"/></StgValue>
</operation>

<operation id="490" st_id="16" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:221 %add = dadd i64 %reuse_select, i64 %bitcast_ln31

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="491" st_id="16" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:235 %add3 = dadd i64 %llike_load_3, i64 %bitcast_ln35

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="492" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="64">
<![CDATA[
.preheader:258 %bitcast_ln35_1 = bitcast i64 %transition_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln35_1"/></StgValue>
</operation>

<operation id="493" st_id="16" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:259 %add3_1 = dadd i64 %llike_load_4, i64 %bitcast_ln35_1

]]></Node>
<StgValue><ssdm name="add3_1"/></StgValue>
</operation>

<operation id="494" st_id="16" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="14">
<![CDATA[
.preheader:277 %llike_load_5 = load i14 %llike_addr_8

]]></Node>
<StgValue><ssdm name="llike_load_5"/></StgValue>
</operation>

<operation id="495" st_id="16" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="12">
<![CDATA[
.preheader:281 %transition_load_4 = load i12 %transition_addr_4

]]></Node>
<StgValue><ssdm name="transition_load_4"/></StgValue>
</operation>

<operation id="496" st_id="16" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="14">
<![CDATA[
.preheader:301 %llike_load_6 = load i14 %llike_addr_9

]]></Node>
<StgValue><ssdm name="llike_load_6"/></StgValue>
</operation>

<operation id="497" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
.preheader:302 %or_ln35_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 4, i6 %trunc_ln31

]]></Node>
<StgValue><ssdm name="or_ln35_3"/></StgValue>
</operation>

<operation id="498" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="9">
<![CDATA[
.preheader:303 %zext_ln35_3 = zext i9 %or_ln35_3

]]></Node>
<StgValue><ssdm name="zext_ln35_3"/></StgValue>
</operation>

<operation id="499" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:304 %transition_addr_5 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_3

]]></Node>
<StgValue><ssdm name="transition_addr_5"/></StgValue>
</operation>

<operation id="500" st_id="16" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="12">
<![CDATA[
.preheader:305 %transition_load_5 = load i12 %transition_addr_5

]]></Node>
<StgValue><ssdm name="transition_load_5"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="501" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:24 %or_ln34_4 = or i14 %tmp_380, i14 5

]]></Node>
<StgValue><ssdm name="or_ln34_4"/></StgValue>
</operation>

<operation id="502" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="14">
<![CDATA[
.preheader:25 %zext_ln34_4 = zext i14 %or_ln34_4

]]></Node>
<StgValue><ssdm name="zext_ln34_4"/></StgValue>
</operation>

<operation id="503" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:26 %llike_addr_10 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_4

]]></Node>
<StgValue><ssdm name="llike_addr_10"/></StgValue>
</operation>

<operation id="504" st_id="17" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:221 %add = dadd i64 %reuse_select, i64 %bitcast_ln31

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="505" st_id="17" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:235 %add3 = dadd i64 %llike_load_3, i64 %bitcast_ln35

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="506" st_id="17" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:259 %add3_1 = dadd i64 %llike_load_4, i64 %bitcast_ln35_1

]]></Node>
<StgValue><ssdm name="add3_1"/></StgValue>
</operation>

<operation id="507" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64">
<![CDATA[
.preheader:282 %bitcast_ln35_2 = bitcast i64 %transition_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln35_2"/></StgValue>
</operation>

<operation id="508" st_id="17" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:283 %add3_2 = dadd i64 %llike_load_5, i64 %bitcast_ln35_2

]]></Node>
<StgValue><ssdm name="add3_2"/></StgValue>
</operation>

<operation id="509" st_id="17" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="14">
<![CDATA[
.preheader:301 %llike_load_6 = load i14 %llike_addr_9

]]></Node>
<StgValue><ssdm name="llike_load_6"/></StgValue>
</operation>

<operation id="510" st_id="17" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="12">
<![CDATA[
.preheader:305 %transition_load_5 = load i12 %transition_addr_5

]]></Node>
<StgValue><ssdm name="transition_load_5"/></StgValue>
</operation>

<operation id="511" st_id="17" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="14">
<![CDATA[
.preheader:325 %llike_load_7 = load i14 %llike_addr_10

]]></Node>
<StgValue><ssdm name="llike_load_7"/></StgValue>
</operation>

<operation id="512" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
.preheader:326 %or_ln35_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 5, i6 %trunc_ln31

]]></Node>
<StgValue><ssdm name="or_ln35_4"/></StgValue>
</operation>

<operation id="513" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="9">
<![CDATA[
.preheader:327 %zext_ln35_4 = zext i9 %or_ln35_4

]]></Node>
<StgValue><ssdm name="zext_ln35_4"/></StgValue>
</operation>

<operation id="514" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:328 %transition_addr_6 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_4

]]></Node>
<StgValue><ssdm name="transition_addr_6"/></StgValue>
</operation>

<operation id="515" st_id="17" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="12">
<![CDATA[
.preheader:329 %transition_load_6 = load i12 %transition_addr_6

]]></Node>
<StgValue><ssdm name="transition_load_6"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="516" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:27 %or_ln34_5 = or i14 %tmp_380, i14 6

]]></Node>
<StgValue><ssdm name="or_ln34_5"/></StgValue>
</operation>

<operation id="517" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="14">
<![CDATA[
.preheader:28 %zext_ln34_5 = zext i14 %or_ln34_5

]]></Node>
<StgValue><ssdm name="zext_ln34_5"/></StgValue>
</operation>

<operation id="518" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:29 %llike_addr_11 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_5

]]></Node>
<StgValue><ssdm name="llike_addr_11"/></StgValue>
</operation>

<operation id="519" st_id="18" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:221 %add = dadd i64 %reuse_select, i64 %bitcast_ln31

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="520" st_id="18" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:235 %add3 = dadd i64 %llike_load_3, i64 %bitcast_ln35

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="521" st_id="18" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:259 %add3_1 = dadd i64 %llike_load_4, i64 %bitcast_ln35_1

]]></Node>
<StgValue><ssdm name="add3_1"/></StgValue>
</operation>

<operation id="522" st_id="18" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:283 %add3_2 = dadd i64 %llike_load_5, i64 %bitcast_ln35_2

]]></Node>
<StgValue><ssdm name="add3_2"/></StgValue>
</operation>

<operation id="523" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="64">
<![CDATA[
.preheader:306 %bitcast_ln35_3 = bitcast i64 %transition_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln35_3"/></StgValue>
</operation>

<operation id="524" st_id="18" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:307 %add3_3 = dadd i64 %llike_load_6, i64 %bitcast_ln35_3

]]></Node>
<StgValue><ssdm name="add3_3"/></StgValue>
</operation>

<operation id="525" st_id="18" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="14">
<![CDATA[
.preheader:325 %llike_load_7 = load i14 %llike_addr_10

]]></Node>
<StgValue><ssdm name="llike_load_7"/></StgValue>
</operation>

<operation id="526" st_id="18" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="12">
<![CDATA[
.preheader:329 %transition_load_6 = load i12 %transition_addr_6

]]></Node>
<StgValue><ssdm name="transition_load_6"/></StgValue>
</operation>

<operation id="527" st_id="18" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="14">
<![CDATA[
.preheader:349 %llike_load_8 = load i14 %llike_addr_11

]]></Node>
<StgValue><ssdm name="llike_load_8"/></StgValue>
</operation>

<operation id="528" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="9" op_0_bw="8">
<![CDATA[
.preheader:350 %sext_ln35_1 = sext i8 %or_ln35_1

]]></Node>
<StgValue><ssdm name="sext_ln35_1"/></StgValue>
</operation>

<operation id="529" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="9">
<![CDATA[
.preheader:351 %zext_ln35_5 = zext i9 %sext_ln35_1

]]></Node>
<StgValue><ssdm name="zext_ln35_5"/></StgValue>
</operation>

<operation id="530" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:352 %transition_addr_7 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_5

]]></Node>
<StgValue><ssdm name="transition_addr_7"/></StgValue>
</operation>

<operation id="531" st_id="18" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="12">
<![CDATA[
.preheader:353 %transition_load_7 = load i12 %transition_addr_7

]]></Node>
<StgValue><ssdm name="transition_load_7"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="532" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:30 %or_ln34_6 = or i14 %tmp_380, i14 7

]]></Node>
<StgValue><ssdm name="or_ln34_6"/></StgValue>
</operation>

<operation id="533" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="14">
<![CDATA[
.preheader:31 %zext_ln34_6 = zext i14 %or_ln34_6

]]></Node>
<StgValue><ssdm name="zext_ln34_6"/></StgValue>
</operation>

<operation id="534" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:32 %llike_addr_12 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_6

]]></Node>
<StgValue><ssdm name="llike_addr_12"/></StgValue>
</operation>

<operation id="535" st_id="19" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:221 %add = dadd i64 %reuse_select, i64 %bitcast_ln31

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="536" st_id="19" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:235 %add3 = dadd i64 %llike_load_3, i64 %bitcast_ln35

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="537" st_id="19" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:259 %add3_1 = dadd i64 %llike_load_4, i64 %bitcast_ln35_1

]]></Node>
<StgValue><ssdm name="add3_1"/></StgValue>
</operation>

<operation id="538" st_id="19" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:283 %add3_2 = dadd i64 %llike_load_5, i64 %bitcast_ln35_2

]]></Node>
<StgValue><ssdm name="add3_2"/></StgValue>
</operation>

<operation id="539" st_id="19" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:307 %add3_3 = dadd i64 %llike_load_6, i64 %bitcast_ln35_3

]]></Node>
<StgValue><ssdm name="add3_3"/></StgValue>
</operation>

<operation id="540" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="64">
<![CDATA[
.preheader:330 %bitcast_ln35_4 = bitcast i64 %transition_load_6

]]></Node>
<StgValue><ssdm name="bitcast_ln35_4"/></StgValue>
</operation>

<operation id="541" st_id="19" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:331 %add3_4 = dadd i64 %llike_load_7, i64 %bitcast_ln35_4

]]></Node>
<StgValue><ssdm name="add3_4"/></StgValue>
</operation>

<operation id="542" st_id="19" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="14">
<![CDATA[
.preheader:349 %llike_load_8 = load i14 %llike_addr_11

]]></Node>
<StgValue><ssdm name="llike_load_8"/></StgValue>
</operation>

<operation id="543" st_id="19" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="12">
<![CDATA[
.preheader:353 %transition_load_7 = load i12 %transition_addr_7

]]></Node>
<StgValue><ssdm name="transition_load_7"/></StgValue>
</operation>

<operation id="544" st_id="19" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="14">
<![CDATA[
.preheader:373 %llike_load_9 = load i14 %llike_addr_12

]]></Node>
<StgValue><ssdm name="llike_load_9"/></StgValue>
</operation>

<operation id="545" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="9" op_0_bw="7">
<![CDATA[
.preheader:374 %sext_ln35_2 = sext i7 %or_ln

]]></Node>
<StgValue><ssdm name="sext_ln35_2"/></StgValue>
</operation>

<operation id="546" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="9">
<![CDATA[
.preheader:375 %zext_ln35_6 = zext i9 %sext_ln35_2

]]></Node>
<StgValue><ssdm name="zext_ln35_6"/></StgValue>
</operation>

<operation id="547" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:376 %transition_addr_8 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_6

]]></Node>
<StgValue><ssdm name="transition_addr_8"/></StgValue>
</operation>

<operation id="548" st_id="19" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="12">
<![CDATA[
.preheader:377 %transition_load_8 = load i12 %transition_addr_8

]]></Node>
<StgValue><ssdm name="transition_load_8"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="549" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:33 %or_ln34_7 = or i14 %tmp_380, i14 8

]]></Node>
<StgValue><ssdm name="or_ln34_7"/></StgValue>
</operation>

<operation id="550" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="14">
<![CDATA[
.preheader:34 %zext_ln34_7 = zext i14 %or_ln34_7

]]></Node>
<StgValue><ssdm name="zext_ln34_7"/></StgValue>
</operation>

<operation id="551" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:35 %llike_addr_13 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_7

]]></Node>
<StgValue><ssdm name="llike_addr_13"/></StgValue>
</operation>

<operation id="552" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="64">
<![CDATA[
.preheader:227 %bitcast_ln32 = bitcast i64 %emission_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln32"/></StgValue>
</operation>

<operation id="553" st_id="20" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:228 %min_p_2 = dadd i64 %add, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="min_p_2"/></StgValue>
</operation>

<operation id="554" st_id="20" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:236 %p = dadd i64 %add3, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="555" st_id="20" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:259 %add3_1 = dadd i64 %llike_load_4, i64 %bitcast_ln35_1

]]></Node>
<StgValue><ssdm name="add3_1"/></StgValue>
</operation>

<operation id="556" st_id="20" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:283 %add3_2 = dadd i64 %llike_load_5, i64 %bitcast_ln35_2

]]></Node>
<StgValue><ssdm name="add3_2"/></StgValue>
</operation>

<operation id="557" st_id="20" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:307 %add3_3 = dadd i64 %llike_load_6, i64 %bitcast_ln35_3

]]></Node>
<StgValue><ssdm name="add3_3"/></StgValue>
</operation>

<operation id="558" st_id="20" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:331 %add3_4 = dadd i64 %llike_load_7, i64 %bitcast_ln35_4

]]></Node>
<StgValue><ssdm name="add3_4"/></StgValue>
</operation>

<operation id="559" st_id="20" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="14">
<![CDATA[
.preheader:373 %llike_load_9 = load i14 %llike_addr_12

]]></Node>
<StgValue><ssdm name="llike_load_9"/></StgValue>
</operation>

<operation id="560" st_id="20" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="12">
<![CDATA[
.preheader:377 %transition_load_8 = load i12 %transition_addr_8

]]></Node>
<StgValue><ssdm name="transition_load_8"/></StgValue>
</operation>

<operation id="561" st_id="20" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="14">
<![CDATA[
.preheader:397 %llike_load_10 = load i14 %llike_addr_13

]]></Node>
<StgValue><ssdm name="llike_load_10"/></StgValue>
</operation>

<operation id="562" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
.preheader:398 %or_ln35_7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 8, i6 %trunc_ln31

]]></Node>
<StgValue><ssdm name="or_ln35_7"/></StgValue>
</operation>

<operation id="563" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="10">
<![CDATA[
.preheader:399 %zext_ln35_7 = zext i10 %or_ln35_7

]]></Node>
<StgValue><ssdm name="zext_ln35_7"/></StgValue>
</operation>

<operation id="564" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:400 %transition_addr_9 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_7

]]></Node>
<StgValue><ssdm name="transition_addr_9"/></StgValue>
</operation>

<operation id="565" st_id="20" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="12">
<![CDATA[
.preheader:401 %transition_load_9 = load i12 %transition_addr_9

]]></Node>
<StgValue><ssdm name="transition_load_9"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="566" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:36 %or_ln34_8 = or i14 %tmp_380, i14 9

]]></Node>
<StgValue><ssdm name="or_ln34_8"/></StgValue>
</operation>

<operation id="567" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="14">
<![CDATA[
.preheader:37 %zext_ln34_8 = zext i14 %or_ln34_8

]]></Node>
<StgValue><ssdm name="zext_ln34_8"/></StgValue>
</operation>

<operation id="568" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:38 %llike_addr_14 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_8

]]></Node>
<StgValue><ssdm name="llike_addr_14"/></StgValue>
</operation>

<operation id="569" st_id="21" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:228 %min_p_2 = dadd i64 %add, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="min_p_2"/></StgValue>
</operation>

<operation id="570" st_id="21" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:236 %p = dadd i64 %add3, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="571" st_id="21" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:260 %p_1 = dadd i64 %add3_1, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="572" st_id="21" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:283 %add3_2 = dadd i64 %llike_load_5, i64 %bitcast_ln35_2

]]></Node>
<StgValue><ssdm name="add3_2"/></StgValue>
</operation>

<operation id="573" st_id="21" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:307 %add3_3 = dadd i64 %llike_load_6, i64 %bitcast_ln35_3

]]></Node>
<StgValue><ssdm name="add3_3"/></StgValue>
</operation>

<operation id="574" st_id="21" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:331 %add3_4 = dadd i64 %llike_load_7, i64 %bitcast_ln35_4

]]></Node>
<StgValue><ssdm name="add3_4"/></StgValue>
</operation>

<operation id="575" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="64">
<![CDATA[
.preheader:354 %bitcast_ln35_5 = bitcast i64 %transition_load_7

]]></Node>
<StgValue><ssdm name="bitcast_ln35_5"/></StgValue>
</operation>

<operation id="576" st_id="21" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:355 %add3_5 = dadd i64 %llike_load_8, i64 %bitcast_ln35_5

]]></Node>
<StgValue><ssdm name="add3_5"/></StgValue>
</operation>

<operation id="577" st_id="21" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="14">
<![CDATA[
.preheader:397 %llike_load_10 = load i14 %llike_addr_13

]]></Node>
<StgValue><ssdm name="llike_load_10"/></StgValue>
</operation>

<operation id="578" st_id="21" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="12">
<![CDATA[
.preheader:401 %transition_load_9 = load i12 %transition_addr_9

]]></Node>
<StgValue><ssdm name="transition_load_9"/></StgValue>
</operation>

<operation id="579" st_id="21" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="14">
<![CDATA[
.preheader:421 %llike_load_11 = load i14 %llike_addr_14

]]></Node>
<StgValue><ssdm name="llike_load_11"/></StgValue>
</operation>

<operation id="580" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
.preheader:422 %or_ln35_8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 9, i6 %trunc_ln31

]]></Node>
<StgValue><ssdm name="or_ln35_8"/></StgValue>
</operation>

<operation id="581" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="10">
<![CDATA[
.preheader:423 %zext_ln35_8 = zext i10 %or_ln35_8

]]></Node>
<StgValue><ssdm name="zext_ln35_8"/></StgValue>
</operation>

<operation id="582" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:424 %transition_addr_10 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_8

]]></Node>
<StgValue><ssdm name="transition_addr_10"/></StgValue>
</operation>

<operation id="583" st_id="21" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="12">
<![CDATA[
.preheader:425 %transition_load_10 = load i12 %transition_addr_10

]]></Node>
<StgValue><ssdm name="transition_load_10"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="584" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:39 %or_ln34_9 = or i14 %tmp_380, i14 10

]]></Node>
<StgValue><ssdm name="or_ln34_9"/></StgValue>
</operation>

<operation id="585" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="14">
<![CDATA[
.preheader:40 %zext_ln34_9 = zext i14 %or_ln34_9

]]></Node>
<StgValue><ssdm name="zext_ln34_9"/></StgValue>
</operation>

<operation id="586" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:41 %llike_addr_15 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_9

]]></Node>
<StgValue><ssdm name="llike_addr_15"/></StgValue>
</operation>

<operation id="587" st_id="22" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:228 %min_p_2 = dadd i64 %add, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="min_p_2"/></StgValue>
</operation>

<operation id="588" st_id="22" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:236 %p = dadd i64 %add3, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="589" st_id="22" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:260 %p_1 = dadd i64 %add3_1, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="590" st_id="22" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:284 %p_s = dadd i64 %add3_2, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="591" st_id="22" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:307 %add3_3 = dadd i64 %llike_load_6, i64 %bitcast_ln35_3

]]></Node>
<StgValue><ssdm name="add3_3"/></StgValue>
</operation>

<operation id="592" st_id="22" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:331 %add3_4 = dadd i64 %llike_load_7, i64 %bitcast_ln35_4

]]></Node>
<StgValue><ssdm name="add3_4"/></StgValue>
</operation>

<operation id="593" st_id="22" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:355 %add3_5 = dadd i64 %llike_load_8, i64 %bitcast_ln35_5

]]></Node>
<StgValue><ssdm name="add3_5"/></StgValue>
</operation>

<operation id="594" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="64">
<![CDATA[
.preheader:378 %bitcast_ln35_6 = bitcast i64 %transition_load_8

]]></Node>
<StgValue><ssdm name="bitcast_ln35_6"/></StgValue>
</operation>

<operation id="595" st_id="22" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:379 %add3_6 = dadd i64 %llike_load_9, i64 %bitcast_ln35_6

]]></Node>
<StgValue><ssdm name="add3_6"/></StgValue>
</operation>

<operation id="596" st_id="22" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="14">
<![CDATA[
.preheader:421 %llike_load_11 = load i14 %llike_addr_14

]]></Node>
<StgValue><ssdm name="llike_load_11"/></StgValue>
</operation>

<operation id="597" st_id="22" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="12">
<![CDATA[
.preheader:425 %transition_load_10 = load i12 %transition_addr_10

]]></Node>
<StgValue><ssdm name="transition_load_10"/></StgValue>
</operation>

<operation id="598" st_id="22" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="14">
<![CDATA[
.preheader:445 %llike_load_12 = load i14 %llike_addr_15

]]></Node>
<StgValue><ssdm name="llike_load_12"/></StgValue>
</operation>

<operation id="599" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
.preheader:446 %or_ln35_9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 10, i6 %trunc_ln31

]]></Node>
<StgValue><ssdm name="or_ln35_9"/></StgValue>
</operation>

<operation id="600" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="10">
<![CDATA[
.preheader:447 %zext_ln35_9 = zext i10 %or_ln35_9

]]></Node>
<StgValue><ssdm name="zext_ln35_9"/></StgValue>
</operation>

<operation id="601" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:448 %transition_addr_11 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_9

]]></Node>
<StgValue><ssdm name="transition_addr_11"/></StgValue>
</operation>

<operation id="602" st_id="22" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="64" op_0_bw="12">
<![CDATA[
.preheader:449 %transition_load_11 = load i12 %transition_addr_11

]]></Node>
<StgValue><ssdm name="transition_load_11"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="603" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:42 %or_ln34_10 = or i14 %tmp_380, i14 11

]]></Node>
<StgValue><ssdm name="or_ln34_10"/></StgValue>
</operation>

<operation id="604" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="14">
<![CDATA[
.preheader:43 %zext_ln34_10 = zext i14 %or_ln34_10

]]></Node>
<StgValue><ssdm name="zext_ln34_10"/></StgValue>
</operation>

<operation id="605" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:44 %llike_addr_16 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_10

]]></Node>
<StgValue><ssdm name="llike_addr_16"/></StgValue>
</operation>

<operation id="606" st_id="23" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:228 %min_p_2 = dadd i64 %add, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="min_p_2"/></StgValue>
</operation>

<operation id="607" st_id="23" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:236 %p = dadd i64 %add3, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="608" st_id="23" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:260 %p_1 = dadd i64 %add3_1, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="609" st_id="23" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:284 %p_s = dadd i64 %add3_2, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="610" st_id="23" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:308 %p_2 = dadd i64 %add3_3, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="611" st_id="23" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:331 %add3_4 = dadd i64 %llike_load_7, i64 %bitcast_ln35_4

]]></Node>
<StgValue><ssdm name="add3_4"/></StgValue>
</operation>

<operation id="612" st_id="23" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:355 %add3_5 = dadd i64 %llike_load_8, i64 %bitcast_ln35_5

]]></Node>
<StgValue><ssdm name="add3_5"/></StgValue>
</operation>

<operation id="613" st_id="23" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:379 %add3_6 = dadd i64 %llike_load_9, i64 %bitcast_ln35_6

]]></Node>
<StgValue><ssdm name="add3_6"/></StgValue>
</operation>

<operation id="614" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="64">
<![CDATA[
.preheader:402 %bitcast_ln35_7 = bitcast i64 %transition_load_9

]]></Node>
<StgValue><ssdm name="bitcast_ln35_7"/></StgValue>
</operation>

<operation id="615" st_id="23" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:403 %add3_7 = dadd i64 %llike_load_10, i64 %bitcast_ln35_7

]]></Node>
<StgValue><ssdm name="add3_7"/></StgValue>
</operation>

<operation id="616" st_id="23" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="14">
<![CDATA[
.preheader:445 %llike_load_12 = load i14 %llike_addr_15

]]></Node>
<StgValue><ssdm name="llike_load_12"/></StgValue>
</operation>

<operation id="617" st_id="23" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="64" op_0_bw="12">
<![CDATA[
.preheader:449 %transition_load_11 = load i12 %transition_addr_11

]]></Node>
<StgValue><ssdm name="transition_load_11"/></StgValue>
</operation>

<operation id="618" st_id="23" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="14">
<![CDATA[
.preheader:469 %llike_load_13 = load i14 %llike_addr_16

]]></Node>
<StgValue><ssdm name="llike_load_13"/></StgValue>
</operation>

<operation id="619" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
.preheader:470 %or_ln35_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 11, i6 %trunc_ln31

]]></Node>
<StgValue><ssdm name="or_ln35_s"/></StgValue>
</operation>

<operation id="620" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="64" op_0_bw="10">
<![CDATA[
.preheader:471 %zext_ln35_10 = zext i10 %or_ln35_s

]]></Node>
<StgValue><ssdm name="zext_ln35_10"/></StgValue>
</operation>

<operation id="621" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:472 %transition_addr_12 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_10

]]></Node>
<StgValue><ssdm name="transition_addr_12"/></StgValue>
</operation>

<operation id="622" st_id="23" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="12">
<![CDATA[
.preheader:473 %transition_load_12 = load i12 %transition_addr_12

]]></Node>
<StgValue><ssdm name="transition_load_12"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="623" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:45 %or_ln34_11 = or i14 %tmp_380, i14 12

]]></Node>
<StgValue><ssdm name="or_ln34_11"/></StgValue>
</operation>

<operation id="624" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="14">
<![CDATA[
.preheader:46 %zext_ln34_11 = zext i14 %or_ln34_11

]]></Node>
<StgValue><ssdm name="zext_ln34_11"/></StgValue>
</operation>

<operation id="625" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:47 %llike_addr_17 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_11

]]></Node>
<StgValue><ssdm name="llike_addr_17"/></StgValue>
</operation>

<operation id="626" st_id="24" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:228 %min_p_2 = dadd i64 %add, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="min_p_2"/></StgValue>
</operation>

<operation id="627" st_id="24" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:236 %p = dadd i64 %add3, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="628" st_id="24" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:260 %p_1 = dadd i64 %add3_1, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="629" st_id="24" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:284 %p_s = dadd i64 %add3_2, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="630" st_id="24" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:308 %p_2 = dadd i64 %add3_3, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="631" st_id="24" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:332 %p_4 = dadd i64 %add3_4, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="632" st_id="24" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:355 %add3_5 = dadd i64 %llike_load_8, i64 %bitcast_ln35_5

]]></Node>
<StgValue><ssdm name="add3_5"/></StgValue>
</operation>

<operation id="633" st_id="24" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:379 %add3_6 = dadd i64 %llike_load_9, i64 %bitcast_ln35_6

]]></Node>
<StgValue><ssdm name="add3_6"/></StgValue>
</operation>

<operation id="634" st_id="24" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:403 %add3_7 = dadd i64 %llike_load_10, i64 %bitcast_ln35_7

]]></Node>
<StgValue><ssdm name="add3_7"/></StgValue>
</operation>

<operation id="635" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="64">
<![CDATA[
.preheader:426 %bitcast_ln35_8 = bitcast i64 %transition_load_10

]]></Node>
<StgValue><ssdm name="bitcast_ln35_8"/></StgValue>
</operation>

<operation id="636" st_id="24" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:427 %add3_8 = dadd i64 %llike_load_11, i64 %bitcast_ln35_8

]]></Node>
<StgValue><ssdm name="add3_8"/></StgValue>
</operation>

<operation id="637" st_id="24" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="14">
<![CDATA[
.preheader:469 %llike_load_13 = load i14 %llike_addr_16

]]></Node>
<StgValue><ssdm name="llike_load_13"/></StgValue>
</operation>

<operation id="638" st_id="24" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="12">
<![CDATA[
.preheader:473 %transition_load_12 = load i12 %transition_addr_12

]]></Node>
<StgValue><ssdm name="transition_load_12"/></StgValue>
</operation>

<operation id="639" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="14">
<![CDATA[
.preheader:493 %llike_load_14 = load i14 %llike_addr_17

]]></Node>
<StgValue><ssdm name="llike_load_14"/></StgValue>
</operation>

<operation id="640" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="10" op_0_bw="9">
<![CDATA[
.preheader:494 %sext_ln35_3 = sext i9 %or_ln35_3

]]></Node>
<StgValue><ssdm name="sext_ln35_3"/></StgValue>
</operation>

<operation id="641" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="10">
<![CDATA[
.preheader:495 %zext_ln35_11 = zext i10 %sext_ln35_3

]]></Node>
<StgValue><ssdm name="zext_ln35_11"/></StgValue>
</operation>

<operation id="642" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:496 %transition_addr_13 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_11

]]></Node>
<StgValue><ssdm name="transition_addr_13"/></StgValue>
</operation>

<operation id="643" st_id="24" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="64" op_0_bw="12">
<![CDATA[
.preheader:497 %transition_load_13 = load i12 %transition_addr_13

]]></Node>
<StgValue><ssdm name="transition_load_13"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="644" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:48 %or_ln34_12 = or i14 %tmp_380, i14 13

]]></Node>
<StgValue><ssdm name="or_ln34_12"/></StgValue>
</operation>

<operation id="645" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="14">
<![CDATA[
.preheader:49 %zext_ln34_12 = zext i14 %or_ln34_12

]]></Node>
<StgValue><ssdm name="zext_ln34_12"/></StgValue>
</operation>

<operation id="646" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:50 %llike_addr_18 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_12

]]></Node>
<StgValue><ssdm name="llike_addr_18"/></StgValue>
</operation>

<operation id="647" st_id="25" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:250 %tmp_5 = fcmp_olt  i64 %p, i64 %min_p_2

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="648" st_id="25" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:260 %p_1 = dadd i64 %add3_1, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="649" st_id="25" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:284 %p_s = dadd i64 %add3_2, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="650" st_id="25" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:308 %p_2 = dadd i64 %add3_3, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="651" st_id="25" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:332 %p_4 = dadd i64 %add3_4, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="652" st_id="25" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:355 %add3_5 = dadd i64 %llike_load_8, i64 %bitcast_ln35_5

]]></Node>
<StgValue><ssdm name="add3_5"/></StgValue>
</operation>

<operation id="653" st_id="25" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:379 %add3_6 = dadd i64 %llike_load_9, i64 %bitcast_ln35_6

]]></Node>
<StgValue><ssdm name="add3_6"/></StgValue>
</operation>

<operation id="654" st_id="25" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:403 %add3_7 = dadd i64 %llike_load_10, i64 %bitcast_ln35_7

]]></Node>
<StgValue><ssdm name="add3_7"/></StgValue>
</operation>

<operation id="655" st_id="25" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:427 %add3_8 = dadd i64 %llike_load_11, i64 %bitcast_ln35_8

]]></Node>
<StgValue><ssdm name="add3_8"/></StgValue>
</operation>

<operation id="656" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="64">
<![CDATA[
.preheader:450 %bitcast_ln35_9 = bitcast i64 %transition_load_11

]]></Node>
<StgValue><ssdm name="bitcast_ln35_9"/></StgValue>
</operation>

<operation id="657" st_id="25" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:451 %add3_9 = dadd i64 %llike_load_12, i64 %bitcast_ln35_9

]]></Node>
<StgValue><ssdm name="add3_9"/></StgValue>
</operation>

<operation id="658" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="64">
<![CDATA[
.preheader:474 %bitcast_ln35_10 = bitcast i64 %transition_load_12

]]></Node>
<StgValue><ssdm name="bitcast_ln35_10"/></StgValue>
</operation>

<operation id="659" st_id="25" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:475 %add3_s = dadd i64 %llike_load_13, i64 %bitcast_ln35_10

]]></Node>
<StgValue><ssdm name="add3_s"/></StgValue>
</operation>

<operation id="660" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="14">
<![CDATA[
.preheader:493 %llike_load_14 = load i14 %llike_addr_17

]]></Node>
<StgValue><ssdm name="llike_load_14"/></StgValue>
</operation>

<operation id="661" st_id="25" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="64" op_0_bw="12">
<![CDATA[
.preheader:497 %transition_load_13 = load i12 %transition_addr_13

]]></Node>
<StgValue><ssdm name="transition_load_13"/></StgValue>
</operation>

<operation id="662" st_id="25" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="14">
<![CDATA[
.preheader:517 %llike_load_15 = load i14 %llike_addr_18

]]></Node>
<StgValue><ssdm name="llike_load_15"/></StgValue>
</operation>

<operation id="663" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="10" op_0_bw="9">
<![CDATA[
.preheader:518 %sext_ln35_4 = sext i9 %or_ln35_4

]]></Node>
<StgValue><ssdm name="sext_ln35_4"/></StgValue>
</operation>

<operation id="664" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="64" op_0_bw="10">
<![CDATA[
.preheader:519 %zext_ln35_12 = zext i10 %sext_ln35_4

]]></Node>
<StgValue><ssdm name="zext_ln35_12"/></StgValue>
</operation>

<operation id="665" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:520 %transition_addr_14 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_12

]]></Node>
<StgValue><ssdm name="transition_addr_14"/></StgValue>
</operation>

<operation id="666" st_id="25" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="64" op_0_bw="12">
<![CDATA[
.preheader:521 %transition_load_14 = load i12 %transition_addr_14

]]></Node>
<StgValue><ssdm name="transition_load_14"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="667" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:51 %or_ln34_13 = or i14 %tmp_380, i14 14

]]></Node>
<StgValue><ssdm name="or_ln34_13"/></StgValue>
</operation>

<operation id="668" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="14">
<![CDATA[
.preheader:52 %zext_ln34_13 = zext i14 %or_ln34_13

]]></Node>
<StgValue><ssdm name="zext_ln34_13"/></StgValue>
</operation>

<operation id="669" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:53 %llike_addr_19 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_13

]]></Node>
<StgValue><ssdm name="llike_addr_19"/></StgValue>
</operation>

<operation id="670" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64">
<![CDATA[
.preheader:237 %bitcast_ln37 = bitcast i64 %p

]]></Node>
<StgValue><ssdm name="bitcast_ln37"/></StgValue>
</operation>

<operation id="671" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:238 %tmp_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="672" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="52" op_0_bw="64">
<![CDATA[
.preheader:239 %trunc_ln37 = trunc i64 %bitcast_ln37

]]></Node>
<StgValue><ssdm name="trunc_ln37"/></StgValue>
</operation>

<operation id="673" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="64">
<![CDATA[
.preheader:240 %bitcast_ln37_1 = bitcast i64 %min_p_2

]]></Node>
<StgValue><ssdm name="bitcast_ln37_1"/></StgValue>
</operation>

<operation id="674" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:241 %tmp_4 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_1, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="675" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="52" op_0_bw="64">
<![CDATA[
.preheader:242 %trunc_ln37_1 = trunc i64 %bitcast_ln37_1

]]></Node>
<StgValue><ssdm name="trunc_ln37_1"/></StgValue>
</operation>

<operation id="676" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:243 %icmp_ln37 = icmp_ne  i11 %tmp_3, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37"/></StgValue>
</operation>

<operation id="677" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:244 %icmp_ln37_1 = icmp_eq  i52 %trunc_ln37, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_1"/></StgValue>
</operation>

<operation id="678" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:245 %or_ln37 = or i1 %icmp_ln37_1, i1 %icmp_ln37

]]></Node>
<StgValue><ssdm name="or_ln37"/></StgValue>
</operation>

<operation id="679" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:246 %icmp_ln37_2 = icmp_ne  i11 %tmp_4, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_2"/></StgValue>
</operation>

<operation id="680" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:247 %icmp_ln37_3 = icmp_eq  i52 %trunc_ln37_1, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_3"/></StgValue>
</operation>

<operation id="681" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:248 %or_ln37_1 = or i1 %icmp_ln37_3, i1 %icmp_ln37_2

]]></Node>
<StgValue><ssdm name="or_ln37_1"/></StgValue>
</operation>

<operation id="682" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:249 %and_ln37 = and i1 %or_ln37, i1 %or_ln37_1

]]></Node>
<StgValue><ssdm name="and_ln37"/></StgValue>
</operation>

<operation id="683" st_id="26" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:250 %tmp_5 = fcmp_olt  i64 %p, i64 %min_p_2

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="684" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:251 %and_ln37_1 = and i1 %and_ln37, i1 %tmp_5

]]></Node>
<StgValue><ssdm name="and_ln37_1"/></StgValue>
</operation>

<operation id="685" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:252 %select_ln37 = select i1 %and_ln37_1, i64 %p, i64 %min_p_2

]]></Node>
<StgValue><ssdm name="select_ln37"/></StgValue>
</operation>

<operation id="686" st_id="26" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:284 %p_s = dadd i64 %add3_2, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="687" st_id="26" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:308 %p_2 = dadd i64 %add3_3, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="688" st_id="26" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:332 %p_4 = dadd i64 %add3_4, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="689" st_id="26" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:356 %p_5 = dadd i64 %add3_5, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="690" st_id="26" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:379 %add3_6 = dadd i64 %llike_load_9, i64 %bitcast_ln35_6

]]></Node>
<StgValue><ssdm name="add3_6"/></StgValue>
</operation>

<operation id="691" st_id="26" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:403 %add3_7 = dadd i64 %llike_load_10, i64 %bitcast_ln35_7

]]></Node>
<StgValue><ssdm name="add3_7"/></StgValue>
</operation>

<operation id="692" st_id="26" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:427 %add3_8 = dadd i64 %llike_load_11, i64 %bitcast_ln35_8

]]></Node>
<StgValue><ssdm name="add3_8"/></StgValue>
</operation>

<operation id="693" st_id="26" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:451 %add3_9 = dadd i64 %llike_load_12, i64 %bitcast_ln35_9

]]></Node>
<StgValue><ssdm name="add3_9"/></StgValue>
</operation>

<operation id="694" st_id="26" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:475 %add3_s = dadd i64 %llike_load_13, i64 %bitcast_ln35_10

]]></Node>
<StgValue><ssdm name="add3_s"/></StgValue>
</operation>

<operation id="695" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="64" op_0_bw="64">
<![CDATA[
.preheader:498 %bitcast_ln35_11 = bitcast i64 %transition_load_13

]]></Node>
<StgValue><ssdm name="bitcast_ln35_11"/></StgValue>
</operation>

<operation id="696" st_id="26" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:499 %add3_10 = dadd i64 %llike_load_14, i64 %bitcast_ln35_11

]]></Node>
<StgValue><ssdm name="add3_10"/></StgValue>
</operation>

<operation id="697" st_id="26" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="14">
<![CDATA[
.preheader:517 %llike_load_15 = load i14 %llike_addr_18

]]></Node>
<StgValue><ssdm name="llike_load_15"/></StgValue>
</operation>

<operation id="698" st_id="26" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="64" op_0_bw="12">
<![CDATA[
.preheader:521 %transition_load_14 = load i12 %transition_addr_14

]]></Node>
<StgValue><ssdm name="transition_load_14"/></StgValue>
</operation>

<operation id="699" st_id="26" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="64" op_0_bw="14">
<![CDATA[
.preheader:541 %llike_load_16 = load i14 %llike_addr_19

]]></Node>
<StgValue><ssdm name="llike_load_16"/></StgValue>
</operation>

<operation id="700" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="10" op_0_bw="8">
<![CDATA[
.preheader:542 %sext_ln35_5 = sext i8 %or_ln35_1

]]></Node>
<StgValue><ssdm name="sext_ln35_5"/></StgValue>
</operation>

<operation id="701" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="64" op_0_bw="10">
<![CDATA[
.preheader:543 %zext_ln35_13 = zext i10 %sext_ln35_5

]]></Node>
<StgValue><ssdm name="zext_ln35_13"/></StgValue>
</operation>

<operation id="702" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:544 %transition_addr_15 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_13

]]></Node>
<StgValue><ssdm name="transition_addr_15"/></StgValue>
</operation>

<operation id="703" st_id="26" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="64" op_0_bw="12">
<![CDATA[
.preheader:545 %transition_load_15 = load i12 %transition_addr_15

]]></Node>
<StgValue><ssdm name="transition_load_15"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="704" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:54 %or_ln34_14 = or i14 %tmp_380, i14 15

]]></Node>
<StgValue><ssdm name="or_ln34_14"/></StgValue>
</operation>

<operation id="705" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="14">
<![CDATA[
.preheader:55 %zext_ln34_14 = zext i14 %or_ln34_14

]]></Node>
<StgValue><ssdm name="zext_ln34_14"/></StgValue>
</operation>

<operation id="706" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:56 %llike_addr_20 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_14

]]></Node>
<StgValue><ssdm name="llike_addr_20"/></StgValue>
</operation>

<operation id="707" st_id="27" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:274 %tmp_8 = fcmp_olt  i64 %p_1, i64 %select_ln37

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="708" st_id="27" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:308 %p_2 = dadd i64 %add3_3, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="709" st_id="27" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:332 %p_4 = dadd i64 %add3_4, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="710" st_id="27" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:356 %p_5 = dadd i64 %add3_5, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="711" st_id="27" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:380 %p_6 = dadd i64 %add3_6, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="712" st_id="27" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:403 %add3_7 = dadd i64 %llike_load_10, i64 %bitcast_ln35_7

]]></Node>
<StgValue><ssdm name="add3_7"/></StgValue>
</operation>

<operation id="713" st_id="27" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:427 %add3_8 = dadd i64 %llike_load_11, i64 %bitcast_ln35_8

]]></Node>
<StgValue><ssdm name="add3_8"/></StgValue>
</operation>

<operation id="714" st_id="27" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:451 %add3_9 = dadd i64 %llike_load_12, i64 %bitcast_ln35_9

]]></Node>
<StgValue><ssdm name="add3_9"/></StgValue>
</operation>

<operation id="715" st_id="27" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:475 %add3_s = dadd i64 %llike_load_13, i64 %bitcast_ln35_10

]]></Node>
<StgValue><ssdm name="add3_s"/></StgValue>
</operation>

<operation id="716" st_id="27" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:499 %add3_10 = dadd i64 %llike_load_14, i64 %bitcast_ln35_11

]]></Node>
<StgValue><ssdm name="add3_10"/></StgValue>
</operation>

<operation id="717" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="64">
<![CDATA[
.preheader:522 %bitcast_ln35_12 = bitcast i64 %transition_load_14

]]></Node>
<StgValue><ssdm name="bitcast_ln35_12"/></StgValue>
</operation>

<operation id="718" st_id="27" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:523 %add3_11 = dadd i64 %llike_load_15, i64 %bitcast_ln35_12

]]></Node>
<StgValue><ssdm name="add3_11"/></StgValue>
</operation>

<operation id="719" st_id="27" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="64" op_0_bw="14">
<![CDATA[
.preheader:541 %llike_load_16 = load i14 %llike_addr_19

]]></Node>
<StgValue><ssdm name="llike_load_16"/></StgValue>
</operation>

<operation id="720" st_id="27" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="64" op_0_bw="12">
<![CDATA[
.preheader:545 %transition_load_15 = load i12 %transition_addr_15

]]></Node>
<StgValue><ssdm name="transition_load_15"/></StgValue>
</operation>

<operation id="721" st_id="27" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="64" op_0_bw="14">
<![CDATA[
.preheader:565 %llike_load_17 = load i14 %llike_addr_20

]]></Node>
<StgValue><ssdm name="llike_load_17"/></StgValue>
</operation>

<operation id="722" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="10" op_0_bw="7">
<![CDATA[
.preheader:566 %sext_ln35_6 = sext i7 %or_ln

]]></Node>
<StgValue><ssdm name="sext_ln35_6"/></StgValue>
</operation>

<operation id="723" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="10">
<![CDATA[
.preheader:567 %zext_ln35_14 = zext i10 %sext_ln35_6

]]></Node>
<StgValue><ssdm name="zext_ln35_14"/></StgValue>
</operation>

<operation id="724" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:568 %transition_addr_16 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_14

]]></Node>
<StgValue><ssdm name="transition_addr_16"/></StgValue>
</operation>

<operation id="725" st_id="27" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="64" op_0_bw="12">
<![CDATA[
.preheader:569 %transition_load_16 = load i12 %transition_addr_16

]]></Node>
<StgValue><ssdm name="transition_load_16"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="726" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:57 %or_ln34_15 = or i14 %tmp_380, i14 16

]]></Node>
<StgValue><ssdm name="or_ln34_15"/></StgValue>
</operation>

<operation id="727" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="14">
<![CDATA[
.preheader:58 %zext_ln34_15 = zext i14 %or_ln34_15

]]></Node>
<StgValue><ssdm name="zext_ln34_15"/></StgValue>
</operation>

<operation id="728" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:59 %llike_addr_21 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_15

]]></Node>
<StgValue><ssdm name="llike_addr_21"/></StgValue>
</operation>

<operation id="729" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="64">
<![CDATA[
.preheader:261 %bitcast_ln37_2 = bitcast i64 %p_1

]]></Node>
<StgValue><ssdm name="bitcast_ln37_2"/></StgValue>
</operation>

<operation id="730" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:262 %tmp_6 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_2, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="731" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="52" op_0_bw="64">
<![CDATA[
.preheader:263 %trunc_ln37_2 = trunc i64 %bitcast_ln37_2

]]></Node>
<StgValue><ssdm name="trunc_ln37_2"/></StgValue>
</operation>

<operation id="732" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="64">
<![CDATA[
.preheader:264 %bitcast_ln37_3 = bitcast i64 %select_ln37

]]></Node>
<StgValue><ssdm name="bitcast_ln37_3"/></StgValue>
</operation>

<operation id="733" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:265 %tmp_7 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_3, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="734" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="52" op_0_bw="64">
<![CDATA[
.preheader:266 %trunc_ln37_3 = trunc i64 %bitcast_ln37_3

]]></Node>
<StgValue><ssdm name="trunc_ln37_3"/></StgValue>
</operation>

<operation id="735" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:267 %icmp_ln37_4 = icmp_ne  i11 %tmp_6, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_4"/></StgValue>
</operation>

<operation id="736" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:268 %icmp_ln37_5 = icmp_eq  i52 %trunc_ln37_2, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_5"/></StgValue>
</operation>

<operation id="737" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:269 %or_ln37_2 = or i1 %icmp_ln37_5, i1 %icmp_ln37_4

]]></Node>
<StgValue><ssdm name="or_ln37_2"/></StgValue>
</operation>

<operation id="738" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:270 %icmp_ln37_6 = icmp_ne  i11 %tmp_7, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_6"/></StgValue>
</operation>

<operation id="739" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:271 %icmp_ln37_7 = icmp_eq  i52 %trunc_ln37_3, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_7"/></StgValue>
</operation>

<operation id="740" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:272 %or_ln37_3 = or i1 %icmp_ln37_7, i1 %icmp_ln37_6

]]></Node>
<StgValue><ssdm name="or_ln37_3"/></StgValue>
</operation>

<operation id="741" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:273 %and_ln37_2 = and i1 %or_ln37_2, i1 %or_ln37_3

]]></Node>
<StgValue><ssdm name="and_ln37_2"/></StgValue>
</operation>

<operation id="742" st_id="28" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:274 %tmp_8 = fcmp_olt  i64 %p_1, i64 %select_ln37

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="743" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:275 %and_ln37_3 = and i1 %and_ln37_2, i1 %tmp_8

]]></Node>
<StgValue><ssdm name="and_ln37_3"/></StgValue>
</operation>

<operation id="744" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:276 %select_ln37_1 = select i1 %and_ln37_3, i64 %p_1, i64 %select_ln37

]]></Node>
<StgValue><ssdm name="select_ln37_1"/></StgValue>
</operation>

<operation id="745" st_id="28" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:332 %p_4 = dadd i64 %add3_4, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="746" st_id="28" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:356 %p_5 = dadd i64 %add3_5, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="747" st_id="28" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:380 %p_6 = dadd i64 %add3_6, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="748" st_id="28" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:404 %p_7 = dadd i64 %add3_7, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_7"/></StgValue>
</operation>

<operation id="749" st_id="28" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:427 %add3_8 = dadd i64 %llike_load_11, i64 %bitcast_ln35_8

]]></Node>
<StgValue><ssdm name="add3_8"/></StgValue>
</operation>

<operation id="750" st_id="28" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:451 %add3_9 = dadd i64 %llike_load_12, i64 %bitcast_ln35_9

]]></Node>
<StgValue><ssdm name="add3_9"/></StgValue>
</operation>

<operation id="751" st_id="28" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:475 %add3_s = dadd i64 %llike_load_13, i64 %bitcast_ln35_10

]]></Node>
<StgValue><ssdm name="add3_s"/></StgValue>
</operation>

<operation id="752" st_id="28" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:499 %add3_10 = dadd i64 %llike_load_14, i64 %bitcast_ln35_11

]]></Node>
<StgValue><ssdm name="add3_10"/></StgValue>
</operation>

<operation id="753" st_id="28" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:523 %add3_11 = dadd i64 %llike_load_15, i64 %bitcast_ln35_12

]]></Node>
<StgValue><ssdm name="add3_11"/></StgValue>
</operation>

<operation id="754" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="64" op_0_bw="64">
<![CDATA[
.preheader:546 %bitcast_ln35_13 = bitcast i64 %transition_load_15

]]></Node>
<StgValue><ssdm name="bitcast_ln35_13"/></StgValue>
</operation>

<operation id="755" st_id="28" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:547 %add3_12 = dadd i64 %llike_load_16, i64 %bitcast_ln35_13

]]></Node>
<StgValue><ssdm name="add3_12"/></StgValue>
</operation>

<operation id="756" st_id="28" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="64" op_0_bw="14">
<![CDATA[
.preheader:565 %llike_load_17 = load i14 %llike_addr_20

]]></Node>
<StgValue><ssdm name="llike_load_17"/></StgValue>
</operation>

<operation id="757" st_id="28" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="64" op_0_bw="12">
<![CDATA[
.preheader:569 %transition_load_16 = load i12 %transition_addr_16

]]></Node>
<StgValue><ssdm name="transition_load_16"/></StgValue>
</operation>

<operation id="758" st_id="28" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="64" op_0_bw="14">
<![CDATA[
.preheader:589 %llike_load_18 = load i14 %llike_addr_21

]]></Node>
<StgValue><ssdm name="llike_load_18"/></StgValue>
</operation>

<operation id="759" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
.preheader:590 %or_ln35_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 16, i6 %trunc_ln31

]]></Node>
<StgValue><ssdm name="or_ln35_2"/></StgValue>
</operation>

<operation id="760" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="64" op_0_bw="11">
<![CDATA[
.preheader:591 %zext_ln35_15 = zext i11 %or_ln35_2

]]></Node>
<StgValue><ssdm name="zext_ln35_15"/></StgValue>
</operation>

<operation id="761" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:592 %transition_addr_17 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_15

]]></Node>
<StgValue><ssdm name="transition_addr_17"/></StgValue>
</operation>

<operation id="762" st_id="28" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="64" op_0_bw="12">
<![CDATA[
.preheader:593 %transition_load_17 = load i12 %transition_addr_17

]]></Node>
<StgValue><ssdm name="transition_load_17"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="763" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:60 %or_ln34_16 = or i14 %tmp_380, i14 17

]]></Node>
<StgValue><ssdm name="or_ln34_16"/></StgValue>
</operation>

<operation id="764" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="14">
<![CDATA[
.preheader:61 %zext_ln34_16 = zext i14 %or_ln34_16

]]></Node>
<StgValue><ssdm name="zext_ln34_16"/></StgValue>
</operation>

<operation id="765" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:62 %llike_addr_22 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_16

]]></Node>
<StgValue><ssdm name="llike_addr_22"/></StgValue>
</operation>

<operation id="766" st_id="29" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:298 %tmp_10 = fcmp_olt  i64 %p_s, i64 %select_ln37_1

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="767" st_id="29" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:356 %p_5 = dadd i64 %add3_5, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="768" st_id="29" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:380 %p_6 = dadd i64 %add3_6, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="769" st_id="29" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:404 %p_7 = dadd i64 %add3_7, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_7"/></StgValue>
</operation>

<operation id="770" st_id="29" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:428 %p_8 = dadd i64 %add3_8, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_8"/></StgValue>
</operation>

<operation id="771" st_id="29" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:451 %add3_9 = dadd i64 %llike_load_12, i64 %bitcast_ln35_9

]]></Node>
<StgValue><ssdm name="add3_9"/></StgValue>
</operation>

<operation id="772" st_id="29" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:475 %add3_s = dadd i64 %llike_load_13, i64 %bitcast_ln35_10

]]></Node>
<StgValue><ssdm name="add3_s"/></StgValue>
</operation>

<operation id="773" st_id="29" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:499 %add3_10 = dadd i64 %llike_load_14, i64 %bitcast_ln35_11

]]></Node>
<StgValue><ssdm name="add3_10"/></StgValue>
</operation>

<operation id="774" st_id="29" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:523 %add3_11 = dadd i64 %llike_load_15, i64 %bitcast_ln35_12

]]></Node>
<StgValue><ssdm name="add3_11"/></StgValue>
</operation>

<operation id="775" st_id="29" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:547 %add3_12 = dadd i64 %llike_load_16, i64 %bitcast_ln35_13

]]></Node>
<StgValue><ssdm name="add3_12"/></StgValue>
</operation>

<operation id="776" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64">
<![CDATA[
.preheader:570 %bitcast_ln35_14 = bitcast i64 %transition_load_16

]]></Node>
<StgValue><ssdm name="bitcast_ln35_14"/></StgValue>
</operation>

<operation id="777" st_id="29" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:571 %add3_13 = dadd i64 %llike_load_17, i64 %bitcast_ln35_14

]]></Node>
<StgValue><ssdm name="add3_13"/></StgValue>
</operation>

<operation id="778" st_id="29" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="64" op_0_bw="14">
<![CDATA[
.preheader:589 %llike_load_18 = load i14 %llike_addr_21

]]></Node>
<StgValue><ssdm name="llike_load_18"/></StgValue>
</operation>

<operation id="779" st_id="29" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="64" op_0_bw="12">
<![CDATA[
.preheader:593 %transition_load_17 = load i12 %transition_addr_17

]]></Node>
<StgValue><ssdm name="transition_load_17"/></StgValue>
</operation>

<operation id="780" st_id="29" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="64" op_0_bw="14">
<![CDATA[
.preheader:613 %llike_load_19 = load i14 %llike_addr_22

]]></Node>
<StgValue><ssdm name="llike_load_19"/></StgValue>
</operation>

<operation id="781" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
.preheader:614 %or_ln35_5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 17, i6 %trunc_ln31

]]></Node>
<StgValue><ssdm name="or_ln35_5"/></StgValue>
</operation>

<operation id="782" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="64" op_0_bw="11">
<![CDATA[
.preheader:615 %zext_ln35_16 = zext i11 %or_ln35_5

]]></Node>
<StgValue><ssdm name="zext_ln35_16"/></StgValue>
</operation>

<operation id="783" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:616 %transition_addr_18 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_16

]]></Node>
<StgValue><ssdm name="transition_addr_18"/></StgValue>
</operation>

<operation id="784" st_id="29" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="64" op_0_bw="12">
<![CDATA[
.preheader:617 %transition_load_18 = load i12 %transition_addr_18

]]></Node>
<StgValue><ssdm name="transition_load_18"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="785" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:63 %or_ln34_17 = or i14 %tmp_380, i14 18

]]></Node>
<StgValue><ssdm name="or_ln34_17"/></StgValue>
</operation>

<operation id="786" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="14">
<![CDATA[
.preheader:64 %zext_ln34_17 = zext i14 %or_ln34_17

]]></Node>
<StgValue><ssdm name="zext_ln34_17"/></StgValue>
</operation>

<operation id="787" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:65 %llike_addr_23 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_17

]]></Node>
<StgValue><ssdm name="llike_addr_23"/></StgValue>
</operation>

<operation id="788" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="64">
<![CDATA[
.preheader:285 %bitcast_ln37_4 = bitcast i64 %p_s

]]></Node>
<StgValue><ssdm name="bitcast_ln37_4"/></StgValue>
</operation>

<operation id="789" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:286 %tmp_9 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_4, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="790" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="52" op_0_bw="64">
<![CDATA[
.preheader:287 %trunc_ln37_4 = trunc i64 %bitcast_ln37_4

]]></Node>
<StgValue><ssdm name="trunc_ln37_4"/></StgValue>
</operation>

<operation id="791" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64">
<![CDATA[
.preheader:288 %bitcast_ln37_5 = bitcast i64 %select_ln37_1

]]></Node>
<StgValue><ssdm name="bitcast_ln37_5"/></StgValue>
</operation>

<operation id="792" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:289 %tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_5, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="793" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="52" op_0_bw="64">
<![CDATA[
.preheader:290 %trunc_ln37_5 = trunc i64 %bitcast_ln37_5

]]></Node>
<StgValue><ssdm name="trunc_ln37_5"/></StgValue>
</operation>

<operation id="794" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:291 %icmp_ln37_8 = icmp_ne  i11 %tmp_9, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_8"/></StgValue>
</operation>

<operation id="795" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:292 %icmp_ln37_9 = icmp_eq  i52 %trunc_ln37_4, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_9"/></StgValue>
</operation>

<operation id="796" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:293 %or_ln37_4 = or i1 %icmp_ln37_9, i1 %icmp_ln37_8

]]></Node>
<StgValue><ssdm name="or_ln37_4"/></StgValue>
</operation>

<operation id="797" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:294 %icmp_ln37_10 = icmp_ne  i11 %tmp_s, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_10"/></StgValue>
</operation>

<operation id="798" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:295 %icmp_ln37_11 = icmp_eq  i52 %trunc_ln37_5, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_11"/></StgValue>
</operation>

<operation id="799" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:296 %or_ln37_5 = or i1 %icmp_ln37_11, i1 %icmp_ln37_10

]]></Node>
<StgValue><ssdm name="or_ln37_5"/></StgValue>
</operation>

<operation id="800" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:297 %and_ln37_4 = and i1 %or_ln37_4, i1 %or_ln37_5

]]></Node>
<StgValue><ssdm name="and_ln37_4"/></StgValue>
</operation>

<operation id="801" st_id="30" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:298 %tmp_10 = fcmp_olt  i64 %p_s, i64 %select_ln37_1

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="802" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:299 %and_ln37_5 = and i1 %and_ln37_4, i1 %tmp_10

]]></Node>
<StgValue><ssdm name="and_ln37_5"/></StgValue>
</operation>

<operation id="803" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:300 %select_ln37_2 = select i1 %and_ln37_5, i64 %p_s, i64 %select_ln37_1

]]></Node>
<StgValue><ssdm name="select_ln37_2"/></StgValue>
</operation>

<operation id="804" st_id="30" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:356 %p_5 = dadd i64 %add3_5, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="805" st_id="30" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:380 %p_6 = dadd i64 %add3_6, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="806" st_id="30" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:404 %p_7 = dadd i64 %add3_7, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_7"/></StgValue>
</operation>

<operation id="807" st_id="30" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:428 %p_8 = dadd i64 %add3_8, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_8"/></StgValue>
</operation>

<operation id="808" st_id="30" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:452 %p_9 = dadd i64 %add3_9, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_9"/></StgValue>
</operation>

<operation id="809" st_id="30" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:476 %p_3 = dadd i64 %add3_s, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="810" st_id="30" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:499 %add3_10 = dadd i64 %llike_load_14, i64 %bitcast_ln35_11

]]></Node>
<StgValue><ssdm name="add3_10"/></StgValue>
</operation>

<operation id="811" st_id="30" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:523 %add3_11 = dadd i64 %llike_load_15, i64 %bitcast_ln35_12

]]></Node>
<StgValue><ssdm name="add3_11"/></StgValue>
</operation>

<operation id="812" st_id="30" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:547 %add3_12 = dadd i64 %llike_load_16, i64 %bitcast_ln35_13

]]></Node>
<StgValue><ssdm name="add3_12"/></StgValue>
</operation>

<operation id="813" st_id="30" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:571 %add3_13 = dadd i64 %llike_load_17, i64 %bitcast_ln35_14

]]></Node>
<StgValue><ssdm name="add3_13"/></StgValue>
</operation>

<operation id="814" st_id="30" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="64" op_0_bw="14">
<![CDATA[
.preheader:613 %llike_load_19 = load i14 %llike_addr_22

]]></Node>
<StgValue><ssdm name="llike_load_19"/></StgValue>
</operation>

<operation id="815" st_id="30" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="64" op_0_bw="12">
<![CDATA[
.preheader:617 %transition_load_18 = load i12 %transition_addr_18

]]></Node>
<StgValue><ssdm name="transition_load_18"/></StgValue>
</operation>

<operation id="816" st_id="30" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="64" op_0_bw="14">
<![CDATA[
.preheader:637 %llike_load_20 = load i14 %llike_addr_23

]]></Node>
<StgValue><ssdm name="llike_load_20"/></StgValue>
</operation>

<operation id="817" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
.preheader:638 %or_ln35_6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 18, i6 %trunc_ln31

]]></Node>
<StgValue><ssdm name="or_ln35_6"/></StgValue>
</operation>

<operation id="818" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="64" op_0_bw="11">
<![CDATA[
.preheader:639 %zext_ln35_17 = zext i11 %or_ln35_6

]]></Node>
<StgValue><ssdm name="zext_ln35_17"/></StgValue>
</operation>

<operation id="819" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:640 %transition_addr_19 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_17

]]></Node>
<StgValue><ssdm name="transition_addr_19"/></StgValue>
</operation>

<operation id="820" st_id="30" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="64" op_0_bw="12">
<![CDATA[
.preheader:641 %transition_load_19 = load i12 %transition_addr_19

]]></Node>
<StgValue><ssdm name="transition_load_19"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="821" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:66 %or_ln34_18 = or i14 %tmp_380, i14 19

]]></Node>
<StgValue><ssdm name="or_ln34_18"/></StgValue>
</operation>

<operation id="822" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="14">
<![CDATA[
.preheader:67 %zext_ln34_18 = zext i14 %or_ln34_18

]]></Node>
<StgValue><ssdm name="zext_ln34_18"/></StgValue>
</operation>

<operation id="823" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:68 %llike_addr_24 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_18

]]></Node>
<StgValue><ssdm name="llike_addr_24"/></StgValue>
</operation>

<operation id="824" st_id="31" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:322 %tmp_13 = fcmp_olt  i64 %p_2, i64 %select_ln37_2

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="825" st_id="31" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:380 %p_6 = dadd i64 %add3_6, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="826" st_id="31" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:404 %p_7 = dadd i64 %add3_7, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_7"/></StgValue>
</operation>

<operation id="827" st_id="31" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:428 %p_8 = dadd i64 %add3_8, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_8"/></StgValue>
</operation>

<operation id="828" st_id="31" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:452 %p_9 = dadd i64 %add3_9, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_9"/></StgValue>
</operation>

<operation id="829" st_id="31" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:476 %p_3 = dadd i64 %add3_s, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="830" st_id="31" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:500 %p_10 = dadd i64 %add3_10, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_10"/></StgValue>
</operation>

<operation id="831" st_id="31" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:523 %add3_11 = dadd i64 %llike_load_15, i64 %bitcast_ln35_12

]]></Node>
<StgValue><ssdm name="add3_11"/></StgValue>
</operation>

<operation id="832" st_id="31" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:547 %add3_12 = dadd i64 %llike_load_16, i64 %bitcast_ln35_13

]]></Node>
<StgValue><ssdm name="add3_12"/></StgValue>
</operation>

<operation id="833" st_id="31" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:571 %add3_13 = dadd i64 %llike_load_17, i64 %bitcast_ln35_14

]]></Node>
<StgValue><ssdm name="add3_13"/></StgValue>
</operation>

<operation id="834" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="64">
<![CDATA[
.preheader:594 %bitcast_ln35_15 = bitcast i64 %transition_load_17

]]></Node>
<StgValue><ssdm name="bitcast_ln35_15"/></StgValue>
</operation>

<operation id="835" st_id="31" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:595 %add3_14 = dadd i64 %llike_load_18, i64 %bitcast_ln35_15

]]></Node>
<StgValue><ssdm name="add3_14"/></StgValue>
</operation>

<operation id="836" st_id="31" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="64" op_0_bw="14">
<![CDATA[
.preheader:637 %llike_load_20 = load i14 %llike_addr_23

]]></Node>
<StgValue><ssdm name="llike_load_20"/></StgValue>
</operation>

<operation id="837" st_id="31" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="64" op_0_bw="12">
<![CDATA[
.preheader:641 %transition_load_19 = load i12 %transition_addr_19

]]></Node>
<StgValue><ssdm name="transition_load_19"/></StgValue>
</operation>

<operation id="838" st_id="31" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="64" op_0_bw="14">
<![CDATA[
.preheader:661 %llike_load_21 = load i14 %llike_addr_24

]]></Node>
<StgValue><ssdm name="llike_load_21"/></StgValue>
</operation>

<operation id="839" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
.preheader:662 %or_ln35_10 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 19, i6 %trunc_ln31

]]></Node>
<StgValue><ssdm name="or_ln35_10"/></StgValue>
</operation>

<operation id="840" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="64" op_0_bw="11">
<![CDATA[
.preheader:663 %zext_ln35_18 = zext i11 %or_ln35_10

]]></Node>
<StgValue><ssdm name="zext_ln35_18"/></StgValue>
</operation>

<operation id="841" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:664 %transition_addr_20 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_18

]]></Node>
<StgValue><ssdm name="transition_addr_20"/></StgValue>
</operation>

<operation id="842" st_id="31" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="64" op_0_bw="12">
<![CDATA[
.preheader:665 %transition_load_20 = load i12 %transition_addr_20

]]></Node>
<StgValue><ssdm name="transition_load_20"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="843" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:69 %or_ln34_19 = or i14 %tmp_380, i14 20

]]></Node>
<StgValue><ssdm name="or_ln34_19"/></StgValue>
</operation>

<operation id="844" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="14">
<![CDATA[
.preheader:70 %zext_ln34_19 = zext i14 %or_ln34_19

]]></Node>
<StgValue><ssdm name="zext_ln34_19"/></StgValue>
</operation>

<operation id="845" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:71 %llike_addr_25 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_19

]]></Node>
<StgValue><ssdm name="llike_addr_25"/></StgValue>
</operation>

<operation id="846" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64">
<![CDATA[
.preheader:309 %bitcast_ln37_6 = bitcast i64 %p_2

]]></Node>
<StgValue><ssdm name="bitcast_ln37_6"/></StgValue>
</operation>

<operation id="847" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:310 %tmp_11 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_6, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="848" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="52" op_0_bw="64">
<![CDATA[
.preheader:311 %trunc_ln37_6 = trunc i64 %bitcast_ln37_6

]]></Node>
<StgValue><ssdm name="trunc_ln37_6"/></StgValue>
</operation>

<operation id="849" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="64">
<![CDATA[
.preheader:312 %bitcast_ln37_7 = bitcast i64 %select_ln37_2

]]></Node>
<StgValue><ssdm name="bitcast_ln37_7"/></StgValue>
</operation>

<operation id="850" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:313 %tmp_12 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_7, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="851" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="52" op_0_bw="64">
<![CDATA[
.preheader:314 %trunc_ln37_7 = trunc i64 %bitcast_ln37_7

]]></Node>
<StgValue><ssdm name="trunc_ln37_7"/></StgValue>
</operation>

<operation id="852" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:315 %icmp_ln37_12 = icmp_ne  i11 %tmp_11, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_12"/></StgValue>
</operation>

<operation id="853" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:316 %icmp_ln37_13 = icmp_eq  i52 %trunc_ln37_6, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_13"/></StgValue>
</operation>

<operation id="854" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:317 %or_ln37_6 = or i1 %icmp_ln37_13, i1 %icmp_ln37_12

]]></Node>
<StgValue><ssdm name="or_ln37_6"/></StgValue>
</operation>

<operation id="855" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:318 %icmp_ln37_14 = icmp_ne  i11 %tmp_12, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_14"/></StgValue>
</operation>

<operation id="856" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:319 %icmp_ln37_15 = icmp_eq  i52 %trunc_ln37_7, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_15"/></StgValue>
</operation>

<operation id="857" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:320 %or_ln37_7 = or i1 %icmp_ln37_15, i1 %icmp_ln37_14

]]></Node>
<StgValue><ssdm name="or_ln37_7"/></StgValue>
</operation>

<operation id="858" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:321 %and_ln37_6 = and i1 %or_ln37_6, i1 %or_ln37_7

]]></Node>
<StgValue><ssdm name="and_ln37_6"/></StgValue>
</operation>

<operation id="859" st_id="32" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:322 %tmp_13 = fcmp_olt  i64 %p_2, i64 %select_ln37_2

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="860" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:323 %and_ln37_7 = and i1 %and_ln37_6, i1 %tmp_13

]]></Node>
<StgValue><ssdm name="and_ln37_7"/></StgValue>
</operation>

<operation id="861" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:324 %select_ln37_3 = select i1 %and_ln37_7, i64 %p_2, i64 %select_ln37_2

]]></Node>
<StgValue><ssdm name="select_ln37_3"/></StgValue>
</operation>

<operation id="862" st_id="32" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:404 %p_7 = dadd i64 %add3_7, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_7"/></StgValue>
</operation>

<operation id="863" st_id="32" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:428 %p_8 = dadd i64 %add3_8, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_8"/></StgValue>
</operation>

<operation id="864" st_id="32" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:452 %p_9 = dadd i64 %add3_9, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_9"/></StgValue>
</operation>

<operation id="865" st_id="32" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:476 %p_3 = dadd i64 %add3_s, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="866" st_id="32" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:500 %p_10 = dadd i64 %add3_10, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_10"/></StgValue>
</operation>

<operation id="867" st_id="32" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:524 %p_11 = dadd i64 %add3_11, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_11"/></StgValue>
</operation>

<operation id="868" st_id="32" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:547 %add3_12 = dadd i64 %llike_load_16, i64 %bitcast_ln35_13

]]></Node>
<StgValue><ssdm name="add3_12"/></StgValue>
</operation>

<operation id="869" st_id="32" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:571 %add3_13 = dadd i64 %llike_load_17, i64 %bitcast_ln35_14

]]></Node>
<StgValue><ssdm name="add3_13"/></StgValue>
</operation>

<operation id="870" st_id="32" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:595 %add3_14 = dadd i64 %llike_load_18, i64 %bitcast_ln35_15

]]></Node>
<StgValue><ssdm name="add3_14"/></StgValue>
</operation>

<operation id="871" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="64">
<![CDATA[
.preheader:618 %bitcast_ln35_16 = bitcast i64 %transition_load_18

]]></Node>
<StgValue><ssdm name="bitcast_ln35_16"/></StgValue>
</operation>

<operation id="872" st_id="32" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:619 %add3_15 = dadd i64 %llike_load_19, i64 %bitcast_ln35_16

]]></Node>
<StgValue><ssdm name="add3_15"/></StgValue>
</operation>

<operation id="873" st_id="32" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="64" op_0_bw="14">
<![CDATA[
.preheader:661 %llike_load_21 = load i14 %llike_addr_24

]]></Node>
<StgValue><ssdm name="llike_load_21"/></StgValue>
</operation>

<operation id="874" st_id="32" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="64" op_0_bw="12">
<![CDATA[
.preheader:665 %transition_load_20 = load i12 %transition_addr_20

]]></Node>
<StgValue><ssdm name="transition_load_20"/></StgValue>
</operation>

<operation id="875" st_id="32" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="64" op_0_bw="14">
<![CDATA[
.preheader:685 %llike_load_22 = load i14 %llike_addr_25

]]></Node>
<StgValue><ssdm name="llike_load_22"/></StgValue>
</operation>

<operation id="876" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
.preheader:686 %or_ln35_11 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 20, i6 %trunc_ln31

]]></Node>
<StgValue><ssdm name="or_ln35_11"/></StgValue>
</operation>

<operation id="877" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="64" op_0_bw="11">
<![CDATA[
.preheader:687 %zext_ln35_19 = zext i11 %or_ln35_11

]]></Node>
<StgValue><ssdm name="zext_ln35_19"/></StgValue>
</operation>

<operation id="878" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:688 %transition_addr_21 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_19

]]></Node>
<StgValue><ssdm name="transition_addr_21"/></StgValue>
</operation>

<operation id="879" st_id="32" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="12">
<![CDATA[
.preheader:689 %transition_load_21 = load i12 %transition_addr_21

]]></Node>
<StgValue><ssdm name="transition_load_21"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="880" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:72 %or_ln34_20 = or i14 %tmp_380, i14 21

]]></Node>
<StgValue><ssdm name="or_ln34_20"/></StgValue>
</operation>

<operation id="881" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="14">
<![CDATA[
.preheader:73 %zext_ln34_20 = zext i14 %or_ln34_20

]]></Node>
<StgValue><ssdm name="zext_ln34_20"/></StgValue>
</operation>

<operation id="882" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:74 %llike_addr_26 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_20

]]></Node>
<StgValue><ssdm name="llike_addr_26"/></StgValue>
</operation>

<operation id="883" st_id="33" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:346 %tmp_16 = fcmp_olt  i64 %p_4, i64 %select_ln37_3

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="884" st_id="33" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:428 %p_8 = dadd i64 %add3_8, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_8"/></StgValue>
</operation>

<operation id="885" st_id="33" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:452 %p_9 = dadd i64 %add3_9, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_9"/></StgValue>
</operation>

<operation id="886" st_id="33" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:476 %p_3 = dadd i64 %add3_s, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="887" st_id="33" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:500 %p_10 = dadd i64 %add3_10, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_10"/></StgValue>
</operation>

<operation id="888" st_id="33" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:524 %p_11 = dadd i64 %add3_11, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_11"/></StgValue>
</operation>

<operation id="889" st_id="33" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:548 %p_12 = dadd i64 %add3_12, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_12"/></StgValue>
</operation>

<operation id="890" st_id="33" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:571 %add3_13 = dadd i64 %llike_load_17, i64 %bitcast_ln35_14

]]></Node>
<StgValue><ssdm name="add3_13"/></StgValue>
</operation>

<operation id="891" st_id="33" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:595 %add3_14 = dadd i64 %llike_load_18, i64 %bitcast_ln35_15

]]></Node>
<StgValue><ssdm name="add3_14"/></StgValue>
</operation>

<operation id="892" st_id="33" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:619 %add3_15 = dadd i64 %llike_load_19, i64 %bitcast_ln35_16

]]></Node>
<StgValue><ssdm name="add3_15"/></StgValue>
</operation>

<operation id="893" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64">
<![CDATA[
.preheader:642 %bitcast_ln35_17 = bitcast i64 %transition_load_19

]]></Node>
<StgValue><ssdm name="bitcast_ln35_17"/></StgValue>
</operation>

<operation id="894" st_id="33" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:643 %add3_16 = dadd i64 %llike_load_20, i64 %bitcast_ln35_17

]]></Node>
<StgValue><ssdm name="add3_16"/></StgValue>
</operation>

<operation id="895" st_id="33" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="64" op_0_bw="14">
<![CDATA[
.preheader:685 %llike_load_22 = load i14 %llike_addr_25

]]></Node>
<StgValue><ssdm name="llike_load_22"/></StgValue>
</operation>

<operation id="896" st_id="33" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="12">
<![CDATA[
.preheader:689 %transition_load_21 = load i12 %transition_addr_21

]]></Node>
<StgValue><ssdm name="transition_load_21"/></StgValue>
</operation>

<operation id="897" st_id="33" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="64" op_0_bw="14">
<![CDATA[
.preheader:709 %llike_load_23 = load i14 %llike_addr_26

]]></Node>
<StgValue><ssdm name="llike_load_23"/></StgValue>
</operation>

<operation id="898" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
.preheader:710 %or_ln35_12 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 21, i6 %trunc_ln31

]]></Node>
<StgValue><ssdm name="or_ln35_12"/></StgValue>
</operation>

<operation id="899" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="64" op_0_bw="11">
<![CDATA[
.preheader:711 %zext_ln35_20 = zext i11 %or_ln35_12

]]></Node>
<StgValue><ssdm name="zext_ln35_20"/></StgValue>
</operation>

<operation id="900" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:712 %transition_addr_22 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_20

]]></Node>
<StgValue><ssdm name="transition_addr_22"/></StgValue>
</operation>

<operation id="901" st_id="33" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="64" op_0_bw="12">
<![CDATA[
.preheader:713 %transition_load_22 = load i12 %transition_addr_22

]]></Node>
<StgValue><ssdm name="transition_load_22"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="902" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:75 %or_ln34_21 = or i14 %tmp_380, i14 22

]]></Node>
<StgValue><ssdm name="or_ln34_21"/></StgValue>
</operation>

<operation id="903" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="14">
<![CDATA[
.preheader:76 %zext_ln34_21 = zext i14 %or_ln34_21

]]></Node>
<StgValue><ssdm name="zext_ln34_21"/></StgValue>
</operation>

<operation id="904" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:77 %llike_addr_27 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_21

]]></Node>
<StgValue><ssdm name="llike_addr_27"/></StgValue>
</operation>

<operation id="905" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64">
<![CDATA[
.preheader:333 %bitcast_ln37_8 = bitcast i64 %p_4

]]></Node>
<StgValue><ssdm name="bitcast_ln37_8"/></StgValue>
</operation>

<operation id="906" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:334 %tmp_14 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_8, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="907" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="52" op_0_bw="64">
<![CDATA[
.preheader:335 %trunc_ln37_8 = trunc i64 %bitcast_ln37_8

]]></Node>
<StgValue><ssdm name="trunc_ln37_8"/></StgValue>
</operation>

<operation id="908" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="64">
<![CDATA[
.preheader:336 %bitcast_ln37_9 = bitcast i64 %select_ln37_3

]]></Node>
<StgValue><ssdm name="bitcast_ln37_9"/></StgValue>
</operation>

<operation id="909" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:337 %tmp_15 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_9, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="910" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="52" op_0_bw="64">
<![CDATA[
.preheader:338 %trunc_ln37_9 = trunc i64 %bitcast_ln37_9

]]></Node>
<StgValue><ssdm name="trunc_ln37_9"/></StgValue>
</operation>

<operation id="911" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:339 %icmp_ln37_16 = icmp_ne  i11 %tmp_14, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_16"/></StgValue>
</operation>

<operation id="912" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:340 %icmp_ln37_17 = icmp_eq  i52 %trunc_ln37_8, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_17"/></StgValue>
</operation>

<operation id="913" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:341 %or_ln37_8 = or i1 %icmp_ln37_17, i1 %icmp_ln37_16

]]></Node>
<StgValue><ssdm name="or_ln37_8"/></StgValue>
</operation>

<operation id="914" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:342 %icmp_ln37_18 = icmp_ne  i11 %tmp_15, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_18"/></StgValue>
</operation>

<operation id="915" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:343 %icmp_ln37_19 = icmp_eq  i52 %trunc_ln37_9, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_19"/></StgValue>
</operation>

<operation id="916" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:344 %or_ln37_9 = or i1 %icmp_ln37_19, i1 %icmp_ln37_18

]]></Node>
<StgValue><ssdm name="or_ln37_9"/></StgValue>
</operation>

<operation id="917" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:345 %and_ln37_8 = and i1 %or_ln37_8, i1 %or_ln37_9

]]></Node>
<StgValue><ssdm name="and_ln37_8"/></StgValue>
</operation>

<operation id="918" st_id="34" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:346 %tmp_16 = fcmp_olt  i64 %p_4, i64 %select_ln37_3

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="919" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:347 %and_ln37_9 = and i1 %and_ln37_8, i1 %tmp_16

]]></Node>
<StgValue><ssdm name="and_ln37_9"/></StgValue>
</operation>

<operation id="920" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:348 %select_ln37_4 = select i1 %and_ln37_9, i64 %p_4, i64 %select_ln37_3

]]></Node>
<StgValue><ssdm name="select_ln37_4"/></StgValue>
</operation>

<operation id="921" st_id="34" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:452 %p_9 = dadd i64 %add3_9, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_9"/></StgValue>
</operation>

<operation id="922" st_id="34" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:476 %p_3 = dadd i64 %add3_s, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="923" st_id="34" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:500 %p_10 = dadd i64 %add3_10, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_10"/></StgValue>
</operation>

<operation id="924" st_id="34" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:524 %p_11 = dadd i64 %add3_11, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_11"/></StgValue>
</operation>

<operation id="925" st_id="34" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:548 %p_12 = dadd i64 %add3_12, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_12"/></StgValue>
</operation>

<operation id="926" st_id="34" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:572 %p_13 = dadd i64 %add3_13, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_13"/></StgValue>
</operation>

<operation id="927" st_id="34" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:595 %add3_14 = dadd i64 %llike_load_18, i64 %bitcast_ln35_15

]]></Node>
<StgValue><ssdm name="add3_14"/></StgValue>
</operation>

<operation id="928" st_id="34" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:619 %add3_15 = dadd i64 %llike_load_19, i64 %bitcast_ln35_16

]]></Node>
<StgValue><ssdm name="add3_15"/></StgValue>
</operation>

<operation id="929" st_id="34" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:643 %add3_16 = dadd i64 %llike_load_20, i64 %bitcast_ln35_17

]]></Node>
<StgValue><ssdm name="add3_16"/></StgValue>
</operation>

<operation id="930" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="64" op_0_bw="64">
<![CDATA[
.preheader:666 %bitcast_ln35_18 = bitcast i64 %transition_load_20

]]></Node>
<StgValue><ssdm name="bitcast_ln35_18"/></StgValue>
</operation>

<operation id="931" st_id="34" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:667 %add3_17 = dadd i64 %llike_load_21, i64 %bitcast_ln35_18

]]></Node>
<StgValue><ssdm name="add3_17"/></StgValue>
</operation>

<operation id="932" st_id="34" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="64" op_0_bw="14">
<![CDATA[
.preheader:709 %llike_load_23 = load i14 %llike_addr_26

]]></Node>
<StgValue><ssdm name="llike_load_23"/></StgValue>
</operation>

<operation id="933" st_id="34" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="64" op_0_bw="12">
<![CDATA[
.preheader:713 %transition_load_22 = load i12 %transition_addr_22

]]></Node>
<StgValue><ssdm name="transition_load_22"/></StgValue>
</operation>

<operation id="934" st_id="34" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="64" op_0_bw="14">
<![CDATA[
.preheader:733 %llike_load_24 = load i14 %llike_addr_27

]]></Node>
<StgValue><ssdm name="llike_load_24"/></StgValue>
</operation>

<operation id="935" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
.preheader:734 %or_ln35_13 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 22, i6 %trunc_ln31

]]></Node>
<StgValue><ssdm name="or_ln35_13"/></StgValue>
</operation>

<operation id="936" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="64" op_0_bw="11">
<![CDATA[
.preheader:735 %zext_ln35_21 = zext i11 %or_ln35_13

]]></Node>
<StgValue><ssdm name="zext_ln35_21"/></StgValue>
</operation>

<operation id="937" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:736 %transition_addr_23 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_21

]]></Node>
<StgValue><ssdm name="transition_addr_23"/></StgValue>
</operation>

<operation id="938" st_id="34" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="64" op_0_bw="12">
<![CDATA[
.preheader:737 %transition_load_23 = load i12 %transition_addr_23

]]></Node>
<StgValue><ssdm name="transition_load_23"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="939" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:78 %or_ln34_22 = or i14 %tmp_380, i14 23

]]></Node>
<StgValue><ssdm name="or_ln34_22"/></StgValue>
</operation>

<operation id="940" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="14">
<![CDATA[
.preheader:79 %zext_ln34_22 = zext i14 %or_ln34_22

]]></Node>
<StgValue><ssdm name="zext_ln34_22"/></StgValue>
</operation>

<operation id="941" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:80 %llike_addr_28 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_22

]]></Node>
<StgValue><ssdm name="llike_addr_28"/></StgValue>
</operation>

<operation id="942" st_id="35" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:370 %tmp_19 = fcmp_olt  i64 %p_5, i64 %select_ln37_4

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="943" st_id="35" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:500 %p_10 = dadd i64 %add3_10, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_10"/></StgValue>
</operation>

<operation id="944" st_id="35" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:524 %p_11 = dadd i64 %add3_11, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_11"/></StgValue>
</operation>

<operation id="945" st_id="35" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:548 %p_12 = dadd i64 %add3_12, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_12"/></StgValue>
</operation>

<operation id="946" st_id="35" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:572 %p_13 = dadd i64 %add3_13, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_13"/></StgValue>
</operation>

<operation id="947" st_id="35" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:595 %add3_14 = dadd i64 %llike_load_18, i64 %bitcast_ln35_15

]]></Node>
<StgValue><ssdm name="add3_14"/></StgValue>
</operation>

<operation id="948" st_id="35" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:619 %add3_15 = dadd i64 %llike_load_19, i64 %bitcast_ln35_16

]]></Node>
<StgValue><ssdm name="add3_15"/></StgValue>
</operation>

<operation id="949" st_id="35" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:643 %add3_16 = dadd i64 %llike_load_20, i64 %bitcast_ln35_17

]]></Node>
<StgValue><ssdm name="add3_16"/></StgValue>
</operation>

<operation id="950" st_id="35" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:667 %add3_17 = dadd i64 %llike_load_21, i64 %bitcast_ln35_18

]]></Node>
<StgValue><ssdm name="add3_17"/></StgValue>
</operation>

<operation id="951" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="64" op_0_bw="64">
<![CDATA[
.preheader:690 %bitcast_ln35_19 = bitcast i64 %transition_load_21

]]></Node>
<StgValue><ssdm name="bitcast_ln35_19"/></StgValue>
</operation>

<operation id="952" st_id="35" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:691 %add3_18 = dadd i64 %llike_load_22, i64 %bitcast_ln35_19

]]></Node>
<StgValue><ssdm name="add3_18"/></StgValue>
</operation>

<operation id="953" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="64">
<![CDATA[
.preheader:714 %bitcast_ln35_20 = bitcast i64 %transition_load_22

]]></Node>
<StgValue><ssdm name="bitcast_ln35_20"/></StgValue>
</operation>

<operation id="954" st_id="35" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:715 %add3_19 = dadd i64 %llike_load_23, i64 %bitcast_ln35_20

]]></Node>
<StgValue><ssdm name="add3_19"/></StgValue>
</operation>

<operation id="955" st_id="35" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="64" op_0_bw="14">
<![CDATA[
.preheader:733 %llike_load_24 = load i14 %llike_addr_27

]]></Node>
<StgValue><ssdm name="llike_load_24"/></StgValue>
</operation>

<operation id="956" st_id="35" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="64" op_0_bw="12">
<![CDATA[
.preheader:737 %transition_load_23 = load i12 %transition_addr_23

]]></Node>
<StgValue><ssdm name="transition_load_23"/></StgValue>
</operation>

<operation id="957" st_id="35" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="64" op_0_bw="14">
<![CDATA[
.preheader:757 %llike_load_25 = load i14 %llike_addr_28

]]></Node>
<StgValue><ssdm name="llike_load_25"/></StgValue>
</operation>

<operation id="958" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
.preheader:758 %or_ln35_14 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 23, i6 %trunc_ln31

]]></Node>
<StgValue><ssdm name="or_ln35_14"/></StgValue>
</operation>

<operation id="959" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="64" op_0_bw="11">
<![CDATA[
.preheader:759 %zext_ln35_22 = zext i11 %or_ln35_14

]]></Node>
<StgValue><ssdm name="zext_ln35_22"/></StgValue>
</operation>

<operation id="960" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:760 %transition_addr_24 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_22

]]></Node>
<StgValue><ssdm name="transition_addr_24"/></StgValue>
</operation>

<operation id="961" st_id="35" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="64" op_0_bw="12">
<![CDATA[
.preheader:761 %transition_load_24 = load i12 %transition_addr_24

]]></Node>
<StgValue><ssdm name="transition_load_24"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="962" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:81 %or_ln34_23 = or i14 %tmp_380, i14 24

]]></Node>
<StgValue><ssdm name="or_ln34_23"/></StgValue>
</operation>

<operation id="963" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="14">
<![CDATA[
.preheader:82 %zext_ln34_23 = zext i14 %or_ln34_23

]]></Node>
<StgValue><ssdm name="zext_ln34_23"/></StgValue>
</operation>

<operation id="964" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:83 %llike_addr_29 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_23

]]></Node>
<StgValue><ssdm name="llike_addr_29"/></StgValue>
</operation>

<operation id="965" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="64">
<![CDATA[
.preheader:357 %bitcast_ln37_10 = bitcast i64 %p_5

]]></Node>
<StgValue><ssdm name="bitcast_ln37_10"/></StgValue>
</operation>

<operation id="966" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:358 %tmp_17 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_10, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="967" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="52" op_0_bw="64">
<![CDATA[
.preheader:359 %trunc_ln37_10 = trunc i64 %bitcast_ln37_10

]]></Node>
<StgValue><ssdm name="trunc_ln37_10"/></StgValue>
</operation>

<operation id="968" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="64">
<![CDATA[
.preheader:360 %bitcast_ln37_11 = bitcast i64 %select_ln37_4

]]></Node>
<StgValue><ssdm name="bitcast_ln37_11"/></StgValue>
</operation>

<operation id="969" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:361 %tmp_18 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_11, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="970" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="52" op_0_bw="64">
<![CDATA[
.preheader:362 %trunc_ln37_11 = trunc i64 %bitcast_ln37_11

]]></Node>
<StgValue><ssdm name="trunc_ln37_11"/></StgValue>
</operation>

<operation id="971" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:363 %icmp_ln37_20 = icmp_ne  i11 %tmp_17, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_20"/></StgValue>
</operation>

<operation id="972" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:364 %icmp_ln37_21 = icmp_eq  i52 %trunc_ln37_10, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_21"/></StgValue>
</operation>

<operation id="973" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:365 %or_ln37_10 = or i1 %icmp_ln37_21, i1 %icmp_ln37_20

]]></Node>
<StgValue><ssdm name="or_ln37_10"/></StgValue>
</operation>

<operation id="974" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:366 %icmp_ln37_22 = icmp_ne  i11 %tmp_18, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_22"/></StgValue>
</operation>

<operation id="975" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:367 %icmp_ln37_23 = icmp_eq  i52 %trunc_ln37_11, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_23"/></StgValue>
</operation>

<operation id="976" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:368 %or_ln37_11 = or i1 %icmp_ln37_23, i1 %icmp_ln37_22

]]></Node>
<StgValue><ssdm name="or_ln37_11"/></StgValue>
</operation>

<operation id="977" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:369 %and_ln37_10 = and i1 %or_ln37_10, i1 %or_ln37_11

]]></Node>
<StgValue><ssdm name="and_ln37_10"/></StgValue>
</operation>

<operation id="978" st_id="36" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:370 %tmp_19 = fcmp_olt  i64 %p_5, i64 %select_ln37_4

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="979" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:371 %and_ln37_11 = and i1 %and_ln37_10, i1 %tmp_19

]]></Node>
<StgValue><ssdm name="and_ln37_11"/></StgValue>
</operation>

<operation id="980" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:372 %select_ln37_5 = select i1 %and_ln37_11, i64 %p_5, i64 %select_ln37_4

]]></Node>
<StgValue><ssdm name="select_ln37_5"/></StgValue>
</operation>

<operation id="981" st_id="36" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:524 %p_11 = dadd i64 %add3_11, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_11"/></StgValue>
</operation>

<operation id="982" st_id="36" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:548 %p_12 = dadd i64 %add3_12, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_12"/></StgValue>
</operation>

<operation id="983" st_id="36" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:572 %p_13 = dadd i64 %add3_13, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_13"/></StgValue>
</operation>

<operation id="984" st_id="36" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:596 %p_14 = dadd i64 %add3_14, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_14"/></StgValue>
</operation>

<operation id="985" st_id="36" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:619 %add3_15 = dadd i64 %llike_load_19, i64 %bitcast_ln35_16

]]></Node>
<StgValue><ssdm name="add3_15"/></StgValue>
</operation>

<operation id="986" st_id="36" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:643 %add3_16 = dadd i64 %llike_load_20, i64 %bitcast_ln35_17

]]></Node>
<StgValue><ssdm name="add3_16"/></StgValue>
</operation>

<operation id="987" st_id="36" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:667 %add3_17 = dadd i64 %llike_load_21, i64 %bitcast_ln35_18

]]></Node>
<StgValue><ssdm name="add3_17"/></StgValue>
</operation>

<operation id="988" st_id="36" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:691 %add3_18 = dadd i64 %llike_load_22, i64 %bitcast_ln35_19

]]></Node>
<StgValue><ssdm name="add3_18"/></StgValue>
</operation>

<operation id="989" st_id="36" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:715 %add3_19 = dadd i64 %llike_load_23, i64 %bitcast_ln35_20

]]></Node>
<StgValue><ssdm name="add3_19"/></StgValue>
</operation>

<operation id="990" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="64" op_0_bw="64">
<![CDATA[
.preheader:738 %bitcast_ln35_21 = bitcast i64 %transition_load_23

]]></Node>
<StgValue><ssdm name="bitcast_ln35_21"/></StgValue>
</operation>

<operation id="991" st_id="36" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:739 %add3_20 = dadd i64 %llike_load_24, i64 %bitcast_ln35_21

]]></Node>
<StgValue><ssdm name="add3_20"/></StgValue>
</operation>

<operation id="992" st_id="36" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="64" op_0_bw="14">
<![CDATA[
.preheader:757 %llike_load_25 = load i14 %llike_addr_28

]]></Node>
<StgValue><ssdm name="llike_load_25"/></StgValue>
</operation>

<operation id="993" st_id="36" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="64" op_0_bw="12">
<![CDATA[
.preheader:761 %transition_load_24 = load i12 %transition_addr_24

]]></Node>
<StgValue><ssdm name="transition_load_24"/></StgValue>
</operation>

<operation id="994" st_id="36" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="64" op_0_bw="14">
<![CDATA[
.preheader:781 %llike_load_26 = load i14 %llike_addr_29

]]></Node>
<StgValue><ssdm name="llike_load_26"/></StgValue>
</operation>

<operation id="995" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="11" op_0_bw="10">
<![CDATA[
.preheader:782 %sext_ln35_7 = sext i10 %or_ln35_7

]]></Node>
<StgValue><ssdm name="sext_ln35_7"/></StgValue>
</operation>

<operation id="996" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="11">
<![CDATA[
.preheader:783 %zext_ln35_23 = zext i11 %sext_ln35_7

]]></Node>
<StgValue><ssdm name="zext_ln35_23"/></StgValue>
</operation>

<operation id="997" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:784 %transition_addr_25 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_23

]]></Node>
<StgValue><ssdm name="transition_addr_25"/></StgValue>
</operation>

<operation id="998" st_id="36" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="64" op_0_bw="12">
<![CDATA[
.preheader:785 %transition_load_25 = load i12 %transition_addr_25

]]></Node>
<StgValue><ssdm name="transition_load_25"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="999" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:84 %or_ln34_24 = or i14 %tmp_380, i14 25

]]></Node>
<StgValue><ssdm name="or_ln34_24"/></StgValue>
</operation>

<operation id="1000" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="14">
<![CDATA[
.preheader:85 %zext_ln34_24 = zext i14 %or_ln34_24

]]></Node>
<StgValue><ssdm name="zext_ln34_24"/></StgValue>
</operation>

<operation id="1001" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:86 %llike_addr_30 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_24

]]></Node>
<StgValue><ssdm name="llike_addr_30"/></StgValue>
</operation>

<operation id="1002" st_id="37" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:394 %tmp_22 = fcmp_olt  i64 %p_6, i64 %select_ln37_5

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1003" st_id="37" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:548 %p_12 = dadd i64 %add3_12, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_12"/></StgValue>
</operation>

<operation id="1004" st_id="37" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:572 %p_13 = dadd i64 %add3_13, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_13"/></StgValue>
</operation>

<operation id="1005" st_id="37" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:596 %p_14 = dadd i64 %add3_14, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_14"/></StgValue>
</operation>

<operation id="1006" st_id="37" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:620 %p_15 = dadd i64 %add3_15, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_15"/></StgValue>
</operation>

<operation id="1007" st_id="37" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:643 %add3_16 = dadd i64 %llike_load_20, i64 %bitcast_ln35_17

]]></Node>
<StgValue><ssdm name="add3_16"/></StgValue>
</operation>

<operation id="1008" st_id="37" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:667 %add3_17 = dadd i64 %llike_load_21, i64 %bitcast_ln35_18

]]></Node>
<StgValue><ssdm name="add3_17"/></StgValue>
</operation>

<operation id="1009" st_id="37" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:691 %add3_18 = dadd i64 %llike_load_22, i64 %bitcast_ln35_19

]]></Node>
<StgValue><ssdm name="add3_18"/></StgValue>
</operation>

<operation id="1010" st_id="37" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:715 %add3_19 = dadd i64 %llike_load_23, i64 %bitcast_ln35_20

]]></Node>
<StgValue><ssdm name="add3_19"/></StgValue>
</operation>

<operation id="1011" st_id="37" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:739 %add3_20 = dadd i64 %llike_load_24, i64 %bitcast_ln35_21

]]></Node>
<StgValue><ssdm name="add3_20"/></StgValue>
</operation>

<operation id="1012" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="64" op_0_bw="64">
<![CDATA[
.preheader:762 %bitcast_ln35_22 = bitcast i64 %transition_load_24

]]></Node>
<StgValue><ssdm name="bitcast_ln35_22"/></StgValue>
</operation>

<operation id="1013" st_id="37" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:763 %add3_21 = dadd i64 %llike_load_25, i64 %bitcast_ln35_22

]]></Node>
<StgValue><ssdm name="add3_21"/></StgValue>
</operation>

<operation id="1014" st_id="37" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="64" op_0_bw="14">
<![CDATA[
.preheader:781 %llike_load_26 = load i14 %llike_addr_29

]]></Node>
<StgValue><ssdm name="llike_load_26"/></StgValue>
</operation>

<operation id="1015" st_id="37" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="64" op_0_bw="12">
<![CDATA[
.preheader:785 %transition_load_25 = load i12 %transition_addr_25

]]></Node>
<StgValue><ssdm name="transition_load_25"/></StgValue>
</operation>

<operation id="1016" st_id="37" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="64" op_0_bw="14">
<![CDATA[
.preheader:805 %llike_load_27 = load i14 %llike_addr_30

]]></Node>
<StgValue><ssdm name="llike_load_27"/></StgValue>
</operation>

<operation id="1017" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="11" op_0_bw="10">
<![CDATA[
.preheader:806 %sext_ln35_8 = sext i10 %or_ln35_8

]]></Node>
<StgValue><ssdm name="sext_ln35_8"/></StgValue>
</operation>

<operation id="1018" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="64" op_0_bw="11">
<![CDATA[
.preheader:807 %zext_ln35_24 = zext i11 %sext_ln35_8

]]></Node>
<StgValue><ssdm name="zext_ln35_24"/></StgValue>
</operation>

<operation id="1019" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:808 %transition_addr_26 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_24

]]></Node>
<StgValue><ssdm name="transition_addr_26"/></StgValue>
</operation>

<operation id="1020" st_id="37" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="64" op_0_bw="12">
<![CDATA[
.preheader:809 %transition_load_26 = load i12 %transition_addr_26

]]></Node>
<StgValue><ssdm name="transition_load_26"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1021" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:87 %or_ln34_25 = or i14 %tmp_380, i14 26

]]></Node>
<StgValue><ssdm name="or_ln34_25"/></StgValue>
</operation>

<operation id="1022" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="14">
<![CDATA[
.preheader:88 %zext_ln34_25 = zext i14 %or_ln34_25

]]></Node>
<StgValue><ssdm name="zext_ln34_25"/></StgValue>
</operation>

<operation id="1023" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:89 %llike_addr_31 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_25

]]></Node>
<StgValue><ssdm name="llike_addr_31"/></StgValue>
</operation>

<operation id="1024" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="64">
<![CDATA[
.preheader:381 %bitcast_ln37_12 = bitcast i64 %p_6

]]></Node>
<StgValue><ssdm name="bitcast_ln37_12"/></StgValue>
</operation>

<operation id="1025" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:382 %tmp_20 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_12, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="1026" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="52" op_0_bw="64">
<![CDATA[
.preheader:383 %trunc_ln37_12 = trunc i64 %bitcast_ln37_12

]]></Node>
<StgValue><ssdm name="trunc_ln37_12"/></StgValue>
</operation>

<operation id="1027" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="64">
<![CDATA[
.preheader:384 %bitcast_ln37_13 = bitcast i64 %select_ln37_5

]]></Node>
<StgValue><ssdm name="bitcast_ln37_13"/></StgValue>
</operation>

<operation id="1028" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:385 %tmp_21 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_13, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="1029" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="52" op_0_bw="64">
<![CDATA[
.preheader:386 %trunc_ln37_13 = trunc i64 %bitcast_ln37_13

]]></Node>
<StgValue><ssdm name="trunc_ln37_13"/></StgValue>
</operation>

<operation id="1030" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:387 %icmp_ln37_24 = icmp_ne  i11 %tmp_20, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_24"/></StgValue>
</operation>

<operation id="1031" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:388 %icmp_ln37_25 = icmp_eq  i52 %trunc_ln37_12, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_25"/></StgValue>
</operation>

<operation id="1032" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:389 %or_ln37_12 = or i1 %icmp_ln37_25, i1 %icmp_ln37_24

]]></Node>
<StgValue><ssdm name="or_ln37_12"/></StgValue>
</operation>

<operation id="1033" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:390 %icmp_ln37_26 = icmp_ne  i11 %tmp_21, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_26"/></StgValue>
</operation>

<operation id="1034" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:391 %icmp_ln37_27 = icmp_eq  i52 %trunc_ln37_13, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_27"/></StgValue>
</operation>

<operation id="1035" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:392 %or_ln37_13 = or i1 %icmp_ln37_27, i1 %icmp_ln37_26

]]></Node>
<StgValue><ssdm name="or_ln37_13"/></StgValue>
</operation>

<operation id="1036" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:393 %and_ln37_12 = and i1 %or_ln37_12, i1 %or_ln37_13

]]></Node>
<StgValue><ssdm name="and_ln37_12"/></StgValue>
</operation>

<operation id="1037" st_id="38" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:394 %tmp_22 = fcmp_olt  i64 %p_6, i64 %select_ln37_5

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1038" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:395 %and_ln37_13 = and i1 %and_ln37_12, i1 %tmp_22

]]></Node>
<StgValue><ssdm name="and_ln37_13"/></StgValue>
</operation>

<operation id="1039" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:396 %select_ln37_6 = select i1 %and_ln37_13, i64 %p_6, i64 %select_ln37_5

]]></Node>
<StgValue><ssdm name="select_ln37_6"/></StgValue>
</operation>

<operation id="1040" st_id="38" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:572 %p_13 = dadd i64 %add3_13, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_13"/></StgValue>
</operation>

<operation id="1041" st_id="38" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:596 %p_14 = dadd i64 %add3_14, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_14"/></StgValue>
</operation>

<operation id="1042" st_id="38" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:620 %p_15 = dadd i64 %add3_15, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_15"/></StgValue>
</operation>

<operation id="1043" st_id="38" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:644 %p_16 = dadd i64 %add3_16, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_16"/></StgValue>
</operation>

<operation id="1044" st_id="38" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:667 %add3_17 = dadd i64 %llike_load_21, i64 %bitcast_ln35_18

]]></Node>
<StgValue><ssdm name="add3_17"/></StgValue>
</operation>

<operation id="1045" st_id="38" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:691 %add3_18 = dadd i64 %llike_load_22, i64 %bitcast_ln35_19

]]></Node>
<StgValue><ssdm name="add3_18"/></StgValue>
</operation>

<operation id="1046" st_id="38" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:715 %add3_19 = dadd i64 %llike_load_23, i64 %bitcast_ln35_20

]]></Node>
<StgValue><ssdm name="add3_19"/></StgValue>
</operation>

<operation id="1047" st_id="38" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:739 %add3_20 = dadd i64 %llike_load_24, i64 %bitcast_ln35_21

]]></Node>
<StgValue><ssdm name="add3_20"/></StgValue>
</operation>

<operation id="1048" st_id="38" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:763 %add3_21 = dadd i64 %llike_load_25, i64 %bitcast_ln35_22

]]></Node>
<StgValue><ssdm name="add3_21"/></StgValue>
</operation>

<operation id="1049" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="64">
<![CDATA[
.preheader:786 %bitcast_ln35_23 = bitcast i64 %transition_load_25

]]></Node>
<StgValue><ssdm name="bitcast_ln35_23"/></StgValue>
</operation>

<operation id="1050" st_id="38" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:787 %add3_22 = dadd i64 %llike_load_26, i64 %bitcast_ln35_23

]]></Node>
<StgValue><ssdm name="add3_22"/></StgValue>
</operation>

<operation id="1051" st_id="38" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="64" op_0_bw="14">
<![CDATA[
.preheader:805 %llike_load_27 = load i14 %llike_addr_30

]]></Node>
<StgValue><ssdm name="llike_load_27"/></StgValue>
</operation>

<operation id="1052" st_id="38" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="64" op_0_bw="12">
<![CDATA[
.preheader:809 %transition_load_26 = load i12 %transition_addr_26

]]></Node>
<StgValue><ssdm name="transition_load_26"/></StgValue>
</operation>

<operation id="1053" st_id="38" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="64" op_0_bw="14">
<![CDATA[
.preheader:829 %llike_load_28 = load i14 %llike_addr_31

]]></Node>
<StgValue><ssdm name="llike_load_28"/></StgValue>
</operation>

<operation id="1054" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="11" op_0_bw="10">
<![CDATA[
.preheader:830 %sext_ln35_9 = sext i10 %or_ln35_9

]]></Node>
<StgValue><ssdm name="sext_ln35_9"/></StgValue>
</operation>

<operation id="1055" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="64" op_0_bw="11">
<![CDATA[
.preheader:831 %zext_ln35_25 = zext i11 %sext_ln35_9

]]></Node>
<StgValue><ssdm name="zext_ln35_25"/></StgValue>
</operation>

<operation id="1056" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:832 %transition_addr_27 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_25

]]></Node>
<StgValue><ssdm name="transition_addr_27"/></StgValue>
</operation>

<operation id="1057" st_id="38" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="64" op_0_bw="12">
<![CDATA[
.preheader:833 %transition_load_27 = load i12 %transition_addr_27

]]></Node>
<StgValue><ssdm name="transition_load_27"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1058" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:90 %or_ln34_26 = or i14 %tmp_380, i14 27

]]></Node>
<StgValue><ssdm name="or_ln34_26"/></StgValue>
</operation>

<operation id="1059" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="14">
<![CDATA[
.preheader:91 %zext_ln34_26 = zext i14 %or_ln34_26

]]></Node>
<StgValue><ssdm name="zext_ln34_26"/></StgValue>
</operation>

<operation id="1060" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:92 %llike_addr_32 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_26

]]></Node>
<StgValue><ssdm name="llike_addr_32"/></StgValue>
</operation>

<operation id="1061" st_id="39" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:418 %tmp_25 = fcmp_olt  i64 %p_7, i64 %select_ln37_6

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1062" st_id="39" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:596 %p_14 = dadd i64 %add3_14, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_14"/></StgValue>
</operation>

<operation id="1063" st_id="39" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:620 %p_15 = dadd i64 %add3_15, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_15"/></StgValue>
</operation>

<operation id="1064" st_id="39" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:644 %p_16 = dadd i64 %add3_16, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_16"/></StgValue>
</operation>

<operation id="1065" st_id="39" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:668 %p_17 = dadd i64 %add3_17, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_17"/></StgValue>
</operation>

<operation id="1066" st_id="39" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:691 %add3_18 = dadd i64 %llike_load_22, i64 %bitcast_ln35_19

]]></Node>
<StgValue><ssdm name="add3_18"/></StgValue>
</operation>

<operation id="1067" st_id="39" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:715 %add3_19 = dadd i64 %llike_load_23, i64 %bitcast_ln35_20

]]></Node>
<StgValue><ssdm name="add3_19"/></StgValue>
</operation>

<operation id="1068" st_id="39" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:739 %add3_20 = dadd i64 %llike_load_24, i64 %bitcast_ln35_21

]]></Node>
<StgValue><ssdm name="add3_20"/></StgValue>
</operation>

<operation id="1069" st_id="39" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:763 %add3_21 = dadd i64 %llike_load_25, i64 %bitcast_ln35_22

]]></Node>
<StgValue><ssdm name="add3_21"/></StgValue>
</operation>

<operation id="1070" st_id="39" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:787 %add3_22 = dadd i64 %llike_load_26, i64 %bitcast_ln35_23

]]></Node>
<StgValue><ssdm name="add3_22"/></StgValue>
</operation>

<operation id="1071" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="64" op_0_bw="64">
<![CDATA[
.preheader:810 %bitcast_ln35_24 = bitcast i64 %transition_load_26

]]></Node>
<StgValue><ssdm name="bitcast_ln35_24"/></StgValue>
</operation>

<operation id="1072" st_id="39" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:811 %add3_23 = dadd i64 %llike_load_27, i64 %bitcast_ln35_24

]]></Node>
<StgValue><ssdm name="add3_23"/></StgValue>
</operation>

<operation id="1073" st_id="39" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="64" op_0_bw="14">
<![CDATA[
.preheader:829 %llike_load_28 = load i14 %llike_addr_31

]]></Node>
<StgValue><ssdm name="llike_load_28"/></StgValue>
</operation>

<operation id="1074" st_id="39" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="64" op_0_bw="12">
<![CDATA[
.preheader:833 %transition_load_27 = load i12 %transition_addr_27

]]></Node>
<StgValue><ssdm name="transition_load_27"/></StgValue>
</operation>

<operation id="1075" st_id="39" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="64" op_0_bw="14">
<![CDATA[
.preheader:853 %llike_load_29 = load i14 %llike_addr_32

]]></Node>
<StgValue><ssdm name="llike_load_29"/></StgValue>
</operation>

<operation id="1076" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="11" op_0_bw="10">
<![CDATA[
.preheader:854 %sext_ln35_10 = sext i10 %or_ln35_s

]]></Node>
<StgValue><ssdm name="sext_ln35_10"/></StgValue>
</operation>

<operation id="1077" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="64" op_0_bw="11">
<![CDATA[
.preheader:855 %zext_ln35_26 = zext i11 %sext_ln35_10

]]></Node>
<StgValue><ssdm name="zext_ln35_26"/></StgValue>
</operation>

<operation id="1078" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:856 %transition_addr_28 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_26

]]></Node>
<StgValue><ssdm name="transition_addr_28"/></StgValue>
</operation>

<operation id="1079" st_id="39" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="64" op_0_bw="12">
<![CDATA[
.preheader:857 %transition_load_28 = load i12 %transition_addr_28

]]></Node>
<StgValue><ssdm name="transition_load_28"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1080" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:93 %or_ln34_27 = or i14 %tmp_380, i14 28

]]></Node>
<StgValue><ssdm name="or_ln34_27"/></StgValue>
</operation>

<operation id="1081" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="14">
<![CDATA[
.preheader:94 %zext_ln34_27 = zext i14 %or_ln34_27

]]></Node>
<StgValue><ssdm name="zext_ln34_27"/></StgValue>
</operation>

<operation id="1082" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:95 %llike_addr_33 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_27

]]></Node>
<StgValue><ssdm name="llike_addr_33"/></StgValue>
</operation>

<operation id="1083" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="64">
<![CDATA[
.preheader:405 %bitcast_ln37_14 = bitcast i64 %p_7

]]></Node>
<StgValue><ssdm name="bitcast_ln37_14"/></StgValue>
</operation>

<operation id="1084" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:406 %tmp_23 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_14, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="1085" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="52" op_0_bw="64">
<![CDATA[
.preheader:407 %trunc_ln37_14 = trunc i64 %bitcast_ln37_14

]]></Node>
<StgValue><ssdm name="trunc_ln37_14"/></StgValue>
</operation>

<operation id="1086" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="64">
<![CDATA[
.preheader:408 %bitcast_ln37_15 = bitcast i64 %select_ln37_6

]]></Node>
<StgValue><ssdm name="bitcast_ln37_15"/></StgValue>
</operation>

<operation id="1087" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:409 %tmp_24 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_15, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="1088" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="52" op_0_bw="64">
<![CDATA[
.preheader:410 %trunc_ln37_15 = trunc i64 %bitcast_ln37_15

]]></Node>
<StgValue><ssdm name="trunc_ln37_15"/></StgValue>
</operation>

<operation id="1089" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:411 %icmp_ln37_28 = icmp_ne  i11 %tmp_23, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_28"/></StgValue>
</operation>

<operation id="1090" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:412 %icmp_ln37_29 = icmp_eq  i52 %trunc_ln37_14, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_29"/></StgValue>
</operation>

<operation id="1091" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:413 %or_ln37_14 = or i1 %icmp_ln37_29, i1 %icmp_ln37_28

]]></Node>
<StgValue><ssdm name="or_ln37_14"/></StgValue>
</operation>

<operation id="1092" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:414 %icmp_ln37_30 = icmp_ne  i11 %tmp_24, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_30"/></StgValue>
</operation>

<operation id="1093" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:415 %icmp_ln37_31 = icmp_eq  i52 %trunc_ln37_15, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_31"/></StgValue>
</operation>

<operation id="1094" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:416 %or_ln37_15 = or i1 %icmp_ln37_31, i1 %icmp_ln37_30

]]></Node>
<StgValue><ssdm name="or_ln37_15"/></StgValue>
</operation>

<operation id="1095" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:417 %and_ln37_14 = and i1 %or_ln37_14, i1 %or_ln37_15

]]></Node>
<StgValue><ssdm name="and_ln37_14"/></StgValue>
</operation>

<operation id="1096" st_id="40" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:418 %tmp_25 = fcmp_olt  i64 %p_7, i64 %select_ln37_6

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1097" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:419 %and_ln37_15 = and i1 %and_ln37_14, i1 %tmp_25

]]></Node>
<StgValue><ssdm name="and_ln37_15"/></StgValue>
</operation>

<operation id="1098" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:420 %select_ln37_7 = select i1 %and_ln37_15, i64 %p_7, i64 %select_ln37_6

]]></Node>
<StgValue><ssdm name="select_ln37_7"/></StgValue>
</operation>

<operation id="1099" st_id="40" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:596 %p_14 = dadd i64 %add3_14, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_14"/></StgValue>
</operation>

<operation id="1100" st_id="40" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:620 %p_15 = dadd i64 %add3_15, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_15"/></StgValue>
</operation>

<operation id="1101" st_id="40" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:644 %p_16 = dadd i64 %add3_16, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_16"/></StgValue>
</operation>

<operation id="1102" st_id="40" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:668 %p_17 = dadd i64 %add3_17, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_17"/></StgValue>
</operation>

<operation id="1103" st_id="40" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:692 %p_18 = dadd i64 %add3_18, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_18"/></StgValue>
</operation>

<operation id="1104" st_id="40" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:716 %p_19 = dadd i64 %add3_19, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_19"/></StgValue>
</operation>

<operation id="1105" st_id="40" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:739 %add3_20 = dadd i64 %llike_load_24, i64 %bitcast_ln35_21

]]></Node>
<StgValue><ssdm name="add3_20"/></StgValue>
</operation>

<operation id="1106" st_id="40" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:763 %add3_21 = dadd i64 %llike_load_25, i64 %bitcast_ln35_22

]]></Node>
<StgValue><ssdm name="add3_21"/></StgValue>
</operation>

<operation id="1107" st_id="40" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:787 %add3_22 = dadd i64 %llike_load_26, i64 %bitcast_ln35_23

]]></Node>
<StgValue><ssdm name="add3_22"/></StgValue>
</operation>

<operation id="1108" st_id="40" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:811 %add3_23 = dadd i64 %llike_load_27, i64 %bitcast_ln35_24

]]></Node>
<StgValue><ssdm name="add3_23"/></StgValue>
</operation>

<operation id="1109" st_id="40" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="64" op_0_bw="14">
<![CDATA[
.preheader:853 %llike_load_29 = load i14 %llike_addr_32

]]></Node>
<StgValue><ssdm name="llike_load_29"/></StgValue>
</operation>

<operation id="1110" st_id="40" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="64" op_0_bw="12">
<![CDATA[
.preheader:857 %transition_load_28 = load i12 %transition_addr_28

]]></Node>
<StgValue><ssdm name="transition_load_28"/></StgValue>
</operation>

<operation id="1111" st_id="40" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="64" op_0_bw="14">
<![CDATA[
.preheader:877 %llike_load_30 = load i14 %llike_addr_33

]]></Node>
<StgValue><ssdm name="llike_load_30"/></StgValue>
</operation>

<operation id="1112" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="11" op_0_bw="9">
<![CDATA[
.preheader:878 %sext_ln35_11 = sext i9 %or_ln35_3

]]></Node>
<StgValue><ssdm name="sext_ln35_11"/></StgValue>
</operation>

<operation id="1113" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="11">
<![CDATA[
.preheader:879 %zext_ln35_27 = zext i11 %sext_ln35_11

]]></Node>
<StgValue><ssdm name="zext_ln35_27"/></StgValue>
</operation>

<operation id="1114" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:880 %transition_addr_29 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_27

]]></Node>
<StgValue><ssdm name="transition_addr_29"/></StgValue>
</operation>

<operation id="1115" st_id="40" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="64" op_0_bw="12">
<![CDATA[
.preheader:881 %transition_load_29 = load i12 %transition_addr_29

]]></Node>
<StgValue><ssdm name="transition_load_29"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1116" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:96 %or_ln34_28 = or i14 %tmp_380, i14 29

]]></Node>
<StgValue><ssdm name="or_ln34_28"/></StgValue>
</operation>

<operation id="1117" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="14">
<![CDATA[
.preheader:97 %zext_ln34_28 = zext i14 %or_ln34_28

]]></Node>
<StgValue><ssdm name="zext_ln34_28"/></StgValue>
</operation>

<operation id="1118" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:98 %llike_addr_34 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_28

]]></Node>
<StgValue><ssdm name="llike_addr_34"/></StgValue>
</operation>

<operation id="1119" st_id="41" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:442 %tmp_28 = fcmp_olt  i64 %p_8, i64 %select_ln37_7

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1120" st_id="41" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:620 %p_15 = dadd i64 %add3_15, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_15"/></StgValue>
</operation>

<operation id="1121" st_id="41" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:644 %p_16 = dadd i64 %add3_16, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_16"/></StgValue>
</operation>

<operation id="1122" st_id="41" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:668 %p_17 = dadd i64 %add3_17, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_17"/></StgValue>
</operation>

<operation id="1123" st_id="41" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:692 %p_18 = dadd i64 %add3_18, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_18"/></StgValue>
</operation>

<operation id="1124" st_id="41" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:716 %p_19 = dadd i64 %add3_19, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_19"/></StgValue>
</operation>

<operation id="1125" st_id="41" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:740 %p_20 = dadd i64 %add3_20, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_20"/></StgValue>
</operation>

<operation id="1126" st_id="41" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:763 %add3_21 = dadd i64 %llike_load_25, i64 %bitcast_ln35_22

]]></Node>
<StgValue><ssdm name="add3_21"/></StgValue>
</operation>

<operation id="1127" st_id="41" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:787 %add3_22 = dadd i64 %llike_load_26, i64 %bitcast_ln35_23

]]></Node>
<StgValue><ssdm name="add3_22"/></StgValue>
</operation>

<operation id="1128" st_id="41" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:811 %add3_23 = dadd i64 %llike_load_27, i64 %bitcast_ln35_24

]]></Node>
<StgValue><ssdm name="add3_23"/></StgValue>
</operation>

<operation id="1129" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="64" op_0_bw="64">
<![CDATA[
.preheader:834 %bitcast_ln35_25 = bitcast i64 %transition_load_27

]]></Node>
<StgValue><ssdm name="bitcast_ln35_25"/></StgValue>
</operation>

<operation id="1130" st_id="41" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:835 %add3_24 = dadd i64 %llike_load_28, i64 %bitcast_ln35_25

]]></Node>
<StgValue><ssdm name="add3_24"/></StgValue>
</operation>

<operation id="1131" st_id="41" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="64" op_0_bw="14">
<![CDATA[
.preheader:877 %llike_load_30 = load i14 %llike_addr_33

]]></Node>
<StgValue><ssdm name="llike_load_30"/></StgValue>
</operation>

<operation id="1132" st_id="41" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="64" op_0_bw="12">
<![CDATA[
.preheader:881 %transition_load_29 = load i12 %transition_addr_29

]]></Node>
<StgValue><ssdm name="transition_load_29"/></StgValue>
</operation>

<operation id="1133" st_id="41" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="64" op_0_bw="14">
<![CDATA[
.preheader:901 %llike_load_31 = load i14 %llike_addr_34

]]></Node>
<StgValue><ssdm name="llike_load_31"/></StgValue>
</operation>

<operation id="1134" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="11" op_0_bw="9">
<![CDATA[
.preheader:902 %sext_ln35_12 = sext i9 %or_ln35_4

]]></Node>
<StgValue><ssdm name="sext_ln35_12"/></StgValue>
</operation>

<operation id="1135" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="64" op_0_bw="11">
<![CDATA[
.preheader:903 %zext_ln35_28 = zext i11 %sext_ln35_12

]]></Node>
<StgValue><ssdm name="zext_ln35_28"/></StgValue>
</operation>

<operation id="1136" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:904 %transition_addr_30 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_28

]]></Node>
<StgValue><ssdm name="transition_addr_30"/></StgValue>
</operation>

<operation id="1137" st_id="41" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="64" op_0_bw="12">
<![CDATA[
.preheader:905 %transition_load_30 = load i12 %transition_addr_30

]]></Node>
<StgValue><ssdm name="transition_load_30"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1138" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:99 %or_ln34_29 = or i14 %tmp_380, i14 30

]]></Node>
<StgValue><ssdm name="or_ln34_29"/></StgValue>
</operation>

<operation id="1139" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="14">
<![CDATA[
.preheader:100 %zext_ln34_29 = zext i14 %or_ln34_29

]]></Node>
<StgValue><ssdm name="zext_ln34_29"/></StgValue>
</operation>

<operation id="1140" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:101 %llike_addr_35 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_29

]]></Node>
<StgValue><ssdm name="llike_addr_35"/></StgValue>
</operation>

<operation id="1141" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="64">
<![CDATA[
.preheader:429 %bitcast_ln37_16 = bitcast i64 %p_8

]]></Node>
<StgValue><ssdm name="bitcast_ln37_16"/></StgValue>
</operation>

<operation id="1142" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:430 %tmp_26 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_16, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="1143" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="52" op_0_bw="64">
<![CDATA[
.preheader:431 %trunc_ln37_16 = trunc i64 %bitcast_ln37_16

]]></Node>
<StgValue><ssdm name="trunc_ln37_16"/></StgValue>
</operation>

<operation id="1144" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="64">
<![CDATA[
.preheader:432 %bitcast_ln37_17 = bitcast i64 %select_ln37_7

]]></Node>
<StgValue><ssdm name="bitcast_ln37_17"/></StgValue>
</operation>

<operation id="1145" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:433 %tmp_27 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_17, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1146" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="52" op_0_bw="64">
<![CDATA[
.preheader:434 %trunc_ln37_17 = trunc i64 %bitcast_ln37_17

]]></Node>
<StgValue><ssdm name="trunc_ln37_17"/></StgValue>
</operation>

<operation id="1147" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:435 %icmp_ln37_32 = icmp_ne  i11 %tmp_26, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_32"/></StgValue>
</operation>

<operation id="1148" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:436 %icmp_ln37_33 = icmp_eq  i52 %trunc_ln37_16, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_33"/></StgValue>
</operation>

<operation id="1149" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:437 %or_ln37_16 = or i1 %icmp_ln37_33, i1 %icmp_ln37_32

]]></Node>
<StgValue><ssdm name="or_ln37_16"/></StgValue>
</operation>

<operation id="1150" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:438 %icmp_ln37_34 = icmp_ne  i11 %tmp_27, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_34"/></StgValue>
</operation>

<operation id="1151" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:439 %icmp_ln37_35 = icmp_eq  i52 %trunc_ln37_17, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_35"/></StgValue>
</operation>

<operation id="1152" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:440 %or_ln37_17 = or i1 %icmp_ln37_35, i1 %icmp_ln37_34

]]></Node>
<StgValue><ssdm name="or_ln37_17"/></StgValue>
</operation>

<operation id="1153" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:441 %and_ln37_16 = and i1 %or_ln37_16, i1 %or_ln37_17

]]></Node>
<StgValue><ssdm name="and_ln37_16"/></StgValue>
</operation>

<operation id="1154" st_id="42" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:442 %tmp_28 = fcmp_olt  i64 %p_8, i64 %select_ln37_7

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1155" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:443 %and_ln37_17 = and i1 %and_ln37_16, i1 %tmp_28

]]></Node>
<StgValue><ssdm name="and_ln37_17"/></StgValue>
</operation>

<operation id="1156" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:444 %select_ln37_8 = select i1 %and_ln37_17, i64 %p_8, i64 %select_ln37_7

]]></Node>
<StgValue><ssdm name="select_ln37_8"/></StgValue>
</operation>

<operation id="1157" st_id="42" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:644 %p_16 = dadd i64 %add3_16, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_16"/></StgValue>
</operation>

<operation id="1158" st_id="42" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:668 %p_17 = dadd i64 %add3_17, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_17"/></StgValue>
</operation>

<operation id="1159" st_id="42" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:692 %p_18 = dadd i64 %add3_18, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_18"/></StgValue>
</operation>

<operation id="1160" st_id="42" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:716 %p_19 = dadd i64 %add3_19, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_19"/></StgValue>
</operation>

<operation id="1161" st_id="42" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:740 %p_20 = dadd i64 %add3_20, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_20"/></StgValue>
</operation>

<operation id="1162" st_id="42" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:764 %p_21 = dadd i64 %add3_21, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_21"/></StgValue>
</operation>

<operation id="1163" st_id="42" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:787 %add3_22 = dadd i64 %llike_load_26, i64 %bitcast_ln35_23

]]></Node>
<StgValue><ssdm name="add3_22"/></StgValue>
</operation>

<operation id="1164" st_id="42" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:811 %add3_23 = dadd i64 %llike_load_27, i64 %bitcast_ln35_24

]]></Node>
<StgValue><ssdm name="add3_23"/></StgValue>
</operation>

<operation id="1165" st_id="42" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:835 %add3_24 = dadd i64 %llike_load_28, i64 %bitcast_ln35_25

]]></Node>
<StgValue><ssdm name="add3_24"/></StgValue>
</operation>

<operation id="1166" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="64" op_0_bw="64">
<![CDATA[
.preheader:858 %bitcast_ln35_26 = bitcast i64 %transition_load_28

]]></Node>
<StgValue><ssdm name="bitcast_ln35_26"/></StgValue>
</operation>

<operation id="1167" st_id="42" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:859 %add3_25 = dadd i64 %llike_load_29, i64 %bitcast_ln35_26

]]></Node>
<StgValue><ssdm name="add3_25"/></StgValue>
</operation>

<operation id="1168" st_id="42" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="64" op_0_bw="14">
<![CDATA[
.preheader:901 %llike_load_31 = load i14 %llike_addr_34

]]></Node>
<StgValue><ssdm name="llike_load_31"/></StgValue>
</operation>

<operation id="1169" st_id="42" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="64" op_0_bw="12">
<![CDATA[
.preheader:905 %transition_load_30 = load i12 %transition_addr_30

]]></Node>
<StgValue><ssdm name="transition_load_30"/></StgValue>
</operation>

<operation id="1170" st_id="42" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="64" op_0_bw="14">
<![CDATA[
.preheader:925 %llike_load_32 = load i14 %llike_addr_35

]]></Node>
<StgValue><ssdm name="llike_load_32"/></StgValue>
</operation>

<operation id="1171" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="11" op_0_bw="8">
<![CDATA[
.preheader:926 %sext_ln35_13 = sext i8 %or_ln35_1

]]></Node>
<StgValue><ssdm name="sext_ln35_13"/></StgValue>
</operation>

<operation id="1172" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="64" op_0_bw="11">
<![CDATA[
.preheader:927 %zext_ln35_29 = zext i11 %sext_ln35_13

]]></Node>
<StgValue><ssdm name="zext_ln35_29"/></StgValue>
</operation>

<operation id="1173" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:928 %transition_addr_31 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_29

]]></Node>
<StgValue><ssdm name="transition_addr_31"/></StgValue>
</operation>

<operation id="1174" st_id="42" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="64" op_0_bw="12">
<![CDATA[
.preheader:929 %transition_load_31 = load i12 %transition_addr_31

]]></Node>
<StgValue><ssdm name="transition_load_31"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1175" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:102 %or_ln34_30 = or i14 %tmp_380, i14 31

]]></Node>
<StgValue><ssdm name="or_ln34_30"/></StgValue>
</operation>

<operation id="1176" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="14">
<![CDATA[
.preheader:103 %zext_ln34_30 = zext i14 %or_ln34_30

]]></Node>
<StgValue><ssdm name="zext_ln34_30"/></StgValue>
</operation>

<operation id="1177" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:104 %llike_addr_36 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_30

]]></Node>
<StgValue><ssdm name="llike_addr_36"/></StgValue>
</operation>

<operation id="1178" st_id="43" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:466 %tmp_31 = fcmp_olt  i64 %p_9, i64 %select_ln37_8

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="1179" st_id="43" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:668 %p_17 = dadd i64 %add3_17, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_17"/></StgValue>
</operation>

<operation id="1180" st_id="43" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:692 %p_18 = dadd i64 %add3_18, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_18"/></StgValue>
</operation>

<operation id="1181" st_id="43" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:716 %p_19 = dadd i64 %add3_19, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_19"/></StgValue>
</operation>

<operation id="1182" st_id="43" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:740 %p_20 = dadd i64 %add3_20, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_20"/></StgValue>
</operation>

<operation id="1183" st_id="43" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:764 %p_21 = dadd i64 %add3_21, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_21"/></StgValue>
</operation>

<operation id="1184" st_id="43" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:788 %p_22 = dadd i64 %add3_22, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_22"/></StgValue>
</operation>

<operation id="1185" st_id="43" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:811 %add3_23 = dadd i64 %llike_load_27, i64 %bitcast_ln35_24

]]></Node>
<StgValue><ssdm name="add3_23"/></StgValue>
</operation>

<operation id="1186" st_id="43" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:835 %add3_24 = dadd i64 %llike_load_28, i64 %bitcast_ln35_25

]]></Node>
<StgValue><ssdm name="add3_24"/></StgValue>
</operation>

<operation id="1187" st_id="43" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:859 %add3_25 = dadd i64 %llike_load_29, i64 %bitcast_ln35_26

]]></Node>
<StgValue><ssdm name="add3_25"/></StgValue>
</operation>

<operation id="1188" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="64" op_0_bw="64">
<![CDATA[
.preheader:882 %bitcast_ln35_27 = bitcast i64 %transition_load_29

]]></Node>
<StgValue><ssdm name="bitcast_ln35_27"/></StgValue>
</operation>

<operation id="1189" st_id="43" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:883 %add3_26 = dadd i64 %llike_load_30, i64 %bitcast_ln35_27

]]></Node>
<StgValue><ssdm name="add3_26"/></StgValue>
</operation>

<operation id="1190" st_id="43" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="64" op_0_bw="14">
<![CDATA[
.preheader:925 %llike_load_32 = load i14 %llike_addr_35

]]></Node>
<StgValue><ssdm name="llike_load_32"/></StgValue>
</operation>

<operation id="1191" st_id="43" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="64" op_0_bw="12">
<![CDATA[
.preheader:929 %transition_load_31 = load i12 %transition_addr_31

]]></Node>
<StgValue><ssdm name="transition_load_31"/></StgValue>
</operation>

<operation id="1192" st_id="43" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="64" op_0_bw="14">
<![CDATA[
.preheader:949 %llike_load_33 = load i14 %llike_addr_36

]]></Node>
<StgValue><ssdm name="llike_load_33"/></StgValue>
</operation>

<operation id="1193" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="11" op_0_bw="7">
<![CDATA[
.preheader:950 %sext_ln35_14 = sext i7 %or_ln

]]></Node>
<StgValue><ssdm name="sext_ln35_14"/></StgValue>
</operation>

<operation id="1194" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="64" op_0_bw="11">
<![CDATA[
.preheader:951 %zext_ln35_30 = zext i11 %sext_ln35_14

]]></Node>
<StgValue><ssdm name="zext_ln35_30"/></StgValue>
</operation>

<operation id="1195" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:952 %transition_addr_32 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_30

]]></Node>
<StgValue><ssdm name="transition_addr_32"/></StgValue>
</operation>

<operation id="1196" st_id="43" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="64" op_0_bw="12">
<![CDATA[
.preheader:953 %transition_load_32 = load i12 %transition_addr_32

]]></Node>
<StgValue><ssdm name="transition_load_32"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1197" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:105 %or_ln34_31 = or i14 %tmp_380, i14 32

]]></Node>
<StgValue><ssdm name="or_ln34_31"/></StgValue>
</operation>

<operation id="1198" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="14">
<![CDATA[
.preheader:106 %zext_ln34_31 = zext i14 %or_ln34_31

]]></Node>
<StgValue><ssdm name="zext_ln34_31"/></StgValue>
</operation>

<operation id="1199" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:107 %llike_addr_37 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_31

]]></Node>
<StgValue><ssdm name="llike_addr_37"/></StgValue>
</operation>

<operation id="1200" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="64">
<![CDATA[
.preheader:453 %bitcast_ln37_18 = bitcast i64 %p_9

]]></Node>
<StgValue><ssdm name="bitcast_ln37_18"/></StgValue>
</operation>

<operation id="1201" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:454 %tmp_29 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_18, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="1202" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="52" op_0_bw="64">
<![CDATA[
.preheader:455 %trunc_ln37_18 = trunc i64 %bitcast_ln37_18

]]></Node>
<StgValue><ssdm name="trunc_ln37_18"/></StgValue>
</operation>

<operation id="1203" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64">
<![CDATA[
.preheader:456 %bitcast_ln37_19 = bitcast i64 %select_ln37_8

]]></Node>
<StgValue><ssdm name="bitcast_ln37_19"/></StgValue>
</operation>

<operation id="1204" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:457 %tmp_30 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_19, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="1205" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="52" op_0_bw="64">
<![CDATA[
.preheader:458 %trunc_ln37_19 = trunc i64 %bitcast_ln37_19

]]></Node>
<StgValue><ssdm name="trunc_ln37_19"/></StgValue>
</operation>

<operation id="1206" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:459 %icmp_ln37_36 = icmp_ne  i11 %tmp_29, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_36"/></StgValue>
</operation>

<operation id="1207" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:460 %icmp_ln37_37 = icmp_eq  i52 %trunc_ln37_18, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_37"/></StgValue>
</operation>

<operation id="1208" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:461 %or_ln37_18 = or i1 %icmp_ln37_37, i1 %icmp_ln37_36

]]></Node>
<StgValue><ssdm name="or_ln37_18"/></StgValue>
</operation>

<operation id="1209" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:462 %icmp_ln37_38 = icmp_ne  i11 %tmp_30, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_38"/></StgValue>
</operation>

<operation id="1210" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:463 %icmp_ln37_39 = icmp_eq  i52 %trunc_ln37_19, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_39"/></StgValue>
</operation>

<operation id="1211" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:464 %or_ln37_19 = or i1 %icmp_ln37_39, i1 %icmp_ln37_38

]]></Node>
<StgValue><ssdm name="or_ln37_19"/></StgValue>
</operation>

<operation id="1212" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:465 %and_ln37_18 = and i1 %or_ln37_18, i1 %or_ln37_19

]]></Node>
<StgValue><ssdm name="and_ln37_18"/></StgValue>
</operation>

<operation id="1213" st_id="44" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:466 %tmp_31 = fcmp_olt  i64 %p_9, i64 %select_ln37_8

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="1214" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:467 %and_ln37_19 = and i1 %and_ln37_18, i1 %tmp_31

]]></Node>
<StgValue><ssdm name="and_ln37_19"/></StgValue>
</operation>

<operation id="1215" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:468 %select_ln37_9 = select i1 %and_ln37_19, i64 %p_9, i64 %select_ln37_8

]]></Node>
<StgValue><ssdm name="select_ln37_9"/></StgValue>
</operation>

<operation id="1216" st_id="44" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:692 %p_18 = dadd i64 %add3_18, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_18"/></StgValue>
</operation>

<operation id="1217" st_id="44" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:716 %p_19 = dadd i64 %add3_19, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_19"/></StgValue>
</operation>

<operation id="1218" st_id="44" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:740 %p_20 = dadd i64 %add3_20, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_20"/></StgValue>
</operation>

<operation id="1219" st_id="44" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:764 %p_21 = dadd i64 %add3_21, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_21"/></StgValue>
</operation>

<operation id="1220" st_id="44" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:788 %p_22 = dadd i64 %add3_22, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_22"/></StgValue>
</operation>

<operation id="1221" st_id="44" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:812 %p_23 = dadd i64 %add3_23, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_23"/></StgValue>
</operation>

<operation id="1222" st_id="44" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:835 %add3_24 = dadd i64 %llike_load_28, i64 %bitcast_ln35_25

]]></Node>
<StgValue><ssdm name="add3_24"/></StgValue>
</operation>

<operation id="1223" st_id="44" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:859 %add3_25 = dadd i64 %llike_load_29, i64 %bitcast_ln35_26

]]></Node>
<StgValue><ssdm name="add3_25"/></StgValue>
</operation>

<operation id="1224" st_id="44" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:883 %add3_26 = dadd i64 %llike_load_30, i64 %bitcast_ln35_27

]]></Node>
<StgValue><ssdm name="add3_26"/></StgValue>
</operation>

<operation id="1225" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="64" op_0_bw="64">
<![CDATA[
.preheader:906 %bitcast_ln35_28 = bitcast i64 %transition_load_30

]]></Node>
<StgValue><ssdm name="bitcast_ln35_28"/></StgValue>
</operation>

<operation id="1226" st_id="44" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:907 %add3_27 = dadd i64 %llike_load_31, i64 %bitcast_ln35_28

]]></Node>
<StgValue><ssdm name="add3_27"/></StgValue>
</operation>

<operation id="1227" st_id="44" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="64" op_0_bw="14">
<![CDATA[
.preheader:949 %llike_load_33 = load i14 %llike_addr_36

]]></Node>
<StgValue><ssdm name="llike_load_33"/></StgValue>
</operation>

<operation id="1228" st_id="44" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="64" op_0_bw="12">
<![CDATA[
.preheader:953 %transition_load_32 = load i12 %transition_addr_32

]]></Node>
<StgValue><ssdm name="transition_load_32"/></StgValue>
</operation>

<operation id="1229" st_id="44" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="64" op_0_bw="14">
<![CDATA[
.preheader:973 %llike_load_34 = load i14 %llike_addr_37

]]></Node>
<StgValue><ssdm name="llike_load_34"/></StgValue>
</operation>

<operation id="1230" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:974 %or_ln35_15 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 32, i6 %trunc_ln31

]]></Node>
<StgValue><ssdm name="or_ln35_15"/></StgValue>
</operation>

<operation id="1231" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="64" op_0_bw="12">
<![CDATA[
.preheader:975 %zext_ln35_31 = zext i12 %or_ln35_15

]]></Node>
<StgValue><ssdm name="zext_ln35_31"/></StgValue>
</operation>

<operation id="1232" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:976 %transition_addr_33 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_31

]]></Node>
<StgValue><ssdm name="transition_addr_33"/></StgValue>
</operation>

<operation id="1233" st_id="44" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="64" op_0_bw="12">
<![CDATA[
.preheader:977 %transition_load_33 = load i12 %transition_addr_33

]]></Node>
<StgValue><ssdm name="transition_load_33"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1234" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:108 %or_ln34_32 = or i14 %tmp_380, i14 33

]]></Node>
<StgValue><ssdm name="or_ln34_32"/></StgValue>
</operation>

<operation id="1235" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="14">
<![CDATA[
.preheader:109 %zext_ln34_32 = zext i14 %or_ln34_32

]]></Node>
<StgValue><ssdm name="zext_ln34_32"/></StgValue>
</operation>

<operation id="1236" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:110 %llike_addr_38 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_32

]]></Node>
<StgValue><ssdm name="llike_addr_38"/></StgValue>
</operation>

<operation id="1237" st_id="45" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:490 %tmp_34 = fcmp_olt  i64 %p_3, i64 %select_ln37_9

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="1238" st_id="45" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:740 %p_20 = dadd i64 %add3_20, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_20"/></StgValue>
</operation>

<operation id="1239" st_id="45" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:764 %p_21 = dadd i64 %add3_21, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_21"/></StgValue>
</operation>

<operation id="1240" st_id="45" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:788 %p_22 = dadd i64 %add3_22, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_22"/></StgValue>
</operation>

<operation id="1241" st_id="45" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:812 %p_23 = dadd i64 %add3_23, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_23"/></StgValue>
</operation>

<operation id="1242" st_id="45" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:835 %add3_24 = dadd i64 %llike_load_28, i64 %bitcast_ln35_25

]]></Node>
<StgValue><ssdm name="add3_24"/></StgValue>
</operation>

<operation id="1243" st_id="45" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:859 %add3_25 = dadd i64 %llike_load_29, i64 %bitcast_ln35_26

]]></Node>
<StgValue><ssdm name="add3_25"/></StgValue>
</operation>

<operation id="1244" st_id="45" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:883 %add3_26 = dadd i64 %llike_load_30, i64 %bitcast_ln35_27

]]></Node>
<StgValue><ssdm name="add3_26"/></StgValue>
</operation>

<operation id="1245" st_id="45" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:907 %add3_27 = dadd i64 %llike_load_31, i64 %bitcast_ln35_28

]]></Node>
<StgValue><ssdm name="add3_27"/></StgValue>
</operation>

<operation id="1246" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="64" op_0_bw="64">
<![CDATA[
.preheader:930 %bitcast_ln35_29 = bitcast i64 %transition_load_31

]]></Node>
<StgValue><ssdm name="bitcast_ln35_29"/></StgValue>
</operation>

<operation id="1247" st_id="45" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:931 %add3_28 = dadd i64 %llike_load_32, i64 %bitcast_ln35_29

]]></Node>
<StgValue><ssdm name="add3_28"/></StgValue>
</operation>

<operation id="1248" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="64" op_0_bw="64">
<![CDATA[
.preheader:954 %bitcast_ln35_30 = bitcast i64 %transition_load_32

]]></Node>
<StgValue><ssdm name="bitcast_ln35_30"/></StgValue>
</operation>

<operation id="1249" st_id="45" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:955 %add3_29 = dadd i64 %llike_load_33, i64 %bitcast_ln35_30

]]></Node>
<StgValue><ssdm name="add3_29"/></StgValue>
</operation>

<operation id="1250" st_id="45" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="64" op_0_bw="14">
<![CDATA[
.preheader:973 %llike_load_34 = load i14 %llike_addr_37

]]></Node>
<StgValue><ssdm name="llike_load_34"/></StgValue>
</operation>

<operation id="1251" st_id="45" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="64" op_0_bw="12">
<![CDATA[
.preheader:977 %transition_load_33 = load i12 %transition_addr_33

]]></Node>
<StgValue><ssdm name="transition_load_33"/></StgValue>
</operation>

<operation id="1252" st_id="45" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="64" op_0_bw="14">
<![CDATA[
.preheader:997 %llike_load_35 = load i14 %llike_addr_38

]]></Node>
<StgValue><ssdm name="llike_load_35"/></StgValue>
</operation>

<operation id="1253" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:998 %or_ln35_16 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 33, i6 %trunc_ln31

]]></Node>
<StgValue><ssdm name="or_ln35_16"/></StgValue>
</operation>

<operation id="1254" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="64" op_0_bw="12">
<![CDATA[
.preheader:999 %zext_ln35_32 = zext i12 %or_ln35_16

]]></Node>
<StgValue><ssdm name="zext_ln35_32"/></StgValue>
</operation>

<operation id="1255" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1000 %transition_addr_34 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_32

]]></Node>
<StgValue><ssdm name="transition_addr_34"/></StgValue>
</operation>

<operation id="1256" st_id="45" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1001 %transition_load_34 = load i12 %transition_addr_34

]]></Node>
<StgValue><ssdm name="transition_load_34"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1257" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:111 %or_ln34_33 = or i14 %tmp_380, i14 34

]]></Node>
<StgValue><ssdm name="or_ln34_33"/></StgValue>
</operation>

<operation id="1258" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="14">
<![CDATA[
.preheader:112 %zext_ln34_33 = zext i14 %or_ln34_33

]]></Node>
<StgValue><ssdm name="zext_ln34_33"/></StgValue>
</operation>

<operation id="1259" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:113 %llike_addr_39 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_33

]]></Node>
<StgValue><ssdm name="llike_addr_39"/></StgValue>
</operation>

<operation id="1260" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64">
<![CDATA[
.preheader:477 %bitcast_ln37_20 = bitcast i64 %p_3

]]></Node>
<StgValue><ssdm name="bitcast_ln37_20"/></StgValue>
</operation>

<operation id="1261" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:478 %tmp_32 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_20, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="1262" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="52" op_0_bw="64">
<![CDATA[
.preheader:479 %trunc_ln37_20 = trunc i64 %bitcast_ln37_20

]]></Node>
<StgValue><ssdm name="trunc_ln37_20"/></StgValue>
</operation>

<operation id="1263" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="64">
<![CDATA[
.preheader:480 %bitcast_ln37_21 = bitcast i64 %select_ln37_9

]]></Node>
<StgValue><ssdm name="bitcast_ln37_21"/></StgValue>
</operation>

<operation id="1264" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:481 %tmp_33 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_21, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="1265" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="52" op_0_bw="64">
<![CDATA[
.preheader:482 %trunc_ln37_21 = trunc i64 %bitcast_ln37_21

]]></Node>
<StgValue><ssdm name="trunc_ln37_21"/></StgValue>
</operation>

<operation id="1266" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:483 %icmp_ln37_40 = icmp_ne  i11 %tmp_32, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_40"/></StgValue>
</operation>

<operation id="1267" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:484 %icmp_ln37_41 = icmp_eq  i52 %trunc_ln37_20, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_41"/></StgValue>
</operation>

<operation id="1268" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:485 %or_ln37_20 = or i1 %icmp_ln37_41, i1 %icmp_ln37_40

]]></Node>
<StgValue><ssdm name="or_ln37_20"/></StgValue>
</operation>

<operation id="1269" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:486 %icmp_ln37_42 = icmp_ne  i11 %tmp_33, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_42"/></StgValue>
</operation>

<operation id="1270" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:487 %icmp_ln37_43 = icmp_eq  i52 %trunc_ln37_21, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_43"/></StgValue>
</operation>

<operation id="1271" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:488 %or_ln37_21 = or i1 %icmp_ln37_43, i1 %icmp_ln37_42

]]></Node>
<StgValue><ssdm name="or_ln37_21"/></StgValue>
</operation>

<operation id="1272" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:489 %and_ln37_20 = and i1 %or_ln37_20, i1 %or_ln37_21

]]></Node>
<StgValue><ssdm name="and_ln37_20"/></StgValue>
</operation>

<operation id="1273" st_id="46" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:490 %tmp_34 = fcmp_olt  i64 %p_3, i64 %select_ln37_9

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="1274" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:491 %and_ln37_21 = and i1 %and_ln37_20, i1 %tmp_34

]]></Node>
<StgValue><ssdm name="and_ln37_21"/></StgValue>
</operation>

<operation id="1275" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:492 %select_ln37_10 = select i1 %and_ln37_21, i64 %p_3, i64 %select_ln37_9

]]></Node>
<StgValue><ssdm name="select_ln37_10"/></StgValue>
</operation>

<operation id="1276" st_id="46" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:764 %p_21 = dadd i64 %add3_21, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_21"/></StgValue>
</operation>

<operation id="1277" st_id="46" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:788 %p_22 = dadd i64 %add3_22, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_22"/></StgValue>
</operation>

<operation id="1278" st_id="46" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:812 %p_23 = dadd i64 %add3_23, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_23"/></StgValue>
</operation>

<operation id="1279" st_id="46" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:836 %p_24 = dadd i64 %add3_24, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_24"/></StgValue>
</operation>

<operation id="1280" st_id="46" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:859 %add3_25 = dadd i64 %llike_load_29, i64 %bitcast_ln35_26

]]></Node>
<StgValue><ssdm name="add3_25"/></StgValue>
</operation>

<operation id="1281" st_id="46" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:883 %add3_26 = dadd i64 %llike_load_30, i64 %bitcast_ln35_27

]]></Node>
<StgValue><ssdm name="add3_26"/></StgValue>
</operation>

<operation id="1282" st_id="46" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:907 %add3_27 = dadd i64 %llike_load_31, i64 %bitcast_ln35_28

]]></Node>
<StgValue><ssdm name="add3_27"/></StgValue>
</operation>

<operation id="1283" st_id="46" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:931 %add3_28 = dadd i64 %llike_load_32, i64 %bitcast_ln35_29

]]></Node>
<StgValue><ssdm name="add3_28"/></StgValue>
</operation>

<operation id="1284" st_id="46" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:955 %add3_29 = dadd i64 %llike_load_33, i64 %bitcast_ln35_30

]]></Node>
<StgValue><ssdm name="add3_29"/></StgValue>
</operation>

<operation id="1285" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="64" op_0_bw="64">
<![CDATA[
.preheader:978 %bitcast_ln35_31 = bitcast i64 %transition_load_33

]]></Node>
<StgValue><ssdm name="bitcast_ln35_31"/></StgValue>
</operation>

<operation id="1286" st_id="46" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:979 %add3_30 = dadd i64 %llike_load_34, i64 %bitcast_ln35_31

]]></Node>
<StgValue><ssdm name="add3_30"/></StgValue>
</operation>

<operation id="1287" st_id="46" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="64" op_0_bw="14">
<![CDATA[
.preheader:997 %llike_load_35 = load i14 %llike_addr_38

]]></Node>
<StgValue><ssdm name="llike_load_35"/></StgValue>
</operation>

<operation id="1288" st_id="46" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1001 %transition_load_34 = load i12 %transition_addr_34

]]></Node>
<StgValue><ssdm name="transition_load_34"/></StgValue>
</operation>

<operation id="1289" st_id="46" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1021 %llike_load_36 = load i14 %llike_addr_39

]]></Node>
<StgValue><ssdm name="llike_load_36"/></StgValue>
</operation>

<operation id="1290" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:1022 %or_ln35_17 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 34, i6 %trunc_ln31

]]></Node>
<StgValue><ssdm name="or_ln35_17"/></StgValue>
</operation>

<operation id="1291" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1023 %zext_ln35_33 = zext i12 %or_ln35_17

]]></Node>
<StgValue><ssdm name="zext_ln35_33"/></StgValue>
</operation>

<operation id="1292" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1024 %transition_addr_35 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_33

]]></Node>
<StgValue><ssdm name="transition_addr_35"/></StgValue>
</operation>

<operation id="1293" st_id="46" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1025 %transition_load_35 = load i12 %transition_addr_35

]]></Node>
<StgValue><ssdm name="transition_load_35"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1294" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:114 %or_ln34_34 = or i14 %tmp_380, i14 35

]]></Node>
<StgValue><ssdm name="or_ln34_34"/></StgValue>
</operation>

<operation id="1295" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="14">
<![CDATA[
.preheader:115 %zext_ln34_34 = zext i14 %or_ln34_34

]]></Node>
<StgValue><ssdm name="zext_ln34_34"/></StgValue>
</operation>

<operation id="1296" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:116 %llike_addr_40 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_34

]]></Node>
<StgValue><ssdm name="llike_addr_40"/></StgValue>
</operation>

<operation id="1297" st_id="47" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:514 %tmp_37 = fcmp_olt  i64 %p_10, i64 %select_ln37_10

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="1298" st_id="47" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:788 %p_22 = dadd i64 %add3_22, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_22"/></StgValue>
</operation>

<operation id="1299" st_id="47" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:812 %p_23 = dadd i64 %add3_23, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_23"/></StgValue>
</operation>

<operation id="1300" st_id="47" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:836 %p_24 = dadd i64 %add3_24, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_24"/></StgValue>
</operation>

<operation id="1301" st_id="47" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:860 %p_25 = dadd i64 %add3_25, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_25"/></StgValue>
</operation>

<operation id="1302" st_id="47" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:883 %add3_26 = dadd i64 %llike_load_30, i64 %bitcast_ln35_27

]]></Node>
<StgValue><ssdm name="add3_26"/></StgValue>
</operation>

<operation id="1303" st_id="47" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:907 %add3_27 = dadd i64 %llike_load_31, i64 %bitcast_ln35_28

]]></Node>
<StgValue><ssdm name="add3_27"/></StgValue>
</operation>

<operation id="1304" st_id="47" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:931 %add3_28 = dadd i64 %llike_load_32, i64 %bitcast_ln35_29

]]></Node>
<StgValue><ssdm name="add3_28"/></StgValue>
</operation>

<operation id="1305" st_id="47" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:955 %add3_29 = dadd i64 %llike_load_33, i64 %bitcast_ln35_30

]]></Node>
<StgValue><ssdm name="add3_29"/></StgValue>
</operation>

<operation id="1306" st_id="47" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:979 %add3_30 = dadd i64 %llike_load_34, i64 %bitcast_ln35_31

]]></Node>
<StgValue><ssdm name="add3_30"/></StgValue>
</operation>

<operation id="1307" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1002 %bitcast_ln35_32 = bitcast i64 %transition_load_34

]]></Node>
<StgValue><ssdm name="bitcast_ln35_32"/></StgValue>
</operation>

<operation id="1308" st_id="47" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1003 %add3_31 = dadd i64 %llike_load_35, i64 %bitcast_ln35_32

]]></Node>
<StgValue><ssdm name="add3_31"/></StgValue>
</operation>

<operation id="1309" st_id="47" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1021 %llike_load_36 = load i14 %llike_addr_39

]]></Node>
<StgValue><ssdm name="llike_load_36"/></StgValue>
</operation>

<operation id="1310" st_id="47" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1025 %transition_load_35 = load i12 %transition_addr_35

]]></Node>
<StgValue><ssdm name="transition_load_35"/></StgValue>
</operation>

<operation id="1311" st_id="47" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1045 %llike_load_37 = load i14 %llike_addr_40

]]></Node>
<StgValue><ssdm name="llike_load_37"/></StgValue>
</operation>

<operation id="1312" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:1046 %or_ln35_18 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 35, i6 %trunc_ln31

]]></Node>
<StgValue><ssdm name="or_ln35_18"/></StgValue>
</operation>

<operation id="1313" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1047 %zext_ln35_34 = zext i12 %or_ln35_18

]]></Node>
<StgValue><ssdm name="zext_ln35_34"/></StgValue>
</operation>

<operation id="1314" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1048 %transition_addr_36 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_34

]]></Node>
<StgValue><ssdm name="transition_addr_36"/></StgValue>
</operation>

<operation id="1315" st_id="47" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1049 %transition_load_36 = load i12 %transition_addr_36

]]></Node>
<StgValue><ssdm name="transition_load_36"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1316" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:117 %or_ln34_35 = or i14 %tmp_380, i14 36

]]></Node>
<StgValue><ssdm name="or_ln34_35"/></StgValue>
</operation>

<operation id="1317" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="14">
<![CDATA[
.preheader:118 %zext_ln34_35 = zext i14 %or_ln34_35

]]></Node>
<StgValue><ssdm name="zext_ln34_35"/></StgValue>
</operation>

<operation id="1318" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:119 %llike_addr_41 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_35

]]></Node>
<StgValue><ssdm name="llike_addr_41"/></StgValue>
</operation>

<operation id="1319" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="64">
<![CDATA[
.preheader:501 %bitcast_ln37_22 = bitcast i64 %p_10

]]></Node>
<StgValue><ssdm name="bitcast_ln37_22"/></StgValue>
</operation>

<operation id="1320" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:502 %tmp_35 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_22, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="1321" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="52" op_0_bw="64">
<![CDATA[
.preheader:503 %trunc_ln37_22 = trunc i64 %bitcast_ln37_22

]]></Node>
<StgValue><ssdm name="trunc_ln37_22"/></StgValue>
</operation>

<operation id="1322" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="64" op_0_bw="64">
<![CDATA[
.preheader:504 %bitcast_ln37_23 = bitcast i64 %select_ln37_10

]]></Node>
<StgValue><ssdm name="bitcast_ln37_23"/></StgValue>
</operation>

<operation id="1323" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:505 %tmp_36 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_23, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1324" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="52" op_0_bw="64">
<![CDATA[
.preheader:506 %trunc_ln37_23 = trunc i64 %bitcast_ln37_23

]]></Node>
<StgValue><ssdm name="trunc_ln37_23"/></StgValue>
</operation>

<operation id="1325" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:507 %icmp_ln37_44 = icmp_ne  i11 %tmp_35, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_44"/></StgValue>
</operation>

<operation id="1326" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:508 %icmp_ln37_45 = icmp_eq  i52 %trunc_ln37_22, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_45"/></StgValue>
</operation>

<operation id="1327" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:509 %or_ln37_22 = or i1 %icmp_ln37_45, i1 %icmp_ln37_44

]]></Node>
<StgValue><ssdm name="or_ln37_22"/></StgValue>
</operation>

<operation id="1328" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:510 %icmp_ln37_46 = icmp_ne  i11 %tmp_36, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_46"/></StgValue>
</operation>

<operation id="1329" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:511 %icmp_ln37_47 = icmp_eq  i52 %trunc_ln37_23, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_47"/></StgValue>
</operation>

<operation id="1330" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:512 %or_ln37_23 = or i1 %icmp_ln37_47, i1 %icmp_ln37_46

]]></Node>
<StgValue><ssdm name="or_ln37_23"/></StgValue>
</operation>

<operation id="1331" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:513 %and_ln37_22 = and i1 %or_ln37_22, i1 %or_ln37_23

]]></Node>
<StgValue><ssdm name="and_ln37_22"/></StgValue>
</operation>

<operation id="1332" st_id="48" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:514 %tmp_37 = fcmp_olt  i64 %p_10, i64 %select_ln37_10

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="1333" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:515 %and_ln37_23 = and i1 %and_ln37_22, i1 %tmp_37

]]></Node>
<StgValue><ssdm name="and_ln37_23"/></StgValue>
</operation>

<operation id="1334" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:516 %select_ln37_11 = select i1 %and_ln37_23, i64 %p_10, i64 %select_ln37_10

]]></Node>
<StgValue><ssdm name="select_ln37_11"/></StgValue>
</operation>

<operation id="1335" st_id="48" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:812 %p_23 = dadd i64 %add3_23, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_23"/></StgValue>
</operation>

<operation id="1336" st_id="48" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:836 %p_24 = dadd i64 %add3_24, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_24"/></StgValue>
</operation>

<operation id="1337" st_id="48" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:860 %p_25 = dadd i64 %add3_25, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_25"/></StgValue>
</operation>

<operation id="1338" st_id="48" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:884 %p_26 = dadd i64 %add3_26, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_26"/></StgValue>
</operation>

<operation id="1339" st_id="48" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:907 %add3_27 = dadd i64 %llike_load_31, i64 %bitcast_ln35_28

]]></Node>
<StgValue><ssdm name="add3_27"/></StgValue>
</operation>

<operation id="1340" st_id="48" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:931 %add3_28 = dadd i64 %llike_load_32, i64 %bitcast_ln35_29

]]></Node>
<StgValue><ssdm name="add3_28"/></StgValue>
</operation>

<operation id="1341" st_id="48" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:955 %add3_29 = dadd i64 %llike_load_33, i64 %bitcast_ln35_30

]]></Node>
<StgValue><ssdm name="add3_29"/></StgValue>
</operation>

<operation id="1342" st_id="48" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:979 %add3_30 = dadd i64 %llike_load_34, i64 %bitcast_ln35_31

]]></Node>
<StgValue><ssdm name="add3_30"/></StgValue>
</operation>

<operation id="1343" st_id="48" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1003 %add3_31 = dadd i64 %llike_load_35, i64 %bitcast_ln35_32

]]></Node>
<StgValue><ssdm name="add3_31"/></StgValue>
</operation>

<operation id="1344" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1026 %bitcast_ln35_33 = bitcast i64 %transition_load_35

]]></Node>
<StgValue><ssdm name="bitcast_ln35_33"/></StgValue>
</operation>

<operation id="1345" st_id="48" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1027 %add3_32 = dadd i64 %llike_load_36, i64 %bitcast_ln35_33

]]></Node>
<StgValue><ssdm name="add3_32"/></StgValue>
</operation>

<operation id="1346" st_id="48" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1045 %llike_load_37 = load i14 %llike_addr_40

]]></Node>
<StgValue><ssdm name="llike_load_37"/></StgValue>
</operation>

<operation id="1347" st_id="48" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1049 %transition_load_36 = load i12 %transition_addr_36

]]></Node>
<StgValue><ssdm name="transition_load_36"/></StgValue>
</operation>

<operation id="1348" st_id="48" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1069 %llike_load_38 = load i14 %llike_addr_41

]]></Node>
<StgValue><ssdm name="llike_load_38"/></StgValue>
</operation>

<operation id="1349" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:1070 %or_ln35_19 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 36, i6 %trunc_ln31

]]></Node>
<StgValue><ssdm name="or_ln35_19"/></StgValue>
</operation>

<operation id="1350" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1071 %zext_ln35_35 = zext i12 %or_ln35_19

]]></Node>
<StgValue><ssdm name="zext_ln35_35"/></StgValue>
</operation>

<operation id="1351" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1072 %transition_addr_37 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_35

]]></Node>
<StgValue><ssdm name="transition_addr_37"/></StgValue>
</operation>

<operation id="1352" st_id="48" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1073 %transition_load_37 = load i12 %transition_addr_37

]]></Node>
<StgValue><ssdm name="transition_load_37"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1353" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:120 %or_ln34_36 = or i14 %tmp_380, i14 37

]]></Node>
<StgValue><ssdm name="or_ln34_36"/></StgValue>
</operation>

<operation id="1354" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="14">
<![CDATA[
.preheader:121 %zext_ln34_36 = zext i14 %or_ln34_36

]]></Node>
<StgValue><ssdm name="zext_ln34_36"/></StgValue>
</operation>

<operation id="1355" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:122 %llike_addr_42 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_36

]]></Node>
<StgValue><ssdm name="llike_addr_42"/></StgValue>
</operation>

<operation id="1356" st_id="49" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:538 %tmp_40 = fcmp_olt  i64 %p_11, i64 %select_ln37_11

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1357" st_id="49" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:836 %p_24 = dadd i64 %add3_24, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_24"/></StgValue>
</operation>

<operation id="1358" st_id="49" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:860 %p_25 = dadd i64 %add3_25, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_25"/></StgValue>
</operation>

<operation id="1359" st_id="49" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:884 %p_26 = dadd i64 %add3_26, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_26"/></StgValue>
</operation>

<operation id="1360" st_id="49" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:908 %p_27 = dadd i64 %add3_27, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_27"/></StgValue>
</operation>

<operation id="1361" st_id="49" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:931 %add3_28 = dadd i64 %llike_load_32, i64 %bitcast_ln35_29

]]></Node>
<StgValue><ssdm name="add3_28"/></StgValue>
</operation>

<operation id="1362" st_id="49" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:955 %add3_29 = dadd i64 %llike_load_33, i64 %bitcast_ln35_30

]]></Node>
<StgValue><ssdm name="add3_29"/></StgValue>
</operation>

<operation id="1363" st_id="49" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:979 %add3_30 = dadd i64 %llike_load_34, i64 %bitcast_ln35_31

]]></Node>
<StgValue><ssdm name="add3_30"/></StgValue>
</operation>

<operation id="1364" st_id="49" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1003 %add3_31 = dadd i64 %llike_load_35, i64 %bitcast_ln35_32

]]></Node>
<StgValue><ssdm name="add3_31"/></StgValue>
</operation>

<operation id="1365" st_id="49" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1027 %add3_32 = dadd i64 %llike_load_36, i64 %bitcast_ln35_33

]]></Node>
<StgValue><ssdm name="add3_32"/></StgValue>
</operation>

<operation id="1366" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1050 %bitcast_ln35_34 = bitcast i64 %transition_load_36

]]></Node>
<StgValue><ssdm name="bitcast_ln35_34"/></StgValue>
</operation>

<operation id="1367" st_id="49" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1051 %add3_33 = dadd i64 %llike_load_37, i64 %bitcast_ln35_34

]]></Node>
<StgValue><ssdm name="add3_33"/></StgValue>
</operation>

<operation id="1368" st_id="49" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1069 %llike_load_38 = load i14 %llike_addr_41

]]></Node>
<StgValue><ssdm name="llike_load_38"/></StgValue>
</operation>

<operation id="1369" st_id="49" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1073 %transition_load_37 = load i12 %transition_addr_37

]]></Node>
<StgValue><ssdm name="transition_load_37"/></StgValue>
</operation>

<operation id="1370" st_id="49" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1093 %llike_load_39 = load i14 %llike_addr_42

]]></Node>
<StgValue><ssdm name="llike_load_39"/></StgValue>
</operation>

<operation id="1371" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:1094 %or_ln35_20 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 37, i6 %trunc_ln31

]]></Node>
<StgValue><ssdm name="or_ln35_20"/></StgValue>
</operation>

<operation id="1372" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1095 %zext_ln35_36 = zext i12 %or_ln35_20

]]></Node>
<StgValue><ssdm name="zext_ln35_36"/></StgValue>
</operation>

<operation id="1373" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1096 %transition_addr_38 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_36

]]></Node>
<StgValue><ssdm name="transition_addr_38"/></StgValue>
</operation>

<operation id="1374" st_id="49" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1097 %transition_load_38 = load i12 %transition_addr_38

]]></Node>
<StgValue><ssdm name="transition_load_38"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1375" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:123 %or_ln34_37 = or i14 %tmp_380, i14 38

]]></Node>
<StgValue><ssdm name="or_ln34_37"/></StgValue>
</operation>

<operation id="1376" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="14">
<![CDATA[
.preheader:124 %zext_ln34_37 = zext i14 %or_ln34_37

]]></Node>
<StgValue><ssdm name="zext_ln34_37"/></StgValue>
</operation>

<operation id="1377" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:125 %llike_addr_43 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_37

]]></Node>
<StgValue><ssdm name="llike_addr_43"/></StgValue>
</operation>

<operation id="1378" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="64" op_0_bw="64">
<![CDATA[
.preheader:525 %bitcast_ln37_24 = bitcast i64 %p_11

]]></Node>
<StgValue><ssdm name="bitcast_ln37_24"/></StgValue>
</operation>

<operation id="1379" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:526 %tmp_38 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_24, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1380" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="52" op_0_bw="64">
<![CDATA[
.preheader:527 %trunc_ln37_24 = trunc i64 %bitcast_ln37_24

]]></Node>
<StgValue><ssdm name="trunc_ln37_24"/></StgValue>
</operation>

<operation id="1381" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="64" op_0_bw="64">
<![CDATA[
.preheader:528 %bitcast_ln37_25 = bitcast i64 %select_ln37_11

]]></Node>
<StgValue><ssdm name="bitcast_ln37_25"/></StgValue>
</operation>

<operation id="1382" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:529 %tmp_39 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_25, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="1383" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="52" op_0_bw="64">
<![CDATA[
.preheader:530 %trunc_ln37_25 = trunc i64 %bitcast_ln37_25

]]></Node>
<StgValue><ssdm name="trunc_ln37_25"/></StgValue>
</operation>

<operation id="1384" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:531 %icmp_ln37_48 = icmp_ne  i11 %tmp_38, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_48"/></StgValue>
</operation>

<operation id="1385" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:532 %icmp_ln37_49 = icmp_eq  i52 %trunc_ln37_24, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_49"/></StgValue>
</operation>

<operation id="1386" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:533 %or_ln37_24 = or i1 %icmp_ln37_49, i1 %icmp_ln37_48

]]></Node>
<StgValue><ssdm name="or_ln37_24"/></StgValue>
</operation>

<operation id="1387" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:534 %icmp_ln37_50 = icmp_ne  i11 %tmp_39, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_50"/></StgValue>
</operation>

<operation id="1388" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:535 %icmp_ln37_51 = icmp_eq  i52 %trunc_ln37_25, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_51"/></StgValue>
</operation>

<operation id="1389" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:536 %or_ln37_25 = or i1 %icmp_ln37_51, i1 %icmp_ln37_50

]]></Node>
<StgValue><ssdm name="or_ln37_25"/></StgValue>
</operation>

<operation id="1390" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:537 %and_ln37_24 = and i1 %or_ln37_24, i1 %or_ln37_25

]]></Node>
<StgValue><ssdm name="and_ln37_24"/></StgValue>
</operation>

<operation id="1391" st_id="50" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:538 %tmp_40 = fcmp_olt  i64 %p_11, i64 %select_ln37_11

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1392" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:539 %and_ln37_25 = and i1 %and_ln37_24, i1 %tmp_40

]]></Node>
<StgValue><ssdm name="and_ln37_25"/></StgValue>
</operation>

<operation id="1393" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:540 %select_ln37_12 = select i1 %and_ln37_25, i64 %p_11, i64 %select_ln37_11

]]></Node>
<StgValue><ssdm name="select_ln37_12"/></StgValue>
</operation>

<operation id="1394" st_id="50" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:836 %p_24 = dadd i64 %add3_24, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_24"/></StgValue>
</operation>

<operation id="1395" st_id="50" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:860 %p_25 = dadd i64 %add3_25, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_25"/></StgValue>
</operation>

<operation id="1396" st_id="50" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:884 %p_26 = dadd i64 %add3_26, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_26"/></StgValue>
</operation>

<operation id="1397" st_id="50" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:908 %p_27 = dadd i64 %add3_27, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_27"/></StgValue>
</operation>

<operation id="1398" st_id="50" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:932 %p_28 = dadd i64 %add3_28, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_28"/></StgValue>
</operation>

<operation id="1399" st_id="50" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:956 %p_29 = dadd i64 %add3_29, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_29"/></StgValue>
</operation>

<operation id="1400" st_id="50" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:979 %add3_30 = dadd i64 %llike_load_34, i64 %bitcast_ln35_31

]]></Node>
<StgValue><ssdm name="add3_30"/></StgValue>
</operation>

<operation id="1401" st_id="50" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1003 %add3_31 = dadd i64 %llike_load_35, i64 %bitcast_ln35_32

]]></Node>
<StgValue><ssdm name="add3_31"/></StgValue>
</operation>

<operation id="1402" st_id="50" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1027 %add3_32 = dadd i64 %llike_load_36, i64 %bitcast_ln35_33

]]></Node>
<StgValue><ssdm name="add3_32"/></StgValue>
</operation>

<operation id="1403" st_id="50" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1051 %add3_33 = dadd i64 %llike_load_37, i64 %bitcast_ln35_34

]]></Node>
<StgValue><ssdm name="add3_33"/></StgValue>
</operation>

<operation id="1404" st_id="50" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1093 %llike_load_39 = load i14 %llike_addr_42

]]></Node>
<StgValue><ssdm name="llike_load_39"/></StgValue>
</operation>

<operation id="1405" st_id="50" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1097 %transition_load_38 = load i12 %transition_addr_38

]]></Node>
<StgValue><ssdm name="transition_load_38"/></StgValue>
</operation>

<operation id="1406" st_id="50" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1117 %llike_load_40 = load i14 %llike_addr_43

]]></Node>
<StgValue><ssdm name="llike_load_40"/></StgValue>
</operation>

<operation id="1407" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:1118 %or_ln35_21 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 38, i6 %trunc_ln31

]]></Node>
<StgValue><ssdm name="or_ln35_21"/></StgValue>
</operation>

<operation id="1408" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1119 %zext_ln35_37 = zext i12 %or_ln35_21

]]></Node>
<StgValue><ssdm name="zext_ln35_37"/></StgValue>
</operation>

<operation id="1409" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1120 %transition_addr_39 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_37

]]></Node>
<StgValue><ssdm name="transition_addr_39"/></StgValue>
</operation>

<operation id="1410" st_id="50" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1121 %transition_load_39 = load i12 %transition_addr_39

]]></Node>
<StgValue><ssdm name="transition_load_39"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1411" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:126 %or_ln34_38 = or i14 %tmp_380, i14 39

]]></Node>
<StgValue><ssdm name="or_ln34_38"/></StgValue>
</operation>

<operation id="1412" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="14">
<![CDATA[
.preheader:127 %zext_ln34_38 = zext i14 %or_ln34_38

]]></Node>
<StgValue><ssdm name="zext_ln34_38"/></StgValue>
</operation>

<operation id="1413" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:128 %llike_addr_44 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_38

]]></Node>
<StgValue><ssdm name="llike_addr_44"/></StgValue>
</operation>

<operation id="1414" st_id="51" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:562 %tmp_43 = fcmp_olt  i64 %p_12, i64 %select_ln37_12

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="1415" st_id="51" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:860 %p_25 = dadd i64 %add3_25, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_25"/></StgValue>
</operation>

<operation id="1416" st_id="51" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:884 %p_26 = dadd i64 %add3_26, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_26"/></StgValue>
</operation>

<operation id="1417" st_id="51" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:908 %p_27 = dadd i64 %add3_27, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_27"/></StgValue>
</operation>

<operation id="1418" st_id="51" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:932 %p_28 = dadd i64 %add3_28, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_28"/></StgValue>
</operation>

<operation id="1419" st_id="51" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:956 %p_29 = dadd i64 %add3_29, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_29"/></StgValue>
</operation>

<operation id="1420" st_id="51" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:980 %p_30 = dadd i64 %add3_30, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_30"/></StgValue>
</operation>

<operation id="1421" st_id="51" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1003 %add3_31 = dadd i64 %llike_load_35, i64 %bitcast_ln35_32

]]></Node>
<StgValue><ssdm name="add3_31"/></StgValue>
</operation>

<operation id="1422" st_id="51" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1027 %add3_32 = dadd i64 %llike_load_36, i64 %bitcast_ln35_33

]]></Node>
<StgValue><ssdm name="add3_32"/></StgValue>
</operation>

<operation id="1423" st_id="51" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1051 %add3_33 = dadd i64 %llike_load_37, i64 %bitcast_ln35_34

]]></Node>
<StgValue><ssdm name="add3_33"/></StgValue>
</operation>

<operation id="1424" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1074 %bitcast_ln35_35 = bitcast i64 %transition_load_37

]]></Node>
<StgValue><ssdm name="bitcast_ln35_35"/></StgValue>
</operation>

<operation id="1425" st_id="51" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1075 %add3_34 = dadd i64 %llike_load_38, i64 %bitcast_ln35_35

]]></Node>
<StgValue><ssdm name="add3_34"/></StgValue>
</operation>

<operation id="1426" st_id="51" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1117 %llike_load_40 = load i14 %llike_addr_43

]]></Node>
<StgValue><ssdm name="llike_load_40"/></StgValue>
</operation>

<operation id="1427" st_id="51" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1121 %transition_load_39 = load i12 %transition_addr_39

]]></Node>
<StgValue><ssdm name="transition_load_39"/></StgValue>
</operation>

<operation id="1428" st_id="51" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1141 %llike_load_41 = load i14 %llike_addr_44

]]></Node>
<StgValue><ssdm name="llike_load_41"/></StgValue>
</operation>

<operation id="1429" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:1142 %or_ln35_22 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 39, i6 %trunc_ln31

]]></Node>
<StgValue><ssdm name="or_ln35_22"/></StgValue>
</operation>

<operation id="1430" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1143 %zext_ln35_38 = zext i12 %or_ln35_22

]]></Node>
<StgValue><ssdm name="zext_ln35_38"/></StgValue>
</operation>

<operation id="1431" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1144 %transition_addr_40 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_38

]]></Node>
<StgValue><ssdm name="transition_addr_40"/></StgValue>
</operation>

<operation id="1432" st_id="51" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1145 %transition_load_40 = load i12 %transition_addr_40

]]></Node>
<StgValue><ssdm name="transition_load_40"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1433" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:129 %or_ln34_39 = or i14 %tmp_380, i14 40

]]></Node>
<StgValue><ssdm name="or_ln34_39"/></StgValue>
</operation>

<operation id="1434" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="14">
<![CDATA[
.preheader:130 %zext_ln34_39 = zext i14 %or_ln34_39

]]></Node>
<StgValue><ssdm name="zext_ln34_39"/></StgValue>
</operation>

<operation id="1435" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:131 %llike_addr_45 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_39

]]></Node>
<StgValue><ssdm name="llike_addr_45"/></StgValue>
</operation>

<operation id="1436" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="64" op_0_bw="64">
<![CDATA[
.preheader:549 %bitcast_ln37_26 = bitcast i64 %p_12

]]></Node>
<StgValue><ssdm name="bitcast_ln37_26"/></StgValue>
</operation>

<operation id="1437" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:550 %tmp_41 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_26, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="1438" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="52" op_0_bw="64">
<![CDATA[
.preheader:551 %trunc_ln37_26 = trunc i64 %bitcast_ln37_26

]]></Node>
<StgValue><ssdm name="trunc_ln37_26"/></StgValue>
</operation>

<operation id="1439" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="64">
<![CDATA[
.preheader:552 %bitcast_ln37_27 = bitcast i64 %select_ln37_12

]]></Node>
<StgValue><ssdm name="bitcast_ln37_27"/></StgValue>
</operation>

<operation id="1440" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:553 %tmp_42 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_27, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="1441" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="52" op_0_bw="64">
<![CDATA[
.preheader:554 %trunc_ln37_27 = trunc i64 %bitcast_ln37_27

]]></Node>
<StgValue><ssdm name="trunc_ln37_27"/></StgValue>
</operation>

<operation id="1442" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:555 %icmp_ln37_52 = icmp_ne  i11 %tmp_41, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_52"/></StgValue>
</operation>

<operation id="1443" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:556 %icmp_ln37_53 = icmp_eq  i52 %trunc_ln37_26, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_53"/></StgValue>
</operation>

<operation id="1444" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:557 %or_ln37_26 = or i1 %icmp_ln37_53, i1 %icmp_ln37_52

]]></Node>
<StgValue><ssdm name="or_ln37_26"/></StgValue>
</operation>

<operation id="1445" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:558 %icmp_ln37_54 = icmp_ne  i11 %tmp_42, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_54"/></StgValue>
</operation>

<operation id="1446" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:559 %icmp_ln37_55 = icmp_eq  i52 %trunc_ln37_27, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_55"/></StgValue>
</operation>

<operation id="1447" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:560 %or_ln37_27 = or i1 %icmp_ln37_55, i1 %icmp_ln37_54

]]></Node>
<StgValue><ssdm name="or_ln37_27"/></StgValue>
</operation>

<operation id="1448" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:561 %and_ln37_26 = and i1 %or_ln37_26, i1 %or_ln37_27

]]></Node>
<StgValue><ssdm name="and_ln37_26"/></StgValue>
</operation>

<operation id="1449" st_id="52" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:562 %tmp_43 = fcmp_olt  i64 %p_12, i64 %select_ln37_12

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="1450" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:563 %and_ln37_27 = and i1 %and_ln37_26, i1 %tmp_43

]]></Node>
<StgValue><ssdm name="and_ln37_27"/></StgValue>
</operation>

<operation id="1451" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:564 %select_ln37_13 = select i1 %and_ln37_27, i64 %p_12, i64 %select_ln37_12

]]></Node>
<StgValue><ssdm name="select_ln37_13"/></StgValue>
</operation>

<operation id="1452" st_id="52" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:884 %p_26 = dadd i64 %add3_26, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_26"/></StgValue>
</operation>

<operation id="1453" st_id="52" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:908 %p_27 = dadd i64 %add3_27, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_27"/></StgValue>
</operation>

<operation id="1454" st_id="52" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:932 %p_28 = dadd i64 %add3_28, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_28"/></StgValue>
</operation>

<operation id="1455" st_id="52" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:956 %p_29 = dadd i64 %add3_29, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_29"/></StgValue>
</operation>

<operation id="1456" st_id="52" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:980 %p_30 = dadd i64 %add3_30, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_30"/></StgValue>
</operation>

<operation id="1457" st_id="52" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1004 %p_31 = dadd i64 %add3_31, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_31"/></StgValue>
</operation>

<operation id="1458" st_id="52" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1027 %add3_32 = dadd i64 %llike_load_36, i64 %bitcast_ln35_33

]]></Node>
<StgValue><ssdm name="add3_32"/></StgValue>
</operation>

<operation id="1459" st_id="52" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1051 %add3_33 = dadd i64 %llike_load_37, i64 %bitcast_ln35_34

]]></Node>
<StgValue><ssdm name="add3_33"/></StgValue>
</operation>

<operation id="1460" st_id="52" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1075 %add3_34 = dadd i64 %llike_load_38, i64 %bitcast_ln35_35

]]></Node>
<StgValue><ssdm name="add3_34"/></StgValue>
</operation>

<operation id="1461" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1098 %bitcast_ln35_36 = bitcast i64 %transition_load_38

]]></Node>
<StgValue><ssdm name="bitcast_ln35_36"/></StgValue>
</operation>

<operation id="1462" st_id="52" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1099 %add3_35 = dadd i64 %llike_load_39, i64 %bitcast_ln35_36

]]></Node>
<StgValue><ssdm name="add3_35"/></StgValue>
</operation>

<operation id="1463" st_id="52" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1141 %llike_load_41 = load i14 %llike_addr_44

]]></Node>
<StgValue><ssdm name="llike_load_41"/></StgValue>
</operation>

<operation id="1464" st_id="52" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1145 %transition_load_40 = load i12 %transition_addr_40

]]></Node>
<StgValue><ssdm name="transition_load_40"/></StgValue>
</operation>

<operation id="1465" st_id="52" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1165 %llike_load_42 = load i14 %llike_addr_45

]]></Node>
<StgValue><ssdm name="llike_load_42"/></StgValue>
</operation>

<operation id="1466" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:1166 %or_ln35_23 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 40, i6 %trunc_ln31

]]></Node>
<StgValue><ssdm name="or_ln35_23"/></StgValue>
</operation>

<operation id="1467" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1167 %zext_ln35_39 = zext i12 %or_ln35_23

]]></Node>
<StgValue><ssdm name="zext_ln35_39"/></StgValue>
</operation>

<operation id="1468" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1168 %transition_addr_41 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_39

]]></Node>
<StgValue><ssdm name="transition_addr_41"/></StgValue>
</operation>

<operation id="1469" st_id="52" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1169 %transition_load_41 = load i12 %transition_addr_41

]]></Node>
<StgValue><ssdm name="transition_load_41"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1470" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:132 %or_ln34_40 = or i14 %tmp_380, i14 41

]]></Node>
<StgValue><ssdm name="or_ln34_40"/></StgValue>
</operation>

<operation id="1471" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="14">
<![CDATA[
.preheader:133 %zext_ln34_40 = zext i14 %or_ln34_40

]]></Node>
<StgValue><ssdm name="zext_ln34_40"/></StgValue>
</operation>

<operation id="1472" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:134 %llike_addr_46 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_40

]]></Node>
<StgValue><ssdm name="llike_addr_46"/></StgValue>
</operation>

<operation id="1473" st_id="53" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:586 %tmp_46 = fcmp_olt  i64 %p_13, i64 %select_ln37_13

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1474" st_id="53" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:908 %p_27 = dadd i64 %add3_27, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_27"/></StgValue>
</operation>

<operation id="1475" st_id="53" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:932 %p_28 = dadd i64 %add3_28, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_28"/></StgValue>
</operation>

<operation id="1476" st_id="53" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:956 %p_29 = dadd i64 %add3_29, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_29"/></StgValue>
</operation>

<operation id="1477" st_id="53" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:980 %p_30 = dadd i64 %add3_30, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_30"/></StgValue>
</operation>

<operation id="1478" st_id="53" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1004 %p_31 = dadd i64 %add3_31, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_31"/></StgValue>
</operation>

<operation id="1479" st_id="53" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1028 %p_32 = dadd i64 %add3_32, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_32"/></StgValue>
</operation>

<operation id="1480" st_id="53" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1051 %add3_33 = dadd i64 %llike_load_37, i64 %bitcast_ln35_34

]]></Node>
<StgValue><ssdm name="add3_33"/></StgValue>
</operation>

<operation id="1481" st_id="53" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1075 %add3_34 = dadd i64 %llike_load_38, i64 %bitcast_ln35_35

]]></Node>
<StgValue><ssdm name="add3_34"/></StgValue>
</operation>

<operation id="1482" st_id="53" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1099 %add3_35 = dadd i64 %llike_load_39, i64 %bitcast_ln35_36

]]></Node>
<StgValue><ssdm name="add3_35"/></StgValue>
</operation>

<operation id="1483" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1122 %bitcast_ln35_37 = bitcast i64 %transition_load_39

]]></Node>
<StgValue><ssdm name="bitcast_ln35_37"/></StgValue>
</operation>

<operation id="1484" st_id="53" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1123 %add3_36 = dadd i64 %llike_load_40, i64 %bitcast_ln35_37

]]></Node>
<StgValue><ssdm name="add3_36"/></StgValue>
</operation>

<operation id="1485" st_id="53" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1165 %llike_load_42 = load i14 %llike_addr_45

]]></Node>
<StgValue><ssdm name="llike_load_42"/></StgValue>
</operation>

<operation id="1486" st_id="53" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1169 %transition_load_41 = load i12 %transition_addr_41

]]></Node>
<StgValue><ssdm name="transition_load_41"/></StgValue>
</operation>

<operation id="1487" st_id="53" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1189 %llike_load_43 = load i14 %llike_addr_46

]]></Node>
<StgValue><ssdm name="llike_load_43"/></StgValue>
</operation>

<operation id="1488" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:1190 %or_ln35_24 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 41, i6 %trunc_ln31

]]></Node>
<StgValue><ssdm name="or_ln35_24"/></StgValue>
</operation>

<operation id="1489" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1191 %zext_ln35_40 = zext i12 %or_ln35_24

]]></Node>
<StgValue><ssdm name="zext_ln35_40"/></StgValue>
</operation>

<operation id="1490" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1192 %transition_addr_42 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_40

]]></Node>
<StgValue><ssdm name="transition_addr_42"/></StgValue>
</operation>

<operation id="1491" st_id="53" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1193 %transition_load_42 = load i12 %transition_addr_42

]]></Node>
<StgValue><ssdm name="transition_load_42"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1492" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:135 %or_ln34_41 = or i14 %tmp_380, i14 42

]]></Node>
<StgValue><ssdm name="or_ln34_41"/></StgValue>
</operation>

<operation id="1493" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="14">
<![CDATA[
.preheader:136 %zext_ln34_41 = zext i14 %or_ln34_41

]]></Node>
<StgValue><ssdm name="zext_ln34_41"/></StgValue>
</operation>

<operation id="1494" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:137 %llike_addr_47 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_41

]]></Node>
<StgValue><ssdm name="llike_addr_47"/></StgValue>
</operation>

<operation id="1495" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="64" op_0_bw="64">
<![CDATA[
.preheader:573 %bitcast_ln37_28 = bitcast i64 %p_13

]]></Node>
<StgValue><ssdm name="bitcast_ln37_28"/></StgValue>
</operation>

<operation id="1496" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:574 %tmp_44 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_28, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1497" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="52" op_0_bw="64">
<![CDATA[
.preheader:575 %trunc_ln37_28 = trunc i64 %bitcast_ln37_28

]]></Node>
<StgValue><ssdm name="trunc_ln37_28"/></StgValue>
</operation>

<operation id="1498" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="64" op_0_bw="64">
<![CDATA[
.preheader:576 %bitcast_ln37_29 = bitcast i64 %select_ln37_13

]]></Node>
<StgValue><ssdm name="bitcast_ln37_29"/></StgValue>
</operation>

<operation id="1499" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:577 %tmp_45 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_29, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="1500" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="52" op_0_bw="64">
<![CDATA[
.preheader:578 %trunc_ln37_29 = trunc i64 %bitcast_ln37_29

]]></Node>
<StgValue><ssdm name="trunc_ln37_29"/></StgValue>
</operation>

<operation id="1501" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:579 %icmp_ln37_56 = icmp_ne  i11 %tmp_44, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_56"/></StgValue>
</operation>

<operation id="1502" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:580 %icmp_ln37_57 = icmp_eq  i52 %trunc_ln37_28, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_57"/></StgValue>
</operation>

<operation id="1503" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:581 %or_ln37_28 = or i1 %icmp_ln37_57, i1 %icmp_ln37_56

]]></Node>
<StgValue><ssdm name="or_ln37_28"/></StgValue>
</operation>

<operation id="1504" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:582 %icmp_ln37_58 = icmp_ne  i11 %tmp_45, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_58"/></StgValue>
</operation>

<operation id="1505" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:583 %icmp_ln37_59 = icmp_eq  i52 %trunc_ln37_29, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_59"/></StgValue>
</operation>

<operation id="1506" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:584 %or_ln37_29 = or i1 %icmp_ln37_59, i1 %icmp_ln37_58

]]></Node>
<StgValue><ssdm name="or_ln37_29"/></StgValue>
</operation>

<operation id="1507" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:585 %and_ln37_28 = and i1 %or_ln37_28, i1 %or_ln37_29

]]></Node>
<StgValue><ssdm name="and_ln37_28"/></StgValue>
</operation>

<operation id="1508" st_id="54" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:586 %tmp_46 = fcmp_olt  i64 %p_13, i64 %select_ln37_13

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1509" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:587 %and_ln37_29 = and i1 %and_ln37_28, i1 %tmp_46

]]></Node>
<StgValue><ssdm name="and_ln37_29"/></StgValue>
</operation>

<operation id="1510" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:588 %select_ln37_14 = select i1 %and_ln37_29, i64 %p_13, i64 %select_ln37_13

]]></Node>
<StgValue><ssdm name="select_ln37_14"/></StgValue>
</operation>

<operation id="1511" st_id="54" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:932 %p_28 = dadd i64 %add3_28, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_28"/></StgValue>
</operation>

<operation id="1512" st_id="54" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:956 %p_29 = dadd i64 %add3_29, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_29"/></StgValue>
</operation>

<operation id="1513" st_id="54" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:980 %p_30 = dadd i64 %add3_30, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_30"/></StgValue>
</operation>

<operation id="1514" st_id="54" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1004 %p_31 = dadd i64 %add3_31, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_31"/></StgValue>
</operation>

<operation id="1515" st_id="54" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1028 %p_32 = dadd i64 %add3_32, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_32"/></StgValue>
</operation>

<operation id="1516" st_id="54" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1052 %p_33 = dadd i64 %add3_33, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_33"/></StgValue>
</operation>

<operation id="1517" st_id="54" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1075 %add3_34 = dadd i64 %llike_load_38, i64 %bitcast_ln35_35

]]></Node>
<StgValue><ssdm name="add3_34"/></StgValue>
</operation>

<operation id="1518" st_id="54" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1099 %add3_35 = dadd i64 %llike_load_39, i64 %bitcast_ln35_36

]]></Node>
<StgValue><ssdm name="add3_35"/></StgValue>
</operation>

<operation id="1519" st_id="54" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1123 %add3_36 = dadd i64 %llike_load_40, i64 %bitcast_ln35_37

]]></Node>
<StgValue><ssdm name="add3_36"/></StgValue>
</operation>

<operation id="1520" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1146 %bitcast_ln35_38 = bitcast i64 %transition_load_40

]]></Node>
<StgValue><ssdm name="bitcast_ln35_38"/></StgValue>
</operation>

<operation id="1521" st_id="54" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1147 %add3_37 = dadd i64 %llike_load_41, i64 %bitcast_ln35_38

]]></Node>
<StgValue><ssdm name="add3_37"/></StgValue>
</operation>

<operation id="1522" st_id="54" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1189 %llike_load_43 = load i14 %llike_addr_46

]]></Node>
<StgValue><ssdm name="llike_load_43"/></StgValue>
</operation>

<operation id="1523" st_id="54" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1193 %transition_load_42 = load i12 %transition_addr_42

]]></Node>
<StgValue><ssdm name="transition_load_42"/></StgValue>
</operation>

<operation id="1524" st_id="54" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1213 %llike_load_44 = load i14 %llike_addr_47

]]></Node>
<StgValue><ssdm name="llike_load_44"/></StgValue>
</operation>

<operation id="1525" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:1214 %or_ln35_25 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 42, i6 %trunc_ln31

]]></Node>
<StgValue><ssdm name="or_ln35_25"/></StgValue>
</operation>

<operation id="1526" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1215 %zext_ln35_41 = zext i12 %or_ln35_25

]]></Node>
<StgValue><ssdm name="zext_ln35_41"/></StgValue>
</operation>

<operation id="1527" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1216 %transition_addr_43 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_41

]]></Node>
<StgValue><ssdm name="transition_addr_43"/></StgValue>
</operation>

<operation id="1528" st_id="54" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1217 %transition_load_43 = load i12 %transition_addr_43

]]></Node>
<StgValue><ssdm name="transition_load_43"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1529" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:138 %or_ln34_42 = or i14 %tmp_380, i14 43

]]></Node>
<StgValue><ssdm name="or_ln34_42"/></StgValue>
</operation>

<operation id="1530" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="14">
<![CDATA[
.preheader:139 %zext_ln34_42 = zext i14 %or_ln34_42

]]></Node>
<StgValue><ssdm name="zext_ln34_42"/></StgValue>
</operation>

<operation id="1531" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:140 %llike_addr_48 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_42

]]></Node>
<StgValue><ssdm name="llike_addr_48"/></StgValue>
</operation>

<operation id="1532" st_id="55" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:610 %tmp_49 = fcmp_olt  i64 %p_14, i64 %select_ln37_14

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="1533" st_id="55" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:980 %p_30 = dadd i64 %add3_30, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_30"/></StgValue>
</operation>

<operation id="1534" st_id="55" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1004 %p_31 = dadd i64 %add3_31, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_31"/></StgValue>
</operation>

<operation id="1535" st_id="55" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1028 %p_32 = dadd i64 %add3_32, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_32"/></StgValue>
</operation>

<operation id="1536" st_id="55" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1052 %p_33 = dadd i64 %add3_33, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_33"/></StgValue>
</operation>

<operation id="1537" st_id="55" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1075 %add3_34 = dadd i64 %llike_load_38, i64 %bitcast_ln35_35

]]></Node>
<StgValue><ssdm name="add3_34"/></StgValue>
</operation>

<operation id="1538" st_id="55" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1099 %add3_35 = dadd i64 %llike_load_39, i64 %bitcast_ln35_36

]]></Node>
<StgValue><ssdm name="add3_35"/></StgValue>
</operation>

<operation id="1539" st_id="55" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1123 %add3_36 = dadd i64 %llike_load_40, i64 %bitcast_ln35_37

]]></Node>
<StgValue><ssdm name="add3_36"/></StgValue>
</operation>

<operation id="1540" st_id="55" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1147 %add3_37 = dadd i64 %llike_load_41, i64 %bitcast_ln35_38

]]></Node>
<StgValue><ssdm name="add3_37"/></StgValue>
</operation>

<operation id="1541" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1170 %bitcast_ln35_39 = bitcast i64 %transition_load_41

]]></Node>
<StgValue><ssdm name="bitcast_ln35_39"/></StgValue>
</operation>

<operation id="1542" st_id="55" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1171 %add3_38 = dadd i64 %llike_load_42, i64 %bitcast_ln35_39

]]></Node>
<StgValue><ssdm name="add3_38"/></StgValue>
</operation>

<operation id="1543" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1194 %bitcast_ln35_40 = bitcast i64 %transition_load_42

]]></Node>
<StgValue><ssdm name="bitcast_ln35_40"/></StgValue>
</operation>

<operation id="1544" st_id="55" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1195 %add3_39 = dadd i64 %llike_load_43, i64 %bitcast_ln35_40

]]></Node>
<StgValue><ssdm name="add3_39"/></StgValue>
</operation>

<operation id="1545" st_id="55" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1213 %llike_load_44 = load i14 %llike_addr_47

]]></Node>
<StgValue><ssdm name="llike_load_44"/></StgValue>
</operation>

<operation id="1546" st_id="55" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1217 %transition_load_43 = load i12 %transition_addr_43

]]></Node>
<StgValue><ssdm name="transition_load_43"/></StgValue>
</operation>

<operation id="1547" st_id="55" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1237 %llike_load_45 = load i14 %llike_addr_48

]]></Node>
<StgValue><ssdm name="llike_load_45"/></StgValue>
</operation>

<operation id="1548" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:1238 %or_ln35_26 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 43, i6 %trunc_ln31

]]></Node>
<StgValue><ssdm name="or_ln35_26"/></StgValue>
</operation>

<operation id="1549" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1239 %zext_ln35_42 = zext i12 %or_ln35_26

]]></Node>
<StgValue><ssdm name="zext_ln35_42"/></StgValue>
</operation>

<operation id="1550" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1240 %transition_addr_44 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_42

]]></Node>
<StgValue><ssdm name="transition_addr_44"/></StgValue>
</operation>

<operation id="1551" st_id="55" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1241 %transition_load_44 = load i12 %transition_addr_44

]]></Node>
<StgValue><ssdm name="transition_load_44"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1552" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:141 %or_ln34_43 = or i14 %tmp_380, i14 44

]]></Node>
<StgValue><ssdm name="or_ln34_43"/></StgValue>
</operation>

<operation id="1553" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="14">
<![CDATA[
.preheader:142 %zext_ln34_43 = zext i14 %or_ln34_43

]]></Node>
<StgValue><ssdm name="zext_ln34_43"/></StgValue>
</operation>

<operation id="1554" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:143 %llike_addr_49 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_43

]]></Node>
<StgValue><ssdm name="llike_addr_49"/></StgValue>
</operation>

<operation id="1555" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="64" op_0_bw="64">
<![CDATA[
.preheader:597 %bitcast_ln37_30 = bitcast i64 %p_14

]]></Node>
<StgValue><ssdm name="bitcast_ln37_30"/></StgValue>
</operation>

<operation id="1556" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:598 %tmp_47 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_30, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="1557" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="52" op_0_bw="64">
<![CDATA[
.preheader:599 %trunc_ln37_30 = trunc i64 %bitcast_ln37_30

]]></Node>
<StgValue><ssdm name="trunc_ln37_30"/></StgValue>
</operation>

<operation id="1558" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="64" op_0_bw="64">
<![CDATA[
.preheader:600 %bitcast_ln37_31 = bitcast i64 %select_ln37_14

]]></Node>
<StgValue><ssdm name="bitcast_ln37_31"/></StgValue>
</operation>

<operation id="1559" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:601 %tmp_48 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_31, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1560" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="52" op_0_bw="64">
<![CDATA[
.preheader:602 %trunc_ln37_31 = trunc i64 %bitcast_ln37_31

]]></Node>
<StgValue><ssdm name="trunc_ln37_31"/></StgValue>
</operation>

<operation id="1561" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:603 %icmp_ln37_60 = icmp_ne  i11 %tmp_47, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_60"/></StgValue>
</operation>

<operation id="1562" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:604 %icmp_ln37_61 = icmp_eq  i52 %trunc_ln37_30, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_61"/></StgValue>
</operation>

<operation id="1563" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:605 %or_ln37_30 = or i1 %icmp_ln37_61, i1 %icmp_ln37_60

]]></Node>
<StgValue><ssdm name="or_ln37_30"/></StgValue>
</operation>

<operation id="1564" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:606 %icmp_ln37_62 = icmp_ne  i11 %tmp_48, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_62"/></StgValue>
</operation>

<operation id="1565" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:607 %icmp_ln37_63 = icmp_eq  i52 %trunc_ln37_31, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_63"/></StgValue>
</operation>

<operation id="1566" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:608 %or_ln37_31 = or i1 %icmp_ln37_63, i1 %icmp_ln37_62

]]></Node>
<StgValue><ssdm name="or_ln37_31"/></StgValue>
</operation>

<operation id="1567" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:609 %and_ln37_30 = and i1 %or_ln37_30, i1 %or_ln37_31

]]></Node>
<StgValue><ssdm name="and_ln37_30"/></StgValue>
</operation>

<operation id="1568" st_id="56" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:610 %tmp_49 = fcmp_olt  i64 %p_14, i64 %select_ln37_14

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="1569" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:611 %and_ln37_31 = and i1 %and_ln37_30, i1 %tmp_49

]]></Node>
<StgValue><ssdm name="and_ln37_31"/></StgValue>
</operation>

<operation id="1570" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:612 %select_ln37_15 = select i1 %and_ln37_31, i64 %p_14, i64 %select_ln37_14

]]></Node>
<StgValue><ssdm name="select_ln37_15"/></StgValue>
</operation>

<operation id="1571" st_id="56" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1004 %p_31 = dadd i64 %add3_31, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_31"/></StgValue>
</operation>

<operation id="1572" st_id="56" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1028 %p_32 = dadd i64 %add3_32, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_32"/></StgValue>
</operation>

<operation id="1573" st_id="56" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1052 %p_33 = dadd i64 %add3_33, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_33"/></StgValue>
</operation>

<operation id="1574" st_id="56" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1076 %p_34 = dadd i64 %add3_34, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_34"/></StgValue>
</operation>

<operation id="1575" st_id="56" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1099 %add3_35 = dadd i64 %llike_load_39, i64 %bitcast_ln35_36

]]></Node>
<StgValue><ssdm name="add3_35"/></StgValue>
</operation>

<operation id="1576" st_id="56" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1123 %add3_36 = dadd i64 %llike_load_40, i64 %bitcast_ln35_37

]]></Node>
<StgValue><ssdm name="add3_36"/></StgValue>
</operation>

<operation id="1577" st_id="56" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1147 %add3_37 = dadd i64 %llike_load_41, i64 %bitcast_ln35_38

]]></Node>
<StgValue><ssdm name="add3_37"/></StgValue>
</operation>

<operation id="1578" st_id="56" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1171 %add3_38 = dadd i64 %llike_load_42, i64 %bitcast_ln35_39

]]></Node>
<StgValue><ssdm name="add3_38"/></StgValue>
</operation>

<operation id="1579" st_id="56" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1195 %add3_39 = dadd i64 %llike_load_43, i64 %bitcast_ln35_40

]]></Node>
<StgValue><ssdm name="add3_39"/></StgValue>
</operation>

<operation id="1580" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1218 %bitcast_ln35_41 = bitcast i64 %transition_load_43

]]></Node>
<StgValue><ssdm name="bitcast_ln35_41"/></StgValue>
</operation>

<operation id="1581" st_id="56" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1219 %add3_40 = dadd i64 %llike_load_44, i64 %bitcast_ln35_41

]]></Node>
<StgValue><ssdm name="add3_40"/></StgValue>
</operation>

<operation id="1582" st_id="56" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1237 %llike_load_45 = load i14 %llike_addr_48

]]></Node>
<StgValue><ssdm name="llike_load_45"/></StgValue>
</operation>

<operation id="1583" st_id="56" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1241 %transition_load_44 = load i12 %transition_addr_44

]]></Node>
<StgValue><ssdm name="transition_load_44"/></StgValue>
</operation>

<operation id="1584" st_id="56" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1261 %llike_load_46 = load i14 %llike_addr_49

]]></Node>
<StgValue><ssdm name="llike_load_46"/></StgValue>
</operation>

<operation id="1585" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:1262 %or_ln35_27 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 44, i6 %trunc_ln31

]]></Node>
<StgValue><ssdm name="or_ln35_27"/></StgValue>
</operation>

<operation id="1586" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1263 %zext_ln35_43 = zext i12 %or_ln35_27

]]></Node>
<StgValue><ssdm name="zext_ln35_43"/></StgValue>
</operation>

<operation id="1587" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1264 %transition_addr_45 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_43

]]></Node>
<StgValue><ssdm name="transition_addr_45"/></StgValue>
</operation>

<operation id="1588" st_id="56" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1265 %transition_load_45 = load i12 %transition_addr_45

]]></Node>
<StgValue><ssdm name="transition_load_45"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1589" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:144 %or_ln34_44 = or i14 %tmp_380, i14 45

]]></Node>
<StgValue><ssdm name="or_ln34_44"/></StgValue>
</operation>

<operation id="1590" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="14">
<![CDATA[
.preheader:145 %zext_ln34_44 = zext i14 %or_ln34_44

]]></Node>
<StgValue><ssdm name="zext_ln34_44"/></StgValue>
</operation>

<operation id="1591" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:146 %llike_addr_50 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_44

]]></Node>
<StgValue><ssdm name="llike_addr_50"/></StgValue>
</operation>

<operation id="1592" st_id="57" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:634 %tmp_52 = fcmp_olt  i64 %p_15, i64 %select_ln37_15

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="1593" st_id="57" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1028 %p_32 = dadd i64 %add3_32, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_32"/></StgValue>
</operation>

<operation id="1594" st_id="57" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1052 %p_33 = dadd i64 %add3_33, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_33"/></StgValue>
</operation>

<operation id="1595" st_id="57" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1076 %p_34 = dadd i64 %add3_34, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_34"/></StgValue>
</operation>

<operation id="1596" st_id="57" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1100 %p_35 = dadd i64 %add3_35, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_35"/></StgValue>
</operation>

<operation id="1597" st_id="57" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1123 %add3_36 = dadd i64 %llike_load_40, i64 %bitcast_ln35_37

]]></Node>
<StgValue><ssdm name="add3_36"/></StgValue>
</operation>

<operation id="1598" st_id="57" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1147 %add3_37 = dadd i64 %llike_load_41, i64 %bitcast_ln35_38

]]></Node>
<StgValue><ssdm name="add3_37"/></StgValue>
</operation>

<operation id="1599" st_id="57" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1171 %add3_38 = dadd i64 %llike_load_42, i64 %bitcast_ln35_39

]]></Node>
<StgValue><ssdm name="add3_38"/></StgValue>
</operation>

<operation id="1600" st_id="57" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1195 %add3_39 = dadd i64 %llike_load_43, i64 %bitcast_ln35_40

]]></Node>
<StgValue><ssdm name="add3_39"/></StgValue>
</operation>

<operation id="1601" st_id="57" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1219 %add3_40 = dadd i64 %llike_load_44, i64 %bitcast_ln35_41

]]></Node>
<StgValue><ssdm name="add3_40"/></StgValue>
</operation>

<operation id="1602" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1242 %bitcast_ln35_42 = bitcast i64 %transition_load_44

]]></Node>
<StgValue><ssdm name="bitcast_ln35_42"/></StgValue>
</operation>

<operation id="1603" st_id="57" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1243 %add3_41 = dadd i64 %llike_load_45, i64 %bitcast_ln35_42

]]></Node>
<StgValue><ssdm name="add3_41"/></StgValue>
</operation>

<operation id="1604" st_id="57" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1261 %llike_load_46 = load i14 %llike_addr_49

]]></Node>
<StgValue><ssdm name="llike_load_46"/></StgValue>
</operation>

<operation id="1605" st_id="57" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1265 %transition_load_45 = load i12 %transition_addr_45

]]></Node>
<StgValue><ssdm name="transition_load_45"/></StgValue>
</operation>

<operation id="1606" st_id="57" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1285 %llike_load_47 = load i14 %llike_addr_50

]]></Node>
<StgValue><ssdm name="llike_load_47"/></StgValue>
</operation>

<operation id="1607" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:1286 %or_ln35_28 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 45, i6 %trunc_ln31

]]></Node>
<StgValue><ssdm name="or_ln35_28"/></StgValue>
</operation>

<operation id="1608" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1287 %zext_ln35_44 = zext i12 %or_ln35_28

]]></Node>
<StgValue><ssdm name="zext_ln35_44"/></StgValue>
</operation>

<operation id="1609" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1288 %transition_addr_46 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_44

]]></Node>
<StgValue><ssdm name="transition_addr_46"/></StgValue>
</operation>

<operation id="1610" st_id="57" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1289 %transition_load_46 = load i12 %transition_addr_46

]]></Node>
<StgValue><ssdm name="transition_load_46"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1611" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:147 %or_ln34_45 = or i14 %tmp_380, i14 46

]]></Node>
<StgValue><ssdm name="or_ln34_45"/></StgValue>
</operation>

<operation id="1612" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="14">
<![CDATA[
.preheader:148 %zext_ln34_45 = zext i14 %or_ln34_45

]]></Node>
<StgValue><ssdm name="zext_ln34_45"/></StgValue>
</operation>

<operation id="1613" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:149 %llike_addr_51 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_45

]]></Node>
<StgValue><ssdm name="llike_addr_51"/></StgValue>
</operation>

<operation id="1614" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="64" op_0_bw="64">
<![CDATA[
.preheader:621 %bitcast_ln37_32 = bitcast i64 %p_15

]]></Node>
<StgValue><ssdm name="bitcast_ln37_32"/></StgValue>
</operation>

<operation id="1615" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:622 %tmp_50 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_32, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1616" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="52" op_0_bw="64">
<![CDATA[
.preheader:623 %trunc_ln37_32 = trunc i64 %bitcast_ln37_32

]]></Node>
<StgValue><ssdm name="trunc_ln37_32"/></StgValue>
</operation>

<operation id="1617" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="64" op_0_bw="64">
<![CDATA[
.preheader:624 %bitcast_ln37_33 = bitcast i64 %select_ln37_15

]]></Node>
<StgValue><ssdm name="bitcast_ln37_33"/></StgValue>
</operation>

<operation id="1618" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:625 %tmp_51 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_33, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="1619" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="52" op_0_bw="64">
<![CDATA[
.preheader:626 %trunc_ln37_33 = trunc i64 %bitcast_ln37_33

]]></Node>
<StgValue><ssdm name="trunc_ln37_33"/></StgValue>
</operation>

<operation id="1620" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:627 %icmp_ln37_64 = icmp_ne  i11 %tmp_50, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_64"/></StgValue>
</operation>

<operation id="1621" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:628 %icmp_ln37_65 = icmp_eq  i52 %trunc_ln37_32, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_65"/></StgValue>
</operation>

<operation id="1622" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:629 %or_ln37_32 = or i1 %icmp_ln37_65, i1 %icmp_ln37_64

]]></Node>
<StgValue><ssdm name="or_ln37_32"/></StgValue>
</operation>

<operation id="1623" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:630 %icmp_ln37_66 = icmp_ne  i11 %tmp_51, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_66"/></StgValue>
</operation>

<operation id="1624" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:631 %icmp_ln37_67 = icmp_eq  i52 %trunc_ln37_33, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_67"/></StgValue>
</operation>

<operation id="1625" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:632 %or_ln37_33 = or i1 %icmp_ln37_67, i1 %icmp_ln37_66

]]></Node>
<StgValue><ssdm name="or_ln37_33"/></StgValue>
</operation>

<operation id="1626" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:633 %and_ln37_32 = and i1 %or_ln37_32, i1 %or_ln37_33

]]></Node>
<StgValue><ssdm name="and_ln37_32"/></StgValue>
</operation>

<operation id="1627" st_id="58" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:634 %tmp_52 = fcmp_olt  i64 %p_15, i64 %select_ln37_15

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="1628" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:635 %and_ln37_33 = and i1 %and_ln37_32, i1 %tmp_52

]]></Node>
<StgValue><ssdm name="and_ln37_33"/></StgValue>
</operation>

<operation id="1629" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:636 %select_ln37_16 = select i1 %and_ln37_33, i64 %p_15, i64 %select_ln37_15

]]></Node>
<StgValue><ssdm name="select_ln37_16"/></StgValue>
</operation>

<operation id="1630" st_id="58" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1052 %p_33 = dadd i64 %add3_33, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_33"/></StgValue>
</operation>

<operation id="1631" st_id="58" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1076 %p_34 = dadd i64 %add3_34, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_34"/></StgValue>
</operation>

<operation id="1632" st_id="58" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1100 %p_35 = dadd i64 %add3_35, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_35"/></StgValue>
</operation>

<operation id="1633" st_id="58" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1124 %p_36 = dadd i64 %add3_36, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_36"/></StgValue>
</operation>

<operation id="1634" st_id="58" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1147 %add3_37 = dadd i64 %llike_load_41, i64 %bitcast_ln35_38

]]></Node>
<StgValue><ssdm name="add3_37"/></StgValue>
</operation>

<operation id="1635" st_id="58" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1171 %add3_38 = dadd i64 %llike_load_42, i64 %bitcast_ln35_39

]]></Node>
<StgValue><ssdm name="add3_38"/></StgValue>
</operation>

<operation id="1636" st_id="58" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1195 %add3_39 = dadd i64 %llike_load_43, i64 %bitcast_ln35_40

]]></Node>
<StgValue><ssdm name="add3_39"/></StgValue>
</operation>

<operation id="1637" st_id="58" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1219 %add3_40 = dadd i64 %llike_load_44, i64 %bitcast_ln35_41

]]></Node>
<StgValue><ssdm name="add3_40"/></StgValue>
</operation>

<operation id="1638" st_id="58" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1243 %add3_41 = dadd i64 %llike_load_45, i64 %bitcast_ln35_42

]]></Node>
<StgValue><ssdm name="add3_41"/></StgValue>
</operation>

<operation id="1639" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1266 %bitcast_ln35_43 = bitcast i64 %transition_load_45

]]></Node>
<StgValue><ssdm name="bitcast_ln35_43"/></StgValue>
</operation>

<operation id="1640" st_id="58" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1267 %add3_42 = dadd i64 %llike_load_46, i64 %bitcast_ln35_43

]]></Node>
<StgValue><ssdm name="add3_42"/></StgValue>
</operation>

<operation id="1641" st_id="58" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1285 %llike_load_47 = load i14 %llike_addr_50

]]></Node>
<StgValue><ssdm name="llike_load_47"/></StgValue>
</operation>

<operation id="1642" st_id="58" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1289 %transition_load_46 = load i12 %transition_addr_46

]]></Node>
<StgValue><ssdm name="transition_load_46"/></StgValue>
</operation>

<operation id="1643" st_id="58" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1309 %llike_load_48 = load i14 %llike_addr_51

]]></Node>
<StgValue><ssdm name="llike_load_48"/></StgValue>
</operation>

<operation id="1644" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:1310 %or_ln35_29 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 46, i6 %trunc_ln31

]]></Node>
<StgValue><ssdm name="or_ln35_29"/></StgValue>
</operation>

<operation id="1645" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1311 %zext_ln35_45 = zext i12 %or_ln35_29

]]></Node>
<StgValue><ssdm name="zext_ln35_45"/></StgValue>
</operation>

<operation id="1646" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1312 %transition_addr_47 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_45

]]></Node>
<StgValue><ssdm name="transition_addr_47"/></StgValue>
</operation>

<operation id="1647" st_id="58" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1313 %transition_load_47 = load i12 %transition_addr_47

]]></Node>
<StgValue><ssdm name="transition_load_47"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1648" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:150 %or_ln34_46 = or i14 %tmp_380, i14 47

]]></Node>
<StgValue><ssdm name="or_ln34_46"/></StgValue>
</operation>

<operation id="1649" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="14">
<![CDATA[
.preheader:151 %zext_ln34_46 = zext i14 %or_ln34_46

]]></Node>
<StgValue><ssdm name="zext_ln34_46"/></StgValue>
</operation>

<operation id="1650" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:152 %llike_addr_52 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_46

]]></Node>
<StgValue><ssdm name="llike_addr_52"/></StgValue>
</operation>

<operation id="1651" st_id="59" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:658 %tmp_55 = fcmp_olt  i64 %p_16, i64 %select_ln37_16

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1652" st_id="59" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1076 %p_34 = dadd i64 %add3_34, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_34"/></StgValue>
</operation>

<operation id="1653" st_id="59" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1100 %p_35 = dadd i64 %add3_35, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_35"/></StgValue>
</operation>

<operation id="1654" st_id="59" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1124 %p_36 = dadd i64 %add3_36, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_36"/></StgValue>
</operation>

<operation id="1655" st_id="59" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1148 %p_37 = dadd i64 %add3_37, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_37"/></StgValue>
</operation>

<operation id="1656" st_id="59" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1171 %add3_38 = dadd i64 %llike_load_42, i64 %bitcast_ln35_39

]]></Node>
<StgValue><ssdm name="add3_38"/></StgValue>
</operation>

<operation id="1657" st_id="59" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1195 %add3_39 = dadd i64 %llike_load_43, i64 %bitcast_ln35_40

]]></Node>
<StgValue><ssdm name="add3_39"/></StgValue>
</operation>

<operation id="1658" st_id="59" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1219 %add3_40 = dadd i64 %llike_load_44, i64 %bitcast_ln35_41

]]></Node>
<StgValue><ssdm name="add3_40"/></StgValue>
</operation>

<operation id="1659" st_id="59" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1243 %add3_41 = dadd i64 %llike_load_45, i64 %bitcast_ln35_42

]]></Node>
<StgValue><ssdm name="add3_41"/></StgValue>
</operation>

<operation id="1660" st_id="59" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1267 %add3_42 = dadd i64 %llike_load_46, i64 %bitcast_ln35_43

]]></Node>
<StgValue><ssdm name="add3_42"/></StgValue>
</operation>

<operation id="1661" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1290 %bitcast_ln35_44 = bitcast i64 %transition_load_46

]]></Node>
<StgValue><ssdm name="bitcast_ln35_44"/></StgValue>
</operation>

<operation id="1662" st_id="59" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1291 %add3_43 = dadd i64 %llike_load_47, i64 %bitcast_ln35_44

]]></Node>
<StgValue><ssdm name="add3_43"/></StgValue>
</operation>

<operation id="1663" st_id="59" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1309 %llike_load_48 = load i14 %llike_addr_51

]]></Node>
<StgValue><ssdm name="llike_load_48"/></StgValue>
</operation>

<operation id="1664" st_id="59" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1313 %transition_load_47 = load i12 %transition_addr_47

]]></Node>
<StgValue><ssdm name="transition_load_47"/></StgValue>
</operation>

<operation id="1665" st_id="59" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1333 %llike_load_49 = load i14 %llike_addr_52

]]></Node>
<StgValue><ssdm name="llike_load_49"/></StgValue>
</operation>

<operation id="1666" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:1334 %or_ln35_30 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 47, i6 %trunc_ln31

]]></Node>
<StgValue><ssdm name="or_ln35_30"/></StgValue>
</operation>

<operation id="1667" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1335 %zext_ln35_46 = zext i12 %or_ln35_30

]]></Node>
<StgValue><ssdm name="zext_ln35_46"/></StgValue>
</operation>

<operation id="1668" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1336 %transition_addr_48 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_46

]]></Node>
<StgValue><ssdm name="transition_addr_48"/></StgValue>
</operation>

<operation id="1669" st_id="59" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1337 %transition_load_48 = load i12 %transition_addr_48

]]></Node>
<StgValue><ssdm name="transition_load_48"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1670" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:153 %or_ln34_47 = or i14 %tmp_380, i14 48

]]></Node>
<StgValue><ssdm name="or_ln34_47"/></StgValue>
</operation>

<operation id="1671" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="14">
<![CDATA[
.preheader:154 %zext_ln34_47 = zext i14 %or_ln34_47

]]></Node>
<StgValue><ssdm name="zext_ln34_47"/></StgValue>
</operation>

<operation id="1672" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:155 %llike_addr_53 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_47

]]></Node>
<StgValue><ssdm name="llike_addr_53"/></StgValue>
</operation>

<operation id="1673" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="64" op_0_bw="64">
<![CDATA[
.preheader:645 %bitcast_ln37_34 = bitcast i64 %p_16

]]></Node>
<StgValue><ssdm name="bitcast_ln37_34"/></StgValue>
</operation>

<operation id="1674" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:646 %tmp_53 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_34, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="1675" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="52" op_0_bw="64">
<![CDATA[
.preheader:647 %trunc_ln37_34 = trunc i64 %bitcast_ln37_34

]]></Node>
<StgValue><ssdm name="trunc_ln37_34"/></StgValue>
</operation>

<operation id="1676" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="64" op_0_bw="64">
<![CDATA[
.preheader:648 %bitcast_ln37_35 = bitcast i64 %select_ln37_16

]]></Node>
<StgValue><ssdm name="bitcast_ln37_35"/></StgValue>
</operation>

<operation id="1677" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:649 %tmp_54 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_35, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1678" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="52" op_0_bw="64">
<![CDATA[
.preheader:650 %trunc_ln37_35 = trunc i64 %bitcast_ln37_35

]]></Node>
<StgValue><ssdm name="trunc_ln37_35"/></StgValue>
</operation>

<operation id="1679" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:651 %icmp_ln37_68 = icmp_ne  i11 %tmp_53, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_68"/></StgValue>
</operation>

<operation id="1680" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:652 %icmp_ln37_69 = icmp_eq  i52 %trunc_ln37_34, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_69"/></StgValue>
</operation>

<operation id="1681" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:653 %or_ln37_34 = or i1 %icmp_ln37_69, i1 %icmp_ln37_68

]]></Node>
<StgValue><ssdm name="or_ln37_34"/></StgValue>
</operation>

<operation id="1682" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:654 %icmp_ln37_70 = icmp_ne  i11 %tmp_54, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_70"/></StgValue>
</operation>

<operation id="1683" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:655 %icmp_ln37_71 = icmp_eq  i52 %trunc_ln37_35, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_71"/></StgValue>
</operation>

<operation id="1684" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:656 %or_ln37_35 = or i1 %icmp_ln37_71, i1 %icmp_ln37_70

]]></Node>
<StgValue><ssdm name="or_ln37_35"/></StgValue>
</operation>

<operation id="1685" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:657 %and_ln37_34 = and i1 %or_ln37_34, i1 %or_ln37_35

]]></Node>
<StgValue><ssdm name="and_ln37_34"/></StgValue>
</operation>

<operation id="1686" st_id="60" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:658 %tmp_55 = fcmp_olt  i64 %p_16, i64 %select_ln37_16

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1687" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:659 %and_ln37_35 = and i1 %and_ln37_34, i1 %tmp_55

]]></Node>
<StgValue><ssdm name="and_ln37_35"/></StgValue>
</operation>

<operation id="1688" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:660 %select_ln37_17 = select i1 %and_ln37_35, i64 %p_16, i64 %select_ln37_16

]]></Node>
<StgValue><ssdm name="select_ln37_17"/></StgValue>
</operation>

<operation id="1689" st_id="60" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1076 %p_34 = dadd i64 %add3_34, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_34"/></StgValue>
</operation>

<operation id="1690" st_id="60" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1100 %p_35 = dadd i64 %add3_35, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_35"/></StgValue>
</operation>

<operation id="1691" st_id="60" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1124 %p_36 = dadd i64 %add3_36, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_36"/></StgValue>
</operation>

<operation id="1692" st_id="60" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1148 %p_37 = dadd i64 %add3_37, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_37"/></StgValue>
</operation>

<operation id="1693" st_id="60" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1172 %p_38 = dadd i64 %add3_38, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_38"/></StgValue>
</operation>

<operation id="1694" st_id="60" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1196 %p_39 = dadd i64 %add3_39, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_39"/></StgValue>
</operation>

<operation id="1695" st_id="60" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1219 %add3_40 = dadd i64 %llike_load_44, i64 %bitcast_ln35_41

]]></Node>
<StgValue><ssdm name="add3_40"/></StgValue>
</operation>

<operation id="1696" st_id="60" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1243 %add3_41 = dadd i64 %llike_load_45, i64 %bitcast_ln35_42

]]></Node>
<StgValue><ssdm name="add3_41"/></StgValue>
</operation>

<operation id="1697" st_id="60" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1267 %add3_42 = dadd i64 %llike_load_46, i64 %bitcast_ln35_43

]]></Node>
<StgValue><ssdm name="add3_42"/></StgValue>
</operation>

<operation id="1698" st_id="60" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1291 %add3_43 = dadd i64 %llike_load_47, i64 %bitcast_ln35_44

]]></Node>
<StgValue><ssdm name="add3_43"/></StgValue>
</operation>

<operation id="1699" st_id="60" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1333 %llike_load_49 = load i14 %llike_addr_52

]]></Node>
<StgValue><ssdm name="llike_load_49"/></StgValue>
</operation>

<operation id="1700" st_id="60" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1337 %transition_load_48 = load i12 %transition_addr_48

]]></Node>
<StgValue><ssdm name="transition_load_48"/></StgValue>
</operation>

<operation id="1701" st_id="60" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1357 %llike_load_50 = load i14 %llike_addr_53

]]></Node>
<StgValue><ssdm name="llike_load_50"/></StgValue>
</operation>

<operation id="1702" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="12" op_0_bw="11">
<![CDATA[
.preheader:1358 %sext_ln35_15 = sext i11 %or_ln35_2

]]></Node>
<StgValue><ssdm name="sext_ln35_15"/></StgValue>
</operation>

<operation id="1703" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1359 %zext_ln35_47 = zext i12 %sext_ln35_15

]]></Node>
<StgValue><ssdm name="zext_ln35_47"/></StgValue>
</operation>

<operation id="1704" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1360 %transition_addr_49 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_47

]]></Node>
<StgValue><ssdm name="transition_addr_49"/></StgValue>
</operation>

<operation id="1705" st_id="60" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1361 %transition_load_49 = load i12 %transition_addr_49

]]></Node>
<StgValue><ssdm name="transition_load_49"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1706" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:156 %or_ln34_48 = or i14 %tmp_380, i14 49

]]></Node>
<StgValue><ssdm name="or_ln34_48"/></StgValue>
</operation>

<operation id="1707" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="14">
<![CDATA[
.preheader:157 %zext_ln34_48 = zext i14 %or_ln34_48

]]></Node>
<StgValue><ssdm name="zext_ln34_48"/></StgValue>
</operation>

<operation id="1708" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:158 %llike_addr_54 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_48

]]></Node>
<StgValue><ssdm name="llike_addr_54"/></StgValue>
</operation>

<operation id="1709" st_id="61" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:682 %tmp_58 = fcmp_olt  i64 %p_17, i64 %select_ln37_17

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1710" st_id="61" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1100 %p_35 = dadd i64 %add3_35, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_35"/></StgValue>
</operation>

<operation id="1711" st_id="61" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1124 %p_36 = dadd i64 %add3_36, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_36"/></StgValue>
</operation>

<operation id="1712" st_id="61" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1148 %p_37 = dadd i64 %add3_37, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_37"/></StgValue>
</operation>

<operation id="1713" st_id="61" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1172 %p_38 = dadd i64 %add3_38, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_38"/></StgValue>
</operation>

<operation id="1714" st_id="61" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1196 %p_39 = dadd i64 %add3_39, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_39"/></StgValue>
</operation>

<operation id="1715" st_id="61" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1220 %p_40 = dadd i64 %add3_40, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_40"/></StgValue>
</operation>

<operation id="1716" st_id="61" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1243 %add3_41 = dadd i64 %llike_load_45, i64 %bitcast_ln35_42

]]></Node>
<StgValue><ssdm name="add3_41"/></StgValue>
</operation>

<operation id="1717" st_id="61" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1267 %add3_42 = dadd i64 %llike_load_46, i64 %bitcast_ln35_43

]]></Node>
<StgValue><ssdm name="add3_42"/></StgValue>
</operation>

<operation id="1718" st_id="61" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1291 %add3_43 = dadd i64 %llike_load_47, i64 %bitcast_ln35_44

]]></Node>
<StgValue><ssdm name="add3_43"/></StgValue>
</operation>

<operation id="1719" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1314 %bitcast_ln35_45 = bitcast i64 %transition_load_47

]]></Node>
<StgValue><ssdm name="bitcast_ln35_45"/></StgValue>
</operation>

<operation id="1720" st_id="61" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1315 %add3_44 = dadd i64 %llike_load_48, i64 %bitcast_ln35_45

]]></Node>
<StgValue><ssdm name="add3_44"/></StgValue>
</operation>

<operation id="1721" st_id="61" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1357 %llike_load_50 = load i14 %llike_addr_53

]]></Node>
<StgValue><ssdm name="llike_load_50"/></StgValue>
</operation>

<operation id="1722" st_id="61" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1361 %transition_load_49 = load i12 %transition_addr_49

]]></Node>
<StgValue><ssdm name="transition_load_49"/></StgValue>
</operation>

<operation id="1723" st_id="61" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1381 %llike_load_51 = load i14 %llike_addr_54

]]></Node>
<StgValue><ssdm name="llike_load_51"/></StgValue>
</operation>

<operation id="1724" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="12" op_0_bw="11">
<![CDATA[
.preheader:1382 %sext_ln35_16 = sext i11 %or_ln35_5

]]></Node>
<StgValue><ssdm name="sext_ln35_16"/></StgValue>
</operation>

<operation id="1725" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1383 %zext_ln35_48 = zext i12 %sext_ln35_16

]]></Node>
<StgValue><ssdm name="zext_ln35_48"/></StgValue>
</operation>

<operation id="1726" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1384 %transition_addr_50 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_48

]]></Node>
<StgValue><ssdm name="transition_addr_50"/></StgValue>
</operation>

<operation id="1727" st_id="61" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1385 %transition_load_50 = load i12 %transition_addr_50

]]></Node>
<StgValue><ssdm name="transition_load_50"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1728" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:159 %or_ln34_49 = or i14 %tmp_380, i14 50

]]></Node>
<StgValue><ssdm name="or_ln34_49"/></StgValue>
</operation>

<operation id="1729" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="14">
<![CDATA[
.preheader:160 %zext_ln34_49 = zext i14 %or_ln34_49

]]></Node>
<StgValue><ssdm name="zext_ln34_49"/></StgValue>
</operation>

<operation id="1730" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:161 %llike_addr_55 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_49

]]></Node>
<StgValue><ssdm name="llike_addr_55"/></StgValue>
</operation>

<operation id="1731" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="64" op_0_bw="64">
<![CDATA[
.preheader:669 %bitcast_ln37_36 = bitcast i64 %p_17

]]></Node>
<StgValue><ssdm name="bitcast_ln37_36"/></StgValue>
</operation>

<operation id="1732" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:670 %tmp_56 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_36, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1733" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="52" op_0_bw="64">
<![CDATA[
.preheader:671 %trunc_ln37_36 = trunc i64 %bitcast_ln37_36

]]></Node>
<StgValue><ssdm name="trunc_ln37_36"/></StgValue>
</operation>

<operation id="1734" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="64" op_0_bw="64">
<![CDATA[
.preheader:672 %bitcast_ln37_37 = bitcast i64 %select_ln37_17

]]></Node>
<StgValue><ssdm name="bitcast_ln37_37"/></StgValue>
</operation>

<operation id="1735" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:673 %tmp_57 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_37, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1736" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="52" op_0_bw="64">
<![CDATA[
.preheader:674 %trunc_ln37_37 = trunc i64 %bitcast_ln37_37

]]></Node>
<StgValue><ssdm name="trunc_ln37_37"/></StgValue>
</operation>

<operation id="1737" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:675 %icmp_ln37_72 = icmp_ne  i11 %tmp_56, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_72"/></StgValue>
</operation>

<operation id="1738" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:676 %icmp_ln37_73 = icmp_eq  i52 %trunc_ln37_36, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_73"/></StgValue>
</operation>

<operation id="1739" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:677 %or_ln37_36 = or i1 %icmp_ln37_73, i1 %icmp_ln37_72

]]></Node>
<StgValue><ssdm name="or_ln37_36"/></StgValue>
</operation>

<operation id="1740" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:678 %icmp_ln37_74 = icmp_ne  i11 %tmp_57, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_74"/></StgValue>
</operation>

<operation id="1741" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:679 %icmp_ln37_75 = icmp_eq  i52 %trunc_ln37_37, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_75"/></StgValue>
</operation>

<operation id="1742" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:680 %or_ln37_37 = or i1 %icmp_ln37_75, i1 %icmp_ln37_74

]]></Node>
<StgValue><ssdm name="or_ln37_37"/></StgValue>
</operation>

<operation id="1743" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:681 %and_ln37_36 = and i1 %or_ln37_36, i1 %or_ln37_37

]]></Node>
<StgValue><ssdm name="and_ln37_36"/></StgValue>
</operation>

<operation id="1744" st_id="62" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:682 %tmp_58 = fcmp_olt  i64 %p_17, i64 %select_ln37_17

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1745" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:683 %and_ln37_37 = and i1 %and_ln37_36, i1 %tmp_58

]]></Node>
<StgValue><ssdm name="and_ln37_37"/></StgValue>
</operation>

<operation id="1746" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:684 %select_ln37_18 = select i1 %and_ln37_37, i64 %p_17, i64 %select_ln37_17

]]></Node>
<StgValue><ssdm name="select_ln37_18"/></StgValue>
</operation>

<operation id="1747" st_id="62" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1124 %p_36 = dadd i64 %add3_36, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_36"/></StgValue>
</operation>

<operation id="1748" st_id="62" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1148 %p_37 = dadd i64 %add3_37, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_37"/></StgValue>
</operation>

<operation id="1749" st_id="62" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1172 %p_38 = dadd i64 %add3_38, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_38"/></StgValue>
</operation>

<operation id="1750" st_id="62" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1196 %p_39 = dadd i64 %add3_39, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_39"/></StgValue>
</operation>

<operation id="1751" st_id="62" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1220 %p_40 = dadd i64 %add3_40, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_40"/></StgValue>
</operation>

<operation id="1752" st_id="62" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1244 %p_41 = dadd i64 %add3_41, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_41"/></StgValue>
</operation>

<operation id="1753" st_id="62" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1267 %add3_42 = dadd i64 %llike_load_46, i64 %bitcast_ln35_43

]]></Node>
<StgValue><ssdm name="add3_42"/></StgValue>
</operation>

<operation id="1754" st_id="62" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1291 %add3_43 = dadd i64 %llike_load_47, i64 %bitcast_ln35_44

]]></Node>
<StgValue><ssdm name="add3_43"/></StgValue>
</operation>

<operation id="1755" st_id="62" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1315 %add3_44 = dadd i64 %llike_load_48, i64 %bitcast_ln35_45

]]></Node>
<StgValue><ssdm name="add3_44"/></StgValue>
</operation>

<operation id="1756" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1338 %bitcast_ln35_46 = bitcast i64 %transition_load_48

]]></Node>
<StgValue><ssdm name="bitcast_ln35_46"/></StgValue>
</operation>

<operation id="1757" st_id="62" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1339 %add3_45 = dadd i64 %llike_load_49, i64 %bitcast_ln35_46

]]></Node>
<StgValue><ssdm name="add3_45"/></StgValue>
</operation>

<operation id="1758" st_id="62" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1381 %llike_load_51 = load i14 %llike_addr_54

]]></Node>
<StgValue><ssdm name="llike_load_51"/></StgValue>
</operation>

<operation id="1759" st_id="62" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1385 %transition_load_50 = load i12 %transition_addr_50

]]></Node>
<StgValue><ssdm name="transition_load_50"/></StgValue>
</operation>

<operation id="1760" st_id="62" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1405 %llike_load_52 = load i14 %llike_addr_55

]]></Node>
<StgValue><ssdm name="llike_load_52"/></StgValue>
</operation>

<operation id="1761" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="12" op_0_bw="11">
<![CDATA[
.preheader:1406 %sext_ln35_17 = sext i11 %or_ln35_6

]]></Node>
<StgValue><ssdm name="sext_ln35_17"/></StgValue>
</operation>

<operation id="1762" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1407 %zext_ln35_49 = zext i12 %sext_ln35_17

]]></Node>
<StgValue><ssdm name="zext_ln35_49"/></StgValue>
</operation>

<operation id="1763" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1408 %transition_addr_51 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_49

]]></Node>
<StgValue><ssdm name="transition_addr_51"/></StgValue>
</operation>

<operation id="1764" st_id="62" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1409 %transition_load_51 = load i12 %transition_addr_51

]]></Node>
<StgValue><ssdm name="transition_load_51"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1765" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:162 %or_ln34_50 = or i14 %tmp_380, i14 51

]]></Node>
<StgValue><ssdm name="or_ln34_50"/></StgValue>
</operation>

<operation id="1766" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="14">
<![CDATA[
.preheader:163 %zext_ln34_50 = zext i14 %or_ln34_50

]]></Node>
<StgValue><ssdm name="zext_ln34_50"/></StgValue>
</operation>

<operation id="1767" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:164 %llike_addr_56 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_50

]]></Node>
<StgValue><ssdm name="llike_addr_56"/></StgValue>
</operation>

<operation id="1768" st_id="63" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:706 %tmp_61 = fcmp_olt  i64 %p_18, i64 %select_ln37_18

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1769" st_id="63" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1148 %p_37 = dadd i64 %add3_37, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_37"/></StgValue>
</operation>

<operation id="1770" st_id="63" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1172 %p_38 = dadd i64 %add3_38, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_38"/></StgValue>
</operation>

<operation id="1771" st_id="63" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1196 %p_39 = dadd i64 %add3_39, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_39"/></StgValue>
</operation>

<operation id="1772" st_id="63" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1220 %p_40 = dadd i64 %add3_40, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_40"/></StgValue>
</operation>

<operation id="1773" st_id="63" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1244 %p_41 = dadd i64 %add3_41, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_41"/></StgValue>
</operation>

<operation id="1774" st_id="63" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1268 %p_42 = dadd i64 %add3_42, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_42"/></StgValue>
</operation>

<operation id="1775" st_id="63" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1291 %add3_43 = dadd i64 %llike_load_47, i64 %bitcast_ln35_44

]]></Node>
<StgValue><ssdm name="add3_43"/></StgValue>
</operation>

<operation id="1776" st_id="63" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1315 %add3_44 = dadd i64 %llike_load_48, i64 %bitcast_ln35_45

]]></Node>
<StgValue><ssdm name="add3_44"/></StgValue>
</operation>

<operation id="1777" st_id="63" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1339 %add3_45 = dadd i64 %llike_load_49, i64 %bitcast_ln35_46

]]></Node>
<StgValue><ssdm name="add3_45"/></StgValue>
</operation>

<operation id="1778" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1362 %bitcast_ln35_47 = bitcast i64 %transition_load_49

]]></Node>
<StgValue><ssdm name="bitcast_ln35_47"/></StgValue>
</operation>

<operation id="1779" st_id="63" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1363 %add3_46 = dadd i64 %llike_load_50, i64 %bitcast_ln35_47

]]></Node>
<StgValue><ssdm name="add3_46"/></StgValue>
</operation>

<operation id="1780" st_id="63" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1405 %llike_load_52 = load i14 %llike_addr_55

]]></Node>
<StgValue><ssdm name="llike_load_52"/></StgValue>
</operation>

<operation id="1781" st_id="63" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1409 %transition_load_51 = load i12 %transition_addr_51

]]></Node>
<StgValue><ssdm name="transition_load_51"/></StgValue>
</operation>

<operation id="1782" st_id="63" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1429 %llike_load_53 = load i14 %llike_addr_56

]]></Node>
<StgValue><ssdm name="llike_load_53"/></StgValue>
</operation>

<operation id="1783" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="12" op_0_bw="11">
<![CDATA[
.preheader:1430 %sext_ln35_18 = sext i11 %or_ln35_10

]]></Node>
<StgValue><ssdm name="sext_ln35_18"/></StgValue>
</operation>

<operation id="1784" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1431 %zext_ln35_50 = zext i12 %sext_ln35_18

]]></Node>
<StgValue><ssdm name="zext_ln35_50"/></StgValue>
</operation>

<operation id="1785" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1432 %transition_addr_52 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_50

]]></Node>
<StgValue><ssdm name="transition_addr_52"/></StgValue>
</operation>

<operation id="1786" st_id="63" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1433 %transition_load_52 = load i12 %transition_addr_52

]]></Node>
<StgValue><ssdm name="transition_load_52"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1787" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:165 %or_ln34_51 = or i14 %tmp_380, i14 52

]]></Node>
<StgValue><ssdm name="or_ln34_51"/></StgValue>
</operation>

<operation id="1788" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="14">
<![CDATA[
.preheader:166 %zext_ln34_51 = zext i14 %or_ln34_51

]]></Node>
<StgValue><ssdm name="zext_ln34_51"/></StgValue>
</operation>

<operation id="1789" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:167 %llike_addr_57 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_51

]]></Node>
<StgValue><ssdm name="llike_addr_57"/></StgValue>
</operation>

<operation id="1790" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="64" op_0_bw="64">
<![CDATA[
.preheader:693 %bitcast_ln37_38 = bitcast i64 %p_18

]]></Node>
<StgValue><ssdm name="bitcast_ln37_38"/></StgValue>
</operation>

<operation id="1791" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:694 %tmp_59 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_38, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1792" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="52" op_0_bw="64">
<![CDATA[
.preheader:695 %trunc_ln37_38 = trunc i64 %bitcast_ln37_38

]]></Node>
<StgValue><ssdm name="trunc_ln37_38"/></StgValue>
</operation>

<operation id="1793" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="64">
<![CDATA[
.preheader:696 %bitcast_ln37_39 = bitcast i64 %select_ln37_18

]]></Node>
<StgValue><ssdm name="bitcast_ln37_39"/></StgValue>
</operation>

<operation id="1794" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:697 %tmp_60 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_39, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1795" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="52" op_0_bw="64">
<![CDATA[
.preheader:698 %trunc_ln37_39 = trunc i64 %bitcast_ln37_39

]]></Node>
<StgValue><ssdm name="trunc_ln37_39"/></StgValue>
</operation>

<operation id="1796" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:699 %icmp_ln37_76 = icmp_ne  i11 %tmp_59, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_76"/></StgValue>
</operation>

<operation id="1797" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:700 %icmp_ln37_77 = icmp_eq  i52 %trunc_ln37_38, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_77"/></StgValue>
</operation>

<operation id="1798" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:701 %or_ln37_38 = or i1 %icmp_ln37_77, i1 %icmp_ln37_76

]]></Node>
<StgValue><ssdm name="or_ln37_38"/></StgValue>
</operation>

<operation id="1799" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:702 %icmp_ln37_78 = icmp_ne  i11 %tmp_60, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_78"/></StgValue>
</operation>

<operation id="1800" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:703 %icmp_ln37_79 = icmp_eq  i52 %trunc_ln37_39, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_79"/></StgValue>
</operation>

<operation id="1801" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:704 %or_ln37_39 = or i1 %icmp_ln37_79, i1 %icmp_ln37_78

]]></Node>
<StgValue><ssdm name="or_ln37_39"/></StgValue>
</operation>

<operation id="1802" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:705 %and_ln37_38 = and i1 %or_ln37_38, i1 %or_ln37_39

]]></Node>
<StgValue><ssdm name="and_ln37_38"/></StgValue>
</operation>

<operation id="1803" st_id="64" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:706 %tmp_61 = fcmp_olt  i64 %p_18, i64 %select_ln37_18

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1804" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:707 %and_ln37_39 = and i1 %and_ln37_38, i1 %tmp_61

]]></Node>
<StgValue><ssdm name="and_ln37_39"/></StgValue>
</operation>

<operation id="1805" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:708 %select_ln37_19 = select i1 %and_ln37_39, i64 %p_18, i64 %select_ln37_18

]]></Node>
<StgValue><ssdm name="select_ln37_19"/></StgValue>
</operation>

<operation id="1806" st_id="64" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1172 %p_38 = dadd i64 %add3_38, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_38"/></StgValue>
</operation>

<operation id="1807" st_id="64" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1196 %p_39 = dadd i64 %add3_39, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_39"/></StgValue>
</operation>

<operation id="1808" st_id="64" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1220 %p_40 = dadd i64 %add3_40, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_40"/></StgValue>
</operation>

<operation id="1809" st_id="64" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1244 %p_41 = dadd i64 %add3_41, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_41"/></StgValue>
</operation>

<operation id="1810" st_id="64" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1268 %p_42 = dadd i64 %add3_42, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_42"/></StgValue>
</operation>

<operation id="1811" st_id="64" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1292 %p_43 = dadd i64 %add3_43, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_43"/></StgValue>
</operation>

<operation id="1812" st_id="64" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1315 %add3_44 = dadd i64 %llike_load_48, i64 %bitcast_ln35_45

]]></Node>
<StgValue><ssdm name="add3_44"/></StgValue>
</operation>

<operation id="1813" st_id="64" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1339 %add3_45 = dadd i64 %llike_load_49, i64 %bitcast_ln35_46

]]></Node>
<StgValue><ssdm name="add3_45"/></StgValue>
</operation>

<operation id="1814" st_id="64" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1363 %add3_46 = dadd i64 %llike_load_50, i64 %bitcast_ln35_47

]]></Node>
<StgValue><ssdm name="add3_46"/></StgValue>
</operation>

<operation id="1815" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1386 %bitcast_ln35_48 = bitcast i64 %transition_load_50

]]></Node>
<StgValue><ssdm name="bitcast_ln35_48"/></StgValue>
</operation>

<operation id="1816" st_id="64" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1387 %add3_47 = dadd i64 %llike_load_51, i64 %bitcast_ln35_48

]]></Node>
<StgValue><ssdm name="add3_47"/></StgValue>
</operation>

<operation id="1817" st_id="64" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1429 %llike_load_53 = load i14 %llike_addr_56

]]></Node>
<StgValue><ssdm name="llike_load_53"/></StgValue>
</operation>

<operation id="1818" st_id="64" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1433 %transition_load_52 = load i12 %transition_addr_52

]]></Node>
<StgValue><ssdm name="transition_load_52"/></StgValue>
</operation>

<operation id="1819" st_id="64" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1453 %llike_load_54 = load i14 %llike_addr_57

]]></Node>
<StgValue><ssdm name="llike_load_54"/></StgValue>
</operation>

<operation id="1820" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="12" op_0_bw="11">
<![CDATA[
.preheader:1454 %sext_ln35_19 = sext i11 %or_ln35_11

]]></Node>
<StgValue><ssdm name="sext_ln35_19"/></StgValue>
</operation>

<operation id="1821" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1455 %zext_ln35_51 = zext i12 %sext_ln35_19

]]></Node>
<StgValue><ssdm name="zext_ln35_51"/></StgValue>
</operation>

<operation id="1822" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1456 %transition_addr_53 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_51

]]></Node>
<StgValue><ssdm name="transition_addr_53"/></StgValue>
</operation>

<operation id="1823" st_id="64" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1457 %transition_load_53 = load i12 %transition_addr_53

]]></Node>
<StgValue><ssdm name="transition_load_53"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1824" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:168 %or_ln34_52 = or i14 %tmp_380, i14 53

]]></Node>
<StgValue><ssdm name="or_ln34_52"/></StgValue>
</operation>

<operation id="1825" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="14">
<![CDATA[
.preheader:169 %zext_ln34_52 = zext i14 %or_ln34_52

]]></Node>
<StgValue><ssdm name="zext_ln34_52"/></StgValue>
</operation>

<operation id="1826" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:170 %llike_addr_58 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_52

]]></Node>
<StgValue><ssdm name="llike_addr_58"/></StgValue>
</operation>

<operation id="1827" st_id="65" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:730 %tmp_64 = fcmp_olt  i64 %p_19, i64 %select_ln37_19

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="1828" st_id="65" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1220 %p_40 = dadd i64 %add3_40, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_40"/></StgValue>
</operation>

<operation id="1829" st_id="65" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1244 %p_41 = dadd i64 %add3_41, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_41"/></StgValue>
</operation>

<operation id="1830" st_id="65" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1268 %p_42 = dadd i64 %add3_42, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_42"/></StgValue>
</operation>

<operation id="1831" st_id="65" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1292 %p_43 = dadd i64 %add3_43, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_43"/></StgValue>
</operation>

<operation id="1832" st_id="65" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1315 %add3_44 = dadd i64 %llike_load_48, i64 %bitcast_ln35_45

]]></Node>
<StgValue><ssdm name="add3_44"/></StgValue>
</operation>

<operation id="1833" st_id="65" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1339 %add3_45 = dadd i64 %llike_load_49, i64 %bitcast_ln35_46

]]></Node>
<StgValue><ssdm name="add3_45"/></StgValue>
</operation>

<operation id="1834" st_id="65" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1363 %add3_46 = dadd i64 %llike_load_50, i64 %bitcast_ln35_47

]]></Node>
<StgValue><ssdm name="add3_46"/></StgValue>
</operation>

<operation id="1835" st_id="65" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1387 %add3_47 = dadd i64 %llike_load_51, i64 %bitcast_ln35_48

]]></Node>
<StgValue><ssdm name="add3_47"/></StgValue>
</operation>

<operation id="1836" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1410 %bitcast_ln35_49 = bitcast i64 %transition_load_51

]]></Node>
<StgValue><ssdm name="bitcast_ln35_49"/></StgValue>
</operation>

<operation id="1837" st_id="65" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1411 %add3_48 = dadd i64 %llike_load_52, i64 %bitcast_ln35_49

]]></Node>
<StgValue><ssdm name="add3_48"/></StgValue>
</operation>

<operation id="1838" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1434 %bitcast_ln35_50 = bitcast i64 %transition_load_52

]]></Node>
<StgValue><ssdm name="bitcast_ln35_50"/></StgValue>
</operation>

<operation id="1839" st_id="65" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1435 %add3_49 = dadd i64 %llike_load_53, i64 %bitcast_ln35_50

]]></Node>
<StgValue><ssdm name="add3_49"/></StgValue>
</operation>

<operation id="1840" st_id="65" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1453 %llike_load_54 = load i14 %llike_addr_57

]]></Node>
<StgValue><ssdm name="llike_load_54"/></StgValue>
</operation>

<operation id="1841" st_id="65" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1457 %transition_load_53 = load i12 %transition_addr_53

]]></Node>
<StgValue><ssdm name="transition_load_53"/></StgValue>
</operation>

<operation id="1842" st_id="65" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1477 %llike_load_55 = load i14 %llike_addr_58

]]></Node>
<StgValue><ssdm name="llike_load_55"/></StgValue>
</operation>

<operation id="1843" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="12" op_0_bw="11">
<![CDATA[
.preheader:1478 %sext_ln35_20 = sext i11 %or_ln35_12

]]></Node>
<StgValue><ssdm name="sext_ln35_20"/></StgValue>
</operation>

<operation id="1844" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1479 %zext_ln35_52 = zext i12 %sext_ln35_20

]]></Node>
<StgValue><ssdm name="zext_ln35_52"/></StgValue>
</operation>

<operation id="1845" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1480 %transition_addr_54 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_52

]]></Node>
<StgValue><ssdm name="transition_addr_54"/></StgValue>
</operation>

<operation id="1846" st_id="65" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1481 %transition_load_54 = load i12 %transition_addr_54

]]></Node>
<StgValue><ssdm name="transition_load_54"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1847" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:171 %or_ln34_53 = or i14 %tmp_380, i14 54

]]></Node>
<StgValue><ssdm name="or_ln34_53"/></StgValue>
</operation>

<operation id="1848" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="14">
<![CDATA[
.preheader:172 %zext_ln34_53 = zext i14 %or_ln34_53

]]></Node>
<StgValue><ssdm name="zext_ln34_53"/></StgValue>
</operation>

<operation id="1849" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:173 %llike_addr_59 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_53

]]></Node>
<StgValue><ssdm name="llike_addr_59"/></StgValue>
</operation>

<operation id="1850" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="64" op_0_bw="64">
<![CDATA[
.preheader:717 %bitcast_ln37_40 = bitcast i64 %p_19

]]></Node>
<StgValue><ssdm name="bitcast_ln37_40"/></StgValue>
</operation>

<operation id="1851" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:718 %tmp_62 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_40, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1852" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="52" op_0_bw="64">
<![CDATA[
.preheader:719 %trunc_ln37_40 = trunc i64 %bitcast_ln37_40

]]></Node>
<StgValue><ssdm name="trunc_ln37_40"/></StgValue>
</operation>

<operation id="1853" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="64" op_0_bw="64">
<![CDATA[
.preheader:720 %bitcast_ln37_41 = bitcast i64 %select_ln37_19

]]></Node>
<StgValue><ssdm name="bitcast_ln37_41"/></StgValue>
</operation>

<operation id="1854" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:721 %tmp_63 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_41, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="1855" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="52" op_0_bw="64">
<![CDATA[
.preheader:722 %trunc_ln37_41 = trunc i64 %bitcast_ln37_41

]]></Node>
<StgValue><ssdm name="trunc_ln37_41"/></StgValue>
</operation>

<operation id="1856" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:723 %icmp_ln37_80 = icmp_ne  i11 %tmp_62, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_80"/></StgValue>
</operation>

<operation id="1857" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:724 %icmp_ln37_81 = icmp_eq  i52 %trunc_ln37_40, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_81"/></StgValue>
</operation>

<operation id="1858" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:725 %or_ln37_40 = or i1 %icmp_ln37_81, i1 %icmp_ln37_80

]]></Node>
<StgValue><ssdm name="or_ln37_40"/></StgValue>
</operation>

<operation id="1859" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:726 %icmp_ln37_82 = icmp_ne  i11 %tmp_63, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_82"/></StgValue>
</operation>

<operation id="1860" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:727 %icmp_ln37_83 = icmp_eq  i52 %trunc_ln37_41, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_83"/></StgValue>
</operation>

<operation id="1861" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:728 %or_ln37_41 = or i1 %icmp_ln37_83, i1 %icmp_ln37_82

]]></Node>
<StgValue><ssdm name="or_ln37_41"/></StgValue>
</operation>

<operation id="1862" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:729 %and_ln37_40 = and i1 %or_ln37_40, i1 %or_ln37_41

]]></Node>
<StgValue><ssdm name="and_ln37_40"/></StgValue>
</operation>

<operation id="1863" st_id="66" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:730 %tmp_64 = fcmp_olt  i64 %p_19, i64 %select_ln37_19

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="1864" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:731 %and_ln37_41 = and i1 %and_ln37_40, i1 %tmp_64

]]></Node>
<StgValue><ssdm name="and_ln37_41"/></StgValue>
</operation>

<operation id="1865" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:732 %select_ln37_20 = select i1 %and_ln37_41, i64 %p_19, i64 %select_ln37_19

]]></Node>
<StgValue><ssdm name="select_ln37_20"/></StgValue>
</operation>

<operation id="1866" st_id="66" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1244 %p_41 = dadd i64 %add3_41, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_41"/></StgValue>
</operation>

<operation id="1867" st_id="66" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1268 %p_42 = dadd i64 %add3_42, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_42"/></StgValue>
</operation>

<operation id="1868" st_id="66" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1292 %p_43 = dadd i64 %add3_43, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_43"/></StgValue>
</operation>

<operation id="1869" st_id="66" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1316 %p_44 = dadd i64 %add3_44, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_44"/></StgValue>
</operation>

<operation id="1870" st_id="66" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1339 %add3_45 = dadd i64 %llike_load_49, i64 %bitcast_ln35_46

]]></Node>
<StgValue><ssdm name="add3_45"/></StgValue>
</operation>

<operation id="1871" st_id="66" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1363 %add3_46 = dadd i64 %llike_load_50, i64 %bitcast_ln35_47

]]></Node>
<StgValue><ssdm name="add3_46"/></StgValue>
</operation>

<operation id="1872" st_id="66" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1387 %add3_47 = dadd i64 %llike_load_51, i64 %bitcast_ln35_48

]]></Node>
<StgValue><ssdm name="add3_47"/></StgValue>
</operation>

<operation id="1873" st_id="66" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1411 %add3_48 = dadd i64 %llike_load_52, i64 %bitcast_ln35_49

]]></Node>
<StgValue><ssdm name="add3_48"/></StgValue>
</operation>

<operation id="1874" st_id="66" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1435 %add3_49 = dadd i64 %llike_load_53, i64 %bitcast_ln35_50

]]></Node>
<StgValue><ssdm name="add3_49"/></StgValue>
</operation>

<operation id="1875" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1458 %bitcast_ln35_51 = bitcast i64 %transition_load_53

]]></Node>
<StgValue><ssdm name="bitcast_ln35_51"/></StgValue>
</operation>

<operation id="1876" st_id="66" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1459 %add3_50 = dadd i64 %llike_load_54, i64 %bitcast_ln35_51

]]></Node>
<StgValue><ssdm name="add3_50"/></StgValue>
</operation>

<operation id="1877" st_id="66" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1477 %llike_load_55 = load i14 %llike_addr_58

]]></Node>
<StgValue><ssdm name="llike_load_55"/></StgValue>
</operation>

<operation id="1878" st_id="66" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1481 %transition_load_54 = load i12 %transition_addr_54

]]></Node>
<StgValue><ssdm name="transition_load_54"/></StgValue>
</operation>

<operation id="1879" st_id="66" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1501 %llike_load_56 = load i14 %llike_addr_59

]]></Node>
<StgValue><ssdm name="llike_load_56"/></StgValue>
</operation>

<operation id="1880" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="12" op_0_bw="11">
<![CDATA[
.preheader:1502 %sext_ln35_21 = sext i11 %or_ln35_13

]]></Node>
<StgValue><ssdm name="sext_ln35_21"/></StgValue>
</operation>

<operation id="1881" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1503 %zext_ln35_53 = zext i12 %sext_ln35_21

]]></Node>
<StgValue><ssdm name="zext_ln35_53"/></StgValue>
</operation>

<operation id="1882" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1504 %transition_addr_55 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_53

]]></Node>
<StgValue><ssdm name="transition_addr_55"/></StgValue>
</operation>

<operation id="1883" st_id="66" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1505 %transition_load_55 = load i12 %transition_addr_55

]]></Node>
<StgValue><ssdm name="transition_load_55"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1884" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:174 %or_ln34_54 = or i14 %tmp_380, i14 55

]]></Node>
<StgValue><ssdm name="or_ln34_54"/></StgValue>
</operation>

<operation id="1885" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="14">
<![CDATA[
.preheader:175 %zext_ln34_54 = zext i14 %or_ln34_54

]]></Node>
<StgValue><ssdm name="zext_ln34_54"/></StgValue>
</operation>

<operation id="1886" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:176 %llike_addr_60 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_54

]]></Node>
<StgValue><ssdm name="llike_addr_60"/></StgValue>
</operation>

<operation id="1887" st_id="67" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:754 %tmp_67 = fcmp_olt  i64 %p_20, i64 %select_ln37_20

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="1888" st_id="67" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1268 %p_42 = dadd i64 %add3_42, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_42"/></StgValue>
</operation>

<operation id="1889" st_id="67" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1292 %p_43 = dadd i64 %add3_43, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_43"/></StgValue>
</operation>

<operation id="1890" st_id="67" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1316 %p_44 = dadd i64 %add3_44, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_44"/></StgValue>
</operation>

<operation id="1891" st_id="67" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1340 %p_45 = dadd i64 %add3_45, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_45"/></StgValue>
</operation>

<operation id="1892" st_id="67" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1363 %add3_46 = dadd i64 %llike_load_50, i64 %bitcast_ln35_47

]]></Node>
<StgValue><ssdm name="add3_46"/></StgValue>
</operation>

<operation id="1893" st_id="67" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1387 %add3_47 = dadd i64 %llike_load_51, i64 %bitcast_ln35_48

]]></Node>
<StgValue><ssdm name="add3_47"/></StgValue>
</operation>

<operation id="1894" st_id="67" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1411 %add3_48 = dadd i64 %llike_load_52, i64 %bitcast_ln35_49

]]></Node>
<StgValue><ssdm name="add3_48"/></StgValue>
</operation>

<operation id="1895" st_id="67" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1435 %add3_49 = dadd i64 %llike_load_53, i64 %bitcast_ln35_50

]]></Node>
<StgValue><ssdm name="add3_49"/></StgValue>
</operation>

<operation id="1896" st_id="67" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1459 %add3_50 = dadd i64 %llike_load_54, i64 %bitcast_ln35_51

]]></Node>
<StgValue><ssdm name="add3_50"/></StgValue>
</operation>

<operation id="1897" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1482 %bitcast_ln35_52 = bitcast i64 %transition_load_54

]]></Node>
<StgValue><ssdm name="bitcast_ln35_52"/></StgValue>
</operation>

<operation id="1898" st_id="67" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1483 %add3_51 = dadd i64 %llike_load_55, i64 %bitcast_ln35_52

]]></Node>
<StgValue><ssdm name="add3_51"/></StgValue>
</operation>

<operation id="1899" st_id="67" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1501 %llike_load_56 = load i14 %llike_addr_59

]]></Node>
<StgValue><ssdm name="llike_load_56"/></StgValue>
</operation>

<operation id="1900" st_id="67" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1505 %transition_load_55 = load i12 %transition_addr_55

]]></Node>
<StgValue><ssdm name="transition_load_55"/></StgValue>
</operation>

<operation id="1901" st_id="67" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1525 %llike_load_57 = load i14 %llike_addr_60

]]></Node>
<StgValue><ssdm name="llike_load_57"/></StgValue>
</operation>

<operation id="1902" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="12" op_0_bw="11">
<![CDATA[
.preheader:1526 %sext_ln35_22 = sext i11 %or_ln35_14

]]></Node>
<StgValue><ssdm name="sext_ln35_22"/></StgValue>
</operation>

<operation id="1903" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1527 %zext_ln35_54 = zext i12 %sext_ln35_22

]]></Node>
<StgValue><ssdm name="zext_ln35_54"/></StgValue>
</operation>

<operation id="1904" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1528 %transition_addr_56 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_54

]]></Node>
<StgValue><ssdm name="transition_addr_56"/></StgValue>
</operation>

<operation id="1905" st_id="67" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1529 %transition_load_56 = load i12 %transition_addr_56

]]></Node>
<StgValue><ssdm name="transition_load_56"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1906" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:177 %or_ln34_55 = or i14 %tmp_380, i14 56

]]></Node>
<StgValue><ssdm name="or_ln34_55"/></StgValue>
</operation>

<operation id="1907" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="14">
<![CDATA[
.preheader:178 %zext_ln34_55 = zext i14 %or_ln34_55

]]></Node>
<StgValue><ssdm name="zext_ln34_55"/></StgValue>
</operation>

<operation id="1908" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:179 %llike_addr_61 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_55

]]></Node>
<StgValue><ssdm name="llike_addr_61"/></StgValue>
</operation>

<operation id="1909" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="64" op_0_bw="64">
<![CDATA[
.preheader:741 %bitcast_ln37_42 = bitcast i64 %p_20

]]></Node>
<StgValue><ssdm name="bitcast_ln37_42"/></StgValue>
</operation>

<operation id="1910" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:742 %tmp_65 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_42, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="1911" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="52" op_0_bw="64">
<![CDATA[
.preheader:743 %trunc_ln37_42 = trunc i64 %bitcast_ln37_42

]]></Node>
<StgValue><ssdm name="trunc_ln37_42"/></StgValue>
</operation>

<operation id="1912" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="64" op_0_bw="64">
<![CDATA[
.preheader:744 %bitcast_ln37_43 = bitcast i64 %select_ln37_20

]]></Node>
<StgValue><ssdm name="bitcast_ln37_43"/></StgValue>
</operation>

<operation id="1913" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:745 %tmp_66 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_43, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="1914" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="52" op_0_bw="64">
<![CDATA[
.preheader:746 %trunc_ln37_43 = trunc i64 %bitcast_ln37_43

]]></Node>
<StgValue><ssdm name="trunc_ln37_43"/></StgValue>
</operation>

<operation id="1915" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:747 %icmp_ln37_84 = icmp_ne  i11 %tmp_65, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_84"/></StgValue>
</operation>

<operation id="1916" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:748 %icmp_ln37_85 = icmp_eq  i52 %trunc_ln37_42, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_85"/></StgValue>
</operation>

<operation id="1917" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:749 %or_ln37_42 = or i1 %icmp_ln37_85, i1 %icmp_ln37_84

]]></Node>
<StgValue><ssdm name="or_ln37_42"/></StgValue>
</operation>

<operation id="1918" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:750 %icmp_ln37_86 = icmp_ne  i11 %tmp_66, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_86"/></StgValue>
</operation>

<operation id="1919" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:751 %icmp_ln37_87 = icmp_eq  i52 %trunc_ln37_43, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_87"/></StgValue>
</operation>

<operation id="1920" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:752 %or_ln37_43 = or i1 %icmp_ln37_87, i1 %icmp_ln37_86

]]></Node>
<StgValue><ssdm name="or_ln37_43"/></StgValue>
</operation>

<operation id="1921" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:753 %and_ln37_42 = and i1 %or_ln37_42, i1 %or_ln37_43

]]></Node>
<StgValue><ssdm name="and_ln37_42"/></StgValue>
</operation>

<operation id="1922" st_id="68" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:754 %tmp_67 = fcmp_olt  i64 %p_20, i64 %select_ln37_20

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="1923" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:755 %and_ln37_43 = and i1 %and_ln37_42, i1 %tmp_67

]]></Node>
<StgValue><ssdm name="and_ln37_43"/></StgValue>
</operation>

<operation id="1924" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:756 %select_ln37_21 = select i1 %and_ln37_43, i64 %p_20, i64 %select_ln37_20

]]></Node>
<StgValue><ssdm name="select_ln37_21"/></StgValue>
</operation>

<operation id="1925" st_id="68" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1292 %p_43 = dadd i64 %add3_43, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_43"/></StgValue>
</operation>

<operation id="1926" st_id="68" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1316 %p_44 = dadd i64 %add3_44, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_44"/></StgValue>
</operation>

<operation id="1927" st_id="68" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1340 %p_45 = dadd i64 %add3_45, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_45"/></StgValue>
</operation>

<operation id="1928" st_id="68" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1364 %p_46 = dadd i64 %add3_46, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_46"/></StgValue>
</operation>

<operation id="1929" st_id="68" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1387 %add3_47 = dadd i64 %llike_load_51, i64 %bitcast_ln35_48

]]></Node>
<StgValue><ssdm name="add3_47"/></StgValue>
</operation>

<operation id="1930" st_id="68" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1411 %add3_48 = dadd i64 %llike_load_52, i64 %bitcast_ln35_49

]]></Node>
<StgValue><ssdm name="add3_48"/></StgValue>
</operation>

<operation id="1931" st_id="68" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1435 %add3_49 = dadd i64 %llike_load_53, i64 %bitcast_ln35_50

]]></Node>
<StgValue><ssdm name="add3_49"/></StgValue>
</operation>

<operation id="1932" st_id="68" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1459 %add3_50 = dadd i64 %llike_load_54, i64 %bitcast_ln35_51

]]></Node>
<StgValue><ssdm name="add3_50"/></StgValue>
</operation>

<operation id="1933" st_id="68" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1483 %add3_51 = dadd i64 %llike_load_55, i64 %bitcast_ln35_52

]]></Node>
<StgValue><ssdm name="add3_51"/></StgValue>
</operation>

<operation id="1934" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1506 %bitcast_ln35_53 = bitcast i64 %transition_load_55

]]></Node>
<StgValue><ssdm name="bitcast_ln35_53"/></StgValue>
</operation>

<operation id="1935" st_id="68" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1507 %add3_52 = dadd i64 %llike_load_56, i64 %bitcast_ln35_53

]]></Node>
<StgValue><ssdm name="add3_52"/></StgValue>
</operation>

<operation id="1936" st_id="68" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1525 %llike_load_57 = load i14 %llike_addr_60

]]></Node>
<StgValue><ssdm name="llike_load_57"/></StgValue>
</operation>

<operation id="1937" st_id="68" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1529 %transition_load_56 = load i12 %transition_addr_56

]]></Node>
<StgValue><ssdm name="transition_load_56"/></StgValue>
</operation>

<operation id="1938" st_id="68" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1549 %llike_load_58 = load i14 %llike_addr_61

]]></Node>
<StgValue><ssdm name="llike_load_58"/></StgValue>
</operation>

<operation id="1939" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="12" op_0_bw="10">
<![CDATA[
.preheader:1550 %sext_ln35_23 = sext i10 %or_ln35_7

]]></Node>
<StgValue><ssdm name="sext_ln35_23"/></StgValue>
</operation>

<operation id="1940" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1551 %zext_ln35_55 = zext i12 %sext_ln35_23

]]></Node>
<StgValue><ssdm name="zext_ln35_55"/></StgValue>
</operation>

<operation id="1941" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1552 %transition_addr_57 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_55

]]></Node>
<StgValue><ssdm name="transition_addr_57"/></StgValue>
</operation>

<operation id="1942" st_id="68" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1553 %transition_load_57 = load i12 %transition_addr_57

]]></Node>
<StgValue><ssdm name="transition_load_57"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1943" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:180 %or_ln34_56 = or i14 %tmp_380, i14 57

]]></Node>
<StgValue><ssdm name="or_ln34_56"/></StgValue>
</operation>

<operation id="1944" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="14">
<![CDATA[
.preheader:181 %zext_ln34_56 = zext i14 %or_ln34_56

]]></Node>
<StgValue><ssdm name="zext_ln34_56"/></StgValue>
</operation>

<operation id="1945" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:182 %llike_addr_62 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_56

]]></Node>
<StgValue><ssdm name="llike_addr_62"/></StgValue>
</operation>

<operation id="1946" st_id="69" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:778 %tmp_70 = fcmp_olt  i64 %p_21, i64 %select_ln37_21

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="1947" st_id="69" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1316 %p_44 = dadd i64 %add3_44, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_44"/></StgValue>
</operation>

<operation id="1948" st_id="69" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1340 %p_45 = dadd i64 %add3_45, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_45"/></StgValue>
</operation>

<operation id="1949" st_id="69" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1364 %p_46 = dadd i64 %add3_46, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_46"/></StgValue>
</operation>

<operation id="1950" st_id="69" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1388 %p_47 = dadd i64 %add3_47, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_47"/></StgValue>
</operation>

<operation id="1951" st_id="69" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1411 %add3_48 = dadd i64 %llike_load_52, i64 %bitcast_ln35_49

]]></Node>
<StgValue><ssdm name="add3_48"/></StgValue>
</operation>

<operation id="1952" st_id="69" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1435 %add3_49 = dadd i64 %llike_load_53, i64 %bitcast_ln35_50

]]></Node>
<StgValue><ssdm name="add3_49"/></StgValue>
</operation>

<operation id="1953" st_id="69" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1459 %add3_50 = dadd i64 %llike_load_54, i64 %bitcast_ln35_51

]]></Node>
<StgValue><ssdm name="add3_50"/></StgValue>
</operation>

<operation id="1954" st_id="69" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1483 %add3_51 = dadd i64 %llike_load_55, i64 %bitcast_ln35_52

]]></Node>
<StgValue><ssdm name="add3_51"/></StgValue>
</operation>

<operation id="1955" st_id="69" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1507 %add3_52 = dadd i64 %llike_load_56, i64 %bitcast_ln35_53

]]></Node>
<StgValue><ssdm name="add3_52"/></StgValue>
</operation>

<operation id="1956" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1530 %bitcast_ln35_54 = bitcast i64 %transition_load_56

]]></Node>
<StgValue><ssdm name="bitcast_ln35_54"/></StgValue>
</operation>

<operation id="1957" st_id="69" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1531 %add3_53 = dadd i64 %llike_load_57, i64 %bitcast_ln35_54

]]></Node>
<StgValue><ssdm name="add3_53"/></StgValue>
</operation>

<operation id="1958" st_id="69" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1549 %llike_load_58 = load i14 %llike_addr_61

]]></Node>
<StgValue><ssdm name="llike_load_58"/></StgValue>
</operation>

<operation id="1959" st_id="69" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1553 %transition_load_57 = load i12 %transition_addr_57

]]></Node>
<StgValue><ssdm name="transition_load_57"/></StgValue>
</operation>

<operation id="1960" st_id="69" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1573 %llike_load_59 = load i14 %llike_addr_62

]]></Node>
<StgValue><ssdm name="llike_load_59"/></StgValue>
</operation>

<operation id="1961" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="12" op_0_bw="10">
<![CDATA[
.preheader:1574 %sext_ln35_24 = sext i10 %or_ln35_8

]]></Node>
<StgValue><ssdm name="sext_ln35_24"/></StgValue>
</operation>

<operation id="1962" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1575 %zext_ln35_56 = zext i12 %sext_ln35_24

]]></Node>
<StgValue><ssdm name="zext_ln35_56"/></StgValue>
</operation>

<operation id="1963" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1576 %transition_addr_58 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_56

]]></Node>
<StgValue><ssdm name="transition_addr_58"/></StgValue>
</operation>

<operation id="1964" st_id="69" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1577 %transition_load_58 = load i12 %transition_addr_58

]]></Node>
<StgValue><ssdm name="transition_load_58"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1965" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:183 %or_ln34_57 = or i14 %tmp_380, i14 58

]]></Node>
<StgValue><ssdm name="or_ln34_57"/></StgValue>
</operation>

<operation id="1966" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="14">
<![CDATA[
.preheader:184 %zext_ln34_57 = zext i14 %or_ln34_57

]]></Node>
<StgValue><ssdm name="zext_ln34_57"/></StgValue>
</operation>

<operation id="1967" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:185 %llike_addr_63 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_57

]]></Node>
<StgValue><ssdm name="llike_addr_63"/></StgValue>
</operation>

<operation id="1968" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="64">
<![CDATA[
.preheader:765 %bitcast_ln37_44 = bitcast i64 %p_21

]]></Node>
<StgValue><ssdm name="bitcast_ln37_44"/></StgValue>
</operation>

<operation id="1969" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:766 %tmp_68 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_44, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="1970" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="52" op_0_bw="64">
<![CDATA[
.preheader:767 %trunc_ln37_44 = trunc i64 %bitcast_ln37_44

]]></Node>
<StgValue><ssdm name="trunc_ln37_44"/></StgValue>
</operation>

<operation id="1971" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="64" op_0_bw="64">
<![CDATA[
.preheader:768 %bitcast_ln37_45 = bitcast i64 %select_ln37_21

]]></Node>
<StgValue><ssdm name="bitcast_ln37_45"/></StgValue>
</operation>

<operation id="1972" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:769 %tmp_69 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_45, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="1973" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="52" op_0_bw="64">
<![CDATA[
.preheader:770 %trunc_ln37_45 = trunc i64 %bitcast_ln37_45

]]></Node>
<StgValue><ssdm name="trunc_ln37_45"/></StgValue>
</operation>

<operation id="1974" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:771 %icmp_ln37_88 = icmp_ne  i11 %tmp_68, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_88"/></StgValue>
</operation>

<operation id="1975" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:772 %icmp_ln37_89 = icmp_eq  i52 %trunc_ln37_44, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_89"/></StgValue>
</operation>

<operation id="1976" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:773 %or_ln37_44 = or i1 %icmp_ln37_89, i1 %icmp_ln37_88

]]></Node>
<StgValue><ssdm name="or_ln37_44"/></StgValue>
</operation>

<operation id="1977" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:774 %icmp_ln37_90 = icmp_ne  i11 %tmp_69, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_90"/></StgValue>
</operation>

<operation id="1978" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:775 %icmp_ln37_91 = icmp_eq  i52 %trunc_ln37_45, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_91"/></StgValue>
</operation>

<operation id="1979" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:776 %or_ln37_45 = or i1 %icmp_ln37_91, i1 %icmp_ln37_90

]]></Node>
<StgValue><ssdm name="or_ln37_45"/></StgValue>
</operation>

<operation id="1980" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:777 %and_ln37_44 = and i1 %or_ln37_44, i1 %or_ln37_45

]]></Node>
<StgValue><ssdm name="and_ln37_44"/></StgValue>
</operation>

<operation id="1981" st_id="70" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:778 %tmp_70 = fcmp_olt  i64 %p_21, i64 %select_ln37_21

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="1982" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:779 %and_ln37_45 = and i1 %and_ln37_44, i1 %tmp_70

]]></Node>
<StgValue><ssdm name="and_ln37_45"/></StgValue>
</operation>

<operation id="1983" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:780 %select_ln37_22 = select i1 %and_ln37_45, i64 %p_21, i64 %select_ln37_21

]]></Node>
<StgValue><ssdm name="select_ln37_22"/></StgValue>
</operation>

<operation id="1984" st_id="70" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1316 %p_44 = dadd i64 %add3_44, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_44"/></StgValue>
</operation>

<operation id="1985" st_id="70" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1340 %p_45 = dadd i64 %add3_45, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_45"/></StgValue>
</operation>

<operation id="1986" st_id="70" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1364 %p_46 = dadd i64 %add3_46, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_46"/></StgValue>
</operation>

<operation id="1987" st_id="70" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1388 %p_47 = dadd i64 %add3_47, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_47"/></StgValue>
</operation>

<operation id="1988" st_id="70" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1412 %p_48 = dadd i64 %add3_48, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_48"/></StgValue>
</operation>

<operation id="1989" st_id="70" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1436 %p_49 = dadd i64 %add3_49, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_49"/></StgValue>
</operation>

<operation id="1990" st_id="70" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1459 %add3_50 = dadd i64 %llike_load_54, i64 %bitcast_ln35_51

]]></Node>
<StgValue><ssdm name="add3_50"/></StgValue>
</operation>

<operation id="1991" st_id="70" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1483 %add3_51 = dadd i64 %llike_load_55, i64 %bitcast_ln35_52

]]></Node>
<StgValue><ssdm name="add3_51"/></StgValue>
</operation>

<operation id="1992" st_id="70" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1507 %add3_52 = dadd i64 %llike_load_56, i64 %bitcast_ln35_53

]]></Node>
<StgValue><ssdm name="add3_52"/></StgValue>
</operation>

<operation id="1993" st_id="70" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1531 %add3_53 = dadd i64 %llike_load_57, i64 %bitcast_ln35_54

]]></Node>
<StgValue><ssdm name="add3_53"/></StgValue>
</operation>

<operation id="1994" st_id="70" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1573 %llike_load_59 = load i14 %llike_addr_62

]]></Node>
<StgValue><ssdm name="llike_load_59"/></StgValue>
</operation>

<operation id="1995" st_id="70" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1577 %transition_load_58 = load i12 %transition_addr_58

]]></Node>
<StgValue><ssdm name="transition_load_58"/></StgValue>
</operation>

<operation id="1996" st_id="70" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1597 %llike_load_60 = load i14 %llike_addr_63

]]></Node>
<StgValue><ssdm name="llike_load_60"/></StgValue>
</operation>

<operation id="1997" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="12" op_0_bw="10">
<![CDATA[
.preheader:1598 %sext_ln35_25 = sext i10 %or_ln35_9

]]></Node>
<StgValue><ssdm name="sext_ln35_25"/></StgValue>
</operation>

<operation id="1998" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1599 %zext_ln35_57 = zext i12 %sext_ln35_25

]]></Node>
<StgValue><ssdm name="zext_ln35_57"/></StgValue>
</operation>

<operation id="1999" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1600 %transition_addr_59 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_57

]]></Node>
<StgValue><ssdm name="transition_addr_59"/></StgValue>
</operation>

<operation id="2000" st_id="70" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1601 %transition_load_59 = load i12 %transition_addr_59

]]></Node>
<StgValue><ssdm name="transition_load_59"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="2001" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:186 %or_ln34_58 = or i14 %tmp_380, i14 59

]]></Node>
<StgValue><ssdm name="or_ln34_58"/></StgValue>
</operation>

<operation id="2002" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="14">
<![CDATA[
.preheader:187 %zext_ln34_58 = zext i14 %or_ln34_58

]]></Node>
<StgValue><ssdm name="zext_ln34_58"/></StgValue>
</operation>

<operation id="2003" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:188 %llike_addr_64 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_58

]]></Node>
<StgValue><ssdm name="llike_addr_64"/></StgValue>
</operation>

<operation id="2004" st_id="71" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:802 %tmp_73 = fcmp_olt  i64 %p_22, i64 %select_ln37_22

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="2005" st_id="71" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1340 %p_45 = dadd i64 %add3_45, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_45"/></StgValue>
</operation>

<operation id="2006" st_id="71" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1364 %p_46 = dadd i64 %add3_46, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_46"/></StgValue>
</operation>

<operation id="2007" st_id="71" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1388 %p_47 = dadd i64 %add3_47, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_47"/></StgValue>
</operation>

<operation id="2008" st_id="71" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1412 %p_48 = dadd i64 %add3_48, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_48"/></StgValue>
</operation>

<operation id="2009" st_id="71" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1436 %p_49 = dadd i64 %add3_49, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_49"/></StgValue>
</operation>

<operation id="2010" st_id="71" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1460 %p_50 = dadd i64 %add3_50, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_50"/></StgValue>
</operation>

<operation id="2011" st_id="71" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1483 %add3_51 = dadd i64 %llike_load_55, i64 %bitcast_ln35_52

]]></Node>
<StgValue><ssdm name="add3_51"/></StgValue>
</operation>

<operation id="2012" st_id="71" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1507 %add3_52 = dadd i64 %llike_load_56, i64 %bitcast_ln35_53

]]></Node>
<StgValue><ssdm name="add3_52"/></StgValue>
</operation>

<operation id="2013" st_id="71" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1531 %add3_53 = dadd i64 %llike_load_57, i64 %bitcast_ln35_54

]]></Node>
<StgValue><ssdm name="add3_53"/></StgValue>
</operation>

<operation id="2014" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1554 %bitcast_ln35_55 = bitcast i64 %transition_load_57

]]></Node>
<StgValue><ssdm name="bitcast_ln35_55"/></StgValue>
</operation>

<operation id="2015" st_id="71" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1555 %add3_54 = dadd i64 %llike_load_58, i64 %bitcast_ln35_55

]]></Node>
<StgValue><ssdm name="add3_54"/></StgValue>
</operation>

<operation id="2016" st_id="71" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1597 %llike_load_60 = load i14 %llike_addr_63

]]></Node>
<StgValue><ssdm name="llike_load_60"/></StgValue>
</operation>

<operation id="2017" st_id="71" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1601 %transition_load_59 = load i12 %transition_addr_59

]]></Node>
<StgValue><ssdm name="transition_load_59"/></StgValue>
</operation>

<operation id="2018" st_id="71" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1621 %llike_load_61 = load i14 %llike_addr_64

]]></Node>
<StgValue><ssdm name="llike_load_61"/></StgValue>
</operation>

<operation id="2019" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="12" op_0_bw="10">
<![CDATA[
.preheader:1622 %sext_ln35_26 = sext i10 %or_ln35_s

]]></Node>
<StgValue><ssdm name="sext_ln35_26"/></StgValue>
</operation>

<operation id="2020" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1623 %zext_ln35_58 = zext i12 %sext_ln35_26

]]></Node>
<StgValue><ssdm name="zext_ln35_58"/></StgValue>
</operation>

<operation id="2021" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1624 %transition_addr_60 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_58

]]></Node>
<StgValue><ssdm name="transition_addr_60"/></StgValue>
</operation>

<operation id="2022" st_id="71" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1625 %transition_load_60 = load i12 %transition_addr_60

]]></Node>
<StgValue><ssdm name="transition_load_60"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="2023" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:189 %or_ln34_59 = or i14 %tmp_380, i14 60

]]></Node>
<StgValue><ssdm name="or_ln34_59"/></StgValue>
</operation>

<operation id="2024" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="14">
<![CDATA[
.preheader:190 %zext_ln34_59 = zext i14 %or_ln34_59

]]></Node>
<StgValue><ssdm name="zext_ln34_59"/></StgValue>
</operation>

<operation id="2025" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:191 %llike_addr_65 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_59

]]></Node>
<StgValue><ssdm name="llike_addr_65"/></StgValue>
</operation>

<operation id="2026" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="64" op_0_bw="64">
<![CDATA[
.preheader:789 %bitcast_ln37_46 = bitcast i64 %p_22

]]></Node>
<StgValue><ssdm name="bitcast_ln37_46"/></StgValue>
</operation>

<operation id="2027" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:790 %tmp_71 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_46, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="2028" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="52" op_0_bw="64">
<![CDATA[
.preheader:791 %trunc_ln37_46 = trunc i64 %bitcast_ln37_46

]]></Node>
<StgValue><ssdm name="trunc_ln37_46"/></StgValue>
</operation>

<operation id="2029" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="64" op_0_bw="64">
<![CDATA[
.preheader:792 %bitcast_ln37_47 = bitcast i64 %select_ln37_22

]]></Node>
<StgValue><ssdm name="bitcast_ln37_47"/></StgValue>
</operation>

<operation id="2030" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:793 %tmp_72 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_47, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="2031" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="52" op_0_bw="64">
<![CDATA[
.preheader:794 %trunc_ln37_47 = trunc i64 %bitcast_ln37_47

]]></Node>
<StgValue><ssdm name="trunc_ln37_47"/></StgValue>
</operation>

<operation id="2032" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:795 %icmp_ln37_92 = icmp_ne  i11 %tmp_71, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_92"/></StgValue>
</operation>

<operation id="2033" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:796 %icmp_ln37_93 = icmp_eq  i52 %trunc_ln37_46, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_93"/></StgValue>
</operation>

<operation id="2034" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:797 %or_ln37_46 = or i1 %icmp_ln37_93, i1 %icmp_ln37_92

]]></Node>
<StgValue><ssdm name="or_ln37_46"/></StgValue>
</operation>

<operation id="2035" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:798 %icmp_ln37_94 = icmp_ne  i11 %tmp_72, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_94"/></StgValue>
</operation>

<operation id="2036" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:799 %icmp_ln37_95 = icmp_eq  i52 %trunc_ln37_47, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_95"/></StgValue>
</operation>

<operation id="2037" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:800 %or_ln37_47 = or i1 %icmp_ln37_95, i1 %icmp_ln37_94

]]></Node>
<StgValue><ssdm name="or_ln37_47"/></StgValue>
</operation>

<operation id="2038" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:801 %and_ln37_46 = and i1 %or_ln37_46, i1 %or_ln37_47

]]></Node>
<StgValue><ssdm name="and_ln37_46"/></StgValue>
</operation>

<operation id="2039" st_id="72" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:802 %tmp_73 = fcmp_olt  i64 %p_22, i64 %select_ln37_22

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="2040" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:803 %and_ln37_47 = and i1 %and_ln37_46, i1 %tmp_73

]]></Node>
<StgValue><ssdm name="and_ln37_47"/></StgValue>
</operation>

<operation id="2041" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:804 %select_ln37_23 = select i1 %and_ln37_47, i64 %p_22, i64 %select_ln37_22

]]></Node>
<StgValue><ssdm name="select_ln37_23"/></StgValue>
</operation>

<operation id="2042" st_id="72" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1364 %p_46 = dadd i64 %add3_46, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_46"/></StgValue>
</operation>

<operation id="2043" st_id="72" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1388 %p_47 = dadd i64 %add3_47, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_47"/></StgValue>
</operation>

<operation id="2044" st_id="72" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1412 %p_48 = dadd i64 %add3_48, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_48"/></StgValue>
</operation>

<operation id="2045" st_id="72" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1436 %p_49 = dadd i64 %add3_49, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_49"/></StgValue>
</operation>

<operation id="2046" st_id="72" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1460 %p_50 = dadd i64 %add3_50, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_50"/></StgValue>
</operation>

<operation id="2047" st_id="72" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1484 %p_51 = dadd i64 %add3_51, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_51"/></StgValue>
</operation>

<operation id="2048" st_id="72" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1507 %add3_52 = dadd i64 %llike_load_56, i64 %bitcast_ln35_53

]]></Node>
<StgValue><ssdm name="add3_52"/></StgValue>
</operation>

<operation id="2049" st_id="72" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1531 %add3_53 = dadd i64 %llike_load_57, i64 %bitcast_ln35_54

]]></Node>
<StgValue><ssdm name="add3_53"/></StgValue>
</operation>

<operation id="2050" st_id="72" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1555 %add3_54 = dadd i64 %llike_load_58, i64 %bitcast_ln35_55

]]></Node>
<StgValue><ssdm name="add3_54"/></StgValue>
</operation>

<operation id="2051" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1578 %bitcast_ln35_56 = bitcast i64 %transition_load_58

]]></Node>
<StgValue><ssdm name="bitcast_ln35_56"/></StgValue>
</operation>

<operation id="2052" st_id="72" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1579 %add3_55 = dadd i64 %llike_load_59, i64 %bitcast_ln35_56

]]></Node>
<StgValue><ssdm name="add3_55"/></StgValue>
</operation>

<operation id="2053" st_id="72" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1621 %llike_load_61 = load i14 %llike_addr_64

]]></Node>
<StgValue><ssdm name="llike_load_61"/></StgValue>
</operation>

<operation id="2054" st_id="72" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1625 %transition_load_60 = load i12 %transition_addr_60

]]></Node>
<StgValue><ssdm name="transition_load_60"/></StgValue>
</operation>

<operation id="2055" st_id="72" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1645 %llike_load_62 = load i14 %llike_addr_65

]]></Node>
<StgValue><ssdm name="llike_load_62"/></StgValue>
</operation>

<operation id="2056" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="12" op_0_bw="9">
<![CDATA[
.preheader:1646 %sext_ln35_27 = sext i9 %or_ln35_3

]]></Node>
<StgValue><ssdm name="sext_ln35_27"/></StgValue>
</operation>

<operation id="2057" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1647 %zext_ln35_59 = zext i12 %sext_ln35_27

]]></Node>
<StgValue><ssdm name="zext_ln35_59"/></StgValue>
</operation>

<operation id="2058" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1648 %transition_addr_61 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_59

]]></Node>
<StgValue><ssdm name="transition_addr_61"/></StgValue>
</operation>

<operation id="2059" st_id="72" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1649 %transition_load_61 = load i12 %transition_addr_61

]]></Node>
<StgValue><ssdm name="transition_load_61"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="2060" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:192 %or_ln34_60 = or i14 %tmp_380, i14 61

]]></Node>
<StgValue><ssdm name="or_ln34_60"/></StgValue>
</operation>

<operation id="2061" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="14">
<![CDATA[
.preheader:193 %zext_ln34_60 = zext i14 %or_ln34_60

]]></Node>
<StgValue><ssdm name="zext_ln34_60"/></StgValue>
</operation>

<operation id="2062" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:194 %llike_addr_66 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_60

]]></Node>
<StgValue><ssdm name="llike_addr_66"/></StgValue>
</operation>

<operation id="2063" st_id="73" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:826 %tmp_76 = fcmp_olt  i64 %p_23, i64 %select_ln37_23

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="2064" st_id="73" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1388 %p_47 = dadd i64 %add3_47, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_47"/></StgValue>
</operation>

<operation id="2065" st_id="73" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1412 %p_48 = dadd i64 %add3_48, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_48"/></StgValue>
</operation>

<operation id="2066" st_id="73" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1436 %p_49 = dadd i64 %add3_49, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_49"/></StgValue>
</operation>

<operation id="2067" st_id="73" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1460 %p_50 = dadd i64 %add3_50, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_50"/></StgValue>
</operation>

<operation id="2068" st_id="73" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1484 %p_51 = dadd i64 %add3_51, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_51"/></StgValue>
</operation>

<operation id="2069" st_id="73" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1508 %p_52 = dadd i64 %add3_52, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_52"/></StgValue>
</operation>

<operation id="2070" st_id="73" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1531 %add3_53 = dadd i64 %llike_load_57, i64 %bitcast_ln35_54

]]></Node>
<StgValue><ssdm name="add3_53"/></StgValue>
</operation>

<operation id="2071" st_id="73" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1555 %add3_54 = dadd i64 %llike_load_58, i64 %bitcast_ln35_55

]]></Node>
<StgValue><ssdm name="add3_54"/></StgValue>
</operation>

<operation id="2072" st_id="73" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1579 %add3_55 = dadd i64 %llike_load_59, i64 %bitcast_ln35_56

]]></Node>
<StgValue><ssdm name="add3_55"/></StgValue>
</operation>

<operation id="2073" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1602 %bitcast_ln35_57 = bitcast i64 %transition_load_59

]]></Node>
<StgValue><ssdm name="bitcast_ln35_57"/></StgValue>
</operation>

<operation id="2074" st_id="73" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1603 %add3_56 = dadd i64 %llike_load_60, i64 %bitcast_ln35_57

]]></Node>
<StgValue><ssdm name="add3_56"/></StgValue>
</operation>

<operation id="2075" st_id="73" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1645 %llike_load_62 = load i14 %llike_addr_65

]]></Node>
<StgValue><ssdm name="llike_load_62"/></StgValue>
</operation>

<operation id="2076" st_id="73" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1649 %transition_load_61 = load i12 %transition_addr_61

]]></Node>
<StgValue><ssdm name="transition_load_61"/></StgValue>
</operation>

<operation id="2077" st_id="73" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1669 %llike_load_63 = load i14 %llike_addr_66

]]></Node>
<StgValue><ssdm name="llike_load_63"/></StgValue>
</operation>

<operation id="2078" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="12" op_0_bw="9">
<![CDATA[
.preheader:1670 %sext_ln35_28 = sext i9 %or_ln35_4

]]></Node>
<StgValue><ssdm name="sext_ln35_28"/></StgValue>
</operation>

<operation id="2079" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1671 %zext_ln35_60 = zext i12 %sext_ln35_28

]]></Node>
<StgValue><ssdm name="zext_ln35_60"/></StgValue>
</operation>

<operation id="2080" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1672 %transition_addr_62 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_60

]]></Node>
<StgValue><ssdm name="transition_addr_62"/></StgValue>
</operation>

<operation id="2081" st_id="73" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1673 %transition_load_62 = load i12 %transition_addr_62

]]></Node>
<StgValue><ssdm name="transition_load_62"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="2082" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:195 %or_ln34_61 = or i14 %tmp_380, i14 62

]]></Node>
<StgValue><ssdm name="or_ln34_61"/></StgValue>
</operation>

<operation id="2083" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="14">
<![CDATA[
.preheader:196 %zext_ln34_61 = zext i14 %or_ln34_61

]]></Node>
<StgValue><ssdm name="zext_ln34_61"/></StgValue>
</operation>

<operation id="2084" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:197 %llike_addr_67 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_61

]]></Node>
<StgValue><ssdm name="llike_addr_67"/></StgValue>
</operation>

<operation id="2085" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="64" op_0_bw="64">
<![CDATA[
.preheader:813 %bitcast_ln37_48 = bitcast i64 %p_23

]]></Node>
<StgValue><ssdm name="bitcast_ln37_48"/></StgValue>
</operation>

<operation id="2086" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:814 %tmp_74 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_48, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="2087" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="52" op_0_bw="64">
<![CDATA[
.preheader:815 %trunc_ln37_48 = trunc i64 %bitcast_ln37_48

]]></Node>
<StgValue><ssdm name="trunc_ln37_48"/></StgValue>
</operation>

<operation id="2088" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="64" op_0_bw="64">
<![CDATA[
.preheader:816 %bitcast_ln37_49 = bitcast i64 %select_ln37_23

]]></Node>
<StgValue><ssdm name="bitcast_ln37_49"/></StgValue>
</operation>

<operation id="2089" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:817 %tmp_75 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_49, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="2090" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="52" op_0_bw="64">
<![CDATA[
.preheader:818 %trunc_ln37_49 = trunc i64 %bitcast_ln37_49

]]></Node>
<StgValue><ssdm name="trunc_ln37_49"/></StgValue>
</operation>

<operation id="2091" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:819 %icmp_ln37_96 = icmp_ne  i11 %tmp_74, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_96"/></StgValue>
</operation>

<operation id="2092" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:820 %icmp_ln37_97 = icmp_eq  i52 %trunc_ln37_48, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_97"/></StgValue>
</operation>

<operation id="2093" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:821 %or_ln37_48 = or i1 %icmp_ln37_97, i1 %icmp_ln37_96

]]></Node>
<StgValue><ssdm name="or_ln37_48"/></StgValue>
</operation>

<operation id="2094" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:822 %icmp_ln37_98 = icmp_ne  i11 %tmp_75, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_98"/></StgValue>
</operation>

<operation id="2095" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:823 %icmp_ln37_99 = icmp_eq  i52 %trunc_ln37_49, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_99"/></StgValue>
</operation>

<operation id="2096" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:824 %or_ln37_49 = or i1 %icmp_ln37_99, i1 %icmp_ln37_98

]]></Node>
<StgValue><ssdm name="or_ln37_49"/></StgValue>
</operation>

<operation id="2097" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:825 %and_ln37_48 = and i1 %or_ln37_48, i1 %or_ln37_49

]]></Node>
<StgValue><ssdm name="and_ln37_48"/></StgValue>
</operation>

<operation id="2098" st_id="74" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:826 %tmp_76 = fcmp_olt  i64 %p_23, i64 %select_ln37_23

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="2099" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:827 %and_ln37_49 = and i1 %and_ln37_48, i1 %tmp_76

]]></Node>
<StgValue><ssdm name="and_ln37_49"/></StgValue>
</operation>

<operation id="2100" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:828 %select_ln37_24 = select i1 %and_ln37_49, i64 %p_23, i64 %select_ln37_23

]]></Node>
<StgValue><ssdm name="select_ln37_24"/></StgValue>
</operation>

<operation id="2101" st_id="74" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1412 %p_48 = dadd i64 %add3_48, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_48"/></StgValue>
</operation>

<operation id="2102" st_id="74" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1436 %p_49 = dadd i64 %add3_49, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_49"/></StgValue>
</operation>

<operation id="2103" st_id="74" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1460 %p_50 = dadd i64 %add3_50, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_50"/></StgValue>
</operation>

<operation id="2104" st_id="74" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1484 %p_51 = dadd i64 %add3_51, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_51"/></StgValue>
</operation>

<operation id="2105" st_id="74" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1508 %p_52 = dadd i64 %add3_52, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_52"/></StgValue>
</operation>

<operation id="2106" st_id="74" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1532 %p_53 = dadd i64 %add3_53, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_53"/></StgValue>
</operation>

<operation id="2107" st_id="74" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1555 %add3_54 = dadd i64 %llike_load_58, i64 %bitcast_ln35_55

]]></Node>
<StgValue><ssdm name="add3_54"/></StgValue>
</operation>

<operation id="2108" st_id="74" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1579 %add3_55 = dadd i64 %llike_load_59, i64 %bitcast_ln35_56

]]></Node>
<StgValue><ssdm name="add3_55"/></StgValue>
</operation>

<operation id="2109" st_id="74" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1603 %add3_56 = dadd i64 %llike_load_60, i64 %bitcast_ln35_57

]]></Node>
<StgValue><ssdm name="add3_56"/></StgValue>
</operation>

<operation id="2110" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1626 %bitcast_ln35_58 = bitcast i64 %transition_load_60

]]></Node>
<StgValue><ssdm name="bitcast_ln35_58"/></StgValue>
</operation>

<operation id="2111" st_id="74" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1627 %add3_57 = dadd i64 %llike_load_61, i64 %bitcast_ln35_58

]]></Node>
<StgValue><ssdm name="add3_57"/></StgValue>
</operation>

<operation id="2112" st_id="74" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1669 %llike_load_63 = load i14 %llike_addr_66

]]></Node>
<StgValue><ssdm name="llike_load_63"/></StgValue>
</operation>

<operation id="2113" st_id="74" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1673 %transition_load_62 = load i12 %transition_addr_62

]]></Node>
<StgValue><ssdm name="transition_load_62"/></StgValue>
</operation>

<operation id="2114" st_id="74" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1693 %llike_load_64 = load i14 %llike_addr_67

]]></Node>
<StgValue><ssdm name="llike_load_64"/></StgValue>
</operation>

<operation id="2115" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="12" op_0_bw="8">
<![CDATA[
.preheader:1694 %sext_ln35_29 = sext i8 %or_ln35_1

]]></Node>
<StgValue><ssdm name="sext_ln35_29"/></StgValue>
</operation>

<operation id="2116" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1695 %zext_ln35_61 = zext i12 %sext_ln35_29

]]></Node>
<StgValue><ssdm name="zext_ln35_61"/></StgValue>
</operation>

<operation id="2117" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1696 %transition_addr_63 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_61

]]></Node>
<StgValue><ssdm name="transition_addr_63"/></StgValue>
</operation>

<operation id="2118" st_id="74" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1697 %transition_load_63 = load i12 %transition_addr_63

]]></Node>
<StgValue><ssdm name="transition_load_63"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="2119" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:198 %or_ln34_62 = or i14 %tmp_380, i14 63

]]></Node>
<StgValue><ssdm name="or_ln34_62"/></StgValue>
</operation>

<operation id="2120" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="14">
<![CDATA[
.preheader:199 %zext_ln34_62 = zext i14 %or_ln34_62

]]></Node>
<StgValue><ssdm name="zext_ln34_62"/></StgValue>
</operation>

<operation id="2121" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:200 %llike_addr_68 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_62

]]></Node>
<StgValue><ssdm name="llike_addr_68"/></StgValue>
</operation>

<operation id="2122" st_id="75" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:850 %tmp_79 = fcmp_olt  i64 %p_24, i64 %select_ln37_24

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="2123" st_id="75" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1460 %p_50 = dadd i64 %add3_50, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_50"/></StgValue>
</operation>

<operation id="2124" st_id="75" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1484 %p_51 = dadd i64 %add3_51, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_51"/></StgValue>
</operation>

<operation id="2125" st_id="75" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1508 %p_52 = dadd i64 %add3_52, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_52"/></StgValue>
</operation>

<operation id="2126" st_id="75" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1532 %p_53 = dadd i64 %add3_53, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_53"/></StgValue>
</operation>

<operation id="2127" st_id="75" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1555 %add3_54 = dadd i64 %llike_load_58, i64 %bitcast_ln35_55

]]></Node>
<StgValue><ssdm name="add3_54"/></StgValue>
</operation>

<operation id="2128" st_id="75" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1579 %add3_55 = dadd i64 %llike_load_59, i64 %bitcast_ln35_56

]]></Node>
<StgValue><ssdm name="add3_55"/></StgValue>
</operation>

<operation id="2129" st_id="75" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1603 %add3_56 = dadd i64 %llike_load_60, i64 %bitcast_ln35_57

]]></Node>
<StgValue><ssdm name="add3_56"/></StgValue>
</operation>

<operation id="2130" st_id="75" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1627 %add3_57 = dadd i64 %llike_load_61, i64 %bitcast_ln35_58

]]></Node>
<StgValue><ssdm name="add3_57"/></StgValue>
</operation>

<operation id="2131" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1650 %bitcast_ln35_59 = bitcast i64 %transition_load_61

]]></Node>
<StgValue><ssdm name="bitcast_ln35_59"/></StgValue>
</operation>

<operation id="2132" st_id="75" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1651 %add3_58 = dadd i64 %llike_load_62, i64 %bitcast_ln35_59

]]></Node>
<StgValue><ssdm name="add3_58"/></StgValue>
</operation>

<operation id="2133" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1674 %bitcast_ln35_60 = bitcast i64 %transition_load_62

]]></Node>
<StgValue><ssdm name="bitcast_ln35_60"/></StgValue>
</operation>

<operation id="2134" st_id="75" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1675 %add3_59 = dadd i64 %llike_load_63, i64 %bitcast_ln35_60

]]></Node>
<StgValue><ssdm name="add3_59"/></StgValue>
</operation>

<operation id="2135" st_id="75" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1693 %llike_load_64 = load i14 %llike_addr_67

]]></Node>
<StgValue><ssdm name="llike_load_64"/></StgValue>
</operation>

<operation id="2136" st_id="75" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1697 %transition_load_63 = load i12 %transition_addr_63

]]></Node>
<StgValue><ssdm name="transition_load_63"/></StgValue>
</operation>

<operation id="2137" st_id="75" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1717 %llike_load_65 = load i14 %llike_addr_68

]]></Node>
<StgValue><ssdm name="llike_load_65"/></StgValue>
</operation>

<operation id="2138" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="12" op_0_bw="7">
<![CDATA[
.preheader:1718 %sext_ln35_30 = sext i7 %or_ln

]]></Node>
<StgValue><ssdm name="sext_ln35_30"/></StgValue>
</operation>

<operation id="2139" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1719 %zext_ln35_62 = zext i12 %sext_ln35_30

]]></Node>
<StgValue><ssdm name="zext_ln35_62"/></StgValue>
</operation>

<operation id="2140" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1720 %transition_addr_64 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_62

]]></Node>
<StgValue><ssdm name="transition_addr_64"/></StgValue>
</operation>

<operation id="2141" st_id="75" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1721 %transition_load_64 = load i12 %transition_addr_64

]]></Node>
<StgValue><ssdm name="transition_load_64"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="2142" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="64" op_0_bw="64">
<![CDATA[
.preheader:837 %bitcast_ln37_50 = bitcast i64 %p_24

]]></Node>
<StgValue><ssdm name="bitcast_ln37_50"/></StgValue>
</operation>

<operation id="2143" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:838 %tmp_77 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_50, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="2144" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="52" op_0_bw="64">
<![CDATA[
.preheader:839 %trunc_ln37_50 = trunc i64 %bitcast_ln37_50

]]></Node>
<StgValue><ssdm name="trunc_ln37_50"/></StgValue>
</operation>

<operation id="2145" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="64" op_0_bw="64">
<![CDATA[
.preheader:840 %bitcast_ln37_51 = bitcast i64 %select_ln37_24

]]></Node>
<StgValue><ssdm name="bitcast_ln37_51"/></StgValue>
</operation>

<operation id="2146" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:841 %tmp_78 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_51, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="2147" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="52" op_0_bw="64">
<![CDATA[
.preheader:842 %trunc_ln37_51 = trunc i64 %bitcast_ln37_51

]]></Node>
<StgValue><ssdm name="trunc_ln37_51"/></StgValue>
</operation>

<operation id="2148" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:843 %icmp_ln37_100 = icmp_ne  i11 %tmp_77, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_100"/></StgValue>
</operation>

<operation id="2149" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:844 %icmp_ln37_101 = icmp_eq  i52 %trunc_ln37_50, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_101"/></StgValue>
</operation>

<operation id="2150" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:845 %or_ln37_50 = or i1 %icmp_ln37_101, i1 %icmp_ln37_100

]]></Node>
<StgValue><ssdm name="or_ln37_50"/></StgValue>
</operation>

<operation id="2151" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:846 %icmp_ln37_102 = icmp_ne  i11 %tmp_78, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_102"/></StgValue>
</operation>

<operation id="2152" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:847 %icmp_ln37_103 = icmp_eq  i52 %trunc_ln37_51, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_103"/></StgValue>
</operation>

<operation id="2153" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:848 %or_ln37_51 = or i1 %icmp_ln37_103, i1 %icmp_ln37_102

]]></Node>
<StgValue><ssdm name="or_ln37_51"/></StgValue>
</operation>

<operation id="2154" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:849 %and_ln37_50 = and i1 %or_ln37_50, i1 %or_ln37_51

]]></Node>
<StgValue><ssdm name="and_ln37_50"/></StgValue>
</operation>

<operation id="2155" st_id="76" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:850 %tmp_79 = fcmp_olt  i64 %p_24, i64 %select_ln37_24

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="2156" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:851 %and_ln37_51 = and i1 %and_ln37_50, i1 %tmp_79

]]></Node>
<StgValue><ssdm name="and_ln37_51"/></StgValue>
</operation>

<operation id="2157" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:852 %select_ln37_25 = select i1 %and_ln37_51, i64 %p_24, i64 %select_ln37_24

]]></Node>
<StgValue><ssdm name="select_ln37_25"/></StgValue>
</operation>

<operation id="2158" st_id="76" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1484 %p_51 = dadd i64 %add3_51, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_51"/></StgValue>
</operation>

<operation id="2159" st_id="76" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1508 %p_52 = dadd i64 %add3_52, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_52"/></StgValue>
</operation>

<operation id="2160" st_id="76" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1532 %p_53 = dadd i64 %add3_53, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_53"/></StgValue>
</operation>

<operation id="2161" st_id="76" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1556 %p_54 = dadd i64 %add3_54, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_54"/></StgValue>
</operation>

<operation id="2162" st_id="76" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1579 %add3_55 = dadd i64 %llike_load_59, i64 %bitcast_ln35_56

]]></Node>
<StgValue><ssdm name="add3_55"/></StgValue>
</operation>

<operation id="2163" st_id="76" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1603 %add3_56 = dadd i64 %llike_load_60, i64 %bitcast_ln35_57

]]></Node>
<StgValue><ssdm name="add3_56"/></StgValue>
</operation>

<operation id="2164" st_id="76" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1627 %add3_57 = dadd i64 %llike_load_61, i64 %bitcast_ln35_58

]]></Node>
<StgValue><ssdm name="add3_57"/></StgValue>
</operation>

<operation id="2165" st_id="76" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1651 %add3_58 = dadd i64 %llike_load_62, i64 %bitcast_ln35_59

]]></Node>
<StgValue><ssdm name="add3_58"/></StgValue>
</operation>

<operation id="2166" st_id="76" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1675 %add3_59 = dadd i64 %llike_load_63, i64 %bitcast_ln35_60

]]></Node>
<StgValue><ssdm name="add3_59"/></StgValue>
</operation>

<operation id="2167" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1698 %bitcast_ln35_61 = bitcast i64 %transition_load_63

]]></Node>
<StgValue><ssdm name="bitcast_ln35_61"/></StgValue>
</operation>

<operation id="2168" st_id="76" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1699 %add3_60 = dadd i64 %llike_load_64, i64 %bitcast_ln35_61

]]></Node>
<StgValue><ssdm name="add3_60"/></StgValue>
</operation>

<operation id="2169" st_id="76" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="64" op_0_bw="14">
<![CDATA[
.preheader:1717 %llike_load_65 = load i14 %llike_addr_68

]]></Node>
<StgValue><ssdm name="llike_load_65"/></StgValue>
</operation>

<operation id="2170" st_id="76" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="64" op_0_bw="12">
<![CDATA[
.preheader:1721 %transition_load_64 = load i12 %transition_addr_64

]]></Node>
<StgValue><ssdm name="transition_load_64"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="2171" st_id="77" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:874 %tmp_82 = fcmp_olt  i64 %p_25, i64 %select_ln37_25

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="2172" st_id="77" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1508 %p_52 = dadd i64 %add3_52, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_52"/></StgValue>
</operation>

<operation id="2173" st_id="77" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1532 %p_53 = dadd i64 %add3_53, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_53"/></StgValue>
</operation>

<operation id="2174" st_id="77" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1556 %p_54 = dadd i64 %add3_54, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_54"/></StgValue>
</operation>

<operation id="2175" st_id="77" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1580 %p_55 = dadd i64 %add3_55, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_55"/></StgValue>
</operation>

<operation id="2176" st_id="77" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1603 %add3_56 = dadd i64 %llike_load_60, i64 %bitcast_ln35_57

]]></Node>
<StgValue><ssdm name="add3_56"/></StgValue>
</operation>

<operation id="2177" st_id="77" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1627 %add3_57 = dadd i64 %llike_load_61, i64 %bitcast_ln35_58

]]></Node>
<StgValue><ssdm name="add3_57"/></StgValue>
</operation>

<operation id="2178" st_id="77" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1651 %add3_58 = dadd i64 %llike_load_62, i64 %bitcast_ln35_59

]]></Node>
<StgValue><ssdm name="add3_58"/></StgValue>
</operation>

<operation id="2179" st_id="77" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1675 %add3_59 = dadd i64 %llike_load_63, i64 %bitcast_ln35_60

]]></Node>
<StgValue><ssdm name="add3_59"/></StgValue>
</operation>

<operation id="2180" st_id="77" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1699 %add3_60 = dadd i64 %llike_load_64, i64 %bitcast_ln35_61

]]></Node>
<StgValue><ssdm name="add3_60"/></StgValue>
</operation>

<operation id="2181" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1722 %bitcast_ln35_62 = bitcast i64 %transition_load_64

]]></Node>
<StgValue><ssdm name="bitcast_ln35_62"/></StgValue>
</operation>

<operation id="2182" st_id="77" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1723 %add3_61 = dadd i64 %llike_load_65, i64 %bitcast_ln35_62

]]></Node>
<StgValue><ssdm name="add3_61"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="2183" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="64" op_0_bw="64">
<![CDATA[
.preheader:861 %bitcast_ln37_52 = bitcast i64 %p_25

]]></Node>
<StgValue><ssdm name="bitcast_ln37_52"/></StgValue>
</operation>

<operation id="2184" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:862 %tmp_80 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_52, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="2185" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="52" op_0_bw="64">
<![CDATA[
.preheader:863 %trunc_ln37_52 = trunc i64 %bitcast_ln37_52

]]></Node>
<StgValue><ssdm name="trunc_ln37_52"/></StgValue>
</operation>

<operation id="2186" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="64" op_0_bw="64">
<![CDATA[
.preheader:864 %bitcast_ln37_53 = bitcast i64 %select_ln37_25

]]></Node>
<StgValue><ssdm name="bitcast_ln37_53"/></StgValue>
</operation>

<operation id="2187" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:865 %tmp_81 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_53, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="2188" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="52" op_0_bw="64">
<![CDATA[
.preheader:866 %trunc_ln37_53 = trunc i64 %bitcast_ln37_53

]]></Node>
<StgValue><ssdm name="trunc_ln37_53"/></StgValue>
</operation>

<operation id="2189" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:867 %icmp_ln37_104 = icmp_ne  i11 %tmp_80, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_104"/></StgValue>
</operation>

<operation id="2190" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:868 %icmp_ln37_105 = icmp_eq  i52 %trunc_ln37_52, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_105"/></StgValue>
</operation>

<operation id="2191" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:869 %or_ln37_52 = or i1 %icmp_ln37_105, i1 %icmp_ln37_104

]]></Node>
<StgValue><ssdm name="or_ln37_52"/></StgValue>
</operation>

<operation id="2192" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:870 %icmp_ln37_106 = icmp_ne  i11 %tmp_81, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_106"/></StgValue>
</operation>

<operation id="2193" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:871 %icmp_ln37_107 = icmp_eq  i52 %trunc_ln37_53, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_107"/></StgValue>
</operation>

<operation id="2194" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:872 %or_ln37_53 = or i1 %icmp_ln37_107, i1 %icmp_ln37_106

]]></Node>
<StgValue><ssdm name="or_ln37_53"/></StgValue>
</operation>

<operation id="2195" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:873 %and_ln37_52 = and i1 %or_ln37_52, i1 %or_ln37_53

]]></Node>
<StgValue><ssdm name="and_ln37_52"/></StgValue>
</operation>

<operation id="2196" st_id="78" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:874 %tmp_82 = fcmp_olt  i64 %p_25, i64 %select_ln37_25

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="2197" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:875 %and_ln37_53 = and i1 %and_ln37_52, i1 %tmp_82

]]></Node>
<StgValue><ssdm name="and_ln37_53"/></StgValue>
</operation>

<operation id="2198" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:876 %select_ln37_26 = select i1 %and_ln37_53, i64 %p_25, i64 %select_ln37_25

]]></Node>
<StgValue><ssdm name="select_ln37_26"/></StgValue>
</operation>

<operation id="2199" st_id="78" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1532 %p_53 = dadd i64 %add3_53, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_53"/></StgValue>
</operation>

<operation id="2200" st_id="78" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1556 %p_54 = dadd i64 %add3_54, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_54"/></StgValue>
</operation>

<operation id="2201" st_id="78" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1580 %p_55 = dadd i64 %add3_55, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_55"/></StgValue>
</operation>

<operation id="2202" st_id="78" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1604 %p_56 = dadd i64 %add3_56, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_56"/></StgValue>
</operation>

<operation id="2203" st_id="78" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1627 %add3_57 = dadd i64 %llike_load_61, i64 %bitcast_ln35_58

]]></Node>
<StgValue><ssdm name="add3_57"/></StgValue>
</operation>

<operation id="2204" st_id="78" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1651 %add3_58 = dadd i64 %llike_load_62, i64 %bitcast_ln35_59

]]></Node>
<StgValue><ssdm name="add3_58"/></StgValue>
</operation>

<operation id="2205" st_id="78" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1675 %add3_59 = dadd i64 %llike_load_63, i64 %bitcast_ln35_60

]]></Node>
<StgValue><ssdm name="add3_59"/></StgValue>
</operation>

<operation id="2206" st_id="78" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1699 %add3_60 = dadd i64 %llike_load_64, i64 %bitcast_ln35_61

]]></Node>
<StgValue><ssdm name="add3_60"/></StgValue>
</operation>

<operation id="2207" st_id="78" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1723 %add3_61 = dadd i64 %llike_load_65, i64 %bitcast_ln35_62

]]></Node>
<StgValue><ssdm name="add3_61"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="2208" st_id="79" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:898 %tmp_85 = fcmp_olt  i64 %p_26, i64 %select_ln37_26

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="2209" st_id="79" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1556 %p_54 = dadd i64 %add3_54, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_54"/></StgValue>
</operation>

<operation id="2210" st_id="79" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1580 %p_55 = dadd i64 %add3_55, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_55"/></StgValue>
</operation>

<operation id="2211" st_id="79" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1604 %p_56 = dadd i64 %add3_56, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_56"/></StgValue>
</operation>

<operation id="2212" st_id="79" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1628 %p_57 = dadd i64 %add3_57, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_57"/></StgValue>
</operation>

<operation id="2213" st_id="79" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1651 %add3_58 = dadd i64 %llike_load_62, i64 %bitcast_ln35_59

]]></Node>
<StgValue><ssdm name="add3_58"/></StgValue>
</operation>

<operation id="2214" st_id="79" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1675 %add3_59 = dadd i64 %llike_load_63, i64 %bitcast_ln35_60

]]></Node>
<StgValue><ssdm name="add3_59"/></StgValue>
</operation>

<operation id="2215" st_id="79" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1699 %add3_60 = dadd i64 %llike_load_64, i64 %bitcast_ln35_61

]]></Node>
<StgValue><ssdm name="add3_60"/></StgValue>
</operation>

<operation id="2216" st_id="79" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1723 %add3_61 = dadd i64 %llike_load_65, i64 %bitcast_ln35_62

]]></Node>
<StgValue><ssdm name="add3_61"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="2217" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="64" op_0_bw="64">
<![CDATA[
.preheader:885 %bitcast_ln37_54 = bitcast i64 %p_26

]]></Node>
<StgValue><ssdm name="bitcast_ln37_54"/></StgValue>
</operation>

<operation id="2218" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:886 %tmp_83 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_54, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="2219" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="52" op_0_bw="64">
<![CDATA[
.preheader:887 %trunc_ln37_54 = trunc i64 %bitcast_ln37_54

]]></Node>
<StgValue><ssdm name="trunc_ln37_54"/></StgValue>
</operation>

<operation id="2220" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="64" op_0_bw="64">
<![CDATA[
.preheader:888 %bitcast_ln37_55 = bitcast i64 %select_ln37_26

]]></Node>
<StgValue><ssdm name="bitcast_ln37_55"/></StgValue>
</operation>

<operation id="2221" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:889 %tmp_84 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_55, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="2222" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="52" op_0_bw="64">
<![CDATA[
.preheader:890 %trunc_ln37_55 = trunc i64 %bitcast_ln37_55

]]></Node>
<StgValue><ssdm name="trunc_ln37_55"/></StgValue>
</operation>

<operation id="2223" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:891 %icmp_ln37_108 = icmp_ne  i11 %tmp_83, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_108"/></StgValue>
</operation>

<operation id="2224" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:892 %icmp_ln37_109 = icmp_eq  i52 %trunc_ln37_54, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_109"/></StgValue>
</operation>

<operation id="2225" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:893 %or_ln37_54 = or i1 %icmp_ln37_109, i1 %icmp_ln37_108

]]></Node>
<StgValue><ssdm name="or_ln37_54"/></StgValue>
</operation>

<operation id="2226" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:894 %icmp_ln37_110 = icmp_ne  i11 %tmp_84, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_110"/></StgValue>
</operation>

<operation id="2227" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:895 %icmp_ln37_111 = icmp_eq  i52 %trunc_ln37_55, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_111"/></StgValue>
</operation>

<operation id="2228" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:896 %or_ln37_55 = or i1 %icmp_ln37_111, i1 %icmp_ln37_110

]]></Node>
<StgValue><ssdm name="or_ln37_55"/></StgValue>
</operation>

<operation id="2229" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:897 %and_ln37_54 = and i1 %or_ln37_54, i1 %or_ln37_55

]]></Node>
<StgValue><ssdm name="and_ln37_54"/></StgValue>
</operation>

<operation id="2230" st_id="80" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:898 %tmp_85 = fcmp_olt  i64 %p_26, i64 %select_ln37_26

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="2231" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:899 %and_ln37_55 = and i1 %and_ln37_54, i1 %tmp_85

]]></Node>
<StgValue><ssdm name="and_ln37_55"/></StgValue>
</operation>

<operation id="2232" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:900 %select_ln37_27 = select i1 %and_ln37_55, i64 %p_26, i64 %select_ln37_26

]]></Node>
<StgValue><ssdm name="select_ln37_27"/></StgValue>
</operation>

<operation id="2233" st_id="80" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1556 %p_54 = dadd i64 %add3_54, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_54"/></StgValue>
</operation>

<operation id="2234" st_id="80" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1580 %p_55 = dadd i64 %add3_55, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_55"/></StgValue>
</operation>

<operation id="2235" st_id="80" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1604 %p_56 = dadd i64 %add3_56, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_56"/></StgValue>
</operation>

<operation id="2236" st_id="80" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1628 %p_57 = dadd i64 %add3_57, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_57"/></StgValue>
</operation>

<operation id="2237" st_id="80" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1652 %p_58 = dadd i64 %add3_58, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_58"/></StgValue>
</operation>

<operation id="2238" st_id="80" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1676 %p_59 = dadd i64 %add3_59, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_59"/></StgValue>
</operation>

<operation id="2239" st_id="80" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1699 %add3_60 = dadd i64 %llike_load_64, i64 %bitcast_ln35_61

]]></Node>
<StgValue><ssdm name="add3_60"/></StgValue>
</operation>

<operation id="2240" st_id="80" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1723 %add3_61 = dadd i64 %llike_load_65, i64 %bitcast_ln35_62

]]></Node>
<StgValue><ssdm name="add3_61"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="2241" st_id="81" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:922 %tmp_88 = fcmp_olt  i64 %p_27, i64 %select_ln37_27

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="2242" st_id="81" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1580 %p_55 = dadd i64 %add3_55, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_55"/></StgValue>
</operation>

<operation id="2243" st_id="81" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1604 %p_56 = dadd i64 %add3_56, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_56"/></StgValue>
</operation>

<operation id="2244" st_id="81" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1628 %p_57 = dadd i64 %add3_57, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_57"/></StgValue>
</operation>

<operation id="2245" st_id="81" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1652 %p_58 = dadd i64 %add3_58, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_58"/></StgValue>
</operation>

<operation id="2246" st_id="81" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1676 %p_59 = dadd i64 %add3_59, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_59"/></StgValue>
</operation>

<operation id="2247" st_id="81" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1700 %p_60 = dadd i64 %add3_60, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_60"/></StgValue>
</operation>

<operation id="2248" st_id="81" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1723 %add3_61 = dadd i64 %llike_load_65, i64 %bitcast_ln35_62

]]></Node>
<StgValue><ssdm name="add3_61"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="2249" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="64">
<![CDATA[
.preheader:909 %bitcast_ln37_56 = bitcast i64 %p_27

]]></Node>
<StgValue><ssdm name="bitcast_ln37_56"/></StgValue>
</operation>

<operation id="2250" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:910 %tmp_86 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_56, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="2251" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="52" op_0_bw="64">
<![CDATA[
.preheader:911 %trunc_ln37_56 = trunc i64 %bitcast_ln37_56

]]></Node>
<StgValue><ssdm name="trunc_ln37_56"/></StgValue>
</operation>

<operation id="2252" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="64" op_0_bw="64">
<![CDATA[
.preheader:912 %bitcast_ln37_57 = bitcast i64 %select_ln37_27

]]></Node>
<StgValue><ssdm name="bitcast_ln37_57"/></StgValue>
</operation>

<operation id="2253" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:913 %tmp_87 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_57, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="2254" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="52" op_0_bw="64">
<![CDATA[
.preheader:914 %trunc_ln37_57 = trunc i64 %bitcast_ln37_57

]]></Node>
<StgValue><ssdm name="trunc_ln37_57"/></StgValue>
</operation>

<operation id="2255" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:915 %icmp_ln37_112 = icmp_ne  i11 %tmp_86, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_112"/></StgValue>
</operation>

<operation id="2256" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:916 %icmp_ln37_113 = icmp_eq  i52 %trunc_ln37_56, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_113"/></StgValue>
</operation>

<operation id="2257" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:917 %or_ln37_56 = or i1 %icmp_ln37_113, i1 %icmp_ln37_112

]]></Node>
<StgValue><ssdm name="or_ln37_56"/></StgValue>
</operation>

<operation id="2258" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:918 %icmp_ln37_114 = icmp_ne  i11 %tmp_87, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_114"/></StgValue>
</operation>

<operation id="2259" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:919 %icmp_ln37_115 = icmp_eq  i52 %trunc_ln37_57, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_115"/></StgValue>
</operation>

<operation id="2260" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:920 %or_ln37_57 = or i1 %icmp_ln37_115, i1 %icmp_ln37_114

]]></Node>
<StgValue><ssdm name="or_ln37_57"/></StgValue>
</operation>

<operation id="2261" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:921 %and_ln37_56 = and i1 %or_ln37_56, i1 %or_ln37_57

]]></Node>
<StgValue><ssdm name="and_ln37_56"/></StgValue>
</operation>

<operation id="2262" st_id="82" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:922 %tmp_88 = fcmp_olt  i64 %p_27, i64 %select_ln37_27

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="2263" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:923 %and_ln37_57 = and i1 %and_ln37_56, i1 %tmp_88

]]></Node>
<StgValue><ssdm name="and_ln37_57"/></StgValue>
</operation>

<operation id="2264" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:924 %select_ln37_28 = select i1 %and_ln37_57, i64 %p_27, i64 %select_ln37_27

]]></Node>
<StgValue><ssdm name="select_ln37_28"/></StgValue>
</operation>

<operation id="2265" st_id="82" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1604 %p_56 = dadd i64 %add3_56, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_56"/></StgValue>
</operation>

<operation id="2266" st_id="82" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1628 %p_57 = dadd i64 %add3_57, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_57"/></StgValue>
</operation>

<operation id="2267" st_id="82" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1652 %p_58 = dadd i64 %add3_58, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_58"/></StgValue>
</operation>

<operation id="2268" st_id="82" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1676 %p_59 = dadd i64 %add3_59, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_59"/></StgValue>
</operation>

<operation id="2269" st_id="82" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1700 %p_60 = dadd i64 %add3_60, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_60"/></StgValue>
</operation>

<operation id="2270" st_id="82" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1724 %p_61 = dadd i64 %add3_61, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_61"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="2271" st_id="83" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:946 %tmp_91 = fcmp_olt  i64 %p_28, i64 %select_ln37_28

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="2272" st_id="83" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1628 %p_57 = dadd i64 %add3_57, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_57"/></StgValue>
</operation>

<operation id="2273" st_id="83" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1652 %p_58 = dadd i64 %add3_58, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_58"/></StgValue>
</operation>

<operation id="2274" st_id="83" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1676 %p_59 = dadd i64 %add3_59, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_59"/></StgValue>
</operation>

<operation id="2275" st_id="83" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1700 %p_60 = dadd i64 %add3_60, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_60"/></StgValue>
</operation>

<operation id="2276" st_id="83" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1724 %p_61 = dadd i64 %add3_61, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_61"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="2277" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="64" op_0_bw="64">
<![CDATA[
.preheader:933 %bitcast_ln37_58 = bitcast i64 %p_28

]]></Node>
<StgValue><ssdm name="bitcast_ln37_58"/></StgValue>
</operation>

<operation id="2278" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:934 %tmp_89 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_58, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="2279" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="52" op_0_bw="64">
<![CDATA[
.preheader:935 %trunc_ln37_58 = trunc i64 %bitcast_ln37_58

]]></Node>
<StgValue><ssdm name="trunc_ln37_58"/></StgValue>
</operation>

<operation id="2280" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="64" op_0_bw="64">
<![CDATA[
.preheader:936 %bitcast_ln37_59 = bitcast i64 %select_ln37_28

]]></Node>
<StgValue><ssdm name="bitcast_ln37_59"/></StgValue>
</operation>

<operation id="2281" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:937 %tmp_90 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_59, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="2282" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="52" op_0_bw="64">
<![CDATA[
.preheader:938 %trunc_ln37_59 = trunc i64 %bitcast_ln37_59

]]></Node>
<StgValue><ssdm name="trunc_ln37_59"/></StgValue>
</operation>

<operation id="2283" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:939 %icmp_ln37_116 = icmp_ne  i11 %tmp_89, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_116"/></StgValue>
</operation>

<operation id="2284" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:940 %icmp_ln37_117 = icmp_eq  i52 %trunc_ln37_58, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_117"/></StgValue>
</operation>

<operation id="2285" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:941 %or_ln37_58 = or i1 %icmp_ln37_117, i1 %icmp_ln37_116

]]></Node>
<StgValue><ssdm name="or_ln37_58"/></StgValue>
</operation>

<operation id="2286" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:942 %icmp_ln37_118 = icmp_ne  i11 %tmp_90, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_118"/></StgValue>
</operation>

<operation id="2287" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:943 %icmp_ln37_119 = icmp_eq  i52 %trunc_ln37_59, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_119"/></StgValue>
</operation>

<operation id="2288" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:944 %or_ln37_59 = or i1 %icmp_ln37_119, i1 %icmp_ln37_118

]]></Node>
<StgValue><ssdm name="or_ln37_59"/></StgValue>
</operation>

<operation id="2289" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:945 %and_ln37_58 = and i1 %or_ln37_58, i1 %or_ln37_59

]]></Node>
<StgValue><ssdm name="and_ln37_58"/></StgValue>
</operation>

<operation id="2290" st_id="84" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:946 %tmp_91 = fcmp_olt  i64 %p_28, i64 %select_ln37_28

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="2291" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:947 %and_ln37_59 = and i1 %and_ln37_58, i1 %tmp_91

]]></Node>
<StgValue><ssdm name="and_ln37_59"/></StgValue>
</operation>

<operation id="2292" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:948 %select_ln37_29 = select i1 %and_ln37_59, i64 %p_28, i64 %select_ln37_28

]]></Node>
<StgValue><ssdm name="select_ln37_29"/></StgValue>
</operation>

<operation id="2293" st_id="84" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1652 %p_58 = dadd i64 %add3_58, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_58"/></StgValue>
</operation>

<operation id="2294" st_id="84" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1676 %p_59 = dadd i64 %add3_59, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_59"/></StgValue>
</operation>

<operation id="2295" st_id="84" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1700 %p_60 = dadd i64 %add3_60, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_60"/></StgValue>
</operation>

<operation id="2296" st_id="84" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1724 %p_61 = dadd i64 %add3_61, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_61"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="2297" st_id="85" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:970 %tmp_94 = fcmp_olt  i64 %p_29, i64 %select_ln37_29

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="2298" st_id="85" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1700 %p_60 = dadd i64 %add3_60, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_60"/></StgValue>
</operation>

<operation id="2299" st_id="85" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1724 %p_61 = dadd i64 %add3_61, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_61"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="2300" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="64" op_0_bw="64">
<![CDATA[
.preheader:957 %bitcast_ln37_60 = bitcast i64 %p_29

]]></Node>
<StgValue><ssdm name="bitcast_ln37_60"/></StgValue>
</operation>

<operation id="2301" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:958 %tmp_92 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_60, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="2302" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="52" op_0_bw="64">
<![CDATA[
.preheader:959 %trunc_ln37_60 = trunc i64 %bitcast_ln37_60

]]></Node>
<StgValue><ssdm name="trunc_ln37_60"/></StgValue>
</operation>

<operation id="2303" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="64" op_0_bw="64">
<![CDATA[
.preheader:960 %bitcast_ln37_61 = bitcast i64 %select_ln37_29

]]></Node>
<StgValue><ssdm name="bitcast_ln37_61"/></StgValue>
</operation>

<operation id="2304" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:961 %tmp_93 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_61, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="2305" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="52" op_0_bw="64">
<![CDATA[
.preheader:962 %trunc_ln37_61 = trunc i64 %bitcast_ln37_61

]]></Node>
<StgValue><ssdm name="trunc_ln37_61"/></StgValue>
</operation>

<operation id="2306" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:963 %icmp_ln37_120 = icmp_ne  i11 %tmp_92, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_120"/></StgValue>
</operation>

<operation id="2307" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:964 %icmp_ln37_121 = icmp_eq  i52 %trunc_ln37_60, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_121"/></StgValue>
</operation>

<operation id="2308" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:965 %or_ln37_60 = or i1 %icmp_ln37_121, i1 %icmp_ln37_120

]]></Node>
<StgValue><ssdm name="or_ln37_60"/></StgValue>
</operation>

<operation id="2309" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:966 %icmp_ln37_122 = icmp_ne  i11 %tmp_93, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_122"/></StgValue>
</operation>

<operation id="2310" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:967 %icmp_ln37_123 = icmp_eq  i52 %trunc_ln37_61, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_123"/></StgValue>
</operation>

<operation id="2311" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:968 %or_ln37_61 = or i1 %icmp_ln37_123, i1 %icmp_ln37_122

]]></Node>
<StgValue><ssdm name="or_ln37_61"/></StgValue>
</operation>

<operation id="2312" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:969 %and_ln37_60 = and i1 %or_ln37_60, i1 %or_ln37_61

]]></Node>
<StgValue><ssdm name="and_ln37_60"/></StgValue>
</operation>

<operation id="2313" st_id="86" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:970 %tmp_94 = fcmp_olt  i64 %p_29, i64 %select_ln37_29

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="2314" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:971 %and_ln37_61 = and i1 %and_ln37_60, i1 %tmp_94

]]></Node>
<StgValue><ssdm name="and_ln37_61"/></StgValue>
</operation>

<operation id="2315" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:972 %select_ln37_30 = select i1 %and_ln37_61, i64 %p_29, i64 %select_ln37_29

]]></Node>
<StgValue><ssdm name="select_ln37_30"/></StgValue>
</operation>

<operation id="2316" st_id="86" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1724 %p_61 = dadd i64 %add3_61, i64 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="p_61"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="2317" st_id="87" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:994 %tmp_97 = fcmp_olt  i64 %p_30, i64 %select_ln37_30

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="2318" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="64" op_0_bw="64">
<![CDATA[
.preheader:981 %bitcast_ln37_62 = bitcast i64 %p_30

]]></Node>
<StgValue><ssdm name="bitcast_ln37_62"/></StgValue>
</operation>

<operation id="2319" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:982 %tmp_95 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_62, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="2320" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="52" op_0_bw="64">
<![CDATA[
.preheader:983 %trunc_ln37_62 = trunc i64 %bitcast_ln37_62

]]></Node>
<StgValue><ssdm name="trunc_ln37_62"/></StgValue>
</operation>

<operation id="2321" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="64" op_0_bw="64">
<![CDATA[
.preheader:984 %bitcast_ln37_63 = bitcast i64 %select_ln37_30

]]></Node>
<StgValue><ssdm name="bitcast_ln37_63"/></StgValue>
</operation>

<operation id="2322" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:985 %tmp_96 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_63, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="2323" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="52" op_0_bw="64">
<![CDATA[
.preheader:986 %trunc_ln37_63 = trunc i64 %bitcast_ln37_63

]]></Node>
<StgValue><ssdm name="trunc_ln37_63"/></StgValue>
</operation>

<operation id="2324" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:987 %icmp_ln37_124 = icmp_ne  i11 %tmp_95, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_124"/></StgValue>
</operation>

<operation id="2325" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:988 %icmp_ln37_125 = icmp_eq  i52 %trunc_ln37_62, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_125"/></StgValue>
</operation>

<operation id="2326" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:989 %or_ln37_62 = or i1 %icmp_ln37_125, i1 %icmp_ln37_124

]]></Node>
<StgValue><ssdm name="or_ln37_62"/></StgValue>
</operation>

<operation id="2327" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:990 %icmp_ln37_126 = icmp_ne  i11 %tmp_96, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_126"/></StgValue>
</operation>

<operation id="2328" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:991 %icmp_ln37_127 = icmp_eq  i52 %trunc_ln37_63, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_127"/></StgValue>
</operation>

<operation id="2329" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:992 %or_ln37_63 = or i1 %icmp_ln37_127, i1 %icmp_ln37_126

]]></Node>
<StgValue><ssdm name="or_ln37_63"/></StgValue>
</operation>

<operation id="2330" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:993 %and_ln37_62 = and i1 %or_ln37_62, i1 %or_ln37_63

]]></Node>
<StgValue><ssdm name="and_ln37_62"/></StgValue>
</operation>

<operation id="2331" st_id="88" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:994 %tmp_97 = fcmp_olt  i64 %p_30, i64 %select_ln37_30

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="2332" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:995 %and_ln37_63 = and i1 %and_ln37_62, i1 %tmp_97

]]></Node>
<StgValue><ssdm name="and_ln37_63"/></StgValue>
</operation>

<operation id="2333" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:996 %select_ln37_31 = select i1 %and_ln37_63, i64 %p_30, i64 %select_ln37_30

]]></Node>
<StgValue><ssdm name="select_ln37_31"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="2334" st_id="89" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1018 %tmp_100 = fcmp_olt  i64 %p_31, i64 %select_ln37_31

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="2335" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1005 %bitcast_ln37_64 = bitcast i64 %p_31

]]></Node>
<StgValue><ssdm name="bitcast_ln37_64"/></StgValue>
</operation>

<operation id="2336" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1006 %tmp_98 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_64, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="2337" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1007 %trunc_ln37_64 = trunc i64 %bitcast_ln37_64

]]></Node>
<StgValue><ssdm name="trunc_ln37_64"/></StgValue>
</operation>

<operation id="2338" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1008 %bitcast_ln37_65 = bitcast i64 %select_ln37_31

]]></Node>
<StgValue><ssdm name="bitcast_ln37_65"/></StgValue>
</operation>

<operation id="2339" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1009 %tmp_99 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_65, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="2340" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1010 %trunc_ln37_65 = trunc i64 %bitcast_ln37_65

]]></Node>
<StgValue><ssdm name="trunc_ln37_65"/></StgValue>
</operation>

<operation id="2341" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1011 %icmp_ln37_128 = icmp_ne  i11 %tmp_98, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_128"/></StgValue>
</operation>

<operation id="2342" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1012 %icmp_ln37_129 = icmp_eq  i52 %trunc_ln37_64, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_129"/></StgValue>
</operation>

<operation id="2343" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1013 %or_ln37_64 = or i1 %icmp_ln37_129, i1 %icmp_ln37_128

]]></Node>
<StgValue><ssdm name="or_ln37_64"/></StgValue>
</operation>

<operation id="2344" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1014 %icmp_ln37_130 = icmp_ne  i11 %tmp_99, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_130"/></StgValue>
</operation>

<operation id="2345" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1015 %icmp_ln37_131 = icmp_eq  i52 %trunc_ln37_65, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_131"/></StgValue>
</operation>

<operation id="2346" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1016 %or_ln37_65 = or i1 %icmp_ln37_131, i1 %icmp_ln37_130

]]></Node>
<StgValue><ssdm name="or_ln37_65"/></StgValue>
</operation>

<operation id="2347" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1017 %and_ln37_64 = and i1 %or_ln37_64, i1 %or_ln37_65

]]></Node>
<StgValue><ssdm name="and_ln37_64"/></StgValue>
</operation>

<operation id="2348" st_id="90" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1018 %tmp_100 = fcmp_olt  i64 %p_31, i64 %select_ln37_31

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="2349" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1019 %and_ln37_65 = and i1 %and_ln37_64, i1 %tmp_100

]]></Node>
<StgValue><ssdm name="and_ln37_65"/></StgValue>
</operation>

<operation id="2350" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1020 %select_ln37_32 = select i1 %and_ln37_65, i64 %p_31, i64 %select_ln37_31

]]></Node>
<StgValue><ssdm name="select_ln37_32"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="2351" st_id="91" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1042 %tmp_103 = fcmp_olt  i64 %p_32, i64 %select_ln37_32

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="2352" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1029 %bitcast_ln37_66 = bitcast i64 %p_32

]]></Node>
<StgValue><ssdm name="bitcast_ln37_66"/></StgValue>
</operation>

<operation id="2353" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1030 %tmp_101 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_66, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="2354" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1031 %trunc_ln37_66 = trunc i64 %bitcast_ln37_66

]]></Node>
<StgValue><ssdm name="trunc_ln37_66"/></StgValue>
</operation>

<operation id="2355" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1032 %bitcast_ln37_67 = bitcast i64 %select_ln37_32

]]></Node>
<StgValue><ssdm name="bitcast_ln37_67"/></StgValue>
</operation>

<operation id="2356" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1033 %tmp_102 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_67, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="2357" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1034 %trunc_ln37_67 = trunc i64 %bitcast_ln37_67

]]></Node>
<StgValue><ssdm name="trunc_ln37_67"/></StgValue>
</operation>

<operation id="2358" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1035 %icmp_ln37_132 = icmp_ne  i11 %tmp_101, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_132"/></StgValue>
</operation>

<operation id="2359" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1036 %icmp_ln37_133 = icmp_eq  i52 %trunc_ln37_66, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_133"/></StgValue>
</operation>

<operation id="2360" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1037 %or_ln37_66 = or i1 %icmp_ln37_133, i1 %icmp_ln37_132

]]></Node>
<StgValue><ssdm name="or_ln37_66"/></StgValue>
</operation>

<operation id="2361" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1038 %icmp_ln37_134 = icmp_ne  i11 %tmp_102, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_134"/></StgValue>
</operation>

<operation id="2362" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1039 %icmp_ln37_135 = icmp_eq  i52 %trunc_ln37_67, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_135"/></StgValue>
</operation>

<operation id="2363" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1040 %or_ln37_67 = or i1 %icmp_ln37_135, i1 %icmp_ln37_134

]]></Node>
<StgValue><ssdm name="or_ln37_67"/></StgValue>
</operation>

<operation id="2364" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1041 %and_ln37_66 = and i1 %or_ln37_66, i1 %or_ln37_67

]]></Node>
<StgValue><ssdm name="and_ln37_66"/></StgValue>
</operation>

<operation id="2365" st_id="92" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1042 %tmp_103 = fcmp_olt  i64 %p_32, i64 %select_ln37_32

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="2366" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1043 %and_ln37_67 = and i1 %and_ln37_66, i1 %tmp_103

]]></Node>
<StgValue><ssdm name="and_ln37_67"/></StgValue>
</operation>

<operation id="2367" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1044 %select_ln37_33 = select i1 %and_ln37_67, i64 %p_32, i64 %select_ln37_32

]]></Node>
<StgValue><ssdm name="select_ln37_33"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="2368" st_id="93" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1066 %tmp_106 = fcmp_olt  i64 %p_33, i64 %select_ln37_33

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="2369" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1053 %bitcast_ln37_68 = bitcast i64 %p_33

]]></Node>
<StgValue><ssdm name="bitcast_ln37_68"/></StgValue>
</operation>

<operation id="2370" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1054 %tmp_104 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_68, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="2371" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1055 %trunc_ln37_68 = trunc i64 %bitcast_ln37_68

]]></Node>
<StgValue><ssdm name="trunc_ln37_68"/></StgValue>
</operation>

<operation id="2372" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1056 %bitcast_ln37_69 = bitcast i64 %select_ln37_33

]]></Node>
<StgValue><ssdm name="bitcast_ln37_69"/></StgValue>
</operation>

<operation id="2373" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1057 %tmp_105 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_69, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="2374" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1058 %trunc_ln37_69 = trunc i64 %bitcast_ln37_69

]]></Node>
<StgValue><ssdm name="trunc_ln37_69"/></StgValue>
</operation>

<operation id="2375" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1059 %icmp_ln37_136 = icmp_ne  i11 %tmp_104, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_136"/></StgValue>
</operation>

<operation id="2376" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1060 %icmp_ln37_137 = icmp_eq  i52 %trunc_ln37_68, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_137"/></StgValue>
</operation>

<operation id="2377" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1061 %or_ln37_68 = or i1 %icmp_ln37_137, i1 %icmp_ln37_136

]]></Node>
<StgValue><ssdm name="or_ln37_68"/></StgValue>
</operation>

<operation id="2378" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1062 %icmp_ln37_138 = icmp_ne  i11 %tmp_105, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_138"/></StgValue>
</operation>

<operation id="2379" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1063 %icmp_ln37_139 = icmp_eq  i52 %trunc_ln37_69, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_139"/></StgValue>
</operation>

<operation id="2380" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1064 %or_ln37_69 = or i1 %icmp_ln37_139, i1 %icmp_ln37_138

]]></Node>
<StgValue><ssdm name="or_ln37_69"/></StgValue>
</operation>

<operation id="2381" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1065 %and_ln37_68 = and i1 %or_ln37_68, i1 %or_ln37_69

]]></Node>
<StgValue><ssdm name="and_ln37_68"/></StgValue>
</operation>

<operation id="2382" st_id="94" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1066 %tmp_106 = fcmp_olt  i64 %p_33, i64 %select_ln37_33

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="2383" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1067 %and_ln37_69 = and i1 %and_ln37_68, i1 %tmp_106

]]></Node>
<StgValue><ssdm name="and_ln37_69"/></StgValue>
</operation>

<operation id="2384" st_id="94" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1068 %select_ln37_34 = select i1 %and_ln37_69, i64 %p_33, i64 %select_ln37_33

]]></Node>
<StgValue><ssdm name="select_ln37_34"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="2385" st_id="95" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1090 %tmp_109 = fcmp_olt  i64 %p_34, i64 %select_ln37_34

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="2386" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1077 %bitcast_ln37_70 = bitcast i64 %p_34

]]></Node>
<StgValue><ssdm name="bitcast_ln37_70"/></StgValue>
</operation>

<operation id="2387" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1078 %tmp_107 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_70, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="2388" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1079 %trunc_ln37_70 = trunc i64 %bitcast_ln37_70

]]></Node>
<StgValue><ssdm name="trunc_ln37_70"/></StgValue>
</operation>

<operation id="2389" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1080 %bitcast_ln37_71 = bitcast i64 %select_ln37_34

]]></Node>
<StgValue><ssdm name="bitcast_ln37_71"/></StgValue>
</operation>

<operation id="2390" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1081 %tmp_108 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_71, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="2391" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1082 %trunc_ln37_71 = trunc i64 %bitcast_ln37_71

]]></Node>
<StgValue><ssdm name="trunc_ln37_71"/></StgValue>
</operation>

<operation id="2392" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1083 %icmp_ln37_140 = icmp_ne  i11 %tmp_107, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_140"/></StgValue>
</operation>

<operation id="2393" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1084 %icmp_ln37_141 = icmp_eq  i52 %trunc_ln37_70, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_141"/></StgValue>
</operation>

<operation id="2394" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1085 %or_ln37_70 = or i1 %icmp_ln37_141, i1 %icmp_ln37_140

]]></Node>
<StgValue><ssdm name="or_ln37_70"/></StgValue>
</operation>

<operation id="2395" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1086 %icmp_ln37_142 = icmp_ne  i11 %tmp_108, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_142"/></StgValue>
</operation>

<operation id="2396" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1087 %icmp_ln37_143 = icmp_eq  i52 %trunc_ln37_71, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_143"/></StgValue>
</operation>

<operation id="2397" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1088 %or_ln37_71 = or i1 %icmp_ln37_143, i1 %icmp_ln37_142

]]></Node>
<StgValue><ssdm name="or_ln37_71"/></StgValue>
</operation>

<operation id="2398" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1089 %and_ln37_70 = and i1 %or_ln37_70, i1 %or_ln37_71

]]></Node>
<StgValue><ssdm name="and_ln37_70"/></StgValue>
</operation>

<operation id="2399" st_id="96" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1090 %tmp_109 = fcmp_olt  i64 %p_34, i64 %select_ln37_34

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="2400" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1091 %and_ln37_71 = and i1 %and_ln37_70, i1 %tmp_109

]]></Node>
<StgValue><ssdm name="and_ln37_71"/></StgValue>
</operation>

<operation id="2401" st_id="96" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1092 %select_ln37_35 = select i1 %and_ln37_71, i64 %p_34, i64 %select_ln37_34

]]></Node>
<StgValue><ssdm name="select_ln37_35"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="2402" st_id="97" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1114 %tmp_112 = fcmp_olt  i64 %p_35, i64 %select_ln37_35

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="2403" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1101 %bitcast_ln37_72 = bitcast i64 %p_35

]]></Node>
<StgValue><ssdm name="bitcast_ln37_72"/></StgValue>
</operation>

<operation id="2404" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1102 %tmp_110 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_72, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="2405" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1103 %trunc_ln37_72 = trunc i64 %bitcast_ln37_72

]]></Node>
<StgValue><ssdm name="trunc_ln37_72"/></StgValue>
</operation>

<operation id="2406" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1104 %bitcast_ln37_73 = bitcast i64 %select_ln37_35

]]></Node>
<StgValue><ssdm name="bitcast_ln37_73"/></StgValue>
</operation>

<operation id="2407" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1105 %tmp_111 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_73, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="2408" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1106 %trunc_ln37_73 = trunc i64 %bitcast_ln37_73

]]></Node>
<StgValue><ssdm name="trunc_ln37_73"/></StgValue>
</operation>

<operation id="2409" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1107 %icmp_ln37_144 = icmp_ne  i11 %tmp_110, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_144"/></StgValue>
</operation>

<operation id="2410" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1108 %icmp_ln37_145 = icmp_eq  i52 %trunc_ln37_72, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_145"/></StgValue>
</operation>

<operation id="2411" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1109 %or_ln37_72 = or i1 %icmp_ln37_145, i1 %icmp_ln37_144

]]></Node>
<StgValue><ssdm name="or_ln37_72"/></StgValue>
</operation>

<operation id="2412" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1110 %icmp_ln37_146 = icmp_ne  i11 %tmp_111, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_146"/></StgValue>
</operation>

<operation id="2413" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1111 %icmp_ln37_147 = icmp_eq  i52 %trunc_ln37_73, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_147"/></StgValue>
</operation>

<operation id="2414" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1112 %or_ln37_73 = or i1 %icmp_ln37_147, i1 %icmp_ln37_146

]]></Node>
<StgValue><ssdm name="or_ln37_73"/></StgValue>
</operation>

<operation id="2415" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1113 %and_ln37_72 = and i1 %or_ln37_72, i1 %or_ln37_73

]]></Node>
<StgValue><ssdm name="and_ln37_72"/></StgValue>
</operation>

<operation id="2416" st_id="98" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1114 %tmp_112 = fcmp_olt  i64 %p_35, i64 %select_ln37_35

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="2417" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1115 %and_ln37_73 = and i1 %and_ln37_72, i1 %tmp_112

]]></Node>
<StgValue><ssdm name="and_ln37_73"/></StgValue>
</operation>

<operation id="2418" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1116 %select_ln37_36 = select i1 %and_ln37_73, i64 %p_35, i64 %select_ln37_35

]]></Node>
<StgValue><ssdm name="select_ln37_36"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="2419" st_id="99" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1138 %tmp_115 = fcmp_olt  i64 %p_36, i64 %select_ln37_36

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="2420" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1125 %bitcast_ln37_74 = bitcast i64 %p_36

]]></Node>
<StgValue><ssdm name="bitcast_ln37_74"/></StgValue>
</operation>

<operation id="2421" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1126 %tmp_113 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_74, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="2422" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1127 %trunc_ln37_74 = trunc i64 %bitcast_ln37_74

]]></Node>
<StgValue><ssdm name="trunc_ln37_74"/></StgValue>
</operation>

<operation id="2423" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1128 %bitcast_ln37_75 = bitcast i64 %select_ln37_36

]]></Node>
<StgValue><ssdm name="bitcast_ln37_75"/></StgValue>
</operation>

<operation id="2424" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1129 %tmp_114 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_75, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="2425" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1130 %trunc_ln37_75 = trunc i64 %bitcast_ln37_75

]]></Node>
<StgValue><ssdm name="trunc_ln37_75"/></StgValue>
</operation>

<operation id="2426" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1131 %icmp_ln37_148 = icmp_ne  i11 %tmp_113, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_148"/></StgValue>
</operation>

<operation id="2427" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1132 %icmp_ln37_149 = icmp_eq  i52 %trunc_ln37_74, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_149"/></StgValue>
</operation>

<operation id="2428" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1133 %or_ln37_74 = or i1 %icmp_ln37_149, i1 %icmp_ln37_148

]]></Node>
<StgValue><ssdm name="or_ln37_74"/></StgValue>
</operation>

<operation id="2429" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1134 %icmp_ln37_150 = icmp_ne  i11 %tmp_114, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_150"/></StgValue>
</operation>

<operation id="2430" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1135 %icmp_ln37_151 = icmp_eq  i52 %trunc_ln37_75, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_151"/></StgValue>
</operation>

<operation id="2431" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1136 %or_ln37_75 = or i1 %icmp_ln37_151, i1 %icmp_ln37_150

]]></Node>
<StgValue><ssdm name="or_ln37_75"/></StgValue>
</operation>

<operation id="2432" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1137 %and_ln37_74 = and i1 %or_ln37_74, i1 %or_ln37_75

]]></Node>
<StgValue><ssdm name="and_ln37_74"/></StgValue>
</operation>

<operation id="2433" st_id="100" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1138 %tmp_115 = fcmp_olt  i64 %p_36, i64 %select_ln37_36

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="2434" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1139 %and_ln37_75 = and i1 %and_ln37_74, i1 %tmp_115

]]></Node>
<StgValue><ssdm name="and_ln37_75"/></StgValue>
</operation>

<operation id="2435" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1140 %select_ln37_37 = select i1 %and_ln37_75, i64 %p_36, i64 %select_ln37_36

]]></Node>
<StgValue><ssdm name="select_ln37_37"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="2436" st_id="101" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1162 %tmp_118 = fcmp_olt  i64 %p_37, i64 %select_ln37_37

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="2437" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1149 %bitcast_ln37_76 = bitcast i64 %p_37

]]></Node>
<StgValue><ssdm name="bitcast_ln37_76"/></StgValue>
</operation>

<operation id="2438" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1150 %tmp_116 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_76, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="2439" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1151 %trunc_ln37_76 = trunc i64 %bitcast_ln37_76

]]></Node>
<StgValue><ssdm name="trunc_ln37_76"/></StgValue>
</operation>

<operation id="2440" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1152 %bitcast_ln37_77 = bitcast i64 %select_ln37_37

]]></Node>
<StgValue><ssdm name="bitcast_ln37_77"/></StgValue>
</operation>

<operation id="2441" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1153 %tmp_117 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_77, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="2442" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1154 %trunc_ln37_77 = trunc i64 %bitcast_ln37_77

]]></Node>
<StgValue><ssdm name="trunc_ln37_77"/></StgValue>
</operation>

<operation id="2443" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1155 %icmp_ln37_152 = icmp_ne  i11 %tmp_116, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_152"/></StgValue>
</operation>

<operation id="2444" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1156 %icmp_ln37_153 = icmp_eq  i52 %trunc_ln37_76, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_153"/></StgValue>
</operation>

<operation id="2445" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1157 %or_ln37_76 = or i1 %icmp_ln37_153, i1 %icmp_ln37_152

]]></Node>
<StgValue><ssdm name="or_ln37_76"/></StgValue>
</operation>

<operation id="2446" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1158 %icmp_ln37_154 = icmp_ne  i11 %tmp_117, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_154"/></StgValue>
</operation>

<operation id="2447" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1159 %icmp_ln37_155 = icmp_eq  i52 %trunc_ln37_77, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_155"/></StgValue>
</operation>

<operation id="2448" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1160 %or_ln37_77 = or i1 %icmp_ln37_155, i1 %icmp_ln37_154

]]></Node>
<StgValue><ssdm name="or_ln37_77"/></StgValue>
</operation>

<operation id="2449" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1161 %and_ln37_76 = and i1 %or_ln37_76, i1 %or_ln37_77

]]></Node>
<StgValue><ssdm name="and_ln37_76"/></StgValue>
</operation>

<operation id="2450" st_id="102" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1162 %tmp_118 = fcmp_olt  i64 %p_37, i64 %select_ln37_37

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="2451" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1163 %and_ln37_77 = and i1 %and_ln37_76, i1 %tmp_118

]]></Node>
<StgValue><ssdm name="and_ln37_77"/></StgValue>
</operation>

<operation id="2452" st_id="102" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1164 %select_ln37_38 = select i1 %and_ln37_77, i64 %p_37, i64 %select_ln37_37

]]></Node>
<StgValue><ssdm name="select_ln37_38"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="2453" st_id="103" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1186 %tmp_121 = fcmp_olt  i64 %p_38, i64 %select_ln37_38

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="2454" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1173 %bitcast_ln37_78 = bitcast i64 %p_38

]]></Node>
<StgValue><ssdm name="bitcast_ln37_78"/></StgValue>
</operation>

<operation id="2455" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1174 %tmp_119 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_78, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="2456" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1175 %trunc_ln37_78 = trunc i64 %bitcast_ln37_78

]]></Node>
<StgValue><ssdm name="trunc_ln37_78"/></StgValue>
</operation>

<operation id="2457" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1176 %bitcast_ln37_79 = bitcast i64 %select_ln37_38

]]></Node>
<StgValue><ssdm name="bitcast_ln37_79"/></StgValue>
</operation>

<operation id="2458" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1177 %tmp_120 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_79, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="2459" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1178 %trunc_ln37_79 = trunc i64 %bitcast_ln37_79

]]></Node>
<StgValue><ssdm name="trunc_ln37_79"/></StgValue>
</operation>

<operation id="2460" st_id="104" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1179 %icmp_ln37_156 = icmp_ne  i11 %tmp_119, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_156"/></StgValue>
</operation>

<operation id="2461" st_id="104" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1180 %icmp_ln37_157 = icmp_eq  i52 %trunc_ln37_78, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_157"/></StgValue>
</operation>

<operation id="2462" st_id="104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1181 %or_ln37_78 = or i1 %icmp_ln37_157, i1 %icmp_ln37_156

]]></Node>
<StgValue><ssdm name="or_ln37_78"/></StgValue>
</operation>

<operation id="2463" st_id="104" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1182 %icmp_ln37_158 = icmp_ne  i11 %tmp_120, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_158"/></StgValue>
</operation>

<operation id="2464" st_id="104" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1183 %icmp_ln37_159 = icmp_eq  i52 %trunc_ln37_79, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_159"/></StgValue>
</operation>

<operation id="2465" st_id="104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1184 %or_ln37_79 = or i1 %icmp_ln37_159, i1 %icmp_ln37_158

]]></Node>
<StgValue><ssdm name="or_ln37_79"/></StgValue>
</operation>

<operation id="2466" st_id="104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1185 %and_ln37_78 = and i1 %or_ln37_78, i1 %or_ln37_79

]]></Node>
<StgValue><ssdm name="and_ln37_78"/></StgValue>
</operation>

<operation id="2467" st_id="104" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1186 %tmp_121 = fcmp_olt  i64 %p_38, i64 %select_ln37_38

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="2468" st_id="104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1187 %and_ln37_79 = and i1 %and_ln37_78, i1 %tmp_121

]]></Node>
<StgValue><ssdm name="and_ln37_79"/></StgValue>
</operation>

<operation id="2469" st_id="104" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1188 %select_ln37_39 = select i1 %and_ln37_79, i64 %p_38, i64 %select_ln37_38

]]></Node>
<StgValue><ssdm name="select_ln37_39"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="2470" st_id="105" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1210 %tmp_124 = fcmp_olt  i64 %p_39, i64 %select_ln37_39

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="2471" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1197 %bitcast_ln37_80 = bitcast i64 %p_39

]]></Node>
<StgValue><ssdm name="bitcast_ln37_80"/></StgValue>
</operation>

<operation id="2472" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1198 %tmp_122 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_80, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="2473" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1199 %trunc_ln37_80 = trunc i64 %bitcast_ln37_80

]]></Node>
<StgValue><ssdm name="trunc_ln37_80"/></StgValue>
</operation>

<operation id="2474" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1200 %bitcast_ln37_81 = bitcast i64 %select_ln37_39

]]></Node>
<StgValue><ssdm name="bitcast_ln37_81"/></StgValue>
</operation>

<operation id="2475" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1201 %tmp_123 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_81, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="2476" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1202 %trunc_ln37_81 = trunc i64 %bitcast_ln37_81

]]></Node>
<StgValue><ssdm name="trunc_ln37_81"/></StgValue>
</operation>

<operation id="2477" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1203 %icmp_ln37_160 = icmp_ne  i11 %tmp_122, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_160"/></StgValue>
</operation>

<operation id="2478" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1204 %icmp_ln37_161 = icmp_eq  i52 %trunc_ln37_80, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_161"/></StgValue>
</operation>

<operation id="2479" st_id="106" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1205 %or_ln37_80 = or i1 %icmp_ln37_161, i1 %icmp_ln37_160

]]></Node>
<StgValue><ssdm name="or_ln37_80"/></StgValue>
</operation>

<operation id="2480" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1206 %icmp_ln37_162 = icmp_ne  i11 %tmp_123, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_162"/></StgValue>
</operation>

<operation id="2481" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1207 %icmp_ln37_163 = icmp_eq  i52 %trunc_ln37_81, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_163"/></StgValue>
</operation>

<operation id="2482" st_id="106" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1208 %or_ln37_81 = or i1 %icmp_ln37_163, i1 %icmp_ln37_162

]]></Node>
<StgValue><ssdm name="or_ln37_81"/></StgValue>
</operation>

<operation id="2483" st_id="106" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1209 %and_ln37_80 = and i1 %or_ln37_80, i1 %or_ln37_81

]]></Node>
<StgValue><ssdm name="and_ln37_80"/></StgValue>
</operation>

<operation id="2484" st_id="106" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1210 %tmp_124 = fcmp_olt  i64 %p_39, i64 %select_ln37_39

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="2485" st_id="106" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1211 %and_ln37_81 = and i1 %and_ln37_80, i1 %tmp_124

]]></Node>
<StgValue><ssdm name="and_ln37_81"/></StgValue>
</operation>

<operation id="2486" st_id="106" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1212 %select_ln37_40 = select i1 %and_ln37_81, i64 %p_39, i64 %select_ln37_39

]]></Node>
<StgValue><ssdm name="select_ln37_40"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="2487" st_id="107" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1234 %tmp_127 = fcmp_olt  i64 %p_40, i64 %select_ln37_40

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="2488" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1221 %bitcast_ln37_82 = bitcast i64 %p_40

]]></Node>
<StgValue><ssdm name="bitcast_ln37_82"/></StgValue>
</operation>

<operation id="2489" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1222 %tmp_125 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_82, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="2490" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1223 %trunc_ln37_82 = trunc i64 %bitcast_ln37_82

]]></Node>
<StgValue><ssdm name="trunc_ln37_82"/></StgValue>
</operation>

<operation id="2491" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1224 %bitcast_ln37_83 = bitcast i64 %select_ln37_40

]]></Node>
<StgValue><ssdm name="bitcast_ln37_83"/></StgValue>
</operation>

<operation id="2492" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1225 %tmp_126 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_83, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="2493" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1226 %trunc_ln37_83 = trunc i64 %bitcast_ln37_83

]]></Node>
<StgValue><ssdm name="trunc_ln37_83"/></StgValue>
</operation>

<operation id="2494" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1227 %icmp_ln37_164 = icmp_ne  i11 %tmp_125, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_164"/></StgValue>
</operation>

<operation id="2495" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1228 %icmp_ln37_165 = icmp_eq  i52 %trunc_ln37_82, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_165"/></StgValue>
</operation>

<operation id="2496" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1229 %or_ln37_82 = or i1 %icmp_ln37_165, i1 %icmp_ln37_164

]]></Node>
<StgValue><ssdm name="or_ln37_82"/></StgValue>
</operation>

<operation id="2497" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1230 %icmp_ln37_166 = icmp_ne  i11 %tmp_126, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_166"/></StgValue>
</operation>

<operation id="2498" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1231 %icmp_ln37_167 = icmp_eq  i52 %trunc_ln37_83, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_167"/></StgValue>
</operation>

<operation id="2499" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1232 %or_ln37_83 = or i1 %icmp_ln37_167, i1 %icmp_ln37_166

]]></Node>
<StgValue><ssdm name="or_ln37_83"/></StgValue>
</operation>

<operation id="2500" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1233 %and_ln37_82 = and i1 %or_ln37_82, i1 %or_ln37_83

]]></Node>
<StgValue><ssdm name="and_ln37_82"/></StgValue>
</operation>

<operation id="2501" st_id="108" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1234 %tmp_127 = fcmp_olt  i64 %p_40, i64 %select_ln37_40

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="2502" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1235 %and_ln37_83 = and i1 %and_ln37_82, i1 %tmp_127

]]></Node>
<StgValue><ssdm name="and_ln37_83"/></StgValue>
</operation>

<operation id="2503" st_id="108" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1236 %select_ln37_41 = select i1 %and_ln37_83, i64 %p_40, i64 %select_ln37_40

]]></Node>
<StgValue><ssdm name="select_ln37_41"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="2504" st_id="109" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1258 %tmp_130 = fcmp_olt  i64 %p_41, i64 %select_ln37_41

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="2505" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1245 %bitcast_ln37_84 = bitcast i64 %p_41

]]></Node>
<StgValue><ssdm name="bitcast_ln37_84"/></StgValue>
</operation>

<operation id="2506" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1246 %tmp_128 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_84, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="2507" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1247 %trunc_ln37_84 = trunc i64 %bitcast_ln37_84

]]></Node>
<StgValue><ssdm name="trunc_ln37_84"/></StgValue>
</operation>

<operation id="2508" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1248 %bitcast_ln37_85 = bitcast i64 %select_ln37_41

]]></Node>
<StgValue><ssdm name="bitcast_ln37_85"/></StgValue>
</operation>

<operation id="2509" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1249 %tmp_129 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_85, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="2510" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1250 %trunc_ln37_85 = trunc i64 %bitcast_ln37_85

]]></Node>
<StgValue><ssdm name="trunc_ln37_85"/></StgValue>
</operation>

<operation id="2511" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1251 %icmp_ln37_168 = icmp_ne  i11 %tmp_128, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_168"/></StgValue>
</operation>

<operation id="2512" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1252 %icmp_ln37_169 = icmp_eq  i52 %trunc_ln37_84, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_169"/></StgValue>
</operation>

<operation id="2513" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1253 %or_ln37_84 = or i1 %icmp_ln37_169, i1 %icmp_ln37_168

]]></Node>
<StgValue><ssdm name="or_ln37_84"/></StgValue>
</operation>

<operation id="2514" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1254 %icmp_ln37_170 = icmp_ne  i11 %tmp_129, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_170"/></StgValue>
</operation>

<operation id="2515" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1255 %icmp_ln37_171 = icmp_eq  i52 %trunc_ln37_85, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_171"/></StgValue>
</operation>

<operation id="2516" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1256 %or_ln37_85 = or i1 %icmp_ln37_171, i1 %icmp_ln37_170

]]></Node>
<StgValue><ssdm name="or_ln37_85"/></StgValue>
</operation>

<operation id="2517" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1257 %and_ln37_84 = and i1 %or_ln37_84, i1 %or_ln37_85

]]></Node>
<StgValue><ssdm name="and_ln37_84"/></StgValue>
</operation>

<operation id="2518" st_id="110" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1258 %tmp_130 = fcmp_olt  i64 %p_41, i64 %select_ln37_41

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="2519" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1259 %and_ln37_85 = and i1 %and_ln37_84, i1 %tmp_130

]]></Node>
<StgValue><ssdm name="and_ln37_85"/></StgValue>
</operation>

<operation id="2520" st_id="110" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1260 %select_ln37_42 = select i1 %and_ln37_85, i64 %p_41, i64 %select_ln37_41

]]></Node>
<StgValue><ssdm name="select_ln37_42"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="2521" st_id="111" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1282 %tmp_133 = fcmp_olt  i64 %p_42, i64 %select_ln37_42

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="2522" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1269 %bitcast_ln37_86 = bitcast i64 %p_42

]]></Node>
<StgValue><ssdm name="bitcast_ln37_86"/></StgValue>
</operation>

<operation id="2523" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1270 %tmp_131 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_86, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="2524" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1271 %trunc_ln37_86 = trunc i64 %bitcast_ln37_86

]]></Node>
<StgValue><ssdm name="trunc_ln37_86"/></StgValue>
</operation>

<operation id="2525" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1272 %bitcast_ln37_87 = bitcast i64 %select_ln37_42

]]></Node>
<StgValue><ssdm name="bitcast_ln37_87"/></StgValue>
</operation>

<operation id="2526" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1273 %tmp_132 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_87, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="2527" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1274 %trunc_ln37_87 = trunc i64 %bitcast_ln37_87

]]></Node>
<StgValue><ssdm name="trunc_ln37_87"/></StgValue>
</operation>

<operation id="2528" st_id="112" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1275 %icmp_ln37_172 = icmp_ne  i11 %tmp_131, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_172"/></StgValue>
</operation>

<operation id="2529" st_id="112" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1276 %icmp_ln37_173 = icmp_eq  i52 %trunc_ln37_86, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_173"/></StgValue>
</operation>

<operation id="2530" st_id="112" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1277 %or_ln37_86 = or i1 %icmp_ln37_173, i1 %icmp_ln37_172

]]></Node>
<StgValue><ssdm name="or_ln37_86"/></StgValue>
</operation>

<operation id="2531" st_id="112" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1278 %icmp_ln37_174 = icmp_ne  i11 %tmp_132, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_174"/></StgValue>
</operation>

<operation id="2532" st_id="112" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1279 %icmp_ln37_175 = icmp_eq  i52 %trunc_ln37_87, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_175"/></StgValue>
</operation>

<operation id="2533" st_id="112" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1280 %or_ln37_87 = or i1 %icmp_ln37_175, i1 %icmp_ln37_174

]]></Node>
<StgValue><ssdm name="or_ln37_87"/></StgValue>
</operation>

<operation id="2534" st_id="112" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1281 %and_ln37_86 = and i1 %or_ln37_86, i1 %or_ln37_87

]]></Node>
<StgValue><ssdm name="and_ln37_86"/></StgValue>
</operation>

<operation id="2535" st_id="112" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1282 %tmp_133 = fcmp_olt  i64 %p_42, i64 %select_ln37_42

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="2536" st_id="112" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1283 %and_ln37_87 = and i1 %and_ln37_86, i1 %tmp_133

]]></Node>
<StgValue><ssdm name="and_ln37_87"/></StgValue>
</operation>

<operation id="2537" st_id="112" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1284 %select_ln37_43 = select i1 %and_ln37_87, i64 %p_42, i64 %select_ln37_42

]]></Node>
<StgValue><ssdm name="select_ln37_43"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="2538" st_id="113" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1306 %tmp_136 = fcmp_olt  i64 %p_43, i64 %select_ln37_43

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="2539" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1293 %bitcast_ln37_88 = bitcast i64 %p_43

]]></Node>
<StgValue><ssdm name="bitcast_ln37_88"/></StgValue>
</operation>

<operation id="2540" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1294 %tmp_134 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_88, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="2541" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1295 %trunc_ln37_88 = trunc i64 %bitcast_ln37_88

]]></Node>
<StgValue><ssdm name="trunc_ln37_88"/></StgValue>
</operation>

<operation id="2542" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1296 %bitcast_ln37_89 = bitcast i64 %select_ln37_43

]]></Node>
<StgValue><ssdm name="bitcast_ln37_89"/></StgValue>
</operation>

<operation id="2543" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1297 %tmp_135 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_89, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="2544" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1298 %trunc_ln37_89 = trunc i64 %bitcast_ln37_89

]]></Node>
<StgValue><ssdm name="trunc_ln37_89"/></StgValue>
</operation>

<operation id="2545" st_id="114" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1299 %icmp_ln37_176 = icmp_ne  i11 %tmp_134, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_176"/></StgValue>
</operation>

<operation id="2546" st_id="114" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1300 %icmp_ln37_177 = icmp_eq  i52 %trunc_ln37_88, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_177"/></StgValue>
</operation>

<operation id="2547" st_id="114" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1301 %or_ln37_88 = or i1 %icmp_ln37_177, i1 %icmp_ln37_176

]]></Node>
<StgValue><ssdm name="or_ln37_88"/></StgValue>
</operation>

<operation id="2548" st_id="114" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1302 %icmp_ln37_178 = icmp_ne  i11 %tmp_135, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_178"/></StgValue>
</operation>

<operation id="2549" st_id="114" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1303 %icmp_ln37_179 = icmp_eq  i52 %trunc_ln37_89, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_179"/></StgValue>
</operation>

<operation id="2550" st_id="114" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1304 %or_ln37_89 = or i1 %icmp_ln37_179, i1 %icmp_ln37_178

]]></Node>
<StgValue><ssdm name="or_ln37_89"/></StgValue>
</operation>

<operation id="2551" st_id="114" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1305 %and_ln37_88 = and i1 %or_ln37_88, i1 %or_ln37_89

]]></Node>
<StgValue><ssdm name="and_ln37_88"/></StgValue>
</operation>

<operation id="2552" st_id="114" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1306 %tmp_136 = fcmp_olt  i64 %p_43, i64 %select_ln37_43

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="2553" st_id="114" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1307 %and_ln37_89 = and i1 %and_ln37_88, i1 %tmp_136

]]></Node>
<StgValue><ssdm name="and_ln37_89"/></StgValue>
</operation>

<operation id="2554" st_id="114" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1308 %select_ln37_44 = select i1 %and_ln37_89, i64 %p_43, i64 %select_ln37_43

]]></Node>
<StgValue><ssdm name="select_ln37_44"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="2555" st_id="115" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1330 %tmp_139 = fcmp_olt  i64 %p_44, i64 %select_ln37_44

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="2556" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1317 %bitcast_ln37_90 = bitcast i64 %p_44

]]></Node>
<StgValue><ssdm name="bitcast_ln37_90"/></StgValue>
</operation>

<operation id="2557" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1318 %tmp_137 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_90, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="2558" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1319 %trunc_ln37_90 = trunc i64 %bitcast_ln37_90

]]></Node>
<StgValue><ssdm name="trunc_ln37_90"/></StgValue>
</operation>

<operation id="2559" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1320 %bitcast_ln37_91 = bitcast i64 %select_ln37_44

]]></Node>
<StgValue><ssdm name="bitcast_ln37_91"/></StgValue>
</operation>

<operation id="2560" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1321 %tmp_138 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_91, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="2561" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1322 %trunc_ln37_91 = trunc i64 %bitcast_ln37_91

]]></Node>
<StgValue><ssdm name="trunc_ln37_91"/></StgValue>
</operation>

<operation id="2562" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1323 %icmp_ln37_180 = icmp_ne  i11 %tmp_137, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_180"/></StgValue>
</operation>

<operation id="2563" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1324 %icmp_ln37_181 = icmp_eq  i52 %trunc_ln37_90, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_181"/></StgValue>
</operation>

<operation id="2564" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1325 %or_ln37_90 = or i1 %icmp_ln37_181, i1 %icmp_ln37_180

]]></Node>
<StgValue><ssdm name="or_ln37_90"/></StgValue>
</operation>

<operation id="2565" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1326 %icmp_ln37_182 = icmp_ne  i11 %tmp_138, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_182"/></StgValue>
</operation>

<operation id="2566" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1327 %icmp_ln37_183 = icmp_eq  i52 %trunc_ln37_91, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_183"/></StgValue>
</operation>

<operation id="2567" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1328 %or_ln37_91 = or i1 %icmp_ln37_183, i1 %icmp_ln37_182

]]></Node>
<StgValue><ssdm name="or_ln37_91"/></StgValue>
</operation>

<operation id="2568" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1329 %and_ln37_90 = and i1 %or_ln37_90, i1 %or_ln37_91

]]></Node>
<StgValue><ssdm name="and_ln37_90"/></StgValue>
</operation>

<operation id="2569" st_id="116" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1330 %tmp_139 = fcmp_olt  i64 %p_44, i64 %select_ln37_44

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="2570" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1331 %and_ln37_91 = and i1 %and_ln37_90, i1 %tmp_139

]]></Node>
<StgValue><ssdm name="and_ln37_91"/></StgValue>
</operation>

<operation id="2571" st_id="116" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1332 %select_ln37_45 = select i1 %and_ln37_91, i64 %p_44, i64 %select_ln37_44

]]></Node>
<StgValue><ssdm name="select_ln37_45"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="2572" st_id="117" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1354 %tmp_142 = fcmp_olt  i64 %p_45, i64 %select_ln37_45

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="2573" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1341 %bitcast_ln37_92 = bitcast i64 %p_45

]]></Node>
<StgValue><ssdm name="bitcast_ln37_92"/></StgValue>
</operation>

<operation id="2574" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1342 %tmp_140 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_92, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="2575" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1343 %trunc_ln37_92 = trunc i64 %bitcast_ln37_92

]]></Node>
<StgValue><ssdm name="trunc_ln37_92"/></StgValue>
</operation>

<operation id="2576" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1344 %bitcast_ln37_93 = bitcast i64 %select_ln37_45

]]></Node>
<StgValue><ssdm name="bitcast_ln37_93"/></StgValue>
</operation>

<operation id="2577" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1345 %tmp_141 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_93, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="2578" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1346 %trunc_ln37_93 = trunc i64 %bitcast_ln37_93

]]></Node>
<StgValue><ssdm name="trunc_ln37_93"/></StgValue>
</operation>

<operation id="2579" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1347 %icmp_ln37_184 = icmp_ne  i11 %tmp_140, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_184"/></StgValue>
</operation>

<operation id="2580" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1348 %icmp_ln37_185 = icmp_eq  i52 %trunc_ln37_92, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_185"/></StgValue>
</operation>

<operation id="2581" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1349 %or_ln37_92 = or i1 %icmp_ln37_185, i1 %icmp_ln37_184

]]></Node>
<StgValue><ssdm name="or_ln37_92"/></StgValue>
</operation>

<operation id="2582" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1350 %icmp_ln37_186 = icmp_ne  i11 %tmp_141, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_186"/></StgValue>
</operation>

<operation id="2583" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1351 %icmp_ln37_187 = icmp_eq  i52 %trunc_ln37_93, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_187"/></StgValue>
</operation>

<operation id="2584" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1352 %or_ln37_93 = or i1 %icmp_ln37_187, i1 %icmp_ln37_186

]]></Node>
<StgValue><ssdm name="or_ln37_93"/></StgValue>
</operation>

<operation id="2585" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1353 %and_ln37_92 = and i1 %or_ln37_92, i1 %or_ln37_93

]]></Node>
<StgValue><ssdm name="and_ln37_92"/></StgValue>
</operation>

<operation id="2586" st_id="118" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1354 %tmp_142 = fcmp_olt  i64 %p_45, i64 %select_ln37_45

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="2587" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1355 %and_ln37_93 = and i1 %and_ln37_92, i1 %tmp_142

]]></Node>
<StgValue><ssdm name="and_ln37_93"/></StgValue>
</operation>

<operation id="2588" st_id="118" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1356 %select_ln37_46 = select i1 %and_ln37_93, i64 %p_45, i64 %select_ln37_45

]]></Node>
<StgValue><ssdm name="select_ln37_46"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="2589" st_id="119" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1378 %tmp_145 = fcmp_olt  i64 %p_46, i64 %select_ln37_46

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="2590" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1365 %bitcast_ln37_94 = bitcast i64 %p_46

]]></Node>
<StgValue><ssdm name="bitcast_ln37_94"/></StgValue>
</operation>

<operation id="2591" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1366 %tmp_143 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_94, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="2592" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1367 %trunc_ln37_94 = trunc i64 %bitcast_ln37_94

]]></Node>
<StgValue><ssdm name="trunc_ln37_94"/></StgValue>
</operation>

<operation id="2593" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1368 %bitcast_ln37_95 = bitcast i64 %select_ln37_46

]]></Node>
<StgValue><ssdm name="bitcast_ln37_95"/></StgValue>
</operation>

<operation id="2594" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1369 %tmp_144 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_95, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="2595" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1370 %trunc_ln37_95 = trunc i64 %bitcast_ln37_95

]]></Node>
<StgValue><ssdm name="trunc_ln37_95"/></StgValue>
</operation>

<operation id="2596" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1371 %icmp_ln37_188 = icmp_ne  i11 %tmp_143, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_188"/></StgValue>
</operation>

<operation id="2597" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1372 %icmp_ln37_189 = icmp_eq  i52 %trunc_ln37_94, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_189"/></StgValue>
</operation>

<operation id="2598" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1373 %or_ln37_94 = or i1 %icmp_ln37_189, i1 %icmp_ln37_188

]]></Node>
<StgValue><ssdm name="or_ln37_94"/></StgValue>
</operation>

<operation id="2599" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1374 %icmp_ln37_190 = icmp_ne  i11 %tmp_144, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_190"/></StgValue>
</operation>

<operation id="2600" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1375 %icmp_ln37_191 = icmp_eq  i52 %trunc_ln37_95, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_191"/></StgValue>
</operation>

<operation id="2601" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1376 %or_ln37_95 = or i1 %icmp_ln37_191, i1 %icmp_ln37_190

]]></Node>
<StgValue><ssdm name="or_ln37_95"/></StgValue>
</operation>

<operation id="2602" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1377 %and_ln37_94 = and i1 %or_ln37_94, i1 %or_ln37_95

]]></Node>
<StgValue><ssdm name="and_ln37_94"/></StgValue>
</operation>

<operation id="2603" st_id="120" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1378 %tmp_145 = fcmp_olt  i64 %p_46, i64 %select_ln37_46

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="2604" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1379 %and_ln37_95 = and i1 %and_ln37_94, i1 %tmp_145

]]></Node>
<StgValue><ssdm name="and_ln37_95"/></StgValue>
</operation>

<operation id="2605" st_id="120" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1380 %select_ln37_47 = select i1 %and_ln37_95, i64 %p_46, i64 %select_ln37_46

]]></Node>
<StgValue><ssdm name="select_ln37_47"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="2606" st_id="121" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1402 %tmp_148 = fcmp_olt  i64 %p_47, i64 %select_ln37_47

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="2607" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1389 %bitcast_ln37_96 = bitcast i64 %p_47

]]></Node>
<StgValue><ssdm name="bitcast_ln37_96"/></StgValue>
</operation>

<operation id="2608" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1390 %tmp_146 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_96, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="2609" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1391 %trunc_ln37_96 = trunc i64 %bitcast_ln37_96

]]></Node>
<StgValue><ssdm name="trunc_ln37_96"/></StgValue>
</operation>

<operation id="2610" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1392 %bitcast_ln37_97 = bitcast i64 %select_ln37_47

]]></Node>
<StgValue><ssdm name="bitcast_ln37_97"/></StgValue>
</operation>

<operation id="2611" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1393 %tmp_147 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_97, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="2612" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1394 %trunc_ln37_97 = trunc i64 %bitcast_ln37_97

]]></Node>
<StgValue><ssdm name="trunc_ln37_97"/></StgValue>
</operation>

<operation id="2613" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1395 %icmp_ln37_192 = icmp_ne  i11 %tmp_146, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_192"/></StgValue>
</operation>

<operation id="2614" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1396 %icmp_ln37_193 = icmp_eq  i52 %trunc_ln37_96, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_193"/></StgValue>
</operation>

<operation id="2615" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1397 %or_ln37_96 = or i1 %icmp_ln37_193, i1 %icmp_ln37_192

]]></Node>
<StgValue><ssdm name="or_ln37_96"/></StgValue>
</operation>

<operation id="2616" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1398 %icmp_ln37_194 = icmp_ne  i11 %tmp_147, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_194"/></StgValue>
</operation>

<operation id="2617" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1399 %icmp_ln37_195 = icmp_eq  i52 %trunc_ln37_97, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_195"/></StgValue>
</operation>

<operation id="2618" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1400 %or_ln37_97 = or i1 %icmp_ln37_195, i1 %icmp_ln37_194

]]></Node>
<StgValue><ssdm name="or_ln37_97"/></StgValue>
</operation>

<operation id="2619" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1401 %and_ln37_96 = and i1 %or_ln37_96, i1 %or_ln37_97

]]></Node>
<StgValue><ssdm name="and_ln37_96"/></StgValue>
</operation>

<operation id="2620" st_id="122" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1402 %tmp_148 = fcmp_olt  i64 %p_47, i64 %select_ln37_47

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="2621" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1403 %and_ln37_97 = and i1 %and_ln37_96, i1 %tmp_148

]]></Node>
<StgValue><ssdm name="and_ln37_97"/></StgValue>
</operation>

<operation id="2622" st_id="122" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1404 %select_ln37_48 = select i1 %and_ln37_97, i64 %p_47, i64 %select_ln37_47

]]></Node>
<StgValue><ssdm name="select_ln37_48"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="2623" st_id="123" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1426 %tmp_151 = fcmp_olt  i64 %p_48, i64 %select_ln37_48

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="2624" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1413 %bitcast_ln37_98 = bitcast i64 %p_48

]]></Node>
<StgValue><ssdm name="bitcast_ln37_98"/></StgValue>
</operation>

<operation id="2625" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1414 %tmp_149 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_98, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="2626" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1415 %trunc_ln37_98 = trunc i64 %bitcast_ln37_98

]]></Node>
<StgValue><ssdm name="trunc_ln37_98"/></StgValue>
</operation>

<operation id="2627" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1416 %bitcast_ln37_99 = bitcast i64 %select_ln37_48

]]></Node>
<StgValue><ssdm name="bitcast_ln37_99"/></StgValue>
</operation>

<operation id="2628" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1417 %tmp_150 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_99, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="2629" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1418 %trunc_ln37_99 = trunc i64 %bitcast_ln37_99

]]></Node>
<StgValue><ssdm name="trunc_ln37_99"/></StgValue>
</operation>

<operation id="2630" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1419 %icmp_ln37_196 = icmp_ne  i11 %tmp_149, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_196"/></StgValue>
</operation>

<operation id="2631" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1420 %icmp_ln37_197 = icmp_eq  i52 %trunc_ln37_98, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_197"/></StgValue>
</operation>

<operation id="2632" st_id="124" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1421 %or_ln37_98 = or i1 %icmp_ln37_197, i1 %icmp_ln37_196

]]></Node>
<StgValue><ssdm name="or_ln37_98"/></StgValue>
</operation>

<operation id="2633" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1422 %icmp_ln37_198 = icmp_ne  i11 %tmp_150, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_198"/></StgValue>
</operation>

<operation id="2634" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1423 %icmp_ln37_199 = icmp_eq  i52 %trunc_ln37_99, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_199"/></StgValue>
</operation>

<operation id="2635" st_id="124" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1424 %or_ln37_99 = or i1 %icmp_ln37_199, i1 %icmp_ln37_198

]]></Node>
<StgValue><ssdm name="or_ln37_99"/></StgValue>
</operation>

<operation id="2636" st_id="124" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1425 %and_ln37_98 = and i1 %or_ln37_98, i1 %or_ln37_99

]]></Node>
<StgValue><ssdm name="and_ln37_98"/></StgValue>
</operation>

<operation id="2637" st_id="124" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1426 %tmp_151 = fcmp_olt  i64 %p_48, i64 %select_ln37_48

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="2638" st_id="124" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1427 %and_ln37_99 = and i1 %and_ln37_98, i1 %tmp_151

]]></Node>
<StgValue><ssdm name="and_ln37_99"/></StgValue>
</operation>

<operation id="2639" st_id="124" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1428 %select_ln37_49 = select i1 %and_ln37_99, i64 %p_48, i64 %select_ln37_48

]]></Node>
<StgValue><ssdm name="select_ln37_49"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="2640" st_id="125" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1450 %tmp_154 = fcmp_olt  i64 %p_49, i64 %select_ln37_49

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="2641" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1437 %bitcast_ln37_100 = bitcast i64 %p_49

]]></Node>
<StgValue><ssdm name="bitcast_ln37_100"/></StgValue>
</operation>

<operation id="2642" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1438 %tmp_152 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_100, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="2643" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1439 %trunc_ln37_100 = trunc i64 %bitcast_ln37_100

]]></Node>
<StgValue><ssdm name="trunc_ln37_100"/></StgValue>
</operation>

<operation id="2644" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1440 %bitcast_ln37_101 = bitcast i64 %select_ln37_49

]]></Node>
<StgValue><ssdm name="bitcast_ln37_101"/></StgValue>
</operation>

<operation id="2645" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1441 %tmp_153 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_101, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="2646" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1442 %trunc_ln37_101 = trunc i64 %bitcast_ln37_101

]]></Node>
<StgValue><ssdm name="trunc_ln37_101"/></StgValue>
</operation>

<operation id="2647" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1443 %icmp_ln37_200 = icmp_ne  i11 %tmp_152, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_200"/></StgValue>
</operation>

<operation id="2648" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1444 %icmp_ln37_201 = icmp_eq  i52 %trunc_ln37_100, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_201"/></StgValue>
</operation>

<operation id="2649" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1445 %or_ln37_100 = or i1 %icmp_ln37_201, i1 %icmp_ln37_200

]]></Node>
<StgValue><ssdm name="or_ln37_100"/></StgValue>
</operation>

<operation id="2650" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1446 %icmp_ln37_202 = icmp_ne  i11 %tmp_153, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_202"/></StgValue>
</operation>

<operation id="2651" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1447 %icmp_ln37_203 = icmp_eq  i52 %trunc_ln37_101, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_203"/></StgValue>
</operation>

<operation id="2652" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1448 %or_ln37_101 = or i1 %icmp_ln37_203, i1 %icmp_ln37_202

]]></Node>
<StgValue><ssdm name="or_ln37_101"/></StgValue>
</operation>

<operation id="2653" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1449 %and_ln37_100 = and i1 %or_ln37_100, i1 %or_ln37_101

]]></Node>
<StgValue><ssdm name="and_ln37_100"/></StgValue>
</operation>

<operation id="2654" st_id="126" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1450 %tmp_154 = fcmp_olt  i64 %p_49, i64 %select_ln37_49

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="2655" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1451 %and_ln37_101 = and i1 %and_ln37_100, i1 %tmp_154

]]></Node>
<StgValue><ssdm name="and_ln37_101"/></StgValue>
</operation>

<operation id="2656" st_id="126" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1452 %select_ln37_50 = select i1 %and_ln37_101, i64 %p_49, i64 %select_ln37_49

]]></Node>
<StgValue><ssdm name="select_ln37_50"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="2657" st_id="127" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1474 %tmp_157 = fcmp_olt  i64 %p_50, i64 %select_ln37_50

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="2658" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1461 %bitcast_ln37_102 = bitcast i64 %p_50

]]></Node>
<StgValue><ssdm name="bitcast_ln37_102"/></StgValue>
</operation>

<operation id="2659" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1462 %tmp_155 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_102, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="2660" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1463 %trunc_ln37_102 = trunc i64 %bitcast_ln37_102

]]></Node>
<StgValue><ssdm name="trunc_ln37_102"/></StgValue>
</operation>

<operation id="2661" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1464 %bitcast_ln37_103 = bitcast i64 %select_ln37_50

]]></Node>
<StgValue><ssdm name="bitcast_ln37_103"/></StgValue>
</operation>

<operation id="2662" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1465 %tmp_156 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_103, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="2663" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1466 %trunc_ln37_103 = trunc i64 %bitcast_ln37_103

]]></Node>
<StgValue><ssdm name="trunc_ln37_103"/></StgValue>
</operation>

<operation id="2664" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1467 %icmp_ln37_204 = icmp_ne  i11 %tmp_155, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_204"/></StgValue>
</operation>

<operation id="2665" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1468 %icmp_ln37_205 = icmp_eq  i52 %trunc_ln37_102, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_205"/></StgValue>
</operation>

<operation id="2666" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1469 %or_ln37_102 = or i1 %icmp_ln37_205, i1 %icmp_ln37_204

]]></Node>
<StgValue><ssdm name="or_ln37_102"/></StgValue>
</operation>

<operation id="2667" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1470 %icmp_ln37_206 = icmp_ne  i11 %tmp_156, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_206"/></StgValue>
</operation>

<operation id="2668" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1471 %icmp_ln37_207 = icmp_eq  i52 %trunc_ln37_103, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_207"/></StgValue>
</operation>

<operation id="2669" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1472 %or_ln37_103 = or i1 %icmp_ln37_207, i1 %icmp_ln37_206

]]></Node>
<StgValue><ssdm name="or_ln37_103"/></StgValue>
</operation>

<operation id="2670" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1473 %and_ln37_102 = and i1 %or_ln37_102, i1 %or_ln37_103

]]></Node>
<StgValue><ssdm name="and_ln37_102"/></StgValue>
</operation>

<operation id="2671" st_id="128" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1474 %tmp_157 = fcmp_olt  i64 %p_50, i64 %select_ln37_50

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="2672" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1475 %and_ln37_103 = and i1 %and_ln37_102, i1 %tmp_157

]]></Node>
<StgValue><ssdm name="and_ln37_103"/></StgValue>
</operation>

<operation id="2673" st_id="128" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1476 %select_ln37_51 = select i1 %and_ln37_103, i64 %p_50, i64 %select_ln37_50

]]></Node>
<StgValue><ssdm name="select_ln37_51"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="2674" st_id="129" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1498 %tmp_160 = fcmp_olt  i64 %p_51, i64 %select_ln37_51

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="2675" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1485 %bitcast_ln37_104 = bitcast i64 %p_51

]]></Node>
<StgValue><ssdm name="bitcast_ln37_104"/></StgValue>
</operation>

<operation id="2676" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1486 %tmp_158 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_104, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="2677" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1487 %trunc_ln37_104 = trunc i64 %bitcast_ln37_104

]]></Node>
<StgValue><ssdm name="trunc_ln37_104"/></StgValue>
</operation>

<operation id="2678" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1488 %bitcast_ln37_105 = bitcast i64 %select_ln37_51

]]></Node>
<StgValue><ssdm name="bitcast_ln37_105"/></StgValue>
</operation>

<operation id="2679" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1489 %tmp_159 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_105, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="2680" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1490 %trunc_ln37_105 = trunc i64 %bitcast_ln37_105

]]></Node>
<StgValue><ssdm name="trunc_ln37_105"/></StgValue>
</operation>

<operation id="2681" st_id="130" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1491 %icmp_ln37_208 = icmp_ne  i11 %tmp_158, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_208"/></StgValue>
</operation>

<operation id="2682" st_id="130" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1492 %icmp_ln37_209 = icmp_eq  i52 %trunc_ln37_104, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_209"/></StgValue>
</operation>

<operation id="2683" st_id="130" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1493 %or_ln37_104 = or i1 %icmp_ln37_209, i1 %icmp_ln37_208

]]></Node>
<StgValue><ssdm name="or_ln37_104"/></StgValue>
</operation>

<operation id="2684" st_id="130" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1494 %icmp_ln37_210 = icmp_ne  i11 %tmp_159, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_210"/></StgValue>
</operation>

<operation id="2685" st_id="130" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1495 %icmp_ln37_211 = icmp_eq  i52 %trunc_ln37_105, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_211"/></StgValue>
</operation>

<operation id="2686" st_id="130" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1496 %or_ln37_105 = or i1 %icmp_ln37_211, i1 %icmp_ln37_210

]]></Node>
<StgValue><ssdm name="or_ln37_105"/></StgValue>
</operation>

<operation id="2687" st_id="130" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1497 %and_ln37_104 = and i1 %or_ln37_104, i1 %or_ln37_105

]]></Node>
<StgValue><ssdm name="and_ln37_104"/></StgValue>
</operation>

<operation id="2688" st_id="130" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1498 %tmp_160 = fcmp_olt  i64 %p_51, i64 %select_ln37_51

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="2689" st_id="130" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1499 %and_ln37_105 = and i1 %and_ln37_104, i1 %tmp_160

]]></Node>
<StgValue><ssdm name="and_ln37_105"/></StgValue>
</operation>

<operation id="2690" st_id="130" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1500 %select_ln37_52 = select i1 %and_ln37_105, i64 %p_51, i64 %select_ln37_51

]]></Node>
<StgValue><ssdm name="select_ln37_52"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="2691" st_id="131" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1522 %tmp_163 = fcmp_olt  i64 %p_52, i64 %select_ln37_52

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="2692" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1509 %bitcast_ln37_106 = bitcast i64 %p_52

]]></Node>
<StgValue><ssdm name="bitcast_ln37_106"/></StgValue>
</operation>

<operation id="2693" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1510 %tmp_161 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_106, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="2694" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1511 %trunc_ln37_106 = trunc i64 %bitcast_ln37_106

]]></Node>
<StgValue><ssdm name="trunc_ln37_106"/></StgValue>
</operation>

<operation id="2695" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1512 %bitcast_ln37_107 = bitcast i64 %select_ln37_52

]]></Node>
<StgValue><ssdm name="bitcast_ln37_107"/></StgValue>
</operation>

<operation id="2696" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1513 %tmp_162 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_107, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="2697" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1514 %trunc_ln37_107 = trunc i64 %bitcast_ln37_107

]]></Node>
<StgValue><ssdm name="trunc_ln37_107"/></StgValue>
</operation>

<operation id="2698" st_id="132" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1515 %icmp_ln37_212 = icmp_ne  i11 %tmp_161, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_212"/></StgValue>
</operation>

<operation id="2699" st_id="132" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1516 %icmp_ln37_213 = icmp_eq  i52 %trunc_ln37_106, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_213"/></StgValue>
</operation>

<operation id="2700" st_id="132" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1517 %or_ln37_106 = or i1 %icmp_ln37_213, i1 %icmp_ln37_212

]]></Node>
<StgValue><ssdm name="or_ln37_106"/></StgValue>
</operation>

<operation id="2701" st_id="132" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1518 %icmp_ln37_214 = icmp_ne  i11 %tmp_162, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_214"/></StgValue>
</operation>

<operation id="2702" st_id="132" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1519 %icmp_ln37_215 = icmp_eq  i52 %trunc_ln37_107, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_215"/></StgValue>
</operation>

<operation id="2703" st_id="132" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1520 %or_ln37_107 = or i1 %icmp_ln37_215, i1 %icmp_ln37_214

]]></Node>
<StgValue><ssdm name="or_ln37_107"/></StgValue>
</operation>

<operation id="2704" st_id="132" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1521 %and_ln37_106 = and i1 %or_ln37_106, i1 %or_ln37_107

]]></Node>
<StgValue><ssdm name="and_ln37_106"/></StgValue>
</operation>

<operation id="2705" st_id="132" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1522 %tmp_163 = fcmp_olt  i64 %p_52, i64 %select_ln37_52

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="2706" st_id="132" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1523 %and_ln37_107 = and i1 %and_ln37_106, i1 %tmp_163

]]></Node>
<StgValue><ssdm name="and_ln37_107"/></StgValue>
</operation>

<operation id="2707" st_id="132" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1524 %select_ln37_53 = select i1 %and_ln37_107, i64 %p_52, i64 %select_ln37_52

]]></Node>
<StgValue><ssdm name="select_ln37_53"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="2708" st_id="133" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1546 %tmp_166 = fcmp_olt  i64 %p_53, i64 %select_ln37_53

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="2709" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1533 %bitcast_ln37_108 = bitcast i64 %p_53

]]></Node>
<StgValue><ssdm name="bitcast_ln37_108"/></StgValue>
</operation>

<operation id="2710" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1534 %tmp_164 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_108, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="2711" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1535 %trunc_ln37_108 = trunc i64 %bitcast_ln37_108

]]></Node>
<StgValue><ssdm name="trunc_ln37_108"/></StgValue>
</operation>

<operation id="2712" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1536 %bitcast_ln37_109 = bitcast i64 %select_ln37_53

]]></Node>
<StgValue><ssdm name="bitcast_ln37_109"/></StgValue>
</operation>

<operation id="2713" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1537 %tmp_165 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_109, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="2714" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1538 %trunc_ln37_109 = trunc i64 %bitcast_ln37_109

]]></Node>
<StgValue><ssdm name="trunc_ln37_109"/></StgValue>
</operation>

<operation id="2715" st_id="134" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1539 %icmp_ln37_216 = icmp_ne  i11 %tmp_164, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_216"/></StgValue>
</operation>

<operation id="2716" st_id="134" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1540 %icmp_ln37_217 = icmp_eq  i52 %trunc_ln37_108, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_217"/></StgValue>
</operation>

<operation id="2717" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1541 %or_ln37_108 = or i1 %icmp_ln37_217, i1 %icmp_ln37_216

]]></Node>
<StgValue><ssdm name="or_ln37_108"/></StgValue>
</operation>

<operation id="2718" st_id="134" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1542 %icmp_ln37_218 = icmp_ne  i11 %tmp_165, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_218"/></StgValue>
</operation>

<operation id="2719" st_id="134" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1543 %icmp_ln37_219 = icmp_eq  i52 %trunc_ln37_109, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_219"/></StgValue>
</operation>

<operation id="2720" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1544 %or_ln37_109 = or i1 %icmp_ln37_219, i1 %icmp_ln37_218

]]></Node>
<StgValue><ssdm name="or_ln37_109"/></StgValue>
</operation>

<operation id="2721" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1545 %and_ln37_108 = and i1 %or_ln37_108, i1 %or_ln37_109

]]></Node>
<StgValue><ssdm name="and_ln37_108"/></StgValue>
</operation>

<operation id="2722" st_id="134" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1546 %tmp_166 = fcmp_olt  i64 %p_53, i64 %select_ln37_53

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="2723" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1547 %and_ln37_109 = and i1 %and_ln37_108, i1 %tmp_166

]]></Node>
<StgValue><ssdm name="and_ln37_109"/></StgValue>
</operation>

<operation id="2724" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1548 %select_ln37_54 = select i1 %and_ln37_109, i64 %p_53, i64 %select_ln37_53

]]></Node>
<StgValue><ssdm name="select_ln37_54"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="2725" st_id="135" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1570 %tmp_169 = fcmp_olt  i64 %p_54, i64 %select_ln37_54

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="2726" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1557 %bitcast_ln37_110 = bitcast i64 %p_54

]]></Node>
<StgValue><ssdm name="bitcast_ln37_110"/></StgValue>
</operation>

<operation id="2727" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1558 %tmp_167 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_110, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="2728" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1559 %trunc_ln37_110 = trunc i64 %bitcast_ln37_110

]]></Node>
<StgValue><ssdm name="trunc_ln37_110"/></StgValue>
</operation>

<operation id="2729" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1560 %bitcast_ln37_111 = bitcast i64 %select_ln37_54

]]></Node>
<StgValue><ssdm name="bitcast_ln37_111"/></StgValue>
</operation>

<operation id="2730" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1561 %tmp_168 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_111, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="2731" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1562 %trunc_ln37_111 = trunc i64 %bitcast_ln37_111

]]></Node>
<StgValue><ssdm name="trunc_ln37_111"/></StgValue>
</operation>

<operation id="2732" st_id="136" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1563 %icmp_ln37_220 = icmp_ne  i11 %tmp_167, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_220"/></StgValue>
</operation>

<operation id="2733" st_id="136" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1564 %icmp_ln37_221 = icmp_eq  i52 %trunc_ln37_110, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_221"/></StgValue>
</operation>

<operation id="2734" st_id="136" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1565 %or_ln37_110 = or i1 %icmp_ln37_221, i1 %icmp_ln37_220

]]></Node>
<StgValue><ssdm name="or_ln37_110"/></StgValue>
</operation>

<operation id="2735" st_id="136" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1566 %icmp_ln37_222 = icmp_ne  i11 %tmp_168, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_222"/></StgValue>
</operation>

<operation id="2736" st_id="136" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1567 %icmp_ln37_223 = icmp_eq  i52 %trunc_ln37_111, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_223"/></StgValue>
</operation>

<operation id="2737" st_id="136" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1568 %or_ln37_111 = or i1 %icmp_ln37_223, i1 %icmp_ln37_222

]]></Node>
<StgValue><ssdm name="or_ln37_111"/></StgValue>
</operation>

<operation id="2738" st_id="136" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1569 %and_ln37_110 = and i1 %or_ln37_110, i1 %or_ln37_111

]]></Node>
<StgValue><ssdm name="and_ln37_110"/></StgValue>
</operation>

<operation id="2739" st_id="136" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1570 %tmp_169 = fcmp_olt  i64 %p_54, i64 %select_ln37_54

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="2740" st_id="136" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1571 %and_ln37_111 = and i1 %and_ln37_110, i1 %tmp_169

]]></Node>
<StgValue><ssdm name="and_ln37_111"/></StgValue>
</operation>

<operation id="2741" st_id="136" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1572 %select_ln37_55 = select i1 %and_ln37_111, i64 %p_54, i64 %select_ln37_54

]]></Node>
<StgValue><ssdm name="select_ln37_55"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="2742" st_id="137" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1594 %tmp_172 = fcmp_olt  i64 %p_55, i64 %select_ln37_55

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="2743" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1581 %bitcast_ln37_112 = bitcast i64 %p_55

]]></Node>
<StgValue><ssdm name="bitcast_ln37_112"/></StgValue>
</operation>

<operation id="2744" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1582 %tmp_170 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_112, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="2745" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1583 %trunc_ln37_112 = trunc i64 %bitcast_ln37_112

]]></Node>
<StgValue><ssdm name="trunc_ln37_112"/></StgValue>
</operation>

<operation id="2746" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1584 %bitcast_ln37_113 = bitcast i64 %select_ln37_55

]]></Node>
<StgValue><ssdm name="bitcast_ln37_113"/></StgValue>
</operation>

<operation id="2747" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1585 %tmp_171 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_113, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="2748" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1586 %trunc_ln37_113 = trunc i64 %bitcast_ln37_113

]]></Node>
<StgValue><ssdm name="trunc_ln37_113"/></StgValue>
</operation>

<operation id="2749" st_id="138" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1587 %icmp_ln37_224 = icmp_ne  i11 %tmp_170, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_224"/></StgValue>
</operation>

<operation id="2750" st_id="138" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1588 %icmp_ln37_225 = icmp_eq  i52 %trunc_ln37_112, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_225"/></StgValue>
</operation>

<operation id="2751" st_id="138" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1589 %or_ln37_112 = or i1 %icmp_ln37_225, i1 %icmp_ln37_224

]]></Node>
<StgValue><ssdm name="or_ln37_112"/></StgValue>
</operation>

<operation id="2752" st_id="138" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1590 %icmp_ln37_226 = icmp_ne  i11 %tmp_171, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_226"/></StgValue>
</operation>

<operation id="2753" st_id="138" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1591 %icmp_ln37_227 = icmp_eq  i52 %trunc_ln37_113, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_227"/></StgValue>
</operation>

<operation id="2754" st_id="138" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1592 %or_ln37_113 = or i1 %icmp_ln37_227, i1 %icmp_ln37_226

]]></Node>
<StgValue><ssdm name="or_ln37_113"/></StgValue>
</operation>

<operation id="2755" st_id="138" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1593 %and_ln37_112 = and i1 %or_ln37_112, i1 %or_ln37_113

]]></Node>
<StgValue><ssdm name="and_ln37_112"/></StgValue>
</operation>

<operation id="2756" st_id="138" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1594 %tmp_172 = fcmp_olt  i64 %p_55, i64 %select_ln37_55

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="2757" st_id="138" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1595 %and_ln37_113 = and i1 %and_ln37_112, i1 %tmp_172

]]></Node>
<StgValue><ssdm name="and_ln37_113"/></StgValue>
</operation>

<operation id="2758" st_id="138" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1596 %select_ln37_56 = select i1 %and_ln37_113, i64 %p_55, i64 %select_ln37_55

]]></Node>
<StgValue><ssdm name="select_ln37_56"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="2759" st_id="139" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1618 %tmp_175 = fcmp_olt  i64 %p_56, i64 %select_ln37_56

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="2760" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1605 %bitcast_ln37_114 = bitcast i64 %p_56

]]></Node>
<StgValue><ssdm name="bitcast_ln37_114"/></StgValue>
</operation>

<operation id="2761" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1606 %tmp_173 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_114, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="2762" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1607 %trunc_ln37_114 = trunc i64 %bitcast_ln37_114

]]></Node>
<StgValue><ssdm name="trunc_ln37_114"/></StgValue>
</operation>

<operation id="2763" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1608 %bitcast_ln37_115 = bitcast i64 %select_ln37_56

]]></Node>
<StgValue><ssdm name="bitcast_ln37_115"/></StgValue>
</operation>

<operation id="2764" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1609 %tmp_174 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_115, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="2765" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1610 %trunc_ln37_115 = trunc i64 %bitcast_ln37_115

]]></Node>
<StgValue><ssdm name="trunc_ln37_115"/></StgValue>
</operation>

<operation id="2766" st_id="140" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1611 %icmp_ln37_228 = icmp_ne  i11 %tmp_173, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_228"/></StgValue>
</operation>

<operation id="2767" st_id="140" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1612 %icmp_ln37_229 = icmp_eq  i52 %trunc_ln37_114, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_229"/></StgValue>
</operation>

<operation id="2768" st_id="140" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1613 %or_ln37_114 = or i1 %icmp_ln37_229, i1 %icmp_ln37_228

]]></Node>
<StgValue><ssdm name="or_ln37_114"/></StgValue>
</operation>

<operation id="2769" st_id="140" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1614 %icmp_ln37_230 = icmp_ne  i11 %tmp_174, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_230"/></StgValue>
</operation>

<operation id="2770" st_id="140" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1615 %icmp_ln37_231 = icmp_eq  i52 %trunc_ln37_115, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_231"/></StgValue>
</operation>

<operation id="2771" st_id="140" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1616 %or_ln37_115 = or i1 %icmp_ln37_231, i1 %icmp_ln37_230

]]></Node>
<StgValue><ssdm name="or_ln37_115"/></StgValue>
</operation>

<operation id="2772" st_id="140" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1617 %and_ln37_114 = and i1 %or_ln37_114, i1 %or_ln37_115

]]></Node>
<StgValue><ssdm name="and_ln37_114"/></StgValue>
</operation>

<operation id="2773" st_id="140" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1618 %tmp_175 = fcmp_olt  i64 %p_56, i64 %select_ln37_56

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="2774" st_id="140" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1619 %and_ln37_115 = and i1 %and_ln37_114, i1 %tmp_175

]]></Node>
<StgValue><ssdm name="and_ln37_115"/></StgValue>
</operation>

<operation id="2775" st_id="140" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1620 %select_ln37_57 = select i1 %and_ln37_115, i64 %p_56, i64 %select_ln37_56

]]></Node>
<StgValue><ssdm name="select_ln37_57"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="2776" st_id="141" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1642 %tmp_178 = fcmp_olt  i64 %p_57, i64 %select_ln37_57

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="2777" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1629 %bitcast_ln37_116 = bitcast i64 %p_57

]]></Node>
<StgValue><ssdm name="bitcast_ln37_116"/></StgValue>
</operation>

<operation id="2778" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1630 %tmp_176 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_116, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="2779" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1631 %trunc_ln37_116 = trunc i64 %bitcast_ln37_116

]]></Node>
<StgValue><ssdm name="trunc_ln37_116"/></StgValue>
</operation>

<operation id="2780" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1632 %bitcast_ln37_117 = bitcast i64 %select_ln37_57

]]></Node>
<StgValue><ssdm name="bitcast_ln37_117"/></StgValue>
</operation>

<operation id="2781" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1633 %tmp_177 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_117, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="2782" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1634 %trunc_ln37_117 = trunc i64 %bitcast_ln37_117

]]></Node>
<StgValue><ssdm name="trunc_ln37_117"/></StgValue>
</operation>

<operation id="2783" st_id="142" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1635 %icmp_ln37_232 = icmp_ne  i11 %tmp_176, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_232"/></StgValue>
</operation>

<operation id="2784" st_id="142" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1636 %icmp_ln37_233 = icmp_eq  i52 %trunc_ln37_116, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_233"/></StgValue>
</operation>

<operation id="2785" st_id="142" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1637 %or_ln37_116 = or i1 %icmp_ln37_233, i1 %icmp_ln37_232

]]></Node>
<StgValue><ssdm name="or_ln37_116"/></StgValue>
</operation>

<operation id="2786" st_id="142" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1638 %icmp_ln37_234 = icmp_ne  i11 %tmp_177, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_234"/></StgValue>
</operation>

<operation id="2787" st_id="142" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1639 %icmp_ln37_235 = icmp_eq  i52 %trunc_ln37_117, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_235"/></StgValue>
</operation>

<operation id="2788" st_id="142" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1640 %or_ln37_117 = or i1 %icmp_ln37_235, i1 %icmp_ln37_234

]]></Node>
<StgValue><ssdm name="or_ln37_117"/></StgValue>
</operation>

<operation id="2789" st_id="142" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1641 %and_ln37_116 = and i1 %or_ln37_116, i1 %or_ln37_117

]]></Node>
<StgValue><ssdm name="and_ln37_116"/></StgValue>
</operation>

<operation id="2790" st_id="142" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1642 %tmp_178 = fcmp_olt  i64 %p_57, i64 %select_ln37_57

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="2791" st_id="142" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1643 %and_ln37_117 = and i1 %and_ln37_116, i1 %tmp_178

]]></Node>
<StgValue><ssdm name="and_ln37_117"/></StgValue>
</operation>

<operation id="2792" st_id="142" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1644 %select_ln37_58 = select i1 %and_ln37_117, i64 %p_57, i64 %select_ln37_57

]]></Node>
<StgValue><ssdm name="select_ln37_58"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="2793" st_id="143" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1666 %tmp_181 = fcmp_olt  i64 %p_58, i64 %select_ln37_58

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="2794" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1653 %bitcast_ln37_118 = bitcast i64 %p_58

]]></Node>
<StgValue><ssdm name="bitcast_ln37_118"/></StgValue>
</operation>

<operation id="2795" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1654 %tmp_179 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_118, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="2796" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1655 %trunc_ln37_118 = trunc i64 %bitcast_ln37_118

]]></Node>
<StgValue><ssdm name="trunc_ln37_118"/></StgValue>
</operation>

<operation id="2797" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1656 %bitcast_ln37_119 = bitcast i64 %select_ln37_58

]]></Node>
<StgValue><ssdm name="bitcast_ln37_119"/></StgValue>
</operation>

<operation id="2798" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1657 %tmp_180 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_119, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="2799" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1658 %trunc_ln37_119 = trunc i64 %bitcast_ln37_119

]]></Node>
<StgValue><ssdm name="trunc_ln37_119"/></StgValue>
</operation>

<operation id="2800" st_id="144" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1659 %icmp_ln37_236 = icmp_ne  i11 %tmp_179, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_236"/></StgValue>
</operation>

<operation id="2801" st_id="144" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1660 %icmp_ln37_237 = icmp_eq  i52 %trunc_ln37_118, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_237"/></StgValue>
</operation>

<operation id="2802" st_id="144" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1661 %or_ln37_118 = or i1 %icmp_ln37_237, i1 %icmp_ln37_236

]]></Node>
<StgValue><ssdm name="or_ln37_118"/></StgValue>
</operation>

<operation id="2803" st_id="144" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1662 %icmp_ln37_238 = icmp_ne  i11 %tmp_180, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_238"/></StgValue>
</operation>

<operation id="2804" st_id="144" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1663 %icmp_ln37_239 = icmp_eq  i52 %trunc_ln37_119, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_239"/></StgValue>
</operation>

<operation id="2805" st_id="144" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1664 %or_ln37_119 = or i1 %icmp_ln37_239, i1 %icmp_ln37_238

]]></Node>
<StgValue><ssdm name="or_ln37_119"/></StgValue>
</operation>

<operation id="2806" st_id="144" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1665 %and_ln37_118 = and i1 %or_ln37_118, i1 %or_ln37_119

]]></Node>
<StgValue><ssdm name="and_ln37_118"/></StgValue>
</operation>

<operation id="2807" st_id="144" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1666 %tmp_181 = fcmp_olt  i64 %p_58, i64 %select_ln37_58

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="2808" st_id="144" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1667 %and_ln37_119 = and i1 %and_ln37_118, i1 %tmp_181

]]></Node>
<StgValue><ssdm name="and_ln37_119"/></StgValue>
</operation>

<operation id="2809" st_id="144" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1668 %select_ln37_59 = select i1 %and_ln37_119, i64 %p_58, i64 %select_ln37_58

]]></Node>
<StgValue><ssdm name="select_ln37_59"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="2810" st_id="145" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1690 %tmp_184 = fcmp_olt  i64 %p_59, i64 %select_ln37_59

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="2811" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1677 %bitcast_ln37_120 = bitcast i64 %p_59

]]></Node>
<StgValue><ssdm name="bitcast_ln37_120"/></StgValue>
</operation>

<operation id="2812" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1678 %tmp_182 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_120, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="2813" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1679 %trunc_ln37_120 = trunc i64 %bitcast_ln37_120

]]></Node>
<StgValue><ssdm name="trunc_ln37_120"/></StgValue>
</operation>

<operation id="2814" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1680 %bitcast_ln37_121 = bitcast i64 %select_ln37_59

]]></Node>
<StgValue><ssdm name="bitcast_ln37_121"/></StgValue>
</operation>

<operation id="2815" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1681 %tmp_183 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_121, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="2816" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1682 %trunc_ln37_121 = trunc i64 %bitcast_ln37_121

]]></Node>
<StgValue><ssdm name="trunc_ln37_121"/></StgValue>
</operation>

<operation id="2817" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1683 %icmp_ln37_240 = icmp_ne  i11 %tmp_182, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_240"/></StgValue>
</operation>

<operation id="2818" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1684 %icmp_ln37_241 = icmp_eq  i52 %trunc_ln37_120, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_241"/></StgValue>
</operation>

<operation id="2819" st_id="146" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1685 %or_ln37_120 = or i1 %icmp_ln37_241, i1 %icmp_ln37_240

]]></Node>
<StgValue><ssdm name="or_ln37_120"/></StgValue>
</operation>

<operation id="2820" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1686 %icmp_ln37_242 = icmp_ne  i11 %tmp_183, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_242"/></StgValue>
</operation>

<operation id="2821" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1687 %icmp_ln37_243 = icmp_eq  i52 %trunc_ln37_121, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_243"/></StgValue>
</operation>

<operation id="2822" st_id="146" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1688 %or_ln37_121 = or i1 %icmp_ln37_243, i1 %icmp_ln37_242

]]></Node>
<StgValue><ssdm name="or_ln37_121"/></StgValue>
</operation>

<operation id="2823" st_id="146" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1689 %and_ln37_120 = and i1 %or_ln37_120, i1 %or_ln37_121

]]></Node>
<StgValue><ssdm name="and_ln37_120"/></StgValue>
</operation>

<operation id="2824" st_id="146" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1690 %tmp_184 = fcmp_olt  i64 %p_59, i64 %select_ln37_59

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="2825" st_id="146" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1691 %and_ln37_121 = and i1 %and_ln37_120, i1 %tmp_184

]]></Node>
<StgValue><ssdm name="and_ln37_121"/></StgValue>
</operation>

<operation id="2826" st_id="146" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1692 %select_ln37_60 = select i1 %and_ln37_121, i64 %p_59, i64 %select_ln37_59

]]></Node>
<StgValue><ssdm name="select_ln37_60"/></StgValue>
</operation>

<operation id="2827" st_id="146" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:1744 %add_ln27 = add i7 %select_ln26, i7 1

]]></Node>
<StgValue><ssdm name="add_ln27"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="2828" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader:6 %tmp_382_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %select_ln26_1, i6 0

]]></Node>
<StgValue><ssdm name="tmp_382_cast"/></StgValue>
</operation>

<operation id="2829" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="14" op_0_bw="7">
<![CDATA[
.preheader:206 %zext_ln41 = zext i7 %select_ln26

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="2830" st_id="147" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:207 %add_ln41 = add i14 %tmp_382_cast, i14 %zext_ln41

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="2831" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="14">
<![CDATA[
.preheader:208 %zext_ln41_1 = zext i14 %add_ln41

]]></Node>
<StgValue><ssdm name="zext_ln41_1"/></StgValue>
</operation>

<operation id="2832" st_id="147" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1714 %tmp_187 = fcmp_olt  i64 %p_60, i64 %select_ln37_60

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="2833" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
.preheader:1743 %store_ln41 = store i64 %zext_ln41_1, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="2834" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1701 %bitcast_ln37_122 = bitcast i64 %p_60

]]></Node>
<StgValue><ssdm name="bitcast_ln37_122"/></StgValue>
</operation>

<operation id="2835" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1702 %tmp_185 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_122, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="2836" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1703 %trunc_ln37_122 = trunc i64 %bitcast_ln37_122

]]></Node>
<StgValue><ssdm name="trunc_ln37_122"/></StgValue>
</operation>

<operation id="2837" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1704 %bitcast_ln37_123 = bitcast i64 %select_ln37_60

]]></Node>
<StgValue><ssdm name="bitcast_ln37_123"/></StgValue>
</operation>

<operation id="2838" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1705 %tmp_186 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_123, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="2839" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1706 %trunc_ln37_123 = trunc i64 %bitcast_ln37_123

]]></Node>
<StgValue><ssdm name="trunc_ln37_123"/></StgValue>
</operation>

<operation id="2840" st_id="148" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1707 %icmp_ln37_244 = icmp_ne  i11 %tmp_185, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_244"/></StgValue>
</operation>

<operation id="2841" st_id="148" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1708 %icmp_ln37_245 = icmp_eq  i52 %trunc_ln37_122, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_245"/></StgValue>
</operation>

<operation id="2842" st_id="148" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1709 %or_ln37_122 = or i1 %icmp_ln37_245, i1 %icmp_ln37_244

]]></Node>
<StgValue><ssdm name="or_ln37_122"/></StgValue>
</operation>

<operation id="2843" st_id="148" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1710 %icmp_ln37_246 = icmp_ne  i11 %tmp_186, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_246"/></StgValue>
</operation>

<operation id="2844" st_id="148" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1711 %icmp_ln37_247 = icmp_eq  i52 %trunc_ln37_123, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_247"/></StgValue>
</operation>

<operation id="2845" st_id="148" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1712 %or_ln37_123 = or i1 %icmp_ln37_247, i1 %icmp_ln37_246

]]></Node>
<StgValue><ssdm name="or_ln37_123"/></StgValue>
</operation>

<operation id="2846" st_id="148" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1713 %and_ln37_122 = and i1 %or_ln37_122, i1 %or_ln37_123

]]></Node>
<StgValue><ssdm name="and_ln37_122"/></StgValue>
</operation>

<operation id="2847" st_id="148" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1714 %tmp_187 = fcmp_olt  i64 %p_60, i64 %select_ln37_60

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="2848" st_id="148" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1715 %and_ln37_123 = and i1 %and_ln37_122, i1 %tmp_187

]]></Node>
<StgValue><ssdm name="and_ln37_123"/></StgValue>
</operation>

<operation id="2849" st_id="148" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1716 %select_ln37_61 = select i1 %and_ln37_123, i64 %p_60, i64 %select_ln37_60

]]></Node>
<StgValue><ssdm name="select_ln37_61"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="2850" st_id="149" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1738 %tmp_190 = fcmp_olt  i64 %p_61, i64 %select_ln37_61

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="2851" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1725 %bitcast_ln37_124 = bitcast i64 %p_61

]]></Node>
<StgValue><ssdm name="bitcast_ln37_124"/></StgValue>
</operation>

<operation id="2852" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1726 %tmp_188 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_124, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="2853" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1727 %trunc_ln37_124 = trunc i64 %bitcast_ln37_124

]]></Node>
<StgValue><ssdm name="trunc_ln37_124"/></StgValue>
</operation>

<operation id="2854" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="64" op_0_bw="64">
<![CDATA[
.preheader:1728 %bitcast_ln37_125 = bitcast i64 %select_ln37_61

]]></Node>
<StgValue><ssdm name="bitcast_ln37_125"/></StgValue>
</operation>

<operation id="2855" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1729 %tmp_189 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_125, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="2856" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="52" op_0_bw="64">
<![CDATA[
.preheader:1730 %trunc_ln37_125 = trunc i64 %bitcast_ln37_125

]]></Node>
<StgValue><ssdm name="trunc_ln37_125"/></StgValue>
</operation>

<operation id="2857" st_id="150" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1731 %icmp_ln37_248 = icmp_ne  i11 %tmp_188, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_248"/></StgValue>
</operation>

<operation id="2858" st_id="150" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1732 %icmp_ln37_249 = icmp_eq  i52 %trunc_ln37_124, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_249"/></StgValue>
</operation>

<operation id="2859" st_id="150" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1733 %or_ln37_124 = or i1 %icmp_ln37_249, i1 %icmp_ln37_248

]]></Node>
<StgValue><ssdm name="or_ln37_124"/></StgValue>
</operation>

<operation id="2860" st_id="150" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1734 %icmp_ln37_250 = icmp_ne  i11 %tmp_189, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln37_250"/></StgValue>
</operation>

<operation id="2861" st_id="150" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:1735 %icmp_ln37_251 = icmp_eq  i52 %trunc_ln37_125, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_251"/></StgValue>
</operation>

<operation id="2862" st_id="150" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1736 %or_ln37_125 = or i1 %icmp_ln37_251, i1 %icmp_ln37_250

]]></Node>
<StgValue><ssdm name="or_ln37_125"/></StgValue>
</operation>

<operation id="2863" st_id="150" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1737 %and_ln37_124 = and i1 %or_ln37_124, i1 %or_ln37_125

]]></Node>
<StgValue><ssdm name="and_ln37_124"/></StgValue>
</operation>

<operation id="2864" st_id="150" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:1738 %tmp_190 = fcmp_olt  i64 %p_61, i64 %select_ln37_61

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="2865" st_id="150" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:1739 %and_ln37_125 = and i1 %and_ln37_124, i1 %tmp_190

]]></Node>
<StgValue><ssdm name="and_ln37_125"/></StgValue>
</operation>

<operation id="2866" st_id="150" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1740 %select_ln37_62 = select i1 %and_ln37_125, i64 %p_61, i64 %select_ln37_61

]]></Node>
<StgValue><ssdm name="select_ln37_62"/></StgValue>
</operation>

<operation id="2867" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
.preheader:1742 %store_ln37 = store i64 %select_ln37_62, i64 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">
</state>

<state id="152" st_id="152">
</state>

<state id="153" st_id="153">
</state>

<state id="154" st_id="154">
</state>

<state id="155" st_id="155">
</state>

<state id="156" st_id="156">
</state>

<state id="157" st_id="157">
</state>

<state id="158" st_id="158">
</state>

<state id="159" st_id="159">
</state>

<state id="160" st_id="160">
</state>

<state id="161" st_id="161">
</state>

<state id="162" st_id="162">
</state>

<state id="163" st_id="163">
</state>

<state id="164" st_id="164">
</state>

<state id="165" st_id="165">
</state>

<state id="166" st_id="166">
</state>

<state id="167" st_id="167">
</state>

<state id="168" st_id="168">
</state>

<state id="169" st_id="169">
</state>

<state id="170" st_id="170">
</state>

<state id="171" st_id="171">
</state>

<state id="172" st_id="172">
</state>

<state id="173" st_id="173">
</state>

<state id="174" st_id="174">
</state>

<state id="175" st_id="175">
</state>

<state id="176" st_id="176">
</state>

<state id="177" st_id="177">
</state>

<state id="178" st_id="178">
</state>

<state id="179" st_id="179">
</state>

<state id="180" st_id="180">
</state>

<state id="181" st_id="181">
</state>

<state id="182" st_id="182">
</state>

<state id="183" st_id="183">
</state>

<state id="184" st_id="184">
</state>

<state id="185" st_id="185">
</state>

<state id="186" st_id="186">
</state>

<state id="187" st_id="187">
</state>

<state id="188" st_id="188">
</state>

<state id="189" st_id="189">
</state>

<state id="190" st_id="190">
</state>

<state id="191" st_id="191">
</state>

<state id="192" st_id="192">
</state>

<state id="193" st_id="193">
</state>

<state id="194" st_id="194">
</state>

<state id="195" st_id="195">
</state>

<state id="196" st_id="196">
</state>

<state id="197" st_id="197">
</state>

<state id="198" st_id="198">
</state>

<state id="199" st_id="199">
</state>

<state id="200" st_id="200">
</state>

<state id="201" st_id="201">
</state>

<state id="202" st_id="202">
</state>

<state id="203" st_id="203">
</state>

<state id="204" st_id="204">
</state>

<state id="205" st_id="205">
</state>

<state id="206" st_id="206">
</state>

<state id="207" st_id="207">
</state>

<state id="208" st_id="208">
</state>

<state id="209" st_id="209">
</state>

<state id="210" st_id="210">
</state>

<state id="211" st_id="211">

<operation id="2868" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L_timestep_L_curr_state_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2869" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2 %empty_24 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8896, i64 8896, i64 8896

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="2870" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:205 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="2871" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:209 %llike_addr_5 = getelementptr i64 %llike, i64 0, i64 %zext_ln41_1

]]></Node>
<StgValue><ssdm name="llike_addr_5"/></StgValue>
</operation>

<operation id="2872" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:210 %specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln15"/></StgValue>
</operation>

<operation id="2873" st_id="211" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
.preheader:1741 %store_ln41 = store i64 %select_ln37_62, i14 %llike_addr_5

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="2874" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="0" op_0_bw="0">
<![CDATA[
.preheader:1745 %br_ln0 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="2875" st_id="212" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="64" op_0_bw="14">
<![CDATA[
:0 %min_p = load i14 %llike_addr_1

]]></Node>
<StgValue><ssdm name="min_p"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="2876" st_id="213" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="64" op_0_bw="14">
<![CDATA[
:0 %min_p = load i14 %llike_addr_1

]]></Node>
<StgValue><ssdm name="min_p"/></StgValue>
</operation>

<operation id="2877" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln48 = br void

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="2878" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %s_2 = phi i7 1, void, i7 %add_ln48, void %.split4

]]></Node>
<StgValue><ssdm name="s_2"/></StgValue>
</operation>

<operation id="2879" st_id="214" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %icmp_ln48 = icmp_eq  i7 %s_2, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln48"/></StgValue>
</operation>

<operation id="2880" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln48 = br i1 %icmp_ln48, void %.split4, void

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="2881" st_id="214" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split4:0 %add_ln48 = add i7 %s_2, i7 1

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="2882" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="14" op_0_bw="7">
<![CDATA[
.split4:1 %zext_ln49 = zext i7 %s_2

]]></Node>
<StgValue><ssdm name="zext_ln49"/></StgValue>
</operation>

<operation id="2883" st_id="214" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split4:2 %add_ln49 = add i14 %zext_ln49, i14 8896

]]></Node>
<StgValue><ssdm name="add_ln49"/></StgValue>
</operation>

<operation id="2884" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="64" op_0_bw="14">
<![CDATA[
.split4:3 %zext_ln49_1 = zext i14 %add_ln49

]]></Node>
<StgValue><ssdm name="zext_ln49_1"/></StgValue>
</operation>

<operation id="2885" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:4 %llike_addr_3 = getelementptr i64 %llike, i64 0, i64 %zext_ln49_1

]]></Node>
<StgValue><ssdm name="llike_addr_3"/></StgValue>
</operation>

<operation id="2886" st_id="214" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="64" op_0_bw="14">
<![CDATA[
.split4:6 %p_64 = load i14 %llike_addr_3

]]></Node>
<StgValue><ssdm name="p_64"/></StgValue>
</operation>

<operation id="2887" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="6" op_0_bw="7">
<![CDATA[
.split4:23 %trunc_ln50_2 = trunc i7 %s_2

]]></Node>
<StgValue><ssdm name="trunc_ln50_2"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="2888" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:1 %min_s = phi i8 0, void, i8 %min_s_2, void %.split4

]]></Node>
<StgValue><ssdm name="min_s"/></StgValue>
</operation>

<operation id="2889" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:2 %min_p_1 = phi i64 %min_p, void, i64 %min_p_4, void %.split4

]]></Node>
<StgValue><ssdm name="min_p_1"/></StgValue>
</operation>

<operation id="2890" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="2891" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_26 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 63, i64 63, i64 63

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="2892" st_id="215" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="64" op_0_bw="14">
<![CDATA[
.split4:6 %p_64 = load i14 %llike_addr_3

]]></Node>
<StgValue><ssdm name="p_64"/></StgValue>
</operation>

<operation id="2893" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="64" op_0_bw="64">
<![CDATA[
.split4:7 %bitcast_ln50 = bitcast i64 %p_64

]]></Node>
<StgValue><ssdm name="bitcast_ln50"/></StgValue>
</operation>

<operation id="2894" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:8 %tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln50, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="2895" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="52" op_0_bw="64">
<![CDATA[
.split4:9 %trunc_ln50 = trunc i64 %bitcast_ln50

]]></Node>
<StgValue><ssdm name="trunc_ln50"/></StgValue>
</operation>

<operation id="2896" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="64" op_0_bw="64">
<![CDATA[
.split4:10 %bitcast_ln50_1 = bitcast i64 %min_p_1

]]></Node>
<StgValue><ssdm name="bitcast_ln50_1"/></StgValue>
</operation>

<operation id="2897" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:11 %tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln50_1, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="2898" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="52" op_0_bw="64">
<![CDATA[
.split4:12 %trunc_ln50_1 = trunc i64 %bitcast_ln50_1

]]></Node>
<StgValue><ssdm name="trunc_ln50_1"/></StgValue>
</operation>

<operation id="2899" st_id="215" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split4:13 %icmp_ln50 = icmp_ne  i11 %tmp, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln50"/></StgValue>
</operation>

<operation id="2900" st_id="215" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split4:14 %icmp_ln50_1 = icmp_eq  i52 %trunc_ln50, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln50_1"/></StgValue>
</operation>

<operation id="2901" st_id="215" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split4:16 %icmp_ln50_2 = icmp_ne  i11 %tmp_1, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln50_2"/></StgValue>
</operation>

<operation id="2902" st_id="215" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split4:17 %icmp_ln50_3 = icmp_eq  i52 %trunc_ln50_1, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln50_3"/></StgValue>
</operation>

<operation id="2903" st_id="215" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1852" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:20 %tmp_2 = fcmp_olt  i64 %p_64, i64 %min_p_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="2904" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:5 %specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln16"/></StgValue>
</operation>

<operation id="2905" st_id="216" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:15 %or_ln50 = or i1 %icmp_ln50_1, i1 %icmp_ln50

]]></Node>
<StgValue><ssdm name="or_ln50"/></StgValue>
</operation>

<operation id="2906" st_id="216" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:18 %or_ln50_1 = or i1 %icmp_ln50_3, i1 %icmp_ln50_2

]]></Node>
<StgValue><ssdm name="or_ln50_1"/></StgValue>
</operation>

<operation id="2907" st_id="216" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:19 %and_ln50 = and i1 %or_ln50, i1 %or_ln50_1

]]></Node>
<StgValue><ssdm name="and_ln50"/></StgValue>
</operation>

<operation id="2908" st_id="216" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1852" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:20 %tmp_2 = fcmp_olt  i64 %p_64, i64 %min_p_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="2909" st_id="216" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:21 %and_ln50_1 = and i1 %and_ln50, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="and_ln50_1"/></StgValue>
</operation>

<operation id="2910" st_id="216" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:22 %min_p_4 = select i1 %and_ln50_1, i64 %p_64, i64 %min_p_1

]]></Node>
<StgValue><ssdm name="min_p_4"/></StgValue>
</operation>

<operation id="2911" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="8" op_0_bw="6">
<![CDATA[
.split4:24 %zext_ln50 = zext i6 %trunc_ln50_2

]]></Node>
<StgValue><ssdm name="zext_ln50"/></StgValue>
</operation>

<operation id="2912" st_id="216" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split4:25 %min_s_2 = select i1 %and_ln50_1, i8 %zext_ln50, i8 %min_s

]]></Node>
<StgValue><ssdm name="min_s_2"/></StgValue>
</operation>

<operation id="2913" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="0" op_0_bw="0">
<![CDATA[
.split4:26 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="2914" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %path_addr = getelementptr i8 %path, i64 0, i64 139

]]></Node>
<StgValue><ssdm name="path_addr"/></StgValue>
</operation>

<operation id="2915" st_id="217" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1 %store_ln55 = store i8 %min_s, i8 %path_addr

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="2916" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln58 = br void

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="2917" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0 %t_1 = phi i9 %add_ln58, void %.split2, i9 138, void

]]></Node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>

<operation id="2918" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:1 %empty_27 = phi i8 %zext_ln68, void %.split2, i8 %min_s, void

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="2919" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="2920" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
:3 %tmp_381 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %t_1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>

<operation id="2921" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_28 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 139, i64 139, i64 139

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="2922" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln58 = br i1 %tmp_381, void %.split2, void

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="2923" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="15" op_0_bw="15" op_1_bw="9" op_2_bw="6">
<![CDATA[
.split2:2 %tmp_382 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %t_1, i6 0

]]></Node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>

<operation id="2924" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="64" op_0_bw="15">
<![CDATA[
.split2:3 %zext_ln60_5 = zext i15 %tmp_382

]]></Node>
<StgValue><ssdm name="zext_ln60_5"/></StgValue>
</operation>

<operation id="2925" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:4 %llike_addr_4 = getelementptr i64 %llike, i64 0, i64 %zext_ln60_5

]]></Node>
<StgValue><ssdm name="llike_addr_4"/></StgValue>
</operation>

<operation id="2926" st_id="218" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2066" bw="64" op_0_bw="14">
<![CDATA[
.split2:195 %llike_load_1 = load i14 %llike_addr_4

]]></Node>
<StgValue><ssdm name="llike_load_1"/></StgValue>
</operation>

<operation id="2927" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2071" bw="64" op_0_bw="8">
<![CDATA[
.split2:200 %zext_ln60_1 = zext i8 %empty_27

]]></Node>
<StgValue><ssdm name="zext_ln60_1"/></StgValue>
</operation>

<operation id="2928" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2072" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:201 %transition_addr_1 = getelementptr i64 %transition, i64 0, i64 %zext_ln60_1

]]></Node>
<StgValue><ssdm name="transition_addr_1"/></StgValue>
</operation>

<operation id="2929" st_id="218" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2073" bw="64" op_0_bw="12">
<![CDATA[
.split2:202 %transition_load_1 = load i12 %transition_addr_1

]]></Node>
<StgValue><ssdm name="transition_load_1"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="2930" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:5 %or_ln62 = or i15 %tmp_382, i15 1

]]></Node>
<StgValue><ssdm name="or_ln62"/></StgValue>
</operation>

<operation id="2931" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:6 %tmp_384 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62

]]></Node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="2932" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:7 %llike_addr_69 = getelementptr i64 %llike, i64 0, i64 %tmp_384

]]></Node>
<StgValue><ssdm name="llike_addr_69"/></StgValue>
</operation>

<operation id="2933" st_id="219" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2066" bw="64" op_0_bw="14">
<![CDATA[
.split2:195 %llike_load_1 = load i14 %llike_addr_4

]]></Node>
<StgValue><ssdm name="llike_load_1"/></StgValue>
</operation>

<operation id="2934" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2068" bw="9" op_0_bw="8">
<![CDATA[
.split2:197 %zext_ln60_2 = zext i8 %empty_27

]]></Node>
<StgValue><ssdm name="zext_ln60_2"/></StgValue>
</operation>

<operation id="2935" st_id="219" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2073" bw="64" op_0_bw="12">
<![CDATA[
.split2:202 %transition_load_1 = load i12 %transition_addr_1

]]></Node>
<StgValue><ssdm name="transition_load_1"/></StgValue>
</operation>

<operation id="2936" st_id="219" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2076" bw="64" op_0_bw="14">
<![CDATA[
.split2:205 %llike_load_67 = load i14 %llike_addr_69

]]></Node>
<StgValue><ssdm name="llike_load_67"/></StgValue>
</operation>

<operation id="2937" st_id="219" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split2:206 %add_ln62 = add i9 %zext_ln60_2, i9 64

]]></Node>
<StgValue><ssdm name="add_ln62"/></StgValue>
</operation>

<operation id="2938" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="64" op_0_bw="9">
<![CDATA[
.split2:207 %zext_ln62 = zext i9 %add_ln62

]]></Node>
<StgValue><ssdm name="zext_ln62"/></StgValue>
</operation>

<operation id="2939" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2079" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:208 %transition_addr_65 = getelementptr i64 %transition, i64 0, i64 %zext_ln62

]]></Node>
<StgValue><ssdm name="transition_addr_65"/></StgValue>
</operation>

<operation id="2940" st_id="219" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2080" bw="64" op_0_bw="12">
<![CDATA[
.split2:209 %transition_load_65 = load i12 %transition_addr_65

]]></Node>
<StgValue><ssdm name="transition_load_65"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="2941" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:8 %or_ln62_2 = or i15 %tmp_382, i15 2

]]></Node>
<StgValue><ssdm name="or_ln62_2"/></StgValue>
</operation>

<operation id="2942" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:9 %tmp_385 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_2

]]></Node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="2943" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:10 %llike_addr_70 = getelementptr i64 %llike, i64 0, i64 %tmp_385

]]></Node>
<StgValue><ssdm name="llike_addr_70"/></StgValue>
</operation>

<operation id="2944" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2074" bw="64" op_0_bw="64">
<![CDATA[
.split2:203 %bitcast_ln60 = bitcast i64 %transition_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln60"/></StgValue>
</operation>

<operation id="2945" st_id="220" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2075" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:204 %min_p_5 = dadd i64 %llike_load_1, i64 %bitcast_ln60

]]></Node>
<StgValue><ssdm name="min_p_5"/></StgValue>
</operation>

<operation id="2946" st_id="220" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2076" bw="64" op_0_bw="14">
<![CDATA[
.split2:205 %llike_load_67 = load i14 %llike_addr_69

]]></Node>
<StgValue><ssdm name="llike_load_67"/></StgValue>
</operation>

<operation id="2947" st_id="220" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2080" bw="64" op_0_bw="12">
<![CDATA[
.split2:209 %transition_load_65 = load i12 %transition_addr_65

]]></Node>
<StgValue><ssdm name="transition_load_65"/></StgValue>
</operation>

<operation id="2948" st_id="220" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="64" op_0_bw="14">
<![CDATA[
.split2:229 %llike_load_68 = load i14 %llike_addr_70

]]></Node>
<StgValue><ssdm name="llike_load_68"/></StgValue>
</operation>

<operation id="2949" st_id="220" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split2:230 %add_ln62_1 = add i9 %zext_ln60_2, i9 128

]]></Node>
<StgValue><ssdm name="add_ln62_1"/></StgValue>
</operation>

<operation id="2950" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="64" op_0_bw="9">
<![CDATA[
.split2:231 %zext_ln62_1 = zext i9 %add_ln62_1

]]></Node>
<StgValue><ssdm name="zext_ln62_1"/></StgValue>
</operation>

<operation id="2951" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:232 %transition_addr_66 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_1

]]></Node>
<StgValue><ssdm name="transition_addr_66"/></StgValue>
</operation>

<operation id="2952" st_id="220" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2104" bw="64" op_0_bw="12">
<![CDATA[
.split2:233 %transition_load_66 = load i12 %transition_addr_66

]]></Node>
<StgValue><ssdm name="transition_load_66"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="2953" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:11 %or_ln62_5 = or i15 %tmp_382, i15 3

]]></Node>
<StgValue><ssdm name="or_ln62_5"/></StgValue>
</operation>

<operation id="2954" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:12 %tmp_386 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_5

]]></Node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>

<operation id="2955" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:13 %llike_addr_71 = getelementptr i64 %llike, i64 0, i64 %tmp_386

]]></Node>
<StgValue><ssdm name="llike_addr_71"/></StgValue>
</operation>

<operation id="2956" st_id="221" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2075" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:204 %min_p_5 = dadd i64 %llike_load_1, i64 %bitcast_ln60

]]></Node>
<StgValue><ssdm name="min_p_5"/></StgValue>
</operation>

<operation id="2957" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2081" bw="64" op_0_bw="64">
<![CDATA[
.split2:210 %bitcast_ln62 = bitcast i64 %transition_load_65

]]></Node>
<StgValue><ssdm name="bitcast_ln62"/></StgValue>
</operation>

<operation id="2958" st_id="221" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:211 %p_62 = dadd i64 %llike_load_67, i64 %bitcast_ln62

]]></Node>
<StgValue><ssdm name="p_62"/></StgValue>
</operation>

<operation id="2959" st_id="221" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="64" op_0_bw="14">
<![CDATA[
.split2:229 %llike_load_68 = load i14 %llike_addr_70

]]></Node>
<StgValue><ssdm name="llike_load_68"/></StgValue>
</operation>

<operation id="2960" st_id="221" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2104" bw="64" op_0_bw="12">
<![CDATA[
.split2:233 %transition_load_66 = load i12 %transition_addr_66

]]></Node>
<StgValue><ssdm name="transition_load_66"/></StgValue>
</operation>

<operation id="2961" st_id="221" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="64" op_0_bw="14">
<![CDATA[
.split2:252 %llike_load_69 = load i14 %llike_addr_71

]]></Node>
<StgValue><ssdm name="llike_load_69"/></StgValue>
</operation>

<operation id="2962" st_id="221" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split2:253 %add_ln62_2 = add i9 %zext_ln60_2, i9 192

]]></Node>
<StgValue><ssdm name="add_ln62_2"/></StgValue>
</operation>

<operation id="2963" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="64" op_0_bw="9">
<![CDATA[
.split2:254 %zext_ln62_2 = zext i9 %add_ln62_2

]]></Node>
<StgValue><ssdm name="zext_ln62_2"/></StgValue>
</operation>

<operation id="2964" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:255 %transition_addr_67 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_2

]]></Node>
<StgValue><ssdm name="transition_addr_67"/></StgValue>
</operation>

<operation id="2965" st_id="221" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="64" op_0_bw="12">
<![CDATA[
.split2:256 %transition_load_67 = load i12 %transition_addr_67

]]></Node>
<StgValue><ssdm name="transition_load_67"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="2966" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:14 %or_ln62_6 = or i15 %tmp_382, i15 4

]]></Node>
<StgValue><ssdm name="or_ln62_6"/></StgValue>
</operation>

<operation id="2967" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:15 %tmp_387 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_6

]]></Node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="2968" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:16 %llike_addr_72 = getelementptr i64 %llike, i64 0, i64 %tmp_387

]]></Node>
<StgValue><ssdm name="llike_addr_72"/></StgValue>
</operation>

<operation id="2969" st_id="222" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2075" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:204 %min_p_5 = dadd i64 %llike_load_1, i64 %bitcast_ln60

]]></Node>
<StgValue><ssdm name="min_p_5"/></StgValue>
</operation>

<operation id="2970" st_id="222" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:211 %p_62 = dadd i64 %llike_load_67, i64 %bitcast_ln62

]]></Node>
<StgValue><ssdm name="p_62"/></StgValue>
</operation>

<operation id="2971" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2105" bw="64" op_0_bw="64">
<![CDATA[
.split2:234 %bitcast_ln62_1 = bitcast i64 %transition_load_66

]]></Node>
<StgValue><ssdm name="bitcast_ln62_1"/></StgValue>
</operation>

<operation id="2972" st_id="222" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:235 %p_3_1 = dadd i64 %llike_load_68, i64 %bitcast_ln62_1

]]></Node>
<StgValue><ssdm name="p_3_1"/></StgValue>
</operation>

<operation id="2973" st_id="222" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="64" op_0_bw="14">
<![CDATA[
.split2:252 %llike_load_69 = load i14 %llike_addr_71

]]></Node>
<StgValue><ssdm name="llike_load_69"/></StgValue>
</operation>

<operation id="2974" st_id="222" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="64" op_0_bw="12">
<![CDATA[
.split2:256 %transition_load_67 = load i12 %transition_addr_67

]]></Node>
<StgValue><ssdm name="transition_load_67"/></StgValue>
</operation>

<operation id="2975" st_id="222" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="64" op_0_bw="14">
<![CDATA[
.split2:279 %llike_load_70 = load i14 %llike_addr_72

]]></Node>
<StgValue><ssdm name="llike_load_70"/></StgValue>
</operation>

<operation id="2976" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
.split2:280 %or_ln1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %empty_27

]]></Node>
<StgValue><ssdm name="or_ln1"/></StgValue>
</operation>

<operation id="2977" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2152" bw="64" op_0_bw="9">
<![CDATA[
.split2:281 %zext_ln62_3 = zext i9 %or_ln1

]]></Node>
<StgValue><ssdm name="zext_ln62_3"/></StgValue>
</operation>

<operation id="2978" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:282 %transition_addr_68 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_3

]]></Node>
<StgValue><ssdm name="transition_addr_68"/></StgValue>
</operation>

<operation id="2979" st_id="222" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2154" bw="64" op_0_bw="12">
<![CDATA[
.split2:283 %transition_load_68 = load i12 %transition_addr_68

]]></Node>
<StgValue><ssdm name="transition_load_68"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="2980" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:17 %or_ln62_10 = or i15 %tmp_382, i15 5

]]></Node>
<StgValue><ssdm name="or_ln62_10"/></StgValue>
</operation>

<operation id="2981" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:18 %tmp_388 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_10

]]></Node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>

<operation id="2982" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:19 %llike_addr_73 = getelementptr i64 %llike, i64 0, i64 %tmp_388

]]></Node>
<StgValue><ssdm name="llike_addr_73"/></StgValue>
</operation>

<operation id="2983" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2069" bw="10" op_0_bw="8">
<![CDATA[
.split2:198 %zext_ln60_3 = zext i8 %empty_27

]]></Node>
<StgValue><ssdm name="zext_ln60_3"/></StgValue>
</operation>

<operation id="2984" st_id="223" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2075" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:204 %min_p_5 = dadd i64 %llike_load_1, i64 %bitcast_ln60

]]></Node>
<StgValue><ssdm name="min_p_5"/></StgValue>
</operation>

<operation id="2985" st_id="223" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:211 %p_62 = dadd i64 %llike_load_67, i64 %bitcast_ln62

]]></Node>
<StgValue><ssdm name="p_62"/></StgValue>
</operation>

<operation id="2986" st_id="223" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:235 %p_3_1 = dadd i64 %llike_load_68, i64 %bitcast_ln62_1

]]></Node>
<StgValue><ssdm name="p_3_1"/></StgValue>
</operation>

<operation id="2987" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="64" op_0_bw="64">
<![CDATA[
.split2:257 %bitcast_ln62_2 = bitcast i64 %transition_load_67

]]></Node>
<StgValue><ssdm name="bitcast_ln62_2"/></StgValue>
</operation>

<operation id="2988" st_id="223" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:258 %p_3_2 = dadd i64 %llike_load_69, i64 %bitcast_ln62_2

]]></Node>
<StgValue><ssdm name="p_3_2"/></StgValue>
</operation>

<operation id="2989" st_id="223" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="64" op_0_bw="14">
<![CDATA[
.split2:279 %llike_load_70 = load i14 %llike_addr_72

]]></Node>
<StgValue><ssdm name="llike_load_70"/></StgValue>
</operation>

<operation id="2990" st_id="223" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2154" bw="64" op_0_bw="12">
<![CDATA[
.split2:283 %transition_load_68 = load i12 %transition_addr_68

]]></Node>
<StgValue><ssdm name="transition_load_68"/></StgValue>
</operation>

<operation id="2991" st_id="223" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="64" op_0_bw="14">
<![CDATA[
.split2:302 %llike_load_71 = load i14 %llike_addr_73

]]></Node>
<StgValue><ssdm name="llike_load_71"/></StgValue>
</operation>

<operation id="2992" st_id="223" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2174" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split2:303 %add_ln62_3 = add i10 %zext_ln60_3, i10 320

]]></Node>
<StgValue><ssdm name="add_ln62_3"/></StgValue>
</operation>

<operation id="2993" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2175" bw="64" op_0_bw="10">
<![CDATA[
.split2:304 %zext_ln62_4 = zext i10 %add_ln62_3

]]></Node>
<StgValue><ssdm name="zext_ln62_4"/></StgValue>
</operation>

<operation id="2994" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:305 %transition_addr_69 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_4

]]></Node>
<StgValue><ssdm name="transition_addr_69"/></StgValue>
</operation>

<operation id="2995" st_id="223" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="64" op_0_bw="12">
<![CDATA[
.split2:306 %transition_load_69 = load i12 %transition_addr_69

]]></Node>
<StgValue><ssdm name="transition_load_69"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="2996" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:20 %or_ln62_11 = or i15 %tmp_382, i15 6

]]></Node>
<StgValue><ssdm name="or_ln62_11"/></StgValue>
</operation>

<operation id="2997" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:21 %tmp_389 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_11

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="2998" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:22 %llike_addr_74 = getelementptr i64 %llike, i64 0, i64 %tmp_389

]]></Node>
<StgValue><ssdm name="llike_addr_74"/></StgValue>
</operation>

<operation id="2999" st_id="224" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2075" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:204 %min_p_5 = dadd i64 %llike_load_1, i64 %bitcast_ln60

]]></Node>
<StgValue><ssdm name="min_p_5"/></StgValue>
</operation>

<operation id="3000" st_id="224" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:211 %p_62 = dadd i64 %llike_load_67, i64 %bitcast_ln62

]]></Node>
<StgValue><ssdm name="p_62"/></StgValue>
</operation>

<operation id="3001" st_id="224" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:235 %p_3_1 = dadd i64 %llike_load_68, i64 %bitcast_ln62_1

]]></Node>
<StgValue><ssdm name="p_3_1"/></StgValue>
</operation>

<operation id="3002" st_id="224" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:258 %p_3_2 = dadd i64 %llike_load_69, i64 %bitcast_ln62_2

]]></Node>
<StgValue><ssdm name="p_3_2"/></StgValue>
</operation>

<operation id="3003" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="64" op_0_bw="64">
<![CDATA[
.split2:284 %bitcast_ln62_3 = bitcast i64 %transition_load_68

]]></Node>
<StgValue><ssdm name="bitcast_ln62_3"/></StgValue>
</operation>

<operation id="3004" st_id="224" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:285 %p_3_3 = dadd i64 %llike_load_70, i64 %bitcast_ln62_3

]]></Node>
<StgValue><ssdm name="p_3_3"/></StgValue>
</operation>

<operation id="3005" st_id="224" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="64" op_0_bw="14">
<![CDATA[
.split2:302 %llike_load_71 = load i14 %llike_addr_73

]]></Node>
<StgValue><ssdm name="llike_load_71"/></StgValue>
</operation>

<operation id="3006" st_id="224" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="64" op_0_bw="12">
<![CDATA[
.split2:306 %transition_load_69 = load i12 %transition_addr_69

]]></Node>
<StgValue><ssdm name="transition_load_69"/></StgValue>
</operation>

<operation id="3007" st_id="224" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="64" op_0_bw="14">
<![CDATA[
.split2:328 %llike_load_72 = load i14 %llike_addr_74

]]></Node>
<StgValue><ssdm name="llike_load_72"/></StgValue>
</operation>

<operation id="3008" st_id="224" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split2:329 %add_ln62_4 = add i10 %zext_ln60_3, i10 384

]]></Node>
<StgValue><ssdm name="add_ln62_4"/></StgValue>
</operation>

<operation id="3009" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="64" op_0_bw="10">
<![CDATA[
.split2:330 %zext_ln62_5 = zext i10 %add_ln62_4

]]></Node>
<StgValue><ssdm name="zext_ln62_5"/></StgValue>
</operation>

<operation id="3010" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:331 %transition_addr_70 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_5

]]></Node>
<StgValue><ssdm name="transition_addr_70"/></StgValue>
</operation>

<operation id="3011" st_id="224" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="64" op_0_bw="12">
<![CDATA[
.split2:332 %transition_load_70 = load i12 %transition_addr_70

]]></Node>
<StgValue><ssdm name="transition_load_70"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="3012" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:23 %or_ln62_12 = or i15 %tmp_382, i15 7

]]></Node>
<StgValue><ssdm name="or_ln62_12"/></StgValue>
</operation>

<operation id="3013" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:24 %tmp_390 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_12

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="3014" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:25 %llike_addr_75 = getelementptr i64 %llike, i64 0, i64 %tmp_390

]]></Node>
<StgValue><ssdm name="llike_addr_75"/></StgValue>
</operation>

<operation id="3015" st_id="225" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:211 %p_62 = dadd i64 %llike_load_67, i64 %bitcast_ln62

]]></Node>
<StgValue><ssdm name="p_62"/></StgValue>
</operation>

<operation id="3016" st_id="225" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:235 %p_3_1 = dadd i64 %llike_load_68, i64 %bitcast_ln62_1

]]></Node>
<StgValue><ssdm name="p_3_1"/></StgValue>
</operation>

<operation id="3017" st_id="225" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:258 %p_3_2 = dadd i64 %llike_load_69, i64 %bitcast_ln62_2

]]></Node>
<StgValue><ssdm name="p_3_2"/></StgValue>
</operation>

<operation id="3018" st_id="225" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:285 %p_3_3 = dadd i64 %llike_load_70, i64 %bitcast_ln62_3

]]></Node>
<StgValue><ssdm name="p_3_3"/></StgValue>
</operation>

<operation id="3019" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2178" bw="64" op_0_bw="64">
<![CDATA[
.split2:307 %bitcast_ln62_4 = bitcast i64 %transition_load_69

]]></Node>
<StgValue><ssdm name="bitcast_ln62_4"/></StgValue>
</operation>

<operation id="3020" st_id="225" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:308 %p_3_4 = dadd i64 %llike_load_71, i64 %bitcast_ln62_4

]]></Node>
<StgValue><ssdm name="p_3_4"/></StgValue>
</operation>

<operation id="3021" st_id="225" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="64" op_0_bw="14">
<![CDATA[
.split2:328 %llike_load_72 = load i14 %llike_addr_74

]]></Node>
<StgValue><ssdm name="llike_load_72"/></StgValue>
</operation>

<operation id="3022" st_id="225" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="64" op_0_bw="12">
<![CDATA[
.split2:332 %transition_load_70 = load i12 %transition_addr_70

]]></Node>
<StgValue><ssdm name="transition_load_70"/></StgValue>
</operation>

<operation id="3023" st_id="225" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="64" op_0_bw="14">
<![CDATA[
.split2:351 %llike_load_73 = load i14 %llike_addr_75

]]></Node>
<StgValue><ssdm name="llike_load_73"/></StgValue>
</operation>

<operation id="3024" st_id="225" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2223" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split2:352 %add_ln62_5 = add i10 %zext_ln60_3, i10 448

]]></Node>
<StgValue><ssdm name="add_ln62_5"/></StgValue>
</operation>

<operation id="3025" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2224" bw="64" op_0_bw="10">
<![CDATA[
.split2:353 %zext_ln62_6 = zext i10 %add_ln62_5

]]></Node>
<StgValue><ssdm name="zext_ln62_6"/></StgValue>
</operation>

<operation id="3026" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:354 %transition_addr_71 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_6

]]></Node>
<StgValue><ssdm name="transition_addr_71"/></StgValue>
</operation>

<operation id="3027" st_id="225" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="64" op_0_bw="12">
<![CDATA[
.split2:355 %transition_load_71 = load i12 %transition_addr_71

]]></Node>
<StgValue><ssdm name="transition_load_71"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="3028" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:26 %or_ln62_13 = or i15 %tmp_382, i15 8

]]></Node>
<StgValue><ssdm name="or_ln62_13"/></StgValue>
</operation>

<operation id="3029" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:27 %tmp_391 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_13

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="3030" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:28 %llike_addr_76 = getelementptr i64 %llike, i64 0, i64 %tmp_391

]]></Node>
<StgValue><ssdm name="llike_addr_76"/></StgValue>
</operation>

<operation id="3031" st_id="226" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:225 %tmp_193 = fcmp_olt  i64 %p_62, i64 %min_p_5

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="3032" st_id="226" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:235 %p_3_1 = dadd i64 %llike_load_68, i64 %bitcast_ln62_1

]]></Node>
<StgValue><ssdm name="p_3_1"/></StgValue>
</operation>

<operation id="3033" st_id="226" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:258 %p_3_2 = dadd i64 %llike_load_69, i64 %bitcast_ln62_2

]]></Node>
<StgValue><ssdm name="p_3_2"/></StgValue>
</operation>

<operation id="3034" st_id="226" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:285 %p_3_3 = dadd i64 %llike_load_70, i64 %bitcast_ln62_3

]]></Node>
<StgValue><ssdm name="p_3_3"/></StgValue>
</operation>

<operation id="3035" st_id="226" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:308 %p_3_4 = dadd i64 %llike_load_71, i64 %bitcast_ln62_4

]]></Node>
<StgValue><ssdm name="p_3_4"/></StgValue>
</operation>

<operation id="3036" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2204" bw="64" op_0_bw="64">
<![CDATA[
.split2:333 %bitcast_ln62_5 = bitcast i64 %transition_load_70

]]></Node>
<StgValue><ssdm name="bitcast_ln62_5"/></StgValue>
</operation>

<operation id="3037" st_id="226" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:334 %p_3_5 = dadd i64 %llike_load_72, i64 %bitcast_ln62_5

]]></Node>
<StgValue><ssdm name="p_3_5"/></StgValue>
</operation>

<operation id="3038" st_id="226" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="64" op_0_bw="14">
<![CDATA[
.split2:351 %llike_load_73 = load i14 %llike_addr_75

]]></Node>
<StgValue><ssdm name="llike_load_73"/></StgValue>
</operation>

<operation id="3039" st_id="226" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="64" op_0_bw="12">
<![CDATA[
.split2:355 %transition_load_71 = load i12 %transition_addr_71

]]></Node>
<StgValue><ssdm name="transition_load_71"/></StgValue>
</operation>

<operation id="3040" st_id="226" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2249" bw="64" op_0_bw="14">
<![CDATA[
.split2:378 %llike_load_74 = load i14 %llike_addr_76

]]></Node>
<StgValue><ssdm name="llike_load_74"/></StgValue>
</operation>

<operation id="3041" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2250" bw="10" op_0_bw="10" op_1_bw="2" op_2_bw="8">
<![CDATA[
.split2:379 %or_ln62_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 2, i8 %empty_27

]]></Node>
<StgValue><ssdm name="or_ln62_1"/></StgValue>
</operation>

<operation id="3042" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2251" bw="64" op_0_bw="10">
<![CDATA[
.split2:380 %zext_ln62_7 = zext i10 %or_ln62_1

]]></Node>
<StgValue><ssdm name="zext_ln62_7"/></StgValue>
</operation>

<operation id="3043" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2252" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:381 %transition_addr_72 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_7

]]></Node>
<StgValue><ssdm name="transition_addr_72"/></StgValue>
</operation>

<operation id="3044" st_id="226" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2253" bw="64" op_0_bw="12">
<![CDATA[
.split2:382 %transition_load_72 = load i12 %transition_addr_72

]]></Node>
<StgValue><ssdm name="transition_load_72"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="3045" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:29 %or_ln62_14 = or i15 %tmp_382, i15 9

]]></Node>
<StgValue><ssdm name="or_ln62_14"/></StgValue>
</operation>

<operation id="3046" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:30 %tmp_392 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_14

]]></Node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="3047" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:31 %llike_addr_77 = getelementptr i64 %llike, i64 0, i64 %tmp_392

]]></Node>
<StgValue><ssdm name="llike_addr_77"/></StgValue>
</operation>

<operation id="3048" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="64" op_0_bw="64">
<![CDATA[
.split2:212 %bitcast_ln63 = bitcast i64 %p_62

]]></Node>
<StgValue><ssdm name="bitcast_ln63"/></StgValue>
</operation>

<operation id="3049" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2084" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:213 %tmp_191 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="3050" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2085" bw="52" op_0_bw="64">
<![CDATA[
.split2:214 %trunc_ln63 = trunc i64 %bitcast_ln63

]]></Node>
<StgValue><ssdm name="trunc_ln63"/></StgValue>
</operation>

<operation id="3051" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2086" bw="64" op_0_bw="64">
<![CDATA[
.split2:215 %bitcast_ln63_1 = bitcast i64 %min_p_5

]]></Node>
<StgValue><ssdm name="bitcast_ln63_1"/></StgValue>
</operation>

<operation id="3052" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:216 %tmp_192 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_1, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="3053" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="52" op_0_bw="64">
<![CDATA[
.split2:217 %trunc_ln63_1 = trunc i64 %bitcast_ln63_1

]]></Node>
<StgValue><ssdm name="trunc_ln63_1"/></StgValue>
</operation>

<operation id="3054" st_id="227" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:218 %icmp_ln63 = icmp_ne  i11 %tmp_191, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63"/></StgValue>
</operation>

<operation id="3055" st_id="227" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:219 %icmp_ln63_1 = icmp_eq  i52 %trunc_ln63, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_1"/></StgValue>
</operation>

<operation id="3056" st_id="227" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:220 %or_ln63_31 = or i1 %icmp_ln63_1, i1 %icmp_ln63

]]></Node>
<StgValue><ssdm name="or_ln63_31"/></StgValue>
</operation>

<operation id="3057" st_id="227" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:221 %icmp_ln63_2 = icmp_ne  i11 %tmp_192, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_2"/></StgValue>
</operation>

<operation id="3058" st_id="227" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:222 %icmp_ln63_3 = icmp_eq  i52 %trunc_ln63_1, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_3"/></StgValue>
</operation>

<operation id="3059" st_id="227" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:223 %or_ln63_32 = or i1 %icmp_ln63_3, i1 %icmp_ln63_2

]]></Node>
<StgValue><ssdm name="or_ln63_32"/></StgValue>
</operation>

<operation id="3060" st_id="227" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:224 %and_ln63 = and i1 %or_ln63_31, i1 %or_ln63_32

]]></Node>
<StgValue><ssdm name="and_ln63"/></StgValue>
</operation>

<operation id="3061" st_id="227" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:225 %tmp_193 = fcmp_olt  i64 %p_62, i64 %min_p_5

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="3062" st_id="227" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:226 %and_ln63_1 = and i1 %and_ln63, i1 %tmp_193

]]></Node>
<StgValue><ssdm name="and_ln63_1"/></StgValue>
</operation>

<operation id="3063" st_id="227" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:227 %select_ln63 = select i1 %and_ln63_1, i64 %p_62, i64 %min_p_5

]]></Node>
<StgValue><ssdm name="select_ln63"/></StgValue>
</operation>

<operation id="3064" st_id="227" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:258 %p_3_2 = dadd i64 %llike_load_69, i64 %bitcast_ln62_2

]]></Node>
<StgValue><ssdm name="p_3_2"/></StgValue>
</operation>

<operation id="3065" st_id="227" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:285 %p_3_3 = dadd i64 %llike_load_70, i64 %bitcast_ln62_3

]]></Node>
<StgValue><ssdm name="p_3_3"/></StgValue>
</operation>

<operation id="3066" st_id="227" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:308 %p_3_4 = dadd i64 %llike_load_71, i64 %bitcast_ln62_4

]]></Node>
<StgValue><ssdm name="p_3_4"/></StgValue>
</operation>

<operation id="3067" st_id="227" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:334 %p_3_5 = dadd i64 %llike_load_72, i64 %bitcast_ln62_5

]]></Node>
<StgValue><ssdm name="p_3_5"/></StgValue>
</operation>

<operation id="3068" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="64" op_0_bw="64">
<![CDATA[
.split2:356 %bitcast_ln62_6 = bitcast i64 %transition_load_71

]]></Node>
<StgValue><ssdm name="bitcast_ln62_6"/></StgValue>
</operation>

<operation id="3069" st_id="227" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:357 %p_3_6 = dadd i64 %llike_load_73, i64 %bitcast_ln62_6

]]></Node>
<StgValue><ssdm name="p_3_6"/></StgValue>
</operation>

<operation id="3070" st_id="227" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2249" bw="64" op_0_bw="14">
<![CDATA[
.split2:378 %llike_load_74 = load i14 %llike_addr_76

]]></Node>
<StgValue><ssdm name="llike_load_74"/></StgValue>
</operation>

<operation id="3071" st_id="227" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2253" bw="64" op_0_bw="12">
<![CDATA[
.split2:382 %transition_load_72 = load i12 %transition_addr_72

]]></Node>
<StgValue><ssdm name="transition_load_72"/></StgValue>
</operation>

<operation id="3072" st_id="227" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2272" bw="64" op_0_bw="14">
<![CDATA[
.split2:401 %llike_load_75 = load i14 %llike_addr_77

]]></Node>
<StgValue><ssdm name="llike_load_75"/></StgValue>
</operation>

<operation id="3073" st_id="227" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split2:402 %add_ln62_6 = add i10 %zext_ln60_3, i10 576

]]></Node>
<StgValue><ssdm name="add_ln62_6"/></StgValue>
</operation>

<operation id="3074" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2274" bw="64" op_0_bw="10">
<![CDATA[
.split2:403 %zext_ln62_8 = zext i10 %add_ln62_6

]]></Node>
<StgValue><ssdm name="zext_ln62_8"/></StgValue>
</operation>

<operation id="3075" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2275" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:404 %transition_addr_73 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_8

]]></Node>
<StgValue><ssdm name="transition_addr_73"/></StgValue>
</operation>

<operation id="3076" st_id="227" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2276" bw="64" op_0_bw="12">
<![CDATA[
.split2:405 %transition_load_73 = load i12 %transition_addr_73

]]></Node>
<StgValue><ssdm name="transition_load_73"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="3077" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:32 %or_ln62_15 = or i15 %tmp_382, i15 10

]]></Node>
<StgValue><ssdm name="or_ln62_15"/></StgValue>
</operation>

<operation id="3078" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:33 %tmp_393 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_15

]]></Node>
<StgValue><ssdm name="tmp_393"/></StgValue>
</operation>

<operation id="3079" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:34 %llike_addr_78 = getelementptr i64 %llike, i64 0, i64 %tmp_393

]]></Node>
<StgValue><ssdm name="llike_addr_78"/></StgValue>
</operation>

<operation id="3080" st_id="228" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2120" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:249 %tmp_196 = fcmp_olt  i64 %p_3_1, i64 %select_ln63

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="3081" st_id="228" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:285 %p_3_3 = dadd i64 %llike_load_70, i64 %bitcast_ln62_3

]]></Node>
<StgValue><ssdm name="p_3_3"/></StgValue>
</operation>

<operation id="3082" st_id="228" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:308 %p_3_4 = dadd i64 %llike_load_71, i64 %bitcast_ln62_4

]]></Node>
<StgValue><ssdm name="p_3_4"/></StgValue>
</operation>

<operation id="3083" st_id="228" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:334 %p_3_5 = dadd i64 %llike_load_72, i64 %bitcast_ln62_5

]]></Node>
<StgValue><ssdm name="p_3_5"/></StgValue>
</operation>

<operation id="3084" st_id="228" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:357 %p_3_6 = dadd i64 %llike_load_73, i64 %bitcast_ln62_6

]]></Node>
<StgValue><ssdm name="p_3_6"/></StgValue>
</operation>

<operation id="3085" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2254" bw="64" op_0_bw="64">
<![CDATA[
.split2:383 %bitcast_ln62_7 = bitcast i64 %transition_load_72

]]></Node>
<StgValue><ssdm name="bitcast_ln62_7"/></StgValue>
</operation>

<operation id="3086" st_id="228" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:384 %p_3_7 = dadd i64 %llike_load_74, i64 %bitcast_ln62_7

]]></Node>
<StgValue><ssdm name="p_3_7"/></StgValue>
</operation>

<operation id="3087" st_id="228" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2272" bw="64" op_0_bw="14">
<![CDATA[
.split2:401 %llike_load_75 = load i14 %llike_addr_77

]]></Node>
<StgValue><ssdm name="llike_load_75"/></StgValue>
</operation>

<operation id="3088" st_id="228" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2276" bw="64" op_0_bw="12">
<![CDATA[
.split2:405 %transition_load_73 = load i12 %transition_addr_73

]]></Node>
<StgValue><ssdm name="transition_load_73"/></StgValue>
</operation>

<operation id="3089" st_id="228" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2298" bw="64" op_0_bw="14">
<![CDATA[
.split2:427 %llike_load_76 = load i14 %llike_addr_78

]]></Node>
<StgValue><ssdm name="llike_load_76"/></StgValue>
</operation>

<operation id="3090" st_id="228" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split2:428 %add_ln62_7 = add i10 %zext_ln60_3, i10 640

]]></Node>
<StgValue><ssdm name="add_ln62_7"/></StgValue>
</operation>

<operation id="3091" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="64" op_0_bw="10">
<![CDATA[
.split2:429 %zext_ln62_9 = zext i10 %add_ln62_7

]]></Node>
<StgValue><ssdm name="zext_ln62_9"/></StgValue>
</operation>

<operation id="3092" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2301" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:430 %transition_addr_74 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_9

]]></Node>
<StgValue><ssdm name="transition_addr_74"/></StgValue>
</operation>

<operation id="3093" st_id="228" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2302" bw="64" op_0_bw="12">
<![CDATA[
.split2:431 %transition_load_74 = load i12 %transition_addr_74

]]></Node>
<StgValue><ssdm name="transition_load_74"/></StgValue>
</operation>

<operation id="3094" st_id="228" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split2:451 %add_ln62_8 = add i10 %zext_ln60_3, i10 704

]]></Node>
<StgValue><ssdm name="add_ln62_8"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="3095" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:35 %or_ln62_16 = or i15 %tmp_382, i15 11

]]></Node>
<StgValue><ssdm name="or_ln62_16"/></StgValue>
</operation>

<operation id="3096" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:36 %tmp_394 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_16

]]></Node>
<StgValue><ssdm name="tmp_394"/></StgValue>
</operation>

<operation id="3097" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:37 %llike_addr_79 = getelementptr i64 %llike, i64 0, i64 %tmp_394

]]></Node>
<StgValue><ssdm name="llike_addr_79"/></StgValue>
</operation>

<operation id="3098" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="64" op_0_bw="64">
<![CDATA[
.split2:236 %bitcast_ln63_2 = bitcast i64 %p_3_1

]]></Node>
<StgValue><ssdm name="bitcast_ln63_2"/></StgValue>
</operation>

<operation id="3099" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:237 %tmp_194 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_2, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="3100" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2109" bw="52" op_0_bw="64">
<![CDATA[
.split2:238 %trunc_ln63_2 = trunc i64 %bitcast_ln63_2

]]></Node>
<StgValue><ssdm name="trunc_ln63_2"/></StgValue>
</operation>

<operation id="3101" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="64" op_0_bw="64">
<![CDATA[
.split2:239 %bitcast_ln63_3 = bitcast i64 %select_ln63

]]></Node>
<StgValue><ssdm name="bitcast_ln63_3"/></StgValue>
</operation>

<operation id="3102" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2111" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:240 %tmp_195 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_3, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="3103" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2112" bw="52" op_0_bw="64">
<![CDATA[
.split2:241 %trunc_ln63_3 = trunc i64 %bitcast_ln63_3

]]></Node>
<StgValue><ssdm name="trunc_ln63_3"/></StgValue>
</operation>

<operation id="3104" st_id="229" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2113" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:242 %icmp_ln63_4 = icmp_ne  i11 %tmp_194, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_4"/></StgValue>
</operation>

<operation id="3105" st_id="229" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2114" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:243 %icmp_ln63_5 = icmp_eq  i52 %trunc_ln63_2, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_5"/></StgValue>
</operation>

<operation id="3106" st_id="229" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:244 %or_ln63_33 = or i1 %icmp_ln63_5, i1 %icmp_ln63_4

]]></Node>
<StgValue><ssdm name="or_ln63_33"/></StgValue>
</operation>

<operation id="3107" st_id="229" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2116" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:245 %icmp_ln63_6 = icmp_ne  i11 %tmp_195, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_6"/></StgValue>
</operation>

<operation id="3108" st_id="229" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2117" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:246 %icmp_ln63_7 = icmp_eq  i52 %trunc_ln63_3, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_7"/></StgValue>
</operation>

<operation id="3109" st_id="229" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:247 %or_ln63_34 = or i1 %icmp_ln63_7, i1 %icmp_ln63_6

]]></Node>
<StgValue><ssdm name="or_ln63_34"/></StgValue>
</operation>

<operation id="3110" st_id="229" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:248 %and_ln63_2 = and i1 %or_ln63_33, i1 %or_ln63_34

]]></Node>
<StgValue><ssdm name="and_ln63_2"/></StgValue>
</operation>

<operation id="3111" st_id="229" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2120" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:249 %tmp_196 = fcmp_olt  i64 %p_3_1, i64 %select_ln63

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="3112" st_id="229" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:250 %and_ln63_3 = and i1 %and_ln63_2, i1 %tmp_196

]]></Node>
<StgValue><ssdm name="and_ln63_3"/></StgValue>
</operation>

<operation id="3113" st_id="229" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:251 %select_ln63_1 = select i1 %and_ln63_3, i64 %p_3_1, i64 %select_ln63

]]></Node>
<StgValue><ssdm name="select_ln63_1"/></StgValue>
</operation>

<operation id="3114" st_id="229" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:308 %p_3_4 = dadd i64 %llike_load_71, i64 %bitcast_ln62_4

]]></Node>
<StgValue><ssdm name="p_3_4"/></StgValue>
</operation>

<operation id="3115" st_id="229" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:334 %p_3_5 = dadd i64 %llike_load_72, i64 %bitcast_ln62_5

]]></Node>
<StgValue><ssdm name="p_3_5"/></StgValue>
</operation>

<operation id="3116" st_id="229" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:357 %p_3_6 = dadd i64 %llike_load_73, i64 %bitcast_ln62_6

]]></Node>
<StgValue><ssdm name="p_3_6"/></StgValue>
</operation>

<operation id="3117" st_id="229" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:384 %p_3_7 = dadd i64 %llike_load_74, i64 %bitcast_ln62_7

]]></Node>
<StgValue><ssdm name="p_3_7"/></StgValue>
</operation>

<operation id="3118" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2277" bw="64" op_0_bw="64">
<![CDATA[
.split2:406 %bitcast_ln62_8 = bitcast i64 %transition_load_73

]]></Node>
<StgValue><ssdm name="bitcast_ln62_8"/></StgValue>
</operation>

<operation id="3119" st_id="229" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:407 %p_3_8 = dadd i64 %llike_load_75, i64 %bitcast_ln62_8

]]></Node>
<StgValue><ssdm name="p_3_8"/></StgValue>
</operation>

<operation id="3120" st_id="229" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2298" bw="64" op_0_bw="14">
<![CDATA[
.split2:427 %llike_load_76 = load i14 %llike_addr_78

]]></Node>
<StgValue><ssdm name="llike_load_76"/></StgValue>
</operation>

<operation id="3121" st_id="229" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2302" bw="64" op_0_bw="12">
<![CDATA[
.split2:431 %transition_load_74 = load i12 %transition_addr_74

]]></Node>
<StgValue><ssdm name="transition_load_74"/></StgValue>
</operation>

<operation id="3122" st_id="229" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2321" bw="64" op_0_bw="14">
<![CDATA[
.split2:450 %llike_load_77 = load i14 %llike_addr_79

]]></Node>
<StgValue><ssdm name="llike_load_77"/></StgValue>
</operation>

<operation id="3123" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2323" bw="64" op_0_bw="10">
<![CDATA[
.split2:452 %zext_ln62_10 = zext i10 %add_ln62_8

]]></Node>
<StgValue><ssdm name="zext_ln62_10"/></StgValue>
</operation>

<operation id="3124" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2324" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:453 %transition_addr_75 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_10

]]></Node>
<StgValue><ssdm name="transition_addr_75"/></StgValue>
</operation>

<operation id="3125" st_id="229" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2325" bw="64" op_0_bw="12">
<![CDATA[
.split2:454 %transition_load_75 = load i12 %transition_addr_75

]]></Node>
<StgValue><ssdm name="transition_load_75"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="3126" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:38 %or_ln62_17 = or i15 %tmp_382, i15 12

]]></Node>
<StgValue><ssdm name="or_ln62_17"/></StgValue>
</operation>

<operation id="3127" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:39 %tmp_395 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_17

]]></Node>
<StgValue><ssdm name="tmp_395"/></StgValue>
</operation>

<operation id="3128" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:40 %llike_addr_80 = getelementptr i64 %llike, i64 0, i64 %tmp_395

]]></Node>
<StgValue><ssdm name="llike_addr_80"/></StgValue>
</operation>

<operation id="3129" st_id="230" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2143" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:272 %tmp_199 = fcmp_olt  i64 %p_3_2, i64 %select_ln63_1

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="3130" st_id="230" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:334 %p_3_5 = dadd i64 %llike_load_72, i64 %bitcast_ln62_5

]]></Node>
<StgValue><ssdm name="p_3_5"/></StgValue>
</operation>

<operation id="3131" st_id="230" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:357 %p_3_6 = dadd i64 %llike_load_73, i64 %bitcast_ln62_6

]]></Node>
<StgValue><ssdm name="p_3_6"/></StgValue>
</operation>

<operation id="3132" st_id="230" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:384 %p_3_7 = dadd i64 %llike_load_74, i64 %bitcast_ln62_7

]]></Node>
<StgValue><ssdm name="p_3_7"/></StgValue>
</operation>

<operation id="3133" st_id="230" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:407 %p_3_8 = dadd i64 %llike_load_75, i64 %bitcast_ln62_8

]]></Node>
<StgValue><ssdm name="p_3_8"/></StgValue>
</operation>

<operation id="3134" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2303" bw="64" op_0_bw="64">
<![CDATA[
.split2:432 %bitcast_ln62_9 = bitcast i64 %transition_load_74

]]></Node>
<StgValue><ssdm name="bitcast_ln62_9"/></StgValue>
</operation>

<operation id="3135" st_id="230" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:433 %p_3_9 = dadd i64 %llike_load_76, i64 %bitcast_ln62_9

]]></Node>
<StgValue><ssdm name="p_3_9"/></StgValue>
</operation>

<operation id="3136" st_id="230" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2321" bw="64" op_0_bw="14">
<![CDATA[
.split2:450 %llike_load_77 = load i14 %llike_addr_79

]]></Node>
<StgValue><ssdm name="llike_load_77"/></StgValue>
</operation>

<operation id="3137" st_id="230" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2325" bw="64" op_0_bw="12">
<![CDATA[
.split2:454 %transition_load_75 = load i12 %transition_addr_75

]]></Node>
<StgValue><ssdm name="transition_load_75"/></StgValue>
</operation>

<operation id="3138" st_id="230" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2347" bw="64" op_0_bw="14">
<![CDATA[
.split2:476 %llike_load_78 = load i14 %llike_addr_80

]]></Node>
<StgValue><ssdm name="llike_load_78"/></StgValue>
</operation>

<operation id="3139" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2348" bw="10" op_0_bw="9">
<![CDATA[
.split2:477 %sext_ln62 = sext i9 %or_ln1

]]></Node>
<StgValue><ssdm name="sext_ln62"/></StgValue>
</operation>

<operation id="3140" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="64" op_0_bw="10">
<![CDATA[
.split2:478 %zext_ln62_25 = zext i10 %sext_ln62

]]></Node>
<StgValue><ssdm name="zext_ln62_25"/></StgValue>
</operation>

<operation id="3141" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2350" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:479 %transition_addr_76 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_25

]]></Node>
<StgValue><ssdm name="transition_addr_76"/></StgValue>
</operation>

<operation id="3142" st_id="230" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2351" bw="64" op_0_bw="12">
<![CDATA[
.split2:480 %transition_load_76 = load i12 %transition_addr_76

]]></Node>
<StgValue><ssdm name="transition_load_76"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="3143" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:41 %or_ln62_18 = or i15 %tmp_382, i15 13

]]></Node>
<StgValue><ssdm name="or_ln62_18"/></StgValue>
</operation>

<operation id="3144" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:42 %tmp_396 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_18

]]></Node>
<StgValue><ssdm name="tmp_396"/></StgValue>
</operation>

<operation id="3145" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:43 %llike_addr_81 = getelementptr i64 %llike, i64 0, i64 %tmp_396

]]></Node>
<StgValue><ssdm name="llike_addr_81"/></StgValue>
</operation>

<operation id="3146" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="11" op_0_bw="8">
<![CDATA[
.split2:199 %zext_ln60_4 = zext i8 %empty_27

]]></Node>
<StgValue><ssdm name="zext_ln60_4"/></StgValue>
</operation>

<operation id="3147" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="2" op_0_bw="1">
<![CDATA[
.split2:228 %zext_ln62_11 = zext i1 %and_ln63_1

]]></Node>
<StgValue><ssdm name="zext_ln62_11"/></StgValue>
</operation>

<operation id="3148" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="64" op_0_bw="64">
<![CDATA[
.split2:259 %bitcast_ln63_4 = bitcast i64 %p_3_2

]]></Node>
<StgValue><ssdm name="bitcast_ln63_4"/></StgValue>
</operation>

<operation id="3149" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:260 %tmp_197 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_4, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="3150" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="52" op_0_bw="64">
<![CDATA[
.split2:261 %trunc_ln63_4 = trunc i64 %bitcast_ln63_4

]]></Node>
<StgValue><ssdm name="trunc_ln63_4"/></StgValue>
</operation>

<operation id="3151" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="64" op_0_bw="64">
<![CDATA[
.split2:262 %bitcast_ln63_5 = bitcast i64 %select_ln63_1

]]></Node>
<StgValue><ssdm name="bitcast_ln63_5"/></StgValue>
</operation>

<operation id="3152" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2134" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:263 %tmp_198 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_5, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="3153" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="52" op_0_bw="64">
<![CDATA[
.split2:264 %trunc_ln63_5 = trunc i64 %bitcast_ln63_5

]]></Node>
<StgValue><ssdm name="trunc_ln63_5"/></StgValue>
</operation>

<operation id="3154" st_id="231" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2136" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:265 %icmp_ln63_8 = icmp_ne  i11 %tmp_197, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_8"/></StgValue>
</operation>

<operation id="3155" st_id="231" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:266 %icmp_ln63_9 = icmp_eq  i52 %trunc_ln63_4, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_9"/></StgValue>
</operation>

<operation id="3156" st_id="231" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:267 %or_ln63_35 = or i1 %icmp_ln63_9, i1 %icmp_ln63_8

]]></Node>
<StgValue><ssdm name="or_ln63_35"/></StgValue>
</operation>

<operation id="3157" st_id="231" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2139" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:268 %icmp_ln63_10 = icmp_ne  i11 %tmp_198, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_10"/></StgValue>
</operation>

<operation id="3158" st_id="231" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2140" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:269 %icmp_ln63_11 = icmp_eq  i52 %trunc_ln63_5, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_11"/></StgValue>
</operation>

<operation id="3159" st_id="231" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:270 %or_ln63_36 = or i1 %icmp_ln63_11, i1 %icmp_ln63_10

]]></Node>
<StgValue><ssdm name="or_ln63_36"/></StgValue>
</operation>

<operation id="3160" st_id="231" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:271 %and_ln63_4 = and i1 %or_ln63_35, i1 %or_ln63_36

]]></Node>
<StgValue><ssdm name="and_ln63_4"/></StgValue>
</operation>

<operation id="3161" st_id="231" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2143" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:272 %tmp_199 = fcmp_olt  i64 %p_3_2, i64 %select_ln63_1

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="3162" st_id="231" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:273 %and_ln63_5 = and i1 %and_ln63_4, i1 %tmp_199

]]></Node>
<StgValue><ssdm name="and_ln63_5"/></StgValue>
</operation>

<operation id="3163" st_id="231" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:274 %select_ln63_2 = select i1 %and_ln63_5, i64 %p_3_2, i64 %select_ln63_1

]]></Node>
<StgValue><ssdm name="select_ln63_2"/></StgValue>
</operation>

<operation id="3164" st_id="231" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2146" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split2:275 %select_ln63_3 = select i1 %and_ln63_5, i2 3, i2 2

]]></Node>
<StgValue><ssdm name="select_ln63_3"/></StgValue>
</operation>

<operation id="3165" st_id="231" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:276 %or_ln63 = or i1 %and_ln63_5, i1 %and_ln63_3

]]></Node>
<StgValue><ssdm name="or_ln63"/></StgValue>
</operation>

<operation id="3166" st_id="231" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split2:277 %select_ln63_4 = select i1 %or_ln63, i2 %select_ln63_3, i2 %zext_ln62_11

]]></Node>
<StgValue><ssdm name="select_ln63_4"/></StgValue>
</operation>

<operation id="3167" st_id="231" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:357 %p_3_6 = dadd i64 %llike_load_73, i64 %bitcast_ln62_6

]]></Node>
<StgValue><ssdm name="p_3_6"/></StgValue>
</operation>

<operation id="3168" st_id="231" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:384 %p_3_7 = dadd i64 %llike_load_74, i64 %bitcast_ln62_7

]]></Node>
<StgValue><ssdm name="p_3_7"/></StgValue>
</operation>

<operation id="3169" st_id="231" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:407 %p_3_8 = dadd i64 %llike_load_75, i64 %bitcast_ln62_8

]]></Node>
<StgValue><ssdm name="p_3_8"/></StgValue>
</operation>

<operation id="3170" st_id="231" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:433 %p_3_9 = dadd i64 %llike_load_76, i64 %bitcast_ln62_9

]]></Node>
<StgValue><ssdm name="p_3_9"/></StgValue>
</operation>

<operation id="3171" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2326" bw="64" op_0_bw="64">
<![CDATA[
.split2:455 %bitcast_ln62_10 = bitcast i64 %transition_load_75

]]></Node>
<StgValue><ssdm name="bitcast_ln62_10"/></StgValue>
</operation>

<operation id="3172" st_id="231" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:456 %p_3_s = dadd i64 %llike_load_77, i64 %bitcast_ln62_10

]]></Node>
<StgValue><ssdm name="p_3_s"/></StgValue>
</operation>

<operation id="3173" st_id="231" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2347" bw="64" op_0_bw="14">
<![CDATA[
.split2:476 %llike_load_78 = load i14 %llike_addr_80

]]></Node>
<StgValue><ssdm name="llike_load_78"/></StgValue>
</operation>

<operation id="3174" st_id="231" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2351" bw="64" op_0_bw="12">
<![CDATA[
.split2:480 %transition_load_76 = load i12 %transition_addr_76

]]></Node>
<StgValue><ssdm name="transition_load_76"/></StgValue>
</operation>

<operation id="3175" st_id="231" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2370" bw="64" op_0_bw="14">
<![CDATA[
.split2:499 %llike_load_79 = load i14 %llike_addr_81

]]></Node>
<StgValue><ssdm name="llike_load_79"/></StgValue>
</operation>

<operation id="3176" st_id="231" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2371" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:500 %add_ln62_9 = add i11 %zext_ln60_4, i11 832

]]></Node>
<StgValue><ssdm name="add_ln62_9"/></StgValue>
</operation>

<operation id="3177" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2372" bw="64" op_0_bw="11">
<![CDATA[
.split2:501 %zext_ln62_12 = zext i11 %add_ln62_9

]]></Node>
<StgValue><ssdm name="zext_ln62_12"/></StgValue>
</operation>

<operation id="3178" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2373" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:502 %transition_addr_77 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_12

]]></Node>
<StgValue><ssdm name="transition_addr_77"/></StgValue>
</operation>

<operation id="3179" st_id="231" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="64" op_0_bw="12">
<![CDATA[
.split2:503 %transition_load_77 = load i12 %transition_addr_77

]]></Node>
<StgValue><ssdm name="transition_load_77"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="3180" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:44 %or_ln62_19 = or i15 %tmp_382, i15 14

]]></Node>
<StgValue><ssdm name="or_ln62_19"/></StgValue>
</operation>

<operation id="3181" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:45 %tmp_397 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_19

]]></Node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="3182" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:46 %llike_addr_82 = getelementptr i64 %llike, i64 0, i64 %tmp_397

]]></Node>
<StgValue><ssdm name="llike_addr_82"/></StgValue>
</operation>

<operation id="3183" st_id="232" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2170" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:299 %tmp_202 = fcmp_olt  i64 %p_3_3, i64 %select_ln63_2

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="3184" st_id="232" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:384 %p_3_7 = dadd i64 %llike_load_74, i64 %bitcast_ln62_7

]]></Node>
<StgValue><ssdm name="p_3_7"/></StgValue>
</operation>

<operation id="3185" st_id="232" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:407 %p_3_8 = dadd i64 %llike_load_75, i64 %bitcast_ln62_8

]]></Node>
<StgValue><ssdm name="p_3_8"/></StgValue>
</operation>

<operation id="3186" st_id="232" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:433 %p_3_9 = dadd i64 %llike_load_76, i64 %bitcast_ln62_9

]]></Node>
<StgValue><ssdm name="p_3_9"/></StgValue>
</operation>

<operation id="3187" st_id="232" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:456 %p_3_s = dadd i64 %llike_load_77, i64 %bitcast_ln62_10

]]></Node>
<StgValue><ssdm name="p_3_s"/></StgValue>
</operation>

<operation id="3188" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="64" op_0_bw="64">
<![CDATA[
.split2:481 %bitcast_ln62_11 = bitcast i64 %transition_load_76

]]></Node>
<StgValue><ssdm name="bitcast_ln62_11"/></StgValue>
</operation>

<operation id="3189" st_id="232" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:482 %p_3_10 = dadd i64 %llike_load_78, i64 %bitcast_ln62_11

]]></Node>
<StgValue><ssdm name="p_3_10"/></StgValue>
</operation>

<operation id="3190" st_id="232" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2370" bw="64" op_0_bw="14">
<![CDATA[
.split2:499 %llike_load_79 = load i14 %llike_addr_81

]]></Node>
<StgValue><ssdm name="llike_load_79"/></StgValue>
</operation>

<operation id="3191" st_id="232" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="64" op_0_bw="12">
<![CDATA[
.split2:503 %transition_load_77 = load i12 %transition_addr_77

]]></Node>
<StgValue><ssdm name="transition_load_77"/></StgValue>
</operation>

<operation id="3192" st_id="232" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2396" bw="64" op_0_bw="14">
<![CDATA[
.split2:525 %llike_load_80 = load i14 %llike_addr_82

]]></Node>
<StgValue><ssdm name="llike_load_80"/></StgValue>
</operation>

<operation id="3193" st_id="232" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:526 %add_ln62_10 = add i11 %zext_ln60_4, i11 896

]]></Node>
<StgValue><ssdm name="add_ln62_10"/></StgValue>
</operation>

<operation id="3194" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2398" bw="64" op_0_bw="11">
<![CDATA[
.split2:527 %zext_ln62_13 = zext i11 %add_ln62_10

]]></Node>
<StgValue><ssdm name="zext_ln62_13"/></StgValue>
</operation>

<operation id="3195" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2399" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:528 %transition_addr_78 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_13

]]></Node>
<StgValue><ssdm name="transition_addr_78"/></StgValue>
</operation>

<operation id="3196" st_id="232" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2400" bw="64" op_0_bw="12">
<![CDATA[
.split2:529 %transition_load_78 = load i12 %transition_addr_78

]]></Node>
<StgValue><ssdm name="transition_load_78"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="3197" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:47 %or_ln62_20 = or i15 %tmp_382, i15 15

]]></Node>
<StgValue><ssdm name="or_ln62_20"/></StgValue>
</operation>

<operation id="3198" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:48 %tmp_398 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_20

]]></Node>
<StgValue><ssdm name="tmp_398"/></StgValue>
</operation>

<operation id="3199" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:49 %llike_addr_83 = getelementptr i64 %llike, i64 0, i64 %tmp_398

]]></Node>
<StgValue><ssdm name="llike_addr_83"/></StgValue>
</operation>

<operation id="3200" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="64" op_0_bw="64">
<![CDATA[
.split2:286 %bitcast_ln63_6 = bitcast i64 %p_3_3

]]></Node>
<StgValue><ssdm name="bitcast_ln63_6"/></StgValue>
</operation>

<operation id="3201" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2158" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:287 %tmp_200 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_6, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="3202" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="52" op_0_bw="64">
<![CDATA[
.split2:288 %trunc_ln63_6 = trunc i64 %bitcast_ln63_6

]]></Node>
<StgValue><ssdm name="trunc_ln63_6"/></StgValue>
</operation>

<operation id="3203" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="64" op_0_bw="64">
<![CDATA[
.split2:289 %bitcast_ln63_7 = bitcast i64 %select_ln63_2

]]></Node>
<StgValue><ssdm name="bitcast_ln63_7"/></StgValue>
</operation>

<operation id="3204" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:290 %tmp_201 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_7, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="3205" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="52" op_0_bw="64">
<![CDATA[
.split2:291 %trunc_ln63_7 = trunc i64 %bitcast_ln63_7

]]></Node>
<StgValue><ssdm name="trunc_ln63_7"/></StgValue>
</operation>

<operation id="3206" st_id="233" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:292 %icmp_ln63_12 = icmp_ne  i11 %tmp_200, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_12"/></StgValue>
</operation>

<operation id="3207" st_id="233" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2164" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:293 %icmp_ln63_13 = icmp_eq  i52 %trunc_ln63_6, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_13"/></StgValue>
</operation>

<operation id="3208" st_id="233" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:294 %or_ln63_37 = or i1 %icmp_ln63_13, i1 %icmp_ln63_12

]]></Node>
<StgValue><ssdm name="or_ln63_37"/></StgValue>
</operation>

<operation id="3209" st_id="233" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:295 %icmp_ln63_14 = icmp_ne  i11 %tmp_201, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_14"/></StgValue>
</operation>

<operation id="3210" st_id="233" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:296 %icmp_ln63_15 = icmp_eq  i52 %trunc_ln63_7, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_15"/></StgValue>
</operation>

<operation id="3211" st_id="233" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:297 %or_ln63_38 = or i1 %icmp_ln63_15, i1 %icmp_ln63_14

]]></Node>
<StgValue><ssdm name="or_ln63_38"/></StgValue>
</operation>

<operation id="3212" st_id="233" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:298 %and_ln63_6 = and i1 %or_ln63_37, i1 %or_ln63_38

]]></Node>
<StgValue><ssdm name="and_ln63_6"/></StgValue>
</operation>

<operation id="3213" st_id="233" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2170" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:299 %tmp_202 = fcmp_olt  i64 %p_3_3, i64 %select_ln63_2

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="3214" st_id="233" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:300 %and_ln63_7 = and i1 %and_ln63_6, i1 %tmp_202

]]></Node>
<StgValue><ssdm name="and_ln63_7"/></StgValue>
</operation>

<operation id="3215" st_id="233" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2172" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:301 %select_ln63_5 = select i1 %and_ln63_7, i64 %p_3_3, i64 %select_ln63_2

]]></Node>
<StgValue><ssdm name="select_ln63_5"/></StgValue>
</operation>

<operation id="3216" st_id="233" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:407 %p_3_8 = dadd i64 %llike_load_75, i64 %bitcast_ln62_8

]]></Node>
<StgValue><ssdm name="p_3_8"/></StgValue>
</operation>

<operation id="3217" st_id="233" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:433 %p_3_9 = dadd i64 %llike_load_76, i64 %bitcast_ln62_9

]]></Node>
<StgValue><ssdm name="p_3_9"/></StgValue>
</operation>

<operation id="3218" st_id="233" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:456 %p_3_s = dadd i64 %llike_load_77, i64 %bitcast_ln62_10

]]></Node>
<StgValue><ssdm name="p_3_s"/></StgValue>
</operation>

<operation id="3219" st_id="233" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:482 %p_3_10 = dadd i64 %llike_load_78, i64 %bitcast_ln62_11

]]></Node>
<StgValue><ssdm name="p_3_10"/></StgValue>
</operation>

<operation id="3220" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2375" bw="64" op_0_bw="64">
<![CDATA[
.split2:504 %bitcast_ln62_12 = bitcast i64 %transition_load_77

]]></Node>
<StgValue><ssdm name="bitcast_ln62_12"/></StgValue>
</operation>

<operation id="3221" st_id="233" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:505 %p_3_11 = dadd i64 %llike_load_79, i64 %bitcast_ln62_12

]]></Node>
<StgValue><ssdm name="p_3_11"/></StgValue>
</operation>

<operation id="3222" st_id="233" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2396" bw="64" op_0_bw="14">
<![CDATA[
.split2:525 %llike_load_80 = load i14 %llike_addr_82

]]></Node>
<StgValue><ssdm name="llike_load_80"/></StgValue>
</operation>

<operation id="3223" st_id="233" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2400" bw="64" op_0_bw="12">
<![CDATA[
.split2:529 %transition_load_78 = load i12 %transition_addr_78

]]></Node>
<StgValue><ssdm name="transition_load_78"/></StgValue>
</operation>

<operation id="3224" st_id="233" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2419" bw="64" op_0_bw="14">
<![CDATA[
.split2:548 %llike_load_81 = load i14 %llike_addr_83

]]></Node>
<StgValue><ssdm name="llike_load_81"/></StgValue>
</operation>

<operation id="3225" st_id="233" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:549 %add_ln62_11 = add i11 %zext_ln60_4, i11 960

]]></Node>
<StgValue><ssdm name="add_ln62_11"/></StgValue>
</operation>

<operation id="3226" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="64" op_0_bw="11">
<![CDATA[
.split2:550 %zext_ln62_14 = zext i11 %add_ln62_11

]]></Node>
<StgValue><ssdm name="zext_ln62_14"/></StgValue>
</operation>

<operation id="3227" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:551 %transition_addr_79 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_14

]]></Node>
<StgValue><ssdm name="transition_addr_79"/></StgValue>
</operation>

<operation id="3228" st_id="233" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2423" bw="64" op_0_bw="12">
<![CDATA[
.split2:552 %transition_load_79 = load i12 %transition_addr_79

]]></Node>
<StgValue><ssdm name="transition_load_79"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="3229" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:50 %or_ln62_21 = or i15 %tmp_382, i15 16

]]></Node>
<StgValue><ssdm name="or_ln62_21"/></StgValue>
</operation>

<operation id="3230" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:51 %tmp_399 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_21

]]></Node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="3231" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:52 %llike_addr_84 = getelementptr i64 %llike, i64 0, i64 %tmp_399

]]></Node>
<StgValue><ssdm name="llike_addr_84"/></StgValue>
</operation>

<operation id="3232" st_id="234" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:322 %tmp_205 = fcmp_olt  i64 %p_3_4, i64 %select_ln63_5

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="3233" st_id="234" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:433 %p_3_9 = dadd i64 %llike_load_76, i64 %bitcast_ln62_9

]]></Node>
<StgValue><ssdm name="p_3_9"/></StgValue>
</operation>

<operation id="3234" st_id="234" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:456 %p_3_s = dadd i64 %llike_load_77, i64 %bitcast_ln62_10

]]></Node>
<StgValue><ssdm name="p_3_s"/></StgValue>
</operation>

<operation id="3235" st_id="234" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:482 %p_3_10 = dadd i64 %llike_load_78, i64 %bitcast_ln62_11

]]></Node>
<StgValue><ssdm name="p_3_10"/></StgValue>
</operation>

<operation id="3236" st_id="234" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:505 %p_3_11 = dadd i64 %llike_load_79, i64 %bitcast_ln62_12

]]></Node>
<StgValue><ssdm name="p_3_11"/></StgValue>
</operation>

<operation id="3237" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2401" bw="64" op_0_bw="64">
<![CDATA[
.split2:530 %bitcast_ln62_13 = bitcast i64 %transition_load_78

]]></Node>
<StgValue><ssdm name="bitcast_ln62_13"/></StgValue>
</operation>

<operation id="3238" st_id="234" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:531 %p_3_12 = dadd i64 %llike_load_80, i64 %bitcast_ln62_13

]]></Node>
<StgValue><ssdm name="p_3_12"/></StgValue>
</operation>

<operation id="3239" st_id="234" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2419" bw="64" op_0_bw="14">
<![CDATA[
.split2:548 %llike_load_81 = load i14 %llike_addr_83

]]></Node>
<StgValue><ssdm name="llike_load_81"/></StgValue>
</operation>

<operation id="3240" st_id="234" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2423" bw="64" op_0_bw="12">
<![CDATA[
.split2:552 %transition_load_79 = load i12 %transition_addr_79

]]></Node>
<StgValue><ssdm name="transition_load_79"/></StgValue>
</operation>

<operation id="3241" st_id="234" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2446" bw="64" op_0_bw="14">
<![CDATA[
.split2:575 %llike_load_82 = load i14 %llike_addr_84

]]></Node>
<StgValue><ssdm name="llike_load_82"/></StgValue>
</operation>

<operation id="3242" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2447" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
.split2:576 %or_ln62_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 4, i8 %empty_27

]]></Node>
<StgValue><ssdm name="or_ln62_3"/></StgValue>
</operation>

<operation id="3243" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2448" bw="64" op_0_bw="11">
<![CDATA[
.split2:577 %zext_ln62_15 = zext i11 %or_ln62_3

]]></Node>
<StgValue><ssdm name="zext_ln62_15"/></StgValue>
</operation>

<operation id="3244" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2449" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:578 %transition_addr_80 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_15

]]></Node>
<StgValue><ssdm name="transition_addr_80"/></StgValue>
</operation>

<operation id="3245" st_id="234" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2450" bw="64" op_0_bw="12">
<![CDATA[
.split2:579 %transition_load_80 = load i12 %transition_addr_80

]]></Node>
<StgValue><ssdm name="transition_load_80"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="3246" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:53 %or_ln62_22 = or i15 %tmp_382, i15 17

]]></Node>
<StgValue><ssdm name="or_ln62_22"/></StgValue>
</operation>

<operation id="3247" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:54 %tmp_400 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_22

]]></Node>
<StgValue><ssdm name="tmp_400"/></StgValue>
</operation>

<operation id="3248" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:55 %llike_addr_85 = getelementptr i64 %llike, i64 0, i64 %tmp_400

]]></Node>
<StgValue><ssdm name="llike_addr_85"/></StgValue>
</operation>

<operation id="3249" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2149" bw="3" op_0_bw="2">
<![CDATA[
.split2:278 %zext_ln62_23 = zext i2 %select_ln63_4

]]></Node>
<StgValue><ssdm name="zext_ln62_23"/></StgValue>
</operation>

<operation id="3250" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2180" bw="64" op_0_bw="64">
<![CDATA[
.split2:309 %bitcast_ln63_8 = bitcast i64 %p_3_4

]]></Node>
<StgValue><ssdm name="bitcast_ln63_8"/></StgValue>
</operation>

<operation id="3251" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:310 %tmp_203 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_8, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="3252" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="52" op_0_bw="64">
<![CDATA[
.split2:311 %trunc_ln63_8 = trunc i64 %bitcast_ln63_8

]]></Node>
<StgValue><ssdm name="trunc_ln63_8"/></StgValue>
</operation>

<operation id="3253" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="64" op_0_bw="64">
<![CDATA[
.split2:312 %bitcast_ln63_9 = bitcast i64 %select_ln63_5

]]></Node>
<StgValue><ssdm name="bitcast_ln63_9"/></StgValue>
</operation>

<operation id="3254" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2184" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:313 %tmp_204 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_9, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="3255" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="52" op_0_bw="64">
<![CDATA[
.split2:314 %trunc_ln63_9 = trunc i64 %bitcast_ln63_9

]]></Node>
<StgValue><ssdm name="trunc_ln63_9"/></StgValue>
</operation>

<operation id="3256" st_id="235" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2186" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:315 %icmp_ln63_16 = icmp_ne  i11 %tmp_203, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_16"/></StgValue>
</operation>

<operation id="3257" st_id="235" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:316 %icmp_ln63_17 = icmp_eq  i52 %trunc_ln63_8, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_17"/></StgValue>
</operation>

<operation id="3258" st_id="235" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:317 %or_ln63_39 = or i1 %icmp_ln63_17, i1 %icmp_ln63_16

]]></Node>
<StgValue><ssdm name="or_ln63_39"/></StgValue>
</operation>

<operation id="3259" st_id="235" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:318 %icmp_ln63_18 = icmp_ne  i11 %tmp_204, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_18"/></StgValue>
</operation>

<operation id="3260" st_id="235" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:319 %icmp_ln63_19 = icmp_eq  i52 %trunc_ln63_9, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_19"/></StgValue>
</operation>

<operation id="3261" st_id="235" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:320 %or_ln63_40 = or i1 %icmp_ln63_19, i1 %icmp_ln63_18

]]></Node>
<StgValue><ssdm name="or_ln63_40"/></StgValue>
</operation>

<operation id="3262" st_id="235" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:321 %and_ln63_8 = and i1 %or_ln63_39, i1 %or_ln63_40

]]></Node>
<StgValue><ssdm name="and_ln63_8"/></StgValue>
</operation>

<operation id="3263" st_id="235" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:322 %tmp_205 = fcmp_olt  i64 %p_3_4, i64 %select_ln63_5

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="3264" st_id="235" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:323 %and_ln63_9 = and i1 %and_ln63_8, i1 %tmp_205

]]></Node>
<StgValue><ssdm name="and_ln63_9"/></StgValue>
</operation>

<operation id="3265" st_id="235" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:324 %select_ln63_6 = select i1 %and_ln63_9, i64 %p_3_4, i64 %select_ln63_5

]]></Node>
<StgValue><ssdm name="select_ln63_6"/></StgValue>
</operation>

<operation id="3266" st_id="235" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split2:325 %select_ln63_7 = select i1 %and_ln63_9, i3 5, i3 4

]]></Node>
<StgValue><ssdm name="select_ln63_7"/></StgValue>
</operation>

<operation id="3267" st_id="235" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:326 %or_ln63_1 = or i1 %and_ln63_9, i1 %and_ln63_7

]]></Node>
<StgValue><ssdm name="or_ln63_1"/></StgValue>
</operation>

<operation id="3268" st_id="235" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split2:327 %select_ln63_8 = select i1 %or_ln63_1, i3 %select_ln63_7, i3 %zext_ln62_23

]]></Node>
<StgValue><ssdm name="select_ln63_8"/></StgValue>
</operation>

<operation id="3269" st_id="235" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:456 %p_3_s = dadd i64 %llike_load_77, i64 %bitcast_ln62_10

]]></Node>
<StgValue><ssdm name="p_3_s"/></StgValue>
</operation>

<operation id="3270" st_id="235" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:482 %p_3_10 = dadd i64 %llike_load_78, i64 %bitcast_ln62_11

]]></Node>
<StgValue><ssdm name="p_3_10"/></StgValue>
</operation>

<operation id="3271" st_id="235" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:505 %p_3_11 = dadd i64 %llike_load_79, i64 %bitcast_ln62_12

]]></Node>
<StgValue><ssdm name="p_3_11"/></StgValue>
</operation>

<operation id="3272" st_id="235" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:531 %p_3_12 = dadd i64 %llike_load_80, i64 %bitcast_ln62_13

]]></Node>
<StgValue><ssdm name="p_3_12"/></StgValue>
</operation>

<operation id="3273" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2424" bw="64" op_0_bw="64">
<![CDATA[
.split2:553 %bitcast_ln62_14 = bitcast i64 %transition_load_79

]]></Node>
<StgValue><ssdm name="bitcast_ln62_14"/></StgValue>
</operation>

<operation id="3274" st_id="235" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:554 %p_3_13 = dadd i64 %llike_load_81, i64 %bitcast_ln62_14

]]></Node>
<StgValue><ssdm name="p_3_13"/></StgValue>
</operation>

<operation id="3275" st_id="235" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2446" bw="64" op_0_bw="14">
<![CDATA[
.split2:575 %llike_load_82 = load i14 %llike_addr_84

]]></Node>
<StgValue><ssdm name="llike_load_82"/></StgValue>
</operation>

<operation id="3276" st_id="235" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2450" bw="64" op_0_bw="12">
<![CDATA[
.split2:579 %transition_load_80 = load i12 %transition_addr_80

]]></Node>
<StgValue><ssdm name="transition_load_80"/></StgValue>
</operation>

<operation id="3277" st_id="235" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2469" bw="64" op_0_bw="14">
<![CDATA[
.split2:598 %llike_load_83 = load i14 %llike_addr_85

]]></Node>
<StgValue><ssdm name="llike_load_83"/></StgValue>
</operation>

<operation id="3278" st_id="235" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:599 %add_ln62_12 = add i11 %zext_ln60_4, i11 1088

]]></Node>
<StgValue><ssdm name="add_ln62_12"/></StgValue>
</operation>

<operation id="3279" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="64" op_0_bw="11">
<![CDATA[
.split2:600 %zext_ln62_16 = zext i11 %add_ln62_12

]]></Node>
<StgValue><ssdm name="zext_ln62_16"/></StgValue>
</operation>

<operation id="3280" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2472" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:601 %transition_addr_81 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_16

]]></Node>
<StgValue><ssdm name="transition_addr_81"/></StgValue>
</operation>

<operation id="3281" st_id="235" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2473" bw="64" op_0_bw="12">
<![CDATA[
.split2:602 %transition_load_81 = load i12 %transition_addr_81

]]></Node>
<StgValue><ssdm name="transition_load_81"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="3282" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:56 %or_ln62_23 = or i15 %tmp_382, i15 18

]]></Node>
<StgValue><ssdm name="or_ln62_23"/></StgValue>
</operation>

<operation id="3283" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:57 %tmp_401 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_23

]]></Node>
<StgValue><ssdm name="tmp_401"/></StgValue>
</operation>

<operation id="3284" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:58 %llike_addr_86 = getelementptr i64 %llike, i64 0, i64 %tmp_401

]]></Node>
<StgValue><ssdm name="llike_addr_86"/></StgValue>
</operation>

<operation id="3285" st_id="236" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2219" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:348 %tmp_208 = fcmp_olt  i64 %p_3_5, i64 %select_ln63_6

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="3286" st_id="236" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:482 %p_3_10 = dadd i64 %llike_load_78, i64 %bitcast_ln62_11

]]></Node>
<StgValue><ssdm name="p_3_10"/></StgValue>
</operation>

<operation id="3287" st_id="236" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:505 %p_3_11 = dadd i64 %llike_load_79, i64 %bitcast_ln62_12

]]></Node>
<StgValue><ssdm name="p_3_11"/></StgValue>
</operation>

<operation id="3288" st_id="236" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:531 %p_3_12 = dadd i64 %llike_load_80, i64 %bitcast_ln62_13

]]></Node>
<StgValue><ssdm name="p_3_12"/></StgValue>
</operation>

<operation id="3289" st_id="236" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:554 %p_3_13 = dadd i64 %llike_load_81, i64 %bitcast_ln62_14

]]></Node>
<StgValue><ssdm name="p_3_13"/></StgValue>
</operation>

<operation id="3290" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2451" bw="64" op_0_bw="64">
<![CDATA[
.split2:580 %bitcast_ln62_15 = bitcast i64 %transition_load_80

]]></Node>
<StgValue><ssdm name="bitcast_ln62_15"/></StgValue>
</operation>

<operation id="3291" st_id="236" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2452" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:581 %p_3_14 = dadd i64 %llike_load_82, i64 %bitcast_ln62_15

]]></Node>
<StgValue><ssdm name="p_3_14"/></StgValue>
</operation>

<operation id="3292" st_id="236" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2469" bw="64" op_0_bw="14">
<![CDATA[
.split2:598 %llike_load_83 = load i14 %llike_addr_85

]]></Node>
<StgValue><ssdm name="llike_load_83"/></StgValue>
</operation>

<operation id="3293" st_id="236" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2473" bw="64" op_0_bw="12">
<![CDATA[
.split2:602 %transition_load_81 = load i12 %transition_addr_81

]]></Node>
<StgValue><ssdm name="transition_load_81"/></StgValue>
</operation>

<operation id="3294" st_id="236" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2495" bw="64" op_0_bw="14">
<![CDATA[
.split2:624 %llike_load_84 = load i14 %llike_addr_86

]]></Node>
<StgValue><ssdm name="llike_load_84"/></StgValue>
</operation>

<operation id="3295" st_id="236" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2496" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:625 %add_ln62_13 = add i11 %zext_ln60_4, i11 1152

]]></Node>
<StgValue><ssdm name="add_ln62_13"/></StgValue>
</operation>

<operation id="3296" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2497" bw="64" op_0_bw="11">
<![CDATA[
.split2:626 %zext_ln62_17 = zext i11 %add_ln62_13

]]></Node>
<StgValue><ssdm name="zext_ln62_17"/></StgValue>
</operation>

<operation id="3297" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2498" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:627 %transition_addr_82 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_17

]]></Node>
<StgValue><ssdm name="transition_addr_82"/></StgValue>
</operation>

<operation id="3298" st_id="236" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2499" bw="64" op_0_bw="12">
<![CDATA[
.split2:628 %transition_load_82 = load i12 %transition_addr_82

]]></Node>
<StgValue><ssdm name="transition_load_82"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="3299" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:59 %or_ln62_24 = or i15 %tmp_382, i15 19

]]></Node>
<StgValue><ssdm name="or_ln62_24"/></StgValue>
</operation>

<operation id="3300" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:60 %tmp_402 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_24

]]></Node>
<StgValue><ssdm name="tmp_402"/></StgValue>
</operation>

<operation id="3301" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:61 %llike_addr_87 = getelementptr i64 %llike, i64 0, i64 %tmp_402

]]></Node>
<StgValue><ssdm name="llike_addr_87"/></StgValue>
</operation>

<operation id="3302" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="64" op_0_bw="64">
<![CDATA[
.split2:335 %bitcast_ln63_10 = bitcast i64 %p_3_5

]]></Node>
<StgValue><ssdm name="bitcast_ln63_10"/></StgValue>
</operation>

<operation id="3303" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:336 %tmp_206 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_10, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="3304" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2208" bw="52" op_0_bw="64">
<![CDATA[
.split2:337 %trunc_ln63_10 = trunc i64 %bitcast_ln63_10

]]></Node>
<StgValue><ssdm name="trunc_ln63_10"/></StgValue>
</operation>

<operation id="3305" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="64" op_0_bw="64">
<![CDATA[
.split2:338 %bitcast_ln63_11 = bitcast i64 %select_ln63_6

]]></Node>
<StgValue><ssdm name="bitcast_ln63_11"/></StgValue>
</operation>

<operation id="3306" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2210" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:339 %tmp_207 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_11, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="3307" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2211" bw="52" op_0_bw="64">
<![CDATA[
.split2:340 %trunc_ln63_11 = trunc i64 %bitcast_ln63_11

]]></Node>
<StgValue><ssdm name="trunc_ln63_11"/></StgValue>
</operation>

<operation id="3308" st_id="237" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:341 %icmp_ln63_20 = icmp_ne  i11 %tmp_206, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_20"/></StgValue>
</operation>

<operation id="3309" st_id="237" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2213" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:342 %icmp_ln63_21 = icmp_eq  i52 %trunc_ln63_10, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_21"/></StgValue>
</operation>

<operation id="3310" st_id="237" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:343 %or_ln63_41 = or i1 %icmp_ln63_21, i1 %icmp_ln63_20

]]></Node>
<StgValue><ssdm name="or_ln63_41"/></StgValue>
</operation>

<operation id="3311" st_id="237" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:344 %icmp_ln63_22 = icmp_ne  i11 %tmp_207, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_22"/></StgValue>
</operation>

<operation id="3312" st_id="237" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2216" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:345 %icmp_ln63_23 = icmp_eq  i52 %trunc_ln63_11, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_23"/></StgValue>
</operation>

<operation id="3313" st_id="237" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:346 %or_ln63_42 = or i1 %icmp_ln63_23, i1 %icmp_ln63_22

]]></Node>
<StgValue><ssdm name="or_ln63_42"/></StgValue>
</operation>

<operation id="3314" st_id="237" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:347 %and_ln63_10 = and i1 %or_ln63_41, i1 %or_ln63_42

]]></Node>
<StgValue><ssdm name="and_ln63_10"/></StgValue>
</operation>

<operation id="3315" st_id="237" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2219" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:348 %tmp_208 = fcmp_olt  i64 %p_3_5, i64 %select_ln63_6

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="3316" st_id="237" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:349 %and_ln63_11 = and i1 %and_ln63_10, i1 %tmp_208

]]></Node>
<StgValue><ssdm name="and_ln63_11"/></StgValue>
</operation>

<operation id="3317" st_id="237" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:350 %select_ln63_9 = select i1 %and_ln63_11, i64 %p_3_5, i64 %select_ln63_6

]]></Node>
<StgValue><ssdm name="select_ln63_9"/></StgValue>
</operation>

<operation id="3318" st_id="237" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:505 %p_3_11 = dadd i64 %llike_load_79, i64 %bitcast_ln62_12

]]></Node>
<StgValue><ssdm name="p_3_11"/></StgValue>
</operation>

<operation id="3319" st_id="237" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:531 %p_3_12 = dadd i64 %llike_load_80, i64 %bitcast_ln62_13

]]></Node>
<StgValue><ssdm name="p_3_12"/></StgValue>
</operation>

<operation id="3320" st_id="237" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:554 %p_3_13 = dadd i64 %llike_load_81, i64 %bitcast_ln62_14

]]></Node>
<StgValue><ssdm name="p_3_13"/></StgValue>
</operation>

<operation id="3321" st_id="237" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2452" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:581 %p_3_14 = dadd i64 %llike_load_82, i64 %bitcast_ln62_15

]]></Node>
<StgValue><ssdm name="p_3_14"/></StgValue>
</operation>

<operation id="3322" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2474" bw="64" op_0_bw="64">
<![CDATA[
.split2:603 %bitcast_ln62_16 = bitcast i64 %transition_load_81

]]></Node>
<StgValue><ssdm name="bitcast_ln62_16"/></StgValue>
</operation>

<operation id="3323" st_id="237" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:604 %p_3_15 = dadd i64 %llike_load_83, i64 %bitcast_ln62_16

]]></Node>
<StgValue><ssdm name="p_3_15"/></StgValue>
</operation>

<operation id="3324" st_id="237" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2495" bw="64" op_0_bw="14">
<![CDATA[
.split2:624 %llike_load_84 = load i14 %llike_addr_86

]]></Node>
<StgValue><ssdm name="llike_load_84"/></StgValue>
</operation>

<operation id="3325" st_id="237" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2499" bw="64" op_0_bw="12">
<![CDATA[
.split2:628 %transition_load_82 = load i12 %transition_addr_82

]]></Node>
<StgValue><ssdm name="transition_load_82"/></StgValue>
</operation>

<operation id="3326" st_id="237" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2518" bw="64" op_0_bw="14">
<![CDATA[
.split2:647 %llike_load_85 = load i14 %llike_addr_87

]]></Node>
<StgValue><ssdm name="llike_load_85"/></StgValue>
</operation>

<operation id="3327" st_id="237" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2519" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:648 %add_ln62_14 = add i11 %zext_ln60_4, i11 1216

]]></Node>
<StgValue><ssdm name="add_ln62_14"/></StgValue>
</operation>

<operation id="3328" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2520" bw="64" op_0_bw="11">
<![CDATA[
.split2:649 %zext_ln62_18 = zext i11 %add_ln62_14

]]></Node>
<StgValue><ssdm name="zext_ln62_18"/></StgValue>
</operation>

<operation id="3329" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2521" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:650 %transition_addr_83 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_18

]]></Node>
<StgValue><ssdm name="transition_addr_83"/></StgValue>
</operation>

<operation id="3330" st_id="237" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2522" bw="64" op_0_bw="12">
<![CDATA[
.split2:651 %transition_load_83 = load i12 %transition_addr_83

]]></Node>
<StgValue><ssdm name="transition_load_83"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="3331" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:62 %or_ln62_25 = or i15 %tmp_382, i15 20

]]></Node>
<StgValue><ssdm name="or_ln62_25"/></StgValue>
</operation>

<operation id="3332" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:63 %tmp_403 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_25

]]></Node>
<StgValue><ssdm name="tmp_403"/></StgValue>
</operation>

<operation id="3333" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:64 %llike_addr_88 = getelementptr i64 %llike, i64 0, i64 %tmp_403

]]></Node>
<StgValue><ssdm name="llike_addr_88"/></StgValue>
</operation>

<operation id="3334" st_id="238" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2242" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:371 %tmp_211 = fcmp_olt  i64 %p_3_6, i64 %select_ln63_9

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="3335" st_id="238" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:531 %p_3_12 = dadd i64 %llike_load_80, i64 %bitcast_ln62_13

]]></Node>
<StgValue><ssdm name="p_3_12"/></StgValue>
</operation>

<operation id="3336" st_id="238" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:554 %p_3_13 = dadd i64 %llike_load_81, i64 %bitcast_ln62_14

]]></Node>
<StgValue><ssdm name="p_3_13"/></StgValue>
</operation>

<operation id="3337" st_id="238" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2452" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:581 %p_3_14 = dadd i64 %llike_load_82, i64 %bitcast_ln62_15

]]></Node>
<StgValue><ssdm name="p_3_14"/></StgValue>
</operation>

<operation id="3338" st_id="238" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:604 %p_3_15 = dadd i64 %llike_load_83, i64 %bitcast_ln62_16

]]></Node>
<StgValue><ssdm name="p_3_15"/></StgValue>
</operation>

<operation id="3339" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2500" bw="64" op_0_bw="64">
<![CDATA[
.split2:629 %bitcast_ln62_17 = bitcast i64 %transition_load_82

]]></Node>
<StgValue><ssdm name="bitcast_ln62_17"/></StgValue>
</operation>

<operation id="3340" st_id="238" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2501" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:630 %p_3_16 = dadd i64 %llike_load_84, i64 %bitcast_ln62_17

]]></Node>
<StgValue><ssdm name="p_3_16"/></StgValue>
</operation>

<operation id="3341" st_id="238" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2518" bw="64" op_0_bw="14">
<![CDATA[
.split2:647 %llike_load_85 = load i14 %llike_addr_87

]]></Node>
<StgValue><ssdm name="llike_load_85"/></StgValue>
</operation>

<operation id="3342" st_id="238" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2522" bw="64" op_0_bw="12">
<![CDATA[
.split2:651 %transition_load_83 = load i12 %transition_addr_83

]]></Node>
<StgValue><ssdm name="transition_load_83"/></StgValue>
</operation>

<operation id="3343" st_id="238" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2544" bw="64" op_0_bw="14">
<![CDATA[
.split2:673 %llike_load_86 = load i14 %llike_addr_88

]]></Node>
<StgValue><ssdm name="llike_load_86"/></StgValue>
</operation>

<operation id="3344" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2545" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
.split2:674 %or_ln62_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 5, i8 %empty_27

]]></Node>
<StgValue><ssdm name="or_ln62_4"/></StgValue>
</operation>

<operation id="3345" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2546" bw="64" op_0_bw="11">
<![CDATA[
.split2:675 %zext_ln62_19 = zext i11 %or_ln62_4

]]></Node>
<StgValue><ssdm name="zext_ln62_19"/></StgValue>
</operation>

<operation id="3346" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:676 %transition_addr_84 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_19

]]></Node>
<StgValue><ssdm name="transition_addr_84"/></StgValue>
</operation>

<operation id="3347" st_id="238" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2548" bw="64" op_0_bw="12">
<![CDATA[
.split2:677 %transition_load_84 = load i12 %transition_addr_84

]]></Node>
<StgValue><ssdm name="transition_load_84"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="3348" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:65 %or_ln62_26 = or i15 %tmp_382, i15 21

]]></Node>
<StgValue><ssdm name="or_ln62_26"/></StgValue>
</operation>

<operation id="3349" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:66 %tmp_404 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_26

]]></Node>
<StgValue><ssdm name="tmp_404"/></StgValue>
</operation>

<operation id="3350" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:67 %llike_addr_89 = getelementptr i64 %llike, i64 0, i64 %tmp_404

]]></Node>
<StgValue><ssdm name="llike_addr_89"/></StgValue>
</operation>

<operation id="3351" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2229" bw="64" op_0_bw="64">
<![CDATA[
.split2:358 %bitcast_ln63_12 = bitcast i64 %p_3_6

]]></Node>
<StgValue><ssdm name="bitcast_ln63_12"/></StgValue>
</operation>

<operation id="3352" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:359 %tmp_209 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_12, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="3353" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2231" bw="52" op_0_bw="64">
<![CDATA[
.split2:360 %trunc_ln63_12 = trunc i64 %bitcast_ln63_12

]]></Node>
<StgValue><ssdm name="trunc_ln63_12"/></StgValue>
</operation>

<operation id="3354" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="64" op_0_bw="64">
<![CDATA[
.split2:361 %bitcast_ln63_13 = bitcast i64 %select_ln63_9

]]></Node>
<StgValue><ssdm name="bitcast_ln63_13"/></StgValue>
</operation>

<operation id="3355" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2233" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:362 %tmp_210 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_13, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="3356" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="52" op_0_bw="64">
<![CDATA[
.split2:363 %trunc_ln63_13 = trunc i64 %bitcast_ln63_13

]]></Node>
<StgValue><ssdm name="trunc_ln63_13"/></StgValue>
</operation>

<operation id="3357" st_id="239" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:364 %icmp_ln63_24 = icmp_ne  i11 %tmp_209, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_24"/></StgValue>
</operation>

<operation id="3358" st_id="239" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2236" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:365 %icmp_ln63_25 = icmp_eq  i52 %trunc_ln63_12, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_25"/></StgValue>
</operation>

<operation id="3359" st_id="239" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:366 %or_ln63_43 = or i1 %icmp_ln63_25, i1 %icmp_ln63_24

]]></Node>
<StgValue><ssdm name="or_ln63_43"/></StgValue>
</operation>

<operation id="3360" st_id="239" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:367 %icmp_ln63_26 = icmp_ne  i11 %tmp_210, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_26"/></StgValue>
</operation>

<operation id="3361" st_id="239" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2239" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:368 %icmp_ln63_27 = icmp_eq  i52 %trunc_ln63_13, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_27"/></StgValue>
</operation>

<operation id="3362" st_id="239" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:369 %or_ln63_44 = or i1 %icmp_ln63_27, i1 %icmp_ln63_26

]]></Node>
<StgValue><ssdm name="or_ln63_44"/></StgValue>
</operation>

<operation id="3363" st_id="239" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:370 %and_ln63_12 = and i1 %or_ln63_43, i1 %or_ln63_44

]]></Node>
<StgValue><ssdm name="and_ln63_12"/></StgValue>
</operation>

<operation id="3364" st_id="239" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2242" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:371 %tmp_211 = fcmp_olt  i64 %p_3_6, i64 %select_ln63_9

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="3365" st_id="239" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:372 %and_ln63_13 = and i1 %and_ln63_12, i1 %tmp_211

]]></Node>
<StgValue><ssdm name="and_ln63_13"/></StgValue>
</operation>

<operation id="3366" st_id="239" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2244" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:373 %select_ln63_10 = select i1 %and_ln63_13, i64 %p_3_6, i64 %select_ln63_9

]]></Node>
<StgValue><ssdm name="select_ln63_10"/></StgValue>
</operation>

<operation id="3367" st_id="239" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2245" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split2:374 %select_ln63_11 = select i1 %and_ln63_13, i3 7, i3 6

]]></Node>
<StgValue><ssdm name="select_ln63_11"/></StgValue>
</operation>

<operation id="3368" st_id="239" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:375 %or_ln63_2 = or i1 %and_ln63_13, i1 %and_ln63_11

]]></Node>
<StgValue><ssdm name="or_ln63_2"/></StgValue>
</operation>

<operation id="3369" st_id="239" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2247" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split2:376 %select_ln63_12 = select i1 %or_ln63_2, i3 %select_ln63_11, i3 %select_ln63_8

]]></Node>
<StgValue><ssdm name="select_ln63_12"/></StgValue>
</operation>

<operation id="3370" st_id="239" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:554 %p_3_13 = dadd i64 %llike_load_81, i64 %bitcast_ln62_14

]]></Node>
<StgValue><ssdm name="p_3_13"/></StgValue>
</operation>

<operation id="3371" st_id="239" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2452" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:581 %p_3_14 = dadd i64 %llike_load_82, i64 %bitcast_ln62_15

]]></Node>
<StgValue><ssdm name="p_3_14"/></StgValue>
</operation>

<operation id="3372" st_id="239" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:604 %p_3_15 = dadd i64 %llike_load_83, i64 %bitcast_ln62_16

]]></Node>
<StgValue><ssdm name="p_3_15"/></StgValue>
</operation>

<operation id="3373" st_id="239" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2501" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:630 %p_3_16 = dadd i64 %llike_load_84, i64 %bitcast_ln62_17

]]></Node>
<StgValue><ssdm name="p_3_16"/></StgValue>
</operation>

<operation id="3374" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2523" bw="64" op_0_bw="64">
<![CDATA[
.split2:652 %bitcast_ln62_18 = bitcast i64 %transition_load_83

]]></Node>
<StgValue><ssdm name="bitcast_ln62_18"/></StgValue>
</operation>

<operation id="3375" st_id="239" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2524" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:653 %p_3_17 = dadd i64 %llike_load_85, i64 %bitcast_ln62_18

]]></Node>
<StgValue><ssdm name="p_3_17"/></StgValue>
</operation>

<operation id="3376" st_id="239" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2544" bw="64" op_0_bw="14">
<![CDATA[
.split2:673 %llike_load_86 = load i14 %llike_addr_88

]]></Node>
<StgValue><ssdm name="llike_load_86"/></StgValue>
</operation>

<operation id="3377" st_id="239" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2548" bw="64" op_0_bw="12">
<![CDATA[
.split2:677 %transition_load_84 = load i12 %transition_addr_84

]]></Node>
<StgValue><ssdm name="transition_load_84"/></StgValue>
</operation>

<operation id="3378" st_id="239" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2567" bw="64" op_0_bw="14">
<![CDATA[
.split2:696 %llike_load_87 = load i14 %llike_addr_89

]]></Node>
<StgValue><ssdm name="llike_load_87"/></StgValue>
</operation>

<operation id="3379" st_id="239" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:697 %add_ln62_15 = add i11 %zext_ln60_4, i11 1344

]]></Node>
<StgValue><ssdm name="add_ln62_15"/></StgValue>
</operation>

<operation id="3380" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2569" bw="64" op_0_bw="11">
<![CDATA[
.split2:698 %zext_ln62_20 = zext i11 %add_ln62_15

]]></Node>
<StgValue><ssdm name="zext_ln62_20"/></StgValue>
</operation>

<operation id="3381" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2570" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:699 %transition_addr_85 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_20

]]></Node>
<StgValue><ssdm name="transition_addr_85"/></StgValue>
</operation>

<operation id="3382" st_id="239" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2571" bw="64" op_0_bw="12">
<![CDATA[
.split2:700 %transition_load_85 = load i12 %transition_addr_85

]]></Node>
<StgValue><ssdm name="transition_load_85"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="3383" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:68 %or_ln62_27 = or i15 %tmp_382, i15 22

]]></Node>
<StgValue><ssdm name="or_ln62_27"/></StgValue>
</operation>

<operation id="3384" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:69 %tmp_405 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_27

]]></Node>
<StgValue><ssdm name="tmp_405"/></StgValue>
</operation>

<operation id="3385" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:70 %llike_addr_90 = getelementptr i64 %llike, i64 0, i64 %tmp_405

]]></Node>
<StgValue><ssdm name="llike_addr_90"/></StgValue>
</operation>

<operation id="3386" st_id="240" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2269" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:398 %tmp_214 = fcmp_olt  i64 %p_3_7, i64 %select_ln63_10

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="3387" st_id="240" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2452" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:581 %p_3_14 = dadd i64 %llike_load_82, i64 %bitcast_ln62_15

]]></Node>
<StgValue><ssdm name="p_3_14"/></StgValue>
</operation>

<operation id="3388" st_id="240" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:604 %p_3_15 = dadd i64 %llike_load_83, i64 %bitcast_ln62_16

]]></Node>
<StgValue><ssdm name="p_3_15"/></StgValue>
</operation>

<operation id="3389" st_id="240" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2501" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:630 %p_3_16 = dadd i64 %llike_load_84, i64 %bitcast_ln62_17

]]></Node>
<StgValue><ssdm name="p_3_16"/></StgValue>
</operation>

<operation id="3390" st_id="240" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2524" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:653 %p_3_17 = dadd i64 %llike_load_85, i64 %bitcast_ln62_18

]]></Node>
<StgValue><ssdm name="p_3_17"/></StgValue>
</operation>

<operation id="3391" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2549" bw="64" op_0_bw="64">
<![CDATA[
.split2:678 %bitcast_ln62_19 = bitcast i64 %transition_load_84

]]></Node>
<StgValue><ssdm name="bitcast_ln62_19"/></StgValue>
</operation>

<operation id="3392" st_id="240" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2550" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:679 %p_3_18 = dadd i64 %llike_load_86, i64 %bitcast_ln62_19

]]></Node>
<StgValue><ssdm name="p_3_18"/></StgValue>
</operation>

<operation id="3393" st_id="240" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2567" bw="64" op_0_bw="14">
<![CDATA[
.split2:696 %llike_load_87 = load i14 %llike_addr_89

]]></Node>
<StgValue><ssdm name="llike_load_87"/></StgValue>
</operation>

<operation id="3394" st_id="240" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2571" bw="64" op_0_bw="12">
<![CDATA[
.split2:700 %transition_load_85 = load i12 %transition_addr_85

]]></Node>
<StgValue><ssdm name="transition_load_85"/></StgValue>
</operation>

<operation id="3395" st_id="240" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2593" bw="64" op_0_bw="14">
<![CDATA[
.split2:722 %llike_load_88 = load i14 %llike_addr_90

]]></Node>
<StgValue><ssdm name="llike_load_88"/></StgValue>
</operation>

<operation id="3396" st_id="240" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2594" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:723 %add_ln62_16 = add i11 %zext_ln60_4, i11 1408

]]></Node>
<StgValue><ssdm name="add_ln62_16"/></StgValue>
</operation>

<operation id="3397" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2595" bw="64" op_0_bw="11">
<![CDATA[
.split2:724 %zext_ln62_21 = zext i11 %add_ln62_16

]]></Node>
<StgValue><ssdm name="zext_ln62_21"/></StgValue>
</operation>

<operation id="3398" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2596" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:725 %transition_addr_86 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_21

]]></Node>
<StgValue><ssdm name="transition_addr_86"/></StgValue>
</operation>

<operation id="3399" st_id="240" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2597" bw="64" op_0_bw="12">
<![CDATA[
.split2:726 %transition_load_86 = load i12 %transition_addr_86

]]></Node>
<StgValue><ssdm name="transition_load_86"/></StgValue>
</operation>

<operation id="3400" st_id="240" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2617" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:746 %add_ln62_17 = add i11 %zext_ln60_4, i11 1472

]]></Node>
<StgValue><ssdm name="add_ln62_17"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="3401" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:71 %or_ln62_28 = or i15 %tmp_382, i15 23

]]></Node>
<StgValue><ssdm name="or_ln62_28"/></StgValue>
</operation>

<operation id="3402" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:72 %tmp_406 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_28

]]></Node>
<StgValue><ssdm name="tmp_406"/></StgValue>
</operation>

<operation id="3403" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:73 %llike_addr_91 = getelementptr i64 %llike, i64 0, i64 %tmp_406

]]></Node>
<StgValue><ssdm name="llike_addr_91"/></StgValue>
</operation>

<operation id="3404" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2256" bw="64" op_0_bw="64">
<![CDATA[
.split2:385 %bitcast_ln63_14 = bitcast i64 %p_3_7

]]></Node>
<StgValue><ssdm name="bitcast_ln63_14"/></StgValue>
</operation>

<operation id="3405" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:386 %tmp_212 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_14, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="3406" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2258" bw="52" op_0_bw="64">
<![CDATA[
.split2:387 %trunc_ln63_14 = trunc i64 %bitcast_ln63_14

]]></Node>
<StgValue><ssdm name="trunc_ln63_14"/></StgValue>
</operation>

<operation id="3407" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2259" bw="64" op_0_bw="64">
<![CDATA[
.split2:388 %bitcast_ln63_15 = bitcast i64 %select_ln63_10

]]></Node>
<StgValue><ssdm name="bitcast_ln63_15"/></StgValue>
</operation>

<operation id="3408" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:389 %tmp_213 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_15, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="3409" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2261" bw="52" op_0_bw="64">
<![CDATA[
.split2:390 %trunc_ln63_15 = trunc i64 %bitcast_ln63_15

]]></Node>
<StgValue><ssdm name="trunc_ln63_15"/></StgValue>
</operation>

<operation id="3410" st_id="241" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2262" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:391 %icmp_ln63_28 = icmp_ne  i11 %tmp_212, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_28"/></StgValue>
</operation>

<operation id="3411" st_id="241" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2263" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:392 %icmp_ln63_29 = icmp_eq  i52 %trunc_ln63_14, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_29"/></StgValue>
</operation>

<operation id="3412" st_id="241" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:393 %or_ln63_45 = or i1 %icmp_ln63_29, i1 %icmp_ln63_28

]]></Node>
<StgValue><ssdm name="or_ln63_45"/></StgValue>
</operation>

<operation id="3413" st_id="241" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2265" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:394 %icmp_ln63_30 = icmp_ne  i11 %tmp_213, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_30"/></StgValue>
</operation>

<operation id="3414" st_id="241" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:395 %icmp_ln63_31 = icmp_eq  i52 %trunc_ln63_15, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_31"/></StgValue>
</operation>

<operation id="3415" st_id="241" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:396 %or_ln63_46 = or i1 %icmp_ln63_31, i1 %icmp_ln63_30

]]></Node>
<StgValue><ssdm name="or_ln63_46"/></StgValue>
</operation>

<operation id="3416" st_id="241" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:397 %and_ln63_14 = and i1 %or_ln63_45, i1 %or_ln63_46

]]></Node>
<StgValue><ssdm name="and_ln63_14"/></StgValue>
</operation>

<operation id="3417" st_id="241" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2269" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:398 %tmp_214 = fcmp_olt  i64 %p_3_7, i64 %select_ln63_10

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="3418" st_id="241" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:399 %and_ln63_15 = and i1 %and_ln63_14, i1 %tmp_214

]]></Node>
<StgValue><ssdm name="and_ln63_15"/></StgValue>
</operation>

<operation id="3419" st_id="241" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2271" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:400 %select_ln63_13 = select i1 %and_ln63_15, i64 %p_3_7, i64 %select_ln63_10

]]></Node>
<StgValue><ssdm name="select_ln63_13"/></StgValue>
</operation>

<operation id="3420" st_id="241" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:604 %p_3_15 = dadd i64 %llike_load_83, i64 %bitcast_ln62_16

]]></Node>
<StgValue><ssdm name="p_3_15"/></StgValue>
</operation>

<operation id="3421" st_id="241" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2501" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:630 %p_3_16 = dadd i64 %llike_load_84, i64 %bitcast_ln62_17

]]></Node>
<StgValue><ssdm name="p_3_16"/></StgValue>
</operation>

<operation id="3422" st_id="241" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2524" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:653 %p_3_17 = dadd i64 %llike_load_85, i64 %bitcast_ln62_18

]]></Node>
<StgValue><ssdm name="p_3_17"/></StgValue>
</operation>

<operation id="3423" st_id="241" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2550" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:679 %p_3_18 = dadd i64 %llike_load_86, i64 %bitcast_ln62_19

]]></Node>
<StgValue><ssdm name="p_3_18"/></StgValue>
</operation>

<operation id="3424" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2572" bw="64" op_0_bw="64">
<![CDATA[
.split2:701 %bitcast_ln62_20 = bitcast i64 %transition_load_85

]]></Node>
<StgValue><ssdm name="bitcast_ln62_20"/></StgValue>
</operation>

<operation id="3425" st_id="241" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:702 %p_3_19 = dadd i64 %llike_load_87, i64 %bitcast_ln62_20

]]></Node>
<StgValue><ssdm name="p_3_19"/></StgValue>
</operation>

<operation id="3426" st_id="241" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2593" bw="64" op_0_bw="14">
<![CDATA[
.split2:722 %llike_load_88 = load i14 %llike_addr_90

]]></Node>
<StgValue><ssdm name="llike_load_88"/></StgValue>
</operation>

<operation id="3427" st_id="241" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2597" bw="64" op_0_bw="12">
<![CDATA[
.split2:726 %transition_load_86 = load i12 %transition_addr_86

]]></Node>
<StgValue><ssdm name="transition_load_86"/></StgValue>
</operation>

<operation id="3428" st_id="241" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2616" bw="64" op_0_bw="14">
<![CDATA[
.split2:745 %llike_load_89 = load i14 %llike_addr_91

]]></Node>
<StgValue><ssdm name="llike_load_89"/></StgValue>
</operation>

<operation id="3429" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2618" bw="64" op_0_bw="11">
<![CDATA[
.split2:747 %zext_ln62_22 = zext i11 %add_ln62_17

]]></Node>
<StgValue><ssdm name="zext_ln62_22"/></StgValue>
</operation>

<operation id="3430" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2619" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:748 %transition_addr_87 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_22

]]></Node>
<StgValue><ssdm name="transition_addr_87"/></StgValue>
</operation>

<operation id="3431" st_id="241" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2620" bw="64" op_0_bw="12">
<![CDATA[
.split2:749 %transition_load_87 = load i12 %transition_addr_87

]]></Node>
<StgValue><ssdm name="transition_load_87"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="3432" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:74 %or_ln62_29 = or i15 %tmp_382, i15 24

]]></Node>
<StgValue><ssdm name="or_ln62_29"/></StgValue>
</operation>

<operation id="3433" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:75 %tmp_407 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_29

]]></Node>
<StgValue><ssdm name="tmp_407"/></StgValue>
</operation>

<operation id="3434" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:76 %llike_addr_92 = getelementptr i64 %llike, i64 0, i64 %tmp_407

]]></Node>
<StgValue><ssdm name="llike_addr_92"/></StgValue>
</operation>

<operation id="3435" st_id="242" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2292" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:421 %tmp_217 = fcmp_olt  i64 %p_3_8, i64 %select_ln63_13

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="3436" st_id="242" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2501" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:630 %p_3_16 = dadd i64 %llike_load_84, i64 %bitcast_ln62_17

]]></Node>
<StgValue><ssdm name="p_3_16"/></StgValue>
</operation>

<operation id="3437" st_id="242" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2524" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:653 %p_3_17 = dadd i64 %llike_load_85, i64 %bitcast_ln62_18

]]></Node>
<StgValue><ssdm name="p_3_17"/></StgValue>
</operation>

<operation id="3438" st_id="242" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2550" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:679 %p_3_18 = dadd i64 %llike_load_86, i64 %bitcast_ln62_19

]]></Node>
<StgValue><ssdm name="p_3_18"/></StgValue>
</operation>

<operation id="3439" st_id="242" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:702 %p_3_19 = dadd i64 %llike_load_87, i64 %bitcast_ln62_20

]]></Node>
<StgValue><ssdm name="p_3_19"/></StgValue>
</operation>

<operation id="3440" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="64" op_0_bw="64">
<![CDATA[
.split2:727 %bitcast_ln62_21 = bitcast i64 %transition_load_86

]]></Node>
<StgValue><ssdm name="bitcast_ln62_21"/></StgValue>
</operation>

<operation id="3441" st_id="242" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:728 %p_3_20 = dadd i64 %llike_load_88, i64 %bitcast_ln62_21

]]></Node>
<StgValue><ssdm name="p_3_20"/></StgValue>
</operation>

<operation id="3442" st_id="242" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2616" bw="64" op_0_bw="14">
<![CDATA[
.split2:745 %llike_load_89 = load i14 %llike_addr_91

]]></Node>
<StgValue><ssdm name="llike_load_89"/></StgValue>
</operation>

<operation id="3443" st_id="242" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2620" bw="64" op_0_bw="12">
<![CDATA[
.split2:749 %transition_load_87 = load i12 %transition_addr_87

]]></Node>
<StgValue><ssdm name="transition_load_87"/></StgValue>
</operation>

<operation id="3444" st_id="242" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2642" bw="64" op_0_bw="14">
<![CDATA[
.split2:771 %llike_load_90 = load i14 %llike_addr_92

]]></Node>
<StgValue><ssdm name="llike_load_90"/></StgValue>
</operation>

<operation id="3445" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2643" bw="11" op_0_bw="10">
<![CDATA[
.split2:772 %sext_ln62_1 = sext i10 %or_ln62_1

]]></Node>
<StgValue><ssdm name="sext_ln62_1"/></StgValue>
</operation>

<operation id="3446" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2644" bw="64" op_0_bw="11">
<![CDATA[
.split2:773 %zext_ln62_27 = zext i11 %sext_ln62_1

]]></Node>
<StgValue><ssdm name="zext_ln62_27"/></StgValue>
</operation>

<operation id="3447" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2645" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:774 %transition_addr_88 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_27

]]></Node>
<StgValue><ssdm name="transition_addr_88"/></StgValue>
</operation>

<operation id="3448" st_id="242" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2646" bw="64" op_0_bw="12">
<![CDATA[
.split2:775 %transition_load_88 = load i12 %transition_addr_88

]]></Node>
<StgValue><ssdm name="transition_load_88"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="3449" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:77 %or_ln62_30 = or i15 %tmp_382, i15 25

]]></Node>
<StgValue><ssdm name="or_ln62_30"/></StgValue>
</operation>

<operation id="3450" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:78 %tmp_408 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_30

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="3451" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:79 %llike_addr_93 = getelementptr i64 %llike, i64 0, i64 %tmp_408

]]></Node>
<StgValue><ssdm name="llike_addr_93"/></StgValue>
</operation>

<operation id="3452" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2248" bw="4" op_0_bw="3">
<![CDATA[
.split2:377 %zext_ln62_24 = zext i3 %select_ln63_12

]]></Node>
<StgValue><ssdm name="zext_ln62_24"/></StgValue>
</operation>

<operation id="3453" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2279" bw="64" op_0_bw="64">
<![CDATA[
.split2:408 %bitcast_ln63_16 = bitcast i64 %p_3_8

]]></Node>
<StgValue><ssdm name="bitcast_ln63_16"/></StgValue>
</operation>

<operation id="3454" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2280" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:409 %tmp_215 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_16, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="3455" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2281" bw="52" op_0_bw="64">
<![CDATA[
.split2:410 %trunc_ln63_16 = trunc i64 %bitcast_ln63_16

]]></Node>
<StgValue><ssdm name="trunc_ln63_16"/></StgValue>
</operation>

<operation id="3456" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2282" bw="64" op_0_bw="64">
<![CDATA[
.split2:411 %bitcast_ln63_17 = bitcast i64 %select_ln63_13

]]></Node>
<StgValue><ssdm name="bitcast_ln63_17"/></StgValue>
</operation>

<operation id="3457" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2283" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:412 %tmp_216 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_17, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="3458" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2284" bw="52" op_0_bw="64">
<![CDATA[
.split2:413 %trunc_ln63_17 = trunc i64 %bitcast_ln63_17

]]></Node>
<StgValue><ssdm name="trunc_ln63_17"/></StgValue>
</operation>

<operation id="3459" st_id="243" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2285" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:414 %icmp_ln63_32 = icmp_ne  i11 %tmp_215, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_32"/></StgValue>
</operation>

<operation id="3460" st_id="243" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2286" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:415 %icmp_ln63_33 = icmp_eq  i52 %trunc_ln63_16, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_33"/></StgValue>
</operation>

<operation id="3461" st_id="243" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:416 %or_ln63_47 = or i1 %icmp_ln63_33, i1 %icmp_ln63_32

]]></Node>
<StgValue><ssdm name="or_ln63_47"/></StgValue>
</operation>

<operation id="3462" st_id="243" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:417 %icmp_ln63_34 = icmp_ne  i11 %tmp_216, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_34"/></StgValue>
</operation>

<operation id="3463" st_id="243" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:418 %icmp_ln63_35 = icmp_eq  i52 %trunc_ln63_17, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_35"/></StgValue>
</operation>

<operation id="3464" st_id="243" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:419 %or_ln63_48 = or i1 %icmp_ln63_35, i1 %icmp_ln63_34

]]></Node>
<StgValue><ssdm name="or_ln63_48"/></StgValue>
</operation>

<operation id="3465" st_id="243" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:420 %and_ln63_16 = and i1 %or_ln63_47, i1 %or_ln63_48

]]></Node>
<StgValue><ssdm name="and_ln63_16"/></StgValue>
</operation>

<operation id="3466" st_id="243" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2292" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:421 %tmp_217 = fcmp_olt  i64 %p_3_8, i64 %select_ln63_13

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="3467" st_id="243" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:422 %and_ln63_17 = and i1 %and_ln63_16, i1 %tmp_217

]]></Node>
<StgValue><ssdm name="and_ln63_17"/></StgValue>
</operation>

<operation id="3468" st_id="243" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:423 %select_ln63_14 = select i1 %and_ln63_17, i64 %p_3_8, i64 %select_ln63_13

]]></Node>
<StgValue><ssdm name="select_ln63_14"/></StgValue>
</operation>

<operation id="3469" st_id="243" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split2:424 %select_ln63_15 = select i1 %and_ln63_17, i4 9, i4 8

]]></Node>
<StgValue><ssdm name="select_ln63_15"/></StgValue>
</operation>

<operation id="3470" st_id="243" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:425 %or_ln63_3 = or i1 %and_ln63_17, i1 %and_ln63_15

]]></Node>
<StgValue><ssdm name="or_ln63_3"/></StgValue>
</operation>

<operation id="3471" st_id="243" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split2:426 %select_ln63_16 = select i1 %or_ln63_3, i4 %select_ln63_15, i4 %zext_ln62_24

]]></Node>
<StgValue><ssdm name="select_ln63_16"/></StgValue>
</operation>

<operation id="3472" st_id="243" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2524" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:653 %p_3_17 = dadd i64 %llike_load_85, i64 %bitcast_ln62_18

]]></Node>
<StgValue><ssdm name="p_3_17"/></StgValue>
</operation>

<operation id="3473" st_id="243" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2550" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:679 %p_3_18 = dadd i64 %llike_load_86, i64 %bitcast_ln62_19

]]></Node>
<StgValue><ssdm name="p_3_18"/></StgValue>
</operation>

<operation id="3474" st_id="243" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:702 %p_3_19 = dadd i64 %llike_load_87, i64 %bitcast_ln62_20

]]></Node>
<StgValue><ssdm name="p_3_19"/></StgValue>
</operation>

<operation id="3475" st_id="243" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:728 %p_3_20 = dadd i64 %llike_load_88, i64 %bitcast_ln62_21

]]></Node>
<StgValue><ssdm name="p_3_20"/></StgValue>
</operation>

<operation id="3476" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2621" bw="64" op_0_bw="64">
<![CDATA[
.split2:750 %bitcast_ln62_22 = bitcast i64 %transition_load_87

]]></Node>
<StgValue><ssdm name="bitcast_ln62_22"/></StgValue>
</operation>

<operation id="3477" st_id="243" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2622" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:751 %p_3_21 = dadd i64 %llike_load_89, i64 %bitcast_ln62_22

]]></Node>
<StgValue><ssdm name="p_3_21"/></StgValue>
</operation>

<operation id="3478" st_id="243" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2642" bw="64" op_0_bw="14">
<![CDATA[
.split2:771 %llike_load_90 = load i14 %llike_addr_92

]]></Node>
<StgValue><ssdm name="llike_load_90"/></StgValue>
</operation>

<operation id="3479" st_id="243" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2646" bw="64" op_0_bw="12">
<![CDATA[
.split2:775 %transition_load_88 = load i12 %transition_addr_88

]]></Node>
<StgValue><ssdm name="transition_load_88"/></StgValue>
</operation>

<operation id="3480" st_id="243" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2665" bw="64" op_0_bw="14">
<![CDATA[
.split2:794 %llike_load_91 = load i14 %llike_addr_93

]]></Node>
<StgValue><ssdm name="llike_load_91"/></StgValue>
</operation>

<operation id="3481" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2666" bw="11" op_0_bw="10">
<![CDATA[
.split2:795 %sext_ln62_2 = sext i10 %add_ln62_6

]]></Node>
<StgValue><ssdm name="sext_ln62_2"/></StgValue>
</operation>

<operation id="3482" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2667" bw="64" op_0_bw="11">
<![CDATA[
.split2:796 %zext_ln62_47 = zext i11 %sext_ln62_2

]]></Node>
<StgValue><ssdm name="zext_ln62_47"/></StgValue>
</operation>

<operation id="3483" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2668" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:797 %transition_addr_89 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_47

]]></Node>
<StgValue><ssdm name="transition_addr_89"/></StgValue>
</operation>

<operation id="3484" st_id="243" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2669" bw="64" op_0_bw="12">
<![CDATA[
.split2:798 %transition_load_89 = load i12 %transition_addr_89

]]></Node>
<StgValue><ssdm name="transition_load_89"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="3485" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:80 %or_ln62_31 = or i15 %tmp_382, i15 26

]]></Node>
<StgValue><ssdm name="or_ln62_31"/></StgValue>
</operation>

<operation id="3486" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:81 %tmp_409 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_31

]]></Node>
<StgValue><ssdm name="tmp_409"/></StgValue>
</operation>

<operation id="3487" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:82 %llike_addr_94 = getelementptr i64 %llike, i64 0, i64 %tmp_409

]]></Node>
<StgValue><ssdm name="llike_addr_94"/></StgValue>
</operation>

<operation id="3488" st_id="244" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2318" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:447 %tmp_220 = fcmp_olt  i64 %p_3_9, i64 %select_ln63_14

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="3489" st_id="244" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2550" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:679 %p_3_18 = dadd i64 %llike_load_86, i64 %bitcast_ln62_19

]]></Node>
<StgValue><ssdm name="p_3_18"/></StgValue>
</operation>

<operation id="3490" st_id="244" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:702 %p_3_19 = dadd i64 %llike_load_87, i64 %bitcast_ln62_20

]]></Node>
<StgValue><ssdm name="p_3_19"/></StgValue>
</operation>

<operation id="3491" st_id="244" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:728 %p_3_20 = dadd i64 %llike_load_88, i64 %bitcast_ln62_21

]]></Node>
<StgValue><ssdm name="p_3_20"/></StgValue>
</operation>

<operation id="3492" st_id="244" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2622" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:751 %p_3_21 = dadd i64 %llike_load_89, i64 %bitcast_ln62_22

]]></Node>
<StgValue><ssdm name="p_3_21"/></StgValue>
</operation>

<operation id="3493" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2647" bw="64" op_0_bw="64">
<![CDATA[
.split2:776 %bitcast_ln62_23 = bitcast i64 %transition_load_88

]]></Node>
<StgValue><ssdm name="bitcast_ln62_23"/></StgValue>
</operation>

<operation id="3494" st_id="244" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2648" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:777 %p_3_22 = dadd i64 %llike_load_90, i64 %bitcast_ln62_23

]]></Node>
<StgValue><ssdm name="p_3_22"/></StgValue>
</operation>

<operation id="3495" st_id="244" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2665" bw="64" op_0_bw="14">
<![CDATA[
.split2:794 %llike_load_91 = load i14 %llike_addr_93

]]></Node>
<StgValue><ssdm name="llike_load_91"/></StgValue>
</operation>

<operation id="3496" st_id="244" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2669" bw="64" op_0_bw="12">
<![CDATA[
.split2:798 %transition_load_89 = load i12 %transition_addr_89

]]></Node>
<StgValue><ssdm name="transition_load_89"/></StgValue>
</operation>

<operation id="3497" st_id="244" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2691" bw="64" op_0_bw="14">
<![CDATA[
.split2:820 %llike_load_92 = load i14 %llike_addr_94

]]></Node>
<StgValue><ssdm name="llike_load_92"/></StgValue>
</operation>

<operation id="3498" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="11" op_0_bw="10">
<![CDATA[
.split2:821 %sext_ln62_3 = sext i10 %add_ln62_7

]]></Node>
<StgValue><ssdm name="sext_ln62_3"/></StgValue>
</operation>

<operation id="3499" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2693" bw="64" op_0_bw="11">
<![CDATA[
.split2:822 %zext_ln62_48 = zext i11 %sext_ln62_3

]]></Node>
<StgValue><ssdm name="zext_ln62_48"/></StgValue>
</operation>

<operation id="3500" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2694" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:823 %transition_addr_90 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_48

]]></Node>
<StgValue><ssdm name="transition_addr_90"/></StgValue>
</operation>

<operation id="3501" st_id="244" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2695" bw="64" op_0_bw="12">
<![CDATA[
.split2:824 %transition_load_90 = load i12 %transition_addr_90

]]></Node>
<StgValue><ssdm name="transition_load_90"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="3502" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:83 %or_ln62_32 = or i15 %tmp_382, i15 27

]]></Node>
<StgValue><ssdm name="or_ln62_32"/></StgValue>
</operation>

<operation id="3503" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:84 %tmp_410 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_32

]]></Node>
<StgValue><ssdm name="tmp_410"/></StgValue>
</operation>

<operation id="3504" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:85 %llike_addr_95 = getelementptr i64 %llike, i64 0, i64 %tmp_410

]]></Node>
<StgValue><ssdm name="llike_addr_95"/></StgValue>
</operation>

<operation id="3505" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2305" bw="64" op_0_bw="64">
<![CDATA[
.split2:434 %bitcast_ln63_18 = bitcast i64 %p_3_9

]]></Node>
<StgValue><ssdm name="bitcast_ln63_18"/></StgValue>
</operation>

<operation id="3506" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2306" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:435 %tmp_218 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_18, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="3507" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="52" op_0_bw="64">
<![CDATA[
.split2:436 %trunc_ln63_18 = trunc i64 %bitcast_ln63_18

]]></Node>
<StgValue><ssdm name="trunc_ln63_18"/></StgValue>
</operation>

<operation id="3508" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2308" bw="64" op_0_bw="64">
<![CDATA[
.split2:437 %bitcast_ln63_19 = bitcast i64 %select_ln63_14

]]></Node>
<StgValue><ssdm name="bitcast_ln63_19"/></StgValue>
</operation>

<operation id="3509" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2309" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:438 %tmp_219 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_19, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="3510" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2310" bw="52" op_0_bw="64">
<![CDATA[
.split2:439 %trunc_ln63_19 = trunc i64 %bitcast_ln63_19

]]></Node>
<StgValue><ssdm name="trunc_ln63_19"/></StgValue>
</operation>

<operation id="3511" st_id="245" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2311" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:440 %icmp_ln63_36 = icmp_ne  i11 %tmp_218, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_36"/></StgValue>
</operation>

<operation id="3512" st_id="245" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2312" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:441 %icmp_ln63_37 = icmp_eq  i52 %trunc_ln63_18, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_37"/></StgValue>
</operation>

<operation id="3513" st_id="245" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:442 %or_ln63_49 = or i1 %icmp_ln63_37, i1 %icmp_ln63_36

]]></Node>
<StgValue><ssdm name="or_ln63_49"/></StgValue>
</operation>

<operation id="3514" st_id="245" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2314" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:443 %icmp_ln63_38 = icmp_ne  i11 %tmp_219, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_38"/></StgValue>
</operation>

<operation id="3515" st_id="245" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:444 %icmp_ln63_39 = icmp_eq  i52 %trunc_ln63_19, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_39"/></StgValue>
</operation>

<operation id="3516" st_id="245" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:445 %or_ln63_50 = or i1 %icmp_ln63_39, i1 %icmp_ln63_38

]]></Node>
<StgValue><ssdm name="or_ln63_50"/></StgValue>
</operation>

<operation id="3517" st_id="245" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:446 %and_ln63_18 = and i1 %or_ln63_49, i1 %or_ln63_50

]]></Node>
<StgValue><ssdm name="and_ln63_18"/></StgValue>
</operation>

<operation id="3518" st_id="245" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2318" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:447 %tmp_220 = fcmp_olt  i64 %p_3_9, i64 %select_ln63_14

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="3519" st_id="245" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:448 %and_ln63_19 = and i1 %and_ln63_18, i1 %tmp_220

]]></Node>
<StgValue><ssdm name="and_ln63_19"/></StgValue>
</operation>

<operation id="3520" st_id="245" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2320" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:449 %select_ln63_17 = select i1 %and_ln63_19, i64 %p_3_9, i64 %select_ln63_14

]]></Node>
<StgValue><ssdm name="select_ln63_17"/></StgValue>
</operation>

<operation id="3521" st_id="245" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:702 %p_3_19 = dadd i64 %llike_load_87, i64 %bitcast_ln62_20

]]></Node>
<StgValue><ssdm name="p_3_19"/></StgValue>
</operation>

<operation id="3522" st_id="245" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:728 %p_3_20 = dadd i64 %llike_load_88, i64 %bitcast_ln62_21

]]></Node>
<StgValue><ssdm name="p_3_20"/></StgValue>
</operation>

<operation id="3523" st_id="245" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2622" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:751 %p_3_21 = dadd i64 %llike_load_89, i64 %bitcast_ln62_22

]]></Node>
<StgValue><ssdm name="p_3_21"/></StgValue>
</operation>

<operation id="3524" st_id="245" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2648" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:777 %p_3_22 = dadd i64 %llike_load_90, i64 %bitcast_ln62_23

]]></Node>
<StgValue><ssdm name="p_3_22"/></StgValue>
</operation>

<operation id="3525" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2670" bw="64" op_0_bw="64">
<![CDATA[
.split2:799 %bitcast_ln62_24 = bitcast i64 %transition_load_89

]]></Node>
<StgValue><ssdm name="bitcast_ln62_24"/></StgValue>
</operation>

<operation id="3526" st_id="245" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2671" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:800 %p_3_23 = dadd i64 %llike_load_91, i64 %bitcast_ln62_24

]]></Node>
<StgValue><ssdm name="p_3_23"/></StgValue>
</operation>

<operation id="3527" st_id="245" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2691" bw="64" op_0_bw="14">
<![CDATA[
.split2:820 %llike_load_92 = load i14 %llike_addr_94

]]></Node>
<StgValue><ssdm name="llike_load_92"/></StgValue>
</operation>

<operation id="3528" st_id="245" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2695" bw="64" op_0_bw="12">
<![CDATA[
.split2:824 %transition_load_90 = load i12 %transition_addr_90

]]></Node>
<StgValue><ssdm name="transition_load_90"/></StgValue>
</operation>

<operation id="3529" st_id="245" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2714" bw="64" op_0_bw="14">
<![CDATA[
.split2:843 %llike_load_93 = load i14 %llike_addr_95

]]></Node>
<StgValue><ssdm name="llike_load_93"/></StgValue>
</operation>

<operation id="3530" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2715" bw="11" op_0_bw="10">
<![CDATA[
.split2:844 %sext_ln62_4 = sext i10 %add_ln62_8

]]></Node>
<StgValue><ssdm name="sext_ln62_4"/></StgValue>
</operation>

<operation id="3531" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2716" bw="64" op_0_bw="11">
<![CDATA[
.split2:845 %zext_ln62_49 = zext i11 %sext_ln62_4

]]></Node>
<StgValue><ssdm name="zext_ln62_49"/></StgValue>
</operation>

<operation id="3532" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2717" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:846 %transition_addr_91 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_49

]]></Node>
<StgValue><ssdm name="transition_addr_91"/></StgValue>
</operation>

<operation id="3533" st_id="245" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2718" bw="64" op_0_bw="12">
<![CDATA[
.split2:847 %transition_load_91 = load i12 %transition_addr_91

]]></Node>
<StgValue><ssdm name="transition_load_91"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="3534" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:86 %or_ln62_33 = or i15 %tmp_382, i15 28

]]></Node>
<StgValue><ssdm name="or_ln62_33"/></StgValue>
</operation>

<operation id="3535" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:87 %tmp_411 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_33

]]></Node>
<StgValue><ssdm name="tmp_411"/></StgValue>
</operation>

<operation id="3536" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:88 %llike_addr_96 = getelementptr i64 %llike, i64 0, i64 %tmp_411

]]></Node>
<StgValue><ssdm name="llike_addr_96"/></StgValue>
</operation>

<operation id="3537" st_id="246" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2341" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:470 %tmp_223 = fcmp_olt  i64 %p_3_s, i64 %select_ln63_17

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="3538" st_id="246" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:728 %p_3_20 = dadd i64 %llike_load_88, i64 %bitcast_ln62_21

]]></Node>
<StgValue><ssdm name="p_3_20"/></StgValue>
</operation>

<operation id="3539" st_id="246" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2622" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:751 %p_3_21 = dadd i64 %llike_load_89, i64 %bitcast_ln62_22

]]></Node>
<StgValue><ssdm name="p_3_21"/></StgValue>
</operation>

<operation id="3540" st_id="246" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2648" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:777 %p_3_22 = dadd i64 %llike_load_90, i64 %bitcast_ln62_23

]]></Node>
<StgValue><ssdm name="p_3_22"/></StgValue>
</operation>

<operation id="3541" st_id="246" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2671" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:800 %p_3_23 = dadd i64 %llike_load_91, i64 %bitcast_ln62_24

]]></Node>
<StgValue><ssdm name="p_3_23"/></StgValue>
</operation>

<operation id="3542" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2696" bw="64" op_0_bw="64">
<![CDATA[
.split2:825 %bitcast_ln62_25 = bitcast i64 %transition_load_90

]]></Node>
<StgValue><ssdm name="bitcast_ln62_25"/></StgValue>
</operation>

<operation id="3543" st_id="246" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2697" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:826 %p_3_24 = dadd i64 %llike_load_92, i64 %bitcast_ln62_25

]]></Node>
<StgValue><ssdm name="p_3_24"/></StgValue>
</operation>

<operation id="3544" st_id="246" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2714" bw="64" op_0_bw="14">
<![CDATA[
.split2:843 %llike_load_93 = load i14 %llike_addr_95

]]></Node>
<StgValue><ssdm name="llike_load_93"/></StgValue>
</operation>

<operation id="3545" st_id="246" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2718" bw="64" op_0_bw="12">
<![CDATA[
.split2:847 %transition_load_91 = load i12 %transition_addr_91

]]></Node>
<StgValue><ssdm name="transition_load_91"/></StgValue>
</operation>

<operation id="3546" st_id="246" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2740" bw="64" op_0_bw="14">
<![CDATA[
.split2:869 %llike_load_94 = load i14 %llike_addr_96

]]></Node>
<StgValue><ssdm name="llike_load_94"/></StgValue>
</operation>

<operation id="3547" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2741" bw="11" op_0_bw="9">
<![CDATA[
.split2:870 %sext_ln62_5 = sext i9 %or_ln1

]]></Node>
<StgValue><ssdm name="sext_ln62_5"/></StgValue>
</operation>

<operation id="3548" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2742" bw="64" op_0_bw="11">
<![CDATA[
.split2:871 %zext_ln62_50 = zext i11 %sext_ln62_5

]]></Node>
<StgValue><ssdm name="zext_ln62_50"/></StgValue>
</operation>

<operation id="3549" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2743" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:872 %transition_addr_92 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_50

]]></Node>
<StgValue><ssdm name="transition_addr_92"/></StgValue>
</operation>

<operation id="3550" st_id="246" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2744" bw="64" op_0_bw="12">
<![CDATA[
.split2:873 %transition_load_92 = load i12 %transition_addr_92

]]></Node>
<StgValue><ssdm name="transition_load_92"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="3551" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:89 %or_ln62_34 = or i15 %tmp_382, i15 29

]]></Node>
<StgValue><ssdm name="or_ln62_34"/></StgValue>
</operation>

<operation id="3552" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:90 %tmp_412 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_34

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="3553" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:91 %llike_addr_97 = getelementptr i64 %llike, i64 0, i64 %tmp_412

]]></Node>
<StgValue><ssdm name="llike_addr_97"/></StgValue>
</operation>

<operation id="3554" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="12" op_0_bw="8">
<![CDATA[
.split2:196 %zext_ln60 = zext i8 %empty_27

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="3555" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="64" op_0_bw="64">
<![CDATA[
.split2:457 %bitcast_ln63_20 = bitcast i64 %p_3_s

]]></Node>
<StgValue><ssdm name="bitcast_ln63_20"/></StgValue>
</operation>

<operation id="3556" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2329" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:458 %tmp_221 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_20, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="3557" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="52" op_0_bw="64">
<![CDATA[
.split2:459 %trunc_ln63_20 = trunc i64 %bitcast_ln63_20

]]></Node>
<StgValue><ssdm name="trunc_ln63_20"/></StgValue>
</operation>

<operation id="3558" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2331" bw="64" op_0_bw="64">
<![CDATA[
.split2:460 %bitcast_ln63_21 = bitcast i64 %select_ln63_17

]]></Node>
<StgValue><ssdm name="bitcast_ln63_21"/></StgValue>
</operation>

<operation id="3559" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2332" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:461 %tmp_222 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_21, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="3560" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2333" bw="52" op_0_bw="64">
<![CDATA[
.split2:462 %trunc_ln63_21 = trunc i64 %bitcast_ln63_21

]]></Node>
<StgValue><ssdm name="trunc_ln63_21"/></StgValue>
</operation>

<operation id="3561" st_id="247" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2334" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:463 %icmp_ln63_40 = icmp_ne  i11 %tmp_221, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_40"/></StgValue>
</operation>

<operation id="3562" st_id="247" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:464 %icmp_ln63_41 = icmp_eq  i52 %trunc_ln63_20, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_41"/></StgValue>
</operation>

<operation id="3563" st_id="247" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:465 %or_ln63_51 = or i1 %icmp_ln63_41, i1 %icmp_ln63_40

]]></Node>
<StgValue><ssdm name="or_ln63_51"/></StgValue>
</operation>

<operation id="3564" st_id="247" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2337" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:466 %icmp_ln63_42 = icmp_ne  i11 %tmp_222, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_42"/></StgValue>
</operation>

<operation id="3565" st_id="247" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2338" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:467 %icmp_ln63_43 = icmp_eq  i52 %trunc_ln63_21, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_43"/></StgValue>
</operation>

<operation id="3566" st_id="247" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:468 %or_ln63_52 = or i1 %icmp_ln63_43, i1 %icmp_ln63_42

]]></Node>
<StgValue><ssdm name="or_ln63_52"/></StgValue>
</operation>

<operation id="3567" st_id="247" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:469 %and_ln63_20 = and i1 %or_ln63_51, i1 %or_ln63_52

]]></Node>
<StgValue><ssdm name="and_ln63_20"/></StgValue>
</operation>

<operation id="3568" st_id="247" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2341" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:470 %tmp_223 = fcmp_olt  i64 %p_3_s, i64 %select_ln63_17

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="3569" st_id="247" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:471 %and_ln63_21 = and i1 %and_ln63_20, i1 %tmp_223

]]></Node>
<StgValue><ssdm name="and_ln63_21"/></StgValue>
</operation>

<operation id="3570" st_id="247" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:472 %select_ln63_18 = select i1 %and_ln63_21, i64 %p_3_s, i64 %select_ln63_17

]]></Node>
<StgValue><ssdm name="select_ln63_18"/></StgValue>
</operation>

<operation id="3571" st_id="247" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2344" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split2:473 %select_ln63_19 = select i1 %and_ln63_21, i4 11, i4 10

]]></Node>
<StgValue><ssdm name="select_ln63_19"/></StgValue>
</operation>

<operation id="3572" st_id="247" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:474 %or_ln63_4 = or i1 %and_ln63_21, i1 %and_ln63_19

]]></Node>
<StgValue><ssdm name="or_ln63_4"/></StgValue>
</operation>

<operation id="3573" st_id="247" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2346" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split2:475 %select_ln63_20 = select i1 %or_ln63_4, i4 %select_ln63_19, i4 %select_ln63_16

]]></Node>
<StgValue><ssdm name="select_ln63_20"/></StgValue>
</operation>

<operation id="3574" st_id="247" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2622" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:751 %p_3_21 = dadd i64 %llike_load_89, i64 %bitcast_ln62_22

]]></Node>
<StgValue><ssdm name="p_3_21"/></StgValue>
</operation>

<operation id="3575" st_id="247" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2648" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:777 %p_3_22 = dadd i64 %llike_load_90, i64 %bitcast_ln62_23

]]></Node>
<StgValue><ssdm name="p_3_22"/></StgValue>
</operation>

<operation id="3576" st_id="247" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2671" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:800 %p_3_23 = dadd i64 %llike_load_91, i64 %bitcast_ln62_24

]]></Node>
<StgValue><ssdm name="p_3_23"/></StgValue>
</operation>

<operation id="3577" st_id="247" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2697" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:826 %p_3_24 = dadd i64 %llike_load_92, i64 %bitcast_ln62_25

]]></Node>
<StgValue><ssdm name="p_3_24"/></StgValue>
</operation>

<operation id="3578" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2719" bw="64" op_0_bw="64">
<![CDATA[
.split2:848 %bitcast_ln62_26 = bitcast i64 %transition_load_91

]]></Node>
<StgValue><ssdm name="bitcast_ln62_26"/></StgValue>
</operation>

<operation id="3579" st_id="247" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2720" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:849 %p_3_25 = dadd i64 %llike_load_93, i64 %bitcast_ln62_26

]]></Node>
<StgValue><ssdm name="p_3_25"/></StgValue>
</operation>

<operation id="3580" st_id="247" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2740" bw="64" op_0_bw="14">
<![CDATA[
.split2:869 %llike_load_94 = load i14 %llike_addr_96

]]></Node>
<StgValue><ssdm name="llike_load_94"/></StgValue>
</operation>

<operation id="3581" st_id="247" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2744" bw="64" op_0_bw="12">
<![CDATA[
.split2:873 %transition_load_92 = load i12 %transition_addr_92

]]></Node>
<StgValue><ssdm name="transition_load_92"/></StgValue>
</operation>

<operation id="3582" st_id="247" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2763" bw="64" op_0_bw="14">
<![CDATA[
.split2:892 %llike_load_95 = load i14 %llike_addr_97

]]></Node>
<StgValue><ssdm name="llike_load_95"/></StgValue>
</operation>

<operation id="3583" st_id="247" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2764" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split2:893 %add_ln62_18 = add i12 %zext_ln60, i12 1856

]]></Node>
<StgValue><ssdm name="add_ln62_18"/></StgValue>
</operation>

<operation id="3584" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2765" bw="64" op_0_bw="12">
<![CDATA[
.split2:894 %zext_ln62_28 = zext i12 %add_ln62_18

]]></Node>
<StgValue><ssdm name="zext_ln62_28"/></StgValue>
</operation>

<operation id="3585" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2766" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:895 %transition_addr_93 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_28

]]></Node>
<StgValue><ssdm name="transition_addr_93"/></StgValue>
</operation>

<operation id="3586" st_id="247" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2767" bw="64" op_0_bw="12">
<![CDATA[
.split2:896 %transition_load_93 = load i12 %transition_addr_93

]]></Node>
<StgValue><ssdm name="transition_load_93"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="3587" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:92 %or_ln62_35 = or i15 %tmp_382, i15 30

]]></Node>
<StgValue><ssdm name="or_ln62_35"/></StgValue>
</operation>

<operation id="3588" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:93 %tmp_413 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_35

]]></Node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>

<operation id="3589" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:94 %llike_addr_98 = getelementptr i64 %llike, i64 0, i64 %tmp_413

]]></Node>
<StgValue><ssdm name="llike_addr_98"/></StgValue>
</operation>

<operation id="3590" st_id="248" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:496 %tmp_226 = fcmp_olt  i64 %p_3_10, i64 %select_ln63_18

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="3591" st_id="248" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2648" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:777 %p_3_22 = dadd i64 %llike_load_90, i64 %bitcast_ln62_23

]]></Node>
<StgValue><ssdm name="p_3_22"/></StgValue>
</operation>

<operation id="3592" st_id="248" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2671" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:800 %p_3_23 = dadd i64 %llike_load_91, i64 %bitcast_ln62_24

]]></Node>
<StgValue><ssdm name="p_3_23"/></StgValue>
</operation>

<operation id="3593" st_id="248" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2697" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:826 %p_3_24 = dadd i64 %llike_load_92, i64 %bitcast_ln62_25

]]></Node>
<StgValue><ssdm name="p_3_24"/></StgValue>
</operation>

<operation id="3594" st_id="248" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2720" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:849 %p_3_25 = dadd i64 %llike_load_93, i64 %bitcast_ln62_26

]]></Node>
<StgValue><ssdm name="p_3_25"/></StgValue>
</operation>

<operation id="3595" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2745" bw="64" op_0_bw="64">
<![CDATA[
.split2:874 %bitcast_ln62_27 = bitcast i64 %transition_load_92

]]></Node>
<StgValue><ssdm name="bitcast_ln62_27"/></StgValue>
</operation>

<operation id="3596" st_id="248" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2746" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:875 %p_3_26 = dadd i64 %llike_load_94, i64 %bitcast_ln62_27

]]></Node>
<StgValue><ssdm name="p_3_26"/></StgValue>
</operation>

<operation id="3597" st_id="248" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2763" bw="64" op_0_bw="14">
<![CDATA[
.split2:892 %llike_load_95 = load i14 %llike_addr_97

]]></Node>
<StgValue><ssdm name="llike_load_95"/></StgValue>
</operation>

<operation id="3598" st_id="248" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2767" bw="64" op_0_bw="12">
<![CDATA[
.split2:896 %transition_load_93 = load i12 %transition_addr_93

]]></Node>
<StgValue><ssdm name="transition_load_93"/></StgValue>
</operation>

<operation id="3599" st_id="248" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2789" bw="64" op_0_bw="14">
<![CDATA[
.split2:918 %llike_load_96 = load i14 %llike_addr_98

]]></Node>
<StgValue><ssdm name="llike_load_96"/></StgValue>
</operation>

<operation id="3600" st_id="248" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2790" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split2:919 %add_ln62_19 = add i12 %zext_ln60, i12 1920

]]></Node>
<StgValue><ssdm name="add_ln62_19"/></StgValue>
</operation>

<operation id="3601" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2791" bw="64" op_0_bw="12">
<![CDATA[
.split2:920 %zext_ln62_29 = zext i12 %add_ln62_19

]]></Node>
<StgValue><ssdm name="zext_ln62_29"/></StgValue>
</operation>

<operation id="3602" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2792" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:921 %transition_addr_94 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_29

]]></Node>
<StgValue><ssdm name="transition_addr_94"/></StgValue>
</operation>

<operation id="3603" st_id="248" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2793" bw="64" op_0_bw="12">
<![CDATA[
.split2:922 %transition_load_94 = load i12 %transition_addr_94

]]></Node>
<StgValue><ssdm name="transition_load_94"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="3604" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:95 %or_ln62_36 = or i15 %tmp_382, i15 31

]]></Node>
<StgValue><ssdm name="or_ln62_36"/></StgValue>
</operation>

<operation id="3605" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:96 %tmp_414 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_36

]]></Node>
<StgValue><ssdm name="tmp_414"/></StgValue>
</operation>

<operation id="3606" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:97 %llike_addr_99 = getelementptr i64 %llike, i64 0, i64 %tmp_414

]]></Node>
<StgValue><ssdm name="llike_addr_99"/></StgValue>
</operation>

<operation id="3607" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2354" bw="64" op_0_bw="64">
<![CDATA[
.split2:483 %bitcast_ln63_22 = bitcast i64 %p_3_10

]]></Node>
<StgValue><ssdm name="bitcast_ln63_22"/></StgValue>
</operation>

<operation id="3608" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2355" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:484 %tmp_224 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_22, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="3609" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2356" bw="52" op_0_bw="64">
<![CDATA[
.split2:485 %trunc_ln63_22 = trunc i64 %bitcast_ln63_22

]]></Node>
<StgValue><ssdm name="trunc_ln63_22"/></StgValue>
</operation>

<operation id="3610" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2357" bw="64" op_0_bw="64">
<![CDATA[
.split2:486 %bitcast_ln63_23 = bitcast i64 %select_ln63_18

]]></Node>
<StgValue><ssdm name="bitcast_ln63_23"/></StgValue>
</operation>

<operation id="3611" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2358" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:487 %tmp_225 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_23, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="3612" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2359" bw="52" op_0_bw="64">
<![CDATA[
.split2:488 %trunc_ln63_23 = trunc i64 %bitcast_ln63_23

]]></Node>
<StgValue><ssdm name="trunc_ln63_23"/></StgValue>
</operation>

<operation id="3613" st_id="249" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2360" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:489 %icmp_ln63_44 = icmp_ne  i11 %tmp_224, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_44"/></StgValue>
</operation>

<operation id="3614" st_id="249" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2361" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:490 %icmp_ln63_45 = icmp_eq  i52 %trunc_ln63_22, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_45"/></StgValue>
</operation>

<operation id="3615" st_id="249" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:491 %or_ln63_53 = or i1 %icmp_ln63_45, i1 %icmp_ln63_44

]]></Node>
<StgValue><ssdm name="or_ln63_53"/></StgValue>
</operation>

<operation id="3616" st_id="249" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2363" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:492 %icmp_ln63_46 = icmp_ne  i11 %tmp_225, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_46"/></StgValue>
</operation>

<operation id="3617" st_id="249" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2364" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:493 %icmp_ln63_47 = icmp_eq  i52 %trunc_ln63_23, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_47"/></StgValue>
</operation>

<operation id="3618" st_id="249" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:494 %or_ln63_54 = or i1 %icmp_ln63_47, i1 %icmp_ln63_46

]]></Node>
<StgValue><ssdm name="or_ln63_54"/></StgValue>
</operation>

<operation id="3619" st_id="249" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:495 %and_ln63_22 = and i1 %or_ln63_53, i1 %or_ln63_54

]]></Node>
<StgValue><ssdm name="and_ln63_22"/></StgValue>
</operation>

<operation id="3620" st_id="249" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:496 %tmp_226 = fcmp_olt  i64 %p_3_10, i64 %select_ln63_18

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="3621" st_id="249" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:497 %and_ln63_23 = and i1 %and_ln63_22, i1 %tmp_226

]]></Node>
<StgValue><ssdm name="and_ln63_23"/></StgValue>
</operation>

<operation id="3622" st_id="249" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2369" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:498 %select_ln63_21 = select i1 %and_ln63_23, i64 %p_3_10, i64 %select_ln63_18

]]></Node>
<StgValue><ssdm name="select_ln63_21"/></StgValue>
</operation>

<operation id="3623" st_id="249" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2671" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:800 %p_3_23 = dadd i64 %llike_load_91, i64 %bitcast_ln62_24

]]></Node>
<StgValue><ssdm name="p_3_23"/></StgValue>
</operation>

<operation id="3624" st_id="249" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2697" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:826 %p_3_24 = dadd i64 %llike_load_92, i64 %bitcast_ln62_25

]]></Node>
<StgValue><ssdm name="p_3_24"/></StgValue>
</operation>

<operation id="3625" st_id="249" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2720" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:849 %p_3_25 = dadd i64 %llike_load_93, i64 %bitcast_ln62_26

]]></Node>
<StgValue><ssdm name="p_3_25"/></StgValue>
</operation>

<operation id="3626" st_id="249" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2746" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:875 %p_3_26 = dadd i64 %llike_load_94, i64 %bitcast_ln62_27

]]></Node>
<StgValue><ssdm name="p_3_26"/></StgValue>
</operation>

<operation id="3627" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2768" bw="64" op_0_bw="64">
<![CDATA[
.split2:897 %bitcast_ln62_28 = bitcast i64 %transition_load_93

]]></Node>
<StgValue><ssdm name="bitcast_ln62_28"/></StgValue>
</operation>

<operation id="3628" st_id="249" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2769" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:898 %p_3_27 = dadd i64 %llike_load_95, i64 %bitcast_ln62_28

]]></Node>
<StgValue><ssdm name="p_3_27"/></StgValue>
</operation>

<operation id="3629" st_id="249" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2789" bw="64" op_0_bw="14">
<![CDATA[
.split2:918 %llike_load_96 = load i14 %llike_addr_98

]]></Node>
<StgValue><ssdm name="llike_load_96"/></StgValue>
</operation>

<operation id="3630" st_id="249" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2793" bw="64" op_0_bw="12">
<![CDATA[
.split2:922 %transition_load_94 = load i12 %transition_addr_94

]]></Node>
<StgValue><ssdm name="transition_load_94"/></StgValue>
</operation>

<operation id="3631" st_id="249" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2812" bw="64" op_0_bw="14">
<![CDATA[
.split2:941 %llike_load_97 = load i14 %llike_addr_99

]]></Node>
<StgValue><ssdm name="llike_load_97"/></StgValue>
</operation>

<operation id="3632" st_id="249" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2813" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split2:942 %add_ln62_20 = add i12 %zext_ln60, i12 1984

]]></Node>
<StgValue><ssdm name="add_ln62_20"/></StgValue>
</operation>

<operation id="3633" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2814" bw="64" op_0_bw="12">
<![CDATA[
.split2:943 %zext_ln62_30 = zext i12 %add_ln62_20

]]></Node>
<StgValue><ssdm name="zext_ln62_30"/></StgValue>
</operation>

<operation id="3634" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2815" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:944 %transition_addr_95 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_30

]]></Node>
<StgValue><ssdm name="transition_addr_95"/></StgValue>
</operation>

<operation id="3635" st_id="249" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2816" bw="64" op_0_bw="12">
<![CDATA[
.split2:945 %transition_load_95 = load i12 %transition_addr_95

]]></Node>
<StgValue><ssdm name="transition_load_95"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="3636" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:98 %or_ln62_37 = or i15 %tmp_382, i15 32

]]></Node>
<StgValue><ssdm name="or_ln62_37"/></StgValue>
</operation>

<operation id="3637" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:99 %tmp_415 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_37

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="3638" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:100 %llike_addr_100 = getelementptr i64 %llike, i64 0, i64 %tmp_415

]]></Node>
<StgValue><ssdm name="llike_addr_100"/></StgValue>
</operation>

<operation id="3639" st_id="250" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2390" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:519 %tmp_229 = fcmp_olt  i64 %p_3_11, i64 %select_ln63_21

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="3640" st_id="250" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2697" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:826 %p_3_24 = dadd i64 %llike_load_92, i64 %bitcast_ln62_25

]]></Node>
<StgValue><ssdm name="p_3_24"/></StgValue>
</operation>

<operation id="3641" st_id="250" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2720" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:849 %p_3_25 = dadd i64 %llike_load_93, i64 %bitcast_ln62_26

]]></Node>
<StgValue><ssdm name="p_3_25"/></StgValue>
</operation>

<operation id="3642" st_id="250" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2746" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:875 %p_3_26 = dadd i64 %llike_load_94, i64 %bitcast_ln62_27

]]></Node>
<StgValue><ssdm name="p_3_26"/></StgValue>
</operation>

<operation id="3643" st_id="250" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2769" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:898 %p_3_27 = dadd i64 %llike_load_95, i64 %bitcast_ln62_28

]]></Node>
<StgValue><ssdm name="p_3_27"/></StgValue>
</operation>

<operation id="3644" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2794" bw="64" op_0_bw="64">
<![CDATA[
.split2:923 %bitcast_ln62_29 = bitcast i64 %transition_load_94

]]></Node>
<StgValue><ssdm name="bitcast_ln62_29"/></StgValue>
</operation>

<operation id="3645" st_id="250" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2795" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:924 %p_3_28 = dadd i64 %llike_load_96, i64 %bitcast_ln62_29

]]></Node>
<StgValue><ssdm name="p_3_28"/></StgValue>
</operation>

<operation id="3646" st_id="250" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2812" bw="64" op_0_bw="14">
<![CDATA[
.split2:941 %llike_load_97 = load i14 %llike_addr_99

]]></Node>
<StgValue><ssdm name="llike_load_97"/></StgValue>
</operation>

<operation id="3647" st_id="250" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2816" bw="64" op_0_bw="12">
<![CDATA[
.split2:945 %transition_load_95 = load i12 %transition_addr_95

]]></Node>
<StgValue><ssdm name="transition_load_95"/></StgValue>
</operation>

<operation id="3648" st_id="250" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2839" bw="64" op_0_bw="14">
<![CDATA[
.split2:968 %llike_load_98 = load i14 %llike_addr_100

]]></Node>
<StgValue><ssdm name="llike_load_98"/></StgValue>
</operation>

<operation id="3649" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2840" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
.split2:969 %or_ln62_7 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 8, i8 %empty_27

]]></Node>
<StgValue><ssdm name="or_ln62_7"/></StgValue>
</operation>

<operation id="3650" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2841" bw="64" op_0_bw="12">
<![CDATA[
.split2:970 %zext_ln62_31 = zext i12 %or_ln62_7

]]></Node>
<StgValue><ssdm name="zext_ln62_31"/></StgValue>
</operation>

<operation id="3651" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2842" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:971 %transition_addr_96 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_31

]]></Node>
<StgValue><ssdm name="transition_addr_96"/></StgValue>
</operation>

<operation id="3652" st_id="250" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2843" bw="64" op_0_bw="12">
<![CDATA[
.split2:972 %transition_load_96 = load i12 %transition_addr_96

]]></Node>
<StgValue><ssdm name="transition_load_96"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="3653" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:101 %or_ln62_38 = or i15 %tmp_382, i15 33

]]></Node>
<StgValue><ssdm name="or_ln62_38"/></StgValue>
</operation>

<operation id="3654" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:102 %tmp_416 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_38

]]></Node>
<StgValue><ssdm name="tmp_416"/></StgValue>
</operation>

<operation id="3655" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:103 %llike_addr_101 = getelementptr i64 %llike, i64 0, i64 %tmp_416

]]></Node>
<StgValue><ssdm name="llike_addr_101"/></StgValue>
</operation>

<operation id="3656" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2377" bw="64" op_0_bw="64">
<![CDATA[
.split2:506 %bitcast_ln63_24 = bitcast i64 %p_3_11

]]></Node>
<StgValue><ssdm name="bitcast_ln63_24"/></StgValue>
</operation>

<operation id="3657" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2378" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:507 %tmp_227 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_24, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="3658" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2379" bw="52" op_0_bw="64">
<![CDATA[
.split2:508 %trunc_ln63_24 = trunc i64 %bitcast_ln63_24

]]></Node>
<StgValue><ssdm name="trunc_ln63_24"/></StgValue>
</operation>

<operation id="3659" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="64" op_0_bw="64">
<![CDATA[
.split2:509 %bitcast_ln63_25 = bitcast i64 %select_ln63_21

]]></Node>
<StgValue><ssdm name="bitcast_ln63_25"/></StgValue>
</operation>

<operation id="3660" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2381" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:510 %tmp_228 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_25, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="3661" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2382" bw="52" op_0_bw="64">
<![CDATA[
.split2:511 %trunc_ln63_25 = trunc i64 %bitcast_ln63_25

]]></Node>
<StgValue><ssdm name="trunc_ln63_25"/></StgValue>
</operation>

<operation id="3662" st_id="251" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2383" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:512 %icmp_ln63_48 = icmp_ne  i11 %tmp_227, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_48"/></StgValue>
</operation>

<operation id="3663" st_id="251" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2384" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:513 %icmp_ln63_49 = icmp_eq  i52 %trunc_ln63_24, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_49"/></StgValue>
</operation>

<operation id="3664" st_id="251" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:514 %or_ln63_55 = or i1 %icmp_ln63_49, i1 %icmp_ln63_48

]]></Node>
<StgValue><ssdm name="or_ln63_55"/></StgValue>
</operation>

<operation id="3665" st_id="251" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2386" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:515 %icmp_ln63_50 = icmp_ne  i11 %tmp_228, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_50"/></StgValue>
</operation>

<operation id="3666" st_id="251" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2387" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:516 %icmp_ln63_51 = icmp_eq  i52 %trunc_ln63_25, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_51"/></StgValue>
</operation>

<operation id="3667" st_id="251" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:517 %or_ln63_56 = or i1 %icmp_ln63_51, i1 %icmp_ln63_50

]]></Node>
<StgValue><ssdm name="or_ln63_56"/></StgValue>
</operation>

<operation id="3668" st_id="251" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:518 %and_ln63_24 = and i1 %or_ln63_55, i1 %or_ln63_56

]]></Node>
<StgValue><ssdm name="and_ln63_24"/></StgValue>
</operation>

<operation id="3669" st_id="251" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2390" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:519 %tmp_229 = fcmp_olt  i64 %p_3_11, i64 %select_ln63_21

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="3670" st_id="251" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:520 %and_ln63_25 = and i1 %and_ln63_24, i1 %tmp_229

]]></Node>
<StgValue><ssdm name="and_ln63_25"/></StgValue>
</operation>

<operation id="3671" st_id="251" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2392" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:521 %select_ln63_22 = select i1 %and_ln63_25, i64 %p_3_11, i64 %select_ln63_21

]]></Node>
<StgValue><ssdm name="select_ln63_22"/></StgValue>
</operation>

<operation id="3672" st_id="251" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2393" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split2:522 %select_ln63_23 = select i1 %and_ln63_25, i4 13, i4 12

]]></Node>
<StgValue><ssdm name="select_ln63_23"/></StgValue>
</operation>

<operation id="3673" st_id="251" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:523 %or_ln63_5 = or i1 %and_ln63_25, i1 %and_ln63_23

]]></Node>
<StgValue><ssdm name="or_ln63_5"/></StgValue>
</operation>

<operation id="3674" st_id="251" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2395" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split2:524 %select_ln63_24 = select i1 %or_ln63_5, i4 %select_ln63_23, i4 %select_ln63_20

]]></Node>
<StgValue><ssdm name="select_ln63_24"/></StgValue>
</operation>

<operation id="3675" st_id="251" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2720" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:849 %p_3_25 = dadd i64 %llike_load_93, i64 %bitcast_ln62_26

]]></Node>
<StgValue><ssdm name="p_3_25"/></StgValue>
</operation>

<operation id="3676" st_id="251" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2746" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:875 %p_3_26 = dadd i64 %llike_load_94, i64 %bitcast_ln62_27

]]></Node>
<StgValue><ssdm name="p_3_26"/></StgValue>
</operation>

<operation id="3677" st_id="251" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2769" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:898 %p_3_27 = dadd i64 %llike_load_95, i64 %bitcast_ln62_28

]]></Node>
<StgValue><ssdm name="p_3_27"/></StgValue>
</operation>

<operation id="3678" st_id="251" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2795" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:924 %p_3_28 = dadd i64 %llike_load_96, i64 %bitcast_ln62_29

]]></Node>
<StgValue><ssdm name="p_3_28"/></StgValue>
</operation>

<operation id="3679" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2817" bw="64" op_0_bw="64">
<![CDATA[
.split2:946 %bitcast_ln62_30 = bitcast i64 %transition_load_95

]]></Node>
<StgValue><ssdm name="bitcast_ln62_30"/></StgValue>
</operation>

<operation id="3680" st_id="251" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2818" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:947 %p_3_29 = dadd i64 %llike_load_97, i64 %bitcast_ln62_30

]]></Node>
<StgValue><ssdm name="p_3_29"/></StgValue>
</operation>

<operation id="3681" st_id="251" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2839" bw="64" op_0_bw="14">
<![CDATA[
.split2:968 %llike_load_98 = load i14 %llike_addr_100

]]></Node>
<StgValue><ssdm name="llike_load_98"/></StgValue>
</operation>

<operation id="3682" st_id="251" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2843" bw="64" op_0_bw="12">
<![CDATA[
.split2:972 %transition_load_96 = load i12 %transition_addr_96

]]></Node>
<StgValue><ssdm name="transition_load_96"/></StgValue>
</operation>

<operation id="3683" st_id="251" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2862" bw="64" op_0_bw="14">
<![CDATA[
.split2:991 %llike_load_99 = load i14 %llike_addr_101

]]></Node>
<StgValue><ssdm name="llike_load_99"/></StgValue>
</operation>

<operation id="3684" st_id="251" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2863" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split2:992 %add_ln62_21 = add i12 %zext_ln60, i12 2112

]]></Node>
<StgValue><ssdm name="add_ln62_21"/></StgValue>
</operation>

<operation id="3685" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2864" bw="64" op_0_bw="12">
<![CDATA[
.split2:993 %zext_ln62_32 = zext i12 %add_ln62_21

]]></Node>
<StgValue><ssdm name="zext_ln62_32"/></StgValue>
</operation>

<operation id="3686" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2865" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:994 %transition_addr_97 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_32

]]></Node>
<StgValue><ssdm name="transition_addr_97"/></StgValue>
</operation>

<operation id="3687" st_id="251" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2866" bw="64" op_0_bw="12">
<![CDATA[
.split2:995 %transition_load_97 = load i12 %transition_addr_97

]]></Node>
<StgValue><ssdm name="transition_load_97"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="3688" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:104 %or_ln62_39 = or i15 %tmp_382, i15 34

]]></Node>
<StgValue><ssdm name="or_ln62_39"/></StgValue>
</operation>

<operation id="3689" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:105 %tmp_417 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_39

]]></Node>
<StgValue><ssdm name="tmp_417"/></StgValue>
</operation>

<operation id="3690" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:106 %llike_addr_102 = getelementptr i64 %llike, i64 0, i64 %tmp_417

]]></Node>
<StgValue><ssdm name="llike_addr_102"/></StgValue>
</operation>

<operation id="3691" st_id="252" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2416" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:545 %tmp_232 = fcmp_olt  i64 %p_3_12, i64 %select_ln63_22

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="3692" st_id="252" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2746" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:875 %p_3_26 = dadd i64 %llike_load_94, i64 %bitcast_ln62_27

]]></Node>
<StgValue><ssdm name="p_3_26"/></StgValue>
</operation>

<operation id="3693" st_id="252" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2769" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:898 %p_3_27 = dadd i64 %llike_load_95, i64 %bitcast_ln62_28

]]></Node>
<StgValue><ssdm name="p_3_27"/></StgValue>
</operation>

<operation id="3694" st_id="252" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2795" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:924 %p_3_28 = dadd i64 %llike_load_96, i64 %bitcast_ln62_29

]]></Node>
<StgValue><ssdm name="p_3_28"/></StgValue>
</operation>

<operation id="3695" st_id="252" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2818" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:947 %p_3_29 = dadd i64 %llike_load_97, i64 %bitcast_ln62_30

]]></Node>
<StgValue><ssdm name="p_3_29"/></StgValue>
</operation>

<operation id="3696" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2844" bw="64" op_0_bw="64">
<![CDATA[
.split2:973 %bitcast_ln62_31 = bitcast i64 %transition_load_96

]]></Node>
<StgValue><ssdm name="bitcast_ln62_31"/></StgValue>
</operation>

<operation id="3697" st_id="252" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2845" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:974 %p_3_30 = dadd i64 %llike_load_98, i64 %bitcast_ln62_31

]]></Node>
<StgValue><ssdm name="p_3_30"/></StgValue>
</operation>

<operation id="3698" st_id="252" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2862" bw="64" op_0_bw="14">
<![CDATA[
.split2:991 %llike_load_99 = load i14 %llike_addr_101

]]></Node>
<StgValue><ssdm name="llike_load_99"/></StgValue>
</operation>

<operation id="3699" st_id="252" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2866" bw="64" op_0_bw="12">
<![CDATA[
.split2:995 %transition_load_97 = load i12 %transition_addr_97

]]></Node>
<StgValue><ssdm name="transition_load_97"/></StgValue>
</operation>

<operation id="3700" st_id="252" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2888" bw="64" op_0_bw="14">
<![CDATA[
.split2:1017 %llike_load_100 = load i14 %llike_addr_102

]]></Node>
<StgValue><ssdm name="llike_load_100"/></StgValue>
</operation>

<operation id="3701" st_id="252" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2889" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split2:1018 %add_ln62_22 = add i12 %zext_ln60, i12 2176

]]></Node>
<StgValue><ssdm name="add_ln62_22"/></StgValue>
</operation>

<operation id="3702" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2890" bw="64" op_0_bw="12">
<![CDATA[
.split2:1019 %zext_ln62_33 = zext i12 %add_ln62_22

]]></Node>
<StgValue><ssdm name="zext_ln62_33"/></StgValue>
</operation>

<operation id="3703" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2891" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1020 %transition_addr_98 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_33

]]></Node>
<StgValue><ssdm name="transition_addr_98"/></StgValue>
</operation>

<operation id="3704" st_id="252" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2892" bw="64" op_0_bw="12">
<![CDATA[
.split2:1021 %transition_load_98 = load i12 %transition_addr_98

]]></Node>
<StgValue><ssdm name="transition_load_98"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="3705" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:107 %or_ln62_40 = or i15 %tmp_382, i15 35

]]></Node>
<StgValue><ssdm name="or_ln62_40"/></StgValue>
</operation>

<operation id="3706" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:108 %tmp_418 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_40

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="3707" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:109 %llike_addr_103 = getelementptr i64 %llike, i64 0, i64 %tmp_418

]]></Node>
<StgValue><ssdm name="llike_addr_103"/></StgValue>
</operation>

<operation id="3708" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2403" bw="64" op_0_bw="64">
<![CDATA[
.split2:532 %bitcast_ln63_26 = bitcast i64 %p_3_12

]]></Node>
<StgValue><ssdm name="bitcast_ln63_26"/></StgValue>
</operation>

<operation id="3709" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2404" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:533 %tmp_230 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_26, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="3710" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="52" op_0_bw="64">
<![CDATA[
.split2:534 %trunc_ln63_26 = trunc i64 %bitcast_ln63_26

]]></Node>
<StgValue><ssdm name="trunc_ln63_26"/></StgValue>
</operation>

<operation id="3711" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2406" bw="64" op_0_bw="64">
<![CDATA[
.split2:535 %bitcast_ln63_27 = bitcast i64 %select_ln63_22

]]></Node>
<StgValue><ssdm name="bitcast_ln63_27"/></StgValue>
</operation>

<operation id="3712" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2407" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:536 %tmp_231 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_27, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="3713" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="52" op_0_bw="64">
<![CDATA[
.split2:537 %trunc_ln63_27 = trunc i64 %bitcast_ln63_27

]]></Node>
<StgValue><ssdm name="trunc_ln63_27"/></StgValue>
</operation>

<operation id="3714" st_id="253" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:538 %icmp_ln63_52 = icmp_ne  i11 %tmp_230, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_52"/></StgValue>
</operation>

<operation id="3715" st_id="253" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2410" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:539 %icmp_ln63_53 = icmp_eq  i52 %trunc_ln63_26, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_53"/></StgValue>
</operation>

<operation id="3716" st_id="253" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:540 %or_ln63_57 = or i1 %icmp_ln63_53, i1 %icmp_ln63_52

]]></Node>
<StgValue><ssdm name="or_ln63_57"/></StgValue>
</operation>

<operation id="3717" st_id="253" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2412" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:541 %icmp_ln63_54 = icmp_ne  i11 %tmp_231, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_54"/></StgValue>
</operation>

<operation id="3718" st_id="253" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2413" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:542 %icmp_ln63_55 = icmp_eq  i52 %trunc_ln63_27, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_55"/></StgValue>
</operation>

<operation id="3719" st_id="253" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:543 %or_ln63_58 = or i1 %icmp_ln63_55, i1 %icmp_ln63_54

]]></Node>
<StgValue><ssdm name="or_ln63_58"/></StgValue>
</operation>

<operation id="3720" st_id="253" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:544 %and_ln63_26 = and i1 %or_ln63_57, i1 %or_ln63_58

]]></Node>
<StgValue><ssdm name="and_ln63_26"/></StgValue>
</operation>

<operation id="3721" st_id="253" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2416" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:545 %tmp_232 = fcmp_olt  i64 %p_3_12, i64 %select_ln63_22

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="3722" st_id="253" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:546 %and_ln63_27 = and i1 %and_ln63_26, i1 %tmp_232

]]></Node>
<StgValue><ssdm name="and_ln63_27"/></StgValue>
</operation>

<operation id="3723" st_id="253" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2418" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:547 %select_ln63_25 = select i1 %and_ln63_27, i64 %p_3_12, i64 %select_ln63_22

]]></Node>
<StgValue><ssdm name="select_ln63_25"/></StgValue>
</operation>

<operation id="3724" st_id="253" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2769" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:898 %p_3_27 = dadd i64 %llike_load_95, i64 %bitcast_ln62_28

]]></Node>
<StgValue><ssdm name="p_3_27"/></StgValue>
</operation>

<operation id="3725" st_id="253" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2795" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:924 %p_3_28 = dadd i64 %llike_load_96, i64 %bitcast_ln62_29

]]></Node>
<StgValue><ssdm name="p_3_28"/></StgValue>
</operation>

<operation id="3726" st_id="253" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2818" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:947 %p_3_29 = dadd i64 %llike_load_97, i64 %bitcast_ln62_30

]]></Node>
<StgValue><ssdm name="p_3_29"/></StgValue>
</operation>

<operation id="3727" st_id="253" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2845" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:974 %p_3_30 = dadd i64 %llike_load_98, i64 %bitcast_ln62_31

]]></Node>
<StgValue><ssdm name="p_3_30"/></StgValue>
</operation>

<operation id="3728" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2867" bw="64" op_0_bw="64">
<![CDATA[
.split2:996 %bitcast_ln62_32 = bitcast i64 %transition_load_97

]]></Node>
<StgValue><ssdm name="bitcast_ln62_32"/></StgValue>
</operation>

<operation id="3729" st_id="253" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2868" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:997 %p_3_31 = dadd i64 %llike_load_99, i64 %bitcast_ln62_32

]]></Node>
<StgValue><ssdm name="p_3_31"/></StgValue>
</operation>

<operation id="3730" st_id="253" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2888" bw="64" op_0_bw="14">
<![CDATA[
.split2:1017 %llike_load_100 = load i14 %llike_addr_102

]]></Node>
<StgValue><ssdm name="llike_load_100"/></StgValue>
</operation>

<operation id="3731" st_id="253" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2892" bw="64" op_0_bw="12">
<![CDATA[
.split2:1021 %transition_load_98 = load i12 %transition_addr_98

]]></Node>
<StgValue><ssdm name="transition_load_98"/></StgValue>
</operation>

<operation id="3732" st_id="253" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2911" bw="64" op_0_bw="14">
<![CDATA[
.split2:1040 %llike_load_101 = load i14 %llike_addr_103

]]></Node>
<StgValue><ssdm name="llike_load_101"/></StgValue>
</operation>

<operation id="3733" st_id="253" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2912" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split2:1041 %add_ln62_23 = add i12 %zext_ln60, i12 2240

]]></Node>
<StgValue><ssdm name="add_ln62_23"/></StgValue>
</operation>

<operation id="3734" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2913" bw="64" op_0_bw="12">
<![CDATA[
.split2:1042 %zext_ln62_34 = zext i12 %add_ln62_23

]]></Node>
<StgValue><ssdm name="zext_ln62_34"/></StgValue>
</operation>

<operation id="3735" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2914" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1043 %transition_addr_99 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_34

]]></Node>
<StgValue><ssdm name="transition_addr_99"/></StgValue>
</operation>

<operation id="3736" st_id="253" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2915" bw="64" op_0_bw="12">
<![CDATA[
.split2:1044 %transition_load_99 = load i12 %transition_addr_99

]]></Node>
<StgValue><ssdm name="transition_load_99"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="3737" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:110 %or_ln62_41 = or i15 %tmp_382, i15 36

]]></Node>
<StgValue><ssdm name="or_ln62_41"/></StgValue>
</operation>

<operation id="3738" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:111 %tmp_419 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_41

]]></Node>
<StgValue><ssdm name="tmp_419"/></StgValue>
</operation>

<operation id="3739" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1983" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:112 %llike_addr_104 = getelementptr i64 %llike, i64 0, i64 %tmp_419

]]></Node>
<StgValue><ssdm name="llike_addr_104"/></StgValue>
</operation>

<operation id="3740" st_id="254" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:568 %tmp_235 = fcmp_olt  i64 %p_3_13, i64 %select_ln63_25

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="3741" st_id="254" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2795" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:924 %p_3_28 = dadd i64 %llike_load_96, i64 %bitcast_ln62_29

]]></Node>
<StgValue><ssdm name="p_3_28"/></StgValue>
</operation>

<operation id="3742" st_id="254" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2818" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:947 %p_3_29 = dadd i64 %llike_load_97, i64 %bitcast_ln62_30

]]></Node>
<StgValue><ssdm name="p_3_29"/></StgValue>
</operation>

<operation id="3743" st_id="254" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2845" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:974 %p_3_30 = dadd i64 %llike_load_98, i64 %bitcast_ln62_31

]]></Node>
<StgValue><ssdm name="p_3_30"/></StgValue>
</operation>

<operation id="3744" st_id="254" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2868" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:997 %p_3_31 = dadd i64 %llike_load_99, i64 %bitcast_ln62_32

]]></Node>
<StgValue><ssdm name="p_3_31"/></StgValue>
</operation>

<operation id="3745" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2893" bw="64" op_0_bw="64">
<![CDATA[
.split2:1022 %bitcast_ln62_33 = bitcast i64 %transition_load_98

]]></Node>
<StgValue><ssdm name="bitcast_ln62_33"/></StgValue>
</operation>

<operation id="3746" st_id="254" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2894" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1023 %p_3_32 = dadd i64 %llike_load_100, i64 %bitcast_ln62_33

]]></Node>
<StgValue><ssdm name="p_3_32"/></StgValue>
</operation>

<operation id="3747" st_id="254" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2911" bw="64" op_0_bw="14">
<![CDATA[
.split2:1040 %llike_load_101 = load i14 %llike_addr_103

]]></Node>
<StgValue><ssdm name="llike_load_101"/></StgValue>
</operation>

<operation id="3748" st_id="254" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2915" bw="64" op_0_bw="12">
<![CDATA[
.split2:1044 %transition_load_99 = load i12 %transition_addr_99

]]></Node>
<StgValue><ssdm name="transition_load_99"/></StgValue>
</operation>

<operation id="3749" st_id="254" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2937" bw="64" op_0_bw="14">
<![CDATA[
.split2:1066 %llike_load_102 = load i14 %llike_addr_104

]]></Node>
<StgValue><ssdm name="llike_load_102"/></StgValue>
</operation>

<operation id="3750" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2938" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
.split2:1067 %or_ln62_8 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 9, i8 %empty_27

]]></Node>
<StgValue><ssdm name="or_ln62_8"/></StgValue>
</operation>

<operation id="3751" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2939" bw="64" op_0_bw="12">
<![CDATA[
.split2:1068 %zext_ln62_35 = zext i12 %or_ln62_8

]]></Node>
<StgValue><ssdm name="zext_ln62_35"/></StgValue>
</operation>

<operation id="3752" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2940" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1069 %transition_addr_100 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_35

]]></Node>
<StgValue><ssdm name="transition_addr_100"/></StgValue>
</operation>

<operation id="3753" st_id="254" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2941" bw="64" op_0_bw="12">
<![CDATA[
.split2:1070 %transition_load_100 = load i12 %transition_addr_100

]]></Node>
<StgValue><ssdm name="transition_load_100"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="3754" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:113 %or_ln62_42 = or i15 %tmp_382, i15 37

]]></Node>
<StgValue><ssdm name="or_ln62_42"/></StgValue>
</operation>

<operation id="3755" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:114 %tmp_420 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_42

]]></Node>
<StgValue><ssdm name="tmp_420"/></StgValue>
</operation>

<operation id="3756" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:115 %llike_addr_105 = getelementptr i64 %llike, i64 0, i64 %tmp_420

]]></Node>
<StgValue><ssdm name="llike_addr_105"/></StgValue>
</operation>

<operation id="3757" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2426" bw="64" op_0_bw="64">
<![CDATA[
.split2:555 %bitcast_ln63_28 = bitcast i64 %p_3_13

]]></Node>
<StgValue><ssdm name="bitcast_ln63_28"/></StgValue>
</operation>

<operation id="3758" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2427" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:556 %tmp_233 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_28, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="3759" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2428" bw="52" op_0_bw="64">
<![CDATA[
.split2:557 %trunc_ln63_28 = trunc i64 %bitcast_ln63_28

]]></Node>
<StgValue><ssdm name="trunc_ln63_28"/></StgValue>
</operation>

<operation id="3760" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2429" bw="64" op_0_bw="64">
<![CDATA[
.split2:558 %bitcast_ln63_29 = bitcast i64 %select_ln63_25

]]></Node>
<StgValue><ssdm name="bitcast_ln63_29"/></StgValue>
</operation>

<operation id="3761" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:559 %tmp_234 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_29, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="3762" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2431" bw="52" op_0_bw="64">
<![CDATA[
.split2:560 %trunc_ln63_29 = trunc i64 %bitcast_ln63_29

]]></Node>
<StgValue><ssdm name="trunc_ln63_29"/></StgValue>
</operation>

<operation id="3763" st_id="255" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2432" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:561 %icmp_ln63_56 = icmp_ne  i11 %tmp_233, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_56"/></StgValue>
</operation>

<operation id="3764" st_id="255" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2433" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:562 %icmp_ln63_57 = icmp_eq  i52 %trunc_ln63_28, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_57"/></StgValue>
</operation>

<operation id="3765" st_id="255" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:563 %or_ln63_59 = or i1 %icmp_ln63_57, i1 %icmp_ln63_56

]]></Node>
<StgValue><ssdm name="or_ln63_59"/></StgValue>
</operation>

<operation id="3766" st_id="255" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2435" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:564 %icmp_ln63_58 = icmp_ne  i11 %tmp_234, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_58"/></StgValue>
</operation>

<operation id="3767" st_id="255" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2436" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:565 %icmp_ln63_59 = icmp_eq  i52 %trunc_ln63_29, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_59"/></StgValue>
</operation>

<operation id="3768" st_id="255" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:566 %or_ln63_60 = or i1 %icmp_ln63_59, i1 %icmp_ln63_58

]]></Node>
<StgValue><ssdm name="or_ln63_60"/></StgValue>
</operation>

<operation id="3769" st_id="255" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:567 %and_ln63_28 = and i1 %or_ln63_59, i1 %or_ln63_60

]]></Node>
<StgValue><ssdm name="and_ln63_28"/></StgValue>
</operation>

<operation id="3770" st_id="255" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:568 %tmp_235 = fcmp_olt  i64 %p_3_13, i64 %select_ln63_25

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="3771" st_id="255" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:569 %and_ln63_29 = and i1 %and_ln63_28, i1 %tmp_235

]]></Node>
<StgValue><ssdm name="and_ln63_29"/></StgValue>
</operation>

<operation id="3772" st_id="255" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2441" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:570 %select_ln63_26 = select i1 %and_ln63_29, i64 %p_3_13, i64 %select_ln63_25

]]></Node>
<StgValue><ssdm name="select_ln63_26"/></StgValue>
</operation>

<operation id="3773" st_id="255" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2442" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split2:571 %select_ln63_27 = select i1 %and_ln63_29, i4 15, i4 14

]]></Node>
<StgValue><ssdm name="select_ln63_27"/></StgValue>
</operation>

<operation id="3774" st_id="255" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:572 %or_ln63_6 = or i1 %and_ln63_29, i1 %and_ln63_27

]]></Node>
<StgValue><ssdm name="or_ln63_6"/></StgValue>
</operation>

<operation id="3775" st_id="255" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2444" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split2:573 %select_ln63_28 = select i1 %or_ln63_6, i4 %select_ln63_27, i4 %select_ln63_24

]]></Node>
<StgValue><ssdm name="select_ln63_28"/></StgValue>
</operation>

<operation id="3776" st_id="255" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2818" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:947 %p_3_29 = dadd i64 %llike_load_97, i64 %bitcast_ln62_30

]]></Node>
<StgValue><ssdm name="p_3_29"/></StgValue>
</operation>

<operation id="3777" st_id="255" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2845" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:974 %p_3_30 = dadd i64 %llike_load_98, i64 %bitcast_ln62_31

]]></Node>
<StgValue><ssdm name="p_3_30"/></StgValue>
</operation>

<operation id="3778" st_id="255" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2868" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:997 %p_3_31 = dadd i64 %llike_load_99, i64 %bitcast_ln62_32

]]></Node>
<StgValue><ssdm name="p_3_31"/></StgValue>
</operation>

<operation id="3779" st_id="255" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2894" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1023 %p_3_32 = dadd i64 %llike_load_100, i64 %bitcast_ln62_33

]]></Node>
<StgValue><ssdm name="p_3_32"/></StgValue>
</operation>

<operation id="3780" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2916" bw="64" op_0_bw="64">
<![CDATA[
.split2:1045 %bitcast_ln62_34 = bitcast i64 %transition_load_99

]]></Node>
<StgValue><ssdm name="bitcast_ln62_34"/></StgValue>
</operation>

<operation id="3781" st_id="255" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2917" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1046 %p_3_33 = dadd i64 %llike_load_101, i64 %bitcast_ln62_34

]]></Node>
<StgValue><ssdm name="p_3_33"/></StgValue>
</operation>

<operation id="3782" st_id="255" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2937" bw="64" op_0_bw="14">
<![CDATA[
.split2:1066 %llike_load_102 = load i14 %llike_addr_104

]]></Node>
<StgValue><ssdm name="llike_load_102"/></StgValue>
</operation>

<operation id="3783" st_id="255" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2941" bw="64" op_0_bw="12">
<![CDATA[
.split2:1070 %transition_load_100 = load i12 %transition_addr_100

]]></Node>
<StgValue><ssdm name="transition_load_100"/></StgValue>
</operation>

<operation id="3784" st_id="255" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2960" bw="64" op_0_bw="14">
<![CDATA[
.split2:1089 %llike_load_103 = load i14 %llike_addr_105

]]></Node>
<StgValue><ssdm name="llike_load_103"/></StgValue>
</operation>

<operation id="3785" st_id="255" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2961" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split2:1090 %add_ln62_24 = add i12 %zext_ln60, i12 2368

]]></Node>
<StgValue><ssdm name="add_ln62_24"/></StgValue>
</operation>

<operation id="3786" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2962" bw="64" op_0_bw="12">
<![CDATA[
.split2:1091 %zext_ln62_36 = zext i12 %add_ln62_24

]]></Node>
<StgValue><ssdm name="zext_ln62_36"/></StgValue>
</operation>

<operation id="3787" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2963" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1092 %transition_addr_101 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_36

]]></Node>
<StgValue><ssdm name="transition_addr_101"/></StgValue>
</operation>

<operation id="3788" st_id="255" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2964" bw="64" op_0_bw="12">
<![CDATA[
.split2:1093 %transition_load_101 = load i12 %transition_addr_101

]]></Node>
<StgValue><ssdm name="transition_load_101"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="3789" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:116 %or_ln62_43 = or i15 %tmp_382, i15 38

]]></Node>
<StgValue><ssdm name="or_ln62_43"/></StgValue>
</operation>

<operation id="3790" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1988" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:117 %tmp_421 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_43

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="3791" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:118 %llike_addr_106 = getelementptr i64 %llike, i64 0, i64 %tmp_421

]]></Node>
<StgValue><ssdm name="llike_addr_106"/></StgValue>
</operation>

<operation id="3792" st_id="256" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2466" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:595 %tmp_238 = fcmp_olt  i64 %p_3_14, i64 %select_ln63_26

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="3793" st_id="256" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2845" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:974 %p_3_30 = dadd i64 %llike_load_98, i64 %bitcast_ln62_31

]]></Node>
<StgValue><ssdm name="p_3_30"/></StgValue>
</operation>

<operation id="3794" st_id="256" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2868" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:997 %p_3_31 = dadd i64 %llike_load_99, i64 %bitcast_ln62_32

]]></Node>
<StgValue><ssdm name="p_3_31"/></StgValue>
</operation>

<operation id="3795" st_id="256" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2894" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1023 %p_3_32 = dadd i64 %llike_load_100, i64 %bitcast_ln62_33

]]></Node>
<StgValue><ssdm name="p_3_32"/></StgValue>
</operation>

<operation id="3796" st_id="256" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2917" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1046 %p_3_33 = dadd i64 %llike_load_101, i64 %bitcast_ln62_34

]]></Node>
<StgValue><ssdm name="p_3_33"/></StgValue>
</operation>

<operation id="3797" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2942" bw="64" op_0_bw="64">
<![CDATA[
.split2:1071 %bitcast_ln62_35 = bitcast i64 %transition_load_100

]]></Node>
<StgValue><ssdm name="bitcast_ln62_35"/></StgValue>
</operation>

<operation id="3798" st_id="256" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2943" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1072 %p_3_34 = dadd i64 %llike_load_102, i64 %bitcast_ln62_35

]]></Node>
<StgValue><ssdm name="p_3_34"/></StgValue>
</operation>

<operation id="3799" st_id="256" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2960" bw="64" op_0_bw="14">
<![CDATA[
.split2:1089 %llike_load_103 = load i14 %llike_addr_105

]]></Node>
<StgValue><ssdm name="llike_load_103"/></StgValue>
</operation>

<operation id="3800" st_id="256" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2964" bw="64" op_0_bw="12">
<![CDATA[
.split2:1093 %transition_load_101 = load i12 %transition_addr_101

]]></Node>
<StgValue><ssdm name="transition_load_101"/></StgValue>
</operation>

<operation id="3801" st_id="256" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2986" bw="64" op_0_bw="14">
<![CDATA[
.split2:1115 %llike_load_104 = load i14 %llike_addr_106

]]></Node>
<StgValue><ssdm name="llike_load_104"/></StgValue>
</operation>

<operation id="3802" st_id="256" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2987" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split2:1116 %add_ln62_25 = add i12 %zext_ln60, i12 2432

]]></Node>
<StgValue><ssdm name="add_ln62_25"/></StgValue>
</operation>

<operation id="3803" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2988" bw="64" op_0_bw="12">
<![CDATA[
.split2:1117 %zext_ln62_37 = zext i12 %add_ln62_25

]]></Node>
<StgValue><ssdm name="zext_ln62_37"/></StgValue>
</operation>

<operation id="3804" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2989" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1118 %transition_addr_102 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_37

]]></Node>
<StgValue><ssdm name="transition_addr_102"/></StgValue>
</operation>

<operation id="3805" st_id="256" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2990" bw="64" op_0_bw="12">
<![CDATA[
.split2:1119 %transition_load_102 = load i12 %transition_addr_102

]]></Node>
<StgValue><ssdm name="transition_load_102"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="3806" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1990" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:119 %or_ln62_44 = or i15 %tmp_382, i15 39

]]></Node>
<StgValue><ssdm name="or_ln62_44"/></StgValue>
</operation>

<operation id="3807" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1991" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:120 %tmp_422 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_44

]]></Node>
<StgValue><ssdm name="tmp_422"/></StgValue>
</operation>

<operation id="3808" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:121 %llike_addr_107 = getelementptr i64 %llike, i64 0, i64 %tmp_422

]]></Node>
<StgValue><ssdm name="llike_addr_107"/></StgValue>
</operation>

<operation id="3809" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2453" bw="64" op_0_bw="64">
<![CDATA[
.split2:582 %bitcast_ln63_30 = bitcast i64 %p_3_14

]]></Node>
<StgValue><ssdm name="bitcast_ln63_30"/></StgValue>
</operation>

<operation id="3810" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2454" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:583 %tmp_236 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_30, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="3811" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2455" bw="52" op_0_bw="64">
<![CDATA[
.split2:584 %trunc_ln63_30 = trunc i64 %bitcast_ln63_30

]]></Node>
<StgValue><ssdm name="trunc_ln63_30"/></StgValue>
</operation>

<operation id="3812" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2456" bw="64" op_0_bw="64">
<![CDATA[
.split2:585 %bitcast_ln63_31 = bitcast i64 %select_ln63_26

]]></Node>
<StgValue><ssdm name="bitcast_ln63_31"/></StgValue>
</operation>

<operation id="3813" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:586 %tmp_237 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_31, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="3814" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2458" bw="52" op_0_bw="64">
<![CDATA[
.split2:587 %trunc_ln63_31 = trunc i64 %bitcast_ln63_31

]]></Node>
<StgValue><ssdm name="trunc_ln63_31"/></StgValue>
</operation>

<operation id="3815" st_id="257" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2459" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:588 %icmp_ln63_60 = icmp_ne  i11 %tmp_236, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_60"/></StgValue>
</operation>

<operation id="3816" st_id="257" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:589 %icmp_ln63_61 = icmp_eq  i52 %trunc_ln63_30, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_61"/></StgValue>
</operation>

<operation id="3817" st_id="257" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:590 %or_ln63_61 = or i1 %icmp_ln63_61, i1 %icmp_ln63_60

]]></Node>
<StgValue><ssdm name="or_ln63_61"/></StgValue>
</operation>

<operation id="3818" st_id="257" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2462" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:591 %icmp_ln63_62 = icmp_ne  i11 %tmp_237, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_62"/></StgValue>
</operation>

<operation id="3819" st_id="257" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2463" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:592 %icmp_ln63_63 = icmp_eq  i52 %trunc_ln63_31, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_63"/></StgValue>
</operation>

<operation id="3820" st_id="257" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:593 %or_ln63_62 = or i1 %icmp_ln63_63, i1 %icmp_ln63_62

]]></Node>
<StgValue><ssdm name="or_ln63_62"/></StgValue>
</operation>

<operation id="3821" st_id="257" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:594 %and_ln63_30 = and i1 %or_ln63_61, i1 %or_ln63_62

]]></Node>
<StgValue><ssdm name="and_ln63_30"/></StgValue>
</operation>

<operation id="3822" st_id="257" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2466" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:595 %tmp_238 = fcmp_olt  i64 %p_3_14, i64 %select_ln63_26

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="3823" st_id="257" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:596 %and_ln63_31 = and i1 %and_ln63_30, i1 %tmp_238

]]></Node>
<StgValue><ssdm name="and_ln63_31"/></StgValue>
</operation>

<operation id="3824" st_id="257" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2468" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:597 %select_ln63_29 = select i1 %and_ln63_31, i64 %p_3_14, i64 %select_ln63_26

]]></Node>
<StgValue><ssdm name="select_ln63_29"/></StgValue>
</operation>

<operation id="3825" st_id="257" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2868" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:997 %p_3_31 = dadd i64 %llike_load_99, i64 %bitcast_ln62_32

]]></Node>
<StgValue><ssdm name="p_3_31"/></StgValue>
</operation>

<operation id="3826" st_id="257" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2894" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1023 %p_3_32 = dadd i64 %llike_load_100, i64 %bitcast_ln62_33

]]></Node>
<StgValue><ssdm name="p_3_32"/></StgValue>
</operation>

<operation id="3827" st_id="257" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2917" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1046 %p_3_33 = dadd i64 %llike_load_101, i64 %bitcast_ln62_34

]]></Node>
<StgValue><ssdm name="p_3_33"/></StgValue>
</operation>

<operation id="3828" st_id="257" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2943" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1072 %p_3_34 = dadd i64 %llike_load_102, i64 %bitcast_ln62_35

]]></Node>
<StgValue><ssdm name="p_3_34"/></StgValue>
</operation>

<operation id="3829" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2965" bw="64" op_0_bw="64">
<![CDATA[
.split2:1094 %bitcast_ln62_36 = bitcast i64 %transition_load_101

]]></Node>
<StgValue><ssdm name="bitcast_ln62_36"/></StgValue>
</operation>

<operation id="3830" st_id="257" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2966" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1095 %p_3_35 = dadd i64 %llike_load_103, i64 %bitcast_ln62_36

]]></Node>
<StgValue><ssdm name="p_3_35"/></StgValue>
</operation>

<operation id="3831" st_id="257" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2986" bw="64" op_0_bw="14">
<![CDATA[
.split2:1115 %llike_load_104 = load i14 %llike_addr_106

]]></Node>
<StgValue><ssdm name="llike_load_104"/></StgValue>
</operation>

<operation id="3832" st_id="257" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2990" bw="64" op_0_bw="12">
<![CDATA[
.split2:1119 %transition_load_102 = load i12 %transition_addr_102

]]></Node>
<StgValue><ssdm name="transition_load_102"/></StgValue>
</operation>

<operation id="3833" st_id="257" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3009" bw="64" op_0_bw="14">
<![CDATA[
.split2:1138 %llike_load_105 = load i14 %llike_addr_107

]]></Node>
<StgValue><ssdm name="llike_load_105"/></StgValue>
</operation>

<operation id="3834" st_id="257" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3010" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split2:1139 %add_ln62_26 = add i12 %zext_ln60, i12 2496

]]></Node>
<StgValue><ssdm name="add_ln62_26"/></StgValue>
</operation>

<operation id="3835" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3011" bw="64" op_0_bw="12">
<![CDATA[
.split2:1140 %zext_ln62_38 = zext i12 %add_ln62_26

]]></Node>
<StgValue><ssdm name="zext_ln62_38"/></StgValue>
</operation>

<operation id="3836" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3012" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1141 %transition_addr_103 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_38

]]></Node>
<StgValue><ssdm name="transition_addr_103"/></StgValue>
</operation>

<operation id="3837" st_id="257" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3013" bw="64" op_0_bw="12">
<![CDATA[
.split2:1142 %transition_load_103 = load i12 %transition_addr_103

]]></Node>
<StgValue><ssdm name="transition_load_103"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="3838" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:122 %or_ln62_45 = or i15 %tmp_382, i15 40

]]></Node>
<StgValue><ssdm name="or_ln62_45"/></StgValue>
</operation>

<operation id="3839" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1994" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:123 %tmp_423 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_45

]]></Node>
<StgValue><ssdm name="tmp_423"/></StgValue>
</operation>

<operation id="3840" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1995" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:124 %llike_addr_108 = getelementptr i64 %llike, i64 0, i64 %tmp_423

]]></Node>
<StgValue><ssdm name="llike_addr_108"/></StgValue>
</operation>

<operation id="3841" st_id="258" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2489" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:618 %tmp_241 = fcmp_olt  i64 %p_3_15, i64 %select_ln63_29

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="3842" st_id="258" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2894" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1023 %p_3_32 = dadd i64 %llike_load_100, i64 %bitcast_ln62_33

]]></Node>
<StgValue><ssdm name="p_3_32"/></StgValue>
</operation>

<operation id="3843" st_id="258" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2917" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1046 %p_3_33 = dadd i64 %llike_load_101, i64 %bitcast_ln62_34

]]></Node>
<StgValue><ssdm name="p_3_33"/></StgValue>
</operation>

<operation id="3844" st_id="258" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2943" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1072 %p_3_34 = dadd i64 %llike_load_102, i64 %bitcast_ln62_35

]]></Node>
<StgValue><ssdm name="p_3_34"/></StgValue>
</operation>

<operation id="3845" st_id="258" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2966" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1095 %p_3_35 = dadd i64 %llike_load_103, i64 %bitcast_ln62_36

]]></Node>
<StgValue><ssdm name="p_3_35"/></StgValue>
</operation>

<operation id="3846" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2991" bw="64" op_0_bw="64">
<![CDATA[
.split2:1120 %bitcast_ln62_37 = bitcast i64 %transition_load_102

]]></Node>
<StgValue><ssdm name="bitcast_ln62_37"/></StgValue>
</operation>

<operation id="3847" st_id="258" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2992" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1121 %p_3_36 = dadd i64 %llike_load_104, i64 %bitcast_ln62_37

]]></Node>
<StgValue><ssdm name="p_3_36"/></StgValue>
</operation>

<operation id="3848" st_id="258" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3009" bw="64" op_0_bw="14">
<![CDATA[
.split2:1138 %llike_load_105 = load i14 %llike_addr_107

]]></Node>
<StgValue><ssdm name="llike_load_105"/></StgValue>
</operation>

<operation id="3849" st_id="258" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3013" bw="64" op_0_bw="12">
<![CDATA[
.split2:1142 %transition_load_103 = load i12 %transition_addr_103

]]></Node>
<StgValue><ssdm name="transition_load_103"/></StgValue>
</operation>

<operation id="3850" st_id="258" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3035" bw="64" op_0_bw="14">
<![CDATA[
.split2:1164 %llike_load_106 = load i14 %llike_addr_108

]]></Node>
<StgValue><ssdm name="llike_load_106"/></StgValue>
</operation>

<operation id="3851" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3036" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
.split2:1165 %or_ln62_9 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 10, i8 %empty_27

]]></Node>
<StgValue><ssdm name="or_ln62_9"/></StgValue>
</operation>

<operation id="3852" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3037" bw="64" op_0_bw="12">
<![CDATA[
.split2:1166 %zext_ln62_39 = zext i12 %or_ln62_9

]]></Node>
<StgValue><ssdm name="zext_ln62_39"/></StgValue>
</operation>

<operation id="3853" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3038" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1167 %transition_addr_104 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_39

]]></Node>
<StgValue><ssdm name="transition_addr_104"/></StgValue>
</operation>

<operation id="3854" st_id="258" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3039" bw="64" op_0_bw="12">
<![CDATA[
.split2:1168 %transition_load_104 = load i12 %transition_addr_104

]]></Node>
<StgValue><ssdm name="transition_load_104"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="3855" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1996" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:125 %or_ln62_46 = or i15 %tmp_382, i15 41

]]></Node>
<StgValue><ssdm name="or_ln62_46"/></StgValue>
</operation>

<operation id="3856" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1997" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:126 %tmp_424 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_46

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="3857" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:127 %llike_addr_109 = getelementptr i64 %llike, i64 0, i64 %tmp_424

]]></Node>
<StgValue><ssdm name="llike_addr_109"/></StgValue>
</operation>

<operation id="3858" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2445" bw="5" op_0_bw="4">
<![CDATA[
.split2:574 %zext_ln62_26 = zext i4 %select_ln63_28

]]></Node>
<StgValue><ssdm name="zext_ln62_26"/></StgValue>
</operation>

<operation id="3859" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2476" bw="64" op_0_bw="64">
<![CDATA[
.split2:605 %bitcast_ln63_32 = bitcast i64 %p_3_15

]]></Node>
<StgValue><ssdm name="bitcast_ln63_32"/></StgValue>
</operation>

<operation id="3860" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2477" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:606 %tmp_239 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_32, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="3861" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2478" bw="52" op_0_bw="64">
<![CDATA[
.split2:607 %trunc_ln63_32 = trunc i64 %bitcast_ln63_32

]]></Node>
<StgValue><ssdm name="trunc_ln63_32"/></StgValue>
</operation>

<operation id="3862" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2479" bw="64" op_0_bw="64">
<![CDATA[
.split2:608 %bitcast_ln63_33 = bitcast i64 %select_ln63_29

]]></Node>
<StgValue><ssdm name="bitcast_ln63_33"/></StgValue>
</operation>

<operation id="3863" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2480" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:609 %tmp_240 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_33, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="3864" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2481" bw="52" op_0_bw="64">
<![CDATA[
.split2:610 %trunc_ln63_33 = trunc i64 %bitcast_ln63_33

]]></Node>
<StgValue><ssdm name="trunc_ln63_33"/></StgValue>
</operation>

<operation id="3865" st_id="259" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:611 %icmp_ln63_64 = icmp_ne  i11 %tmp_239, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_64"/></StgValue>
</operation>

<operation id="3866" st_id="259" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2483" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:612 %icmp_ln63_65 = icmp_eq  i52 %trunc_ln63_32, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_65"/></StgValue>
</operation>

<operation id="3867" st_id="259" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:613 %or_ln63_63 = or i1 %icmp_ln63_65, i1 %icmp_ln63_64

]]></Node>
<StgValue><ssdm name="or_ln63_63"/></StgValue>
</operation>

<operation id="3868" st_id="259" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2485" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:614 %icmp_ln63_66 = icmp_ne  i11 %tmp_240, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_66"/></StgValue>
</operation>

<operation id="3869" st_id="259" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2486" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:615 %icmp_ln63_67 = icmp_eq  i52 %trunc_ln63_33, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_67"/></StgValue>
</operation>

<operation id="3870" st_id="259" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:616 %or_ln63_64 = or i1 %icmp_ln63_67, i1 %icmp_ln63_66

]]></Node>
<StgValue><ssdm name="or_ln63_64"/></StgValue>
</operation>

<operation id="3871" st_id="259" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:617 %and_ln63_32 = and i1 %or_ln63_63, i1 %or_ln63_64

]]></Node>
<StgValue><ssdm name="and_ln63_32"/></StgValue>
</operation>

<operation id="3872" st_id="259" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2489" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:618 %tmp_241 = fcmp_olt  i64 %p_3_15, i64 %select_ln63_29

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="3873" st_id="259" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:619 %and_ln63_33 = and i1 %and_ln63_32, i1 %tmp_241

]]></Node>
<StgValue><ssdm name="and_ln63_33"/></StgValue>
</operation>

<operation id="3874" st_id="259" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2491" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:620 %select_ln63_30 = select i1 %and_ln63_33, i64 %p_3_15, i64 %select_ln63_29

]]></Node>
<StgValue><ssdm name="select_ln63_30"/></StgValue>
</operation>

<operation id="3875" st_id="259" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2492" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split2:621 %select_ln63_31 = select i1 %and_ln63_33, i5 17, i5 16

]]></Node>
<StgValue><ssdm name="select_ln63_31"/></StgValue>
</operation>

<operation id="3876" st_id="259" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:622 %or_ln63_7 = or i1 %and_ln63_33, i1 %and_ln63_31

]]></Node>
<StgValue><ssdm name="or_ln63_7"/></StgValue>
</operation>

<operation id="3877" st_id="259" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2494" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split2:623 %select_ln63_32 = select i1 %or_ln63_7, i5 %select_ln63_31, i5 %zext_ln62_26

]]></Node>
<StgValue><ssdm name="select_ln63_32"/></StgValue>
</operation>

<operation id="3878" st_id="259" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2917" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1046 %p_3_33 = dadd i64 %llike_load_101, i64 %bitcast_ln62_34

]]></Node>
<StgValue><ssdm name="p_3_33"/></StgValue>
</operation>

<operation id="3879" st_id="259" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2943" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1072 %p_3_34 = dadd i64 %llike_load_102, i64 %bitcast_ln62_35

]]></Node>
<StgValue><ssdm name="p_3_34"/></StgValue>
</operation>

<operation id="3880" st_id="259" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2966" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1095 %p_3_35 = dadd i64 %llike_load_103, i64 %bitcast_ln62_36

]]></Node>
<StgValue><ssdm name="p_3_35"/></StgValue>
</operation>

<operation id="3881" st_id="259" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2992" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1121 %p_3_36 = dadd i64 %llike_load_104, i64 %bitcast_ln62_37

]]></Node>
<StgValue><ssdm name="p_3_36"/></StgValue>
</operation>

<operation id="3882" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3014" bw="64" op_0_bw="64">
<![CDATA[
.split2:1143 %bitcast_ln62_38 = bitcast i64 %transition_load_103

]]></Node>
<StgValue><ssdm name="bitcast_ln62_38"/></StgValue>
</operation>

<operation id="3883" st_id="259" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3015" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1144 %p_3_37 = dadd i64 %llike_load_105, i64 %bitcast_ln62_38

]]></Node>
<StgValue><ssdm name="p_3_37"/></StgValue>
</operation>

<operation id="3884" st_id="259" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3035" bw="64" op_0_bw="14">
<![CDATA[
.split2:1164 %llike_load_106 = load i14 %llike_addr_108

]]></Node>
<StgValue><ssdm name="llike_load_106"/></StgValue>
</operation>

<operation id="3885" st_id="259" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3039" bw="64" op_0_bw="12">
<![CDATA[
.split2:1168 %transition_load_104 = load i12 %transition_addr_104

]]></Node>
<StgValue><ssdm name="transition_load_104"/></StgValue>
</operation>

<operation id="3886" st_id="259" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3058" bw="64" op_0_bw="14">
<![CDATA[
.split2:1187 %llike_load_107 = load i14 %llike_addr_109

]]></Node>
<StgValue><ssdm name="llike_load_107"/></StgValue>
</operation>

<operation id="3887" st_id="259" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3059" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split2:1188 %add_ln62_27 = add i12 %zext_ln60, i12 2624

]]></Node>
<StgValue><ssdm name="add_ln62_27"/></StgValue>
</operation>

<operation id="3888" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3060" bw="64" op_0_bw="12">
<![CDATA[
.split2:1189 %zext_ln62_40 = zext i12 %add_ln62_27

]]></Node>
<StgValue><ssdm name="zext_ln62_40"/></StgValue>
</operation>

<operation id="3889" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3061" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1190 %transition_addr_105 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_40

]]></Node>
<StgValue><ssdm name="transition_addr_105"/></StgValue>
</operation>

<operation id="3890" st_id="259" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3062" bw="64" op_0_bw="12">
<![CDATA[
.split2:1191 %transition_load_105 = load i12 %transition_addr_105

]]></Node>
<StgValue><ssdm name="transition_load_105"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="3891" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1999" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:128 %or_ln62_47 = or i15 %tmp_382, i15 42

]]></Node>
<StgValue><ssdm name="or_ln62_47"/></StgValue>
</operation>

<operation id="3892" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2000" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:129 %tmp_425 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_47

]]></Node>
<StgValue><ssdm name="tmp_425"/></StgValue>
</operation>

<operation id="3893" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2001" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:130 %llike_addr_110 = getelementptr i64 %llike, i64 0, i64 %tmp_425

]]></Node>
<StgValue><ssdm name="llike_addr_110"/></StgValue>
</operation>

<operation id="3894" st_id="260" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:644 %tmp_244 = fcmp_olt  i64 %p_3_16, i64 %select_ln63_30

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="3895" st_id="260" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2943" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1072 %p_3_34 = dadd i64 %llike_load_102, i64 %bitcast_ln62_35

]]></Node>
<StgValue><ssdm name="p_3_34"/></StgValue>
</operation>

<operation id="3896" st_id="260" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2966" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1095 %p_3_35 = dadd i64 %llike_load_103, i64 %bitcast_ln62_36

]]></Node>
<StgValue><ssdm name="p_3_35"/></StgValue>
</operation>

<operation id="3897" st_id="260" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2992" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1121 %p_3_36 = dadd i64 %llike_load_104, i64 %bitcast_ln62_37

]]></Node>
<StgValue><ssdm name="p_3_36"/></StgValue>
</operation>

<operation id="3898" st_id="260" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3015" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1144 %p_3_37 = dadd i64 %llike_load_105, i64 %bitcast_ln62_38

]]></Node>
<StgValue><ssdm name="p_3_37"/></StgValue>
</operation>

<operation id="3899" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3040" bw="64" op_0_bw="64">
<![CDATA[
.split2:1169 %bitcast_ln62_39 = bitcast i64 %transition_load_104

]]></Node>
<StgValue><ssdm name="bitcast_ln62_39"/></StgValue>
</operation>

<operation id="3900" st_id="260" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3041" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1170 %p_3_38 = dadd i64 %llike_load_106, i64 %bitcast_ln62_39

]]></Node>
<StgValue><ssdm name="p_3_38"/></StgValue>
</operation>

<operation id="3901" st_id="260" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3058" bw="64" op_0_bw="14">
<![CDATA[
.split2:1187 %llike_load_107 = load i14 %llike_addr_109

]]></Node>
<StgValue><ssdm name="llike_load_107"/></StgValue>
</operation>

<operation id="3902" st_id="260" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3062" bw="64" op_0_bw="12">
<![CDATA[
.split2:1191 %transition_load_105 = load i12 %transition_addr_105

]]></Node>
<StgValue><ssdm name="transition_load_105"/></StgValue>
</operation>

<operation id="3903" st_id="260" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3084" bw="64" op_0_bw="14">
<![CDATA[
.split2:1213 %llike_load_108 = load i14 %llike_addr_110

]]></Node>
<StgValue><ssdm name="llike_load_108"/></StgValue>
</operation>

<operation id="3904" st_id="260" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3085" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split2:1214 %add_ln62_28 = add i12 %zext_ln60, i12 2688

]]></Node>
<StgValue><ssdm name="add_ln62_28"/></StgValue>
</operation>

<operation id="3905" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3086" bw="64" op_0_bw="12">
<![CDATA[
.split2:1215 %zext_ln62_41 = zext i12 %add_ln62_28

]]></Node>
<StgValue><ssdm name="zext_ln62_41"/></StgValue>
</operation>

<operation id="3906" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3087" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1216 %transition_addr_106 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_41

]]></Node>
<StgValue><ssdm name="transition_addr_106"/></StgValue>
</operation>

<operation id="3907" st_id="260" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3088" bw="64" op_0_bw="12">
<![CDATA[
.split2:1217 %transition_load_106 = load i12 %transition_addr_106

]]></Node>
<StgValue><ssdm name="transition_load_106"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="3908" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2002" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:131 %or_ln62_48 = or i15 %tmp_382, i15 43

]]></Node>
<StgValue><ssdm name="or_ln62_48"/></StgValue>
</operation>

<operation id="3909" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2003" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:132 %tmp_426 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_48

]]></Node>
<StgValue><ssdm name="tmp_426"/></StgValue>
</operation>

<operation id="3910" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:133 %llike_addr_111 = getelementptr i64 %llike, i64 0, i64 %tmp_426

]]></Node>
<StgValue><ssdm name="llike_addr_111"/></StgValue>
</operation>

<operation id="3911" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2502" bw="64" op_0_bw="64">
<![CDATA[
.split2:631 %bitcast_ln63_34 = bitcast i64 %p_3_16

]]></Node>
<StgValue><ssdm name="bitcast_ln63_34"/></StgValue>
</operation>

<operation id="3912" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2503" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:632 %tmp_242 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_34, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="3913" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2504" bw="52" op_0_bw="64">
<![CDATA[
.split2:633 %trunc_ln63_34 = trunc i64 %bitcast_ln63_34

]]></Node>
<StgValue><ssdm name="trunc_ln63_34"/></StgValue>
</operation>

<operation id="3914" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="64" op_0_bw="64">
<![CDATA[
.split2:634 %bitcast_ln63_35 = bitcast i64 %select_ln63_30

]]></Node>
<StgValue><ssdm name="bitcast_ln63_35"/></StgValue>
</operation>

<operation id="3915" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:635 %tmp_243 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_35, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="3916" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2507" bw="52" op_0_bw="64">
<![CDATA[
.split2:636 %trunc_ln63_35 = trunc i64 %bitcast_ln63_35

]]></Node>
<StgValue><ssdm name="trunc_ln63_35"/></StgValue>
</operation>

<operation id="3917" st_id="261" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2508" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:637 %icmp_ln63_68 = icmp_ne  i11 %tmp_242, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_68"/></StgValue>
</operation>

<operation id="3918" st_id="261" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2509" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:638 %icmp_ln63_69 = icmp_eq  i52 %trunc_ln63_34, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_69"/></StgValue>
</operation>

<operation id="3919" st_id="261" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:639 %or_ln63_65 = or i1 %icmp_ln63_69, i1 %icmp_ln63_68

]]></Node>
<StgValue><ssdm name="or_ln63_65"/></StgValue>
</operation>

<operation id="3920" st_id="261" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2511" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:640 %icmp_ln63_70 = icmp_ne  i11 %tmp_243, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_70"/></StgValue>
</operation>

<operation id="3921" st_id="261" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2512" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:641 %icmp_ln63_71 = icmp_eq  i52 %trunc_ln63_35, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_71"/></StgValue>
</operation>

<operation id="3922" st_id="261" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:642 %or_ln63_66 = or i1 %icmp_ln63_71, i1 %icmp_ln63_70

]]></Node>
<StgValue><ssdm name="or_ln63_66"/></StgValue>
</operation>

<operation id="3923" st_id="261" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:643 %and_ln63_34 = and i1 %or_ln63_65, i1 %or_ln63_66

]]></Node>
<StgValue><ssdm name="and_ln63_34"/></StgValue>
</operation>

<operation id="3924" st_id="261" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:644 %tmp_244 = fcmp_olt  i64 %p_3_16, i64 %select_ln63_30

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="3925" st_id="261" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:645 %and_ln63_35 = and i1 %and_ln63_34, i1 %tmp_244

]]></Node>
<StgValue><ssdm name="and_ln63_35"/></StgValue>
</operation>

<operation id="3926" st_id="261" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2517" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:646 %select_ln63_33 = select i1 %and_ln63_35, i64 %p_3_16, i64 %select_ln63_30

]]></Node>
<StgValue><ssdm name="select_ln63_33"/></StgValue>
</operation>

<operation id="3927" st_id="261" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2966" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1095 %p_3_35 = dadd i64 %llike_load_103, i64 %bitcast_ln62_36

]]></Node>
<StgValue><ssdm name="p_3_35"/></StgValue>
</operation>

<operation id="3928" st_id="261" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2992" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1121 %p_3_36 = dadd i64 %llike_load_104, i64 %bitcast_ln62_37

]]></Node>
<StgValue><ssdm name="p_3_36"/></StgValue>
</operation>

<operation id="3929" st_id="261" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3015" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1144 %p_3_37 = dadd i64 %llike_load_105, i64 %bitcast_ln62_38

]]></Node>
<StgValue><ssdm name="p_3_37"/></StgValue>
</operation>

<operation id="3930" st_id="261" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3041" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1170 %p_3_38 = dadd i64 %llike_load_106, i64 %bitcast_ln62_39

]]></Node>
<StgValue><ssdm name="p_3_38"/></StgValue>
</operation>

<operation id="3931" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3063" bw="64" op_0_bw="64">
<![CDATA[
.split2:1192 %bitcast_ln62_40 = bitcast i64 %transition_load_105

]]></Node>
<StgValue><ssdm name="bitcast_ln62_40"/></StgValue>
</operation>

<operation id="3932" st_id="261" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3064" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1193 %p_3_39 = dadd i64 %llike_load_107, i64 %bitcast_ln62_40

]]></Node>
<StgValue><ssdm name="p_3_39"/></StgValue>
</operation>

<operation id="3933" st_id="261" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3084" bw="64" op_0_bw="14">
<![CDATA[
.split2:1213 %llike_load_108 = load i14 %llike_addr_110

]]></Node>
<StgValue><ssdm name="llike_load_108"/></StgValue>
</operation>

<operation id="3934" st_id="261" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3088" bw="64" op_0_bw="12">
<![CDATA[
.split2:1217 %transition_load_106 = load i12 %transition_addr_106

]]></Node>
<StgValue><ssdm name="transition_load_106"/></StgValue>
</operation>

<operation id="3935" st_id="261" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3107" bw="64" op_0_bw="14">
<![CDATA[
.split2:1236 %llike_load_109 = load i14 %llike_addr_111

]]></Node>
<StgValue><ssdm name="llike_load_109"/></StgValue>
</operation>

<operation id="3936" st_id="261" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3108" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split2:1237 %add_ln62_29 = add i12 %zext_ln60, i12 2752

]]></Node>
<StgValue><ssdm name="add_ln62_29"/></StgValue>
</operation>

<operation id="3937" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3109" bw="64" op_0_bw="12">
<![CDATA[
.split2:1238 %zext_ln62_42 = zext i12 %add_ln62_29

]]></Node>
<StgValue><ssdm name="zext_ln62_42"/></StgValue>
</operation>

<operation id="3938" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3110" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1239 %transition_addr_107 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_42

]]></Node>
<StgValue><ssdm name="transition_addr_107"/></StgValue>
</operation>

<operation id="3939" st_id="261" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3111" bw="64" op_0_bw="12">
<![CDATA[
.split2:1240 %transition_load_107 = load i12 %transition_addr_107

]]></Node>
<StgValue><ssdm name="transition_load_107"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="3940" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:134 %or_ln62_49 = or i15 %tmp_382, i15 44

]]></Node>
<StgValue><ssdm name="or_ln62_49"/></StgValue>
</operation>

<operation id="3941" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2006" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:135 %tmp_427 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_49

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="3942" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:136 %llike_addr_112 = getelementptr i64 %llike, i64 0, i64 %tmp_427

]]></Node>
<StgValue><ssdm name="llike_addr_112"/></StgValue>
</operation>

<operation id="3943" st_id="262" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2538" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:667 %tmp_247 = fcmp_olt  i64 %p_3_17, i64 %select_ln63_33

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="3944" st_id="262" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2992" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1121 %p_3_36 = dadd i64 %llike_load_104, i64 %bitcast_ln62_37

]]></Node>
<StgValue><ssdm name="p_3_36"/></StgValue>
</operation>

<operation id="3945" st_id="262" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3015" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1144 %p_3_37 = dadd i64 %llike_load_105, i64 %bitcast_ln62_38

]]></Node>
<StgValue><ssdm name="p_3_37"/></StgValue>
</operation>

<operation id="3946" st_id="262" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3041" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1170 %p_3_38 = dadd i64 %llike_load_106, i64 %bitcast_ln62_39

]]></Node>
<StgValue><ssdm name="p_3_38"/></StgValue>
</operation>

<operation id="3947" st_id="262" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3064" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1193 %p_3_39 = dadd i64 %llike_load_107, i64 %bitcast_ln62_40

]]></Node>
<StgValue><ssdm name="p_3_39"/></StgValue>
</operation>

<operation id="3948" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3089" bw="64" op_0_bw="64">
<![CDATA[
.split2:1218 %bitcast_ln62_41 = bitcast i64 %transition_load_106

]]></Node>
<StgValue><ssdm name="bitcast_ln62_41"/></StgValue>
</operation>

<operation id="3949" st_id="262" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3090" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1219 %p_3_40 = dadd i64 %llike_load_108, i64 %bitcast_ln62_41

]]></Node>
<StgValue><ssdm name="p_3_40"/></StgValue>
</operation>

<operation id="3950" st_id="262" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3107" bw="64" op_0_bw="14">
<![CDATA[
.split2:1236 %llike_load_109 = load i14 %llike_addr_111

]]></Node>
<StgValue><ssdm name="llike_load_109"/></StgValue>
</operation>

<operation id="3951" st_id="262" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3111" bw="64" op_0_bw="12">
<![CDATA[
.split2:1240 %transition_load_107 = load i12 %transition_addr_107

]]></Node>
<StgValue><ssdm name="transition_load_107"/></StgValue>
</operation>

<operation id="3952" st_id="262" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3133" bw="64" op_0_bw="14">
<![CDATA[
.split2:1262 %llike_load_110 = load i14 %llike_addr_112

]]></Node>
<StgValue><ssdm name="llike_load_110"/></StgValue>
</operation>

<operation id="3953" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3134" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
.split2:1263 %or_ln62_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 11, i8 %empty_27

]]></Node>
<StgValue><ssdm name="or_ln62_s"/></StgValue>
</operation>

<operation id="3954" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3135" bw="64" op_0_bw="12">
<![CDATA[
.split2:1264 %zext_ln62_43 = zext i12 %or_ln62_s

]]></Node>
<StgValue><ssdm name="zext_ln62_43"/></StgValue>
</operation>

<operation id="3955" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3136" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1265 %transition_addr_108 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_43

]]></Node>
<StgValue><ssdm name="transition_addr_108"/></StgValue>
</operation>

<operation id="3956" st_id="262" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3137" bw="64" op_0_bw="12">
<![CDATA[
.split2:1266 %transition_load_108 = load i12 %transition_addr_108

]]></Node>
<StgValue><ssdm name="transition_load_108"/></StgValue>
</operation>

<operation id="3957" st_id="262" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3576" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split2:1705 %xor_ln62 = xor i8 %empty_27, i8 128

]]></Node>
<StgValue><ssdm name="xor_ln62"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="3958" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2008" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:137 %or_ln62_50 = or i15 %tmp_382, i15 45

]]></Node>
<StgValue><ssdm name="or_ln62_50"/></StgValue>
</operation>

<operation id="3959" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:138 %tmp_428 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_50

]]></Node>
<StgValue><ssdm name="tmp_428"/></StgValue>
</operation>

<operation id="3960" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:139 %llike_addr_113 = getelementptr i64 %llike, i64 0, i64 %tmp_428

]]></Node>
<StgValue><ssdm name="llike_addr_113"/></StgValue>
</operation>

<operation id="3961" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2525" bw="64" op_0_bw="64">
<![CDATA[
.split2:654 %bitcast_ln63_36 = bitcast i64 %p_3_17

]]></Node>
<StgValue><ssdm name="bitcast_ln63_36"/></StgValue>
</operation>

<operation id="3962" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2526" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:655 %tmp_245 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_36, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="3963" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2527" bw="52" op_0_bw="64">
<![CDATA[
.split2:656 %trunc_ln63_36 = trunc i64 %bitcast_ln63_36

]]></Node>
<StgValue><ssdm name="trunc_ln63_36"/></StgValue>
</operation>

<operation id="3964" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2528" bw="64" op_0_bw="64">
<![CDATA[
.split2:657 %bitcast_ln63_37 = bitcast i64 %select_ln63_33

]]></Node>
<StgValue><ssdm name="bitcast_ln63_37"/></StgValue>
</operation>

<operation id="3965" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2529" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:658 %tmp_246 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_37, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="3966" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2530" bw="52" op_0_bw="64">
<![CDATA[
.split2:659 %trunc_ln63_37 = trunc i64 %bitcast_ln63_37

]]></Node>
<StgValue><ssdm name="trunc_ln63_37"/></StgValue>
</operation>

<operation id="3967" st_id="263" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2531" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:660 %icmp_ln63_72 = icmp_ne  i11 %tmp_245, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_72"/></StgValue>
</operation>

<operation id="3968" st_id="263" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2532" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:661 %icmp_ln63_73 = icmp_eq  i52 %trunc_ln63_36, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_73"/></StgValue>
</operation>

<operation id="3969" st_id="263" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:662 %or_ln63_67 = or i1 %icmp_ln63_73, i1 %icmp_ln63_72

]]></Node>
<StgValue><ssdm name="or_ln63_67"/></StgValue>
</operation>

<operation id="3970" st_id="263" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2534" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:663 %icmp_ln63_74 = icmp_ne  i11 %tmp_246, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_74"/></StgValue>
</operation>

<operation id="3971" st_id="263" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2535" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:664 %icmp_ln63_75 = icmp_eq  i52 %trunc_ln63_37, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_75"/></StgValue>
</operation>

<operation id="3972" st_id="263" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:665 %or_ln63_68 = or i1 %icmp_ln63_75, i1 %icmp_ln63_74

]]></Node>
<StgValue><ssdm name="or_ln63_68"/></StgValue>
</operation>

<operation id="3973" st_id="263" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:666 %and_ln63_36 = and i1 %or_ln63_67, i1 %or_ln63_68

]]></Node>
<StgValue><ssdm name="and_ln63_36"/></StgValue>
</operation>

<operation id="3974" st_id="263" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2538" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:667 %tmp_247 = fcmp_olt  i64 %p_3_17, i64 %select_ln63_33

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="3975" st_id="263" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:668 %and_ln63_37 = and i1 %and_ln63_36, i1 %tmp_247

]]></Node>
<StgValue><ssdm name="and_ln63_37"/></StgValue>
</operation>

<operation id="3976" st_id="263" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2540" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:669 %select_ln63_34 = select i1 %and_ln63_37, i64 %p_3_17, i64 %select_ln63_33

]]></Node>
<StgValue><ssdm name="select_ln63_34"/></StgValue>
</operation>

<operation id="3977" st_id="263" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2541" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split2:670 %select_ln63_35 = select i1 %and_ln63_37, i5 19, i5 18

]]></Node>
<StgValue><ssdm name="select_ln63_35"/></StgValue>
</operation>

<operation id="3978" st_id="263" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:671 %or_ln63_8 = or i1 %and_ln63_37, i1 %and_ln63_35

]]></Node>
<StgValue><ssdm name="or_ln63_8"/></StgValue>
</operation>

<operation id="3979" st_id="263" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2543" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split2:672 %select_ln63_36 = select i1 %or_ln63_8, i5 %select_ln63_35, i5 %select_ln63_32

]]></Node>
<StgValue><ssdm name="select_ln63_36"/></StgValue>
</operation>

<operation id="3980" st_id="263" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3015" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1144 %p_3_37 = dadd i64 %llike_load_105, i64 %bitcast_ln62_38

]]></Node>
<StgValue><ssdm name="p_3_37"/></StgValue>
</operation>

<operation id="3981" st_id="263" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3041" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1170 %p_3_38 = dadd i64 %llike_load_106, i64 %bitcast_ln62_39

]]></Node>
<StgValue><ssdm name="p_3_38"/></StgValue>
</operation>

<operation id="3982" st_id="263" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3064" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1193 %p_3_39 = dadd i64 %llike_load_107, i64 %bitcast_ln62_40

]]></Node>
<StgValue><ssdm name="p_3_39"/></StgValue>
</operation>

<operation id="3983" st_id="263" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3090" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1219 %p_3_40 = dadd i64 %llike_load_108, i64 %bitcast_ln62_41

]]></Node>
<StgValue><ssdm name="p_3_40"/></StgValue>
</operation>

<operation id="3984" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3112" bw="64" op_0_bw="64">
<![CDATA[
.split2:1241 %bitcast_ln62_42 = bitcast i64 %transition_load_107

]]></Node>
<StgValue><ssdm name="bitcast_ln62_42"/></StgValue>
</operation>

<operation id="3985" st_id="263" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1242 %p_3_41 = dadd i64 %llike_load_109, i64 %bitcast_ln62_42

]]></Node>
<StgValue><ssdm name="p_3_41"/></StgValue>
</operation>

<operation id="3986" st_id="263" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3133" bw="64" op_0_bw="14">
<![CDATA[
.split2:1262 %llike_load_110 = load i14 %llike_addr_112

]]></Node>
<StgValue><ssdm name="llike_load_110"/></StgValue>
</operation>

<operation id="3987" st_id="263" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3137" bw="64" op_0_bw="12">
<![CDATA[
.split2:1266 %transition_load_108 = load i12 %transition_addr_108

]]></Node>
<StgValue><ssdm name="transition_load_108"/></StgValue>
</operation>

<operation id="3988" st_id="263" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3156" bw="64" op_0_bw="14">
<![CDATA[
.split2:1285 %llike_load_111 = load i14 %llike_addr_113

]]></Node>
<StgValue><ssdm name="llike_load_111"/></StgValue>
</operation>

<operation id="3989" st_id="263" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3157" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split2:1286 %add_ln62_30 = add i12 %zext_ln60, i12 2880

]]></Node>
<StgValue><ssdm name="add_ln62_30"/></StgValue>
</operation>

<operation id="3990" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3158" bw="64" op_0_bw="12">
<![CDATA[
.split2:1287 %zext_ln62_44 = zext i12 %add_ln62_30

]]></Node>
<StgValue><ssdm name="zext_ln62_44"/></StgValue>
</operation>

<operation id="3991" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3159" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1288 %transition_addr_109 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_44

]]></Node>
<StgValue><ssdm name="transition_addr_109"/></StgValue>
</operation>

<operation id="3992" st_id="263" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3160" bw="64" op_0_bw="12">
<![CDATA[
.split2:1289 %transition_load_109 = load i12 %transition_addr_109

]]></Node>
<StgValue><ssdm name="transition_load_109"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="3993" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2011" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:140 %or_ln62_51 = or i15 %tmp_382, i15 46

]]></Node>
<StgValue><ssdm name="or_ln62_51"/></StgValue>
</operation>

<operation id="3994" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:141 %tmp_429 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_51

]]></Node>
<StgValue><ssdm name="tmp_429"/></StgValue>
</operation>

<operation id="3995" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2013" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:142 %llike_addr_114 = getelementptr i64 %llike, i64 0, i64 %tmp_429

]]></Node>
<StgValue><ssdm name="llike_addr_114"/></StgValue>
</operation>

<operation id="3996" st_id="264" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2564" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:693 %tmp_250 = fcmp_olt  i64 %p_3_18, i64 %select_ln63_34

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="3997" st_id="264" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3041" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1170 %p_3_38 = dadd i64 %llike_load_106, i64 %bitcast_ln62_39

]]></Node>
<StgValue><ssdm name="p_3_38"/></StgValue>
</operation>

<operation id="3998" st_id="264" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3064" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1193 %p_3_39 = dadd i64 %llike_load_107, i64 %bitcast_ln62_40

]]></Node>
<StgValue><ssdm name="p_3_39"/></StgValue>
</operation>

<operation id="3999" st_id="264" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3090" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1219 %p_3_40 = dadd i64 %llike_load_108, i64 %bitcast_ln62_41

]]></Node>
<StgValue><ssdm name="p_3_40"/></StgValue>
</operation>

<operation id="4000" st_id="264" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1242 %p_3_41 = dadd i64 %llike_load_109, i64 %bitcast_ln62_42

]]></Node>
<StgValue><ssdm name="p_3_41"/></StgValue>
</operation>

<operation id="4001" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3138" bw="64" op_0_bw="64">
<![CDATA[
.split2:1267 %bitcast_ln62_43 = bitcast i64 %transition_load_108

]]></Node>
<StgValue><ssdm name="bitcast_ln62_43"/></StgValue>
</operation>

<operation id="4002" st_id="264" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1268 %p_3_42 = dadd i64 %llike_load_110, i64 %bitcast_ln62_43

]]></Node>
<StgValue><ssdm name="p_3_42"/></StgValue>
</operation>

<operation id="4003" st_id="264" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3156" bw="64" op_0_bw="14">
<![CDATA[
.split2:1285 %llike_load_111 = load i14 %llike_addr_113

]]></Node>
<StgValue><ssdm name="llike_load_111"/></StgValue>
</operation>

<operation id="4004" st_id="264" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3160" bw="64" op_0_bw="12">
<![CDATA[
.split2:1289 %transition_load_109 = load i12 %transition_addr_109

]]></Node>
<StgValue><ssdm name="transition_load_109"/></StgValue>
</operation>

<operation id="4005" st_id="264" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3182" bw="64" op_0_bw="14">
<![CDATA[
.split2:1311 %llike_load_112 = load i14 %llike_addr_114

]]></Node>
<StgValue><ssdm name="llike_load_112"/></StgValue>
</operation>

<operation id="4006" st_id="264" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3183" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split2:1312 %add_ln62_31 = add i12 %zext_ln60, i12 2944

]]></Node>
<StgValue><ssdm name="add_ln62_31"/></StgValue>
</operation>

<operation id="4007" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3184" bw="64" op_0_bw="12">
<![CDATA[
.split2:1313 %zext_ln62_45 = zext i12 %add_ln62_31

]]></Node>
<StgValue><ssdm name="zext_ln62_45"/></StgValue>
</operation>

<operation id="4008" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3185" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1314 %transition_addr_110 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_45

]]></Node>
<StgValue><ssdm name="transition_addr_110"/></StgValue>
</operation>

<operation id="4009" st_id="264" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3186" bw="64" op_0_bw="12">
<![CDATA[
.split2:1315 %transition_load_110 = load i12 %transition_addr_110

]]></Node>
<StgValue><ssdm name="transition_load_110"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="4010" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2014" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:143 %or_ln62_52 = or i15 %tmp_382, i15 47

]]></Node>
<StgValue><ssdm name="or_ln62_52"/></StgValue>
</operation>

<operation id="4011" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2015" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:144 %tmp_430 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_52

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="4012" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:145 %llike_addr_115 = getelementptr i64 %llike, i64 0, i64 %tmp_430

]]></Node>
<StgValue><ssdm name="llike_addr_115"/></StgValue>
</operation>

<operation id="4013" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2551" bw="64" op_0_bw="64">
<![CDATA[
.split2:680 %bitcast_ln63_38 = bitcast i64 %p_3_18

]]></Node>
<StgValue><ssdm name="bitcast_ln63_38"/></StgValue>
</operation>

<operation id="4014" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:681 %tmp_248 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_38, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="4015" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2553" bw="52" op_0_bw="64">
<![CDATA[
.split2:682 %trunc_ln63_38 = trunc i64 %bitcast_ln63_38

]]></Node>
<StgValue><ssdm name="trunc_ln63_38"/></StgValue>
</operation>

<operation id="4016" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2554" bw="64" op_0_bw="64">
<![CDATA[
.split2:683 %bitcast_ln63_39 = bitcast i64 %select_ln63_34

]]></Node>
<StgValue><ssdm name="bitcast_ln63_39"/></StgValue>
</operation>

<operation id="4017" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2555" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:684 %tmp_249 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_39, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="4018" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="52" op_0_bw="64">
<![CDATA[
.split2:685 %trunc_ln63_39 = trunc i64 %bitcast_ln63_39

]]></Node>
<StgValue><ssdm name="trunc_ln63_39"/></StgValue>
</operation>

<operation id="4019" st_id="265" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2557" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:686 %icmp_ln63_76 = icmp_ne  i11 %tmp_248, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_76"/></StgValue>
</operation>

<operation id="4020" st_id="265" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2558" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:687 %icmp_ln63_77 = icmp_eq  i52 %trunc_ln63_38, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_77"/></StgValue>
</operation>

<operation id="4021" st_id="265" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:688 %or_ln63_69 = or i1 %icmp_ln63_77, i1 %icmp_ln63_76

]]></Node>
<StgValue><ssdm name="or_ln63_69"/></StgValue>
</operation>

<operation id="4022" st_id="265" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2560" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:689 %icmp_ln63_78 = icmp_ne  i11 %tmp_249, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_78"/></StgValue>
</operation>

<operation id="4023" st_id="265" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2561" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:690 %icmp_ln63_79 = icmp_eq  i52 %trunc_ln63_39, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_79"/></StgValue>
</operation>

<operation id="4024" st_id="265" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:691 %or_ln63_70 = or i1 %icmp_ln63_79, i1 %icmp_ln63_78

]]></Node>
<StgValue><ssdm name="or_ln63_70"/></StgValue>
</operation>

<operation id="4025" st_id="265" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:692 %and_ln63_38 = and i1 %or_ln63_69, i1 %or_ln63_70

]]></Node>
<StgValue><ssdm name="and_ln63_38"/></StgValue>
</operation>

<operation id="4026" st_id="265" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2564" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:693 %tmp_250 = fcmp_olt  i64 %p_3_18, i64 %select_ln63_34

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="4027" st_id="265" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:694 %and_ln63_39 = and i1 %and_ln63_38, i1 %tmp_250

]]></Node>
<StgValue><ssdm name="and_ln63_39"/></StgValue>
</operation>

<operation id="4028" st_id="265" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2566" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:695 %select_ln63_37 = select i1 %and_ln63_39, i64 %p_3_18, i64 %select_ln63_34

]]></Node>
<StgValue><ssdm name="select_ln63_37"/></StgValue>
</operation>

<operation id="4029" st_id="265" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3064" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1193 %p_3_39 = dadd i64 %llike_load_107, i64 %bitcast_ln62_40

]]></Node>
<StgValue><ssdm name="p_3_39"/></StgValue>
</operation>

<operation id="4030" st_id="265" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3090" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1219 %p_3_40 = dadd i64 %llike_load_108, i64 %bitcast_ln62_41

]]></Node>
<StgValue><ssdm name="p_3_40"/></StgValue>
</operation>

<operation id="4031" st_id="265" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1242 %p_3_41 = dadd i64 %llike_load_109, i64 %bitcast_ln62_42

]]></Node>
<StgValue><ssdm name="p_3_41"/></StgValue>
</operation>

<operation id="4032" st_id="265" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1268 %p_3_42 = dadd i64 %llike_load_110, i64 %bitcast_ln62_43

]]></Node>
<StgValue><ssdm name="p_3_42"/></StgValue>
</operation>

<operation id="4033" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3161" bw="64" op_0_bw="64">
<![CDATA[
.split2:1290 %bitcast_ln62_44 = bitcast i64 %transition_load_109

]]></Node>
<StgValue><ssdm name="bitcast_ln62_44"/></StgValue>
</operation>

<operation id="4034" st_id="265" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1291 %p_3_43 = dadd i64 %llike_load_111, i64 %bitcast_ln62_44

]]></Node>
<StgValue><ssdm name="p_3_43"/></StgValue>
</operation>

<operation id="4035" st_id="265" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3182" bw="64" op_0_bw="14">
<![CDATA[
.split2:1311 %llike_load_112 = load i14 %llike_addr_114

]]></Node>
<StgValue><ssdm name="llike_load_112"/></StgValue>
</operation>

<operation id="4036" st_id="265" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3186" bw="64" op_0_bw="12">
<![CDATA[
.split2:1315 %transition_load_110 = load i12 %transition_addr_110

]]></Node>
<StgValue><ssdm name="transition_load_110"/></StgValue>
</operation>

<operation id="4037" st_id="265" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3205" bw="64" op_0_bw="14">
<![CDATA[
.split2:1334 %llike_load_113 = load i14 %llike_addr_115

]]></Node>
<StgValue><ssdm name="llike_load_113"/></StgValue>
</operation>

<operation id="4038" st_id="265" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3206" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split2:1335 %add_ln62_32 = add i12 %zext_ln60, i12 3008

]]></Node>
<StgValue><ssdm name="add_ln62_32"/></StgValue>
</operation>

<operation id="4039" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3207" bw="64" op_0_bw="12">
<![CDATA[
.split2:1336 %zext_ln62_46 = zext i12 %add_ln62_32

]]></Node>
<StgValue><ssdm name="zext_ln62_46"/></StgValue>
</operation>

<operation id="4040" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3208" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1337 %transition_addr_111 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_46

]]></Node>
<StgValue><ssdm name="transition_addr_111"/></StgValue>
</operation>

<operation id="4041" st_id="265" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3209" bw="64" op_0_bw="12">
<![CDATA[
.split2:1338 %transition_load_111 = load i12 %transition_addr_111

]]></Node>
<StgValue><ssdm name="transition_load_111"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="4042" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:146 %or_ln62_53 = or i15 %tmp_382, i15 48

]]></Node>
<StgValue><ssdm name="or_ln62_53"/></StgValue>
</operation>

<operation id="4043" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:147 %tmp_431 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_53

]]></Node>
<StgValue><ssdm name="tmp_431"/></StgValue>
</operation>

<operation id="4044" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:148 %llike_addr_116 = getelementptr i64 %llike, i64 0, i64 %tmp_431

]]></Node>
<StgValue><ssdm name="llike_addr_116"/></StgValue>
</operation>

<operation id="4045" st_id="266" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2587" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:716 %tmp_253 = fcmp_olt  i64 %p_3_19, i64 %select_ln63_37

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="4046" st_id="266" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3090" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1219 %p_3_40 = dadd i64 %llike_load_108, i64 %bitcast_ln62_41

]]></Node>
<StgValue><ssdm name="p_3_40"/></StgValue>
</operation>

<operation id="4047" st_id="266" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1242 %p_3_41 = dadd i64 %llike_load_109, i64 %bitcast_ln62_42

]]></Node>
<StgValue><ssdm name="p_3_41"/></StgValue>
</operation>

<operation id="4048" st_id="266" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1268 %p_3_42 = dadd i64 %llike_load_110, i64 %bitcast_ln62_43

]]></Node>
<StgValue><ssdm name="p_3_42"/></StgValue>
</operation>

<operation id="4049" st_id="266" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1291 %p_3_43 = dadd i64 %llike_load_111, i64 %bitcast_ln62_44

]]></Node>
<StgValue><ssdm name="p_3_43"/></StgValue>
</operation>

<operation id="4050" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3187" bw="64" op_0_bw="64">
<![CDATA[
.split2:1316 %bitcast_ln62_45 = bitcast i64 %transition_load_110

]]></Node>
<StgValue><ssdm name="bitcast_ln62_45"/></StgValue>
</operation>

<operation id="4051" st_id="266" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1317 %p_3_44 = dadd i64 %llike_load_112, i64 %bitcast_ln62_45

]]></Node>
<StgValue><ssdm name="p_3_44"/></StgValue>
</operation>

<operation id="4052" st_id="266" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3205" bw="64" op_0_bw="14">
<![CDATA[
.split2:1334 %llike_load_113 = load i14 %llike_addr_115

]]></Node>
<StgValue><ssdm name="llike_load_113"/></StgValue>
</operation>

<operation id="4053" st_id="266" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3209" bw="64" op_0_bw="12">
<![CDATA[
.split2:1338 %transition_load_111 = load i12 %transition_addr_111

]]></Node>
<StgValue><ssdm name="transition_load_111"/></StgValue>
</operation>

<operation id="4054" st_id="266" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3231" bw="64" op_0_bw="14">
<![CDATA[
.split2:1360 %llike_load_114 = load i14 %llike_addr_116

]]></Node>
<StgValue><ssdm name="llike_load_114"/></StgValue>
</operation>

<operation id="4055" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3232" bw="12" op_0_bw="11">
<![CDATA[
.split2:1361 %sext_ln62_6 = sext i11 %or_ln62_3

]]></Node>
<StgValue><ssdm name="sext_ln62_6"/></StgValue>
</operation>

<operation id="4056" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3233" bw="64" op_0_bw="12">
<![CDATA[
.split2:1362 %zext_ln62_52 = zext i12 %sext_ln62_6

]]></Node>
<StgValue><ssdm name="zext_ln62_52"/></StgValue>
</operation>

<operation id="4057" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3234" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1363 %transition_addr_112 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_52

]]></Node>
<StgValue><ssdm name="transition_addr_112"/></StgValue>
</operation>

<operation id="4058" st_id="266" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3235" bw="64" op_0_bw="12">
<![CDATA[
.split2:1364 %transition_load_112 = load i12 %transition_addr_112

]]></Node>
<StgValue><ssdm name="transition_load_112"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="4059" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:149 %or_ln62_54 = or i15 %tmp_382, i15 49

]]></Node>
<StgValue><ssdm name="or_ln62_54"/></StgValue>
</operation>

<operation id="4060" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2021" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:150 %tmp_432 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_54

]]></Node>
<StgValue><ssdm name="tmp_432"/></StgValue>
</operation>

<operation id="4061" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:151 %llike_addr_117 = getelementptr i64 %llike, i64 0, i64 %tmp_432

]]></Node>
<StgValue><ssdm name="llike_addr_117"/></StgValue>
</operation>

<operation id="4062" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="64" op_0_bw="64">
<![CDATA[
.split2:703 %bitcast_ln63_40 = bitcast i64 %p_3_19

]]></Node>
<StgValue><ssdm name="bitcast_ln63_40"/></StgValue>
</operation>

<operation id="4063" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2575" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:704 %tmp_251 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_40, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="4064" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2576" bw="52" op_0_bw="64">
<![CDATA[
.split2:705 %trunc_ln63_40 = trunc i64 %bitcast_ln63_40

]]></Node>
<StgValue><ssdm name="trunc_ln63_40"/></StgValue>
</operation>

<operation id="4065" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2577" bw="64" op_0_bw="64">
<![CDATA[
.split2:706 %bitcast_ln63_41 = bitcast i64 %select_ln63_37

]]></Node>
<StgValue><ssdm name="bitcast_ln63_41"/></StgValue>
</operation>

<operation id="4066" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2578" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:707 %tmp_252 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_41, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="4067" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2579" bw="52" op_0_bw="64">
<![CDATA[
.split2:708 %trunc_ln63_41 = trunc i64 %bitcast_ln63_41

]]></Node>
<StgValue><ssdm name="trunc_ln63_41"/></StgValue>
</operation>

<operation id="4068" st_id="267" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2580" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:709 %icmp_ln63_80 = icmp_ne  i11 %tmp_251, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_80"/></StgValue>
</operation>

<operation id="4069" st_id="267" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2581" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:710 %icmp_ln63_81 = icmp_eq  i52 %trunc_ln63_40, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_81"/></StgValue>
</operation>

<operation id="4070" st_id="267" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:711 %or_ln63_71 = or i1 %icmp_ln63_81, i1 %icmp_ln63_80

]]></Node>
<StgValue><ssdm name="or_ln63_71"/></StgValue>
</operation>

<operation id="4071" st_id="267" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2583" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:712 %icmp_ln63_82 = icmp_ne  i11 %tmp_252, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_82"/></StgValue>
</operation>

<operation id="4072" st_id="267" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2584" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:713 %icmp_ln63_83 = icmp_eq  i52 %trunc_ln63_41, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_83"/></StgValue>
</operation>

<operation id="4073" st_id="267" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2585" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:714 %or_ln63_72 = or i1 %icmp_ln63_83, i1 %icmp_ln63_82

]]></Node>
<StgValue><ssdm name="or_ln63_72"/></StgValue>
</operation>

<operation id="4074" st_id="267" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2586" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:715 %and_ln63_40 = and i1 %or_ln63_71, i1 %or_ln63_72

]]></Node>
<StgValue><ssdm name="and_ln63_40"/></StgValue>
</operation>

<operation id="4075" st_id="267" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2587" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:716 %tmp_253 = fcmp_olt  i64 %p_3_19, i64 %select_ln63_37

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="4076" st_id="267" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2588" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:717 %and_ln63_41 = and i1 %and_ln63_40, i1 %tmp_253

]]></Node>
<StgValue><ssdm name="and_ln63_41"/></StgValue>
</operation>

<operation id="4077" st_id="267" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2589" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:718 %select_ln63_38 = select i1 %and_ln63_41, i64 %p_3_19, i64 %select_ln63_37

]]></Node>
<StgValue><ssdm name="select_ln63_38"/></StgValue>
</operation>

<operation id="4078" st_id="267" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2590" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split2:719 %select_ln63_39 = select i1 %and_ln63_41, i5 21, i5 20

]]></Node>
<StgValue><ssdm name="select_ln63_39"/></StgValue>
</operation>

<operation id="4079" st_id="267" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:720 %or_ln63_9 = or i1 %and_ln63_41, i1 %and_ln63_39

]]></Node>
<StgValue><ssdm name="or_ln63_9"/></StgValue>
</operation>

<operation id="4080" st_id="267" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2592" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split2:721 %select_ln63_40 = select i1 %or_ln63_9, i5 %select_ln63_39, i5 %select_ln63_36

]]></Node>
<StgValue><ssdm name="select_ln63_40"/></StgValue>
</operation>

<operation id="4081" st_id="267" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1242 %p_3_41 = dadd i64 %llike_load_109, i64 %bitcast_ln62_42

]]></Node>
<StgValue><ssdm name="p_3_41"/></StgValue>
</operation>

<operation id="4082" st_id="267" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1268 %p_3_42 = dadd i64 %llike_load_110, i64 %bitcast_ln62_43

]]></Node>
<StgValue><ssdm name="p_3_42"/></StgValue>
</operation>

<operation id="4083" st_id="267" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1291 %p_3_43 = dadd i64 %llike_load_111, i64 %bitcast_ln62_44

]]></Node>
<StgValue><ssdm name="p_3_43"/></StgValue>
</operation>

<operation id="4084" st_id="267" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1317 %p_3_44 = dadd i64 %llike_load_112, i64 %bitcast_ln62_45

]]></Node>
<StgValue><ssdm name="p_3_44"/></StgValue>
</operation>

<operation id="4085" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3210" bw="64" op_0_bw="64">
<![CDATA[
.split2:1339 %bitcast_ln62_46 = bitcast i64 %transition_load_111

]]></Node>
<StgValue><ssdm name="bitcast_ln62_46"/></StgValue>
</operation>

<operation id="4086" st_id="267" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1340 %p_3_45 = dadd i64 %llike_load_113, i64 %bitcast_ln62_46

]]></Node>
<StgValue><ssdm name="p_3_45"/></StgValue>
</operation>

<operation id="4087" st_id="267" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3231" bw="64" op_0_bw="14">
<![CDATA[
.split2:1360 %llike_load_114 = load i14 %llike_addr_116

]]></Node>
<StgValue><ssdm name="llike_load_114"/></StgValue>
</operation>

<operation id="4088" st_id="267" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3235" bw="64" op_0_bw="12">
<![CDATA[
.split2:1364 %transition_load_112 = load i12 %transition_addr_112

]]></Node>
<StgValue><ssdm name="transition_load_112"/></StgValue>
</operation>

<operation id="4089" st_id="267" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3254" bw="64" op_0_bw="14">
<![CDATA[
.split2:1383 %llike_load_115 = load i14 %llike_addr_117

]]></Node>
<StgValue><ssdm name="llike_load_115"/></StgValue>
</operation>

<operation id="4090" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3255" bw="12" op_0_bw="11">
<![CDATA[
.split2:1384 %sext_ln62_7 = sext i11 %add_ln62_12

]]></Node>
<StgValue><ssdm name="sext_ln62_7"/></StgValue>
</operation>

<operation id="4091" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3256" bw="64" op_0_bw="12">
<![CDATA[
.split2:1385 %zext_ln62_53 = zext i12 %sext_ln62_7

]]></Node>
<StgValue><ssdm name="zext_ln62_53"/></StgValue>
</operation>

<operation id="4092" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3257" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1386 %transition_addr_113 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_53

]]></Node>
<StgValue><ssdm name="transition_addr_113"/></StgValue>
</operation>

<operation id="4093" st_id="267" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3258" bw="64" op_0_bw="12">
<![CDATA[
.split2:1387 %transition_load_113 = load i12 %transition_addr_113

]]></Node>
<StgValue><ssdm name="transition_load_113"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="4094" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:152 %or_ln62_55 = or i15 %tmp_382, i15 50

]]></Node>
<StgValue><ssdm name="or_ln62_55"/></StgValue>
</operation>

<operation id="4095" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:153 %tmp_433 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_55

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="4096" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:154 %llike_addr_118 = getelementptr i64 %llike, i64 0, i64 %tmp_433

]]></Node>
<StgValue><ssdm name="llike_addr_118"/></StgValue>
</operation>

<operation id="4097" st_id="268" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2613" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:742 %tmp_256 = fcmp_olt  i64 %p_3_20, i64 %select_ln63_38

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="4098" st_id="268" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1268 %p_3_42 = dadd i64 %llike_load_110, i64 %bitcast_ln62_43

]]></Node>
<StgValue><ssdm name="p_3_42"/></StgValue>
</operation>

<operation id="4099" st_id="268" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1291 %p_3_43 = dadd i64 %llike_load_111, i64 %bitcast_ln62_44

]]></Node>
<StgValue><ssdm name="p_3_43"/></StgValue>
</operation>

<operation id="4100" st_id="268" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1317 %p_3_44 = dadd i64 %llike_load_112, i64 %bitcast_ln62_45

]]></Node>
<StgValue><ssdm name="p_3_44"/></StgValue>
</operation>

<operation id="4101" st_id="268" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1340 %p_3_45 = dadd i64 %llike_load_113, i64 %bitcast_ln62_46

]]></Node>
<StgValue><ssdm name="p_3_45"/></StgValue>
</operation>

<operation id="4102" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3236" bw="64" op_0_bw="64">
<![CDATA[
.split2:1365 %bitcast_ln62_47 = bitcast i64 %transition_load_112

]]></Node>
<StgValue><ssdm name="bitcast_ln62_47"/></StgValue>
</operation>

<operation id="4103" st_id="268" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1366 %p_3_46 = dadd i64 %llike_load_114, i64 %bitcast_ln62_47

]]></Node>
<StgValue><ssdm name="p_3_46"/></StgValue>
</operation>

<operation id="4104" st_id="268" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3254" bw="64" op_0_bw="14">
<![CDATA[
.split2:1383 %llike_load_115 = load i14 %llike_addr_117

]]></Node>
<StgValue><ssdm name="llike_load_115"/></StgValue>
</operation>

<operation id="4105" st_id="268" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3258" bw="64" op_0_bw="12">
<![CDATA[
.split2:1387 %transition_load_113 = load i12 %transition_addr_113

]]></Node>
<StgValue><ssdm name="transition_load_113"/></StgValue>
</operation>

<operation id="4106" st_id="268" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3280" bw="64" op_0_bw="14">
<![CDATA[
.split2:1409 %llike_load_116 = load i14 %llike_addr_118

]]></Node>
<StgValue><ssdm name="llike_load_116"/></StgValue>
</operation>

<operation id="4107" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3281" bw="12" op_0_bw="11">
<![CDATA[
.split2:1410 %sext_ln62_8 = sext i11 %add_ln62_13

]]></Node>
<StgValue><ssdm name="sext_ln62_8"/></StgValue>
</operation>

<operation id="4108" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3282" bw="64" op_0_bw="12">
<![CDATA[
.split2:1411 %zext_ln62_54 = zext i12 %sext_ln62_8

]]></Node>
<StgValue><ssdm name="zext_ln62_54"/></StgValue>
</operation>

<operation id="4109" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3283" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1412 %transition_addr_114 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_54

]]></Node>
<StgValue><ssdm name="transition_addr_114"/></StgValue>
</operation>

<operation id="4110" st_id="268" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3284" bw="64" op_0_bw="12">
<![CDATA[
.split2:1413 %transition_load_114 = load i12 %transition_addr_114

]]></Node>
<StgValue><ssdm name="transition_load_114"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="4111" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:155 %or_ln62_56 = or i15 %tmp_382, i15 51

]]></Node>
<StgValue><ssdm name="or_ln62_56"/></StgValue>
</operation>

<operation id="4112" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:156 %tmp_434 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_56

]]></Node>
<StgValue><ssdm name="tmp_434"/></StgValue>
</operation>

<operation id="4113" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2028" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:157 %llike_addr_119 = getelementptr i64 %llike, i64 0, i64 %tmp_434

]]></Node>
<StgValue><ssdm name="llike_addr_119"/></StgValue>
</operation>

<operation id="4114" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2600" bw="64" op_0_bw="64">
<![CDATA[
.split2:729 %bitcast_ln63_42 = bitcast i64 %p_3_20

]]></Node>
<StgValue><ssdm name="bitcast_ln63_42"/></StgValue>
</operation>

<operation id="4115" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2601" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:730 %tmp_254 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_42, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="4116" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2602" bw="52" op_0_bw="64">
<![CDATA[
.split2:731 %trunc_ln63_42 = trunc i64 %bitcast_ln63_42

]]></Node>
<StgValue><ssdm name="trunc_ln63_42"/></StgValue>
</operation>

<operation id="4117" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2603" bw="64" op_0_bw="64">
<![CDATA[
.split2:732 %bitcast_ln63_43 = bitcast i64 %select_ln63_38

]]></Node>
<StgValue><ssdm name="bitcast_ln63_43"/></StgValue>
</operation>

<operation id="4118" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2604" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:733 %tmp_255 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_43, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="4119" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2605" bw="52" op_0_bw="64">
<![CDATA[
.split2:734 %trunc_ln63_43 = trunc i64 %bitcast_ln63_43

]]></Node>
<StgValue><ssdm name="trunc_ln63_43"/></StgValue>
</operation>

<operation id="4120" st_id="269" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2606" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:735 %icmp_ln63_84 = icmp_ne  i11 %tmp_254, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_84"/></StgValue>
</operation>

<operation id="4121" st_id="269" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2607" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:736 %icmp_ln63_85 = icmp_eq  i52 %trunc_ln63_42, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_85"/></StgValue>
</operation>

<operation id="4122" st_id="269" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:737 %or_ln63_73 = or i1 %icmp_ln63_85, i1 %icmp_ln63_84

]]></Node>
<StgValue><ssdm name="or_ln63_73"/></StgValue>
</operation>

<operation id="4123" st_id="269" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2609" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:738 %icmp_ln63_86 = icmp_ne  i11 %tmp_255, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_86"/></StgValue>
</operation>

<operation id="4124" st_id="269" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2610" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:739 %icmp_ln63_87 = icmp_eq  i52 %trunc_ln63_43, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_87"/></StgValue>
</operation>

<operation id="4125" st_id="269" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:740 %or_ln63_74 = or i1 %icmp_ln63_87, i1 %icmp_ln63_86

]]></Node>
<StgValue><ssdm name="or_ln63_74"/></StgValue>
</operation>

<operation id="4126" st_id="269" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:741 %and_ln63_42 = and i1 %or_ln63_73, i1 %or_ln63_74

]]></Node>
<StgValue><ssdm name="and_ln63_42"/></StgValue>
</operation>

<operation id="4127" st_id="269" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2613" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:742 %tmp_256 = fcmp_olt  i64 %p_3_20, i64 %select_ln63_38

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="4128" st_id="269" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:743 %and_ln63_43 = and i1 %and_ln63_42, i1 %tmp_256

]]></Node>
<StgValue><ssdm name="and_ln63_43"/></StgValue>
</operation>

<operation id="4129" st_id="269" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2615" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:744 %select_ln63_41 = select i1 %and_ln63_43, i64 %p_3_20, i64 %select_ln63_38

]]></Node>
<StgValue><ssdm name="select_ln63_41"/></StgValue>
</operation>

<operation id="4130" st_id="269" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1291 %p_3_43 = dadd i64 %llike_load_111, i64 %bitcast_ln62_44

]]></Node>
<StgValue><ssdm name="p_3_43"/></StgValue>
</operation>

<operation id="4131" st_id="269" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1317 %p_3_44 = dadd i64 %llike_load_112, i64 %bitcast_ln62_45

]]></Node>
<StgValue><ssdm name="p_3_44"/></StgValue>
</operation>

<operation id="4132" st_id="269" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1340 %p_3_45 = dadd i64 %llike_load_113, i64 %bitcast_ln62_46

]]></Node>
<StgValue><ssdm name="p_3_45"/></StgValue>
</operation>

<operation id="4133" st_id="269" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1366 %p_3_46 = dadd i64 %llike_load_114, i64 %bitcast_ln62_47

]]></Node>
<StgValue><ssdm name="p_3_46"/></StgValue>
</operation>

<operation id="4134" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3259" bw="64" op_0_bw="64">
<![CDATA[
.split2:1388 %bitcast_ln62_48 = bitcast i64 %transition_load_113

]]></Node>
<StgValue><ssdm name="bitcast_ln62_48"/></StgValue>
</operation>

<operation id="4135" st_id="269" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1389 %p_3_47 = dadd i64 %llike_load_115, i64 %bitcast_ln62_48

]]></Node>
<StgValue><ssdm name="p_3_47"/></StgValue>
</operation>

<operation id="4136" st_id="269" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3280" bw="64" op_0_bw="14">
<![CDATA[
.split2:1409 %llike_load_116 = load i14 %llike_addr_118

]]></Node>
<StgValue><ssdm name="llike_load_116"/></StgValue>
</operation>

<operation id="4137" st_id="269" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3284" bw="64" op_0_bw="12">
<![CDATA[
.split2:1413 %transition_load_114 = load i12 %transition_addr_114

]]></Node>
<StgValue><ssdm name="transition_load_114"/></StgValue>
</operation>

<operation id="4138" st_id="269" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3303" bw="64" op_0_bw="14">
<![CDATA[
.split2:1432 %llike_load_117 = load i14 %llike_addr_119

]]></Node>
<StgValue><ssdm name="llike_load_117"/></StgValue>
</operation>

<operation id="4139" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3304" bw="12" op_0_bw="11">
<![CDATA[
.split2:1433 %sext_ln62_9 = sext i11 %add_ln62_14

]]></Node>
<StgValue><ssdm name="sext_ln62_9"/></StgValue>
</operation>

<operation id="4140" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3305" bw="64" op_0_bw="12">
<![CDATA[
.split2:1434 %zext_ln62_55 = zext i12 %sext_ln62_9

]]></Node>
<StgValue><ssdm name="zext_ln62_55"/></StgValue>
</operation>

<operation id="4141" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3306" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1435 %transition_addr_115 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_55

]]></Node>
<StgValue><ssdm name="transition_addr_115"/></StgValue>
</operation>

<operation id="4142" st_id="269" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3307" bw="64" op_0_bw="12">
<![CDATA[
.split2:1436 %transition_load_115 = load i12 %transition_addr_115

]]></Node>
<StgValue><ssdm name="transition_load_115"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="4143" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:158 %or_ln62_57 = or i15 %tmp_382, i15 52

]]></Node>
<StgValue><ssdm name="or_ln62_57"/></StgValue>
</operation>

<operation id="4144" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2030" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:159 %tmp_435 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_57

]]></Node>
<StgValue><ssdm name="tmp_435"/></StgValue>
</operation>

<operation id="4145" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2031" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:160 %llike_addr_120 = getelementptr i64 %llike, i64 0, i64 %tmp_435

]]></Node>
<StgValue><ssdm name="llike_addr_120"/></StgValue>
</operation>

<operation id="4146" st_id="270" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2636" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:765 %tmp_259 = fcmp_olt  i64 %p_3_21, i64 %select_ln63_41

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="4147" st_id="270" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1317 %p_3_44 = dadd i64 %llike_load_112, i64 %bitcast_ln62_45

]]></Node>
<StgValue><ssdm name="p_3_44"/></StgValue>
</operation>

<operation id="4148" st_id="270" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1340 %p_3_45 = dadd i64 %llike_load_113, i64 %bitcast_ln62_46

]]></Node>
<StgValue><ssdm name="p_3_45"/></StgValue>
</operation>

<operation id="4149" st_id="270" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1366 %p_3_46 = dadd i64 %llike_load_114, i64 %bitcast_ln62_47

]]></Node>
<StgValue><ssdm name="p_3_46"/></StgValue>
</operation>

<operation id="4150" st_id="270" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1389 %p_3_47 = dadd i64 %llike_load_115, i64 %bitcast_ln62_48

]]></Node>
<StgValue><ssdm name="p_3_47"/></StgValue>
</operation>

<operation id="4151" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3285" bw="64" op_0_bw="64">
<![CDATA[
.split2:1414 %bitcast_ln62_49 = bitcast i64 %transition_load_114

]]></Node>
<StgValue><ssdm name="bitcast_ln62_49"/></StgValue>
</operation>

<operation id="4152" st_id="270" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1415 %p_3_48 = dadd i64 %llike_load_116, i64 %bitcast_ln62_49

]]></Node>
<StgValue><ssdm name="p_3_48"/></StgValue>
</operation>

<operation id="4153" st_id="270" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3303" bw="64" op_0_bw="14">
<![CDATA[
.split2:1432 %llike_load_117 = load i14 %llike_addr_119

]]></Node>
<StgValue><ssdm name="llike_load_117"/></StgValue>
</operation>

<operation id="4154" st_id="270" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3307" bw="64" op_0_bw="12">
<![CDATA[
.split2:1436 %transition_load_115 = load i12 %transition_addr_115

]]></Node>
<StgValue><ssdm name="transition_load_115"/></StgValue>
</operation>

<operation id="4155" st_id="270" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3329" bw="64" op_0_bw="14">
<![CDATA[
.split2:1458 %llike_load_118 = load i14 %llike_addr_120

]]></Node>
<StgValue><ssdm name="llike_load_118"/></StgValue>
</operation>

<operation id="4156" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3330" bw="12" op_0_bw="11">
<![CDATA[
.split2:1459 %sext_ln62_10 = sext i11 %or_ln62_4

]]></Node>
<StgValue><ssdm name="sext_ln62_10"/></StgValue>
</operation>

<operation id="4157" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3331" bw="64" op_0_bw="12">
<![CDATA[
.split2:1460 %zext_ln62_56 = zext i12 %sext_ln62_10

]]></Node>
<StgValue><ssdm name="zext_ln62_56"/></StgValue>
</operation>

<operation id="4158" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3332" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1461 %transition_addr_116 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_56

]]></Node>
<StgValue><ssdm name="transition_addr_116"/></StgValue>
</operation>

<operation id="4159" st_id="270" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3333" bw="64" op_0_bw="12">
<![CDATA[
.split2:1462 %transition_load_116 = load i12 %transition_addr_116

]]></Node>
<StgValue><ssdm name="transition_load_116"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="4160" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:161 %or_ln62_58 = or i15 %tmp_382, i15 53

]]></Node>
<StgValue><ssdm name="or_ln62_58"/></StgValue>
</operation>

<operation id="4161" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:162 %tmp_436 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_58

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="4162" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:163 %llike_addr_121 = getelementptr i64 %llike, i64 0, i64 %tmp_436

]]></Node>
<StgValue><ssdm name="llike_addr_121"/></StgValue>
</operation>

<operation id="4163" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2623" bw="64" op_0_bw="64">
<![CDATA[
.split2:752 %bitcast_ln63_44 = bitcast i64 %p_3_21

]]></Node>
<StgValue><ssdm name="bitcast_ln63_44"/></StgValue>
</operation>

<operation id="4164" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2624" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:753 %tmp_257 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_44, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="4165" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2625" bw="52" op_0_bw="64">
<![CDATA[
.split2:754 %trunc_ln63_44 = trunc i64 %bitcast_ln63_44

]]></Node>
<StgValue><ssdm name="trunc_ln63_44"/></StgValue>
</operation>

<operation id="4166" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2626" bw="64" op_0_bw="64">
<![CDATA[
.split2:755 %bitcast_ln63_45 = bitcast i64 %select_ln63_41

]]></Node>
<StgValue><ssdm name="bitcast_ln63_45"/></StgValue>
</operation>

<operation id="4167" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2627" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:756 %tmp_258 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_45, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="4168" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2628" bw="52" op_0_bw="64">
<![CDATA[
.split2:757 %trunc_ln63_45 = trunc i64 %bitcast_ln63_45

]]></Node>
<StgValue><ssdm name="trunc_ln63_45"/></StgValue>
</operation>

<operation id="4169" st_id="271" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2629" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:758 %icmp_ln63_88 = icmp_ne  i11 %tmp_257, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_88"/></StgValue>
</operation>

<operation id="4170" st_id="271" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:759 %icmp_ln63_89 = icmp_eq  i52 %trunc_ln63_44, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_89"/></StgValue>
</operation>

<operation id="4171" st_id="271" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:760 %or_ln63_75 = or i1 %icmp_ln63_89, i1 %icmp_ln63_88

]]></Node>
<StgValue><ssdm name="or_ln63_75"/></StgValue>
</operation>

<operation id="4172" st_id="271" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2632" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:761 %icmp_ln63_90 = icmp_ne  i11 %tmp_258, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_90"/></StgValue>
</operation>

<operation id="4173" st_id="271" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2633" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:762 %icmp_ln63_91 = icmp_eq  i52 %trunc_ln63_45, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_91"/></StgValue>
</operation>

<operation id="4174" st_id="271" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2634" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:763 %or_ln63_76 = or i1 %icmp_ln63_91, i1 %icmp_ln63_90

]]></Node>
<StgValue><ssdm name="or_ln63_76"/></StgValue>
</operation>

<operation id="4175" st_id="271" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2635" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:764 %and_ln63_44 = and i1 %or_ln63_75, i1 %or_ln63_76

]]></Node>
<StgValue><ssdm name="and_ln63_44"/></StgValue>
</operation>

<operation id="4176" st_id="271" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2636" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:765 %tmp_259 = fcmp_olt  i64 %p_3_21, i64 %select_ln63_41

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="4177" st_id="271" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:766 %and_ln63_45 = and i1 %and_ln63_44, i1 %tmp_259

]]></Node>
<StgValue><ssdm name="and_ln63_45"/></StgValue>
</operation>

<operation id="4178" st_id="271" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2638" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:767 %select_ln63_42 = select i1 %and_ln63_45, i64 %p_3_21, i64 %select_ln63_41

]]></Node>
<StgValue><ssdm name="select_ln63_42"/></StgValue>
</operation>

<operation id="4179" st_id="271" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2639" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split2:768 %select_ln63_43 = select i1 %and_ln63_45, i5 23, i5 22

]]></Node>
<StgValue><ssdm name="select_ln63_43"/></StgValue>
</operation>

<operation id="4180" st_id="271" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2640" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:769 %or_ln63_10 = or i1 %and_ln63_45, i1 %and_ln63_43

]]></Node>
<StgValue><ssdm name="or_ln63_10"/></StgValue>
</operation>

<operation id="4181" st_id="271" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2641" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split2:770 %select_ln63_44 = select i1 %or_ln63_10, i5 %select_ln63_43, i5 %select_ln63_40

]]></Node>
<StgValue><ssdm name="select_ln63_44"/></StgValue>
</operation>

<operation id="4182" st_id="271" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1340 %p_3_45 = dadd i64 %llike_load_113, i64 %bitcast_ln62_46

]]></Node>
<StgValue><ssdm name="p_3_45"/></StgValue>
</operation>

<operation id="4183" st_id="271" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1366 %p_3_46 = dadd i64 %llike_load_114, i64 %bitcast_ln62_47

]]></Node>
<StgValue><ssdm name="p_3_46"/></StgValue>
</operation>

<operation id="4184" st_id="271" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1389 %p_3_47 = dadd i64 %llike_load_115, i64 %bitcast_ln62_48

]]></Node>
<StgValue><ssdm name="p_3_47"/></StgValue>
</operation>

<operation id="4185" st_id="271" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1415 %p_3_48 = dadd i64 %llike_load_116, i64 %bitcast_ln62_49

]]></Node>
<StgValue><ssdm name="p_3_48"/></StgValue>
</operation>

<operation id="4186" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3308" bw="64" op_0_bw="64">
<![CDATA[
.split2:1437 %bitcast_ln62_50 = bitcast i64 %transition_load_115

]]></Node>
<StgValue><ssdm name="bitcast_ln62_50"/></StgValue>
</operation>

<operation id="4187" st_id="271" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1438 %p_3_49 = dadd i64 %llike_load_117, i64 %bitcast_ln62_50

]]></Node>
<StgValue><ssdm name="p_3_49"/></StgValue>
</operation>

<operation id="4188" st_id="271" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3329" bw="64" op_0_bw="14">
<![CDATA[
.split2:1458 %llike_load_118 = load i14 %llike_addr_120

]]></Node>
<StgValue><ssdm name="llike_load_118"/></StgValue>
</operation>

<operation id="4189" st_id="271" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3333" bw="64" op_0_bw="12">
<![CDATA[
.split2:1462 %transition_load_116 = load i12 %transition_addr_116

]]></Node>
<StgValue><ssdm name="transition_load_116"/></StgValue>
</operation>

<operation id="4190" st_id="271" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3352" bw="64" op_0_bw="14">
<![CDATA[
.split2:1481 %llike_load_119 = load i14 %llike_addr_121

]]></Node>
<StgValue><ssdm name="llike_load_119"/></StgValue>
</operation>

<operation id="4191" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3353" bw="12" op_0_bw="11">
<![CDATA[
.split2:1482 %sext_ln62_11 = sext i11 %add_ln62_15

]]></Node>
<StgValue><ssdm name="sext_ln62_11"/></StgValue>
</operation>

<operation id="4192" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3354" bw="64" op_0_bw="12">
<![CDATA[
.split2:1483 %zext_ln62_57 = zext i12 %sext_ln62_11

]]></Node>
<StgValue><ssdm name="zext_ln62_57"/></StgValue>
</operation>

<operation id="4193" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3355" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1484 %transition_addr_117 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_57

]]></Node>
<StgValue><ssdm name="transition_addr_117"/></StgValue>
</operation>

<operation id="4194" st_id="271" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3356" bw="64" op_0_bw="12">
<![CDATA[
.split2:1485 %transition_load_117 = load i12 %transition_addr_117

]]></Node>
<StgValue><ssdm name="transition_load_117"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="4195" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:164 %or_ln62_59 = or i15 %tmp_382, i15 54

]]></Node>
<StgValue><ssdm name="or_ln62_59"/></StgValue>
</operation>

<operation id="4196" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2036" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:165 %tmp_437 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_59

]]></Node>
<StgValue><ssdm name="tmp_437"/></StgValue>
</operation>

<operation id="4197" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:166 %llike_addr_122 = getelementptr i64 %llike, i64 0, i64 %tmp_437

]]></Node>
<StgValue><ssdm name="llike_addr_122"/></StgValue>
</operation>

<operation id="4198" st_id="272" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2662" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:791 %tmp_262 = fcmp_olt  i64 %p_3_22, i64 %select_ln63_42

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="4199" st_id="272" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1366 %p_3_46 = dadd i64 %llike_load_114, i64 %bitcast_ln62_47

]]></Node>
<StgValue><ssdm name="p_3_46"/></StgValue>
</operation>

<operation id="4200" st_id="272" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1389 %p_3_47 = dadd i64 %llike_load_115, i64 %bitcast_ln62_48

]]></Node>
<StgValue><ssdm name="p_3_47"/></StgValue>
</operation>

<operation id="4201" st_id="272" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1415 %p_3_48 = dadd i64 %llike_load_116, i64 %bitcast_ln62_49

]]></Node>
<StgValue><ssdm name="p_3_48"/></StgValue>
</operation>

<operation id="4202" st_id="272" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1438 %p_3_49 = dadd i64 %llike_load_117, i64 %bitcast_ln62_50

]]></Node>
<StgValue><ssdm name="p_3_49"/></StgValue>
</operation>

<operation id="4203" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3334" bw="64" op_0_bw="64">
<![CDATA[
.split2:1463 %bitcast_ln62_51 = bitcast i64 %transition_load_116

]]></Node>
<StgValue><ssdm name="bitcast_ln62_51"/></StgValue>
</operation>

<operation id="4204" st_id="272" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1464 %p_3_50 = dadd i64 %llike_load_118, i64 %bitcast_ln62_51

]]></Node>
<StgValue><ssdm name="p_3_50"/></StgValue>
</operation>

<operation id="4205" st_id="272" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3352" bw="64" op_0_bw="14">
<![CDATA[
.split2:1481 %llike_load_119 = load i14 %llike_addr_121

]]></Node>
<StgValue><ssdm name="llike_load_119"/></StgValue>
</operation>

<operation id="4206" st_id="272" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3356" bw="64" op_0_bw="12">
<![CDATA[
.split2:1485 %transition_load_117 = load i12 %transition_addr_117

]]></Node>
<StgValue><ssdm name="transition_load_117"/></StgValue>
</operation>

<operation id="4207" st_id="272" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3378" bw="64" op_0_bw="14">
<![CDATA[
.split2:1507 %llike_load_120 = load i14 %llike_addr_122

]]></Node>
<StgValue><ssdm name="llike_load_120"/></StgValue>
</operation>

<operation id="4208" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3379" bw="12" op_0_bw="11">
<![CDATA[
.split2:1508 %sext_ln62_12 = sext i11 %add_ln62_16

]]></Node>
<StgValue><ssdm name="sext_ln62_12"/></StgValue>
</operation>

<operation id="4209" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3380" bw="64" op_0_bw="12">
<![CDATA[
.split2:1509 %zext_ln62_58 = zext i12 %sext_ln62_12

]]></Node>
<StgValue><ssdm name="zext_ln62_58"/></StgValue>
</operation>

<operation id="4210" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3381" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1510 %transition_addr_118 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_58

]]></Node>
<StgValue><ssdm name="transition_addr_118"/></StgValue>
</operation>

<operation id="4211" st_id="272" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3382" bw="64" op_0_bw="12">
<![CDATA[
.split2:1511 %transition_load_118 = load i12 %transition_addr_118

]]></Node>
<StgValue><ssdm name="transition_load_118"/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="4212" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:167 %or_ln62_60 = or i15 %tmp_382, i15 55

]]></Node>
<StgValue><ssdm name="or_ln62_60"/></StgValue>
</operation>

<operation id="4213" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2039" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:168 %tmp_438 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_60

]]></Node>
<StgValue><ssdm name="tmp_438"/></StgValue>
</operation>

<operation id="4214" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2040" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:169 %llike_addr_123 = getelementptr i64 %llike, i64 0, i64 %tmp_438

]]></Node>
<StgValue><ssdm name="llike_addr_123"/></StgValue>
</operation>

<operation id="4215" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2649" bw="64" op_0_bw="64">
<![CDATA[
.split2:778 %bitcast_ln63_46 = bitcast i64 %p_3_22

]]></Node>
<StgValue><ssdm name="bitcast_ln63_46"/></StgValue>
</operation>

<operation id="4216" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2650" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:779 %tmp_260 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_46, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="4217" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2651" bw="52" op_0_bw="64">
<![CDATA[
.split2:780 %trunc_ln63_46 = trunc i64 %bitcast_ln63_46

]]></Node>
<StgValue><ssdm name="trunc_ln63_46"/></StgValue>
</operation>

<operation id="4218" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2652" bw="64" op_0_bw="64">
<![CDATA[
.split2:781 %bitcast_ln63_47 = bitcast i64 %select_ln63_42

]]></Node>
<StgValue><ssdm name="bitcast_ln63_47"/></StgValue>
</operation>

<operation id="4219" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2653" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:782 %tmp_261 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_47, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="4220" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2654" bw="52" op_0_bw="64">
<![CDATA[
.split2:783 %trunc_ln63_47 = trunc i64 %bitcast_ln63_47

]]></Node>
<StgValue><ssdm name="trunc_ln63_47"/></StgValue>
</operation>

<operation id="4221" st_id="273" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2655" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:784 %icmp_ln63_92 = icmp_ne  i11 %tmp_260, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_92"/></StgValue>
</operation>

<operation id="4222" st_id="273" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2656" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:785 %icmp_ln63_93 = icmp_eq  i52 %trunc_ln63_46, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_93"/></StgValue>
</operation>

<operation id="4223" st_id="273" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:786 %or_ln63_77 = or i1 %icmp_ln63_93, i1 %icmp_ln63_92

]]></Node>
<StgValue><ssdm name="or_ln63_77"/></StgValue>
</operation>

<operation id="4224" st_id="273" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2658" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:787 %icmp_ln63_94 = icmp_ne  i11 %tmp_261, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_94"/></StgValue>
</operation>

<operation id="4225" st_id="273" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2659" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:788 %icmp_ln63_95 = icmp_eq  i52 %trunc_ln63_47, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_95"/></StgValue>
</operation>

<operation id="4226" st_id="273" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:789 %or_ln63_78 = or i1 %icmp_ln63_95, i1 %icmp_ln63_94

]]></Node>
<StgValue><ssdm name="or_ln63_78"/></StgValue>
</operation>

<operation id="4227" st_id="273" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:790 %and_ln63_46 = and i1 %or_ln63_77, i1 %or_ln63_78

]]></Node>
<StgValue><ssdm name="and_ln63_46"/></StgValue>
</operation>

<operation id="4228" st_id="273" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2662" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:791 %tmp_262 = fcmp_olt  i64 %p_3_22, i64 %select_ln63_42

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="4229" st_id="273" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:792 %and_ln63_47 = and i1 %and_ln63_46, i1 %tmp_262

]]></Node>
<StgValue><ssdm name="and_ln63_47"/></StgValue>
</operation>

<operation id="4230" st_id="273" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2664" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:793 %select_ln63_45 = select i1 %and_ln63_47, i64 %p_3_22, i64 %select_ln63_42

]]></Node>
<StgValue><ssdm name="select_ln63_45"/></StgValue>
</operation>

<operation id="4231" st_id="273" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1389 %p_3_47 = dadd i64 %llike_load_115, i64 %bitcast_ln62_48

]]></Node>
<StgValue><ssdm name="p_3_47"/></StgValue>
</operation>

<operation id="4232" st_id="273" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1415 %p_3_48 = dadd i64 %llike_load_116, i64 %bitcast_ln62_49

]]></Node>
<StgValue><ssdm name="p_3_48"/></StgValue>
</operation>

<operation id="4233" st_id="273" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1438 %p_3_49 = dadd i64 %llike_load_117, i64 %bitcast_ln62_50

]]></Node>
<StgValue><ssdm name="p_3_49"/></StgValue>
</operation>

<operation id="4234" st_id="273" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1464 %p_3_50 = dadd i64 %llike_load_118, i64 %bitcast_ln62_51

]]></Node>
<StgValue><ssdm name="p_3_50"/></StgValue>
</operation>

<operation id="4235" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3357" bw="64" op_0_bw="64">
<![CDATA[
.split2:1486 %bitcast_ln62_52 = bitcast i64 %transition_load_117

]]></Node>
<StgValue><ssdm name="bitcast_ln62_52"/></StgValue>
</operation>

<operation id="4236" st_id="273" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1487 %p_3_51 = dadd i64 %llike_load_119, i64 %bitcast_ln62_52

]]></Node>
<StgValue><ssdm name="p_3_51"/></StgValue>
</operation>

<operation id="4237" st_id="273" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3378" bw="64" op_0_bw="14">
<![CDATA[
.split2:1507 %llike_load_120 = load i14 %llike_addr_122

]]></Node>
<StgValue><ssdm name="llike_load_120"/></StgValue>
</operation>

<operation id="4238" st_id="273" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3382" bw="64" op_0_bw="12">
<![CDATA[
.split2:1511 %transition_load_118 = load i12 %transition_addr_118

]]></Node>
<StgValue><ssdm name="transition_load_118"/></StgValue>
</operation>

<operation id="4239" st_id="273" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3401" bw="64" op_0_bw="14">
<![CDATA[
.split2:1530 %llike_load_121 = load i14 %llike_addr_123

]]></Node>
<StgValue><ssdm name="llike_load_121"/></StgValue>
</operation>

<operation id="4240" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3402" bw="12" op_0_bw="11">
<![CDATA[
.split2:1531 %sext_ln62_13 = sext i11 %add_ln62_17

]]></Node>
<StgValue><ssdm name="sext_ln62_13"/></StgValue>
</operation>

<operation id="4241" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3403" bw="64" op_0_bw="12">
<![CDATA[
.split2:1532 %zext_ln62_59 = zext i12 %sext_ln62_13

]]></Node>
<StgValue><ssdm name="zext_ln62_59"/></StgValue>
</operation>

<operation id="4242" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3404" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1533 %transition_addr_119 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_59

]]></Node>
<StgValue><ssdm name="transition_addr_119"/></StgValue>
</operation>

<operation id="4243" st_id="273" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3405" bw="64" op_0_bw="12">
<![CDATA[
.split2:1534 %transition_load_119 = load i12 %transition_addr_119

]]></Node>
<StgValue><ssdm name="transition_load_119"/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="4244" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2041" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:170 %or_ln62_61 = or i15 %tmp_382, i15 56

]]></Node>
<StgValue><ssdm name="or_ln62_61"/></StgValue>
</operation>

<operation id="4245" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:171 %tmp_439 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_61

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="4246" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:172 %llike_addr_124 = getelementptr i64 %llike, i64 0, i64 %tmp_439

]]></Node>
<StgValue><ssdm name="llike_addr_124"/></StgValue>
</operation>

<operation id="4247" st_id="274" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2685" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:814 %tmp_265 = fcmp_olt  i64 %p_3_23, i64 %select_ln63_45

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="4248" st_id="274" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1415 %p_3_48 = dadd i64 %llike_load_116, i64 %bitcast_ln62_49

]]></Node>
<StgValue><ssdm name="p_3_48"/></StgValue>
</operation>

<operation id="4249" st_id="274" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1438 %p_3_49 = dadd i64 %llike_load_117, i64 %bitcast_ln62_50

]]></Node>
<StgValue><ssdm name="p_3_49"/></StgValue>
</operation>

<operation id="4250" st_id="274" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1464 %p_3_50 = dadd i64 %llike_load_118, i64 %bitcast_ln62_51

]]></Node>
<StgValue><ssdm name="p_3_50"/></StgValue>
</operation>

<operation id="4251" st_id="274" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1487 %p_3_51 = dadd i64 %llike_load_119, i64 %bitcast_ln62_52

]]></Node>
<StgValue><ssdm name="p_3_51"/></StgValue>
</operation>

<operation id="4252" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3383" bw="64" op_0_bw="64">
<![CDATA[
.split2:1512 %bitcast_ln62_53 = bitcast i64 %transition_load_118

]]></Node>
<StgValue><ssdm name="bitcast_ln62_53"/></StgValue>
</operation>

<operation id="4253" st_id="274" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3384" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1513 %p_3_52 = dadd i64 %llike_load_120, i64 %bitcast_ln62_53

]]></Node>
<StgValue><ssdm name="p_3_52"/></StgValue>
</operation>

<operation id="4254" st_id="274" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3401" bw="64" op_0_bw="14">
<![CDATA[
.split2:1530 %llike_load_121 = load i14 %llike_addr_123

]]></Node>
<StgValue><ssdm name="llike_load_121"/></StgValue>
</operation>

<operation id="4255" st_id="274" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3405" bw="64" op_0_bw="12">
<![CDATA[
.split2:1534 %transition_load_119 = load i12 %transition_addr_119

]]></Node>
<StgValue><ssdm name="transition_load_119"/></StgValue>
</operation>

<operation id="4256" st_id="274" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3427" bw="64" op_0_bw="14">
<![CDATA[
.split2:1556 %llike_load_122 = load i14 %llike_addr_124

]]></Node>
<StgValue><ssdm name="llike_load_122"/></StgValue>
</operation>

<operation id="4257" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3428" bw="12" op_0_bw="10">
<![CDATA[
.split2:1557 %sext_ln62_14 = sext i10 %or_ln62_1

]]></Node>
<StgValue><ssdm name="sext_ln62_14"/></StgValue>
</operation>

<operation id="4258" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3429" bw="64" op_0_bw="12">
<![CDATA[
.split2:1558 %zext_ln62_60 = zext i12 %sext_ln62_14

]]></Node>
<StgValue><ssdm name="zext_ln62_60"/></StgValue>
</operation>

<operation id="4259" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3430" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1559 %transition_addr_120 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_60

]]></Node>
<StgValue><ssdm name="transition_addr_120"/></StgValue>
</operation>

<operation id="4260" st_id="274" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3431" bw="64" op_0_bw="12">
<![CDATA[
.split2:1560 %transition_load_120 = load i12 %transition_addr_120

]]></Node>
<StgValue><ssdm name="transition_load_120"/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="4261" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2044" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:173 %or_ln62_62 = or i15 %tmp_382, i15 57

]]></Node>
<StgValue><ssdm name="or_ln62_62"/></StgValue>
</operation>

<operation id="4262" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2045" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:174 %tmp_440 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_62

]]></Node>
<StgValue><ssdm name="tmp_440"/></StgValue>
</operation>

<operation id="4263" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:175 %llike_addr_125 = getelementptr i64 %llike, i64 0, i64 %tmp_440

]]></Node>
<StgValue><ssdm name="llike_addr_125"/></StgValue>
</operation>

<operation id="4264" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2672" bw="64" op_0_bw="64">
<![CDATA[
.split2:801 %bitcast_ln63_48 = bitcast i64 %p_3_23

]]></Node>
<StgValue><ssdm name="bitcast_ln63_48"/></StgValue>
</operation>

<operation id="4265" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2673" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:802 %tmp_263 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_48, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="4266" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2674" bw="52" op_0_bw="64">
<![CDATA[
.split2:803 %trunc_ln63_48 = trunc i64 %bitcast_ln63_48

]]></Node>
<StgValue><ssdm name="trunc_ln63_48"/></StgValue>
</operation>

<operation id="4267" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="64" op_0_bw="64">
<![CDATA[
.split2:804 %bitcast_ln63_49 = bitcast i64 %select_ln63_45

]]></Node>
<StgValue><ssdm name="bitcast_ln63_49"/></StgValue>
</operation>

<operation id="4268" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2676" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:805 %tmp_264 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_49, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="4269" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2677" bw="52" op_0_bw="64">
<![CDATA[
.split2:806 %trunc_ln63_49 = trunc i64 %bitcast_ln63_49

]]></Node>
<StgValue><ssdm name="trunc_ln63_49"/></StgValue>
</operation>

<operation id="4270" st_id="275" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2678" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:807 %icmp_ln63_96 = icmp_ne  i11 %tmp_263, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_96"/></StgValue>
</operation>

<operation id="4271" st_id="275" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2679" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:808 %icmp_ln63_97 = icmp_eq  i52 %trunc_ln63_48, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_97"/></StgValue>
</operation>

<operation id="4272" st_id="275" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:809 %or_ln63_79 = or i1 %icmp_ln63_97, i1 %icmp_ln63_96

]]></Node>
<StgValue><ssdm name="or_ln63_79"/></StgValue>
</operation>

<operation id="4273" st_id="275" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2681" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:810 %icmp_ln63_98 = icmp_ne  i11 %tmp_264, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_98"/></StgValue>
</operation>

<operation id="4274" st_id="275" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2682" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:811 %icmp_ln63_99 = icmp_eq  i52 %trunc_ln63_49, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_99"/></StgValue>
</operation>

<operation id="4275" st_id="275" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:812 %or_ln63_80 = or i1 %icmp_ln63_99, i1 %icmp_ln63_98

]]></Node>
<StgValue><ssdm name="or_ln63_80"/></StgValue>
</operation>

<operation id="4276" st_id="275" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:813 %and_ln63_48 = and i1 %or_ln63_79, i1 %or_ln63_80

]]></Node>
<StgValue><ssdm name="and_ln63_48"/></StgValue>
</operation>

<operation id="4277" st_id="275" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2685" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:814 %tmp_265 = fcmp_olt  i64 %p_3_23, i64 %select_ln63_45

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="4278" st_id="275" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:815 %and_ln63_49 = and i1 %and_ln63_48, i1 %tmp_265

]]></Node>
<StgValue><ssdm name="and_ln63_49"/></StgValue>
</operation>

<operation id="4279" st_id="275" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2687" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:816 %select_ln63_46 = select i1 %and_ln63_49, i64 %p_3_23, i64 %select_ln63_45

]]></Node>
<StgValue><ssdm name="select_ln63_46"/></StgValue>
</operation>

<operation id="4280" st_id="275" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2688" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split2:817 %select_ln63_47 = select i1 %and_ln63_49, i5 25, i5 24

]]></Node>
<StgValue><ssdm name="select_ln63_47"/></StgValue>
</operation>

<operation id="4281" st_id="275" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2689" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:818 %or_ln63_11 = or i1 %and_ln63_49, i1 %and_ln63_47

]]></Node>
<StgValue><ssdm name="or_ln63_11"/></StgValue>
</operation>

<operation id="4282" st_id="275" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2690" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split2:819 %select_ln63_48 = select i1 %or_ln63_11, i5 %select_ln63_47, i5 %select_ln63_44

]]></Node>
<StgValue><ssdm name="select_ln63_48"/></StgValue>
</operation>

<operation id="4283" st_id="275" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1438 %p_3_49 = dadd i64 %llike_load_117, i64 %bitcast_ln62_50

]]></Node>
<StgValue><ssdm name="p_3_49"/></StgValue>
</operation>

<operation id="4284" st_id="275" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1464 %p_3_50 = dadd i64 %llike_load_118, i64 %bitcast_ln62_51

]]></Node>
<StgValue><ssdm name="p_3_50"/></StgValue>
</operation>

<operation id="4285" st_id="275" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1487 %p_3_51 = dadd i64 %llike_load_119, i64 %bitcast_ln62_52

]]></Node>
<StgValue><ssdm name="p_3_51"/></StgValue>
</operation>

<operation id="4286" st_id="275" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3384" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1513 %p_3_52 = dadd i64 %llike_load_120, i64 %bitcast_ln62_53

]]></Node>
<StgValue><ssdm name="p_3_52"/></StgValue>
</operation>

<operation id="4287" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3406" bw="64" op_0_bw="64">
<![CDATA[
.split2:1535 %bitcast_ln62_54 = bitcast i64 %transition_load_119

]]></Node>
<StgValue><ssdm name="bitcast_ln62_54"/></StgValue>
</operation>

<operation id="4288" st_id="275" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1536 %p_3_53 = dadd i64 %llike_load_121, i64 %bitcast_ln62_54

]]></Node>
<StgValue><ssdm name="p_3_53"/></StgValue>
</operation>

<operation id="4289" st_id="275" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3427" bw="64" op_0_bw="14">
<![CDATA[
.split2:1556 %llike_load_122 = load i14 %llike_addr_124

]]></Node>
<StgValue><ssdm name="llike_load_122"/></StgValue>
</operation>

<operation id="4290" st_id="275" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3431" bw="64" op_0_bw="12">
<![CDATA[
.split2:1560 %transition_load_120 = load i12 %transition_addr_120

]]></Node>
<StgValue><ssdm name="transition_load_120"/></StgValue>
</operation>

<operation id="4291" st_id="275" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3450" bw="64" op_0_bw="14">
<![CDATA[
.split2:1579 %llike_load_123 = load i14 %llike_addr_125

]]></Node>
<StgValue><ssdm name="llike_load_123"/></StgValue>
</operation>

<operation id="4292" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3451" bw="12" op_0_bw="10">
<![CDATA[
.split2:1580 %sext_ln62_15 = sext i10 %add_ln62_6

]]></Node>
<StgValue><ssdm name="sext_ln62_15"/></StgValue>
</operation>

<operation id="4293" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3452" bw="64" op_0_bw="12">
<![CDATA[
.split2:1581 %zext_ln62_61 = zext i12 %sext_ln62_15

]]></Node>
<StgValue><ssdm name="zext_ln62_61"/></StgValue>
</operation>

<operation id="4294" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3453" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1582 %transition_addr_121 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_61

]]></Node>
<StgValue><ssdm name="transition_addr_121"/></StgValue>
</operation>

<operation id="4295" st_id="275" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3454" bw="64" op_0_bw="12">
<![CDATA[
.split2:1583 %transition_load_121 = load i12 %transition_addr_121

]]></Node>
<StgValue><ssdm name="transition_load_121"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="4296" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:176 %or_ln62_63 = or i15 %tmp_382, i15 58

]]></Node>
<StgValue><ssdm name="or_ln62_63"/></StgValue>
</operation>

<operation id="4297" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2048" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:177 %tmp_441 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_63

]]></Node>
<StgValue><ssdm name="tmp_441"/></StgValue>
</operation>

<operation id="4298" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:178 %llike_addr_126 = getelementptr i64 %llike, i64 0, i64 %tmp_441

]]></Node>
<StgValue><ssdm name="llike_addr_126"/></StgValue>
</operation>

<operation id="4299" st_id="276" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2711" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:840 %tmp_268 = fcmp_olt  i64 %p_3_24, i64 %select_ln63_46

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="4300" st_id="276" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1464 %p_3_50 = dadd i64 %llike_load_118, i64 %bitcast_ln62_51

]]></Node>
<StgValue><ssdm name="p_3_50"/></StgValue>
</operation>

<operation id="4301" st_id="276" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1487 %p_3_51 = dadd i64 %llike_load_119, i64 %bitcast_ln62_52

]]></Node>
<StgValue><ssdm name="p_3_51"/></StgValue>
</operation>

<operation id="4302" st_id="276" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3384" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1513 %p_3_52 = dadd i64 %llike_load_120, i64 %bitcast_ln62_53

]]></Node>
<StgValue><ssdm name="p_3_52"/></StgValue>
</operation>

<operation id="4303" st_id="276" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1536 %p_3_53 = dadd i64 %llike_load_121, i64 %bitcast_ln62_54

]]></Node>
<StgValue><ssdm name="p_3_53"/></StgValue>
</operation>

<operation id="4304" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3432" bw="64" op_0_bw="64">
<![CDATA[
.split2:1561 %bitcast_ln62_55 = bitcast i64 %transition_load_120

]]></Node>
<StgValue><ssdm name="bitcast_ln62_55"/></StgValue>
</operation>

<operation id="4305" st_id="276" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1562 %p_3_54 = dadd i64 %llike_load_122, i64 %bitcast_ln62_55

]]></Node>
<StgValue><ssdm name="p_3_54"/></StgValue>
</operation>

<operation id="4306" st_id="276" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3450" bw="64" op_0_bw="14">
<![CDATA[
.split2:1579 %llike_load_123 = load i14 %llike_addr_125

]]></Node>
<StgValue><ssdm name="llike_load_123"/></StgValue>
</operation>

<operation id="4307" st_id="276" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3454" bw="64" op_0_bw="12">
<![CDATA[
.split2:1583 %transition_load_121 = load i12 %transition_addr_121

]]></Node>
<StgValue><ssdm name="transition_load_121"/></StgValue>
</operation>

<operation id="4308" st_id="276" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3476" bw="64" op_0_bw="14">
<![CDATA[
.split2:1605 %llike_load_124 = load i14 %llike_addr_126

]]></Node>
<StgValue><ssdm name="llike_load_124"/></StgValue>
</operation>

<operation id="4309" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3477" bw="12" op_0_bw="10">
<![CDATA[
.split2:1606 %sext_ln62_16 = sext i10 %add_ln62_7

]]></Node>
<StgValue><ssdm name="sext_ln62_16"/></StgValue>
</operation>

<operation id="4310" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3478" bw="64" op_0_bw="12">
<![CDATA[
.split2:1607 %zext_ln62_62 = zext i12 %sext_ln62_16

]]></Node>
<StgValue><ssdm name="zext_ln62_62"/></StgValue>
</operation>

<operation id="4311" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3479" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1608 %transition_addr_122 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_62

]]></Node>
<StgValue><ssdm name="transition_addr_122"/></StgValue>
</operation>

<operation id="4312" st_id="276" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3480" bw="64" op_0_bw="12">
<![CDATA[
.split2:1609 %transition_load_122 = load i12 %transition_addr_122

]]></Node>
<StgValue><ssdm name="transition_load_122"/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="4313" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2050" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:179 %or_ln62_64 = or i15 %tmp_382, i15 59

]]></Node>
<StgValue><ssdm name="or_ln62_64"/></StgValue>
</operation>

<operation id="4314" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:180 %tmp_442 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_64

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="4315" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:181 %llike_addr_127 = getelementptr i64 %llike, i64 0, i64 %tmp_442

]]></Node>
<StgValue><ssdm name="llike_addr_127"/></StgValue>
</operation>

<operation id="4316" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2698" bw="64" op_0_bw="64">
<![CDATA[
.split2:827 %bitcast_ln63_50 = bitcast i64 %p_3_24

]]></Node>
<StgValue><ssdm name="bitcast_ln63_50"/></StgValue>
</operation>

<operation id="4317" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2699" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:828 %tmp_266 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_50, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="4318" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2700" bw="52" op_0_bw="64">
<![CDATA[
.split2:829 %trunc_ln63_50 = trunc i64 %bitcast_ln63_50

]]></Node>
<StgValue><ssdm name="trunc_ln63_50"/></StgValue>
</operation>

<operation id="4319" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2701" bw="64" op_0_bw="64">
<![CDATA[
.split2:830 %bitcast_ln63_51 = bitcast i64 %select_ln63_46

]]></Node>
<StgValue><ssdm name="bitcast_ln63_51"/></StgValue>
</operation>

<operation id="4320" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2702" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:831 %tmp_267 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_51, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="4321" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2703" bw="52" op_0_bw="64">
<![CDATA[
.split2:832 %trunc_ln63_51 = trunc i64 %bitcast_ln63_51

]]></Node>
<StgValue><ssdm name="trunc_ln63_51"/></StgValue>
</operation>

<operation id="4322" st_id="277" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2704" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:833 %icmp_ln63_100 = icmp_ne  i11 %tmp_266, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_100"/></StgValue>
</operation>

<operation id="4323" st_id="277" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2705" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:834 %icmp_ln63_101 = icmp_eq  i52 %trunc_ln63_50, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_101"/></StgValue>
</operation>

<operation id="4324" st_id="277" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2706" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:835 %or_ln63_81 = or i1 %icmp_ln63_101, i1 %icmp_ln63_100

]]></Node>
<StgValue><ssdm name="or_ln63_81"/></StgValue>
</operation>

<operation id="4325" st_id="277" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2707" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:836 %icmp_ln63_102 = icmp_ne  i11 %tmp_267, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_102"/></StgValue>
</operation>

<operation id="4326" st_id="277" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2708" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:837 %icmp_ln63_103 = icmp_eq  i52 %trunc_ln63_51, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_103"/></StgValue>
</operation>

<operation id="4327" st_id="277" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:838 %or_ln63_82 = or i1 %icmp_ln63_103, i1 %icmp_ln63_102

]]></Node>
<StgValue><ssdm name="or_ln63_82"/></StgValue>
</operation>

<operation id="4328" st_id="277" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:839 %and_ln63_50 = and i1 %or_ln63_81, i1 %or_ln63_82

]]></Node>
<StgValue><ssdm name="and_ln63_50"/></StgValue>
</operation>

<operation id="4329" st_id="277" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2711" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:840 %tmp_268 = fcmp_olt  i64 %p_3_24, i64 %select_ln63_46

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="4330" st_id="277" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2712" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:841 %and_ln63_51 = and i1 %and_ln63_50, i1 %tmp_268

]]></Node>
<StgValue><ssdm name="and_ln63_51"/></StgValue>
</operation>

<operation id="4331" st_id="277" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2713" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:842 %select_ln63_49 = select i1 %and_ln63_51, i64 %p_3_24, i64 %select_ln63_46

]]></Node>
<StgValue><ssdm name="select_ln63_49"/></StgValue>
</operation>

<operation id="4332" st_id="277" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1487 %p_3_51 = dadd i64 %llike_load_119, i64 %bitcast_ln62_52

]]></Node>
<StgValue><ssdm name="p_3_51"/></StgValue>
</operation>

<operation id="4333" st_id="277" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3384" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1513 %p_3_52 = dadd i64 %llike_load_120, i64 %bitcast_ln62_53

]]></Node>
<StgValue><ssdm name="p_3_52"/></StgValue>
</operation>

<operation id="4334" st_id="277" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1536 %p_3_53 = dadd i64 %llike_load_121, i64 %bitcast_ln62_54

]]></Node>
<StgValue><ssdm name="p_3_53"/></StgValue>
</operation>

<operation id="4335" st_id="277" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1562 %p_3_54 = dadd i64 %llike_load_122, i64 %bitcast_ln62_55

]]></Node>
<StgValue><ssdm name="p_3_54"/></StgValue>
</operation>

<operation id="4336" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3455" bw="64" op_0_bw="64">
<![CDATA[
.split2:1584 %bitcast_ln62_56 = bitcast i64 %transition_load_121

]]></Node>
<StgValue><ssdm name="bitcast_ln62_56"/></StgValue>
</operation>

<operation id="4337" st_id="277" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1585 %p_3_55 = dadd i64 %llike_load_123, i64 %bitcast_ln62_56

]]></Node>
<StgValue><ssdm name="p_3_55"/></StgValue>
</operation>

<operation id="4338" st_id="277" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3476" bw="64" op_0_bw="14">
<![CDATA[
.split2:1605 %llike_load_124 = load i14 %llike_addr_126

]]></Node>
<StgValue><ssdm name="llike_load_124"/></StgValue>
</operation>

<operation id="4339" st_id="277" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3480" bw="64" op_0_bw="12">
<![CDATA[
.split2:1609 %transition_load_122 = load i12 %transition_addr_122

]]></Node>
<StgValue><ssdm name="transition_load_122"/></StgValue>
</operation>

<operation id="4340" st_id="277" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3499" bw="64" op_0_bw="14">
<![CDATA[
.split2:1628 %llike_load_125 = load i14 %llike_addr_127

]]></Node>
<StgValue><ssdm name="llike_load_125"/></StgValue>
</operation>

<operation id="4341" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3500" bw="12" op_0_bw="10">
<![CDATA[
.split2:1629 %sext_ln62_17 = sext i10 %add_ln62_8

]]></Node>
<StgValue><ssdm name="sext_ln62_17"/></StgValue>
</operation>

<operation id="4342" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3501" bw="64" op_0_bw="12">
<![CDATA[
.split2:1630 %zext_ln62_63 = zext i12 %sext_ln62_17

]]></Node>
<StgValue><ssdm name="zext_ln62_63"/></StgValue>
</operation>

<operation id="4343" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3502" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1631 %transition_addr_123 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_63

]]></Node>
<StgValue><ssdm name="transition_addr_123"/></StgValue>
</operation>

<operation id="4344" st_id="277" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3503" bw="64" op_0_bw="12">
<![CDATA[
.split2:1632 %transition_load_123 = load i12 %transition_addr_123

]]></Node>
<StgValue><ssdm name="transition_load_123"/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="4345" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:182 %or_ln62_65 = or i15 %tmp_382, i15 60

]]></Node>
<StgValue><ssdm name="or_ln62_65"/></StgValue>
</operation>

<operation id="4346" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:183 %tmp_443 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_65

]]></Node>
<StgValue><ssdm name="tmp_443"/></StgValue>
</operation>

<operation id="4347" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:184 %llike_addr_128 = getelementptr i64 %llike, i64 0, i64 %tmp_443

]]></Node>
<StgValue><ssdm name="llike_addr_128"/></StgValue>
</operation>

<operation id="4348" st_id="278" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2734" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:863 %tmp_271 = fcmp_olt  i64 %p_3_25, i64 %select_ln63_49

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="4349" st_id="278" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3384" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1513 %p_3_52 = dadd i64 %llike_load_120, i64 %bitcast_ln62_53

]]></Node>
<StgValue><ssdm name="p_3_52"/></StgValue>
</operation>

<operation id="4350" st_id="278" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1536 %p_3_53 = dadd i64 %llike_load_121, i64 %bitcast_ln62_54

]]></Node>
<StgValue><ssdm name="p_3_53"/></StgValue>
</operation>

<operation id="4351" st_id="278" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1562 %p_3_54 = dadd i64 %llike_load_122, i64 %bitcast_ln62_55

]]></Node>
<StgValue><ssdm name="p_3_54"/></StgValue>
</operation>

<operation id="4352" st_id="278" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1585 %p_3_55 = dadd i64 %llike_load_123, i64 %bitcast_ln62_56

]]></Node>
<StgValue><ssdm name="p_3_55"/></StgValue>
</operation>

<operation id="4353" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3481" bw="64" op_0_bw="64">
<![CDATA[
.split2:1610 %bitcast_ln62_57 = bitcast i64 %transition_load_122

]]></Node>
<StgValue><ssdm name="bitcast_ln62_57"/></StgValue>
</operation>

<operation id="4354" st_id="278" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1611 %p_3_56 = dadd i64 %llike_load_124, i64 %bitcast_ln62_57

]]></Node>
<StgValue><ssdm name="p_3_56"/></StgValue>
</operation>

<operation id="4355" st_id="278" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3499" bw="64" op_0_bw="14">
<![CDATA[
.split2:1628 %llike_load_125 = load i14 %llike_addr_127

]]></Node>
<StgValue><ssdm name="llike_load_125"/></StgValue>
</operation>

<operation id="4356" st_id="278" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3503" bw="64" op_0_bw="12">
<![CDATA[
.split2:1632 %transition_load_123 = load i12 %transition_addr_123

]]></Node>
<StgValue><ssdm name="transition_load_123"/></StgValue>
</operation>

<operation id="4357" st_id="278" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3525" bw="64" op_0_bw="14">
<![CDATA[
.split2:1654 %llike_load_126 = load i14 %llike_addr_128

]]></Node>
<StgValue><ssdm name="llike_load_126"/></StgValue>
</operation>

<operation id="4358" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3526" bw="12" op_0_bw="9">
<![CDATA[
.split2:1655 %sext_ln62_18 = sext i9 %or_ln1

]]></Node>
<StgValue><ssdm name="sext_ln62_18"/></StgValue>
</operation>

<operation id="4359" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3527" bw="64" op_0_bw="12">
<![CDATA[
.split2:1656 %zext_ln62_64 = zext i12 %sext_ln62_18

]]></Node>
<StgValue><ssdm name="zext_ln62_64"/></StgValue>
</operation>

<operation id="4360" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3528" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1657 %transition_addr_124 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_64

]]></Node>
<StgValue><ssdm name="transition_addr_124"/></StgValue>
</operation>

<operation id="4361" st_id="278" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3529" bw="64" op_0_bw="12">
<![CDATA[
.split2:1658 %transition_load_124 = load i12 %transition_addr_124

]]></Node>
<StgValue><ssdm name="transition_load_124"/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="4362" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:185 %or_ln62_66 = or i15 %tmp_382, i15 61

]]></Node>
<StgValue><ssdm name="or_ln62_66"/></StgValue>
</operation>

<operation id="4363" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:186 %tmp_444 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_66

]]></Node>
<StgValue><ssdm name="tmp_444"/></StgValue>
</operation>

<operation id="4364" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:187 %llike_addr_129 = getelementptr i64 %llike, i64 0, i64 %tmp_444

]]></Node>
<StgValue><ssdm name="llike_addr_129"/></StgValue>
</operation>

<operation id="4365" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2721" bw="64" op_0_bw="64">
<![CDATA[
.split2:850 %bitcast_ln63_52 = bitcast i64 %p_3_25

]]></Node>
<StgValue><ssdm name="bitcast_ln63_52"/></StgValue>
</operation>

<operation id="4366" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2722" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:851 %tmp_269 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_52, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="4367" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2723" bw="52" op_0_bw="64">
<![CDATA[
.split2:852 %trunc_ln63_52 = trunc i64 %bitcast_ln63_52

]]></Node>
<StgValue><ssdm name="trunc_ln63_52"/></StgValue>
</operation>

<operation id="4368" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2724" bw="64" op_0_bw="64">
<![CDATA[
.split2:853 %bitcast_ln63_53 = bitcast i64 %select_ln63_49

]]></Node>
<StgValue><ssdm name="bitcast_ln63_53"/></StgValue>
</operation>

<operation id="4369" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2725" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:854 %tmp_270 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_53, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="4370" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2726" bw="52" op_0_bw="64">
<![CDATA[
.split2:855 %trunc_ln63_53 = trunc i64 %bitcast_ln63_53

]]></Node>
<StgValue><ssdm name="trunc_ln63_53"/></StgValue>
</operation>

<operation id="4371" st_id="279" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2727" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:856 %icmp_ln63_104 = icmp_ne  i11 %tmp_269, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_104"/></StgValue>
</operation>

<operation id="4372" st_id="279" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2728" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:857 %icmp_ln63_105 = icmp_eq  i52 %trunc_ln63_52, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_105"/></StgValue>
</operation>

<operation id="4373" st_id="279" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:858 %or_ln63_83 = or i1 %icmp_ln63_105, i1 %icmp_ln63_104

]]></Node>
<StgValue><ssdm name="or_ln63_83"/></StgValue>
</operation>

<operation id="4374" st_id="279" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2730" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:859 %icmp_ln63_106 = icmp_ne  i11 %tmp_270, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_106"/></StgValue>
</operation>

<operation id="4375" st_id="279" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2731" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:860 %icmp_ln63_107 = icmp_eq  i52 %trunc_ln63_53, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_107"/></StgValue>
</operation>

<operation id="4376" st_id="279" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:861 %or_ln63_84 = or i1 %icmp_ln63_107, i1 %icmp_ln63_106

]]></Node>
<StgValue><ssdm name="or_ln63_84"/></StgValue>
</operation>

<operation id="4377" st_id="279" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:862 %and_ln63_52 = and i1 %or_ln63_83, i1 %or_ln63_84

]]></Node>
<StgValue><ssdm name="and_ln63_52"/></StgValue>
</operation>

<operation id="4378" st_id="279" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2734" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:863 %tmp_271 = fcmp_olt  i64 %p_3_25, i64 %select_ln63_49

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="4379" st_id="279" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:864 %and_ln63_53 = and i1 %and_ln63_52, i1 %tmp_271

]]></Node>
<StgValue><ssdm name="and_ln63_53"/></StgValue>
</operation>

<operation id="4380" st_id="279" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2736" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:865 %select_ln63_50 = select i1 %and_ln63_53, i64 %p_3_25, i64 %select_ln63_49

]]></Node>
<StgValue><ssdm name="select_ln63_50"/></StgValue>
</operation>

<operation id="4381" st_id="279" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2737" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split2:866 %select_ln63_51 = select i1 %and_ln63_53, i5 27, i5 26

]]></Node>
<StgValue><ssdm name="select_ln63_51"/></StgValue>
</operation>

<operation id="4382" st_id="279" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:867 %or_ln63_12 = or i1 %and_ln63_53, i1 %and_ln63_51

]]></Node>
<StgValue><ssdm name="or_ln63_12"/></StgValue>
</operation>

<operation id="4383" st_id="279" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2739" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split2:868 %select_ln63_52 = select i1 %or_ln63_12, i5 %select_ln63_51, i5 %select_ln63_48

]]></Node>
<StgValue><ssdm name="select_ln63_52"/></StgValue>
</operation>

<operation id="4384" st_id="279" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1536 %p_3_53 = dadd i64 %llike_load_121, i64 %bitcast_ln62_54

]]></Node>
<StgValue><ssdm name="p_3_53"/></StgValue>
</operation>

<operation id="4385" st_id="279" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1562 %p_3_54 = dadd i64 %llike_load_122, i64 %bitcast_ln62_55

]]></Node>
<StgValue><ssdm name="p_3_54"/></StgValue>
</operation>

<operation id="4386" st_id="279" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1585 %p_3_55 = dadd i64 %llike_load_123, i64 %bitcast_ln62_56

]]></Node>
<StgValue><ssdm name="p_3_55"/></StgValue>
</operation>

<operation id="4387" st_id="279" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1611 %p_3_56 = dadd i64 %llike_load_124, i64 %bitcast_ln62_57

]]></Node>
<StgValue><ssdm name="p_3_56"/></StgValue>
</operation>

<operation id="4388" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3504" bw="64" op_0_bw="64">
<![CDATA[
.split2:1633 %bitcast_ln62_58 = bitcast i64 %transition_load_123

]]></Node>
<StgValue><ssdm name="bitcast_ln62_58"/></StgValue>
</operation>

<operation id="4389" st_id="279" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3505" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1634 %p_3_57 = dadd i64 %llike_load_125, i64 %bitcast_ln62_58

]]></Node>
<StgValue><ssdm name="p_3_57"/></StgValue>
</operation>

<operation id="4390" st_id="279" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3525" bw="64" op_0_bw="14">
<![CDATA[
.split2:1654 %llike_load_126 = load i14 %llike_addr_128

]]></Node>
<StgValue><ssdm name="llike_load_126"/></StgValue>
</operation>

<operation id="4391" st_id="279" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3529" bw="64" op_0_bw="12">
<![CDATA[
.split2:1658 %transition_load_124 = load i12 %transition_addr_124

]]></Node>
<StgValue><ssdm name="transition_load_124"/></StgValue>
</operation>

<operation id="4392" st_id="279" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3548" bw="64" op_0_bw="14">
<![CDATA[
.split2:1677 %llike_load_127 = load i14 %llike_addr_129

]]></Node>
<StgValue><ssdm name="llike_load_127"/></StgValue>
</operation>

<operation id="4393" st_id="279" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3549" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split2:1678 %add_ln62_33 = add i9 %zext_ln60_2, i9 320

]]></Node>
<StgValue><ssdm name="add_ln62_33"/></StgValue>
</operation>

<operation id="4394" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3550" bw="12" op_0_bw="9">
<![CDATA[
.split2:1679 %sext_ln62_19 = sext i9 %add_ln62_33

]]></Node>
<StgValue><ssdm name="sext_ln62_19"/></StgValue>
</operation>

<operation id="4395" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3551" bw="64" op_0_bw="12">
<![CDATA[
.split2:1680 %zext_ln62_65 = zext i12 %sext_ln62_19

]]></Node>
<StgValue><ssdm name="zext_ln62_65"/></StgValue>
</operation>

<operation id="4396" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3552" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1681 %transition_addr_125 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_65

]]></Node>
<StgValue><ssdm name="transition_addr_125"/></StgValue>
</operation>

<operation id="4397" st_id="279" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3553" bw="64" op_0_bw="12">
<![CDATA[
.split2:1682 %transition_load_125 = load i12 %transition_addr_125

]]></Node>
<StgValue><ssdm name="transition_load_125"/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="4398" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2059" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:188 %or_ln62_67 = or i15 %tmp_382, i15 62

]]></Node>
<StgValue><ssdm name="or_ln62_67"/></StgValue>
</operation>

<operation id="4399" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2060" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:189 %tmp_445 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_67

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="4400" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:190 %llike_addr_130 = getelementptr i64 %llike, i64 0, i64 %tmp_445

]]></Node>
<StgValue><ssdm name="llike_addr_130"/></StgValue>
</operation>

<operation id="4401" st_id="280" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2760" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:889 %tmp_274 = fcmp_olt  i64 %p_3_26, i64 %select_ln63_50

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="4402" st_id="280" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1562 %p_3_54 = dadd i64 %llike_load_122, i64 %bitcast_ln62_55

]]></Node>
<StgValue><ssdm name="p_3_54"/></StgValue>
</operation>

<operation id="4403" st_id="280" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1585 %p_3_55 = dadd i64 %llike_load_123, i64 %bitcast_ln62_56

]]></Node>
<StgValue><ssdm name="p_3_55"/></StgValue>
</operation>

<operation id="4404" st_id="280" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1611 %p_3_56 = dadd i64 %llike_load_124, i64 %bitcast_ln62_57

]]></Node>
<StgValue><ssdm name="p_3_56"/></StgValue>
</operation>

<operation id="4405" st_id="280" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3505" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1634 %p_3_57 = dadd i64 %llike_load_125, i64 %bitcast_ln62_58

]]></Node>
<StgValue><ssdm name="p_3_57"/></StgValue>
</operation>

<operation id="4406" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3530" bw="64" op_0_bw="64">
<![CDATA[
.split2:1659 %bitcast_ln62_59 = bitcast i64 %transition_load_124

]]></Node>
<StgValue><ssdm name="bitcast_ln62_59"/></StgValue>
</operation>

<operation id="4407" st_id="280" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3531" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1660 %p_3_58 = dadd i64 %llike_load_126, i64 %bitcast_ln62_59

]]></Node>
<StgValue><ssdm name="p_3_58"/></StgValue>
</operation>

<operation id="4408" st_id="280" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3548" bw="64" op_0_bw="14">
<![CDATA[
.split2:1677 %llike_load_127 = load i14 %llike_addr_129

]]></Node>
<StgValue><ssdm name="llike_load_127"/></StgValue>
</operation>

<operation id="4409" st_id="280" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3553" bw="64" op_0_bw="12">
<![CDATA[
.split2:1682 %transition_load_125 = load i12 %transition_addr_125

]]></Node>
<StgValue><ssdm name="transition_load_125"/></StgValue>
</operation>

<operation id="4410" st_id="280" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3575" bw="64" op_0_bw="14">
<![CDATA[
.split2:1704 %llike_load_128 = load i14 %llike_addr_130

]]></Node>
<StgValue><ssdm name="llike_load_128"/></StgValue>
</operation>

<operation id="4411" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3577" bw="12" op_0_bw="8">
<![CDATA[
.split2:1706 %sext_ln62_20 = sext i8 %xor_ln62

]]></Node>
<StgValue><ssdm name="sext_ln62_20"/></StgValue>
</operation>

<operation id="4412" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3578" bw="64" op_0_bw="12">
<![CDATA[
.split2:1707 %zext_ln62_66 = zext i12 %sext_ln62_20

]]></Node>
<StgValue><ssdm name="zext_ln62_66"/></StgValue>
</operation>

<operation id="4413" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3579" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1708 %transition_addr_126 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_66

]]></Node>
<StgValue><ssdm name="transition_addr_126"/></StgValue>
</operation>

<operation id="4414" st_id="280" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3580" bw="64" op_0_bw="12">
<![CDATA[
.split2:1709 %transition_load_126 = load i12 %transition_addr_126

]]></Node>
<StgValue><ssdm name="transition_load_126"/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="4415" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:191 %or_ln62_68 = or i15 %tmp_382, i15 63

]]></Node>
<StgValue><ssdm name="or_ln62_68"/></StgValue>
</operation>

<operation id="4416" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
.split2:192 %tmp_446 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_68

]]></Node>
<StgValue><ssdm name="tmp_446"/></StgValue>
</operation>

<operation id="4417" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:193 %llike_addr_131 = getelementptr i64 %llike, i64 0, i64 %tmp_446

]]></Node>
<StgValue><ssdm name="llike_addr_131"/></StgValue>
</operation>

<operation id="4418" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2747" bw="64" op_0_bw="64">
<![CDATA[
.split2:876 %bitcast_ln63_54 = bitcast i64 %p_3_26

]]></Node>
<StgValue><ssdm name="bitcast_ln63_54"/></StgValue>
</operation>

<operation id="4419" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2748" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:877 %tmp_272 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_54, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="4420" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2749" bw="52" op_0_bw="64">
<![CDATA[
.split2:878 %trunc_ln63_54 = trunc i64 %bitcast_ln63_54

]]></Node>
<StgValue><ssdm name="trunc_ln63_54"/></StgValue>
</operation>

<operation id="4421" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2750" bw="64" op_0_bw="64">
<![CDATA[
.split2:879 %bitcast_ln63_55 = bitcast i64 %select_ln63_50

]]></Node>
<StgValue><ssdm name="bitcast_ln63_55"/></StgValue>
</operation>

<operation id="4422" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2751" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:880 %tmp_273 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_55, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="4423" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2752" bw="52" op_0_bw="64">
<![CDATA[
.split2:881 %trunc_ln63_55 = trunc i64 %bitcast_ln63_55

]]></Node>
<StgValue><ssdm name="trunc_ln63_55"/></StgValue>
</operation>

<operation id="4424" st_id="281" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2753" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:882 %icmp_ln63_108 = icmp_ne  i11 %tmp_272, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_108"/></StgValue>
</operation>

<operation id="4425" st_id="281" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2754" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:883 %icmp_ln63_109 = icmp_eq  i52 %trunc_ln63_54, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_109"/></StgValue>
</operation>

<operation id="4426" st_id="281" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2755" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:884 %or_ln63_85 = or i1 %icmp_ln63_109, i1 %icmp_ln63_108

]]></Node>
<StgValue><ssdm name="or_ln63_85"/></StgValue>
</operation>

<operation id="4427" st_id="281" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2756" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:885 %icmp_ln63_110 = icmp_ne  i11 %tmp_273, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_110"/></StgValue>
</operation>

<operation id="4428" st_id="281" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2757" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:886 %icmp_ln63_111 = icmp_eq  i52 %trunc_ln63_55, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_111"/></StgValue>
</operation>

<operation id="4429" st_id="281" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:887 %or_ln63_86 = or i1 %icmp_ln63_111, i1 %icmp_ln63_110

]]></Node>
<StgValue><ssdm name="or_ln63_86"/></StgValue>
</operation>

<operation id="4430" st_id="281" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2759" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:888 %and_ln63_54 = and i1 %or_ln63_85, i1 %or_ln63_86

]]></Node>
<StgValue><ssdm name="and_ln63_54"/></StgValue>
</operation>

<operation id="4431" st_id="281" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2760" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:889 %tmp_274 = fcmp_olt  i64 %p_3_26, i64 %select_ln63_50

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="4432" st_id="281" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2761" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:890 %and_ln63_55 = and i1 %and_ln63_54, i1 %tmp_274

]]></Node>
<StgValue><ssdm name="and_ln63_55"/></StgValue>
</operation>

<operation id="4433" st_id="281" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2762" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:891 %select_ln63_53 = select i1 %and_ln63_55, i64 %p_3_26, i64 %select_ln63_50

]]></Node>
<StgValue><ssdm name="select_ln63_53"/></StgValue>
</operation>

<operation id="4434" st_id="281" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1585 %p_3_55 = dadd i64 %llike_load_123, i64 %bitcast_ln62_56

]]></Node>
<StgValue><ssdm name="p_3_55"/></StgValue>
</operation>

<operation id="4435" st_id="281" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1611 %p_3_56 = dadd i64 %llike_load_124, i64 %bitcast_ln62_57

]]></Node>
<StgValue><ssdm name="p_3_56"/></StgValue>
</operation>

<operation id="4436" st_id="281" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3505" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1634 %p_3_57 = dadd i64 %llike_load_125, i64 %bitcast_ln62_58

]]></Node>
<StgValue><ssdm name="p_3_57"/></StgValue>
</operation>

<operation id="4437" st_id="281" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3531" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1660 %p_3_58 = dadd i64 %llike_load_126, i64 %bitcast_ln62_59

]]></Node>
<StgValue><ssdm name="p_3_58"/></StgValue>
</operation>

<operation id="4438" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3554" bw="64" op_0_bw="64">
<![CDATA[
.split2:1683 %bitcast_ln62_60 = bitcast i64 %transition_load_125

]]></Node>
<StgValue><ssdm name="bitcast_ln62_60"/></StgValue>
</operation>

<operation id="4439" st_id="281" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3555" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1684 %p_3_59 = dadd i64 %llike_load_127, i64 %bitcast_ln62_60

]]></Node>
<StgValue><ssdm name="p_3_59"/></StgValue>
</operation>

<operation id="4440" st_id="281" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3575" bw="64" op_0_bw="14">
<![CDATA[
.split2:1704 %llike_load_128 = load i14 %llike_addr_130

]]></Node>
<StgValue><ssdm name="llike_load_128"/></StgValue>
</operation>

<operation id="4441" st_id="281" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3580" bw="64" op_0_bw="12">
<![CDATA[
.split2:1709 %transition_load_126 = load i12 %transition_addr_126

]]></Node>
<StgValue><ssdm name="transition_load_126"/></StgValue>
</operation>

<operation id="4442" st_id="281" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3599" bw="64" op_0_bw="14">
<![CDATA[
.split2:1728 %llike_load_129 = load i14 %llike_addr_131

]]></Node>
<StgValue><ssdm name="llike_load_129"/></StgValue>
</operation>

<operation id="4443" st_id="281" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3600" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split2:1729 %add_ln62_34 = add i9 %zext_ln60_2, i9 448

]]></Node>
<StgValue><ssdm name="add_ln62_34"/></StgValue>
</operation>

<operation id="4444" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3601" bw="12" op_0_bw="9">
<![CDATA[
.split2:1730 %sext_ln62_21 = sext i9 %add_ln62_34

]]></Node>
<StgValue><ssdm name="sext_ln62_21"/></StgValue>
</operation>

<operation id="4445" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3602" bw="64" op_0_bw="12">
<![CDATA[
.split2:1731 %zext_ln62_67 = zext i12 %sext_ln62_21

]]></Node>
<StgValue><ssdm name="zext_ln62_67"/></StgValue>
</operation>

<operation id="4446" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3603" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1732 %transition_addr_127 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_67

]]></Node>
<StgValue><ssdm name="transition_addr_127"/></StgValue>
</operation>

<operation id="4447" st_id="281" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3604" bw="64" op_0_bw="12">
<![CDATA[
.split2:1733 %transition_load_127 = load i12 %transition_addr_127

]]></Node>
<StgValue><ssdm name="transition_load_127"/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="4448" st_id="282" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2783" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:912 %tmp_277 = fcmp_olt  i64 %p_3_27, i64 %select_ln63_53

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="4449" st_id="282" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1611 %p_3_56 = dadd i64 %llike_load_124, i64 %bitcast_ln62_57

]]></Node>
<StgValue><ssdm name="p_3_56"/></StgValue>
</operation>

<operation id="4450" st_id="282" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3505" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1634 %p_3_57 = dadd i64 %llike_load_125, i64 %bitcast_ln62_58

]]></Node>
<StgValue><ssdm name="p_3_57"/></StgValue>
</operation>

<operation id="4451" st_id="282" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3531" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1660 %p_3_58 = dadd i64 %llike_load_126, i64 %bitcast_ln62_59

]]></Node>
<StgValue><ssdm name="p_3_58"/></StgValue>
</operation>

<operation id="4452" st_id="282" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3555" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1684 %p_3_59 = dadd i64 %llike_load_127, i64 %bitcast_ln62_60

]]></Node>
<StgValue><ssdm name="p_3_59"/></StgValue>
</operation>

<operation id="4453" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3581" bw="64" op_0_bw="64">
<![CDATA[
.split2:1710 %bitcast_ln62_61 = bitcast i64 %transition_load_126

]]></Node>
<StgValue><ssdm name="bitcast_ln62_61"/></StgValue>
</operation>

<operation id="4454" st_id="282" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1711 %p_3_60 = dadd i64 %llike_load_128, i64 %bitcast_ln62_61

]]></Node>
<StgValue><ssdm name="p_3_60"/></StgValue>
</operation>

<operation id="4455" st_id="282" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3599" bw="64" op_0_bw="14">
<![CDATA[
.split2:1728 %llike_load_129 = load i14 %llike_addr_131

]]></Node>
<StgValue><ssdm name="llike_load_129"/></StgValue>
</operation>

<operation id="4456" st_id="282" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3604" bw="64" op_0_bw="12">
<![CDATA[
.split2:1733 %transition_load_127 = load i12 %transition_addr_127

]]></Node>
<StgValue><ssdm name="transition_load_127"/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="4457" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2770" bw="64" op_0_bw="64">
<![CDATA[
.split2:899 %bitcast_ln63_56 = bitcast i64 %p_3_27

]]></Node>
<StgValue><ssdm name="bitcast_ln63_56"/></StgValue>
</operation>

<operation id="4458" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2771" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:900 %tmp_275 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_56, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="4459" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2772" bw="52" op_0_bw="64">
<![CDATA[
.split2:901 %trunc_ln63_56 = trunc i64 %bitcast_ln63_56

]]></Node>
<StgValue><ssdm name="trunc_ln63_56"/></StgValue>
</operation>

<operation id="4460" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2773" bw="64" op_0_bw="64">
<![CDATA[
.split2:902 %bitcast_ln63_57 = bitcast i64 %select_ln63_53

]]></Node>
<StgValue><ssdm name="bitcast_ln63_57"/></StgValue>
</operation>

<operation id="4461" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2774" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:903 %tmp_276 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_57, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="4462" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2775" bw="52" op_0_bw="64">
<![CDATA[
.split2:904 %trunc_ln63_57 = trunc i64 %bitcast_ln63_57

]]></Node>
<StgValue><ssdm name="trunc_ln63_57"/></StgValue>
</operation>

<operation id="4463" st_id="283" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2776" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:905 %icmp_ln63_112 = icmp_ne  i11 %tmp_275, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_112"/></StgValue>
</operation>

<operation id="4464" st_id="283" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2777" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:906 %icmp_ln63_113 = icmp_eq  i52 %trunc_ln63_56, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_113"/></StgValue>
</operation>

<operation id="4465" st_id="283" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:907 %or_ln63_87 = or i1 %icmp_ln63_113, i1 %icmp_ln63_112

]]></Node>
<StgValue><ssdm name="or_ln63_87"/></StgValue>
</operation>

<operation id="4466" st_id="283" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2779" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:908 %icmp_ln63_114 = icmp_ne  i11 %tmp_276, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_114"/></StgValue>
</operation>

<operation id="4467" st_id="283" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2780" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:909 %icmp_ln63_115 = icmp_eq  i52 %trunc_ln63_57, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_115"/></StgValue>
</operation>

<operation id="4468" st_id="283" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:910 %or_ln63_88 = or i1 %icmp_ln63_115, i1 %icmp_ln63_114

]]></Node>
<StgValue><ssdm name="or_ln63_88"/></StgValue>
</operation>

<operation id="4469" st_id="283" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:911 %and_ln63_56 = and i1 %or_ln63_87, i1 %or_ln63_88

]]></Node>
<StgValue><ssdm name="and_ln63_56"/></StgValue>
</operation>

<operation id="4470" st_id="283" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2783" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:912 %tmp_277 = fcmp_olt  i64 %p_3_27, i64 %select_ln63_53

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="4471" st_id="283" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:913 %and_ln63_57 = and i1 %and_ln63_56, i1 %tmp_277

]]></Node>
<StgValue><ssdm name="and_ln63_57"/></StgValue>
</operation>

<operation id="4472" st_id="283" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2785" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:914 %select_ln63_54 = select i1 %and_ln63_57, i64 %p_3_27, i64 %select_ln63_53

]]></Node>
<StgValue><ssdm name="select_ln63_54"/></StgValue>
</operation>

<operation id="4473" st_id="283" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2786" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split2:915 %select_ln63_55 = select i1 %and_ln63_57, i5 29, i5 28

]]></Node>
<StgValue><ssdm name="select_ln63_55"/></StgValue>
</operation>

<operation id="4474" st_id="283" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:916 %or_ln63_13 = or i1 %and_ln63_57, i1 %and_ln63_55

]]></Node>
<StgValue><ssdm name="or_ln63_13"/></StgValue>
</operation>

<operation id="4475" st_id="283" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2788" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split2:917 %select_ln63_56 = select i1 %or_ln63_13, i5 %select_ln63_55, i5 %select_ln63_52

]]></Node>
<StgValue><ssdm name="select_ln63_56"/></StgValue>
</operation>

<operation id="4476" st_id="283" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3505" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1634 %p_3_57 = dadd i64 %llike_load_125, i64 %bitcast_ln62_58

]]></Node>
<StgValue><ssdm name="p_3_57"/></StgValue>
</operation>

<operation id="4477" st_id="283" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3531" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1660 %p_3_58 = dadd i64 %llike_load_126, i64 %bitcast_ln62_59

]]></Node>
<StgValue><ssdm name="p_3_58"/></StgValue>
</operation>

<operation id="4478" st_id="283" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3555" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1684 %p_3_59 = dadd i64 %llike_load_127, i64 %bitcast_ln62_60

]]></Node>
<StgValue><ssdm name="p_3_59"/></StgValue>
</operation>

<operation id="4479" st_id="283" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1711 %p_3_60 = dadd i64 %llike_load_128, i64 %bitcast_ln62_61

]]></Node>
<StgValue><ssdm name="p_3_60"/></StgValue>
</operation>

<operation id="4480" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3605" bw="64" op_0_bw="64">
<![CDATA[
.split2:1734 %bitcast_ln62_62 = bitcast i64 %transition_load_127

]]></Node>
<StgValue><ssdm name="bitcast_ln62_62"/></StgValue>
</operation>

<operation id="4481" st_id="283" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1735 %p_3_61 = dadd i64 %llike_load_129, i64 %bitcast_ln62_62

]]></Node>
<StgValue><ssdm name="p_3_61"/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="4482" st_id="284" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2809" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:938 %tmp_280 = fcmp_olt  i64 %p_3_28, i64 %select_ln63_54

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="4483" st_id="284" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3531" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1660 %p_3_58 = dadd i64 %llike_load_126, i64 %bitcast_ln62_59

]]></Node>
<StgValue><ssdm name="p_3_58"/></StgValue>
</operation>

<operation id="4484" st_id="284" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3555" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1684 %p_3_59 = dadd i64 %llike_load_127, i64 %bitcast_ln62_60

]]></Node>
<StgValue><ssdm name="p_3_59"/></StgValue>
</operation>

<operation id="4485" st_id="284" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1711 %p_3_60 = dadd i64 %llike_load_128, i64 %bitcast_ln62_61

]]></Node>
<StgValue><ssdm name="p_3_60"/></StgValue>
</operation>

<operation id="4486" st_id="284" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1735 %p_3_61 = dadd i64 %llike_load_129, i64 %bitcast_ln62_62

]]></Node>
<StgValue><ssdm name="p_3_61"/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="4487" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2796" bw="64" op_0_bw="64">
<![CDATA[
.split2:925 %bitcast_ln63_58 = bitcast i64 %p_3_28

]]></Node>
<StgValue><ssdm name="bitcast_ln63_58"/></StgValue>
</operation>

<operation id="4488" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2797" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:926 %tmp_278 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_58, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="4489" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2798" bw="52" op_0_bw="64">
<![CDATA[
.split2:927 %trunc_ln63_58 = trunc i64 %bitcast_ln63_58

]]></Node>
<StgValue><ssdm name="trunc_ln63_58"/></StgValue>
</operation>

<operation id="4490" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2799" bw="64" op_0_bw="64">
<![CDATA[
.split2:928 %bitcast_ln63_59 = bitcast i64 %select_ln63_54

]]></Node>
<StgValue><ssdm name="bitcast_ln63_59"/></StgValue>
</operation>

<operation id="4491" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2800" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:929 %tmp_279 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_59, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="4492" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2801" bw="52" op_0_bw="64">
<![CDATA[
.split2:930 %trunc_ln63_59 = trunc i64 %bitcast_ln63_59

]]></Node>
<StgValue><ssdm name="trunc_ln63_59"/></StgValue>
</operation>

<operation id="4493" st_id="285" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2802" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:931 %icmp_ln63_116 = icmp_ne  i11 %tmp_278, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_116"/></StgValue>
</operation>

<operation id="4494" st_id="285" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2803" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:932 %icmp_ln63_117 = icmp_eq  i52 %trunc_ln63_58, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_117"/></StgValue>
</operation>

<operation id="4495" st_id="285" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2804" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:933 %or_ln63_89 = or i1 %icmp_ln63_117, i1 %icmp_ln63_116

]]></Node>
<StgValue><ssdm name="or_ln63_89"/></StgValue>
</operation>

<operation id="4496" st_id="285" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2805" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:934 %icmp_ln63_118 = icmp_ne  i11 %tmp_279, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_118"/></StgValue>
</operation>

<operation id="4497" st_id="285" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2806" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:935 %icmp_ln63_119 = icmp_eq  i52 %trunc_ln63_59, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_119"/></StgValue>
</operation>

<operation id="4498" st_id="285" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2807" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:936 %or_ln63_90 = or i1 %icmp_ln63_119, i1 %icmp_ln63_118

]]></Node>
<StgValue><ssdm name="or_ln63_90"/></StgValue>
</operation>

<operation id="4499" st_id="285" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:937 %and_ln63_58 = and i1 %or_ln63_89, i1 %or_ln63_90

]]></Node>
<StgValue><ssdm name="and_ln63_58"/></StgValue>
</operation>

<operation id="4500" st_id="285" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2809" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:938 %tmp_280 = fcmp_olt  i64 %p_3_28, i64 %select_ln63_54

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="4501" st_id="285" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2810" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:939 %and_ln63_59 = and i1 %and_ln63_58, i1 %tmp_280

]]></Node>
<StgValue><ssdm name="and_ln63_59"/></StgValue>
</operation>

<operation id="4502" st_id="285" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2811" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:940 %select_ln63_57 = select i1 %and_ln63_59, i64 %p_3_28, i64 %select_ln63_54

]]></Node>
<StgValue><ssdm name="select_ln63_57"/></StgValue>
</operation>

<operation id="4503" st_id="285" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3555" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1684 %p_3_59 = dadd i64 %llike_load_127, i64 %bitcast_ln62_60

]]></Node>
<StgValue><ssdm name="p_3_59"/></StgValue>
</operation>

<operation id="4504" st_id="285" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1711 %p_3_60 = dadd i64 %llike_load_128, i64 %bitcast_ln62_61

]]></Node>
<StgValue><ssdm name="p_3_60"/></StgValue>
</operation>

<operation id="4505" st_id="285" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1735 %p_3_61 = dadd i64 %llike_load_129, i64 %bitcast_ln62_62

]]></Node>
<StgValue><ssdm name="p_3_61"/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="4506" st_id="286" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2832" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:961 %tmp_283 = fcmp_olt  i64 %p_3_29, i64 %select_ln63_57

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="4507" st_id="286" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1711 %p_3_60 = dadd i64 %llike_load_128, i64 %bitcast_ln62_61

]]></Node>
<StgValue><ssdm name="p_3_60"/></StgValue>
</operation>

<operation id="4508" st_id="286" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1735 %p_3_61 = dadd i64 %llike_load_129, i64 %bitcast_ln62_62

]]></Node>
<StgValue><ssdm name="p_3_61"/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="4509" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2819" bw="64" op_0_bw="64">
<![CDATA[
.split2:948 %bitcast_ln63_60 = bitcast i64 %p_3_29

]]></Node>
<StgValue><ssdm name="bitcast_ln63_60"/></StgValue>
</operation>

<operation id="4510" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2820" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:949 %tmp_281 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_60, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="4511" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2821" bw="52" op_0_bw="64">
<![CDATA[
.split2:950 %trunc_ln63_60 = trunc i64 %bitcast_ln63_60

]]></Node>
<StgValue><ssdm name="trunc_ln63_60"/></StgValue>
</operation>

<operation id="4512" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2822" bw="64" op_0_bw="64">
<![CDATA[
.split2:951 %bitcast_ln63_61 = bitcast i64 %select_ln63_57

]]></Node>
<StgValue><ssdm name="bitcast_ln63_61"/></StgValue>
</operation>

<operation id="4513" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2823" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:952 %tmp_282 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_61, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="4514" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2824" bw="52" op_0_bw="64">
<![CDATA[
.split2:953 %trunc_ln63_61 = trunc i64 %bitcast_ln63_61

]]></Node>
<StgValue><ssdm name="trunc_ln63_61"/></StgValue>
</operation>

<operation id="4515" st_id="287" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2825" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:954 %icmp_ln63_120 = icmp_ne  i11 %tmp_281, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_120"/></StgValue>
</operation>

<operation id="4516" st_id="287" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2826" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:955 %icmp_ln63_121 = icmp_eq  i52 %trunc_ln63_60, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_121"/></StgValue>
</operation>

<operation id="4517" st_id="287" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:956 %or_ln63_91 = or i1 %icmp_ln63_121, i1 %icmp_ln63_120

]]></Node>
<StgValue><ssdm name="or_ln63_91"/></StgValue>
</operation>

<operation id="4518" st_id="287" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2828" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:957 %icmp_ln63_122 = icmp_ne  i11 %tmp_282, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_122"/></StgValue>
</operation>

<operation id="4519" st_id="287" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2829" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:958 %icmp_ln63_123 = icmp_eq  i52 %trunc_ln63_61, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_123"/></StgValue>
</operation>

<operation id="4520" st_id="287" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2830" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:959 %or_ln63_92 = or i1 %icmp_ln63_123, i1 %icmp_ln63_122

]]></Node>
<StgValue><ssdm name="or_ln63_92"/></StgValue>
</operation>

<operation id="4521" st_id="287" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2831" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:960 %and_ln63_60 = and i1 %or_ln63_91, i1 %or_ln63_92

]]></Node>
<StgValue><ssdm name="and_ln63_60"/></StgValue>
</operation>

<operation id="4522" st_id="287" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2832" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:961 %tmp_283 = fcmp_olt  i64 %p_3_29, i64 %select_ln63_57

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="4523" st_id="287" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2833" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:962 %and_ln63_61 = and i1 %and_ln63_60, i1 %tmp_283

]]></Node>
<StgValue><ssdm name="and_ln63_61"/></StgValue>
</operation>

<operation id="4524" st_id="287" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2834" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:963 %select_ln63_58 = select i1 %and_ln63_61, i64 %p_3_29, i64 %select_ln63_57

]]></Node>
<StgValue><ssdm name="select_ln63_58"/></StgValue>
</operation>

<operation id="4525" st_id="287" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2835" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split2:964 %select_ln63_59 = select i1 %and_ln63_61, i5 31, i5 30

]]></Node>
<StgValue><ssdm name="select_ln63_59"/></StgValue>
</operation>

<operation id="4526" st_id="287" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2836" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:965 %or_ln63_14 = or i1 %and_ln63_61, i1 %and_ln63_59

]]></Node>
<StgValue><ssdm name="or_ln63_14"/></StgValue>
</operation>

<operation id="4527" st_id="287" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2837" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split2:966 %select_ln63_60 = select i1 %or_ln63_14, i5 %select_ln63_59, i5 %select_ln63_56

]]></Node>
<StgValue><ssdm name="select_ln63_60"/></StgValue>
</operation>

<operation id="4528" st_id="287" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1735 %p_3_61 = dadd i64 %llike_load_129, i64 %bitcast_ln62_62

]]></Node>
<StgValue><ssdm name="p_3_61"/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="4529" st_id="288" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2859" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:988 %tmp_286 = fcmp_olt  i64 %p_3_30, i64 %select_ln63_58

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>
</state>

<state id="289" st_id="289">

<operation id="4530" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2846" bw="64" op_0_bw="64">
<![CDATA[
.split2:975 %bitcast_ln63_62 = bitcast i64 %p_3_30

]]></Node>
<StgValue><ssdm name="bitcast_ln63_62"/></StgValue>
</operation>

<operation id="4531" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2847" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:976 %tmp_284 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_62, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="4532" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2848" bw="52" op_0_bw="64">
<![CDATA[
.split2:977 %trunc_ln63_62 = trunc i64 %bitcast_ln63_62

]]></Node>
<StgValue><ssdm name="trunc_ln63_62"/></StgValue>
</operation>

<operation id="4533" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2849" bw="64" op_0_bw="64">
<![CDATA[
.split2:978 %bitcast_ln63_63 = bitcast i64 %select_ln63_58

]]></Node>
<StgValue><ssdm name="bitcast_ln63_63"/></StgValue>
</operation>

<operation id="4534" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2850" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:979 %tmp_285 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_63, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="4535" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2851" bw="52" op_0_bw="64">
<![CDATA[
.split2:980 %trunc_ln63_63 = trunc i64 %bitcast_ln63_63

]]></Node>
<StgValue><ssdm name="trunc_ln63_63"/></StgValue>
</operation>

<operation id="4536" st_id="289" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2852" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:981 %icmp_ln63_124 = icmp_ne  i11 %tmp_284, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_124"/></StgValue>
</operation>

<operation id="4537" st_id="289" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2853" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:982 %icmp_ln63_125 = icmp_eq  i52 %trunc_ln63_62, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_125"/></StgValue>
</operation>

<operation id="4538" st_id="289" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2854" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:983 %or_ln63_93 = or i1 %icmp_ln63_125, i1 %icmp_ln63_124

]]></Node>
<StgValue><ssdm name="or_ln63_93"/></StgValue>
</operation>

<operation id="4539" st_id="289" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2855" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:984 %icmp_ln63_126 = icmp_ne  i11 %tmp_285, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_126"/></StgValue>
</operation>

<operation id="4540" st_id="289" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2856" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:985 %icmp_ln63_127 = icmp_eq  i52 %trunc_ln63_63, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_127"/></StgValue>
</operation>

<operation id="4541" st_id="289" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2857" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:986 %or_ln63_94 = or i1 %icmp_ln63_127, i1 %icmp_ln63_126

]]></Node>
<StgValue><ssdm name="or_ln63_94"/></StgValue>
</operation>

<operation id="4542" st_id="289" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2858" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:987 %and_ln63_62 = and i1 %or_ln63_93, i1 %or_ln63_94

]]></Node>
<StgValue><ssdm name="and_ln63_62"/></StgValue>
</operation>

<operation id="4543" st_id="289" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2859" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:988 %tmp_286 = fcmp_olt  i64 %p_3_30, i64 %select_ln63_58

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="4544" st_id="289" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2860" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:989 %and_ln63_63 = and i1 %and_ln63_62, i1 %tmp_286

]]></Node>
<StgValue><ssdm name="and_ln63_63"/></StgValue>
</operation>

<operation id="4545" st_id="289" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2861" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:990 %select_ln63_61 = select i1 %and_ln63_63, i64 %p_3_30, i64 %select_ln63_58

]]></Node>
<StgValue><ssdm name="select_ln63_61"/></StgValue>
</operation>
</state>

<state id="290" st_id="290">

<operation id="4546" st_id="290" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2882" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1011 %tmp_289 = fcmp_olt  i64 %p_3_31, i64 %select_ln63_61

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>
</state>

<state id="291" st_id="291">

<operation id="4547" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2838" bw="6" op_0_bw="5">
<![CDATA[
.split2:967 %zext_ln62_51 = zext i5 %select_ln63_60

]]></Node>
<StgValue><ssdm name="zext_ln62_51"/></StgValue>
</operation>

<operation id="4548" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2869" bw="64" op_0_bw="64">
<![CDATA[
.split2:998 %bitcast_ln63_64 = bitcast i64 %p_3_31

]]></Node>
<StgValue><ssdm name="bitcast_ln63_64"/></StgValue>
</operation>

<operation id="4549" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2870" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:999 %tmp_287 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_64, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="4550" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2871" bw="52" op_0_bw="64">
<![CDATA[
.split2:1000 %trunc_ln63_64 = trunc i64 %bitcast_ln63_64

]]></Node>
<StgValue><ssdm name="trunc_ln63_64"/></StgValue>
</operation>

<operation id="4551" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2872" bw="64" op_0_bw="64">
<![CDATA[
.split2:1001 %bitcast_ln63_65 = bitcast i64 %select_ln63_61

]]></Node>
<StgValue><ssdm name="bitcast_ln63_65"/></StgValue>
</operation>

<operation id="4552" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2873" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1002 %tmp_288 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_65, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="4553" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2874" bw="52" op_0_bw="64">
<![CDATA[
.split2:1003 %trunc_ln63_65 = trunc i64 %bitcast_ln63_65

]]></Node>
<StgValue><ssdm name="trunc_ln63_65"/></StgValue>
</operation>

<operation id="4554" st_id="291" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2875" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1004 %icmp_ln63_128 = icmp_ne  i11 %tmp_287, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_128"/></StgValue>
</operation>

<operation id="4555" st_id="291" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2876" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1005 %icmp_ln63_129 = icmp_eq  i52 %trunc_ln63_64, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_129"/></StgValue>
</operation>

<operation id="4556" st_id="291" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1006 %or_ln63_95 = or i1 %icmp_ln63_129, i1 %icmp_ln63_128

]]></Node>
<StgValue><ssdm name="or_ln63_95"/></StgValue>
</operation>

<operation id="4557" st_id="291" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2878" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1007 %icmp_ln63_130 = icmp_ne  i11 %tmp_288, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_130"/></StgValue>
</operation>

<operation id="4558" st_id="291" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2879" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1008 %icmp_ln63_131 = icmp_eq  i52 %trunc_ln63_65, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_131"/></StgValue>
</operation>

<operation id="4559" st_id="291" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2880" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1009 %or_ln63_96 = or i1 %icmp_ln63_131, i1 %icmp_ln63_130

]]></Node>
<StgValue><ssdm name="or_ln63_96"/></StgValue>
</operation>

<operation id="4560" st_id="291" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2881" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1010 %and_ln63_64 = and i1 %or_ln63_95, i1 %or_ln63_96

]]></Node>
<StgValue><ssdm name="and_ln63_64"/></StgValue>
</operation>

<operation id="4561" st_id="291" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2882" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1011 %tmp_289 = fcmp_olt  i64 %p_3_31, i64 %select_ln63_61

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="4562" st_id="291" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2883" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1012 %and_ln63_65 = and i1 %and_ln63_64, i1 %tmp_289

]]></Node>
<StgValue><ssdm name="and_ln63_65"/></StgValue>
</operation>

<operation id="4563" st_id="291" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2884" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1013 %select_ln63_62 = select i1 %and_ln63_65, i64 %p_3_31, i64 %select_ln63_61

]]></Node>
<StgValue><ssdm name="select_ln63_62"/></StgValue>
</operation>

<operation id="4564" st_id="291" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2885" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split2:1014 %select_ln63_63 = select i1 %and_ln63_65, i6 33, i6 32

]]></Node>
<StgValue><ssdm name="select_ln63_63"/></StgValue>
</operation>

<operation id="4565" st_id="291" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1015 %or_ln63_15 = or i1 %and_ln63_65, i1 %and_ln63_63

]]></Node>
<StgValue><ssdm name="or_ln63_15"/></StgValue>
</operation>

<operation id="4566" st_id="291" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2887" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split2:1016 %select_ln63_64 = select i1 %or_ln63_15, i6 %select_ln63_63, i6 %zext_ln62_51

]]></Node>
<StgValue><ssdm name="select_ln63_64"/></StgValue>
</operation>
</state>

<state id="292" st_id="292">

<operation id="4567" st_id="292" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2908" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1037 %tmp_292 = fcmp_olt  i64 %p_3_32, i64 %select_ln63_62

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>
</state>

<state id="293" st_id="293">

<operation id="4568" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2895" bw="64" op_0_bw="64">
<![CDATA[
.split2:1024 %bitcast_ln63_66 = bitcast i64 %p_3_32

]]></Node>
<StgValue><ssdm name="bitcast_ln63_66"/></StgValue>
</operation>

<operation id="4569" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2896" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1025 %tmp_290 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_66, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="4570" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2897" bw="52" op_0_bw="64">
<![CDATA[
.split2:1026 %trunc_ln63_66 = trunc i64 %bitcast_ln63_66

]]></Node>
<StgValue><ssdm name="trunc_ln63_66"/></StgValue>
</operation>

<operation id="4571" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2898" bw="64" op_0_bw="64">
<![CDATA[
.split2:1027 %bitcast_ln63_67 = bitcast i64 %select_ln63_62

]]></Node>
<StgValue><ssdm name="bitcast_ln63_67"/></StgValue>
</operation>

<operation id="4572" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2899" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1028 %tmp_291 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_67, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="4573" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2900" bw="52" op_0_bw="64">
<![CDATA[
.split2:1029 %trunc_ln63_67 = trunc i64 %bitcast_ln63_67

]]></Node>
<StgValue><ssdm name="trunc_ln63_67"/></StgValue>
</operation>

<operation id="4574" st_id="293" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2901" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1030 %icmp_ln63_132 = icmp_ne  i11 %tmp_290, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_132"/></StgValue>
</operation>

<operation id="4575" st_id="293" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2902" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1031 %icmp_ln63_133 = icmp_eq  i52 %trunc_ln63_66, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_133"/></StgValue>
</operation>

<operation id="4576" st_id="293" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2903" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1032 %or_ln63_97 = or i1 %icmp_ln63_133, i1 %icmp_ln63_132

]]></Node>
<StgValue><ssdm name="or_ln63_97"/></StgValue>
</operation>

<operation id="4577" st_id="293" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2904" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1033 %icmp_ln63_134 = icmp_ne  i11 %tmp_291, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_134"/></StgValue>
</operation>

<operation id="4578" st_id="293" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2905" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1034 %icmp_ln63_135 = icmp_eq  i52 %trunc_ln63_67, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_135"/></StgValue>
</operation>

<operation id="4579" st_id="293" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2906" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1035 %or_ln63_98 = or i1 %icmp_ln63_135, i1 %icmp_ln63_134

]]></Node>
<StgValue><ssdm name="or_ln63_98"/></StgValue>
</operation>

<operation id="4580" st_id="293" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2907" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1036 %and_ln63_66 = and i1 %or_ln63_97, i1 %or_ln63_98

]]></Node>
<StgValue><ssdm name="and_ln63_66"/></StgValue>
</operation>

<operation id="4581" st_id="293" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2908" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1037 %tmp_292 = fcmp_olt  i64 %p_3_32, i64 %select_ln63_62

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="4582" st_id="293" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2909" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1038 %and_ln63_67 = and i1 %and_ln63_66, i1 %tmp_292

]]></Node>
<StgValue><ssdm name="and_ln63_67"/></StgValue>
</operation>

<operation id="4583" st_id="293" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2910" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1039 %select_ln63_65 = select i1 %and_ln63_67, i64 %p_3_32, i64 %select_ln63_62

]]></Node>
<StgValue><ssdm name="select_ln63_65"/></StgValue>
</operation>
</state>

<state id="294" st_id="294">

<operation id="4584" st_id="294" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2931" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1060 %tmp_295 = fcmp_olt  i64 %p_3_33, i64 %select_ln63_65

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>
</state>

<state id="295" st_id="295">

<operation id="4585" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2918" bw="64" op_0_bw="64">
<![CDATA[
.split2:1047 %bitcast_ln63_68 = bitcast i64 %p_3_33

]]></Node>
<StgValue><ssdm name="bitcast_ln63_68"/></StgValue>
</operation>

<operation id="4586" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2919" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1048 %tmp_293 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_68, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="4587" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2920" bw="52" op_0_bw="64">
<![CDATA[
.split2:1049 %trunc_ln63_68 = trunc i64 %bitcast_ln63_68

]]></Node>
<StgValue><ssdm name="trunc_ln63_68"/></StgValue>
</operation>

<operation id="4588" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2921" bw="64" op_0_bw="64">
<![CDATA[
.split2:1050 %bitcast_ln63_69 = bitcast i64 %select_ln63_65

]]></Node>
<StgValue><ssdm name="bitcast_ln63_69"/></StgValue>
</operation>

<operation id="4589" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2922" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1051 %tmp_294 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_69, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="4590" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2923" bw="52" op_0_bw="64">
<![CDATA[
.split2:1052 %trunc_ln63_69 = trunc i64 %bitcast_ln63_69

]]></Node>
<StgValue><ssdm name="trunc_ln63_69"/></StgValue>
</operation>

<operation id="4591" st_id="295" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2924" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1053 %icmp_ln63_136 = icmp_ne  i11 %tmp_293, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_136"/></StgValue>
</operation>

<operation id="4592" st_id="295" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2925" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1054 %icmp_ln63_137 = icmp_eq  i52 %trunc_ln63_68, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_137"/></StgValue>
</operation>

<operation id="4593" st_id="295" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1055 %or_ln63_99 = or i1 %icmp_ln63_137, i1 %icmp_ln63_136

]]></Node>
<StgValue><ssdm name="or_ln63_99"/></StgValue>
</operation>

<operation id="4594" st_id="295" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2927" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1056 %icmp_ln63_138 = icmp_ne  i11 %tmp_294, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_138"/></StgValue>
</operation>

<operation id="4595" st_id="295" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2928" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1057 %icmp_ln63_139 = icmp_eq  i52 %trunc_ln63_69, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_139"/></StgValue>
</operation>

<operation id="4596" st_id="295" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2929" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1058 %or_ln63_100 = or i1 %icmp_ln63_139, i1 %icmp_ln63_138

]]></Node>
<StgValue><ssdm name="or_ln63_100"/></StgValue>
</operation>

<operation id="4597" st_id="295" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2930" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1059 %and_ln63_68 = and i1 %or_ln63_99, i1 %or_ln63_100

]]></Node>
<StgValue><ssdm name="and_ln63_68"/></StgValue>
</operation>

<operation id="4598" st_id="295" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2931" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1060 %tmp_295 = fcmp_olt  i64 %p_3_33, i64 %select_ln63_65

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="4599" st_id="295" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1061 %and_ln63_69 = and i1 %and_ln63_68, i1 %tmp_295

]]></Node>
<StgValue><ssdm name="and_ln63_69"/></StgValue>
</operation>

<operation id="4600" st_id="295" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2933" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1062 %select_ln63_66 = select i1 %and_ln63_69, i64 %p_3_33, i64 %select_ln63_65

]]></Node>
<StgValue><ssdm name="select_ln63_66"/></StgValue>
</operation>

<operation id="4601" st_id="295" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2934" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split2:1063 %select_ln63_67 = select i1 %and_ln63_69, i6 35, i6 34

]]></Node>
<StgValue><ssdm name="select_ln63_67"/></StgValue>
</operation>

<operation id="4602" st_id="295" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2935" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1064 %or_ln63_16 = or i1 %and_ln63_69, i1 %and_ln63_67

]]></Node>
<StgValue><ssdm name="or_ln63_16"/></StgValue>
</operation>

<operation id="4603" st_id="295" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2936" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split2:1065 %select_ln63_68 = select i1 %or_ln63_16, i6 %select_ln63_67, i6 %select_ln63_64

]]></Node>
<StgValue><ssdm name="select_ln63_68"/></StgValue>
</operation>
</state>

<state id="296" st_id="296">

<operation id="4604" st_id="296" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2957" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1086 %tmp_298 = fcmp_olt  i64 %p_3_34, i64 %select_ln63_66

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>
</state>

<state id="297" st_id="297">

<operation id="4605" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2944" bw="64" op_0_bw="64">
<![CDATA[
.split2:1073 %bitcast_ln63_70 = bitcast i64 %p_3_34

]]></Node>
<StgValue><ssdm name="bitcast_ln63_70"/></StgValue>
</operation>

<operation id="4606" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2945" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1074 %tmp_296 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_70, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="4607" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2946" bw="52" op_0_bw="64">
<![CDATA[
.split2:1075 %trunc_ln63_70 = trunc i64 %bitcast_ln63_70

]]></Node>
<StgValue><ssdm name="trunc_ln63_70"/></StgValue>
</operation>

<operation id="4608" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2947" bw="64" op_0_bw="64">
<![CDATA[
.split2:1076 %bitcast_ln63_71 = bitcast i64 %select_ln63_66

]]></Node>
<StgValue><ssdm name="bitcast_ln63_71"/></StgValue>
</operation>

<operation id="4609" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2948" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1077 %tmp_297 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_71, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="4610" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2949" bw="52" op_0_bw="64">
<![CDATA[
.split2:1078 %trunc_ln63_71 = trunc i64 %bitcast_ln63_71

]]></Node>
<StgValue><ssdm name="trunc_ln63_71"/></StgValue>
</operation>

<operation id="4611" st_id="297" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2950" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1079 %icmp_ln63_140 = icmp_ne  i11 %tmp_296, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_140"/></StgValue>
</operation>

<operation id="4612" st_id="297" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2951" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1080 %icmp_ln63_141 = icmp_eq  i52 %trunc_ln63_70, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_141"/></StgValue>
</operation>

<operation id="4613" st_id="297" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2952" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1081 %or_ln63_101 = or i1 %icmp_ln63_141, i1 %icmp_ln63_140

]]></Node>
<StgValue><ssdm name="or_ln63_101"/></StgValue>
</operation>

<operation id="4614" st_id="297" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2953" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1082 %icmp_ln63_142 = icmp_ne  i11 %tmp_297, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_142"/></StgValue>
</operation>

<operation id="4615" st_id="297" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2954" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1083 %icmp_ln63_143 = icmp_eq  i52 %trunc_ln63_71, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_143"/></StgValue>
</operation>

<operation id="4616" st_id="297" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2955" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1084 %or_ln63_102 = or i1 %icmp_ln63_143, i1 %icmp_ln63_142

]]></Node>
<StgValue><ssdm name="or_ln63_102"/></StgValue>
</operation>

<operation id="4617" st_id="297" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2956" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1085 %and_ln63_70 = and i1 %or_ln63_101, i1 %or_ln63_102

]]></Node>
<StgValue><ssdm name="and_ln63_70"/></StgValue>
</operation>

<operation id="4618" st_id="297" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2957" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1086 %tmp_298 = fcmp_olt  i64 %p_3_34, i64 %select_ln63_66

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="4619" st_id="297" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1087 %and_ln63_71 = and i1 %and_ln63_70, i1 %tmp_298

]]></Node>
<StgValue><ssdm name="and_ln63_71"/></StgValue>
</operation>

<operation id="4620" st_id="297" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2959" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1088 %select_ln63_69 = select i1 %and_ln63_71, i64 %p_3_34, i64 %select_ln63_66

]]></Node>
<StgValue><ssdm name="select_ln63_69"/></StgValue>
</operation>
</state>

<state id="298" st_id="298">

<operation id="4621" st_id="298" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2980" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1109 %tmp_301 = fcmp_olt  i64 %p_3_35, i64 %select_ln63_69

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>
</state>

<state id="299" st_id="299">

<operation id="4622" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2967" bw="64" op_0_bw="64">
<![CDATA[
.split2:1096 %bitcast_ln63_72 = bitcast i64 %p_3_35

]]></Node>
<StgValue><ssdm name="bitcast_ln63_72"/></StgValue>
</operation>

<operation id="4623" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2968" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1097 %tmp_299 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_72, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="4624" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2969" bw="52" op_0_bw="64">
<![CDATA[
.split2:1098 %trunc_ln63_72 = trunc i64 %bitcast_ln63_72

]]></Node>
<StgValue><ssdm name="trunc_ln63_72"/></StgValue>
</operation>

<operation id="4625" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2970" bw="64" op_0_bw="64">
<![CDATA[
.split2:1099 %bitcast_ln63_73 = bitcast i64 %select_ln63_69

]]></Node>
<StgValue><ssdm name="bitcast_ln63_73"/></StgValue>
</operation>

<operation id="4626" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2971" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1100 %tmp_300 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_73, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="4627" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2972" bw="52" op_0_bw="64">
<![CDATA[
.split2:1101 %trunc_ln63_73 = trunc i64 %bitcast_ln63_73

]]></Node>
<StgValue><ssdm name="trunc_ln63_73"/></StgValue>
</operation>

<operation id="4628" st_id="299" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2973" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1102 %icmp_ln63_144 = icmp_ne  i11 %tmp_299, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_144"/></StgValue>
</operation>

<operation id="4629" st_id="299" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2974" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1103 %icmp_ln63_145 = icmp_eq  i52 %trunc_ln63_72, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_145"/></StgValue>
</operation>

<operation id="4630" st_id="299" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2975" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1104 %or_ln63_103 = or i1 %icmp_ln63_145, i1 %icmp_ln63_144

]]></Node>
<StgValue><ssdm name="or_ln63_103"/></StgValue>
</operation>

<operation id="4631" st_id="299" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2976" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1105 %icmp_ln63_146 = icmp_ne  i11 %tmp_300, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_146"/></StgValue>
</operation>

<operation id="4632" st_id="299" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2977" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1106 %icmp_ln63_147 = icmp_eq  i52 %trunc_ln63_73, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_147"/></StgValue>
</operation>

<operation id="4633" st_id="299" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2978" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1107 %or_ln63_104 = or i1 %icmp_ln63_147, i1 %icmp_ln63_146

]]></Node>
<StgValue><ssdm name="or_ln63_104"/></StgValue>
</operation>

<operation id="4634" st_id="299" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2979" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1108 %and_ln63_72 = and i1 %or_ln63_103, i1 %or_ln63_104

]]></Node>
<StgValue><ssdm name="and_ln63_72"/></StgValue>
</operation>

<operation id="4635" st_id="299" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2980" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1109 %tmp_301 = fcmp_olt  i64 %p_3_35, i64 %select_ln63_69

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="4636" st_id="299" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2981" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1110 %and_ln63_73 = and i1 %and_ln63_72, i1 %tmp_301

]]></Node>
<StgValue><ssdm name="and_ln63_73"/></StgValue>
</operation>

<operation id="4637" st_id="299" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2982" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1111 %select_ln63_70 = select i1 %and_ln63_73, i64 %p_3_35, i64 %select_ln63_69

]]></Node>
<StgValue><ssdm name="select_ln63_70"/></StgValue>
</operation>

<operation id="4638" st_id="299" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2983" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split2:1112 %select_ln63_71 = select i1 %and_ln63_73, i6 37, i6 36

]]></Node>
<StgValue><ssdm name="select_ln63_71"/></StgValue>
</operation>

<operation id="4639" st_id="299" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2984" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1113 %or_ln63_17 = or i1 %and_ln63_73, i1 %and_ln63_71

]]></Node>
<StgValue><ssdm name="or_ln63_17"/></StgValue>
</operation>

<operation id="4640" st_id="299" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2985" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split2:1114 %select_ln63_72 = select i1 %or_ln63_17, i6 %select_ln63_71, i6 %select_ln63_68

]]></Node>
<StgValue><ssdm name="select_ln63_72"/></StgValue>
</operation>
</state>

<state id="300" st_id="300">

<operation id="4641" st_id="300" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3006" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1135 %tmp_304 = fcmp_olt  i64 %p_3_36, i64 %select_ln63_70

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>
</state>

<state id="301" st_id="301">

<operation id="4642" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2993" bw="64" op_0_bw="64">
<![CDATA[
.split2:1122 %bitcast_ln63_74 = bitcast i64 %p_3_36

]]></Node>
<StgValue><ssdm name="bitcast_ln63_74"/></StgValue>
</operation>

<operation id="4643" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2994" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1123 %tmp_302 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_74, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="4644" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2995" bw="52" op_0_bw="64">
<![CDATA[
.split2:1124 %trunc_ln63_74 = trunc i64 %bitcast_ln63_74

]]></Node>
<StgValue><ssdm name="trunc_ln63_74"/></StgValue>
</operation>

<operation id="4645" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2996" bw="64" op_0_bw="64">
<![CDATA[
.split2:1125 %bitcast_ln63_75 = bitcast i64 %select_ln63_70

]]></Node>
<StgValue><ssdm name="bitcast_ln63_75"/></StgValue>
</operation>

<operation id="4646" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2997" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1126 %tmp_303 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_75, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="4647" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2998" bw="52" op_0_bw="64">
<![CDATA[
.split2:1127 %trunc_ln63_75 = trunc i64 %bitcast_ln63_75

]]></Node>
<StgValue><ssdm name="trunc_ln63_75"/></StgValue>
</operation>

<operation id="4648" st_id="301" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2999" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1128 %icmp_ln63_148 = icmp_ne  i11 %tmp_302, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_148"/></StgValue>
</operation>

<operation id="4649" st_id="301" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3000" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1129 %icmp_ln63_149 = icmp_eq  i52 %trunc_ln63_74, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_149"/></StgValue>
</operation>

<operation id="4650" st_id="301" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3001" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1130 %or_ln63_105 = or i1 %icmp_ln63_149, i1 %icmp_ln63_148

]]></Node>
<StgValue><ssdm name="or_ln63_105"/></StgValue>
</operation>

<operation id="4651" st_id="301" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1131 %icmp_ln63_150 = icmp_ne  i11 %tmp_303, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_150"/></StgValue>
</operation>

<operation id="4652" st_id="301" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3003" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1132 %icmp_ln63_151 = icmp_eq  i52 %trunc_ln63_75, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_151"/></StgValue>
</operation>

<operation id="4653" st_id="301" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3004" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1133 %or_ln63_106 = or i1 %icmp_ln63_151, i1 %icmp_ln63_150

]]></Node>
<StgValue><ssdm name="or_ln63_106"/></StgValue>
</operation>

<operation id="4654" st_id="301" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3005" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1134 %and_ln63_74 = and i1 %or_ln63_105, i1 %or_ln63_106

]]></Node>
<StgValue><ssdm name="and_ln63_74"/></StgValue>
</operation>

<operation id="4655" st_id="301" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3006" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1135 %tmp_304 = fcmp_olt  i64 %p_3_36, i64 %select_ln63_70

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="4656" st_id="301" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3007" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1136 %and_ln63_75 = and i1 %and_ln63_74, i1 %tmp_304

]]></Node>
<StgValue><ssdm name="and_ln63_75"/></StgValue>
</operation>

<operation id="4657" st_id="301" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3008" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1137 %select_ln63_73 = select i1 %and_ln63_75, i64 %p_3_36, i64 %select_ln63_70

]]></Node>
<StgValue><ssdm name="select_ln63_73"/></StgValue>
</operation>
</state>

<state id="302" st_id="302">

<operation id="4658" st_id="302" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3029" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1158 %tmp_307 = fcmp_olt  i64 %p_3_37, i64 %select_ln63_73

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>
</state>

<state id="303" st_id="303">

<operation id="4659" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3016" bw="64" op_0_bw="64">
<![CDATA[
.split2:1145 %bitcast_ln63_76 = bitcast i64 %p_3_37

]]></Node>
<StgValue><ssdm name="bitcast_ln63_76"/></StgValue>
</operation>

<operation id="4660" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3017" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1146 %tmp_305 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_76, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="4661" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3018" bw="52" op_0_bw="64">
<![CDATA[
.split2:1147 %trunc_ln63_76 = trunc i64 %bitcast_ln63_76

]]></Node>
<StgValue><ssdm name="trunc_ln63_76"/></StgValue>
</operation>

<operation id="4662" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3019" bw="64" op_0_bw="64">
<![CDATA[
.split2:1148 %bitcast_ln63_77 = bitcast i64 %select_ln63_73

]]></Node>
<StgValue><ssdm name="bitcast_ln63_77"/></StgValue>
</operation>

<operation id="4663" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3020" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1149 %tmp_306 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_77, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="4664" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3021" bw="52" op_0_bw="64">
<![CDATA[
.split2:1150 %trunc_ln63_77 = trunc i64 %bitcast_ln63_77

]]></Node>
<StgValue><ssdm name="trunc_ln63_77"/></StgValue>
</operation>

<operation id="4665" st_id="303" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3022" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1151 %icmp_ln63_152 = icmp_ne  i11 %tmp_305, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_152"/></StgValue>
</operation>

<operation id="4666" st_id="303" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3023" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1152 %icmp_ln63_153 = icmp_eq  i52 %trunc_ln63_76, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_153"/></StgValue>
</operation>

<operation id="4667" st_id="303" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3024" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1153 %or_ln63_107 = or i1 %icmp_ln63_153, i1 %icmp_ln63_152

]]></Node>
<StgValue><ssdm name="or_ln63_107"/></StgValue>
</operation>

<operation id="4668" st_id="303" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3025" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1154 %icmp_ln63_154 = icmp_ne  i11 %tmp_306, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_154"/></StgValue>
</operation>

<operation id="4669" st_id="303" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3026" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1155 %icmp_ln63_155 = icmp_eq  i52 %trunc_ln63_77, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_155"/></StgValue>
</operation>

<operation id="4670" st_id="303" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3027" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1156 %or_ln63_108 = or i1 %icmp_ln63_155, i1 %icmp_ln63_154

]]></Node>
<StgValue><ssdm name="or_ln63_108"/></StgValue>
</operation>

<operation id="4671" st_id="303" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3028" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1157 %and_ln63_76 = and i1 %or_ln63_107, i1 %or_ln63_108

]]></Node>
<StgValue><ssdm name="and_ln63_76"/></StgValue>
</operation>

<operation id="4672" st_id="303" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3029" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1158 %tmp_307 = fcmp_olt  i64 %p_3_37, i64 %select_ln63_73

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="4673" st_id="303" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3030" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1159 %and_ln63_77 = and i1 %and_ln63_76, i1 %tmp_307

]]></Node>
<StgValue><ssdm name="and_ln63_77"/></StgValue>
</operation>

<operation id="4674" st_id="303" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3031" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1160 %select_ln63_74 = select i1 %and_ln63_77, i64 %p_3_37, i64 %select_ln63_73

]]></Node>
<StgValue><ssdm name="select_ln63_74"/></StgValue>
</operation>

<operation id="4675" st_id="303" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3032" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split2:1161 %select_ln63_75 = select i1 %and_ln63_77, i6 39, i6 38

]]></Node>
<StgValue><ssdm name="select_ln63_75"/></StgValue>
</operation>

<operation id="4676" st_id="303" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3033" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1162 %or_ln63_18 = or i1 %and_ln63_77, i1 %and_ln63_75

]]></Node>
<StgValue><ssdm name="or_ln63_18"/></StgValue>
</operation>

<operation id="4677" st_id="303" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3034" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split2:1163 %select_ln63_76 = select i1 %or_ln63_18, i6 %select_ln63_75, i6 %select_ln63_72

]]></Node>
<StgValue><ssdm name="select_ln63_76"/></StgValue>
</operation>
</state>

<state id="304" st_id="304">

<operation id="4678" st_id="304" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3055" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1184 %tmp_310 = fcmp_olt  i64 %p_3_38, i64 %select_ln63_74

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>
</state>

<state id="305" st_id="305">

<operation id="4679" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3042" bw="64" op_0_bw="64">
<![CDATA[
.split2:1171 %bitcast_ln63_78 = bitcast i64 %p_3_38

]]></Node>
<StgValue><ssdm name="bitcast_ln63_78"/></StgValue>
</operation>

<operation id="4680" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3043" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1172 %tmp_308 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_78, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="4681" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3044" bw="52" op_0_bw="64">
<![CDATA[
.split2:1173 %trunc_ln63_78 = trunc i64 %bitcast_ln63_78

]]></Node>
<StgValue><ssdm name="trunc_ln63_78"/></StgValue>
</operation>

<operation id="4682" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3045" bw="64" op_0_bw="64">
<![CDATA[
.split2:1174 %bitcast_ln63_79 = bitcast i64 %select_ln63_74

]]></Node>
<StgValue><ssdm name="bitcast_ln63_79"/></StgValue>
</operation>

<operation id="4683" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3046" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1175 %tmp_309 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_79, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="4684" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3047" bw="52" op_0_bw="64">
<![CDATA[
.split2:1176 %trunc_ln63_79 = trunc i64 %bitcast_ln63_79

]]></Node>
<StgValue><ssdm name="trunc_ln63_79"/></StgValue>
</operation>

<operation id="4685" st_id="305" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3048" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1177 %icmp_ln63_156 = icmp_ne  i11 %tmp_308, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_156"/></StgValue>
</operation>

<operation id="4686" st_id="305" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3049" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1178 %icmp_ln63_157 = icmp_eq  i52 %trunc_ln63_78, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_157"/></StgValue>
</operation>

<operation id="4687" st_id="305" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3050" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1179 %or_ln63_109 = or i1 %icmp_ln63_157, i1 %icmp_ln63_156

]]></Node>
<StgValue><ssdm name="or_ln63_109"/></StgValue>
</operation>

<operation id="4688" st_id="305" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3051" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1180 %icmp_ln63_158 = icmp_ne  i11 %tmp_309, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_158"/></StgValue>
</operation>

<operation id="4689" st_id="305" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3052" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1181 %icmp_ln63_159 = icmp_eq  i52 %trunc_ln63_79, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_159"/></StgValue>
</operation>

<operation id="4690" st_id="305" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3053" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1182 %or_ln63_110 = or i1 %icmp_ln63_159, i1 %icmp_ln63_158

]]></Node>
<StgValue><ssdm name="or_ln63_110"/></StgValue>
</operation>

<operation id="4691" st_id="305" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3054" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1183 %and_ln63_78 = and i1 %or_ln63_109, i1 %or_ln63_110

]]></Node>
<StgValue><ssdm name="and_ln63_78"/></StgValue>
</operation>

<operation id="4692" st_id="305" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3055" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1184 %tmp_310 = fcmp_olt  i64 %p_3_38, i64 %select_ln63_74

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="4693" st_id="305" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3056" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1185 %and_ln63_79 = and i1 %and_ln63_78, i1 %tmp_310

]]></Node>
<StgValue><ssdm name="and_ln63_79"/></StgValue>
</operation>

<operation id="4694" st_id="305" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3057" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1186 %select_ln63_77 = select i1 %and_ln63_79, i64 %p_3_38, i64 %select_ln63_74

]]></Node>
<StgValue><ssdm name="select_ln63_77"/></StgValue>
</operation>
</state>

<state id="306" st_id="306">

<operation id="4695" st_id="306" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3078" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1207 %tmp_313 = fcmp_olt  i64 %p_3_39, i64 %select_ln63_77

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>
</state>

<state id="307" st_id="307">

<operation id="4696" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3065" bw="64" op_0_bw="64">
<![CDATA[
.split2:1194 %bitcast_ln63_80 = bitcast i64 %p_3_39

]]></Node>
<StgValue><ssdm name="bitcast_ln63_80"/></StgValue>
</operation>

<operation id="4697" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3066" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1195 %tmp_311 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_80, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="4698" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3067" bw="52" op_0_bw="64">
<![CDATA[
.split2:1196 %trunc_ln63_80 = trunc i64 %bitcast_ln63_80

]]></Node>
<StgValue><ssdm name="trunc_ln63_80"/></StgValue>
</operation>

<operation id="4699" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3068" bw="64" op_0_bw="64">
<![CDATA[
.split2:1197 %bitcast_ln63_81 = bitcast i64 %select_ln63_77

]]></Node>
<StgValue><ssdm name="bitcast_ln63_81"/></StgValue>
</operation>

<operation id="4700" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3069" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1198 %tmp_312 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_81, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="4701" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3070" bw="52" op_0_bw="64">
<![CDATA[
.split2:1199 %trunc_ln63_81 = trunc i64 %bitcast_ln63_81

]]></Node>
<StgValue><ssdm name="trunc_ln63_81"/></StgValue>
</operation>

<operation id="4702" st_id="307" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3071" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1200 %icmp_ln63_160 = icmp_ne  i11 %tmp_311, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_160"/></StgValue>
</operation>

<operation id="4703" st_id="307" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3072" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1201 %icmp_ln63_161 = icmp_eq  i52 %trunc_ln63_80, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_161"/></StgValue>
</operation>

<operation id="4704" st_id="307" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3073" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1202 %or_ln63_111 = or i1 %icmp_ln63_161, i1 %icmp_ln63_160

]]></Node>
<StgValue><ssdm name="or_ln63_111"/></StgValue>
</operation>

<operation id="4705" st_id="307" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3074" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1203 %icmp_ln63_162 = icmp_ne  i11 %tmp_312, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_162"/></StgValue>
</operation>

<operation id="4706" st_id="307" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3075" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1204 %icmp_ln63_163 = icmp_eq  i52 %trunc_ln63_81, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_163"/></StgValue>
</operation>

<operation id="4707" st_id="307" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3076" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1205 %or_ln63_112 = or i1 %icmp_ln63_163, i1 %icmp_ln63_162

]]></Node>
<StgValue><ssdm name="or_ln63_112"/></StgValue>
</operation>

<operation id="4708" st_id="307" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3077" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1206 %and_ln63_80 = and i1 %or_ln63_111, i1 %or_ln63_112

]]></Node>
<StgValue><ssdm name="and_ln63_80"/></StgValue>
</operation>

<operation id="4709" st_id="307" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3078" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1207 %tmp_313 = fcmp_olt  i64 %p_3_39, i64 %select_ln63_77

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="4710" st_id="307" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3079" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1208 %and_ln63_81 = and i1 %and_ln63_80, i1 %tmp_313

]]></Node>
<StgValue><ssdm name="and_ln63_81"/></StgValue>
</operation>

<operation id="4711" st_id="307" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3080" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1209 %select_ln63_78 = select i1 %and_ln63_81, i64 %p_3_39, i64 %select_ln63_77

]]></Node>
<StgValue><ssdm name="select_ln63_78"/></StgValue>
</operation>

<operation id="4712" st_id="307" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3081" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split2:1210 %select_ln63_79 = select i1 %and_ln63_81, i6 41, i6 40

]]></Node>
<StgValue><ssdm name="select_ln63_79"/></StgValue>
</operation>

<operation id="4713" st_id="307" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3082" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1211 %or_ln63_19 = or i1 %and_ln63_81, i1 %and_ln63_79

]]></Node>
<StgValue><ssdm name="or_ln63_19"/></StgValue>
</operation>

<operation id="4714" st_id="307" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3083" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split2:1212 %select_ln63_80 = select i1 %or_ln63_19, i6 %select_ln63_79, i6 %select_ln63_76

]]></Node>
<StgValue><ssdm name="select_ln63_80"/></StgValue>
</operation>
</state>

<state id="308" st_id="308">

<operation id="4715" st_id="308" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3104" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1233 %tmp_316 = fcmp_olt  i64 %p_3_40, i64 %select_ln63_78

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>
</state>

<state id="309" st_id="309">

<operation id="4716" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3091" bw="64" op_0_bw="64">
<![CDATA[
.split2:1220 %bitcast_ln63_82 = bitcast i64 %p_3_40

]]></Node>
<StgValue><ssdm name="bitcast_ln63_82"/></StgValue>
</operation>

<operation id="4717" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3092" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1221 %tmp_314 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_82, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="4718" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3093" bw="52" op_0_bw="64">
<![CDATA[
.split2:1222 %trunc_ln63_82 = trunc i64 %bitcast_ln63_82

]]></Node>
<StgValue><ssdm name="trunc_ln63_82"/></StgValue>
</operation>

<operation id="4719" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3094" bw="64" op_0_bw="64">
<![CDATA[
.split2:1223 %bitcast_ln63_83 = bitcast i64 %select_ln63_78

]]></Node>
<StgValue><ssdm name="bitcast_ln63_83"/></StgValue>
</operation>

<operation id="4720" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3095" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1224 %tmp_315 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_83, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="4721" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3096" bw="52" op_0_bw="64">
<![CDATA[
.split2:1225 %trunc_ln63_83 = trunc i64 %bitcast_ln63_83

]]></Node>
<StgValue><ssdm name="trunc_ln63_83"/></StgValue>
</operation>

<operation id="4722" st_id="309" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3097" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1226 %icmp_ln63_164 = icmp_ne  i11 %tmp_314, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_164"/></StgValue>
</operation>

<operation id="4723" st_id="309" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3098" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1227 %icmp_ln63_165 = icmp_eq  i52 %trunc_ln63_82, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_165"/></StgValue>
</operation>

<operation id="4724" st_id="309" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3099" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1228 %or_ln63_113 = or i1 %icmp_ln63_165, i1 %icmp_ln63_164

]]></Node>
<StgValue><ssdm name="or_ln63_113"/></StgValue>
</operation>

<operation id="4725" st_id="309" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3100" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1229 %icmp_ln63_166 = icmp_ne  i11 %tmp_315, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_166"/></StgValue>
</operation>

<operation id="4726" st_id="309" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3101" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1230 %icmp_ln63_167 = icmp_eq  i52 %trunc_ln63_83, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_167"/></StgValue>
</operation>

<operation id="4727" st_id="309" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1231 %or_ln63_114 = or i1 %icmp_ln63_167, i1 %icmp_ln63_166

]]></Node>
<StgValue><ssdm name="or_ln63_114"/></StgValue>
</operation>

<operation id="4728" st_id="309" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1232 %and_ln63_82 = and i1 %or_ln63_113, i1 %or_ln63_114

]]></Node>
<StgValue><ssdm name="and_ln63_82"/></StgValue>
</operation>

<operation id="4729" st_id="309" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3104" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1233 %tmp_316 = fcmp_olt  i64 %p_3_40, i64 %select_ln63_78

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="4730" st_id="309" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1234 %and_ln63_83 = and i1 %and_ln63_82, i1 %tmp_316

]]></Node>
<StgValue><ssdm name="and_ln63_83"/></StgValue>
</operation>

<operation id="4731" st_id="309" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3106" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1235 %select_ln63_81 = select i1 %and_ln63_83, i64 %p_3_40, i64 %select_ln63_78

]]></Node>
<StgValue><ssdm name="select_ln63_81"/></StgValue>
</operation>
</state>

<state id="310" st_id="310">

<operation id="4732" st_id="310" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3127" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1256 %tmp_319 = fcmp_olt  i64 %p_3_41, i64 %select_ln63_81

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>
</state>

<state id="311" st_id="311">

<operation id="4733" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3114" bw="64" op_0_bw="64">
<![CDATA[
.split2:1243 %bitcast_ln63_84 = bitcast i64 %p_3_41

]]></Node>
<StgValue><ssdm name="bitcast_ln63_84"/></StgValue>
</operation>

<operation id="4734" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3115" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1244 %tmp_317 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_84, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="4735" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3116" bw="52" op_0_bw="64">
<![CDATA[
.split2:1245 %trunc_ln63_84 = trunc i64 %bitcast_ln63_84

]]></Node>
<StgValue><ssdm name="trunc_ln63_84"/></StgValue>
</operation>

<operation id="4736" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3117" bw="64" op_0_bw="64">
<![CDATA[
.split2:1246 %bitcast_ln63_85 = bitcast i64 %select_ln63_81

]]></Node>
<StgValue><ssdm name="bitcast_ln63_85"/></StgValue>
</operation>

<operation id="4737" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3118" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1247 %tmp_318 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_85, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="4738" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3119" bw="52" op_0_bw="64">
<![CDATA[
.split2:1248 %trunc_ln63_85 = trunc i64 %bitcast_ln63_85

]]></Node>
<StgValue><ssdm name="trunc_ln63_85"/></StgValue>
</operation>

<operation id="4739" st_id="311" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3120" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1249 %icmp_ln63_168 = icmp_ne  i11 %tmp_317, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_168"/></StgValue>
</operation>

<operation id="4740" st_id="311" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3121" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1250 %icmp_ln63_169 = icmp_eq  i52 %trunc_ln63_84, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_169"/></StgValue>
</operation>

<operation id="4741" st_id="311" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1251 %or_ln63_115 = or i1 %icmp_ln63_169, i1 %icmp_ln63_168

]]></Node>
<StgValue><ssdm name="or_ln63_115"/></StgValue>
</operation>

<operation id="4742" st_id="311" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3123" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1252 %icmp_ln63_170 = icmp_ne  i11 %tmp_318, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_170"/></StgValue>
</operation>

<operation id="4743" st_id="311" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3124" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1253 %icmp_ln63_171 = icmp_eq  i52 %trunc_ln63_85, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_171"/></StgValue>
</operation>

<operation id="4744" st_id="311" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1254 %or_ln63_116 = or i1 %icmp_ln63_171, i1 %icmp_ln63_170

]]></Node>
<StgValue><ssdm name="or_ln63_116"/></StgValue>
</operation>

<operation id="4745" st_id="311" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1255 %and_ln63_84 = and i1 %or_ln63_115, i1 %or_ln63_116

]]></Node>
<StgValue><ssdm name="and_ln63_84"/></StgValue>
</operation>

<operation id="4746" st_id="311" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3127" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1256 %tmp_319 = fcmp_olt  i64 %p_3_41, i64 %select_ln63_81

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="4747" st_id="311" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1257 %and_ln63_85 = and i1 %and_ln63_84, i1 %tmp_319

]]></Node>
<StgValue><ssdm name="and_ln63_85"/></StgValue>
</operation>

<operation id="4748" st_id="311" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3129" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1258 %select_ln63_82 = select i1 %and_ln63_85, i64 %p_3_41, i64 %select_ln63_81

]]></Node>
<StgValue><ssdm name="select_ln63_82"/></StgValue>
</operation>

<operation id="4749" st_id="311" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3130" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split2:1259 %select_ln63_83 = select i1 %and_ln63_85, i6 43, i6 42

]]></Node>
<StgValue><ssdm name="select_ln63_83"/></StgValue>
</operation>

<operation id="4750" st_id="311" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1260 %or_ln63_20 = or i1 %and_ln63_85, i1 %and_ln63_83

]]></Node>
<StgValue><ssdm name="or_ln63_20"/></StgValue>
</operation>

<operation id="4751" st_id="311" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3132" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split2:1261 %select_ln63_84 = select i1 %or_ln63_20, i6 %select_ln63_83, i6 %select_ln63_80

]]></Node>
<StgValue><ssdm name="select_ln63_84"/></StgValue>
</operation>
</state>

<state id="312" st_id="312">

<operation id="4752" st_id="312" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3153" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1282 %tmp_322 = fcmp_olt  i64 %p_3_42, i64 %select_ln63_82

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>
</state>

<state id="313" st_id="313">

<operation id="4753" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3140" bw="64" op_0_bw="64">
<![CDATA[
.split2:1269 %bitcast_ln63_86 = bitcast i64 %p_3_42

]]></Node>
<StgValue><ssdm name="bitcast_ln63_86"/></StgValue>
</operation>

<operation id="4754" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3141" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1270 %tmp_320 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_86, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="4755" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3142" bw="52" op_0_bw="64">
<![CDATA[
.split2:1271 %trunc_ln63_86 = trunc i64 %bitcast_ln63_86

]]></Node>
<StgValue><ssdm name="trunc_ln63_86"/></StgValue>
</operation>

<operation id="4756" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3143" bw="64" op_0_bw="64">
<![CDATA[
.split2:1272 %bitcast_ln63_87 = bitcast i64 %select_ln63_82

]]></Node>
<StgValue><ssdm name="bitcast_ln63_87"/></StgValue>
</operation>

<operation id="4757" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3144" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1273 %tmp_321 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_87, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="4758" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3145" bw="52" op_0_bw="64">
<![CDATA[
.split2:1274 %trunc_ln63_87 = trunc i64 %bitcast_ln63_87

]]></Node>
<StgValue><ssdm name="trunc_ln63_87"/></StgValue>
</operation>

<operation id="4759" st_id="313" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3146" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1275 %icmp_ln63_172 = icmp_ne  i11 %tmp_320, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_172"/></StgValue>
</operation>

<operation id="4760" st_id="313" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3147" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1276 %icmp_ln63_173 = icmp_eq  i52 %trunc_ln63_86, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_173"/></StgValue>
</operation>

<operation id="4761" st_id="313" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1277 %or_ln63_117 = or i1 %icmp_ln63_173, i1 %icmp_ln63_172

]]></Node>
<StgValue><ssdm name="or_ln63_117"/></StgValue>
</operation>

<operation id="4762" st_id="313" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3149" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1278 %icmp_ln63_174 = icmp_ne  i11 %tmp_321, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_174"/></StgValue>
</operation>

<operation id="4763" st_id="313" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3150" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1279 %icmp_ln63_175 = icmp_eq  i52 %trunc_ln63_87, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_175"/></StgValue>
</operation>

<operation id="4764" st_id="313" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1280 %or_ln63_118 = or i1 %icmp_ln63_175, i1 %icmp_ln63_174

]]></Node>
<StgValue><ssdm name="or_ln63_118"/></StgValue>
</operation>

<operation id="4765" st_id="313" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1281 %and_ln63_86 = and i1 %or_ln63_117, i1 %or_ln63_118

]]></Node>
<StgValue><ssdm name="and_ln63_86"/></StgValue>
</operation>

<operation id="4766" st_id="313" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3153" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1282 %tmp_322 = fcmp_olt  i64 %p_3_42, i64 %select_ln63_82

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="4767" st_id="313" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1283 %and_ln63_87 = and i1 %and_ln63_86, i1 %tmp_322

]]></Node>
<StgValue><ssdm name="and_ln63_87"/></StgValue>
</operation>

<operation id="4768" st_id="313" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3155" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1284 %select_ln63_85 = select i1 %and_ln63_87, i64 %p_3_42, i64 %select_ln63_82

]]></Node>
<StgValue><ssdm name="select_ln63_85"/></StgValue>
</operation>
</state>

<state id="314" st_id="314">

<operation id="4769" st_id="314" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3176" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1305 %tmp_325 = fcmp_olt  i64 %p_3_43, i64 %select_ln63_85

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>
</state>

<state id="315" st_id="315">

<operation id="4770" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3163" bw="64" op_0_bw="64">
<![CDATA[
.split2:1292 %bitcast_ln63_88 = bitcast i64 %p_3_43

]]></Node>
<StgValue><ssdm name="bitcast_ln63_88"/></StgValue>
</operation>

<operation id="4771" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3164" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1293 %tmp_323 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_88, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="4772" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3165" bw="52" op_0_bw="64">
<![CDATA[
.split2:1294 %trunc_ln63_88 = trunc i64 %bitcast_ln63_88

]]></Node>
<StgValue><ssdm name="trunc_ln63_88"/></StgValue>
</operation>

<operation id="4773" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3166" bw="64" op_0_bw="64">
<![CDATA[
.split2:1295 %bitcast_ln63_89 = bitcast i64 %select_ln63_85

]]></Node>
<StgValue><ssdm name="bitcast_ln63_89"/></StgValue>
</operation>

<operation id="4774" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3167" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1296 %tmp_324 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_89, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="4775" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3168" bw="52" op_0_bw="64">
<![CDATA[
.split2:1297 %trunc_ln63_89 = trunc i64 %bitcast_ln63_89

]]></Node>
<StgValue><ssdm name="trunc_ln63_89"/></StgValue>
</operation>

<operation id="4776" st_id="315" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3169" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1298 %icmp_ln63_176 = icmp_ne  i11 %tmp_323, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_176"/></StgValue>
</operation>

<operation id="4777" st_id="315" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3170" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1299 %icmp_ln63_177 = icmp_eq  i52 %trunc_ln63_88, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_177"/></StgValue>
</operation>

<operation id="4778" st_id="315" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1300 %or_ln63_119 = or i1 %icmp_ln63_177, i1 %icmp_ln63_176

]]></Node>
<StgValue><ssdm name="or_ln63_119"/></StgValue>
</operation>

<operation id="4779" st_id="315" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3172" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1301 %icmp_ln63_178 = icmp_ne  i11 %tmp_324, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_178"/></StgValue>
</operation>

<operation id="4780" st_id="315" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3173" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1302 %icmp_ln63_179 = icmp_eq  i52 %trunc_ln63_89, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_179"/></StgValue>
</operation>

<operation id="4781" st_id="315" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1303 %or_ln63_120 = or i1 %icmp_ln63_179, i1 %icmp_ln63_178

]]></Node>
<StgValue><ssdm name="or_ln63_120"/></StgValue>
</operation>

<operation id="4782" st_id="315" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1304 %and_ln63_88 = and i1 %or_ln63_119, i1 %or_ln63_120

]]></Node>
<StgValue><ssdm name="and_ln63_88"/></StgValue>
</operation>

<operation id="4783" st_id="315" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3176" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1305 %tmp_325 = fcmp_olt  i64 %p_3_43, i64 %select_ln63_85

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="4784" st_id="315" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1306 %and_ln63_89 = and i1 %and_ln63_88, i1 %tmp_325

]]></Node>
<StgValue><ssdm name="and_ln63_89"/></StgValue>
</operation>

<operation id="4785" st_id="315" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3178" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1307 %select_ln63_86 = select i1 %and_ln63_89, i64 %p_3_43, i64 %select_ln63_85

]]></Node>
<StgValue><ssdm name="select_ln63_86"/></StgValue>
</operation>

<operation id="4786" st_id="315" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3179" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split2:1308 %select_ln63_87 = select i1 %and_ln63_89, i6 45, i6 44

]]></Node>
<StgValue><ssdm name="select_ln63_87"/></StgValue>
</operation>

<operation id="4787" st_id="315" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1309 %or_ln63_21 = or i1 %and_ln63_89, i1 %and_ln63_87

]]></Node>
<StgValue><ssdm name="or_ln63_21"/></StgValue>
</operation>

<operation id="4788" st_id="315" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3181" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split2:1310 %select_ln63_88 = select i1 %or_ln63_21, i6 %select_ln63_87, i6 %select_ln63_84

]]></Node>
<StgValue><ssdm name="select_ln63_88"/></StgValue>
</operation>
</state>

<state id="316" st_id="316">

<operation id="4789" st_id="316" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3202" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1331 %tmp_328 = fcmp_olt  i64 %p_3_44, i64 %select_ln63_86

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>
</state>

<state id="317" st_id="317">

<operation id="4790" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3189" bw="64" op_0_bw="64">
<![CDATA[
.split2:1318 %bitcast_ln63_90 = bitcast i64 %p_3_44

]]></Node>
<StgValue><ssdm name="bitcast_ln63_90"/></StgValue>
</operation>

<operation id="4791" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3190" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1319 %tmp_326 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_90, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="4792" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3191" bw="52" op_0_bw="64">
<![CDATA[
.split2:1320 %trunc_ln63_90 = trunc i64 %bitcast_ln63_90

]]></Node>
<StgValue><ssdm name="trunc_ln63_90"/></StgValue>
</operation>

<operation id="4793" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3192" bw="64" op_0_bw="64">
<![CDATA[
.split2:1321 %bitcast_ln63_91 = bitcast i64 %select_ln63_86

]]></Node>
<StgValue><ssdm name="bitcast_ln63_91"/></StgValue>
</operation>

<operation id="4794" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3193" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1322 %tmp_327 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_91, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="4795" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3194" bw="52" op_0_bw="64">
<![CDATA[
.split2:1323 %trunc_ln63_91 = trunc i64 %bitcast_ln63_91

]]></Node>
<StgValue><ssdm name="trunc_ln63_91"/></StgValue>
</operation>

<operation id="4796" st_id="317" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3195" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1324 %icmp_ln63_180 = icmp_ne  i11 %tmp_326, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_180"/></StgValue>
</operation>

<operation id="4797" st_id="317" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3196" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1325 %icmp_ln63_181 = icmp_eq  i52 %trunc_ln63_90, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_181"/></StgValue>
</operation>

<operation id="4798" st_id="317" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1326 %or_ln63_121 = or i1 %icmp_ln63_181, i1 %icmp_ln63_180

]]></Node>
<StgValue><ssdm name="or_ln63_121"/></StgValue>
</operation>

<operation id="4799" st_id="317" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3198" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1327 %icmp_ln63_182 = icmp_ne  i11 %tmp_327, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_182"/></StgValue>
</operation>

<operation id="4800" st_id="317" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3199" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1328 %icmp_ln63_183 = icmp_eq  i52 %trunc_ln63_91, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_183"/></StgValue>
</operation>

<operation id="4801" st_id="317" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1329 %or_ln63_122 = or i1 %icmp_ln63_183, i1 %icmp_ln63_182

]]></Node>
<StgValue><ssdm name="or_ln63_122"/></StgValue>
</operation>

<operation id="4802" st_id="317" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1330 %and_ln63_90 = and i1 %or_ln63_121, i1 %or_ln63_122

]]></Node>
<StgValue><ssdm name="and_ln63_90"/></StgValue>
</operation>

<operation id="4803" st_id="317" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3202" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1331 %tmp_328 = fcmp_olt  i64 %p_3_44, i64 %select_ln63_86

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="4804" st_id="317" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1332 %and_ln63_91 = and i1 %and_ln63_90, i1 %tmp_328

]]></Node>
<StgValue><ssdm name="and_ln63_91"/></StgValue>
</operation>

<operation id="4805" st_id="317" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3204" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1333 %select_ln63_89 = select i1 %and_ln63_91, i64 %p_3_44, i64 %select_ln63_86

]]></Node>
<StgValue><ssdm name="select_ln63_89"/></StgValue>
</operation>
</state>

<state id="318" st_id="318">

<operation id="4806" st_id="318" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3225" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1354 %tmp_331 = fcmp_olt  i64 %p_3_45, i64 %select_ln63_89

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>
</state>

<state id="319" st_id="319">

<operation id="4807" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3212" bw="64" op_0_bw="64">
<![CDATA[
.split2:1341 %bitcast_ln63_92 = bitcast i64 %p_3_45

]]></Node>
<StgValue><ssdm name="bitcast_ln63_92"/></StgValue>
</operation>

<operation id="4808" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3213" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1342 %tmp_329 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_92, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="4809" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3214" bw="52" op_0_bw="64">
<![CDATA[
.split2:1343 %trunc_ln63_92 = trunc i64 %bitcast_ln63_92

]]></Node>
<StgValue><ssdm name="trunc_ln63_92"/></StgValue>
</operation>

<operation id="4810" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3215" bw="64" op_0_bw="64">
<![CDATA[
.split2:1344 %bitcast_ln63_93 = bitcast i64 %select_ln63_89

]]></Node>
<StgValue><ssdm name="bitcast_ln63_93"/></StgValue>
</operation>

<operation id="4811" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3216" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1345 %tmp_330 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_93, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="4812" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3217" bw="52" op_0_bw="64">
<![CDATA[
.split2:1346 %trunc_ln63_93 = trunc i64 %bitcast_ln63_93

]]></Node>
<StgValue><ssdm name="trunc_ln63_93"/></StgValue>
</operation>

<operation id="4813" st_id="319" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3218" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1347 %icmp_ln63_184 = icmp_ne  i11 %tmp_329, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_184"/></StgValue>
</operation>

<operation id="4814" st_id="319" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3219" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1348 %icmp_ln63_185 = icmp_eq  i52 %trunc_ln63_92, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_185"/></StgValue>
</operation>

<operation id="4815" st_id="319" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1349 %or_ln63_123 = or i1 %icmp_ln63_185, i1 %icmp_ln63_184

]]></Node>
<StgValue><ssdm name="or_ln63_123"/></StgValue>
</operation>

<operation id="4816" st_id="319" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3221" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1350 %icmp_ln63_186 = icmp_ne  i11 %tmp_330, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_186"/></StgValue>
</operation>

<operation id="4817" st_id="319" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3222" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1351 %icmp_ln63_187 = icmp_eq  i52 %trunc_ln63_93, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_187"/></StgValue>
</operation>

<operation id="4818" st_id="319" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1352 %or_ln63_124 = or i1 %icmp_ln63_187, i1 %icmp_ln63_186

]]></Node>
<StgValue><ssdm name="or_ln63_124"/></StgValue>
</operation>

<operation id="4819" st_id="319" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1353 %and_ln63_92 = and i1 %or_ln63_123, i1 %or_ln63_124

]]></Node>
<StgValue><ssdm name="and_ln63_92"/></StgValue>
</operation>

<operation id="4820" st_id="319" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3225" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1354 %tmp_331 = fcmp_olt  i64 %p_3_45, i64 %select_ln63_89

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="4821" st_id="319" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1355 %and_ln63_93 = and i1 %and_ln63_92, i1 %tmp_331

]]></Node>
<StgValue><ssdm name="and_ln63_93"/></StgValue>
</operation>

<operation id="4822" st_id="319" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3227" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1356 %select_ln63_90 = select i1 %and_ln63_93, i64 %p_3_45, i64 %select_ln63_89

]]></Node>
<StgValue><ssdm name="select_ln63_90"/></StgValue>
</operation>

<operation id="4823" st_id="319" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3228" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split2:1357 %select_ln63_91 = select i1 %and_ln63_93, i6 47, i6 46

]]></Node>
<StgValue><ssdm name="select_ln63_91"/></StgValue>
</operation>

<operation id="4824" st_id="319" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1358 %or_ln63_22 = or i1 %and_ln63_93, i1 %and_ln63_91

]]></Node>
<StgValue><ssdm name="or_ln63_22"/></StgValue>
</operation>

<operation id="4825" st_id="319" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3230" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split2:1359 %select_ln63_92 = select i1 %or_ln63_22, i6 %select_ln63_91, i6 %select_ln63_88

]]></Node>
<StgValue><ssdm name="select_ln63_92"/></StgValue>
</operation>
</state>

<state id="320" st_id="320">

<operation id="4826" st_id="320" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3251" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1380 %tmp_334 = fcmp_olt  i64 %p_3_46, i64 %select_ln63_90

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>
</state>

<state id="321" st_id="321">

<operation id="4827" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3238" bw="64" op_0_bw="64">
<![CDATA[
.split2:1367 %bitcast_ln63_94 = bitcast i64 %p_3_46

]]></Node>
<StgValue><ssdm name="bitcast_ln63_94"/></StgValue>
</operation>

<operation id="4828" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3239" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1368 %tmp_332 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_94, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="4829" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3240" bw="52" op_0_bw="64">
<![CDATA[
.split2:1369 %trunc_ln63_94 = trunc i64 %bitcast_ln63_94

]]></Node>
<StgValue><ssdm name="trunc_ln63_94"/></StgValue>
</operation>

<operation id="4830" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3241" bw="64" op_0_bw="64">
<![CDATA[
.split2:1370 %bitcast_ln63_95 = bitcast i64 %select_ln63_90

]]></Node>
<StgValue><ssdm name="bitcast_ln63_95"/></StgValue>
</operation>

<operation id="4831" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3242" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1371 %tmp_333 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_95, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="4832" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3243" bw="52" op_0_bw="64">
<![CDATA[
.split2:1372 %trunc_ln63_95 = trunc i64 %bitcast_ln63_95

]]></Node>
<StgValue><ssdm name="trunc_ln63_95"/></StgValue>
</operation>

<operation id="4833" st_id="321" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3244" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1373 %icmp_ln63_188 = icmp_ne  i11 %tmp_332, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_188"/></StgValue>
</operation>

<operation id="4834" st_id="321" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3245" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1374 %icmp_ln63_189 = icmp_eq  i52 %trunc_ln63_94, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_189"/></StgValue>
</operation>

<operation id="4835" st_id="321" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1375 %or_ln63_125 = or i1 %icmp_ln63_189, i1 %icmp_ln63_188

]]></Node>
<StgValue><ssdm name="or_ln63_125"/></StgValue>
</operation>

<operation id="4836" st_id="321" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3247" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1376 %icmp_ln63_190 = icmp_ne  i11 %tmp_333, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_190"/></StgValue>
</operation>

<operation id="4837" st_id="321" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3248" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1377 %icmp_ln63_191 = icmp_eq  i52 %trunc_ln63_95, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_191"/></StgValue>
</operation>

<operation id="4838" st_id="321" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1378 %or_ln63_126 = or i1 %icmp_ln63_191, i1 %icmp_ln63_190

]]></Node>
<StgValue><ssdm name="or_ln63_126"/></StgValue>
</operation>

<operation id="4839" st_id="321" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1379 %and_ln63_94 = and i1 %or_ln63_125, i1 %or_ln63_126

]]></Node>
<StgValue><ssdm name="and_ln63_94"/></StgValue>
</operation>

<operation id="4840" st_id="321" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3251" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1380 %tmp_334 = fcmp_olt  i64 %p_3_46, i64 %select_ln63_90

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="4841" st_id="321" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1381 %and_ln63_95 = and i1 %and_ln63_94, i1 %tmp_334

]]></Node>
<StgValue><ssdm name="and_ln63_95"/></StgValue>
</operation>

<operation id="4842" st_id="321" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3253" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1382 %select_ln63_93 = select i1 %and_ln63_95, i64 %p_3_46, i64 %select_ln63_90

]]></Node>
<StgValue><ssdm name="select_ln63_93"/></StgValue>
</operation>
</state>

<state id="322" st_id="322">

<operation id="4843" st_id="322" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3274" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1403 %tmp_337 = fcmp_olt  i64 %p_3_47, i64 %select_ln63_93

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>
</state>

<state id="323" st_id="323">

<operation id="4844" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3261" bw="64" op_0_bw="64">
<![CDATA[
.split2:1390 %bitcast_ln63_96 = bitcast i64 %p_3_47

]]></Node>
<StgValue><ssdm name="bitcast_ln63_96"/></StgValue>
</operation>

<operation id="4845" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3262" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1391 %tmp_335 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_96, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="4846" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3263" bw="52" op_0_bw="64">
<![CDATA[
.split2:1392 %trunc_ln63_96 = trunc i64 %bitcast_ln63_96

]]></Node>
<StgValue><ssdm name="trunc_ln63_96"/></StgValue>
</operation>

<operation id="4847" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3264" bw="64" op_0_bw="64">
<![CDATA[
.split2:1393 %bitcast_ln63_97 = bitcast i64 %select_ln63_93

]]></Node>
<StgValue><ssdm name="bitcast_ln63_97"/></StgValue>
</operation>

<operation id="4848" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3265" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1394 %tmp_336 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_97, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="4849" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3266" bw="52" op_0_bw="64">
<![CDATA[
.split2:1395 %trunc_ln63_97 = trunc i64 %bitcast_ln63_97

]]></Node>
<StgValue><ssdm name="trunc_ln63_97"/></StgValue>
</operation>

<operation id="4850" st_id="323" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3267" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1396 %icmp_ln63_192 = icmp_ne  i11 %tmp_335, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_192"/></StgValue>
</operation>

<operation id="4851" st_id="323" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3268" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1397 %icmp_ln63_193 = icmp_eq  i52 %trunc_ln63_96, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_193"/></StgValue>
</operation>

<operation id="4852" st_id="323" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1398 %or_ln63_127 = or i1 %icmp_ln63_193, i1 %icmp_ln63_192

]]></Node>
<StgValue><ssdm name="or_ln63_127"/></StgValue>
</operation>

<operation id="4853" st_id="323" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3270" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1399 %icmp_ln63_194 = icmp_ne  i11 %tmp_336, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_194"/></StgValue>
</operation>

<operation id="4854" st_id="323" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3271" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1400 %icmp_ln63_195 = icmp_eq  i52 %trunc_ln63_97, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_195"/></StgValue>
</operation>

<operation id="4855" st_id="323" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1401 %or_ln63_128 = or i1 %icmp_ln63_195, i1 %icmp_ln63_194

]]></Node>
<StgValue><ssdm name="or_ln63_128"/></StgValue>
</operation>

<operation id="4856" st_id="323" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1402 %and_ln63_96 = and i1 %or_ln63_127, i1 %or_ln63_128

]]></Node>
<StgValue><ssdm name="and_ln63_96"/></StgValue>
</operation>

<operation id="4857" st_id="323" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3274" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1403 %tmp_337 = fcmp_olt  i64 %p_3_47, i64 %select_ln63_93

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="4858" st_id="323" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1404 %and_ln63_97 = and i1 %and_ln63_96, i1 %tmp_337

]]></Node>
<StgValue><ssdm name="and_ln63_97"/></StgValue>
</operation>

<operation id="4859" st_id="323" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3276" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1405 %select_ln63_94 = select i1 %and_ln63_97, i64 %p_3_47, i64 %select_ln63_93

]]></Node>
<StgValue><ssdm name="select_ln63_94"/></StgValue>
</operation>

<operation id="4860" st_id="323" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3277" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split2:1406 %select_ln63_95 = select i1 %and_ln63_97, i6 49, i6 48

]]></Node>
<StgValue><ssdm name="select_ln63_95"/></StgValue>
</operation>

<operation id="4861" st_id="323" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1407 %or_ln63_23 = or i1 %and_ln63_97, i1 %and_ln63_95

]]></Node>
<StgValue><ssdm name="or_ln63_23"/></StgValue>
</operation>

<operation id="4862" st_id="323" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3279" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split2:1408 %select_ln63_96 = select i1 %or_ln63_23, i6 %select_ln63_95, i6 %select_ln63_92

]]></Node>
<StgValue><ssdm name="select_ln63_96"/></StgValue>
</operation>
</state>

<state id="324" st_id="324">

<operation id="4863" st_id="324" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3300" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1429 %tmp_340 = fcmp_olt  i64 %p_3_48, i64 %select_ln63_94

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>
</state>

<state id="325" st_id="325">

<operation id="4864" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3287" bw="64" op_0_bw="64">
<![CDATA[
.split2:1416 %bitcast_ln63_98 = bitcast i64 %p_3_48

]]></Node>
<StgValue><ssdm name="bitcast_ln63_98"/></StgValue>
</operation>

<operation id="4865" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3288" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1417 %tmp_338 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_98, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="4866" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3289" bw="52" op_0_bw="64">
<![CDATA[
.split2:1418 %trunc_ln63_98 = trunc i64 %bitcast_ln63_98

]]></Node>
<StgValue><ssdm name="trunc_ln63_98"/></StgValue>
</operation>

<operation id="4867" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3290" bw="64" op_0_bw="64">
<![CDATA[
.split2:1419 %bitcast_ln63_99 = bitcast i64 %select_ln63_94

]]></Node>
<StgValue><ssdm name="bitcast_ln63_99"/></StgValue>
</operation>

<operation id="4868" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3291" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1420 %tmp_339 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_99, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="4869" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3292" bw="52" op_0_bw="64">
<![CDATA[
.split2:1421 %trunc_ln63_99 = trunc i64 %bitcast_ln63_99

]]></Node>
<StgValue><ssdm name="trunc_ln63_99"/></StgValue>
</operation>

<operation id="4870" st_id="325" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3293" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1422 %icmp_ln63_196 = icmp_ne  i11 %tmp_338, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_196"/></StgValue>
</operation>

<operation id="4871" st_id="325" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3294" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1423 %icmp_ln63_197 = icmp_eq  i52 %trunc_ln63_98, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_197"/></StgValue>
</operation>

<operation id="4872" st_id="325" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1424 %or_ln63_129 = or i1 %icmp_ln63_197, i1 %icmp_ln63_196

]]></Node>
<StgValue><ssdm name="or_ln63_129"/></StgValue>
</operation>

<operation id="4873" st_id="325" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3296" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1425 %icmp_ln63_198 = icmp_ne  i11 %tmp_339, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_198"/></StgValue>
</operation>

<operation id="4874" st_id="325" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3297" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1426 %icmp_ln63_199 = icmp_eq  i52 %trunc_ln63_99, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_199"/></StgValue>
</operation>

<operation id="4875" st_id="325" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1427 %or_ln63_130 = or i1 %icmp_ln63_199, i1 %icmp_ln63_198

]]></Node>
<StgValue><ssdm name="or_ln63_130"/></StgValue>
</operation>

<operation id="4876" st_id="325" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1428 %and_ln63_98 = and i1 %or_ln63_129, i1 %or_ln63_130

]]></Node>
<StgValue><ssdm name="and_ln63_98"/></StgValue>
</operation>

<operation id="4877" st_id="325" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3300" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1429 %tmp_340 = fcmp_olt  i64 %p_3_48, i64 %select_ln63_94

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="4878" st_id="325" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1430 %and_ln63_99 = and i1 %and_ln63_98, i1 %tmp_340

]]></Node>
<StgValue><ssdm name="and_ln63_99"/></StgValue>
</operation>

<operation id="4879" st_id="325" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3302" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1431 %select_ln63_97 = select i1 %and_ln63_99, i64 %p_3_48, i64 %select_ln63_94

]]></Node>
<StgValue><ssdm name="select_ln63_97"/></StgValue>
</operation>
</state>

<state id="326" st_id="326">

<operation id="4880" st_id="326" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3323" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1452 %tmp_343 = fcmp_olt  i64 %p_3_49, i64 %select_ln63_97

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>
</state>

<state id="327" st_id="327">

<operation id="4881" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3310" bw="64" op_0_bw="64">
<![CDATA[
.split2:1439 %bitcast_ln63_100 = bitcast i64 %p_3_49

]]></Node>
<StgValue><ssdm name="bitcast_ln63_100"/></StgValue>
</operation>

<operation id="4882" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3311" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1440 %tmp_341 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_100, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="4883" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3312" bw="52" op_0_bw="64">
<![CDATA[
.split2:1441 %trunc_ln63_100 = trunc i64 %bitcast_ln63_100

]]></Node>
<StgValue><ssdm name="trunc_ln63_100"/></StgValue>
</operation>

<operation id="4884" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3313" bw="64" op_0_bw="64">
<![CDATA[
.split2:1442 %bitcast_ln63_101 = bitcast i64 %select_ln63_97

]]></Node>
<StgValue><ssdm name="bitcast_ln63_101"/></StgValue>
</operation>

<operation id="4885" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3314" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1443 %tmp_342 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_101, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="4886" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3315" bw="52" op_0_bw="64">
<![CDATA[
.split2:1444 %trunc_ln63_101 = trunc i64 %bitcast_ln63_101

]]></Node>
<StgValue><ssdm name="trunc_ln63_101"/></StgValue>
</operation>

<operation id="4887" st_id="327" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3316" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1445 %icmp_ln63_200 = icmp_ne  i11 %tmp_341, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_200"/></StgValue>
</operation>

<operation id="4888" st_id="327" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3317" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1446 %icmp_ln63_201 = icmp_eq  i52 %trunc_ln63_100, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_201"/></StgValue>
</operation>

<operation id="4889" st_id="327" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1447 %or_ln63_131 = or i1 %icmp_ln63_201, i1 %icmp_ln63_200

]]></Node>
<StgValue><ssdm name="or_ln63_131"/></StgValue>
</operation>

<operation id="4890" st_id="327" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3319" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1448 %icmp_ln63_202 = icmp_ne  i11 %tmp_342, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_202"/></StgValue>
</operation>

<operation id="4891" st_id="327" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3320" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1449 %icmp_ln63_203 = icmp_eq  i52 %trunc_ln63_101, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_203"/></StgValue>
</operation>

<operation id="4892" st_id="327" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1450 %or_ln63_132 = or i1 %icmp_ln63_203, i1 %icmp_ln63_202

]]></Node>
<StgValue><ssdm name="or_ln63_132"/></StgValue>
</operation>

<operation id="4893" st_id="327" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1451 %and_ln63_100 = and i1 %or_ln63_131, i1 %or_ln63_132

]]></Node>
<StgValue><ssdm name="and_ln63_100"/></StgValue>
</operation>

<operation id="4894" st_id="327" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3323" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1452 %tmp_343 = fcmp_olt  i64 %p_3_49, i64 %select_ln63_97

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="4895" st_id="327" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1453 %and_ln63_101 = and i1 %and_ln63_100, i1 %tmp_343

]]></Node>
<StgValue><ssdm name="and_ln63_101"/></StgValue>
</operation>

<operation id="4896" st_id="327" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3325" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1454 %select_ln63_98 = select i1 %and_ln63_101, i64 %p_3_49, i64 %select_ln63_97

]]></Node>
<StgValue><ssdm name="select_ln63_98"/></StgValue>
</operation>
</state>

<state id="328" st_id="328">

<operation id="4897" st_id="328" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3349" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1478 %tmp_346 = fcmp_olt  i64 %p_3_50, i64 %select_ln63_98

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>
</state>

<state id="329" st_id="329">

<operation id="4898" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3336" bw="64" op_0_bw="64">
<![CDATA[
.split2:1465 %bitcast_ln63_102 = bitcast i64 %p_3_50

]]></Node>
<StgValue><ssdm name="bitcast_ln63_102"/></StgValue>
</operation>

<operation id="4899" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3337" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1466 %tmp_344 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_102, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="4900" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3338" bw="52" op_0_bw="64">
<![CDATA[
.split2:1467 %trunc_ln63_102 = trunc i64 %bitcast_ln63_102

]]></Node>
<StgValue><ssdm name="trunc_ln63_102"/></StgValue>
</operation>

<operation id="4901" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3339" bw="64" op_0_bw="64">
<![CDATA[
.split2:1468 %bitcast_ln63_103 = bitcast i64 %select_ln63_98

]]></Node>
<StgValue><ssdm name="bitcast_ln63_103"/></StgValue>
</operation>

<operation id="4902" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3340" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1469 %tmp_345 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_103, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="4903" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3341" bw="52" op_0_bw="64">
<![CDATA[
.split2:1470 %trunc_ln63_103 = trunc i64 %bitcast_ln63_103

]]></Node>
<StgValue><ssdm name="trunc_ln63_103"/></StgValue>
</operation>

<operation id="4904" st_id="329" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3342" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1471 %icmp_ln63_204 = icmp_ne  i11 %tmp_344, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_204"/></StgValue>
</operation>

<operation id="4905" st_id="329" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3343" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1472 %icmp_ln63_205 = icmp_eq  i52 %trunc_ln63_102, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_205"/></StgValue>
</operation>

<operation id="4906" st_id="329" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1473 %or_ln63_133 = or i1 %icmp_ln63_205, i1 %icmp_ln63_204

]]></Node>
<StgValue><ssdm name="or_ln63_133"/></StgValue>
</operation>

<operation id="4907" st_id="329" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3345" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1474 %icmp_ln63_206 = icmp_ne  i11 %tmp_345, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_206"/></StgValue>
</operation>

<operation id="4908" st_id="329" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3346" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1475 %icmp_ln63_207 = icmp_eq  i52 %trunc_ln63_103, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_207"/></StgValue>
</operation>

<operation id="4909" st_id="329" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1476 %or_ln63_134 = or i1 %icmp_ln63_207, i1 %icmp_ln63_206

]]></Node>
<StgValue><ssdm name="or_ln63_134"/></StgValue>
</operation>

<operation id="4910" st_id="329" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1477 %and_ln63_102 = and i1 %or_ln63_133, i1 %or_ln63_134

]]></Node>
<StgValue><ssdm name="and_ln63_102"/></StgValue>
</operation>

<operation id="4911" st_id="329" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3349" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1478 %tmp_346 = fcmp_olt  i64 %p_3_50, i64 %select_ln63_98

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="4912" st_id="329" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1479 %and_ln63_103 = and i1 %and_ln63_102, i1 %tmp_346

]]></Node>
<StgValue><ssdm name="and_ln63_103"/></StgValue>
</operation>

<operation id="4913" st_id="329" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3351" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1480 %select_ln63_101 = select i1 %and_ln63_103, i64 %p_3_50, i64 %select_ln63_98

]]></Node>
<StgValue><ssdm name="select_ln63_101"/></StgValue>
</operation>
</state>

<state id="330" st_id="330">

<operation id="4914" st_id="330" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3372" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1501 %tmp_349 = fcmp_olt  i64 %p_3_51, i64 %select_ln63_101

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>
</state>

<state id="331" st_id="331">

<operation id="4915" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3359" bw="64" op_0_bw="64">
<![CDATA[
.split2:1488 %bitcast_ln63_104 = bitcast i64 %p_3_51

]]></Node>
<StgValue><ssdm name="bitcast_ln63_104"/></StgValue>
</operation>

<operation id="4916" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3360" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1489 %tmp_347 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_104, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="4917" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3361" bw="52" op_0_bw="64">
<![CDATA[
.split2:1490 %trunc_ln63_104 = trunc i64 %bitcast_ln63_104

]]></Node>
<StgValue><ssdm name="trunc_ln63_104"/></StgValue>
</operation>

<operation id="4918" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3362" bw="64" op_0_bw="64">
<![CDATA[
.split2:1491 %bitcast_ln63_105 = bitcast i64 %select_ln63_101

]]></Node>
<StgValue><ssdm name="bitcast_ln63_105"/></StgValue>
</operation>

<operation id="4919" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3363" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1492 %tmp_348 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_105, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="4920" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3364" bw="52" op_0_bw="64">
<![CDATA[
.split2:1493 %trunc_ln63_105 = trunc i64 %bitcast_ln63_105

]]></Node>
<StgValue><ssdm name="trunc_ln63_105"/></StgValue>
</operation>

<operation id="4921" st_id="331" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3365" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1494 %icmp_ln63_208 = icmp_ne  i11 %tmp_347, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_208"/></StgValue>
</operation>

<operation id="4922" st_id="331" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3366" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1495 %icmp_ln63_209 = icmp_eq  i52 %trunc_ln63_104, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_209"/></StgValue>
</operation>

<operation id="4923" st_id="331" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1496 %or_ln63_135 = or i1 %icmp_ln63_209, i1 %icmp_ln63_208

]]></Node>
<StgValue><ssdm name="or_ln63_135"/></StgValue>
</operation>

<operation id="4924" st_id="331" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3368" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1497 %icmp_ln63_210 = icmp_ne  i11 %tmp_348, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_210"/></StgValue>
</operation>

<operation id="4925" st_id="331" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3369" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1498 %icmp_ln63_211 = icmp_eq  i52 %trunc_ln63_105, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_211"/></StgValue>
</operation>

<operation id="4926" st_id="331" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1499 %or_ln63_136 = or i1 %icmp_ln63_211, i1 %icmp_ln63_210

]]></Node>
<StgValue><ssdm name="or_ln63_136"/></StgValue>
</operation>

<operation id="4927" st_id="331" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1500 %and_ln63_104 = and i1 %or_ln63_135, i1 %or_ln63_136

]]></Node>
<StgValue><ssdm name="and_ln63_104"/></StgValue>
</operation>

<operation id="4928" st_id="331" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3372" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1501 %tmp_349 = fcmp_olt  i64 %p_3_51, i64 %select_ln63_101

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="4929" st_id="331" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1502 %and_ln63_105 = and i1 %and_ln63_104, i1 %tmp_349

]]></Node>
<StgValue><ssdm name="and_ln63_105"/></StgValue>
</operation>

<operation id="4930" st_id="331" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3374" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1503 %select_ln63_102 = select i1 %and_ln63_105, i64 %p_3_51, i64 %select_ln63_101

]]></Node>
<StgValue><ssdm name="select_ln63_102"/></StgValue>
</operation>
</state>

<state id="332" st_id="332">

<operation id="4931" st_id="332" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3398" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1527 %tmp_352 = fcmp_olt  i64 %p_3_52, i64 %select_ln63_102

]]></Node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>
</state>

<state id="333" st_id="333">

<operation id="4932" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3385" bw="64" op_0_bw="64">
<![CDATA[
.split2:1514 %bitcast_ln63_106 = bitcast i64 %p_3_52

]]></Node>
<StgValue><ssdm name="bitcast_ln63_106"/></StgValue>
</operation>

<operation id="4933" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3386" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1515 %tmp_350 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_106, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="4934" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3387" bw="52" op_0_bw="64">
<![CDATA[
.split2:1516 %trunc_ln63_106 = trunc i64 %bitcast_ln63_106

]]></Node>
<StgValue><ssdm name="trunc_ln63_106"/></StgValue>
</operation>

<operation id="4935" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3388" bw="64" op_0_bw="64">
<![CDATA[
.split2:1517 %bitcast_ln63_107 = bitcast i64 %select_ln63_102

]]></Node>
<StgValue><ssdm name="bitcast_ln63_107"/></StgValue>
</operation>

<operation id="4936" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3389" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1518 %tmp_351 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_107, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="4937" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3390" bw="52" op_0_bw="64">
<![CDATA[
.split2:1519 %trunc_ln63_107 = trunc i64 %bitcast_ln63_107

]]></Node>
<StgValue><ssdm name="trunc_ln63_107"/></StgValue>
</operation>

<operation id="4938" st_id="333" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3391" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1520 %icmp_ln63_212 = icmp_ne  i11 %tmp_350, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_212"/></StgValue>
</operation>

<operation id="4939" st_id="333" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3392" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1521 %icmp_ln63_213 = icmp_eq  i52 %trunc_ln63_106, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_213"/></StgValue>
</operation>

<operation id="4940" st_id="333" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1522 %or_ln63_137 = or i1 %icmp_ln63_213, i1 %icmp_ln63_212

]]></Node>
<StgValue><ssdm name="or_ln63_137"/></StgValue>
</operation>

<operation id="4941" st_id="333" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3394" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1523 %icmp_ln63_214 = icmp_ne  i11 %tmp_351, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_214"/></StgValue>
</operation>

<operation id="4942" st_id="333" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3395" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1524 %icmp_ln63_215 = icmp_eq  i52 %trunc_ln63_107, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_215"/></StgValue>
</operation>

<operation id="4943" st_id="333" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1525 %or_ln63_138 = or i1 %icmp_ln63_215, i1 %icmp_ln63_214

]]></Node>
<StgValue><ssdm name="or_ln63_138"/></StgValue>
</operation>

<operation id="4944" st_id="333" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1526 %and_ln63_106 = and i1 %or_ln63_137, i1 %or_ln63_138

]]></Node>
<StgValue><ssdm name="and_ln63_106"/></StgValue>
</operation>

<operation id="4945" st_id="333" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3398" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1527 %tmp_352 = fcmp_olt  i64 %p_3_52, i64 %select_ln63_102

]]></Node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="4946" st_id="333" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1528 %and_ln63_107 = and i1 %and_ln63_106, i1 %tmp_352

]]></Node>
<StgValue><ssdm name="and_ln63_107"/></StgValue>
</operation>

<operation id="4947" st_id="333" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3400" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1529 %select_ln63_105 = select i1 %and_ln63_107, i64 %p_3_52, i64 %select_ln63_102

]]></Node>
<StgValue><ssdm name="select_ln63_105"/></StgValue>
</operation>
</state>

<state id="334" st_id="334">

<operation id="4948" st_id="334" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3421" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1550 %tmp_355 = fcmp_olt  i64 %p_3_53, i64 %select_ln63_105

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>
</state>

<state id="335" st_id="335">

<operation id="4949" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3408" bw="64" op_0_bw="64">
<![CDATA[
.split2:1537 %bitcast_ln63_108 = bitcast i64 %p_3_53

]]></Node>
<StgValue><ssdm name="bitcast_ln63_108"/></StgValue>
</operation>

<operation id="4950" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3409" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1538 %tmp_353 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_108, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="4951" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3410" bw="52" op_0_bw="64">
<![CDATA[
.split2:1539 %trunc_ln63_108 = trunc i64 %bitcast_ln63_108

]]></Node>
<StgValue><ssdm name="trunc_ln63_108"/></StgValue>
</operation>

<operation id="4952" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3411" bw="64" op_0_bw="64">
<![CDATA[
.split2:1540 %bitcast_ln63_109 = bitcast i64 %select_ln63_105

]]></Node>
<StgValue><ssdm name="bitcast_ln63_109"/></StgValue>
</operation>

<operation id="4953" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3412" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1541 %tmp_354 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_109, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="4954" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3413" bw="52" op_0_bw="64">
<![CDATA[
.split2:1542 %trunc_ln63_109 = trunc i64 %bitcast_ln63_109

]]></Node>
<StgValue><ssdm name="trunc_ln63_109"/></StgValue>
</operation>

<operation id="4955" st_id="335" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3414" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1543 %icmp_ln63_216 = icmp_ne  i11 %tmp_353, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_216"/></StgValue>
</operation>

<operation id="4956" st_id="335" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3415" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1544 %icmp_ln63_217 = icmp_eq  i52 %trunc_ln63_108, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_217"/></StgValue>
</operation>

<operation id="4957" st_id="335" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1545 %or_ln63_139 = or i1 %icmp_ln63_217, i1 %icmp_ln63_216

]]></Node>
<StgValue><ssdm name="or_ln63_139"/></StgValue>
</operation>

<operation id="4958" st_id="335" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3417" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1546 %icmp_ln63_218 = icmp_ne  i11 %tmp_354, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_218"/></StgValue>
</operation>

<operation id="4959" st_id="335" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3418" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1547 %icmp_ln63_219 = icmp_eq  i52 %trunc_ln63_109, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_219"/></StgValue>
</operation>

<operation id="4960" st_id="335" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1548 %or_ln63_140 = or i1 %icmp_ln63_219, i1 %icmp_ln63_218

]]></Node>
<StgValue><ssdm name="or_ln63_140"/></StgValue>
</operation>

<operation id="4961" st_id="335" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1549 %and_ln63_108 = and i1 %or_ln63_139, i1 %or_ln63_140

]]></Node>
<StgValue><ssdm name="and_ln63_108"/></StgValue>
</operation>

<operation id="4962" st_id="335" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3421" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1550 %tmp_355 = fcmp_olt  i64 %p_3_53, i64 %select_ln63_105

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="4963" st_id="335" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1551 %and_ln63_109 = and i1 %and_ln63_108, i1 %tmp_355

]]></Node>
<StgValue><ssdm name="and_ln63_109"/></StgValue>
</operation>

<operation id="4964" st_id="335" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3423" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1552 %select_ln63_106 = select i1 %and_ln63_109, i64 %p_3_53, i64 %select_ln63_105

]]></Node>
<StgValue><ssdm name="select_ln63_106"/></StgValue>
</operation>
</state>

<state id="336" st_id="336">

<operation id="4965" st_id="336" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3447" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1576 %tmp_358 = fcmp_olt  i64 %p_3_54, i64 %select_ln63_106

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>
</state>

<state id="337" st_id="337">

<operation id="4966" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3434" bw="64" op_0_bw="64">
<![CDATA[
.split2:1563 %bitcast_ln63_110 = bitcast i64 %p_3_54

]]></Node>
<StgValue><ssdm name="bitcast_ln63_110"/></StgValue>
</operation>

<operation id="4967" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3435" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1564 %tmp_356 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_110, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="4968" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3436" bw="52" op_0_bw="64">
<![CDATA[
.split2:1565 %trunc_ln63_110 = trunc i64 %bitcast_ln63_110

]]></Node>
<StgValue><ssdm name="trunc_ln63_110"/></StgValue>
</operation>

<operation id="4969" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3437" bw="64" op_0_bw="64">
<![CDATA[
.split2:1566 %bitcast_ln63_111 = bitcast i64 %select_ln63_106

]]></Node>
<StgValue><ssdm name="bitcast_ln63_111"/></StgValue>
</operation>

<operation id="4970" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3438" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1567 %tmp_357 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_111, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="4971" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3439" bw="52" op_0_bw="64">
<![CDATA[
.split2:1568 %trunc_ln63_111 = trunc i64 %bitcast_ln63_111

]]></Node>
<StgValue><ssdm name="trunc_ln63_111"/></StgValue>
</operation>

<operation id="4972" st_id="337" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3440" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1569 %icmp_ln63_220 = icmp_ne  i11 %tmp_356, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_220"/></StgValue>
</operation>

<operation id="4973" st_id="337" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3441" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1570 %icmp_ln63_221 = icmp_eq  i52 %trunc_ln63_110, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_221"/></StgValue>
</operation>

<operation id="4974" st_id="337" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1571 %or_ln63_141 = or i1 %icmp_ln63_221, i1 %icmp_ln63_220

]]></Node>
<StgValue><ssdm name="or_ln63_141"/></StgValue>
</operation>

<operation id="4975" st_id="337" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3443" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1572 %icmp_ln63_222 = icmp_ne  i11 %tmp_357, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_222"/></StgValue>
</operation>

<operation id="4976" st_id="337" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3444" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1573 %icmp_ln63_223 = icmp_eq  i52 %trunc_ln63_111, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_223"/></StgValue>
</operation>

<operation id="4977" st_id="337" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1574 %or_ln63_142 = or i1 %icmp_ln63_223, i1 %icmp_ln63_222

]]></Node>
<StgValue><ssdm name="or_ln63_142"/></StgValue>
</operation>

<operation id="4978" st_id="337" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1575 %and_ln63_110 = and i1 %or_ln63_141, i1 %or_ln63_142

]]></Node>
<StgValue><ssdm name="and_ln63_110"/></StgValue>
</operation>

<operation id="4979" st_id="337" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3447" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1576 %tmp_358 = fcmp_olt  i64 %p_3_54, i64 %select_ln63_106

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="4980" st_id="337" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1577 %and_ln63_111 = and i1 %and_ln63_110, i1 %tmp_358

]]></Node>
<StgValue><ssdm name="and_ln63_111"/></StgValue>
</operation>

<operation id="4981" st_id="337" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3449" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1578 %select_ln63_109 = select i1 %and_ln63_111, i64 %p_3_54, i64 %select_ln63_106

]]></Node>
<StgValue><ssdm name="select_ln63_109"/></StgValue>
</operation>
</state>

<state id="338" st_id="338">

<operation id="4982" st_id="338" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3470" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1599 %tmp_361 = fcmp_olt  i64 %p_3_55, i64 %select_ln63_109

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>
</state>

<state id="339" st_id="339">

<operation id="4983" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3457" bw="64" op_0_bw="64">
<![CDATA[
.split2:1586 %bitcast_ln63_112 = bitcast i64 %p_3_55

]]></Node>
<StgValue><ssdm name="bitcast_ln63_112"/></StgValue>
</operation>

<operation id="4984" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3458" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1587 %tmp_359 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_112, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="4985" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3459" bw="52" op_0_bw="64">
<![CDATA[
.split2:1588 %trunc_ln63_112 = trunc i64 %bitcast_ln63_112

]]></Node>
<StgValue><ssdm name="trunc_ln63_112"/></StgValue>
</operation>

<operation id="4986" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3460" bw="64" op_0_bw="64">
<![CDATA[
.split2:1589 %bitcast_ln63_113 = bitcast i64 %select_ln63_109

]]></Node>
<StgValue><ssdm name="bitcast_ln63_113"/></StgValue>
</operation>

<operation id="4987" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3461" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1590 %tmp_360 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_113, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="4988" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3462" bw="52" op_0_bw="64">
<![CDATA[
.split2:1591 %trunc_ln63_113 = trunc i64 %bitcast_ln63_113

]]></Node>
<StgValue><ssdm name="trunc_ln63_113"/></StgValue>
</operation>

<operation id="4989" st_id="339" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3463" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1592 %icmp_ln63_224 = icmp_ne  i11 %tmp_359, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_224"/></StgValue>
</operation>

<operation id="4990" st_id="339" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3464" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1593 %icmp_ln63_225 = icmp_eq  i52 %trunc_ln63_112, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_225"/></StgValue>
</operation>

<operation id="4991" st_id="339" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1594 %or_ln63_143 = or i1 %icmp_ln63_225, i1 %icmp_ln63_224

]]></Node>
<StgValue><ssdm name="or_ln63_143"/></StgValue>
</operation>

<operation id="4992" st_id="339" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3466" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1595 %icmp_ln63_226 = icmp_ne  i11 %tmp_360, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_226"/></StgValue>
</operation>

<operation id="4993" st_id="339" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3467" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1596 %icmp_ln63_227 = icmp_eq  i52 %trunc_ln63_113, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_227"/></StgValue>
</operation>

<operation id="4994" st_id="339" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1597 %or_ln63_144 = or i1 %icmp_ln63_227, i1 %icmp_ln63_226

]]></Node>
<StgValue><ssdm name="or_ln63_144"/></StgValue>
</operation>

<operation id="4995" st_id="339" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1598 %and_ln63_112 = and i1 %or_ln63_143, i1 %or_ln63_144

]]></Node>
<StgValue><ssdm name="and_ln63_112"/></StgValue>
</operation>

<operation id="4996" st_id="339" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3470" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1599 %tmp_361 = fcmp_olt  i64 %p_3_55, i64 %select_ln63_109

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="4997" st_id="339" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1600 %and_ln63_113 = and i1 %and_ln63_112, i1 %tmp_361

]]></Node>
<StgValue><ssdm name="and_ln63_113"/></StgValue>
</operation>

<operation id="4998" st_id="339" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3472" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1601 %select_ln63_110 = select i1 %and_ln63_113, i64 %p_3_55, i64 %select_ln63_109

]]></Node>
<StgValue><ssdm name="select_ln63_110"/></StgValue>
</operation>
</state>

<state id="340" st_id="340">

<operation id="4999" st_id="340" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3496" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1625 %tmp_364 = fcmp_olt  i64 %p_3_56, i64 %select_ln63_110

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>
</state>

<state id="341" st_id="341">

<operation id="5000" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3483" bw="64" op_0_bw="64">
<![CDATA[
.split2:1612 %bitcast_ln63_114 = bitcast i64 %p_3_56

]]></Node>
<StgValue><ssdm name="bitcast_ln63_114"/></StgValue>
</operation>

<operation id="5001" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3484" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1613 %tmp_362 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_114, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="5002" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3485" bw="52" op_0_bw="64">
<![CDATA[
.split2:1614 %trunc_ln63_114 = trunc i64 %bitcast_ln63_114

]]></Node>
<StgValue><ssdm name="trunc_ln63_114"/></StgValue>
</operation>

<operation id="5003" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3486" bw="64" op_0_bw="64">
<![CDATA[
.split2:1615 %bitcast_ln63_115 = bitcast i64 %select_ln63_110

]]></Node>
<StgValue><ssdm name="bitcast_ln63_115"/></StgValue>
</operation>

<operation id="5004" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3487" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1616 %tmp_363 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_115, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="5005" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3488" bw="52" op_0_bw="64">
<![CDATA[
.split2:1617 %trunc_ln63_115 = trunc i64 %bitcast_ln63_115

]]></Node>
<StgValue><ssdm name="trunc_ln63_115"/></StgValue>
</operation>

<operation id="5006" st_id="341" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3489" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1618 %icmp_ln63_228 = icmp_ne  i11 %tmp_362, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_228"/></StgValue>
</operation>

<operation id="5007" st_id="341" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3490" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1619 %icmp_ln63_229 = icmp_eq  i52 %trunc_ln63_114, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_229"/></StgValue>
</operation>

<operation id="5008" st_id="341" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1620 %or_ln63_145 = or i1 %icmp_ln63_229, i1 %icmp_ln63_228

]]></Node>
<StgValue><ssdm name="or_ln63_145"/></StgValue>
</operation>

<operation id="5009" st_id="341" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3492" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1621 %icmp_ln63_230 = icmp_ne  i11 %tmp_363, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_230"/></StgValue>
</operation>

<operation id="5010" st_id="341" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3493" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1622 %icmp_ln63_231 = icmp_eq  i52 %trunc_ln63_115, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_231"/></StgValue>
</operation>

<operation id="5011" st_id="341" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1623 %or_ln63_146 = or i1 %icmp_ln63_231, i1 %icmp_ln63_230

]]></Node>
<StgValue><ssdm name="or_ln63_146"/></StgValue>
</operation>

<operation id="5012" st_id="341" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1624 %and_ln63_114 = and i1 %or_ln63_145, i1 %or_ln63_146

]]></Node>
<StgValue><ssdm name="and_ln63_114"/></StgValue>
</operation>

<operation id="5013" st_id="341" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3496" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1625 %tmp_364 = fcmp_olt  i64 %p_3_56, i64 %select_ln63_110

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="5014" st_id="341" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1626 %and_ln63_115 = and i1 %and_ln63_114, i1 %tmp_364

]]></Node>
<StgValue><ssdm name="and_ln63_115"/></StgValue>
</operation>

<operation id="5015" st_id="341" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3498" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1627 %select_ln63_113 = select i1 %and_ln63_115, i64 %p_3_56, i64 %select_ln63_110

]]></Node>
<StgValue><ssdm name="select_ln63_113"/></StgValue>
</operation>
</state>

<state id="342" st_id="342">

<operation id="5016" st_id="342" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3519" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1648 %tmp_367 = fcmp_olt  i64 %p_3_57, i64 %select_ln63_113

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>
</state>

<state id="343" st_id="343">

<operation id="5017" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3506" bw="64" op_0_bw="64">
<![CDATA[
.split2:1635 %bitcast_ln63_116 = bitcast i64 %p_3_57

]]></Node>
<StgValue><ssdm name="bitcast_ln63_116"/></StgValue>
</operation>

<operation id="5018" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3507" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1636 %tmp_365 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_116, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="5019" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3508" bw="52" op_0_bw="64">
<![CDATA[
.split2:1637 %trunc_ln63_116 = trunc i64 %bitcast_ln63_116

]]></Node>
<StgValue><ssdm name="trunc_ln63_116"/></StgValue>
</operation>

<operation id="5020" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3509" bw="64" op_0_bw="64">
<![CDATA[
.split2:1638 %bitcast_ln63_117 = bitcast i64 %select_ln63_113

]]></Node>
<StgValue><ssdm name="bitcast_ln63_117"/></StgValue>
</operation>

<operation id="5021" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3510" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1639 %tmp_366 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_117, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="5022" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3511" bw="52" op_0_bw="64">
<![CDATA[
.split2:1640 %trunc_ln63_117 = trunc i64 %bitcast_ln63_117

]]></Node>
<StgValue><ssdm name="trunc_ln63_117"/></StgValue>
</operation>

<operation id="5023" st_id="343" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3512" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1641 %icmp_ln63_232 = icmp_ne  i11 %tmp_365, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_232"/></StgValue>
</operation>

<operation id="5024" st_id="343" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3513" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1642 %icmp_ln63_233 = icmp_eq  i52 %trunc_ln63_116, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_233"/></StgValue>
</operation>

<operation id="5025" st_id="343" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1643 %or_ln63_147 = or i1 %icmp_ln63_233, i1 %icmp_ln63_232

]]></Node>
<StgValue><ssdm name="or_ln63_147"/></StgValue>
</operation>

<operation id="5026" st_id="343" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3515" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1644 %icmp_ln63_234 = icmp_ne  i11 %tmp_366, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_234"/></StgValue>
</operation>

<operation id="5027" st_id="343" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3516" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1645 %icmp_ln63_235 = icmp_eq  i52 %trunc_ln63_117, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_235"/></StgValue>
</operation>

<operation id="5028" st_id="343" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1646 %or_ln63_148 = or i1 %icmp_ln63_235, i1 %icmp_ln63_234

]]></Node>
<StgValue><ssdm name="or_ln63_148"/></StgValue>
</operation>

<operation id="5029" st_id="343" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1647 %and_ln63_116 = and i1 %or_ln63_147, i1 %or_ln63_148

]]></Node>
<StgValue><ssdm name="and_ln63_116"/></StgValue>
</operation>

<operation id="5030" st_id="343" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3519" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1648 %tmp_367 = fcmp_olt  i64 %p_3_57, i64 %select_ln63_113

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="5031" st_id="343" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1649 %and_ln63_117 = and i1 %and_ln63_116, i1 %tmp_367

]]></Node>
<StgValue><ssdm name="and_ln63_117"/></StgValue>
</operation>

<operation id="5032" st_id="343" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3521" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1650 %select_ln63_114 = select i1 %and_ln63_117, i64 %p_3_57, i64 %select_ln63_113

]]></Node>
<StgValue><ssdm name="select_ln63_114"/></StgValue>
</operation>
</state>

<state id="344" st_id="344">

<operation id="5033" st_id="344" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3545" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1674 %tmp_370 = fcmp_olt  i64 %p_3_58, i64 %select_ln63_114

]]></Node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>
</state>

<state id="345" st_id="345">

<operation id="5034" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3532" bw="64" op_0_bw="64">
<![CDATA[
.split2:1661 %bitcast_ln63_118 = bitcast i64 %p_3_58

]]></Node>
<StgValue><ssdm name="bitcast_ln63_118"/></StgValue>
</operation>

<operation id="5035" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3533" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1662 %tmp_368 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_118, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="5036" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3534" bw="52" op_0_bw="64">
<![CDATA[
.split2:1663 %trunc_ln63_118 = trunc i64 %bitcast_ln63_118

]]></Node>
<StgValue><ssdm name="trunc_ln63_118"/></StgValue>
</operation>

<operation id="5037" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3535" bw="64" op_0_bw="64">
<![CDATA[
.split2:1664 %bitcast_ln63_119 = bitcast i64 %select_ln63_114

]]></Node>
<StgValue><ssdm name="bitcast_ln63_119"/></StgValue>
</operation>

<operation id="5038" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3536" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1665 %tmp_369 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_119, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="5039" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3537" bw="52" op_0_bw="64">
<![CDATA[
.split2:1666 %trunc_ln63_119 = trunc i64 %bitcast_ln63_119

]]></Node>
<StgValue><ssdm name="trunc_ln63_119"/></StgValue>
</operation>

<operation id="5040" st_id="345" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3538" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1667 %icmp_ln63_236 = icmp_ne  i11 %tmp_368, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_236"/></StgValue>
</operation>

<operation id="5041" st_id="345" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3539" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1668 %icmp_ln63_237 = icmp_eq  i52 %trunc_ln63_118, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_237"/></StgValue>
</operation>

<operation id="5042" st_id="345" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1669 %or_ln63_149 = or i1 %icmp_ln63_237, i1 %icmp_ln63_236

]]></Node>
<StgValue><ssdm name="or_ln63_149"/></StgValue>
</operation>

<operation id="5043" st_id="345" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3541" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1670 %icmp_ln63_238 = icmp_ne  i11 %tmp_369, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_238"/></StgValue>
</operation>

<operation id="5044" st_id="345" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3542" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1671 %icmp_ln63_239 = icmp_eq  i52 %trunc_ln63_119, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_239"/></StgValue>
</operation>

<operation id="5045" st_id="345" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1672 %or_ln63_150 = or i1 %icmp_ln63_239, i1 %icmp_ln63_238

]]></Node>
<StgValue><ssdm name="or_ln63_150"/></StgValue>
</operation>

<operation id="5046" st_id="345" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3544" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1673 %and_ln63_118 = and i1 %or_ln63_149, i1 %or_ln63_150

]]></Node>
<StgValue><ssdm name="and_ln63_118"/></StgValue>
</operation>

<operation id="5047" st_id="345" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3545" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1674 %tmp_370 = fcmp_olt  i64 %p_3_58, i64 %select_ln63_114

]]></Node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="5048" st_id="345" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3546" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1675 %and_ln63_119 = and i1 %and_ln63_118, i1 %tmp_370

]]></Node>
<StgValue><ssdm name="and_ln63_119"/></StgValue>
</operation>

<operation id="5049" st_id="345" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3547" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1676 %select_ln63_117 = select i1 %and_ln63_119, i64 %p_3_58, i64 %select_ln63_114

]]></Node>
<StgValue><ssdm name="select_ln63_117"/></StgValue>
</operation>
</state>

<state id="346" st_id="346">

<operation id="5050" st_id="346" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3569" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1698 %tmp_373 = fcmp_olt  i64 %p_3_59, i64 %select_ln63_117

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>
</state>

<state id="347" st_id="347">

<operation id="5051" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3556" bw="64" op_0_bw="64">
<![CDATA[
.split2:1685 %bitcast_ln63_120 = bitcast i64 %p_3_59

]]></Node>
<StgValue><ssdm name="bitcast_ln63_120"/></StgValue>
</operation>

<operation id="5052" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3557" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1686 %tmp_371 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_120, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="5053" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3558" bw="52" op_0_bw="64">
<![CDATA[
.split2:1687 %trunc_ln63_120 = trunc i64 %bitcast_ln63_120

]]></Node>
<StgValue><ssdm name="trunc_ln63_120"/></StgValue>
</operation>

<operation id="5054" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3559" bw="64" op_0_bw="64">
<![CDATA[
.split2:1688 %bitcast_ln63_121 = bitcast i64 %select_ln63_117

]]></Node>
<StgValue><ssdm name="bitcast_ln63_121"/></StgValue>
</operation>

<operation id="5055" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3560" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1689 %tmp_372 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_121, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_372"/></StgValue>
</operation>

<operation id="5056" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3561" bw="52" op_0_bw="64">
<![CDATA[
.split2:1690 %trunc_ln63_121 = trunc i64 %bitcast_ln63_121

]]></Node>
<StgValue><ssdm name="trunc_ln63_121"/></StgValue>
</operation>

<operation id="5057" st_id="347" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3562" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1691 %icmp_ln63_240 = icmp_ne  i11 %tmp_371, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_240"/></StgValue>
</operation>

<operation id="5058" st_id="347" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3563" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1692 %icmp_ln63_241 = icmp_eq  i52 %trunc_ln63_120, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_241"/></StgValue>
</operation>

<operation id="5059" st_id="347" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1693 %or_ln63_151 = or i1 %icmp_ln63_241, i1 %icmp_ln63_240

]]></Node>
<StgValue><ssdm name="or_ln63_151"/></StgValue>
</operation>

<operation id="5060" st_id="347" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3565" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1694 %icmp_ln63_242 = icmp_ne  i11 %tmp_372, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_242"/></StgValue>
</operation>

<operation id="5061" st_id="347" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3566" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1695 %icmp_ln63_243 = icmp_eq  i52 %trunc_ln63_121, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_243"/></StgValue>
</operation>

<operation id="5062" st_id="347" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1696 %or_ln63_152 = or i1 %icmp_ln63_243, i1 %icmp_ln63_242

]]></Node>
<StgValue><ssdm name="or_ln63_152"/></StgValue>
</operation>

<operation id="5063" st_id="347" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1697 %and_ln63_120 = and i1 %or_ln63_151, i1 %or_ln63_152

]]></Node>
<StgValue><ssdm name="and_ln63_120"/></StgValue>
</operation>

<operation id="5064" st_id="347" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3569" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1698 %tmp_373 = fcmp_olt  i64 %p_3_59, i64 %select_ln63_117

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="5065" st_id="347" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1699 %and_ln63_121 = and i1 %and_ln63_120, i1 %tmp_373

]]></Node>
<StgValue><ssdm name="and_ln63_121"/></StgValue>
</operation>

<operation id="5066" st_id="347" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3571" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1700 %select_ln63_118 = select i1 %and_ln63_121, i64 %p_3_59, i64 %select_ln63_117

]]></Node>
<StgValue><ssdm name="select_ln63_118"/></StgValue>
</operation>
</state>

<state id="348" st_id="348">

<operation id="5067" st_id="348" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3596" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1725 %tmp_376 = fcmp_olt  i64 %p_3_60, i64 %select_ln63_118

]]></Node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>
</state>

<state id="349" st_id="349">

<operation id="5068" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3583" bw="64" op_0_bw="64">
<![CDATA[
.split2:1712 %bitcast_ln63_122 = bitcast i64 %p_3_60

]]></Node>
<StgValue><ssdm name="bitcast_ln63_122"/></StgValue>
</operation>

<operation id="5069" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3584" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1713 %tmp_374 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_122, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="5070" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3585" bw="52" op_0_bw="64">
<![CDATA[
.split2:1714 %trunc_ln63_122 = trunc i64 %bitcast_ln63_122

]]></Node>
<StgValue><ssdm name="trunc_ln63_122"/></StgValue>
</operation>

<operation id="5071" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3586" bw="64" op_0_bw="64">
<![CDATA[
.split2:1715 %bitcast_ln63_123 = bitcast i64 %select_ln63_118

]]></Node>
<StgValue><ssdm name="bitcast_ln63_123"/></StgValue>
</operation>

<operation id="5072" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3587" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1716 %tmp_375 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_123, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="5073" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3588" bw="52" op_0_bw="64">
<![CDATA[
.split2:1717 %trunc_ln63_123 = trunc i64 %bitcast_ln63_123

]]></Node>
<StgValue><ssdm name="trunc_ln63_123"/></StgValue>
</operation>

<operation id="5074" st_id="349" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3589" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1718 %icmp_ln63_244 = icmp_ne  i11 %tmp_374, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_244"/></StgValue>
</operation>

<operation id="5075" st_id="349" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3590" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1719 %icmp_ln63_245 = icmp_eq  i52 %trunc_ln63_122, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_245"/></StgValue>
</operation>

<operation id="5076" st_id="349" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1720 %or_ln63_153 = or i1 %icmp_ln63_245, i1 %icmp_ln63_244

]]></Node>
<StgValue><ssdm name="or_ln63_153"/></StgValue>
</operation>

<operation id="5077" st_id="349" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3592" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1721 %icmp_ln63_246 = icmp_ne  i11 %tmp_375, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_246"/></StgValue>
</operation>

<operation id="5078" st_id="349" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3593" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1722 %icmp_ln63_247 = icmp_eq  i52 %trunc_ln63_123, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_247"/></StgValue>
</operation>

<operation id="5079" st_id="349" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1723 %or_ln63_154 = or i1 %icmp_ln63_247, i1 %icmp_ln63_246

]]></Node>
<StgValue><ssdm name="or_ln63_154"/></StgValue>
</operation>

<operation id="5080" st_id="349" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1724 %and_ln63_122 = and i1 %or_ln63_153, i1 %or_ln63_154

]]></Node>
<StgValue><ssdm name="and_ln63_122"/></StgValue>
</operation>

<operation id="5081" st_id="349" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3596" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1725 %tmp_376 = fcmp_olt  i64 %p_3_60, i64 %select_ln63_118

]]></Node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="5082" st_id="349" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1726 %and_ln63_123 = and i1 %and_ln63_122, i1 %tmp_376

]]></Node>
<StgValue><ssdm name="and_ln63_123"/></StgValue>
</operation>

<operation id="5083" st_id="349" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3598" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1727 %select_ln63_121 = select i1 %and_ln63_123, i64 %p_3_60, i64 %select_ln63_118

]]></Node>
<StgValue><ssdm name="select_ln63_121"/></StgValue>
</operation>
</state>

<state id="350" st_id="350">

<operation id="5084" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3607" bw="64" op_0_bw="64">
<![CDATA[
.split2:1736 %bitcast_ln63_124 = bitcast i64 %p_3_61

]]></Node>
<StgValue><ssdm name="bitcast_ln63_124"/></StgValue>
</operation>

<operation id="5085" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3608" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1737 %tmp_377 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_124, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="5086" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3609" bw="52" op_0_bw="64">
<![CDATA[
.split2:1738 %trunc_ln63_124 = trunc i64 %bitcast_ln63_124

]]></Node>
<StgValue><ssdm name="trunc_ln63_124"/></StgValue>
</operation>

<operation id="5087" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3610" bw="64" op_0_bw="64">
<![CDATA[
.split2:1739 %bitcast_ln63_125 = bitcast i64 %select_ln63_121

]]></Node>
<StgValue><ssdm name="bitcast_ln63_125"/></StgValue>
</operation>

<operation id="5088" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3611" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1740 %tmp_378 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_125, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>

<operation id="5089" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3612" bw="52" op_0_bw="64">
<![CDATA[
.split2:1741 %trunc_ln63_125 = trunc i64 %bitcast_ln63_125

]]></Node>
<StgValue><ssdm name="trunc_ln63_125"/></StgValue>
</operation>

<operation id="5090" st_id="350" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3613" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1742 %icmp_ln63_248 = icmp_ne  i11 %tmp_377, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_248"/></StgValue>
</operation>

<operation id="5091" st_id="350" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3614" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1743 %icmp_ln63_249 = icmp_eq  i52 %trunc_ln63_124, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_249"/></StgValue>
</operation>

<operation id="5092" st_id="350" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3616" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:1745 %icmp_ln63_250 = icmp_ne  i11 %tmp_378, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln63_250"/></StgValue>
</operation>

<operation id="5093" st_id="350" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3617" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split2:1746 %icmp_ln63_251 = icmp_eq  i52 %trunc_ln63_125, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_251"/></StgValue>
</operation>

<operation id="5094" st_id="350" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3620" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1749 %tmp_379 = fcmp_olt  i64 %p_3_61, i64 %select_ln63_121

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>
</state>

<state id="351" st_id="351">

<operation id="5095" st_id="351" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split2:0 %add_ln58 = add i9 %t_1, i9 511

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="5096" st_id="351" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3326" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split2:1455 %select_ln63_99 = select i1 %and_ln63_101, i6 51, i6 50

]]></Node>
<StgValue><ssdm name="select_ln63_99"/></StgValue>
</operation>

<operation id="5097" st_id="351" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1456 %or_ln63_24 = or i1 %and_ln63_101, i1 %and_ln63_99

]]></Node>
<StgValue><ssdm name="or_ln63_24"/></StgValue>
</operation>

<operation id="5098" st_id="351" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3328" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split2:1457 %select_ln63_100 = select i1 %or_ln63_24, i6 %select_ln63_99, i6 %select_ln63_96

]]></Node>
<StgValue><ssdm name="select_ln63_100"/></StgValue>
</operation>

<operation id="5099" st_id="351" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3375" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split2:1504 %select_ln63_103 = select i1 %and_ln63_105, i6 53, i6 52

]]></Node>
<StgValue><ssdm name="select_ln63_103"/></StgValue>
</operation>

<operation id="5100" st_id="351" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1505 %or_ln63_25 = or i1 %and_ln63_105, i1 %and_ln63_103

]]></Node>
<StgValue><ssdm name="or_ln63_25"/></StgValue>
</operation>

<operation id="5101" st_id="351" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3377" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split2:1506 %select_ln63_104 = select i1 %or_ln63_25, i6 %select_ln63_103, i6 %select_ln63_100

]]></Node>
<StgValue><ssdm name="select_ln63_104"/></StgValue>
</operation>

<operation id="5102" st_id="351" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3424" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split2:1553 %select_ln63_107 = select i1 %and_ln63_109, i6 55, i6 54

]]></Node>
<StgValue><ssdm name="select_ln63_107"/></StgValue>
</operation>

<operation id="5103" st_id="351" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1554 %or_ln63_26 = or i1 %and_ln63_109, i1 %and_ln63_107

]]></Node>
<StgValue><ssdm name="or_ln63_26"/></StgValue>
</operation>

<operation id="5104" st_id="351" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3426" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split2:1555 %select_ln63_108 = select i1 %or_ln63_26, i6 %select_ln63_107, i6 %select_ln63_104

]]></Node>
<StgValue><ssdm name="select_ln63_108"/></StgValue>
</operation>

<operation id="5105" st_id="351" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3473" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split2:1602 %select_ln63_111 = select i1 %and_ln63_113, i6 57, i6 56

]]></Node>
<StgValue><ssdm name="select_ln63_111"/></StgValue>
</operation>

<operation id="5106" st_id="351" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1603 %or_ln63_27 = or i1 %and_ln63_113, i1 %and_ln63_111

]]></Node>
<StgValue><ssdm name="or_ln63_27"/></StgValue>
</operation>

<operation id="5107" st_id="351" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3475" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split2:1604 %select_ln63_112 = select i1 %or_ln63_27, i6 %select_ln63_111, i6 %select_ln63_108

]]></Node>
<StgValue><ssdm name="select_ln63_112"/></StgValue>
</operation>

<operation id="5108" st_id="351" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3522" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split2:1651 %select_ln63_115 = select i1 %and_ln63_117, i6 59, i6 58

]]></Node>
<StgValue><ssdm name="select_ln63_115"/></StgValue>
</operation>

<operation id="5109" st_id="351" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1652 %or_ln63_28 = or i1 %and_ln63_117, i1 %and_ln63_115

]]></Node>
<StgValue><ssdm name="or_ln63_28"/></StgValue>
</operation>

<operation id="5110" st_id="351" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3524" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split2:1653 %select_ln63_116 = select i1 %or_ln63_28, i6 %select_ln63_115, i6 %select_ln63_112

]]></Node>
<StgValue><ssdm name="select_ln63_116"/></StgValue>
</operation>

<operation id="5111" st_id="351" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3572" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split2:1701 %select_ln63_119 = select i1 %and_ln63_121, i6 61, i6 60

]]></Node>
<StgValue><ssdm name="select_ln63_119"/></StgValue>
</operation>

<operation id="5112" st_id="351" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1702 %or_ln63_29 = or i1 %and_ln63_121, i1 %and_ln63_119

]]></Node>
<StgValue><ssdm name="or_ln63_29"/></StgValue>
</operation>

<operation id="5113" st_id="351" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3574" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split2:1703 %select_ln63_120 = select i1 %or_ln63_29, i6 %select_ln63_119, i6 %select_ln63_116

]]></Node>
<StgValue><ssdm name="select_ln63_120"/></StgValue>
</operation>

<operation id="5114" st_id="351" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1744 %or_ln63_155 = or i1 %icmp_ln63_249, i1 %icmp_ln63_248

]]></Node>
<StgValue><ssdm name="or_ln63_155"/></StgValue>
</operation>

<operation id="5115" st_id="351" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1747 %or_ln63_156 = or i1 %icmp_ln63_251, i1 %icmp_ln63_250

]]></Node>
<StgValue><ssdm name="or_ln63_156"/></StgValue>
</operation>

<operation id="5116" st_id="351" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1748 %and_ln63_124 = and i1 %or_ln63_155, i1 %or_ln63_156

]]></Node>
<StgValue><ssdm name="and_ln63_124"/></StgValue>
</operation>

<operation id="5117" st_id="351" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3620" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:1749 %tmp_379 = fcmp_olt  i64 %p_3_61, i64 %select_ln63_121

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="5118" st_id="351" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1750 %and_ln63_125 = and i1 %and_ln63_124, i1 %tmp_379

]]></Node>
<StgValue><ssdm name="and_ln63_125"/></StgValue>
</operation>

<operation id="5119" st_id="351" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3622" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split2:1751 %select_ln63_122 = select i1 %and_ln63_125, i6 63, i6 62

]]></Node>
<StgValue><ssdm name="select_ln63_122"/></StgValue>
</operation>

<operation id="5120" st_id="351" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:1752 %or_ln63_30 = or i1 %and_ln63_125, i1 %and_ln63_123

]]></Node>
<StgValue><ssdm name="or_ln63_30"/></StgValue>
</operation>

<operation id="5121" st_id="351" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3624" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split2:1753 %select_ln63_123 = select i1 %or_ln63_30, i6 %select_ln63_122, i6 %select_ln63_120

]]></Node>
<StgValue><ssdm name="select_ln63_123"/></StgValue>
</operation>

<operation id="5122" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3625" bw="8" op_0_bw="6">
<![CDATA[
.split2:1754 %zext_ln68 = zext i6 %select_ln63_123

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>
</state>

<state id="352" st_id="352">

<operation id="5123" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="64" op_0_bw="9">
<![CDATA[
.split2:1 %t_1_cast = zext i9 %t_1

]]></Node>
<StgValue><ssdm name="t_1_cast"/></StgValue>
</operation>

<operation id="5124" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:194 %specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln17"/></StgValue>
</operation>

<operation id="5125" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3626" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1755 %path_addr_1 = getelementptr i8 %path, i64 0, i64 %t_1_cast

]]></Node>
<StgValue><ssdm name="path_addr_1"/></StgValue>
</operation>

<operation id="5126" st_id="352" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3627" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split2:1756 %store_ln68 = store i8 %zext_ln68, i8 %path_addr_1

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="5127" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3628" bw="0" op_0_bw="0">
<![CDATA[
.split2:1757 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="353" st_id="353">

<operation id="5128" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3630" bw="0" op_0_bw="32">
<![CDATA[
:0 %ret_ln71 = ret i32 0

]]></Node>
<StgValue><ssdm name="ret_ln71"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
