
Panel.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000055b8  080000b8  080000b8  000100b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000120  08005670  08005670  00015670  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005790  08005790  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08005790  08005790  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005790  08005790  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08005790  08005790  00015790  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005798  08005798  00015798  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  0800579c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005c8  2000000c  080057a8  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005d4  080057a8  000205d4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014e1d  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000027f5  00000000  00000000  00034e51  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e10  00000000  00000000  00037648  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d38  00000000  00000000  00038458  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017652  00000000  00000000  00039190  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011a48  00000000  00000000  000507e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c8a4  00000000  00000000  0006222a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000eeace  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000033b8  00000000  00000000  000eeb20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	; (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	; (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	; (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	2000000c 	.word	0x2000000c
 80000d8:	00000000 	.word	0x00000000
 80000dc:	08005658 	.word	0x08005658

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	; (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	; (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	; (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			; (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000010 	.word	0x20000010
 80000fc:	08005658 	.word	0x08005658

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	; 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f806 	bl	8000214 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			; (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__aeabi_idiv0>:
 8000214:	4770      	bx	lr
 8000216:	46c0      	nop			; (mov r8, r8)

08000218 <__aeabi_cfrcmple>:
 8000218:	4684      	mov	ip, r0
 800021a:	0008      	movs	r0, r1
 800021c:	4661      	mov	r1, ip
 800021e:	e7ff      	b.n	8000220 <__aeabi_cfcmpeq>

08000220 <__aeabi_cfcmpeq>:
 8000220:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000222:	f000 f89f 	bl	8000364 <__lesf2>
 8000226:	2800      	cmp	r0, #0
 8000228:	d401      	bmi.n	800022e <__aeabi_cfcmpeq+0xe>
 800022a:	2100      	movs	r1, #0
 800022c:	42c8      	cmn	r0, r1
 800022e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000230 <__aeabi_fcmpeq>:
 8000230:	b510      	push	{r4, lr}
 8000232:	f000 f82b 	bl	800028c <__eqsf2>
 8000236:	4240      	negs	r0, r0
 8000238:	3001      	adds	r0, #1
 800023a:	bd10      	pop	{r4, pc}

0800023c <__aeabi_fcmplt>:
 800023c:	b510      	push	{r4, lr}
 800023e:	f000 f891 	bl	8000364 <__lesf2>
 8000242:	2800      	cmp	r0, #0
 8000244:	db01      	blt.n	800024a <__aeabi_fcmplt+0xe>
 8000246:	2000      	movs	r0, #0
 8000248:	bd10      	pop	{r4, pc}
 800024a:	2001      	movs	r0, #1
 800024c:	bd10      	pop	{r4, pc}
 800024e:	46c0      	nop			; (mov r8, r8)

08000250 <__aeabi_fcmple>:
 8000250:	b510      	push	{r4, lr}
 8000252:	f000 f887 	bl	8000364 <__lesf2>
 8000256:	2800      	cmp	r0, #0
 8000258:	dd01      	ble.n	800025e <__aeabi_fcmple+0xe>
 800025a:	2000      	movs	r0, #0
 800025c:	bd10      	pop	{r4, pc}
 800025e:	2001      	movs	r0, #1
 8000260:	bd10      	pop	{r4, pc}
 8000262:	46c0      	nop			; (mov r8, r8)

08000264 <__aeabi_fcmpgt>:
 8000264:	b510      	push	{r4, lr}
 8000266:	f000 f837 	bl	80002d8 <__gesf2>
 800026a:	2800      	cmp	r0, #0
 800026c:	dc01      	bgt.n	8000272 <__aeabi_fcmpgt+0xe>
 800026e:	2000      	movs	r0, #0
 8000270:	bd10      	pop	{r4, pc}
 8000272:	2001      	movs	r0, #1
 8000274:	bd10      	pop	{r4, pc}
 8000276:	46c0      	nop			; (mov r8, r8)

08000278 <__aeabi_fcmpge>:
 8000278:	b510      	push	{r4, lr}
 800027a:	f000 f82d 	bl	80002d8 <__gesf2>
 800027e:	2800      	cmp	r0, #0
 8000280:	da01      	bge.n	8000286 <__aeabi_fcmpge+0xe>
 8000282:	2000      	movs	r0, #0
 8000284:	bd10      	pop	{r4, pc}
 8000286:	2001      	movs	r0, #1
 8000288:	bd10      	pop	{r4, pc}
 800028a:	46c0      	nop			; (mov r8, r8)

0800028c <__eqsf2>:
 800028c:	b570      	push	{r4, r5, r6, lr}
 800028e:	0042      	lsls	r2, r0, #1
 8000290:	0245      	lsls	r5, r0, #9
 8000292:	024e      	lsls	r6, r1, #9
 8000294:	004c      	lsls	r4, r1, #1
 8000296:	0fc3      	lsrs	r3, r0, #31
 8000298:	0a6d      	lsrs	r5, r5, #9
 800029a:	2001      	movs	r0, #1
 800029c:	0e12      	lsrs	r2, r2, #24
 800029e:	0a76      	lsrs	r6, r6, #9
 80002a0:	0e24      	lsrs	r4, r4, #24
 80002a2:	0fc9      	lsrs	r1, r1, #31
 80002a4:	2aff      	cmp	r2, #255	; 0xff
 80002a6:	d006      	beq.n	80002b6 <__eqsf2+0x2a>
 80002a8:	2cff      	cmp	r4, #255	; 0xff
 80002aa:	d003      	beq.n	80002b4 <__eqsf2+0x28>
 80002ac:	42a2      	cmp	r2, r4
 80002ae:	d101      	bne.n	80002b4 <__eqsf2+0x28>
 80002b0:	42b5      	cmp	r5, r6
 80002b2:	d006      	beq.n	80002c2 <__eqsf2+0x36>
 80002b4:	bd70      	pop	{r4, r5, r6, pc}
 80002b6:	2d00      	cmp	r5, #0
 80002b8:	d1fc      	bne.n	80002b4 <__eqsf2+0x28>
 80002ba:	2cff      	cmp	r4, #255	; 0xff
 80002bc:	d1fa      	bne.n	80002b4 <__eqsf2+0x28>
 80002be:	2e00      	cmp	r6, #0
 80002c0:	d1f8      	bne.n	80002b4 <__eqsf2+0x28>
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d006      	beq.n	80002d4 <__eqsf2+0x48>
 80002c6:	2001      	movs	r0, #1
 80002c8:	2a00      	cmp	r2, #0
 80002ca:	d1f3      	bne.n	80002b4 <__eqsf2+0x28>
 80002cc:	0028      	movs	r0, r5
 80002ce:	1e43      	subs	r3, r0, #1
 80002d0:	4198      	sbcs	r0, r3
 80002d2:	e7ef      	b.n	80002b4 <__eqsf2+0x28>
 80002d4:	2000      	movs	r0, #0
 80002d6:	e7ed      	b.n	80002b4 <__eqsf2+0x28>

080002d8 <__gesf2>:
 80002d8:	b570      	push	{r4, r5, r6, lr}
 80002da:	0042      	lsls	r2, r0, #1
 80002dc:	0245      	lsls	r5, r0, #9
 80002de:	024e      	lsls	r6, r1, #9
 80002e0:	004c      	lsls	r4, r1, #1
 80002e2:	0fc3      	lsrs	r3, r0, #31
 80002e4:	0a6d      	lsrs	r5, r5, #9
 80002e6:	0e12      	lsrs	r2, r2, #24
 80002e8:	0a76      	lsrs	r6, r6, #9
 80002ea:	0e24      	lsrs	r4, r4, #24
 80002ec:	0fc8      	lsrs	r0, r1, #31
 80002ee:	2aff      	cmp	r2, #255	; 0xff
 80002f0:	d01b      	beq.n	800032a <__gesf2+0x52>
 80002f2:	2cff      	cmp	r4, #255	; 0xff
 80002f4:	d00e      	beq.n	8000314 <__gesf2+0x3c>
 80002f6:	2a00      	cmp	r2, #0
 80002f8:	d11b      	bne.n	8000332 <__gesf2+0x5a>
 80002fa:	2c00      	cmp	r4, #0
 80002fc:	d101      	bne.n	8000302 <__gesf2+0x2a>
 80002fe:	2e00      	cmp	r6, #0
 8000300:	d01c      	beq.n	800033c <__gesf2+0x64>
 8000302:	2d00      	cmp	r5, #0
 8000304:	d00c      	beq.n	8000320 <__gesf2+0x48>
 8000306:	4283      	cmp	r3, r0
 8000308:	d01c      	beq.n	8000344 <__gesf2+0x6c>
 800030a:	2102      	movs	r1, #2
 800030c:	1e58      	subs	r0, r3, #1
 800030e:	4008      	ands	r0, r1
 8000310:	3801      	subs	r0, #1
 8000312:	bd70      	pop	{r4, r5, r6, pc}
 8000314:	2e00      	cmp	r6, #0
 8000316:	d122      	bne.n	800035e <__gesf2+0x86>
 8000318:	2a00      	cmp	r2, #0
 800031a:	d1f4      	bne.n	8000306 <__gesf2+0x2e>
 800031c:	2d00      	cmp	r5, #0
 800031e:	d1f2      	bne.n	8000306 <__gesf2+0x2e>
 8000320:	2800      	cmp	r0, #0
 8000322:	d1f6      	bne.n	8000312 <__gesf2+0x3a>
 8000324:	2001      	movs	r0, #1
 8000326:	4240      	negs	r0, r0
 8000328:	e7f3      	b.n	8000312 <__gesf2+0x3a>
 800032a:	2d00      	cmp	r5, #0
 800032c:	d117      	bne.n	800035e <__gesf2+0x86>
 800032e:	2cff      	cmp	r4, #255	; 0xff
 8000330:	d0f0      	beq.n	8000314 <__gesf2+0x3c>
 8000332:	2c00      	cmp	r4, #0
 8000334:	d1e7      	bne.n	8000306 <__gesf2+0x2e>
 8000336:	2e00      	cmp	r6, #0
 8000338:	d1e5      	bne.n	8000306 <__gesf2+0x2e>
 800033a:	e7e6      	b.n	800030a <__gesf2+0x32>
 800033c:	2000      	movs	r0, #0
 800033e:	2d00      	cmp	r5, #0
 8000340:	d0e7      	beq.n	8000312 <__gesf2+0x3a>
 8000342:	e7e2      	b.n	800030a <__gesf2+0x32>
 8000344:	42a2      	cmp	r2, r4
 8000346:	dc05      	bgt.n	8000354 <__gesf2+0x7c>
 8000348:	dbea      	blt.n	8000320 <__gesf2+0x48>
 800034a:	42b5      	cmp	r5, r6
 800034c:	d802      	bhi.n	8000354 <__gesf2+0x7c>
 800034e:	d3e7      	bcc.n	8000320 <__gesf2+0x48>
 8000350:	2000      	movs	r0, #0
 8000352:	e7de      	b.n	8000312 <__gesf2+0x3a>
 8000354:	4243      	negs	r3, r0
 8000356:	4158      	adcs	r0, r3
 8000358:	0040      	lsls	r0, r0, #1
 800035a:	3801      	subs	r0, #1
 800035c:	e7d9      	b.n	8000312 <__gesf2+0x3a>
 800035e:	2002      	movs	r0, #2
 8000360:	4240      	negs	r0, r0
 8000362:	e7d6      	b.n	8000312 <__gesf2+0x3a>

08000364 <__lesf2>:
 8000364:	b570      	push	{r4, r5, r6, lr}
 8000366:	0042      	lsls	r2, r0, #1
 8000368:	0245      	lsls	r5, r0, #9
 800036a:	024e      	lsls	r6, r1, #9
 800036c:	004c      	lsls	r4, r1, #1
 800036e:	0fc3      	lsrs	r3, r0, #31
 8000370:	0a6d      	lsrs	r5, r5, #9
 8000372:	0e12      	lsrs	r2, r2, #24
 8000374:	0a76      	lsrs	r6, r6, #9
 8000376:	0e24      	lsrs	r4, r4, #24
 8000378:	0fc8      	lsrs	r0, r1, #31
 800037a:	2aff      	cmp	r2, #255	; 0xff
 800037c:	d00b      	beq.n	8000396 <__lesf2+0x32>
 800037e:	2cff      	cmp	r4, #255	; 0xff
 8000380:	d00d      	beq.n	800039e <__lesf2+0x3a>
 8000382:	2a00      	cmp	r2, #0
 8000384:	d11f      	bne.n	80003c6 <__lesf2+0x62>
 8000386:	2c00      	cmp	r4, #0
 8000388:	d116      	bne.n	80003b8 <__lesf2+0x54>
 800038a:	2e00      	cmp	r6, #0
 800038c:	d114      	bne.n	80003b8 <__lesf2+0x54>
 800038e:	2000      	movs	r0, #0
 8000390:	2d00      	cmp	r5, #0
 8000392:	d010      	beq.n	80003b6 <__lesf2+0x52>
 8000394:	e009      	b.n	80003aa <__lesf2+0x46>
 8000396:	2d00      	cmp	r5, #0
 8000398:	d10c      	bne.n	80003b4 <__lesf2+0x50>
 800039a:	2cff      	cmp	r4, #255	; 0xff
 800039c:	d113      	bne.n	80003c6 <__lesf2+0x62>
 800039e:	2e00      	cmp	r6, #0
 80003a0:	d108      	bne.n	80003b4 <__lesf2+0x50>
 80003a2:	2a00      	cmp	r2, #0
 80003a4:	d008      	beq.n	80003b8 <__lesf2+0x54>
 80003a6:	4283      	cmp	r3, r0
 80003a8:	d012      	beq.n	80003d0 <__lesf2+0x6c>
 80003aa:	2102      	movs	r1, #2
 80003ac:	1e58      	subs	r0, r3, #1
 80003ae:	4008      	ands	r0, r1
 80003b0:	3801      	subs	r0, #1
 80003b2:	e000      	b.n	80003b6 <__lesf2+0x52>
 80003b4:	2002      	movs	r0, #2
 80003b6:	bd70      	pop	{r4, r5, r6, pc}
 80003b8:	2d00      	cmp	r5, #0
 80003ba:	d1f4      	bne.n	80003a6 <__lesf2+0x42>
 80003bc:	2800      	cmp	r0, #0
 80003be:	d1fa      	bne.n	80003b6 <__lesf2+0x52>
 80003c0:	2001      	movs	r0, #1
 80003c2:	4240      	negs	r0, r0
 80003c4:	e7f7      	b.n	80003b6 <__lesf2+0x52>
 80003c6:	2c00      	cmp	r4, #0
 80003c8:	d1ed      	bne.n	80003a6 <__lesf2+0x42>
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	d1eb      	bne.n	80003a6 <__lesf2+0x42>
 80003ce:	e7ec      	b.n	80003aa <__lesf2+0x46>
 80003d0:	42a2      	cmp	r2, r4
 80003d2:	dc05      	bgt.n	80003e0 <__lesf2+0x7c>
 80003d4:	dbf2      	blt.n	80003bc <__lesf2+0x58>
 80003d6:	42b5      	cmp	r5, r6
 80003d8:	d802      	bhi.n	80003e0 <__lesf2+0x7c>
 80003da:	d3ef      	bcc.n	80003bc <__lesf2+0x58>
 80003dc:	2000      	movs	r0, #0
 80003de:	e7ea      	b.n	80003b6 <__lesf2+0x52>
 80003e0:	4243      	negs	r3, r0
 80003e2:	4158      	adcs	r0, r3
 80003e4:	0040      	lsls	r0, r0, #1
 80003e6:	3801      	subs	r0, #1
 80003e8:	e7e5      	b.n	80003b6 <__lesf2+0x52>
 80003ea:	46c0      	nop			; (mov r8, r8)

080003ec <__aeabi_i2f>:
 80003ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003ee:	2800      	cmp	r0, #0
 80003f0:	d013      	beq.n	800041a <__aeabi_i2f+0x2e>
 80003f2:	17c3      	asrs	r3, r0, #31
 80003f4:	18c6      	adds	r6, r0, r3
 80003f6:	405e      	eors	r6, r3
 80003f8:	0fc4      	lsrs	r4, r0, #31
 80003fa:	0030      	movs	r0, r6
 80003fc:	f000 fb16 	bl	8000a2c <__clzsi2>
 8000400:	239e      	movs	r3, #158	; 0x9e
 8000402:	0005      	movs	r5, r0
 8000404:	1a1b      	subs	r3, r3, r0
 8000406:	2b96      	cmp	r3, #150	; 0x96
 8000408:	dc0f      	bgt.n	800042a <__aeabi_i2f+0x3e>
 800040a:	2808      	cmp	r0, #8
 800040c:	dd01      	ble.n	8000412 <__aeabi_i2f+0x26>
 800040e:	3d08      	subs	r5, #8
 8000410:	40ae      	lsls	r6, r5
 8000412:	0276      	lsls	r6, r6, #9
 8000414:	0a76      	lsrs	r6, r6, #9
 8000416:	b2d8      	uxtb	r0, r3
 8000418:	e002      	b.n	8000420 <__aeabi_i2f+0x34>
 800041a:	2400      	movs	r4, #0
 800041c:	2000      	movs	r0, #0
 800041e:	2600      	movs	r6, #0
 8000420:	05c0      	lsls	r0, r0, #23
 8000422:	4330      	orrs	r0, r6
 8000424:	07e4      	lsls	r4, r4, #31
 8000426:	4320      	orrs	r0, r4
 8000428:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800042a:	2b99      	cmp	r3, #153	; 0x99
 800042c:	dd0c      	ble.n	8000448 <__aeabi_i2f+0x5c>
 800042e:	2205      	movs	r2, #5
 8000430:	0031      	movs	r1, r6
 8000432:	1a12      	subs	r2, r2, r0
 8000434:	40d1      	lsrs	r1, r2
 8000436:	000a      	movs	r2, r1
 8000438:	0001      	movs	r1, r0
 800043a:	0030      	movs	r0, r6
 800043c:	311b      	adds	r1, #27
 800043e:	4088      	lsls	r0, r1
 8000440:	1e41      	subs	r1, r0, #1
 8000442:	4188      	sbcs	r0, r1
 8000444:	4302      	orrs	r2, r0
 8000446:	0016      	movs	r6, r2
 8000448:	2d05      	cmp	r5, #5
 800044a:	dc12      	bgt.n	8000472 <__aeabi_i2f+0x86>
 800044c:	0031      	movs	r1, r6
 800044e:	4f0d      	ldr	r7, [pc, #52]	; (8000484 <__aeabi_i2f+0x98>)
 8000450:	4039      	ands	r1, r7
 8000452:	0772      	lsls	r2, r6, #29
 8000454:	d009      	beq.n	800046a <__aeabi_i2f+0x7e>
 8000456:	200f      	movs	r0, #15
 8000458:	4030      	ands	r0, r6
 800045a:	2804      	cmp	r0, #4
 800045c:	d005      	beq.n	800046a <__aeabi_i2f+0x7e>
 800045e:	3104      	adds	r1, #4
 8000460:	014a      	lsls	r2, r1, #5
 8000462:	d502      	bpl.n	800046a <__aeabi_i2f+0x7e>
 8000464:	239f      	movs	r3, #159	; 0x9f
 8000466:	4039      	ands	r1, r7
 8000468:	1b5b      	subs	r3, r3, r5
 800046a:	0189      	lsls	r1, r1, #6
 800046c:	0a4e      	lsrs	r6, r1, #9
 800046e:	b2d8      	uxtb	r0, r3
 8000470:	e7d6      	b.n	8000420 <__aeabi_i2f+0x34>
 8000472:	1f6a      	subs	r2, r5, #5
 8000474:	4096      	lsls	r6, r2
 8000476:	0031      	movs	r1, r6
 8000478:	4f02      	ldr	r7, [pc, #8]	; (8000484 <__aeabi_i2f+0x98>)
 800047a:	4039      	ands	r1, r7
 800047c:	0772      	lsls	r2, r6, #29
 800047e:	d0f4      	beq.n	800046a <__aeabi_i2f+0x7e>
 8000480:	e7e9      	b.n	8000456 <__aeabi_i2f+0x6a>
 8000482:	46c0      	nop			; (mov r8, r8)
 8000484:	fbffffff 	.word	0xfbffffff

08000488 <__aeabi_dmul>:
 8000488:	b5f0      	push	{r4, r5, r6, r7, lr}
 800048a:	4657      	mov	r7, sl
 800048c:	464e      	mov	r6, r9
 800048e:	4645      	mov	r5, r8
 8000490:	46de      	mov	lr, fp
 8000492:	b5e0      	push	{r5, r6, r7, lr}
 8000494:	4698      	mov	r8, r3
 8000496:	030c      	lsls	r4, r1, #12
 8000498:	004b      	lsls	r3, r1, #1
 800049a:	0006      	movs	r6, r0
 800049c:	4692      	mov	sl, r2
 800049e:	b087      	sub	sp, #28
 80004a0:	0b24      	lsrs	r4, r4, #12
 80004a2:	0d5b      	lsrs	r3, r3, #21
 80004a4:	0fcf      	lsrs	r7, r1, #31
 80004a6:	2b00      	cmp	r3, #0
 80004a8:	d100      	bne.n	80004ac <__aeabi_dmul+0x24>
 80004aa:	e15c      	b.n	8000766 <__aeabi_dmul+0x2de>
 80004ac:	4ad9      	ldr	r2, [pc, #868]	; (8000814 <__aeabi_dmul+0x38c>)
 80004ae:	4293      	cmp	r3, r2
 80004b0:	d100      	bne.n	80004b4 <__aeabi_dmul+0x2c>
 80004b2:	e175      	b.n	80007a0 <__aeabi_dmul+0x318>
 80004b4:	0f42      	lsrs	r2, r0, #29
 80004b6:	00e4      	lsls	r4, r4, #3
 80004b8:	4314      	orrs	r4, r2
 80004ba:	2280      	movs	r2, #128	; 0x80
 80004bc:	0412      	lsls	r2, r2, #16
 80004be:	4314      	orrs	r4, r2
 80004c0:	4ad5      	ldr	r2, [pc, #852]	; (8000818 <__aeabi_dmul+0x390>)
 80004c2:	00c5      	lsls	r5, r0, #3
 80004c4:	4694      	mov	ip, r2
 80004c6:	4463      	add	r3, ip
 80004c8:	9300      	str	r3, [sp, #0]
 80004ca:	2300      	movs	r3, #0
 80004cc:	4699      	mov	r9, r3
 80004ce:	469b      	mov	fp, r3
 80004d0:	4643      	mov	r3, r8
 80004d2:	4642      	mov	r2, r8
 80004d4:	031e      	lsls	r6, r3, #12
 80004d6:	0fd2      	lsrs	r2, r2, #31
 80004d8:	005b      	lsls	r3, r3, #1
 80004da:	4650      	mov	r0, sl
 80004dc:	4690      	mov	r8, r2
 80004de:	0b36      	lsrs	r6, r6, #12
 80004e0:	0d5b      	lsrs	r3, r3, #21
 80004e2:	d100      	bne.n	80004e6 <__aeabi_dmul+0x5e>
 80004e4:	e120      	b.n	8000728 <__aeabi_dmul+0x2a0>
 80004e6:	4acb      	ldr	r2, [pc, #812]	; (8000814 <__aeabi_dmul+0x38c>)
 80004e8:	4293      	cmp	r3, r2
 80004ea:	d100      	bne.n	80004ee <__aeabi_dmul+0x66>
 80004ec:	e162      	b.n	80007b4 <__aeabi_dmul+0x32c>
 80004ee:	49ca      	ldr	r1, [pc, #808]	; (8000818 <__aeabi_dmul+0x390>)
 80004f0:	0f42      	lsrs	r2, r0, #29
 80004f2:	468c      	mov	ip, r1
 80004f4:	9900      	ldr	r1, [sp, #0]
 80004f6:	4463      	add	r3, ip
 80004f8:	00f6      	lsls	r6, r6, #3
 80004fa:	468c      	mov	ip, r1
 80004fc:	4316      	orrs	r6, r2
 80004fe:	2280      	movs	r2, #128	; 0x80
 8000500:	449c      	add	ip, r3
 8000502:	0412      	lsls	r2, r2, #16
 8000504:	4663      	mov	r3, ip
 8000506:	4316      	orrs	r6, r2
 8000508:	00c2      	lsls	r2, r0, #3
 800050a:	2000      	movs	r0, #0
 800050c:	9300      	str	r3, [sp, #0]
 800050e:	9900      	ldr	r1, [sp, #0]
 8000510:	4643      	mov	r3, r8
 8000512:	3101      	adds	r1, #1
 8000514:	468c      	mov	ip, r1
 8000516:	4649      	mov	r1, r9
 8000518:	407b      	eors	r3, r7
 800051a:	9301      	str	r3, [sp, #4]
 800051c:	290f      	cmp	r1, #15
 800051e:	d826      	bhi.n	800056e <__aeabi_dmul+0xe6>
 8000520:	4bbe      	ldr	r3, [pc, #760]	; (800081c <__aeabi_dmul+0x394>)
 8000522:	0089      	lsls	r1, r1, #2
 8000524:	5859      	ldr	r1, [r3, r1]
 8000526:	468f      	mov	pc, r1
 8000528:	4643      	mov	r3, r8
 800052a:	9301      	str	r3, [sp, #4]
 800052c:	0034      	movs	r4, r6
 800052e:	0015      	movs	r5, r2
 8000530:	4683      	mov	fp, r0
 8000532:	465b      	mov	r3, fp
 8000534:	2b02      	cmp	r3, #2
 8000536:	d016      	beq.n	8000566 <__aeabi_dmul+0xde>
 8000538:	2b03      	cmp	r3, #3
 800053a:	d100      	bne.n	800053e <__aeabi_dmul+0xb6>
 800053c:	e203      	b.n	8000946 <__aeabi_dmul+0x4be>
 800053e:	2b01      	cmp	r3, #1
 8000540:	d000      	beq.n	8000544 <__aeabi_dmul+0xbc>
 8000542:	e0cd      	b.n	80006e0 <__aeabi_dmul+0x258>
 8000544:	2200      	movs	r2, #0
 8000546:	2400      	movs	r4, #0
 8000548:	2500      	movs	r5, #0
 800054a:	9b01      	ldr	r3, [sp, #4]
 800054c:	0512      	lsls	r2, r2, #20
 800054e:	4322      	orrs	r2, r4
 8000550:	07db      	lsls	r3, r3, #31
 8000552:	431a      	orrs	r2, r3
 8000554:	0028      	movs	r0, r5
 8000556:	0011      	movs	r1, r2
 8000558:	b007      	add	sp, #28
 800055a:	bcf0      	pop	{r4, r5, r6, r7}
 800055c:	46bb      	mov	fp, r7
 800055e:	46b2      	mov	sl, r6
 8000560:	46a9      	mov	r9, r5
 8000562:	46a0      	mov	r8, r4
 8000564:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000566:	2400      	movs	r4, #0
 8000568:	2500      	movs	r5, #0
 800056a:	4aaa      	ldr	r2, [pc, #680]	; (8000814 <__aeabi_dmul+0x38c>)
 800056c:	e7ed      	b.n	800054a <__aeabi_dmul+0xc2>
 800056e:	0c28      	lsrs	r0, r5, #16
 8000570:	042d      	lsls	r5, r5, #16
 8000572:	0c2d      	lsrs	r5, r5, #16
 8000574:	002b      	movs	r3, r5
 8000576:	0c11      	lsrs	r1, r2, #16
 8000578:	0412      	lsls	r2, r2, #16
 800057a:	0c12      	lsrs	r2, r2, #16
 800057c:	4353      	muls	r3, r2
 800057e:	4698      	mov	r8, r3
 8000580:	0013      	movs	r3, r2
 8000582:	002f      	movs	r7, r5
 8000584:	4343      	muls	r3, r0
 8000586:	4699      	mov	r9, r3
 8000588:	434f      	muls	r7, r1
 800058a:	444f      	add	r7, r9
 800058c:	46bb      	mov	fp, r7
 800058e:	4647      	mov	r7, r8
 8000590:	000b      	movs	r3, r1
 8000592:	0c3f      	lsrs	r7, r7, #16
 8000594:	46ba      	mov	sl, r7
 8000596:	4343      	muls	r3, r0
 8000598:	44da      	add	sl, fp
 800059a:	9302      	str	r3, [sp, #8]
 800059c:	45d1      	cmp	r9, sl
 800059e:	d904      	bls.n	80005aa <__aeabi_dmul+0x122>
 80005a0:	2780      	movs	r7, #128	; 0x80
 80005a2:	027f      	lsls	r7, r7, #9
 80005a4:	46b9      	mov	r9, r7
 80005a6:	444b      	add	r3, r9
 80005a8:	9302      	str	r3, [sp, #8]
 80005aa:	4653      	mov	r3, sl
 80005ac:	0c1b      	lsrs	r3, r3, #16
 80005ae:	469b      	mov	fp, r3
 80005b0:	4653      	mov	r3, sl
 80005b2:	041f      	lsls	r7, r3, #16
 80005b4:	4643      	mov	r3, r8
 80005b6:	041b      	lsls	r3, r3, #16
 80005b8:	0c1b      	lsrs	r3, r3, #16
 80005ba:	4698      	mov	r8, r3
 80005bc:	003b      	movs	r3, r7
 80005be:	4443      	add	r3, r8
 80005c0:	9304      	str	r3, [sp, #16]
 80005c2:	0c33      	lsrs	r3, r6, #16
 80005c4:	0436      	lsls	r6, r6, #16
 80005c6:	0c36      	lsrs	r6, r6, #16
 80005c8:	4698      	mov	r8, r3
 80005ca:	0033      	movs	r3, r6
 80005cc:	4343      	muls	r3, r0
 80005ce:	4699      	mov	r9, r3
 80005d0:	4643      	mov	r3, r8
 80005d2:	4343      	muls	r3, r0
 80005d4:	002f      	movs	r7, r5
 80005d6:	469a      	mov	sl, r3
 80005d8:	4643      	mov	r3, r8
 80005da:	4377      	muls	r7, r6
 80005dc:	435d      	muls	r5, r3
 80005de:	0c38      	lsrs	r0, r7, #16
 80005e0:	444d      	add	r5, r9
 80005e2:	1945      	adds	r5, r0, r5
 80005e4:	45a9      	cmp	r9, r5
 80005e6:	d903      	bls.n	80005f0 <__aeabi_dmul+0x168>
 80005e8:	2380      	movs	r3, #128	; 0x80
 80005ea:	025b      	lsls	r3, r3, #9
 80005ec:	4699      	mov	r9, r3
 80005ee:	44ca      	add	sl, r9
 80005f0:	043f      	lsls	r7, r7, #16
 80005f2:	0c28      	lsrs	r0, r5, #16
 80005f4:	0c3f      	lsrs	r7, r7, #16
 80005f6:	042d      	lsls	r5, r5, #16
 80005f8:	19ed      	adds	r5, r5, r7
 80005fa:	0c27      	lsrs	r7, r4, #16
 80005fc:	0424      	lsls	r4, r4, #16
 80005fe:	0c24      	lsrs	r4, r4, #16
 8000600:	0003      	movs	r3, r0
 8000602:	0020      	movs	r0, r4
 8000604:	4350      	muls	r0, r2
 8000606:	437a      	muls	r2, r7
 8000608:	4691      	mov	r9, r2
 800060a:	003a      	movs	r2, r7
 800060c:	4453      	add	r3, sl
 800060e:	9305      	str	r3, [sp, #20]
 8000610:	0c03      	lsrs	r3, r0, #16
 8000612:	469a      	mov	sl, r3
 8000614:	434a      	muls	r2, r1
 8000616:	4361      	muls	r1, r4
 8000618:	4449      	add	r1, r9
 800061a:	4451      	add	r1, sl
 800061c:	44ab      	add	fp, r5
 800061e:	4589      	cmp	r9, r1
 8000620:	d903      	bls.n	800062a <__aeabi_dmul+0x1a2>
 8000622:	2380      	movs	r3, #128	; 0x80
 8000624:	025b      	lsls	r3, r3, #9
 8000626:	4699      	mov	r9, r3
 8000628:	444a      	add	r2, r9
 800062a:	0400      	lsls	r0, r0, #16
 800062c:	0c0b      	lsrs	r3, r1, #16
 800062e:	0c00      	lsrs	r0, r0, #16
 8000630:	0409      	lsls	r1, r1, #16
 8000632:	1809      	adds	r1, r1, r0
 8000634:	0020      	movs	r0, r4
 8000636:	4699      	mov	r9, r3
 8000638:	4643      	mov	r3, r8
 800063a:	4370      	muls	r0, r6
 800063c:	435c      	muls	r4, r3
 800063e:	437e      	muls	r6, r7
 8000640:	435f      	muls	r7, r3
 8000642:	0c03      	lsrs	r3, r0, #16
 8000644:	4698      	mov	r8, r3
 8000646:	19a4      	adds	r4, r4, r6
 8000648:	4444      	add	r4, r8
 800064a:	444a      	add	r2, r9
 800064c:	9703      	str	r7, [sp, #12]
 800064e:	42a6      	cmp	r6, r4
 8000650:	d904      	bls.n	800065c <__aeabi_dmul+0x1d4>
 8000652:	2380      	movs	r3, #128	; 0x80
 8000654:	025b      	lsls	r3, r3, #9
 8000656:	4698      	mov	r8, r3
 8000658:	4447      	add	r7, r8
 800065a:	9703      	str	r7, [sp, #12]
 800065c:	0423      	lsls	r3, r4, #16
 800065e:	9e02      	ldr	r6, [sp, #8]
 8000660:	469a      	mov	sl, r3
 8000662:	9b05      	ldr	r3, [sp, #20]
 8000664:	445e      	add	r6, fp
 8000666:	4698      	mov	r8, r3
 8000668:	42ae      	cmp	r6, r5
 800066a:	41ad      	sbcs	r5, r5
 800066c:	1876      	adds	r6, r6, r1
 800066e:	428e      	cmp	r6, r1
 8000670:	4189      	sbcs	r1, r1
 8000672:	0400      	lsls	r0, r0, #16
 8000674:	0c00      	lsrs	r0, r0, #16
 8000676:	4450      	add	r0, sl
 8000678:	4440      	add	r0, r8
 800067a:	426d      	negs	r5, r5
 800067c:	1947      	adds	r7, r0, r5
 800067e:	46b8      	mov	r8, r7
 8000680:	4693      	mov	fp, r2
 8000682:	4249      	negs	r1, r1
 8000684:	4689      	mov	r9, r1
 8000686:	44c3      	add	fp, r8
 8000688:	44d9      	add	r9, fp
 800068a:	4298      	cmp	r0, r3
 800068c:	4180      	sbcs	r0, r0
 800068e:	45a8      	cmp	r8, r5
 8000690:	41ad      	sbcs	r5, r5
 8000692:	4593      	cmp	fp, r2
 8000694:	4192      	sbcs	r2, r2
 8000696:	4589      	cmp	r9, r1
 8000698:	4189      	sbcs	r1, r1
 800069a:	426d      	negs	r5, r5
 800069c:	4240      	negs	r0, r0
 800069e:	4328      	orrs	r0, r5
 80006a0:	0c24      	lsrs	r4, r4, #16
 80006a2:	4252      	negs	r2, r2
 80006a4:	4249      	negs	r1, r1
 80006a6:	430a      	orrs	r2, r1
 80006a8:	9b03      	ldr	r3, [sp, #12]
 80006aa:	1900      	adds	r0, r0, r4
 80006ac:	1880      	adds	r0, r0, r2
 80006ae:	18c7      	adds	r7, r0, r3
 80006b0:	464b      	mov	r3, r9
 80006b2:	0ddc      	lsrs	r4, r3, #23
 80006b4:	9b04      	ldr	r3, [sp, #16]
 80006b6:	0275      	lsls	r5, r6, #9
 80006b8:	431d      	orrs	r5, r3
 80006ba:	1e6a      	subs	r2, r5, #1
 80006bc:	4195      	sbcs	r5, r2
 80006be:	464b      	mov	r3, r9
 80006c0:	0df6      	lsrs	r6, r6, #23
 80006c2:	027f      	lsls	r7, r7, #9
 80006c4:	4335      	orrs	r5, r6
 80006c6:	025a      	lsls	r2, r3, #9
 80006c8:	433c      	orrs	r4, r7
 80006ca:	4315      	orrs	r5, r2
 80006cc:	01fb      	lsls	r3, r7, #7
 80006ce:	d400      	bmi.n	80006d2 <__aeabi_dmul+0x24a>
 80006d0:	e11c      	b.n	800090c <__aeabi_dmul+0x484>
 80006d2:	2101      	movs	r1, #1
 80006d4:	086a      	lsrs	r2, r5, #1
 80006d6:	400d      	ands	r5, r1
 80006d8:	4315      	orrs	r5, r2
 80006da:	07e2      	lsls	r2, r4, #31
 80006dc:	4315      	orrs	r5, r2
 80006de:	0864      	lsrs	r4, r4, #1
 80006e0:	494f      	ldr	r1, [pc, #316]	; (8000820 <__aeabi_dmul+0x398>)
 80006e2:	4461      	add	r1, ip
 80006e4:	2900      	cmp	r1, #0
 80006e6:	dc00      	bgt.n	80006ea <__aeabi_dmul+0x262>
 80006e8:	e0b0      	b.n	800084c <__aeabi_dmul+0x3c4>
 80006ea:	076b      	lsls	r3, r5, #29
 80006ec:	d009      	beq.n	8000702 <__aeabi_dmul+0x27a>
 80006ee:	220f      	movs	r2, #15
 80006f0:	402a      	ands	r2, r5
 80006f2:	2a04      	cmp	r2, #4
 80006f4:	d005      	beq.n	8000702 <__aeabi_dmul+0x27a>
 80006f6:	1d2a      	adds	r2, r5, #4
 80006f8:	42aa      	cmp	r2, r5
 80006fa:	41ad      	sbcs	r5, r5
 80006fc:	426d      	negs	r5, r5
 80006fe:	1964      	adds	r4, r4, r5
 8000700:	0015      	movs	r5, r2
 8000702:	01e3      	lsls	r3, r4, #7
 8000704:	d504      	bpl.n	8000710 <__aeabi_dmul+0x288>
 8000706:	2180      	movs	r1, #128	; 0x80
 8000708:	4a46      	ldr	r2, [pc, #280]	; (8000824 <__aeabi_dmul+0x39c>)
 800070a:	00c9      	lsls	r1, r1, #3
 800070c:	4014      	ands	r4, r2
 800070e:	4461      	add	r1, ip
 8000710:	4a45      	ldr	r2, [pc, #276]	; (8000828 <__aeabi_dmul+0x3a0>)
 8000712:	4291      	cmp	r1, r2
 8000714:	dd00      	ble.n	8000718 <__aeabi_dmul+0x290>
 8000716:	e726      	b.n	8000566 <__aeabi_dmul+0xde>
 8000718:	0762      	lsls	r2, r4, #29
 800071a:	08ed      	lsrs	r5, r5, #3
 800071c:	0264      	lsls	r4, r4, #9
 800071e:	0549      	lsls	r1, r1, #21
 8000720:	4315      	orrs	r5, r2
 8000722:	0b24      	lsrs	r4, r4, #12
 8000724:	0d4a      	lsrs	r2, r1, #21
 8000726:	e710      	b.n	800054a <__aeabi_dmul+0xc2>
 8000728:	4652      	mov	r2, sl
 800072a:	4332      	orrs	r2, r6
 800072c:	d100      	bne.n	8000730 <__aeabi_dmul+0x2a8>
 800072e:	e07f      	b.n	8000830 <__aeabi_dmul+0x3a8>
 8000730:	2e00      	cmp	r6, #0
 8000732:	d100      	bne.n	8000736 <__aeabi_dmul+0x2ae>
 8000734:	e0dc      	b.n	80008f0 <__aeabi_dmul+0x468>
 8000736:	0030      	movs	r0, r6
 8000738:	f000 f978 	bl	8000a2c <__clzsi2>
 800073c:	0002      	movs	r2, r0
 800073e:	3a0b      	subs	r2, #11
 8000740:	231d      	movs	r3, #29
 8000742:	0001      	movs	r1, r0
 8000744:	1a9b      	subs	r3, r3, r2
 8000746:	4652      	mov	r2, sl
 8000748:	3908      	subs	r1, #8
 800074a:	40da      	lsrs	r2, r3
 800074c:	408e      	lsls	r6, r1
 800074e:	4316      	orrs	r6, r2
 8000750:	4652      	mov	r2, sl
 8000752:	408a      	lsls	r2, r1
 8000754:	9b00      	ldr	r3, [sp, #0]
 8000756:	4935      	ldr	r1, [pc, #212]	; (800082c <__aeabi_dmul+0x3a4>)
 8000758:	1a18      	subs	r0, r3, r0
 800075a:	0003      	movs	r3, r0
 800075c:	468c      	mov	ip, r1
 800075e:	4463      	add	r3, ip
 8000760:	2000      	movs	r0, #0
 8000762:	9300      	str	r3, [sp, #0]
 8000764:	e6d3      	b.n	800050e <__aeabi_dmul+0x86>
 8000766:	0025      	movs	r5, r4
 8000768:	4305      	orrs	r5, r0
 800076a:	d04a      	beq.n	8000802 <__aeabi_dmul+0x37a>
 800076c:	2c00      	cmp	r4, #0
 800076e:	d100      	bne.n	8000772 <__aeabi_dmul+0x2ea>
 8000770:	e0b0      	b.n	80008d4 <__aeabi_dmul+0x44c>
 8000772:	0020      	movs	r0, r4
 8000774:	f000 f95a 	bl	8000a2c <__clzsi2>
 8000778:	0001      	movs	r1, r0
 800077a:	0002      	movs	r2, r0
 800077c:	390b      	subs	r1, #11
 800077e:	231d      	movs	r3, #29
 8000780:	0010      	movs	r0, r2
 8000782:	1a5b      	subs	r3, r3, r1
 8000784:	0031      	movs	r1, r6
 8000786:	0035      	movs	r5, r6
 8000788:	3808      	subs	r0, #8
 800078a:	4084      	lsls	r4, r0
 800078c:	40d9      	lsrs	r1, r3
 800078e:	4085      	lsls	r5, r0
 8000790:	430c      	orrs	r4, r1
 8000792:	4826      	ldr	r0, [pc, #152]	; (800082c <__aeabi_dmul+0x3a4>)
 8000794:	1a83      	subs	r3, r0, r2
 8000796:	9300      	str	r3, [sp, #0]
 8000798:	2300      	movs	r3, #0
 800079a:	4699      	mov	r9, r3
 800079c:	469b      	mov	fp, r3
 800079e:	e697      	b.n	80004d0 <__aeabi_dmul+0x48>
 80007a0:	0005      	movs	r5, r0
 80007a2:	4325      	orrs	r5, r4
 80007a4:	d126      	bne.n	80007f4 <__aeabi_dmul+0x36c>
 80007a6:	2208      	movs	r2, #8
 80007a8:	9300      	str	r3, [sp, #0]
 80007aa:	2302      	movs	r3, #2
 80007ac:	2400      	movs	r4, #0
 80007ae:	4691      	mov	r9, r2
 80007b0:	469b      	mov	fp, r3
 80007b2:	e68d      	b.n	80004d0 <__aeabi_dmul+0x48>
 80007b4:	4652      	mov	r2, sl
 80007b6:	9b00      	ldr	r3, [sp, #0]
 80007b8:	4332      	orrs	r2, r6
 80007ba:	d110      	bne.n	80007de <__aeabi_dmul+0x356>
 80007bc:	4915      	ldr	r1, [pc, #84]	; (8000814 <__aeabi_dmul+0x38c>)
 80007be:	2600      	movs	r6, #0
 80007c0:	468c      	mov	ip, r1
 80007c2:	4463      	add	r3, ip
 80007c4:	4649      	mov	r1, r9
 80007c6:	9300      	str	r3, [sp, #0]
 80007c8:	2302      	movs	r3, #2
 80007ca:	4319      	orrs	r1, r3
 80007cc:	4689      	mov	r9, r1
 80007ce:	2002      	movs	r0, #2
 80007d0:	e69d      	b.n	800050e <__aeabi_dmul+0x86>
 80007d2:	465b      	mov	r3, fp
 80007d4:	9701      	str	r7, [sp, #4]
 80007d6:	2b02      	cmp	r3, #2
 80007d8:	d000      	beq.n	80007dc <__aeabi_dmul+0x354>
 80007da:	e6ad      	b.n	8000538 <__aeabi_dmul+0xb0>
 80007dc:	e6c3      	b.n	8000566 <__aeabi_dmul+0xde>
 80007de:	4a0d      	ldr	r2, [pc, #52]	; (8000814 <__aeabi_dmul+0x38c>)
 80007e0:	2003      	movs	r0, #3
 80007e2:	4694      	mov	ip, r2
 80007e4:	4463      	add	r3, ip
 80007e6:	464a      	mov	r2, r9
 80007e8:	9300      	str	r3, [sp, #0]
 80007ea:	2303      	movs	r3, #3
 80007ec:	431a      	orrs	r2, r3
 80007ee:	4691      	mov	r9, r2
 80007f0:	4652      	mov	r2, sl
 80007f2:	e68c      	b.n	800050e <__aeabi_dmul+0x86>
 80007f4:	220c      	movs	r2, #12
 80007f6:	9300      	str	r3, [sp, #0]
 80007f8:	2303      	movs	r3, #3
 80007fa:	0005      	movs	r5, r0
 80007fc:	4691      	mov	r9, r2
 80007fe:	469b      	mov	fp, r3
 8000800:	e666      	b.n	80004d0 <__aeabi_dmul+0x48>
 8000802:	2304      	movs	r3, #4
 8000804:	4699      	mov	r9, r3
 8000806:	2300      	movs	r3, #0
 8000808:	9300      	str	r3, [sp, #0]
 800080a:	3301      	adds	r3, #1
 800080c:	2400      	movs	r4, #0
 800080e:	469b      	mov	fp, r3
 8000810:	e65e      	b.n	80004d0 <__aeabi_dmul+0x48>
 8000812:	46c0      	nop			; (mov r8, r8)
 8000814:	000007ff 	.word	0x000007ff
 8000818:	fffffc01 	.word	0xfffffc01
 800081c:	08005670 	.word	0x08005670
 8000820:	000003ff 	.word	0x000003ff
 8000824:	feffffff 	.word	0xfeffffff
 8000828:	000007fe 	.word	0x000007fe
 800082c:	fffffc0d 	.word	0xfffffc0d
 8000830:	4649      	mov	r1, r9
 8000832:	2301      	movs	r3, #1
 8000834:	4319      	orrs	r1, r3
 8000836:	4689      	mov	r9, r1
 8000838:	2600      	movs	r6, #0
 800083a:	2001      	movs	r0, #1
 800083c:	e667      	b.n	800050e <__aeabi_dmul+0x86>
 800083e:	2300      	movs	r3, #0
 8000840:	2480      	movs	r4, #128	; 0x80
 8000842:	2500      	movs	r5, #0
 8000844:	4a43      	ldr	r2, [pc, #268]	; (8000954 <__aeabi_dmul+0x4cc>)
 8000846:	9301      	str	r3, [sp, #4]
 8000848:	0324      	lsls	r4, r4, #12
 800084a:	e67e      	b.n	800054a <__aeabi_dmul+0xc2>
 800084c:	2001      	movs	r0, #1
 800084e:	1a40      	subs	r0, r0, r1
 8000850:	2838      	cmp	r0, #56	; 0x38
 8000852:	dd00      	ble.n	8000856 <__aeabi_dmul+0x3ce>
 8000854:	e676      	b.n	8000544 <__aeabi_dmul+0xbc>
 8000856:	281f      	cmp	r0, #31
 8000858:	dd5b      	ble.n	8000912 <__aeabi_dmul+0x48a>
 800085a:	221f      	movs	r2, #31
 800085c:	0023      	movs	r3, r4
 800085e:	4252      	negs	r2, r2
 8000860:	1a51      	subs	r1, r2, r1
 8000862:	40cb      	lsrs	r3, r1
 8000864:	0019      	movs	r1, r3
 8000866:	2820      	cmp	r0, #32
 8000868:	d003      	beq.n	8000872 <__aeabi_dmul+0x3ea>
 800086a:	4a3b      	ldr	r2, [pc, #236]	; (8000958 <__aeabi_dmul+0x4d0>)
 800086c:	4462      	add	r2, ip
 800086e:	4094      	lsls	r4, r2
 8000870:	4325      	orrs	r5, r4
 8000872:	1e6a      	subs	r2, r5, #1
 8000874:	4195      	sbcs	r5, r2
 8000876:	002a      	movs	r2, r5
 8000878:	430a      	orrs	r2, r1
 800087a:	2107      	movs	r1, #7
 800087c:	000d      	movs	r5, r1
 800087e:	2400      	movs	r4, #0
 8000880:	4015      	ands	r5, r2
 8000882:	4211      	tst	r1, r2
 8000884:	d05b      	beq.n	800093e <__aeabi_dmul+0x4b6>
 8000886:	210f      	movs	r1, #15
 8000888:	2400      	movs	r4, #0
 800088a:	4011      	ands	r1, r2
 800088c:	2904      	cmp	r1, #4
 800088e:	d053      	beq.n	8000938 <__aeabi_dmul+0x4b0>
 8000890:	1d11      	adds	r1, r2, #4
 8000892:	4291      	cmp	r1, r2
 8000894:	4192      	sbcs	r2, r2
 8000896:	4252      	negs	r2, r2
 8000898:	18a4      	adds	r4, r4, r2
 800089a:	000a      	movs	r2, r1
 800089c:	0223      	lsls	r3, r4, #8
 800089e:	d54b      	bpl.n	8000938 <__aeabi_dmul+0x4b0>
 80008a0:	2201      	movs	r2, #1
 80008a2:	2400      	movs	r4, #0
 80008a4:	2500      	movs	r5, #0
 80008a6:	e650      	b.n	800054a <__aeabi_dmul+0xc2>
 80008a8:	2380      	movs	r3, #128	; 0x80
 80008aa:	031b      	lsls	r3, r3, #12
 80008ac:	421c      	tst	r4, r3
 80008ae:	d009      	beq.n	80008c4 <__aeabi_dmul+0x43c>
 80008b0:	421e      	tst	r6, r3
 80008b2:	d107      	bne.n	80008c4 <__aeabi_dmul+0x43c>
 80008b4:	4333      	orrs	r3, r6
 80008b6:	031c      	lsls	r4, r3, #12
 80008b8:	4643      	mov	r3, r8
 80008ba:	0015      	movs	r5, r2
 80008bc:	0b24      	lsrs	r4, r4, #12
 80008be:	4a25      	ldr	r2, [pc, #148]	; (8000954 <__aeabi_dmul+0x4cc>)
 80008c0:	9301      	str	r3, [sp, #4]
 80008c2:	e642      	b.n	800054a <__aeabi_dmul+0xc2>
 80008c4:	2280      	movs	r2, #128	; 0x80
 80008c6:	0312      	lsls	r2, r2, #12
 80008c8:	4314      	orrs	r4, r2
 80008ca:	0324      	lsls	r4, r4, #12
 80008cc:	4a21      	ldr	r2, [pc, #132]	; (8000954 <__aeabi_dmul+0x4cc>)
 80008ce:	0b24      	lsrs	r4, r4, #12
 80008d0:	9701      	str	r7, [sp, #4]
 80008d2:	e63a      	b.n	800054a <__aeabi_dmul+0xc2>
 80008d4:	f000 f8aa 	bl	8000a2c <__clzsi2>
 80008d8:	0001      	movs	r1, r0
 80008da:	0002      	movs	r2, r0
 80008dc:	3115      	adds	r1, #21
 80008de:	3220      	adds	r2, #32
 80008e0:	291c      	cmp	r1, #28
 80008e2:	dc00      	bgt.n	80008e6 <__aeabi_dmul+0x45e>
 80008e4:	e74b      	b.n	800077e <__aeabi_dmul+0x2f6>
 80008e6:	0034      	movs	r4, r6
 80008e8:	3808      	subs	r0, #8
 80008ea:	2500      	movs	r5, #0
 80008ec:	4084      	lsls	r4, r0
 80008ee:	e750      	b.n	8000792 <__aeabi_dmul+0x30a>
 80008f0:	f000 f89c 	bl	8000a2c <__clzsi2>
 80008f4:	0003      	movs	r3, r0
 80008f6:	001a      	movs	r2, r3
 80008f8:	3215      	adds	r2, #21
 80008fa:	3020      	adds	r0, #32
 80008fc:	2a1c      	cmp	r2, #28
 80008fe:	dc00      	bgt.n	8000902 <__aeabi_dmul+0x47a>
 8000900:	e71e      	b.n	8000740 <__aeabi_dmul+0x2b8>
 8000902:	4656      	mov	r6, sl
 8000904:	3b08      	subs	r3, #8
 8000906:	2200      	movs	r2, #0
 8000908:	409e      	lsls	r6, r3
 800090a:	e723      	b.n	8000754 <__aeabi_dmul+0x2cc>
 800090c:	9b00      	ldr	r3, [sp, #0]
 800090e:	469c      	mov	ip, r3
 8000910:	e6e6      	b.n	80006e0 <__aeabi_dmul+0x258>
 8000912:	4912      	ldr	r1, [pc, #72]	; (800095c <__aeabi_dmul+0x4d4>)
 8000914:	0022      	movs	r2, r4
 8000916:	4461      	add	r1, ip
 8000918:	002e      	movs	r6, r5
 800091a:	408d      	lsls	r5, r1
 800091c:	408a      	lsls	r2, r1
 800091e:	40c6      	lsrs	r6, r0
 8000920:	1e69      	subs	r1, r5, #1
 8000922:	418d      	sbcs	r5, r1
 8000924:	4332      	orrs	r2, r6
 8000926:	432a      	orrs	r2, r5
 8000928:	40c4      	lsrs	r4, r0
 800092a:	0753      	lsls	r3, r2, #29
 800092c:	d0b6      	beq.n	800089c <__aeabi_dmul+0x414>
 800092e:	210f      	movs	r1, #15
 8000930:	4011      	ands	r1, r2
 8000932:	2904      	cmp	r1, #4
 8000934:	d1ac      	bne.n	8000890 <__aeabi_dmul+0x408>
 8000936:	e7b1      	b.n	800089c <__aeabi_dmul+0x414>
 8000938:	0765      	lsls	r5, r4, #29
 800093a:	0264      	lsls	r4, r4, #9
 800093c:	0b24      	lsrs	r4, r4, #12
 800093e:	08d2      	lsrs	r2, r2, #3
 8000940:	4315      	orrs	r5, r2
 8000942:	2200      	movs	r2, #0
 8000944:	e601      	b.n	800054a <__aeabi_dmul+0xc2>
 8000946:	2280      	movs	r2, #128	; 0x80
 8000948:	0312      	lsls	r2, r2, #12
 800094a:	4314      	orrs	r4, r2
 800094c:	0324      	lsls	r4, r4, #12
 800094e:	4a01      	ldr	r2, [pc, #4]	; (8000954 <__aeabi_dmul+0x4cc>)
 8000950:	0b24      	lsrs	r4, r4, #12
 8000952:	e5fa      	b.n	800054a <__aeabi_dmul+0xc2>
 8000954:	000007ff 	.word	0x000007ff
 8000958:	0000043e 	.word	0x0000043e
 800095c:	0000041e 	.word	0x0000041e

08000960 <__aeabi_d2iz>:
 8000960:	000a      	movs	r2, r1
 8000962:	b530      	push	{r4, r5, lr}
 8000964:	4c13      	ldr	r4, [pc, #76]	; (80009b4 <__aeabi_d2iz+0x54>)
 8000966:	0053      	lsls	r3, r2, #1
 8000968:	0309      	lsls	r1, r1, #12
 800096a:	0005      	movs	r5, r0
 800096c:	0b09      	lsrs	r1, r1, #12
 800096e:	2000      	movs	r0, #0
 8000970:	0d5b      	lsrs	r3, r3, #21
 8000972:	0fd2      	lsrs	r2, r2, #31
 8000974:	42a3      	cmp	r3, r4
 8000976:	dd04      	ble.n	8000982 <__aeabi_d2iz+0x22>
 8000978:	480f      	ldr	r0, [pc, #60]	; (80009b8 <__aeabi_d2iz+0x58>)
 800097a:	4283      	cmp	r3, r0
 800097c:	dd02      	ble.n	8000984 <__aeabi_d2iz+0x24>
 800097e:	4b0f      	ldr	r3, [pc, #60]	; (80009bc <__aeabi_d2iz+0x5c>)
 8000980:	18d0      	adds	r0, r2, r3
 8000982:	bd30      	pop	{r4, r5, pc}
 8000984:	2080      	movs	r0, #128	; 0x80
 8000986:	0340      	lsls	r0, r0, #13
 8000988:	4301      	orrs	r1, r0
 800098a:	480d      	ldr	r0, [pc, #52]	; (80009c0 <__aeabi_d2iz+0x60>)
 800098c:	1ac0      	subs	r0, r0, r3
 800098e:	281f      	cmp	r0, #31
 8000990:	dd08      	ble.n	80009a4 <__aeabi_d2iz+0x44>
 8000992:	480c      	ldr	r0, [pc, #48]	; (80009c4 <__aeabi_d2iz+0x64>)
 8000994:	1ac3      	subs	r3, r0, r3
 8000996:	40d9      	lsrs	r1, r3
 8000998:	000b      	movs	r3, r1
 800099a:	4258      	negs	r0, r3
 800099c:	2a00      	cmp	r2, #0
 800099e:	d1f0      	bne.n	8000982 <__aeabi_d2iz+0x22>
 80009a0:	0018      	movs	r0, r3
 80009a2:	e7ee      	b.n	8000982 <__aeabi_d2iz+0x22>
 80009a4:	4c08      	ldr	r4, [pc, #32]	; (80009c8 <__aeabi_d2iz+0x68>)
 80009a6:	40c5      	lsrs	r5, r0
 80009a8:	46a4      	mov	ip, r4
 80009aa:	4463      	add	r3, ip
 80009ac:	4099      	lsls	r1, r3
 80009ae:	000b      	movs	r3, r1
 80009b0:	432b      	orrs	r3, r5
 80009b2:	e7f2      	b.n	800099a <__aeabi_d2iz+0x3a>
 80009b4:	000003fe 	.word	0x000003fe
 80009b8:	0000041d 	.word	0x0000041d
 80009bc:	7fffffff 	.word	0x7fffffff
 80009c0:	00000433 	.word	0x00000433
 80009c4:	00000413 	.word	0x00000413
 80009c8:	fffffbed 	.word	0xfffffbed

080009cc <__aeabi_i2d>:
 80009cc:	b570      	push	{r4, r5, r6, lr}
 80009ce:	2800      	cmp	r0, #0
 80009d0:	d016      	beq.n	8000a00 <__aeabi_i2d+0x34>
 80009d2:	17c3      	asrs	r3, r0, #31
 80009d4:	18c5      	adds	r5, r0, r3
 80009d6:	405d      	eors	r5, r3
 80009d8:	0fc4      	lsrs	r4, r0, #31
 80009da:	0028      	movs	r0, r5
 80009dc:	f000 f826 	bl	8000a2c <__clzsi2>
 80009e0:	4a11      	ldr	r2, [pc, #68]	; (8000a28 <__aeabi_i2d+0x5c>)
 80009e2:	1a12      	subs	r2, r2, r0
 80009e4:	280a      	cmp	r0, #10
 80009e6:	dc16      	bgt.n	8000a16 <__aeabi_i2d+0x4a>
 80009e8:	0003      	movs	r3, r0
 80009ea:	002e      	movs	r6, r5
 80009ec:	3315      	adds	r3, #21
 80009ee:	409e      	lsls	r6, r3
 80009f0:	230b      	movs	r3, #11
 80009f2:	1a18      	subs	r0, r3, r0
 80009f4:	40c5      	lsrs	r5, r0
 80009f6:	0552      	lsls	r2, r2, #21
 80009f8:	032d      	lsls	r5, r5, #12
 80009fa:	0b2d      	lsrs	r5, r5, #12
 80009fc:	0d53      	lsrs	r3, r2, #21
 80009fe:	e003      	b.n	8000a08 <__aeabi_i2d+0x3c>
 8000a00:	2400      	movs	r4, #0
 8000a02:	2300      	movs	r3, #0
 8000a04:	2500      	movs	r5, #0
 8000a06:	2600      	movs	r6, #0
 8000a08:	051b      	lsls	r3, r3, #20
 8000a0a:	432b      	orrs	r3, r5
 8000a0c:	07e4      	lsls	r4, r4, #31
 8000a0e:	4323      	orrs	r3, r4
 8000a10:	0030      	movs	r0, r6
 8000a12:	0019      	movs	r1, r3
 8000a14:	bd70      	pop	{r4, r5, r6, pc}
 8000a16:	380b      	subs	r0, #11
 8000a18:	4085      	lsls	r5, r0
 8000a1a:	0552      	lsls	r2, r2, #21
 8000a1c:	032d      	lsls	r5, r5, #12
 8000a1e:	2600      	movs	r6, #0
 8000a20:	0b2d      	lsrs	r5, r5, #12
 8000a22:	0d53      	lsrs	r3, r2, #21
 8000a24:	e7f0      	b.n	8000a08 <__aeabi_i2d+0x3c>
 8000a26:	46c0      	nop			; (mov r8, r8)
 8000a28:	0000041e 	.word	0x0000041e

08000a2c <__clzsi2>:
 8000a2c:	211c      	movs	r1, #28
 8000a2e:	2301      	movs	r3, #1
 8000a30:	041b      	lsls	r3, r3, #16
 8000a32:	4298      	cmp	r0, r3
 8000a34:	d301      	bcc.n	8000a3a <__clzsi2+0xe>
 8000a36:	0c00      	lsrs	r0, r0, #16
 8000a38:	3910      	subs	r1, #16
 8000a3a:	0a1b      	lsrs	r3, r3, #8
 8000a3c:	4298      	cmp	r0, r3
 8000a3e:	d301      	bcc.n	8000a44 <__clzsi2+0x18>
 8000a40:	0a00      	lsrs	r0, r0, #8
 8000a42:	3908      	subs	r1, #8
 8000a44:	091b      	lsrs	r3, r3, #4
 8000a46:	4298      	cmp	r0, r3
 8000a48:	d301      	bcc.n	8000a4e <__clzsi2+0x22>
 8000a4a:	0900      	lsrs	r0, r0, #4
 8000a4c:	3904      	subs	r1, #4
 8000a4e:	a202      	add	r2, pc, #8	; (adr r2, 8000a58 <__clzsi2+0x2c>)
 8000a50:	5c10      	ldrb	r0, [r2, r0]
 8000a52:	1840      	adds	r0, r0, r1
 8000a54:	4770      	bx	lr
 8000a56:	46c0      	nop			; (mov r8, r8)
 8000a58:	02020304 	.word	0x02020304
 8000a5c:	01010101 	.word	0x01010101
	...

08000a68 <_ZN3LEDC1EP6WS2812>:
#include "led.h"

LED::LED(WS2812* neopixel){
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b082      	sub	sp, #8
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	6078      	str	r0, [r7, #4]
 8000a70:	6039      	str	r1, [r7, #0]
    NEOPIXEL = neopixel;
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	683a      	ldr	r2, [r7, #0]
 8000a76:	601a      	str	r2, [r3, #0]
}
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	0018      	movs	r0, r3
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	b002      	add	sp, #8
 8000a80:	bd80      	pop	{r7, pc}

08000a82 <_ZN3LED4initEh>:

void LED::init(uint8_t panel_id){
 8000a82:	b580      	push	{r7, lr}
 8000a84:	b082      	sub	sp, #8
 8000a86:	af00      	add	r7, sp, #0
 8000a88:	6078      	str	r0, [r7, #4]
 8000a8a:	000a      	movs	r2, r1
 8000a8c:	1cfb      	adds	r3, r7, #3
 8000a8e:	701a      	strb	r2, [r3, #0]
    NEOPIXEL->clear();
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	0018      	movs	r0, r3
 8000a96:	f000 ff6b 	bl	8001970 <_ZN6WS28125clearEv>
    if	   (panel_id==0){PANEL_START_X = 0; PANEL_START_Z = 0;}
 8000a9a:	1cfb      	adds	r3, r7, #3
 8000a9c:	781b      	ldrb	r3, [r3, #0]
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d106      	bne.n	8000ab0 <_ZN3LED4initEh+0x2e>
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	71da      	strb	r2, [r3, #7]
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	2200      	movs	r2, #0
 8000aac:	721a      	strb	r2, [r3, #8]
    else if(panel_id==5){PANEL_START_X = 16; PANEL_START_Z = 32;}

    else if(panel_id==6){PANEL_START_X = 32; PANEL_START_Z = 0;}
    else if(panel_id==7){PANEL_START_X = 32; PANEL_START_Z = 16;}
    else if(panel_id==8){PANEL_START_X = 32; PANEL_START_Z = 32;}
}
 8000aae:	e056      	b.n	8000b5e <_ZN3LED4initEh+0xdc>
    else if(panel_id==1){PANEL_START_X = 0; PANEL_START_Z = 16;}
 8000ab0:	1cfb      	adds	r3, r7, #3
 8000ab2:	781b      	ldrb	r3, [r3, #0]
 8000ab4:	2b01      	cmp	r3, #1
 8000ab6:	d106      	bne.n	8000ac6 <_ZN3LED4initEh+0x44>
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	2200      	movs	r2, #0
 8000abc:	71da      	strb	r2, [r3, #7]
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	2210      	movs	r2, #16
 8000ac2:	721a      	strb	r2, [r3, #8]
}
 8000ac4:	e04b      	b.n	8000b5e <_ZN3LED4initEh+0xdc>
    else if(panel_id==2){PANEL_START_X = 0; PANEL_START_Z = 32;}
 8000ac6:	1cfb      	adds	r3, r7, #3
 8000ac8:	781b      	ldrb	r3, [r3, #0]
 8000aca:	2b02      	cmp	r3, #2
 8000acc:	d106      	bne.n	8000adc <_ZN3LED4initEh+0x5a>
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	71da      	strb	r2, [r3, #7]
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	2220      	movs	r2, #32
 8000ad8:	721a      	strb	r2, [r3, #8]
}
 8000ada:	e040      	b.n	8000b5e <_ZN3LED4initEh+0xdc>
    else if(panel_id==3){PANEL_START_X = 16; PANEL_START_Z = 0;}
 8000adc:	1cfb      	adds	r3, r7, #3
 8000ade:	781b      	ldrb	r3, [r3, #0]
 8000ae0:	2b03      	cmp	r3, #3
 8000ae2:	d106      	bne.n	8000af2 <_ZN3LED4initEh+0x70>
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	2210      	movs	r2, #16
 8000ae8:	71da      	strb	r2, [r3, #7]
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	2200      	movs	r2, #0
 8000aee:	721a      	strb	r2, [r3, #8]
}
 8000af0:	e035      	b.n	8000b5e <_ZN3LED4initEh+0xdc>
    else if(panel_id==4){PANEL_START_X = 16; PANEL_START_Z = 16;}
 8000af2:	1cfb      	adds	r3, r7, #3
 8000af4:	781b      	ldrb	r3, [r3, #0]
 8000af6:	2b04      	cmp	r3, #4
 8000af8:	d106      	bne.n	8000b08 <_ZN3LED4initEh+0x86>
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	2210      	movs	r2, #16
 8000afe:	71da      	strb	r2, [r3, #7]
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	2210      	movs	r2, #16
 8000b04:	721a      	strb	r2, [r3, #8]
}
 8000b06:	e02a      	b.n	8000b5e <_ZN3LED4initEh+0xdc>
    else if(panel_id==5){PANEL_START_X = 16; PANEL_START_Z = 32;}
 8000b08:	1cfb      	adds	r3, r7, #3
 8000b0a:	781b      	ldrb	r3, [r3, #0]
 8000b0c:	2b05      	cmp	r3, #5
 8000b0e:	d106      	bne.n	8000b1e <_ZN3LED4initEh+0x9c>
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	2210      	movs	r2, #16
 8000b14:	71da      	strb	r2, [r3, #7]
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	2220      	movs	r2, #32
 8000b1a:	721a      	strb	r2, [r3, #8]
}
 8000b1c:	e01f      	b.n	8000b5e <_ZN3LED4initEh+0xdc>
    else if(panel_id==6){PANEL_START_X = 32; PANEL_START_Z = 0;}
 8000b1e:	1cfb      	adds	r3, r7, #3
 8000b20:	781b      	ldrb	r3, [r3, #0]
 8000b22:	2b06      	cmp	r3, #6
 8000b24:	d106      	bne.n	8000b34 <_ZN3LED4initEh+0xb2>
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	2220      	movs	r2, #32
 8000b2a:	71da      	strb	r2, [r3, #7]
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	2200      	movs	r2, #0
 8000b30:	721a      	strb	r2, [r3, #8]
}
 8000b32:	e014      	b.n	8000b5e <_ZN3LED4initEh+0xdc>
    else if(panel_id==7){PANEL_START_X = 32; PANEL_START_Z = 16;}
 8000b34:	1cfb      	adds	r3, r7, #3
 8000b36:	781b      	ldrb	r3, [r3, #0]
 8000b38:	2b07      	cmp	r3, #7
 8000b3a:	d106      	bne.n	8000b4a <_ZN3LED4initEh+0xc8>
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	2220      	movs	r2, #32
 8000b40:	71da      	strb	r2, [r3, #7]
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	2210      	movs	r2, #16
 8000b46:	721a      	strb	r2, [r3, #8]
}
 8000b48:	e009      	b.n	8000b5e <_ZN3LED4initEh+0xdc>
    else if(panel_id==8){PANEL_START_X = 32; PANEL_START_Z = 32;}
 8000b4a:	1cfb      	adds	r3, r7, #3
 8000b4c:	781b      	ldrb	r3, [r3, #0]
 8000b4e:	2b08      	cmp	r3, #8
 8000b50:	d105      	bne.n	8000b5e <_ZN3LED4initEh+0xdc>
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	2220      	movs	r2, #32
 8000b56:	71da      	strb	r2, [r3, #7]
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	2220      	movs	r2, #32
 8000b5c:	721a      	strb	r2, [r3, #8]
}
 8000b5e:	46c0      	nop			; (mov r8, r8)
 8000b60:	46bd      	mov	sp, r7
 8000b62:	b002      	add	sp, #8
 8000b64:	bd80      	pop	{r7, pc}

08000b66 <_ZN3LED4showEiiiii>:

void LED::show(int travel_x, int circle_x, int circle_z, int circle_r, int hue){
 8000b66:	b590      	push	{r4, r7, lr}
 8000b68:	b08d      	sub	sp, #52	; 0x34
 8000b6a:	af04      	add	r7, sp, #16
 8000b6c:	60f8      	str	r0, [r7, #12]
 8000b6e:	60b9      	str	r1, [r7, #8]
 8000b70:	607a      	str	r2, [r7, #4]
 8000b72:	603b      	str	r3, [r7, #0]
    NEOPIXEL->clear();
 8000b74:	68fb      	ldr	r3, [r7, #12]
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	0018      	movs	r0, r3
 8000b7a:	f000 fef9 	bl	8001970 <_ZN6WS28125clearEv>
    for(int px=0; px<16; px++){
 8000b7e:	2300      	movs	r3, #0
 8000b80:	61fb      	str	r3, [r7, #28]
 8000b82:	69fb      	ldr	r3, [r7, #28]
 8000b84:	2b0f      	cmp	r3, #15
 8000b86:	dc38      	bgt.n	8000bfa <_ZN3LED4showEiiiii+0x94>
        for(int pz=0; pz<16; pz++){
 8000b88:	2300      	movs	r3, #0
 8000b8a:	61bb      	str	r3, [r7, #24]
 8000b8c:	69bb      	ldr	r3, [r7, #24]
 8000b8e:	2b0f      	cmp	r3, #15
 8000b90:	dc2f      	bgt.n	8000bf2 <_ZN3LED4showEiiiii+0x8c>
            int x = px + PANEL_START_X + travel_x;
 8000b92:	68fb      	ldr	r3, [r7, #12]
 8000b94:	79db      	ldrb	r3, [r3, #7]
 8000b96:	001a      	movs	r2, r3
 8000b98:	69fb      	ldr	r3, [r7, #28]
 8000b9a:	18d3      	adds	r3, r2, r3
 8000b9c:	68ba      	ldr	r2, [r7, #8]
 8000b9e:	18d3      	adds	r3, r2, r3
 8000ba0:	617b      	str	r3, [r7, #20]
            int z = pz + PANEL_START_Z;
 8000ba2:	68fb      	ldr	r3, [r7, #12]
 8000ba4:	7a1b      	ldrb	r3, [r3, #8]
 8000ba6:	001a      	movs	r2, r3
 8000ba8:	69bb      	ldr	r3, [r7, #24]
 8000baa:	189b      	adds	r3, r3, r2
 8000bac:	613b      	str	r3, [r7, #16]

            set_under();
 8000bae:	68fb      	ldr	r3, [r7, #12]
 8000bb0:	0018      	movs	r0, r3
 8000bb2:	f000 f87a 	bl	8000caa <_ZN3LED9set_underEv>
            set_circle(x, z, circle_x, circle_z, circle_r, hue);
 8000bb6:	687c      	ldr	r4, [r7, #4]
 8000bb8:	693a      	ldr	r2, [r7, #16]
 8000bba:	6979      	ldr	r1, [r7, #20]
 8000bbc:	68f8      	ldr	r0, [r7, #12]
 8000bbe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000bc0:	9302      	str	r3, [sp, #8]
 8000bc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000bc4:	9301      	str	r3, [sp, #4]
 8000bc6:	683b      	ldr	r3, [r7, #0]
 8000bc8:	9300      	str	r3, [sp, #0]
 8000bca:	0023      	movs	r3, r4
 8000bcc:	f000 f81e 	bl	8000c0c <_ZN3LED10set_circleEiiiiii>
            set_color(change_coord_to_num(px, pz));
 8000bd0:	69ba      	ldr	r2, [r7, #24]
 8000bd2:	69f9      	ldr	r1, [r7, #28]
 8000bd4:	68fb      	ldr	r3, [r7, #12]
 8000bd6:	0018      	movs	r0, r3
 8000bd8:	f000 f892 	bl	8000d00 <_ZN3LED19change_coord_to_numEii>
 8000bdc:	0003      	movs	r3, r0
 8000bde:	b29a      	uxth	r2, r3
 8000be0:	68fb      	ldr	r3, [r7, #12]
 8000be2:	0011      	movs	r1, r2
 8000be4:	0018      	movs	r0, r3
 8000be6:	f000 f871 	bl	8000ccc <_ZN3LED9set_colorEt>
        for(int pz=0; pz<16; pz++){
 8000bea:	69bb      	ldr	r3, [r7, #24]
 8000bec:	3301      	adds	r3, #1
 8000bee:	61bb      	str	r3, [r7, #24]
 8000bf0:	e7cc      	b.n	8000b8c <_ZN3LED4showEiiiii+0x26>
    for(int px=0; px<16; px++){
 8000bf2:	69fb      	ldr	r3, [r7, #28]
 8000bf4:	3301      	adds	r3, #1
 8000bf6:	61fb      	str	r3, [r7, #28]
 8000bf8:	e7c3      	b.n	8000b82 <_ZN3LED4showEiiiii+0x1c>
        }
    }
    NEOPIXEL->show();
 8000bfa:	68fb      	ldr	r3, [r7, #12]
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	0018      	movs	r0, r3
 8000c00:	f000 fe2e 	bl	8001860 <_ZN6WS28124showEv>
}
 8000c04:	46c0      	nop			; (mov r8, r8)
 8000c06:	46bd      	mov	sp, r7
 8000c08:	b009      	add	sp, #36	; 0x24
 8000c0a:	bd90      	pop	{r4, r7, pc}

08000c0c <_ZN3LED10set_circleEiiiiii>:

void LED::set_circle(int x, int z, int cx, int cz, int ro, int h){
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b086      	sub	sp, #24
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	60f8      	str	r0, [r7, #12]
 8000c14:	60b9      	str	r1, [r7, #8]
 8000c16:	607a      	str	r2, [r7, #4]
 8000c18:	603b      	str	r3, [r7, #0]
    float distance = (x-cx)*(x-cx)+(z-cz)*(z-cz);
 8000c1a:	68ba      	ldr	r2, [r7, #8]
 8000c1c:	683b      	ldr	r3, [r7, #0]
 8000c1e:	1ad3      	subs	r3, r2, r3
 8000c20:	68b9      	ldr	r1, [r7, #8]
 8000c22:	683a      	ldr	r2, [r7, #0]
 8000c24:	1a8a      	subs	r2, r1, r2
 8000c26:	435a      	muls	r2, r3
 8000c28:	6879      	ldr	r1, [r7, #4]
 8000c2a:	6a3b      	ldr	r3, [r7, #32]
 8000c2c:	1acb      	subs	r3, r1, r3
 8000c2e:	6878      	ldr	r0, [r7, #4]
 8000c30:	6a39      	ldr	r1, [r7, #32]
 8000c32:	1a41      	subs	r1, r0, r1
 8000c34:	434b      	muls	r3, r1
 8000c36:	18d3      	adds	r3, r2, r3
 8000c38:	0018      	movs	r0, r3
 8000c3a:	f7ff fbd7 	bl	80003ec <__aeabi_i2f>
 8000c3e:	1c03      	adds	r3, r0, #0
 8000c40:	617b      	str	r3, [r7, #20]
    if(ro*ro>=distance){
 8000c42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c44:	435b      	muls	r3, r3
 8000c46:	0018      	movs	r0, r3
 8000c48:	f7ff fbd0 	bl	80003ec <__aeabi_i2f>
 8000c4c:	1c03      	adds	r3, r0, #0
 8000c4e:	1c19      	adds	r1, r3, #0
 8000c50:	6978      	ldr	r0, [r7, #20]
 8000c52:	f7ff fafd 	bl	8000250 <__aeabi_fcmple>
 8000c56:	1e03      	subs	r3, r0, #0
 8000c58:	d100      	bne.n	8000c5c <_ZN3LED10set_circleEiiiiii+0x50>
//        red = 10; green = 0; blue = 0;
    	hue = h; sat = 240; val = 20;
    }else{}
}
 8000c5a:	e008      	b.n	8000c6e <_ZN3LED10set_circleEiiiiii+0x62>
    	hue = h; sat = 240; val = 20;
 8000c5c:	68fb      	ldr	r3, [r7, #12]
 8000c5e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000c60:	60da      	str	r2, [r3, #12]
 8000c62:	68fb      	ldr	r3, [r7, #12]
 8000c64:	22f0      	movs	r2, #240	; 0xf0
 8000c66:	611a      	str	r2, [r3, #16]
 8000c68:	68fb      	ldr	r3, [r7, #12]
 8000c6a:	2214      	movs	r2, #20
 8000c6c:	615a      	str	r2, [r3, #20]
}
 8000c6e:	46c0      	nop			; (mov r8, r8)
 8000c70:	46bd      	mov	sp, r7
 8000c72:	b006      	add	sp, #24
 8000c74:	bd80      	pop	{r7, pc}

08000c76 <_ZN3LED17do_forwardRewriteEv>:

void LED::do_forwardRewrite(){
 8000c76:	b580      	push	{r7, lr}
 8000c78:	b082      	sub	sp, #8
 8000c7a:	af00      	add	r7, sp, #0
 8000c7c:	6078      	str	r0, [r7, #4]
    NEOPIXEL->do_forwardRewrite();
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	0018      	movs	r0, r3
 8000c84:	f000 ff80 	bl	8001b88 <_ZN6WS281217do_forwardRewriteEv>
}
 8000c88:	46c0      	nop			; (mov r8, r8)
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	b002      	add	sp, #8
 8000c8e:	bd80      	pop	{r7, pc}

08000c90 <_ZN3LED14do_backRewriteEv>:

void LED::do_backRewrite(){
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b082      	sub	sp, #8
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
    NEOPIXEL->do_backRewrite();
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	0018      	movs	r0, r3
 8000c9e:	f001 f81d 	bl	8001cdc <_ZN6WS281214do_backRewriteEv>
}
 8000ca2:	46c0      	nop			; (mov r8, r8)
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	b002      	add	sp, #8
 8000ca8:	bd80      	pop	{r7, pc}

08000caa <_ZN3LED9set_underEv>:

void LED::set_under(){
 8000caa:	b580      	push	{r7, lr}
 8000cac:	b082      	sub	sp, #8
 8000cae:	af00      	add	r7, sp, #0
 8000cb0:	6078      	str	r0, [r7, #4]
    hue = 50;
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	2232      	movs	r2, #50	; 0x32
 8000cb6:	60da      	str	r2, [r3, #12]
    sat = 230;
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	22e6      	movs	r2, #230	; 0xe6
 8000cbc:	611a      	str	r2, [r3, #16]
    val = 10;
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	220a      	movs	r2, #10
 8000cc2:	615a      	str	r2, [r3, #20]
}
 8000cc4:	46c0      	nop			; (mov r8, r8)
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	b002      	add	sp, #8
 8000cca:	bd80      	pop	{r7, pc}

08000ccc <_ZN3LED9set_colorEt>:

void LED::set_color(uint16_t pixel_num){
 8000ccc:	b590      	push	{r4, r7, lr}
 8000cce:	b085      	sub	sp, #20
 8000cd0:	af02      	add	r7, sp, #8
 8000cd2:	6078      	str	r0, [r7, #4]
 8000cd4:	000a      	movs	r2, r1
 8000cd6:	1cbb      	adds	r3, r7, #2
 8000cd8:	801a      	strh	r2, [r3, #0]
//    NEOPIXEL->set_rgb(pixel_num, red, green, blue);
	NEOPIXEL->set_hsv(pixel_num, hue, sat, val);
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	6818      	ldr	r0, [r3, #0]
 8000cde:	1cbb      	adds	r3, r7, #2
 8000ce0:	881b      	ldrh	r3, [r3, #0]
 8000ce2:	b2d9      	uxtb	r1, r3
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	68da      	ldr	r2, [r3, #12]
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	691c      	ldr	r4, [r3, #16]
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	695b      	ldr	r3, [r3, #20]
 8000cf0:	9300      	str	r3, [sp, #0]
 8000cf2:	0023      	movs	r3, r4
 8000cf4:	f000 fe6a 	bl	80019cc <_ZN6WS28127set_hsvEhiii>
}
 8000cf8:	46c0      	nop			; (mov r8, r8)
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	b003      	add	sp, #12
 8000cfe:	bd90      	pop	{r4, r7, pc}

08000d00 <_ZN3LED19change_coord_to_numEii>:

int LED::change_coord_to_num(int px, int pz){
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b086      	sub	sp, #24
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	60f8      	str	r0, [r7, #12]
 8000d08:	60b9      	str	r1, [r7, #8]
 8000d0a:	607a      	str	r2, [r7, #4]
    int return_pixel_num = 0;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	617b      	str	r3, [r7, #20]

    if(pz%2 == 0){
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	2201      	movs	r2, #1
 8000d14:	4013      	ands	r3, r2
 8000d16:	d105      	bne.n	8000d24 <_ZN3LED19change_coord_to_numEii+0x24>
        return_pixel_num = pz*16 + px;
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	011b      	lsls	r3, r3, #4
 8000d1c:	68ba      	ldr	r2, [r7, #8]
 8000d1e:	18d3      	adds	r3, r2, r3
 8000d20:	617b      	str	r3, [r7, #20]
 8000d22:	e006      	b.n	8000d32 <_ZN3LED19change_coord_to_numEii+0x32>
    }
    else{
        return_pixel_num = pz*16 + 15 - px;
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	011b      	lsls	r3, r3, #4
 8000d28:	330f      	adds	r3, #15
 8000d2a:	001a      	movs	r2, r3
 8000d2c:	68bb      	ldr	r3, [r7, #8]
 8000d2e:	1ad3      	subs	r3, r2, r3
 8000d30:	617b      	str	r3, [r7, #20]
    }

    return return_pixel_num;
 8000d32:	697b      	ldr	r3, [r7, #20]
}
 8000d34:	0018      	movs	r0, r3
 8000d36:	46bd      	mov	sp, r7
 8000d38:	b006      	add	sp, #24
 8000d3a:	bd80      	pop	{r7, pc}

08000d3c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim) {
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b082      	sub	sp, #8
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
	led.do_forwardRewrite();
 8000d44:	4b03      	ldr	r3, [pc, #12]	; (8000d54 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x18>)
 8000d46:	0018      	movs	r0, r3
 8000d48:	f7ff ff95 	bl	8000c76 <_ZN3LED17do_forwardRewriteEv>
}
 8000d4c:	46c0      	nop			; (mov r8, r8)
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	b002      	add	sp, #8
 8000d52:	bd80      	pop	{r7, pc}
 8000d54:	20000504 	.word	0x20000504

08000d58 <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim){
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b082      	sub	sp, #8
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	6078      	str	r0, [r7, #4]
	led.do_backRewrite();
 8000d60:	4b03      	ldr	r3, [pc, #12]	; (8000d70 <HAL_TIM_PWM_PulseFinishedCallback+0x18>)
 8000d62:	0018      	movs	r0, r3
 8000d64:	f7ff ff94 	bl	8000c90 <_ZN3LED14do_backRewriteEv>
}
 8000d68:	46c0      	nop			; (mov r8, r8)
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	b002      	add	sp, #8
 8000d6e:	bd80      	pop	{r7, pc}
 8000d70:	20000504 	.word	0x20000504

08000d74 <_Z6readIDv>:

uint8_t readID(){
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b082      	sub	sp, #8
 8000d78:	af00      	add	r7, sp, #0
	uint8_t ID = 0;
 8000d7a:	1dfb      	adds	r3, r7, #7
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	701a      	strb	r2, [r3, #0]
	if(HAL_GPIO_ReadPin(SW3_GPIO_Port, SW3_Pin)==1){ID=0;}
 8000d80:	4b2f      	ldr	r3, [pc, #188]	; (8000e40 <_Z6readIDv+0xcc>)
 8000d82:	2110      	movs	r1, #16
 8000d84:	0018      	movs	r0, r3
 8000d86:	f001 fe33 	bl	80029f0 <HAL_GPIO_ReadPin>
 8000d8a:	0003      	movs	r3, r0
 8000d8c:	3b01      	subs	r3, #1
 8000d8e:	425a      	negs	r2, r3
 8000d90:	4153      	adcs	r3, r2
 8000d92:	b2db      	uxtb	r3, r3
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d003      	beq.n	8000da0 <_Z6readIDv+0x2c>
 8000d98:	1dfb      	adds	r3, r7, #7
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	701a      	strb	r2, [r3, #0]
 8000d9e:	e01e      	b.n	8000dde <_Z6readIDv+0x6a>
	else if(HAL_GPIO_ReadPin(SW4_GPIO_Port, SW4_Pin)==1){ID=1;}
 8000da0:	4b27      	ldr	r3, [pc, #156]	; (8000e40 <_Z6readIDv+0xcc>)
 8000da2:	2120      	movs	r1, #32
 8000da4:	0018      	movs	r0, r3
 8000da6:	f001 fe23 	bl	80029f0 <HAL_GPIO_ReadPin>
 8000daa:	0003      	movs	r3, r0
 8000dac:	3b01      	subs	r3, #1
 8000dae:	425a      	negs	r2, r3
 8000db0:	4153      	adcs	r3, r2
 8000db2:	b2db      	uxtb	r3, r3
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d003      	beq.n	8000dc0 <_Z6readIDv+0x4c>
 8000db8:	1dfb      	adds	r3, r7, #7
 8000dba:	2201      	movs	r2, #1
 8000dbc:	701a      	strb	r2, [r3, #0]
 8000dbe:	e00e      	b.n	8000dde <_Z6readIDv+0x6a>
	else if(HAL_GPIO_ReadPin(SW5_GPIO_Port, SW5_Pin)==1){ID=2;}
 8000dc0:	4b1f      	ldr	r3, [pc, #124]	; (8000e40 <_Z6readIDv+0xcc>)
 8000dc2:	2140      	movs	r1, #64	; 0x40
 8000dc4:	0018      	movs	r0, r3
 8000dc6:	f001 fe13 	bl	80029f0 <HAL_GPIO_ReadPin>
 8000dca:	0003      	movs	r3, r0
 8000dcc:	3b01      	subs	r3, #1
 8000dce:	425a      	negs	r2, r3
 8000dd0:	4153      	adcs	r3, r2
 8000dd2:	b2db      	uxtb	r3, r3
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d002      	beq.n	8000dde <_Z6readIDv+0x6a>
 8000dd8:	1dfb      	adds	r3, r7, #7
 8000dda:	2202      	movs	r2, #2
 8000ddc:	701a      	strb	r2, [r3, #0]
	if(HAL_GPIO_ReadPin(SW1_GPIO_Port, SW1_Pin)==1){ID=ID+3;}
 8000dde:	2380      	movs	r3, #128	; 0x80
 8000de0:	015a      	lsls	r2, r3, #5
 8000de2:	23a0      	movs	r3, #160	; 0xa0
 8000de4:	05db      	lsls	r3, r3, #23
 8000de6:	0011      	movs	r1, r2
 8000de8:	0018      	movs	r0, r3
 8000dea:	f001 fe01 	bl	80029f0 <HAL_GPIO_ReadPin>
 8000dee:	0003      	movs	r3, r0
 8000df0:	3b01      	subs	r3, #1
 8000df2:	425a      	negs	r2, r3
 8000df4:	4153      	adcs	r3, r2
 8000df6:	b2db      	uxtb	r3, r3
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d005      	beq.n	8000e08 <_Z6readIDv+0x94>
 8000dfc:	1dfb      	adds	r3, r7, #7
 8000dfe:	1dfa      	adds	r2, r7, #7
 8000e00:	7812      	ldrb	r2, [r2, #0]
 8000e02:	3203      	adds	r2, #3
 8000e04:	701a      	strb	r2, [r3, #0]
 8000e06:	e015      	b.n	8000e34 <_Z6readIDv+0xc0>
	else if(HAL_GPIO_ReadPin(SW2_GPIO_Port, SW2_Pin)==1){ID=ID+6;}
 8000e08:	4b0d      	ldr	r3, [pc, #52]	; (8000e40 <_Z6readIDv+0xcc>)
 8000e0a:	2108      	movs	r1, #8
 8000e0c:	0018      	movs	r0, r3
 8000e0e:	f001 fdef 	bl	80029f0 <HAL_GPIO_ReadPin>
 8000e12:	0003      	movs	r3, r0
 8000e14:	3b01      	subs	r3, #1
 8000e16:	425a      	negs	r2, r3
 8000e18:	4153      	adcs	r3, r2
 8000e1a:	b2db      	uxtb	r3, r3
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d005      	beq.n	8000e2c <_Z6readIDv+0xb8>
 8000e20:	1dfb      	adds	r3, r7, #7
 8000e22:	1dfa      	adds	r2, r7, #7
 8000e24:	7812      	ldrb	r2, [r2, #0]
 8000e26:	3206      	adds	r2, #6
 8000e28:	701a      	strb	r2, [r3, #0]
 8000e2a:	e003      	b.n	8000e34 <_Z6readIDv+0xc0>
	else{ID = ID;}
 8000e2c:	1dfb      	adds	r3, r7, #7
 8000e2e:	1dfa      	adds	r2, r7, #7
 8000e30:	7812      	ldrb	r2, [r2, #0]
 8000e32:	701a      	strb	r2, [r3, #0]
	return ID;
 8000e34:	1dfb      	adds	r3, r7, #7
 8000e36:	781b      	ldrb	r3, [r3, #0]
}
 8000e38:	0018      	movs	r0, r3
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	b002      	add	sp, #8
 8000e3e:	bd80      	pop	{r7, pc}
 8000e40:	50000400 	.word	0x50000400

08000e44 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e44:	b5b0      	push	{r4, r5, r7, lr}
 8000e46:	b082      	sub	sp, #8
 8000e48:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e4a:	f001 f829 	bl	8001ea0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e4e:	f000 f859 	bl	8000f04 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e52:	f000 f9a3 	bl	800119c <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8000e56:	f000 f97b 	bl	8001150 <_ZL11MX_DMA_Initv>
  MX_USART2_UART_Init();
 8000e5a:	f000 f941 	bl	80010e0 <_ZL19MX_USART2_UART_Initv>
  MX_TIM3_Init();
 8000e5e:	f000 f8ad 	bl	8000fbc <_ZL12MX_TIM3_Initv>
  /* USER CODE BEGIN 2 */
  led.init(readID());
 8000e62:	f7ff ff87 	bl	8000d74 <_Z6readIDv>
 8000e66:	0003      	movs	r3, r0
 8000e68:	001a      	movs	r2, r3
 8000e6a:	4b21      	ldr	r3, [pc, #132]	; (8000ef0 <main+0xac>)
 8000e6c:	0011      	movs	r1, r2
 8000e6e:	0018      	movs	r0, r3
 8000e70:	f7ff fe07 	bl	8000a82 <_ZN3LED4initEh>
  id = readID();
 8000e74:	f7ff ff7e 	bl	8000d74 <_Z6readIDv>
 8000e78:	0003      	movs	r3, r0
 8000e7a:	001a      	movs	r2, r3
 8000e7c:	4b1d      	ldr	r3, [pc, #116]	; (8000ef4 <main+0xb0>)
 8000e7e:	601a      	str	r2, [r3, #0]
  fromMother.begin_dma();
 8000e80:	4b1d      	ldr	r3, [pc, #116]	; (8000ef8 <main+0xb4>)
 8000e82:	0018      	movs	r0, r3
 8000e84:	f000 fa59 	bl	800133a <_ZN13SDMA_TRANSMIT9begin_dmaEv>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    fromMother.check_buf();
 8000e88:	4b1b      	ldr	r3, [pc, #108]	; (8000ef8 <main+0xb4>)
 8000e8a:	0018      	movs	r0, r3
 8000e8c:	f000 fa68 	bl	8001360 <_ZN13SDMA_TRANSMIT9check_bufEv>
    out_hue = 2.5 * fromMother.in_hue;
 8000e90:	4b19      	ldr	r3, [pc, #100]	; (8000ef8 <main+0xb4>)
 8000e92:	22a8      	movs	r2, #168	; 0xa8
 8000e94:	589b      	ldr	r3, [r3, r2]
 8000e96:	0018      	movs	r0, r3
 8000e98:	f7ff fd98 	bl	80009cc <__aeabi_i2d>
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	4b17      	ldr	r3, [pc, #92]	; (8000efc <main+0xb8>)
 8000ea0:	f7ff faf2 	bl	8000488 <__aeabi_dmul>
 8000ea4:	0002      	movs	r2, r0
 8000ea6:	000b      	movs	r3, r1
 8000ea8:	0010      	movs	r0, r2
 8000eaa:	0019      	movs	r1, r3
 8000eac:	f7ff fd58 	bl	8000960 <__aeabi_d2iz>
 8000eb0:	0002      	movs	r2, r0
 8000eb2:	4b13      	ldr	r3, [pc, #76]	; (8000f00 <main+0xbc>)
 8000eb4:	601a      	str	r2, [r3, #0]
    if(out_hue>=255){out_hue = 255;}
 8000eb6:	4b12      	ldr	r3, [pc, #72]	; (8000f00 <main+0xbc>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	2bfe      	cmp	r3, #254	; 0xfe
 8000ebc:	dd02      	ble.n	8000ec4 <main+0x80>
 8000ebe:	4b10      	ldr	r3, [pc, #64]	; (8000f00 <main+0xbc>)
 8000ec0:	22ff      	movs	r2, #255	; 0xff
 8000ec2:	601a      	str	r2, [r3, #0]
     led.show(fromMother.travel_x, fromMother.circle_x, fromMother.circle_z, fromMother.radius, out_hue);
 8000ec4:	4b0c      	ldr	r3, [pc, #48]	; (8000ef8 <main+0xb4>)
 8000ec6:	2298      	movs	r2, #152	; 0x98
 8000ec8:	5899      	ldr	r1, [r3, r2]
 8000eca:	4b0b      	ldr	r3, [pc, #44]	; (8000ef8 <main+0xb4>)
 8000ecc:	229c      	movs	r2, #156	; 0x9c
 8000ece:	589a      	ldr	r2, [r3, r2]
 8000ed0:	4b09      	ldr	r3, [pc, #36]	; (8000ef8 <main+0xb4>)
 8000ed2:	20a0      	movs	r0, #160	; 0xa0
 8000ed4:	581c      	ldr	r4, [r3, r0]
 8000ed6:	4b08      	ldr	r3, [pc, #32]	; (8000ef8 <main+0xb4>)
 8000ed8:	20a4      	movs	r0, #164	; 0xa4
 8000eda:	5c1b      	ldrb	r3, [r3, r0]
 8000edc:	001d      	movs	r5, r3
 8000ede:	4b08      	ldr	r3, [pc, #32]	; (8000f00 <main+0xbc>)
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	4803      	ldr	r0, [pc, #12]	; (8000ef0 <main+0xac>)
 8000ee4:	9301      	str	r3, [sp, #4]
 8000ee6:	9500      	str	r5, [sp, #0]
 8000ee8:	0023      	movs	r3, r4
 8000eea:	f7ff fe3c 	bl	8000b66 <_ZN3LED4showEiiiii>
    fromMother.check_buf();
 8000eee:	e7cb      	b.n	8000e88 <main+0x44>
 8000ef0:	20000504 	.word	0x20000504
 8000ef4:	200005cc 	.word	0x200005cc
 8000ef8:	2000051c 	.word	0x2000051c
 8000efc:	40040000 	.word	0x40040000
 8000f00:	200005c8 	.word	0x200005c8

08000f04 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f04:	b590      	push	{r4, r7, lr}
 8000f06:	b093      	sub	sp, #76	; 0x4c
 8000f08:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f0a:	2414      	movs	r4, #20
 8000f0c:	193b      	adds	r3, r7, r4
 8000f0e:	0018      	movs	r0, r3
 8000f10:	2334      	movs	r3, #52	; 0x34
 8000f12:	001a      	movs	r2, r3
 8000f14:	2100      	movs	r1, #0
 8000f16:	f004 fb97 	bl	8005648 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f1a:	1d3b      	adds	r3, r7, #4
 8000f1c:	0018      	movs	r0, r3
 8000f1e:	2310      	movs	r3, #16
 8000f20:	001a      	movs	r2, r3
 8000f22:	2100      	movs	r1, #0
 8000f24:	f004 fb90 	bl	8005648 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f28:	2380      	movs	r3, #128	; 0x80
 8000f2a:	009b      	lsls	r3, r3, #2
 8000f2c:	0018      	movs	r0, r3
 8000f2e:	f001 fd99 	bl	8002a64 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f32:	193b      	adds	r3, r7, r4
 8000f34:	2201      	movs	r2, #1
 8000f36:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000f38:	193b      	adds	r3, r7, r4
 8000f3a:	22a0      	movs	r2, #160	; 0xa0
 8000f3c:	02d2      	lsls	r2, r2, #11
 8000f3e:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f40:	0021      	movs	r1, r4
 8000f42:	187b      	adds	r3, r7, r1
 8000f44:	2202      	movs	r2, #2
 8000f46:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f48:	187b      	adds	r3, r7, r1
 8000f4a:	2203      	movs	r2, #3
 8000f4c:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000f4e:	187b      	adds	r3, r7, r1
 8000f50:	2200      	movs	r2, #0
 8000f52:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 9;
 8000f54:	187b      	adds	r3, r7, r1
 8000f56:	2209      	movs	r2, #9
 8000f58:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f5a:	187b      	adds	r3, r7, r1
 8000f5c:	2280      	movs	r2, #128	; 0x80
 8000f5e:	0292      	lsls	r2, r2, #10
 8000f60:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV3;
 8000f62:	187b      	adds	r3, r7, r1
 8000f64:	2280      	movs	r2, #128	; 0x80
 8000f66:	05d2      	lsls	r2, r2, #23
 8000f68:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f6a:	187b      	adds	r3, r7, r1
 8000f6c:	0018      	movs	r0, r3
 8000f6e:	f001 fdc5 	bl	8002afc <HAL_RCC_OscConfig>
 8000f72:	0003      	movs	r3, r0
 8000f74:	1e5a      	subs	r2, r3, #1
 8000f76:	4193      	sbcs	r3, r2
 8000f78:	b2db      	uxtb	r3, r3
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d001      	beq.n	8000f82 <_Z18SystemClock_Configv+0x7e>
  {
    Error_Handler();
 8000f7e:	f000 f97d 	bl	800127c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f82:	1d3b      	adds	r3, r7, #4
 8000f84:	2207      	movs	r2, #7
 8000f86:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f88:	1d3b      	adds	r3, r7, #4
 8000f8a:	2202      	movs	r2, #2
 8000f8c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f8e:	1d3b      	adds	r3, r7, #4
 8000f90:	2200      	movs	r2, #0
 8000f92:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f94:	1d3b      	adds	r3, r7, #4
 8000f96:	2200      	movs	r2, #0
 8000f98:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000f9a:	1d3b      	adds	r3, r7, #4
 8000f9c:	2101      	movs	r1, #1
 8000f9e:	0018      	movs	r0, r3
 8000fa0:	f002 f8bc 	bl	800311c <HAL_RCC_ClockConfig>
 8000fa4:	0003      	movs	r3, r0
 8000fa6:	1e5a      	subs	r2, r3, #1
 8000fa8:	4193      	sbcs	r3, r2
 8000faa:	b2db      	uxtb	r3, r3
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d001      	beq.n	8000fb4 <_Z18SystemClock_Configv+0xb0>
  {
    Error_Handler();
 8000fb0:	f000 f964 	bl	800127c <Error_Handler>
  }
}
 8000fb4:	46c0      	nop			; (mov r8, r8)
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	b013      	add	sp, #76	; 0x4c
 8000fba:	bd90      	pop	{r4, r7, pc}

08000fbc <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b08e      	sub	sp, #56	; 0x38
 8000fc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000fc2:	2328      	movs	r3, #40	; 0x28
 8000fc4:	18fb      	adds	r3, r7, r3
 8000fc6:	0018      	movs	r0, r3
 8000fc8:	2310      	movs	r3, #16
 8000fca:	001a      	movs	r2, r3
 8000fcc:	2100      	movs	r1, #0
 8000fce:	f004 fb3b 	bl	8005648 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fd2:	231c      	movs	r3, #28
 8000fd4:	18fb      	adds	r3, r7, r3
 8000fd6:	0018      	movs	r0, r3
 8000fd8:	230c      	movs	r3, #12
 8000fda:	001a      	movs	r2, r3
 8000fdc:	2100      	movs	r1, #0
 8000fde:	f004 fb33 	bl	8005648 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000fe2:	003b      	movs	r3, r7
 8000fe4:	0018      	movs	r0, r3
 8000fe6:	231c      	movs	r3, #28
 8000fe8:	001a      	movs	r2, r3
 8000fea:	2100      	movs	r1, #0
 8000fec:	f004 fb2c 	bl	8005648 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000ff0:	4b39      	ldr	r3, [pc, #228]	; (80010d8 <_ZL12MX_TIM3_Initv+0x11c>)
 8000ff2:	4a3a      	ldr	r2, [pc, #232]	; (80010dc <_ZL12MX_TIM3_Initv+0x120>)
 8000ff4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 4-1;
 8000ff6:	4b38      	ldr	r3, [pc, #224]	; (80010d8 <_ZL12MX_TIM3_Initv+0x11c>)
 8000ff8:	2203      	movs	r2, #3
 8000ffa:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ffc:	4b36      	ldr	r3, [pc, #216]	; (80010d8 <_ZL12MX_TIM3_Initv+0x11c>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 15-1;
 8001002:	4b35      	ldr	r3, [pc, #212]	; (80010d8 <_ZL12MX_TIM3_Initv+0x11c>)
 8001004:	220e      	movs	r2, #14
 8001006:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001008:	4b33      	ldr	r3, [pc, #204]	; (80010d8 <_ZL12MX_TIM3_Initv+0x11c>)
 800100a:	2200      	movs	r2, #0
 800100c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800100e:	4b32      	ldr	r3, [pc, #200]	; (80010d8 <_ZL12MX_TIM3_Initv+0x11c>)
 8001010:	2200      	movs	r2, #0
 8001012:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001014:	4b30      	ldr	r3, [pc, #192]	; (80010d8 <_ZL12MX_TIM3_Initv+0x11c>)
 8001016:	0018      	movs	r0, r3
 8001018:	f002 fa28 	bl	800346c <HAL_TIM_Base_Init>
 800101c:	0003      	movs	r3, r0
 800101e:	1e5a      	subs	r2, r3, #1
 8001020:	4193      	sbcs	r3, r2
 8001022:	b2db      	uxtb	r3, r3
 8001024:	2b00      	cmp	r3, #0
 8001026:	d001      	beq.n	800102c <_ZL12MX_TIM3_Initv+0x70>
  {
    Error_Handler();
 8001028:	f000 f928 	bl	800127c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800102c:	2128      	movs	r1, #40	; 0x28
 800102e:	187b      	adds	r3, r7, r1
 8001030:	2280      	movs	r2, #128	; 0x80
 8001032:	0152      	lsls	r2, r2, #5
 8001034:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001036:	187a      	adds	r2, r7, r1
 8001038:	4b27      	ldr	r3, [pc, #156]	; (80010d8 <_ZL12MX_TIM3_Initv+0x11c>)
 800103a:	0011      	movs	r1, r2
 800103c:	0018      	movs	r0, r3
 800103e:	f002 fea5 	bl	8003d8c <HAL_TIM_ConfigClockSource>
 8001042:	0003      	movs	r3, r0
 8001044:	1e5a      	subs	r2, r3, #1
 8001046:	4193      	sbcs	r3, r2
 8001048:	b2db      	uxtb	r3, r3
 800104a:	2b00      	cmp	r3, #0
 800104c:	d001      	beq.n	8001052 <_ZL12MX_TIM3_Initv+0x96>
  {
    Error_Handler();
 800104e:	f000 f915 	bl	800127c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001052:	4b21      	ldr	r3, [pc, #132]	; (80010d8 <_ZL12MX_TIM3_Initv+0x11c>)
 8001054:	0018      	movs	r0, r3
 8001056:	f002 fa61 	bl	800351c <HAL_TIM_PWM_Init>
 800105a:	0003      	movs	r3, r0
 800105c:	1e5a      	subs	r2, r3, #1
 800105e:	4193      	sbcs	r3, r2
 8001060:	b2db      	uxtb	r3, r3
 8001062:	2b00      	cmp	r3, #0
 8001064:	d001      	beq.n	800106a <_ZL12MX_TIM3_Initv+0xae>
  {
    Error_Handler();
 8001066:	f000 f909 	bl	800127c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800106a:	211c      	movs	r1, #28
 800106c:	187b      	adds	r3, r7, r1
 800106e:	2200      	movs	r2, #0
 8001070:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001072:	187b      	adds	r3, r7, r1
 8001074:	2200      	movs	r2, #0
 8001076:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001078:	187a      	adds	r2, r7, r1
 800107a:	4b17      	ldr	r3, [pc, #92]	; (80010d8 <_ZL12MX_TIM3_Initv+0x11c>)
 800107c:	0011      	movs	r1, r2
 800107e:	0018      	movs	r0, r3
 8001080:	f003 fc0c 	bl	800489c <HAL_TIMEx_MasterConfigSynchronization>
 8001084:	0003      	movs	r3, r0
 8001086:	1e5a      	subs	r2, r3, #1
 8001088:	4193      	sbcs	r3, r2
 800108a:	b2db      	uxtb	r3, r3
 800108c:	2b00      	cmp	r3, #0
 800108e:	d001      	beq.n	8001094 <_ZL12MX_TIM3_Initv+0xd8>
  {
    Error_Handler();
 8001090:	f000 f8f4 	bl	800127c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001094:	003b      	movs	r3, r7
 8001096:	2260      	movs	r2, #96	; 0x60
 8001098:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 800109a:	003b      	movs	r3, r7
 800109c:	2200      	movs	r2, #0
 800109e:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80010a0:	003b      	movs	r3, r7
 80010a2:	2200      	movs	r2, #0
 80010a4:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 80010a6:	003b      	movs	r3, r7
 80010a8:	2204      	movs	r2, #4
 80010aa:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80010ac:	0039      	movs	r1, r7
 80010ae:	4b0a      	ldr	r3, [pc, #40]	; (80010d8 <_ZL12MX_TIM3_Initv+0x11c>)
 80010b0:	2204      	movs	r2, #4
 80010b2:	0018      	movs	r0, r3
 80010b4:	f002 fd6a 	bl	8003b8c <HAL_TIM_PWM_ConfigChannel>
 80010b8:	0003      	movs	r3, r0
 80010ba:	1e5a      	subs	r2, r3, #1
 80010bc:	4193      	sbcs	r3, r2
 80010be:	b2db      	uxtb	r3, r3
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d001      	beq.n	80010c8 <_ZL12MX_TIM3_Initv+0x10c>
  {
    Error_Handler();
 80010c4:	f000 f8da 	bl	800127c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80010c8:	4b03      	ldr	r3, [pc, #12]	; (80010d8 <_ZL12MX_TIM3_Initv+0x11c>)
 80010ca:	0018      	movs	r0, r3
 80010cc:	f000 fab4 	bl	8001638 <HAL_TIM_MspPostInit>

}
 80010d0:	46c0      	nop			; (mov r8, r8)
 80010d2:	46bd      	mov	sp, r7
 80010d4:	b00e      	add	sp, #56	; 0x38
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	20000028 	.word	0x20000028
 80010dc:	40000400 	.word	0x40000400

080010e0 <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80010e4:	4b18      	ldr	r3, [pc, #96]	; (8001148 <_ZL19MX_USART2_UART_Initv+0x68>)
 80010e6:	4a19      	ldr	r2, [pc, #100]	; (800114c <_ZL19MX_USART2_UART_Initv+0x6c>)
 80010e8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80010ea:	4b17      	ldr	r3, [pc, #92]	; (8001148 <_ZL19MX_USART2_UART_Initv+0x68>)
 80010ec:	22e1      	movs	r2, #225	; 0xe1
 80010ee:	0252      	lsls	r2, r2, #9
 80010f0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80010f2:	4b15      	ldr	r3, [pc, #84]	; (8001148 <_ZL19MX_USART2_UART_Initv+0x68>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80010f8:	4b13      	ldr	r3, [pc, #76]	; (8001148 <_ZL19MX_USART2_UART_Initv+0x68>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80010fe:	4b12      	ldr	r3, [pc, #72]	; (8001148 <_ZL19MX_USART2_UART_Initv+0x68>)
 8001100:	2200      	movs	r2, #0
 8001102:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001104:	4b10      	ldr	r3, [pc, #64]	; (8001148 <_ZL19MX_USART2_UART_Initv+0x68>)
 8001106:	220c      	movs	r2, #12
 8001108:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800110a:	4b0f      	ldr	r3, [pc, #60]	; (8001148 <_ZL19MX_USART2_UART_Initv+0x68>)
 800110c:	2200      	movs	r2, #0
 800110e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001110:	4b0d      	ldr	r3, [pc, #52]	; (8001148 <_ZL19MX_USART2_UART_Initv+0x68>)
 8001112:	2200      	movs	r2, #0
 8001114:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001116:	4b0c      	ldr	r3, [pc, #48]	; (8001148 <_ZL19MX_USART2_UART_Initv+0x68>)
 8001118:	2200      	movs	r2, #0
 800111a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800111c:	4b0a      	ldr	r3, [pc, #40]	; (8001148 <_ZL19MX_USART2_UART_Initv+0x68>)
 800111e:	2200      	movs	r2, #0
 8001120:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001122:	4b09      	ldr	r3, [pc, #36]	; (8001148 <_ZL19MX_USART2_UART_Initv+0x68>)
 8001124:	2200      	movs	r2, #0
 8001126:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001128:	4b07      	ldr	r3, [pc, #28]	; (8001148 <_ZL19MX_USART2_UART_Initv+0x68>)
 800112a:	0018      	movs	r0, r3
 800112c:	f003 fc18 	bl	8004960 <HAL_UART_Init>
 8001130:	0003      	movs	r3, r0
 8001132:	1e5a      	subs	r2, r3, #1
 8001134:	4193      	sbcs	r3, r2
 8001136:	b2db      	uxtb	r3, r3
 8001138:	2b00      	cmp	r3, #0
 800113a:	d001      	beq.n	8001140 <_ZL19MX_USART2_UART_Initv+0x60>
  {
    Error_Handler();
 800113c:	f000 f89e 	bl	800127c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001140:	46c0      	nop			; (mov r8, r8)
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}
 8001146:	46c0      	nop			; (mov r8, r8)
 8001148:	200000d0 	.word	0x200000d0
 800114c:	40004400 	.word	0x40004400

08001150 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b082      	sub	sp, #8
 8001154:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001156:	4b10      	ldr	r3, [pc, #64]	; (8001198 <_ZL11MX_DMA_Initv+0x48>)
 8001158:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800115a:	4b0f      	ldr	r3, [pc, #60]	; (8001198 <_ZL11MX_DMA_Initv+0x48>)
 800115c:	2101      	movs	r1, #1
 800115e:	430a      	orrs	r2, r1
 8001160:	639a      	str	r2, [r3, #56]	; 0x38
 8001162:	4b0d      	ldr	r3, [pc, #52]	; (8001198 <_ZL11MX_DMA_Initv+0x48>)
 8001164:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001166:	2201      	movs	r2, #1
 8001168:	4013      	ands	r3, r2
 800116a:	607b      	str	r3, [r7, #4]
 800116c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800116e:	2200      	movs	r2, #0
 8001170:	2100      	movs	r1, #0
 8001172:	2009      	movs	r0, #9
 8001174:	f000 ffea 	bl	800214c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001178:	2009      	movs	r0, #9
 800117a:	f000 fffc 	bl	8002176 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 800117e:	2200      	movs	r2, #0
 8001180:	2100      	movs	r1, #0
 8001182:	200a      	movs	r0, #10
 8001184:	f000 ffe2 	bl	800214c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8001188:	200a      	movs	r0, #10
 800118a:	f000 fff4 	bl	8002176 <HAL_NVIC_EnableIRQ>

}
 800118e:	46c0      	nop			; (mov r8, r8)
 8001190:	46bd      	mov	sp, r7
 8001192:	b002      	add	sp, #8
 8001194:	bd80      	pop	{r7, pc}
 8001196:	46c0      	nop			; (mov r8, r8)
 8001198:	40021000 	.word	0x40021000

0800119c <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800119c:	b590      	push	{r4, r7, lr}
 800119e:	b089      	sub	sp, #36	; 0x24
 80011a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011a2:	240c      	movs	r4, #12
 80011a4:	193b      	adds	r3, r7, r4
 80011a6:	0018      	movs	r0, r3
 80011a8:	2314      	movs	r3, #20
 80011aa:	001a      	movs	r2, r3
 80011ac:	2100      	movs	r1, #0
 80011ae:	f004 fa4b 	bl	8005648 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011b2:	4b30      	ldr	r3, [pc, #192]	; (8001274 <_ZL12MX_GPIO_Initv+0xd8>)
 80011b4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80011b6:	4b2f      	ldr	r3, [pc, #188]	; (8001274 <_ZL12MX_GPIO_Initv+0xd8>)
 80011b8:	2104      	movs	r1, #4
 80011ba:	430a      	orrs	r2, r1
 80011bc:	635a      	str	r2, [r3, #52]	; 0x34
 80011be:	4b2d      	ldr	r3, [pc, #180]	; (8001274 <_ZL12MX_GPIO_Initv+0xd8>)
 80011c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80011c2:	2204      	movs	r2, #4
 80011c4:	4013      	ands	r3, r2
 80011c6:	60bb      	str	r3, [r7, #8]
 80011c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011ca:	4b2a      	ldr	r3, [pc, #168]	; (8001274 <_ZL12MX_GPIO_Initv+0xd8>)
 80011cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80011ce:	4b29      	ldr	r3, [pc, #164]	; (8001274 <_ZL12MX_GPIO_Initv+0xd8>)
 80011d0:	2101      	movs	r1, #1
 80011d2:	430a      	orrs	r2, r1
 80011d4:	635a      	str	r2, [r3, #52]	; 0x34
 80011d6:	4b27      	ldr	r3, [pc, #156]	; (8001274 <_ZL12MX_GPIO_Initv+0xd8>)
 80011d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80011da:	2201      	movs	r2, #1
 80011dc:	4013      	ands	r3, r2
 80011de:	607b      	str	r3, [r7, #4]
 80011e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011e2:	4b24      	ldr	r3, [pc, #144]	; (8001274 <_ZL12MX_GPIO_Initv+0xd8>)
 80011e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80011e6:	4b23      	ldr	r3, [pc, #140]	; (8001274 <_ZL12MX_GPIO_Initv+0xd8>)
 80011e8:	2102      	movs	r1, #2
 80011ea:	430a      	orrs	r2, r1
 80011ec:	635a      	str	r2, [r3, #52]	; 0x34
 80011ee:	4b21      	ldr	r3, [pc, #132]	; (8001274 <_ZL12MX_GPIO_Initv+0xd8>)
 80011f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80011f2:	2202      	movs	r2, #2
 80011f4:	4013      	ands	r3, r2
 80011f6:	603b      	str	r3, [r7, #0]
 80011f8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80011fa:	4b1f      	ldr	r3, [pc, #124]	; (8001278 <_ZL12MX_GPIO_Initv+0xdc>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	2104      	movs	r1, #4
 8001200:	0018      	movs	r0, r3
 8001202:	f001 fc12 	bl	8002a2a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001206:	193b      	adds	r3, r7, r4
 8001208:	2204      	movs	r2, #4
 800120a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800120c:	193b      	adds	r3, r7, r4
 800120e:	2201      	movs	r2, #1
 8001210:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001212:	193b      	adds	r3, r7, r4
 8001214:	2200      	movs	r2, #0
 8001216:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001218:	193b      	adds	r3, r7, r4
 800121a:	2200      	movs	r2, #0
 800121c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800121e:	193b      	adds	r3, r7, r4
 8001220:	4a15      	ldr	r2, [pc, #84]	; (8001278 <_ZL12MX_GPIO_Initv+0xdc>)
 8001222:	0019      	movs	r1, r3
 8001224:	0010      	movs	r0, r2
 8001226:	f001 fa7f 	bl	8002728 <HAL_GPIO_Init>

  /*Configure GPIO pin : SW1_Pin */
  GPIO_InitStruct.Pin = SW1_Pin;
 800122a:	193b      	adds	r3, r7, r4
 800122c:	2280      	movs	r2, #128	; 0x80
 800122e:	0152      	lsls	r2, r2, #5
 8001230:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001232:	193b      	adds	r3, r7, r4
 8001234:	2200      	movs	r2, #0
 8001236:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001238:	193b      	adds	r3, r7, r4
 800123a:	2200      	movs	r2, #0
 800123c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(SW1_GPIO_Port, &GPIO_InitStruct);
 800123e:	193a      	adds	r2, r7, r4
 8001240:	23a0      	movs	r3, #160	; 0xa0
 8001242:	05db      	lsls	r3, r3, #23
 8001244:	0011      	movs	r1, r2
 8001246:	0018      	movs	r0, r3
 8001248:	f001 fa6e 	bl	8002728 <HAL_GPIO_Init>

  /*Configure GPIO pins : SW2_Pin SW3_Pin SW4_Pin SW5_Pin */
  GPIO_InitStruct.Pin = SW2_Pin|SW3_Pin|SW4_Pin|SW5_Pin;
 800124c:	193b      	adds	r3, r7, r4
 800124e:	2278      	movs	r2, #120	; 0x78
 8001250:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001252:	193b      	adds	r3, r7, r4
 8001254:	2200      	movs	r2, #0
 8001256:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001258:	193b      	adds	r3, r7, r4
 800125a:	2200      	movs	r2, #0
 800125c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800125e:	193b      	adds	r3, r7, r4
 8001260:	4a05      	ldr	r2, [pc, #20]	; (8001278 <_ZL12MX_GPIO_Initv+0xdc>)
 8001262:	0019      	movs	r1, r3
 8001264:	0010      	movs	r0, r2
 8001266:	f001 fa5f 	bl	8002728 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800126a:	46c0      	nop			; (mov r8, r8)
 800126c:	46bd      	mov	sp, r7
 800126e:	b009      	add	sp, #36	; 0x24
 8001270:	bd90      	pop	{r4, r7, pc}
 8001272:	46c0      	nop			; (mov r8, r8)
 8001274:	40021000 	.word	0x40021000
 8001278:	50000400 	.word	0x50000400

0800127c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001280:	b672      	cpsid	i
}
 8001282:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001284:	e7fe      	b.n	8001284 <Error_Handler+0x8>
	...

08001288 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8001288:	b580      	push	{r7, lr}
 800128a:	b082      	sub	sp, #8
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
 8001290:	6039      	str	r1, [r7, #0]
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	2b01      	cmp	r3, #1
 8001296:	d115      	bne.n	80012c4 <_Z41__static_initialization_and_destruction_0ii+0x3c>
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	4a0c      	ldr	r2, [pc, #48]	; (80012cc <_Z41__static_initialization_and_destruction_0ii+0x44>)
 800129c:	4293      	cmp	r3, r2
 800129e:	d111      	bne.n	80012c4 <_Z41__static_initialization_and_destruction_0ii+0x3c>
WS2812 Neopixel(&htim3, TIM_CHANNEL_2, &hdma_tim3_ch2);
 80012a0:	4b0b      	ldr	r3, [pc, #44]	; (80012d0 <_Z41__static_initialization_and_destruction_0ii+0x48>)
 80012a2:	490c      	ldr	r1, [pc, #48]	; (80012d4 <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 80012a4:	480c      	ldr	r0, [pc, #48]	; (80012d8 <_Z41__static_initialization_and_destruction_0ii+0x50>)
 80012a6:	2204      	movs	r2, #4
 80012a8:	f000 fab4 	bl	8001814 <_ZN6WS2812C1EP17TIM_HandleTypeDefmP19__DMA_HandleTypeDef>
LED led(&Neopixel);
 80012ac:	4a0a      	ldr	r2, [pc, #40]	; (80012d8 <_Z41__static_initialization_and_destruction_0ii+0x50>)
 80012ae:	4b0b      	ldr	r3, [pc, #44]	; (80012dc <_Z41__static_initialization_and_destruction_0ii+0x54>)
 80012b0:	0011      	movs	r1, r2
 80012b2:	0018      	movs	r0, r3
 80012b4:	f7ff fbd8 	bl	8000a68 <_ZN3LEDC1EP6WS2812>
SDMA_TRANSMIT fromMother(&huart2,0);
 80012b8:	4909      	ldr	r1, [pc, #36]	; (80012e0 <_Z41__static_initialization_and_destruction_0ii+0x58>)
 80012ba:	4b0a      	ldr	r3, [pc, #40]	; (80012e4 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 80012bc:	2200      	movs	r2, #0
 80012be:	0018      	movs	r0, r3
 80012c0:	f000 f81e 	bl	8001300 <_ZN13SDMA_TRANSMITC1EP20__UART_HandleTypeDefh>
}
 80012c4:	46c0      	nop			; (mov r8, r8)
 80012c6:	46bd      	mov	sp, r7
 80012c8:	b002      	add	sp, #8
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	0000ffff 	.word	0x0000ffff
 80012d0:	20000074 	.word	0x20000074
 80012d4:	20000028 	.word	0x20000028
 80012d8:	200001c0 	.word	0x200001c0
 80012dc:	20000504 	.word	0x20000504
 80012e0:	200000d0 	.word	0x200000d0
 80012e4:	2000051c 	.word	0x2000051c

080012e8 <_GLOBAL__sub_I_htim3>:
 80012e8:	b580      	push	{r7, lr}
 80012ea:	af00      	add	r7, sp, #0
 80012ec:	4b03      	ldr	r3, [pc, #12]	; (80012fc <_GLOBAL__sub_I_htim3+0x14>)
 80012ee:	0019      	movs	r1, r3
 80012f0:	2001      	movs	r0, #1
 80012f2:	f7ff ffc9 	bl	8001288 <_Z41__static_initialization_and_destruction_0ii>
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	46c0      	nop			; (mov r8, r8)
 80012fc:	0000ffff 	.word	0x0000ffff

08001300 <_ZN13SDMA_TRANSMITC1EP20__UART_HandleTypeDefh>:

#include "sdma_transmit.h"

SDMA_TRANSMIT::SDMA_TRANSMIT(UART_HandleTypeDef* uart, uint8_t id){
 8001300:	b580      	push	{r7, lr}
 8001302:	b084      	sub	sp, #16
 8001304:	af00      	add	r7, sp, #0
 8001306:	60f8      	str	r0, [r7, #12]
 8001308:	60b9      	str	r1, [r7, #8]
 800130a:	1dfb      	adds	r3, r7, #7
 800130c:	701a      	strb	r2, [r3, #0]
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	2280      	movs	r2, #128	; 0x80
 8001312:	2100      	movs	r1, #0
 8001314:	5099      	str	r1, [r3, r2]
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	2284      	movs	r2, #132	; 0x84
 800131a:	2100      	movs	r1, #0
 800131c:	5499      	strb	r1, [r3, r2]
    UART = uart;
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	2190      	movs	r1, #144	; 0x90
 8001322:	68ba      	ldr	r2, [r7, #8]
 8001324:	505a      	str	r2, [r3, r1]
    ID = id;
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	1dfa      	adds	r2, r7, #7
 800132a:	2185      	movs	r1, #133	; 0x85
 800132c:	7812      	ldrb	r2, [r2, #0]
 800132e:	545a      	strb	r2, [r3, r1]
}
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	0018      	movs	r0, r3
 8001334:	46bd      	mov	sp, r7
 8001336:	b004      	add	sp, #16
 8001338:	bd80      	pop	{r7, pc}

0800133a <_ZN13SDMA_TRANSMIT9begin_dmaEv>:

void SDMA_TRANSMIT::begin_dma(){
 800133a:	b580      	push	{r7, lr}
 800133c:	b082      	sub	sp, #8
 800133e:	af00      	add	r7, sp, #0
 8001340:	6078      	str	r0, [r7, #4]
    HAL_UART_Receive_DMA(UART, rxBuf, sizeof(rxBuf));
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	2290      	movs	r2, #144	; 0x90
 8001346:	589b      	ldr	r3, [r3, r2]
 8001348:	6879      	ldr	r1, [r7, #4]
 800134a:	2280      	movs	r2, #128	; 0x80
 800134c:	0018      	movs	r0, r3
 800134e:	f003 fb5d 	bl	8004a0c <HAL_UART_Receive_DMA>
    HAL_Delay(1);
 8001352:	2001      	movs	r0, #1
 8001354:	f000 fe2a 	bl	8001fac <HAL_Delay>
}
 8001358:	46c0      	nop			; (mov r8, r8)
 800135a:	46bd      	mov	sp, r7
 800135c:	b002      	add	sp, #8
 800135e:	bd80      	pop	{r7, pc}

08001360 <_ZN13SDMA_TRANSMIT9check_bufEv>:

void SDMA_TRANSMIT::check_buf(){
 8001360:	b580      	push	{r7, lr}
 8001362:	b08a      	sub	sp, #40	; 0x28
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
	index = UART->hdmarx->Instance->CNDTR;//
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	2290      	movs	r2, #144	; 0x90
 800136c:	589b      	ldr	r3, [r3, r2]
 800136e:	2280      	movs	r2, #128	; 0x80
 8001370:	589b      	ldr	r3, [r3, r2]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	685b      	ldr	r3, [r3, #4]
 8001376:	0019      	movs	r1, r3
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	2294      	movs	r2, #148	; 0x94
 800137c:	5099      	str	r1, [r3, r2]
 	index = sizeof(rxBuf) - index;//
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	2294      	movs	r2, #148	; 0x94
 8001382:	589b      	ldr	r3, [r3, r2]
 8001384:	001a      	movs	r2, r3
 8001386:	2380      	movs	r3, #128	; 0x80
 8001388:	1a9b      	subs	r3, r3, r2
 800138a:	0019      	movs	r1, r3
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	2294      	movs	r2, #148	; 0x94
 8001390:	5099      	str	r1, [r3, r2]

 	int check_buf_point = index - 19;
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	2294      	movs	r2, #148	; 0x94
 8001396:	589b      	ldr	r3, [r3, r2]
 8001398:	3b13      	subs	r3, #19
 800139a:	627b      	str	r3, [r7, #36]	; 0x24
 	if(check_buf_point < 0){check_buf_point = check_buf_point + sizeof(rxBuf);}
 800139c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800139e:	2b00      	cmp	r3, #0
 80013a0:	da02      	bge.n	80013a8 <_ZN13SDMA_TRANSMIT9check_bufEv+0x48>
 80013a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013a4:	3380      	adds	r3, #128	; 0x80
 80013a6:	627b      	str	r3, [r7, #36]	; 0x24
 	//()

	while(1){
		readData = rxBuf[check_buf_point];
 80013a8:	687a      	ldr	r2, [r7, #4]
 80013aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013ac:	18d3      	adds	r3, r2, r3
 80013ae:	7819      	ldrb	r1, [r3, #0]
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	2284      	movs	r2, #132	; 0x84
 80013b4:	5499      	strb	r1, [r3, r2]
		if(readData == 220+ID){
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	2284      	movs	r2, #132	; 0x84
 80013ba:	5c9b      	ldrb	r3, [r3, r2]
 80013bc:	0019      	movs	r1, r3
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	2285      	movs	r2, #133	; 0x85
 80013c2:	5c9b      	ldrb	r3, [r3, r2]
 80013c4:	33dc      	adds	r3, #220	; 0xdc
 80013c6:	4299      	cmp	r1, r3
 80013c8:	d11e      	bne.n	8001408 <_ZN13SDMA_TRANSMIT9check_bufEv+0xa8>
			for(int i=1; i<9; i++){
 80013ca:	2301      	movs	r3, #1
 80013cc:	623b      	str	r3, [r7, #32]
 80013ce:	6a3b      	ldr	r3, [r7, #32]
 80013d0:	2b08      	cmp	r3, #8
 80013d2:	dc29      	bgt.n	8001428 <_ZN13SDMA_TRANSMIT9check_bufEv+0xc8>
				int read_buf_point = check_buf_point + i;
 80013d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80013d6:	6a3b      	ldr	r3, [r7, #32]
 80013d8:	18d3      	adds	r3, r2, r3
 80013da:	61fb      	str	r3, [r7, #28]
				if(read_buf_point>sizeof(rxBuf)-1){read_buf_point = read_buf_point - sizeof(rxBuf);}
 80013dc:	69fb      	ldr	r3, [r7, #28]
 80013de:	2b7f      	cmp	r3, #127	; 0x7f
 80013e0:	d902      	bls.n	80013e8 <_ZN13SDMA_TRANSMIT9check_bufEv+0x88>
 80013e2:	69fb      	ldr	r3, [r7, #28]
 80013e4:	3b80      	subs	r3, #128	; 0x80
 80013e6:	61fb      	str	r3, [r7, #28]
				rcvBuf[i-1] = rxBuf[read_buf_point];
 80013e8:	6a3b      	ldr	r3, [r7, #32]
 80013ea:	3b01      	subs	r3, #1
 80013ec:	6879      	ldr	r1, [r7, #4]
 80013ee:	69fa      	ldr	r2, [r7, #28]
 80013f0:	188a      	adds	r2, r1, r2
 80013f2:	7810      	ldrb	r0, [r2, #0]
 80013f4:	687a      	ldr	r2, [r7, #4]
 80013f6:	2186      	movs	r1, #134	; 0x86
 80013f8:	18d3      	adds	r3, r2, r3
 80013fa:	185b      	adds	r3, r3, r1
 80013fc:	1c02      	adds	r2, r0, #0
 80013fe:	701a      	strb	r2, [r3, #0]
			for(int i=1; i<9; i++){
 8001400:	6a3b      	ldr	r3, [r7, #32]
 8001402:	3301      	adds	r3, #1
 8001404:	623b      	str	r3, [r7, #32]
 8001406:	e7e2      	b.n	80013ce <_ZN13SDMA_TRANSMIT9check_bufEv+0x6e>
			}
			break;
		}
		check_buf_point++;
 8001408:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800140a:	3301      	adds	r3, #1
 800140c:	627b      	str	r3, [r7, #36]	; 0x24
		if(check_buf_point>sizeof(rxBuf)-1){check_buf_point = check_buf_point - sizeof(rxBuf);}
 800140e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001410:	2b7f      	cmp	r3, #127	; 0x7f
 8001412:	d902      	bls.n	800141a <_ZN13SDMA_TRANSMIT9check_bufEv+0xba>
 8001414:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001416:	3b80      	subs	r3, #128	; 0x80
 8001418:	627b      	str	r3, [r7, #36]	; 0x24
		if(check_buf_point==index){break;}
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	2294      	movs	r2, #148	; 0x94
 800141e:	589b      	ldr	r3, [r3, r2]
 8001420:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001422:	429a      	cmp	r2, r3
 8001424:	d002      	beq.n	800142c <_ZN13SDMA_TRANSMIT9check_bufEv+0xcc>
	}
 8001426:	e7bf      	b.n	80013a8 <_ZN13SDMA_TRANSMIT9check_bufEv+0x48>
			break;
 8001428:	46c0      	nop			; (mov r8, r8)
 800142a:	e000      	b.n	800142e <_ZN13SDMA_TRANSMIT9check_bufEv+0xce>
		if(check_buf_point==index){break;}
 800142c:	46c0      	nop			; (mov r8, r8)

 	travel_x = 0; int hyaku = 1;
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	2298      	movs	r2, #152	; 0x98
 8001432:	2100      	movs	r1, #0
 8001434:	5099      	str	r1, [r3, r2]
 8001436:	2301      	movs	r3, #1
 8001438:	61bb      	str	r3, [r7, #24]
	for(int i = 0; i <2 ; i++){
 800143a:	2300      	movs	r3, #0
 800143c:	617b      	str	r3, [r7, #20]
 800143e:	697b      	ldr	r3, [r7, #20]
 8001440:	2b01      	cmp	r3, #1
 8001442:	dc17      	bgt.n	8001474 <_ZN13SDMA_TRANSMIT9check_bufEv+0x114>
		travel_x = travel_x + (rcvBuf[i]*hyaku);
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	2298      	movs	r2, #152	; 0x98
 8001448:	589a      	ldr	r2, [r3, r2]
 800144a:	6879      	ldr	r1, [r7, #4]
 800144c:	2086      	movs	r0, #134	; 0x86
 800144e:	697b      	ldr	r3, [r7, #20]
 8001450:	18cb      	adds	r3, r1, r3
 8001452:	181b      	adds	r3, r3, r0
 8001454:	781b      	ldrb	r3, [r3, #0]
 8001456:	0019      	movs	r1, r3
 8001458:	69bb      	ldr	r3, [r7, #24]
 800145a:	434b      	muls	r3, r1
 800145c:	18d2      	adds	r2, r2, r3
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	2198      	movs	r1, #152	; 0x98
 8001462:	505a      	str	r2, [r3, r1]
		hyaku = hyaku*100;
 8001464:	69bb      	ldr	r3, [r7, #24]
 8001466:	2264      	movs	r2, #100	; 0x64
 8001468:	4353      	muls	r3, r2
 800146a:	61bb      	str	r3, [r7, #24]
	for(int i = 0; i <2 ; i++){
 800146c:	697b      	ldr	r3, [r7, #20]
 800146e:	3301      	adds	r3, #1
 8001470:	617b      	str	r3, [r7, #20]
 8001472:	e7e4      	b.n	800143e <_ZN13SDMA_TRANSMIT9check_bufEv+0xde>
	}
	travel_x -= 5000;
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	2298      	movs	r2, #152	; 0x98
 8001478:	589b      	ldr	r3, [r3, r2]
 800147a:	4a36      	ldr	r2, [pc, #216]	; (8001554 <_ZN13SDMA_TRANSMIT9check_bufEv+0x1f4>)
 800147c:	189a      	adds	r2, r3, r2
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	2198      	movs	r1, #152	; 0x98
 8001482:	505a      	str	r2, [r3, r1]

	circle_x = 0; hyaku = 1;
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	229c      	movs	r2, #156	; 0x9c
 8001488:	2100      	movs	r1, #0
 800148a:	5099      	str	r1, [r3, r2]
 800148c:	2301      	movs	r3, #1
 800148e:	61bb      	str	r3, [r7, #24]
	for(int i = 2; i <4 ; i++){
 8001490:	2302      	movs	r3, #2
 8001492:	613b      	str	r3, [r7, #16]
 8001494:	693b      	ldr	r3, [r7, #16]
 8001496:	2b03      	cmp	r3, #3
 8001498:	dc17      	bgt.n	80014ca <_ZN13SDMA_TRANSMIT9check_bufEv+0x16a>
		circle_x = circle_x + (rcvBuf[i]*hyaku);
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	229c      	movs	r2, #156	; 0x9c
 800149e:	589a      	ldr	r2, [r3, r2]
 80014a0:	6879      	ldr	r1, [r7, #4]
 80014a2:	2086      	movs	r0, #134	; 0x86
 80014a4:	693b      	ldr	r3, [r7, #16]
 80014a6:	18cb      	adds	r3, r1, r3
 80014a8:	181b      	adds	r3, r3, r0
 80014aa:	781b      	ldrb	r3, [r3, #0]
 80014ac:	0019      	movs	r1, r3
 80014ae:	69bb      	ldr	r3, [r7, #24]
 80014b0:	434b      	muls	r3, r1
 80014b2:	18d2      	adds	r2, r2, r3
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	219c      	movs	r1, #156	; 0x9c
 80014b8:	505a      	str	r2, [r3, r1]
		hyaku = hyaku*100;
 80014ba:	69bb      	ldr	r3, [r7, #24]
 80014bc:	2264      	movs	r2, #100	; 0x64
 80014be:	4353      	muls	r3, r2
 80014c0:	61bb      	str	r3, [r7, #24]
	for(int i = 2; i <4 ; i++){
 80014c2:	693b      	ldr	r3, [r7, #16]
 80014c4:	3301      	adds	r3, #1
 80014c6:	613b      	str	r3, [r7, #16]
 80014c8:	e7e4      	b.n	8001494 <_ZN13SDMA_TRANSMIT9check_bufEv+0x134>
	}
	circle_x -= 5000;
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	229c      	movs	r2, #156	; 0x9c
 80014ce:	589b      	ldr	r3, [r3, r2]
 80014d0:	4a20      	ldr	r2, [pc, #128]	; (8001554 <_ZN13SDMA_TRANSMIT9check_bufEv+0x1f4>)
 80014d2:	189a      	adds	r2, r3, r2
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	219c      	movs	r1, #156	; 0x9c
 80014d8:	505a      	str	r2, [r3, r1]

	circle_z = 0; hyaku = 1;
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	22a0      	movs	r2, #160	; 0xa0
 80014de:	2100      	movs	r1, #0
 80014e0:	5099      	str	r1, [r3, r2]
 80014e2:	2301      	movs	r3, #1
 80014e4:	61bb      	str	r3, [r7, #24]
	for(int i = 4; i <6 ; i++){
 80014e6:	2304      	movs	r3, #4
 80014e8:	60fb      	str	r3, [r7, #12]
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	2b05      	cmp	r3, #5
 80014ee:	dc17      	bgt.n	8001520 <_ZN13SDMA_TRANSMIT9check_bufEv+0x1c0>
		circle_z = circle_z + (rcvBuf[i]*hyaku);
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	22a0      	movs	r2, #160	; 0xa0
 80014f4:	589a      	ldr	r2, [r3, r2]
 80014f6:	6879      	ldr	r1, [r7, #4]
 80014f8:	2086      	movs	r0, #134	; 0x86
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	18cb      	adds	r3, r1, r3
 80014fe:	181b      	adds	r3, r3, r0
 8001500:	781b      	ldrb	r3, [r3, #0]
 8001502:	0019      	movs	r1, r3
 8001504:	69bb      	ldr	r3, [r7, #24]
 8001506:	434b      	muls	r3, r1
 8001508:	18d2      	adds	r2, r2, r3
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	21a0      	movs	r1, #160	; 0xa0
 800150e:	505a      	str	r2, [r3, r1]
		hyaku = hyaku*100;
 8001510:	69bb      	ldr	r3, [r7, #24]
 8001512:	2264      	movs	r2, #100	; 0x64
 8001514:	4353      	muls	r3, r2
 8001516:	61bb      	str	r3, [r7, #24]
	for(int i = 4; i <6 ; i++){
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	3301      	adds	r3, #1
 800151c:	60fb      	str	r3, [r7, #12]
 800151e:	e7e4      	b.n	80014ea <_ZN13SDMA_TRANSMIT9check_bufEv+0x18a>
	}
	circle_z -= 5000;
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	22a0      	movs	r2, #160	; 0xa0
 8001524:	589b      	ldr	r3, [r3, r2]
 8001526:	4a0b      	ldr	r2, [pc, #44]	; (8001554 <_ZN13SDMA_TRANSMIT9check_bufEv+0x1f4>)
 8001528:	189a      	adds	r2, r3, r2
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	21a0      	movs	r1, #160	; 0xa0
 800152e:	505a      	str	r2, [r3, r1]

	radius = rcvBuf[6];
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	228c      	movs	r2, #140	; 0x8c
 8001534:	5c99      	ldrb	r1, [r3, r2]
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	22a4      	movs	r2, #164	; 0xa4
 800153a:	5499      	strb	r1, [r3, r2]
	in_hue = rcvBuf[7];
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	228d      	movs	r2, #141	; 0x8d
 8001540:	5c9b      	ldrb	r3, [r3, r2]
 8001542:	0019      	movs	r1, r3
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	22a8      	movs	r2, #168	; 0xa8
 8001548:	5099      	str	r1, [r3, r2]

}
 800154a:	46c0      	nop			; (mov r8, r8)
 800154c:	46bd      	mov	sp, r7
 800154e:	b00a      	add	sp, #40	; 0x28
 8001550:	bd80      	pop	{r7, pc}
 8001552:	46c0      	nop			; (mov r8, r8)
 8001554:	ffffec78 	.word	0xffffec78

08001558 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b082      	sub	sp, #8
 800155c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800155e:	4b0f      	ldr	r3, [pc, #60]	; (800159c <HAL_MspInit+0x44>)
 8001560:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001562:	4b0e      	ldr	r3, [pc, #56]	; (800159c <HAL_MspInit+0x44>)
 8001564:	2101      	movs	r1, #1
 8001566:	430a      	orrs	r2, r1
 8001568:	641a      	str	r2, [r3, #64]	; 0x40
 800156a:	4b0c      	ldr	r3, [pc, #48]	; (800159c <HAL_MspInit+0x44>)
 800156c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800156e:	2201      	movs	r2, #1
 8001570:	4013      	ands	r3, r2
 8001572:	607b      	str	r3, [r7, #4]
 8001574:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001576:	4b09      	ldr	r3, [pc, #36]	; (800159c <HAL_MspInit+0x44>)
 8001578:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800157a:	4b08      	ldr	r3, [pc, #32]	; (800159c <HAL_MspInit+0x44>)
 800157c:	2180      	movs	r1, #128	; 0x80
 800157e:	0549      	lsls	r1, r1, #21
 8001580:	430a      	orrs	r2, r1
 8001582:	63da      	str	r2, [r3, #60]	; 0x3c
 8001584:	4b05      	ldr	r3, [pc, #20]	; (800159c <HAL_MspInit+0x44>)
 8001586:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001588:	2380      	movs	r3, #128	; 0x80
 800158a:	055b      	lsls	r3, r3, #21
 800158c:	4013      	ands	r3, r2
 800158e:	603b      	str	r3, [r7, #0]
 8001590:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001592:	46c0      	nop			; (mov r8, r8)
 8001594:	46bd      	mov	sp, r7
 8001596:	b002      	add	sp, #8
 8001598:	bd80      	pop	{r7, pc}
 800159a:	46c0      	nop			; (mov r8, r8)
 800159c:	40021000 	.word	0x40021000

080015a0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b084      	sub	sp, #16
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4a1e      	ldr	r2, [pc, #120]	; (8001628 <HAL_TIM_Base_MspInit+0x88>)
 80015ae:	4293      	cmp	r3, r2
 80015b0:	d136      	bne.n	8001620 <HAL_TIM_Base_MspInit+0x80>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80015b2:	4b1e      	ldr	r3, [pc, #120]	; (800162c <HAL_TIM_Base_MspInit+0x8c>)
 80015b4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80015b6:	4b1d      	ldr	r3, [pc, #116]	; (800162c <HAL_TIM_Base_MspInit+0x8c>)
 80015b8:	2102      	movs	r1, #2
 80015ba:	430a      	orrs	r2, r1
 80015bc:	63da      	str	r2, [r3, #60]	; 0x3c
 80015be:	4b1b      	ldr	r3, [pc, #108]	; (800162c <HAL_TIM_Base_MspInit+0x8c>)
 80015c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80015c2:	2202      	movs	r2, #2
 80015c4:	4013      	ands	r3, r2
 80015c6:	60fb      	str	r3, [r7, #12]
 80015c8:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 DMA Init */
    /* TIM3_CH2 Init */
    hdma_tim3_ch2.Instance = DMA1_Channel2;
 80015ca:	4b19      	ldr	r3, [pc, #100]	; (8001630 <HAL_TIM_Base_MspInit+0x90>)
 80015cc:	4a19      	ldr	r2, [pc, #100]	; (8001634 <HAL_TIM_Base_MspInit+0x94>)
 80015ce:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch2.Init.Request = DMA_REQUEST_TIM3_CH2;
 80015d0:	4b17      	ldr	r3, [pc, #92]	; (8001630 <HAL_TIM_Base_MspInit+0x90>)
 80015d2:	2221      	movs	r2, #33	; 0x21
 80015d4:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80015d6:	4b16      	ldr	r3, [pc, #88]	; (8001630 <HAL_TIM_Base_MspInit+0x90>)
 80015d8:	2210      	movs	r2, #16
 80015da:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 80015dc:	4b14      	ldr	r3, [pc, #80]	; (8001630 <HAL_TIM_Base_MspInit+0x90>)
 80015de:	2200      	movs	r2, #0
 80015e0:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch2.Init.MemInc = DMA_MINC_ENABLE;
 80015e2:	4b13      	ldr	r3, [pc, #76]	; (8001630 <HAL_TIM_Base_MspInit+0x90>)
 80015e4:	2280      	movs	r2, #128	; 0x80
 80015e6:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80015e8:	4b11      	ldr	r3, [pc, #68]	; (8001630 <HAL_TIM_Base_MspInit+0x90>)
 80015ea:	2280      	movs	r2, #128	; 0x80
 80015ec:	0092      	lsls	r2, r2, #2
 80015ee:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80015f0:	4b0f      	ldr	r3, [pc, #60]	; (8001630 <HAL_TIM_Base_MspInit+0x90>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch2.Init.Mode = DMA_CIRCULAR;
 80015f6:	4b0e      	ldr	r3, [pc, #56]	; (8001630 <HAL_TIM_Base_MspInit+0x90>)
 80015f8:	2220      	movs	r2, #32
 80015fa:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch2.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80015fc:	4b0c      	ldr	r3, [pc, #48]	; (8001630 <HAL_TIM_Base_MspInit+0x90>)
 80015fe:	22c0      	movs	r2, #192	; 0xc0
 8001600:	0192      	lsls	r2, r2, #6
 8001602:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim3_ch2) != HAL_OK)
 8001604:	4b0a      	ldr	r3, [pc, #40]	; (8001630 <HAL_TIM_Base_MspInit+0x90>)
 8001606:	0018      	movs	r0, r3
 8001608:	f000 fdd2 	bl	80021b0 <HAL_DMA_Init>
 800160c:	1e03      	subs	r3, r0, #0
 800160e:	d001      	beq.n	8001614 <HAL_TIM_Base_MspInit+0x74>
    {
      Error_Handler();
 8001610:	f7ff fe34 	bl	800127c <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim3_ch2);
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	4a06      	ldr	r2, [pc, #24]	; (8001630 <HAL_TIM_Base_MspInit+0x90>)
 8001618:	629a      	str	r2, [r3, #40]	; 0x28
 800161a:	4b05      	ldr	r3, [pc, #20]	; (8001630 <HAL_TIM_Base_MspInit+0x90>)
 800161c:	687a      	ldr	r2, [r7, #4]
 800161e:	629a      	str	r2, [r3, #40]	; 0x28
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001620:	46c0      	nop			; (mov r8, r8)
 8001622:	46bd      	mov	sp, r7
 8001624:	b004      	add	sp, #16
 8001626:	bd80      	pop	{r7, pc}
 8001628:	40000400 	.word	0x40000400
 800162c:	40021000 	.word	0x40021000
 8001630:	20000074 	.word	0x20000074
 8001634:	4002001c 	.word	0x4002001c

08001638 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001638:	b590      	push	{r4, r7, lr}
 800163a:	b089      	sub	sp, #36	; 0x24
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001640:	240c      	movs	r4, #12
 8001642:	193b      	adds	r3, r7, r4
 8001644:	0018      	movs	r0, r3
 8001646:	2314      	movs	r3, #20
 8001648:	001a      	movs	r2, r3
 800164a:	2100      	movs	r1, #0
 800164c:	f003 fffc 	bl	8005648 <memset>
  if(htim->Instance==TIM3)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	4a14      	ldr	r2, [pc, #80]	; (80016a8 <HAL_TIM_MspPostInit+0x70>)
 8001656:	4293      	cmp	r3, r2
 8001658:	d122      	bne.n	80016a0 <HAL_TIM_MspPostInit+0x68>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800165a:	4b14      	ldr	r3, [pc, #80]	; (80016ac <HAL_TIM_MspPostInit+0x74>)
 800165c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800165e:	4b13      	ldr	r3, [pc, #76]	; (80016ac <HAL_TIM_MspPostInit+0x74>)
 8001660:	2101      	movs	r1, #1
 8001662:	430a      	orrs	r2, r1
 8001664:	635a      	str	r2, [r3, #52]	; 0x34
 8001666:	4b11      	ldr	r3, [pc, #68]	; (80016ac <HAL_TIM_MspPostInit+0x74>)
 8001668:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800166a:	2201      	movs	r2, #1
 800166c:	4013      	ands	r3, r2
 800166e:	60bb      	str	r3, [r7, #8]
 8001670:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001672:	0021      	movs	r1, r4
 8001674:	187b      	adds	r3, r7, r1
 8001676:	2280      	movs	r2, #128	; 0x80
 8001678:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800167a:	187b      	adds	r3, r7, r1
 800167c:	2202      	movs	r2, #2
 800167e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001680:	187b      	adds	r3, r7, r1
 8001682:	2200      	movs	r2, #0
 8001684:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001686:	187b      	adds	r3, r7, r1
 8001688:	2200      	movs	r2, #0
 800168a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 800168c:	187b      	adds	r3, r7, r1
 800168e:	2201      	movs	r2, #1
 8001690:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001692:	187a      	adds	r2, r7, r1
 8001694:	23a0      	movs	r3, #160	; 0xa0
 8001696:	05db      	lsls	r3, r3, #23
 8001698:	0011      	movs	r1, r2
 800169a:	0018      	movs	r0, r3
 800169c:	f001 f844 	bl	8002728 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80016a0:	46c0      	nop			; (mov r8, r8)
 80016a2:	46bd      	mov	sp, r7
 80016a4:	b009      	add	sp, #36	; 0x24
 80016a6:	bd90      	pop	{r4, r7, pc}
 80016a8:	40000400 	.word	0x40000400
 80016ac:	40021000 	.word	0x40021000

080016b0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80016b0:	b590      	push	{r4, r7, lr}
 80016b2:	b08b      	sub	sp, #44	; 0x2c
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016b8:	2414      	movs	r4, #20
 80016ba:	193b      	adds	r3, r7, r4
 80016bc:	0018      	movs	r0, r3
 80016be:	2314      	movs	r3, #20
 80016c0:	001a      	movs	r2, r3
 80016c2:	2100      	movs	r1, #0
 80016c4:	f003 ffc0 	bl	8005648 <memset>
  if(huart->Instance==USART2)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	4a31      	ldr	r2, [pc, #196]	; (8001794 <HAL_UART_MspInit+0xe4>)
 80016ce:	4293      	cmp	r3, r2
 80016d0:	d15b      	bne.n	800178a <HAL_UART_MspInit+0xda>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80016d2:	4b31      	ldr	r3, [pc, #196]	; (8001798 <HAL_UART_MspInit+0xe8>)
 80016d4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80016d6:	4b30      	ldr	r3, [pc, #192]	; (8001798 <HAL_UART_MspInit+0xe8>)
 80016d8:	2180      	movs	r1, #128	; 0x80
 80016da:	0289      	lsls	r1, r1, #10
 80016dc:	430a      	orrs	r2, r1
 80016de:	63da      	str	r2, [r3, #60]	; 0x3c
 80016e0:	4b2d      	ldr	r3, [pc, #180]	; (8001798 <HAL_UART_MspInit+0xe8>)
 80016e2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80016e4:	2380      	movs	r3, #128	; 0x80
 80016e6:	029b      	lsls	r3, r3, #10
 80016e8:	4013      	ands	r3, r2
 80016ea:	613b      	str	r3, [r7, #16]
 80016ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016ee:	4b2a      	ldr	r3, [pc, #168]	; (8001798 <HAL_UART_MspInit+0xe8>)
 80016f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80016f2:	4b29      	ldr	r3, [pc, #164]	; (8001798 <HAL_UART_MspInit+0xe8>)
 80016f4:	2101      	movs	r1, #1
 80016f6:	430a      	orrs	r2, r1
 80016f8:	635a      	str	r2, [r3, #52]	; 0x34
 80016fa:	4b27      	ldr	r3, [pc, #156]	; (8001798 <HAL_UART_MspInit+0xe8>)
 80016fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80016fe:	2201      	movs	r2, #1
 8001700:	4013      	ands	r3, r2
 8001702:	60fb      	str	r3, [r7, #12]
 8001704:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_15;
 8001706:	0021      	movs	r1, r4
 8001708:	187b      	adds	r3, r7, r1
 800170a:	4a24      	ldr	r2, [pc, #144]	; (800179c <HAL_UART_MspInit+0xec>)
 800170c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800170e:	187b      	adds	r3, r7, r1
 8001710:	2202      	movs	r2, #2
 8001712:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001714:	187b      	adds	r3, r7, r1
 8001716:	2200      	movs	r2, #0
 8001718:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800171a:	187b      	adds	r3, r7, r1
 800171c:	2200      	movs	r2, #0
 800171e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001720:	187b      	adds	r3, r7, r1
 8001722:	2201      	movs	r2, #1
 8001724:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001726:	187a      	adds	r2, r7, r1
 8001728:	23a0      	movs	r3, #160	; 0xa0
 800172a:	05db      	lsls	r3, r3, #23
 800172c:	0011      	movs	r1, r2
 800172e:	0018      	movs	r0, r3
 8001730:	f000 fffa 	bl	8002728 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel1;
 8001734:	4b1a      	ldr	r3, [pc, #104]	; (80017a0 <HAL_UART_MspInit+0xf0>)
 8001736:	4a1b      	ldr	r2, [pc, #108]	; (80017a4 <HAL_UART_MspInit+0xf4>)
 8001738:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 800173a:	4b19      	ldr	r3, [pc, #100]	; (80017a0 <HAL_UART_MspInit+0xf0>)
 800173c:	2234      	movs	r2, #52	; 0x34
 800173e:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001740:	4b17      	ldr	r3, [pc, #92]	; (80017a0 <HAL_UART_MspInit+0xf0>)
 8001742:	2200      	movs	r2, #0
 8001744:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001746:	4b16      	ldr	r3, [pc, #88]	; (80017a0 <HAL_UART_MspInit+0xf0>)
 8001748:	2200      	movs	r2, #0
 800174a:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800174c:	4b14      	ldr	r3, [pc, #80]	; (80017a0 <HAL_UART_MspInit+0xf0>)
 800174e:	2280      	movs	r2, #128	; 0x80
 8001750:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001752:	4b13      	ldr	r3, [pc, #76]	; (80017a0 <HAL_UART_MspInit+0xf0>)
 8001754:	2200      	movs	r2, #0
 8001756:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001758:	4b11      	ldr	r3, [pc, #68]	; (80017a0 <HAL_UART_MspInit+0xf0>)
 800175a:	2200      	movs	r2, #0
 800175c:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 800175e:	4b10      	ldr	r3, [pc, #64]	; (80017a0 <HAL_UART_MspInit+0xf0>)
 8001760:	2220      	movs	r2, #32
 8001762:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8001764:	4b0e      	ldr	r3, [pc, #56]	; (80017a0 <HAL_UART_MspInit+0xf0>)
 8001766:	2280      	movs	r2, #128	; 0x80
 8001768:	0192      	lsls	r2, r2, #6
 800176a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800176c:	4b0c      	ldr	r3, [pc, #48]	; (80017a0 <HAL_UART_MspInit+0xf0>)
 800176e:	0018      	movs	r0, r3
 8001770:	f000 fd1e 	bl	80021b0 <HAL_DMA_Init>
 8001774:	1e03      	subs	r3, r0, #0
 8001776:	d001      	beq.n	800177c <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8001778:	f7ff fd80 	bl	800127c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	2180      	movs	r1, #128	; 0x80
 8001780:	4a07      	ldr	r2, [pc, #28]	; (80017a0 <HAL_UART_MspInit+0xf0>)
 8001782:	505a      	str	r2, [r3, r1]
 8001784:	4b06      	ldr	r3, [pc, #24]	; (80017a0 <HAL_UART_MspInit+0xf0>)
 8001786:	687a      	ldr	r2, [r7, #4]
 8001788:	629a      	str	r2, [r3, #40]	; 0x28
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800178a:	46c0      	nop			; (mov r8, r8)
 800178c:	46bd      	mov	sp, r7
 800178e:	b00b      	add	sp, #44	; 0x2c
 8001790:	bd90      	pop	{r4, r7, pc}
 8001792:	46c0      	nop			; (mov r8, r8)
 8001794:	40004400 	.word	0x40004400
 8001798:	40021000 	.word	0x40021000
 800179c:	00008004 	.word	0x00008004
 80017a0:	20000164 	.word	0x20000164
 80017a4:	40020008 	.word	0x40020008

080017a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80017ac:	e7fe      	b.n	80017ac <NMI_Handler+0x4>

080017ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017ae:	b580      	push	{r7, lr}
 80017b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017b2:	e7fe      	b.n	80017b2 <HardFault_Handler+0x4>

080017b4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80017b8:	46c0      	nop			; (mov r8, r8)
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}

080017be <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017be:	b580      	push	{r7, lr}
 80017c0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017c2:	46c0      	nop			; (mov r8, r8)
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}

080017c8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017cc:	f000 fbd2 	bl	8001f74 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017d0:	46c0      	nop			; (mov r8, r8)
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}
	...

080017d8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80017dc:	4b03      	ldr	r3, [pc, #12]	; (80017ec <DMA1_Channel1_IRQHandler+0x14>)
 80017de:	0018      	movs	r0, r3
 80017e0:	f000 fe60 	bl	80024a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80017e4:	46c0      	nop			; (mov r8, r8)
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	46c0      	nop			; (mov r8, r8)
 80017ec:	20000164 	.word	0x20000164

080017f0 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch2);
 80017f4:	4b03      	ldr	r3, [pc, #12]	; (8001804 <DMA1_Channel2_3_IRQHandler+0x14>)
 80017f6:	0018      	movs	r0, r3
 80017f8:	f000 fe54 	bl	80024a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 80017fc:	46c0      	nop			; (mov r8, r8)
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}
 8001802:	46c0      	nop			; (mov r8, r8)
 8001804:	20000074 	.word	0x20000074

08001808 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800180c:	46c0      	nop			; (mov r8, r8)
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}
	...

08001814 <_ZN6WS2812C1EP17TIM_HandleTypeDefmP19__DMA_HandleTypeDef>:
 *      Author: famil
 */

#include "ws2812.h"

WS2812::WS2812(TIM_HandleTypeDef* htim, uint32_t tim_channel_x, DMA_HandleTypeDef* hdma){
 8001814:	b580      	push	{r7, lr}
 8001816:	b084      	sub	sp, #16
 8001818:	af00      	add	r7, sp, #0
 800181a:	60f8      	str	r0, [r7, #12]
 800181c:	60b9      	str	r1, [r7, #8]
 800181e:	607a      	str	r2, [r7, #4]
 8001820:	603b      	str	r3, [r7, #0]
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	4a0d      	ldr	r2, [pc, #52]	; (800185c <_ZN6WS2812C1EP17TIM_HandleTypeDefmP19__DMA_HandleTypeDef+0x48>)
 8001826:	189b      	adds	r3, r3, r2
 8001828:	2230      	movs	r2, #48	; 0x30
 800182a:	2100      	movs	r1, #0
 800182c:	0018      	movs	r0, r3
 800182e:	f003 ff0b 	bl	8005648 <memset>
 8001832:	68fa      	ldr	r2, [r7, #12]
 8001834:	23d0      	movs	r3, #208	; 0xd0
 8001836:	009b      	lsls	r3, r3, #2
 8001838:	2100      	movs	r1, #0
 800183a:	50d1      	str	r1, [r2, r3]
    HTIM = htim;
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	68ba      	ldr	r2, [r7, #8]
 8001840:	605a      	str	r2, [r3, #4]
    TIM_CHANNEL_X = tim_channel_x;
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	b2da      	uxtb	r2, r3
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	701a      	strb	r2, [r3, #0]
    HDMA =hdma;
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	683a      	ldr	r2, [r7, #0]
 800184e:	609a      	str	r2, [r3, #8]
}
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	0018      	movs	r0, r3
 8001854:	46bd      	mov	sp, r7
 8001856:	b004      	add	sp, #16
 8001858:	bd80      	pop	{r7, pc}
 800185a:	46c0      	nop			; (mov r8, r8)
 800185c:	0000030f 	.word	0x0000030f

08001860 <_ZN6WS28124showEv>:


void WS2812::show(){
 8001860:	b580      	push	{r7, lr}
 8001862:	b084      	sub	sp, #16
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
    if(wr_buf_p != 0 || HDMA->State != HAL_DMA_STATE_READY){
 8001868:	687a      	ldr	r2, [r7, #4]
 800186a:	23d0      	movs	r3, #208	; 0xd0
 800186c:	009b      	lsls	r3, r3, #2
 800186e:	58d3      	ldr	r3, [r2, r3]
 8001870:	2b00      	cmp	r3, #0
 8001872:	d106      	bne.n	8001882 <_ZN6WS28124showEv+0x22>
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	689b      	ldr	r3, [r3, #8]
 8001878:	2225      	movs	r2, #37	; 0x25
 800187a:	5c9b      	ldrb	r3, [r3, r2]
 800187c:	b2db      	uxtb	r3, r3
 800187e:	2b01      	cmp	r3, #1
 8001880:	d001      	beq.n	8001886 <_ZN6WS28124showEv+0x26>
 8001882:	2301      	movs	r3, #1
 8001884:	e000      	b.n	8001888 <_ZN6WS28124showEv+0x28>
 8001886:	2300      	movs	r3, #0
 8001888:	2b00      	cmp	r3, #0
 800188a:	d023      	beq.n	80018d4 <_ZN6WS28124showEv+0x74>
        HAL_TIM_PWM_Stop_DMA(HTIM, TIM_CHANNEL_X);
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	685a      	ldr	r2, [r3, #4]
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	781b      	ldrb	r3, [r3, #0]
 8001894:	0019      	movs	r1, r3
 8001896:	0010      	movs	r0, r2
 8001898:	f002 f88e 	bl	80039b8 <HAL_TIM_PWM_Stop_DMA>
        wr_buf_p = 0;
 800189c:	687a      	ldr	r2, [r7, #4]
 800189e:	23d0      	movs	r3, #208	; 0xd0
 80018a0:	009b      	lsls	r3, r3, #2
 80018a2:	2100      	movs	r1, #0
 80018a4:	50d1      	str	r1, [r2, r3]
        for(uint8_t i=0; i <48; i++){wr_buf[i] = 0;}
 80018a6:	230f      	movs	r3, #15
 80018a8:	18fb      	adds	r3, r7, r3
 80018aa:	2200      	movs	r2, #0
 80018ac:	701a      	strb	r2, [r3, #0]
 80018ae:	200f      	movs	r0, #15
 80018b0:	183b      	adds	r3, r7, r0
 80018b2:	781b      	ldrb	r3, [r3, #0]
 80018b4:	2b2f      	cmp	r3, #47	; 0x2f
 80018b6:	d854      	bhi.n	8001962 <_ZN6WS28124showEv+0x102>
 80018b8:	183b      	adds	r3, r7, r0
 80018ba:	781b      	ldrb	r3, [r3, #0]
 80018bc:	687a      	ldr	r2, [r7, #4]
 80018be:	492b      	ldr	r1, [pc, #172]	; (800196c <_ZN6WS28124showEv+0x10c>)
 80018c0:	18d3      	adds	r3, r2, r3
 80018c2:	185b      	adds	r3, r3, r1
 80018c4:	2200      	movs	r2, #0
 80018c6:	701a      	strb	r2, [r3, #0]
 80018c8:	183b      	adds	r3, r7, r0
 80018ca:	781a      	ldrb	r2, [r3, #0]
 80018cc:	183b      	adds	r3, r7, r0
 80018ce:	3201      	adds	r2, #1
 80018d0:	701a      	strb	r2, [r3, #0]
 80018d2:	e7ec      	b.n	80018ae <_ZN6WS28124showEv+0x4e>
        return;
    }
    for(uint_fast8_t i = 0; i < 8; i++){
 80018d4:	2300      	movs	r3, #0
 80018d6:	60bb      	str	r3, [r7, #8]
 80018d8:	68bb      	ldr	r3, [r7, #8]
 80018da:	2b07      	cmp	r3, #7
 80018dc:	d832      	bhi.n	8001944 <_ZN6WS28124showEv+0xe4>
        wr_buf[i   ] = 0;
 80018de:	687a      	ldr	r2, [r7, #4]
 80018e0:	4922      	ldr	r1, [pc, #136]	; (800196c <_ZN6WS28124showEv+0x10c>)
 80018e2:	68bb      	ldr	r3, [r7, #8]
 80018e4:	18d3      	adds	r3, r2, r3
 80018e6:	185b      	adds	r3, r3, r1
 80018e8:	2200      	movs	r2, #0
 80018ea:	701a      	strb	r2, [r3, #0]
        wr_buf[i+ 8] = 0;
 80018ec:	68bb      	ldr	r3, [r7, #8]
 80018ee:	3308      	adds	r3, #8
 80018f0:	687a      	ldr	r2, [r7, #4]
 80018f2:	491e      	ldr	r1, [pc, #120]	; (800196c <_ZN6WS28124showEv+0x10c>)
 80018f4:	18d3      	adds	r3, r2, r3
 80018f6:	185b      	adds	r3, r3, r1
 80018f8:	2200      	movs	r2, #0
 80018fa:	701a      	strb	r2, [r3, #0]
        wr_buf[i+16] = 0;
 80018fc:	68bb      	ldr	r3, [r7, #8]
 80018fe:	3310      	adds	r3, #16
 8001900:	687a      	ldr	r2, [r7, #4]
 8001902:	491a      	ldr	r1, [pc, #104]	; (800196c <_ZN6WS28124showEv+0x10c>)
 8001904:	18d3      	adds	r3, r2, r3
 8001906:	185b      	adds	r3, r3, r1
 8001908:	2200      	movs	r2, #0
 800190a:	701a      	strb	r2, [r3, #0]

        wr_buf[i+24] = 0;
 800190c:	68bb      	ldr	r3, [r7, #8]
 800190e:	3318      	adds	r3, #24
 8001910:	687a      	ldr	r2, [r7, #4]
 8001912:	4916      	ldr	r1, [pc, #88]	; (800196c <_ZN6WS28124showEv+0x10c>)
 8001914:	18d3      	adds	r3, r2, r3
 8001916:	185b      	adds	r3, r3, r1
 8001918:	2200      	movs	r2, #0
 800191a:	701a      	strb	r2, [r3, #0]
        wr_buf[i+32] = 0;
 800191c:	68bb      	ldr	r3, [r7, #8]
 800191e:	3320      	adds	r3, #32
 8001920:	687a      	ldr	r2, [r7, #4]
 8001922:	4912      	ldr	r1, [pc, #72]	; (800196c <_ZN6WS28124showEv+0x10c>)
 8001924:	18d3      	adds	r3, r2, r3
 8001926:	185b      	adds	r3, r3, r1
 8001928:	2200      	movs	r2, #0
 800192a:	701a      	strb	r2, [r3, #0]
        wr_buf[i+40] = 0;
 800192c:	68bb      	ldr	r3, [r7, #8]
 800192e:	3328      	adds	r3, #40	; 0x28
 8001930:	687a      	ldr	r2, [r7, #4]
 8001932:	490e      	ldr	r1, [pc, #56]	; (800196c <_ZN6WS28124showEv+0x10c>)
 8001934:	18d3      	adds	r3, r2, r3
 8001936:	185b      	adds	r3, r3, r1
 8001938:	2200      	movs	r2, #0
 800193a:	701a      	strb	r2, [r3, #0]
    for(uint_fast8_t i = 0; i < 8; i++){
 800193c:	68bb      	ldr	r3, [r7, #8]
 800193e:	3301      	adds	r3, #1
 8001940:	60bb      	str	r3, [r7, #8]
 8001942:	e7c9      	b.n	80018d8 <_ZN6WS28124showEv+0x78>
    }
    HAL_TIM_PWM_Start_DMA(HTIM, TIM_CHANNEL_X, (uint32_t *)wr_buf, 48);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	6858      	ldr	r0, [r3, #4]
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	781b      	ldrb	r3, [r3, #0]
 800194c:	0019      	movs	r1, r3
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	4a06      	ldr	r2, [pc, #24]	; (800196c <_ZN6WS28124showEv+0x10c>)
 8001952:	189a      	adds	r2, r3, r2
 8001954:	2330      	movs	r3, #48	; 0x30
 8001956:	f001 fe41 	bl	80035dc <HAL_TIM_PWM_Start_DMA>
    HAL_Delay(8);
 800195a:	2008      	movs	r0, #8
 800195c:	f000 fb26 	bl	8001fac <HAL_Delay>
 8001960:	e000      	b.n	8001964 <_ZN6WS28124showEv+0x104>
        return;
 8001962:	46c0      	nop			; (mov r8, r8)
}
 8001964:	46bd      	mov	sp, r7
 8001966:	b004      	add	sp, #16
 8001968:	bd80      	pop	{r7, pc}
 800196a:	46c0      	nop			; (mov r8, r8)
 800196c:	0000030f 	.word	0x0000030f

08001970 <_ZN6WS28125clearEv>:

void WS2812::clear(){
 8001970:	b580      	push	{r7, lr}
 8001972:	b084      	sub	sp, #16
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
    for(int i=0; i<NUM_PIXELS; i++){
 8001978:	2300      	movs	r3, #0
 800197a:	60fb      	str	r3, [r7, #12]
 800197c:	68fa      	ldr	r2, [r7, #12]
 800197e:	2380      	movs	r3, #128	; 0x80
 8001980:	005b      	lsls	r3, r3, #1
 8001982:	429a      	cmp	r2, r3
 8001984:	dc1e      	bgt.n	80019c4 <_ZN6WS28125clearEv+0x54>
        rgb_buf[i][0]=0;
 8001986:	6879      	ldr	r1, [r7, #4]
 8001988:	68fa      	ldr	r2, [r7, #12]
 800198a:	0013      	movs	r3, r2
 800198c:	005b      	lsls	r3, r3, #1
 800198e:	189b      	adds	r3, r3, r2
 8001990:	18cb      	adds	r3, r1, r3
 8001992:	330c      	adds	r3, #12
 8001994:	2200      	movs	r2, #0
 8001996:	701a      	strb	r2, [r3, #0]
        rgb_buf[i][1]=0;
 8001998:	6879      	ldr	r1, [r7, #4]
 800199a:	68fa      	ldr	r2, [r7, #12]
 800199c:	0013      	movs	r3, r2
 800199e:	005b      	lsls	r3, r3, #1
 80019a0:	189b      	adds	r3, r3, r2
 80019a2:	18cb      	adds	r3, r1, r3
 80019a4:	330d      	adds	r3, #13
 80019a6:	2200      	movs	r2, #0
 80019a8:	701a      	strb	r2, [r3, #0]
        rgb_buf[i][2]=0;
 80019aa:	6879      	ldr	r1, [r7, #4]
 80019ac:	68fa      	ldr	r2, [r7, #12]
 80019ae:	0013      	movs	r3, r2
 80019b0:	005b      	lsls	r3, r3, #1
 80019b2:	189b      	adds	r3, r3, r2
 80019b4:	18cb      	adds	r3, r1, r3
 80019b6:	330e      	adds	r3, #14
 80019b8:	2200      	movs	r2, #0
 80019ba:	701a      	strb	r2, [r3, #0]
    for(int i=0; i<NUM_PIXELS; i++){
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	3301      	adds	r3, #1
 80019c0:	60fb      	str	r3, [r7, #12]
 80019c2:	e7db      	b.n	800197c <_ZN6WS28125clearEv+0xc>
    }
}
 80019c4:	46c0      	nop			; (mov r8, r8)
 80019c6:	46bd      	mov	sp, r7
 80019c8:	b004      	add	sp, #16
 80019ca:	bd80      	pop	{r7, pc}

080019cc <_ZN6WS28127set_hsvEhiii>:

void WS2812::set_hsv(uint8_t id, int h, int s, int v){
 80019cc:	b5b0      	push	{r4, r5, r7, lr}
 80019ce:	b08e      	sub	sp, #56	; 0x38
 80019d0:	af02      	add	r7, sp, #8
 80019d2:	60f8      	str	r0, [r7, #12]
 80019d4:	607a      	str	r2, [r7, #4]
 80019d6:	603b      	str	r3, [r7, #0]
 80019d8:	230b      	movs	r3, #11
 80019da:	18fb      	adds	r3, r7, r3
 80019dc:	1c0a      	adds	r2, r1, #0
 80019de:	701a      	strb	r2, [r3, #0]
	int r,g,b;
	if (s == 0) {
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d106      	bne.n	80019f4 <_ZN6WS28127set_hsvEhiii+0x28>
	    r = g = b = v;
 80019e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80019e8:	627b      	str	r3, [r7, #36]	; 0x24
 80019ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019ec:	62bb      	str	r3, [r7, #40]	; 0x28
 80019ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019f0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80019f2:	e077      	b.n	8001ae4 <_ZN6WS28127set_hsvEhiii+0x118>
	}else{
	    h = h * 6; // sector 0 to 5
 80019f4:	687a      	ldr	r2, [r7, #4]
 80019f6:	0013      	movs	r3, r2
 80019f8:	005b      	lsls	r3, r3, #1
 80019fa:	189b      	adds	r3, r3, r2
 80019fc:	005b      	lsls	r3, r3, #1
 80019fe:	607b      	str	r3, [r7, #4]
	    int i = h / 256;
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	da00      	bge.n	8001a08 <_ZN6WS28127set_hsvEhiii+0x3c>
 8001a06:	33ff      	adds	r3, #255	; 0xff
 8001a08:	121b      	asrs	r3, r3, #8
 8001a0a:	623b      	str	r3, [r7, #32]
	    int f = h % 256;
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	4a3f      	ldr	r2, [pc, #252]	; (8001b0c <_ZN6WS28127set_hsvEhiii+0x140>)
 8001a10:	4013      	ands	r3, r2
 8001a12:	d503      	bpl.n	8001a1c <_ZN6WS28127set_hsvEhiii+0x50>
 8001a14:	3b01      	subs	r3, #1
 8001a16:	4a3e      	ldr	r2, [pc, #248]	; (8001b10 <_ZN6WS28127set_hsvEhiii+0x144>)
 8001a18:	4313      	orrs	r3, r2
 8001a1a:	3301      	adds	r3, #1
 8001a1c:	61fb      	str	r3, [r7, #28]
	    int p = (v * (256 - s)) / 256;
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	2280      	movs	r2, #128	; 0x80
 8001a22:	0052      	lsls	r2, r2, #1
 8001a24:	1ad3      	subs	r3, r2, r3
 8001a26:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001a28:	4353      	muls	r3, r2
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	da00      	bge.n	8001a30 <_ZN6WS28127set_hsvEhiii+0x64>
 8001a2e:	33ff      	adds	r3, #255	; 0xff
 8001a30:	121b      	asrs	r3, r3, #8
 8001a32:	61bb      	str	r3, [r7, #24]
	    int q = (v * (256 - (s * f) / 256)) / 256;
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	69fa      	ldr	r2, [r7, #28]
 8001a38:	4353      	muls	r3, r2
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	da00      	bge.n	8001a40 <_ZN6WS28127set_hsvEhiii+0x74>
 8001a3e:	33ff      	adds	r3, #255	; 0xff
 8001a40:	121b      	asrs	r3, r3, #8
 8001a42:	425b      	negs	r3, r3
 8001a44:	3301      	adds	r3, #1
 8001a46:	33ff      	adds	r3, #255	; 0xff
 8001a48:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001a4a:	4353      	muls	r3, r2
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	da00      	bge.n	8001a52 <_ZN6WS28127set_hsvEhiii+0x86>
 8001a50:	33ff      	adds	r3, #255	; 0xff
 8001a52:	121b      	asrs	r3, r3, #8
 8001a54:	617b      	str	r3, [r7, #20]
	    int t = (v * (256 - (s * (256 - f)) / 256)) / 256;
 8001a56:	69fb      	ldr	r3, [r7, #28]
 8001a58:	2280      	movs	r2, #128	; 0x80
 8001a5a:	0052      	lsls	r2, r2, #1
 8001a5c:	1ad3      	subs	r3, r2, r3
 8001a5e:	683a      	ldr	r2, [r7, #0]
 8001a60:	4353      	muls	r3, r2
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	da00      	bge.n	8001a68 <_ZN6WS28127set_hsvEhiii+0x9c>
 8001a66:	33ff      	adds	r3, #255	; 0xff
 8001a68:	121b      	asrs	r3, r3, #8
 8001a6a:	425b      	negs	r3, r3
 8001a6c:	3301      	adds	r3, #1
 8001a6e:	33ff      	adds	r3, #255	; 0xff
 8001a70:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001a72:	4353      	muls	r3, r2
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	da00      	bge.n	8001a7a <_ZN6WS28127set_hsvEhiii+0xae>
 8001a78:	33ff      	adds	r3, #255	; 0xff
 8001a7a:	121b      	asrs	r3, r3, #8
 8001a7c:	613b      	str	r3, [r7, #16]

	    switch (i) {
 8001a7e:	6a3b      	ldr	r3, [r7, #32]
 8001a80:	2b04      	cmp	r3, #4
 8001a82:	d828      	bhi.n	8001ad6 <_ZN6WS28127set_hsvEhiii+0x10a>
 8001a84:	6a3b      	ldr	r3, [r7, #32]
 8001a86:	009a      	lsls	r2, r3, #2
 8001a88:	4b22      	ldr	r3, [pc, #136]	; (8001b14 <_ZN6WS28127set_hsvEhiii+0x148>)
 8001a8a:	18d3      	adds	r3, r2, r3
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	469f      	mov	pc, r3
	        case 0: r = v; g = t; b = p; break;
 8001a90:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001a92:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001a94:	693b      	ldr	r3, [r7, #16]
 8001a96:	62bb      	str	r3, [r7, #40]	; 0x28
 8001a98:	69bb      	ldr	r3, [r7, #24]
 8001a9a:	627b      	str	r3, [r7, #36]	; 0x24
 8001a9c:	e022      	b.n	8001ae4 <_ZN6WS28127set_hsvEhiii+0x118>
	        case 1: r = q; g = v; b = p; break;
 8001a9e:	697b      	ldr	r3, [r7, #20]
 8001aa0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001aa2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001aa4:	62bb      	str	r3, [r7, #40]	; 0x28
 8001aa6:	69bb      	ldr	r3, [r7, #24]
 8001aa8:	627b      	str	r3, [r7, #36]	; 0x24
 8001aaa:	e01b      	b.n	8001ae4 <_ZN6WS28127set_hsvEhiii+0x118>
	        case 2: r = p; g = v; b = t; break;
 8001aac:	69bb      	ldr	r3, [r7, #24]
 8001aae:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001ab0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001ab2:	62bb      	str	r3, [r7, #40]	; 0x28
 8001ab4:	693b      	ldr	r3, [r7, #16]
 8001ab6:	627b      	str	r3, [r7, #36]	; 0x24
 8001ab8:	e014      	b.n	8001ae4 <_ZN6WS28127set_hsvEhiii+0x118>
	        case 3: r = p; g = q; b = v; break;
 8001aba:	69bb      	ldr	r3, [r7, #24]
 8001abc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001abe:	697b      	ldr	r3, [r7, #20]
 8001ac0:	62bb      	str	r3, [r7, #40]	; 0x28
 8001ac2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001ac4:	627b      	str	r3, [r7, #36]	; 0x24
 8001ac6:	e00d      	b.n	8001ae4 <_ZN6WS28127set_hsvEhiii+0x118>
	        case 4: r = t; g = p; b = v; break;
 8001ac8:	693b      	ldr	r3, [r7, #16]
 8001aca:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001acc:	69bb      	ldr	r3, [r7, #24]
 8001ace:	62bb      	str	r3, [r7, #40]	; 0x28
 8001ad0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001ad2:	627b      	str	r3, [r7, #36]	; 0x24
 8001ad4:	e006      	b.n	8001ae4 <_ZN6WS28127set_hsvEhiii+0x118>
	        default: r = v; g = p;b = q; break;
 8001ad6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001ad8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001ada:	69bb      	ldr	r3, [r7, #24]
 8001adc:	62bb      	str	r3, [r7, #40]	; 0x28
 8001ade:	697b      	ldr	r3, [r7, #20]
 8001ae0:	627b      	str	r3, [r7, #36]	; 0x24
 8001ae2:	46c0      	nop			; (mov r8, r8)
	    }
	}
	set_rgb(id, r, g, b);
 8001ae4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ae6:	b2dc      	uxtb	r4, r3
 8001ae8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001aea:	b2dd      	uxtb	r5, r3
 8001aec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aee:	b2db      	uxtb	r3, r3
 8001af0:	220b      	movs	r2, #11
 8001af2:	18ba      	adds	r2, r7, r2
 8001af4:	7811      	ldrb	r1, [r2, #0]
 8001af6:	68f8      	ldr	r0, [r7, #12]
 8001af8:	9300      	str	r3, [sp, #0]
 8001afa:	002b      	movs	r3, r5
 8001afc:	0022      	movs	r2, r4
 8001afe:	f000 f80b 	bl	8001b18 <_ZN6WS28127set_rgbEhhhh>

}
 8001b02:	46c0      	nop			; (mov r8, r8)
 8001b04:	46bd      	mov	sp, r7
 8001b06:	b00c      	add	sp, #48	; 0x30
 8001b08:	bdb0      	pop	{r4, r5, r7, pc}
 8001b0a:	46c0      	nop			; (mov r8, r8)
 8001b0c:	800000ff 	.word	0x800000ff
 8001b10:	ffffff00 	.word	0xffffff00
 8001b14:	08005710 	.word	0x08005710

08001b18 <_ZN6WS28127set_rgbEhhhh>:

void WS2812::set_rgb(uint8_t id, uint8_t r, uint8_t g,uint8_t b){
 8001b18:	b590      	push	{r4, r7, lr}
 8001b1a:	b083      	sub	sp, #12
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
 8001b20:	000c      	movs	r4, r1
 8001b22:	0010      	movs	r0, r2
 8001b24:	0019      	movs	r1, r3
 8001b26:	1cfb      	adds	r3, r7, #3
 8001b28:	1c22      	adds	r2, r4, #0
 8001b2a:	701a      	strb	r2, [r3, #0]
 8001b2c:	1cbb      	adds	r3, r7, #2
 8001b2e:	1c02      	adds	r2, r0, #0
 8001b30:	701a      	strb	r2, [r3, #0]
 8001b32:	1c7b      	adds	r3, r7, #1
 8001b34:	1c0a      	adds	r2, r1, #0
 8001b36:	701a      	strb	r2, [r3, #0]
    rgb_buf[id][0]=r;
 8001b38:	1cfb      	adds	r3, r7, #3
 8001b3a:	781a      	ldrb	r2, [r3, #0]
 8001b3c:	6879      	ldr	r1, [r7, #4]
 8001b3e:	0013      	movs	r3, r2
 8001b40:	005b      	lsls	r3, r3, #1
 8001b42:	189b      	adds	r3, r3, r2
 8001b44:	18cb      	adds	r3, r1, r3
 8001b46:	330c      	adds	r3, #12
 8001b48:	1cba      	adds	r2, r7, #2
 8001b4a:	7812      	ldrb	r2, [r2, #0]
 8001b4c:	701a      	strb	r2, [r3, #0]
    rgb_buf[id][1]=g;
 8001b4e:	1cfb      	adds	r3, r7, #3
 8001b50:	781a      	ldrb	r2, [r3, #0]
 8001b52:	6879      	ldr	r1, [r7, #4]
 8001b54:	0013      	movs	r3, r2
 8001b56:	005b      	lsls	r3, r3, #1
 8001b58:	189b      	adds	r3, r3, r2
 8001b5a:	18cb      	adds	r3, r1, r3
 8001b5c:	330d      	adds	r3, #13
 8001b5e:	1c7a      	adds	r2, r7, #1
 8001b60:	7812      	ldrb	r2, [r2, #0]
 8001b62:	701a      	strb	r2, [r3, #0]
    rgb_buf[id][2]=b;
 8001b64:	1cfb      	adds	r3, r7, #3
 8001b66:	781a      	ldrb	r2, [r3, #0]
 8001b68:	6879      	ldr	r1, [r7, #4]
 8001b6a:	0013      	movs	r3, r2
 8001b6c:	005b      	lsls	r3, r3, #1
 8001b6e:	189b      	adds	r3, r3, r2
 8001b70:	18cb      	adds	r3, r1, r3
 8001b72:	330e      	adds	r3, #14
 8001b74:	001a      	movs	r2, r3
 8001b76:	2318      	movs	r3, #24
 8001b78:	18fb      	adds	r3, r7, r3
 8001b7a:	781b      	ldrb	r3, [r3, #0]
 8001b7c:	7013      	strb	r3, [r2, #0]
}
 8001b7e:	46c0      	nop			; (mov r8, r8)
 8001b80:	46bd      	mov	sp, r7
 8001b82:	b003      	add	sp, #12
 8001b84:	bd90      	pop	{r4, r7, pc}
	...

08001b88 <_ZN6WS281217do_forwardRewriteEv>:

void WS2812::do_forwardRewrite(){
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b084      	sub	sp, #16
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
    if(wr_buf_p < NUM_PIXELS) {
 8001b90:	687a      	ldr	r2, [r7, #4]
 8001b92:	23d0      	movs	r3, #208	; 0xd0
 8001b94:	009b      	lsls	r3, r3, #2
 8001b96:	58d2      	ldr	r2, [r2, r3]
 8001b98:	2380      	movs	r3, #128	; 0x80
 8001b9a:	005b      	lsls	r3, r3, #1
 8001b9c:	429a      	cmp	r2, r3
 8001b9e:	d86e      	bhi.n	8001c7e <_ZN6WS281217do_forwardRewriteEv+0xf6>
        for(uint_fast8_t i = 0; i < 8; i++) {
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	60fb      	str	r3, [r7, #12]
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	2b07      	cmp	r3, #7
 8001ba8:	d85f      	bhi.n	8001c6a <_ZN6WS281217do_forwardRewriteEv+0xe2>
            wr_buf[i     ] = ((rgb_buf[wr_buf_p][1]>>(7-i))&1) ? HIGH : LOW;
 8001baa:	687a      	ldr	r2, [r7, #4]
 8001bac:	23d0      	movs	r3, #208	; 0xd0
 8001bae:	009b      	lsls	r3, r3, #2
 8001bb0:	58d2      	ldr	r2, [r2, r3]
 8001bb2:	6879      	ldr	r1, [r7, #4]
 8001bb4:	0013      	movs	r3, r2
 8001bb6:	005b      	lsls	r3, r3, #1
 8001bb8:	189b      	adds	r3, r3, r2
 8001bba:	18cb      	adds	r3, r1, r3
 8001bbc:	330d      	adds	r3, #13
 8001bbe:	781b      	ldrb	r3, [r3, #0]
 8001bc0:	0019      	movs	r1, r3
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	2207      	movs	r2, #7
 8001bc6:	1ad3      	subs	r3, r2, r3
 8001bc8:	4119      	asrs	r1, r3
 8001bca:	000b      	movs	r3, r1
 8001bcc:	2201      	movs	r2, #1
 8001bce:	4013      	ands	r3, r2
 8001bd0:	d001      	beq.n	8001bd6 <_ZN6WS281217do_forwardRewriteEv+0x4e>
 8001bd2:	200a      	movs	r0, #10
 8001bd4:	e000      	b.n	8001bd8 <_ZN6WS281217do_forwardRewriteEv+0x50>
 8001bd6:	2005      	movs	r0, #5
 8001bd8:	687a      	ldr	r2, [r7, #4]
 8001bda:	493f      	ldr	r1, [pc, #252]	; (8001cd8 <_ZN6WS281217do_forwardRewriteEv+0x150>)
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	18d3      	adds	r3, r2, r3
 8001be0:	185b      	adds	r3, r3, r1
 8001be2:	1c02      	adds	r2, r0, #0
 8001be4:	701a      	strb	r2, [r3, #0]
            wr_buf[i +  8] = ((rgb_buf[wr_buf_p][0]>>(7-i))&1) ? HIGH : LOW;
 8001be6:	687a      	ldr	r2, [r7, #4]
 8001be8:	23d0      	movs	r3, #208	; 0xd0
 8001bea:	009b      	lsls	r3, r3, #2
 8001bec:	58d2      	ldr	r2, [r2, r3]
 8001bee:	6879      	ldr	r1, [r7, #4]
 8001bf0:	0013      	movs	r3, r2
 8001bf2:	005b      	lsls	r3, r3, #1
 8001bf4:	189b      	adds	r3, r3, r2
 8001bf6:	18cb      	adds	r3, r1, r3
 8001bf8:	330c      	adds	r3, #12
 8001bfa:	781b      	ldrb	r3, [r3, #0]
 8001bfc:	0019      	movs	r1, r3
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	2207      	movs	r2, #7
 8001c02:	1ad3      	subs	r3, r2, r3
 8001c04:	4119      	asrs	r1, r3
 8001c06:	000b      	movs	r3, r1
 8001c08:	2201      	movs	r2, #1
 8001c0a:	4013      	ands	r3, r2
 8001c0c:	d001      	beq.n	8001c12 <_ZN6WS281217do_forwardRewriteEv+0x8a>
 8001c0e:	200a      	movs	r0, #10
 8001c10:	e000      	b.n	8001c14 <_ZN6WS281217do_forwardRewriteEv+0x8c>
 8001c12:	2005      	movs	r0, #5
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	3308      	adds	r3, #8
 8001c18:	687a      	ldr	r2, [r7, #4]
 8001c1a:	492f      	ldr	r1, [pc, #188]	; (8001cd8 <_ZN6WS281217do_forwardRewriteEv+0x150>)
 8001c1c:	18d3      	adds	r3, r2, r3
 8001c1e:	185b      	adds	r3, r3, r1
 8001c20:	1c02      	adds	r2, r0, #0
 8001c22:	701a      	strb	r2, [r3, #0]
            wr_buf[i + 16] = ((rgb_buf[wr_buf_p][2]>>(7-i))&1) ? HIGH : LOW;
 8001c24:	687a      	ldr	r2, [r7, #4]
 8001c26:	23d0      	movs	r3, #208	; 0xd0
 8001c28:	009b      	lsls	r3, r3, #2
 8001c2a:	58d2      	ldr	r2, [r2, r3]
 8001c2c:	6879      	ldr	r1, [r7, #4]
 8001c2e:	0013      	movs	r3, r2
 8001c30:	005b      	lsls	r3, r3, #1
 8001c32:	189b      	adds	r3, r3, r2
 8001c34:	18cb      	adds	r3, r1, r3
 8001c36:	330e      	adds	r3, #14
 8001c38:	781b      	ldrb	r3, [r3, #0]
 8001c3a:	0019      	movs	r1, r3
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	2207      	movs	r2, #7
 8001c40:	1ad3      	subs	r3, r2, r3
 8001c42:	4119      	asrs	r1, r3
 8001c44:	000b      	movs	r3, r1
 8001c46:	2201      	movs	r2, #1
 8001c48:	4013      	ands	r3, r2
 8001c4a:	d001      	beq.n	8001c50 <_ZN6WS281217do_forwardRewriteEv+0xc8>
 8001c4c:	200a      	movs	r0, #10
 8001c4e:	e000      	b.n	8001c52 <_ZN6WS281217do_forwardRewriteEv+0xca>
 8001c50:	2005      	movs	r0, #5
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	3310      	adds	r3, #16
 8001c56:	687a      	ldr	r2, [r7, #4]
 8001c58:	491f      	ldr	r1, [pc, #124]	; (8001cd8 <_ZN6WS281217do_forwardRewriteEv+0x150>)
 8001c5a:	18d3      	adds	r3, r2, r3
 8001c5c:	185b      	adds	r3, r3, r1
 8001c5e:	1c02      	adds	r2, r0, #0
 8001c60:	701a      	strb	r2, [r3, #0]
        for(uint_fast8_t i = 0; i < 8; i++) {
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	3301      	adds	r3, #1
 8001c66:	60fb      	str	r3, [r7, #12]
 8001c68:	e79c      	b.n	8001ba4 <_ZN6WS281217do_forwardRewriteEv+0x1c>
        }
        wr_buf_p++;
 8001c6a:	687a      	ldr	r2, [r7, #4]
 8001c6c:	23d0      	movs	r3, #208	; 0xd0
 8001c6e:	009b      	lsls	r3, r3, #2
 8001c70:	58d3      	ldr	r3, [r2, r3]
 8001c72:	1c59      	adds	r1, r3, #1
 8001c74:	687a      	ldr	r2, [r7, #4]
 8001c76:	23d0      	movs	r3, #208	; 0xd0
 8001c78:	009b      	lsls	r3, r3, #2
 8001c7a:	50d1      	str	r1, [r2, r3]
    } else if (wr_buf_p < NUM_PIXELS + 2) {
        for(uint8_t i = 0; i < 24; i++){ wr_buf[i] = 0;}
        wr_buf_p++;
    }
}
 8001c7c:	e027      	b.n	8001cce <_ZN6WS281217do_forwardRewriteEv+0x146>
    } else if (wr_buf_p < NUM_PIXELS + 2) {
 8001c7e:	687a      	ldr	r2, [r7, #4]
 8001c80:	23d0      	movs	r3, #208	; 0xd0
 8001c82:	009b      	lsls	r3, r3, #2
 8001c84:	58d2      	ldr	r2, [r2, r3]
 8001c86:	2381      	movs	r3, #129	; 0x81
 8001c88:	005b      	lsls	r3, r3, #1
 8001c8a:	429a      	cmp	r2, r3
 8001c8c:	d81f      	bhi.n	8001cce <_ZN6WS281217do_forwardRewriteEv+0x146>
        for(uint8_t i = 0; i < 24; i++){ wr_buf[i] = 0;}
 8001c8e:	230b      	movs	r3, #11
 8001c90:	18fb      	adds	r3, r7, r3
 8001c92:	2200      	movs	r2, #0
 8001c94:	701a      	strb	r2, [r3, #0]
 8001c96:	200b      	movs	r0, #11
 8001c98:	183b      	adds	r3, r7, r0
 8001c9a:	781b      	ldrb	r3, [r3, #0]
 8001c9c:	2b17      	cmp	r3, #23
 8001c9e:	d80d      	bhi.n	8001cbc <_ZN6WS281217do_forwardRewriteEv+0x134>
 8001ca0:	183b      	adds	r3, r7, r0
 8001ca2:	781b      	ldrb	r3, [r3, #0]
 8001ca4:	687a      	ldr	r2, [r7, #4]
 8001ca6:	490c      	ldr	r1, [pc, #48]	; (8001cd8 <_ZN6WS281217do_forwardRewriteEv+0x150>)
 8001ca8:	18d3      	adds	r3, r2, r3
 8001caa:	185b      	adds	r3, r3, r1
 8001cac:	2200      	movs	r2, #0
 8001cae:	701a      	strb	r2, [r3, #0]
 8001cb0:	183b      	adds	r3, r7, r0
 8001cb2:	781a      	ldrb	r2, [r3, #0]
 8001cb4:	183b      	adds	r3, r7, r0
 8001cb6:	3201      	adds	r2, #1
 8001cb8:	701a      	strb	r2, [r3, #0]
 8001cba:	e7ec      	b.n	8001c96 <_ZN6WS281217do_forwardRewriteEv+0x10e>
        wr_buf_p++;
 8001cbc:	687a      	ldr	r2, [r7, #4]
 8001cbe:	23d0      	movs	r3, #208	; 0xd0
 8001cc0:	009b      	lsls	r3, r3, #2
 8001cc2:	58d3      	ldr	r3, [r2, r3]
 8001cc4:	1c59      	adds	r1, r3, #1
 8001cc6:	687a      	ldr	r2, [r7, #4]
 8001cc8:	23d0      	movs	r3, #208	; 0xd0
 8001cca:	009b      	lsls	r3, r3, #2
 8001ccc:	50d1      	str	r1, [r2, r3]
}
 8001cce:	46c0      	nop			; (mov r8, r8)
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	b004      	add	sp, #16
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	46c0      	nop			; (mov r8, r8)
 8001cd8:	0000030f 	.word	0x0000030f

08001cdc <_ZN6WS281214do_backRewriteEv>:

void WS2812::do_backRewrite(){
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b084      	sub	sp, #16
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
    if(wr_buf_p < NUM_PIXELS) {
 8001ce4:	687a      	ldr	r2, [r7, #4]
 8001ce6:	23d0      	movs	r3, #208	; 0xd0
 8001ce8:	009b      	lsls	r3, r3, #2
 8001cea:	58d2      	ldr	r2, [r2, r3]
 8001cec:	2380      	movs	r3, #128	; 0x80
 8001cee:	005b      	lsls	r3, r3, #1
 8001cf0:	429a      	cmp	r2, r3
 8001cf2:	d86f      	bhi.n	8001dd4 <_ZN6WS281214do_backRewriteEv+0xf8>
        for(uint_fast8_t i = 0; i < 8; ++i) {
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	60fb      	str	r3, [r7, #12]
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	2b07      	cmp	r3, #7
 8001cfc:	d860      	bhi.n	8001dc0 <_ZN6WS281214do_backRewriteEv+0xe4>
            wr_buf[i + 24] = ((rgb_buf[wr_buf_p][1]>>(7-i))&1) ? HIGH : LOW;
 8001cfe:	687a      	ldr	r2, [r7, #4]
 8001d00:	23d0      	movs	r3, #208	; 0xd0
 8001d02:	009b      	lsls	r3, r3, #2
 8001d04:	58d2      	ldr	r2, [r2, r3]
 8001d06:	6879      	ldr	r1, [r7, #4]
 8001d08:	0013      	movs	r3, r2
 8001d0a:	005b      	lsls	r3, r3, #1
 8001d0c:	189b      	adds	r3, r3, r2
 8001d0e:	18cb      	adds	r3, r1, r3
 8001d10:	330d      	adds	r3, #13
 8001d12:	781b      	ldrb	r3, [r3, #0]
 8001d14:	0019      	movs	r1, r3
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	2207      	movs	r2, #7
 8001d1a:	1ad3      	subs	r3, r2, r3
 8001d1c:	4119      	asrs	r1, r3
 8001d1e:	000b      	movs	r3, r1
 8001d20:	2201      	movs	r2, #1
 8001d22:	4013      	ands	r3, r2
 8001d24:	d001      	beq.n	8001d2a <_ZN6WS281214do_backRewriteEv+0x4e>
 8001d26:	200a      	movs	r0, #10
 8001d28:	e000      	b.n	8001d2c <_ZN6WS281214do_backRewriteEv+0x50>
 8001d2a:	2005      	movs	r0, #5
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	3318      	adds	r3, #24
 8001d30:	687a      	ldr	r2, [r7, #4]
 8001d32:	4945      	ldr	r1, [pc, #276]	; (8001e48 <_ZN6WS281214do_backRewriteEv+0x16c>)
 8001d34:	18d3      	adds	r3, r2, r3
 8001d36:	185b      	adds	r3, r3, r1
 8001d38:	1c02      	adds	r2, r0, #0
 8001d3a:	701a      	strb	r2, [r3, #0]
            wr_buf[i + 32] = ((rgb_buf[wr_buf_p][0]>>(7-i))&1) ? HIGH : LOW;
 8001d3c:	687a      	ldr	r2, [r7, #4]
 8001d3e:	23d0      	movs	r3, #208	; 0xd0
 8001d40:	009b      	lsls	r3, r3, #2
 8001d42:	58d2      	ldr	r2, [r2, r3]
 8001d44:	6879      	ldr	r1, [r7, #4]
 8001d46:	0013      	movs	r3, r2
 8001d48:	005b      	lsls	r3, r3, #1
 8001d4a:	189b      	adds	r3, r3, r2
 8001d4c:	18cb      	adds	r3, r1, r3
 8001d4e:	330c      	adds	r3, #12
 8001d50:	781b      	ldrb	r3, [r3, #0]
 8001d52:	0019      	movs	r1, r3
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	2207      	movs	r2, #7
 8001d58:	1ad3      	subs	r3, r2, r3
 8001d5a:	4119      	asrs	r1, r3
 8001d5c:	000b      	movs	r3, r1
 8001d5e:	2201      	movs	r2, #1
 8001d60:	4013      	ands	r3, r2
 8001d62:	d001      	beq.n	8001d68 <_ZN6WS281214do_backRewriteEv+0x8c>
 8001d64:	200a      	movs	r0, #10
 8001d66:	e000      	b.n	8001d6a <_ZN6WS281214do_backRewriteEv+0x8e>
 8001d68:	2005      	movs	r0, #5
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	3320      	adds	r3, #32
 8001d6e:	687a      	ldr	r2, [r7, #4]
 8001d70:	4935      	ldr	r1, [pc, #212]	; (8001e48 <_ZN6WS281214do_backRewriteEv+0x16c>)
 8001d72:	18d3      	adds	r3, r2, r3
 8001d74:	185b      	adds	r3, r3, r1
 8001d76:	1c02      	adds	r2, r0, #0
 8001d78:	701a      	strb	r2, [r3, #0]
            wr_buf[i + 40] = ((rgb_buf[wr_buf_p][2]>>(7-i))&1) ? HIGH : LOW;
 8001d7a:	687a      	ldr	r2, [r7, #4]
 8001d7c:	23d0      	movs	r3, #208	; 0xd0
 8001d7e:	009b      	lsls	r3, r3, #2
 8001d80:	58d2      	ldr	r2, [r2, r3]
 8001d82:	6879      	ldr	r1, [r7, #4]
 8001d84:	0013      	movs	r3, r2
 8001d86:	005b      	lsls	r3, r3, #1
 8001d88:	189b      	adds	r3, r3, r2
 8001d8a:	18cb      	adds	r3, r1, r3
 8001d8c:	330e      	adds	r3, #14
 8001d8e:	781b      	ldrb	r3, [r3, #0]
 8001d90:	0019      	movs	r1, r3
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	2207      	movs	r2, #7
 8001d96:	1ad3      	subs	r3, r2, r3
 8001d98:	4119      	asrs	r1, r3
 8001d9a:	000b      	movs	r3, r1
 8001d9c:	2201      	movs	r2, #1
 8001d9e:	4013      	ands	r3, r2
 8001da0:	d001      	beq.n	8001da6 <_ZN6WS281214do_backRewriteEv+0xca>
 8001da2:	200a      	movs	r0, #10
 8001da4:	e000      	b.n	8001da8 <_ZN6WS281214do_backRewriteEv+0xcc>
 8001da6:	2005      	movs	r0, #5
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	3328      	adds	r3, #40	; 0x28
 8001dac:	687a      	ldr	r2, [r7, #4]
 8001dae:	4926      	ldr	r1, [pc, #152]	; (8001e48 <_ZN6WS281214do_backRewriteEv+0x16c>)
 8001db0:	18d3      	adds	r3, r2, r3
 8001db2:	185b      	adds	r3, r3, r1
 8001db4:	1c02      	adds	r2, r0, #0
 8001db6:	701a      	strb	r2, [r3, #0]
        for(uint_fast8_t i = 0; i < 8; ++i) {
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	3301      	adds	r3, #1
 8001dbc:	60fb      	str	r3, [r7, #12]
 8001dbe:	e79b      	b.n	8001cf8 <_ZN6WS281214do_backRewriteEv+0x1c>
        }
        wr_buf_p++;
 8001dc0:	687a      	ldr	r2, [r7, #4]
 8001dc2:	23d0      	movs	r3, #208	; 0xd0
 8001dc4:	009b      	lsls	r3, r3, #2
 8001dc6:	58d3      	ldr	r3, [r2, r3]
 8001dc8:	1c59      	adds	r1, r3, #1
 8001dca:	687a      	ldr	r2, [r7, #4]
 8001dcc:	23d0      	movs	r3, #208	; 0xd0
 8001dce:	009b      	lsls	r3, r3, #2
 8001dd0:	50d1      	str	r1, [r2, r3]
        wr_buf_p++;
    } else {
        wr_buf_p = 0;
        HAL_TIM_PWM_Stop_DMA(HTIM, TIM_CHANNEL_X);
    }
}
 8001dd2:	e035      	b.n	8001e40 <_ZN6WS281214do_backRewriteEv+0x164>
    } else if (wr_buf_p < NUM_PIXELS + 2) {
 8001dd4:	687a      	ldr	r2, [r7, #4]
 8001dd6:	23d0      	movs	r3, #208	; 0xd0
 8001dd8:	009b      	lsls	r3, r3, #2
 8001dda:	58d2      	ldr	r2, [r2, r3]
 8001ddc:	2381      	movs	r3, #129	; 0x81
 8001dde:	005b      	lsls	r3, r3, #1
 8001de0:	429a      	cmp	r2, r3
 8001de2:	d820      	bhi.n	8001e26 <_ZN6WS281214do_backRewriteEv+0x14a>
        for(uint8_t i = 24; i < 48; i++){ wr_buf[i] = 0;};
 8001de4:	230b      	movs	r3, #11
 8001de6:	18fb      	adds	r3, r7, r3
 8001de8:	2218      	movs	r2, #24
 8001dea:	701a      	strb	r2, [r3, #0]
 8001dec:	200b      	movs	r0, #11
 8001dee:	183b      	adds	r3, r7, r0
 8001df0:	781b      	ldrb	r3, [r3, #0]
 8001df2:	2b2f      	cmp	r3, #47	; 0x2f
 8001df4:	d80d      	bhi.n	8001e12 <_ZN6WS281214do_backRewriteEv+0x136>
 8001df6:	183b      	adds	r3, r7, r0
 8001df8:	781b      	ldrb	r3, [r3, #0]
 8001dfa:	687a      	ldr	r2, [r7, #4]
 8001dfc:	4912      	ldr	r1, [pc, #72]	; (8001e48 <_ZN6WS281214do_backRewriteEv+0x16c>)
 8001dfe:	18d3      	adds	r3, r2, r3
 8001e00:	185b      	adds	r3, r3, r1
 8001e02:	2200      	movs	r2, #0
 8001e04:	701a      	strb	r2, [r3, #0]
 8001e06:	183b      	adds	r3, r7, r0
 8001e08:	781a      	ldrb	r2, [r3, #0]
 8001e0a:	183b      	adds	r3, r7, r0
 8001e0c:	3201      	adds	r2, #1
 8001e0e:	701a      	strb	r2, [r3, #0]
 8001e10:	e7ec      	b.n	8001dec <_ZN6WS281214do_backRewriteEv+0x110>
        wr_buf_p++;
 8001e12:	687a      	ldr	r2, [r7, #4]
 8001e14:	23d0      	movs	r3, #208	; 0xd0
 8001e16:	009b      	lsls	r3, r3, #2
 8001e18:	58d3      	ldr	r3, [r2, r3]
 8001e1a:	1c59      	adds	r1, r3, #1
 8001e1c:	687a      	ldr	r2, [r7, #4]
 8001e1e:	23d0      	movs	r3, #208	; 0xd0
 8001e20:	009b      	lsls	r3, r3, #2
 8001e22:	50d1      	str	r1, [r2, r3]
}
 8001e24:	e00c      	b.n	8001e40 <_ZN6WS281214do_backRewriteEv+0x164>
        wr_buf_p = 0;
 8001e26:	687a      	ldr	r2, [r7, #4]
 8001e28:	23d0      	movs	r3, #208	; 0xd0
 8001e2a:	009b      	lsls	r3, r3, #2
 8001e2c:	2100      	movs	r1, #0
 8001e2e:	50d1      	str	r1, [r2, r3]
        HAL_TIM_PWM_Stop_DMA(HTIM, TIM_CHANNEL_X);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	685a      	ldr	r2, [r3, #4]
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	781b      	ldrb	r3, [r3, #0]
 8001e38:	0019      	movs	r1, r3
 8001e3a:	0010      	movs	r0, r2
 8001e3c:	f001 fdbc 	bl	80039b8 <HAL_TIM_PWM_Stop_DMA>
}
 8001e40:	46c0      	nop			; (mov r8, r8)
 8001e42:	46bd      	mov	sp, r7
 8001e44:	b004      	add	sp, #16
 8001e46:	bd80      	pop	{r7, pc}
 8001e48:	0000030f 	.word	0x0000030f

08001e4c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001e4c:	480d      	ldr	r0, [pc, #52]	; (8001e84 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001e4e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001e50:	f7ff fcda 	bl	8001808 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e54:	480c      	ldr	r0, [pc, #48]	; (8001e88 <LoopForever+0x6>)
  ldr r1, =_edata
 8001e56:	490d      	ldr	r1, [pc, #52]	; (8001e8c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001e58:	4a0d      	ldr	r2, [pc, #52]	; (8001e90 <LoopForever+0xe>)
  movs r3, #0
 8001e5a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e5c:	e002      	b.n	8001e64 <LoopCopyDataInit>

08001e5e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e5e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e60:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e62:	3304      	adds	r3, #4

08001e64 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e64:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e66:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e68:	d3f9      	bcc.n	8001e5e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e6a:	4a0a      	ldr	r2, [pc, #40]	; (8001e94 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001e6c:	4c0a      	ldr	r4, [pc, #40]	; (8001e98 <LoopForever+0x16>)
  movs r3, #0
 8001e6e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e70:	e001      	b.n	8001e76 <LoopFillZerobss>

08001e72 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e72:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e74:	3204      	adds	r2, #4

08001e76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e76:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e78:	d3fb      	bcc.n	8001e72 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001e7a:	f003 fbc1 	bl	8005600 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8001e7e:	f7fe ffe1 	bl	8000e44 <main>

08001e82 <LoopForever>:

LoopForever:
  b LoopForever
 8001e82:	e7fe      	b.n	8001e82 <LoopForever>
  ldr   r0, =_estack
 8001e84:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001e88:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e8c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001e90:	0800579c 	.word	0x0800579c
  ldr r2, =_sbss
 8001e94:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001e98:	200005d4 	.word	0x200005d4

08001e9c <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001e9c:	e7fe      	b.n	8001e9c <ADC1_IRQHandler>
	...

08001ea0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b082      	sub	sp, #8
 8001ea4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001ea6:	1dfb      	adds	r3, r7, #7
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001eac:	4b0b      	ldr	r3, [pc, #44]	; (8001edc <HAL_Init+0x3c>)
 8001eae:	681a      	ldr	r2, [r3, #0]
 8001eb0:	4b0a      	ldr	r3, [pc, #40]	; (8001edc <HAL_Init+0x3c>)
 8001eb2:	2180      	movs	r1, #128	; 0x80
 8001eb4:	0049      	lsls	r1, r1, #1
 8001eb6:	430a      	orrs	r2, r1
 8001eb8:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001eba:	2003      	movs	r0, #3
 8001ebc:	f000 f810 	bl	8001ee0 <HAL_InitTick>
 8001ec0:	1e03      	subs	r3, r0, #0
 8001ec2:	d003      	beq.n	8001ecc <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001ec4:	1dfb      	adds	r3, r7, #7
 8001ec6:	2201      	movs	r2, #1
 8001ec8:	701a      	strb	r2, [r3, #0]
 8001eca:	e001      	b.n	8001ed0 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001ecc:	f7ff fb44 	bl	8001558 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001ed0:	1dfb      	adds	r3, r7, #7
 8001ed2:	781b      	ldrb	r3, [r3, #0]
}
 8001ed4:	0018      	movs	r0, r3
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	b002      	add	sp, #8
 8001eda:	bd80      	pop	{r7, pc}
 8001edc:	40022000 	.word	0x40022000

08001ee0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ee0:	b590      	push	{r4, r7, lr}
 8001ee2:	b085      	sub	sp, #20
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001ee8:	230f      	movs	r3, #15
 8001eea:	18fb      	adds	r3, r7, r3
 8001eec:	2200      	movs	r2, #0
 8001eee:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8001ef0:	4b1d      	ldr	r3, [pc, #116]	; (8001f68 <HAL_InitTick+0x88>)
 8001ef2:	781b      	ldrb	r3, [r3, #0]
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d02b      	beq.n	8001f50 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8001ef8:	4b1c      	ldr	r3, [pc, #112]	; (8001f6c <HAL_InitTick+0x8c>)
 8001efa:	681c      	ldr	r4, [r3, #0]
 8001efc:	4b1a      	ldr	r3, [pc, #104]	; (8001f68 <HAL_InitTick+0x88>)
 8001efe:	781b      	ldrb	r3, [r3, #0]
 8001f00:	0019      	movs	r1, r3
 8001f02:	23fa      	movs	r3, #250	; 0xfa
 8001f04:	0098      	lsls	r0, r3, #2
 8001f06:	f7fe f8fb 	bl	8000100 <__udivsi3>
 8001f0a:	0003      	movs	r3, r0
 8001f0c:	0019      	movs	r1, r3
 8001f0e:	0020      	movs	r0, r4
 8001f10:	f7fe f8f6 	bl	8000100 <__udivsi3>
 8001f14:	0003      	movs	r3, r0
 8001f16:	0018      	movs	r0, r3
 8001f18:	f000 f93d 	bl	8002196 <HAL_SYSTICK_Config>
 8001f1c:	1e03      	subs	r3, r0, #0
 8001f1e:	d112      	bne.n	8001f46 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2b03      	cmp	r3, #3
 8001f24:	d80a      	bhi.n	8001f3c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f26:	6879      	ldr	r1, [r7, #4]
 8001f28:	2301      	movs	r3, #1
 8001f2a:	425b      	negs	r3, r3
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	0018      	movs	r0, r3
 8001f30:	f000 f90c 	bl	800214c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001f34:	4b0e      	ldr	r3, [pc, #56]	; (8001f70 <HAL_InitTick+0x90>)
 8001f36:	687a      	ldr	r2, [r7, #4]
 8001f38:	601a      	str	r2, [r3, #0]
 8001f3a:	e00d      	b.n	8001f58 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001f3c:	230f      	movs	r3, #15
 8001f3e:	18fb      	adds	r3, r7, r3
 8001f40:	2201      	movs	r2, #1
 8001f42:	701a      	strb	r2, [r3, #0]
 8001f44:	e008      	b.n	8001f58 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001f46:	230f      	movs	r3, #15
 8001f48:	18fb      	adds	r3, r7, r3
 8001f4a:	2201      	movs	r2, #1
 8001f4c:	701a      	strb	r2, [r3, #0]
 8001f4e:	e003      	b.n	8001f58 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001f50:	230f      	movs	r3, #15
 8001f52:	18fb      	adds	r3, r7, r3
 8001f54:	2201      	movs	r2, #1
 8001f56:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001f58:	230f      	movs	r3, #15
 8001f5a:	18fb      	adds	r3, r7, r3
 8001f5c:	781b      	ldrb	r3, [r3, #0]
}
 8001f5e:	0018      	movs	r0, r3
 8001f60:	46bd      	mov	sp, r7
 8001f62:	b005      	add	sp, #20
 8001f64:	bd90      	pop	{r4, r7, pc}
 8001f66:	46c0      	nop			; (mov r8, r8)
 8001f68:	20000008 	.word	0x20000008
 8001f6c:	20000000 	.word	0x20000000
 8001f70:	20000004 	.word	0x20000004

08001f74 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001f78:	4b05      	ldr	r3, [pc, #20]	; (8001f90 <HAL_IncTick+0x1c>)
 8001f7a:	781b      	ldrb	r3, [r3, #0]
 8001f7c:	001a      	movs	r2, r3
 8001f7e:	4b05      	ldr	r3, [pc, #20]	; (8001f94 <HAL_IncTick+0x20>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	18d2      	adds	r2, r2, r3
 8001f84:	4b03      	ldr	r3, [pc, #12]	; (8001f94 <HAL_IncTick+0x20>)
 8001f86:	601a      	str	r2, [r3, #0]
}
 8001f88:	46c0      	nop			; (mov r8, r8)
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	46c0      	nop			; (mov r8, r8)
 8001f90:	20000008 	.word	0x20000008
 8001f94:	200005d0 	.word	0x200005d0

08001f98 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	af00      	add	r7, sp, #0
  return uwTick;
 8001f9c:	4b02      	ldr	r3, [pc, #8]	; (8001fa8 <HAL_GetTick+0x10>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
}
 8001fa0:	0018      	movs	r0, r3
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	46c0      	nop			; (mov r8, r8)
 8001fa8:	200005d0 	.word	0x200005d0

08001fac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b084      	sub	sp, #16
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001fb4:	f7ff fff0 	bl	8001f98 <HAL_GetTick>
 8001fb8:	0003      	movs	r3, r0
 8001fba:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	3301      	adds	r3, #1
 8001fc4:	d005      	beq.n	8001fd2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001fc6:	4b0a      	ldr	r3, [pc, #40]	; (8001ff0 <HAL_Delay+0x44>)
 8001fc8:	781b      	ldrb	r3, [r3, #0]
 8001fca:	001a      	movs	r2, r3
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	189b      	adds	r3, r3, r2
 8001fd0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001fd2:	46c0      	nop			; (mov r8, r8)
 8001fd4:	f7ff ffe0 	bl	8001f98 <HAL_GetTick>
 8001fd8:	0002      	movs	r2, r0
 8001fda:	68bb      	ldr	r3, [r7, #8]
 8001fdc:	1ad3      	subs	r3, r2, r3
 8001fde:	68fa      	ldr	r2, [r7, #12]
 8001fe0:	429a      	cmp	r2, r3
 8001fe2:	d8f7      	bhi.n	8001fd4 <HAL_Delay+0x28>
  {
  }
}
 8001fe4:	46c0      	nop			; (mov r8, r8)
 8001fe6:	46c0      	nop			; (mov r8, r8)
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	b004      	add	sp, #16
 8001fec:	bd80      	pop	{r7, pc}
 8001fee:	46c0      	nop			; (mov r8, r8)
 8001ff0:	20000008 	.word	0x20000008

08001ff4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b082      	sub	sp, #8
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	0002      	movs	r2, r0
 8001ffc:	1dfb      	adds	r3, r7, #7
 8001ffe:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002000:	1dfb      	adds	r3, r7, #7
 8002002:	781b      	ldrb	r3, [r3, #0]
 8002004:	2b7f      	cmp	r3, #127	; 0x7f
 8002006:	d809      	bhi.n	800201c <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002008:	1dfb      	adds	r3, r7, #7
 800200a:	781b      	ldrb	r3, [r3, #0]
 800200c:	001a      	movs	r2, r3
 800200e:	231f      	movs	r3, #31
 8002010:	401a      	ands	r2, r3
 8002012:	4b04      	ldr	r3, [pc, #16]	; (8002024 <__NVIC_EnableIRQ+0x30>)
 8002014:	2101      	movs	r1, #1
 8002016:	4091      	lsls	r1, r2
 8002018:	000a      	movs	r2, r1
 800201a:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 800201c:	46c0      	nop			; (mov r8, r8)
 800201e:	46bd      	mov	sp, r7
 8002020:	b002      	add	sp, #8
 8002022:	bd80      	pop	{r7, pc}
 8002024:	e000e100 	.word	0xe000e100

08002028 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002028:	b590      	push	{r4, r7, lr}
 800202a:	b083      	sub	sp, #12
 800202c:	af00      	add	r7, sp, #0
 800202e:	0002      	movs	r2, r0
 8002030:	6039      	str	r1, [r7, #0]
 8002032:	1dfb      	adds	r3, r7, #7
 8002034:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002036:	1dfb      	adds	r3, r7, #7
 8002038:	781b      	ldrb	r3, [r3, #0]
 800203a:	2b7f      	cmp	r3, #127	; 0x7f
 800203c:	d828      	bhi.n	8002090 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800203e:	4a2f      	ldr	r2, [pc, #188]	; (80020fc <__NVIC_SetPriority+0xd4>)
 8002040:	1dfb      	adds	r3, r7, #7
 8002042:	781b      	ldrb	r3, [r3, #0]
 8002044:	b25b      	sxtb	r3, r3
 8002046:	089b      	lsrs	r3, r3, #2
 8002048:	33c0      	adds	r3, #192	; 0xc0
 800204a:	009b      	lsls	r3, r3, #2
 800204c:	589b      	ldr	r3, [r3, r2]
 800204e:	1dfa      	adds	r2, r7, #7
 8002050:	7812      	ldrb	r2, [r2, #0]
 8002052:	0011      	movs	r1, r2
 8002054:	2203      	movs	r2, #3
 8002056:	400a      	ands	r2, r1
 8002058:	00d2      	lsls	r2, r2, #3
 800205a:	21ff      	movs	r1, #255	; 0xff
 800205c:	4091      	lsls	r1, r2
 800205e:	000a      	movs	r2, r1
 8002060:	43d2      	mvns	r2, r2
 8002062:	401a      	ands	r2, r3
 8002064:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	019b      	lsls	r3, r3, #6
 800206a:	22ff      	movs	r2, #255	; 0xff
 800206c:	401a      	ands	r2, r3
 800206e:	1dfb      	adds	r3, r7, #7
 8002070:	781b      	ldrb	r3, [r3, #0]
 8002072:	0018      	movs	r0, r3
 8002074:	2303      	movs	r3, #3
 8002076:	4003      	ands	r3, r0
 8002078:	00db      	lsls	r3, r3, #3
 800207a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800207c:	481f      	ldr	r0, [pc, #124]	; (80020fc <__NVIC_SetPriority+0xd4>)
 800207e:	1dfb      	adds	r3, r7, #7
 8002080:	781b      	ldrb	r3, [r3, #0]
 8002082:	b25b      	sxtb	r3, r3
 8002084:	089b      	lsrs	r3, r3, #2
 8002086:	430a      	orrs	r2, r1
 8002088:	33c0      	adds	r3, #192	; 0xc0
 800208a:	009b      	lsls	r3, r3, #2
 800208c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800208e:	e031      	b.n	80020f4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002090:	4a1b      	ldr	r2, [pc, #108]	; (8002100 <__NVIC_SetPriority+0xd8>)
 8002092:	1dfb      	adds	r3, r7, #7
 8002094:	781b      	ldrb	r3, [r3, #0]
 8002096:	0019      	movs	r1, r3
 8002098:	230f      	movs	r3, #15
 800209a:	400b      	ands	r3, r1
 800209c:	3b08      	subs	r3, #8
 800209e:	089b      	lsrs	r3, r3, #2
 80020a0:	3306      	adds	r3, #6
 80020a2:	009b      	lsls	r3, r3, #2
 80020a4:	18d3      	adds	r3, r2, r3
 80020a6:	3304      	adds	r3, #4
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	1dfa      	adds	r2, r7, #7
 80020ac:	7812      	ldrb	r2, [r2, #0]
 80020ae:	0011      	movs	r1, r2
 80020b0:	2203      	movs	r2, #3
 80020b2:	400a      	ands	r2, r1
 80020b4:	00d2      	lsls	r2, r2, #3
 80020b6:	21ff      	movs	r1, #255	; 0xff
 80020b8:	4091      	lsls	r1, r2
 80020ba:	000a      	movs	r2, r1
 80020bc:	43d2      	mvns	r2, r2
 80020be:	401a      	ands	r2, r3
 80020c0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	019b      	lsls	r3, r3, #6
 80020c6:	22ff      	movs	r2, #255	; 0xff
 80020c8:	401a      	ands	r2, r3
 80020ca:	1dfb      	adds	r3, r7, #7
 80020cc:	781b      	ldrb	r3, [r3, #0]
 80020ce:	0018      	movs	r0, r3
 80020d0:	2303      	movs	r3, #3
 80020d2:	4003      	ands	r3, r0
 80020d4:	00db      	lsls	r3, r3, #3
 80020d6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80020d8:	4809      	ldr	r0, [pc, #36]	; (8002100 <__NVIC_SetPriority+0xd8>)
 80020da:	1dfb      	adds	r3, r7, #7
 80020dc:	781b      	ldrb	r3, [r3, #0]
 80020de:	001c      	movs	r4, r3
 80020e0:	230f      	movs	r3, #15
 80020e2:	4023      	ands	r3, r4
 80020e4:	3b08      	subs	r3, #8
 80020e6:	089b      	lsrs	r3, r3, #2
 80020e8:	430a      	orrs	r2, r1
 80020ea:	3306      	adds	r3, #6
 80020ec:	009b      	lsls	r3, r3, #2
 80020ee:	18c3      	adds	r3, r0, r3
 80020f0:	3304      	adds	r3, #4
 80020f2:	601a      	str	r2, [r3, #0]
}
 80020f4:	46c0      	nop			; (mov r8, r8)
 80020f6:	46bd      	mov	sp, r7
 80020f8:	b003      	add	sp, #12
 80020fa:	bd90      	pop	{r4, r7, pc}
 80020fc:	e000e100 	.word	0xe000e100
 8002100:	e000ed00 	.word	0xe000ed00

08002104 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b082      	sub	sp, #8
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	1e5a      	subs	r2, r3, #1
 8002110:	2380      	movs	r3, #128	; 0x80
 8002112:	045b      	lsls	r3, r3, #17
 8002114:	429a      	cmp	r2, r3
 8002116:	d301      	bcc.n	800211c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002118:	2301      	movs	r3, #1
 800211a:	e010      	b.n	800213e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800211c:	4b0a      	ldr	r3, [pc, #40]	; (8002148 <SysTick_Config+0x44>)
 800211e:	687a      	ldr	r2, [r7, #4]
 8002120:	3a01      	subs	r2, #1
 8002122:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002124:	2301      	movs	r3, #1
 8002126:	425b      	negs	r3, r3
 8002128:	2103      	movs	r1, #3
 800212a:	0018      	movs	r0, r3
 800212c:	f7ff ff7c 	bl	8002028 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002130:	4b05      	ldr	r3, [pc, #20]	; (8002148 <SysTick_Config+0x44>)
 8002132:	2200      	movs	r2, #0
 8002134:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002136:	4b04      	ldr	r3, [pc, #16]	; (8002148 <SysTick_Config+0x44>)
 8002138:	2207      	movs	r2, #7
 800213a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800213c:	2300      	movs	r3, #0
}
 800213e:	0018      	movs	r0, r3
 8002140:	46bd      	mov	sp, r7
 8002142:	b002      	add	sp, #8
 8002144:	bd80      	pop	{r7, pc}
 8002146:	46c0      	nop			; (mov r8, r8)
 8002148:	e000e010 	.word	0xe000e010

0800214c <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b084      	sub	sp, #16
 8002150:	af00      	add	r7, sp, #0
 8002152:	60b9      	str	r1, [r7, #8]
 8002154:	607a      	str	r2, [r7, #4]
 8002156:	210f      	movs	r1, #15
 8002158:	187b      	adds	r3, r7, r1
 800215a:	1c02      	adds	r2, r0, #0
 800215c:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800215e:	68ba      	ldr	r2, [r7, #8]
 8002160:	187b      	adds	r3, r7, r1
 8002162:	781b      	ldrb	r3, [r3, #0]
 8002164:	b25b      	sxtb	r3, r3
 8002166:	0011      	movs	r1, r2
 8002168:	0018      	movs	r0, r3
 800216a:	f7ff ff5d 	bl	8002028 <__NVIC_SetPriority>
}
 800216e:	46c0      	nop			; (mov r8, r8)
 8002170:	46bd      	mov	sp, r7
 8002172:	b004      	add	sp, #16
 8002174:	bd80      	pop	{r7, pc}

08002176 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002176:	b580      	push	{r7, lr}
 8002178:	b082      	sub	sp, #8
 800217a:	af00      	add	r7, sp, #0
 800217c:	0002      	movs	r2, r0
 800217e:	1dfb      	adds	r3, r7, #7
 8002180:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002182:	1dfb      	adds	r3, r7, #7
 8002184:	781b      	ldrb	r3, [r3, #0]
 8002186:	b25b      	sxtb	r3, r3
 8002188:	0018      	movs	r0, r3
 800218a:	f7ff ff33 	bl	8001ff4 <__NVIC_EnableIRQ>
}
 800218e:	46c0      	nop			; (mov r8, r8)
 8002190:	46bd      	mov	sp, r7
 8002192:	b002      	add	sp, #8
 8002194:	bd80      	pop	{r7, pc}

08002196 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002196:	b580      	push	{r7, lr}
 8002198:	b082      	sub	sp, #8
 800219a:	af00      	add	r7, sp, #0
 800219c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	0018      	movs	r0, r3
 80021a2:	f7ff ffaf 	bl	8002104 <SysTick_Config>
 80021a6:	0003      	movs	r3, r0
}
 80021a8:	0018      	movs	r0, r3
 80021aa:	46bd      	mov	sp, r7
 80021ac:	b002      	add	sp, #8
 80021ae:	bd80      	pop	{r7, pc}

080021b0 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b082      	sub	sp, #8
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d101      	bne.n	80021c2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80021be:	2301      	movs	r3, #1
 80021c0:	e077      	b.n	80022b2 <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	4a3d      	ldr	r2, [pc, #244]	; (80022bc <HAL_DMA_Init+0x10c>)
 80021c8:	4694      	mov	ip, r2
 80021ca:	4463      	add	r3, ip
 80021cc:	2114      	movs	r1, #20
 80021ce:	0018      	movs	r0, r3
 80021d0:	f7fd ff96 	bl	8000100 <__udivsi3>
 80021d4:	0003      	movs	r3, r0
 80021d6:	009a      	lsls	r2, r3, #2
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	641a      	str	r2, [r3, #64]	; 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2225      	movs	r2, #37	; 0x25
 80021e0:	2102      	movs	r1, #2
 80021e2:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	681a      	ldr	r2, [r3, #0]
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	4934      	ldr	r1, [pc, #208]	; (80022c0 <HAL_DMA_Init+0x110>)
 80021f0:	400a      	ands	r2, r1
 80021f2:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	6819      	ldr	r1, [r3, #0]
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	689a      	ldr	r2, [r3, #8]
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	68db      	ldr	r3, [r3, #12]
 8002202:	431a      	orrs	r2, r3
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	691b      	ldr	r3, [r3, #16]
 8002208:	431a      	orrs	r2, r3
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	695b      	ldr	r3, [r3, #20]
 800220e:	431a      	orrs	r2, r3
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	699b      	ldr	r3, [r3, #24]
 8002214:	431a      	orrs	r2, r3
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	69db      	ldr	r3, [r3, #28]
 800221a:	431a      	orrs	r2, r3
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6a1b      	ldr	r3, [r3, #32]
 8002220:	431a      	orrs	r2, r3
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	430a      	orrs	r2, r1
 8002228:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	0018      	movs	r0, r3
 800222e:	f000 fa2b 	bl	8002688 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	689a      	ldr	r2, [r3, #8]
 8002236:	2380      	movs	r3, #128	; 0x80
 8002238:	01db      	lsls	r3, r3, #7
 800223a:	429a      	cmp	r2, r3
 800223c:	d102      	bne.n	8002244 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	2200      	movs	r2, #0
 8002242:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	685a      	ldr	r2, [r3, #4]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800224c:	213f      	movs	r1, #63	; 0x3f
 800224e:	400a      	ands	r2, r1
 8002250:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002256:	687a      	ldr	r2, [r7, #4]
 8002258:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800225a:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	2b00      	cmp	r3, #0
 8002262:	d011      	beq.n	8002288 <HAL_DMA_Init+0xd8>
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	685b      	ldr	r3, [r3, #4]
 8002268:	2b04      	cmp	r3, #4
 800226a:	d80d      	bhi.n	8002288 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	0018      	movs	r0, r3
 8002270:	f000 fa36 	bl	80026e0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002278:	2200      	movs	r2, #0
 800227a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002280:	687a      	ldr	r2, [r7, #4]
 8002282:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8002284:	605a      	str	r2, [r3, #4]
 8002286:	e008      	b.n	800229a <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2200      	movs	r2, #0
 800228c:	651a      	str	r2, [r3, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	2200      	movs	r2, #0
 8002292:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2200      	movs	r2, #0
 8002298:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	2200      	movs	r2, #0
 800229e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	2225      	movs	r2, #37	; 0x25
 80022a4:	2101      	movs	r1, #1
 80022a6:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2224      	movs	r2, #36	; 0x24
 80022ac:	2100      	movs	r1, #0
 80022ae:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80022b0:	2300      	movs	r3, #0
}
 80022b2:	0018      	movs	r0, r3
 80022b4:	46bd      	mov	sp, r7
 80022b6:	b002      	add	sp, #8
 80022b8:	bd80      	pop	{r7, pc}
 80022ba:	46c0      	nop			; (mov r8, r8)
 80022bc:	bffdfff8 	.word	0xbffdfff8
 80022c0:	ffff800f 	.word	0xffff800f

080022c4 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b086      	sub	sp, #24
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	60f8      	str	r0, [r7, #12]
 80022cc:	60b9      	str	r1, [r7, #8]
 80022ce:	607a      	str	r2, [r7, #4]
 80022d0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80022d2:	2317      	movs	r3, #23
 80022d4:	18fb      	adds	r3, r7, r3
 80022d6:	2200      	movs	r2, #0
 80022d8:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	2224      	movs	r2, #36	; 0x24
 80022de:	5c9b      	ldrb	r3, [r3, r2]
 80022e0:	2b01      	cmp	r3, #1
 80022e2:	d101      	bne.n	80022e8 <HAL_DMA_Start_IT+0x24>
 80022e4:	2302      	movs	r3, #2
 80022e6:	e06f      	b.n	80023c8 <HAL_DMA_Start_IT+0x104>
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	2224      	movs	r2, #36	; 0x24
 80022ec:	2101      	movs	r1, #1
 80022ee:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	2225      	movs	r2, #37	; 0x25
 80022f4:	5c9b      	ldrb	r3, [r3, r2]
 80022f6:	b2db      	uxtb	r3, r3
 80022f8:	2b01      	cmp	r3, #1
 80022fa:	d157      	bne.n	80023ac <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	2225      	movs	r2, #37	; 0x25
 8002300:	2102      	movs	r1, #2
 8002302:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	2200      	movs	r2, #0
 8002308:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	681a      	ldr	r2, [r3, #0]
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	2101      	movs	r1, #1
 8002316:	438a      	bics	r2, r1
 8002318:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	687a      	ldr	r2, [r7, #4]
 800231e:	68b9      	ldr	r1, [r7, #8]
 8002320:	68f8      	ldr	r0, [r7, #12]
 8002322:	f000 f971 	bl	8002608 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800232a:	2b00      	cmp	r3, #0
 800232c:	d008      	beq.n	8002340 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	681a      	ldr	r2, [r3, #0]
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	210e      	movs	r1, #14
 800233a:	430a      	orrs	r2, r1
 800233c:	601a      	str	r2, [r3, #0]
 800233e:	e00f      	b.n	8002360 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	681a      	ldr	r2, [r3, #0]
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	2104      	movs	r1, #4
 800234c:	438a      	bics	r2, r1
 800234e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	681a      	ldr	r2, [r3, #0]
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	210a      	movs	r1, #10
 800235c:	430a      	orrs	r2, r1
 800235e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002364:	681a      	ldr	r2, [r3, #0]
 8002366:	2380      	movs	r3, #128	; 0x80
 8002368:	025b      	lsls	r3, r3, #9
 800236a:	4013      	ands	r3, r2
 800236c:	d008      	beq.n	8002380 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002372:	681a      	ldr	r2, [r3, #0]
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002378:	2180      	movs	r1, #128	; 0x80
 800237a:	0049      	lsls	r1, r1, #1
 800237c:	430a      	orrs	r2, r1
 800237e:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002384:	2b00      	cmp	r3, #0
 8002386:	d008      	beq.n	800239a <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800238c:	681a      	ldr	r2, [r3, #0]
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002392:	2180      	movs	r1, #128	; 0x80
 8002394:	0049      	lsls	r1, r1, #1
 8002396:	430a      	orrs	r2, r1
 8002398:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	681a      	ldr	r2, [r3, #0]
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	2101      	movs	r1, #1
 80023a6:	430a      	orrs	r2, r1
 80023a8:	601a      	str	r2, [r3, #0]
 80023aa:	e00a      	b.n	80023c2 <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	2280      	movs	r2, #128	; 0x80
 80023b0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	2224      	movs	r2, #36	; 0x24
 80023b6:	2100      	movs	r1, #0
 80023b8:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 80023ba:	2317      	movs	r3, #23
 80023bc:	18fb      	adds	r3, r7, r3
 80023be:	2201      	movs	r2, #1
 80023c0:	701a      	strb	r2, [r3, #0]
  }

  return status;
 80023c2:	2317      	movs	r3, #23
 80023c4:	18fb      	adds	r3, r7, r3
 80023c6:	781b      	ldrb	r3, [r3, #0]
}
 80023c8:	0018      	movs	r0, r3
 80023ca:	46bd      	mov	sp, r7
 80023cc:	b006      	add	sp, #24
 80023ce:	bd80      	pop	{r7, pc}

080023d0 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b084      	sub	sp, #16
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80023d8:	210f      	movs	r1, #15
 80023da:	187b      	adds	r3, r7, r1
 80023dc:	2200      	movs	r2, #0
 80023de:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2225      	movs	r2, #37	; 0x25
 80023e4:	5c9b      	ldrb	r3, [r3, r2]
 80023e6:	b2db      	uxtb	r3, r3
 80023e8:	2b02      	cmp	r3, #2
 80023ea:	d006      	beq.n	80023fa <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2204      	movs	r2, #4
 80023f0:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80023f2:	187b      	adds	r3, r7, r1
 80023f4:	2201      	movs	r2, #1
 80023f6:	701a      	strb	r2, [r3, #0]
 80023f8:	e049      	b.n	800248e <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	681a      	ldr	r2, [r3, #0]
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	210e      	movs	r1, #14
 8002406:	438a      	bics	r2, r1
 8002408:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	681a      	ldr	r2, [r3, #0]
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	2101      	movs	r1, #1
 8002416:	438a      	bics	r2, r1
 8002418:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800241e:	681a      	ldr	r2, [r3, #0]
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002424:	491d      	ldr	r1, [pc, #116]	; (800249c <HAL_DMA_Abort_IT+0xcc>)
 8002426:	400a      	ands	r2, r1
 8002428:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 800242a:	4b1d      	ldr	r3, [pc, #116]	; (80024a0 <HAL_DMA_Abort_IT+0xd0>)
 800242c:	6859      	ldr	r1, [r3, #4]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002432:	221c      	movs	r2, #28
 8002434:	4013      	ands	r3, r2
 8002436:	2201      	movs	r2, #1
 8002438:	409a      	lsls	r2, r3
 800243a:	4b19      	ldr	r3, [pc, #100]	; (80024a0 <HAL_DMA_Abort_IT+0xd0>)
 800243c:	430a      	orrs	r2, r1
 800243e:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002444:	687a      	ldr	r2, [r7, #4]
 8002446:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8002448:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800244e:	2b00      	cmp	r3, #0
 8002450:	d00c      	beq.n	800246c <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002456:	681a      	ldr	r2, [r3, #0]
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800245c:	490f      	ldr	r1, [pc, #60]	; (800249c <HAL_DMA_Abort_IT+0xcc>)
 800245e:	400a      	ands	r2, r1
 8002460:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002466:	687a      	ldr	r2, [r7, #4]
 8002468:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800246a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2225      	movs	r2, #37	; 0x25
 8002470:	2101      	movs	r1, #1
 8002472:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	2224      	movs	r2, #36	; 0x24
 8002478:	2100      	movs	r1, #0
 800247a:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002480:	2b00      	cmp	r3, #0
 8002482:	d004      	beq.n	800248e <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002488:	687a      	ldr	r2, [r7, #4]
 800248a:	0010      	movs	r0, r2
 800248c:	4798      	blx	r3
    }
  }
  return status;
 800248e:	230f      	movs	r3, #15
 8002490:	18fb      	adds	r3, r7, r3
 8002492:	781b      	ldrb	r3, [r3, #0]
}
 8002494:	0018      	movs	r0, r3
 8002496:	46bd      	mov	sp, r7
 8002498:	b004      	add	sp, #16
 800249a:	bd80      	pop	{r7, pc}
 800249c:	fffffeff 	.word	0xfffffeff
 80024a0:	40020000 	.word	0x40020000

080024a4 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b084      	sub	sp, #16
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 80024ac:	4b55      	ldr	r3, [pc, #340]	; (8002604 <HAL_DMA_IRQHandler+0x160>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024be:	221c      	movs	r2, #28
 80024c0:	4013      	ands	r3, r2
 80024c2:	2204      	movs	r2, #4
 80024c4:	409a      	lsls	r2, r3
 80024c6:	0013      	movs	r3, r2
 80024c8:	68fa      	ldr	r2, [r7, #12]
 80024ca:	4013      	ands	r3, r2
 80024cc:	d027      	beq.n	800251e <HAL_DMA_IRQHandler+0x7a>
 80024ce:	68bb      	ldr	r3, [r7, #8]
 80024d0:	2204      	movs	r2, #4
 80024d2:	4013      	ands	r3, r2
 80024d4:	d023      	beq.n	800251e <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	2220      	movs	r2, #32
 80024de:	4013      	ands	r3, r2
 80024e0:	d107      	bne.n	80024f2 <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	681a      	ldr	r2, [r3, #0]
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	2104      	movs	r1, #4
 80024ee:	438a      	bics	r2, r1
 80024f0:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 80024f2:	4b44      	ldr	r3, [pc, #272]	; (8002604 <HAL_DMA_IRQHandler+0x160>)
 80024f4:	6859      	ldr	r1, [r3, #4]
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024fa:	221c      	movs	r2, #28
 80024fc:	4013      	ands	r3, r2
 80024fe:	2204      	movs	r2, #4
 8002500:	409a      	lsls	r2, r3
 8002502:	4b40      	ldr	r3, [pc, #256]	; (8002604 <HAL_DMA_IRQHandler+0x160>)
 8002504:	430a      	orrs	r2, r1
 8002506:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800250c:	2b00      	cmp	r3, #0
 800250e:	d100      	bne.n	8002512 <HAL_DMA_IRQHandler+0x6e>
 8002510:	e073      	b.n	80025fa <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002516:	687a      	ldr	r2, [r7, #4]
 8002518:	0010      	movs	r0, r2
 800251a:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 800251c:	e06d      	b.n	80025fa <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002522:	221c      	movs	r2, #28
 8002524:	4013      	ands	r3, r2
 8002526:	2202      	movs	r2, #2
 8002528:	409a      	lsls	r2, r3
 800252a:	0013      	movs	r3, r2
 800252c:	68fa      	ldr	r2, [r7, #12]
 800252e:	4013      	ands	r3, r2
 8002530:	d02e      	beq.n	8002590 <HAL_DMA_IRQHandler+0xec>
 8002532:	68bb      	ldr	r3, [r7, #8]
 8002534:	2202      	movs	r2, #2
 8002536:	4013      	ands	r3, r2
 8002538:	d02a      	beq.n	8002590 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	2220      	movs	r2, #32
 8002542:	4013      	ands	r3, r2
 8002544:	d10b      	bne.n	800255e <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	681a      	ldr	r2, [r3, #0]
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	210a      	movs	r1, #10
 8002552:	438a      	bics	r2, r1
 8002554:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	2225      	movs	r2, #37	; 0x25
 800255a:	2101      	movs	r1, #1
 800255c:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 800255e:	4b29      	ldr	r3, [pc, #164]	; (8002604 <HAL_DMA_IRQHandler+0x160>)
 8002560:	6859      	ldr	r1, [r3, #4]
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002566:	221c      	movs	r2, #28
 8002568:	4013      	ands	r3, r2
 800256a:	2202      	movs	r2, #2
 800256c:	409a      	lsls	r2, r3
 800256e:	4b25      	ldr	r3, [pc, #148]	; (8002604 <HAL_DMA_IRQHandler+0x160>)
 8002570:	430a      	orrs	r2, r1
 8002572:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2224      	movs	r2, #36	; 0x24
 8002578:	2100      	movs	r1, #0
 800257a:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002580:	2b00      	cmp	r3, #0
 8002582:	d03a      	beq.n	80025fa <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002588:	687a      	ldr	r2, [r7, #4]
 800258a:	0010      	movs	r0, r2
 800258c:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 800258e:	e034      	b.n	80025fa <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002594:	221c      	movs	r2, #28
 8002596:	4013      	ands	r3, r2
 8002598:	2208      	movs	r2, #8
 800259a:	409a      	lsls	r2, r3
 800259c:	0013      	movs	r3, r2
 800259e:	68fa      	ldr	r2, [r7, #12]
 80025a0:	4013      	ands	r3, r2
 80025a2:	d02b      	beq.n	80025fc <HAL_DMA_IRQHandler+0x158>
 80025a4:	68bb      	ldr	r3, [r7, #8]
 80025a6:	2208      	movs	r2, #8
 80025a8:	4013      	ands	r3, r2
 80025aa:	d027      	beq.n	80025fc <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	681a      	ldr	r2, [r3, #0]
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	210e      	movs	r1, #14
 80025b8:	438a      	bics	r2, r1
 80025ba:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 80025bc:	4b11      	ldr	r3, [pc, #68]	; (8002604 <HAL_DMA_IRQHandler+0x160>)
 80025be:	6859      	ldr	r1, [r3, #4]
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025c4:	221c      	movs	r2, #28
 80025c6:	4013      	ands	r3, r2
 80025c8:	2201      	movs	r2, #1
 80025ca:	409a      	lsls	r2, r3
 80025cc:	4b0d      	ldr	r3, [pc, #52]	; (8002604 <HAL_DMA_IRQHandler+0x160>)
 80025ce:	430a      	orrs	r2, r1
 80025d0:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	2201      	movs	r2, #1
 80025d6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2225      	movs	r2, #37	; 0x25
 80025dc:	2101      	movs	r1, #1
 80025de:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2224      	movs	r2, #36	; 0x24
 80025e4:	2100      	movs	r1, #0
 80025e6:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d005      	beq.n	80025fc <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025f4:	687a      	ldr	r2, [r7, #4]
 80025f6:	0010      	movs	r0, r2
 80025f8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80025fa:	46c0      	nop			; (mov r8, r8)
 80025fc:	46c0      	nop			; (mov r8, r8)
}
 80025fe:	46bd      	mov	sp, r7
 8002600:	b004      	add	sp, #16
 8002602:	bd80      	pop	{r7, pc}
 8002604:	40020000 	.word	0x40020000

08002608 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b084      	sub	sp, #16
 800260c:	af00      	add	r7, sp, #0
 800260e:	60f8      	str	r0, [r7, #12]
 8002610:	60b9      	str	r1, [r7, #8]
 8002612:	607a      	str	r2, [r7, #4]
 8002614:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800261a:	68fa      	ldr	r2, [r7, #12]
 800261c:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800261e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002624:	2b00      	cmp	r3, #0
 8002626:	d004      	beq.n	8002632 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800262c:	68fa      	ldr	r2, [r7, #12]
 800262e:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8002630:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8002632:	4b14      	ldr	r3, [pc, #80]	; (8002684 <DMA_SetConfig+0x7c>)
 8002634:	6859      	ldr	r1, [r3, #4]
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800263a:	221c      	movs	r2, #28
 800263c:	4013      	ands	r3, r2
 800263e:	2201      	movs	r2, #1
 8002640:	409a      	lsls	r2, r3
 8002642:	4b10      	ldr	r3, [pc, #64]	; (8002684 <DMA_SetConfig+0x7c>)
 8002644:	430a      	orrs	r2, r1
 8002646:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	683a      	ldr	r2, [r7, #0]
 800264e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	689b      	ldr	r3, [r3, #8]
 8002654:	2b10      	cmp	r3, #16
 8002656:	d108      	bne.n	800266a <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	687a      	ldr	r2, [r7, #4]
 800265e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	68ba      	ldr	r2, [r7, #8]
 8002666:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002668:	e007      	b.n	800267a <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	68ba      	ldr	r2, [r7, #8]
 8002670:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	687a      	ldr	r2, [r7, #4]
 8002678:	60da      	str	r2, [r3, #12]
}
 800267a:	46c0      	nop			; (mov r8, r8)
 800267c:	46bd      	mov	sp, r7
 800267e:	b004      	add	sp, #16
 8002680:	bd80      	pop	{r7, pc}
 8002682:	46c0      	nop			; (mov r8, r8)
 8002684:	40020000 	.word	0x40020000

08002688 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b084      	sub	sp, #16
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002694:	089b      	lsrs	r3, r3, #2
 8002696:	4a10      	ldr	r2, [pc, #64]	; (80026d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8002698:	4694      	mov	ip, r2
 800269a:	4463      	add	r3, ip
 800269c:	009b      	lsls	r3, r3, #2
 800269e:	001a      	movs	r2, r3
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	645a      	str	r2, [r3, #68]	; 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	001a      	movs	r2, r3
 80026aa:	23ff      	movs	r3, #255	; 0xff
 80026ac:	4013      	ands	r3, r2
 80026ae:	3b08      	subs	r3, #8
 80026b0:	2114      	movs	r1, #20
 80026b2:	0018      	movs	r0, r3
 80026b4:	f7fd fd24 	bl	8000100 <__udivsi3>
 80026b8:	0003      	movs	r3, r0
 80026ba:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	4a07      	ldr	r2, [pc, #28]	; (80026dc <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 80026c0:	649a      	str	r2, [r3, #72]	; 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	221f      	movs	r2, #31
 80026c6:	4013      	ands	r3, r2
 80026c8:	2201      	movs	r2, #1
 80026ca:	409a      	lsls	r2, r3
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	64da      	str	r2, [r3, #76]	; 0x4c
}
 80026d0:	46c0      	nop			; (mov r8, r8)
 80026d2:	46bd      	mov	sp, r7
 80026d4:	b004      	add	sp, #16
 80026d6:	bd80      	pop	{r7, pc}
 80026d8:	10008200 	.word	0x10008200
 80026dc:	40020880 	.word	0x40020880

080026e0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b084      	sub	sp, #16
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	223f      	movs	r2, #63	; 0x3f
 80026ee:	4013      	ands	r3, r2
 80026f0:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	4a0a      	ldr	r2, [pc, #40]	; (8002720 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80026f6:	4694      	mov	ip, r2
 80026f8:	4463      	add	r3, ip
 80026fa:	009b      	lsls	r3, r3, #2
 80026fc:	001a      	movs	r2, r3
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	651a      	str	r2, [r3, #80]	; 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	4a07      	ldr	r2, [pc, #28]	; (8002724 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8002706:	655a      	str	r2, [r3, #84]	; 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	3b01      	subs	r3, #1
 800270c:	2203      	movs	r2, #3
 800270e:	4013      	ands	r3, r2
 8002710:	2201      	movs	r2, #1
 8002712:	409a      	lsls	r2, r3
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	659a      	str	r2, [r3, #88]	; 0x58
}
 8002718:	46c0      	nop			; (mov r8, r8)
 800271a:	46bd      	mov	sp, r7
 800271c:	b004      	add	sp, #16
 800271e:	bd80      	pop	{r7, pc}
 8002720:	1000823f 	.word	0x1000823f
 8002724:	40020940 	.word	0x40020940

08002728 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b086      	sub	sp, #24
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
 8002730:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002732:	2300      	movs	r3, #0
 8002734:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002736:	e147      	b.n	80029c8 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	2101      	movs	r1, #1
 800273e:	697a      	ldr	r2, [r7, #20]
 8002740:	4091      	lsls	r1, r2
 8002742:	000a      	movs	r2, r1
 8002744:	4013      	ands	r3, r2
 8002746:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d100      	bne.n	8002750 <HAL_GPIO_Init+0x28>
 800274e:	e138      	b.n	80029c2 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	2203      	movs	r2, #3
 8002756:	4013      	ands	r3, r2
 8002758:	2b01      	cmp	r3, #1
 800275a:	d005      	beq.n	8002768 <HAL_GPIO_Init+0x40>
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	2203      	movs	r2, #3
 8002762:	4013      	ands	r3, r2
 8002764:	2b02      	cmp	r3, #2
 8002766:	d130      	bne.n	80027ca <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	689b      	ldr	r3, [r3, #8]
 800276c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800276e:	697b      	ldr	r3, [r7, #20]
 8002770:	005b      	lsls	r3, r3, #1
 8002772:	2203      	movs	r2, #3
 8002774:	409a      	lsls	r2, r3
 8002776:	0013      	movs	r3, r2
 8002778:	43da      	mvns	r2, r3
 800277a:	693b      	ldr	r3, [r7, #16]
 800277c:	4013      	ands	r3, r2
 800277e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	68da      	ldr	r2, [r3, #12]
 8002784:	697b      	ldr	r3, [r7, #20]
 8002786:	005b      	lsls	r3, r3, #1
 8002788:	409a      	lsls	r2, r3
 800278a:	0013      	movs	r3, r2
 800278c:	693a      	ldr	r2, [r7, #16]
 800278e:	4313      	orrs	r3, r2
 8002790:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	693a      	ldr	r2, [r7, #16]
 8002796:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	685b      	ldr	r3, [r3, #4]
 800279c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800279e:	2201      	movs	r2, #1
 80027a0:	697b      	ldr	r3, [r7, #20]
 80027a2:	409a      	lsls	r2, r3
 80027a4:	0013      	movs	r3, r2
 80027a6:	43da      	mvns	r2, r3
 80027a8:	693b      	ldr	r3, [r7, #16]
 80027aa:	4013      	ands	r3, r2
 80027ac:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	685b      	ldr	r3, [r3, #4]
 80027b2:	091b      	lsrs	r3, r3, #4
 80027b4:	2201      	movs	r2, #1
 80027b6:	401a      	ands	r2, r3
 80027b8:	697b      	ldr	r3, [r7, #20]
 80027ba:	409a      	lsls	r2, r3
 80027bc:	0013      	movs	r3, r2
 80027be:	693a      	ldr	r2, [r7, #16]
 80027c0:	4313      	orrs	r3, r2
 80027c2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	693a      	ldr	r2, [r7, #16]
 80027c8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	685b      	ldr	r3, [r3, #4]
 80027ce:	2203      	movs	r2, #3
 80027d0:	4013      	ands	r3, r2
 80027d2:	2b03      	cmp	r3, #3
 80027d4:	d017      	beq.n	8002806 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	68db      	ldr	r3, [r3, #12]
 80027da:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80027dc:	697b      	ldr	r3, [r7, #20]
 80027de:	005b      	lsls	r3, r3, #1
 80027e0:	2203      	movs	r2, #3
 80027e2:	409a      	lsls	r2, r3
 80027e4:	0013      	movs	r3, r2
 80027e6:	43da      	mvns	r2, r3
 80027e8:	693b      	ldr	r3, [r7, #16]
 80027ea:	4013      	ands	r3, r2
 80027ec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	689a      	ldr	r2, [r3, #8]
 80027f2:	697b      	ldr	r3, [r7, #20]
 80027f4:	005b      	lsls	r3, r3, #1
 80027f6:	409a      	lsls	r2, r3
 80027f8:	0013      	movs	r3, r2
 80027fa:	693a      	ldr	r2, [r7, #16]
 80027fc:	4313      	orrs	r3, r2
 80027fe:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	693a      	ldr	r2, [r7, #16]
 8002804:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	2203      	movs	r2, #3
 800280c:	4013      	ands	r3, r2
 800280e:	2b02      	cmp	r3, #2
 8002810:	d123      	bne.n	800285a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002812:	697b      	ldr	r3, [r7, #20]
 8002814:	08da      	lsrs	r2, r3, #3
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	3208      	adds	r2, #8
 800281a:	0092      	lsls	r2, r2, #2
 800281c:	58d3      	ldr	r3, [r2, r3]
 800281e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002820:	697b      	ldr	r3, [r7, #20]
 8002822:	2207      	movs	r2, #7
 8002824:	4013      	ands	r3, r2
 8002826:	009b      	lsls	r3, r3, #2
 8002828:	220f      	movs	r2, #15
 800282a:	409a      	lsls	r2, r3
 800282c:	0013      	movs	r3, r2
 800282e:	43da      	mvns	r2, r3
 8002830:	693b      	ldr	r3, [r7, #16]
 8002832:	4013      	ands	r3, r2
 8002834:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	691a      	ldr	r2, [r3, #16]
 800283a:	697b      	ldr	r3, [r7, #20]
 800283c:	2107      	movs	r1, #7
 800283e:	400b      	ands	r3, r1
 8002840:	009b      	lsls	r3, r3, #2
 8002842:	409a      	lsls	r2, r3
 8002844:	0013      	movs	r3, r2
 8002846:	693a      	ldr	r2, [r7, #16]
 8002848:	4313      	orrs	r3, r2
 800284a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800284c:	697b      	ldr	r3, [r7, #20]
 800284e:	08da      	lsrs	r2, r3, #3
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	3208      	adds	r2, #8
 8002854:	0092      	lsls	r2, r2, #2
 8002856:	6939      	ldr	r1, [r7, #16]
 8002858:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002860:	697b      	ldr	r3, [r7, #20]
 8002862:	005b      	lsls	r3, r3, #1
 8002864:	2203      	movs	r2, #3
 8002866:	409a      	lsls	r2, r3
 8002868:	0013      	movs	r3, r2
 800286a:	43da      	mvns	r2, r3
 800286c:	693b      	ldr	r3, [r7, #16]
 800286e:	4013      	ands	r3, r2
 8002870:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	2203      	movs	r2, #3
 8002878:	401a      	ands	r2, r3
 800287a:	697b      	ldr	r3, [r7, #20]
 800287c:	005b      	lsls	r3, r3, #1
 800287e:	409a      	lsls	r2, r3
 8002880:	0013      	movs	r3, r2
 8002882:	693a      	ldr	r2, [r7, #16]
 8002884:	4313      	orrs	r3, r2
 8002886:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	693a      	ldr	r2, [r7, #16]
 800288c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	685a      	ldr	r2, [r3, #4]
 8002892:	23c0      	movs	r3, #192	; 0xc0
 8002894:	029b      	lsls	r3, r3, #10
 8002896:	4013      	ands	r3, r2
 8002898:	d100      	bne.n	800289c <HAL_GPIO_Init+0x174>
 800289a:	e092      	b.n	80029c2 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 800289c:	4a50      	ldr	r2, [pc, #320]	; (80029e0 <HAL_GPIO_Init+0x2b8>)
 800289e:	697b      	ldr	r3, [r7, #20]
 80028a0:	089b      	lsrs	r3, r3, #2
 80028a2:	3318      	adds	r3, #24
 80028a4:	009b      	lsls	r3, r3, #2
 80028a6:	589b      	ldr	r3, [r3, r2]
 80028a8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80028aa:	697b      	ldr	r3, [r7, #20]
 80028ac:	2203      	movs	r2, #3
 80028ae:	4013      	ands	r3, r2
 80028b0:	00db      	lsls	r3, r3, #3
 80028b2:	220f      	movs	r2, #15
 80028b4:	409a      	lsls	r2, r3
 80028b6:	0013      	movs	r3, r2
 80028b8:	43da      	mvns	r2, r3
 80028ba:	693b      	ldr	r3, [r7, #16]
 80028bc:	4013      	ands	r3, r2
 80028be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80028c0:	687a      	ldr	r2, [r7, #4]
 80028c2:	23a0      	movs	r3, #160	; 0xa0
 80028c4:	05db      	lsls	r3, r3, #23
 80028c6:	429a      	cmp	r2, r3
 80028c8:	d013      	beq.n	80028f2 <HAL_GPIO_Init+0x1ca>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	4a45      	ldr	r2, [pc, #276]	; (80029e4 <HAL_GPIO_Init+0x2bc>)
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d00d      	beq.n	80028ee <HAL_GPIO_Init+0x1c6>
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	4a44      	ldr	r2, [pc, #272]	; (80029e8 <HAL_GPIO_Init+0x2c0>)
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d007      	beq.n	80028ea <HAL_GPIO_Init+0x1c2>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	4a43      	ldr	r2, [pc, #268]	; (80029ec <HAL_GPIO_Init+0x2c4>)
 80028de:	4293      	cmp	r3, r2
 80028e0:	d101      	bne.n	80028e6 <HAL_GPIO_Init+0x1be>
 80028e2:	2303      	movs	r3, #3
 80028e4:	e006      	b.n	80028f4 <HAL_GPIO_Init+0x1cc>
 80028e6:	2305      	movs	r3, #5
 80028e8:	e004      	b.n	80028f4 <HAL_GPIO_Init+0x1cc>
 80028ea:	2302      	movs	r3, #2
 80028ec:	e002      	b.n	80028f4 <HAL_GPIO_Init+0x1cc>
 80028ee:	2301      	movs	r3, #1
 80028f0:	e000      	b.n	80028f4 <HAL_GPIO_Init+0x1cc>
 80028f2:	2300      	movs	r3, #0
 80028f4:	697a      	ldr	r2, [r7, #20]
 80028f6:	2103      	movs	r1, #3
 80028f8:	400a      	ands	r2, r1
 80028fa:	00d2      	lsls	r2, r2, #3
 80028fc:	4093      	lsls	r3, r2
 80028fe:	693a      	ldr	r2, [r7, #16]
 8002900:	4313      	orrs	r3, r2
 8002902:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8002904:	4936      	ldr	r1, [pc, #216]	; (80029e0 <HAL_GPIO_Init+0x2b8>)
 8002906:	697b      	ldr	r3, [r7, #20]
 8002908:	089b      	lsrs	r3, r3, #2
 800290a:	3318      	adds	r3, #24
 800290c:	009b      	lsls	r3, r3, #2
 800290e:	693a      	ldr	r2, [r7, #16]
 8002910:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002912:	4b33      	ldr	r3, [pc, #204]	; (80029e0 <HAL_GPIO_Init+0x2b8>)
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	43da      	mvns	r2, r3
 800291c:	693b      	ldr	r3, [r7, #16]
 800291e:	4013      	ands	r3, r2
 8002920:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	685a      	ldr	r2, [r3, #4]
 8002926:	2380      	movs	r3, #128	; 0x80
 8002928:	035b      	lsls	r3, r3, #13
 800292a:	4013      	ands	r3, r2
 800292c:	d003      	beq.n	8002936 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 800292e:	693a      	ldr	r2, [r7, #16]
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	4313      	orrs	r3, r2
 8002934:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002936:	4b2a      	ldr	r3, [pc, #168]	; (80029e0 <HAL_GPIO_Init+0x2b8>)
 8002938:	693a      	ldr	r2, [r7, #16]
 800293a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 800293c:	4b28      	ldr	r3, [pc, #160]	; (80029e0 <HAL_GPIO_Init+0x2b8>)
 800293e:	685b      	ldr	r3, [r3, #4]
 8002940:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	43da      	mvns	r2, r3
 8002946:	693b      	ldr	r3, [r7, #16]
 8002948:	4013      	ands	r3, r2
 800294a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	685a      	ldr	r2, [r3, #4]
 8002950:	2380      	movs	r3, #128	; 0x80
 8002952:	039b      	lsls	r3, r3, #14
 8002954:	4013      	ands	r3, r2
 8002956:	d003      	beq.n	8002960 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8002958:	693a      	ldr	r2, [r7, #16]
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	4313      	orrs	r3, r2
 800295e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002960:	4b1f      	ldr	r3, [pc, #124]	; (80029e0 <HAL_GPIO_Init+0x2b8>)
 8002962:	693a      	ldr	r2, [r7, #16]
 8002964:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002966:	4a1e      	ldr	r2, [pc, #120]	; (80029e0 <HAL_GPIO_Init+0x2b8>)
 8002968:	2384      	movs	r3, #132	; 0x84
 800296a:	58d3      	ldr	r3, [r2, r3]
 800296c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	43da      	mvns	r2, r3
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	4013      	ands	r3, r2
 8002976:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	685a      	ldr	r2, [r3, #4]
 800297c:	2380      	movs	r3, #128	; 0x80
 800297e:	029b      	lsls	r3, r3, #10
 8002980:	4013      	ands	r3, r2
 8002982:	d003      	beq.n	800298c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8002984:	693a      	ldr	r2, [r7, #16]
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	4313      	orrs	r3, r2
 800298a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800298c:	4914      	ldr	r1, [pc, #80]	; (80029e0 <HAL_GPIO_Init+0x2b8>)
 800298e:	2284      	movs	r2, #132	; 0x84
 8002990:	693b      	ldr	r3, [r7, #16]
 8002992:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8002994:	4a12      	ldr	r2, [pc, #72]	; (80029e0 <HAL_GPIO_Init+0x2b8>)
 8002996:	2380      	movs	r3, #128	; 0x80
 8002998:	58d3      	ldr	r3, [r2, r3]
 800299a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	43da      	mvns	r2, r3
 80029a0:	693b      	ldr	r3, [r7, #16]
 80029a2:	4013      	ands	r3, r2
 80029a4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	685a      	ldr	r2, [r3, #4]
 80029aa:	2380      	movs	r3, #128	; 0x80
 80029ac:	025b      	lsls	r3, r3, #9
 80029ae:	4013      	ands	r3, r2
 80029b0:	d003      	beq.n	80029ba <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80029b2:	693a      	ldr	r2, [r7, #16]
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	4313      	orrs	r3, r2
 80029b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80029ba:	4909      	ldr	r1, [pc, #36]	; (80029e0 <HAL_GPIO_Init+0x2b8>)
 80029bc:	2280      	movs	r2, #128	; 0x80
 80029be:	693b      	ldr	r3, [r7, #16]
 80029c0:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80029c2:	697b      	ldr	r3, [r7, #20]
 80029c4:	3301      	adds	r3, #1
 80029c6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	681a      	ldr	r2, [r3, #0]
 80029cc:	697b      	ldr	r3, [r7, #20]
 80029ce:	40da      	lsrs	r2, r3
 80029d0:	1e13      	subs	r3, r2, #0
 80029d2:	d000      	beq.n	80029d6 <HAL_GPIO_Init+0x2ae>
 80029d4:	e6b0      	b.n	8002738 <HAL_GPIO_Init+0x10>
  }
}
 80029d6:	46c0      	nop			; (mov r8, r8)
 80029d8:	46c0      	nop			; (mov r8, r8)
 80029da:	46bd      	mov	sp, r7
 80029dc:	b006      	add	sp, #24
 80029de:	bd80      	pop	{r7, pc}
 80029e0:	40021800 	.word	0x40021800
 80029e4:	50000400 	.word	0x50000400
 80029e8:	50000800 	.word	0x50000800
 80029ec:	50000c00 	.word	0x50000c00

080029f0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b084      	sub	sp, #16
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
 80029f8:	000a      	movs	r2, r1
 80029fa:	1cbb      	adds	r3, r7, #2
 80029fc:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	691b      	ldr	r3, [r3, #16]
 8002a02:	1cba      	adds	r2, r7, #2
 8002a04:	8812      	ldrh	r2, [r2, #0]
 8002a06:	4013      	ands	r3, r2
 8002a08:	d004      	beq.n	8002a14 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8002a0a:	230f      	movs	r3, #15
 8002a0c:	18fb      	adds	r3, r7, r3
 8002a0e:	2201      	movs	r2, #1
 8002a10:	701a      	strb	r2, [r3, #0]
 8002a12:	e003      	b.n	8002a1c <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002a14:	230f      	movs	r3, #15
 8002a16:	18fb      	adds	r3, r7, r3
 8002a18:	2200      	movs	r2, #0
 8002a1a:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8002a1c:	230f      	movs	r3, #15
 8002a1e:	18fb      	adds	r3, r7, r3
 8002a20:	781b      	ldrb	r3, [r3, #0]
}
 8002a22:	0018      	movs	r0, r3
 8002a24:	46bd      	mov	sp, r7
 8002a26:	b004      	add	sp, #16
 8002a28:	bd80      	pop	{r7, pc}

08002a2a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a2a:	b580      	push	{r7, lr}
 8002a2c:	b082      	sub	sp, #8
 8002a2e:	af00      	add	r7, sp, #0
 8002a30:	6078      	str	r0, [r7, #4]
 8002a32:	0008      	movs	r0, r1
 8002a34:	0011      	movs	r1, r2
 8002a36:	1cbb      	adds	r3, r7, #2
 8002a38:	1c02      	adds	r2, r0, #0
 8002a3a:	801a      	strh	r2, [r3, #0]
 8002a3c:	1c7b      	adds	r3, r7, #1
 8002a3e:	1c0a      	adds	r2, r1, #0
 8002a40:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002a42:	1c7b      	adds	r3, r7, #1
 8002a44:	781b      	ldrb	r3, [r3, #0]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d004      	beq.n	8002a54 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002a4a:	1cbb      	adds	r3, r7, #2
 8002a4c:	881a      	ldrh	r2, [r3, #0]
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002a52:	e003      	b.n	8002a5c <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002a54:	1cbb      	adds	r3, r7, #2
 8002a56:	881a      	ldrh	r2, [r3, #0]
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002a5c:	46c0      	nop			; (mov r8, r8)
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	b002      	add	sp, #8
 8002a62:	bd80      	pop	{r7, pc}

08002a64 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b084      	sub	sp, #16
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8002a6c:	4b19      	ldr	r3, [pc, #100]	; (8002ad4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4a19      	ldr	r2, [pc, #100]	; (8002ad8 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8002a72:	4013      	ands	r3, r2
 8002a74:	0019      	movs	r1, r3
 8002a76:	4b17      	ldr	r3, [pc, #92]	; (8002ad4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002a78:	687a      	ldr	r2, [r7, #4]
 8002a7a:	430a      	orrs	r2, r1
 8002a7c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002a7e:	687a      	ldr	r2, [r7, #4]
 8002a80:	2380      	movs	r3, #128	; 0x80
 8002a82:	009b      	lsls	r3, r3, #2
 8002a84:	429a      	cmp	r2, r3
 8002a86:	d11f      	bne.n	8002ac8 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8002a88:	4b14      	ldr	r3, [pc, #80]	; (8002adc <HAL_PWREx_ControlVoltageScaling+0x78>)
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	0013      	movs	r3, r2
 8002a8e:	005b      	lsls	r3, r3, #1
 8002a90:	189b      	adds	r3, r3, r2
 8002a92:	005b      	lsls	r3, r3, #1
 8002a94:	4912      	ldr	r1, [pc, #72]	; (8002ae0 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8002a96:	0018      	movs	r0, r3
 8002a98:	f7fd fb32 	bl	8000100 <__udivsi3>
 8002a9c:	0003      	movs	r3, r0
 8002a9e:	3301      	adds	r3, #1
 8002aa0:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002aa2:	e008      	b.n	8002ab6 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d003      	beq.n	8002ab2 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	3b01      	subs	r3, #1
 8002aae:	60fb      	str	r3, [r7, #12]
 8002ab0:	e001      	b.n	8002ab6 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8002ab2:	2303      	movs	r3, #3
 8002ab4:	e009      	b.n	8002aca <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002ab6:	4b07      	ldr	r3, [pc, #28]	; (8002ad4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002ab8:	695a      	ldr	r2, [r3, #20]
 8002aba:	2380      	movs	r3, #128	; 0x80
 8002abc:	00db      	lsls	r3, r3, #3
 8002abe:	401a      	ands	r2, r3
 8002ac0:	2380      	movs	r3, #128	; 0x80
 8002ac2:	00db      	lsls	r3, r3, #3
 8002ac4:	429a      	cmp	r2, r3
 8002ac6:	d0ed      	beq.n	8002aa4 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8002ac8:	2300      	movs	r3, #0
}
 8002aca:	0018      	movs	r0, r3
 8002acc:	46bd      	mov	sp, r7
 8002ace:	b004      	add	sp, #16
 8002ad0:	bd80      	pop	{r7, pc}
 8002ad2:	46c0      	nop			; (mov r8, r8)
 8002ad4:	40007000 	.word	0x40007000
 8002ad8:	fffff9ff 	.word	0xfffff9ff
 8002adc:	20000000 	.word	0x20000000
 8002ae0:	000f4240 	.word	0x000f4240

08002ae4 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8002ae8:	4b03      	ldr	r3, [pc, #12]	; (8002af8 <LL_RCC_GetAPB1Prescaler+0x14>)
 8002aea:	689a      	ldr	r2, [r3, #8]
 8002aec:	23e0      	movs	r3, #224	; 0xe0
 8002aee:	01db      	lsls	r3, r3, #7
 8002af0:	4013      	ands	r3, r2
}
 8002af2:	0018      	movs	r0, r3
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bd80      	pop	{r7, pc}
 8002af8:	40021000 	.word	0x40021000

08002afc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b088      	sub	sp, #32
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d101      	bne.n	8002b0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	e2f3      	b.n	80030f6 <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	2201      	movs	r2, #1
 8002b14:	4013      	ands	r3, r2
 8002b16:	d100      	bne.n	8002b1a <HAL_RCC_OscConfig+0x1e>
 8002b18:	e07c      	b.n	8002c14 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b1a:	4bc3      	ldr	r3, [pc, #780]	; (8002e28 <HAL_RCC_OscConfig+0x32c>)
 8002b1c:	689b      	ldr	r3, [r3, #8]
 8002b1e:	2238      	movs	r2, #56	; 0x38
 8002b20:	4013      	ands	r3, r2
 8002b22:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002b24:	4bc0      	ldr	r3, [pc, #768]	; (8002e28 <HAL_RCC_OscConfig+0x32c>)
 8002b26:	68db      	ldr	r3, [r3, #12]
 8002b28:	2203      	movs	r2, #3
 8002b2a:	4013      	ands	r3, r2
 8002b2c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8002b2e:	69bb      	ldr	r3, [r7, #24]
 8002b30:	2b10      	cmp	r3, #16
 8002b32:	d102      	bne.n	8002b3a <HAL_RCC_OscConfig+0x3e>
 8002b34:	697b      	ldr	r3, [r7, #20]
 8002b36:	2b03      	cmp	r3, #3
 8002b38:	d002      	beq.n	8002b40 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8002b3a:	69bb      	ldr	r3, [r7, #24]
 8002b3c:	2b08      	cmp	r3, #8
 8002b3e:	d10b      	bne.n	8002b58 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b40:	4bb9      	ldr	r3, [pc, #740]	; (8002e28 <HAL_RCC_OscConfig+0x32c>)
 8002b42:	681a      	ldr	r2, [r3, #0]
 8002b44:	2380      	movs	r3, #128	; 0x80
 8002b46:	029b      	lsls	r3, r3, #10
 8002b48:	4013      	ands	r3, r2
 8002b4a:	d062      	beq.n	8002c12 <HAL_RCC_OscConfig+0x116>
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d15e      	bne.n	8002c12 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8002b54:	2301      	movs	r3, #1
 8002b56:	e2ce      	b.n	80030f6 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	685a      	ldr	r2, [r3, #4]
 8002b5c:	2380      	movs	r3, #128	; 0x80
 8002b5e:	025b      	lsls	r3, r3, #9
 8002b60:	429a      	cmp	r2, r3
 8002b62:	d107      	bne.n	8002b74 <HAL_RCC_OscConfig+0x78>
 8002b64:	4bb0      	ldr	r3, [pc, #704]	; (8002e28 <HAL_RCC_OscConfig+0x32c>)
 8002b66:	681a      	ldr	r2, [r3, #0]
 8002b68:	4baf      	ldr	r3, [pc, #700]	; (8002e28 <HAL_RCC_OscConfig+0x32c>)
 8002b6a:	2180      	movs	r1, #128	; 0x80
 8002b6c:	0249      	lsls	r1, r1, #9
 8002b6e:	430a      	orrs	r2, r1
 8002b70:	601a      	str	r2, [r3, #0]
 8002b72:	e020      	b.n	8002bb6 <HAL_RCC_OscConfig+0xba>
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	685a      	ldr	r2, [r3, #4]
 8002b78:	23a0      	movs	r3, #160	; 0xa0
 8002b7a:	02db      	lsls	r3, r3, #11
 8002b7c:	429a      	cmp	r2, r3
 8002b7e:	d10e      	bne.n	8002b9e <HAL_RCC_OscConfig+0xa2>
 8002b80:	4ba9      	ldr	r3, [pc, #676]	; (8002e28 <HAL_RCC_OscConfig+0x32c>)
 8002b82:	681a      	ldr	r2, [r3, #0]
 8002b84:	4ba8      	ldr	r3, [pc, #672]	; (8002e28 <HAL_RCC_OscConfig+0x32c>)
 8002b86:	2180      	movs	r1, #128	; 0x80
 8002b88:	02c9      	lsls	r1, r1, #11
 8002b8a:	430a      	orrs	r2, r1
 8002b8c:	601a      	str	r2, [r3, #0]
 8002b8e:	4ba6      	ldr	r3, [pc, #664]	; (8002e28 <HAL_RCC_OscConfig+0x32c>)
 8002b90:	681a      	ldr	r2, [r3, #0]
 8002b92:	4ba5      	ldr	r3, [pc, #660]	; (8002e28 <HAL_RCC_OscConfig+0x32c>)
 8002b94:	2180      	movs	r1, #128	; 0x80
 8002b96:	0249      	lsls	r1, r1, #9
 8002b98:	430a      	orrs	r2, r1
 8002b9a:	601a      	str	r2, [r3, #0]
 8002b9c:	e00b      	b.n	8002bb6 <HAL_RCC_OscConfig+0xba>
 8002b9e:	4ba2      	ldr	r3, [pc, #648]	; (8002e28 <HAL_RCC_OscConfig+0x32c>)
 8002ba0:	681a      	ldr	r2, [r3, #0]
 8002ba2:	4ba1      	ldr	r3, [pc, #644]	; (8002e28 <HAL_RCC_OscConfig+0x32c>)
 8002ba4:	49a1      	ldr	r1, [pc, #644]	; (8002e2c <HAL_RCC_OscConfig+0x330>)
 8002ba6:	400a      	ands	r2, r1
 8002ba8:	601a      	str	r2, [r3, #0]
 8002baa:	4b9f      	ldr	r3, [pc, #636]	; (8002e28 <HAL_RCC_OscConfig+0x32c>)
 8002bac:	681a      	ldr	r2, [r3, #0]
 8002bae:	4b9e      	ldr	r3, [pc, #632]	; (8002e28 <HAL_RCC_OscConfig+0x32c>)
 8002bb0:	499f      	ldr	r1, [pc, #636]	; (8002e30 <HAL_RCC_OscConfig+0x334>)
 8002bb2:	400a      	ands	r2, r1
 8002bb4:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	685b      	ldr	r3, [r3, #4]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d014      	beq.n	8002be8 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bbe:	f7ff f9eb 	bl	8001f98 <HAL_GetTick>
 8002bc2:	0003      	movs	r3, r0
 8002bc4:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002bc6:	e008      	b.n	8002bda <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bc8:	f7ff f9e6 	bl	8001f98 <HAL_GetTick>
 8002bcc:	0002      	movs	r2, r0
 8002bce:	693b      	ldr	r3, [r7, #16]
 8002bd0:	1ad3      	subs	r3, r2, r3
 8002bd2:	2b64      	cmp	r3, #100	; 0x64
 8002bd4:	d901      	bls.n	8002bda <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8002bd6:	2303      	movs	r3, #3
 8002bd8:	e28d      	b.n	80030f6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002bda:	4b93      	ldr	r3, [pc, #588]	; (8002e28 <HAL_RCC_OscConfig+0x32c>)
 8002bdc:	681a      	ldr	r2, [r3, #0]
 8002bde:	2380      	movs	r3, #128	; 0x80
 8002be0:	029b      	lsls	r3, r3, #10
 8002be2:	4013      	ands	r3, r2
 8002be4:	d0f0      	beq.n	8002bc8 <HAL_RCC_OscConfig+0xcc>
 8002be6:	e015      	b.n	8002c14 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002be8:	f7ff f9d6 	bl	8001f98 <HAL_GetTick>
 8002bec:	0003      	movs	r3, r0
 8002bee:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002bf0:	e008      	b.n	8002c04 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bf2:	f7ff f9d1 	bl	8001f98 <HAL_GetTick>
 8002bf6:	0002      	movs	r2, r0
 8002bf8:	693b      	ldr	r3, [r7, #16]
 8002bfa:	1ad3      	subs	r3, r2, r3
 8002bfc:	2b64      	cmp	r3, #100	; 0x64
 8002bfe:	d901      	bls.n	8002c04 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002c00:	2303      	movs	r3, #3
 8002c02:	e278      	b.n	80030f6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002c04:	4b88      	ldr	r3, [pc, #544]	; (8002e28 <HAL_RCC_OscConfig+0x32c>)
 8002c06:	681a      	ldr	r2, [r3, #0]
 8002c08:	2380      	movs	r3, #128	; 0x80
 8002c0a:	029b      	lsls	r3, r3, #10
 8002c0c:	4013      	ands	r3, r2
 8002c0e:	d1f0      	bne.n	8002bf2 <HAL_RCC_OscConfig+0xf6>
 8002c10:	e000      	b.n	8002c14 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c12:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	2202      	movs	r2, #2
 8002c1a:	4013      	ands	r3, r2
 8002c1c:	d100      	bne.n	8002c20 <HAL_RCC_OscConfig+0x124>
 8002c1e:	e099      	b.n	8002d54 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c20:	4b81      	ldr	r3, [pc, #516]	; (8002e28 <HAL_RCC_OscConfig+0x32c>)
 8002c22:	689b      	ldr	r3, [r3, #8]
 8002c24:	2238      	movs	r2, #56	; 0x38
 8002c26:	4013      	ands	r3, r2
 8002c28:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002c2a:	4b7f      	ldr	r3, [pc, #508]	; (8002e28 <HAL_RCC_OscConfig+0x32c>)
 8002c2c:	68db      	ldr	r3, [r3, #12]
 8002c2e:	2203      	movs	r2, #3
 8002c30:	4013      	ands	r3, r2
 8002c32:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8002c34:	69bb      	ldr	r3, [r7, #24]
 8002c36:	2b10      	cmp	r3, #16
 8002c38:	d102      	bne.n	8002c40 <HAL_RCC_OscConfig+0x144>
 8002c3a:	697b      	ldr	r3, [r7, #20]
 8002c3c:	2b02      	cmp	r3, #2
 8002c3e:	d002      	beq.n	8002c46 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8002c40:	69bb      	ldr	r3, [r7, #24]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d135      	bne.n	8002cb2 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002c46:	4b78      	ldr	r3, [pc, #480]	; (8002e28 <HAL_RCC_OscConfig+0x32c>)
 8002c48:	681a      	ldr	r2, [r3, #0]
 8002c4a:	2380      	movs	r3, #128	; 0x80
 8002c4c:	00db      	lsls	r3, r3, #3
 8002c4e:	4013      	ands	r3, r2
 8002c50:	d005      	beq.n	8002c5e <HAL_RCC_OscConfig+0x162>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	68db      	ldr	r3, [r3, #12]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d101      	bne.n	8002c5e <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	e24b      	b.n	80030f6 <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c5e:	4b72      	ldr	r3, [pc, #456]	; (8002e28 <HAL_RCC_OscConfig+0x32c>)
 8002c60:	685b      	ldr	r3, [r3, #4]
 8002c62:	4a74      	ldr	r2, [pc, #464]	; (8002e34 <HAL_RCC_OscConfig+0x338>)
 8002c64:	4013      	ands	r3, r2
 8002c66:	0019      	movs	r1, r3
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	695b      	ldr	r3, [r3, #20]
 8002c6c:	021a      	lsls	r2, r3, #8
 8002c6e:	4b6e      	ldr	r3, [pc, #440]	; (8002e28 <HAL_RCC_OscConfig+0x32c>)
 8002c70:	430a      	orrs	r2, r1
 8002c72:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002c74:	69bb      	ldr	r3, [r7, #24]
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d112      	bne.n	8002ca0 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002c7a:	4b6b      	ldr	r3, [pc, #428]	; (8002e28 <HAL_RCC_OscConfig+0x32c>)
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	4a6e      	ldr	r2, [pc, #440]	; (8002e38 <HAL_RCC_OscConfig+0x33c>)
 8002c80:	4013      	ands	r3, r2
 8002c82:	0019      	movs	r1, r3
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	691a      	ldr	r2, [r3, #16]
 8002c88:	4b67      	ldr	r3, [pc, #412]	; (8002e28 <HAL_RCC_OscConfig+0x32c>)
 8002c8a:	430a      	orrs	r2, r1
 8002c8c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002c8e:	4b66      	ldr	r3, [pc, #408]	; (8002e28 <HAL_RCC_OscConfig+0x32c>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	0adb      	lsrs	r3, r3, #11
 8002c94:	2207      	movs	r2, #7
 8002c96:	4013      	ands	r3, r2
 8002c98:	4a68      	ldr	r2, [pc, #416]	; (8002e3c <HAL_RCC_OscConfig+0x340>)
 8002c9a:	40da      	lsrs	r2, r3
 8002c9c:	4b68      	ldr	r3, [pc, #416]	; (8002e40 <HAL_RCC_OscConfig+0x344>)
 8002c9e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002ca0:	4b68      	ldr	r3, [pc, #416]	; (8002e44 <HAL_RCC_OscConfig+0x348>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	0018      	movs	r0, r3
 8002ca6:	f7ff f91b 	bl	8001ee0 <HAL_InitTick>
 8002caa:	1e03      	subs	r3, r0, #0
 8002cac:	d051      	beq.n	8002d52 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8002cae:	2301      	movs	r3, #1
 8002cb0:	e221      	b.n	80030f6 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	68db      	ldr	r3, [r3, #12]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d030      	beq.n	8002d1c <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002cba:	4b5b      	ldr	r3, [pc, #364]	; (8002e28 <HAL_RCC_OscConfig+0x32c>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	4a5e      	ldr	r2, [pc, #376]	; (8002e38 <HAL_RCC_OscConfig+0x33c>)
 8002cc0:	4013      	ands	r3, r2
 8002cc2:	0019      	movs	r1, r3
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	691a      	ldr	r2, [r3, #16]
 8002cc8:	4b57      	ldr	r3, [pc, #348]	; (8002e28 <HAL_RCC_OscConfig+0x32c>)
 8002cca:	430a      	orrs	r2, r1
 8002ccc:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8002cce:	4b56      	ldr	r3, [pc, #344]	; (8002e28 <HAL_RCC_OscConfig+0x32c>)
 8002cd0:	681a      	ldr	r2, [r3, #0]
 8002cd2:	4b55      	ldr	r3, [pc, #340]	; (8002e28 <HAL_RCC_OscConfig+0x32c>)
 8002cd4:	2180      	movs	r1, #128	; 0x80
 8002cd6:	0049      	lsls	r1, r1, #1
 8002cd8:	430a      	orrs	r2, r1
 8002cda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cdc:	f7ff f95c 	bl	8001f98 <HAL_GetTick>
 8002ce0:	0003      	movs	r3, r0
 8002ce2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ce4:	e008      	b.n	8002cf8 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ce6:	f7ff f957 	bl	8001f98 <HAL_GetTick>
 8002cea:	0002      	movs	r2, r0
 8002cec:	693b      	ldr	r3, [r7, #16]
 8002cee:	1ad3      	subs	r3, r2, r3
 8002cf0:	2b02      	cmp	r3, #2
 8002cf2:	d901      	bls.n	8002cf8 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8002cf4:	2303      	movs	r3, #3
 8002cf6:	e1fe      	b.n	80030f6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002cf8:	4b4b      	ldr	r3, [pc, #300]	; (8002e28 <HAL_RCC_OscConfig+0x32c>)
 8002cfa:	681a      	ldr	r2, [r3, #0]
 8002cfc:	2380      	movs	r3, #128	; 0x80
 8002cfe:	00db      	lsls	r3, r3, #3
 8002d00:	4013      	ands	r3, r2
 8002d02:	d0f0      	beq.n	8002ce6 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d04:	4b48      	ldr	r3, [pc, #288]	; (8002e28 <HAL_RCC_OscConfig+0x32c>)
 8002d06:	685b      	ldr	r3, [r3, #4]
 8002d08:	4a4a      	ldr	r2, [pc, #296]	; (8002e34 <HAL_RCC_OscConfig+0x338>)
 8002d0a:	4013      	ands	r3, r2
 8002d0c:	0019      	movs	r1, r3
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	695b      	ldr	r3, [r3, #20]
 8002d12:	021a      	lsls	r2, r3, #8
 8002d14:	4b44      	ldr	r3, [pc, #272]	; (8002e28 <HAL_RCC_OscConfig+0x32c>)
 8002d16:	430a      	orrs	r2, r1
 8002d18:	605a      	str	r2, [r3, #4]
 8002d1a:	e01b      	b.n	8002d54 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8002d1c:	4b42      	ldr	r3, [pc, #264]	; (8002e28 <HAL_RCC_OscConfig+0x32c>)
 8002d1e:	681a      	ldr	r2, [r3, #0]
 8002d20:	4b41      	ldr	r3, [pc, #260]	; (8002e28 <HAL_RCC_OscConfig+0x32c>)
 8002d22:	4949      	ldr	r1, [pc, #292]	; (8002e48 <HAL_RCC_OscConfig+0x34c>)
 8002d24:	400a      	ands	r2, r1
 8002d26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d28:	f7ff f936 	bl	8001f98 <HAL_GetTick>
 8002d2c:	0003      	movs	r3, r0
 8002d2e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002d30:	e008      	b.n	8002d44 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d32:	f7ff f931 	bl	8001f98 <HAL_GetTick>
 8002d36:	0002      	movs	r2, r0
 8002d38:	693b      	ldr	r3, [r7, #16]
 8002d3a:	1ad3      	subs	r3, r2, r3
 8002d3c:	2b02      	cmp	r3, #2
 8002d3e:	d901      	bls.n	8002d44 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8002d40:	2303      	movs	r3, #3
 8002d42:	e1d8      	b.n	80030f6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002d44:	4b38      	ldr	r3, [pc, #224]	; (8002e28 <HAL_RCC_OscConfig+0x32c>)
 8002d46:	681a      	ldr	r2, [r3, #0]
 8002d48:	2380      	movs	r3, #128	; 0x80
 8002d4a:	00db      	lsls	r3, r3, #3
 8002d4c:	4013      	ands	r3, r2
 8002d4e:	d1f0      	bne.n	8002d32 <HAL_RCC_OscConfig+0x236>
 8002d50:	e000      	b.n	8002d54 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d52:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	2208      	movs	r2, #8
 8002d5a:	4013      	ands	r3, r2
 8002d5c:	d047      	beq.n	8002dee <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002d5e:	4b32      	ldr	r3, [pc, #200]	; (8002e28 <HAL_RCC_OscConfig+0x32c>)
 8002d60:	689b      	ldr	r3, [r3, #8]
 8002d62:	2238      	movs	r2, #56	; 0x38
 8002d64:	4013      	ands	r3, r2
 8002d66:	2b18      	cmp	r3, #24
 8002d68:	d10a      	bne.n	8002d80 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8002d6a:	4b2f      	ldr	r3, [pc, #188]	; (8002e28 <HAL_RCC_OscConfig+0x32c>)
 8002d6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d6e:	2202      	movs	r2, #2
 8002d70:	4013      	ands	r3, r2
 8002d72:	d03c      	beq.n	8002dee <HAL_RCC_OscConfig+0x2f2>
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	699b      	ldr	r3, [r3, #24]
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d138      	bne.n	8002dee <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	e1ba      	b.n	80030f6 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	699b      	ldr	r3, [r3, #24]
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d019      	beq.n	8002dbc <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002d88:	4b27      	ldr	r3, [pc, #156]	; (8002e28 <HAL_RCC_OscConfig+0x32c>)
 8002d8a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002d8c:	4b26      	ldr	r3, [pc, #152]	; (8002e28 <HAL_RCC_OscConfig+0x32c>)
 8002d8e:	2101      	movs	r1, #1
 8002d90:	430a      	orrs	r2, r1
 8002d92:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d94:	f7ff f900 	bl	8001f98 <HAL_GetTick>
 8002d98:	0003      	movs	r3, r0
 8002d9a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002d9c:	e008      	b.n	8002db0 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d9e:	f7ff f8fb 	bl	8001f98 <HAL_GetTick>
 8002da2:	0002      	movs	r2, r0
 8002da4:	693b      	ldr	r3, [r7, #16]
 8002da6:	1ad3      	subs	r3, r2, r3
 8002da8:	2b02      	cmp	r3, #2
 8002daa:	d901      	bls.n	8002db0 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8002dac:	2303      	movs	r3, #3
 8002dae:	e1a2      	b.n	80030f6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002db0:	4b1d      	ldr	r3, [pc, #116]	; (8002e28 <HAL_RCC_OscConfig+0x32c>)
 8002db2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002db4:	2202      	movs	r2, #2
 8002db6:	4013      	ands	r3, r2
 8002db8:	d0f1      	beq.n	8002d9e <HAL_RCC_OscConfig+0x2a2>
 8002dba:	e018      	b.n	8002dee <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8002dbc:	4b1a      	ldr	r3, [pc, #104]	; (8002e28 <HAL_RCC_OscConfig+0x32c>)
 8002dbe:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002dc0:	4b19      	ldr	r3, [pc, #100]	; (8002e28 <HAL_RCC_OscConfig+0x32c>)
 8002dc2:	2101      	movs	r1, #1
 8002dc4:	438a      	bics	r2, r1
 8002dc6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dc8:	f7ff f8e6 	bl	8001f98 <HAL_GetTick>
 8002dcc:	0003      	movs	r3, r0
 8002dce:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002dd0:	e008      	b.n	8002de4 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002dd2:	f7ff f8e1 	bl	8001f98 <HAL_GetTick>
 8002dd6:	0002      	movs	r2, r0
 8002dd8:	693b      	ldr	r3, [r7, #16]
 8002dda:	1ad3      	subs	r3, r2, r3
 8002ddc:	2b02      	cmp	r3, #2
 8002dde:	d901      	bls.n	8002de4 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8002de0:	2303      	movs	r3, #3
 8002de2:	e188      	b.n	80030f6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002de4:	4b10      	ldr	r3, [pc, #64]	; (8002e28 <HAL_RCC_OscConfig+0x32c>)
 8002de6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002de8:	2202      	movs	r2, #2
 8002dea:	4013      	ands	r3, r2
 8002dec:	d1f1      	bne.n	8002dd2 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	2204      	movs	r2, #4
 8002df4:	4013      	ands	r3, r2
 8002df6:	d100      	bne.n	8002dfa <HAL_RCC_OscConfig+0x2fe>
 8002df8:	e0c6      	b.n	8002f88 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002dfa:	231f      	movs	r3, #31
 8002dfc:	18fb      	adds	r3, r7, r3
 8002dfe:	2200      	movs	r2, #0
 8002e00:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002e02:	4b09      	ldr	r3, [pc, #36]	; (8002e28 <HAL_RCC_OscConfig+0x32c>)
 8002e04:	689b      	ldr	r3, [r3, #8]
 8002e06:	2238      	movs	r2, #56	; 0x38
 8002e08:	4013      	ands	r3, r2
 8002e0a:	2b20      	cmp	r3, #32
 8002e0c:	d11e      	bne.n	8002e4c <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8002e0e:	4b06      	ldr	r3, [pc, #24]	; (8002e28 <HAL_RCC_OscConfig+0x32c>)
 8002e10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e12:	2202      	movs	r2, #2
 8002e14:	4013      	ands	r3, r2
 8002e16:	d100      	bne.n	8002e1a <HAL_RCC_OscConfig+0x31e>
 8002e18:	e0b6      	b.n	8002f88 <HAL_RCC_OscConfig+0x48c>
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	689b      	ldr	r3, [r3, #8]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d000      	beq.n	8002e24 <HAL_RCC_OscConfig+0x328>
 8002e22:	e0b1      	b.n	8002f88 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8002e24:	2301      	movs	r3, #1
 8002e26:	e166      	b.n	80030f6 <HAL_RCC_OscConfig+0x5fa>
 8002e28:	40021000 	.word	0x40021000
 8002e2c:	fffeffff 	.word	0xfffeffff
 8002e30:	fffbffff 	.word	0xfffbffff
 8002e34:	ffff80ff 	.word	0xffff80ff
 8002e38:	ffffc7ff 	.word	0xffffc7ff
 8002e3c:	00f42400 	.word	0x00f42400
 8002e40:	20000000 	.word	0x20000000
 8002e44:	20000004 	.word	0x20000004
 8002e48:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002e4c:	4bac      	ldr	r3, [pc, #688]	; (8003100 <HAL_RCC_OscConfig+0x604>)
 8002e4e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002e50:	2380      	movs	r3, #128	; 0x80
 8002e52:	055b      	lsls	r3, r3, #21
 8002e54:	4013      	ands	r3, r2
 8002e56:	d101      	bne.n	8002e5c <HAL_RCC_OscConfig+0x360>
 8002e58:	2301      	movs	r3, #1
 8002e5a:	e000      	b.n	8002e5e <HAL_RCC_OscConfig+0x362>
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d011      	beq.n	8002e86 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8002e62:	4ba7      	ldr	r3, [pc, #668]	; (8003100 <HAL_RCC_OscConfig+0x604>)
 8002e64:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002e66:	4ba6      	ldr	r3, [pc, #664]	; (8003100 <HAL_RCC_OscConfig+0x604>)
 8002e68:	2180      	movs	r1, #128	; 0x80
 8002e6a:	0549      	lsls	r1, r1, #21
 8002e6c:	430a      	orrs	r2, r1
 8002e6e:	63da      	str	r2, [r3, #60]	; 0x3c
 8002e70:	4ba3      	ldr	r3, [pc, #652]	; (8003100 <HAL_RCC_OscConfig+0x604>)
 8002e72:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002e74:	2380      	movs	r3, #128	; 0x80
 8002e76:	055b      	lsls	r3, r3, #21
 8002e78:	4013      	ands	r3, r2
 8002e7a:	60fb      	str	r3, [r7, #12]
 8002e7c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8002e7e:	231f      	movs	r3, #31
 8002e80:	18fb      	adds	r3, r7, r3
 8002e82:	2201      	movs	r2, #1
 8002e84:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e86:	4b9f      	ldr	r3, [pc, #636]	; (8003104 <HAL_RCC_OscConfig+0x608>)
 8002e88:	681a      	ldr	r2, [r3, #0]
 8002e8a:	2380      	movs	r3, #128	; 0x80
 8002e8c:	005b      	lsls	r3, r3, #1
 8002e8e:	4013      	ands	r3, r2
 8002e90:	d11a      	bne.n	8002ec8 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002e92:	4b9c      	ldr	r3, [pc, #624]	; (8003104 <HAL_RCC_OscConfig+0x608>)
 8002e94:	681a      	ldr	r2, [r3, #0]
 8002e96:	4b9b      	ldr	r3, [pc, #620]	; (8003104 <HAL_RCC_OscConfig+0x608>)
 8002e98:	2180      	movs	r1, #128	; 0x80
 8002e9a:	0049      	lsls	r1, r1, #1
 8002e9c:	430a      	orrs	r2, r1
 8002e9e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8002ea0:	f7ff f87a 	bl	8001f98 <HAL_GetTick>
 8002ea4:	0003      	movs	r3, r0
 8002ea6:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ea8:	e008      	b.n	8002ebc <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002eaa:	f7ff f875 	bl	8001f98 <HAL_GetTick>
 8002eae:	0002      	movs	r2, r0
 8002eb0:	693b      	ldr	r3, [r7, #16]
 8002eb2:	1ad3      	subs	r3, r2, r3
 8002eb4:	2b02      	cmp	r3, #2
 8002eb6:	d901      	bls.n	8002ebc <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8002eb8:	2303      	movs	r3, #3
 8002eba:	e11c      	b.n	80030f6 <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ebc:	4b91      	ldr	r3, [pc, #580]	; (8003104 <HAL_RCC_OscConfig+0x608>)
 8002ebe:	681a      	ldr	r2, [r3, #0]
 8002ec0:	2380      	movs	r3, #128	; 0x80
 8002ec2:	005b      	lsls	r3, r3, #1
 8002ec4:	4013      	ands	r3, r2
 8002ec6:	d0f0      	beq.n	8002eaa <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	689b      	ldr	r3, [r3, #8]
 8002ecc:	2b01      	cmp	r3, #1
 8002ece:	d106      	bne.n	8002ede <HAL_RCC_OscConfig+0x3e2>
 8002ed0:	4b8b      	ldr	r3, [pc, #556]	; (8003100 <HAL_RCC_OscConfig+0x604>)
 8002ed2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002ed4:	4b8a      	ldr	r3, [pc, #552]	; (8003100 <HAL_RCC_OscConfig+0x604>)
 8002ed6:	2101      	movs	r1, #1
 8002ed8:	430a      	orrs	r2, r1
 8002eda:	65da      	str	r2, [r3, #92]	; 0x5c
 8002edc:	e01c      	b.n	8002f18 <HAL_RCC_OscConfig+0x41c>
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	689b      	ldr	r3, [r3, #8]
 8002ee2:	2b05      	cmp	r3, #5
 8002ee4:	d10c      	bne.n	8002f00 <HAL_RCC_OscConfig+0x404>
 8002ee6:	4b86      	ldr	r3, [pc, #536]	; (8003100 <HAL_RCC_OscConfig+0x604>)
 8002ee8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002eea:	4b85      	ldr	r3, [pc, #532]	; (8003100 <HAL_RCC_OscConfig+0x604>)
 8002eec:	2104      	movs	r1, #4
 8002eee:	430a      	orrs	r2, r1
 8002ef0:	65da      	str	r2, [r3, #92]	; 0x5c
 8002ef2:	4b83      	ldr	r3, [pc, #524]	; (8003100 <HAL_RCC_OscConfig+0x604>)
 8002ef4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002ef6:	4b82      	ldr	r3, [pc, #520]	; (8003100 <HAL_RCC_OscConfig+0x604>)
 8002ef8:	2101      	movs	r1, #1
 8002efa:	430a      	orrs	r2, r1
 8002efc:	65da      	str	r2, [r3, #92]	; 0x5c
 8002efe:	e00b      	b.n	8002f18 <HAL_RCC_OscConfig+0x41c>
 8002f00:	4b7f      	ldr	r3, [pc, #508]	; (8003100 <HAL_RCC_OscConfig+0x604>)
 8002f02:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002f04:	4b7e      	ldr	r3, [pc, #504]	; (8003100 <HAL_RCC_OscConfig+0x604>)
 8002f06:	2101      	movs	r1, #1
 8002f08:	438a      	bics	r2, r1
 8002f0a:	65da      	str	r2, [r3, #92]	; 0x5c
 8002f0c:	4b7c      	ldr	r3, [pc, #496]	; (8003100 <HAL_RCC_OscConfig+0x604>)
 8002f0e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002f10:	4b7b      	ldr	r3, [pc, #492]	; (8003100 <HAL_RCC_OscConfig+0x604>)
 8002f12:	2104      	movs	r1, #4
 8002f14:	438a      	bics	r2, r1
 8002f16:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	689b      	ldr	r3, [r3, #8]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d014      	beq.n	8002f4a <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f20:	f7ff f83a 	bl	8001f98 <HAL_GetTick>
 8002f24:	0003      	movs	r3, r0
 8002f26:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f28:	e009      	b.n	8002f3e <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f2a:	f7ff f835 	bl	8001f98 <HAL_GetTick>
 8002f2e:	0002      	movs	r2, r0
 8002f30:	693b      	ldr	r3, [r7, #16]
 8002f32:	1ad3      	subs	r3, r2, r3
 8002f34:	4a74      	ldr	r2, [pc, #464]	; (8003108 <HAL_RCC_OscConfig+0x60c>)
 8002f36:	4293      	cmp	r3, r2
 8002f38:	d901      	bls.n	8002f3e <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8002f3a:	2303      	movs	r3, #3
 8002f3c:	e0db      	b.n	80030f6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f3e:	4b70      	ldr	r3, [pc, #448]	; (8003100 <HAL_RCC_OscConfig+0x604>)
 8002f40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f42:	2202      	movs	r2, #2
 8002f44:	4013      	ands	r3, r2
 8002f46:	d0f0      	beq.n	8002f2a <HAL_RCC_OscConfig+0x42e>
 8002f48:	e013      	b.n	8002f72 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f4a:	f7ff f825 	bl	8001f98 <HAL_GetTick>
 8002f4e:	0003      	movs	r3, r0
 8002f50:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002f52:	e009      	b.n	8002f68 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f54:	f7ff f820 	bl	8001f98 <HAL_GetTick>
 8002f58:	0002      	movs	r2, r0
 8002f5a:	693b      	ldr	r3, [r7, #16]
 8002f5c:	1ad3      	subs	r3, r2, r3
 8002f5e:	4a6a      	ldr	r2, [pc, #424]	; (8003108 <HAL_RCC_OscConfig+0x60c>)
 8002f60:	4293      	cmp	r3, r2
 8002f62:	d901      	bls.n	8002f68 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8002f64:	2303      	movs	r3, #3
 8002f66:	e0c6      	b.n	80030f6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002f68:	4b65      	ldr	r3, [pc, #404]	; (8003100 <HAL_RCC_OscConfig+0x604>)
 8002f6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f6c:	2202      	movs	r2, #2
 8002f6e:	4013      	ands	r3, r2
 8002f70:	d1f0      	bne.n	8002f54 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8002f72:	231f      	movs	r3, #31
 8002f74:	18fb      	adds	r3, r7, r3
 8002f76:	781b      	ldrb	r3, [r3, #0]
 8002f78:	2b01      	cmp	r3, #1
 8002f7a:	d105      	bne.n	8002f88 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002f7c:	4b60      	ldr	r3, [pc, #384]	; (8003100 <HAL_RCC_OscConfig+0x604>)
 8002f7e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002f80:	4b5f      	ldr	r3, [pc, #380]	; (8003100 <HAL_RCC_OscConfig+0x604>)
 8002f82:	4962      	ldr	r1, [pc, #392]	; (800310c <HAL_RCC_OscConfig+0x610>)
 8002f84:	400a      	ands	r2, r1
 8002f86:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	69db      	ldr	r3, [r3, #28]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d100      	bne.n	8002f92 <HAL_RCC_OscConfig+0x496>
 8002f90:	e0b0      	b.n	80030f4 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002f92:	4b5b      	ldr	r3, [pc, #364]	; (8003100 <HAL_RCC_OscConfig+0x604>)
 8002f94:	689b      	ldr	r3, [r3, #8]
 8002f96:	2238      	movs	r2, #56	; 0x38
 8002f98:	4013      	ands	r3, r2
 8002f9a:	2b10      	cmp	r3, #16
 8002f9c:	d100      	bne.n	8002fa0 <HAL_RCC_OscConfig+0x4a4>
 8002f9e:	e078      	b.n	8003092 <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	69db      	ldr	r3, [r3, #28]
 8002fa4:	2b02      	cmp	r3, #2
 8002fa6:	d153      	bne.n	8003050 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002fa8:	4b55      	ldr	r3, [pc, #340]	; (8003100 <HAL_RCC_OscConfig+0x604>)
 8002faa:	681a      	ldr	r2, [r3, #0]
 8002fac:	4b54      	ldr	r3, [pc, #336]	; (8003100 <HAL_RCC_OscConfig+0x604>)
 8002fae:	4958      	ldr	r1, [pc, #352]	; (8003110 <HAL_RCC_OscConfig+0x614>)
 8002fb0:	400a      	ands	r2, r1
 8002fb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fb4:	f7fe fff0 	bl	8001f98 <HAL_GetTick>
 8002fb8:	0003      	movs	r3, r0
 8002fba:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002fbc:	e008      	b.n	8002fd0 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fbe:	f7fe ffeb 	bl	8001f98 <HAL_GetTick>
 8002fc2:	0002      	movs	r2, r0
 8002fc4:	693b      	ldr	r3, [r7, #16]
 8002fc6:	1ad3      	subs	r3, r2, r3
 8002fc8:	2b02      	cmp	r3, #2
 8002fca:	d901      	bls.n	8002fd0 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8002fcc:	2303      	movs	r3, #3
 8002fce:	e092      	b.n	80030f6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002fd0:	4b4b      	ldr	r3, [pc, #300]	; (8003100 <HAL_RCC_OscConfig+0x604>)
 8002fd2:	681a      	ldr	r2, [r3, #0]
 8002fd4:	2380      	movs	r3, #128	; 0x80
 8002fd6:	049b      	lsls	r3, r3, #18
 8002fd8:	4013      	ands	r3, r2
 8002fda:	d1f0      	bne.n	8002fbe <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002fdc:	4b48      	ldr	r3, [pc, #288]	; (8003100 <HAL_RCC_OscConfig+0x604>)
 8002fde:	68db      	ldr	r3, [r3, #12]
 8002fe0:	4a4c      	ldr	r2, [pc, #304]	; (8003114 <HAL_RCC_OscConfig+0x618>)
 8002fe2:	4013      	ands	r3, r2
 8002fe4:	0019      	movs	r1, r3
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	6a1a      	ldr	r2, [r3, #32]
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fee:	431a      	orrs	r2, r3
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ff4:	021b      	lsls	r3, r3, #8
 8002ff6:	431a      	orrs	r2, r3
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ffc:	431a      	orrs	r2, r3
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003002:	431a      	orrs	r2, r3
 8003004:	4b3e      	ldr	r3, [pc, #248]	; (8003100 <HAL_RCC_OscConfig+0x604>)
 8003006:	430a      	orrs	r2, r1
 8003008:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800300a:	4b3d      	ldr	r3, [pc, #244]	; (8003100 <HAL_RCC_OscConfig+0x604>)
 800300c:	681a      	ldr	r2, [r3, #0]
 800300e:	4b3c      	ldr	r3, [pc, #240]	; (8003100 <HAL_RCC_OscConfig+0x604>)
 8003010:	2180      	movs	r1, #128	; 0x80
 8003012:	0449      	lsls	r1, r1, #17
 8003014:	430a      	orrs	r2, r1
 8003016:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8003018:	4b39      	ldr	r3, [pc, #228]	; (8003100 <HAL_RCC_OscConfig+0x604>)
 800301a:	68da      	ldr	r2, [r3, #12]
 800301c:	4b38      	ldr	r3, [pc, #224]	; (8003100 <HAL_RCC_OscConfig+0x604>)
 800301e:	2180      	movs	r1, #128	; 0x80
 8003020:	0549      	lsls	r1, r1, #21
 8003022:	430a      	orrs	r2, r1
 8003024:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003026:	f7fe ffb7 	bl	8001f98 <HAL_GetTick>
 800302a:	0003      	movs	r3, r0
 800302c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800302e:	e008      	b.n	8003042 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003030:	f7fe ffb2 	bl	8001f98 <HAL_GetTick>
 8003034:	0002      	movs	r2, r0
 8003036:	693b      	ldr	r3, [r7, #16]
 8003038:	1ad3      	subs	r3, r2, r3
 800303a:	2b02      	cmp	r3, #2
 800303c:	d901      	bls.n	8003042 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 800303e:	2303      	movs	r3, #3
 8003040:	e059      	b.n	80030f6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003042:	4b2f      	ldr	r3, [pc, #188]	; (8003100 <HAL_RCC_OscConfig+0x604>)
 8003044:	681a      	ldr	r2, [r3, #0]
 8003046:	2380      	movs	r3, #128	; 0x80
 8003048:	049b      	lsls	r3, r3, #18
 800304a:	4013      	ands	r3, r2
 800304c:	d0f0      	beq.n	8003030 <HAL_RCC_OscConfig+0x534>
 800304e:	e051      	b.n	80030f4 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003050:	4b2b      	ldr	r3, [pc, #172]	; (8003100 <HAL_RCC_OscConfig+0x604>)
 8003052:	681a      	ldr	r2, [r3, #0]
 8003054:	4b2a      	ldr	r3, [pc, #168]	; (8003100 <HAL_RCC_OscConfig+0x604>)
 8003056:	492e      	ldr	r1, [pc, #184]	; (8003110 <HAL_RCC_OscConfig+0x614>)
 8003058:	400a      	ands	r2, r1
 800305a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800305c:	f7fe ff9c 	bl	8001f98 <HAL_GetTick>
 8003060:	0003      	movs	r3, r0
 8003062:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003064:	e008      	b.n	8003078 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003066:	f7fe ff97 	bl	8001f98 <HAL_GetTick>
 800306a:	0002      	movs	r2, r0
 800306c:	693b      	ldr	r3, [r7, #16]
 800306e:	1ad3      	subs	r3, r2, r3
 8003070:	2b02      	cmp	r3, #2
 8003072:	d901      	bls.n	8003078 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8003074:	2303      	movs	r3, #3
 8003076:	e03e      	b.n	80030f6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003078:	4b21      	ldr	r3, [pc, #132]	; (8003100 <HAL_RCC_OscConfig+0x604>)
 800307a:	681a      	ldr	r2, [r3, #0]
 800307c:	2380      	movs	r3, #128	; 0x80
 800307e:	049b      	lsls	r3, r3, #18
 8003080:	4013      	ands	r3, r2
 8003082:	d1f0      	bne.n	8003066 <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8003084:	4b1e      	ldr	r3, [pc, #120]	; (8003100 <HAL_RCC_OscConfig+0x604>)
 8003086:	68da      	ldr	r2, [r3, #12]
 8003088:	4b1d      	ldr	r3, [pc, #116]	; (8003100 <HAL_RCC_OscConfig+0x604>)
 800308a:	4923      	ldr	r1, [pc, #140]	; (8003118 <HAL_RCC_OscConfig+0x61c>)
 800308c:	400a      	ands	r2, r1
 800308e:	60da      	str	r2, [r3, #12]
 8003090:	e030      	b.n	80030f4 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	69db      	ldr	r3, [r3, #28]
 8003096:	2b01      	cmp	r3, #1
 8003098:	d101      	bne.n	800309e <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 800309a:	2301      	movs	r3, #1
 800309c:	e02b      	b.n	80030f6 <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 800309e:	4b18      	ldr	r3, [pc, #96]	; (8003100 <HAL_RCC_OscConfig+0x604>)
 80030a0:	68db      	ldr	r3, [r3, #12]
 80030a2:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030a4:	697b      	ldr	r3, [r7, #20]
 80030a6:	2203      	movs	r2, #3
 80030a8:	401a      	ands	r2, r3
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6a1b      	ldr	r3, [r3, #32]
 80030ae:	429a      	cmp	r2, r3
 80030b0:	d11e      	bne.n	80030f0 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80030b2:	697b      	ldr	r3, [r7, #20]
 80030b4:	2270      	movs	r2, #112	; 0x70
 80030b6:	401a      	ands	r2, r3
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030bc:	429a      	cmp	r2, r3
 80030be:	d117      	bne.n	80030f0 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80030c0:	697a      	ldr	r2, [r7, #20]
 80030c2:	23fe      	movs	r3, #254	; 0xfe
 80030c4:	01db      	lsls	r3, r3, #7
 80030c6:	401a      	ands	r2, r3
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030cc:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80030ce:	429a      	cmp	r2, r3
 80030d0:	d10e      	bne.n	80030f0 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80030d2:	697a      	ldr	r2, [r7, #20]
 80030d4:	23f8      	movs	r3, #248	; 0xf8
 80030d6:	039b      	lsls	r3, r3, #14
 80030d8:	401a      	ands	r2, r3
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80030de:	429a      	cmp	r2, r3
 80030e0:	d106      	bne.n	80030f0 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80030e2:	697b      	ldr	r3, [r7, #20]
 80030e4:	0f5b      	lsrs	r3, r3, #29
 80030e6:	075a      	lsls	r2, r3, #29
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80030ec:	429a      	cmp	r2, r3
 80030ee:	d001      	beq.n	80030f4 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 80030f0:	2301      	movs	r3, #1
 80030f2:	e000      	b.n	80030f6 <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 80030f4:	2300      	movs	r3, #0
}
 80030f6:	0018      	movs	r0, r3
 80030f8:	46bd      	mov	sp, r7
 80030fa:	b008      	add	sp, #32
 80030fc:	bd80      	pop	{r7, pc}
 80030fe:	46c0      	nop			; (mov r8, r8)
 8003100:	40021000 	.word	0x40021000
 8003104:	40007000 	.word	0x40007000
 8003108:	00001388 	.word	0x00001388
 800310c:	efffffff 	.word	0xefffffff
 8003110:	feffffff 	.word	0xfeffffff
 8003114:	1fc1808c 	.word	0x1fc1808c
 8003118:	effefffc 	.word	0xeffefffc

0800311c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b084      	sub	sp, #16
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
 8003124:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	2b00      	cmp	r3, #0
 800312a:	d101      	bne.n	8003130 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800312c:	2301      	movs	r3, #1
 800312e:	e0e9      	b.n	8003304 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003130:	4b76      	ldr	r3, [pc, #472]	; (800330c <HAL_RCC_ClockConfig+0x1f0>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	2207      	movs	r2, #7
 8003136:	4013      	ands	r3, r2
 8003138:	683a      	ldr	r2, [r7, #0]
 800313a:	429a      	cmp	r2, r3
 800313c:	d91e      	bls.n	800317c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800313e:	4b73      	ldr	r3, [pc, #460]	; (800330c <HAL_RCC_ClockConfig+0x1f0>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	2207      	movs	r2, #7
 8003144:	4393      	bics	r3, r2
 8003146:	0019      	movs	r1, r3
 8003148:	4b70      	ldr	r3, [pc, #448]	; (800330c <HAL_RCC_ClockConfig+0x1f0>)
 800314a:	683a      	ldr	r2, [r7, #0]
 800314c:	430a      	orrs	r2, r1
 800314e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003150:	f7fe ff22 	bl	8001f98 <HAL_GetTick>
 8003154:	0003      	movs	r3, r0
 8003156:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003158:	e009      	b.n	800316e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800315a:	f7fe ff1d 	bl	8001f98 <HAL_GetTick>
 800315e:	0002      	movs	r2, r0
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	1ad3      	subs	r3, r2, r3
 8003164:	4a6a      	ldr	r2, [pc, #424]	; (8003310 <HAL_RCC_ClockConfig+0x1f4>)
 8003166:	4293      	cmp	r3, r2
 8003168:	d901      	bls.n	800316e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800316a:	2303      	movs	r3, #3
 800316c:	e0ca      	b.n	8003304 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800316e:	4b67      	ldr	r3, [pc, #412]	; (800330c <HAL_RCC_ClockConfig+0x1f0>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	2207      	movs	r2, #7
 8003174:	4013      	ands	r3, r2
 8003176:	683a      	ldr	r2, [r7, #0]
 8003178:	429a      	cmp	r2, r3
 800317a:	d1ee      	bne.n	800315a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	2202      	movs	r2, #2
 8003182:	4013      	ands	r3, r2
 8003184:	d015      	beq.n	80031b2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	2204      	movs	r2, #4
 800318c:	4013      	ands	r3, r2
 800318e:	d006      	beq.n	800319e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003190:	4b60      	ldr	r3, [pc, #384]	; (8003314 <HAL_RCC_ClockConfig+0x1f8>)
 8003192:	689a      	ldr	r2, [r3, #8]
 8003194:	4b5f      	ldr	r3, [pc, #380]	; (8003314 <HAL_RCC_ClockConfig+0x1f8>)
 8003196:	21e0      	movs	r1, #224	; 0xe0
 8003198:	01c9      	lsls	r1, r1, #7
 800319a:	430a      	orrs	r2, r1
 800319c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800319e:	4b5d      	ldr	r3, [pc, #372]	; (8003314 <HAL_RCC_ClockConfig+0x1f8>)
 80031a0:	689b      	ldr	r3, [r3, #8]
 80031a2:	4a5d      	ldr	r2, [pc, #372]	; (8003318 <HAL_RCC_ClockConfig+0x1fc>)
 80031a4:	4013      	ands	r3, r2
 80031a6:	0019      	movs	r1, r3
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	689a      	ldr	r2, [r3, #8]
 80031ac:	4b59      	ldr	r3, [pc, #356]	; (8003314 <HAL_RCC_ClockConfig+0x1f8>)
 80031ae:	430a      	orrs	r2, r1
 80031b0:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	2201      	movs	r2, #1
 80031b8:	4013      	ands	r3, r2
 80031ba:	d057      	beq.n	800326c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	685b      	ldr	r3, [r3, #4]
 80031c0:	2b01      	cmp	r3, #1
 80031c2:	d107      	bne.n	80031d4 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80031c4:	4b53      	ldr	r3, [pc, #332]	; (8003314 <HAL_RCC_ClockConfig+0x1f8>)
 80031c6:	681a      	ldr	r2, [r3, #0]
 80031c8:	2380      	movs	r3, #128	; 0x80
 80031ca:	029b      	lsls	r3, r3, #10
 80031cc:	4013      	ands	r3, r2
 80031ce:	d12b      	bne.n	8003228 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80031d0:	2301      	movs	r3, #1
 80031d2:	e097      	b.n	8003304 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	2b02      	cmp	r3, #2
 80031da:	d107      	bne.n	80031ec <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80031dc:	4b4d      	ldr	r3, [pc, #308]	; (8003314 <HAL_RCC_ClockConfig+0x1f8>)
 80031de:	681a      	ldr	r2, [r3, #0]
 80031e0:	2380      	movs	r3, #128	; 0x80
 80031e2:	049b      	lsls	r3, r3, #18
 80031e4:	4013      	ands	r3, r2
 80031e6:	d11f      	bne.n	8003228 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80031e8:	2301      	movs	r3, #1
 80031ea:	e08b      	b.n	8003304 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	685b      	ldr	r3, [r3, #4]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d107      	bne.n	8003204 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80031f4:	4b47      	ldr	r3, [pc, #284]	; (8003314 <HAL_RCC_ClockConfig+0x1f8>)
 80031f6:	681a      	ldr	r2, [r3, #0]
 80031f8:	2380      	movs	r3, #128	; 0x80
 80031fa:	00db      	lsls	r3, r3, #3
 80031fc:	4013      	ands	r3, r2
 80031fe:	d113      	bne.n	8003228 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003200:	2301      	movs	r3, #1
 8003202:	e07f      	b.n	8003304 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	685b      	ldr	r3, [r3, #4]
 8003208:	2b03      	cmp	r3, #3
 800320a:	d106      	bne.n	800321a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800320c:	4b41      	ldr	r3, [pc, #260]	; (8003314 <HAL_RCC_ClockConfig+0x1f8>)
 800320e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003210:	2202      	movs	r2, #2
 8003212:	4013      	ands	r3, r2
 8003214:	d108      	bne.n	8003228 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003216:	2301      	movs	r3, #1
 8003218:	e074      	b.n	8003304 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800321a:	4b3e      	ldr	r3, [pc, #248]	; (8003314 <HAL_RCC_ClockConfig+0x1f8>)
 800321c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800321e:	2202      	movs	r2, #2
 8003220:	4013      	ands	r3, r2
 8003222:	d101      	bne.n	8003228 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003224:	2301      	movs	r3, #1
 8003226:	e06d      	b.n	8003304 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003228:	4b3a      	ldr	r3, [pc, #232]	; (8003314 <HAL_RCC_ClockConfig+0x1f8>)
 800322a:	689b      	ldr	r3, [r3, #8]
 800322c:	2207      	movs	r2, #7
 800322e:	4393      	bics	r3, r2
 8003230:	0019      	movs	r1, r3
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	685a      	ldr	r2, [r3, #4]
 8003236:	4b37      	ldr	r3, [pc, #220]	; (8003314 <HAL_RCC_ClockConfig+0x1f8>)
 8003238:	430a      	orrs	r2, r1
 800323a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800323c:	f7fe feac 	bl	8001f98 <HAL_GetTick>
 8003240:	0003      	movs	r3, r0
 8003242:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003244:	e009      	b.n	800325a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003246:	f7fe fea7 	bl	8001f98 <HAL_GetTick>
 800324a:	0002      	movs	r2, r0
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	1ad3      	subs	r3, r2, r3
 8003250:	4a2f      	ldr	r2, [pc, #188]	; (8003310 <HAL_RCC_ClockConfig+0x1f4>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d901      	bls.n	800325a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8003256:	2303      	movs	r3, #3
 8003258:	e054      	b.n	8003304 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800325a:	4b2e      	ldr	r3, [pc, #184]	; (8003314 <HAL_RCC_ClockConfig+0x1f8>)
 800325c:	689b      	ldr	r3, [r3, #8]
 800325e:	2238      	movs	r2, #56	; 0x38
 8003260:	401a      	ands	r2, r3
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	00db      	lsls	r3, r3, #3
 8003268:	429a      	cmp	r2, r3
 800326a:	d1ec      	bne.n	8003246 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800326c:	4b27      	ldr	r3, [pc, #156]	; (800330c <HAL_RCC_ClockConfig+0x1f0>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	2207      	movs	r2, #7
 8003272:	4013      	ands	r3, r2
 8003274:	683a      	ldr	r2, [r7, #0]
 8003276:	429a      	cmp	r2, r3
 8003278:	d21e      	bcs.n	80032b8 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800327a:	4b24      	ldr	r3, [pc, #144]	; (800330c <HAL_RCC_ClockConfig+0x1f0>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	2207      	movs	r2, #7
 8003280:	4393      	bics	r3, r2
 8003282:	0019      	movs	r1, r3
 8003284:	4b21      	ldr	r3, [pc, #132]	; (800330c <HAL_RCC_ClockConfig+0x1f0>)
 8003286:	683a      	ldr	r2, [r7, #0]
 8003288:	430a      	orrs	r2, r1
 800328a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800328c:	f7fe fe84 	bl	8001f98 <HAL_GetTick>
 8003290:	0003      	movs	r3, r0
 8003292:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003294:	e009      	b.n	80032aa <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003296:	f7fe fe7f 	bl	8001f98 <HAL_GetTick>
 800329a:	0002      	movs	r2, r0
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	1ad3      	subs	r3, r2, r3
 80032a0:	4a1b      	ldr	r2, [pc, #108]	; (8003310 <HAL_RCC_ClockConfig+0x1f4>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d901      	bls.n	80032aa <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80032a6:	2303      	movs	r3, #3
 80032a8:	e02c      	b.n	8003304 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80032aa:	4b18      	ldr	r3, [pc, #96]	; (800330c <HAL_RCC_ClockConfig+0x1f0>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	2207      	movs	r2, #7
 80032b0:	4013      	ands	r3, r2
 80032b2:	683a      	ldr	r2, [r7, #0]
 80032b4:	429a      	cmp	r2, r3
 80032b6:	d1ee      	bne.n	8003296 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	2204      	movs	r2, #4
 80032be:	4013      	ands	r3, r2
 80032c0:	d009      	beq.n	80032d6 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80032c2:	4b14      	ldr	r3, [pc, #80]	; (8003314 <HAL_RCC_ClockConfig+0x1f8>)
 80032c4:	689b      	ldr	r3, [r3, #8]
 80032c6:	4a15      	ldr	r2, [pc, #84]	; (800331c <HAL_RCC_ClockConfig+0x200>)
 80032c8:	4013      	ands	r3, r2
 80032ca:	0019      	movs	r1, r3
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	68da      	ldr	r2, [r3, #12]
 80032d0:	4b10      	ldr	r3, [pc, #64]	; (8003314 <HAL_RCC_ClockConfig+0x1f8>)
 80032d2:	430a      	orrs	r2, r1
 80032d4:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80032d6:	f000 f829 	bl	800332c <HAL_RCC_GetSysClockFreq>
 80032da:	0001      	movs	r1, r0
 80032dc:	4b0d      	ldr	r3, [pc, #52]	; (8003314 <HAL_RCC_ClockConfig+0x1f8>)
 80032de:	689b      	ldr	r3, [r3, #8]
 80032e0:	0a1b      	lsrs	r3, r3, #8
 80032e2:	220f      	movs	r2, #15
 80032e4:	401a      	ands	r2, r3
 80032e6:	4b0e      	ldr	r3, [pc, #56]	; (8003320 <HAL_RCC_ClockConfig+0x204>)
 80032e8:	0092      	lsls	r2, r2, #2
 80032ea:	58d3      	ldr	r3, [r2, r3]
 80032ec:	221f      	movs	r2, #31
 80032ee:	4013      	ands	r3, r2
 80032f0:	000a      	movs	r2, r1
 80032f2:	40da      	lsrs	r2, r3
 80032f4:	4b0b      	ldr	r3, [pc, #44]	; (8003324 <HAL_RCC_ClockConfig+0x208>)
 80032f6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80032f8:	4b0b      	ldr	r3, [pc, #44]	; (8003328 <HAL_RCC_ClockConfig+0x20c>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	0018      	movs	r0, r3
 80032fe:	f7fe fdef 	bl	8001ee0 <HAL_InitTick>
 8003302:	0003      	movs	r3, r0
}
 8003304:	0018      	movs	r0, r3
 8003306:	46bd      	mov	sp, r7
 8003308:	b004      	add	sp, #16
 800330a:	bd80      	pop	{r7, pc}
 800330c:	40022000 	.word	0x40022000
 8003310:	00001388 	.word	0x00001388
 8003314:	40021000 	.word	0x40021000
 8003318:	fffff0ff 	.word	0xfffff0ff
 800331c:	ffff8fff 	.word	0xffff8fff
 8003320:	080056b0 	.word	0x080056b0
 8003324:	20000000 	.word	0x20000000
 8003328:	20000004 	.word	0x20000004

0800332c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b086      	sub	sp, #24
 8003330:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003332:	4b3c      	ldr	r3, [pc, #240]	; (8003424 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003334:	689b      	ldr	r3, [r3, #8]
 8003336:	2238      	movs	r2, #56	; 0x38
 8003338:	4013      	ands	r3, r2
 800333a:	d10f      	bne.n	800335c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800333c:	4b39      	ldr	r3, [pc, #228]	; (8003424 <HAL_RCC_GetSysClockFreq+0xf8>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	0adb      	lsrs	r3, r3, #11
 8003342:	2207      	movs	r2, #7
 8003344:	4013      	ands	r3, r2
 8003346:	2201      	movs	r2, #1
 8003348:	409a      	lsls	r2, r3
 800334a:	0013      	movs	r3, r2
 800334c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800334e:	6839      	ldr	r1, [r7, #0]
 8003350:	4835      	ldr	r0, [pc, #212]	; (8003428 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003352:	f7fc fed5 	bl	8000100 <__udivsi3>
 8003356:	0003      	movs	r3, r0
 8003358:	613b      	str	r3, [r7, #16]
 800335a:	e05d      	b.n	8003418 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800335c:	4b31      	ldr	r3, [pc, #196]	; (8003424 <HAL_RCC_GetSysClockFreq+0xf8>)
 800335e:	689b      	ldr	r3, [r3, #8]
 8003360:	2238      	movs	r2, #56	; 0x38
 8003362:	4013      	ands	r3, r2
 8003364:	2b08      	cmp	r3, #8
 8003366:	d102      	bne.n	800336e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003368:	4b2f      	ldr	r3, [pc, #188]	; (8003428 <HAL_RCC_GetSysClockFreq+0xfc>)
 800336a:	613b      	str	r3, [r7, #16]
 800336c:	e054      	b.n	8003418 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800336e:	4b2d      	ldr	r3, [pc, #180]	; (8003424 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003370:	689b      	ldr	r3, [r3, #8]
 8003372:	2238      	movs	r2, #56	; 0x38
 8003374:	4013      	ands	r3, r2
 8003376:	2b10      	cmp	r3, #16
 8003378:	d138      	bne.n	80033ec <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800337a:	4b2a      	ldr	r3, [pc, #168]	; (8003424 <HAL_RCC_GetSysClockFreq+0xf8>)
 800337c:	68db      	ldr	r3, [r3, #12]
 800337e:	2203      	movs	r2, #3
 8003380:	4013      	ands	r3, r2
 8003382:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003384:	4b27      	ldr	r3, [pc, #156]	; (8003424 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003386:	68db      	ldr	r3, [r3, #12]
 8003388:	091b      	lsrs	r3, r3, #4
 800338a:	2207      	movs	r2, #7
 800338c:	4013      	ands	r3, r2
 800338e:	3301      	adds	r3, #1
 8003390:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	2b03      	cmp	r3, #3
 8003396:	d10d      	bne.n	80033b4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003398:	68b9      	ldr	r1, [r7, #8]
 800339a:	4823      	ldr	r0, [pc, #140]	; (8003428 <HAL_RCC_GetSysClockFreq+0xfc>)
 800339c:	f7fc feb0 	bl	8000100 <__udivsi3>
 80033a0:	0003      	movs	r3, r0
 80033a2:	0019      	movs	r1, r3
 80033a4:	4b1f      	ldr	r3, [pc, #124]	; (8003424 <HAL_RCC_GetSysClockFreq+0xf8>)
 80033a6:	68db      	ldr	r3, [r3, #12]
 80033a8:	0a1b      	lsrs	r3, r3, #8
 80033aa:	227f      	movs	r2, #127	; 0x7f
 80033ac:	4013      	ands	r3, r2
 80033ae:	434b      	muls	r3, r1
 80033b0:	617b      	str	r3, [r7, #20]
        break;
 80033b2:	e00d      	b.n	80033d0 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80033b4:	68b9      	ldr	r1, [r7, #8]
 80033b6:	481c      	ldr	r0, [pc, #112]	; (8003428 <HAL_RCC_GetSysClockFreq+0xfc>)
 80033b8:	f7fc fea2 	bl	8000100 <__udivsi3>
 80033bc:	0003      	movs	r3, r0
 80033be:	0019      	movs	r1, r3
 80033c0:	4b18      	ldr	r3, [pc, #96]	; (8003424 <HAL_RCC_GetSysClockFreq+0xf8>)
 80033c2:	68db      	ldr	r3, [r3, #12]
 80033c4:	0a1b      	lsrs	r3, r3, #8
 80033c6:	227f      	movs	r2, #127	; 0x7f
 80033c8:	4013      	ands	r3, r2
 80033ca:	434b      	muls	r3, r1
 80033cc:	617b      	str	r3, [r7, #20]
        break;
 80033ce:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80033d0:	4b14      	ldr	r3, [pc, #80]	; (8003424 <HAL_RCC_GetSysClockFreq+0xf8>)
 80033d2:	68db      	ldr	r3, [r3, #12]
 80033d4:	0f5b      	lsrs	r3, r3, #29
 80033d6:	2207      	movs	r2, #7
 80033d8:	4013      	ands	r3, r2
 80033da:	3301      	adds	r3, #1
 80033dc:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80033de:	6879      	ldr	r1, [r7, #4]
 80033e0:	6978      	ldr	r0, [r7, #20]
 80033e2:	f7fc fe8d 	bl	8000100 <__udivsi3>
 80033e6:	0003      	movs	r3, r0
 80033e8:	613b      	str	r3, [r7, #16]
 80033ea:	e015      	b.n	8003418 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80033ec:	4b0d      	ldr	r3, [pc, #52]	; (8003424 <HAL_RCC_GetSysClockFreq+0xf8>)
 80033ee:	689b      	ldr	r3, [r3, #8]
 80033f0:	2238      	movs	r2, #56	; 0x38
 80033f2:	4013      	ands	r3, r2
 80033f4:	2b20      	cmp	r3, #32
 80033f6:	d103      	bne.n	8003400 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80033f8:	2380      	movs	r3, #128	; 0x80
 80033fa:	021b      	lsls	r3, r3, #8
 80033fc:	613b      	str	r3, [r7, #16]
 80033fe:	e00b      	b.n	8003418 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003400:	4b08      	ldr	r3, [pc, #32]	; (8003424 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003402:	689b      	ldr	r3, [r3, #8]
 8003404:	2238      	movs	r2, #56	; 0x38
 8003406:	4013      	ands	r3, r2
 8003408:	2b18      	cmp	r3, #24
 800340a:	d103      	bne.n	8003414 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800340c:	23fa      	movs	r3, #250	; 0xfa
 800340e:	01db      	lsls	r3, r3, #7
 8003410:	613b      	str	r3, [r7, #16]
 8003412:	e001      	b.n	8003418 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8003414:	2300      	movs	r3, #0
 8003416:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003418:	693b      	ldr	r3, [r7, #16]
}
 800341a:	0018      	movs	r0, r3
 800341c:	46bd      	mov	sp, r7
 800341e:	b006      	add	sp, #24
 8003420:	bd80      	pop	{r7, pc}
 8003422:	46c0      	nop			; (mov r8, r8)
 8003424:	40021000 	.word	0x40021000
 8003428:	00f42400 	.word	0x00f42400

0800342c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003430:	4b02      	ldr	r3, [pc, #8]	; (800343c <HAL_RCC_GetHCLKFreq+0x10>)
 8003432:	681b      	ldr	r3, [r3, #0]
}
 8003434:	0018      	movs	r0, r3
 8003436:	46bd      	mov	sp, r7
 8003438:	bd80      	pop	{r7, pc}
 800343a:	46c0      	nop			; (mov r8, r8)
 800343c:	20000000 	.word	0x20000000

08003440 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003440:	b5b0      	push	{r4, r5, r7, lr}
 8003442:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8003444:	f7ff fff2 	bl	800342c <HAL_RCC_GetHCLKFreq>
 8003448:	0004      	movs	r4, r0
 800344a:	f7ff fb4b 	bl	8002ae4 <LL_RCC_GetAPB1Prescaler>
 800344e:	0003      	movs	r3, r0
 8003450:	0b1a      	lsrs	r2, r3, #12
 8003452:	4b05      	ldr	r3, [pc, #20]	; (8003468 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003454:	0092      	lsls	r2, r2, #2
 8003456:	58d3      	ldr	r3, [r2, r3]
 8003458:	221f      	movs	r2, #31
 800345a:	4013      	ands	r3, r2
 800345c:	40dc      	lsrs	r4, r3
 800345e:	0023      	movs	r3, r4
}
 8003460:	0018      	movs	r0, r3
 8003462:	46bd      	mov	sp, r7
 8003464:	bdb0      	pop	{r4, r5, r7, pc}
 8003466:	46c0      	nop			; (mov r8, r8)
 8003468:	080056f0 	.word	0x080056f0

0800346c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	b082      	sub	sp, #8
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d101      	bne.n	800347e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800347a:	2301      	movs	r3, #1
 800347c:	e04a      	b.n	8003514 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	223d      	movs	r2, #61	; 0x3d
 8003482:	5c9b      	ldrb	r3, [r3, r2]
 8003484:	b2db      	uxtb	r3, r3
 8003486:	2b00      	cmp	r3, #0
 8003488:	d107      	bne.n	800349a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	223c      	movs	r2, #60	; 0x3c
 800348e:	2100      	movs	r1, #0
 8003490:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	0018      	movs	r0, r3
 8003496:	f7fe f883 	bl	80015a0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	223d      	movs	r2, #61	; 0x3d
 800349e:	2102      	movs	r1, #2
 80034a0:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681a      	ldr	r2, [r3, #0]
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	3304      	adds	r3, #4
 80034aa:	0019      	movs	r1, r3
 80034ac:	0010      	movs	r0, r2
 80034ae:	f000 fe1f 	bl	80040f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	2248      	movs	r2, #72	; 0x48
 80034b6:	2101      	movs	r1, #1
 80034b8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	223e      	movs	r2, #62	; 0x3e
 80034be:	2101      	movs	r1, #1
 80034c0:	5499      	strb	r1, [r3, r2]
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	223f      	movs	r2, #63	; 0x3f
 80034c6:	2101      	movs	r1, #1
 80034c8:	5499      	strb	r1, [r3, r2]
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	2240      	movs	r2, #64	; 0x40
 80034ce:	2101      	movs	r1, #1
 80034d0:	5499      	strb	r1, [r3, r2]
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2241      	movs	r2, #65	; 0x41
 80034d6:	2101      	movs	r1, #1
 80034d8:	5499      	strb	r1, [r3, r2]
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	2242      	movs	r2, #66	; 0x42
 80034de:	2101      	movs	r1, #1
 80034e0:	5499      	strb	r1, [r3, r2]
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	2243      	movs	r2, #67	; 0x43
 80034e6:	2101      	movs	r1, #1
 80034e8:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2244      	movs	r2, #68	; 0x44
 80034ee:	2101      	movs	r1, #1
 80034f0:	5499      	strb	r1, [r3, r2]
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2245      	movs	r2, #69	; 0x45
 80034f6:	2101      	movs	r1, #1
 80034f8:	5499      	strb	r1, [r3, r2]
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	2246      	movs	r2, #70	; 0x46
 80034fe:	2101      	movs	r1, #1
 8003500:	5499      	strb	r1, [r3, r2]
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	2247      	movs	r2, #71	; 0x47
 8003506:	2101      	movs	r1, #1
 8003508:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	223d      	movs	r2, #61	; 0x3d
 800350e:	2101      	movs	r1, #1
 8003510:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003512:	2300      	movs	r3, #0
}
 8003514:	0018      	movs	r0, r3
 8003516:	46bd      	mov	sp, r7
 8003518:	b002      	add	sp, #8
 800351a:	bd80      	pop	{r7, pc}

0800351c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b082      	sub	sp, #8
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d101      	bne.n	800352e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800352a:	2301      	movs	r3, #1
 800352c:	e04a      	b.n	80035c4 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	223d      	movs	r2, #61	; 0x3d
 8003532:	5c9b      	ldrb	r3, [r3, r2]
 8003534:	b2db      	uxtb	r3, r3
 8003536:	2b00      	cmp	r3, #0
 8003538:	d107      	bne.n	800354a <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	223c      	movs	r2, #60	; 0x3c
 800353e:	2100      	movs	r1, #0
 8003540:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	0018      	movs	r0, r3
 8003546:	f000 f841 	bl	80035cc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	223d      	movs	r2, #61	; 0x3d
 800354e:	2102      	movs	r1, #2
 8003550:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681a      	ldr	r2, [r3, #0]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	3304      	adds	r3, #4
 800355a:	0019      	movs	r1, r3
 800355c:	0010      	movs	r0, r2
 800355e:	f000 fdc7 	bl	80040f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	2248      	movs	r2, #72	; 0x48
 8003566:	2101      	movs	r1, #1
 8003568:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	223e      	movs	r2, #62	; 0x3e
 800356e:	2101      	movs	r1, #1
 8003570:	5499      	strb	r1, [r3, r2]
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	223f      	movs	r2, #63	; 0x3f
 8003576:	2101      	movs	r1, #1
 8003578:	5499      	strb	r1, [r3, r2]
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2240      	movs	r2, #64	; 0x40
 800357e:	2101      	movs	r1, #1
 8003580:	5499      	strb	r1, [r3, r2]
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2241      	movs	r2, #65	; 0x41
 8003586:	2101      	movs	r1, #1
 8003588:	5499      	strb	r1, [r3, r2]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2242      	movs	r2, #66	; 0x42
 800358e:	2101      	movs	r1, #1
 8003590:	5499      	strb	r1, [r3, r2]
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	2243      	movs	r2, #67	; 0x43
 8003596:	2101      	movs	r1, #1
 8003598:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2244      	movs	r2, #68	; 0x44
 800359e:	2101      	movs	r1, #1
 80035a0:	5499      	strb	r1, [r3, r2]
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2245      	movs	r2, #69	; 0x45
 80035a6:	2101      	movs	r1, #1
 80035a8:	5499      	strb	r1, [r3, r2]
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2246      	movs	r2, #70	; 0x46
 80035ae:	2101      	movs	r1, #1
 80035b0:	5499      	strb	r1, [r3, r2]
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2247      	movs	r2, #71	; 0x47
 80035b6:	2101      	movs	r1, #1
 80035b8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	223d      	movs	r2, #61	; 0x3d
 80035be:	2101      	movs	r1, #1
 80035c0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80035c2:	2300      	movs	r3, #0
}
 80035c4:	0018      	movs	r0, r3
 80035c6:	46bd      	mov	sp, r7
 80035c8:	b002      	add	sp, #8
 80035ca:	bd80      	pop	{r7, pc}

080035cc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b082      	sub	sp, #8
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80035d4:	46c0      	nop			; (mov r8, r8)
 80035d6:	46bd      	mov	sp, r7
 80035d8:	b002      	add	sp, #8
 80035da:	bd80      	pop	{r7, pc}

080035dc <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b086      	sub	sp, #24
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	60f8      	str	r0, [r7, #12]
 80035e4:	60b9      	str	r1, [r7, #8]
 80035e6:	607a      	str	r2, [r7, #4]
 80035e8:	001a      	movs	r2, r3
 80035ea:	1cbb      	adds	r3, r7, #2
 80035ec:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80035ee:	2317      	movs	r3, #23
 80035f0:	18fb      	adds	r3, r7, r3
 80035f2:	2200      	movs	r2, #0
 80035f4:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 80035f6:	68bb      	ldr	r3, [r7, #8]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d108      	bne.n	800360e <HAL_TIM_PWM_Start_DMA+0x32>
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	223e      	movs	r2, #62	; 0x3e
 8003600:	5c9b      	ldrb	r3, [r3, r2]
 8003602:	b2db      	uxtb	r3, r3
 8003604:	3b02      	subs	r3, #2
 8003606:	425a      	negs	r2, r3
 8003608:	4153      	adcs	r3, r2
 800360a:	b2db      	uxtb	r3, r3
 800360c:	e037      	b.n	800367e <HAL_TIM_PWM_Start_DMA+0xa2>
 800360e:	68bb      	ldr	r3, [r7, #8]
 8003610:	2b04      	cmp	r3, #4
 8003612:	d108      	bne.n	8003626 <HAL_TIM_PWM_Start_DMA+0x4a>
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	223f      	movs	r2, #63	; 0x3f
 8003618:	5c9b      	ldrb	r3, [r3, r2]
 800361a:	b2db      	uxtb	r3, r3
 800361c:	3b02      	subs	r3, #2
 800361e:	425a      	negs	r2, r3
 8003620:	4153      	adcs	r3, r2
 8003622:	b2db      	uxtb	r3, r3
 8003624:	e02b      	b.n	800367e <HAL_TIM_PWM_Start_DMA+0xa2>
 8003626:	68bb      	ldr	r3, [r7, #8]
 8003628:	2b08      	cmp	r3, #8
 800362a:	d108      	bne.n	800363e <HAL_TIM_PWM_Start_DMA+0x62>
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	2240      	movs	r2, #64	; 0x40
 8003630:	5c9b      	ldrb	r3, [r3, r2]
 8003632:	b2db      	uxtb	r3, r3
 8003634:	3b02      	subs	r3, #2
 8003636:	425a      	negs	r2, r3
 8003638:	4153      	adcs	r3, r2
 800363a:	b2db      	uxtb	r3, r3
 800363c:	e01f      	b.n	800367e <HAL_TIM_PWM_Start_DMA+0xa2>
 800363e:	68bb      	ldr	r3, [r7, #8]
 8003640:	2b0c      	cmp	r3, #12
 8003642:	d108      	bne.n	8003656 <HAL_TIM_PWM_Start_DMA+0x7a>
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	2241      	movs	r2, #65	; 0x41
 8003648:	5c9b      	ldrb	r3, [r3, r2]
 800364a:	b2db      	uxtb	r3, r3
 800364c:	3b02      	subs	r3, #2
 800364e:	425a      	negs	r2, r3
 8003650:	4153      	adcs	r3, r2
 8003652:	b2db      	uxtb	r3, r3
 8003654:	e013      	b.n	800367e <HAL_TIM_PWM_Start_DMA+0xa2>
 8003656:	68bb      	ldr	r3, [r7, #8]
 8003658:	2b10      	cmp	r3, #16
 800365a:	d108      	bne.n	800366e <HAL_TIM_PWM_Start_DMA+0x92>
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	2242      	movs	r2, #66	; 0x42
 8003660:	5c9b      	ldrb	r3, [r3, r2]
 8003662:	b2db      	uxtb	r3, r3
 8003664:	3b02      	subs	r3, #2
 8003666:	425a      	negs	r2, r3
 8003668:	4153      	adcs	r3, r2
 800366a:	b2db      	uxtb	r3, r3
 800366c:	e007      	b.n	800367e <HAL_TIM_PWM_Start_DMA+0xa2>
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	2243      	movs	r2, #67	; 0x43
 8003672:	5c9b      	ldrb	r3, [r3, r2]
 8003674:	b2db      	uxtb	r3, r3
 8003676:	3b02      	subs	r3, #2
 8003678:	425a      	negs	r2, r3
 800367a:	4153      	adcs	r3, r2
 800367c:	b2db      	uxtb	r3, r3
 800367e:	2b00      	cmp	r3, #0
 8003680:	d001      	beq.n	8003686 <HAL_TIM_PWM_Start_DMA+0xaa>
  {
    return HAL_BUSY;
 8003682:	2302      	movs	r3, #2
 8003684:	e183      	b.n	800398e <HAL_TIM_PWM_Start_DMA+0x3b2>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8003686:	68bb      	ldr	r3, [r7, #8]
 8003688:	2b00      	cmp	r3, #0
 800368a:	d108      	bne.n	800369e <HAL_TIM_PWM_Start_DMA+0xc2>
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	223e      	movs	r2, #62	; 0x3e
 8003690:	5c9b      	ldrb	r3, [r3, r2]
 8003692:	b2db      	uxtb	r3, r3
 8003694:	3b01      	subs	r3, #1
 8003696:	425a      	negs	r2, r3
 8003698:	4153      	adcs	r3, r2
 800369a:	b2db      	uxtb	r3, r3
 800369c:	e037      	b.n	800370e <HAL_TIM_PWM_Start_DMA+0x132>
 800369e:	68bb      	ldr	r3, [r7, #8]
 80036a0:	2b04      	cmp	r3, #4
 80036a2:	d108      	bne.n	80036b6 <HAL_TIM_PWM_Start_DMA+0xda>
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	223f      	movs	r2, #63	; 0x3f
 80036a8:	5c9b      	ldrb	r3, [r3, r2]
 80036aa:	b2db      	uxtb	r3, r3
 80036ac:	3b01      	subs	r3, #1
 80036ae:	425a      	negs	r2, r3
 80036b0:	4153      	adcs	r3, r2
 80036b2:	b2db      	uxtb	r3, r3
 80036b4:	e02b      	b.n	800370e <HAL_TIM_PWM_Start_DMA+0x132>
 80036b6:	68bb      	ldr	r3, [r7, #8]
 80036b8:	2b08      	cmp	r3, #8
 80036ba:	d108      	bne.n	80036ce <HAL_TIM_PWM_Start_DMA+0xf2>
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	2240      	movs	r2, #64	; 0x40
 80036c0:	5c9b      	ldrb	r3, [r3, r2]
 80036c2:	b2db      	uxtb	r3, r3
 80036c4:	3b01      	subs	r3, #1
 80036c6:	425a      	negs	r2, r3
 80036c8:	4153      	adcs	r3, r2
 80036ca:	b2db      	uxtb	r3, r3
 80036cc:	e01f      	b.n	800370e <HAL_TIM_PWM_Start_DMA+0x132>
 80036ce:	68bb      	ldr	r3, [r7, #8]
 80036d0:	2b0c      	cmp	r3, #12
 80036d2:	d108      	bne.n	80036e6 <HAL_TIM_PWM_Start_DMA+0x10a>
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	2241      	movs	r2, #65	; 0x41
 80036d8:	5c9b      	ldrb	r3, [r3, r2]
 80036da:	b2db      	uxtb	r3, r3
 80036dc:	3b01      	subs	r3, #1
 80036de:	425a      	negs	r2, r3
 80036e0:	4153      	adcs	r3, r2
 80036e2:	b2db      	uxtb	r3, r3
 80036e4:	e013      	b.n	800370e <HAL_TIM_PWM_Start_DMA+0x132>
 80036e6:	68bb      	ldr	r3, [r7, #8]
 80036e8:	2b10      	cmp	r3, #16
 80036ea:	d108      	bne.n	80036fe <HAL_TIM_PWM_Start_DMA+0x122>
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	2242      	movs	r2, #66	; 0x42
 80036f0:	5c9b      	ldrb	r3, [r3, r2]
 80036f2:	b2db      	uxtb	r3, r3
 80036f4:	3b01      	subs	r3, #1
 80036f6:	425a      	negs	r2, r3
 80036f8:	4153      	adcs	r3, r2
 80036fa:	b2db      	uxtb	r3, r3
 80036fc:	e007      	b.n	800370e <HAL_TIM_PWM_Start_DMA+0x132>
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	2243      	movs	r2, #67	; 0x43
 8003702:	5c9b      	ldrb	r3, [r3, r2]
 8003704:	b2db      	uxtb	r3, r3
 8003706:	3b01      	subs	r3, #1
 8003708:	425a      	negs	r2, r3
 800370a:	4153      	adcs	r3, r2
 800370c:	b2db      	uxtb	r3, r3
 800370e:	2b00      	cmp	r3, #0
 8003710:	d035      	beq.n	800377e <HAL_TIM_PWM_Start_DMA+0x1a2>
  {
    if ((pData == NULL) || (Length == 0U))
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2b00      	cmp	r3, #0
 8003716:	d003      	beq.n	8003720 <HAL_TIM_PWM_Start_DMA+0x144>
 8003718:	1cbb      	adds	r3, r7, #2
 800371a:	881b      	ldrh	r3, [r3, #0]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d101      	bne.n	8003724 <HAL_TIM_PWM_Start_DMA+0x148>
    {
      return HAL_ERROR;
 8003720:	2301      	movs	r3, #1
 8003722:	e134      	b.n	800398e <HAL_TIM_PWM_Start_DMA+0x3b2>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003724:	68bb      	ldr	r3, [r7, #8]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d104      	bne.n	8003734 <HAL_TIM_PWM_Start_DMA+0x158>
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	223e      	movs	r2, #62	; 0x3e
 800372e:	2102      	movs	r1, #2
 8003730:	5499      	strb	r1, [r3, r2]
 8003732:	e026      	b.n	8003782 <HAL_TIM_PWM_Start_DMA+0x1a6>
 8003734:	68bb      	ldr	r3, [r7, #8]
 8003736:	2b04      	cmp	r3, #4
 8003738:	d104      	bne.n	8003744 <HAL_TIM_PWM_Start_DMA+0x168>
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	223f      	movs	r2, #63	; 0x3f
 800373e:	2102      	movs	r1, #2
 8003740:	5499      	strb	r1, [r3, r2]
 8003742:	e01e      	b.n	8003782 <HAL_TIM_PWM_Start_DMA+0x1a6>
 8003744:	68bb      	ldr	r3, [r7, #8]
 8003746:	2b08      	cmp	r3, #8
 8003748:	d104      	bne.n	8003754 <HAL_TIM_PWM_Start_DMA+0x178>
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	2240      	movs	r2, #64	; 0x40
 800374e:	2102      	movs	r1, #2
 8003750:	5499      	strb	r1, [r3, r2]
 8003752:	e016      	b.n	8003782 <HAL_TIM_PWM_Start_DMA+0x1a6>
 8003754:	68bb      	ldr	r3, [r7, #8]
 8003756:	2b0c      	cmp	r3, #12
 8003758:	d104      	bne.n	8003764 <HAL_TIM_PWM_Start_DMA+0x188>
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	2241      	movs	r2, #65	; 0x41
 800375e:	2102      	movs	r1, #2
 8003760:	5499      	strb	r1, [r3, r2]
 8003762:	e00e      	b.n	8003782 <HAL_TIM_PWM_Start_DMA+0x1a6>
 8003764:	68bb      	ldr	r3, [r7, #8]
 8003766:	2b10      	cmp	r3, #16
 8003768:	d104      	bne.n	8003774 <HAL_TIM_PWM_Start_DMA+0x198>
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	2242      	movs	r2, #66	; 0x42
 800376e:	2102      	movs	r1, #2
 8003770:	5499      	strb	r1, [r3, r2]
 8003772:	e006      	b.n	8003782 <HAL_TIM_PWM_Start_DMA+0x1a6>
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	2243      	movs	r2, #67	; 0x43
 8003778:	2102      	movs	r1, #2
 800377a:	5499      	strb	r1, [r3, r2]
 800377c:	e001      	b.n	8003782 <HAL_TIM_PWM_Start_DMA+0x1a6>
    }
  }
  else
  {
    return HAL_ERROR;
 800377e:	2301      	movs	r3, #1
 8003780:	e105      	b.n	800398e <HAL_TIM_PWM_Start_DMA+0x3b2>
  }

  switch (Channel)
 8003782:	68bb      	ldr	r3, [r7, #8]
 8003784:	2b0c      	cmp	r3, #12
 8003786:	d100      	bne.n	800378a <HAL_TIM_PWM_Start_DMA+0x1ae>
 8003788:	e080      	b.n	800388c <HAL_TIM_PWM_Start_DMA+0x2b0>
 800378a:	68bb      	ldr	r3, [r7, #8]
 800378c:	2b0c      	cmp	r3, #12
 800378e:	d900      	bls.n	8003792 <HAL_TIM_PWM_Start_DMA+0x1b6>
 8003790:	e0a1      	b.n	80038d6 <HAL_TIM_PWM_Start_DMA+0x2fa>
 8003792:	68bb      	ldr	r3, [r7, #8]
 8003794:	2b08      	cmp	r3, #8
 8003796:	d054      	beq.n	8003842 <HAL_TIM_PWM_Start_DMA+0x266>
 8003798:	68bb      	ldr	r3, [r7, #8]
 800379a:	2b08      	cmp	r3, #8
 800379c:	d900      	bls.n	80037a0 <HAL_TIM_PWM_Start_DMA+0x1c4>
 800379e:	e09a      	b.n	80038d6 <HAL_TIM_PWM_Start_DMA+0x2fa>
 80037a0:	68bb      	ldr	r3, [r7, #8]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d003      	beq.n	80037ae <HAL_TIM_PWM_Start_DMA+0x1d2>
 80037a6:	68bb      	ldr	r3, [r7, #8]
 80037a8:	2b04      	cmp	r3, #4
 80037aa:	d025      	beq.n	80037f8 <HAL_TIM_PWM_Start_DMA+0x21c>
 80037ac:	e093      	b.n	80038d6 <HAL_TIM_PWM_Start_DMA+0x2fa>
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037b2:	4a79      	ldr	r2, [pc, #484]	; (8003998 <HAL_TIM_PWM_Start_DMA+0x3bc>)
 80037b4:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037ba:	4a78      	ldr	r2, [pc, #480]	; (800399c <HAL_TIM_PWM_Start_DMA+0x3c0>)
 80037bc:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037c2:	4a77      	ldr	r2, [pc, #476]	; (80039a0 <HAL_TIM_PWM_Start_DMA+0x3c4>)
 80037c4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80037ca:	6879      	ldr	r1, [r7, #4]
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	3334      	adds	r3, #52	; 0x34
 80037d2:	001a      	movs	r2, r3
 80037d4:	1cbb      	adds	r3, r7, #2
 80037d6:	881b      	ldrh	r3, [r3, #0]
 80037d8:	f7fe fd74 	bl	80022c4 <HAL_DMA_Start_IT>
 80037dc:	1e03      	subs	r3, r0, #0
 80037de:	d001      	beq.n	80037e4 <HAL_TIM_PWM_Start_DMA+0x208>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80037e0:	2301      	movs	r3, #1
 80037e2:	e0d4      	b.n	800398e <HAL_TIM_PWM_Start_DMA+0x3b2>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	68da      	ldr	r2, [r3, #12]
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	2180      	movs	r1, #128	; 0x80
 80037f0:	0089      	lsls	r1, r1, #2
 80037f2:	430a      	orrs	r2, r1
 80037f4:	60da      	str	r2, [r3, #12]
      break;
 80037f6:	e073      	b.n	80038e0 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037fc:	4a66      	ldr	r2, [pc, #408]	; (8003998 <HAL_TIM_PWM_Start_DMA+0x3bc>)
 80037fe:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003804:	4a65      	ldr	r2, [pc, #404]	; (800399c <HAL_TIM_PWM_Start_DMA+0x3c0>)
 8003806:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800380c:	4a64      	ldr	r2, [pc, #400]	; (80039a0 <HAL_TIM_PWM_Start_DMA+0x3c4>)
 800380e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8003814:	6879      	ldr	r1, [r7, #4]
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	3338      	adds	r3, #56	; 0x38
 800381c:	001a      	movs	r2, r3
 800381e:	1cbb      	adds	r3, r7, #2
 8003820:	881b      	ldrh	r3, [r3, #0]
 8003822:	f7fe fd4f 	bl	80022c4 <HAL_DMA_Start_IT>
 8003826:	1e03      	subs	r3, r0, #0
 8003828:	d001      	beq.n	800382e <HAL_TIM_PWM_Start_DMA+0x252>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800382a:	2301      	movs	r3, #1
 800382c:	e0af      	b.n	800398e <HAL_TIM_PWM_Start_DMA+0x3b2>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	68da      	ldr	r2, [r3, #12]
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	2180      	movs	r1, #128	; 0x80
 800383a:	00c9      	lsls	r1, r1, #3
 800383c:	430a      	orrs	r2, r1
 800383e:	60da      	str	r2, [r3, #12]
      break;
 8003840:	e04e      	b.n	80038e0 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003846:	4a54      	ldr	r2, [pc, #336]	; (8003998 <HAL_TIM_PWM_Start_DMA+0x3bc>)
 8003848:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800384e:	4a53      	ldr	r2, [pc, #332]	; (800399c <HAL_TIM_PWM_Start_DMA+0x3c0>)
 8003850:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003856:	4a52      	ldr	r2, [pc, #328]	; (80039a0 <HAL_TIM_PWM_Start_DMA+0x3c4>)
 8003858:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800385e:	6879      	ldr	r1, [r7, #4]
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	333c      	adds	r3, #60	; 0x3c
 8003866:	001a      	movs	r2, r3
 8003868:	1cbb      	adds	r3, r7, #2
 800386a:	881b      	ldrh	r3, [r3, #0]
 800386c:	f7fe fd2a 	bl	80022c4 <HAL_DMA_Start_IT>
 8003870:	1e03      	subs	r3, r0, #0
 8003872:	d001      	beq.n	8003878 <HAL_TIM_PWM_Start_DMA+0x29c>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003874:	2301      	movs	r3, #1
 8003876:	e08a      	b.n	800398e <HAL_TIM_PWM_Start_DMA+0x3b2>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	68da      	ldr	r2, [r3, #12]
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	2180      	movs	r1, #128	; 0x80
 8003884:	0109      	lsls	r1, r1, #4
 8003886:	430a      	orrs	r2, r1
 8003888:	60da      	str	r2, [r3, #12]
      break;
 800388a:	e029      	b.n	80038e0 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003890:	4a41      	ldr	r2, [pc, #260]	; (8003998 <HAL_TIM_PWM_Start_DMA+0x3bc>)
 8003892:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003898:	4a40      	ldr	r2, [pc, #256]	; (800399c <HAL_TIM_PWM_Start_DMA+0x3c0>)
 800389a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038a0:	4a3f      	ldr	r2, [pc, #252]	; (80039a0 <HAL_TIM_PWM_Start_DMA+0x3c4>)
 80038a2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80038a8:	6879      	ldr	r1, [r7, #4]
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	3340      	adds	r3, #64	; 0x40
 80038b0:	001a      	movs	r2, r3
 80038b2:	1cbb      	adds	r3, r7, #2
 80038b4:	881b      	ldrh	r3, [r3, #0]
 80038b6:	f7fe fd05 	bl	80022c4 <HAL_DMA_Start_IT>
 80038ba:	1e03      	subs	r3, r0, #0
 80038bc:	d001      	beq.n	80038c2 <HAL_TIM_PWM_Start_DMA+0x2e6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80038be:	2301      	movs	r3, #1
 80038c0:	e065      	b.n	800398e <HAL_TIM_PWM_Start_DMA+0x3b2>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	68da      	ldr	r2, [r3, #12]
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	2180      	movs	r1, #128	; 0x80
 80038ce:	0149      	lsls	r1, r1, #5
 80038d0:	430a      	orrs	r2, r1
 80038d2:	60da      	str	r2, [r3, #12]
      break;
 80038d4:	e004      	b.n	80038e0 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    default:
      status = HAL_ERROR;
 80038d6:	2317      	movs	r3, #23
 80038d8:	18fb      	adds	r3, r7, r3
 80038da:	2201      	movs	r2, #1
 80038dc:	701a      	strb	r2, [r3, #0]
      break;
 80038de:	46c0      	nop			; (mov r8, r8)
  }

  if (status == HAL_OK)
 80038e0:	2317      	movs	r3, #23
 80038e2:	18fb      	adds	r3, r7, r3
 80038e4:	781b      	ldrb	r3, [r3, #0]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d14e      	bne.n	8003988 <HAL_TIM_PWM_Start_DMA+0x3ac>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	68b9      	ldr	r1, [r7, #8]
 80038f0:	2201      	movs	r2, #1
 80038f2:	0018      	movs	r0, r3
 80038f4:	f000 ffae 	bl	8004854 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	4a29      	ldr	r2, [pc, #164]	; (80039a4 <HAL_TIM_PWM_Start_DMA+0x3c8>)
 80038fe:	4293      	cmp	r3, r2
 8003900:	d009      	beq.n	8003916 <HAL_TIM_PWM_Start_DMA+0x33a>
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	4a28      	ldr	r2, [pc, #160]	; (80039a8 <HAL_TIM_PWM_Start_DMA+0x3cc>)
 8003908:	4293      	cmp	r3, r2
 800390a:	d004      	beq.n	8003916 <HAL_TIM_PWM_Start_DMA+0x33a>
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4a26      	ldr	r2, [pc, #152]	; (80039ac <HAL_TIM_PWM_Start_DMA+0x3d0>)
 8003912:	4293      	cmp	r3, r2
 8003914:	d101      	bne.n	800391a <HAL_TIM_PWM_Start_DMA+0x33e>
 8003916:	2301      	movs	r3, #1
 8003918:	e000      	b.n	800391c <HAL_TIM_PWM_Start_DMA+0x340>
 800391a:	2300      	movs	r3, #0
 800391c:	2b00      	cmp	r3, #0
 800391e:	d008      	beq.n	8003932 <HAL_TIM_PWM_Start_DMA+0x356>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	2180      	movs	r1, #128	; 0x80
 800392c:	0209      	lsls	r1, r1, #8
 800392e:	430a      	orrs	r2, r1
 8003930:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4a1b      	ldr	r2, [pc, #108]	; (80039a4 <HAL_TIM_PWM_Start_DMA+0x3c8>)
 8003938:	4293      	cmp	r3, r2
 800393a:	d004      	beq.n	8003946 <HAL_TIM_PWM_Start_DMA+0x36a>
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4a1b      	ldr	r2, [pc, #108]	; (80039b0 <HAL_TIM_PWM_Start_DMA+0x3d4>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d116      	bne.n	8003974 <HAL_TIM_PWM_Start_DMA+0x398>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	689b      	ldr	r3, [r3, #8]
 800394c:	4a19      	ldr	r2, [pc, #100]	; (80039b4 <HAL_TIM_PWM_Start_DMA+0x3d8>)
 800394e:	4013      	ands	r3, r2
 8003950:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003952:	693b      	ldr	r3, [r7, #16]
 8003954:	2b06      	cmp	r3, #6
 8003956:	d016      	beq.n	8003986 <HAL_TIM_PWM_Start_DMA+0x3aa>
 8003958:	693a      	ldr	r2, [r7, #16]
 800395a:	2380      	movs	r3, #128	; 0x80
 800395c:	025b      	lsls	r3, r3, #9
 800395e:	429a      	cmp	r2, r3
 8003960:	d011      	beq.n	8003986 <HAL_TIM_PWM_Start_DMA+0x3aa>
      {
        __HAL_TIM_ENABLE(htim);
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	681a      	ldr	r2, [r3, #0]
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	2101      	movs	r1, #1
 800396e:	430a      	orrs	r2, r1
 8003970:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003972:	e008      	b.n	8003986 <HAL_TIM_PWM_Start_DMA+0x3aa>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	681a      	ldr	r2, [r3, #0]
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	2101      	movs	r1, #1
 8003980:	430a      	orrs	r2, r1
 8003982:	601a      	str	r2, [r3, #0]
 8003984:	e000      	b.n	8003988 <HAL_TIM_PWM_Start_DMA+0x3ac>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003986:	46c0      	nop			; (mov r8, r8)
    }
  }

  /* Return function status */
  return status;
 8003988:	2317      	movs	r3, #23
 800398a:	18fb      	adds	r3, r7, r3
 800398c:	781b      	ldrb	r3, [r3, #0]
}
 800398e:	0018      	movs	r0, r3
 8003990:	46bd      	mov	sp, r7
 8003992:	b006      	add	sp, #24
 8003994:	bd80      	pop	{r7, pc}
 8003996:	46c0      	nop			; (mov r8, r8)
 8003998:	08003fdd 	.word	0x08003fdd
 800399c:	08004087 	.word	0x08004087
 80039a0:	08003f49 	.word	0x08003f49
 80039a4:	40012c00 	.word	0x40012c00
 80039a8:	40014400 	.word	0x40014400
 80039ac:	40014800 	.word	0x40014800
 80039b0:	40000400 	.word	0x40000400
 80039b4:	00010007 	.word	0x00010007

080039b8 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b084      	sub	sp, #16
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
 80039c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80039c2:	230f      	movs	r3, #15
 80039c4:	18fb      	adds	r3, r7, r3
 80039c6:	2200      	movs	r2, #0
 80039c8:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	2b0c      	cmp	r3, #12
 80039ce:	d039      	beq.n	8003a44 <HAL_TIM_PWM_Stop_DMA+0x8c>
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	2b0c      	cmp	r3, #12
 80039d4:	d844      	bhi.n	8003a60 <HAL_TIM_PWM_Stop_DMA+0xa8>
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	2b08      	cmp	r3, #8
 80039da:	d025      	beq.n	8003a28 <HAL_TIM_PWM_Stop_DMA+0x70>
 80039dc:	683b      	ldr	r3, [r7, #0]
 80039de:	2b08      	cmp	r3, #8
 80039e0:	d83e      	bhi.n	8003a60 <HAL_TIM_PWM_Stop_DMA+0xa8>
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d003      	beq.n	80039f0 <HAL_TIM_PWM_Stop_DMA+0x38>
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	2b04      	cmp	r3, #4
 80039ec:	d00e      	beq.n	8003a0c <HAL_TIM_PWM_Stop_DMA+0x54>
 80039ee:	e037      	b.n	8003a60 <HAL_TIM_PWM_Stop_DMA+0xa8>
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	68da      	ldr	r2, [r3, #12]
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	495a      	ldr	r1, [pc, #360]	; (8003b64 <HAL_TIM_PWM_Stop_DMA+0x1ac>)
 80039fc:	400a      	ands	r2, r1
 80039fe:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a04:	0018      	movs	r0, r3
 8003a06:	f7fe fce3 	bl	80023d0 <HAL_DMA_Abort_IT>
      break;
 8003a0a:	e02e      	b.n	8003a6a <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	68da      	ldr	r2, [r3, #12]
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	4954      	ldr	r1, [pc, #336]	; (8003b68 <HAL_TIM_PWM_Stop_DMA+0x1b0>)
 8003a18:	400a      	ands	r2, r1
 8003a1a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a20:	0018      	movs	r0, r3
 8003a22:	f7fe fcd5 	bl	80023d0 <HAL_DMA_Abort_IT>
      break;
 8003a26:	e020      	b.n	8003a6a <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	68da      	ldr	r2, [r3, #12]
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	494e      	ldr	r1, [pc, #312]	; (8003b6c <HAL_TIM_PWM_Stop_DMA+0x1b4>)
 8003a34:	400a      	ands	r2, r1
 8003a36:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a3c:	0018      	movs	r0, r3
 8003a3e:	f7fe fcc7 	bl	80023d0 <HAL_DMA_Abort_IT>
      break;
 8003a42:	e012      	b.n	8003a6a <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	68da      	ldr	r2, [r3, #12]
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	4948      	ldr	r1, [pc, #288]	; (8003b70 <HAL_TIM_PWM_Stop_DMA+0x1b8>)
 8003a50:	400a      	ands	r2, r1
 8003a52:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a58:	0018      	movs	r0, r3
 8003a5a:	f7fe fcb9 	bl	80023d0 <HAL_DMA_Abort_IT>
      break;
 8003a5e:	e004      	b.n	8003a6a <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    default:
      status = HAL_ERROR;
 8003a60:	230f      	movs	r3, #15
 8003a62:	18fb      	adds	r3, r7, r3
 8003a64:	2201      	movs	r2, #1
 8003a66:	701a      	strb	r2, [r3, #0]
      break;
 8003a68:	46c0      	nop			; (mov r8, r8)
  }

  if (status == HAL_OK)
 8003a6a:	230f      	movs	r3, #15
 8003a6c:	18fb      	adds	r3, r7, r3
 8003a6e:	781b      	ldrb	r3, [r3, #0]
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d000      	beq.n	8003a76 <HAL_TIM_PWM_Stop_DMA+0xbe>
 8003a74:	e06e      	b.n	8003b54 <HAL_TIM_PWM_Stop_DMA+0x19c>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	6839      	ldr	r1, [r7, #0]
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	0018      	movs	r0, r3
 8003a80:	f000 fee8 	bl	8004854 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4a3a      	ldr	r2, [pc, #232]	; (8003b74 <HAL_TIM_PWM_Stop_DMA+0x1bc>)
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	d009      	beq.n	8003aa2 <HAL_TIM_PWM_Stop_DMA+0xea>
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	4a39      	ldr	r2, [pc, #228]	; (8003b78 <HAL_TIM_PWM_Stop_DMA+0x1c0>)
 8003a94:	4293      	cmp	r3, r2
 8003a96:	d004      	beq.n	8003aa2 <HAL_TIM_PWM_Stop_DMA+0xea>
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	4a37      	ldr	r2, [pc, #220]	; (8003b7c <HAL_TIM_PWM_Stop_DMA+0x1c4>)
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	d101      	bne.n	8003aa6 <HAL_TIM_PWM_Stop_DMA+0xee>
 8003aa2:	2301      	movs	r3, #1
 8003aa4:	e000      	b.n	8003aa8 <HAL_TIM_PWM_Stop_DMA+0xf0>
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d013      	beq.n	8003ad4 <HAL_TIM_PWM_Stop_DMA+0x11c>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	6a1b      	ldr	r3, [r3, #32]
 8003ab2:	4a33      	ldr	r2, [pc, #204]	; (8003b80 <HAL_TIM_PWM_Stop_DMA+0x1c8>)
 8003ab4:	4013      	ands	r3, r2
 8003ab6:	d10d      	bne.n	8003ad4 <HAL_TIM_PWM_Stop_DMA+0x11c>
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	6a1b      	ldr	r3, [r3, #32]
 8003abe:	4a31      	ldr	r2, [pc, #196]	; (8003b84 <HAL_TIM_PWM_Stop_DMA+0x1cc>)
 8003ac0:	4013      	ands	r3, r2
 8003ac2:	d107      	bne.n	8003ad4 <HAL_TIM_PWM_Stop_DMA+0x11c>
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	492e      	ldr	r1, [pc, #184]	; (8003b88 <HAL_TIM_PWM_Stop_DMA+0x1d0>)
 8003ad0:	400a      	ands	r2, r1
 8003ad2:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	6a1b      	ldr	r3, [r3, #32]
 8003ada:	4a29      	ldr	r2, [pc, #164]	; (8003b80 <HAL_TIM_PWM_Stop_DMA+0x1c8>)
 8003adc:	4013      	ands	r3, r2
 8003ade:	d10d      	bne.n	8003afc <HAL_TIM_PWM_Stop_DMA+0x144>
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	6a1b      	ldr	r3, [r3, #32]
 8003ae6:	4a27      	ldr	r2, [pc, #156]	; (8003b84 <HAL_TIM_PWM_Stop_DMA+0x1cc>)
 8003ae8:	4013      	ands	r3, r2
 8003aea:	d107      	bne.n	8003afc <HAL_TIM_PWM_Stop_DMA+0x144>
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	681a      	ldr	r2, [r3, #0]
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	2101      	movs	r1, #1
 8003af8:	438a      	bics	r2, r1
 8003afa:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d104      	bne.n	8003b0c <HAL_TIM_PWM_Stop_DMA+0x154>
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	223e      	movs	r2, #62	; 0x3e
 8003b06:	2101      	movs	r1, #1
 8003b08:	5499      	strb	r1, [r3, r2]
 8003b0a:	e023      	b.n	8003b54 <HAL_TIM_PWM_Stop_DMA+0x19c>
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	2b04      	cmp	r3, #4
 8003b10:	d104      	bne.n	8003b1c <HAL_TIM_PWM_Stop_DMA+0x164>
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	223f      	movs	r2, #63	; 0x3f
 8003b16:	2101      	movs	r1, #1
 8003b18:	5499      	strb	r1, [r3, r2]
 8003b1a:	e01b      	b.n	8003b54 <HAL_TIM_PWM_Stop_DMA+0x19c>
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	2b08      	cmp	r3, #8
 8003b20:	d104      	bne.n	8003b2c <HAL_TIM_PWM_Stop_DMA+0x174>
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2240      	movs	r2, #64	; 0x40
 8003b26:	2101      	movs	r1, #1
 8003b28:	5499      	strb	r1, [r3, r2]
 8003b2a:	e013      	b.n	8003b54 <HAL_TIM_PWM_Stop_DMA+0x19c>
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	2b0c      	cmp	r3, #12
 8003b30:	d104      	bne.n	8003b3c <HAL_TIM_PWM_Stop_DMA+0x184>
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2241      	movs	r2, #65	; 0x41
 8003b36:	2101      	movs	r1, #1
 8003b38:	5499      	strb	r1, [r3, r2]
 8003b3a:	e00b      	b.n	8003b54 <HAL_TIM_PWM_Stop_DMA+0x19c>
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	2b10      	cmp	r3, #16
 8003b40:	d104      	bne.n	8003b4c <HAL_TIM_PWM_Stop_DMA+0x194>
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2242      	movs	r2, #66	; 0x42
 8003b46:	2101      	movs	r1, #1
 8003b48:	5499      	strb	r1, [r3, r2]
 8003b4a:	e003      	b.n	8003b54 <HAL_TIM_PWM_Stop_DMA+0x19c>
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2243      	movs	r2, #67	; 0x43
 8003b50:	2101      	movs	r1, #1
 8003b52:	5499      	strb	r1, [r3, r2]
  }

  /* Return function status */
  return status;
 8003b54:	230f      	movs	r3, #15
 8003b56:	18fb      	adds	r3, r7, r3
 8003b58:	781b      	ldrb	r3, [r3, #0]
}
 8003b5a:	0018      	movs	r0, r3
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	b004      	add	sp, #16
 8003b60:	bd80      	pop	{r7, pc}
 8003b62:	46c0      	nop			; (mov r8, r8)
 8003b64:	fffffdff 	.word	0xfffffdff
 8003b68:	fffffbff 	.word	0xfffffbff
 8003b6c:	fffff7ff 	.word	0xfffff7ff
 8003b70:	ffffefff 	.word	0xffffefff
 8003b74:	40012c00 	.word	0x40012c00
 8003b78:	40014400 	.word	0x40014400
 8003b7c:	40014800 	.word	0x40014800
 8003b80:	00001111 	.word	0x00001111
 8003b84:	00000444 	.word	0x00000444
 8003b88:	ffff7fff 	.word	0xffff7fff

08003b8c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b086      	sub	sp, #24
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	60f8      	str	r0, [r7, #12]
 8003b94:	60b9      	str	r1, [r7, #8]
 8003b96:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b98:	2317      	movs	r3, #23
 8003b9a:	18fb      	adds	r3, r7, r3
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	223c      	movs	r2, #60	; 0x3c
 8003ba4:	5c9b      	ldrb	r3, [r3, r2]
 8003ba6:	2b01      	cmp	r3, #1
 8003ba8:	d101      	bne.n	8003bae <HAL_TIM_PWM_ConfigChannel+0x22>
 8003baa:	2302      	movs	r3, #2
 8003bac:	e0e5      	b.n	8003d7a <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	223c      	movs	r2, #60	; 0x3c
 8003bb2:	2101      	movs	r1, #1
 8003bb4:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2b14      	cmp	r3, #20
 8003bba:	d900      	bls.n	8003bbe <HAL_TIM_PWM_ConfigChannel+0x32>
 8003bbc:	e0d1      	b.n	8003d62 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	009a      	lsls	r2, r3, #2
 8003bc2:	4b70      	ldr	r3, [pc, #448]	; (8003d84 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8003bc4:	18d3      	adds	r3, r2, r3
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	68ba      	ldr	r2, [r7, #8]
 8003bd0:	0011      	movs	r1, r2
 8003bd2:	0018      	movs	r0, r3
 8003bd4:	f000 fb06 	bl	80041e4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	699a      	ldr	r2, [r3, #24]
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	2108      	movs	r1, #8
 8003be4:	430a      	orrs	r2, r1
 8003be6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	699a      	ldr	r2, [r3, #24]
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	2104      	movs	r1, #4
 8003bf4:	438a      	bics	r2, r1
 8003bf6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	6999      	ldr	r1, [r3, #24]
 8003bfe:	68bb      	ldr	r3, [r7, #8]
 8003c00:	691a      	ldr	r2, [r3, #16]
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	430a      	orrs	r2, r1
 8003c08:	619a      	str	r2, [r3, #24]
      break;
 8003c0a:	e0af      	b.n	8003d6c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	68ba      	ldr	r2, [r7, #8]
 8003c12:	0011      	movs	r1, r2
 8003c14:	0018      	movs	r0, r3
 8003c16:	f000 fb65 	bl	80042e4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	699a      	ldr	r2, [r3, #24]
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	2180      	movs	r1, #128	; 0x80
 8003c26:	0109      	lsls	r1, r1, #4
 8003c28:	430a      	orrs	r2, r1
 8003c2a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	699a      	ldr	r2, [r3, #24]
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	4954      	ldr	r1, [pc, #336]	; (8003d88 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8003c38:	400a      	ands	r2, r1
 8003c3a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	6999      	ldr	r1, [r3, #24]
 8003c42:	68bb      	ldr	r3, [r7, #8]
 8003c44:	691b      	ldr	r3, [r3, #16]
 8003c46:	021a      	lsls	r2, r3, #8
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	430a      	orrs	r2, r1
 8003c4e:	619a      	str	r2, [r3, #24]
      break;
 8003c50:	e08c      	b.n	8003d6c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	68ba      	ldr	r2, [r7, #8]
 8003c58:	0011      	movs	r1, r2
 8003c5a:	0018      	movs	r0, r3
 8003c5c:	f000 fbc0 	bl	80043e0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	69da      	ldr	r2, [r3, #28]
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	2108      	movs	r1, #8
 8003c6c:	430a      	orrs	r2, r1
 8003c6e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	69da      	ldr	r2, [r3, #28]
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	2104      	movs	r1, #4
 8003c7c:	438a      	bics	r2, r1
 8003c7e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	69d9      	ldr	r1, [r3, #28]
 8003c86:	68bb      	ldr	r3, [r7, #8]
 8003c88:	691a      	ldr	r2, [r3, #16]
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	430a      	orrs	r2, r1
 8003c90:	61da      	str	r2, [r3, #28]
      break;
 8003c92:	e06b      	b.n	8003d6c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	68ba      	ldr	r2, [r7, #8]
 8003c9a:	0011      	movs	r1, r2
 8003c9c:	0018      	movs	r0, r3
 8003c9e:	f000 fc21 	bl	80044e4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	69da      	ldr	r2, [r3, #28]
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	2180      	movs	r1, #128	; 0x80
 8003cae:	0109      	lsls	r1, r1, #4
 8003cb0:	430a      	orrs	r2, r1
 8003cb2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	69da      	ldr	r2, [r3, #28]
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	4932      	ldr	r1, [pc, #200]	; (8003d88 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8003cc0:	400a      	ands	r2, r1
 8003cc2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	69d9      	ldr	r1, [r3, #28]
 8003cca:	68bb      	ldr	r3, [r7, #8]
 8003ccc:	691b      	ldr	r3, [r3, #16]
 8003cce:	021a      	lsls	r2, r3, #8
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	430a      	orrs	r2, r1
 8003cd6:	61da      	str	r2, [r3, #28]
      break;
 8003cd8:	e048      	b.n	8003d6c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	68ba      	ldr	r2, [r7, #8]
 8003ce0:	0011      	movs	r1, r2
 8003ce2:	0018      	movs	r0, r3
 8003ce4:	f000 fc62 	bl	80045ac <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	2108      	movs	r1, #8
 8003cf4:	430a      	orrs	r2, r1
 8003cf6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	2104      	movs	r1, #4
 8003d04:	438a      	bics	r2, r1
 8003d06:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003d0e:	68bb      	ldr	r3, [r7, #8]
 8003d10:	691a      	ldr	r2, [r3, #16]
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	430a      	orrs	r2, r1
 8003d18:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8003d1a:	e027      	b.n	8003d6c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	68ba      	ldr	r2, [r7, #8]
 8003d22:	0011      	movs	r1, r2
 8003d24:	0018      	movs	r0, r3
 8003d26:	f000 fc9b 	bl	8004660 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	2180      	movs	r1, #128	; 0x80
 8003d36:	0109      	lsls	r1, r1, #4
 8003d38:	430a      	orrs	r2, r1
 8003d3a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4910      	ldr	r1, [pc, #64]	; (8003d88 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8003d48:	400a      	ands	r2, r1
 8003d4a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003d52:	68bb      	ldr	r3, [r7, #8]
 8003d54:	691b      	ldr	r3, [r3, #16]
 8003d56:	021a      	lsls	r2, r3, #8
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	430a      	orrs	r2, r1
 8003d5e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8003d60:	e004      	b.n	8003d6c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8003d62:	2317      	movs	r3, #23
 8003d64:	18fb      	adds	r3, r7, r3
 8003d66:	2201      	movs	r2, #1
 8003d68:	701a      	strb	r2, [r3, #0]
      break;
 8003d6a:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	223c      	movs	r2, #60	; 0x3c
 8003d70:	2100      	movs	r1, #0
 8003d72:	5499      	strb	r1, [r3, r2]

  return status;
 8003d74:	2317      	movs	r3, #23
 8003d76:	18fb      	adds	r3, r7, r3
 8003d78:	781b      	ldrb	r3, [r3, #0]
}
 8003d7a:	0018      	movs	r0, r3
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	b006      	add	sp, #24
 8003d80:	bd80      	pop	{r7, pc}
 8003d82:	46c0      	nop			; (mov r8, r8)
 8003d84:	08005724 	.word	0x08005724
 8003d88:	fffffbff 	.word	0xfffffbff

08003d8c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b084      	sub	sp, #16
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
 8003d94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003d96:	230f      	movs	r3, #15
 8003d98:	18fb      	adds	r3, r7, r3
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	223c      	movs	r2, #60	; 0x3c
 8003da2:	5c9b      	ldrb	r3, [r3, r2]
 8003da4:	2b01      	cmp	r3, #1
 8003da6:	d101      	bne.n	8003dac <HAL_TIM_ConfigClockSource+0x20>
 8003da8:	2302      	movs	r3, #2
 8003daa:	e0bc      	b.n	8003f26 <HAL_TIM_ConfigClockSource+0x19a>
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	223c      	movs	r2, #60	; 0x3c
 8003db0:	2101      	movs	r1, #1
 8003db2:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	223d      	movs	r2, #61	; 0x3d
 8003db8:	2102      	movs	r1, #2
 8003dba:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	689b      	ldr	r3, [r3, #8]
 8003dc2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003dc4:	68bb      	ldr	r3, [r7, #8]
 8003dc6:	4a5a      	ldr	r2, [pc, #360]	; (8003f30 <HAL_TIM_ConfigClockSource+0x1a4>)
 8003dc8:	4013      	ands	r3, r2
 8003dca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003dcc:	68bb      	ldr	r3, [r7, #8]
 8003dce:	4a59      	ldr	r2, [pc, #356]	; (8003f34 <HAL_TIM_ConfigClockSource+0x1a8>)
 8003dd0:	4013      	ands	r3, r2
 8003dd2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	68ba      	ldr	r2, [r7, #8]
 8003dda:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	2280      	movs	r2, #128	; 0x80
 8003de2:	0192      	lsls	r2, r2, #6
 8003de4:	4293      	cmp	r3, r2
 8003de6:	d040      	beq.n	8003e6a <HAL_TIM_ConfigClockSource+0xde>
 8003de8:	2280      	movs	r2, #128	; 0x80
 8003dea:	0192      	lsls	r2, r2, #6
 8003dec:	4293      	cmp	r3, r2
 8003dee:	d900      	bls.n	8003df2 <HAL_TIM_ConfigClockSource+0x66>
 8003df0:	e088      	b.n	8003f04 <HAL_TIM_ConfigClockSource+0x178>
 8003df2:	2280      	movs	r2, #128	; 0x80
 8003df4:	0152      	lsls	r2, r2, #5
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d100      	bne.n	8003dfc <HAL_TIM_ConfigClockSource+0x70>
 8003dfa:	e088      	b.n	8003f0e <HAL_TIM_ConfigClockSource+0x182>
 8003dfc:	2280      	movs	r2, #128	; 0x80
 8003dfe:	0152      	lsls	r2, r2, #5
 8003e00:	4293      	cmp	r3, r2
 8003e02:	d900      	bls.n	8003e06 <HAL_TIM_ConfigClockSource+0x7a>
 8003e04:	e07e      	b.n	8003f04 <HAL_TIM_ConfigClockSource+0x178>
 8003e06:	2b70      	cmp	r3, #112	; 0x70
 8003e08:	d018      	beq.n	8003e3c <HAL_TIM_ConfigClockSource+0xb0>
 8003e0a:	d900      	bls.n	8003e0e <HAL_TIM_ConfigClockSource+0x82>
 8003e0c:	e07a      	b.n	8003f04 <HAL_TIM_ConfigClockSource+0x178>
 8003e0e:	2b60      	cmp	r3, #96	; 0x60
 8003e10:	d04f      	beq.n	8003eb2 <HAL_TIM_ConfigClockSource+0x126>
 8003e12:	d900      	bls.n	8003e16 <HAL_TIM_ConfigClockSource+0x8a>
 8003e14:	e076      	b.n	8003f04 <HAL_TIM_ConfigClockSource+0x178>
 8003e16:	2b50      	cmp	r3, #80	; 0x50
 8003e18:	d03b      	beq.n	8003e92 <HAL_TIM_ConfigClockSource+0x106>
 8003e1a:	d900      	bls.n	8003e1e <HAL_TIM_ConfigClockSource+0x92>
 8003e1c:	e072      	b.n	8003f04 <HAL_TIM_ConfigClockSource+0x178>
 8003e1e:	2b40      	cmp	r3, #64	; 0x40
 8003e20:	d057      	beq.n	8003ed2 <HAL_TIM_ConfigClockSource+0x146>
 8003e22:	d900      	bls.n	8003e26 <HAL_TIM_ConfigClockSource+0x9a>
 8003e24:	e06e      	b.n	8003f04 <HAL_TIM_ConfigClockSource+0x178>
 8003e26:	2b30      	cmp	r3, #48	; 0x30
 8003e28:	d063      	beq.n	8003ef2 <HAL_TIM_ConfigClockSource+0x166>
 8003e2a:	d86b      	bhi.n	8003f04 <HAL_TIM_ConfigClockSource+0x178>
 8003e2c:	2b20      	cmp	r3, #32
 8003e2e:	d060      	beq.n	8003ef2 <HAL_TIM_ConfigClockSource+0x166>
 8003e30:	d868      	bhi.n	8003f04 <HAL_TIM_ConfigClockSource+0x178>
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d05d      	beq.n	8003ef2 <HAL_TIM_ConfigClockSource+0x166>
 8003e36:	2b10      	cmp	r3, #16
 8003e38:	d05b      	beq.n	8003ef2 <HAL_TIM_ConfigClockSource+0x166>
 8003e3a:	e063      	b.n	8003f04 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6818      	ldr	r0, [r3, #0]
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	6899      	ldr	r1, [r3, #8]
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	685a      	ldr	r2, [r3, #4]
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	68db      	ldr	r3, [r3, #12]
 8003e4c:	f000 fce2 	bl	8004814 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	689b      	ldr	r3, [r3, #8]
 8003e56:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003e58:	68bb      	ldr	r3, [r7, #8]
 8003e5a:	2277      	movs	r2, #119	; 0x77
 8003e5c:	4313      	orrs	r3, r2
 8003e5e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	68ba      	ldr	r2, [r7, #8]
 8003e66:	609a      	str	r2, [r3, #8]
      break;
 8003e68:	e052      	b.n	8003f10 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6818      	ldr	r0, [r3, #0]
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	6899      	ldr	r1, [r3, #8]
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	685a      	ldr	r2, [r3, #4]
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	68db      	ldr	r3, [r3, #12]
 8003e7a:	f000 fccb 	bl	8004814 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	689a      	ldr	r2, [r3, #8]
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	2180      	movs	r1, #128	; 0x80
 8003e8a:	01c9      	lsls	r1, r1, #7
 8003e8c:	430a      	orrs	r2, r1
 8003e8e:	609a      	str	r2, [r3, #8]
      break;
 8003e90:	e03e      	b.n	8003f10 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6818      	ldr	r0, [r3, #0]
 8003e96:	683b      	ldr	r3, [r7, #0]
 8003e98:	6859      	ldr	r1, [r3, #4]
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	68db      	ldr	r3, [r3, #12]
 8003e9e:	001a      	movs	r2, r3
 8003ea0:	f000 fc3c 	bl	800471c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	2150      	movs	r1, #80	; 0x50
 8003eaa:	0018      	movs	r0, r3
 8003eac:	f000 fc96 	bl	80047dc <TIM_ITRx_SetConfig>
      break;
 8003eb0:	e02e      	b.n	8003f10 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6818      	ldr	r0, [r3, #0]
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	6859      	ldr	r1, [r3, #4]
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	68db      	ldr	r3, [r3, #12]
 8003ebe:	001a      	movs	r2, r3
 8003ec0:	f000 fc5a 	bl	8004778 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	2160      	movs	r1, #96	; 0x60
 8003eca:	0018      	movs	r0, r3
 8003ecc:	f000 fc86 	bl	80047dc <TIM_ITRx_SetConfig>
      break;
 8003ed0:	e01e      	b.n	8003f10 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6818      	ldr	r0, [r3, #0]
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	6859      	ldr	r1, [r3, #4]
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	68db      	ldr	r3, [r3, #12]
 8003ede:	001a      	movs	r2, r3
 8003ee0:	f000 fc1c 	bl	800471c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	2140      	movs	r1, #64	; 0x40
 8003eea:	0018      	movs	r0, r3
 8003eec:	f000 fc76 	bl	80047dc <TIM_ITRx_SetConfig>
      break;
 8003ef0:	e00e      	b.n	8003f10 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681a      	ldr	r2, [r3, #0]
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	0019      	movs	r1, r3
 8003efc:	0010      	movs	r0, r2
 8003efe:	f000 fc6d 	bl	80047dc <TIM_ITRx_SetConfig>
      break;
 8003f02:	e005      	b.n	8003f10 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8003f04:	230f      	movs	r3, #15
 8003f06:	18fb      	adds	r3, r7, r3
 8003f08:	2201      	movs	r2, #1
 8003f0a:	701a      	strb	r2, [r3, #0]
      break;
 8003f0c:	e000      	b.n	8003f10 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8003f0e:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	223d      	movs	r2, #61	; 0x3d
 8003f14:	2101      	movs	r1, #1
 8003f16:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	223c      	movs	r2, #60	; 0x3c
 8003f1c:	2100      	movs	r1, #0
 8003f1e:	5499      	strb	r1, [r3, r2]

  return status;
 8003f20:	230f      	movs	r3, #15
 8003f22:	18fb      	adds	r3, r7, r3
 8003f24:	781b      	ldrb	r3, [r3, #0]
}
 8003f26:	0018      	movs	r0, r3
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	b004      	add	sp, #16
 8003f2c:	bd80      	pop	{r7, pc}
 8003f2e:	46c0      	nop			; (mov r8, r8)
 8003f30:	ffceff88 	.word	0xffceff88
 8003f34:	ffff00ff 	.word	0xffff00ff

08003f38 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b082      	sub	sp, #8
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8003f40:	46c0      	nop			; (mov r8, r8)
 8003f42:	46bd      	mov	sp, r7
 8003f44:	b002      	add	sp, #8
 8003f46:	bd80      	pop	{r7, pc}

08003f48 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	b084      	sub	sp, #16
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f54:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f5a:	687a      	ldr	r2, [r7, #4]
 8003f5c:	429a      	cmp	r2, r3
 8003f5e:	d107      	bne.n	8003f70 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	2201      	movs	r2, #1
 8003f64:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	223e      	movs	r2, #62	; 0x3e
 8003f6a:	2101      	movs	r1, #1
 8003f6c:	5499      	strb	r1, [r3, r2]
 8003f6e:	e02a      	b.n	8003fc6 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f74:	687a      	ldr	r2, [r7, #4]
 8003f76:	429a      	cmp	r2, r3
 8003f78:	d107      	bne.n	8003f8a <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	2202      	movs	r2, #2
 8003f7e:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	223f      	movs	r2, #63	; 0x3f
 8003f84:	2101      	movs	r1, #1
 8003f86:	5499      	strb	r1, [r3, r2]
 8003f88:	e01d      	b.n	8003fc6 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f8e:	687a      	ldr	r2, [r7, #4]
 8003f90:	429a      	cmp	r2, r3
 8003f92:	d107      	bne.n	8003fa4 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	2204      	movs	r2, #4
 8003f98:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	2240      	movs	r2, #64	; 0x40
 8003f9e:	2101      	movs	r1, #1
 8003fa0:	5499      	strb	r1, [r3, r2]
 8003fa2:	e010      	b.n	8003fc6 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fa8:	687a      	ldr	r2, [r7, #4]
 8003faa:	429a      	cmp	r2, r3
 8003fac:	d107      	bne.n	8003fbe <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	2208      	movs	r2, #8
 8003fb2:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	2241      	movs	r2, #65	; 0x41
 8003fb8:	2101      	movs	r1, #1
 8003fba:	5499      	strb	r1, [r3, r2]
 8003fbc:	e003      	b.n	8003fc6 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	223d      	movs	r2, #61	; 0x3d
 8003fc2:	2101      	movs	r1, #1
 8003fc4:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	0018      	movs	r0, r3
 8003fca:	f7ff ffb5 	bl	8003f38 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	771a      	strb	r2, [r3, #28]
}
 8003fd4:	46c0      	nop			; (mov r8, r8)
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	b004      	add	sp, #16
 8003fda:	bd80      	pop	{r7, pc}

08003fdc <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b084      	sub	sp, #16
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fe8:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fee:	687a      	ldr	r2, [r7, #4]
 8003ff0:	429a      	cmp	r2, r3
 8003ff2:	d10b      	bne.n	800400c <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	2201      	movs	r2, #1
 8003ff8:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	69db      	ldr	r3, [r3, #28]
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d136      	bne.n	8004070 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	223e      	movs	r2, #62	; 0x3e
 8004006:	2101      	movs	r1, #1
 8004008:	5499      	strb	r1, [r3, r2]
 800400a:	e031      	b.n	8004070 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004010:	687a      	ldr	r2, [r7, #4]
 8004012:	429a      	cmp	r2, r3
 8004014:	d10b      	bne.n	800402e <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	2202      	movs	r2, #2
 800401a:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	69db      	ldr	r3, [r3, #28]
 8004020:	2b00      	cmp	r3, #0
 8004022:	d125      	bne.n	8004070 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	223f      	movs	r2, #63	; 0x3f
 8004028:	2101      	movs	r1, #1
 800402a:	5499      	strb	r1, [r3, r2]
 800402c:	e020      	b.n	8004070 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004032:	687a      	ldr	r2, [r7, #4]
 8004034:	429a      	cmp	r2, r3
 8004036:	d10b      	bne.n	8004050 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	2204      	movs	r2, #4
 800403c:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	69db      	ldr	r3, [r3, #28]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d114      	bne.n	8004070 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	2240      	movs	r2, #64	; 0x40
 800404a:	2101      	movs	r1, #1
 800404c:	5499      	strb	r1, [r3, r2]
 800404e:	e00f      	b.n	8004070 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004054:	687a      	ldr	r2, [r7, #4]
 8004056:	429a      	cmp	r2, r3
 8004058:	d10a      	bne.n	8004070 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	2208      	movs	r2, #8
 800405e:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	69db      	ldr	r3, [r3, #28]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d103      	bne.n	8004070 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	2241      	movs	r2, #65	; 0x41
 800406c:	2101      	movs	r1, #1
 800406e:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	0018      	movs	r0, r3
 8004074:	f7fc fe70 	bl	8000d58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	2200      	movs	r2, #0
 800407c:	771a      	strb	r2, [r3, #28]
}
 800407e:	46c0      	nop			; (mov r8, r8)
 8004080:	46bd      	mov	sp, r7
 8004082:	b004      	add	sp, #16
 8004084:	bd80      	pop	{r7, pc}

08004086 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004086:	b580      	push	{r7, lr}
 8004088:	b084      	sub	sp, #16
 800408a:	af00      	add	r7, sp, #0
 800408c:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004092:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004098:	687a      	ldr	r2, [r7, #4]
 800409a:	429a      	cmp	r2, r3
 800409c:	d103      	bne.n	80040a6 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	2201      	movs	r2, #1
 80040a2:	771a      	strb	r2, [r3, #28]
 80040a4:	e019      	b.n	80040da <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040aa:	687a      	ldr	r2, [r7, #4]
 80040ac:	429a      	cmp	r2, r3
 80040ae:	d103      	bne.n	80040b8 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	2202      	movs	r2, #2
 80040b4:	771a      	strb	r2, [r3, #28]
 80040b6:	e010      	b.n	80040da <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040bc:	687a      	ldr	r2, [r7, #4]
 80040be:	429a      	cmp	r2, r3
 80040c0:	d103      	bne.n	80040ca <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	2204      	movs	r2, #4
 80040c6:	771a      	strb	r2, [r3, #28]
 80040c8:	e007      	b.n	80040da <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040ce:	687a      	ldr	r2, [r7, #4]
 80040d0:	429a      	cmp	r2, r3
 80040d2:	d102      	bne.n	80040da <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	2208      	movs	r2, #8
 80040d8:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	0018      	movs	r0, r3
 80040de:	f7fc fe2d 	bl	8000d3c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	2200      	movs	r2, #0
 80040e6:	771a      	strb	r2, [r3, #28]
}
 80040e8:	46c0      	nop			; (mov r8, r8)
 80040ea:	46bd      	mov	sp, r7
 80040ec:	b004      	add	sp, #16
 80040ee:	bd80      	pop	{r7, pc}

080040f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b084      	sub	sp, #16
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
 80040f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	4a32      	ldr	r2, [pc, #200]	; (80041cc <TIM_Base_SetConfig+0xdc>)
 8004104:	4293      	cmp	r3, r2
 8004106:	d003      	beq.n	8004110 <TIM_Base_SetConfig+0x20>
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	4a31      	ldr	r2, [pc, #196]	; (80041d0 <TIM_Base_SetConfig+0xe0>)
 800410c:	4293      	cmp	r3, r2
 800410e:	d108      	bne.n	8004122 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	2270      	movs	r2, #112	; 0x70
 8004114:	4393      	bics	r3, r2
 8004116:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	685b      	ldr	r3, [r3, #4]
 800411c:	68fa      	ldr	r2, [r7, #12]
 800411e:	4313      	orrs	r3, r2
 8004120:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	4a29      	ldr	r2, [pc, #164]	; (80041cc <TIM_Base_SetConfig+0xdc>)
 8004126:	4293      	cmp	r3, r2
 8004128:	d00f      	beq.n	800414a <TIM_Base_SetConfig+0x5a>
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	4a28      	ldr	r2, [pc, #160]	; (80041d0 <TIM_Base_SetConfig+0xe0>)
 800412e:	4293      	cmp	r3, r2
 8004130:	d00b      	beq.n	800414a <TIM_Base_SetConfig+0x5a>
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	4a27      	ldr	r2, [pc, #156]	; (80041d4 <TIM_Base_SetConfig+0xe4>)
 8004136:	4293      	cmp	r3, r2
 8004138:	d007      	beq.n	800414a <TIM_Base_SetConfig+0x5a>
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	4a26      	ldr	r2, [pc, #152]	; (80041d8 <TIM_Base_SetConfig+0xe8>)
 800413e:	4293      	cmp	r3, r2
 8004140:	d003      	beq.n	800414a <TIM_Base_SetConfig+0x5a>
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	4a25      	ldr	r2, [pc, #148]	; (80041dc <TIM_Base_SetConfig+0xec>)
 8004146:	4293      	cmp	r3, r2
 8004148:	d108      	bne.n	800415c <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	4a24      	ldr	r2, [pc, #144]	; (80041e0 <TIM_Base_SetConfig+0xf0>)
 800414e:	4013      	ands	r3, r2
 8004150:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	68db      	ldr	r3, [r3, #12]
 8004156:	68fa      	ldr	r2, [r7, #12]
 8004158:	4313      	orrs	r3, r2
 800415a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	2280      	movs	r2, #128	; 0x80
 8004160:	4393      	bics	r3, r2
 8004162:	001a      	movs	r2, r3
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	695b      	ldr	r3, [r3, #20]
 8004168:	4313      	orrs	r3, r2
 800416a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	68fa      	ldr	r2, [r7, #12]
 8004170:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	689a      	ldr	r2, [r3, #8]
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	681a      	ldr	r2, [r3, #0]
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	4a11      	ldr	r2, [pc, #68]	; (80041cc <TIM_Base_SetConfig+0xdc>)
 8004186:	4293      	cmp	r3, r2
 8004188:	d007      	beq.n	800419a <TIM_Base_SetConfig+0xaa>
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	4a12      	ldr	r2, [pc, #72]	; (80041d8 <TIM_Base_SetConfig+0xe8>)
 800418e:	4293      	cmp	r3, r2
 8004190:	d003      	beq.n	800419a <TIM_Base_SetConfig+0xaa>
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	4a11      	ldr	r2, [pc, #68]	; (80041dc <TIM_Base_SetConfig+0xec>)
 8004196:	4293      	cmp	r3, r2
 8004198:	d103      	bne.n	80041a2 <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	691a      	ldr	r2, [r3, #16]
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	2201      	movs	r2, #1
 80041a6:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	691b      	ldr	r3, [r3, #16]
 80041ac:	2201      	movs	r2, #1
 80041ae:	4013      	ands	r3, r2
 80041b0:	2b01      	cmp	r3, #1
 80041b2:	d106      	bne.n	80041c2 <TIM_Base_SetConfig+0xd2>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	691b      	ldr	r3, [r3, #16]
 80041b8:	2201      	movs	r2, #1
 80041ba:	4393      	bics	r3, r2
 80041bc:	001a      	movs	r2, r3
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	611a      	str	r2, [r3, #16]
  }
}
 80041c2:	46c0      	nop			; (mov r8, r8)
 80041c4:	46bd      	mov	sp, r7
 80041c6:	b004      	add	sp, #16
 80041c8:	bd80      	pop	{r7, pc}
 80041ca:	46c0      	nop			; (mov r8, r8)
 80041cc:	40012c00 	.word	0x40012c00
 80041d0:	40000400 	.word	0x40000400
 80041d4:	40002000 	.word	0x40002000
 80041d8:	40014400 	.word	0x40014400
 80041dc:	40014800 	.word	0x40014800
 80041e0:	fffffcff 	.word	0xfffffcff

080041e4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b086      	sub	sp, #24
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
 80041ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6a1b      	ldr	r3, [r3, #32]
 80041f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6a1b      	ldr	r3, [r3, #32]
 80041f8:	2201      	movs	r2, #1
 80041fa:	4393      	bics	r3, r2
 80041fc:	001a      	movs	r2, r3
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	699b      	ldr	r3, [r3, #24]
 800420c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	4a2e      	ldr	r2, [pc, #184]	; (80042cc <TIM_OC1_SetConfig+0xe8>)
 8004212:	4013      	ands	r3, r2
 8004214:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	2203      	movs	r2, #3
 800421a:	4393      	bics	r3, r2
 800421c:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	68fa      	ldr	r2, [r7, #12]
 8004224:	4313      	orrs	r3, r2
 8004226:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004228:	697b      	ldr	r3, [r7, #20]
 800422a:	2202      	movs	r2, #2
 800422c:	4393      	bics	r3, r2
 800422e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004230:	683b      	ldr	r3, [r7, #0]
 8004232:	689b      	ldr	r3, [r3, #8]
 8004234:	697a      	ldr	r2, [r7, #20]
 8004236:	4313      	orrs	r3, r2
 8004238:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	4a24      	ldr	r2, [pc, #144]	; (80042d0 <TIM_OC1_SetConfig+0xec>)
 800423e:	4293      	cmp	r3, r2
 8004240:	d007      	beq.n	8004252 <TIM_OC1_SetConfig+0x6e>
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	4a23      	ldr	r2, [pc, #140]	; (80042d4 <TIM_OC1_SetConfig+0xf0>)
 8004246:	4293      	cmp	r3, r2
 8004248:	d003      	beq.n	8004252 <TIM_OC1_SetConfig+0x6e>
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	4a22      	ldr	r2, [pc, #136]	; (80042d8 <TIM_OC1_SetConfig+0xf4>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d10c      	bne.n	800426c <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004252:	697b      	ldr	r3, [r7, #20]
 8004254:	2208      	movs	r2, #8
 8004256:	4393      	bics	r3, r2
 8004258:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	68db      	ldr	r3, [r3, #12]
 800425e:	697a      	ldr	r2, [r7, #20]
 8004260:	4313      	orrs	r3, r2
 8004262:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004264:	697b      	ldr	r3, [r7, #20]
 8004266:	2204      	movs	r2, #4
 8004268:	4393      	bics	r3, r2
 800426a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	4a18      	ldr	r2, [pc, #96]	; (80042d0 <TIM_OC1_SetConfig+0xec>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d007      	beq.n	8004284 <TIM_OC1_SetConfig+0xa0>
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	4a17      	ldr	r2, [pc, #92]	; (80042d4 <TIM_OC1_SetConfig+0xf0>)
 8004278:	4293      	cmp	r3, r2
 800427a:	d003      	beq.n	8004284 <TIM_OC1_SetConfig+0xa0>
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	4a16      	ldr	r2, [pc, #88]	; (80042d8 <TIM_OC1_SetConfig+0xf4>)
 8004280:	4293      	cmp	r3, r2
 8004282:	d111      	bne.n	80042a8 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004284:	693b      	ldr	r3, [r7, #16]
 8004286:	4a15      	ldr	r2, [pc, #84]	; (80042dc <TIM_OC1_SetConfig+0xf8>)
 8004288:	4013      	ands	r3, r2
 800428a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800428c:	693b      	ldr	r3, [r7, #16]
 800428e:	4a14      	ldr	r2, [pc, #80]	; (80042e0 <TIM_OC1_SetConfig+0xfc>)
 8004290:	4013      	ands	r3, r2
 8004292:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	695b      	ldr	r3, [r3, #20]
 8004298:	693a      	ldr	r2, [r7, #16]
 800429a:	4313      	orrs	r3, r2
 800429c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	699b      	ldr	r3, [r3, #24]
 80042a2:	693a      	ldr	r2, [r7, #16]
 80042a4:	4313      	orrs	r3, r2
 80042a6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	693a      	ldr	r2, [r7, #16]
 80042ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	68fa      	ldr	r2, [r7, #12]
 80042b2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80042b4:	683b      	ldr	r3, [r7, #0]
 80042b6:	685a      	ldr	r2, [r3, #4]
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	697a      	ldr	r2, [r7, #20]
 80042c0:	621a      	str	r2, [r3, #32]
}
 80042c2:	46c0      	nop			; (mov r8, r8)
 80042c4:	46bd      	mov	sp, r7
 80042c6:	b006      	add	sp, #24
 80042c8:	bd80      	pop	{r7, pc}
 80042ca:	46c0      	nop			; (mov r8, r8)
 80042cc:	fffeff8f 	.word	0xfffeff8f
 80042d0:	40012c00 	.word	0x40012c00
 80042d4:	40014400 	.word	0x40014400
 80042d8:	40014800 	.word	0x40014800
 80042dc:	fffffeff 	.word	0xfffffeff
 80042e0:	fffffdff 	.word	0xfffffdff

080042e4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b086      	sub	sp, #24
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
 80042ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6a1b      	ldr	r3, [r3, #32]
 80042f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6a1b      	ldr	r3, [r3, #32]
 80042f8:	2210      	movs	r2, #16
 80042fa:	4393      	bics	r3, r2
 80042fc:	001a      	movs	r2, r3
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	685b      	ldr	r3, [r3, #4]
 8004306:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	699b      	ldr	r3, [r3, #24]
 800430c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	4a2c      	ldr	r2, [pc, #176]	; (80043c4 <TIM_OC2_SetConfig+0xe0>)
 8004312:	4013      	ands	r3, r2
 8004314:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	4a2b      	ldr	r2, [pc, #172]	; (80043c8 <TIM_OC2_SetConfig+0xe4>)
 800431a:	4013      	ands	r3, r2
 800431c:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	021b      	lsls	r3, r3, #8
 8004324:	68fa      	ldr	r2, [r7, #12]
 8004326:	4313      	orrs	r3, r2
 8004328:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800432a:	697b      	ldr	r3, [r7, #20]
 800432c:	2220      	movs	r2, #32
 800432e:	4393      	bics	r3, r2
 8004330:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	689b      	ldr	r3, [r3, #8]
 8004336:	011b      	lsls	r3, r3, #4
 8004338:	697a      	ldr	r2, [r7, #20]
 800433a:	4313      	orrs	r3, r2
 800433c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	4a22      	ldr	r2, [pc, #136]	; (80043cc <TIM_OC2_SetConfig+0xe8>)
 8004342:	4293      	cmp	r3, r2
 8004344:	d10d      	bne.n	8004362 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004346:	697b      	ldr	r3, [r7, #20]
 8004348:	2280      	movs	r2, #128	; 0x80
 800434a:	4393      	bics	r3, r2
 800434c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	68db      	ldr	r3, [r3, #12]
 8004352:	011b      	lsls	r3, r3, #4
 8004354:	697a      	ldr	r2, [r7, #20]
 8004356:	4313      	orrs	r3, r2
 8004358:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800435a:	697b      	ldr	r3, [r7, #20]
 800435c:	2240      	movs	r2, #64	; 0x40
 800435e:	4393      	bics	r3, r2
 8004360:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	4a19      	ldr	r2, [pc, #100]	; (80043cc <TIM_OC2_SetConfig+0xe8>)
 8004366:	4293      	cmp	r3, r2
 8004368:	d007      	beq.n	800437a <TIM_OC2_SetConfig+0x96>
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	4a18      	ldr	r2, [pc, #96]	; (80043d0 <TIM_OC2_SetConfig+0xec>)
 800436e:	4293      	cmp	r3, r2
 8004370:	d003      	beq.n	800437a <TIM_OC2_SetConfig+0x96>
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	4a17      	ldr	r2, [pc, #92]	; (80043d4 <TIM_OC2_SetConfig+0xf0>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d113      	bne.n	80043a2 <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800437a:	693b      	ldr	r3, [r7, #16]
 800437c:	4a16      	ldr	r2, [pc, #88]	; (80043d8 <TIM_OC2_SetConfig+0xf4>)
 800437e:	4013      	ands	r3, r2
 8004380:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004382:	693b      	ldr	r3, [r7, #16]
 8004384:	4a15      	ldr	r2, [pc, #84]	; (80043dc <TIM_OC2_SetConfig+0xf8>)
 8004386:	4013      	ands	r3, r2
 8004388:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	695b      	ldr	r3, [r3, #20]
 800438e:	009b      	lsls	r3, r3, #2
 8004390:	693a      	ldr	r2, [r7, #16]
 8004392:	4313      	orrs	r3, r2
 8004394:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004396:	683b      	ldr	r3, [r7, #0]
 8004398:	699b      	ldr	r3, [r3, #24]
 800439a:	009b      	lsls	r3, r3, #2
 800439c:	693a      	ldr	r2, [r7, #16]
 800439e:	4313      	orrs	r3, r2
 80043a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	693a      	ldr	r2, [r7, #16]
 80043a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	68fa      	ldr	r2, [r7, #12]
 80043ac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	685a      	ldr	r2, [r3, #4]
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	697a      	ldr	r2, [r7, #20]
 80043ba:	621a      	str	r2, [r3, #32]
}
 80043bc:	46c0      	nop			; (mov r8, r8)
 80043be:	46bd      	mov	sp, r7
 80043c0:	b006      	add	sp, #24
 80043c2:	bd80      	pop	{r7, pc}
 80043c4:	feff8fff 	.word	0xfeff8fff
 80043c8:	fffffcff 	.word	0xfffffcff
 80043cc:	40012c00 	.word	0x40012c00
 80043d0:	40014400 	.word	0x40014400
 80043d4:	40014800 	.word	0x40014800
 80043d8:	fffffbff 	.word	0xfffffbff
 80043dc:	fffff7ff 	.word	0xfffff7ff

080043e0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b086      	sub	sp, #24
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
 80043e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6a1b      	ldr	r3, [r3, #32]
 80043ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6a1b      	ldr	r3, [r3, #32]
 80043f4:	4a31      	ldr	r2, [pc, #196]	; (80044bc <TIM_OC3_SetConfig+0xdc>)
 80043f6:	401a      	ands	r2, r3
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	685b      	ldr	r3, [r3, #4]
 8004400:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	69db      	ldr	r3, [r3, #28]
 8004406:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	4a2d      	ldr	r2, [pc, #180]	; (80044c0 <TIM_OC3_SetConfig+0xe0>)
 800440c:	4013      	ands	r3, r2
 800440e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	2203      	movs	r2, #3
 8004414:	4393      	bics	r3, r2
 8004416:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004418:	683b      	ldr	r3, [r7, #0]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	68fa      	ldr	r2, [r7, #12]
 800441e:	4313      	orrs	r3, r2
 8004420:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004422:	697b      	ldr	r3, [r7, #20]
 8004424:	4a27      	ldr	r2, [pc, #156]	; (80044c4 <TIM_OC3_SetConfig+0xe4>)
 8004426:	4013      	ands	r3, r2
 8004428:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	689b      	ldr	r3, [r3, #8]
 800442e:	021b      	lsls	r3, r3, #8
 8004430:	697a      	ldr	r2, [r7, #20]
 8004432:	4313      	orrs	r3, r2
 8004434:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	4a23      	ldr	r2, [pc, #140]	; (80044c8 <TIM_OC3_SetConfig+0xe8>)
 800443a:	4293      	cmp	r3, r2
 800443c:	d10d      	bne.n	800445a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800443e:	697b      	ldr	r3, [r7, #20]
 8004440:	4a22      	ldr	r2, [pc, #136]	; (80044cc <TIM_OC3_SetConfig+0xec>)
 8004442:	4013      	ands	r3, r2
 8004444:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	68db      	ldr	r3, [r3, #12]
 800444a:	021b      	lsls	r3, r3, #8
 800444c:	697a      	ldr	r2, [r7, #20]
 800444e:	4313      	orrs	r3, r2
 8004450:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004452:	697b      	ldr	r3, [r7, #20]
 8004454:	4a1e      	ldr	r2, [pc, #120]	; (80044d0 <TIM_OC3_SetConfig+0xf0>)
 8004456:	4013      	ands	r3, r2
 8004458:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	4a1a      	ldr	r2, [pc, #104]	; (80044c8 <TIM_OC3_SetConfig+0xe8>)
 800445e:	4293      	cmp	r3, r2
 8004460:	d007      	beq.n	8004472 <TIM_OC3_SetConfig+0x92>
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	4a1b      	ldr	r2, [pc, #108]	; (80044d4 <TIM_OC3_SetConfig+0xf4>)
 8004466:	4293      	cmp	r3, r2
 8004468:	d003      	beq.n	8004472 <TIM_OC3_SetConfig+0x92>
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	4a1a      	ldr	r2, [pc, #104]	; (80044d8 <TIM_OC3_SetConfig+0xf8>)
 800446e:	4293      	cmp	r3, r2
 8004470:	d113      	bne.n	800449a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004472:	693b      	ldr	r3, [r7, #16]
 8004474:	4a19      	ldr	r2, [pc, #100]	; (80044dc <TIM_OC3_SetConfig+0xfc>)
 8004476:	4013      	ands	r3, r2
 8004478:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800447a:	693b      	ldr	r3, [r7, #16]
 800447c:	4a18      	ldr	r2, [pc, #96]	; (80044e0 <TIM_OC3_SetConfig+0x100>)
 800447e:	4013      	ands	r3, r2
 8004480:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	695b      	ldr	r3, [r3, #20]
 8004486:	011b      	lsls	r3, r3, #4
 8004488:	693a      	ldr	r2, [r7, #16]
 800448a:	4313      	orrs	r3, r2
 800448c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800448e:	683b      	ldr	r3, [r7, #0]
 8004490:	699b      	ldr	r3, [r3, #24]
 8004492:	011b      	lsls	r3, r3, #4
 8004494:	693a      	ldr	r2, [r7, #16]
 8004496:	4313      	orrs	r3, r2
 8004498:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	693a      	ldr	r2, [r7, #16]
 800449e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	68fa      	ldr	r2, [r7, #12]
 80044a4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80044a6:	683b      	ldr	r3, [r7, #0]
 80044a8:	685a      	ldr	r2, [r3, #4]
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	697a      	ldr	r2, [r7, #20]
 80044b2:	621a      	str	r2, [r3, #32]
}
 80044b4:	46c0      	nop			; (mov r8, r8)
 80044b6:	46bd      	mov	sp, r7
 80044b8:	b006      	add	sp, #24
 80044ba:	bd80      	pop	{r7, pc}
 80044bc:	fffffeff 	.word	0xfffffeff
 80044c0:	fffeff8f 	.word	0xfffeff8f
 80044c4:	fffffdff 	.word	0xfffffdff
 80044c8:	40012c00 	.word	0x40012c00
 80044cc:	fffff7ff 	.word	0xfffff7ff
 80044d0:	fffffbff 	.word	0xfffffbff
 80044d4:	40014400 	.word	0x40014400
 80044d8:	40014800 	.word	0x40014800
 80044dc:	ffffefff 	.word	0xffffefff
 80044e0:	ffffdfff 	.word	0xffffdfff

080044e4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b086      	sub	sp, #24
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
 80044ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6a1b      	ldr	r3, [r3, #32]
 80044f2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6a1b      	ldr	r3, [r3, #32]
 80044f8:	4a24      	ldr	r2, [pc, #144]	; (800458c <TIM_OC4_SetConfig+0xa8>)
 80044fa:	401a      	ands	r2, r3
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	685b      	ldr	r3, [r3, #4]
 8004504:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	69db      	ldr	r3, [r3, #28]
 800450a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	4a20      	ldr	r2, [pc, #128]	; (8004590 <TIM_OC4_SetConfig+0xac>)
 8004510:	4013      	ands	r3, r2
 8004512:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	4a1f      	ldr	r2, [pc, #124]	; (8004594 <TIM_OC4_SetConfig+0xb0>)
 8004518:	4013      	ands	r3, r2
 800451a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800451c:	683b      	ldr	r3, [r7, #0]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	021b      	lsls	r3, r3, #8
 8004522:	68fa      	ldr	r2, [r7, #12]
 8004524:	4313      	orrs	r3, r2
 8004526:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004528:	693b      	ldr	r3, [r7, #16]
 800452a:	4a1b      	ldr	r2, [pc, #108]	; (8004598 <TIM_OC4_SetConfig+0xb4>)
 800452c:	4013      	ands	r3, r2
 800452e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	689b      	ldr	r3, [r3, #8]
 8004534:	031b      	lsls	r3, r3, #12
 8004536:	693a      	ldr	r2, [r7, #16]
 8004538:	4313      	orrs	r3, r2
 800453a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	4a17      	ldr	r2, [pc, #92]	; (800459c <TIM_OC4_SetConfig+0xb8>)
 8004540:	4293      	cmp	r3, r2
 8004542:	d007      	beq.n	8004554 <TIM_OC4_SetConfig+0x70>
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	4a16      	ldr	r2, [pc, #88]	; (80045a0 <TIM_OC4_SetConfig+0xbc>)
 8004548:	4293      	cmp	r3, r2
 800454a:	d003      	beq.n	8004554 <TIM_OC4_SetConfig+0x70>
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	4a15      	ldr	r2, [pc, #84]	; (80045a4 <TIM_OC4_SetConfig+0xc0>)
 8004550:	4293      	cmp	r3, r2
 8004552:	d109      	bne.n	8004568 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004554:	697b      	ldr	r3, [r7, #20]
 8004556:	4a14      	ldr	r2, [pc, #80]	; (80045a8 <TIM_OC4_SetConfig+0xc4>)
 8004558:	4013      	ands	r3, r2
 800455a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	695b      	ldr	r3, [r3, #20]
 8004560:	019b      	lsls	r3, r3, #6
 8004562:	697a      	ldr	r2, [r7, #20]
 8004564:	4313      	orrs	r3, r2
 8004566:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	697a      	ldr	r2, [r7, #20]
 800456c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	68fa      	ldr	r2, [r7, #12]
 8004572:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	685a      	ldr	r2, [r3, #4]
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	693a      	ldr	r2, [r7, #16]
 8004580:	621a      	str	r2, [r3, #32]
}
 8004582:	46c0      	nop			; (mov r8, r8)
 8004584:	46bd      	mov	sp, r7
 8004586:	b006      	add	sp, #24
 8004588:	bd80      	pop	{r7, pc}
 800458a:	46c0      	nop			; (mov r8, r8)
 800458c:	ffffefff 	.word	0xffffefff
 8004590:	feff8fff 	.word	0xfeff8fff
 8004594:	fffffcff 	.word	0xfffffcff
 8004598:	ffffdfff 	.word	0xffffdfff
 800459c:	40012c00 	.word	0x40012c00
 80045a0:	40014400 	.word	0x40014400
 80045a4:	40014800 	.word	0x40014800
 80045a8:	ffffbfff 	.word	0xffffbfff

080045ac <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b086      	sub	sp, #24
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
 80045b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6a1b      	ldr	r3, [r3, #32]
 80045ba:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6a1b      	ldr	r3, [r3, #32]
 80045c0:	4a21      	ldr	r2, [pc, #132]	; (8004648 <TIM_OC5_SetConfig+0x9c>)
 80045c2:	401a      	ands	r2, r3
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	685b      	ldr	r3, [r3, #4]
 80045cc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	4a1d      	ldr	r2, [pc, #116]	; (800464c <TIM_OC5_SetConfig+0xa0>)
 80045d8:	4013      	ands	r3, r2
 80045da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	68fa      	ldr	r2, [r7, #12]
 80045e2:	4313      	orrs	r3, r2
 80045e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80045e6:	693b      	ldr	r3, [r7, #16]
 80045e8:	4a19      	ldr	r2, [pc, #100]	; (8004650 <TIM_OC5_SetConfig+0xa4>)
 80045ea:	4013      	ands	r3, r2
 80045ec:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	689b      	ldr	r3, [r3, #8]
 80045f2:	041b      	lsls	r3, r3, #16
 80045f4:	693a      	ldr	r2, [r7, #16]
 80045f6:	4313      	orrs	r3, r2
 80045f8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	4a15      	ldr	r2, [pc, #84]	; (8004654 <TIM_OC5_SetConfig+0xa8>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d007      	beq.n	8004612 <TIM_OC5_SetConfig+0x66>
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	4a14      	ldr	r2, [pc, #80]	; (8004658 <TIM_OC5_SetConfig+0xac>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d003      	beq.n	8004612 <TIM_OC5_SetConfig+0x66>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	4a13      	ldr	r2, [pc, #76]	; (800465c <TIM_OC5_SetConfig+0xb0>)
 800460e:	4293      	cmp	r3, r2
 8004610:	d109      	bne.n	8004626 <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004612:	697b      	ldr	r3, [r7, #20]
 8004614:	4a0c      	ldr	r2, [pc, #48]	; (8004648 <TIM_OC5_SetConfig+0x9c>)
 8004616:	4013      	ands	r3, r2
 8004618:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	695b      	ldr	r3, [r3, #20]
 800461e:	021b      	lsls	r3, r3, #8
 8004620:	697a      	ldr	r2, [r7, #20]
 8004622:	4313      	orrs	r3, r2
 8004624:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	697a      	ldr	r2, [r7, #20]
 800462a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	68fa      	ldr	r2, [r7, #12]
 8004630:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	685a      	ldr	r2, [r3, #4]
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	693a      	ldr	r2, [r7, #16]
 800463e:	621a      	str	r2, [r3, #32]
}
 8004640:	46c0      	nop			; (mov r8, r8)
 8004642:	46bd      	mov	sp, r7
 8004644:	b006      	add	sp, #24
 8004646:	bd80      	pop	{r7, pc}
 8004648:	fffeffff 	.word	0xfffeffff
 800464c:	fffeff8f 	.word	0xfffeff8f
 8004650:	fffdffff 	.word	0xfffdffff
 8004654:	40012c00 	.word	0x40012c00
 8004658:	40014400 	.word	0x40014400
 800465c:	40014800 	.word	0x40014800

08004660 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b086      	sub	sp, #24
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
 8004668:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6a1b      	ldr	r3, [r3, #32]
 800466e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6a1b      	ldr	r3, [r3, #32]
 8004674:	4a22      	ldr	r2, [pc, #136]	; (8004700 <TIM_OC6_SetConfig+0xa0>)
 8004676:	401a      	ands	r2, r3
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	685b      	ldr	r3, [r3, #4]
 8004680:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004686:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	4a1e      	ldr	r2, [pc, #120]	; (8004704 <TIM_OC6_SetConfig+0xa4>)
 800468c:	4013      	ands	r3, r2
 800468e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004690:	683b      	ldr	r3, [r7, #0]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	021b      	lsls	r3, r3, #8
 8004696:	68fa      	ldr	r2, [r7, #12]
 8004698:	4313      	orrs	r3, r2
 800469a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800469c:	693b      	ldr	r3, [r7, #16]
 800469e:	4a1a      	ldr	r2, [pc, #104]	; (8004708 <TIM_OC6_SetConfig+0xa8>)
 80046a0:	4013      	ands	r3, r2
 80046a2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	689b      	ldr	r3, [r3, #8]
 80046a8:	051b      	lsls	r3, r3, #20
 80046aa:	693a      	ldr	r2, [r7, #16]
 80046ac:	4313      	orrs	r3, r2
 80046ae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	4a16      	ldr	r2, [pc, #88]	; (800470c <TIM_OC6_SetConfig+0xac>)
 80046b4:	4293      	cmp	r3, r2
 80046b6:	d007      	beq.n	80046c8 <TIM_OC6_SetConfig+0x68>
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	4a15      	ldr	r2, [pc, #84]	; (8004710 <TIM_OC6_SetConfig+0xb0>)
 80046bc:	4293      	cmp	r3, r2
 80046be:	d003      	beq.n	80046c8 <TIM_OC6_SetConfig+0x68>
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	4a14      	ldr	r2, [pc, #80]	; (8004714 <TIM_OC6_SetConfig+0xb4>)
 80046c4:	4293      	cmp	r3, r2
 80046c6:	d109      	bne.n	80046dc <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80046c8:	697b      	ldr	r3, [r7, #20]
 80046ca:	4a13      	ldr	r2, [pc, #76]	; (8004718 <TIM_OC6_SetConfig+0xb8>)
 80046cc:	4013      	ands	r3, r2
 80046ce:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	695b      	ldr	r3, [r3, #20]
 80046d4:	029b      	lsls	r3, r3, #10
 80046d6:	697a      	ldr	r2, [r7, #20]
 80046d8:	4313      	orrs	r3, r2
 80046da:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	697a      	ldr	r2, [r7, #20]
 80046e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	68fa      	ldr	r2, [r7, #12]
 80046e6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	685a      	ldr	r2, [r3, #4]
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	693a      	ldr	r2, [r7, #16]
 80046f4:	621a      	str	r2, [r3, #32]
}
 80046f6:	46c0      	nop			; (mov r8, r8)
 80046f8:	46bd      	mov	sp, r7
 80046fa:	b006      	add	sp, #24
 80046fc:	bd80      	pop	{r7, pc}
 80046fe:	46c0      	nop			; (mov r8, r8)
 8004700:	ffefffff 	.word	0xffefffff
 8004704:	feff8fff 	.word	0xfeff8fff
 8004708:	ffdfffff 	.word	0xffdfffff
 800470c:	40012c00 	.word	0x40012c00
 8004710:	40014400 	.word	0x40014400
 8004714:	40014800 	.word	0x40014800
 8004718:	fffbffff 	.word	0xfffbffff

0800471c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	b086      	sub	sp, #24
 8004720:	af00      	add	r7, sp, #0
 8004722:	60f8      	str	r0, [r7, #12]
 8004724:	60b9      	str	r1, [r7, #8]
 8004726:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	6a1b      	ldr	r3, [r3, #32]
 800472c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	6a1b      	ldr	r3, [r3, #32]
 8004732:	2201      	movs	r2, #1
 8004734:	4393      	bics	r3, r2
 8004736:	001a      	movs	r2, r3
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	699b      	ldr	r3, [r3, #24]
 8004740:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004742:	693b      	ldr	r3, [r7, #16]
 8004744:	22f0      	movs	r2, #240	; 0xf0
 8004746:	4393      	bics	r3, r2
 8004748:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	011b      	lsls	r3, r3, #4
 800474e:	693a      	ldr	r2, [r7, #16]
 8004750:	4313      	orrs	r3, r2
 8004752:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004754:	697b      	ldr	r3, [r7, #20]
 8004756:	220a      	movs	r2, #10
 8004758:	4393      	bics	r3, r2
 800475a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800475c:	697a      	ldr	r2, [r7, #20]
 800475e:	68bb      	ldr	r3, [r7, #8]
 8004760:	4313      	orrs	r3, r2
 8004762:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	693a      	ldr	r2, [r7, #16]
 8004768:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	697a      	ldr	r2, [r7, #20]
 800476e:	621a      	str	r2, [r3, #32]
}
 8004770:	46c0      	nop			; (mov r8, r8)
 8004772:	46bd      	mov	sp, r7
 8004774:	b006      	add	sp, #24
 8004776:	bd80      	pop	{r7, pc}

08004778 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b086      	sub	sp, #24
 800477c:	af00      	add	r7, sp, #0
 800477e:	60f8      	str	r0, [r7, #12]
 8004780:	60b9      	str	r1, [r7, #8]
 8004782:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	6a1b      	ldr	r3, [r3, #32]
 8004788:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	6a1b      	ldr	r3, [r3, #32]
 800478e:	2210      	movs	r2, #16
 8004790:	4393      	bics	r3, r2
 8004792:	001a      	movs	r2, r3
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	699b      	ldr	r3, [r3, #24]
 800479c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800479e:	693b      	ldr	r3, [r7, #16]
 80047a0:	4a0d      	ldr	r2, [pc, #52]	; (80047d8 <TIM_TI2_ConfigInputStage+0x60>)
 80047a2:	4013      	ands	r3, r2
 80047a4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	031b      	lsls	r3, r3, #12
 80047aa:	693a      	ldr	r2, [r7, #16]
 80047ac:	4313      	orrs	r3, r2
 80047ae:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80047b0:	697b      	ldr	r3, [r7, #20]
 80047b2:	22a0      	movs	r2, #160	; 0xa0
 80047b4:	4393      	bics	r3, r2
 80047b6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80047b8:	68bb      	ldr	r3, [r7, #8]
 80047ba:	011b      	lsls	r3, r3, #4
 80047bc:	697a      	ldr	r2, [r7, #20]
 80047be:	4313      	orrs	r3, r2
 80047c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	693a      	ldr	r2, [r7, #16]
 80047c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	697a      	ldr	r2, [r7, #20]
 80047cc:	621a      	str	r2, [r3, #32]
}
 80047ce:	46c0      	nop			; (mov r8, r8)
 80047d0:	46bd      	mov	sp, r7
 80047d2:	b006      	add	sp, #24
 80047d4:	bd80      	pop	{r7, pc}
 80047d6:	46c0      	nop			; (mov r8, r8)
 80047d8:	ffff0fff 	.word	0xffff0fff

080047dc <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	b084      	sub	sp, #16
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
 80047e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	689b      	ldr	r3, [r3, #8]
 80047ea:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	4a08      	ldr	r2, [pc, #32]	; (8004810 <TIM_ITRx_SetConfig+0x34>)
 80047f0:	4013      	ands	r3, r2
 80047f2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80047f4:	683a      	ldr	r2, [r7, #0]
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	4313      	orrs	r3, r2
 80047fa:	2207      	movs	r2, #7
 80047fc:	4313      	orrs	r3, r2
 80047fe:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	68fa      	ldr	r2, [r7, #12]
 8004804:	609a      	str	r2, [r3, #8]
}
 8004806:	46c0      	nop			; (mov r8, r8)
 8004808:	46bd      	mov	sp, r7
 800480a:	b004      	add	sp, #16
 800480c:	bd80      	pop	{r7, pc}
 800480e:	46c0      	nop			; (mov r8, r8)
 8004810:	ffcfff8f 	.word	0xffcfff8f

08004814 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004814:	b580      	push	{r7, lr}
 8004816:	b086      	sub	sp, #24
 8004818:	af00      	add	r7, sp, #0
 800481a:	60f8      	str	r0, [r7, #12]
 800481c:	60b9      	str	r1, [r7, #8]
 800481e:	607a      	str	r2, [r7, #4]
 8004820:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	689b      	ldr	r3, [r3, #8]
 8004826:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004828:	697b      	ldr	r3, [r7, #20]
 800482a:	4a09      	ldr	r2, [pc, #36]	; (8004850 <TIM_ETR_SetConfig+0x3c>)
 800482c:	4013      	ands	r3, r2
 800482e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	021a      	lsls	r2, r3, #8
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	431a      	orrs	r2, r3
 8004838:	68bb      	ldr	r3, [r7, #8]
 800483a:	4313      	orrs	r3, r2
 800483c:	697a      	ldr	r2, [r7, #20]
 800483e:	4313      	orrs	r3, r2
 8004840:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	697a      	ldr	r2, [r7, #20]
 8004846:	609a      	str	r2, [r3, #8]
}
 8004848:	46c0      	nop			; (mov r8, r8)
 800484a:	46bd      	mov	sp, r7
 800484c:	b006      	add	sp, #24
 800484e:	bd80      	pop	{r7, pc}
 8004850:	ffff00ff 	.word	0xffff00ff

08004854 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b086      	sub	sp, #24
 8004858:	af00      	add	r7, sp, #0
 800485a:	60f8      	str	r0, [r7, #12]
 800485c:	60b9      	str	r1, [r7, #8]
 800485e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004860:	68bb      	ldr	r3, [r7, #8]
 8004862:	221f      	movs	r2, #31
 8004864:	4013      	ands	r3, r2
 8004866:	2201      	movs	r2, #1
 8004868:	409a      	lsls	r2, r3
 800486a:	0013      	movs	r3, r2
 800486c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	6a1b      	ldr	r3, [r3, #32]
 8004872:	697a      	ldr	r2, [r7, #20]
 8004874:	43d2      	mvns	r2, r2
 8004876:	401a      	ands	r2, r3
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	6a1a      	ldr	r2, [r3, #32]
 8004880:	68bb      	ldr	r3, [r7, #8]
 8004882:	211f      	movs	r1, #31
 8004884:	400b      	ands	r3, r1
 8004886:	6879      	ldr	r1, [r7, #4]
 8004888:	4099      	lsls	r1, r3
 800488a:	000b      	movs	r3, r1
 800488c:	431a      	orrs	r2, r3
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	621a      	str	r2, [r3, #32]
}
 8004892:	46c0      	nop			; (mov r8, r8)
 8004894:	46bd      	mov	sp, r7
 8004896:	b006      	add	sp, #24
 8004898:	bd80      	pop	{r7, pc}
	...

0800489c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800489c:	b580      	push	{r7, lr}
 800489e:	b084      	sub	sp, #16
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	6078      	str	r0, [r7, #4]
 80048a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	223c      	movs	r2, #60	; 0x3c
 80048aa:	5c9b      	ldrb	r3, [r3, r2]
 80048ac:	2b01      	cmp	r3, #1
 80048ae:	d101      	bne.n	80048b4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80048b0:	2302      	movs	r3, #2
 80048b2:	e04a      	b.n	800494a <HAL_TIMEx_MasterConfigSynchronization+0xae>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	223c      	movs	r2, #60	; 0x3c
 80048b8:	2101      	movs	r1, #1
 80048ba:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	223d      	movs	r2, #61	; 0x3d
 80048c0:	2102      	movs	r1, #2
 80048c2:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	685b      	ldr	r3, [r3, #4]
 80048ca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	689b      	ldr	r3, [r3, #8]
 80048d2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	4a1e      	ldr	r2, [pc, #120]	; (8004954 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d108      	bne.n	80048f0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	4a1d      	ldr	r2, [pc, #116]	; (8004958 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 80048e2:	4013      	ands	r3, r2
 80048e4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	685b      	ldr	r3, [r3, #4]
 80048ea:	68fa      	ldr	r2, [r7, #12]
 80048ec:	4313      	orrs	r3, r2
 80048ee:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	2270      	movs	r2, #112	; 0x70
 80048f4:	4393      	bics	r3, r2
 80048f6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	68fa      	ldr	r2, [r7, #12]
 80048fe:	4313      	orrs	r3, r2
 8004900:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	68fa      	ldr	r2, [r7, #12]
 8004908:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	4a11      	ldr	r2, [pc, #68]	; (8004954 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004910:	4293      	cmp	r3, r2
 8004912:	d004      	beq.n	800491e <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	4a10      	ldr	r2, [pc, #64]	; (800495c <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 800491a:	4293      	cmp	r3, r2
 800491c:	d10c      	bne.n	8004938 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800491e:	68bb      	ldr	r3, [r7, #8]
 8004920:	2280      	movs	r2, #128	; 0x80
 8004922:	4393      	bics	r3, r2
 8004924:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	689b      	ldr	r3, [r3, #8]
 800492a:	68ba      	ldr	r2, [r7, #8]
 800492c:	4313      	orrs	r3, r2
 800492e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	68ba      	ldr	r2, [r7, #8]
 8004936:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	223d      	movs	r2, #61	; 0x3d
 800493c:	2101      	movs	r1, #1
 800493e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	223c      	movs	r2, #60	; 0x3c
 8004944:	2100      	movs	r1, #0
 8004946:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004948:	2300      	movs	r3, #0
}
 800494a:	0018      	movs	r0, r3
 800494c:	46bd      	mov	sp, r7
 800494e:	b004      	add	sp, #16
 8004950:	bd80      	pop	{r7, pc}
 8004952:	46c0      	nop			; (mov r8, r8)
 8004954:	40012c00 	.word	0x40012c00
 8004958:	ff0fffff 	.word	0xff0fffff
 800495c:	40000400 	.word	0x40000400

08004960 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004960:	b580      	push	{r7, lr}
 8004962:	b082      	sub	sp, #8
 8004964:	af00      	add	r7, sp, #0
 8004966:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2b00      	cmp	r3, #0
 800496c:	d101      	bne.n	8004972 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800496e:	2301      	movs	r3, #1
 8004970:	e046      	b.n	8004a00 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2288      	movs	r2, #136	; 0x88
 8004976:	589b      	ldr	r3, [r3, r2]
 8004978:	2b00      	cmp	r3, #0
 800497a:	d107      	bne.n	800498c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2284      	movs	r2, #132	; 0x84
 8004980:	2100      	movs	r1, #0
 8004982:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	0018      	movs	r0, r3
 8004988:	f7fc fe92 	bl	80016b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2288      	movs	r2, #136	; 0x88
 8004990:	2124      	movs	r1, #36	; 0x24
 8004992:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	681a      	ldr	r2, [r3, #0]
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	2101      	movs	r1, #1
 80049a0:	438a      	bics	r2, r1
 80049a2:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d003      	beq.n	80049b4 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	0018      	movs	r0, r3
 80049b0:	f000 fa10 	bl	8004dd4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	0018      	movs	r0, r3
 80049b8:	f000 f8a2 	bl	8004b00 <UART_SetConfig>
 80049bc:	0003      	movs	r3, r0
 80049be:	2b01      	cmp	r3, #1
 80049c0:	d101      	bne.n	80049c6 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 80049c2:	2301      	movs	r3, #1
 80049c4:	e01c      	b.n	8004a00 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	685a      	ldr	r2, [r3, #4]
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	490d      	ldr	r1, [pc, #52]	; (8004a08 <HAL_UART_Init+0xa8>)
 80049d2:	400a      	ands	r2, r1
 80049d4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	689a      	ldr	r2, [r3, #8]
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	212a      	movs	r1, #42	; 0x2a
 80049e2:	438a      	bics	r2, r1
 80049e4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	681a      	ldr	r2, [r3, #0]
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	2101      	movs	r1, #1
 80049f2:	430a      	orrs	r2, r1
 80049f4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	0018      	movs	r0, r3
 80049fa:	f000 fa9f 	bl	8004f3c <UART_CheckIdleState>
 80049fe:	0003      	movs	r3, r0
}
 8004a00:	0018      	movs	r0, r3
 8004a02:	46bd      	mov	sp, r7
 8004a04:	b002      	add	sp, #8
 8004a06:	bd80      	pop	{r7, pc}
 8004a08:	ffffb7ff 	.word	0xffffb7ff

08004a0c <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b088      	sub	sp, #32
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	60f8      	str	r0, [r7, #12]
 8004a14:	60b9      	str	r1, [r7, #8]
 8004a16:	1dbb      	adds	r3, r7, #6
 8004a18:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	228c      	movs	r2, #140	; 0x8c
 8004a1e:	589b      	ldr	r3, [r3, r2]
 8004a20:	2b20      	cmp	r3, #32
 8004a22:	d145      	bne.n	8004ab0 <HAL_UART_Receive_DMA+0xa4>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a24:	68bb      	ldr	r3, [r7, #8]
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d003      	beq.n	8004a32 <HAL_UART_Receive_DMA+0x26>
 8004a2a:	1dbb      	adds	r3, r7, #6
 8004a2c:	881b      	ldrh	r3, [r3, #0]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d101      	bne.n	8004a36 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8004a32:	2301      	movs	r3, #1
 8004a34:	e03d      	b.n	8004ab2 <HAL_UART_Receive_DMA+0xa6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy from RDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	689a      	ldr	r2, [r3, #8]
 8004a3a:	2380      	movs	r3, #128	; 0x80
 8004a3c:	015b      	lsls	r3, r3, #5
 8004a3e:	429a      	cmp	r2, r3
 8004a40:	d109      	bne.n	8004a56 <HAL_UART_Receive_DMA+0x4a>
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	691b      	ldr	r3, [r3, #16]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d105      	bne.n	8004a56 <HAL_UART_Receive_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004a4a:	68bb      	ldr	r3, [r7, #8]
 8004a4c:	2201      	movs	r2, #1
 8004a4e:	4013      	ands	r3, r2
 8004a50:	d001      	beq.n	8004a56 <HAL_UART_Receive_DMA+0x4a>
      {
        return  HAL_ERROR;
 8004a52:	2301      	movs	r3, #1
 8004a54:	e02d      	b.n	8004ab2 <HAL_UART_Receive_DMA+0xa6>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	2200      	movs	r2, #0
 8004a5a:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	685a      	ldr	r2, [r3, #4]
 8004a62:	2380      	movs	r3, #128	; 0x80
 8004a64:	041b      	lsls	r3, r3, #16
 8004a66:	4013      	ands	r3, r2
 8004a68:	d019      	beq.n	8004a9e <HAL_UART_Receive_DMA+0x92>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a6a:	f3ef 8310 	mrs	r3, PRIMASK
 8004a6e:	613b      	str	r3, [r7, #16]
  return(result);
 8004a70:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004a72:	61fb      	str	r3, [r7, #28]
 8004a74:	2301      	movs	r3, #1
 8004a76:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a78:	697b      	ldr	r3, [r7, #20]
 8004a7a:	f383 8810 	msr	PRIMASK, r3
}
 8004a7e:	46c0      	nop			; (mov r8, r8)
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	681a      	ldr	r2, [r3, #0]
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	2180      	movs	r1, #128	; 0x80
 8004a8c:	04c9      	lsls	r1, r1, #19
 8004a8e:	430a      	orrs	r2, r1
 8004a90:	601a      	str	r2, [r3, #0]
 8004a92:	69fb      	ldr	r3, [r7, #28]
 8004a94:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a96:	69bb      	ldr	r3, [r7, #24]
 8004a98:	f383 8810 	msr	PRIMASK, r3
}
 8004a9c:	46c0      	nop			; (mov r8, r8)
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8004a9e:	1dbb      	adds	r3, r7, #6
 8004aa0:	881a      	ldrh	r2, [r3, #0]
 8004aa2:	68b9      	ldr	r1, [r7, #8]
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	0018      	movs	r0, r3
 8004aa8:	f000 fb62 	bl	8005170 <UART_Start_Receive_DMA>
 8004aac:	0003      	movs	r3, r0
 8004aae:	e000      	b.n	8004ab2 <HAL_UART_Receive_DMA+0xa6>
  }
  else
  {
    return HAL_BUSY;
 8004ab0:	2302      	movs	r3, #2
  }
}
 8004ab2:	0018      	movs	r0, r3
 8004ab4:	46bd      	mov	sp, r7
 8004ab6:	b008      	add	sp, #32
 8004ab8:	bd80      	pop	{r7, pc}

08004aba <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004aba:	b580      	push	{r7, lr}
 8004abc:	b082      	sub	sp, #8
 8004abe:	af00      	add	r7, sp, #0
 8004ac0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8004ac2:	46c0      	nop			; (mov r8, r8)
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	b002      	add	sp, #8
 8004ac8:	bd80      	pop	{r7, pc}

08004aca <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004aca:	b580      	push	{r7, lr}
 8004acc:	b082      	sub	sp, #8
 8004ace:	af00      	add	r7, sp, #0
 8004ad0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8004ad2:	46c0      	nop			; (mov r8, r8)
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	b002      	add	sp, #8
 8004ad8:	bd80      	pop	{r7, pc}

08004ada <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004ada:	b580      	push	{r7, lr}
 8004adc:	b082      	sub	sp, #8
 8004ade:	af00      	add	r7, sp, #0
 8004ae0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004ae2:	46c0      	nop			; (mov r8, r8)
 8004ae4:	46bd      	mov	sp, r7
 8004ae6:	b002      	add	sp, #8
 8004ae8:	bd80      	pop	{r7, pc}

08004aea <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004aea:	b580      	push	{r7, lr}
 8004aec:	b082      	sub	sp, #8
 8004aee:	af00      	add	r7, sp, #0
 8004af0:	6078      	str	r0, [r7, #4]
 8004af2:	000a      	movs	r2, r1
 8004af4:	1cbb      	adds	r3, r7, #2
 8004af6:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004af8:	46c0      	nop			; (mov r8, r8)
 8004afa:	46bd      	mov	sp, r7
 8004afc:	b002      	add	sp, #8
 8004afe:	bd80      	pop	{r7, pc}

08004b00 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b088      	sub	sp, #32
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004b08:	231a      	movs	r3, #26
 8004b0a:	18fb      	adds	r3, r7, r3
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	689a      	ldr	r2, [r3, #8]
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	691b      	ldr	r3, [r3, #16]
 8004b18:	431a      	orrs	r2, r3
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	695b      	ldr	r3, [r3, #20]
 8004b1e:	431a      	orrs	r2, r3
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	69db      	ldr	r3, [r3, #28]
 8004b24:	4313      	orrs	r3, r2
 8004b26:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	4aa1      	ldr	r2, [pc, #644]	; (8004db4 <UART_SetConfig+0x2b4>)
 8004b30:	4013      	ands	r3, r2
 8004b32:	0019      	movs	r1, r3
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	69fa      	ldr	r2, [r7, #28]
 8004b3a:	430a      	orrs	r2, r1
 8004b3c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	685b      	ldr	r3, [r3, #4]
 8004b44:	4a9c      	ldr	r2, [pc, #624]	; (8004db8 <UART_SetConfig+0x2b8>)
 8004b46:	4013      	ands	r3, r2
 8004b48:	0019      	movs	r1, r3
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	68da      	ldr	r2, [r3, #12]
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	430a      	orrs	r2, r1
 8004b54:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	699b      	ldr	r3, [r3, #24]
 8004b5a:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6a1b      	ldr	r3, [r3, #32]
 8004b60:	69fa      	ldr	r2, [r7, #28]
 8004b62:	4313      	orrs	r3, r2
 8004b64:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	689b      	ldr	r3, [r3, #8]
 8004b6c:	4a93      	ldr	r2, [pc, #588]	; (8004dbc <UART_SetConfig+0x2bc>)
 8004b6e:	4013      	ands	r3, r2
 8004b70:	0019      	movs	r1, r3
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	69fa      	ldr	r2, [r7, #28]
 8004b78:	430a      	orrs	r2, r1
 8004b7a:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b82:	220f      	movs	r2, #15
 8004b84:	4393      	bics	r3, r2
 8004b86:	0019      	movs	r1, r3
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	430a      	orrs	r2, r1
 8004b92:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	4a89      	ldr	r2, [pc, #548]	; (8004dc0 <UART_SetConfig+0x2c0>)
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d127      	bne.n	8004bee <UART_SetConfig+0xee>
 8004b9e:	4b89      	ldr	r3, [pc, #548]	; (8004dc4 <UART_SetConfig+0x2c4>)
 8004ba0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ba2:	2203      	movs	r2, #3
 8004ba4:	4013      	ands	r3, r2
 8004ba6:	2b03      	cmp	r3, #3
 8004ba8:	d017      	beq.n	8004bda <UART_SetConfig+0xda>
 8004baa:	d81b      	bhi.n	8004be4 <UART_SetConfig+0xe4>
 8004bac:	2b02      	cmp	r3, #2
 8004bae:	d00a      	beq.n	8004bc6 <UART_SetConfig+0xc6>
 8004bb0:	d818      	bhi.n	8004be4 <UART_SetConfig+0xe4>
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d002      	beq.n	8004bbc <UART_SetConfig+0xbc>
 8004bb6:	2b01      	cmp	r3, #1
 8004bb8:	d00a      	beq.n	8004bd0 <UART_SetConfig+0xd0>
 8004bba:	e013      	b.n	8004be4 <UART_SetConfig+0xe4>
 8004bbc:	231b      	movs	r3, #27
 8004bbe:	18fb      	adds	r3, r7, r3
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	701a      	strb	r2, [r3, #0]
 8004bc4:	e021      	b.n	8004c0a <UART_SetConfig+0x10a>
 8004bc6:	231b      	movs	r3, #27
 8004bc8:	18fb      	adds	r3, r7, r3
 8004bca:	2202      	movs	r2, #2
 8004bcc:	701a      	strb	r2, [r3, #0]
 8004bce:	e01c      	b.n	8004c0a <UART_SetConfig+0x10a>
 8004bd0:	231b      	movs	r3, #27
 8004bd2:	18fb      	adds	r3, r7, r3
 8004bd4:	2204      	movs	r2, #4
 8004bd6:	701a      	strb	r2, [r3, #0]
 8004bd8:	e017      	b.n	8004c0a <UART_SetConfig+0x10a>
 8004bda:	231b      	movs	r3, #27
 8004bdc:	18fb      	adds	r3, r7, r3
 8004bde:	2208      	movs	r2, #8
 8004be0:	701a      	strb	r2, [r3, #0]
 8004be2:	e012      	b.n	8004c0a <UART_SetConfig+0x10a>
 8004be4:	231b      	movs	r3, #27
 8004be6:	18fb      	adds	r3, r7, r3
 8004be8:	2210      	movs	r2, #16
 8004bea:	701a      	strb	r2, [r3, #0]
 8004bec:	e00d      	b.n	8004c0a <UART_SetConfig+0x10a>
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	4a75      	ldr	r2, [pc, #468]	; (8004dc8 <UART_SetConfig+0x2c8>)
 8004bf4:	4293      	cmp	r3, r2
 8004bf6:	d104      	bne.n	8004c02 <UART_SetConfig+0x102>
 8004bf8:	231b      	movs	r3, #27
 8004bfa:	18fb      	adds	r3, r7, r3
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	701a      	strb	r2, [r3, #0]
 8004c00:	e003      	b.n	8004c0a <UART_SetConfig+0x10a>
 8004c02:	231b      	movs	r3, #27
 8004c04:	18fb      	adds	r3, r7, r3
 8004c06:	2210      	movs	r2, #16
 8004c08:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	69da      	ldr	r2, [r3, #28]
 8004c0e:	2380      	movs	r3, #128	; 0x80
 8004c10:	021b      	lsls	r3, r3, #8
 8004c12:	429a      	cmp	r2, r3
 8004c14:	d000      	beq.n	8004c18 <UART_SetConfig+0x118>
 8004c16:	e065      	b.n	8004ce4 <UART_SetConfig+0x1e4>
  {
    switch (clocksource)
 8004c18:	231b      	movs	r3, #27
 8004c1a:	18fb      	adds	r3, r7, r3
 8004c1c:	781b      	ldrb	r3, [r3, #0]
 8004c1e:	2b08      	cmp	r3, #8
 8004c20:	d015      	beq.n	8004c4e <UART_SetConfig+0x14e>
 8004c22:	dc18      	bgt.n	8004c56 <UART_SetConfig+0x156>
 8004c24:	2b04      	cmp	r3, #4
 8004c26:	d00d      	beq.n	8004c44 <UART_SetConfig+0x144>
 8004c28:	dc15      	bgt.n	8004c56 <UART_SetConfig+0x156>
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d002      	beq.n	8004c34 <UART_SetConfig+0x134>
 8004c2e:	2b02      	cmp	r3, #2
 8004c30:	d005      	beq.n	8004c3e <UART_SetConfig+0x13e>
 8004c32:	e010      	b.n	8004c56 <UART_SetConfig+0x156>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c34:	f7fe fc04 	bl	8003440 <HAL_RCC_GetPCLK1Freq>
 8004c38:	0003      	movs	r3, r0
 8004c3a:	617b      	str	r3, [r7, #20]
        break;
 8004c3c:	e012      	b.n	8004c64 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004c3e:	4b63      	ldr	r3, [pc, #396]	; (8004dcc <UART_SetConfig+0x2cc>)
 8004c40:	617b      	str	r3, [r7, #20]
        break;
 8004c42:	e00f      	b.n	8004c64 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004c44:	f7fe fb72 	bl	800332c <HAL_RCC_GetSysClockFreq>
 8004c48:	0003      	movs	r3, r0
 8004c4a:	617b      	str	r3, [r7, #20]
        break;
 8004c4c:	e00a      	b.n	8004c64 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004c4e:	2380      	movs	r3, #128	; 0x80
 8004c50:	021b      	lsls	r3, r3, #8
 8004c52:	617b      	str	r3, [r7, #20]
        break;
 8004c54:	e006      	b.n	8004c64 <UART_SetConfig+0x164>
      default:
        pclk = 0U;
 8004c56:	2300      	movs	r3, #0
 8004c58:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004c5a:	231a      	movs	r3, #26
 8004c5c:	18fb      	adds	r3, r7, r3
 8004c5e:	2201      	movs	r2, #1
 8004c60:	701a      	strb	r2, [r3, #0]
        break;
 8004c62:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004c64:	697b      	ldr	r3, [r7, #20]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d100      	bne.n	8004c6c <UART_SetConfig+0x16c>
 8004c6a:	e08d      	b.n	8004d88 <UART_SetConfig+0x288>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004c70:	4b57      	ldr	r3, [pc, #348]	; (8004dd0 <UART_SetConfig+0x2d0>)
 8004c72:	0052      	lsls	r2, r2, #1
 8004c74:	5ad3      	ldrh	r3, [r2, r3]
 8004c76:	0019      	movs	r1, r3
 8004c78:	6978      	ldr	r0, [r7, #20]
 8004c7a:	f7fb fa41 	bl	8000100 <__udivsi3>
 8004c7e:	0003      	movs	r3, r0
 8004c80:	005a      	lsls	r2, r3, #1
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	685b      	ldr	r3, [r3, #4]
 8004c86:	085b      	lsrs	r3, r3, #1
 8004c88:	18d2      	adds	r2, r2, r3
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	685b      	ldr	r3, [r3, #4]
 8004c8e:	0019      	movs	r1, r3
 8004c90:	0010      	movs	r0, r2
 8004c92:	f7fb fa35 	bl	8000100 <__udivsi3>
 8004c96:	0003      	movs	r3, r0
 8004c98:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004c9a:	693b      	ldr	r3, [r7, #16]
 8004c9c:	2b0f      	cmp	r3, #15
 8004c9e:	d91c      	bls.n	8004cda <UART_SetConfig+0x1da>
 8004ca0:	693a      	ldr	r2, [r7, #16]
 8004ca2:	2380      	movs	r3, #128	; 0x80
 8004ca4:	025b      	lsls	r3, r3, #9
 8004ca6:	429a      	cmp	r2, r3
 8004ca8:	d217      	bcs.n	8004cda <UART_SetConfig+0x1da>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004caa:	693b      	ldr	r3, [r7, #16]
 8004cac:	b29a      	uxth	r2, r3
 8004cae:	200e      	movs	r0, #14
 8004cb0:	183b      	adds	r3, r7, r0
 8004cb2:	210f      	movs	r1, #15
 8004cb4:	438a      	bics	r2, r1
 8004cb6:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004cb8:	693b      	ldr	r3, [r7, #16]
 8004cba:	085b      	lsrs	r3, r3, #1
 8004cbc:	b29b      	uxth	r3, r3
 8004cbe:	2207      	movs	r2, #7
 8004cc0:	4013      	ands	r3, r2
 8004cc2:	b299      	uxth	r1, r3
 8004cc4:	183b      	adds	r3, r7, r0
 8004cc6:	183a      	adds	r2, r7, r0
 8004cc8:	8812      	ldrh	r2, [r2, #0]
 8004cca:	430a      	orrs	r2, r1
 8004ccc:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	183a      	adds	r2, r7, r0
 8004cd4:	8812      	ldrh	r2, [r2, #0]
 8004cd6:	60da      	str	r2, [r3, #12]
 8004cd8:	e056      	b.n	8004d88 <UART_SetConfig+0x288>
      }
      else
      {
        ret = HAL_ERROR;
 8004cda:	231a      	movs	r3, #26
 8004cdc:	18fb      	adds	r3, r7, r3
 8004cde:	2201      	movs	r2, #1
 8004ce0:	701a      	strb	r2, [r3, #0]
 8004ce2:	e051      	b.n	8004d88 <UART_SetConfig+0x288>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004ce4:	231b      	movs	r3, #27
 8004ce6:	18fb      	adds	r3, r7, r3
 8004ce8:	781b      	ldrb	r3, [r3, #0]
 8004cea:	2b08      	cmp	r3, #8
 8004cec:	d015      	beq.n	8004d1a <UART_SetConfig+0x21a>
 8004cee:	dc18      	bgt.n	8004d22 <UART_SetConfig+0x222>
 8004cf0:	2b04      	cmp	r3, #4
 8004cf2:	d00d      	beq.n	8004d10 <UART_SetConfig+0x210>
 8004cf4:	dc15      	bgt.n	8004d22 <UART_SetConfig+0x222>
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d002      	beq.n	8004d00 <UART_SetConfig+0x200>
 8004cfa:	2b02      	cmp	r3, #2
 8004cfc:	d005      	beq.n	8004d0a <UART_SetConfig+0x20a>
 8004cfe:	e010      	b.n	8004d22 <UART_SetConfig+0x222>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d00:	f7fe fb9e 	bl	8003440 <HAL_RCC_GetPCLK1Freq>
 8004d04:	0003      	movs	r3, r0
 8004d06:	617b      	str	r3, [r7, #20]
        break;
 8004d08:	e012      	b.n	8004d30 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004d0a:	4b30      	ldr	r3, [pc, #192]	; (8004dcc <UART_SetConfig+0x2cc>)
 8004d0c:	617b      	str	r3, [r7, #20]
        break;
 8004d0e:	e00f      	b.n	8004d30 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004d10:	f7fe fb0c 	bl	800332c <HAL_RCC_GetSysClockFreq>
 8004d14:	0003      	movs	r3, r0
 8004d16:	617b      	str	r3, [r7, #20]
        break;
 8004d18:	e00a      	b.n	8004d30 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004d1a:	2380      	movs	r3, #128	; 0x80
 8004d1c:	021b      	lsls	r3, r3, #8
 8004d1e:	617b      	str	r3, [r7, #20]
        break;
 8004d20:	e006      	b.n	8004d30 <UART_SetConfig+0x230>
      default:
        pclk = 0U;
 8004d22:	2300      	movs	r3, #0
 8004d24:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004d26:	231a      	movs	r3, #26
 8004d28:	18fb      	adds	r3, r7, r3
 8004d2a:	2201      	movs	r2, #1
 8004d2c:	701a      	strb	r2, [r3, #0]
        break;
 8004d2e:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8004d30:	697b      	ldr	r3, [r7, #20]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d028      	beq.n	8004d88 <UART_SetConfig+0x288>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004d3a:	4b25      	ldr	r3, [pc, #148]	; (8004dd0 <UART_SetConfig+0x2d0>)
 8004d3c:	0052      	lsls	r2, r2, #1
 8004d3e:	5ad3      	ldrh	r3, [r2, r3]
 8004d40:	0019      	movs	r1, r3
 8004d42:	6978      	ldr	r0, [r7, #20]
 8004d44:	f7fb f9dc 	bl	8000100 <__udivsi3>
 8004d48:	0003      	movs	r3, r0
 8004d4a:	001a      	movs	r2, r3
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	685b      	ldr	r3, [r3, #4]
 8004d50:	085b      	lsrs	r3, r3, #1
 8004d52:	18d2      	adds	r2, r2, r3
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	685b      	ldr	r3, [r3, #4]
 8004d58:	0019      	movs	r1, r3
 8004d5a:	0010      	movs	r0, r2
 8004d5c:	f7fb f9d0 	bl	8000100 <__udivsi3>
 8004d60:	0003      	movs	r3, r0
 8004d62:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004d64:	693b      	ldr	r3, [r7, #16]
 8004d66:	2b0f      	cmp	r3, #15
 8004d68:	d90a      	bls.n	8004d80 <UART_SetConfig+0x280>
 8004d6a:	693a      	ldr	r2, [r7, #16]
 8004d6c:	2380      	movs	r3, #128	; 0x80
 8004d6e:	025b      	lsls	r3, r3, #9
 8004d70:	429a      	cmp	r2, r3
 8004d72:	d205      	bcs.n	8004d80 <UART_SetConfig+0x280>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004d74:	693b      	ldr	r3, [r7, #16]
 8004d76:	b29a      	uxth	r2, r3
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	60da      	str	r2, [r3, #12]
 8004d7e:	e003      	b.n	8004d88 <UART_SetConfig+0x288>
      }
      else
      {
        ret = HAL_ERROR;
 8004d80:	231a      	movs	r3, #26
 8004d82:	18fb      	adds	r3, r7, r3
 8004d84:	2201      	movs	r2, #1
 8004d86:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	226a      	movs	r2, #106	; 0x6a
 8004d8c:	2101      	movs	r1, #1
 8004d8e:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2268      	movs	r2, #104	; 0x68
 8004d94:	2101      	movs	r1, #1
 8004d96:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	2200      	movs	r2, #0
 8004da2:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8004da4:	231a      	movs	r3, #26
 8004da6:	18fb      	adds	r3, r7, r3
 8004da8:	781b      	ldrb	r3, [r3, #0]
}
 8004daa:	0018      	movs	r0, r3
 8004dac:	46bd      	mov	sp, r7
 8004dae:	b008      	add	sp, #32
 8004db0:	bd80      	pop	{r7, pc}
 8004db2:	46c0      	nop			; (mov r8, r8)
 8004db4:	cfff69f3 	.word	0xcfff69f3
 8004db8:	ffffcfff 	.word	0xffffcfff
 8004dbc:	11fff4ff 	.word	0x11fff4ff
 8004dc0:	40013800 	.word	0x40013800
 8004dc4:	40021000 	.word	0x40021000
 8004dc8:	40004400 	.word	0x40004400
 8004dcc:	00f42400 	.word	0x00f42400
 8004dd0:	08005778 	.word	0x08005778

08004dd4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004dd4:	b580      	push	{r7, lr}
 8004dd6:	b082      	sub	sp, #8
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004de0:	2208      	movs	r2, #8
 8004de2:	4013      	ands	r3, r2
 8004de4:	d00b      	beq.n	8004dfe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	685b      	ldr	r3, [r3, #4]
 8004dec:	4a4a      	ldr	r2, [pc, #296]	; (8004f18 <UART_AdvFeatureConfig+0x144>)
 8004dee:	4013      	ands	r3, r2
 8004df0:	0019      	movs	r1, r3
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	430a      	orrs	r2, r1
 8004dfc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e02:	2201      	movs	r2, #1
 8004e04:	4013      	ands	r3, r2
 8004e06:	d00b      	beq.n	8004e20 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	685b      	ldr	r3, [r3, #4]
 8004e0e:	4a43      	ldr	r2, [pc, #268]	; (8004f1c <UART_AdvFeatureConfig+0x148>)
 8004e10:	4013      	ands	r3, r2
 8004e12:	0019      	movs	r1, r3
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	430a      	orrs	r2, r1
 8004e1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e24:	2202      	movs	r2, #2
 8004e26:	4013      	ands	r3, r2
 8004e28:	d00b      	beq.n	8004e42 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	685b      	ldr	r3, [r3, #4]
 8004e30:	4a3b      	ldr	r2, [pc, #236]	; (8004f20 <UART_AdvFeatureConfig+0x14c>)
 8004e32:	4013      	ands	r3, r2
 8004e34:	0019      	movs	r1, r3
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	430a      	orrs	r2, r1
 8004e40:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e46:	2204      	movs	r2, #4
 8004e48:	4013      	ands	r3, r2
 8004e4a:	d00b      	beq.n	8004e64 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	685b      	ldr	r3, [r3, #4]
 8004e52:	4a34      	ldr	r2, [pc, #208]	; (8004f24 <UART_AdvFeatureConfig+0x150>)
 8004e54:	4013      	ands	r3, r2
 8004e56:	0019      	movs	r1, r3
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	430a      	orrs	r2, r1
 8004e62:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e68:	2210      	movs	r2, #16
 8004e6a:	4013      	ands	r3, r2
 8004e6c:	d00b      	beq.n	8004e86 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	689b      	ldr	r3, [r3, #8]
 8004e74:	4a2c      	ldr	r2, [pc, #176]	; (8004f28 <UART_AdvFeatureConfig+0x154>)
 8004e76:	4013      	ands	r3, r2
 8004e78:	0019      	movs	r1, r3
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	430a      	orrs	r2, r1
 8004e84:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e8a:	2220      	movs	r2, #32
 8004e8c:	4013      	ands	r3, r2
 8004e8e:	d00b      	beq.n	8004ea8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	689b      	ldr	r3, [r3, #8]
 8004e96:	4a25      	ldr	r2, [pc, #148]	; (8004f2c <UART_AdvFeatureConfig+0x158>)
 8004e98:	4013      	ands	r3, r2
 8004e9a:	0019      	movs	r1, r3
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	430a      	orrs	r2, r1
 8004ea6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004eac:	2240      	movs	r2, #64	; 0x40
 8004eae:	4013      	ands	r3, r2
 8004eb0:	d01d      	beq.n	8004eee <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	685b      	ldr	r3, [r3, #4]
 8004eb8:	4a1d      	ldr	r2, [pc, #116]	; (8004f30 <UART_AdvFeatureConfig+0x15c>)
 8004eba:	4013      	ands	r3, r2
 8004ebc:	0019      	movs	r1, r3
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	430a      	orrs	r2, r1
 8004ec8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004ece:	2380      	movs	r3, #128	; 0x80
 8004ed0:	035b      	lsls	r3, r3, #13
 8004ed2:	429a      	cmp	r2, r3
 8004ed4:	d10b      	bne.n	8004eee <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	685b      	ldr	r3, [r3, #4]
 8004edc:	4a15      	ldr	r2, [pc, #84]	; (8004f34 <UART_AdvFeatureConfig+0x160>)
 8004ede:	4013      	ands	r3, r2
 8004ee0:	0019      	movs	r1, r3
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	430a      	orrs	r2, r1
 8004eec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ef2:	2280      	movs	r2, #128	; 0x80
 8004ef4:	4013      	ands	r3, r2
 8004ef6:	d00b      	beq.n	8004f10 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	685b      	ldr	r3, [r3, #4]
 8004efe:	4a0e      	ldr	r2, [pc, #56]	; (8004f38 <UART_AdvFeatureConfig+0x164>)
 8004f00:	4013      	ands	r3, r2
 8004f02:	0019      	movs	r1, r3
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	430a      	orrs	r2, r1
 8004f0e:	605a      	str	r2, [r3, #4]
  }
}
 8004f10:	46c0      	nop			; (mov r8, r8)
 8004f12:	46bd      	mov	sp, r7
 8004f14:	b002      	add	sp, #8
 8004f16:	bd80      	pop	{r7, pc}
 8004f18:	ffff7fff 	.word	0xffff7fff
 8004f1c:	fffdffff 	.word	0xfffdffff
 8004f20:	fffeffff 	.word	0xfffeffff
 8004f24:	fffbffff 	.word	0xfffbffff
 8004f28:	ffffefff 	.word	0xffffefff
 8004f2c:	ffffdfff 	.word	0xffffdfff
 8004f30:	ffefffff 	.word	0xffefffff
 8004f34:	ff9fffff 	.word	0xff9fffff
 8004f38:	fff7ffff 	.word	0xfff7ffff

08004f3c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	b092      	sub	sp, #72	; 0x48
 8004f40:	af02      	add	r7, sp, #8
 8004f42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2290      	movs	r2, #144	; 0x90
 8004f48:	2100      	movs	r1, #0
 8004f4a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004f4c:	f7fd f824 	bl	8001f98 <HAL_GetTick>
 8004f50:	0003      	movs	r3, r0
 8004f52:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	2208      	movs	r2, #8
 8004f5c:	4013      	ands	r3, r2
 8004f5e:	2b08      	cmp	r3, #8
 8004f60:	d12d      	bne.n	8004fbe <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004f62:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f64:	2280      	movs	r2, #128	; 0x80
 8004f66:	0391      	lsls	r1, r2, #14
 8004f68:	6878      	ldr	r0, [r7, #4]
 8004f6a:	4a47      	ldr	r2, [pc, #284]	; (8005088 <UART_CheckIdleState+0x14c>)
 8004f6c:	9200      	str	r2, [sp, #0]
 8004f6e:	2200      	movs	r2, #0
 8004f70:	f000 f88e 	bl	8005090 <UART_WaitOnFlagUntilTimeout>
 8004f74:	1e03      	subs	r3, r0, #0
 8004f76:	d022      	beq.n	8004fbe <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f78:	f3ef 8310 	mrs	r3, PRIMASK
 8004f7c:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8004f7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004f80:	63bb      	str	r3, [r7, #56]	; 0x38
 8004f82:	2301      	movs	r3, #1
 8004f84:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f88:	f383 8810 	msr	PRIMASK, r3
}
 8004f8c:	46c0      	nop			; (mov r8, r8)
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	681a      	ldr	r2, [r3, #0]
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	2180      	movs	r1, #128	; 0x80
 8004f9a:	438a      	bics	r2, r1
 8004f9c:	601a      	str	r2, [r3, #0]
 8004f9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fa0:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004fa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fa4:	f383 8810 	msr	PRIMASK, r3
}
 8004fa8:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2288      	movs	r2, #136	; 0x88
 8004fae:	2120      	movs	r1, #32
 8004fb0:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2284      	movs	r2, #132	; 0x84
 8004fb6:	2100      	movs	r1, #0
 8004fb8:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004fba:	2303      	movs	r3, #3
 8004fbc:	e060      	b.n	8005080 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	2204      	movs	r2, #4
 8004fc6:	4013      	ands	r3, r2
 8004fc8:	2b04      	cmp	r3, #4
 8004fca:	d146      	bne.n	800505a <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004fcc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004fce:	2280      	movs	r2, #128	; 0x80
 8004fd0:	03d1      	lsls	r1, r2, #15
 8004fd2:	6878      	ldr	r0, [r7, #4]
 8004fd4:	4a2c      	ldr	r2, [pc, #176]	; (8005088 <UART_CheckIdleState+0x14c>)
 8004fd6:	9200      	str	r2, [sp, #0]
 8004fd8:	2200      	movs	r2, #0
 8004fda:	f000 f859 	bl	8005090 <UART_WaitOnFlagUntilTimeout>
 8004fde:	1e03      	subs	r3, r0, #0
 8004fe0:	d03b      	beq.n	800505a <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004fe2:	f3ef 8310 	mrs	r3, PRIMASK
 8004fe6:	60fb      	str	r3, [r7, #12]
  return(result);
 8004fe8:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004fea:	637b      	str	r3, [r7, #52]	; 0x34
 8004fec:	2301      	movs	r3, #1
 8004fee:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ff0:	693b      	ldr	r3, [r7, #16]
 8004ff2:	f383 8810 	msr	PRIMASK, r3
}
 8004ff6:	46c0      	nop			; (mov r8, r8)
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	681a      	ldr	r2, [r3, #0]
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	4922      	ldr	r1, [pc, #136]	; (800508c <UART_CheckIdleState+0x150>)
 8005004:	400a      	ands	r2, r1
 8005006:	601a      	str	r2, [r3, #0]
 8005008:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800500a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800500c:	697b      	ldr	r3, [r7, #20]
 800500e:	f383 8810 	msr	PRIMASK, r3
}
 8005012:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005014:	f3ef 8310 	mrs	r3, PRIMASK
 8005018:	61bb      	str	r3, [r7, #24]
  return(result);
 800501a:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800501c:	633b      	str	r3, [r7, #48]	; 0x30
 800501e:	2301      	movs	r3, #1
 8005020:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005022:	69fb      	ldr	r3, [r7, #28]
 8005024:	f383 8810 	msr	PRIMASK, r3
}
 8005028:	46c0      	nop			; (mov r8, r8)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	689a      	ldr	r2, [r3, #8]
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	2101      	movs	r1, #1
 8005036:	438a      	bics	r2, r1
 8005038:	609a      	str	r2, [r3, #8]
 800503a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800503c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800503e:	6a3b      	ldr	r3, [r7, #32]
 8005040:	f383 8810 	msr	PRIMASK, r3
}
 8005044:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	228c      	movs	r2, #140	; 0x8c
 800504a:	2120      	movs	r1, #32
 800504c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2284      	movs	r2, #132	; 0x84
 8005052:	2100      	movs	r1, #0
 8005054:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005056:	2303      	movs	r3, #3
 8005058:	e012      	b.n	8005080 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	2288      	movs	r2, #136	; 0x88
 800505e:	2120      	movs	r1, #32
 8005060:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	228c      	movs	r2, #140	; 0x8c
 8005066:	2120      	movs	r1, #32
 8005068:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2200      	movs	r2, #0
 800506e:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2200      	movs	r2, #0
 8005074:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	2284      	movs	r2, #132	; 0x84
 800507a:	2100      	movs	r1, #0
 800507c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800507e:	2300      	movs	r3, #0
}
 8005080:	0018      	movs	r0, r3
 8005082:	46bd      	mov	sp, r7
 8005084:	b010      	add	sp, #64	; 0x40
 8005086:	bd80      	pop	{r7, pc}
 8005088:	01ffffff 	.word	0x01ffffff
 800508c:	fffffedf 	.word	0xfffffedf

08005090 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005090:	b580      	push	{r7, lr}
 8005092:	b084      	sub	sp, #16
 8005094:	af00      	add	r7, sp, #0
 8005096:	60f8      	str	r0, [r7, #12]
 8005098:	60b9      	str	r1, [r7, #8]
 800509a:	603b      	str	r3, [r7, #0]
 800509c:	1dfb      	adds	r3, r7, #7
 800509e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80050a0:	e051      	b.n	8005146 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80050a2:	69bb      	ldr	r3, [r7, #24]
 80050a4:	3301      	adds	r3, #1
 80050a6:	d04e      	beq.n	8005146 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050a8:	f7fc ff76 	bl	8001f98 <HAL_GetTick>
 80050ac:	0002      	movs	r2, r0
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	1ad3      	subs	r3, r2, r3
 80050b2:	69ba      	ldr	r2, [r7, #24]
 80050b4:	429a      	cmp	r2, r3
 80050b6:	d302      	bcc.n	80050be <UART_WaitOnFlagUntilTimeout+0x2e>
 80050b8:	69bb      	ldr	r3, [r7, #24]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d101      	bne.n	80050c2 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80050be:	2303      	movs	r3, #3
 80050c0:	e051      	b.n	8005166 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	2204      	movs	r2, #4
 80050ca:	4013      	ands	r3, r2
 80050cc:	d03b      	beq.n	8005146 <UART_WaitOnFlagUntilTimeout+0xb6>
 80050ce:	68bb      	ldr	r3, [r7, #8]
 80050d0:	2b80      	cmp	r3, #128	; 0x80
 80050d2:	d038      	beq.n	8005146 <UART_WaitOnFlagUntilTimeout+0xb6>
 80050d4:	68bb      	ldr	r3, [r7, #8]
 80050d6:	2b40      	cmp	r3, #64	; 0x40
 80050d8:	d035      	beq.n	8005146 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	69db      	ldr	r3, [r3, #28]
 80050e0:	2208      	movs	r2, #8
 80050e2:	4013      	ands	r3, r2
 80050e4:	2b08      	cmp	r3, #8
 80050e6:	d111      	bne.n	800510c <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	2208      	movs	r2, #8
 80050ee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	0018      	movs	r0, r3
 80050f4:	f000 f922 	bl	800533c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	2290      	movs	r2, #144	; 0x90
 80050fc:	2108      	movs	r1, #8
 80050fe:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	2284      	movs	r2, #132	; 0x84
 8005104:	2100      	movs	r1, #0
 8005106:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8005108:	2301      	movs	r3, #1
 800510a:	e02c      	b.n	8005166 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	69da      	ldr	r2, [r3, #28]
 8005112:	2380      	movs	r3, #128	; 0x80
 8005114:	011b      	lsls	r3, r3, #4
 8005116:	401a      	ands	r2, r3
 8005118:	2380      	movs	r3, #128	; 0x80
 800511a:	011b      	lsls	r3, r3, #4
 800511c:	429a      	cmp	r2, r3
 800511e:	d112      	bne.n	8005146 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	2280      	movs	r2, #128	; 0x80
 8005126:	0112      	lsls	r2, r2, #4
 8005128:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	0018      	movs	r0, r3
 800512e:	f000 f905 	bl	800533c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	2290      	movs	r2, #144	; 0x90
 8005136:	2120      	movs	r1, #32
 8005138:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	2284      	movs	r2, #132	; 0x84
 800513e:	2100      	movs	r1, #0
 8005140:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8005142:	2303      	movs	r3, #3
 8005144:	e00f      	b.n	8005166 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	69db      	ldr	r3, [r3, #28]
 800514c:	68ba      	ldr	r2, [r7, #8]
 800514e:	4013      	ands	r3, r2
 8005150:	68ba      	ldr	r2, [r7, #8]
 8005152:	1ad3      	subs	r3, r2, r3
 8005154:	425a      	negs	r2, r3
 8005156:	4153      	adcs	r3, r2
 8005158:	b2db      	uxtb	r3, r3
 800515a:	001a      	movs	r2, r3
 800515c:	1dfb      	adds	r3, r7, #7
 800515e:	781b      	ldrb	r3, [r3, #0]
 8005160:	429a      	cmp	r2, r3
 8005162:	d09e      	beq.n	80050a2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005164:	2300      	movs	r3, #0
}
 8005166:	0018      	movs	r0, r3
 8005168:	46bd      	mov	sp, r7
 800516a:	b004      	add	sp, #16
 800516c:	bd80      	pop	{r7, pc}
	...

08005170 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005170:	b580      	push	{r7, lr}
 8005172:	b090      	sub	sp, #64	; 0x40
 8005174:	af00      	add	r7, sp, #0
 8005176:	60f8      	str	r0, [r7, #12]
 8005178:	60b9      	str	r1, [r7, #8]
 800517a:	1dbb      	adds	r3, r7, #6
 800517c:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	68ba      	ldr	r2, [r7, #8]
 8005182:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize = Size;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	1dba      	adds	r2, r7, #6
 8005188:	215c      	movs	r1, #92	; 0x5c
 800518a:	8812      	ldrh	r2, [r2, #0]
 800518c:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	2290      	movs	r2, #144	; 0x90
 8005192:	2100      	movs	r1, #0
 8005194:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	228c      	movs	r2, #140	; 0x8c
 800519a:	2122      	movs	r1, #34	; 0x22
 800519c:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	2280      	movs	r2, #128	; 0x80
 80051a2:	589b      	ldr	r3, [r3, r2]
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d02d      	beq.n	8005204 <UART_Start_Receive_DMA+0x94>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	2280      	movs	r2, #128	; 0x80
 80051ac:	589b      	ldr	r3, [r3, r2]
 80051ae:	4a40      	ldr	r2, [pc, #256]	; (80052b0 <UART_Start_Receive_DMA+0x140>)
 80051b0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	2280      	movs	r2, #128	; 0x80
 80051b6:	589b      	ldr	r3, [r3, r2]
 80051b8:	4a3e      	ldr	r2, [pc, #248]	; (80052b4 <UART_Start_Receive_DMA+0x144>)
 80051ba:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	2280      	movs	r2, #128	; 0x80
 80051c0:	589b      	ldr	r3, [r3, r2]
 80051c2:	4a3d      	ldr	r2, [pc, #244]	; (80052b8 <UART_Start_Receive_DMA+0x148>)
 80051c4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	2280      	movs	r2, #128	; 0x80
 80051ca:	589b      	ldr	r3, [r3, r2]
 80051cc:	2200      	movs	r2, #0
 80051ce:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	2280      	movs	r2, #128	; 0x80
 80051d4:	5898      	ldr	r0, [r3, r2]
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	3324      	adds	r3, #36	; 0x24
 80051dc:	0019      	movs	r1, r3
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051e2:	001a      	movs	r2, r3
 80051e4:	1dbb      	adds	r3, r7, #6
 80051e6:	881b      	ldrh	r3, [r3, #0]
 80051e8:	f7fd f86c 	bl	80022c4 <HAL_DMA_Start_IT>
 80051ec:	1e03      	subs	r3, r0, #0
 80051ee:	d009      	beq.n	8005204 <UART_Start_Receive_DMA+0x94>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	2290      	movs	r2, #144	; 0x90
 80051f4:	2110      	movs	r1, #16
 80051f6:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	228c      	movs	r2, #140	; 0x8c
 80051fc:	2120      	movs	r1, #32
 80051fe:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 8005200:	2301      	movs	r3, #1
 8005202:	e050      	b.n	80052a6 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	691b      	ldr	r3, [r3, #16]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d019      	beq.n	8005240 <UART_Start_Receive_DMA+0xd0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800520c:	f3ef 8310 	mrs	r3, PRIMASK
 8005210:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8005212:	6abb      	ldr	r3, [r7, #40]	; 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005214:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005216:	2301      	movs	r3, #1
 8005218:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800521a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800521c:	f383 8810 	msr	PRIMASK, r3
}
 8005220:	46c0      	nop			; (mov r8, r8)
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	681a      	ldr	r2, [r3, #0]
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	2180      	movs	r1, #128	; 0x80
 800522e:	0049      	lsls	r1, r1, #1
 8005230:	430a      	orrs	r2, r1
 8005232:	601a      	str	r2, [r3, #0]
 8005234:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005236:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005238:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800523a:	f383 8810 	msr	PRIMASK, r3
}
 800523e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005240:	f3ef 8310 	mrs	r3, PRIMASK
 8005244:	613b      	str	r3, [r7, #16]
  return(result);
 8005246:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005248:	63bb      	str	r3, [r7, #56]	; 0x38
 800524a:	2301      	movs	r3, #1
 800524c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800524e:	697b      	ldr	r3, [r7, #20]
 8005250:	f383 8810 	msr	PRIMASK, r3
}
 8005254:	46c0      	nop			; (mov r8, r8)
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	689a      	ldr	r2, [r3, #8]
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	2101      	movs	r1, #1
 8005262:	430a      	orrs	r2, r1
 8005264:	609a      	str	r2, [r3, #8]
 8005266:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005268:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800526a:	69bb      	ldr	r3, [r7, #24]
 800526c:	f383 8810 	msr	PRIMASK, r3
}
 8005270:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005272:	f3ef 8310 	mrs	r3, PRIMASK
 8005276:	61fb      	str	r3, [r7, #28]
  return(result);
 8005278:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800527a:	637b      	str	r3, [r7, #52]	; 0x34
 800527c:	2301      	movs	r3, #1
 800527e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005280:	6a3b      	ldr	r3, [r7, #32]
 8005282:	f383 8810 	msr	PRIMASK, r3
}
 8005286:	46c0      	nop			; (mov r8, r8)
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	689a      	ldr	r2, [r3, #8]
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	2140      	movs	r1, #64	; 0x40
 8005294:	430a      	orrs	r2, r1
 8005296:	609a      	str	r2, [r3, #8]
 8005298:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800529a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800529c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800529e:	f383 8810 	msr	PRIMASK, r3
}
 80052a2:	46c0      	nop			; (mov r8, r8)

  return HAL_OK;
 80052a4:	2300      	movs	r3, #0
}
 80052a6:	0018      	movs	r0, r3
 80052a8:	46bd      	mov	sp, r7
 80052aa:	b010      	add	sp, #64	; 0x40
 80052ac:	bd80      	pop	{r7, pc}
 80052ae:	46c0      	nop			; (mov r8, r8)
 80052b0:	08005409 	.word	0x08005409
 80052b4:	08005539 	.word	0x08005539
 80052b8:	0800557b 	.word	0x0800557b

080052bc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80052bc:	b580      	push	{r7, lr}
 80052be:	b08a      	sub	sp, #40	; 0x28
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80052c4:	f3ef 8310 	mrs	r3, PRIMASK
 80052c8:	60bb      	str	r3, [r7, #8]
  return(result);
 80052ca:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80052cc:	627b      	str	r3, [r7, #36]	; 0x24
 80052ce:	2301      	movs	r3, #1
 80052d0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	f383 8810 	msr	PRIMASK, r3
}
 80052d8:	46c0      	nop			; (mov r8, r8)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	681a      	ldr	r2, [r3, #0]
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	21c0      	movs	r1, #192	; 0xc0
 80052e6:	438a      	bics	r2, r1
 80052e8:	601a      	str	r2, [r3, #0]
 80052ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052ec:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80052ee:	693b      	ldr	r3, [r7, #16]
 80052f0:	f383 8810 	msr	PRIMASK, r3
}
 80052f4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80052f6:	f3ef 8310 	mrs	r3, PRIMASK
 80052fa:	617b      	str	r3, [r7, #20]
  return(result);
 80052fc:	697b      	ldr	r3, [r7, #20]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80052fe:	623b      	str	r3, [r7, #32]
 8005300:	2301      	movs	r3, #1
 8005302:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005304:	69bb      	ldr	r3, [r7, #24]
 8005306:	f383 8810 	msr	PRIMASK, r3
}
 800530a:	46c0      	nop			; (mov r8, r8)
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	689a      	ldr	r2, [r3, #8]
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	4908      	ldr	r1, [pc, #32]	; (8005338 <UART_EndTxTransfer+0x7c>)
 8005318:	400a      	ands	r2, r1
 800531a:	609a      	str	r2, [r3, #8]
 800531c:	6a3b      	ldr	r3, [r7, #32]
 800531e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005320:	69fb      	ldr	r3, [r7, #28]
 8005322:	f383 8810 	msr	PRIMASK, r3
}
 8005326:	46c0      	nop			; (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2288      	movs	r2, #136	; 0x88
 800532c:	2120      	movs	r1, #32
 800532e:	5099      	str	r1, [r3, r2]
}
 8005330:	46c0      	nop			; (mov r8, r8)
 8005332:	46bd      	mov	sp, r7
 8005334:	b00a      	add	sp, #40	; 0x28
 8005336:	bd80      	pop	{r7, pc}
 8005338:	ff7fffff 	.word	0xff7fffff

0800533c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800533c:	b580      	push	{r7, lr}
 800533e:	b08e      	sub	sp, #56	; 0x38
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005344:	f3ef 8310 	mrs	r3, PRIMASK
 8005348:	617b      	str	r3, [r7, #20]
  return(result);
 800534a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800534c:	637b      	str	r3, [r7, #52]	; 0x34
 800534e:	2301      	movs	r3, #1
 8005350:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005352:	69bb      	ldr	r3, [r7, #24]
 8005354:	f383 8810 	msr	PRIMASK, r3
}
 8005358:	46c0      	nop			; (mov r8, r8)
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	681a      	ldr	r2, [r3, #0]
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	4926      	ldr	r1, [pc, #152]	; (8005400 <UART_EndRxTransfer+0xc4>)
 8005366:	400a      	ands	r2, r1
 8005368:	601a      	str	r2, [r3, #0]
 800536a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800536c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800536e:	69fb      	ldr	r3, [r7, #28]
 8005370:	f383 8810 	msr	PRIMASK, r3
}
 8005374:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005376:	f3ef 8310 	mrs	r3, PRIMASK
 800537a:	623b      	str	r3, [r7, #32]
  return(result);
 800537c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800537e:	633b      	str	r3, [r7, #48]	; 0x30
 8005380:	2301      	movs	r3, #1
 8005382:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005386:	f383 8810 	msr	PRIMASK, r3
}
 800538a:	46c0      	nop			; (mov r8, r8)
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	689a      	ldr	r2, [r3, #8]
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	491b      	ldr	r1, [pc, #108]	; (8005404 <UART_EndRxTransfer+0xc8>)
 8005398:	400a      	ands	r2, r1
 800539a:	609a      	str	r2, [r3, #8]
 800539c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800539e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80053a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053a2:	f383 8810 	msr	PRIMASK, r3
}
 80053a6:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80053ac:	2b01      	cmp	r3, #1
 80053ae:	d118      	bne.n	80053e2 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80053b0:	f3ef 8310 	mrs	r3, PRIMASK
 80053b4:	60bb      	str	r3, [r7, #8]
  return(result);
 80053b6:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80053b8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80053ba:	2301      	movs	r3, #1
 80053bc:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	f383 8810 	msr	PRIMASK, r3
}
 80053c4:	46c0      	nop			; (mov r8, r8)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	681a      	ldr	r2, [r3, #0]
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	2110      	movs	r1, #16
 80053d2:	438a      	bics	r2, r1
 80053d4:	601a      	str	r2, [r3, #0]
 80053d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053d8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80053da:	693b      	ldr	r3, [r7, #16]
 80053dc:	f383 8810 	msr	PRIMASK, r3
}
 80053e0:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	228c      	movs	r2, #140	; 0x8c
 80053e6:	2120      	movs	r1, #32
 80053e8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	2200      	movs	r2, #0
 80053ee:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2200      	movs	r2, #0
 80053f4:	675a      	str	r2, [r3, #116]	; 0x74
}
 80053f6:	46c0      	nop			; (mov r8, r8)
 80053f8:	46bd      	mov	sp, r7
 80053fa:	b00e      	add	sp, #56	; 0x38
 80053fc:	bd80      	pop	{r7, pc}
 80053fe:	46c0      	nop			; (mov r8, r8)
 8005400:	fffffedf 	.word	0xfffffedf
 8005404:	effffffe 	.word	0xeffffffe

08005408 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005408:	b580      	push	{r7, lr}
 800540a:	b094      	sub	sp, #80	; 0x50
 800540c:	af00      	add	r7, sp, #0
 800540e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005414:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	2220      	movs	r2, #32
 800541e:	4013      	ands	r3, r2
 8005420:	d16f      	bne.n	8005502 <UART_DMAReceiveCplt+0xfa>
  {
    huart->RxXferCount = 0U;
 8005422:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005424:	225e      	movs	r2, #94	; 0x5e
 8005426:	2100      	movs	r1, #0
 8005428:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800542a:	f3ef 8310 	mrs	r3, PRIMASK
 800542e:	61bb      	str	r3, [r7, #24]
  return(result);
 8005430:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005432:	64bb      	str	r3, [r7, #72]	; 0x48
 8005434:	2301      	movs	r3, #1
 8005436:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005438:	69fb      	ldr	r3, [r7, #28]
 800543a:	f383 8810 	msr	PRIMASK, r3
}
 800543e:	46c0      	nop			; (mov r8, r8)
 8005440:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	681a      	ldr	r2, [r3, #0]
 8005446:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	493a      	ldr	r1, [pc, #232]	; (8005534 <UART_DMAReceiveCplt+0x12c>)
 800544c:	400a      	ands	r2, r1
 800544e:	601a      	str	r2, [r3, #0]
 8005450:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005452:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005454:	6a3b      	ldr	r3, [r7, #32]
 8005456:	f383 8810 	msr	PRIMASK, r3
}
 800545a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800545c:	f3ef 8310 	mrs	r3, PRIMASK
 8005460:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8005462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005464:	647b      	str	r3, [r7, #68]	; 0x44
 8005466:	2301      	movs	r3, #1
 8005468:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800546a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800546c:	f383 8810 	msr	PRIMASK, r3
}
 8005470:	46c0      	nop			; (mov r8, r8)
 8005472:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	689a      	ldr	r2, [r3, #8]
 8005478:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	2101      	movs	r1, #1
 800547e:	438a      	bics	r2, r1
 8005480:	609a      	str	r2, [r3, #8]
 8005482:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005484:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005486:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005488:	f383 8810 	msr	PRIMASK, r3
}
 800548c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800548e:	f3ef 8310 	mrs	r3, PRIMASK
 8005492:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8005494:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005496:	643b      	str	r3, [r7, #64]	; 0x40
 8005498:	2301      	movs	r3, #1
 800549a:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800549c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800549e:	f383 8810 	msr	PRIMASK, r3
}
 80054a2:	46c0      	nop			; (mov r8, r8)
 80054a4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	689a      	ldr	r2, [r3, #8]
 80054aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	2140      	movs	r1, #64	; 0x40
 80054b0:	438a      	bics	r2, r1
 80054b2:	609a      	str	r2, [r3, #8]
 80054b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80054b6:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80054b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054ba:	f383 8810 	msr	PRIMASK, r3
}
 80054be:	46c0      	nop			; (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80054c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80054c2:	228c      	movs	r2, #140	; 0x8c
 80054c4:	2120      	movs	r1, #32
 80054c6:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80054ca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80054cc:	2b01      	cmp	r3, #1
 80054ce:	d118      	bne.n	8005502 <UART_DMAReceiveCplt+0xfa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80054d0:	f3ef 8310 	mrs	r3, PRIMASK
 80054d4:	60fb      	str	r3, [r7, #12]
  return(result);
 80054d6:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054d8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80054da:	2301      	movs	r3, #1
 80054dc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80054de:	693b      	ldr	r3, [r7, #16]
 80054e0:	f383 8810 	msr	PRIMASK, r3
}
 80054e4:	46c0      	nop			; (mov r8, r8)
 80054e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	681a      	ldr	r2, [r3, #0]
 80054ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	2110      	movs	r1, #16
 80054f2:	438a      	bics	r2, r1
 80054f4:	601a      	str	r2, [r3, #0]
 80054f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80054f8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80054fa:	697b      	ldr	r3, [r7, #20]
 80054fc:	f383 8810 	msr	PRIMASK, r3
}
 8005500:	46c0      	nop			; (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005502:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005504:	2200      	movs	r2, #0
 8005506:	671a      	str	r2, [r3, #112]	; 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005508:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800550a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800550c:	2b01      	cmp	r3, #1
 800550e:	d108      	bne.n	8005522 <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005510:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005512:	225c      	movs	r2, #92	; 0x5c
 8005514:	5a9a      	ldrh	r2, [r3, r2]
 8005516:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005518:	0011      	movs	r1, r2
 800551a:	0018      	movs	r0, r3
 800551c:	f7ff fae5 	bl	8004aea <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005520:	e003      	b.n	800552a <UART_DMAReceiveCplt+0x122>
    HAL_UART_RxCpltCallback(huart);
 8005522:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005524:	0018      	movs	r0, r3
 8005526:	f7ff fac8 	bl	8004aba <HAL_UART_RxCpltCallback>
}
 800552a:	46c0      	nop			; (mov r8, r8)
 800552c:	46bd      	mov	sp, r7
 800552e:	b014      	add	sp, #80	; 0x50
 8005530:	bd80      	pop	{r7, pc}
 8005532:	46c0      	nop			; (mov r8, r8)
 8005534:	fffffeff 	.word	0xfffffeff

08005538 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005538:	b580      	push	{r7, lr}
 800553a:	b084      	sub	sp, #16
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005544:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	2201      	movs	r2, #1
 800554a:	671a      	str	r2, [r3, #112]	; 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005550:	2b01      	cmp	r3, #1
 8005552:	d10a      	bne.n	800556a <UART_DMARxHalfCplt+0x32>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	225c      	movs	r2, #92	; 0x5c
 8005558:	5a9b      	ldrh	r3, [r3, r2]
 800555a:	085b      	lsrs	r3, r3, #1
 800555c:	b29a      	uxth	r2, r3
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	0011      	movs	r1, r2
 8005562:	0018      	movs	r0, r3
 8005564:	f7ff fac1 	bl	8004aea <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005568:	e003      	b.n	8005572 <UART_DMARxHalfCplt+0x3a>
    HAL_UART_RxHalfCpltCallback(huart);
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	0018      	movs	r0, r3
 800556e:	f7ff faac 	bl	8004aca <HAL_UART_RxHalfCpltCallback>
}
 8005572:	46c0      	nop			; (mov r8, r8)
 8005574:	46bd      	mov	sp, r7
 8005576:	b004      	add	sp, #16
 8005578:	bd80      	pop	{r7, pc}

0800557a <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800557a:	b580      	push	{r7, lr}
 800557c:	b086      	sub	sp, #24
 800557e:	af00      	add	r7, sp, #0
 8005580:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005586:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8005588:	697b      	ldr	r3, [r7, #20]
 800558a:	2288      	movs	r2, #136	; 0x88
 800558c:	589b      	ldr	r3, [r3, r2]
 800558e:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8005590:	697b      	ldr	r3, [r7, #20]
 8005592:	228c      	movs	r2, #140	; 0x8c
 8005594:	589b      	ldr	r3, [r3, r2]
 8005596:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8005598:	697b      	ldr	r3, [r7, #20]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	689b      	ldr	r3, [r3, #8]
 800559e:	2280      	movs	r2, #128	; 0x80
 80055a0:	4013      	ands	r3, r2
 80055a2:	2b80      	cmp	r3, #128	; 0x80
 80055a4:	d10a      	bne.n	80055bc <UART_DMAError+0x42>
 80055a6:	693b      	ldr	r3, [r7, #16]
 80055a8:	2b21      	cmp	r3, #33	; 0x21
 80055aa:	d107      	bne.n	80055bc <UART_DMAError+0x42>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80055ac:	697b      	ldr	r3, [r7, #20]
 80055ae:	2256      	movs	r2, #86	; 0x56
 80055b0:	2100      	movs	r1, #0
 80055b2:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 80055b4:	697b      	ldr	r3, [r7, #20]
 80055b6:	0018      	movs	r0, r3
 80055b8:	f7ff fe80 	bl	80052bc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80055bc:	697b      	ldr	r3, [r7, #20]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	689b      	ldr	r3, [r3, #8]
 80055c2:	2240      	movs	r2, #64	; 0x40
 80055c4:	4013      	ands	r3, r2
 80055c6:	2b40      	cmp	r3, #64	; 0x40
 80055c8:	d10a      	bne.n	80055e0 <UART_DMAError+0x66>
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	2b22      	cmp	r3, #34	; 0x22
 80055ce:	d107      	bne.n	80055e0 <UART_DMAError+0x66>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80055d0:	697b      	ldr	r3, [r7, #20]
 80055d2:	225e      	movs	r2, #94	; 0x5e
 80055d4:	2100      	movs	r1, #0
 80055d6:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 80055d8:	697b      	ldr	r3, [r7, #20]
 80055da:	0018      	movs	r0, r3
 80055dc:	f7ff feae 	bl	800533c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80055e0:	697b      	ldr	r3, [r7, #20]
 80055e2:	2290      	movs	r2, #144	; 0x90
 80055e4:	589b      	ldr	r3, [r3, r2]
 80055e6:	2210      	movs	r2, #16
 80055e8:	431a      	orrs	r2, r3
 80055ea:	697b      	ldr	r3, [r7, #20]
 80055ec:	2190      	movs	r1, #144	; 0x90
 80055ee:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80055f0:	697b      	ldr	r3, [r7, #20]
 80055f2:	0018      	movs	r0, r3
 80055f4:	f7ff fa71 	bl	8004ada <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80055f8:	46c0      	nop			; (mov r8, r8)
 80055fa:	46bd      	mov	sp, r7
 80055fc:	b006      	add	sp, #24
 80055fe:	bd80      	pop	{r7, pc}

08005600 <__libc_init_array>:
 8005600:	b570      	push	{r4, r5, r6, lr}
 8005602:	2600      	movs	r6, #0
 8005604:	4d0c      	ldr	r5, [pc, #48]	; (8005638 <__libc_init_array+0x38>)
 8005606:	4c0d      	ldr	r4, [pc, #52]	; (800563c <__libc_init_array+0x3c>)
 8005608:	1b64      	subs	r4, r4, r5
 800560a:	10a4      	asrs	r4, r4, #2
 800560c:	42a6      	cmp	r6, r4
 800560e:	d109      	bne.n	8005624 <__libc_init_array+0x24>
 8005610:	2600      	movs	r6, #0
 8005612:	f000 f821 	bl	8005658 <_init>
 8005616:	4d0a      	ldr	r5, [pc, #40]	; (8005640 <__libc_init_array+0x40>)
 8005618:	4c0a      	ldr	r4, [pc, #40]	; (8005644 <__libc_init_array+0x44>)
 800561a:	1b64      	subs	r4, r4, r5
 800561c:	10a4      	asrs	r4, r4, #2
 800561e:	42a6      	cmp	r6, r4
 8005620:	d105      	bne.n	800562e <__libc_init_array+0x2e>
 8005622:	bd70      	pop	{r4, r5, r6, pc}
 8005624:	00b3      	lsls	r3, r6, #2
 8005626:	58eb      	ldr	r3, [r5, r3]
 8005628:	4798      	blx	r3
 800562a:	3601      	adds	r6, #1
 800562c:	e7ee      	b.n	800560c <__libc_init_array+0xc>
 800562e:	00b3      	lsls	r3, r6, #2
 8005630:	58eb      	ldr	r3, [r5, r3]
 8005632:	4798      	blx	r3
 8005634:	3601      	adds	r6, #1
 8005636:	e7f2      	b.n	800561e <__libc_init_array+0x1e>
 8005638:	08005790 	.word	0x08005790
 800563c:	08005790 	.word	0x08005790
 8005640:	08005790 	.word	0x08005790
 8005644:	08005798 	.word	0x08005798

08005648 <memset>:
 8005648:	0003      	movs	r3, r0
 800564a:	1882      	adds	r2, r0, r2
 800564c:	4293      	cmp	r3, r2
 800564e:	d100      	bne.n	8005652 <memset+0xa>
 8005650:	4770      	bx	lr
 8005652:	7019      	strb	r1, [r3, #0]
 8005654:	3301      	adds	r3, #1
 8005656:	e7f9      	b.n	800564c <memset+0x4>

08005658 <_init>:
 8005658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800565a:	46c0      	nop			; (mov r8, r8)
 800565c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800565e:	bc08      	pop	{r3}
 8005660:	469e      	mov	lr, r3
 8005662:	4770      	bx	lr

08005664 <_fini>:
 8005664:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005666:	46c0      	nop			; (mov r8, r8)
 8005668:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800566a:	bc08      	pop	{r3}
 800566c:	469e      	mov	lr, r3
 800566e:	4770      	bx	lr
