INFO:sim:172 - Generating IP...
Resolving generics for 'multi_memory_core'...
Applying external generics to 'multi_memory_core'...
Delivering associated files for 'multi_memory_core'...
Delivering EJava files for 'multi_memory_core'...
Generating implementation netlist for 'multi_memory_core'...
INFO:sim - Pre-processing HDL files for 'multi_memory_core'...
Running synthesis for 'multi_memory_core'
Running ngcbuild...
Writing VEO instantiation template for 'multi_memory_core'...
Writing Verilog behavioral simulation model for 'multi_memory_core'...
WARNING:sim - Overwriting existing file
   C:/Users/HASEE/source/repos/MIPS/Lab5/code/ipcore_dir/tmp/_cg/multi_memory_co
   re/doc/dist_mem_gen_v7_2_vinfo.html with file from view xilinx_documentation
Delivered 2 files into directory
C:/Users/HASEE/source/repos/MIPS/Lab5/code/ipcore_dir/tmp/_cg/multi_memory_core
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'multi_memory_core'...
Generating metadata file...
Generating ISE project file for 'multi_memory_core'...
Generating ISE project...
XCO file found: multi_memory_core.xco
XMDF file found: multi_memory_core_xmdf.tcl
Adding
C:/Users/HASEE/source/repos/MIPS/Lab5/code/ipcore_dir/tmp/_cg/multi_memory_core.
asy -view all -origin_type imported
Adding
C:/Users/HASEE/source/repos/MIPS/Lab5/code/ipcore_dir/tmp/_cg/multi_memory_core.
ngc -view all -origin_type created
Checking file
"C:/Users/HASEE/source/repos/MIPS/Lab5/code/ipcore_dir/tmp/_cg/multi_memory_core
.ngc" for project device match ...
File
"C:/Users/HASEE/source/repos/MIPS/Lab5/code/ipcore_dir/tmp/_cg/multi_memory_core
.ngc" device information matches project device.
Adding
C:/Users/HASEE/source/repos/MIPS/Lab5/code/ipcore_dir/tmp/_cg/multi_memory_core.
sym -view all -origin_type imported
Adding
C:/Users/HASEE/source/repos/MIPS/Lab5/code/ipcore_dir/tmp/_cg/multi_memory_core.
v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/Users/HASEE/source/repos/MIPS/Lab5/code/ipcore_dir/tmp/_cg/multi_memory_c
   ore.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/HASEE/source/repos/MIPS/Lab5/code/ipcore_dir/tmp/_cg/multi_memory_core.
veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/multi_memory_core"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'multi_memory_core'.
