$date
	Sat Oct 22 20:10:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#439200
b111 !
1"
#439202
b111 &
b111 %
1$
#439203
0"
#439206
b10110 &
b10110 %
#439210
b1011 &
b1011 %
#439214
b100010 &
b100010 %
#439218
b10001 &
b10001 %
#439222
b110100 &
b110100 %
#439226
b11010 &
b11010 %
#439230
b1101 &
b1101 %
#439234
b101000 &
b101000 %
#439238
b10100 &
b10100 %
#439242
b1010 &
b1010 %
#439246
b101 &
b101 %
#439250
b10000 &
b10000 %
#439254
b1000 &
b1000 %
#439258
b100 &
b100 %
#439262
b10 &
b10 %
#439266
b1 &
b1 %
1#
#439270
b0 &
0#
b0 %
0$
#1431194
b10000 &
b10000 %
1$
b10000 !
1"
#1431195
0"
#1431198
b1000 &
b1000 %
#1431202
b100 &
b100 %
#1431206
b10 &
b10 %
#1431210
b1 &
b1 %
1#
#1431214
b0 &
0#
b0 %
0$
#2460107
b1000 !
1"
#2460110
b1000 &
b1000 %
1$
#2460111
0"
#2460114
b100 &
b100 %
#2460118
b10 &
b10 %
#2460122
b1 &
b1 %
1#
#2460126
b0 &
0#
b0 %
0$
#4500012
