/*
 * Copyright (c) 2004-2005 The Regents of The University of Michigan
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are
 * met: redistributions of source code must retain the above copyright
 * notice, this list of conditions and the following disclaimer;
 * redistributions in binary form must reproduce the above copyright
 * notice, this list of conditions and the following disclaimer in the
 * documentation and/or other materials provided with the distribution;
 * neither the name of the copyright holders nor the names of its
 * contributors may be used to endorse or promote products derived from
 * this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

#ifndef __CPU_O3_STORE_SET_XS_HH__
#define __CPU_O3_STORE_SET_XS_HH__

//#include "base/types.hh"
//#include "cpu/inst_seq.hh"
//#include "base/statistics.hh"
//#include "base/types.hh"
//#include "cpu/inst_seq.hh"
//#include "cpu/o3/dyn_inst_ptr.hh"
//#include "cpu/o3/limits.hh"
//#include "params/BaseO3CPU.hh"
//#include <cstdint>
//#include <deque>
//#include <bitset>
//#include <cmath>
//#include <list>
//#include <map>
//#include <utility>
//#include <vector>
#include <list>
#include <map>
#include <utility>
#include <vector>

#include "base/statistics.hh"
#include "base/types.hh"
#include "cpu/inst_seq.hh"
#include "cpu/o3/dyn_inst_ptr.hh"
#include "cpu/o3/limits.hh"
#include "params/BaseO3CPU.hh"
#include <cstdint>
#include <deque>
#include <bitset>

namespace gem5
{

struct BaseO3CPUParams;

namespace o3
{

struct PredictionResult;

class MemDepUnit;

struct ltseqnum
{
    bool
    operator()(const InstSeqNum &lhs, const InstSeqNum &rhs) const
    {
        return lhs > rhs;
    }
};

/**
 * Alternate implementation of the Store Set predictor found in the OpenXiangShan fork.
 * Each LFST entry holds multiple stores, and loads are made dependent on all at once.
 * Clear period is also defined by number of cycles instead of number of mem ops.
 * https://github.com/OpenXiangShan/GEM5
 */
class StoreSetXS
{
  public:
    typedef unsigned SSID;

  public:
    /** Default constructor.  init() must be called prior to use. */
    StoreSetXS() { };

    /** Creates store set predictor with given table sizes. */
    StoreSetXS(uint64_t clear_period, int SSIT_size, int LFST_size,int _store_set_clear_thres, int _LFSTEntrySize);

    /** Default destructor. */
    ~StoreSetXS();

    /** Initializes the store set predictor with the given table sizes. */
    void init(uint64_t clear_period, int clear_period_thres, int _SSIT_size, int _LFST_size, int _LFST_entry_size);

    /** Records a memory ordering violation between the younger load
     * and the older store. */
    void violation(Addr store_PC, Addr load_PC);

    /** Clears the store set predictor every so often so that all the
     * entries aren't used and stores are constantly predicted as
     * conflicting.
     */
    void checkClear(Cycles curCycle);

    /** Inserts a load into the store set predictor.  This does nothing but
     * is included in case other predictors require a similar function.
     */
    void insertLoad(Addr load_PC, InstSeqNum load_seq_num,Cycles curCycle);

    /** Inserts a store into the store set predictor.  Updates the
     * LFST if the store has a valid SSID. */
    void insertStore(Addr store_PC, InstSeqNum store_seq_num, ThreadID tid, Cycles curCycle);

    /** Checks if the instruction with the given PC is dependent upon
     * any store.  @return Returns the sequence number of the store
     * instruction this PC is dependent upon.  Returns 0 if none.
     */
    PredictionResult checkInst(Addr PC, InstSeqNum load_seq_num, BranchHistory branchHistory, bool isLoad);

    void commit(Addr load_pc, Addr load_addr, unsigned load_size, std::pair<Addr,Addr> store_addrs, std::pair<unsigned, unsigned> store_sizes, unsigned path_index, uint64_t predictor_hash) { return; };

    /** Records this PC/sequence number as issued. */
    void issued(Addr issued_PC, InstSeqNum issued_seq_num, bool is_store);

    /** Squashes for a specific thread until the given sequence number. */
    void squash(InstSeqNum squashed_num, ThreadID tid);

    /** Resets all tables. */
    void clear();

    /** Debug function to dump the contents of the store list. */
    void dump();
    bool checkInstStrict(Addr pc);
  private:

    uint64_t lastClearPeriodCycle=0;
    Addr XORFold(Addr pc, uint64_t resetWidth);
    int findVictimInLFSTEntry(int store_SSID);

    /** Calculates the index into the SSIT based on the PC. */
    // inline int calcIndex(Addr PC)
    // { return (PC >> offsetBits) & indexMask; }
    inline int calcIndexSSIT(Addr pc)
    { return XORFold(pc,log2(SSITSize)); }

    /** Calculates a Store Set ID based on the PC. */
    // inline SSID calcSSID(Addr PC)
    // { return ((PC ^ (PC >> 10)) % LFSTSize); }
    inline SSID calcSSID(Addr pc)
    { return XORFold(XORFold(pc,log2(SSITSize)),log2(LFSTSize)); }

    /** The Store Set ID Table. */
    std::vector<SSID> SSIT;

    /** Bit vector to tell if the SSIT has a valid entry. */
    std::vector<bool> validSSIT,SSITStrict;

    /** Last Fetched Store Table. */
    std::vector<std::vector<InstSeqNum>> LFSTLarge,LFSTLargePC;
    std::vector<InstSeqNum> VictimEntryID;

    /** Bit vector to tell if the LFST has a valid entry. */
    std::vector<std::vector<bool>> validLFSTLarge;

    /** Map of stores that have been inserted into the store set, but
     * not yet issued or squashed.
     */
    // std::map<InstSeqNum, int, ltseqnum> storeList;

    typedef std::map<InstSeqNum, int, ltseqnum>::iterator SeqNumMapIt;

    /** Number of loads/stores to process before wiping predictor so all
     * entries don't get saturated
     */
    uint64_t clearPeriod;

    /** Store Set ID Table size, in entries. */
    int SSITSize;

    /** Last Fetched Store Table size, in entries. */
    int LFSTSize;

    int LFSTEntrySize;
    uint64_t clearPeriodThreshold;

    /** Mask to obtain the index. */
    int indexMask;

    // HACK: Hardcoded for now.
    int offsetBits;

    /** Number of memory operations predicted since last clear of predictor */
    int memOpsPred;
};

} // namespace o3
} // namespace gem5

#endif // __CPU_O3_STORE_SET_HH__
