
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: mem[3][2]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[3][2]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ mem[3][2]$_DFFE_PP_/CK (DFF_X1)
     2    2.18    0.01    0.09    0.09 ^ mem[3][2]$_DFFE_PP_/Q (DFF_X1)
                                         mem[3][2] (net)
                  0.01    0.00    0.09 ^ _0982_/B (MUX2_X1)
     1    1.26    0.01    0.03    0.12 ^ _0982_/Z (MUX2_X1)
                                         _0190_ (net)
                  0.01    0.00    0.12 ^ mem[3][2]$_DFFE_PP_/D (DFF_X1)
                                  0.12   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ mem[3][2]$_DFFE_PP_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.12   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: peek_addr[0] (input port clocked by core_clock)
Endpoint: peek_data[4] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    1.25    0.00    0.00    0.20 ^ peek_addr[0] (in)
                                         peek_addr[0] (net)
                  0.00    0.00    0.20 ^ input1/A (BUF_X1)
     2    5.57    0.02    0.03    0.23 ^ input1/Z (BUF_X1)
                                         net1 (net)
                  0.02    0.00    0.23 ^ _1498_/A (HA_X1)
     2    3.64    0.01    0.04    0.27 ^ _1498_/CO (HA_X1)
                                         _0806_ (net)
                  0.01    0.00    0.27 ^ _0857_/A (INV_X1)
     1    2.86    0.01    0.01    0.28 v _0857_/ZN (INV_X1)
                                         _0795_ (net)
                  0.01    0.00    0.28 v _1494_/CI (FA_X1)
     1    3.55    0.01    0.11    0.39 ^ _1494_/S (FA_X1)
                                         _0797_ (net)
                  0.01    0.00    0.39 ^ _1322_/A (BUF_X4)
    10   28.35    0.02    0.03    0.42 ^ _1322_/Z (BUF_X4)
                                         _0730_ (net)
                  0.02    0.00    0.42 ^ _1358_/A (CLKBUF_X3)
    10   23.48    0.02    0.05    0.48 ^ _1358_/Z (CLKBUF_X3)
                                         _0264_ (net)
                  0.02    0.00    0.48 ^ _1421_/S (MUX2_X1)
     1    1.25    0.01    0.06    0.53 v _1421_/Z (MUX2_X1)
                                         _0324_ (net)
                  0.01    0.00    0.53 v _1423_/A (MUX2_X1)
     1    4.31    0.01    0.06    0.60 v _1423_/Z (MUX2_X1)
                                         _0326_ (net)
                  0.01    0.00    0.60 v _1424_/A2 (AND2_X1)
     1    1.26    0.01    0.03    0.63 v _1424_/ZN (AND2_X1)
                                         _0327_ (net)
                  0.01    0.00    0.63 v _1425_/B (MUX2_X1)
     1    1.72    0.01    0.06    0.69 v _1425_/Z (MUX2_X1)
                                         _0328_ (net)
                  0.01    0.00    0.69 v _1435_/A3 (NOR4_X1)
     1    2.67    0.05    0.09    0.77 ^ _1435_/ZN (NOR4_X1)
                                         net18 (net)
                  0.05    0.00    0.77 ^ output18/A (BUF_X1)
     1    0.22    0.01    0.03    0.80 ^ output18/Z (BUF_X1)
                                         peek_data[4] (net)
                  0.01    0.00    0.80 ^ peek_data[4] (out)
                                  0.80   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: peek_addr[0] (input port clocked by core_clock)
Endpoint: peek_data[4] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    1.25    0.00    0.00    0.20 ^ peek_addr[0] (in)
                                         peek_addr[0] (net)
                  0.00    0.00    0.20 ^ input1/A (BUF_X1)
     2    5.57    0.02    0.03    0.23 ^ input1/Z (BUF_X1)
                                         net1 (net)
                  0.02    0.00    0.23 ^ _1498_/A (HA_X1)
     2    3.64    0.01    0.04    0.27 ^ _1498_/CO (HA_X1)
                                         _0806_ (net)
                  0.01    0.00    0.27 ^ _0857_/A (INV_X1)
     1    2.86    0.01    0.01    0.28 v _0857_/ZN (INV_X1)
                                         _0795_ (net)
                  0.01    0.00    0.28 v _1494_/CI (FA_X1)
     1    3.55    0.01    0.11    0.39 ^ _1494_/S (FA_X1)
                                         _0797_ (net)
                  0.01    0.00    0.39 ^ _1322_/A (BUF_X4)
    10   28.35    0.02    0.03    0.42 ^ _1322_/Z (BUF_X4)
                                         _0730_ (net)
                  0.02    0.00    0.42 ^ _1358_/A (CLKBUF_X3)
    10   23.48    0.02    0.05    0.48 ^ _1358_/Z (CLKBUF_X3)
                                         _0264_ (net)
                  0.02    0.00    0.48 ^ _1421_/S (MUX2_X1)
     1    1.25    0.01    0.06    0.53 v _1421_/Z (MUX2_X1)
                                         _0324_ (net)
                  0.01    0.00    0.53 v _1423_/A (MUX2_X1)
     1    4.31    0.01    0.06    0.60 v _1423_/Z (MUX2_X1)
                                         _0326_ (net)
                  0.01    0.00    0.60 v _1424_/A2 (AND2_X1)
     1    1.26    0.01    0.03    0.63 v _1424_/ZN (AND2_X1)
                                         _0327_ (net)
                  0.01    0.00    0.63 v _1425_/B (MUX2_X1)
     1    1.72    0.01    0.06    0.69 v _1425_/Z (MUX2_X1)
                                         _0328_ (net)
                  0.01    0.00    0.69 v _1435_/A3 (NOR4_X1)
     1    2.67    0.05    0.09    0.77 ^ _1435_/ZN (NOR4_X1)
                                         net18 (net)
                  0.05    0.00    0.77 ^ output18/A (BUF_X1)
     1    0.22    0.01    0.03    0.80 ^ output18/Z (BUF_X1)
                                         peek_data[4] (net)
                  0.01    0.00    0.80 ^ peek_data[4] (out)
                                  0.80   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.11343494057655334

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5714

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
6.041749954223633

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
11.482199668884277

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.5262

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[10][3]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X2)
   0.12    0.12 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X2)
   0.04    0.16 ^ _1507_/CO (HA_X1)
   0.01    0.17 v _0831_/ZN (INV_X1)
   0.09    0.26 v _1493_/S (FA_X1)
   0.04    0.30 v _0826_/Z (CLKBUF_X2)
   0.03    0.33 ^ _0827_/ZN (INV_X1)
   0.03    0.36 v _0849_/ZN (NAND4_X1)
   0.06    0.42 v _0850_/Z (MUX2_X1)
   0.04    0.46 v _0851_/Z (BUF_X4)
   0.03    0.49 v _0852_/Z (BUF_X8)
   0.05    0.54 ^ _0892_/ZN (OAI21_X4)
   0.06    0.61 v _0896_/Z (MUX2_X1)
   0.00    0.61 v mem[10][3]$_DFFE_PP_/D (DFF_X1)
           0.61   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ mem[10][3]$_DFFE_PP_/CK (DFF_X1)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.61   data arrival time
---------------------------------------------------------
           0.35   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: mem[3][2]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[3][2]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ mem[3][2]$_DFFE_PP_/CK (DFF_X1)
   0.09    0.09 ^ mem[3][2]$_DFFE_PP_/Q (DFF_X1)
   0.03    0.12 ^ _0982_/Z (MUX2_X1)
   0.00    0.12 ^ mem[3][2]$_DFFE_PP_/D (DFF_X1)
           0.12   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ mem[3][2]$_DFFE_PP_/CK (DFF_X1)
   0.01    0.01   library hold time
           0.01   data required time
---------------------------------------------------------
           0.01   data required time
          -0.12   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.7994

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
0.0006

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
0.075056

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.46e-03   1.69e-04   1.15e-05   1.64e-03  32.0%
Combinational          1.80e-03   1.67e-03   2.40e-05   3.50e-03  68.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.26e-03   1.84e-03   3.55e-05   5.14e-03 100.0%
                          63.5%      35.8%       0.7%
