
Lora_Function_Bis_.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002ee8  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000dc  08003070  08003070  00013070  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800314c  0800314c  0001314c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08003154  08003154  00013154  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08003158  08003158  00013158  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000024  20000000  0800315c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000001a8  20000024  08003180  00020024  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200001cc  08003180  000201cc  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020024  2**0
                  CONTENTS, READONLY
 10 .debug_info   000119cc  00000000  00000000  00020054  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000022e2  00000000  00000000  00031a20  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00008519  00000000  00000000  00033d02  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000af0  00000000  00000000  0003c220  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000c20  00000000  00000000  0003cd10  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00006164  00000000  00000000  0003d930  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    0000414b  00000000  00000000  00043a94  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00047bdf  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000020ac  00000000  00000000  00047c5c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000024 	.word	0x20000024
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08003058 	.word	0x08003058

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000028 	.word	0x20000028
 80001c4:	08003058 	.word	0x08003058

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b97a 	b.w	80004e4 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	468c      	mov	ip, r1
 800020e:	460d      	mov	r5, r1
 8000210:	4604      	mov	r4, r0
 8000212:	9e08      	ldr	r6, [sp, #32]
 8000214:	2b00      	cmp	r3, #0
 8000216:	d151      	bne.n	80002bc <__udivmoddi4+0xb4>
 8000218:	428a      	cmp	r2, r1
 800021a:	4617      	mov	r7, r2
 800021c:	d96d      	bls.n	80002fa <__udivmoddi4+0xf2>
 800021e:	fab2 fe82 	clz	lr, r2
 8000222:	f1be 0f00 	cmp.w	lr, #0
 8000226:	d00b      	beq.n	8000240 <__udivmoddi4+0x38>
 8000228:	f1ce 0c20 	rsb	ip, lr, #32
 800022c:	fa01 f50e 	lsl.w	r5, r1, lr
 8000230:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000234:	fa02 f70e 	lsl.w	r7, r2, lr
 8000238:	ea4c 0c05 	orr.w	ip, ip, r5
 800023c:	fa00 f40e 	lsl.w	r4, r0, lr
 8000240:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000244:	0c25      	lsrs	r5, r4, #16
 8000246:	fbbc f8fa 	udiv	r8, ip, sl
 800024a:	fa1f f987 	uxth.w	r9, r7
 800024e:	fb0a cc18 	mls	ip, sl, r8, ip
 8000252:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000256:	fb08 f309 	mul.w	r3, r8, r9
 800025a:	42ab      	cmp	r3, r5
 800025c:	d90a      	bls.n	8000274 <__udivmoddi4+0x6c>
 800025e:	19ed      	adds	r5, r5, r7
 8000260:	f108 32ff 	add.w	r2, r8, #4294967295
 8000264:	f080 8123 	bcs.w	80004ae <__udivmoddi4+0x2a6>
 8000268:	42ab      	cmp	r3, r5
 800026a:	f240 8120 	bls.w	80004ae <__udivmoddi4+0x2a6>
 800026e:	f1a8 0802 	sub.w	r8, r8, #2
 8000272:	443d      	add	r5, r7
 8000274:	1aed      	subs	r5, r5, r3
 8000276:	b2a4      	uxth	r4, r4
 8000278:	fbb5 f0fa 	udiv	r0, r5, sl
 800027c:	fb0a 5510 	mls	r5, sl, r0, r5
 8000280:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000284:	fb00 f909 	mul.w	r9, r0, r9
 8000288:	45a1      	cmp	r9, r4
 800028a:	d909      	bls.n	80002a0 <__udivmoddi4+0x98>
 800028c:	19e4      	adds	r4, r4, r7
 800028e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000292:	f080 810a 	bcs.w	80004aa <__udivmoddi4+0x2a2>
 8000296:	45a1      	cmp	r9, r4
 8000298:	f240 8107 	bls.w	80004aa <__udivmoddi4+0x2a2>
 800029c:	3802      	subs	r0, #2
 800029e:	443c      	add	r4, r7
 80002a0:	eba4 0409 	sub.w	r4, r4, r9
 80002a4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80002a8:	2100      	movs	r1, #0
 80002aa:	2e00      	cmp	r6, #0
 80002ac:	d061      	beq.n	8000372 <__udivmoddi4+0x16a>
 80002ae:	fa24 f40e 	lsr.w	r4, r4, lr
 80002b2:	2300      	movs	r3, #0
 80002b4:	6034      	str	r4, [r6, #0]
 80002b6:	6073      	str	r3, [r6, #4]
 80002b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002bc:	428b      	cmp	r3, r1
 80002be:	d907      	bls.n	80002d0 <__udivmoddi4+0xc8>
 80002c0:	2e00      	cmp	r6, #0
 80002c2:	d054      	beq.n	800036e <__udivmoddi4+0x166>
 80002c4:	2100      	movs	r1, #0
 80002c6:	e886 0021 	stmia.w	r6, {r0, r5}
 80002ca:	4608      	mov	r0, r1
 80002cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d0:	fab3 f183 	clz	r1, r3
 80002d4:	2900      	cmp	r1, #0
 80002d6:	f040 808e 	bne.w	80003f6 <__udivmoddi4+0x1ee>
 80002da:	42ab      	cmp	r3, r5
 80002dc:	d302      	bcc.n	80002e4 <__udivmoddi4+0xdc>
 80002de:	4282      	cmp	r2, r0
 80002e0:	f200 80fa 	bhi.w	80004d8 <__udivmoddi4+0x2d0>
 80002e4:	1a84      	subs	r4, r0, r2
 80002e6:	eb65 0503 	sbc.w	r5, r5, r3
 80002ea:	2001      	movs	r0, #1
 80002ec:	46ac      	mov	ip, r5
 80002ee:	2e00      	cmp	r6, #0
 80002f0:	d03f      	beq.n	8000372 <__udivmoddi4+0x16a>
 80002f2:	e886 1010 	stmia.w	r6, {r4, ip}
 80002f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002fa:	b912      	cbnz	r2, 8000302 <__udivmoddi4+0xfa>
 80002fc:	2701      	movs	r7, #1
 80002fe:	fbb7 f7f2 	udiv	r7, r7, r2
 8000302:	fab7 fe87 	clz	lr, r7
 8000306:	f1be 0f00 	cmp.w	lr, #0
 800030a:	d134      	bne.n	8000376 <__udivmoddi4+0x16e>
 800030c:	1beb      	subs	r3, r5, r7
 800030e:	0c3a      	lsrs	r2, r7, #16
 8000310:	fa1f fc87 	uxth.w	ip, r7
 8000314:	2101      	movs	r1, #1
 8000316:	fbb3 f8f2 	udiv	r8, r3, r2
 800031a:	0c25      	lsrs	r5, r4, #16
 800031c:	fb02 3318 	mls	r3, r2, r8, r3
 8000320:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000324:	fb0c f308 	mul.w	r3, ip, r8
 8000328:	42ab      	cmp	r3, r5
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x134>
 800032c:	19ed      	adds	r5, r5, r7
 800032e:	f108 30ff 	add.w	r0, r8, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x132>
 8000334:	42ab      	cmp	r3, r5
 8000336:	f200 80d1 	bhi.w	80004dc <__udivmoddi4+0x2d4>
 800033a:	4680      	mov	r8, r0
 800033c:	1aed      	subs	r5, r5, r3
 800033e:	b2a3      	uxth	r3, r4
 8000340:	fbb5 f0f2 	udiv	r0, r5, r2
 8000344:	fb02 5510 	mls	r5, r2, r0, r5
 8000348:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 800034c:	fb0c fc00 	mul.w	ip, ip, r0
 8000350:	45a4      	cmp	ip, r4
 8000352:	d907      	bls.n	8000364 <__udivmoddi4+0x15c>
 8000354:	19e4      	adds	r4, r4, r7
 8000356:	f100 33ff 	add.w	r3, r0, #4294967295
 800035a:	d202      	bcs.n	8000362 <__udivmoddi4+0x15a>
 800035c:	45a4      	cmp	ip, r4
 800035e:	f200 80b8 	bhi.w	80004d2 <__udivmoddi4+0x2ca>
 8000362:	4618      	mov	r0, r3
 8000364:	eba4 040c 	sub.w	r4, r4, ip
 8000368:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800036c:	e79d      	b.n	80002aa <__udivmoddi4+0xa2>
 800036e:	4631      	mov	r1, r6
 8000370:	4630      	mov	r0, r6
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	f1ce 0420 	rsb	r4, lr, #32
 800037a:	fa05 f30e 	lsl.w	r3, r5, lr
 800037e:	fa07 f70e 	lsl.w	r7, r7, lr
 8000382:	fa20 f804 	lsr.w	r8, r0, r4
 8000386:	0c3a      	lsrs	r2, r7, #16
 8000388:	fa25 f404 	lsr.w	r4, r5, r4
 800038c:	ea48 0803 	orr.w	r8, r8, r3
 8000390:	fbb4 f1f2 	udiv	r1, r4, r2
 8000394:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000398:	fb02 4411 	mls	r4, r2, r1, r4
 800039c:	fa1f fc87 	uxth.w	ip, r7
 80003a0:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 80003a4:	fb01 f30c 	mul.w	r3, r1, ip
 80003a8:	42ab      	cmp	r3, r5
 80003aa:	fa00 f40e 	lsl.w	r4, r0, lr
 80003ae:	d909      	bls.n	80003c4 <__udivmoddi4+0x1bc>
 80003b0:	19ed      	adds	r5, r5, r7
 80003b2:	f101 30ff 	add.w	r0, r1, #4294967295
 80003b6:	f080 808a 	bcs.w	80004ce <__udivmoddi4+0x2c6>
 80003ba:	42ab      	cmp	r3, r5
 80003bc:	f240 8087 	bls.w	80004ce <__udivmoddi4+0x2c6>
 80003c0:	3902      	subs	r1, #2
 80003c2:	443d      	add	r5, r7
 80003c4:	1aeb      	subs	r3, r5, r3
 80003c6:	fa1f f588 	uxth.w	r5, r8
 80003ca:	fbb3 f0f2 	udiv	r0, r3, r2
 80003ce:	fb02 3310 	mls	r3, r2, r0, r3
 80003d2:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003d6:	fb00 f30c 	mul.w	r3, r0, ip
 80003da:	42ab      	cmp	r3, r5
 80003dc:	d907      	bls.n	80003ee <__udivmoddi4+0x1e6>
 80003de:	19ed      	adds	r5, r5, r7
 80003e0:	f100 38ff 	add.w	r8, r0, #4294967295
 80003e4:	d26f      	bcs.n	80004c6 <__udivmoddi4+0x2be>
 80003e6:	42ab      	cmp	r3, r5
 80003e8:	d96d      	bls.n	80004c6 <__udivmoddi4+0x2be>
 80003ea:	3802      	subs	r0, #2
 80003ec:	443d      	add	r5, r7
 80003ee:	1aeb      	subs	r3, r5, r3
 80003f0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003f4:	e78f      	b.n	8000316 <__udivmoddi4+0x10e>
 80003f6:	f1c1 0720 	rsb	r7, r1, #32
 80003fa:	fa22 f807 	lsr.w	r8, r2, r7
 80003fe:	408b      	lsls	r3, r1
 8000400:	fa05 f401 	lsl.w	r4, r5, r1
 8000404:	ea48 0303 	orr.w	r3, r8, r3
 8000408:	fa20 fe07 	lsr.w	lr, r0, r7
 800040c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000410:	40fd      	lsrs	r5, r7
 8000412:	ea4e 0e04 	orr.w	lr, lr, r4
 8000416:	fbb5 f9fc 	udiv	r9, r5, ip
 800041a:	ea4f 441e 	mov.w	r4, lr, lsr #16
 800041e:	fb0c 5519 	mls	r5, ip, r9, r5
 8000422:	fa1f f883 	uxth.w	r8, r3
 8000426:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 800042a:	fb09 f408 	mul.w	r4, r9, r8
 800042e:	42ac      	cmp	r4, r5
 8000430:	fa02 f201 	lsl.w	r2, r2, r1
 8000434:	fa00 fa01 	lsl.w	sl, r0, r1
 8000438:	d908      	bls.n	800044c <__udivmoddi4+0x244>
 800043a:	18ed      	adds	r5, r5, r3
 800043c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000440:	d243      	bcs.n	80004ca <__udivmoddi4+0x2c2>
 8000442:	42ac      	cmp	r4, r5
 8000444:	d941      	bls.n	80004ca <__udivmoddi4+0x2c2>
 8000446:	f1a9 0902 	sub.w	r9, r9, #2
 800044a:	441d      	add	r5, r3
 800044c:	1b2d      	subs	r5, r5, r4
 800044e:	fa1f fe8e 	uxth.w	lr, lr
 8000452:	fbb5 f0fc 	udiv	r0, r5, ip
 8000456:	fb0c 5510 	mls	r5, ip, r0, r5
 800045a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 800045e:	fb00 f808 	mul.w	r8, r0, r8
 8000462:	45a0      	cmp	r8, r4
 8000464:	d907      	bls.n	8000476 <__udivmoddi4+0x26e>
 8000466:	18e4      	adds	r4, r4, r3
 8000468:	f100 35ff 	add.w	r5, r0, #4294967295
 800046c:	d229      	bcs.n	80004c2 <__udivmoddi4+0x2ba>
 800046e:	45a0      	cmp	r8, r4
 8000470:	d927      	bls.n	80004c2 <__udivmoddi4+0x2ba>
 8000472:	3802      	subs	r0, #2
 8000474:	441c      	add	r4, r3
 8000476:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800047a:	eba4 0408 	sub.w	r4, r4, r8
 800047e:	fba0 8902 	umull	r8, r9, r0, r2
 8000482:	454c      	cmp	r4, r9
 8000484:	46c6      	mov	lr, r8
 8000486:	464d      	mov	r5, r9
 8000488:	d315      	bcc.n	80004b6 <__udivmoddi4+0x2ae>
 800048a:	d012      	beq.n	80004b2 <__udivmoddi4+0x2aa>
 800048c:	b156      	cbz	r6, 80004a4 <__udivmoddi4+0x29c>
 800048e:	ebba 030e 	subs.w	r3, sl, lr
 8000492:	eb64 0405 	sbc.w	r4, r4, r5
 8000496:	fa04 f707 	lsl.w	r7, r4, r7
 800049a:	40cb      	lsrs	r3, r1
 800049c:	431f      	orrs	r7, r3
 800049e:	40cc      	lsrs	r4, r1
 80004a0:	6037      	str	r7, [r6, #0]
 80004a2:	6074      	str	r4, [r6, #4]
 80004a4:	2100      	movs	r1, #0
 80004a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004aa:	4618      	mov	r0, r3
 80004ac:	e6f8      	b.n	80002a0 <__udivmoddi4+0x98>
 80004ae:	4690      	mov	r8, r2
 80004b0:	e6e0      	b.n	8000274 <__udivmoddi4+0x6c>
 80004b2:	45c2      	cmp	sl, r8
 80004b4:	d2ea      	bcs.n	800048c <__udivmoddi4+0x284>
 80004b6:	ebb8 0e02 	subs.w	lr, r8, r2
 80004ba:	eb69 0503 	sbc.w	r5, r9, r3
 80004be:	3801      	subs	r0, #1
 80004c0:	e7e4      	b.n	800048c <__udivmoddi4+0x284>
 80004c2:	4628      	mov	r0, r5
 80004c4:	e7d7      	b.n	8000476 <__udivmoddi4+0x26e>
 80004c6:	4640      	mov	r0, r8
 80004c8:	e791      	b.n	80003ee <__udivmoddi4+0x1e6>
 80004ca:	4681      	mov	r9, r0
 80004cc:	e7be      	b.n	800044c <__udivmoddi4+0x244>
 80004ce:	4601      	mov	r1, r0
 80004d0:	e778      	b.n	80003c4 <__udivmoddi4+0x1bc>
 80004d2:	3802      	subs	r0, #2
 80004d4:	443c      	add	r4, r7
 80004d6:	e745      	b.n	8000364 <__udivmoddi4+0x15c>
 80004d8:	4608      	mov	r0, r1
 80004da:	e708      	b.n	80002ee <__udivmoddi4+0xe6>
 80004dc:	f1a8 0802 	sub.w	r8, r8, #2
 80004e0:	443d      	add	r5, r7
 80004e2:	e72b      	b.n	800033c <__udivmoddi4+0x134>

080004e4 <__aeabi_idiv0>:
 80004e4:	4770      	bx	lr
 80004e6:	bf00      	nop

080004e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004e8:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 80004ea:	4b0a      	ldr	r3, [pc, #40]	; (8000514 <HAL_InitTick+0x2c>)
{
 80004ec:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 80004ee:	6818      	ldr	r0, [r3, #0]
 80004f0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80004f4:	fbb0 f0f3 	udiv	r0, r0, r3
 80004f8:	f000 f886 	bl	8000608 <HAL_SYSTICK_Config>
 80004fc:	4604      	mov	r4, r0
 80004fe:	b938      	cbnz	r0, 8000510 <HAL_InitTick+0x28>
    status = HAL_ERROR;
  }
  else
  {
    /*Configure the SysTick IRQ priority */
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 8000500:	4602      	mov	r2, r0
 8000502:	4629      	mov	r1, r5
 8000504:	f04f 30ff 	mov.w	r0, #4294967295
 8000508:	f000 f84a 	bl	80005a0 <HAL_NVIC_SetPriority>
 800050c:	4620      	mov	r0, r4
 800050e:	bd38      	pop	{r3, r4, r5, pc}
    status = HAL_ERROR;
 8000510:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8000512:	bd38      	pop	{r3, r4, r5, pc}
 8000514:	20000020 	.word	0x20000020

08000518 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000518:	4a09      	ldr	r2, [pc, #36]	; (8000540 <HAL_Init+0x28>)
 800051a:	6813      	ldr	r3, [r2, #0]
 800051c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
{
 8000520:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000522:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000524:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000526:	f000 f829 	bl	800057c <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800052a:	2000      	movs	r0, #0
 800052c:	f7ff ffdc 	bl	80004e8 <HAL_InitTick>
 8000530:	4604      	mov	r4, r0
 8000532:	b918      	cbnz	r0, 800053c <HAL_Init+0x24>
    HAL_MspInit();
 8000534:	f002 fbd0 	bl	8002cd8 <HAL_MspInit>
}
 8000538:	4620      	mov	r0, r4
 800053a:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 800053c:	2401      	movs	r4, #1
 800053e:	e7fb      	b.n	8000538 <HAL_Init+0x20>
 8000540:	40022000 	.word	0x40022000

08000544 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000544:	4a02      	ldr	r2, [pc, #8]	; (8000550 <HAL_IncTick+0xc>)
 8000546:	6813      	ldr	r3, [r2, #0]
 8000548:	3301      	adds	r3, #1
 800054a:	6013      	str	r3, [r2, #0]
 800054c:	4770      	bx	lr
 800054e:	bf00      	nop
 8000550:	20000040 	.word	0x20000040

08000554 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000554:	4b01      	ldr	r3, [pc, #4]	; (800055c <HAL_GetTick+0x8>)
 8000556:	6818      	ldr	r0, [r3, #0]
}
 8000558:	4770      	bx	lr
 800055a:	bf00      	nop
 800055c:	20000040 	.word	0x20000040

08000560 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000560:	b538      	push	{r3, r4, r5, lr}
 8000562:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000564:	f7ff fff6 	bl	8000554 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000568:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 800056a:	4605      	mov	r5, r0
  {
    wait++;
 800056c:	bf18      	it	ne
 800056e:	3401      	addne	r4, #1
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000570:	f7ff fff0 	bl	8000554 <HAL_GetTick>
 8000574:	1b40      	subs	r0, r0, r5
 8000576:	4284      	cmp	r4, r0
 8000578:	d8fa      	bhi.n	8000570 <HAL_Delay+0x10>
  {
  }
}
 800057a:	bd38      	pop	{r3, r4, r5, pc}

0800057c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800057c:	4a07      	ldr	r2, [pc, #28]	; (800059c <HAL_NVIC_SetPriorityGrouping+0x20>)
 800057e:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000580:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000584:	041b      	lsls	r3, r3, #16
 8000586:	0c1b      	lsrs	r3, r3, #16
 8000588:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800058c:	0200      	lsls	r0, r0, #8
 800058e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000592:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000596:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000598:	60d3      	str	r3, [r2, #12]
 800059a:	4770      	bx	lr
 800059c:	e000ed00 	.word	0xe000ed00

080005a0 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005a0:	4b17      	ldr	r3, [pc, #92]	; (8000600 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80005a2:	b530      	push	{r4, r5, lr}
 80005a4:	68dc      	ldr	r4, [r3, #12]
 80005a6:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80005aa:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005ae:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80005b0:	2b04      	cmp	r3, #4
 80005b2:	bf28      	it	cs
 80005b4:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005b6:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005b8:	f04f 0501 	mov.w	r5, #1
 80005bc:	fa05 f303 	lsl.w	r3, r5, r3
 80005c0:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005c4:	bf8c      	ite	hi
 80005c6:	3c03      	subhi	r4, #3
 80005c8:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005ca:	4019      	ands	r1, r3
 80005cc:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80005ce:	fa05 f404 	lsl.w	r4, r5, r4
 80005d2:	3c01      	subs	r4, #1
 80005d4:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 80005d6:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005d8:	ea42 0201 	orr.w	r2, r2, r1
 80005dc:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005e0:	bfaf      	iteee	ge
 80005e2:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005e6:	f000 000f 	andlt.w	r0, r0, #15
 80005ea:	4b06      	ldrlt	r3, [pc, #24]	; (8000604 <HAL_NVIC_SetPriority+0x64>)
 80005ec:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005ee:	bfa5      	ittet	ge
 80005f0:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 80005f4:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005f6:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005f8:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80005fc:	bd30      	pop	{r4, r5, pc}
 80005fe:	bf00      	nop
 8000600:	e000ed00 	.word	0xe000ed00
 8000604:	e000ed14 	.word	0xe000ed14

08000608 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000608:	3801      	subs	r0, #1
 800060a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800060e:	d20a      	bcs.n	8000626 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000610:	4b06      	ldr	r3, [pc, #24]	; (800062c <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000612:	4a07      	ldr	r2, [pc, #28]	; (8000630 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000614:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000616:	21f0      	movs	r1, #240	; 0xf0
 8000618:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800061c:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800061e:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000620:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000622:	601a      	str	r2, [r3, #0]
 8000624:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000626:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000628:	4770      	bx	lr
 800062a:	bf00      	nop
 800062c:	e000e010 	.word	0xe000e010
 8000630:	e000ed00 	.word	0xe000ed00

08000634 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000634:	4b04      	ldr	r3, [pc, #16]	; (8000648 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000636:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000638:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800063a:	bf0c      	ite	eq
 800063c:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000640:	f022 0204 	bicne.w	r2, r2, #4
 8000644:	601a      	str	r2, [r3, #0]
 8000646:	4770      	bx	lr
 8000648:	e000e010 	.word	0xe000e010

0800064c <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 800064c:	4770      	bx	lr

0800064e <HAL_SYSTICK_IRQHandler>:
{
 800064e:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8000650:	f7ff fffc 	bl	800064c <HAL_SYSTICK_Callback>
 8000654:	bd08      	pop	{r3, pc}
	...

08000658 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000658:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800065c:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800065e:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000660:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800080c <HAL_GPIO_Init+0x1b4>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000664:	4c67      	ldr	r4, [pc, #412]	; (8000804 <HAL_GPIO_Init+0x1ac>)
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000666:	9301      	str	r3, [sp, #4]
  uint32_t position = 0x00u;
 8000668:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800066a:	9a01      	ldr	r2, [sp, #4]
 800066c:	40da      	lsrs	r2, r3
 800066e:	d102      	bne.n	8000676 <HAL_GPIO_Init+0x1e>
      }
    }

    position++;
  }
}
 8000670:	b005      	add	sp, #20
 8000672:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000676:	2601      	movs	r6, #1
    if (iocurrent != 0x00u)
 8000678:	9a01      	ldr	r2, [sp, #4]
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800067a:	409e      	lsls	r6, r3
    if (iocurrent != 0x00u)
 800067c:	ea12 0e06 	ands.w	lr, r2, r6
 8000680:	f000 80b1 	beq.w	80007e6 <HAL_GPIO_Init+0x18e>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000684:	684a      	ldr	r2, [r1, #4]
 8000686:	f022 0710 	bic.w	r7, r2, #16
 800068a:	2f02      	cmp	r7, #2
 800068c:	d116      	bne.n	80006bc <HAL_GPIO_Init+0x64>
        temp = GPIOx->AFR[position >> 3u];
 800068e:	ea4f 09d3 	mov.w	r9, r3, lsr #3
 8000692:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000696:	f003 0a07 	and.w	sl, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 800069a:	f8d9 5020 	ldr.w	r5, [r9, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800069e:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 80006a2:	f04f 0c0f 	mov.w	ip, #15
 80006a6:	fa0c fc0a 	lsl.w	ip, ip, sl
 80006aa:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80006ae:	690d      	ldr	r5, [r1, #16]
 80006b0:	fa05 f50a 	lsl.w	r5, r5, sl
 80006b4:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3u] = temp;
 80006b8:	f8c9 5020 	str.w	r5, [r9, #32]
 80006bc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80006c0:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 80006c2:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80006c6:	fa05 f50c 	lsl.w	r5, r5, ip
 80006ca:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80006cc:	f002 0a03 	and.w	sl, r2, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80006d0:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80006d4:	fa0a f90c 	lsl.w	r9, sl, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80006d8:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80006da:	ea49 090b 	orr.w	r9, r9, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80006de:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 80006e0:	f8c0 9000 	str.w	r9, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80006e4:	d811      	bhi.n	800070a <HAL_GPIO_Init+0xb2>
        temp = GPIOx->OSPEEDR;
 80006e6:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80006e8:	ea05 0907 	and.w	r9, r5, r7
        temp |= (GPIO_Init->Speed << (position * 2u));
 80006ec:	68cf      	ldr	r7, [r1, #12]
 80006ee:	fa07 f70c 	lsl.w	r7, r7, ip
 80006f2:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OSPEEDR = temp;
 80006f6:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 80006f8:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80006fa:	ea27 0906 	bic.w	r9, r7, r6
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80006fe:	f3c2 1700 	ubfx	r7, r2, #4, #1
 8000702:	409f      	lsls	r7, r3
 8000704:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OTYPER = temp;
 8000708:	6047      	str	r7, [r0, #4]
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800070a:	f1ba 0f03 	cmp.w	sl, #3
 800070e:	d107      	bne.n	8000720 <HAL_GPIO_Init+0xc8>
        temp = GPIOx->ASCR;
 8000710:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000712:	ea27 0606 	bic.w	r6, r7, r6
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8000716:	f3c2 07c0 	ubfx	r7, r2, #3, #1
 800071a:	409f      	lsls	r7, r3
 800071c:	433e      	orrs	r6, r7
        GPIOx->ASCR = temp;
 800071e:	62c6      	str	r6, [r0, #44]	; 0x2c
      temp = GPIOx->PUPDR;
 8000720:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000722:	4035      	ands	r5, r6
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000724:	688e      	ldr	r6, [r1, #8]
 8000726:	fa06 f60c 	lsl.w	r6, r6, ip
 800072a:	4335      	orrs	r5, r6
      GPIOx->PUPDR = temp;
 800072c:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800072e:	00d5      	lsls	r5, r2, #3
 8000730:	d559      	bpl.n	80007e6 <HAL_GPIO_Init+0x18e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000732:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 8000736:	f045 0501 	orr.w	r5, r5, #1
 800073a:	f8c8 5060 	str.w	r5, [r8, #96]	; 0x60
 800073e:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 8000742:	f023 0603 	bic.w	r6, r3, #3
 8000746:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 800074a:	f005 0501 	and.w	r5, r5, #1
 800074e:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
 8000752:	9503      	str	r5, [sp, #12]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000754:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000758:	9d03      	ldr	r5, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2u];
 800075a:	68b5      	ldr	r5, [r6, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800075c:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8000760:	270f      	movs	r7, #15
 8000762:	fa07 f70c 	lsl.w	r7, r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000766:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800076a:	ea25 0707 	bic.w	r7, r5, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800076e:	d03c      	beq.n	80007ea <HAL_GPIO_Init+0x192>
 8000770:	4d25      	ldr	r5, [pc, #148]	; (8000808 <HAL_GPIO_Init+0x1b0>)
 8000772:	42a8      	cmp	r0, r5
 8000774:	d03b      	beq.n	80007ee <HAL_GPIO_Init+0x196>
 8000776:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800077a:	42a8      	cmp	r0, r5
 800077c:	d039      	beq.n	80007f2 <HAL_GPIO_Init+0x19a>
 800077e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000782:	42a8      	cmp	r0, r5
 8000784:	d037      	beq.n	80007f6 <HAL_GPIO_Init+0x19e>
 8000786:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800078a:	42a8      	cmp	r0, r5
 800078c:	d035      	beq.n	80007fa <HAL_GPIO_Init+0x1a2>
 800078e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000792:	42a8      	cmp	r0, r5
 8000794:	d033      	beq.n	80007fe <HAL_GPIO_Init+0x1a6>
 8000796:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800079a:	42a8      	cmp	r0, r5
 800079c:	bf14      	ite	ne
 800079e:	2507      	movne	r5, #7
 80007a0:	2506      	moveq	r5, #6
 80007a2:	fa05 f50c 	lsl.w	r5, r5, ip
 80007a6:	433d      	orrs	r5, r7
        SYSCFG->EXTICR[position >> 2u] = temp;
 80007a8:	60b5      	str	r5, [r6, #8]
        temp = EXTI->IMR1;
 80007aa:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 80007ac:	ea6f 060e 	mvn.w	r6, lr
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80007b0:	03d7      	lsls	r7, r2, #15
        temp &= ~(iocurrent);
 80007b2:	bf54      	ite	pl
 80007b4:	4035      	andpl	r5, r6
          temp |= iocurrent;
 80007b6:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->IMR1 = temp;
 80007ba:	6025      	str	r5, [r4, #0]
        temp = EXTI->EMR1;
 80007bc:	6865      	ldr	r5, [r4, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80007be:	0397      	lsls	r7, r2, #14
        temp &= ~(iocurrent);
 80007c0:	bf54      	ite	pl
 80007c2:	4035      	andpl	r5, r6
          temp |= iocurrent;
 80007c4:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->EMR1 = temp;
 80007c8:	6065      	str	r5, [r4, #4]
        temp = EXTI->RTSR1;
 80007ca:	68a5      	ldr	r5, [r4, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80007cc:	02d7      	lsls	r7, r2, #11
        temp &= ~(iocurrent);
 80007ce:	bf54      	ite	pl
 80007d0:	4035      	andpl	r5, r6
          temp |= iocurrent;
 80007d2:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->RTSR1 = temp;
 80007d6:	60a5      	str	r5, [r4, #8]
        temp = EXTI->FTSR1;
 80007d8:	68e5      	ldr	r5, [r4, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80007da:	0292      	lsls	r2, r2, #10
        temp &= ~(iocurrent);
 80007dc:	bf54      	ite	pl
 80007de:	4035      	andpl	r5, r6
          temp |= iocurrent;
 80007e0:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->FTSR1 = temp;
 80007e4:	60e5      	str	r5, [r4, #12]
    position++;
 80007e6:	3301      	adds	r3, #1
 80007e8:	e73f      	b.n	800066a <HAL_GPIO_Init+0x12>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80007ea:	2500      	movs	r5, #0
 80007ec:	e7d9      	b.n	80007a2 <HAL_GPIO_Init+0x14a>
 80007ee:	2501      	movs	r5, #1
 80007f0:	e7d7      	b.n	80007a2 <HAL_GPIO_Init+0x14a>
 80007f2:	2502      	movs	r5, #2
 80007f4:	e7d5      	b.n	80007a2 <HAL_GPIO_Init+0x14a>
 80007f6:	2503      	movs	r5, #3
 80007f8:	e7d3      	b.n	80007a2 <HAL_GPIO_Init+0x14a>
 80007fa:	2504      	movs	r5, #4
 80007fc:	e7d1      	b.n	80007a2 <HAL_GPIO_Init+0x14a>
 80007fe:	2505      	movs	r5, #5
 8000800:	e7cf      	b.n	80007a2 <HAL_GPIO_Init+0x14a>
 8000802:	bf00      	nop
 8000804:	40010400 	.word	0x40010400
 8000808:	48000400 	.word	0x48000400
 800080c:	40021000 	.word	0x40021000

08000810 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000810:	b10a      	cbz	r2, 8000816 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000812:	6181      	str	r1, [r0, #24]
 8000814:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000816:	6281      	str	r1, [r0, #40]	; 0x28
 8000818:	4770      	bx	lr

0800081a <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 800081a:	6943      	ldr	r3, [r0, #20]
 800081c:	4059      	eors	r1, r3
 800081e:	6141      	str	r1, [r0, #20]
 8000820:	4770      	bx	lr

08000822 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8000822:	6803      	ldr	r3, [r0, #0]
 8000824:	699a      	ldr	r2, [r3, #24]
 8000826:	0791      	lsls	r1, r2, #30
  {
    hi2c->Instance->TXDR = 0x00U;
 8000828:	bf44      	itt	mi
 800082a:	2200      	movmi	r2, #0
 800082c:	629a      	strmi	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800082e:	699a      	ldr	r2, [r3, #24]
 8000830:	07d2      	lsls	r2, r2, #31
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8000832:	bf5e      	ittt	pl
 8000834:	699a      	ldrpl	r2, [r3, #24]
 8000836:	f042 0201 	orrpl.w	r2, r2, #1
 800083a:	619a      	strpl	r2, [r3, #24]
 800083c:	4770      	bx	lr

0800083e <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 800083e:	b530      	push	{r4, r5, lr}
 8000840:	9c03      	ldr	r4, [sp, #12]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8000842:	6805      	ldr	r5, [r0, #0]
 8000844:	4323      	orrs	r3, r4
 8000846:	0d64      	lsrs	r4, r4, #21
 8000848:	f404 6480 	and.w	r4, r4, #1024	; 0x400
 800084c:	f044 747f 	orr.w	r4, r4, #66846720	; 0x3fc0000
 8000850:	f444 3458 	orr.w	r4, r4, #221184	; 0x36000
 8000854:	6868      	ldr	r0, [r5, #4]
 8000856:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800085a:	f444 747f 	orr.w	r4, r4, #1020	; 0x3fc
 800085e:	4319      	orrs	r1, r3
 8000860:	f044 0403 	orr.w	r4, r4, #3
 8000864:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8000868:	ea20 0404 	bic.w	r4, r0, r4
 800086c:	4321      	orrs	r1, r4
 800086e:	6069      	str	r1, [r5, #4]
 8000870:	bd30      	pop	{r4, r5, pc}

08000872 <I2C_WaitOnFlagUntilTimeout>:
{
 8000872:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000876:	9f06      	ldr	r7, [sp, #24]
 8000878:	4604      	mov	r4, r0
 800087a:	4688      	mov	r8, r1
 800087c:	4616      	mov	r6, r2
 800087e:	461d      	mov	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8000880:	6822      	ldr	r2, [r4, #0]
 8000882:	6993      	ldr	r3, [r2, #24]
 8000884:	ea38 0303 	bics.w	r3, r8, r3
 8000888:	bf0c      	ite	eq
 800088a:	2301      	moveq	r3, #1
 800088c:	2300      	movne	r3, #0
 800088e:	42b3      	cmp	r3, r6
 8000890:	d002      	beq.n	8000898 <I2C_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 8000892:	2000      	movs	r0, #0
}
 8000894:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 8000898:	1c6b      	adds	r3, r5, #1
 800089a:	d0f2      	beq.n	8000882 <I2C_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800089c:	f7ff fe5a 	bl	8000554 <HAL_GetTick>
 80008a0:	1bc0      	subs	r0, r0, r7
 80008a2:	4285      	cmp	r5, r0
 80008a4:	d301      	bcc.n	80008aa <I2C_WaitOnFlagUntilTimeout+0x38>
 80008a6:	2d00      	cmp	r5, #0
 80008a8:	d1ea      	bne.n	8000880 <I2C_WaitOnFlagUntilTimeout+0xe>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80008aa:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80008ac:	f043 0320 	orr.w	r3, r3, #32
 80008b0:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80008b2:	2320      	movs	r3, #32
 80008b4:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80008b8:	2300      	movs	r3, #0
 80008ba:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80008be:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80008c2:	2001      	movs	r0, #1
 80008c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080008c8 <I2C_IsAcknowledgeFailed>:
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80008c8:	6803      	ldr	r3, [r0, #0]
{
 80008ca:	b570      	push	{r4, r5, r6, lr}
 80008cc:	4604      	mov	r4, r0
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80008ce:	6998      	ldr	r0, [r3, #24]
 80008d0:	f010 0010 	ands.w	r0, r0, #16
{
 80008d4:	460d      	mov	r5, r1
 80008d6:	4616      	mov	r6, r2
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80008d8:	d116      	bne.n	8000908 <I2C_IsAcknowledgeFailed+0x40>
 80008da:	bd70      	pop	{r4, r5, r6, pc}
      if (Timeout != HAL_MAX_DELAY)
 80008dc:	1c69      	adds	r1, r5, #1
 80008de:	d014      	beq.n	800090a <I2C_IsAcknowledgeFailed+0x42>
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80008e0:	f7ff fe38 	bl	8000554 <HAL_GetTick>
 80008e4:	1b80      	subs	r0, r0, r6
 80008e6:	4285      	cmp	r5, r0
 80008e8:	d300      	bcc.n	80008ec <I2C_IsAcknowledgeFailed+0x24>
 80008ea:	b96d      	cbnz	r5, 8000908 <I2C_IsAcknowledgeFailed+0x40>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80008ec:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80008ee:	f043 0320 	orr.w	r3, r3, #32
 80008f2:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80008f4:	2320      	movs	r3, #32
 80008f6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80008fa:	2300      	movs	r3, #0
 80008fc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8000900:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_ERROR;
 8000904:	2001      	movs	r0, #1
}
 8000906:	bd70      	pop	{r4, r5, r6, pc}
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8000908:	6823      	ldr	r3, [r4, #0]
 800090a:	6999      	ldr	r1, [r3, #24]
 800090c:	068a      	lsls	r2, r1, #26
 800090e:	d5e5      	bpl.n	80008dc <I2C_IsAcknowledgeFailed+0x14>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000910:	2210      	movs	r2, #16
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000912:	2520      	movs	r5, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000914:	61da      	str	r2, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 8000916:	4620      	mov	r0, r4
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000918:	61dd      	str	r5, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 800091a:	f7ff ff82 	bl	8000822 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 800091e:	6822      	ldr	r2, [r4, #0]
 8000920:	6853      	ldr	r3, [r2, #4]
 8000922:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8000926:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 800092a:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 800092e:	f023 0301 	bic.w	r3, r3, #1
 8000932:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8000934:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000936:	f043 0304 	orr.w	r3, r3, #4
 800093a:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800093c:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
 8000940:	e7db      	b.n	80008fa <I2C_IsAcknowledgeFailed+0x32>

08000942 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8000942:	b570      	push	{r4, r5, r6, lr}
 8000944:	4604      	mov	r4, r0
 8000946:	460d      	mov	r5, r1
 8000948:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800094a:	6823      	ldr	r3, [r4, #0]
 800094c:	699b      	ldr	r3, [r3, #24]
 800094e:	079b      	lsls	r3, r3, #30
 8000950:	d501      	bpl.n	8000956 <I2C_WaitOnTXISFlagUntilTimeout+0x14>
  return HAL_OK;
 8000952:	2000      	movs	r0, #0
 8000954:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8000956:	4632      	mov	r2, r6
 8000958:	4629      	mov	r1, r5
 800095a:	4620      	mov	r0, r4
 800095c:	f7ff ffb4 	bl	80008c8 <I2C_IsAcknowledgeFailed>
 8000960:	b9a0      	cbnz	r0, 800098c <I2C_WaitOnTXISFlagUntilTimeout+0x4a>
    if (Timeout != HAL_MAX_DELAY)
 8000962:	1c6a      	adds	r2, r5, #1
 8000964:	d0f1      	beq.n	800094a <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8000966:	f7ff fdf5 	bl	8000554 <HAL_GetTick>
 800096a:	1b80      	subs	r0, r0, r6
 800096c:	4285      	cmp	r5, r0
 800096e:	d301      	bcc.n	8000974 <I2C_WaitOnTXISFlagUntilTimeout+0x32>
 8000970:	2d00      	cmp	r5, #0
 8000972:	d1ea      	bne.n	800094a <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8000974:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000976:	f043 0320 	orr.w	r3, r3, #32
 800097a:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800097c:	2320      	movs	r3, #32
 800097e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8000982:	2300      	movs	r3, #0
 8000984:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8000988:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 800098c:	2001      	movs	r0, #1
}
 800098e:	bd70      	pop	{r4, r5, r6, pc}

08000990 <I2C_RequestMemoryWrite>:
{
 8000990:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000992:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8000994:	461f      	mov	r7, r3
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8000996:	4b16      	ldr	r3, [pc, #88]	; (80009f0 <I2C_RequestMemoryWrite+0x60>)
 8000998:	9300      	str	r3, [sp, #0]
{
 800099a:	4605      	mov	r5, r0
 800099c:	4614      	mov	r4, r2
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800099e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80009a2:	b2fa      	uxtb	r2, r7
 80009a4:	f7ff ff4b 	bl	800083e <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80009a8:	4632      	mov	r2, r6
 80009aa:	9908      	ldr	r1, [sp, #32]
 80009ac:	4628      	mov	r0, r5
 80009ae:	f7ff ffc8 	bl	8000942 <I2C_WaitOnTXISFlagUntilTimeout>
 80009b2:	b110      	cbz	r0, 80009ba <I2C_RequestMemoryWrite+0x2a>
    return HAL_ERROR;
 80009b4:	2001      	movs	r0, #1
}
 80009b6:	b003      	add	sp, #12
 80009b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80009ba:	2f01      	cmp	r7, #1
 80009bc:	682b      	ldr	r3, [r5, #0]
 80009be:	d10c      	bne.n	80009da <I2C_RequestMemoryWrite+0x4a>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80009c0:	b2e4      	uxtb	r4, r4
 80009c2:	629c      	str	r4, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80009c4:	9b08      	ldr	r3, [sp, #32]
 80009c6:	9600      	str	r6, [sp, #0]
 80009c8:	2200      	movs	r2, #0
 80009ca:	2180      	movs	r1, #128	; 0x80
 80009cc:	4628      	mov	r0, r5
 80009ce:	f7ff ff50 	bl	8000872 <I2C_WaitOnFlagUntilTimeout>
    return HAL_ERROR;
 80009d2:	3000      	adds	r0, #0
 80009d4:	bf18      	it	ne
 80009d6:	2001      	movne	r0, #1
 80009d8:	e7ed      	b.n	80009b6 <I2C_RequestMemoryWrite+0x26>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80009da:	0a22      	lsrs	r2, r4, #8
 80009dc:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80009de:	9908      	ldr	r1, [sp, #32]
 80009e0:	4632      	mov	r2, r6
 80009e2:	4628      	mov	r0, r5
 80009e4:	f7ff ffad 	bl	8000942 <I2C_WaitOnTXISFlagUntilTimeout>
 80009e8:	2800      	cmp	r0, #0
 80009ea:	d1e3      	bne.n	80009b4 <I2C_RequestMemoryWrite+0x24>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80009ec:	682b      	ldr	r3, [r5, #0]
 80009ee:	e7e7      	b.n	80009c0 <I2C_RequestMemoryWrite+0x30>
 80009f0:	80002000 	.word	0x80002000

080009f4 <I2C_RequestMemoryRead>:
{
 80009f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80009f6:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80009f8:	461f      	mov	r7, r3
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80009fa:	4b16      	ldr	r3, [pc, #88]	; (8000a54 <I2C_RequestMemoryRead+0x60>)
 80009fc:	9300      	str	r3, [sp, #0]
{
 80009fe:	4605      	mov	r5, r0
 8000a00:	4614      	mov	r4, r2
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8000a02:	2300      	movs	r3, #0
 8000a04:	b2fa      	uxtb	r2, r7
 8000a06:	f7ff ff1a 	bl	800083e <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8000a0a:	4632      	mov	r2, r6
 8000a0c:	9908      	ldr	r1, [sp, #32]
 8000a0e:	4628      	mov	r0, r5
 8000a10:	f7ff ff97 	bl	8000942 <I2C_WaitOnTXISFlagUntilTimeout>
 8000a14:	b110      	cbz	r0, 8000a1c <I2C_RequestMemoryRead+0x28>
    return HAL_ERROR;
 8000a16:	2001      	movs	r0, #1
}
 8000a18:	b003      	add	sp, #12
 8000a1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8000a1c:	2f01      	cmp	r7, #1
 8000a1e:	682b      	ldr	r3, [r5, #0]
 8000a20:	d10c      	bne.n	8000a3c <I2C_RequestMemoryRead+0x48>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8000a22:	b2e4      	uxtb	r4, r4
 8000a24:	629c      	str	r4, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8000a26:	9b08      	ldr	r3, [sp, #32]
 8000a28:	9600      	str	r6, [sp, #0]
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	2140      	movs	r1, #64	; 0x40
 8000a2e:	4628      	mov	r0, r5
 8000a30:	f7ff ff1f 	bl	8000872 <I2C_WaitOnFlagUntilTimeout>
    return HAL_ERROR;
 8000a34:	3000      	adds	r0, #0
 8000a36:	bf18      	it	ne
 8000a38:	2001      	movne	r0, #1
 8000a3a:	e7ed      	b.n	8000a18 <I2C_RequestMemoryRead+0x24>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8000a3c:	0a22      	lsrs	r2, r4, #8
 8000a3e:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8000a40:	9908      	ldr	r1, [sp, #32]
 8000a42:	4632      	mov	r2, r6
 8000a44:	4628      	mov	r0, r5
 8000a46:	f7ff ff7c 	bl	8000942 <I2C_WaitOnTXISFlagUntilTimeout>
 8000a4a:	2800      	cmp	r0, #0
 8000a4c:	d1e3      	bne.n	8000a16 <I2C_RequestMemoryRead+0x22>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8000a4e:	682b      	ldr	r3, [r5, #0]
 8000a50:	e7e7      	b.n	8000a22 <I2C_RequestMemoryRead+0x2e>
 8000a52:	bf00      	nop
 8000a54:	80002000 	.word	0x80002000

08000a58 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8000a58:	b570      	push	{r4, r5, r6, lr}
 8000a5a:	4604      	mov	r4, r0
 8000a5c:	460d      	mov	r5, r1
 8000a5e:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8000a60:	6823      	ldr	r3, [r4, #0]
 8000a62:	699b      	ldr	r3, [r3, #24]
 8000a64:	069b      	lsls	r3, r3, #26
 8000a66:	d501      	bpl.n	8000a6c <I2C_WaitOnSTOPFlagUntilTimeout+0x14>
  return HAL_OK;
 8000a68:	2000      	movs	r0, #0
 8000a6a:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8000a6c:	4632      	mov	r2, r6
 8000a6e:	4629      	mov	r1, r5
 8000a70:	4620      	mov	r0, r4
 8000a72:	f7ff ff29 	bl	80008c8 <I2C_IsAcknowledgeFailed>
 8000a76:	b990      	cbnz	r0, 8000a9e <I2C_WaitOnSTOPFlagUntilTimeout+0x46>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8000a78:	f7ff fd6c 	bl	8000554 <HAL_GetTick>
 8000a7c:	1b80      	subs	r0, r0, r6
 8000a7e:	4285      	cmp	r5, r0
 8000a80:	d301      	bcc.n	8000a86 <I2C_WaitOnSTOPFlagUntilTimeout+0x2e>
 8000a82:	2d00      	cmp	r5, #0
 8000a84:	d1ec      	bne.n	8000a60 <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8000a86:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000a88:	f043 0320 	orr.w	r3, r3, #32
 8000a8c:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8000a8e:	2320      	movs	r3, #32
 8000a90:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8000a94:	2300      	movs	r3, #0
 8000a96:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8000a9a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 8000a9e:	2001      	movs	r0, #1
}
 8000aa0:	bd70      	pop	{r4, r5, r6, pc}

08000aa2 <HAL_I2C_Init>:
{
 8000aa2:	b510      	push	{r4, lr}
  if (hi2c == NULL)
 8000aa4:	4604      	mov	r4, r0
 8000aa6:	2800      	cmp	r0, #0
 8000aa8:	d04a      	beq.n	8000b40 <HAL_I2C_Init+0x9e>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000aaa:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8000aae:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000ab2:	b91b      	cbnz	r3, 8000abc <HAL_I2C_Init+0x1a>
    hi2c->Lock = HAL_UNLOCKED;
 8000ab4:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 8000ab8:	f001 fc44 	bl	8002344 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8000abc:	2324      	movs	r3, #36	; 0x24
 8000abe:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 8000ac2:	6823      	ldr	r3, [r4, #0]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000ac4:	68e1      	ldr	r1, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 8000ac6:	681a      	ldr	r2, [r3, #0]
 8000ac8:	f022 0201 	bic.w	r2, r2, #1
 8000acc:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000ace:	6862      	ldr	r2, [r4, #4]
 8000ad0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8000ad4:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000ad6:	689a      	ldr	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000ad8:	2901      	cmp	r1, #1
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000ada:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000ade:	609a      	str	r2, [r3, #8]
 8000ae0:	68a2      	ldr	r2, [r4, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000ae2:	d124      	bne.n	8000b2e <HAL_I2C_Init+0x8c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000ae4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000ae8:	609a      	str	r2, [r3, #8]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000aea:	685a      	ldr	r2, [r3, #4]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8000aec:	6961      	ldr	r1, [r4, #20]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000aee:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8000af2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000af6:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8000af8:	68da      	ldr	r2, [r3, #12]
 8000afa:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000afe:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8000b00:	6922      	ldr	r2, [r4, #16]
 8000b02:	430a      	orrs	r2, r1
 8000b04:	69a1      	ldr	r1, [r4, #24]
 8000b06:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8000b0a:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000b0c:	6a21      	ldr	r1, [r4, #32]
 8000b0e:	69e2      	ldr	r2, [r4, #28]
 8000b10:	430a      	orrs	r2, r1
 8000b12:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8000b14:	681a      	ldr	r2, [r3, #0]
 8000b16:	f042 0201 	orr.w	r2, r2, #1
 8000b1a:	601a      	str	r2, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000b1c:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8000b1e:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000b20:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8000b22:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8000b26:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000b28:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
  return HAL_OK;
 8000b2c:	bd10      	pop	{r4, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000b2e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000b32:	2902      	cmp	r1, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000b34:	609a      	str	r2, [r3, #8]
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8000b36:	bf04      	itt	eq
 8000b38:	f44f 6200 	moveq.w	r2, #2048	; 0x800
 8000b3c:	605a      	streq	r2, [r3, #4]
 8000b3e:	e7d4      	b.n	8000aea <HAL_I2C_Init+0x48>
    return HAL_ERROR;
 8000b40:	2001      	movs	r0, #1
}
 8000b42:	bd10      	pop	{r4, pc}

08000b44 <HAL_I2C_Mem_Write>:
{
 8000b44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000b48:	469b      	mov	fp, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000b4a:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 8000b4e:	b085      	sub	sp, #20
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000b50:	2b20      	cmp	r3, #32
{
 8000b52:	4604      	mov	r4, r0
 8000b54:	460f      	mov	r7, r1
 8000b56:	9203      	str	r2, [sp, #12]
 8000b58:	f8bd a03c 	ldrh.w	sl, [sp, #60]	; 0x3c
 8000b5c:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000b60:	f040 80a5 	bne.w	8000cae <HAL_I2C_Mem_Write+0x16a>
    if ((pData == NULL) || (Size == 0U))
 8000b64:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8000b66:	b113      	cbz	r3, 8000b6e <HAL_I2C_Mem_Write+0x2a>
 8000b68:	f1ba 0f00 	cmp.w	sl, #0
 8000b6c:	d106      	bne.n	8000b7c <HAL_I2C_Mem_Write+0x38>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8000b6e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000b72:	6463      	str	r3, [r4, #68]	; 0x44
      return HAL_ERROR;
 8000b74:	2001      	movs	r0, #1
}
 8000b76:	b005      	add	sp, #20
 8000b78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 8000b7c:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8000b80:	2b01      	cmp	r3, #1
 8000b82:	f000 8094 	beq.w	8000cae <HAL_I2C_Mem_Write+0x16a>
 8000b86:	2501      	movs	r5, #1
 8000b88:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8000b8c:	f7ff fce2 	bl	8000554 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8000b90:	2319      	movs	r3, #25
 8000b92:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 8000b94:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8000b96:	462a      	mov	r2, r5
 8000b98:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000b9c:	4620      	mov	r0, r4
 8000b9e:	f7ff fe68 	bl	8000872 <I2C_WaitOnFlagUntilTimeout>
 8000ba2:	4681      	mov	r9, r0
 8000ba4:	2800      	cmp	r0, #0
 8000ba6:	d1e5      	bne.n	8000b74 <HAL_I2C_Mem_Write+0x30>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8000ba8:	2321      	movs	r3, #33	; 0x21
 8000baa:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8000bae:	2340      	movs	r3, #64	; 0x40
 8000bb0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->pBuffPtr  = pData;
 8000bb4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000bb6:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8000bb8:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferISR   = NULL;
 8000bba:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 8000bbc:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8000bc0:	9601      	str	r6, [sp, #4]
 8000bc2:	f8cd 8000 	str.w	r8, [sp]
 8000bc6:	465b      	mov	r3, fp
 8000bc8:	9a03      	ldr	r2, [sp, #12]
 8000bca:	4639      	mov	r1, r7
 8000bcc:	4620      	mov	r0, r4
 8000bce:	f7ff fedf 	bl	8000990 <I2C_RequestMemoryWrite>
 8000bd2:	b110      	cbz	r0, 8000bda <HAL_I2C_Mem_Write+0x96>
      __HAL_UNLOCK(hi2c);
 8000bd4:	f884 9040 	strb.w	r9, [r4, #64]	; 0x40
 8000bd8:	e7cc      	b.n	8000b74 <HAL_I2C_Mem_Write+0x30>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000bda:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8000bdc:	b29b      	uxth	r3, r3
 8000bde:	2bff      	cmp	r3, #255	; 0xff
 8000be0:	d955      	bls.n	8000c8e <HAL_I2C_Mem_Write+0x14a>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8000be2:	22ff      	movs	r2, #255	; 0xff
 8000be4:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8000be6:	9000      	str	r0, [sp, #0]
 8000be8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8000bec:	4639      	mov	r1, r7
 8000bee:	4620      	mov	r0, r4
 8000bf0:	f7ff fe25 	bl	800083e <I2C_TransferConfig>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000bf4:	4632      	mov	r2, r6
 8000bf6:	4641      	mov	r1, r8
 8000bf8:	4620      	mov	r0, r4
 8000bfa:	f7ff fea2 	bl	8000942 <I2C_WaitOnTXISFlagUntilTimeout>
 8000bfe:	2800      	cmp	r0, #0
 8000c00:	d1b8      	bne.n	8000b74 <HAL_I2C_Mem_Write+0x30>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8000c02:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000c04:	6822      	ldr	r2, [r4, #0]
 8000c06:	f813 1b01 	ldrb.w	r1, [r3], #1
 8000c0a:	6291      	str	r1, [r2, #40]	; 0x28
      hi2c->pBuffPtr++;
 8000c0c:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8000c0e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8000c10:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8000c12:	3b01      	subs	r3, #1
 8000c14:	b29b      	uxth	r3, r3
 8000c16:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8000c18:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8000c1a:	3a01      	subs	r2, #1
 8000c1c:	b292      	uxth	r2, r2
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8000c1e:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 8000c20:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8000c22:	b1ab      	cbz	r3, 8000c50 <HAL_I2C_Mem_Write+0x10c>
 8000c24:	b9a2      	cbnz	r2, 8000c50 <HAL_I2C_Mem_Write+0x10c>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8000c26:	9600      	str	r6, [sp, #0]
 8000c28:	4643      	mov	r3, r8
 8000c2a:	2180      	movs	r1, #128	; 0x80
 8000c2c:	4620      	mov	r0, r4
 8000c2e:	f7ff fe20 	bl	8000872 <I2C_WaitOnFlagUntilTimeout>
 8000c32:	2800      	cmp	r0, #0
 8000c34:	d19e      	bne.n	8000b74 <HAL_I2C_Mem_Write+0x30>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000c36:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8000c38:	b29b      	uxth	r3, r3
 8000c3a:	2bff      	cmp	r3, #255	; 0xff
 8000c3c:	d92f      	bls.n	8000c9e <HAL_I2C_Mem_Write+0x15a>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8000c3e:	22ff      	movs	r2, #255	; 0xff
 8000c40:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8000c42:	9000      	str	r0, [sp, #0]
 8000c44:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8000c48:	4639      	mov	r1, r7
 8000c4a:	4620      	mov	r0, r4
 8000c4c:	f7ff fdf7 	bl	800083e <I2C_TransferConfig>
    while (hi2c->XferCount > 0U);
 8000c50:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8000c52:	b29b      	uxth	r3, r3
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d1cd      	bne.n	8000bf4 <HAL_I2C_Mem_Write+0xb0>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000c58:	4632      	mov	r2, r6
 8000c5a:	4641      	mov	r1, r8
 8000c5c:	4620      	mov	r0, r4
 8000c5e:	f7ff fefb 	bl	8000a58 <I2C_WaitOnSTOPFlagUntilTimeout>
 8000c62:	2800      	cmp	r0, #0
 8000c64:	d186      	bne.n	8000b74 <HAL_I2C_Mem_Write+0x30>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000c66:	6823      	ldr	r3, [r4, #0]
 8000c68:	2120      	movs	r1, #32
 8000c6a:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8000c6c:	685a      	ldr	r2, [r3, #4]
 8000c6e:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 8000c72:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 8000c76:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8000c7a:	f022 0201 	bic.w	r2, r2, #1
 8000c7e:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8000c80:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8000c84:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8000c88:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8000c8c:	e773      	b.n	8000b76 <HAL_I2C_Mem_Write+0x32>
      hi2c->XferSize = hi2c->XferCount;
 8000c8e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8000c90:	9000      	str	r0, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 8000c92:	b292      	uxth	r2, r2
 8000c94:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8000c96:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000c9a:	b2d2      	uxtb	r2, r2
 8000c9c:	e7a6      	b.n	8000bec <HAL_I2C_Mem_Write+0xa8>
          hi2c->XferSize = hi2c->XferCount;
 8000c9e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8000ca0:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 8000ca2:	b292      	uxth	r2, r2
 8000ca4:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8000ca6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000caa:	b2d2      	uxtb	r2, r2
 8000cac:	e7cc      	b.n	8000c48 <HAL_I2C_Mem_Write+0x104>
    return HAL_BUSY;
 8000cae:	2002      	movs	r0, #2
 8000cb0:	e761      	b.n	8000b76 <HAL_I2C_Mem_Write+0x32>
	...

08000cb4 <HAL_I2C_Mem_Read>:
{
 8000cb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000cb8:	469b      	mov	fp, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000cba:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 8000cbe:	b085      	sub	sp, #20
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000cc0:	2b20      	cmp	r3, #32
{
 8000cc2:	4604      	mov	r4, r0
 8000cc4:	460f      	mov	r7, r1
 8000cc6:	9203      	str	r2, [sp, #12]
 8000cc8:	f8bd a03c 	ldrh.w	sl, [sp, #60]	; 0x3c
 8000ccc:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000cd0:	f040 80a9 	bne.w	8000e26 <HAL_I2C_Mem_Read+0x172>
    if ((pData == NULL) || (Size == 0U))
 8000cd4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8000cd6:	b113      	cbz	r3, 8000cde <HAL_I2C_Mem_Read+0x2a>
 8000cd8:	f1ba 0f00 	cmp.w	sl, #0
 8000cdc:	d106      	bne.n	8000cec <HAL_I2C_Mem_Read+0x38>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8000cde:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000ce2:	6463      	str	r3, [r4, #68]	; 0x44
      return HAL_ERROR;
 8000ce4:	2001      	movs	r0, #1
}
 8000ce6:	b005      	add	sp, #20
 8000ce8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 8000cec:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8000cf0:	2b01      	cmp	r3, #1
 8000cf2:	f000 8098 	beq.w	8000e26 <HAL_I2C_Mem_Read+0x172>
 8000cf6:	2501      	movs	r5, #1
 8000cf8:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8000cfc:	f7ff fc2a 	bl	8000554 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8000d00:	2319      	movs	r3, #25
 8000d02:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 8000d04:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8000d06:	462a      	mov	r2, r5
 8000d08:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d0c:	4620      	mov	r0, r4
 8000d0e:	f7ff fdb0 	bl	8000872 <I2C_WaitOnFlagUntilTimeout>
 8000d12:	4681      	mov	r9, r0
 8000d14:	2800      	cmp	r0, #0
 8000d16:	d1e5      	bne.n	8000ce4 <HAL_I2C_Mem_Read+0x30>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8000d18:	2322      	movs	r3, #34	; 0x22
 8000d1a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8000d1e:	2340      	movs	r3, #64	; 0x40
 8000d20:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->pBuffPtr  = pData;
 8000d24:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000d26:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8000d28:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferISR   = NULL;
 8000d2a:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 8000d2c:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8000d30:	9601      	str	r6, [sp, #4]
 8000d32:	f8cd 8000 	str.w	r8, [sp]
 8000d36:	465b      	mov	r3, fp
 8000d38:	9a03      	ldr	r2, [sp, #12]
 8000d3a:	4639      	mov	r1, r7
 8000d3c:	4620      	mov	r0, r4
 8000d3e:	f7ff fe59 	bl	80009f4 <I2C_RequestMemoryRead>
 8000d42:	b110      	cbz	r0, 8000d4a <HAL_I2C_Mem_Read+0x96>
      __HAL_UNLOCK(hi2c);
 8000d44:	f884 9040 	strb.w	r9, [r4, #64]	; 0x40
 8000d48:	e7cc      	b.n	8000ce4 <HAL_I2C_Mem_Read+0x30>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000d4a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8000d4c:	b29b      	uxth	r3, r3
 8000d4e:	2bff      	cmp	r3, #255	; 0xff
 8000d50:	4b36      	ldr	r3, [pc, #216]	; (8000e2c <HAL_I2C_Mem_Read+0x178>)
 8000d52:	d958      	bls.n	8000e06 <HAL_I2C_Mem_Read+0x152>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8000d54:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8000d56:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8000d58:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8000d5a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8000d5e:	4639      	mov	r1, r7
 8000d60:	4620      	mov	r0, r4
 8000d62:	f7ff fd6c 	bl	800083e <I2C_TransferConfig>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8000d66:	9600      	str	r6, [sp, #0]
 8000d68:	4643      	mov	r3, r8
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	2104      	movs	r1, #4
 8000d6e:	4620      	mov	r0, r4
 8000d70:	f7ff fd7f 	bl	8000872 <I2C_WaitOnFlagUntilTimeout>
 8000d74:	2800      	cmp	r0, #0
 8000d76:	d1b5      	bne.n	8000ce4 <HAL_I2C_Mem_Read+0x30>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8000d78:	6822      	ldr	r2, [r4, #0]
 8000d7a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000d7c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000d7e:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8000d80:	6a63      	ldr	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8000d82:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->pBuffPtr++;
 8000d84:	3301      	adds	r3, #1
 8000d86:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8000d88:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8000d8a:	3b01      	subs	r3, #1
 8000d8c:	b29b      	uxth	r3, r3
 8000d8e:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8000d90:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8000d92:	3a01      	subs	r2, #1
 8000d94:	b292      	uxth	r2, r2
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8000d96:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 8000d98:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8000d9a:	b1ab      	cbz	r3, 8000dc8 <HAL_I2C_Mem_Read+0x114>
 8000d9c:	b9a2      	cbnz	r2, 8000dc8 <HAL_I2C_Mem_Read+0x114>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8000d9e:	9600      	str	r6, [sp, #0]
 8000da0:	4643      	mov	r3, r8
 8000da2:	2180      	movs	r1, #128	; 0x80
 8000da4:	4620      	mov	r0, r4
 8000da6:	f7ff fd64 	bl	8000872 <I2C_WaitOnFlagUntilTimeout>
 8000daa:	2800      	cmp	r0, #0
 8000dac:	d19a      	bne.n	8000ce4 <HAL_I2C_Mem_Read+0x30>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000dae:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8000db0:	b29b      	uxth	r3, r3
 8000db2:	2bff      	cmp	r3, #255	; 0xff
 8000db4:	d92f      	bls.n	8000e16 <HAL_I2C_Mem_Read+0x162>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8000db6:	22ff      	movs	r2, #255	; 0xff
 8000db8:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8000dba:	9000      	str	r0, [sp, #0]
 8000dbc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8000dc0:	4639      	mov	r1, r7
 8000dc2:	4620      	mov	r0, r4
 8000dc4:	f7ff fd3b 	bl	800083e <I2C_TransferConfig>
    while (hi2c->XferCount > 0U);
 8000dc8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8000dca:	b29b      	uxth	r3, r3
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d1ca      	bne.n	8000d66 <HAL_I2C_Mem_Read+0xb2>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000dd0:	4632      	mov	r2, r6
 8000dd2:	4641      	mov	r1, r8
 8000dd4:	4620      	mov	r0, r4
 8000dd6:	f7ff fe3f 	bl	8000a58 <I2C_WaitOnSTOPFlagUntilTimeout>
 8000dda:	2800      	cmp	r0, #0
 8000ddc:	d182      	bne.n	8000ce4 <HAL_I2C_Mem_Read+0x30>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000dde:	6823      	ldr	r3, [r4, #0]
 8000de0:	2120      	movs	r1, #32
 8000de2:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8000de4:	685a      	ldr	r2, [r3, #4]
 8000de6:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 8000dea:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 8000dee:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8000df2:	f022 0201 	bic.w	r2, r2, #1
 8000df6:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8000df8:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8000dfc:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8000e00:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8000e04:	e76f      	b.n	8000ce6 <HAL_I2C_Mem_Read+0x32>
      hi2c->XferSize = hi2c->XferCount;
 8000e06:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8000e08:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 8000e0a:	b292      	uxth	r2, r2
 8000e0c:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8000e0e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000e12:	b2d2      	uxtb	r2, r2
 8000e14:	e7a3      	b.n	8000d5e <HAL_I2C_Mem_Read+0xaa>
          hi2c->XferSize = hi2c->XferCount;
 8000e16:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8000e18:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 8000e1a:	b292      	uxth	r2, r2
 8000e1c:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8000e1e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000e22:	b2d2      	uxtb	r2, r2
 8000e24:	e7cc      	b.n	8000dc0 <HAL_I2C_Mem_Read+0x10c>
    return HAL_BUSY;
 8000e26:	2002      	movs	r0, #2
 8000e28:	e75d      	b.n	8000ce6 <HAL_I2C_Mem_Read+0x32>
 8000e2a:	bf00      	nop
 8000e2c:	80002400 	.word	0x80002400

08000e30 <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000e30:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8000e34:	b2d2      	uxtb	r2, r2
 8000e36:	2a20      	cmp	r2, #32
{
 8000e38:	b510      	push	{r4, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000e3a:	d11d      	bne.n	8000e78 <HAL_I2CEx_ConfigAnalogFilter+0x48>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000e3c:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8000e40:	2b01      	cmp	r3, #1
 8000e42:	d019      	beq.n	8000e78 <HAL_I2CEx_ConfigAnalogFilter+0x48>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8000e44:	2324      	movs	r3, #36	; 0x24
 8000e46:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8000e4a:	6803      	ldr	r3, [r0, #0]
 8000e4c:	681c      	ldr	r4, [r3, #0]
 8000e4e:	f024 0401 	bic.w	r4, r4, #1
 8000e52:	601c      	str	r4, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8000e54:	681c      	ldr	r4, [r3, #0]
 8000e56:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 8000e5a:	601c      	str	r4, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8000e5c:	681c      	ldr	r4, [r3, #0]
 8000e5e:	4321      	orrs	r1, r4
 8000e60:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8000e62:	6819      	ldr	r1, [r3, #0]
 8000e64:	f041 0101 	orr.w	r1, r1, #1
 8000e68:	6019      	str	r1, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000e6a:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8000e6c:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8000e70:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8000e74:	4618      	mov	r0, r3
 8000e76:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_BUSY;
 8000e78:	2002      	movs	r0, #2
  }
}
 8000e7a:	bd10      	pop	{r4, pc}

08000e7c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8000e7c:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000e7e:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
 8000e82:	b2e4      	uxtb	r4, r4
 8000e84:	2c20      	cmp	r4, #32
 8000e86:	d11c      	bne.n	8000ec2 <HAL_I2CEx_ConfigDigitalFilter+0x46>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000e88:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8000e8c:	2b01      	cmp	r3, #1
 8000e8e:	d018      	beq.n	8000ec2 <HAL_I2CEx_ConfigDigitalFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8000e90:	2324      	movs	r3, #36	; 0x24
 8000e92:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8000e96:	6803      	ldr	r3, [r0, #0]
 8000e98:	681a      	ldr	r2, [r3, #0]
 8000e9a:	f022 0201 	bic.w	r2, r2, #1
 8000e9e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8000ea0:	681a      	ldr	r2, [r3, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8000ea2:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8000ea6:	ea42 2101 	orr.w	r1, r2, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8000eaa:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8000eac:	681a      	ldr	r2, [r3, #0]
 8000eae:	f042 0201 	orr.w	r2, r2, #1
 8000eb2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000eb4:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8000eb6:	f880 4041 	strb.w	r4, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8000eba:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_BUSY;
 8000ec2:	2002      	movs	r0, #2
  }
}
 8000ec4:	bd10      	pop	{r4, pc}
	...

08000ec8 <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000ec8:	4b02      	ldr	r3, [pc, #8]	; (8000ed4 <HAL_PWREx_GetVoltageRange+0xc>)
 8000eca:	6818      	ldr	r0, [r3, #0]
#endif
}
 8000ecc:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop
 8000ed4:	40007000 	.word	0x40007000

08000ed8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000ed8:	4b17      	ldr	r3, [pc, #92]	; (8000f38 <HAL_PWREx_ControlVoltageScaling+0x60>)
#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000eda:	681a      	ldr	r2, [r3, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000edc:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000ee0:	f402 62c0 	and.w	r2, r2, #1536	; 0x600
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000ee4:	d11c      	bne.n	8000f20 <HAL_PWREx_ControlVoltageScaling+0x48>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000ee6:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8000eea:	d015      	beq.n	8000f18 <HAL_PWREx_ControlVoltageScaling+0x40>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000eec:	681a      	ldr	r2, [r3, #0]
 8000eee:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 8000ef2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000ef6:	601a      	str	r2, [r3, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000ef8:	4a10      	ldr	r2, [pc, #64]	; (8000f3c <HAL_PWREx_ControlVoltageScaling+0x64>)
 8000efa:	6811      	ldr	r1, [r2, #0]
 8000efc:	2232      	movs	r2, #50	; 0x32
 8000efe:	434a      	muls	r2, r1
 8000f00:	490f      	ldr	r1, [pc, #60]	; (8000f40 <HAL_PWREx_ControlVoltageScaling+0x68>)
 8000f02:	fbb2 f2f1 	udiv	r2, r2, r1
 8000f06:	4619      	mov	r1, r3
 8000f08:	3201      	adds	r2, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000f0a:	6958      	ldr	r0, [r3, #20]
 8000f0c:	0540      	lsls	r0, r0, #21
 8000f0e:	d500      	bpl.n	8000f12 <HAL_PWREx_ControlVoltageScaling+0x3a>
 8000f10:	b922      	cbnz	r2, 8000f1c <HAL_PWREx_ControlVoltageScaling+0x44>
      {
        wait_loop_index--;
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000f12:	694b      	ldr	r3, [r1, #20]
 8000f14:	055b      	lsls	r3, r3, #21
 8000f16:	d40d      	bmi.n	8000f34 <HAL_PWREx_ControlVoltageScaling+0x5c>
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000f18:	2000      	movs	r0, #0
 8000f1a:	4770      	bx	lr
        wait_loop_index--;
 8000f1c:	3a01      	subs	r2, #1
 8000f1e:	e7f4      	b.n	8000f0a <HAL_PWREx_ControlVoltageScaling+0x32>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000f20:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000f24:	bf1f      	itttt	ne
 8000f26:	681a      	ldrne	r2, [r3, #0]
 8000f28:	f422 62c0 	bicne.w	r2, r2, #1536	; 0x600
 8000f2c:	f442 6280 	orrne.w	r2, r2, #1024	; 0x400
 8000f30:	601a      	strne	r2, [r3, #0]
 8000f32:	e7f1      	b.n	8000f18 <HAL_PWREx_ControlVoltageScaling+0x40>
        return HAL_TIMEOUT;
 8000f34:	2003      	movs	r0, #3
}
 8000f36:	4770      	bx	lr
 8000f38:	40007000 	.word	0x40007000
 8000f3c:	20000020 	.word	0x20000020
 8000f40:	000f4240 	.word	0x000f4240

08000f44 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8000f44:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8000f46:	4d1e      	ldr	r5, [pc, #120]	; (8000fc0 <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 8000f48:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8000f4a:	00da      	lsls	r2, r3, #3
{
 8000f4c:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8000f4e:	d518      	bpl.n	8000f82 <RCC_SetFlashLatencyFromMSIRange+0x3e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8000f50:	f7ff ffba 	bl	8000ec8 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000f54:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8000f58:	d123      	bne.n	8000fa2 <RCC_SetFlashLatencyFromMSIRange+0x5e>
  {
    if(msirange > RCC_MSIRANGE_8)
 8000f5a:	2c80      	cmp	r4, #128	; 0x80
 8000f5c:	d929      	bls.n	8000fb2 <RCC_SetFlashLatencyFromMSIRange+0x6e>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8000f5e:	2ca0      	cmp	r4, #160	; 0xa0
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8000f60:	bf8c      	ite	hi
 8000f62:	2002      	movhi	r0, #2
 8000f64:	2001      	movls	r0, #1
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8000f66:	4a17      	ldr	r2, [pc, #92]	; (8000fc4 <RCC_SetFlashLatencyFromMSIRange+0x80>)
 8000f68:	6813      	ldr	r3, [r2, #0]
 8000f6a:	f023 0307 	bic.w	r3, r3, #7
 8000f6e:	4303      	orrs	r3, r0
 8000f70:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8000f72:	6813      	ldr	r3, [r2, #0]
 8000f74:	f003 0307 	and.w	r3, r3, #7
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 8000f78:	1a18      	subs	r0, r3, r0
 8000f7a:	bf18      	it	ne
 8000f7c:	2001      	movne	r0, #1
 8000f7e:	b003      	add	sp, #12
 8000f80:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 8000f82:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8000f84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f88:	65ab      	str	r3, [r5, #88]	; 0x58
 8000f8a:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8000f8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f90:	9301      	str	r3, [sp, #4]
 8000f92:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8000f94:	f7ff ff98 	bl	8000ec8 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8000f98:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8000f9a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000f9e:	65ab      	str	r3, [r5, #88]	; 0x58
 8000fa0:	e7d8      	b.n	8000f54 <RCC_SetFlashLatencyFromMSIRange+0x10>
    if(msirange > RCC_MSIRANGE_8)
 8000fa2:	2c80      	cmp	r4, #128	; 0x80
 8000fa4:	d807      	bhi.n	8000fb6 <RCC_SetFlashLatencyFromMSIRange+0x72>
      if(msirange == RCC_MSIRANGE_8)
 8000fa6:	d008      	beq.n	8000fba <RCC_SetFlashLatencyFromMSIRange+0x76>
      else if(msirange == RCC_MSIRANGE_7)
 8000fa8:	f1a4 0370 	sub.w	r3, r4, #112	; 0x70
 8000fac:	4258      	negs	r0, r3
 8000fae:	4158      	adcs	r0, r3
 8000fb0:	e7d9      	b.n	8000f66 <RCC_SetFlashLatencyFromMSIRange+0x22>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8000fb2:	2000      	movs	r0, #0
 8000fb4:	e7d7      	b.n	8000f66 <RCC_SetFlashLatencyFromMSIRange+0x22>
      latency = FLASH_LATENCY_3; /* 3WS */
 8000fb6:	2003      	movs	r0, #3
 8000fb8:	e7d5      	b.n	8000f66 <RCC_SetFlashLatencyFromMSIRange+0x22>
        latency = FLASH_LATENCY_2; /* 2WS */
 8000fba:	2002      	movs	r0, #2
 8000fbc:	e7d3      	b.n	8000f66 <RCC_SetFlashLatencyFromMSIRange+0x22>
 8000fbe:	bf00      	nop
 8000fc0:	40021000 	.word	0x40021000
 8000fc4:	40022000 	.word	0x40022000

08000fc8 <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000fc8:	4b25      	ldr	r3, [pc, #148]	; (8001060 <HAL_RCC_GetSysClockFreq+0x98>)
 8000fca:	689a      	ldr	r2, [r3, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000fcc:	68d9      	ldr	r1, [r3, #12]
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000fce:	f012 020c 	ands.w	r2, r2, #12
 8000fd2:	d005      	beq.n	8000fe0 <HAL_RCC_GetSysClockFreq+0x18>
 8000fd4:	2a0c      	cmp	r2, #12
 8000fd6:	d115      	bne.n	8001004 <HAL_RCC_GetSysClockFreq+0x3c>
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000fd8:	f001 0103 	and.w	r1, r1, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8000fdc:	2901      	cmp	r1, #1
 8000fde:	d118      	bne.n	8001012 <HAL_RCC_GetSysClockFreq+0x4a>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8000fe0:	6819      	ldr	r1, [r3, #0]
    msirange = MSIRangeTable[msirange];
 8000fe2:	4820      	ldr	r0, [pc, #128]	; (8001064 <HAL_RCC_GetSysClockFreq+0x9c>)
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8000fe4:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8000fe6:	bf55      	itete	pl
 8000fe8:	f8d3 1094 	ldrpl.w	r1, [r3, #148]	; 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8000fec:	6819      	ldrmi	r1, [r3, #0]
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8000fee:	f3c1 2103 	ubfxpl	r1, r1, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8000ff2:	f3c1 1103 	ubfxmi	r1, r1, #4, #4
    msirange = MSIRangeTable[msirange];
 8000ff6:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000ffa:	b382      	cbz	r2, 800105e <HAL_RCC_GetSysClockFreq+0x96>
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8000ffc:	2a0c      	cmp	r2, #12
 8000ffe:	d009      	beq.n	8001014 <HAL_RCC_GetSysClockFreq+0x4c>
 8001000:	2000      	movs	r0, #0
  return sysclockfreq;
 8001002:	4770      	bx	lr
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001004:	2a04      	cmp	r2, #4
 8001006:	d029      	beq.n	800105c <HAL_RCC_GetSysClockFreq+0x94>
 8001008:	2a08      	cmp	r2, #8
 800100a:	4817      	ldr	r0, [pc, #92]	; (8001068 <HAL_RCC_GetSysClockFreq+0xa0>)
 800100c:	bf18      	it	ne
 800100e:	2000      	movne	r0, #0
 8001010:	4770      	bx	lr
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001012:	2000      	movs	r0, #0
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001014:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001016:	68da      	ldr	r2, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001018:	f001 0103 	and.w	r1, r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800101c:	f3c2 1202 	ubfx	r2, r2, #4, #3
    switch (pllsource)
 8001020:	2902      	cmp	r1, #2
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001022:	f102 0201 	add.w	r2, r2, #1
    switch (pllsource)
 8001026:	d005      	beq.n	8001034 <HAL_RCC_GetSysClockFreq+0x6c>
 8001028:	2903      	cmp	r1, #3
 800102a:	d012      	beq.n	8001052 <HAL_RCC_GetSysClockFreq+0x8a>
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800102c:	68d9      	ldr	r1, [r3, #12]
 800102e:	f3c1 2106 	ubfx	r1, r1, #8, #7
 8001032:	e003      	b.n	800103c <HAL_RCC_GetSysClockFreq+0x74>
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001034:	68d9      	ldr	r1, [r3, #12]
 8001036:	480d      	ldr	r0, [pc, #52]	; (800106c <HAL_RCC_GetSysClockFreq+0xa4>)
 8001038:	f3c1 2106 	ubfx	r1, r1, #8, #7
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800103c:	68db      	ldr	r3, [r3, #12]
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800103e:	fbb0 f0f2 	udiv	r0, r0, r2
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001042:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8001046:	3301      	adds	r3, #1
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001048:	4348      	muls	r0, r1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800104a:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 800104c:	fbb0 f0f3 	udiv	r0, r0, r3
 8001050:	4770      	bx	lr
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001052:	68d9      	ldr	r1, [r3, #12]
 8001054:	4804      	ldr	r0, [pc, #16]	; (8001068 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001056:	f3c1 2106 	ubfx	r1, r1, #8, #7
 800105a:	e7ef      	b.n	800103c <HAL_RCC_GetSysClockFreq+0x74>
    sysclockfreq = HSI_VALUE;
 800105c:	4803      	ldr	r0, [pc, #12]	; (800106c <HAL_RCC_GetSysClockFreq+0xa4>)
}
 800105e:	4770      	bx	lr
 8001060:	40021000 	.word	0x40021000
 8001064:	080030e8 	.word	0x080030e8
 8001068:	007a1200 	.word	0x007a1200
 800106c:	00f42400 	.word	0x00f42400

08001070 <HAL_RCC_OscConfig>:
{
 8001070:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(RCC_OscInitStruct == NULL)
 8001074:	4605      	mov	r5, r0
 8001076:	b918      	cbnz	r0, 8001080 <HAL_RCC_OscConfig+0x10>
    return HAL_ERROR;
 8001078:	2001      	movs	r0, #1
}
 800107a:	b003      	add	sp, #12
 800107c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001080:	4ca5      	ldr	r4, [pc, #660]	; (8001318 <HAL_RCC_OscConfig+0x2a8>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001082:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001084:	68a6      	ldr	r6, [r4, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001086:	68e7      	ldr	r7, [r4, #12]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001088:	06db      	lsls	r3, r3, #27
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800108a:	f006 060c 	and.w	r6, r6, #12
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800108e:	f007 0703 	and.w	r7, r7, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001092:	d53c      	bpl.n	800110e <HAL_RCC_OscConfig+0x9e>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001094:	b11e      	cbz	r6, 800109e <HAL_RCC_OscConfig+0x2e>
 8001096:	2e0c      	cmp	r6, #12
 8001098:	d163      	bne.n	8001162 <HAL_RCC_OscConfig+0xf2>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800109a:	2f01      	cmp	r7, #1
 800109c:	d161      	bne.n	8001162 <HAL_RCC_OscConfig+0xf2>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800109e:	6823      	ldr	r3, [r4, #0]
 80010a0:	0798      	lsls	r0, r3, #30
 80010a2:	d502      	bpl.n	80010aa <HAL_RCC_OscConfig+0x3a>
 80010a4:	69ab      	ldr	r3, [r5, #24]
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d0e6      	beq.n	8001078 <HAL_RCC_OscConfig+0x8>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80010aa:	6823      	ldr	r3, [r4, #0]
 80010ac:	6a28      	ldr	r0, [r5, #32]
 80010ae:	0719      	lsls	r1, r3, #28
 80010b0:	bf56      	itet	pl
 80010b2:	f8d4 3094 	ldrpl.w	r3, [r4, #148]	; 0x94
 80010b6:	6823      	ldrmi	r3, [r4, #0]
 80010b8:	091b      	lsrpl	r3, r3, #4
 80010ba:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80010be:	4283      	cmp	r3, r0
 80010c0:	d23a      	bcs.n	8001138 <HAL_RCC_OscConfig+0xc8>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80010c2:	f7ff ff3f 	bl	8000f44 <RCC_SetFlashLatencyFromMSIRange>
 80010c6:	2800      	cmp	r0, #0
 80010c8:	d1d6      	bne.n	8001078 <HAL_RCC_OscConfig+0x8>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80010ca:	6823      	ldr	r3, [r4, #0]
 80010cc:	f043 0308 	orr.w	r3, r3, #8
 80010d0:	6023      	str	r3, [r4, #0]
 80010d2:	6823      	ldr	r3, [r4, #0]
 80010d4:	6a2a      	ldr	r2, [r5, #32]
 80010d6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80010da:	4313      	orrs	r3, r2
 80010dc:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80010de:	6863      	ldr	r3, [r4, #4]
 80010e0:	69ea      	ldr	r2, [r5, #28]
 80010e2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80010e6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80010ea:	6063      	str	r3, [r4, #4]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80010ec:	f7ff ff6c 	bl	8000fc8 <HAL_RCC_GetSysClockFreq>
 80010f0:	68a3      	ldr	r3, [r4, #8]
 80010f2:	4a8a      	ldr	r2, [pc, #552]	; (800131c <HAL_RCC_OscConfig+0x2ac>)
 80010f4:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80010f8:	5cd3      	ldrb	r3, [r2, r3]
 80010fa:	f003 031f 	and.w	r3, r3, #31
 80010fe:	40d8      	lsrs	r0, r3
 8001100:	4b87      	ldr	r3, [pc, #540]	; (8001320 <HAL_RCC_OscConfig+0x2b0>)
 8001102:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8001104:	2000      	movs	r0, #0
 8001106:	f7ff f9ef 	bl	80004e8 <HAL_InitTick>
        if(status != HAL_OK)
 800110a:	2800      	cmp	r0, #0
 800110c:	d1b5      	bne.n	800107a <HAL_RCC_OscConfig+0xa>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800110e:	682b      	ldr	r3, [r5, #0]
 8001110:	07d8      	lsls	r0, r3, #31
 8001112:	d45d      	bmi.n	80011d0 <HAL_RCC_OscConfig+0x160>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001114:	682b      	ldr	r3, [r5, #0]
 8001116:	0799      	lsls	r1, r3, #30
 8001118:	f100 809c 	bmi.w	8001254 <HAL_RCC_OscConfig+0x1e4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800111c:	682b      	ldr	r3, [r5, #0]
 800111e:	0718      	lsls	r0, r3, #28
 8001120:	f100 80d0 	bmi.w	80012c4 <HAL_RCC_OscConfig+0x254>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001124:	682b      	ldr	r3, [r5, #0]
 8001126:	0759      	lsls	r1, r3, #29
 8001128:	f100 80fc 	bmi.w	8001324 <HAL_RCC_OscConfig+0x2b4>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800112c:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800112e:	2b00      	cmp	r3, #0
 8001130:	f040 8165 	bne.w	80013fe <HAL_RCC_OscConfig+0x38e>
  return HAL_OK;
 8001134:	2000      	movs	r0, #0
 8001136:	e7a0      	b.n	800107a <HAL_RCC_OscConfig+0xa>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001138:	6823      	ldr	r3, [r4, #0]
 800113a:	f043 0308 	orr.w	r3, r3, #8
 800113e:	6023      	str	r3, [r4, #0]
 8001140:	6823      	ldr	r3, [r4, #0]
 8001142:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001146:	4303      	orrs	r3, r0
 8001148:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800114a:	6863      	ldr	r3, [r4, #4]
 800114c:	69ea      	ldr	r2, [r5, #28]
 800114e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001152:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001156:	6063      	str	r3, [r4, #4]
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001158:	f7ff fef4 	bl	8000f44 <RCC_SetFlashLatencyFromMSIRange>
 800115c:	2800      	cmp	r0, #0
 800115e:	d0c5      	beq.n	80010ec <HAL_RCC_OscConfig+0x7c>
 8001160:	e78a      	b.n	8001078 <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001162:	69ab      	ldr	r3, [r5, #24]
 8001164:	b31b      	cbz	r3, 80011ae <HAL_RCC_OscConfig+0x13e>
        __HAL_RCC_MSI_ENABLE();
 8001166:	6823      	ldr	r3, [r4, #0]
 8001168:	f043 0301 	orr.w	r3, r3, #1
 800116c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800116e:	f7ff f9f1 	bl	8000554 <HAL_GetTick>
 8001172:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001174:	6823      	ldr	r3, [r4, #0]
 8001176:	079a      	lsls	r2, r3, #30
 8001178:	d511      	bpl.n	800119e <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800117a:	6823      	ldr	r3, [r4, #0]
 800117c:	f043 0308 	orr.w	r3, r3, #8
 8001180:	6023      	str	r3, [r4, #0]
 8001182:	6823      	ldr	r3, [r4, #0]
 8001184:	6a2a      	ldr	r2, [r5, #32]
 8001186:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800118a:	4313      	orrs	r3, r2
 800118c:	6023      	str	r3, [r4, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800118e:	6863      	ldr	r3, [r4, #4]
 8001190:	69ea      	ldr	r2, [r5, #28]
 8001192:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001196:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800119a:	6063      	str	r3, [r4, #4]
 800119c:	e7b7      	b.n	800110e <HAL_RCC_OscConfig+0x9e>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800119e:	f7ff f9d9 	bl	8000554 <HAL_GetTick>
 80011a2:	eba0 0008 	sub.w	r0, r0, r8
 80011a6:	2802      	cmp	r0, #2
 80011a8:	d9e4      	bls.n	8001174 <HAL_RCC_OscConfig+0x104>
            return HAL_TIMEOUT;
 80011aa:	2003      	movs	r0, #3
 80011ac:	e765      	b.n	800107a <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_MSI_DISABLE();
 80011ae:	6823      	ldr	r3, [r4, #0]
 80011b0:	f023 0301 	bic.w	r3, r3, #1
 80011b4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80011b6:	f7ff f9cd 	bl	8000554 <HAL_GetTick>
 80011ba:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80011bc:	6823      	ldr	r3, [r4, #0]
 80011be:	079b      	lsls	r3, r3, #30
 80011c0:	d5a5      	bpl.n	800110e <HAL_RCC_OscConfig+0x9e>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80011c2:	f7ff f9c7 	bl	8000554 <HAL_GetTick>
 80011c6:	eba0 0008 	sub.w	r0, r0, r8
 80011ca:	2802      	cmp	r0, #2
 80011cc:	d9f6      	bls.n	80011bc <HAL_RCC_OscConfig+0x14c>
 80011ce:	e7ec      	b.n	80011aa <HAL_RCC_OscConfig+0x13a>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80011d0:	2e08      	cmp	r6, #8
 80011d2:	d003      	beq.n	80011dc <HAL_RCC_OscConfig+0x16c>
 80011d4:	2e0c      	cmp	r6, #12
 80011d6:	d108      	bne.n	80011ea <HAL_RCC_OscConfig+0x17a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSE)))
 80011d8:	2f03      	cmp	r7, #3
 80011da:	d106      	bne.n	80011ea <HAL_RCC_OscConfig+0x17a>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011dc:	6823      	ldr	r3, [r4, #0]
 80011de:	039a      	lsls	r2, r3, #14
 80011e0:	d598      	bpl.n	8001114 <HAL_RCC_OscConfig+0xa4>
 80011e2:	686b      	ldr	r3, [r5, #4]
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d195      	bne.n	8001114 <HAL_RCC_OscConfig+0xa4>
 80011e8:	e746      	b.n	8001078 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011ea:	686b      	ldr	r3, [r5, #4]
 80011ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011f0:	d110      	bne.n	8001214 <HAL_RCC_OscConfig+0x1a4>
 80011f2:	6823      	ldr	r3, [r4, #0]
 80011f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011f8:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80011fa:	f7ff f9ab 	bl	8000554 <HAL_GetTick>
 80011fe:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001200:	6823      	ldr	r3, [r4, #0]
 8001202:	039b      	lsls	r3, r3, #14
 8001204:	d486      	bmi.n	8001114 <HAL_RCC_OscConfig+0xa4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001206:	f7ff f9a5 	bl	8000554 <HAL_GetTick>
 800120a:	eba0 0008 	sub.w	r0, r0, r8
 800120e:	2864      	cmp	r0, #100	; 0x64
 8001210:	d9f6      	bls.n	8001200 <HAL_RCC_OscConfig+0x190>
 8001212:	e7ca      	b.n	80011aa <HAL_RCC_OscConfig+0x13a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001214:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001218:	d104      	bne.n	8001224 <HAL_RCC_OscConfig+0x1b4>
 800121a:	6823      	ldr	r3, [r4, #0]
 800121c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001220:	6023      	str	r3, [r4, #0]
 8001222:	e7e6      	b.n	80011f2 <HAL_RCC_OscConfig+0x182>
 8001224:	6822      	ldr	r2, [r4, #0]
 8001226:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800122a:	6022      	str	r2, [r4, #0]
 800122c:	6822      	ldr	r2, [r4, #0]
 800122e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001232:	6022      	str	r2, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001234:	2b00      	cmp	r3, #0
 8001236:	d1e0      	bne.n	80011fa <HAL_RCC_OscConfig+0x18a>
        tickstart = HAL_GetTick();
 8001238:	f7ff f98c 	bl	8000554 <HAL_GetTick>
 800123c:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800123e:	6823      	ldr	r3, [r4, #0]
 8001240:	0398      	lsls	r0, r3, #14
 8001242:	f57f af67 	bpl.w	8001114 <HAL_RCC_OscConfig+0xa4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001246:	f7ff f985 	bl	8000554 <HAL_GetTick>
 800124a:	eba0 0008 	sub.w	r0, r0, r8
 800124e:	2864      	cmp	r0, #100	; 0x64
 8001250:	d9f5      	bls.n	800123e <HAL_RCC_OscConfig+0x1ce>
 8001252:	e7aa      	b.n	80011aa <HAL_RCC_OscConfig+0x13a>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001254:	2e04      	cmp	r6, #4
 8001256:	d003      	beq.n	8001260 <HAL_RCC_OscConfig+0x1f0>
 8001258:	2e0c      	cmp	r6, #12
 800125a:	d110      	bne.n	800127e <HAL_RCC_OscConfig+0x20e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSI)))
 800125c:	2f02      	cmp	r7, #2
 800125e:	d10e      	bne.n	800127e <HAL_RCC_OscConfig+0x20e>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001260:	6823      	ldr	r3, [r4, #0]
 8001262:	0559      	lsls	r1, r3, #21
 8001264:	d503      	bpl.n	800126e <HAL_RCC_OscConfig+0x1fe>
 8001266:	68eb      	ldr	r3, [r5, #12]
 8001268:	2b00      	cmp	r3, #0
 800126a:	f43f af05 	beq.w	8001078 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800126e:	6863      	ldr	r3, [r4, #4]
 8001270:	692a      	ldr	r2, [r5, #16]
 8001272:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 8001276:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800127a:	6063      	str	r3, [r4, #4]
 800127c:	e74e      	b.n	800111c <HAL_RCC_OscConfig+0xac>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800127e:	68eb      	ldr	r3, [r5, #12]
 8001280:	b17b      	cbz	r3, 80012a2 <HAL_RCC_OscConfig+0x232>
        __HAL_RCC_HSI_ENABLE();
 8001282:	6823      	ldr	r3, [r4, #0]
 8001284:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001288:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800128a:	f7ff f963 	bl	8000554 <HAL_GetTick>
 800128e:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001290:	6823      	ldr	r3, [r4, #0]
 8001292:	055a      	lsls	r2, r3, #21
 8001294:	d4eb      	bmi.n	800126e <HAL_RCC_OscConfig+0x1fe>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001296:	f7ff f95d 	bl	8000554 <HAL_GetTick>
 800129a:	1bc0      	subs	r0, r0, r7
 800129c:	2802      	cmp	r0, #2
 800129e:	d9f7      	bls.n	8001290 <HAL_RCC_OscConfig+0x220>
 80012a0:	e783      	b.n	80011aa <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_DISABLE();
 80012a2:	6823      	ldr	r3, [r4, #0]
 80012a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80012a8:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80012aa:	f7ff f953 	bl	8000554 <HAL_GetTick>
 80012ae:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80012b0:	6823      	ldr	r3, [r4, #0]
 80012b2:	055b      	lsls	r3, r3, #21
 80012b4:	f57f af32 	bpl.w	800111c <HAL_RCC_OscConfig+0xac>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80012b8:	f7ff f94c 	bl	8000554 <HAL_GetTick>
 80012bc:	1bc0      	subs	r0, r0, r7
 80012be:	2802      	cmp	r0, #2
 80012c0:	d9f6      	bls.n	80012b0 <HAL_RCC_OscConfig+0x240>
 80012c2:	e772      	b.n	80011aa <HAL_RCC_OscConfig+0x13a>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80012c4:	696b      	ldr	r3, [r5, #20]
 80012c6:	b19b      	cbz	r3, 80012f0 <HAL_RCC_OscConfig+0x280>
      __HAL_RCC_LSI_ENABLE();
 80012c8:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 80012cc:	f043 0301 	orr.w	r3, r3, #1
 80012d0:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 80012d4:	f7ff f93e 	bl	8000554 <HAL_GetTick>
 80012d8:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80012da:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 80012de:	079a      	lsls	r2, r3, #30
 80012e0:	f53f af20 	bmi.w	8001124 <HAL_RCC_OscConfig+0xb4>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012e4:	f7ff f936 	bl	8000554 <HAL_GetTick>
 80012e8:	1bc0      	subs	r0, r0, r7
 80012ea:	2802      	cmp	r0, #2
 80012ec:	d9f5      	bls.n	80012da <HAL_RCC_OscConfig+0x26a>
 80012ee:	e75c      	b.n	80011aa <HAL_RCC_OscConfig+0x13a>
      __HAL_RCC_LSI_DISABLE();
 80012f0:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 80012f4:	f023 0301 	bic.w	r3, r3, #1
 80012f8:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 80012fc:	f7ff f92a 	bl	8000554 <HAL_GetTick>
 8001300:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001302:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8001306:	079b      	lsls	r3, r3, #30
 8001308:	f57f af0c 	bpl.w	8001124 <HAL_RCC_OscConfig+0xb4>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800130c:	f7ff f922 	bl	8000554 <HAL_GetTick>
 8001310:	1bc0      	subs	r0, r0, r7
 8001312:	2802      	cmp	r0, #2
 8001314:	d9f5      	bls.n	8001302 <HAL_RCC_OscConfig+0x292>
 8001316:	e748      	b.n	80011aa <HAL_RCC_OscConfig+0x13a>
 8001318:	40021000 	.word	0x40021000
 800131c:	080030cf 	.word	0x080030cf
 8001320:	20000020 	.word	0x20000020
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001324:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001326:	00d8      	lsls	r0, r3, #3
 8001328:	d429      	bmi.n	800137e <HAL_RCC_OscConfig+0x30e>
      __HAL_RCC_PWR_CLK_ENABLE();
 800132a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800132c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001330:	65a3      	str	r3, [r4, #88]	; 0x58
 8001332:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001334:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001338:	9301      	str	r3, [sp, #4]
 800133a:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800133c:	f04f 0801 	mov.w	r8, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001340:	4f5d      	ldr	r7, [pc, #372]	; (80014b8 <HAL_RCC_OscConfig+0x448>)
 8001342:	683b      	ldr	r3, [r7, #0]
 8001344:	05d9      	lsls	r1, r3, #23
 8001346:	d51d      	bpl.n	8001384 <HAL_RCC_OscConfig+0x314>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001348:	68ab      	ldr	r3, [r5, #8]
 800134a:	2b01      	cmp	r3, #1
 800134c:	d12b      	bne.n	80013a6 <HAL_RCC_OscConfig+0x336>
 800134e:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8001352:	f043 0301 	orr.w	r3, r3, #1
 8001356:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
      tickstart = HAL_GetTick();
 800135a:	f7ff f8fb 	bl	8000554 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800135e:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001362:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001364:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8001368:	079b      	lsls	r3, r3, #30
 800136a:	d542      	bpl.n	80013f2 <HAL_RCC_OscConfig+0x382>
    if(pwrclkchanged == SET)
 800136c:	f1b8 0f00 	cmp.w	r8, #0
 8001370:	f43f aedc 	beq.w	800112c <HAL_RCC_OscConfig+0xbc>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001374:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001376:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800137a:	65a3      	str	r3, [r4, #88]	; 0x58
 800137c:	e6d6      	b.n	800112c <HAL_RCC_OscConfig+0xbc>
    FlagStatus       pwrclkchanged = RESET;
 800137e:	f04f 0800 	mov.w	r8, #0
 8001382:	e7dd      	b.n	8001340 <HAL_RCC_OscConfig+0x2d0>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001384:	683b      	ldr	r3, [r7, #0]
 8001386:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800138a:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 800138c:	f7ff f8e2 	bl	8000554 <HAL_GetTick>
 8001390:	4681      	mov	r9, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001392:	683b      	ldr	r3, [r7, #0]
 8001394:	05da      	lsls	r2, r3, #23
 8001396:	d4d7      	bmi.n	8001348 <HAL_RCC_OscConfig+0x2d8>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001398:	f7ff f8dc 	bl	8000554 <HAL_GetTick>
 800139c:	eba0 0009 	sub.w	r0, r0, r9
 80013a0:	2802      	cmp	r0, #2
 80013a2:	d9f6      	bls.n	8001392 <HAL_RCC_OscConfig+0x322>
 80013a4:	e701      	b.n	80011aa <HAL_RCC_OscConfig+0x13a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80013a6:	2b05      	cmp	r3, #5
 80013a8:	d106      	bne.n	80013b8 <HAL_RCC_OscConfig+0x348>
 80013aa:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80013ae:	f043 0304 	orr.w	r3, r3, #4
 80013b2:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 80013b6:	e7ca      	b.n	800134e <HAL_RCC_OscConfig+0x2de>
 80013b8:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 80013bc:	f022 0201 	bic.w	r2, r2, #1
 80013c0:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
 80013c4:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 80013c8:	f022 0204 	bic.w	r2, r2, #4
 80013cc:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d1c2      	bne.n	800135a <HAL_RCC_OscConfig+0x2ea>
      tickstart = HAL_GetTick();
 80013d4:	f7ff f8be 	bl	8000554 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013d8:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80013dc:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80013de:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80013e2:	0798      	lsls	r0, r3, #30
 80013e4:	d5c2      	bpl.n	800136c <HAL_RCC_OscConfig+0x2fc>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013e6:	f7ff f8b5 	bl	8000554 <HAL_GetTick>
 80013ea:	1bc0      	subs	r0, r0, r7
 80013ec:	4548      	cmp	r0, r9
 80013ee:	d9f6      	bls.n	80013de <HAL_RCC_OscConfig+0x36e>
 80013f0:	e6db      	b.n	80011aa <HAL_RCC_OscConfig+0x13a>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013f2:	f7ff f8af 	bl	8000554 <HAL_GetTick>
 80013f6:	1bc0      	subs	r0, r0, r7
 80013f8:	4548      	cmp	r0, r9
 80013fa:	d9b3      	bls.n	8001364 <HAL_RCC_OscConfig+0x2f4>
 80013fc:	e6d5      	b.n	80011aa <HAL_RCC_OscConfig+0x13a>
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 80013fe:	2e0c      	cmp	r6, #12
 8001400:	f43f ae3a 	beq.w	8001078 <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001404:	2b02      	cmp	r3, #2
        __HAL_RCC_PLL_DISABLE();
 8001406:	6823      	ldr	r3, [r4, #0]
 8001408:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800140c:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800140e:	d137      	bne.n	8001480 <HAL_RCC_OscConfig+0x410>
        tickstart = HAL_GetTick();
 8001410:	f7ff f8a0 	bl	8000554 <HAL_GetTick>
 8001414:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001416:	6823      	ldr	r3, [r4, #0]
 8001418:	0199      	lsls	r1, r3, #6
 800141a:	d42b      	bmi.n	8001474 <HAL_RCC_OscConfig+0x404>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800141c:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 800141e:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8001420:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001424:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8001426:	3a01      	subs	r2, #1
 8001428:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 800142c:	6baa      	ldr	r2, [r5, #56]	; 0x38
 800142e:	0912      	lsrs	r2, r2, #4
 8001430:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 8001434:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8001436:	0852      	lsrs	r2, r2, #1
 8001438:	3a01      	subs	r2, #1
 800143a:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 800143e:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8001440:	0852      	lsrs	r2, r2, #1
 8001442:	3a01      	subs	r2, #1
 8001444:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8001448:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 800144a:	6823      	ldr	r3, [r4, #0]
 800144c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001450:	6023      	str	r3, [r4, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001452:	68e3      	ldr	r3, [r4, #12]
 8001454:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001458:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 800145a:	f7ff f87b 	bl	8000554 <HAL_GetTick>
 800145e:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001460:	6823      	ldr	r3, [r4, #0]
 8001462:	019a      	lsls	r2, r3, #6
 8001464:	f53f ae66 	bmi.w	8001134 <HAL_RCC_OscConfig+0xc4>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001468:	f7ff f874 	bl	8000554 <HAL_GetTick>
 800146c:	1b40      	subs	r0, r0, r5
 800146e:	2802      	cmp	r0, #2
 8001470:	d9f6      	bls.n	8001460 <HAL_RCC_OscConfig+0x3f0>
 8001472:	e69a      	b.n	80011aa <HAL_RCC_OscConfig+0x13a>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001474:	f7ff f86e 	bl	8000554 <HAL_GetTick>
 8001478:	1b80      	subs	r0, r0, r6
 800147a:	2802      	cmp	r0, #2
 800147c:	d9cb      	bls.n	8001416 <HAL_RCC_OscConfig+0x3a6>
 800147e:	e694      	b.n	80011aa <HAL_RCC_OscConfig+0x13a>
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8001480:	6823      	ldr	r3, [r4, #0]
 8001482:	f013 5f20 	tst.w	r3, #671088640	; 0x28000000
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8001486:	bf02      	ittt	eq
 8001488:	68e3      	ldreq	r3, [r4, #12]
 800148a:	f023 0303 	biceq.w	r3, r3, #3
 800148e:	60e3      	streq	r3, [r4, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001490:	68e3      	ldr	r3, [r4, #12]
 8001492:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001496:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800149a:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 800149c:	f7ff f85a 	bl	8000554 <HAL_GetTick>
 80014a0:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80014a2:	6823      	ldr	r3, [r4, #0]
 80014a4:	019b      	lsls	r3, r3, #6
 80014a6:	f57f ae45 	bpl.w	8001134 <HAL_RCC_OscConfig+0xc4>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014aa:	f7ff f853 	bl	8000554 <HAL_GetTick>
 80014ae:	1b40      	subs	r0, r0, r5
 80014b0:	2802      	cmp	r0, #2
 80014b2:	d9f6      	bls.n	80014a2 <HAL_RCC_OscConfig+0x432>
 80014b4:	e679      	b.n	80011aa <HAL_RCC_OscConfig+0x13a>
 80014b6:	bf00      	nop
 80014b8:	40007000 	.word	0x40007000

080014bc <HAL_RCC_ClockConfig>:
{
 80014bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80014c0:	460e      	mov	r6, r1
  if(RCC_ClkInitStruct == NULL)
 80014c2:	4604      	mov	r4, r0
 80014c4:	b910      	cbnz	r0, 80014cc <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 80014c6:	2001      	movs	r0, #1
 80014c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80014cc:	4a40      	ldr	r2, [pc, #256]	; (80015d0 <HAL_RCC_ClockConfig+0x114>)
 80014ce:	6813      	ldr	r3, [r2, #0]
 80014d0:	f003 0307 	and.w	r3, r3, #7
 80014d4:	428b      	cmp	r3, r1
 80014d6:	d329      	bcc.n	800152c <HAL_RCC_ClockConfig+0x70>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80014d8:	6823      	ldr	r3, [r4, #0]
 80014da:	07d9      	lsls	r1, r3, #31
 80014dc:	d431      	bmi.n	8001542 <HAL_RCC_ClockConfig+0x86>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80014de:	6821      	ldr	r1, [r4, #0]
 80014e0:	078a      	lsls	r2, r1, #30
 80014e2:	d45b      	bmi.n	800159c <HAL_RCC_ClockConfig+0xe0>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80014e4:	4a3a      	ldr	r2, [pc, #232]	; (80015d0 <HAL_RCC_ClockConfig+0x114>)
 80014e6:	6813      	ldr	r3, [r2, #0]
 80014e8:	f003 0307 	and.w	r3, r3, #7
 80014ec:	429e      	cmp	r6, r3
 80014ee:	d35d      	bcc.n	80015ac <HAL_RCC_ClockConfig+0xf0>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014f0:	f011 0f04 	tst.w	r1, #4
 80014f4:	4d37      	ldr	r5, [pc, #220]	; (80015d4 <HAL_RCC_ClockConfig+0x118>)
 80014f6:	d164      	bne.n	80015c2 <HAL_RCC_ClockConfig+0x106>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80014f8:	070b      	lsls	r3, r1, #28
 80014fa:	d506      	bpl.n	800150a <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80014fc:	68ab      	ldr	r3, [r5, #8]
 80014fe:	6922      	ldr	r2, [r4, #16]
 8001500:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001504:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001508:	60ab      	str	r3, [r5, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800150a:	f7ff fd5d 	bl	8000fc8 <HAL_RCC_GetSysClockFreq>
 800150e:	68ab      	ldr	r3, [r5, #8]
 8001510:	4a31      	ldr	r2, [pc, #196]	; (80015d8 <HAL_RCC_ClockConfig+0x11c>)
 8001512:	f3c3 1303 	ubfx	r3, r3, #4, #4
}
 8001516:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800151a:	5cd3      	ldrb	r3, [r2, r3]
 800151c:	f003 031f 	and.w	r3, r3, #31
 8001520:	40d8      	lsrs	r0, r3
 8001522:	4b2e      	ldr	r3, [pc, #184]	; (80015dc <HAL_RCC_ClockConfig+0x120>)
 8001524:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick (TICK_INT_PRIORITY);
 8001526:	2000      	movs	r0, #0
 8001528:	f7fe bfde 	b.w	80004e8 <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800152c:	6813      	ldr	r3, [r2, #0]
 800152e:	f023 0307 	bic.w	r3, r3, #7
 8001532:	430b      	orrs	r3, r1
 8001534:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001536:	6813      	ldr	r3, [r2, #0]
 8001538:	f003 0307 	and.w	r3, r3, #7
 800153c:	4299      	cmp	r1, r3
 800153e:	d1c2      	bne.n	80014c6 <HAL_RCC_ClockConfig+0xa>
 8001540:	e7ca      	b.n	80014d8 <HAL_RCC_ClockConfig+0x1c>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001542:	6862      	ldr	r2, [r4, #4]
 8001544:	4d23      	ldr	r5, [pc, #140]	; (80015d4 <HAL_RCC_ClockConfig+0x118>)
 8001546:	2a03      	cmp	r2, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001548:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800154a:	d11b      	bne.n	8001584 <HAL_RCC_ClockConfig+0xc8>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800154c:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001550:	d0b9      	beq.n	80014c6 <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001552:	68ab      	ldr	r3, [r5, #8]
 8001554:	f023 0303 	bic.w	r3, r3, #3
 8001558:	4313      	orrs	r3, r2
 800155a:	60ab      	str	r3, [r5, #8]
    tickstart = HAL_GetTick();
 800155c:	f7fe fffa 	bl	8000554 <HAL_GetTick>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001560:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8001564:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001566:	68ab      	ldr	r3, [r5, #8]
 8001568:	6862      	ldr	r2, [r4, #4]
 800156a:	f003 030c 	and.w	r3, r3, #12
 800156e:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001572:	d0b4      	beq.n	80014de <HAL_RCC_ClockConfig+0x22>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001574:	f7fe ffee 	bl	8000554 <HAL_GetTick>
 8001578:	1bc0      	subs	r0, r0, r7
 800157a:	4540      	cmp	r0, r8
 800157c:	d9f3      	bls.n	8001566 <HAL_RCC_ClockConfig+0xaa>
        return HAL_TIMEOUT;
 800157e:	2003      	movs	r0, #3
}
 8001580:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001584:	2a02      	cmp	r2, #2
 8001586:	d102      	bne.n	800158e <HAL_RCC_ClockConfig+0xd2>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001588:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800158c:	e7e0      	b.n	8001550 <HAL_RCC_ClockConfig+0x94>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800158e:	b912      	cbnz	r2, 8001596 <HAL_RCC_ClockConfig+0xda>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001590:	f013 0f02 	tst.w	r3, #2
 8001594:	e7dc      	b.n	8001550 <HAL_RCC_ClockConfig+0x94>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001596:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800159a:	e7d9      	b.n	8001550 <HAL_RCC_ClockConfig+0x94>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800159c:	4a0d      	ldr	r2, [pc, #52]	; (80015d4 <HAL_RCC_ClockConfig+0x118>)
 800159e:	68a0      	ldr	r0, [r4, #8]
 80015a0:	6893      	ldr	r3, [r2, #8]
 80015a2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80015a6:	4303      	orrs	r3, r0
 80015a8:	6093      	str	r3, [r2, #8]
 80015aa:	e79b      	b.n	80014e4 <HAL_RCC_ClockConfig+0x28>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015ac:	6813      	ldr	r3, [r2, #0]
 80015ae:	f023 0307 	bic.w	r3, r3, #7
 80015b2:	4333      	orrs	r3, r6
 80015b4:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80015b6:	6813      	ldr	r3, [r2, #0]
 80015b8:	f003 0307 	and.w	r3, r3, #7
 80015bc:	429e      	cmp	r6, r3
 80015be:	d182      	bne.n	80014c6 <HAL_RCC_ClockConfig+0xa>
 80015c0:	e796      	b.n	80014f0 <HAL_RCC_ClockConfig+0x34>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80015c2:	68ab      	ldr	r3, [r5, #8]
 80015c4:	68e2      	ldr	r2, [r4, #12]
 80015c6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80015ca:	4313      	orrs	r3, r2
 80015cc:	60ab      	str	r3, [r5, #8]
 80015ce:	e793      	b.n	80014f8 <HAL_RCC_ClockConfig+0x3c>
 80015d0:	40022000 	.word	0x40022000
 80015d4:	40021000 	.word	0x40021000
 80015d8:	080030cf 	.word	0x080030cf
 80015dc:	20000020 	.word	0x20000020

080015e0 <HAL_RCC_GetHCLKFreq>:
}
 80015e0:	4b01      	ldr	r3, [pc, #4]	; (80015e8 <HAL_RCC_GetHCLKFreq+0x8>)
 80015e2:	6818      	ldr	r0, [r3, #0]
 80015e4:	4770      	bx	lr
 80015e6:	bf00      	nop
 80015e8:	20000020 	.word	0x20000020

080015ec <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80015ec:	4b05      	ldr	r3, [pc, #20]	; (8001604 <HAL_RCC_GetPCLK1Freq+0x18>)
 80015ee:	4a06      	ldr	r2, [pc, #24]	; (8001608 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80015f0:	689b      	ldr	r3, [r3, #8]
 80015f2:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80015f6:	5cd3      	ldrb	r3, [r2, r3]
 80015f8:	4a04      	ldr	r2, [pc, #16]	; (800160c <HAL_RCC_GetPCLK1Freq+0x20>)
 80015fa:	6810      	ldr	r0, [r2, #0]
 80015fc:	f003 031f 	and.w	r3, r3, #31
}
 8001600:	40d8      	lsrs	r0, r3
 8001602:	4770      	bx	lr
 8001604:	40021000 	.word	0x40021000
 8001608:	080030df 	.word	0x080030df
 800160c:	20000020 	.word	0x20000020

08001610 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001610:	4b05      	ldr	r3, [pc, #20]	; (8001628 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001612:	4a06      	ldr	r2, [pc, #24]	; (800162c <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001614:	689b      	ldr	r3, [r3, #8]
 8001616:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 800161a:	5cd3      	ldrb	r3, [r2, r3]
 800161c:	4a04      	ldr	r2, [pc, #16]	; (8001630 <HAL_RCC_GetPCLK2Freq+0x20>)
 800161e:	6810      	ldr	r0, [r2, #0]
 8001620:	f003 031f 	and.w	r3, r3, #31
}
 8001624:	40d8      	lsrs	r0, r3
 8001626:	4770      	bx	lr
 8001628:	40021000 	.word	0x40021000
 800162c:	080030df 	.word	0x080030df
 8001630:	20000020 	.word	0x20000020

08001634 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8001634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8001636:	4b45      	ldr	r3, [pc, #276]	; (800174c <RCCEx_PLLSAI1_Config+0x118>)
 8001638:	68da      	ldr	r2, [r3, #12]
 800163a:	f012 0f03 	tst.w	r2, #3
{
 800163e:	4605      	mov	r5, r0
 8001640:	460e      	mov	r6, r1
 8001642:	461c      	mov	r4, r3
 8001644:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8001646:	d02a      	beq.n	800169e <RCCEx_PLLSAI1_Config+0x6a>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8001648:	68da      	ldr	r2, [r3, #12]
 800164a:	f002 0203 	and.w	r2, r2, #3
 800164e:	4282      	cmp	r2, r0
 8001650:	d13c      	bne.n	80016cc <RCCEx_PLLSAI1_Config+0x98>
       ||
 8001652:	2a00      	cmp	r2, #0
 8001654:	d03a      	beq.n	80016cc <RCCEx_PLLSAI1_Config+0x98>
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8001656:	68db      	ldr	r3, [r3, #12]
       ||
 8001658:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800165a:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800165e:	3301      	adds	r3, #1
       ||
 8001660:	4293      	cmp	r3, r2
 8001662:	d133      	bne.n	80016cc <RCCEx_PLLSAI1_Config+0x98>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8001664:	6823      	ldr	r3, [r4, #0]
 8001666:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800166a:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800166c:	f7fe ff72 	bl	8000554 <HAL_GetTick>
 8001670:	4607      	mov	r7, r0

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8001672:	6823      	ldr	r3, [r4, #0]
 8001674:	011a      	lsls	r2, r3, #4
 8001676:	d432      	bmi.n	80016de <RCCEx_PLLSAI1_Config+0xaa>
 8001678:	68af      	ldr	r7, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 800167a:	2e00      	cmp	r6, #0
 800167c:	d036      	beq.n	80016ec <RCCEx_PLLSAI1_Config+0xb8>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800167e:	2e01      	cmp	r6, #1
 8001680:	d150      	bne.n	8001724 <RCCEx_PLLSAI1_Config+0xf0>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8001682:	6922      	ldr	r2, [r4, #16]
 8001684:	6928      	ldr	r0, [r5, #16]
 8001686:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 800168a:	0840      	lsrs	r0, r0, #1
 800168c:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 8001690:	3801      	subs	r0, #1
 8001692:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
 8001696:	ea42 5240 	orr.w	r2, r2, r0, lsl #21
 800169a:	6122      	str	r2, [r4, #16]
 800169c:	e032      	b.n	8001704 <RCCEx_PLLSAI1_Config+0xd0>
    switch(PllSai1->PLLSAI1Source)
 800169e:	2802      	cmp	r0, #2
 80016a0:	d010      	beq.n	80016c4 <RCCEx_PLLSAI1_Config+0x90>
 80016a2:	2803      	cmp	r0, #3
 80016a4:	d014      	beq.n	80016d0 <RCCEx_PLLSAI1_Config+0x9c>
 80016a6:	2801      	cmp	r0, #1
 80016a8:	d110      	bne.n	80016cc <RCCEx_PLLSAI1_Config+0x98>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	079f      	lsls	r7, r3, #30
 80016ae:	d538      	bpl.n	8001722 <RCCEx_PLLSAI1_Config+0xee>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80016b0:	68e3      	ldr	r3, [r4, #12]
 80016b2:	686a      	ldr	r2, [r5, #4]
 80016b4:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 80016b8:	3a01      	subs	r2, #1
 80016ba:	4318      	orrs	r0, r3
 80016bc:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80016c0:	60e0      	str	r0, [r4, #12]
 80016c2:	e7cf      	b.n	8001664 <RCCEx_PLLSAI1_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	f413 6f80 	tst.w	r3, #1024	; 0x400
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80016ca:	d1f1      	bne.n	80016b0 <RCCEx_PLLSAI1_Config+0x7c>
 80016cc:	2001      	movs	r0, #1
 80016ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80016d0:	681a      	ldr	r2, [r3, #0]
 80016d2:	0391      	lsls	r1, r2, #14
 80016d4:	d4ec      	bmi.n	80016b0 <RCCEx_PLLSAI1_Config+0x7c>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 80016dc:	e7f5      	b.n	80016ca <RCCEx_PLLSAI1_Config+0x96>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80016de:	f7fe ff39 	bl	8000554 <HAL_GetTick>
 80016e2:	1bc0      	subs	r0, r0, r7
 80016e4:	2802      	cmp	r0, #2
 80016e6:	d9c4      	bls.n	8001672 <RCCEx_PLLSAI1_Config+0x3e>
        status = HAL_TIMEOUT;
 80016e8:	2003      	movs	r0, #3
 80016ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80016ec:	6921      	ldr	r1, [r4, #16]
 80016ee:	68eb      	ldr	r3, [r5, #12]
 80016f0:	f421 311f 	bic.w	r1, r1, #162816	; 0x27c00
 80016f4:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 80016f8:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
 80016fc:	091b      	lsrs	r3, r3, #4
 80016fe:	ea41 4143 	orr.w	r1, r1, r3, lsl #17
 8001702:	6121      	str	r1, [r4, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8001704:	6823      	ldr	r3, [r4, #0]
 8001706:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800170a:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800170c:	f7fe ff22 	bl	8000554 <HAL_GetTick>
 8001710:	4606      	mov	r6, r0

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8001712:	6823      	ldr	r3, [r4, #0]
 8001714:	011b      	lsls	r3, r3, #4
 8001716:	d513      	bpl.n	8001740 <RCCEx_PLLSAI1_Config+0x10c>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8001718:	6923      	ldr	r3, [r4, #16]
 800171a:	69aa      	ldr	r2, [r5, #24]
 800171c:	4313      	orrs	r3, r2
 800171e:	6123      	str	r3, [r4, #16]
 8001720:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 8001722:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8001724:	6923      	ldr	r3, [r4, #16]
 8001726:	6968      	ldr	r0, [r5, #20]
 8001728:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800172c:	0840      	lsrs	r0, r0, #1
 800172e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8001732:	3801      	subs	r0, #1
 8001734:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 8001738:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 800173c:	6123      	str	r3, [r4, #16]
 800173e:	e7e1      	b.n	8001704 <RCCEx_PLLSAI1_Config+0xd0>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8001740:	f7fe ff08 	bl	8000554 <HAL_GetTick>
 8001744:	1b80      	subs	r0, r0, r6
 8001746:	2802      	cmp	r0, #2
 8001748:	d9e3      	bls.n	8001712 <RCCEx_PLLSAI1_Config+0xde>
 800174a:	e7cd      	b.n	80016e8 <RCCEx_PLLSAI1_Config+0xb4>
 800174c:	40021000 	.word	0x40021000

08001750 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8001750:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8001752:	4b3d      	ldr	r3, [pc, #244]	; (8001848 <RCCEx_PLLSAI2_Config+0xf8>)
 8001754:	68da      	ldr	r2, [r3, #12]
 8001756:	f012 0f03 	tst.w	r2, #3
{
 800175a:	4605      	mov	r5, r0
 800175c:	460e      	mov	r6, r1
 800175e:	461c      	mov	r4, r3
 8001760:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8001762:	d028      	beq.n	80017b6 <RCCEx_PLLSAI2_Config+0x66>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8001764:	68da      	ldr	r2, [r3, #12]
 8001766:	f002 0203 	and.w	r2, r2, #3
 800176a:	4282      	cmp	r2, r0
 800176c:	d13a      	bne.n	80017e4 <RCCEx_PLLSAI2_Config+0x94>
       ||
 800176e:	2a00      	cmp	r2, #0
 8001770:	d038      	beq.n	80017e4 <RCCEx_PLLSAI2_Config+0x94>
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8001772:	68db      	ldr	r3, [r3, #12]
       ||
 8001774:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8001776:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800177a:	3301      	adds	r3, #1
       ||
 800177c:	4293      	cmp	r3, r2
 800177e:	d131      	bne.n	80017e4 <RCCEx_PLLSAI2_Config+0x94>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8001780:	6823      	ldr	r3, [r4, #0]
 8001782:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001786:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001788:	f7fe fee4 	bl	8000554 <HAL_GetTick>
 800178c:	4607      	mov	r7, r0

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800178e:	6823      	ldr	r3, [r4, #0]
 8001790:	009a      	lsls	r2, r3, #2
 8001792:	d430      	bmi.n	80017f6 <RCCEx_PLLSAI2_Config+0xa6>
 8001794:	68a8      	ldr	r0, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 8001796:	2e00      	cmp	r6, #0
 8001798:	d034      	beq.n	8001804 <RCCEx_PLLSAI2_Config+0xb4>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800179a:	6963      	ldr	r3, [r4, #20]
 800179c:	6929      	ldr	r1, [r5, #16]
 800179e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80017a2:	0849      	lsrs	r1, r1, #1
 80017a4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80017a8:	3901      	subs	r1, #1
 80017aa:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 80017ae:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
 80017b2:	6163      	str	r3, [r4, #20]
 80017b4:	e032      	b.n	800181c <RCCEx_PLLSAI2_Config+0xcc>
    switch(PllSai2->PLLSAI2Source)
 80017b6:	2802      	cmp	r0, #2
 80017b8:	d010      	beq.n	80017dc <RCCEx_PLLSAI2_Config+0x8c>
 80017ba:	2803      	cmp	r0, #3
 80017bc:	d014      	beq.n	80017e8 <RCCEx_PLLSAI2_Config+0x98>
 80017be:	2801      	cmp	r0, #1
 80017c0:	d110      	bne.n	80017e4 <RCCEx_PLLSAI2_Config+0x94>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	079f      	lsls	r7, r3, #30
 80017c6:	d538      	bpl.n	800183a <RCCEx_PLLSAI2_Config+0xea>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80017c8:	68e3      	ldr	r3, [r4, #12]
 80017ca:	686a      	ldr	r2, [r5, #4]
 80017cc:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 80017d0:	3a01      	subs	r2, #1
 80017d2:	4318      	orrs	r0, r3
 80017d4:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80017d8:	60e0      	str	r0, [r4, #12]
 80017da:	e7d1      	b.n	8001780 <RCCEx_PLLSAI2_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f413 6f80 	tst.w	r3, #1024	; 0x400
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80017e2:	d1f1      	bne.n	80017c8 <RCCEx_PLLSAI2_Config+0x78>
 80017e4:	2001      	movs	r0, #1
 80017e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80017e8:	681a      	ldr	r2, [r3, #0]
 80017ea:	0391      	lsls	r1, r2, #14
 80017ec:	d4ec      	bmi.n	80017c8 <RCCEx_PLLSAI2_Config+0x78>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 80017f4:	e7f5      	b.n	80017e2 <RCCEx_PLLSAI2_Config+0x92>
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80017f6:	f7fe fead 	bl	8000554 <HAL_GetTick>
 80017fa:	1bc0      	subs	r0, r0, r7
 80017fc:	2802      	cmp	r0, #2
 80017fe:	d9c6      	bls.n	800178e <RCCEx_PLLSAI2_Config+0x3e>
        status = HAL_TIMEOUT;
 8001800:	2003      	movs	r0, #3
 8001802:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8001804:	6962      	ldr	r2, [r4, #20]
 8001806:	68eb      	ldr	r3, [r5, #12]
 8001808:	f422 321f 	bic.w	r2, r2, #162816	; 0x27c00
 800180c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001810:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8001814:	091b      	lsrs	r3, r3, #4
 8001816:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
 800181a:	6162      	str	r2, [r4, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800181c:	6823      	ldr	r3, [r4, #0]
 800181e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001822:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001824:	f7fe fe96 	bl	8000554 <HAL_GetTick>
 8001828:	4606      	mov	r6, r0

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800182a:	6823      	ldr	r3, [r4, #0]
 800182c:	009b      	lsls	r3, r3, #2
 800182e:	d505      	bpl.n	800183c <RCCEx_PLLSAI2_Config+0xec>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8001830:	6963      	ldr	r3, [r4, #20]
 8001832:	696a      	ldr	r2, [r5, #20]
 8001834:	4313      	orrs	r3, r2
 8001836:	6163      	str	r3, [r4, #20]
 8001838:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 800183a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800183c:	f7fe fe8a 	bl	8000554 <HAL_GetTick>
 8001840:	1b80      	subs	r0, r0, r6
 8001842:	2802      	cmp	r0, #2
 8001844:	d9f1      	bls.n	800182a <RCCEx_PLLSAI2_Config+0xda>
 8001846:	e7db      	b.n	8001800 <RCCEx_PLLSAI2_Config+0xb0>
 8001848:	40021000 	.word	0x40021000

0800184c <HAL_RCCEx_PeriphCLKConfig>:
{
 800184c:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001850:	6806      	ldr	r6, [r0, #0]
 8001852:	f416 6600 	ands.w	r6, r6, #2048	; 0x800
{
 8001856:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001858:	d024      	beq.n	80018a4 <HAL_RCCEx_PeriphCLKConfig+0x58>
    switch(PeriphClkInit->Sai1ClockSelection)
 800185a:	6e41      	ldr	r1, [r0, #100]	; 0x64
 800185c:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 8001860:	d02c      	beq.n	80018bc <HAL_RCCEx_PeriphCLKConfig+0x70>
 8001862:	d802      	bhi.n	800186a <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8001864:	b1c1      	cbz	r1, 8001898 <HAL_RCCEx_PeriphCLKConfig+0x4c>
      ret = HAL_ERROR;
 8001866:	2601      	movs	r6, #1
 8001868:	e01c      	b.n	80018a4 <HAL_RCCEx_PeriphCLKConfig+0x58>
    switch(PeriphClkInit->Sai1ClockSelection)
 800186a:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800186e:	d00d      	beq.n	800188c <HAL_RCCEx_PeriphCLKConfig+0x40>
 8001870:	f5b1 0f40 	cmp.w	r1, #12582912	; 0xc00000
 8001874:	d1f7      	bne.n	8001866 <HAL_RCCEx_PeriphCLKConfig+0x1a>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001876:	4a4d      	ldr	r2, [pc, #308]	; (80019ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001878:	6e61      	ldr	r1, [r4, #100]	; 0x64
 800187a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800187e:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8001882:	430b      	orrs	r3, r1
 8001884:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8001888:	2600      	movs	r6, #0
 800188a:	e00b      	b.n	80018a4 <HAL_RCCEx_PeriphCLKConfig+0x58>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800188c:	4a47      	ldr	r2, [pc, #284]	; (80019ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800188e:	68d3      	ldr	r3, [r2, #12]
 8001890:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001894:	60d3      	str	r3, [r2, #12]
      break;
 8001896:	e7ee      	b.n	8001876 <HAL_RCCEx_PeriphCLKConfig+0x2a>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001898:	3004      	adds	r0, #4
 800189a:	f7ff fecb 	bl	8001634 <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800189e:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 80018a0:	2800      	cmp	r0, #0
 80018a2:	d0e8      	beq.n	8001876 <HAL_RCCEx_PeriphCLKConfig+0x2a>
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80018a4:	6823      	ldr	r3, [r4, #0]
 80018a6:	04d8      	lsls	r0, r3, #19
 80018a8:	d506      	bpl.n	80018b8 <HAL_RCCEx_PeriphCLKConfig+0x6c>
    switch(PeriphClkInit->Sai2ClockSelection)
 80018aa:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 80018ac:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
 80018b0:	d074      	beq.n	800199c <HAL_RCCEx_PeriphCLKConfig+0x150>
 80018b2:	d808      	bhi.n	80018c6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80018b4:	b1a9      	cbz	r1, 80018e2 <HAL_RCCEx_PeriphCLKConfig+0x96>
      ret = HAL_ERROR;
 80018b6:	2601      	movs	r6, #1
 80018b8:	4635      	mov	r5, r6
 80018ba:	e021      	b.n	8001900 <HAL_RCCEx_PeriphCLKConfig+0xb4>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80018bc:	2100      	movs	r1, #0
 80018be:	3020      	adds	r0, #32
 80018c0:	f7ff ff46 	bl	8001750 <RCCEx_PLLSAI2_Config>
 80018c4:	e7eb      	b.n	800189e <HAL_RCCEx_PeriphCLKConfig+0x52>
    switch(PeriphClkInit->Sai2ClockSelection)
 80018c6:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
 80018ca:	d004      	beq.n	80018d6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
 80018cc:	f1b1 7f40 	cmp.w	r1, #50331648	; 0x3000000
 80018d0:	d1f1      	bne.n	80018b6 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 80018d2:	4635      	mov	r5, r6
 80018d4:	e009      	b.n	80018ea <HAL_RCCEx_PeriphCLKConfig+0x9e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80018d6:	4a35      	ldr	r2, [pc, #212]	; (80019ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80018d8:	68d3      	ldr	r3, [r2, #12]
 80018da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018de:	60d3      	str	r3, [r2, #12]
 80018e0:	e7f7      	b.n	80018d2 <HAL_RCCEx_PeriphCLKConfig+0x86>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80018e2:	1d20      	adds	r0, r4, #4
 80018e4:	f7ff fea6 	bl	8001634 <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80018e8:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80018ea:	2d00      	cmp	r5, #0
 80018ec:	d15c      	bne.n	80019a8 <HAL_RCCEx_PeriphCLKConfig+0x15c>
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80018ee:	4a2f      	ldr	r2, [pc, #188]	; (80019ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80018f0:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 80018f2:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80018f6:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80018fa:	430b      	orrs	r3, r1
 80018fc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001900:	6823      	ldr	r3, [r4, #0]
 8001902:	0399      	lsls	r1, r3, #14
 8001904:	f140 814f 	bpl.w	8001ba6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001908:	4f28      	ldr	r7, [pc, #160]	; (80019ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800190a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800190c:	00da      	lsls	r2, r3, #3
 800190e:	f140 8176 	bpl.w	8001bfe <HAL_RCCEx_PeriphCLKConfig+0x3b2>
    FlagStatus       pwrclkchanged = RESET;
 8001912:	f04f 0800 	mov.w	r8, #0
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001916:	f8df 9098 	ldr.w	r9, [pc, #152]	; 80019b0 <HAL_RCCEx_PeriphCLKConfig+0x164>
 800191a:	f8d9 3000 	ldr.w	r3, [r9]
 800191e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001922:	f8c9 3000 	str.w	r3, [r9]
    tickstart = HAL_GetTick();
 8001926:	f7fe fe15 	bl	8000554 <HAL_GetTick>
 800192a:	4682      	mov	sl, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800192c:	f8d9 3000 	ldr.w	r3, [r9]
 8001930:	05db      	lsls	r3, r3, #23
 8001932:	d53f      	bpl.n	80019b4 <HAL_RCCEx_PeriphCLKConfig+0x168>
    if(ret == HAL_OK)
 8001934:	2d00      	cmp	r5, #0
 8001936:	d144      	bne.n	80019c2 <HAL_RCCEx_PeriphCLKConfig+0x176>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001938:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800193c:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001940:	d015      	beq.n	800196e <HAL_RCCEx_PeriphCLKConfig+0x122>
 8001942:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 8001946:	4293      	cmp	r3, r2
 8001948:	d011      	beq.n	800196e <HAL_RCCEx_PeriphCLKConfig+0x122>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800194a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 800194e:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8001952:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001956:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800195a:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800195e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001962:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001966:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
        RCC->BDCR = tmpregister;
 800196a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800196e:	07d8      	lsls	r0, r3, #31
 8001970:	d509      	bpl.n	8001986 <HAL_RCCEx_PeriphCLKConfig+0x13a>
        tickstart = HAL_GetTick();
 8001972:	f7fe fdef 	bl	8000554 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001976:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 800197a:	4605      	mov	r5, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800197c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001980:	0799      	lsls	r1, r3, #30
 8001982:	f140 8109 	bpl.w	8001b98 <HAL_RCCEx_PeriphCLKConfig+0x34c>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001986:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800198a:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 800198e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001992:	4313      	orrs	r3, r2
 8001994:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001998:	4635      	mov	r5, r6
 800199a:	e012      	b.n	80019c2 <HAL_RCCEx_PeriphCLKConfig+0x176>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800199c:	2100      	movs	r1, #0
 800199e:	f104 0020 	add.w	r0, r4, #32
 80019a2:	f7ff fed5 	bl	8001750 <RCCEx_PLLSAI2_Config>
 80019a6:	e79f      	b.n	80018e8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 80019a8:	462e      	mov	r6, r5
 80019aa:	e7a9      	b.n	8001900 <HAL_RCCEx_PeriphCLKConfig+0xb4>
 80019ac:	40021000 	.word	0x40021000
 80019b0:	40007000 	.word	0x40007000
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019b4:	f7fe fdce 	bl	8000554 <HAL_GetTick>
 80019b8:	eba0 000a 	sub.w	r0, r0, sl
 80019bc:	2802      	cmp	r0, #2
 80019be:	d9b5      	bls.n	800192c <HAL_RCCEx_PeriphCLKConfig+0xe0>
        ret = HAL_TIMEOUT;
 80019c0:	2503      	movs	r5, #3
    if(pwrclkchanged == SET)
 80019c2:	f1b8 0f00 	cmp.w	r8, #0
 80019c6:	d003      	beq.n	80019d0 <HAL_RCCEx_PeriphCLKConfig+0x184>
      __HAL_RCC_PWR_CLK_DISABLE();
 80019c8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80019ca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80019ce:	65bb      	str	r3, [r7, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80019d0:	6823      	ldr	r3, [r4, #0]
 80019d2:	07da      	lsls	r2, r3, #31
 80019d4:	d508      	bpl.n	80019e8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80019d6:	4990      	ldr	r1, [pc, #576]	; (8001c18 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80019d8:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80019da:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80019de:	f022 0203 	bic.w	r2, r2, #3
 80019e2:	4302      	orrs	r2, r0
 80019e4:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80019e8:	079f      	lsls	r7, r3, #30
 80019ea:	d508      	bpl.n	80019fe <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80019ec:	498a      	ldr	r1, [pc, #552]	; (8001c18 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80019ee:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80019f0:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80019f4:	f022 020c 	bic.w	r2, r2, #12
 80019f8:	4302      	orrs	r2, r0
 80019fa:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80019fe:	075e      	lsls	r6, r3, #29
 8001a00:	d508      	bpl.n	8001a14 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001a02:	4985      	ldr	r1, [pc, #532]	; (8001c18 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001a04:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8001a06:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001a0a:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8001a0e:	4302      	orrs	r2, r0
 8001a10:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8001a14:	0718      	lsls	r0, r3, #28
 8001a16:	d508      	bpl.n	8001a2a <HAL_RCCEx_PeriphCLKConfig+0x1de>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8001a18:	497f      	ldr	r1, [pc, #508]	; (8001c18 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001a1a:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8001a1c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001a20:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8001a24:	4302      	orrs	r2, r0
 8001a26:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8001a2a:	06d9      	lsls	r1, r3, #27
 8001a2c:	d508      	bpl.n	8001a40 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8001a2e:	497a      	ldr	r1, [pc, #488]	; (8001c18 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001a30:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8001a32:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001a36:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001a3a:	4302      	orrs	r2, r0
 8001a3c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001a40:	069a      	lsls	r2, r3, #26
 8001a42:	d508      	bpl.n	8001a56 <HAL_RCCEx_PeriphCLKConfig+0x20a>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001a44:	4974      	ldr	r1, [pc, #464]	; (8001c18 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001a46:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8001a48:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001a4c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8001a50:	4302      	orrs	r2, r0
 8001a52:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001a56:	059f      	lsls	r7, r3, #22
 8001a58:	d508      	bpl.n	8001a6c <HAL_RCCEx_PeriphCLKConfig+0x220>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001a5a:	496f      	ldr	r1, [pc, #444]	; (8001c18 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001a5c:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8001a5e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001a62:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8001a66:	4302      	orrs	r2, r0
 8001a68:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8001a6c:	055e      	lsls	r6, r3, #21
 8001a6e:	d508      	bpl.n	8001a82 <HAL_RCCEx_PeriphCLKConfig+0x236>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8001a70:	4969      	ldr	r1, [pc, #420]	; (8001c18 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001a72:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8001a74:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001a78:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8001a7c:	4302      	orrs	r2, r0
 8001a7e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001a82:	0658      	lsls	r0, r3, #25
 8001a84:	d508      	bpl.n	8001a98 <HAL_RCCEx_PeriphCLKConfig+0x24c>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001a86:	4964      	ldr	r1, [pc, #400]	; (8001c18 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001a88:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8001a8a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001a8e:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8001a92:	4302      	orrs	r2, r0
 8001a94:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8001a98:	0619      	lsls	r1, r3, #24
 8001a9a:	d508      	bpl.n	8001aae <HAL_RCCEx_PeriphCLKConfig+0x262>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8001a9c:	495e      	ldr	r1, [pc, #376]	; (8001c18 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001a9e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8001aa0:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001aa4:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8001aa8:	4302      	orrs	r2, r0
 8001aaa:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001aae:	05da      	lsls	r2, r3, #23
 8001ab0:	d508      	bpl.n	8001ac4 <HAL_RCCEx_PeriphCLKConfig+0x278>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001ab2:	4959      	ldr	r1, [pc, #356]	; (8001c18 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001ab4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001ab6:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001aba:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8001abe:	4302      	orrs	r2, r0
 8001ac0:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8001ac4:	049b      	lsls	r3, r3, #18
 8001ac6:	d50f      	bpl.n	8001ae8 <HAL_RCCEx_PeriphCLKConfig+0x29c>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001ac8:	4a53      	ldr	r2, [pc, #332]	; (8001c18 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001aca:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 8001acc:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001ad0:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8001ad4:	430b      	orrs	r3, r1
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8001ad6:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001ada:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8001ade:	d164      	bne.n	8001baa <HAL_RCCEx_PeriphCLKConfig+0x35e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001ae0:	68d3      	ldr	r3, [r2, #12]
 8001ae2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001ae6:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8001ae8:	6823      	ldr	r3, [r4, #0]
 8001aea:	031f      	lsls	r7, r3, #12
 8001aec:	d50f      	bpl.n	8001b0e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8001aee:	4a4a      	ldr	r2, [pc, #296]	; (8001c18 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001af0:	6f21      	ldr	r1, [r4, #112]	; 0x70
 8001af2:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001af6:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8001afa:	430b      	orrs	r3, r1
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8001afc:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8001b00:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8001b04:	d15c      	bne.n	8001bc0 <HAL_RCCEx_PeriphCLKConfig+0x374>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001b06:	68d3      	ldr	r3, [r2, #12]
 8001b08:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001b0c:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8001b0e:	6823      	ldr	r3, [r4, #0]
 8001b10:	035e      	lsls	r6, r3, #13
 8001b12:	d50f      	bpl.n	8001b34 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8001b14:	4a40      	ldr	r2, [pc, #256]	; (8001c18 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001b16:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8001b18:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001b1c:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8001b20:	430b      	orrs	r3, r1
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8001b22:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8001b26:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8001b2a:	d154      	bne.n	8001bd6 <HAL_RCCEx_PeriphCLKConfig+0x38a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001b2c:	68d3      	ldr	r3, [r2, #12]
 8001b2e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001b32:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001b34:	6823      	ldr	r3, [r4, #0]
 8001b36:	0458      	lsls	r0, r3, #17
 8001b38:	d512      	bpl.n	8001b60 <HAL_RCCEx_PeriphCLKConfig+0x314>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001b3a:	4937      	ldr	r1, [pc, #220]	; (8001c18 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001b3c:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 8001b3e:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8001b42:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8001b46:	4313      	orrs	r3, r2
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8001b48:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001b4c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8001b50:	d14c      	bne.n	8001bec <HAL_RCCEx_PeriphCLKConfig+0x3a0>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8001b52:	2102      	movs	r1, #2
 8001b54:	1d20      	adds	r0, r4, #4
 8001b56:	f7ff fd6d 	bl	8001634 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8001b5a:	2800      	cmp	r0, #0
 8001b5c:	bf18      	it	ne
 8001b5e:	4605      	movne	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8001b60:	6822      	ldr	r2, [r4, #0]
 8001b62:	0411      	lsls	r1, r2, #16
 8001b64:	d508      	bpl.n	8001b78 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8001b66:	492c      	ldr	r1, [pc, #176]	; (8001c18 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001b68:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8001b6a:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8001b6e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8001b72:	4303      	orrs	r3, r0
 8001b74:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8001b78:	03d3      	lsls	r3, r2, #15
 8001b7a:	d509      	bpl.n	8001b90 <HAL_RCCEx_PeriphCLKConfig+0x344>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8001b7c:	4a26      	ldr	r2, [pc, #152]	; (8001c18 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001b7e:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8001b82:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001b86:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001b8a:	430b      	orrs	r3, r1
 8001b8c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
}
 8001b90:	4628      	mov	r0, r5
 8001b92:	b002      	add	sp, #8
 8001b94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b98:	f7fe fcdc 	bl	8000554 <HAL_GetTick>
 8001b9c:	1b40      	subs	r0, r0, r5
 8001b9e:	4548      	cmp	r0, r9
 8001ba0:	f67f aeec 	bls.w	800197c <HAL_RCCEx_PeriphCLKConfig+0x130>
 8001ba4:	e70c      	b.n	80019c0 <HAL_RCCEx_PeriphCLKConfig+0x174>
 8001ba6:	4635      	mov	r5, r6
 8001ba8:	e712      	b.n	80019d0 <HAL_RCCEx_PeriphCLKConfig+0x184>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8001baa:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8001bae:	d19b      	bne.n	8001ae8 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8001bb0:	2101      	movs	r1, #1
 8001bb2:	1d20      	adds	r0, r4, #4
 8001bb4:	f7ff fd3e 	bl	8001634 <RCCEx_PLLSAI1_Config>
        if(ret != HAL_OK)
 8001bb8:	2800      	cmp	r0, #0
 8001bba:	bf18      	it	ne
 8001bbc:	4605      	movne	r5, r0
 8001bbe:	e793      	b.n	8001ae8 <HAL_RCCEx_PeriphCLKConfig+0x29c>
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8001bc0:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8001bc4:	d1a3      	bne.n	8001b0e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8001bc6:	2101      	movs	r1, #1
 8001bc8:	1d20      	adds	r0, r4, #4
 8001bca:	f7ff fd33 	bl	8001634 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8001bce:	2800      	cmp	r0, #0
 8001bd0:	bf18      	it	ne
 8001bd2:	4605      	movne	r5, r0
 8001bd4:	e79b      	b.n	8001b0e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8001bd6:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8001bda:	d1ab      	bne.n	8001b34 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8001bdc:	2101      	movs	r1, #1
 8001bde:	1d20      	adds	r0, r4, #4
 8001be0:	f7ff fd28 	bl	8001634 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8001be4:	2800      	cmp	r0, #0
 8001be6:	bf18      	it	ne
 8001be8:	4605      	movne	r5, r0
 8001bea:	e7a3      	b.n	8001b34 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8001bec:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 8001bf0:	d1b6      	bne.n	8001b60 <HAL_RCCEx_PeriphCLKConfig+0x314>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8001bf2:	2102      	movs	r1, #2
 8001bf4:	f104 0020 	add.w	r0, r4, #32
 8001bf8:	f7ff fdaa 	bl	8001750 <RCCEx_PLLSAI2_Config>
 8001bfc:	e7ad      	b.n	8001b5a <HAL_RCCEx_PeriphCLKConfig+0x30e>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001bfe:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001c00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c04:	65bb      	str	r3, [r7, #88]	; 0x58
 8001c06:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001c08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c0c:	9301      	str	r3, [sp, #4]
 8001c0e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001c10:	f04f 0801 	mov.w	r8, #1
 8001c14:	e67f      	b.n	8001916 <HAL_RCCEx_PeriphCLKConfig+0xca>
 8001c16:	bf00      	nop
 8001c18:	40021000 	.word	0x40021000

08001c1c <UART_SetConfig>:
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8001c1c:	6802      	ldr	r2, [r0, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001c1e:	69c1      	ldr	r1, [r0, #28]
{
 8001c20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c22:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001c24:	6883      	ldr	r3, [r0, #8]
 8001c26:	6900      	ldr	r0, [r0, #16]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001c28:	6815      	ldr	r5, [r2, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001c2a:	4303      	orrs	r3, r0
 8001c2c:	6960      	ldr	r0, [r4, #20]
 8001c2e:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001c30:	48ba      	ldr	r0, [pc, #744]	; (8001f1c <UART_SetConfig+0x300>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001c32:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001c34:	4028      	ands	r0, r5
 8001c36:	4303      	orrs	r3, r0
 8001c38:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001c3a:	6853      	ldr	r3, [r2, #4]
 8001c3c:	68e0      	ldr	r0, [r4, #12]
 8001c3e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001c42:	4303      	orrs	r3, r0
 8001c44:	6053      	str	r3, [r2, #4]
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8001c46:	4bb6      	ldr	r3, [pc, #728]	; (8001f20 <UART_SetConfig+0x304>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001c48:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8001c4a:	429a      	cmp	r2, r3
  {
    tmpreg |= huart->Init.OneBitSampling;
 8001c4c:	bf1c      	itt	ne
 8001c4e:	6a23      	ldrne	r3, [r4, #32]
 8001c50:	4318      	orrne	r0, r3
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001c52:	6893      	ldr	r3, [r2, #8]
 8001c54:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8001c58:	4303      	orrs	r3, r0
 8001c5a:	6093      	str	r3, [r2, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001c5c:	4bb1      	ldr	r3, [pc, #708]	; (8001f24 <UART_SetConfig+0x308>)
 8001c5e:	429a      	cmp	r2, r3
 8001c60:	d119      	bne.n	8001c96 <UART_SetConfig+0x7a>
 8001c62:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8001c66:	4ab0      	ldr	r2, [pc, #704]	; (8001f28 <UART_SetConfig+0x30c>)
 8001c68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c6c:	f003 0303 	and.w	r3, r3, #3
        }
      }  /*   if ( (tmpreg < (3 * huart->Init.BaudRate) ) || (tmpreg > (4096 * huart->Init.BaudRate) )) */
    } /* if (tmpreg != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001c70:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8001c74:	5cd3      	ldrb	r3, [r2, r3]
 8001c76:	f040 8138 	bne.w	8001eea <UART_SetConfig+0x2ce>
  {
    switch (clocksource)
 8001c7a:	2b08      	cmp	r3, #8
 8001c7c:	f200 808f 	bhi.w	8001d9e <UART_SetConfig+0x182>
 8001c80:	e8df f013 	tbh	[pc, r3, lsl #1]
 8001c84:	00ca011a 	.word	0x00ca011a
 8001c88:	008d00f9 	.word	0x008d00f9
 8001c8c:	008d0114 	.word	0x008d0114
 8001c90:	008d008d 	.word	0x008d008d
 8001c94:	0036      	.short	0x0036
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001c96:	4ba5      	ldr	r3, [pc, #660]	; (8001f2c <UART_SetConfig+0x310>)
 8001c98:	429a      	cmp	r2, r3
 8001c9a:	d107      	bne.n	8001cac <UART_SetConfig+0x90>
 8001c9c:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8001ca0:	4aa3      	ldr	r2, [pc, #652]	; (8001f30 <UART_SetConfig+0x314>)
 8001ca2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ca6:	f003 030c 	and.w	r3, r3, #12
 8001caa:	e7e1      	b.n	8001c70 <UART_SetConfig+0x54>
 8001cac:	4ba1      	ldr	r3, [pc, #644]	; (8001f34 <UART_SetConfig+0x318>)
 8001cae:	429a      	cmp	r2, r3
 8001cb0:	d123      	bne.n	8001cfa <UART_SetConfig+0xde>
 8001cb2:	f503 33e4 	add.w	r3, r3, #116736	; 0x1c800
 8001cb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001cba:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001cbe:	2b10      	cmp	r3, #16
 8001cc0:	f000 80f1 	beq.w	8001ea6 <UART_SetConfig+0x28a>
 8001cc4:	d80b      	bhi.n	8001cde <UART_SetConfig+0xc2>
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	f000 80f3 	beq.w	8001eb2 <UART_SetConfig+0x296>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001ccc:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
#endif
        break;
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8001cd0:	f04f 0201 	mov.w	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8001cd4:	f04f 0300 	mov.w	r3, #0
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001cd8:	f000 80f8 	beq.w	8001ecc <UART_SetConfig+0x2b0>
 8001cdc:	e0a8      	b.n	8001e30 <UART_SetConfig+0x214>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001cde:	2b20      	cmp	r3, #32
 8001ce0:	f000 80c6 	beq.w	8001e70 <UART_SetConfig+0x254>
 8001ce4:	2b30      	cmp	r3, #48	; 0x30
 8001ce6:	d1f1      	bne.n	8001ccc <UART_SetConfig+0xb0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001ce8:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8001cec:	f040 80b8 	bne.w	8001e60 <UART_SetConfig+0x244>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001cf0:	6860      	ldr	r0, [r4, #4]
 8001cf2:	0843      	lsrs	r3, r0, #1
 8001cf4:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8001cf8:	e0c3      	b.n	8001e82 <UART_SetConfig+0x266>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001cfa:	4b8f      	ldr	r3, [pc, #572]	; (8001f38 <UART_SetConfig+0x31c>)
 8001cfc:	429a      	cmp	r2, r3
 8001cfe:	d11e      	bne.n	8001d3e <UART_SetConfig+0x122>
 8001d00:	f503 33e2 	add.w	r3, r3, #115712	; 0x1c400
 8001d04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d08:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8001d0c:	2b40      	cmp	r3, #64	; 0x40
 8001d0e:	f000 80bb 	beq.w	8001e88 <UART_SetConfig+0x26c>
 8001d12:	d80a      	bhi.n	8001d2a <UART_SetConfig+0x10e>
 8001d14:	b97b      	cbnz	r3, 8001d36 <UART_SetConfig+0x11a>
  if (UART_INSTANCE_LOWPOWER(huart))
 8001d16:	4b82      	ldr	r3, [pc, #520]	; (8001f20 <UART_SetConfig+0x304>)
 8001d18:	429a      	cmp	r2, r3
 8001d1a:	f040 80ca 	bne.w	8001eb2 <UART_SetConfig+0x296>
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8001d1e:	f7ff fc65 	bl	80015ec <HAL_RCC_GetPCLK1Freq>
        break;
 8001d22:	2300      	movs	r3, #0
    if (lpuart_ker_ck_pres != 0U)
 8001d24:	bbb0      	cbnz	r0, 8001d94 <UART_SetConfig+0x178>
 8001d26:	4602      	mov	r2, r0
 8001d28:	e03a      	b.n	8001da0 <UART_SetConfig+0x184>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001d2a:	2b80      	cmp	r3, #128	; 0x80
 8001d2c:	f000 809d 	beq.w	8001e6a <UART_SetConfig+0x24e>
 8001d30:	2bc0      	cmp	r3, #192	; 0xc0
 8001d32:	f000 80b0 	beq.w	8001e96 <UART_SetConfig+0x27a>
  if (UART_INSTANCE_LOWPOWER(huart))
 8001d36:	4b7a      	ldr	r3, [pc, #488]	; (8001f20 <UART_SetConfig+0x304>)
 8001d38:	429a      	cmp	r2, r3
 8001d3a:	d1c7      	bne.n	8001ccc <UART_SetConfig+0xb0>
 8001d3c:	e02f      	b.n	8001d9e <UART_SetConfig+0x182>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001d3e:	4b7f      	ldr	r3, [pc, #508]	; (8001f3c <UART_SetConfig+0x320>)
 8001d40:	429a      	cmp	r2, r3
 8001d42:	d111      	bne.n	8001d68 <UART_SetConfig+0x14c>
 8001d44:	f503 33e0 	add.w	r3, r3, #114688	; 0x1c000
 8001d48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d4c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001d50:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001d54:	f000 8098 	beq.w	8001e88 <UART_SetConfig+0x26c>
 8001d58:	d9dc      	bls.n	8001d14 <UART_SetConfig+0xf8>
 8001d5a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001d5e:	f000 8084 	beq.w	8001e6a <UART_SetConfig+0x24e>
 8001d62:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001d66:	e7e4      	b.n	8001d32 <UART_SetConfig+0x116>
 8001d68:	4b6d      	ldr	r3, [pc, #436]	; (8001f20 <UART_SetConfig+0x304>)
 8001d6a:	429a      	cmp	r2, r3
 8001d6c:	d1ae      	bne.n	8001ccc <UART_SetConfig+0xb0>
 8001d6e:	f503 33c8 	add.w	r3, r3, #102400	; 0x19000
 8001d72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d76:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001d7a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001d7e:	f000 8083 	beq.w	8001e88 <UART_SetConfig+0x26c>
 8001d82:	d9c7      	bls.n	8001d14 <UART_SetConfig+0xf8>
 8001d84:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001d88:	d06f      	beq.n	8001e6a <UART_SetConfig+0x24e>
 8001d8a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8001d8e:	e7d0      	b.n	8001d32 <UART_SetConfig+0x116>
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8001d90:	486b      	ldr	r0, [pc, #428]	; (8001f40 <UART_SetConfig+0x324>)
  if (UART_INSTANCE_LOWPOWER(huart))
 8001d92:	2302      	movs	r3, #2
      if ((lpuart_ker_ck_pres < (3 * huart->Init.BaudRate)) ||
 8001d94:	6862      	ldr	r2, [r4, #4]
 8001d96:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 8001d9a:	4281      	cmp	r1, r0
 8001d9c:	d905      	bls.n	8001daa <UART_SetConfig+0x18e>
        ret = HAL_ERROR;
 8001d9e:	2201      	movs	r2, #1
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8001da0:	2300      	movs	r3, #0
 8001da2:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 8001da4:	6663      	str	r3, [r4, #100]	; 0x64

  return ret;
}
 8001da6:	4610      	mov	r0, r2
 8001da8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((lpuart_ker_ck_pres < (3 * huart->Init.BaudRate)) ||
 8001daa:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 8001dae:	d8f6      	bhi.n	8001d9e <UART_SetConfig+0x182>
        switch (clocksource)
 8001db0:	2b08      	cmp	r3, #8
 8001db2:	d82e      	bhi.n	8001e12 <UART_SetConfig+0x1f6>
 8001db4:	e8df f003 	tbb	[pc, r3]
 8001db8:	2d1c2d05 	.word	0x2d1c2d05
 8001dbc:	2d2d2d24 	.word	0x2d2d2d24
 8001dc0:	27          	.byte	0x27
 8001dc1:	00          	.byte	0x00
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001dc2:	f7ff fc13 	bl	80015ec <HAL_RCC_GetPCLK1Freq>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001dc6:	6862      	ldr	r2, [r4, #4]
 8001dc8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001dcc:	0856      	lsrs	r6, r2, #1
 8001dce:	2700      	movs	r7, #0
 8001dd0:	fbe1 6700 	umlal	r6, r7, r1, r0
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	4630      	mov	r0, r6
 8001dd8:	4639      	mov	r1, r7
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8001dda:	f7fe f9fd 	bl	80001d8 <__aeabi_uldivmod>
            break;
 8001dde:	2200      	movs	r2, #0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8001de0:	4b58      	ldr	r3, [pc, #352]	; (8001f44 <UART_SetConfig+0x328>)
 8001de2:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 8001de6:	4299      	cmp	r1, r3
 8001de8:	d8d9      	bhi.n	8001d9e <UART_SetConfig+0x182>
          huart->Instance->BRR = usartdiv;
 8001dea:	6823      	ldr	r3, [r4, #0]
 8001dec:	60d8      	str	r0, [r3, #12]
 8001dee:	e7d7      	b.n	8001da0 <UART_SetConfig+0x184>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8001df0:	4855      	ldr	r0, [pc, #340]	; (8001f48 <UART_SetConfig+0x32c>)
 8001df2:	0855      	lsrs	r5, r2, #1
 8001df4:	2300      	movs	r3, #0
 8001df6:	2100      	movs	r1, #0
 8001df8:	1940      	adds	r0, r0, r5
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8001dfa:	f141 0100 	adc.w	r1, r1, #0
 8001dfe:	e7ec      	b.n	8001dda <UART_SetConfig+0x1be>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001e00:	f7ff f8e2 	bl	8000fc8 <HAL_RCC_GetSysClockFreq>
 8001e04:	e7df      	b.n	8001dc6 <UART_SetConfig+0x1aa>
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8001e06:	0850      	lsrs	r0, r2, #1
 8001e08:	2100      	movs	r1, #0
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	f510 0000 	adds.w	r0, r0, #8388608	; 0x800000
 8001e10:	e7f3      	b.n	8001dfa <UART_SetConfig+0x1de>
            ret = HAL_ERROR;
 8001e12:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8001e14:	2000      	movs	r0, #0
 8001e16:	e7e3      	b.n	8001de0 <UART_SetConfig+0x1c4>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8001e18:	f7ff fbfa 	bl	8001610 <HAL_RCC_GetPCLK2Freq>
 8001e1c:	e04e      	b.n	8001ebc <UART_SetConfig+0x2a0>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001e1e:	f7ff fbe5 	bl	80015ec <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001e22:	6862      	ldr	r2, [r4, #4]
 8001e24:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8001e28:	fbb3 f3f2 	udiv	r3, r3, r2
 8001e2c:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8001e2e:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001e30:	f1a3 0010 	sub.w	r0, r3, #16
 8001e34:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8001e38:	4288      	cmp	r0, r1
 8001e3a:	d8b0      	bhi.n	8001d9e <UART_SetConfig+0x182>
      huart->Instance->BRR = usartdiv;
 8001e3c:	6821      	ldr	r1, [r4, #0]
 8001e3e:	60cb      	str	r3, [r1, #12]
 8001e40:	e7ae      	b.n	8001da0 <UART_SetConfig+0x184>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8001e42:	f7ff fbe5 	bl	8001610 <HAL_RCC_GetPCLK2Freq>
 8001e46:	e7ec      	b.n	8001e22 <UART_SetConfig+0x206>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8001e48:	6860      	ldr	r0, [r4, #4]
 8001e4a:	0843      	lsrs	r3, r0, #1
 8001e4c:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8001e50:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001e54:	fbb3 f3f0 	udiv	r3, r3, r0
 8001e58:	e7e8      	b.n	8001e2c <UART_SetConfig+0x210>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001e5a:	f7ff f8b5 	bl	8000fc8 <HAL_RCC_GetSysClockFreq>
 8001e5e:	e7e0      	b.n	8001e22 <UART_SetConfig+0x206>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001e60:	6860      	ldr	r0, [r4, #4]
 8001e62:	0843      	lsrs	r3, r0, #1
 8001e64:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8001e68:	e7f4      	b.n	8001e54 <UART_SetConfig+0x238>
  if (UART_INSTANCE_LOWPOWER(huart))
 8001e6a:	4b2d      	ldr	r3, [pc, #180]	; (8001f20 <UART_SetConfig+0x304>)
 8001e6c:	429a      	cmp	r2, r3
 8001e6e:	d08f      	beq.n	8001d90 <UART_SetConfig+0x174>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001e70:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8001e74:	d1e8      	bne.n	8001e48 <UART_SetConfig+0x22c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8001e76:	6860      	ldr	r0, [r4, #4]
 8001e78:	0843      	lsrs	r3, r0, #1
 8001e7a:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8001e7e:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001e82:	fbb3 f3f0 	udiv	r3, r3, r0
 8001e86:	e01f      	b.n	8001ec8 <UART_SetConfig+0x2ac>
  if (UART_INSTANCE_LOWPOWER(huart))
 8001e88:	4b25      	ldr	r3, [pc, #148]	; (8001f20 <UART_SetConfig+0x304>)
 8001e8a:	429a      	cmp	r2, r3
 8001e8c:	d10b      	bne.n	8001ea6 <UART_SetConfig+0x28a>
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8001e8e:	f7ff f89b 	bl	8000fc8 <HAL_RCC_GetSysClockFreq>
        break;
 8001e92:	2304      	movs	r3, #4
 8001e94:	e746      	b.n	8001d24 <UART_SetConfig+0x108>
  if (UART_INSTANCE_LOWPOWER(huart))
 8001e96:	4b22      	ldr	r3, [pc, #136]	; (8001f20 <UART_SetConfig+0x304>)
 8001e98:	429a      	cmp	r2, r3
 8001e9a:	f47f af25 	bne.w	8001ce8 <UART_SetConfig+0xcc>
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8001e9e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  if (UART_INSTANCE_LOWPOWER(huart))
 8001ea2:	2308      	movs	r3, #8
 8001ea4:	e776      	b.n	8001d94 <UART_SetConfig+0x178>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001ea6:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8001eaa:	d1d6      	bne.n	8001e5a <UART_SetConfig+0x23e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001eac:	f7ff f88c 	bl	8000fc8 <HAL_RCC_GetSysClockFreq>
 8001eb0:	e004      	b.n	8001ebc <UART_SetConfig+0x2a0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001eb2:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8001eb6:	d1b2      	bne.n	8001e1e <UART_SetConfig+0x202>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001eb8:	f7ff fb98 	bl	80015ec <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001ebc:	6861      	ldr	r1, [r4, #4]
 8001ebe:	084a      	lsrs	r2, r1, #1
 8001ec0:	eb02 0340 	add.w	r3, r2, r0, lsl #1
 8001ec4:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ec8:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8001eca:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001ecc:	f1a3 0010 	sub.w	r0, r3, #16
 8001ed0:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8001ed4:	4288      	cmp	r0, r1
 8001ed6:	f63f af62 	bhi.w	8001d9e <UART_SetConfig+0x182>
      brrtemp = usartdiv & 0xFFF0U;
 8001eda:	f023 010f 	bic.w	r1, r3, #15
      huart->Instance->BRR = brrtemp;
 8001ede:	6820      	ldr	r0, [r4, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001ee0:	f3c3 0342 	ubfx	r3, r3, #1, #3
      huart->Instance->BRR = brrtemp;
 8001ee4:	430b      	orrs	r3, r1
 8001ee6:	60c3      	str	r3, [r0, #12]
 8001ee8:	e75a      	b.n	8001da0 <UART_SetConfig+0x184>
    switch (clocksource)
 8001eea:	2b08      	cmp	r3, #8
 8001eec:	f63f af57 	bhi.w	8001d9e <UART_SetConfig+0x182>
 8001ef0:	a201      	add	r2, pc, #4	; (adr r2, 8001ef8 <UART_SetConfig+0x2dc>)
 8001ef2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ef6:	bf00      	nop
 8001ef8:	08001e1f 	.word	0x08001e1f
 8001efc:	08001e43 	.word	0x08001e43
 8001f00:	08001e49 	.word	0x08001e49
 8001f04:	08001d9f 	.word	0x08001d9f
 8001f08:	08001e5b 	.word	0x08001e5b
 8001f0c:	08001d9f 	.word	0x08001d9f
 8001f10:	08001d9f 	.word	0x08001d9f
 8001f14:	08001d9f 	.word	0x08001d9f
 8001f18:	08001e61 	.word	0x08001e61
 8001f1c:	efff69f3 	.word	0xefff69f3
 8001f20:	40008000 	.word	0x40008000
 8001f24:	40013800 	.word	0x40013800
 8001f28:	08003070 	.word	0x08003070
 8001f2c:	40004400 	.word	0x40004400
 8001f30:	08003074 	.word	0x08003074
 8001f34:	40004800 	.word	0x40004800
 8001f38:	40004c00 	.word	0x40004c00
 8001f3c:	40005000 	.word	0x40005000
 8001f40:	00f42400 	.word	0x00f42400
 8001f44:	000ffcff 	.word	0x000ffcff
 8001f48:	f4240000 	.word	0xf4240000

08001f4c <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001f4c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001f4e:	07da      	lsls	r2, r3, #31
{
 8001f50:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001f52:	d506      	bpl.n	8001f62 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001f54:	6801      	ldr	r1, [r0, #0]
 8001f56:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8001f58:	684a      	ldr	r2, [r1, #4]
 8001f5a:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8001f5e:	4322      	orrs	r2, r4
 8001f60:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001f62:	079c      	lsls	r4, r3, #30
 8001f64:	d506      	bpl.n	8001f74 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001f66:	6801      	ldr	r1, [r0, #0]
 8001f68:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8001f6a:	684a      	ldr	r2, [r1, #4]
 8001f6c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001f70:	4322      	orrs	r2, r4
 8001f72:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001f74:	0759      	lsls	r1, r3, #29
 8001f76:	d506      	bpl.n	8001f86 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001f78:	6801      	ldr	r1, [r0, #0]
 8001f7a:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8001f7c:	684a      	ldr	r2, [r1, #4]
 8001f7e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001f82:	4322      	orrs	r2, r4
 8001f84:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001f86:	071a      	lsls	r2, r3, #28
 8001f88:	d506      	bpl.n	8001f98 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001f8a:	6801      	ldr	r1, [r0, #0]
 8001f8c:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8001f8e:	684a      	ldr	r2, [r1, #4]
 8001f90:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001f94:	4322      	orrs	r2, r4
 8001f96:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001f98:	06dc      	lsls	r4, r3, #27
 8001f9a:	d506      	bpl.n	8001faa <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001f9c:	6801      	ldr	r1, [r0, #0]
 8001f9e:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8001fa0:	688a      	ldr	r2, [r1, #8]
 8001fa2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001fa6:	4322      	orrs	r2, r4
 8001fa8:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001faa:	0699      	lsls	r1, r3, #26
 8001fac:	d506      	bpl.n	8001fbc <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001fae:	6801      	ldr	r1, [r0, #0]
 8001fb0:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8001fb2:	688a      	ldr	r2, [r1, #8]
 8001fb4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001fb8:	4322      	orrs	r2, r4
 8001fba:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001fbc:	065a      	lsls	r2, r3, #25
 8001fbe:	d50f      	bpl.n	8001fe0 <UART_AdvFeatureConfig+0x94>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001fc0:	6801      	ldr	r1, [r0, #0]
 8001fc2:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8001fc4:	684a      	ldr	r2, [r1, #4]
 8001fc6:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8001fca:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001fcc:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001fd0:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001fd2:	d105      	bne.n	8001fe0 <UART_AdvFeatureConfig+0x94>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001fd4:	684a      	ldr	r2, [r1, #4]
 8001fd6:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8001fd8:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8001fdc:	4322      	orrs	r2, r4
 8001fde:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001fe0:	061b      	lsls	r3, r3, #24
 8001fe2:	d506      	bpl.n	8001ff2 <UART_AdvFeatureConfig+0xa6>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8001fe4:	6802      	ldr	r2, [r0, #0]
 8001fe6:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8001fe8:	6853      	ldr	r3, [r2, #4]
 8001fea:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8001fee:	430b      	orrs	r3, r1
 8001ff0:	6053      	str	r3, [r2, #4]
 8001ff2:	bd10      	pop	{r4, pc}

08001ff4 <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001ff4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001ff8:	9d06      	ldr	r5, [sp, #24]
 8001ffa:	4604      	mov	r4, r0
 8001ffc:	460f      	mov	r7, r1
 8001ffe:	4616      	mov	r6, r2
 8002000:	4698      	mov	r8, r3
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002002:	6821      	ldr	r1, [r4, #0]
 8002004:	69ca      	ldr	r2, [r1, #28]
 8002006:	ea37 0302 	bics.w	r3, r7, r2
 800200a:	bf0c      	ite	eq
 800200c:	2201      	moveq	r2, #1
 800200e:	2200      	movne	r2, #0
 8002010:	42b2      	cmp	r2, r6
 8002012:	d002      	beq.n	800201a <UART_WaitOnFlagUntilTimeout+0x26>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8002014:	2000      	movs	r0, #0
}
 8002016:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 800201a:	1c6b      	adds	r3, r5, #1
 800201c:	d0f2      	beq.n	8002004 <UART_WaitOnFlagUntilTimeout+0x10>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800201e:	b99d      	cbnz	r5, 8002048 <UART_WaitOnFlagUntilTimeout+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002020:	6823      	ldr	r3, [r4, #0]
 8002022:	681a      	ldr	r2, [r3, #0]
 8002024:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002028:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800202a:	689a      	ldr	r2, [r3, #8]
 800202c:	f022 0201 	bic.w	r2, r2, #1
 8002030:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8002032:	2320      	movs	r3, #32
 8002034:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
        huart->RxState = HAL_UART_STATE_READY;
 8002038:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
        __HAL_UNLOCK(huart);
 800203c:	2300      	movs	r3, #0
 800203e:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
 8002042:	2003      	movs	r0, #3
 8002044:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002048:	f7fe fa84 	bl	8000554 <HAL_GetTick>
 800204c:	eba0 0008 	sub.w	r0, r0, r8
 8002050:	4285      	cmp	r5, r0
 8002052:	d2d6      	bcs.n	8002002 <UART_WaitOnFlagUntilTimeout+0xe>
 8002054:	e7e4      	b.n	8002020 <UART_WaitOnFlagUntilTimeout+0x2c>

08002056 <HAL_UART_Transmit>:
{
 8002056:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800205a:	461f      	mov	r7, r3
  if (huart->gState == HAL_UART_STATE_READY)
 800205c:	f890 3071 	ldrb.w	r3, [r0, #113]	; 0x71
 8002060:	2b20      	cmp	r3, #32
{
 8002062:	4604      	mov	r4, r0
 8002064:	460d      	mov	r5, r1
 8002066:	4690      	mov	r8, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8002068:	d14a      	bne.n	8002100 <HAL_UART_Transmit+0xaa>
    if ((pData == NULL) || (Size == 0U))
 800206a:	2900      	cmp	r1, #0
 800206c:	d046      	beq.n	80020fc <HAL_UART_Transmit+0xa6>
 800206e:	2a00      	cmp	r2, #0
 8002070:	d044      	beq.n	80020fc <HAL_UART_Transmit+0xa6>
    __HAL_LOCK(huart);
 8002072:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 8002076:	2b01      	cmp	r3, #1
 8002078:	d042      	beq.n	8002100 <HAL_UART_Transmit+0xaa>
 800207a:	2301      	movs	r3, #1
 800207c:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002080:	2300      	movs	r3, #0
 8002082:	6743      	str	r3, [r0, #116]	; 0x74
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002084:	2321      	movs	r3, #33	; 0x21
 8002086:	f880 3071 	strb.w	r3, [r0, #113]	; 0x71
    tickstart = HAL_GetTick();
 800208a:	f7fe fa63 	bl	8000554 <HAL_GetTick>
    huart->TxXferSize  = Size;
 800208e:	f8a4 8050 	strh.w	r8, [r4, #80]	; 0x50
    tickstart = HAL_GetTick();
 8002092:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 8002094:	f8a4 8052 	strh.w	r8, [r4, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8002098:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800209c:	9700      	str	r7, [sp, #0]
    while (huart->TxXferCount > 0U)
 800209e:	b292      	uxth	r2, r2
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80020a0:	4633      	mov	r3, r6
    while (huart->TxXferCount > 0U)
 80020a2:	b952      	cbnz	r2, 80020ba <HAL_UART_Transmit+0x64>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80020a4:	2140      	movs	r1, #64	; 0x40
 80020a6:	4620      	mov	r0, r4
 80020a8:	f7ff ffa4 	bl	8001ff4 <UART_WaitOnFlagUntilTimeout>
 80020ac:	b958      	cbnz	r0, 80020c6 <HAL_UART_Transmit+0x70>
    huart->gState = HAL_UART_STATE_READY;
 80020ae:	2320      	movs	r3, #32
 80020b0:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
    __HAL_UNLOCK(huart);
 80020b4:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
    return HAL_OK;
 80020b8:	e006      	b.n	80020c8 <HAL_UART_Transmit+0x72>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80020ba:	2200      	movs	r2, #0
 80020bc:	2180      	movs	r1, #128	; 0x80
 80020be:	4620      	mov	r0, r4
 80020c0:	f7ff ff98 	bl	8001ff4 <UART_WaitOnFlagUntilTimeout>
 80020c4:	b118      	cbz	r0, 80020ce <HAL_UART_Transmit+0x78>
        return HAL_TIMEOUT;
 80020c6:	2003      	movs	r0, #3
}
 80020c8:	b002      	add	sp, #8
 80020ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80020ce:	68a3      	ldr	r3, [r4, #8]
 80020d0:	6822      	ldr	r2, [r4, #0]
 80020d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80020d6:	d10d      	bne.n	80020f4 <HAL_UART_Transmit+0x9e>
 80020d8:	6923      	ldr	r3, [r4, #16]
 80020da:	b95b      	cbnz	r3, 80020f4 <HAL_UART_Transmit+0x9e>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 80020dc:	f835 3b02 	ldrh.w	r3, [r5], #2
 80020e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80020e4:	8513      	strh	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 80020e6:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 80020ea:	3b01      	subs	r3, #1
 80020ec:	b29b      	uxth	r3, r3
 80020ee:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
 80020f2:	e7d1      	b.n	8002098 <HAL_UART_Transmit+0x42>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 80020f4:	782b      	ldrb	r3, [r5, #0]
 80020f6:	8513      	strh	r3, [r2, #40]	; 0x28
 80020f8:	3501      	adds	r5, #1
 80020fa:	e7f4      	b.n	80020e6 <HAL_UART_Transmit+0x90>
      return  HAL_ERROR;
 80020fc:	2001      	movs	r0, #1
 80020fe:	e7e3      	b.n	80020c8 <HAL_UART_Transmit+0x72>
    return HAL_BUSY;
 8002100:	2002      	movs	r0, #2
 8002102:	e7e1      	b.n	80020c8 <HAL_UART_Transmit+0x72>

08002104 <HAL_UART_Receive>:
{
 8002104:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8002108:	4698      	mov	r8, r3
  if (huart->RxState == HAL_UART_STATE_READY)
 800210a:	f890 3072 	ldrb.w	r3, [r0, #114]	; 0x72
 800210e:	2b20      	cmp	r3, #32
{
 8002110:	4604      	mov	r4, r0
 8002112:	460d      	mov	r5, r1
 8002114:	4616      	mov	r6, r2
  if (huart->RxState == HAL_UART_STATE_READY)
 8002116:	d160      	bne.n	80021da <HAL_UART_Receive+0xd6>
    if ((pData == NULL) || (Size == 0U))
 8002118:	2900      	cmp	r1, #0
 800211a:	d05c      	beq.n	80021d6 <HAL_UART_Receive+0xd2>
 800211c:	2a00      	cmp	r2, #0
 800211e:	d05a      	beq.n	80021d6 <HAL_UART_Receive+0xd2>
    __HAL_LOCK(huart);
 8002120:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 8002124:	2b01      	cmp	r3, #1
 8002126:	d058      	beq.n	80021da <HAL_UART_Receive+0xd6>
 8002128:	2301      	movs	r3, #1
 800212a:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800212e:	2300      	movs	r3, #0
 8002130:	6743      	str	r3, [r0, #116]	; 0x74
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002132:	2322      	movs	r3, #34	; 0x22
 8002134:	f880 3072 	strb.w	r3, [r0, #114]	; 0x72
    tickstart = HAL_GetTick();
 8002138:	f7fe fa0c 	bl	8000554 <HAL_GetTick>
    UART_MASK_COMPUTATION(huart);
 800213c:	68a3      	ldr	r3, [r4, #8]
    huart->RxXferSize  = Size;
 800213e:	f8a4 6058 	strh.w	r6, [r4, #88]	; 0x58
    UART_MASK_COMPUTATION(huart);
 8002142:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    tickstart = HAL_GetTick();
 8002146:	4607      	mov	r7, r0
    huart->RxXferCount = Size;
 8002148:	f8a4 605a 	strh.w	r6, [r4, #90]	; 0x5a
    UART_MASK_COMPUTATION(huart);
 800214c:	d115      	bne.n	800217a <HAL_UART_Receive+0x76>
 800214e:	6923      	ldr	r3, [r4, #16]
 8002150:	b98b      	cbnz	r3, 8002176 <HAL_UART_Receive+0x72>
 8002152:	f240 13ff 	movw	r3, #511	; 0x1ff
 8002156:	f8a4 305c 	strh.w	r3, [r4, #92]	; 0x5c
    uhMask = huart->Mask;
 800215a:	f8b4 605c 	ldrh.w	r6, [r4, #92]	; 0x5c
    while (huart->RxXferCount > 0U)
 800215e:	f8b4 005a 	ldrh.w	r0, [r4, #90]	; 0x5a
 8002162:	b280      	uxth	r0, r0
 8002164:	b9b8      	cbnz	r0, 8002196 <HAL_UART_Receive+0x92>
    huart->RxState = HAL_UART_STATE_READY;
 8002166:	2320      	movs	r3, #32
 8002168:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
    __HAL_UNLOCK(huart);
 800216c:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
}
 8002170:	b002      	add	sp, #8
 8002172:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    UART_MASK_COMPUTATION(huart);
 8002176:	23ff      	movs	r3, #255	; 0xff
 8002178:	e7ed      	b.n	8002156 <HAL_UART_Receive+0x52>
 800217a:	b923      	cbnz	r3, 8002186 <HAL_UART_Receive+0x82>
 800217c:	6923      	ldr	r3, [r4, #16]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d0f9      	beq.n	8002176 <HAL_UART_Receive+0x72>
 8002182:	237f      	movs	r3, #127	; 0x7f
 8002184:	e7e7      	b.n	8002156 <HAL_UART_Receive+0x52>
 8002186:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800218a:	d1e6      	bne.n	800215a <HAL_UART_Receive+0x56>
 800218c:	6923      	ldr	r3, [r4, #16]
 800218e:	2b00      	cmp	r3, #0
 8002190:	d0f7      	beq.n	8002182 <HAL_UART_Receive+0x7e>
 8002192:	233f      	movs	r3, #63	; 0x3f
 8002194:	e7df      	b.n	8002156 <HAL_UART_Receive+0x52>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002196:	f8cd 8000 	str.w	r8, [sp]
 800219a:	463b      	mov	r3, r7
 800219c:	2200      	movs	r2, #0
 800219e:	2120      	movs	r1, #32
 80021a0:	4620      	mov	r0, r4
 80021a2:	f7ff ff27 	bl	8001ff4 <UART_WaitOnFlagUntilTimeout>
 80021a6:	b9d0      	cbnz	r0, 80021de <HAL_UART_Receive+0xda>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80021a8:	68a3      	ldr	r3, [r4, #8]
 80021aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80021ae:	6823      	ldr	r3, [r4, #0]
 80021b0:	d10c      	bne.n	80021cc <HAL_UART_Receive+0xc8>
 80021b2:	6922      	ldr	r2, [r4, #16]
 80021b4:	b952      	cbnz	r2, 80021cc <HAL_UART_Receive+0xc8>
        *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 80021b6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80021b8:	4033      	ands	r3, r6
 80021ba:	f825 3b02 	strh.w	r3, [r5], #2
      huart->RxXferCount--;
 80021be:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
 80021c2:	3b01      	subs	r3, #1
 80021c4:	b29b      	uxth	r3, r3
 80021c6:	f8a4 305a 	strh.w	r3, [r4, #90]	; 0x5a
 80021ca:	e7c8      	b.n	800215e <HAL_UART_Receive+0x5a>
        *pData++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80021cc:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80021ce:	4033      	ands	r3, r6
 80021d0:	702b      	strb	r3, [r5, #0]
 80021d2:	3501      	adds	r5, #1
 80021d4:	e7f3      	b.n	80021be <HAL_UART_Receive+0xba>
      return  HAL_ERROR;
 80021d6:	2001      	movs	r0, #1
 80021d8:	e7ca      	b.n	8002170 <HAL_UART_Receive+0x6c>
    return HAL_BUSY;
 80021da:	2002      	movs	r0, #2
 80021dc:	e7c8      	b.n	8002170 <HAL_UART_Receive+0x6c>
        return HAL_TIMEOUT;
 80021de:	2003      	movs	r0, #3
 80021e0:	e7c6      	b.n	8002170 <HAL_UART_Receive+0x6c>

080021e2 <UART_CheckIdleState>:
{
 80021e2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80021e4:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80021e6:	2600      	movs	r6, #0
 80021e8:	6746      	str	r6, [r0, #116]	; 0x74
  tickstart = HAL_GetTick();
 80021ea:	f7fe f9b3 	bl	8000554 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80021ee:	6823      	ldr	r3, [r4, #0]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 80021f4:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80021f6:	d417      	bmi.n	8002228 <UART_CheckIdleState+0x46>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80021f8:	6823      	ldr	r3, [r4, #0]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	075b      	lsls	r3, r3, #29
 80021fe:	d50a      	bpl.n	8002216 <UART_CheckIdleState+0x34>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002200:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002204:	9300      	str	r3, [sp, #0]
 8002206:	2200      	movs	r2, #0
 8002208:	462b      	mov	r3, r5
 800220a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800220e:	4620      	mov	r0, r4
 8002210:	f7ff fef0 	bl	8001ff4 <UART_WaitOnFlagUntilTimeout>
 8002214:	b9a0      	cbnz	r0, 8002240 <UART_CheckIdleState+0x5e>
  huart->gState = HAL_UART_STATE_READY;
 8002216:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8002218:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 800221a:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
  __HAL_UNLOCK(huart);
 800221e:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
  huart->RxState = HAL_UART_STATE_READY;
 8002222:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
  return HAL_OK;
 8002226:	e00c      	b.n	8002242 <UART_CheckIdleState+0x60>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002228:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800222c:	9300      	str	r3, [sp, #0]
 800222e:	4632      	mov	r2, r6
 8002230:	4603      	mov	r3, r0
 8002232:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002236:	4620      	mov	r0, r4
 8002238:	f7ff fedc 	bl	8001ff4 <UART_WaitOnFlagUntilTimeout>
 800223c:	2800      	cmp	r0, #0
 800223e:	d0db      	beq.n	80021f8 <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 8002240:	2003      	movs	r0, #3
}
 8002242:	b002      	add	sp, #8
 8002244:	bd70      	pop	{r4, r5, r6, pc}

08002246 <HAL_UART_Init>:
{
 8002246:	b510      	push	{r4, lr}
  if (huart == NULL)
 8002248:	4604      	mov	r4, r0
 800224a:	b360      	cbz	r0, 80022a6 <HAL_UART_Init+0x60>
  if (huart->gState == HAL_UART_STATE_RESET)
 800224c:	f890 3071 	ldrb.w	r3, [r0, #113]	; 0x71
 8002250:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002254:	b91b      	cbnz	r3, 800225e <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8002256:	f880 2070 	strb.w	r2, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 800225a:	f000 fdf9 	bl	8002e50 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 800225e:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002260:	2324      	movs	r3, #36	; 0x24
 8002262:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
  __HAL_UART_DISABLE(huart);
 8002266:	6813      	ldr	r3, [r2, #0]
 8002268:	f023 0301 	bic.w	r3, r3, #1
 800226c:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800226e:	4620      	mov	r0, r4
 8002270:	f7ff fcd4 	bl	8001c1c <UART_SetConfig>
 8002274:	2801      	cmp	r0, #1
 8002276:	d016      	beq.n	80022a6 <HAL_UART_Init+0x60>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002278:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800227a:	b113      	cbz	r3, 8002282 <HAL_UART_Init+0x3c>
    UART_AdvFeatureConfig(huart);
 800227c:	4620      	mov	r0, r4
 800227e:	f7ff fe65 	bl	8001f4c <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002282:	6823      	ldr	r3, [r4, #0]
 8002284:	685a      	ldr	r2, [r3, #4]
 8002286:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800228a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800228c:	689a      	ldr	r2, [r3, #8]
 800228e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002292:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8002294:	681a      	ldr	r2, [r3, #0]
 8002296:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 800229a:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 800229c:	601a      	str	r2, [r3, #0]
}
 800229e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 80022a2:	f7ff bf9e 	b.w	80021e2 <UART_CheckIdleState>
}
 80022a6:	2001      	movs	r0, #1
 80022a8:	bd10      	pop	{r4, pc}
	...

080022ac <MX_GPIO_Init>:
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80022ac:	4b22      	ldr	r3, [pc, #136]	; (8002338 <MX_GPIO_Init+0x8c>)
{
 80022ae:	b510      	push	{r4, lr}
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80022b0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80022b2:	f042 0204 	orr.w	r2, r2, #4
 80022b6:	64da      	str	r2, [r3, #76]	; 0x4c
 80022b8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
{
 80022ba:	b08a      	sub	sp, #40	; 0x28
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80022bc:	f002 0204 	and.w	r2, r2, #4
 80022c0:	9201      	str	r2, [sp, #4]
 80022c2:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80022c4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80022c6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80022ca:	64da      	str	r2, [r3, #76]	; 0x4c
 80022cc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80022ce:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80022d2:	9202      	str	r2, [sp, #8]
 80022d4:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80022d6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80022d8:	f042 0201 	orr.w	r2, r2, #1
 80022dc:	64da      	str	r2, [r3, #76]	; 0x4c
 80022de:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80022e0:	f002 0201 	and.w	r2, r2, #1
 80022e4:	9203      	str	r2, [sp, #12]
 80022e6:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80022e8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80022ea:	f042 0202 	orr.w	r2, r2, #2
 80022ee:	64da      	str	r2, [r3, #76]	; 0x4c
 80022f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022f2:	f003 0302 	and.w	r3, r3, #2

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80022f6:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80022f8:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80022fa:	2120      	movs	r1, #32
 80022fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002300:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8002302:	f7fe fa85 	bl	8000810 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002306:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800230a:	2400      	movs	r4, #0
  GPIO_InitStruct.Pin = B1_Pin;
 800230c:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800230e:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002310:	4b0a      	ldr	r3, [pc, #40]	; (800233c <MX_GPIO_Init+0x90>)
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002312:	480b      	ldr	r0, [pc, #44]	; (8002340 <MX_GPIO_Init+0x94>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002314:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002316:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002318:	f7fe f99e 	bl	8000658 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800231c:	2320      	movs	r3, #32
 800231e:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002320:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002322:	2301      	movs	r3, #1
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002324:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002328:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800232a:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800232c:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800232e:	f7fe f993 	bl	8000658 <HAL_GPIO_Init>

}
 8002332:	b00a      	add	sp, #40	; 0x28
 8002334:	bd10      	pop	{r4, pc}
 8002336:	bf00      	nop
 8002338:	40021000 	.word	0x40021000
 800233c:	10210000 	.word	0x10210000
 8002340:	48000800 	.word	0x48000800

08002344 <HAL_I2C_MspInit>:
  }

}

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002344:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(i2cHandle->Instance==I2C1)
 8002346:	6802      	ldr	r2, [r0, #0]
 8002348:	4b0f      	ldr	r3, [pc, #60]	; (8002388 <HAL_I2C_MspInit+0x44>)
 800234a:	429a      	cmp	r2, r3
 800234c:	d119      	bne.n	8002382 <HAL_I2C_MspInit+0x3e>
  
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800234e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002352:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002354:	2312      	movs	r3, #18
 8002356:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002358:	2301      	movs	r3, #1
 800235a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800235c:	2303      	movs	r3, #3
 800235e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002360:	2304      	movs	r3, #4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002362:	eb0d 0103 	add.w	r1, sp, r3
 8002366:	4809      	ldr	r0, [pc, #36]	; (800238c <HAL_I2C_MspInit+0x48>)
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002368:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800236a:	f7fe f975 	bl	8000658 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800236e:	4b08      	ldr	r3, [pc, #32]	; (8002390 <HAL_I2C_MspInit+0x4c>)
 8002370:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002372:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8002376:	659a      	str	r2, [r3, #88]	; 0x58
 8002378:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800237a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800237e:	9300      	str	r3, [sp, #0]
 8002380:	9b00      	ldr	r3, [sp, #0]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002382:	b007      	add	sp, #28
 8002384:	f85d fb04 	ldr.w	pc, [sp], #4
 8002388:	40005400 	.word	0x40005400
 800238c:	48000400 	.word	0x48000400
 8002390:	40021000 	.word	0x40021000

08002394 <UART_EndRxTransfer.constprop.0>:
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002394:	4a07      	ldr	r2, [pc, #28]	; (80023b4 <UART_EndRxTransfer.constprop.0+0x20>)
 8002396:	6813      	ldr	r3, [r2, #0]
 8002398:	6819      	ldr	r1, [r3, #0]
 800239a:	f421 7190 	bic.w	r1, r1, #288	; 0x120
 800239e:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80023a0:	6899      	ldr	r1, [r3, #8]
 80023a2:	f021 0101 	bic.w	r1, r1, #1
 80023a6:	6099      	str	r1, [r3, #8]
#endif

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80023a8:	2320      	movs	r3, #32
 80023aa:	f882 3072 	strb.w	r3, [r2, #114]	; 0x72

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80023ae:	2300      	movs	r3, #0
 80023b0:	6613      	str	r3, [r2, #96]	; 0x60
 80023b2:	4770      	bx	lr
 80023b4:	200000dc 	.word	0x200000dc

080023b8 <UART_EndTxTransfer.constprop.1>:
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80023b8:	4a04      	ldr	r2, [pc, #16]	; (80023cc <UART_EndTxTransfer.constprop.1+0x14>)
 80023ba:	6811      	ldr	r1, [r2, #0]
 80023bc:	680b      	ldr	r3, [r1, #0]
 80023be:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80023c2:	600b      	str	r3, [r1, #0]
  huart->gState = HAL_UART_STATE_READY;
 80023c4:	2320      	movs	r3, #32
 80023c6:	f882 3071 	strb.w	r3, [r2, #113]	; 0x71
 80023ca:	4770      	bx	lr
 80023cc:	200000dc 	.word	0x200000dc

080023d0 <TEMPandHUM_init>:
}

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void TEMPandHUM_init(void)
{
 80023d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	HAL_I2C_Mem_Write(&hi2c1,0xBE, addr_CTRL_REG1_TEMP[0], 1, CTRL_REG1_TEMP, 1, I2C_TIMEOUT);
 80023d2:	4b08      	ldr	r3, [pc, #32]	; (80023f4 <TEMPandHUM_init+0x24>)
 80023d4:	4908      	ldr	r1, [pc, #32]	; (80023f8 <TEMPandHUM_init+0x28>)
 80023d6:	781a      	ldrb	r2, [r3, #0]
 80023d8:	4808      	ldr	r0, [pc, #32]	; (80023fc <TEMPandHUM_init+0x2c>)
 80023da:	9100      	str	r1, [sp, #0]
 80023dc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80023e0:	9302      	str	r3, [sp, #8]
 80023e2:	2301      	movs	r3, #1
 80023e4:	9301      	str	r3, [sp, #4]
 80023e6:	21be      	movs	r1, #190	; 0xbe
 80023e8:	f7fe fbac 	bl	8000b44 <HAL_I2C_Mem_Write>
}
 80023ec:	b005      	add	sp, #20
 80023ee:	f85d fb04 	ldr.w	pc, [sp], #4
 80023f2:	bf00      	nop
 80023f4:	20000005 	.word	0x20000005
 80023f8:	20000001 	.word	0x20000001
 80023fc:	20000044 	.word	0x20000044

08002400 <PRES_init>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void PRES_init(void)
{
 8002400:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	HAL_I2C_Mem_Write(&hi2c1,0xBA, addr_CTRL_REG1_PRES[0], 1, CTRL_REG1_PRES, 1, I2C_TIMEOUT);
 8002402:	4b13      	ldr	r3, [pc, #76]	; (8002450 <PRES_init+0x50>)
 8002404:	4d13      	ldr	r5, [pc, #76]	; (8002454 <PRES_init+0x54>)
 8002406:	781a      	ldrb	r2, [r3, #0]
 8002408:	4b13      	ldr	r3, [pc, #76]	; (8002458 <PRES_init+0x58>)
 800240a:	9300      	str	r3, [sp, #0]
 800240c:	2401      	movs	r4, #1
 800240e:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 8002412:	4623      	mov	r3, r4
 8002414:	9602      	str	r6, [sp, #8]
 8002416:	9401      	str	r4, [sp, #4]
 8002418:	21ba      	movs	r1, #186	; 0xba
 800241a:	4628      	mov	r0, r5
 800241c:	f7fe fb92 	bl	8000b44 <HAL_I2C_Mem_Write>

	HAL_I2C_Mem_Write(&hi2c1,0xBA, addr_CTRL_REG2_PRES[0], 1, CTRL_REG2_PRES, 1, I2C_TIMEOUT);
 8002420:	4b0e      	ldr	r3, [pc, #56]	; (800245c <PRES_init+0x5c>)
 8002422:	781a      	ldrb	r2, [r3, #0]
 8002424:	4b0e      	ldr	r3, [pc, #56]	; (8002460 <PRES_init+0x60>)
 8002426:	9300      	str	r3, [sp, #0]
 8002428:	9602      	str	r6, [sp, #8]
 800242a:	4623      	mov	r3, r4
 800242c:	9401      	str	r4, [sp, #4]
 800242e:	21ba      	movs	r1, #186	; 0xba
 8002430:	4628      	mov	r0, r5
 8002432:	f7fe fb87 	bl	8000b44 <HAL_I2C_Mem_Write>

	HAL_I2C_Mem_Write(&hi2c1,0xBA, addr_INTERRUPT_CFG[0], 1, INTERRUPT_CFG, 1, I2C_TIMEOUT);
 8002436:	4b0b      	ldr	r3, [pc, #44]	; (8002464 <PRES_init+0x64>)
 8002438:	781a      	ldrb	r2, [r3, #0]
 800243a:	4b0b      	ldr	r3, [pc, #44]	; (8002468 <PRES_init+0x68>)
 800243c:	9300      	str	r3, [sp, #0]
 800243e:	9602      	str	r6, [sp, #8]
 8002440:	9401      	str	r4, [sp, #4]
 8002442:	4623      	mov	r3, r4
 8002444:	21ba      	movs	r1, #186	; 0xba
 8002446:	4628      	mov	r0, r5
 8002448:	f7fe fb7c 	bl	8000b44 <HAL_I2C_Mem_Write>
}
 800244c:	b004      	add	sp, #16
 800244e:	bd70      	pop	{r4, r5, r6, pc}
 8002450:	20000004 	.word	0x20000004
 8002454:	20000044 	.word	0x20000044
 8002458:	20000000 	.word	0x20000000
 800245c:	20000006 	.word	0x20000006
 8002460:	20000002 	.word	0x20000002
 8002464:	2000000f 	.word	0x2000000f
 8002468:	20000003 	.word	0x20000003

0800246c <get_TEMP>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void get_TEMP(void)
{
 800246c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_degC_x8[0], 1, T0_degC_x8, 1, I2C_TIMEOUT);
 8002470:	4b66      	ldr	r3, [pc, #408]	; (800260c <get_TEMP+0x1a0>)
 8002472:	4d67      	ldr	r5, [pc, #412]	; (8002610 <get_TEMP+0x1a4>)
 8002474:	781a      	ldrb	r2, [r3, #0]
 8002476:	4b67      	ldr	r3, [pc, #412]	; (8002614 <get_TEMP+0x1a8>)
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T1_degC_x8[0], 1, T1_degC_x8, 1, I2C_TIMEOUT);
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_T1_msb[0], 1, T0_T1_msb, 1, I2C_TIMEOUT);
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_H[0], 1, T0_H, 1, I2C_TIMEOUT);
 8002478:	4f67      	ldr	r7, [pc, #412]	; (8002618 <get_TEMP+0x1ac>)
 800247a:	f8df 81f4 	ldr.w	r8, [pc, #500]	; 8002670 <get_TEMP+0x204>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_H[0], 1, T0_H, 1, I2C_TIMEOUT);
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_L[0], 1, T0_L, 1, I2C_TIMEOUT);
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T1_H[0], 1, T1_H, 1, I2C_TIMEOUT);
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T1_L[0], 1, T1_L, 1, I2C_TIMEOUT);
 800247e:	f8df a1f4 	ldr.w	sl, [pc, #500]	; 8002674 <get_TEMP+0x208>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T_OUT_H[0], 1, T_OUT_H, 1, I2C_TIMEOUT);
 8002482:	f8df 91f4 	ldr.w	r9, [pc, #500]	; 8002678 <get_TEMP+0x20c>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T_OUT_L[0], 1, T_OUT_L, 1, I2C_TIMEOUT);
 8002486:	f8df b1f4 	ldr.w	fp, [pc, #500]	; 800267c <get_TEMP+0x210>
{
 800248a:	b085      	sub	sp, #20
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_degC_x8[0], 1, T0_degC_x8, 1, I2C_TIMEOUT);
 800248c:	2401      	movs	r4, #1
 800248e:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 8002492:	9602      	str	r6, [sp, #8]
 8002494:	9401      	str	r4, [sp, #4]
 8002496:	9300      	str	r3, [sp, #0]
 8002498:	21bf      	movs	r1, #191	; 0xbf
 800249a:	4623      	mov	r3, r4
 800249c:	4628      	mov	r0, r5
 800249e:	f7fe fc09 	bl	8000cb4 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T1_degC_x8[0], 1, T1_degC_x8, 1, I2C_TIMEOUT);
 80024a2:	4b5e      	ldr	r3, [pc, #376]	; (800261c <get_TEMP+0x1b0>)
 80024a4:	781a      	ldrb	r2, [r3, #0]
 80024a6:	4b5e      	ldr	r3, [pc, #376]	; (8002620 <get_TEMP+0x1b4>)
 80024a8:	9602      	str	r6, [sp, #8]
 80024aa:	9401      	str	r4, [sp, #4]
 80024ac:	9300      	str	r3, [sp, #0]
 80024ae:	21bf      	movs	r1, #191	; 0xbf
 80024b0:	4623      	mov	r3, r4
 80024b2:	4628      	mov	r0, r5
 80024b4:	f7fe fbfe 	bl	8000cb4 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_T1_msb[0], 1, T0_T1_msb, 1, I2C_TIMEOUT);
 80024b8:	4b5a      	ldr	r3, [pc, #360]	; (8002624 <get_TEMP+0x1b8>)
 80024ba:	781a      	ldrb	r2, [r3, #0]
 80024bc:	4b5a      	ldr	r3, [pc, #360]	; (8002628 <get_TEMP+0x1bc>)
 80024be:	9602      	str	r6, [sp, #8]
 80024c0:	9401      	str	r4, [sp, #4]
 80024c2:	9300      	str	r3, [sp, #0]
 80024c4:	21bf      	movs	r1, #191	; 0xbf
 80024c6:	4623      	mov	r3, r4
 80024c8:	4628      	mov	r0, r5
 80024ca:	f7fe fbf3 	bl	8000cb4 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_H[0], 1, T0_H, 1, I2C_TIMEOUT);
 80024ce:	783a      	ldrb	r2, [r7, #0]
 80024d0:	9602      	str	r6, [sp, #8]
 80024d2:	9401      	str	r4, [sp, #4]
 80024d4:	4623      	mov	r3, r4
 80024d6:	f8cd 8000 	str.w	r8, [sp]
 80024da:	21bf      	movs	r1, #191	; 0xbf
 80024dc:	4628      	mov	r0, r5
 80024de:	f7fe fbe9 	bl	8000cb4 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_H[0], 1, T0_H, 1, I2C_TIMEOUT);
 80024e2:	783a      	ldrb	r2, [r7, #0]
 80024e4:	9602      	str	r6, [sp, #8]
 80024e6:	9401      	str	r4, [sp, #4]
 80024e8:	4623      	mov	r3, r4
 80024ea:	f8cd 8000 	str.w	r8, [sp]
 80024ee:	21bf      	movs	r1, #191	; 0xbf
 80024f0:	4628      	mov	r0, r5
 80024f2:	f7fe fbdf 	bl	8000cb4 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_L[0], 1, T0_L, 1, I2C_TIMEOUT);
 80024f6:	4b4d      	ldr	r3, [pc, #308]	; (800262c <get_TEMP+0x1c0>)
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T_OUT_L[0], 1, T_OUT_L, 1, I2C_TIMEOUT);
 80024f8:	4f4d      	ldr	r7, [pc, #308]	; (8002630 <get_TEMP+0x1c4>)
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_L[0], 1, T0_L, 1, I2C_TIMEOUT);
 80024fa:	781a      	ldrb	r2, [r3, #0]
 80024fc:	4b4d      	ldr	r3, [pc, #308]	; (8002634 <get_TEMP+0x1c8>)
 80024fe:	9602      	str	r6, [sp, #8]
 8002500:	9401      	str	r4, [sp, #4]
 8002502:	9300      	str	r3, [sp, #0]
 8002504:	21bf      	movs	r1, #191	; 0xbf
 8002506:	4623      	mov	r3, r4
 8002508:	4628      	mov	r0, r5
 800250a:	f7fe fbd3 	bl	8000cb4 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T1_H[0], 1, T1_H, 1, I2C_TIMEOUT);
 800250e:	4b4a      	ldr	r3, [pc, #296]	; (8002638 <get_TEMP+0x1cc>)
 8002510:	781a      	ldrb	r2, [r3, #0]
 8002512:	4b4a      	ldr	r3, [pc, #296]	; (800263c <get_TEMP+0x1d0>)
 8002514:	9602      	str	r6, [sp, #8]
 8002516:	9401      	str	r4, [sp, #4]
 8002518:	9300      	str	r3, [sp, #0]
 800251a:	21bf      	movs	r1, #191	; 0xbf
 800251c:	4623      	mov	r3, r4
 800251e:	4628      	mov	r0, r5
 8002520:	f7fe fbc8 	bl	8000cb4 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T1_L[0], 1, T1_L, 1, I2C_TIMEOUT);
 8002524:	4b46      	ldr	r3, [pc, #280]	; (8002640 <get_TEMP+0x1d4>)
 8002526:	21bf      	movs	r1, #191	; 0xbf
 8002528:	781a      	ldrb	r2, [r3, #0]
 800252a:	9602      	str	r6, [sp, #8]
 800252c:	9401      	str	r4, [sp, #4]
 800252e:	4623      	mov	r3, r4
 8002530:	f8cd a000 	str.w	sl, [sp]
 8002534:	4628      	mov	r0, r5
 8002536:	f7fe fbbd 	bl	8000cb4 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T_OUT_H[0], 1, T_OUT_H, 1, I2C_TIMEOUT);
 800253a:	4b42      	ldr	r3, [pc, #264]	; (8002644 <get_TEMP+0x1d8>)
 800253c:	21bf      	movs	r1, #191	; 0xbf
 800253e:	781a      	ldrb	r2, [r3, #0]
 8002540:	9602      	str	r6, [sp, #8]
 8002542:	9401      	str	r4, [sp, #4]
 8002544:	4623      	mov	r3, r4
 8002546:	f8cd 9000 	str.w	r9, [sp]
 800254a:	4628      	mov	r0, r5
 800254c:	f7fe fbb2 	bl	8000cb4 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T_OUT_L[0], 1, T_OUT_L, 1, I2C_TIMEOUT);
 8002550:	f89b 2000 	ldrb.w	r2, [fp]
 8002554:	9602      	str	r6, [sp, #8]
 8002556:	9401      	str	r4, [sp, #4]
 8002558:	4623      	mov	r3, r4
 800255a:	9700      	str	r7, [sp, #0]
 800255c:	21bf      	movs	r1, #191	; 0xbf
 800255e:	4628      	mov	r0, r5
 8002560:	f7fe fba8 	bl	8000cb4 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T_OUT_L[0], 1, T_OUT_L, 1, I2C_TIMEOUT);
 8002564:	f89b 2000 	ldrb.w	r2, [fp]
 8002568:	9602      	str	r6, [sp, #8]
 800256a:	9401      	str	r4, [sp, #4]
 800256c:	4623      	mov	r3, r4
 800256e:	9700      	str	r7, [sp, #0]
 8002570:	21bf      	movs	r1, #191	; 0xbf
 8002572:	4628      	mov	r0, r5
 8002574:	f7fe fb9e 	bl	8000cb4 <HAL_I2C_Mem_Read>

	//CONCATENATION
	T0_OUT[0]	= (T0_H[0]<<8) + T0_L[0];
 8002578:	4a2e      	ldr	r2, [pc, #184]	; (8002634 <get_TEMP+0x1c8>)
 800257a:	f898 3000 	ldrb.w	r3, [r8]
 800257e:	7811      	ldrb	r1, [r2, #0]
	T1_OUT[0]	= (T1_H[0]<<8) + T1_L[0];
 8002580:	f89a 0000 	ldrb.w	r0, [sl]
	T_OUT[0]	= (T_OUT_H[0]<<8) + T_OUT_L[0];
 8002584:	783a      	ldrb	r2, [r7, #0]
	est_negatif(T0_OUT[0]);
	est_negatif(T1_OUT[0]);
	est_negatif(T_OUT[0]);

	//CALCUL DES T0_degC ET T1_degC FINALES
	T0_msb[0]		= T0_T1_msb[0] & 0x3;
 8002586:	4c30      	ldr	r4, [pc, #192]	; (8002648 <get_TEMP+0x1dc>)
	T0_OUT[0]	= (T0_H[0]<<8) + T0_L[0];
 8002588:	eb01 2103 	add.w	r1, r1, r3, lsl #8
 800258c:	4b2f      	ldr	r3, [pc, #188]	; (800264c <get_TEMP+0x1e0>)
 800258e:	b289      	uxth	r1, r1
 8002590:	8019      	strh	r1, [r3, #0]
	T1_OUT[0]	= (T1_H[0]<<8) + T1_L[0];
 8002592:	4b2a      	ldr	r3, [pc, #168]	; (800263c <get_TEMP+0x1d0>)
 8002594:	781b      	ldrb	r3, [r3, #0]
 8002596:	eb00 2003 	add.w	r0, r0, r3, lsl #8
 800259a:	4b2d      	ldr	r3, [pc, #180]	; (8002650 <get_TEMP+0x1e4>)
 800259c:	b280      	uxth	r0, r0
 800259e:	8018      	strh	r0, [r3, #0]
	T_OUT[0]	= (T_OUT_H[0]<<8) + T_OUT_L[0];
 80025a0:	f899 3000 	ldrb.w	r3, [r9]
 80025a4:	eb02 2203 	add.w	r2, r2, r3, lsl #8
 80025a8:	4b2a      	ldr	r3, [pc, #168]	; (8002654 <get_TEMP+0x1e8>)
 80025aa:	b292      	uxth	r2, r2
 80025ac:	801a      	strh	r2, [r3, #0]
	T0_msb[0]		= T0_T1_msb[0] & 0x3;
 80025ae:	4b1e      	ldr	r3, [pc, #120]	; (8002628 <get_TEMP+0x1bc>)
 80025b0:	781b      	ldrb	r3, [r3, #0]
 80025b2:	f003 0603 	and.w	r6, r3, #3
	T1_msb[0]		= (T0_T1_msb[0] & 0xC)>>2;
 80025b6:	f3c3 0581 	ubfx	r5, r3, #2, #2
 80025ba:	4b27      	ldr	r3, [pc, #156]	; (8002658 <get_TEMP+0x1ec>)
	T0_msb[0]		= T0_T1_msb[0] & 0x3;
 80025bc:	7026      	strb	r6, [r4, #0]
	T1_msb[0]		= (T0_T1_msb[0] & 0xC)>>2;
 80025be:	701d      	strb	r5, [r3, #0]
	T0_degC[0] 		= (T0_msb[0]<<8) + T0_degC_x8[0];
 80025c0:	4b14      	ldr	r3, [pc, #80]	; (8002614 <get_TEMP+0x1a8>)
 80025c2:	781c      	ldrb	r4, [r3, #0]
 80025c4:	4b25      	ldr	r3, [pc, #148]	; (800265c <get_TEMP+0x1f0>)
 80025c6:	eb04 2406 	add.w	r4, r4, r6, lsl #8
 80025ca:	801c      	strh	r4, [r3, #0]
	T1_degC[0] 		= (T1_msb[0]<<8) + T1_degC_x8[0];
 80025cc:	4b14      	ldr	r3, [pc, #80]	; (8002620 <get_TEMP+0x1b4>)
 80025ce:	781b      	ldrb	r3, [r3, #0]
 80025d0:	eb03 2305 	add.w	r3, r3, r5, lsl #8
 80025d4:	4d22      	ldr	r5, [pc, #136]	; (8002660 <get_TEMP+0x1f4>)
 80025d6:	802b      	strh	r3, [r5, #0]
	T0_degC_DIV8[0]	= T0_degC[0]>>3;
 80025d8:	4d22      	ldr	r5, [pc, #136]	; (8002664 <get_TEMP+0x1f8>)
 80025da:	08e4      	lsrs	r4, r4, #3
	T1_degC_DIV8[0]	= T1_degC[0]>>3;

	//CALCUL DE LA TEMPERATURE
	temp16[0] = ((int16_t)(T_OUT[0]-T0_OUT[0]))*10*((int16_t)(T1_degC_DIV8[0]-T0_degC_DIV8[0]))/((int16_t)(T1_OUT[0]-T0_OUT[0]))+(int16_t)(T0_degC_DIV8[0])*10;
 80025dc:	1a52      	subs	r2, r2, r1
	T0_degC_DIV8[0]	= T0_degC[0]>>3;
 80025de:	802c      	strh	r4, [r5, #0]
	temp16[0] = ((int16_t)(T_OUT[0]-T0_OUT[0]))*10*((int16_t)(T1_degC_DIV8[0]-T0_degC_DIV8[0]))/((int16_t)(T1_OUT[0]-T0_OUT[0]))+(int16_t)(T0_degC_DIV8[0])*10;
 80025e0:	b212      	sxth	r2, r2
	T1_degC_DIV8[0]	= T1_degC[0]>>3;
 80025e2:	4d21      	ldr	r5, [pc, #132]	; (8002668 <get_TEMP+0x1fc>)
 80025e4:	08db      	lsrs	r3, r3, #3
	temp16[0] = ((int16_t)(T_OUT[0]-T0_OUT[0]))*10*((int16_t)(T1_degC_DIV8[0]-T0_degC_DIV8[0]))/((int16_t)(T1_OUT[0]-T0_OUT[0]))+(int16_t)(T0_degC_DIV8[0])*10;
 80025e6:	eb02 0282 	add.w	r2, r2, r2, lsl #2
	T1_degC_DIV8[0]	= T1_degC[0]>>3;
 80025ea:	802b      	strh	r3, [r5, #0]
	temp16[0] = ((int16_t)(T_OUT[0]-T0_OUT[0]))*10*((int16_t)(T1_degC_DIV8[0]-T0_degC_DIV8[0]))/((int16_t)(T1_OUT[0]-T0_OUT[0]))+(int16_t)(T0_degC_DIV8[0])*10;
 80025ec:	0052      	lsls	r2, r2, #1
 80025ee:	1b1b      	subs	r3, r3, r4
 80025f0:	4353      	muls	r3, r2
 80025f2:	1a41      	subs	r1, r0, r1
 80025f4:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 80025f8:	4a1c      	ldr	r2, [pc, #112]	; (800266c <get_TEMP+0x200>)
 80025fa:	b209      	sxth	r1, r1
 80025fc:	fb93 f3f1 	sdiv	r3, r3, r1
 8002600:	eb03 0344 	add.w	r3, r3, r4, lsl #1
 8002604:	8013      	strh	r3, [r2, #0]

}
 8002606:	b005      	add	sp, #20
 8002608:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800260c:	20000019 	.word	0x20000019
 8002610:	20000044 	.word	0x20000044
 8002614:	200000ad 	.word	0x200000ad
 8002618:	20000016 	.word	0x20000016
 800261c:	2000001c 	.word	0x2000001c
 8002620:	200000ac 	.word	0x200000ac
 8002624:	20000018 	.word	0x20000018
 8002628:	200000b6 	.word	0x200000b6
 800262c:	20000017 	.word	0x20000017
 8002630:	20000096 	.word	0x20000096
 8002634:	20000092 	.word	0x20000092
 8002638:	2000001a 	.word	0x2000001a
 800263c:	20000097 	.word	0x20000097
 8002640:	2000001b 	.word	0x2000001b
 8002644:	2000001d 	.word	0x2000001d
 8002648:	200000ba 	.word	0x200000ba
 800264c:	200000b4 	.word	0x200000b4
 8002650:	200000c4 	.word	0x200000c4
 8002654:	200000ce 	.word	0x200000ce
 8002658:	20000090 	.word	0x20000090
 800265c:	200000aa 	.word	0x200000aa
 8002660:	200000b2 	.word	0x200000b2
 8002664:	200000ca 	.word	0x200000ca
 8002668:	2000009e 	.word	0x2000009e
 800266c:	200000b8 	.word	0x200000b8
 8002670:	200000af 	.word	0x200000af
 8002674:	200000a9 	.word	0x200000a9
 8002678:	200000c2 	.word	0x200000c2
 800267c:	2000001e 	.word	0x2000001e

08002680 <get_HUM>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void get_HUM(void)
{
 8002680:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_HUM_H[0], 1, HUM_H, 1, I2C_TIMEOUT);
 8002684:	4b4a      	ldr	r3, [pc, #296]	; (80027b0 <get_HUM+0x130>)
 8002686:	4d4b      	ldr	r5, [pc, #300]	; (80027b4 <get_HUM+0x134>)
 8002688:	f8df 8170 	ldr.w	r8, [pc, #368]	; 80027fc <get_HUM+0x17c>
 800268c:	781a      	ldrb	r2, [r3, #0]
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_HUM_L[0], 1, HUM_L, 1, I2C_TIMEOUT);
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H0_rH_x2[0], 1, H0_rH_x2, 1, I2C_TIMEOUT);
 800268e:	4f4a      	ldr	r7, [pc, #296]	; (80027b8 <get_HUM+0x138>)
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H1_rH_x2[0], 1, H0_rH_x2, 1, I2C_TIMEOUT);
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H0_T0_OUT_H[0], 1, H0_T0_OUT_H, 1, I2C_TIMEOUT);
 8002690:	f8df b16c 	ldr.w	fp, [pc, #364]	; 8002800 <get_HUM+0x180>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H0_T0_OUT_L[0], 1, H0_T0_OUT_L, 1, I2C_TIMEOUT);
 8002694:	f8df a16c 	ldr.w	sl, [pc, #364]	; 8002804 <get_HUM+0x184>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H1_T0_OUT_H[0], 1, H1_T0_OUT_H, 1, I2C_TIMEOUT);
 8002698:	f8df 916c 	ldr.w	r9, [pc, #364]	; 8002808 <get_HUM+0x188>
{
 800269c:	b085      	sub	sp, #20
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_HUM_H[0], 1, HUM_H, 1, I2C_TIMEOUT);
 800269e:	2401      	movs	r4, #1
 80026a0:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 80026a4:	9602      	str	r6, [sp, #8]
 80026a6:	9401      	str	r4, [sp, #4]
 80026a8:	4623      	mov	r3, r4
 80026aa:	f8cd 8000 	str.w	r8, [sp]
 80026ae:	21bf      	movs	r1, #191	; 0xbf
 80026b0:	4628      	mov	r0, r5
 80026b2:	f7fe faff 	bl	8000cb4 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_HUM_L[0], 1, HUM_L, 1, I2C_TIMEOUT);
 80026b6:	4b41      	ldr	r3, [pc, #260]	; (80027bc <get_HUM+0x13c>)
 80026b8:	781a      	ldrb	r2, [r3, #0]
 80026ba:	4b41      	ldr	r3, [pc, #260]	; (80027c0 <get_HUM+0x140>)
 80026bc:	9602      	str	r6, [sp, #8]
 80026be:	9401      	str	r4, [sp, #4]
 80026c0:	9300      	str	r3, [sp, #0]
 80026c2:	21bf      	movs	r1, #191	; 0xbf
 80026c4:	4623      	mov	r3, r4
 80026c6:	4628      	mov	r0, r5
 80026c8:	f7fe faf4 	bl	8000cb4 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H0_rH_x2[0], 1, H0_rH_x2, 1, I2C_TIMEOUT);
 80026cc:	4b3d      	ldr	r3, [pc, #244]	; (80027c4 <get_HUM+0x144>)
 80026ce:	21bf      	movs	r1, #191	; 0xbf
 80026d0:	781a      	ldrb	r2, [r3, #0]
 80026d2:	9602      	str	r6, [sp, #8]
 80026d4:	9401      	str	r4, [sp, #4]
 80026d6:	4623      	mov	r3, r4
 80026d8:	9700      	str	r7, [sp, #0]
 80026da:	4628      	mov	r0, r5
 80026dc:	f7fe faea 	bl	8000cb4 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H1_rH_x2[0], 1, H0_rH_x2, 1, I2C_TIMEOUT);
 80026e0:	4b39      	ldr	r3, [pc, #228]	; (80027c8 <get_HUM+0x148>)
 80026e2:	21bf      	movs	r1, #191	; 0xbf
 80026e4:	781a      	ldrb	r2, [r3, #0]
 80026e6:	9602      	str	r6, [sp, #8]
 80026e8:	9401      	str	r4, [sp, #4]
 80026ea:	4623      	mov	r3, r4
 80026ec:	9700      	str	r7, [sp, #0]
 80026ee:	4628      	mov	r0, r5
 80026f0:	f7fe fae0 	bl	8000cb4 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H0_T0_OUT_H[0], 1, H0_T0_OUT_H, 1, I2C_TIMEOUT);
 80026f4:	4b35      	ldr	r3, [pc, #212]	; (80027cc <get_HUM+0x14c>)
 80026f6:	21bf      	movs	r1, #191	; 0xbf
 80026f8:	781a      	ldrb	r2, [r3, #0]
 80026fa:	9602      	str	r6, [sp, #8]
 80026fc:	9401      	str	r4, [sp, #4]
 80026fe:	4623      	mov	r3, r4
 8002700:	f8cd b000 	str.w	fp, [sp]
 8002704:	4628      	mov	r0, r5
 8002706:	f7fe fad5 	bl	8000cb4 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H0_T0_OUT_L[0], 1, H0_T0_OUT_L, 1, I2C_TIMEOUT);
 800270a:	4b31      	ldr	r3, [pc, #196]	; (80027d0 <get_HUM+0x150>)
 800270c:	21bf      	movs	r1, #191	; 0xbf
 800270e:	781a      	ldrb	r2, [r3, #0]
 8002710:	9602      	str	r6, [sp, #8]
 8002712:	9401      	str	r4, [sp, #4]
 8002714:	4623      	mov	r3, r4
 8002716:	f8cd a000 	str.w	sl, [sp]
 800271a:	4628      	mov	r0, r5
 800271c:	f7fe faca 	bl	8000cb4 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H1_T0_OUT_H[0], 1, H1_T0_OUT_H, 1, I2C_TIMEOUT);
 8002720:	4b2c      	ldr	r3, [pc, #176]	; (80027d4 <get_HUM+0x154>)
 8002722:	21bf      	movs	r1, #191	; 0xbf
 8002724:	781a      	ldrb	r2, [r3, #0]
 8002726:	9602      	str	r6, [sp, #8]
 8002728:	9401      	str	r4, [sp, #4]
 800272a:	4623      	mov	r3, r4
 800272c:	f8cd 9000 	str.w	r9, [sp]
 8002730:	4628      	mov	r0, r5
 8002732:	f7fe fabf 	bl	8000cb4 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H1_T0_OUT_L[0], 1, H1_T0_OUT_L, 1, I2C_TIMEOUT);
 8002736:	4b28      	ldr	r3, [pc, #160]	; (80027d8 <get_HUM+0x158>)
 8002738:	781a      	ldrb	r2, [r3, #0]
 800273a:	9602      	str	r6, [sp, #8]
 800273c:	4e27      	ldr	r6, [pc, #156]	; (80027dc <get_HUM+0x15c>)
 800273e:	9401      	str	r4, [sp, #4]
 8002740:	4623      	mov	r3, r4
 8002742:	9600      	str	r6, [sp, #0]
 8002744:	21bf      	movs	r1, #191	; 0xbf
 8002746:	4628      	mov	r0, r5
 8002748:	f7fe fab4 	bl	8000cb4 <HAL_I2C_Mem_Read>

	H0_rH[0]	= H0_rH_x2[0]>>1;
 800274c:	7838      	ldrb	r0, [r7, #0]
 800274e:	4b24      	ldr	r3, [pc, #144]	; (80027e0 <get_HUM+0x160>)
	H1_rH[0]	= H1_rH_x2[0]>>1;
 8002750:	4a24      	ldr	r2, [pc, #144]	; (80027e4 <get_HUM+0x164>)

	H0[0]		= (H0_T0_OUT_H[0]<<8) + H0_T0_OUT_L[0];
	H1[0]		= (H1_T0_OUT_H[0]<<8) + H1_T0_OUT_L[0];
 8002752:	f899 1000 	ldrb.w	r1, [r9]
	H_OUT[0]	= (HUM_H[0]<<8) + HUM_L[0];
 8002756:	f898 5000 	ldrb.w	r5, [r8]
	H0_rH[0]	= H0_rH_x2[0]>>1;
 800275a:	40e0      	lsrs	r0, r4
 800275c:	8018      	strh	r0, [r3, #0]
	H1_rH[0]	= H1_rH_x2[0]>>1;
 800275e:	4b22      	ldr	r3, [pc, #136]	; (80027e8 <get_HUM+0x168>)
 8002760:	781b      	ldrb	r3, [r3, #0]
 8002762:	40e3      	lsrs	r3, r4
 8002764:	8013      	strh	r3, [r2, #0]
	H0[0]		= (H0_T0_OUT_H[0]<<8) + H0_T0_OUT_L[0];
 8002766:	f89b 4000 	ldrb.w	r4, [fp]
 800276a:	f89a 2000 	ldrb.w	r2, [sl]
 800276e:	eb02 2204 	add.w	r2, r2, r4, lsl #8
 8002772:	b294      	uxth	r4, r2
 8002774:	4a1d      	ldr	r2, [pc, #116]	; (80027ec <get_HUM+0x16c>)
 8002776:	8014      	strh	r4, [r2, #0]
	H1[0]		= (H1_T0_OUT_H[0]<<8) + H1_T0_OUT_L[0];
 8002778:	7832      	ldrb	r2, [r6, #0]
 800277a:	eb02 2201 	add.w	r2, r2, r1, lsl #8
 800277e:	491c      	ldr	r1, [pc, #112]	; (80027f0 <get_HUM+0x170>)
 8002780:	b292      	uxth	r2, r2
 8002782:	800a      	strh	r2, [r1, #0]
	H_OUT[0]	= (HUM_H[0]<<8) + HUM_L[0];
 8002784:	490e      	ldr	r1, [pc, #56]	; (80027c0 <get_HUM+0x140>)
 8002786:	7809      	ldrb	r1, [r1, #0]
 8002788:	eb01 2105 	add.w	r1, r1, r5, lsl #8
 800278c:	4d19      	ldr	r5, [pc, #100]	; (80027f4 <get_HUM+0x174>)
 800278e:	b289      	uxth	r1, r1
 8002790:	8029      	strh	r1, [r5, #0]

	//CALCUL DE L'HUMIDITE
	hum16[0] = ((int16_t)(H1_rH[0]-H0_rH[0]))*((int16_t)(H_OUT[0]-H0[0]))/((int16_t)(H1[0]-H0[0]))+(int16_t)(H0_rH[0]);
 8002792:	1a1b      	subs	r3, r3, r0
 8002794:	1b09      	subs	r1, r1, r4
 8002796:	1b12      	subs	r2, r2, r4
 8002798:	fb13 f301 	smulbb	r3, r3, r1
 800279c:	b212      	sxth	r2, r2
 800279e:	fb93 f3f2 	sdiv	r3, r3, r2
 80027a2:	4a15      	ldr	r2, [pc, #84]	; (80027f8 <get_HUM+0x178>)
 80027a4:	4403      	add	r3, r0
 80027a6:	8013      	strh	r3, [r2, #0]
}
 80027a8:	b005      	add	sp, #20
 80027aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80027ae:	bf00      	nop
 80027b0:	2000000d 	.word	0x2000000d
 80027b4:	20000044 	.word	0x20000044
 80027b8:	200000cc 	.word	0x200000cc
 80027bc:	2000000e 	.word	0x2000000e
 80027c0:	200000d8 	.word	0x200000d8
 80027c4:	20000009 	.word	0x20000009
 80027c8:	2000000c 	.word	0x2000000c
 80027cc:	20000007 	.word	0x20000007
 80027d0:	20000008 	.word	0x20000008
 80027d4:	2000000a 	.word	0x2000000a
 80027d8:	2000000b 	.word	0x2000000b
 80027dc:	20000091 	.word	0x20000091
 80027e0:	200000a0 	.word	0x200000a0
 80027e4:	20000094 	.word	0x20000094
 80027e8:	200000c6 	.word	0x200000c6
 80027ec:	200000c0 	.word	0x200000c0
 80027f0:	200000da 	.word	0x200000da
 80027f4:	2000009a 	.word	0x2000009a
 80027f8:	200000d0 	.word	0x200000d0
 80027fc:	200000c7 	.word	0x200000c7
 8002800:	200000c8 	.word	0x200000c8
 8002804:	2000009c 	.word	0x2000009c
 8002808:	20000098 	.word	0x20000098

0800280c <get_PRES>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void get_PRES(void)
{
 800280c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_REF_P_XL[0], 1, REF_P_XL, 1, I2C_TIMEOUT);
 8002810:	4b37      	ldr	r3, [pc, #220]	; (80028f0 <get_PRES+0xe4>)
 8002812:	f8df 910c 	ldr.w	r9, [pc, #268]	; 8002920 <get_PRES+0x114>
 8002816:	4d37      	ldr	r5, [pc, #220]	; (80028f4 <get_PRES+0xe8>)
 8002818:	781a      	ldrb	r2, [r3, #0]
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_REF_P_L[0], 1, REF_P_L, 1, I2C_TIMEOUT);
 800281a:	4e37      	ldr	r6, [pc, #220]	; (80028f8 <get_PRES+0xec>)
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_REF_P_H[0], 1, REF_P_H, 1, I2C_TIMEOUT);
 800281c:	4f37      	ldr	r7, [pc, #220]	; (80028fc <get_PRES+0xf0>)
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_PRES_OUT_XL[0], 1, PRES_OUT_XL, 1, I2C_TIMEOUT);
 800281e:	f8df 8104 	ldr.w	r8, [pc, #260]	; 8002924 <get_PRES+0x118>
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_PRES_OUT_L[0], 1, PRES_OUT_L, 1, I2C_TIMEOUT);
 8002822:	f8df b104 	ldr.w	fp, [pc, #260]	; 8002928 <get_PRES+0x11c>
{
 8002826:	b085      	sub	sp, #20
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_REF_P_XL[0], 1, REF_P_XL, 1, I2C_TIMEOUT);
 8002828:	2401      	movs	r4, #1
 800282a:	f44f 7a7a 	mov.w	sl, #1000	; 0x3e8
 800282e:	f8cd a008 	str.w	sl, [sp, #8]
 8002832:	4623      	mov	r3, r4
 8002834:	9401      	str	r4, [sp, #4]
 8002836:	9500      	str	r5, [sp, #0]
 8002838:	21bb      	movs	r1, #187	; 0xbb
 800283a:	4648      	mov	r0, r9
 800283c:	f7fe fa3a 	bl	8000cb4 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_REF_P_L[0], 1, REF_P_L, 1, I2C_TIMEOUT);
 8002840:	4b2f      	ldr	r3, [pc, #188]	; (8002900 <get_PRES+0xf4>)
 8002842:	21bb      	movs	r1, #187	; 0xbb
 8002844:	781a      	ldrb	r2, [r3, #0]
 8002846:	f8cd a008 	str.w	sl, [sp, #8]
 800284a:	4623      	mov	r3, r4
 800284c:	9401      	str	r4, [sp, #4]
 800284e:	9600      	str	r6, [sp, #0]
 8002850:	4648      	mov	r0, r9
 8002852:	f7fe fa2f 	bl	8000cb4 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_REF_P_H[0], 1, REF_P_H, 1, I2C_TIMEOUT);
 8002856:	4b2b      	ldr	r3, [pc, #172]	; (8002904 <get_PRES+0xf8>)
 8002858:	21bb      	movs	r1, #187	; 0xbb
 800285a:	781a      	ldrb	r2, [r3, #0]
 800285c:	f8cd a008 	str.w	sl, [sp, #8]
 8002860:	4623      	mov	r3, r4
 8002862:	9401      	str	r4, [sp, #4]
 8002864:	9700      	str	r7, [sp, #0]
 8002866:	4648      	mov	r0, r9
 8002868:	f7fe fa24 	bl	8000cb4 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_PRES_OUT_XL[0], 1, PRES_OUT_XL, 1, I2C_TIMEOUT);
 800286c:	4b26      	ldr	r3, [pc, #152]	; (8002908 <get_PRES+0xfc>)
 800286e:	21bb      	movs	r1, #187	; 0xbb
 8002870:	781a      	ldrb	r2, [r3, #0]
 8002872:	f8cd a008 	str.w	sl, [sp, #8]
 8002876:	4623      	mov	r3, r4
 8002878:	9401      	str	r4, [sp, #4]
 800287a:	f8cd 8000 	str.w	r8, [sp]
 800287e:	4648      	mov	r0, r9
 8002880:	f7fe fa18 	bl	8000cb4 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_PRES_OUT_L[0], 1, PRES_OUT_L, 1, I2C_TIMEOUT);
 8002884:	4b21      	ldr	r3, [pc, #132]	; (800290c <get_PRES+0x100>)
 8002886:	21bb      	movs	r1, #187	; 0xbb
 8002888:	781a      	ldrb	r2, [r3, #0]
 800288a:	f8cd a008 	str.w	sl, [sp, #8]
 800288e:	4623      	mov	r3, r4
 8002890:	9401      	str	r4, [sp, #4]
 8002892:	f8cd b000 	str.w	fp, [sp]
 8002896:	4648      	mov	r0, r9
 8002898:	f7fe fa0c 	bl	8000cb4 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_PRES_OUT_H[0], 1, PRES_OUT_H, 1, I2C_TIMEOUT);
 800289c:	4b1c      	ldr	r3, [pc, #112]	; (8002910 <get_PRES+0x104>)
 800289e:	781a      	ldrb	r2, [r3, #0]
 80028a0:	f8cd a008 	str.w	sl, [sp, #8]
 80028a4:	f8df a084 	ldr.w	sl, [pc, #132]	; 800292c <get_PRES+0x120>
 80028a8:	9401      	str	r4, [sp, #4]
 80028aa:	4623      	mov	r3, r4
 80028ac:	f8cd a000 	str.w	sl, [sp]
 80028b0:	21bb      	movs	r1, #187	; 0xbb
 80028b2:	4648      	mov	r0, r9
 80028b4:	f7fe f9fe 	bl	8000cb4 <HAL_I2C_Mem_Read>

	//CONCATENATION

	PRES_x4096[0]	= (PRES_OUT_H[0]<<16) + (PRES_OUT_L[0]<<8) + PRES_OUT_XL[0];
 80028b8:	f89b 3000 	ldrb.w	r3, [fp]
 80028bc:	f89a 2000 	ldrb.w	r2, [sl]
 80028c0:	021b      	lsls	r3, r3, #8
 80028c2:	eb03 4302 	add.w	r3, r3, r2, lsl #16
 80028c6:	f898 2000 	ldrb.w	r2, [r8]
 80028ca:	4413      	add	r3, r2
 80028cc:	4a11      	ldr	r2, [pc, #68]	; (8002914 <get_PRES+0x108>)
 80028ce:	6013      	str	r3, [r2, #0]
	REF_P_x4096[0]	= (REF_P_H[0]<<16) + (REF_P_L[0]<<8) + REF_P_XL[0];
 80028d0:	7833      	ldrb	r3, [r6, #0]
 80028d2:	783a      	ldrb	r2, [r7, #0]
 80028d4:	021b      	lsls	r3, r3, #8
 80028d6:	eb03 4302 	add.w	r3, r3, r2, lsl #16
 80028da:	782a      	ldrb	r2, [r5, #0]
 80028dc:	4413      	add	r3, r2
 80028de:	4a0e      	ldr	r2, [pc, #56]	; (8002918 <get_PRES+0x10c>)
 80028e0:	6013      	str	r3, [r2, #0]

	//CALCUL DE LA PRESSION
	pres32[0] = (REF_P_x4096[0])>>12;
 80028e2:	4a0e      	ldr	r2, [pc, #56]	; (800291c <get_PRES+0x110>)
 80028e4:	0b1b      	lsrs	r3, r3, #12
 80028e6:	6013      	str	r3, [r2, #0]
}
 80028e8:	b005      	add	sp, #20
 80028ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80028ee:	bf00      	nop
 80028f0:	20000015 	.word	0x20000015
 80028f4:	200000a2 	.word	0x200000a2
 80028f8:	200000b0 	.word	0x200000b0
 80028fc:	200000a8 	.word	0x200000a8
 8002900:	20000014 	.word	0x20000014
 8002904:	20000013 	.word	0x20000013
 8002908:	20000012 	.word	0x20000012
 800290c:	20000011 	.word	0x20000011
 8002910:	20000010 	.word	0x20000010
 8002914:	200000bc 	.word	0x200000bc
 8002918:	200000d4 	.word	0x200000d4
 800291c:	200000a4 	.word	0x200000a4
 8002920:	20000044 	.word	0x20000044
 8002924:	200000d9 	.word	0x200000d9
 8002928:	200000ae 	.word	0x200000ae
 800292c:	200000cd 	.word	0x200000cd

08002930 <LORA_AT_APPEUI_SET>:
//Breakpoint de debug ici: Tu peux check le in et le out ici ! Ils sont locaux a la fonction, tu ne les verras pas dans le main
}



void LORA_AT_APPEUI_SET( const char* DATA,uint8_t DATA_SIZE,uint8_t RX_BUFF_SIZE){
 8002930:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002934:	4615      	mov	r5, r2
 8002936:	b085      	sub	sp, #20
uint8_t comm[]={"AT+APPEUI="};
 8002938:	4a29      	ldr	r2, [pc, #164]	; (80029e0 <LORA_AT_APPEUI_SET+0xb0>)
	     strcpy(src2,  "\r\n");
	     strcpy(out,comm );
	     strcat(out, src1);
	     strcat(out, src2);
uint8_t in_set[RX_BUFF_SIZE];
    	while(HAL_UART_Transmit(&hlpuart1, (uint8_t *)out, sizeof(out)-1, HAL_TIMEOUT) != HAL_OK);
 800293a:	f8df 90ac 	ldr.w	r9, [pc, #172]	; 80029e8 <LORA_AT_APPEUI_SET+0xb8>
void LORA_AT_APPEUI_SET( const char* DATA,uint8_t DATA_SIZE,uint8_t RX_BUFF_SIZE){
 800293e:	4686      	mov	lr, r0
 8002940:	af00      	add	r7, sp, #0
 8002942:	460c      	mov	r4, r1
uint8_t comm[]={"AT+APPEUI="};
 8002944:	6810      	ldr	r0, [r2, #0]
 8002946:	6851      	ldr	r1, [r2, #4]
 8002948:	1d3b      	adds	r3, r7, #4
 800294a:	c303      	stmia	r3!, {r0, r1}
 800294c:	8911      	ldrh	r1, [r2, #8]
 800294e:	7a92      	ldrb	r2, [r2, #10]
 8002950:	709a      	strb	r2, [r3, #2]
 8002952:	8019      	strh	r1, [r3, #0]
	   char src1[DATA_SIZE],src2[2], out[COMMAND_SIZE+DATA_SIZE+2];
 8002954:	1de3      	adds	r3, r4, #7
 8002956:	f023 0307 	bic.w	r3, r3, #7
 800295a:	ebad 0d03 	sub.w	sp, sp, r3
 800295e:	f104 0314 	add.w	r3, r4, #20
 8002962:	f023 0307 	bic.w	r3, r3, #7
 8002966:	46e8      	mov	r8, sp
	     strcpy(src1,  DATA);
 8002968:	4671      	mov	r1, lr
	   char src1[DATA_SIZE],src2[2], out[COMMAND_SIZE+DATA_SIZE+2];
 800296a:	ebad 0d03 	sub.w	sp, sp, r3
	     strcpy(src1,  DATA);
 800296e:	4640      	mov	r0, r8
 8002970:	f000 fb29 	bl	8002fc6 <strcpy>
	     strcpy(src2,  "\r\n");
 8002974:	491b      	ldr	r1, [pc, #108]	; (80029e4 <LORA_AT_APPEUI_SET+0xb4>)
 8002976:	4638      	mov	r0, r7
 8002978:	f000 fb25 	bl	8002fc6 <strcpy>
	     strcpy(out,comm );
 800297c:	1d39      	adds	r1, r7, #4
 800297e:	4668      	mov	r0, sp
 8002980:	f000 fb21 	bl	8002fc6 <strcpy>
	     strcat(out, src1);
 8002984:	4641      	mov	r1, r8
 8002986:	4668      	mov	r0, sp
 8002988:	f000 fb0e 	bl	8002fa8 <strcat>
	     strcat(out, src2);
 800298c:	4668      	mov	r0, sp
 800298e:	4639      	mov	r1, r7
 8002990:	f000 fb0a 	bl	8002fa8 <strcat>
uint8_t in_set[RX_BUFF_SIZE];
 8002994:	1deb      	adds	r3, r5, #7
 8002996:	f023 0307 	bic.w	r3, r3, #7
	   char src1[DATA_SIZE],src2[2], out[COMMAND_SIZE+DATA_SIZE+2];
 800299a:	466e      	mov	r6, sp
uint8_t in_set[RX_BUFF_SIZE];
 800299c:	ebad 0d03 	sub.w	sp, sp, r3
 80029a0:	46e8      	mov	r8, sp
    	while(HAL_UART_Transmit(&hlpuart1, (uint8_t *)out, sizeof(out)-1, HAL_TIMEOUT) != HAL_OK);
 80029a2:	340c      	adds	r4, #12
 80029a4:	2303      	movs	r3, #3
 80029a6:	4622      	mov	r2, r4
 80029a8:	4631      	mov	r1, r6
 80029aa:	4648      	mov	r0, r9
 80029ac:	f7ff fb53 	bl	8002056 <HAL_UART_Transmit>
 80029b0:	2800      	cmp	r0, #0
 80029b2:	d1f7      	bne.n	80029a4 <LORA_AT_APPEUI_SET+0x74>
     	UART_EndTxTransfer(&hlpuart1);
 80029b4:	f7ff fd00 	bl	80023b8 <UART_EndTxTransfer.constprop.1>

      	while(HAL_UART_Receive(&hlpuart1, (uint8_t *)in_set, RX_BUFF_SIZE, 100) != HAL_OK);
 80029b8:	4c0b      	ldr	r4, [pc, #44]	; (80029e8 <LORA_AT_APPEUI_SET+0xb8>)
 80029ba:	b2ad      	uxth	r5, r5
 80029bc:	2364      	movs	r3, #100	; 0x64
 80029be:	462a      	mov	r2, r5
 80029c0:	4641      	mov	r1, r8
 80029c2:	4620      	mov	r0, r4
 80029c4:	f7ff fb9e 	bl	8002104 <HAL_UART_Receive>
 80029c8:	2800      	cmp	r0, #0
 80029ca:	d1f7      	bne.n	80029bc <LORA_AT_APPEUI_SET+0x8c>
    	UART_EndRxTransfer(&hlpuart1);
 80029cc:	f7ff fce2 	bl	8002394 <UART_EndRxTransfer.constprop.0>


HAL_Delay(100);
 80029d0:	2064      	movs	r0, #100	; 0x64
 80029d2:	f7fd fdc5 	bl	8000560 <HAL_Delay>

}
 80029d6:	3714      	adds	r7, #20
 80029d8:	46bd      	mov	sp, r7
 80029da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80029de:	bf00      	nop
 80029e0:	08003094 	.word	0x08003094
 80029e4:	080030a1 	.word	0x080030a1
 80029e8:	200000dc 	.word	0x200000dc

080029ec <LORA_AT_APPEUI_GET>:
    	UART_EndRxTransfer(&hlpuart1);
    	HAL_Delay(100);
    	//Breakpoint de debug ici: Tu peux check le in et le out ici ! Ils sont locaux a la fonction, tu ne les verras pas dans le main
}

void LORA_AT_APPEUI_GET(void){
 80029ec:	b510      	push	{r4, lr}
//Oblig de mettre la taille de retour attendue pour la commande

//On entre directement ici la commande et initialise le tableau de retour
uint8_t  out[]={"AT+APPEUI\r\n"};
 80029ee:	4a10      	ldr	r2, [pc, #64]	; (8002a30 <LORA_AT_APPEUI_GET+0x44>)
uint8_t RX_BUFF_SIZE=30;
uint8_t in_get[RX_BUFF_SIZE];
    	while(HAL_UART_Transmit(&hlpuart1, (uint8_t *)out, sizeof(out), HAL_TIMEOUT) != HAL_OK);
 80029f0:	4c10      	ldr	r4, [pc, #64]	; (8002a34 <LORA_AT_APPEUI_GET+0x48>)
uint8_t  out[]={"AT+APPEUI\r\n"};
 80029f2:	6810      	ldr	r0, [r2, #0]
 80029f4:	6851      	ldr	r1, [r2, #4]
void LORA_AT_APPEUI_GET(void){
 80029f6:	b08c      	sub	sp, #48	; 0x30
uint8_t  out[]={"AT+APPEUI\r\n"};
 80029f8:	ab01      	add	r3, sp, #4
 80029fa:	c303      	stmia	r3!, {r0, r1}
 80029fc:	6890      	ldr	r0, [r2, #8]
 80029fe:	6018      	str	r0, [r3, #0]
    	while(HAL_UART_Transmit(&hlpuart1, (uint8_t *)out, sizeof(out), HAL_TIMEOUT) != HAL_OK);
 8002a00:	2303      	movs	r3, #3
 8002a02:	220c      	movs	r2, #12
 8002a04:	a901      	add	r1, sp, #4
 8002a06:	4620      	mov	r0, r4
 8002a08:	f7ff fb25 	bl	8002056 <HAL_UART_Transmit>
 8002a0c:	2800      	cmp	r0, #0
 8002a0e:	d1f7      	bne.n	8002a00 <LORA_AT_APPEUI_GET+0x14>
     	UART_EndTxTransfer(&hlpuart1);
 8002a10:	f7ff fcd2 	bl	80023b8 <UART_EndTxTransfer.constprop.1>

      	while(HAL_UART_Receive(&hlpuart1, (uint8_t *)in_get, RX_BUFF_SIZE, 100) != HAL_OK);
 8002a14:	4c07      	ldr	r4, [pc, #28]	; (8002a34 <LORA_AT_APPEUI_GET+0x48>)
 8002a16:	2364      	movs	r3, #100	; 0x64
 8002a18:	221e      	movs	r2, #30
 8002a1a:	a904      	add	r1, sp, #16
 8002a1c:	4620      	mov	r0, r4
 8002a1e:	f7ff fb71 	bl	8002104 <HAL_UART_Receive>
 8002a22:	2800      	cmp	r0, #0
 8002a24:	d1f7      	bne.n	8002a16 <LORA_AT_APPEUI_GET+0x2a>
    	UART_EndRxTransfer(&hlpuart1);
 8002a26:	f7ff fcb5 	bl	8002394 <UART_EndRxTransfer.constprop.0>
    	//HAL_Delay(100);
}
 8002a2a:	b00c      	add	sp, #48	; 0x30
 8002a2c:	bd10      	pop	{r4, pc}
 8002a2e:	bf00      	nop
 8002a30:	08003088 	.word	0x08003088
 8002a34:	200000dc 	.word	0x200000dc

08002a38 <LORA_AT_SEND>:
HAL_Delay(100);

}


void LORA_AT_SEND( const uint16_t* DATA_TEMP,const uint8_t* DATA_HUM,uint8_t DATA_SIZE,uint8_t RX_BUFF_SIZE){
 8002a38:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	 *Je rajoute des '0' parce qu'ils ne sont pas pris en compte par la fctn "itoa" qui transforme une valeur en chaine de carac base 16 ici
	 *Pour le format CAYENNE LPP il faut le bon nombre de bytes donc on doit les remplir avec les 0 ;)
	 */


uint8_t comm[]={"AT+SEND=02,"};
 8002a3c:	4c43      	ldr	r4, [pc, #268]	; (8002b4c <LORA_AT_SEND+0x114>)
void LORA_AT_SEND( const uint16_t* DATA_TEMP,const uint8_t* DATA_HUM,uint8_t DATA_SIZE,uint8_t RX_BUFF_SIZE){
 8002a3e:	b087      	sub	sp, #28
 8002a40:	4680      	mov	r8, r0
 8002a42:	af00      	add	r7, sp, #0
uint8_t comm[]={"AT+SEND=02,"};
 8002a44:	6820      	ldr	r0, [r4, #0]
void LORA_AT_SEND( const uint16_t* DATA_TEMP,const uint8_t* DATA_HUM,uint8_t DATA_SIZE,uint8_t RX_BUFF_SIZE){
 8002a46:	4689      	mov	r9, r1
uint8_t comm[]={"AT+SEND=02,"};
 8002a48:	6861      	ldr	r1, [r4, #4]
void LORA_AT_SEND( const uint16_t* DATA_TEMP,const uint8_t* DATA_HUM,uint8_t DATA_SIZE,uint8_t RX_BUFF_SIZE){
 8002a4a:	461e      	mov	r6, r3
uint8_t comm[]={"AT+SEND=02,"};
 8002a4c:	f107 030c 	add.w	r3, r7, #12
 8002a50:	c303      	stmia	r3!, {r0, r1}





	   char src1[1],src2[4],src3[2],src4[4], out[COMMAND_SIZE+DATA_SIZE+4];
 8002a52:	f102 0510 	add.w	r5, r2, #16
 8002a56:	3217      	adds	r2, #23
 8002a58:	f022 0207 	bic.w	r2, r2, #7
uint8_t comm[]={"AT+SEND=02,"};
 8002a5c:	68a0      	ldr	r0, [r4, #8]
 8002a5e:	6018      	str	r0, [r3, #0]
	   char src1[1],src2[4],src3[2],src4[4], out[COMMAND_SIZE+DATA_SIZE+4];
 8002a60:	ebad 0d02 	sub.w	sp, sp, r2


/* On construit toutes les chaines de carac ici pour les remplir/concatner par la suite */

	     strcpy(src2,DATA_TEMP);
 8002a64:	4641      	mov	r1, r8
 8002a66:	1d38      	adds	r0, r7, #4
 8002a68:	f000 faad 	bl	8002fc6 <strcpy>
	     strcpy(src4,DATA_HUM);
 8002a6c:	4649      	mov	r1, r9
 8002a6e:	f107 0008 	add.w	r0, r7, #8
 8002a72:	f000 faa8 	bl	8002fc6 <strcpy>
	     strcpy(src3,  ",0\r\n");
 8002a76:	4936      	ldr	r1, [pc, #216]	; (8002b50 <LORA_AT_SEND+0x118>)
 8002a78:	4638      	mov	r0, r7
 8002a7a:	f000 faa4 	bl	8002fc6 <strcpy>
	     strcpy(out,comm );
 8002a7e:	f107 010c 	add.w	r1, r7, #12
 8002a82:	4668      	mov	r0, sp
 8002a84:	f000 fa9f 	bl	8002fc6 <strcpy>

	     /* TEMPERATURE SOUS FORMAT CAYENNE LPP    1 byte CHANNEL 1 byte 67=TEMPERATURE 2 byte DATA*/

	     	 	 	 strcat(out, "0267");
 8002a88:	4932      	ldr	r1, [pc, #200]	; (8002b54 <LORA_AT_SEND+0x11c>)
 8002a8a:	4668      	mov	r0, sp
 8002a8c:	f000 fa8c 	bl	8002fa8 <strcat>
		     	     if (strlen(DATA_TEMP)==1){
 8002a90:	4640      	mov	r0, r8
 8002a92:	f7fd fb99 	bl	80001c8 <strlen>
 8002a96:	2801      	cmp	r0, #1
	   char src1[1],src2[4],src3[2],src4[4], out[COMMAND_SIZE+DATA_SIZE+4];
 8002a98:	466c      	mov	r4, sp
		     	     if (strlen(DATA_TEMP)==1){
 8002a9a:	d103      	bne.n	8002aa4 <LORA_AT_SEND+0x6c>
		     	    	     strcat(out, "000");
 8002a9c:	492e      	ldr	r1, [pc, #184]	; (8002b58 <LORA_AT_SEND+0x120>)
 8002a9e:	4668      	mov	r0, sp
 8002aa0:	f000 fa82 	bl	8002fa8 <strcat>
		     	     }
		     	     if (strlen(DATA_TEMP)==2){
 8002aa4:	4640      	mov	r0, r8
 8002aa6:	f7fd fb8f 	bl	80001c8 <strlen>
 8002aaa:	2802      	cmp	r0, #2
 8002aac:	d103      	bne.n	8002ab6 <LORA_AT_SEND+0x7e>
		     	     		 strcat(out, "00");
 8002aae:	492b      	ldr	r1, [pc, #172]	; (8002b5c <LORA_AT_SEND+0x124>)
 8002ab0:	4620      	mov	r0, r4
 8002ab2:	f000 fa79 	bl	8002fa8 <strcat>
		     	     }
		     		if (strlen(DATA_TEMP)==3){
 8002ab6:	4640      	mov	r0, r8
 8002ab8:	f7fd fb86 	bl	80001c8 <strlen>
 8002abc:	2803      	cmp	r0, #3
 8002abe:	d103      	bne.n	8002ac8 <LORA_AT_SEND+0x90>
		     				strcat(out, "0");
 8002ac0:	4927      	ldr	r1, [pc, #156]	; (8002b60 <LORA_AT_SEND+0x128>)
 8002ac2:	4620      	mov	r0, r4
 8002ac4:	f000 fa70 	bl	8002fa8 <strcat>
		     		}
		     		/* On rajoute la temprature a la suite de la commande */
		     	     strcat(out, src2);
 8002ac8:	1d39      	adds	r1, r7, #4
 8002aca:	4620      	mov	r0, r4
 8002acc:	f000 fa6c 	bl	8002fa8 <strcat>

		     /* HUMIDITE SOUS FORMAT CAYENNE LPP    1 byte CHANNEL 1 byte 68=HUMIDITE 1 byte DATA */


		     	     strcat(out,"0268");
 8002ad0:	4924      	ldr	r1, [pc, #144]	; (8002b64 <LORA_AT_SEND+0x12c>)
 8002ad2:	4620      	mov	r0, r4
 8002ad4:	f000 fa68 	bl	8002fa8 <strcat>
		     	   	     if (strlen(DATA_HUM)==1){
 8002ad8:	4648      	mov	r0, r9
 8002ada:	f7fd fb75 	bl	80001c8 <strlen>
 8002ade:	2801      	cmp	r0, #1
 8002ae0:	d103      	bne.n	8002aea <LORA_AT_SEND+0xb2>
		     	   	    	     strcat(out, "0");
 8002ae2:	491f      	ldr	r1, [pc, #124]	; (8002b60 <LORA_AT_SEND+0x128>)
 8002ae4:	4620      	mov	r0, r4
 8002ae6:	f000 fa5f 	bl	8002fa8 <strcat>
		     	   	     }

		     	   	     strcat(out, src4);
 8002aea:	f107 0108 	add.w	r1, r7, #8
 8002aee:	4620      	mov	r0, r4
 8002af0:	f000 fa5a 	bl	8002fa8 <strcat>

		     	   	 /* On rajoute l'humidit a la suite de la commande */

/* Ne pas oubler les caracteres de fin de chaine */
 strcat(out, src3);
 8002af4:	4639      	mov	r1, r7
 8002af6:	4620      	mov	r0, r4
 8002af8:	f000 fa56 	bl	8002fa8 <strcat>


uint8_t in_set[RX_BUFF_SIZE];
 8002afc:	1df3      	adds	r3, r6, #7
 8002afe:	f023 0307 	bic.w	r3, r3, #7
 8002b02:	ebad 0d03 	sub.w	sp, sp, r3
    	while(HAL_UART_Transmit(&hlpuart1, (uint8_t *)out, sizeof(out)-1, HAL_TIMEOUT) != HAL_OK);
 8002b06:	3d01      	subs	r5, #1
 8002b08:	f8df 9060 	ldr.w	r9, [pc, #96]	; 8002b6c <LORA_AT_SEND+0x134>
uint8_t in_set[RX_BUFF_SIZE];
 8002b0c:	46e8      	mov	r8, sp
    	while(HAL_UART_Transmit(&hlpuart1, (uint8_t *)out, sizeof(out)-1, HAL_TIMEOUT) != HAL_OK);
 8002b0e:	b2ad      	uxth	r5, r5
 8002b10:	2303      	movs	r3, #3
 8002b12:	462a      	mov	r2, r5
 8002b14:	4621      	mov	r1, r4
 8002b16:	4648      	mov	r0, r9
 8002b18:	f7ff fa9d 	bl	8002056 <HAL_UART_Transmit>
 8002b1c:	2800      	cmp	r0, #0
 8002b1e:	d1f7      	bne.n	8002b10 <LORA_AT_SEND+0xd8>
     	UART_EndTxTransfer(&hlpuart1);
 8002b20:	f7ff fc4a 	bl	80023b8 <UART_EndTxTransfer.constprop.1>

      	while(HAL_UART_Receive(&hlpuart1, (uint8_t *)in_set, RX_BUFF_SIZE, 600000) != HAL_OK);
 8002b24:	4d10      	ldr	r5, [pc, #64]	; (8002b68 <LORA_AT_SEND+0x130>)
 8002b26:	4c11      	ldr	r4, [pc, #68]	; (8002b6c <LORA_AT_SEND+0x134>)
 8002b28:	b2b6      	uxth	r6, r6
 8002b2a:	462b      	mov	r3, r5
 8002b2c:	4632      	mov	r2, r6
 8002b2e:	4641      	mov	r1, r8
 8002b30:	4620      	mov	r0, r4
 8002b32:	f7ff fae7 	bl	8002104 <HAL_UART_Receive>
 8002b36:	2800      	cmp	r0, #0
 8002b38:	d1f7      	bne.n	8002b2a <LORA_AT_SEND+0xf2>
    	UART_EndRxTransfer(&hlpuart1);
 8002b3a:	f7ff fc2b 	bl	8002394 <UART_EndRxTransfer.constprop.0>


HAL_Delay(100);
 8002b3e:	2064      	movs	r0, #100	; 0x64
 8002b40:	f7fd fd0e 	bl	8000560 <HAL_Delay>

}
 8002b44:	371c      	adds	r7, #28
 8002b46:	46bd      	mov	sp, r7
 8002b48:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002b4c:	080030b2 	.word	0x080030b2
 8002b50:	0800309f 	.word	0x0800309f
 8002b54:	080030a4 	.word	0x080030a4
 8002b58:	080030a9 	.word	0x080030a9
 8002b5c:	080030aa 	.word	0x080030aa
 8002b60:	080030ab 	.word	0x080030ab
 8002b64:	080030ad 	.word	0x080030ad
 8002b68:	000927c0 	.word	0x000927c0
 8002b6c:	200000dc 	.word	0x200000dc

08002b70 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002b70:	b510      	push	{r4, lr}
 8002b72:	b0b8      	sub	sp, #224	; 0xe0
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002b74:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002b78:	9208      	str	r2, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8002b7a:	2210      	movs	r2, #16
 8002b7c:	9209      	str	r2, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 1;
 8002b7e:	2201      	movs	r2, #1
 8002b80:	9211      	str	r2, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8002b82:	220a      	movs	r2, #10
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002b84:	2302      	movs	r3, #2
  RCC_OscInitStruct.PLL.PLLN = 10;
 8002b86:	9212      	str	r2, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002b88:	a805      	add	r0, sp, #20
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8002b8a:	2207      	movs	r2, #7
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002b8c:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002b8e:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002b90:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8002b92:	9213      	str	r2, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002b94:	9314      	str	r3, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002b96:	9315      	str	r3, [sp, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002b98:	f7fe fa6a 	bl	8001070 <HAL_RCC_OscConfig>
 8002b9c:	b100      	cbz	r0, 8002ba0 <SystemClock_Config+0x30>
 8002b9e:	e7fe      	b.n	8002b9e <SystemClock_Config+0x2e>

    /**Initializes the CPU, AHB and APB busses clocks
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002ba0:	220f      	movs	r2, #15
 8002ba2:	2303      	movs	r3, #3
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002ba4:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002ba6:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002ba8:	9004      	str	r0, [sp, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002baa:	2104      	movs	r1, #4
 8002bac:	4668      	mov	r0, sp
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002bae:	e88d 000c 	stmia.w	sp, {r2, r3}
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002bb2:	f7fe fc83 	bl	80014bc <HAL_RCC_ClockConfig>
 8002bb6:	b100      	cbz	r0, 8002bba <SystemClock_Config+0x4a>
 8002bb8:	e7fe      	b.n	8002bb8 <SystemClock_Config+0x48>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_LPUART1;
 8002bba:	2322      	movs	r3, #34	; 0x22
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002bbc:	9025      	str	r0, [sp, #148]	; 0x94
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8002bbe:	9029      	str	r0, [sp, #164]	; 0xa4
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002bc0:	a816      	add	r0, sp, #88	; 0x58
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_LPUART1;
 8002bc2:	9316      	str	r3, [sp, #88]	; 0x58
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002bc4:	f7fe fe42 	bl	800184c <HAL_RCCEx_PeriphCLKConfig>
 8002bc8:	b100      	cbz	r0, 8002bcc <SystemClock_Config+0x5c>
 8002bca:	e7fe      	b.n	8002bca <SystemClock_Config+0x5a>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the main internal regulator output voltage
    */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8002bcc:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002bd0:	f7fe f982 	bl	8000ed8 <HAL_PWREx_ControlVoltageScaling>
 8002bd4:	4604      	mov	r4, r0
 8002bd6:	b100      	cbz	r0, 8002bda <SystemClock_Config+0x6a>
 8002bd8:	e7fe      	b.n	8002bd8 <SystemClock_Config+0x68>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8002bda:	f7fe fd01 	bl	80015e0 <HAL_RCC_GetHCLKFreq>
 8002bde:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002be2:	fbb0 f0f3 	udiv	r0, r0, r3
 8002be6:	f7fd fd0f 	bl	8000608 <HAL_SYSTICK_Config>

    /**Configure the Systick
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8002bea:	2004      	movs	r0, #4
 8002bec:	f7fd fd22 	bl	8000634 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002bf0:	4622      	mov	r2, r4
 8002bf2:	4621      	mov	r1, r4
 8002bf4:	f04f 30ff 	mov.w	r0, #4294967295
 8002bf8:	f7fd fcd2 	bl	80005a0 <HAL_NVIC_SetPriority>
}
 8002bfc:	b038      	add	sp, #224	; 0xe0
 8002bfe:	bd10      	pop	{r4, pc}

08002c00 <main>:
{
 8002c00:	b507      	push	{r0, r1, r2, lr}
   hi2c1.Instance = I2C1;
 8002c02:	4c2e      	ldr	r4, [pc, #184]	; (8002cbc <main+0xbc>)
  HAL_Init();
 8002c04:	f7fd fc88 	bl	8000518 <HAL_Init>
  SystemClock_Config();
 8002c08:	f7ff ffb2 	bl	8002b70 <SystemClock_Config>
  MX_GPIO_Init();
 8002c0c:	f7ff fb4e 	bl	80022ac <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002c10:	f000 f8fc 	bl	8002e0c <MX_USART2_UART_Init>
  MX_LPUART1_UART_Init();
 8002c14:	f000 f8da 	bl	8002dcc <MX_LPUART1_UART_Init>
   hi2c1.Init.Timing = 0x10909CEC;
 8002c18:	4a29      	ldr	r2, [pc, #164]	; (8002cc0 <main+0xc0>)
 8002c1a:	4b2a      	ldr	r3, [pc, #168]	; (8002cc4 <main+0xc4>)
   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002c1c:	4620      	mov	r0, r4
   hi2c1.Init.Timing = 0x10909CEC;
 8002c1e:	e884 000c 	stmia.w	r4, {r2, r3}
   hi2c1.Init.OwnAddress1 = 0;
 8002c22:	2300      	movs	r3, #0
   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002c24:	2201      	movs	r2, #1
   hi2c1.Init.OwnAddress1 = 0;
 8002c26:	60a3      	str	r3, [r4, #8]
   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002c28:	60e2      	str	r2, [r4, #12]
   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002c2a:	6123      	str	r3, [r4, #16]
   hi2c1.Init.OwnAddress2 = 0;
 8002c2c:	6163      	str	r3, [r4, #20]
   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002c2e:	61a3      	str	r3, [r4, #24]
   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002c30:	61e3      	str	r3, [r4, #28]
   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002c32:	6223      	str	r3, [r4, #32]
   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002c34:	f7fd ff35 	bl	8000aa2 <HAL_I2C_Init>
 8002c38:	4601      	mov	r1, r0
 8002c3a:	b100      	cbz	r0, 8002c3e <main+0x3e>
 8002c3c:	e7fe      	b.n	8002c3c <main+0x3c>
   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002c3e:	4620      	mov	r0, r4
 8002c40:	f7fe f8f6 	bl	8000e30 <HAL_I2CEx_ConfigAnalogFilter>
 8002c44:	4601      	mov	r1, r0
 8002c46:	b100      	cbz	r0, 8002c4a <main+0x4a>
 8002c48:	e7fe      	b.n	8002c48 <main+0x48>
   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002c4a:	4620      	mov	r0, r4
 8002c4c:	f7fe f916 	bl	8000e7c <HAL_I2CEx_ConfigDigitalFilter>
 8002c50:	b100      	cbz	r0, 8002c54 <main+0x54>
 8002c52:	e7fe      	b.n	8002c52 <main+0x52>
  TEMPandHUM_init();
 8002c54:	f7ff fbbc 	bl	80023d0 <TEMPandHUM_init>
  PRES_init();
 8002c58:	f7ff fbd2 	bl	8002400 <PRES_init>
 HAL_Delay(100);
 8002c5c:	2064      	movs	r0, #100	; 0x64
 8002c5e:	f7fd fc7f 	bl	8000560 <HAL_Delay>
LORA_AT_APPEUI_SET("900dcafe00000001",16,4);//001
 8002c62:	2204      	movs	r2, #4
 8002c64:	2110      	movs	r1, #16
 8002c66:	4818      	ldr	r0, [pc, #96]	; (8002cc8 <main+0xc8>)
 8002c68:	f7ff fe62 	bl	8002930 <LORA_AT_APPEUI_SET>
MX_LPUART1_UART_Init();
 8002c6c:	f000 f8ae 	bl	8002dcc <MX_LPUART1_UART_Init>
LORA_AT_APPEUI_GET();
 8002c70:	f7ff febc 	bl	80029ec <LORA_AT_APPEUI_GET>
MX_LPUART1_UART_Init();
 8002c74:	f000 f8aa 	bl	8002dcc <MX_LPUART1_UART_Init>
		 get_TEMP();
 8002c78:	f7ff fbf8 	bl	800246c <get_TEMP>
		 get_HUM();
 8002c7c:	f7ff fd00 	bl	8002680 <get_HUM>
		 get_PRES();
 8002c80:	f7ff fdc4 	bl	800280c <get_PRES>
	itoa(val,tab,16);
 8002c84:	4b11      	ldr	r3, [pc, #68]	; (8002ccc <main+0xcc>)
 8002c86:	2210      	movs	r2, #16
 8002c88:	4669      	mov	r1, sp
 8002c8a:	8818      	ldrh	r0, [r3, #0]
 8002c8c:	f000 f98a 	bl	8002fa4 <itoa>
 8002c90:	4b0f      	ldr	r3, [pc, #60]	; (8002cd0 <main+0xd0>)
 8002c92:	2210      	movs	r2, #16
 8002c94:	a901      	add	r1, sp, #4
 8002c96:	8818      	ldrh	r0, [r3, #0]
 8002c98:	f000 f984 	bl	8002fa4 <itoa>
LORA_AT_SEND(CONV_CHAR(temp16[0],dest1),CONV_CHAR(hum16[0],dest2),12,5);
 8002c9c:	2305      	movs	r3, #5
 8002c9e:	220c      	movs	r2, #12
 8002ca0:	a901      	add	r1, sp, #4
 8002ca2:	4668      	mov	r0, sp
 8002ca4:	f7ff fec8 	bl	8002a38 <LORA_AT_SEND>
      		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8002ca8:	2120      	movs	r1, #32
 8002caa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002cae:	f7fd fdb4 	bl	800081a <HAL_GPIO_TogglePin>
      		HAL_Delay(100);
 8002cb2:	2064      	movs	r0, #100	; 0x64
 8002cb4:	f7fd fc54 	bl	8000560 <HAL_Delay>
 8002cb8:	e7f6      	b.n	8002ca8 <main+0xa8>
 8002cba:	bf00      	nop
 8002cbc:	20000044 	.word	0x20000044
 8002cc0:	40005400 	.word	0x40005400
 8002cc4:	10909cec 	.word	0x10909cec
 8002cc8:	080030be 	.word	0x080030be
 8002ccc:	200000b8 	.word	0x200000b8
 8002cd0:	200000d0 	.word	0x200000d0

08002cd4 <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 8002cd4:	e7fe      	b.n	8002cd4 <_Error_Handler>
	...

08002cd8 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cd8:	4b21      	ldr	r3, [pc, #132]	; (8002d60 <HAL_MspInit+0x88>)
{
 8002cda:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cdc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002cde:	f042 0201 	orr.w	r2, r2, #1
 8002ce2:	661a      	str	r2, [r3, #96]	; 0x60
 8002ce4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002ce6:	f002 0201 	and.w	r2, r2, #1
 8002cea:	9200      	str	r2, [sp, #0]
 8002cec:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002cee:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002cf0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002cf4:	659a      	str	r2, [r3, #88]	; 0x58
 8002cf6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cf8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cfc:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002cfe:	2003      	movs	r0, #3
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d00:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d02:	f7fd fc3b 	bl	800057c <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8002d06:	2200      	movs	r2, #0
 8002d08:	4611      	mov	r1, r2
 8002d0a:	f06f 000b 	mvn.w	r0, #11
 8002d0e:	f7fd fc47 	bl	80005a0 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8002d12:	2200      	movs	r2, #0
 8002d14:	4611      	mov	r1, r2
 8002d16:	f06f 000a 	mvn.w	r0, #10
 8002d1a:	f7fd fc41 	bl	80005a0 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8002d1e:	2200      	movs	r2, #0
 8002d20:	4611      	mov	r1, r2
 8002d22:	f06f 0009 	mvn.w	r0, #9
 8002d26:	f7fd fc3b 	bl	80005a0 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	4611      	mov	r1, r2
 8002d2e:	f06f 0004 	mvn.w	r0, #4
 8002d32:	f7fd fc35 	bl	80005a0 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8002d36:	2200      	movs	r2, #0
 8002d38:	4611      	mov	r1, r2
 8002d3a:	f06f 0003 	mvn.w	r0, #3
 8002d3e:	f7fd fc2f 	bl	80005a0 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8002d42:	2200      	movs	r2, #0
 8002d44:	4611      	mov	r1, r2
 8002d46:	f06f 0001 	mvn.w	r0, #1
 8002d4a:	f7fd fc29 	bl	80005a0 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002d4e:	2200      	movs	r2, #0
 8002d50:	4611      	mov	r1, r2
 8002d52:	f04f 30ff 	mov.w	r0, #4294967295
 8002d56:	f7fd fc23 	bl	80005a0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d5a:	b003      	add	sp, #12
 8002d5c:	f85d fb04 	ldr.w	pc, [sp], #4
 8002d60:	40021000 	.word	0x40021000

08002d64 <NMI_Handler>:
 8002d64:	4770      	bx	lr

08002d66 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8002d66:	e7fe      	b.n	8002d66 <HardFault_Handler>

08002d68 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8002d68:	e7fe      	b.n	8002d68 <MemManage_Handler>

08002d6a <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8002d6a:	e7fe      	b.n	8002d6a <BusFault_Handler>

08002d6c <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8002d6c:	e7fe      	b.n	8002d6c <UsageFault_Handler>

08002d6e <SVC_Handler>:
 8002d6e:	4770      	bx	lr

08002d70 <DebugMon_Handler>:
 8002d70:	4770      	bx	lr

08002d72 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8002d72:	4770      	bx	lr

08002d74 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8002d74:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002d76:	f7fd fbe5 	bl	8000544 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002d7a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 8002d7e:	f7fd bc66 	b.w	800064e <HAL_SYSTICK_IRQHandler>
	...

08002d84 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002d84:	490f      	ldr	r1, [pc, #60]	; (8002dc4 <SystemInit+0x40>)
 8002d86:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8002d8a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002d8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002d92:	4b0d      	ldr	r3, [pc, #52]	; (8002dc8 <SystemInit+0x44>)
 8002d94:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8002d96:	2000      	movs	r0, #0
  RCC->CR |= RCC_CR_MSION;
 8002d98:	f042 0201 	orr.w	r2, r2, #1
 8002d9c:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000U;
 8002d9e:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8002da0:	681a      	ldr	r2, [r3, #0]
 8002da2:	f022 52a8 	bic.w	r2, r2, #352321536	; 0x15000000
 8002da6:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 8002daa:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8002dac:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002db0:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002db2:	681a      	ldr	r2, [r3, #0]
 8002db4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002db8:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8002dba:	6198      	str	r0, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002dbc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8002dc0:	608b      	str	r3, [r1, #8]
 8002dc2:	4770      	bx	lr
 8002dc4:	e000ed00 	.word	0xe000ed00
 8002dc8:	40021000 	.word	0x40021000

08002dcc <MX_LPUART1_UART_Init>:
UART_HandleTypeDef huart2;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8002dcc:	b508      	push	{r3, lr}

  hlpuart1.Instance = LPUART1;
 8002dce:	480c      	ldr	r0, [pc, #48]	; (8002e00 <MX_LPUART1_UART_Init+0x34>)
  hlpuart1.Init.BaudRate = 115200;
 8002dd0:	4b0c      	ldr	r3, [pc, #48]	; (8002e04 <MX_LPUART1_UART_Init+0x38>)
 8002dd2:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 8002dd6:	e880 4008 	stmia.w	r0, {r3, lr}
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
  hlpuart1.Init.Parity = UART_PARITY_NONE;
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8002dda:	220c      	movs	r2, #12
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002ddc:	2300      	movs	r3, #0
 8002dde:	6083      	str	r3, [r0, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8002de0:	60c3      	str	r3, [r0, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8002de2:	6103      	str	r3, [r0, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8002de4:	6142      	str	r2, [r0, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002de6:	6183      	str	r3, [r0, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002de8:	6203      	str	r3, [r0, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002dea:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8002dec:	f7ff fa2b 	bl	8002246 <HAL_UART_Init>
 8002df0:	b128      	cbz	r0, 8002dfe <MX_LPUART1_UART_Init+0x32>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002df2:	2144      	movs	r1, #68	; 0x44
 8002df4:	4804      	ldr	r0, [pc, #16]	; (8002e08 <MX_LPUART1_UART_Init+0x3c>)
  }

}
 8002df6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 8002dfa:	f7ff bf6b 	b.w	8002cd4 <_Error_Handler>
 8002dfe:	bd08      	pop	{r3, pc}
 8002e00:	200000dc 	.word	0x200000dc
 8002e04:	40008000 	.word	0x40008000
 8002e08:	08003118 	.word	0x08003118

08002e0c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002e0c:	b508      	push	{r3, lr}

  huart2.Instance = USART2;
 8002e0e:	480d      	ldr	r0, [pc, #52]	; (8002e44 <MX_USART2_UART_Init+0x38>)
  huart2.Init.BaudRate = 115200;
 8002e10:	4b0d      	ldr	r3, [pc, #52]	; (8002e48 <MX_USART2_UART_Init+0x3c>)
 8002e12:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 8002e16:	e880 4008 	stmia.w	r0, {r3, lr}
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002e1a:	220c      	movs	r2, #12
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002e20:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002e22:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002e24:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e26:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e28:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002e2a:	6203      	str	r3, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002e2c:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002e2e:	f7ff fa0a 	bl	8002246 <HAL_UART_Init>
 8002e32:	b128      	cbz	r0, 8002e40 <MX_USART2_UART_Init+0x34>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002e34:	2159      	movs	r1, #89	; 0x59
 8002e36:	4805      	ldr	r0, [pc, #20]	; (8002e4c <MX_USART2_UART_Init+0x40>)
  }

}
 8002e38:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 8002e3c:	f7ff bf4a 	b.w	8002cd4 <_Error_Handler>
 8002e40:	bd08      	pop	{r3, pc}
 8002e42:	bf00      	nop
 8002e44:	20000154 	.word	0x20000154
 8002e48:	40004400 	.word	0x40004400
 8002e4c:	08003118 	.word	0x08003118

08002e50 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002e50:	b500      	push	{lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(uartHandle->Instance==LPUART1)
 8002e52:	6803      	ldr	r3, [r0, #0]
 8002e54:	4a1c      	ldr	r2, [pc, #112]	; (8002ec8 <HAL_UART_MspInit+0x78>)
 8002e56:	4293      	cmp	r3, r2
{
 8002e58:	b089      	sub	sp, #36	; 0x24
  if(uartHandle->Instance==LPUART1)
 8002e5a:	d119      	bne.n	8002e90 <HAL_UART_MspInit+0x40>
  {
  /* USER CODE BEGIN LPUART1_MspInit 0 */

  /* USER CODE END LPUART1_MspInit 0 */
    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8002e5c:	4b1b      	ldr	r3, [pc, #108]	; (8002ecc <HAL_UART_MspInit+0x7c>)
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e5e:	481c      	ldr	r0, [pc, #112]	; (8002ed0 <HAL_UART_MspInit+0x80>)
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8002e60:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002e62:	f042 0201 	orr.w	r2, r2, #1
 8002e66:	65da      	str	r2, [r3, #92]	; 0x5c
 8002e68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e6a:	f003 0301 	and.w	r3, r3, #1
 8002e6e:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e70:	2202      	movs	r2, #2
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8002e72:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e74:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002e76:	2303      	movs	r3, #3
 8002e78:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e7a:	2200      	movs	r2, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e7c:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002e7e:	2308      	movs	r3, #8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e80:	9205      	str	r2, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002e82:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e84:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e86:	f7fd fbe7 	bl	8000658 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002e8a:	b009      	add	sp, #36	; 0x24
 8002e8c:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(uartHandle->Instance==USART2)
 8002e90:	4a10      	ldr	r2, [pc, #64]	; (8002ed4 <HAL_UART_MspInit+0x84>)
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d1f9      	bne.n	8002e8a <HAL_UART_MspInit+0x3a>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002e96:	4b0d      	ldr	r3, [pc, #52]	; (8002ecc <HAL_UART_MspInit+0x7c>)
 8002e98:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002e9a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002e9e:	659a      	str	r2, [r3, #88]	; 0x58
 8002ea0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ea2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ea6:	9302      	str	r3, [sp, #8]
 8002ea8:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002eaa:	230c      	movs	r3, #12
 8002eac:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002eae:	2302      	movs	r3, #2
 8002eb0:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002eb6:	2303      	movs	r3, #3
 8002eb8:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002eba:	2307      	movs	r3, #7
 8002ebc:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ebe:	a903      	add	r1, sp, #12
 8002ec0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002ec4:	e7df      	b.n	8002e86 <HAL_UART_MspInit+0x36>
 8002ec6:	bf00      	nop
 8002ec8:	40008000 	.word	0x40008000
 8002ecc:	40021000 	.word	0x40021000
 8002ed0:	48000800 	.word	0x48000800
 8002ed4:	40004400 	.word	0x40004400

08002ed8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002ed8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002f10 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002edc:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002ede:	e003      	b.n	8002ee8 <LoopCopyDataInit>

08002ee0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002ee0:	4b0c      	ldr	r3, [pc, #48]	; (8002f14 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002ee2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002ee4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002ee6:	3104      	adds	r1, #4

08002ee8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002ee8:	480b      	ldr	r0, [pc, #44]	; (8002f18 <LoopForever+0xa>)
	ldr	r3, =_edata
 8002eea:	4b0c      	ldr	r3, [pc, #48]	; (8002f1c <LoopForever+0xe>)
	adds	r2, r0, r1
 8002eec:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002eee:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002ef0:	d3f6      	bcc.n	8002ee0 <CopyDataInit>
	ldr	r2, =_sbss
 8002ef2:	4a0b      	ldr	r2, [pc, #44]	; (8002f20 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002ef4:	e002      	b.n	8002efc <LoopFillZerobss>

08002ef6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002ef6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002ef8:	f842 3b04 	str.w	r3, [r2], #4

08002efc <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002efc:	4b09      	ldr	r3, [pc, #36]	; (8002f24 <LoopForever+0x16>)
	cmp	r2, r3
 8002efe:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002f00:	d3f9      	bcc.n	8002ef6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002f02:	f7ff ff3f 	bl	8002d84 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002f06:	f000 f811 	bl	8002f2c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002f0a:	f7ff fe79 	bl	8002c00 <main>

08002f0e <LoopForever>:

LoopForever:
    b LoopForever
 8002f0e:	e7fe      	b.n	8002f0e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002f10:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8002f14:	0800315c 	.word	0x0800315c
	ldr	r0, =_sdata
 8002f18:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002f1c:	20000024 	.word	0x20000024
	ldr	r2, =_sbss
 8002f20:	20000024 	.word	0x20000024
	ldr	r3, = _ebss
 8002f24:	200001cc 	.word	0x200001cc

08002f28 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002f28:	e7fe      	b.n	8002f28 <ADC1_2_IRQHandler>
	...

08002f2c <__libc_init_array>:
 8002f2c:	b570      	push	{r4, r5, r6, lr}
 8002f2e:	4e0d      	ldr	r6, [pc, #52]	; (8002f64 <__libc_init_array+0x38>)
 8002f30:	4c0d      	ldr	r4, [pc, #52]	; (8002f68 <__libc_init_array+0x3c>)
 8002f32:	1ba4      	subs	r4, r4, r6
 8002f34:	10a4      	asrs	r4, r4, #2
 8002f36:	2500      	movs	r5, #0
 8002f38:	42a5      	cmp	r5, r4
 8002f3a:	d109      	bne.n	8002f50 <__libc_init_array+0x24>
 8002f3c:	4e0b      	ldr	r6, [pc, #44]	; (8002f6c <__libc_init_array+0x40>)
 8002f3e:	4c0c      	ldr	r4, [pc, #48]	; (8002f70 <__libc_init_array+0x44>)
 8002f40:	f000 f88a 	bl	8003058 <_init>
 8002f44:	1ba4      	subs	r4, r4, r6
 8002f46:	10a4      	asrs	r4, r4, #2
 8002f48:	2500      	movs	r5, #0
 8002f4a:	42a5      	cmp	r5, r4
 8002f4c:	d105      	bne.n	8002f5a <__libc_init_array+0x2e>
 8002f4e:	bd70      	pop	{r4, r5, r6, pc}
 8002f50:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002f54:	4798      	blx	r3
 8002f56:	3501      	adds	r5, #1
 8002f58:	e7ee      	b.n	8002f38 <__libc_init_array+0xc>
 8002f5a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002f5e:	4798      	blx	r3
 8002f60:	3501      	adds	r5, #1
 8002f62:	e7f2      	b.n	8002f4a <__libc_init_array+0x1e>
 8002f64:	08003154 	.word	0x08003154
 8002f68:	08003154 	.word	0x08003154
 8002f6c:	08003154 	.word	0x08003154
 8002f70:	08003158 	.word	0x08003158

08002f74 <__itoa>:
 8002f74:	1e93      	subs	r3, r2, #2
 8002f76:	2b22      	cmp	r3, #34	; 0x22
 8002f78:	b510      	push	{r4, lr}
 8002f7a:	460c      	mov	r4, r1
 8002f7c:	d904      	bls.n	8002f88 <__itoa+0x14>
 8002f7e:	2300      	movs	r3, #0
 8002f80:	700b      	strb	r3, [r1, #0]
 8002f82:	461c      	mov	r4, r3
 8002f84:	4620      	mov	r0, r4
 8002f86:	bd10      	pop	{r4, pc}
 8002f88:	2a0a      	cmp	r2, #10
 8002f8a:	d109      	bne.n	8002fa0 <__itoa+0x2c>
 8002f8c:	2800      	cmp	r0, #0
 8002f8e:	da07      	bge.n	8002fa0 <__itoa+0x2c>
 8002f90:	232d      	movs	r3, #45	; 0x2d
 8002f92:	700b      	strb	r3, [r1, #0]
 8002f94:	4240      	negs	r0, r0
 8002f96:	2101      	movs	r1, #1
 8002f98:	4421      	add	r1, r4
 8002f9a:	f000 f81d 	bl	8002fd8 <__utoa>
 8002f9e:	e7f1      	b.n	8002f84 <__itoa+0x10>
 8002fa0:	2100      	movs	r1, #0
 8002fa2:	e7f9      	b.n	8002f98 <__itoa+0x24>

08002fa4 <itoa>:
 8002fa4:	f7ff bfe6 	b.w	8002f74 <__itoa>

08002fa8 <strcat>:
 8002fa8:	b510      	push	{r4, lr}
 8002faa:	4602      	mov	r2, r0
 8002fac:	4613      	mov	r3, r2
 8002fae:	3201      	adds	r2, #1
 8002fb0:	781c      	ldrb	r4, [r3, #0]
 8002fb2:	2c00      	cmp	r4, #0
 8002fb4:	d1fa      	bne.n	8002fac <strcat+0x4>
 8002fb6:	3b01      	subs	r3, #1
 8002fb8:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002fbc:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002fc0:	2a00      	cmp	r2, #0
 8002fc2:	d1f9      	bne.n	8002fb8 <strcat+0x10>
 8002fc4:	bd10      	pop	{r4, pc}

08002fc6 <strcpy>:
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002fcc:	f803 2b01 	strb.w	r2, [r3], #1
 8002fd0:	2a00      	cmp	r2, #0
 8002fd2:	d1f9      	bne.n	8002fc8 <strcpy+0x2>
 8002fd4:	4770      	bx	lr
	...

08002fd8 <__utoa>:
 8002fd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002fda:	4c1e      	ldr	r4, [pc, #120]	; (8003054 <__utoa+0x7c>)
 8002fdc:	b08b      	sub	sp, #44	; 0x2c
 8002fde:	4603      	mov	r3, r0
 8002fe0:	460f      	mov	r7, r1
 8002fe2:	466d      	mov	r5, sp
 8002fe4:	f104 0e20 	add.w	lr, r4, #32
 8002fe8:	6820      	ldr	r0, [r4, #0]
 8002fea:	6861      	ldr	r1, [r4, #4]
 8002fec:	462e      	mov	r6, r5
 8002fee:	c603      	stmia	r6!, {r0, r1}
 8002ff0:	3408      	adds	r4, #8
 8002ff2:	4574      	cmp	r4, lr
 8002ff4:	4635      	mov	r5, r6
 8002ff6:	d1f7      	bne.n	8002fe8 <__utoa+0x10>
 8002ff8:	7921      	ldrb	r1, [r4, #4]
 8002ffa:	7131      	strb	r1, [r6, #4]
 8002ffc:	1e91      	subs	r1, r2, #2
 8002ffe:	6820      	ldr	r0, [r4, #0]
 8003000:	6030      	str	r0, [r6, #0]
 8003002:	2922      	cmp	r1, #34	; 0x22
 8003004:	f04f 0100 	mov.w	r1, #0
 8003008:	d904      	bls.n	8003014 <__utoa+0x3c>
 800300a:	7039      	strb	r1, [r7, #0]
 800300c:	460f      	mov	r7, r1
 800300e:	4638      	mov	r0, r7
 8003010:	b00b      	add	sp, #44	; 0x2c
 8003012:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003014:	1e78      	subs	r0, r7, #1
 8003016:	4606      	mov	r6, r0
 8003018:	fbb3 f5f2 	udiv	r5, r3, r2
 800301c:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 8003020:	fb02 3315 	mls	r3, r2, r5, r3
 8003024:	4473      	add	r3, lr
 8003026:	1c4c      	adds	r4, r1, #1
 8003028:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800302c:	f806 3f01 	strb.w	r3, [r6, #1]!
 8003030:	462b      	mov	r3, r5
 8003032:	b965      	cbnz	r5, 800304e <__utoa+0x76>
 8003034:	553d      	strb	r5, [r7, r4]
 8003036:	187a      	adds	r2, r7, r1
 8003038:	1acc      	subs	r4, r1, r3
 800303a:	42a3      	cmp	r3, r4
 800303c:	dae7      	bge.n	800300e <__utoa+0x36>
 800303e:	7844      	ldrb	r4, [r0, #1]
 8003040:	7815      	ldrb	r5, [r2, #0]
 8003042:	f800 5f01 	strb.w	r5, [r0, #1]!
 8003046:	3301      	adds	r3, #1
 8003048:	f802 4901 	strb.w	r4, [r2], #-1
 800304c:	e7f4      	b.n	8003038 <__utoa+0x60>
 800304e:	4621      	mov	r1, r4
 8003050:	e7e2      	b.n	8003018 <__utoa+0x40>
 8003052:	bf00      	nop
 8003054:	08003127 	.word	0x08003127

08003058 <_init>:
 8003058:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800305a:	bf00      	nop
 800305c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800305e:	bc08      	pop	{r3}
 8003060:	469e      	mov	lr, r3
 8003062:	4770      	bx	lr

08003064 <_fini>:
 8003064:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003066:	bf00      	nop
 8003068:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800306a:	bc08      	pop	{r3}
 800306c:	469e      	mov	lr, r3
 800306e:	4770      	bx	lr
