[2025-09-16 20:28:21] START suite=cs trace=cassandra_phase1_core0
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase1_core0.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 5549344 heartbeat IPC: 1.802 cumulative IPC: 1.802 (Simulation time: 00 hr 00 min 30 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 9472259 cumulative IPC: 2.111 (Simulation time: 00 hr 01 min 12 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 9472259 cumulative IPC: 2.111 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 9472260 heartbeat IPC: 2.549 cumulative IPC: 5 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 21959581 heartbeat IPC: 0.8008 cumulative IPC: 0.8008 (Simulation time: 00 hr 02 min 08 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 34850000 heartbeat IPC: 0.7758 cumulative IPC: 0.7881 (Simulation time: 00 hr 02 min 51 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 48502675 heartbeat IPC: 0.7325 cumulative IPC: 0.7686 (Simulation time: 00 hr 03 min 35 sec)
Heartbeat CPU 0 instructions: 60000016 cycles: 63357329 heartbeat IPC: 0.6732 cumulative IPC: 0.7423 (Simulation time: 00 hr 04 min 23 sec)
Heartbeat CPU 0 instructions: 70000016 cycles: 79083354 heartbeat IPC: 0.6359 cumulative IPC: 0.7183 (Simulation time: 00 hr 05 min 14 sec)
Heartbeat CPU 0 instructions: 80000019 cycles: 95828926 heartbeat IPC: 0.5972 cumulative IPC: 0.6948 (Simulation time: 00 hr 06 min 01 sec)
Heartbeat CPU 0 instructions: 90000019 cycles: 111326028 heartbeat IPC: 0.6453 cumulative IPC: 0.6873 (Simulation time: 00 hr 06 min 56 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase1_core0.trace.xz")
Heartbeat CPU 0 instructions: 100000019 cycles: 128018875 heartbeat IPC: 0.5991 cumulative IPC: 0.6748 (Simulation time: 00 hr 08 min 27 sec)
Heartbeat CPU 0 instructions: 110000019 cycles: 143895412 heartbeat IPC: 0.6299 cumulative IPC: 0.6695 (Simulation time: 00 hr 09 min 56 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 151246775 cumulative IPC: 0.6612 (Simulation time: 00 hr 11 min 28 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 151246775 cumulative IPC: 0.6612 (Simulation time: 00 hr 11 min 28 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase1_core0.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6612 instructions: 100000001 cycles: 151246775
CPU 0 Branch Prediction Accuracy: 98.86% MPKI: 0.03526 Average ROB Occupancy at Mispredict: 1.127e+05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00362
BRANCH_INDIRECT: 0.03052
BRANCH_CONDITIONAL: 0.00112
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 7555286
LQ_STALL: 279092
SQ_STALL: 278162


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 160.07596
REPLAY_LOAD: 86.7445
NON_REPLAY_LOAD: 39.381943

== Total ==
ADDR_TRANS: 2528720
REPLAY_LOAD: 2815900
NON_REPLAY_LOAD: 2210666

== Counts ==
ADDR_TRANS: 15797
REPLAY_LOAD: 32462
NON_REPLAY_LOAD: 56134

cpu0->cpu0_STLB TOTAL        ACCESS:     786459 HIT:     537521 MISS:     248938 MSHR_MERGE:          8
cpu0->cpu0_STLB LOAD         ACCESS:     786459 HIT:     537521 MISS:     248938 MSHR_MERGE:          8
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 228 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    2211125 HIT:     861128 MISS:    1349997 MSHR_MERGE:          6
cpu0->cpu0_L2C LOAD         ACCESS:    1348402 HIT:     481998 MISS:     866404 MSHR_MERGE:          4
cpu0->cpu0_L2C RFO          ACCESS:      97650 HIT:      39418 MISS:      58232 MSHR_MERGE:          2
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     273454 HIT:     273076 MISS:        378 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     491619 HIT:      66636 MISS:     424983 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 100.8 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3689618 HIT:    2962556 MISS:     727062 MSHR_MERGE:     245148
cpu0->cpu0_L1I LOAD         ACCESS:    3689618 HIT:    2962556 MISS:     727062 MSHR_MERGE:     245148
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 40.79 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13840060 HIT:   11524393 MISS:    2315667 MSHR_MERGE:     859905
cpu0->cpu0_L1D LOAD         ACCESS:    9383627 HIT:    7954302 MISS:    1429325 MSHR_MERGE:     562837
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    3884218 HIT:    3501030 MISS:     383188 MSHR_MERGE:     285533
cpu0->cpu0_L1D TRANSLATION  ACCESS:     572215 HIT:      69061 MISS:     503154 MSHR_MERGE:      11535
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 92.24 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    3007149 HIT:    2842791 MISS:     164358 MSHR_MERGE:      88567
cpu0->cpu0_ITLB LOAD         ACCESS:    3007149 HIT:    2842791 MISS:     164358 MSHR_MERGE:      88567
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 52.5 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13040478 HIT:   12189742 MISS:     850736 MSHR_MERGE:     140068
cpu0->cpu0_DTLB LOAD         ACCESS:   13040478 HIT:   12189742 MISS:     850736 MSHR_MERGE:     140068
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 78.78 cycles
cpu0->LLC TOTAL        ACCESS:    1565737 HIT:     446951 MISS:    1118786 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     866400 HIT:     148483 MISS:     717917 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      58230 HIT:      14188 MISS:      44042 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     216124 HIT:     215656 MISS:        468 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     424983 HIT:      68624 MISS:     356359 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 99.14 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      19470
  ROW_BUFFER_MISS:    1098752
  AVG DBUS CONGESTED CYCLE: 7.754
Channel 0 WQ ROW_BUFFER_HIT:      62418
  ROW_BUFFER_MISS:     131190
  FULL:          0
Channel 0 REFRESHES ISSUED:      12604

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       281486        90437        29742        85736
---------------------------------------------------------------
  STLB miss resolved @ L1D                0         1660        11352         8762       119599
  STLB miss resolved @ L2C                0         1738         9269        13997        90896
  STLB miss resolved @ LLC                0         1019        13145        21559        48648
  STLB miss resolved @ MEM                0         1714        26519        29826       322324

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              18223         2643        65436        12752        11214
---------------------------------------------------------------
  STLB miss resolved @ L1D              178           94          811         2861         3212
  STLB miss resolved @ L2C              322          118         1156         2247         1507
  STLB miss resolved @ LLC              530          127         1565         8939         3350
  STLB miss resolved @ MEM              337          127         1452         8019        15463
[2025-09-16 20:39:49] END   suite=cs trace=cassandra_phase1_core0 (rc=0)
