// Seed: 3371907929
module module_0 ();
  wire id_1;
  module_2 modCall_1 ();
  assign modCall_1.id_4 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output supply0 id_1,
    input wire id_2,
    output supply0 id_3,
    input wand id_4
);
  wire id_6;
  ;
  assign id_1 = -1'h0;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd78
);
  logic _id_1;
  ;
  parameter id_2 = -1 ^ 1;
  wire [id_1 : 1] id_3;
  wor id_4;
  localparam id_5 = 1;
  generate
    assign id_4 = 1'h0;
  endgenerate
endmodule
