{"files":[{"patch":"@@ -1140,0 +1140,4 @@\n+    case BoolTest::ugt: condition = Assembler::HI; break;\n+    case BoolTest::uge: condition = Assembler::HS; break;\n+    case BoolTest::ult: z1 = zm; z2 = zn; condition = Assembler::HI; break;\n+    case BoolTest::ule: z1 = zm; z2 = zn; condition = Assembler::HS; break;\n","filename":"src\/hotspot\/cpu\/aarch64\/c2_MacroAssembler_aarch64.cpp","additions":4,"deletions":0,"binary":false,"changes":4,"status":"modified"},{"patch":"@@ -2,1 +2,1 @@\n- * Copyright (c) 2021, 2022, Oracle and\/or its affiliates. All rights reserved.\n+ * Copyright (c) 2021, 2023, Oracle and\/or its affiliates. All rights reserved.\n@@ -148,2 +148,1 @@\n-    \/\/ Not supported on SVE yet.\n-    return !UseSVE;\n+    return true;\n","filename":"src\/hotspot\/cpu\/aarch64\/matcher_aarch64.hpp","additions":2,"deletions":3,"binary":false,"changes":5,"status":"modified"}]}