
QuadBase3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005e60  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000400  08005f70  08005f70  00006f70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006370  08006370  00008074  2**0
                  CONTENTS
  4 .ARM          00000000  08006370  08006370  00008074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006370  08006370  00008074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08006370  08006370  00007370  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006378  08006378  00007378  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  0800637c  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000568  20000078  080063f0  00008078  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200005e0  080063f0  000085e0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00008074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012a15  00000000  00000000  0000809d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002d19  00000000  00000000  0001aab2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e40  00000000  00000000  0001d7d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b11  00000000  00000000  0001e610  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c3e2  00000000  00000000  0001f121  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001253f  00000000  00000000  0003b503  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00090977  00000000  00000000  0004da42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000de3b9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000041ac  00000000  00000000  000de3fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  000e25a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000078 	.word	0x20000078
 800012c:	00000000 	.word	0x00000000
 8000130:	08005f58 	.word	0x08005f58

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000007c 	.word	0x2000007c
 800014c:	08005f58 	.word	0x08005f58

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	@ 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_d2iz>:
 80009fc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a00:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a04:	d215      	bcs.n	8000a32 <__aeabi_d2iz+0x36>
 8000a06:	d511      	bpl.n	8000a2c <__aeabi_d2iz+0x30>
 8000a08:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a0c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a10:	d912      	bls.n	8000a38 <__aeabi_d2iz+0x3c>
 8000a12:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a16:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a1a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a1e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a22:	fa23 f002 	lsr.w	r0, r3, r2
 8000a26:	bf18      	it	ne
 8000a28:	4240      	negne	r0, r0
 8000a2a:	4770      	bx	lr
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a36:	d105      	bne.n	8000a44 <__aeabi_d2iz+0x48>
 8000a38:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a3c:	bf08      	it	eq
 8000a3e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a42:	4770      	bx	lr
 8000a44:	f04f 0000 	mov.w	r0, #0
 8000a48:	4770      	bx	lr
 8000a4a:	bf00      	nop

08000a4c <__aeabi_d2uiz>:
 8000a4c:	004a      	lsls	r2, r1, #1
 8000a4e:	d211      	bcs.n	8000a74 <__aeabi_d2uiz+0x28>
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a54:	d211      	bcs.n	8000a7a <__aeabi_d2uiz+0x2e>
 8000a56:	d50d      	bpl.n	8000a74 <__aeabi_d2uiz+0x28>
 8000a58:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d40e      	bmi.n	8000a80 <__aeabi_d2uiz+0x34>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a72:	4770      	bx	lr
 8000a74:	f04f 0000 	mov.w	r0, #0
 8000a78:	4770      	bx	lr
 8000a7a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a7e:	d102      	bne.n	8000a86 <__aeabi_d2uiz+0x3a>
 8000a80:	f04f 30ff 	mov.w	r0, #4294967295
 8000a84:	4770      	bx	lr
 8000a86:	f04f 0000 	mov.w	r0, #0
 8000a8a:	4770      	bx	lr

08000a8c <__aeabi_d2f>:
 8000a8c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a90:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a94:	bf24      	itt	cs
 8000a96:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a9a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a9e:	d90d      	bls.n	8000abc <__aeabi_d2f+0x30>
 8000aa0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000aa4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aac:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000ab0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab4:	bf08      	it	eq
 8000ab6:	f020 0001 	biceq.w	r0, r0, #1
 8000aba:	4770      	bx	lr
 8000abc:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000ac0:	d121      	bne.n	8000b06 <__aeabi_d2f+0x7a>
 8000ac2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ac6:	bfbc      	itt	lt
 8000ac8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000acc:	4770      	bxlt	lr
 8000ace:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ad2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad6:	f1c2 0218 	rsb	r2, r2, #24
 8000ada:	f1c2 0c20 	rsb	ip, r2, #32
 8000ade:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ae2:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae6:	bf18      	it	ne
 8000ae8:	f040 0001 	orrne.w	r0, r0, #1
 8000aec:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000af0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af8:	ea40 000c 	orr.w	r0, r0, ip
 8000afc:	fa23 f302 	lsr.w	r3, r3, r2
 8000b00:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b04:	e7cc      	b.n	8000aa0 <__aeabi_d2f+0x14>
 8000b06:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b0a:	d107      	bne.n	8000b1c <__aeabi_d2f+0x90>
 8000b0c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b10:	bf1e      	ittt	ne
 8000b12:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b16:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b1a:	4770      	bxne	lr
 8000b1c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b20:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b24:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b28:	4770      	bx	lr
 8000b2a:	bf00      	nop

08000b2c <__aeabi_frsub>:
 8000b2c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b30:	e002      	b.n	8000b38 <__addsf3>
 8000b32:	bf00      	nop

08000b34 <__aeabi_fsub>:
 8000b34:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b38 <__addsf3>:
 8000b38:	0042      	lsls	r2, r0, #1
 8000b3a:	bf1f      	itttt	ne
 8000b3c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b40:	ea92 0f03 	teqne	r2, r3
 8000b44:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b48:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b4c:	d06a      	beq.n	8000c24 <__addsf3+0xec>
 8000b4e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b52:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b56:	bfc1      	itttt	gt
 8000b58:	18d2      	addgt	r2, r2, r3
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	4048      	eorgt	r0, r1
 8000b5e:	4041      	eorgt	r1, r0
 8000b60:	bfb8      	it	lt
 8000b62:	425b      	neglt	r3, r3
 8000b64:	2b19      	cmp	r3, #25
 8000b66:	bf88      	it	hi
 8000b68:	4770      	bxhi	lr
 8000b6a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b6e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b72:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b76:	bf18      	it	ne
 8000b78:	4240      	negne	r0, r0
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b82:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b86:	bf18      	it	ne
 8000b88:	4249      	negne	r1, r1
 8000b8a:	ea92 0f03 	teq	r2, r3
 8000b8e:	d03f      	beq.n	8000c10 <__addsf3+0xd8>
 8000b90:	f1a2 0201 	sub.w	r2, r2, #1
 8000b94:	fa41 fc03 	asr.w	ip, r1, r3
 8000b98:	eb10 000c 	adds.w	r0, r0, ip
 8000b9c:	f1c3 0320 	rsb	r3, r3, #32
 8000ba0:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ba8:	d502      	bpl.n	8000bb0 <__addsf3+0x78>
 8000baa:	4249      	negs	r1, r1
 8000bac:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bb0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bb4:	d313      	bcc.n	8000bde <__addsf3+0xa6>
 8000bb6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bba:	d306      	bcc.n	8000bca <__addsf3+0x92>
 8000bbc:	0840      	lsrs	r0, r0, #1
 8000bbe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bc2:	f102 0201 	add.w	r2, r2, #1
 8000bc6:	2afe      	cmp	r2, #254	@ 0xfe
 8000bc8:	d251      	bcs.n	8000c6e <__addsf3+0x136>
 8000bca:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000bce:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bd2:	bf08      	it	eq
 8000bd4:	f020 0001 	biceq.w	r0, r0, #1
 8000bd8:	ea40 0003 	orr.w	r0, r0, r3
 8000bdc:	4770      	bx	lr
 8000bde:	0049      	lsls	r1, r1, #1
 8000be0:	eb40 0000 	adc.w	r0, r0, r0
 8000be4:	3a01      	subs	r2, #1
 8000be6:	bf28      	it	cs
 8000be8:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000bec:	d2ed      	bcs.n	8000bca <__addsf3+0x92>
 8000bee:	fab0 fc80 	clz	ip, r0
 8000bf2:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf6:	ebb2 020c 	subs.w	r2, r2, ip
 8000bfa:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfe:	bfaa      	itet	ge
 8000c00:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c04:	4252      	neglt	r2, r2
 8000c06:	4318      	orrge	r0, r3
 8000c08:	bfbc      	itt	lt
 8000c0a:	40d0      	lsrlt	r0, r2
 8000c0c:	4318      	orrlt	r0, r3
 8000c0e:	4770      	bx	lr
 8000c10:	f092 0f00 	teq	r2, #0
 8000c14:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c18:	bf06      	itte	eq
 8000c1a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c1e:	3201      	addeq	r2, #1
 8000c20:	3b01      	subne	r3, #1
 8000c22:	e7b5      	b.n	8000b90 <__addsf3+0x58>
 8000c24:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c28:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c2c:	bf18      	it	ne
 8000c2e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c32:	d021      	beq.n	8000c78 <__addsf3+0x140>
 8000c34:	ea92 0f03 	teq	r2, r3
 8000c38:	d004      	beq.n	8000c44 <__addsf3+0x10c>
 8000c3a:	f092 0f00 	teq	r2, #0
 8000c3e:	bf08      	it	eq
 8000c40:	4608      	moveq	r0, r1
 8000c42:	4770      	bx	lr
 8000c44:	ea90 0f01 	teq	r0, r1
 8000c48:	bf1c      	itt	ne
 8000c4a:	2000      	movne	r0, #0
 8000c4c:	4770      	bxne	lr
 8000c4e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c52:	d104      	bne.n	8000c5e <__addsf3+0x126>
 8000c54:	0040      	lsls	r0, r0, #1
 8000c56:	bf28      	it	cs
 8000c58:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c5c:	4770      	bx	lr
 8000c5e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c62:	bf3c      	itt	cc
 8000c64:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c68:	4770      	bxcc	lr
 8000c6a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c6e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c72:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c76:	4770      	bx	lr
 8000c78:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c7c:	bf16      	itet	ne
 8000c7e:	4608      	movne	r0, r1
 8000c80:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c84:	4601      	movne	r1, r0
 8000c86:	0242      	lsls	r2, r0, #9
 8000c88:	bf06      	itte	eq
 8000c8a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8e:	ea90 0f01 	teqeq	r0, r1
 8000c92:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c96:	4770      	bx	lr

08000c98 <__aeabi_ui2f>:
 8000c98:	f04f 0300 	mov.w	r3, #0
 8000c9c:	e004      	b.n	8000ca8 <__aeabi_i2f+0x8>
 8000c9e:	bf00      	nop

08000ca0 <__aeabi_i2f>:
 8000ca0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ca4:	bf48      	it	mi
 8000ca6:	4240      	negmi	r0, r0
 8000ca8:	ea5f 0c00 	movs.w	ip, r0
 8000cac:	bf08      	it	eq
 8000cae:	4770      	bxeq	lr
 8000cb0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cb4:	4601      	mov	r1, r0
 8000cb6:	f04f 0000 	mov.w	r0, #0
 8000cba:	e01c      	b.n	8000cf6 <__aeabi_l2f+0x2a>

08000cbc <__aeabi_ul2f>:
 8000cbc:	ea50 0201 	orrs.w	r2, r0, r1
 8000cc0:	bf08      	it	eq
 8000cc2:	4770      	bxeq	lr
 8000cc4:	f04f 0300 	mov.w	r3, #0
 8000cc8:	e00a      	b.n	8000ce0 <__aeabi_l2f+0x14>
 8000cca:	bf00      	nop

08000ccc <__aeabi_l2f>:
 8000ccc:	ea50 0201 	orrs.w	r2, r0, r1
 8000cd0:	bf08      	it	eq
 8000cd2:	4770      	bxeq	lr
 8000cd4:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000cd8:	d502      	bpl.n	8000ce0 <__aeabi_l2f+0x14>
 8000cda:	4240      	negs	r0, r0
 8000cdc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce0:	ea5f 0c01 	movs.w	ip, r1
 8000ce4:	bf02      	ittt	eq
 8000ce6:	4684      	moveq	ip, r0
 8000ce8:	4601      	moveq	r1, r0
 8000cea:	2000      	moveq	r0, #0
 8000cec:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000cf0:	bf08      	it	eq
 8000cf2:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000cf6:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000cfa:	fabc f28c 	clz	r2, ip
 8000cfe:	3a08      	subs	r2, #8
 8000d00:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d04:	db10      	blt.n	8000d28 <__aeabi_l2f+0x5c>
 8000d06:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d0a:	4463      	add	r3, ip
 8000d0c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d10:	f1c2 0220 	rsb	r2, r2, #32
 8000d14:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d18:	fa20 f202 	lsr.w	r2, r0, r2
 8000d1c:	eb43 0002 	adc.w	r0, r3, r2
 8000d20:	bf08      	it	eq
 8000d22:	f020 0001 	biceq.w	r0, r0, #1
 8000d26:	4770      	bx	lr
 8000d28:	f102 0220 	add.w	r2, r2, #32
 8000d2c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d30:	f1c2 0220 	rsb	r2, r2, #32
 8000d34:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d38:	fa21 f202 	lsr.w	r2, r1, r2
 8000d3c:	eb43 0002 	adc.w	r0, r3, r2
 8000d40:	bf08      	it	eq
 8000d42:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d46:	4770      	bx	lr

08000d48 <__aeabi_fmul>:
 8000d48:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d4c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d50:	bf1e      	ittt	ne
 8000d52:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d56:	ea92 0f0c 	teqne	r2, ip
 8000d5a:	ea93 0f0c 	teqne	r3, ip
 8000d5e:	d06f      	beq.n	8000e40 <__aeabi_fmul+0xf8>
 8000d60:	441a      	add	r2, r3
 8000d62:	ea80 0c01 	eor.w	ip, r0, r1
 8000d66:	0240      	lsls	r0, r0, #9
 8000d68:	bf18      	it	ne
 8000d6a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6e:	d01e      	beq.n	8000dae <__aeabi_fmul+0x66>
 8000d70:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000d74:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d78:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d7c:	fba0 3101 	umull	r3, r1, r0, r1
 8000d80:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d84:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000d88:	bf3e      	ittt	cc
 8000d8a:	0049      	lslcc	r1, r1, #1
 8000d8c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d90:	005b      	lslcc	r3, r3, #1
 8000d92:	ea40 0001 	orr.w	r0, r0, r1
 8000d96:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d9a:	2afd      	cmp	r2, #253	@ 0xfd
 8000d9c:	d81d      	bhi.n	8000dda <__aeabi_fmul+0x92>
 8000d9e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000da2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da6:	bf08      	it	eq
 8000da8:	f020 0001 	biceq.w	r0, r0, #1
 8000dac:	4770      	bx	lr
 8000dae:	f090 0f00 	teq	r0, #0
 8000db2:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000db6:	bf08      	it	eq
 8000db8:	0249      	lsleq	r1, r1, #9
 8000dba:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dbe:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dc2:	3a7f      	subs	r2, #127	@ 0x7f
 8000dc4:	bfc2      	ittt	gt
 8000dc6:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000dca:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dce:	4770      	bxgt	lr
 8000dd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000dd4:	f04f 0300 	mov.w	r3, #0
 8000dd8:	3a01      	subs	r2, #1
 8000dda:	dc5d      	bgt.n	8000e98 <__aeabi_fmul+0x150>
 8000ddc:	f112 0f19 	cmn.w	r2, #25
 8000de0:	bfdc      	itt	le
 8000de2:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000de6:	4770      	bxle	lr
 8000de8:	f1c2 0200 	rsb	r2, r2, #0
 8000dec:	0041      	lsls	r1, r0, #1
 8000dee:	fa21 f102 	lsr.w	r1, r1, r2
 8000df2:	f1c2 0220 	rsb	r2, r2, #32
 8000df6:	fa00 fc02 	lsl.w	ip, r0, r2
 8000dfa:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfe:	f140 0000 	adc.w	r0, r0, #0
 8000e02:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e06:	bf08      	it	eq
 8000e08:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e0c:	4770      	bx	lr
 8000e0e:	f092 0f00 	teq	r2, #0
 8000e12:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e16:	bf02      	ittt	eq
 8000e18:	0040      	lsleq	r0, r0, #1
 8000e1a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e1e:	3a01      	subeq	r2, #1
 8000e20:	d0f9      	beq.n	8000e16 <__aeabi_fmul+0xce>
 8000e22:	ea40 000c 	orr.w	r0, r0, ip
 8000e26:	f093 0f00 	teq	r3, #0
 8000e2a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e2e:	bf02      	ittt	eq
 8000e30:	0049      	lsleq	r1, r1, #1
 8000e32:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e36:	3b01      	subeq	r3, #1
 8000e38:	d0f9      	beq.n	8000e2e <__aeabi_fmul+0xe6>
 8000e3a:	ea41 010c 	orr.w	r1, r1, ip
 8000e3e:	e78f      	b.n	8000d60 <__aeabi_fmul+0x18>
 8000e40:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e44:	ea92 0f0c 	teq	r2, ip
 8000e48:	bf18      	it	ne
 8000e4a:	ea93 0f0c 	teqne	r3, ip
 8000e4e:	d00a      	beq.n	8000e66 <__aeabi_fmul+0x11e>
 8000e50:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e54:	bf18      	it	ne
 8000e56:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e5a:	d1d8      	bne.n	8000e0e <__aeabi_fmul+0xc6>
 8000e5c:	ea80 0001 	eor.w	r0, r0, r1
 8000e60:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e64:	4770      	bx	lr
 8000e66:	f090 0f00 	teq	r0, #0
 8000e6a:	bf17      	itett	ne
 8000e6c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000e70:	4608      	moveq	r0, r1
 8000e72:	f091 0f00 	teqne	r1, #0
 8000e76:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000e7a:	d014      	beq.n	8000ea6 <__aeabi_fmul+0x15e>
 8000e7c:	ea92 0f0c 	teq	r2, ip
 8000e80:	d101      	bne.n	8000e86 <__aeabi_fmul+0x13e>
 8000e82:	0242      	lsls	r2, r0, #9
 8000e84:	d10f      	bne.n	8000ea6 <__aeabi_fmul+0x15e>
 8000e86:	ea93 0f0c 	teq	r3, ip
 8000e8a:	d103      	bne.n	8000e94 <__aeabi_fmul+0x14c>
 8000e8c:	024b      	lsls	r3, r1, #9
 8000e8e:	bf18      	it	ne
 8000e90:	4608      	movne	r0, r1
 8000e92:	d108      	bne.n	8000ea6 <__aeabi_fmul+0x15e>
 8000e94:	ea80 0001 	eor.w	r0, r0, r1
 8000e98:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ea0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ea4:	4770      	bx	lr
 8000ea6:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000eaa:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eae:	4770      	bx	lr

08000eb0 <__aeabi_fdiv>:
 8000eb0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000eb4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb8:	bf1e      	ittt	ne
 8000eba:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000ebe:	ea92 0f0c 	teqne	r2, ip
 8000ec2:	ea93 0f0c 	teqne	r3, ip
 8000ec6:	d069      	beq.n	8000f9c <__aeabi_fdiv+0xec>
 8000ec8:	eba2 0203 	sub.w	r2, r2, r3
 8000ecc:	ea80 0c01 	eor.w	ip, r0, r1
 8000ed0:	0249      	lsls	r1, r1, #9
 8000ed2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed6:	d037      	beq.n	8000f48 <__aeabi_fdiv+0x98>
 8000ed8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000edc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ee0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee4:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ee8:	428b      	cmp	r3, r1
 8000eea:	bf38      	it	cc
 8000eec:	005b      	lslcc	r3, r3, #1
 8000eee:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000ef2:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000ef6:	428b      	cmp	r3, r1
 8000ef8:	bf24      	itt	cs
 8000efa:	1a5b      	subcs	r3, r3, r1
 8000efc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f00:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f04:	bf24      	itt	cs
 8000f06:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f0a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f12:	bf24      	itt	cs
 8000f14:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f18:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f1c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f20:	bf24      	itt	cs
 8000f22:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f26:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f2a:	011b      	lsls	r3, r3, #4
 8000f2c:	bf18      	it	ne
 8000f2e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f32:	d1e0      	bne.n	8000ef6 <__aeabi_fdiv+0x46>
 8000f34:	2afd      	cmp	r2, #253	@ 0xfd
 8000f36:	f63f af50 	bhi.w	8000dda <__aeabi_fmul+0x92>
 8000f3a:	428b      	cmp	r3, r1
 8000f3c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f40:	bf08      	it	eq
 8000f42:	f020 0001 	biceq.w	r0, r0, #1
 8000f46:	4770      	bx	lr
 8000f48:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f4c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f50:	327f      	adds	r2, #127	@ 0x7f
 8000f52:	bfc2      	ittt	gt
 8000f54:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f58:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f5c:	4770      	bxgt	lr
 8000f5e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f62:	f04f 0300 	mov.w	r3, #0
 8000f66:	3a01      	subs	r2, #1
 8000f68:	e737      	b.n	8000dda <__aeabi_fmul+0x92>
 8000f6a:	f092 0f00 	teq	r2, #0
 8000f6e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f72:	bf02      	ittt	eq
 8000f74:	0040      	lsleq	r0, r0, #1
 8000f76:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f7a:	3a01      	subeq	r2, #1
 8000f7c:	d0f9      	beq.n	8000f72 <__aeabi_fdiv+0xc2>
 8000f7e:	ea40 000c 	orr.w	r0, r0, ip
 8000f82:	f093 0f00 	teq	r3, #0
 8000f86:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f8a:	bf02      	ittt	eq
 8000f8c:	0049      	lsleq	r1, r1, #1
 8000f8e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f92:	3b01      	subeq	r3, #1
 8000f94:	d0f9      	beq.n	8000f8a <__aeabi_fdiv+0xda>
 8000f96:	ea41 010c 	orr.w	r1, r1, ip
 8000f9a:	e795      	b.n	8000ec8 <__aeabi_fdiv+0x18>
 8000f9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fa0:	ea92 0f0c 	teq	r2, ip
 8000fa4:	d108      	bne.n	8000fb8 <__aeabi_fdiv+0x108>
 8000fa6:	0242      	lsls	r2, r0, #9
 8000fa8:	f47f af7d 	bne.w	8000ea6 <__aeabi_fmul+0x15e>
 8000fac:	ea93 0f0c 	teq	r3, ip
 8000fb0:	f47f af70 	bne.w	8000e94 <__aeabi_fmul+0x14c>
 8000fb4:	4608      	mov	r0, r1
 8000fb6:	e776      	b.n	8000ea6 <__aeabi_fmul+0x15e>
 8000fb8:	ea93 0f0c 	teq	r3, ip
 8000fbc:	d104      	bne.n	8000fc8 <__aeabi_fdiv+0x118>
 8000fbe:	024b      	lsls	r3, r1, #9
 8000fc0:	f43f af4c 	beq.w	8000e5c <__aeabi_fmul+0x114>
 8000fc4:	4608      	mov	r0, r1
 8000fc6:	e76e      	b.n	8000ea6 <__aeabi_fmul+0x15e>
 8000fc8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000fcc:	bf18      	it	ne
 8000fce:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000fd2:	d1ca      	bne.n	8000f6a <__aeabi_fdiv+0xba>
 8000fd4:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000fd8:	f47f af5c 	bne.w	8000e94 <__aeabi_fmul+0x14c>
 8000fdc:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000fe0:	f47f af3c 	bne.w	8000e5c <__aeabi_fmul+0x114>
 8000fe4:	e75f      	b.n	8000ea6 <__aeabi_fmul+0x15e>
 8000fe6:	bf00      	nop

08000fe8 <__gesf2>:
 8000fe8:	f04f 3cff 	mov.w	ip, #4294967295
 8000fec:	e006      	b.n	8000ffc <__cmpsf2+0x4>
 8000fee:	bf00      	nop

08000ff0 <__lesf2>:
 8000ff0:	f04f 0c01 	mov.w	ip, #1
 8000ff4:	e002      	b.n	8000ffc <__cmpsf2+0x4>
 8000ff6:	bf00      	nop

08000ff8 <__cmpsf2>:
 8000ff8:	f04f 0c01 	mov.w	ip, #1
 8000ffc:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001000:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001004:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001008:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800100c:	bf18      	it	ne
 800100e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001012:	d011      	beq.n	8001038 <__cmpsf2+0x40>
 8001014:	b001      	add	sp, #4
 8001016:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800101a:	bf18      	it	ne
 800101c:	ea90 0f01 	teqne	r0, r1
 8001020:	bf58      	it	pl
 8001022:	ebb2 0003 	subspl.w	r0, r2, r3
 8001026:	bf88      	it	hi
 8001028:	17c8      	asrhi	r0, r1, #31
 800102a:	bf38      	it	cc
 800102c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001030:	bf18      	it	ne
 8001032:	f040 0001 	orrne.w	r0, r0, #1
 8001036:	4770      	bx	lr
 8001038:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800103c:	d102      	bne.n	8001044 <__cmpsf2+0x4c>
 800103e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001042:	d105      	bne.n	8001050 <__cmpsf2+0x58>
 8001044:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001048:	d1e4      	bne.n	8001014 <__cmpsf2+0x1c>
 800104a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800104e:	d0e1      	beq.n	8001014 <__cmpsf2+0x1c>
 8001050:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001054:	4770      	bx	lr
 8001056:	bf00      	nop

08001058 <__aeabi_cfrcmple>:
 8001058:	4684      	mov	ip, r0
 800105a:	4608      	mov	r0, r1
 800105c:	4661      	mov	r1, ip
 800105e:	e7ff      	b.n	8001060 <__aeabi_cfcmpeq>

08001060 <__aeabi_cfcmpeq>:
 8001060:	b50f      	push	{r0, r1, r2, r3, lr}
 8001062:	f7ff ffc9 	bl	8000ff8 <__cmpsf2>
 8001066:	2800      	cmp	r0, #0
 8001068:	bf48      	it	mi
 800106a:	f110 0f00 	cmnmi.w	r0, #0
 800106e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001070 <__aeabi_fcmpeq>:
 8001070:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001074:	f7ff fff4 	bl	8001060 <__aeabi_cfcmpeq>
 8001078:	bf0c      	ite	eq
 800107a:	2001      	moveq	r0, #1
 800107c:	2000      	movne	r0, #0
 800107e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001082:	bf00      	nop

08001084 <__aeabi_fcmplt>:
 8001084:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001088:	f7ff ffea 	bl	8001060 <__aeabi_cfcmpeq>
 800108c:	bf34      	ite	cc
 800108e:	2001      	movcc	r0, #1
 8001090:	2000      	movcs	r0, #0
 8001092:	f85d fb08 	ldr.w	pc, [sp], #8
 8001096:	bf00      	nop

08001098 <__aeabi_fcmple>:
 8001098:	f84d ed08 	str.w	lr, [sp, #-8]!
 800109c:	f7ff ffe0 	bl	8001060 <__aeabi_cfcmpeq>
 80010a0:	bf94      	ite	ls
 80010a2:	2001      	movls	r0, #1
 80010a4:	2000      	movhi	r0, #0
 80010a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010aa:	bf00      	nop

080010ac <__aeabi_fcmpge>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff ffd2 	bl	8001058 <__aeabi_cfrcmple>
 80010b4:	bf94      	ite	ls
 80010b6:	2001      	movls	r0, #1
 80010b8:	2000      	movhi	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmpgt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffc8 	bl	8001058 <__aeabi_cfrcmple>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_f2iz>:
 80010d4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010d8:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 80010dc:	d30f      	bcc.n	80010fe <__aeabi_f2iz+0x2a>
 80010de:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 80010e2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010e6:	d90d      	bls.n	8001104 <__aeabi_f2iz+0x30>
 80010e8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010ec:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80010f0:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80010f4:	fa23 f002 	lsr.w	r0, r3, r2
 80010f8:	bf18      	it	ne
 80010fa:	4240      	negne	r0, r0
 80010fc:	4770      	bx	lr
 80010fe:	f04f 0000 	mov.w	r0, #0
 8001102:	4770      	bx	lr
 8001104:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001108:	d101      	bne.n	800110e <__aeabi_f2iz+0x3a>
 800110a:	0242      	lsls	r2, r0, #9
 800110c:	d105      	bne.n	800111a <__aeabi_f2iz+0x46>
 800110e:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8001112:	bf08      	it	eq
 8001114:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8001118:	4770      	bx	lr
 800111a:	f04f 0000 	mov.w	r0, #0
 800111e:	4770      	bx	lr

08001120 <_Z12convert_unitfhh>:
#include "Encoder_v1.0.h"

// return the value in different unitss
float convert_unit(float distance, uint8_t current_unit, uint8_t desired_unit){
 8001120:	b580      	push	{r7, lr}
 8001122:	b084      	sub	sp, #16
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
 8001128:	460b      	mov	r3, r1
 800112a:	70fb      	strb	r3, [r7, #3]
 800112c:	4613      	mov	r3, r2
 800112e:	70bb      	strb	r3, [r7, #2]
	// converting current unit to meters
	float distance_in_meters;
	switch (current_unit) {
 8001130:	78fb      	ldrb	r3, [r7, #3]
 8001132:	3b01      	subs	r3, #1
 8001134:	2b0b      	cmp	r3, #11
 8001136:	d866      	bhi.n	8001206 <_Z12convert_unitfhh+0xe6>
 8001138:	a201      	add	r2, pc, #4	@ (adr r2, 8001140 <_Z12convert_unitfhh+0x20>)
 800113a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800113e:	bf00      	nop
 8001140:	08001171 	.word	0x08001171
 8001144:	0800117f 	.word	0x0800117f
 8001148:	0800118d 	.word	0x0800118d
 800114c:	08001193 	.word	0x08001193
 8001150:	08001207 	.word	0x08001207
 8001154:	08001207 	.word	0x08001207
 8001158:	08001207 	.word	0x08001207
 800115c:	08001207 	.word	0x08001207
 8001160:	08001207 	.word	0x08001207
 8001164:	080011a1 	.word	0x080011a1
 8001168:	080011c3 	.word	0x080011c3
 800116c:	080011e5 	.word	0x080011e5
		case ENCODER_UNITS.MM:
			distance_in_meters = distance / 1000;
 8001170:	4961      	ldr	r1, [pc, #388]	@ (80012f8 <_Z12convert_unitfhh+0x1d8>)
 8001172:	6878      	ldr	r0, [r7, #4]
 8001174:	f7ff fe9c 	bl	8000eb0 <__aeabi_fdiv>
 8001178:	4603      	mov	r3, r0
 800117a:	60fb      	str	r3, [r7, #12]
			break;
 800117c:	e043      	b.n	8001206 <_Z12convert_unitfhh+0xe6>
		case ENCODER_UNITS.CM:
			distance_in_meters = distance / 100;
 800117e:	495f      	ldr	r1, [pc, #380]	@ (80012fc <_Z12convert_unitfhh+0x1dc>)
 8001180:	6878      	ldr	r0, [r7, #4]
 8001182:	f7ff fe95 	bl	8000eb0 <__aeabi_fdiv>
 8001186:	4603      	mov	r3, r0
 8001188:	60fb      	str	r3, [r7, #12]
			break;
 800118a:	e03c      	b.n	8001206 <_Z12convert_unitfhh+0xe6>
		case ENCODER_UNITS.M:
			distance_in_meters = distance;
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	60fb      	str	r3, [r7, #12]
			break;
 8001190:	e039      	b.n	8001206 <_Z12convert_unitfhh+0xe6>
		case ENCODER_UNITS.KM:
			distance_in_meters = distance * 1000;
 8001192:	4959      	ldr	r1, [pc, #356]	@ (80012f8 <_Z12convert_unitfhh+0x1d8>)
 8001194:	6878      	ldr	r0, [r7, #4]
 8001196:	f7ff fdd7 	bl	8000d48 <__aeabi_fmul>
 800119a:	4603      	mov	r3, r0
 800119c:	60fb      	str	r3, [r7, #12]
			break;
 800119e:	e032      	b.n	8001206 <_Z12convert_unitfhh+0xe6>
		case ENCODER_UNITS.IN:
			distance_in_meters = distance / 39.3701;
 80011a0:	6878      	ldr	r0, [r7, #4]
 80011a2:	f7ff f939 	bl	8000418 <__aeabi_f2d>
 80011a6:	a34e      	add	r3, pc, #312	@ (adr r3, 80012e0 <_Z12convert_unitfhh+0x1c0>)
 80011a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011ac:	f7ff fab6 	bl	800071c <__aeabi_ddiv>
 80011b0:	4602      	mov	r2, r0
 80011b2:	460b      	mov	r3, r1
 80011b4:	4610      	mov	r0, r2
 80011b6:	4619      	mov	r1, r3
 80011b8:	f7ff fc68 	bl	8000a8c <__aeabi_d2f>
 80011bc:	4603      	mov	r3, r0
 80011be:	60fb      	str	r3, [r7, #12]
			break;
 80011c0:	e021      	b.n	8001206 <_Z12convert_unitfhh+0xe6>
		case ENCODER_UNITS.FT:
			distance_in_meters = distance / 3.28084;
 80011c2:	6878      	ldr	r0, [r7, #4]
 80011c4:	f7ff f928 	bl	8000418 <__aeabi_f2d>
 80011c8:	a347      	add	r3, pc, #284	@ (adr r3, 80012e8 <_Z12convert_unitfhh+0x1c8>)
 80011ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011ce:	f7ff faa5 	bl	800071c <__aeabi_ddiv>
 80011d2:	4602      	mov	r2, r0
 80011d4:	460b      	mov	r3, r1
 80011d6:	4610      	mov	r0, r2
 80011d8:	4619      	mov	r1, r3
 80011da:	f7ff fc57 	bl	8000a8c <__aeabi_d2f>
 80011de:	4603      	mov	r3, r0
 80011e0:	60fb      	str	r3, [r7, #12]
			break;
 80011e2:	e010      	b.n	8001206 <_Z12convert_unitfhh+0xe6>
		case ENCODER_UNITS.YD:
			distance_in_meters = distance / 1.09361;
 80011e4:	6878      	ldr	r0, [r7, #4]
 80011e6:	f7ff f917 	bl	8000418 <__aeabi_f2d>
 80011ea:	a341      	add	r3, pc, #260	@ (adr r3, 80012f0 <_Z12convert_unitfhh+0x1d0>)
 80011ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011f0:	f7ff fa94 	bl	800071c <__aeabi_ddiv>
 80011f4:	4602      	mov	r2, r0
 80011f6:	460b      	mov	r3, r1
 80011f8:	4610      	mov	r0, r2
 80011fa:	4619      	mov	r1, r3
 80011fc:	f7ff fc46 	bl	8000a8c <__aeabi_d2f>
 8001200:	4603      	mov	r3, r0
 8001202:	60fb      	str	r3, [r7, #12]
			break;
 8001204:	bf00      	nop
	}
	// converting to desired unit
    switch (desired_unit) {
 8001206:	78bb      	ldrb	r3, [r7, #2]
 8001208:	3b01      	subs	r3, #1
 800120a:	2b0b      	cmp	r3, #11
 800120c:	d85e      	bhi.n	80012cc <_Z12convert_unitfhh+0x1ac>
 800120e:	a201      	add	r2, pc, #4	@ (adr r2, 8001214 <_Z12convert_unitfhh+0xf4>)
 8001210:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001214:	08001245 	.word	0x08001245
 8001218:	08001251 	.word	0x08001251
 800121c:	0800125d 	.word	0x0800125d
 8001220:	08001261 	.word	0x08001261
 8001224:	080012cd 	.word	0x080012cd
 8001228:	080012cd 	.word	0x080012cd
 800122c:	080012cd 	.word	0x080012cd
 8001230:	080012cd 	.word	0x080012cd
 8001234:	080012cd 	.word	0x080012cd
 8001238:	0800126d 	.word	0x0800126d
 800123c:	0800128d 	.word	0x0800128d
 8001240:	080012ad 	.word	0x080012ad
        case ENCODER_UNITS.MM:
            return distance_in_meters * 1000;
 8001244:	492c      	ldr	r1, [pc, #176]	@ (80012f8 <_Z12convert_unitfhh+0x1d8>)
 8001246:	68f8      	ldr	r0, [r7, #12]
 8001248:	f7ff fd7e 	bl	8000d48 <__aeabi_fmul>
 800124c:	4603      	mov	r3, r0
 800124e:	e040      	b.n	80012d2 <_Z12convert_unitfhh+0x1b2>
        	break;
        case ENCODER_UNITS.CM:
            return distance_in_meters * 100;
 8001250:	492a      	ldr	r1, [pc, #168]	@ (80012fc <_Z12convert_unitfhh+0x1dc>)
 8001252:	68f8      	ldr	r0, [r7, #12]
 8001254:	f7ff fd78 	bl	8000d48 <__aeabi_fmul>
 8001258:	4603      	mov	r3, r0
 800125a:	e03a      	b.n	80012d2 <_Z12convert_unitfhh+0x1b2>
			break;
        case ENCODER_UNITS.M:
			return distance_in_meters;
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	e038      	b.n	80012d2 <_Z12convert_unitfhh+0x1b2>
			break;
        case ENCODER_UNITS.KM:
            return distance_in_meters / 1000;
 8001260:	4925      	ldr	r1, [pc, #148]	@ (80012f8 <_Z12convert_unitfhh+0x1d8>)
 8001262:	68f8      	ldr	r0, [r7, #12]
 8001264:	f7ff fe24 	bl	8000eb0 <__aeabi_fdiv>
 8001268:	4603      	mov	r3, r0
 800126a:	e032      	b.n	80012d2 <_Z12convert_unitfhh+0x1b2>
			break;
        case ENCODER_UNITS.IN:
            return distance_in_meters * 39.3701;
 800126c:	68f8      	ldr	r0, [r7, #12]
 800126e:	f7ff f8d3 	bl	8000418 <__aeabi_f2d>
 8001272:	a31b      	add	r3, pc, #108	@ (adr r3, 80012e0 <_Z12convert_unitfhh+0x1c0>)
 8001274:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001278:	f7ff f926 	bl	80004c8 <__aeabi_dmul>
 800127c:	4602      	mov	r2, r0
 800127e:	460b      	mov	r3, r1
 8001280:	4610      	mov	r0, r2
 8001282:	4619      	mov	r1, r3
 8001284:	f7ff fc02 	bl	8000a8c <__aeabi_d2f>
 8001288:	4603      	mov	r3, r0
 800128a:	e022      	b.n	80012d2 <_Z12convert_unitfhh+0x1b2>
			break;
        case ENCODER_UNITS.FT:
            return distance_in_meters * 3.28084;
 800128c:	68f8      	ldr	r0, [r7, #12]
 800128e:	f7ff f8c3 	bl	8000418 <__aeabi_f2d>
 8001292:	a315      	add	r3, pc, #84	@ (adr r3, 80012e8 <_Z12convert_unitfhh+0x1c8>)
 8001294:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001298:	f7ff f916 	bl	80004c8 <__aeabi_dmul>
 800129c:	4602      	mov	r2, r0
 800129e:	460b      	mov	r3, r1
 80012a0:	4610      	mov	r0, r2
 80012a2:	4619      	mov	r1, r3
 80012a4:	f7ff fbf2 	bl	8000a8c <__aeabi_d2f>
 80012a8:	4603      	mov	r3, r0
 80012aa:	e012      	b.n	80012d2 <_Z12convert_unitfhh+0x1b2>
			break;
        case ENCODER_UNITS.YD:
            return distance_in_meters * 1.09361;
 80012ac:	68f8      	ldr	r0, [r7, #12]
 80012ae:	f7ff f8b3 	bl	8000418 <__aeabi_f2d>
 80012b2:	a30f      	add	r3, pc, #60	@ (adr r3, 80012f0 <_Z12convert_unitfhh+0x1d0>)
 80012b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012b8:	f7ff f906 	bl	80004c8 <__aeabi_dmul>
 80012bc:	4602      	mov	r2, r0
 80012be:	460b      	mov	r3, r1
 80012c0:	4610      	mov	r0, r2
 80012c2:	4619      	mov	r1, r3
 80012c4:	f7ff fbe2 	bl	8000a8c <__aeabi_d2f>
 80012c8:	4603      	mov	r3, r0
 80012ca:	e002      	b.n	80012d2 <_Z12convert_unitfhh+0x1b2>
			break;
    }
    exit(1);
 80012cc:	2001      	movs	r0, #1
 80012ce:	f004 fdff 	bl	8005ed0 <exit>
}
 80012d2:	4618      	mov	r0, r3
 80012d4:	3710      	adds	r7, #16
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	bf00      	nop
 80012dc:	f3af 8000 	nop.w
 80012e0:	6fd21ff3 	.word	0x6fd21ff3
 80012e4:	4043af5f 	.word	0x4043af5f
 80012e8:	0abb44e5 	.word	0x0abb44e5
 80012ec:	400a3f29 	.word	0x400a3f29
 80012f0:	330941c8 	.word	0x330941c8
 80012f4:	3ff17f6d 	.word	0x3ff17f6d
 80012f8:	447a0000 	.word	0x447a0000
 80012fc:	42c80000 	.word	0x42c80000

08001300 <_ZN7EncoderC1EP17TIM_HandleTypeDefifh>:

Encoder::Encoder(TIM_HandleTypeDef* timer_handle, int pulses_per_revolution, float diameter, uint8_t diameter_unit) {
 8001300:	b590      	push	{r4, r7, lr}
 8001302:	b085      	sub	sp, #20
 8001304:	af00      	add	r7, sp, #0
 8001306:	60f8      	str	r0, [r7, #12]
 8001308:	60b9      	str	r1, [r7, #8]
 800130a:	607a      	str	r2, [r7, #4]
 800130c:	603b      	str	r3, [r7, #0]
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	2200      	movs	r2, #0
 8001312:	601a      	str	r2, [r3, #0]
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	2200      	movs	r2, #0
 8001318:	605a      	str	r2, [r3, #4]
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	2200      	movs	r2, #0
 800131e:	609a      	str	r2, [r3, #8]
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	2200      	movs	r2, #0
 8001324:	60da      	str	r2, [r3, #12]
	this->timer_handle = timer_handle;
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	68ba      	ldr	r2, [r7, #8]
 800132a:	61da      	str	r2, [r3, #28]
	this->counts_per_revolution = pulses_per_revolution*4;
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	009a      	lsls	r2, r3, #2
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	611a      	str	r2, [r3, #16]
	this->diameter_in_meter = convert_unit(diameter, diameter_unit, ENCODER_UNITS.METER);
 8001334:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001338:	2203      	movs	r2, #3
 800133a:	4619      	mov	r1, r3
 800133c:	6838      	ldr	r0, [r7, #0]
 800133e:	f7ff feef 	bl	8001120 <_Z12convert_unitfhh>
 8001342:	4602      	mov	r2, r0
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	621a      	str	r2, [r3, #32]
	this->meters_per_revolution = M_PI * this->diameter_in_meter;
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	6a1b      	ldr	r3, [r3, #32]
 800134c:	4618      	mov	r0, r3
 800134e:	f7ff f863 	bl	8000418 <__aeabi_f2d>
 8001352:	a311      	add	r3, pc, #68	@ (adr r3, 8001398 <_ZN7EncoderC1EP17TIM_HandleTypeDefifh+0x98>)
 8001354:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001358:	f7ff f8b6 	bl	80004c8 <__aeabi_dmul>
 800135c:	4602      	mov	r2, r0
 800135e:	460b      	mov	r3, r1
 8001360:	4610      	mov	r0, r2
 8001362:	4619      	mov	r1, r3
 8001364:	f7ff fb92 	bl	8000a8c <__aeabi_d2f>
 8001368:	4602      	mov	r2, r0
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	615a      	str	r2, [r3, #20]
	this->meters_per_count = meters_per_revolution / counts_per_revolution;
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	695c      	ldr	r4, [r3, #20]
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	691b      	ldr	r3, [r3, #16]
 8001376:	4618      	mov	r0, r3
 8001378:	f7ff fc92 	bl	8000ca0 <__aeabi_i2f>
 800137c:	4603      	mov	r3, r0
 800137e:	4619      	mov	r1, r3
 8001380:	4620      	mov	r0, r4
 8001382:	f7ff fd95 	bl	8000eb0 <__aeabi_fdiv>
 8001386:	4603      	mov	r3, r0
 8001388:	461a      	mov	r2, r3
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	619a      	str	r2, [r3, #24]
}
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	4618      	mov	r0, r3
 8001392:	3714      	adds	r7, #20
 8001394:	46bd      	mov	sp, r7
 8001396:	bd90      	pop	{r4, r7, pc}
 8001398:	54442d18 	.word	0x54442d18
 800139c:	400921fb 	.word	0x400921fb

080013a0 <_ZN7Encoder4initEv>:

void Encoder::init() {
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b082      	sub	sp, #8
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
	HAL_TIM_Encoder_Start(timer_handle, TIM_CHANNEL_ALL);
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	69db      	ldr	r3, [r3, #28]
 80013ac:	213c      	movs	r1, #60	@ 0x3c
 80013ae:	4618      	mov	r0, r3
 80013b0:	f003 f8f2 	bl	8004598 <HAL_TIM_Encoder_Start>
}
 80013b4:	bf00      	nop
 80013b6:	3708      	adds	r7, #8
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd80      	pop	{r7, pc}
 80013bc:	0000      	movs	r0, r0
	...

080013c0 <_ZN7Encoder6updateEv>:

void Encoder::reset() {
	this->offset_count = this->offset_count + this->getTotalCount();
}

void Encoder::update() {
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b084      	sub	sp, #16
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
	this->last_count = current_count;
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	689a      	ldr	r2, [r3, #8]
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	605a      	str	r2, [r3, #4]
	this->current_count = this->timer_handle->Instance->CNT;
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	69db      	ldr	r3, [r3, #28]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013d8:	461a      	mov	r2, r3
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	609a      	str	r2, [r3, #8]

	float upper_threshold = 0.8 * this->counts_per_revolution;
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	691b      	ldr	r3, [r3, #16]
 80013e2:	4618      	mov	r0, r3
 80013e4:	f7ff f806 	bl	80003f4 <__aeabi_i2d>
 80013e8:	a331      	add	r3, pc, #196	@ (adr r3, 80014b0 <_ZN7Encoder6updateEv+0xf0>)
 80013ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013ee:	f7ff f86b 	bl	80004c8 <__aeabi_dmul>
 80013f2:	4602      	mov	r2, r0
 80013f4:	460b      	mov	r3, r1
 80013f6:	4610      	mov	r0, r2
 80013f8:	4619      	mov	r1, r3
 80013fa:	f7ff fb47 	bl	8000a8c <__aeabi_d2f>
 80013fe:	4603      	mov	r3, r0
 8001400:	60fb      	str	r3, [r7, #12]
	float lower_threshold = 0.2 * this->counts_per_revolution;
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	691b      	ldr	r3, [r3, #16]
 8001406:	4618      	mov	r0, r3
 8001408:	f7fe fff4 	bl	80003f4 <__aeabi_i2d>
 800140c:	a32a      	add	r3, pc, #168	@ (adr r3, 80014b8 <_ZN7Encoder6updateEv+0xf8>)
 800140e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001412:	f7ff f859 	bl	80004c8 <__aeabi_dmul>
 8001416:	4602      	mov	r2, r0
 8001418:	460b      	mov	r3, r1
 800141a:	4610      	mov	r0, r2
 800141c:	4619      	mov	r1, r3
 800141e:	f7ff fb35 	bl	8000a8c <__aeabi_d2f>
 8001422:	4603      	mov	r3, r0
 8001424:	60bb      	str	r3, [r7, #8]

	if (last_count < lower_threshold && current_count > upper_threshold) {
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	685b      	ldr	r3, [r3, #4]
 800142a:	4618      	mov	r0, r3
 800142c:	f7ff fc38 	bl	8000ca0 <__aeabi_i2f>
 8001430:	4603      	mov	r3, r0
 8001432:	4619      	mov	r1, r3
 8001434:	68b8      	ldr	r0, [r7, #8]
 8001436:	f7ff fe43 	bl	80010c0 <__aeabi_fcmpgt>
 800143a:	4603      	mov	r3, r0
 800143c:	2b00      	cmp	r3, #0
 800143e:	d011      	beq.n	8001464 <_ZN7Encoder6updateEv+0xa4>
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	689b      	ldr	r3, [r3, #8]
 8001444:	4618      	mov	r0, r3
 8001446:	f7ff fc2b 	bl	8000ca0 <__aeabi_i2f>
 800144a:	4603      	mov	r3, r0
 800144c:	4619      	mov	r1, r3
 800144e:	68f8      	ldr	r0, [r7, #12]
 8001450:	f7ff fe18 	bl	8001084 <__aeabi_fcmplt>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	d004      	beq.n	8001464 <_ZN7Encoder6updateEv+0xa4>
		this->revolution_count -= 1;
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	68db      	ldr	r3, [r3, #12]
 800145e:	1e5a      	subs	r2, r3, #1
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	60da      	str	r2, [r3, #12]
	}
	if (current_count < lower_threshold && last_count > upper_threshold) {
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	689b      	ldr	r3, [r3, #8]
 8001468:	4618      	mov	r0, r3
 800146a:	f7ff fc19 	bl	8000ca0 <__aeabi_i2f>
 800146e:	4603      	mov	r3, r0
 8001470:	4619      	mov	r1, r3
 8001472:	68b8      	ldr	r0, [r7, #8]
 8001474:	f7ff fe24 	bl	80010c0 <__aeabi_fcmpgt>
 8001478:	4603      	mov	r3, r0
 800147a:	2b00      	cmp	r3, #0
 800147c:	d100      	bne.n	8001480 <_ZN7Encoder6updateEv+0xc0>
		this->revolution_count += 1;
	}
}
 800147e:	e012      	b.n	80014a6 <_ZN7Encoder6updateEv+0xe6>
	if (current_count < lower_threshold && last_count > upper_threshold) {
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	685b      	ldr	r3, [r3, #4]
 8001484:	4618      	mov	r0, r3
 8001486:	f7ff fc0b 	bl	8000ca0 <__aeabi_i2f>
 800148a:	4603      	mov	r3, r0
 800148c:	4619      	mov	r1, r3
 800148e:	68f8      	ldr	r0, [r7, #12]
 8001490:	f7ff fdf8 	bl	8001084 <__aeabi_fcmplt>
 8001494:	4603      	mov	r3, r0
 8001496:	2b00      	cmp	r3, #0
 8001498:	d100      	bne.n	800149c <_ZN7Encoder6updateEv+0xdc>
}
 800149a:	e004      	b.n	80014a6 <_ZN7Encoder6updateEv+0xe6>
		this->revolution_count += 1;
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	68db      	ldr	r3, [r3, #12]
 80014a0:	1c5a      	adds	r2, r3, #1
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	60da      	str	r2, [r3, #12]
}
 80014a6:	bf00      	nop
 80014a8:	3710      	adds	r7, #16
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	9999999a 	.word	0x9999999a
 80014b4:	3fe99999 	.word	0x3fe99999
 80014b8:	9999999a 	.word	0x9999999a
 80014bc:	3fc99999 	.word	0x3fc99999

080014c0 <_ZNK7Encoder11getDistanceEh>:

float Encoder::getDistance(uint8_t unit) const {
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b082      	sub	sp, #8
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
 80014c8:	460b      	mov	r3, r1
 80014ca:	70fb      	strb	r3, [r7, #3]
	return convert_unit((this->getTotalCount() - offset_count) * meters_per_count, ENCODER_UNITS.METER, unit);
 80014cc:	6878      	ldr	r0, [r7, #4]
 80014ce:	f000 f81a 	bl	8001506 <_ZNK7Encoder13getTotalCountEv>
 80014d2:	4602      	mov	r2, r0
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	1ad3      	subs	r3, r2, r3
 80014da:	4618      	mov	r0, r3
 80014dc:	f7ff fbe0 	bl	8000ca0 <__aeabi_i2f>
 80014e0:	4602      	mov	r2, r0
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	699b      	ldr	r3, [r3, #24]
 80014e6:	4619      	mov	r1, r3
 80014e8:	4610      	mov	r0, r2
 80014ea:	f7ff fc2d 	bl	8000d48 <__aeabi_fmul>
 80014ee:	4603      	mov	r3, r0
 80014f0:	4618      	mov	r0, r3
 80014f2:	78fb      	ldrb	r3, [r7, #3]
 80014f4:	461a      	mov	r2, r3
 80014f6:	2103      	movs	r1, #3
 80014f8:	f7ff fe12 	bl	8001120 <_Z12convert_unitfhh>
 80014fc:	4603      	mov	r3, r0
}
 80014fe:	4618      	mov	r0, r3
 8001500:	3708      	adds	r7, #8
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}

08001506 <_ZNK7Encoder13getTotalCountEv>:

int Encoder::getRevolutionCount() const {
    return this->revolution_count;
}

int Encoder::getTotalCount() const {
 8001506:	b480      	push	{r7}
 8001508:	b083      	sub	sp, #12
 800150a:	af00      	add	r7, sp, #0
 800150c:	6078      	str	r0, [r7, #4]
	return (this->current_count + (this->revolution_count * this->counts_per_revolution) - this->offset_count);
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	689a      	ldr	r2, [r3, #8]
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	68db      	ldr	r3, [r3, #12]
 8001516:	6879      	ldr	r1, [r7, #4]
 8001518:	6909      	ldr	r1, [r1, #16]
 800151a:	fb01 f303 	mul.w	r3, r1, r3
 800151e:	441a      	add	r2, r3
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	1ad3      	subs	r3, r2, r3
}
 8001526:	4618      	mov	r0, r3
 8001528:	370c      	adds	r7, #12
 800152a:	46bd      	mov	sp, r7
 800152c:	bc80      	pop	{r7}
 800152e:	4770      	bx	lr

08001530 <_ZN5GY_25C1ER20__UART_HandleTypeDef>:
#include "GY_25.h"

GY_25::GY_25(UART_HandleTypeDef& huart) : huart(huart) {
 8001530:	b480      	push	{r7}
 8001532:	b083      	sub	sp, #12
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
 8001538:	6039      	str	r1, [r7, #0]
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	22aa      	movs	r2, #170	@ 0xaa
 800153e:	709a      	strb	r2, [r3, #2]
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	2255      	movs	r2, #85	@ 0x55
 8001544:	70da      	strb	r2, [r3, #3]
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	2200      	movs	r2, #0
 800154a:	61da      	str	r2, [r3, #28]
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	2200      	movs	r2, #0
 8001550:	621a      	str	r2, [r3, #32]
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	2200      	movs	r2, #0
 8001556:	625a      	str	r2, [r3, #36]	@ 0x24
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	2200      	movs	r2, #0
 800155c:	629a      	str	r2, [r3, #40]	@ 0x28
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	2200      	movs	r2, #0
 8001562:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	2200      	movs	r2, #0
 8001568:	631a      	str	r2, [r3, #48]	@ 0x30
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	f04f 0200 	mov.w	r2, #0
 8001570:	635a      	str	r2, [r3, #52]	@ 0x34
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	f04f 0200 	mov.w	r2, #0
 8001578:	639a      	str	r2, [r3, #56]	@ 0x38
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	f04f 0200 	mov.w	r2, #0
 8001580:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	683a      	ldr	r2, [r7, #0]
 8001586:	641a      	str	r2, [r3, #64]	@ 0x40
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	4a09      	ldr	r2, [pc, #36]	@ (80015b0 <_ZN5GY_25C1ER20__UART_HandleTypeDef+0x80>)
 800158c:	8812      	ldrh	r2, [r2, #0]
 800158e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  this->counts_per_revolution = 65536;
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001598:	619a      	str	r2, [r3, #24]
  this->count_per_reset = 65536;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80015a0:	615a      	str	r2, [r3, #20]
}
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	4618      	mov	r0, r3
 80015a6:	370c      	adds	r7, #12
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bc80      	pop	{r7}
 80015ac:	4770      	bx	lr
 80015ae:	bf00      	nop
 80015b0:	08005f70 	.word	0x08005f70
 80015b4:	00000000 	.word	0x00000000

080015b8 <_ZN5GY_2513update_countsEv>:
GY_25::GY_25(UART_HandleTypeDef& huart, uint32_t counts_per_revolution, uint32_t count_per_reset) : huart(huart) {
  this->counts_per_revolution = counts_per_revolution;
  this->count_per_reset = count_per_reset;
}

void GY_25::update_counts() {
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b088      	sub	sp, #32
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
//    channel.write(query_mode, sizeof(query_mode));
//    channel.readBytes(received_data, 8);
	HAL_UART_Transmit(&huart, query_mode, 2, HAL_MAX_DELAY);
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	f103 0144 	add.w	r1, r3, #68	@ 0x44
 80015ca:	f04f 33ff 	mov.w	r3, #4294967295
 80015ce:	2202      	movs	r2, #2
 80015d0:	f003 fa08 	bl	80049e4 <HAL_UART_Transmit>
	HAL_UART_Receive(&huart, received_data, 8, 200);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	1d19      	adds	r1, r3, #4
 80015dc:	23c8      	movs	r3, #200	@ 0xc8
 80015de:	2208      	movs	r2, #8
 80015e0:	f003 fa8b 	bl	8004afa <HAL_UART_Receive>

    for (uint8_t i = 0; i < 8; i++) {
 80015e4:	2300      	movs	r3, #0
 80015e6:	77fb      	strb	r3, [r7, #31]
 80015e8:	e032      	b.n	8001650 <_ZN5GY_2513update_countsEv+0x98>
        if (received_data[i] == startbit && received_data[(i + 7) % 8] == stopbit) {
 80015ea:	7ffb      	ldrb	r3, [r7, #31]
 80015ec:	687a      	ldr	r2, [r7, #4]
 80015ee:	4413      	add	r3, r2
 80015f0:	791a      	ldrb	r2, [r3, #4]
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	789b      	ldrb	r3, [r3, #2]
 80015f6:	429a      	cmp	r2, r3
 80015f8:	d127      	bne.n	800164a <_ZN5GY_2513update_countsEv+0x92>
 80015fa:	7ffb      	ldrb	r3, [r7, #31]
 80015fc:	3307      	adds	r3, #7
 80015fe:	425a      	negs	r2, r3
 8001600:	f003 0307 	and.w	r3, r3, #7
 8001604:	f002 0207 	and.w	r2, r2, #7
 8001608:	bf58      	it	pl
 800160a:	4253      	negpl	r3, r2
 800160c:	687a      	ldr	r2, [r7, #4]
 800160e:	4413      	add	r3, r2
 8001610:	791a      	ldrb	r2, [r3, #4]
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	78db      	ldrb	r3, [r3, #3]
 8001616:	429a      	cmp	r2, r3
 8001618:	d117      	bne.n	800164a <_ZN5GY_2513update_countsEv+0x92>
            for (uint8_t j = 0; j < 8; j++) {
 800161a:	2300      	movs	r3, #0
 800161c:	77bb      	strb	r3, [r7, #30]
 800161e:	e010      	b.n	8001642 <_ZN5GY_2513update_countsEv+0x8a>
                ordered_data[j] = received_data[(i + j) % 8];
 8001620:	7ffa      	ldrb	r2, [r7, #31]
 8001622:	7fbb      	ldrb	r3, [r7, #30]
 8001624:	4413      	add	r3, r2
 8001626:	b2db      	uxtb	r3, r3
 8001628:	f003 0207 	and.w	r2, r3, #7
 800162c:	7fbb      	ldrb	r3, [r7, #30]
 800162e:	6879      	ldr	r1, [r7, #4]
 8001630:	440a      	add	r2, r1
 8001632:	7911      	ldrb	r1, [r2, #4]
 8001634:	687a      	ldr	r2, [r7, #4]
 8001636:	4413      	add	r3, r2
 8001638:	460a      	mov	r2, r1
 800163a:	731a      	strb	r2, [r3, #12]
            for (uint8_t j = 0; j < 8; j++) {
 800163c:	7fbb      	ldrb	r3, [r7, #30]
 800163e:	3301      	adds	r3, #1
 8001640:	77bb      	strb	r3, [r7, #30]
 8001642:	7fbb      	ldrb	r3, [r7, #30]
 8001644:	2b07      	cmp	r3, #7
 8001646:	d9eb      	bls.n	8001620 <_ZN5GY_2513update_countsEv+0x68>
            }
            break;
 8001648:	e005      	b.n	8001656 <_ZN5GY_2513update_countsEv+0x9e>
    for (uint8_t i = 0; i < 8; i++) {
 800164a:	7ffb      	ldrb	r3, [r7, #31]
 800164c:	3301      	adds	r3, #1
 800164e:	77fb      	strb	r3, [r7, #31]
 8001650:	7ffb      	ldrb	r3, [r7, #31]
 8001652:	2b07      	cmp	r3, #7
 8001654:	d9c9      	bls.n	80015ea <_ZN5GY_2513update_countsEv+0x32>
        }
    }

    int last_x_angle_count = x_angle_count;
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	69db      	ldr	r3, [r3, #28]
 800165a:	61bb      	str	r3, [r7, #24]
    x_angle_count = ( (ordered_data[1] << 8) | ordered_data[2] );
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	7b5b      	ldrb	r3, [r3, #13]
 8001660:	021b      	lsls	r3, r3, #8
 8001662:	687a      	ldr	r2, [r7, #4]
 8001664:	7b92      	ldrb	r2, [r2, #14]
 8001666:	431a      	orrs	r2, r3
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	61da      	str	r2, [r3, #28]
    int last_y_angle_count = y_angle_count;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001670:	617b      	str	r3, [r7, #20]
    y_angle_count = ( (ordered_data[3] << 8) | ordered_data[4] );
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	7bdb      	ldrb	r3, [r3, #15]
 8001676:	021b      	lsls	r3, r3, #8
 8001678:	687a      	ldr	r2, [r7, #4]
 800167a:	7c12      	ldrb	r2, [r2, #16]
 800167c:	431a      	orrs	r2, r3
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	625a      	str	r2, [r3, #36]	@ 0x24
    int last_z_angle_count = z_angle_count;
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001686:	613b      	str	r3, [r7, #16]
    z_angle_count = ( (ordered_data[5] << 8) | ordered_data[6] );
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	7c5b      	ldrb	r3, [r3, #17]
 800168c:	021b      	lsls	r3, r3, #8
 800168e:	687a      	ldr	r2, [r7, #4]
 8001690:	7c92      	ldrb	r2, [r2, #18]
 8001692:	431a      	orrs	r2, r3
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	62da      	str	r2, [r3, #44]	@ 0x2c

    int upper_threshold = 0.8 * this->count_per_reset;
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	695b      	ldr	r3, [r3, #20]
 800169c:	4618      	mov	r0, r3
 800169e:	f7fe fe99 	bl	80003d4 <__aeabi_ui2d>
 80016a2:	a33d      	add	r3, pc, #244	@ (adr r3, 8001798 <_ZN5GY_2513update_countsEv+0x1e0>)
 80016a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016a8:	f7fe ff0e 	bl	80004c8 <__aeabi_dmul>
 80016ac:	4602      	mov	r2, r0
 80016ae:	460b      	mov	r3, r1
 80016b0:	4610      	mov	r0, r2
 80016b2:	4619      	mov	r1, r3
 80016b4:	f7ff f9a2 	bl	80009fc <__aeabi_d2iz>
 80016b8:	4603      	mov	r3, r0
 80016ba:	60fb      	str	r3, [r7, #12]
    int lower_threshold = 0.2 * this->count_per_reset;
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	695b      	ldr	r3, [r3, #20]
 80016c0:	4618      	mov	r0, r3
 80016c2:	f7fe fe87 	bl	80003d4 <__aeabi_ui2d>
 80016c6:	a336      	add	r3, pc, #216	@ (adr r3, 80017a0 <_ZN5GY_2513update_countsEv+0x1e8>)
 80016c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016cc:	f7fe fefc 	bl	80004c8 <__aeabi_dmul>
 80016d0:	4602      	mov	r2, r0
 80016d2:	460b      	mov	r3, r1
 80016d4:	4610      	mov	r0, r2
 80016d6:	4619      	mov	r1, r3
 80016d8:	f7ff f990 	bl	80009fc <__aeabi_d2iz>
 80016dc:	4603      	mov	r3, r0
 80016de:	60bb      	str	r3, [r7, #8]

    if (last_x_angle_count > upper_threshold && x_angle_count < lower_threshold){
 80016e0:	69ba      	ldr	r2, [r7, #24]
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	429a      	cmp	r2, r3
 80016e6:	dd0a      	ble.n	80016fe <_ZN5GY_2513update_countsEv+0x146>
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	69db      	ldr	r3, [r3, #28]
 80016ec:	68ba      	ldr	r2, [r7, #8]
 80016ee:	429a      	cmp	r2, r3
 80016f0:	dd05      	ble.n	80016fe <_ZN5GY_2513update_countsEv+0x146>
      x_angle_reset_count += 1;
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	6a1b      	ldr	r3, [r3, #32]
 80016f6:	1c5a      	adds	r2, r3, #1
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	621a      	str	r2, [r3, #32]
 80016fc:	e00d      	b.n	800171a <_ZN5GY_2513update_countsEv+0x162>
    }
    else if (x_angle_count > upper_threshold && last_x_angle_count < lower_threshold){
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	69db      	ldr	r3, [r3, #28]
 8001702:	68fa      	ldr	r2, [r7, #12]
 8001704:	429a      	cmp	r2, r3
 8001706:	da08      	bge.n	800171a <_ZN5GY_2513update_countsEv+0x162>
 8001708:	69ba      	ldr	r2, [r7, #24]
 800170a:	68bb      	ldr	r3, [r7, #8]
 800170c:	429a      	cmp	r2, r3
 800170e:	da04      	bge.n	800171a <_ZN5GY_2513update_countsEv+0x162>
      x_angle_reset_count -= 1;
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	6a1b      	ldr	r3, [r3, #32]
 8001714:	1e5a      	subs	r2, r3, #1
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	621a      	str	r2, [r3, #32]
    }

    if (last_y_angle_count > upper_threshold && y_angle_count < lower_threshold) y_angle_reset_count += 1;
 800171a:	697a      	ldr	r2, [r7, #20]
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	429a      	cmp	r2, r3
 8001720:	dd0a      	ble.n	8001738 <_ZN5GY_2513update_countsEv+0x180>
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001726:	68ba      	ldr	r2, [r7, #8]
 8001728:	429a      	cmp	r2, r3
 800172a:	dd05      	ble.n	8001738 <_ZN5GY_2513update_countsEv+0x180>
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001730:	1c5a      	adds	r2, r3, #1
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	629a      	str	r2, [r3, #40]	@ 0x28
 8001736:	e00d      	b.n	8001754 <_ZN5GY_2513update_countsEv+0x19c>
    else if (y_angle_count > upper_threshold && last_y_angle_count < lower_threshold) y_angle_reset_count -= 1;
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800173c:	68fa      	ldr	r2, [r7, #12]
 800173e:	429a      	cmp	r2, r3
 8001740:	da08      	bge.n	8001754 <_ZN5GY_2513update_countsEv+0x19c>
 8001742:	697a      	ldr	r2, [r7, #20]
 8001744:	68bb      	ldr	r3, [r7, #8]
 8001746:	429a      	cmp	r2, r3
 8001748:	da04      	bge.n	8001754 <_ZN5GY_2513update_countsEv+0x19c>
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800174e:	1e5a      	subs	r2, r3, #1
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	629a      	str	r2, [r3, #40]	@ 0x28

    if (last_z_angle_count > upper_threshold && z_angle_count < lower_threshold) z_angle_reset_count += 1;
 8001754:	693a      	ldr	r2, [r7, #16]
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	429a      	cmp	r2, r3
 800175a:	dd0a      	ble.n	8001772 <_ZN5GY_2513update_countsEv+0x1ba>
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001760:	68ba      	ldr	r2, [r7, #8]
 8001762:	429a      	cmp	r2, r3
 8001764:	dd05      	ble.n	8001772 <_ZN5GY_2513update_countsEv+0x1ba>
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800176a:	1c5a      	adds	r2, r3, #1
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	631a      	str	r2, [r3, #48]	@ 0x30
    else if (z_angle_count > upper_threshold && last_z_angle_count < lower_threshold) z_angle_reset_count -= 1;
}
 8001770:	e00d      	b.n	800178e <_ZN5GY_2513update_countsEv+0x1d6>
    else if (z_angle_count > upper_threshold && last_z_angle_count < lower_threshold) z_angle_reset_count -= 1;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001776:	68fa      	ldr	r2, [r7, #12]
 8001778:	429a      	cmp	r2, r3
 800177a:	da08      	bge.n	800178e <_ZN5GY_2513update_countsEv+0x1d6>
 800177c:	693a      	ldr	r2, [r7, #16]
 800177e:	68bb      	ldr	r3, [r7, #8]
 8001780:	429a      	cmp	r2, r3
 8001782:	da04      	bge.n	800178e <_ZN5GY_2513update_countsEv+0x1d6>
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001788:	1e5a      	subs	r2, r3, #1
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800178e:	bf00      	nop
 8001790:	3720      	adds	r7, #32
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}
 8001796:	bf00      	nop
 8001798:	9999999a 	.word	0x9999999a
 800179c:	3fe99999 	.word	0x3fe99999
 80017a0:	9999999a 	.word	0x9999999a
 80017a4:	3fc99999 	.word	0x3fc99999

080017a8 <_ZN5GY_2513update_anglesEv>:

void GY_25::update_angles() {
 80017a8:	b590      	push	{r4, r7, lr}
 80017aa:	b087      	sub	sp, #28
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
  int total_x_count = this->get_x_revolution_counts();
 80017b0:	6878      	ldr	r0, [r7, #4]
 80017b2:	f000 f857 	bl	8001864 <_ZN5GY_2523get_x_revolution_countsEv>
 80017b6:	6178      	str	r0, [r7, #20]
  int total_y_count = this->get_y_revolution_counts();
 80017b8:	6878      	ldr	r0, [r7, #4]
 80017ba:	f000 f865 	bl	8001888 <_ZN5GY_2523get_y_revolution_countsEv>
 80017be:	6138      	str	r0, [r7, #16]
  int total_z_count = this->get_z_revolution_counts();
 80017c0:	6878      	ldr	r0, [r7, #4]
 80017c2:	f000 f873 	bl	80018ac <_ZN5GY_2523get_z_revolution_countsEv>
 80017c6:	60f8      	str	r0, [r7, #12]

  this->x_angle = (float) total_x_count * 360 / counts_per_revolution;
 80017c8:	6978      	ldr	r0, [r7, #20]
 80017ca:	f7ff fa69 	bl	8000ca0 <__aeabi_i2f>
 80017ce:	4603      	mov	r3, r0
 80017d0:	4923      	ldr	r1, [pc, #140]	@ (8001860 <_ZN5GY_2513update_anglesEv+0xb8>)
 80017d2:	4618      	mov	r0, r3
 80017d4:	f7ff fab8 	bl	8000d48 <__aeabi_fmul>
 80017d8:	4603      	mov	r3, r0
 80017da:	461c      	mov	r4, r3
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	699b      	ldr	r3, [r3, #24]
 80017e0:	4618      	mov	r0, r3
 80017e2:	f7ff fa59 	bl	8000c98 <__aeabi_ui2f>
 80017e6:	4603      	mov	r3, r0
 80017e8:	4619      	mov	r1, r3
 80017ea:	4620      	mov	r0, r4
 80017ec:	f7ff fb60 	bl	8000eb0 <__aeabi_fdiv>
 80017f0:	4603      	mov	r3, r0
 80017f2:	461a      	mov	r2, r3
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	635a      	str	r2, [r3, #52]	@ 0x34
  this->y_angle = (float) total_y_count * 360 / counts_per_revolution;
 80017f8:	6938      	ldr	r0, [r7, #16]
 80017fa:	f7ff fa51 	bl	8000ca0 <__aeabi_i2f>
 80017fe:	4603      	mov	r3, r0
 8001800:	4917      	ldr	r1, [pc, #92]	@ (8001860 <_ZN5GY_2513update_anglesEv+0xb8>)
 8001802:	4618      	mov	r0, r3
 8001804:	f7ff faa0 	bl	8000d48 <__aeabi_fmul>
 8001808:	4603      	mov	r3, r0
 800180a:	461c      	mov	r4, r3
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	699b      	ldr	r3, [r3, #24]
 8001810:	4618      	mov	r0, r3
 8001812:	f7ff fa41 	bl	8000c98 <__aeabi_ui2f>
 8001816:	4603      	mov	r3, r0
 8001818:	4619      	mov	r1, r3
 800181a:	4620      	mov	r0, r4
 800181c:	f7ff fb48 	bl	8000eb0 <__aeabi_fdiv>
 8001820:	4603      	mov	r3, r0
 8001822:	461a      	mov	r2, r3
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	639a      	str	r2, [r3, #56]	@ 0x38
  this->z_angle = (float) total_z_count * 360 / counts_per_revolution;
 8001828:	68f8      	ldr	r0, [r7, #12]
 800182a:	f7ff fa39 	bl	8000ca0 <__aeabi_i2f>
 800182e:	4603      	mov	r3, r0
 8001830:	490b      	ldr	r1, [pc, #44]	@ (8001860 <_ZN5GY_2513update_anglesEv+0xb8>)
 8001832:	4618      	mov	r0, r3
 8001834:	f7ff fa88 	bl	8000d48 <__aeabi_fmul>
 8001838:	4603      	mov	r3, r0
 800183a:	461c      	mov	r4, r3
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	699b      	ldr	r3, [r3, #24]
 8001840:	4618      	mov	r0, r3
 8001842:	f7ff fa29 	bl	8000c98 <__aeabi_ui2f>
 8001846:	4603      	mov	r3, r0
 8001848:	4619      	mov	r1, r3
 800184a:	4620      	mov	r0, r4
 800184c:	f7ff fb30 	bl	8000eb0 <__aeabi_fdiv>
 8001850:	4603      	mov	r3, r0
 8001852:	461a      	mov	r2, r3
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8001858:	bf00      	nop
 800185a:	371c      	adds	r7, #28
 800185c:	46bd      	mov	sp, r7
 800185e:	bd90      	pop	{r4, r7, pc}
 8001860:	43b40000 	.word	0x43b40000

08001864 <_ZN5GY_2523get_x_revolution_countsEv>:

int GY_25::get_x_revolution_counts() {
 8001864:	b480      	push	{r7}
 8001866:	b083      	sub	sp, #12
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
    return (this->counts_per_revolution * x_angle_reset_count) + x_angle_count;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	699b      	ldr	r3, [r3, #24]
 8001870:	687a      	ldr	r2, [r7, #4]
 8001872:	6a12      	ldr	r2, [r2, #32]
 8001874:	fb02 f303 	mul.w	r3, r2, r3
 8001878:	687a      	ldr	r2, [r7, #4]
 800187a:	69d2      	ldr	r2, [r2, #28]
 800187c:	4413      	add	r3, r2
}
 800187e:	4618      	mov	r0, r3
 8001880:	370c      	adds	r7, #12
 8001882:	46bd      	mov	sp, r7
 8001884:	bc80      	pop	{r7}
 8001886:	4770      	bx	lr

08001888 <_ZN5GY_2523get_y_revolution_countsEv>:

int GY_25::get_y_revolution_counts() {
 8001888:	b480      	push	{r7}
 800188a:	b083      	sub	sp, #12
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
    return (this->counts_per_revolution * y_angle_reset_count) + y_angle_count;
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	699b      	ldr	r3, [r3, #24]
 8001894:	687a      	ldr	r2, [r7, #4]
 8001896:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8001898:	fb02 f303 	mul.w	r3, r2, r3
 800189c:	687a      	ldr	r2, [r7, #4]
 800189e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80018a0:	4413      	add	r3, r2
}
 80018a2:	4618      	mov	r0, r3
 80018a4:	370c      	adds	r7, #12
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bc80      	pop	{r7}
 80018aa:	4770      	bx	lr

080018ac <_ZN5GY_2523get_z_revolution_countsEv>:

int GY_25::get_z_revolution_counts() {
 80018ac:	b480      	push	{r7}
 80018ae:	b083      	sub	sp, #12
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
    return (this->counts_per_revolution * z_angle_reset_count) + z_angle_count;
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	699b      	ldr	r3, [r3, #24]
 80018b8:	687a      	ldr	r2, [r7, #4]
 80018ba:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80018bc:	fb02 f303 	mul.w	r3, r2, r3
 80018c0:	687a      	ldr	r2, [r7, #4]
 80018c2:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80018c4:	4413      	add	r3, r2
}
 80018c6:	4618      	mov	r0, r3
 80018c8:	370c      	adds	r7, #12
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bc80      	pop	{r7}
 80018ce:	4770      	bx	lr

080018d0 <_ZN5MOTORC1ER20__UART_HandleTypeDefh>:
#include "Motor.h"
#include "stdlib.h"


MOTOR::MOTOR(UART_HandleTypeDef& huart, uint8_t motor_id) : huart(huart), motor_id(motor_id){
 80018d0:	b480      	push	{r7}
 80018d2:	b085      	sub	sp, #20
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	60f8      	str	r0, [r7, #12]
 80018d8:	60b9      	str	r1, [r7, #8]
 80018da:	4613      	mov	r3, r2
 80018dc:	71fb      	strb	r3, [r7, #7]
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	68ba      	ldr	r2, [r7, #8]
 80018e2:	601a      	str	r2, [r3, #0]
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	79fa      	ldrb	r2, [r7, #7]
 80018e8:	711a      	strb	r2, [r3, #4]
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	2280      	movs	r2, #128	@ 0x80
 80018ee:	715a      	strb	r2, [r3, #5]
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	2255      	movs	r2, #85	@ 0x55
 80018f4:	719a      	strb	r2, [r3, #6]
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	2200      	movs	r2, #0
 80018fa:	71da      	strb	r2, [r3, #7]
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	2200      	movs	r2, #0
 8001900:	721a      	strb	r2, [r3, #8]
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	2200      	movs	r2, #0
 8001906:	725a      	strb	r2, [r3, #9]

}
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	4618      	mov	r0, r3
 800190c:	3714      	adds	r7, #20
 800190e:	46bd      	mov	sp, r7
 8001910:	bc80      	pop	{r7}
 8001912:	4770      	bx	lr

08001914 <_ZN5MOTOR10motor_initEv>:

void MOTOR::motor_init(){
 8001914:	b580      	push	{r7, lr}
 8001916:	b082      	sub	sp, #8
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
	packet[1] = motor_id;
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	791a      	ldrb	r2, [r3, #4]
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	71da      	strb	r2, [r3, #7]
	HAL_UART_Transmit(&huart, &dummy_byte, 1, HAL_MAX_DELAY);
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	6818      	ldr	r0, [r3, #0]
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	1d59      	adds	r1, r3, #5
 800192c:	f04f 33ff 	mov.w	r3, #4294967295
 8001930:	2201      	movs	r2, #1
 8001932:	f003 f857 	bl	80049e4 <HAL_UART_Transmit>
}
 8001936:	bf00      	nop
 8001938:	3708      	adds	r7, #8
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}
	...

08001940 <_ZN5MOTOR9set_speedEf>:
	packet[2] = 127;
	packet[3] = packet[0] + packet[1] + packet[2];
	HAL_UART_Transmit(&huart, packet, 4, HAL_MAX_DELAY);
}

void MOTOR::set_speed(float percentage){
 8001940:	b580      	push	{r7, lr}
 8001942:	b082      	sub	sp, #8
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
 8001948:	6039      	str	r1, [r7, #0]
	// 100 is anti_clockwise, -100 is clockwise and 0 is break
	if (percentage >  100) { percentage =  100; } else
 800194a:	4923      	ldr	r1, [pc, #140]	@ (80019d8 <_ZN5MOTOR9set_speedEf+0x98>)
 800194c:	6838      	ldr	r0, [r7, #0]
 800194e:	f7ff fbb7 	bl	80010c0 <__aeabi_fcmpgt>
 8001952:	4603      	mov	r3, r0
 8001954:	2b00      	cmp	r3, #0
 8001956:	d002      	beq.n	800195e <_ZN5MOTOR9set_speedEf+0x1e>
 8001958:	4b1f      	ldr	r3, [pc, #124]	@ (80019d8 <_ZN5MOTOR9set_speedEf+0x98>)
 800195a:	603b      	str	r3, [r7, #0]
 800195c:	e008      	b.n	8001970 <_ZN5MOTOR9set_speedEf+0x30>
	if (percentage < -100) { percentage = -100; }
 800195e:	491f      	ldr	r1, [pc, #124]	@ (80019dc <_ZN5MOTOR9set_speedEf+0x9c>)
 8001960:	6838      	ldr	r0, [r7, #0]
 8001962:	f7ff fb8f 	bl	8001084 <__aeabi_fcmplt>
 8001966:	4603      	mov	r3, r0
 8001968:	2b00      	cmp	r3, #0
 800196a:	d001      	beq.n	8001970 <_ZN5MOTOR9set_speedEf+0x30>
 800196c:	4b1b      	ldr	r3, [pc, #108]	@ (80019dc <_ZN5MOTOR9set_speedEf+0x9c>)
 800196e:	603b      	str	r3, [r7, #0]
	packet[2] = (uint8_t)((percentage + 100)*1.275);
 8001970:	4919      	ldr	r1, [pc, #100]	@ (80019d8 <_ZN5MOTOR9set_speedEf+0x98>)
 8001972:	6838      	ldr	r0, [r7, #0]
 8001974:	f7ff f8e0 	bl	8000b38 <__addsf3>
 8001978:	4603      	mov	r3, r0
 800197a:	4618      	mov	r0, r3
 800197c:	f7fe fd4c 	bl	8000418 <__aeabi_f2d>
 8001980:	a313      	add	r3, pc, #76	@ (adr r3, 80019d0 <_ZN5MOTOR9set_speedEf+0x90>)
 8001982:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001986:	f7fe fd9f 	bl	80004c8 <__aeabi_dmul>
 800198a:	4602      	mov	r2, r0
 800198c:	460b      	mov	r3, r1
 800198e:	4610      	mov	r0, r2
 8001990:	4619      	mov	r1, r3
 8001992:	f7ff f85b 	bl	8000a4c <__aeabi_d2uiz>
 8001996:	4603      	mov	r3, r0
 8001998:	b2da      	uxtb	r2, r3
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	721a      	strb	r2, [r3, #8]
	packet[3] = packet[0] + packet[1] + packet[2];
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	799a      	ldrb	r2, [r3, #6]
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	79db      	ldrb	r3, [r3, #7]
 80019a6:	4413      	add	r3, r2
 80019a8:	b2da      	uxtb	r2, r3
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	7a1b      	ldrb	r3, [r3, #8]
 80019ae:	4413      	add	r3, r2
 80019b0:	b2da      	uxtb	r2, r3
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	725a      	strb	r2, [r3, #9]
	HAL_UART_Transmit(&huart, packet, 4, HAL_MAX_DELAY);
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	6818      	ldr	r0, [r3, #0]
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	1d99      	adds	r1, r3, #6
 80019be:	f04f 33ff 	mov.w	r3, #4294967295
 80019c2:	2204      	movs	r2, #4
 80019c4:	f003 f80e 	bl	80049e4 <HAL_UART_Transmit>
}
 80019c8:	bf00      	nop
 80019ca:	3708      	adds	r7, #8
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	66666666 	.word	0x66666666
 80019d4:	3ff46666 	.word	0x3ff46666
 80019d8:	42c80000 	.word	0x42c80000
 80019dc:	c2c80000 	.word	0xc2c80000

080019e0 <_ZSt3absd>:
// 2735. std::abs(short), std::abs(signed char) and others should return int

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR double
  abs(double __x)
  { return __builtin_fabs(__x); }
 80019e0:	b480      	push	{r7}
 80019e2:	b083      	sub	sp, #12
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	e9c7 0100 	strd	r0, r1, [r7]
 80019ea:	683a      	ldr	r2, [r7, #0]
 80019ec:	6879      	ldr	r1, [r7, #4]
 80019ee:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80019f2:	4610      	mov	r0, r2
 80019f4:	4619      	mov	r1, r3
 80019f6:	370c      	adds	r7, #12
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bc80      	pop	{r7}
 80019fc:	4770      	bx	lr
	...

08001a00 <_ZN3PIDC1Eddd>:
#include "PID.h"

PID::PID(double Kp, double Ki, double Kd) {
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b084      	sub	sp, #16
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	60f8      	str	r0, [r7, #12]
 8001a08:	e9c7 2300 	strd	r2, r3, [r7]
 8001a0c:	68f9      	ldr	r1, [r7, #12]
 8001a0e:	a31c      	add	r3, pc, #112	@ (adr r3, 8001a80 <_ZN3PIDC1Eddd+0x80>)
 8001a10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a14:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
 8001a18:	68f9      	ldr	r1, [r7, #12]
 8001a1a:	a31b      	add	r3, pc, #108	@ (adr r3, 8001a88 <_ZN3PIDC1Eddd+0x88>)
 8001a1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a20:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
 8001a24:	68f9      	ldr	r1, [r7, #12]
 8001a26:	f04f 0200 	mov.w	r2, #0
 8001a2a:	f04f 0300 	mov.w	r3, #0
 8001a2e:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
    kp = Kp;
 8001a32:	68f9      	ldr	r1, [r7, #12]
 8001a34:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001a38:	e9c1 2300 	strd	r2, r3, [r1]
    ki = Ki;
 8001a3c:	68f9      	ldr	r1, [r7, #12]
 8001a3e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001a42:	e9c1 2302 	strd	r2, r3, [r1, #8]
    kd = Kd;
 8001a46:	68f9      	ldr	r1, [r7, #12]
 8001a48:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001a4c:	e9c1 2304 	strd	r2, r3, [r1, #16]
    integral = 0;
 8001a50:	68f9      	ldr	r1, [r7, #12]
 8001a52:	f04f 0200 	mov.w	r2, #0
 8001a56:	f04f 0300 	mov.w	r3, #0
 8001a5a:	e9c1 2306 	strd	r2, r3, [r1, #24]
    prevError = 0;
 8001a5e:	68f9      	ldr	r1, [r7, #12]
 8001a60:	f04f 0200 	mov.w	r2, #0
 8001a64:	f04f 0300 	mov.w	r3, #0
 8001a68:	e9c1 2308 	strd	r2, r3, [r1, #32]
    prevTime = HAL_GetTick();
 8001a6c:	f001 fc1c 	bl	80032a8 <HAL_GetTick>
 8001a70:	4602      	mov	r2, r0
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	4618      	mov	r0, r3
 8001a7a:	3710      	adds	r7, #16
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bd80      	pop	{r7, pc}
 8001a80:	00000000 	.word	0x00000000
 8001a84:	41cdcd65 	.word	0x41cdcd65
 8001a88:	00000000 	.word	0x00000000
 8001a8c:	c1cdcd65 	.word	0xc1cdcd65

08001a90 <_ZN3PID17set_minimum_errorEd>:

void PID::set_minimum_error(double minimum_error) {
 8001a90:	b480      	push	{r7}
 8001a92:	b085      	sub	sp, #20
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	60f8      	str	r0, [r7, #12]
 8001a98:	e9c7 2300 	strd	r2, r3, [r7]
	this->minimum_error = minimum_error;
 8001a9c:	68f9      	ldr	r1, [r7, #12]
 8001a9e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001aa2:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
}
 8001aa6:	bf00      	nop
 8001aa8:	3714      	adds	r7, #20
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bc80      	pop	{r7}
 8001aae:	4770      	bx	lr

08001ab0 <_ZN3PID21set_output_constrainsEdd>:
void PID::set_output_constrains(double max) {
	this->max_output = max;
	this->min_output = -max;
}

void PID::set_output_constrains(double max, double min) {
 8001ab0:	b480      	push	{r7}
 8001ab2:	b085      	sub	sp, #20
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	60f8      	str	r0, [r7, #12]
 8001ab8:	e9c7 2300 	strd	r2, r3, [r7]
	this->max_output = max;
 8001abc:	68f9      	ldr	r1, [r7, #12]
 8001abe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001ac2:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
	this->min_output = min;
 8001ac6:	68f9      	ldr	r1, [r7, #12]
 8001ac8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001acc:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
}
 8001ad0:	bf00      	nop
 8001ad2:	3714      	adds	r7, #20
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	bc80      	pop	{r7}
 8001ad8:	4770      	bx	lr
	...

08001adc <_ZN3PID7computeEd>:

double PID::compute(double error) {
 8001adc:	b5b0      	push	{r4, r5, r7, lr}
 8001ade:	b092      	sub	sp, #72	@ 0x48
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	60f8      	str	r0, [r7, #12]
 8001ae4:	e9c7 2300 	strd	r2, r3, [r7]
    unsigned long currentTime = HAL_GetTick();
 8001ae8:	f001 fbde 	bl	80032a8 <HAL_GetTick>
 8001aec:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (abs(error) <= minimum_error) {
 8001aee:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001af2:	f7ff ff75 	bl	80019e0 <_ZSt3absd>
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8001afc:	2401      	movs	r4, #1
 8001afe:	f7fe ff5f 	bl	80009c0 <__aeabi_dcmple>
 8001b02:	4603      	mov	r3, r0
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d101      	bne.n	8001b0c <_ZN3PID7computeEd+0x30>
 8001b08:	2300      	movs	r3, #0
 8001b0a:	461c      	mov	r4, r3
 8001b0c:	b2e3      	uxtb	r3, r4
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d00e      	beq.n	8001b30 <_ZN3PID7computeEd+0x54>
	    prevError = 0;
 8001b12:	68f9      	ldr	r1, [r7, #12]
 8001b14:	f04f 0200 	mov.w	r2, #0
 8001b18:	f04f 0300 	mov.w	r3, #0
 8001b1c:	e9c1 2308 	strd	r2, r3, [r1, #32]
	    prevTime = currentTime;
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001b24:	629a      	str	r2, [r3, #40]	@ 0x28
	    return 0;
 8001b26:	f04f 0200 	mov.w	r2, #0
 8001b2a:	f04f 0300 	mov.w	r3, #0
 8001b2e:	e091      	b.n	8001c54 <_ZN3PID7computeEd+0x178>
	}
    double deltaTime = (currentTime - prevTime) / 1000.0;
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b34:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001b36:	1ad3      	subs	r3, r2, r3
 8001b38:	4618      	mov	r0, r3
 8001b3a:	f7fe fc4b 	bl	80003d4 <__aeabi_ui2d>
 8001b3e:	f04f 0200 	mov.w	r2, #0
 8001b42:	4b47      	ldr	r3, [pc, #284]	@ (8001c60 <_ZN3PID7computeEd+0x184>)
 8001b44:	f7fe fdea 	bl	800071c <__aeabi_ddiv>
 8001b48:	4602      	mov	r2, r0
 8001b4a:	460b      	mov	r3, r1
 8001b4c:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

    double proportional = kp * error;
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b56:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001b5a:	f7fe fcb5 	bl	80004c8 <__aeabi_dmul>
 8001b5e:	4602      	mov	r2, r0
 8001b60:	460b      	mov	r3, r1
 8001b62:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

    integral += error * deltaTime;
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8001b6c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001b70:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001b74:	f7fe fca8 	bl	80004c8 <__aeabi_dmul>
 8001b78:	4602      	mov	r2, r0
 8001b7a:	460b      	mov	r3, r1
 8001b7c:	4620      	mov	r0, r4
 8001b7e:	4629      	mov	r1, r5
 8001b80:	f7fe faec 	bl	800015c <__adddf3>
 8001b84:	4602      	mov	r2, r0
 8001b86:	460b      	mov	r3, r1
 8001b88:	68f9      	ldr	r1, [r7, #12]
 8001b8a:	e9c1 2306 	strd	r2, r3, [r1, #24]
    double integralTerm = ki * integral;
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001b9a:	f7fe fc95 	bl	80004c8 <__aeabi_dmul>
 8001b9e:	4602      	mov	r2, r0
 8001ba0:	460b      	mov	r3, r1
 8001ba2:	e9c7 2308 	strd	r2, r3, [r7, #32]

    double derivative = (error - prevError) / deltaTime;
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8001bac:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001bb0:	f7fe fad2 	bl	8000158 <__aeabi_dsub>
 8001bb4:	4602      	mov	r2, r0
 8001bb6:	460b      	mov	r3, r1
 8001bb8:	4610      	mov	r0, r2
 8001bba:	4619      	mov	r1, r3
 8001bbc:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001bc0:	f7fe fdac 	bl	800071c <__aeabi_ddiv>
 8001bc4:	4602      	mov	r2, r0
 8001bc6:	460b      	mov	r3, r1
 8001bc8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    double derivativeTerm = kd * derivative;
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8001bd2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001bd6:	f7fe fc77 	bl	80004c8 <__aeabi_dmul>
 8001bda:	4602      	mov	r2, r0
 8001bdc:	460b      	mov	r3, r1
 8001bde:	e9c7 2304 	strd	r2, r3, [r7, #16]

    double output = proportional + integralTerm + derivativeTerm;
 8001be2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001be6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001bea:	f7fe fab7 	bl	800015c <__adddf3>
 8001bee:	4602      	mov	r2, r0
 8001bf0:	460b      	mov	r3, r1
 8001bf2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001bf6:	f7fe fab1 	bl	800015c <__adddf3>
 8001bfa:	4602      	mov	r2, r0
 8001bfc:	460b      	mov	r3, r1
 8001bfe:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40

    prevError = error;
 8001c02:	68f9      	ldr	r1, [r7, #12]
 8001c04:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001c08:	e9c1 2308 	strd	r2, r3, [r1, #32]
    prevTime = currentTime;
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001c10:	629a      	str	r2, [r3, #40]	@ 0x28

    if (output < min_output) {
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001c18:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 8001c1c:	f7fe fec6 	bl	80009ac <__aeabi_dcmplt>
 8001c20:	4603      	mov	r3, r0
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d005      	beq.n	8001c32 <_ZN3PID7computeEd+0x156>
    	output = min_output;
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001c2c:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
 8001c30:	e00e      	b.n	8001c50 <_ZN3PID7computeEd+0x174>
    }
    else if (output > max_output) {
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8001c38:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 8001c3c:	f7fe fed4 	bl	80009e8 <__aeabi_dcmpgt>
 8001c40:	4603      	mov	r3, r0
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d004      	beq.n	8001c50 <_ZN3PID7computeEd+0x174>
    	output = max_output;
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8001c4c:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    }

    return output;
 8001c50:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
}
 8001c54:	4610      	mov	r0, r2
 8001c56:	4619      	mov	r1, r3
 8001c58:	3748      	adds	r7, #72	@ 0x48
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bdb0      	pop	{r4, r5, r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	408f4000 	.word	0x408f4000

08001c64 <_ZSt3cosf>:
  using ::cos;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  cos(float __x)
  { return __builtin_cosf(__x); }
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b082      	sub	sp, #8
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
 8001c6c:	6878      	ldr	r0, [r7, #4]
 8001c6e:	f003 fb2f 	bl	80052d0 <cosf>
 8001c72:	4603      	mov	r3, r0
 8001c74:	4618      	mov	r0, r3
 8001c76:	3708      	adds	r7, #8
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd80      	pop	{r7, pc}

08001c7c <_ZSt3sinf>:
  using ::sin;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sin(float __x)
  { return __builtin_sinf(__x); }
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b082      	sub	sp, #8
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
 8001c84:	6878      	ldr	r0, [r7, #4]
 8001c86:	f003 fb5b 	bl	8005340 <sinf>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	3708      	adds	r7, #8
 8001c90:	46bd      	mov	sp, r7
 8001c92:	bd80      	pop	{r7, pc}

08001c94 <_ZN18QuadBaseKinematicsC1Ev>:
#include "QuadBase.h"
#include "Motor.h"
#include "math.h"

// Constructor: Initialize with references to existing MOTOR objects
QuadBaseKinematics::QuadBaseKinematics() {
 8001c94:	b480      	push	{r7}
 8001c96:	b083      	sub	sp, #12
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	4a14      	ldr	r2, [pc, #80]	@ (8001cf0 <_ZN18QuadBaseKinematicsC1Ev+0x5c>)
 8001ca0:	601a      	str	r2, [r3, #0]
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	4a12      	ldr	r2, [pc, #72]	@ (8001cf0 <_ZN18QuadBaseKinematicsC1Ev+0x5c>)
 8001ca6:	605a      	str	r2, [r3, #4]
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	4a11      	ldr	r2, [pc, #68]	@ (8001cf0 <_ZN18QuadBaseKinematicsC1Ev+0x5c>)
 8001cac:	609a      	str	r2, [r3, #8]
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	4a0f      	ldr	r2, [pc, #60]	@ (8001cf0 <_ZN18QuadBaseKinematicsC1Ev+0x5c>)
 8001cb2:	60da      	str	r2, [r3, #12]
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	4a0f      	ldr	r2, [pc, #60]	@ (8001cf4 <_ZN18QuadBaseKinematicsC1Ev+0x60>)
 8001cb8:	621a      	str	r2, [r3, #32]
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	4a0e      	ldr	r2, [pc, #56]	@ (8001cf8 <_ZN18QuadBaseKinematicsC1Ev+0x64>)
 8001cbe:	625a      	str	r2, [r3, #36]	@ 0x24
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	4a0e      	ldr	r2, [pc, #56]	@ (8001cfc <_ZN18QuadBaseKinematicsC1Ev+0x68>)
 8001cc4:	629a      	str	r2, [r3, #40]	@ 0x28
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	4a0d      	ldr	r2, [pc, #52]	@ (8001d00 <_ZN18QuadBaseKinematicsC1Ev+0x6c>)
 8001cca:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	4a0d      	ldr	r2, [pc, #52]	@ (8001d04 <_ZN18QuadBaseKinematicsC1Ev+0x70>)
 8001cd0:	631a      	str	r2, [r3, #48]	@ 0x30
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	4a0b      	ldr	r2, [pc, #44]	@ (8001d04 <_ZN18QuadBaseKinematicsC1Ev+0x70>)
 8001cd6:	635a      	str	r2, [r3, #52]	@ 0x34
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	4a0a      	ldr	r2, [pc, #40]	@ (8001d04 <_ZN18QuadBaseKinematicsC1Ev+0x70>)
 8001cdc:	639a      	str	r2, [r3, #56]	@ 0x38
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	4a08      	ldr	r2, [pc, #32]	@ (8001d04 <_ZN18QuadBaseKinematicsC1Ev+0x70>)
 8001ce2:	63da      	str	r2, [r3, #60]	@ 0x3c

}
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	370c      	adds	r7, #12
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bc80      	pop	{r7}
 8001cee:	4770      	bx	lr
 8001cf0:	42c80000 	.word	0x42c80000
 8001cf4:	40afeddf 	.word	0x40afeddf
 8001cf8:	407b53d1 	.word	0x407b53d1
 8001cfc:	3f490fdb 	.word	0x3f490fdb
 8001d00:	4016cbe4 	.word	0x4016cbe4
 8001d04:	3ea00000 	.word	0x3ea00000

08001d08 <_ZN18QuadBaseKinematics16calculate_speedsEffff>:
	this->motor2_speed_scaler = motor2_speed_scaler;
	this->motor3_speed_scaler = motor3_speed_scaler;
	this->motor4_speed_scaler = motor4_speed_scaler;
}

void QuadBaseKinematics::calculate_speeds(float current_angle, float velocity_x, float velocity_y, float omega) {
 8001d08:	b5b0      	push	{r4, r5, r7, lr}
 8001d0a:	b088      	sub	sp, #32
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	60f8      	str	r0, [r7, #12]
 8001d10:	60b9      	str	r1, [r7, #8]
 8001d12:	607a      	str	r2, [r7, #4]
 8001d14:	603b      	str	r3, [r7, #0]
	if (current_angle == 0 && velocity_x == 0 && velocity_y == 0 && omega == 0){
 8001d16:	f04f 0100 	mov.w	r1, #0
 8001d1a:	68b8      	ldr	r0, [r7, #8]
 8001d1c:	f7ff f9a8 	bl	8001070 <__aeabi_fcmpeq>
 8001d20:	4603      	mov	r3, r0
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d01b      	beq.n	8001d5e <_ZN18QuadBaseKinematics16calculate_speedsEffff+0x56>
 8001d26:	f04f 0100 	mov.w	r1, #0
 8001d2a:	6878      	ldr	r0, [r7, #4]
 8001d2c:	f7ff f9a0 	bl	8001070 <__aeabi_fcmpeq>
 8001d30:	4603      	mov	r3, r0
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d013      	beq.n	8001d5e <_ZN18QuadBaseKinematics16calculate_speedsEffff+0x56>
 8001d36:	f04f 0100 	mov.w	r1, #0
 8001d3a:	6838      	ldr	r0, [r7, #0]
 8001d3c:	f7ff f998 	bl	8001070 <__aeabi_fcmpeq>
 8001d40:	4603      	mov	r3, r0
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d00b      	beq.n	8001d5e <_ZN18QuadBaseKinematics16calculate_speedsEffff+0x56>
 8001d46:	f04f 0100 	mov.w	r1, #0
 8001d4a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001d4c:	f7ff f990 	bl	8001070 <__aeabi_fcmpeq>
 8001d50:	4603      	mov	r3, r0
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d003      	beq.n	8001d5e <_ZN18QuadBaseKinematics16calculate_speedsEffff+0x56>
		this->brake();
 8001d56:	68f8      	ldr	r0, [r7, #12]
 8001d58:	f000 f958 	bl	800200c <_ZN18QuadBaseKinematics5brakeEv>
		return;
 8001d5c:	e153      	b.n	8002006 <_ZN18QuadBaseKinematics16calculate_speedsEffff+0x2fe>
	}
	float s1 = (-sin(current_angle+alpha1)*cos(current_angle)*velocity_x) + (cos(current_angle+alpha1)*cos(current_angle)*velocity_y) + (distance1*omega);
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	6a1b      	ldr	r3, [r3, #32]
 8001d62:	68b9      	ldr	r1, [r7, #8]
 8001d64:	4618      	mov	r0, r3
 8001d66:	f7fe fee7 	bl	8000b38 <__addsf3>
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	f7ff ff85 	bl	8001c7c <_ZSt3sinf>
 8001d72:	4603      	mov	r3, r0
 8001d74:	f083 4400 	eor.w	r4, r3, #2147483648	@ 0x80000000
 8001d78:	68b8      	ldr	r0, [r7, #8]
 8001d7a:	f7ff ff73 	bl	8001c64 <_ZSt3cosf>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	4619      	mov	r1, r3
 8001d82:	4620      	mov	r0, r4
 8001d84:	f7fe ffe0 	bl	8000d48 <__aeabi_fmul>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	6879      	ldr	r1, [r7, #4]
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	f7fe ffdb 	bl	8000d48 <__aeabi_fmul>
 8001d92:	4603      	mov	r3, r0
 8001d94:	461d      	mov	r5, r3
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	6a1b      	ldr	r3, [r3, #32]
 8001d9a:	68b9      	ldr	r1, [r7, #8]
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f7fe fecb 	bl	8000b38 <__addsf3>
 8001da2:	4603      	mov	r3, r0
 8001da4:	4618      	mov	r0, r3
 8001da6:	f7ff ff5d 	bl	8001c64 <_ZSt3cosf>
 8001daa:	4604      	mov	r4, r0
 8001dac:	68b8      	ldr	r0, [r7, #8]
 8001dae:	f7ff ff59 	bl	8001c64 <_ZSt3cosf>
 8001db2:	4603      	mov	r3, r0
 8001db4:	4619      	mov	r1, r3
 8001db6:	4620      	mov	r0, r4
 8001db8:	f7fe ffc6 	bl	8000d48 <__aeabi_fmul>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	6839      	ldr	r1, [r7, #0]
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f7fe ffc1 	bl	8000d48 <__aeabi_fmul>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	4619      	mov	r1, r3
 8001dca:	4628      	mov	r0, r5
 8001dcc:	f7fe feb4 	bl	8000b38 <__addsf3>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	461c      	mov	r4, r3
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dd8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001dda:	4618      	mov	r0, r3
 8001ddc:	f7fe ffb4 	bl	8000d48 <__aeabi_fmul>
 8001de0:	4603      	mov	r3, r0
 8001de2:	4619      	mov	r1, r3
 8001de4:	4620      	mov	r0, r4
 8001de6:	f7fe fea7 	bl	8000b38 <__addsf3>
 8001dea:	4603      	mov	r3, r0
 8001dec:	61fb      	str	r3, [r7, #28]
	float s2 = (-sin(current_angle+alpha2)*cos(current_angle)*velocity_x) + (cos(current_angle+alpha2)*cos(current_angle)*velocity_y) + (distance2*omega);
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001df2:	68b9      	ldr	r1, [r7, #8]
 8001df4:	4618      	mov	r0, r3
 8001df6:	f7fe fe9f 	bl	8000b38 <__addsf3>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	f7ff ff3d 	bl	8001c7c <_ZSt3sinf>
 8001e02:	4603      	mov	r3, r0
 8001e04:	f083 4400 	eor.w	r4, r3, #2147483648	@ 0x80000000
 8001e08:	68b8      	ldr	r0, [r7, #8]
 8001e0a:	f7ff ff2b 	bl	8001c64 <_ZSt3cosf>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	4619      	mov	r1, r3
 8001e12:	4620      	mov	r0, r4
 8001e14:	f7fe ff98 	bl	8000d48 <__aeabi_fmul>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	6879      	ldr	r1, [r7, #4]
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f7fe ff93 	bl	8000d48 <__aeabi_fmul>
 8001e22:	4603      	mov	r3, r0
 8001e24:	461d      	mov	r5, r3
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e2a:	68b9      	ldr	r1, [r7, #8]
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	f7fe fe83 	bl	8000b38 <__addsf3>
 8001e32:	4603      	mov	r3, r0
 8001e34:	4618      	mov	r0, r3
 8001e36:	f7ff ff15 	bl	8001c64 <_ZSt3cosf>
 8001e3a:	4604      	mov	r4, r0
 8001e3c:	68b8      	ldr	r0, [r7, #8]
 8001e3e:	f7ff ff11 	bl	8001c64 <_ZSt3cosf>
 8001e42:	4603      	mov	r3, r0
 8001e44:	4619      	mov	r1, r3
 8001e46:	4620      	mov	r0, r4
 8001e48:	f7fe ff7e 	bl	8000d48 <__aeabi_fmul>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	6839      	ldr	r1, [r7, #0]
 8001e50:	4618      	mov	r0, r3
 8001e52:	f7fe ff79 	bl	8000d48 <__aeabi_fmul>
 8001e56:	4603      	mov	r3, r0
 8001e58:	4619      	mov	r1, r3
 8001e5a:	4628      	mov	r0, r5
 8001e5c:	f7fe fe6c 	bl	8000b38 <__addsf3>
 8001e60:	4603      	mov	r3, r0
 8001e62:	461c      	mov	r4, r3
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e68:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	f7fe ff6c 	bl	8000d48 <__aeabi_fmul>
 8001e70:	4603      	mov	r3, r0
 8001e72:	4619      	mov	r1, r3
 8001e74:	4620      	mov	r0, r4
 8001e76:	f7fe fe5f 	bl	8000b38 <__addsf3>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	61bb      	str	r3, [r7, #24]
	float s3 = (-sin(current_angle+alpha3)*cos(current_angle)*velocity_x) + (cos(current_angle+alpha3)*cos(current_angle)*velocity_y) + (distance3*omega);
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e82:	68b9      	ldr	r1, [r7, #8]
 8001e84:	4618      	mov	r0, r3
 8001e86:	f7fe fe57 	bl	8000b38 <__addsf3>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	f7ff fef5 	bl	8001c7c <_ZSt3sinf>
 8001e92:	4603      	mov	r3, r0
 8001e94:	f083 4400 	eor.w	r4, r3, #2147483648	@ 0x80000000
 8001e98:	68b8      	ldr	r0, [r7, #8]
 8001e9a:	f7ff fee3 	bl	8001c64 <_ZSt3cosf>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	4620      	mov	r0, r4
 8001ea4:	f7fe ff50 	bl	8000d48 <__aeabi_fmul>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	6879      	ldr	r1, [r7, #4]
 8001eac:	4618      	mov	r0, r3
 8001eae:	f7fe ff4b 	bl	8000d48 <__aeabi_fmul>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	461d      	mov	r5, r3
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001eba:	68b9      	ldr	r1, [r7, #8]
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	f7fe fe3b 	bl	8000b38 <__addsf3>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	f7ff fecd 	bl	8001c64 <_ZSt3cosf>
 8001eca:	4604      	mov	r4, r0
 8001ecc:	68b8      	ldr	r0, [r7, #8]
 8001ece:	f7ff fec9 	bl	8001c64 <_ZSt3cosf>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	4619      	mov	r1, r3
 8001ed6:	4620      	mov	r0, r4
 8001ed8:	f7fe ff36 	bl	8000d48 <__aeabi_fmul>
 8001edc:	4603      	mov	r3, r0
 8001ede:	6839      	ldr	r1, [r7, #0]
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f7fe ff31 	bl	8000d48 <__aeabi_fmul>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	4619      	mov	r1, r3
 8001eea:	4628      	mov	r0, r5
 8001eec:	f7fe fe24 	bl	8000b38 <__addsf3>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	461c      	mov	r4, r3
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ef8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001efa:	4618      	mov	r0, r3
 8001efc:	f7fe ff24 	bl	8000d48 <__aeabi_fmul>
 8001f00:	4603      	mov	r3, r0
 8001f02:	4619      	mov	r1, r3
 8001f04:	4620      	mov	r0, r4
 8001f06:	f7fe fe17 	bl	8000b38 <__addsf3>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	617b      	str	r3, [r7, #20]
	float s4 = (-sin(current_angle+alpha4)*cos(current_angle)*velocity_x) + (cos(current_angle+alpha4)*cos(current_angle)*velocity_y) + (distance4*omega);
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f12:	68b9      	ldr	r1, [r7, #8]
 8001f14:	4618      	mov	r0, r3
 8001f16:	f7fe fe0f 	bl	8000b38 <__addsf3>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	f7ff fead 	bl	8001c7c <_ZSt3sinf>
 8001f22:	4603      	mov	r3, r0
 8001f24:	f083 4400 	eor.w	r4, r3, #2147483648	@ 0x80000000
 8001f28:	68b8      	ldr	r0, [r7, #8]
 8001f2a:	f7ff fe9b 	bl	8001c64 <_ZSt3cosf>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	4619      	mov	r1, r3
 8001f32:	4620      	mov	r0, r4
 8001f34:	f7fe ff08 	bl	8000d48 <__aeabi_fmul>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	6879      	ldr	r1, [r7, #4]
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	f7fe ff03 	bl	8000d48 <__aeabi_fmul>
 8001f42:	4603      	mov	r3, r0
 8001f44:	461d      	mov	r5, r3
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f4a:	68b9      	ldr	r1, [r7, #8]
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	f7fe fdf3 	bl	8000b38 <__addsf3>
 8001f52:	4603      	mov	r3, r0
 8001f54:	4618      	mov	r0, r3
 8001f56:	f7ff fe85 	bl	8001c64 <_ZSt3cosf>
 8001f5a:	4604      	mov	r4, r0
 8001f5c:	68b8      	ldr	r0, [r7, #8]
 8001f5e:	f7ff fe81 	bl	8001c64 <_ZSt3cosf>
 8001f62:	4603      	mov	r3, r0
 8001f64:	4619      	mov	r1, r3
 8001f66:	4620      	mov	r0, r4
 8001f68:	f7fe feee 	bl	8000d48 <__aeabi_fmul>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	6839      	ldr	r1, [r7, #0]
 8001f70:	4618      	mov	r0, r3
 8001f72:	f7fe fee9 	bl	8000d48 <__aeabi_fmul>
 8001f76:	4603      	mov	r3, r0
 8001f78:	4619      	mov	r1, r3
 8001f7a:	4628      	mov	r0, r5
 8001f7c:	f7fe fddc 	bl	8000b38 <__addsf3>
 8001f80:	4603      	mov	r3, r0
 8001f82:	461c      	mov	r4, r3
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f88:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f7fe fedc 	bl	8000d48 <__aeabi_fmul>
 8001f90:	4603      	mov	r3, r0
 8001f92:	4619      	mov	r1, r3
 8001f94:	4620      	mov	r0, r4
 8001f96:	f7fe fdcf 	bl	8000b38 <__addsf3>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	613b      	str	r3, [r7, #16]
	this->speed1 = -s1*motor1_speed_scaler;
 8001f9e:	69fb      	ldr	r3, [r7, #28]
 8001fa0:	f083 4200 	eor.w	r2, r3, #2147483648	@ 0x80000000
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4619      	mov	r1, r3
 8001faa:	4610      	mov	r0, r2
 8001fac:	f7fe fecc 	bl	8000d48 <__aeabi_fmul>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	461a      	mov	r2, r3
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	611a      	str	r2, [r3, #16]
	this->speed2 = -s2*motor2_speed_scaler;
 8001fb8:	69bb      	ldr	r3, [r7, #24]
 8001fba:	f083 4200 	eor.w	r2, r3, #2147483648	@ 0x80000000
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	685b      	ldr	r3, [r3, #4]
 8001fc2:	4619      	mov	r1, r3
 8001fc4:	4610      	mov	r0, r2
 8001fc6:	f7fe febf 	bl	8000d48 <__aeabi_fmul>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	461a      	mov	r2, r3
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	615a      	str	r2, [r3, #20]
	this->speed3 = -s3*motor3_speed_scaler;
 8001fd2:	697b      	ldr	r3, [r7, #20]
 8001fd4:	f083 4200 	eor.w	r2, r3, #2147483648	@ 0x80000000
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	689b      	ldr	r3, [r3, #8]
 8001fdc:	4619      	mov	r1, r3
 8001fde:	4610      	mov	r0, r2
 8001fe0:	f7fe feb2 	bl	8000d48 <__aeabi_fmul>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	461a      	mov	r2, r3
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	619a      	str	r2, [r3, #24]
	this->speed4 = -s4*motor4_speed_scaler;
 8001fec:	693b      	ldr	r3, [r7, #16]
 8001fee:	f083 4200 	eor.w	r2, r3, #2147483648	@ 0x80000000
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	68db      	ldr	r3, [r3, #12]
 8001ff6:	4619      	mov	r1, r3
 8001ff8:	4610      	mov	r0, r2
 8001ffa:	f7fe fea5 	bl	8000d48 <__aeabi_fmul>
 8001ffe:	4603      	mov	r3, r0
 8002000:	461a      	mov	r2, r3
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	61da      	str	r2, [r3, #28]
}
 8002006:	3720      	adds	r7, #32
 8002008:	46bd      	mov	sp, r7
 800200a:	bdb0      	pop	{r4, r5, r7, pc}

0800200c <_ZN18QuadBaseKinematics5brakeEv>:

void QuadBaseKinematics::brake() {
 800200c:	b480      	push	{r7}
 800200e:	b083      	sub	sp, #12
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
	this->speed1 = 0;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	f04f 0200 	mov.w	r2, #0
 800201a:	611a      	str	r2, [r3, #16]
	this->speed2 = 0;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	f04f 0200 	mov.w	r2, #0
 8002022:	615a      	str	r2, [r3, #20]
	this->speed3 = 0;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	f04f 0200 	mov.w	r2, #0
 800202a:	619a      	str	r2, [r3, #24]
	this->speed4 = 0;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	f04f 0200 	mov.w	r2, #0
 8002032:	61da      	str	r2, [r3, #28]
}
 8002034:	bf00      	nop
 8002036:	370c      	adds	r7, #12
 8002038:	46bd      	mov	sp, r7
 800203a:	bc80      	pop	{r7}
 800203c:	4770      	bx	lr

0800203e <_ZSt3absf>:

  inline _GLIBCXX_CONSTEXPR float
  abs(float __x)
  { return __builtin_fabsf(__x); }
 800203e:	b480      	push	{r7}
 8002040:	b083      	sub	sp, #12
 8002042:	af00      	add	r7, sp, #0
 8002044:	6078      	str	r0, [r7, #4]
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800204c:	4618      	mov	r0, r3
 800204e:	370c      	adds	r7, #12
 8002050:	46bd      	mov	sp, r7
 8002052:	bc80      	pop	{r7}
 8002054:	4770      	bx	lr

08002056 <_Z13byte_to_boolshPb>:
PID y_position_pid(y_velocity_scaler, 0, 0);
PID theta_pid(1, 0, 0.4);

// function for converting an uint8_t to an array of 8 bool
void byte_to_bools(unsigned char c, bool b[8])
{
 8002056:	b480      	push	{r7}
 8002058:	b085      	sub	sp, #20
 800205a:	af00      	add	r7, sp, #0
 800205c:	4603      	mov	r3, r0
 800205e:	6039      	str	r1, [r7, #0]
 8002060:	71fb      	strb	r3, [r7, #7]
    for (int i=0; i < 8; ++i) {
 8002062:	2300      	movs	r3, #0
 8002064:	60fb      	str	r3, [r7, #12]
 8002066:	e011      	b.n	800208c <_Z13byte_to_boolshPb+0x36>
        b[i] = (c & (1<<i)) != 0;
 8002068:	79fa      	ldrb	r2, [r7, #7]
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	fa42 f303 	asr.w	r3, r2, r3
 8002070:	f003 0201 	and.w	r2, r3, #1
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	6839      	ldr	r1, [r7, #0]
 8002078:	440b      	add	r3, r1
 800207a:	2a00      	cmp	r2, #0
 800207c:	bf14      	ite	ne
 800207e:	2201      	movne	r2, #1
 8002080:	2200      	moveq	r2, #0
 8002082:	b2d2      	uxtb	r2, r2
 8002084:	701a      	strb	r2, [r3, #0]
    for (int i=0; i < 8; ++i) {
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	3301      	adds	r3, #1
 800208a:	60fb      	str	r3, [r7, #12]
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	2b07      	cmp	r3, #7
 8002090:	ddea      	ble.n	8002068 <_Z13byte_to_boolshPb+0x12>
    }
}
 8002092:	bf00      	nop
 8002094:	bf00      	nop
 8002096:	3714      	adds	r7, #20
 8002098:	46bd      	mov	sp, r7
 800209a:	bc80      	pop	{r7}
 800209c:	4770      	bx	lr
	...

080020a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80020a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020a2:	b087      	sub	sp, #28
 80020a4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80020a6:	f001 f8a7 	bl	80031f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80020aa:	f000 fbef 	bl	800288c <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80020ae:	f000 fda1 	bl	8002bf4 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 80020b2:	f000 fd81 	bl	8002bb8 <_ZL11MX_DMA_Initv>
  MX_TIM2_Init();
 80020b6:	f000 fc39 	bl	800292c <_ZL12MX_TIM2_Initv>
  MX_TIM3_Init();
 80020ba:	f000 fc95 	bl	80029e8 <_ZL12MX_TIM3_Initv>
  MX_USART1_UART_Init();
 80020be:	f000 fcf1 	bl	8002aa4 <_ZL19MX_USART1_UART_Initv>
  MX_USART2_UART_Init();
 80020c2:	f000 fd1d 	bl	8002b00 <_ZL19MX_USART2_UART_Initv>
  MX_USART3_UART_Init();
 80020c6:	f000 fd49 	bl	8002b5c <_ZL19MX_USART3_UART_Initv>
  /* USER CODE BEGIN 2 */
  HAL_Delay(1000);
 80020ca:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80020ce:	f001 f8f5 	bl	80032bc <HAL_Delay>
  motor1.motor_init();
 80020d2:	488b      	ldr	r0, [pc, #556]	@ (8002300 <main+0x260>)
 80020d4:	f7ff fc1e 	bl	8001914 <_ZN5MOTOR10motor_initEv>
  motor2.motor_init();
 80020d8:	488a      	ldr	r0, [pc, #552]	@ (8002304 <main+0x264>)
 80020da:	f7ff fc1b 	bl	8001914 <_ZN5MOTOR10motor_initEv>
  motor3.motor_init();
 80020de:	488a      	ldr	r0, [pc, #552]	@ (8002308 <main+0x268>)
 80020e0:	f7ff fc18 	bl	8001914 <_ZN5MOTOR10motor_initEv>
  motor4.motor_init();
 80020e4:	4889      	ldr	r0, [pc, #548]	@ (800230c <main+0x26c>)
 80020e6:	f7ff fc15 	bl	8001914 <_ZN5MOTOR10motor_initEv>
  HAL_UART_Receive_DMA(&huart3, received_data, RAW_DATA_SIZE);
 80020ea:	220c      	movs	r2, #12
 80020ec:	4988      	ldr	r1, [pc, #544]	@ (8002310 <main+0x270>)
 80020ee:	4889      	ldr	r0, [pc, #548]	@ (8002314 <main+0x274>)
 80020f0:	f002 fd9a 	bl	8004c28 <HAL_UART_Receive_DMA>
  encoder_x.init();
 80020f4:	4888      	ldr	r0, [pc, #544]	@ (8002318 <main+0x278>)
 80020f6:	f7ff f953 	bl	80013a0 <_ZN7Encoder4initEv>
  encoder_y.init();
 80020fa:	4888      	ldr	r0, [pc, #544]	@ (800231c <main+0x27c>)
 80020fc:	f7ff f950 	bl	80013a0 <_ZN7Encoder4initEv>

  x_position_pid.set_minimum_error(0.01);
 8002100:	a375      	add	r3, pc, #468	@ (adr r3, 80022d8 <main+0x238>)
 8002102:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002106:	4886      	ldr	r0, [pc, #536]	@ (8002320 <main+0x280>)
 8002108:	f7ff fcc2 	bl	8001a90 <_ZN3PID17set_minimum_errorEd>
  y_position_pid.set_minimum_error(0.01);
 800210c:	a372      	add	r3, pc, #456	@ (adr r3, 80022d8 <main+0x238>)
 800210e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002112:	4884      	ldr	r0, [pc, #528]	@ (8002324 <main+0x284>)
 8002114:	f7ff fcbc 	bl	8001a90 <_ZN3PID17set_minimum_errorEd>
  theta_pid.set_minimum_error(0.05);
 8002118:	a371      	add	r3, pc, #452	@ (adr r3, 80022e0 <main+0x240>)
 800211a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800211e:	4882      	ldr	r0, [pc, #520]	@ (8002328 <main+0x288>)
 8002120:	f7ff fcb6 	bl	8001a90 <_ZN3PID17set_minimum_errorEd>

  x_position_pid.set_output_constrains(max_x_velocity, -max_x_velocity);
 8002124:	4b81      	ldr	r3, [pc, #516]	@ (800232c <main+0x28c>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	4618      	mov	r0, r3
 800212a:	f7fe f975 	bl	8000418 <__aeabi_f2d>
 800212e:	4604      	mov	r4, r0
 8002130:	460d      	mov	r5, r1
 8002132:	4b7e      	ldr	r3, [pc, #504]	@ (800232c <main+0x28c>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 800213a:	4618      	mov	r0, r3
 800213c:	f7fe f96c 	bl	8000418 <__aeabi_f2d>
 8002140:	4602      	mov	r2, r0
 8002142:	460b      	mov	r3, r1
 8002144:	e9cd 2300 	strd	r2, r3, [sp]
 8002148:	4622      	mov	r2, r4
 800214a:	462b      	mov	r3, r5
 800214c:	4874      	ldr	r0, [pc, #464]	@ (8002320 <main+0x280>)
 800214e:	f7ff fcaf 	bl	8001ab0 <_ZN3PID21set_output_constrainsEdd>
  y_position_pid.set_output_constrains(max_y_velocity, -max_y_velocity);
 8002152:	4b77      	ldr	r3, [pc, #476]	@ (8002330 <main+0x290>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	4618      	mov	r0, r3
 8002158:	f7fe f95e 	bl	8000418 <__aeabi_f2d>
 800215c:	4604      	mov	r4, r0
 800215e:	460d      	mov	r5, r1
 8002160:	4b73      	ldr	r3, [pc, #460]	@ (8002330 <main+0x290>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8002168:	4618      	mov	r0, r3
 800216a:	f7fe f955 	bl	8000418 <__aeabi_f2d>
 800216e:	4602      	mov	r2, r0
 8002170:	460b      	mov	r3, r1
 8002172:	e9cd 2300 	strd	r2, r3, [sp]
 8002176:	4622      	mov	r2, r4
 8002178:	462b      	mov	r3, r5
 800217a:	486a      	ldr	r0, [pc, #424]	@ (8002324 <main+0x284>)
 800217c:	f7ff fc98 	bl	8001ab0 <_ZN3PID21set_output_constrainsEdd>
  theta_pid.set_output_constrains(1/0.3125, -1/0.3125);
 8002180:	a359      	add	r3, pc, #356	@ (adr r3, 80022e8 <main+0x248>)
 8002182:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002186:	e9cd 2300 	strd	r2, r3, [sp]
 800218a:	a359      	add	r3, pc, #356	@ (adr r3, 80022f0 <main+0x250>)
 800218c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002190:	4865      	ldr	r0, [pc, #404]	@ (8002328 <main+0x288>)
 8002192:	f7ff fc8d 	bl	8001ab0 <_ZN3PID21set_output_constrainsEdd>

  imu.update_counts();
 8002196:	4867      	ldr	r0, [pc, #412]	@ (8002334 <main+0x294>)
 8002198:	f7ff fa0e 	bl	80015b8 <_ZN5GY_2513update_countsEv>
  imu.update_angles();
 800219c:	4865      	ldr	r0, [pc, #404]	@ (8002334 <main+0x294>)
 800219e:	f7ff fb03 	bl	80017a8 <_ZN5GY_2513update_anglesEv>
  encoder_x.update();
 80021a2:	485d      	ldr	r0, [pc, #372]	@ (8002318 <main+0x278>)
 80021a4:	f7ff f90c 	bl	80013c0 <_ZN7Encoder6updateEv>
  encoder_y.update();
 80021a8:	485c      	ldr	r0, [pc, #368]	@ (800231c <main+0x27c>)
 80021aa:	f7ff f909 	bl	80013c0 <_ZN7Encoder6updateEv>
  offset_x_position = x_position;
 80021ae:	4b62      	ldr	r3, [pc, #392]	@ (8002338 <main+0x298>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	4a62      	ldr	r2, [pc, #392]	@ (800233c <main+0x29c>)
 80021b4:	6013      	str	r3, [r2, #0]
  offset_y_position = y_position;
 80021b6:	4b62      	ldr	r3, [pc, #392]	@ (8002340 <main+0x2a0>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	4a62      	ldr	r2, [pc, #392]	@ (8002344 <main+0x2a4>)
 80021bc:	6013      	str	r3, [r2, #0]
  offset_theta = (imu.x_angle)*2*M_PI/360;
 80021be:	4b5d      	ldr	r3, [pc, #372]	@ (8002334 <main+0x294>)
 80021c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021c2:	4619      	mov	r1, r3
 80021c4:	4618      	mov	r0, r3
 80021c6:	f7fe fcb7 	bl	8000b38 <__addsf3>
 80021ca:	4603      	mov	r3, r0
 80021cc:	4618      	mov	r0, r3
 80021ce:	f7fe f923 	bl	8000418 <__aeabi_f2d>
 80021d2:	a349      	add	r3, pc, #292	@ (adr r3, 80022f8 <main+0x258>)
 80021d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021d8:	f7fe f976 	bl	80004c8 <__aeabi_dmul>
 80021dc:	4602      	mov	r2, r0
 80021de:	460b      	mov	r3, r1
 80021e0:	4610      	mov	r0, r2
 80021e2:	4619      	mov	r1, r3
 80021e4:	f04f 0200 	mov.w	r2, #0
 80021e8:	4b57      	ldr	r3, [pc, #348]	@ (8002348 <main+0x2a8>)
 80021ea:	f7fe fa97 	bl	800071c <__aeabi_ddiv>
 80021ee:	4602      	mov	r2, r0
 80021f0:	460b      	mov	r3, r1
 80021f2:	4610      	mov	r0, r2
 80021f4:	4619      	mov	r1, r3
 80021f6:	f7fe fc49 	bl	8000a8c <__aeabi_d2f>
 80021fa:	4603      	mov	r3, r0
 80021fc:	4a53      	ldr	r2, [pc, #332]	@ (800234c <main+0x2ac>)
 80021fe:	6013      	str	r3, [r2, #0]
    /* USER CODE BEGIN 3 */
	  /*
	   * receiving UART data of ESP32 and storing it
	   * stores the value in ordered_data as byte(uint8) array
	   */
	  last_sync_status = in_sync;
 8002200:	4b53      	ldr	r3, [pc, #332]	@ (8002350 <main+0x2b0>)
 8002202:	781a      	ldrb	r2, [r3, #0]
 8002204:	4b53      	ldr	r3, [pc, #332]	@ (8002354 <main+0x2b4>)
 8002206:	701a      	strb	r2, [r3, #0]
	  in_sync = false;
 8002208:	4b51      	ldr	r3, [pc, #324]	@ (8002350 <main+0x2b0>)
 800220a:	2200      	movs	r2, #0
 800220c:	701a      	strb	r2, [r3, #0]
  	  for (uint8_t i = 0; i<RAW_DATA_SIZE; i++){
 800220e:	2300      	movs	r3, #0
 8002210:	73fb      	strb	r3, [r7, #15]
 8002212:	e048      	b.n	80022a6 <main+0x206>
  		  if (received_data[i] == START_BYTE) {
 8002214:	7bfb      	ldrb	r3, [r7, #15]
 8002216:	4a3e      	ldr	r2, [pc, #248]	@ (8002310 <main+0x270>)
 8002218:	5cd3      	ldrb	r3, [r2, r3]
 800221a:	2b01      	cmp	r3, #1
 800221c:	d140      	bne.n	80022a0 <main+0x200>
  			  check_sum_byte = 0;
 800221e:	4b4e      	ldr	r3, [pc, #312]	@ (8002358 <main+0x2b8>)
 8002220:	2200      	movs	r2, #0
 8002222:	701a      	strb	r2, [r3, #0]
  			  for (uint8_t j = 0; j<DATA_SIZE; j++){
 8002224:	2300      	movs	r3, #0
 8002226:	73bb      	strb	r3, [r7, #14]
 8002228:	e01f      	b.n	800226a <main+0x1ca>
  				  ordered_data[j] = received_data[(i+j+1)%(RAW_DATA_SIZE)];
 800222a:	7bfa      	ldrb	r2, [r7, #15]
 800222c:	7bbb      	ldrb	r3, [r7, #14]
 800222e:	4413      	add	r3, r2
 8002230:	1c59      	adds	r1, r3, #1
 8002232:	4b4a      	ldr	r3, [pc, #296]	@ (800235c <main+0x2bc>)
 8002234:	fb83 2301 	smull	r2, r3, r3, r1
 8002238:	105a      	asrs	r2, r3, #1
 800223a:	17cb      	asrs	r3, r1, #31
 800223c:	1ad2      	subs	r2, r2, r3
 800223e:	4613      	mov	r3, r2
 8002240:	005b      	lsls	r3, r3, #1
 8002242:	4413      	add	r3, r2
 8002244:	009b      	lsls	r3, r3, #2
 8002246:	1aca      	subs	r2, r1, r3
 8002248:	7bbb      	ldrb	r3, [r7, #14]
 800224a:	4931      	ldr	r1, [pc, #196]	@ (8002310 <main+0x270>)
 800224c:	5c89      	ldrb	r1, [r1, r2]
 800224e:	4a44      	ldr	r2, [pc, #272]	@ (8002360 <main+0x2c0>)
 8002250:	54d1      	strb	r1, [r2, r3]
  				  check_sum_byte += ordered_data[j];
 8002252:	7bbb      	ldrb	r3, [r7, #14]
 8002254:	4a42      	ldr	r2, [pc, #264]	@ (8002360 <main+0x2c0>)
 8002256:	5cd2      	ldrb	r2, [r2, r3]
 8002258:	4b3f      	ldr	r3, [pc, #252]	@ (8002358 <main+0x2b8>)
 800225a:	781b      	ldrb	r3, [r3, #0]
 800225c:	4413      	add	r3, r2
 800225e:	b2da      	uxtb	r2, r3
 8002260:	4b3d      	ldr	r3, [pc, #244]	@ (8002358 <main+0x2b8>)
 8002262:	701a      	strb	r2, [r3, #0]
  			  for (uint8_t j = 0; j<DATA_SIZE; j++){
 8002264:	7bbb      	ldrb	r3, [r7, #14]
 8002266:	3301      	adds	r3, #1
 8002268:	73bb      	strb	r3, [r7, #14]
 800226a:	7bbb      	ldrb	r3, [r7, #14]
 800226c:	2b09      	cmp	r3, #9
 800226e:	d9dc      	bls.n	800222a <main+0x18a>
  			  }
  			  if (received_data[(i+RAW_DATA_SIZE-1)%RAW_DATA_SIZE] == check_sum_byte) {
 8002270:	7bfb      	ldrb	r3, [r7, #15]
 8002272:	f103 010b 	add.w	r1, r3, #11
 8002276:	4b39      	ldr	r3, [pc, #228]	@ (800235c <main+0x2bc>)
 8002278:	fb83 2301 	smull	r2, r3, r3, r1
 800227c:	105a      	asrs	r2, r3, #1
 800227e:	17cb      	asrs	r3, r1, #31
 8002280:	1ad2      	subs	r2, r2, r3
 8002282:	4613      	mov	r3, r2
 8002284:	005b      	lsls	r3, r3, #1
 8002286:	4413      	add	r3, r2
 8002288:	009b      	lsls	r3, r3, #2
 800228a:	1aca      	subs	r2, r1, r3
 800228c:	4b20      	ldr	r3, [pc, #128]	@ (8002310 <main+0x270>)
 800228e:	5c9a      	ldrb	r2, [r3, r2]
 8002290:	4b31      	ldr	r3, [pc, #196]	@ (8002358 <main+0x2b8>)
 8002292:	781b      	ldrb	r3, [r3, #0]
 8002294:	429a      	cmp	r2, r3
 8002296:	d103      	bne.n	80022a0 <main+0x200>
  				  in_sync = true;
 8002298:	4b2d      	ldr	r3, [pc, #180]	@ (8002350 <main+0x2b0>)
 800229a:	2201      	movs	r2, #1
 800229c:	701a      	strb	r2, [r3, #0]
  				  break;
 800229e:	e005      	b.n	80022ac <main+0x20c>
  	  for (uint8_t i = 0; i<RAW_DATA_SIZE; i++){
 80022a0:	7bfb      	ldrb	r3, [r7, #15]
 80022a2:	3301      	adds	r3, #1
 80022a4:	73fb      	strb	r3, [r7, #15]
 80022a6:	7bfb      	ldrb	r3, [r7, #15]
 80022a8:	2b0b      	cmp	r3, #11
 80022aa:	d9b3      	bls.n	8002214 <main+0x174>
  			  }
  		  }
  	  }
  	  // updating out of sync led
  	  if (last_sync_status != in_sync){
 80022ac:	4b29      	ldr	r3, [pc, #164]	@ (8002354 <main+0x2b4>)
 80022ae:	781a      	ldrb	r2, [r3, #0]
 80022b0:	4b27      	ldr	r3, [pc, #156]	@ (8002350 <main+0x2b0>)
 80022b2:	781b      	ldrb	r3, [r3, #0]
 80022b4:	429a      	cmp	r2, r3
 80022b6:	d05d      	beq.n	8002374 <main+0x2d4>
  		  if (!in_sync) {
 80022b8:	4b25      	ldr	r3, [pc, #148]	@ (8002350 <main+0x2b0>)
 80022ba:	781b      	ldrb	r3, [r3, #0]
 80022bc:	f083 0301 	eor.w	r3, r3, #1
 80022c0:	b2db      	uxtb	r3, r3
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d050      	beq.n	8002368 <main+0x2c8>
  			  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80022c6:	2201      	movs	r2, #1
 80022c8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80022cc:	4825      	ldr	r0, [pc, #148]	@ (8002364 <main+0x2c4>)
 80022ce:	f001 fc99 	bl	8003c04 <HAL_GPIO_WritePin>
 80022d2:	e04f      	b.n	8002374 <main+0x2d4>
 80022d4:	f3af 8000 	nop.w
 80022d8:	47ae147b 	.word	0x47ae147b
 80022dc:	3f847ae1 	.word	0x3f847ae1
 80022e0:	9999999a 	.word	0x9999999a
 80022e4:	3fa99999 	.word	0x3fa99999
 80022e8:	9999999a 	.word	0x9999999a
 80022ec:	c0099999 	.word	0xc0099999
 80022f0:	9999999a 	.word	0x9999999a
 80022f4:	40099999 	.word	0x40099999
 80022f8:	54442d18 	.word	0x54442d18
 80022fc:	400921fb 	.word	0x400921fb
 8002300:	200002d0 	.word	0x200002d0
 8002304:	200002dc 	.word	0x200002dc
 8002308:	200002e8 	.word	0x200002e8
 800230c:	200002f4 	.word	0x200002f4
 8002310:	20000300 	.word	0x20000300
 8002314:	200001b4 	.word	0x200001b4
 8002318:	20000288 	.word	0x20000288
 800231c:	200002ac 	.word	0x200002ac
 8002320:	200003c8 	.word	0x200003c8
 8002324:	20000410 	.word	0x20000410
 8002328:	20000458 	.word	0x20000458
 800232c:	20000008 	.word	0x20000008
 8002330:	2000000c 	.word	0x2000000c
 8002334:	20000240 	.word	0x20000240
 8002338:	20000384 	.word	0x20000384
 800233c:	20000390 	.word	0x20000390
 8002340:	20000388 	.word	0x20000388
 8002344:	20000394 	.word	0x20000394
 8002348:	40768000 	.word	0x40768000
 800234c:	20000398 	.word	0x20000398
 8002350:	20000318 	.word	0x20000318
 8002354:	20000317 	.word	0x20000317
 8002358:	20000316 	.word	0x20000316
 800235c:	2aaaaaab 	.word	0x2aaaaaab
 8002360:	2000030c 	.word	0x2000030c
 8002364:	40011000 	.word	0x40011000
  		  }
  		  else {
  			  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8002368:	2200      	movs	r2, #0
 800236a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800236e:	489a      	ldr	r0, [pc, #616]	@ (80025d8 <main+0x538>)
 8002370:	f001 fc48 	bl	8003c04 <HAL_GPIO_WritePin>
  		  }
  	  }
  	  // converting the ordered data (uint8 array) to array of bools
  	  byte_to_bools(ordered_data[1], data1);
 8002374:	4b99      	ldr	r3, [pc, #612]	@ (80025dc <main+0x53c>)
 8002376:	785b      	ldrb	r3, [r3, #1]
 8002378:	4999      	ldr	r1, [pc, #612]	@ (80025e0 <main+0x540>)
 800237a:	4618      	mov	r0, r3
 800237c:	f7ff fe6b 	bl	8002056 <_Z13byte_to_boolshPb>
  	  byte_to_bools(ordered_data[2], data2);
 8002380:	4b96      	ldr	r3, [pc, #600]	@ (80025dc <main+0x53c>)
 8002382:	789b      	ldrb	r3, [r3, #2]
 8002384:	4997      	ldr	r1, [pc, #604]	@ (80025e4 <main+0x544>)
 8002386:	4618      	mov	r0, r3
 8002388:	f7ff fe65 	bl	8002056 <_Z13byte_to_boolshPb>
  	  desired_x_position = ((float)ordered_data[3]) - 127;
 800238c:	4b93      	ldr	r3, [pc, #588]	@ (80025dc <main+0x53c>)
 800238e:	78db      	ldrb	r3, [r3, #3]
 8002390:	4618      	mov	r0, r3
 8002392:	f7fe fc81 	bl	8000c98 <__aeabi_ui2f>
 8002396:	4603      	mov	r3, r0
 8002398:	4993      	ldr	r1, [pc, #588]	@ (80025e8 <main+0x548>)
 800239a:	4618      	mov	r0, r3
 800239c:	f7fe fbca 	bl	8000b34 <__aeabi_fsub>
 80023a0:	4603      	mov	r3, r0
 80023a2:	461a      	mov	r2, r3
 80023a4:	4b91      	ldr	r3, [pc, #580]	@ (80025ec <main+0x54c>)
 80023a6:	601a      	str	r2, [r3, #0]
  	  desired_y_position = ((float)ordered_data[4]) - 127;
 80023a8:	4b8c      	ldr	r3, [pc, #560]	@ (80025dc <main+0x53c>)
 80023aa:	791b      	ldrb	r3, [r3, #4]
 80023ac:	4618      	mov	r0, r3
 80023ae:	f7fe fc73 	bl	8000c98 <__aeabi_ui2f>
 80023b2:	4603      	mov	r3, r0
 80023b4:	498c      	ldr	r1, [pc, #560]	@ (80025e8 <main+0x548>)
 80023b6:	4618      	mov	r0, r3
 80023b8:	f7fe fbbc 	bl	8000b34 <__aeabi_fsub>
 80023bc:	4603      	mov	r3, r0
 80023be:	461a      	mov	r2, r3
 80023c0:	4b8b      	ldr	r3, [pc, #556]	@ (80025f0 <main+0x550>)
 80023c2:	601a      	str	r2, [r3, #0]
  	  /*
  	   * updating the reading of IMU
  	   */
  	  imu.update_counts();
 80023c4:	488b      	ldr	r0, [pc, #556]	@ (80025f4 <main+0x554>)
 80023c6:	f7ff f8f7 	bl	80015b8 <_ZN5GY_2513update_countsEv>
	  imu.update_angles();
 80023ca:	488a      	ldr	r0, [pc, #552]	@ (80025f4 <main+0x554>)
 80023cc:	f7ff f9ec 	bl	80017a8 <_ZN5GY_2513update_anglesEv>

	  /*
	   * updating encoder values
	   */
	  encoder_x.update();
 80023d0:	4889      	ldr	r0, [pc, #548]	@ (80025f8 <main+0x558>)
 80023d2:	f7fe fff5 	bl	80013c0 <_ZN7Encoder6updateEv>
	  encoder_y.update();
 80023d6:	4889      	ldr	r0, [pc, #548]	@ (80025fc <main+0x55c>)
 80023d8:	f7fe fff2 	bl	80013c0 <_ZN7Encoder6updateEv>

	  /*
	   * storing the values of encoders and IMU appropriately
	   */
	  last_encoder_x = current_encoder_x;
 80023dc:	4b88      	ldr	r3, [pc, #544]	@ (8002600 <main+0x560>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4a88      	ldr	r2, [pc, #544]	@ (8002604 <main+0x564>)
 80023e2:	6013      	str	r3, [r2, #0]
	  last_encoder_y = current_encoder_y;
 80023e4:	4b88      	ldr	r3, [pc, #544]	@ (8002608 <main+0x568>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	4a88      	ldr	r2, [pc, #544]	@ (800260c <main+0x56c>)
 80023ea:	6013      	str	r3, [r2, #0]
	  last_theta = current_theta;
 80023ec:	4b88      	ldr	r3, [pc, #544]	@ (8002610 <main+0x570>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	4a88      	ldr	r2, [pc, #544]	@ (8002614 <main+0x574>)
 80023f2:	6013      	str	r3, [r2, #0]
	  current_encoder_x = encoder_x.getDistance(ENCODER_UNITS.METER);
 80023f4:	2103      	movs	r1, #3
 80023f6:	4880      	ldr	r0, [pc, #512]	@ (80025f8 <main+0x558>)
 80023f8:	f7ff f862 	bl	80014c0 <_ZNK7Encoder11getDistanceEh>
 80023fc:	4603      	mov	r3, r0
 80023fe:	4a80      	ldr	r2, [pc, #512]	@ (8002600 <main+0x560>)
 8002400:	6013      	str	r3, [r2, #0]
	  current_encoder_y = encoder_y.getDistance(ENCODER_UNITS.METER);
 8002402:	2103      	movs	r1, #3
 8002404:	487d      	ldr	r0, [pc, #500]	@ (80025fc <main+0x55c>)
 8002406:	f7ff f85b 	bl	80014c0 <_ZNK7Encoder11getDistanceEh>
 800240a:	4603      	mov	r3, r0
 800240c:	4a7e      	ldr	r2, [pc, #504]	@ (8002608 <main+0x568>)
 800240e:	6013      	str	r3, [r2, #0]
	  current_theta = (imu.x_angle)*2*M_PI/360;
 8002410:	4b78      	ldr	r3, [pc, #480]	@ (80025f4 <main+0x554>)
 8002412:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002414:	4619      	mov	r1, r3
 8002416:	4618      	mov	r0, r3
 8002418:	f7fe fb8e 	bl	8000b38 <__addsf3>
 800241c:	4603      	mov	r3, r0
 800241e:	4618      	mov	r0, r3
 8002420:	f7fd fffa 	bl	8000418 <__aeabi_f2d>
 8002424:	a36a      	add	r3, pc, #424	@ (adr r3, 80025d0 <main+0x530>)
 8002426:	e9d3 2300 	ldrd	r2, r3, [r3]
 800242a:	f7fe f84d 	bl	80004c8 <__aeabi_dmul>
 800242e:	4602      	mov	r2, r0
 8002430:	460b      	mov	r3, r1
 8002432:	4610      	mov	r0, r2
 8002434:	4619      	mov	r1, r3
 8002436:	f04f 0200 	mov.w	r2, #0
 800243a:	4b77      	ldr	r3, [pc, #476]	@ (8002618 <main+0x578>)
 800243c:	f7fe f96e 	bl	800071c <__aeabi_ddiv>
 8002440:	4602      	mov	r2, r0
 8002442:	460b      	mov	r3, r1
 8002444:	4610      	mov	r0, r2
 8002446:	4619      	mov	r1, r3
 8002448:	f7fe fb20 	bl	8000a8c <__aeabi_d2f>
 800244c:	4603      	mov	r3, r0
 800244e:	4a70      	ldr	r2, [pc, #448]	@ (8002610 <main+0x570>)
 8002450:	6013      	str	r3, [r2, #0]

	  /*
	   * calculations for odometry
	   */
	  delta_theta = current_theta - last_theta;
 8002452:	4b6f      	ldr	r3, [pc, #444]	@ (8002610 <main+0x570>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	4a6f      	ldr	r2, [pc, #444]	@ (8002614 <main+0x574>)
 8002458:	6812      	ldr	r2, [r2, #0]
 800245a:	4611      	mov	r1, r2
 800245c:	4618      	mov	r0, r3
 800245e:	f7fe fb69 	bl	8000b34 <__aeabi_fsub>
 8002462:	4603      	mov	r3, r0
 8002464:	461a      	mov	r2, r3
 8002466:	4b6d      	ldr	r3, [pc, #436]	@ (800261c <main+0x57c>)
 8002468:	601a      	str	r2, [r3, #0]
	  delta_x = current_encoder_x - last_encoder_x;
 800246a:	4b65      	ldr	r3, [pc, #404]	@ (8002600 <main+0x560>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	4a65      	ldr	r2, [pc, #404]	@ (8002604 <main+0x564>)
 8002470:	6812      	ldr	r2, [r2, #0]
 8002472:	4611      	mov	r1, r2
 8002474:	4618      	mov	r0, r3
 8002476:	f7fe fb5d 	bl	8000b34 <__aeabi_fsub>
 800247a:	4603      	mov	r3, r0
 800247c:	461a      	mov	r2, r3
 800247e:	4b68      	ldr	r3, [pc, #416]	@ (8002620 <main+0x580>)
 8002480:	601a      	str	r2, [r3, #0]
	  delta_y = current_encoder_y - last_encoder_y;
 8002482:	4b61      	ldr	r3, [pc, #388]	@ (8002608 <main+0x568>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4a61      	ldr	r2, [pc, #388]	@ (800260c <main+0x56c>)
 8002488:	6812      	ldr	r2, [r2, #0]
 800248a:	4611      	mov	r1, r2
 800248c:	4618      	mov	r0, r3
 800248e:	f7fe fb51 	bl	8000b34 <__aeabi_fsub>
 8002492:	4603      	mov	r3, r0
 8002494:	461a      	mov	r2, r3
 8002496:	4b63      	ldr	r3, [pc, #396]	@ (8002624 <main+0x584>)
 8002498:	601a      	str	r2, [r3, #0]
	  float delta_position_x = delta_x + (delta_theta * encoder_x_offset);
 800249a:	4b60      	ldr	r3, [pc, #384]	@ (800261c <main+0x57c>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4a62      	ldr	r2, [pc, #392]	@ (8002628 <main+0x588>)
 80024a0:	6812      	ldr	r2, [r2, #0]
 80024a2:	4611      	mov	r1, r2
 80024a4:	4618      	mov	r0, r3
 80024a6:	f7fe fc4f 	bl	8000d48 <__aeabi_fmul>
 80024aa:	4603      	mov	r3, r0
 80024ac:	461a      	mov	r2, r3
 80024ae:	4b5c      	ldr	r3, [pc, #368]	@ (8002620 <main+0x580>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	4619      	mov	r1, r3
 80024b4:	4610      	mov	r0, r2
 80024b6:	f7fe fb3f 	bl	8000b38 <__addsf3>
 80024ba:	4603      	mov	r3, r0
 80024bc:	60bb      	str	r3, [r7, #8]
	  float delta_position_y = delta_y - (delta_theta * encoder_y_offset);
 80024be:	4b59      	ldr	r3, [pc, #356]	@ (8002624 <main+0x584>)
 80024c0:	681c      	ldr	r4, [r3, #0]
 80024c2:	4b56      	ldr	r3, [pc, #344]	@ (800261c <main+0x57c>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	4a59      	ldr	r2, [pc, #356]	@ (800262c <main+0x58c>)
 80024c8:	6812      	ldr	r2, [r2, #0]
 80024ca:	4611      	mov	r1, r2
 80024cc:	4618      	mov	r0, r3
 80024ce:	f7fe fc3b 	bl	8000d48 <__aeabi_fmul>
 80024d2:	4603      	mov	r3, r0
 80024d4:	4619      	mov	r1, r3
 80024d6:	4620      	mov	r0, r4
 80024d8:	f7fe fb2c 	bl	8000b34 <__aeabi_fsub>
 80024dc:	4603      	mov	r3, r0
 80024de:	607b      	str	r3, [r7, #4]
	  raw_x_position += cos(current_theta)*delta_position_x - sin(current_theta)*delta_position_y;
 80024e0:	4b4b      	ldr	r3, [pc, #300]	@ (8002610 <main+0x570>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	4618      	mov	r0, r3
 80024e6:	f7ff fbbd 	bl	8001c64 <_ZSt3cosf>
 80024ea:	4603      	mov	r3, r0
 80024ec:	68b9      	ldr	r1, [r7, #8]
 80024ee:	4618      	mov	r0, r3
 80024f0:	f7fe fc2a 	bl	8000d48 <__aeabi_fmul>
 80024f4:	4603      	mov	r3, r0
 80024f6:	461c      	mov	r4, r3
 80024f8:	4b45      	ldr	r3, [pc, #276]	@ (8002610 <main+0x570>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4618      	mov	r0, r3
 80024fe:	f7ff fbbd 	bl	8001c7c <_ZSt3sinf>
 8002502:	4603      	mov	r3, r0
 8002504:	6879      	ldr	r1, [r7, #4]
 8002506:	4618      	mov	r0, r3
 8002508:	f7fe fc1e 	bl	8000d48 <__aeabi_fmul>
 800250c:	4603      	mov	r3, r0
 800250e:	4619      	mov	r1, r3
 8002510:	4620      	mov	r0, r4
 8002512:	f7fe fb0f 	bl	8000b34 <__aeabi_fsub>
 8002516:	4603      	mov	r3, r0
 8002518:	461a      	mov	r2, r3
 800251a:	4b45      	ldr	r3, [pc, #276]	@ (8002630 <main+0x590>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	4619      	mov	r1, r3
 8002520:	4610      	mov	r0, r2
 8002522:	f7fe fb09 	bl	8000b38 <__addsf3>
 8002526:	4603      	mov	r3, r0
 8002528:	461a      	mov	r2, r3
 800252a:	4b41      	ldr	r3, [pc, #260]	@ (8002630 <main+0x590>)
 800252c:	601a      	str	r2, [r3, #0]
	  raw_y_position += sin(current_theta)*delta_position_x + cos(current_theta)*delta_position_y;
 800252e:	4b38      	ldr	r3, [pc, #224]	@ (8002610 <main+0x570>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	4618      	mov	r0, r3
 8002534:	f7ff fba2 	bl	8001c7c <_ZSt3sinf>
 8002538:	4603      	mov	r3, r0
 800253a:	68b9      	ldr	r1, [r7, #8]
 800253c:	4618      	mov	r0, r3
 800253e:	f7fe fc03 	bl	8000d48 <__aeabi_fmul>
 8002542:	4603      	mov	r3, r0
 8002544:	461c      	mov	r4, r3
 8002546:	4b32      	ldr	r3, [pc, #200]	@ (8002610 <main+0x570>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	4618      	mov	r0, r3
 800254c:	f7ff fb8a 	bl	8001c64 <_ZSt3cosf>
 8002550:	4603      	mov	r3, r0
 8002552:	6879      	ldr	r1, [r7, #4]
 8002554:	4618      	mov	r0, r3
 8002556:	f7fe fbf7 	bl	8000d48 <__aeabi_fmul>
 800255a:	4603      	mov	r3, r0
 800255c:	4619      	mov	r1, r3
 800255e:	4620      	mov	r0, r4
 8002560:	f7fe faea 	bl	8000b38 <__addsf3>
 8002564:	4603      	mov	r3, r0
 8002566:	461a      	mov	r2, r3
 8002568:	4b32      	ldr	r3, [pc, #200]	@ (8002634 <main+0x594>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4619      	mov	r1, r3
 800256e:	4610      	mov	r0, r2
 8002570:	f7fe fae2 	bl	8000b38 <__addsf3>
 8002574:	4603      	mov	r3, r0
 8002576:	461a      	mov	r2, r3
 8002578:	4b2e      	ldr	r3, [pc, #184]	@ (8002634 <main+0x594>)
 800257a:	601a      	str	r2, [r3, #0]
	  raw_theta = current_theta;
 800257c:	4b24      	ldr	r3, [pc, #144]	@ (8002610 <main+0x570>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a2d      	ldr	r2, [pc, #180]	@ (8002638 <main+0x598>)
 8002582:	6013      	str	r3, [r2, #0]
	   *   \/          \/
	   *  2 \          / 1
	   */

	  // applying PID onto x position, y position, and theta
	  x_velocity = 0;
 8002584:	4b2d      	ldr	r3, [pc, #180]	@ (800263c <main+0x59c>)
 8002586:	f04f 0200 	mov.w	r2, #0
 800258a:	601a      	str	r2, [r3, #0]
	  y_velocity = 0;
 800258c:	4b2c      	ldr	r3, [pc, #176]	@ (8002640 <main+0x5a0>)
 800258e:	f04f 0200 	mov.w	r2, #0
 8002592:	601a      	str	r2, [r3, #0]
	  omega = 0;
 8002594:	4b2b      	ldr	r3, [pc, #172]	@ (8002644 <main+0x5a4>)
 8002596:	f04f 0200 	mov.w	r2, #0
 800259a:	601a      	str	r2, [r3, #0]

	  x_position = raw_x_position - offset_x_position;
 800259c:	4b24      	ldr	r3, [pc, #144]	@ (8002630 <main+0x590>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4a29      	ldr	r2, [pc, #164]	@ (8002648 <main+0x5a8>)
 80025a2:	6812      	ldr	r2, [r2, #0]
 80025a4:	4611      	mov	r1, r2
 80025a6:	4618      	mov	r0, r3
 80025a8:	f7fe fac4 	bl	8000b34 <__aeabi_fsub>
 80025ac:	4603      	mov	r3, r0
 80025ae:	461a      	mov	r2, r3
 80025b0:	4b26      	ldr	r3, [pc, #152]	@ (800264c <main+0x5ac>)
 80025b2:	601a      	str	r2, [r3, #0]
	  y_position = raw_y_position - offset_y_position;
 80025b4:	4b1f      	ldr	r3, [pc, #124]	@ (8002634 <main+0x594>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4a25      	ldr	r2, [pc, #148]	@ (8002650 <main+0x5b0>)
 80025ba:	6812      	ldr	r2, [r2, #0]
 80025bc:	4611      	mov	r1, r2
 80025be:	4618      	mov	r0, r3
 80025c0:	f7fe fab8 	bl	8000b34 <__aeabi_fsub>
 80025c4:	4603      	mov	r3, r0
 80025c6:	461a      	mov	r2, r3
 80025c8:	e044      	b.n	8002654 <main+0x5b4>
 80025ca:	bf00      	nop
 80025cc:	f3af 8000 	nop.w
 80025d0:	54442d18 	.word	0x54442d18
 80025d4:	400921fb 	.word	0x400921fb
 80025d8:	40011000 	.word	0x40011000
 80025dc:	2000030c 	.word	0x2000030c
 80025e0:	2000031c 	.word	0x2000031c
 80025e4:	20000324 	.word	0x20000324
 80025e8:	42fe0000 	.word	0x42fe0000
 80025ec:	200003c0 	.word	0x200003c0
 80025f0:	200003c4 	.word	0x200003c4
 80025f4:	20000240 	.word	0x20000240
 80025f8:	20000288 	.word	0x20000288
 80025fc:	200002ac 	.word	0x200002ac
 8002600:	200003ac 	.word	0x200003ac
 8002604:	200003a0 	.word	0x200003a0
 8002608:	200003b0 	.word	0x200003b0
 800260c:	200003a4 	.word	0x200003a4
 8002610:	200003a8 	.word	0x200003a8
 8002614:	2000039c 	.word	0x2000039c
 8002618:	40768000 	.word	0x40768000
 800261c:	200003b4 	.word	0x200003b4
 8002620:	200003b8 	.word	0x200003b8
 8002624:	200003bc 	.word	0x200003bc
 8002628:	20000000 	.word	0x20000000
 800262c:	20000004 	.word	0x20000004
 8002630:	20000378 	.word	0x20000378
 8002634:	2000037c 	.word	0x2000037c
 8002638:	20000380 	.word	0x20000380
 800263c:	2000036c 	.word	0x2000036c
 8002640:	20000370 	.word	0x20000370
 8002644:	20000374 	.word	0x20000374
 8002648:	20000390 	.word	0x20000390
 800264c:	20000384 	.word	0x20000384
 8002650:	20000394 	.word	0x20000394
 8002654:	4b7a      	ldr	r3, [pc, #488]	@ (8002840 <main+0x7a0>)
 8002656:	601a      	str	r2, [r3, #0]
	  theta = raw_theta - offset_theta;
 8002658:	4b7a      	ldr	r3, [pc, #488]	@ (8002844 <main+0x7a4>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	4a7a      	ldr	r2, [pc, #488]	@ (8002848 <main+0x7a8>)
 800265e:	6812      	ldr	r2, [r2, #0]
 8002660:	4611      	mov	r1, r2
 8002662:	4618      	mov	r0, r3
 8002664:	f7fe fa66 	bl	8000b34 <__aeabi_fsub>
 8002668:	4603      	mov	r3, r0
 800266a:	461a      	mov	r2, r3
 800266c:	4b77      	ldr	r3, [pc, #476]	@ (800284c <main+0x7ac>)
 800266e:	601a      	str	r2, [r3, #0]
//	  }
//	  if (y_velocity >  max_y_velocity) {y_velocity =  max_y_velocity;}
//	  if (y_velocity < -max_y_velocity) {y_velocity = -max_y_velocity;}
//	  if (x_velocity >  max_x_velocity) {x_velocity =  max_x_velocity;}
//	  if (x_velocity < -max_x_velocity) {x_velocity = -max_x_velocity;}
	  x_velocity = x_position_pid.compute(desired_x_position - x_position);
 8002670:	4b77      	ldr	r3, [pc, #476]	@ (8002850 <main+0x7b0>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4a77      	ldr	r2, [pc, #476]	@ (8002854 <main+0x7b4>)
 8002676:	6812      	ldr	r2, [r2, #0]
 8002678:	4611      	mov	r1, r2
 800267a:	4618      	mov	r0, r3
 800267c:	f7fe fa5a 	bl	8000b34 <__aeabi_fsub>
 8002680:	4603      	mov	r3, r0
 8002682:	4618      	mov	r0, r3
 8002684:	f7fd fec8 	bl	8000418 <__aeabi_f2d>
 8002688:	4602      	mov	r2, r0
 800268a:	460b      	mov	r3, r1
 800268c:	4872      	ldr	r0, [pc, #456]	@ (8002858 <main+0x7b8>)
 800268e:	f7ff fa25 	bl	8001adc <_ZN3PID7computeEd>
 8002692:	4602      	mov	r2, r0
 8002694:	460b      	mov	r3, r1
 8002696:	4610      	mov	r0, r2
 8002698:	4619      	mov	r1, r3
 800269a:	f7fe f9f7 	bl	8000a8c <__aeabi_d2f>
 800269e:	4603      	mov	r3, r0
 80026a0:	4a6e      	ldr	r2, [pc, #440]	@ (800285c <main+0x7bc>)
 80026a2:	6013      	str	r3, [r2, #0]
	  y_velocity = y_position_pid.compute(desired_y_position - y_position);
 80026a4:	4b6e      	ldr	r3, [pc, #440]	@ (8002860 <main+0x7c0>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	4a65      	ldr	r2, [pc, #404]	@ (8002840 <main+0x7a0>)
 80026aa:	6812      	ldr	r2, [r2, #0]
 80026ac:	4611      	mov	r1, r2
 80026ae:	4618      	mov	r0, r3
 80026b0:	f7fe fa40 	bl	8000b34 <__aeabi_fsub>
 80026b4:	4603      	mov	r3, r0
 80026b6:	4618      	mov	r0, r3
 80026b8:	f7fd feae 	bl	8000418 <__aeabi_f2d>
 80026bc:	4602      	mov	r2, r0
 80026be:	460b      	mov	r3, r1
 80026c0:	4868      	ldr	r0, [pc, #416]	@ (8002864 <main+0x7c4>)
 80026c2:	f7ff fa0b 	bl	8001adc <_ZN3PID7computeEd>
 80026c6:	4602      	mov	r2, r0
 80026c8:	460b      	mov	r3, r1
 80026ca:	4610      	mov	r0, r2
 80026cc:	4619      	mov	r1, r3
 80026ce:	f7fe f9dd 	bl	8000a8c <__aeabi_d2f>
 80026d2:	4603      	mov	r3, r0
 80026d4:	4a64      	ldr	r2, [pc, #400]	@ (8002868 <main+0x7c8>)
 80026d6:	6013      	str	r3, [r2, #0]
	  omega = theta_pid.compute(0 - theta);
 80026d8:	4b5c      	ldr	r3, [pc, #368]	@ (800284c <main+0x7ac>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4619      	mov	r1, r3
 80026de:	f04f 0000 	mov.w	r0, #0
 80026e2:	f7fe fa27 	bl	8000b34 <__aeabi_fsub>
 80026e6:	4603      	mov	r3, r0
 80026e8:	4618      	mov	r0, r3
 80026ea:	f7fd fe95 	bl	8000418 <__aeabi_f2d>
 80026ee:	4602      	mov	r2, r0
 80026f0:	460b      	mov	r3, r1
 80026f2:	485e      	ldr	r0, [pc, #376]	@ (800286c <main+0x7cc>)
 80026f4:	f7ff f9f2 	bl	8001adc <_ZN3PID7computeEd>
 80026f8:	4602      	mov	r2, r0
 80026fa:	460b      	mov	r3, r1
 80026fc:	4610      	mov	r0, r2
 80026fe:	4619      	mov	r1, r3
 8002700:	f7fe f9c4 	bl	8000a8c <__aeabi_d2f>
 8002704:	4603      	mov	r3, r0
 8002706:	4a5a      	ldr	r2, [pc, #360]	@ (8002870 <main+0x7d0>)
 8002708:	6013      	str	r3, [r2, #0]
	  Base.calculate_speeds(theta, x_velocity, y_velocity, omega*0.7);
 800270a:	4b50      	ldr	r3, [pc, #320]	@ (800284c <main+0x7ac>)
 800270c:	681c      	ldr	r4, [r3, #0]
 800270e:	4b53      	ldr	r3, [pc, #332]	@ (800285c <main+0x7bc>)
 8002710:	681d      	ldr	r5, [r3, #0]
 8002712:	4b55      	ldr	r3, [pc, #340]	@ (8002868 <main+0x7c8>)
 8002714:	681e      	ldr	r6, [r3, #0]
 8002716:	4b56      	ldr	r3, [pc, #344]	@ (8002870 <main+0x7d0>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	4618      	mov	r0, r3
 800271c:	f7fd fe7c 	bl	8000418 <__aeabi_f2d>
 8002720:	a345      	add	r3, pc, #276	@ (adr r3, 8002838 <main+0x798>)
 8002722:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002726:	f7fd fecf 	bl	80004c8 <__aeabi_dmul>
 800272a:	4602      	mov	r2, r0
 800272c:	460b      	mov	r3, r1
 800272e:	4610      	mov	r0, r2
 8002730:	4619      	mov	r1, r3
 8002732:	f7fe f9ab 	bl	8000a8c <__aeabi_d2f>
 8002736:	4603      	mov	r3, r0
 8002738:	9300      	str	r3, [sp, #0]
 800273a:	4633      	mov	r3, r6
 800273c:	462a      	mov	r2, r5
 800273e:	4621      	mov	r1, r4
 8002740:	484c      	ldr	r0, [pc, #304]	@ (8002874 <main+0x7d4>)
 8002742:	f7ff fae1 	bl	8001d08 <_ZN18QuadBaseKinematics16calculate_speedsEffff>

	  if (abs(Base.speed1) <= 10) {Base.speed1 = 0;}
 8002746:	4b4b      	ldr	r3, [pc, #300]	@ (8002874 <main+0x7d4>)
 8002748:	691b      	ldr	r3, [r3, #16]
 800274a:	4618      	mov	r0, r3
 800274c:	f7ff fc77 	bl	800203e <_ZSt3absf>
 8002750:	4603      	mov	r3, r0
 8002752:	2201      	movs	r2, #1
 8002754:	4614      	mov	r4, r2
 8002756:	4948      	ldr	r1, [pc, #288]	@ (8002878 <main+0x7d8>)
 8002758:	4618      	mov	r0, r3
 800275a:	f7fe fc9d 	bl	8001098 <__aeabi_fcmple>
 800275e:	4603      	mov	r3, r0
 8002760:	2b00      	cmp	r3, #0
 8002762:	d101      	bne.n	8002768 <main+0x6c8>
 8002764:	2300      	movs	r3, #0
 8002766:	461c      	mov	r4, r3
 8002768:	b2e3      	uxtb	r3, r4
 800276a:	2b00      	cmp	r3, #0
 800276c:	d003      	beq.n	8002776 <main+0x6d6>
 800276e:	4b41      	ldr	r3, [pc, #260]	@ (8002874 <main+0x7d4>)
 8002770:	f04f 0200 	mov.w	r2, #0
 8002774:	611a      	str	r2, [r3, #16]
	  if (abs(Base.speed2) <= 10) {Base.speed2 = 0;}
 8002776:	4b3f      	ldr	r3, [pc, #252]	@ (8002874 <main+0x7d4>)
 8002778:	695b      	ldr	r3, [r3, #20]
 800277a:	4618      	mov	r0, r3
 800277c:	f7ff fc5f 	bl	800203e <_ZSt3absf>
 8002780:	4603      	mov	r3, r0
 8002782:	2201      	movs	r2, #1
 8002784:	4614      	mov	r4, r2
 8002786:	493c      	ldr	r1, [pc, #240]	@ (8002878 <main+0x7d8>)
 8002788:	4618      	mov	r0, r3
 800278a:	f7fe fc85 	bl	8001098 <__aeabi_fcmple>
 800278e:	4603      	mov	r3, r0
 8002790:	2b00      	cmp	r3, #0
 8002792:	d101      	bne.n	8002798 <main+0x6f8>
 8002794:	2300      	movs	r3, #0
 8002796:	461c      	mov	r4, r3
 8002798:	b2e3      	uxtb	r3, r4
 800279a:	2b00      	cmp	r3, #0
 800279c:	d003      	beq.n	80027a6 <main+0x706>
 800279e:	4b35      	ldr	r3, [pc, #212]	@ (8002874 <main+0x7d4>)
 80027a0:	f04f 0200 	mov.w	r2, #0
 80027a4:	615a      	str	r2, [r3, #20]
	  if (abs(Base.speed3) <= 10) {Base.speed3 = 0;}
 80027a6:	4b33      	ldr	r3, [pc, #204]	@ (8002874 <main+0x7d4>)
 80027a8:	699b      	ldr	r3, [r3, #24]
 80027aa:	4618      	mov	r0, r3
 80027ac:	f7ff fc47 	bl	800203e <_ZSt3absf>
 80027b0:	4603      	mov	r3, r0
 80027b2:	2201      	movs	r2, #1
 80027b4:	4614      	mov	r4, r2
 80027b6:	4930      	ldr	r1, [pc, #192]	@ (8002878 <main+0x7d8>)
 80027b8:	4618      	mov	r0, r3
 80027ba:	f7fe fc6d 	bl	8001098 <__aeabi_fcmple>
 80027be:	4603      	mov	r3, r0
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d101      	bne.n	80027c8 <main+0x728>
 80027c4:	2300      	movs	r3, #0
 80027c6:	461c      	mov	r4, r3
 80027c8:	b2e3      	uxtb	r3, r4
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d003      	beq.n	80027d6 <main+0x736>
 80027ce:	4b29      	ldr	r3, [pc, #164]	@ (8002874 <main+0x7d4>)
 80027d0:	f04f 0200 	mov.w	r2, #0
 80027d4:	619a      	str	r2, [r3, #24]
	  if (abs(Base.speed4) <= 10) {Base.speed4 = 0;}
 80027d6:	4b27      	ldr	r3, [pc, #156]	@ (8002874 <main+0x7d4>)
 80027d8:	69db      	ldr	r3, [r3, #28]
 80027da:	4618      	mov	r0, r3
 80027dc:	f7ff fc2f 	bl	800203e <_ZSt3absf>
 80027e0:	4603      	mov	r3, r0
 80027e2:	2201      	movs	r2, #1
 80027e4:	4614      	mov	r4, r2
 80027e6:	4924      	ldr	r1, [pc, #144]	@ (8002878 <main+0x7d8>)
 80027e8:	4618      	mov	r0, r3
 80027ea:	f7fe fc55 	bl	8001098 <__aeabi_fcmple>
 80027ee:	4603      	mov	r3, r0
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d101      	bne.n	80027f8 <main+0x758>
 80027f4:	2300      	movs	r3, #0
 80027f6:	461c      	mov	r4, r3
 80027f8:	b2e3      	uxtb	r3, r4
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d003      	beq.n	8002806 <main+0x766>
 80027fe:	4b1d      	ldr	r3, [pc, #116]	@ (8002874 <main+0x7d4>)
 8002800:	f04f 0200 	mov.w	r2, #0
 8002804:	61da      	str	r2, [r3, #28]
	  /*
	   * Actuating the motors
	   */
	  motor1.set_speed(Base.speed1);
 8002806:	4b1b      	ldr	r3, [pc, #108]	@ (8002874 <main+0x7d4>)
 8002808:	691b      	ldr	r3, [r3, #16]
 800280a:	4619      	mov	r1, r3
 800280c:	481b      	ldr	r0, [pc, #108]	@ (800287c <main+0x7dc>)
 800280e:	f7ff f897 	bl	8001940 <_ZN5MOTOR9set_speedEf>
	  motor2.set_speed(Base.speed2);
 8002812:	4b18      	ldr	r3, [pc, #96]	@ (8002874 <main+0x7d4>)
 8002814:	695b      	ldr	r3, [r3, #20]
 8002816:	4619      	mov	r1, r3
 8002818:	4819      	ldr	r0, [pc, #100]	@ (8002880 <main+0x7e0>)
 800281a:	f7ff f891 	bl	8001940 <_ZN5MOTOR9set_speedEf>
	  motor3.set_speed(Base.speed3);
 800281e:	4b15      	ldr	r3, [pc, #84]	@ (8002874 <main+0x7d4>)
 8002820:	699b      	ldr	r3, [r3, #24]
 8002822:	4619      	mov	r1, r3
 8002824:	4817      	ldr	r0, [pc, #92]	@ (8002884 <main+0x7e4>)
 8002826:	f7ff f88b 	bl	8001940 <_ZN5MOTOR9set_speedEf>
	  motor4.set_speed(Base.speed4);
 800282a:	4b12      	ldr	r3, [pc, #72]	@ (8002874 <main+0x7d4>)
 800282c:	69db      	ldr	r3, [r3, #28]
 800282e:	4619      	mov	r1, r3
 8002830:	4815      	ldr	r0, [pc, #84]	@ (8002888 <main+0x7e8>)
 8002832:	f7ff f885 	bl	8001940 <_ZN5MOTOR9set_speedEf>
  }
 8002836:	e4e3      	b.n	8002200 <main+0x160>
 8002838:	66666666 	.word	0x66666666
 800283c:	3fe66666 	.word	0x3fe66666
 8002840:	20000388 	.word	0x20000388
 8002844:	20000380 	.word	0x20000380
 8002848:	20000398 	.word	0x20000398
 800284c:	2000038c 	.word	0x2000038c
 8002850:	200003c0 	.word	0x200003c0
 8002854:	20000384 	.word	0x20000384
 8002858:	200003c8 	.word	0x200003c8
 800285c:	2000036c 	.word	0x2000036c
 8002860:	200003c4 	.word	0x200003c4
 8002864:	20000410 	.word	0x20000410
 8002868:	20000370 	.word	0x20000370
 800286c:	20000458 	.word	0x20000458
 8002870:	20000374 	.word	0x20000374
 8002874:	2000032c 	.word	0x2000032c
 8002878:	41200000 	.word	0x41200000
 800287c:	200002d0 	.word	0x200002d0
 8002880:	200002dc 	.word	0x200002dc
 8002884:	200002e8 	.word	0x200002e8
 8002888:	200002f4 	.word	0x200002f4

0800288c <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b090      	sub	sp, #64	@ 0x40
 8002890:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002892:	f107 0318 	add.w	r3, r7, #24
 8002896:	2228      	movs	r2, #40	@ 0x28
 8002898:	2100      	movs	r1, #0
 800289a:	4618      	mov	r0, r3
 800289c:	f003 fb2a 	bl	8005ef4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80028a0:	1d3b      	adds	r3, r7, #4
 80028a2:	2200      	movs	r2, #0
 80028a4:	601a      	str	r2, [r3, #0]
 80028a6:	605a      	str	r2, [r3, #4]
 80028a8:	609a      	str	r2, [r3, #8]
 80028aa:	60da      	str	r2, [r3, #12]
 80028ac:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80028ae:	2301      	movs	r3, #1
 80028b0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80028b2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80028b6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80028b8:	2300      	movs	r3, #0
 80028ba:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80028bc:	2301      	movs	r3, #1
 80028be:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80028c0:	2302      	movs	r3, #2
 80028c2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80028c4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80028c8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80028ca:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80028ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80028d0:	f107 0318 	add.w	r3, r7, #24
 80028d4:	4618      	mov	r0, r3
 80028d6:	f001 f9ad 	bl	8003c34 <HAL_RCC_OscConfig>
 80028da:	4603      	mov	r3, r0
 80028dc:	2b00      	cmp	r3, #0
 80028de:	bf14      	ite	ne
 80028e0:	2301      	movne	r3, #1
 80028e2:	2300      	moveq	r3, #0
 80028e4:	b2db      	uxtb	r3, r3
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d001      	beq.n	80028ee <_Z18SystemClock_Configv+0x62>
  {
    Error_Handler();
 80028ea:	f000 f9db 	bl	8002ca4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80028ee:	230f      	movs	r3, #15
 80028f0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80028f2:	2302      	movs	r3, #2
 80028f4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80028f6:	2300      	movs	r3, #0
 80028f8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80028fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80028fe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002900:	2300      	movs	r3, #0
 8002902:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002904:	1d3b      	adds	r3, r7, #4
 8002906:	2102      	movs	r1, #2
 8002908:	4618      	mov	r0, r3
 800290a:	f001 fc15 	bl	8004138 <HAL_RCC_ClockConfig>
 800290e:	4603      	mov	r3, r0
 8002910:	2b00      	cmp	r3, #0
 8002912:	bf14      	ite	ne
 8002914:	2301      	movne	r3, #1
 8002916:	2300      	moveq	r3, #0
 8002918:	b2db      	uxtb	r3, r3
 800291a:	2b00      	cmp	r3, #0
 800291c:	d001      	beq.n	8002922 <_Z18SystemClock_Configv+0x96>
  {
    Error_Handler();
 800291e:	f000 f9c1 	bl	8002ca4 <Error_Handler>
  }
}
 8002922:	bf00      	nop
 8002924:	3740      	adds	r7, #64	@ 0x40
 8002926:	46bd      	mov	sp, r7
 8002928:	bd80      	pop	{r7, pc}
	...

0800292c <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b08c      	sub	sp, #48	@ 0x30
 8002930:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002932:	f107 030c 	add.w	r3, r7, #12
 8002936:	2224      	movs	r2, #36	@ 0x24
 8002938:	2100      	movs	r1, #0
 800293a:	4618      	mov	r0, r3
 800293c:	f003 fada 	bl	8005ef4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002940:	1d3b      	adds	r3, r7, #4
 8002942:	2200      	movs	r2, #0
 8002944:	601a      	str	r2, [r3, #0]
 8002946:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002948:	4b26      	ldr	r3, [pc, #152]	@ (80029e4 <_ZL12MX_TIM2_Initv+0xb8>)
 800294a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800294e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002950:	4b24      	ldr	r3, [pc, #144]	@ (80029e4 <_ZL12MX_TIM2_Initv+0xb8>)
 8002952:	2200      	movs	r2, #0
 8002954:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002956:	4b23      	ldr	r3, [pc, #140]	@ (80029e4 <_ZL12MX_TIM2_Initv+0xb8>)
 8002958:	2200      	movs	r2, #0
 800295a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 400;
 800295c:	4b21      	ldr	r3, [pc, #132]	@ (80029e4 <_ZL12MX_TIM2_Initv+0xb8>)
 800295e:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8002962:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002964:	4b1f      	ldr	r3, [pc, #124]	@ (80029e4 <_ZL12MX_TIM2_Initv+0xb8>)
 8002966:	2200      	movs	r2, #0
 8002968:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800296a:	4b1e      	ldr	r3, [pc, #120]	@ (80029e4 <_ZL12MX_TIM2_Initv+0xb8>)
 800296c:	2280      	movs	r2, #128	@ 0x80
 800296e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002970:	2303      	movs	r3, #3
 8002972:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002974:	2300      	movs	r3, #0
 8002976:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002978:	2301      	movs	r3, #1
 800297a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800297c:	2300      	movs	r3, #0
 800297e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002980:	2300      	movs	r3, #0
 8002982:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002984:	2300      	movs	r3, #0
 8002986:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002988:	2301      	movs	r3, #1
 800298a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800298c:	2300      	movs	r3, #0
 800298e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002990:	2300      	movs	r3, #0
 8002992:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002994:	f107 030c 	add.w	r3, r7, #12
 8002998:	4619      	mov	r1, r3
 800299a:	4812      	ldr	r0, [pc, #72]	@ (80029e4 <_ZL12MX_TIM2_Initv+0xb8>)
 800299c:	f001 fd5a 	bl	8004454 <HAL_TIM_Encoder_Init>
 80029a0:	4603      	mov	r3, r0
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	bf14      	ite	ne
 80029a6:	2301      	movne	r3, #1
 80029a8:	2300      	moveq	r3, #0
 80029aa:	b2db      	uxtb	r3, r3
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d001      	beq.n	80029b4 <_ZL12MX_TIM2_Initv+0x88>
  {
    Error_Handler();
 80029b0:	f000 f978 	bl	8002ca4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029b4:	2300      	movs	r3, #0
 80029b6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029b8:	2300      	movs	r3, #0
 80029ba:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80029bc:	1d3b      	adds	r3, r7, #4
 80029be:	4619      	mov	r1, r3
 80029c0:	4808      	ldr	r0, [pc, #32]	@ (80029e4 <_ZL12MX_TIM2_Initv+0xb8>)
 80029c2:	f001 ff09 	bl	80047d8 <HAL_TIMEx_MasterConfigSynchronization>
 80029c6:	4603      	mov	r3, r0
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	bf14      	ite	ne
 80029cc:	2301      	movne	r3, #1
 80029ce:	2300      	moveq	r3, #0
 80029d0:	b2db      	uxtb	r3, r3
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d001      	beq.n	80029da <_ZL12MX_TIM2_Initv+0xae>
  {
    Error_Handler();
 80029d6:	f000 f965 	bl	8002ca4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80029da:	bf00      	nop
 80029dc:	3730      	adds	r7, #48	@ 0x30
 80029de:	46bd      	mov	sp, r7
 80029e0:	bd80      	pop	{r7, pc}
 80029e2:	bf00      	nop
 80029e4:	20000094 	.word	0x20000094

080029e8 <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b08c      	sub	sp, #48	@ 0x30
 80029ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80029ee:	f107 030c 	add.w	r3, r7, #12
 80029f2:	2224      	movs	r2, #36	@ 0x24
 80029f4:	2100      	movs	r1, #0
 80029f6:	4618      	mov	r0, r3
 80029f8:	f003 fa7c 	bl	8005ef4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80029fc:	1d3b      	adds	r3, r7, #4
 80029fe:	2200      	movs	r2, #0
 8002a00:	601a      	str	r2, [r3, #0]
 8002a02:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002a04:	4b25      	ldr	r3, [pc, #148]	@ (8002a9c <_ZL12MX_TIM3_Initv+0xb4>)
 8002a06:	4a26      	ldr	r2, [pc, #152]	@ (8002aa0 <_ZL12MX_TIM3_Initv+0xb8>)
 8002a08:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002a0a:	4b24      	ldr	r3, [pc, #144]	@ (8002a9c <_ZL12MX_TIM3_Initv+0xb4>)
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a10:	4b22      	ldr	r3, [pc, #136]	@ (8002a9c <_ZL12MX_TIM3_Initv+0xb4>)
 8002a12:	2200      	movs	r2, #0
 8002a14:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 400;
 8002a16:	4b21      	ldr	r3, [pc, #132]	@ (8002a9c <_ZL12MX_TIM3_Initv+0xb4>)
 8002a18:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8002a1c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a1e:	4b1f      	ldr	r3, [pc, #124]	@ (8002a9c <_ZL12MX_TIM3_Initv+0xb4>)
 8002a20:	2200      	movs	r2, #0
 8002a22:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002a24:	4b1d      	ldr	r3, [pc, #116]	@ (8002a9c <_ZL12MX_TIM3_Initv+0xb4>)
 8002a26:	2280      	movs	r2, #128	@ 0x80
 8002a28:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002a2a:	2303      	movs	r3, #3
 8002a2c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002a2e:	2300      	movs	r3, #0
 8002a30:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002a32:	2301      	movs	r3, #1
 8002a34:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002a36:	2300      	movs	r3, #0
 8002a38:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002a42:	2301      	movs	r3, #1
 8002a44:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002a46:	2300      	movs	r3, #0
 8002a48:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8002a4e:	f107 030c 	add.w	r3, r7, #12
 8002a52:	4619      	mov	r1, r3
 8002a54:	4811      	ldr	r0, [pc, #68]	@ (8002a9c <_ZL12MX_TIM3_Initv+0xb4>)
 8002a56:	f001 fcfd 	bl	8004454 <HAL_TIM_Encoder_Init>
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	bf14      	ite	ne
 8002a60:	2301      	movne	r3, #1
 8002a62:	2300      	moveq	r3, #0
 8002a64:	b2db      	uxtb	r3, r3
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d001      	beq.n	8002a6e <_ZL12MX_TIM3_Initv+0x86>
  {
    Error_Handler();
 8002a6a:	f000 f91b 	bl	8002ca4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a72:	2300      	movs	r3, #0
 8002a74:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002a76:	1d3b      	adds	r3, r7, #4
 8002a78:	4619      	mov	r1, r3
 8002a7a:	4808      	ldr	r0, [pc, #32]	@ (8002a9c <_ZL12MX_TIM3_Initv+0xb4>)
 8002a7c:	f001 feac 	bl	80047d8 <HAL_TIMEx_MasterConfigSynchronization>
 8002a80:	4603      	mov	r3, r0
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	bf14      	ite	ne
 8002a86:	2301      	movne	r3, #1
 8002a88:	2300      	moveq	r3, #0
 8002a8a:	b2db      	uxtb	r3, r3
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d001      	beq.n	8002a94 <_ZL12MX_TIM3_Initv+0xac>
  {
    Error_Handler();
 8002a90:	f000 f908 	bl	8002ca4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002a94:	bf00      	nop
 8002a96:	3730      	adds	r7, #48	@ 0x30
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	bd80      	pop	{r7, pc}
 8002a9c:	200000dc 	.word	0x200000dc
 8002aa0:	40000400 	.word	0x40000400

08002aa4 <_ZL19MX_USART1_UART_Initv>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002aa8:	4b13      	ldr	r3, [pc, #76]	@ (8002af8 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002aaa:	4a14      	ldr	r2, [pc, #80]	@ (8002afc <_ZL19MX_USART1_UART_Initv+0x58>)
 8002aac:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002aae:	4b12      	ldr	r3, [pc, #72]	@ (8002af8 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002ab0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002ab4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002ab6:	4b10      	ldr	r3, [pc, #64]	@ (8002af8 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002ab8:	2200      	movs	r2, #0
 8002aba:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002abc:	4b0e      	ldr	r3, [pc, #56]	@ (8002af8 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002abe:	2200      	movs	r2, #0
 8002ac0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002ac2:	4b0d      	ldr	r3, [pc, #52]	@ (8002af8 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002ac8:	4b0b      	ldr	r3, [pc, #44]	@ (8002af8 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002aca:	220c      	movs	r2, #12
 8002acc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ace:	4b0a      	ldr	r3, [pc, #40]	@ (8002af8 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ad4:	4b08      	ldr	r3, [pc, #32]	@ (8002af8 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	61da      	str	r2, [r3, #28]
  if (HAL_HalfDuplex_Init(&huart1) != HAL_OK)
 8002ada:	4807      	ldr	r0, [pc, #28]	@ (8002af8 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002adc:	f001 ff2a 	bl	8004934 <HAL_HalfDuplex_Init>
 8002ae0:	4603      	mov	r3, r0
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	bf14      	ite	ne
 8002ae6:	2301      	movne	r3, #1
 8002ae8:	2300      	moveq	r3, #0
 8002aea:	b2db      	uxtb	r3, r3
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d001      	beq.n	8002af4 <_ZL19MX_USART1_UART_Initv+0x50>
  {
    Error_Handler();
 8002af0:	f000 f8d8 	bl	8002ca4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002af4:	bf00      	nop
 8002af6:	bd80      	pop	{r7, pc}
 8002af8:	20000124 	.word	0x20000124
 8002afc:	40013800 	.word	0x40013800

08002b00 <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002b04:	4b13      	ldr	r3, [pc, #76]	@ (8002b54 <_ZL19MX_USART2_UART_Initv+0x54>)
 8002b06:	4a14      	ldr	r2, [pc, #80]	@ (8002b58 <_ZL19MX_USART2_UART_Initv+0x58>)
 8002b08:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002b0a:	4b12      	ldr	r3, [pc, #72]	@ (8002b54 <_ZL19MX_USART2_UART_Initv+0x54>)
 8002b0c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002b10:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002b12:	4b10      	ldr	r3, [pc, #64]	@ (8002b54 <_ZL19MX_USART2_UART_Initv+0x54>)
 8002b14:	2200      	movs	r2, #0
 8002b16:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002b18:	4b0e      	ldr	r3, [pc, #56]	@ (8002b54 <_ZL19MX_USART2_UART_Initv+0x54>)
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002b1e:	4b0d      	ldr	r3, [pc, #52]	@ (8002b54 <_ZL19MX_USART2_UART_Initv+0x54>)
 8002b20:	2200      	movs	r2, #0
 8002b22:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002b24:	4b0b      	ldr	r3, [pc, #44]	@ (8002b54 <_ZL19MX_USART2_UART_Initv+0x54>)
 8002b26:	220c      	movs	r2, #12
 8002b28:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002b2a:	4b0a      	ldr	r3, [pc, #40]	@ (8002b54 <_ZL19MX_USART2_UART_Initv+0x54>)
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002b30:	4b08      	ldr	r3, [pc, #32]	@ (8002b54 <_ZL19MX_USART2_UART_Initv+0x54>)
 8002b32:	2200      	movs	r2, #0
 8002b34:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002b36:	4807      	ldr	r0, [pc, #28]	@ (8002b54 <_ZL19MX_USART2_UART_Initv+0x54>)
 8002b38:	f001 feac 	bl	8004894 <HAL_UART_Init>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	bf14      	ite	ne
 8002b42:	2301      	movne	r3, #1
 8002b44:	2300      	moveq	r3, #0
 8002b46:	b2db      	uxtb	r3, r3
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d001      	beq.n	8002b50 <_ZL19MX_USART2_UART_Initv+0x50>
  {
    Error_Handler();
 8002b4c:	f000 f8aa 	bl	8002ca4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002b50:	bf00      	nop
 8002b52:	bd80      	pop	{r7, pc}
 8002b54:	2000016c 	.word	0x2000016c
 8002b58:	40004400 	.word	0x40004400

08002b5c <_ZL19MX_USART3_UART_Initv>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002b60:	4b13      	ldr	r3, [pc, #76]	@ (8002bb0 <_ZL19MX_USART3_UART_Initv+0x54>)
 8002b62:	4a14      	ldr	r2, [pc, #80]	@ (8002bb4 <_ZL19MX_USART3_UART_Initv+0x58>)
 8002b64:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002b66:	4b12      	ldr	r3, [pc, #72]	@ (8002bb0 <_ZL19MX_USART3_UART_Initv+0x54>)
 8002b68:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002b6c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002b6e:	4b10      	ldr	r3, [pc, #64]	@ (8002bb0 <_ZL19MX_USART3_UART_Initv+0x54>)
 8002b70:	2200      	movs	r2, #0
 8002b72:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002b74:	4b0e      	ldr	r3, [pc, #56]	@ (8002bb0 <_ZL19MX_USART3_UART_Initv+0x54>)
 8002b76:	2200      	movs	r2, #0
 8002b78:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002b7a:	4b0d      	ldr	r3, [pc, #52]	@ (8002bb0 <_ZL19MX_USART3_UART_Initv+0x54>)
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002b80:	4b0b      	ldr	r3, [pc, #44]	@ (8002bb0 <_ZL19MX_USART3_UART_Initv+0x54>)
 8002b82:	220c      	movs	r2, #12
 8002b84:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002b86:	4b0a      	ldr	r3, [pc, #40]	@ (8002bb0 <_ZL19MX_USART3_UART_Initv+0x54>)
 8002b88:	2200      	movs	r2, #0
 8002b8a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002b8c:	4b08      	ldr	r3, [pc, #32]	@ (8002bb0 <_ZL19MX_USART3_UART_Initv+0x54>)
 8002b8e:	2200      	movs	r2, #0
 8002b90:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002b92:	4807      	ldr	r0, [pc, #28]	@ (8002bb0 <_ZL19MX_USART3_UART_Initv+0x54>)
 8002b94:	f001 fe7e 	bl	8004894 <HAL_UART_Init>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	bf14      	ite	ne
 8002b9e:	2301      	movne	r3, #1
 8002ba0:	2300      	moveq	r3, #0
 8002ba2:	b2db      	uxtb	r3, r3
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d001      	beq.n	8002bac <_ZL19MX_USART3_UART_Initv+0x50>
  {
    Error_Handler();
 8002ba8:	f000 f87c 	bl	8002ca4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002bac:	bf00      	nop
 8002bae:	bd80      	pop	{r7, pc}
 8002bb0:	200001b4 	.word	0x200001b4
 8002bb4:	40004800 	.word	0x40004800

08002bb8 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b082      	sub	sp, #8
 8002bbc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002bbe:	4b0c      	ldr	r3, [pc, #48]	@ (8002bf0 <_ZL11MX_DMA_Initv+0x38>)
 8002bc0:	695b      	ldr	r3, [r3, #20]
 8002bc2:	4a0b      	ldr	r2, [pc, #44]	@ (8002bf0 <_ZL11MX_DMA_Initv+0x38>)
 8002bc4:	f043 0301 	orr.w	r3, r3, #1
 8002bc8:	6153      	str	r3, [r2, #20]
 8002bca:	4b09      	ldr	r3, [pc, #36]	@ (8002bf0 <_ZL11MX_DMA_Initv+0x38>)
 8002bcc:	695b      	ldr	r3, [r3, #20]
 8002bce:	f003 0301 	and.w	r3, r3, #1
 8002bd2:	607b      	str	r3, [r7, #4]
 8002bd4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	2100      	movs	r1, #0
 8002bda:	200d      	movs	r0, #13
 8002bdc:	f000 fc69 	bl	80034b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8002be0:	200d      	movs	r0, #13
 8002be2:	f000 fc82 	bl	80034ea <HAL_NVIC_EnableIRQ>

}
 8002be6:	bf00      	nop
 8002be8:	3708      	adds	r7, #8
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bd80      	pop	{r7, pc}
 8002bee:	bf00      	nop
 8002bf0:	40021000 	.word	0x40021000

08002bf4 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b088      	sub	sp, #32
 8002bf8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bfa:	f107 0310 	add.w	r3, r7, #16
 8002bfe:	2200      	movs	r2, #0
 8002c00:	601a      	str	r2, [r3, #0]
 8002c02:	605a      	str	r2, [r3, #4]
 8002c04:	609a      	str	r2, [r3, #8]
 8002c06:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c08:	4b24      	ldr	r3, [pc, #144]	@ (8002c9c <_ZL12MX_GPIO_Initv+0xa8>)
 8002c0a:	699b      	ldr	r3, [r3, #24]
 8002c0c:	4a23      	ldr	r2, [pc, #140]	@ (8002c9c <_ZL12MX_GPIO_Initv+0xa8>)
 8002c0e:	f043 0310 	orr.w	r3, r3, #16
 8002c12:	6193      	str	r3, [r2, #24]
 8002c14:	4b21      	ldr	r3, [pc, #132]	@ (8002c9c <_ZL12MX_GPIO_Initv+0xa8>)
 8002c16:	699b      	ldr	r3, [r3, #24]
 8002c18:	f003 0310 	and.w	r3, r3, #16
 8002c1c:	60fb      	str	r3, [r7, #12]
 8002c1e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002c20:	4b1e      	ldr	r3, [pc, #120]	@ (8002c9c <_ZL12MX_GPIO_Initv+0xa8>)
 8002c22:	699b      	ldr	r3, [r3, #24]
 8002c24:	4a1d      	ldr	r2, [pc, #116]	@ (8002c9c <_ZL12MX_GPIO_Initv+0xa8>)
 8002c26:	f043 0320 	orr.w	r3, r3, #32
 8002c2a:	6193      	str	r3, [r2, #24]
 8002c2c:	4b1b      	ldr	r3, [pc, #108]	@ (8002c9c <_ZL12MX_GPIO_Initv+0xa8>)
 8002c2e:	699b      	ldr	r3, [r3, #24]
 8002c30:	f003 0320 	and.w	r3, r3, #32
 8002c34:	60bb      	str	r3, [r7, #8]
 8002c36:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c38:	4b18      	ldr	r3, [pc, #96]	@ (8002c9c <_ZL12MX_GPIO_Initv+0xa8>)
 8002c3a:	699b      	ldr	r3, [r3, #24]
 8002c3c:	4a17      	ldr	r2, [pc, #92]	@ (8002c9c <_ZL12MX_GPIO_Initv+0xa8>)
 8002c3e:	f043 0304 	orr.w	r3, r3, #4
 8002c42:	6193      	str	r3, [r2, #24]
 8002c44:	4b15      	ldr	r3, [pc, #84]	@ (8002c9c <_ZL12MX_GPIO_Initv+0xa8>)
 8002c46:	699b      	ldr	r3, [r3, #24]
 8002c48:	f003 0304 	and.w	r3, r3, #4
 8002c4c:	607b      	str	r3, [r7, #4]
 8002c4e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c50:	4b12      	ldr	r3, [pc, #72]	@ (8002c9c <_ZL12MX_GPIO_Initv+0xa8>)
 8002c52:	699b      	ldr	r3, [r3, #24]
 8002c54:	4a11      	ldr	r2, [pc, #68]	@ (8002c9c <_ZL12MX_GPIO_Initv+0xa8>)
 8002c56:	f043 0308 	orr.w	r3, r3, #8
 8002c5a:	6193      	str	r3, [r2, #24]
 8002c5c:	4b0f      	ldr	r3, [pc, #60]	@ (8002c9c <_ZL12MX_GPIO_Initv+0xa8>)
 8002c5e:	699b      	ldr	r3, [r3, #24]
 8002c60:	f003 0308 	and.w	r3, r3, #8
 8002c64:	603b      	str	r3, [r7, #0]
 8002c66:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(internal_led_GPIO_Port, internal_led_Pin, GPIO_PIN_RESET);
 8002c68:	2200      	movs	r2, #0
 8002c6a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002c6e:	480c      	ldr	r0, [pc, #48]	@ (8002ca0 <_ZL12MX_GPIO_Initv+0xac>)
 8002c70:	f000 ffc8 	bl	8003c04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : internal_led_Pin */
  GPIO_InitStruct.Pin = internal_led_Pin;
 8002c74:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002c78:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c82:	2302      	movs	r3, #2
 8002c84:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(internal_led_GPIO_Port, &GPIO_InitStruct);
 8002c86:	f107 0310 	add.w	r3, r7, #16
 8002c8a:	4619      	mov	r1, r3
 8002c8c:	4804      	ldr	r0, [pc, #16]	@ (8002ca0 <_ZL12MX_GPIO_Initv+0xac>)
 8002c8e:	f000 fe35 	bl	80038fc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002c92:	bf00      	nop
 8002c94:	3720      	adds	r7, #32
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bd80      	pop	{r7, pc}
 8002c9a:	bf00      	nop
 8002c9c:	40021000 	.word	0x40021000
 8002ca0:	40011000 	.word	0x40011000

08002ca4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002ca8:	b672      	cpsid	i
}
 8002caa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002cac:	bf00      	nop
 8002cae:	e7fd      	b.n	8002cac <Error_Handler+0x8>

08002cb0 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b086      	sub	sp, #24
 8002cb4:	af04      	add	r7, sp, #16
 8002cb6:	6078      	str	r0, [r7, #4]
 8002cb8:	6039      	str	r1, [r7, #0]
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2b01      	cmp	r3, #1
 8002cbe:	d16c      	bne.n	8002d9a <_Z41__static_initialization_and_destruction_0ii+0xea>
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d167      	bne.n	8002d9a <_Z41__static_initialization_and_destruction_0ii+0xea>
GY_25 imu(huart2);
 8002cca:	4939      	ldr	r1, [pc, #228]	@ (8002db0 <_Z41__static_initialization_and_destruction_0ii+0x100>)
 8002ccc:	4839      	ldr	r0, [pc, #228]	@ (8002db4 <_Z41__static_initialization_and_destruction_0ii+0x104>)
 8002cce:	f7fe fc2f 	bl	8001530 <_ZN5GY_25C1ER20__UART_HandleTypeDef>
Encoder encoder_x(&htim3, 100, 55, ENCODER_UNITS.MM);
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	9300      	str	r3, [sp, #0]
 8002cd6:	4b38      	ldr	r3, [pc, #224]	@ (8002db8 <_Z41__static_initialization_and_destruction_0ii+0x108>)
 8002cd8:	2264      	movs	r2, #100	@ 0x64
 8002cda:	4938      	ldr	r1, [pc, #224]	@ (8002dbc <_Z41__static_initialization_and_destruction_0ii+0x10c>)
 8002cdc:	4838      	ldr	r0, [pc, #224]	@ (8002dc0 <_Z41__static_initialization_and_destruction_0ii+0x110>)
 8002cde:	f7fe fb0f 	bl	8001300 <_ZN7EncoderC1EP17TIM_HandleTypeDefifh>
Encoder encoder_y(&htim2, 100, 55, ENCODER_UNITS.MM);
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	9300      	str	r3, [sp, #0]
 8002ce6:	4b34      	ldr	r3, [pc, #208]	@ (8002db8 <_Z41__static_initialization_and_destruction_0ii+0x108>)
 8002ce8:	2264      	movs	r2, #100	@ 0x64
 8002cea:	4936      	ldr	r1, [pc, #216]	@ (8002dc4 <_Z41__static_initialization_and_destruction_0ii+0x114>)
 8002cec:	4836      	ldr	r0, [pc, #216]	@ (8002dc8 <_Z41__static_initialization_and_destruction_0ii+0x118>)
 8002cee:	f7fe fb07 	bl	8001300 <_ZN7EncoderC1EP17TIM_HandleTypeDefifh>
MOTOR motor1(huart1, 0b0000);
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	4935      	ldr	r1, [pc, #212]	@ (8002dcc <_Z41__static_initialization_and_destruction_0ii+0x11c>)
 8002cf6:	4836      	ldr	r0, [pc, #216]	@ (8002dd0 <_Z41__static_initialization_and_destruction_0ii+0x120>)
 8002cf8:	f7fe fdea 	bl	80018d0 <_ZN5MOTORC1ER20__UART_HandleTypeDefh>
MOTOR motor2(huart1, 0b1000);
 8002cfc:	2208      	movs	r2, #8
 8002cfe:	4933      	ldr	r1, [pc, #204]	@ (8002dcc <_Z41__static_initialization_and_destruction_0ii+0x11c>)
 8002d00:	4834      	ldr	r0, [pc, #208]	@ (8002dd4 <_Z41__static_initialization_and_destruction_0ii+0x124>)
 8002d02:	f7fe fde5 	bl	80018d0 <_ZN5MOTORC1ER20__UART_HandleTypeDefh>
MOTOR motor3(huart1, 0b0001);
 8002d06:	2201      	movs	r2, #1
 8002d08:	4930      	ldr	r1, [pc, #192]	@ (8002dcc <_Z41__static_initialization_and_destruction_0ii+0x11c>)
 8002d0a:	4833      	ldr	r0, [pc, #204]	@ (8002dd8 <_Z41__static_initialization_and_destruction_0ii+0x128>)
 8002d0c:	f7fe fde0 	bl	80018d0 <_ZN5MOTORC1ER20__UART_HandleTypeDefh>
MOTOR motor4(huart1, 0b1001);
 8002d10:	2209      	movs	r2, #9
 8002d12:	492e      	ldr	r1, [pc, #184]	@ (8002dcc <_Z41__static_initialization_and_destruction_0ii+0x11c>)
 8002d14:	4831      	ldr	r0, [pc, #196]	@ (8002ddc <_Z41__static_initialization_and_destruction_0ii+0x12c>)
 8002d16:	f7fe fddb 	bl	80018d0 <_ZN5MOTORC1ER20__UART_HandleTypeDefh>
QuadBaseKinematics Base;
 8002d1a:	4831      	ldr	r0, [pc, #196]	@ (8002de0 <_Z41__static_initialization_and_destruction_0ii+0x130>)
 8002d1c:	f7fe ffba 	bl	8001c94 <_ZN18QuadBaseKinematicsC1Ev>
PID x_position_pid(x_velocity_scaler, 0, 0);
 8002d20:	4b30      	ldr	r3, [pc, #192]	@ (8002de4 <_Z41__static_initialization_and_destruction_0ii+0x134>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4618      	mov	r0, r3
 8002d26:	f7fd fb77 	bl	8000418 <__aeabi_f2d>
 8002d2a:	4602      	mov	r2, r0
 8002d2c:	460b      	mov	r3, r1
 8002d2e:	f04f 0000 	mov.w	r0, #0
 8002d32:	f04f 0100 	mov.w	r1, #0
 8002d36:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002d3a:	f04f 0000 	mov.w	r0, #0
 8002d3e:	f04f 0100 	mov.w	r1, #0
 8002d42:	e9cd 0100 	strd	r0, r1, [sp]
 8002d46:	4828      	ldr	r0, [pc, #160]	@ (8002de8 <_Z41__static_initialization_and_destruction_0ii+0x138>)
 8002d48:	f7fe fe5a 	bl	8001a00 <_ZN3PIDC1Eddd>
PID y_position_pid(y_velocity_scaler, 0, 0);
 8002d4c:	4b27      	ldr	r3, [pc, #156]	@ (8002dec <_Z41__static_initialization_and_destruction_0ii+0x13c>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4618      	mov	r0, r3
 8002d52:	f7fd fb61 	bl	8000418 <__aeabi_f2d>
 8002d56:	4602      	mov	r2, r0
 8002d58:	460b      	mov	r3, r1
 8002d5a:	f04f 0000 	mov.w	r0, #0
 8002d5e:	f04f 0100 	mov.w	r1, #0
 8002d62:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002d66:	f04f 0000 	mov.w	r0, #0
 8002d6a:	f04f 0100 	mov.w	r1, #0
 8002d6e:	e9cd 0100 	strd	r0, r1, [sp]
 8002d72:	481f      	ldr	r0, [pc, #124]	@ (8002df0 <_Z41__static_initialization_and_destruction_0ii+0x140>)
 8002d74:	f7fe fe44 	bl	8001a00 <_ZN3PIDC1Eddd>
PID theta_pid(1, 0, 0.4);
 8002d78:	a30b      	add	r3, pc, #44	@ (adr r3, 8002da8 <_Z41__static_initialization_and_destruction_0ii+0xf8>)
 8002d7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d7e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002d82:	f04f 0200 	mov.w	r2, #0
 8002d86:	f04f 0300 	mov.w	r3, #0
 8002d8a:	e9cd 2300 	strd	r2, r3, [sp]
 8002d8e:	f04f 0200 	mov.w	r2, #0
 8002d92:	4b18      	ldr	r3, [pc, #96]	@ (8002df4 <_Z41__static_initialization_and_destruction_0ii+0x144>)
 8002d94:	4818      	ldr	r0, [pc, #96]	@ (8002df8 <_Z41__static_initialization_and_destruction_0ii+0x148>)
 8002d96:	f7fe fe33 	bl	8001a00 <_ZN3PIDC1Eddd>
}
 8002d9a:	bf00      	nop
 8002d9c:	3708      	adds	r7, #8
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bd80      	pop	{r7, pc}
 8002da2:	bf00      	nop
 8002da4:	f3af 8000 	nop.w
 8002da8:	9999999a 	.word	0x9999999a
 8002dac:	3fd99999 	.word	0x3fd99999
 8002db0:	2000016c 	.word	0x2000016c
 8002db4:	20000240 	.word	0x20000240
 8002db8:	425c0000 	.word	0x425c0000
 8002dbc:	200000dc 	.word	0x200000dc
 8002dc0:	20000288 	.word	0x20000288
 8002dc4:	20000094 	.word	0x20000094
 8002dc8:	200002ac 	.word	0x200002ac
 8002dcc:	20000124 	.word	0x20000124
 8002dd0:	200002d0 	.word	0x200002d0
 8002dd4:	200002dc 	.word	0x200002dc
 8002dd8:	200002e8 	.word	0x200002e8
 8002ddc:	200002f4 	.word	0x200002f4
 8002de0:	2000032c 	.word	0x2000032c
 8002de4:	20000010 	.word	0x20000010
 8002de8:	200003c8 	.word	0x200003c8
 8002dec:	20000014 	.word	0x20000014
 8002df0:	20000410 	.word	0x20000410
 8002df4:	3ff00000 	.word	0x3ff00000
 8002df8:	20000458 	.word	0x20000458

08002dfc <_GLOBAL__sub_I_htim2>:
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	af00      	add	r7, sp, #0
 8002e00:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8002e04:	2001      	movs	r0, #1
 8002e06:	f7ff ff53 	bl	8002cb0 <_Z41__static_initialization_and_destruction_0ii>
 8002e0a:	bd80      	pop	{r7, pc}

08002e0c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	b085      	sub	sp, #20
 8002e10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002e12:	4b15      	ldr	r3, [pc, #84]	@ (8002e68 <HAL_MspInit+0x5c>)
 8002e14:	699b      	ldr	r3, [r3, #24]
 8002e16:	4a14      	ldr	r2, [pc, #80]	@ (8002e68 <HAL_MspInit+0x5c>)
 8002e18:	f043 0301 	orr.w	r3, r3, #1
 8002e1c:	6193      	str	r3, [r2, #24]
 8002e1e:	4b12      	ldr	r3, [pc, #72]	@ (8002e68 <HAL_MspInit+0x5c>)
 8002e20:	699b      	ldr	r3, [r3, #24]
 8002e22:	f003 0301 	and.w	r3, r3, #1
 8002e26:	60bb      	str	r3, [r7, #8]
 8002e28:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e2a:	4b0f      	ldr	r3, [pc, #60]	@ (8002e68 <HAL_MspInit+0x5c>)
 8002e2c:	69db      	ldr	r3, [r3, #28]
 8002e2e:	4a0e      	ldr	r2, [pc, #56]	@ (8002e68 <HAL_MspInit+0x5c>)
 8002e30:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e34:	61d3      	str	r3, [r2, #28]
 8002e36:	4b0c      	ldr	r3, [pc, #48]	@ (8002e68 <HAL_MspInit+0x5c>)
 8002e38:	69db      	ldr	r3, [r3, #28]
 8002e3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e3e:	607b      	str	r3, [r7, #4]
 8002e40:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002e42:	4b0a      	ldr	r3, [pc, #40]	@ (8002e6c <HAL_MspInit+0x60>)
 8002e44:	685b      	ldr	r3, [r3, #4]
 8002e46:	60fb      	str	r3, [r7, #12]
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002e4e:	60fb      	str	r3, [r7, #12]
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002e56:	60fb      	str	r3, [r7, #12]
 8002e58:	4a04      	ldr	r2, [pc, #16]	@ (8002e6c <HAL_MspInit+0x60>)
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e5e:	bf00      	nop
 8002e60:	3714      	adds	r7, #20
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bc80      	pop	{r7}
 8002e66:	4770      	bx	lr
 8002e68:	40021000 	.word	0x40021000
 8002e6c:	40010000 	.word	0x40010000

08002e70 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b08a      	sub	sp, #40	@ 0x28
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e78:	f107 0318 	add.w	r3, r7, #24
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	601a      	str	r2, [r3, #0]
 8002e80:	605a      	str	r2, [r3, #4]
 8002e82:	609a      	str	r2, [r3, #8]
 8002e84:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM2)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e8e:	d124      	bne.n	8002eda <HAL_TIM_Encoder_MspInit+0x6a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002e90:	4b28      	ldr	r3, [pc, #160]	@ (8002f34 <HAL_TIM_Encoder_MspInit+0xc4>)
 8002e92:	69db      	ldr	r3, [r3, #28]
 8002e94:	4a27      	ldr	r2, [pc, #156]	@ (8002f34 <HAL_TIM_Encoder_MspInit+0xc4>)
 8002e96:	f043 0301 	orr.w	r3, r3, #1
 8002e9a:	61d3      	str	r3, [r2, #28]
 8002e9c:	4b25      	ldr	r3, [pc, #148]	@ (8002f34 <HAL_TIM_Encoder_MspInit+0xc4>)
 8002e9e:	69db      	ldr	r3, [r3, #28]
 8002ea0:	f003 0301 	and.w	r3, r3, #1
 8002ea4:	617b      	str	r3, [r7, #20]
 8002ea6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ea8:	4b22      	ldr	r3, [pc, #136]	@ (8002f34 <HAL_TIM_Encoder_MspInit+0xc4>)
 8002eaa:	699b      	ldr	r3, [r3, #24]
 8002eac:	4a21      	ldr	r2, [pc, #132]	@ (8002f34 <HAL_TIM_Encoder_MspInit+0xc4>)
 8002eae:	f043 0304 	orr.w	r3, r3, #4
 8002eb2:	6193      	str	r3, [r2, #24]
 8002eb4:	4b1f      	ldr	r3, [pc, #124]	@ (8002f34 <HAL_TIM_Encoder_MspInit+0xc4>)
 8002eb6:	699b      	ldr	r3, [r3, #24]
 8002eb8:	f003 0304 	and.w	r3, r3, #4
 8002ebc:	613b      	str	r3, [r7, #16]
 8002ebe:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002ec0:	2303      	movs	r3, #3
 8002ec2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ec8:	2300      	movs	r3, #0
 8002eca:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ecc:	f107 0318 	add.w	r3, r7, #24
 8002ed0:	4619      	mov	r1, r3
 8002ed2:	4819      	ldr	r0, [pc, #100]	@ (8002f38 <HAL_TIM_Encoder_MspInit+0xc8>)
 8002ed4:	f000 fd12 	bl	80038fc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002ed8:	e028      	b.n	8002f2c <HAL_TIM_Encoder_MspInit+0xbc>
  else if(htim_encoder->Instance==TIM3)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4a17      	ldr	r2, [pc, #92]	@ (8002f3c <HAL_TIM_Encoder_MspInit+0xcc>)
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	d123      	bne.n	8002f2c <HAL_TIM_Encoder_MspInit+0xbc>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002ee4:	4b13      	ldr	r3, [pc, #76]	@ (8002f34 <HAL_TIM_Encoder_MspInit+0xc4>)
 8002ee6:	69db      	ldr	r3, [r3, #28]
 8002ee8:	4a12      	ldr	r2, [pc, #72]	@ (8002f34 <HAL_TIM_Encoder_MspInit+0xc4>)
 8002eea:	f043 0302 	orr.w	r3, r3, #2
 8002eee:	61d3      	str	r3, [r2, #28]
 8002ef0:	4b10      	ldr	r3, [pc, #64]	@ (8002f34 <HAL_TIM_Encoder_MspInit+0xc4>)
 8002ef2:	69db      	ldr	r3, [r3, #28]
 8002ef4:	f003 0302 	and.w	r3, r3, #2
 8002ef8:	60fb      	str	r3, [r7, #12]
 8002efa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002efc:	4b0d      	ldr	r3, [pc, #52]	@ (8002f34 <HAL_TIM_Encoder_MspInit+0xc4>)
 8002efe:	699b      	ldr	r3, [r3, #24]
 8002f00:	4a0c      	ldr	r2, [pc, #48]	@ (8002f34 <HAL_TIM_Encoder_MspInit+0xc4>)
 8002f02:	f043 0304 	orr.w	r3, r3, #4
 8002f06:	6193      	str	r3, [r2, #24]
 8002f08:	4b0a      	ldr	r3, [pc, #40]	@ (8002f34 <HAL_TIM_Encoder_MspInit+0xc4>)
 8002f0a:	699b      	ldr	r3, [r3, #24]
 8002f0c:	f003 0304 	and.w	r3, r3, #4
 8002f10:	60bb      	str	r3, [r7, #8]
 8002f12:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002f14:	23c0      	movs	r3, #192	@ 0xc0
 8002f16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f18:	2300      	movs	r3, #0
 8002f1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f20:	f107 0318 	add.w	r3, r7, #24
 8002f24:	4619      	mov	r1, r3
 8002f26:	4804      	ldr	r0, [pc, #16]	@ (8002f38 <HAL_TIM_Encoder_MspInit+0xc8>)
 8002f28:	f000 fce8 	bl	80038fc <HAL_GPIO_Init>
}
 8002f2c:	bf00      	nop
 8002f2e:	3728      	adds	r7, #40	@ 0x28
 8002f30:	46bd      	mov	sp, r7
 8002f32:	bd80      	pop	{r7, pc}
 8002f34:	40021000 	.word	0x40021000
 8002f38:	40010800 	.word	0x40010800
 8002f3c:	40000400 	.word	0x40000400

08002f40 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b08c      	sub	sp, #48	@ 0x30
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f48:	f107 0320 	add.w	r3, r7, #32
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	601a      	str	r2, [r3, #0]
 8002f50:	605a      	str	r2, [r3, #4]
 8002f52:	609a      	str	r2, [r3, #8]
 8002f54:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	4a60      	ldr	r2, [pc, #384]	@ (80030dc <HAL_UART_MspInit+0x19c>)
 8002f5c:	4293      	cmp	r3, r2
 8002f5e:	d125      	bne.n	8002fac <HAL_UART_MspInit+0x6c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002f60:	4b5f      	ldr	r3, [pc, #380]	@ (80030e0 <HAL_UART_MspInit+0x1a0>)
 8002f62:	699b      	ldr	r3, [r3, #24]
 8002f64:	4a5e      	ldr	r2, [pc, #376]	@ (80030e0 <HAL_UART_MspInit+0x1a0>)
 8002f66:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f6a:	6193      	str	r3, [r2, #24]
 8002f6c:	4b5c      	ldr	r3, [pc, #368]	@ (80030e0 <HAL_UART_MspInit+0x1a0>)
 8002f6e:	699b      	ldr	r3, [r3, #24]
 8002f70:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f74:	61fb      	str	r3, [r7, #28]
 8002f76:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f78:	4b59      	ldr	r3, [pc, #356]	@ (80030e0 <HAL_UART_MspInit+0x1a0>)
 8002f7a:	699b      	ldr	r3, [r3, #24]
 8002f7c:	4a58      	ldr	r2, [pc, #352]	@ (80030e0 <HAL_UART_MspInit+0x1a0>)
 8002f7e:	f043 0304 	orr.w	r3, r3, #4
 8002f82:	6193      	str	r3, [r2, #24]
 8002f84:	4b56      	ldr	r3, [pc, #344]	@ (80030e0 <HAL_UART_MspInit+0x1a0>)
 8002f86:	699b      	ldr	r3, [r3, #24]
 8002f88:	f003 0304 	and.w	r3, r3, #4
 8002f8c:	61bb      	str	r3, [r7, #24]
 8002f8e:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = cytron_Tx_Pin;
 8002f90:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002f94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002f96:	2312      	movs	r3, #18
 8002f98:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002f9a:	2303      	movs	r3, #3
 8002f9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(cytron_Tx_GPIO_Port, &GPIO_InitStruct);
 8002f9e:	f107 0320 	add.w	r3, r7, #32
 8002fa2:	4619      	mov	r1, r3
 8002fa4:	484f      	ldr	r0, [pc, #316]	@ (80030e4 <HAL_UART_MspInit+0x1a4>)
 8002fa6:	f000 fca9 	bl	80038fc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002faa:	e092      	b.n	80030d2 <HAL_UART_MspInit+0x192>
  else if(huart->Instance==USART2)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	4a4d      	ldr	r2, [pc, #308]	@ (80030e8 <HAL_UART_MspInit+0x1a8>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d130      	bne.n	8003018 <HAL_UART_MspInit+0xd8>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002fb6:	4b4a      	ldr	r3, [pc, #296]	@ (80030e0 <HAL_UART_MspInit+0x1a0>)
 8002fb8:	69db      	ldr	r3, [r3, #28]
 8002fba:	4a49      	ldr	r2, [pc, #292]	@ (80030e0 <HAL_UART_MspInit+0x1a0>)
 8002fbc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002fc0:	61d3      	str	r3, [r2, #28]
 8002fc2:	4b47      	ldr	r3, [pc, #284]	@ (80030e0 <HAL_UART_MspInit+0x1a0>)
 8002fc4:	69db      	ldr	r3, [r3, #28]
 8002fc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fca:	617b      	str	r3, [r7, #20]
 8002fcc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fce:	4b44      	ldr	r3, [pc, #272]	@ (80030e0 <HAL_UART_MspInit+0x1a0>)
 8002fd0:	699b      	ldr	r3, [r3, #24]
 8002fd2:	4a43      	ldr	r2, [pc, #268]	@ (80030e0 <HAL_UART_MspInit+0x1a0>)
 8002fd4:	f043 0304 	orr.w	r3, r3, #4
 8002fd8:	6193      	str	r3, [r2, #24]
 8002fda:	4b41      	ldr	r3, [pc, #260]	@ (80030e0 <HAL_UART_MspInit+0x1a0>)
 8002fdc:	699b      	ldr	r3, [r3, #24]
 8002fde:	f003 0304 	and.w	r3, r3, #4
 8002fe2:	613b      	str	r3, [r7, #16]
 8002fe4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002fe6:	2304      	movs	r3, #4
 8002fe8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fea:	2302      	movs	r3, #2
 8002fec:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002fee:	2303      	movs	r3, #3
 8002ff0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ff2:	f107 0320 	add.w	r3, r7, #32
 8002ff6:	4619      	mov	r1, r3
 8002ff8:	483a      	ldr	r0, [pc, #232]	@ (80030e4 <HAL_UART_MspInit+0x1a4>)
 8002ffa:	f000 fc7f 	bl	80038fc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002ffe:	2308      	movs	r3, #8
 8003000:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003002:	2300      	movs	r3, #0
 8003004:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003006:	2300      	movs	r3, #0
 8003008:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800300a:	f107 0320 	add.w	r3, r7, #32
 800300e:	4619      	mov	r1, r3
 8003010:	4834      	ldr	r0, [pc, #208]	@ (80030e4 <HAL_UART_MspInit+0x1a4>)
 8003012:	f000 fc73 	bl	80038fc <HAL_GPIO_Init>
}
 8003016:	e05c      	b.n	80030d2 <HAL_UART_MspInit+0x192>
  else if(huart->Instance==USART3)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	4a33      	ldr	r2, [pc, #204]	@ (80030ec <HAL_UART_MspInit+0x1ac>)
 800301e:	4293      	cmp	r3, r2
 8003020:	d157      	bne.n	80030d2 <HAL_UART_MspInit+0x192>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003022:	4b2f      	ldr	r3, [pc, #188]	@ (80030e0 <HAL_UART_MspInit+0x1a0>)
 8003024:	69db      	ldr	r3, [r3, #28]
 8003026:	4a2e      	ldr	r2, [pc, #184]	@ (80030e0 <HAL_UART_MspInit+0x1a0>)
 8003028:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800302c:	61d3      	str	r3, [r2, #28]
 800302e:	4b2c      	ldr	r3, [pc, #176]	@ (80030e0 <HAL_UART_MspInit+0x1a0>)
 8003030:	69db      	ldr	r3, [r3, #28]
 8003032:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003036:	60fb      	str	r3, [r7, #12]
 8003038:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800303a:	4b29      	ldr	r3, [pc, #164]	@ (80030e0 <HAL_UART_MspInit+0x1a0>)
 800303c:	699b      	ldr	r3, [r3, #24]
 800303e:	4a28      	ldr	r2, [pc, #160]	@ (80030e0 <HAL_UART_MspInit+0x1a0>)
 8003040:	f043 0308 	orr.w	r3, r3, #8
 8003044:	6193      	str	r3, [r2, #24]
 8003046:	4b26      	ldr	r3, [pc, #152]	@ (80030e0 <HAL_UART_MspInit+0x1a0>)
 8003048:	699b      	ldr	r3, [r3, #24]
 800304a:	f003 0308 	and.w	r3, r3, #8
 800304e:	60bb      	str	r3, [r7, #8]
 8003050:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003052:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003056:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003058:	2302      	movs	r3, #2
 800305a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800305c:	2303      	movs	r3, #3
 800305e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003060:	f107 0320 	add.w	r3, r7, #32
 8003064:	4619      	mov	r1, r3
 8003066:	4822      	ldr	r0, [pc, #136]	@ (80030f0 <HAL_UART_MspInit+0x1b0>)
 8003068:	f000 fc48 	bl	80038fc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800306c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003070:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003072:	2300      	movs	r3, #0
 8003074:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003076:	2300      	movs	r3, #0
 8003078:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800307a:	f107 0320 	add.w	r3, r7, #32
 800307e:	4619      	mov	r1, r3
 8003080:	481b      	ldr	r0, [pc, #108]	@ (80030f0 <HAL_UART_MspInit+0x1b0>)
 8003082:	f000 fc3b 	bl	80038fc <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8003086:	4b1b      	ldr	r3, [pc, #108]	@ (80030f4 <HAL_UART_MspInit+0x1b4>)
 8003088:	4a1b      	ldr	r2, [pc, #108]	@ (80030f8 <HAL_UART_MspInit+0x1b8>)
 800308a:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800308c:	4b19      	ldr	r3, [pc, #100]	@ (80030f4 <HAL_UART_MspInit+0x1b4>)
 800308e:	2200      	movs	r2, #0
 8003090:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003092:	4b18      	ldr	r3, [pc, #96]	@ (80030f4 <HAL_UART_MspInit+0x1b4>)
 8003094:	2200      	movs	r2, #0
 8003096:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003098:	4b16      	ldr	r3, [pc, #88]	@ (80030f4 <HAL_UART_MspInit+0x1b4>)
 800309a:	2280      	movs	r2, #128	@ 0x80
 800309c:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800309e:	4b15      	ldr	r3, [pc, #84]	@ (80030f4 <HAL_UART_MspInit+0x1b4>)
 80030a0:	2200      	movs	r2, #0
 80030a2:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80030a4:	4b13      	ldr	r3, [pc, #76]	@ (80030f4 <HAL_UART_MspInit+0x1b4>)
 80030a6:	2200      	movs	r2, #0
 80030a8:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 80030aa:	4b12      	ldr	r3, [pc, #72]	@ (80030f4 <HAL_UART_MspInit+0x1b4>)
 80030ac:	2220      	movs	r2, #32
 80030ae:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80030b0:	4b10      	ldr	r3, [pc, #64]	@ (80030f4 <HAL_UART_MspInit+0x1b4>)
 80030b2:	2200      	movs	r2, #0
 80030b4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80030b6:	480f      	ldr	r0, [pc, #60]	@ (80030f4 <HAL_UART_MspInit+0x1b4>)
 80030b8:	f000 fa32 	bl	8003520 <HAL_DMA_Init>
 80030bc:	4603      	mov	r3, r0
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d001      	beq.n	80030c6 <HAL_UART_MspInit+0x186>
      Error_Handler();
 80030c2:	f7ff fdef 	bl	8002ca4 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	4a0a      	ldr	r2, [pc, #40]	@ (80030f4 <HAL_UART_MspInit+0x1b4>)
 80030ca:	63da      	str	r2, [r3, #60]	@ 0x3c
 80030cc:	4a09      	ldr	r2, [pc, #36]	@ (80030f4 <HAL_UART_MspInit+0x1b4>)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6253      	str	r3, [r2, #36]	@ 0x24
}
 80030d2:	bf00      	nop
 80030d4:	3730      	adds	r7, #48	@ 0x30
 80030d6:	46bd      	mov	sp, r7
 80030d8:	bd80      	pop	{r7, pc}
 80030da:	bf00      	nop
 80030dc:	40013800 	.word	0x40013800
 80030e0:	40021000 	.word	0x40021000
 80030e4:	40010800 	.word	0x40010800
 80030e8:	40004400 	.word	0x40004400
 80030ec:	40004800 	.word	0x40004800
 80030f0:	40010c00 	.word	0x40010c00
 80030f4:	200001fc 	.word	0x200001fc
 80030f8:	40020030 	.word	0x40020030

080030fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80030fc:	b480      	push	{r7}
 80030fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003100:	bf00      	nop
 8003102:	e7fd      	b.n	8003100 <NMI_Handler+0x4>

08003104 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003104:	b480      	push	{r7}
 8003106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003108:	bf00      	nop
 800310a:	e7fd      	b.n	8003108 <HardFault_Handler+0x4>

0800310c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800310c:	b480      	push	{r7}
 800310e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003110:	bf00      	nop
 8003112:	e7fd      	b.n	8003110 <MemManage_Handler+0x4>

08003114 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003114:	b480      	push	{r7}
 8003116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003118:	bf00      	nop
 800311a:	e7fd      	b.n	8003118 <BusFault_Handler+0x4>

0800311c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800311c:	b480      	push	{r7}
 800311e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003120:	bf00      	nop
 8003122:	e7fd      	b.n	8003120 <UsageFault_Handler+0x4>

08003124 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003124:	b480      	push	{r7}
 8003126:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003128:	bf00      	nop
 800312a:	46bd      	mov	sp, r7
 800312c:	bc80      	pop	{r7}
 800312e:	4770      	bx	lr

08003130 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003130:	b480      	push	{r7}
 8003132:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003134:	bf00      	nop
 8003136:	46bd      	mov	sp, r7
 8003138:	bc80      	pop	{r7}
 800313a:	4770      	bx	lr

0800313c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800313c:	b480      	push	{r7}
 800313e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003140:	bf00      	nop
 8003142:	46bd      	mov	sp, r7
 8003144:	bc80      	pop	{r7}
 8003146:	4770      	bx	lr

08003148 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800314c:	f000 f89a 	bl	8003284 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003150:	bf00      	nop
 8003152:	bd80      	pop	{r7, pc}

08003154 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8003158:	4802      	ldr	r0, [pc, #8]	@ (8003164 <DMA1_Channel3_IRQHandler+0x10>)
 800315a:	f000 fa9b 	bl	8003694 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800315e:	bf00      	nop
 8003160:	bd80      	pop	{r7, pc}
 8003162:	bf00      	nop
 8003164:	200001fc 	.word	0x200001fc

08003168 <_kill>:
{
  return 1;
}

int _kill(int pid, int sig)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b082      	sub	sp, #8
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
 8003170:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003172:	f002 fec7 	bl	8005f04 <__errno>
 8003176:	4603      	mov	r3, r0
 8003178:	2216      	movs	r2, #22
 800317a:	601a      	str	r2, [r3, #0]
  return -1;
 800317c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003180:	4618      	mov	r0, r3
 8003182:	3708      	adds	r7, #8
 8003184:	46bd      	mov	sp, r7
 8003186:	bd80      	pop	{r7, pc}

08003188 <_exit>:

void _exit (int status)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b082      	sub	sp, #8
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003190:	f04f 31ff 	mov.w	r1, #4294967295
 8003194:	6878      	ldr	r0, [r7, #4]
 8003196:	f7ff ffe7 	bl	8003168 <_kill>
  while (1) {}    /* Make sure we hang here */
 800319a:	bf00      	nop
 800319c:	e7fd      	b.n	800319a <_exit+0x12>

0800319e <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800319e:	b480      	push	{r7}
 80031a0:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80031a2:	bf00      	nop
 80031a4:	46bd      	mov	sp, r7
 80031a6:	bc80      	pop	{r7}
 80031a8:	4770      	bx	lr
	...

080031ac <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80031ac:	f7ff fff7 	bl	800319e <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80031b0:	480b      	ldr	r0, [pc, #44]	@ (80031e0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80031b2:	490c      	ldr	r1, [pc, #48]	@ (80031e4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80031b4:	4a0c      	ldr	r2, [pc, #48]	@ (80031e8 <LoopFillZerobss+0x16>)
  movs r3, #0
 80031b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80031b8:	e002      	b.n	80031c0 <LoopCopyDataInit>

080031ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80031ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80031bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80031be:	3304      	adds	r3, #4

080031c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80031c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80031c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80031c4:	d3f9      	bcc.n	80031ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80031c6:	4a09      	ldr	r2, [pc, #36]	@ (80031ec <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80031c8:	4c09      	ldr	r4, [pc, #36]	@ (80031f0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80031ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80031cc:	e001      	b.n	80031d2 <LoopFillZerobss>

080031ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80031ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80031d0:	3204      	adds	r2, #4

080031d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80031d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80031d4:	d3fb      	bcc.n	80031ce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80031d6:	f002 fe9b 	bl	8005f10 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80031da:	f7fe ff61 	bl	80020a0 <main>
  bx lr
 80031de:	4770      	bx	lr
  ldr r0, =_sdata
 80031e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80031e4:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 80031e8:	0800637c 	.word	0x0800637c
  ldr r2, =_sbss
 80031ec:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 80031f0:	200005e0 	.word	0x200005e0

080031f4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80031f4:	e7fe      	b.n	80031f4 <ADC1_2_IRQHandler>
	...

080031f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80031fc:	4b08      	ldr	r3, [pc, #32]	@ (8003220 <HAL_Init+0x28>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4a07      	ldr	r2, [pc, #28]	@ (8003220 <HAL_Init+0x28>)
 8003202:	f043 0310 	orr.w	r3, r3, #16
 8003206:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003208:	2003      	movs	r0, #3
 800320a:	f000 f947 	bl	800349c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800320e:	200f      	movs	r0, #15
 8003210:	f000 f808 	bl	8003224 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003214:	f7ff fdfa 	bl	8002e0c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003218:	2300      	movs	r3, #0
}
 800321a:	4618      	mov	r0, r3
 800321c:	bd80      	pop	{r7, pc}
 800321e:	bf00      	nop
 8003220:	40022000 	.word	0x40022000

08003224 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b082      	sub	sp, #8
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800322c:	4b12      	ldr	r3, [pc, #72]	@ (8003278 <HAL_InitTick+0x54>)
 800322e:	681a      	ldr	r2, [r3, #0]
 8003230:	4b12      	ldr	r3, [pc, #72]	@ (800327c <HAL_InitTick+0x58>)
 8003232:	781b      	ldrb	r3, [r3, #0]
 8003234:	4619      	mov	r1, r3
 8003236:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800323a:	fbb3 f3f1 	udiv	r3, r3, r1
 800323e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003242:	4618      	mov	r0, r3
 8003244:	f000 f95f 	bl	8003506 <HAL_SYSTICK_Config>
 8003248:	4603      	mov	r3, r0
 800324a:	2b00      	cmp	r3, #0
 800324c:	d001      	beq.n	8003252 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800324e:	2301      	movs	r3, #1
 8003250:	e00e      	b.n	8003270 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2b0f      	cmp	r3, #15
 8003256:	d80a      	bhi.n	800326e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003258:	2200      	movs	r2, #0
 800325a:	6879      	ldr	r1, [r7, #4]
 800325c:	f04f 30ff 	mov.w	r0, #4294967295
 8003260:	f000 f927 	bl	80034b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003264:	4a06      	ldr	r2, [pc, #24]	@ (8003280 <HAL_InitTick+0x5c>)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800326a:	2300      	movs	r3, #0
 800326c:	e000      	b.n	8003270 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800326e:	2301      	movs	r3, #1
}
 8003270:	4618      	mov	r0, r3
 8003272:	3708      	adds	r7, #8
 8003274:	46bd      	mov	sp, r7
 8003276:	bd80      	pop	{r7, pc}
 8003278:	20000018 	.word	0x20000018
 800327c:	20000020 	.word	0x20000020
 8003280:	2000001c 	.word	0x2000001c

08003284 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003284:	b480      	push	{r7}
 8003286:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003288:	4b05      	ldr	r3, [pc, #20]	@ (80032a0 <HAL_IncTick+0x1c>)
 800328a:	781b      	ldrb	r3, [r3, #0]
 800328c:	461a      	mov	r2, r3
 800328e:	4b05      	ldr	r3, [pc, #20]	@ (80032a4 <HAL_IncTick+0x20>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	4413      	add	r3, r2
 8003294:	4a03      	ldr	r2, [pc, #12]	@ (80032a4 <HAL_IncTick+0x20>)
 8003296:	6013      	str	r3, [r2, #0]
}
 8003298:	bf00      	nop
 800329a:	46bd      	mov	sp, r7
 800329c:	bc80      	pop	{r7}
 800329e:	4770      	bx	lr
 80032a0:	20000020 	.word	0x20000020
 80032a4:	200004a0 	.word	0x200004a0

080032a8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80032a8:	b480      	push	{r7}
 80032aa:	af00      	add	r7, sp, #0
  return uwTick;
 80032ac:	4b02      	ldr	r3, [pc, #8]	@ (80032b8 <HAL_GetTick+0x10>)
 80032ae:	681b      	ldr	r3, [r3, #0]
}
 80032b0:	4618      	mov	r0, r3
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bc80      	pop	{r7}
 80032b6:	4770      	bx	lr
 80032b8:	200004a0 	.word	0x200004a0

080032bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	b084      	sub	sp, #16
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80032c4:	f7ff fff0 	bl	80032a8 <HAL_GetTick>
 80032c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032d4:	d005      	beq.n	80032e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80032d6:	4b0a      	ldr	r3, [pc, #40]	@ (8003300 <HAL_Delay+0x44>)
 80032d8:	781b      	ldrb	r3, [r3, #0]
 80032da:	461a      	mov	r2, r3
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	4413      	add	r3, r2
 80032e0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80032e2:	bf00      	nop
 80032e4:	f7ff ffe0 	bl	80032a8 <HAL_GetTick>
 80032e8:	4602      	mov	r2, r0
 80032ea:	68bb      	ldr	r3, [r7, #8]
 80032ec:	1ad3      	subs	r3, r2, r3
 80032ee:	68fa      	ldr	r2, [r7, #12]
 80032f0:	429a      	cmp	r2, r3
 80032f2:	d8f7      	bhi.n	80032e4 <HAL_Delay+0x28>
  {
  }
}
 80032f4:	bf00      	nop
 80032f6:	bf00      	nop
 80032f8:	3710      	adds	r7, #16
 80032fa:	46bd      	mov	sp, r7
 80032fc:	bd80      	pop	{r7, pc}
 80032fe:	bf00      	nop
 8003300:	20000020 	.word	0x20000020

08003304 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003304:	b480      	push	{r7}
 8003306:	b085      	sub	sp, #20
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	f003 0307 	and.w	r3, r3, #7
 8003312:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003314:	4b0c      	ldr	r3, [pc, #48]	@ (8003348 <__NVIC_SetPriorityGrouping+0x44>)
 8003316:	68db      	ldr	r3, [r3, #12]
 8003318:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800331a:	68ba      	ldr	r2, [r7, #8]
 800331c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003320:	4013      	ands	r3, r2
 8003322:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003328:	68bb      	ldr	r3, [r7, #8]
 800332a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800332c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003330:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003334:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003336:	4a04      	ldr	r2, [pc, #16]	@ (8003348 <__NVIC_SetPriorityGrouping+0x44>)
 8003338:	68bb      	ldr	r3, [r7, #8]
 800333a:	60d3      	str	r3, [r2, #12]
}
 800333c:	bf00      	nop
 800333e:	3714      	adds	r7, #20
 8003340:	46bd      	mov	sp, r7
 8003342:	bc80      	pop	{r7}
 8003344:	4770      	bx	lr
 8003346:	bf00      	nop
 8003348:	e000ed00 	.word	0xe000ed00

0800334c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800334c:	b480      	push	{r7}
 800334e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003350:	4b04      	ldr	r3, [pc, #16]	@ (8003364 <__NVIC_GetPriorityGrouping+0x18>)
 8003352:	68db      	ldr	r3, [r3, #12]
 8003354:	0a1b      	lsrs	r3, r3, #8
 8003356:	f003 0307 	and.w	r3, r3, #7
}
 800335a:	4618      	mov	r0, r3
 800335c:	46bd      	mov	sp, r7
 800335e:	bc80      	pop	{r7}
 8003360:	4770      	bx	lr
 8003362:	bf00      	nop
 8003364:	e000ed00 	.word	0xe000ed00

08003368 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003368:	b480      	push	{r7}
 800336a:	b083      	sub	sp, #12
 800336c:	af00      	add	r7, sp, #0
 800336e:	4603      	mov	r3, r0
 8003370:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003372:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003376:	2b00      	cmp	r3, #0
 8003378:	db0b      	blt.n	8003392 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800337a:	79fb      	ldrb	r3, [r7, #7]
 800337c:	f003 021f 	and.w	r2, r3, #31
 8003380:	4906      	ldr	r1, [pc, #24]	@ (800339c <__NVIC_EnableIRQ+0x34>)
 8003382:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003386:	095b      	lsrs	r3, r3, #5
 8003388:	2001      	movs	r0, #1
 800338a:	fa00 f202 	lsl.w	r2, r0, r2
 800338e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003392:	bf00      	nop
 8003394:	370c      	adds	r7, #12
 8003396:	46bd      	mov	sp, r7
 8003398:	bc80      	pop	{r7}
 800339a:	4770      	bx	lr
 800339c:	e000e100 	.word	0xe000e100

080033a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80033a0:	b480      	push	{r7}
 80033a2:	b083      	sub	sp, #12
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	4603      	mov	r3, r0
 80033a8:	6039      	str	r1, [r7, #0]
 80033aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	db0a      	blt.n	80033ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	b2da      	uxtb	r2, r3
 80033b8:	490c      	ldr	r1, [pc, #48]	@ (80033ec <__NVIC_SetPriority+0x4c>)
 80033ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033be:	0112      	lsls	r2, r2, #4
 80033c0:	b2d2      	uxtb	r2, r2
 80033c2:	440b      	add	r3, r1
 80033c4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80033c8:	e00a      	b.n	80033e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	b2da      	uxtb	r2, r3
 80033ce:	4908      	ldr	r1, [pc, #32]	@ (80033f0 <__NVIC_SetPriority+0x50>)
 80033d0:	79fb      	ldrb	r3, [r7, #7]
 80033d2:	f003 030f 	and.w	r3, r3, #15
 80033d6:	3b04      	subs	r3, #4
 80033d8:	0112      	lsls	r2, r2, #4
 80033da:	b2d2      	uxtb	r2, r2
 80033dc:	440b      	add	r3, r1
 80033de:	761a      	strb	r2, [r3, #24]
}
 80033e0:	bf00      	nop
 80033e2:	370c      	adds	r7, #12
 80033e4:	46bd      	mov	sp, r7
 80033e6:	bc80      	pop	{r7}
 80033e8:	4770      	bx	lr
 80033ea:	bf00      	nop
 80033ec:	e000e100 	.word	0xe000e100
 80033f0:	e000ed00 	.word	0xe000ed00

080033f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80033f4:	b480      	push	{r7}
 80033f6:	b089      	sub	sp, #36	@ 0x24
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	60f8      	str	r0, [r7, #12]
 80033fc:	60b9      	str	r1, [r7, #8]
 80033fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	f003 0307 	and.w	r3, r3, #7
 8003406:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003408:	69fb      	ldr	r3, [r7, #28]
 800340a:	f1c3 0307 	rsb	r3, r3, #7
 800340e:	2b04      	cmp	r3, #4
 8003410:	bf28      	it	cs
 8003412:	2304      	movcs	r3, #4
 8003414:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003416:	69fb      	ldr	r3, [r7, #28]
 8003418:	3304      	adds	r3, #4
 800341a:	2b06      	cmp	r3, #6
 800341c:	d902      	bls.n	8003424 <NVIC_EncodePriority+0x30>
 800341e:	69fb      	ldr	r3, [r7, #28]
 8003420:	3b03      	subs	r3, #3
 8003422:	e000      	b.n	8003426 <NVIC_EncodePriority+0x32>
 8003424:	2300      	movs	r3, #0
 8003426:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003428:	f04f 32ff 	mov.w	r2, #4294967295
 800342c:	69bb      	ldr	r3, [r7, #24]
 800342e:	fa02 f303 	lsl.w	r3, r2, r3
 8003432:	43da      	mvns	r2, r3
 8003434:	68bb      	ldr	r3, [r7, #8]
 8003436:	401a      	ands	r2, r3
 8003438:	697b      	ldr	r3, [r7, #20]
 800343a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800343c:	f04f 31ff 	mov.w	r1, #4294967295
 8003440:	697b      	ldr	r3, [r7, #20]
 8003442:	fa01 f303 	lsl.w	r3, r1, r3
 8003446:	43d9      	mvns	r1, r3
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800344c:	4313      	orrs	r3, r2
         );
}
 800344e:	4618      	mov	r0, r3
 8003450:	3724      	adds	r7, #36	@ 0x24
 8003452:	46bd      	mov	sp, r7
 8003454:	bc80      	pop	{r7}
 8003456:	4770      	bx	lr

08003458 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b082      	sub	sp, #8
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	3b01      	subs	r3, #1
 8003464:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003468:	d301      	bcc.n	800346e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800346a:	2301      	movs	r3, #1
 800346c:	e00f      	b.n	800348e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800346e:	4a0a      	ldr	r2, [pc, #40]	@ (8003498 <SysTick_Config+0x40>)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	3b01      	subs	r3, #1
 8003474:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003476:	210f      	movs	r1, #15
 8003478:	f04f 30ff 	mov.w	r0, #4294967295
 800347c:	f7ff ff90 	bl	80033a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003480:	4b05      	ldr	r3, [pc, #20]	@ (8003498 <SysTick_Config+0x40>)
 8003482:	2200      	movs	r2, #0
 8003484:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003486:	4b04      	ldr	r3, [pc, #16]	@ (8003498 <SysTick_Config+0x40>)
 8003488:	2207      	movs	r2, #7
 800348a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800348c:	2300      	movs	r3, #0
}
 800348e:	4618      	mov	r0, r3
 8003490:	3708      	adds	r7, #8
 8003492:	46bd      	mov	sp, r7
 8003494:	bd80      	pop	{r7, pc}
 8003496:	bf00      	nop
 8003498:	e000e010 	.word	0xe000e010

0800349c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	b082      	sub	sp, #8
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80034a4:	6878      	ldr	r0, [r7, #4]
 80034a6:	f7ff ff2d 	bl	8003304 <__NVIC_SetPriorityGrouping>
}
 80034aa:	bf00      	nop
 80034ac:	3708      	adds	r7, #8
 80034ae:	46bd      	mov	sp, r7
 80034b0:	bd80      	pop	{r7, pc}

080034b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80034b2:	b580      	push	{r7, lr}
 80034b4:	b086      	sub	sp, #24
 80034b6:	af00      	add	r7, sp, #0
 80034b8:	4603      	mov	r3, r0
 80034ba:	60b9      	str	r1, [r7, #8]
 80034bc:	607a      	str	r2, [r7, #4]
 80034be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80034c0:	2300      	movs	r3, #0
 80034c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80034c4:	f7ff ff42 	bl	800334c <__NVIC_GetPriorityGrouping>
 80034c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80034ca:	687a      	ldr	r2, [r7, #4]
 80034cc:	68b9      	ldr	r1, [r7, #8]
 80034ce:	6978      	ldr	r0, [r7, #20]
 80034d0:	f7ff ff90 	bl	80033f4 <NVIC_EncodePriority>
 80034d4:	4602      	mov	r2, r0
 80034d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80034da:	4611      	mov	r1, r2
 80034dc:	4618      	mov	r0, r3
 80034de:	f7ff ff5f 	bl	80033a0 <__NVIC_SetPriority>
}
 80034e2:	bf00      	nop
 80034e4:	3718      	adds	r7, #24
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bd80      	pop	{r7, pc}

080034ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034ea:	b580      	push	{r7, lr}
 80034ec:	b082      	sub	sp, #8
 80034ee:	af00      	add	r7, sp, #0
 80034f0:	4603      	mov	r3, r0
 80034f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80034f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034f8:	4618      	mov	r0, r3
 80034fa:	f7ff ff35 	bl	8003368 <__NVIC_EnableIRQ>
}
 80034fe:	bf00      	nop
 8003500:	3708      	adds	r7, #8
 8003502:	46bd      	mov	sp, r7
 8003504:	bd80      	pop	{r7, pc}

08003506 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003506:	b580      	push	{r7, lr}
 8003508:	b082      	sub	sp, #8
 800350a:	af00      	add	r7, sp, #0
 800350c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800350e:	6878      	ldr	r0, [r7, #4]
 8003510:	f7ff ffa2 	bl	8003458 <SysTick_Config>
 8003514:	4603      	mov	r3, r0
}
 8003516:	4618      	mov	r0, r3
 8003518:	3708      	adds	r7, #8
 800351a:	46bd      	mov	sp, r7
 800351c:	bd80      	pop	{r7, pc}
	...

08003520 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003520:	b480      	push	{r7}
 8003522:	b085      	sub	sp, #20
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003528:	2300      	movs	r3, #0
 800352a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2b00      	cmp	r3, #0
 8003530:	d101      	bne.n	8003536 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003532:	2301      	movs	r3, #1
 8003534:	e043      	b.n	80035be <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	461a      	mov	r2, r3
 800353c:	4b22      	ldr	r3, [pc, #136]	@ (80035c8 <HAL_DMA_Init+0xa8>)
 800353e:	4413      	add	r3, r2
 8003540:	4a22      	ldr	r2, [pc, #136]	@ (80035cc <HAL_DMA_Init+0xac>)
 8003542:	fba2 2303 	umull	r2, r3, r2, r3
 8003546:	091b      	lsrs	r3, r3, #4
 8003548:	009a      	lsls	r2, r3, #2
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	4a1f      	ldr	r2, [pc, #124]	@ (80035d0 <HAL_DMA_Init+0xb0>)
 8003552:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2202      	movs	r2, #2
 8003558:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800356a:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800356e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003578:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	68db      	ldr	r3, [r3, #12]
 800357e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003584:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	695b      	ldr	r3, [r3, #20]
 800358a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003590:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	69db      	ldr	r3, [r3, #28]
 8003596:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003598:	68fa      	ldr	r2, [r7, #12]
 800359a:	4313      	orrs	r3, r2
 800359c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	68fa      	ldr	r2, [r7, #12]
 80035a4:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	2200      	movs	r2, #0
 80035aa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2201      	movs	r2, #1
 80035b0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2200      	movs	r2, #0
 80035b8:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80035bc:	2300      	movs	r3, #0
}
 80035be:	4618      	mov	r0, r3
 80035c0:	3714      	adds	r7, #20
 80035c2:	46bd      	mov	sp, r7
 80035c4:	bc80      	pop	{r7}
 80035c6:	4770      	bx	lr
 80035c8:	bffdfff8 	.word	0xbffdfff8
 80035cc:	cccccccd 	.word	0xcccccccd
 80035d0:	40020000 	.word	0x40020000

080035d4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b086      	sub	sp, #24
 80035d8:	af00      	add	r7, sp, #0
 80035da:	60f8      	str	r0, [r7, #12]
 80035dc:	60b9      	str	r1, [r7, #8]
 80035de:	607a      	str	r2, [r7, #4]
 80035e0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80035e2:	2300      	movs	r3, #0
 80035e4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80035ec:	2b01      	cmp	r3, #1
 80035ee:	d101      	bne.n	80035f4 <HAL_DMA_Start_IT+0x20>
 80035f0:	2302      	movs	r3, #2
 80035f2:	e04b      	b.n	800368c <HAL_DMA_Start_IT+0xb8>
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	2201      	movs	r2, #1
 80035f8:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003602:	b2db      	uxtb	r3, r3
 8003604:	2b01      	cmp	r3, #1
 8003606:	d13a      	bne.n	800367e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	2202      	movs	r2, #2
 800360c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	2200      	movs	r2, #0
 8003614:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	681a      	ldr	r2, [r3, #0]
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f022 0201 	bic.w	r2, r2, #1
 8003624:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	687a      	ldr	r2, [r7, #4]
 800362a:	68b9      	ldr	r1, [r7, #8]
 800362c:	68f8      	ldr	r0, [r7, #12]
 800362e:	f000 f937 	bl	80038a0 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003636:	2b00      	cmp	r3, #0
 8003638:	d008      	beq.n	800364c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	681a      	ldr	r2, [r3, #0]
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f042 020e 	orr.w	r2, r2, #14
 8003648:	601a      	str	r2, [r3, #0]
 800364a:	e00f      	b.n	800366c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	681a      	ldr	r2, [r3, #0]
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f022 0204 	bic.w	r2, r2, #4
 800365a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	681a      	ldr	r2, [r3, #0]
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f042 020a 	orr.w	r2, r2, #10
 800366a:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	681a      	ldr	r2, [r3, #0]
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f042 0201 	orr.w	r2, r2, #1
 800367a:	601a      	str	r2, [r3, #0]
 800367c:	e005      	b.n	800368a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	2200      	movs	r2, #0
 8003682:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003686:	2302      	movs	r3, #2
 8003688:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800368a:	7dfb      	ldrb	r3, [r7, #23]
}
 800368c:	4618      	mov	r0, r3
 800368e:	3718      	adds	r7, #24
 8003690:	46bd      	mov	sp, r7
 8003692:	bd80      	pop	{r7, pc}

08003694 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b084      	sub	sp, #16
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036b0:	2204      	movs	r2, #4
 80036b2:	409a      	lsls	r2, r3
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	4013      	ands	r3, r2
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d04f      	beq.n	800375c <HAL_DMA_IRQHandler+0xc8>
 80036bc:	68bb      	ldr	r3, [r7, #8]
 80036be:	f003 0304 	and.w	r3, r3, #4
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d04a      	beq.n	800375c <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f003 0320 	and.w	r3, r3, #32
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d107      	bne.n	80036e4 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	681a      	ldr	r2, [r3, #0]
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f022 0204 	bic.w	r2, r2, #4
 80036e2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4a66      	ldr	r2, [pc, #408]	@ (8003884 <HAL_DMA_IRQHandler+0x1f0>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d029      	beq.n	8003742 <HAL_DMA_IRQHandler+0xae>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	4a65      	ldr	r2, [pc, #404]	@ (8003888 <HAL_DMA_IRQHandler+0x1f4>)
 80036f4:	4293      	cmp	r3, r2
 80036f6:	d022      	beq.n	800373e <HAL_DMA_IRQHandler+0xaa>
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	4a63      	ldr	r2, [pc, #396]	@ (800388c <HAL_DMA_IRQHandler+0x1f8>)
 80036fe:	4293      	cmp	r3, r2
 8003700:	d01a      	beq.n	8003738 <HAL_DMA_IRQHandler+0xa4>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	4a62      	ldr	r2, [pc, #392]	@ (8003890 <HAL_DMA_IRQHandler+0x1fc>)
 8003708:	4293      	cmp	r3, r2
 800370a:	d012      	beq.n	8003732 <HAL_DMA_IRQHandler+0x9e>
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4a60      	ldr	r2, [pc, #384]	@ (8003894 <HAL_DMA_IRQHandler+0x200>)
 8003712:	4293      	cmp	r3, r2
 8003714:	d00a      	beq.n	800372c <HAL_DMA_IRQHandler+0x98>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4a5f      	ldr	r2, [pc, #380]	@ (8003898 <HAL_DMA_IRQHandler+0x204>)
 800371c:	4293      	cmp	r3, r2
 800371e:	d102      	bne.n	8003726 <HAL_DMA_IRQHandler+0x92>
 8003720:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003724:	e00e      	b.n	8003744 <HAL_DMA_IRQHandler+0xb0>
 8003726:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800372a:	e00b      	b.n	8003744 <HAL_DMA_IRQHandler+0xb0>
 800372c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8003730:	e008      	b.n	8003744 <HAL_DMA_IRQHandler+0xb0>
 8003732:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003736:	e005      	b.n	8003744 <HAL_DMA_IRQHandler+0xb0>
 8003738:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800373c:	e002      	b.n	8003744 <HAL_DMA_IRQHandler+0xb0>
 800373e:	2340      	movs	r3, #64	@ 0x40
 8003740:	e000      	b.n	8003744 <HAL_DMA_IRQHandler+0xb0>
 8003742:	2304      	movs	r3, #4
 8003744:	4a55      	ldr	r2, [pc, #340]	@ (800389c <HAL_DMA_IRQHandler+0x208>)
 8003746:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800374c:	2b00      	cmp	r3, #0
 800374e:	f000 8094 	beq.w	800387a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003756:	6878      	ldr	r0, [r7, #4]
 8003758:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800375a:	e08e      	b.n	800387a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003760:	2202      	movs	r2, #2
 8003762:	409a      	lsls	r2, r3
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	4013      	ands	r3, r2
 8003768:	2b00      	cmp	r3, #0
 800376a:	d056      	beq.n	800381a <HAL_DMA_IRQHandler+0x186>
 800376c:	68bb      	ldr	r3, [r7, #8]
 800376e:	f003 0302 	and.w	r3, r3, #2
 8003772:	2b00      	cmp	r3, #0
 8003774:	d051      	beq.n	800381a <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f003 0320 	and.w	r3, r3, #32
 8003780:	2b00      	cmp	r3, #0
 8003782:	d10b      	bne.n	800379c <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	681a      	ldr	r2, [r3, #0]
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f022 020a 	bic.w	r2, r2, #10
 8003792:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2201      	movs	r2, #1
 8003798:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	4a38      	ldr	r2, [pc, #224]	@ (8003884 <HAL_DMA_IRQHandler+0x1f0>)
 80037a2:	4293      	cmp	r3, r2
 80037a4:	d029      	beq.n	80037fa <HAL_DMA_IRQHandler+0x166>
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	4a37      	ldr	r2, [pc, #220]	@ (8003888 <HAL_DMA_IRQHandler+0x1f4>)
 80037ac:	4293      	cmp	r3, r2
 80037ae:	d022      	beq.n	80037f6 <HAL_DMA_IRQHandler+0x162>
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	4a35      	ldr	r2, [pc, #212]	@ (800388c <HAL_DMA_IRQHandler+0x1f8>)
 80037b6:	4293      	cmp	r3, r2
 80037b8:	d01a      	beq.n	80037f0 <HAL_DMA_IRQHandler+0x15c>
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	4a34      	ldr	r2, [pc, #208]	@ (8003890 <HAL_DMA_IRQHandler+0x1fc>)
 80037c0:	4293      	cmp	r3, r2
 80037c2:	d012      	beq.n	80037ea <HAL_DMA_IRQHandler+0x156>
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4a32      	ldr	r2, [pc, #200]	@ (8003894 <HAL_DMA_IRQHandler+0x200>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d00a      	beq.n	80037e4 <HAL_DMA_IRQHandler+0x150>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	4a31      	ldr	r2, [pc, #196]	@ (8003898 <HAL_DMA_IRQHandler+0x204>)
 80037d4:	4293      	cmp	r3, r2
 80037d6:	d102      	bne.n	80037de <HAL_DMA_IRQHandler+0x14a>
 80037d8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80037dc:	e00e      	b.n	80037fc <HAL_DMA_IRQHandler+0x168>
 80037de:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80037e2:	e00b      	b.n	80037fc <HAL_DMA_IRQHandler+0x168>
 80037e4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80037e8:	e008      	b.n	80037fc <HAL_DMA_IRQHandler+0x168>
 80037ea:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80037ee:	e005      	b.n	80037fc <HAL_DMA_IRQHandler+0x168>
 80037f0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80037f4:	e002      	b.n	80037fc <HAL_DMA_IRQHandler+0x168>
 80037f6:	2320      	movs	r3, #32
 80037f8:	e000      	b.n	80037fc <HAL_DMA_IRQHandler+0x168>
 80037fa:	2302      	movs	r3, #2
 80037fc:	4a27      	ldr	r2, [pc, #156]	@ (800389c <HAL_DMA_IRQHandler+0x208>)
 80037fe:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2200      	movs	r2, #0
 8003804:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800380c:	2b00      	cmp	r3, #0
 800380e:	d034      	beq.n	800387a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003814:	6878      	ldr	r0, [r7, #4]
 8003816:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003818:	e02f      	b.n	800387a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800381e:	2208      	movs	r2, #8
 8003820:	409a      	lsls	r2, r3
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	4013      	ands	r3, r2
 8003826:	2b00      	cmp	r3, #0
 8003828:	d028      	beq.n	800387c <HAL_DMA_IRQHandler+0x1e8>
 800382a:	68bb      	ldr	r3, [r7, #8]
 800382c:	f003 0308 	and.w	r3, r3, #8
 8003830:	2b00      	cmp	r3, #0
 8003832:	d023      	beq.n	800387c <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	681a      	ldr	r2, [r3, #0]
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f022 020e 	bic.w	r2, r2, #14
 8003842:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800384c:	2101      	movs	r1, #1
 800384e:	fa01 f202 	lsl.w	r2, r1, r2
 8003852:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2201      	movs	r2, #1
 8003858:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2201      	movs	r2, #1
 800385e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	2200      	movs	r2, #0
 8003866:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800386e:	2b00      	cmp	r3, #0
 8003870:	d004      	beq.n	800387c <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003876:	6878      	ldr	r0, [r7, #4]
 8003878:	4798      	blx	r3
    }
  }
  return;
 800387a:	bf00      	nop
 800387c:	bf00      	nop
}
 800387e:	3710      	adds	r7, #16
 8003880:	46bd      	mov	sp, r7
 8003882:	bd80      	pop	{r7, pc}
 8003884:	40020008 	.word	0x40020008
 8003888:	4002001c 	.word	0x4002001c
 800388c:	40020030 	.word	0x40020030
 8003890:	40020044 	.word	0x40020044
 8003894:	40020058 	.word	0x40020058
 8003898:	4002006c 	.word	0x4002006c
 800389c:	40020000 	.word	0x40020000

080038a0 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80038a0:	b480      	push	{r7}
 80038a2:	b085      	sub	sp, #20
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	60f8      	str	r0, [r7, #12]
 80038a8:	60b9      	str	r1, [r7, #8]
 80038aa:	607a      	str	r2, [r7, #4]
 80038ac:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038b6:	2101      	movs	r1, #1
 80038b8:	fa01 f202 	lsl.w	r2, r1, r2
 80038bc:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	683a      	ldr	r2, [r7, #0]
 80038c4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	2b10      	cmp	r3, #16
 80038cc:	d108      	bne.n	80038e0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	687a      	ldr	r2, [r7, #4]
 80038d4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	68ba      	ldr	r2, [r7, #8]
 80038dc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80038de:	e007      	b.n	80038f0 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	68ba      	ldr	r2, [r7, #8]
 80038e6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	687a      	ldr	r2, [r7, #4]
 80038ee:	60da      	str	r2, [r3, #12]
}
 80038f0:	bf00      	nop
 80038f2:	3714      	adds	r7, #20
 80038f4:	46bd      	mov	sp, r7
 80038f6:	bc80      	pop	{r7}
 80038f8:	4770      	bx	lr
	...

080038fc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80038fc:	b480      	push	{r7}
 80038fe:	b08b      	sub	sp, #44	@ 0x2c
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
 8003904:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003906:	2300      	movs	r3, #0
 8003908:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800390a:	2300      	movs	r3, #0
 800390c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800390e:	e169      	b.n	8003be4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003910:	2201      	movs	r2, #1
 8003912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003914:	fa02 f303 	lsl.w	r3, r2, r3
 8003918:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	69fa      	ldr	r2, [r7, #28]
 8003920:	4013      	ands	r3, r2
 8003922:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003924:	69ba      	ldr	r2, [r7, #24]
 8003926:	69fb      	ldr	r3, [r7, #28]
 8003928:	429a      	cmp	r2, r3
 800392a:	f040 8158 	bne.w	8003bde <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	685b      	ldr	r3, [r3, #4]
 8003932:	4a9a      	ldr	r2, [pc, #616]	@ (8003b9c <HAL_GPIO_Init+0x2a0>)
 8003934:	4293      	cmp	r3, r2
 8003936:	d05e      	beq.n	80039f6 <HAL_GPIO_Init+0xfa>
 8003938:	4a98      	ldr	r2, [pc, #608]	@ (8003b9c <HAL_GPIO_Init+0x2a0>)
 800393a:	4293      	cmp	r3, r2
 800393c:	d875      	bhi.n	8003a2a <HAL_GPIO_Init+0x12e>
 800393e:	4a98      	ldr	r2, [pc, #608]	@ (8003ba0 <HAL_GPIO_Init+0x2a4>)
 8003940:	4293      	cmp	r3, r2
 8003942:	d058      	beq.n	80039f6 <HAL_GPIO_Init+0xfa>
 8003944:	4a96      	ldr	r2, [pc, #600]	@ (8003ba0 <HAL_GPIO_Init+0x2a4>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d86f      	bhi.n	8003a2a <HAL_GPIO_Init+0x12e>
 800394a:	4a96      	ldr	r2, [pc, #600]	@ (8003ba4 <HAL_GPIO_Init+0x2a8>)
 800394c:	4293      	cmp	r3, r2
 800394e:	d052      	beq.n	80039f6 <HAL_GPIO_Init+0xfa>
 8003950:	4a94      	ldr	r2, [pc, #592]	@ (8003ba4 <HAL_GPIO_Init+0x2a8>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d869      	bhi.n	8003a2a <HAL_GPIO_Init+0x12e>
 8003956:	4a94      	ldr	r2, [pc, #592]	@ (8003ba8 <HAL_GPIO_Init+0x2ac>)
 8003958:	4293      	cmp	r3, r2
 800395a:	d04c      	beq.n	80039f6 <HAL_GPIO_Init+0xfa>
 800395c:	4a92      	ldr	r2, [pc, #584]	@ (8003ba8 <HAL_GPIO_Init+0x2ac>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d863      	bhi.n	8003a2a <HAL_GPIO_Init+0x12e>
 8003962:	4a92      	ldr	r2, [pc, #584]	@ (8003bac <HAL_GPIO_Init+0x2b0>)
 8003964:	4293      	cmp	r3, r2
 8003966:	d046      	beq.n	80039f6 <HAL_GPIO_Init+0xfa>
 8003968:	4a90      	ldr	r2, [pc, #576]	@ (8003bac <HAL_GPIO_Init+0x2b0>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d85d      	bhi.n	8003a2a <HAL_GPIO_Init+0x12e>
 800396e:	2b12      	cmp	r3, #18
 8003970:	d82a      	bhi.n	80039c8 <HAL_GPIO_Init+0xcc>
 8003972:	2b12      	cmp	r3, #18
 8003974:	d859      	bhi.n	8003a2a <HAL_GPIO_Init+0x12e>
 8003976:	a201      	add	r2, pc, #4	@ (adr r2, 800397c <HAL_GPIO_Init+0x80>)
 8003978:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800397c:	080039f7 	.word	0x080039f7
 8003980:	080039d1 	.word	0x080039d1
 8003984:	080039e3 	.word	0x080039e3
 8003988:	08003a25 	.word	0x08003a25
 800398c:	08003a2b 	.word	0x08003a2b
 8003990:	08003a2b 	.word	0x08003a2b
 8003994:	08003a2b 	.word	0x08003a2b
 8003998:	08003a2b 	.word	0x08003a2b
 800399c:	08003a2b 	.word	0x08003a2b
 80039a0:	08003a2b 	.word	0x08003a2b
 80039a4:	08003a2b 	.word	0x08003a2b
 80039a8:	08003a2b 	.word	0x08003a2b
 80039ac:	08003a2b 	.word	0x08003a2b
 80039b0:	08003a2b 	.word	0x08003a2b
 80039b4:	08003a2b 	.word	0x08003a2b
 80039b8:	08003a2b 	.word	0x08003a2b
 80039bc:	08003a2b 	.word	0x08003a2b
 80039c0:	080039d9 	.word	0x080039d9
 80039c4:	080039ed 	.word	0x080039ed
 80039c8:	4a79      	ldr	r2, [pc, #484]	@ (8003bb0 <HAL_GPIO_Init+0x2b4>)
 80039ca:	4293      	cmp	r3, r2
 80039cc:	d013      	beq.n	80039f6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80039ce:	e02c      	b.n	8003a2a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	68db      	ldr	r3, [r3, #12]
 80039d4:	623b      	str	r3, [r7, #32]
          break;
 80039d6:	e029      	b.n	8003a2c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	68db      	ldr	r3, [r3, #12]
 80039dc:	3304      	adds	r3, #4
 80039de:	623b      	str	r3, [r7, #32]
          break;
 80039e0:	e024      	b.n	8003a2c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	68db      	ldr	r3, [r3, #12]
 80039e6:	3308      	adds	r3, #8
 80039e8:	623b      	str	r3, [r7, #32]
          break;
 80039ea:	e01f      	b.n	8003a2c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	68db      	ldr	r3, [r3, #12]
 80039f0:	330c      	adds	r3, #12
 80039f2:	623b      	str	r3, [r7, #32]
          break;
 80039f4:	e01a      	b.n	8003a2c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	689b      	ldr	r3, [r3, #8]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d102      	bne.n	8003a04 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80039fe:	2304      	movs	r3, #4
 8003a00:	623b      	str	r3, [r7, #32]
          break;
 8003a02:	e013      	b.n	8003a2c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	689b      	ldr	r3, [r3, #8]
 8003a08:	2b01      	cmp	r3, #1
 8003a0a:	d105      	bne.n	8003a18 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003a0c:	2308      	movs	r3, #8
 8003a0e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	69fa      	ldr	r2, [r7, #28]
 8003a14:	611a      	str	r2, [r3, #16]
          break;
 8003a16:	e009      	b.n	8003a2c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003a18:	2308      	movs	r3, #8
 8003a1a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	69fa      	ldr	r2, [r7, #28]
 8003a20:	615a      	str	r2, [r3, #20]
          break;
 8003a22:	e003      	b.n	8003a2c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003a24:	2300      	movs	r3, #0
 8003a26:	623b      	str	r3, [r7, #32]
          break;
 8003a28:	e000      	b.n	8003a2c <HAL_GPIO_Init+0x130>
          break;
 8003a2a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003a2c:	69bb      	ldr	r3, [r7, #24]
 8003a2e:	2bff      	cmp	r3, #255	@ 0xff
 8003a30:	d801      	bhi.n	8003a36 <HAL_GPIO_Init+0x13a>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	e001      	b.n	8003a3a <HAL_GPIO_Init+0x13e>
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	3304      	adds	r3, #4
 8003a3a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003a3c:	69bb      	ldr	r3, [r7, #24]
 8003a3e:	2bff      	cmp	r3, #255	@ 0xff
 8003a40:	d802      	bhi.n	8003a48 <HAL_GPIO_Init+0x14c>
 8003a42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a44:	009b      	lsls	r3, r3, #2
 8003a46:	e002      	b.n	8003a4e <HAL_GPIO_Init+0x152>
 8003a48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a4a:	3b08      	subs	r3, #8
 8003a4c:	009b      	lsls	r3, r3, #2
 8003a4e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003a50:	697b      	ldr	r3, [r7, #20]
 8003a52:	681a      	ldr	r2, [r3, #0]
 8003a54:	210f      	movs	r1, #15
 8003a56:	693b      	ldr	r3, [r7, #16]
 8003a58:	fa01 f303 	lsl.w	r3, r1, r3
 8003a5c:	43db      	mvns	r3, r3
 8003a5e:	401a      	ands	r2, r3
 8003a60:	6a39      	ldr	r1, [r7, #32]
 8003a62:	693b      	ldr	r3, [r7, #16]
 8003a64:	fa01 f303 	lsl.w	r3, r1, r3
 8003a68:	431a      	orrs	r2, r3
 8003a6a:	697b      	ldr	r3, [r7, #20]
 8003a6c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	685b      	ldr	r3, [r3, #4]
 8003a72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	f000 80b1 	beq.w	8003bde <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003a7c:	4b4d      	ldr	r3, [pc, #308]	@ (8003bb4 <HAL_GPIO_Init+0x2b8>)
 8003a7e:	699b      	ldr	r3, [r3, #24]
 8003a80:	4a4c      	ldr	r2, [pc, #304]	@ (8003bb4 <HAL_GPIO_Init+0x2b8>)
 8003a82:	f043 0301 	orr.w	r3, r3, #1
 8003a86:	6193      	str	r3, [r2, #24]
 8003a88:	4b4a      	ldr	r3, [pc, #296]	@ (8003bb4 <HAL_GPIO_Init+0x2b8>)
 8003a8a:	699b      	ldr	r3, [r3, #24]
 8003a8c:	f003 0301 	and.w	r3, r3, #1
 8003a90:	60bb      	str	r3, [r7, #8]
 8003a92:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003a94:	4a48      	ldr	r2, [pc, #288]	@ (8003bb8 <HAL_GPIO_Init+0x2bc>)
 8003a96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a98:	089b      	lsrs	r3, r3, #2
 8003a9a:	3302      	adds	r3, #2
 8003a9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003aa0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003aa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003aa4:	f003 0303 	and.w	r3, r3, #3
 8003aa8:	009b      	lsls	r3, r3, #2
 8003aaa:	220f      	movs	r2, #15
 8003aac:	fa02 f303 	lsl.w	r3, r2, r3
 8003ab0:	43db      	mvns	r3, r3
 8003ab2:	68fa      	ldr	r2, [r7, #12]
 8003ab4:	4013      	ands	r3, r2
 8003ab6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	4a40      	ldr	r2, [pc, #256]	@ (8003bbc <HAL_GPIO_Init+0x2c0>)
 8003abc:	4293      	cmp	r3, r2
 8003abe:	d013      	beq.n	8003ae8 <HAL_GPIO_Init+0x1ec>
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	4a3f      	ldr	r2, [pc, #252]	@ (8003bc0 <HAL_GPIO_Init+0x2c4>)
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	d00d      	beq.n	8003ae4 <HAL_GPIO_Init+0x1e8>
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	4a3e      	ldr	r2, [pc, #248]	@ (8003bc4 <HAL_GPIO_Init+0x2c8>)
 8003acc:	4293      	cmp	r3, r2
 8003ace:	d007      	beq.n	8003ae0 <HAL_GPIO_Init+0x1e4>
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	4a3d      	ldr	r2, [pc, #244]	@ (8003bc8 <HAL_GPIO_Init+0x2cc>)
 8003ad4:	4293      	cmp	r3, r2
 8003ad6:	d101      	bne.n	8003adc <HAL_GPIO_Init+0x1e0>
 8003ad8:	2303      	movs	r3, #3
 8003ada:	e006      	b.n	8003aea <HAL_GPIO_Init+0x1ee>
 8003adc:	2304      	movs	r3, #4
 8003ade:	e004      	b.n	8003aea <HAL_GPIO_Init+0x1ee>
 8003ae0:	2302      	movs	r3, #2
 8003ae2:	e002      	b.n	8003aea <HAL_GPIO_Init+0x1ee>
 8003ae4:	2301      	movs	r3, #1
 8003ae6:	e000      	b.n	8003aea <HAL_GPIO_Init+0x1ee>
 8003ae8:	2300      	movs	r3, #0
 8003aea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003aec:	f002 0203 	and.w	r2, r2, #3
 8003af0:	0092      	lsls	r2, r2, #2
 8003af2:	4093      	lsls	r3, r2
 8003af4:	68fa      	ldr	r2, [r7, #12]
 8003af6:	4313      	orrs	r3, r2
 8003af8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003afa:	492f      	ldr	r1, [pc, #188]	@ (8003bb8 <HAL_GPIO_Init+0x2bc>)
 8003afc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003afe:	089b      	lsrs	r3, r3, #2
 8003b00:	3302      	adds	r3, #2
 8003b02:	68fa      	ldr	r2, [r7, #12]
 8003b04:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	685b      	ldr	r3, [r3, #4]
 8003b0c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d006      	beq.n	8003b22 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003b14:	4b2d      	ldr	r3, [pc, #180]	@ (8003bcc <HAL_GPIO_Init+0x2d0>)
 8003b16:	689a      	ldr	r2, [r3, #8]
 8003b18:	492c      	ldr	r1, [pc, #176]	@ (8003bcc <HAL_GPIO_Init+0x2d0>)
 8003b1a:	69bb      	ldr	r3, [r7, #24]
 8003b1c:	4313      	orrs	r3, r2
 8003b1e:	608b      	str	r3, [r1, #8]
 8003b20:	e006      	b.n	8003b30 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003b22:	4b2a      	ldr	r3, [pc, #168]	@ (8003bcc <HAL_GPIO_Init+0x2d0>)
 8003b24:	689a      	ldr	r2, [r3, #8]
 8003b26:	69bb      	ldr	r3, [r7, #24]
 8003b28:	43db      	mvns	r3, r3
 8003b2a:	4928      	ldr	r1, [pc, #160]	@ (8003bcc <HAL_GPIO_Init+0x2d0>)
 8003b2c:	4013      	ands	r3, r2
 8003b2e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	685b      	ldr	r3, [r3, #4]
 8003b34:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d006      	beq.n	8003b4a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003b3c:	4b23      	ldr	r3, [pc, #140]	@ (8003bcc <HAL_GPIO_Init+0x2d0>)
 8003b3e:	68da      	ldr	r2, [r3, #12]
 8003b40:	4922      	ldr	r1, [pc, #136]	@ (8003bcc <HAL_GPIO_Init+0x2d0>)
 8003b42:	69bb      	ldr	r3, [r7, #24]
 8003b44:	4313      	orrs	r3, r2
 8003b46:	60cb      	str	r3, [r1, #12]
 8003b48:	e006      	b.n	8003b58 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003b4a:	4b20      	ldr	r3, [pc, #128]	@ (8003bcc <HAL_GPIO_Init+0x2d0>)
 8003b4c:	68da      	ldr	r2, [r3, #12]
 8003b4e:	69bb      	ldr	r3, [r7, #24]
 8003b50:	43db      	mvns	r3, r3
 8003b52:	491e      	ldr	r1, [pc, #120]	@ (8003bcc <HAL_GPIO_Init+0x2d0>)
 8003b54:	4013      	ands	r3, r2
 8003b56:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	685b      	ldr	r3, [r3, #4]
 8003b5c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d006      	beq.n	8003b72 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003b64:	4b19      	ldr	r3, [pc, #100]	@ (8003bcc <HAL_GPIO_Init+0x2d0>)
 8003b66:	685a      	ldr	r2, [r3, #4]
 8003b68:	4918      	ldr	r1, [pc, #96]	@ (8003bcc <HAL_GPIO_Init+0x2d0>)
 8003b6a:	69bb      	ldr	r3, [r7, #24]
 8003b6c:	4313      	orrs	r3, r2
 8003b6e:	604b      	str	r3, [r1, #4]
 8003b70:	e006      	b.n	8003b80 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003b72:	4b16      	ldr	r3, [pc, #88]	@ (8003bcc <HAL_GPIO_Init+0x2d0>)
 8003b74:	685a      	ldr	r2, [r3, #4]
 8003b76:	69bb      	ldr	r3, [r7, #24]
 8003b78:	43db      	mvns	r3, r3
 8003b7a:	4914      	ldr	r1, [pc, #80]	@ (8003bcc <HAL_GPIO_Init+0x2d0>)
 8003b7c:	4013      	ands	r3, r2
 8003b7e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	685b      	ldr	r3, [r3, #4]
 8003b84:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d021      	beq.n	8003bd0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003b8c:	4b0f      	ldr	r3, [pc, #60]	@ (8003bcc <HAL_GPIO_Init+0x2d0>)
 8003b8e:	681a      	ldr	r2, [r3, #0]
 8003b90:	490e      	ldr	r1, [pc, #56]	@ (8003bcc <HAL_GPIO_Init+0x2d0>)
 8003b92:	69bb      	ldr	r3, [r7, #24]
 8003b94:	4313      	orrs	r3, r2
 8003b96:	600b      	str	r3, [r1, #0]
 8003b98:	e021      	b.n	8003bde <HAL_GPIO_Init+0x2e2>
 8003b9a:	bf00      	nop
 8003b9c:	10320000 	.word	0x10320000
 8003ba0:	10310000 	.word	0x10310000
 8003ba4:	10220000 	.word	0x10220000
 8003ba8:	10210000 	.word	0x10210000
 8003bac:	10120000 	.word	0x10120000
 8003bb0:	10110000 	.word	0x10110000
 8003bb4:	40021000 	.word	0x40021000
 8003bb8:	40010000 	.word	0x40010000
 8003bbc:	40010800 	.word	0x40010800
 8003bc0:	40010c00 	.word	0x40010c00
 8003bc4:	40011000 	.word	0x40011000
 8003bc8:	40011400 	.word	0x40011400
 8003bcc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003bd0:	4b0b      	ldr	r3, [pc, #44]	@ (8003c00 <HAL_GPIO_Init+0x304>)
 8003bd2:	681a      	ldr	r2, [r3, #0]
 8003bd4:	69bb      	ldr	r3, [r7, #24]
 8003bd6:	43db      	mvns	r3, r3
 8003bd8:	4909      	ldr	r1, [pc, #36]	@ (8003c00 <HAL_GPIO_Init+0x304>)
 8003bda:	4013      	ands	r3, r2
 8003bdc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003bde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003be0:	3301      	adds	r3, #1
 8003be2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	681a      	ldr	r2, [r3, #0]
 8003be8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bea:	fa22 f303 	lsr.w	r3, r2, r3
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	f47f ae8e 	bne.w	8003910 <HAL_GPIO_Init+0x14>
  }
}
 8003bf4:	bf00      	nop
 8003bf6:	bf00      	nop
 8003bf8:	372c      	adds	r7, #44	@ 0x2c
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	bc80      	pop	{r7}
 8003bfe:	4770      	bx	lr
 8003c00:	40010400 	.word	0x40010400

08003c04 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c04:	b480      	push	{r7}
 8003c06:	b083      	sub	sp, #12
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
 8003c0c:	460b      	mov	r3, r1
 8003c0e:	807b      	strh	r3, [r7, #2]
 8003c10:	4613      	mov	r3, r2
 8003c12:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003c14:	787b      	ldrb	r3, [r7, #1]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d003      	beq.n	8003c22 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003c1a:	887a      	ldrh	r2, [r7, #2]
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003c20:	e003      	b.n	8003c2a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003c22:	887b      	ldrh	r3, [r7, #2]
 8003c24:	041a      	lsls	r2, r3, #16
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	611a      	str	r2, [r3, #16]
}
 8003c2a:	bf00      	nop
 8003c2c:	370c      	adds	r7, #12
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	bc80      	pop	{r7}
 8003c32:	4770      	bx	lr

08003c34 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b086      	sub	sp, #24
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d101      	bne.n	8003c46 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003c42:	2301      	movs	r3, #1
 8003c44:	e272      	b.n	800412c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f003 0301 	and.w	r3, r3, #1
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	f000 8087 	beq.w	8003d62 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003c54:	4b92      	ldr	r3, [pc, #584]	@ (8003ea0 <HAL_RCC_OscConfig+0x26c>)
 8003c56:	685b      	ldr	r3, [r3, #4]
 8003c58:	f003 030c 	and.w	r3, r3, #12
 8003c5c:	2b04      	cmp	r3, #4
 8003c5e:	d00c      	beq.n	8003c7a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003c60:	4b8f      	ldr	r3, [pc, #572]	@ (8003ea0 <HAL_RCC_OscConfig+0x26c>)
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	f003 030c 	and.w	r3, r3, #12
 8003c68:	2b08      	cmp	r3, #8
 8003c6a:	d112      	bne.n	8003c92 <HAL_RCC_OscConfig+0x5e>
 8003c6c:	4b8c      	ldr	r3, [pc, #560]	@ (8003ea0 <HAL_RCC_OscConfig+0x26c>)
 8003c6e:	685b      	ldr	r3, [r3, #4]
 8003c70:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c74:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c78:	d10b      	bne.n	8003c92 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c7a:	4b89      	ldr	r3, [pc, #548]	@ (8003ea0 <HAL_RCC_OscConfig+0x26c>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d06c      	beq.n	8003d60 <HAL_RCC_OscConfig+0x12c>
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d168      	bne.n	8003d60 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003c8e:	2301      	movs	r3, #1
 8003c90:	e24c      	b.n	800412c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	685b      	ldr	r3, [r3, #4]
 8003c96:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c9a:	d106      	bne.n	8003caa <HAL_RCC_OscConfig+0x76>
 8003c9c:	4b80      	ldr	r3, [pc, #512]	@ (8003ea0 <HAL_RCC_OscConfig+0x26c>)
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	4a7f      	ldr	r2, [pc, #508]	@ (8003ea0 <HAL_RCC_OscConfig+0x26c>)
 8003ca2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ca6:	6013      	str	r3, [r2, #0]
 8003ca8:	e02e      	b.n	8003d08 <HAL_RCC_OscConfig+0xd4>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	685b      	ldr	r3, [r3, #4]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d10c      	bne.n	8003ccc <HAL_RCC_OscConfig+0x98>
 8003cb2:	4b7b      	ldr	r3, [pc, #492]	@ (8003ea0 <HAL_RCC_OscConfig+0x26c>)
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	4a7a      	ldr	r2, [pc, #488]	@ (8003ea0 <HAL_RCC_OscConfig+0x26c>)
 8003cb8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003cbc:	6013      	str	r3, [r2, #0]
 8003cbe:	4b78      	ldr	r3, [pc, #480]	@ (8003ea0 <HAL_RCC_OscConfig+0x26c>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4a77      	ldr	r2, [pc, #476]	@ (8003ea0 <HAL_RCC_OscConfig+0x26c>)
 8003cc4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003cc8:	6013      	str	r3, [r2, #0]
 8003cca:	e01d      	b.n	8003d08 <HAL_RCC_OscConfig+0xd4>
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	685b      	ldr	r3, [r3, #4]
 8003cd0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003cd4:	d10c      	bne.n	8003cf0 <HAL_RCC_OscConfig+0xbc>
 8003cd6:	4b72      	ldr	r3, [pc, #456]	@ (8003ea0 <HAL_RCC_OscConfig+0x26c>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	4a71      	ldr	r2, [pc, #452]	@ (8003ea0 <HAL_RCC_OscConfig+0x26c>)
 8003cdc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003ce0:	6013      	str	r3, [r2, #0]
 8003ce2:	4b6f      	ldr	r3, [pc, #444]	@ (8003ea0 <HAL_RCC_OscConfig+0x26c>)
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	4a6e      	ldr	r2, [pc, #440]	@ (8003ea0 <HAL_RCC_OscConfig+0x26c>)
 8003ce8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003cec:	6013      	str	r3, [r2, #0]
 8003cee:	e00b      	b.n	8003d08 <HAL_RCC_OscConfig+0xd4>
 8003cf0:	4b6b      	ldr	r3, [pc, #428]	@ (8003ea0 <HAL_RCC_OscConfig+0x26c>)
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	4a6a      	ldr	r2, [pc, #424]	@ (8003ea0 <HAL_RCC_OscConfig+0x26c>)
 8003cf6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003cfa:	6013      	str	r3, [r2, #0]
 8003cfc:	4b68      	ldr	r3, [pc, #416]	@ (8003ea0 <HAL_RCC_OscConfig+0x26c>)
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	4a67      	ldr	r2, [pc, #412]	@ (8003ea0 <HAL_RCC_OscConfig+0x26c>)
 8003d02:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003d06:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	685b      	ldr	r3, [r3, #4]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d013      	beq.n	8003d38 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d10:	f7ff faca 	bl	80032a8 <HAL_GetTick>
 8003d14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d16:	e008      	b.n	8003d2a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d18:	f7ff fac6 	bl	80032a8 <HAL_GetTick>
 8003d1c:	4602      	mov	r2, r0
 8003d1e:	693b      	ldr	r3, [r7, #16]
 8003d20:	1ad3      	subs	r3, r2, r3
 8003d22:	2b64      	cmp	r3, #100	@ 0x64
 8003d24:	d901      	bls.n	8003d2a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003d26:	2303      	movs	r3, #3
 8003d28:	e200      	b.n	800412c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d2a:	4b5d      	ldr	r3, [pc, #372]	@ (8003ea0 <HAL_RCC_OscConfig+0x26c>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d0f0      	beq.n	8003d18 <HAL_RCC_OscConfig+0xe4>
 8003d36:	e014      	b.n	8003d62 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d38:	f7ff fab6 	bl	80032a8 <HAL_GetTick>
 8003d3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d3e:	e008      	b.n	8003d52 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d40:	f7ff fab2 	bl	80032a8 <HAL_GetTick>
 8003d44:	4602      	mov	r2, r0
 8003d46:	693b      	ldr	r3, [r7, #16]
 8003d48:	1ad3      	subs	r3, r2, r3
 8003d4a:	2b64      	cmp	r3, #100	@ 0x64
 8003d4c:	d901      	bls.n	8003d52 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003d4e:	2303      	movs	r3, #3
 8003d50:	e1ec      	b.n	800412c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d52:	4b53      	ldr	r3, [pc, #332]	@ (8003ea0 <HAL_RCC_OscConfig+0x26c>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d1f0      	bne.n	8003d40 <HAL_RCC_OscConfig+0x10c>
 8003d5e:	e000      	b.n	8003d62 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d60:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f003 0302 	and.w	r3, r3, #2
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d063      	beq.n	8003e36 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003d6e:	4b4c      	ldr	r3, [pc, #304]	@ (8003ea0 <HAL_RCC_OscConfig+0x26c>)
 8003d70:	685b      	ldr	r3, [r3, #4]
 8003d72:	f003 030c 	and.w	r3, r3, #12
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d00b      	beq.n	8003d92 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003d7a:	4b49      	ldr	r3, [pc, #292]	@ (8003ea0 <HAL_RCC_OscConfig+0x26c>)
 8003d7c:	685b      	ldr	r3, [r3, #4]
 8003d7e:	f003 030c 	and.w	r3, r3, #12
 8003d82:	2b08      	cmp	r3, #8
 8003d84:	d11c      	bne.n	8003dc0 <HAL_RCC_OscConfig+0x18c>
 8003d86:	4b46      	ldr	r3, [pc, #280]	@ (8003ea0 <HAL_RCC_OscConfig+0x26c>)
 8003d88:	685b      	ldr	r3, [r3, #4]
 8003d8a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d116      	bne.n	8003dc0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d92:	4b43      	ldr	r3, [pc, #268]	@ (8003ea0 <HAL_RCC_OscConfig+0x26c>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f003 0302 	and.w	r3, r3, #2
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d005      	beq.n	8003daa <HAL_RCC_OscConfig+0x176>
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	691b      	ldr	r3, [r3, #16]
 8003da2:	2b01      	cmp	r3, #1
 8003da4:	d001      	beq.n	8003daa <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003da6:	2301      	movs	r3, #1
 8003da8:	e1c0      	b.n	800412c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003daa:	4b3d      	ldr	r3, [pc, #244]	@ (8003ea0 <HAL_RCC_OscConfig+0x26c>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	695b      	ldr	r3, [r3, #20]
 8003db6:	00db      	lsls	r3, r3, #3
 8003db8:	4939      	ldr	r1, [pc, #228]	@ (8003ea0 <HAL_RCC_OscConfig+0x26c>)
 8003dba:	4313      	orrs	r3, r2
 8003dbc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003dbe:	e03a      	b.n	8003e36 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	691b      	ldr	r3, [r3, #16]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d020      	beq.n	8003e0a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003dc8:	4b36      	ldr	r3, [pc, #216]	@ (8003ea4 <HAL_RCC_OscConfig+0x270>)
 8003dca:	2201      	movs	r2, #1
 8003dcc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dce:	f7ff fa6b 	bl	80032a8 <HAL_GetTick>
 8003dd2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dd4:	e008      	b.n	8003de8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003dd6:	f7ff fa67 	bl	80032a8 <HAL_GetTick>
 8003dda:	4602      	mov	r2, r0
 8003ddc:	693b      	ldr	r3, [r7, #16]
 8003dde:	1ad3      	subs	r3, r2, r3
 8003de0:	2b02      	cmp	r3, #2
 8003de2:	d901      	bls.n	8003de8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003de4:	2303      	movs	r3, #3
 8003de6:	e1a1      	b.n	800412c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003de8:	4b2d      	ldr	r3, [pc, #180]	@ (8003ea0 <HAL_RCC_OscConfig+0x26c>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f003 0302 	and.w	r3, r3, #2
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d0f0      	beq.n	8003dd6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003df4:	4b2a      	ldr	r3, [pc, #168]	@ (8003ea0 <HAL_RCC_OscConfig+0x26c>)
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	695b      	ldr	r3, [r3, #20]
 8003e00:	00db      	lsls	r3, r3, #3
 8003e02:	4927      	ldr	r1, [pc, #156]	@ (8003ea0 <HAL_RCC_OscConfig+0x26c>)
 8003e04:	4313      	orrs	r3, r2
 8003e06:	600b      	str	r3, [r1, #0]
 8003e08:	e015      	b.n	8003e36 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e0a:	4b26      	ldr	r3, [pc, #152]	@ (8003ea4 <HAL_RCC_OscConfig+0x270>)
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e10:	f7ff fa4a 	bl	80032a8 <HAL_GetTick>
 8003e14:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e16:	e008      	b.n	8003e2a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e18:	f7ff fa46 	bl	80032a8 <HAL_GetTick>
 8003e1c:	4602      	mov	r2, r0
 8003e1e:	693b      	ldr	r3, [r7, #16]
 8003e20:	1ad3      	subs	r3, r2, r3
 8003e22:	2b02      	cmp	r3, #2
 8003e24:	d901      	bls.n	8003e2a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003e26:	2303      	movs	r3, #3
 8003e28:	e180      	b.n	800412c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e2a:	4b1d      	ldr	r3, [pc, #116]	@ (8003ea0 <HAL_RCC_OscConfig+0x26c>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f003 0302 	and.w	r3, r3, #2
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d1f0      	bne.n	8003e18 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f003 0308 	and.w	r3, r3, #8
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d03a      	beq.n	8003eb8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	699b      	ldr	r3, [r3, #24]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d019      	beq.n	8003e7e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e4a:	4b17      	ldr	r3, [pc, #92]	@ (8003ea8 <HAL_RCC_OscConfig+0x274>)
 8003e4c:	2201      	movs	r2, #1
 8003e4e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e50:	f7ff fa2a 	bl	80032a8 <HAL_GetTick>
 8003e54:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e56:	e008      	b.n	8003e6a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e58:	f7ff fa26 	bl	80032a8 <HAL_GetTick>
 8003e5c:	4602      	mov	r2, r0
 8003e5e:	693b      	ldr	r3, [r7, #16]
 8003e60:	1ad3      	subs	r3, r2, r3
 8003e62:	2b02      	cmp	r3, #2
 8003e64:	d901      	bls.n	8003e6a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003e66:	2303      	movs	r3, #3
 8003e68:	e160      	b.n	800412c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e6a:	4b0d      	ldr	r3, [pc, #52]	@ (8003ea0 <HAL_RCC_OscConfig+0x26c>)
 8003e6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e6e:	f003 0302 	and.w	r3, r3, #2
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d0f0      	beq.n	8003e58 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003e76:	2001      	movs	r0, #1
 8003e78:	f000 face 	bl	8004418 <RCC_Delay>
 8003e7c:	e01c      	b.n	8003eb8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e7e:	4b0a      	ldr	r3, [pc, #40]	@ (8003ea8 <HAL_RCC_OscConfig+0x274>)
 8003e80:	2200      	movs	r2, #0
 8003e82:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e84:	f7ff fa10 	bl	80032a8 <HAL_GetTick>
 8003e88:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e8a:	e00f      	b.n	8003eac <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e8c:	f7ff fa0c 	bl	80032a8 <HAL_GetTick>
 8003e90:	4602      	mov	r2, r0
 8003e92:	693b      	ldr	r3, [r7, #16]
 8003e94:	1ad3      	subs	r3, r2, r3
 8003e96:	2b02      	cmp	r3, #2
 8003e98:	d908      	bls.n	8003eac <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003e9a:	2303      	movs	r3, #3
 8003e9c:	e146      	b.n	800412c <HAL_RCC_OscConfig+0x4f8>
 8003e9e:	bf00      	nop
 8003ea0:	40021000 	.word	0x40021000
 8003ea4:	42420000 	.word	0x42420000
 8003ea8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003eac:	4b92      	ldr	r3, [pc, #584]	@ (80040f8 <HAL_RCC_OscConfig+0x4c4>)
 8003eae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eb0:	f003 0302 	and.w	r3, r3, #2
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d1e9      	bne.n	8003e8c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f003 0304 	and.w	r3, r3, #4
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	f000 80a6 	beq.w	8004012 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003eca:	4b8b      	ldr	r3, [pc, #556]	@ (80040f8 <HAL_RCC_OscConfig+0x4c4>)
 8003ecc:	69db      	ldr	r3, [r3, #28]
 8003ece:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d10d      	bne.n	8003ef2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ed6:	4b88      	ldr	r3, [pc, #544]	@ (80040f8 <HAL_RCC_OscConfig+0x4c4>)
 8003ed8:	69db      	ldr	r3, [r3, #28]
 8003eda:	4a87      	ldr	r2, [pc, #540]	@ (80040f8 <HAL_RCC_OscConfig+0x4c4>)
 8003edc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ee0:	61d3      	str	r3, [r2, #28]
 8003ee2:	4b85      	ldr	r3, [pc, #532]	@ (80040f8 <HAL_RCC_OscConfig+0x4c4>)
 8003ee4:	69db      	ldr	r3, [r3, #28]
 8003ee6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003eea:	60bb      	str	r3, [r7, #8]
 8003eec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003eee:	2301      	movs	r3, #1
 8003ef0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ef2:	4b82      	ldr	r3, [pc, #520]	@ (80040fc <HAL_RCC_OscConfig+0x4c8>)
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d118      	bne.n	8003f30 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003efe:	4b7f      	ldr	r3, [pc, #508]	@ (80040fc <HAL_RCC_OscConfig+0x4c8>)
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	4a7e      	ldr	r2, [pc, #504]	@ (80040fc <HAL_RCC_OscConfig+0x4c8>)
 8003f04:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f08:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f0a:	f7ff f9cd 	bl	80032a8 <HAL_GetTick>
 8003f0e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f10:	e008      	b.n	8003f24 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f12:	f7ff f9c9 	bl	80032a8 <HAL_GetTick>
 8003f16:	4602      	mov	r2, r0
 8003f18:	693b      	ldr	r3, [r7, #16]
 8003f1a:	1ad3      	subs	r3, r2, r3
 8003f1c:	2b64      	cmp	r3, #100	@ 0x64
 8003f1e:	d901      	bls.n	8003f24 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003f20:	2303      	movs	r3, #3
 8003f22:	e103      	b.n	800412c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f24:	4b75      	ldr	r3, [pc, #468]	@ (80040fc <HAL_RCC_OscConfig+0x4c8>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d0f0      	beq.n	8003f12 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	68db      	ldr	r3, [r3, #12]
 8003f34:	2b01      	cmp	r3, #1
 8003f36:	d106      	bne.n	8003f46 <HAL_RCC_OscConfig+0x312>
 8003f38:	4b6f      	ldr	r3, [pc, #444]	@ (80040f8 <HAL_RCC_OscConfig+0x4c4>)
 8003f3a:	6a1b      	ldr	r3, [r3, #32]
 8003f3c:	4a6e      	ldr	r2, [pc, #440]	@ (80040f8 <HAL_RCC_OscConfig+0x4c4>)
 8003f3e:	f043 0301 	orr.w	r3, r3, #1
 8003f42:	6213      	str	r3, [r2, #32]
 8003f44:	e02d      	b.n	8003fa2 <HAL_RCC_OscConfig+0x36e>
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	68db      	ldr	r3, [r3, #12]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d10c      	bne.n	8003f68 <HAL_RCC_OscConfig+0x334>
 8003f4e:	4b6a      	ldr	r3, [pc, #424]	@ (80040f8 <HAL_RCC_OscConfig+0x4c4>)
 8003f50:	6a1b      	ldr	r3, [r3, #32]
 8003f52:	4a69      	ldr	r2, [pc, #420]	@ (80040f8 <HAL_RCC_OscConfig+0x4c4>)
 8003f54:	f023 0301 	bic.w	r3, r3, #1
 8003f58:	6213      	str	r3, [r2, #32]
 8003f5a:	4b67      	ldr	r3, [pc, #412]	@ (80040f8 <HAL_RCC_OscConfig+0x4c4>)
 8003f5c:	6a1b      	ldr	r3, [r3, #32]
 8003f5e:	4a66      	ldr	r2, [pc, #408]	@ (80040f8 <HAL_RCC_OscConfig+0x4c4>)
 8003f60:	f023 0304 	bic.w	r3, r3, #4
 8003f64:	6213      	str	r3, [r2, #32]
 8003f66:	e01c      	b.n	8003fa2 <HAL_RCC_OscConfig+0x36e>
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	68db      	ldr	r3, [r3, #12]
 8003f6c:	2b05      	cmp	r3, #5
 8003f6e:	d10c      	bne.n	8003f8a <HAL_RCC_OscConfig+0x356>
 8003f70:	4b61      	ldr	r3, [pc, #388]	@ (80040f8 <HAL_RCC_OscConfig+0x4c4>)
 8003f72:	6a1b      	ldr	r3, [r3, #32]
 8003f74:	4a60      	ldr	r2, [pc, #384]	@ (80040f8 <HAL_RCC_OscConfig+0x4c4>)
 8003f76:	f043 0304 	orr.w	r3, r3, #4
 8003f7a:	6213      	str	r3, [r2, #32]
 8003f7c:	4b5e      	ldr	r3, [pc, #376]	@ (80040f8 <HAL_RCC_OscConfig+0x4c4>)
 8003f7e:	6a1b      	ldr	r3, [r3, #32]
 8003f80:	4a5d      	ldr	r2, [pc, #372]	@ (80040f8 <HAL_RCC_OscConfig+0x4c4>)
 8003f82:	f043 0301 	orr.w	r3, r3, #1
 8003f86:	6213      	str	r3, [r2, #32]
 8003f88:	e00b      	b.n	8003fa2 <HAL_RCC_OscConfig+0x36e>
 8003f8a:	4b5b      	ldr	r3, [pc, #364]	@ (80040f8 <HAL_RCC_OscConfig+0x4c4>)
 8003f8c:	6a1b      	ldr	r3, [r3, #32]
 8003f8e:	4a5a      	ldr	r2, [pc, #360]	@ (80040f8 <HAL_RCC_OscConfig+0x4c4>)
 8003f90:	f023 0301 	bic.w	r3, r3, #1
 8003f94:	6213      	str	r3, [r2, #32]
 8003f96:	4b58      	ldr	r3, [pc, #352]	@ (80040f8 <HAL_RCC_OscConfig+0x4c4>)
 8003f98:	6a1b      	ldr	r3, [r3, #32]
 8003f9a:	4a57      	ldr	r2, [pc, #348]	@ (80040f8 <HAL_RCC_OscConfig+0x4c4>)
 8003f9c:	f023 0304 	bic.w	r3, r3, #4
 8003fa0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	68db      	ldr	r3, [r3, #12]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d015      	beq.n	8003fd6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003faa:	f7ff f97d 	bl	80032a8 <HAL_GetTick>
 8003fae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fb0:	e00a      	b.n	8003fc8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fb2:	f7ff f979 	bl	80032a8 <HAL_GetTick>
 8003fb6:	4602      	mov	r2, r0
 8003fb8:	693b      	ldr	r3, [r7, #16]
 8003fba:	1ad3      	subs	r3, r2, r3
 8003fbc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fc0:	4293      	cmp	r3, r2
 8003fc2:	d901      	bls.n	8003fc8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003fc4:	2303      	movs	r3, #3
 8003fc6:	e0b1      	b.n	800412c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fc8:	4b4b      	ldr	r3, [pc, #300]	@ (80040f8 <HAL_RCC_OscConfig+0x4c4>)
 8003fca:	6a1b      	ldr	r3, [r3, #32]
 8003fcc:	f003 0302 	and.w	r3, r3, #2
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d0ee      	beq.n	8003fb2 <HAL_RCC_OscConfig+0x37e>
 8003fd4:	e014      	b.n	8004000 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003fd6:	f7ff f967 	bl	80032a8 <HAL_GetTick>
 8003fda:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fdc:	e00a      	b.n	8003ff4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fde:	f7ff f963 	bl	80032a8 <HAL_GetTick>
 8003fe2:	4602      	mov	r2, r0
 8003fe4:	693b      	ldr	r3, [r7, #16]
 8003fe6:	1ad3      	subs	r3, r2, r3
 8003fe8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fec:	4293      	cmp	r3, r2
 8003fee:	d901      	bls.n	8003ff4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003ff0:	2303      	movs	r3, #3
 8003ff2:	e09b      	b.n	800412c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ff4:	4b40      	ldr	r3, [pc, #256]	@ (80040f8 <HAL_RCC_OscConfig+0x4c4>)
 8003ff6:	6a1b      	ldr	r3, [r3, #32]
 8003ff8:	f003 0302 	and.w	r3, r3, #2
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d1ee      	bne.n	8003fde <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004000:	7dfb      	ldrb	r3, [r7, #23]
 8004002:	2b01      	cmp	r3, #1
 8004004:	d105      	bne.n	8004012 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004006:	4b3c      	ldr	r3, [pc, #240]	@ (80040f8 <HAL_RCC_OscConfig+0x4c4>)
 8004008:	69db      	ldr	r3, [r3, #28]
 800400a:	4a3b      	ldr	r2, [pc, #236]	@ (80040f8 <HAL_RCC_OscConfig+0x4c4>)
 800400c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004010:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	69db      	ldr	r3, [r3, #28]
 8004016:	2b00      	cmp	r3, #0
 8004018:	f000 8087 	beq.w	800412a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800401c:	4b36      	ldr	r3, [pc, #216]	@ (80040f8 <HAL_RCC_OscConfig+0x4c4>)
 800401e:	685b      	ldr	r3, [r3, #4]
 8004020:	f003 030c 	and.w	r3, r3, #12
 8004024:	2b08      	cmp	r3, #8
 8004026:	d061      	beq.n	80040ec <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	69db      	ldr	r3, [r3, #28]
 800402c:	2b02      	cmp	r3, #2
 800402e:	d146      	bne.n	80040be <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004030:	4b33      	ldr	r3, [pc, #204]	@ (8004100 <HAL_RCC_OscConfig+0x4cc>)
 8004032:	2200      	movs	r2, #0
 8004034:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004036:	f7ff f937 	bl	80032a8 <HAL_GetTick>
 800403a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800403c:	e008      	b.n	8004050 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800403e:	f7ff f933 	bl	80032a8 <HAL_GetTick>
 8004042:	4602      	mov	r2, r0
 8004044:	693b      	ldr	r3, [r7, #16]
 8004046:	1ad3      	subs	r3, r2, r3
 8004048:	2b02      	cmp	r3, #2
 800404a:	d901      	bls.n	8004050 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800404c:	2303      	movs	r3, #3
 800404e:	e06d      	b.n	800412c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004050:	4b29      	ldr	r3, [pc, #164]	@ (80040f8 <HAL_RCC_OscConfig+0x4c4>)
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004058:	2b00      	cmp	r3, #0
 800405a:	d1f0      	bne.n	800403e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6a1b      	ldr	r3, [r3, #32]
 8004060:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004064:	d108      	bne.n	8004078 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004066:	4b24      	ldr	r3, [pc, #144]	@ (80040f8 <HAL_RCC_OscConfig+0x4c4>)
 8004068:	685b      	ldr	r3, [r3, #4]
 800406a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	689b      	ldr	r3, [r3, #8]
 8004072:	4921      	ldr	r1, [pc, #132]	@ (80040f8 <HAL_RCC_OscConfig+0x4c4>)
 8004074:	4313      	orrs	r3, r2
 8004076:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004078:	4b1f      	ldr	r3, [pc, #124]	@ (80040f8 <HAL_RCC_OscConfig+0x4c4>)
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6a19      	ldr	r1, [r3, #32]
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004088:	430b      	orrs	r3, r1
 800408a:	491b      	ldr	r1, [pc, #108]	@ (80040f8 <HAL_RCC_OscConfig+0x4c4>)
 800408c:	4313      	orrs	r3, r2
 800408e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004090:	4b1b      	ldr	r3, [pc, #108]	@ (8004100 <HAL_RCC_OscConfig+0x4cc>)
 8004092:	2201      	movs	r2, #1
 8004094:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004096:	f7ff f907 	bl	80032a8 <HAL_GetTick>
 800409a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800409c:	e008      	b.n	80040b0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800409e:	f7ff f903 	bl	80032a8 <HAL_GetTick>
 80040a2:	4602      	mov	r2, r0
 80040a4:	693b      	ldr	r3, [r7, #16]
 80040a6:	1ad3      	subs	r3, r2, r3
 80040a8:	2b02      	cmp	r3, #2
 80040aa:	d901      	bls.n	80040b0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80040ac:	2303      	movs	r3, #3
 80040ae:	e03d      	b.n	800412c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80040b0:	4b11      	ldr	r3, [pc, #68]	@ (80040f8 <HAL_RCC_OscConfig+0x4c4>)
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d0f0      	beq.n	800409e <HAL_RCC_OscConfig+0x46a>
 80040bc:	e035      	b.n	800412a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040be:	4b10      	ldr	r3, [pc, #64]	@ (8004100 <HAL_RCC_OscConfig+0x4cc>)
 80040c0:	2200      	movs	r2, #0
 80040c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040c4:	f7ff f8f0 	bl	80032a8 <HAL_GetTick>
 80040c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80040ca:	e008      	b.n	80040de <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040cc:	f7ff f8ec 	bl	80032a8 <HAL_GetTick>
 80040d0:	4602      	mov	r2, r0
 80040d2:	693b      	ldr	r3, [r7, #16]
 80040d4:	1ad3      	subs	r3, r2, r3
 80040d6:	2b02      	cmp	r3, #2
 80040d8:	d901      	bls.n	80040de <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80040da:	2303      	movs	r3, #3
 80040dc:	e026      	b.n	800412c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80040de:	4b06      	ldr	r3, [pc, #24]	@ (80040f8 <HAL_RCC_OscConfig+0x4c4>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d1f0      	bne.n	80040cc <HAL_RCC_OscConfig+0x498>
 80040ea:	e01e      	b.n	800412a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	69db      	ldr	r3, [r3, #28]
 80040f0:	2b01      	cmp	r3, #1
 80040f2:	d107      	bne.n	8004104 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80040f4:	2301      	movs	r3, #1
 80040f6:	e019      	b.n	800412c <HAL_RCC_OscConfig+0x4f8>
 80040f8:	40021000 	.word	0x40021000
 80040fc:	40007000 	.word	0x40007000
 8004100:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004104:	4b0b      	ldr	r3, [pc, #44]	@ (8004134 <HAL_RCC_OscConfig+0x500>)
 8004106:	685b      	ldr	r3, [r3, #4]
 8004108:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	6a1b      	ldr	r3, [r3, #32]
 8004114:	429a      	cmp	r2, r3
 8004116:	d106      	bne.n	8004126 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004122:	429a      	cmp	r2, r3
 8004124:	d001      	beq.n	800412a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004126:	2301      	movs	r3, #1
 8004128:	e000      	b.n	800412c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800412a:	2300      	movs	r3, #0
}
 800412c:	4618      	mov	r0, r3
 800412e:	3718      	adds	r7, #24
 8004130:	46bd      	mov	sp, r7
 8004132:	bd80      	pop	{r7, pc}
 8004134:	40021000 	.word	0x40021000

08004138 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b084      	sub	sp, #16
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
 8004140:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2b00      	cmp	r3, #0
 8004146:	d101      	bne.n	800414c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004148:	2301      	movs	r3, #1
 800414a:	e0d0      	b.n	80042ee <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800414c:	4b6a      	ldr	r3, [pc, #424]	@ (80042f8 <HAL_RCC_ClockConfig+0x1c0>)
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f003 0307 	and.w	r3, r3, #7
 8004154:	683a      	ldr	r2, [r7, #0]
 8004156:	429a      	cmp	r2, r3
 8004158:	d910      	bls.n	800417c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800415a:	4b67      	ldr	r3, [pc, #412]	@ (80042f8 <HAL_RCC_ClockConfig+0x1c0>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f023 0207 	bic.w	r2, r3, #7
 8004162:	4965      	ldr	r1, [pc, #404]	@ (80042f8 <HAL_RCC_ClockConfig+0x1c0>)
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	4313      	orrs	r3, r2
 8004168:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800416a:	4b63      	ldr	r3, [pc, #396]	@ (80042f8 <HAL_RCC_ClockConfig+0x1c0>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f003 0307 	and.w	r3, r3, #7
 8004172:	683a      	ldr	r2, [r7, #0]
 8004174:	429a      	cmp	r2, r3
 8004176:	d001      	beq.n	800417c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004178:	2301      	movs	r3, #1
 800417a:	e0b8      	b.n	80042ee <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f003 0302 	and.w	r3, r3, #2
 8004184:	2b00      	cmp	r3, #0
 8004186:	d020      	beq.n	80041ca <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f003 0304 	and.w	r3, r3, #4
 8004190:	2b00      	cmp	r3, #0
 8004192:	d005      	beq.n	80041a0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004194:	4b59      	ldr	r3, [pc, #356]	@ (80042fc <HAL_RCC_ClockConfig+0x1c4>)
 8004196:	685b      	ldr	r3, [r3, #4]
 8004198:	4a58      	ldr	r2, [pc, #352]	@ (80042fc <HAL_RCC_ClockConfig+0x1c4>)
 800419a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800419e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f003 0308 	and.w	r3, r3, #8
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d005      	beq.n	80041b8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80041ac:	4b53      	ldr	r3, [pc, #332]	@ (80042fc <HAL_RCC_ClockConfig+0x1c4>)
 80041ae:	685b      	ldr	r3, [r3, #4]
 80041b0:	4a52      	ldr	r2, [pc, #328]	@ (80042fc <HAL_RCC_ClockConfig+0x1c4>)
 80041b2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80041b6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80041b8:	4b50      	ldr	r3, [pc, #320]	@ (80042fc <HAL_RCC_ClockConfig+0x1c4>)
 80041ba:	685b      	ldr	r3, [r3, #4]
 80041bc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	689b      	ldr	r3, [r3, #8]
 80041c4:	494d      	ldr	r1, [pc, #308]	@ (80042fc <HAL_RCC_ClockConfig+0x1c4>)
 80041c6:	4313      	orrs	r3, r2
 80041c8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f003 0301 	and.w	r3, r3, #1
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d040      	beq.n	8004258 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	685b      	ldr	r3, [r3, #4]
 80041da:	2b01      	cmp	r3, #1
 80041dc:	d107      	bne.n	80041ee <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041de:	4b47      	ldr	r3, [pc, #284]	@ (80042fc <HAL_RCC_ClockConfig+0x1c4>)
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d115      	bne.n	8004216 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80041ea:	2301      	movs	r3, #1
 80041ec:	e07f      	b.n	80042ee <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	685b      	ldr	r3, [r3, #4]
 80041f2:	2b02      	cmp	r3, #2
 80041f4:	d107      	bne.n	8004206 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80041f6:	4b41      	ldr	r3, [pc, #260]	@ (80042fc <HAL_RCC_ClockConfig+0x1c4>)
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d109      	bne.n	8004216 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004202:	2301      	movs	r3, #1
 8004204:	e073      	b.n	80042ee <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004206:	4b3d      	ldr	r3, [pc, #244]	@ (80042fc <HAL_RCC_ClockConfig+0x1c4>)
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f003 0302 	and.w	r3, r3, #2
 800420e:	2b00      	cmp	r3, #0
 8004210:	d101      	bne.n	8004216 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004212:	2301      	movs	r3, #1
 8004214:	e06b      	b.n	80042ee <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004216:	4b39      	ldr	r3, [pc, #228]	@ (80042fc <HAL_RCC_ClockConfig+0x1c4>)
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	f023 0203 	bic.w	r2, r3, #3
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	685b      	ldr	r3, [r3, #4]
 8004222:	4936      	ldr	r1, [pc, #216]	@ (80042fc <HAL_RCC_ClockConfig+0x1c4>)
 8004224:	4313      	orrs	r3, r2
 8004226:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004228:	f7ff f83e 	bl	80032a8 <HAL_GetTick>
 800422c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800422e:	e00a      	b.n	8004246 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004230:	f7ff f83a 	bl	80032a8 <HAL_GetTick>
 8004234:	4602      	mov	r2, r0
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	1ad3      	subs	r3, r2, r3
 800423a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800423e:	4293      	cmp	r3, r2
 8004240:	d901      	bls.n	8004246 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004242:	2303      	movs	r3, #3
 8004244:	e053      	b.n	80042ee <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004246:	4b2d      	ldr	r3, [pc, #180]	@ (80042fc <HAL_RCC_ClockConfig+0x1c4>)
 8004248:	685b      	ldr	r3, [r3, #4]
 800424a:	f003 020c 	and.w	r2, r3, #12
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	685b      	ldr	r3, [r3, #4]
 8004252:	009b      	lsls	r3, r3, #2
 8004254:	429a      	cmp	r2, r3
 8004256:	d1eb      	bne.n	8004230 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004258:	4b27      	ldr	r3, [pc, #156]	@ (80042f8 <HAL_RCC_ClockConfig+0x1c0>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f003 0307 	and.w	r3, r3, #7
 8004260:	683a      	ldr	r2, [r7, #0]
 8004262:	429a      	cmp	r2, r3
 8004264:	d210      	bcs.n	8004288 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004266:	4b24      	ldr	r3, [pc, #144]	@ (80042f8 <HAL_RCC_ClockConfig+0x1c0>)
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f023 0207 	bic.w	r2, r3, #7
 800426e:	4922      	ldr	r1, [pc, #136]	@ (80042f8 <HAL_RCC_ClockConfig+0x1c0>)
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	4313      	orrs	r3, r2
 8004274:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004276:	4b20      	ldr	r3, [pc, #128]	@ (80042f8 <HAL_RCC_ClockConfig+0x1c0>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f003 0307 	and.w	r3, r3, #7
 800427e:	683a      	ldr	r2, [r7, #0]
 8004280:	429a      	cmp	r2, r3
 8004282:	d001      	beq.n	8004288 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004284:	2301      	movs	r3, #1
 8004286:	e032      	b.n	80042ee <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f003 0304 	and.w	r3, r3, #4
 8004290:	2b00      	cmp	r3, #0
 8004292:	d008      	beq.n	80042a6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004294:	4b19      	ldr	r3, [pc, #100]	@ (80042fc <HAL_RCC_ClockConfig+0x1c4>)
 8004296:	685b      	ldr	r3, [r3, #4]
 8004298:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	68db      	ldr	r3, [r3, #12]
 80042a0:	4916      	ldr	r1, [pc, #88]	@ (80042fc <HAL_RCC_ClockConfig+0x1c4>)
 80042a2:	4313      	orrs	r3, r2
 80042a4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f003 0308 	and.w	r3, r3, #8
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d009      	beq.n	80042c6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80042b2:	4b12      	ldr	r3, [pc, #72]	@ (80042fc <HAL_RCC_ClockConfig+0x1c4>)
 80042b4:	685b      	ldr	r3, [r3, #4]
 80042b6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	691b      	ldr	r3, [r3, #16]
 80042be:	00db      	lsls	r3, r3, #3
 80042c0:	490e      	ldr	r1, [pc, #56]	@ (80042fc <HAL_RCC_ClockConfig+0x1c4>)
 80042c2:	4313      	orrs	r3, r2
 80042c4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80042c6:	f000 f821 	bl	800430c <HAL_RCC_GetSysClockFreq>
 80042ca:	4602      	mov	r2, r0
 80042cc:	4b0b      	ldr	r3, [pc, #44]	@ (80042fc <HAL_RCC_ClockConfig+0x1c4>)
 80042ce:	685b      	ldr	r3, [r3, #4]
 80042d0:	091b      	lsrs	r3, r3, #4
 80042d2:	f003 030f 	and.w	r3, r3, #15
 80042d6:	490a      	ldr	r1, [pc, #40]	@ (8004300 <HAL_RCC_ClockConfig+0x1c8>)
 80042d8:	5ccb      	ldrb	r3, [r1, r3]
 80042da:	fa22 f303 	lsr.w	r3, r2, r3
 80042de:	4a09      	ldr	r2, [pc, #36]	@ (8004304 <HAL_RCC_ClockConfig+0x1cc>)
 80042e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80042e2:	4b09      	ldr	r3, [pc, #36]	@ (8004308 <HAL_RCC_ClockConfig+0x1d0>)
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	4618      	mov	r0, r3
 80042e8:	f7fe ff9c 	bl	8003224 <HAL_InitTick>

  return HAL_OK;
 80042ec:	2300      	movs	r3, #0
}
 80042ee:	4618      	mov	r0, r3
 80042f0:	3710      	adds	r7, #16
 80042f2:	46bd      	mov	sp, r7
 80042f4:	bd80      	pop	{r7, pc}
 80042f6:	bf00      	nop
 80042f8:	40022000 	.word	0x40022000
 80042fc:	40021000 	.word	0x40021000
 8004300:	08005f74 	.word	0x08005f74
 8004304:	20000018 	.word	0x20000018
 8004308:	2000001c 	.word	0x2000001c

0800430c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800430c:	b480      	push	{r7}
 800430e:	b087      	sub	sp, #28
 8004310:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004312:	2300      	movs	r3, #0
 8004314:	60fb      	str	r3, [r7, #12]
 8004316:	2300      	movs	r3, #0
 8004318:	60bb      	str	r3, [r7, #8]
 800431a:	2300      	movs	r3, #0
 800431c:	617b      	str	r3, [r7, #20]
 800431e:	2300      	movs	r3, #0
 8004320:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004322:	2300      	movs	r3, #0
 8004324:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004326:	4b1e      	ldr	r3, [pc, #120]	@ (80043a0 <HAL_RCC_GetSysClockFreq+0x94>)
 8004328:	685b      	ldr	r3, [r3, #4]
 800432a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	f003 030c 	and.w	r3, r3, #12
 8004332:	2b04      	cmp	r3, #4
 8004334:	d002      	beq.n	800433c <HAL_RCC_GetSysClockFreq+0x30>
 8004336:	2b08      	cmp	r3, #8
 8004338:	d003      	beq.n	8004342 <HAL_RCC_GetSysClockFreq+0x36>
 800433a:	e027      	b.n	800438c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800433c:	4b19      	ldr	r3, [pc, #100]	@ (80043a4 <HAL_RCC_GetSysClockFreq+0x98>)
 800433e:	613b      	str	r3, [r7, #16]
      break;
 8004340:	e027      	b.n	8004392 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	0c9b      	lsrs	r3, r3, #18
 8004346:	f003 030f 	and.w	r3, r3, #15
 800434a:	4a17      	ldr	r2, [pc, #92]	@ (80043a8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800434c:	5cd3      	ldrb	r3, [r2, r3]
 800434e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004356:	2b00      	cmp	r3, #0
 8004358:	d010      	beq.n	800437c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800435a:	4b11      	ldr	r3, [pc, #68]	@ (80043a0 <HAL_RCC_GetSysClockFreq+0x94>)
 800435c:	685b      	ldr	r3, [r3, #4]
 800435e:	0c5b      	lsrs	r3, r3, #17
 8004360:	f003 0301 	and.w	r3, r3, #1
 8004364:	4a11      	ldr	r2, [pc, #68]	@ (80043ac <HAL_RCC_GetSysClockFreq+0xa0>)
 8004366:	5cd3      	ldrb	r3, [r2, r3]
 8004368:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	4a0d      	ldr	r2, [pc, #52]	@ (80043a4 <HAL_RCC_GetSysClockFreq+0x98>)
 800436e:	fb03 f202 	mul.w	r2, r3, r2
 8004372:	68bb      	ldr	r3, [r7, #8]
 8004374:	fbb2 f3f3 	udiv	r3, r2, r3
 8004378:	617b      	str	r3, [r7, #20]
 800437a:	e004      	b.n	8004386 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	4a0c      	ldr	r2, [pc, #48]	@ (80043b0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004380:	fb02 f303 	mul.w	r3, r2, r3
 8004384:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004386:	697b      	ldr	r3, [r7, #20]
 8004388:	613b      	str	r3, [r7, #16]
      break;
 800438a:	e002      	b.n	8004392 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800438c:	4b05      	ldr	r3, [pc, #20]	@ (80043a4 <HAL_RCC_GetSysClockFreq+0x98>)
 800438e:	613b      	str	r3, [r7, #16]
      break;
 8004390:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004392:	693b      	ldr	r3, [r7, #16]
}
 8004394:	4618      	mov	r0, r3
 8004396:	371c      	adds	r7, #28
 8004398:	46bd      	mov	sp, r7
 800439a:	bc80      	pop	{r7}
 800439c:	4770      	bx	lr
 800439e:	bf00      	nop
 80043a0:	40021000 	.word	0x40021000
 80043a4:	007a1200 	.word	0x007a1200
 80043a8:	08005f8c 	.word	0x08005f8c
 80043ac:	08005f9c 	.word	0x08005f9c
 80043b0:	003d0900 	.word	0x003d0900

080043b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80043b4:	b480      	push	{r7}
 80043b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80043b8:	4b02      	ldr	r3, [pc, #8]	@ (80043c4 <HAL_RCC_GetHCLKFreq+0x10>)
 80043ba:	681b      	ldr	r3, [r3, #0]
}
 80043bc:	4618      	mov	r0, r3
 80043be:	46bd      	mov	sp, r7
 80043c0:	bc80      	pop	{r7}
 80043c2:	4770      	bx	lr
 80043c4:	20000018 	.word	0x20000018

080043c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80043cc:	f7ff fff2 	bl	80043b4 <HAL_RCC_GetHCLKFreq>
 80043d0:	4602      	mov	r2, r0
 80043d2:	4b05      	ldr	r3, [pc, #20]	@ (80043e8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80043d4:	685b      	ldr	r3, [r3, #4]
 80043d6:	0a1b      	lsrs	r3, r3, #8
 80043d8:	f003 0307 	and.w	r3, r3, #7
 80043dc:	4903      	ldr	r1, [pc, #12]	@ (80043ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80043de:	5ccb      	ldrb	r3, [r1, r3]
 80043e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80043e4:	4618      	mov	r0, r3
 80043e6:	bd80      	pop	{r7, pc}
 80043e8:	40021000 	.word	0x40021000
 80043ec:	08005f84 	.word	0x08005f84

080043f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80043f4:	f7ff ffde 	bl	80043b4 <HAL_RCC_GetHCLKFreq>
 80043f8:	4602      	mov	r2, r0
 80043fa:	4b05      	ldr	r3, [pc, #20]	@ (8004410 <HAL_RCC_GetPCLK2Freq+0x20>)
 80043fc:	685b      	ldr	r3, [r3, #4]
 80043fe:	0adb      	lsrs	r3, r3, #11
 8004400:	f003 0307 	and.w	r3, r3, #7
 8004404:	4903      	ldr	r1, [pc, #12]	@ (8004414 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004406:	5ccb      	ldrb	r3, [r1, r3]
 8004408:	fa22 f303 	lsr.w	r3, r2, r3
}
 800440c:	4618      	mov	r0, r3
 800440e:	bd80      	pop	{r7, pc}
 8004410:	40021000 	.word	0x40021000
 8004414:	08005f84 	.word	0x08005f84

08004418 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004418:	b480      	push	{r7}
 800441a:	b085      	sub	sp, #20
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004420:	4b0a      	ldr	r3, [pc, #40]	@ (800444c <RCC_Delay+0x34>)
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	4a0a      	ldr	r2, [pc, #40]	@ (8004450 <RCC_Delay+0x38>)
 8004426:	fba2 2303 	umull	r2, r3, r2, r3
 800442a:	0a5b      	lsrs	r3, r3, #9
 800442c:	687a      	ldr	r2, [r7, #4]
 800442e:	fb02 f303 	mul.w	r3, r2, r3
 8004432:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004434:	bf00      	nop
  }
  while (Delay --);
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	1e5a      	subs	r2, r3, #1
 800443a:	60fa      	str	r2, [r7, #12]
 800443c:	2b00      	cmp	r3, #0
 800443e:	d1f9      	bne.n	8004434 <RCC_Delay+0x1c>
}
 8004440:	bf00      	nop
 8004442:	bf00      	nop
 8004444:	3714      	adds	r7, #20
 8004446:	46bd      	mov	sp, r7
 8004448:	bc80      	pop	{r7}
 800444a:	4770      	bx	lr
 800444c:	20000018 	.word	0x20000018
 8004450:	10624dd3 	.word	0x10624dd3

08004454 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8004454:	b580      	push	{r7, lr}
 8004456:	b086      	sub	sp, #24
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
 800445c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d101      	bne.n	8004468 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004464:	2301      	movs	r3, #1
 8004466:	e093      	b.n	8004590 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800446e:	b2db      	uxtb	r3, r3
 8004470:	2b00      	cmp	r3, #0
 8004472:	d106      	bne.n	8004482 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2200      	movs	r2, #0
 8004478:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800447c:	6878      	ldr	r0, [r7, #4]
 800447e:	f7fe fcf7 	bl	8002e70 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	2202      	movs	r2, #2
 8004486:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	689b      	ldr	r3, [r3, #8]
 8004490:	687a      	ldr	r2, [r7, #4]
 8004492:	6812      	ldr	r2, [r2, #0]
 8004494:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004498:	f023 0307 	bic.w	r3, r3, #7
 800449c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681a      	ldr	r2, [r3, #0]
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	3304      	adds	r3, #4
 80044a6:	4619      	mov	r1, r3
 80044a8:	4610      	mov	r0, r2
 80044aa:	f000 f903 	bl	80046b4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	689b      	ldr	r3, [r3, #8]
 80044b4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	699b      	ldr	r3, [r3, #24]
 80044bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	6a1b      	ldr	r3, [r3, #32]
 80044c4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	697a      	ldr	r2, [r7, #20]
 80044cc:	4313      	orrs	r3, r2
 80044ce:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80044d0:	693b      	ldr	r3, [r7, #16]
 80044d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80044d6:	f023 0303 	bic.w	r3, r3, #3
 80044da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	689a      	ldr	r2, [r3, #8]
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	699b      	ldr	r3, [r3, #24]
 80044e4:	021b      	lsls	r3, r3, #8
 80044e6:	4313      	orrs	r3, r2
 80044e8:	693a      	ldr	r2, [r7, #16]
 80044ea:	4313      	orrs	r3, r2
 80044ec:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80044ee:	693b      	ldr	r3, [r7, #16]
 80044f0:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80044f4:	f023 030c 	bic.w	r3, r3, #12
 80044f8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80044fa:	693b      	ldr	r3, [r7, #16]
 80044fc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004500:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004504:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	68da      	ldr	r2, [r3, #12]
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	69db      	ldr	r3, [r3, #28]
 800450e:	021b      	lsls	r3, r3, #8
 8004510:	4313      	orrs	r3, r2
 8004512:	693a      	ldr	r2, [r7, #16]
 8004514:	4313      	orrs	r3, r2
 8004516:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	691b      	ldr	r3, [r3, #16]
 800451c:	011a      	lsls	r2, r3, #4
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	6a1b      	ldr	r3, [r3, #32]
 8004522:	031b      	lsls	r3, r3, #12
 8004524:	4313      	orrs	r3, r2
 8004526:	693a      	ldr	r2, [r7, #16]
 8004528:	4313      	orrs	r3, r2
 800452a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8004532:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	685a      	ldr	r2, [r3, #4]
 8004538:	683b      	ldr	r3, [r7, #0]
 800453a:	695b      	ldr	r3, [r3, #20]
 800453c:	011b      	lsls	r3, r3, #4
 800453e:	4313      	orrs	r3, r2
 8004540:	68fa      	ldr	r2, [r7, #12]
 8004542:	4313      	orrs	r3, r2
 8004544:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	697a      	ldr	r2, [r7, #20]
 800454c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	693a      	ldr	r2, [r7, #16]
 8004554:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	68fa      	ldr	r2, [r7, #12]
 800455c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2201      	movs	r2, #1
 8004562:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2201      	movs	r2, #1
 800456a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2201      	movs	r2, #1
 8004572:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2201      	movs	r2, #1
 800457a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	2201      	movs	r2, #1
 8004582:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2201      	movs	r2, #1
 800458a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800458e:	2300      	movs	r3, #0
}
 8004590:	4618      	mov	r0, r3
 8004592:	3718      	adds	r7, #24
 8004594:	46bd      	mov	sp, r7
 8004596:	bd80      	pop	{r7, pc}

08004598 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004598:	b580      	push	{r7, lr}
 800459a:	b084      	sub	sp, #16
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
 80045a0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80045a8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80045b0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80045b8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80045c0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d110      	bne.n	80045ea <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80045c8:	7bfb      	ldrb	r3, [r7, #15]
 80045ca:	2b01      	cmp	r3, #1
 80045cc:	d102      	bne.n	80045d4 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80045ce:	7b7b      	ldrb	r3, [r7, #13]
 80045d0:	2b01      	cmp	r3, #1
 80045d2:	d001      	beq.n	80045d8 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80045d4:	2301      	movs	r3, #1
 80045d6:	e069      	b.n	80046ac <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2202      	movs	r2, #2
 80045dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2202      	movs	r2, #2
 80045e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80045e8:	e031      	b.n	800464e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	2b04      	cmp	r3, #4
 80045ee:	d110      	bne.n	8004612 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80045f0:	7bbb      	ldrb	r3, [r7, #14]
 80045f2:	2b01      	cmp	r3, #1
 80045f4:	d102      	bne.n	80045fc <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80045f6:	7b3b      	ldrb	r3, [r7, #12]
 80045f8:	2b01      	cmp	r3, #1
 80045fa:	d001      	beq.n	8004600 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80045fc:	2301      	movs	r3, #1
 80045fe:	e055      	b.n	80046ac <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2202      	movs	r2, #2
 8004604:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2202      	movs	r2, #2
 800460c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004610:	e01d      	b.n	800464e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004612:	7bfb      	ldrb	r3, [r7, #15]
 8004614:	2b01      	cmp	r3, #1
 8004616:	d108      	bne.n	800462a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004618:	7bbb      	ldrb	r3, [r7, #14]
 800461a:	2b01      	cmp	r3, #1
 800461c:	d105      	bne.n	800462a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800461e:	7b7b      	ldrb	r3, [r7, #13]
 8004620:	2b01      	cmp	r3, #1
 8004622:	d102      	bne.n	800462a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004624:	7b3b      	ldrb	r3, [r7, #12]
 8004626:	2b01      	cmp	r3, #1
 8004628:	d001      	beq.n	800462e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800462a:	2301      	movs	r3, #1
 800462c:	e03e      	b.n	80046ac <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	2202      	movs	r2, #2
 8004632:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	2202      	movs	r2, #2
 800463a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2202      	movs	r2, #2
 8004642:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2202      	movs	r2, #2
 800464a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	2b00      	cmp	r3, #0
 8004652:	d003      	beq.n	800465c <HAL_TIM_Encoder_Start+0xc4>
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	2b04      	cmp	r3, #4
 8004658:	d008      	beq.n	800466c <HAL_TIM_Encoder_Start+0xd4>
 800465a:	e00f      	b.n	800467c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	2201      	movs	r2, #1
 8004662:	2100      	movs	r1, #0
 8004664:	4618      	mov	r0, r3
 8004666:	f000 f893 	bl	8004790 <TIM_CCxChannelCmd>
      break;
 800466a:	e016      	b.n	800469a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	2201      	movs	r2, #1
 8004672:	2104      	movs	r1, #4
 8004674:	4618      	mov	r0, r3
 8004676:	f000 f88b 	bl	8004790 <TIM_CCxChannelCmd>
      break;
 800467a:	e00e      	b.n	800469a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	2201      	movs	r2, #1
 8004682:	2100      	movs	r1, #0
 8004684:	4618      	mov	r0, r3
 8004686:	f000 f883 	bl	8004790 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	2201      	movs	r2, #1
 8004690:	2104      	movs	r1, #4
 8004692:	4618      	mov	r0, r3
 8004694:	f000 f87c 	bl	8004790 <TIM_CCxChannelCmd>
      break;
 8004698:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	681a      	ldr	r2, [r3, #0]
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f042 0201 	orr.w	r2, r2, #1
 80046a8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80046aa:	2300      	movs	r3, #0
}
 80046ac:	4618      	mov	r0, r3
 80046ae:	3710      	adds	r7, #16
 80046b0:	46bd      	mov	sp, r7
 80046b2:	bd80      	pop	{r7, pc}

080046b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80046b4:	b480      	push	{r7}
 80046b6:	b085      	sub	sp, #20
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
 80046bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	4a2f      	ldr	r2, [pc, #188]	@ (8004784 <TIM_Base_SetConfig+0xd0>)
 80046c8:	4293      	cmp	r3, r2
 80046ca:	d00b      	beq.n	80046e4 <TIM_Base_SetConfig+0x30>
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046d2:	d007      	beq.n	80046e4 <TIM_Base_SetConfig+0x30>
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	4a2c      	ldr	r2, [pc, #176]	@ (8004788 <TIM_Base_SetConfig+0xd4>)
 80046d8:	4293      	cmp	r3, r2
 80046da:	d003      	beq.n	80046e4 <TIM_Base_SetConfig+0x30>
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	4a2b      	ldr	r2, [pc, #172]	@ (800478c <TIM_Base_SetConfig+0xd8>)
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d108      	bne.n	80046f6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80046ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	685b      	ldr	r3, [r3, #4]
 80046f0:	68fa      	ldr	r2, [r7, #12]
 80046f2:	4313      	orrs	r3, r2
 80046f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	4a22      	ldr	r2, [pc, #136]	@ (8004784 <TIM_Base_SetConfig+0xd0>)
 80046fa:	4293      	cmp	r3, r2
 80046fc:	d00b      	beq.n	8004716 <TIM_Base_SetConfig+0x62>
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004704:	d007      	beq.n	8004716 <TIM_Base_SetConfig+0x62>
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	4a1f      	ldr	r2, [pc, #124]	@ (8004788 <TIM_Base_SetConfig+0xd4>)
 800470a:	4293      	cmp	r3, r2
 800470c:	d003      	beq.n	8004716 <TIM_Base_SetConfig+0x62>
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	4a1e      	ldr	r2, [pc, #120]	@ (800478c <TIM_Base_SetConfig+0xd8>)
 8004712:	4293      	cmp	r3, r2
 8004714:	d108      	bne.n	8004728 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800471c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	68db      	ldr	r3, [r3, #12]
 8004722:	68fa      	ldr	r2, [r7, #12]
 8004724:	4313      	orrs	r3, r2
 8004726:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	695b      	ldr	r3, [r3, #20]
 8004732:	4313      	orrs	r3, r2
 8004734:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	68fa      	ldr	r2, [r7, #12]
 800473a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	689a      	ldr	r2, [r3, #8]
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004744:	683b      	ldr	r3, [r7, #0]
 8004746:	681a      	ldr	r2, [r3, #0]
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	4a0d      	ldr	r2, [pc, #52]	@ (8004784 <TIM_Base_SetConfig+0xd0>)
 8004750:	4293      	cmp	r3, r2
 8004752:	d103      	bne.n	800475c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004754:	683b      	ldr	r3, [r7, #0]
 8004756:	691a      	ldr	r2, [r3, #16]
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2201      	movs	r2, #1
 8004760:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	691b      	ldr	r3, [r3, #16]
 8004766:	f003 0301 	and.w	r3, r3, #1
 800476a:	2b00      	cmp	r3, #0
 800476c:	d005      	beq.n	800477a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	691b      	ldr	r3, [r3, #16]
 8004772:	f023 0201 	bic.w	r2, r3, #1
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	611a      	str	r2, [r3, #16]
  }
}
 800477a:	bf00      	nop
 800477c:	3714      	adds	r7, #20
 800477e:	46bd      	mov	sp, r7
 8004780:	bc80      	pop	{r7}
 8004782:	4770      	bx	lr
 8004784:	40012c00 	.word	0x40012c00
 8004788:	40000400 	.word	0x40000400
 800478c:	40000800 	.word	0x40000800

08004790 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004790:	b480      	push	{r7}
 8004792:	b087      	sub	sp, #28
 8004794:	af00      	add	r7, sp, #0
 8004796:	60f8      	str	r0, [r7, #12]
 8004798:	60b9      	str	r1, [r7, #8]
 800479a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800479c:	68bb      	ldr	r3, [r7, #8]
 800479e:	f003 031f 	and.w	r3, r3, #31
 80047a2:	2201      	movs	r2, #1
 80047a4:	fa02 f303 	lsl.w	r3, r2, r3
 80047a8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	6a1a      	ldr	r2, [r3, #32]
 80047ae:	697b      	ldr	r3, [r7, #20]
 80047b0:	43db      	mvns	r3, r3
 80047b2:	401a      	ands	r2, r3
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	6a1a      	ldr	r2, [r3, #32]
 80047bc:	68bb      	ldr	r3, [r7, #8]
 80047be:	f003 031f 	and.w	r3, r3, #31
 80047c2:	6879      	ldr	r1, [r7, #4]
 80047c4:	fa01 f303 	lsl.w	r3, r1, r3
 80047c8:	431a      	orrs	r2, r3
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	621a      	str	r2, [r3, #32]
}
 80047ce:	bf00      	nop
 80047d0:	371c      	adds	r7, #28
 80047d2:	46bd      	mov	sp, r7
 80047d4:	bc80      	pop	{r7}
 80047d6:	4770      	bx	lr

080047d8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80047d8:	b480      	push	{r7}
 80047da:	b085      	sub	sp, #20
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]
 80047e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80047e8:	2b01      	cmp	r3, #1
 80047ea:	d101      	bne.n	80047f0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80047ec:	2302      	movs	r3, #2
 80047ee:	e046      	b.n	800487e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2201      	movs	r2, #1
 80047f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2202      	movs	r2, #2
 80047fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	689b      	ldr	r3, [r3, #8]
 800480e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004816:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	68fa      	ldr	r2, [r7, #12]
 800481e:	4313      	orrs	r3, r2
 8004820:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	68fa      	ldr	r2, [r7, #12]
 8004828:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	4a16      	ldr	r2, [pc, #88]	@ (8004888 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004830:	4293      	cmp	r3, r2
 8004832:	d00e      	beq.n	8004852 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800483c:	d009      	beq.n	8004852 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4a12      	ldr	r2, [pc, #72]	@ (800488c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004844:	4293      	cmp	r3, r2
 8004846:	d004      	beq.n	8004852 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	4a10      	ldr	r2, [pc, #64]	@ (8004890 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d10c      	bne.n	800486c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004852:	68bb      	ldr	r3, [r7, #8]
 8004854:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004858:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	685b      	ldr	r3, [r3, #4]
 800485e:	68ba      	ldr	r2, [r7, #8]
 8004860:	4313      	orrs	r3, r2
 8004862:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	68ba      	ldr	r2, [r7, #8]
 800486a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2201      	movs	r2, #1
 8004870:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2200      	movs	r2, #0
 8004878:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800487c:	2300      	movs	r3, #0
}
 800487e:	4618      	mov	r0, r3
 8004880:	3714      	adds	r7, #20
 8004882:	46bd      	mov	sp, r7
 8004884:	bc80      	pop	{r7}
 8004886:	4770      	bx	lr
 8004888:	40012c00 	.word	0x40012c00
 800488c:	40000400 	.word	0x40000400
 8004890:	40000800 	.word	0x40000800

08004894 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b082      	sub	sp, #8
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d101      	bne.n	80048a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80048a2:	2301      	movs	r3, #1
 80048a4:	e042      	b.n	800492c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80048ac:	b2db      	uxtb	r3, r3
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d106      	bne.n	80048c0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2200      	movs	r2, #0
 80048b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80048ba:	6878      	ldr	r0, [r7, #4]
 80048bc:	f7fe fb40 	bl	8002f40 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2224      	movs	r2, #36	@ 0x24
 80048c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	68da      	ldr	r2, [r3, #12]
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80048d6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80048d8:	6878      	ldr	r0, [r7, #4]
 80048da:	f000 fc6b 	bl	80051b4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	691a      	ldr	r2, [r3, #16]
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80048ec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	695a      	ldr	r2, [r3, #20]
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80048fc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	68da      	ldr	r2, [r3, #12]
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800490c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	2200      	movs	r2, #0
 8004912:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2220      	movs	r2, #32
 8004918:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2220      	movs	r2, #32
 8004920:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2200      	movs	r2, #0
 8004928:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800492a:	2300      	movs	r3, #0
}
 800492c:	4618      	mov	r0, r3
 800492e:	3708      	adds	r7, #8
 8004930:	46bd      	mov	sp, r7
 8004932:	bd80      	pop	{r7, pc}

08004934 <HAL_HalfDuplex_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b082      	sub	sp, #8
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d101      	bne.n	8004946 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 8004942:	2301      	movs	r3, #1
 8004944:	e04a      	b.n	80049dc <HAL_HalfDuplex_Init+0xa8>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800494c:	b2db      	uxtb	r3, r3
 800494e:	2b00      	cmp	r3, #0
 8004950:	d106      	bne.n	8004960 <HAL_HalfDuplex_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	2200      	movs	r2, #0
 8004956:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800495a:	6878      	ldr	r0, [r7, #4]
 800495c:	f7fe faf0 	bl	8002f40 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2224      	movs	r2, #36	@ 0x24
 8004964:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	68da      	ldr	r2, [r3, #12]
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004976:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004978:	6878      	ldr	r0, [r7, #4]
 800497a:	f000 fc1b 	bl	80051b4 <UART_SetConfig>

  /* In half-duplex mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	691a      	ldr	r2, [r3, #16]
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800498c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	695a      	ldr	r2, [r3, #20]
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f022 0222 	bic.w	r2, r2, #34	@ 0x22
 800499c:	615a      	str	r2, [r3, #20]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	695a      	ldr	r2, [r3, #20]
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f042 0208 	orr.w	r2, r2, #8
 80049ac:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	68da      	ldr	r2, [r3, #12]
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80049bc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	2200      	movs	r2, #0
 80049c2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2220      	movs	r2, #32
 80049c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2220      	movs	r2, #32
 80049d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2200      	movs	r2, #0
 80049d8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80049da:	2300      	movs	r3, #0
}
 80049dc:	4618      	mov	r0, r3
 80049de:	3708      	adds	r7, #8
 80049e0:	46bd      	mov	sp, r7
 80049e2:	bd80      	pop	{r7, pc}

080049e4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b08a      	sub	sp, #40	@ 0x28
 80049e8:	af02      	add	r7, sp, #8
 80049ea:	60f8      	str	r0, [r7, #12]
 80049ec:	60b9      	str	r1, [r7, #8]
 80049ee:	603b      	str	r3, [r7, #0]
 80049f0:	4613      	mov	r3, r2
 80049f2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80049f4:	2300      	movs	r3, #0
 80049f6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80049fe:	b2db      	uxtb	r3, r3
 8004a00:	2b20      	cmp	r3, #32
 8004a02:	d175      	bne.n	8004af0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a04:	68bb      	ldr	r3, [r7, #8]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d002      	beq.n	8004a10 <HAL_UART_Transmit+0x2c>
 8004a0a:	88fb      	ldrh	r3, [r7, #6]
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d101      	bne.n	8004a14 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004a10:	2301      	movs	r3, #1
 8004a12:	e06e      	b.n	8004af2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	2200      	movs	r2, #0
 8004a18:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	2221      	movs	r2, #33	@ 0x21
 8004a1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004a22:	f7fe fc41 	bl	80032a8 <HAL_GetTick>
 8004a26:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	88fa      	ldrh	r2, [r7, #6]
 8004a2c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	88fa      	ldrh	r2, [r7, #6]
 8004a32:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	689b      	ldr	r3, [r3, #8]
 8004a38:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a3c:	d108      	bne.n	8004a50 <HAL_UART_Transmit+0x6c>
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	691b      	ldr	r3, [r3, #16]
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d104      	bne.n	8004a50 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004a46:	2300      	movs	r3, #0
 8004a48:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004a4a:	68bb      	ldr	r3, [r7, #8]
 8004a4c:	61bb      	str	r3, [r7, #24]
 8004a4e:	e003      	b.n	8004a58 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004a50:	68bb      	ldr	r3, [r7, #8]
 8004a52:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004a54:	2300      	movs	r3, #0
 8004a56:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004a58:	e02e      	b.n	8004ab8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	9300      	str	r3, [sp, #0]
 8004a5e:	697b      	ldr	r3, [r7, #20]
 8004a60:	2200      	movs	r2, #0
 8004a62:	2180      	movs	r1, #128	@ 0x80
 8004a64:	68f8      	ldr	r0, [r7, #12]
 8004a66:	f000 fa28 	bl	8004eba <UART_WaitOnFlagUntilTimeout>
 8004a6a:	4603      	mov	r3, r0
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d005      	beq.n	8004a7c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	2220      	movs	r2, #32
 8004a74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004a78:	2303      	movs	r3, #3
 8004a7a:	e03a      	b.n	8004af2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004a7c:	69fb      	ldr	r3, [r7, #28]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d10b      	bne.n	8004a9a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004a82:	69bb      	ldr	r3, [r7, #24]
 8004a84:	881b      	ldrh	r3, [r3, #0]
 8004a86:	461a      	mov	r2, r3
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004a90:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004a92:	69bb      	ldr	r3, [r7, #24]
 8004a94:	3302      	adds	r3, #2
 8004a96:	61bb      	str	r3, [r7, #24]
 8004a98:	e007      	b.n	8004aaa <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004a9a:	69fb      	ldr	r3, [r7, #28]
 8004a9c:	781a      	ldrb	r2, [r3, #0]
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004aa4:	69fb      	ldr	r3, [r7, #28]
 8004aa6:	3301      	adds	r3, #1
 8004aa8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004aae:	b29b      	uxth	r3, r3
 8004ab0:	3b01      	subs	r3, #1
 8004ab2:	b29a      	uxth	r2, r3
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004abc:	b29b      	uxth	r3, r3
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d1cb      	bne.n	8004a5a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004ac2:	683b      	ldr	r3, [r7, #0]
 8004ac4:	9300      	str	r3, [sp, #0]
 8004ac6:	697b      	ldr	r3, [r7, #20]
 8004ac8:	2200      	movs	r2, #0
 8004aca:	2140      	movs	r1, #64	@ 0x40
 8004acc:	68f8      	ldr	r0, [r7, #12]
 8004ace:	f000 f9f4 	bl	8004eba <UART_WaitOnFlagUntilTimeout>
 8004ad2:	4603      	mov	r3, r0
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d005      	beq.n	8004ae4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	2220      	movs	r2, #32
 8004adc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004ae0:	2303      	movs	r3, #3
 8004ae2:	e006      	b.n	8004af2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	2220      	movs	r2, #32
 8004ae8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004aec:	2300      	movs	r3, #0
 8004aee:	e000      	b.n	8004af2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004af0:	2302      	movs	r3, #2
  }
}
 8004af2:	4618      	mov	r0, r3
 8004af4:	3720      	adds	r7, #32
 8004af6:	46bd      	mov	sp, r7
 8004af8:	bd80      	pop	{r7, pc}

08004afa <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004afa:	b580      	push	{r7, lr}
 8004afc:	b08a      	sub	sp, #40	@ 0x28
 8004afe:	af02      	add	r7, sp, #8
 8004b00:	60f8      	str	r0, [r7, #12]
 8004b02:	60b9      	str	r1, [r7, #8]
 8004b04:	603b      	str	r3, [r7, #0]
 8004b06:	4613      	mov	r3, r2
 8004b08:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004b14:	b2db      	uxtb	r3, r3
 8004b16:	2b20      	cmp	r3, #32
 8004b18:	f040 8081 	bne.w	8004c1e <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8004b1c:	68bb      	ldr	r3, [r7, #8]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d002      	beq.n	8004b28 <HAL_UART_Receive+0x2e>
 8004b22:	88fb      	ldrh	r3, [r7, #6]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d101      	bne.n	8004b2c <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8004b28:	2301      	movs	r3, #1
 8004b2a:	e079      	b.n	8004c20 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	2200      	movs	r2, #0
 8004b30:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	2222      	movs	r2, #34	@ 0x22
 8004b36:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004b40:	f7fe fbb2 	bl	80032a8 <HAL_GetTick>
 8004b44:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	88fa      	ldrh	r2, [r7, #6]
 8004b4a:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	88fa      	ldrh	r2, [r7, #6]
 8004b50:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	689b      	ldr	r3, [r3, #8]
 8004b56:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b5a:	d108      	bne.n	8004b6e <HAL_UART_Receive+0x74>
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	691b      	ldr	r3, [r3, #16]
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d104      	bne.n	8004b6e <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8004b64:	2300      	movs	r3, #0
 8004b66:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004b68:	68bb      	ldr	r3, [r7, #8]
 8004b6a:	61bb      	str	r3, [r7, #24]
 8004b6c:	e003      	b.n	8004b76 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8004b6e:	68bb      	ldr	r3, [r7, #8]
 8004b70:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004b72:	2300      	movs	r3, #0
 8004b74:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8004b76:	e047      	b.n	8004c08 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	9300      	str	r3, [sp, #0]
 8004b7c:	697b      	ldr	r3, [r7, #20]
 8004b7e:	2200      	movs	r2, #0
 8004b80:	2120      	movs	r1, #32
 8004b82:	68f8      	ldr	r0, [r7, #12]
 8004b84:	f000 f999 	bl	8004eba <UART_WaitOnFlagUntilTimeout>
 8004b88:	4603      	mov	r3, r0
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d005      	beq.n	8004b9a <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	2220      	movs	r2, #32
 8004b92:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8004b96:	2303      	movs	r3, #3
 8004b98:	e042      	b.n	8004c20 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8004b9a:	69fb      	ldr	r3, [r7, #28]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d10c      	bne.n	8004bba <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	685b      	ldr	r3, [r3, #4]
 8004ba6:	b29b      	uxth	r3, r3
 8004ba8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bac:	b29a      	uxth	r2, r3
 8004bae:	69bb      	ldr	r3, [r7, #24]
 8004bb0:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004bb2:	69bb      	ldr	r3, [r7, #24]
 8004bb4:	3302      	adds	r3, #2
 8004bb6:	61bb      	str	r3, [r7, #24]
 8004bb8:	e01f      	b.n	8004bfa <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	689b      	ldr	r3, [r3, #8]
 8004bbe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004bc2:	d007      	beq.n	8004bd4 <HAL_UART_Receive+0xda>
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	689b      	ldr	r3, [r3, #8]
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d10a      	bne.n	8004be2 <HAL_UART_Receive+0xe8>
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	691b      	ldr	r3, [r3, #16]
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d106      	bne.n	8004be2 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	685b      	ldr	r3, [r3, #4]
 8004bda:	b2da      	uxtb	r2, r3
 8004bdc:	69fb      	ldr	r3, [r7, #28]
 8004bde:	701a      	strb	r2, [r3, #0]
 8004be0:	e008      	b.n	8004bf4 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	685b      	ldr	r3, [r3, #4]
 8004be8:	b2db      	uxtb	r3, r3
 8004bea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004bee:	b2da      	uxtb	r2, r3
 8004bf0:	69fb      	ldr	r3, [r7, #28]
 8004bf2:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8004bf4:	69fb      	ldr	r3, [r7, #28]
 8004bf6:	3301      	adds	r3, #1
 8004bf8:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004bfe:	b29b      	uxth	r3, r3
 8004c00:	3b01      	subs	r3, #1
 8004c02:	b29a      	uxth	r2, r3
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004c0c:	b29b      	uxth	r3, r3
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d1b2      	bne.n	8004b78 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	2220      	movs	r2, #32
 8004c16:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	e000      	b.n	8004c20 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8004c1e:	2302      	movs	r3, #2
  }
}
 8004c20:	4618      	mov	r0, r3
 8004c22:	3720      	adds	r7, #32
 8004c24:	46bd      	mov	sp, r7
 8004c26:	bd80      	pop	{r7, pc}

08004c28 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b084      	sub	sp, #16
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	60f8      	str	r0, [r7, #12]
 8004c30:	60b9      	str	r1, [r7, #8]
 8004c32:	4613      	mov	r3, r2
 8004c34:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004c3c:	b2db      	uxtb	r3, r3
 8004c3e:	2b20      	cmp	r3, #32
 8004c40:	d112      	bne.n	8004c68 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c42:	68bb      	ldr	r3, [r7, #8]
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d002      	beq.n	8004c4e <HAL_UART_Receive_DMA+0x26>
 8004c48:	88fb      	ldrh	r3, [r7, #6]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d101      	bne.n	8004c52 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8004c4e:	2301      	movs	r3, #1
 8004c50:	e00b      	b.n	8004c6a <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	2200      	movs	r2, #0
 8004c56:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8004c58:	88fb      	ldrh	r3, [r7, #6]
 8004c5a:	461a      	mov	r2, r3
 8004c5c:	68b9      	ldr	r1, [r7, #8]
 8004c5e:	68f8      	ldr	r0, [r7, #12]
 8004c60:	f000 f984 	bl	8004f6c <UART_Start_Receive_DMA>
 8004c64:	4603      	mov	r3, r0
 8004c66:	e000      	b.n	8004c6a <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004c68:	2302      	movs	r3, #2
  }
}
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	3710      	adds	r7, #16
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	bd80      	pop	{r7, pc}

08004c72 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004c72:	b480      	push	{r7}
 8004c74:	b083      	sub	sp, #12
 8004c76:	af00      	add	r7, sp, #0
 8004c78:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004c7a:	bf00      	nop
 8004c7c:	370c      	adds	r7, #12
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	bc80      	pop	{r7}
 8004c82:	4770      	bx	lr

08004c84 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004c84:	b480      	push	{r7}
 8004c86:	b083      	sub	sp, #12
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8004c8c:	bf00      	nop
 8004c8e:	370c      	adds	r7, #12
 8004c90:	46bd      	mov	sp, r7
 8004c92:	bc80      	pop	{r7}
 8004c94:	4770      	bx	lr

08004c96 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004c96:	b480      	push	{r7}
 8004c98:	b083      	sub	sp, #12
 8004c9a:	af00      	add	r7, sp, #0
 8004c9c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004c9e:	bf00      	nop
 8004ca0:	370c      	adds	r7, #12
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	bc80      	pop	{r7}
 8004ca6:	4770      	bx	lr

08004ca8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004ca8:	b480      	push	{r7}
 8004caa:	b083      	sub	sp, #12
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
 8004cb0:	460b      	mov	r3, r1
 8004cb2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004cb4:	bf00      	nop
 8004cb6:	370c      	adds	r7, #12
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	bc80      	pop	{r7}
 8004cbc:	4770      	bx	lr

08004cbe <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004cbe:	b580      	push	{r7, lr}
 8004cc0:	b09c      	sub	sp, #112	@ 0x70
 8004cc2:	af00      	add	r7, sp, #0
 8004cc4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cca:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f003 0320 	and.w	r3, r3, #32
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d172      	bne.n	8004dc0 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8004cda:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004cdc:	2200      	movs	r2, #0
 8004cde:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004ce0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	330c      	adds	r3, #12
 8004ce6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ce8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004cea:	e853 3f00 	ldrex	r3, [r3]
 8004cee:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004cf0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004cf2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004cf6:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004cf8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	330c      	adds	r3, #12
 8004cfe:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8004d00:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004d02:	657b      	str	r3, [r7, #84]	@ 0x54
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d04:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004d06:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004d08:	e841 2300 	strex	r3, r2, [r1]
 8004d0c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004d0e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d1e5      	bne.n	8004ce0 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d14:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	3314      	adds	r3, #20
 8004d1a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d1e:	e853 3f00 	ldrex	r3, [r3]
 8004d22:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004d24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d26:	f023 0301 	bic.w	r3, r3, #1
 8004d2a:	667b      	str	r3, [r7, #100]	@ 0x64
 8004d2c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	3314      	adds	r3, #20
 8004d32:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8004d34:	647a      	str	r2, [r7, #68]	@ 0x44
 8004d36:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d38:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004d3a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004d3c:	e841 2300 	strex	r3, r2, [r1]
 8004d40:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004d42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d1e5      	bne.n	8004d14 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004d48:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	3314      	adds	r3, #20
 8004d4e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d52:	e853 3f00 	ldrex	r3, [r3]
 8004d56:	623b      	str	r3, [r7, #32]
   return(result);
 8004d58:	6a3b      	ldr	r3, [r7, #32]
 8004d5a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004d5e:	663b      	str	r3, [r7, #96]	@ 0x60
 8004d60:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	3314      	adds	r3, #20
 8004d66:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004d68:	633a      	str	r2, [r7, #48]	@ 0x30
 8004d6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d6c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004d6e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d70:	e841 2300 	strex	r3, r2, [r1]
 8004d74:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004d76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d1e5      	bne.n	8004d48 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004d7c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004d7e:	2220      	movs	r2, #32
 8004d80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d84:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004d86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d88:	2b01      	cmp	r3, #1
 8004d8a:	d119      	bne.n	8004dc0 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d8c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	330c      	adds	r3, #12
 8004d92:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d94:	693b      	ldr	r3, [r7, #16]
 8004d96:	e853 3f00 	ldrex	r3, [r3]
 8004d9a:	60fb      	str	r3, [r7, #12]
   return(result);
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	f023 0310 	bic.w	r3, r3, #16
 8004da2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004da4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	330c      	adds	r3, #12
 8004daa:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004dac:	61fa      	str	r2, [r7, #28]
 8004dae:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004db0:	69b9      	ldr	r1, [r7, #24]
 8004db2:	69fa      	ldr	r2, [r7, #28]
 8004db4:	e841 2300 	strex	r3, r2, [r1]
 8004db8:	617b      	str	r3, [r7, #20]
   return(result);
 8004dba:	697b      	ldr	r3, [r7, #20]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d1e5      	bne.n	8004d8c <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004dc0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004dc6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004dc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dca:	2b01      	cmp	r3, #1
 8004dcc:	d106      	bne.n	8004ddc <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004dce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004dd0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004dd2:	4619      	mov	r1, r3
 8004dd4:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004dd6:	f7ff ff67 	bl	8004ca8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004dda:	e002      	b.n	8004de2 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8004ddc:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004dde:	f7ff ff48 	bl	8004c72 <HAL_UART_RxCpltCallback>
}
 8004de2:	bf00      	nop
 8004de4:	3770      	adds	r7, #112	@ 0x70
 8004de6:	46bd      	mov	sp, r7
 8004de8:	bd80      	pop	{r7, pc}

08004dea <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004dea:	b580      	push	{r7, lr}
 8004dec:	b084      	sub	sp, #16
 8004dee:	af00      	add	r7, sp, #0
 8004df0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004df6:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	2201      	movs	r2, #1
 8004dfc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e02:	2b01      	cmp	r3, #1
 8004e04:	d108      	bne.n	8004e18 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004e0a:	085b      	lsrs	r3, r3, #1
 8004e0c:	b29b      	uxth	r3, r3
 8004e0e:	4619      	mov	r1, r3
 8004e10:	68f8      	ldr	r0, [r7, #12]
 8004e12:	f7ff ff49 	bl	8004ca8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004e16:	e002      	b.n	8004e1e <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8004e18:	68f8      	ldr	r0, [r7, #12]
 8004e1a:	f7ff ff33 	bl	8004c84 <HAL_UART_RxHalfCpltCallback>
}
 8004e1e:	bf00      	nop
 8004e20:	3710      	adds	r7, #16
 8004e22:	46bd      	mov	sp, r7
 8004e24:	bd80      	pop	{r7, pc}

08004e26 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004e26:	b580      	push	{r7, lr}
 8004e28:	b084      	sub	sp, #16
 8004e2a:	af00      	add	r7, sp, #0
 8004e2c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004e2e:	2300      	movs	r3, #0
 8004e30:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e36:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004e38:	68bb      	ldr	r3, [r7, #8]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	695b      	ldr	r3, [r3, #20]
 8004e3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	bf14      	ite	ne
 8004e46:	2301      	movne	r3, #1
 8004e48:	2300      	moveq	r3, #0
 8004e4a:	b2db      	uxtb	r3, r3
 8004e4c:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004e4e:	68bb      	ldr	r3, [r7, #8]
 8004e50:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e54:	b2db      	uxtb	r3, r3
 8004e56:	2b21      	cmp	r3, #33	@ 0x21
 8004e58:	d108      	bne.n	8004e6c <UART_DMAError+0x46>
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d005      	beq.n	8004e6c <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8004e60:	68bb      	ldr	r3, [r7, #8]
 8004e62:	2200      	movs	r2, #0
 8004e64:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8004e66:	68b8      	ldr	r0, [r7, #8]
 8004e68:	f000 f91a 	bl	80050a0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004e6c:	68bb      	ldr	r3, [r7, #8]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	695b      	ldr	r3, [r3, #20]
 8004e72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	bf14      	ite	ne
 8004e7a:	2301      	movne	r3, #1
 8004e7c:	2300      	moveq	r3, #0
 8004e7e:	b2db      	uxtb	r3, r3
 8004e80:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004e82:	68bb      	ldr	r3, [r7, #8]
 8004e84:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004e88:	b2db      	uxtb	r3, r3
 8004e8a:	2b22      	cmp	r3, #34	@ 0x22
 8004e8c:	d108      	bne.n	8004ea0 <UART_DMAError+0x7a>
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d005      	beq.n	8004ea0 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8004e94:	68bb      	ldr	r3, [r7, #8]
 8004e96:	2200      	movs	r2, #0
 8004e98:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8004e9a:	68b8      	ldr	r0, [r7, #8]
 8004e9c:	f000 f927 	bl	80050ee <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004ea0:	68bb      	ldr	r3, [r7, #8]
 8004ea2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ea4:	f043 0210 	orr.w	r2, r3, #16
 8004ea8:	68bb      	ldr	r3, [r7, #8]
 8004eaa:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004eac:	68b8      	ldr	r0, [r7, #8]
 8004eae:	f7ff fef2 	bl	8004c96 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004eb2:	bf00      	nop
 8004eb4:	3710      	adds	r7, #16
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	bd80      	pop	{r7, pc}

08004eba <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004eba:	b580      	push	{r7, lr}
 8004ebc:	b086      	sub	sp, #24
 8004ebe:	af00      	add	r7, sp, #0
 8004ec0:	60f8      	str	r0, [r7, #12]
 8004ec2:	60b9      	str	r1, [r7, #8]
 8004ec4:	603b      	str	r3, [r7, #0]
 8004ec6:	4613      	mov	r3, r2
 8004ec8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004eca:	e03b      	b.n	8004f44 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ecc:	6a3b      	ldr	r3, [r7, #32]
 8004ece:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ed2:	d037      	beq.n	8004f44 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ed4:	f7fe f9e8 	bl	80032a8 <HAL_GetTick>
 8004ed8:	4602      	mov	r2, r0
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	1ad3      	subs	r3, r2, r3
 8004ede:	6a3a      	ldr	r2, [r7, #32]
 8004ee0:	429a      	cmp	r2, r3
 8004ee2:	d302      	bcc.n	8004eea <UART_WaitOnFlagUntilTimeout+0x30>
 8004ee4:	6a3b      	ldr	r3, [r7, #32]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d101      	bne.n	8004eee <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004eea:	2303      	movs	r3, #3
 8004eec:	e03a      	b.n	8004f64 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	68db      	ldr	r3, [r3, #12]
 8004ef4:	f003 0304 	and.w	r3, r3, #4
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d023      	beq.n	8004f44 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004efc:	68bb      	ldr	r3, [r7, #8]
 8004efe:	2b80      	cmp	r3, #128	@ 0x80
 8004f00:	d020      	beq.n	8004f44 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004f02:	68bb      	ldr	r3, [r7, #8]
 8004f04:	2b40      	cmp	r3, #64	@ 0x40
 8004f06:	d01d      	beq.n	8004f44 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f003 0308 	and.w	r3, r3, #8
 8004f12:	2b08      	cmp	r3, #8
 8004f14:	d116      	bne.n	8004f44 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004f16:	2300      	movs	r3, #0
 8004f18:	617b      	str	r3, [r7, #20]
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	617b      	str	r3, [r7, #20]
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	685b      	ldr	r3, [r3, #4]
 8004f28:	617b      	str	r3, [r7, #20]
 8004f2a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004f2c:	68f8      	ldr	r0, [r7, #12]
 8004f2e:	f000 f8de 	bl	80050ee <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	2208      	movs	r2, #8
 8004f36:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004f40:	2301      	movs	r3, #1
 8004f42:	e00f      	b.n	8004f64 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	681a      	ldr	r2, [r3, #0]
 8004f4a:	68bb      	ldr	r3, [r7, #8]
 8004f4c:	4013      	ands	r3, r2
 8004f4e:	68ba      	ldr	r2, [r7, #8]
 8004f50:	429a      	cmp	r2, r3
 8004f52:	bf0c      	ite	eq
 8004f54:	2301      	moveq	r3, #1
 8004f56:	2300      	movne	r3, #0
 8004f58:	b2db      	uxtb	r3, r3
 8004f5a:	461a      	mov	r2, r3
 8004f5c:	79fb      	ldrb	r3, [r7, #7]
 8004f5e:	429a      	cmp	r2, r3
 8004f60:	d0b4      	beq.n	8004ecc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004f62:	2300      	movs	r3, #0
}
 8004f64:	4618      	mov	r0, r3
 8004f66:	3718      	adds	r7, #24
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	bd80      	pop	{r7, pc}

08004f6c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b098      	sub	sp, #96	@ 0x60
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	60f8      	str	r0, [r7, #12]
 8004f74:	60b9      	str	r1, [r7, #8]
 8004f76:	4613      	mov	r3, r2
 8004f78:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8004f7a:	68ba      	ldr	r2, [r7, #8]
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	88fa      	ldrh	r2, [r7, #6]
 8004f84:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	2200      	movs	r2, #0
 8004f8a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	2222      	movs	r2, #34	@ 0x22
 8004f90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f98:	4a3e      	ldr	r2, [pc, #248]	@ (8005094 <UART_Start_Receive_DMA+0x128>)
 8004f9a:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fa0:	4a3d      	ldr	r2, [pc, #244]	@ (8005098 <UART_Start_Receive_DMA+0x12c>)
 8004fa2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fa8:	4a3c      	ldr	r2, [pc, #240]	@ (800509c <UART_Start_Receive_DMA+0x130>)
 8004faa:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8004fb4:	f107 0308 	add.w	r3, r7, #8
 8004fb8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	3304      	adds	r3, #4
 8004fc4:	4619      	mov	r1, r3
 8004fc6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004fc8:	681a      	ldr	r2, [r3, #0]
 8004fca:	88fb      	ldrh	r3, [r7, #6]
 8004fcc:	f7fe fb02 	bl	80035d4 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	613b      	str	r3, [r7, #16]
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	613b      	str	r3, [r7, #16]
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	685b      	ldr	r3, [r3, #4]
 8004fe2:	613b      	str	r3, [r7, #16]
 8004fe4:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	691b      	ldr	r3, [r3, #16]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d019      	beq.n	8005022 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	330c      	adds	r3, #12
 8004ff4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ff6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004ff8:	e853 3f00 	ldrex	r3, [r3]
 8004ffc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004ffe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005000:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005004:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	330c      	adds	r3, #12
 800500c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800500e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8005010:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005012:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005014:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005016:	e841 2300 	strex	r3, r2, [r1]
 800501a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800501c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800501e:	2b00      	cmp	r3, #0
 8005020:	d1e5      	bne.n	8004fee <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	3314      	adds	r3, #20
 8005028:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800502a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800502c:	e853 3f00 	ldrex	r3, [r3]
 8005030:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005032:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005034:	f043 0301 	orr.w	r3, r3, #1
 8005038:	657b      	str	r3, [r7, #84]	@ 0x54
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	3314      	adds	r3, #20
 8005040:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005042:	63ba      	str	r2, [r7, #56]	@ 0x38
 8005044:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005046:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8005048:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800504a:	e841 2300 	strex	r3, r2, [r1]
 800504e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005050:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005052:	2b00      	cmp	r3, #0
 8005054:	d1e5      	bne.n	8005022 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	3314      	adds	r3, #20
 800505c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800505e:	69bb      	ldr	r3, [r7, #24]
 8005060:	e853 3f00 	ldrex	r3, [r3]
 8005064:	617b      	str	r3, [r7, #20]
   return(result);
 8005066:	697b      	ldr	r3, [r7, #20]
 8005068:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800506c:	653b      	str	r3, [r7, #80]	@ 0x50
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	3314      	adds	r3, #20
 8005074:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005076:	627a      	str	r2, [r7, #36]	@ 0x24
 8005078:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800507a:	6a39      	ldr	r1, [r7, #32]
 800507c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800507e:	e841 2300 	strex	r3, r2, [r1]
 8005082:	61fb      	str	r3, [r7, #28]
   return(result);
 8005084:	69fb      	ldr	r3, [r7, #28]
 8005086:	2b00      	cmp	r3, #0
 8005088:	d1e5      	bne.n	8005056 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800508a:	2300      	movs	r3, #0
}
 800508c:	4618      	mov	r0, r3
 800508e:	3760      	adds	r7, #96	@ 0x60
 8005090:	46bd      	mov	sp, r7
 8005092:	bd80      	pop	{r7, pc}
 8005094:	08004cbf 	.word	0x08004cbf
 8005098:	08004deb 	.word	0x08004deb
 800509c:	08004e27 	.word	0x08004e27

080050a0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80050a0:	b480      	push	{r7}
 80050a2:	b089      	sub	sp, #36	@ 0x24
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	330c      	adds	r3, #12
 80050ae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	e853 3f00 	ldrex	r3, [r3]
 80050b6:	60bb      	str	r3, [r7, #8]
   return(result);
 80050b8:	68bb      	ldr	r3, [r7, #8]
 80050ba:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80050be:	61fb      	str	r3, [r7, #28]
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	330c      	adds	r3, #12
 80050c6:	69fa      	ldr	r2, [r7, #28]
 80050c8:	61ba      	str	r2, [r7, #24]
 80050ca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050cc:	6979      	ldr	r1, [r7, #20]
 80050ce:	69ba      	ldr	r2, [r7, #24]
 80050d0:	e841 2300 	strex	r3, r2, [r1]
 80050d4:	613b      	str	r3, [r7, #16]
   return(result);
 80050d6:	693b      	ldr	r3, [r7, #16]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d1e5      	bne.n	80050a8 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2220      	movs	r2, #32
 80050e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80050e4:	bf00      	nop
 80050e6:	3724      	adds	r7, #36	@ 0x24
 80050e8:	46bd      	mov	sp, r7
 80050ea:	bc80      	pop	{r7}
 80050ec:	4770      	bx	lr

080050ee <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80050ee:	b480      	push	{r7}
 80050f0:	b095      	sub	sp, #84	@ 0x54
 80050f2:	af00      	add	r7, sp, #0
 80050f4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	330c      	adds	r3, #12
 80050fc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005100:	e853 3f00 	ldrex	r3, [r3]
 8005104:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005106:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005108:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800510c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	330c      	adds	r3, #12
 8005114:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005116:	643a      	str	r2, [r7, #64]	@ 0x40
 8005118:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800511a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800511c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800511e:	e841 2300 	strex	r3, r2, [r1]
 8005122:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005124:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005126:	2b00      	cmp	r3, #0
 8005128:	d1e5      	bne.n	80050f6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	3314      	adds	r3, #20
 8005130:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005132:	6a3b      	ldr	r3, [r7, #32]
 8005134:	e853 3f00 	ldrex	r3, [r3]
 8005138:	61fb      	str	r3, [r7, #28]
   return(result);
 800513a:	69fb      	ldr	r3, [r7, #28]
 800513c:	f023 0301 	bic.w	r3, r3, #1
 8005140:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	3314      	adds	r3, #20
 8005148:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800514a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800514c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800514e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005150:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005152:	e841 2300 	strex	r3, r2, [r1]
 8005156:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005158:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800515a:	2b00      	cmp	r3, #0
 800515c:	d1e5      	bne.n	800512a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005162:	2b01      	cmp	r3, #1
 8005164:	d119      	bne.n	800519a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	330c      	adds	r3, #12
 800516c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	e853 3f00 	ldrex	r3, [r3]
 8005174:	60bb      	str	r3, [r7, #8]
   return(result);
 8005176:	68bb      	ldr	r3, [r7, #8]
 8005178:	f023 0310 	bic.w	r3, r3, #16
 800517c:	647b      	str	r3, [r7, #68]	@ 0x44
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	330c      	adds	r3, #12
 8005184:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005186:	61ba      	str	r2, [r7, #24]
 8005188:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800518a:	6979      	ldr	r1, [r7, #20]
 800518c:	69ba      	ldr	r2, [r7, #24]
 800518e:	e841 2300 	strex	r3, r2, [r1]
 8005192:	613b      	str	r3, [r7, #16]
   return(result);
 8005194:	693b      	ldr	r3, [r7, #16]
 8005196:	2b00      	cmp	r3, #0
 8005198:	d1e5      	bne.n	8005166 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	2220      	movs	r2, #32
 800519e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2200      	movs	r2, #0
 80051a6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80051a8:	bf00      	nop
 80051aa:	3754      	adds	r7, #84	@ 0x54
 80051ac:	46bd      	mov	sp, r7
 80051ae:	bc80      	pop	{r7}
 80051b0:	4770      	bx	lr
	...

080051b4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	b084      	sub	sp, #16
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	691b      	ldr	r3, [r3, #16]
 80051c2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	68da      	ldr	r2, [r3, #12]
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	430a      	orrs	r2, r1
 80051d0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	689a      	ldr	r2, [r3, #8]
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	691b      	ldr	r3, [r3, #16]
 80051da:	431a      	orrs	r2, r3
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	695b      	ldr	r3, [r3, #20]
 80051e0:	4313      	orrs	r3, r2
 80051e2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	68db      	ldr	r3, [r3, #12]
 80051ea:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80051ee:	f023 030c 	bic.w	r3, r3, #12
 80051f2:	687a      	ldr	r2, [r7, #4]
 80051f4:	6812      	ldr	r2, [r2, #0]
 80051f6:	68b9      	ldr	r1, [r7, #8]
 80051f8:	430b      	orrs	r3, r1
 80051fa:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	695b      	ldr	r3, [r3, #20]
 8005202:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	699a      	ldr	r2, [r3, #24]
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	430a      	orrs	r2, r1
 8005210:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	4a2c      	ldr	r2, [pc, #176]	@ (80052c8 <UART_SetConfig+0x114>)
 8005218:	4293      	cmp	r3, r2
 800521a:	d103      	bne.n	8005224 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800521c:	f7ff f8e8 	bl	80043f0 <HAL_RCC_GetPCLK2Freq>
 8005220:	60f8      	str	r0, [r7, #12]
 8005222:	e002      	b.n	800522a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005224:	f7ff f8d0 	bl	80043c8 <HAL_RCC_GetPCLK1Freq>
 8005228:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800522a:	68fa      	ldr	r2, [r7, #12]
 800522c:	4613      	mov	r3, r2
 800522e:	009b      	lsls	r3, r3, #2
 8005230:	4413      	add	r3, r2
 8005232:	009a      	lsls	r2, r3, #2
 8005234:	441a      	add	r2, r3
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	685b      	ldr	r3, [r3, #4]
 800523a:	009b      	lsls	r3, r3, #2
 800523c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005240:	4a22      	ldr	r2, [pc, #136]	@ (80052cc <UART_SetConfig+0x118>)
 8005242:	fba2 2303 	umull	r2, r3, r2, r3
 8005246:	095b      	lsrs	r3, r3, #5
 8005248:	0119      	lsls	r1, r3, #4
 800524a:	68fa      	ldr	r2, [r7, #12]
 800524c:	4613      	mov	r3, r2
 800524e:	009b      	lsls	r3, r3, #2
 8005250:	4413      	add	r3, r2
 8005252:	009a      	lsls	r2, r3, #2
 8005254:	441a      	add	r2, r3
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	685b      	ldr	r3, [r3, #4]
 800525a:	009b      	lsls	r3, r3, #2
 800525c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005260:	4b1a      	ldr	r3, [pc, #104]	@ (80052cc <UART_SetConfig+0x118>)
 8005262:	fba3 0302 	umull	r0, r3, r3, r2
 8005266:	095b      	lsrs	r3, r3, #5
 8005268:	2064      	movs	r0, #100	@ 0x64
 800526a:	fb00 f303 	mul.w	r3, r0, r3
 800526e:	1ad3      	subs	r3, r2, r3
 8005270:	011b      	lsls	r3, r3, #4
 8005272:	3332      	adds	r3, #50	@ 0x32
 8005274:	4a15      	ldr	r2, [pc, #84]	@ (80052cc <UART_SetConfig+0x118>)
 8005276:	fba2 2303 	umull	r2, r3, r2, r3
 800527a:	095b      	lsrs	r3, r3, #5
 800527c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005280:	4419      	add	r1, r3
 8005282:	68fa      	ldr	r2, [r7, #12]
 8005284:	4613      	mov	r3, r2
 8005286:	009b      	lsls	r3, r3, #2
 8005288:	4413      	add	r3, r2
 800528a:	009a      	lsls	r2, r3, #2
 800528c:	441a      	add	r2, r3
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	685b      	ldr	r3, [r3, #4]
 8005292:	009b      	lsls	r3, r3, #2
 8005294:	fbb2 f2f3 	udiv	r2, r2, r3
 8005298:	4b0c      	ldr	r3, [pc, #48]	@ (80052cc <UART_SetConfig+0x118>)
 800529a:	fba3 0302 	umull	r0, r3, r3, r2
 800529e:	095b      	lsrs	r3, r3, #5
 80052a0:	2064      	movs	r0, #100	@ 0x64
 80052a2:	fb00 f303 	mul.w	r3, r0, r3
 80052a6:	1ad3      	subs	r3, r2, r3
 80052a8:	011b      	lsls	r3, r3, #4
 80052aa:	3332      	adds	r3, #50	@ 0x32
 80052ac:	4a07      	ldr	r2, [pc, #28]	@ (80052cc <UART_SetConfig+0x118>)
 80052ae:	fba2 2303 	umull	r2, r3, r2, r3
 80052b2:	095b      	lsrs	r3, r3, #5
 80052b4:	f003 020f 	and.w	r2, r3, #15
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	440a      	add	r2, r1
 80052be:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80052c0:	bf00      	nop
 80052c2:	3710      	adds	r7, #16
 80052c4:	46bd      	mov	sp, r7
 80052c6:	bd80      	pop	{r7, pc}
 80052c8:	40013800 	.word	0x40013800
 80052cc:	51eb851f 	.word	0x51eb851f

080052d0 <cosf>:
 80052d0:	b507      	push	{r0, r1, r2, lr}
 80052d2:	4a1a      	ldr	r2, [pc, #104]	@ (800533c <cosf+0x6c>)
 80052d4:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 80052d8:	4293      	cmp	r3, r2
 80052da:	4601      	mov	r1, r0
 80052dc:	d805      	bhi.n	80052ea <cosf+0x1a>
 80052de:	2100      	movs	r1, #0
 80052e0:	b003      	add	sp, #12
 80052e2:	f85d eb04 	ldr.w	lr, [sp], #4
 80052e6:	f000 b865 	b.w	80053b4 <__kernel_cosf>
 80052ea:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80052ee:	d304      	bcc.n	80052fa <cosf+0x2a>
 80052f0:	f7fb fc20 	bl	8000b34 <__aeabi_fsub>
 80052f4:	b003      	add	sp, #12
 80052f6:	f85d fb04 	ldr.w	pc, [sp], #4
 80052fa:	4669      	mov	r1, sp
 80052fc:	f000 f950 	bl	80055a0 <__ieee754_rem_pio2f>
 8005300:	f000 0203 	and.w	r2, r0, #3
 8005304:	2a01      	cmp	r2, #1
 8005306:	d007      	beq.n	8005318 <cosf+0x48>
 8005308:	2a02      	cmp	r2, #2
 800530a:	d00c      	beq.n	8005326 <cosf+0x56>
 800530c:	b982      	cbnz	r2, 8005330 <cosf+0x60>
 800530e:	9901      	ldr	r1, [sp, #4]
 8005310:	9800      	ldr	r0, [sp, #0]
 8005312:	f000 f84f 	bl	80053b4 <__kernel_cosf>
 8005316:	e7ed      	b.n	80052f4 <cosf+0x24>
 8005318:	9901      	ldr	r1, [sp, #4]
 800531a:	9800      	ldr	r0, [sp, #0]
 800531c:	f000 f8ca 	bl	80054b4 <__kernel_sinf>
 8005320:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8005324:	e7e6      	b.n	80052f4 <cosf+0x24>
 8005326:	9901      	ldr	r1, [sp, #4]
 8005328:	9800      	ldr	r0, [sp, #0]
 800532a:	f000 f843 	bl	80053b4 <__kernel_cosf>
 800532e:	e7f7      	b.n	8005320 <cosf+0x50>
 8005330:	2201      	movs	r2, #1
 8005332:	9901      	ldr	r1, [sp, #4]
 8005334:	9800      	ldr	r0, [sp, #0]
 8005336:	f000 f8bd 	bl	80054b4 <__kernel_sinf>
 800533a:	e7db      	b.n	80052f4 <cosf+0x24>
 800533c:	3f490fd8 	.word	0x3f490fd8

08005340 <sinf>:
 8005340:	b507      	push	{r0, r1, r2, lr}
 8005342:	4a1b      	ldr	r2, [pc, #108]	@ (80053b0 <sinf+0x70>)
 8005344:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8005348:	4293      	cmp	r3, r2
 800534a:	4601      	mov	r1, r0
 800534c:	d806      	bhi.n	800535c <sinf+0x1c>
 800534e:	2200      	movs	r2, #0
 8005350:	2100      	movs	r1, #0
 8005352:	b003      	add	sp, #12
 8005354:	f85d eb04 	ldr.w	lr, [sp], #4
 8005358:	f000 b8ac 	b.w	80054b4 <__kernel_sinf>
 800535c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8005360:	d304      	bcc.n	800536c <sinf+0x2c>
 8005362:	f7fb fbe7 	bl	8000b34 <__aeabi_fsub>
 8005366:	b003      	add	sp, #12
 8005368:	f85d fb04 	ldr.w	pc, [sp], #4
 800536c:	4669      	mov	r1, sp
 800536e:	f000 f917 	bl	80055a0 <__ieee754_rem_pio2f>
 8005372:	f000 0003 	and.w	r0, r0, #3
 8005376:	2801      	cmp	r0, #1
 8005378:	d008      	beq.n	800538c <sinf+0x4c>
 800537a:	2802      	cmp	r0, #2
 800537c:	d00b      	beq.n	8005396 <sinf+0x56>
 800537e:	b990      	cbnz	r0, 80053a6 <sinf+0x66>
 8005380:	2201      	movs	r2, #1
 8005382:	9901      	ldr	r1, [sp, #4]
 8005384:	9800      	ldr	r0, [sp, #0]
 8005386:	f000 f895 	bl	80054b4 <__kernel_sinf>
 800538a:	e7ec      	b.n	8005366 <sinf+0x26>
 800538c:	9901      	ldr	r1, [sp, #4]
 800538e:	9800      	ldr	r0, [sp, #0]
 8005390:	f000 f810 	bl	80053b4 <__kernel_cosf>
 8005394:	e7e7      	b.n	8005366 <sinf+0x26>
 8005396:	2201      	movs	r2, #1
 8005398:	9901      	ldr	r1, [sp, #4]
 800539a:	9800      	ldr	r0, [sp, #0]
 800539c:	f000 f88a 	bl	80054b4 <__kernel_sinf>
 80053a0:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 80053a4:	e7df      	b.n	8005366 <sinf+0x26>
 80053a6:	9901      	ldr	r1, [sp, #4]
 80053a8:	9800      	ldr	r0, [sp, #0]
 80053aa:	f000 f803 	bl	80053b4 <__kernel_cosf>
 80053ae:	e7f7      	b.n	80053a0 <sinf+0x60>
 80053b0:	3f490fd8 	.word	0x3f490fd8

080053b4 <__kernel_cosf>:
 80053b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80053b8:	f020 4500 	bic.w	r5, r0, #2147483648	@ 0x80000000
 80053bc:	f1b5 5f48 	cmp.w	r5, #838860800	@ 0x32000000
 80053c0:	4606      	mov	r6, r0
 80053c2:	4688      	mov	r8, r1
 80053c4:	d203      	bcs.n	80053ce <__kernel_cosf+0x1a>
 80053c6:	f7fb fe85 	bl	80010d4 <__aeabi_f2iz>
 80053ca:	2800      	cmp	r0, #0
 80053cc:	d05c      	beq.n	8005488 <__kernel_cosf+0xd4>
 80053ce:	4631      	mov	r1, r6
 80053d0:	4630      	mov	r0, r6
 80053d2:	f7fb fcb9 	bl	8000d48 <__aeabi_fmul>
 80053d6:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 80053da:	4604      	mov	r4, r0
 80053dc:	f7fb fcb4 	bl	8000d48 <__aeabi_fmul>
 80053e0:	492b      	ldr	r1, [pc, #172]	@ (8005490 <__kernel_cosf+0xdc>)
 80053e2:	4607      	mov	r7, r0
 80053e4:	4620      	mov	r0, r4
 80053e6:	f7fb fcaf 	bl	8000d48 <__aeabi_fmul>
 80053ea:	492a      	ldr	r1, [pc, #168]	@ (8005494 <__kernel_cosf+0xe0>)
 80053ec:	f7fb fba4 	bl	8000b38 <__addsf3>
 80053f0:	4621      	mov	r1, r4
 80053f2:	f7fb fca9 	bl	8000d48 <__aeabi_fmul>
 80053f6:	4928      	ldr	r1, [pc, #160]	@ (8005498 <__kernel_cosf+0xe4>)
 80053f8:	f7fb fb9c 	bl	8000b34 <__aeabi_fsub>
 80053fc:	4621      	mov	r1, r4
 80053fe:	f7fb fca3 	bl	8000d48 <__aeabi_fmul>
 8005402:	4926      	ldr	r1, [pc, #152]	@ (800549c <__kernel_cosf+0xe8>)
 8005404:	f7fb fb98 	bl	8000b38 <__addsf3>
 8005408:	4621      	mov	r1, r4
 800540a:	f7fb fc9d 	bl	8000d48 <__aeabi_fmul>
 800540e:	4924      	ldr	r1, [pc, #144]	@ (80054a0 <__kernel_cosf+0xec>)
 8005410:	f7fb fb90 	bl	8000b34 <__aeabi_fsub>
 8005414:	4621      	mov	r1, r4
 8005416:	f7fb fc97 	bl	8000d48 <__aeabi_fmul>
 800541a:	4922      	ldr	r1, [pc, #136]	@ (80054a4 <__kernel_cosf+0xf0>)
 800541c:	f7fb fb8c 	bl	8000b38 <__addsf3>
 8005420:	4621      	mov	r1, r4
 8005422:	f7fb fc91 	bl	8000d48 <__aeabi_fmul>
 8005426:	4621      	mov	r1, r4
 8005428:	f7fb fc8e 	bl	8000d48 <__aeabi_fmul>
 800542c:	4641      	mov	r1, r8
 800542e:	4604      	mov	r4, r0
 8005430:	4630      	mov	r0, r6
 8005432:	f7fb fc89 	bl	8000d48 <__aeabi_fmul>
 8005436:	4601      	mov	r1, r0
 8005438:	4620      	mov	r0, r4
 800543a:	f7fb fb7b 	bl	8000b34 <__aeabi_fsub>
 800543e:	4b1a      	ldr	r3, [pc, #104]	@ (80054a8 <__kernel_cosf+0xf4>)
 8005440:	4604      	mov	r4, r0
 8005442:	429d      	cmp	r5, r3
 8005444:	d80a      	bhi.n	800545c <__kernel_cosf+0xa8>
 8005446:	4601      	mov	r1, r0
 8005448:	4638      	mov	r0, r7
 800544a:	f7fb fb73 	bl	8000b34 <__aeabi_fsub>
 800544e:	4601      	mov	r1, r0
 8005450:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8005454:	f7fb fb6e 	bl	8000b34 <__aeabi_fsub>
 8005458:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800545c:	4b13      	ldr	r3, [pc, #76]	@ (80054ac <__kernel_cosf+0xf8>)
 800545e:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8005462:	429d      	cmp	r5, r3
 8005464:	bf8c      	ite	hi
 8005466:	4d12      	ldrhi	r5, [pc, #72]	@ (80054b0 <__kernel_cosf+0xfc>)
 8005468:	f105 457f 	addls.w	r5, r5, #4278190080	@ 0xff000000
 800546c:	4629      	mov	r1, r5
 800546e:	f7fb fb61 	bl	8000b34 <__aeabi_fsub>
 8005472:	4629      	mov	r1, r5
 8005474:	4606      	mov	r6, r0
 8005476:	4638      	mov	r0, r7
 8005478:	f7fb fb5c 	bl	8000b34 <__aeabi_fsub>
 800547c:	4621      	mov	r1, r4
 800547e:	f7fb fb59 	bl	8000b34 <__aeabi_fsub>
 8005482:	4601      	mov	r1, r0
 8005484:	4630      	mov	r0, r6
 8005486:	e7e5      	b.n	8005454 <__kernel_cosf+0xa0>
 8005488:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800548c:	e7e4      	b.n	8005458 <__kernel_cosf+0xa4>
 800548e:	bf00      	nop
 8005490:	ad47d74e 	.word	0xad47d74e
 8005494:	310f74f6 	.word	0x310f74f6
 8005498:	3493f27c 	.word	0x3493f27c
 800549c:	37d00d01 	.word	0x37d00d01
 80054a0:	3ab60b61 	.word	0x3ab60b61
 80054a4:	3d2aaaab 	.word	0x3d2aaaab
 80054a8:	3e999999 	.word	0x3e999999
 80054ac:	3f480000 	.word	0x3f480000
 80054b0:	3e900000 	.word	0x3e900000

080054b4 <__kernel_sinf>:
 80054b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80054b8:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 80054bc:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 80054c0:	4604      	mov	r4, r0
 80054c2:	460f      	mov	r7, r1
 80054c4:	4691      	mov	r9, r2
 80054c6:	d203      	bcs.n	80054d0 <__kernel_sinf+0x1c>
 80054c8:	f7fb fe04 	bl	80010d4 <__aeabi_f2iz>
 80054cc:	2800      	cmp	r0, #0
 80054ce:	d035      	beq.n	800553c <__kernel_sinf+0x88>
 80054d0:	4621      	mov	r1, r4
 80054d2:	4620      	mov	r0, r4
 80054d4:	f7fb fc38 	bl	8000d48 <__aeabi_fmul>
 80054d8:	4605      	mov	r5, r0
 80054da:	4601      	mov	r1, r0
 80054dc:	4620      	mov	r0, r4
 80054de:	f7fb fc33 	bl	8000d48 <__aeabi_fmul>
 80054e2:	4929      	ldr	r1, [pc, #164]	@ (8005588 <__kernel_sinf+0xd4>)
 80054e4:	4606      	mov	r6, r0
 80054e6:	4628      	mov	r0, r5
 80054e8:	f7fb fc2e 	bl	8000d48 <__aeabi_fmul>
 80054ec:	4927      	ldr	r1, [pc, #156]	@ (800558c <__kernel_sinf+0xd8>)
 80054ee:	f7fb fb21 	bl	8000b34 <__aeabi_fsub>
 80054f2:	4629      	mov	r1, r5
 80054f4:	f7fb fc28 	bl	8000d48 <__aeabi_fmul>
 80054f8:	4925      	ldr	r1, [pc, #148]	@ (8005590 <__kernel_sinf+0xdc>)
 80054fa:	f7fb fb1d 	bl	8000b38 <__addsf3>
 80054fe:	4629      	mov	r1, r5
 8005500:	f7fb fc22 	bl	8000d48 <__aeabi_fmul>
 8005504:	4923      	ldr	r1, [pc, #140]	@ (8005594 <__kernel_sinf+0xe0>)
 8005506:	f7fb fb15 	bl	8000b34 <__aeabi_fsub>
 800550a:	4629      	mov	r1, r5
 800550c:	f7fb fc1c 	bl	8000d48 <__aeabi_fmul>
 8005510:	4921      	ldr	r1, [pc, #132]	@ (8005598 <__kernel_sinf+0xe4>)
 8005512:	f7fb fb11 	bl	8000b38 <__addsf3>
 8005516:	4680      	mov	r8, r0
 8005518:	f1b9 0f00 	cmp.w	r9, #0
 800551c:	d111      	bne.n	8005542 <__kernel_sinf+0x8e>
 800551e:	4601      	mov	r1, r0
 8005520:	4628      	mov	r0, r5
 8005522:	f7fb fc11 	bl	8000d48 <__aeabi_fmul>
 8005526:	491d      	ldr	r1, [pc, #116]	@ (800559c <__kernel_sinf+0xe8>)
 8005528:	f7fb fb04 	bl	8000b34 <__aeabi_fsub>
 800552c:	4631      	mov	r1, r6
 800552e:	f7fb fc0b 	bl	8000d48 <__aeabi_fmul>
 8005532:	4601      	mov	r1, r0
 8005534:	4620      	mov	r0, r4
 8005536:	f7fb faff 	bl	8000b38 <__addsf3>
 800553a:	4604      	mov	r4, r0
 800553c:	4620      	mov	r0, r4
 800553e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005542:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8005546:	4638      	mov	r0, r7
 8005548:	f7fb fbfe 	bl	8000d48 <__aeabi_fmul>
 800554c:	4641      	mov	r1, r8
 800554e:	4681      	mov	r9, r0
 8005550:	4630      	mov	r0, r6
 8005552:	f7fb fbf9 	bl	8000d48 <__aeabi_fmul>
 8005556:	4601      	mov	r1, r0
 8005558:	4648      	mov	r0, r9
 800555a:	f7fb faeb 	bl	8000b34 <__aeabi_fsub>
 800555e:	4629      	mov	r1, r5
 8005560:	f7fb fbf2 	bl	8000d48 <__aeabi_fmul>
 8005564:	4639      	mov	r1, r7
 8005566:	f7fb fae5 	bl	8000b34 <__aeabi_fsub>
 800556a:	490c      	ldr	r1, [pc, #48]	@ (800559c <__kernel_sinf+0xe8>)
 800556c:	4605      	mov	r5, r0
 800556e:	4630      	mov	r0, r6
 8005570:	f7fb fbea 	bl	8000d48 <__aeabi_fmul>
 8005574:	4601      	mov	r1, r0
 8005576:	4628      	mov	r0, r5
 8005578:	f7fb fade 	bl	8000b38 <__addsf3>
 800557c:	4601      	mov	r1, r0
 800557e:	4620      	mov	r0, r4
 8005580:	f7fb fad8 	bl	8000b34 <__aeabi_fsub>
 8005584:	e7d9      	b.n	800553a <__kernel_sinf+0x86>
 8005586:	bf00      	nop
 8005588:	2f2ec9d3 	.word	0x2f2ec9d3
 800558c:	32d72f34 	.word	0x32d72f34
 8005590:	3638ef1b 	.word	0x3638ef1b
 8005594:	39500d01 	.word	0x39500d01
 8005598:	3c088889 	.word	0x3c088889
 800559c:	3e2aaaab 	.word	0x3e2aaaab

080055a0 <__ieee754_rem_pio2f>:
 80055a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055a4:	4aa4      	ldr	r2, [pc, #656]	@ (8005838 <__ieee754_rem_pio2f+0x298>)
 80055a6:	f020 4800 	bic.w	r8, r0, #2147483648	@ 0x80000000
 80055aa:	4590      	cmp	r8, r2
 80055ac:	460c      	mov	r4, r1
 80055ae:	4682      	mov	sl, r0
 80055b0:	b087      	sub	sp, #28
 80055b2:	d804      	bhi.n	80055be <__ieee754_rem_pio2f+0x1e>
 80055b4:	2300      	movs	r3, #0
 80055b6:	6008      	str	r0, [r1, #0]
 80055b8:	604b      	str	r3, [r1, #4]
 80055ba:	2500      	movs	r5, #0
 80055bc:	e01d      	b.n	80055fa <__ieee754_rem_pio2f+0x5a>
 80055be:	4a9f      	ldr	r2, [pc, #636]	@ (800583c <__ieee754_rem_pio2f+0x29c>)
 80055c0:	4590      	cmp	r8, r2
 80055c2:	d84f      	bhi.n	8005664 <__ieee754_rem_pio2f+0xc4>
 80055c4:	f020 4500 	bic.w	r5, r0, #2147483648	@ 0x80000000
 80055c8:	2800      	cmp	r0, #0
 80055ca:	499d      	ldr	r1, [pc, #628]	@ (8005840 <__ieee754_rem_pio2f+0x2a0>)
 80055cc:	4f9d      	ldr	r7, [pc, #628]	@ (8005844 <__ieee754_rem_pio2f+0x2a4>)
 80055ce:	f025 050f 	bic.w	r5, r5, #15
 80055d2:	dd24      	ble.n	800561e <__ieee754_rem_pio2f+0x7e>
 80055d4:	f7fb faae 	bl	8000b34 <__aeabi_fsub>
 80055d8:	42bd      	cmp	r5, r7
 80055da:	4606      	mov	r6, r0
 80055dc:	d011      	beq.n	8005602 <__ieee754_rem_pio2f+0x62>
 80055de:	499a      	ldr	r1, [pc, #616]	@ (8005848 <__ieee754_rem_pio2f+0x2a8>)
 80055e0:	f7fb faa8 	bl	8000b34 <__aeabi_fsub>
 80055e4:	4601      	mov	r1, r0
 80055e6:	4605      	mov	r5, r0
 80055e8:	4630      	mov	r0, r6
 80055ea:	f7fb faa3 	bl	8000b34 <__aeabi_fsub>
 80055ee:	4996      	ldr	r1, [pc, #600]	@ (8005848 <__ieee754_rem_pio2f+0x2a8>)
 80055f0:	f7fb faa0 	bl	8000b34 <__aeabi_fsub>
 80055f4:	6025      	str	r5, [r4, #0]
 80055f6:	2501      	movs	r5, #1
 80055f8:	6060      	str	r0, [r4, #4]
 80055fa:	4628      	mov	r0, r5
 80055fc:	b007      	add	sp, #28
 80055fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005602:	4992      	ldr	r1, [pc, #584]	@ (800584c <__ieee754_rem_pio2f+0x2ac>)
 8005604:	f7fb fa96 	bl	8000b34 <__aeabi_fsub>
 8005608:	4991      	ldr	r1, [pc, #580]	@ (8005850 <__ieee754_rem_pio2f+0x2b0>)
 800560a:	4606      	mov	r6, r0
 800560c:	f7fb fa92 	bl	8000b34 <__aeabi_fsub>
 8005610:	4601      	mov	r1, r0
 8005612:	4605      	mov	r5, r0
 8005614:	4630      	mov	r0, r6
 8005616:	f7fb fa8d 	bl	8000b34 <__aeabi_fsub>
 800561a:	498d      	ldr	r1, [pc, #564]	@ (8005850 <__ieee754_rem_pio2f+0x2b0>)
 800561c:	e7e8      	b.n	80055f0 <__ieee754_rem_pio2f+0x50>
 800561e:	f7fb fa8b 	bl	8000b38 <__addsf3>
 8005622:	42bd      	cmp	r5, r7
 8005624:	4606      	mov	r6, r0
 8005626:	d00f      	beq.n	8005648 <__ieee754_rem_pio2f+0xa8>
 8005628:	4987      	ldr	r1, [pc, #540]	@ (8005848 <__ieee754_rem_pio2f+0x2a8>)
 800562a:	f7fb fa85 	bl	8000b38 <__addsf3>
 800562e:	4601      	mov	r1, r0
 8005630:	4605      	mov	r5, r0
 8005632:	4630      	mov	r0, r6
 8005634:	f7fb fa7e 	bl	8000b34 <__aeabi_fsub>
 8005638:	4983      	ldr	r1, [pc, #524]	@ (8005848 <__ieee754_rem_pio2f+0x2a8>)
 800563a:	f7fb fa7d 	bl	8000b38 <__addsf3>
 800563e:	6025      	str	r5, [r4, #0]
 8005640:	6060      	str	r0, [r4, #4]
 8005642:	f04f 35ff 	mov.w	r5, #4294967295
 8005646:	e7d8      	b.n	80055fa <__ieee754_rem_pio2f+0x5a>
 8005648:	4980      	ldr	r1, [pc, #512]	@ (800584c <__ieee754_rem_pio2f+0x2ac>)
 800564a:	f7fb fa75 	bl	8000b38 <__addsf3>
 800564e:	4980      	ldr	r1, [pc, #512]	@ (8005850 <__ieee754_rem_pio2f+0x2b0>)
 8005650:	4606      	mov	r6, r0
 8005652:	f7fb fa71 	bl	8000b38 <__addsf3>
 8005656:	4601      	mov	r1, r0
 8005658:	4605      	mov	r5, r0
 800565a:	4630      	mov	r0, r6
 800565c:	f7fb fa6a 	bl	8000b34 <__aeabi_fsub>
 8005660:	497b      	ldr	r1, [pc, #492]	@ (8005850 <__ieee754_rem_pio2f+0x2b0>)
 8005662:	e7ea      	b.n	800563a <__ieee754_rem_pio2f+0x9a>
 8005664:	4a7b      	ldr	r2, [pc, #492]	@ (8005854 <__ieee754_rem_pio2f+0x2b4>)
 8005666:	4590      	cmp	r8, r2
 8005668:	f200 8095 	bhi.w	8005796 <__ieee754_rem_pio2f+0x1f6>
 800566c:	f000 f8fe 	bl	800586c <fabsf>
 8005670:	4979      	ldr	r1, [pc, #484]	@ (8005858 <__ieee754_rem_pio2f+0x2b8>)
 8005672:	4606      	mov	r6, r0
 8005674:	f7fb fb68 	bl	8000d48 <__aeabi_fmul>
 8005678:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 800567c:	f7fb fa5c 	bl	8000b38 <__addsf3>
 8005680:	f7fb fd28 	bl	80010d4 <__aeabi_f2iz>
 8005684:	4605      	mov	r5, r0
 8005686:	f7fb fb0b 	bl	8000ca0 <__aeabi_i2f>
 800568a:	496d      	ldr	r1, [pc, #436]	@ (8005840 <__ieee754_rem_pio2f+0x2a0>)
 800568c:	4681      	mov	r9, r0
 800568e:	f7fb fb5b 	bl	8000d48 <__aeabi_fmul>
 8005692:	4601      	mov	r1, r0
 8005694:	4630      	mov	r0, r6
 8005696:	f7fb fa4d 	bl	8000b34 <__aeabi_fsub>
 800569a:	496b      	ldr	r1, [pc, #428]	@ (8005848 <__ieee754_rem_pio2f+0x2a8>)
 800569c:	4607      	mov	r7, r0
 800569e:	4648      	mov	r0, r9
 80056a0:	f7fb fb52 	bl	8000d48 <__aeabi_fmul>
 80056a4:	2d1f      	cmp	r5, #31
 80056a6:	4606      	mov	r6, r0
 80056a8:	dc0e      	bgt.n	80056c8 <__ieee754_rem_pio2f+0x128>
 80056aa:	4a6c      	ldr	r2, [pc, #432]	@ (800585c <__ieee754_rem_pio2f+0x2bc>)
 80056ac:	1e69      	subs	r1, r5, #1
 80056ae:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 80056b2:	f02a 4300 	bic.w	r3, sl, #2147483648	@ 0x80000000
 80056b6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d004      	beq.n	80056c8 <__ieee754_rem_pio2f+0x128>
 80056be:	4631      	mov	r1, r6
 80056c0:	4638      	mov	r0, r7
 80056c2:	f7fb fa37 	bl	8000b34 <__aeabi_fsub>
 80056c6:	e00b      	b.n	80056e0 <__ieee754_rem_pio2f+0x140>
 80056c8:	4631      	mov	r1, r6
 80056ca:	4638      	mov	r0, r7
 80056cc:	f7fb fa32 	bl	8000b34 <__aeabi_fsub>
 80056d0:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 80056d4:	ebc3 53d8 	rsb	r3, r3, r8, lsr #23
 80056d8:	2b08      	cmp	r3, #8
 80056da:	ea4f 5be8 	mov.w	fp, r8, asr #23
 80056de:	dc01      	bgt.n	80056e4 <__ieee754_rem_pio2f+0x144>
 80056e0:	6020      	str	r0, [r4, #0]
 80056e2:	e026      	b.n	8005732 <__ieee754_rem_pio2f+0x192>
 80056e4:	4959      	ldr	r1, [pc, #356]	@ (800584c <__ieee754_rem_pio2f+0x2ac>)
 80056e6:	4648      	mov	r0, r9
 80056e8:	f7fb fb2e 	bl	8000d48 <__aeabi_fmul>
 80056ec:	4606      	mov	r6, r0
 80056ee:	4601      	mov	r1, r0
 80056f0:	4638      	mov	r0, r7
 80056f2:	f7fb fa1f 	bl	8000b34 <__aeabi_fsub>
 80056f6:	4601      	mov	r1, r0
 80056f8:	4680      	mov	r8, r0
 80056fa:	4638      	mov	r0, r7
 80056fc:	f7fb fa1a 	bl	8000b34 <__aeabi_fsub>
 8005700:	4631      	mov	r1, r6
 8005702:	f7fb fa17 	bl	8000b34 <__aeabi_fsub>
 8005706:	4606      	mov	r6, r0
 8005708:	4951      	ldr	r1, [pc, #324]	@ (8005850 <__ieee754_rem_pio2f+0x2b0>)
 800570a:	4648      	mov	r0, r9
 800570c:	f7fb fb1c 	bl	8000d48 <__aeabi_fmul>
 8005710:	4631      	mov	r1, r6
 8005712:	f7fb fa0f 	bl	8000b34 <__aeabi_fsub>
 8005716:	4601      	mov	r1, r0
 8005718:	4606      	mov	r6, r0
 800571a:	4640      	mov	r0, r8
 800571c:	f7fb fa0a 	bl	8000b34 <__aeabi_fsub>
 8005720:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8005724:	ebab 0b03 	sub.w	fp, fp, r3
 8005728:	f1bb 0f19 	cmp.w	fp, #25
 800572c:	dc18      	bgt.n	8005760 <__ieee754_rem_pio2f+0x1c0>
 800572e:	4647      	mov	r7, r8
 8005730:	6020      	str	r0, [r4, #0]
 8005732:	f8d4 8000 	ldr.w	r8, [r4]
 8005736:	4638      	mov	r0, r7
 8005738:	4641      	mov	r1, r8
 800573a:	f7fb f9fb 	bl	8000b34 <__aeabi_fsub>
 800573e:	4631      	mov	r1, r6
 8005740:	f7fb f9f8 	bl	8000b34 <__aeabi_fsub>
 8005744:	f1ba 0f00 	cmp.w	sl, #0
 8005748:	6060      	str	r0, [r4, #4]
 800574a:	f6bf af56 	bge.w	80055fa <__ieee754_rem_pio2f+0x5a>
 800574e:	f108 4800 	add.w	r8, r8, #2147483648	@ 0x80000000
 8005752:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8005756:	f8c4 8000 	str.w	r8, [r4]
 800575a:	6060      	str	r0, [r4, #4]
 800575c:	426d      	negs	r5, r5
 800575e:	e74c      	b.n	80055fa <__ieee754_rem_pio2f+0x5a>
 8005760:	493f      	ldr	r1, [pc, #252]	@ (8005860 <__ieee754_rem_pio2f+0x2c0>)
 8005762:	4648      	mov	r0, r9
 8005764:	f7fb faf0 	bl	8000d48 <__aeabi_fmul>
 8005768:	4606      	mov	r6, r0
 800576a:	4601      	mov	r1, r0
 800576c:	4640      	mov	r0, r8
 800576e:	f7fb f9e1 	bl	8000b34 <__aeabi_fsub>
 8005772:	4601      	mov	r1, r0
 8005774:	4607      	mov	r7, r0
 8005776:	4640      	mov	r0, r8
 8005778:	f7fb f9dc 	bl	8000b34 <__aeabi_fsub>
 800577c:	4631      	mov	r1, r6
 800577e:	f7fb f9d9 	bl	8000b34 <__aeabi_fsub>
 8005782:	4606      	mov	r6, r0
 8005784:	4937      	ldr	r1, [pc, #220]	@ (8005864 <__ieee754_rem_pio2f+0x2c4>)
 8005786:	4648      	mov	r0, r9
 8005788:	f7fb fade 	bl	8000d48 <__aeabi_fmul>
 800578c:	4631      	mov	r1, r6
 800578e:	f7fb f9d1 	bl	8000b34 <__aeabi_fsub>
 8005792:	4606      	mov	r6, r0
 8005794:	e793      	b.n	80056be <__ieee754_rem_pio2f+0x11e>
 8005796:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 800579a:	d305      	bcc.n	80057a8 <__ieee754_rem_pio2f+0x208>
 800579c:	4601      	mov	r1, r0
 800579e:	f7fb f9c9 	bl	8000b34 <__aeabi_fsub>
 80057a2:	6060      	str	r0, [r4, #4]
 80057a4:	6020      	str	r0, [r4, #0]
 80057a6:	e708      	b.n	80055ba <__ieee754_rem_pio2f+0x1a>
 80057a8:	ea4f 56e8 	mov.w	r6, r8, asr #23
 80057ac:	3e86      	subs	r6, #134	@ 0x86
 80057ae:	eba8 58c6 	sub.w	r8, r8, r6, lsl #23
 80057b2:	4640      	mov	r0, r8
 80057b4:	f7fb fc8e 	bl	80010d4 <__aeabi_f2iz>
 80057b8:	f7fb fa72 	bl	8000ca0 <__aeabi_i2f>
 80057bc:	4601      	mov	r1, r0
 80057be:	9003      	str	r0, [sp, #12]
 80057c0:	4640      	mov	r0, r8
 80057c2:	f7fb f9b7 	bl	8000b34 <__aeabi_fsub>
 80057c6:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 80057ca:	f7fb fabd 	bl	8000d48 <__aeabi_fmul>
 80057ce:	4607      	mov	r7, r0
 80057d0:	f7fb fc80 	bl	80010d4 <__aeabi_f2iz>
 80057d4:	f7fb fa64 	bl	8000ca0 <__aeabi_i2f>
 80057d8:	4601      	mov	r1, r0
 80057da:	9004      	str	r0, [sp, #16]
 80057dc:	4605      	mov	r5, r0
 80057de:	4638      	mov	r0, r7
 80057e0:	f7fb f9a8 	bl	8000b34 <__aeabi_fsub>
 80057e4:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 80057e8:	f7fb faae 	bl	8000d48 <__aeabi_fmul>
 80057ec:	2100      	movs	r1, #0
 80057ee:	9005      	str	r0, [sp, #20]
 80057f0:	f7fb fc3e 	bl	8001070 <__aeabi_fcmpeq>
 80057f4:	b1f0      	cbz	r0, 8005834 <__ieee754_rem_pio2f+0x294>
 80057f6:	2100      	movs	r1, #0
 80057f8:	4628      	mov	r0, r5
 80057fa:	f7fb fc39 	bl	8001070 <__aeabi_fcmpeq>
 80057fe:	2800      	cmp	r0, #0
 8005800:	bf14      	ite	ne
 8005802:	2301      	movne	r3, #1
 8005804:	2302      	moveq	r3, #2
 8005806:	4a18      	ldr	r2, [pc, #96]	@ (8005868 <__ieee754_rem_pio2f+0x2c8>)
 8005808:	4621      	mov	r1, r4
 800580a:	9201      	str	r2, [sp, #4]
 800580c:	2202      	movs	r2, #2
 800580e:	a803      	add	r0, sp, #12
 8005810:	9200      	str	r2, [sp, #0]
 8005812:	4632      	mov	r2, r6
 8005814:	f000 f82e 	bl	8005874 <__kernel_rem_pio2f>
 8005818:	f1ba 0f00 	cmp.w	sl, #0
 800581c:	4605      	mov	r5, r0
 800581e:	f6bf aeec 	bge.w	80055fa <__ieee754_rem_pio2f+0x5a>
 8005822:	6823      	ldr	r3, [r4, #0]
 8005824:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8005828:	6023      	str	r3, [r4, #0]
 800582a:	6863      	ldr	r3, [r4, #4]
 800582c:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8005830:	6063      	str	r3, [r4, #4]
 8005832:	e793      	b.n	800575c <__ieee754_rem_pio2f+0x1bc>
 8005834:	2303      	movs	r3, #3
 8005836:	e7e6      	b.n	8005806 <__ieee754_rem_pio2f+0x266>
 8005838:	3f490fd8 	.word	0x3f490fd8
 800583c:	4016cbe3 	.word	0x4016cbe3
 8005840:	3fc90f80 	.word	0x3fc90f80
 8005844:	3fc90fd0 	.word	0x3fc90fd0
 8005848:	37354443 	.word	0x37354443
 800584c:	37354400 	.word	0x37354400
 8005850:	2e85a308 	.word	0x2e85a308
 8005854:	43490f80 	.word	0x43490f80
 8005858:	3f22f984 	.word	0x3f22f984
 800585c:	08005fa0 	.word	0x08005fa0
 8005860:	2e85a300 	.word	0x2e85a300
 8005864:	248d3132 	.word	0x248d3132
 8005868:	08006020 	.word	0x08006020

0800586c <fabsf>:
 800586c:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8005870:	4770      	bx	lr
	...

08005874 <__kernel_rem_pio2f>:
 8005874:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005878:	b0db      	sub	sp, #364	@ 0x16c
 800587a:	9202      	str	r2, [sp, #8]
 800587c:	9304      	str	r3, [sp, #16]
 800587e:	9a64      	ldr	r2, [sp, #400]	@ 0x190
 8005880:	4bad      	ldr	r3, [pc, #692]	@ (8005b38 <__kernel_rem_pio2f+0x2c4>)
 8005882:	9005      	str	r0, [sp, #20]
 8005884:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005888:	9100      	str	r1, [sp, #0]
 800588a:	9301      	str	r3, [sp, #4]
 800588c:	9b04      	ldr	r3, [sp, #16]
 800588e:	3b01      	subs	r3, #1
 8005890:	9303      	str	r3, [sp, #12]
 8005892:	9b02      	ldr	r3, [sp, #8]
 8005894:	1d1a      	adds	r2, r3, #4
 8005896:	f2c0 8099 	blt.w	80059cc <__kernel_rem_pio2f+0x158>
 800589a:	1edc      	subs	r4, r3, #3
 800589c:	bf48      	it	mi
 800589e:	1d1c      	addmi	r4, r3, #4
 80058a0:	10e4      	asrs	r4, r4, #3
 80058a2:	2500      	movs	r5, #0
 80058a4:	f04f 0b00 	mov.w	fp, #0
 80058a8:	1c67      	adds	r7, r4, #1
 80058aa:	00fb      	lsls	r3, r7, #3
 80058ac:	9306      	str	r3, [sp, #24]
 80058ae:	9b02      	ldr	r3, [sp, #8]
 80058b0:	9a03      	ldr	r2, [sp, #12]
 80058b2:	eba3 07c7 	sub.w	r7, r3, r7, lsl #3
 80058b6:	9b01      	ldr	r3, [sp, #4]
 80058b8:	eba4 0802 	sub.w	r8, r4, r2
 80058bc:	eb03 0902 	add.w	r9, r3, r2
 80058c0:	9b65      	ldr	r3, [sp, #404]	@ 0x194
 80058c2:	ae1e      	add	r6, sp, #120	@ 0x78
 80058c4:	eb03 0a88 	add.w	sl, r3, r8, lsl #2
 80058c8:	454d      	cmp	r5, r9
 80058ca:	f340 8081 	ble.w	80059d0 <__kernel_rem_pio2f+0x15c>
 80058ce:	9a04      	ldr	r2, [sp, #16]
 80058d0:	ab1e      	add	r3, sp, #120	@ 0x78
 80058d2:	eb03 0582 	add.w	r5, r3, r2, lsl #2
 80058d6:	f04f 0900 	mov.w	r9, #0
 80058da:	2300      	movs	r3, #0
 80058dc:	f50d 7b8c 	add.w	fp, sp, #280	@ 0x118
 80058e0:	9a01      	ldr	r2, [sp, #4]
 80058e2:	4591      	cmp	r9, r2
 80058e4:	f340 809c 	ble.w	8005a20 <__kernel_rem_pio2f+0x1ac>
 80058e8:	4613      	mov	r3, r2
 80058ea:	aa0a      	add	r2, sp, #40	@ 0x28
 80058ec:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80058f0:	9308      	str	r3, [sp, #32]
 80058f2:	9b65      	ldr	r3, [sp, #404]	@ 0x194
 80058f4:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80058f8:	9c01      	ldr	r4, [sp, #4]
 80058fa:	9307      	str	r3, [sp, #28]
 80058fc:	f10d 0828 	add.w	r8, sp, #40	@ 0x28
 8005900:	4646      	mov	r6, r8
 8005902:	4625      	mov	r5, r4
 8005904:	f04f 4987 	mov.w	r9, #1132462080	@ 0x43800000
 8005908:	ab5a      	add	r3, sp, #360	@ 0x168
 800590a:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800590e:	f853 bc50 	ldr.w	fp, [r3, #-80]
 8005912:	f50d 7a8c 	add.w	sl, sp, #280	@ 0x118
 8005916:	2d00      	cmp	r5, #0
 8005918:	f300 8087 	bgt.w	8005a2a <__kernel_rem_pio2f+0x1b6>
 800591c:	4639      	mov	r1, r7
 800591e:	4658      	mov	r0, fp
 8005920:	f000 fa48 	bl	8005db4 <scalbnf>
 8005924:	f04f 5178 	mov.w	r1, #1040187392	@ 0x3e000000
 8005928:	4605      	mov	r5, r0
 800592a:	f7fb fa0d 	bl	8000d48 <__aeabi_fmul>
 800592e:	f000 fa8d 	bl	8005e4c <floorf>
 8005932:	f04f 4182 	mov.w	r1, #1090519040	@ 0x41000000
 8005936:	f7fb fa07 	bl	8000d48 <__aeabi_fmul>
 800593a:	4601      	mov	r1, r0
 800593c:	4628      	mov	r0, r5
 800593e:	f7fb f8f9 	bl	8000b34 <__aeabi_fsub>
 8005942:	4605      	mov	r5, r0
 8005944:	f7fb fbc6 	bl	80010d4 <__aeabi_f2iz>
 8005948:	4606      	mov	r6, r0
 800594a:	f7fb f9a9 	bl	8000ca0 <__aeabi_i2f>
 800594e:	4601      	mov	r1, r0
 8005950:	4628      	mov	r0, r5
 8005952:	f7fb f8ef 	bl	8000b34 <__aeabi_fsub>
 8005956:	2f00      	cmp	r7, #0
 8005958:	4681      	mov	r9, r0
 800595a:	f340 8083 	ble.w	8005a64 <__kernel_rem_pio2f+0x1f0>
 800595e:	1e62      	subs	r2, r4, #1
 8005960:	ab0a      	add	r3, sp, #40	@ 0x28
 8005962:	f853 5022 	ldr.w	r5, [r3, r2, lsl #2]
 8005966:	f1c7 0108 	rsb	r1, r7, #8
 800596a:	fa45 f301 	asr.w	r3, r5, r1
 800596e:	441e      	add	r6, r3
 8005970:	408b      	lsls	r3, r1
 8005972:	1aed      	subs	r5, r5, r3
 8005974:	ab0a      	add	r3, sp, #40	@ 0x28
 8005976:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800597a:	f1c7 0307 	rsb	r3, r7, #7
 800597e:	411d      	asrs	r5, r3
 8005980:	2d00      	cmp	r5, #0
 8005982:	dd7c      	ble.n	8005a7e <__kernel_rem_pio2f+0x20a>
 8005984:	2200      	movs	r2, #0
 8005986:	4692      	mov	sl, r2
 8005988:	3601      	adds	r6, #1
 800598a:	4294      	cmp	r4, r2
 800598c:	f300 80ac 	bgt.w	8005ae8 <__kernel_rem_pio2f+0x274>
 8005990:	2f00      	cmp	r7, #0
 8005992:	dd05      	ble.n	80059a0 <__kernel_rem_pio2f+0x12c>
 8005994:	2f01      	cmp	r7, #1
 8005996:	f000 80b8 	beq.w	8005b0a <__kernel_rem_pio2f+0x296>
 800599a:	2f02      	cmp	r7, #2
 800599c:	f000 80bf 	beq.w	8005b1e <__kernel_rem_pio2f+0x2aa>
 80059a0:	2d02      	cmp	r5, #2
 80059a2:	d16c      	bne.n	8005a7e <__kernel_rem_pio2f+0x20a>
 80059a4:	4649      	mov	r1, r9
 80059a6:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 80059aa:	f7fb f8c3 	bl	8000b34 <__aeabi_fsub>
 80059ae:	4681      	mov	r9, r0
 80059b0:	f1ba 0f00 	cmp.w	sl, #0
 80059b4:	d063      	beq.n	8005a7e <__kernel_rem_pio2f+0x20a>
 80059b6:	4639      	mov	r1, r7
 80059b8:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 80059bc:	f000 f9fa 	bl	8005db4 <scalbnf>
 80059c0:	4601      	mov	r1, r0
 80059c2:	4648      	mov	r0, r9
 80059c4:	f7fb f8b6 	bl	8000b34 <__aeabi_fsub>
 80059c8:	4681      	mov	r9, r0
 80059ca:	e058      	b.n	8005a7e <__kernel_rem_pio2f+0x20a>
 80059cc:	2400      	movs	r4, #0
 80059ce:	e768      	b.n	80058a2 <__kernel_rem_pio2f+0x2e>
 80059d0:	eb18 0f05 	cmn.w	r8, r5
 80059d4:	d407      	bmi.n	80059e6 <__kernel_rem_pio2f+0x172>
 80059d6:	f85a 0025 	ldr.w	r0, [sl, r5, lsl #2]
 80059da:	f7fb f961 	bl	8000ca0 <__aeabi_i2f>
 80059de:	f846 0b04 	str.w	r0, [r6], #4
 80059e2:	3501      	adds	r5, #1
 80059e4:	e770      	b.n	80058c8 <__kernel_rem_pio2f+0x54>
 80059e6:	4658      	mov	r0, fp
 80059e8:	e7f9      	b.n	80059de <__kernel_rem_pio2f+0x16a>
 80059ea:	9307      	str	r3, [sp, #28]
 80059ec:	9b05      	ldr	r3, [sp, #20]
 80059ee:	f8da 1000 	ldr.w	r1, [sl]
 80059f2:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80059f6:	f7fb f9a7 	bl	8000d48 <__aeabi_fmul>
 80059fa:	4601      	mov	r1, r0
 80059fc:	4630      	mov	r0, r6
 80059fe:	f7fb f89b 	bl	8000b38 <__addsf3>
 8005a02:	4606      	mov	r6, r0
 8005a04:	9b07      	ldr	r3, [sp, #28]
 8005a06:	f108 0801 	add.w	r8, r8, #1
 8005a0a:	9a03      	ldr	r2, [sp, #12]
 8005a0c:	f1aa 0a04 	sub.w	sl, sl, #4
 8005a10:	4590      	cmp	r8, r2
 8005a12:	ddea      	ble.n	80059ea <__kernel_rem_pio2f+0x176>
 8005a14:	f84b 6b04 	str.w	r6, [fp], #4
 8005a18:	f109 0901 	add.w	r9, r9, #1
 8005a1c:	3504      	adds	r5, #4
 8005a1e:	e75f      	b.n	80058e0 <__kernel_rem_pio2f+0x6c>
 8005a20:	46aa      	mov	sl, r5
 8005a22:	461e      	mov	r6, r3
 8005a24:	f04f 0800 	mov.w	r8, #0
 8005a28:	e7ef      	b.n	8005a0a <__kernel_rem_pio2f+0x196>
 8005a2a:	f04f 516e 	mov.w	r1, #998244352	@ 0x3b800000
 8005a2e:	4658      	mov	r0, fp
 8005a30:	f7fb f98a 	bl	8000d48 <__aeabi_fmul>
 8005a34:	f7fb fb4e 	bl	80010d4 <__aeabi_f2iz>
 8005a38:	f7fb f932 	bl	8000ca0 <__aeabi_i2f>
 8005a3c:	4649      	mov	r1, r9
 8005a3e:	9009      	str	r0, [sp, #36]	@ 0x24
 8005a40:	f7fb f982 	bl	8000d48 <__aeabi_fmul>
 8005a44:	4601      	mov	r1, r0
 8005a46:	4658      	mov	r0, fp
 8005a48:	f7fb f874 	bl	8000b34 <__aeabi_fsub>
 8005a4c:	f7fb fb42 	bl	80010d4 <__aeabi_f2iz>
 8005a50:	3d01      	subs	r5, #1
 8005a52:	f846 0b04 	str.w	r0, [r6], #4
 8005a56:	f85a 1025 	ldr.w	r1, [sl, r5, lsl #2]
 8005a5a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005a5c:	f7fb f86c 	bl	8000b38 <__addsf3>
 8005a60:	4683      	mov	fp, r0
 8005a62:	e758      	b.n	8005916 <__kernel_rem_pio2f+0xa2>
 8005a64:	d105      	bne.n	8005a72 <__kernel_rem_pio2f+0x1fe>
 8005a66:	1e63      	subs	r3, r4, #1
 8005a68:	aa0a      	add	r2, sp, #40	@ 0x28
 8005a6a:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 8005a6e:	11ed      	asrs	r5, r5, #7
 8005a70:	e786      	b.n	8005980 <__kernel_rem_pio2f+0x10c>
 8005a72:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8005a76:	f7fb fb19 	bl	80010ac <__aeabi_fcmpge>
 8005a7a:	4605      	mov	r5, r0
 8005a7c:	bb90      	cbnz	r0, 8005ae4 <__kernel_rem_pio2f+0x270>
 8005a7e:	2100      	movs	r1, #0
 8005a80:	4648      	mov	r0, r9
 8005a82:	f7fb faf5 	bl	8001070 <__aeabi_fcmpeq>
 8005a86:	2800      	cmp	r0, #0
 8005a88:	f000 8090 	beq.w	8005bac <__kernel_rem_pio2f+0x338>
 8005a8c:	2200      	movs	r2, #0
 8005a8e:	1e63      	subs	r3, r4, #1
 8005a90:	9901      	ldr	r1, [sp, #4]
 8005a92:	428b      	cmp	r3, r1
 8005a94:	da4a      	bge.n	8005b2c <__kernel_rem_pio2f+0x2b8>
 8005a96:	2a00      	cmp	r2, #0
 8005a98:	d076      	beq.n	8005b88 <__kernel_rem_pio2f+0x314>
 8005a9a:	3c01      	subs	r4, #1
 8005a9c:	ab0a      	add	r3, sp, #40	@ 0x28
 8005a9e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8005aa2:	3f08      	subs	r7, #8
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d0f8      	beq.n	8005a9a <__kernel_rem_pio2f+0x226>
 8005aa8:	4639      	mov	r1, r7
 8005aaa:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8005aae:	f000 f981 	bl	8005db4 <scalbnf>
 8005ab2:	46a2      	mov	sl, r4
 8005ab4:	4607      	mov	r7, r0
 8005ab6:	f04f 596e 	mov.w	r9, #998244352	@ 0x3b800000
 8005aba:	f50d 788c 	add.w	r8, sp, #280	@ 0x118
 8005abe:	f1ba 0f00 	cmp.w	sl, #0
 8005ac2:	f280 80a1 	bge.w	8005c08 <__kernel_rem_pio2f+0x394>
 8005ac6:	4627      	mov	r7, r4
 8005ac8:	2200      	movs	r2, #0
 8005aca:	2f00      	cmp	r7, #0
 8005acc:	f2c0 80cb 	blt.w	8005c66 <__kernel_rem_pio2f+0x3f2>
 8005ad0:	a946      	add	r1, sp, #280	@ 0x118
 8005ad2:	4690      	mov	r8, r2
 8005ad4:	f04f 0a00 	mov.w	sl, #0
 8005ad8:	4b18      	ldr	r3, [pc, #96]	@ (8005b3c <__kernel_rem_pio2f+0x2c8>)
 8005ada:	eb01 0b87 	add.w	fp, r1, r7, lsl #2
 8005ade:	eba4 0907 	sub.w	r9, r4, r7
 8005ae2:	e0b4      	b.n	8005c4e <__kernel_rem_pio2f+0x3da>
 8005ae4:	2502      	movs	r5, #2
 8005ae6:	e74d      	b.n	8005984 <__kernel_rem_pio2f+0x110>
 8005ae8:	f858 3b04 	ldr.w	r3, [r8], #4
 8005aec:	f1ba 0f00 	cmp.w	sl, #0
 8005af0:	d108      	bne.n	8005b04 <__kernel_rem_pio2f+0x290>
 8005af2:	b123      	cbz	r3, 8005afe <__kernel_rem_pio2f+0x28a>
 8005af4:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8005af8:	f848 3c04 	str.w	r3, [r8, #-4]
 8005afc:	2301      	movs	r3, #1
 8005afe:	469a      	mov	sl, r3
 8005b00:	3201      	adds	r2, #1
 8005b02:	e742      	b.n	800598a <__kernel_rem_pio2f+0x116>
 8005b04:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 8005b08:	e7f6      	b.n	8005af8 <__kernel_rem_pio2f+0x284>
 8005b0a:	1e62      	subs	r2, r4, #1
 8005b0c:	ab0a      	add	r3, sp, #40	@ 0x28
 8005b0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b12:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005b16:	a90a      	add	r1, sp, #40	@ 0x28
 8005b18:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8005b1c:	e740      	b.n	80059a0 <__kernel_rem_pio2f+0x12c>
 8005b1e:	1e62      	subs	r2, r4, #1
 8005b20:	ab0a      	add	r3, sp, #40	@ 0x28
 8005b22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b26:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005b2a:	e7f4      	b.n	8005b16 <__kernel_rem_pio2f+0x2a2>
 8005b2c:	a90a      	add	r1, sp, #40	@ 0x28
 8005b2e:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8005b32:	3b01      	subs	r3, #1
 8005b34:	430a      	orrs	r2, r1
 8005b36:	e7ab      	b.n	8005a90 <__kernel_rem_pio2f+0x21c>
 8005b38:	08006364 	.word	0x08006364
 8005b3c:	08006338 	.word	0x08006338
 8005b40:	3301      	adds	r3, #1
 8005b42:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8005b46:	2900      	cmp	r1, #0
 8005b48:	d0fa      	beq.n	8005b40 <__kernel_rem_pio2f+0x2cc>
 8005b4a:	9a04      	ldr	r2, [sp, #16]
 8005b4c:	a91e      	add	r1, sp, #120	@ 0x78
 8005b4e:	18a2      	adds	r2, r4, r2
 8005b50:	1c66      	adds	r6, r4, #1
 8005b52:	eb01 0582 	add.w	r5, r1, r2, lsl #2
 8005b56:	441c      	add	r4, r3
 8005b58:	f50d 798c 	add.w	r9, sp, #280	@ 0x118
 8005b5c:	42b4      	cmp	r4, r6
 8005b5e:	f6ff aecd 	blt.w	80058fc <__kernel_rem_pio2f+0x88>
 8005b62:	9b07      	ldr	r3, [sp, #28]
 8005b64:	46ab      	mov	fp, r5
 8005b66:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8005b6a:	f7fb f899 	bl	8000ca0 <__aeabi_i2f>
 8005b6e:	f04f 0a00 	mov.w	sl, #0
 8005b72:	f04f 0800 	mov.w	r8, #0
 8005b76:	6028      	str	r0, [r5, #0]
 8005b78:	9b03      	ldr	r3, [sp, #12]
 8005b7a:	459a      	cmp	sl, r3
 8005b7c:	dd07      	ble.n	8005b8e <__kernel_rem_pio2f+0x31a>
 8005b7e:	f849 8026 	str.w	r8, [r9, r6, lsl #2]
 8005b82:	3504      	adds	r5, #4
 8005b84:	3601      	adds	r6, #1
 8005b86:	e7e9      	b.n	8005b5c <__kernel_rem_pio2f+0x2e8>
 8005b88:	2301      	movs	r3, #1
 8005b8a:	9a08      	ldr	r2, [sp, #32]
 8005b8c:	e7d9      	b.n	8005b42 <__kernel_rem_pio2f+0x2ce>
 8005b8e:	9b05      	ldr	r3, [sp, #20]
 8005b90:	f85b 0904 	ldr.w	r0, [fp], #-4
 8005b94:	f853 102a 	ldr.w	r1, [r3, sl, lsl #2]
 8005b98:	f7fb f8d6 	bl	8000d48 <__aeabi_fmul>
 8005b9c:	4601      	mov	r1, r0
 8005b9e:	4640      	mov	r0, r8
 8005ba0:	f7fa ffca 	bl	8000b38 <__addsf3>
 8005ba4:	f10a 0a01 	add.w	sl, sl, #1
 8005ba8:	4680      	mov	r8, r0
 8005baa:	e7e5      	b.n	8005b78 <__kernel_rem_pio2f+0x304>
 8005bac:	9b06      	ldr	r3, [sp, #24]
 8005bae:	9a02      	ldr	r2, [sp, #8]
 8005bb0:	4648      	mov	r0, r9
 8005bb2:	1a99      	subs	r1, r3, r2
 8005bb4:	f000 f8fe 	bl	8005db4 <scalbnf>
 8005bb8:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8005bbc:	4680      	mov	r8, r0
 8005bbe:	f7fb fa75 	bl	80010ac <__aeabi_fcmpge>
 8005bc2:	b1f8      	cbz	r0, 8005c04 <__kernel_rem_pio2f+0x390>
 8005bc4:	f04f 516e 	mov.w	r1, #998244352	@ 0x3b800000
 8005bc8:	4640      	mov	r0, r8
 8005bca:	f7fb f8bd 	bl	8000d48 <__aeabi_fmul>
 8005bce:	f7fb fa81 	bl	80010d4 <__aeabi_f2iz>
 8005bd2:	f7fb f865 	bl	8000ca0 <__aeabi_i2f>
 8005bd6:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8005bda:	4681      	mov	r9, r0
 8005bdc:	f7fb f8b4 	bl	8000d48 <__aeabi_fmul>
 8005be0:	4601      	mov	r1, r0
 8005be2:	4640      	mov	r0, r8
 8005be4:	f7fa ffa6 	bl	8000b34 <__aeabi_fsub>
 8005be8:	f7fb fa74 	bl	80010d4 <__aeabi_f2iz>
 8005bec:	ab0a      	add	r3, sp, #40	@ 0x28
 8005bee:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8005bf2:	4648      	mov	r0, r9
 8005bf4:	3401      	adds	r4, #1
 8005bf6:	3708      	adds	r7, #8
 8005bf8:	f7fb fa6c 	bl	80010d4 <__aeabi_f2iz>
 8005bfc:	ab0a      	add	r3, sp, #40	@ 0x28
 8005bfe:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8005c02:	e751      	b.n	8005aa8 <__kernel_rem_pio2f+0x234>
 8005c04:	4640      	mov	r0, r8
 8005c06:	e7f7      	b.n	8005bf8 <__kernel_rem_pio2f+0x384>
 8005c08:	ab0a      	add	r3, sp, #40	@ 0x28
 8005c0a:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 8005c0e:	f7fb f847 	bl	8000ca0 <__aeabi_i2f>
 8005c12:	4639      	mov	r1, r7
 8005c14:	f7fb f898 	bl	8000d48 <__aeabi_fmul>
 8005c18:	4649      	mov	r1, r9
 8005c1a:	f848 002a 	str.w	r0, [r8, sl, lsl #2]
 8005c1e:	4638      	mov	r0, r7
 8005c20:	f7fb f892 	bl	8000d48 <__aeabi_fmul>
 8005c24:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005c28:	4607      	mov	r7, r0
 8005c2a:	e748      	b.n	8005abe <__kernel_rem_pio2f+0x24a>
 8005c2c:	f853 0b04 	ldr.w	r0, [r3], #4
 8005c30:	f85b 1b04 	ldr.w	r1, [fp], #4
 8005c34:	9203      	str	r2, [sp, #12]
 8005c36:	9302      	str	r3, [sp, #8]
 8005c38:	f7fb f886 	bl	8000d48 <__aeabi_fmul>
 8005c3c:	4601      	mov	r1, r0
 8005c3e:	4640      	mov	r0, r8
 8005c40:	f7fa ff7a 	bl	8000b38 <__addsf3>
 8005c44:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8005c48:	4680      	mov	r8, r0
 8005c4a:	f10a 0a01 	add.w	sl, sl, #1
 8005c4e:	9901      	ldr	r1, [sp, #4]
 8005c50:	458a      	cmp	sl, r1
 8005c52:	dc01      	bgt.n	8005c58 <__kernel_rem_pio2f+0x3e4>
 8005c54:	45d1      	cmp	r9, sl
 8005c56:	dae9      	bge.n	8005c2c <__kernel_rem_pio2f+0x3b8>
 8005c58:	ab5a      	add	r3, sp, #360	@ 0x168
 8005c5a:	eb03 0989 	add.w	r9, r3, r9, lsl #2
 8005c5e:	f849 8ca0 	str.w	r8, [r9, #-160]
 8005c62:	3f01      	subs	r7, #1
 8005c64:	e731      	b.n	8005aca <__kernel_rem_pio2f+0x256>
 8005c66:	9b64      	ldr	r3, [sp, #400]	@ 0x190
 8005c68:	2b02      	cmp	r3, #2
 8005c6a:	dc07      	bgt.n	8005c7c <__kernel_rem_pio2f+0x408>
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	dc4e      	bgt.n	8005d0e <__kernel_rem_pio2f+0x49a>
 8005c70:	d02e      	beq.n	8005cd0 <__kernel_rem_pio2f+0x45c>
 8005c72:	f006 0007 	and.w	r0, r6, #7
 8005c76:	b05b      	add	sp, #364	@ 0x16c
 8005c78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c7c:	9b64      	ldr	r3, [sp, #400]	@ 0x190
 8005c7e:	2b03      	cmp	r3, #3
 8005c80:	d1f7      	bne.n	8005c72 <__kernel_rem_pio2f+0x3fe>
 8005c82:	f10d 0bc8 	add.w	fp, sp, #200	@ 0xc8
 8005c86:	eb0b 0784 	add.w	r7, fp, r4, lsl #2
 8005c8a:	46b8      	mov	r8, r7
 8005c8c:	46a2      	mov	sl, r4
 8005c8e:	f1ba 0f00 	cmp.w	sl, #0
 8005c92:	dc49      	bgt.n	8005d28 <__kernel_rem_pio2f+0x4b4>
 8005c94:	46a1      	mov	r9, r4
 8005c96:	f1b9 0f01 	cmp.w	r9, #1
 8005c9a:	dc60      	bgt.n	8005d5e <__kernel_rem_pio2f+0x4ea>
 8005c9c:	2000      	movs	r0, #0
 8005c9e:	2c01      	cmp	r4, #1
 8005ca0:	dc76      	bgt.n	8005d90 <__kernel_rem_pio2f+0x51c>
 8005ca2:	9a32      	ldr	r2, [sp, #200]	@ 0xc8
 8005ca4:	9b33      	ldr	r3, [sp, #204]	@ 0xcc
 8005ca6:	2d00      	cmp	r5, #0
 8005ca8:	d178      	bne.n	8005d9c <__kernel_rem_pio2f+0x528>
 8005caa:	9900      	ldr	r1, [sp, #0]
 8005cac:	600a      	str	r2, [r1, #0]
 8005cae:	460a      	mov	r2, r1
 8005cb0:	604b      	str	r3, [r1, #4]
 8005cb2:	6090      	str	r0, [r2, #8]
 8005cb4:	e7dd      	b.n	8005c72 <__kernel_rem_pio2f+0x3fe>
 8005cb6:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
 8005cba:	f7fa ff3d 	bl	8000b38 <__addsf3>
 8005cbe:	3c01      	subs	r4, #1
 8005cc0:	2c00      	cmp	r4, #0
 8005cc2:	daf8      	bge.n	8005cb6 <__kernel_rem_pio2f+0x442>
 8005cc4:	b10d      	cbz	r5, 8005cca <__kernel_rem_pio2f+0x456>
 8005cc6:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8005cca:	9b00      	ldr	r3, [sp, #0]
 8005ccc:	6018      	str	r0, [r3, #0]
 8005cce:	e7d0      	b.n	8005c72 <__kernel_rem_pio2f+0x3fe>
 8005cd0:	2000      	movs	r0, #0
 8005cd2:	af32      	add	r7, sp, #200	@ 0xc8
 8005cd4:	e7f4      	b.n	8005cc0 <__kernel_rem_pio2f+0x44c>
 8005cd6:	f857 1028 	ldr.w	r1, [r7, r8, lsl #2]
 8005cda:	f7fa ff2d 	bl	8000b38 <__addsf3>
 8005cde:	f108 38ff 	add.w	r8, r8, #4294967295
 8005ce2:	f1b8 0f00 	cmp.w	r8, #0
 8005ce6:	daf6      	bge.n	8005cd6 <__kernel_rem_pio2f+0x462>
 8005ce8:	b1ad      	cbz	r5, 8005d16 <__kernel_rem_pio2f+0x4a2>
 8005cea:	f100 4300 	add.w	r3, r0, #2147483648	@ 0x80000000
 8005cee:	9a00      	ldr	r2, [sp, #0]
 8005cf0:	4601      	mov	r1, r0
 8005cf2:	6013      	str	r3, [r2, #0]
 8005cf4:	9832      	ldr	r0, [sp, #200]	@ 0xc8
 8005cf6:	f7fa ff1d 	bl	8000b34 <__aeabi_fsub>
 8005cfa:	f04f 0801 	mov.w	r8, #1
 8005cfe:	4544      	cmp	r4, r8
 8005d00:	da0b      	bge.n	8005d1a <__kernel_rem_pio2f+0x4a6>
 8005d02:	b10d      	cbz	r5, 8005d08 <__kernel_rem_pio2f+0x494>
 8005d04:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8005d08:	9b00      	ldr	r3, [sp, #0]
 8005d0a:	6058      	str	r0, [r3, #4]
 8005d0c:	e7b1      	b.n	8005c72 <__kernel_rem_pio2f+0x3fe>
 8005d0e:	46a0      	mov	r8, r4
 8005d10:	2000      	movs	r0, #0
 8005d12:	af32      	add	r7, sp, #200	@ 0xc8
 8005d14:	e7e5      	b.n	8005ce2 <__kernel_rem_pio2f+0x46e>
 8005d16:	4603      	mov	r3, r0
 8005d18:	e7e9      	b.n	8005cee <__kernel_rem_pio2f+0x47a>
 8005d1a:	f857 1f04 	ldr.w	r1, [r7, #4]!
 8005d1e:	f7fa ff0b 	bl	8000b38 <__addsf3>
 8005d22:	f108 0801 	add.w	r8, r8, #1
 8005d26:	e7ea      	b.n	8005cfe <__kernel_rem_pio2f+0x48a>
 8005d28:	f8d8 3000 	ldr.w	r3, [r8]
 8005d2c:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8005d30:	4619      	mov	r1, r3
 8005d32:	4610      	mov	r0, r2
 8005d34:	9302      	str	r3, [sp, #8]
 8005d36:	9201      	str	r2, [sp, #4]
 8005d38:	f7fa fefe 	bl	8000b38 <__addsf3>
 8005d3c:	9a01      	ldr	r2, [sp, #4]
 8005d3e:	4601      	mov	r1, r0
 8005d40:	4681      	mov	r9, r0
 8005d42:	4610      	mov	r0, r2
 8005d44:	f7fa fef6 	bl	8000b34 <__aeabi_fsub>
 8005d48:	9b02      	ldr	r3, [sp, #8]
 8005d4a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005d4e:	4619      	mov	r1, r3
 8005d50:	f7fa fef2 	bl	8000b38 <__addsf3>
 8005d54:	f848 0904 	str.w	r0, [r8], #-4
 8005d58:	f8c8 9000 	str.w	r9, [r8]
 8005d5c:	e797      	b.n	8005c8e <__kernel_rem_pio2f+0x41a>
 8005d5e:	f857 3c04 	ldr.w	r3, [r7, #-4]
 8005d62:	f8d7 a000 	ldr.w	sl, [r7]
 8005d66:	4618      	mov	r0, r3
 8005d68:	4651      	mov	r1, sl
 8005d6a:	9301      	str	r3, [sp, #4]
 8005d6c:	f7fa fee4 	bl	8000b38 <__addsf3>
 8005d70:	9b01      	ldr	r3, [sp, #4]
 8005d72:	4601      	mov	r1, r0
 8005d74:	4680      	mov	r8, r0
 8005d76:	4618      	mov	r0, r3
 8005d78:	f7fa fedc 	bl	8000b34 <__aeabi_fsub>
 8005d7c:	4651      	mov	r1, sl
 8005d7e:	f7fa fedb 	bl	8000b38 <__addsf3>
 8005d82:	f847 0904 	str.w	r0, [r7], #-4
 8005d86:	f109 39ff 	add.w	r9, r9, #4294967295
 8005d8a:	f8c7 8000 	str.w	r8, [r7]
 8005d8e:	e782      	b.n	8005c96 <__kernel_rem_pio2f+0x422>
 8005d90:	f85b 1024 	ldr.w	r1, [fp, r4, lsl #2]
 8005d94:	f7fa fed0 	bl	8000b38 <__addsf3>
 8005d98:	3c01      	subs	r4, #1
 8005d9a:	e780      	b.n	8005c9e <__kernel_rem_pio2f+0x42a>
 8005d9c:	9900      	ldr	r1, [sp, #0]
 8005d9e:	f102 4200 	add.w	r2, r2, #2147483648	@ 0x80000000
 8005da2:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8005da6:	600a      	str	r2, [r1, #0]
 8005da8:	604b      	str	r3, [r1, #4]
 8005daa:	460a      	mov	r2, r1
 8005dac:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8005db0:	e77f      	b.n	8005cb2 <__kernel_rem_pio2f+0x43e>
 8005db2:	bf00      	nop

08005db4 <scalbnf>:
 8005db4:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8005db8:	b538      	push	{r3, r4, r5, lr}
 8005dba:	4603      	mov	r3, r0
 8005dbc:	460d      	mov	r5, r1
 8005dbe:	4604      	mov	r4, r0
 8005dc0:	d02e      	beq.n	8005e20 <scalbnf+0x6c>
 8005dc2:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8005dc6:	d304      	bcc.n	8005dd2 <scalbnf+0x1e>
 8005dc8:	4601      	mov	r1, r0
 8005dca:	f7fa feb5 	bl	8000b38 <__addsf3>
 8005dce:	4603      	mov	r3, r0
 8005dd0:	e026      	b.n	8005e20 <scalbnf+0x6c>
 8005dd2:	f010 4fff 	tst.w	r0, #2139095040	@ 0x7f800000
 8005dd6:	d118      	bne.n	8005e0a <scalbnf+0x56>
 8005dd8:	f04f 4198 	mov.w	r1, #1275068416	@ 0x4c000000
 8005ddc:	f7fa ffb4 	bl	8000d48 <__aeabi_fmul>
 8005de0:	4a17      	ldr	r2, [pc, #92]	@ (8005e40 <scalbnf+0x8c>)
 8005de2:	4603      	mov	r3, r0
 8005de4:	4295      	cmp	r5, r2
 8005de6:	db0c      	blt.n	8005e02 <scalbnf+0x4e>
 8005de8:	4604      	mov	r4, r0
 8005dea:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8005dee:	3a19      	subs	r2, #25
 8005df0:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8005df4:	428d      	cmp	r5, r1
 8005df6:	dd0a      	ble.n	8005e0e <scalbnf+0x5a>
 8005df8:	4912      	ldr	r1, [pc, #72]	@ (8005e44 <scalbnf+0x90>)
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	f361 001e 	bfi	r0, r1, #0, #31
 8005e00:	e000      	b.n	8005e04 <scalbnf+0x50>
 8005e02:	4911      	ldr	r1, [pc, #68]	@ (8005e48 <scalbnf+0x94>)
 8005e04:	f7fa ffa0 	bl	8000d48 <__aeabi_fmul>
 8005e08:	e7e1      	b.n	8005dce <scalbnf+0x1a>
 8005e0a:	0dd2      	lsrs	r2, r2, #23
 8005e0c:	e7f0      	b.n	8005df0 <scalbnf+0x3c>
 8005e0e:	1951      	adds	r1, r2, r5
 8005e10:	29fe      	cmp	r1, #254	@ 0xfe
 8005e12:	dcf1      	bgt.n	8005df8 <scalbnf+0x44>
 8005e14:	2900      	cmp	r1, #0
 8005e16:	dd05      	ble.n	8005e24 <scalbnf+0x70>
 8005e18:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 8005e1c:	ea44 53c1 	orr.w	r3, r4, r1, lsl #23
 8005e20:	4618      	mov	r0, r3
 8005e22:	bd38      	pop	{r3, r4, r5, pc}
 8005e24:	f111 0f16 	cmn.w	r1, #22
 8005e28:	da01      	bge.n	8005e2e <scalbnf+0x7a>
 8005e2a:	4907      	ldr	r1, [pc, #28]	@ (8005e48 <scalbnf+0x94>)
 8005e2c:	e7e5      	b.n	8005dfa <scalbnf+0x46>
 8005e2e:	f101 0019 	add.w	r0, r1, #25
 8005e32:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 8005e36:	f04f 514c 	mov.w	r1, #855638016	@ 0x33000000
 8005e3a:	ea44 50c0 	orr.w	r0, r4, r0, lsl #23
 8005e3e:	e7e1      	b.n	8005e04 <scalbnf+0x50>
 8005e40:	ffff3cb0 	.word	0xffff3cb0
 8005e44:	7149f2ca 	.word	0x7149f2ca
 8005e48:	0da24260 	.word	0x0da24260

08005e4c <floorf>:
 8005e4c:	b570      	push	{r4, r5, r6, lr}
 8005e4e:	f3c0 55c7 	ubfx	r5, r0, #23, #8
 8005e52:	3d7f      	subs	r5, #127	@ 0x7f
 8005e54:	2d16      	cmp	r5, #22
 8005e56:	4601      	mov	r1, r0
 8005e58:	4604      	mov	r4, r0
 8005e5a:	f020 4600 	bic.w	r6, r0, #2147483648	@ 0x80000000
 8005e5e:	dc26      	bgt.n	8005eae <floorf+0x62>
 8005e60:	2d00      	cmp	r5, #0
 8005e62:	da0f      	bge.n	8005e84 <floorf+0x38>
 8005e64:	4917      	ldr	r1, [pc, #92]	@ (8005ec4 <floorf+0x78>)
 8005e66:	f7fa fe67 	bl	8000b38 <__addsf3>
 8005e6a:	2100      	movs	r1, #0
 8005e6c:	f7fb f928 	bl	80010c0 <__aeabi_fcmpgt>
 8005e70:	b130      	cbz	r0, 8005e80 <floorf+0x34>
 8005e72:	2c00      	cmp	r4, #0
 8005e74:	da23      	bge.n	8005ebe <floorf+0x72>
 8005e76:	2e00      	cmp	r6, #0
 8005e78:	4c13      	ldr	r4, [pc, #76]	@ (8005ec8 <floorf+0x7c>)
 8005e7a:	bf08      	it	eq
 8005e7c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8005e80:	4621      	mov	r1, r4
 8005e82:	e01a      	b.n	8005eba <floorf+0x6e>
 8005e84:	4e11      	ldr	r6, [pc, #68]	@ (8005ecc <floorf+0x80>)
 8005e86:	412e      	asrs	r6, r5
 8005e88:	4230      	tst	r0, r6
 8005e8a:	d016      	beq.n	8005eba <floorf+0x6e>
 8005e8c:	490d      	ldr	r1, [pc, #52]	@ (8005ec4 <floorf+0x78>)
 8005e8e:	f7fa fe53 	bl	8000b38 <__addsf3>
 8005e92:	2100      	movs	r1, #0
 8005e94:	f7fb f914 	bl	80010c0 <__aeabi_fcmpgt>
 8005e98:	2800      	cmp	r0, #0
 8005e9a:	d0f1      	beq.n	8005e80 <floorf+0x34>
 8005e9c:	2c00      	cmp	r4, #0
 8005e9e:	bfbe      	ittt	lt
 8005ea0:	f44f 0300 	movlt.w	r3, #8388608	@ 0x800000
 8005ea4:	412b      	asrlt	r3, r5
 8005ea6:	18e4      	addlt	r4, r4, r3
 8005ea8:	ea24 0406 	bic.w	r4, r4, r6
 8005eac:	e7e8      	b.n	8005e80 <floorf+0x34>
 8005eae:	f1b6 4fff 	cmp.w	r6, #2139095040	@ 0x7f800000
 8005eb2:	d302      	bcc.n	8005eba <floorf+0x6e>
 8005eb4:	f7fa fe40 	bl	8000b38 <__addsf3>
 8005eb8:	4601      	mov	r1, r0
 8005eba:	4608      	mov	r0, r1
 8005ebc:	bd70      	pop	{r4, r5, r6, pc}
 8005ebe:	2400      	movs	r4, #0
 8005ec0:	e7de      	b.n	8005e80 <floorf+0x34>
 8005ec2:	bf00      	nop
 8005ec4:	7149f2ca 	.word	0x7149f2ca
 8005ec8:	bf800000 	.word	0xbf800000
 8005ecc:	007fffff 	.word	0x007fffff

08005ed0 <exit>:
 8005ed0:	b508      	push	{r3, lr}
 8005ed2:	4b06      	ldr	r3, [pc, #24]	@ (8005eec <exit+0x1c>)
 8005ed4:	4604      	mov	r4, r0
 8005ed6:	b113      	cbz	r3, 8005ede <exit+0xe>
 8005ed8:	2100      	movs	r1, #0
 8005eda:	f3af 8000 	nop.w
 8005ede:	4b04      	ldr	r3, [pc, #16]	@ (8005ef0 <exit+0x20>)
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	b103      	cbz	r3, 8005ee6 <exit+0x16>
 8005ee4:	4798      	blx	r3
 8005ee6:	4620      	mov	r0, r4
 8005ee8:	f7fd f94e 	bl	8003188 <_exit>
 8005eec:	00000000 	.word	0x00000000
 8005ef0:	200005dc 	.word	0x200005dc

08005ef4 <memset>:
 8005ef4:	4603      	mov	r3, r0
 8005ef6:	4402      	add	r2, r0
 8005ef8:	4293      	cmp	r3, r2
 8005efa:	d100      	bne.n	8005efe <memset+0xa>
 8005efc:	4770      	bx	lr
 8005efe:	f803 1b01 	strb.w	r1, [r3], #1
 8005f02:	e7f9      	b.n	8005ef8 <memset+0x4>

08005f04 <__errno>:
 8005f04:	4b01      	ldr	r3, [pc, #4]	@ (8005f0c <__errno+0x8>)
 8005f06:	6818      	ldr	r0, [r3, #0]
 8005f08:	4770      	bx	lr
 8005f0a:	bf00      	nop
 8005f0c:	20000024 	.word	0x20000024

08005f10 <__libc_init_array>:
 8005f10:	b570      	push	{r4, r5, r6, lr}
 8005f12:	2600      	movs	r6, #0
 8005f14:	4d0c      	ldr	r5, [pc, #48]	@ (8005f48 <__libc_init_array+0x38>)
 8005f16:	4c0d      	ldr	r4, [pc, #52]	@ (8005f4c <__libc_init_array+0x3c>)
 8005f18:	1b64      	subs	r4, r4, r5
 8005f1a:	10a4      	asrs	r4, r4, #2
 8005f1c:	42a6      	cmp	r6, r4
 8005f1e:	d109      	bne.n	8005f34 <__libc_init_array+0x24>
 8005f20:	f000 f81a 	bl	8005f58 <_init>
 8005f24:	2600      	movs	r6, #0
 8005f26:	4d0a      	ldr	r5, [pc, #40]	@ (8005f50 <__libc_init_array+0x40>)
 8005f28:	4c0a      	ldr	r4, [pc, #40]	@ (8005f54 <__libc_init_array+0x44>)
 8005f2a:	1b64      	subs	r4, r4, r5
 8005f2c:	10a4      	asrs	r4, r4, #2
 8005f2e:	42a6      	cmp	r6, r4
 8005f30:	d105      	bne.n	8005f3e <__libc_init_array+0x2e>
 8005f32:	bd70      	pop	{r4, r5, r6, pc}
 8005f34:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f38:	4798      	blx	r3
 8005f3a:	3601      	adds	r6, #1
 8005f3c:	e7ee      	b.n	8005f1c <__libc_init_array+0xc>
 8005f3e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f42:	4798      	blx	r3
 8005f44:	3601      	adds	r6, #1
 8005f46:	e7f2      	b.n	8005f2e <__libc_init_array+0x1e>
 8005f48:	08006370 	.word	0x08006370
 8005f4c:	08006370 	.word	0x08006370
 8005f50:	08006370 	.word	0x08006370
 8005f54:	08006378 	.word	0x08006378

08005f58 <_init>:
 8005f58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f5a:	bf00      	nop
 8005f5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f5e:	bc08      	pop	{r3}
 8005f60:	469e      	mov	lr, r3
 8005f62:	4770      	bx	lr

08005f64 <_fini>:
 8005f64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f66:	bf00      	nop
 8005f68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f6a:	bc08      	pop	{r3}
 8005f6c:	469e      	mov	lr, r3
 8005f6e:	4770      	bx	lr
