14:59:25 **** Build of configuration Debug for project hello_world_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 60674 C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm standalone_domain C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/hello_world_system/Debug/system.bif
sdcard_gen --xpfm C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm --sys_config design_1_wrapper --bif C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/hello_world_system/Debug/system.bif --bitstream C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/hello_world/_ide/bitstream/design_1_wrapper.bit --elf C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/hello_world/Debug/hello_world.elf,psu_cortexa53_0
creating BOOT.BIN using C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/hello_world/_ide/bitstream/design_1_wrapper.bit
Running C:/Xilinx/Vitis/2019.2/bin/bootgen -arch zynqmp -image C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/hello_world_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

14:59:44 Build Finished (took 18s.631ms)

