Analysis & Synthesis report for DE2_115
Tue Jun 27 23:28:51 2023
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+-----------------------------+------------------------------------------------+
; Analysis & Synthesis Status ; Failed - Tue Jun 27 23:28:51 2023              ;
; Quartus Prime Version       ; 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Revision Name               ; DE2_115                                        ;
; Top-level Entity Name       ; DE2_115                                        ;
; Family                      ; Cyclone V                                      ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                      ;
; Total registers             ; N/A until Partition Merge                      ;
; Total pins                  ; N/A until Partition Merge                      ;
; Total virtual pins          ; N/A until Partition Merge                      ;
; Total block memory bits     ; N/A until Partition Merge                      ;
; Total PLLs                  ; N/A until Partition Merge                      ;
; Total DLLs                  ; N/A until Partition Merge                      ;
+-----------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; DE2_115            ; DE2_115            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Processing started: Tue Jun 27 23:28:43 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file de2_115.sv
    Info (12023): Found entity 1: DE2_115 File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/DE2_115.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file recover.sv
    Info (12023): Found entity 1: Recover File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/Recover.sv Line: 1
Info (12021): Found 4 design units, including 4 entities, in source file global_tone.sv
    Info (12023): Found entity 1: global_tone File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/global_tone.sv Line: 1
    Info (12023): Found entity 2: division File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/global_tone.sv Line: 177
    Info (12023): Found entity 3: mul File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/global_tone.sv Line: 191
    Info (12023): Found entity 4: pow_table File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/global_tone.sv Line: 203
Info (12021): Found 1 design units, including 1 entities, in source file vga.sv
    Info (12023): Found entity 1: vga File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/vga.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file wrapper.sv
    Info (12023): Found entity 1: Wrapper File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/Wrapper.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file final_1219_qsys.sv
    Info (12023): Found entity 1: final_1219_qsys File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/final_1219_qsys.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rs232.sv
    Info (12023): Found entity 1: RS232 File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/RS232.sv Line: 1
Warning (12019): Can't analyze file -- file //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/final_1219_qsys.v is missing
Warning (12019): Can't analyze file -- file //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/submodules/altera_reset_controller.v is missing
Warning (12019): Can't analyze file -- file //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/submodules/altera_reset_synchronizer.v is missing
Warning (12019): Can't analyze file -- file //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/submodules/final_1219_qsys_mm_interconnect_0.v is missing
Warning (12019): Can't analyze file -- file //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/submodules/altera_merlin_slave_translator.sv is missing
Warning (12019): Can't analyze file -- file //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/submodules/altera_merlin_master_translator.sv is missing
Warning (12019): Can't analyze file -- file //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/submodules/final_1219_qsys_uart_0.v is missing
Warning (12019): Can't analyze file -- file //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/submodules/final_1219_qsys_altpll_0.v is missing
Warning (12019): Can't analyze file -- file //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/submodules/VGA.sv is missing
Warning (12019): Can't analyze file -- file //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/submodules/RS232.sv is missing
Warning (12019): Can't analyze file -- file //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/submodules/Wrapper.sv is missing
Info (12127): Elaborating entity "DE2_115" for the top level hierarchy
Warning (10034): Output port "LEDR" at DE2_115.sv(9) has no driver File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/DE2_115.sv Line: 9
Warning (10034): Output port "ENET0_TX_DATA" at DE2_115.sv(68) has no driver File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/DE2_115.sv Line: 68
Warning (10034): Output port "ENET1_TX_DATA" at DE2_115.sv(84) has no driver File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/DE2_115.sv Line: 84
Warning (10034): Output port "OTG_ADDR" at DE2_115.sv(94) has no driver File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/DE2_115.sv Line: 94
Warning (10034): Output port "DRAM_ADDR" at DE2_115.sv(101) has no driver File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/DE2_115.sv Line: 101
Warning (10034): Output port "DRAM_BA" at DE2_115.sv(102) has no driver File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/DE2_115.sv Line: 102
Warning (10034): Output port "DRAM_DQM" at DE2_115.sv(108) has no driver File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/DE2_115.sv Line: 108
Warning (10034): Output port "FL_ADDR" at DE2_115.sv(118) has no driver File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/DE2_115.sv Line: 118
Warning (10034): Output port "HSMC_TX_D_P" at DE2_115.sv(135) has no driver File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/DE2_115.sv Line: 135
Warning (10034): Output port "SMA_CLKOUT" at DE2_115.sv(7) has no driver File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/DE2_115.sv Line: 7
Warning (10034): Output port "LCD_BLON" at DE2_115.sv(20) has no driver File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/DE2_115.sv Line: 20
Warning (10034): Output port "LCD_EN" at DE2_115.sv(22) has no driver File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/DE2_115.sv Line: 22
Warning (10034): Output port "LCD_ON" at DE2_115.sv(23) has no driver File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/DE2_115.sv Line: 23
Warning (10034): Output port "LCD_RS" at DE2_115.sv(24) has no driver File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/DE2_115.sv Line: 24
Warning (10034): Output port "LCD_RW" at DE2_115.sv(25) has no driver File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/DE2_115.sv Line: 25
Warning (10034): Output port "UART_CTS" at DE2_115.sv(26) has no driver File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/DE2_115.sv Line: 26
Warning (10034): Output port "SD_CLK" at DE2_115.sv(34) has no driver File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/DE2_115.sv Line: 34
Warning (10034): Output port "AUD_DACDAT" at DE2_115.sv(49) has no driver File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/DE2_115.sv Line: 49
Warning (10034): Output port "AUD_XCK" at DE2_115.sv(51) has no driver File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/DE2_115.sv Line: 51
Warning (10034): Output port "EEP_I2C_SCLK" at DE2_115.sv(52) has no driver File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/DE2_115.sv Line: 52
Warning (10034): Output port "I2C_SCLK" at DE2_115.sv(54) has no driver File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/DE2_115.sv Line: 54
Warning (10034): Output port "ENET0_GTX_CLK" at DE2_115.sv(56) has no driver File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/DE2_115.sv Line: 56
Warning (10034): Output port "ENET0_MDC" at DE2_115.sv(58) has no driver File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/DE2_115.sv Line: 58
Warning (10034): Output port "ENET0_RST_N" at DE2_115.sv(60) has no driver File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/DE2_115.sv Line: 60
Warning (10034): Output port "ENET0_TX_EN" at DE2_115.sv(69) has no driver File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/DE2_115.sv Line: 69
Warning (10034): Output port "ENET0_TX_ER" at DE2_115.sv(70) has no driver File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/DE2_115.sv Line: 70
Warning (10034): Output port "ENET1_GTX_CLK" at DE2_115.sv(72) has no driver File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/DE2_115.sv Line: 72
Warning (10034): Output port "ENET1_MDC" at DE2_115.sv(74) has no driver File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/DE2_115.sv Line: 74
Warning (10034): Output port "ENET1_RST_N" at DE2_115.sv(76) has no driver File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/DE2_115.sv Line: 76
Warning (10034): Output port "ENET1_TX_EN" at DE2_115.sv(85) has no driver File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/DE2_115.sv Line: 85
Warning (10034): Output port "ENET1_TX_ER" at DE2_115.sv(86) has no driver File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/DE2_115.sv Line: 86
Warning (10034): Output port "TD_RESET_N" at DE2_115.sv(91) has no driver File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/DE2_115.sv Line: 91
Warning (10034): Output port "OTG_CS_N" at DE2_115.sv(95) has no driver File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/DE2_115.sv Line: 95
Warning (10034): Output port "OTG_WR_N" at DE2_115.sv(96) has no driver File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/DE2_115.sv Line: 96
Warning (10034): Output port "OTG_RD_N" at DE2_115.sv(97) has no driver File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/DE2_115.sv Line: 97
Warning (10034): Output port "OTG_RST_N" at DE2_115.sv(99) has no driver File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/DE2_115.sv Line: 99
Warning (10034): Output port "DRAM_CAS_N" at DE2_115.sv(103) has no driver File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/DE2_115.sv Line: 103
Warning (10034): Output port "DRAM_CKE" at DE2_115.sv(104) has no driver File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/DE2_115.sv Line: 104
Warning (10034): Output port "DRAM_CLK" at DE2_115.sv(105) has no driver File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/DE2_115.sv Line: 105
Warning (10034): Output port "DRAM_CS_N" at DE2_115.sv(106) has no driver File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/DE2_115.sv Line: 106
Warning (10034): Output port "DRAM_RAS_N" at DE2_115.sv(109) has no driver File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/DE2_115.sv Line: 109
Warning (10034): Output port "DRAM_WE_N" at DE2_115.sv(110) has no driver File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/DE2_115.sv Line: 110
Warning (10034): Output port "FL_CE_N" at DE2_115.sv(119) has no driver File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/DE2_115.sv Line: 119
Warning (10034): Output port "FL_OE_N" at DE2_115.sv(121) has no driver File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/DE2_115.sv Line: 121
Warning (10034): Output port "FL_RST_N" at DE2_115.sv(122) has no driver File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/DE2_115.sv Line: 122
Warning (10034): Output port "FL_WE_N" at DE2_115.sv(124) has no driver File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/DE2_115.sv Line: 124
Warning (10034): Output port "FL_WP_N" at DE2_115.sv(125) has no driver File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/DE2_115.sv Line: 125
Warning (10034): Output port "HSMC_CLKOUT_P1" at DE2_115.sv(130) has no driver File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/DE2_115.sv Line: 130
Warning (10034): Output port "HSMC_CLKOUT_P2" at DE2_115.sv(131) has no driver File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/DE2_115.sv Line: 131
Warning (10034): Output port "HSMC_CLKOUT0" at DE2_115.sv(132) has no driver File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/DE2_115.sv Line: 132
Info (12128): Elaborating entity "final_1219_qsys" for hierarchy "final_1219_qsys:qsys0" File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/DE2_115.sv Line: 212
Info (12128): Elaborating entity "Wrapper" for hierarchy "final_1219_qsys:qsys0|Wrapper:rs232_wrapper_2_0" File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/final_1219_qsys.sv Line: 75
Warning (10230): Verilog HDL assignment warning at Wrapper.sv(67): truncated value with size 32 to match size of target (1) File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/Wrapper.sv Line: 67
Warning (10230): Verilog HDL assignment warning at Wrapper.sv(85): truncated value with size 32 to match size of target (1) File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/Wrapper.sv Line: 85
Info (12128): Elaborating entity "RS232" for hierarchy "final_1219_qsys:qsys0|Wrapper:rs232_wrapper_2_0|RS232:rs232_0" File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/Wrapper.sv Line: 103
Warning (10036): Verilog HDL or VHDL warning at RS232.sv(41): object "calculate_start_w" assigned a value but never read File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/RS232.sv Line: 41
Warning (10230): Verilog HDL assignment warning at RS232.sv(86): truncated value with size 32 to match size of target (20) File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/RS232.sv Line: 86
Warning (10230): Verilog HDL assignment warning at RS232.sv(111): truncated value with size 32 to match size of target (4) File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/RS232.sv Line: 111
Warning (10230): Verilog HDL assignment warning at RS232.sv(162): truncated value with size 32 to match size of target (5) File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/RS232.sv Line: 162
Warning (10240): Verilog HDL Always Construct warning at RS232.sv(160): inferring latch(es) for variable "idx", which holds its previous value in one or more paths through the always construct File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/RS232.sv Line: 160
Warning (10030): Net "calculate_start_r" at RS232.sv(41) has no driver or initial value, using a default initial value '0' File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/RS232.sv Line: 41
Info (12128): Elaborating entity "Recover" for hierarchy "final_1219_qsys:qsys0|Wrapper:rs232_wrapper_2_0|RS232:rs232_0|Recover:recover0" File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/RS232.sv Line: 69
Warning (10230): Verilog HDL assignment warning at Recover.sv(27): truncated value with size 32 to match size of target (1) File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/Recover.sv Line: 27
Warning (10230): Verilog HDL assignment warning at Recover.sv(34): truncated value with size 32 to match size of target (1) File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/Recover.sv Line: 34
Warning (10230): Verilog HDL assignment warning at Recover.sv(43): truncated value with size 32 to match size of target (1) File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/Recover.sv Line: 43
Info (12128): Elaborating entity "vga" for hierarchy "final_1219_qsys:qsys0|Wrapper:rs232_wrapper_2_0|vga:vga0" File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/Wrapper.sv Line: 119
Warning (10230): Verilog HDL assignment warning at vga.sv(70): truncated value with size 32 to match size of target (10) File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/vga.sv Line: 70
Warning (10230): Verilog HDL assignment warning at vga.sv(86): truncated value with size 32 to match size of target (10) File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/vga.sv Line: 86
Error (12006): Node instance "altpll_0" instantiates undefined entity "final_1219_qsys_altpll_0". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/final_1219_qsys.sv Line: 89
Error (12006): Node instance "uart_0" instantiates undefined entity "final_1219_qsys_uart_0". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/final_1219_qsys.sv Line: 106
Error (12006): Node instance "mm_interconnect_0" instantiates undefined entity "final_1219_qsys_mm_interconnect_0". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/final_1219_qsys.sv Line: 122
Error (12006): Node instance "rst_controller" instantiates undefined entity "altera_reset_controller". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/final_1219_qsys.sv Line: 185
Error (12006): Node instance "rst_controller_001" instantiates undefined entity "altera_reset_controller". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/final_1219_qsys.sv Line: 248
Info (144001): Generated suppressed messages file //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/output_files/DE2_115.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 75 warnings
    Error: Peak virtual memory: 4794 megabytes
    Error: Processing ended: Tue Jun 27 23:28:51 2023
    Error: Elapsed time: 00:00:08
    Error: Total CPU time (on all processors): 00:00:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in //wsl.localhost/Ubuntu/home/muchoa/ufam/EletronicaDigital2/final/output_files/DE2_115.map.smsg.


