--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2L -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc7a100t,csg324,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_fpga_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fpga_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: DMCinst/mmcm_adv_inst/CLKIN1
  Logical resource: DMCinst/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: DMCinst/clkin1
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: DMCinst/mmcm_adv_inst/CLKIN1
  Logical resource: DMCinst/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: DMCinst/clkin1
--------------------------------------------------------------------------------
Slack: 8.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: DMCinst/mmcm_adv_inst/CLKIN1
  Logical resource: DMCinst/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: DMCinst/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DMCinst_clkout0 = PERIOD TIMEGRP "DMCinst_clkout0" 
TS_fpga_clk /         0.903157895 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 221 paths analyzed, 51 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.389ns.
--------------------------------------------------------------------------------

Paths for end point Inst_PWM/cnt_8 (SLICE_X0Y145.SR), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_PWM/cnt_7 (FF)
  Destination:          Inst_PWM/cnt_8 (FF)
  Requirement:          11.072ns
  Data Path Delay:      3.244ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.127 - 0.155)
  Source Clock:         PWMclock rising at 0.000ns
  Destination Clock:    PWMclock rising at 11.072ns
  Clock Uncertainty:    0.117ns

  Clock Uncertainty:          0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.222ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_PWM/cnt_7 to Inst_PWM/cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y144.DQ      Tcko                  0.379   Inst_PWM/cnt<7>
                                                       Inst_PWM/cnt_7
    SLICE_X0Y142.D2      net (fanout=3)        0.828   Inst_PWM/cnt<7>
    SLICE_X0Y142.D       Tilo                  0.105   Inst_PWM/PWMout
                                                       Inst_PWM/PWR_10_o_cnt[10]_equal_1_o<10>_SW0
    SLICE_X0Y142.B1      net (fanout=1)        0.546   N01
    SLICE_X0Y142.B       Tilo                  0.105   Inst_PWM/PWMout
                                                       Inst_PWM/PWR_10_o_cnt[10]_equal_1_o<10>
    SLICE_X0Y145.SR      net (fanout=6)        0.929   Inst_PWM/PWR_10_o_cnt[10]_equal_1_o
    SLICE_X0Y145.CLK     Tsrck                 0.352   Inst_PWM/cnt<10>
                                                       Inst_PWM/cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      3.244ns (0.941ns logic, 2.303ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_PWM/cnt_4 (FF)
  Destination:          Inst_PWM/cnt_8 (FF)
  Requirement:          11.072ns
  Data Path Delay:      3.114ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.127 - 0.155)
  Source Clock:         PWMclock rising at 0.000ns
  Destination Clock:    PWMclock rising at 11.072ns
  Clock Uncertainty:    0.117ns

  Clock Uncertainty:          0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.222ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_PWM/cnt_4 to Inst_PWM/cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y144.AQ      Tcko                  0.379   Inst_PWM/cnt<7>
                                                       Inst_PWM/cnt_4
    SLICE_X0Y142.D1      net (fanout=3)        0.698   Inst_PWM/cnt<4>
    SLICE_X0Y142.D       Tilo                  0.105   Inst_PWM/PWMout
                                                       Inst_PWM/PWR_10_o_cnt[10]_equal_1_o<10>_SW0
    SLICE_X0Y142.B1      net (fanout=1)        0.546   N01
    SLICE_X0Y142.B       Tilo                  0.105   Inst_PWM/PWMout
                                                       Inst_PWM/PWR_10_o_cnt[10]_equal_1_o<10>
    SLICE_X0Y145.SR      net (fanout=6)        0.929   Inst_PWM/PWR_10_o_cnt[10]_equal_1_o
    SLICE_X0Y145.CLK     Tsrck                 0.352   Inst_PWM/cnt<10>
                                                       Inst_PWM/cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      3.114ns (0.941ns logic, 2.173ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_PWM/cnt_3 (FF)
  Destination:          Inst_PWM/cnt_8 (FF)
  Requirement:          11.072ns
  Data Path Delay:      2.946ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.127 - 0.154)
  Source Clock:         PWMclock rising at 0.000ns
  Destination Clock:    PWMclock rising at 11.072ns
  Clock Uncertainty:    0.117ns

  Clock Uncertainty:          0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.222ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_PWM/cnt_3 to Inst_PWM/cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y143.DQ      Tcko                  0.379   Inst_PWM/cnt<3>
                                                       Inst_PWM/cnt_3
    SLICE_X0Y142.D3      net (fanout=3)        0.530   Inst_PWM/cnt<3>
    SLICE_X0Y142.D       Tilo                  0.105   Inst_PWM/PWMout
                                                       Inst_PWM/PWR_10_o_cnt[10]_equal_1_o<10>_SW0
    SLICE_X0Y142.B1      net (fanout=1)        0.546   N01
    SLICE_X0Y142.B       Tilo                  0.105   Inst_PWM/PWMout
                                                       Inst_PWM/PWR_10_o_cnt[10]_equal_1_o<10>
    SLICE_X0Y145.SR      net (fanout=6)        0.929   Inst_PWM/PWR_10_o_cnt[10]_equal_1_o
    SLICE_X0Y145.CLK     Tsrck                 0.352   Inst_PWM/cnt<10>
                                                       Inst_PWM/cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      2.946ns (0.941ns logic, 2.005ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_PWM/cnt_9 (SLICE_X0Y145.SR), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_PWM/cnt_7 (FF)
  Destination:          Inst_PWM/cnt_9 (FF)
  Requirement:          11.072ns
  Data Path Delay:      3.244ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.127 - 0.155)
  Source Clock:         PWMclock rising at 0.000ns
  Destination Clock:    PWMclock rising at 11.072ns
  Clock Uncertainty:    0.117ns

  Clock Uncertainty:          0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.222ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_PWM/cnt_7 to Inst_PWM/cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y144.DQ      Tcko                  0.379   Inst_PWM/cnt<7>
                                                       Inst_PWM/cnt_7
    SLICE_X0Y142.D2      net (fanout=3)        0.828   Inst_PWM/cnt<7>
    SLICE_X0Y142.D       Tilo                  0.105   Inst_PWM/PWMout
                                                       Inst_PWM/PWR_10_o_cnt[10]_equal_1_o<10>_SW0
    SLICE_X0Y142.B1      net (fanout=1)        0.546   N01
    SLICE_X0Y142.B       Tilo                  0.105   Inst_PWM/PWMout
                                                       Inst_PWM/PWR_10_o_cnt[10]_equal_1_o<10>
    SLICE_X0Y145.SR      net (fanout=6)        0.929   Inst_PWM/PWR_10_o_cnt[10]_equal_1_o
    SLICE_X0Y145.CLK     Tsrck                 0.352   Inst_PWM/cnt<10>
                                                       Inst_PWM/cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      3.244ns (0.941ns logic, 2.303ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_PWM/cnt_4 (FF)
  Destination:          Inst_PWM/cnt_9 (FF)
  Requirement:          11.072ns
  Data Path Delay:      3.114ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.127 - 0.155)
  Source Clock:         PWMclock rising at 0.000ns
  Destination Clock:    PWMclock rising at 11.072ns
  Clock Uncertainty:    0.117ns

  Clock Uncertainty:          0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.222ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_PWM/cnt_4 to Inst_PWM/cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y144.AQ      Tcko                  0.379   Inst_PWM/cnt<7>
                                                       Inst_PWM/cnt_4
    SLICE_X0Y142.D1      net (fanout=3)        0.698   Inst_PWM/cnt<4>
    SLICE_X0Y142.D       Tilo                  0.105   Inst_PWM/PWMout
                                                       Inst_PWM/PWR_10_o_cnt[10]_equal_1_o<10>_SW0
    SLICE_X0Y142.B1      net (fanout=1)        0.546   N01
    SLICE_X0Y142.B       Tilo                  0.105   Inst_PWM/PWMout
                                                       Inst_PWM/PWR_10_o_cnt[10]_equal_1_o<10>
    SLICE_X0Y145.SR      net (fanout=6)        0.929   Inst_PWM/PWR_10_o_cnt[10]_equal_1_o
    SLICE_X0Y145.CLK     Tsrck                 0.352   Inst_PWM/cnt<10>
                                                       Inst_PWM/cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      3.114ns (0.941ns logic, 2.173ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_PWM/cnt_3 (FF)
  Destination:          Inst_PWM/cnt_9 (FF)
  Requirement:          11.072ns
  Data Path Delay:      2.946ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.127 - 0.154)
  Source Clock:         PWMclock rising at 0.000ns
  Destination Clock:    PWMclock rising at 11.072ns
  Clock Uncertainty:    0.117ns

  Clock Uncertainty:          0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.222ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_PWM/cnt_3 to Inst_PWM/cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y143.DQ      Tcko                  0.379   Inst_PWM/cnt<3>
                                                       Inst_PWM/cnt_3
    SLICE_X0Y142.D3      net (fanout=3)        0.530   Inst_PWM/cnt<3>
    SLICE_X0Y142.D       Tilo                  0.105   Inst_PWM/PWMout
                                                       Inst_PWM/PWR_10_o_cnt[10]_equal_1_o<10>_SW0
    SLICE_X0Y142.B1      net (fanout=1)        0.546   N01
    SLICE_X0Y142.B       Tilo                  0.105   Inst_PWM/PWMout
                                                       Inst_PWM/PWR_10_o_cnt[10]_equal_1_o<10>
    SLICE_X0Y145.SR      net (fanout=6)        0.929   Inst_PWM/PWR_10_o_cnt[10]_equal_1_o
    SLICE_X0Y145.CLK     Tsrck                 0.352   Inst_PWM/cnt<10>
                                                       Inst_PWM/cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      2.946ns (0.941ns logic, 2.005ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_PWM/cnt_10 (SLICE_X0Y145.SR), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_PWM/cnt_7 (FF)
  Destination:          Inst_PWM/cnt_10 (FF)
  Requirement:          11.072ns
  Data Path Delay:      3.244ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.127 - 0.155)
  Source Clock:         PWMclock rising at 0.000ns
  Destination Clock:    PWMclock rising at 11.072ns
  Clock Uncertainty:    0.117ns

  Clock Uncertainty:          0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.222ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_PWM/cnt_7 to Inst_PWM/cnt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y144.DQ      Tcko                  0.379   Inst_PWM/cnt<7>
                                                       Inst_PWM/cnt_7
    SLICE_X0Y142.D2      net (fanout=3)        0.828   Inst_PWM/cnt<7>
    SLICE_X0Y142.D       Tilo                  0.105   Inst_PWM/PWMout
                                                       Inst_PWM/PWR_10_o_cnt[10]_equal_1_o<10>_SW0
    SLICE_X0Y142.B1      net (fanout=1)        0.546   N01
    SLICE_X0Y142.B       Tilo                  0.105   Inst_PWM/PWMout
                                                       Inst_PWM/PWR_10_o_cnt[10]_equal_1_o<10>
    SLICE_X0Y145.SR      net (fanout=6)        0.929   Inst_PWM/PWR_10_o_cnt[10]_equal_1_o
    SLICE_X0Y145.CLK     Tsrck                 0.352   Inst_PWM/cnt<10>
                                                       Inst_PWM/cnt_10
    -------------------------------------------------  ---------------------------
    Total                                      3.244ns (0.941ns logic, 2.303ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_PWM/cnt_4 (FF)
  Destination:          Inst_PWM/cnt_10 (FF)
  Requirement:          11.072ns
  Data Path Delay:      3.114ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.127 - 0.155)
  Source Clock:         PWMclock rising at 0.000ns
  Destination Clock:    PWMclock rising at 11.072ns
  Clock Uncertainty:    0.117ns

  Clock Uncertainty:          0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.222ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_PWM/cnt_4 to Inst_PWM/cnt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y144.AQ      Tcko                  0.379   Inst_PWM/cnt<7>
                                                       Inst_PWM/cnt_4
    SLICE_X0Y142.D1      net (fanout=3)        0.698   Inst_PWM/cnt<4>
    SLICE_X0Y142.D       Tilo                  0.105   Inst_PWM/PWMout
                                                       Inst_PWM/PWR_10_o_cnt[10]_equal_1_o<10>_SW0
    SLICE_X0Y142.B1      net (fanout=1)        0.546   N01
    SLICE_X0Y142.B       Tilo                  0.105   Inst_PWM/PWMout
                                                       Inst_PWM/PWR_10_o_cnt[10]_equal_1_o<10>
    SLICE_X0Y145.SR      net (fanout=6)        0.929   Inst_PWM/PWR_10_o_cnt[10]_equal_1_o
    SLICE_X0Y145.CLK     Tsrck                 0.352   Inst_PWM/cnt<10>
                                                       Inst_PWM/cnt_10
    -------------------------------------------------  ---------------------------
    Total                                      3.114ns (0.941ns logic, 2.173ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_PWM/cnt_3 (FF)
  Destination:          Inst_PWM/cnt_10 (FF)
  Requirement:          11.072ns
  Data Path Delay:      2.946ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.127 - 0.154)
  Source Clock:         PWMclock rising at 0.000ns
  Destination Clock:    PWMclock rising at 11.072ns
  Clock Uncertainty:    0.117ns

  Clock Uncertainty:          0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.222ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_PWM/cnt_3 to Inst_PWM/cnt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y143.DQ      Tcko                  0.379   Inst_PWM/cnt<3>
                                                       Inst_PWM/cnt_3
    SLICE_X0Y142.D3      net (fanout=3)        0.530   Inst_PWM/cnt<3>
    SLICE_X0Y142.D       Tilo                  0.105   Inst_PWM/PWMout
                                                       Inst_PWM/PWR_10_o_cnt[10]_equal_1_o<10>_SW0
    SLICE_X0Y142.B1      net (fanout=1)        0.546   N01
    SLICE_X0Y142.B       Tilo                  0.105   Inst_PWM/PWMout
                                                       Inst_PWM/PWR_10_o_cnt[10]_equal_1_o<10>
    SLICE_X0Y145.SR      net (fanout=6)        0.929   Inst_PWM/PWR_10_o_cnt[10]_equal_1_o
    SLICE_X0Y145.CLK     Tsrck                 0.352   Inst_PWM/cnt<10>
                                                       Inst_PWM/cnt_10
    -------------------------------------------------  ---------------------------
    Total                                      2.946ns (0.941ns logic, 2.005ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DMCinst_clkout0 = PERIOD TIMEGRP "DMCinst_clkout0" TS_fpga_clk /
        0.903157895 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_PWM/PWMout (SLICE_X0Y142.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.275ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_PWM/PWMout (FF)
  Destination:          Inst_PWM/PWMout (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.275ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PWMclock rising at 11.072ns
  Destination Clock:    PWMclock rising at 11.072ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_PWM/PWMout to Inst_PWM/PWMout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y142.AQ      Tcko                  0.141   Inst_PWM/PWMout
                                                       Inst_PWM/PWMout
    SLICE_X0Y142.A3      net (fanout=2)        0.180   Inst_PWM/PWMout
    SLICE_X0Y142.CLK     Tah         (-Th)     0.046   Inst_PWM/PWMout
                                                       Inst_PWM/PWMout_glue_rst
                                                       Inst_PWM/PWMout
    -------------------------------------------------  ---------------------------
    Total                                      0.275ns (0.095ns logic, 0.180ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_PWM/cnt_7 (SLICE_X0Y144.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.316ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_PWM/cnt_7 (FF)
  Destination:          Inst_PWM/cnt_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.316ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PWMclock rising at 11.072ns
  Destination Clock:    PWMclock rising at 11.072ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_PWM/cnt_7 to Inst_PWM/cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y144.DQ      Tcko                  0.141   Inst_PWM/cnt<7>
                                                       Inst_PWM/cnt_7
    SLICE_X0Y144.D3      net (fanout=3)        0.172   Inst_PWM/cnt<7>
    SLICE_X0Y144.CLK     Tah         (-Th)    -0.003   Inst_PWM/cnt<7>
                                                       Inst_PWM/cnt<7>_rt
                                                       Inst_PWM/Mcount_cnt_cy<7>
                                                       Inst_PWM/cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      0.316ns (0.144ns logic, 0.172ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_PWM/cnt_3 (SLICE_X0Y143.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.326ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_PWM/cnt_3 (FF)
  Destination:          Inst_PWM/cnt_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.326ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PWMclock rising at 11.072ns
  Destination Clock:    PWMclock rising at 11.072ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_PWM/cnt_3 to Inst_PWM/cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y143.DQ      Tcko                  0.141   Inst_PWM/cnt<3>
                                                       Inst_PWM/cnt_3
    SLICE_X0Y143.D3      net (fanout=3)        0.182   Inst_PWM/cnt<3>
    SLICE_X0Y143.CLK     Tah         (-Th)    -0.003   Inst_PWM/cnt<3>
                                                       Inst_PWM/cnt<3>_rt
                                                       Inst_PWM/Mcount_cnt_cy<3>
                                                       Inst_PWM/cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      0.326ns (0.144ns logic, 0.182ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DMCinst_clkout0 = PERIOD TIMEGRP "DMCinst_clkout0" TS_fpga_clk /
        0.903157895 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.480ns (period - min period limit)
  Period: 11.072ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: DMCinst/clkout1_buf/I0
  Logical resource: DMCinst/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y30.I0
  Clock network: DMCinst/clkout0
--------------------------------------------------------------------------------
Slack: 10.072ns (period - (min low pulse limit / (low pulse / period)))
  Period: 11.072ns
  Low pulse: 5.536ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: Inst_PWM/cnt<3>/CLK
  Logical resource: Inst_PWM/cnt_1/CK
  Location pin: SLICE_X0Y143.CLK
  Clock network: PWMclock
--------------------------------------------------------------------------------
Slack: 10.072ns (period - (min high pulse limit / (high pulse / period)))
  Period: 11.072ns
  High pulse: 5.536ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: Inst_PWM/cnt<3>/CLK
  Logical resource: Inst_PWM/cnt_1/CK
  Location pin: SLICE_X0Y143.CLK
  Clock network: PWMclock
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_fpga_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_fpga_clk                    |     10.000ns|      4.000ns|      3.061ns|            0|            0|            0|          221|
| TS_DMCinst_clkout0            |     11.072ns|      3.389ns|          N/A|            0|            0|          221|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.389|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 221 paths, 0 nets, and 57 connections

Design statistics:
   Minimum period:   4.000ns{1}   (Maximum frequency: 250.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Feb 13 09:52:43 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 385 MB



