# IS CS-2021W-02

**题目来源**：[[2021W#Problem 2]]
**日期**：2024-07-24
**题目主题**：CS-数字电路-逻辑门设计与加法器

## 解题思路

这些题目涉及数字电路设计，使用基本的逻辑门（NAND、NOR、NOT）和组合逻辑模块（如全加器和触发器）来构建复杂的电路。

## Solution

### Question 1: Design and depict a circuit equivalent to XOR (exclusive OR) gate by using at most five 2-input NAND gates

The XOR gate can be constructed using NAND gates as follows:

1. Let $A$ and $B$ be the two inputs.
2. Create the expressions for $\overline{A \cdot B}$ and $\overline{A + B}$ using NAND gates.
3. Combine these intermediate results to achieve the XOR function.

Steps:

- $N1 = \mathrm{NAND}(A, A)$ which is $\overline{A}$
- $N2 = \mathrm{NAND}(B, B)$ which is $\overline{B}$
- $N3 = \mathrm{NAND}(A, B)$ which is $\overline{A \cdot B}$
- $N4 = \mathrm{NAND}(N1, N2)$ which is $\overline{\overline{A} \cdot \overline{B}} = A + B$
- $XOR = N5 = \mathrm{NAND}(N3, N4)$ which is $\overline{\overline{A \cdot B} \cdot (A + B)} = A \oplus B$

The circuit can be depicted as:

```
A -----|N1|----\
                \
                |N4|--\
                /      \
B -----|N2|----/        \
                        |N5|-------XOR
A -------------\        /
				\      /
			    |N3|--/
	            /
B -------------/
```

### Question 2: Design and depict a 1-bit full-adder by using only two 2-input XOR gates and three 2-input NAND gates

A 1-bit full-adder has three inputs: $A$, $B$, and $C_{in}$, and two outputs: $S$ (sum) and $C_{out}$ (carry out).

1. $S = (A \oplus B) \oplus C_{in}$
2. $C_{out} = (A \cdot B) + (C_{in} \cdot (A \oplus B))$

Using XOR and NAND gates:

- $X1 = \mathrm{XOR}(A, B)$ which is $A \oplus B$
- $X2 = \mathrm{XOR}(X1, C_{in})$ which is $S$
- $N1 = \mathrm{NAND}(A, B)$ which is $\overline{A \cdot B}$
- $N2 = \mathrm{NAND}(X1, C_{in})$ which is $\overline{(A \oplus B) \cdot C_{in}}$
- $N3 = \mathrm{NAND}(N1, N2)$ which is $C_{out}$

### Question 3: Design and depict a 4-bit adder circuit by using four 1-bit full-adders

A 4-bit adder can be created by chaining four 1-bit full-adders. The carry-out from each adder becomes the carry-in for the next adder.

For each 1-bit full-adder:

- Inputs: $A_i$, $B_i$, $C_{in,i}$
- Outputs: $S_i$, $C_{out,i}$

The critical path is the longest delay path through the adders, which goes through all carry-out to carry-in connections.

### Question 4: Design and depict a 4-bit clock-synchronous up-down binary counter circuit

让我们定义以下符号：

- $D_n$: 第 n 个 D 触发器存储的值（对应于 $Y_n$）
- $X$: 控制输入（1 表示加法，0 表示减法）
- $A_i$, $B_i$: 第 i 个全加器的两个输入
- $S_i$: 第 i 个全加器的和输出
- $C_{in_i}$: 第 i 个全加器的进位输入
- $C_{out_i}$: 第 i 个全加器的进位输出

现在，我们可以用表达式来表示这些元件之间的关系：

1. D 触发器:

$$
D_n(t+1) = S_n(t)
$$

   这表示在下一个时钟周期，D 触发器将存储当前全加器的输出。

1. 全加器输入:

$$
 A_i = D_i
$$

$$
 B_i = X
$$

   第一个输入来自当前的 D 触发器值，第二个输入是控制信号 X。

1. 全加器输出:

$$
 S_i = A_i \oplus B_i \oplus C_{in_i}
$$

$$
 C_{out_i} = (A_i \cdot B_i) + (B_i \cdot C_{in_i}) + (A_i \cdot C_{in_i})
$$

   这是标准的全加器逻辑表达式。

1. 进位连接:

$$
 C_{in_0} = C_{out_3}
$$

$$
 C_{in_i} = C_{out_{i-1}} \quad \text{for} \quad i = 1,2,3
$$

   最低位的进位输入来自最高位的进位输出，其他位的进位输入来自前一位的进位输出。

1. 减法操作:
   当 $X = 0$ 时，我们需要执行减法。这可以通过将 $B_i$ 取反并设置 $C_{in_0} = 1$ 来实现：

$$
 B_i = \overline{X}
$$

$$
 C_{in_0} = \overline{X} + C_{out_3}
$$

1. 输出:

$$
 Y_n = D_n
$$

   输出直接来自 D 触发器的存储值。

综合起来，我们可以得到每一位的完整表达式：

$$
 D_n(t+1) = D_n(t) \oplus X \oplus C_{in_n}
$$

$$
 C_{out_n} = (D_n(t) \cdot X) + (X \cdot C_{in_n}) + (D_n(t) \cdot C_{in_n})
$$

其中，$C_{in_n}$ 由前一级的 $C_{out_{n-1}}$ 决定，除了最低位：

$$
 C_{in_0} = \overline{X} + C_{out_3}
$$

## 知识点

#逻辑电路 #布尔代数 #加法器 #D触发器

## 解题技巧和信息

- 使用 NAND 门实现基本逻辑功能
- 将全加器串联实现多位加法器
- 设计同步计数器时注意正负边缘触发逻辑

## 重点词汇

exclusive OR 异或

full-adder 全加器

counter 计数器

clock-synchronous 时钟同步

up-down binary counter 二进制上下计数器

## 参考资料

1. Digital Design and Computer Architecture by David Harris and Sarah Harris - Chap. 3, 5
2. Fundamentals of Digital Logic with VHDL Design by Stephen Brown and Zvonko Vranesic - Chap. 4
