[2025-09-18 09:02:03] START suite=qualcomm_srv trace=srv101_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv101_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2790554 heartbeat IPC: 3.584 cumulative IPC: 3.584 (Simulation time: 00 hr 00 min 41 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5368102 heartbeat IPC: 3.88 cumulative IPC: 3.726 (Simulation time: 00 hr 01 min 19 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5368102 cumulative IPC: 3.726 (Simulation time: 00 hr 01 min 19 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5368102 cumulative IPC: 3.726 (Simulation time: 00 hr 01 min 19 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 14674309 heartbeat IPC: 1.075 cumulative IPC: 1.075 (Simulation time: 00 hr 02 min 34 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 23893920 heartbeat IPC: 1.085 cumulative IPC: 1.08 (Simulation time: 00 hr 03 min 49 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 33121332 heartbeat IPC: 1.084 cumulative IPC: 1.081 (Simulation time: 00 hr 05 min 02 sec)
Heartbeat CPU 0 instructions: 60000014 cycles: 42258046 heartbeat IPC: 1.094 cumulative IPC: 1.084 (Simulation time: 00 hr 06 min 17 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 51444651 heartbeat IPC: 1.089 cumulative IPC: 1.085 (Simulation time: 00 hr 07 min 33 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 60629614 heartbeat IPC: 1.089 cumulative IPC: 1.086 (Simulation time: 00 hr 08 min 49 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv101_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000016 cycles: 69704958 heartbeat IPC: 1.102 cumulative IPC: 1.088 (Simulation time: 00 hr 10 min 01 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 78802799 heartbeat IPC: 1.099 cumulative IPC: 1.089 (Simulation time: 00 hr 11 min 17 sec)
Heartbeat CPU 0 instructions: 110000018 cycles: 87913895 heartbeat IPC: 1.098 cumulative IPC: 1.09 (Simulation time: 00 hr 12 min 30 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 91682779 cumulative IPC: 1.091 (Simulation time: 00 hr 13 min 42 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 91682779 cumulative IPC: 1.091 (Simulation time: 00 hr 13 min 42 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv101_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.091 instructions: 100000001 cycles: 91682779
CPU 0 Branch Prediction Accuracy: 92.27% MPKI: 13.85 Average ROB Occupancy at Mispredict: 30.68
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.06776
BRANCH_INDIRECT: 0.3377
BRANCH_CONDITIONAL: 12.18
BRANCH_DIRECT_CALL: 0.4067
BRANCH_INDIRECT_CALL: 0.4857
BRANCH_RETURN: 0.3808


====Backend Stall Breakdown====
ROB_STALL: 181616
LQ_STALL: 0
SQ_STALL: 953503


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 143.51381
REPLAY_LOAD: 56.02709
NON_REPLAY_LOAD: 14.445302

== Total ==
ADDR_TRANS: 51952
REPLAY_LOAD: 24820
NON_REPLAY_LOAD: 104844

== Counts ==
ADDR_TRANS: 362
REPLAY_LOAD: 443
NON_REPLAY_LOAD: 7258

cpu0->cpu0_STLB TOTAL        ACCESS:    2121203 HIT:    2095991 MISS:      25212 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2121203 HIT:    2095991 MISS:      25212 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 202.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9605853 HIT:    8595555 MISS:    1010298 MSHR_MERGE:      59077
cpu0->cpu0_L2C LOAD         ACCESS:    7512669 HIT:    6733253 MISS:     779416 MSHR_MERGE:       3069
cpu0->cpu0_L2C RFO          ACCESS:     582950 HIT:     503746 MISS:      79204 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     332347 HIT:     244944 MISS:      87403 MSHR_MERGE:      56008
cpu0->cpu0_L2C WRITE        ACCESS:    1118523 HIT:    1102292 MISS:      16231 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      59364 HIT:      11320 MISS:      48044 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     259886 ISSUED:     221588 USEFUL:       3931 USELESS:       7911
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.42 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15315947 HIT:    7679616 MISS:    7636331 MSHR_MERGE:    1892066
cpu0->cpu0_L1I LOAD         ACCESS:   15315947 HIT:    7679616 MISS:    7636331 MSHR_MERGE:    1892066
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.83 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30460122 HIT:   26127110 MISS:    4333012 MSHR_MERGE:    1797617
cpu0->cpu0_L1D LOAD         ACCESS:   16533733 HIT:   14228437 MISS:    2305296 MSHR_MERGE:     536883
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     456430 HIT:     241764 MISS:     214666 MSHR_MERGE:      90031
cpu0->cpu0_L1D WRITE        ACCESS:   13407212 HIT:   11653656 MISS:    1753556 MSHR_MERGE:    1170573
cpu0->cpu0_L1D TRANSLATION  ACCESS:      62747 HIT:       3253 MISS:      59494 MSHR_MERGE:        130
cpu0->cpu0_L1D PREFETCH REQUESTED:     658853 ISSUED:     456430 USEFUL:      36784 USELESS:      49938
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.21 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12594092 HIT:   10464442 MISS:    2129650 MSHR_MERGE:    1074516
cpu0->cpu0_ITLB LOAD         ACCESS:   12594092 HIT:   10464442 MISS:    2129650 MSHR_MERGE:    1074516
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.264 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28492409 HIT:   27070479 MISS:    1421930 MSHR_MERGE:     355861
cpu0->cpu0_DTLB LOAD         ACCESS:   28492409 HIT:   27070479 MISS:    1421930 MSHR_MERGE:     355861
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 9.482 cycles
cpu0->LLC TOTAL        ACCESS:    1081569 HIT:     986983 MISS:      94586 MSHR_MERGE:       3221
cpu0->LLC LOAD         ACCESS:     776346 HIT:     720436 MISS:      55910 MSHR_MERGE:         29
cpu0->LLC RFO          ACCESS:      79203 HIT:      75904 MISS:       3299 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      31395 HIT:      14249 MISS:      17146 MSHR_MERGE:       3192
cpu0->LLC WRITE        ACCESS:     146581 HIT:     146160 MISS:        421 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      48044 HIT:      30234 MISS:      17810 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 97.46 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        163
  ROW_BUFFER_MISS:      90781
  AVG DBUS CONGESTED CYCLE: 3.713
Channel 0 WQ ROW_BUFFER_HIT:        407
  ROW_BUFFER_MISS:       3759
  FULL:          0
Channel 0 REFRESHES ISSUED:       7640

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       537694       537388        86278         9093
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3         1452         2949         1797
  STLB miss resolved @ L2C                0          236         3392         6404         4590
  STLB miss resolved @ LLC                0           68         5711        15713        11336
  STLB miss resolved @ MEM                0            2         2714         9471        13887

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             190480        53463      1442867       113467          367
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4          381          579           42
  STLB miss resolved @ L2C                0           96         1321          953           41
  STLB miss resolved @ LLC                0           20         1890         2311           98
  STLB miss resolved @ MEM                0            1          510          652          128
[2025-09-18 09:15:45] END   suite=qualcomm_srv trace=srv101_ap (rc=0)
