Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Jul 16 01:43:19 2025
| Host         : DESKTOP-8NFLPRC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.201        0.000                      0                 3906        0.021        0.000                      0                 3906        4.500        0.000                       0                  1580  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
mainclk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mainclk             0.201        0.000                      0                 3906        0.021        0.000                      0                 3906        4.500        0.000                       0                  1580  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        mainclk                     
(none)                      mainclk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mainclk
  To Clock:  mainclk

Setup :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 processor/col_feeder/count_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/sys_arrays/ins41/acc_memory_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mainclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mainclk rise@10.000ns - mainclk rise@0.000ns)
  Data Path Delay:        9.712ns  (logic 4.081ns (42.020%)  route 5.631ns (57.980%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.554     5.075    processor/col_feeder/clk_IBUF_BUFG
    SLICE_X40Y96         FDSE                                         r  processor/col_feeder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDSE (Prop_fdse_C_Q)         0.419     5.494 r  processor/col_feeder/count_reg[2]/Q
                         net (fo=40, routed)          0.790     6.284    processor/col_feeder/count_reg_n_0_[2]
    SLICE_X43Y97         LUT4 (Prop_lut4_I0_O)        0.299     6.583 f  processor/col_feeder/passdata_a[7]_i_3__1/O
                         net (fo=17, routed)          0.912     7.495    processor/col_feeder/passdata_a[7]_i_3__1_n_0
    SLICE_X35Y96         LUT5 (Prop_lut5_I1_O)        0.124     7.619 f  processor/col_feeder/passdata_a[1]_i_1__2/O
                         net (fo=21, routed)          0.925     8.544    processor/sys_arrays/ins31/acc_memory1__0_carry__1_0[1]
    SLICE_X34Y89         LUT2 (Prop_lut2_I1_O)        0.150     8.694 r  processor/sys_arrays/ins31/acc_memory1__0_carry_i_8__5/O
                         net (fo=1, routed)           0.579     9.273    processor/col_feeder/acc_memory1__0_carry_2
    SLICE_X35Y89         LUT6 (Prop_lut6_I5_O)        0.328     9.601 r  processor/col_feeder/acc_memory1__0_carry_i_4__11/O
                         net (fo=1, routed)           0.000     9.601    processor/sys_arrays/ins41/S[3]
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.002 r  processor/sys_arrays/ins41/acc_memory1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.002    processor/sys_arrays/ins41/acc_memory1__0_carry_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.116 r  processor/sys_arrays/ins41/acc_memory1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.116    processor/sys_arrays/ins41/acc_memory1__0_carry__0_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.450 r  processor/sys_arrays/ins41/acc_memory1__0_carry__1/O[1]
                         net (fo=4, routed)           0.707    11.157    processor/sys_arrays/ins31/acc_memory1__60_carry__0_i_6__11_0[1]
    SLICE_X35Y94         LUT4 (Prop_lut4_I3_O)        0.303    11.460 r  processor/sys_arrays/ins31/acc_memory1__60_carry__0_i_12__5/O
                         net (fo=2, routed)           0.958    12.417    processor/sys_arrays/ins31/acc_memory1__60_carry__0_i_12__5_n_0
    SLICE_X34Y91         LUT6 (Prop_lut6_I0_O)        0.124    12.541 r  processor/sys_arrays/ins31/acc_memory1__60_carry__0_i_5__11/O
                         net (fo=1, routed)           0.000    12.541    processor/sys_arrays/ins41/acc_memory_reg[11]_1[1]
    SLICE_X34Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.917 r  processor/sys_arrays/ins41/acc_memory1__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.917    processor/sys_arrays/ins41/acc_memory1__60_carry__0_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.136 r  processor/sys_arrays/ins41/acc_memory1__60_carry__1/O[0]
                         net (fo=2, routed)           0.760    13.897    processor/sys_arrays/ins41/acc_memory1__60_carry__1_n_7
    SLICE_X32Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.556    14.453 r  processor/sys_arrays/ins41/acc_memory_reg[8]_i_1__11/CO[3]
                         net (fo=1, routed)           0.000    14.453    processor/sys_arrays/ins41/acc_memory_reg[8]_i_1__11_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.787 r  processor/sys_arrays/ins41/acc_memory_reg[12]_i_1__11/O[1]
                         net (fo=1, routed)           0.000    14.787    processor/sys_arrays/ins41/acc_memory_reg[12]_i_1__11_n_6
    SLICE_X32Y92         FDRE                                         r  processor/sys_arrays/ins41/acc_memory_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.434    14.775    processor/sys_arrays/ins41/clk_IBUF_BUFG
    SLICE_X32Y92         FDRE                                         r  processor/sys_arrays/ins41/acc_memory_reg[13]/C
                         clock pessimism              0.187    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X32Y92         FDRE (Setup_fdre_C_D)        0.062    14.988    processor/sys_arrays/ins41/acc_memory_reg[13]
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -14.787    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 processor/col_feeder/count_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/sys_arrays/ins41/acc_memory_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mainclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mainclk rise@10.000ns - mainclk rise@0.000ns)
  Data Path Delay:        9.691ns  (logic 4.060ns (41.894%)  route 5.631ns (58.106%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.554     5.075    processor/col_feeder/clk_IBUF_BUFG
    SLICE_X40Y96         FDSE                                         r  processor/col_feeder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDSE (Prop_fdse_C_Q)         0.419     5.494 r  processor/col_feeder/count_reg[2]/Q
                         net (fo=40, routed)          0.790     6.284    processor/col_feeder/count_reg_n_0_[2]
    SLICE_X43Y97         LUT4 (Prop_lut4_I0_O)        0.299     6.583 f  processor/col_feeder/passdata_a[7]_i_3__1/O
                         net (fo=17, routed)          0.912     7.495    processor/col_feeder/passdata_a[7]_i_3__1_n_0
    SLICE_X35Y96         LUT5 (Prop_lut5_I1_O)        0.124     7.619 f  processor/col_feeder/passdata_a[1]_i_1__2/O
                         net (fo=21, routed)          0.925     8.544    processor/sys_arrays/ins31/acc_memory1__0_carry__1_0[1]
    SLICE_X34Y89         LUT2 (Prop_lut2_I1_O)        0.150     8.694 r  processor/sys_arrays/ins31/acc_memory1__0_carry_i_8__5/O
                         net (fo=1, routed)           0.579     9.273    processor/col_feeder/acc_memory1__0_carry_2
    SLICE_X35Y89         LUT6 (Prop_lut6_I5_O)        0.328     9.601 r  processor/col_feeder/acc_memory1__0_carry_i_4__11/O
                         net (fo=1, routed)           0.000     9.601    processor/sys_arrays/ins41/S[3]
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.002 r  processor/sys_arrays/ins41/acc_memory1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.002    processor/sys_arrays/ins41/acc_memory1__0_carry_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.116 r  processor/sys_arrays/ins41/acc_memory1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.116    processor/sys_arrays/ins41/acc_memory1__0_carry__0_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.450 r  processor/sys_arrays/ins41/acc_memory1__0_carry__1/O[1]
                         net (fo=4, routed)           0.707    11.157    processor/sys_arrays/ins31/acc_memory1__60_carry__0_i_6__11_0[1]
    SLICE_X35Y94         LUT4 (Prop_lut4_I3_O)        0.303    11.460 r  processor/sys_arrays/ins31/acc_memory1__60_carry__0_i_12__5/O
                         net (fo=2, routed)           0.958    12.417    processor/sys_arrays/ins31/acc_memory1__60_carry__0_i_12__5_n_0
    SLICE_X34Y91         LUT6 (Prop_lut6_I0_O)        0.124    12.541 r  processor/sys_arrays/ins31/acc_memory1__60_carry__0_i_5__11/O
                         net (fo=1, routed)           0.000    12.541    processor/sys_arrays/ins41/acc_memory_reg[11]_1[1]
    SLICE_X34Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.917 r  processor/sys_arrays/ins41/acc_memory1__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.917    processor/sys_arrays/ins41/acc_memory1__60_carry__0_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.136 r  processor/sys_arrays/ins41/acc_memory1__60_carry__1/O[0]
                         net (fo=2, routed)           0.760    13.897    processor/sys_arrays/ins41/acc_memory1__60_carry__1_n_7
    SLICE_X32Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.556    14.453 r  processor/sys_arrays/ins41/acc_memory_reg[8]_i_1__11/CO[3]
                         net (fo=1, routed)           0.000    14.453    processor/sys_arrays/ins41/acc_memory_reg[8]_i_1__11_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.766 r  processor/sys_arrays/ins41/acc_memory_reg[12]_i_1__11/O[3]
                         net (fo=1, routed)           0.000    14.766    processor/sys_arrays/ins41/acc_memory_reg[12]_i_1__11_n_4
    SLICE_X32Y92         FDRE                                         r  processor/sys_arrays/ins41/acc_memory_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.434    14.775    processor/sys_arrays/ins41/clk_IBUF_BUFG
    SLICE_X32Y92         FDRE                                         r  processor/sys_arrays/ins41/acc_memory_reg[15]/C
                         clock pessimism              0.187    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X32Y92         FDRE (Setup_fdre_C_D)        0.062    14.988    processor/sys_arrays/ins41/acc_memory_reg[15]
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -14.766    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 processor/col_feeder/count_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/sys_arrays/ins41/acc_memory_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mainclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mainclk rise@10.000ns - mainclk rise@0.000ns)
  Data Path Delay:        9.617ns  (logic 3.986ns (41.447%)  route 5.631ns (58.553%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.554     5.075    processor/col_feeder/clk_IBUF_BUFG
    SLICE_X40Y96         FDSE                                         r  processor/col_feeder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDSE (Prop_fdse_C_Q)         0.419     5.494 r  processor/col_feeder/count_reg[2]/Q
                         net (fo=40, routed)          0.790     6.284    processor/col_feeder/count_reg_n_0_[2]
    SLICE_X43Y97         LUT4 (Prop_lut4_I0_O)        0.299     6.583 f  processor/col_feeder/passdata_a[7]_i_3__1/O
                         net (fo=17, routed)          0.912     7.495    processor/col_feeder/passdata_a[7]_i_3__1_n_0
    SLICE_X35Y96         LUT5 (Prop_lut5_I1_O)        0.124     7.619 f  processor/col_feeder/passdata_a[1]_i_1__2/O
                         net (fo=21, routed)          0.925     8.544    processor/sys_arrays/ins31/acc_memory1__0_carry__1_0[1]
    SLICE_X34Y89         LUT2 (Prop_lut2_I1_O)        0.150     8.694 r  processor/sys_arrays/ins31/acc_memory1__0_carry_i_8__5/O
                         net (fo=1, routed)           0.579     9.273    processor/col_feeder/acc_memory1__0_carry_2
    SLICE_X35Y89         LUT6 (Prop_lut6_I5_O)        0.328     9.601 r  processor/col_feeder/acc_memory1__0_carry_i_4__11/O
                         net (fo=1, routed)           0.000     9.601    processor/sys_arrays/ins41/S[3]
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.002 r  processor/sys_arrays/ins41/acc_memory1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.002    processor/sys_arrays/ins41/acc_memory1__0_carry_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.116 r  processor/sys_arrays/ins41/acc_memory1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.116    processor/sys_arrays/ins41/acc_memory1__0_carry__0_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.450 r  processor/sys_arrays/ins41/acc_memory1__0_carry__1/O[1]
                         net (fo=4, routed)           0.707    11.157    processor/sys_arrays/ins31/acc_memory1__60_carry__0_i_6__11_0[1]
    SLICE_X35Y94         LUT4 (Prop_lut4_I3_O)        0.303    11.460 r  processor/sys_arrays/ins31/acc_memory1__60_carry__0_i_12__5/O
                         net (fo=2, routed)           0.958    12.417    processor/sys_arrays/ins31/acc_memory1__60_carry__0_i_12__5_n_0
    SLICE_X34Y91         LUT6 (Prop_lut6_I0_O)        0.124    12.541 r  processor/sys_arrays/ins31/acc_memory1__60_carry__0_i_5__11/O
                         net (fo=1, routed)           0.000    12.541    processor/sys_arrays/ins41/acc_memory_reg[11]_1[1]
    SLICE_X34Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.917 r  processor/sys_arrays/ins41/acc_memory1__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.917    processor/sys_arrays/ins41/acc_memory1__60_carry__0_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.136 r  processor/sys_arrays/ins41/acc_memory1__60_carry__1/O[0]
                         net (fo=2, routed)           0.760    13.897    processor/sys_arrays/ins41/acc_memory1__60_carry__1_n_7
    SLICE_X32Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.556    14.453 r  processor/sys_arrays/ins41/acc_memory_reg[8]_i_1__11/CO[3]
                         net (fo=1, routed)           0.000    14.453    processor/sys_arrays/ins41/acc_memory_reg[8]_i_1__11_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.692 r  processor/sys_arrays/ins41/acc_memory_reg[12]_i_1__11/O[2]
                         net (fo=1, routed)           0.000    14.692    processor/sys_arrays/ins41/acc_memory_reg[12]_i_1__11_n_5
    SLICE_X32Y92         FDRE                                         r  processor/sys_arrays/ins41/acc_memory_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.434    14.775    processor/sys_arrays/ins41/clk_IBUF_BUFG
    SLICE_X32Y92         FDRE                                         r  processor/sys_arrays/ins41/acc_memory_reg[14]/C
                         clock pessimism              0.187    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X32Y92         FDRE (Setup_fdre_C_D)        0.062    14.988    processor/sys_arrays/ins41/acc_memory_reg[14]
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -14.692    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 processor/col_feeder/count_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/sys_arrays/ins41/acc_memory_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mainclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mainclk rise@10.000ns - mainclk rise@0.000ns)
  Data Path Delay:        9.601ns  (logic 3.970ns (41.350%)  route 5.631ns (58.650%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.554     5.075    processor/col_feeder/clk_IBUF_BUFG
    SLICE_X40Y96         FDSE                                         r  processor/col_feeder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDSE (Prop_fdse_C_Q)         0.419     5.494 r  processor/col_feeder/count_reg[2]/Q
                         net (fo=40, routed)          0.790     6.284    processor/col_feeder/count_reg_n_0_[2]
    SLICE_X43Y97         LUT4 (Prop_lut4_I0_O)        0.299     6.583 f  processor/col_feeder/passdata_a[7]_i_3__1/O
                         net (fo=17, routed)          0.912     7.495    processor/col_feeder/passdata_a[7]_i_3__1_n_0
    SLICE_X35Y96         LUT5 (Prop_lut5_I1_O)        0.124     7.619 f  processor/col_feeder/passdata_a[1]_i_1__2/O
                         net (fo=21, routed)          0.925     8.544    processor/sys_arrays/ins31/acc_memory1__0_carry__1_0[1]
    SLICE_X34Y89         LUT2 (Prop_lut2_I1_O)        0.150     8.694 r  processor/sys_arrays/ins31/acc_memory1__0_carry_i_8__5/O
                         net (fo=1, routed)           0.579     9.273    processor/col_feeder/acc_memory1__0_carry_2
    SLICE_X35Y89         LUT6 (Prop_lut6_I5_O)        0.328     9.601 r  processor/col_feeder/acc_memory1__0_carry_i_4__11/O
                         net (fo=1, routed)           0.000     9.601    processor/sys_arrays/ins41/S[3]
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.002 r  processor/sys_arrays/ins41/acc_memory1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.002    processor/sys_arrays/ins41/acc_memory1__0_carry_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.116 r  processor/sys_arrays/ins41/acc_memory1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.116    processor/sys_arrays/ins41/acc_memory1__0_carry__0_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.450 r  processor/sys_arrays/ins41/acc_memory1__0_carry__1/O[1]
                         net (fo=4, routed)           0.707    11.157    processor/sys_arrays/ins31/acc_memory1__60_carry__0_i_6__11_0[1]
    SLICE_X35Y94         LUT4 (Prop_lut4_I3_O)        0.303    11.460 r  processor/sys_arrays/ins31/acc_memory1__60_carry__0_i_12__5/O
                         net (fo=2, routed)           0.958    12.417    processor/sys_arrays/ins31/acc_memory1__60_carry__0_i_12__5_n_0
    SLICE_X34Y91         LUT6 (Prop_lut6_I0_O)        0.124    12.541 r  processor/sys_arrays/ins31/acc_memory1__60_carry__0_i_5__11/O
                         net (fo=1, routed)           0.000    12.541    processor/sys_arrays/ins41/acc_memory_reg[11]_1[1]
    SLICE_X34Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.917 r  processor/sys_arrays/ins41/acc_memory1__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.917    processor/sys_arrays/ins41/acc_memory1__60_carry__0_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.136 r  processor/sys_arrays/ins41/acc_memory1__60_carry__1/O[0]
                         net (fo=2, routed)           0.760    13.897    processor/sys_arrays/ins41/acc_memory1__60_carry__1_n_7
    SLICE_X32Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.556    14.453 r  processor/sys_arrays/ins41/acc_memory_reg[8]_i_1__11/CO[3]
                         net (fo=1, routed)           0.000    14.453    processor/sys_arrays/ins41/acc_memory_reg[8]_i_1__11_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.676 r  processor/sys_arrays/ins41/acc_memory_reg[12]_i_1__11/O[0]
                         net (fo=1, routed)           0.000    14.676    processor/sys_arrays/ins41/acc_memory_reg[12]_i_1__11_n_7
    SLICE_X32Y92         FDRE                                         r  processor/sys_arrays/ins41/acc_memory_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.434    14.775    processor/sys_arrays/ins41/clk_IBUF_BUFG
    SLICE_X32Y92         FDRE                                         r  processor/sys_arrays/ins41/acc_memory_reg[12]/C
                         clock pessimism              0.187    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X32Y92         FDRE (Setup_fdre_C_D)        0.062    14.988    processor/sys_arrays/ins41/acc_memory_reg[12]
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -14.676    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.341ns  (required time - arrival time)
  Source:                 processor/row_feeder/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/sys_arrays/ins14/acc_memory_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mainclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mainclk rise@10.000ns - mainclk rise@0.000ns)
  Data Path Delay:        9.713ns  (logic 3.892ns (40.071%)  route 5.821ns (59.929%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.559     5.080    processor/row_feeder/clk_IBUF_BUFG
    SLICE_X57Y93         FDRE                                         r  processor/row_feeder/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  processor/row_feeder/count_reg[0]/Q
                         net (fo=42, routed)          1.079     6.615    processor/row_feeder/count_reg_n_0_[0]
    SLICE_X52Y94         LUT4 (Prop_lut4_I1_O)        0.124     6.739 r  processor/row_feeder/passdata_b[7]_i_4__0/O
                         net (fo=9, routed)           1.075     7.814    processor/row_feeder/passdata_b[7]_i_4__0_n_0
    SLICE_X60Y95         LUT5 (Prop_lut5_I3_O)        0.124     7.938 r  processor/row_feeder/passdata_b[0]_i_1/O
                         net (fo=17, routed)          0.728     8.666    processor/sys_arrays/ins13/D[0]
    SLICE_X57Y91         LUT6 (Prop_lut6_I2_O)        0.124     8.790 r  processor/sys_arrays/ins13/acc_memory1__0_carry__0_i_4/O
                         net (fo=2, routed)           0.662     9.452    processor/sys_arrays/ins13/passdata_a_reg[4]_1[0]
    SLICE_X58Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.576 r  processor/sys_arrays/ins13/acc_memory1__0_carry__0_i_8__2/O
                         net (fo=1, routed)           0.000     9.576    processor/sys_arrays/ins14/acc_memory1__60_carry_1[0]
    SLICE_X58Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.108 r  processor/sys_arrays/ins14/acc_memory1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.108    processor/sys_arrays/ins14/acc_memory1__0_carry__0_n_0
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.330 r  processor/sys_arrays/ins14/acc_memory1__0_carry__1/O[0]
                         net (fo=3, routed)           0.471    10.801    processor/sys_arrays/ins13/acc_memory1__60_carry__0_i_6__2_0[0]
    SLICE_X59Y90         LUT4 (Prop_lut4_I3_O)        0.299    11.100 r  processor/sys_arrays/ins13/acc_memory1__60_carry__0_i_11/O
                         net (fo=4, routed)           0.458    11.558    processor/sys_arrays/ins13/passdata_a_reg[1]_1
    SLICE_X59Y90         LUT6 (Prop_lut6_I1_O)        0.124    11.682 r  processor/sys_arrays/ins13/acc_memory1__60_carry__0_i_3__2/O
                         net (fo=1, routed)           0.739    12.422    processor/sys_arrays/ins14/acc_memory_reg[11]_0[0]
    SLICE_X59Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.929 r  processor/sys_arrays/ins14/acc_memory1__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.929    processor/sys_arrays/ins14/acc_memory1__60_carry__0_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.151 r  processor/sys_arrays/ins14/acc_memory1__60_carry__1/O[0]
                         net (fo=2, routed)           0.608    13.759    processor/sys_arrays/ins14/acc_memory1__60_carry__1_n_7
    SLICE_X58Y93         LUT2 (Prop_lut2_I0_O)        0.299    14.058 r  processor/sys_arrays/ins14/acc_memory[8]_i_2__2/O
                         net (fo=1, routed)           0.000    14.058    processor/sys_arrays/ins14/acc_memory[8]_i_2__2_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.459 r  processor/sys_arrays/ins14/acc_memory_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.459    processor/sys_arrays/ins14/acc_memory_reg[8]_i_1__2_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.793 r  processor/sys_arrays/ins14/acc_memory_reg[12]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    14.793    processor/sys_arrays/ins14/acc_memory_reg[12]_i_1__2_n_6
    SLICE_X58Y94         FDRE                                         r  processor/sys_arrays/ins14/acc_memory_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.508    14.849    processor/sys_arrays/ins14/clk_IBUF_BUFG
    SLICE_X58Y94         FDRE                                         r  processor/sys_arrays/ins14/acc_memory_reg[13]/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X58Y94         FDRE (Setup_fdre_C_D)        0.062    15.134    processor/sys_arrays/ins14/acc_memory_reg[13]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -14.793    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 processor/row_feeder/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/sys_arrays/ins14/acc_memory_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mainclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mainclk rise@10.000ns - mainclk rise@0.000ns)
  Data Path Delay:        9.692ns  (logic 3.871ns (39.941%)  route 5.821ns (60.059%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.559     5.080    processor/row_feeder/clk_IBUF_BUFG
    SLICE_X57Y93         FDRE                                         r  processor/row_feeder/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  processor/row_feeder/count_reg[0]/Q
                         net (fo=42, routed)          1.079     6.615    processor/row_feeder/count_reg_n_0_[0]
    SLICE_X52Y94         LUT4 (Prop_lut4_I1_O)        0.124     6.739 r  processor/row_feeder/passdata_b[7]_i_4__0/O
                         net (fo=9, routed)           1.075     7.814    processor/row_feeder/passdata_b[7]_i_4__0_n_0
    SLICE_X60Y95         LUT5 (Prop_lut5_I3_O)        0.124     7.938 r  processor/row_feeder/passdata_b[0]_i_1/O
                         net (fo=17, routed)          0.728     8.666    processor/sys_arrays/ins13/D[0]
    SLICE_X57Y91         LUT6 (Prop_lut6_I2_O)        0.124     8.790 r  processor/sys_arrays/ins13/acc_memory1__0_carry__0_i_4/O
                         net (fo=2, routed)           0.662     9.452    processor/sys_arrays/ins13/passdata_a_reg[4]_1[0]
    SLICE_X58Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.576 r  processor/sys_arrays/ins13/acc_memory1__0_carry__0_i_8__2/O
                         net (fo=1, routed)           0.000     9.576    processor/sys_arrays/ins14/acc_memory1__60_carry_1[0]
    SLICE_X58Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.108 r  processor/sys_arrays/ins14/acc_memory1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.108    processor/sys_arrays/ins14/acc_memory1__0_carry__0_n_0
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.330 r  processor/sys_arrays/ins14/acc_memory1__0_carry__1/O[0]
                         net (fo=3, routed)           0.471    10.801    processor/sys_arrays/ins13/acc_memory1__60_carry__0_i_6__2_0[0]
    SLICE_X59Y90         LUT4 (Prop_lut4_I3_O)        0.299    11.100 r  processor/sys_arrays/ins13/acc_memory1__60_carry__0_i_11/O
                         net (fo=4, routed)           0.458    11.558    processor/sys_arrays/ins13/passdata_a_reg[1]_1
    SLICE_X59Y90         LUT6 (Prop_lut6_I1_O)        0.124    11.682 r  processor/sys_arrays/ins13/acc_memory1__60_carry__0_i_3__2/O
                         net (fo=1, routed)           0.739    12.422    processor/sys_arrays/ins14/acc_memory_reg[11]_0[0]
    SLICE_X59Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.929 r  processor/sys_arrays/ins14/acc_memory1__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.929    processor/sys_arrays/ins14/acc_memory1__60_carry__0_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.151 r  processor/sys_arrays/ins14/acc_memory1__60_carry__1/O[0]
                         net (fo=2, routed)           0.608    13.759    processor/sys_arrays/ins14/acc_memory1__60_carry__1_n_7
    SLICE_X58Y93         LUT2 (Prop_lut2_I0_O)        0.299    14.058 r  processor/sys_arrays/ins14/acc_memory[8]_i_2__2/O
                         net (fo=1, routed)           0.000    14.058    processor/sys_arrays/ins14/acc_memory[8]_i_2__2_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.459 r  processor/sys_arrays/ins14/acc_memory_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.459    processor/sys_arrays/ins14/acc_memory_reg[8]_i_1__2_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.772 r  processor/sys_arrays/ins14/acc_memory_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    14.772    processor/sys_arrays/ins14/acc_memory_reg[12]_i_1__2_n_4
    SLICE_X58Y94         FDRE                                         r  processor/sys_arrays/ins14/acc_memory_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.508    14.849    processor/sys_arrays/ins14/clk_IBUF_BUFG
    SLICE_X58Y94         FDRE                                         r  processor/sys_arrays/ins14/acc_memory_reg[15]/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X58Y94         FDRE (Setup_fdre_C_D)        0.062    15.134    processor/sys_arrays/ins14/acc_memory_reg[15]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -14.772    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.377ns  (required time - arrival time)
  Source:                 processor/col_feeder/count_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/sys_arrays/ins11/acc_memory_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mainclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mainclk rise@10.000ns - mainclk rise@0.000ns)
  Data Path Delay:        9.663ns  (logic 3.846ns (39.802%)  route 5.817ns (60.198%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.554     5.075    processor/col_feeder/clk_IBUF_BUFG
    SLICE_X40Y96         FDSE                                         r  processor/col_feeder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDSE (Prop_fdse_C_Q)         0.419     5.494 f  processor/col_feeder/count_reg[2]/Q
                         net (fo=40, routed)          1.331     6.825    processor/col_feeder/count_reg_n_0_[2]
    SLICE_X46Y96         LUT6 (Prop_lut6_I3_O)        0.299     7.124 f  processor/col_feeder/passdata_a[1]_i_2__2/O
                         net (fo=1, routed)           0.662     7.786    processor/col_feeder/passdata_a[1]_i_2__2_n_0
    SLICE_X48Y96         LUT5 (Prop_lut5_I0_O)        0.124     7.910 f  processor/col_feeder/passdata_a[1]_i_1/O
                         net (fo=19, routed)          0.838     8.748    processor/row_feeder/A[1]
    SLICE_X53Y90         LUT2 (Prop_lut2_I1_O)        0.124     8.872 r  processor/row_feeder/acc_memory1__0_carry_i_8__0/O
                         net (fo=2, routed)           0.495     9.367    processor/row_feeder/temp_internal_arr_in_reg[3][26]_1
    SLICE_X53Y89         LUT5 (Prop_lut5_I2_O)        0.124     9.491 r  processor/row_feeder/acc_memory1__0_carry_i_1/O
                         net (fo=1, routed)           0.490     9.981    processor/sys_arrays/ins11/DI[2]
    SLICE_X54Y89         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.377 r  processor/sys_arrays/ins11/acc_memory1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.377    processor/sys_arrays/ins11/acc_memory1__0_carry_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.494 r  processor/sys_arrays/ins11/acc_memory1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.494    processor/sys_arrays/ins11/acc_memory1__0_carry__0_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.713 r  processor/sys_arrays/ins11/acc_memory1__0_carry__1/O[0]
                         net (fo=2, routed)           0.451    11.165    processor/row_feeder/acc_memory1__60_carry__0_i_6_0[0]
    SLICE_X55Y94         LUT4 (Prop_lut4_I3_O)        0.295    11.460 r  processor/row_feeder/acc_memory1__60_carry__0_i_9__0/O
                         net (fo=3, routed)           0.446    11.905    processor/row_feeder/acc_memory1__60_carry__0_i_9__0_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I0_O)        0.124    12.029 r  processor/row_feeder/acc_memory1__60_carry__0_i_1__0/O
                         net (fo=1, routed)           0.626    12.655    processor/sys_arrays/ins11/acc_memory_reg[11]_0[2]
    SLICE_X55Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.040 r  processor/sys_arrays/ins11/acc_memory1__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.040    processor/sys_arrays/ins11/acc_memory1__60_carry__0_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.262 r  processor/sys_arrays/ins11/acc_memory1__60_carry__1/O[0]
                         net (fo=2, routed)           0.477    13.740    processor/sys_arrays/ins11/acc_memory1[11]
    SLICE_X56Y91         LUT2 (Prop_lut2_I0_O)        0.299    14.039 r  processor/sys_arrays/ins11/acc_memory[8]_i_2/O
                         net (fo=1, routed)           0.000    14.039    processor/sys_arrays/ins11/acc_memory[8]_i_2_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.415 r  processor/sys_arrays/ins11/acc_memory_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.415    processor/sys_arrays/ins11/acc_memory_reg[8]_i_1_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.738 r  processor/sys_arrays/ins11/acc_memory_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.738    processor/sys_arrays/ins11/acc_memory_reg[12]_i_1_n_6
    SLICE_X56Y92         FDRE                                         r  processor/sys_arrays/ins11/acc_memory_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.442    14.783    processor/sys_arrays/ins11/clk_IBUF_BUFG
    SLICE_X56Y92         FDRE                                         r  processor/sys_arrays/ins11/acc_memory_reg[13]/C
                         clock pessimism              0.258    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X56Y92         FDRE (Setup_fdre_C_D)        0.109    15.115    processor/sys_arrays/ins11/acc_memory_reg[13]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -14.738    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.385ns  (required time - arrival time)
  Source:                 processor/col_feeder/count_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/sys_arrays/ins11/acc_memory_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mainclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mainclk rise@10.000ns - mainclk rise@0.000ns)
  Data Path Delay:        9.655ns  (logic 3.838ns (39.752%)  route 5.817ns (60.248%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.554     5.075    processor/col_feeder/clk_IBUF_BUFG
    SLICE_X40Y96         FDSE                                         r  processor/col_feeder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDSE (Prop_fdse_C_Q)         0.419     5.494 f  processor/col_feeder/count_reg[2]/Q
                         net (fo=40, routed)          1.331     6.825    processor/col_feeder/count_reg_n_0_[2]
    SLICE_X46Y96         LUT6 (Prop_lut6_I3_O)        0.299     7.124 f  processor/col_feeder/passdata_a[1]_i_2__2/O
                         net (fo=1, routed)           0.662     7.786    processor/col_feeder/passdata_a[1]_i_2__2_n_0
    SLICE_X48Y96         LUT5 (Prop_lut5_I0_O)        0.124     7.910 f  processor/col_feeder/passdata_a[1]_i_1/O
                         net (fo=19, routed)          0.838     8.748    processor/row_feeder/A[1]
    SLICE_X53Y90         LUT2 (Prop_lut2_I1_O)        0.124     8.872 r  processor/row_feeder/acc_memory1__0_carry_i_8__0/O
                         net (fo=2, routed)           0.495     9.367    processor/row_feeder/temp_internal_arr_in_reg[3][26]_1
    SLICE_X53Y89         LUT5 (Prop_lut5_I2_O)        0.124     9.491 r  processor/row_feeder/acc_memory1__0_carry_i_1/O
                         net (fo=1, routed)           0.490     9.981    processor/sys_arrays/ins11/DI[2]
    SLICE_X54Y89         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.377 r  processor/sys_arrays/ins11/acc_memory1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.377    processor/sys_arrays/ins11/acc_memory1__0_carry_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.494 r  processor/sys_arrays/ins11/acc_memory1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.494    processor/sys_arrays/ins11/acc_memory1__0_carry__0_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.713 r  processor/sys_arrays/ins11/acc_memory1__0_carry__1/O[0]
                         net (fo=2, routed)           0.451    11.165    processor/row_feeder/acc_memory1__60_carry__0_i_6_0[0]
    SLICE_X55Y94         LUT4 (Prop_lut4_I3_O)        0.295    11.460 r  processor/row_feeder/acc_memory1__60_carry__0_i_9__0/O
                         net (fo=3, routed)           0.446    11.905    processor/row_feeder/acc_memory1__60_carry__0_i_9__0_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I0_O)        0.124    12.029 r  processor/row_feeder/acc_memory1__60_carry__0_i_1__0/O
                         net (fo=1, routed)           0.626    12.655    processor/sys_arrays/ins11/acc_memory_reg[11]_0[2]
    SLICE_X55Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.040 r  processor/sys_arrays/ins11/acc_memory1__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.040    processor/sys_arrays/ins11/acc_memory1__60_carry__0_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.262 r  processor/sys_arrays/ins11/acc_memory1__60_carry__1/O[0]
                         net (fo=2, routed)           0.477    13.740    processor/sys_arrays/ins11/acc_memory1[11]
    SLICE_X56Y91         LUT2 (Prop_lut2_I0_O)        0.299    14.039 r  processor/sys_arrays/ins11/acc_memory[8]_i_2/O
                         net (fo=1, routed)           0.000    14.039    processor/sys_arrays/ins11/acc_memory[8]_i_2_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.415 r  processor/sys_arrays/ins11/acc_memory_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.415    processor/sys_arrays/ins11/acc_memory_reg[8]_i_1_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.730 r  processor/sys_arrays/ins11/acc_memory_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.730    processor/sys_arrays/ins11/acc_memory_reg[12]_i_1_n_4
    SLICE_X56Y92         FDRE                                         r  processor/sys_arrays/ins11/acc_memory_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.442    14.783    processor/sys_arrays/ins11/clk_IBUF_BUFG
    SLICE_X56Y92         FDRE                                         r  processor/sys_arrays/ins11/acc_memory_reg[15]/C
                         clock pessimism              0.258    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X56Y92         FDRE (Setup_fdre_C_D)        0.109    15.115    processor/sys_arrays/ins11/acc_memory_reg[15]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -14.730    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (required time - arrival time)
  Source:                 processor/col_feeder/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/sys_arrays/ins21/acc_memory_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mainclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mainclk rise@10.000ns - mainclk rise@0.000ns)
  Data Path Delay:        9.601ns  (logic 4.103ns (42.733%)  route 5.498ns (57.267%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.555     5.076    processor/col_feeder/clk_IBUF_BUFG
    SLICE_X40Y97         FDRE                                         r  processor/col_feeder/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  processor/col_feeder/count_reg[0]/Q
                         net (fo=42, routed)          1.041     6.573    processor/col_feeder/count_reg_n_0_[0]
    SLICE_X41Y96         LUT4 (Prop_lut4_I3_O)        0.152     6.725 r  processor/col_feeder/passdata_a[7]_i_3__0/O
                         net (fo=15, routed)          0.871     7.596    processor/col_feeder/passdata_a[7]_i_3__0_n_0
    SLICE_X44Y96         LUT5 (Prop_lut5_I2_O)        0.326     7.922 r  processor/col_feeder/passdata_a[5]_i_1__0/O
                         net (fo=21, routed)          0.743     8.665    processor/col_feeder/temp_internal_arr_in_reg[2][21]_0
    SLICE_X46Y94         LUT6 (Prop_lut6_I0_O)        0.124     8.789 r  processor/col_feeder/acc_memory1__0_carry__0_i_1__3/O
                         net (fo=2, routed)           0.828     9.617    processor/col_feeder/passdata_b_reg[1]_0[3]
    SLICE_X46Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.741 r  processor/col_feeder/acc_memory1__0_carry__0_i_5__3/O
                         net (fo=1, routed)           0.000     9.741    processor/sys_arrays/ins21/acc_memory1__60_carry_1[3]
    SLICE_X46Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.117 r  processor/sys_arrays/ins21/acc_memory1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.117    processor/sys_arrays/ins21/acc_memory1__0_carry__0_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.346 r  processor/sys_arrays/ins21/acc_memory1__0_carry__1/CO[2]
                         net (fo=2, routed)           0.501    10.847    processor/sys_arrays/ins11/acc_memory1__60_carry__0_i_5__3_1[0]
    SLICE_X47Y90         LUT4 (Prop_lut4_I3_O)        0.338    11.185 r  processor/sys_arrays/ins11/acc_memory1__60_carry__1_i_11__3/O
                         net (fo=2, routed)           0.424    11.609    processor/sys_arrays/ins11/acc_memory1__60_carry__1_i_11__3_n_0
    SLICE_X47Y91         LUT6 (Prop_lut6_I0_O)        0.332    11.941 r  processor/sys_arrays/ins11/acc_memory1__60_carry__1_i_3__3/O
                         net (fo=2, routed)           0.573    12.515    processor/sys_arrays/ins11/passdata_b_reg[7]_1[1]
    SLICE_X45Y91         LUT5 (Prop_lut5_I0_O)        0.124    12.639 r  processor/sys_arrays/ins11/acc_memory1__60_carry__1_i_7__3/O
                         net (fo=1, routed)           0.000    12.639    processor/sys_arrays/ins21/acc_memory_reg[15]_2[1]
    SLICE_X45Y91         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.219 r  processor/sys_arrays/ins21/acc_memory1__60_carry__1/O[2]
                         net (fo=2, routed)           0.517    13.735    processor/sys_arrays/ins21/acc_memory1__60_carry__1_n_5
    SLICE_X44Y91         LUT2 (Prop_lut2_I0_O)        0.302    14.037 r  processor/sys_arrays/ins21/acc_memory[12]_i_4__3/O
                         net (fo=1, routed)           0.000    14.037    processor/sys_arrays/ins21/acc_memory[12]_i_4__3_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.677 r  processor/sys_arrays/ins21/acc_memory_reg[12]_i_1__3/O[3]
                         net (fo=1, routed)           0.000    14.677    processor/sys_arrays/ins21/acc_memory_reg[12]_i_1__3_n_4
    SLICE_X44Y91         FDRE                                         r  processor/sys_arrays/ins21/acc_memory_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.437    14.778    processor/sys_arrays/ins21/clk_IBUF_BUFG
    SLICE_X44Y91         FDRE                                         r  processor/sys_arrays/ins21/acc_memory_reg[15]/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X44Y91         FDRE (Setup_fdre_C_D)        0.062    15.063    processor/sys_arrays/ins21/acc_memory_reg[15]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                         -14.677    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 processor/row_feeder/count_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/sys_arrays/ins13/acc_memory_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mainclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mainclk rise@10.000ns - mainclk rise@0.000ns)
  Data Path Delay:        9.659ns  (logic 3.903ns (40.407%)  route 5.756ns (59.593%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.558     5.079    processor/row_feeder/clk_IBUF_BUFG
    SLICE_X54Y92         FDSE                                         r  processor/row_feeder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDSE (Prop_fdse_C_Q)         0.478     5.557 f  processor/row_feeder/count_reg[2]/Q
                         net (fo=40, routed)          0.760     6.317    processor/row_feeder/count_reg_n_0_[2]
    SLICE_X54Y94         LUT4 (Prop_lut4_I1_O)        0.298     6.615 f  processor/row_feeder/passdata_b[7]_i_3/O
                         net (fo=17, routed)          0.861     7.475    processor/row_feeder/passdata_b[7]_i_3_n_0
    SLICE_X57Y94         LUT5 (Prop_lut5_I2_O)        0.124     7.599 f  processor/row_feeder/passdata_b[4]_i_1__2/O
                         net (fo=18, routed)          0.935     8.534    processor/sys_arrays/ins12/acc_memory1__60_carry__1_0[4]
    SLICE_X61Y95         LUT2 (Prop_lut2_I1_O)        0.152     8.686 r  processor/sys_arrays/ins12/acc_memory1__30_carry__0_i_12__2/O
                         net (fo=2, routed)           0.733     9.420    processor/sys_arrays/ins12/acc_memory1__30_carry__0_i_12__2_n_0
    SLICE_X62Y93         LUT6 (Prop_lut6_I2_O)        0.332     9.752 r  processor/sys_arrays/ins12/acc_memory1__30_carry__0_i_7__1/O
                         net (fo=1, routed)           0.000     9.752    processor/sys_arrays/ins13/acc_memory1__60_carry__0_i_7__1_1[1]
    SLICE_X62Y93         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.332 r  processor/sys_arrays/ins13/acc_memory1__30_carry__0/O[2]
                         net (fo=3, routed)           0.737    11.069    processor/sys_arrays/ins12/acc_memory1__60_carry__0_i_5__1_0[1]
    SLICE_X63Y90         LUT4 (Prop_lut4_I2_O)        0.302    11.371 r  processor/sys_arrays/ins12/acc_memory1__60_carry__0_i_10__2/O
                         net (fo=3, routed)           0.451    11.822    processor/sys_arrays/ins12/acc_memory1__60_carry__0_i_10__2_n_0
    SLICE_X64Y90         LUT6 (Prop_lut6_I5_O)        0.124    11.946 r  processor/sys_arrays/ins12/acc_memory1__60_carry__0_i_1__2/O
                         net (fo=1, routed)           0.467    12.413    processor/sys_arrays/ins13/acc_memory_reg[11]_0[2]
    SLICE_X63Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.798 r  processor/sys_arrays/ins13/acc_memory1__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.798    processor/sys_arrays/ins13/acc_memory1__60_carry__0_n_0
    SLICE_X63Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.132 r  processor/sys_arrays/ins13/acc_memory1__60_carry__1/O[1]
                         net (fo=2, routed)           0.812    13.944    processor/sys_arrays/ins13/acc_memory1__60_carry__1_n_6
    SLICE_X62Y90         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.794    14.738 r  processor/sys_arrays/ins13/acc_memory_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    14.738    processor/sys_arrays/ins13/acc_memory_reg[12]_i_1__1_n_4
    SLICE_X62Y90         FDRE                                         r  processor/sys_arrays/ins13/acc_memory_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.507    14.848    processor/sys_arrays/ins13/clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  processor/sys_arrays/ins13/acc_memory_reg[15]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y90         FDRE (Setup_fdre_C_D)        0.062    15.133    processor/sys_arrays/ins13/acc_memory_reg[15]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                         -14.738    
  -------------------------------------------------------------------
                         slack                                  0.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 processor/C_reg[3][2][2]/C
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/bucket_reg[28][2]/D
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mainclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mainclk rise@0.000ns - mainclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.885%)  route 0.213ns (60.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.555     1.438    processor/clk_IBUF_BUFG
    SLICE_X33Y82         FDRE                                         r  processor/C_reg[3][2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  processor/C_reg[3][2][2]/Q
                         net (fo=1, routed)           0.213     1.792    transmitter/bucket_reg[29][7]_0[2]
    SLICE_X36Y83         FDRE                                         r  transmitter/bucket_reg[28][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.822     1.950    transmitter/clk_IBUF_BUFG
    SLICE_X36Y83         FDRE                                         r  transmitter/bucket_reg[28][2]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X36Y83         FDRE (Hold_fdre_C_D)         0.070     1.771    transmitter/bucket_reg[28][2]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 processor/sys_arrays/ins41/acc_memory_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/C_reg[3][0][9]/D
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mainclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mainclk rise@0.000ns - mainclk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.172%)  route 0.228ns (61.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.560     1.443    processor/sys_arrays/ins41/clk_IBUF_BUFG
    SLICE_X32Y91         FDRE                                         r  processor/sys_arrays/ins41/acc_memory_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  processor/sys_arrays/ins41/acc_memory_reg[9]/Q
                         net (fo=2, routed)           0.228     1.813    processor/ins41/acc_memory_reg[9]
    SLICE_X39Y90         FDRE                                         r  processor/C_reg[3][0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.828     1.956    processor/clk_IBUF_BUFG
    SLICE_X39Y90         FDRE                                         r  processor/C_reg[3][0][9]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X39Y90         FDRE (Hold_fdre_C_D)         0.070     1.777    processor/C_reg[3][0][9]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 processor/sys_arrays/ins43/acc_memory_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/C_reg[3][2][11]/D
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mainclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mainclk rise@0.000ns - mainclk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.412%)  route 0.226ns (61.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.557     1.440    processor/sys_arrays/ins43/clk_IBUF_BUFG
    SLICE_X33Y85         FDRE                                         r  processor/sys_arrays/ins43/acc_memory_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  processor/sys_arrays/ins43/acc_memory_reg[11]/Q
                         net (fo=2, routed)           0.226     1.807    processor/ins43/acc_memory_reg[11]
    SLICE_X36Y85         FDRE                                         r  processor/C_reg[3][2][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.824     1.952    processor/clk_IBUF_BUFG
    SLICE_X36Y85         FDRE                                         r  processor/C_reg[3][2][11]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X36Y85         FDRE (Hold_fdre_C_D)         0.066     1.769    processor/C_reg[3][2][11]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 processor/sys_arrays/ins41/acc_memory_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/C_reg[3][0][12]/D
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mainclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mainclk rise@0.000ns - mainclk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.134%)  route 0.239ns (62.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.560     1.443    processor/sys_arrays/ins41/clk_IBUF_BUFG
    SLICE_X32Y92         FDRE                                         r  processor/sys_arrays/ins41/acc_memory_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  processor/sys_arrays/ins41/acc_memory_reg[12]/Q
                         net (fo=2, routed)           0.239     1.823    processor/ins41/acc_memory_reg[12]
    SLICE_X37Y92         FDRE                                         r  processor/C_reg[3][0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.828     1.956    processor/clk_IBUF_BUFG
    SLICE_X37Y92         FDRE                                         r  processor/C_reg[3][0][12]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X37Y92         FDRE (Hold_fdre_C_D)         0.070     1.777    processor/C_reg[3][0][12]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 processor/sys_arrays/ins41/acc_memory_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/C_reg[3][0][14]/D
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mainclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mainclk rise@0.000ns - mainclk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.116%)  route 0.239ns (62.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.560     1.443    processor/sys_arrays/ins41/clk_IBUF_BUFG
    SLICE_X32Y92         FDRE                                         r  processor/sys_arrays/ins41/acc_memory_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  processor/sys_arrays/ins41/acc_memory_reg[14]/Q
                         net (fo=2, routed)           0.239     1.823    processor/ins41/acc_memory_reg[14]
    SLICE_X37Y92         FDRE                                         r  processor/C_reg[3][0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.828     1.956    processor/clk_IBUF_BUFG
    SLICE_X37Y92         FDRE                                         r  processor/C_reg[3][0][14]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X37Y92         FDRE (Hold_fdre_C_D)         0.070     1.777    processor/C_reg[3][0][14]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 processor/C_reg[3][3][2]/C
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/bucket_reg[30][2]/D
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mainclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mainclk rise@0.000ns - mainclk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.963%)  route 0.240ns (63.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.551     1.434    processor/clk_IBUF_BUFG
    SLICE_X33Y77         FDRE                                         r  processor/C_reg[3][3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  processor/C_reg[3][3][2]/Q
                         net (fo=1, routed)           0.240     1.816    transmitter/bucket_reg[31][7]_0[2]
    SLICE_X37Y79         FDRE                                         r  transmitter/bucket_reg[30][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.818     1.946    transmitter/clk_IBUF_BUFG
    SLICE_X37Y79         FDRE                                         r  transmitter/bucket_reg[30][2]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X37Y79         FDRE (Hold_fdre_C_D)         0.072     1.769    transmitter/bucket_reg[30][2]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 processor/sys_arrays/ins44/acc_memory_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/C_reg[3][3][0]/D
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mainclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mainclk rise@0.000ns - mainclk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.275%)  route 0.237ns (62.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.551     1.434    processor/sys_arrays/ins44/clk_IBUF_BUFG
    SLICE_X32Y77         FDRE                                         r  processor/sys_arrays/ins44/acc_memory_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  processor/sys_arrays/ins44/acc_memory_reg[0]/Q
                         net (fo=2, routed)           0.237     1.812    processor/ins44/acc_memory_reg[0]
    SLICE_X37Y77         FDRE                                         r  processor/C_reg[3][3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.816     1.944    processor/clk_IBUF_BUFG
    SLICE_X37Y77         FDRE                                         r  processor/C_reg[3][3][0]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X37Y77         FDRE (Hold_fdre_C_D)         0.070     1.765    processor/C_reg[3][3][0]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 processor/sys_arrays/ins43/acc_memory_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/C_reg[3][2][4]/D
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mainclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mainclk rise@0.000ns - mainclk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.466%)  route 0.226ns (61.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.557     1.440    processor/sys_arrays/ins43/clk_IBUF_BUFG
    SLICE_X33Y84         FDRE                                         r  processor/sys_arrays/ins43/acc_memory_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  processor/sys_arrays/ins43/acc_memory_reg[4]/Q
                         net (fo=2, routed)           0.226     1.807    processor/ins43/acc_memory_reg[4]
    SLICE_X38Y85         FDRE                                         r  processor/C_reg[3][2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.824     1.952    processor/clk_IBUF_BUFG
    SLICE_X38Y85         FDRE                                         r  processor/C_reg[3][2][4]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X38Y85         FDRE (Hold_fdre_C_D)         0.053     1.756    processor/C_reg[3][2][4]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 processor/sys_arrays/ins44/acc_memory_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/C_reg[3][3][4]/D
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mainclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mainclk rise@0.000ns - mainclk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.418%)  route 0.257ns (64.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.551     1.434    processor/sys_arrays/ins44/clk_IBUF_BUFG
    SLICE_X32Y78         FDRE                                         r  processor/sys_arrays/ins44/acc_memory_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  processor/sys_arrays/ins44/acc_memory_reg[4]/Q
                         net (fo=2, routed)           0.257     1.832    processor/ins44/acc_memory_reg[4]
    SLICE_X36Y82         FDRE                                         r  processor/C_reg[3][3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.821     1.949    processor/clk_IBUF_BUFG
    SLICE_X36Y82         FDRE                                         r  processor/C_reg[3][3][4]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X36Y82         FDRE (Hold_fdre_C_D)         0.076     1.776    processor/C_reg[3][3][4]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 loader/mem_a_reg[2][31]/C
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/col_feeder/temp_internal_arr_in_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mainclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mainclk rise@0.000ns - mainclk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.189ns (54.119%)  route 0.160ns (45.881%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.644     1.528    loader/clk_IBUF_BUFG
    SLICE_X40Y100        FDRE                                         r  loader/mem_a_reg[2][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.141     1.669 r  loader/mem_a_reg[2][31]/Q
                         net (fo=1, routed)           0.160     1.829    processor/col_feeder/temp_internal_arr_in_reg[1][15]_0[31]
    SLICE_X40Y99         LUT3 (Prop_lut3_I2_O)        0.048     1.877 r  processor/col_feeder/temp_internal_arr_in[1][15]_i_1__0/O
                         net (fo=1, routed)           0.000     1.877    processor/col_feeder/temp_internal_arr_in[1][15]_i_1__0_n_0
    SLICE_X40Y99         FDRE                                         r  processor/col_feeder/temp_internal_arr_in_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.832     1.959    processor/col_feeder/clk_IBUF_BUFG
    SLICE_X40Y99         FDRE                                         r  processor/col_feeder/temp_internal_arr_in_reg[1][15]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X40Y99         FDRE (Hold_fdre_C_D)         0.107     1.817    processor/col_feeder/temp_internal_arr_in_reg[1][15]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mainclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X65Y76   controller/FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y76   controller/FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y76   controller/FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y76   controller/FSM_onehot_current_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y76   controller/FSM_onehot_current_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y76   controller/FSM_onehot_current_state_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y76   controller/FSM_onehot_current_state_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y94   loader/byte_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y94   loader/byte_count_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y76   controller/FSM_onehot_current_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y76   controller/FSM_onehot_current_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y76   controller/FSM_onehot_current_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y76   controller/FSM_onehot_current_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y76   controller/FSM_onehot_current_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y76   controller/FSM_onehot_current_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y76   controller/FSM_onehot_current_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y76   controller/FSM_onehot_current_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y76   controller/FSM_onehot_current_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y76   controller/FSM_onehot_current_state_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y76   controller/FSM_onehot_current_state_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y76   controller/FSM_onehot_current_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y76   controller/FSM_onehot_current_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y76   controller/FSM_onehot_current_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y76   controller/FSM_onehot_current_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y76   controller/FSM_onehot_current_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y76   controller/FSM_onehot_current_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y76   controller/FSM_onehot_current_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y76   controller/FSM_onehot_current_state_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y76   controller/FSM_onehot_current_state_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mainclk
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmitter/tx_reg/C
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.089ns  (logic 3.974ns (49.127%)  route 4.115ns (50.873%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.542     5.063    transmitter/clk_IBUF_BUFG
    SLICE_X51Y77         FDRE                                         r  transmitter/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_fdre_C_Q)         0.456     5.519 r  transmitter/tx_reg/Q
                         net (fo=1, routed)           4.115     9.634    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    13.152 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    13.152    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.422ns  (logic 4.163ns (56.095%)  route 3.259ns (43.905%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.608     5.129    controller/clk_IBUF_BUFG
    SLICE_X64Y76         FDRE                                         r  controller/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDRE (Prop_fdre_C_Q)         0.518     5.647 f  controller/FSM_onehot_current_state_reg[5]/Q
                         net (fo=6, routed)           1.206     6.853    controller/state_led_OBUF[4]
    SLICE_X64Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.977 r  controller/state_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.053     9.030    state_led_OBUF[0]
    L1                   OBUF (Prop_obuf_I_O)         3.521    12.551 r  state_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.551    state_led[0]
    L1                                                                r  state_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.356ns  (logic 4.022ns (54.671%)  route 3.334ns (45.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.608     5.129    controller/clk_IBUF_BUFG
    SLICE_X64Y76         FDRE                                         r  controller/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDRE (Prop_fdre_C_Q)         0.518     5.647 r  controller/FSM_onehot_current_state_reg[5]/Q
                         net (fo=6, routed)           3.334     8.981    state_led_OBUF[4]
    U3                   OBUF (Prop_obuf_I_O)         3.504    12.485 r  state_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.485    state_led[4]
    U3                                                                r  state_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.186ns  (logic 4.043ns (56.267%)  route 3.143ns (43.733%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.608     5.129    controller/clk_IBUF_BUFG
    SLICE_X64Y76         FDRE                                         r  controller/FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDRE (Prop_fdre_C_Q)         0.518     5.647 r  controller/FSM_onehot_current_state_reg[6]/Q
                         net (fo=4, routed)           3.143     8.790    state_led_OBUF[5]
    W3                   OBUF (Prop_obuf_I_O)         3.525    12.315 r  state_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.315    state_led[5]
    W3                                                                r  state_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.374ns  (logic 4.033ns (63.277%)  route 2.341ns (36.723%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.608     5.129    controller/clk_IBUF_BUFG
    SLICE_X64Y76         FDRE                                         r  controller/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDRE (Prop_fdre_C_Q)         0.518     5.647 r  controller/FSM_onehot_current_state_reg[2]/Q
                         net (fo=14, routed)          2.341     7.988    state_led_OBUF[1]
    P1                   OBUF (Prop_obuf_I_O)         3.515    11.503 r  state_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.503    state_led[1]
    P1                                                                r  state_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.703ns  (logic 3.974ns (69.681%)  route 1.729ns (30.319%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.608     5.129    controller/clk_IBUF_BUFG
    SLICE_X63Y76         FDRE                                         r  controller/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDRE (Prop_fdre_C_Q)         0.456     5.585 r  controller/FSM_onehot_current_state_reg[4]/Q
                         net (fo=5, routed)           1.729     7.314    state_led_OBUF[3]
    P3                   OBUF (Prop_obuf_I_O)         3.518    10.832 r  state_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.832    state_led[3]
    P3                                                                r  state_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.589ns  (logic 4.025ns (72.029%)  route 1.563ns (27.971%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.608     5.129    controller/clk_IBUF_BUFG
    SLICE_X64Y76         FDRE                                         r  controller/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDRE (Prop_fdre_C_Q)         0.518     5.647 r  controller/FSM_onehot_current_state_reg[3]/Q
                         net (fo=14, routed)          1.563     7.210    state_led_OBUF[2]
    N3                   OBUF (Prop_obuf_I_O)         3.507    10.717 r  state_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.717    state_led[2]
    N3                                                                r  state_led[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.691ns  (logic 1.372ns (81.182%)  route 0.318ns (18.818%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.581     1.464    controller/clk_IBUF_BUFG
    SLICE_X64Y76         FDRE                                         r  controller/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  controller/FSM_onehot_current_state_reg[3]/Q
                         net (fo=14, routed)          0.318     1.946    state_led_OBUF[2]
    N3                   OBUF (Prop_obuf_I_O)         1.208     3.155 r  state_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.155    state_led[2]
    N3                                                                r  state_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.739ns  (logic 1.360ns (78.200%)  route 0.379ns (21.800%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.581     1.464    controller/clk_IBUF_BUFG
    SLICE_X63Y76         FDRE                                         r  controller/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  controller/FSM_onehot_current_state_reg[4]/Q
                         net (fo=5, routed)           0.379     1.984    state_led_OBUF[3]
    P3                   OBUF (Prop_obuf_I_O)         1.219     3.203 r  state_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.203    state_led[3]
    P3                                                                r  state_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.025ns  (logic 1.380ns (68.162%)  route 0.645ns (31.838%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.581     1.464    controller/clk_IBUF_BUFG
    SLICE_X64Y76         FDRE                                         r  controller/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  controller/FSM_onehot_current_state_reg[2]/Q
                         net (fo=14, routed)          0.645     2.273    state_led_OBUF[1]
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.489 r  state_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.489    state_led[1]
    P1                                                                r  state_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.049ns  (logic 1.408ns (68.732%)  route 0.641ns (31.268%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.581     1.464    controller/clk_IBUF_BUFG
    SLICE_X63Y76         FDRE                                         r  controller/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDRE (Prop_fdre_C_Q)         0.141     1.605 f  controller/FSM_onehot_current_state_reg[4]/Q
                         net (fo=5, routed)           0.139     1.744    controller/state_led_OBUF[3]
    SLICE_X64Y76         LUT6 (Prop_lut6_I2_O)        0.045     1.789 r  controller/state_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.502     2.291    state_led_OBUF[0]
    L1                   OBUF (Prop_obuf_I_O)         1.222     3.513 r  state_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.513    state_led[0]
    L1                                                                r  state_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.367ns  (logic 1.390ns (58.739%)  route 0.977ns (41.261%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.581     1.464    controller/clk_IBUF_BUFG
    SLICE_X64Y76         FDRE                                         r  controller/FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  controller/FSM_onehot_current_state_reg[6]/Q
                         net (fo=4, routed)           0.977     2.605    state_led_OBUF[5]
    W3                   OBUF (Prop_obuf_I_O)         1.226     3.831 r  state_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.831    state_led[5]
    W3                                                                r  state_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.414ns  (logic 1.369ns (56.697%)  route 1.045ns (43.303%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.581     1.464    controller/clk_IBUF_BUFG
    SLICE_X64Y76         FDRE                                         r  controller/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  controller/FSM_onehot_current_state_reg[5]/Q
                         net (fo=6, routed)           1.045     2.674    state_led_OBUF[4]
    U3                   OBUF (Prop_obuf_I_O)         1.205     3.879 r  state_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.879    state_led[4]
    U3                                                                r  state_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/tx_reg/C
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.800ns  (logic 1.360ns (48.568%)  route 1.440ns (51.432%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.554     1.437    transmitter/clk_IBUF_BUFG
    SLICE_X51Y77         FDRE                                         r  transmitter/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  transmitter/tx_reg/Q
                         net (fo=1, routed)           1.440     3.018    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     4.237 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.237    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  mainclk

Max Delay          1314 Endpoints
Min Delay          1314 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            processor/sys_arrays/ins33/acc_memory_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.785ns  (logic 1.580ns (16.150%)  route 8.204ns (83.850%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rst_IBUF_inst/O
                         net (fo=52, routed)          2.594     4.051    controller/rst_IBUF
    SLICE_X62Y76         LUT2 (Prop_lut2_I0_O)        0.124     4.175 r  controller/FSM_onehot_state[3]_i_1__1/O
                         net (fo=715, routed)         5.610     9.785    processor/sys_arrays/ins33/passdata_a_reg[7]_3
    SLICE_X39Y79         FDRE                                         r  processor/sys_arrays/ins33/acc_memory_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.424     4.765    processor/sys_arrays/ins33/clk_IBUF_BUFG
    SLICE_X39Y79         FDRE                                         r  processor/sys_arrays/ins33/acc_memory_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            processor/sys_arrays/ins33/acc_memory_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.785ns  (logic 1.580ns (16.150%)  route 8.204ns (83.850%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rst_IBUF_inst/O
                         net (fo=52, routed)          2.594     4.051    controller/rst_IBUF
    SLICE_X62Y76         LUT2 (Prop_lut2_I0_O)        0.124     4.175 r  controller/FSM_onehot_state[3]_i_1__1/O
                         net (fo=715, routed)         5.610     9.785    processor/sys_arrays/ins33/passdata_a_reg[7]_3
    SLICE_X39Y79         FDRE                                         r  processor/sys_arrays/ins33/acc_memory_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.424     4.765    processor/sys_arrays/ins33/clk_IBUF_BUFG
    SLICE_X39Y79         FDRE                                         r  processor/sys_arrays/ins33/acc_memory_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            processor/sys_arrays/ins33/acc_memory_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.785ns  (logic 1.580ns (16.150%)  route 8.204ns (83.850%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rst_IBUF_inst/O
                         net (fo=52, routed)          2.594     4.051    controller/rst_IBUF
    SLICE_X62Y76         LUT2 (Prop_lut2_I0_O)        0.124     4.175 r  controller/FSM_onehot_state[3]_i_1__1/O
                         net (fo=715, routed)         5.610     9.785    processor/sys_arrays/ins33/passdata_a_reg[7]_3
    SLICE_X39Y79         FDRE                                         r  processor/sys_arrays/ins33/acc_memory_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.424     4.765    processor/sys_arrays/ins33/clk_IBUF_BUFG
    SLICE_X39Y79         FDRE                                         r  processor/sys_arrays/ins33/acc_memory_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            processor/sys_arrays/ins33/acc_memory_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.785ns  (logic 1.580ns (16.150%)  route 8.204ns (83.850%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rst_IBUF_inst/O
                         net (fo=52, routed)          2.594     4.051    controller/rst_IBUF
    SLICE_X62Y76         LUT2 (Prop_lut2_I0_O)        0.124     4.175 r  controller/FSM_onehot_state[3]_i_1__1/O
                         net (fo=715, routed)         5.610     9.785    processor/sys_arrays/ins33/passdata_a_reg[7]_3
    SLICE_X39Y79         FDRE                                         r  processor/sys_arrays/ins33/acc_memory_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.424     4.765    processor/sys_arrays/ins33/clk_IBUF_BUFG
    SLICE_X39Y79         FDRE                                         r  processor/sys_arrays/ins33/acc_memory_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            processor/sys_arrays/ins33/acc_memory_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.646ns  (logic 1.580ns (16.381%)  route 8.066ns (83.619%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rst_IBUF_inst/O
                         net (fo=52, routed)          2.594     4.051    controller/rst_IBUF
    SLICE_X62Y76         LUT2 (Prop_lut2_I0_O)        0.124     4.175 r  controller/FSM_onehot_state[3]_i_1__1/O
                         net (fo=715, routed)         5.472     9.646    processor/sys_arrays/ins33/passdata_a_reg[7]_3
    SLICE_X39Y78         FDRE                                         r  processor/sys_arrays/ins33/acc_memory_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.423     4.764    processor/sys_arrays/ins33/clk_IBUF_BUFG
    SLICE_X39Y78         FDRE                                         r  processor/sys_arrays/ins33/acc_memory_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            processor/sys_arrays/ins33/acc_memory_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.646ns  (logic 1.580ns (16.381%)  route 8.066ns (83.619%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rst_IBUF_inst/O
                         net (fo=52, routed)          2.594     4.051    controller/rst_IBUF
    SLICE_X62Y76         LUT2 (Prop_lut2_I0_O)        0.124     4.175 r  controller/FSM_onehot_state[3]_i_1__1/O
                         net (fo=715, routed)         5.472     9.646    processor/sys_arrays/ins33/passdata_a_reg[7]_3
    SLICE_X39Y78         FDRE                                         r  processor/sys_arrays/ins33/acc_memory_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.423     4.764    processor/sys_arrays/ins33/clk_IBUF_BUFG
    SLICE_X39Y78         FDRE                                         r  processor/sys_arrays/ins33/acc_memory_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            processor/sys_arrays/ins33/acc_memory_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.646ns  (logic 1.580ns (16.381%)  route 8.066ns (83.619%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rst_IBUF_inst/O
                         net (fo=52, routed)          2.594     4.051    controller/rst_IBUF
    SLICE_X62Y76         LUT2 (Prop_lut2_I0_O)        0.124     4.175 r  controller/FSM_onehot_state[3]_i_1__1/O
                         net (fo=715, routed)         5.472     9.646    processor/sys_arrays/ins33/passdata_a_reg[7]_3
    SLICE_X39Y78         FDRE                                         r  processor/sys_arrays/ins33/acc_memory_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.423     4.764    processor/sys_arrays/ins33/clk_IBUF_BUFG
    SLICE_X39Y78         FDRE                                         r  processor/sys_arrays/ins33/acc_memory_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            processor/sys_arrays/ins33/acc_memory_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.646ns  (logic 1.580ns (16.381%)  route 8.066ns (83.619%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rst_IBUF_inst/O
                         net (fo=52, routed)          2.594     4.051    controller/rst_IBUF
    SLICE_X62Y76         LUT2 (Prop_lut2_I0_O)        0.124     4.175 r  controller/FSM_onehot_state[3]_i_1__1/O
                         net (fo=715, routed)         5.472     9.646    processor/sys_arrays/ins33/passdata_a_reg[7]_3
    SLICE_X39Y78         FDRE                                         r  processor/sys_arrays/ins33/acc_memory_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.423     4.764    processor/sys_arrays/ins33/clk_IBUF_BUFG
    SLICE_X39Y78         FDRE                                         r  processor/sys_arrays/ins33/acc_memory_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            processor/sys_arrays/ins34/passdata_b_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.646ns  (logic 1.580ns (16.381%)  route 8.066ns (83.619%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rst_IBUF_inst/O
                         net (fo=52, routed)          2.594     4.051    controller/rst_IBUF
    SLICE_X62Y76         LUT2 (Prop_lut2_I0_O)        0.124     4.175 r  controller/FSM_onehot_state[3]_i_1__1/O
                         net (fo=715, routed)         5.472     9.646    processor/sys_arrays/ins34/passdata_b_reg[0]_4
    SLICE_X39Y78         FDRE                                         r  processor/sys_arrays/ins34/passdata_b_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.423     4.764    processor/sys_arrays/ins34/clk_IBUF_BUFG
    SLICE_X39Y78         FDRE                                         r  processor/sys_arrays/ins34/passdata_b_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            processor/sys_arrays/ins34/passdata_b_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.646ns  (logic 1.580ns (16.381%)  route 8.066ns (83.619%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rst_IBUF_inst/O
                         net (fo=52, routed)          2.594     4.051    controller/rst_IBUF
    SLICE_X62Y76         LUT2 (Prop_lut2_I0_O)        0.124     4.175 r  controller/FSM_onehot_state[3]_i_1__1/O
                         net (fo=715, routed)         5.472     9.646    processor/sys_arrays/ins34/passdata_b_reg[0]_4
    SLICE_X39Y78         FDRE                                         r  processor/sys_arrays/ins34/passdata_b_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.423     4.764    processor/sys_arrays/ins34/clk_IBUF_BUFG
    SLICE_X39Y78         FDRE                                         r  processor/sys_arrays/ins34/passdata_b_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            controller/FSM_onehot_current_state_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.054ns  (logic 0.224ns (21.274%)  route 0.830ns (78.726%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  rst_IBUF_inst/O
                         net (fo=52, routed)          0.830     1.054    controller/rst_IBUF
    SLICE_X63Y76         FDRE                                         r  controller/FSM_onehot_current_state_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.848     1.976    controller/clk_IBUF_BUFG
    SLICE_X63Y76         FDRE                                         r  controller/FSM_onehot_current_state_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            controller/FSM_onehot_current_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.181ns  (logic 0.224ns (18.995%)  route 0.956ns (81.005%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  rst_IBUF_inst/O
                         net (fo=52, routed)          0.956     1.181    controller/rst_IBUF
    SLICE_X65Y76         FDSE                                         r  controller/FSM_onehot_current_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.848     1.976    controller/clk_IBUF_BUFG
    SLICE_X65Y76         FDSE                                         r  controller/FSM_onehot_current_state_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            controller/FSM_onehot_current_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.181ns  (logic 0.224ns (18.995%)  route 0.956ns (81.005%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  rst_IBUF_inst/O
                         net (fo=52, routed)          0.956     1.181    controller/rst_IBUF
    SLICE_X65Y76         FDRE                                         r  controller/FSM_onehot_current_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.848     1.976    controller/clk_IBUF_BUFG
    SLICE_X65Y76         FDRE                                         r  controller/FSM_onehot_current_state_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            controller/FSM_onehot_current_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.181ns  (logic 0.224ns (18.995%)  route 0.956ns (81.005%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  rst_IBUF_inst/O
                         net (fo=52, routed)          0.956     1.181    controller/rst_IBUF
    SLICE_X64Y76         FDRE                                         r  controller/FSM_onehot_current_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.848     1.976    controller/clk_IBUF_BUFG
    SLICE_X64Y76         FDRE                                         r  controller/FSM_onehot_current_state_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            controller/FSM_onehot_current_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.181ns  (logic 0.224ns (18.995%)  route 0.956ns (81.005%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  rst_IBUF_inst/O
                         net (fo=52, routed)          0.956     1.181    controller/rst_IBUF
    SLICE_X64Y76         FDRE                                         r  controller/FSM_onehot_current_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.848     1.976    controller/clk_IBUF_BUFG
    SLICE_X64Y76         FDRE                                         r  controller/FSM_onehot_current_state_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            controller/FSM_onehot_current_state_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.181ns  (logic 0.224ns (18.995%)  route 0.956ns (81.005%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  rst_IBUF_inst/O
                         net (fo=52, routed)          0.956     1.181    controller/rst_IBUF
    SLICE_X64Y76         FDRE                                         r  controller/FSM_onehot_current_state_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.848     1.976    controller/clk_IBUF_BUFG
    SLICE_X64Y76         FDRE                                         r  controller/FSM_onehot_current_state_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            controller/FSM_onehot_current_state_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.181ns  (logic 0.224ns (18.995%)  route 0.956ns (81.005%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  rst_IBUF_inst/O
                         net (fo=52, routed)          0.956     1.181    controller/rst_IBUF
    SLICE_X64Y76         FDRE                                         r  controller/FSM_onehot_current_state_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.848     1.976    controller/clk_IBUF_BUFG
    SLICE_X64Y76         FDRE                                         r  controller/FSM_onehot_current_state_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            transmitter/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.319ns  (logic 0.269ns (20.414%)  route 1.050ns (79.586%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  rst_IBUF_inst/O
                         net (fo=52, routed)          1.050     1.274    transmitter/rst_IBUF
    SLICE_X54Y77         LUT6 (Prop_lut6_I2_O)        0.045     1.319 r  transmitter/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.319    transmitter/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X54Y77         FDRE                                         r  transmitter/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.821     1.949    transmitter/clk_IBUF_BUFG
    SLICE_X54Y77         FDRE                                         r  transmitter/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            loader/load_done_a_reg/D
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.414ns  (logic 0.269ns (19.044%)  route 1.145ns (80.956%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  rst_IBUF_inst/O
                         net (fo=52, routed)          1.145     1.369    controller/rst_IBUF
    SLICE_X64Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.414 r  controller/load_done_a_i_1/O
                         net (fo=1, routed)           0.000     1.414    loader/load_done_a_reg_1
    SLICE_X64Y90         FDRE                                         r  loader/load_done_a_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.862     1.990    loader/clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  loader/load_done_a_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            loader/load_done_b_reg/D
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.495ns  (logic 0.269ns (18.012%)  route 1.226ns (81.988%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  rst_IBUF_inst/O
                         net (fo=52, routed)          1.226     1.450    controller/rst_IBUF
    SLICE_X64Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.495 r  controller/load_done_b_i_1/O
                         net (fo=1, routed)           0.000     1.495    loader/load_done_b_reg_0
    SLICE_X64Y90         FDRE                                         r  loader/load_done_b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.862     1.990    loader/clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  loader/load_done_b_reg/C





