VERSION {1.0}
PTDEF {instance} {pin} {cell} {edge} {clock_edge} {clock} {phase}
BANNER
  {Module} {fifo1}
  {Timing} {LATE}
  {Slew Propagation} {WORST}
  {PVT Mode} {max}
  {Tree Type} {balanced_tree}
  {Process} {1.0}
  {Voltage} {1.0}
  {Temperature} {25.0}
  {time unit} {1.000 ns}
  {capacitance unit} {1.000 pF}
  {resistance unit} {1.000 kOhm}
  {TOOL} {Genus(TM) Synthesis Solution v19.12-s121_1}
  {DATE} {Tue Feb 01 15:51:27 IST 2022}
END_BANNER

PATH 1
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {rdata[0]} {} {^} {leading} {rclk} {rclk(C)(P)}
  BEGINPT {rptr_empty/rbin_reg[3]} {Q} {DFQRM2RA} {^} {leading} {rclk} {rclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {50.000}
    {=} {Required Time} {50.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.7899999999999991}
    {=} {Slack Time} {48.210}
  END_SLK_CLC
  SLK 48.210

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {} {} {} {} {} {} {2.000} {50.210} {} {} {}
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.000} {0.016} {2.000} {50.210} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {rptr_empty/rbin_reg[3]} {CK} {^} {Q} {^} {} {DFQRM2RA} {0.185} {0.000} {0.089} {} {1.185} {49.395} {} {7} {}
    NET {} {} {} {} {} {rptr_empty/raddr[3]} {} {0.000} {0.000} {0.089} {0.008} {1.185} {49.395} {} {} {}
    INST {fifomem/g2157} {NA} {^} {Z} {^} {} {NR2B1M2R} {0.124} {0.000} {0.097} {} {1.309} {49.519} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_31} {} {0.000} {0.000} {0.097} {0.003} {1.309} {49.519} {} {} {}
    INST {fifomem/g2150} {NA} {^} {Z} {^} {} {NR2B1M2R} {0.209} {0.000} {0.240} {} {1.518} {49.728} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_38} {} {0.000} {0.000} {0.240} {0.010} {1.518} {49.728} {} {} {}
    INST {fifomem/g2117} {A1} {^} {Z} {v} {} {AOI22M2R} {0.105} {0.000} {0.100} {} {1.623} {49.833} {} {1} {}
    NET {} {} {} {} {} {fifomem/n_71} {} {0.000} {0.000} {0.100} {0.001} {1.623} {49.833} {} {} {}
    INST {fifomem/g2082} {D} {v} {Z} {^} {} {ND4M2R} {0.072} {0.000} {0.053} {} {1.695} {49.905} {} {1} {}
    NET {} {} {} {} {} {fifomem/n_106} {} {0.000} {0.000} {0.053} {0.001} {1.695} {49.905} {} {} {}
    INST {fifomem/g2072} {C} {^} {Z} {v} {} {AOI221M2R} {0.039} {0.000} {0.106} {} {1.734} {49.944} {} {1} {}
    NET {} {} {} {} {} {fifomem/n_116} {} {0.000} {0.000} {0.106} {0.001} {1.734} {49.944} {} {} {}
    INST {fifomem/g2065} {A} {v} {Z} {^} {} {ND4M2R} {0.056} {0.000} {0.045} {} {1.790} {50.000} {} {1} {}
    NET {} {} {} {} {} {fifomem/rdata[0]} {} {0.000} {0.000} {0.045} {0.000} {1.790} {50.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {} {} {} {} {} {} {2.000} {-46.210} {} {} {}
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.000} {0.016} {2.000} {-46.210} {} {} {}
  END_CAP_CLK_PATH

END_PATH 1

PATH 2
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {rdata[6]} {} {^} {leading} {rclk} {rclk(C)(P)}
  BEGINPT {rptr_empty/rbin_reg[3]} {Q} {DFQRM2RA} {^} {leading} {rclk} {rclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {50.000}
    {=} {Required Time} {50.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.7899999999999991}
    {=} {Slack Time} {48.210}
  END_SLK_CLC
  SLK 48.210

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {} {} {} {} {} {} {2.000} {50.210} {} {} {}
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.000} {0.016} {2.000} {50.210} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {rptr_empty/rbin_reg[3]} {CK} {^} {Q} {^} {} {DFQRM2RA} {0.185} {0.000} {0.089} {} {1.185} {49.395} {} {7} {}
    NET {} {} {} {} {} {rptr_empty/raddr[3]} {} {0.000} {0.000} {0.089} {0.008} {1.185} {49.395} {} {} {}
    INST {fifomem/g2157} {NA} {^} {Z} {^} {} {NR2B1M2R} {0.124} {0.000} {0.097} {} {1.309} {49.520} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_31} {} {0.000} {0.000} {0.097} {0.003} {1.309} {49.520} {} {} {}
    INST {fifomem/g2150} {NA} {^} {Z} {^} {} {NR2B1M2R} {0.209} {0.000} {0.240} {} {1.518} {49.729} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_38} {} {0.000} {0.000} {0.240} {0.010} {1.518} {49.729} {} {} {}
    INST {fifomem/g2124} {A1} {^} {Z} {v} {} {AOI22M2R} {0.105} {0.000} {0.100} {} {1.623} {49.833} {} {1} {}
    NET {} {} {} {} {} {fifomem/n_64} {} {0.000} {0.000} {0.100} {0.001} {1.623} {49.833} {} {} {}
    INST {fifomem/g2081} {D} {v} {Z} {^} {} {ND4M2R} {0.072} {0.000} {0.053} {} {1.695} {49.906} {} {1} {}
    NET {} {} {} {} {} {fifomem/n_107} {} {0.000} {0.000} {0.053} {0.001} {1.695} {49.906} {} {} {}
    INST {fifomem/g2074} {C} {^} {Z} {v} {} {AOI221M2R} {0.039} {0.000} {0.105} {} {1.734} {49.944} {} {1} {}
    NET {} {} {} {} {} {fifomem/n_114} {} {0.000} {0.000} {0.105} {0.001} {1.734} {49.944} {} {} {}
    INST {fifomem/g2061} {A} {v} {Z} {^} {} {ND4M2R} {0.056} {0.000} {0.045} {} {1.790} {50.000} {} {1} {}
    NET {} {} {} {} {} {fifomem/rdata[6]} {} {0.000} {0.000} {0.045} {0.000} {1.790} {50.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {} {} {} {} {} {} {2.000} {-46.210} {} {} {}
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.000} {0.016} {2.000} {-46.210} {} {} {}
  END_CAP_CLK_PATH

END_PATH 2

PATH 3
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {rdata[3]} {} {^} {leading} {rclk} {rclk(C)(P)}
  BEGINPT {rptr_empty/rbin_reg[3]} {Q} {DFQRM2RA} {^} {leading} {rclk} {rclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {50.000}
    {=} {Required Time} {50.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.7879999999999967}
    {=} {Slack Time} {48.212}
  END_SLK_CLC
  SLK 48.212

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {} {} {} {} {} {} {2.000} {50.212} {} {} {}
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.000} {0.016} {2.000} {50.212} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {rptr_empty/rbin_reg[3]} {CK} {^} {Q} {^} {} {DFQRM2RA} {0.185} {0.000} {0.089} {} {1.185} {49.396} {} {7} {}
    NET {} {} {} {} {} {rptr_empty/raddr[3]} {} {0.000} {0.000} {0.089} {0.008} {1.185} {49.396} {} {} {}
    INST {fifomem/g2157} {NA} {^} {Z} {^} {} {NR2B1M2R} {0.124} {0.000} {0.097} {} {1.309} {49.521} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_31} {} {0.000} {0.000} {0.097} {0.003} {1.309} {49.521} {} {} {}
    INST {fifomem/g2150} {NA} {^} {Z} {^} {} {NR2B1M2R} {0.209} {0.000} {0.240} {} {1.518} {49.730} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_38} {} {0.000} {0.000} {0.240} {0.010} {1.518} {49.730} {} {} {}
    INST {fifomem/g2136} {A1} {^} {Z} {v} {} {AOI22M2R} {0.105} {0.000} {0.100} {} {1.623} {49.835} {} {1} {}
    NET {} {} {} {} {} {fifomem/n_52} {} {0.000} {0.000} {0.100} {0.001} {1.623} {49.835} {} {} {}
    INST {fifomem/g2083} {D} {v} {Z} {^} {} {ND4M2R} {0.072} {0.000} {0.053} {} {1.695} {49.907} {} {1} {}
    NET {} {} {} {} {} {fifomem/n_105} {} {0.000} {0.000} {0.053} {0.001} {1.695} {49.907} {} {} {}
    INST {fifomem/g2075} {C} {^} {Z} {v} {} {AOI221M2R} {0.039} {0.000} {0.101} {} {1.734} {49.946} {} {1} {}
    NET {} {} {} {} {} {fifomem/n_113} {} {0.000} {0.000} {0.101} {0.001} {1.734} {49.946} {} {} {}
    INST {fifomem/g2067} {A} {v} {Z} {^} {} {ND4M2R} {0.054} {0.000} {0.045} {} {1.788} {50.000} {} {1} {}
    NET {} {} {} {} {} {fifomem/rdata[3]} {} {0.000} {0.000} {0.045} {0.000} {1.788} {50.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {} {} {} {} {} {} {2.000} {-46.212} {} {} {}
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.000} {0.016} {2.000} {-46.212} {} {} {}
  END_CAP_CLK_PATH

END_PATH 3

PATH 4
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {rdata[1]} {} {^} {leading} {rclk} {rclk(C)(P)}
  BEGINPT {rptr_empty/rbin_reg[3]} {Q} {DFQRM2RA} {^} {leading} {rclk} {rclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {50.000}
    {=} {Required Time} {50.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.7879999999999967}
    {=} {Slack Time} {48.212}
  END_SLK_CLC
  SLK 48.212

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {} {} {} {} {} {} {2.000} {50.212} {} {} {}
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.000} {0.016} {2.000} {50.212} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {rptr_empty/rbin_reg[3]} {CK} {^} {Q} {^} {} {DFQRM2RA} {0.185} {0.000} {0.089} {} {1.185} {49.397} {} {7} {}
    NET {} {} {} {} {} {rptr_empty/raddr[3]} {} {0.000} {0.000} {0.089} {0.008} {1.185} {49.397} {} {} {}
    INST {fifomem/g2157} {NA} {^} {Z} {^} {} {NR2B1M2R} {0.124} {0.000} {0.097} {} {1.309} {49.521} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_31} {} {0.000} {0.000} {0.097} {0.003} {1.309} {49.521} {} {} {}
    INST {fifomem/g2150} {NA} {^} {Z} {^} {} {NR2B1M2R} {0.209} {0.000} {0.240} {} {1.518} {49.730} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_38} {} {0.000} {0.000} {0.240} {0.010} {1.518} {49.730} {} {} {}
    INST {fifomem/g2105} {A1} {^} {Z} {v} {} {AOI22M2R} {0.105} {0.000} {0.100} {} {1.623} {49.835} {} {1} {}
    NET {} {} {} {} {} {fifomem/n_83} {} {0.000} {0.000} {0.100} {0.001} {1.623} {49.835} {} {} {}
    INST {fifomem/g2076} {D} {v} {Z} {^} {} {ND4M2R} {0.072} {0.000} {0.053} {} {1.695} {49.907} {} {1} {}
    NET {} {} {} {} {} {fifomem/n_112} {} {0.000} {0.000} {0.053} {0.001} {1.695} {49.907} {} {} {}
    INST {fifomem/g2071} {C} {^} {Z} {v} {} {AOI221M2R} {0.039} {0.000} {0.101} {} {1.734} {49.946} {} {1} {}
    NET {} {} {} {} {} {fifomem/n_117} {} {0.000} {0.000} {0.101} {0.001} {1.734} {49.946} {} {} {}
    INST {fifomem/g2063} {A} {v} {Z} {^} {} {ND4M2R} {0.054} {0.000} {0.045} {} {1.788} {50.000} {} {1} {}
    NET {} {} {} {} {} {fifomem/rdata[1]} {} {0.000} {0.000} {0.045} {0.000} {1.788} {50.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {} {} {} {} {} {} {2.000} {-46.212} {} {} {}
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.000} {0.016} {2.000} {-46.212} {} {} {}
  END_CAP_CLK_PATH

END_PATH 4

PATH 5
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {rdata[5]} {} {^} {leading} {rclk} {rclk(C)(P)}
  BEGINPT {rptr_empty/rbin_reg[3]} {Q} {DFQRM2RA} {^} {leading} {rclk} {rclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {50.000}
    {=} {Required Time} {50.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.7879999999999967}
    {=} {Slack Time} {48.212}
  END_SLK_CLC
  SLK 48.212

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {} {} {} {} {} {} {2.000} {50.212} {} {} {}
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.000} {0.016} {2.000} {50.212} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {rptr_empty/rbin_reg[3]} {CK} {^} {Q} {^} {} {DFQRM2RA} {0.185} {0.000} {0.089} {} {1.185} {49.397} {} {7} {}
    NET {} {} {} {} {} {rptr_empty/raddr[3]} {} {0.000} {0.000} {0.089} {0.008} {1.185} {49.397} {} {} {}
    INST {fifomem/g2157} {NA} {^} {Z} {^} {} {NR2B1M2R} {0.124} {0.000} {0.097} {} {1.309} {49.521} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_31} {} {0.000} {0.000} {0.097} {0.003} {1.309} {49.521} {} {} {}
    INST {fifomem/g2150} {NA} {^} {Z} {^} {} {NR2B1M2R} {0.209} {0.000} {0.240} {} {1.518} {49.730} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_38} {} {0.000} {0.000} {0.240} {0.010} {1.518} {49.730} {} {} {}
    INST {fifomem/g2094} {A1} {^} {Z} {v} {} {AOI22M2R} {0.105} {0.000} {0.100} {} {1.623} {49.835} {} {1} {}
    NET {} {} {} {} {} {fifomem/n_94} {} {0.000} {0.000} {0.100} {0.001} {1.623} {49.835} {} {} {}
    INST {fifomem/g2078} {D} {v} {Z} {^} {} {ND4M2R} {0.072} {0.000} {0.053} {} {1.695} {49.907} {} {1} {}
    NET {} {} {} {} {} {fifomem/n_110} {} {0.000} {0.000} {0.053} {0.001} {1.695} {49.907} {} {} {}
    INST {fifomem/g2069} {C} {^} {Z} {v} {} {AOI221M2R} {0.039} {0.000} {0.101} {} {1.734} {49.946} {} {1} {}
    NET {} {} {} {} {} {fifomem/n_119} {} {0.000} {0.000} {0.101} {0.001} {1.734} {49.946} {} {} {}
    INST {fifomem/g2064} {A} {v} {Z} {^} {} {ND4M2R} {0.054} {0.000} {0.045} {} {1.788} {50.000} {} {1} {}
    NET {} {} {} {} {} {fifomem/rdata[5]} {} {0.000} {0.000} {0.045} {0.000} {1.788} {50.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {} {} {} {} {} {} {2.000} {-46.212} {} {} {}
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.000} {0.016} {2.000} {-46.212} {} {} {}
  END_CAP_CLK_PATH

END_PATH 5

PATH 6
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {rdata[2]} {} {^} {leading} {rclk} {rclk(C)(P)}
  BEGINPT {rptr_empty/rbin_reg[0]} {Q} {DFQRM2RA} {v} {leading} {rclk} {rclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {50.000}
    {=} {Required Time} {50.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.7539999999999978}
    {=} {Slack Time} {48.246}
  END_SLK_CLC
  SLK 48.246

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {} {} {} {} {} {} {2.000} {50.246} {} {} {}
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.000} {0.016} {2.000} {50.246} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {rptr_empty/rbin_reg[0]} {CK} {^} {Q} {v} {} {DFQRM2RA} {0.187} {0.000} {0.066} {} {1.187} {49.434} {} {7} {}
    NET {} {} {} {} {} {rptr_empty/raddr[0]} {} {0.000} {0.000} {0.066} {0.009} {1.187} {49.434} {} {} {}
    INST {fifomem/g2162} {A} {v} {Z} {^} {} {NR2M2R} {0.092} {0.000} {0.096} {} {1.279} {49.525} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_26} {} {0.000} {0.000} {0.096} {0.003} {1.279} {49.525} {} {} {}
    INST {fifomem/g2152} {NA} {^} {Z} {^} {} {NR2B1M2R} {0.207} {0.000} {0.238} {} {1.487} {49.733} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_36} {} {0.000} {0.000} {0.238} {0.010} {1.487} {49.733} {} {} {}
    INST {fifomem/g2095} {A1} {^} {Z} {v} {} {AOI22M2R} {0.104} {0.000} {0.099} {} {1.591} {49.837} {} {1} {}
    NET {} {} {} {} {} {fifomem/n_93} {} {0.000} {0.000} {0.099} {0.001} {1.591} {49.837} {} {} {}
    INST {fifomem/g2077} {C} {v} {Z} {^} {} {ND4M2R} {0.068} {0.000} {0.052} {} {1.659} {49.906} {} {1} {}
    NET {} {} {} {} {} {fifomem/n_111} {} {0.000} {0.000} {0.052} {0.001} {1.659} {49.906} {} {} {}
    INST {fifomem/g2068} {C} {^} {Z} {v} {} {AOI221M2R} {0.039} {0.000} {0.105} {} {1.698} {49.944} {} {1} {}
    NET {} {} {} {} {} {fifomem/n_120} {} {0.000} {0.000} {0.105} {0.001} {1.698} {49.944} {} {} {}
    INST {fifomem/g2060} {A} {v} {Z} {^} {} {ND4M2R} {0.056} {0.000} {0.045} {} {1.754} {50.000} {} {1} {}
    NET {} {} {} {} {} {fifomem/rdata[2]} {} {0.000} {0.000} {0.045} {0.000} {1.754} {50.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {} {} {} {} {} {} {2.000} {-46.246} {} {} {}
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.000} {0.016} {2.000} {-46.246} {} {} {}
  END_CAP_CLK_PATH

END_PATH 6

PATH 7
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {rdata[7]} {} {^} {leading} {rclk} {rclk(C)(P)}
  BEGINPT {rptr_empty/rbin_reg[0]} {Q} {DFQRM2RA} {v} {leading} {rclk} {rclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {50.000}
    {=} {Required Time} {50.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.7539999999999978}
    {=} {Slack Time} {48.246}
  END_SLK_CLC
  SLK 48.246

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {} {} {} {} {} {} {2.000} {50.246} {} {} {}
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.000} {0.016} {2.000} {50.246} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {rptr_empty/rbin_reg[0]} {CK} {^} {Q} {v} {} {DFQRM2RA} {0.187} {0.000} {0.066} {} {1.187} {49.434} {} {7} {}
    NET {} {} {} {} {} {rptr_empty/raddr[0]} {} {0.000} {0.000} {0.066} {0.009} {1.187} {49.434} {} {} {}
    INST {fifomem/g2162} {A} {v} {Z} {^} {} {NR2M2R} {0.092} {0.000} {0.096} {} {1.279} {49.525} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_26} {} {0.000} {0.000} {0.096} {0.003} {1.279} {49.525} {} {} {}
    INST {fifomem/g2152} {NA} {^} {Z} {^} {} {NR2B1M2R} {0.207} {0.000} {0.238} {} {1.487} {49.733} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_36} {} {0.000} {0.000} {0.238} {0.010} {1.487} {49.733} {} {} {}
    INST {fifomem/g2084} {A1} {^} {Z} {v} {} {AOI22M2R} {0.104} {0.000} {0.099} {} {1.591} {49.837} {} {1} {}
    NET {} {} {} {} {} {fifomem/n_104} {} {0.000} {0.000} {0.099} {0.001} {1.591} {49.837} {} {} {}
    INST {fifomem/g2079} {C} {v} {Z} {^} {} {ND4M2R} {0.068} {0.000} {0.052} {} {1.659} {49.906} {} {1} {}
    NET {} {} {} {} {} {fifomem/n_109} {} {0.000} {0.000} {0.052} {0.001} {1.659} {49.906} {} {} {}
    INST {fifomem/g2070} {C} {^} {Z} {v} {} {AOI221M2R} {0.039} {0.000} {0.105} {} {1.698} {49.944} {} {1} {}
    NET {} {} {} {} {} {fifomem/n_118} {} {0.000} {0.000} {0.105} {0.001} {1.698} {49.944} {} {} {}
    INST {fifomem/g2062} {A} {v} {Z} {^} {} {ND4M2R} {0.056} {0.000} {0.045} {} {1.754} {50.000} {} {1} {}
    NET {} {} {} {} {} {fifomem/rdata[7]} {} {0.000} {0.000} {0.045} {0.000} {1.754} {50.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {} {} {} {} {} {} {2.000} {-46.246} {} {} {}
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.000} {0.016} {2.000} {-46.246} {} {} {}
  END_CAP_CLK_PATH

END_PATH 7

PATH 8
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {rdata[4]} {} {^} {leading} {rclk} {rclk(C)(P)}
  BEGINPT {rptr_empty/rbin_reg[0]} {Q} {DFQRM2RA} {v} {leading} {rclk} {rclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {50.000}
    {=} {Required Time} {50.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.7520000000000024}
    {=} {Slack Time} {48.248}
  END_SLK_CLC
  SLK 48.248

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {} {} {} {} {} {} {2.000} {50.248} {} {} {}
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.000} {0.016} {2.000} {50.248} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {rptr_empty/rbin_reg[0]} {CK} {^} {Q} {v} {} {DFQRM2RA} {0.187} {0.000} {0.066} {} {1.187} {49.435} {} {7} {}
    NET {} {} {} {} {} {rptr_empty/raddr[0]} {} {0.000} {0.000} {0.066} {0.009} {1.187} {49.435} {} {} {}
    INST {fifomem/g2162} {A} {v} {Z} {^} {} {NR2M2R} {0.092} {0.000} {0.096} {} {1.279} {49.527} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_26} {} {0.000} {0.000} {0.096} {0.003} {1.279} {49.527} {} {} {}
    INST {fifomem/g2152} {NA} {^} {Z} {^} {} {NR2B1M2R} {0.207} {0.000} {0.238} {} {1.487} {49.734} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_36} {} {0.000} {0.000} {0.238} {0.010} {1.487} {49.734} {} {} {}
    INST {fifomem/g2125} {A1} {^} {Z} {v} {} {AOI22M2R} {0.104} {0.000} {0.099} {} {1.591} {49.839} {} {1} {}
    NET {} {} {} {} {} {fifomem/n_63} {} {0.000} {0.000} {0.099} {0.001} {1.591} {49.839} {} {} {}
    INST {fifomem/g2080} {C} {v} {Z} {^} {} {ND4M2R} {0.068} {0.000} {0.052} {} {1.659} {49.907} {} {1} {}
    NET {} {} {} {} {} {fifomem/n_108} {} {0.000} {0.000} {0.052} {0.001} {1.659} {49.907} {} {} {}
    INST {fifomem/g2073} {C} {^} {Z} {v} {} {AOI221M2R} {0.039} {0.000} {0.101} {} {1.698} {49.946} {} {1} {}
    NET {} {} {} {} {} {fifomem/n_115} {} {0.000} {0.000} {0.101} {0.001} {1.698} {49.946} {} {} {}
    INST {fifomem/g2066} {A} {v} {Z} {^} {} {ND4M2R} {0.054} {0.000} {0.045} {} {1.752} {50.000} {} {1} {}
    NET {} {} {} {} {} {fifomem/rdata[4]} {} {0.000} {0.000} {0.045} {0.000} {1.752} {50.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {} {} {} {} {} {} {2.000} {-46.248} {} {} {}
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.000} {0.016} {2.000} {-46.248} {} {} {}
  END_CAP_CLK_PATH

END_PATH 8

PATH 9
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {rptr_empty/rempty_reg} {CK}
  ENDPT {rptr_empty/rempty_reg} {D} {DFQSM2RA} {^} {leading} {rclk} {rclk(C)(P)}
  BEGINPT {} {rinc} {} {^} {leading} {rclk} {rclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.061}
    {+} {Phase Shift} {50.000}
    {=} {Required Time} {50.939}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.378999999999998}
    {=} {Slack Time} {48.560}
  END_SLK_CLC
  SLK 48.560

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {} {} {} {} {} {} {1.500} {50.060} {} {} {}
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.000} {0.016} {1.500} {50.060} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rinc} {^} {} {} {rinc} {} {} {} {0.000} {0.001} {1.500} {50.060} {} {1} {}
    NET {} {} {} {} {} {rinc} {} {0.000} {0.000} {0.000} {0.001} {1.500} {50.060} {} {} {}
    INST {rptr_empty/g150} {B} {^} {Z} {v} {} {ND2B1M2R} {0.036} {0.000} {0.054} {} {1.536} {50.096} {} {3} {}
    NET {} {} {} {} {} {rptr_empty/n_7} {} {0.000} {0.000} {0.054} {0.003} {1.536} {50.096} {} {} {}
    INST {rptr_empty/g149} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.097} {0.000} {0.058} {} {1.632} {50.193} {} {3} {}
    NET {} {} {} {} {} {rptr_empty/n_8} {} {0.000} {0.000} {0.058} {0.003} {1.632} {50.193} {} {} {}
    INST {rptr_empty/g147} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.098} {0.000} {0.057} {} {1.730} {50.291} {} {3} {}
    NET {} {} {} {} {} {rptr_empty/n_9} {} {0.000} {0.000} {0.057} {0.003} {1.730} {50.291} {} {} {}
    INST {rptr_empty/g145} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.098} {0.000} {0.057} {} {1.828} {50.389} {} {3} {}
    NET {} {} {} {} {} {rptr_empty/n_10} {} {0.000} {0.000} {0.057} {0.003} {1.828} {50.389} {} {} {}
    INST {rptr_empty/g141} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.092} {0.000} {0.048} {} {1.921} {50.481} {} {2} {}
    NET {} {} {} {} {} {rptr_empty/n_11} {} {0.000} {0.000} {0.048} {0.002} {1.921} {50.481} {} {} {}
    INST {rptr_empty/g136} {B1} {v} {Z} {v} {} {MOAI22M2RA} {0.140} {0.000} {0.094} {} {2.060} {50.620} {} {4} {}
    NET {} {} {} {} {} {rptr_empty/rbinnext[4]} {} {0.000} {0.000} {0.094} {0.005} {2.060} {50.620} {} {} {}
    INST {rptr_empty/g134} {A} {v} {Z} {^} {} {XOR2M2RA} {0.122} {0.000} {0.051} {} {2.183} {50.743} {} {2} {}
    NET {} {} {} {} {} {rptr_empty/rgraynext[3]} {} {0.000} {0.000} {0.051} {0.003} {2.183} {50.743} {} {} {}
    INST {rptr_empty/g165} {A} {^} {Z} {v} {} {XOR2M2RA} {0.096} {0.000} {0.033} {} {2.278} {50.839} {} {1} {}
    NET {} {} {} {} {} {rptr_empty/n_0} {} {0.000} {0.000} {0.033} {0.001} {2.278} {50.839} {} {} {}
    INST {rptr_empty/g159} {C} {v} {Z} {^} {} {NR4M1R} {0.100} {0.000} {0.119} {} {2.378} {50.938} {} {1} {}
    NET {} {} {} {} {} {rptr_empty/n_6} {} {0.000} {0.000} {0.119} {0.001} {2.378} {50.938} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {} {} {} {} {} {} {1.000} {-47.560} {} {} {}
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.000} {0.016} {1.000} {-47.560} {} {} {}
  END_CAP_CLK_PATH

END_PATH 9

PATH 10
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {rptr_empty/rptr_reg[3]} {CK}
  ENDPT {rptr_empty/rptr_reg[3]} {D} {DFQRM2RA} {^} {leading} {rclk} {rclk(C)(P)}
  BEGINPT {} {rinc} {} {^} {leading} {rclk} {rclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.036}
    {+} {Phase Shift} {50.000}
    {=} {Required Time} {50.964}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.183}
    {=} {Slack Time} {48.781}
  END_SLK_CLC
  SLK 48.781

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {} {} {} {} {} {} {1.500} {50.281} {} {} {}
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.000} {0.016} {1.500} {50.281} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rinc} {^} {} {} {rinc} {} {} {} {0.000} {0.001} {1.500} {50.281} {} {1} {}
    NET {} {} {} {} {} {rinc} {} {0.000} {0.000} {0.000} {0.001} {1.500} {50.281} {} {} {}
    INST {rptr_empty/g150} {B} {^} {Z} {v} {} {ND2B1M2R} {0.036} {0.000} {0.054} {} {1.536} {50.317} {} {3} {}
    NET {} {} {} {} {} {rptr_empty/n_7} {} {0.000} {0.000} {0.054} {0.003} {1.536} {50.317} {} {} {}
    INST {rptr_empty/g149} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.097} {0.000} {0.058} {} {1.632} {50.413} {} {3} {}
    NET {} {} {} {} {} {rptr_empty/n_8} {} {0.000} {0.000} {0.058} {0.003} {1.632} {50.413} {} {} {}
    INST {rptr_empty/g147} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.098} {0.000} {0.057} {} {1.730} {50.512} {} {3} {}
    NET {} {} {} {} {} {rptr_empty/n_9} {} {0.000} {0.000} {0.057} {0.003} {1.730} {50.512} {} {} {}
    INST {rptr_empty/g145} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.098} {0.000} {0.057} {} {1.828} {50.609} {} {3} {}
    NET {} {} {} {} {} {rptr_empty/n_10} {} {0.000} {0.000} {0.057} {0.003} {1.828} {50.609} {} {} {}
    INST {rptr_empty/g141} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.092} {0.000} {0.048} {} {1.921} {50.702} {} {2} {}
    NET {} {} {} {} {} {rptr_empty/n_11} {} {0.000} {0.000} {0.048} {0.002} {1.921} {50.702} {} {} {}
    INST {rptr_empty/g136} {B1} {v} {Z} {v} {} {MOAI22M2RA} {0.140} {0.000} {0.094} {} {2.060} {50.841} {} {4} {}
    NET {} {} {} {} {} {rptr_empty/rbinnext[4]} {} {0.000} {0.000} {0.094} {0.005} {2.060} {50.841} {} {} {}
    INST {rptr_empty/g134} {A} {v} {Z} {^} {} {XOR2M2RA} {0.122} {0.000} {0.051} {} {2.183} {50.964} {} {2} {}
    NET {} {} {} {} {} {rptr_empty/rgraynext[3]} {} {0.000} {0.000} {0.051} {0.003} {2.183} {50.964} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {} {} {} {} {} {} {1.000} {-47.781} {} {} {}
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.000} {0.016} {1.000} {-47.781} {} {} {}
  END_CAP_CLK_PATH

END_PATH 10

PATH 11
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {rempty} {} {v} {leading} {rclk} {rclk(C)(P)}
  BEGINPT {rptr_empty/rempty_reg} {Q} {DFQSM2RA} {v} {leading} {rclk} {rclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {50.000}
    {=} {Required Time} {50.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1640000000000015}
    {=} {Slack Time} {48.836}
  END_SLK_CLC
  SLK 48.836

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {} {} {} {} {} {} {2.000} {50.836} {} {} {}
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.000} {0.016} {2.000} {50.836} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {rptr_empty/rempty_reg} {CK} {^} {Q} {v} {} {DFQSM2RA} {0.164} {0.000} {0.019} {} {1.164} {50.000} {} {2} {}
    NET {} {} {} {} {} {rptr_empty/rempty} {} {0.000} {0.000} {0.019} {0.001} {1.164} {50.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {} {} {} {} {} {} {2.000} {-46.836} {} {} {}
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.000} {0.016} {2.000} {-46.836} {} {} {}
  END_CAP_CLK_PATH

END_PATH 11

PATH 12
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {rptr_empty/rptr_reg[2]} {CK}
  ENDPT {rptr_empty/rptr_reg[2]} {D} {DFQRM2RA} {^} {leading} {rclk} {rclk(C)(P)}
  BEGINPT {} {rinc} {} {^} {leading} {rclk} {rclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.036}
    {+} {Phase Shift} {50.000}
    {=} {Required Time} {50.964}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.083999999999996}
    {=} {Slack Time} {48.880}
  END_SLK_CLC
  SLK 48.880

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {} {} {} {} {} {} {1.500} {50.380} {} {} {}
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.000} {0.016} {1.500} {50.380} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rinc} {^} {} {} {rinc} {} {} {} {0.000} {0.001} {1.500} {50.380} {} {1} {}
    NET {} {} {} {} {} {rinc} {} {0.000} {0.000} {0.000} {0.001} {1.500} {50.380} {} {} {}
    INST {rptr_empty/g150} {B} {^} {Z} {v} {} {ND2B1M2R} {0.036} {0.000} {0.054} {} {1.536} {50.416} {} {3} {}
    NET {} {} {} {} {} {rptr_empty/n_7} {} {0.000} {0.000} {0.054} {0.003} {1.536} {50.416} {} {} {}
    INST {rptr_empty/g149} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.097} {0.000} {0.058} {} {1.632} {50.512} {} {3} {}
    NET {} {} {} {} {} {rptr_empty/n_8} {} {0.000} {0.000} {0.058} {0.003} {1.632} {50.512} {} {} {}
    INST {rptr_empty/g147} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.098} {0.000} {0.057} {} {1.730} {50.610} {} {3} {}
    NET {} {} {} {} {} {rptr_empty/n_9} {} {0.000} {0.000} {0.057} {0.003} {1.730} {50.610} {} {} {}
    INST {rptr_empty/g145} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.098} {0.000} {0.057} {} {1.828} {50.708} {} {3} {}
    NET {} {} {} {} {} {rptr_empty/n_10} {} {0.000} {0.000} {0.057} {0.003} {1.828} {50.708} {} {} {}
    INST {rptr_empty/g140} {B1} {v} {Z} {v} {} {MOAI22M2RA} {0.137} {0.000} {0.085} {} {1.966} {50.845} {} {3} {}
    NET {} {} {} {} {} {rptr_empty/rbinnext[3]} {} {0.000} {0.000} {0.085} {0.004} {1.966} {50.845} {} {} {}
    INST {rptr_empty/g137} {A} {v} {Z} {^} {} {XOR2M2RA} {0.118} {0.000} {0.050} {} {2.084} {50.964} {} {2} {}
    NET {} {} {} {} {} {rptr_empty/rgraynext[2]} {} {0.000} {0.000} {0.050} {0.003} {2.084} {50.964} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {} {} {} {} {} {} {1.000} {-47.880} {} {} {}
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.000} {0.016} {1.000} {-47.880} {} {} {}
  END_CAP_CLK_PATH

END_PATH 12

PATH 13
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {rptr_empty/rptr_reg[4]} {CK}
  ENDPT {rptr_empty/rptr_reg[4]} {D} {DFQRM2RA} {v} {leading} {rclk} {rclk(C)(P)}
  BEGINPT {} {rinc} {} {^} {leading} {rclk} {rclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.037}
    {+} {Phase Shift} {50.000}
    {=} {Required Time} {50.963}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.0600000000000023}
    {=} {Slack Time} {48.903}
  END_SLK_CLC
  SLK 48.903

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {} {} {} {} {} {} {1.500} {50.403} {} {} {}
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.000} {0.016} {1.500} {50.403} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rinc} {^} {} {} {rinc} {} {} {} {0.000} {0.001} {1.500} {50.403} {} {1} {}
    NET {} {} {} {} {} {rinc} {} {0.000} {0.000} {0.000} {0.001} {1.500} {50.403} {} {} {}
    INST {rptr_empty/g150} {B} {^} {Z} {v} {} {ND2B1M2R} {0.036} {0.000} {0.054} {} {1.536} {50.438} {} {3} {}
    NET {} {} {} {} {} {rptr_empty/n_7} {} {0.000} {0.000} {0.054} {0.003} {1.536} {50.438} {} {} {}
    INST {rptr_empty/g149} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.097} {0.000} {0.058} {} {1.632} {50.535} {} {3} {}
    NET {} {} {} {} {} {rptr_empty/n_8} {} {0.000} {0.000} {0.058} {0.003} {1.632} {50.535} {} {} {}
    INST {rptr_empty/g147} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.098} {0.000} {0.057} {} {1.730} {50.633} {} {3} {}
    NET {} {} {} {} {} {rptr_empty/n_9} {} {0.000} {0.000} {0.057} {0.003} {1.730} {50.633} {} {} {}
    INST {rptr_empty/g145} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.098} {0.000} {0.057} {} {1.828} {50.731} {} {3} {}
    NET {} {} {} {} {} {rptr_empty/n_10} {} {0.000} {0.000} {0.057} {0.003} {1.828} {50.731} {} {} {}
    INST {rptr_empty/g141} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.092} {0.000} {0.048} {} {1.921} {50.823} {} {2} {}
    NET {} {} {} {} {} {rptr_empty/n_11} {} {0.000} {0.000} {0.048} {0.002} {1.921} {50.823} {} {} {}
    INST {rptr_empty/g136} {B1} {v} {Z} {v} {} {MOAI22M2RA} {0.140} {0.000} {0.094} {} {2.060} {50.963} {} {4} {}
    NET {} {} {} {} {} {rptr_empty/rbinnext[4]} {} {0.000} {0.000} {0.094} {0.005} {2.060} {50.963} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {} {} {} {} {} {} {1.000} {-47.903} {} {} {}
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.000} {0.016} {1.000} {-47.903} {} {} {}
  END_CAP_CLK_PATH

END_PATH 13

PATH 14
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {rptr_empty/rptr_reg[1]} {CK}
  ENDPT {rptr_empty/rptr_reg[1]} {D} {DFQRM2RA} {^} {leading} {rclk} {rclk(C)(P)}
  BEGINPT {} {rinc} {} {^} {leading} {rclk} {rclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.036}
    {+} {Phase Shift} {50.000}
    {=} {Required Time} {50.964}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.9870000000000019}
    {=} {Slack Time} {48.977}
  END_SLK_CLC
  SLK 48.977

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {} {} {} {} {} {} {1.500} {50.477} {} {} {}
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.000} {0.016} {1.500} {50.477} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rinc} {^} {} {} {rinc} {} {} {} {0.000} {0.001} {1.500} {50.477} {} {1} {}
    NET {} {} {} {} {} {rinc} {} {0.000} {0.000} {0.000} {0.001} {1.500} {50.477} {} {} {}
    INST {rptr_empty/g150} {B} {^} {Z} {v} {} {ND2B1M2R} {0.036} {0.000} {0.054} {} {1.536} {50.513} {} {3} {}
    NET {} {} {} {} {} {rptr_empty/n_7} {} {0.000} {0.000} {0.054} {0.003} {1.536} {50.513} {} {} {}
    INST {rptr_empty/g149} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.097} {0.000} {0.058} {} {1.632} {50.610} {} {3} {}
    NET {} {} {} {} {} {rptr_empty/n_8} {} {0.000} {0.000} {0.058} {0.003} {1.632} {50.610} {} {} {}
    INST {rptr_empty/g147} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.098} {0.000} {0.057} {} {1.730} {50.708} {} {3} {}
    NET {} {} {} {} {} {rptr_empty/n_9} {} {0.000} {0.000} {0.057} {0.003} {1.730} {50.708} {} {} {}
    INST {rptr_empty/g143} {B1} {v} {Z} {v} {} {MOAI22M2RA} {0.137} {0.000} {0.086} {} {1.868} {50.845} {} {3} {}
    NET {} {} {} {} {} {rptr_empty/rbinnext[2]} {} {0.000} {0.000} {0.086} {0.004} {1.868} {50.845} {} {} {}
    INST {rptr_empty/g139} {A} {v} {Z} {^} {} {XOR2M2RA} {0.119} {0.000} {0.050} {} {1.986} {50.964} {} {2} {}
    NET {} {} {} {} {} {rptr_empty/rgraynext[1]} {} {0.000} {0.000} {0.050} {0.003} {1.986} {50.964} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {} {} {} {} {} {} {1.000} {-47.977} {} {} {}
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.000} {0.016} {1.000} {-47.977} {} {} {}
  END_CAP_CLK_PATH

END_PATH 14

PATH 15
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {rptr_empty/rbin_reg[3]} {CK}
  ENDPT {rptr_empty/rbin_reg[3]} {D} {DFQRM2RA} {v} {leading} {rclk} {rclk(C)(P)}
  BEGINPT {} {rinc} {} {^} {leading} {rclk} {rclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.034}
    {+} {Phase Shift} {50.000}
    {=} {Required Time} {50.966}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.966000000000001}
    {=} {Slack Time} {49.000}
  END_SLK_CLC
  SLK 49.000

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {} {} {} {} {} {} {1.500} {50.500} {} {} {}
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.000} {0.016} {1.500} {50.500} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rinc} {^} {} {} {rinc} {} {} {} {0.000} {0.001} {1.500} {50.500} {} {1} {}
    NET {} {} {} {} {} {rinc} {} {0.000} {0.000} {0.000} {0.001} {1.500} {50.500} {} {} {}
    INST {rptr_empty/g150} {B} {^} {Z} {v} {} {ND2B1M2R} {0.036} {0.000} {0.054} {} {1.536} {50.536} {} {3} {}
    NET {} {} {} {} {} {rptr_empty/n_7} {} {0.000} {0.000} {0.054} {0.003} {1.536} {50.536} {} {} {}
    INST {rptr_empty/g149} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.097} {0.000} {0.058} {} {1.632} {50.633} {} {3} {}
    NET {} {} {} {} {} {rptr_empty/n_8} {} {0.000} {0.000} {0.058} {0.003} {1.632} {50.633} {} {} {}
    INST {rptr_empty/g147} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.098} {0.000} {0.057} {} {1.730} {50.731} {} {3} {}
    NET {} {} {} {} {} {rptr_empty/n_9} {} {0.000} {0.000} {0.057} {0.003} {1.730} {50.731} {} {} {}
    INST {rptr_empty/g145} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.098} {0.000} {0.057} {} {1.828} {50.829} {} {3} {}
    NET {} {} {} {} {} {rptr_empty/n_10} {} {0.000} {0.000} {0.057} {0.003} {1.828} {50.829} {} {} {}
    INST {rptr_empty/g140} {B1} {v} {Z} {v} {} {MOAI22M2RA} {0.137} {0.000} {0.085} {} {1.966} {50.966} {} {3} {}
    NET {} {} {} {} {} {rptr_empty/rbinnext[3]} {} {0.000} {0.000} {0.085} {0.004} {1.966} {50.966} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {} {} {} {} {} {} {1.000} {-48.000} {} {} {}
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.000} {0.016} {1.000} {-48.000} {} {} {}
  END_CAP_CLK_PATH

END_PATH 15

PATH 16
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {rptr_empty/rptr_reg[0]} {CK}
  ENDPT {rptr_empty/rptr_reg[0]} {D} {DFQRM2RA} {^} {leading} {rclk} {rclk(C)(P)}
  BEGINPT {} {rinc} {} {^} {leading} {rclk} {rclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.036}
    {+} {Phase Shift} {50.000}
    {=} {Required Time} {50.964}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.8889999999999958}
    {=} {Slack Time} {49.075}
  END_SLK_CLC
  SLK 49.075

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {} {} {} {} {} {} {1.500} {50.575} {} {} {}
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.000} {0.016} {1.500} {50.575} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rinc} {^} {} {} {rinc} {} {} {} {0.000} {0.001} {1.500} {50.575} {} {1} {}
    NET {} {} {} {} {} {rinc} {} {0.000} {0.000} {0.000} {0.001} {1.500} {50.575} {} {} {}
    INST {rptr_empty/g150} {B} {^} {Z} {v} {} {ND2B1M2R} {0.036} {0.000} {0.054} {} {1.536} {50.611} {} {3} {}
    NET {} {} {} {} {} {rptr_empty/n_7} {} {0.000} {0.000} {0.054} {0.003} {1.536} {50.611} {} {} {}
    INST {rptr_empty/g149} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.097} {0.000} {0.058} {} {1.632} {50.708} {} {3} {}
    NET {} {} {} {} {} {rptr_empty/n_8} {} {0.000} {0.000} {0.058} {0.003} {1.632} {50.708} {} {} {}
    INST {rptr_empty/g146} {B1} {v} {Z} {v} {} {MOAI22M2RA} {0.138} {0.000} {0.086} {} {1.770} {50.845} {} {3} {}
    NET {} {} {} {} {} {rptr_empty/rbinnext[1]} {} {0.000} {0.000} {0.086} {0.004} {1.770} {50.845} {} {} {}
    INST {rptr_empty/g144} {A} {v} {Z} {^} {} {XOR2M2RA} {0.119} {0.000} {0.050} {} {1.889} {50.964} {} {2} {}
    NET {} {} {} {} {} {rptr_empty/rgraynext[0]} {} {0.000} {0.000} {0.050} {0.003} {1.889} {50.964} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {} {} {} {} {} {} {1.000} {-48.075} {} {} {}
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.000} {0.016} {1.000} {-48.075} {} {} {}
  END_CAP_CLK_PATH

END_PATH 16

PATH 17
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {rptr_empty/rbin_reg[2]} {CK}
  ENDPT {rptr_empty/rbin_reg[2]} {D} {DFQRM2RA} {v} {leading} {rclk} {rclk(C)(P)}
  BEGINPT {} {rinc} {} {^} {leading} {rclk} {rclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.034}
    {+} {Phase Shift} {50.000}
    {=} {Required Time} {50.966}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.868000000000002}
    {=} {Slack Time} {49.098}
  END_SLK_CLC
  SLK 49.098

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {} {} {} {} {} {} {1.500} {50.598} {} {} {}
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.000} {0.016} {1.500} {50.598} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rinc} {^} {} {} {rinc} {} {} {} {0.000} {0.001} {1.500} {50.598} {} {1} {}
    NET {} {} {} {} {} {rinc} {} {0.000} {0.000} {0.000} {0.001} {1.500} {50.598} {} {} {}
    INST {rptr_empty/g150} {B} {^} {Z} {v} {} {ND2B1M2R} {0.036} {0.000} {0.054} {} {1.536} {50.634} {} {3} {}
    NET {} {} {} {} {} {rptr_empty/n_7} {} {0.000} {0.000} {0.054} {0.003} {1.536} {50.634} {} {} {}
    INST {rptr_empty/g149} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.097} {0.000} {0.058} {} {1.632} {50.730} {} {3} {}
    NET {} {} {} {} {} {rptr_empty/n_8} {} {0.000} {0.000} {0.058} {0.003} {1.632} {50.730} {} {} {}
    INST {rptr_empty/g147} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.098} {0.000} {0.057} {} {1.730} {50.829} {} {3} {}
    NET {} {} {} {} {} {rptr_empty/n_9} {} {0.000} {0.000} {0.057} {0.003} {1.730} {50.829} {} {} {}
    INST {rptr_empty/g143} {B1} {v} {Z} {v} {} {MOAI22M2RA} {0.137} {0.000} {0.086} {} {1.868} {50.966} {} {3} {}
    NET {} {} {} {} {} {rptr_empty/rbinnext[2]} {} {0.000} {0.000} {0.086} {0.004} {1.868} {50.966} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {} {} {} {} {} {} {1.000} {-48.098} {} {} {}
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.000} {0.016} {1.000} {-48.098} {} {} {}
  END_CAP_CLK_PATH

END_PATH 17

PATH 18
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {rptr_empty/rbin_reg[1]} {CK}
  ENDPT {rptr_empty/rbin_reg[1]} {D} {DFQRM2RA} {v} {leading} {rclk} {rclk(C)(P)}
  BEGINPT {} {rinc} {} {^} {leading} {rclk} {rclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.034}
    {+} {Phase Shift} {50.000}
    {=} {Required Time} {50.966}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.7700000000000031}
    {=} {Slack Time} {49.196}
  END_SLK_CLC
  SLK 49.196

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {} {} {} {} {} {} {1.500} {50.696} {} {} {}
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.000} {0.016} {1.500} {50.696} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rinc} {^} {} {} {rinc} {} {} {} {0.000} {0.001} {1.500} {50.696} {} {1} {}
    NET {} {} {} {} {} {rinc} {} {0.000} {0.000} {0.000} {0.001} {1.500} {50.696} {} {} {}
    INST {rptr_empty/g150} {B} {^} {Z} {v} {} {ND2B1M2R} {0.036} {0.000} {0.054} {} {1.536} {50.732} {} {3} {}
    NET {} {} {} {} {} {rptr_empty/n_7} {} {0.000} {0.000} {0.054} {0.003} {1.536} {50.732} {} {} {}
    INST {rptr_empty/g149} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.097} {0.000} {0.058} {} {1.632} {50.828} {} {3} {}
    NET {} {} {} {} {} {rptr_empty/n_8} {} {0.000} {0.000} {0.058} {0.003} {1.632} {50.828} {} {} {}
    INST {rptr_empty/g146} {B1} {v} {Z} {v} {} {MOAI22M2RA} {0.138} {0.000} {0.086} {} {1.770} {50.966} {} {3} {}
    NET {} {} {} {} {} {rptr_empty/rbinnext[1]} {} {0.000} {0.000} {0.086} {0.004} {1.770} {50.966} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {} {} {} {} {} {} {1.000} {-48.196} {} {} {}
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.000} {0.016} {1.000} {-48.196} {} {} {}
  END_CAP_CLK_PATH

END_PATH 18

PATH 19
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {rptr_empty/rbin_reg[0]} {CK}
  ENDPT {rptr_empty/rbin_reg[0]} {D} {DFQRM2RA} {^} {leading} {rclk} {rclk(C)(P)}
  BEGINPT {} {rinc} {} {v} {leading} {rclk} {rclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.047}
    {+} {Phase Shift} {50.000}
    {=} {Required Time} {50.953}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.6430000000000007}
    {=} {Slack Time} {49.310}
  END_SLK_CLC
  SLK 49.310

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {} {} {} {} {} {} {1.500} {50.810} {} {} {}
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.000} {0.016} {1.500} {50.810} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rinc} {v} {} {} {rinc} {} {} {} {0.000} {0.001} {1.500} {50.810} {} {1} {}
    NET {} {} {} {} {} {rinc} {} {0.000} {0.000} {0.000} {0.001} {1.500} {50.810} {} {} {}
    INST {rptr_empty/g150} {B} {v} {Z} {^} {} {ND2B1M2R} {0.028} {0.000} {0.046} {} {1.528} {50.838} {} {3} {}
    NET {} {} {} {} {} {rptr_empty/n_7} {} {0.000} {0.000} {0.046} {0.003} {1.528} {50.838} {} {} {}
    INST {rptr_empty/g148} {B1} {^} {Z} {^} {} {MOAI22M2RA} {0.115} {0.000} {0.083} {} {1.643} {50.953} {} {2} {}
    NET {} {} {} {} {} {rptr_empty/rbinnext[0]} {} {0.000} {0.000} {0.083} {0.003} {1.643} {50.953} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {} {} {} {} {} {} {1.000} {-48.310} {} {} {}
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.000} {0.016} {1.000} {-48.310} {} {} {}
  END_CAP_CLK_PATH

END_PATH 19

PATH 20
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {sync_w2r/rq2_wptr_reg[2]} {CK}
  ENDPT {sync_w2r/rq2_wptr_reg[2]} {D} {DFQRM2RA} {^} {leading} {rclk} {rclk(C)(P)}
  BEGINPT {sync_w2r/rq1_wptr_reg[2]} {Q} {DFQRM2RA} {^} {leading} {rclk} {rclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.029}
    {+} {Phase Shift} {50.000}
    {=} {Required Time} {50.971}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1479999999999961}
    {=} {Slack Time} {49.823}
  END_SLK_CLC
  SLK 49.823

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {} {} {} {} {} {} {1.000} {50.823} {} {} {}
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.000} {0.016} {1.000} {50.823} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {sync_w2r/rq1_wptr_reg[2]} {CK} {^} {Q} {^} {} {DFQRM2RA} {0.148} {0.000} {0.030} {} {1.148} {50.971} {} {1} {}
    NET {} {} {} {} {} {sync_w2r/rq1_wptr[2]} {} {0.000} {0.000} {0.030} {0.001} {1.148} {50.971} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {} {} {} {} {} {} {1.000} {-48.823} {} {} {}
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.000} {0.016} {1.000} {-48.823} {} {} {}
  END_CAP_CLK_PATH

END_PATH 20

PATH 21
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {sync_w2r/rq2_wptr_reg[0]} {CK}
  ENDPT {sync_w2r/rq2_wptr_reg[0]} {D} {DFQRM2RA} {^} {leading} {rclk} {rclk(C)(P)}
  BEGINPT {sync_w2r/rq1_wptr_reg[0]} {Q} {DFQRM2RA} {^} {leading} {rclk} {rclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.029}
    {+} {Phase Shift} {50.000}
    {=} {Required Time} {50.971}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1479999999999961}
    {=} {Slack Time} {49.823}
  END_SLK_CLC
  SLK 49.823

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {} {} {} {} {} {} {1.000} {50.823} {} {} {}
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.000} {0.016} {1.000} {50.823} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {sync_w2r/rq1_wptr_reg[0]} {CK} {^} {Q} {^} {} {DFQRM2RA} {0.148} {0.000} {0.030} {} {1.148} {50.971} {} {1} {}
    NET {} {} {} {} {} {sync_w2r/rq1_wptr[0]} {} {0.000} {0.000} {0.030} {0.001} {1.148} {50.971} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {} {} {} {} {} {} {1.000} {-48.823} {} {} {}
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.000} {0.016} {1.000} {-48.823} {} {} {}
  END_CAP_CLK_PATH

END_PATH 21

PATH 22
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {sync_w2r/rq2_wptr_reg[1]} {CK}
  ENDPT {sync_w2r/rq2_wptr_reg[1]} {D} {DFQRM2RA} {^} {leading} {rclk} {rclk(C)(P)}
  BEGINPT {sync_w2r/rq1_wptr_reg[1]} {Q} {DFQRM2RA} {^} {leading} {rclk} {rclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.029}
    {+} {Phase Shift} {50.000}
    {=} {Required Time} {50.971}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1479999999999961}
    {=} {Slack Time} {49.823}
  END_SLK_CLC
  SLK 49.823

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {} {} {} {} {} {} {1.000} {50.823} {} {} {}
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.000} {0.016} {1.000} {50.823} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {sync_w2r/rq1_wptr_reg[1]} {CK} {^} {Q} {^} {} {DFQRM2RA} {0.148} {0.000} {0.030} {} {1.148} {50.971} {} {1} {}
    NET {} {} {} {} {} {sync_w2r/rq1_wptr[1]} {} {0.000} {0.000} {0.030} {0.001} {1.148} {50.971} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {} {} {} {} {} {} {1.000} {-48.823} {} {} {}
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.000} {0.016} {1.000} {-48.823} {} {} {}
  END_CAP_CLK_PATH

END_PATH 22

PATH 23
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {sync_w2r/rq2_wptr_reg[3]} {CK}
  ENDPT {sync_w2r/rq2_wptr_reg[3]} {D} {DFQRM2RA} {^} {leading} {rclk} {rclk(C)(P)}
  BEGINPT {sync_w2r/rq1_wptr_reg[3]} {Q} {DFQRM2RA} {^} {leading} {rclk} {rclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.029}
    {+} {Phase Shift} {50.000}
    {=} {Required Time} {50.971}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1479999999999961}
    {=} {Slack Time} {49.823}
  END_SLK_CLC
  SLK 49.823

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {} {} {} {} {} {} {1.000} {50.823} {} {} {}
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.000} {0.016} {1.000} {50.823} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {sync_w2r/rq1_wptr_reg[3]} {CK} {^} {Q} {^} {} {DFQRM2RA} {0.148} {0.000} {0.030} {} {1.148} {50.971} {} {1} {}
    NET {} {} {} {} {} {sync_w2r/rq1_wptr[3]} {} {0.000} {0.000} {0.030} {0.001} {1.148} {50.971} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {} {} {} {} {} {} {1.000} {-48.823} {} {} {}
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.000} {0.016} {1.000} {-48.823} {} {} {}
  END_CAP_CLK_PATH

END_PATH 23

PATH 24
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {sync_w2r/rq2_wptr_reg[4]} {CK}
  ENDPT {sync_w2r/rq2_wptr_reg[4]} {D} {DFQRM2RA} {^} {leading} {rclk} {rclk(C)(P)}
  BEGINPT {sync_w2r/rq1_wptr_reg[4]} {Q} {DFQRM2RA} {^} {leading} {rclk} {rclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.029}
    {+} {Phase Shift} {50.000}
    {=} {Required Time} {50.971}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1479999999999961}
    {=} {Slack Time} {49.823}
  END_SLK_CLC
  SLK 49.823

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {} {} {} {} {} {} {1.000} {50.823} {} {} {}
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.000} {0.016} {1.000} {50.823} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {sync_w2r/rq1_wptr_reg[4]} {CK} {^} {Q} {^} {} {DFQRM2RA} {0.148} {0.000} {0.030} {} {1.148} {50.971} {} {1} {}
    NET {} {} {} {} {} {sync_w2r/rq1_wptr[4]} {} {0.000} {0.000} {0.030} {0.001} {1.148} {50.971} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {} {} {} {} {} {} {1.000} {-48.823} {} {} {}
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.000} {0.016} {1.000} {-48.823} {} {} {}
  END_CAP_CLK_PATH

END_PATH 24

PATH 25
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {wptr_full/wfull_reg} {CK}
  ENDPT {wptr_full/wfull_reg} {D} {DFQRM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.059}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.941}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.332000000000008}
    {=} {Slack Time} {98.609}
  END_SLK_CLC
  SLK 98.609

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.109} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.109} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.109} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.109} {} {} {}
    INST {wptr_full/g154} {B} {^} {Z} {v} {} {ND2B1M2R} {0.036} {0.000} {0.054} {} {1.536} {100.145} {} {3} {}
    NET {} {} {} {} {} {wptr_full/n_7} {} {0.000} {0.000} {0.054} {0.003} {1.536} {100.145} {} {} {}
    INST {wptr_full/g153} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.097} {0.000} {0.057} {} {1.632} {100.242} {} {3} {}
    NET {} {} {} {} {} {wptr_full/n_8} {} {0.000} {0.000} {0.057} {0.003} {1.632} {100.242} {} {} {}
    INST {wptr_full/g151} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.098} {0.000} {0.057} {} {1.730} {100.339} {} {3} {}
    NET {} {} {} {} {} {wptr_full/n_9} {} {0.000} {0.000} {0.057} {0.003} {1.730} {100.339} {} {} {}
    INST {wptr_full/g149} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.098} {0.000} {0.057} {} {1.828} {100.437} {} {3} {}
    NET {} {} {} {} {} {wptr_full/n_10} {} {0.000} {0.000} {0.057} {0.003} {1.828} {100.437} {} {} {}
    INST {wptr_full/g145} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.092} {0.000} {0.049} {} {1.920} {100.529} {} {2} {}
    NET {} {} {} {} {} {wptr_full/n_11} {} {0.000} {0.000} {0.049} {0.002} {1.920} {100.529} {} {} {}
    INST {wptr_full/g140} {B1} {v} {Z} {v} {} {MOAI22M2RA} {0.137} {0.000} {0.089} {} {2.057} {100.666} {} {3} {}
    NET {} {} {} {} {} {wptr_full/wbinnext[4]} {} {0.000} {0.000} {0.089} {0.005} {2.057} {100.666} {} {} {}
    INST {wptr_full/g138} {A} {v} {Z} {v} {} {XOR2M2RA} {0.106} {0.000} {0.049} {} {2.164} {100.773} {} {3} {}
    NET {} {} {} {} {} {wptr_full/wgraynext[3]} {} {0.000} {0.000} {0.049} {0.004} {2.164} {100.773} {} {} {}
    INST {wptr_full/g175} {A} {v} {Z} {^} {} {CKND2M2R} {0.037} {0.000} {0.030} {} {2.201} {100.810} {} {1} {}
    NET {} {} {} {} {} {wptr_full/n_0} {} {0.000} {0.000} {0.030} {0.001} {2.201} {100.810} {} {} {}
    INST {wptr_full/g165} {B} {^} {Z} {v} {} {OAI211M2R} {0.047} {0.000} {0.056} {} {2.248} {100.857} {} {1} {}
    NET {} {} {} {} {} {wptr_full/n_5} {} {0.000} {0.000} {0.056} {0.001} {2.248} {100.857} {} {} {}
    INST {wptr_full/g164} {D} {v} {Z} {^} {} {NR4M1R} {0.084} {0.000} {0.119} {} {2.332} {100.942} {} {1} {}
    NET {} {} {} {} {} {wptr_full/n_6} {} {0.000} {0.000} {0.119} {0.001} {2.332} {100.942} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.609} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.609} {} {} {}
  END_CAP_CLK_PATH

END_PATH 25

PATH 26
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {wptr_full/wptr_reg[3]} {CK}
  ENDPT {wptr_full/wptr_reg[3]} {D} {DFQRM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.961}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.182000000000002}
    {=} {Slack Time} {98.779}
  END_SLK_CLC
  SLK 98.779

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.279} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.279} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.279} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.279} {} {} {}
    INST {wptr_full/g154} {B} {^} {Z} {v} {} {ND2B1M2R} {0.036} {0.000} {0.054} {} {1.536} {100.315} {} {3} {}
    NET {} {} {} {} {} {wptr_full/n_7} {} {0.000} {0.000} {0.054} {0.003} {1.536} {100.315} {} {} {}
    INST {wptr_full/g153} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.097} {0.000} {0.057} {} {1.632} {100.412} {} {3} {}
    NET {} {} {} {} {} {wptr_full/n_8} {} {0.000} {0.000} {0.057} {0.003} {1.632} {100.412} {} {} {}
    INST {wptr_full/g151} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.098} {0.000} {0.057} {} {1.730} {100.510} {} {3} {}
    NET {} {} {} {} {} {wptr_full/n_9} {} {0.000} {0.000} {0.057} {0.003} {1.730} {100.510} {} {} {}
    INST {wptr_full/g149} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.098} {0.000} {0.057} {} {1.828} {100.607} {} {3} {}
    NET {} {} {} {} {} {wptr_full/n_10} {} {0.000} {0.000} {0.057} {0.003} {1.828} {100.607} {} {} {}
    INST {wptr_full/g145} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.092} {0.000} {0.049} {} {1.920} {100.700} {} {2} {}
    NET {} {} {} {} {} {wptr_full/n_11} {} {0.000} {0.000} {0.049} {0.002} {1.920} {100.700} {} {} {}
    INST {wptr_full/g140} {B1} {v} {Z} {v} {} {MOAI22M2RA} {0.137} {0.000} {0.089} {} {2.057} {100.837} {} {3} {}
    NET {} {} {} {} {} {wptr_full/wbinnext[4]} {} {0.000} {0.000} {0.089} {0.005} {2.057} {100.837} {} {} {}
    INST {wptr_full/g138} {A} {v} {Z} {^} {} {XOR2M2RA} {0.125} {0.000} {0.057} {} {2.182} {100.961} {} {3} {}
    NET {} {} {} {} {} {wptr_full/wgraynext[3]} {} {0.000} {0.000} {0.057} {0.004} {2.182} {100.961} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.779} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.779} {} {} {}
  END_CAP_CLK_PATH

END_PATH 26

PATH 27
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {wfull} {} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {wptr_full/wfull_reg} {Q} {DFQRM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1730000000000018}
    {=} {Slack Time} {98.827}
  END_SLK_CLC
  SLK 98.827

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {2.000} {100.827} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {2.000} {100.827} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {wptr_full/wfull_reg} {CK} {^} {Q} {v} {} {DFQRM2RA} {0.173} {0.000} {0.041} {} {1.173} {100.000} {} {6} {}
    NET {} {} {} {} {} {wptr_full/wfull} {} {0.000} {0.000} {0.041} {0.005} {1.173} {100.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {2.000} {-96.827} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {2.000} {-96.827} {} {} {}
  END_CAP_CLK_PATH

END_PATH 27

PATH 28
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {wptr_full/wptr_reg[2]} {CK}
  ENDPT {wptr_full/wptr_reg[2]} {D} {DFQRM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.036}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.964}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.084000000000003}
    {=} {Slack Time} {98.880}
  END_SLK_CLC
  SLK 98.880

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.380} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.380} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.380} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.380} {} {} {}
    INST {wptr_full/g154} {B} {^} {Z} {v} {} {ND2B1M2R} {0.036} {0.000} {0.054} {} {1.536} {100.416} {} {3} {}
    NET {} {} {} {} {} {wptr_full/n_7} {} {0.000} {0.000} {0.054} {0.003} {1.536} {100.416} {} {} {}
    INST {wptr_full/g153} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.097} {0.000} {0.057} {} {1.632} {100.512} {} {3} {}
    NET {} {} {} {} {} {wptr_full/n_8} {} {0.000} {0.000} {0.057} {0.003} {1.632} {100.512} {} {} {}
    INST {wptr_full/g151} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.098} {0.000} {0.057} {} {1.730} {100.610} {} {3} {}
    NET {} {} {} {} {} {wptr_full/n_9} {} {0.000} {0.000} {0.057} {0.003} {1.730} {100.610} {} {} {}
    INST {wptr_full/g149} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.098} {0.000} {0.057} {} {1.828} {100.708} {} {3} {}
    NET {} {} {} {} {} {wptr_full/n_10} {} {0.000} {0.000} {0.057} {0.003} {1.828} {100.708} {} {} {}
    INST {wptr_full/g144} {B1} {v} {Z} {v} {} {MOAI22M2RA} {0.137} {0.000} {0.086} {} {1.965} {100.845} {} {3} {}
    NET {} {} {} {} {} {wptr_full/wbinnext[3]} {} {0.000} {0.000} {0.086} {0.004} {1.965} {100.845} {} {} {}
    INST {wptr_full/g141} {A} {v} {Z} {^} {} {XOR2M2RA} {0.119} {0.000} {0.050} {} {2.084} {100.964} {} {2} {}
    NET {} {} {} {} {} {wptr_full/wgraynext[2]} {} {0.000} {0.000} {0.050} {0.003} {2.084} {100.964} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.880} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.880} {} {} {}
  END_CAP_CLK_PATH

END_PATH 28

PATH 29
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {wptr_full/wptr_reg[4]} {CK}
  ENDPT {wptr_full/wptr_reg[4]} {D} {DFQRM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.035}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.965}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.058000000000007}
    {=} {Slack Time} {98.907}
  END_SLK_CLC
  SLK 98.907

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.407} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.407} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.407} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.407} {} {} {}
    INST {wptr_full/g154} {B} {^} {Z} {v} {} {ND2B1M2R} {0.036} {0.000} {0.054} {} {1.536} {100.443} {} {3} {}
    NET {} {} {} {} {} {wptr_full/n_7} {} {0.000} {0.000} {0.054} {0.003} {1.536} {100.443} {} {} {}
    INST {wptr_full/g153} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.097} {0.000} {0.057} {} {1.632} {100.540} {} {3} {}
    NET {} {} {} {} {} {wptr_full/n_8} {} {0.000} {0.000} {0.057} {0.003} {1.632} {100.540} {} {} {}
    INST {wptr_full/g151} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.098} {0.000} {0.057} {} {1.730} {100.638} {} {3} {}
    NET {} {} {} {} {} {wptr_full/n_9} {} {0.000} {0.000} {0.057} {0.003} {1.730} {100.638} {} {} {}
    INST {wptr_full/g149} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.098} {0.000} {0.057} {} {1.828} {100.736} {} {3} {}
    NET {} {} {} {} {} {wptr_full/n_10} {} {0.000} {0.000} {0.057} {0.003} {1.828} {100.736} {} {} {}
    INST {wptr_full/g145} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.092} {0.000} {0.049} {} {1.920} {100.828} {} {2} {}
    NET {} {} {} {} {} {wptr_full/n_11} {} {0.000} {0.000} {0.049} {0.002} {1.920} {100.828} {} {} {}
    INST {wptr_full/g140} {B1} {v} {Z} {v} {} {MOAI22M2RA} {0.137} {0.000} {0.089} {} {2.057} {100.965} {} {3} {}
    NET {} {} {} {} {} {wptr_full/wbinnext[4]} {} {0.000} {0.000} {0.089} {0.005} {2.057} {100.965} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.907} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.907} {} {} {}
  END_CAP_CLK_PATH

END_PATH 29

PATH 30
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[10][4]} {CK}
  ENDPT {fifomem/mem_reg[10][4]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.121}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.879}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.936000000000007}
    {=} {Slack Time} {98.943}
  END_SLK_CLC
  SLK 98.943

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.443} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.443} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.443} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.443} {} {} {}
    INST {fifomem/g892} {NA} {^} {Z} {^} {} {NR4B1M1R} {0.227} {0.000} {0.279} {} {1.727} {100.670} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_7} {} {0.000} {0.000} {0.279} {0.005} {1.727} {100.670} {} {} {}
    INST {fifomem/g876} {B} {^} {Z} {v} {} {ND2B1M2R} {0.209} {0.000} {0.199} {} {1.936} {100.879} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_23} {} {0.000} {0.000} {0.199} {0.014} {1.936} {100.879} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.943} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.943} {} {} {}
  END_CAP_CLK_PATH

END_PATH 30

PATH 31
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[10][3]} {CK}
  ENDPT {fifomem/mem_reg[10][3]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.121}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.879}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.936000000000007}
    {=} {Slack Time} {98.943}
  END_SLK_CLC
  SLK 98.943

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.443} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.443} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.443} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.443} {} {} {}
    INST {fifomem/g892} {NA} {^} {Z} {^} {} {NR4B1M1R} {0.227} {0.000} {0.279} {} {1.727} {100.670} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_7} {} {0.000} {0.000} {0.279} {0.005} {1.727} {100.670} {} {} {}
    INST {fifomem/g876} {B} {^} {Z} {v} {} {ND2B1M2R} {0.209} {0.000} {0.199} {} {1.936} {100.879} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_23} {} {0.000} {0.000} {0.199} {0.014} {1.936} {100.879} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.943} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.943} {} {} {}
  END_CAP_CLK_PATH

END_PATH 31

PATH 32
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[10][2]} {CK}
  ENDPT {fifomem/mem_reg[10][2]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.121}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.879}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.936000000000007}
    {=} {Slack Time} {98.943}
  END_SLK_CLC
  SLK 98.943

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.443} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.443} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.443} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.443} {} {} {}
    INST {fifomem/g892} {NA} {^} {Z} {^} {} {NR4B1M1R} {0.227} {0.000} {0.279} {} {1.727} {100.670} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_7} {} {0.000} {0.000} {0.279} {0.005} {1.727} {100.670} {} {} {}
    INST {fifomem/g876} {B} {^} {Z} {v} {} {ND2B1M2R} {0.209} {0.000} {0.199} {} {1.936} {100.879} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_23} {} {0.000} {0.000} {0.199} {0.014} {1.936} {100.879} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.943} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.943} {} {} {}
  END_CAP_CLK_PATH

END_PATH 32

PATH 33
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[10][1]} {CK}
  ENDPT {fifomem/mem_reg[10][1]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.121}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.879}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.936000000000007}
    {=} {Slack Time} {98.943}
  END_SLK_CLC
  SLK 98.943

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.443} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.443} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.443} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.443} {} {} {}
    INST {fifomem/g892} {NA} {^} {Z} {^} {} {NR4B1M1R} {0.227} {0.000} {0.279} {} {1.727} {100.670} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_7} {} {0.000} {0.000} {0.279} {0.005} {1.727} {100.670} {} {} {}
    INST {fifomem/g876} {B} {^} {Z} {v} {} {ND2B1M2R} {0.209} {0.000} {0.199} {} {1.936} {100.879} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_23} {} {0.000} {0.000} {0.199} {0.014} {1.936} {100.879} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.943} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.943} {} {} {}
  END_CAP_CLK_PATH

END_PATH 33

PATH 34
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[2][7]} {CK}
  ENDPT {fifomem/mem_reg[2][7]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.121}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.879}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.936000000000007}
    {=} {Slack Time} {98.943}
  END_SLK_CLC
  SLK 98.943

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.443} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.443} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.443} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.443} {} {} {}
    INST {fifomem/g892} {NA} {^} {Z} {^} {} {NR4B1M1R} {0.227} {0.000} {0.279} {} {1.727} {100.670} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_7} {} {0.000} {0.000} {0.279} {0.005} {1.727} {100.670} {} {} {}
    INST {fifomem/g885} {B} {^} {Z} {v} {} {ND2B1M2R} {0.209} {0.000} {0.199} {} {1.936} {100.879} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_14} {} {0.000} {0.000} {0.199} {0.014} {1.936} {100.879} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.943} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.943} {} {} {}
  END_CAP_CLK_PATH

END_PATH 34

PATH 35
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[10][0]} {CK}
  ENDPT {fifomem/mem_reg[10][0]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.121}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.879}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.936000000000007}
    {=} {Slack Time} {98.943}
  END_SLK_CLC
  SLK 98.943

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.443} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.443} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.443} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.443} {} {} {}
    INST {fifomem/g892} {NA} {^} {Z} {^} {} {NR4B1M1R} {0.227} {0.000} {0.279} {} {1.727} {100.670} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_7} {} {0.000} {0.000} {0.279} {0.005} {1.727} {100.670} {} {} {}
    INST {fifomem/g876} {B} {^} {Z} {v} {} {ND2B1M2R} {0.209} {0.000} {0.199} {} {1.936} {100.879} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_23} {} {0.000} {0.000} {0.199} {0.014} {1.936} {100.879} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.943} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.943} {} {} {}
  END_CAP_CLK_PATH

END_PATH 35

PATH 36
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[2][6]} {CK}
  ENDPT {fifomem/mem_reg[2][6]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.121}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.879}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.936000000000007}
    {=} {Slack Time} {98.943}
  END_SLK_CLC
  SLK 98.943

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.443} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.443} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.443} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.443} {} {} {}
    INST {fifomem/g892} {NA} {^} {Z} {^} {} {NR4B1M1R} {0.227} {0.000} {0.279} {} {1.727} {100.670} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_7} {} {0.000} {0.000} {0.279} {0.005} {1.727} {100.670} {} {} {}
    INST {fifomem/g885} {B} {^} {Z} {v} {} {ND2B1M2R} {0.209} {0.000} {0.199} {} {1.936} {100.879} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_14} {} {0.000} {0.000} {0.199} {0.014} {1.936} {100.879} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.943} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.943} {} {} {}
  END_CAP_CLK_PATH

END_PATH 36

PATH 37
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[2][5]} {CK}
  ENDPT {fifomem/mem_reg[2][5]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.121}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.879}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.936000000000007}
    {=} {Slack Time} {98.943}
  END_SLK_CLC
  SLK 98.943

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.443} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.443} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.443} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.443} {} {} {}
    INST {fifomem/g892} {NA} {^} {Z} {^} {} {NR4B1M1R} {0.227} {0.000} {0.279} {} {1.727} {100.670} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_7} {} {0.000} {0.000} {0.279} {0.005} {1.727} {100.670} {} {} {}
    INST {fifomem/g885} {B} {^} {Z} {v} {} {ND2B1M2R} {0.209} {0.000} {0.199} {} {1.936} {100.879} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_14} {} {0.000} {0.000} {0.199} {0.014} {1.936} {100.879} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.943} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.943} {} {} {}
  END_CAP_CLK_PATH

END_PATH 37

PATH 38
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[2][4]} {CK}
  ENDPT {fifomem/mem_reg[2][4]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.121}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.879}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.936000000000007}
    {=} {Slack Time} {98.943}
  END_SLK_CLC
  SLK 98.943

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.443} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.443} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.443} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.443} {} {} {}
    INST {fifomem/g892} {NA} {^} {Z} {^} {} {NR4B1M1R} {0.227} {0.000} {0.279} {} {1.727} {100.670} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_7} {} {0.000} {0.000} {0.279} {0.005} {1.727} {100.670} {} {} {}
    INST {fifomem/g885} {B} {^} {Z} {v} {} {ND2B1M2R} {0.209} {0.000} {0.199} {} {1.936} {100.879} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_14} {} {0.000} {0.000} {0.199} {0.014} {1.936} {100.879} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.943} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.943} {} {} {}
  END_CAP_CLK_PATH

END_PATH 38

PATH 39
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[2][3]} {CK}
  ENDPT {fifomem/mem_reg[2][3]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.121}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.879}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.936000000000007}
    {=} {Slack Time} {98.943}
  END_SLK_CLC
  SLK 98.943

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.443} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.443} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.443} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.443} {} {} {}
    INST {fifomem/g892} {NA} {^} {Z} {^} {} {NR4B1M1R} {0.227} {0.000} {0.279} {} {1.727} {100.670} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_7} {} {0.000} {0.000} {0.279} {0.005} {1.727} {100.670} {} {} {}
    INST {fifomem/g885} {B} {^} {Z} {v} {} {ND2B1M2R} {0.209} {0.000} {0.199} {} {1.936} {100.879} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_14} {} {0.000} {0.000} {0.199} {0.014} {1.936} {100.879} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.943} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.943} {} {} {}
  END_CAP_CLK_PATH

END_PATH 39

PATH 40
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[8][7]} {CK}
  ENDPT {fifomem/mem_reg[8][7]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.121}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.879}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.936000000000007}
    {=} {Slack Time} {98.943}
  END_SLK_CLC
  SLK 98.943

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.443} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.443} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.443} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.443} {} {} {}
    INST {fifomem/g892} {NA} {^} {Z} {^} {} {NR4B1M1R} {0.227} {0.000} {0.279} {} {1.727} {100.670} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_7} {} {0.000} {0.000} {0.279} {0.005} {1.727} {100.670} {} {} {}
    INST {fifomem/g884} {B} {^} {Z} {v} {} {ND2B1M2R} {0.209} {0.000} {0.199} {} {1.936} {100.879} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_15} {} {0.000} {0.000} {0.199} {0.014} {1.936} {100.879} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.943} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.943} {} {} {}
  END_CAP_CLK_PATH

END_PATH 40

PATH 41
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[8][6]} {CK}
  ENDPT {fifomem/mem_reg[8][6]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.121}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.879}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.936000000000007}
    {=} {Slack Time} {98.943}
  END_SLK_CLC
  SLK 98.943

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.443} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.443} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.443} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.443} {} {} {}
    INST {fifomem/g892} {NA} {^} {Z} {^} {} {NR4B1M1R} {0.227} {0.000} {0.279} {} {1.727} {100.670} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_7} {} {0.000} {0.000} {0.279} {0.005} {1.727} {100.670} {} {} {}
    INST {fifomem/g884} {B} {^} {Z} {v} {} {ND2B1M2R} {0.209} {0.000} {0.199} {} {1.936} {100.879} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_15} {} {0.000} {0.000} {0.199} {0.014} {1.936} {100.879} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.943} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.943} {} {} {}
  END_CAP_CLK_PATH

END_PATH 41

PATH 42
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[8][5]} {CK}
  ENDPT {fifomem/mem_reg[8][5]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.121}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.879}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.936000000000007}
    {=} {Slack Time} {98.943}
  END_SLK_CLC
  SLK 98.943

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.443} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.443} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.443} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.443} {} {} {}
    INST {fifomem/g892} {NA} {^} {Z} {^} {} {NR4B1M1R} {0.227} {0.000} {0.279} {} {1.727} {100.670} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_7} {} {0.000} {0.000} {0.279} {0.005} {1.727} {100.670} {} {} {}
    INST {fifomem/g884} {B} {^} {Z} {v} {} {ND2B1M2R} {0.209} {0.000} {0.199} {} {1.936} {100.879} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_15} {} {0.000} {0.000} {0.199} {0.014} {1.936} {100.879} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.943} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.943} {} {} {}
  END_CAP_CLK_PATH

END_PATH 42

PATH 43
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[2][2]} {CK}
  ENDPT {fifomem/mem_reg[2][2]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.121}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.879}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.936000000000007}
    {=} {Slack Time} {98.943}
  END_SLK_CLC
  SLK 98.943

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.443} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.443} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.443} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.443} {} {} {}
    INST {fifomem/g892} {NA} {^} {Z} {^} {} {NR4B1M1R} {0.227} {0.000} {0.279} {} {1.727} {100.670} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_7} {} {0.000} {0.000} {0.279} {0.005} {1.727} {100.670} {} {} {}
    INST {fifomem/g885} {B} {^} {Z} {v} {} {ND2B1M2R} {0.209} {0.000} {0.199} {} {1.936} {100.879} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_14} {} {0.000} {0.000} {0.199} {0.014} {1.936} {100.879} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.943} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.943} {} {} {}
  END_CAP_CLK_PATH

END_PATH 43

PATH 44
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[2][1]} {CK}
  ENDPT {fifomem/mem_reg[2][1]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.121}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.879}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.936000000000007}
    {=} {Slack Time} {98.943}
  END_SLK_CLC
  SLK 98.943

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.443} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.443} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.443} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.443} {} {} {}
    INST {fifomem/g892} {NA} {^} {Z} {^} {} {NR4B1M1R} {0.227} {0.000} {0.279} {} {1.727} {100.670} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_7} {} {0.000} {0.000} {0.279} {0.005} {1.727} {100.670} {} {} {}
    INST {fifomem/g885} {B} {^} {Z} {v} {} {ND2B1M2R} {0.209} {0.000} {0.199} {} {1.936} {100.879} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_14} {} {0.000} {0.000} {0.199} {0.014} {1.936} {100.879} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.943} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.943} {} {} {}
  END_CAP_CLK_PATH

END_PATH 44

PATH 45
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[8][4]} {CK}
  ENDPT {fifomem/mem_reg[8][4]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.121}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.879}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.936000000000007}
    {=} {Slack Time} {98.943}
  END_SLK_CLC
  SLK 98.943

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.443} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.443} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.443} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.443} {} {} {}
    INST {fifomem/g892} {NA} {^} {Z} {^} {} {NR4B1M1R} {0.227} {0.000} {0.279} {} {1.727} {100.670} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_7} {} {0.000} {0.000} {0.279} {0.005} {1.727} {100.670} {} {} {}
    INST {fifomem/g884} {B} {^} {Z} {v} {} {ND2B1M2R} {0.209} {0.000} {0.199} {} {1.936} {100.879} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_15} {} {0.000} {0.000} {0.199} {0.014} {1.936} {100.879} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.943} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.943} {} {} {}
  END_CAP_CLK_PATH

END_PATH 45

PATH 46
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[8][3]} {CK}
  ENDPT {fifomem/mem_reg[8][3]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.121}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.879}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.936000000000007}
    {=} {Slack Time} {98.943}
  END_SLK_CLC
  SLK 98.943

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.443} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.443} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.443} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.443} {} {} {}
    INST {fifomem/g892} {NA} {^} {Z} {^} {} {NR4B1M1R} {0.227} {0.000} {0.279} {} {1.727} {100.670} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_7} {} {0.000} {0.000} {0.279} {0.005} {1.727} {100.670} {} {} {}
    INST {fifomem/g884} {B} {^} {Z} {v} {} {ND2B1M2R} {0.209} {0.000} {0.199} {} {1.936} {100.879} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_15} {} {0.000} {0.000} {0.199} {0.014} {1.936} {100.879} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.943} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.943} {} {} {}
  END_CAP_CLK_PATH

END_PATH 46

PATH 47
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[2][0]} {CK}
  ENDPT {fifomem/mem_reg[2][0]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.121}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.879}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.936000000000007}
    {=} {Slack Time} {98.943}
  END_SLK_CLC
  SLK 98.943

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.443} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.443} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.443} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.443} {} {} {}
    INST {fifomem/g892} {NA} {^} {Z} {^} {} {NR4B1M1R} {0.227} {0.000} {0.279} {} {1.727} {100.670} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_7} {} {0.000} {0.000} {0.279} {0.005} {1.727} {100.670} {} {} {}
    INST {fifomem/g885} {B} {^} {Z} {v} {} {ND2B1M2R} {0.209} {0.000} {0.199} {} {1.936} {100.879} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_14} {} {0.000} {0.000} {0.199} {0.014} {1.936} {100.879} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.943} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.943} {} {} {}
  END_CAP_CLK_PATH

END_PATH 47

PATH 48
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[8][2]} {CK}
  ENDPT {fifomem/mem_reg[8][2]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.121}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.879}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.936000000000007}
    {=} {Slack Time} {98.943}
  END_SLK_CLC
  SLK 98.943

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.443} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.443} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.443} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.443} {} {} {}
    INST {fifomem/g892} {NA} {^} {Z} {^} {} {NR4B1M1R} {0.227} {0.000} {0.279} {} {1.727} {100.670} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_7} {} {0.000} {0.000} {0.279} {0.005} {1.727} {100.670} {} {} {}
    INST {fifomem/g884} {B} {^} {Z} {v} {} {ND2B1M2R} {0.209} {0.000} {0.199} {} {1.936} {100.879} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_15} {} {0.000} {0.000} {0.199} {0.014} {1.936} {100.879} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.943} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.943} {} {} {}
  END_CAP_CLK_PATH

END_PATH 48

PATH 49
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[8][1]} {CK}
  ENDPT {fifomem/mem_reg[8][1]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.121}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.879}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.936000000000007}
    {=} {Slack Time} {98.943}
  END_SLK_CLC
  SLK 98.943

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.443} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.443} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.443} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.443} {} {} {}
    INST {fifomem/g892} {NA} {^} {Z} {^} {} {NR4B1M1R} {0.227} {0.000} {0.279} {} {1.727} {100.670} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_7} {} {0.000} {0.000} {0.279} {0.005} {1.727} {100.670} {} {} {}
    INST {fifomem/g884} {B} {^} {Z} {v} {} {ND2B1M2R} {0.209} {0.000} {0.199} {} {1.936} {100.879} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_15} {} {0.000} {0.000} {0.199} {0.014} {1.936} {100.879} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.943} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.943} {} {} {}
  END_CAP_CLK_PATH

END_PATH 49

PATH 50
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[8][0]} {CK}
  ENDPT {fifomem/mem_reg[8][0]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.121}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.879}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.936000000000007}
    {=} {Slack Time} {98.943}
  END_SLK_CLC
  SLK 98.943

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.443} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.443} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.443} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.443} {} {} {}
    INST {fifomem/g892} {NA} {^} {Z} {^} {} {NR4B1M1R} {0.227} {0.000} {0.279} {} {1.727} {100.670} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_7} {} {0.000} {0.000} {0.279} {0.005} {1.727} {100.670} {} {} {}
    INST {fifomem/g884} {B} {^} {Z} {v} {} {ND2B1M2R} {0.209} {0.000} {0.199} {} {1.936} {100.879} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_15} {} {0.000} {0.000} {0.199} {0.014} {1.936} {100.879} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.943} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.943} {} {} {}
  END_CAP_CLK_PATH

END_PATH 50

PATH 51
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[10][7]} {CK}
  ENDPT {fifomem/mem_reg[10][7]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.121}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.879}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.936000000000007}
    {=} {Slack Time} {98.943}
  END_SLK_CLC
  SLK 98.943

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.443} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.443} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.443} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.443} {} {} {}
    INST {fifomem/g892} {NA} {^} {Z} {^} {} {NR4B1M1R} {0.227} {0.000} {0.279} {} {1.727} {100.670} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_7} {} {0.000} {0.000} {0.279} {0.005} {1.727} {100.670} {} {} {}
    INST {fifomem/g876} {B} {^} {Z} {v} {} {ND2B1M2R} {0.209} {0.000} {0.199} {} {1.936} {100.879} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_23} {} {0.000} {0.000} {0.199} {0.014} {1.936} {100.879} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.943} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.943} {} {} {}
  END_CAP_CLK_PATH

END_PATH 51

PATH 52
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[10][6]} {CK}
  ENDPT {fifomem/mem_reg[10][6]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.121}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.879}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.936000000000007}
    {=} {Slack Time} {98.943}
  END_SLK_CLC
  SLK 98.943

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.443} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.443} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.443} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.443} {} {} {}
    INST {fifomem/g892} {NA} {^} {Z} {^} {} {NR4B1M1R} {0.227} {0.000} {0.279} {} {1.727} {100.670} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_7} {} {0.000} {0.000} {0.279} {0.005} {1.727} {100.670} {} {} {}
    INST {fifomem/g876} {B} {^} {Z} {v} {} {ND2B1M2R} {0.209} {0.000} {0.199} {} {1.936} {100.879} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_23} {} {0.000} {0.000} {0.199} {0.014} {1.936} {100.879} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.943} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.943} {} {} {}
  END_CAP_CLK_PATH

END_PATH 52

PATH 53
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[10][5]} {CK}
  ENDPT {fifomem/mem_reg[10][5]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.121}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.879}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.936000000000007}
    {=} {Slack Time} {98.943}
  END_SLK_CLC
  SLK 98.943

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.443} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.443} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.443} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.443} {} {} {}
    INST {fifomem/g892} {NA} {^} {Z} {^} {} {NR4B1M1R} {0.227} {0.000} {0.279} {} {1.727} {100.670} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_7} {} {0.000} {0.000} {0.279} {0.005} {1.727} {100.670} {} {} {}
    INST {fifomem/g876} {B} {^} {Z} {v} {} {ND2B1M2R} {0.209} {0.000} {0.199} {} {1.936} {100.879} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_23} {} {0.000} {0.000} {0.199} {0.014} {1.936} {100.879} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.943} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.943} {} {} {}
  END_CAP_CLK_PATH

END_PATH 53

PATH 54
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[0][7]} {CK}
  ENDPT {fifomem/mem_reg[0][7]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.123}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.877}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.9299999999999926}
    {=} {Slack Time} {98.947}
  END_SLK_CLC
  SLK 98.947

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.447} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.447} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.447} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.447} {} {} {}
    INST {fifomem/g892} {NA} {^} {Z} {^} {} {NR4B1M1R} {0.227} {0.000} {0.279} {} {1.727} {100.674} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_7} {} {0.000} {0.000} {0.279} {0.005} {1.727} {100.674} {} {} {}
    INST {fifomem/g875} {A} {^} {Z} {v} {} {ND2M2R} {0.203} {0.000} {0.207} {} {1.930} {100.877} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_24} {} {0.000} {0.000} {0.207} {0.014} {1.930} {100.877} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.947} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.947} {} {} {}
  END_CAP_CLK_PATH

END_PATH 54

PATH 55
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[0][6]} {CK}
  ENDPT {fifomem/mem_reg[0][6]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.123}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.877}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.9299999999999926}
    {=} {Slack Time} {98.947}
  END_SLK_CLC
  SLK 98.947

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.447} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.447} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.447} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.447} {} {} {}
    INST {fifomem/g892} {NA} {^} {Z} {^} {} {NR4B1M1R} {0.227} {0.000} {0.279} {} {1.727} {100.674} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_7} {} {0.000} {0.000} {0.279} {0.005} {1.727} {100.674} {} {} {}
    INST {fifomem/g875} {A} {^} {Z} {v} {} {ND2M2R} {0.203} {0.000} {0.207} {} {1.930} {100.877} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_24} {} {0.000} {0.000} {0.207} {0.014} {1.930} {100.877} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.947} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.947} {} {} {}
  END_CAP_CLK_PATH

END_PATH 55

PATH 56
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[0][5]} {CK}
  ENDPT {fifomem/mem_reg[0][5]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.123}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.877}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.9299999999999926}
    {=} {Slack Time} {98.947}
  END_SLK_CLC
  SLK 98.947

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.447} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.447} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.447} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.447} {} {} {}
    INST {fifomem/g892} {NA} {^} {Z} {^} {} {NR4B1M1R} {0.227} {0.000} {0.279} {} {1.727} {100.674} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_7} {} {0.000} {0.000} {0.279} {0.005} {1.727} {100.674} {} {} {}
    INST {fifomem/g875} {A} {^} {Z} {v} {} {ND2M2R} {0.203} {0.000} {0.207} {} {1.930} {100.877} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_24} {} {0.000} {0.000} {0.207} {0.014} {1.930} {100.877} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.947} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.947} {} {} {}
  END_CAP_CLK_PATH

END_PATH 56

PATH 57
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[0][4]} {CK}
  ENDPT {fifomem/mem_reg[0][4]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.123}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.877}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.9299999999999926}
    {=} {Slack Time} {98.947}
  END_SLK_CLC
  SLK 98.947

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.447} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.447} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.447} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.447} {} {} {}
    INST {fifomem/g892} {NA} {^} {Z} {^} {} {NR4B1M1R} {0.227} {0.000} {0.279} {} {1.727} {100.674} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_7} {} {0.000} {0.000} {0.279} {0.005} {1.727} {100.674} {} {} {}
    INST {fifomem/g875} {A} {^} {Z} {v} {} {ND2M2R} {0.203} {0.000} {0.207} {} {1.930} {100.877} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_24} {} {0.000} {0.000} {0.207} {0.014} {1.930} {100.877} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.947} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.947} {} {} {}
  END_CAP_CLK_PATH

END_PATH 57

PATH 58
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[0][3]} {CK}
  ENDPT {fifomem/mem_reg[0][3]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.123}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.877}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.9299999999999926}
    {=} {Slack Time} {98.947}
  END_SLK_CLC
  SLK 98.947

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.447} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.447} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.447} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.447} {} {} {}
    INST {fifomem/g892} {NA} {^} {Z} {^} {} {NR4B1M1R} {0.227} {0.000} {0.279} {} {1.727} {100.674} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_7} {} {0.000} {0.000} {0.279} {0.005} {1.727} {100.674} {} {} {}
    INST {fifomem/g875} {A} {^} {Z} {v} {} {ND2M2R} {0.203} {0.000} {0.207} {} {1.930} {100.877} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_24} {} {0.000} {0.000} {0.207} {0.014} {1.930} {100.877} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.947} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.947} {} {} {}
  END_CAP_CLK_PATH

END_PATH 58

PATH 59
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[0][2]} {CK}
  ENDPT {fifomem/mem_reg[0][2]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.123}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.877}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.9299999999999926}
    {=} {Slack Time} {98.947}
  END_SLK_CLC
  SLK 98.947

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.447} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.447} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.447} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.447} {} {} {}
    INST {fifomem/g892} {NA} {^} {Z} {^} {} {NR4B1M1R} {0.227} {0.000} {0.279} {} {1.727} {100.674} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_7} {} {0.000} {0.000} {0.279} {0.005} {1.727} {100.674} {} {} {}
    INST {fifomem/g875} {A} {^} {Z} {v} {} {ND2M2R} {0.203} {0.000} {0.207} {} {1.930} {100.877} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_24} {} {0.000} {0.000} {0.207} {0.014} {1.930} {100.877} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.947} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.947} {} {} {}
  END_CAP_CLK_PATH

END_PATH 59

PATH 60
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[0][0]} {CK}
  ENDPT {fifomem/mem_reg[0][0]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.123}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.877}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.9299999999999926}
    {=} {Slack Time} {98.947}
  END_SLK_CLC
  SLK 98.947

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.447} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.447} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.447} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.447} {} {} {}
    INST {fifomem/g892} {NA} {^} {Z} {^} {} {NR4B1M1R} {0.227} {0.000} {0.279} {} {1.727} {100.674} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_7} {} {0.000} {0.000} {0.279} {0.005} {1.727} {100.674} {} {} {}
    INST {fifomem/g875} {A} {^} {Z} {v} {} {ND2M2R} {0.203} {0.000} {0.207} {} {1.930} {100.877} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_24} {} {0.000} {0.000} {0.207} {0.014} {1.930} {100.877} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.947} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.947} {} {} {}
  END_CAP_CLK_PATH

END_PATH 60

PATH 61
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[0][1]} {CK}
  ENDPT {fifomem/mem_reg[0][1]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.123}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.877}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.9299999999999926}
    {=} {Slack Time} {98.947}
  END_SLK_CLC
  SLK 98.947

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.447} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.447} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.447} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.447} {} {} {}
    INST {fifomem/g892} {NA} {^} {Z} {^} {} {NR4B1M1R} {0.227} {0.000} {0.279} {} {1.727} {100.674} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_7} {} {0.000} {0.000} {0.279} {0.005} {1.727} {100.674} {} {} {}
    INST {fifomem/g875} {A} {^} {Z} {v} {} {ND2M2R} {0.203} {0.000} {0.207} {} {1.930} {100.877} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_24} {} {0.000} {0.000} {0.207} {0.014} {1.930} {100.877} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.947} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.947} {} {} {}
  END_CAP_CLK_PATH

END_PATH 61

PATH 62
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[7][7]} {CK}
  ENDPT {fifomem/mem_reg[7][7]} {SE} {SDFQM1RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.181}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.819}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.8500000000000085}
    {=} {Slack Time} {98.969}
  END_SLK_CLC
  SLK 98.969

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.469} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.469} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.469} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.469} {} {} {}
    INST {fifomem/g891} {D} {^} {Z} {v} {} {ND4B1M2R} {0.109} {0.000} {0.152} {} {1.609} {100.578} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_8} {} {0.000} {0.000} {0.152} {0.005} {1.609} {100.578} {} {} {}
    INST {fifomem/g877} {B} {v} {Z} {^} {} {NR2M2R} {0.241} {0.000} {0.314} {} {1.850} {100.819} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_22} {} {0.000} {0.000} {0.314} {0.013} {1.850} {100.819} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.969} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.969} {} {} {}
  END_CAP_CLK_PATH

END_PATH 62

PATH 63
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[7][5]} {CK}
  ENDPT {fifomem/mem_reg[7][5]} {SE} {SDFQM1RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.181}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.819}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.8500000000000085}
    {=} {Slack Time} {98.969}
  END_SLK_CLC
  SLK 98.969

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.469} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.469} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.469} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.469} {} {} {}
    INST {fifomem/g891} {D} {^} {Z} {v} {} {ND4B1M2R} {0.109} {0.000} {0.152} {} {1.609} {100.578} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_8} {} {0.000} {0.000} {0.152} {0.005} {1.609} {100.578} {} {} {}
    INST {fifomem/g877} {B} {v} {Z} {^} {} {NR2M2R} {0.241} {0.000} {0.314} {} {1.850} {100.819} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_22} {} {0.000} {0.000} {0.314} {0.013} {1.850} {100.819} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.969} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.969} {} {} {}
  END_CAP_CLK_PATH

END_PATH 63

PATH 64
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[7][4]} {CK}
  ENDPT {fifomem/mem_reg[7][4]} {SE} {SDFQM1RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.181}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.819}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.8500000000000085}
    {=} {Slack Time} {98.969}
  END_SLK_CLC
  SLK 98.969

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.469} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.469} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.469} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.469} {} {} {}
    INST {fifomem/g891} {D} {^} {Z} {v} {} {ND4B1M2R} {0.109} {0.000} {0.152} {} {1.609} {100.578} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_8} {} {0.000} {0.000} {0.152} {0.005} {1.609} {100.578} {} {} {}
    INST {fifomem/g877} {B} {v} {Z} {^} {} {NR2M2R} {0.241} {0.000} {0.314} {} {1.850} {100.819} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_22} {} {0.000} {0.000} {0.314} {0.013} {1.850} {100.819} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.969} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.969} {} {} {}
  END_CAP_CLK_PATH

END_PATH 64

PATH 65
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[7][3]} {CK}
  ENDPT {fifomem/mem_reg[7][3]} {SE} {SDFQM1RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.181}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.819}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.8500000000000085}
    {=} {Slack Time} {98.969}
  END_SLK_CLC
  SLK 98.969

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.469} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.469} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.469} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.469} {} {} {}
    INST {fifomem/g891} {D} {^} {Z} {v} {} {ND4B1M2R} {0.109} {0.000} {0.152} {} {1.609} {100.578} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_8} {} {0.000} {0.000} {0.152} {0.005} {1.609} {100.578} {} {} {}
    INST {fifomem/g877} {B} {v} {Z} {^} {} {NR2M2R} {0.241} {0.000} {0.314} {} {1.850} {100.819} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_22} {} {0.000} {0.000} {0.314} {0.013} {1.850} {100.819} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.969} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.969} {} {} {}
  END_CAP_CLK_PATH

END_PATH 65

PATH 66
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[7][2]} {CK}
  ENDPT {fifomem/mem_reg[7][2]} {SE} {SDFQM1RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.181}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.819}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.8500000000000085}
    {=} {Slack Time} {98.969}
  END_SLK_CLC
  SLK 98.969

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.469} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.469} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.469} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.469} {} {} {}
    INST {fifomem/g891} {D} {^} {Z} {v} {} {ND4B1M2R} {0.109} {0.000} {0.152} {} {1.609} {100.578} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_8} {} {0.000} {0.000} {0.152} {0.005} {1.609} {100.578} {} {} {}
    INST {fifomem/g877} {B} {v} {Z} {^} {} {NR2M2R} {0.241} {0.000} {0.314} {} {1.850} {100.819} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_22} {} {0.000} {0.000} {0.314} {0.013} {1.850} {100.819} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.969} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.969} {} {} {}
  END_CAP_CLK_PATH

END_PATH 66

PATH 67
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[7][1]} {CK}
  ENDPT {fifomem/mem_reg[7][1]} {SE} {SDFQM1RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.181}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.819}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.8500000000000085}
    {=} {Slack Time} {98.969}
  END_SLK_CLC
  SLK 98.969

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.469} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.469} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.469} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.469} {} {} {}
    INST {fifomem/g891} {D} {^} {Z} {v} {} {ND4B1M2R} {0.109} {0.000} {0.152} {} {1.609} {100.578} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_8} {} {0.000} {0.000} {0.152} {0.005} {1.609} {100.578} {} {} {}
    INST {fifomem/g877} {B} {v} {Z} {^} {} {NR2M2R} {0.241} {0.000} {0.314} {} {1.850} {100.819} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_22} {} {0.000} {0.000} {0.314} {0.013} {1.850} {100.819} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.969} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.969} {} {} {}
  END_CAP_CLK_PATH

END_PATH 67

PATH 68
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[7][0]} {CK}
  ENDPT {fifomem/mem_reg[7][0]} {SE} {SDFQM1RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.181}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.819}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.8500000000000085}
    {=} {Slack Time} {98.969}
  END_SLK_CLC
  SLK 98.969

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.469} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.469} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.469} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.469} {} {} {}
    INST {fifomem/g891} {D} {^} {Z} {v} {} {ND4B1M2R} {0.109} {0.000} {0.152} {} {1.609} {100.578} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_8} {} {0.000} {0.000} {0.152} {0.005} {1.609} {100.578} {} {} {}
    INST {fifomem/g877} {B} {v} {Z} {^} {} {NR2M2R} {0.241} {0.000} {0.314} {} {1.850} {100.819} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_22} {} {0.000} {0.000} {0.314} {0.013} {1.850} {100.819} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.969} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.969} {} {} {}
  END_CAP_CLK_PATH

END_PATH 68

PATH 69
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[15][7]} {CK}
  ENDPT {fifomem/mem_reg[15][7]} {SE} {SDFQM1RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.181}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.819}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.8500000000000085}
    {=} {Slack Time} {98.969}
  END_SLK_CLC
  SLK 98.969

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.469} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.469} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.469} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.469} {} {} {}
    INST {fifomem/g891} {D} {^} {Z} {v} {} {ND4B1M2R} {0.109} {0.000} {0.152} {} {1.609} {100.578} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_8} {} {0.000} {0.000} {0.152} {0.005} {1.609} {100.578} {} {} {}
    INST {fifomem/g887} {B} {v} {Z} {^} {} {NR2M2R} {0.241} {0.000} {0.314} {} {1.850} {100.819} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_12} {} {0.000} {0.000} {0.314} {0.013} {1.850} {100.819} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.969} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.969} {} {} {}
  END_CAP_CLK_PATH

END_PATH 69

PATH 70
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[15][6]} {CK}
  ENDPT {fifomem/mem_reg[15][6]} {SE} {SDFQM1RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.181}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.819}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.8500000000000085}
    {=} {Slack Time} {98.969}
  END_SLK_CLC
  SLK 98.969

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.469} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.469} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.469} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.469} {} {} {}
    INST {fifomem/g891} {D} {^} {Z} {v} {} {ND4B1M2R} {0.109} {0.000} {0.152} {} {1.609} {100.578} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_8} {} {0.000} {0.000} {0.152} {0.005} {1.609} {100.578} {} {} {}
    INST {fifomem/g887} {B} {v} {Z} {^} {} {NR2M2R} {0.241} {0.000} {0.314} {} {1.850} {100.819} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_12} {} {0.000} {0.000} {0.314} {0.013} {1.850} {100.819} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.969} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.969} {} {} {}
  END_CAP_CLK_PATH

END_PATH 70

PATH 71
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[15][5]} {CK}
  ENDPT {fifomem/mem_reg[15][5]} {SE} {SDFQM1RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.181}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.819}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.8500000000000085}
    {=} {Slack Time} {98.969}
  END_SLK_CLC
  SLK 98.969

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.469} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.469} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.469} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.469} {} {} {}
    INST {fifomem/g891} {D} {^} {Z} {v} {} {ND4B1M2R} {0.109} {0.000} {0.152} {} {1.609} {100.578} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_8} {} {0.000} {0.000} {0.152} {0.005} {1.609} {100.578} {} {} {}
    INST {fifomem/g887} {B} {v} {Z} {^} {} {NR2M2R} {0.241} {0.000} {0.314} {} {1.850} {100.819} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_12} {} {0.000} {0.000} {0.314} {0.013} {1.850} {100.819} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.969} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.969} {} {} {}
  END_CAP_CLK_PATH

END_PATH 71

PATH 72
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[7][6]} {CK}
  ENDPT {fifomem/mem_reg[7][6]} {SE} {SDFQM1RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.181}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.819}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.8500000000000085}
    {=} {Slack Time} {98.969}
  END_SLK_CLC
  SLK 98.969

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.469} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.469} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.469} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.469} {} {} {}
    INST {fifomem/g891} {D} {^} {Z} {v} {} {ND4B1M2R} {0.109} {0.000} {0.152} {} {1.609} {100.578} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_8} {} {0.000} {0.000} {0.152} {0.005} {1.609} {100.578} {} {} {}
    INST {fifomem/g877} {B} {v} {Z} {^} {} {NR2M2R} {0.241} {0.000} {0.314} {} {1.850} {100.819} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_22} {} {0.000} {0.000} {0.314} {0.013} {1.850} {100.819} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.969} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.969} {} {} {}
  END_CAP_CLK_PATH

END_PATH 72

PATH 73
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[15][4]} {CK}
  ENDPT {fifomem/mem_reg[15][4]} {SE} {SDFQM1RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.181}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.819}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.8500000000000085}
    {=} {Slack Time} {98.969}
  END_SLK_CLC
  SLK 98.969

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.469} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.469} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.469} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.469} {} {} {}
    INST {fifomem/g891} {D} {^} {Z} {v} {} {ND4B1M2R} {0.109} {0.000} {0.152} {} {1.609} {100.578} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_8} {} {0.000} {0.000} {0.152} {0.005} {1.609} {100.578} {} {} {}
    INST {fifomem/g887} {B} {v} {Z} {^} {} {NR2M2R} {0.241} {0.000} {0.314} {} {1.850} {100.819} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_12} {} {0.000} {0.000} {0.314} {0.013} {1.850} {100.819} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.969} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.969} {} {} {}
  END_CAP_CLK_PATH

END_PATH 73

PATH 74
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[15][3]} {CK}
  ENDPT {fifomem/mem_reg[15][3]} {SE} {SDFQM1RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.181}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.819}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.8500000000000085}
    {=} {Slack Time} {98.969}
  END_SLK_CLC
  SLK 98.969

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.469} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.469} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.469} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.469} {} {} {}
    INST {fifomem/g891} {D} {^} {Z} {v} {} {ND4B1M2R} {0.109} {0.000} {0.152} {} {1.609} {100.578} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_8} {} {0.000} {0.000} {0.152} {0.005} {1.609} {100.578} {} {} {}
    INST {fifomem/g887} {B} {v} {Z} {^} {} {NR2M2R} {0.241} {0.000} {0.314} {} {1.850} {100.819} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_12} {} {0.000} {0.000} {0.314} {0.013} {1.850} {100.819} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.969} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.969} {} {} {}
  END_CAP_CLK_PATH

END_PATH 74

PATH 75
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[15][2]} {CK}
  ENDPT {fifomem/mem_reg[15][2]} {SE} {SDFQM1RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.181}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.819}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.8500000000000085}
    {=} {Slack Time} {98.969}
  END_SLK_CLC
  SLK 98.969

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.469} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.469} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.469} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.469} {} {} {}
    INST {fifomem/g891} {D} {^} {Z} {v} {} {ND4B1M2R} {0.109} {0.000} {0.152} {} {1.609} {100.578} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_8} {} {0.000} {0.000} {0.152} {0.005} {1.609} {100.578} {} {} {}
    INST {fifomem/g887} {B} {v} {Z} {^} {} {NR2M2R} {0.241} {0.000} {0.314} {} {1.850} {100.819} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_12} {} {0.000} {0.000} {0.314} {0.013} {1.850} {100.819} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.969} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.969} {} {} {}
  END_CAP_CLK_PATH

END_PATH 75

PATH 76
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[15][1]} {CK}
  ENDPT {fifomem/mem_reg[15][1]} {SE} {SDFQM1RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.181}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.819}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.8500000000000085}
    {=} {Slack Time} {98.969}
  END_SLK_CLC
  SLK 98.969

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.469} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.469} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.469} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.469} {} {} {}
    INST {fifomem/g891} {D} {^} {Z} {v} {} {ND4B1M2R} {0.109} {0.000} {0.152} {} {1.609} {100.578} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_8} {} {0.000} {0.000} {0.152} {0.005} {1.609} {100.578} {} {} {}
    INST {fifomem/g887} {B} {v} {Z} {^} {} {NR2M2R} {0.241} {0.000} {0.314} {} {1.850} {100.819} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_12} {} {0.000} {0.000} {0.314} {0.013} {1.850} {100.819} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.969} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.969} {} {} {}
  END_CAP_CLK_PATH

END_PATH 76

PATH 77
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[15][0]} {CK}
  ENDPT {fifomem/mem_reg[15][0]} {SE} {SDFQM1RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.181}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.819}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.8500000000000085}
    {=} {Slack Time} {98.969}
  END_SLK_CLC
  SLK 98.969

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.469} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.469} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.469} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.469} {} {} {}
    INST {fifomem/g891} {D} {^} {Z} {v} {} {ND4B1M2R} {0.109} {0.000} {0.152} {} {1.609} {100.578} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_8} {} {0.000} {0.000} {0.152} {0.005} {1.609} {100.578} {} {} {}
    INST {fifomem/g887} {B} {v} {Z} {^} {} {NR2M2R} {0.241} {0.000} {0.314} {} {1.850} {100.819} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_12} {} {0.000} {0.000} {0.314} {0.013} {1.850} {100.819} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.969} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.969} {} {} {}
  END_CAP_CLK_PATH

END_PATH 77

PATH 78
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[13][7]} {CK}
  ENDPT {fifomem/mem_reg[13][7]} {SE} {SDFQM1RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.181}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.819}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.8500000000000085}
    {=} {Slack Time} {98.969}
  END_SLK_CLC
  SLK 98.969

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.469} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.469} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.469} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.469} {} {} {}
    INST {fifomem/g891} {D} {^} {Z} {v} {} {ND4B1M2R} {0.109} {0.000} {0.152} {} {1.609} {100.578} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_8} {} {0.000} {0.000} {0.152} {0.005} {1.609} {100.578} {} {} {}
    INST {fifomem/g879} {B} {v} {Z} {^} {} {NR2M2R} {0.241} {0.000} {0.314} {} {1.850} {100.819} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_20} {} {0.000} {0.000} {0.314} {0.013} {1.850} {100.819} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.969} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.969} {} {} {}
  END_CAP_CLK_PATH

END_PATH 78

PATH 79
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[13][6]} {CK}
  ENDPT {fifomem/mem_reg[13][6]} {SE} {SDFQM1RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.181}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.819}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.8500000000000085}
    {=} {Slack Time} {98.969}
  END_SLK_CLC
  SLK 98.969

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.469} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.469} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.469} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.469} {} {} {}
    INST {fifomem/g891} {D} {^} {Z} {v} {} {ND4B1M2R} {0.109} {0.000} {0.152} {} {1.609} {100.578} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_8} {} {0.000} {0.000} {0.152} {0.005} {1.609} {100.578} {} {} {}
    INST {fifomem/g879} {B} {v} {Z} {^} {} {NR2M2R} {0.241} {0.000} {0.314} {} {1.850} {100.819} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_20} {} {0.000} {0.000} {0.314} {0.013} {1.850} {100.819} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.969} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.969} {} {} {}
  END_CAP_CLK_PATH

END_PATH 79

PATH 80
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[13][5]} {CK}
  ENDPT {fifomem/mem_reg[13][5]} {SE} {SDFQM1RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.181}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.819}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.8500000000000085}
    {=} {Slack Time} {98.969}
  END_SLK_CLC
  SLK 98.969

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.469} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.469} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.469} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.469} {} {} {}
    INST {fifomem/g891} {D} {^} {Z} {v} {} {ND4B1M2R} {0.109} {0.000} {0.152} {} {1.609} {100.578} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_8} {} {0.000} {0.000} {0.152} {0.005} {1.609} {100.578} {} {} {}
    INST {fifomem/g879} {B} {v} {Z} {^} {} {NR2M2R} {0.241} {0.000} {0.314} {} {1.850} {100.819} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_20} {} {0.000} {0.000} {0.314} {0.013} {1.850} {100.819} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.969} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.969} {} {} {}
  END_CAP_CLK_PATH

END_PATH 80

PATH 81
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[13][4]} {CK}
  ENDPT {fifomem/mem_reg[13][4]} {SE} {SDFQM1RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.181}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.819}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.8500000000000085}
    {=} {Slack Time} {98.969}
  END_SLK_CLC
  SLK 98.969

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.469} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.469} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.469} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.469} {} {} {}
    INST {fifomem/g891} {D} {^} {Z} {v} {} {ND4B1M2R} {0.109} {0.000} {0.152} {} {1.609} {100.578} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_8} {} {0.000} {0.000} {0.152} {0.005} {1.609} {100.578} {} {} {}
    INST {fifomem/g879} {B} {v} {Z} {^} {} {NR2M2R} {0.241} {0.000} {0.314} {} {1.850} {100.819} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_20} {} {0.000} {0.000} {0.314} {0.013} {1.850} {100.819} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.969} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.969} {} {} {}
  END_CAP_CLK_PATH

END_PATH 81

PATH 82
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[13][3]} {CK}
  ENDPT {fifomem/mem_reg[13][3]} {SE} {SDFQM1RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.181}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.819}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.8500000000000085}
    {=} {Slack Time} {98.969}
  END_SLK_CLC
  SLK 98.969

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.469} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.469} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.469} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.469} {} {} {}
    INST {fifomem/g891} {D} {^} {Z} {v} {} {ND4B1M2R} {0.109} {0.000} {0.152} {} {1.609} {100.578} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_8} {} {0.000} {0.000} {0.152} {0.005} {1.609} {100.578} {} {} {}
    INST {fifomem/g879} {B} {v} {Z} {^} {} {NR2M2R} {0.241} {0.000} {0.314} {} {1.850} {100.819} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_20} {} {0.000} {0.000} {0.314} {0.013} {1.850} {100.819} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.969} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.969} {} {} {}
  END_CAP_CLK_PATH

END_PATH 82

PATH 83
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[13][2]} {CK}
  ENDPT {fifomem/mem_reg[13][2]} {SE} {SDFQM1RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.181}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.819}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.8500000000000085}
    {=} {Slack Time} {98.969}
  END_SLK_CLC
  SLK 98.969

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.469} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.469} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.469} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.469} {} {} {}
    INST {fifomem/g891} {D} {^} {Z} {v} {} {ND4B1M2R} {0.109} {0.000} {0.152} {} {1.609} {100.578} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_8} {} {0.000} {0.000} {0.152} {0.005} {1.609} {100.578} {} {} {}
    INST {fifomem/g879} {B} {v} {Z} {^} {} {NR2M2R} {0.241} {0.000} {0.314} {} {1.850} {100.819} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_20} {} {0.000} {0.000} {0.314} {0.013} {1.850} {100.819} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.969} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.969} {} {} {}
  END_CAP_CLK_PATH

END_PATH 83

PATH 84
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[13][1]} {CK}
  ENDPT {fifomem/mem_reg[13][1]} {SE} {SDFQM1RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.181}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.819}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.8500000000000085}
    {=} {Slack Time} {98.969}
  END_SLK_CLC
  SLK 98.969

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.469} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.469} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.469} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.469} {} {} {}
    INST {fifomem/g891} {D} {^} {Z} {v} {} {ND4B1M2R} {0.109} {0.000} {0.152} {} {1.609} {100.578} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_8} {} {0.000} {0.000} {0.152} {0.005} {1.609} {100.578} {} {} {}
    INST {fifomem/g879} {B} {v} {Z} {^} {} {NR2M2R} {0.241} {0.000} {0.314} {} {1.850} {100.819} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_20} {} {0.000} {0.000} {0.314} {0.013} {1.850} {100.819} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.969} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.969} {} {} {}
  END_CAP_CLK_PATH

END_PATH 84

PATH 85
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[13][0]} {CK}
  ENDPT {fifomem/mem_reg[13][0]} {SE} {SDFQM1RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.181}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.819}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.8500000000000085}
    {=} {Slack Time} {98.969}
  END_SLK_CLC
  SLK 98.969

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.469} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.469} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.469} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.469} {} {} {}
    INST {fifomem/g891} {D} {^} {Z} {v} {} {ND4B1M2R} {0.109} {0.000} {0.152} {} {1.609} {100.578} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_8} {} {0.000} {0.000} {0.152} {0.005} {1.609} {100.578} {} {} {}
    INST {fifomem/g879} {B} {v} {Z} {^} {} {NR2M2R} {0.241} {0.000} {0.314} {} {1.850} {100.819} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_20} {} {0.000} {0.000} {0.314} {0.013} {1.850} {100.819} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.969} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.969} {} {} {}
  END_CAP_CLK_PATH

END_PATH 85

PATH 86
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {wptr_full/wptr_reg[1]} {CK}
  ENDPT {wptr_full/wptr_reg[1]} {D} {DFQRM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.036}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.964}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.9860000000000042}
    {=} {Slack Time} {98.978}
  END_SLK_CLC
  SLK 98.978

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.478} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.478} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.478} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.478} {} {} {}
    INST {wptr_full/g154} {B} {^} {Z} {v} {} {ND2B1M2R} {0.036} {0.000} {0.054} {} {1.536} {100.513} {} {3} {}
    NET {} {} {} {} {} {wptr_full/n_7} {} {0.000} {0.000} {0.054} {0.003} {1.536} {100.513} {} {} {}
    INST {wptr_full/g153} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.097} {0.000} {0.057} {} {1.632} {100.610} {} {3} {}
    NET {} {} {} {} {} {wptr_full/n_8} {} {0.000} {0.000} {0.057} {0.003} {1.632} {100.610} {} {} {}
    INST {wptr_full/g151} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.098} {0.000} {0.057} {} {1.730} {100.708} {} {3} {}
    NET {} {} {} {} {} {wptr_full/n_9} {} {0.000} {0.000} {0.057} {0.003} {1.730} {100.708} {} {} {}
    INST {wptr_full/g148} {B1} {v} {Z} {v} {} {MOAI22M2RA} {0.137} {0.000} {0.086} {} {1.867} {100.845} {} {3} {}
    NET {} {} {} {} {} {wptr_full/wbinnext[2]} {} {0.000} {0.000} {0.086} {0.004} {1.867} {100.845} {} {} {}
    INST {wptr_full/g143} {A} {v} {Z} {^} {} {XOR2M2RA} {0.119} {0.000} {0.050} {} {1.986} {100.964} {} {2} {}
    NET {} {} {} {} {} {wptr_full/wgraynext[1]} {} {0.000} {0.000} {0.050} {0.003} {1.986} {100.964} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.978} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.978} {} {} {}
  END_CAP_CLK_PATH

END_PATH 86

PATH 87
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[14][7]} {CK}
  ENDPT {fifomem/mem_reg[14][7]} {SE} {SDFQM1RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.181}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.819}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.835000000000008}
    {=} {Slack Time} {98.984}
  END_SLK_CLC
  SLK 98.984

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.484} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.484} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.484} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.484} {} {} {}
    INST {fifomem/g894} {D} {^} {Z} {v} {} {ND4B2M2R} {0.100} {0.000} {0.135} {} {1.600} {100.585} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_6} {} {0.000} {0.000} {0.135} {0.004} {1.600} {100.585} {} {} {}
    INST {fifomem/g882} {B} {v} {Z} {^} {} {NR2M2R} {0.234} {0.000} {0.314} {} {1.835} {100.819} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_17} {} {0.000} {0.000} {0.314} {0.013} {1.835} {100.819} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.984} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.984} {} {} {}
  END_CAP_CLK_PATH

END_PATH 87

PATH 88
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[14][6]} {CK}
  ENDPT {fifomem/mem_reg[14][6]} {SE} {SDFQM1RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.181}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.819}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.835000000000008}
    {=} {Slack Time} {98.984}
  END_SLK_CLC
  SLK 98.984

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.484} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.484} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.484} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.484} {} {} {}
    INST {fifomem/g894} {D} {^} {Z} {v} {} {ND4B2M2R} {0.100} {0.000} {0.135} {} {1.600} {100.585} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_6} {} {0.000} {0.000} {0.135} {0.004} {1.600} {100.585} {} {} {}
    INST {fifomem/g882} {B} {v} {Z} {^} {} {NR2M2R} {0.234} {0.000} {0.314} {} {1.835} {100.819} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_17} {} {0.000} {0.000} {0.314} {0.013} {1.835} {100.819} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.984} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.984} {} {} {}
  END_CAP_CLK_PATH

END_PATH 88

PATH 89
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[14][5]} {CK}
  ENDPT {fifomem/mem_reg[14][5]} {SE} {SDFQM1RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.181}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.819}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.835000000000008}
    {=} {Slack Time} {98.984}
  END_SLK_CLC
  SLK 98.984

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.484} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.484} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.484} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.484} {} {} {}
    INST {fifomem/g894} {D} {^} {Z} {v} {} {ND4B2M2R} {0.100} {0.000} {0.135} {} {1.600} {100.585} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_6} {} {0.000} {0.000} {0.135} {0.004} {1.600} {100.585} {} {} {}
    INST {fifomem/g882} {B} {v} {Z} {^} {} {NR2M2R} {0.234} {0.000} {0.314} {} {1.835} {100.819} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_17} {} {0.000} {0.000} {0.314} {0.013} {1.835} {100.819} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.984} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.984} {} {} {}
  END_CAP_CLK_PATH

END_PATH 89

PATH 90
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[14][4]} {CK}
  ENDPT {fifomem/mem_reg[14][4]} {SE} {SDFQM1RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.181}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.819}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.835000000000008}
    {=} {Slack Time} {98.984}
  END_SLK_CLC
  SLK 98.984

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.484} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.484} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.484} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.484} {} {} {}
    INST {fifomem/g894} {D} {^} {Z} {v} {} {ND4B2M2R} {0.100} {0.000} {0.135} {} {1.600} {100.585} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_6} {} {0.000} {0.000} {0.135} {0.004} {1.600} {100.585} {} {} {}
    INST {fifomem/g882} {B} {v} {Z} {^} {} {NR2M2R} {0.234} {0.000} {0.314} {} {1.835} {100.819} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_17} {} {0.000} {0.000} {0.314} {0.013} {1.835} {100.819} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.984} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.984} {} {} {}
  END_CAP_CLK_PATH

END_PATH 90

PATH 91
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[14][3]} {CK}
  ENDPT {fifomem/mem_reg[14][3]} {SE} {SDFQM1RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.181}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.819}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.835000000000008}
    {=} {Slack Time} {98.984}
  END_SLK_CLC
  SLK 98.984

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.484} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.484} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.484} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.484} {} {} {}
    INST {fifomem/g894} {D} {^} {Z} {v} {} {ND4B2M2R} {0.100} {0.000} {0.135} {} {1.600} {100.585} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_6} {} {0.000} {0.000} {0.135} {0.004} {1.600} {100.585} {} {} {}
    INST {fifomem/g882} {B} {v} {Z} {^} {} {NR2M2R} {0.234} {0.000} {0.314} {} {1.835} {100.819} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_17} {} {0.000} {0.000} {0.314} {0.013} {1.835} {100.819} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.984} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.984} {} {} {}
  END_CAP_CLK_PATH

END_PATH 91

PATH 92
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[14][2]} {CK}
  ENDPT {fifomem/mem_reg[14][2]} {SE} {SDFQM1RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.181}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.819}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.835000000000008}
    {=} {Slack Time} {98.984}
  END_SLK_CLC
  SLK 98.984

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.484} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.484} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.484} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.484} {} {} {}
    INST {fifomem/g894} {D} {^} {Z} {v} {} {ND4B2M2R} {0.100} {0.000} {0.135} {} {1.600} {100.585} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_6} {} {0.000} {0.000} {0.135} {0.004} {1.600} {100.585} {} {} {}
    INST {fifomem/g882} {B} {v} {Z} {^} {} {NR2M2R} {0.234} {0.000} {0.314} {} {1.835} {100.819} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_17} {} {0.000} {0.000} {0.314} {0.013} {1.835} {100.819} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.984} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.984} {} {} {}
  END_CAP_CLK_PATH

END_PATH 92

PATH 93
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[14][1]} {CK}
  ENDPT {fifomem/mem_reg[14][1]} {SE} {SDFQM1RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.181}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.819}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.835000000000008}
    {=} {Slack Time} {98.984}
  END_SLK_CLC
  SLK 98.984

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.484} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.484} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.484} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.484} {} {} {}
    INST {fifomem/g894} {D} {^} {Z} {v} {} {ND4B2M2R} {0.100} {0.000} {0.135} {} {1.600} {100.585} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_6} {} {0.000} {0.000} {0.135} {0.004} {1.600} {100.585} {} {} {}
    INST {fifomem/g882} {B} {v} {Z} {^} {} {NR2M2R} {0.234} {0.000} {0.314} {} {1.835} {100.819} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_17} {} {0.000} {0.000} {0.314} {0.013} {1.835} {100.819} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.984} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.984} {} {} {}
  END_CAP_CLK_PATH

END_PATH 93

PATH 94
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[14][0]} {CK}
  ENDPT {fifomem/mem_reg[14][0]} {SE} {SDFQM1RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.181}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.819}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.835000000000008}
    {=} {Slack Time} {98.984}
  END_SLK_CLC
  SLK 98.984

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.484} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.484} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.484} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.484} {} {} {}
    INST {fifomem/g894} {D} {^} {Z} {v} {} {ND4B2M2R} {0.100} {0.000} {0.135} {} {1.600} {100.585} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_6} {} {0.000} {0.000} {0.135} {0.004} {1.600} {100.585} {} {} {}
    INST {fifomem/g882} {B} {v} {Z} {^} {} {NR2M2R} {0.234} {0.000} {0.314} {} {1.835} {100.819} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_17} {} {0.000} {0.000} {0.314} {0.013} {1.835} {100.819} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-97.984} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-97.984} {} {} {}
  END_CAP_CLK_PATH

END_PATH 94

PATH 95
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {wptr_full/wbin_reg[3]} {CK}
  ENDPT {wptr_full/wbin_reg[3]} {D} {DFQRM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.034}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.966}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.9649999999999892}
    {=} {Slack Time} {99.001}
  END_SLK_CLC
  SLK 99.001

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.501} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.501} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.501} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.501} {} {} {}
    INST {wptr_full/g154} {B} {^} {Z} {v} {} {ND2B1M2R} {0.036} {0.000} {0.054} {} {1.536} {100.536} {} {3} {}
    NET {} {} {} {} {} {wptr_full/n_7} {} {0.000} {0.000} {0.054} {0.003} {1.536} {100.536} {} {} {}
    INST {wptr_full/g153} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.097} {0.000} {0.057} {} {1.632} {100.633} {} {3} {}
    NET {} {} {} {} {} {wptr_full/n_8} {} {0.000} {0.000} {0.057} {0.003} {1.632} {100.633} {} {} {}
    INST {wptr_full/g151} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.098} {0.000} {0.057} {} {1.730} {100.731} {} {3} {}
    NET {} {} {} {} {} {wptr_full/n_9} {} {0.000} {0.000} {0.057} {0.003} {1.730} {100.731} {} {} {}
    INST {wptr_full/g149} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.098} {0.000} {0.057} {} {1.828} {100.829} {} {3} {}
    NET {} {} {} {} {} {wptr_full/n_10} {} {0.000} {0.000} {0.057} {0.003} {1.828} {100.829} {} {} {}
    INST {wptr_full/g144} {B1} {v} {Z} {v} {} {MOAI22M2RA} {0.137} {0.000} {0.086} {} {1.965} {100.966} {} {3} {}
    NET {} {} {} {} {} {wptr_full/wbinnext[3]} {} {0.000} {0.000} {0.086} {0.004} {1.965} {100.966} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.001} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.001} {} {} {}
  END_CAP_CLK_PATH

END_PATH 95

PATH 96
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[11][7]} {CK}
  ENDPT {fifomem/mem_reg[11][7]} {SE} {SDFQM1RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.181}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.819}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.8089999999999975}
    {=} {Slack Time} {99.010}
  END_SLK_CLC
  SLK 99.010

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.510} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.510} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.510} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.510} {} {} {}
    INST {fifomem/g895} {D} {^} {Z} {v} {} {ND4B2M2R} {0.085} {0.000} {0.108} {} {1.585} {100.595} {} {2} {}
    NET {} {} {} {} {} {fifomem/n_4} {} {0.000} {0.000} {0.108} {0.003} {1.585} {100.595} {} {} {}
    INST {fifomem/g881} {B} {v} {Z} {^} {} {NR2M2R} {0.224} {0.000} {0.314} {} {1.809} {100.819} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_18} {} {0.000} {0.000} {0.314} {0.013} {1.809} {100.819} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.010} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.010} {} {} {}
  END_CAP_CLK_PATH

END_PATH 96

PATH 97
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[11][6]} {CK}
  ENDPT {fifomem/mem_reg[11][6]} {SE} {SDFQM1RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.181}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.819}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.8089999999999975}
    {=} {Slack Time} {99.010}
  END_SLK_CLC
  SLK 99.010

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.510} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.510} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.510} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.510} {} {} {}
    INST {fifomem/g895} {D} {^} {Z} {v} {} {ND4B2M2R} {0.085} {0.000} {0.108} {} {1.585} {100.595} {} {2} {}
    NET {} {} {} {} {} {fifomem/n_4} {} {0.000} {0.000} {0.108} {0.003} {1.585} {100.595} {} {} {}
    INST {fifomem/g881} {B} {v} {Z} {^} {} {NR2M2R} {0.224} {0.000} {0.314} {} {1.809} {100.819} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_18} {} {0.000} {0.000} {0.314} {0.013} {1.809} {100.819} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.010} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.010} {} {} {}
  END_CAP_CLK_PATH

END_PATH 97

PATH 98
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[11][5]} {CK}
  ENDPT {fifomem/mem_reg[11][5]} {SE} {SDFQM1RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.181}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.819}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.8089999999999975}
    {=} {Slack Time} {99.010}
  END_SLK_CLC
  SLK 99.010

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.510} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.510} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.510} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.510} {} {} {}
    INST {fifomem/g895} {D} {^} {Z} {v} {} {ND4B2M2R} {0.085} {0.000} {0.108} {} {1.585} {100.595} {} {2} {}
    NET {} {} {} {} {} {fifomem/n_4} {} {0.000} {0.000} {0.108} {0.003} {1.585} {100.595} {} {} {}
    INST {fifomem/g881} {B} {v} {Z} {^} {} {NR2M2R} {0.224} {0.000} {0.314} {} {1.809} {100.819} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_18} {} {0.000} {0.000} {0.314} {0.013} {1.809} {100.819} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.010} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.010} {} {} {}
  END_CAP_CLK_PATH

END_PATH 98

PATH 99
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[11][4]} {CK}
  ENDPT {fifomem/mem_reg[11][4]} {SE} {SDFQM1RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.181}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.819}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.8089999999999975}
    {=} {Slack Time} {99.010}
  END_SLK_CLC
  SLK 99.010

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.510} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.510} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.510} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.510} {} {} {}
    INST {fifomem/g895} {D} {^} {Z} {v} {} {ND4B2M2R} {0.085} {0.000} {0.108} {} {1.585} {100.595} {} {2} {}
    NET {} {} {} {} {} {fifomem/n_4} {} {0.000} {0.000} {0.108} {0.003} {1.585} {100.595} {} {} {}
    INST {fifomem/g881} {B} {v} {Z} {^} {} {NR2M2R} {0.224} {0.000} {0.314} {} {1.809} {100.819} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_18} {} {0.000} {0.000} {0.314} {0.013} {1.809} {100.819} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.010} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.010} {} {} {}
  END_CAP_CLK_PATH

END_PATH 99

PATH 100
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[11][3]} {CK}
  ENDPT {fifomem/mem_reg[11][3]} {SE} {SDFQM1RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.181}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.819}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.8089999999999975}
    {=} {Slack Time} {99.010}
  END_SLK_CLC
  SLK 99.010

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.510} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.510} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.510} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.510} {} {} {}
    INST {fifomem/g895} {D} {^} {Z} {v} {} {ND4B2M2R} {0.085} {0.000} {0.108} {} {1.585} {100.595} {} {2} {}
    NET {} {} {} {} {} {fifomem/n_4} {} {0.000} {0.000} {0.108} {0.003} {1.585} {100.595} {} {} {}
    INST {fifomem/g881} {B} {v} {Z} {^} {} {NR2M2R} {0.224} {0.000} {0.314} {} {1.809} {100.819} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_18} {} {0.000} {0.000} {0.314} {0.013} {1.809} {100.819} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.010} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.010} {} {} {}
  END_CAP_CLK_PATH

END_PATH 100

PATH 101
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[11][2]} {CK}
  ENDPT {fifomem/mem_reg[11][2]} {SE} {SDFQM1RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.181}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.819}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.8089999999999975}
    {=} {Slack Time} {99.010}
  END_SLK_CLC
  SLK 99.010

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.510} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.510} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.510} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.510} {} {} {}
    INST {fifomem/g895} {D} {^} {Z} {v} {} {ND4B2M2R} {0.085} {0.000} {0.108} {} {1.585} {100.595} {} {2} {}
    NET {} {} {} {} {} {fifomem/n_4} {} {0.000} {0.000} {0.108} {0.003} {1.585} {100.595} {} {} {}
    INST {fifomem/g881} {B} {v} {Z} {^} {} {NR2M2R} {0.224} {0.000} {0.314} {} {1.809} {100.819} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_18} {} {0.000} {0.000} {0.314} {0.013} {1.809} {100.819} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.010} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.010} {} {} {}
  END_CAP_CLK_PATH

END_PATH 101

PATH 102
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[11][1]} {CK}
  ENDPT {fifomem/mem_reg[11][1]} {SE} {SDFQM1RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.181}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.819}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.8089999999999975}
    {=} {Slack Time} {99.010}
  END_SLK_CLC
  SLK 99.010

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.510} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.510} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.510} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.510} {} {} {}
    INST {fifomem/g895} {D} {^} {Z} {v} {} {ND4B2M2R} {0.085} {0.000} {0.108} {} {1.585} {100.595} {} {2} {}
    NET {} {} {} {} {} {fifomem/n_4} {} {0.000} {0.000} {0.108} {0.003} {1.585} {100.595} {} {} {}
    INST {fifomem/g881} {B} {v} {Z} {^} {} {NR2M2R} {0.224} {0.000} {0.314} {} {1.809} {100.819} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_18} {} {0.000} {0.000} {0.314} {0.013} {1.809} {100.819} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.010} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.010} {} {} {}
  END_CAP_CLK_PATH

END_PATH 102

PATH 103
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[11][0]} {CK}
  ENDPT {fifomem/mem_reg[11][0]} {SE} {SDFQM1RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.181}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.819}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.8089999999999975}
    {=} {Slack Time} {99.010}
  END_SLK_CLC
  SLK 99.010

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.510} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.510} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.510} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.510} {} {} {}
    INST {fifomem/g895} {D} {^} {Z} {v} {} {ND4B2M2R} {0.085} {0.000} {0.108} {} {1.585} {100.595} {} {2} {}
    NET {} {} {} {} {} {fifomem/n_4} {} {0.000} {0.000} {0.108} {0.003} {1.585} {100.595} {} {} {}
    INST {fifomem/g881} {B} {v} {Z} {^} {} {NR2M2R} {0.224} {0.000} {0.314} {} {1.809} {100.819} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_18} {} {0.000} {0.000} {0.314} {0.013} {1.809} {100.819} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.010} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.010} {} {} {}
  END_CAP_CLK_PATH

END_PATH 103

PATH 104
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[5][3]} {CK}
  ENDPT {fifomem/mem_reg[5][3]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.117}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.883}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.820999999999998}
    {=} {Slack Time} {99.062}
  END_SLK_CLC
  SLK 99.062

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.562} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.562} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.562} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.562} {} {} {}
    INST {fifomem/g891} {D} {^} {Z} {v} {} {ND4B1M2R} {0.109} {0.000} {0.152} {} {1.609} {100.671} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_8} {} {0.000} {0.000} {0.152} {0.005} {1.609} {100.671} {} {} {}
    INST {fifomem/g878} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.212} {0.000} {0.186} {} {1.821} {100.883} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_21} {} {0.000} {0.000} {0.186} {0.014} {1.821} {100.883} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.062} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.062} {} {} {}
  END_CAP_CLK_PATH

END_PATH 104

PATH 105
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[5][7]} {CK}
  ENDPT {fifomem/mem_reg[5][7]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.117}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.883}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.820999999999998}
    {=} {Slack Time} {99.062}
  END_SLK_CLC
  SLK 99.062

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.562} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.562} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.562} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.562} {} {} {}
    INST {fifomem/g891} {D} {^} {Z} {v} {} {ND4B1M2R} {0.109} {0.000} {0.152} {} {1.609} {100.671} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_8} {} {0.000} {0.000} {0.152} {0.005} {1.609} {100.671} {} {} {}
    INST {fifomem/g878} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.212} {0.000} {0.186} {} {1.821} {100.883} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_21} {} {0.000} {0.000} {0.186} {0.014} {1.821} {100.883} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.062} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.062} {} {} {}
  END_CAP_CLK_PATH

END_PATH 105

PATH 106
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[5][6]} {CK}
  ENDPT {fifomem/mem_reg[5][6]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.117}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.883}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.820999999999998}
    {=} {Slack Time} {99.062}
  END_SLK_CLC
  SLK 99.062

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.562} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.562} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.562} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.562} {} {} {}
    INST {fifomem/g891} {D} {^} {Z} {v} {} {ND4B1M2R} {0.109} {0.000} {0.152} {} {1.609} {100.671} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_8} {} {0.000} {0.000} {0.152} {0.005} {1.609} {100.671} {} {} {}
    INST {fifomem/g878} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.212} {0.000} {0.186} {} {1.821} {100.883} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_21} {} {0.000} {0.000} {0.186} {0.014} {1.821} {100.883} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.062} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.062} {} {} {}
  END_CAP_CLK_PATH

END_PATH 106

PATH 107
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[5][5]} {CK}
  ENDPT {fifomem/mem_reg[5][5]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.117}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.883}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.820999999999998}
    {=} {Slack Time} {99.062}
  END_SLK_CLC
  SLK 99.062

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.562} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.562} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.562} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.562} {} {} {}
    INST {fifomem/g891} {D} {^} {Z} {v} {} {ND4B1M2R} {0.109} {0.000} {0.152} {} {1.609} {100.671} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_8} {} {0.000} {0.000} {0.152} {0.005} {1.609} {100.671} {} {} {}
    INST {fifomem/g878} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.212} {0.000} {0.186} {} {1.821} {100.883} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_21} {} {0.000} {0.000} {0.186} {0.014} {1.821} {100.883} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.062} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.062} {} {} {}
  END_CAP_CLK_PATH

END_PATH 107

PATH 108
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[5][4]} {CK}
  ENDPT {fifomem/mem_reg[5][4]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.117}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.883}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.820999999999998}
    {=} {Slack Time} {99.062}
  END_SLK_CLC
  SLK 99.062

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.562} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.562} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.562} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.562} {} {} {}
    INST {fifomem/g891} {D} {^} {Z} {v} {} {ND4B1M2R} {0.109} {0.000} {0.152} {} {1.609} {100.671} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_8} {} {0.000} {0.000} {0.152} {0.005} {1.609} {100.671} {} {} {}
    INST {fifomem/g878} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.212} {0.000} {0.186} {} {1.821} {100.883} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_21} {} {0.000} {0.000} {0.186} {0.014} {1.821} {100.883} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.062} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.062} {} {} {}
  END_CAP_CLK_PATH

END_PATH 108

PATH 109
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[5][2]} {CK}
  ENDPT {fifomem/mem_reg[5][2]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.117}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.883}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.820999999999998}
    {=} {Slack Time} {99.062}
  END_SLK_CLC
  SLK 99.062

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.562} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.562} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.562} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.562} {} {} {}
    INST {fifomem/g891} {D} {^} {Z} {v} {} {ND4B1M2R} {0.109} {0.000} {0.152} {} {1.609} {100.671} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_8} {} {0.000} {0.000} {0.152} {0.005} {1.609} {100.671} {} {} {}
    INST {fifomem/g878} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.212} {0.000} {0.186} {} {1.821} {100.883} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_21} {} {0.000} {0.000} {0.186} {0.014} {1.821} {100.883} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.062} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.062} {} {} {}
  END_CAP_CLK_PATH

END_PATH 109

PATH 110
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[5][1]} {CK}
  ENDPT {fifomem/mem_reg[5][1]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.117}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.883}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.820999999999998}
    {=} {Slack Time} {99.062}
  END_SLK_CLC
  SLK 99.062

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.562} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.562} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.562} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.562} {} {} {}
    INST {fifomem/g891} {D} {^} {Z} {v} {} {ND4B1M2R} {0.109} {0.000} {0.152} {} {1.609} {100.671} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_8} {} {0.000} {0.000} {0.152} {0.005} {1.609} {100.671} {} {} {}
    INST {fifomem/g878} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.212} {0.000} {0.186} {} {1.821} {100.883} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_21} {} {0.000} {0.000} {0.186} {0.014} {1.821} {100.883} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.062} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.062} {} {} {}
  END_CAP_CLK_PATH

END_PATH 110

PATH 111
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[5][0]} {CK}
  ENDPT {fifomem/mem_reg[5][0]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.117}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.883}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.820999999999998}
    {=} {Slack Time} {99.062}
  END_SLK_CLC
  SLK 99.062

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.562} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.562} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.562} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.562} {} {} {}
    INST {fifomem/g891} {D} {^} {Z} {v} {} {ND4B1M2R} {0.109} {0.000} {0.152} {} {1.609} {100.671} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_8} {} {0.000} {0.000} {0.152} {0.005} {1.609} {100.671} {} {} {}
    INST {fifomem/g878} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.212} {0.000} {0.186} {} {1.821} {100.883} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_21} {} {0.000} {0.000} {0.186} {0.014} {1.821} {100.883} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.062} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.062} {} {} {}
  END_CAP_CLK_PATH

END_PATH 111

PATH 112
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {wptr_full/wptr_reg[0]} {CK}
  ENDPT {wptr_full/wptr_reg[0]} {D} {DFQRM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.036}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.964}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.8880000000000052}
    {=} {Slack Time} {99.076}
  END_SLK_CLC
  SLK 99.076

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.576} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.576} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.576} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.576} {} {} {}
    INST {wptr_full/g154} {B} {^} {Z} {v} {} {ND2B1M2R} {0.036} {0.000} {0.054} {} {1.536} {100.611} {} {3} {}
    NET {} {} {} {} {} {wptr_full/n_7} {} {0.000} {0.000} {0.054} {0.003} {1.536} {100.611} {} {} {}
    INST {wptr_full/g153} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.097} {0.000} {0.057} {} {1.632} {100.708} {} {3} {}
    NET {} {} {} {} {} {wptr_full/n_8} {} {0.000} {0.000} {0.057} {0.003} {1.632} {100.708} {} {} {}
    INST {wptr_full/g150} {B1} {v} {Z} {v} {} {MOAI22M2RA} {0.137} {0.000} {0.086} {} {1.770} {100.845} {} {3} {}
    NET {} {} {} {} {} {wptr_full/wbinnext[1]} {} {0.000} {0.000} {0.086} {0.004} {1.770} {100.845} {} {} {}
    INST {wptr_full/g147} {A} {v} {Z} {^} {} {XOR2M2RA} {0.119} {0.000} {0.050} {} {1.888} {100.964} {} {2} {}
    NET {} {} {} {} {} {wptr_full/wgraynext[0]} {} {0.000} {0.000} {0.050} {0.003} {1.888} {100.964} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.076} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.076} {} {} {}
  END_CAP_CLK_PATH

END_PATH 112

PATH 113
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[4][7]} {CK}
  ENDPT {fifomem/mem_reg[4][7]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.117}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.883}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.8059999999999974}
    {=} {Slack Time} {99.077}
  END_SLK_CLC
  SLK 99.077

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.577} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.577} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.577} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.577} {} {} {}
    INST {fifomem/g894} {D} {^} {Z} {v} {} {ND4B2M2R} {0.100} {0.000} {0.135} {} {1.600} {100.677} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_6} {} {0.000} {0.000} {0.135} {0.004} {1.600} {100.677} {} {} {}
    INST {fifomem/g886} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.206} {0.000} {0.186} {} {1.806} {100.883} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_13} {} {0.000} {0.000} {0.186} {0.014} {1.806} {100.883} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.077} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.077} {} {} {}
  END_CAP_CLK_PATH

END_PATH 113

PATH 114
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[4][6]} {CK}
  ENDPT {fifomem/mem_reg[4][6]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.117}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.883}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.8059999999999974}
    {=} {Slack Time} {99.077}
  END_SLK_CLC
  SLK 99.077

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.577} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.577} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.577} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.577} {} {} {}
    INST {fifomem/g894} {D} {^} {Z} {v} {} {ND4B2M2R} {0.100} {0.000} {0.135} {} {1.600} {100.677} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_6} {} {0.000} {0.000} {0.135} {0.004} {1.600} {100.677} {} {} {}
    INST {fifomem/g886} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.206} {0.000} {0.186} {} {1.806} {100.883} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_13} {} {0.000} {0.000} {0.186} {0.014} {1.806} {100.883} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.077} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.077} {} {} {}
  END_CAP_CLK_PATH

END_PATH 114

PATH 115
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[4][5]} {CK}
  ENDPT {fifomem/mem_reg[4][5]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.117}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.883}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.8059999999999974}
    {=} {Slack Time} {99.077}
  END_SLK_CLC
  SLK 99.077

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.577} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.577} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.577} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.577} {} {} {}
    INST {fifomem/g894} {D} {^} {Z} {v} {} {ND4B2M2R} {0.100} {0.000} {0.135} {} {1.600} {100.677} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_6} {} {0.000} {0.000} {0.135} {0.004} {1.600} {100.677} {} {} {}
    INST {fifomem/g886} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.206} {0.000} {0.186} {} {1.806} {100.883} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_13} {} {0.000} {0.000} {0.186} {0.014} {1.806} {100.883} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.077} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.077} {} {} {}
  END_CAP_CLK_PATH

END_PATH 115

PATH 116
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[4][4]} {CK}
  ENDPT {fifomem/mem_reg[4][4]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.117}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.883}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.8059999999999974}
    {=} {Slack Time} {99.077}
  END_SLK_CLC
  SLK 99.077

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.577} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.577} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.577} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.577} {} {} {}
    INST {fifomem/g894} {D} {^} {Z} {v} {} {ND4B2M2R} {0.100} {0.000} {0.135} {} {1.600} {100.677} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_6} {} {0.000} {0.000} {0.135} {0.004} {1.600} {100.677} {} {} {}
    INST {fifomem/g886} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.206} {0.000} {0.186} {} {1.806} {100.883} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_13} {} {0.000} {0.000} {0.186} {0.014} {1.806} {100.883} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.077} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.077} {} {} {}
  END_CAP_CLK_PATH

END_PATH 116

PATH 117
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[4][3]} {CK}
  ENDPT {fifomem/mem_reg[4][3]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.117}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.883}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.8059999999999974}
    {=} {Slack Time} {99.077}
  END_SLK_CLC
  SLK 99.077

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.577} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.577} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.577} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.577} {} {} {}
    INST {fifomem/g894} {D} {^} {Z} {v} {} {ND4B2M2R} {0.100} {0.000} {0.135} {} {1.600} {100.677} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_6} {} {0.000} {0.000} {0.135} {0.004} {1.600} {100.677} {} {} {}
    INST {fifomem/g886} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.206} {0.000} {0.186} {} {1.806} {100.883} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_13} {} {0.000} {0.000} {0.186} {0.014} {1.806} {100.883} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.077} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.077} {} {} {}
  END_CAP_CLK_PATH

END_PATH 117

PATH 118
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[4][2]} {CK}
  ENDPT {fifomem/mem_reg[4][2]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.117}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.883}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.8059999999999974}
    {=} {Slack Time} {99.077}
  END_SLK_CLC
  SLK 99.077

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.577} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.577} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.577} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.577} {} {} {}
    INST {fifomem/g894} {D} {^} {Z} {v} {} {ND4B2M2R} {0.100} {0.000} {0.135} {} {1.600} {100.677} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_6} {} {0.000} {0.000} {0.135} {0.004} {1.600} {100.677} {} {} {}
    INST {fifomem/g886} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.206} {0.000} {0.186} {} {1.806} {100.883} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_13} {} {0.000} {0.000} {0.186} {0.014} {1.806} {100.883} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.077} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.077} {} {} {}
  END_CAP_CLK_PATH

END_PATH 118

PATH 119
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[4][1]} {CK}
  ENDPT {fifomem/mem_reg[4][1]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.117}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.883}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.8059999999999974}
    {=} {Slack Time} {99.077}
  END_SLK_CLC
  SLK 99.077

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.577} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.577} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.577} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.577} {} {} {}
    INST {fifomem/g894} {D} {^} {Z} {v} {} {ND4B2M2R} {0.100} {0.000} {0.135} {} {1.600} {100.677} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_6} {} {0.000} {0.000} {0.135} {0.004} {1.600} {100.677} {} {} {}
    INST {fifomem/g886} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.206} {0.000} {0.186} {} {1.806} {100.883} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_13} {} {0.000} {0.000} {0.186} {0.014} {1.806} {100.883} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.077} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.077} {} {} {}
  END_CAP_CLK_PATH

END_PATH 119

PATH 120
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[4][0]} {CK}
  ENDPT {fifomem/mem_reg[4][0]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.117}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.883}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.8059999999999974}
    {=} {Slack Time} {99.077}
  END_SLK_CLC
  SLK 99.077

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.577} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.577} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.577} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.577} {} {} {}
    INST {fifomem/g894} {D} {^} {Z} {v} {} {ND4B2M2R} {0.100} {0.000} {0.135} {} {1.600} {100.677} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_6} {} {0.000} {0.000} {0.135} {0.004} {1.600} {100.677} {} {} {}
    INST {fifomem/g886} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.206} {0.000} {0.186} {} {1.806} {100.883} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_13} {} {0.000} {0.000} {0.186} {0.014} {1.806} {100.883} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.077} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.077} {} {} {}
  END_CAP_CLK_PATH

END_PATH 120

PATH 121
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[9][7]} {CK}
  ENDPT {fifomem/mem_reg[9][7]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.117}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.883}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.7959999999999923}
    {=} {Slack Time} {99.087}
  END_SLK_CLC
  SLK 99.087

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.587} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.587} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.587} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.587} {} {} {}
    INST {fifomem/g895} {D} {^} {Z} {v} {} {ND4B2M2R} {0.085} {0.000} {0.108} {} {1.585} {100.672} {} {2} {}
    NET {} {} {} {} {} {fifomem/n_4} {} {0.000} {0.000} {0.108} {0.003} {1.585} {100.672} {} {} {}
    INST {fifomem/g893} {A} {v} {Z} {^} {} {INVM2R} {0.077} {0.000} {0.063} {} {1.662} {100.749} {} {3} {}
    NET {} {} {} {} {} {fifomem/n_5} {} {0.000} {0.000} {0.063} {0.004} {1.662} {100.749} {} {} {}
    INST {fifomem/g890} {B} {^} {Z} {v} {} {ND2B1M2R} {0.134} {0.000} {0.185} {} {1.796} {100.883} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_9} {} {0.000} {0.000} {0.185} {0.014} {1.796} {100.883} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.087} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.087} {} {} {}
  END_CAP_CLK_PATH

END_PATH 121

PATH 122
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[9][6]} {CK}
  ENDPT {fifomem/mem_reg[9][6]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.117}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.883}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.7959999999999923}
    {=} {Slack Time} {99.087}
  END_SLK_CLC
  SLK 99.087

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.587} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.587} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.587} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.587} {} {} {}
    INST {fifomem/g895} {D} {^} {Z} {v} {} {ND4B2M2R} {0.085} {0.000} {0.108} {} {1.585} {100.672} {} {2} {}
    NET {} {} {} {} {} {fifomem/n_4} {} {0.000} {0.000} {0.108} {0.003} {1.585} {100.672} {} {} {}
    INST {fifomem/g893} {A} {v} {Z} {^} {} {INVM2R} {0.077} {0.000} {0.063} {} {1.662} {100.749} {} {3} {}
    NET {} {} {} {} {} {fifomem/n_5} {} {0.000} {0.000} {0.063} {0.004} {1.662} {100.749} {} {} {}
    INST {fifomem/g890} {B} {^} {Z} {v} {} {ND2B1M2R} {0.134} {0.000} {0.185} {} {1.796} {100.883} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_9} {} {0.000} {0.000} {0.185} {0.014} {1.796} {100.883} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.087} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.087} {} {} {}
  END_CAP_CLK_PATH

END_PATH 122

PATH 123
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[9][5]} {CK}
  ENDPT {fifomem/mem_reg[9][5]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.117}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.883}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.7959999999999923}
    {=} {Slack Time} {99.087}
  END_SLK_CLC
  SLK 99.087

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.587} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.587} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.587} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.587} {} {} {}
    INST {fifomem/g895} {D} {^} {Z} {v} {} {ND4B2M2R} {0.085} {0.000} {0.108} {} {1.585} {100.672} {} {2} {}
    NET {} {} {} {} {} {fifomem/n_4} {} {0.000} {0.000} {0.108} {0.003} {1.585} {100.672} {} {} {}
    INST {fifomem/g893} {A} {v} {Z} {^} {} {INVM2R} {0.077} {0.000} {0.063} {} {1.662} {100.749} {} {3} {}
    NET {} {} {} {} {} {fifomem/n_5} {} {0.000} {0.000} {0.063} {0.004} {1.662} {100.749} {} {} {}
    INST {fifomem/g890} {B} {^} {Z} {v} {} {ND2B1M2R} {0.134} {0.000} {0.185} {} {1.796} {100.883} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_9} {} {0.000} {0.000} {0.185} {0.014} {1.796} {100.883} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.087} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.087} {} {} {}
  END_CAP_CLK_PATH

END_PATH 123

PATH 124
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[9][4]} {CK}
  ENDPT {fifomem/mem_reg[9][4]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.117}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.883}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.7959999999999923}
    {=} {Slack Time} {99.087}
  END_SLK_CLC
  SLK 99.087

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.587} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.587} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.587} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.587} {} {} {}
    INST {fifomem/g895} {D} {^} {Z} {v} {} {ND4B2M2R} {0.085} {0.000} {0.108} {} {1.585} {100.672} {} {2} {}
    NET {} {} {} {} {} {fifomem/n_4} {} {0.000} {0.000} {0.108} {0.003} {1.585} {100.672} {} {} {}
    INST {fifomem/g893} {A} {v} {Z} {^} {} {INVM2R} {0.077} {0.000} {0.063} {} {1.662} {100.749} {} {3} {}
    NET {} {} {} {} {} {fifomem/n_5} {} {0.000} {0.000} {0.063} {0.004} {1.662} {100.749} {} {} {}
    INST {fifomem/g890} {B} {^} {Z} {v} {} {ND2B1M2R} {0.134} {0.000} {0.185} {} {1.796} {100.883} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_9} {} {0.000} {0.000} {0.185} {0.014} {1.796} {100.883} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.087} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.087} {} {} {}
  END_CAP_CLK_PATH

END_PATH 124

PATH 125
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[9][3]} {CK}
  ENDPT {fifomem/mem_reg[9][3]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.117}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.883}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.7959999999999923}
    {=} {Slack Time} {99.087}
  END_SLK_CLC
  SLK 99.087

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.587} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.587} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.587} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.587} {} {} {}
    INST {fifomem/g895} {D} {^} {Z} {v} {} {ND4B2M2R} {0.085} {0.000} {0.108} {} {1.585} {100.672} {} {2} {}
    NET {} {} {} {} {} {fifomem/n_4} {} {0.000} {0.000} {0.108} {0.003} {1.585} {100.672} {} {} {}
    INST {fifomem/g893} {A} {v} {Z} {^} {} {INVM2R} {0.077} {0.000} {0.063} {} {1.662} {100.749} {} {3} {}
    NET {} {} {} {} {} {fifomem/n_5} {} {0.000} {0.000} {0.063} {0.004} {1.662} {100.749} {} {} {}
    INST {fifomem/g890} {B} {^} {Z} {v} {} {ND2B1M2R} {0.134} {0.000} {0.185} {} {1.796} {100.883} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_9} {} {0.000} {0.000} {0.185} {0.014} {1.796} {100.883} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.087} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.087} {} {} {}
  END_CAP_CLK_PATH

END_PATH 125

PATH 126
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[9][2]} {CK}
  ENDPT {fifomem/mem_reg[9][2]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.117}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.883}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.7959999999999923}
    {=} {Slack Time} {99.087}
  END_SLK_CLC
  SLK 99.087

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.587} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.587} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.587} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.587} {} {} {}
    INST {fifomem/g895} {D} {^} {Z} {v} {} {ND4B2M2R} {0.085} {0.000} {0.108} {} {1.585} {100.672} {} {2} {}
    NET {} {} {} {} {} {fifomem/n_4} {} {0.000} {0.000} {0.108} {0.003} {1.585} {100.672} {} {} {}
    INST {fifomem/g893} {A} {v} {Z} {^} {} {INVM2R} {0.077} {0.000} {0.063} {} {1.662} {100.749} {} {3} {}
    NET {} {} {} {} {} {fifomem/n_5} {} {0.000} {0.000} {0.063} {0.004} {1.662} {100.749} {} {} {}
    INST {fifomem/g890} {B} {^} {Z} {v} {} {ND2B1M2R} {0.134} {0.000} {0.185} {} {1.796} {100.883} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_9} {} {0.000} {0.000} {0.185} {0.014} {1.796} {100.883} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.087} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.087} {} {} {}
  END_CAP_CLK_PATH

END_PATH 126

PATH 127
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[9][1]} {CK}
  ENDPT {fifomem/mem_reg[9][1]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.117}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.883}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.7959999999999923}
    {=} {Slack Time} {99.087}
  END_SLK_CLC
  SLK 99.087

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.587} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.587} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.587} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.587} {} {} {}
    INST {fifomem/g895} {D} {^} {Z} {v} {} {ND4B2M2R} {0.085} {0.000} {0.108} {} {1.585} {100.672} {} {2} {}
    NET {} {} {} {} {} {fifomem/n_4} {} {0.000} {0.000} {0.108} {0.003} {1.585} {100.672} {} {} {}
    INST {fifomem/g893} {A} {v} {Z} {^} {} {INVM2R} {0.077} {0.000} {0.063} {} {1.662} {100.749} {} {3} {}
    NET {} {} {} {} {} {fifomem/n_5} {} {0.000} {0.000} {0.063} {0.004} {1.662} {100.749} {} {} {}
    INST {fifomem/g890} {B} {^} {Z} {v} {} {ND2B1M2R} {0.134} {0.000} {0.185} {} {1.796} {100.883} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_9} {} {0.000} {0.000} {0.185} {0.014} {1.796} {100.883} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.087} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.087} {} {} {}
  END_CAP_CLK_PATH

END_PATH 127

PATH 128
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[9][0]} {CK}
  ENDPT {fifomem/mem_reg[9][0]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.117}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.883}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.7959999999999923}
    {=} {Slack Time} {99.087}
  END_SLK_CLC
  SLK 99.087

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.587} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.587} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.587} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.587} {} {} {}
    INST {fifomem/g895} {D} {^} {Z} {v} {} {ND4B2M2R} {0.085} {0.000} {0.108} {} {1.585} {100.672} {} {2} {}
    NET {} {} {} {} {} {fifomem/n_4} {} {0.000} {0.000} {0.108} {0.003} {1.585} {100.672} {} {} {}
    INST {fifomem/g893} {A} {v} {Z} {^} {} {INVM2R} {0.077} {0.000} {0.063} {} {1.662} {100.749} {} {3} {}
    NET {} {} {} {} {} {fifomem/n_5} {} {0.000} {0.000} {0.063} {0.004} {1.662} {100.749} {} {} {}
    INST {fifomem/g890} {B} {^} {Z} {v} {} {ND2B1M2R} {0.134} {0.000} {0.185} {} {1.796} {100.883} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_9} {} {0.000} {0.000} {0.185} {0.014} {1.796} {100.883} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.087} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.087} {} {} {}
  END_CAP_CLK_PATH

END_PATH 128

PATH 129
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[3][7]} {CK}
  ENDPT {fifomem/mem_reg[3][7]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.117}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.883}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.7959999999999923}
    {=} {Slack Time} {99.087}
  END_SLK_CLC
  SLK 99.087

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.587} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.587} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.587} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.587} {} {} {}
    INST {fifomem/g895} {D} {^} {Z} {v} {} {ND4B2M2R} {0.085} {0.000} {0.108} {} {1.585} {100.672} {} {2} {}
    NET {} {} {} {} {} {fifomem/n_4} {} {0.000} {0.000} {0.108} {0.003} {1.585} {100.672} {} {} {}
    INST {fifomem/g893} {A} {v} {Z} {^} {} {INVM2R} {0.077} {0.000} {0.063} {} {1.662} {100.749} {} {3} {}
    NET {} {} {} {} {} {fifomem/n_5} {} {0.000} {0.000} {0.063} {0.004} {1.662} {100.749} {} {} {}
    INST {fifomem/g888} {B} {^} {Z} {v} {} {ND2B1M2R} {0.134} {0.000} {0.185} {} {1.796} {100.883} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_11} {} {0.000} {0.000} {0.185} {0.014} {1.796} {100.883} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.087} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.087} {} {} {}
  END_CAP_CLK_PATH

END_PATH 129

PATH 130
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[3][6]} {CK}
  ENDPT {fifomem/mem_reg[3][6]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.117}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.883}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.7959999999999923}
    {=} {Slack Time} {99.087}
  END_SLK_CLC
  SLK 99.087

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.587} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.587} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.587} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.587} {} {} {}
    INST {fifomem/g895} {D} {^} {Z} {v} {} {ND4B2M2R} {0.085} {0.000} {0.108} {} {1.585} {100.672} {} {2} {}
    NET {} {} {} {} {} {fifomem/n_4} {} {0.000} {0.000} {0.108} {0.003} {1.585} {100.672} {} {} {}
    INST {fifomem/g893} {A} {v} {Z} {^} {} {INVM2R} {0.077} {0.000} {0.063} {} {1.662} {100.749} {} {3} {}
    NET {} {} {} {} {} {fifomem/n_5} {} {0.000} {0.000} {0.063} {0.004} {1.662} {100.749} {} {} {}
    INST {fifomem/g888} {B} {^} {Z} {v} {} {ND2B1M2R} {0.134} {0.000} {0.185} {} {1.796} {100.883} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_11} {} {0.000} {0.000} {0.185} {0.014} {1.796} {100.883} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.087} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.087} {} {} {}
  END_CAP_CLK_PATH

END_PATH 130

PATH 131
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[3][5]} {CK}
  ENDPT {fifomem/mem_reg[3][5]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.117}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.883}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.7959999999999923}
    {=} {Slack Time} {99.087}
  END_SLK_CLC
  SLK 99.087

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.587} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.587} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.587} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.587} {} {} {}
    INST {fifomem/g895} {D} {^} {Z} {v} {} {ND4B2M2R} {0.085} {0.000} {0.108} {} {1.585} {100.672} {} {2} {}
    NET {} {} {} {} {} {fifomem/n_4} {} {0.000} {0.000} {0.108} {0.003} {1.585} {100.672} {} {} {}
    INST {fifomem/g893} {A} {v} {Z} {^} {} {INVM2R} {0.077} {0.000} {0.063} {} {1.662} {100.749} {} {3} {}
    NET {} {} {} {} {} {fifomem/n_5} {} {0.000} {0.000} {0.063} {0.004} {1.662} {100.749} {} {} {}
    INST {fifomem/g888} {B} {^} {Z} {v} {} {ND2B1M2R} {0.134} {0.000} {0.185} {} {1.796} {100.883} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_11} {} {0.000} {0.000} {0.185} {0.014} {1.796} {100.883} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.087} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.087} {} {} {}
  END_CAP_CLK_PATH

END_PATH 131

PATH 132
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[3][4]} {CK}
  ENDPT {fifomem/mem_reg[3][4]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.117}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.883}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.7959999999999923}
    {=} {Slack Time} {99.087}
  END_SLK_CLC
  SLK 99.087

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.587} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.587} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.587} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.587} {} {} {}
    INST {fifomem/g895} {D} {^} {Z} {v} {} {ND4B2M2R} {0.085} {0.000} {0.108} {} {1.585} {100.672} {} {2} {}
    NET {} {} {} {} {} {fifomem/n_4} {} {0.000} {0.000} {0.108} {0.003} {1.585} {100.672} {} {} {}
    INST {fifomem/g893} {A} {v} {Z} {^} {} {INVM2R} {0.077} {0.000} {0.063} {} {1.662} {100.749} {} {3} {}
    NET {} {} {} {} {} {fifomem/n_5} {} {0.000} {0.000} {0.063} {0.004} {1.662} {100.749} {} {} {}
    INST {fifomem/g888} {B} {^} {Z} {v} {} {ND2B1M2R} {0.134} {0.000} {0.185} {} {1.796} {100.883} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_11} {} {0.000} {0.000} {0.185} {0.014} {1.796} {100.883} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.087} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.087} {} {} {}
  END_CAP_CLK_PATH

END_PATH 132

PATH 133
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[3][3]} {CK}
  ENDPT {fifomem/mem_reg[3][3]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.117}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.883}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.7959999999999923}
    {=} {Slack Time} {99.087}
  END_SLK_CLC
  SLK 99.087

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.587} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.587} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.587} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.587} {} {} {}
    INST {fifomem/g895} {D} {^} {Z} {v} {} {ND4B2M2R} {0.085} {0.000} {0.108} {} {1.585} {100.672} {} {2} {}
    NET {} {} {} {} {} {fifomem/n_4} {} {0.000} {0.000} {0.108} {0.003} {1.585} {100.672} {} {} {}
    INST {fifomem/g893} {A} {v} {Z} {^} {} {INVM2R} {0.077} {0.000} {0.063} {} {1.662} {100.749} {} {3} {}
    NET {} {} {} {} {} {fifomem/n_5} {} {0.000} {0.000} {0.063} {0.004} {1.662} {100.749} {} {} {}
    INST {fifomem/g888} {B} {^} {Z} {v} {} {ND2B1M2R} {0.134} {0.000} {0.185} {} {1.796} {100.883} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_11} {} {0.000} {0.000} {0.185} {0.014} {1.796} {100.883} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.087} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.087} {} {} {}
  END_CAP_CLK_PATH

END_PATH 133

PATH 134
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[3][2]} {CK}
  ENDPT {fifomem/mem_reg[3][2]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.117}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.883}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.7959999999999923}
    {=} {Slack Time} {99.087}
  END_SLK_CLC
  SLK 99.087

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.587} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.587} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.587} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.587} {} {} {}
    INST {fifomem/g895} {D} {^} {Z} {v} {} {ND4B2M2R} {0.085} {0.000} {0.108} {} {1.585} {100.672} {} {2} {}
    NET {} {} {} {} {} {fifomem/n_4} {} {0.000} {0.000} {0.108} {0.003} {1.585} {100.672} {} {} {}
    INST {fifomem/g893} {A} {v} {Z} {^} {} {INVM2R} {0.077} {0.000} {0.063} {} {1.662} {100.749} {} {3} {}
    NET {} {} {} {} {} {fifomem/n_5} {} {0.000} {0.000} {0.063} {0.004} {1.662} {100.749} {} {} {}
    INST {fifomem/g888} {B} {^} {Z} {v} {} {ND2B1M2R} {0.134} {0.000} {0.185} {} {1.796} {100.883} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_11} {} {0.000} {0.000} {0.185} {0.014} {1.796} {100.883} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.087} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.087} {} {} {}
  END_CAP_CLK_PATH

END_PATH 134

PATH 135
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[3][1]} {CK}
  ENDPT {fifomem/mem_reg[3][1]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.117}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.883}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.7959999999999923}
    {=} {Slack Time} {99.087}
  END_SLK_CLC
  SLK 99.087

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.587} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.587} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.587} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.587} {} {} {}
    INST {fifomem/g895} {D} {^} {Z} {v} {} {ND4B2M2R} {0.085} {0.000} {0.108} {} {1.585} {100.672} {} {2} {}
    NET {} {} {} {} {} {fifomem/n_4} {} {0.000} {0.000} {0.108} {0.003} {1.585} {100.672} {} {} {}
    INST {fifomem/g893} {A} {v} {Z} {^} {} {INVM2R} {0.077} {0.000} {0.063} {} {1.662} {100.749} {} {3} {}
    NET {} {} {} {} {} {fifomem/n_5} {} {0.000} {0.000} {0.063} {0.004} {1.662} {100.749} {} {} {}
    INST {fifomem/g888} {B} {^} {Z} {v} {} {ND2B1M2R} {0.134} {0.000} {0.185} {} {1.796} {100.883} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_11} {} {0.000} {0.000} {0.185} {0.014} {1.796} {100.883} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.087} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.087} {} {} {}
  END_CAP_CLK_PATH

END_PATH 135

PATH 136
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[3][0]} {CK}
  ENDPT {fifomem/mem_reg[3][0]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.117}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.883}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.7959999999999923}
    {=} {Slack Time} {99.087}
  END_SLK_CLC
  SLK 99.087

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.587} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.587} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.587} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.587} {} {} {}
    INST {fifomem/g895} {D} {^} {Z} {v} {} {ND4B2M2R} {0.085} {0.000} {0.108} {} {1.585} {100.672} {} {2} {}
    NET {} {} {} {} {} {fifomem/n_4} {} {0.000} {0.000} {0.108} {0.003} {1.585} {100.672} {} {} {}
    INST {fifomem/g893} {A} {v} {Z} {^} {} {INVM2R} {0.077} {0.000} {0.063} {} {1.662} {100.749} {} {3} {}
    NET {} {} {} {} {} {fifomem/n_5} {} {0.000} {0.000} {0.063} {0.004} {1.662} {100.749} {} {} {}
    INST {fifomem/g888} {B} {^} {Z} {v} {} {ND2B1M2R} {0.134} {0.000} {0.185} {} {1.796} {100.883} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_11} {} {0.000} {0.000} {0.185} {0.014} {1.796} {100.883} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.087} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.087} {} {} {}
  END_CAP_CLK_PATH

END_PATH 136

PATH 137
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[1][7]} {CK}
  ENDPT {fifomem/mem_reg[1][7]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.117}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.883}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.789999999999992}
    {=} {Slack Time} {99.093}
  END_SLK_CLC
  SLK 99.093

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.593} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.593} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.593} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.593} {} {} {}
    INST {fifomem/g895} {D} {^} {Z} {v} {} {ND4B2M2R} {0.085} {0.000} {0.108} {} {1.585} {100.678} {} {2} {}
    NET {} {} {} {} {} {fifomem/n_4} {} {0.000} {0.000} {0.108} {0.003} {1.585} {100.678} {} {} {}
    INST {fifomem/g893} {A} {v} {Z} {^} {} {INVM2R} {0.077} {0.000} {0.063} {} {1.662} {100.755} {} {3} {}
    NET {} {} {} {} {} {fifomem/n_5} {} {0.000} {0.000} {0.063} {0.004} {1.662} {100.755} {} {} {}
    INST {fifomem/g880} {A} {^} {Z} {v} {} {ND2M2R} {0.128} {0.000} {0.184} {} {1.790} {100.883} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_19} {} {0.000} {0.000} {0.184} {0.014} {1.790} {100.883} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.093} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.093} {} {} {}
  END_CAP_CLK_PATH

END_PATH 137

PATH 138
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[1][6]} {CK}
  ENDPT {fifomem/mem_reg[1][6]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.117}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.883}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.789999999999992}
    {=} {Slack Time} {99.093}
  END_SLK_CLC
  SLK 99.093

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.593} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.593} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.593} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.593} {} {} {}
    INST {fifomem/g895} {D} {^} {Z} {v} {} {ND4B2M2R} {0.085} {0.000} {0.108} {} {1.585} {100.678} {} {2} {}
    NET {} {} {} {} {} {fifomem/n_4} {} {0.000} {0.000} {0.108} {0.003} {1.585} {100.678} {} {} {}
    INST {fifomem/g893} {A} {v} {Z} {^} {} {INVM2R} {0.077} {0.000} {0.063} {} {1.662} {100.755} {} {3} {}
    NET {} {} {} {} {} {fifomem/n_5} {} {0.000} {0.000} {0.063} {0.004} {1.662} {100.755} {} {} {}
    INST {fifomem/g880} {A} {^} {Z} {v} {} {ND2M2R} {0.128} {0.000} {0.184} {} {1.790} {100.883} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_19} {} {0.000} {0.000} {0.184} {0.014} {1.790} {100.883} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.093} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.093} {} {} {}
  END_CAP_CLK_PATH

END_PATH 138

PATH 139
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[1][5]} {CK}
  ENDPT {fifomem/mem_reg[1][5]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.117}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.883}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.789999999999992}
    {=} {Slack Time} {99.093}
  END_SLK_CLC
  SLK 99.093

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.593} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.593} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.593} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.593} {} {} {}
    INST {fifomem/g895} {D} {^} {Z} {v} {} {ND4B2M2R} {0.085} {0.000} {0.108} {} {1.585} {100.678} {} {2} {}
    NET {} {} {} {} {} {fifomem/n_4} {} {0.000} {0.000} {0.108} {0.003} {1.585} {100.678} {} {} {}
    INST {fifomem/g893} {A} {v} {Z} {^} {} {INVM2R} {0.077} {0.000} {0.063} {} {1.662} {100.755} {} {3} {}
    NET {} {} {} {} {} {fifomem/n_5} {} {0.000} {0.000} {0.063} {0.004} {1.662} {100.755} {} {} {}
    INST {fifomem/g880} {A} {^} {Z} {v} {} {ND2M2R} {0.128} {0.000} {0.184} {} {1.790} {100.883} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_19} {} {0.000} {0.000} {0.184} {0.014} {1.790} {100.883} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.093} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.093} {} {} {}
  END_CAP_CLK_PATH

END_PATH 139

PATH 140
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[1][4]} {CK}
  ENDPT {fifomem/mem_reg[1][4]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.117}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.883}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.789999999999992}
    {=} {Slack Time} {99.093}
  END_SLK_CLC
  SLK 99.093

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.593} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.593} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.593} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.593} {} {} {}
    INST {fifomem/g895} {D} {^} {Z} {v} {} {ND4B2M2R} {0.085} {0.000} {0.108} {} {1.585} {100.678} {} {2} {}
    NET {} {} {} {} {} {fifomem/n_4} {} {0.000} {0.000} {0.108} {0.003} {1.585} {100.678} {} {} {}
    INST {fifomem/g893} {A} {v} {Z} {^} {} {INVM2R} {0.077} {0.000} {0.063} {} {1.662} {100.755} {} {3} {}
    NET {} {} {} {} {} {fifomem/n_5} {} {0.000} {0.000} {0.063} {0.004} {1.662} {100.755} {} {} {}
    INST {fifomem/g880} {A} {^} {Z} {v} {} {ND2M2R} {0.128} {0.000} {0.184} {} {1.790} {100.883} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_19} {} {0.000} {0.000} {0.184} {0.014} {1.790} {100.883} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.093} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.093} {} {} {}
  END_CAP_CLK_PATH

END_PATH 140

PATH 141
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[1][3]} {CK}
  ENDPT {fifomem/mem_reg[1][3]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.117}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.883}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.789999999999992}
    {=} {Slack Time} {99.093}
  END_SLK_CLC
  SLK 99.093

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.593} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.593} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.593} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.593} {} {} {}
    INST {fifomem/g895} {D} {^} {Z} {v} {} {ND4B2M2R} {0.085} {0.000} {0.108} {} {1.585} {100.678} {} {2} {}
    NET {} {} {} {} {} {fifomem/n_4} {} {0.000} {0.000} {0.108} {0.003} {1.585} {100.678} {} {} {}
    INST {fifomem/g893} {A} {v} {Z} {^} {} {INVM2R} {0.077} {0.000} {0.063} {} {1.662} {100.755} {} {3} {}
    NET {} {} {} {} {} {fifomem/n_5} {} {0.000} {0.000} {0.063} {0.004} {1.662} {100.755} {} {} {}
    INST {fifomem/g880} {A} {^} {Z} {v} {} {ND2M2R} {0.128} {0.000} {0.184} {} {1.790} {100.883} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_19} {} {0.000} {0.000} {0.184} {0.014} {1.790} {100.883} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.093} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.093} {} {} {}
  END_CAP_CLK_PATH

END_PATH 141

PATH 142
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[1][2]} {CK}
  ENDPT {fifomem/mem_reg[1][2]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.117}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.883}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.789999999999992}
    {=} {Slack Time} {99.093}
  END_SLK_CLC
  SLK 99.093

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.593} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.593} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.593} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.593} {} {} {}
    INST {fifomem/g895} {D} {^} {Z} {v} {} {ND4B2M2R} {0.085} {0.000} {0.108} {} {1.585} {100.678} {} {2} {}
    NET {} {} {} {} {} {fifomem/n_4} {} {0.000} {0.000} {0.108} {0.003} {1.585} {100.678} {} {} {}
    INST {fifomem/g893} {A} {v} {Z} {^} {} {INVM2R} {0.077} {0.000} {0.063} {} {1.662} {100.755} {} {3} {}
    NET {} {} {} {} {} {fifomem/n_5} {} {0.000} {0.000} {0.063} {0.004} {1.662} {100.755} {} {} {}
    INST {fifomem/g880} {A} {^} {Z} {v} {} {ND2M2R} {0.128} {0.000} {0.184} {} {1.790} {100.883} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_19} {} {0.000} {0.000} {0.184} {0.014} {1.790} {100.883} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.093} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.093} {} {} {}
  END_CAP_CLK_PATH

END_PATH 142

PATH 143
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[1][1]} {CK}
  ENDPT {fifomem/mem_reg[1][1]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.117}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.883}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.789999999999992}
    {=} {Slack Time} {99.093}
  END_SLK_CLC
  SLK 99.093

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.593} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.593} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.593} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.593} {} {} {}
    INST {fifomem/g895} {D} {^} {Z} {v} {} {ND4B2M2R} {0.085} {0.000} {0.108} {} {1.585} {100.678} {} {2} {}
    NET {} {} {} {} {} {fifomem/n_4} {} {0.000} {0.000} {0.108} {0.003} {1.585} {100.678} {} {} {}
    INST {fifomem/g893} {A} {v} {Z} {^} {} {INVM2R} {0.077} {0.000} {0.063} {} {1.662} {100.755} {} {3} {}
    NET {} {} {} {} {} {fifomem/n_5} {} {0.000} {0.000} {0.063} {0.004} {1.662} {100.755} {} {} {}
    INST {fifomem/g880} {A} {^} {Z} {v} {} {ND2M2R} {0.128} {0.000} {0.184} {} {1.790} {100.883} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_19} {} {0.000} {0.000} {0.184} {0.014} {1.790} {100.883} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.093} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.093} {} {} {}
  END_CAP_CLK_PATH

END_PATH 143

PATH 144
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[1][0]} {CK}
  ENDPT {fifomem/mem_reg[1][0]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.117}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.883}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.789999999999992}
    {=} {Slack Time} {99.093}
  END_SLK_CLC
  SLK 99.093

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.593} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.593} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.593} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.593} {} {} {}
    INST {fifomem/g895} {D} {^} {Z} {v} {} {ND4B2M2R} {0.085} {0.000} {0.108} {} {1.585} {100.678} {} {2} {}
    NET {} {} {} {} {} {fifomem/n_4} {} {0.000} {0.000} {0.108} {0.003} {1.585} {100.678} {} {} {}
    INST {fifomem/g893} {A} {v} {Z} {^} {} {INVM2R} {0.077} {0.000} {0.063} {} {1.662} {100.755} {} {3} {}
    NET {} {} {} {} {} {fifomem/n_5} {} {0.000} {0.000} {0.063} {0.004} {1.662} {100.755} {} {} {}
    INST {fifomem/g880} {A} {^} {Z} {v} {} {ND2M2R} {0.128} {0.000} {0.184} {} {1.790} {100.883} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_19} {} {0.000} {0.000} {0.184} {0.014} {1.790} {100.883} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.093} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.093} {} {} {}
  END_CAP_CLK_PATH

END_PATH 144

PATH 145
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {wptr_full/wbin_reg[2]} {CK}
  ENDPT {wptr_full/wbin_reg[2]} {D} {DFQRM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.034}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.966}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.867999999999995}
    {=} {Slack Time} {99.098}
  END_SLK_CLC
  SLK 99.098

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.598} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.598} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.598} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.598} {} {} {}
    INST {wptr_full/g154} {B} {^} {Z} {v} {} {ND2B1M2R} {0.036} {0.000} {0.054} {} {1.536} {100.634} {} {3} {}
    NET {} {} {} {} {} {wptr_full/n_7} {} {0.000} {0.000} {0.054} {0.003} {1.536} {100.634} {} {} {}
    INST {wptr_full/g153} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.097} {0.000} {0.057} {} {1.632} {100.731} {} {3} {}
    NET {} {} {} {} {} {wptr_full/n_8} {} {0.000} {0.000} {0.057} {0.003} {1.632} {100.731} {} {} {}
    INST {wptr_full/g151} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.098} {0.000} {0.057} {} {1.730} {100.829} {} {3} {}
    NET {} {} {} {} {} {wptr_full/n_9} {} {0.000} {0.000} {0.057} {0.003} {1.730} {100.829} {} {} {}
    INST {wptr_full/g148} {B1} {v} {Z} {v} {} {MOAI22M2RA} {0.137} {0.000} {0.086} {} {1.867} {100.966} {} {3} {}
    NET {} {} {} {} {} {wptr_full/wbinnext[2]} {} {0.000} {0.000} {0.086} {0.004} {1.867} {100.966} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.098} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.098} {} {} {}
  END_CAP_CLK_PATH

END_PATH 145

PATH 146
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[6][7]} {CK}
  ENDPT {fifomem/mem_reg[6][7]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.093}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.907}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.7849999999999966}
    {=} {Slack Time} {99.122}
  END_SLK_CLC
  SLK 99.122

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.622} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.622} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.622} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.622} {} {} {}
    INST {fifomem/g894} {D} {^} {Z} {v} {} {ND4B2M2R} {0.100} {0.000} {0.135} {} {1.600} {100.723} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_6} {} {0.000} {0.000} {0.135} {0.004} {1.600} {100.723} {} {} {}
    INST {fifomem/g889} {B} {v} {Z} {v} {} {OR2M2R} {0.184} {0.000} {0.108} {} {1.785} {100.907} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_10} {} {0.000} {0.000} {0.108} {0.014} {1.785} {100.907} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.122} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.122} {} {} {}
  END_CAP_CLK_PATH

END_PATH 146

PATH 147
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[6][6]} {CK}
  ENDPT {fifomem/mem_reg[6][6]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.093}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.907}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.7849999999999966}
    {=} {Slack Time} {99.122}
  END_SLK_CLC
  SLK 99.122

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.622} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.622} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.622} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.622} {} {} {}
    INST {fifomem/g894} {D} {^} {Z} {v} {} {ND4B2M2R} {0.100} {0.000} {0.135} {} {1.600} {100.723} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_6} {} {0.000} {0.000} {0.135} {0.004} {1.600} {100.723} {} {} {}
    INST {fifomem/g889} {B} {v} {Z} {v} {} {OR2M2R} {0.184} {0.000} {0.108} {} {1.785} {100.907} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_10} {} {0.000} {0.000} {0.108} {0.014} {1.785} {100.907} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.122} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.122} {} {} {}
  END_CAP_CLK_PATH

END_PATH 147

PATH 148
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[6][5]} {CK}
  ENDPT {fifomem/mem_reg[6][5]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.093}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.907}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.7849999999999966}
    {=} {Slack Time} {99.122}
  END_SLK_CLC
  SLK 99.122

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.622} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.622} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.622} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.622} {} {} {}
    INST {fifomem/g894} {D} {^} {Z} {v} {} {ND4B2M2R} {0.100} {0.000} {0.135} {} {1.600} {100.723} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_6} {} {0.000} {0.000} {0.135} {0.004} {1.600} {100.723} {} {} {}
    INST {fifomem/g889} {B} {v} {Z} {v} {} {OR2M2R} {0.184} {0.000} {0.108} {} {1.785} {100.907} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_10} {} {0.000} {0.000} {0.108} {0.014} {1.785} {100.907} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.122} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.122} {} {} {}
  END_CAP_CLK_PATH

END_PATH 148

PATH 149
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[6][4]} {CK}
  ENDPT {fifomem/mem_reg[6][4]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.093}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.907}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.7849999999999966}
    {=} {Slack Time} {99.122}
  END_SLK_CLC
  SLK 99.122

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.622} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.622} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.622} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.622} {} {} {}
    INST {fifomem/g894} {D} {^} {Z} {v} {} {ND4B2M2R} {0.100} {0.000} {0.135} {} {1.600} {100.723} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_6} {} {0.000} {0.000} {0.135} {0.004} {1.600} {100.723} {} {} {}
    INST {fifomem/g889} {B} {v} {Z} {v} {} {OR2M2R} {0.184} {0.000} {0.108} {} {1.785} {100.907} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_10} {} {0.000} {0.000} {0.108} {0.014} {1.785} {100.907} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.122} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.122} {} {} {}
  END_CAP_CLK_PATH

END_PATH 149

PATH 150
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[6][3]} {CK}
  ENDPT {fifomem/mem_reg[6][3]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.093}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.907}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.7849999999999966}
    {=} {Slack Time} {99.122}
  END_SLK_CLC
  SLK 99.122

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.622} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.622} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.622} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.622} {} {} {}
    INST {fifomem/g894} {D} {^} {Z} {v} {} {ND4B2M2R} {0.100} {0.000} {0.135} {} {1.600} {100.723} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_6} {} {0.000} {0.000} {0.135} {0.004} {1.600} {100.723} {} {} {}
    INST {fifomem/g889} {B} {v} {Z} {v} {} {OR2M2R} {0.184} {0.000} {0.108} {} {1.785} {100.907} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_10} {} {0.000} {0.000} {0.108} {0.014} {1.785} {100.907} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.122} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.122} {} {} {}
  END_CAP_CLK_PATH

END_PATH 150

PATH 151
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[6][2]} {CK}
  ENDPT {fifomem/mem_reg[6][2]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.093}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.907}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.7849999999999966}
    {=} {Slack Time} {99.122}
  END_SLK_CLC
  SLK 99.122

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.622} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.622} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.622} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.622} {} {} {}
    INST {fifomem/g894} {D} {^} {Z} {v} {} {ND4B2M2R} {0.100} {0.000} {0.135} {} {1.600} {100.723} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_6} {} {0.000} {0.000} {0.135} {0.004} {1.600} {100.723} {} {} {}
    INST {fifomem/g889} {B} {v} {Z} {v} {} {OR2M2R} {0.184} {0.000} {0.108} {} {1.785} {100.907} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_10} {} {0.000} {0.000} {0.108} {0.014} {1.785} {100.907} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.122} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.122} {} {} {}
  END_CAP_CLK_PATH

END_PATH 151

PATH 152
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[6][1]} {CK}
  ENDPT {fifomem/mem_reg[6][1]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.093}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.907}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.7849999999999966}
    {=} {Slack Time} {99.122}
  END_SLK_CLC
  SLK 99.122

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.622} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.622} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.622} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.622} {} {} {}
    INST {fifomem/g894} {D} {^} {Z} {v} {} {ND4B2M2R} {0.100} {0.000} {0.135} {} {1.600} {100.723} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_6} {} {0.000} {0.000} {0.135} {0.004} {1.600} {100.723} {} {} {}
    INST {fifomem/g889} {B} {v} {Z} {v} {} {OR2M2R} {0.184} {0.000} {0.108} {} {1.785} {100.907} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_10} {} {0.000} {0.000} {0.108} {0.014} {1.785} {100.907} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.122} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.122} {} {} {}
  END_CAP_CLK_PATH

END_PATH 152

PATH 153
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[6][0]} {CK}
  ENDPT {fifomem/mem_reg[6][0]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.093}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.907}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.7849999999999966}
    {=} {Slack Time} {99.122}
  END_SLK_CLC
  SLK 99.122

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.622} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.622} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.622} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.622} {} {} {}
    INST {fifomem/g894} {D} {^} {Z} {v} {} {ND4B2M2R} {0.100} {0.000} {0.135} {} {1.600} {100.723} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_6} {} {0.000} {0.000} {0.135} {0.004} {1.600} {100.723} {} {} {}
    INST {fifomem/g889} {B} {v} {Z} {v} {} {OR2M2R} {0.184} {0.000} {0.108} {} {1.785} {100.907} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_10} {} {0.000} {0.000} {0.108} {0.014} {1.785} {100.907} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.122} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.122} {} {} {}
  END_CAP_CLK_PATH

END_PATH 153

PATH 154
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[12][7]} {CK}
  ENDPT {fifomem/mem_reg[12][7]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.093}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.907}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.7849999999999966}
    {=} {Slack Time} {99.122}
  END_SLK_CLC
  SLK 99.122

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.622} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.622} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.622} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.622} {} {} {}
    INST {fifomem/g894} {D} {^} {Z} {v} {} {ND4B2M2R} {0.100} {0.000} {0.135} {} {1.600} {100.723} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_6} {} {0.000} {0.000} {0.135} {0.004} {1.600} {100.723} {} {} {}
    INST {fifomem/g883} {B} {v} {Z} {v} {} {OR2M2R} {0.184} {0.000} {0.108} {} {1.785} {100.907} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_16} {} {0.000} {0.000} {0.108} {0.014} {1.785} {100.907} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.122} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.122} {} {} {}
  END_CAP_CLK_PATH

END_PATH 154

PATH 155
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[12][6]} {CK}
  ENDPT {fifomem/mem_reg[12][6]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.093}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.907}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.7849999999999966}
    {=} {Slack Time} {99.122}
  END_SLK_CLC
  SLK 99.122

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.622} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.622} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.622} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.622} {} {} {}
    INST {fifomem/g894} {D} {^} {Z} {v} {} {ND4B2M2R} {0.100} {0.000} {0.135} {} {1.600} {100.723} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_6} {} {0.000} {0.000} {0.135} {0.004} {1.600} {100.723} {} {} {}
    INST {fifomem/g883} {B} {v} {Z} {v} {} {OR2M2R} {0.184} {0.000} {0.108} {} {1.785} {100.907} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_16} {} {0.000} {0.000} {0.108} {0.014} {1.785} {100.907} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.122} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.122} {} {} {}
  END_CAP_CLK_PATH

END_PATH 155

PATH 156
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[12][5]} {CK}
  ENDPT {fifomem/mem_reg[12][5]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.093}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.907}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.7849999999999966}
    {=} {Slack Time} {99.122}
  END_SLK_CLC
  SLK 99.122

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.622} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.622} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.622} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.622} {} {} {}
    INST {fifomem/g894} {D} {^} {Z} {v} {} {ND4B2M2R} {0.100} {0.000} {0.135} {} {1.600} {100.723} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_6} {} {0.000} {0.000} {0.135} {0.004} {1.600} {100.723} {} {} {}
    INST {fifomem/g883} {B} {v} {Z} {v} {} {OR2M2R} {0.184} {0.000} {0.108} {} {1.785} {100.907} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_16} {} {0.000} {0.000} {0.108} {0.014} {1.785} {100.907} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.122} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.122} {} {} {}
  END_CAP_CLK_PATH

END_PATH 156

PATH 157
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[12][4]} {CK}
  ENDPT {fifomem/mem_reg[12][4]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.093}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.907}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.7849999999999966}
    {=} {Slack Time} {99.122}
  END_SLK_CLC
  SLK 99.122

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.622} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.622} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.622} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.622} {} {} {}
    INST {fifomem/g894} {D} {^} {Z} {v} {} {ND4B2M2R} {0.100} {0.000} {0.135} {} {1.600} {100.723} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_6} {} {0.000} {0.000} {0.135} {0.004} {1.600} {100.723} {} {} {}
    INST {fifomem/g883} {B} {v} {Z} {v} {} {OR2M2R} {0.184} {0.000} {0.108} {} {1.785} {100.907} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_16} {} {0.000} {0.000} {0.108} {0.014} {1.785} {100.907} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.122} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.122} {} {} {}
  END_CAP_CLK_PATH

END_PATH 157

PATH 158
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[12][3]} {CK}
  ENDPT {fifomem/mem_reg[12][3]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.093}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.907}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.7849999999999966}
    {=} {Slack Time} {99.122}
  END_SLK_CLC
  SLK 99.122

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.622} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.622} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.622} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.622} {} {} {}
    INST {fifomem/g894} {D} {^} {Z} {v} {} {ND4B2M2R} {0.100} {0.000} {0.135} {} {1.600} {100.723} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_6} {} {0.000} {0.000} {0.135} {0.004} {1.600} {100.723} {} {} {}
    INST {fifomem/g883} {B} {v} {Z} {v} {} {OR2M2R} {0.184} {0.000} {0.108} {} {1.785} {100.907} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_16} {} {0.000} {0.000} {0.108} {0.014} {1.785} {100.907} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.122} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.122} {} {} {}
  END_CAP_CLK_PATH

END_PATH 158

PATH 159
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[12][2]} {CK}
  ENDPT {fifomem/mem_reg[12][2]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.093}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.907}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.7849999999999966}
    {=} {Slack Time} {99.122}
  END_SLK_CLC
  SLK 99.122

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.622} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.622} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.622} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.622} {} {} {}
    INST {fifomem/g894} {D} {^} {Z} {v} {} {ND4B2M2R} {0.100} {0.000} {0.135} {} {1.600} {100.723} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_6} {} {0.000} {0.000} {0.135} {0.004} {1.600} {100.723} {} {} {}
    INST {fifomem/g883} {B} {v} {Z} {v} {} {OR2M2R} {0.184} {0.000} {0.108} {} {1.785} {100.907} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_16} {} {0.000} {0.000} {0.108} {0.014} {1.785} {100.907} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.122} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.122} {} {} {}
  END_CAP_CLK_PATH

END_PATH 159

PATH 160
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[12][1]} {CK}
  ENDPT {fifomem/mem_reg[12][1]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.093}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.907}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.7849999999999966}
    {=} {Slack Time} {99.122}
  END_SLK_CLC
  SLK 99.122

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.622} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.622} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.622} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.622} {} {} {}
    INST {fifomem/g894} {D} {^} {Z} {v} {} {ND4B2M2R} {0.100} {0.000} {0.135} {} {1.600} {100.723} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_6} {} {0.000} {0.000} {0.135} {0.004} {1.600} {100.723} {} {} {}
    INST {fifomem/g883} {B} {v} {Z} {v} {} {OR2M2R} {0.184} {0.000} {0.108} {} {1.785} {100.907} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_16} {} {0.000} {0.000} {0.108} {0.014} {1.785} {100.907} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.122} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.122} {} {} {}
  END_CAP_CLK_PATH

END_PATH 160

PATH 161
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[12][0]} {CK}
  ENDPT {fifomem/mem_reg[12][0]} {SE} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.093}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.907}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.7849999999999966}
    {=} {Slack Time} {99.122}
  END_SLK_CLC
  SLK 99.122

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.622} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.622} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.622} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.622} {} {} {}
    INST {fifomem/g894} {D} {^} {Z} {v} {} {ND4B2M2R} {0.100} {0.000} {0.135} {} {1.600} {100.723} {} {4} {}
    NET {} {} {} {} {} {fifomem/n_6} {} {0.000} {0.000} {0.135} {0.004} {1.600} {100.723} {} {} {}
    INST {fifomem/g883} {B} {v} {Z} {v} {} {OR2M2R} {0.184} {0.000} {0.108} {} {1.785} {100.907} {} {8} {}
    NET {} {} {} {} {} {fifomem/n_16} {} {0.000} {0.000} {0.108} {0.014} {1.785} {100.907} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.122} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.122} {} {} {}
  END_CAP_CLK_PATH

END_PATH 161

PATH 162
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {wptr_full/wbin_reg[1]} {CK}
  ENDPT {wptr_full/wbin_reg[1]} {D} {DFQRM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.034}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.966}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.769999999999996}
    {=} {Slack Time} {99.196}
  END_SLK_CLC
  SLK 99.196

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.696} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.696} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {^} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.696} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.696} {} {} {}
    INST {wptr_full/g154} {B} {^} {Z} {v} {} {ND2B1M2R} {0.036} {0.000} {0.054} {} {1.536} {100.732} {} {3} {}
    NET {} {} {} {} {} {wptr_full/n_7} {} {0.000} {0.000} {0.054} {0.003} {1.536} {100.732} {} {} {}
    INST {wptr_full/g153} {NA} {v} {Z} {v} {} {ND2B1M2R} {0.097} {0.000} {0.057} {} {1.632} {100.829} {} {3} {}
    NET {} {} {} {} {} {wptr_full/n_8} {} {0.000} {0.000} {0.057} {0.003} {1.632} {100.829} {} {} {}
    INST {wptr_full/g150} {B1} {v} {Z} {v} {} {MOAI22M2RA} {0.137} {0.000} {0.086} {} {1.770} {100.966} {} {3} {}
    NET {} {} {} {} {} {wptr_full/wbinnext[1]} {} {0.000} {0.000} {0.086} {0.004} {1.770} {100.966} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.196} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.196} {} {} {}
  END_CAP_CLK_PATH

END_PATH 162

PATH 163
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[7][7]} {CK}
  ENDPT {fifomem/mem_reg[7][7]} {SD} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[7]} {} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.221}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.779}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.279}
  END_SLK_CLC
  SLK 99.279

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.779} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.779} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[7]} {v} {} {} {wdata[7]} {} {} {} {0.000} {0.019} {1.500} {100.779} {} {16} {}
    NET {} {} {} {} {} {wdata[7]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.779} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.279} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.279} {} {} {}
  END_CAP_CLK_PATH

END_PATH 163

PATH 164
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[7][5]} {CK}
  ENDPT {fifomem/mem_reg[7][5]} {SD} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[5]} {} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.221}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.779}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.279}
  END_SLK_CLC
  SLK 99.279

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.779} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.779} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[5]} {v} {} {} {wdata[5]} {} {} {} {0.000} {0.019} {1.500} {100.779} {} {16} {}
    NET {} {} {} {} {} {wdata[5]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.779} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.279} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.279} {} {} {}
  END_CAP_CLK_PATH

END_PATH 164

PATH 165
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[7][4]} {CK}
  ENDPT {fifomem/mem_reg[7][4]} {SD} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[4]} {} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.221}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.779}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.279}
  END_SLK_CLC
  SLK 99.279

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.779} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.779} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[4]} {v} {} {} {wdata[4]} {} {} {} {0.000} {0.019} {1.500} {100.779} {} {16} {}
    NET {} {} {} {} {} {wdata[4]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.779} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.279} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.279} {} {} {}
  END_CAP_CLK_PATH

END_PATH 165

PATH 166
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[7][3]} {CK}
  ENDPT {fifomem/mem_reg[7][3]} {SD} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[3]} {} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.221}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.779}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.279}
  END_SLK_CLC
  SLK 99.279

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.779} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.779} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[3]} {v} {} {} {wdata[3]} {} {} {} {0.000} {0.019} {1.500} {100.779} {} {16} {}
    NET {} {} {} {} {} {wdata[3]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.779} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.279} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.279} {} {} {}
  END_CAP_CLK_PATH

END_PATH 166

PATH 167
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[7][2]} {CK}
  ENDPT {fifomem/mem_reg[7][2]} {SD} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[2]} {} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.221}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.779}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.279}
  END_SLK_CLC
  SLK 99.279

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.779} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.779} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[2]} {v} {} {} {wdata[2]} {} {} {} {0.000} {0.019} {1.500} {100.779} {} {16} {}
    NET {} {} {} {} {} {wdata[2]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.779} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.279} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.279} {} {} {}
  END_CAP_CLK_PATH

END_PATH 167

PATH 168
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[7][1]} {CK}
  ENDPT {fifomem/mem_reg[7][1]} {SD} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[1]} {} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.221}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.779}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.279}
  END_SLK_CLC
  SLK 99.279

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.779} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.779} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[1]} {v} {} {} {wdata[1]} {} {} {} {0.000} {0.019} {1.500} {100.779} {} {16} {}
    NET {} {} {} {} {} {wdata[1]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.779} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.279} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.279} {} {} {}
  END_CAP_CLK_PATH

END_PATH 168

PATH 169
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[7][0]} {CK}
  ENDPT {fifomem/mem_reg[7][0]} {SD} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[0]} {} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.221}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.779}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.279}
  END_SLK_CLC
  SLK 99.279

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.779} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.779} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[0]} {v} {} {} {wdata[0]} {} {} {} {0.000} {0.019} {1.500} {100.779} {} {16} {}
    NET {} {} {} {} {} {wdata[0]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.779} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.279} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.279} {} {} {}
  END_CAP_CLK_PATH

END_PATH 169

PATH 170
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[15][7]} {CK}
  ENDPT {fifomem/mem_reg[15][7]} {SD} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[7]} {} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.221}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.779}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.279}
  END_SLK_CLC
  SLK 99.279

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.779} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.779} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[7]} {v} {} {} {wdata[7]} {} {} {} {0.000} {0.019} {1.500} {100.779} {} {16} {}
    NET {} {} {} {} {} {wdata[7]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.779} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.279} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.279} {} {} {}
  END_CAP_CLK_PATH

END_PATH 170

PATH 171
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[15][6]} {CK}
  ENDPT {fifomem/mem_reg[15][6]} {SD} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[6]} {} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.221}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.779}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.279}
  END_SLK_CLC
  SLK 99.279

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.779} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.779} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[6]} {v} {} {} {wdata[6]} {} {} {} {0.000} {0.019} {1.500} {100.779} {} {16} {}
    NET {} {} {} {} {} {wdata[6]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.779} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.279} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.279} {} {} {}
  END_CAP_CLK_PATH

END_PATH 171

PATH 172
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[15][5]} {CK}
  ENDPT {fifomem/mem_reg[15][5]} {SD} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[5]} {} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.221}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.779}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.279}
  END_SLK_CLC
  SLK 99.279

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.779} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.779} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[5]} {v} {} {} {wdata[5]} {} {} {} {0.000} {0.019} {1.500} {100.779} {} {16} {}
    NET {} {} {} {} {} {wdata[5]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.779} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.279} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.279} {} {} {}
  END_CAP_CLK_PATH

END_PATH 172

PATH 173
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[7][6]} {CK}
  ENDPT {fifomem/mem_reg[7][6]} {SD} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[6]} {} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.221}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.779}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.279}
  END_SLK_CLC
  SLK 99.279

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.779} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.779} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[6]} {v} {} {} {wdata[6]} {} {} {} {0.000} {0.019} {1.500} {100.779} {} {16} {}
    NET {} {} {} {} {} {wdata[6]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.779} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.279} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.279} {} {} {}
  END_CAP_CLK_PATH

END_PATH 173

PATH 174
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[15][4]} {CK}
  ENDPT {fifomem/mem_reg[15][4]} {SD} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[4]} {} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.221}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.779}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.279}
  END_SLK_CLC
  SLK 99.279

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.779} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.779} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[4]} {v} {} {} {wdata[4]} {} {} {} {0.000} {0.019} {1.500} {100.779} {} {16} {}
    NET {} {} {} {} {} {wdata[4]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.779} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.279} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.279} {} {} {}
  END_CAP_CLK_PATH

END_PATH 174

PATH 175
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[15][3]} {CK}
  ENDPT {fifomem/mem_reg[15][3]} {SD} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[3]} {} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.221}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.779}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.279}
  END_SLK_CLC
  SLK 99.279

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.779} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.779} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[3]} {v} {} {} {wdata[3]} {} {} {} {0.000} {0.019} {1.500} {100.779} {} {16} {}
    NET {} {} {} {} {} {wdata[3]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.779} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.279} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.279} {} {} {}
  END_CAP_CLK_PATH

END_PATH 175

PATH 176
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[15][2]} {CK}
  ENDPT {fifomem/mem_reg[15][2]} {SD} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[2]} {} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.221}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.779}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.279}
  END_SLK_CLC
  SLK 99.279

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.779} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.779} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[2]} {v} {} {} {wdata[2]} {} {} {} {0.000} {0.019} {1.500} {100.779} {} {16} {}
    NET {} {} {} {} {} {wdata[2]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.779} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.279} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.279} {} {} {}
  END_CAP_CLK_PATH

END_PATH 176

PATH 177
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[15][1]} {CK}
  ENDPT {fifomem/mem_reg[15][1]} {SD} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[1]} {} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.221}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.779}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.279}
  END_SLK_CLC
  SLK 99.279

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.779} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.779} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[1]} {v} {} {} {wdata[1]} {} {} {} {0.000} {0.019} {1.500} {100.779} {} {16} {}
    NET {} {} {} {} {} {wdata[1]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.779} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.279} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.279} {} {} {}
  END_CAP_CLK_PATH

END_PATH 177

PATH 178
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[15][0]} {CK}
  ENDPT {fifomem/mem_reg[15][0]} {SD} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[0]} {} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.221}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.779}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.279}
  END_SLK_CLC
  SLK 99.279

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.779} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.779} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[0]} {v} {} {} {wdata[0]} {} {} {} {0.000} {0.019} {1.500} {100.779} {} {16} {}
    NET {} {} {} {} {} {wdata[0]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.779} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.279} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.279} {} {} {}
  END_CAP_CLK_PATH

END_PATH 178

PATH 179
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[14][7]} {CK}
  ENDPT {fifomem/mem_reg[14][7]} {SD} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[7]} {} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.221}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.779}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.279}
  END_SLK_CLC
  SLK 99.279

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.779} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.779} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[7]} {v} {} {} {wdata[7]} {} {} {} {0.000} {0.019} {1.500} {100.779} {} {16} {}
    NET {} {} {} {} {} {wdata[7]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.779} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.279} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.279} {} {} {}
  END_CAP_CLK_PATH

END_PATH 179

PATH 180
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[14][6]} {CK}
  ENDPT {fifomem/mem_reg[14][6]} {SD} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[6]} {} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.221}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.779}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.279}
  END_SLK_CLC
  SLK 99.279

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.779} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.779} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[6]} {v} {} {} {wdata[6]} {} {} {} {0.000} {0.019} {1.500} {100.779} {} {16} {}
    NET {} {} {} {} {} {wdata[6]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.779} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.279} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.279} {} {} {}
  END_CAP_CLK_PATH

END_PATH 180

PATH 181
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[14][5]} {CK}
  ENDPT {fifomem/mem_reg[14][5]} {SD} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[5]} {} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.221}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.779}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.279}
  END_SLK_CLC
  SLK 99.279

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.779} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.779} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[5]} {v} {} {} {wdata[5]} {} {} {} {0.000} {0.019} {1.500} {100.779} {} {16} {}
    NET {} {} {} {} {} {wdata[5]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.779} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.279} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.279} {} {} {}
  END_CAP_CLK_PATH

END_PATH 181

PATH 182
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[14][4]} {CK}
  ENDPT {fifomem/mem_reg[14][4]} {SD} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[4]} {} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.221}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.779}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.279}
  END_SLK_CLC
  SLK 99.279

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.779} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.779} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[4]} {v} {} {} {wdata[4]} {} {} {} {0.000} {0.019} {1.500} {100.779} {} {16} {}
    NET {} {} {} {} {} {wdata[4]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.779} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.279} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.279} {} {} {}
  END_CAP_CLK_PATH

END_PATH 182

PATH 183
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[14][3]} {CK}
  ENDPT {fifomem/mem_reg[14][3]} {SD} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[3]} {} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.221}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.779}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.279}
  END_SLK_CLC
  SLK 99.279

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.779} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.779} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[3]} {v} {} {} {wdata[3]} {} {} {} {0.000} {0.019} {1.500} {100.779} {} {16} {}
    NET {} {} {} {} {} {wdata[3]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.779} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.279} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.279} {} {} {}
  END_CAP_CLK_PATH

END_PATH 183

PATH 184
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[14][2]} {CK}
  ENDPT {fifomem/mem_reg[14][2]} {SD} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[2]} {} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.221}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.779}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.279}
  END_SLK_CLC
  SLK 99.279

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.779} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.779} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[2]} {v} {} {} {wdata[2]} {} {} {} {0.000} {0.019} {1.500} {100.779} {} {16} {}
    NET {} {} {} {} {} {wdata[2]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.779} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.279} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.279} {} {} {}
  END_CAP_CLK_PATH

END_PATH 184

PATH 185
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[14][1]} {CK}
  ENDPT {fifomem/mem_reg[14][1]} {SD} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[1]} {} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.221}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.779}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.279}
  END_SLK_CLC
  SLK 99.279

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.779} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.779} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[1]} {v} {} {} {wdata[1]} {} {} {} {0.000} {0.019} {1.500} {100.779} {} {16} {}
    NET {} {} {} {} {} {wdata[1]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.779} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.279} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.279} {} {} {}
  END_CAP_CLK_PATH

END_PATH 185

PATH 186
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[14][0]} {CK}
  ENDPT {fifomem/mem_reg[14][0]} {SD} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[0]} {} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.221}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.779}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.279}
  END_SLK_CLC
  SLK 99.279

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.779} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.779} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[0]} {v} {} {} {wdata[0]} {} {} {} {0.000} {0.019} {1.500} {100.779} {} {16} {}
    NET {} {} {} {} {} {wdata[0]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.779} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.279} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.279} {} {} {}
  END_CAP_CLK_PATH

END_PATH 186

PATH 187
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[13][7]} {CK}
  ENDPT {fifomem/mem_reg[13][7]} {SD} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[7]} {} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.221}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.779}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.279}
  END_SLK_CLC
  SLK 99.279

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.779} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.779} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[7]} {v} {} {} {wdata[7]} {} {} {} {0.000} {0.019} {1.500} {100.779} {} {16} {}
    NET {} {} {} {} {} {wdata[7]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.779} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.279} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.279} {} {} {}
  END_CAP_CLK_PATH

END_PATH 187

PATH 188
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[13][6]} {CK}
  ENDPT {fifomem/mem_reg[13][6]} {SD} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[6]} {} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.221}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.779}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.279}
  END_SLK_CLC
  SLK 99.279

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.779} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.779} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[6]} {v} {} {} {wdata[6]} {} {} {} {0.000} {0.019} {1.500} {100.779} {} {16} {}
    NET {} {} {} {} {} {wdata[6]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.779} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.279} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.279} {} {} {}
  END_CAP_CLK_PATH

END_PATH 188

PATH 189
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[13][5]} {CK}
  ENDPT {fifomem/mem_reg[13][5]} {SD} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[5]} {} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.221}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.779}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.279}
  END_SLK_CLC
  SLK 99.279

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.779} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.779} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[5]} {v} {} {} {wdata[5]} {} {} {} {0.000} {0.019} {1.500} {100.779} {} {16} {}
    NET {} {} {} {} {} {wdata[5]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.779} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.279} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.279} {} {} {}
  END_CAP_CLK_PATH

END_PATH 189

PATH 190
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[13][4]} {CK}
  ENDPT {fifomem/mem_reg[13][4]} {SD} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[4]} {} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.221}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.779}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.279}
  END_SLK_CLC
  SLK 99.279

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.779} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.779} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[4]} {v} {} {} {wdata[4]} {} {} {} {0.000} {0.019} {1.500} {100.779} {} {16} {}
    NET {} {} {} {} {} {wdata[4]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.779} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.279} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.279} {} {} {}
  END_CAP_CLK_PATH

END_PATH 190

PATH 191
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[13][3]} {CK}
  ENDPT {fifomem/mem_reg[13][3]} {SD} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[3]} {} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.221}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.779}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.279}
  END_SLK_CLC
  SLK 99.279

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.779} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.779} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[3]} {v} {} {} {wdata[3]} {} {} {} {0.000} {0.019} {1.500} {100.779} {} {16} {}
    NET {} {} {} {} {} {wdata[3]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.779} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.279} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.279} {} {} {}
  END_CAP_CLK_PATH

END_PATH 191

PATH 192
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[13][2]} {CK}
  ENDPT {fifomem/mem_reg[13][2]} {SD} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[2]} {} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.221}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.779}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.279}
  END_SLK_CLC
  SLK 99.279

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.779} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.779} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[2]} {v} {} {} {wdata[2]} {} {} {} {0.000} {0.019} {1.500} {100.779} {} {16} {}
    NET {} {} {} {} {} {wdata[2]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.779} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.279} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.279} {} {} {}
  END_CAP_CLK_PATH

END_PATH 192

PATH 193
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[13][1]} {CK}
  ENDPT {fifomem/mem_reg[13][1]} {SD} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[1]} {} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.221}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.779}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.279}
  END_SLK_CLC
  SLK 99.279

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.779} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.779} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[1]} {v} {} {} {wdata[1]} {} {} {} {0.000} {0.019} {1.500} {100.779} {} {16} {}
    NET {} {} {} {} {} {wdata[1]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.779} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.279} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.279} {} {} {}
  END_CAP_CLK_PATH

END_PATH 193

PATH 194
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[11][7]} {CK}
  ENDPT {fifomem/mem_reg[11][7]} {SD} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[7]} {} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.221}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.779}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.279}
  END_SLK_CLC
  SLK 99.279

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.779} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.779} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[7]} {v} {} {} {wdata[7]} {} {} {} {0.000} {0.019} {1.500} {100.779} {} {16} {}
    NET {} {} {} {} {} {wdata[7]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.779} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.279} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.279} {} {} {}
  END_CAP_CLK_PATH

END_PATH 194

PATH 195
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[11][6]} {CK}
  ENDPT {fifomem/mem_reg[11][6]} {SD} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[6]} {} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.221}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.779}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.279}
  END_SLK_CLC
  SLK 99.279

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.779} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.779} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[6]} {v} {} {} {wdata[6]} {} {} {} {0.000} {0.019} {1.500} {100.779} {} {16} {}
    NET {} {} {} {} {} {wdata[6]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.779} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.279} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.279} {} {} {}
  END_CAP_CLK_PATH

END_PATH 195

PATH 196
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[11][5]} {CK}
  ENDPT {fifomem/mem_reg[11][5]} {SD} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[5]} {} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.221}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.779}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.279}
  END_SLK_CLC
  SLK 99.279

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.779} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.779} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[5]} {v} {} {} {wdata[5]} {} {} {} {0.000} {0.019} {1.500} {100.779} {} {16} {}
    NET {} {} {} {} {} {wdata[5]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.779} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.279} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.279} {} {} {}
  END_CAP_CLK_PATH

END_PATH 196

PATH 197
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[11][4]} {CK}
  ENDPT {fifomem/mem_reg[11][4]} {SD} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[4]} {} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.221}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.779}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.279}
  END_SLK_CLC
  SLK 99.279

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.779} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.779} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[4]} {v} {} {} {wdata[4]} {} {} {} {0.000} {0.019} {1.500} {100.779} {} {16} {}
    NET {} {} {} {} {} {wdata[4]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.779} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.279} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.279} {} {} {}
  END_CAP_CLK_PATH

END_PATH 197

PATH 198
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[11][3]} {CK}
  ENDPT {fifomem/mem_reg[11][3]} {SD} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[3]} {} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.221}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.779}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.279}
  END_SLK_CLC
  SLK 99.279

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.779} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.779} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[3]} {v} {} {} {wdata[3]} {} {} {} {0.000} {0.019} {1.500} {100.779} {} {16} {}
    NET {} {} {} {} {} {wdata[3]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.779} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.279} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.279} {} {} {}
  END_CAP_CLK_PATH

END_PATH 198

PATH 199
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[11][2]} {CK}
  ENDPT {fifomem/mem_reg[11][2]} {SD} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[2]} {} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.221}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.779}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.279}
  END_SLK_CLC
  SLK 99.279

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.779} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.779} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[2]} {v} {} {} {wdata[2]} {} {} {} {0.000} {0.019} {1.500} {100.779} {} {16} {}
    NET {} {} {} {} {} {wdata[2]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.779} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.279} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.279} {} {} {}
  END_CAP_CLK_PATH

END_PATH 199

PATH 200
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[11][1]} {CK}
  ENDPT {fifomem/mem_reg[11][1]} {SD} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[1]} {} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.221}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.779}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.279}
  END_SLK_CLC
  SLK 99.279

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.779} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.779} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[1]} {v} {} {} {wdata[1]} {} {} {} {0.000} {0.019} {1.500} {100.779} {} {16} {}
    NET {} {} {} {} {} {wdata[1]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.779} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.279} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.279} {} {} {}
  END_CAP_CLK_PATH

END_PATH 200

PATH 201
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[11][0]} {CK}
  ENDPT {fifomem/mem_reg[11][0]} {SD} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[0]} {} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.221}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.779}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.279}
  END_SLK_CLC
  SLK 99.279

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.779} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.779} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[0]} {v} {} {} {wdata[0]} {} {} {} {0.000} {0.019} {1.500} {100.779} {} {16} {}
    NET {} {} {} {} {} {wdata[0]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.779} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.279} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.279} {} {} {}
  END_CAP_CLK_PATH

END_PATH 201

PATH 202
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[13][0]} {CK}
  ENDPT {fifomem/mem_reg[13][0]} {SD} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[0]} {} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.221}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.779}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.279}
  END_SLK_CLC
  SLK 99.279

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.779} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.779} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[0]} {v} {} {} {wdata[0]} {} {} {} {0.000} {0.019} {1.500} {100.779} {} {16} {}
    NET {} {} {} {} {} {wdata[0]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.779} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.279} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.279} {} {} {}
  END_CAP_CLK_PATH

END_PATH 202

PATH 203
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {wptr_full/wbin_reg[0]} {CK}
  ENDPT {wptr_full/wbin_reg[0]} {D} {DFQRM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {winc} {} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.047}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.953}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.6430000000000007}
    {=} {Slack Time} {99.310}
  END_SLK_CLC
  SLK 99.310

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.810} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.810} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {winc} {v} {} {} {winc} {} {} {} {0.000} {0.006} {1.500} {100.810} {} {5} {}
    NET {} {} {} {} {} {winc} {} {0.000} {0.000} {0.000} {0.006} {1.500} {100.810} {} {} {}
    INST {wptr_full/g154} {B} {v} {Z} {^} {} {ND2B1M2R} {0.028} {0.000} {0.046} {} {1.528} {100.838} {} {3} {}
    NET {} {} {} {} {} {wptr_full/n_7} {} {0.000} {0.000} {0.046} {0.003} {1.528} {100.838} {} {} {}
    INST {wptr_full/g152} {B1} {^} {Z} {^} {} {MOAI22M2RA} {0.116} {0.000} {0.083} {} {1.643} {100.953} {} {2} {}
    NET {} {} {} {} {} {wptr_full/wbinnext[0]} {} {0.000} {0.000} {0.083} {0.003} {1.643} {100.953} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.310} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.310} {} {} {}
  END_CAP_CLK_PATH

END_PATH 203

PATH 204
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[10][4]} {CK}
  ENDPT {fifomem/mem_reg[10][4]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[4]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[4]} {^} {} {} {wdata[4]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[4]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 204

PATH 205
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[10][3]} {CK}
  ENDPT {fifomem/mem_reg[10][3]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[3]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[3]} {^} {} {} {wdata[3]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[3]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 205

PATH 206
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[10][2]} {CK}
  ENDPT {fifomem/mem_reg[10][2]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[2]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[2]} {^} {} {} {wdata[2]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[2]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 206

PATH 207
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[10][1]} {CK}
  ENDPT {fifomem/mem_reg[10][1]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[1]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[1]} {^} {} {} {wdata[1]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[1]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 207

PATH 208
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[2][7]} {CK}
  ENDPT {fifomem/mem_reg[2][7]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[7]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[7]} {^} {} {} {wdata[7]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[7]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 208

PATH 209
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[10][0]} {CK}
  ENDPT {fifomem/mem_reg[10][0]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[0]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[0]} {^} {} {} {wdata[0]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[0]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 209

PATH 210
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[9][7]} {CK}
  ENDPT {fifomem/mem_reg[9][7]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[7]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[7]} {^} {} {} {wdata[7]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[7]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 210

PATH 211
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[9][6]} {CK}
  ENDPT {fifomem/mem_reg[9][6]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[6]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[6]} {^} {} {} {wdata[6]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[6]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 211

PATH 212
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[9][5]} {CK}
  ENDPT {fifomem/mem_reg[9][5]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[5]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[5]} {^} {} {} {wdata[5]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[5]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 212

PATH 213
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[2][6]} {CK}
  ENDPT {fifomem/mem_reg[2][6]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[6]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[6]} {^} {} {} {wdata[6]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[6]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 213

PATH 214
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[2][5]} {CK}
  ENDPT {fifomem/mem_reg[2][5]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[5]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[5]} {^} {} {} {wdata[5]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[5]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 214

PATH 215
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[9][4]} {CK}
  ENDPT {fifomem/mem_reg[9][4]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[4]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[4]} {^} {} {} {wdata[4]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[4]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 215

PATH 216
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[9][3]} {CK}
  ENDPT {fifomem/mem_reg[9][3]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[3]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[3]} {^} {} {} {wdata[3]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[3]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 216

PATH 217
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[2][4]} {CK}
  ENDPT {fifomem/mem_reg[2][4]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[4]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[4]} {^} {} {} {wdata[4]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[4]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 217

PATH 218
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[9][2]} {CK}
  ENDPT {fifomem/mem_reg[9][2]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[2]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[2]} {^} {} {} {wdata[2]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[2]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 218

PATH 219
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[9][1]} {CK}
  ENDPT {fifomem/mem_reg[9][1]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[1]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[1]} {^} {} {} {wdata[1]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[1]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 219

PATH 220
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[2][3]} {CK}
  ENDPT {fifomem/mem_reg[2][3]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[3]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[3]} {^} {} {} {wdata[3]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[3]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 220

PATH 221
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[9][0]} {CK}
  ENDPT {fifomem/mem_reg[9][0]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[0]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[0]} {^} {} {} {wdata[0]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[0]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 221

PATH 222
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[8][7]} {CK}
  ENDPT {fifomem/mem_reg[8][7]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[7]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[7]} {^} {} {} {wdata[7]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[7]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 222

PATH 223
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[8][6]} {CK}
  ENDPT {fifomem/mem_reg[8][6]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[6]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[6]} {^} {} {} {wdata[6]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[6]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 223

PATH 224
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[8][5]} {CK}
  ENDPT {fifomem/mem_reg[8][5]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[5]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[5]} {^} {} {} {wdata[5]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[5]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 224

PATH 225
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[2][2]} {CK}
  ENDPT {fifomem/mem_reg[2][2]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[2]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[2]} {^} {} {} {wdata[2]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[2]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 225

PATH 226
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[2][1]} {CK}
  ENDPT {fifomem/mem_reg[2][1]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[1]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[1]} {^} {} {} {wdata[1]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[1]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 226

PATH 227
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[8][4]} {CK}
  ENDPT {fifomem/mem_reg[8][4]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[4]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[4]} {^} {} {} {wdata[4]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[4]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 227

PATH 228
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[8][3]} {CK}
  ENDPT {fifomem/mem_reg[8][3]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[3]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[3]} {^} {} {} {wdata[3]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[3]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 228

PATH 229
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[2][0]} {CK}
  ENDPT {fifomem/mem_reg[2][0]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[0]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[0]} {^} {} {} {wdata[0]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[0]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 229

PATH 230
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[8][2]} {CK}
  ENDPT {fifomem/mem_reg[8][2]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[2]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[2]} {^} {} {} {wdata[2]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[2]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 230

PATH 231
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[8][1]} {CK}
  ENDPT {fifomem/mem_reg[8][1]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[1]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[1]} {^} {} {} {wdata[1]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[1]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 231

PATH 232
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[1][7]} {CK}
  ENDPT {fifomem/mem_reg[1][7]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[7]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[7]} {^} {} {} {wdata[7]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[7]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 232

PATH 233
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[8][0]} {CK}
  ENDPT {fifomem/mem_reg[8][0]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[0]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[0]} {^} {} {} {wdata[0]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[0]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 233

PATH 234
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[5][3]} {CK}
  ENDPT {fifomem/mem_reg[5][3]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[3]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[3]} {^} {} {} {wdata[3]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[3]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 234

PATH 235
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[1][6]} {CK}
  ENDPT {fifomem/mem_reg[1][6]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[6]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[6]} {^} {} {} {wdata[6]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[6]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 235

PATH 236
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[1][5]} {CK}
  ENDPT {fifomem/mem_reg[1][5]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[5]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[5]} {^} {} {} {wdata[5]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[5]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 236

PATH 237
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[1][4]} {CK}
  ENDPT {fifomem/mem_reg[1][4]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[4]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[4]} {^} {} {} {wdata[4]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[4]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 237

PATH 238
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[6][7]} {CK}
  ENDPT {fifomem/mem_reg[6][7]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[7]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[7]} {^} {} {} {wdata[7]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[7]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 238

PATH 239
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[6][6]} {CK}
  ENDPT {fifomem/mem_reg[6][6]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[6]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[6]} {^} {} {} {wdata[6]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[6]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 239

PATH 240
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[1][3]} {CK}
  ENDPT {fifomem/mem_reg[1][3]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[3]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[3]} {^} {} {} {wdata[3]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[3]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 240

PATH 241
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[1][2]} {CK}
  ENDPT {fifomem/mem_reg[1][2]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[2]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[2]} {^} {} {} {wdata[2]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[2]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 241

PATH 242
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[1][1]} {CK}
  ENDPT {fifomem/mem_reg[1][1]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[1]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[1]} {^} {} {} {wdata[1]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[1]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 242

PATH 243
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[6][5]} {CK}
  ENDPT {fifomem/mem_reg[6][5]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[5]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[5]} {^} {} {} {wdata[5]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[5]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 243

PATH 244
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[6][4]} {CK}
  ENDPT {fifomem/mem_reg[6][4]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[4]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[4]} {^} {} {} {wdata[4]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[4]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 244

PATH 245
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[6][3]} {CK}
  ENDPT {fifomem/mem_reg[6][3]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[3]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[3]} {^} {} {} {wdata[3]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[3]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 245

PATH 246
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[6][2]} {CK}
  ENDPT {fifomem/mem_reg[6][2]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[2]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[2]} {^} {} {} {wdata[2]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[2]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 246

PATH 247
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[1][0]} {CK}
  ENDPT {fifomem/mem_reg[1][0]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[0]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[0]} {^} {} {} {wdata[0]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[0]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 247

PATH 248
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[6][1]} {CK}
  ENDPT {fifomem/mem_reg[6][1]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[1]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[1]} {^} {} {} {wdata[1]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[1]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 248

PATH 249
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[6][0]} {CK}
  ENDPT {fifomem/mem_reg[6][0]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[0]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[0]} {^} {} {} {wdata[0]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[0]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 249

PATH 250
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[5][7]} {CK}
  ENDPT {fifomem/mem_reg[5][7]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[7]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[7]} {^} {} {} {wdata[7]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[7]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 250

PATH 251
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[5][6]} {CK}
  ENDPT {fifomem/mem_reg[5][6]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[6]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[6]} {^} {} {} {wdata[6]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[6]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 251

PATH 252
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[0][7]} {CK}
  ENDPT {fifomem/mem_reg[0][7]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[7]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[7]} {^} {} {} {wdata[7]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[7]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 252

PATH 253
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[0][6]} {CK}
  ENDPT {fifomem/mem_reg[0][6]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[6]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[6]} {^} {} {} {wdata[6]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[6]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 253

PATH 254
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[5][5]} {CK}
  ENDPT {fifomem/mem_reg[5][5]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[5]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[5]} {^} {} {} {wdata[5]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[5]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 254

PATH 255
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[5][4]} {CK}
  ENDPT {fifomem/mem_reg[5][4]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[4]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[4]} {^} {} {} {wdata[4]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[4]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 255

PATH 256
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[0][5]} {CK}
  ENDPT {fifomem/mem_reg[0][5]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[5]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[5]} {^} {} {} {wdata[5]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[5]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 256

PATH 257
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[5][2]} {CK}
  ENDPT {fifomem/mem_reg[5][2]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[2]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[2]} {^} {} {} {wdata[2]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[2]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 257

PATH 258
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[0][4]} {CK}
  ENDPT {fifomem/mem_reg[0][4]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[4]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[4]} {^} {} {} {wdata[4]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[4]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 258

PATH 259
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[5][1]} {CK}
  ENDPT {fifomem/mem_reg[5][1]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[1]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[1]} {^} {} {} {wdata[1]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[1]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 259

PATH 260
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[5][0]} {CK}
  ENDPT {fifomem/mem_reg[5][0]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[0]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[0]} {^} {} {} {wdata[0]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[0]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 260

PATH 261
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[4][7]} {CK}
  ENDPT {fifomem/mem_reg[4][7]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[7]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[7]} {^} {} {} {wdata[7]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[7]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 261

PATH 262
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[0][3]} {CK}
  ENDPT {fifomem/mem_reg[0][3]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[3]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[3]} {^} {} {} {wdata[3]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[3]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 262

PATH 263
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[0][2]} {CK}
  ENDPT {fifomem/mem_reg[0][2]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[2]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[2]} {^} {} {} {wdata[2]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[2]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 263

PATH 264
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[4][6]} {CK}
  ENDPT {fifomem/mem_reg[4][6]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[6]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[6]} {^} {} {} {wdata[6]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[6]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 264

PATH 265
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[4][5]} {CK}
  ENDPT {fifomem/mem_reg[4][5]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[5]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[5]} {^} {} {} {wdata[5]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[5]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 265

PATH 266
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[4][4]} {CK}
  ENDPT {fifomem/mem_reg[4][4]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[4]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[4]} {^} {} {} {wdata[4]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[4]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 266

PATH 267
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[4][3]} {CK}
  ENDPT {fifomem/mem_reg[4][3]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[3]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[3]} {^} {} {} {wdata[3]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[3]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 267

PATH 268
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[0][0]} {CK}
  ENDPT {fifomem/mem_reg[0][0]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[0]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[0]} {^} {} {} {wdata[0]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[0]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 268

PATH 269
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[4][2]} {CK}
  ENDPT {fifomem/mem_reg[4][2]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[2]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[2]} {^} {} {} {wdata[2]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[2]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 269

PATH 270
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[12][7]} {CK}
  ENDPT {fifomem/mem_reg[12][7]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[7]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[7]} {^} {} {} {wdata[7]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[7]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 270

PATH 271
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[12][6]} {CK}
  ENDPT {fifomem/mem_reg[12][6]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[6]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[6]} {^} {} {} {wdata[6]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[6]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 271

PATH 272
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[12][5]} {CK}
  ENDPT {fifomem/mem_reg[12][5]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[5]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[5]} {^} {} {} {wdata[5]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[5]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 272

PATH 273
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[12][4]} {CK}
  ENDPT {fifomem/mem_reg[12][4]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[4]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[4]} {^} {} {} {wdata[4]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[4]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 273

PATH 274
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[4][1]} {CK}
  ENDPT {fifomem/mem_reg[4][1]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[1]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[1]} {^} {} {} {wdata[1]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[1]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 274

PATH 275
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[4][0]} {CK}
  ENDPT {fifomem/mem_reg[4][0]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[0]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[0]} {^} {} {} {wdata[0]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[0]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 275

PATH 276
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[12][3]} {CK}
  ENDPT {fifomem/mem_reg[12][3]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[3]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[3]} {^} {} {} {wdata[3]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[3]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 276

PATH 277
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[12][2]} {CK}
  ENDPT {fifomem/mem_reg[12][2]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[2]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[2]} {^} {} {} {wdata[2]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[2]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 277

PATH 278
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[3][7]} {CK}
  ENDPT {fifomem/mem_reg[3][7]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[7]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[7]} {^} {} {} {wdata[7]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[7]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 278

PATH 279
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[12][1]} {CK}
  ENDPT {fifomem/mem_reg[12][1]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[1]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[1]} {^} {} {} {wdata[1]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[1]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 279

PATH 280
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[12][0]} {CK}
  ENDPT {fifomem/mem_reg[12][0]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[0]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[0]} {^} {} {} {wdata[0]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[0]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 280

PATH 281
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[3][6]} {CK}
  ENDPT {fifomem/mem_reg[3][6]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[6]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[6]} {^} {} {} {wdata[6]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[6]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 281

PATH 282
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[3][5]} {CK}
  ENDPT {fifomem/mem_reg[3][5]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[5]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[5]} {^} {} {} {wdata[5]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[5]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 282

PATH 283
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[3][4]} {CK}
  ENDPT {fifomem/mem_reg[3][4]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[4]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[4]} {^} {} {} {wdata[4]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[4]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 283

PATH 284
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[3][3]} {CK}
  ENDPT {fifomem/mem_reg[3][3]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[3]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[3]} {^} {} {} {wdata[3]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[3]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 284

PATH 285
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[10][7]} {CK}
  ENDPT {fifomem/mem_reg[10][7]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[7]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[7]} {^} {} {} {wdata[7]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[7]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 285

PATH 286
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[10][6]} {CK}
  ENDPT {fifomem/mem_reg[10][6]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[6]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[6]} {^} {} {} {wdata[6]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[6]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 286

PATH 287
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[10][5]} {CK}
  ENDPT {fifomem/mem_reg[10][5]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[5]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[5]} {^} {} {} {wdata[5]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[5]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 287

PATH 288
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[3][2]} {CK}
  ENDPT {fifomem/mem_reg[3][2]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[2]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[2]} {^} {} {} {wdata[2]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[2]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 288

PATH 289
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[3][1]} {CK}
  ENDPT {fifomem/mem_reg[3][1]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[1]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[1]} {^} {} {} {wdata[1]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[1]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 289

PATH 290
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[3][0]} {CK}
  ENDPT {fifomem/mem_reg[3][0]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[0]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[0]} {^} {} {} {wdata[0]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[0]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 290

PATH 291
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[0][1]} {CK}
  ENDPT {fifomem/mem_reg[0][1]} {D} {SDFQM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {} {wdata[1]} {} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.936}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5}
    {=} {Slack Time} {99.436}
  END_SLK_CLC
  SLK 99.436

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.500}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.500} {100.936} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.500} {100.936} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wdata[1]} {^} {} {} {wdata[1]} {} {} {} {0.000} {0.019} {1.500} {100.936} {} {16} {}
    NET {} {} {} {} {} {wdata[1]} {} {0.000} {0.000} {0.000} {0.019} {1.500} {100.936} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.436} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.436} {} {} {}
  END_CAP_CLK_PATH

END_PATH 291

PATH 292
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[10][4]} {CK}
  ENDPT {fifomem/mem_reg[10][4]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[10][4]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1539999999999964}
    {=} {Slack Time} {99.685}
  END_SLK_CLC
  SLK 99.685

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.685} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[10][4]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.025} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[10][4]} {} {0.000} {0.000} {0.025} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.685} {} {} {}
  END_CAP_CLK_PATH

END_PATH 292

PATH 293
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[10][3]} {CK}
  ENDPT {fifomem/mem_reg[10][3]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[10][3]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1539999999999964}
    {=} {Slack Time} {99.685}
  END_SLK_CLC
  SLK 99.685

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.685} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[10][3]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.025} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[10][3]} {} {0.000} {0.000} {0.025} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.685} {} {} {}
  END_CAP_CLK_PATH

END_PATH 293

PATH 294
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[10][1]} {CK}
  ENDPT {fifomem/mem_reg[10][1]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[10][1]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1539999999999964}
    {=} {Slack Time} {99.685}
  END_SLK_CLC
  SLK 99.685

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.685} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[10][1]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.025} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[10][1]} {} {0.000} {0.000} {0.025} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.685} {} {} {}
  END_CAP_CLK_PATH

END_PATH 294

PATH 295
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[2][7]} {CK}
  ENDPT {fifomem/mem_reg[2][7]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[2][7]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1539999999999964}
    {=} {Slack Time} {99.685}
  END_SLK_CLC
  SLK 99.685

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.685} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[2][7]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.025} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[2][7]} {} {0.000} {0.000} {0.025} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.685} {} {} {}
  END_CAP_CLK_PATH

END_PATH 295

PATH 296
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[10][0]} {CK}
  ENDPT {fifomem/mem_reg[10][0]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[10][0]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1539999999999964}
    {=} {Slack Time} {99.685}
  END_SLK_CLC
  SLK 99.685

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.685} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[10][0]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.025} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[10][0]} {} {0.000} {0.000} {0.025} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.685} {} {} {}
  END_CAP_CLK_PATH

END_PATH 296

PATH 297
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[9][7]} {CK}
  ENDPT {fifomem/mem_reg[9][7]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[9][7]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1539999999999964}
    {=} {Slack Time} {99.685}
  END_SLK_CLC
  SLK 99.685

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.685} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[9][7]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.025} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[9][7]} {} {0.000} {0.000} {0.025} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.685} {} {} {}
  END_CAP_CLK_PATH

END_PATH 297

PATH 298
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[2][5]} {CK}
  ENDPT {fifomem/mem_reg[2][5]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[2][5]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1539999999999964}
    {=} {Slack Time} {99.685}
  END_SLK_CLC
  SLK 99.685

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.685} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[2][5]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.025} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[2][5]} {} {0.000} {0.000} {0.025} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.685} {} {} {}
  END_CAP_CLK_PATH

END_PATH 298

PATH 299
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[9][4]} {CK}
  ENDPT {fifomem/mem_reg[9][4]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[9][4]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1539999999999964}
    {=} {Slack Time} {99.685}
  END_SLK_CLC
  SLK 99.685

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.685} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[9][4]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.025} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[9][4]} {} {0.000} {0.000} {0.025} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.685} {} {} {}
  END_CAP_CLK_PATH

END_PATH 299

PATH 300
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[2][4]} {CK}
  ENDPT {fifomem/mem_reg[2][4]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[2][4]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1539999999999964}
    {=} {Slack Time} {99.685}
  END_SLK_CLC
  SLK 99.685

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.685} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[2][4]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.025} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[2][4]} {} {0.000} {0.000} {0.025} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.685} {} {} {}
  END_CAP_CLK_PATH

END_PATH 300

PATH 301
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[9][2]} {CK}
  ENDPT {fifomem/mem_reg[9][2]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[9][2]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1539999999999964}
    {=} {Slack Time} {99.685}
  END_SLK_CLC
  SLK 99.685

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.685} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[9][2]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.025} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[9][2]} {} {0.000} {0.000} {0.025} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.685} {} {} {}
  END_CAP_CLK_PATH

END_PATH 301

PATH 302
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[2][3]} {CK}
  ENDPT {fifomem/mem_reg[2][3]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[2][3]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1539999999999964}
    {=} {Slack Time} {99.685}
  END_SLK_CLC
  SLK 99.685

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.685} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[2][3]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.025} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[2][3]} {} {0.000} {0.000} {0.025} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.685} {} {} {}
  END_CAP_CLK_PATH

END_PATH 302

PATH 303
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[8][7]} {CK}
  ENDPT {fifomem/mem_reg[8][7]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[8][7]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1539999999999964}
    {=} {Slack Time} {99.685}
  END_SLK_CLC
  SLK 99.685

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.685} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[8][7]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.025} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[8][7]} {} {0.000} {0.000} {0.025} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.685} {} {} {}
  END_CAP_CLK_PATH

END_PATH 303

PATH 304
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[8][6]} {CK}
  ENDPT {fifomem/mem_reg[8][6]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[8][6]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1539999999999964}
    {=} {Slack Time} {99.685}
  END_SLK_CLC
  SLK 99.685

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.685} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[8][6]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.025} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[8][6]} {} {0.000} {0.000} {0.025} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.685} {} {} {}
  END_CAP_CLK_PATH

END_PATH 304

PATH 305
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[8][5]} {CK}
  ENDPT {fifomem/mem_reg[8][5]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[8][5]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1539999999999964}
    {=} {Slack Time} {99.685}
  END_SLK_CLC
  SLK 99.685

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.685} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[8][5]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.025} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[8][5]} {} {0.000} {0.000} {0.025} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.685} {} {} {}
  END_CAP_CLK_PATH

END_PATH 305

PATH 306
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[2][2]} {CK}
  ENDPT {fifomem/mem_reg[2][2]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[2][2]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1539999999999964}
    {=} {Slack Time} {99.685}
  END_SLK_CLC
  SLK 99.685

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.685} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[2][2]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.025} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[2][2]} {} {0.000} {0.000} {0.025} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.685} {} {} {}
  END_CAP_CLK_PATH

END_PATH 306

PATH 307
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[2][1]} {CK}
  ENDPT {fifomem/mem_reg[2][1]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[2][1]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1539999999999964}
    {=} {Slack Time} {99.685}
  END_SLK_CLC
  SLK 99.685

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.685} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[2][1]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.025} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[2][1]} {} {0.000} {0.000} {0.025} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.685} {} {} {}
  END_CAP_CLK_PATH

END_PATH 307

PATH 308
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[8][3]} {CK}
  ENDPT {fifomem/mem_reg[8][3]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[8][3]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1539999999999964}
    {=} {Slack Time} {99.685}
  END_SLK_CLC
  SLK 99.685

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.685} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[8][3]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.025} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[8][3]} {} {0.000} {0.000} {0.025} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.685} {} {} {}
  END_CAP_CLK_PATH

END_PATH 308

PATH 309
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[2][0]} {CK}
  ENDPT {fifomem/mem_reg[2][0]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[2][0]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1539999999999964}
    {=} {Slack Time} {99.685}
  END_SLK_CLC
  SLK 99.685

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.685} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[2][0]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.025} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[2][0]} {} {0.000} {0.000} {0.025} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.685} {} {} {}
  END_CAP_CLK_PATH

END_PATH 309

PATH 310
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[8][2]} {CK}
  ENDPT {fifomem/mem_reg[8][2]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[8][2]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1539999999999964}
    {=} {Slack Time} {99.685}
  END_SLK_CLC
  SLK 99.685

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.685} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[8][2]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.025} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[8][2]} {} {0.000} {0.000} {0.025} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.685} {} {} {}
  END_CAP_CLK_PATH

END_PATH 310

PATH 311
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[8][1]} {CK}
  ENDPT {fifomem/mem_reg[8][1]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[8][1]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1539999999999964}
    {=} {Slack Time} {99.685}
  END_SLK_CLC
  SLK 99.685

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.685} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[8][1]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.025} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[8][1]} {} {0.000} {0.000} {0.025} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.685} {} {} {}
  END_CAP_CLK_PATH

END_PATH 311

PATH 312
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[8][0]} {CK}
  ENDPT {fifomem/mem_reg[8][0]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[8][0]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1539999999999964}
    {=} {Slack Time} {99.685}
  END_SLK_CLC
  SLK 99.685

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.685} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[8][0]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.025} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[8][0]} {} {0.000} {0.000} {0.025} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.685} {} {} {}
  END_CAP_CLK_PATH

END_PATH 312

PATH 313
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[1][6]} {CK}
  ENDPT {fifomem/mem_reg[1][6]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[1][6]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1539999999999964}
    {=} {Slack Time} {99.685}
  END_SLK_CLC
  SLK 99.685

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.685} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[1][6]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.025} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[1][6]} {} {0.000} {0.000} {0.025} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.685} {} {} {}
  END_CAP_CLK_PATH

END_PATH 313

PATH 314
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[1][5]} {CK}
  ENDPT {fifomem/mem_reg[1][5]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[1][5]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1539999999999964}
    {=} {Slack Time} {99.685}
  END_SLK_CLC
  SLK 99.685

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.685} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[1][5]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.025} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[1][5]} {} {0.000} {0.000} {0.025} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.685} {} {} {}
  END_CAP_CLK_PATH

END_PATH 314

PATH 315
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[6][7]} {CK}
  ENDPT {fifomem/mem_reg[6][7]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[6][7]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1539999999999964}
    {=} {Slack Time} {99.685}
  END_SLK_CLC
  SLK 99.685

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.685} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[6][7]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.025} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[6][7]} {} {0.000} {0.000} {0.025} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.685} {} {} {}
  END_CAP_CLK_PATH

END_PATH 315

PATH 316
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[6][6]} {CK}
  ENDPT {fifomem/mem_reg[6][6]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[6][6]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1539999999999964}
    {=} {Slack Time} {99.685}
  END_SLK_CLC
  SLK 99.685

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.685} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[6][6]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.025} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[6][6]} {} {0.000} {0.000} {0.025} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.685} {} {} {}
  END_CAP_CLK_PATH

END_PATH 316

PATH 317
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[1][1]} {CK}
  ENDPT {fifomem/mem_reg[1][1]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[1][1]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1539999999999964}
    {=} {Slack Time} {99.685}
  END_SLK_CLC
  SLK 99.685

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.685} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[1][1]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.025} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[1][1]} {} {0.000} {0.000} {0.025} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.685} {} {} {}
  END_CAP_CLK_PATH

END_PATH 317

PATH 318
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[6][4]} {CK}
  ENDPT {fifomem/mem_reg[6][4]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[6][4]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1539999999999964}
    {=} {Slack Time} {99.685}
  END_SLK_CLC
  SLK 99.685

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.685} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[6][4]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.025} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[6][4]} {} {0.000} {0.000} {0.025} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.685} {} {} {}
  END_CAP_CLK_PATH

END_PATH 318

PATH 319
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[6][3]} {CK}
  ENDPT {fifomem/mem_reg[6][3]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[6][3]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1539999999999964}
    {=} {Slack Time} {99.685}
  END_SLK_CLC
  SLK 99.685

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.685} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[6][3]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.025} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[6][3]} {} {0.000} {0.000} {0.025} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.685} {} {} {}
  END_CAP_CLK_PATH

END_PATH 319

PATH 320
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[6][2]} {CK}
  ENDPT {fifomem/mem_reg[6][2]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[6][2]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1539999999999964}
    {=} {Slack Time} {99.685}
  END_SLK_CLC
  SLK 99.685

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.685} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[6][2]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.025} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[6][2]} {} {0.000} {0.000} {0.025} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.685} {} {} {}
  END_CAP_CLK_PATH

END_PATH 320

PATH 321
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[6][0]} {CK}
  ENDPT {fifomem/mem_reg[6][0]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[6][0]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1539999999999964}
    {=} {Slack Time} {99.685}
  END_SLK_CLC
  SLK 99.685

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.685} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[6][0]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.025} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[6][0]} {} {0.000} {0.000} {0.025} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.685} {} {} {}
  END_CAP_CLK_PATH

END_PATH 321

PATH 322
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[0][7]} {CK}
  ENDPT {fifomem/mem_reg[0][7]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[0][7]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1539999999999964}
    {=} {Slack Time} {99.685}
  END_SLK_CLC
  SLK 99.685

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.685} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[0][7]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.025} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[0][7]} {} {0.000} {0.000} {0.025} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.685} {} {} {}
  END_CAP_CLK_PATH

END_PATH 322

PATH 323
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[0][6]} {CK}
  ENDPT {fifomem/mem_reg[0][6]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[0][6]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1539999999999964}
    {=} {Slack Time} {99.685}
  END_SLK_CLC
  SLK 99.685

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.685} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[0][6]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.025} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[0][6]} {} {0.000} {0.000} {0.025} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.685} {} {} {}
  END_CAP_CLK_PATH

END_PATH 323

PATH 324
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[5][5]} {CK}
  ENDPT {fifomem/mem_reg[5][5]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[5][5]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1539999999999964}
    {=} {Slack Time} {99.685}
  END_SLK_CLC
  SLK 99.685

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.685} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[5][5]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.025} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[5][5]} {} {0.000} {0.000} {0.025} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.685} {} {} {}
  END_CAP_CLK_PATH

END_PATH 324

PATH 325
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[0][4]} {CK}
  ENDPT {fifomem/mem_reg[0][4]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[0][4]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1539999999999964}
    {=} {Slack Time} {99.685}
  END_SLK_CLC
  SLK 99.685

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.685} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[0][4]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.025} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[0][4]} {} {0.000} {0.000} {0.025} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.685} {} {} {}
  END_CAP_CLK_PATH

END_PATH 325

PATH 326
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[5][1]} {CK}
  ENDPT {fifomem/mem_reg[5][1]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[5][1]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1539999999999964}
    {=} {Slack Time} {99.685}
  END_SLK_CLC
  SLK 99.685

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.685} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[5][1]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.025} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[5][1]} {} {0.000} {0.000} {0.025} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.685} {} {} {}
  END_CAP_CLK_PATH

END_PATH 326

PATH 327
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[4][7]} {CK}
  ENDPT {fifomem/mem_reg[4][7]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[4][7]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1539999999999964}
    {=} {Slack Time} {99.685}
  END_SLK_CLC
  SLK 99.685

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.685} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[4][7]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.025} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[4][7]} {} {0.000} {0.000} {0.025} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.685} {} {} {}
  END_CAP_CLK_PATH

END_PATH 327

PATH 328
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[0][2]} {CK}
  ENDPT {fifomem/mem_reg[0][2]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[0][2]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1539999999999964}
    {=} {Slack Time} {99.685}
  END_SLK_CLC
  SLK 99.685

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.685} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[0][2]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.025} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[0][2]} {} {0.000} {0.000} {0.025} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.685} {} {} {}
  END_CAP_CLK_PATH

END_PATH 328

PATH 329
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[4][6]} {CK}
  ENDPT {fifomem/mem_reg[4][6]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[4][6]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1539999999999964}
    {=} {Slack Time} {99.685}
  END_SLK_CLC
  SLK 99.685

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.685} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[4][6]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.025} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[4][6]} {} {0.000} {0.000} {0.025} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.685} {} {} {}
  END_CAP_CLK_PATH

END_PATH 329

PATH 330
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[4][5]} {CK}
  ENDPT {fifomem/mem_reg[4][5]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[4][5]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1539999999999964}
    {=} {Slack Time} {99.685}
  END_SLK_CLC
  SLK 99.685

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.685} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[4][5]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.025} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[4][5]} {} {0.000} {0.000} {0.025} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.685} {} {} {}
  END_CAP_CLK_PATH

END_PATH 330

PATH 331
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[4][4]} {CK}
  ENDPT {fifomem/mem_reg[4][4]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[4][4]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1539999999999964}
    {=} {Slack Time} {99.685}
  END_SLK_CLC
  SLK 99.685

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.685} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[4][4]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.025} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[4][4]} {} {0.000} {0.000} {0.025} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.685} {} {} {}
  END_CAP_CLK_PATH

END_PATH 331

PATH 332
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[4][3]} {CK}
  ENDPT {fifomem/mem_reg[4][3]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[4][3]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1539999999999964}
    {=} {Slack Time} {99.685}
  END_SLK_CLC
  SLK 99.685

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.685} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[4][3]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.025} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[4][3]} {} {0.000} {0.000} {0.025} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.685} {} {} {}
  END_CAP_CLK_PATH

END_PATH 332

PATH 333
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[0][0]} {CK}
  ENDPT {fifomem/mem_reg[0][0]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[0][0]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1539999999999964}
    {=} {Slack Time} {99.685}
  END_SLK_CLC
  SLK 99.685

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.685} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[0][0]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.025} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[0][0]} {} {0.000} {0.000} {0.025} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.685} {} {} {}
  END_CAP_CLK_PATH

END_PATH 333

PATH 334
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[4][2]} {CK}
  ENDPT {fifomem/mem_reg[4][2]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[4][2]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1539999999999964}
    {=} {Slack Time} {99.685}
  END_SLK_CLC
  SLK 99.685

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.685} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[4][2]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.025} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[4][2]} {} {0.000} {0.000} {0.025} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.685} {} {} {}
  END_CAP_CLK_PATH

END_PATH 334

PATH 335
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[12][7]} {CK}
  ENDPT {fifomem/mem_reg[12][7]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[12][7]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1539999999999964}
    {=} {Slack Time} {99.685}
  END_SLK_CLC
  SLK 99.685

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.685} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[12][7]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.025} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[12][7]} {} {0.000} {0.000} {0.025} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.685} {} {} {}
  END_CAP_CLK_PATH

END_PATH 335

PATH 336
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[12][6]} {CK}
  ENDPT {fifomem/mem_reg[12][6]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[12][6]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1539999999999964}
    {=} {Slack Time} {99.685}
  END_SLK_CLC
  SLK 99.685

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.685} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[12][6]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.025} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[12][6]} {} {0.000} {0.000} {0.025} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.685} {} {} {}
  END_CAP_CLK_PATH

END_PATH 336

PATH 337
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[12][5]} {CK}
  ENDPT {fifomem/mem_reg[12][5]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[12][5]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1539999999999964}
    {=} {Slack Time} {99.685}
  END_SLK_CLC
  SLK 99.685

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.685} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[12][5]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.025} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[12][5]} {} {0.000} {0.000} {0.025} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.685} {} {} {}
  END_CAP_CLK_PATH

END_PATH 337

PATH 338
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[12][4]} {CK}
  ENDPT {fifomem/mem_reg[12][4]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[12][4]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1539999999999964}
    {=} {Slack Time} {99.685}
  END_SLK_CLC
  SLK 99.685

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.685} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[12][4]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.025} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[12][4]} {} {0.000} {0.000} {0.025} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.685} {} {} {}
  END_CAP_CLK_PATH

END_PATH 338

PATH 339
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[4][1]} {CK}
  ENDPT {fifomem/mem_reg[4][1]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[4][1]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1539999999999964}
    {=} {Slack Time} {99.685}
  END_SLK_CLC
  SLK 99.685

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.685} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[4][1]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.025} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[4][1]} {} {0.000} {0.000} {0.025} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.685} {} {} {}
  END_CAP_CLK_PATH

END_PATH 339

PATH 340
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[4][0]} {CK}
  ENDPT {fifomem/mem_reg[4][0]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[4][0]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1539999999999964}
    {=} {Slack Time} {99.685}
  END_SLK_CLC
  SLK 99.685

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.685} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[4][0]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.025} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[4][0]} {} {0.000} {0.000} {0.025} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.685} {} {} {}
  END_CAP_CLK_PATH

END_PATH 340

PATH 341
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[12][3]} {CK}
  ENDPT {fifomem/mem_reg[12][3]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[12][3]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1539999999999964}
    {=} {Slack Time} {99.685}
  END_SLK_CLC
  SLK 99.685

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.685} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[12][3]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.025} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[12][3]} {} {0.000} {0.000} {0.025} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.685} {} {} {}
  END_CAP_CLK_PATH

END_PATH 341

PATH 342
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[12][1]} {CK}
  ENDPT {fifomem/mem_reg[12][1]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[12][1]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1539999999999964}
    {=} {Slack Time} {99.685}
  END_SLK_CLC
  SLK 99.685

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.685} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[12][1]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.025} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[12][1]} {} {0.000} {0.000} {0.025} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.685} {} {} {}
  END_CAP_CLK_PATH

END_PATH 342

PATH 343
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[12][0]} {CK}
  ENDPT {fifomem/mem_reg[12][0]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[12][0]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1539999999999964}
    {=} {Slack Time} {99.685}
  END_SLK_CLC
  SLK 99.685

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.685} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[12][0]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.025} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[12][0]} {} {0.000} {0.000} {0.025} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.685} {} {} {}
  END_CAP_CLK_PATH

END_PATH 343

PATH 344
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[10][6]} {CK}
  ENDPT {fifomem/mem_reg[10][6]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[10][6]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1539999999999964}
    {=} {Slack Time} {99.685}
  END_SLK_CLC
  SLK 99.685

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.685} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[10][6]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.025} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[10][6]} {} {0.000} {0.000} {0.025} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.685} {} {} {}
  END_CAP_CLK_PATH

END_PATH 344

PATH 345
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[10][5]} {CK}
  ENDPT {fifomem/mem_reg[10][5]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[10][5]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1539999999999964}
    {=} {Slack Time} {99.685}
  END_SLK_CLC
  SLK 99.685

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.685} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[10][5]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.025} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[10][5]} {} {0.000} {0.000} {0.025} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.685} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.685} {} {} {}
  END_CAP_CLK_PATH

END_PATH 345

PATH 346
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[10][2]} {CK}
  ENDPT {fifomem/mem_reg[10][2]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[10][2]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1529999999999916}
    {=} {Slack Time} {99.686}
  END_SLK_CLC
  SLK 99.686

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.686} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[10][2]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.024} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[10][2]} {} {0.000} {0.000} {0.024} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.686} {} {} {}
  END_CAP_CLK_PATH

END_PATH 346

PATH 347
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[9][6]} {CK}
  ENDPT {fifomem/mem_reg[9][6]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[9][6]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1529999999999916}
    {=} {Slack Time} {99.686}
  END_SLK_CLC
  SLK 99.686

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.686} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[9][6]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.024} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[9][6]} {} {0.000} {0.000} {0.024} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.686} {} {} {}
  END_CAP_CLK_PATH

END_PATH 347

PATH 348
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[9][5]} {CK}
  ENDPT {fifomem/mem_reg[9][5]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[9][5]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1529999999999916}
    {=} {Slack Time} {99.686}
  END_SLK_CLC
  SLK 99.686

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.686} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[9][5]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.024} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[9][5]} {} {0.000} {0.000} {0.024} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.686} {} {} {}
  END_CAP_CLK_PATH

END_PATH 348

PATH 349
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[2][6]} {CK}
  ENDPT {fifomem/mem_reg[2][6]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[2][6]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1529999999999916}
    {=} {Slack Time} {99.686}
  END_SLK_CLC
  SLK 99.686

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.686} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[2][6]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.024} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[2][6]} {} {0.000} {0.000} {0.024} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.686} {} {} {}
  END_CAP_CLK_PATH

END_PATH 349

PATH 350
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[9][3]} {CK}
  ENDPT {fifomem/mem_reg[9][3]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[9][3]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1529999999999916}
    {=} {Slack Time} {99.686}
  END_SLK_CLC
  SLK 99.686

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.686} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[9][3]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.024} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[9][3]} {} {0.000} {0.000} {0.024} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.686} {} {} {}
  END_CAP_CLK_PATH

END_PATH 350

PATH 351
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[9][1]} {CK}
  ENDPT {fifomem/mem_reg[9][1]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[9][1]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1529999999999916}
    {=} {Slack Time} {99.686}
  END_SLK_CLC
  SLK 99.686

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.686} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[9][1]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.024} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[9][1]} {} {0.000} {0.000} {0.024} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.686} {} {} {}
  END_CAP_CLK_PATH

END_PATH 351

PATH 352
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[9][0]} {CK}
  ENDPT {fifomem/mem_reg[9][0]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[9][0]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1529999999999916}
    {=} {Slack Time} {99.686}
  END_SLK_CLC
  SLK 99.686

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.686} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[9][0]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.024} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[9][0]} {} {0.000} {0.000} {0.024} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.686} {} {} {}
  END_CAP_CLK_PATH

END_PATH 352

PATH 353
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[8][4]} {CK}
  ENDPT {fifomem/mem_reg[8][4]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[8][4]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1529999999999916}
    {=} {Slack Time} {99.686}
  END_SLK_CLC
  SLK 99.686

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.686} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[8][4]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.024} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[8][4]} {} {0.000} {0.000} {0.024} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.686} {} {} {}
  END_CAP_CLK_PATH

END_PATH 353

PATH 354
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[1][7]} {CK}
  ENDPT {fifomem/mem_reg[1][7]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[1][7]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1529999999999916}
    {=} {Slack Time} {99.686}
  END_SLK_CLC
  SLK 99.686

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.686} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[1][7]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.024} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[1][7]} {} {0.000} {0.000} {0.024} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.686} {} {} {}
  END_CAP_CLK_PATH

END_PATH 354

PATH 355
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[5][3]} {CK}
  ENDPT {fifomem/mem_reg[5][3]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[5][3]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1529999999999916}
    {=} {Slack Time} {99.686}
  END_SLK_CLC
  SLK 99.686

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.686} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[5][3]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.024} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[5][3]} {} {0.000} {0.000} {0.024} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.686} {} {} {}
  END_CAP_CLK_PATH

END_PATH 355

PATH 356
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[1][4]} {CK}
  ENDPT {fifomem/mem_reg[1][4]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[1][4]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1529999999999916}
    {=} {Slack Time} {99.686}
  END_SLK_CLC
  SLK 99.686

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.686} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[1][4]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.024} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[1][4]} {} {0.000} {0.000} {0.024} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.686} {} {} {}
  END_CAP_CLK_PATH

END_PATH 356

PATH 357
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[1][3]} {CK}
  ENDPT {fifomem/mem_reg[1][3]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[1][3]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1529999999999916}
    {=} {Slack Time} {99.686}
  END_SLK_CLC
  SLK 99.686

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.686} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[1][3]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.024} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[1][3]} {} {0.000} {0.000} {0.024} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.686} {} {} {}
  END_CAP_CLK_PATH

END_PATH 357

PATH 358
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[1][2]} {CK}
  ENDPT {fifomem/mem_reg[1][2]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[1][2]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1529999999999916}
    {=} {Slack Time} {99.686}
  END_SLK_CLC
  SLK 99.686

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.686} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[1][2]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.024} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[1][2]} {} {0.000} {0.000} {0.024} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.686} {} {} {}
  END_CAP_CLK_PATH

END_PATH 358

PATH 359
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[6][5]} {CK}
  ENDPT {fifomem/mem_reg[6][5]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[6][5]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1529999999999916}
    {=} {Slack Time} {99.686}
  END_SLK_CLC
  SLK 99.686

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.686} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[6][5]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.024} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[6][5]} {} {0.000} {0.000} {0.024} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.686} {} {} {}
  END_CAP_CLK_PATH

END_PATH 359

PATH 360
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[1][0]} {CK}
  ENDPT {fifomem/mem_reg[1][0]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[1][0]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1529999999999916}
    {=} {Slack Time} {99.686}
  END_SLK_CLC
  SLK 99.686

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.686} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[1][0]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.024} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[1][0]} {} {0.000} {0.000} {0.024} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.686} {} {} {}
  END_CAP_CLK_PATH

END_PATH 360

PATH 361
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[6][1]} {CK}
  ENDPT {fifomem/mem_reg[6][1]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[6][1]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1529999999999916}
    {=} {Slack Time} {99.686}
  END_SLK_CLC
  SLK 99.686

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.686} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[6][1]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.024} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[6][1]} {} {0.000} {0.000} {0.024} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.686} {} {} {}
  END_CAP_CLK_PATH

END_PATH 361

PATH 362
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[5][7]} {CK}
  ENDPT {fifomem/mem_reg[5][7]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[5][7]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1529999999999916}
    {=} {Slack Time} {99.686}
  END_SLK_CLC
  SLK 99.686

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.686} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[5][7]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.024} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[5][7]} {} {0.000} {0.000} {0.024} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.686} {} {} {}
  END_CAP_CLK_PATH

END_PATH 362

PATH 363
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[5][6]} {CK}
  ENDPT {fifomem/mem_reg[5][6]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[5][6]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1529999999999916}
    {=} {Slack Time} {99.686}
  END_SLK_CLC
  SLK 99.686

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.686} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[5][6]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.024} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[5][6]} {} {0.000} {0.000} {0.024} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.686} {} {} {}
  END_CAP_CLK_PATH

END_PATH 363

PATH 364
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[5][4]} {CK}
  ENDPT {fifomem/mem_reg[5][4]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[5][4]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1529999999999916}
    {=} {Slack Time} {99.686}
  END_SLK_CLC
  SLK 99.686

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.686} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[5][4]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.024} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[5][4]} {} {0.000} {0.000} {0.024} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.686} {} {} {}
  END_CAP_CLK_PATH

END_PATH 364

PATH 365
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[0][5]} {CK}
  ENDPT {fifomem/mem_reg[0][5]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[0][5]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1529999999999916}
    {=} {Slack Time} {99.686}
  END_SLK_CLC
  SLK 99.686

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.686} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[0][5]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.024} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[0][5]} {} {0.000} {0.000} {0.024} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.686} {} {} {}
  END_CAP_CLK_PATH

END_PATH 365

PATH 366
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[5][2]} {CK}
  ENDPT {fifomem/mem_reg[5][2]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[5][2]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1529999999999916}
    {=} {Slack Time} {99.686}
  END_SLK_CLC
  SLK 99.686

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.686} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[5][2]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.024} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[5][2]} {} {0.000} {0.000} {0.024} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.686} {} {} {}
  END_CAP_CLK_PATH

END_PATH 366

PATH 367
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[5][0]} {CK}
  ENDPT {fifomem/mem_reg[5][0]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[5][0]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1529999999999916}
    {=} {Slack Time} {99.686}
  END_SLK_CLC
  SLK 99.686

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.686} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[5][0]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.024} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[5][0]} {} {0.000} {0.000} {0.024} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.686} {} {} {}
  END_CAP_CLK_PATH

END_PATH 367

PATH 368
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[0][3]} {CK}
  ENDPT {fifomem/mem_reg[0][3]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[0][3]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1529999999999916}
    {=} {Slack Time} {99.686}
  END_SLK_CLC
  SLK 99.686

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.686} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[0][3]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.024} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[0][3]} {} {0.000} {0.000} {0.024} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.686} {} {} {}
  END_CAP_CLK_PATH

END_PATH 368

PATH 369
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[12][2]} {CK}
  ENDPT {fifomem/mem_reg[12][2]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[12][2]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1529999999999916}
    {=} {Slack Time} {99.686}
  END_SLK_CLC
  SLK 99.686

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.686} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[12][2]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.024} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[12][2]} {} {0.000} {0.000} {0.024} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.686} {} {} {}
  END_CAP_CLK_PATH

END_PATH 369

PATH 370
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[3][7]} {CK}
  ENDPT {fifomem/mem_reg[3][7]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[3][7]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1529999999999916}
    {=} {Slack Time} {99.686}
  END_SLK_CLC
  SLK 99.686

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.686} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[3][7]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.024} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[3][7]} {} {0.000} {0.000} {0.024} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.686} {} {} {}
  END_CAP_CLK_PATH

END_PATH 370

PATH 371
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[3][6]} {CK}
  ENDPT {fifomem/mem_reg[3][6]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[3][6]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1529999999999916}
    {=} {Slack Time} {99.686}
  END_SLK_CLC
  SLK 99.686

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.686} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[3][6]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.024} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[3][6]} {} {0.000} {0.000} {0.024} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.686} {} {} {}
  END_CAP_CLK_PATH

END_PATH 371

PATH 372
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[3][5]} {CK}
  ENDPT {fifomem/mem_reg[3][5]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[3][5]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1529999999999916}
    {=} {Slack Time} {99.686}
  END_SLK_CLC
  SLK 99.686

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.686} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[3][5]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.024} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[3][5]} {} {0.000} {0.000} {0.024} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.686} {} {} {}
  END_CAP_CLK_PATH

END_PATH 372

PATH 373
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[3][4]} {CK}
  ENDPT {fifomem/mem_reg[3][4]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[3][4]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1529999999999916}
    {=} {Slack Time} {99.686}
  END_SLK_CLC
  SLK 99.686

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.686} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[3][4]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.024} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[3][4]} {} {0.000} {0.000} {0.024} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.686} {} {} {}
  END_CAP_CLK_PATH

END_PATH 373

PATH 374
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[3][3]} {CK}
  ENDPT {fifomem/mem_reg[3][3]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[3][3]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1529999999999916}
    {=} {Slack Time} {99.686}
  END_SLK_CLC
  SLK 99.686

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.686} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[3][3]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.024} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[3][3]} {} {0.000} {0.000} {0.024} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.686} {} {} {}
  END_CAP_CLK_PATH

END_PATH 374

PATH 375
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[10][7]} {CK}
  ENDPT {fifomem/mem_reg[10][7]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[10][7]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1529999999999916}
    {=} {Slack Time} {99.686}
  END_SLK_CLC
  SLK 99.686

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.686} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[10][7]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.024} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[10][7]} {} {0.000} {0.000} {0.024} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.686} {} {} {}
  END_CAP_CLK_PATH

END_PATH 375

PATH 376
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[3][2]} {CK}
  ENDPT {fifomem/mem_reg[3][2]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[3][2]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1529999999999916}
    {=} {Slack Time} {99.686}
  END_SLK_CLC
  SLK 99.686

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.686} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[3][2]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.024} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[3][2]} {} {0.000} {0.000} {0.024} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.686} {} {} {}
  END_CAP_CLK_PATH

END_PATH 376

PATH 377
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[3][1]} {CK}
  ENDPT {fifomem/mem_reg[3][1]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[3][1]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1529999999999916}
    {=} {Slack Time} {99.686}
  END_SLK_CLC
  SLK 99.686

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.686} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[3][1]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.024} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[3][1]} {} {0.000} {0.000} {0.024} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.686} {} {} {}
  END_CAP_CLK_PATH

END_PATH 377

PATH 378
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[3][0]} {CK}
  ENDPT {fifomem/mem_reg[3][0]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[3][0]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1529999999999916}
    {=} {Slack Time} {99.686}
  END_SLK_CLC
  SLK 99.686

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.686} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[3][0]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.024} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[3][0]} {} {0.000} {0.000} {0.024} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.686} {} {} {}
  END_CAP_CLK_PATH

END_PATH 378

PATH 379
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[0][1]} {CK}
  ENDPT {fifomem/mem_reg[0][1]} {SD} {SDFQM2RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[0][1]} {Q} {SDFQM2RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.839}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1529999999999916}
    {=} {Slack Time} {99.686}
  END_SLK_CLC
  SLK 99.686

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.686} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[0][1]} {CK} {^} {Q} {v} {} {SDFQM2RA} {0.154} {0.000} {0.024} {} {1.154} {100.839} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[0][1]} {} {0.000} {0.000} {0.024} {0.002} {1.154} {100.839} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.686} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.686} {} {} {}
  END_CAP_CLK_PATH

END_PATH 379

PATH 380
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[7][3]} {CK}
  ENDPT {fifomem/mem_reg[7][3]} {D} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[7][3]} {Q} {SDFQM1RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.138}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.862}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1159999999999997}
    {=} {Slack Time} {99.746}
  END_SLK_CLC
  SLK 99.746

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.746} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.746} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[7][3]} {CK} {^} {Q} {v} {} {SDFQM1RA} {0.116} {0.000} {0.052} {} {1.116} {100.862} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[7][3]} {} {0.000} {0.000} {0.052} {0.002} {1.116} {100.862} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.746} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.746} {} {} {}
  END_CAP_CLK_PATH

END_PATH 380

PATH 381
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[14][7]} {CK}
  ENDPT {fifomem/mem_reg[14][7]} {D} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[14][7]} {Q} {SDFQM1RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.138}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.862}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1159999999999997}
    {=} {Slack Time} {99.746}
  END_SLK_CLC
  SLK 99.746

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.746} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.746} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[14][7]} {CK} {^} {Q} {v} {} {SDFQM1RA} {0.116} {0.000} {0.052} {} {1.116} {100.862} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[14][7]} {} {0.000} {0.000} {0.052} {0.002} {1.116} {100.862} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.746} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.746} {} {} {}
  END_CAP_CLK_PATH

END_PATH 381

PATH 382
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[14][6]} {CK}
  ENDPT {fifomem/mem_reg[14][6]} {D} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[14][6]} {Q} {SDFQM1RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.138}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.862}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1159999999999997}
    {=} {Slack Time} {99.746}
  END_SLK_CLC
  SLK 99.746

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.746} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.746} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[14][6]} {CK} {^} {Q} {v} {} {SDFQM1RA} {0.116} {0.000} {0.052} {} {1.116} {100.862} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[14][6]} {} {0.000} {0.000} {0.052} {0.002} {1.116} {100.862} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.746} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.746} {} {} {}
  END_CAP_CLK_PATH

END_PATH 382

PATH 383
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[14][5]} {CK}
  ENDPT {fifomem/mem_reg[14][5]} {D} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[14][5]} {Q} {SDFQM1RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.138}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.862}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1159999999999997}
    {=} {Slack Time} {99.746}
  END_SLK_CLC
  SLK 99.746

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.746} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.746} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[14][5]} {CK} {^} {Q} {v} {} {SDFQM1RA} {0.116} {0.000} {0.052} {} {1.116} {100.862} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[14][5]} {} {0.000} {0.000} {0.052} {0.002} {1.116} {100.862} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.746} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.746} {} {} {}
  END_CAP_CLK_PATH

END_PATH 383

PATH 384
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[14][3]} {CK}
  ENDPT {fifomem/mem_reg[14][3]} {D} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[14][3]} {Q} {SDFQM1RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.138}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.862}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1159999999999997}
    {=} {Slack Time} {99.746}
  END_SLK_CLC
  SLK 99.746

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.746} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.746} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[14][3]} {CK} {^} {Q} {v} {} {SDFQM1RA} {0.116} {0.000} {0.052} {} {1.116} {100.862} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[14][3]} {} {0.000} {0.000} {0.052} {0.002} {1.116} {100.862} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.746} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.746} {} {} {}
  END_CAP_CLK_PATH

END_PATH 384

PATH 385
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[14][2]} {CK}
  ENDPT {fifomem/mem_reg[14][2]} {D} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[14][2]} {Q} {SDFQM1RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.138}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.862}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1159999999999997}
    {=} {Slack Time} {99.746}
  END_SLK_CLC
  SLK 99.746

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.746} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.746} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[14][2]} {CK} {^} {Q} {v} {} {SDFQM1RA} {0.116} {0.000} {0.052} {} {1.116} {100.862} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[14][2]} {} {0.000} {0.000} {0.052} {0.002} {1.116} {100.862} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.746} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.746} {} {} {}
  END_CAP_CLK_PATH

END_PATH 385

PATH 386
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[14][1]} {CK}
  ENDPT {fifomem/mem_reg[14][1]} {D} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[14][1]} {Q} {SDFQM1RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.138}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.862}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1159999999999997}
    {=} {Slack Time} {99.746}
  END_SLK_CLC
  SLK 99.746

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.746} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.746} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[14][1]} {CK} {^} {Q} {v} {} {SDFQM1RA} {0.116} {0.000} {0.052} {} {1.116} {100.862} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[14][1]} {} {0.000} {0.000} {0.052} {0.002} {1.116} {100.862} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.746} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.746} {} {} {}
  END_CAP_CLK_PATH

END_PATH 386

PATH 387
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[14][0]} {CK}
  ENDPT {fifomem/mem_reg[14][0]} {D} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[14][0]} {Q} {SDFQM1RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.138}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.862}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1159999999999997}
    {=} {Slack Time} {99.746}
  END_SLK_CLC
  SLK 99.746

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.746} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.746} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[14][0]} {CK} {^} {Q} {v} {} {SDFQM1RA} {0.116} {0.000} {0.052} {} {1.116} {100.862} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[14][0]} {} {0.000} {0.000} {0.052} {0.002} {1.116} {100.862} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.746} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.746} {} {} {}
  END_CAP_CLK_PATH

END_PATH 387

PATH 388
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[11][4]} {CK}
  ENDPT {fifomem/mem_reg[11][4]} {D} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[11][4]} {Q} {SDFQM1RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.138}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.862}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1159999999999997}
    {=} {Slack Time} {99.746}
  END_SLK_CLC
  SLK 99.746

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.746} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.746} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[11][4]} {CK} {^} {Q} {v} {} {SDFQM1RA} {0.116} {0.000} {0.052} {} {1.116} {100.862} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[11][4]} {} {0.000} {0.000} {0.052} {0.002} {1.116} {100.862} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.746} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.746} {} {} {}
  END_CAP_CLK_PATH

END_PATH 388

PATH 389
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[11][2]} {CK}
  ENDPT {fifomem/mem_reg[11][2]} {D} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[11][2]} {Q} {SDFQM1RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.138}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.862}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1159999999999997}
    {=} {Slack Time} {99.746}
  END_SLK_CLC
  SLK 99.746

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.746} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.746} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[11][2]} {CK} {^} {Q} {v} {} {SDFQM1RA} {0.116} {0.000} {0.052} {} {1.116} {100.862} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[11][2]} {} {0.000} {0.000} {0.052} {0.002} {1.116} {100.862} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.746} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.746} {} {} {}
  END_CAP_CLK_PATH

END_PATH 389

PATH 390
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[7][7]} {CK}
  ENDPT {fifomem/mem_reg[7][7]} {D} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[7][7]} {Q} {SDFQM1RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.138}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.862}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.11399999999999}
    {=} {Slack Time} {99.748}
  END_SLK_CLC
  SLK 99.748

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.748} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[7][7]} {CK} {^} {Q} {v} {} {SDFQM1RA} {0.115} {0.000} {0.051} {} {1.115} {100.862} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[7][7]} {} {0.000} {0.000} {0.051} {0.002} {1.115} {100.862} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.748} {} {} {}
  END_CAP_CLK_PATH

END_PATH 390

PATH 391
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[7][5]} {CK}
  ENDPT {fifomem/mem_reg[7][5]} {D} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[7][5]} {Q} {SDFQM1RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.138}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.862}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.11399999999999}
    {=} {Slack Time} {99.748}
  END_SLK_CLC
  SLK 99.748

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.748} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[7][5]} {CK} {^} {Q} {v} {} {SDFQM1RA} {0.115} {0.000} {0.051} {} {1.115} {100.862} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[7][5]} {} {0.000} {0.000} {0.051} {0.002} {1.115} {100.862} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.748} {} {} {}
  END_CAP_CLK_PATH

END_PATH 391

PATH 392
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[7][4]} {CK}
  ENDPT {fifomem/mem_reg[7][4]} {D} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[7][4]} {Q} {SDFQM1RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.138}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.862}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.11399999999999}
    {=} {Slack Time} {99.748}
  END_SLK_CLC
  SLK 99.748

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.748} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[7][4]} {CK} {^} {Q} {v} {} {SDFQM1RA} {0.115} {0.000} {0.051} {} {1.115} {100.862} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[7][4]} {} {0.000} {0.000} {0.051} {0.002} {1.115} {100.862} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.748} {} {} {}
  END_CAP_CLK_PATH

END_PATH 392

PATH 393
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[7][2]} {CK}
  ENDPT {fifomem/mem_reg[7][2]} {D} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[7][2]} {Q} {SDFQM1RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.138}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.862}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.11399999999999}
    {=} {Slack Time} {99.748}
  END_SLK_CLC
  SLK 99.748

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.748} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[7][2]} {CK} {^} {Q} {v} {} {SDFQM1RA} {0.115} {0.000} {0.051} {} {1.115} {100.862} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[7][2]} {} {0.000} {0.000} {0.051} {0.002} {1.115} {100.862} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.748} {} {} {}
  END_CAP_CLK_PATH

END_PATH 393

PATH 394
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[7][1]} {CK}
  ENDPT {fifomem/mem_reg[7][1]} {D} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[7][1]} {Q} {SDFQM1RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.138}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.862}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.11399999999999}
    {=} {Slack Time} {99.748}
  END_SLK_CLC
  SLK 99.748

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.748} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[7][1]} {CK} {^} {Q} {v} {} {SDFQM1RA} {0.115} {0.000} {0.051} {} {1.115} {100.862} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[7][1]} {} {0.000} {0.000} {0.051} {0.002} {1.115} {100.862} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.748} {} {} {}
  END_CAP_CLK_PATH

END_PATH 394

PATH 395
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[7][0]} {CK}
  ENDPT {fifomem/mem_reg[7][0]} {D} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[7][0]} {Q} {SDFQM1RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.138}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.862}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.11399999999999}
    {=} {Slack Time} {99.748}
  END_SLK_CLC
  SLK 99.748

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.748} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[7][0]} {CK} {^} {Q} {v} {} {SDFQM1RA} {0.115} {0.000} {0.051} {} {1.115} {100.862} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[7][0]} {} {0.000} {0.000} {0.051} {0.002} {1.115} {100.862} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.748} {} {} {}
  END_CAP_CLK_PATH

END_PATH 395

PATH 396
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[15][7]} {CK}
  ENDPT {fifomem/mem_reg[15][7]} {D} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[15][7]} {Q} {SDFQM1RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.138}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.862}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.11399999999999}
    {=} {Slack Time} {99.748}
  END_SLK_CLC
  SLK 99.748

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.748} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[15][7]} {CK} {^} {Q} {v} {} {SDFQM1RA} {0.115} {0.000} {0.051} {} {1.115} {100.862} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[15][7]} {} {0.000} {0.000} {0.051} {0.002} {1.115} {100.862} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.748} {} {} {}
  END_CAP_CLK_PATH

END_PATH 396

PATH 397
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[15][6]} {CK}
  ENDPT {fifomem/mem_reg[15][6]} {D} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[15][6]} {Q} {SDFQM1RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.138}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.862}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.11399999999999}
    {=} {Slack Time} {99.748}
  END_SLK_CLC
  SLK 99.748

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.748} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[15][6]} {CK} {^} {Q} {v} {} {SDFQM1RA} {0.115} {0.000} {0.051} {} {1.115} {100.862} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[15][6]} {} {0.000} {0.000} {0.051} {0.002} {1.115} {100.862} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.748} {} {} {}
  END_CAP_CLK_PATH

END_PATH 397

PATH 398
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[15][5]} {CK}
  ENDPT {fifomem/mem_reg[15][5]} {D} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[15][5]} {Q} {SDFQM1RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.138}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.862}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.11399999999999}
    {=} {Slack Time} {99.748}
  END_SLK_CLC
  SLK 99.748

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.748} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[15][5]} {CK} {^} {Q} {v} {} {SDFQM1RA} {0.115} {0.000} {0.051} {} {1.115} {100.862} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[15][5]} {} {0.000} {0.000} {0.051} {0.002} {1.115} {100.862} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.748} {} {} {}
  END_CAP_CLK_PATH

END_PATH 398

PATH 399
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[7][6]} {CK}
  ENDPT {fifomem/mem_reg[7][6]} {D} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[7][6]} {Q} {SDFQM1RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.138}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.862}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.11399999999999}
    {=} {Slack Time} {99.748}
  END_SLK_CLC
  SLK 99.748

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.748} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[7][6]} {CK} {^} {Q} {v} {} {SDFQM1RA} {0.115} {0.000} {0.051} {} {1.115} {100.862} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[7][6]} {} {0.000} {0.000} {0.051} {0.002} {1.115} {100.862} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.748} {} {} {}
  END_CAP_CLK_PATH

END_PATH 399

PATH 400
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[15][4]} {CK}
  ENDPT {fifomem/mem_reg[15][4]} {D} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[15][4]} {Q} {SDFQM1RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.138}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.862}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.11399999999999}
    {=} {Slack Time} {99.748}
  END_SLK_CLC
  SLK 99.748

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.748} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[15][4]} {CK} {^} {Q} {v} {} {SDFQM1RA} {0.115} {0.000} {0.051} {} {1.115} {100.862} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[15][4]} {} {0.000} {0.000} {0.051} {0.002} {1.115} {100.862} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.748} {} {} {}
  END_CAP_CLK_PATH

END_PATH 400

PATH 401
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[15][3]} {CK}
  ENDPT {fifomem/mem_reg[15][3]} {D} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[15][3]} {Q} {SDFQM1RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.138}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.862}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.11399999999999}
    {=} {Slack Time} {99.748}
  END_SLK_CLC
  SLK 99.748

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.748} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[15][3]} {CK} {^} {Q} {v} {} {SDFQM1RA} {0.115} {0.000} {0.051} {} {1.115} {100.862} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[15][3]} {} {0.000} {0.000} {0.051} {0.002} {1.115} {100.862} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.748} {} {} {}
  END_CAP_CLK_PATH

END_PATH 401

PATH 402
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[15][2]} {CK}
  ENDPT {fifomem/mem_reg[15][2]} {D} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[15][2]} {Q} {SDFQM1RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.138}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.862}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.11399999999999}
    {=} {Slack Time} {99.748}
  END_SLK_CLC
  SLK 99.748

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.748} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[15][2]} {CK} {^} {Q} {v} {} {SDFQM1RA} {0.115} {0.000} {0.051} {} {1.115} {100.862} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[15][2]} {} {0.000} {0.000} {0.051} {0.002} {1.115} {100.862} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.748} {} {} {}
  END_CAP_CLK_PATH

END_PATH 402

PATH 403
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[15][1]} {CK}
  ENDPT {fifomem/mem_reg[15][1]} {D} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[15][1]} {Q} {SDFQM1RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.138}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.862}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.11399999999999}
    {=} {Slack Time} {99.748}
  END_SLK_CLC
  SLK 99.748

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.748} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[15][1]} {CK} {^} {Q} {v} {} {SDFQM1RA} {0.115} {0.000} {0.051} {} {1.115} {100.862} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[15][1]} {} {0.000} {0.000} {0.051} {0.002} {1.115} {100.862} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.748} {} {} {}
  END_CAP_CLK_PATH

END_PATH 403

PATH 404
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[15][0]} {CK}
  ENDPT {fifomem/mem_reg[15][0]} {D} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[15][0]} {Q} {SDFQM1RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.138}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.862}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.11399999999999}
    {=} {Slack Time} {99.748}
  END_SLK_CLC
  SLK 99.748

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.748} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[15][0]} {CK} {^} {Q} {v} {} {SDFQM1RA} {0.115} {0.000} {0.051} {} {1.115} {100.862} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[15][0]} {} {0.000} {0.000} {0.051} {0.002} {1.115} {100.862} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.748} {} {} {}
  END_CAP_CLK_PATH

END_PATH 404

PATH 405
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[14][4]} {CK}
  ENDPT {fifomem/mem_reg[14][4]} {D} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[14][4]} {Q} {SDFQM1RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.138}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.862}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.11399999999999}
    {=} {Slack Time} {99.748}
  END_SLK_CLC
  SLK 99.748

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.748} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[14][4]} {CK} {^} {Q} {v} {} {SDFQM1RA} {0.115} {0.000} {0.051} {} {1.115} {100.862} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[14][4]} {} {0.000} {0.000} {0.051} {0.002} {1.115} {100.862} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.748} {} {} {}
  END_CAP_CLK_PATH

END_PATH 405

PATH 406
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[13][7]} {CK}
  ENDPT {fifomem/mem_reg[13][7]} {D} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[13][7]} {Q} {SDFQM1RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.138}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.862}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.11399999999999}
    {=} {Slack Time} {99.748}
  END_SLK_CLC
  SLK 99.748

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.748} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[13][7]} {CK} {^} {Q} {v} {} {SDFQM1RA} {0.115} {0.000} {0.051} {} {1.115} {100.862} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[13][7]} {} {0.000} {0.000} {0.051} {0.002} {1.115} {100.862} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.748} {} {} {}
  END_CAP_CLK_PATH

END_PATH 406

PATH 407
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[13][6]} {CK}
  ENDPT {fifomem/mem_reg[13][6]} {D} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[13][6]} {Q} {SDFQM1RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.138}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.862}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.11399999999999}
    {=} {Slack Time} {99.748}
  END_SLK_CLC
  SLK 99.748

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.748} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[13][6]} {CK} {^} {Q} {v} {} {SDFQM1RA} {0.115} {0.000} {0.051} {} {1.115} {100.862} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[13][6]} {} {0.000} {0.000} {0.051} {0.002} {1.115} {100.862} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.748} {} {} {}
  END_CAP_CLK_PATH

END_PATH 407

PATH 408
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[13][5]} {CK}
  ENDPT {fifomem/mem_reg[13][5]} {D} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[13][5]} {Q} {SDFQM1RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.138}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.862}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.11399999999999}
    {=} {Slack Time} {99.748}
  END_SLK_CLC
  SLK 99.748

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.748} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[13][5]} {CK} {^} {Q} {v} {} {SDFQM1RA} {0.115} {0.000} {0.051} {} {1.115} {100.862} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[13][5]} {} {0.000} {0.000} {0.051} {0.002} {1.115} {100.862} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.748} {} {} {}
  END_CAP_CLK_PATH

END_PATH 408

PATH 409
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[13][4]} {CK}
  ENDPT {fifomem/mem_reg[13][4]} {D} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[13][4]} {Q} {SDFQM1RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.138}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.862}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.11399999999999}
    {=} {Slack Time} {99.748}
  END_SLK_CLC
  SLK 99.748

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.748} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[13][4]} {CK} {^} {Q} {v} {} {SDFQM1RA} {0.115} {0.000} {0.051} {} {1.115} {100.862} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[13][4]} {} {0.000} {0.000} {0.051} {0.002} {1.115} {100.862} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.748} {} {} {}
  END_CAP_CLK_PATH

END_PATH 409

PATH 410
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[13][3]} {CK}
  ENDPT {fifomem/mem_reg[13][3]} {D} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[13][3]} {Q} {SDFQM1RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.138}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.862}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.11399999999999}
    {=} {Slack Time} {99.748}
  END_SLK_CLC
  SLK 99.748

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.748} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[13][3]} {CK} {^} {Q} {v} {} {SDFQM1RA} {0.115} {0.000} {0.051} {} {1.115} {100.862} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[13][3]} {} {0.000} {0.000} {0.051} {0.002} {1.115} {100.862} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.748} {} {} {}
  END_CAP_CLK_PATH

END_PATH 410

PATH 411
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[13][2]} {CK}
  ENDPT {fifomem/mem_reg[13][2]} {D} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[13][2]} {Q} {SDFQM1RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.138}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.862}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.11399999999999}
    {=} {Slack Time} {99.748}
  END_SLK_CLC
  SLK 99.748

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.748} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[13][2]} {CK} {^} {Q} {v} {} {SDFQM1RA} {0.115} {0.000} {0.051} {} {1.115} {100.862} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[13][2]} {} {0.000} {0.000} {0.051} {0.002} {1.115} {100.862} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.748} {} {} {}
  END_CAP_CLK_PATH

END_PATH 411

PATH 412
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[13][1]} {CK}
  ENDPT {fifomem/mem_reg[13][1]} {D} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[13][1]} {Q} {SDFQM1RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.138}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.862}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.11399999999999}
    {=} {Slack Time} {99.748}
  END_SLK_CLC
  SLK 99.748

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.748} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[13][1]} {CK} {^} {Q} {v} {} {SDFQM1RA} {0.115} {0.000} {0.051} {} {1.115} {100.862} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[13][1]} {} {0.000} {0.000} {0.051} {0.002} {1.115} {100.862} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.748} {} {} {}
  END_CAP_CLK_PATH

END_PATH 412

PATH 413
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[11][7]} {CK}
  ENDPT {fifomem/mem_reg[11][7]} {D} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[11][7]} {Q} {SDFQM1RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.138}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.862}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.11399999999999}
    {=} {Slack Time} {99.748}
  END_SLK_CLC
  SLK 99.748

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.748} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[11][7]} {CK} {^} {Q} {v} {} {SDFQM1RA} {0.115} {0.000} {0.051} {} {1.115} {100.862} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[11][7]} {} {0.000} {0.000} {0.051} {0.002} {1.115} {100.862} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.748} {} {} {}
  END_CAP_CLK_PATH

END_PATH 413

PATH 414
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[11][6]} {CK}
  ENDPT {fifomem/mem_reg[11][6]} {D} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[11][6]} {Q} {SDFQM1RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.138}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.862}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.11399999999999}
    {=} {Slack Time} {99.748}
  END_SLK_CLC
  SLK 99.748

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.748} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[11][6]} {CK} {^} {Q} {v} {} {SDFQM1RA} {0.115} {0.000} {0.051} {} {1.115} {100.862} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[11][6]} {} {0.000} {0.000} {0.051} {0.002} {1.115} {100.862} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.748} {} {} {}
  END_CAP_CLK_PATH

END_PATH 414

PATH 415
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[11][5]} {CK}
  ENDPT {fifomem/mem_reg[11][5]} {D} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[11][5]} {Q} {SDFQM1RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.138}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.862}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.11399999999999}
    {=} {Slack Time} {99.748}
  END_SLK_CLC
  SLK 99.748

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.748} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[11][5]} {CK} {^} {Q} {v} {} {SDFQM1RA} {0.115} {0.000} {0.051} {} {1.115} {100.862} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[11][5]} {} {0.000} {0.000} {0.051} {0.002} {1.115} {100.862} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.748} {} {} {}
  END_CAP_CLK_PATH

END_PATH 415

PATH 416
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[11][3]} {CK}
  ENDPT {fifomem/mem_reg[11][3]} {D} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[11][3]} {Q} {SDFQM1RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.138}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.862}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.11399999999999}
    {=} {Slack Time} {99.748}
  END_SLK_CLC
  SLK 99.748

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.748} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[11][3]} {CK} {^} {Q} {v} {} {SDFQM1RA} {0.115} {0.000} {0.051} {} {1.115} {100.862} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[11][3]} {} {0.000} {0.000} {0.051} {0.002} {1.115} {100.862} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.748} {} {} {}
  END_CAP_CLK_PATH

END_PATH 416

PATH 417
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[11][1]} {CK}
  ENDPT {fifomem/mem_reg[11][1]} {D} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[11][1]} {Q} {SDFQM1RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.138}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.862}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.11399999999999}
    {=} {Slack Time} {99.748}
  END_SLK_CLC
  SLK 99.748

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.748} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[11][1]} {CK} {^} {Q} {v} {} {SDFQM1RA} {0.115} {0.000} {0.051} {} {1.115} {100.862} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[11][1]} {} {0.000} {0.000} {0.051} {0.002} {1.115} {100.862} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.748} {} {} {}
  END_CAP_CLK_PATH

END_PATH 417

PATH 418
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[11][0]} {CK}
  ENDPT {fifomem/mem_reg[11][0]} {D} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[11][0]} {Q} {SDFQM1RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.138}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.862}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.11399999999999}
    {=} {Slack Time} {99.748}
  END_SLK_CLC
  SLK 99.748

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.748} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[11][0]} {CK} {^} {Q} {v} {} {SDFQM1RA} {0.115} {0.000} {0.051} {} {1.115} {100.862} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[11][0]} {} {0.000} {0.000} {0.051} {0.002} {1.115} {100.862} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.748} {} {} {}
  END_CAP_CLK_PATH

END_PATH 418

PATH 419
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {fifomem/mem_reg[13][0]} {CK}
  ENDPT {fifomem/mem_reg[13][0]} {D} {SDFQM1RA} {v} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {fifomem/mem_reg[13][0]} {Q} {SDFQM1RA} {v} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.138}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.862}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.11399999999999}
    {=} {Slack Time} {99.748}
  END_SLK_CLC
  SLK 99.748

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.748} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {fifomem/mem_reg[13][0]} {CK} {^} {Q} {v} {} {SDFQM1RA} {0.115} {0.000} {0.051} {} {1.115} {100.862} {} {2} {}
    NET {} {} {} {} {} {fifomem/mem[13][0]} {} {0.000} {0.000} {0.051} {0.002} {1.115} {100.862} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.748} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.748} {} {} {}
  END_CAP_CLK_PATH

END_PATH 419

PATH 420
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {sync_r2w/wq2_rptr_reg[2]} {CK}
  ENDPT {sync_r2w/wq2_rptr_reg[2]} {D} {DFQRM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {sync_r2w/wq1_rptr_reg[2]} {Q} {DFQRM2RA} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.029}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.971}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1480000000000103}
    {=} {Slack Time} {99.823}
  END_SLK_CLC
  SLK 99.823

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.823} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.823} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {sync_r2w/wq1_rptr_reg[2]} {CK} {^} {Q} {^} {} {DFQRM2RA} {0.148} {0.000} {0.030} {} {1.148} {100.971} {} {1} {}
    NET {} {} {} {} {} {sync_r2w/wq1_rptr[2]} {} {0.000} {0.000} {0.030} {0.001} {1.148} {100.971} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.823} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.823} {} {} {}
  END_CAP_CLK_PATH

END_PATH 420

PATH 421
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {sync_r2w/wq2_rptr_reg[0]} {CK}
  ENDPT {sync_r2w/wq2_rptr_reg[0]} {D} {DFQRM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {sync_r2w/wq1_rptr_reg[0]} {Q} {DFQRM2RA} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.029}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.971}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1480000000000103}
    {=} {Slack Time} {99.823}
  END_SLK_CLC
  SLK 99.823

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.823} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.823} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {sync_r2w/wq1_rptr_reg[0]} {CK} {^} {Q} {^} {} {DFQRM2RA} {0.148} {0.000} {0.030} {} {1.148} {100.971} {} {1} {}
    NET {} {} {} {} {} {sync_r2w/wq1_rptr[0]} {} {0.000} {0.000} {0.030} {0.001} {1.148} {100.971} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.823} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.823} {} {} {}
  END_CAP_CLK_PATH

END_PATH 421

PATH 422
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {sync_r2w/wq2_rptr_reg[1]} {CK}
  ENDPT {sync_r2w/wq2_rptr_reg[1]} {D} {DFQRM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {sync_r2w/wq1_rptr_reg[1]} {Q} {DFQRM2RA} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.029}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.971}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1480000000000103}
    {=} {Slack Time} {99.823}
  END_SLK_CLC
  SLK 99.823

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.823} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.823} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {sync_r2w/wq1_rptr_reg[1]} {CK} {^} {Q} {^} {} {DFQRM2RA} {0.148} {0.000} {0.030} {} {1.148} {100.971} {} {1} {}
    NET {} {} {} {} {} {sync_r2w/wq1_rptr[1]} {} {0.000} {0.000} {0.030} {0.001} {1.148} {100.971} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.823} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.823} {} {} {}
  END_CAP_CLK_PATH

END_PATH 422

PATH 423
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {sync_r2w/wq2_rptr_reg[3]} {CK}
  ENDPT {sync_r2w/wq2_rptr_reg[3]} {D} {DFQRM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {sync_r2w/wq1_rptr_reg[3]} {Q} {DFQRM2RA} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.029}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.971}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1480000000000103}
    {=} {Slack Time} {99.823}
  END_SLK_CLC
  SLK 99.823

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.823} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.823} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {sync_r2w/wq1_rptr_reg[3]} {CK} {^} {Q} {^} {} {DFQRM2RA} {0.148} {0.000} {0.030} {} {1.148} {100.971} {} {1} {}
    NET {} {} {} {} {} {sync_r2w/wq1_rptr[3]} {} {0.000} {0.000} {0.030} {0.001} {1.148} {100.971} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.823} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.823} {} {} {}
  END_CAP_CLK_PATH

END_PATH 423

PATH 424
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {sync_r2w/wq2_rptr_reg[4]} {CK}
  ENDPT {sync_r2w/wq2_rptr_reg[4]} {D} {DFQRM2RA} {^} {leading} {wclk} {wclk(C)(P)}
  BEGINPT {sync_r2w/wq1_rptr_reg[4]} {Q} {DFQRM2RA} {^} {leading} {wclk} {wclk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {1.000}
    {-} {Setup} {0.029}
    {+} {Phase Shift} {100.000}
    {=} {Required Time} {100.971}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1480000000000103}
    {=} {Slack Time} {99.823}
  END_SLK_CLC
  SLK 99.823

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {100.823} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {100.823} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {sync_r2w/wq1_rptr_reg[4]} {CK} {^} {Q} {^} {} {DFQRM2RA} {0.148} {0.000} {0.030} {} {1.148} {100.971} {} {1} {}
    NET {} {} {} {} {} {sync_r2w/wq1_rptr[4]} {} {0.000} {0.000} {0.030} {0.001} {1.148} {100.971} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {} {} {} {} {} {} {1.000} {-98.823} {} {} {}
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.000} {0.110} {1.000} {-98.823} {} {} {}
  END_CAP_CLK_PATH

END_PATH 424


