/* SPDX-License-Identifier: MIT
 *
 * Copyright 2016-2020 HabanaLabs, Ltd.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_DCORE3_MME_QM_REGS_H_
#define ASIC_REG_DCORE3_MME_QM_REGS_H_

/*
 *****************************************
 *   DCORE3_MME_QM
 *   (Prototype: QMAN)
 *****************************************
 */

#define mmDCORE3_MME_QM_GLBL_CFG0 0x46CA000

#define mmDCORE3_MME_QM_GLBL_CFG1 0x46CA004

#define mmDCORE3_MME_QM_GLBL_CFG2 0x46CA008

#define mmDCORE3_MME_QM_GLBL_ERR_CFG 0x46CA00C

#define mmDCORE3_MME_QM_GLBL_ERR_CFG1 0x46CA010

#define mmDCORE3_MME_QM_GLBL_ERR_ARC_HALT_EN 0x46CA014

#define mmDCORE3_MME_QM_GLBL_AXCACHE 0x46CA018

#define mmDCORE3_MME_QM_GLBL_STS0 0x46CA01C

#define mmDCORE3_MME_QM_GLBL_STS1 0x46CA020

#define mmDCORE3_MME_QM_GLBL_ERR_STS_0 0x46CA024

#define mmDCORE3_MME_QM_GLBL_ERR_STS_1 0x46CA028

#define mmDCORE3_MME_QM_GLBL_ERR_STS_2 0x46CA02C

#define mmDCORE3_MME_QM_GLBL_ERR_STS_3 0x46CA030

#define mmDCORE3_MME_QM_GLBL_ERR_STS_4 0x46CA034

#define mmDCORE3_MME_QM_GLBL_ERR_MSG_EN_0 0x46CA038

#define mmDCORE3_MME_QM_GLBL_ERR_MSG_EN_1 0x46CA03C

#define mmDCORE3_MME_QM_GLBL_ERR_MSG_EN_2 0x46CA040

#define mmDCORE3_MME_QM_GLBL_ERR_MSG_EN_3 0x46CA044

#define mmDCORE3_MME_QM_GLBL_ERR_MSG_EN_4 0x46CA048

#define mmDCORE3_MME_QM_GLBL_PROT 0x46CA04C

#define mmDCORE3_MME_QM_PQ_BASE_LO_0 0x46CA050

#define mmDCORE3_MME_QM_PQ_BASE_LO_1 0x46CA054

#define mmDCORE3_MME_QM_PQ_BASE_LO_2 0x46CA058

#define mmDCORE3_MME_QM_PQ_BASE_LO_3 0x46CA05C

#define mmDCORE3_MME_QM_PQ_BASE_HI_0 0x46CA060

#define mmDCORE3_MME_QM_PQ_BASE_HI_1 0x46CA064

#define mmDCORE3_MME_QM_PQ_BASE_HI_2 0x46CA068

#define mmDCORE3_MME_QM_PQ_BASE_HI_3 0x46CA06C

#define mmDCORE3_MME_QM_PQ_SIZE_0 0x46CA070

#define mmDCORE3_MME_QM_PQ_SIZE_1 0x46CA074

#define mmDCORE3_MME_QM_PQ_SIZE_2 0x46CA078

#define mmDCORE3_MME_QM_PQ_SIZE_3 0x46CA07C

#define mmDCORE3_MME_QM_PQ_PI_0 0x46CA080

#define mmDCORE3_MME_QM_PQ_PI_1 0x46CA084

#define mmDCORE3_MME_QM_PQ_PI_2 0x46CA088

#define mmDCORE3_MME_QM_PQ_PI_3 0x46CA08C

#define mmDCORE3_MME_QM_PQ_CI_0 0x46CA090

#define mmDCORE3_MME_QM_PQ_CI_1 0x46CA094

#define mmDCORE3_MME_QM_PQ_CI_2 0x46CA098

#define mmDCORE3_MME_QM_PQ_CI_3 0x46CA09C

#define mmDCORE3_MME_QM_PQ_CFG0_0 0x46CA0A0

#define mmDCORE3_MME_QM_PQ_CFG0_1 0x46CA0A4

#define mmDCORE3_MME_QM_PQ_CFG0_2 0x46CA0A8

#define mmDCORE3_MME_QM_PQ_CFG0_3 0x46CA0AC

#define mmDCORE3_MME_QM_PQ_CFG1_0 0x46CA0B0

#define mmDCORE3_MME_QM_PQ_CFG1_1 0x46CA0B4

#define mmDCORE3_MME_QM_PQ_CFG1_2 0x46CA0B8

#define mmDCORE3_MME_QM_PQ_CFG1_3 0x46CA0BC

#define mmDCORE3_MME_QM_PQ_STS0_0 0x46CA0C0

#define mmDCORE3_MME_QM_PQ_STS0_1 0x46CA0C4

#define mmDCORE3_MME_QM_PQ_STS0_2 0x46CA0C8

#define mmDCORE3_MME_QM_PQ_STS0_3 0x46CA0CC

#define mmDCORE3_MME_QM_PQ_STS1_0 0x46CA0D0

#define mmDCORE3_MME_QM_PQ_STS1_1 0x46CA0D4

#define mmDCORE3_MME_QM_PQ_STS1_2 0x46CA0D8

#define mmDCORE3_MME_QM_PQ_STS1_3 0x46CA0DC

#define mmDCORE3_MME_QM_CQ_CFG0_0 0x46CA0E0

#define mmDCORE3_MME_QM_CQ_CFG0_1 0x46CA0E4

#define mmDCORE3_MME_QM_CQ_CFG0_2 0x46CA0E8

#define mmDCORE3_MME_QM_CQ_CFG0_3 0x46CA0EC

#define mmDCORE3_MME_QM_CQ_CFG0_4 0x46CA0F0

#define mmDCORE3_MME_QM_CQ_STS0_0 0x46CA0F4

#define mmDCORE3_MME_QM_CQ_STS0_1 0x46CA0F8

#define mmDCORE3_MME_QM_CQ_STS0_2 0x46CA0FC

#define mmDCORE3_MME_QM_CQ_STS0_3 0x46CA100

#define mmDCORE3_MME_QM_CQ_STS0_4 0x46CA104

#define mmDCORE3_MME_QM_CQ_CFG1_0 0x46CA108

#define mmDCORE3_MME_QM_CQ_CFG1_1 0x46CA10C

#define mmDCORE3_MME_QM_CQ_CFG1_2 0x46CA110

#define mmDCORE3_MME_QM_CQ_CFG1_3 0x46CA114

#define mmDCORE3_MME_QM_CQ_CFG1_4 0x46CA118

#define mmDCORE3_MME_QM_CQ_STS1_0 0x46CA11C

#define mmDCORE3_MME_QM_CQ_STS1_1 0x46CA120

#define mmDCORE3_MME_QM_CQ_STS1_2 0x46CA124

#define mmDCORE3_MME_QM_CQ_STS1_3 0x46CA128

#define mmDCORE3_MME_QM_CQ_STS1_4 0x46CA12C

#define mmDCORE3_MME_QM_CQ_PTR_LO_0 0x46CA150

#define mmDCORE3_MME_QM_CQ_PTR_HI_0 0x46CA154

#define mmDCORE3_MME_QM_CQ_TSIZE_0 0x46CA158

#define mmDCORE3_MME_QM_CQ_CTL_0 0x46CA15C

#define mmDCORE3_MME_QM_CQ_PTR_LO_1 0x46CA160

#define mmDCORE3_MME_QM_CQ_PTR_HI_1 0x46CA164

#define mmDCORE3_MME_QM_CQ_TSIZE_1 0x46CA168

#define mmDCORE3_MME_QM_CQ_CTL_1 0x46CA16C

#define mmDCORE3_MME_QM_CQ_PTR_LO_2 0x46CA170

#define mmDCORE3_MME_QM_CQ_PTR_HI_2 0x46CA174

#define mmDCORE3_MME_QM_CQ_TSIZE_2 0x46CA178

#define mmDCORE3_MME_QM_CQ_CTL_2 0x46CA17C

#define mmDCORE3_MME_QM_CQ_PTR_LO_3 0x46CA180

#define mmDCORE3_MME_QM_CQ_PTR_HI_3 0x46CA184

#define mmDCORE3_MME_QM_CQ_TSIZE_3 0x46CA188

#define mmDCORE3_MME_QM_CQ_CTL_3 0x46CA18C

#define mmDCORE3_MME_QM_CQ_PTR_LO_4 0x46CA190

#define mmDCORE3_MME_QM_CQ_PTR_HI_4 0x46CA194

#define mmDCORE3_MME_QM_CQ_TSIZE_4 0x46CA198

#define mmDCORE3_MME_QM_CQ_CTL_4 0x46CA19C

#define mmDCORE3_MME_QM_CQ_TSIZE_STS_0 0x46CA1A0

#define mmDCORE3_MME_QM_CQ_TSIZE_STS_1 0x46CA1A4

#define mmDCORE3_MME_QM_CQ_TSIZE_STS_2 0x46CA1A8

#define mmDCORE3_MME_QM_CQ_TSIZE_STS_3 0x46CA1AC

#define mmDCORE3_MME_QM_CQ_TSIZE_STS_4 0x46CA1B0

#define mmDCORE3_MME_QM_CQ_PTR_LO_STS_0 0x46CA1B4

#define mmDCORE3_MME_QM_CQ_PTR_LO_STS_1 0x46CA1B8

#define mmDCORE3_MME_QM_CQ_PTR_LO_STS_2 0x46CA1BC

#define mmDCORE3_MME_QM_CQ_PTR_LO_STS_3 0x46CA1C0

#define mmDCORE3_MME_QM_CQ_PTR_LO_STS_4 0x46CA1C4

#define mmDCORE3_MME_QM_CQ_PTR_HI_STS_0 0x46CA1C8

#define mmDCORE3_MME_QM_CQ_PTR_HI_STS_1 0x46CA1CC

#define mmDCORE3_MME_QM_CQ_PTR_HI_STS_2 0x46CA1D0

#define mmDCORE3_MME_QM_CQ_PTR_HI_STS_3 0x46CA1D4

#define mmDCORE3_MME_QM_CQ_PTR_HI_STS_4 0x46CA1D8

#define mmDCORE3_MME_QM_CQ_IFIFO_STS_0 0x46CA1DC

#define mmDCORE3_MME_QM_CQ_IFIFO_STS_1 0x46CA1E0

#define mmDCORE3_MME_QM_CQ_IFIFO_STS_2 0x46CA1E4

#define mmDCORE3_MME_QM_CQ_IFIFO_STS_3 0x46CA1E8

#define mmDCORE3_MME_QM_CQ_IFIFO_STS_4 0x46CA1EC

#define mmDCORE3_MME_QM_CP_MSG_BASE0_ADDR_LO_0 0x46CA1F0

#define mmDCORE3_MME_QM_CP_MSG_BASE0_ADDR_LO_1 0x46CA1F4

#define mmDCORE3_MME_QM_CP_MSG_BASE0_ADDR_LO_2 0x46CA1F8

#define mmDCORE3_MME_QM_CP_MSG_BASE0_ADDR_LO_3 0x46CA1FC

#define mmDCORE3_MME_QM_CP_MSG_BASE0_ADDR_LO_4 0x46CA200

#define mmDCORE3_MME_QM_CP_MSG_BASE0_ADDR_HI_0 0x46CA204

#define mmDCORE3_MME_QM_CP_MSG_BASE0_ADDR_HI_1 0x46CA208

#define mmDCORE3_MME_QM_CP_MSG_BASE0_ADDR_HI_2 0x46CA20C

#define mmDCORE3_MME_QM_CP_MSG_BASE0_ADDR_HI_3 0x46CA210

#define mmDCORE3_MME_QM_CP_MSG_BASE0_ADDR_HI_4 0x46CA214

#define mmDCORE3_MME_QM_CP_MSG_BASE1_ADDR_LO_0 0x46CA218

#define mmDCORE3_MME_QM_CP_MSG_BASE1_ADDR_LO_1 0x46CA21C

#define mmDCORE3_MME_QM_CP_MSG_BASE1_ADDR_LO_2 0x46CA220

#define mmDCORE3_MME_QM_CP_MSG_BASE1_ADDR_LO_3 0x46CA224

#define mmDCORE3_MME_QM_CP_MSG_BASE1_ADDR_LO_4 0x46CA228

#define mmDCORE3_MME_QM_CP_MSG_BASE1_ADDR_HI_0 0x46CA22C

#define mmDCORE3_MME_QM_CP_MSG_BASE1_ADDR_HI_1 0x46CA230

#define mmDCORE3_MME_QM_CP_MSG_BASE1_ADDR_HI_2 0x46CA234

#define mmDCORE3_MME_QM_CP_MSG_BASE1_ADDR_HI_3 0x46CA238

#define mmDCORE3_MME_QM_CP_MSG_BASE1_ADDR_HI_4 0x46CA23C

#define mmDCORE3_MME_QM_CP_MSG_BASE2_ADDR_LO_0 0x46CA240

#define mmDCORE3_MME_QM_CP_MSG_BASE2_ADDR_LO_1 0x46CA244

#define mmDCORE3_MME_QM_CP_MSG_BASE2_ADDR_LO_2 0x46CA248

#define mmDCORE3_MME_QM_CP_MSG_BASE2_ADDR_LO_3 0x46CA24C

#define mmDCORE3_MME_QM_CP_MSG_BASE2_ADDR_LO_4 0x46CA250

#define mmDCORE3_MME_QM_CP_MSG_BASE2_ADDR_HI_0 0x46CA254

#define mmDCORE3_MME_QM_CP_MSG_BASE2_ADDR_HI_1 0x46CA258

#define mmDCORE3_MME_QM_CP_MSG_BASE2_ADDR_HI_2 0x46CA25C

#define mmDCORE3_MME_QM_CP_MSG_BASE2_ADDR_HI_3 0x46CA260

#define mmDCORE3_MME_QM_CP_MSG_BASE2_ADDR_HI_4 0x46CA264

#define mmDCORE3_MME_QM_CP_MSG_BASE3_ADDR_LO_0 0x46CA268

#define mmDCORE3_MME_QM_CP_MSG_BASE3_ADDR_LO_1 0x46CA26C

#define mmDCORE3_MME_QM_CP_MSG_BASE3_ADDR_LO_2 0x46CA270

#define mmDCORE3_MME_QM_CP_MSG_BASE3_ADDR_LO_3 0x46CA274

#define mmDCORE3_MME_QM_CP_MSG_BASE3_ADDR_LO_4 0x46CA278

#define mmDCORE3_MME_QM_CP_MSG_BASE3_ADDR_HI_0 0x46CA27C

#define mmDCORE3_MME_QM_CP_MSG_BASE3_ADDR_HI_1 0x46CA280

#define mmDCORE3_MME_QM_CP_MSG_BASE3_ADDR_HI_2 0x46CA284

#define mmDCORE3_MME_QM_CP_MSG_BASE3_ADDR_HI_3 0x46CA288

#define mmDCORE3_MME_QM_CP_MSG_BASE3_ADDR_HI_4 0x46CA28C

#define mmDCORE3_MME_QM_CP_FENCE0_RDATA_0 0x46CA290

#define mmDCORE3_MME_QM_CP_FENCE0_RDATA_1 0x46CA294

#define mmDCORE3_MME_QM_CP_FENCE0_RDATA_2 0x46CA298

#define mmDCORE3_MME_QM_CP_FENCE0_RDATA_3 0x46CA29C

#define mmDCORE3_MME_QM_CP_FENCE0_RDATA_4 0x46CA2A0

#define mmDCORE3_MME_QM_CP_FENCE1_RDATA_0 0x46CA2A4

#define mmDCORE3_MME_QM_CP_FENCE1_RDATA_1 0x46CA2A8

#define mmDCORE3_MME_QM_CP_FENCE1_RDATA_2 0x46CA2AC

#define mmDCORE3_MME_QM_CP_FENCE1_RDATA_3 0x46CA2B0

#define mmDCORE3_MME_QM_CP_FENCE1_RDATA_4 0x46CA2B4

#define mmDCORE3_MME_QM_CP_FENCE2_RDATA_0 0x46CA2B8

#define mmDCORE3_MME_QM_CP_FENCE2_RDATA_1 0x46CA2BC

#define mmDCORE3_MME_QM_CP_FENCE2_RDATA_2 0x46CA2C0

#define mmDCORE3_MME_QM_CP_FENCE2_RDATA_3 0x46CA2C4

#define mmDCORE3_MME_QM_CP_FENCE2_RDATA_4 0x46CA2C8

#define mmDCORE3_MME_QM_CP_FENCE3_RDATA_0 0x46CA2CC

#define mmDCORE3_MME_QM_CP_FENCE3_RDATA_1 0x46CA2D0

#define mmDCORE3_MME_QM_CP_FENCE3_RDATA_2 0x46CA2D4

#define mmDCORE3_MME_QM_CP_FENCE3_RDATA_3 0x46CA2D8

#define mmDCORE3_MME_QM_CP_FENCE3_RDATA_4 0x46CA2DC

#define mmDCORE3_MME_QM_CP_FENCE0_CNT_0 0x46CA2E0

#define mmDCORE3_MME_QM_CP_FENCE0_CNT_1 0x46CA2E4

#define mmDCORE3_MME_QM_CP_FENCE0_CNT_2 0x46CA2E8

#define mmDCORE3_MME_QM_CP_FENCE0_CNT_3 0x46CA2EC

#define mmDCORE3_MME_QM_CP_FENCE0_CNT_4 0x46CA2F0

#define mmDCORE3_MME_QM_CP_FENCE1_CNT_0 0x46CA2F4

#define mmDCORE3_MME_QM_CP_FENCE1_CNT_1 0x46CA2F8

#define mmDCORE3_MME_QM_CP_FENCE1_CNT_2 0x46CA2FC

#define mmDCORE3_MME_QM_CP_FENCE1_CNT_3 0x46CA300

#define mmDCORE3_MME_QM_CP_FENCE1_CNT_4 0x46CA304

#define mmDCORE3_MME_QM_CP_FENCE2_CNT_0 0x46CA308

#define mmDCORE3_MME_QM_CP_FENCE2_CNT_1 0x46CA30C

#define mmDCORE3_MME_QM_CP_FENCE2_CNT_2 0x46CA310

#define mmDCORE3_MME_QM_CP_FENCE2_CNT_3 0x46CA314

#define mmDCORE3_MME_QM_CP_FENCE2_CNT_4 0x46CA318

#define mmDCORE3_MME_QM_CP_FENCE3_CNT_0 0x46CA31C

#define mmDCORE3_MME_QM_CP_FENCE3_CNT_1 0x46CA320

#define mmDCORE3_MME_QM_CP_FENCE3_CNT_2 0x46CA324

#define mmDCORE3_MME_QM_CP_FENCE3_CNT_3 0x46CA328

#define mmDCORE3_MME_QM_CP_FENCE3_CNT_4 0x46CA32C

#define mmDCORE3_MME_QM_CP_BARRIER_CFG 0x46CA330

#define mmDCORE3_MME_QM_CP_LDMA_SRC_BASE_LO_OFFSET 0x46CA334

#define mmDCORE3_MME_QM_CP_LDMA_DST_BASE_LO_OFFSET 0x46CA338

#define mmDCORE3_MME_QM_CP_LDMA_TSIZE_OFFSET 0x46CA33C

#define mmDCORE3_MME_QM_CP_CQ_PTR_LO_OFFSET_0 0x46CA340

#define mmDCORE3_MME_QM_CP_CQ_PTR_LO_OFFSET_1 0x46CA344

#define mmDCORE3_MME_QM_CP_CQ_PTR_LO_OFFSET_2 0x46CA348

#define mmDCORE3_MME_QM_CP_CQ_PTR_LO_OFFSET_3 0x46CA34C

#define mmDCORE3_MME_QM_CP_CQ_PTR_LO_OFFSET_4 0x46CA350

#define mmDCORE3_MME_QM_CP_STS_0 0x46CA368

#define mmDCORE3_MME_QM_CP_STS_1 0x46CA36C

#define mmDCORE3_MME_QM_CP_STS_2 0x46CA370

#define mmDCORE3_MME_QM_CP_STS_3 0x46CA374

#define mmDCORE3_MME_QM_CP_STS_4 0x46CA378

#define mmDCORE3_MME_QM_CP_CURRENT_INST_LO_0 0x46CA37C

#define mmDCORE3_MME_QM_CP_CURRENT_INST_LO_1 0x46CA380

#define mmDCORE3_MME_QM_CP_CURRENT_INST_LO_2 0x46CA384

#define mmDCORE3_MME_QM_CP_CURRENT_INST_LO_3 0x46CA388

#define mmDCORE3_MME_QM_CP_CURRENT_INST_LO_4 0x46CA38C

#define mmDCORE3_MME_QM_CP_CURRENT_INST_HI_0 0x46CA390

#define mmDCORE3_MME_QM_CP_CURRENT_INST_HI_1 0x46CA394

#define mmDCORE3_MME_QM_CP_CURRENT_INST_HI_2 0x46CA398

#define mmDCORE3_MME_QM_CP_CURRENT_INST_HI_3 0x46CA39C

#define mmDCORE3_MME_QM_CP_CURRENT_INST_HI_4 0x46CA3A0

#define mmDCORE3_MME_QM_CP_PRED_0 0x46CA3A4

#define mmDCORE3_MME_QM_CP_PRED_1 0x46CA3A8

#define mmDCORE3_MME_QM_CP_PRED_2 0x46CA3AC

#define mmDCORE3_MME_QM_CP_PRED_3 0x46CA3B0

#define mmDCORE3_MME_QM_CP_PRED_4 0x46CA3B4

#define mmDCORE3_MME_QM_CP_PRED_UPEN_0 0x46CA3B8

#define mmDCORE3_MME_QM_CP_PRED_UPEN_1 0x46CA3BC

#define mmDCORE3_MME_QM_CP_PRED_UPEN_2 0x46CA3C0

#define mmDCORE3_MME_QM_CP_PRED_UPEN_3 0x46CA3C4

#define mmDCORE3_MME_QM_CP_PRED_UPEN_4 0x46CA3C8

#define mmDCORE3_MME_QM_CP_DBG_0_0 0x46CA3CC

#define mmDCORE3_MME_QM_CP_DBG_0_1 0x46CA3D0

#define mmDCORE3_MME_QM_CP_DBG_0_2 0x46CA3D4

#define mmDCORE3_MME_QM_CP_DBG_0_3 0x46CA3D8

#define mmDCORE3_MME_QM_CP_DBG_0_4 0x46CA3DC

#define mmDCORE3_MME_QM_CP_CPDMA_UP_CRED_0 0x46CA3E0

#define mmDCORE3_MME_QM_CP_CPDMA_UP_CRED_1 0x46CA3E4

#define mmDCORE3_MME_QM_CP_CPDMA_UP_CRED_2 0x46CA3E8

#define mmDCORE3_MME_QM_CP_CPDMA_UP_CRED_3 0x46CA3EC

#define mmDCORE3_MME_QM_CP_CPDMA_UP_CRED_4 0x46CA3F0

#define mmDCORE3_MME_QM_CP_IN_DATA_LO_0 0x46CA3F4

#define mmDCORE3_MME_QM_CP_IN_DATA_LO_1 0x46CA3F8

#define mmDCORE3_MME_QM_CP_IN_DATA_LO_2 0x46CA3FC

#define mmDCORE3_MME_QM_CP_IN_DATA_LO_3 0x46CA400

#define mmDCORE3_MME_QM_CP_IN_DATA_LO_4 0x46CA404

#define mmDCORE3_MME_QM_CP_IN_DATA_HI_0 0x46CA408

#define mmDCORE3_MME_QM_CP_IN_DATA_HI_1 0x46CA40C

#define mmDCORE3_MME_QM_CP_IN_DATA_HI_2 0x46CA410

#define mmDCORE3_MME_QM_CP_IN_DATA_HI_3 0x46CA414

#define mmDCORE3_MME_QM_CP_IN_DATA_HI_4 0x46CA418

#define mmDCORE3_MME_QM_PQC_HBW_BASE_LO_0 0x46CA41C

#define mmDCORE3_MME_QM_PQC_HBW_BASE_LO_1 0x46CA420

#define mmDCORE3_MME_QM_PQC_HBW_BASE_LO_2 0x46CA424

#define mmDCORE3_MME_QM_PQC_HBW_BASE_LO_3 0x46CA428

#define mmDCORE3_MME_QM_PQC_HBW_BASE_HI_0 0x46CA42C

#define mmDCORE3_MME_QM_PQC_HBW_BASE_HI_1 0x46CA430

#define mmDCORE3_MME_QM_PQC_HBW_BASE_HI_2 0x46CA434

#define mmDCORE3_MME_QM_PQC_HBW_BASE_HI_3 0x46CA438

#define mmDCORE3_MME_QM_PQC_SIZE_0 0x46CA43C

#define mmDCORE3_MME_QM_PQC_SIZE_1 0x46CA440

#define mmDCORE3_MME_QM_PQC_SIZE_2 0x46CA444

#define mmDCORE3_MME_QM_PQC_SIZE_3 0x46CA448

#define mmDCORE3_MME_QM_PQC_PI_0 0x46CA44C

#define mmDCORE3_MME_QM_PQC_PI_1 0x46CA450

#define mmDCORE3_MME_QM_PQC_PI_2 0x46CA454

#define mmDCORE3_MME_QM_PQC_PI_3 0x46CA458

#define mmDCORE3_MME_QM_PQC_LBW_WDATA_0 0x46CA45C

#define mmDCORE3_MME_QM_PQC_LBW_WDATA_1 0x46CA460

#define mmDCORE3_MME_QM_PQC_LBW_WDATA_2 0x46CA464

#define mmDCORE3_MME_QM_PQC_LBW_WDATA_3 0x46CA468

#define mmDCORE3_MME_QM_PQC_LBW_BASE_LO_0 0x46CA46C

#define mmDCORE3_MME_QM_PQC_LBW_BASE_LO_1 0x46CA470

#define mmDCORE3_MME_QM_PQC_LBW_BASE_LO_2 0x46CA474

#define mmDCORE3_MME_QM_PQC_LBW_BASE_LO_3 0x46CA478

#define mmDCORE3_MME_QM_PQC_LBW_BASE_HI_0 0x46CA47C

#define mmDCORE3_MME_QM_PQC_LBW_BASE_HI_1 0x46CA480

#define mmDCORE3_MME_QM_PQC_LBW_BASE_HI_2 0x46CA484

#define mmDCORE3_MME_QM_PQC_LBW_BASE_HI_3 0x46CA488

#define mmDCORE3_MME_QM_PQC_CFG 0x46CA48C

#define mmDCORE3_MME_QM_PQC_SECURE_PUSH_IND 0x46CA490

#define mmDCORE3_MME_QM_ARB_MASK 0x46CA4A0

#define mmDCORE3_MME_QM_ARB_CFG_0 0x46CA4A4

#define mmDCORE3_MME_QM_ARB_CHOICE_Q_PUSH 0x46CA4A8

#define mmDCORE3_MME_QM_ARB_WRR_WEIGHT_0 0x46CA4AC

#define mmDCORE3_MME_QM_ARB_WRR_WEIGHT_1 0x46CA4B0

#define mmDCORE3_MME_QM_ARB_WRR_WEIGHT_2 0x46CA4B4

#define mmDCORE3_MME_QM_ARB_WRR_WEIGHT_3 0x46CA4B8

#define mmDCORE3_MME_QM_ARB_CFG_1 0x46CA4BC

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_0 0x46CA4C0

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_1 0x46CA4C4

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_2 0x46CA4C8

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_3 0x46CA4CC

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_4 0x46CA4D0

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_5 0x46CA4D4

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_6 0x46CA4D8

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_7 0x46CA4DC

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_8 0x46CA4E0

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_9 0x46CA4E4

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_10 0x46CA4E8

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_11 0x46CA4EC

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_12 0x46CA4F0

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_13 0x46CA4F4

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_14 0x46CA4F8

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_15 0x46CA4FC

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_16 0x46CA500

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_17 0x46CA504

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_18 0x46CA508

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_19 0x46CA50C

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_20 0x46CA510

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_21 0x46CA514

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_22 0x46CA518

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_23 0x46CA51C

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_24 0x46CA520

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_25 0x46CA524

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_26 0x46CA528

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_27 0x46CA52C

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_28 0x46CA530

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_29 0x46CA534

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_30 0x46CA538

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_31 0x46CA53C

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_32 0x46CA540

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_33 0x46CA544

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_34 0x46CA548

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_35 0x46CA54C

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_36 0x46CA550

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_37 0x46CA554

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_38 0x46CA558

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_39 0x46CA55C

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_40 0x46CA560

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_41 0x46CA564

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_42 0x46CA568

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_43 0x46CA56C

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_44 0x46CA570

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_45 0x46CA574

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_46 0x46CA578

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_47 0x46CA57C

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_48 0x46CA580

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_49 0x46CA584

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_50 0x46CA588

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_51 0x46CA58C

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_52 0x46CA590

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_53 0x46CA594

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_54 0x46CA598

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_55 0x46CA59C

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_56 0x46CA5A0

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_57 0x46CA5A4

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_58 0x46CA5A8

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_59 0x46CA5AC

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_60 0x46CA5B0

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_61 0x46CA5B4

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_62 0x46CA5B8

#define mmDCORE3_MME_QM_ARB_MST_AVAIL_CRED_63 0x46CA5BC

#define mmDCORE3_MME_QM_ARB_MST_CRED_INC 0x46CA5E0

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_0 0x46CA5E4

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_1 0x46CA5E8

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_2 0x46CA5EC

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_3 0x46CA5F0

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_4 0x46CA5F4

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_5 0x46CA5F8

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_6 0x46CA5FC

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_7 0x46CA600

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_8 0x46CA604

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_9 0x46CA608

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_10 0x46CA60C

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_11 0x46CA610

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_12 0x46CA614

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_13 0x46CA618

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_14 0x46CA61C

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_15 0x46CA620

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_16 0x46CA624

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_17 0x46CA628

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_18 0x46CA62C

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_19 0x46CA630

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_20 0x46CA634

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_21 0x46CA638

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_22 0x46CA63C

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_23 0x46CA640

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_24 0x46CA644

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_25 0x46CA648

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_26 0x46CA64C

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_27 0x46CA650

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_28 0x46CA654

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_29 0x46CA658

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_30 0x46CA65C

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_31 0x46CA660

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_32 0x46CA664

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_33 0x46CA668

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_34 0x46CA66C

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_35 0x46CA670

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_36 0x46CA674

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_37 0x46CA678

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_38 0x46CA67C

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_39 0x46CA680

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_40 0x46CA684

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_41 0x46CA688

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_42 0x46CA68C

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_43 0x46CA690

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_44 0x46CA694

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_45 0x46CA698

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_46 0x46CA69C

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_47 0x46CA6A0

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_48 0x46CA6A4

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_49 0x46CA6A8

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_50 0x46CA6AC

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_51 0x46CA6B0

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_52 0x46CA6B4

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_53 0x46CA6B8

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_54 0x46CA6BC

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_55 0x46CA6C0

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_56 0x46CA6C4

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_57 0x46CA6C8

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_58 0x46CA6CC

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_59 0x46CA6D0

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_60 0x46CA6D4

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_61 0x46CA6D8

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_62 0x46CA6DC

#define mmDCORE3_MME_QM_ARB_MST_CHOICE_PUSH_OFST_63 0x46CA6E0

#define mmDCORE3_MME_QM_ARB_SLV_MASTER_INC_CRED_OFST 0x46CA704

#define mmDCORE3_MME_QM_ARB_MST_SLAVE_EN 0x46CA708

#define mmDCORE3_MME_QM_ARB_MST_SLAVE_EN_1 0x46CA70C

#define mmDCORE3_MME_QM_ARB_SLV_CHOICE_WDT 0x46CA710

#define mmDCORE3_MME_QM_ARB_SLV_ID 0x46CA714

#define mmDCORE3_MME_QM_ARB_MST_QUIET_PER 0x46CA718

#define mmDCORE3_MME_QM_ARB_MSG_MAX_INFLIGHT 0x46CA744

#define mmDCORE3_MME_QM_ARB_BASE_LO 0x46CA754

#define mmDCORE3_MME_QM_ARB_BASE_HI 0x46CA758

#define mmDCORE3_MME_QM_ARB_STATE_STS 0x46CA780

#define mmDCORE3_MME_QM_ARB_CHOICE_FULLNESS_STS 0x46CA784

#define mmDCORE3_MME_QM_ARB_MSG_STS 0x46CA788

#define mmDCORE3_MME_QM_ARB_SLV_CHOICE_Q_HEAD 0x46CA78C

#define mmDCORE3_MME_QM_ARB_ERR_CAUSE 0x46CA79C

#define mmDCORE3_MME_QM_ARB_ERR_MSG_EN 0x46CA7A0

#define mmDCORE3_MME_QM_ARB_ERR_STS_DRP 0x46CA7A8

#define mmDCORE3_MME_QM_ARB_MST_CRED_STS 0x46CA7B0

#define mmDCORE3_MME_QM_ARB_MST_CRED_STS_1 0x46CA7B4

#define mmDCORE3_MME_QM_CSMR_STRICT_PRIO_CFG 0x46CA7FC

#define mmDCORE3_MME_QM_ARC_CQ_CFG0 0x46CA800

#define mmDCORE3_MME_QM_ARC_CQ_CFG1 0x46CA804

#define mmDCORE3_MME_QM_ARC_CQ_PTR_LO 0x46CA808

#define mmDCORE3_MME_QM_ARC_CQ_PTR_HI 0x46CA80C

#define mmDCORE3_MME_QM_ARC_CQ_TSIZE 0x46CA810

#define mmDCORE3_MME_QM_ARC_CQ_CTL 0x46CA814

#define mmDCORE3_MME_QM_ARC_CQ_IFIFO_STS 0x46CA81C

#define mmDCORE3_MME_QM_ARC_CQ_STS0 0x46CA820

#define mmDCORE3_MME_QM_ARC_CQ_STS1 0x46CA824

#define mmDCORE3_MME_QM_ARC_CQ_TSIZE_STS 0x46CA828

#define mmDCORE3_MME_QM_ARC_CQ_PTR_LO_STS 0x46CA82C

#define mmDCORE3_MME_QM_ARC_CQ_PTR_HI_STS 0x46CA830

#define mmDCORE3_MME_QM_CP_WR_ARC_ADDR_HI 0x46CA834

#define mmDCORE3_MME_QM_CP_WR_ARC_ADDR_LO 0x46CA838

#define mmDCORE3_MME_QM_ARC_CQ_IFIFO_MSG_BASE_HI 0x46CA83C

#define mmDCORE3_MME_QM_ARC_CQ_IFIFO_MSG_BASE_LO 0x46CA840

#define mmDCORE3_MME_QM_ARC_CQ_CTL_MSG_BASE_HI 0x46CA844

#define mmDCORE3_MME_QM_ARC_CQ_CTL_MSG_BASE_LO 0x46CA848

#define mmDCORE3_MME_QM_CQ_IFIFO_MSG_BASE_HI 0x46CA84C

#define mmDCORE3_MME_QM_CQ_IFIFO_MSG_BASE_LO 0x46CA850

#define mmDCORE3_MME_QM_CQ_CTL_MSG_BASE_HI 0x46CA854

#define mmDCORE3_MME_QM_CQ_CTL_MSG_BASE_LO 0x46CA858

#define mmDCORE3_MME_QM_ADDR_OVRD 0x46CA85C

#define mmDCORE3_MME_QM_CQ_IFIFO_CI_0 0x46CA860

#define mmDCORE3_MME_QM_CQ_IFIFO_CI_1 0x46CA864

#define mmDCORE3_MME_QM_CQ_IFIFO_CI_2 0x46CA868

#define mmDCORE3_MME_QM_CQ_IFIFO_CI_3 0x46CA86C

#define mmDCORE3_MME_QM_CQ_IFIFO_CI_4 0x46CA870

#define mmDCORE3_MME_QM_ARC_CQ_IFIFO_CI 0x46CA874

#define mmDCORE3_MME_QM_CQ_CTL_CI_0 0x46CA878

#define mmDCORE3_MME_QM_CQ_CTL_CI_1 0x46CA87C

#define mmDCORE3_MME_QM_CQ_CTL_CI_2 0x46CA880

#define mmDCORE3_MME_QM_CQ_CTL_CI_3 0x46CA884

#define mmDCORE3_MME_QM_CQ_CTL_CI_4 0x46CA888

#define mmDCORE3_MME_QM_ARC_CQ_CTL_CI 0x46CA88C

#define mmDCORE3_MME_QM_CP_CFG 0x46CA890

#define mmDCORE3_MME_QM_CP_EXT_SWITCH 0x46CA894

#define mmDCORE3_MME_QM_CP_SWITCH_WD_SET 0x46CA898

#define mmDCORE3_MME_QM_CP_SWITCH_WD 0x46CA89C

#define mmDCORE3_MME_QM_ARC_LB_ADDR_BASE_LO 0x46CA8A4

#define mmDCORE3_MME_QM_ARC_LB_ADDR_BASE_HI 0x46CA8A8

#define mmDCORE3_MME_QM_ENGINE_BASE_ADDR_HI 0x46CA8AC

#define mmDCORE3_MME_QM_ENGINE_BASE_ADDR_LO 0x46CA8B0

#define mmDCORE3_MME_QM_ENGINE_ADDR_RANGE_SIZE 0x46CA8B4

#define mmDCORE3_MME_QM_QM_ARC_AUX_BASE_ADDR_HI 0x46CA8B8

#define mmDCORE3_MME_QM_QM_ARC_AUX_BASE_ADDR_LO 0x46CA8BC

#define mmDCORE3_MME_QM_QM_BASE_ADDR_HI 0x46CA8C0

#define mmDCORE3_MME_QM_QM_BASE_ADDR_LO 0x46CA8C4

#define mmDCORE3_MME_QM_ARC_PQC_SECURE_PUSH_IND 0x46CA8C8

#define mmDCORE3_MME_QM_PQC_STS_0_0 0x46CA8D0

#define mmDCORE3_MME_QM_PQC_STS_0_1 0x46CA8D4

#define mmDCORE3_MME_QM_PQC_STS_0_2 0x46CA8D8

#define mmDCORE3_MME_QM_PQC_STS_0_3 0x46CA8DC

#define mmDCORE3_MME_QM_PQC_STS_1_0 0x46CA8E0

#define mmDCORE3_MME_QM_PQC_STS_1_1 0x46CA8E4

#define mmDCORE3_MME_QM_PQC_STS_1_2 0x46CA8E8

#define mmDCORE3_MME_QM_PQC_STS_1_3 0x46CA8EC

#define mmDCORE3_MME_QM_SEI_STATUS 0x46CA8F0

#define mmDCORE3_MME_QM_SEI_MASK 0x46CA8F4

#define mmDCORE3_MME_QM_GLBL_ERR_ADDR_LO 0x46CAD00

#define mmDCORE3_MME_QM_GLBL_ERR_ADDR_HI 0x46CAD04

#define mmDCORE3_MME_QM_GLBL_ERR_WDATA 0x46CAD08

#define mmDCORE3_MME_QM_L2H_MASK_LO 0x46CAD14

#define mmDCORE3_MME_QM_L2H_MASK_HI 0x46CAD18

#define mmDCORE3_MME_QM_L2H_CMPR_LO 0x46CAD1C

#define mmDCORE3_MME_QM_L2H_CMPR_HI 0x46CAD20

#define mmDCORE3_MME_QM_LOCAL_RANGE_BASE 0x46CAD24

#define mmDCORE3_MME_QM_LOCAL_RANGE_SIZE 0x46CAD28

#define mmDCORE3_MME_QM_HBW_RD_RATE_LIM_CFG_1 0x46CAD30

#define mmDCORE3_MME_QM_LBW_WR_RATE_LIM_CFG_0 0x46CAD34

#define mmDCORE3_MME_QM_LBW_WR_RATE_LIM_CFG_1 0x46CAD38

#define mmDCORE3_MME_QM_HBW_RD_RATE_LIM_CFG_0 0x46CAD3C

#define mmDCORE3_MME_QM_IND_GW_APB_CFG 0x46CAD40

#define mmDCORE3_MME_QM_IND_GW_APB_WDATA 0x46CAD44

#define mmDCORE3_MME_QM_IND_GW_APB_RDATA 0x46CAD48

#define mmDCORE3_MME_QM_IND_GW_APB_STATUS 0x46CAD4C

#define mmDCORE3_MME_QM_PERF_CNT_FREE_LO 0x46CAD60

#define mmDCORE3_MME_QM_PERF_CNT_FREE_HI 0x46CAD64

#define mmDCORE3_MME_QM_PERF_CNT_IDLE_LO 0x46CAD68

#define mmDCORE3_MME_QM_PERF_CNT_IDLE_HI 0x46CAD6C

#define mmDCORE3_MME_QM_PERF_CNT_CFG 0x46CAD70

#endif /* ASIC_REG_DCORE3_MME_QM_REGS_H_ */
