#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000015ab682c4a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000015ab683ca20 .scope module, "tb_alu_div_32" "tb_alu_div_32" 3 3;
 .timescale -9 -12;
v0000015ab69688c0_0 .net "ALUFlags", 4 0, v0000015ab6966840_0;  1 drivers
v0000015ab69694a0_0 .var "a", 31 0;
v0000015ab6969180_0 .var "b", 31 0;
v0000015ab69695e0_0 .var "expected", 31 0;
v0000015ab696a940_0 .var "expectedFlags", 4 0;
v0000015ab6969220_0 .var "op", 1 0;
v0000015ab6969f40_0 .net "y", 31 0, v0000015ab696a6c0_0;  1 drivers
S_0000015ab683e8b0 .scope module, "DUT" "alu" 3 14, 4 8 0, S_0000015ab683ca20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 2 "op";
    .port_info 3 /OUTPUT 32 "y";
    .port_info 4 /OUTPUT 5 "ALUFlags";
P_0000015ab682d190 .param/l "BS" 1 4 31, +C4<00000000000000000000000000011111>;
P_0000015ab682d1c8 .param/l "EBS" 1 4 30, +C4<00000000000000000000000000000111>;
P_0000015ab682d200 .param/l "EXP_BITS" 1 4 24, +C4<00000000000000000000000000001000>;
P_0000015ab682d238 .param/l "FRAC_BITS" 1 4 25, +C4<00000000000000000000000000010111>;
P_0000015ab682d270 .param/l "MBS" 1 4 29, +C4<00000000000000000000000000010110>;
P_0000015ab682d2a8 .param/l "SIGN_POS" 1 4 26, +C4<00000000000000000000000000011111>;
P_0000015ab682d2e0 .param/l "system" 0 4 8, +C4<00000000000000000000000000100000>;
L_0000015ab6ae0150 .functor NOT 1, L_0000015ab6a862f0, C4<0>, C4<0>, C4<0>;
L_0000015ab6ae1730 .functor AND 1, L_0000015ab6a6c3f0, L_0000015ab6a6dbb0, C4<1>, C4<1>;
L_0000015ab6ae2140 .functor AND 1, L_0000015ab6a6df70, L_0000015ab6a6e0b0, C4<1>, C4<1>;
L_0000015ab6ae1ea0 .functor OR 1, L_0000015ab6ae23e0, L_0000015ab6ae2450, C4<0>, C4<0>;
L_0000015ab6ae26f0 .functor OR 1, L_0000015ab6ae12d0, L_0000015ab6ae1340, C4<0>, C4<0>;
v0000015ab6966840_0 .var "ALUFlags", 4 0;
v0000015ab6967100_0 .net *"_ivl_1", 0 0, L_0000015ab6a862f0;  1 drivers
L_0000015ab69d0f20 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0000015ab6968280_0 .net/2u *"_ivl_12", 7 0, L_0000015ab69d0f20;  1 drivers
v0000015ab6966160_0 .net *"_ivl_14", 0 0, L_0000015ab6a6c3f0;  1 drivers
L_0000015ab69d0f68 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015ab6967560_0 .net/2u *"_ivl_16", 22 0, L_0000015ab69d0f68;  1 drivers
v0000015ab69676a0_0 .net *"_ivl_18", 0 0, L_0000015ab6a6dbb0;  1 drivers
v0000015ab6966200_0 .net *"_ivl_2", 0 0, L_0000015ab6ae0150;  1 drivers
L_0000015ab69d0fb0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000015ab69671a0_0 .net/2u *"_ivl_22", 7 0, L_0000015ab69d0fb0;  1 drivers
v0000015ab6967380_0 .net *"_ivl_24", 0 0, L_0000015ab6a6df70;  1 drivers
L_0000015ab69d0ff8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015ab6966520_0 .net/2u *"_ivl_26", 22 0, L_0000015ab69d0ff8;  1 drivers
v0000015ab6967420_0 .net *"_ivl_28", 0 0, L_0000015ab6a6e0b0;  1 drivers
v0000015ab69672e0_0 .net *"_ivl_5", 30 0, L_0000015ab6a870b0;  1 drivers
v0000015ab6966d40_0 .net "a", 31 0, v0000015ab69694a0_0;  1 drivers
v0000015ab69674c0_0 .var "a_exp", 7 0;
v0000015ab6966de0_0 .var "a_frac", 22 0;
v0000015ab69683c0_0 .var "a_is_zero", 0 0;
v0000015ab6967b00_0 .net "add_y", 31 0, L_0000015ab6a749b0;  1 drivers
v0000015ab6967c40_0 .net "any_neg_inf", 0 0, L_0000015ab6ae26f0;  1 drivers
v0000015ab69685a0_0 .net "any_pos_inf", 0 0, L_0000015ab6ae1ea0;  1 drivers
v0000015ab6968460_0 .net "b", 31 0, v0000015ab6969180_0;  1 drivers
v0000015ab69668e0_0 .var "b_exp", 7 0;
v0000015ab6967a60_0 .var "b_frac", 22 0;
v0000015ab6967ba0_0 .var "b_is_zero", 0 0;
v0000015ab6967ce0_0 .net "div_y", 31 0, L_0000015ab6a6c850;  1 drivers
v0000015ab6968640_0 .var "inx", 0 0;
v0000015ab69686e0_0 .net "is_inv_a", 0 0, L_0000015ab6ae1490;  1 drivers
v0000015ab6968820_0 .net "is_inv_b", 0 0, L_0000015ab6ae1a40;  1 drivers
v0000015ab6966980_0 .net "is_neg_inf_a", 0 0, L_0000015ab6ae12d0;  1 drivers
v0000015ab6966b60_0 .net "is_neg_inf_b", 0 0, L_0000015ab6ae1340;  1 drivers
v0000015ab6969860_0 .net "is_pos_inf_a", 0 0, L_0000015ab6ae23e0;  1 drivers
v0000015ab6969900_0 .net "is_pos_inf_b", 0 0, L_0000015ab6ae2450;  1 drivers
v0000015ab696a120_0 .net "is_special", 0 0, L_0000015ab6798be0;  1 drivers
v0000015ab696a440_0 .net "iv_div", 0 0, L_0000015ab6adf890;  1 drivers
v0000015ab6969040_0 .net "iv_mul", 0 0, L_0000015ab6ae02a0;  1 drivers
v0000015ab696ad00_0 .var "iv_sel", 0 0;
v0000015ab696ae40_0 .net "ix_add", 0 0, L_0000015ab6a59430;  1 drivers
v0000015ab6969540_0 .net "ix_div", 0 0, L_0000015ab6a6bbd0;  1 drivers
v0000015ab6968aa0_0 .net "ix_mul", 0 0, L_0000015ab6a6b810;  1 drivers
v0000015ab6968f00_0 .var "ix_sel", 0 0;
v0000015ab696a620_0 .net "ix_sub", 0 0, L_0000015ab6ae04d0;  1 drivers
v0000015ab6968be0_0 .net "mul_y", 31 0, L_0000015ab6a887d0;  1 drivers
v0000015ab6969400_0 .net "op", 1 0, v0000015ab6969220_0;  1 drivers
v0000015ab6968b40_0 .net "ov_add", 0 0, L_0000015ab6a74eb0;  1 drivers
v0000015ab6969d60_0 .net "ov_div", 0 0, L_0000015ab6a6e010;  1 drivers
v0000015ab69699a0_0 .net "ov_mul", 0 0, L_0000015ab6a6a5f0;  1 drivers
v0000015ab6968fa0_0 .var "ov_raw", 0 0;
v0000015ab6968c80_0 .net "ov_sub", 0 0, L_0000015ab6a866b0;  1 drivers
v0000015ab696a580_0 .var "ovf", 0 0;
v0000015ab6969ae0_0 .var "r_exp", 7 0;
v0000015ab6968dc0_0 .var "r_frac", 22 0;
v0000015ab696a1c0_0 .var "r_is_inf", 0 0;
v0000015ab696a260_0 .var "r_is_sub", 0 0;
v0000015ab6969360_0 .var "r_is_zero", 0 0;
v0000015ab696ada0_0 .var "sign_res", 0 0;
v0000015ab696a300_0 .net "sp_exp", 7 0, L_0000015ab6a6d9d0;  1 drivers
v0000015ab696a3a0_0 .net "sp_frac", 22 0, L_0000015ab6a6cad0;  1 drivers
v0000015ab69697c0_0 .net "special_div_zero", 0 0, L_0000015ab6799660;  1 drivers
v0000015ab6968d20_0 .net "special_invalid", 0 0, L_0000015ab6799b30;  1 drivers
v0000015ab69690e0_0 .net "special_is_denorm", 0 0, L_0000015ab6ae2140;  1 drivers
v0000015ab6969c20_0 .net "special_is_inf", 0 0, L_0000015ab6ae1730;  1 drivers
v0000015ab696ab20_0 .net "special_result", 31 0, v0000015ab6967060_0;  1 drivers
v0000015ab696a080_0 .net "sub_y", 31 0, L_0000015ab6a85df0;  1 drivers
v0000015ab6969e00_0 .net "un_add", 0 0, L_0000015ab6a59510;  1 drivers
v0000015ab696a9e0_0 .net "un_div", 0 0, L_0000015ab6a6dcf0;  1 drivers
v0000015ab6969680_0 .net "un_mul", 0 0, L_0000015ab6a6af50;  1 drivers
v0000015ab696abc0_0 .var "un_raw", 0 0;
v0000015ab696a4e0_0 .net "un_sub", 0 0, L_0000015ab6adf190;  1 drivers
v0000015ab6969ea0_0 .var "unf", 0 0;
v0000015ab696a6c0_0 .var "y", 31 0;
v0000015ab6968e60_0 .var "y_pre", 31 0;
v0000015ab6969a40_0 .var "y_sel", 31 0;
E_0000015ab67533f0/0 .event anyedge, v0000015ab68e95d0_0, v0000015ab68e9210_0, v0000015ab69674c0_0, v0000015ab6966de0_0;
E_0000015ab67533f0/1 .event anyedge, v0000015ab69668e0_0, v0000015ab6967a60_0, v0000015ab6966700_0, v0000015ab69681e0_0;
E_0000015ab67533f0/2 .event anyedge, v0000015ab6966a20_0, v0000015ab6968780_0, v0000015ab69621a0_0, v0000015ab6962a60_0;
E_0000015ab67533f0/3 .event anyedge, v0000015ab6969c20_0, v0000015ab6967c40_0, v0000015ab69685a0_0, v0000015ab69690e0_0;
E_0000015ab67533f0/4 .event anyedge, v0000015ab6967e20_0, v0000015ab68e9170_0, v0000015ab68edc70_0, v0000015ab68ee0d0_0;
E_0000015ab67533f0/5 .event anyedge, v0000015ab68f0150_0, v0000015ab695ce80_0, v0000015ab6960260_0, v0000015ab6963320_0;
E_0000015ab67533f0/6 .event anyedge, v0000015ab6961340_0, v0000015ab68f8df0_0, v0000015ab68fa8d0_0, v0000015ab68f74f0_0;
E_0000015ab67533f0/7 .event anyedge, v0000015ab68fb230_0, v0000015ab68fb2d0_0, v0000015ab68f28b0_0, v0000015ab68f46b0_0;
E_0000015ab67533f0/8 .event anyedge, v0000015ab68f1870_0, v0000015ab68f6e10_0, v0000015ab68f67d0_0, v0000015ab6969a40_0;
E_0000015ab67533f0/9 .event anyedge, v0000015ab6968fa0_0, v0000015ab696ada0_0, v0000015ab696abc0_0, v0000015ab6968e60_0;
E_0000015ab67533f0/10 .event anyedge, v0000015ab6969ae0_0, v0000015ab6968dc0_0, v0000015ab696a1c0_0, v0000015ab696a260_0;
E_0000015ab67533f0/11 .event anyedge, v0000015ab6969360_0, v0000015ab69683c0_0, v0000015ab6967ba0_0, v0000015ab6968f00_0;
E_0000015ab67533f0/12 .event anyedge, v0000015ab696a580_0, v0000015ab6969ea0_0, v0000015ab696ad00_0, v0000015ab6968640_0;
E_0000015ab67533f0 .event/or E_0000015ab67533f0/0, E_0000015ab67533f0/1, E_0000015ab67533f0/2, E_0000015ab67533f0/3, E_0000015ab67533f0/4, E_0000015ab67533f0/5, E_0000015ab67533f0/6, E_0000015ab67533f0/7, E_0000015ab67533f0/8, E_0000015ab67533f0/9, E_0000015ab67533f0/10, E_0000015ab67533f0/11, E_0000015ab67533f0/12;
L_0000015ab6a862f0 .part v0000015ab6969180_0, 31, 1;
L_0000015ab6a870b0 .part v0000015ab6969180_0, 0, 31;
L_0000015ab6a85710 .concat [ 31 1 0 0], L_0000015ab6a870b0, L_0000015ab6ae0150;
L_0000015ab6a6d9d0 .part v0000015ab6967060_0, 23, 8;
L_0000015ab6a6cad0 .part v0000015ab6967060_0, 0, 23;
L_0000015ab6a6c3f0 .cmp/eq 8, L_0000015ab6a6d9d0, L_0000015ab69d0f20;
L_0000015ab6a6dbb0 .cmp/eq 23, L_0000015ab6a6cad0, L_0000015ab69d0f68;
L_0000015ab6a6df70 .cmp/eq 8, L_0000015ab6a6d9d0, L_0000015ab69d0fb0;
L_0000015ab6a6e0b0 .cmp/ne 23, L_0000015ab6a6cad0, L_0000015ab69d0ff8;
S_0000015ab683db10 .scope module, "U_ADD" "Suma16Bits" 4 55, 5 227 0, S_0000015ab683e8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "S";
    .port_info 1 /INPUT 32 "R";
    .port_info 2 /OUTPUT 32 "F";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow";
    .port_info 5 /OUTPUT 1 "inexact";
P_0000015ab683cbb0 .param/l "BS" 0 5 227, +C4<00000000000000000000000000011111>;
P_0000015ab683cbe8 .param/l "EBS" 0 5 227, +C4<00000000000000000000000000000111>;
P_0000015ab683cc20 .param/l "MBS" 0 5 227, +C4<00000000000000000000000000010110>;
L_0000015ab6a28a40 .functor OR 1, L_0000015ab696e680, L_0000015ab696dfa0, C4<0>, C4<0>;
L_0000015ab6a29680 .functor OR 1, L_0000015ab696dc80, L_0000015ab696e040, C4<0>, C4<0>;
L_0000015ab6a285e0 .functor XOR 1, L_0000015ab696e0e0, L_0000015ab696f080, C4<0>, C4<0>;
L_0000015ab6a296f0 .functor AND 1, L_0000015ab6a285e0, L_0000015ab696da00, C4<1>, C4<1>;
L_0000015ab6a28730 .functor AND 1, L_0000015ab6a296f0, L_0000015ab696d960, C4<1>, C4<1>;
L_0000015ab6a29760 .functor NOT 23, L_0000015ab696c100, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_0000015ab6a27e00 .functor AND 1, L_0000015ab696f9e0, L_0000015ab696e540, C4<1>, C4<1>;
L_0000015ab6a297d0 .functor NOT 23, L_0000015ab696b8e0, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_0000015ab6a29840 .functor AND 1, L_0000015ab6a27e00, L_0000015ab696ef40, C4<1>, C4<1>;
L_0000015ab6a27e70 .functor NOT 8, L_0000015ab696c880, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000015ab6a2a2c0 .functor AND 1, L_0000015ab6a29840, L_0000015ab696e5e0, C4<1>, C4<1>;
L_0000015ab6a29ca0 .functor NOT 8, L_0000015ab696cba0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000015ab6a2a1e0 .functor AND 1, L_0000015ab6a2a2c0, L_0000015ab696ecc0, C4<1>, C4<1>;
L_0000015ab6a29bc0 .functor OR 1, L_0000015ab6a28730, L_0000015ab6a2a1e0, C4<0>, C4<0>;
L_0000015ab6a59f90 .functor AND 1, L_0000015ab6a285e0, L_0000015ab6a29bc0, C4<1>, C4<1>;
L_0000015ab6a59430 .functor BUFZ 1, L_0000015ab6a29680, C4<0>, C4<0>, C4<0>;
L_0000015ab6a59510 .functor AND 1, L_0000015ab6a74f50, L_0000015ab6a59430, C4<1>, C4<1>;
v0000015ab68e9170_0 .net "F", 31 0, L_0000015ab6a749b0;  alias, 1 drivers
v0000015ab68e9210_0 .net "R", 31 0, v0000015ab6969180_0;  alias, 1 drivers
v0000015ab68e95d0_0 .net "S", 31 0, v0000015ab69694a0_0;  alias, 1 drivers
v0000015ab68ea250_0 .net *"_ivl_109", 0 0, L_0000015ab6a59f90;  1 drivers
L_0000015ab69cefe8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015ab68ecaf0_0 .net/2u *"_ivl_110", 0 0, L_0000015ab69cefe8;  1 drivers
v0000015ab68ed090_0 .net *"_ivl_112", 0 0, L_0000015ab6a742d0;  1 drivers
L_0000015ab69cf030 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000015ab68ed1d0_0 .net/2u *"_ivl_116", 7 0, L_0000015ab69cf030;  1 drivers
v0000015ab68ed8b0_0 .net *"_ivl_118", 7 0, L_0000015ab6a74870;  1 drivers
L_0000015ab69cf078 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015ab68ed9f0_0 .net/2u *"_ivl_123", 22 0, L_0000015ab69cf078;  1 drivers
v0000015ab68edb30_0 .net *"_ivl_125", 22 0, L_0000015ab6a74e10;  1 drivers
L_0000015ab69cf0c0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0000015ab68ec7d0_0 .net/2u *"_ivl_129", 7 0, L_0000015ab69cf0c0;  1 drivers
L_0000015ab69cf108 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000015ab68ede50_0 .net/2u *"_ivl_133", 7 0, L_0000015ab69cf108;  1 drivers
v0000015ab68ebab0_0 .net *"_ivl_135", 0 0, L_0000015ab6a74f50;  1 drivers
L_0000015ab69ce970 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000015ab68ed130_0 .net/2u *"_ivl_16", 0 0, L_0000015ab69ce970;  1 drivers
v0000015ab68ec410_0 .net *"_ivl_18", 23 0, L_0000015ab696f3a0;  1 drivers
L_0000015ab69ce9b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000015ab68ed6d0_0 .net/2u *"_ivl_22", 0 0, L_0000015ab69ce9b8;  1 drivers
v0000015ab68ec690_0 .net *"_ivl_24", 23 0, L_0000015ab696fee0;  1 drivers
L_0000015ab69cea00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015ab68ecd70_0 .net/2u *"_ivl_28", 0 0, L_0000015ab69cea00;  1 drivers
L_0000015ab69cea48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015ab68ebc90_0 .net/2u *"_ivl_32", 0 0, L_0000015ab69cea48;  1 drivers
v0000015ab68ec0f0_0 .net *"_ivl_41", 22 0, L_0000015ab696e220;  1 drivers
v0000015ab68ebd30_0 .net *"_ivl_45", 22 0, L_0000015ab696e4a0;  1 drivers
v0000015ab68ebb50_0 .net *"_ivl_52", 0 0, L_0000015ab696eea0;  1 drivers
v0000015ab68ec2d0_0 .net *"_ivl_54", 0 0, L_0000015ab696e400;  1 drivers
v0000015ab68edd10_0 .net *"_ivl_56", 0 0, L_0000015ab6970020;  1 drivers
v0000015ab68ece10_0 .net *"_ivl_58", 0 0, L_0000015ab696ddc0;  1 drivers
v0000015ab68eba10_0 .net *"_ivl_60", 0 0, L_0000015ab696f800;  1 drivers
v0000015ab68ebbf0_0 .net *"_ivl_62", 0 0, L_0000015ab696f580;  1 drivers
v0000015ab68edf90_0 .net *"_ivl_66", 0 0, L_0000015ab696da00;  1 drivers
v0000015ab68ebdd0_0 .net *"_ivl_69", 0 0, L_0000015ab6a296f0;  1 drivers
v0000015ab68ebf10_0 .net *"_ivl_70", 0 0, L_0000015ab696d960;  1 drivers
v0000015ab68ed770_0 .net *"_ivl_73", 0 0, L_0000015ab6a28730;  1 drivers
v0000015ab68ed310_0 .net *"_ivl_75", 0 0, L_0000015ab696f9e0;  1 drivers
v0000015ab68ec370_0 .net *"_ivl_76", 22 0, L_0000015ab6a29760;  1 drivers
v0000015ab68eceb0_0 .net *"_ivl_79", 0 0, L_0000015ab696e540;  1 drivers
v0000015ab68ec190_0 .net *"_ivl_81", 0 0, L_0000015ab6a27e00;  1 drivers
v0000015ab68ed590_0 .net *"_ivl_82", 22 0, L_0000015ab6a297d0;  1 drivers
v0000015ab68ec730_0 .net *"_ivl_85", 0 0, L_0000015ab696ef40;  1 drivers
v0000015ab68ed4f0_0 .net *"_ivl_87", 0 0, L_0000015ab6a29840;  1 drivers
v0000015ab68ec870_0 .net *"_ivl_88", 7 0, L_0000015ab6a27e70;  1 drivers
v0000015ab68ed810_0 .net *"_ivl_91", 0 0, L_0000015ab696e5e0;  1 drivers
v0000015ab68ed270_0 .net *"_ivl_93", 0 0, L_0000015ab6a2a2c0;  1 drivers
v0000015ab68ec9b0_0 .net *"_ivl_94", 7 0, L_0000015ab6a29ca0;  1 drivers
v0000015ab68ec4b0_0 .net *"_ivl_97", 0 0, L_0000015ab696ecc0;  1 drivers
v0000015ab68ec910_0 .net *"_ivl_99", 0 0, L_0000015ab6a2a1e0;  1 drivers
v0000015ab68ed950_0 .net "boolean1", 0 0, L_0000015ab696f1c0;  1 drivers
v0000015ab68ebfb0_0 .net "boolean2", 0 0, L_0000015ab6a285e0;  1 drivers
v0000015ab68ed3b0_0 .net "diff_exp1", 7 0, L_0000015ab696bf20;  1 drivers
v0000015ab68ecf50_0 .net "diff_exp2", 7 0, L_0000015ab696f8a0;  1 drivers
v0000015ab68edbd0_0 .net "e1", 7 0, L_0000015ab696c880;  1 drivers
v0000015ab68eca50_0 .net "e2", 7 0, L_0000015ab696cba0;  1 drivers
v0000015ab68eda90_0 .net "exp_aux", 7 0, L_0000015ab696f940;  1 drivers
v0000015ab68ed630_0 .net "exp_sum_add", 7 0, L_0000015ab6a5c0d0;  1 drivers
v0000015ab68ecb90_0 .net "exp_sum_sub", 7 0, L_0000015ab6a59cf0;  1 drivers
v0000015ab68ebe70_0 .net "final_exp", 7 0, L_0000015ab6a731f0;  1 drivers
v0000015ab68ecff0_0 .net "g1", 0 0, L_0000015ab696f760;  1 drivers
v0000015ab68ec550_0 .net "g1_shift", 0 0, L_0000015ab696db40;  1 drivers
v0000015ab68eddb0_0 .net "g2", 0 0, L_0000015ab696d8c0;  1 drivers
v0000015ab68ed450_0 .net "g2_shift", 0 0, L_0000015ab696e360;  1 drivers
v0000015ab68edc70_0 .net "inexact", 0 0, L_0000015ab6a59430;  alias, 1 drivers
v0000015ab68ec050_0 .net "inexact_m1", 0 0, L_0000015ab696dc80;  1 drivers
v0000015ab68ecc30_0 .net "inexact_m2", 0 0, L_0000015ab696e040;  1 drivers
v0000015ab68ec230_0 .net "is_same_exp", 0 0, L_0000015ab696fc60;  1 drivers
v0000015ab68ec5f0_0 .net "is_zero_result", 0 0, L_0000015ab6a29bc0;  1 drivers
v0000015ab68eccd0_0 .net "lost_align", 0 0, L_0000015ab6a29680;  1 drivers
v0000015ab68edef0_0 .net "m1_10", 22 0, L_0000015ab696e720;  1 drivers
v0000015ab68ee030_0 .net "m1_11", 23 0, L_0000015ab696f4e0;  1 drivers
v0000015ab68eb8d0_0 .net "m1_init", 22 0, L_0000015ab696c100;  1 drivers
v0000015ab68eb970_0 .net "m1_shift", 23 0, L_0000015ab696daa0;  1 drivers
v0000015ab68f0330_0 .net "m2_10", 22 0, L_0000015ab696ea40;  1 drivers
v0000015ab68eefd0_0 .net "m2_11", 23 0, L_0000015ab696e180;  1 drivers
v0000015ab68f0650_0 .net "m2_init", 22 0, L_0000015ab696b8e0;  1 drivers
v0000015ab68ee2b0_0 .net "m2_shift", 23 0, L_0000015ab696fbc0;  1 drivers
v0000015ab68ef1b0_0 .net "op_sum", 22 0, L_0000015ab6a75770;  1 drivers
v0000015ab68ef610_0 .net "op_sum_add", 22 0, L_0000015ab6a5bab0;  1 drivers
v0000015ab68f0510_0 .net "op_sum_sub", 22 0, L_0000015ab6a5abd0;  1 drivers
v0000015ab68ee0d0_0 .net "overflow", 0 0, L_0000015ab6a74eb0;  alias, 1 drivers
v0000015ab68efc50_0 .net "s1", 0 0, L_0000015ab696e0e0;  1 drivers
v0000015ab68eecb0_0 .net "s2", 0 0, L_0000015ab696f080;  1 drivers
v0000015ab68ee490_0 .net "sign", 0 0, L_0000015ab696efe0;  1 drivers
v0000015ab68ef250_0 .net "sticky_for_round", 0 0, L_0000015ab6a28a40;  1 drivers
v0000015ab68f03d0_0 .net "sticky_m1", 0 0, L_0000015ab696e680;  1 drivers
v0000015ab68ee530_0 .net "sticky_m2", 0 0, L_0000015ab696dfa0;  1 drivers
v0000015ab68f0150_0 .net "underflow", 0 0, L_0000015ab6a59510;  alias, 1 drivers
L_0000015ab696c100 .part v0000015ab69694a0_0, 0, 23;
L_0000015ab696b8e0 .part v0000015ab6969180_0, 0, 23;
L_0000015ab696c880 .part v0000015ab69694a0_0, 23, 8;
L_0000015ab696cba0 .part v0000015ab6969180_0, 23, 8;
L_0000015ab696e0e0 .part v0000015ab69694a0_0, 31, 1;
L_0000015ab696f080 .part v0000015ab6969180_0, 31, 1;
L_0000015ab696f1c0 .cmp/gt 8, L_0000015ab696c880, L_0000015ab696cba0;
L_0000015ab696fc60 .cmp/eq 8, L_0000015ab696c880, L_0000015ab696cba0;
L_0000015ab696f3a0 .concat [ 23 1 0 0], L_0000015ab696c100, L_0000015ab69ce970;
L_0000015ab696f4e0 .functor MUXZ 24, L_0000015ab696daa0, L_0000015ab696f3a0, L_0000015ab696f1c0, C4<>;
L_0000015ab696fee0 .concat [ 23 1 0 0], L_0000015ab696b8e0, L_0000015ab69ce9b8;
L_0000015ab696e180 .functor MUXZ 24, L_0000015ab696fee0, L_0000015ab696fbc0, L_0000015ab696f1c0, C4<>;
L_0000015ab696f760 .functor MUXZ 1, L_0000015ab696db40, L_0000015ab69cea00, L_0000015ab696f1c0, C4<>;
L_0000015ab696d8c0 .functor MUXZ 1, L_0000015ab69cea48, L_0000015ab696e360, L_0000015ab696f1c0, C4<>;
L_0000015ab696e220 .part L_0000015ab696daa0, 0, 23;
L_0000015ab696e720 .functor MUXZ 23, L_0000015ab696e220, L_0000015ab696c100, L_0000015ab696f1c0, C4<>;
L_0000015ab696e4a0 .part L_0000015ab696fbc0, 0, 23;
L_0000015ab696ea40 .functor MUXZ 23, L_0000015ab696b8e0, L_0000015ab696e4a0, L_0000015ab696f1c0, C4<>;
L_0000015ab696f940 .functor MUXZ 8, L_0000015ab696cba0, L_0000015ab696c880, L_0000015ab696f1c0, C4<>;
L_0000015ab696eea0 .cmp/gt 8, L_0000015ab696c880, L_0000015ab696cba0;
L_0000015ab696e400 .cmp/gt 8, L_0000015ab696cba0, L_0000015ab696c880;
L_0000015ab6970020 .cmp/ge 23, L_0000015ab696c100, L_0000015ab696b8e0;
L_0000015ab696ddc0 .functor MUXZ 1, L_0000015ab696f080, L_0000015ab696e0e0, L_0000015ab6970020, C4<>;
L_0000015ab696f800 .functor MUXZ 1, L_0000015ab696ddc0, L_0000015ab696f080, L_0000015ab696e400, C4<>;
L_0000015ab696f580 .functor MUXZ 1, L_0000015ab696f800, L_0000015ab696e0e0, L_0000015ab696eea0, C4<>;
L_0000015ab696efe0 .functor MUXZ 1, L_0000015ab696e0e0, L_0000015ab696f580, L_0000015ab6a285e0, C4<>;
L_0000015ab696da00 .cmp/eq 23, L_0000015ab696c100, L_0000015ab696b8e0;
L_0000015ab696d960 .cmp/eq 8, L_0000015ab696c880, L_0000015ab696cba0;
L_0000015ab696f9e0 .reduce/nor L_0000015ab6a285e0;
L_0000015ab696e540 .reduce/and L_0000015ab6a29760;
L_0000015ab696ef40 .reduce/and L_0000015ab6a297d0;
L_0000015ab696e5e0 .reduce/and L_0000015ab6a27e70;
L_0000015ab696ecc0 .reduce/and L_0000015ab6a29ca0;
L_0000015ab6a75770 .functor MUXZ 23, L_0000015ab6a5bab0, L_0000015ab6a5abd0, L_0000015ab6a285e0, C4<>;
L_0000015ab6a731f0 .functor MUXZ 8, L_0000015ab6a5c0d0, L_0000015ab6a59cf0, L_0000015ab6a285e0, C4<>;
L_0000015ab6a742d0 .functor MUXZ 1, L_0000015ab696efe0, L_0000015ab69cefe8, L_0000015ab6a59f90, C4<>;
L_0000015ab6a74870 .functor MUXZ 8, L_0000015ab6a731f0, L_0000015ab69cf030, L_0000015ab6a29bc0, C4<>;
L_0000015ab6a749b0 .concat8 [ 23 8 1 0], L_0000015ab6a74e10, L_0000015ab6a74870, L_0000015ab6a742d0;
L_0000015ab6a74e10 .functor MUXZ 23, L_0000015ab6a75770, L_0000015ab69cf078, L_0000015ab6a29bc0, C4<>;
L_0000015ab6a74eb0 .cmp/eq 8, L_0000015ab6a731f0, L_0000015ab69cf0c0;
L_0000015ab6a74f50 .cmp/eq 8, L_0000015ab6a731f0, L_0000015ab69cf108;
S_0000015ab68409f0 .scope module, "mshift1" "right_shift_pf_sum" 5 257, 5 61 0, S_0000015ab683db10;
 .timescale -9 -12;
    .port_info 0 /INPUT 23 "mantisa";
    .port_info 1 /INPUT 8 "shifts";
    .port_info 2 /OUTPUT 24 "F";
    .port_info 3 /OUTPUT 1 "guard_bit";
    .port_info 4 /OUTPUT 1 "sticky_bits";
    .port_info 5 /OUTPUT 1 "inexact_flag";
P_0000015ab651da20 .param/l "BS" 0 5 61, +C4<00000000000000000000000000011111>;
P_0000015ab651da58 .param/l "EBS" 0 5 61, +C4<00000000000000000000000000000111>;
P_0000015ab651da90 .param/l "MBS" 0 5 61, +C4<00000000000000000000000000010110>;
v0000015ab67ba100_0 .net "F", 23 0, L_0000015ab696daa0;  alias, 1 drivers
L_0000015ab69ce850 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000015ab67ba600_0 .net/2u *"_ivl_0", 0 0, L_0000015ab69ce850;  1 drivers
v0000015ab67ba740_0 .net *"_ivl_13", 8 0, L_0000015ab696de60;  1 drivers
v0000015ab67ba880_0 .net *"_ivl_17", 9 0, L_0000015ab696ee00;  1 drivers
L_0000015ab69ce898 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0000015ab67ba920_0 .net/2u *"_ivl_2", 9 0, L_0000015ab69ce898;  1 drivers
v0000015ab67ba9c0_0 .net "full_value", 33 0, L_0000015ab696fd00;  1 drivers
v0000015ab67baa60_0 .net "guard_bit", 0 0, L_0000015ab696db40;  alias, 1 drivers
v0000015ab67bab00_0 .net "inexact_flag", 0 0, L_0000015ab696dc80;  alias, 1 drivers
v0000015ab67bac40_0 .net "mantisa", 22 0, L_0000015ab696c100;  alias, 1 drivers
v0000015ab67bace0_0 .net "shifted", 33 0, L_0000015ab696ed60;  1 drivers
v0000015ab67baf60_0 .net "shifts", 7 0, L_0000015ab696f8a0;  alias, 1 drivers
v0000015ab67bb000_0 .net "sticky_bits", 0 0, L_0000015ab696e680;  alias, 1 drivers
L_0000015ab696fd00 .concat [ 10 23 1 0], L_0000015ab69ce898, L_0000015ab696c100, L_0000015ab69ce850;
L_0000015ab696ed60 .shift/r 34, L_0000015ab696fd00, L_0000015ab696f8a0;
L_0000015ab696daa0 .part L_0000015ab696ed60, 10, 24;
L_0000015ab696db40 .part L_0000015ab696ed60, 9, 1;
L_0000015ab696de60 .part L_0000015ab696ed60, 0, 9;
L_0000015ab696e680 .reduce/or L_0000015ab696de60;
L_0000015ab696ee00 .part L_0000015ab696ed60, 0, 10;
L_0000015ab696dc80 .reduce/or L_0000015ab696ee00;
S_0000015ab6831d00 .scope module, "mshift2" "right_shift_pf_sum" 5 260, 5 61 0, S_0000015ab683db10;
 .timescale -9 -12;
    .port_info 0 /INPUT 23 "mantisa";
    .port_info 1 /INPUT 8 "shifts";
    .port_info 2 /OUTPUT 24 "F";
    .port_info 3 /OUTPUT 1 "guard_bit";
    .port_info 4 /OUTPUT 1 "sticky_bits";
    .port_info 5 /OUTPUT 1 "inexact_flag";
P_0000015ab651e100 .param/l "BS" 0 5 61, +C4<00000000000000000000000000011111>;
P_0000015ab651e138 .param/l "EBS" 0 5 61, +C4<00000000000000000000000000000111>;
P_0000015ab651e170 .param/l "MBS" 0 5 61, +C4<00000000000000000000000000010110>;
v0000015ab67b88a0_0 .net "F", 23 0, L_0000015ab696fbc0;  alias, 1 drivers
L_0000015ab69ce8e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000015ab67bd080_0 .net/2u *"_ivl_0", 0 0, L_0000015ab69ce8e0;  1 drivers
v0000015ab67bcae0_0 .net *"_ivl_13", 8 0, L_0000015ab696ff80;  1 drivers
v0000015ab67bc680_0 .net *"_ivl_17", 9 0, L_0000015ab696f300;  1 drivers
L_0000015ab69ce928 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0000015ab67bcfe0_0 .net/2u *"_ivl_2", 9 0, L_0000015ab69ce928;  1 drivers
v0000015ab67bd120_0 .net "full_value", 33 0, L_0000015ab696dd20;  1 drivers
v0000015ab67bc040_0 .net "guard_bit", 0 0, L_0000015ab696e360;  alias, 1 drivers
v0000015ab67bc2c0_0 .net "inexact_flag", 0 0, L_0000015ab696e040;  alias, 1 drivers
v0000015ab67bd3a0_0 .net "mantisa", 22 0, L_0000015ab696b8e0;  alias, 1 drivers
v0000015ab67bb6e0_0 .net "shifted", 33 0, L_0000015ab696df00;  1 drivers
v0000015ab67bc220_0 .net "shifts", 7 0, L_0000015ab696bf20;  alias, 1 drivers
v0000015ab67bbd20_0 .net "sticky_bits", 0 0, L_0000015ab696dfa0;  alias, 1 drivers
L_0000015ab696dd20 .concat [ 10 23 1 0], L_0000015ab69ce928, L_0000015ab696b8e0, L_0000015ab69ce8e0;
L_0000015ab696df00 .shift/r 34, L_0000015ab696dd20, L_0000015ab696bf20;
L_0000015ab696fbc0 .part L_0000015ab696df00, 10, 24;
L_0000015ab696e360 .part L_0000015ab696df00, 9, 1;
L_0000015ab696ff80 .part L_0000015ab696df00, 0, 9;
L_0000015ab696dfa0 .reduce/or L_0000015ab696ff80;
L_0000015ab696f300 .part L_0000015ab696df00, 0, 10;
L_0000015ab696e040 .reduce/or L_0000015ab696f300;
S_0000015ab68339c0 .scope module, "rm" "RestaMantisa" 5 302, 5 130 0, S_0000015ab683db10;
 .timescale -9 -12;
    .port_info 0 /INPUT 23 "S";
    .port_info 1 /INPUT 23 "R";
    .port_info 2 /INPUT 1 "is_same_exp";
    .port_info 3 /INPUT 1 "is_mayus_exp";
    .port_info 4 /INPUT 8 "ExpIn";
    .port_info 5 /OUTPUT 8 "ExpOut";
    .port_info 6 /OUTPUT 23 "F";
P_0000015ab6841980 .param/l "BS" 0 5 130, +C4<00000000000000000000000000011111>;
P_0000015ab68419b8 .param/l "EBS" 0 5 130, +C4<00000000000000000000000000000111>;
P_0000015ab68419f0 .param/l "MBS" 0 5 130, +C4<00000000000000000000000000010110>;
L_0000015ab6a66d30 .functor AND 1, L_0000015ab6a72ed0, L_0000015ab6a72f70, C4<1>, C4<1>;
L_0000015ab6a66fd0 .functor AND 1, L_0000015ab696fc60, L_0000015ab6a71210, C4<1>, C4<1>;
L_0000015ab6a65600 .functor OR 1, L_0000015ab6a66d30, L_0000015ab6a66fd0, C4<0>, C4<0>;
L_0000015ab6a65830 .functor AND 1, L_0000015ab6a709f0, L_0000015ab6a712b0, C4<1>, C4<1>;
L_0000015ab6a658a0 .functor OR 1, L_0000015ab6a65830, L_0000015ab696fc60, C4<0>, C4<0>;
L_0000015ab6a666a0 .functor AND 1, L_0000015ab696f1c0, L_0000015ab6a717b0, C4<1>, C4<1>;
L_0000015ab6a65b40 .functor OR 1, L_0000015ab6a658a0, L_0000015ab6a666a0, C4<0>, C4<0>;
L_0000015ab6a66390 .functor OR 1, L_0000015ab696f1c0, L_0000015ab6a73830, C4<0>, C4<0>;
L_0000015ab6a59cf0 .functor BUFZ 8, L_0000015ab6a74190, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000015ab6a5abd0 .functor BUFZ 23, L_0000015ab6a74af0, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
v0000015ab68ba8b0_0 .net "Debe", 23 0, L_0000015ab6a71710;  1 drivers
v0000015ab68bb710_0 .net "Debe_e", 23 0, L_0000015ab6a72c50;  1 drivers
v0000015ab68babd0_0 .net "ExpAux", 7 0, L_0000015ab6a73330;  1 drivers
v0000015ab68bb210_0 .net "ExpFinal", 7 0, L_0000015ab6a74190;  1 drivers
v0000015ab68bb0d0_0 .net "ExpIn", 7 0, L_0000015ab696f940;  alias, 1 drivers
v0000015ab68bbe90_0 .net "ExpOut", 7 0, L_0000015ab6a59cf0;  alias, 1 drivers
v0000015ab68bbfd0_0 .net "ExpOutTemp", 7 0, L_0000015ab6a736f0;  1 drivers
v0000015ab68bb530_0 .net "F", 22 0, L_0000015ab6a5abd0;  alias, 1 drivers
v0000015ab68bb850_0 .net "FFinal", 22 0, L_0000015ab6a74af0;  1 drivers
v0000015ab68bbdf0_0 .net "FTemp", 22 0, L_0000015ab6a73650;  1 drivers
v0000015ab68bbf30_0 .net "FToRound", 27 0, L_0000015ab6a74c30;  1 drivers
v0000015ab68bc610_0 .net "F_aux", 22 0, L_0000015ab6a71670;  1 drivers
v0000015ab68bc750_0 .net "F_aux_e", 22 0, L_0000015ab6a72a70;  1 drivers
v0000015ab68bc070_0 .net "F_to_use", 22 0, L_0000015ab6a74370;  1 drivers
v0000015ab68bac70_0 .net "R", 22 0, L_0000015ab696ea40;  alias, 1 drivers
v0000015ab68ba950_0 .net "S", 22 0, L_0000015ab696e720;  alias, 1 drivers
L_0000015ab69ced60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015ab68ba6d0_0 .net/2u *"_ivl_327", 0 0, L_0000015ab69ced60;  1 drivers
L_0000015ab69ceda8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015ab68bb7b0_0 .net/2u *"_ivl_332", 0 0, L_0000015ab69ceda8;  1 drivers
v0000015ab68bbc10_0 .net *"_ivl_339", 0 0, L_0000015ab6a72ed0;  1 drivers
v0000015ab68bc430_0 .net *"_ivl_341", 0 0, L_0000015ab6a72f70;  1 drivers
v0000015ab68ba770_0 .net *"_ivl_343", 0 0, L_0000015ab6a66d30;  1 drivers
v0000015ab68ba630_0 .net *"_ivl_345", 0 0, L_0000015ab6a71210;  1 drivers
v0000015ab68bbad0_0 .net *"_ivl_347", 0 0, L_0000015ab6a66fd0;  1 drivers
v0000015ab68ba9f0_0 .net *"_ivl_351", 0 0, L_0000015ab6a709f0;  1 drivers
v0000015ab68bae50_0 .net *"_ivl_353", 0 0, L_0000015ab6a712b0;  1 drivers
v0000015ab68bc890_0 .net *"_ivl_355", 0 0, L_0000015ab6a65830;  1 drivers
v0000015ab68baa90_0 .net *"_ivl_357", 0 0, L_0000015ab6a658a0;  1 drivers
v0000015ab68bc6b0_0 .net *"_ivl_359", 0 0, L_0000015ab6a717b0;  1 drivers
v0000015ab68bb030_0 .net *"_ivl_361", 0 0, L_0000015ab6a666a0;  1 drivers
v0000015ab68bca70_0 .net *"_ivl_366", 0 0, L_0000015ab6a73830;  1 drivers
v0000015ab68bbcb0_0 .net *"_ivl_369", 0 0, L_0000015ab6a66390;  1 drivers
v0000015ab68baf90_0 .net *"_ivl_374", 22 0, L_0000015ab6a73e70;  1 drivers
L_0000015ab69cee38 .functor BUFT 1, C4<00000000000000000000000000010111>, C4<0>, C4<0>, C4<0>;
v0000015ab68ba810_0 .net/2u *"_ivl_378", 31 0, L_0000015ab69cee38;  1 drivers
v0000015ab68bc930_0 .net *"_ivl_380", 31 0, L_0000015ab6a74b90;  1 drivers
L_0000015ab69cee80 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015ab68bad10_0 .net *"_ivl_383", 23 0, L_0000015ab69cee80;  1 drivers
v0000015ab68bb350_0 .net *"_ivl_384", 31 0, L_0000015ab6a73150;  1 drivers
v0000015ab68bb3f0_0 .net *"_ivl_389", 4 0, L_0000015ab6a73dd0;  1 drivers
v0000015ab68bc7f0_0 .net "cond_F_shift", 0 0, L_0000015ab6a65b40;  1 drivers
v0000015ab68badb0_0 .net "cond_idx", 0 0, L_0000015ab6a65600;  1 drivers
v0000015ab68baef0_0 .net "idx", 7 0, L_0000015ab6a71170;  1 drivers
v0000015ab68bb490_0 .net "idx_e", 7 0, L_0000015ab6a72cf0;  1 drivers
v0000015ab68bb5d0_0 .net "idx_to_use", 7 0, L_0000015ab6a75450;  1 drivers
v0000015ab68bb670_0 .net "is_mayus_exp", 0 0, L_0000015ab696f1c0;  alias, 1 drivers
v0000015ab68bcb10_0 .net "is_same_exp", 0 0, L_0000015ab696fc60;  alias, 1 drivers
v0000015ab68bb8f0_0 .net "lost_bits", 22 0, L_0000015ab6a733d0;  1 drivers
L_0000015ab6953c40 .part L_0000015ab696e720, 0, 1;
L_0000015ab6953ce0 .part L_0000015ab696ea40, 0, 1;
L_0000015ab69532e0 .part L_0000015ab6a71710, 0, 1;
L_0000015ab69527a0 .part L_0000015ab696ea40, 0, 1;
L_0000015ab6952840 .part L_0000015ab696e720, 0, 1;
L_0000015ab6954000 .part L_0000015ab6a72c50, 0, 1;
L_0000015ab6953420 .part L_0000015ab696e720, 1, 1;
L_0000015ab6952a20 .part L_0000015ab696ea40, 1, 1;
L_0000015ab69522a0 .part L_0000015ab6a71710, 1, 1;
L_0000015ab6953ec0 .part L_0000015ab696ea40, 1, 1;
L_0000015ab6953600 .part L_0000015ab696e720, 1, 1;
L_0000015ab6953740 .part L_0000015ab6a72c50, 1, 1;
L_0000015ab6954320 .part L_0000015ab696e720, 2, 1;
L_0000015ab6952340 .part L_0000015ab696ea40, 2, 1;
L_0000015ab6953e20 .part L_0000015ab6a71710, 2, 1;
L_0000015ab6953f60 .part L_0000015ab696ea40, 2, 1;
L_0000015ab69541e0 .part L_0000015ab696e720, 2, 1;
L_0000015ab6954280 .part L_0000015ab6a72c50, 2, 1;
L_0000015ab6952160 .part L_0000015ab696e720, 3, 1;
L_0000015ab6954460 .part L_0000015ab696ea40, 3, 1;
L_0000015ab69523e0 .part L_0000015ab6a71710, 3, 1;
L_0000015ab6952480 .part L_0000015ab696ea40, 3, 1;
L_0000015ab69552c0 .part L_0000015ab696e720, 3, 1;
L_0000015ab6956580 .part L_0000015ab6a72c50, 3, 1;
L_0000015ab6955860 .part L_0000015ab696e720, 4, 1;
L_0000015ab6955b80 .part L_0000015ab696ea40, 4, 1;
L_0000015ab69568a0 .part L_0000015ab6a71710, 4, 1;
L_0000015ab6955400 .part L_0000015ab696ea40, 4, 1;
L_0000015ab6955ea0 .part L_0000015ab696e720, 4, 1;
L_0000015ab6954e60 .part L_0000015ab6a72c50, 4, 1;
L_0000015ab6955360 .part L_0000015ab696e720, 5, 1;
L_0000015ab69557c0 .part L_0000015ab696ea40, 5, 1;
L_0000015ab6956da0 .part L_0000015ab6a71710, 5, 1;
L_0000015ab69554a0 .part L_0000015ab696ea40, 5, 1;
L_0000015ab69559a0 .part L_0000015ab696e720, 5, 1;
L_0000015ab6955540 .part L_0000015ab6a72c50, 5, 1;
L_0000015ab69555e0 .part L_0000015ab696e720, 6, 1;
L_0000015ab69563a0 .part L_0000015ab696ea40, 6, 1;
L_0000015ab6955fe0 .part L_0000015ab6a71710, 6, 1;
L_0000015ab6956120 .part L_0000015ab696ea40, 6, 1;
L_0000015ab6956440 .part L_0000015ab696e720, 6, 1;
L_0000015ab6955040 .part L_0000015ab6a72c50, 6, 1;
L_0000015ab6956620 .part L_0000015ab696e720, 7, 1;
L_0000015ab6955900 .part L_0000015ab696ea40, 7, 1;
L_0000015ab6955ae0 .part L_0000015ab6a71710, 7, 1;
L_0000015ab6956940 .part L_0000015ab696ea40, 7, 1;
L_0000015ab6954f00 .part L_0000015ab696e720, 7, 1;
L_0000015ab6954fa0 .part L_0000015ab6a72c50, 7, 1;
L_0000015ab6956760 .part L_0000015ab696e720, 8, 1;
L_0000015ab6955680 .part L_0000015ab696ea40, 8, 1;
L_0000015ab69569e0 .part L_0000015ab6a71710, 8, 1;
L_0000015ab6954d20 .part L_0000015ab696ea40, 8, 1;
L_0000015ab69561c0 .part L_0000015ab696e720, 8, 1;
L_0000015ab69548c0 .part L_0000015ab6a72c50, 8, 1;
L_0000015ab6956e40 .part L_0000015ab696e720, 9, 1;
L_0000015ab6956bc0 .part L_0000015ab696ea40, 9, 1;
L_0000015ab6955e00 .part L_0000015ab6a71710, 9, 1;
L_0000015ab69550e0 .part L_0000015ab696ea40, 9, 1;
L_0000015ab6956800 .part L_0000015ab696e720, 9, 1;
L_0000015ab6955a40 .part L_0000015ab6a72c50, 9, 1;
L_0000015ab6955180 .part L_0000015ab696e720, 10, 1;
L_0000015ab6954dc0 .part L_0000015ab696ea40, 10, 1;
L_0000015ab6955720 .part L_0000015ab6a71710, 10, 1;
L_0000015ab6956f80 .part L_0000015ab696ea40, 10, 1;
L_0000015ab6955c20 .part L_0000015ab696e720, 10, 1;
L_0000015ab6955cc0 .part L_0000015ab6a72c50, 10, 1;
L_0000015ab6955220 .part L_0000015ab696e720, 11, 1;
L_0000015ab6955d60 .part L_0000015ab696ea40, 11, 1;
L_0000015ab6955f40 .part L_0000015ab6a71710, 11, 1;
L_0000015ab6956080 .part L_0000015ab696ea40, 11, 1;
L_0000015ab6956260 .part L_0000015ab696e720, 11, 1;
L_0000015ab6956300 .part L_0000015ab6a72c50, 11, 1;
L_0000015ab69564e0 .part L_0000015ab696e720, 12, 1;
L_0000015ab69566c0 .part L_0000015ab696ea40, 12, 1;
L_0000015ab6956a80 .part L_0000015ab6a71710, 12, 1;
L_0000015ab6956b20 .part L_0000015ab696ea40, 12, 1;
L_0000015ab6956c60 .part L_0000015ab696e720, 12, 1;
L_0000015ab6956d00 .part L_0000015ab6a72c50, 12, 1;
L_0000015ab6956ee0 .part L_0000015ab696e720, 13, 1;
L_0000015ab6957020 .part L_0000015ab696ea40, 13, 1;
L_0000015ab6954960 .part L_0000015ab6a71710, 13, 1;
L_0000015ab6954c80 .part L_0000015ab696ea40, 13, 1;
L_0000015ab6954a00 .part L_0000015ab696e720, 13, 1;
L_0000015ab6954aa0 .part L_0000015ab6a72c50, 13, 1;
L_0000015ab6954b40 .part L_0000015ab696e720, 14, 1;
L_0000015ab6954be0 .part L_0000015ab696ea40, 14, 1;
L_0000015ab6a713f0 .part L_0000015ab6a71710, 14, 1;
L_0000015ab6a72390 .part L_0000015ab696ea40, 14, 1;
L_0000015ab6a71df0 .part L_0000015ab696e720, 14, 1;
L_0000015ab6a72430 .part L_0000015ab6a72c50, 14, 1;
L_0000015ab6a726b0 .part L_0000015ab696e720, 15, 1;
L_0000015ab6a70c70 .part L_0000015ab696ea40, 15, 1;
L_0000015ab6a70bd0 .part L_0000015ab6a71710, 15, 1;
L_0000015ab6a73010 .part L_0000015ab696ea40, 15, 1;
L_0000015ab6a724d0 .part L_0000015ab696e720, 15, 1;
L_0000015ab6a72e30 .part L_0000015ab6a72c50, 15, 1;
L_0000015ab6a72b10 .part L_0000015ab696e720, 16, 1;
L_0000015ab6a71850 .part L_0000015ab696ea40, 16, 1;
L_0000015ab6a72d90 .part L_0000015ab6a71710, 16, 1;
L_0000015ab6a72bb0 .part L_0000015ab696ea40, 16, 1;
L_0000015ab6a70950 .part L_0000015ab696e720, 16, 1;
L_0000015ab6a72110 .part L_0000015ab6a72c50, 16, 1;
L_0000015ab6a71fd0 .part L_0000015ab696e720, 17, 1;
L_0000015ab6a70d10 .part L_0000015ab696ea40, 17, 1;
L_0000015ab6a718f0 .part L_0000015ab6a71710, 17, 1;
L_0000015ab6a71e90 .part L_0000015ab696ea40, 17, 1;
L_0000015ab6a72070 .part L_0000015ab696e720, 17, 1;
L_0000015ab6a71f30 .part L_0000015ab6a72c50, 17, 1;
L_0000015ab6a70db0 .part L_0000015ab696e720, 18, 1;
L_0000015ab6a72610 .part L_0000015ab696ea40, 18, 1;
L_0000015ab6a71b70 .part L_0000015ab6a71710, 18, 1;
L_0000015ab6a721b0 .part L_0000015ab696ea40, 18, 1;
L_0000015ab6a70b30 .part L_0000015ab696e720, 18, 1;
L_0000015ab6a72250 .part L_0000015ab6a72c50, 18, 1;
L_0000015ab6a729d0 .part L_0000015ab696e720, 19, 1;
L_0000015ab6a710d0 .part L_0000015ab696ea40, 19, 1;
L_0000015ab6a71990 .part L_0000015ab6a71710, 19, 1;
L_0000015ab6a71490 .part L_0000015ab696ea40, 19, 1;
L_0000015ab6a730b0 .part L_0000015ab696e720, 19, 1;
L_0000015ab6a71ad0 .part L_0000015ab6a72c50, 19, 1;
L_0000015ab6a71a30 .part L_0000015ab696e720, 20, 1;
L_0000015ab6a71c10 .part L_0000015ab696ea40, 20, 1;
L_0000015ab6a722f0 .part L_0000015ab6a71710, 20, 1;
L_0000015ab6a72930 .part L_0000015ab696ea40, 20, 1;
L_0000015ab6a70a90 .part L_0000015ab696e720, 20, 1;
L_0000015ab6a71030 .part L_0000015ab6a72c50, 20, 1;
L_0000015ab6a70e50 .part L_0000015ab696e720, 21, 1;
L_0000015ab6a71530 .part L_0000015ab696ea40, 21, 1;
L_0000015ab6a72570 .part L_0000015ab6a71710, 21, 1;
L_0000015ab6a71cb0 .part L_0000015ab696ea40, 21, 1;
L_0000015ab6a71350 .part L_0000015ab696e720, 21, 1;
L_0000015ab6a71d50 .part L_0000015ab6a72c50, 21, 1;
L_0000015ab6a72750 .part L_0000015ab696e720, 22, 1;
L_0000015ab6a715d0 .part L_0000015ab696ea40, 22, 1;
L_0000015ab6a727f0 .part L_0000015ab6a71710, 22, 1;
LS_0000015ab6a71670_0_0 .concat8 [ 1 1 1 1], L_0000015ab6a5bce0, L_0000015ab6a5b570, L_0000015ab6a5cb50, L_0000015ab6a5ddb0;
LS_0000015ab6a71670_0_4 .concat8 [ 1 1 1 1], L_0000015ab6a5e050, L_0000015ab6a5cc30, L_0000015ab6a5efa0, L_0000015ab6a5f630;
LS_0000015ab6a71670_0_8 .concat8 [ 1 1 1 1], L_0000015ab6a5ff60, L_0000015ab6a60580, L_0000015ab6a61540, L_0000015ab6a61690;
LS_0000015ab6a71670_0_12 .concat8 [ 1 1 1 1], L_0000015ab6a60120, L_0000015ab6a62ce0, L_0000015ab6a63840, L_0000015ab6a625e0;
LS_0000015ab6a71670_0_16 .concat8 [ 1 1 1 1], L_0000015ab6a62960, L_0000015ab6a65440, L_0000015ab6a654b0, L_0000015ab6a64170;
LS_0000015ab6a71670_0_20 .concat8 [ 1 1 1 0], L_0000015ab6a65d00, L_0000015ab6a66a20, L_0000015ab6a65590;
LS_0000015ab6a71670_1_0 .concat8 [ 4 4 4 4], LS_0000015ab6a71670_0_0, LS_0000015ab6a71670_0_4, LS_0000015ab6a71670_0_8, LS_0000015ab6a71670_0_12;
LS_0000015ab6a71670_1_4 .concat8 [ 4 3 0 0], LS_0000015ab6a71670_0_16, LS_0000015ab6a71670_0_20;
L_0000015ab6a71670 .concat8 [ 16 7 0 0], LS_0000015ab6a71670_1_0, LS_0000015ab6a71670_1_4;
L_0000015ab6a70f90 .part L_0000015ab696ea40, 22, 1;
L_0000015ab6a70ef0 .part L_0000015ab696e720, 22, 1;
L_0000015ab6a72890 .part L_0000015ab6a72c50, 22, 1;
LS_0000015ab6a72a70_0_0 .concat8 [ 1 1 1 1], L_0000015ab6a5b3b0, L_0000015ab6a5aee0, L_0000015ab6a5da30, L_0000015ab6a5dfe0;
LS_0000015ab6a72a70_0_4 .concat8 [ 1 1 1 1], L_0000015ab6a5e360, L_0000015ab6a5f5c0, L_0000015ab6a5f320, L_0000015ab6a5ead0;
LS_0000015ab6a72a70_0_8 .concat8 [ 1 1 1 1], L_0000015ab6a5ffd0, L_0000015ab6a609e0, L_0000015ab6a618c0, L_0000015ab6a610e0;
LS_0000015ab6a72a70_0_12 .concat8 [ 1 1 1 1], L_0000015ab6a61f50, L_0000015ab6a61d90, L_0000015ab6a62110, L_0000015ab6a63610;
LS_0000015ab6a72a70_0_16 .concat8 [ 1 1 1 1], L_0000015ab6a63bc0, L_0000015ab6a63e60, L_0000015ab6a653d0, L_0000015ab6a64950;
LS_0000015ab6a72a70_0_20 .concat8 [ 1 1 1 0], L_0000015ab6a65d70, L_0000015ab6a65fa0, L_0000015ab6a66e80;
LS_0000015ab6a72a70_1_0 .concat8 [ 4 4 4 4], LS_0000015ab6a72a70_0_0, LS_0000015ab6a72a70_0_4, LS_0000015ab6a72a70_0_8, LS_0000015ab6a72a70_0_12;
LS_0000015ab6a72a70_1_4 .concat8 [ 4 3 0 0], LS_0000015ab6a72a70_0_16, LS_0000015ab6a72a70_0_20;
L_0000015ab6a72a70 .concat8 [ 16 7 0 0], LS_0000015ab6a72a70_1_0, LS_0000015ab6a72a70_1_4;
LS_0000015ab6a71710_0_0 .concat8 [ 1 1 1 1], L_0000015ab69ced60, L_0000015ab6a5c6f0, L_0000015ab6a5c7d0, L_0000015ab6a5cd10;
LS_0000015ab6a71710_0_4 .concat8 [ 1 1 1 1], L_0000015ab6a5d1e0, L_0000015ab6a5e4b0, L_0000015ab6a5e0c0, L_0000015ab6a5f400;
LS_0000015ab6a71710_0_8 .concat8 [ 1 1 1 1], L_0000015ab6a5f1d0, L_0000015ab6a5f7f0, L_0000015ab6a5ebb0, L_0000015ab6a60f20;
LS_0000015ab6a71710_0_12 .concat8 [ 1 1 1 1], L_0000015ab6a611c0, L_0000015ab6a61a10, L_0000015ab6a62a40, L_0000015ab6a62ff0;
LS_0000015ab6a71710_0_16 .concat8 [ 1 1 1 1], L_0000015ab6a62340, L_0000015ab6a62730, L_0000015ab6a64f00, L_0000015ab6a641e0;
LS_0000015ab6a71710_0_20 .concat8 [ 1 1 1 1], L_0000015ab6a63ae0, L_0000015ab6a661d0, L_0000015ab6a66780, L_0000015ab6a66e10;
LS_0000015ab6a71710_1_0 .concat8 [ 4 4 4 4], LS_0000015ab6a71710_0_0, LS_0000015ab6a71710_0_4, LS_0000015ab6a71710_0_8, LS_0000015ab6a71710_0_12;
LS_0000015ab6a71710_1_4 .concat8 [ 4 4 0 0], LS_0000015ab6a71710_0_16, LS_0000015ab6a71710_0_20;
L_0000015ab6a71710 .concat8 [ 16 8 0 0], LS_0000015ab6a71710_1_0, LS_0000015ab6a71710_1_4;
LS_0000015ab6a72c50_0_0 .concat8 [ 1 1 1 1], L_0000015ab69ceda8, L_0000015ab6a5c760, L_0000015ab6a5c8b0, L_0000015ab6a5ca00;
LS_0000015ab6a72c50_0_4 .concat8 [ 1 1 1 1], L_0000015ab6a5cbc0, L_0000015ab6a5e210, L_0000015ab6a60040, L_0000015ab6a5f0f0;
LS_0000015ab6a72c50_0_8 .concat8 [ 1 1 1 1], L_0000015ab6a5f470, L_0000015ab6a5fb00, L_0000015ab6a60200, L_0000015ab6a60270;
LS_0000015ab6a72c50_0_12 .concat8 [ 1 1 1 1], L_0000015ab6a605f0, L_0000015ab6a60740, L_0000015ab6a628f0, L_0000015ab6a638b0;
LS_0000015ab6a72c50_0_16 .concat8 [ 1 1 1 1], L_0000015ab6a62810, L_0000015ab6a646b0, L_0000015ab6a64f70, L_0000015ab6a63c30;
LS_0000015ab6a72c50_0_20 .concat8 [ 1 1 1 1], L_0000015ab6a64790, L_0000015ab6a65520, L_0000015ab6a659f0, L_0000015ab6a66cc0;
LS_0000015ab6a72c50_1_0 .concat8 [ 4 4 4 4], LS_0000015ab6a72c50_0_0, LS_0000015ab6a72c50_0_4, LS_0000015ab6a72c50_0_8, LS_0000015ab6a72c50_0_12;
LS_0000015ab6a72c50_1_4 .concat8 [ 4 4 0 0], LS_0000015ab6a72c50_0_16, LS_0000015ab6a72c50_0_20;
L_0000015ab6a72c50 .concat8 [ 16 8 0 0], LS_0000015ab6a72c50_1_0, LS_0000015ab6a72c50_1_4;
L_0000015ab6a71170 .ufunc/vec4 TD_tb_alu_div_32.DUT.U_ADD.rm.first_one_9bits, 8, L_0000015ab6a71670 (v0000015ab67bc720_0) S_0000015ab6830ea0;
L_0000015ab6a72cf0 .ufunc/vec4 TD_tb_alu_div_32.DUT.U_ADD.rm.first_one_9bits, 8, L_0000015ab6a72a70 (v0000015ab67bc720_0) S_0000015ab6830ea0;
L_0000015ab6a72ed0 .reduce/nor L_0000015ab696f1c0;
L_0000015ab6a72f70 .reduce/nor L_0000015ab696fc60;
L_0000015ab6a71210 .part L_0000015ab6a71710, 23, 1;
L_0000015ab6a709f0 .reduce/nor L_0000015ab696f1c0;
L_0000015ab6a712b0 .part L_0000015ab6a72c50, 23, 1;
L_0000015ab6a717b0 .part L_0000015ab6a71710, 23, 1;
L_0000015ab6a75450 .functor MUXZ 8, L_0000015ab6a71170, L_0000015ab6a72cf0, L_0000015ab6a65600, C4<>;
L_0000015ab6a73830 .cmp/ge 23, L_0000015ab696e720, L_0000015ab696ea40;
L_0000015ab6a74370 .functor MUXZ 23, L_0000015ab6a72a70, L_0000015ab6a71670, L_0000015ab6a66390, C4<>;
L_0000015ab6a736f0 .functor MUXZ 8, L_0000015ab696f940, L_0000015ab6a73330, L_0000015ab6a65b40, C4<>;
L_0000015ab6a73e70 .shift/l 23, L_0000015ab6a74370, L_0000015ab6a75450;
L_0000015ab6a73650 .functor MUXZ 23, L_0000015ab6a74370, L_0000015ab6a73e70, L_0000015ab6a65b40, C4<>;
L_0000015ab6a74b90 .concat [ 8 24 0 0], L_0000015ab6a75450, L_0000015ab69cee80;
L_0000015ab6a73150 .arith/sub 32, L_0000015ab69cee38, L_0000015ab6a74b90;
L_0000015ab6a733d0 .shift/r 23, L_0000015ab6a74370, L_0000015ab6a73150;
L_0000015ab6a73dd0 .part L_0000015ab6a733d0, 0, 5;
L_0000015ab6a74c30 .concat [ 5 23 0 0], L_0000015ab6a73dd0, L_0000015ab6a73650;
L_0000015ab6a74230 .part L_0000015ab6a74c30, 0, 15;
S_0000015ab6830ea0 .scope function.vec4.s8, "first_one_9bits" "first_one_9bits" 5 142, 5 142 0, S_0000015ab68339c0;
 .timescale -9 -12;
; Variable first_one_9bits is vec4 return value of scope S_0000015ab6830ea0
v0000015ab67bb960_0 .var "found", 0 0;
v0000015ab67bb500_0 .var/i "idx", 31 0;
v0000015ab67bc720_0 .var "val", 22 0;
TD_tb_alu_div_32.DUT.U_ADD.rm.first_one_9bits ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015ab67bb960_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to first_one_9bits (store_vec4_to_lval)
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0000015ab67bb500_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000015ab67bb500_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0000015ab67bc720_0;
    %load/vec4 v0000015ab67bb500_0;
    %part/s 1;
    %load/vec4 v0000015ab67bb960_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0000015ab67bb500_0;
    %sub;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to first_one_9bits (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015ab67bb960_0, 0, 1;
T_0.2 ;
    %load/vec4 v0000015ab67bb500_0;
    %subi 1, 0, 32;
    %store/vec4 v0000015ab67bb500_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0000015ab682def0 .scope generate, "genblk1[0]" "genblk1[0]" 5 168, 5 168 0, S_0000015ab68339c0;
 .timescale -9 -12;
P_0000015ab67534b0 .param/l "i" 0 5 168, +C4<00>;
S_0000015ab6832b20 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000015ab682def0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a5bb90 .functor NOT 1, L_0000015ab6953c40, C4<0>, C4<0>, C4<0>;
L_0000015ab6a5c680 .functor AND 1, L_0000015ab6a5bb90, L_0000015ab6953ce0, C4<1>, C4<1>;
L_0000015ab6a5ae70 .functor NOT 1, L_0000015ab6953c40, C4<0>, C4<0>, C4<0>;
L_0000015ab6a5b5e0 .functor AND 1, L_0000015ab6a5ae70, L_0000015ab69532e0, C4<1>, C4<1>;
L_0000015ab6a5c530 .functor OR 1, L_0000015ab6a5c680, L_0000015ab6a5b5e0, C4<0>, C4<0>;
L_0000015ab6a5b810 .functor AND 1, L_0000015ab6953ce0, L_0000015ab69532e0, C4<1>, C4<1>;
L_0000015ab6a5c6f0 .functor OR 1, L_0000015ab6a5c530, L_0000015ab6a5b810, C4<0>, C4<0>;
L_0000015ab6a5bc00 .functor XOR 1, L_0000015ab6953c40, L_0000015ab6953ce0, C4<0>, C4<0>;
L_0000015ab6a5bce0 .functor XOR 1, L_0000015ab6a5bc00, L_0000015ab69532e0, C4<0>, C4<0>;
v0000015ab67bd260_0 .net "Debe", 0 0, L_0000015ab6a5c6f0;  1 drivers
v0000015ab67bc4a0_0 .net "Din", 0 0, L_0000015ab69532e0;  1 drivers
v0000015ab67bd300_0 .net "Dout", 0 0, L_0000015ab6a5bce0;  1 drivers
v0000015ab67bcc20_0 .net "Ri", 0 0, L_0000015ab6953ce0;  1 drivers
v0000015ab67bbe60_0 .net "Si", 0 0, L_0000015ab6953c40;  1 drivers
v0000015ab67bbaa0_0 .net *"_ivl_0", 0 0, L_0000015ab6a5bb90;  1 drivers
v0000015ab67bc5e0_0 .net *"_ivl_10", 0 0, L_0000015ab6a5b810;  1 drivers
v0000015ab67bb5a0_0 .net *"_ivl_14", 0 0, L_0000015ab6a5bc00;  1 drivers
v0000015ab67bd440_0 .net *"_ivl_2", 0 0, L_0000015ab6a5c680;  1 drivers
v0000015ab67bc540_0 .net *"_ivl_4", 0 0, L_0000015ab6a5ae70;  1 drivers
v0000015ab67bd800_0 .net *"_ivl_6", 0 0, L_0000015ab6a5b5e0;  1 drivers
v0000015ab67bd1c0_0 .net *"_ivl_8", 0 0, L_0000015ab6a5c530;  1 drivers
S_0000015ab6832cb0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000015ab682def0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a5b340 .functor NOT 1, L_0000015ab69527a0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a5bff0 .functor AND 1, L_0000015ab6a5b340, L_0000015ab6952840, C4<1>, C4<1>;
L_0000015ab6a5c840 .functor NOT 1, L_0000015ab69527a0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a5c1b0 .functor AND 1, L_0000015ab6a5c840, L_0000015ab6954000, C4<1>, C4<1>;
L_0000015ab6a5c290 .functor OR 1, L_0000015ab6a5bff0, L_0000015ab6a5c1b0, C4<0>, C4<0>;
L_0000015ab6a5b8f0 .functor AND 1, L_0000015ab6952840, L_0000015ab6954000, C4<1>, C4<1>;
L_0000015ab6a5c760 .functor OR 1, L_0000015ab6a5c290, L_0000015ab6a5b8f0, C4<0>, C4<0>;
L_0000015ab6a5bd50 .functor XOR 1, L_0000015ab69527a0, L_0000015ab6952840, C4<0>, C4<0>;
L_0000015ab6a5b3b0 .functor XOR 1, L_0000015ab6a5bd50, L_0000015ab6954000, C4<0>, C4<0>;
v0000015ab67bd4e0_0 .net "Debe", 0 0, L_0000015ab6a5c760;  1 drivers
v0000015ab67bc360_0 .net "Din", 0 0, L_0000015ab6954000;  1 drivers
v0000015ab67bca40_0 .net "Dout", 0 0, L_0000015ab6a5b3b0;  1 drivers
v0000015ab67bd6c0_0 .net "Ri", 0 0, L_0000015ab6952840;  1 drivers
v0000015ab67bcb80_0 .net "Si", 0 0, L_0000015ab69527a0;  1 drivers
v0000015ab67bd580_0 .net *"_ivl_0", 0 0, L_0000015ab6a5b340;  1 drivers
v0000015ab67bb0a0_0 .net *"_ivl_10", 0 0, L_0000015ab6a5b8f0;  1 drivers
v0000015ab67bc9a0_0 .net *"_ivl_14", 0 0, L_0000015ab6a5bd50;  1 drivers
v0000015ab67bbf00_0 .net *"_ivl_2", 0 0, L_0000015ab6a5bff0;  1 drivers
v0000015ab67bccc0_0 .net *"_ivl_4", 0 0, L_0000015ab6a5c840;  1 drivers
v0000015ab67bc900_0 .net *"_ivl_6", 0 0, L_0000015ab6a5c1b0;  1 drivers
v0000015ab67bcd60_0 .net *"_ivl_8", 0 0, L_0000015ab6a5c290;  1 drivers
S_0000015ab6830000 .scope generate, "genblk1[1]" "genblk1[1]" 5 168, 5 168 0, S_0000015ab68339c0;
 .timescale -9 -12;
P_0000015ab6753bb0 .param/l "i" 0 5 168, +C4<01>;
S_0000015ab6830190 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000015ab6830000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a5bdc0 .functor NOT 1, L_0000015ab6953420, C4<0>, C4<0>, C4<0>;
L_0000015ab6a5be30 .functor AND 1, L_0000015ab6a5bdc0, L_0000015ab6952a20, C4<1>, C4<1>;
L_0000015ab6a5bf10 .functor NOT 1, L_0000015ab6953420, C4<0>, C4<0>, C4<0>;
L_0000015ab6a5b490 .functor AND 1, L_0000015ab6a5bf10, L_0000015ab69522a0, C4<1>, C4<1>;
L_0000015ab6a5c060 .functor OR 1, L_0000015ab6a5be30, L_0000015ab6a5b490, C4<0>, C4<0>;
L_0000015ab6a5c300 .functor AND 1, L_0000015ab6952a20, L_0000015ab69522a0, C4<1>, C4<1>;
L_0000015ab6a5c7d0 .functor OR 1, L_0000015ab6a5c060, L_0000015ab6a5c300, C4<0>, C4<0>;
L_0000015ab6a5bf80 .functor XOR 1, L_0000015ab6953420, L_0000015ab6952a20, C4<0>, C4<0>;
L_0000015ab6a5b570 .functor XOR 1, L_0000015ab6a5bf80, L_0000015ab69522a0, C4<0>, C4<0>;
v0000015ab67bc7c0_0 .net "Debe", 0 0, L_0000015ab6a5c7d0;  1 drivers
v0000015ab67bd620_0 .net "Din", 0 0, L_0000015ab69522a0;  1 drivers
v0000015ab67bb140_0 .net "Dout", 0 0, L_0000015ab6a5b570;  1 drivers
v0000015ab67bc860_0 .net "Ri", 0 0, L_0000015ab6952a20;  1 drivers
v0000015ab67bb3c0_0 .net "Si", 0 0, L_0000015ab6953420;  1 drivers
v0000015ab67bc400_0 .net *"_ivl_0", 0 0, L_0000015ab6a5bdc0;  1 drivers
v0000015ab67bbbe0_0 .net *"_ivl_10", 0 0, L_0000015ab6a5c300;  1 drivers
v0000015ab67bd760_0 .net *"_ivl_14", 0 0, L_0000015ab6a5bf80;  1 drivers
v0000015ab67bbb40_0 .net *"_ivl_2", 0 0, L_0000015ab6a5be30;  1 drivers
v0000015ab67bce00_0 .net *"_ivl_4", 0 0, L_0000015ab6a5bf10;  1 drivers
v0000015ab67bb280_0 .net *"_ivl_6", 0 0, L_0000015ab6a5b490;  1 drivers
v0000015ab67bb320_0 .net *"_ivl_8", 0 0, L_0000015ab6a5c060;  1 drivers
S_0000015ab682f160 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000015ab6830000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a5b0a0 .functor NOT 1, L_0000015ab6953ec0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a5ad20 .functor AND 1, L_0000015ab6a5b0a0, L_0000015ab6953600, C4<1>, C4<1>;
L_0000015ab6a5c5a0 .functor NOT 1, L_0000015ab6953ec0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a5b880 .functor AND 1, L_0000015ab6a5c5a0, L_0000015ab6953740, C4<1>, C4<1>;
L_0000015ab6a5b650 .functor OR 1, L_0000015ab6a5ad20, L_0000015ab6a5b880, C4<0>, C4<0>;
L_0000015ab6a5c610 .functor AND 1, L_0000015ab6953600, L_0000015ab6953740, C4<1>, C4<1>;
L_0000015ab6a5c8b0 .functor OR 1, L_0000015ab6a5b650, L_0000015ab6a5c610, C4<0>, C4<0>;
L_0000015ab6a5ad90 .functor XOR 1, L_0000015ab6953ec0, L_0000015ab6953600, C4<0>, C4<0>;
L_0000015ab6a5aee0 .functor XOR 1, L_0000015ab6a5ad90, L_0000015ab6953740, C4<0>, C4<0>;
v0000015ab67bbc80_0 .net "Debe", 0 0, L_0000015ab6a5c8b0;  1 drivers
v0000015ab67bcea0_0 .net "Din", 0 0, L_0000015ab6953740;  1 drivers
v0000015ab67bc0e0_0 .net "Dout", 0 0, L_0000015ab6a5aee0;  1 drivers
v0000015ab67bcf40_0 .net "Ri", 0 0, L_0000015ab6953600;  1 drivers
v0000015ab67bb460_0 .net "Si", 0 0, L_0000015ab6953ec0;  1 drivers
v0000015ab67bb640_0 .net *"_ivl_0", 0 0, L_0000015ab6a5b0a0;  1 drivers
v0000015ab67bb780_0 .net *"_ivl_10", 0 0, L_0000015ab6a5c610;  1 drivers
v0000015ab67bb820_0 .net *"_ivl_14", 0 0, L_0000015ab6a5ad90;  1 drivers
v0000015ab67bb8c0_0 .net *"_ivl_2", 0 0, L_0000015ab6a5ad20;  1 drivers
v0000015ab67bbdc0_0 .net *"_ivl_4", 0 0, L_0000015ab6a5c5a0;  1 drivers
v0000015ab67bba00_0 .net *"_ivl_6", 0 0, L_0000015ab6a5b880;  1 drivers
v0000015ab67bbfa0_0 .net *"_ivl_8", 0 0, L_0000015ab6a5b650;  1 drivers
S_0000015ab682f2f0 .scope generate, "genblk1[2]" "genblk1[2]" 5 168, 5 168 0, S_0000015ab68339c0;
 .timescale -9 -12;
P_0000015ab6754130 .param/l "i" 0 5 168, +C4<010>;
S_0000015ab62aaec0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000015ab682f2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a5afc0 .functor NOT 1, L_0000015ab6954320, C4<0>, C4<0>, C4<0>;
L_0000015ab6a5b1f0 .functor AND 1, L_0000015ab6a5afc0, L_0000015ab6952340, C4<1>, C4<1>;
L_0000015ab6a5b260 .functor NOT 1, L_0000015ab6954320, C4<0>, C4<0>, C4<0>;
L_0000015ab6a5b730 .functor AND 1, L_0000015ab6a5b260, L_0000015ab6953e20, C4<1>, C4<1>;
L_0000015ab6a5b7a0 .functor OR 1, L_0000015ab6a5b1f0, L_0000015ab6a5b730, C4<0>, C4<0>;
L_0000015ab6a5d090 .functor AND 1, L_0000015ab6952340, L_0000015ab6953e20, C4<1>, C4<1>;
L_0000015ab6a5cd10 .functor OR 1, L_0000015ab6a5b7a0, L_0000015ab6a5d090, C4<0>, C4<0>;
L_0000015ab6a5c920 .functor XOR 1, L_0000015ab6954320, L_0000015ab6952340, C4<0>, C4<0>;
L_0000015ab6a5cb50 .functor XOR 1, L_0000015ab6a5c920, L_0000015ab6953e20, C4<0>, C4<0>;
v0000015ab67bc180_0 .net "Debe", 0 0, L_0000015ab6a5cd10;  1 drivers
v0000015ab67beca0_0 .net "Din", 0 0, L_0000015ab6953e20;  1 drivers
v0000015ab67c0000_0 .net "Dout", 0 0, L_0000015ab6a5cb50;  1 drivers
v0000015ab67bf880_0 .net "Ri", 0 0, L_0000015ab6952340;  1 drivers
v0000015ab67bf6a0_0 .net "Si", 0 0, L_0000015ab6954320;  1 drivers
v0000015ab67bf4c0_0 .net *"_ivl_0", 0 0, L_0000015ab6a5afc0;  1 drivers
v0000015ab67bef20_0 .net *"_ivl_10", 0 0, L_0000015ab6a5d090;  1 drivers
v0000015ab67bdbc0_0 .net *"_ivl_14", 0 0, L_0000015ab6a5c920;  1 drivers
v0000015ab67bdda0_0 .net *"_ivl_2", 0 0, L_0000015ab6a5b1f0;  1 drivers
v0000015ab67be3e0_0 .net *"_ivl_4", 0 0, L_0000015ab6a5b260;  1 drivers
v0000015ab67be340_0 .net *"_ivl_6", 0 0, L_0000015ab6a5b730;  1 drivers
v0000015ab67bf2e0_0 .net *"_ivl_8", 0 0, L_0000015ab6a5b7a0;  1 drivers
S_0000015ab689bbe0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000015ab682f2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a5e280 .functor NOT 1, L_0000015ab6953f60, C4<0>, C4<0>, C4<0>;
L_0000015ab6a5d800 .functor AND 1, L_0000015ab6a5e280, L_0000015ab69541e0, C4<1>, C4<1>;
L_0000015ab6a5e440 .functor NOT 1, L_0000015ab6953f60, C4<0>, C4<0>, C4<0>;
L_0000015ab6a5d8e0 .functor AND 1, L_0000015ab6a5e440, L_0000015ab6954280, C4<1>, C4<1>;
L_0000015ab6a5cdf0 .functor OR 1, L_0000015ab6a5d800, L_0000015ab6a5d8e0, C4<0>, C4<0>;
L_0000015ab6a5ce60 .functor AND 1, L_0000015ab69541e0, L_0000015ab6954280, C4<1>, C4<1>;
L_0000015ab6a5ca00 .functor OR 1, L_0000015ab6a5cdf0, L_0000015ab6a5ce60, C4<0>, C4<0>;
L_0000015ab6a5daa0 .functor XOR 1, L_0000015ab6953f60, L_0000015ab69541e0, C4<0>, C4<0>;
L_0000015ab6a5da30 .functor XOR 1, L_0000015ab6a5daa0, L_0000015ab6954280, C4<0>, C4<0>;
v0000015ab67bfb00_0 .net "Debe", 0 0, L_0000015ab6a5ca00;  1 drivers
v0000015ab67bf060_0 .net "Din", 0 0, L_0000015ab6954280;  1 drivers
v0000015ab67bed40_0 .net "Dout", 0 0, L_0000015ab6a5da30;  1 drivers
v0000015ab67bf560_0 .net "Ri", 0 0, L_0000015ab69541e0;  1 drivers
v0000015ab67bf240_0 .net "Si", 0 0, L_0000015ab6953f60;  1 drivers
v0000015ab67bf9c0_0 .net *"_ivl_0", 0 0, L_0000015ab6a5e280;  1 drivers
v0000015ab67bfec0_0 .net *"_ivl_10", 0 0, L_0000015ab6a5ce60;  1 drivers
v0000015ab67bf1a0_0 .net *"_ivl_14", 0 0, L_0000015ab6a5daa0;  1 drivers
v0000015ab67bf100_0 .net *"_ivl_2", 0 0, L_0000015ab6a5d800;  1 drivers
v0000015ab67bede0_0 .net *"_ivl_4", 0 0, L_0000015ab6a5e440;  1 drivers
v0000015ab67bfce0_0 .net *"_ivl_6", 0 0, L_0000015ab6a5d8e0;  1 drivers
v0000015ab67bd8a0_0 .net *"_ivl_8", 0 0, L_0000015ab6a5cdf0;  1 drivers
S_0000015ab689b8c0 .scope generate, "genblk1[3]" "genblk1[3]" 5 168, 5 168 0, S_0000015ab68339c0;
 .timescale -9 -12;
P_0000015ab6753830 .param/l "i" 0 5 168, +C4<011>;
S_0000015ab689ba50 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000015ab689b8c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a5ca70 .functor NOT 1, L_0000015ab6952160, C4<0>, C4<0>, C4<0>;
L_0000015ab6a5df70 .functor AND 1, L_0000015ab6a5ca70, L_0000015ab6954460, C4<1>, C4<1>;
L_0000015ab6a5d790 .functor NOT 1, L_0000015ab6952160, C4<0>, C4<0>, C4<0>;
L_0000015ab6a5cae0 .functor AND 1, L_0000015ab6a5d790, L_0000015ab69523e0, C4<1>, C4<1>;
L_0000015ab6a5d870 .functor OR 1, L_0000015ab6a5df70, L_0000015ab6a5cae0, C4<0>, C4<0>;
L_0000015ab6a5cf40 .functor AND 1, L_0000015ab6954460, L_0000015ab69523e0, C4<1>, C4<1>;
L_0000015ab6a5d1e0 .functor OR 1, L_0000015ab6a5d870, L_0000015ab6a5cf40, C4<0>, C4<0>;
L_0000015ab6a5d250 .functor XOR 1, L_0000015ab6952160, L_0000015ab6954460, C4<0>, C4<0>;
L_0000015ab6a5ddb0 .functor XOR 1, L_0000015ab6a5d250, L_0000015ab69523e0, C4<0>, C4<0>;
v0000015ab67befc0_0 .net "Debe", 0 0, L_0000015ab6a5d1e0;  1 drivers
v0000015ab67bf380_0 .net "Din", 0 0, L_0000015ab69523e0;  1 drivers
v0000015ab67bf920_0 .net "Dout", 0 0, L_0000015ab6a5ddb0;  1 drivers
v0000015ab67bf600_0 .net "Ri", 0 0, L_0000015ab6954460;  1 drivers
v0000015ab67bf420_0 .net "Si", 0 0, L_0000015ab6952160;  1 drivers
v0000015ab67bf740_0 .net *"_ivl_0", 0 0, L_0000015ab6a5ca70;  1 drivers
v0000015ab67be7a0_0 .net *"_ivl_10", 0 0, L_0000015ab6a5cf40;  1 drivers
v0000015ab67bf7e0_0 .net *"_ivl_14", 0 0, L_0000015ab6a5d250;  1 drivers
v0000015ab67be0c0_0 .net *"_ivl_2", 0 0, L_0000015ab6a5df70;  1 drivers
v0000015ab67bfa60_0 .net *"_ivl_4", 0 0, L_0000015ab6a5d790;  1 drivers
v0000015ab67bfba0_0 .net *"_ivl_6", 0 0, L_0000015ab6a5cae0;  1 drivers
v0000015ab67beb60_0 .net *"_ivl_8", 0 0, L_0000015ab6a5d870;  1 drivers
S_0000015ab689bd70 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000015ab689b8c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a5d2c0 .functor NOT 1, L_0000015ab6952480, C4<0>, C4<0>, C4<0>;
L_0000015ab6a5ced0 .functor AND 1, L_0000015ab6a5d2c0, L_0000015ab69552c0, C4<1>, C4<1>;
L_0000015ab6a5d950 .functor NOT 1, L_0000015ab6952480, C4<0>, C4<0>, C4<0>;
L_0000015ab6a5d720 .functor AND 1, L_0000015ab6a5d950, L_0000015ab6956580, C4<1>, C4<1>;
L_0000015ab6a5cfb0 .functor OR 1, L_0000015ab6a5ced0, L_0000015ab6a5d720, C4<0>, C4<0>;
L_0000015ab6a5dcd0 .functor AND 1, L_0000015ab69552c0, L_0000015ab6956580, C4<1>, C4<1>;
L_0000015ab6a5cbc0 .functor OR 1, L_0000015ab6a5cfb0, L_0000015ab6a5dcd0, C4<0>, C4<0>;
L_0000015ab6a5d640 .functor XOR 1, L_0000015ab6952480, L_0000015ab69552c0, C4<0>, C4<0>;
L_0000015ab6a5dfe0 .functor XOR 1, L_0000015ab6a5d640, L_0000015ab6956580, C4<0>, C4<0>;
v0000015ab67be200_0 .net "Debe", 0 0, L_0000015ab6a5cbc0;  1 drivers
v0000015ab67bfc40_0 .net "Din", 0 0, L_0000015ab6956580;  1 drivers
v0000015ab67bee80_0 .net "Dout", 0 0, L_0000015ab6a5dfe0;  1 drivers
v0000015ab67bfd80_0 .net "Ri", 0 0, L_0000015ab69552c0;  1 drivers
v0000015ab67bfe20_0 .net "Si", 0 0, L_0000015ab6952480;  1 drivers
v0000015ab67bdc60_0 .net *"_ivl_0", 0 0, L_0000015ab6a5d2c0;  1 drivers
v0000015ab67bff60_0 .net *"_ivl_10", 0 0, L_0000015ab6a5dcd0;  1 drivers
v0000015ab67beac0_0 .net *"_ivl_14", 0 0, L_0000015ab6a5d640;  1 drivers
v0000015ab67be2a0_0 .net *"_ivl_2", 0 0, L_0000015ab6a5ced0;  1 drivers
v0000015ab67be020_0 .net *"_ivl_4", 0 0, L_0000015ab6a5d950;  1 drivers
v0000015ab67bd940_0 .net *"_ivl_6", 0 0, L_0000015ab6a5d720;  1 drivers
v0000015ab67bd9e0_0 .net *"_ivl_8", 0 0, L_0000015ab6a5cfb0;  1 drivers
S_0000015ab689bf00 .scope generate, "genblk1[4]" "genblk1[4]" 5 168, 5 168 0, S_0000015ab68339c0;
 .timescale -9 -12;
P_0000015ab6753870 .param/l "i" 0 5 168, +C4<0100>;
S_0000015ab689c090 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000015ab689bf00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a5d480 .functor NOT 1, L_0000015ab6955860, C4<0>, C4<0>, C4<0>;
L_0000015ab6a5db10 .functor AND 1, L_0000015ab6a5d480, L_0000015ab6955b80, C4<1>, C4<1>;
L_0000015ab6a5e2f0 .functor NOT 1, L_0000015ab6955860, C4<0>, C4<0>, C4<0>;
L_0000015ab6a5db80 .functor AND 1, L_0000015ab6a5e2f0, L_0000015ab69568a0, C4<1>, C4<1>;
L_0000015ab6a5d5d0 .functor OR 1, L_0000015ab6a5db10, L_0000015ab6a5db80, C4<0>, C4<0>;
L_0000015ab6a5dbf0 .functor AND 1, L_0000015ab6955b80, L_0000015ab69568a0, C4<1>, C4<1>;
L_0000015ab6a5e4b0 .functor OR 1, L_0000015ab6a5d5d0, L_0000015ab6a5dbf0, C4<0>, C4<0>;
L_0000015ab6a5e130 .functor XOR 1, L_0000015ab6955860, L_0000015ab6955b80, C4<0>, C4<0>;
L_0000015ab6a5e050 .functor XOR 1, L_0000015ab6a5e130, L_0000015ab69568a0, C4<0>, C4<0>;
v0000015ab67bde40_0 .net "Debe", 0 0, L_0000015ab6a5e4b0;  1 drivers
v0000015ab67bda80_0 .net "Din", 0 0, L_0000015ab69568a0;  1 drivers
v0000015ab67bdb20_0 .net "Dout", 0 0, L_0000015ab6a5e050;  1 drivers
v0000015ab67bdd00_0 .net "Ri", 0 0, L_0000015ab6955b80;  1 drivers
v0000015ab67bdee0_0 .net "Si", 0 0, L_0000015ab6955860;  1 drivers
v0000015ab67bea20_0 .net *"_ivl_0", 0 0, L_0000015ab6a5d480;  1 drivers
v0000015ab67be480_0 .net *"_ivl_10", 0 0, L_0000015ab6a5dbf0;  1 drivers
v0000015ab67bdf80_0 .net *"_ivl_14", 0 0, L_0000015ab6a5e130;  1 drivers
v0000015ab67be520_0 .net *"_ivl_2", 0 0, L_0000015ab6a5db10;  1 drivers
v0000015ab67be160_0 .net *"_ivl_4", 0 0, L_0000015ab6a5e2f0;  1 drivers
v0000015ab67be5c0_0 .net *"_ivl_6", 0 0, L_0000015ab6a5db80;  1 drivers
v0000015ab67be660_0 .net *"_ivl_8", 0 0, L_0000015ab6a5d5d0;  1 drivers
S_0000015ab689c220 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000015ab689bf00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a5dd40 .functor NOT 1, L_0000015ab6955400, C4<0>, C4<0>, C4<0>;
L_0000015ab6a5e1a0 .functor AND 1, L_0000015ab6a5dd40, L_0000015ab6955ea0, C4<1>, C4<1>;
L_0000015ab6a5d3a0 .functor NOT 1, L_0000015ab6955400, C4<0>, C4<0>, C4<0>;
L_0000015ab6a5c990 .functor AND 1, L_0000015ab6a5d3a0, L_0000015ab6954e60, C4<1>, C4<1>;
L_0000015ab6a5d6b0 .functor OR 1, L_0000015ab6a5e1a0, L_0000015ab6a5c990, C4<0>, C4<0>;
L_0000015ab6a5d9c0 .functor AND 1, L_0000015ab6955ea0, L_0000015ab6954e60, C4<1>, C4<1>;
L_0000015ab6a5e210 .functor OR 1, L_0000015ab6a5d6b0, L_0000015ab6a5d9c0, C4<0>, C4<0>;
L_0000015ab6a5de20 .functor XOR 1, L_0000015ab6955400, L_0000015ab6955ea0, C4<0>, C4<0>;
L_0000015ab6a5e360 .functor XOR 1, L_0000015ab6a5de20, L_0000015ab6954e60, C4<0>, C4<0>;
v0000015ab67be700_0 .net "Debe", 0 0, L_0000015ab6a5e210;  1 drivers
v0000015ab67be840_0 .net "Din", 0 0, L_0000015ab6954e60;  1 drivers
v0000015ab67be8e0_0 .net "Dout", 0 0, L_0000015ab6a5e360;  1 drivers
v0000015ab67be980_0 .net "Ri", 0 0, L_0000015ab6955ea0;  1 drivers
v0000015ab67bec00_0 .net "Si", 0 0, L_0000015ab6955400;  1 drivers
v0000015ab67c1360_0 .net *"_ivl_0", 0 0, L_0000015ab6a5dd40;  1 drivers
v0000015ab67c2620_0 .net *"_ivl_10", 0 0, L_0000015ab6a5d9c0;  1 drivers
v0000015ab67c1180_0 .net *"_ivl_14", 0 0, L_0000015ab6a5de20;  1 drivers
v0000015ab67c0aa0_0 .net *"_ivl_2", 0 0, L_0000015ab6a5e1a0;  1 drivers
v0000015ab67c2080_0 .net *"_ivl_4", 0 0, L_0000015ab6a5d3a0;  1 drivers
v0000015ab67c1b80_0 .net *"_ivl_6", 0 0, L_0000015ab6a5c990;  1 drivers
v0000015ab67c21c0_0 .net *"_ivl_8", 0 0, L_0000015ab6a5d6b0;  1 drivers
S_0000015ab689b5a0 .scope generate, "genblk1[5]" "genblk1[5]" 5 168, 5 168 0, S_0000015ab68339c0;
 .timescale -9 -12;
P_0000015ab6753230 .param/l "i" 0 5 168, +C4<0101>;
S_0000015ab689c3b0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000015ab689b5a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a5dc60 .functor NOT 1, L_0000015ab6955360, C4<0>, C4<0>, C4<0>;
L_0000015ab6a5de90 .functor AND 1, L_0000015ab6a5dc60, L_0000015ab69557c0, C4<1>, C4<1>;
L_0000015ab6a5df00 .functor NOT 1, L_0000015ab6955360, C4<0>, C4<0>, C4<0>;
L_0000015ab6a5d4f0 .functor AND 1, L_0000015ab6a5df00, L_0000015ab6956da0, C4<1>, C4<1>;
L_0000015ab6a5d020 .functor OR 1, L_0000015ab6a5de90, L_0000015ab6a5d4f0, C4<0>, C4<0>;
L_0000015ab6a5d330 .functor AND 1, L_0000015ab69557c0, L_0000015ab6956da0, C4<1>, C4<1>;
L_0000015ab6a5e0c0 .functor OR 1, L_0000015ab6a5d020, L_0000015ab6a5d330, C4<0>, C4<0>;
L_0000015ab6a5e3d0 .functor XOR 1, L_0000015ab6955360, L_0000015ab69557c0, C4<0>, C4<0>;
L_0000015ab6a5cc30 .functor XOR 1, L_0000015ab6a5e3d0, L_0000015ab6956da0, C4<0>, C4<0>;
v0000015ab67c06e0_0 .net "Debe", 0 0, L_0000015ab6a5e0c0;  1 drivers
v0000015ab67c1220_0 .net "Din", 0 0, L_0000015ab6956da0;  1 drivers
v0000015ab67c0d20_0 .net "Dout", 0 0, L_0000015ab6a5cc30;  1 drivers
v0000015ab67c2440_0 .net "Ri", 0 0, L_0000015ab69557c0;  1 drivers
v0000015ab67c0140_0 .net "Si", 0 0, L_0000015ab6955360;  1 drivers
v0000015ab67c2800_0 .net *"_ivl_0", 0 0, L_0000015ab6a5dc60;  1 drivers
v0000015ab67c03c0_0 .net *"_ivl_10", 0 0, L_0000015ab6a5d330;  1 drivers
v0000015ab67c12c0_0 .net *"_ivl_14", 0 0, L_0000015ab6a5e3d0;  1 drivers
v0000015ab67c0c80_0 .net *"_ivl_2", 0 0, L_0000015ab6a5de90;  1 drivers
v0000015ab67c1e00_0 .net *"_ivl_4", 0 0, L_0000015ab6a5df00;  1 drivers
v0000015ab67c1900_0 .net *"_ivl_6", 0 0, L_0000015ab6a5d4f0;  1 drivers
v0000015ab67c01e0_0 .net *"_ivl_8", 0 0, L_0000015ab6a5d020;  1 drivers
S_0000015ab689b730 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000015ab689b5a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a5d560 .functor NOT 1, L_0000015ab69554a0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a5cca0 .functor AND 1, L_0000015ab6a5d560, L_0000015ab69559a0, C4<1>, C4<1>;
L_0000015ab6a5cd80 .functor NOT 1, L_0000015ab69554a0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a5d100 .functor AND 1, L_0000015ab6a5cd80, L_0000015ab6955540, C4<1>, C4<1>;
L_0000015ab6a5d170 .functor OR 1, L_0000015ab6a5cca0, L_0000015ab6a5d100, C4<0>, C4<0>;
L_0000015ab6a5d410 .functor AND 1, L_0000015ab69559a0, L_0000015ab6955540, C4<1>, C4<1>;
L_0000015ab6a60040 .functor OR 1, L_0000015ab6a5d170, L_0000015ab6a5d410, C4<0>, C4<0>;
L_0000015ab6a5fd30 .functor XOR 1, L_0000015ab69554a0, L_0000015ab69559a0, C4<0>, C4<0>;
L_0000015ab6a5f5c0 .functor XOR 1, L_0000015ab6a5fd30, L_0000015ab6955540, C4<0>, C4<0>;
v0000015ab67c1400_0 .net "Debe", 0 0, L_0000015ab6a60040;  1 drivers
v0000015ab67c2260_0 .net "Din", 0 0, L_0000015ab6955540;  1 drivers
v0000015ab67c1c20_0 .net "Dout", 0 0, L_0000015ab6a5f5c0;  1 drivers
v0000015ab67c2300_0 .net "Ri", 0 0, L_0000015ab69559a0;  1 drivers
v0000015ab67c2580_0 .net "Si", 0 0, L_0000015ab69554a0;  1 drivers
v0000015ab67c0f00_0 .net *"_ivl_0", 0 0, L_0000015ab6a5d560;  1 drivers
v0000015ab67c0780_0 .net *"_ivl_10", 0 0, L_0000015ab6a5d410;  1 drivers
v0000015ab67c0e60_0 .net *"_ivl_14", 0 0, L_0000015ab6a5fd30;  1 drivers
v0000015ab67c0b40_0 .net *"_ivl_2", 0 0, L_0000015ab6a5cca0;  1 drivers
v0000015ab67c1720_0 .net *"_ivl_4", 0 0, L_0000015ab6a5cd80;  1 drivers
v0000015ab67c0dc0_0 .net *"_ivl_6", 0 0, L_0000015ab6a5d100;  1 drivers
v0000015ab67c0fa0_0 .net *"_ivl_8", 0 0, L_0000015ab6a5d170;  1 drivers
S_0000015ab689d550 .scope generate, "genblk1[6]" "genblk1[6]" 5 168, 5 168 0, S_0000015ab68339c0;
 .timescale -9 -12;
P_0000015ab67539b0 .param/l "i" 0 5 168, +C4<0110>;
S_0000015ab689d6e0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000015ab689d550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a5e910 .functor NOT 1, L_0000015ab69555e0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a5e520 .functor AND 1, L_0000015ab6a5e910, L_0000015ab69563a0, C4<1>, C4<1>;
L_0000015ab6a5e7c0 .functor NOT 1, L_0000015ab69555e0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a5ed00 .functor AND 1, L_0000015ab6a5e7c0, L_0000015ab6955fe0, C4<1>, C4<1>;
L_0000015ab6a5ec20 .functor OR 1, L_0000015ab6a5e520, L_0000015ab6a5ed00, C4<0>, C4<0>;
L_0000015ab6a5fda0 .functor AND 1, L_0000015ab69563a0, L_0000015ab6955fe0, C4<1>, C4<1>;
L_0000015ab6a5f400 .functor OR 1, L_0000015ab6a5ec20, L_0000015ab6a5fda0, C4<0>, C4<0>;
L_0000015ab6a5f4e0 .functor XOR 1, L_0000015ab69555e0, L_0000015ab69563a0, C4<0>, C4<0>;
L_0000015ab6a5efa0 .functor XOR 1, L_0000015ab6a5f4e0, L_0000015ab6955fe0, C4<0>, C4<0>;
v0000015ab67c2120_0 .net "Debe", 0 0, L_0000015ab6a5f400;  1 drivers
v0000015ab67c14a0_0 .net "Din", 0 0, L_0000015ab6955fe0;  1 drivers
v0000015ab67c1a40_0 .net "Dout", 0 0, L_0000015ab6a5efa0;  1 drivers
v0000015ab67c26c0_0 .net "Ri", 0 0, L_0000015ab69563a0;  1 drivers
v0000015ab67c1ae0_0 .net "Si", 0 0, L_0000015ab69555e0;  1 drivers
v0000015ab67c1fe0_0 .net *"_ivl_0", 0 0, L_0000015ab6a5e910;  1 drivers
v0000015ab67c1d60_0 .net *"_ivl_10", 0 0, L_0000015ab6a5fda0;  1 drivers
v0000015ab67c0320_0 .net *"_ivl_14", 0 0, L_0000015ab6a5f4e0;  1 drivers
v0000015ab67c1040_0 .net *"_ivl_2", 0 0, L_0000015ab6a5e520;  1 drivers
v0000015ab67c1cc0_0 .net *"_ivl_4", 0 0, L_0000015ab6a5e7c0;  1 drivers
v0000015ab67c19a0_0 .net *"_ivl_6", 0 0, L_0000015ab6a5ed00;  1 drivers
v0000015ab67c1ea0_0 .net *"_ivl_8", 0 0, L_0000015ab6a5ec20;  1 drivers
S_0000015ab689d0a0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000015ab689d550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a600b0 .functor NOT 1, L_0000015ab6956120, C4<0>, C4<0>, C4<0>;
L_0000015ab6a5f240 .functor AND 1, L_0000015ab6a600b0, L_0000015ab6956440, C4<1>, C4<1>;
L_0000015ab6a5e600 .functor NOT 1, L_0000015ab6956120, C4<0>, C4<0>, C4<0>;
L_0000015ab6a5f010 .functor AND 1, L_0000015ab6a5e600, L_0000015ab6955040, C4<1>, C4<1>;
L_0000015ab6a5ed70 .functor OR 1, L_0000015ab6a5f240, L_0000015ab6a5f010, C4<0>, C4<0>;
L_0000015ab6a5ede0 .functor AND 1, L_0000015ab6956440, L_0000015ab6955040, C4<1>, C4<1>;
L_0000015ab6a5f0f0 .functor OR 1, L_0000015ab6a5ed70, L_0000015ab6a5ede0, C4<0>, C4<0>;
L_0000015ab6a5ee50 .functor XOR 1, L_0000015ab6956120, L_0000015ab6956440, C4<0>, C4<0>;
L_0000015ab6a5f320 .functor XOR 1, L_0000015ab6a5ee50, L_0000015ab6955040, C4<0>, C4<0>;
v0000015ab67c0280_0 .net "Debe", 0 0, L_0000015ab6a5f0f0;  1 drivers
v0000015ab67c1540_0 .net "Din", 0 0, L_0000015ab6955040;  1 drivers
v0000015ab67c15e0_0 .net "Dout", 0 0, L_0000015ab6a5f320;  1 drivers
v0000015ab67c24e0_0 .net "Ri", 0 0, L_0000015ab6956440;  1 drivers
v0000015ab67c10e0_0 .net "Si", 0 0, L_0000015ab6956120;  1 drivers
v0000015ab67c0a00_0 .net *"_ivl_0", 0 0, L_0000015ab6a600b0;  1 drivers
v0000015ab67c0460_0 .net *"_ivl_10", 0 0, L_0000015ab6a5ede0;  1 drivers
v0000015ab67c1680_0 .net *"_ivl_14", 0 0, L_0000015ab6a5ee50;  1 drivers
v0000015ab67c05a0_0 .net *"_ivl_2", 0 0, L_0000015ab6a5f240;  1 drivers
v0000015ab67c1f40_0 .net *"_ivl_4", 0 0, L_0000015ab6a5e600;  1 drivers
v0000015ab67c17c0_0 .net *"_ivl_6", 0 0, L_0000015ab6a5f010;  1 drivers
v0000015ab67c23a0_0 .net *"_ivl_8", 0 0, L_0000015ab6a5ed70;  1 drivers
S_0000015ab689d870 .scope generate, "genblk1[7]" "genblk1[7]" 5 168, 5 168 0, S_0000015ab68339c0;
 .timescale -9 -12;
P_0000015ab67539f0 .param/l "i" 0 5 168, +C4<0111>;
S_0000015ab689da00 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000015ab689d870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a5fe80 .functor NOT 1, L_0000015ab6956620, C4<0>, C4<0>, C4<0>;
L_0000015ab6a5ec90 .functor AND 1, L_0000015ab6a5fe80, L_0000015ab6955900, C4<1>, C4<1>;
L_0000015ab6a5eec0 .functor NOT 1, L_0000015ab6956620, C4<0>, C4<0>, C4<0>;
L_0000015ab6a5fcc0 .functor AND 1, L_0000015ab6a5eec0, L_0000015ab6955ae0, C4<1>, C4<1>;
L_0000015ab6a5f080 .functor OR 1, L_0000015ab6a5ec90, L_0000015ab6a5fcc0, C4<0>, C4<0>;
L_0000015ab6a5f940 .functor AND 1, L_0000015ab6955900, L_0000015ab6955ae0, C4<1>, C4<1>;
L_0000015ab6a5f1d0 .functor OR 1, L_0000015ab6a5f080, L_0000015ab6a5f940, C4<0>, C4<0>;
L_0000015ab6a5ef30 .functor XOR 1, L_0000015ab6956620, L_0000015ab6955900, C4<0>, C4<0>;
L_0000015ab6a5f630 .functor XOR 1, L_0000015ab6a5ef30, L_0000015ab6955ae0, C4<0>, C4<0>;
v0000015ab67c0be0_0 .net "Debe", 0 0, L_0000015ab6a5f1d0;  1 drivers
v0000015ab67c0820_0 .net "Din", 0 0, L_0000015ab6955ae0;  1 drivers
v0000015ab67c08c0_0 .net "Dout", 0 0, L_0000015ab6a5f630;  1 drivers
v0000015ab67c1860_0 .net "Ri", 0 0, L_0000015ab6955900;  1 drivers
v0000015ab67c2760_0 .net "Si", 0 0, L_0000015ab6956620;  1 drivers
v0000015ab67c00a0_0 .net *"_ivl_0", 0 0, L_0000015ab6a5fe80;  1 drivers
v0000015ab67c0500_0 .net *"_ivl_10", 0 0, L_0000015ab6a5f940;  1 drivers
v0000015ab67c0640_0 .net *"_ivl_14", 0 0, L_0000015ab6a5ef30;  1 drivers
v0000015ab67c0960_0 .net *"_ivl_2", 0 0, L_0000015ab6a5ec90;  1 drivers
v0000015ab67c4ba0_0 .net *"_ivl_4", 0 0, L_0000015ab6a5eec0;  1 drivers
v0000015ab67c3340_0 .net *"_ivl_6", 0 0, L_0000015ab6a5fcc0;  1 drivers
v0000015ab67c29e0_0 .net *"_ivl_8", 0 0, L_0000015ab6a5f080;  1 drivers
S_0000015ab689c5b0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000015ab689d870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a5f2b0 .functor NOT 1, L_0000015ab6956940, C4<0>, C4<0>, C4<0>;
L_0000015ab6a5f6a0 .functor AND 1, L_0000015ab6a5f2b0, L_0000015ab6954f00, C4<1>, C4<1>;
L_0000015ab6a5fa90 .functor NOT 1, L_0000015ab6956940, C4<0>, C4<0>, C4<0>;
L_0000015ab6a5f710 .functor AND 1, L_0000015ab6a5fa90, L_0000015ab6954fa0, C4<1>, C4<1>;
L_0000015ab6a5f160 .functor OR 1, L_0000015ab6a5f6a0, L_0000015ab6a5f710, C4<0>, C4<0>;
L_0000015ab6a5f390 .functor AND 1, L_0000015ab6954f00, L_0000015ab6954fa0, C4<1>, C4<1>;
L_0000015ab6a5f470 .functor OR 1, L_0000015ab6a5f160, L_0000015ab6a5f390, C4<0>, C4<0>;
L_0000015ab6a5e750 .functor XOR 1, L_0000015ab6956940, L_0000015ab6954f00, C4<0>, C4<0>;
L_0000015ab6a5ead0 .functor XOR 1, L_0000015ab6a5e750, L_0000015ab6954fa0, C4<0>, C4<0>;
v0000015ab67c3520_0 .net "Debe", 0 0, L_0000015ab6a5f470;  1 drivers
v0000015ab67c2ee0_0 .net "Din", 0 0, L_0000015ab6954fa0;  1 drivers
v0000015ab67c3980_0 .net "Dout", 0 0, L_0000015ab6a5ead0;  1 drivers
v0000015ab67c35c0_0 .net "Ri", 0 0, L_0000015ab6954f00;  1 drivers
v0000015ab67c4600_0 .net "Si", 0 0, L_0000015ab6956940;  1 drivers
v0000015ab67c4100_0 .net *"_ivl_0", 0 0, L_0000015ab6a5f2b0;  1 drivers
v0000015ab67c2a80_0 .net *"_ivl_10", 0 0, L_0000015ab6a5f390;  1 drivers
v0000015ab67c4b00_0 .net *"_ivl_14", 0 0, L_0000015ab6a5e750;  1 drivers
v0000015ab67c2b20_0 .net *"_ivl_2", 0 0, L_0000015ab6a5f6a0;  1 drivers
v0000015ab67c3660_0 .net *"_ivl_4", 0 0, L_0000015ab6a5fa90;  1 drivers
v0000015ab67c4380_0 .net *"_ivl_6", 0 0, L_0000015ab6a5f710;  1 drivers
v0000015ab67c3a20_0 .net *"_ivl_8", 0 0, L_0000015ab6a5f160;  1 drivers
S_0000015ab689e360 .scope generate, "genblk1[8]" "genblk1[8]" 5 168, 5 168 0, S_0000015ab68339c0;
 .timescale -9 -12;
P_0000015ab6753af0 .param/l "i" 0 5 168, +C4<01000>;
S_0000015ab689db90 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000015ab689e360;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a5fef0 .functor NOT 1, L_0000015ab6956760, C4<0>, C4<0>, C4<0>;
L_0000015ab6a5fe10 .functor AND 1, L_0000015ab6a5fef0, L_0000015ab6955680, C4<1>, C4<1>;
L_0000015ab6a5e8a0 .functor NOT 1, L_0000015ab6956760, C4<0>, C4<0>, C4<0>;
L_0000015ab6a5e830 .functor AND 1, L_0000015ab6a5e8a0, L_0000015ab69569e0, C4<1>, C4<1>;
L_0000015ab6a5f550 .functor OR 1, L_0000015ab6a5fe10, L_0000015ab6a5e830, C4<0>, C4<0>;
L_0000015ab6a5f780 .functor AND 1, L_0000015ab6955680, L_0000015ab69569e0, C4<1>, C4<1>;
L_0000015ab6a5f7f0 .functor OR 1, L_0000015ab6a5f550, L_0000015ab6a5f780, C4<0>, C4<0>;
L_0000015ab6a5e670 .functor XOR 1, L_0000015ab6956760, L_0000015ab6955680, C4<0>, C4<0>;
L_0000015ab6a5ff60 .functor XOR 1, L_0000015ab6a5e670, L_0000015ab69569e0, C4<0>, C4<0>;
v0000015ab67c32a0_0 .net "Debe", 0 0, L_0000015ab6a5f7f0;  1 drivers
v0000015ab67c3de0_0 .net "Din", 0 0, L_0000015ab69569e0;  1 drivers
v0000015ab67c2da0_0 .net "Dout", 0 0, L_0000015ab6a5ff60;  1 drivers
v0000015ab67c4a60_0 .net "Ri", 0 0, L_0000015ab6955680;  1 drivers
v0000015ab67c4ec0_0 .net "Si", 0 0, L_0000015ab6956760;  1 drivers
v0000015ab67c33e0_0 .net *"_ivl_0", 0 0, L_0000015ab6a5fef0;  1 drivers
v0000015ab67c2bc0_0 .net *"_ivl_10", 0 0, L_0000015ab6a5f780;  1 drivers
v0000015ab67c2c60_0 .net *"_ivl_14", 0 0, L_0000015ab6a5e670;  1 drivers
v0000015ab67c44c0_0 .net *"_ivl_2", 0 0, L_0000015ab6a5fe10;  1 drivers
v0000015ab67c3ac0_0 .net *"_ivl_4", 0 0, L_0000015ab6a5e8a0;  1 drivers
v0000015ab67c38e0_0 .net *"_ivl_6", 0 0, L_0000015ab6a5e830;  1 drivers
v0000015ab67c3b60_0 .net *"_ivl_8", 0 0, L_0000015ab6a5f550;  1 drivers
S_0000015ab689dd20 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000015ab689e360;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a5e9f0 .functor NOT 1, L_0000015ab6954d20, C4<0>, C4<0>, C4<0>;
L_0000015ab6a5f860 .functor AND 1, L_0000015ab6a5e9f0, L_0000015ab69561c0, C4<1>, C4<1>;
L_0000015ab6a5f8d0 .functor NOT 1, L_0000015ab6954d20, C4<0>, C4<0>, C4<0>;
L_0000015ab6a5f9b0 .functor AND 1, L_0000015ab6a5f8d0, L_0000015ab69548c0, C4<1>, C4<1>;
L_0000015ab6a5fb70 .functor OR 1, L_0000015ab6a5f860, L_0000015ab6a5f9b0, C4<0>, C4<0>;
L_0000015ab6a5fa20 .functor AND 1, L_0000015ab69561c0, L_0000015ab69548c0, C4<1>, C4<1>;
L_0000015ab6a5fb00 .functor OR 1, L_0000015ab6a5fb70, L_0000015ab6a5fa20, C4<0>, C4<0>;
L_0000015ab6a5fbe0 .functor XOR 1, L_0000015ab6954d20, L_0000015ab69561c0, C4<0>, C4<0>;
L_0000015ab6a5ffd0 .functor XOR 1, L_0000015ab6a5fbe0, L_0000015ab69548c0, C4<0>, C4<0>;
v0000015ab67c2d00_0 .net "Debe", 0 0, L_0000015ab6a5fb00;  1 drivers
v0000015ab67c3c00_0 .net "Din", 0 0, L_0000015ab69548c0;  1 drivers
v0000015ab67c30c0_0 .net "Dout", 0 0, L_0000015ab6a5ffd0;  1 drivers
v0000015ab67c4060_0 .net "Ri", 0 0, L_0000015ab69561c0;  1 drivers
v0000015ab67c4420_0 .net "Si", 0 0, L_0000015ab6954d20;  1 drivers
v0000015ab67c41a0_0 .net *"_ivl_0", 0 0, L_0000015ab6a5e9f0;  1 drivers
v0000015ab67c4560_0 .net *"_ivl_10", 0 0, L_0000015ab6a5fa20;  1 drivers
v0000015ab67c3700_0 .net *"_ivl_14", 0 0, L_0000015ab6a5fbe0;  1 drivers
v0000015ab67c4c40_0 .net *"_ivl_2", 0 0, L_0000015ab6a5f860;  1 drivers
v0000015ab67c4f60_0 .net *"_ivl_4", 0 0, L_0000015ab6a5f8d0;  1 drivers
v0000015ab67c4240_0 .net *"_ivl_6", 0 0, L_0000015ab6a5f9b0;  1 drivers
v0000015ab67c42e0_0 .net *"_ivl_8", 0 0, L_0000015ab6a5fb70;  1 drivers
S_0000015ab689d230 .scope generate, "genblk1[9]" "genblk1[9]" 5 168, 5 168 0, S_0000015ab68339c0;
 .timescale -9 -12;
P_0000015ab6753b30 .param/l "i" 0 5 168, +C4<01001>;
S_0000015ab689ca60 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000015ab689d230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a5eb40 .functor NOT 1, L_0000015ab6956e40, C4<0>, C4<0>, C4<0>;
L_0000015ab6a5e590 .functor AND 1, L_0000015ab6a5eb40, L_0000015ab6956bc0, C4<1>, C4<1>;
L_0000015ab6a5fc50 .functor NOT 1, L_0000015ab6956e40, C4<0>, C4<0>, C4<0>;
L_0000015ab6a5e6e0 .functor AND 1, L_0000015ab6a5fc50, L_0000015ab6955e00, C4<1>, C4<1>;
L_0000015ab6a5e980 .functor OR 1, L_0000015ab6a5e590, L_0000015ab6a5e6e0, C4<0>, C4<0>;
L_0000015ab6a5ea60 .functor AND 1, L_0000015ab6956bc0, L_0000015ab6955e00, C4<1>, C4<1>;
L_0000015ab6a5ebb0 .functor OR 1, L_0000015ab6a5e980, L_0000015ab6a5ea60, C4<0>, C4<0>;
L_0000015ab6a60430 .functor XOR 1, L_0000015ab6956e40, L_0000015ab6956bc0, C4<0>, C4<0>;
L_0000015ab6a60580 .functor XOR 1, L_0000015ab6a60430, L_0000015ab6955e00, C4<0>, C4<0>;
v0000015ab67c3480_0 .net "Debe", 0 0, L_0000015ab6a5ebb0;  1 drivers
v0000015ab67c4920_0 .net "Din", 0 0, L_0000015ab6955e00;  1 drivers
v0000015ab67c37a0_0 .net "Dout", 0 0, L_0000015ab6a60580;  1 drivers
v0000015ab67c46a0_0 .net "Ri", 0 0, L_0000015ab6956bc0;  1 drivers
v0000015ab67c3fc0_0 .net "Si", 0 0, L_0000015ab6956e40;  1 drivers
v0000015ab67c3840_0 .net *"_ivl_0", 0 0, L_0000015ab6a5eb40;  1 drivers
v0000015ab67c2f80_0 .net *"_ivl_10", 0 0, L_0000015ab6a5ea60;  1 drivers
v0000015ab67c3ca0_0 .net *"_ivl_14", 0 0, L_0000015ab6a60430;  1 drivers
v0000015ab67c3d40_0 .net *"_ivl_2", 0 0, L_0000015ab6a5e590;  1 drivers
v0000015ab67c3f20_0 .net *"_ivl_4", 0 0, L_0000015ab6a5fc50;  1 drivers
v0000015ab67c3e80_0 .net *"_ivl_6", 0 0, L_0000015ab6a5e6e0;  1 drivers
v0000015ab67c2e40_0 .net *"_ivl_8", 0 0, L_0000015ab6a5e980;  1 drivers
S_0000015ab689c740 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000015ab689d230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a60820 .functor NOT 1, L_0000015ab69550e0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a604a0 .functor AND 1, L_0000015ab6a60820, L_0000015ab6956800, C4<1>, C4<1>;
L_0000015ab6a61380 .functor NOT 1, L_0000015ab69550e0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a61000 .functor AND 1, L_0000015ab6a61380, L_0000015ab6955a40, C4<1>, C4<1>;
L_0000015ab6a60c10 .functor OR 1, L_0000015ab6a604a0, L_0000015ab6a61000, C4<0>, C4<0>;
L_0000015ab6a60e40 .functor AND 1, L_0000015ab6956800, L_0000015ab6955a40, C4<1>, C4<1>;
L_0000015ab6a60200 .functor OR 1, L_0000015ab6a60c10, L_0000015ab6a60e40, C4<0>, C4<0>;
L_0000015ab6a60900 .functor XOR 1, L_0000015ab69550e0, L_0000015ab6956800, C4<0>, C4<0>;
L_0000015ab6a609e0 .functor XOR 1, L_0000015ab6a60900, L_0000015ab6955a40, C4<0>, C4<0>;
v0000015ab67c4740_0 .net "Debe", 0 0, L_0000015ab6a60200;  1 drivers
v0000015ab67c47e0_0 .net "Din", 0 0, L_0000015ab6955a40;  1 drivers
v0000015ab67c3020_0 .net "Dout", 0 0, L_0000015ab6a609e0;  1 drivers
v0000015ab67c3160_0 .net "Ri", 0 0, L_0000015ab6956800;  1 drivers
v0000015ab67c4880_0 .net "Si", 0 0, L_0000015ab69550e0;  1 drivers
v0000015ab67c49c0_0 .net *"_ivl_0", 0 0, L_0000015ab6a60820;  1 drivers
v0000015ab67c5000_0 .net *"_ivl_10", 0 0, L_0000015ab6a60e40;  1 drivers
v0000015ab67c4ce0_0 .net *"_ivl_14", 0 0, L_0000015ab6a60900;  1 drivers
v0000015ab67c4d80_0 .net *"_ivl_2", 0 0, L_0000015ab6a604a0;  1 drivers
v0000015ab67c4e20_0 .net *"_ivl_4", 0 0, L_0000015ab6a61380;  1 drivers
v0000015ab67c3200_0 .net *"_ivl_6", 0 0, L_0000015ab6a61000;  1 drivers
v0000015ab67c28a0_0 .net *"_ivl_8", 0 0, L_0000015ab6a60c10;  1 drivers
S_0000015ab689e1d0 .scope generate, "genblk1[10]" "genblk1[10]" 5 168, 5 168 0, S_0000015ab68339c0;
 .timescale -9 -12;
P_0000015ab6753bf0 .param/l "i" 0 5 168, +C4<01010>;
S_0000015ab689c8d0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000015ab689e1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a60eb0 .functor NOT 1, L_0000015ab6955180, C4<0>, C4<0>, C4<0>;
L_0000015ab6a60c80 .functor AND 1, L_0000015ab6a60eb0, L_0000015ab6954dc0, C4<1>, C4<1>;
L_0000015ab6a61b60 .functor NOT 1, L_0000015ab6955180, C4<0>, C4<0>, C4<0>;
L_0000015ab6a61770 .functor AND 1, L_0000015ab6a61b60, L_0000015ab6955720, C4<1>, C4<1>;
L_0000015ab6a60d60 .functor OR 1, L_0000015ab6a60c80, L_0000015ab6a61770, C4<0>, C4<0>;
L_0000015ab6a60ac0 .functor AND 1, L_0000015ab6954dc0, L_0000015ab6955720, C4<1>, C4<1>;
L_0000015ab6a60f20 .functor OR 1, L_0000015ab6a60d60, L_0000015ab6a60ac0, C4<0>, C4<0>;
L_0000015ab6a61620 .functor XOR 1, L_0000015ab6955180, L_0000015ab6954dc0, C4<0>, C4<0>;
L_0000015ab6a61540 .functor XOR 1, L_0000015ab6a61620, L_0000015ab6955720, C4<0>, C4<0>;
v0000015ab67c2940_0 .net "Debe", 0 0, L_0000015ab6a60f20;  1 drivers
v0000015ab67c5960_0 .net "Din", 0 0, L_0000015ab6955720;  1 drivers
v0000015ab67c5460_0 .net "Dout", 0 0, L_0000015ab6a61540;  1 drivers
v0000015ab67c5be0_0 .net "Ri", 0 0, L_0000015ab6954dc0;  1 drivers
v0000015ab67c5140_0 .net "Si", 0 0, L_0000015ab6955180;  1 drivers
v0000015ab67c50a0_0 .net *"_ivl_0", 0 0, L_0000015ab6a60eb0;  1 drivers
v0000015ab67c5640_0 .net *"_ivl_10", 0 0, L_0000015ab6a60ac0;  1 drivers
v0000015ab67c5500_0 .net *"_ivl_14", 0 0, L_0000015ab6a61620;  1 drivers
v0000015ab67c5e60_0 .net *"_ivl_2", 0 0, L_0000015ab6a60c80;  1 drivers
v0000015ab67c5dc0_0 .net *"_ivl_4", 0 0, L_0000015ab6a61b60;  1 drivers
v0000015ab67c55a0_0 .net *"_ivl_6", 0 0, L_0000015ab6a61770;  1 drivers
v0000015ab67c5b40_0 .net *"_ivl_8", 0 0, L_0000015ab6a60d60;  1 drivers
S_0000015ab689deb0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000015ab689e1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a61070 .functor NOT 1, L_0000015ab6956f80, C4<0>, C4<0>, C4<0>;
L_0000015ab6a60dd0 .functor AND 1, L_0000015ab6a61070, L_0000015ab6955c20, C4<1>, C4<1>;
L_0000015ab6a61460 .functor NOT 1, L_0000015ab6956f80, C4<0>, C4<0>, C4<0>;
L_0000015ab6a61af0 .functor AND 1, L_0000015ab6a61460, L_0000015ab6955cc0, C4<1>, C4<1>;
L_0000015ab6a61230 .functor OR 1, L_0000015ab6a60dd0, L_0000015ab6a61af0, C4<0>, C4<0>;
L_0000015ab6a61a80 .functor AND 1, L_0000015ab6955c20, L_0000015ab6955cc0, C4<1>, C4<1>;
L_0000015ab6a60270 .functor OR 1, L_0000015ab6a61230, L_0000015ab6a61a80, C4<0>, C4<0>;
L_0000015ab6a60350 .functor XOR 1, L_0000015ab6956f80, L_0000015ab6955c20, C4<0>, C4<0>;
L_0000015ab6a618c0 .functor XOR 1, L_0000015ab6a60350, L_0000015ab6955cc0, C4<0>, C4<0>;
v0000015ab67c53c0_0 .net "Debe", 0 0, L_0000015ab6a60270;  1 drivers
v0000015ab67c5320_0 .net "Din", 0 0, L_0000015ab6955cc0;  1 drivers
v0000015ab67c56e0_0 .net "Dout", 0 0, L_0000015ab6a618c0;  1 drivers
v0000015ab67c5a00_0 .net "Ri", 0 0, L_0000015ab6955c20;  1 drivers
v0000015ab67c5780_0 .net "Si", 0 0, L_0000015ab6956f80;  1 drivers
v0000015ab67c5aa0_0 .net *"_ivl_0", 0 0, L_0000015ab6a61070;  1 drivers
v0000015ab67c5c80_0 .net *"_ivl_10", 0 0, L_0000015ab6a61a80;  1 drivers
v0000015ab67c5820_0 .net *"_ivl_14", 0 0, L_0000015ab6a60350;  1 drivers
v0000015ab67c5d20_0 .net *"_ivl_2", 0 0, L_0000015ab6a60dd0;  1 drivers
v0000015ab67c58c0_0 .net *"_ivl_4", 0 0, L_0000015ab6a61460;  1 drivers
v0000015ab67c5f00_0 .net *"_ivl_6", 0 0, L_0000015ab6a61af0;  1 drivers
v0000015ab67c51e0_0 .net *"_ivl_8", 0 0, L_0000015ab6a61230;  1 drivers
S_0000015ab689e040 .scope generate, "genblk1[11]" "genblk1[11]" 5 168, 5 168 0, S_0000015ab68339c0;
 .timescale -9 -12;
P_0000015ab6754170 .param/l "i" 0 5 168, +C4<01011>;
S_0000015ab689cd80 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000015ab689e040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a60ba0 .functor NOT 1, L_0000015ab6955220, C4<0>, C4<0>, C4<0>;
L_0000015ab6a617e0 .functor AND 1, L_0000015ab6a60ba0, L_0000015ab6955d60, C4<1>, C4<1>;
L_0000015ab6a61310 .functor NOT 1, L_0000015ab6955220, C4<0>, C4<0>, C4<0>;
L_0000015ab6a613f0 .functor AND 1, L_0000015ab6a61310, L_0000015ab6955f40, C4<1>, C4<1>;
L_0000015ab6a615b0 .functor OR 1, L_0000015ab6a617e0, L_0000015ab6a613f0, C4<0>, C4<0>;
L_0000015ab6a60b30 .functor AND 1, L_0000015ab6955d60, L_0000015ab6955f40, C4<1>, C4<1>;
L_0000015ab6a611c0 .functor OR 1, L_0000015ab6a615b0, L_0000015ab6a60b30, C4<0>, C4<0>;
L_0000015ab6a614d0 .functor XOR 1, L_0000015ab6955220, L_0000015ab6955d60, C4<0>, C4<0>;
L_0000015ab6a61690 .functor XOR 1, L_0000015ab6a614d0, L_0000015ab6955f40, C4<0>, C4<0>;
v0000015ab67c5280_0 .net "Debe", 0 0, L_0000015ab6a611c0;  1 drivers
v0000015ab63a4e40_0 .net "Din", 0 0, L_0000015ab6955f40;  1 drivers
v0000015ab63a48a0_0 .net "Dout", 0 0, L_0000015ab6a61690;  1 drivers
v0000015ab63a30e0_0 .net "Ri", 0 0, L_0000015ab6955d60;  1 drivers
v0000015ab63a4940_0 .net "Si", 0 0, L_0000015ab6955220;  1 drivers
v0000015ab63a4a80_0 .net *"_ivl_0", 0 0, L_0000015ab6a60ba0;  1 drivers
v0000015ab63a3040_0 .net *"_ivl_10", 0 0, L_0000015ab6a60b30;  1 drivers
v0000015ab63a3220_0 .net *"_ivl_14", 0 0, L_0000015ab6a614d0;  1 drivers
v0000015ab63a32c0_0 .net *"_ivl_2", 0 0, L_0000015ab6a617e0;  1 drivers
v0000015ab6774190_0 .net *"_ivl_4", 0 0, L_0000015ab6a61310;  1 drivers
v0000015ab6774550_0 .net *"_ivl_6", 0 0, L_0000015ab6a613f0;  1 drivers
v0000015ab67745f0_0 .net *"_ivl_8", 0 0, L_0000015ab6a615b0;  1 drivers
S_0000015ab689d3c0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000015ab689e040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a60510 .functor NOT 1, L_0000015ab6956080, C4<0>, C4<0>, C4<0>;
L_0000015ab6a60cf0 .functor AND 1, L_0000015ab6a60510, L_0000015ab6956260, C4<1>, C4<1>;
L_0000015ab6a60970 .functor NOT 1, L_0000015ab6956080, C4<0>, C4<0>, C4<0>;
L_0000015ab6a60f90 .functor AND 1, L_0000015ab6a60970, L_0000015ab6956300, C4<1>, C4<1>;
L_0000015ab6a61700 .functor OR 1, L_0000015ab6a60cf0, L_0000015ab6a60f90, C4<0>, C4<0>;
L_0000015ab6a61bd0 .functor AND 1, L_0000015ab6956260, L_0000015ab6956300, C4<1>, C4<1>;
L_0000015ab6a605f0 .functor OR 1, L_0000015ab6a61700, L_0000015ab6a61bd0, C4<0>, C4<0>;
L_0000015ab6a602e0 .functor XOR 1, L_0000015ab6956080, L_0000015ab6956260, C4<0>, C4<0>;
L_0000015ab6a610e0 .functor XOR 1, L_0000015ab6a602e0, L_0000015ab6956300, C4<0>, C4<0>;
v0000015ab67684d0_0 .net "Debe", 0 0, L_0000015ab6a605f0;  1 drivers
v0000015ab66db720_0 .net "Din", 0 0, L_0000015ab6956300;  1 drivers
v0000015ab66dcbc0_0 .net "Dout", 0 0, L_0000015ab6a610e0;  1 drivers
v0000015ab66d4240_0 .net "Ri", 0 0, L_0000015ab6956260;  1 drivers
v0000015ab66d53c0_0 .net "Si", 0 0, L_0000015ab6956080;  1 drivers
v0000015ab633b490_0 .net *"_ivl_0", 0 0, L_0000015ab6a60510;  1 drivers
v0000015ab633bcb0_0 .net *"_ivl_10", 0 0, L_0000015ab6a61bd0;  1 drivers
v0000015ab64d6a70_0 .net *"_ivl_14", 0 0, L_0000015ab6a602e0;  1 drivers
v0000015ab64d6b10_0 .net *"_ivl_2", 0 0, L_0000015ab6a60cf0;  1 drivers
v0000015ab68ac210_0 .net *"_ivl_4", 0 0, L_0000015ab6a60970;  1 drivers
v0000015ab68ad6b0_0 .net *"_ivl_6", 0 0, L_0000015ab6a60f90;  1 drivers
v0000015ab68accb0_0 .net *"_ivl_8", 0 0, L_0000015ab6a61700;  1 drivers
S_0000015ab689cbf0 .scope generate, "genblk1[12]" "genblk1[12]" 5 168, 5 168 0, S_0000015ab68339c0;
 .timescale -9 -12;
P_0000015ab6754b70 .param/l "i" 0 5 168, +C4<01100>;
S_0000015ab689cf10 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000015ab689cbf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a61c40 .functor NOT 1, L_0000015ab69564e0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a61150 .functor AND 1, L_0000015ab6a61c40, L_0000015ab69566c0, C4<1>, C4<1>;
L_0000015ab6a60890 .functor NOT 1, L_0000015ab69564e0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a612a0 .functor AND 1, L_0000015ab6a60890, L_0000015ab6956a80, C4<1>, C4<1>;
L_0000015ab6a61850 .functor OR 1, L_0000015ab6a61150, L_0000015ab6a612a0, C4<0>, C4<0>;
L_0000015ab6a61930 .functor AND 1, L_0000015ab69566c0, L_0000015ab6956a80, C4<1>, C4<1>;
L_0000015ab6a61a10 .functor OR 1, L_0000015ab6a61850, L_0000015ab6a61930, C4<0>, C4<0>;
L_0000015ab6a60a50 .functor XOR 1, L_0000015ab69564e0, L_0000015ab69566c0, C4<0>, C4<0>;
L_0000015ab6a60120 .functor XOR 1, L_0000015ab6a60a50, L_0000015ab6956a80, C4<0>, C4<0>;
v0000015ab68ad610_0 .net "Debe", 0 0, L_0000015ab6a61a10;  1 drivers
v0000015ab68ac7b0_0 .net "Din", 0 0, L_0000015ab6956a80;  1 drivers
v0000015ab68acfd0_0 .net "Dout", 0 0, L_0000015ab6a60120;  1 drivers
v0000015ab68adc50_0 .net "Ri", 0 0, L_0000015ab69566c0;  1 drivers
v0000015ab68ad070_0 .net "Si", 0 0, L_0000015ab69564e0;  1 drivers
v0000015ab68ad570_0 .net *"_ivl_0", 0 0, L_0000015ab6a61c40;  1 drivers
v0000015ab68ad2f0_0 .net *"_ivl_10", 0 0, L_0000015ab6a61930;  1 drivers
v0000015ab68ab8b0_0 .net *"_ivl_14", 0 0, L_0000015ab6a60a50;  1 drivers
v0000015ab68ac3f0_0 .net *"_ivl_2", 0 0, L_0000015ab6a61150;  1 drivers
v0000015ab68ad110_0 .net *"_ivl_4", 0 0, L_0000015ab6a60890;  1 drivers
v0000015ab68ace90_0 .net *"_ivl_6", 0 0, L_0000015ab6a612a0;  1 drivers
v0000015ab68ad390_0 .net *"_ivl_8", 0 0, L_0000015ab6a61850;  1 drivers
S_0000015ab68c6770 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000015ab689cbf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a619a0 .functor NOT 1, L_0000015ab6956b20, C4<0>, C4<0>, C4<0>;
L_0000015ab6a603c0 .functor AND 1, L_0000015ab6a619a0, L_0000015ab6956c60, C4<1>, C4<1>;
L_0000015ab6a61cb0 .functor NOT 1, L_0000015ab6956b20, C4<0>, C4<0>, C4<0>;
L_0000015ab6a606d0 .functor AND 1, L_0000015ab6a61cb0, L_0000015ab6956d00, C4<1>, C4<1>;
L_0000015ab6a60660 .functor OR 1, L_0000015ab6a603c0, L_0000015ab6a606d0, C4<0>, C4<0>;
L_0000015ab6a60190 .functor AND 1, L_0000015ab6956c60, L_0000015ab6956d00, C4<1>, C4<1>;
L_0000015ab6a60740 .functor OR 1, L_0000015ab6a60660, L_0000015ab6a60190, C4<0>, C4<0>;
L_0000015ab6a607b0 .functor XOR 1, L_0000015ab6956b20, L_0000015ab6956c60, C4<0>, C4<0>;
L_0000015ab6a61f50 .functor XOR 1, L_0000015ab6a607b0, L_0000015ab6956d00, C4<0>, C4<0>;
v0000015ab68ac0d0_0 .net "Debe", 0 0, L_0000015ab6a60740;  1 drivers
v0000015ab68ab810_0 .net "Din", 0 0, L_0000015ab6956d00;  1 drivers
v0000015ab68abbd0_0 .net "Dout", 0 0, L_0000015ab6a61f50;  1 drivers
v0000015ab68ab770_0 .net "Ri", 0 0, L_0000015ab6956c60;  1 drivers
v0000015ab68ab630_0 .net "Si", 0 0, L_0000015ab6956b20;  1 drivers
v0000015ab68acad0_0 .net *"_ivl_0", 0 0, L_0000015ab6a619a0;  1 drivers
v0000015ab68ab9f0_0 .net *"_ivl_10", 0 0, L_0000015ab6a60190;  1 drivers
v0000015ab68abe50_0 .net *"_ivl_14", 0 0, L_0000015ab6a607b0;  1 drivers
v0000015ab68aba90_0 .net *"_ivl_2", 0 0, L_0000015ab6a603c0;  1 drivers
v0000015ab68abc70_0 .net *"_ivl_4", 0 0, L_0000015ab6a61cb0;  1 drivers
v0000015ab68ada70_0 .net *"_ivl_6", 0 0, L_0000015ab6a606d0;  1 drivers
v0000015ab68acd50_0 .net *"_ivl_8", 0 0, L_0000015ab6a60660;  1 drivers
S_0000015ab68c7bc0 .scope generate, "genblk1[13]" "genblk1[13]" 5 168, 5 168 0, S_0000015ab68339c0;
 .timescale -9 -12;
P_0000015ab6754470 .param/l "i" 0 5 168, +C4<01101>;
S_0000015ab68c7a30 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000015ab68c7bc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a62d50 .functor NOT 1, L_0000015ab6956ee0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a61e00 .functor AND 1, L_0000015ab6a62d50, L_0000015ab6957020, C4<1>, C4<1>;
L_0000015ab6a62ea0 .functor NOT 1, L_0000015ab6956ee0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a62dc0 .functor AND 1, L_0000015ab6a62ea0, L_0000015ab6954960, C4<1>, C4<1>;
L_0000015ab6a63290 .functor OR 1, L_0000015ab6a61e00, L_0000015ab6a62dc0, C4<0>, C4<0>;
L_0000015ab6a621f0 .functor AND 1, L_0000015ab6957020, L_0000015ab6954960, C4<1>, C4<1>;
L_0000015ab6a62a40 .functor OR 1, L_0000015ab6a63290, L_0000015ab6a621f0, C4<0>, C4<0>;
L_0000015ab6a61d20 .functor XOR 1, L_0000015ab6956ee0, L_0000015ab6957020, C4<0>, C4<0>;
L_0000015ab6a62ce0 .functor XOR 1, L_0000015ab6a61d20, L_0000015ab6954960, C4<0>, C4<0>;
v0000015ab68acb70_0 .net "Debe", 0 0, L_0000015ab6a62a40;  1 drivers
v0000015ab68ac5d0_0 .net "Din", 0 0, L_0000015ab6954960;  1 drivers
v0000015ab68acf30_0 .net "Dout", 0 0, L_0000015ab6a62ce0;  1 drivers
v0000015ab68ad250_0 .net "Ri", 0 0, L_0000015ab6957020;  1 drivers
v0000015ab68ac530_0 .net "Si", 0 0, L_0000015ab6956ee0;  1 drivers
v0000015ab68ad4d0_0 .net *"_ivl_0", 0 0, L_0000015ab6a62d50;  1 drivers
v0000015ab68ac490_0 .net *"_ivl_10", 0 0, L_0000015ab6a621f0;  1 drivers
v0000015ab68abb30_0 .net *"_ivl_14", 0 0, L_0000015ab6a61d20;  1 drivers
v0000015ab68ac670_0 .net *"_ivl_2", 0 0, L_0000015ab6a61e00;  1 drivers
v0000015ab68abd10_0 .net *"_ivl_4", 0 0, L_0000015ab6a62ea0;  1 drivers
v0000015ab68ac170_0 .net *"_ivl_6", 0 0, L_0000015ab6a62dc0;  1 drivers
v0000015ab68ac710_0 .net *"_ivl_8", 0 0, L_0000015ab6a63290;  1 drivers
S_0000015ab68c6a90 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000015ab68c7bc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a623b0 .functor NOT 1, L_0000015ab6954c80, C4<0>, C4<0>, C4<0>;
L_0000015ab6a62ab0 .functor AND 1, L_0000015ab6a623b0, L_0000015ab6954a00, C4<1>, C4<1>;
L_0000015ab6a62c70 .functor NOT 1, L_0000015ab6954c80, C4<0>, C4<0>, C4<0>;
L_0000015ab6a62650 .functor AND 1, L_0000015ab6a62c70, L_0000015ab6954aa0, C4<1>, C4<1>;
L_0000015ab6a631b0 .functor OR 1, L_0000015ab6a62ab0, L_0000015ab6a62650, C4<0>, C4<0>;
L_0000015ab6a63220 .functor AND 1, L_0000015ab6954a00, L_0000015ab6954aa0, C4<1>, C4<1>;
L_0000015ab6a628f0 .functor OR 1, L_0000015ab6a631b0, L_0000015ab6a63220, C4<0>, C4<0>;
L_0000015ab6a63680 .functor XOR 1, L_0000015ab6954c80, L_0000015ab6954a00, C4<0>, C4<0>;
L_0000015ab6a61d90 .functor XOR 1, L_0000015ab6a63680, L_0000015ab6954aa0, C4<0>, C4<0>;
v0000015ab68acc10_0 .net "Debe", 0 0, L_0000015ab6a628f0;  1 drivers
v0000015ab68ac030_0 .net "Din", 0 0, L_0000015ab6954aa0;  1 drivers
v0000015ab68abdb0_0 .net "Dout", 0 0, L_0000015ab6a61d90;  1 drivers
v0000015ab68acdf0_0 .net "Ri", 0 0, L_0000015ab6954a00;  1 drivers
v0000015ab68ac2b0_0 .net "Si", 0 0, L_0000015ab6954c80;  1 drivers
v0000015ab68ad9d0_0 .net *"_ivl_0", 0 0, L_0000015ab6a623b0;  1 drivers
v0000015ab68ac350_0 .net *"_ivl_10", 0 0, L_0000015ab6a63220;  1 drivers
v0000015ab68add90_0 .net *"_ivl_14", 0 0, L_0000015ab6a63680;  1 drivers
v0000015ab68ad1b0_0 .net *"_ivl_2", 0 0, L_0000015ab6a62ab0;  1 drivers
v0000015ab68ac850_0 .net *"_ivl_4", 0 0, L_0000015ab6a62c70;  1 drivers
v0000015ab68ac8f0_0 .net *"_ivl_6", 0 0, L_0000015ab6a62650;  1 drivers
v0000015ab68abef0_0 .net *"_ivl_8", 0 0, L_0000015ab6a631b0;  1 drivers
S_0000015ab68c7d50 .scope generate, "genblk1[14]" "genblk1[14]" 5 168, 5 168 0, S_0000015ab68339c0;
 .timescale -9 -12;
P_0000015ab6754cf0 .param/l "i" 0 5 168, +C4<01110>;
S_0000015ab68c6c20 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000015ab68c7d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a62030 .functor NOT 1, L_0000015ab6954b40, C4<0>, C4<0>, C4<0>;
L_0000015ab6a62420 .functor AND 1, L_0000015ab6a62030, L_0000015ab6954be0, C4<1>, C4<1>;
L_0000015ab6a635a0 .functor NOT 1, L_0000015ab6954b40, C4<0>, C4<0>, C4<0>;
L_0000015ab6a63370 .functor AND 1, L_0000015ab6a635a0, L_0000015ab6a713f0, C4<1>, C4<1>;
L_0000015ab6a62180 .functor OR 1, L_0000015ab6a62420, L_0000015ab6a63370, C4<0>, C4<0>;
L_0000015ab6a62490 .functor AND 1, L_0000015ab6954be0, L_0000015ab6a713f0, C4<1>, C4<1>;
L_0000015ab6a62ff0 .functor OR 1, L_0000015ab6a62180, L_0000015ab6a62490, C4<0>, C4<0>;
L_0000015ab6a630d0 .functor XOR 1, L_0000015ab6954b40, L_0000015ab6954be0, C4<0>, C4<0>;
L_0000015ab6a63840 .functor XOR 1, L_0000015ab6a630d0, L_0000015ab6a713f0, C4<0>, C4<0>;
v0000015ab68ac990_0 .net "Debe", 0 0, L_0000015ab6a62ff0;  1 drivers
v0000015ab68ad430_0 .net "Din", 0 0, L_0000015ab6a713f0;  1 drivers
v0000015ab68aca30_0 .net "Dout", 0 0, L_0000015ab6a63840;  1 drivers
v0000015ab68adb10_0 .net "Ri", 0 0, L_0000015ab6954be0;  1 drivers
v0000015ab68ad750_0 .net "Si", 0 0, L_0000015ab6954b40;  1 drivers
v0000015ab68ad7f0_0 .net *"_ivl_0", 0 0, L_0000015ab6a62030;  1 drivers
v0000015ab68abf90_0 .net *"_ivl_10", 0 0, L_0000015ab6a62490;  1 drivers
v0000015ab68ad890_0 .net *"_ivl_14", 0 0, L_0000015ab6a630d0;  1 drivers
v0000015ab68ab950_0 .net *"_ivl_2", 0 0, L_0000015ab6a62420;  1 drivers
v0000015ab68ad930_0 .net *"_ivl_4", 0 0, L_0000015ab6a635a0;  1 drivers
v0000015ab68adbb0_0 .net *"_ivl_6", 0 0, L_0000015ab6a63370;  1 drivers
v0000015ab68adcf0_0 .net *"_ivl_8", 0 0, L_0000015ab6a62180;  1 drivers
S_0000015ab68c6db0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000015ab68c7d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a62500 .functor NOT 1, L_0000015ab6a72390, C4<0>, C4<0>, C4<0>;
L_0000015ab6a62570 .functor AND 1, L_0000015ab6a62500, L_0000015ab6a71df0, C4<1>, C4<1>;
L_0000015ab6a61e70 .functor NOT 1, L_0000015ab6a72390, C4<0>, C4<0>, C4<0>;
L_0000015ab6a633e0 .functor AND 1, L_0000015ab6a61e70, L_0000015ab6a72430, C4<1>, C4<1>;
L_0000015ab6a62b90 .functor OR 1, L_0000015ab6a62570, L_0000015ab6a633e0, C4<0>, C4<0>;
L_0000015ab6a61ee0 .functor AND 1, L_0000015ab6a71df0, L_0000015ab6a72430, C4<1>, C4<1>;
L_0000015ab6a638b0 .functor OR 1, L_0000015ab6a62b90, L_0000015ab6a61ee0, C4<0>, C4<0>;
L_0000015ab6a62b20 .functor XOR 1, L_0000015ab6a72390, L_0000015ab6a71df0, C4<0>, C4<0>;
L_0000015ab6a62110 .functor XOR 1, L_0000015ab6a62b20, L_0000015ab6a72430, C4<0>, C4<0>;
v0000015ab68ab6d0_0 .net "Debe", 0 0, L_0000015ab6a638b0;  1 drivers
v0000015ab68aebf0_0 .net "Din", 0 0, L_0000015ab6a72430;  1 drivers
v0000015ab68adf70_0 .net "Dout", 0 0, L_0000015ab6a62110;  1 drivers
v0000015ab68aee70_0 .net "Ri", 0 0, L_0000015ab6a71df0;  1 drivers
v0000015ab68af050_0 .net "Si", 0 0, L_0000015ab6a72390;  1 drivers
v0000015ab68af190_0 .net *"_ivl_0", 0 0, L_0000015ab6a62500;  1 drivers
v0000015ab68af910_0 .net *"_ivl_10", 0 0, L_0000015ab6a61ee0;  1 drivers
v0000015ab68af690_0 .net *"_ivl_14", 0 0, L_0000015ab6a62b20;  1 drivers
v0000015ab68afaf0_0 .net *"_ivl_2", 0 0, L_0000015ab6a62570;  1 drivers
v0000015ab68af7d0_0 .net *"_ivl_4", 0 0, L_0000015ab6a61e70;  1 drivers
v0000015ab68ae3d0_0 .net *"_ivl_6", 0 0, L_0000015ab6a633e0;  1 drivers
v0000015ab68ae0b0_0 .net *"_ivl_8", 0 0, L_0000015ab6a62b90;  1 drivers
S_0000015ab68c6f40 .scope generate, "genblk1[15]" "genblk1[15]" 5 168, 5 168 0, S_0000015ab68339c0;
 .timescale -9 -12;
P_0000015ab6754ff0 .param/l "i" 0 5 168, +C4<01111>;
S_0000015ab68c65e0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000015ab68c6f40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a63140 .functor NOT 1, L_0000015ab6a726b0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a622d0 .functor AND 1, L_0000015ab6a63140, L_0000015ab6a70c70, C4<1>, C4<1>;
L_0000015ab6a62e30 .functor NOT 1, L_0000015ab6a726b0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a629d0 .functor AND 1, L_0000015ab6a62e30, L_0000015ab6a70bd0, C4<1>, C4<1>;
L_0000015ab6a63060 .functor OR 1, L_0000015ab6a622d0, L_0000015ab6a629d0, C4<0>, C4<0>;
L_0000015ab6a62c00 .functor AND 1, L_0000015ab6a70c70, L_0000015ab6a70bd0, C4<1>, C4<1>;
L_0000015ab6a62340 .functor OR 1, L_0000015ab6a63060, L_0000015ab6a62c00, C4<0>, C4<0>;
L_0000015ab6a63300 .functor XOR 1, L_0000015ab6a726b0, L_0000015ab6a70c70, C4<0>, C4<0>;
L_0000015ab6a625e0 .functor XOR 1, L_0000015ab6a63300, L_0000015ab6a70bd0, C4<0>, C4<0>;
v0000015ab68ae1f0_0 .net "Debe", 0 0, L_0000015ab6a62340;  1 drivers
v0000015ab68ae650_0 .net "Din", 0 0, L_0000015ab6a70bd0;  1 drivers
v0000015ab68ae290_0 .net "Dout", 0 0, L_0000015ab6a625e0;  1 drivers
v0000015ab68ae010_0 .net "Ri", 0 0, L_0000015ab6a70c70;  1 drivers
v0000015ab68ae830_0 .net "Si", 0 0, L_0000015ab6a726b0;  1 drivers
v0000015ab68af730_0 .net *"_ivl_0", 0 0, L_0000015ab6a63140;  1 drivers
v0000015ab68ae790_0 .net *"_ivl_10", 0 0, L_0000015ab6a62c00;  1 drivers
v0000015ab68ae150_0 .net *"_ivl_14", 0 0, L_0000015ab6a63300;  1 drivers
v0000015ab68af370_0 .net *"_ivl_2", 0 0, L_0000015ab6a622d0;  1 drivers
v0000015ab68af550_0 .net *"_ivl_4", 0 0, L_0000015ab6a62e30;  1 drivers
v0000015ab68afcd0_0 .net *"_ivl_6", 0 0, L_0000015ab6a629d0;  1 drivers
v0000015ab68aed30_0 .net *"_ivl_8", 0 0, L_0000015ab6a63060;  1 drivers
S_0000015ab68c78a0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000015ab68c6f40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a634c0 .functor NOT 1, L_0000015ab6a73010, C4<0>, C4<0>, C4<0>;
L_0000015ab6a61fc0 .functor AND 1, L_0000015ab6a634c0, L_0000015ab6a724d0, C4<1>, C4<1>;
L_0000015ab6a627a0 .functor NOT 1, L_0000015ab6a73010, C4<0>, C4<0>, C4<0>;
L_0000015ab6a63450 .functor AND 1, L_0000015ab6a627a0, L_0000015ab6a72e30, C4<1>, C4<1>;
L_0000015ab6a62f10 .functor OR 1, L_0000015ab6a61fc0, L_0000015ab6a63450, C4<0>, C4<0>;
L_0000015ab6a62f80 .functor AND 1, L_0000015ab6a724d0, L_0000015ab6a72e30, C4<1>, C4<1>;
L_0000015ab6a62810 .functor OR 1, L_0000015ab6a62f10, L_0000015ab6a62f80, C4<0>, C4<0>;
L_0000015ab6a63530 .functor XOR 1, L_0000015ab6a73010, L_0000015ab6a724d0, C4<0>, C4<0>;
L_0000015ab6a63610 .functor XOR 1, L_0000015ab6a63530, L_0000015ab6a72e30, C4<0>, C4<0>;
v0000015ab68ae330_0 .net "Debe", 0 0, L_0000015ab6a62810;  1 drivers
v0000015ab68b04f0_0 .net "Din", 0 0, L_0000015ab6a72e30;  1 drivers
v0000015ab68af870_0 .net "Dout", 0 0, L_0000015ab6a63610;  1 drivers
v0000015ab68ae470_0 .net "Ri", 0 0, L_0000015ab6a724d0;  1 drivers
v0000015ab68ae8d0_0 .net "Si", 0 0, L_0000015ab6a73010;  1 drivers
v0000015ab68ae510_0 .net *"_ivl_0", 0 0, L_0000015ab6a634c0;  1 drivers
v0000015ab68ae5b0_0 .net *"_ivl_10", 0 0, L_0000015ab6a62f80;  1 drivers
v0000015ab68ae970_0 .net *"_ivl_14", 0 0, L_0000015ab6a63530;  1 drivers
v0000015ab68aedd0_0 .net *"_ivl_2", 0 0, L_0000015ab6a61fc0;  1 drivers
v0000015ab68af410_0 .net *"_ivl_4", 0 0, L_0000015ab6a627a0;  1 drivers
v0000015ab68ae6f0_0 .net *"_ivl_6", 0 0, L_0000015ab6a63450;  1 drivers
v0000015ab68afa50_0 .net *"_ivl_8", 0 0, L_0000015ab6a62f10;  1 drivers
S_0000015ab68c70d0 .scope generate, "genblk1[16]" "genblk1[16]" 5 168, 5 168 0, S_0000015ab68339c0;
 .timescale -9 -12;
P_0000015ab67541f0 .param/l "i" 0 5 168, +C4<010000>;
S_0000015ab68c7ee0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000015ab68c70d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a636f0 .functor NOT 1, L_0000015ab6a72b10, C4<0>, C4<0>, C4<0>;
L_0000015ab6a63760 .functor AND 1, L_0000015ab6a636f0, L_0000015ab6a71850, C4<1>, C4<1>;
L_0000015ab6a62260 .functor NOT 1, L_0000015ab6a72b10, C4<0>, C4<0>, C4<0>;
L_0000015ab6a637d0 .functor AND 1, L_0000015ab6a62260, L_0000015ab6a72d90, C4<1>, C4<1>;
L_0000015ab6a620a0 .functor OR 1, L_0000015ab6a63760, L_0000015ab6a637d0, C4<0>, C4<0>;
L_0000015ab6a626c0 .functor AND 1, L_0000015ab6a71850, L_0000015ab6a72d90, C4<1>, C4<1>;
L_0000015ab6a62730 .functor OR 1, L_0000015ab6a620a0, L_0000015ab6a626c0, C4<0>, C4<0>;
L_0000015ab6a62880 .functor XOR 1, L_0000015ab6a72b10, L_0000015ab6a71850, C4<0>, C4<0>;
L_0000015ab6a62960 .functor XOR 1, L_0000015ab6a62880, L_0000015ab6a72d90, C4<0>, C4<0>;
v0000015ab68aeb50_0 .net "Debe", 0 0, L_0000015ab6a62730;  1 drivers
v0000015ab68b0590_0 .net "Din", 0 0, L_0000015ab6a72d90;  1 drivers
v0000015ab68af2d0_0 .net "Dout", 0 0, L_0000015ab6a62960;  1 drivers
v0000015ab68af5f0_0 .net "Ri", 0 0, L_0000015ab6a71850;  1 drivers
v0000015ab68aea10_0 .net "Si", 0 0, L_0000015ab6a72b10;  1 drivers
v0000015ab68aeab0_0 .net *"_ivl_0", 0 0, L_0000015ab6a636f0;  1 drivers
v0000015ab68af9b0_0 .net *"_ivl_10", 0 0, L_0000015ab6a626c0;  1 drivers
v0000015ab68af230_0 .net *"_ivl_14", 0 0, L_0000015ab6a62880;  1 drivers
v0000015ab68aec90_0 .net *"_ivl_2", 0 0, L_0000015ab6a63760;  1 drivers
v0000015ab68aef10_0 .net *"_ivl_4", 0 0, L_0000015ab6a62260;  1 drivers
v0000015ab68af4b0_0 .net *"_ivl_6", 0 0, L_0000015ab6a637d0;  1 drivers
v0000015ab68af0f0_0 .net *"_ivl_8", 0 0, L_0000015ab6a620a0;  1 drivers
S_0000015ab68c8070 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000015ab68c70d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a64410 .functor NOT 1, L_0000015ab6a72bb0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a643a0 .functor AND 1, L_0000015ab6a64410, L_0000015ab6a70950, C4<1>, C4<1>;
L_0000015ab6a63ca0 .functor NOT 1, L_0000015ab6a72bb0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a64b10 .functor AND 1, L_0000015ab6a63ca0, L_0000015ab6a72110, C4<1>, C4<1>;
L_0000015ab6a64a30 .functor OR 1, L_0000015ab6a643a0, L_0000015ab6a64b10, C4<0>, C4<0>;
L_0000015ab6a64480 .functor AND 1, L_0000015ab6a70950, L_0000015ab6a72110, C4<1>, C4<1>;
L_0000015ab6a646b0 .functor OR 1, L_0000015ab6a64a30, L_0000015ab6a64480, C4<0>, C4<0>;
L_0000015ab6a64aa0 .functor XOR 1, L_0000015ab6a72bb0, L_0000015ab6a70950, C4<0>, C4<0>;
L_0000015ab6a63bc0 .functor XOR 1, L_0000015ab6a64aa0, L_0000015ab6a72110, C4<0>, C4<0>;
v0000015ab68afb90_0 .net "Debe", 0 0, L_0000015ab6a646b0;  1 drivers
v0000015ab68b0090_0 .net "Din", 0 0, L_0000015ab6a72110;  1 drivers
v0000015ab68afc30_0 .net "Dout", 0 0, L_0000015ab6a63bc0;  1 drivers
v0000015ab68aff50_0 .net "Ri", 0 0, L_0000015ab6a70950;  1 drivers
v0000015ab68afd70_0 .net "Si", 0 0, L_0000015ab6a72bb0;  1 drivers
v0000015ab68afe10_0 .net *"_ivl_0", 0 0, L_0000015ab6a64410;  1 drivers
v0000015ab68aefb0_0 .net *"_ivl_10", 0 0, L_0000015ab6a64480;  1 drivers
v0000015ab68afeb0_0 .net *"_ivl_14", 0 0, L_0000015ab6a64aa0;  1 drivers
v0000015ab68afff0_0 .net *"_ivl_2", 0 0, L_0000015ab6a643a0;  1 drivers
v0000015ab68b0130_0 .net *"_ivl_4", 0 0, L_0000015ab6a63ca0;  1 drivers
v0000015ab68b01d0_0 .net *"_ivl_6", 0 0, L_0000015ab6a64b10;  1 drivers
v0000015ab68b0270_0 .net *"_ivl_8", 0 0, L_0000015ab6a64a30;  1 drivers
S_0000015ab68c8200 .scope generate, "genblk1[17]" "genblk1[17]" 5 168, 5 168 0, S_0000015ab68339c0;
 .timescale -9 -12;
P_0000015ab6754270 .param/l "i" 0 5 168, +C4<010001>;
S_0000015ab68c7260 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000015ab68c8200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a651a0 .functor NOT 1, L_0000015ab6a71fd0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a644f0 .functor AND 1, L_0000015ab6a651a0, L_0000015ab6a70d10, C4<1>, C4<1>;
L_0000015ab6a65280 .functor NOT 1, L_0000015ab6a71fd0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a64c60 .functor AND 1, L_0000015ab6a65280, L_0000015ab6a718f0, C4<1>, C4<1>;
L_0000015ab6a64560 .functor OR 1, L_0000015ab6a644f0, L_0000015ab6a64c60, C4<0>, C4<0>;
L_0000015ab6a64fe0 .functor AND 1, L_0000015ab6a70d10, L_0000015ab6a718f0, C4<1>, C4<1>;
L_0000015ab6a64f00 .functor OR 1, L_0000015ab6a64560, L_0000015ab6a64fe0, C4<0>, C4<0>;
L_0000015ab6a65130 .functor XOR 1, L_0000015ab6a71fd0, L_0000015ab6a70d10, C4<0>, C4<0>;
L_0000015ab6a65440 .functor XOR 1, L_0000015ab6a65130, L_0000015ab6a718f0, C4<0>, C4<0>;
v0000015ab68b0310_0 .net "Debe", 0 0, L_0000015ab6a64f00;  1 drivers
v0000015ab68b03b0_0 .net "Din", 0 0, L_0000015ab6a718f0;  1 drivers
v0000015ab68ade30_0 .net "Dout", 0 0, L_0000015ab6a65440;  1 drivers
v0000015ab68b0450_0 .net "Ri", 0 0, L_0000015ab6a70d10;  1 drivers
v0000015ab68aded0_0 .net "Si", 0 0, L_0000015ab6a71fd0;  1 drivers
v0000015ab68b17b0_0 .net *"_ivl_0", 0 0, L_0000015ab6a651a0;  1 drivers
v0000015ab68b1170_0 .net *"_ivl_10", 0 0, L_0000015ab6a64fe0;  1 drivers
v0000015ab68b26b0_0 .net *"_ivl_14", 0 0, L_0000015ab6a65130;  1 drivers
v0000015ab68b1030_0 .net *"_ivl_2", 0 0, L_0000015ab6a644f0;  1 drivers
v0000015ab68b1b70_0 .net *"_ivl_4", 0 0, L_0000015ab6a65280;  1 drivers
v0000015ab68b0770_0 .net *"_ivl_6", 0 0, L_0000015ab6a64c60;  1 drivers
v0000015ab68b0810_0 .net *"_ivl_8", 0 0, L_0000015ab6a64560;  1 drivers
S_0000015ab68c8390 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000015ab68c8200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a63df0 .functor NOT 1, L_0000015ab6a71e90, C4<0>, C4<0>, C4<0>;
L_0000015ab6a64bf0 .functor AND 1, L_0000015ab6a63df0, L_0000015ab6a72070, C4<1>, C4<1>;
L_0000015ab6a64cd0 .functor NOT 1, L_0000015ab6a71e90, C4<0>, C4<0>, C4<0>;
L_0000015ab6a64e90 .functor AND 1, L_0000015ab6a64cd0, L_0000015ab6a71f30, C4<1>, C4<1>;
L_0000015ab6a63fb0 .functor OR 1, L_0000015ab6a64bf0, L_0000015ab6a64e90, C4<0>, C4<0>;
L_0000015ab6a652f0 .functor AND 1, L_0000015ab6a72070, L_0000015ab6a71f30, C4<1>, C4<1>;
L_0000015ab6a64f70 .functor OR 1, L_0000015ab6a63fb0, L_0000015ab6a652f0, C4<0>, C4<0>;
L_0000015ab6a64b80 .functor XOR 1, L_0000015ab6a71e90, L_0000015ab6a72070, C4<0>, C4<0>;
L_0000015ab6a63e60 .functor XOR 1, L_0000015ab6a64b80, L_0000015ab6a71f30, C4<0>, C4<0>;
v0000015ab68b0d10_0 .net "Debe", 0 0, L_0000015ab6a64f70;  1 drivers
v0000015ab68b1ad0_0 .net "Din", 0 0, L_0000015ab6a71f30;  1 drivers
v0000015ab68b22f0_0 .net "Dout", 0 0, L_0000015ab6a63e60;  1 drivers
v0000015ab68b13f0_0 .net "Ri", 0 0, L_0000015ab6a72070;  1 drivers
v0000015ab68b2250_0 .net "Si", 0 0, L_0000015ab6a71e90;  1 drivers
v0000015ab68b18f0_0 .net *"_ivl_0", 0 0, L_0000015ab6a63df0;  1 drivers
v0000015ab68b2bb0_0 .net *"_ivl_10", 0 0, L_0000015ab6a652f0;  1 drivers
v0000015ab68b1710_0 .net *"_ivl_14", 0 0, L_0000015ab6a64b80;  1 drivers
v0000015ab68b10d0_0 .net *"_ivl_2", 0 0, L_0000015ab6a64bf0;  1 drivers
v0000015ab68b2610_0 .net *"_ivl_4", 0 0, L_0000015ab6a64cd0;  1 drivers
v0000015ab68b2110_0 .net *"_ivl_6", 0 0, L_0000015ab6a64e90;  1 drivers
v0000015ab68b2750_0 .net *"_ivl_8", 0 0, L_0000015ab6a63fb0;  1 drivers
S_0000015ab68c73f0 .scope generate, "genblk1[18]" "genblk1[18]" 5 168, 5 168 0, S_0000015ab68339c0;
 .timescale -9 -12;
P_0000015ab6754570 .param/l "i" 0 5 168, +C4<010010>;
S_0000015ab68c6900 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000015ab68c73f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a63a00 .functor NOT 1, L_0000015ab6a70db0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a64870 .functor AND 1, L_0000015ab6a63a00, L_0000015ab6a72610, C4<1>, C4<1>;
L_0000015ab6a63f40 .functor NOT 1, L_0000015ab6a70db0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a63d10 .functor AND 1, L_0000015ab6a63f40, L_0000015ab6a71b70, C4<1>, C4<1>;
L_0000015ab6a64d40 .functor OR 1, L_0000015ab6a64870, L_0000015ab6a63d10, C4<0>, C4<0>;
L_0000015ab6a64db0 .functor AND 1, L_0000015ab6a72610, L_0000015ab6a71b70, C4<1>, C4<1>;
L_0000015ab6a641e0 .functor OR 1, L_0000015ab6a64d40, L_0000015ab6a64db0, C4<0>, C4<0>;
L_0000015ab6a65050 .functor XOR 1, L_0000015ab6a70db0, L_0000015ab6a72610, C4<0>, C4<0>;
L_0000015ab6a654b0 .functor XOR 1, L_0000015ab6a65050, L_0000015ab6a71b70, C4<0>, C4<0>;
v0000015ab68b0c70_0 .net "Debe", 0 0, L_0000015ab6a641e0;  1 drivers
v0000015ab68b1850_0 .net "Din", 0 0, L_0000015ab6a71b70;  1 drivers
v0000015ab68b12b0_0 .net "Dout", 0 0, L_0000015ab6a654b0;  1 drivers
v0000015ab68b29d0_0 .net "Ri", 0 0, L_0000015ab6a72610;  1 drivers
v0000015ab68b06d0_0 .net "Si", 0 0, L_0000015ab6a70db0;  1 drivers
v0000015ab68b2d90_0 .net *"_ivl_0", 0 0, L_0000015ab6a63a00;  1 drivers
v0000015ab68b0950_0 .net *"_ivl_10", 0 0, L_0000015ab6a64db0;  1 drivers
v0000015ab68b1990_0 .net *"_ivl_14", 0 0, L_0000015ab6a65050;  1 drivers
v0000015ab68b1210_0 .net *"_ivl_2", 0 0, L_0000015ab6a64870;  1 drivers
v0000015ab68b2390_0 .net *"_ivl_4", 0 0, L_0000015ab6a63f40;  1 drivers
v0000015ab68b1e90_0 .net *"_ivl_6", 0 0, L_0000015ab6a63d10;  1 drivers
v0000015ab68b08b0_0 .net *"_ivl_8", 0 0, L_0000015ab6a64d40;  1 drivers
S_0000015ab68c7580 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000015ab68c73f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a650c0 .functor NOT 1, L_0000015ab6a721b0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a64100 .functor AND 1, L_0000015ab6a650c0, L_0000015ab6a70b30, C4<1>, C4<1>;
L_0000015ab6a64e20 .functor NOT 1, L_0000015ab6a721b0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a63a70 .functor AND 1, L_0000015ab6a64e20, L_0000015ab6a72250, C4<1>, C4<1>;
L_0000015ab6a63ed0 .functor OR 1, L_0000015ab6a64100, L_0000015ab6a63a70, C4<0>, C4<0>;
L_0000015ab6a65210 .functor AND 1, L_0000015ab6a70b30, L_0000015ab6a72250, C4<1>, C4<1>;
L_0000015ab6a63c30 .functor OR 1, L_0000015ab6a63ed0, L_0000015ab6a65210, C4<0>, C4<0>;
L_0000015ab6a65360 .functor XOR 1, L_0000015ab6a721b0, L_0000015ab6a70b30, C4<0>, C4<0>;
L_0000015ab6a653d0 .functor XOR 1, L_0000015ab6a65360, L_0000015ab6a72250, C4<0>, C4<0>;
v0000015ab68b1a30_0 .net "Debe", 0 0, L_0000015ab6a63c30;  1 drivers
v0000015ab68b27f0_0 .net "Din", 0 0, L_0000015ab6a72250;  1 drivers
v0000015ab68b21b0_0 .net "Dout", 0 0, L_0000015ab6a653d0;  1 drivers
v0000015ab68b2890_0 .net "Ri", 0 0, L_0000015ab6a70b30;  1 drivers
v0000015ab68b2b10_0 .net "Si", 0 0, L_0000015ab6a721b0;  1 drivers
v0000015ab68b1490_0 .net *"_ivl_0", 0 0, L_0000015ab6a650c0;  1 drivers
v0000015ab68b0db0_0 .net *"_ivl_10", 0 0, L_0000015ab6a65210;  1 drivers
v0000015ab68b1530_0 .net *"_ivl_14", 0 0, L_0000015ab6a65360;  1 drivers
v0000015ab68b2430_0 .net *"_ivl_2", 0 0, L_0000015ab6a64100;  1 drivers
v0000015ab68b1c10_0 .net *"_ivl_4", 0 0, L_0000015ab6a64e20;  1 drivers
v0000015ab68b1cb0_0 .net *"_ivl_6", 0 0, L_0000015ab6a63a70;  1 drivers
v0000015ab68b0b30_0 .net *"_ivl_8", 0 0, L_0000015ab6a63ed0;  1 drivers
S_0000015ab68c7710 .scope generate, "genblk1[19]" "genblk1[19]" 5 168, 5 168 0, S_0000015ab68339c0;
 .timescale -9 -12;
P_0000015ab67545b0 .param/l "i" 0 5 168, +C4<010011>;
S_0000015ab68ca3a0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000015ab68c7710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a63920 .functor NOT 1, L_0000015ab6a729d0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a63990 .functor AND 1, L_0000015ab6a63920, L_0000015ab6a710d0, C4<1>, C4<1>;
L_0000015ab6a64020 .functor NOT 1, L_0000015ab6a729d0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a63d80 .functor AND 1, L_0000015ab6a64020, L_0000015ab6a71990, C4<1>, C4<1>;
L_0000015ab6a64090 .functor OR 1, L_0000015ab6a63990, L_0000015ab6a63d80, C4<0>, C4<0>;
L_0000015ab6a64800 .functor AND 1, L_0000015ab6a710d0, L_0000015ab6a71990, C4<1>, C4<1>;
L_0000015ab6a63ae0 .functor OR 1, L_0000015ab6a64090, L_0000015ab6a64800, C4<0>, C4<0>;
L_0000015ab6a63b50 .functor XOR 1, L_0000015ab6a729d0, L_0000015ab6a710d0, C4<0>, C4<0>;
L_0000015ab6a64170 .functor XOR 1, L_0000015ab6a63b50, L_0000015ab6a71990, C4<0>, C4<0>;
v0000015ab68b2930_0 .net "Debe", 0 0, L_0000015ab6a63ae0;  1 drivers
v0000015ab68b1d50_0 .net "Din", 0 0, L_0000015ab6a71990;  1 drivers
v0000015ab68b1fd0_0 .net "Dout", 0 0, L_0000015ab6a64170;  1 drivers
v0000015ab68b2c50_0 .net "Ri", 0 0, L_0000015ab6a710d0;  1 drivers
v0000015ab68b2070_0 .net "Si", 0 0, L_0000015ab6a729d0;  1 drivers
v0000015ab68b2570_0 .net *"_ivl_0", 0 0, L_0000015ab6a63920;  1 drivers
v0000015ab68b24d0_0 .net *"_ivl_10", 0 0, L_0000015ab6a64800;  1 drivers
v0000015ab68b09f0_0 .net *"_ivl_14", 0 0, L_0000015ab6a63b50;  1 drivers
v0000015ab68b0bd0_0 .net *"_ivl_2", 0 0, L_0000015ab6a63990;  1 drivers
v0000015ab68b15d0_0 .net *"_ivl_4", 0 0, L_0000015ab6a64020;  1 drivers
v0000015ab68b2a70_0 .net *"_ivl_6", 0 0, L_0000015ab6a63d80;  1 drivers
v0000015ab68b0a90_0 .net *"_ivl_8", 0 0, L_0000015ab6a64090;  1 drivers
S_0000015ab68c9ef0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000015ab68c7710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a64250 .functor NOT 1, L_0000015ab6a71490, C4<0>, C4<0>, C4<0>;
L_0000015ab6a642c0 .functor AND 1, L_0000015ab6a64250, L_0000015ab6a730b0, C4<1>, C4<1>;
L_0000015ab6a64330 .functor NOT 1, L_0000015ab6a71490, C4<0>, C4<0>, C4<0>;
L_0000015ab6a645d0 .functor AND 1, L_0000015ab6a64330, L_0000015ab6a71ad0, C4<1>, C4<1>;
L_0000015ab6a64640 .functor OR 1, L_0000015ab6a642c0, L_0000015ab6a645d0, C4<0>, C4<0>;
L_0000015ab6a64720 .functor AND 1, L_0000015ab6a730b0, L_0000015ab6a71ad0, C4<1>, C4<1>;
L_0000015ab6a64790 .functor OR 1, L_0000015ab6a64640, L_0000015ab6a64720, C4<0>, C4<0>;
L_0000015ab6a648e0 .functor XOR 1, L_0000015ab6a71490, L_0000015ab6a730b0, C4<0>, C4<0>;
L_0000015ab6a64950 .functor XOR 1, L_0000015ab6a648e0, L_0000015ab6a71ad0, C4<0>, C4<0>;
v0000015ab68b2cf0_0 .net "Debe", 0 0, L_0000015ab6a64790;  1 drivers
v0000015ab68b1df0_0 .net "Din", 0 0, L_0000015ab6a71ad0;  1 drivers
v0000015ab68b1f30_0 .net "Dout", 0 0, L_0000015ab6a64950;  1 drivers
v0000015ab68b0630_0 .net "Ri", 0 0, L_0000015ab6a730b0;  1 drivers
v0000015ab68b0e50_0 .net "Si", 0 0, L_0000015ab6a71490;  1 drivers
v0000015ab68b0ef0_0 .net *"_ivl_0", 0 0, L_0000015ab6a64250;  1 drivers
v0000015ab68b0f90_0 .net *"_ivl_10", 0 0, L_0000015ab6a64720;  1 drivers
v0000015ab68b1670_0 .net *"_ivl_14", 0 0, L_0000015ab6a648e0;  1 drivers
v0000015ab68b1350_0 .net *"_ivl_2", 0 0, L_0000015ab6a642c0;  1 drivers
v0000015ab68b3dd0_0 .net *"_ivl_4", 0 0, L_0000015ab6a64330;  1 drivers
v0000015ab68b4690_0 .net *"_ivl_6", 0 0, L_0000015ab6a645d0;  1 drivers
v0000015ab68b4a50_0 .net *"_ivl_8", 0 0, L_0000015ab6a64640;  1 drivers
S_0000015ab68c9270 .scope generate, "genblk1[20]" "genblk1[20]" 5 168, 5 168 0, S_0000015ab68339c0;
 .timescale -9 -12;
P_0000015ab67555f0 .param/l "i" 0 5 168, +C4<010100>;
S_0000015ab68ca080 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000015ab68c9270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a649c0 .functor NOT 1, L_0000015ab6a71a30, C4<0>, C4<0>, C4<0>;
L_0000015ab6a66940 .functor AND 1, L_0000015ab6a649c0, L_0000015ab6a71c10, C4<1>, C4<1>;
L_0000015ab6a66c50 .functor NOT 1, L_0000015ab6a71a30, C4<0>, C4<0>, C4<0>;
L_0000015ab6a65bb0 .functor AND 1, L_0000015ab6a66c50, L_0000015ab6a722f0, C4<1>, C4<1>;
L_0000015ab6a66860 .functor OR 1, L_0000015ab6a66940, L_0000015ab6a65bb0, C4<0>, C4<0>;
L_0000015ab6a65670 .functor AND 1, L_0000015ab6a71c10, L_0000015ab6a722f0, C4<1>, C4<1>;
L_0000015ab6a661d0 .functor OR 1, L_0000015ab6a66860, L_0000015ab6a65670, C4<0>, C4<0>;
L_0000015ab6a66a90 .functor XOR 1, L_0000015ab6a71a30, L_0000015ab6a71c10, C4<0>, C4<0>;
L_0000015ab6a65d00 .functor XOR 1, L_0000015ab6a66a90, L_0000015ab6a722f0, C4<0>, C4<0>;
v0000015ab68b38d0_0 .net "Debe", 0 0, L_0000015ab6a661d0;  1 drivers
v0000015ab68b3e70_0 .net "Din", 0 0, L_0000015ab6a722f0;  1 drivers
v0000015ab68b53b0_0 .net "Dout", 0 0, L_0000015ab6a65d00;  1 drivers
v0000015ab68b3f10_0 .net "Ri", 0 0, L_0000015ab6a71c10;  1 drivers
v0000015ab68b4e10_0 .net "Si", 0 0, L_0000015ab6a71a30;  1 drivers
v0000015ab68b3fb0_0 .net *"_ivl_0", 0 0, L_0000015ab6a649c0;  1 drivers
v0000015ab68b42d0_0 .net *"_ivl_10", 0 0, L_0000015ab6a65670;  1 drivers
v0000015ab68b3830_0 .net *"_ivl_14", 0 0, L_0000015ab6a66a90;  1 drivers
v0000015ab68b35b0_0 .net *"_ivl_2", 0 0, L_0000015ab6a66940;  1 drivers
v0000015ab68b4190_0 .net *"_ivl_4", 0 0, L_0000015ab6a66c50;  1 drivers
v0000015ab68b3d30_0 .net *"_ivl_6", 0 0, L_0000015ab6a65bb0;  1 drivers
v0000015ab68b2ed0_0 .net *"_ivl_8", 0 0, L_0000015ab6a66860;  1 drivers
S_0000015ab68c9400 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000015ab68c9270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a668d0 .functor NOT 1, L_0000015ab6a72930, C4<0>, C4<0>, C4<0>;
L_0000015ab6a669b0 .functor AND 1, L_0000015ab6a668d0, L_0000015ab6a70a90, C4<1>, C4<1>;
L_0000015ab6a657c0 .functor NOT 1, L_0000015ab6a72930, C4<0>, C4<0>, C4<0>;
L_0000015ab6a65c90 .functor AND 1, L_0000015ab6a657c0, L_0000015ab6a71030, C4<1>, C4<1>;
L_0000015ab6a67040 .functor OR 1, L_0000015ab6a669b0, L_0000015ab6a65c90, C4<0>, C4<0>;
L_0000015ab6a670b0 .functor AND 1, L_0000015ab6a70a90, L_0000015ab6a71030, C4<1>, C4<1>;
L_0000015ab6a65520 .functor OR 1, L_0000015ab6a67040, L_0000015ab6a670b0, C4<0>, C4<0>;
L_0000015ab6a65c20 .functor XOR 1, L_0000015ab6a72930, L_0000015ab6a70a90, C4<0>, C4<0>;
L_0000015ab6a65d70 .functor XOR 1, L_0000015ab6a65c20, L_0000015ab6a71030, C4<0>, C4<0>;
v0000015ab68b3ab0_0 .net "Debe", 0 0, L_0000015ab6a65520;  1 drivers
v0000015ab68b33d0_0 .net "Din", 0 0, L_0000015ab6a71030;  1 drivers
v0000015ab68b2f70_0 .net "Dout", 0 0, L_0000015ab6a65d70;  1 drivers
v0000015ab68b3010_0 .net "Ri", 0 0, L_0000015ab6a70a90;  1 drivers
v0000015ab68b5090_0 .net "Si", 0 0, L_0000015ab6a72930;  1 drivers
v0000015ab68b30b0_0 .net *"_ivl_0", 0 0, L_0000015ab6a668d0;  1 drivers
v0000015ab68b4410_0 .net *"_ivl_10", 0 0, L_0000015ab6a670b0;  1 drivers
v0000015ab68b4050_0 .net *"_ivl_14", 0 0, L_0000015ab6a65c20;  1 drivers
v0000015ab68b3510_0 .net *"_ivl_2", 0 0, L_0000015ab6a669b0;  1 drivers
v0000015ab68b4870_0 .net *"_ivl_4", 0 0, L_0000015ab6a657c0;  1 drivers
v0000015ab68b3970_0 .net *"_ivl_6", 0 0, L_0000015ab6a65c90;  1 drivers
v0000015ab68b5310_0 .net *"_ivl_8", 0 0, L_0000015ab6a67040;  1 drivers
S_0000015ab68c8f50 .scope generate, "genblk1[21]" "genblk1[21]" 5 168, 5 168 0, S_0000015ab68339c0;
 .timescale -9 -12;
P_0000015ab6755d30 .param/l "i" 0 5 168, +C4<010101>;
S_0000015ab68c9590 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000015ab68c8f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a66b70 .functor NOT 1, L_0000015ab6a70e50, C4<0>, C4<0>, C4<0>;
L_0000015ab6a66240 .functor AND 1, L_0000015ab6a66b70, L_0000015ab6a71530, C4<1>, C4<1>;
L_0000015ab6a656e0 .functor NOT 1, L_0000015ab6a70e50, C4<0>, C4<0>, C4<0>;
L_0000015ab6a65de0 .functor AND 1, L_0000015ab6a656e0, L_0000015ab6a72570, C4<1>, C4<1>;
L_0000015ab6a66470 .functor OR 1, L_0000015ab6a66240, L_0000015ab6a65de0, C4<0>, C4<0>;
L_0000015ab6a65910 .functor AND 1, L_0000015ab6a71530, L_0000015ab6a72570, C4<1>, C4<1>;
L_0000015ab6a66780 .functor OR 1, L_0000015ab6a66470, L_0000015ab6a65910, C4<0>, C4<0>;
L_0000015ab6a667f0 .functor XOR 1, L_0000015ab6a70e50, L_0000015ab6a71530, C4<0>, C4<0>;
L_0000015ab6a66a20 .functor XOR 1, L_0000015ab6a667f0, L_0000015ab6a72570, C4<0>, C4<0>;
v0000015ab68b45f0_0 .net "Debe", 0 0, L_0000015ab6a66780;  1 drivers
v0000015ab68b3650_0 .net "Din", 0 0, L_0000015ab6a72570;  1 drivers
v0000015ab68b3a10_0 .net "Dout", 0 0, L_0000015ab6a66a20;  1 drivers
v0000015ab68b3150_0 .net "Ri", 0 0, L_0000015ab6a71530;  1 drivers
v0000015ab68b4370_0 .net "Si", 0 0, L_0000015ab6a70e50;  1 drivers
v0000015ab68b5130_0 .net *"_ivl_0", 0 0, L_0000015ab6a66b70;  1 drivers
v0000015ab68b36f0_0 .net *"_ivl_10", 0 0, L_0000015ab6a65910;  1 drivers
v0000015ab68b40f0_0 .net *"_ivl_14", 0 0, L_0000015ab6a667f0;  1 drivers
v0000015ab68b4eb0_0 .net *"_ivl_2", 0 0, L_0000015ab6a66240;  1 drivers
v0000015ab68b4730_0 .net *"_ivl_4", 0 0, L_0000015ab6a656e0;  1 drivers
v0000015ab68b44b0_0 .net *"_ivl_6", 0 0, L_0000015ab6a65de0;  1 drivers
v0000015ab68b5450_0 .net *"_ivl_8", 0 0, L_0000015ab6a66470;  1 drivers
S_0000015ab68c9720 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000015ab68c8f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a65980 .functor NOT 1, L_0000015ab6a71cb0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a660f0 .functor AND 1, L_0000015ab6a65980, L_0000015ab6a71350, C4<1>, C4<1>;
L_0000015ab6a65e50 .functor NOT 1, L_0000015ab6a71cb0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a66010 .functor AND 1, L_0000015ab6a65e50, L_0000015ab6a71d50, C4<1>, C4<1>;
L_0000015ab6a66b00 .functor OR 1, L_0000015ab6a660f0, L_0000015ab6a66010, C4<0>, C4<0>;
L_0000015ab6a66f60 .functor AND 1, L_0000015ab6a71350, L_0000015ab6a71d50, C4<1>, C4<1>;
L_0000015ab6a659f0 .functor OR 1, L_0000015ab6a66b00, L_0000015ab6a66f60, C4<0>, C4<0>;
L_0000015ab6a65750 .functor XOR 1, L_0000015ab6a71cb0, L_0000015ab6a71350, C4<0>, C4<0>;
L_0000015ab6a65fa0 .functor XOR 1, L_0000015ab6a65750, L_0000015ab6a71d50, C4<0>, C4<0>;
v0000015ab68b4230_0 .net "Debe", 0 0, L_0000015ab6a659f0;  1 drivers
v0000015ab68b4910_0 .net "Din", 0 0, L_0000015ab6a71d50;  1 drivers
v0000015ab68b47d0_0 .net "Dout", 0 0, L_0000015ab6a65fa0;  1 drivers
v0000015ab68b4af0_0 .net "Ri", 0 0, L_0000015ab6a71350;  1 drivers
v0000015ab68b4b90_0 .net "Si", 0 0, L_0000015ab6a71cb0;  1 drivers
v0000015ab68b51d0_0 .net *"_ivl_0", 0 0, L_0000015ab6a65980;  1 drivers
v0000015ab68b4550_0 .net *"_ivl_10", 0 0, L_0000015ab6a66f60;  1 drivers
v0000015ab68b4c30_0 .net *"_ivl_14", 0 0, L_0000015ab6a65750;  1 drivers
v0000015ab68b31f0_0 .net *"_ivl_2", 0 0, L_0000015ab6a660f0;  1 drivers
v0000015ab68b3290_0 .net *"_ivl_4", 0 0, L_0000015ab6a65e50;  1 drivers
v0000015ab68b3470_0 .net *"_ivl_6", 0 0, L_0000015ab6a66010;  1 drivers
v0000015ab68b5270_0 .net *"_ivl_8", 0 0, L_0000015ab6a66b00;  1 drivers
S_0000015ab68ca210 .scope generate, "genblk1[22]" "genblk1[22]" 5 168, 5 168 0, S_0000015ab68339c0;
 .timescale -9 -12;
P_0000015ab6755e30 .param/l "i" 0 5 168, +C4<010110>;
S_0000015ab68c98b0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000015ab68ca210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a66ef0 .functor NOT 1, L_0000015ab6a72750, C4<0>, C4<0>, C4<0>;
L_0000015ab6a662b0 .functor AND 1, L_0000015ab6a66ef0, L_0000015ab6a715d0, C4<1>, C4<1>;
L_0000015ab6a65ec0 .functor NOT 1, L_0000015ab6a72750, C4<0>, C4<0>, C4<0>;
L_0000015ab6a65f30 .functor AND 1, L_0000015ab6a65ec0, L_0000015ab6a727f0, C4<1>, C4<1>;
L_0000015ab6a66080 .functor OR 1, L_0000015ab6a662b0, L_0000015ab6a65f30, C4<0>, C4<0>;
L_0000015ab6a665c0 .functor AND 1, L_0000015ab6a715d0, L_0000015ab6a727f0, C4<1>, C4<1>;
L_0000015ab6a66e10 .functor OR 1, L_0000015ab6a66080, L_0000015ab6a665c0, C4<0>, C4<0>;
L_0000015ab6a66160 .functor XOR 1, L_0000015ab6a72750, L_0000015ab6a715d0, C4<0>, C4<0>;
L_0000015ab6a65590 .functor XOR 1, L_0000015ab6a66160, L_0000015ab6a727f0, C4<0>, C4<0>;
v0000015ab68b3b50_0 .net "Debe", 0 0, L_0000015ab6a66e10;  1 drivers
v0000015ab68b49b0_0 .net "Din", 0 0, L_0000015ab6a727f0;  1 drivers
v0000015ab68b4cd0_0 .net "Dout", 0 0, L_0000015ab6a65590;  1 drivers
v0000015ab68b4d70_0 .net "Ri", 0 0, L_0000015ab6a715d0;  1 drivers
v0000015ab68b4f50_0 .net "Si", 0 0, L_0000015ab6a72750;  1 drivers
v0000015ab68b4ff0_0 .net *"_ivl_0", 0 0, L_0000015ab6a66ef0;  1 drivers
v0000015ab68b54f0_0 .net *"_ivl_10", 0 0, L_0000015ab6a665c0;  1 drivers
v0000015ab68b3c90_0 .net *"_ivl_14", 0 0, L_0000015ab6a66160;  1 drivers
v0000015ab68b3330_0 .net *"_ivl_2", 0 0, L_0000015ab6a662b0;  1 drivers
v0000015ab68b3790_0 .net *"_ivl_4", 0 0, L_0000015ab6a65ec0;  1 drivers
v0000015ab68b3bf0_0 .net *"_ivl_6", 0 0, L_0000015ab6a65f30;  1 drivers
v0000015ab68b5590_0 .net *"_ivl_8", 0 0, L_0000015ab6a66080;  1 drivers
S_0000015ab68c9a40 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000015ab68ca210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a65a60 .functor NOT 1, L_0000015ab6a70f90, C4<0>, C4<0>, C4<0>;
L_0000015ab6a66da0 .functor AND 1, L_0000015ab6a65a60, L_0000015ab6a70ef0, C4<1>, C4<1>;
L_0000015ab6a66400 .functor NOT 1, L_0000015ab6a70f90, C4<0>, C4<0>, C4<0>;
L_0000015ab6a65ad0 .functor AND 1, L_0000015ab6a66400, L_0000015ab6a72890, C4<1>, C4<1>;
L_0000015ab6a66320 .functor OR 1, L_0000015ab6a66da0, L_0000015ab6a65ad0, C4<0>, C4<0>;
L_0000015ab6a66be0 .functor AND 1, L_0000015ab6a70ef0, L_0000015ab6a72890, C4<1>, C4<1>;
L_0000015ab6a66cc0 .functor OR 1, L_0000015ab6a66320, L_0000015ab6a66be0, C4<0>, C4<0>;
L_0000015ab6a66630 .functor XOR 1, L_0000015ab6a70f90, L_0000015ab6a70ef0, C4<0>, C4<0>;
L_0000015ab6a66e80 .functor XOR 1, L_0000015ab6a66630, L_0000015ab6a72890, C4<0>, C4<0>;
v0000015ab68b2e30_0 .net "Debe", 0 0, L_0000015ab6a66cc0;  1 drivers
v0000015ab68b6ad0_0 .net "Din", 0 0, L_0000015ab6a72890;  1 drivers
v0000015ab68b6030_0 .net "Dout", 0 0, L_0000015ab6a66e80;  1 drivers
v0000015ab68b5db0_0 .net "Ri", 0 0, L_0000015ab6a70ef0;  1 drivers
v0000015ab68b67b0_0 .net "Si", 0 0, L_0000015ab6a70f90;  1 drivers
v0000015ab68b62b0_0 .net *"_ivl_0", 0 0, L_0000015ab6a65a60;  1 drivers
v0000015ab68b79d0_0 .net *"_ivl_10", 0 0, L_0000015ab6a66be0;  1 drivers
v0000015ab68b6350_0 .net *"_ivl_14", 0 0, L_0000015ab6a66630;  1 drivers
v0000015ab68b7d90_0 .net *"_ivl_2", 0 0, L_0000015ab6a66da0;  1 drivers
v0000015ab68b5c70_0 .net *"_ivl_4", 0 0, L_0000015ab6a66400;  1 drivers
v0000015ab68b6710_0 .net *"_ivl_6", 0 0, L_0000015ab6a65ad0;  1 drivers
v0000015ab68b63f0_0 .net *"_ivl_8", 0 0, L_0000015ab6a66320;  1 drivers
S_0000015ab68c85f0 .scope module, "rounder" "RoundNearestEven" 5 209, 6 22 0, S_0000015ab68339c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 15 "ms";
    .port_info 1 /INPUT 8 "exp";
    .port_info 2 /OUTPUT 23 "ms_round";
    .port_info 3 /OUTPUT 8 "exp_round";
P_0000015ab682d320 .param/l "BS" 0 6 22, +C4<00000000000000000000000000011111>;
P_0000015ab682d358 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000111>;
P_0000015ab682d390 .param/l "FSIZE" 0 6 22, +C4<00000000000000000000000000001110>;
P_0000015ab682d3c8 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000010110>;
L_0000015ab6a68e70 .functor NOT 1, L_0000015ab6a75810, C4<0>, C4<0>, C4<0>;
L_0000015ab6a68f50 .functor OR 1, L_0000015ab6a74730, L_0000015ab6a73790, C4<0>, C4<0>;
L_0000015ab6a59c10 .functor AND 1, L_0000015ab6a74ff0, L_0000015ab6a68f50, C4<1>, C4<1>;
v0000015ab68b77f0_0 .net *"_ivl_11", 9 0, L_0000015ab6a74d70;  1 drivers
v0000015ab68b6c10_0 .net *"_ivl_12", 23 0, L_0000015ab6a73f10;  1 drivers
L_0000015ab69ceec8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0000015ab68b7b10_0 .net *"_ivl_15", 13 0, L_0000015ab69ceec8;  1 drivers
v0000015ab68b7890_0 .net *"_ivl_17", 0 0, L_0000015ab6a73790;  1 drivers
v0000015ab68b5d10_0 .net *"_ivl_19", 0 0, L_0000015ab6a68f50;  1 drivers
v0000015ab68b6490_0 .net *"_ivl_21", 0 0, L_0000015ab6a59c10;  1 drivers
L_0000015ab69cef10 .functor BUFT 1, C4<000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000015ab68b5950_0 .net/2u *"_ivl_22", 23 0, L_0000015ab69cef10;  1 drivers
L_0000015ab69cef58 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015ab68b6170_0 .net/2u *"_ivl_24", 23 0, L_0000015ab69cef58;  1 drivers
v0000015ab68b6210_0 .net *"_ivl_26", 23 0, L_0000015ab6a747d0;  1 drivers
v0000015ab68b6df0_0 .net *"_ivl_3", 3 0, L_0000015ab6a73d30;  1 drivers
v0000015ab68b5e50_0 .net *"_ivl_33", 0 0, L_0000015ab6a73fb0;  1 drivers
v0000015ab68b6530_0 .net *"_ivl_34", 7 0, L_0000015ab6a740f0;  1 drivers
L_0000015ab69cefa0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000015ab68b58b0_0 .net *"_ivl_37", 6 0, L_0000015ab69cefa0;  1 drivers
v0000015ab68b59f0_0 .net *"_ivl_7", 0 0, L_0000015ab6a75810;  1 drivers
v0000015ab68b7a70_0 .net "boolean", 0 0, L_0000015ab6a74730;  1 drivers
v0000015ab68b5ef0_0 .net "exp", 7 0, L_0000015ab6a736f0;  alias, 1 drivers
v0000015ab68b6850_0 .net "exp_round", 7 0, L_0000015ab6a74190;  alias, 1 drivers
v0000015ab68b5b30_0 .net "guard", 0 0, L_0000015ab6a74ff0;  1 drivers
v0000015ab68b68f0_0 .net "is_even", 0 0, L_0000015ab6a68e70;  1 drivers
v0000015ab68b65d0_0 .net "ms", 14 0, L_0000015ab6a74230;  1 drivers
v0000015ab68b60d0_0 .net "ms_round", 22 0, L_0000015ab6a74af0;  alias, 1 drivers
v0000015ab68b7070_0 .net "temp", 23 0, L_0000015ab6a73290;  1 drivers
L_0000015ab6a74ff0 .part L_0000015ab6a74230, 4, 1;
L_0000015ab6a73d30 .part L_0000015ab6a74230, 0, 4;
L_0000015ab6a74730 .reduce/or L_0000015ab6a73d30;
L_0000015ab6a75810 .part L_0000015ab6a74230, 5, 1;
L_0000015ab6a74d70 .part L_0000015ab6a74230, 5, 10;
L_0000015ab6a73f10 .concat [ 10 14 0 0], L_0000015ab6a74d70, L_0000015ab69ceec8;
L_0000015ab6a73790 .reduce/nor L_0000015ab6a68e70;
L_0000015ab6a747d0 .functor MUXZ 24, L_0000015ab69cef58, L_0000015ab69cef10, L_0000015ab6a59c10, C4<>;
L_0000015ab6a73290 .arith/sum 24, L_0000015ab6a73f10, L_0000015ab6a747d0;
L_0000015ab6a74af0 .part L_0000015ab6a73290, 0, 23;
L_0000015ab6a73fb0 .part L_0000015ab6a73290, 23, 1;
L_0000015ab6a740f0 .concat [ 1 7 0 0], L_0000015ab6a73fb0, L_0000015ab69cefa0;
L_0000015ab6a74190 .arith/sum 8, L_0000015ab6a736f0, L_0000015ab6a740f0;
S_0000015ab68c9bd0 .scope module, "sub_exp" "RestaExp_sum" 5 195, 5 19 0, S_0000015ab68339c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "S";
    .port_info 1 /INPUT 8 "R";
    .port_info 2 /OUTPUT 8 "F";
P_0000015ab683ea40 .param/l "BS" 0 5 19, +C4<00000000000000000000000000011111>;
P_0000015ab683ea78 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000111>;
P_0000015ab683eab0 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000010110>;
v0000015ab68bb170_0 .net "Debe", 8 0, L_0000015ab6a73c90;  1 drivers
v0000015ab68bb2b0_0 .net "F", 7 0, L_0000015ab6a73330;  alias, 1 drivers
v0000015ab68bab30_0 .net "R", 7 0, L_0000015ab6a75450;  alias, 1 drivers
v0000015ab68bb990_0 .net "S", 7 0, L_0000015ab696f940;  alias, 1 drivers
L_0000015ab69cedf0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015ab68bc9d0_0 .net/2u *"_ivl_60", 0 0, L_0000015ab69cedf0;  1 drivers
L_0000015ab6a74410 .part L_0000015ab696f940, 0, 1;
L_0000015ab6a75310 .part L_0000015ab6a75450, 0, 1;
L_0000015ab6a74cd0 .part L_0000015ab6a73c90, 0, 1;
L_0000015ab6a756d0 .part L_0000015ab696f940, 1, 1;
L_0000015ab6a758b0 .part L_0000015ab6a75450, 1, 1;
L_0000015ab6a73bf0 .part L_0000015ab6a73c90, 1, 1;
L_0000015ab6a73510 .part L_0000015ab696f940, 2, 1;
L_0000015ab6a73ab0 .part L_0000015ab6a75450, 2, 1;
L_0000015ab6a735b0 .part L_0000015ab6a73c90, 2, 1;
L_0000015ab6a73470 .part L_0000015ab696f940, 3, 1;
L_0000015ab6a74910 .part L_0000015ab6a75450, 3, 1;
L_0000015ab6a74050 .part L_0000015ab6a73c90, 3, 1;
L_0000015ab6a753b0 .part L_0000015ab696f940, 4, 1;
L_0000015ab6a745f0 .part L_0000015ab6a75450, 4, 1;
L_0000015ab6a754f0 .part L_0000015ab6a73c90, 4, 1;
L_0000015ab6a744b0 .part L_0000015ab696f940, 5, 1;
L_0000015ab6a74550 .part L_0000015ab6a75450, 5, 1;
L_0000015ab6a74a50 .part L_0000015ab6a73c90, 5, 1;
L_0000015ab6a75630 .part L_0000015ab696f940, 6, 1;
L_0000015ab6a74690 .part L_0000015ab6a75450, 6, 1;
L_0000015ab6a73b50 .part L_0000015ab6a73c90, 6, 1;
L_0000015ab6a738d0 .part L_0000015ab696f940, 7, 1;
L_0000015ab6a73970 .part L_0000015ab6a75450, 7, 1;
L_0000015ab6a73a10 .part L_0000015ab6a73c90, 7, 1;
LS_0000015ab6a73330_0_0 .concat8 [ 1 1 1 1], L_0000015ab6a68070, L_0000015ab6a67200, L_0000015ab6a681c0, L_0000015ab6a673c0;
LS_0000015ab6a73330_0_4 .concat8 [ 1 1 1 1], L_0000015ab6a67660, L_0000015ab6a67270, L_0000015ab6a67a50, L_0000015ab6a68e00;
L_0000015ab6a73330 .concat8 [ 4 4 0 0], LS_0000015ab6a73330_0_0, LS_0000015ab6a73330_0_4;
LS_0000015ab6a73c90_0_0 .concat8 [ 1 1 1 1], L_0000015ab69cedf0, L_0000015ab6a682a0, L_0000015ab6a680e0, L_0000015ab6a67d60;
LS_0000015ab6a73c90_0_4 .concat8 [ 1 1 1 1], L_0000015ab6a68230, L_0000015ab6a683f0, L_0000015ab6a68930, L_0000015ab6a677b0;
LS_0000015ab6a73c90_0_8 .concat8 [ 1 0 0 0], L_0000015ab6a68d20;
L_0000015ab6a73c90 .concat8 [ 4 4 1 0], LS_0000015ab6a73c90_0_0, LS_0000015ab6a73c90_0_4, LS_0000015ab6a73c90_0_8;
S_0000015ab68c9d60 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_0000015ab68c9bd0;
 .timescale -9 -12;
P_0000015ab6755770 .param/l "i" 0 5 28, +C4<00>;
S_0000015ab68c8aa0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000015ab68c9d60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a664e0 .functor NOT 1, L_0000015ab6a74410, C4<0>, C4<0>, C4<0>;
L_0000015ab6a66550 .functor AND 1, L_0000015ab6a664e0, L_0000015ab6a75310, C4<1>, C4<1>;
L_0000015ab6a66710 .functor NOT 1, L_0000015ab6a74410, C4<0>, C4<0>, C4<0>;
L_0000015ab6a687e0 .functor AND 1, L_0000015ab6a66710, L_0000015ab6a74cd0, C4<1>, C4<1>;
L_0000015ab6a67dd0 .functor OR 1, L_0000015ab6a66550, L_0000015ab6a687e0, C4<0>, C4<0>;
L_0000015ab6a67f90 .functor AND 1, L_0000015ab6a75310, L_0000015ab6a74cd0, C4<1>, C4<1>;
L_0000015ab6a682a0 .functor OR 1, L_0000015ab6a67dd0, L_0000015ab6a67f90, C4<0>, C4<0>;
L_0000015ab6a67430 .functor XOR 1, L_0000015ab6a74410, L_0000015ab6a75310, C4<0>, C4<0>;
L_0000015ab6a68070 .functor XOR 1, L_0000015ab6a67430, L_0000015ab6a74cd0, C4<0>, C4<0>;
v0000015ab68b76b0_0 .net "Debe", 0 0, L_0000015ab6a682a0;  1 drivers
v0000015ab68b6670_0 .net "Din", 0 0, L_0000015ab6a74cd0;  1 drivers
v0000015ab68b5810_0 .net "Dout", 0 0, L_0000015ab6a68070;  1 drivers
v0000015ab68b5bd0_0 .net "Ri", 0 0, L_0000015ab6a75310;  1 drivers
v0000015ab68b7bb0_0 .net "Si", 0 0, L_0000015ab6a74410;  1 drivers
v0000015ab68b5630_0 .net *"_ivl_0", 0 0, L_0000015ab6a664e0;  1 drivers
v0000015ab68b6b70_0 .net *"_ivl_10", 0 0, L_0000015ab6a67f90;  1 drivers
v0000015ab68b5a90_0 .net *"_ivl_14", 0 0, L_0000015ab6a67430;  1 drivers
v0000015ab68b5f90_0 .net *"_ivl_2", 0 0, L_0000015ab6a66550;  1 drivers
v0000015ab68b6990_0 .net *"_ivl_4", 0 0, L_0000015ab6a66710;  1 drivers
v0000015ab68b6f30_0 .net *"_ivl_6", 0 0, L_0000015ab6a687e0;  1 drivers
v0000015ab68b7610_0 .net *"_ivl_8", 0 0, L_0000015ab6a67dd0;  1 drivers
S_0000015ab68c8c30 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_0000015ab68c9bd0;
 .timescale -9 -12;
P_0000015ab6755370 .param/l "i" 0 5 28, +C4<01>;
S_0000015ab68c90e0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000015ab68c8c30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a67f20 .functor NOT 1, L_0000015ab6a756d0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a67c80 .functor AND 1, L_0000015ab6a67f20, L_0000015ab6a758b0, C4<1>, C4<1>;
L_0000015ab6a68700 .functor NOT 1, L_0000015ab6a756d0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a68000 .functor AND 1, L_0000015ab6a68700, L_0000015ab6a73bf0, C4<1>, C4<1>;
L_0000015ab6a685b0 .functor OR 1, L_0000015ab6a67c80, L_0000015ab6a68000, C4<0>, C4<0>;
L_0000015ab6a67350 .functor AND 1, L_0000015ab6a758b0, L_0000015ab6a73bf0, C4<1>, C4<1>;
L_0000015ab6a680e0 .functor OR 1, L_0000015ab6a685b0, L_0000015ab6a67350, C4<0>, C4<0>;
L_0000015ab6a67c10 .functor XOR 1, L_0000015ab6a756d0, L_0000015ab6a758b0, C4<0>, C4<0>;
L_0000015ab6a67200 .functor XOR 1, L_0000015ab6a67c10, L_0000015ab6a73bf0, C4<0>, C4<0>;
v0000015ab68b6cb0_0 .net "Debe", 0 0, L_0000015ab6a680e0;  1 drivers
v0000015ab68b7c50_0 .net "Din", 0 0, L_0000015ab6a73bf0;  1 drivers
v0000015ab68b56d0_0 .net "Dout", 0 0, L_0000015ab6a67200;  1 drivers
v0000015ab68b6d50_0 .net "Ri", 0 0, L_0000015ab6a758b0;  1 drivers
v0000015ab68b6a30_0 .net "Si", 0 0, L_0000015ab6a756d0;  1 drivers
v0000015ab68b6e90_0 .net *"_ivl_0", 0 0, L_0000015ab6a67f20;  1 drivers
v0000015ab68b6fd0_0 .net *"_ivl_10", 0 0, L_0000015ab6a67350;  1 drivers
v0000015ab68b7750_0 .net *"_ivl_14", 0 0, L_0000015ab6a67c10;  1 drivers
v0000015ab68b7110_0 .net *"_ivl_2", 0 0, L_0000015ab6a67c80;  1 drivers
v0000015ab68b71b0_0 .net *"_ivl_4", 0 0, L_0000015ab6a68700;  1 drivers
v0000015ab68b5770_0 .net *"_ivl_6", 0 0, L_0000015ab6a68000;  1 drivers
v0000015ab68b7250_0 .net *"_ivl_8", 0 0, L_0000015ab6a685b0;  1 drivers
S_0000015ab68c8780 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_0000015ab68c9bd0;
 .timescale -9 -12;
P_0000015ab67556b0 .param/l "i" 0 5 28, +C4<010>;
S_0000015ab68c8910 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000015ab68c8780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a68690 .functor NOT 1, L_0000015ab6a73510, C4<0>, C4<0>, C4<0>;
L_0000015ab6a68770 .functor AND 1, L_0000015ab6a68690, L_0000015ab6a73ab0, C4<1>, C4<1>;
L_0000015ab6a67120 .functor NOT 1, L_0000015ab6a73510, C4<0>, C4<0>, C4<0>;
L_0000015ab6a684d0 .functor AND 1, L_0000015ab6a67120, L_0000015ab6a735b0, C4<1>, C4<1>;
L_0000015ab6a68150 .functor OR 1, L_0000015ab6a68770, L_0000015ab6a684d0, C4<0>, C4<0>;
L_0000015ab6a68850 .functor AND 1, L_0000015ab6a73ab0, L_0000015ab6a735b0, C4<1>, C4<1>;
L_0000015ab6a67d60 .functor OR 1, L_0000015ab6a68150, L_0000015ab6a68850, C4<0>, C4<0>;
L_0000015ab6a67ac0 .functor XOR 1, L_0000015ab6a73510, L_0000015ab6a73ab0, C4<0>, C4<0>;
L_0000015ab6a681c0 .functor XOR 1, L_0000015ab6a67ac0, L_0000015ab6a735b0, C4<0>, C4<0>;
v0000015ab68b72f0_0 .net "Debe", 0 0, L_0000015ab6a67d60;  1 drivers
v0000015ab68b7390_0 .net "Din", 0 0, L_0000015ab6a735b0;  1 drivers
v0000015ab68b7430_0 .net "Dout", 0 0, L_0000015ab6a681c0;  1 drivers
v0000015ab68b7cf0_0 .net "Ri", 0 0, L_0000015ab6a73ab0;  1 drivers
v0000015ab68b74d0_0 .net "Si", 0 0, L_0000015ab6a73510;  1 drivers
v0000015ab68b7570_0 .net *"_ivl_0", 0 0, L_0000015ab6a68690;  1 drivers
v0000015ab68b7930_0 .net *"_ivl_10", 0 0, L_0000015ab6a68850;  1 drivers
v0000015ab68b8790_0 .net *"_ivl_14", 0 0, L_0000015ab6a67ac0;  1 drivers
v0000015ab68b9870_0 .net *"_ivl_2", 0 0, L_0000015ab6a68770;  1 drivers
v0000015ab68b8dd0_0 .net *"_ivl_4", 0 0, L_0000015ab6a67120;  1 drivers
v0000015ab68ba3b0_0 .net *"_ivl_6", 0 0, L_0000015ab6a684d0;  1 drivers
v0000015ab68b8f10_0 .net *"_ivl_8", 0 0, L_0000015ab6a68150;  1 drivers
S_0000015ab68c8dc0 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_0000015ab68c9bd0;
 .timescale -9 -12;
P_0000015ab67557b0 .param/l "i" 0 5 28, +C4<011>;
S_0000015ab68caf60 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000015ab68c8dc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a68460 .functor NOT 1, L_0000015ab6a73470, C4<0>, C4<0>, C4<0>;
L_0000015ab6a674a0 .functor AND 1, L_0000015ab6a68460, L_0000015ab6a74910, C4<1>, C4<1>;
L_0000015ab6a67510 .functor NOT 1, L_0000015ab6a73470, C4<0>, C4<0>, C4<0>;
L_0000015ab6a67cf0 .functor AND 1, L_0000015ab6a67510, L_0000015ab6a74050, C4<1>, C4<1>;
L_0000015ab6a67900 .functor OR 1, L_0000015ab6a674a0, L_0000015ab6a67cf0, C4<0>, C4<0>;
L_0000015ab6a67580 .functor AND 1, L_0000015ab6a74910, L_0000015ab6a74050, C4<1>, C4<1>;
L_0000015ab6a68230 .functor OR 1, L_0000015ab6a67900, L_0000015ab6a67580, C4<0>, C4<0>;
L_0000015ab6a688c0 .functor XOR 1, L_0000015ab6a73470, L_0000015ab6a74910, C4<0>, C4<0>;
L_0000015ab6a673c0 .functor XOR 1, L_0000015ab6a688c0, L_0000015ab6a74050, C4<0>, C4<0>;
v0000015ab68ba1d0_0 .net "Debe", 0 0, L_0000015ab6a68230;  1 drivers
v0000015ab68b8b50_0 .net "Din", 0 0, L_0000015ab6a74050;  1 drivers
v0000015ab68ba590_0 .net "Dout", 0 0, L_0000015ab6a673c0;  1 drivers
v0000015ab68b92d0_0 .net "Ri", 0 0, L_0000015ab6a74910;  1 drivers
v0000015ab68b9050_0 .net "Si", 0 0, L_0000015ab6a73470;  1 drivers
v0000015ab68b8a10_0 .net *"_ivl_0", 0 0, L_0000015ab6a68460;  1 drivers
v0000015ab68b8970_0 .net *"_ivl_10", 0 0, L_0000015ab6a67580;  1 drivers
v0000015ab68b9550_0 .net *"_ivl_14", 0 0, L_0000015ab6a688c0;  1 drivers
v0000015ab68b9230_0 .net *"_ivl_2", 0 0, L_0000015ab6a674a0;  1 drivers
v0000015ab68ba090_0 .net *"_ivl_4", 0 0, L_0000015ab6a67510;  1 drivers
v0000015ab68b8010_0 .net *"_ivl_6", 0 0, L_0000015ab6a67cf0;  1 drivers
v0000015ab68b9410_0 .net *"_ivl_8", 0 0, L_0000015ab6a67900;  1 drivers
S_0000015ab68cbd70 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_0000015ab68c9bd0;
 .timescale -9 -12;
P_0000015ab67559f0 .param/l "i" 0 5 28, +C4<0100>;
S_0000015ab68cb5a0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000015ab68cbd70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a67e40 .functor NOT 1, L_0000015ab6a753b0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a67ba0 .functor AND 1, L_0000015ab6a67e40, L_0000015ab6a745f0, C4<1>, C4<1>;
L_0000015ab6a675f0 .functor NOT 1, L_0000015ab6a753b0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a68310 .functor AND 1, L_0000015ab6a675f0, L_0000015ab6a754f0, C4<1>, C4<1>;
L_0000015ab6a68380 .functor OR 1, L_0000015ab6a67ba0, L_0000015ab6a68310, C4<0>, C4<0>;
L_0000015ab6a67eb0 .functor AND 1, L_0000015ab6a745f0, L_0000015ab6a754f0, C4<1>, C4<1>;
L_0000015ab6a683f0 .functor OR 1, L_0000015ab6a68380, L_0000015ab6a67eb0, C4<0>, C4<0>;
L_0000015ab6a68540 .functor XOR 1, L_0000015ab6a753b0, L_0000015ab6a745f0, C4<0>, C4<0>;
L_0000015ab6a67660 .functor XOR 1, L_0000015ab6a68540, L_0000015ab6a754f0, C4<0>, C4<0>;
v0000015ab68b8510_0 .net "Debe", 0 0, L_0000015ab6a683f0;  1 drivers
v0000015ab68b8bf0_0 .net "Din", 0 0, L_0000015ab6a754f0;  1 drivers
v0000015ab68b9a50_0 .net "Dout", 0 0, L_0000015ab6a67660;  1 drivers
v0000015ab68b94b0_0 .net "Ri", 0 0, L_0000015ab6a745f0;  1 drivers
v0000015ab68b8ab0_0 .net "Si", 0 0, L_0000015ab6a753b0;  1 drivers
v0000015ab68b9eb0_0 .net *"_ivl_0", 0 0, L_0000015ab6a67e40;  1 drivers
v0000015ab68b95f0_0 .net *"_ivl_10", 0 0, L_0000015ab6a67eb0;  1 drivers
v0000015ab68b9190_0 .net *"_ivl_14", 0 0, L_0000015ab6a68540;  1 drivers
v0000015ab68ba270_0 .net *"_ivl_2", 0 0, L_0000015ab6a67ba0;  1 drivers
v0000015ab68b80b0_0 .net *"_ivl_4", 0 0, L_0000015ab6a675f0;  1 drivers
v0000015ab68ba310_0 .net *"_ivl_6", 0 0, L_0000015ab6a68310;  1 drivers
v0000015ab68ba4f0_0 .net *"_ivl_8", 0 0, L_0000015ab6a68380;  1 drivers
S_0000015ab68cb8c0 .scope generate, "genblk1[5]" "genblk1[5]" 5 28, 5 28 0, S_0000015ab68c9bd0;
 .timescale -9 -12;
P_0000015ab6755b30 .param/l "i" 0 5 28, +C4<0101>;
S_0000015ab68cba50 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000015ab68cb8c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a67890 .functor NOT 1, L_0000015ab6a744b0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a68620 .functor AND 1, L_0000015ab6a67890, L_0000015ab6a74550, C4<1>, C4<1>;
L_0000015ab6a67190 .functor NOT 1, L_0000015ab6a744b0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a676d0 .functor AND 1, L_0000015ab6a67190, L_0000015ab6a74a50, C4<1>, C4<1>;
L_0000015ab6a67970 .functor OR 1, L_0000015ab6a68620, L_0000015ab6a676d0, C4<0>, C4<0>;
L_0000015ab6a67820 .functor AND 1, L_0000015ab6a74550, L_0000015ab6a74a50, C4<1>, C4<1>;
L_0000015ab6a68930 .functor OR 1, L_0000015ab6a67970, L_0000015ab6a67820, C4<0>, C4<0>;
L_0000015ab6a689a0 .functor XOR 1, L_0000015ab6a744b0, L_0000015ab6a74550, C4<0>, C4<0>;
L_0000015ab6a67270 .functor XOR 1, L_0000015ab6a689a0, L_0000015ab6a74a50, C4<0>, C4<0>;
v0000015ab68b7f70_0 .net "Debe", 0 0, L_0000015ab6a68930;  1 drivers
v0000015ab68b8e70_0 .net "Din", 0 0, L_0000015ab6a74a50;  1 drivers
v0000015ab68b8650_0 .net "Dout", 0 0, L_0000015ab6a67270;  1 drivers
v0000015ab68b9690_0 .net "Ri", 0 0, L_0000015ab6a74550;  1 drivers
v0000015ab68b9e10_0 .net "Si", 0 0, L_0000015ab6a744b0;  1 drivers
v0000015ab68b9b90_0 .net *"_ivl_0", 0 0, L_0000015ab6a67890;  1 drivers
v0000015ab68b8470_0 .net *"_ivl_10", 0 0, L_0000015ab6a67820;  1 drivers
v0000015ab68b8150_0 .net *"_ivl_14", 0 0, L_0000015ab6a689a0;  1 drivers
v0000015ab68b8830_0 .net *"_ivl_2", 0 0, L_0000015ab6a68620;  1 drivers
v0000015ab68b9370_0 .net *"_ivl_4", 0 0, L_0000015ab6a67190;  1 drivers
v0000015ab68b9af0_0 .net *"_ivl_6", 0 0, L_0000015ab6a676d0;  1 drivers
v0000015ab68b8c90_0 .net *"_ivl_8", 0 0, L_0000015ab6a67970;  1 drivers
S_0000015ab68cbbe0 .scope generate, "genblk1[6]" "genblk1[6]" 5 28, 5 28 0, S_0000015ab68c9bd0;
 .timescale -9 -12;
P_0000015ab67553f0 .param/l "i" 0 5 28, +C4<0110>;
S_0000015ab68cb0f0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000015ab68cbbe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a68a10 .functor NOT 1, L_0000015ab6a75630, C4<0>, C4<0>, C4<0>;
L_0000015ab6a68a80 .functor AND 1, L_0000015ab6a68a10, L_0000015ab6a74690, C4<1>, C4<1>;
L_0000015ab6a68af0 .functor NOT 1, L_0000015ab6a75630, C4<0>, C4<0>, C4<0>;
L_0000015ab6a672e0 .functor AND 1, L_0000015ab6a68af0, L_0000015ab6a73b50, C4<1>, C4<1>;
L_0000015ab6a68b60 .functor OR 1, L_0000015ab6a68a80, L_0000015ab6a672e0, C4<0>, C4<0>;
L_0000015ab6a67740 .functor AND 1, L_0000015ab6a74690, L_0000015ab6a73b50, C4<1>, C4<1>;
L_0000015ab6a677b0 .functor OR 1, L_0000015ab6a68b60, L_0000015ab6a67740, C4<0>, C4<0>;
L_0000015ab6a679e0 .functor XOR 1, L_0000015ab6a75630, L_0000015ab6a74690, C4<0>, C4<0>;
L_0000015ab6a67a50 .functor XOR 1, L_0000015ab6a679e0, L_0000015ab6a73b50, C4<0>, C4<0>;
v0000015ab68b9910_0 .net "Debe", 0 0, L_0000015ab6a677b0;  1 drivers
v0000015ab68b9f50_0 .net "Din", 0 0, L_0000015ab6a73b50;  1 drivers
v0000015ab68b8d30_0 .net "Dout", 0 0, L_0000015ab6a67a50;  1 drivers
v0000015ab68b9730_0 .net "Ri", 0 0, L_0000015ab6a74690;  1 drivers
v0000015ab68b8fb0_0 .net "Si", 0 0, L_0000015ab6a75630;  1 drivers
v0000015ab68b85b0_0 .net *"_ivl_0", 0 0, L_0000015ab6a68a10;  1 drivers
v0000015ab68b7e30_0 .net *"_ivl_10", 0 0, L_0000015ab6a67740;  1 drivers
v0000015ab68ba130_0 .net *"_ivl_14", 0 0, L_0000015ab6a679e0;  1 drivers
v0000015ab68b81f0_0 .net *"_ivl_2", 0 0, L_0000015ab6a68a80;  1 drivers
v0000015ab68b97d0_0 .net *"_ivl_4", 0 0, L_0000015ab6a68af0;  1 drivers
v0000015ab68b90f0_0 .net *"_ivl_6", 0 0, L_0000015ab6a672e0;  1 drivers
v0000015ab68ba450_0 .net *"_ivl_8", 0 0, L_0000015ab6a68b60;  1 drivers
S_0000015ab68cb730 .scope generate, "genblk1[7]" "genblk1[7]" 5 28, 5 28 0, S_0000015ab68c9bd0;
 .timescale -9 -12;
P_0000015ab6755bf0 .param/l "i" 0 5 28, +C4<0111>;
S_0000015ab68cb280 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000015ab68cb730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a68c40 .functor NOT 1, L_0000015ab6a738d0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a68bd0 .functor AND 1, L_0000015ab6a68c40, L_0000015ab6a73970, C4<1>, C4<1>;
L_0000015ab6a67b30 .functor NOT 1, L_0000015ab6a738d0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a68cb0 .functor AND 1, L_0000015ab6a67b30, L_0000015ab6a73a10, C4<1>, C4<1>;
L_0000015ab6a68ee0 .functor OR 1, L_0000015ab6a68bd0, L_0000015ab6a68cb0, C4<0>, C4<0>;
L_0000015ab6a68fc0 .functor AND 1, L_0000015ab6a73970, L_0000015ab6a73a10, C4<1>, C4<1>;
L_0000015ab6a68d20 .functor OR 1, L_0000015ab6a68ee0, L_0000015ab6a68fc0, C4<0>, C4<0>;
L_0000015ab6a68d90 .functor XOR 1, L_0000015ab6a738d0, L_0000015ab6a73970, C4<0>, C4<0>;
L_0000015ab6a68e00 .functor XOR 1, L_0000015ab6a68d90, L_0000015ab6a73a10, C4<0>, C4<0>;
v0000015ab68b99b0_0 .net "Debe", 0 0, L_0000015ab6a68d20;  1 drivers
v0000015ab68b8290_0 .net "Din", 0 0, L_0000015ab6a73a10;  1 drivers
v0000015ab68b7ed0_0 .net "Dout", 0 0, L_0000015ab6a68e00;  1 drivers
v0000015ab68b8330_0 .net "Ri", 0 0, L_0000015ab6a73970;  1 drivers
v0000015ab68b83d0_0 .net "Si", 0 0, L_0000015ab6a738d0;  1 drivers
v0000015ab68b86f0_0 .net *"_ivl_0", 0 0, L_0000015ab6a68c40;  1 drivers
v0000015ab68b9c30_0 .net *"_ivl_10", 0 0, L_0000015ab6a68fc0;  1 drivers
v0000015ab68b9ff0_0 .net *"_ivl_14", 0 0, L_0000015ab6a68d90;  1 drivers
v0000015ab68b9cd0_0 .net *"_ivl_2", 0 0, L_0000015ab6a68bd0;  1 drivers
v0000015ab68b9d70_0 .net *"_ivl_4", 0 0, L_0000015ab6a67b30;  1 drivers
v0000015ab68b88d0_0 .net *"_ivl_6", 0 0, L_0000015ab6a68cb0;  1 drivers
v0000015ab68bbb70_0 .net *"_ivl_8", 0 0, L_0000015ab6a68ee0;  1 drivers
S_0000015ab68cbf00 .scope module, "sm" "SumMantisa" 5 299, 5 81 0, S_0000015ab683db10;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "S";
    .port_info 1 /INPUT 24 "R";
    .port_info 2 /INPUT 1 "guard_S";
    .port_info 3 /INPUT 1 "guard_R";
    .port_info 4 /INPUT 8 "ExpIn";
    .port_info 5 /OUTPUT 8 "ExpOut";
    .port_info 6 /OUTPUT 23 "F";
    .port_info 7 /INPUT 1 "sticky_for_round";
P_0000015ab683dca0 .param/l "BS" 0 5 81, +C4<00000000000000000000000000011111>;
P_0000015ab683dcd8 .param/l "EBS" 0 5 81, +C4<00000000000000000000000000000111>;
P_0000015ab683dd10 .param/l "MBS" 0 5 81, +C4<00000000000000000000000000010110>;
L_0000015ab6a5bab0 .functor BUFZ 23, L_0000015ab6952200, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_0000015ab6a5c0d0 .functor BUFZ 8, L_0000015ab69540a0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000015ab68a6ef0_0 .net "A", 24 0, L_0000015ab6954500;  1 drivers
v0000015ab68a6950_0 .net "B", 24 0, L_0000015ab69546e0;  1 drivers
v0000015ab68a7030_0 .net "C", 25 0, L_0000015ab6952de0;  1 drivers
v0000015ab68a7c10_0 .net "ExpIn", 7 0, L_0000015ab696f940;  alias, 1 drivers
v0000015ab68a69f0_0 .net "ExpOut", 7 0, L_0000015ab6a5c0d0;  alias, 1 drivers
v0000015ab68a8610_0 .net "F", 22 0, L_0000015ab6a5bab0;  alias, 1 drivers
v0000015ab68a8390_0 .net "R", 23 0, L_0000015ab696e180;  alias, 1 drivers
v0000015ab68a6c70_0 .net "S", 23 0, L_0000015ab696f4e0;  alias, 1 drivers
L_0000015ab69cea90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015ab68a6a90_0 .net/2u *"_ivl_183", 0 0, L_0000015ab69cea90;  1 drivers
v0000015ab68a6d10_0 .net *"_ivl_188", 22 0, L_0000015ab6953240;  1 drivers
v0000015ab68a7cb0_0 .net *"_ivl_190", 0 0, L_0000015ab6953a60;  1 drivers
v0000015ab68a8430_0 .net *"_ivl_192", 0 0, L_0000015ab6952b60;  1 drivers
L_0000015ab69cead8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000015ab68a73f0_0 .net/2u *"_ivl_193", 1 0, L_0000015ab69cead8;  1 drivers
v0000015ab68a6b30_0 .net *"_ivl_195", 27 0, L_0000015ab6953920;  1 drivers
v0000015ab68a8cf0_0 .net *"_ivl_197", 30 0, L_0000015ab6953100;  1 drivers
L_0000015ab69ceb20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000015ab68a7f30_0 .net *"_ivl_200", 2 0, L_0000015ab69ceb20;  1 drivers
v0000015ab68a6db0_0 .net *"_ivl_202", 22 0, L_0000015ab6953880;  1 drivers
v0000015ab68a7490_0 .net *"_ivl_204", 0 0, L_0000015ab6953ba0;  1 drivers
L_0000015ab69ceb68 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000015ab68a6f90_0 .net/2u *"_ivl_205", 2 0, L_0000015ab69ceb68;  1 drivers
v0000015ab68a8070_0 .net *"_ivl_207", 27 0, L_0000015ab69539c0;  1 drivers
v0000015ab68a7d50_0 .net *"_ivl_209", 30 0, L_0000015ab6952e80;  1 drivers
L_0000015ab69cebb0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000015ab68a89d0_0 .net *"_ivl_212", 2 0, L_0000015ab69cebb0;  1 drivers
L_0000015ab69cebf8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000015ab68a7530_0 .net/2u *"_ivl_215", 7 0, L_0000015ab69cebf8;  1 drivers
v0000015ab68a86b0_0 .net *"_ivl_217", 7 0, L_0000015ab69531a0;  1 drivers
v0000015ab68a75d0_0 .net "carry", 0 0, L_0000015ab6952660;  1 drivers
v0000015ab68a7850_0 .net "exp_for_round", 7 0, L_0000015ab6952700;  1 drivers
v0000015ab68a70d0_0 .net "exp_rounded", 7 0, L_0000015ab69540a0;  1 drivers
v0000015ab68a7e90_0 .net "frac_rounded", 22 0, L_0000015ab6952200;  1 drivers
v0000015ab68a7fd0_0 .net "guard_R", 0 0, L_0000015ab696d8c0;  alias, 1 drivers
v0000015ab68a7990_0 .net "guard_S", 0 0, L_0000015ab696f760;  alias, 1 drivers
v0000015ab68a8110_0 .net "ms_for_round", 30 0, L_0000015ab6953b00;  1 drivers
v0000015ab68a7a30_0 .net "sticky_for_round", 0 0, L_0000015ab6a28a40;  alias, 1 drivers
v0000015ab68a7350_0 .net "sum_bits", 24 0, L_0000015ab69536a0;  1 drivers
L_0000015ab696e860 .part L_0000015ab6954500, 0, 1;
L_0000015ab696fa80 .part L_0000015ab69546e0, 0, 1;
L_0000015ab696eb80 .part L_0000015ab6952de0, 0, 1;
L_0000015ab696ec20 .part L_0000015ab6954500, 1, 1;
L_0000015ab696f260 .part L_0000015ab69546e0, 1, 1;
L_0000015ab696fb20 .part L_0000015ab6952de0, 1, 1;
L_0000015ab696e900 .part L_0000015ab6954500, 2, 1;
L_0000015ab696dbe0 .part L_0000015ab69546e0, 2, 1;
L_0000015ab696f120 .part L_0000015ab6952de0, 2, 1;
L_0000015ab696e9a0 .part L_0000015ab6954500, 3, 1;
L_0000015ab696eae0 .part L_0000015ab69546e0, 3, 1;
L_0000015ab696f440 .part L_0000015ab6952de0, 3, 1;
L_0000015ab696f620 .part L_0000015ab6954500, 4, 1;
L_0000015ab696f6c0 .part L_0000015ab69546e0, 4, 1;
L_0000015ab6971920 .part L_0000015ab6952de0, 4, 1;
L_0000015ab6970660 .part L_0000015ab6954500, 5, 1;
L_0000015ab69716a0 .part L_0000015ab69546e0, 5, 1;
L_0000015ab6970a20 .part L_0000015ab6952de0, 5, 1;
L_0000015ab69719c0 .part L_0000015ab6954500, 6, 1;
L_0000015ab6971740 .part L_0000015ab69546e0, 6, 1;
L_0000015ab69702a0 .part L_0000015ab6952de0, 6, 1;
L_0000015ab6970480 .part L_0000015ab6954500, 7, 1;
L_0000015ab6970980 .part L_0000015ab69546e0, 7, 1;
L_0000015ab6971600 .part L_0000015ab6952de0, 7, 1;
L_0000015ab69711a0 .part L_0000015ab6954500, 8, 1;
L_0000015ab6971060 .part L_0000015ab69546e0, 8, 1;
L_0000015ab6970e80 .part L_0000015ab6952de0, 8, 1;
L_0000015ab6971380 .part L_0000015ab6954500, 9, 1;
L_0000015ab69717e0 .part L_0000015ab69546e0, 9, 1;
L_0000015ab6970700 .part L_0000015ab6952de0, 9, 1;
L_0000015ab6971100 .part L_0000015ab6954500, 10, 1;
L_0000015ab6971ec0 .part L_0000015ab69546e0, 10, 1;
L_0000015ab6971560 .part L_0000015ab6952de0, 10, 1;
L_0000015ab6970ac0 .part L_0000015ab6954500, 11, 1;
L_0000015ab6970520 .part L_0000015ab69546e0, 11, 1;
L_0000015ab6971ce0 .part L_0000015ab6952de0, 11, 1;
L_0000015ab6971420 .part L_0000015ab6954500, 12, 1;
L_0000015ab6971b00 .part L_0000015ab69546e0, 12, 1;
L_0000015ab69703e0 .part L_0000015ab6952de0, 12, 1;
L_0000015ab69705c0 .part L_0000015ab6954500, 13, 1;
L_0000015ab69707a0 .part L_0000015ab69546e0, 13, 1;
L_0000015ab6971a60 .part L_0000015ab6952de0, 13, 1;
L_0000015ab6970160 .part L_0000015ab6954500, 14, 1;
L_0000015ab69714c0 .part L_0000015ab69546e0, 14, 1;
L_0000015ab6971d80 .part L_0000015ab6952de0, 14, 1;
L_0000015ab6970b60 .part L_0000015ab6954500, 15, 1;
L_0000015ab6970fc0 .part L_0000015ab69546e0, 15, 1;
L_0000015ab6970c00 .part L_0000015ab6952de0, 15, 1;
L_0000015ab6971ba0 .part L_0000015ab6954500, 16, 1;
L_0000015ab6971e20 .part L_0000015ab69546e0, 16, 1;
L_0000015ab6970ca0 .part L_0000015ab6952de0, 16, 1;
L_0000015ab6970d40 .part L_0000015ab6954500, 17, 1;
L_0000015ab6970840 .part L_0000015ab69546e0, 17, 1;
L_0000015ab6970f20 .part L_0000015ab6952de0, 17, 1;
L_0000015ab6971c40 .part L_0000015ab6954500, 18, 1;
L_0000015ab6971f60 .part L_0000015ab69546e0, 18, 1;
L_0000015ab6970de0 .part L_0000015ab6952de0, 18, 1;
L_0000015ab69700c0 .part L_0000015ab6954500, 19, 1;
L_0000015ab69708e0 .part L_0000015ab69546e0, 19, 1;
L_0000015ab6970200 .part L_0000015ab6952de0, 19, 1;
L_0000015ab6971240 .part L_0000015ab6954500, 20, 1;
L_0000015ab6970340 .part L_0000015ab69546e0, 20, 1;
L_0000015ab69712e0 .part L_0000015ab6952de0, 20, 1;
L_0000015ab6971880 .part L_0000015ab6954500, 21, 1;
L_0000015ab6954640 .part L_0000015ab69546e0, 21, 1;
L_0000015ab6952c00 .part L_0000015ab6952de0, 21, 1;
L_0000015ab6954140 .part L_0000015ab6954500, 22, 1;
L_0000015ab6953d80 .part L_0000015ab69546e0, 22, 1;
L_0000015ab6952d40 .part L_0000015ab6952de0, 22, 1;
L_0000015ab69534c0 .part L_0000015ab6954500, 23, 1;
L_0000015ab6952520 .part L_0000015ab69546e0, 23, 1;
L_0000015ab6954780 .part L_0000015ab6952de0, 23, 1;
L_0000015ab69528e0 .part L_0000015ab6954500, 24, 1;
L_0000015ab69525c0 .part L_0000015ab69546e0, 24, 1;
L_0000015ab6952ca0 .part L_0000015ab6952de0, 24, 1;
LS_0000015ab69536a0_0_0 .concat8 [ 1 1 1 1], L_0000015ab6a2b210, L_0000015ab6a2a480, L_0000015ab6a2a090, L_0000015ab6a2aa30;
LS_0000015ab69536a0_0_4 .concat8 [ 1 1 1 1], L_0000015ab6a2a250, L_0000015ab6a2b3d0, L_0000015ab6a2b440, L_0000015ab6a2afe0;
LS_0000015ab69536a0_0_8 .concat8 [ 1 1 1 1], L_0000015ab6a2cb70, L_0000015ab6a2c2b0, L_0000015ab6a2c1d0, L_0000015ab6a2b670;
LS_0000015ab69536a0_0_12 .concat8 [ 1 1 1 1], L_0000015ab6a2c630, L_0000015ab6a2c0f0, L_0000015ab6a2cfd0, L_0000015ab6a2d040;
LS_0000015ab69536a0_0_16 .concat8 [ 1 1 1 1], L_0000015ab6a2ca20, L_0000015ab6a2d190, L_0000015ab6a2d200, L_0000015ab6a2dcf0;
LS_0000015ab69536a0_0_20 .concat8 [ 1 1 1 1], L_0000015ab6a2d270, L_0000015ab6a2d0b0, L_0000015ab6a5b960, L_0000015ab6a5bc70;
LS_0000015ab69536a0_0_24 .concat8 [ 1 0 0 0], L_0000015ab6a5c140;
LS_0000015ab69536a0_1_0 .concat8 [ 4 4 4 4], LS_0000015ab69536a0_0_0, LS_0000015ab69536a0_0_4, LS_0000015ab69536a0_0_8, LS_0000015ab69536a0_0_12;
LS_0000015ab69536a0_1_4 .concat8 [ 4 4 1 0], LS_0000015ab69536a0_0_16, LS_0000015ab69536a0_0_20, LS_0000015ab69536a0_0_24;
L_0000015ab69536a0 .concat8 [ 16 9 0 0], LS_0000015ab69536a0_1_0, LS_0000015ab69536a0_1_4;
L_0000015ab6954500 .concat [ 1 24 0 0], L_0000015ab696f760, L_0000015ab696f4e0;
L_0000015ab69546e0 .concat [ 1 24 0 0], L_0000015ab696d8c0, L_0000015ab696e180;
LS_0000015ab6952de0_0_0 .concat8 [ 1 1 1 1], L_0000015ab69cea90, L_0000015ab6a2a3a0, L_0000015ab6a2b360, L_0000015ab6a298b0;
LS_0000015ab6952de0_0_4 .concat8 [ 1 1 1 1], L_0000015ab6a2a560, L_0000015ab6a2a6b0, L_0000015ab6a2ac60, L_0000015ab6a2adb0;
LS_0000015ab6952de0_0_8 .concat8 [ 1 1 1 1], L_0000015ab6a2a170, L_0000015ab6a2bfa0, L_0000015ab6a2c080, L_0000015ab6a2b910;
LS_0000015ab6952de0_0_12 .concat8 [ 1 1 1 1], L_0000015ab6a2bd00, L_0000015ab6a2cd30, L_0000015ab6a2b4b0, L_0000015ab6a2c780;
LS_0000015ab6952de0_0_16 .concat8 [ 1 1 1 1], L_0000015ab6a2cef0, L_0000015ab6a2b830, L_0000015ab6a2b520, L_0000015ab6a2d580;
LS_0000015ab6952de0_0_20 .concat8 [ 1 1 1 1], L_0000015ab6a2dc80, L_0000015ab6a2d890, L_0000015ab6a2d970, L_0000015ab6a2da50;
LS_0000015ab6952de0_0_24 .concat8 [ 1 1 0 0], L_0000015ab6a5b110, L_0000015ab6a5bb20;
LS_0000015ab6952de0_1_0 .concat8 [ 4 4 4 4], LS_0000015ab6952de0_0_0, LS_0000015ab6952de0_0_4, LS_0000015ab6952de0_0_8, LS_0000015ab6952de0_0_12;
LS_0000015ab6952de0_1_4 .concat8 [ 4 4 2 0], LS_0000015ab6952de0_0_16, LS_0000015ab6952de0_0_20, LS_0000015ab6952de0_0_24;
L_0000015ab6952de0 .concat8 [ 16 10 0 0], LS_0000015ab6952de0_1_0, LS_0000015ab6952de0_1_4;
L_0000015ab6952660 .part L_0000015ab6952de0, 25, 1;
L_0000015ab6953240 .part L_0000015ab69536a0, 2, 23;
L_0000015ab6953a60 .part L_0000015ab69536a0, 1, 1;
L_0000015ab6952b60 .part L_0000015ab69536a0, 0, 1;
LS_0000015ab6953920_0_0 .concat [ 1 2 1 1], L_0000015ab6a28a40, L_0000015ab69cead8, L_0000015ab6952b60, L_0000015ab6953a60;
LS_0000015ab6953920_0_4 .concat [ 23 0 0 0], L_0000015ab6953240;
L_0000015ab6953920 .concat [ 5 23 0 0], LS_0000015ab6953920_0_0, LS_0000015ab6953920_0_4;
L_0000015ab6953100 .concat [ 28 3 0 0], L_0000015ab6953920, L_0000015ab69ceb20;
L_0000015ab6953880 .part L_0000015ab69536a0, 1, 23;
L_0000015ab6953ba0 .part L_0000015ab69536a0, 0, 1;
L_0000015ab69539c0 .concat [ 1 3 1 23], L_0000015ab6a28a40, L_0000015ab69ceb68, L_0000015ab6953ba0, L_0000015ab6953880;
L_0000015ab6952e80 .concat [ 28 3 0 0], L_0000015ab69539c0, L_0000015ab69cebb0;
L_0000015ab6953b00 .functor MUXZ 31, L_0000015ab6952e80, L_0000015ab6953100, L_0000015ab6952660, C4<>;
L_0000015ab69531a0 .arith/sum 8, L_0000015ab696f940, L_0000015ab69cebf8;
L_0000015ab6952700 .functor MUXZ 8, L_0000015ab696f940, L_0000015ab69531a0, L_0000015ab6952660, C4<>;
L_0000015ab6953060 .part L_0000015ab6953b00, 0, 28;
S_0000015ab68cc090 .scope generate, "genblk1[0]" "genblk1[0]" 5 102, 5 102 0, S_0000015ab68cbf00;
 .timescale -9 -12;
P_0000015ab6753f30 .param/l "i" 0 5 102, +C4<00>;
S_0000015ab68cc220 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000015ab68cc090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a29e60 .functor AND 1, L_0000015ab696e860, L_0000015ab696fa80, C4<1>, C4<1>;
L_0000015ab6a2a800 .functor AND 1, L_0000015ab696fa80, L_0000015ab696eb80, C4<1>, C4<1>;
L_0000015ab6a29d80 .functor OR 1, L_0000015ab6a29e60, L_0000015ab6a2a800, C4<0>, C4<0>;
L_0000015ab6a2a870 .functor AND 1, L_0000015ab696e860, L_0000015ab696eb80, C4<1>, C4<1>;
L_0000015ab6a2a3a0 .functor OR 1, L_0000015ab6a29d80, L_0000015ab6a2a870, C4<0>, C4<0>;
L_0000015ab6a2abf0 .functor XOR 1, L_0000015ab696e860, L_0000015ab696fa80, C4<0>, C4<0>;
L_0000015ab6a2b210 .functor XOR 1, L_0000015ab6a2abf0, L_0000015ab696eb80, C4<0>, C4<0>;
v0000015ab68bc110_0 .net "Debe", 0 0, L_0000015ab6a2a3a0;  1 drivers
v0000015ab68bc2f0_0 .net "Din", 0 0, L_0000015ab696eb80;  1 drivers
v0000015ab68bba30_0 .net "Dout", 0 0, L_0000015ab6a2b210;  1 drivers
v0000015ab68bcbb0_0 .net "Ri", 0 0, L_0000015ab696fa80;  1 drivers
v0000015ab68bbd50_0 .net "Si", 0 0, L_0000015ab696e860;  1 drivers
v0000015ab68bc4d0_0 .net *"_ivl_0", 0 0, L_0000015ab6a29e60;  1 drivers
v0000015ab68bc1b0_0 .net *"_ivl_10", 0 0, L_0000015ab6a2abf0;  1 drivers
v0000015ab68bc250_0 .net *"_ivl_2", 0 0, L_0000015ab6a2a800;  1 drivers
v0000015ab68bc390_0 .net *"_ivl_4", 0 0, L_0000015ab6a29d80;  1 drivers
v0000015ab68bc570_0 .net *"_ivl_6", 0 0, L_0000015ab6a2a870;  1 drivers
S_0000015ab68cac40 .scope generate, "genblk1[1]" "genblk1[1]" 5 102, 5 102 0, S_0000015ab68cbf00;
 .timescale -9 -12;
P_0000015ab67566b0 .param/l "i" 0 5 102, +C4<01>;
S_0000015ab68ca790 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000015ab68cac40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a2af00 .functor AND 1, L_0000015ab696ec20, L_0000015ab696f260, C4<1>, C4<1>;
L_0000015ab6a2a410 .functor AND 1, L_0000015ab696f260, L_0000015ab696fb20, C4<1>, C4<1>;
L_0000015ab6a2b280 .functor OR 1, L_0000015ab6a2af00, L_0000015ab6a2a410, C4<0>, C4<0>;
L_0000015ab6a2a4f0 .functor AND 1, L_0000015ab696ec20, L_0000015ab696fb20, C4<1>, C4<1>;
L_0000015ab6a2b360 .functor OR 1, L_0000015ab6a2b280, L_0000015ab6a2a4f0, C4<0>, C4<0>;
L_0000015ab6a2aaa0 .functor XOR 1, L_0000015ab696ec20, L_0000015ab696f260, C4<0>, C4<0>;
L_0000015ab6a2a480 .functor XOR 1, L_0000015ab6a2aaa0, L_0000015ab696fb20, C4<0>, C4<0>;
v0000015ab68bcc50_0 .net "Debe", 0 0, L_0000015ab6a2b360;  1 drivers
v0000015ab68bccf0_0 .net "Din", 0 0, L_0000015ab696fb20;  1 drivers
v0000015ab68bcd90_0 .net "Dout", 0 0, L_0000015ab6a2a480;  1 drivers
v0000015ab68be370_0 .net "Ri", 0 0, L_0000015ab696f260;  1 drivers
v0000015ab68beb90_0 .net "Si", 0 0, L_0000015ab696ec20;  1 drivers
v0000015ab68bd470_0 .net *"_ivl_0", 0 0, L_0000015ab6a2af00;  1 drivers
v0000015ab68bd150_0 .net *"_ivl_10", 0 0, L_0000015ab6a2aaa0;  1 drivers
v0000015ab68bd830_0 .net *"_ivl_2", 0 0, L_0000015ab6a2a410;  1 drivers
v0000015ab68be410_0 .net *"_ivl_4", 0 0, L_0000015ab6a2b280;  1 drivers
v0000015ab68beaf0_0 .net *"_ivl_6", 0 0, L_0000015ab6a2a4f0;  1 drivers
S_0000015ab68cc3b0 .scope generate, "genblk1[2]" "genblk1[2]" 5 102, 5 102 0, S_0000015ab68cbf00;
 .timescale -9 -12;
P_0000015ab6756930 .param/l "i" 0 5 102, +C4<010>;
S_0000015ab68cadd0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000015ab68cc3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a2b1a0 .functor AND 1, L_0000015ab696e900, L_0000015ab696dbe0, C4<1>, C4<1>;
L_0000015ab6a2a720 .functor AND 1, L_0000015ab696dbe0, L_0000015ab696f120, C4<1>, C4<1>;
L_0000015ab6a2a020 .functor OR 1, L_0000015ab6a2b1a0, L_0000015ab6a2a720, C4<0>, C4<0>;
L_0000015ab6a29d10 .functor AND 1, L_0000015ab696e900, L_0000015ab696f120, C4<1>, C4<1>;
L_0000015ab6a298b0 .functor OR 1, L_0000015ab6a2a020, L_0000015ab6a29d10, C4<0>, C4<0>;
L_0000015ab6a29ed0 .functor XOR 1, L_0000015ab696e900, L_0000015ab696dbe0, C4<0>, C4<0>;
L_0000015ab6a2a090 .functor XOR 1, L_0000015ab6a29ed0, L_0000015ab696f120, C4<0>, C4<0>;
v0000015ab68bd790_0 .net "Debe", 0 0, L_0000015ab6a298b0;  1 drivers
v0000015ab68be870_0 .net "Din", 0 0, L_0000015ab696f120;  1 drivers
v0000015ab68be2d0_0 .net "Dout", 0 0, L_0000015ab6a2a090;  1 drivers
v0000015ab68bf090_0 .net "Ri", 0 0, L_0000015ab696dbe0;  1 drivers
v0000015ab68be4b0_0 .net "Si", 0 0, L_0000015ab696e900;  1 drivers
v0000015ab68bd1f0_0 .net *"_ivl_0", 0 0, L_0000015ab6a2b1a0;  1 drivers
v0000015ab68bea50_0 .net *"_ivl_10", 0 0, L_0000015ab6a29ed0;  1 drivers
v0000015ab68be050_0 .net *"_ivl_2", 0 0, L_0000015ab6a2a720;  1 drivers
v0000015ab68bd330_0 .net *"_ivl_4", 0 0, L_0000015ab6a2a020;  1 drivers
v0000015ab68bd650_0 .net *"_ivl_6", 0 0, L_0000015ab6a29d10;  1 drivers
S_0000015ab68ca600 .scope generate, "genblk1[3]" "genblk1[3]" 5 102, 5 102 0, S_0000015ab68cbf00;
 .timescale -9 -12;
P_0000015ab6756e70 .param/l "i" 0 5 102, +C4<011>;
S_0000015ab68caab0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000015ab68ca600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a2a790 .functor AND 1, L_0000015ab696e9a0, L_0000015ab696eae0, C4<1>, C4<1>;
L_0000015ab6a2ad40 .functor AND 1, L_0000015ab696eae0, L_0000015ab696f440, C4<1>, C4<1>;
L_0000015ab6a29ae0 .functor OR 1, L_0000015ab6a2a790, L_0000015ab6a2ad40, C4<0>, C4<0>;
L_0000015ab6a2a8e0 .functor AND 1, L_0000015ab696e9a0, L_0000015ab696f440, C4<1>, C4<1>;
L_0000015ab6a2a560 .functor OR 1, L_0000015ab6a29ae0, L_0000015ab6a2a8e0, C4<0>, C4<0>;
L_0000015ab6a2a5d0 .functor XOR 1, L_0000015ab696e9a0, L_0000015ab696eae0, C4<0>, C4<0>;
L_0000015ab6a2aa30 .functor XOR 1, L_0000015ab6a2a5d0, L_0000015ab696f440, C4<0>, C4<0>;
v0000015ab68bdf10_0 .net "Debe", 0 0, L_0000015ab6a2a560;  1 drivers
v0000015ab68bdab0_0 .net "Din", 0 0, L_0000015ab696f440;  1 drivers
v0000015ab68bd3d0_0 .net "Dout", 0 0, L_0000015ab6a2aa30;  1 drivers
v0000015ab68bcf70_0 .net "Ri", 0 0, L_0000015ab696eae0;  1 drivers
v0000015ab68bd010_0 .net "Si", 0 0, L_0000015ab696e9a0;  1 drivers
v0000015ab68bf130_0 .net *"_ivl_0", 0 0, L_0000015ab6a2a790;  1 drivers
v0000015ab68bd0b0_0 .net *"_ivl_10", 0 0, L_0000015ab6a2a5d0;  1 drivers
v0000015ab68be550_0 .net *"_ivl_2", 0 0, L_0000015ab6a2ad40;  1 drivers
v0000015ab68be0f0_0 .net *"_ivl_4", 0 0, L_0000015ab6a29ae0;  1 drivers
v0000015ab68bdfb0_0 .net *"_ivl_6", 0 0, L_0000015ab6a2a8e0;  1 drivers
S_0000015ab68ca920 .scope generate, "genblk1[4]" "genblk1[4]" 5 102, 5 102 0, S_0000015ab68cbf00;
 .timescale -9 -12;
P_0000015ab6756f70 .param/l "i" 0 5 102, +C4<0100>;
S_0000015ab68cb410 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000015ab68ca920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a29df0 .functor AND 1, L_0000015ab696f620, L_0000015ab696f6c0, C4<1>, C4<1>;
L_0000015ab6a2a640 .functor AND 1, L_0000015ab696f6c0, L_0000015ab6971920, C4<1>, C4<1>;
L_0000015ab6a29920 .functor OR 1, L_0000015ab6a29df0, L_0000015ab6a2a640, C4<0>, C4<0>;
L_0000015ab6a2a9c0 .functor AND 1, L_0000015ab696f620, L_0000015ab6971920, C4<1>, C4<1>;
L_0000015ab6a2a6b0 .functor OR 1, L_0000015ab6a29920, L_0000015ab6a2a9c0, C4<0>, C4<0>;
L_0000015ab6a2a330 .functor XOR 1, L_0000015ab696f620, L_0000015ab696f6c0, C4<0>, C4<0>;
L_0000015ab6a2a250 .functor XOR 1, L_0000015ab6a2a330, L_0000015ab6971920, C4<0>, C4<0>;
v0000015ab68bced0_0 .net "Debe", 0 0, L_0000015ab6a2a6b0;  1 drivers
v0000015ab68bec30_0 .net "Din", 0 0, L_0000015ab6971920;  1 drivers
v0000015ab68bd970_0 .net "Dout", 0 0, L_0000015ab6a2a250;  1 drivers
v0000015ab68bdb50_0 .net "Ri", 0 0, L_0000015ab696f6c0;  1 drivers
v0000015ab68be190_0 .net "Si", 0 0, L_0000015ab696f620;  1 drivers
v0000015ab68bd510_0 .net *"_ivl_0", 0 0, L_0000015ab6a29df0;  1 drivers
v0000015ab68becd0_0 .net *"_ivl_10", 0 0, L_0000015ab6a2a330;  1 drivers
v0000015ab68be5f0_0 .net *"_ivl_2", 0 0, L_0000015ab6a2a640;  1 drivers
v0000015ab68be230_0 .net *"_ivl_4", 0 0, L_0000015ab6a29920;  1 drivers
v0000015ab68bdc90_0 .net *"_ivl_6", 0 0, L_0000015ab6a2a9c0;  1 drivers
S_0000015ab68cd420 .scope generate, "genblk1[5]" "genblk1[5]" 5 102, 5 102 0, S_0000015ab68cbf00;
 .timescale -9 -12;
P_0000015ab6756970 .param/l "i" 0 5 102, +C4<0101>;
S_0000015ab68cdf10 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000015ab68cd420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a2ab10 .functor AND 1, L_0000015ab6970660, L_0000015ab69716a0, C4<1>, C4<1>;
L_0000015ab6a2b2f0 .functor AND 1, L_0000015ab69716a0, L_0000015ab6970a20, C4<1>, C4<1>;
L_0000015ab6a29a00 .functor OR 1, L_0000015ab6a2ab10, L_0000015ab6a2b2f0, C4<0>, C4<0>;
L_0000015ab6a2a950 .functor AND 1, L_0000015ab6970660, L_0000015ab6970a20, C4<1>, C4<1>;
L_0000015ab6a2ac60 .functor OR 1, L_0000015ab6a29a00, L_0000015ab6a2a950, C4<0>, C4<0>;
L_0000015ab6a2ab80 .functor XOR 1, L_0000015ab6970660, L_0000015ab69716a0, C4<0>, C4<0>;
L_0000015ab6a2b3d0 .functor XOR 1, L_0000015ab6a2ab80, L_0000015ab6970a20, C4<0>, C4<0>;
v0000015ab68bd5b0_0 .net "Debe", 0 0, L_0000015ab6a2ac60;  1 drivers
v0000015ab68bf270_0 .net "Din", 0 0, L_0000015ab6970a20;  1 drivers
v0000015ab68bf450_0 .net "Dout", 0 0, L_0000015ab6a2b3d0;  1 drivers
v0000015ab68bde70_0 .net "Ri", 0 0, L_0000015ab69716a0;  1 drivers
v0000015ab68bf1d0_0 .net "Si", 0 0, L_0000015ab6970660;  1 drivers
v0000015ab68bf4f0_0 .net *"_ivl_0", 0 0, L_0000015ab6a2ab10;  1 drivers
v0000015ab68bf590_0 .net *"_ivl_10", 0 0, L_0000015ab6a2ab80;  1 drivers
v0000015ab68bd6f0_0 .net *"_ivl_2", 0 0, L_0000015ab6a2b2f0;  1 drivers
v0000015ab68be690_0 .net *"_ivl_4", 0 0, L_0000015ab6a29a00;  1 drivers
v0000015ab68bd8d0_0 .net *"_ivl_6", 0 0, L_0000015ab6a2a950;  1 drivers
S_0000015ab68cdbf0 .scope generate, "genblk1[6]" "genblk1[6]" 5 102, 5 102 0, S_0000015ab68cbf00;
 .timescale -9 -12;
P_0000015ab6756270 .param/l "i" 0 5 102, +C4<0110>;
S_0000015ab68cd5b0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000015ab68cdbf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a29b50 .functor AND 1, L_0000015ab69719c0, L_0000015ab6971740, C4<1>, C4<1>;
L_0000015ab6a2acd0 .functor AND 1, L_0000015ab6971740, L_0000015ab69702a0, C4<1>, C4<1>;
L_0000015ab6a2b130 .functor OR 1, L_0000015ab6a29b50, L_0000015ab6a2acd0, C4<0>, C4<0>;
L_0000015ab6a29fb0 .functor AND 1, L_0000015ab69719c0, L_0000015ab69702a0, C4<1>, C4<1>;
L_0000015ab6a2adb0 .functor OR 1, L_0000015ab6a2b130, L_0000015ab6a29fb0, C4<0>, C4<0>;
L_0000015ab6a2a100 .functor XOR 1, L_0000015ab69719c0, L_0000015ab6971740, C4<0>, C4<0>;
L_0000015ab6a2b440 .functor XOR 1, L_0000015ab6a2a100, L_0000015ab69702a0, C4<0>, C4<0>;
v0000015ab68be730_0 .net "Debe", 0 0, L_0000015ab6a2adb0;  1 drivers
v0000015ab68be7d0_0 .net "Din", 0 0, L_0000015ab69702a0;  1 drivers
v0000015ab68bed70_0 .net "Dout", 0 0, L_0000015ab6a2b440;  1 drivers
v0000015ab68bf310_0 .net "Ri", 0 0, L_0000015ab6971740;  1 drivers
v0000015ab68bda10_0 .net "Si", 0 0, L_0000015ab69719c0;  1 drivers
v0000015ab68bd290_0 .net *"_ivl_0", 0 0, L_0000015ab6a29b50;  1 drivers
v0000015ab68bdbf0_0 .net *"_ivl_10", 0 0, L_0000015ab6a2a100;  1 drivers
v0000015ab68be910_0 .net *"_ivl_2", 0 0, L_0000015ab6a2acd0;  1 drivers
v0000015ab68bdd30_0 .net *"_ivl_4", 0 0, L_0000015ab6a2b130;  1 drivers
v0000015ab68bf3b0_0 .net *"_ivl_6", 0 0, L_0000015ab6a29fb0;  1 drivers
S_0000015ab68cc930 .scope generate, "genblk1[7]" "genblk1[7]" 5 102, 5 102 0, S_0000015ab68cbf00;
 .timescale -9 -12;
P_0000015ab67564b0 .param/l "i" 0 5 102, +C4<0111>;
S_0000015ab68cc7a0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000015ab68cc930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a2ae20 .functor AND 1, L_0000015ab6970480, L_0000015ab6970980, C4<1>, C4<1>;
L_0000015ab6a2ae90 .functor AND 1, L_0000015ab6970980, L_0000015ab6971600, C4<1>, C4<1>;
L_0000015ab6a2af70 .functor OR 1, L_0000015ab6a2ae20, L_0000015ab6a2ae90, C4<0>, C4<0>;
L_0000015ab6a29f40 .functor AND 1, L_0000015ab6970480, L_0000015ab6971600, C4<1>, C4<1>;
L_0000015ab6a2a170 .functor OR 1, L_0000015ab6a2af70, L_0000015ab6a29f40, C4<0>, C4<0>;
L_0000015ab6a29990 .functor XOR 1, L_0000015ab6970480, L_0000015ab6970980, C4<0>, C4<0>;
L_0000015ab6a2afe0 .functor XOR 1, L_0000015ab6a29990, L_0000015ab6971600, C4<0>, C4<0>;
v0000015ab68bddd0_0 .net "Debe", 0 0, L_0000015ab6a2a170;  1 drivers
v0000015ab68be9b0_0 .net "Din", 0 0, L_0000015ab6971600;  1 drivers
v0000015ab68bee10_0 .net "Dout", 0 0, L_0000015ab6a2afe0;  1 drivers
v0000015ab68beeb0_0 .net "Ri", 0 0, L_0000015ab6970980;  1 drivers
v0000015ab68bef50_0 .net "Si", 0 0, L_0000015ab6970480;  1 drivers
v0000015ab68beff0_0 .net *"_ivl_0", 0 0, L_0000015ab6a2ae20;  1 drivers
v0000015ab68bce30_0 .net *"_ivl_10", 0 0, L_0000015ab6a29990;  1 drivers
v0000015ab68c1070_0 .net *"_ivl_2", 0 0, L_0000015ab6a2ae90;  1 drivers
v0000015ab68bfd10_0 .net *"_ivl_4", 0 0, L_0000015ab6a2af70;  1 drivers
v0000015ab68bfe50_0 .net *"_ivl_6", 0 0, L_0000015ab6a29f40;  1 drivers
S_0000015ab68cd100 .scope generate, "genblk1[8]" "genblk1[8]" 5 102, 5 102 0, S_0000015ab68cbf00;
 .timescale -9 -12;
P_0000015ab67561b0 .param/l "i" 0 5 102, +C4<01000>;
S_0000015ab68ccac0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000015ab68cd100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a2b050 .functor AND 1, L_0000015ab69711a0, L_0000015ab6971060, C4<1>, C4<1>;
L_0000015ab6a2b0c0 .functor AND 1, L_0000015ab6971060, L_0000015ab6970e80, C4<1>, C4<1>;
L_0000015ab6a29a70 .functor OR 1, L_0000015ab6a2b050, L_0000015ab6a2b0c0, C4<0>, C4<0>;
L_0000015ab6a29c30 .functor AND 1, L_0000015ab69711a0, L_0000015ab6970e80, C4<1>, C4<1>;
L_0000015ab6a2bfa0 .functor OR 1, L_0000015ab6a29a70, L_0000015ab6a29c30, C4<0>, C4<0>;
L_0000015ab6a2b6e0 .functor XOR 1, L_0000015ab69711a0, L_0000015ab6971060, C4<0>, C4<0>;
L_0000015ab6a2cb70 .functor XOR 1, L_0000015ab6a2b6e0, L_0000015ab6970e80, C4<0>, C4<0>;
v0000015ab68bfc70_0 .net "Debe", 0 0, L_0000015ab6a2bfa0;  1 drivers
v0000015ab68bfdb0_0 .net "Din", 0 0, L_0000015ab6970e80;  1 drivers
v0000015ab68c00d0_0 .net "Dout", 0 0, L_0000015ab6a2cb70;  1 drivers
v0000015ab68c05d0_0 .net "Ri", 0 0, L_0000015ab6971060;  1 drivers
v0000015ab68c1890_0 .net "Si", 0 0, L_0000015ab69711a0;  1 drivers
v0000015ab68c0490_0 .net *"_ivl_0", 0 0, L_0000015ab6a2b050;  1 drivers
v0000015ab68c1610_0 .net *"_ivl_10", 0 0, L_0000015ab6a2b6e0;  1 drivers
v0000015ab68c0670_0 .net *"_ivl_2", 0 0, L_0000015ab6a2b0c0;  1 drivers
v0000015ab68c0ad0_0 .net *"_ivl_4", 0 0, L_0000015ab6a29a70;  1 drivers
v0000015ab68bf810_0 .net *"_ivl_6", 0 0, L_0000015ab6a29c30;  1 drivers
S_0000015ab68cd290 .scope generate, "genblk1[9]" "genblk1[9]" 5 102, 5 102 0, S_0000015ab68cbf00;
 .timescale -9 -12;
P_0000015ab6756430 .param/l "i" 0 5 102, +C4<01001>;
S_0000015ab68ce3c0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000015ab68cd290;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a2ccc0 .functor AND 1, L_0000015ab6971380, L_0000015ab69717e0, C4<1>, C4<1>;
L_0000015ab6a2c8d0 .functor AND 1, L_0000015ab69717e0, L_0000015ab6970700, C4<1>, C4<1>;
L_0000015ab6a2c9b0 .functor OR 1, L_0000015ab6a2ccc0, L_0000015ab6a2c8d0, C4<0>, C4<0>;
L_0000015ab6a2bd70 .functor AND 1, L_0000015ab6971380, L_0000015ab6970700, C4<1>, C4<1>;
L_0000015ab6a2c080 .functor OR 1, L_0000015ab6a2c9b0, L_0000015ab6a2bd70, C4<0>, C4<0>;
L_0000015ab6a2bc90 .functor XOR 1, L_0000015ab6971380, L_0000015ab69717e0, C4<0>, C4<0>;
L_0000015ab6a2c2b0 .functor XOR 1, L_0000015ab6a2bc90, L_0000015ab6970700, C4<0>, C4<0>;
v0000015ab68c0850_0 .net "Debe", 0 0, L_0000015ab6a2c080;  1 drivers
v0000015ab68c0210_0 .net "Din", 0 0, L_0000015ab6970700;  1 drivers
v0000015ab68c0170_0 .net "Dout", 0 0, L_0000015ab6a2c2b0;  1 drivers
v0000015ab68c0d50_0 .net "Ri", 0 0, L_0000015ab69717e0;  1 drivers
v0000015ab68c0cb0_0 .net "Si", 0 0, L_0000015ab6971380;  1 drivers
v0000015ab68c1110_0 .net *"_ivl_0", 0 0, L_0000015ab6a2ccc0;  1 drivers
v0000015ab68bfef0_0 .net *"_ivl_10", 0 0, L_0000015ab6a2bc90;  1 drivers
v0000015ab68c0b70_0 .net *"_ivl_2", 0 0, L_0000015ab6a2c8d0;  1 drivers
v0000015ab68c12f0_0 .net *"_ivl_4", 0 0, L_0000015ab6a2c9b0;  1 drivers
v0000015ab68c0e90_0 .net *"_ivl_6", 0 0, L_0000015ab6a2bd70;  1 drivers
S_0000015ab68cd740 .scope generate, "genblk1[10]" "genblk1[10]" 5 102, 5 102 0, S_0000015ab68cbf00;
 .timescale -9 -12;
P_0000015ab67569b0 .param/l "i" 0 5 102, +C4<01010>;
S_0000015ab68ccc50 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000015ab68cd740;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a2ce10 .functor AND 1, L_0000015ab6971100, L_0000015ab6971ec0, C4<1>, C4<1>;
L_0000015ab6a2b600 .functor AND 1, L_0000015ab6971ec0, L_0000015ab6971560, C4<1>, C4<1>;
L_0000015ab6a2b750 .functor OR 1, L_0000015ab6a2ce10, L_0000015ab6a2b600, C4<0>, C4<0>;
L_0000015ab6a2bf30 .functor AND 1, L_0000015ab6971100, L_0000015ab6971560, C4<1>, C4<1>;
L_0000015ab6a2b910 .functor OR 1, L_0000015ab6a2b750, L_0000015ab6a2bf30, C4<0>, C4<0>;
L_0000015ab6a2c160 .functor XOR 1, L_0000015ab6971100, L_0000015ab6971ec0, C4<0>, C4<0>;
L_0000015ab6a2c1d0 .functor XOR 1, L_0000015ab6a2c160, L_0000015ab6971560, C4<0>, C4<0>;
v0000015ab68c11b0_0 .net "Debe", 0 0, L_0000015ab6a2b910;  1 drivers
v0000015ab68c0c10_0 .net "Din", 0 0, L_0000015ab6971560;  1 drivers
v0000015ab68c1930_0 .net "Dout", 0 0, L_0000015ab6a2c1d0;  1 drivers
v0000015ab68c0530_0 .net "Ri", 0 0, L_0000015ab6971ec0;  1 drivers
v0000015ab68bf9f0_0 .net "Si", 0 0, L_0000015ab6971100;  1 drivers
v0000015ab68c1250_0 .net *"_ivl_0", 0 0, L_0000015ab6a2ce10;  1 drivers
v0000015ab68c08f0_0 .net *"_ivl_10", 0 0, L_0000015ab6a2c160;  1 drivers
v0000015ab68bfb30_0 .net *"_ivl_2", 0 0, L_0000015ab6a2b600;  1 drivers
v0000015ab68c0df0_0 .net *"_ivl_4", 0 0, L_0000015ab6a2b750;  1 drivers
v0000015ab68c0350_0 .net *"_ivl_6", 0 0, L_0000015ab6a2bf30;  1 drivers
S_0000015ab68ce0a0 .scope generate, "genblk1[11]" "genblk1[11]" 5 102, 5 102 0, S_0000015ab68cbf00;
 .timescale -9 -12;
P_0000015ab67569f0 .param/l "i" 0 5 102, +C4<01011>;
S_0000015ab68cd8d0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000015ab68ce0a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a2be50 .functor AND 1, L_0000015ab6970ac0, L_0000015ab6970520, C4<1>, C4<1>;
L_0000015ab6a2c010 .functor AND 1, L_0000015ab6970520, L_0000015ab6971ce0, C4<1>, C4<1>;
L_0000015ab6a2c550 .functor OR 1, L_0000015ab6a2be50, L_0000015ab6a2c010, C4<0>, C4<0>;
L_0000015ab6a2cda0 .functor AND 1, L_0000015ab6970ac0, L_0000015ab6971ce0, C4<1>, C4<1>;
L_0000015ab6a2bd00 .functor OR 1, L_0000015ab6a2c550, L_0000015ab6a2cda0, C4<0>, C4<0>;
L_0000015ab6a2c5c0 .functor XOR 1, L_0000015ab6970ac0, L_0000015ab6970520, C4<0>, C4<0>;
L_0000015ab6a2b670 .functor XOR 1, L_0000015ab6a2c5c0, L_0000015ab6971ce0, C4<0>, C4<0>;
v0000015ab68c02b0_0 .net "Debe", 0 0, L_0000015ab6a2bd00;  1 drivers
v0000015ab68bfbd0_0 .net "Din", 0 0, L_0000015ab6971ce0;  1 drivers
v0000015ab68bf770_0 .net "Dout", 0 0, L_0000015ab6a2b670;  1 drivers
v0000015ab68bf6d0_0 .net "Ri", 0 0, L_0000015ab6970520;  1 drivers
v0000015ab68c19d0_0 .net "Si", 0 0, L_0000015ab6970ac0;  1 drivers
v0000015ab68bf8b0_0 .net *"_ivl_0", 0 0, L_0000015ab6a2be50;  1 drivers
v0000015ab68c0f30_0 .net *"_ivl_10", 0 0, L_0000015ab6a2c5c0;  1 drivers
v0000015ab68c0990_0 .net *"_ivl_2", 0 0, L_0000015ab6a2c010;  1 drivers
v0000015ab68bff90_0 .net *"_ivl_4", 0 0, L_0000015ab6a2c550;  1 drivers
v0000015ab68c1390_0 .net *"_ivl_6", 0 0, L_0000015ab6a2cda0;  1 drivers
S_0000015ab68cda60 .scope generate, "genblk1[12]" "genblk1[12]" 5 102, 5 102 0, S_0000015ab68cbf00;
 .timescale -9 -12;
P_0000015ab6756ab0 .param/l "i" 0 5 102, +C4<01100>;
S_0000015ab68ce230 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000015ab68cda60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a2bec0 .functor AND 1, L_0000015ab6971420, L_0000015ab6971b00, C4<1>, C4<1>;
L_0000015ab6a2b7c0 .functor AND 1, L_0000015ab6971b00, L_0000015ab69703e0, C4<1>, C4<1>;
L_0000015ab6a2bde0 .functor OR 1, L_0000015ab6a2bec0, L_0000015ab6a2b7c0, C4<0>, C4<0>;
L_0000015ab6a2bbb0 .functor AND 1, L_0000015ab6971420, L_0000015ab69703e0, C4<1>, C4<1>;
L_0000015ab6a2cd30 .functor OR 1, L_0000015ab6a2bde0, L_0000015ab6a2bbb0, C4<0>, C4<0>;
L_0000015ab6a2c240 .functor XOR 1, L_0000015ab6971420, L_0000015ab6971b00, C4<0>, C4<0>;
L_0000015ab6a2c630 .functor XOR 1, L_0000015ab6a2c240, L_0000015ab69703e0, C4<0>, C4<0>;
v0000015ab68c0a30_0 .net "Debe", 0 0, L_0000015ab6a2cd30;  1 drivers
v0000015ab68c1430_0 .net "Din", 0 0, L_0000015ab69703e0;  1 drivers
v0000015ab68c0fd0_0 .net "Dout", 0 0, L_0000015ab6a2c630;  1 drivers
v0000015ab68c0030_0 .net "Ri", 0 0, L_0000015ab6971b00;  1 drivers
v0000015ab68c14d0_0 .net "Si", 0 0, L_0000015ab6971420;  1 drivers
v0000015ab68c1a70_0 .net *"_ivl_0", 0 0, L_0000015ab6a2bec0;  1 drivers
v0000015ab68c1570_0 .net *"_ivl_10", 0 0, L_0000015ab6a2c240;  1 drivers
v0000015ab68c1b10_0 .net *"_ivl_2", 0 0, L_0000015ab6a2b7c0;  1 drivers
v0000015ab68c03f0_0 .net *"_ivl_4", 0 0, L_0000015ab6a2bde0;  1 drivers
v0000015ab68c1d90_0 .net *"_ivl_6", 0 0, L_0000015ab6a2bbb0;  1 drivers
S_0000015ab68cdd80 .scope generate, "genblk1[13]" "genblk1[13]" 5 102, 5 102 0, S_0000015ab68cbf00;
 .timescale -9 -12;
P_0000015ab6756bb0 .param/l "i" 0 5 102, +C4<01101>;
S_0000015ab68cc610 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000015ab68cdd80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a2ce80 .functor AND 1, L_0000015ab69705c0, L_0000015ab69707a0, C4<1>, C4<1>;
L_0000015ab6a2c320 .functor AND 1, L_0000015ab69707a0, L_0000015ab6971a60, C4<1>, C4<1>;
L_0000015ab6a2bc20 .functor OR 1, L_0000015ab6a2ce80, L_0000015ab6a2c320, C4<0>, C4<0>;
L_0000015ab6a2b8a0 .functor AND 1, L_0000015ab69705c0, L_0000015ab6971a60, C4<1>, C4<1>;
L_0000015ab6a2b4b0 .functor OR 1, L_0000015ab6a2bc20, L_0000015ab6a2b8a0, C4<0>, C4<0>;
L_0000015ab6a2ba60 .functor XOR 1, L_0000015ab69705c0, L_0000015ab69707a0, C4<0>, C4<0>;
L_0000015ab6a2c0f0 .functor XOR 1, L_0000015ab6a2ba60, L_0000015ab6971a60, C4<0>, C4<0>;
v0000015ab68c0710_0 .net "Debe", 0 0, L_0000015ab6a2b4b0;  1 drivers
v0000015ab68c07b0_0 .net "Din", 0 0, L_0000015ab6971a60;  1 drivers
v0000015ab68c16b0_0 .net "Dout", 0 0, L_0000015ab6a2c0f0;  1 drivers
v0000015ab68c1750_0 .net "Ri", 0 0, L_0000015ab69707a0;  1 drivers
v0000015ab68c17f0_0 .net "Si", 0 0, L_0000015ab69705c0;  1 drivers
v0000015ab68c1bb0_0 .net *"_ivl_0", 0 0, L_0000015ab6a2ce80;  1 drivers
v0000015ab68c1c50_0 .net *"_ivl_10", 0 0, L_0000015ab6a2ba60;  1 drivers
v0000015ab68c1cf0_0 .net *"_ivl_2", 0 0, L_0000015ab6a2c320;  1 drivers
v0000015ab68bf630_0 .net *"_ivl_4", 0 0, L_0000015ab6a2bc20;  1 drivers
v0000015ab68bf950_0 .net *"_ivl_6", 0 0, L_0000015ab6a2b8a0;  1 drivers
S_0000015ab68ccde0 .scope generate, "genblk1[14]" "genblk1[14]" 5 102, 5 102 0, S_0000015ab68cbf00;
 .timescale -9 -12;
P_0000015ab6756bf0 .param/l "i" 0 5 102, +C4<01110>;
S_0000015ab68ccf70 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000015ab68ccde0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a2c4e0 .functor AND 1, L_0000015ab6970160, L_0000015ab69714c0, C4<1>, C4<1>;
L_0000015ab6a2cb00 .functor AND 1, L_0000015ab69714c0, L_0000015ab6971d80, C4<1>, C4<1>;
L_0000015ab6a2b980 .functor OR 1, L_0000015ab6a2c4e0, L_0000015ab6a2cb00, C4<0>, C4<0>;
L_0000015ab6a2c390 .functor AND 1, L_0000015ab6970160, L_0000015ab6971d80, C4<1>, C4<1>;
L_0000015ab6a2c780 .functor OR 1, L_0000015ab6a2b980, L_0000015ab6a2c390, C4<0>, C4<0>;
L_0000015ab6a2c860 .functor XOR 1, L_0000015ab6970160, L_0000015ab69714c0, C4<0>, C4<0>;
L_0000015ab6a2cfd0 .functor XOR 1, L_0000015ab6a2c860, L_0000015ab6971d80, C4<0>, C4<0>;
v0000015ab68bfa90_0 .net "Debe", 0 0, L_0000015ab6a2c780;  1 drivers
v0000015ab68c2970_0 .net "Din", 0 0, L_0000015ab6971d80;  1 drivers
v0000015ab68c3eb0_0 .net "Dout", 0 0, L_0000015ab6a2cfd0;  1 drivers
v0000015ab68c2830_0 .net "Ri", 0 0, L_0000015ab69714c0;  1 drivers
v0000015ab68c4270_0 .net "Si", 0 0, L_0000015ab6970160;  1 drivers
v0000015ab68c3550_0 .net *"_ivl_0", 0 0, L_0000015ab6a2c4e0;  1 drivers
v0000015ab68c34b0_0 .net *"_ivl_10", 0 0, L_0000015ab6a2c860;  1 drivers
v0000015ab68c3e10_0 .net *"_ivl_2", 0 0, L_0000015ab6a2cb00;  1 drivers
v0000015ab68c3b90_0 .net *"_ivl_4", 0 0, L_0000015ab6a2b980;  1 drivers
v0000015ab68c3f50_0 .net *"_ivl_6", 0 0, L_0000015ab6a2c390;  1 drivers
S_0000015ab68cead0 .scope generate, "genblk1[15]" "genblk1[15]" 5 102, 5 102 0, S_0000015ab68cbf00;
 .timescale -9 -12;
P_0000015ab6756e30 .param/l "i" 0 5 102, +C4<01111>;
S_0000015ab68cedf0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000015ab68cead0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a2c400 .functor AND 1, L_0000015ab6970b60, L_0000015ab6970fc0, C4<1>, C4<1>;
L_0000015ab6a2c470 .functor AND 1, L_0000015ab6970fc0, L_0000015ab6970c00, C4<1>, C4<1>;
L_0000015ab6a2b590 .functor OR 1, L_0000015ab6a2c400, L_0000015ab6a2c470, C4<0>, C4<0>;
L_0000015ab6a2b9f0 .functor AND 1, L_0000015ab6970b60, L_0000015ab6970c00, C4<1>, C4<1>;
L_0000015ab6a2cef0 .functor OR 1, L_0000015ab6a2b590, L_0000015ab6a2b9f0, C4<0>, C4<0>;
L_0000015ab6a2c6a0 .functor XOR 1, L_0000015ab6970b60, L_0000015ab6970fc0, C4<0>, C4<0>;
L_0000015ab6a2d040 .functor XOR 1, L_0000015ab6a2c6a0, L_0000015ab6970c00, C4<0>, C4<0>;
v0000015ab68c32d0_0 .net "Debe", 0 0, L_0000015ab6a2cef0;  1 drivers
v0000015ab68c4130_0 .net "Din", 0 0, L_0000015ab6970c00;  1 drivers
v0000015ab68c25b0_0 .net "Dout", 0 0, L_0000015ab6a2d040;  1 drivers
v0000015ab68c2f10_0 .net "Ri", 0 0, L_0000015ab6970fc0;  1 drivers
v0000015ab68c2e70_0 .net "Si", 0 0, L_0000015ab6970b60;  1 drivers
v0000015ab68c3050_0 .net *"_ivl_0", 0 0, L_0000015ab6a2c400;  1 drivers
v0000015ab68c2a10_0 .net *"_ivl_10", 0 0, L_0000015ab6a2c6a0;  1 drivers
v0000015ab68c28d0_0 .net *"_ivl_2", 0 0, L_0000015ab6a2c470;  1 drivers
v0000015ab68c3870_0 .net *"_ivl_4", 0 0, L_0000015ab6a2b590;  1 drivers
v0000015ab68c37d0_0 .net *"_ivl_6", 0 0, L_0000015ab6a2b9f0;  1 drivers
S_0000015ab68cf430 .scope generate, "genblk1[16]" "genblk1[16]" 5 102, 5 102 0, S_0000015ab68cbf00;
 .timescale -9 -12;
P_0000015ab6756ff0 .param/l "i" 0 5 102, +C4<010000>;
S_0000015ab68cf5c0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000015ab68cf430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a2bad0 .functor AND 1, L_0000015ab6971ba0, L_0000015ab6971e20, C4<1>, C4<1>;
L_0000015ab6a2c710 .functor AND 1, L_0000015ab6971e20, L_0000015ab6970ca0, C4<1>, C4<1>;
L_0000015ab6a2c7f0 .functor OR 1, L_0000015ab6a2bad0, L_0000015ab6a2c710, C4<0>, C4<0>;
L_0000015ab6a2cf60 .functor AND 1, L_0000015ab6971ba0, L_0000015ab6970ca0, C4<1>, C4<1>;
L_0000015ab6a2b830 .functor OR 1, L_0000015ab6a2c7f0, L_0000015ab6a2cf60, C4<0>, C4<0>;
L_0000015ab6a2c940 .functor XOR 1, L_0000015ab6971ba0, L_0000015ab6971e20, C4<0>, C4<0>;
L_0000015ab6a2ca20 .functor XOR 1, L_0000015ab6a2c940, L_0000015ab6970ca0, C4<0>, C4<0>;
v0000015ab68c3910_0 .net "Debe", 0 0, L_0000015ab6a2b830;  1 drivers
v0000015ab68c23d0_0 .net "Din", 0 0, L_0000015ab6970ca0;  1 drivers
v0000015ab68c20b0_0 .net "Dout", 0 0, L_0000015ab6a2ca20;  1 drivers
v0000015ab68c1ed0_0 .net "Ri", 0 0, L_0000015ab6971e20;  1 drivers
v0000015ab68c2ab0_0 .net "Si", 0 0, L_0000015ab6971ba0;  1 drivers
v0000015ab68c2010_0 .net *"_ivl_0", 0 0, L_0000015ab6a2bad0;  1 drivers
v0000015ab68c2470_0 .net *"_ivl_10", 0 0, L_0000015ab6a2c940;  1 drivers
v0000015ab68c1f70_0 .net *"_ivl_2", 0 0, L_0000015ab6a2c710;  1 drivers
v0000015ab68c1e30_0 .net *"_ivl_4", 0 0, L_0000015ab6a2c7f0;  1 drivers
v0000015ab68c2150_0 .net *"_ivl_6", 0 0, L_0000015ab6a2cf60;  1 drivers
S_0000015ab68cff20 .scope generate, "genblk1[17]" "genblk1[17]" 5 102, 5 102 0, S_0000015ab68cbf00;
 .timescale -9 -12;
P_0000015ab6757770 .param/l "i" 0 5 102, +C4<010001>;
S_0000015ab68cf750 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000015ab68cff20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a2ca90 .functor AND 1, L_0000015ab6970d40, L_0000015ab6970840, C4<1>, C4<1>;
L_0000015ab6a2bb40 .functor AND 1, L_0000015ab6970840, L_0000015ab6970f20, C4<1>, C4<1>;
L_0000015ab6a2cbe0 .functor OR 1, L_0000015ab6a2ca90, L_0000015ab6a2bb40, C4<0>, C4<0>;
L_0000015ab6a2cc50 .functor AND 1, L_0000015ab6970d40, L_0000015ab6970f20, C4<1>, C4<1>;
L_0000015ab6a2b520 .functor OR 1, L_0000015ab6a2cbe0, L_0000015ab6a2cc50, C4<0>, C4<0>;
L_0000015ab6a2d660 .functor XOR 1, L_0000015ab6970d40, L_0000015ab6970840, C4<0>, C4<0>;
L_0000015ab6a2d190 .functor XOR 1, L_0000015ab6a2d660, L_0000015ab6970f20, C4<0>, C4<0>;
v0000015ab68c21f0_0 .net "Debe", 0 0, L_0000015ab6a2b520;  1 drivers
v0000015ab68c3370_0 .net "Din", 0 0, L_0000015ab6970f20;  1 drivers
v0000015ab68c2330_0 .net "Dout", 0 0, L_0000015ab6a2d190;  1 drivers
v0000015ab68c35f0_0 .net "Ri", 0 0, L_0000015ab6970840;  1 drivers
v0000015ab68c2290_0 .net "Si", 0 0, L_0000015ab6970d40;  1 drivers
v0000015ab68c2b50_0 .net *"_ivl_0", 0 0, L_0000015ab6a2ca90;  1 drivers
v0000015ab68c3410_0 .net *"_ivl_10", 0 0, L_0000015ab6a2d660;  1 drivers
v0000015ab68c2dd0_0 .net *"_ivl_2", 0 0, L_0000015ab6a2bb40;  1 drivers
v0000015ab68c3690_0 .net *"_ivl_4", 0 0, L_0000015ab6a2cbe0;  1 drivers
v0000015ab68c2510_0 .net *"_ivl_6", 0 0, L_0000015ab6a2cc50;  1 drivers
S_0000015ab68ce940 .scope generate, "genblk1[18]" "genblk1[18]" 5 102, 5 102 0, S_0000015ab68cbf00;
 .timescale -9 -12;
P_0000015ab6758030 .param/l "i" 0 5 102, +C4<010010>;
S_0000015ab68cec60 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000015ab68ce940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a2d510 .functor AND 1, L_0000015ab6971c40, L_0000015ab6971f60, C4<1>, C4<1>;
L_0000015ab6a2dac0 .functor AND 1, L_0000015ab6971f60, L_0000015ab6970de0, C4<1>, C4<1>;
L_0000015ab6a2dba0 .functor OR 1, L_0000015ab6a2d510, L_0000015ab6a2dac0, C4<0>, C4<0>;
L_0000015ab6a2d350 .functor AND 1, L_0000015ab6971c40, L_0000015ab6970de0, C4<1>, C4<1>;
L_0000015ab6a2d580 .functor OR 1, L_0000015ab6a2dba0, L_0000015ab6a2d350, C4<0>, C4<0>;
L_0000015ab6a2dc10 .functor XOR 1, L_0000015ab6971c40, L_0000015ab6971f60, C4<0>, C4<0>;
L_0000015ab6a2d200 .functor XOR 1, L_0000015ab6a2dc10, L_0000015ab6970de0, C4<0>, C4<0>;
v0000015ab68c3ff0_0 .net "Debe", 0 0, L_0000015ab6a2d580;  1 drivers
v0000015ab68c2bf0_0 .net "Din", 0 0, L_0000015ab6970de0;  1 drivers
v0000015ab68c3730_0 .net "Dout", 0 0, L_0000015ab6a2d200;  1 drivers
v0000015ab68c2650_0 .net "Ri", 0 0, L_0000015ab6971f60;  1 drivers
v0000015ab68c26f0_0 .net "Si", 0 0, L_0000015ab6971c40;  1 drivers
v0000015ab68c2790_0 .net *"_ivl_0", 0 0, L_0000015ab6a2d510;  1 drivers
v0000015ab68c41d0_0 .net *"_ivl_10", 0 0, L_0000015ab6a2dc10;  1 drivers
v0000015ab68c2c90_0 .net *"_ivl_2", 0 0, L_0000015ab6a2dac0;  1 drivers
v0000015ab68c2d30_0 .net *"_ivl_4", 0 0, L_0000015ab6a2dba0;  1 drivers
v0000015ab68c2fb0_0 .net *"_ivl_6", 0 0, L_0000015ab6a2d350;  1 drivers
S_0000015ab68d03d0 .scope generate, "genblk1[19]" "genblk1[19]" 5 102, 5 102 0, S_0000015ab68cbf00;
 .timescale -9 -12;
P_0000015ab67579b0 .param/l "i" 0 5 102, +C4<010011>;
S_0000015ab68cf8e0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000015ab68d03d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a2d4a0 .functor AND 1, L_0000015ab69700c0, L_0000015ab69708e0, C4<1>, C4<1>;
L_0000015ab6a2d6d0 .functor AND 1, L_0000015ab69708e0, L_0000015ab6970200, C4<1>, C4<1>;
L_0000015ab6a2d5f0 .functor OR 1, L_0000015ab6a2d4a0, L_0000015ab6a2d6d0, C4<0>, C4<0>;
L_0000015ab6a2db30 .functor AND 1, L_0000015ab69700c0, L_0000015ab6970200, C4<1>, C4<1>;
L_0000015ab6a2dc80 .functor OR 1, L_0000015ab6a2d5f0, L_0000015ab6a2db30, C4<0>, C4<0>;
L_0000015ab6a2d740 .functor XOR 1, L_0000015ab69700c0, L_0000015ab69708e0, C4<0>, C4<0>;
L_0000015ab6a2dcf0 .functor XOR 1, L_0000015ab6a2d740, L_0000015ab6970200, C4<0>, C4<0>;
v0000015ab68c3c30_0 .net "Debe", 0 0, L_0000015ab6a2dc80;  1 drivers
v0000015ab68c39b0_0 .net "Din", 0 0, L_0000015ab6970200;  1 drivers
v0000015ab68c4310_0 .net "Dout", 0 0, L_0000015ab6a2dcf0;  1 drivers
v0000015ab68c30f0_0 .net "Ri", 0 0, L_0000015ab69708e0;  1 drivers
v0000015ab68c3190_0 .net "Si", 0 0, L_0000015ab69700c0;  1 drivers
v0000015ab68c3230_0 .net *"_ivl_0", 0 0, L_0000015ab6a2d4a0;  1 drivers
v0000015ab68c3a50_0 .net *"_ivl_10", 0 0, L_0000015ab6a2d740;  1 drivers
v0000015ab68c3af0_0 .net *"_ivl_2", 0 0, L_0000015ab6a2d6d0;  1 drivers
v0000015ab68c3cd0_0 .net *"_ivl_4", 0 0, L_0000015ab6a2d5f0;  1 drivers
v0000015ab68c4090_0 .net *"_ivl_6", 0 0, L_0000015ab6a2db30;  1 drivers
S_0000015ab68cfa70 .scope generate, "genblk1[20]" "genblk1[20]" 5 102, 5 102 0, S_0000015ab68cbf00;
 .timescale -9 -12;
P_0000015ab67574b0 .param/l "i" 0 5 102, +C4<010100>;
S_0000015ab68cef80 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000015ab68cfa70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a2dd60 .functor AND 1, L_0000015ab6971240, L_0000015ab6970340, C4<1>, C4<1>;
L_0000015ab6a2ddd0 .functor AND 1, L_0000015ab6970340, L_0000015ab69712e0, C4<1>, C4<1>;
L_0000015ab6a2d7b0 .functor OR 1, L_0000015ab6a2dd60, L_0000015ab6a2ddd0, C4<0>, C4<0>;
L_0000015ab6a2de40 .functor AND 1, L_0000015ab6971240, L_0000015ab69712e0, C4<1>, C4<1>;
L_0000015ab6a2d890 .functor OR 1, L_0000015ab6a2d7b0, L_0000015ab6a2de40, C4<0>, C4<0>;
L_0000015ab6a2d3c0 .functor XOR 1, L_0000015ab6971240, L_0000015ab6970340, C4<0>, C4<0>;
L_0000015ab6a2d270 .functor XOR 1, L_0000015ab6a2d3c0, L_0000015ab69712e0, C4<0>, C4<0>;
v0000015ab68c3d70_0 .net "Debe", 0 0, L_0000015ab6a2d890;  1 drivers
v0000015ab68c43b0_0 .net "Din", 0 0, L_0000015ab69712e0;  1 drivers
v0000015ab68c4450_0 .net "Dout", 0 0, L_0000015ab6a2d270;  1 drivers
v0000015ab68c44f0_0 .net "Ri", 0 0, L_0000015ab6970340;  1 drivers
v0000015ab68c4590_0 .net "Si", 0 0, L_0000015ab6971240;  1 drivers
v0000015ab68c55d0_0 .net *"_ivl_0", 0 0, L_0000015ab6a2dd60;  1 drivers
v0000015ab68c6110_0 .net *"_ivl_10", 0 0, L_0000015ab6a2d3c0;  1 drivers
v0000015ab68c5b70_0 .net *"_ivl_2", 0 0, L_0000015ab6a2ddd0;  1 drivers
v0000015ab68c5fd0_0 .net *"_ivl_4", 0 0, L_0000015ab6a2d7b0;  1 drivers
v0000015ab68c58f0_0 .net *"_ivl_6", 0 0, L_0000015ab6a2de40;  1 drivers
S_0000015ab68cf110 .scope generate, "genblk1[21]" "genblk1[21]" 5 102, 5 102 0, S_0000015ab68cbf00;
 .timescale -9 -12;
P_0000015ab67572b0 .param/l "i" 0 5 102, +C4<010101>;
S_0000015ab68ce7b0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000015ab68cf110;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a2d900 .functor AND 1, L_0000015ab6971880, L_0000015ab6954640, C4<1>, C4<1>;
L_0000015ab6a2df90 .functor AND 1, L_0000015ab6954640, L_0000015ab6952c00, C4<1>, C4<1>;
L_0000015ab6a2deb0 .functor OR 1, L_0000015ab6a2d900, L_0000015ab6a2df90, C4<0>, C4<0>;
L_0000015ab6a2df20 .functor AND 1, L_0000015ab6971880, L_0000015ab6952c00, C4<1>, C4<1>;
L_0000015ab6a2d970 .functor OR 1, L_0000015ab6a2deb0, L_0000015ab6a2df20, C4<0>, C4<0>;
L_0000015ab6a2d820 .functor XOR 1, L_0000015ab6971880, L_0000015ab6954640, C4<0>, C4<0>;
L_0000015ab6a2d0b0 .functor XOR 1, L_0000015ab6a2d820, L_0000015ab6952c00, C4<0>, C4<0>;
v0000015ab68c61b0_0 .net "Debe", 0 0, L_0000015ab6a2d970;  1 drivers
v0000015ab68c4bd0_0 .net "Din", 0 0, L_0000015ab6952c00;  1 drivers
v0000015ab68c5350_0 .net "Dout", 0 0, L_0000015ab6a2d0b0;  1 drivers
v0000015ab68c5e90_0 .net "Ri", 0 0, L_0000015ab6954640;  1 drivers
v0000015ab68c5490_0 .net "Si", 0 0, L_0000015ab6971880;  1 drivers
v0000015ab68c4ef0_0 .net *"_ivl_0", 0 0, L_0000015ab6a2d900;  1 drivers
v0000015ab68c4e50_0 .net *"_ivl_10", 0 0, L_0000015ab6a2d820;  1 drivers
v0000015ab68c5ad0_0 .net *"_ivl_2", 0 0, L_0000015ab6a2df90;  1 drivers
v0000015ab68c5f30_0 .net *"_ivl_4", 0 0, L_0000015ab6a2deb0;  1 drivers
v0000015ab68c5170_0 .net *"_ivl_6", 0 0, L_0000015ab6a2df20;  1 drivers
S_0000015ab68cfc00 .scope generate, "genblk1[22]" "genblk1[22]" 5 102, 5 102 0, S_0000015ab68cbf00;
 .timescale -9 -12;
P_0000015ab6757bf0 .param/l "i" 0 5 102, +C4<010110>;
S_0000015ab68d00b0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000015ab68cfc00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a2d120 .functor AND 1, L_0000015ab6954140, L_0000015ab6953d80, C4<1>, C4<1>;
L_0000015ab6a2d2e0 .functor AND 1, L_0000015ab6953d80, L_0000015ab6952d40, C4<1>, C4<1>;
L_0000015ab6a2d430 .functor OR 1, L_0000015ab6a2d120, L_0000015ab6a2d2e0, C4<0>, C4<0>;
L_0000015ab6a2d9e0 .functor AND 1, L_0000015ab6954140, L_0000015ab6952d40, C4<1>, C4<1>;
L_0000015ab6a2da50 .functor OR 1, L_0000015ab6a2d430, L_0000015ab6a2d9e0, C4<0>, C4<0>;
L_0000015ab6a5b500 .functor XOR 1, L_0000015ab6954140, L_0000015ab6953d80, C4<0>, C4<0>;
L_0000015ab6a5b960 .functor XOR 1, L_0000015ab6a5b500, L_0000015ab6952d40, C4<0>, C4<0>;
v0000015ab68c6250_0 .net "Debe", 0 0, L_0000015ab6a2da50;  1 drivers
v0000015ab68c64d0_0 .net "Din", 0 0, L_0000015ab6952d40;  1 drivers
v0000015ab68c6070_0 .net "Dout", 0 0, L_0000015ab6a5b960;  1 drivers
v0000015ab68c4f90_0 .net "Ri", 0 0, L_0000015ab6953d80;  1 drivers
v0000015ab68c53f0_0 .net "Si", 0 0, L_0000015ab6954140;  1 drivers
v0000015ab68c5670_0 .net *"_ivl_0", 0 0, L_0000015ab6a2d120;  1 drivers
v0000015ab68c62f0_0 .net *"_ivl_10", 0 0, L_0000015ab6a5b500;  1 drivers
v0000015ab68c4630_0 .net *"_ivl_2", 0 0, L_0000015ab6a2d2e0;  1 drivers
v0000015ab68c5710_0 .net *"_ivl_4", 0 0, L_0000015ab6a2d430;  1 drivers
v0000015ab68c4d10_0 .net *"_ivl_6", 0 0, L_0000015ab6a2d9e0;  1 drivers
S_0000015ab68cf2a0 .scope generate, "genblk1[23]" "genblk1[23]" 5 102, 5 102 0, S_0000015ab68cbf00;
 .timescale -9 -12;
P_0000015ab67580b0 .param/l "i" 0 5 102, +C4<010111>;
S_0000015ab68cfd90 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000015ab68cf2a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a5b9d0 .functor AND 1, L_0000015ab69534c0, L_0000015ab6952520, C4<1>, C4<1>;
L_0000015ab6a5c370 .functor AND 1, L_0000015ab6952520, L_0000015ab6954780, C4<1>, C4<1>;
L_0000015ab6a5bea0 .functor OR 1, L_0000015ab6a5b9d0, L_0000015ab6a5c370, C4<0>, C4<0>;
L_0000015ab6a5b030 .functor AND 1, L_0000015ab69534c0, L_0000015ab6954780, C4<1>, C4<1>;
L_0000015ab6a5b110 .functor OR 1, L_0000015ab6a5bea0, L_0000015ab6a5b030, C4<0>, C4<0>;
L_0000015ab6a5c4c0 .functor XOR 1, L_0000015ab69534c0, L_0000015ab6952520, C4<0>, C4<0>;
L_0000015ab6a5bc70 .functor XOR 1, L_0000015ab6a5c4c0, L_0000015ab6954780, C4<0>, C4<0>;
v0000015ab68c6390_0 .net "Debe", 0 0, L_0000015ab6a5b110;  1 drivers
v0000015ab68c5df0_0 .net "Din", 0 0, L_0000015ab6954780;  1 drivers
v0000015ab68c4b30_0 .net "Dout", 0 0, L_0000015ab6a5bc70;  1 drivers
v0000015ab68c4950_0 .net "Ri", 0 0, L_0000015ab6952520;  1 drivers
v0000015ab68c5210_0 .net "Si", 0 0, L_0000015ab69534c0;  1 drivers
v0000015ab68c5d50_0 .net *"_ivl_0", 0 0, L_0000015ab6a5b9d0;  1 drivers
v0000015ab68c4db0_0 .net *"_ivl_10", 0 0, L_0000015ab6a5c4c0;  1 drivers
v0000015ab68c57b0_0 .net *"_ivl_2", 0 0, L_0000015ab6a5c370;  1 drivers
v0000015ab68c5990_0 .net *"_ivl_4", 0 0, L_0000015ab6a5bea0;  1 drivers
v0000015ab68c5530_0 .net *"_ivl_6", 0 0, L_0000015ab6a5b030;  1 drivers
S_0000015ab68d0240 .scope generate, "genblk1[24]" "genblk1[24]" 5 102, 5 102 0, S_0000015ab68cbf00;
 .timescale -9 -12;
P_0000015ab67573f0 .param/l "i" 0 5 102, +C4<011000>;
S_0000015ab68ce620 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000015ab68d0240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a5b2d0 .functor AND 1, L_0000015ab69528e0, L_0000015ab69525c0, C4<1>, C4<1>;
L_0000015ab6a5c3e0 .functor AND 1, L_0000015ab69525c0, L_0000015ab6952ca0, C4<1>, C4<1>;
L_0000015ab6a5ba40 .functor OR 1, L_0000015ab6a5b2d0, L_0000015ab6a5c3e0, C4<0>, C4<0>;
L_0000015ab6a5b6c0 .functor AND 1, L_0000015ab69528e0, L_0000015ab6952ca0, C4<1>, C4<1>;
L_0000015ab6a5bb20 .functor OR 1, L_0000015ab6a5ba40, L_0000015ab6a5b6c0, C4<0>, C4<0>;
L_0000015ab6a5c220 .functor XOR 1, L_0000015ab69528e0, L_0000015ab69525c0, C4<0>, C4<0>;
L_0000015ab6a5c140 .functor XOR 1, L_0000015ab6a5c220, L_0000015ab6952ca0, C4<0>, C4<0>;
v0000015ab68c52b0_0 .net "Debe", 0 0, L_0000015ab6a5bb20;  1 drivers
v0000015ab68c6430_0 .net "Din", 0 0, L_0000015ab6952ca0;  1 drivers
v0000015ab68c5850_0 .net "Dout", 0 0, L_0000015ab6a5c140;  1 drivers
v0000015ab68c4c70_0 .net "Ri", 0 0, L_0000015ab69525c0;  1 drivers
v0000015ab68c5a30_0 .net "Si", 0 0, L_0000015ab69528e0;  1 drivers
v0000015ab68c5c10_0 .net *"_ivl_0", 0 0, L_0000015ab6a5b2d0;  1 drivers
v0000015ab68c5cb0_0 .net *"_ivl_10", 0 0, L_0000015ab6a5c220;  1 drivers
v0000015ab68c5030_0 .net *"_ivl_2", 0 0, L_0000015ab6a5c3e0;  1 drivers
v0000015ab68c50d0_0 .net *"_ivl_4", 0 0, L_0000015ab6a5ba40;  1 drivers
v0000015ab68c46d0_0 .net *"_ivl_6", 0 0, L_0000015ab6a5b6c0;  1 drivers
S_0000015ab68e2510 .scope module, "rne_sum" "RoundNearestEven" 5 119, 6 22 0, S_0000015ab68cbf00;
 .timescale -9 -12;
    .port_info 0 /INPUT 28 "ms";
    .port_info 1 /INPUT 8 "exp";
    .port_info 2 /OUTPUT 23 "ms_round";
    .port_info 3 /OUTPUT 8 "exp_round";
P_0000015ab651eeb0 .param/l "BS" 0 6 22, +C4<00000000000000000000000000011111>;
P_0000015ab651eee8 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000111>;
P_0000015ab651ef20 .param/l "FSIZE" 0 6 22, +C4<000000000000000000000000000011011>;
P_0000015ab651ef58 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000010110>;
L_0000015ab6a5c450 .functor NOT 1, L_0000015ab6952fc0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a5b180 .functor OR 1, L_0000015ab6952980, L_0000015ab6954820, C4<0>, C4<0>;
L_0000015ab6a5b420 .functor AND 1, L_0000015ab6952f20, L_0000015ab6a5b180, C4<1>, C4<1>;
v0000015ab68c4770_0 .net *"_ivl_11", 22 0, L_0000015ab69545a0;  1 drivers
v0000015ab68c4810_0 .net *"_ivl_12", 23 0, L_0000015ab69543c0;  1 drivers
L_0000015ab69cec40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015ab68c48b0_0 .net *"_ivl_15", 0 0, L_0000015ab69cec40;  1 drivers
v0000015ab68c49f0_0 .net *"_ivl_17", 0 0, L_0000015ab6954820;  1 drivers
v0000015ab68c4a90_0 .net *"_ivl_19", 0 0, L_0000015ab6a5b180;  1 drivers
v0000015ab68a8570_0 .net *"_ivl_21", 0 0, L_0000015ab6a5b420;  1 drivers
L_0000015ab69cec88 .functor BUFT 1, C4<000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000015ab68a6770_0 .net/2u *"_ivl_22", 23 0, L_0000015ab69cec88;  1 drivers
L_0000015ab69cecd0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015ab68a7670_0 .net/2u *"_ivl_24", 23 0, L_0000015ab69cecd0;  1 drivers
v0000015ab68a6e50_0 .net *"_ivl_26", 23 0, L_0000015ab69537e0;  1 drivers
v0000015ab68a8890_0 .net *"_ivl_3", 3 0, L_0000015ab6953560;  1 drivers
v0000015ab68a7df0_0 .net *"_ivl_33", 0 0, L_0000015ab69520c0;  1 drivers
v0000015ab68a7ad0_0 .net *"_ivl_34", 7 0, L_0000015ab6952ac0;  1 drivers
L_0000015ab69ced18 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000015ab68a82f0_0 .net *"_ivl_37", 6 0, L_0000015ab69ced18;  1 drivers
v0000015ab68a8930_0 .net *"_ivl_7", 0 0, L_0000015ab6952fc0;  1 drivers
v0000015ab68a7b70_0 .net "boolean", 0 0, L_0000015ab6952980;  1 drivers
v0000015ab68a68b0_0 .net "exp", 7 0, L_0000015ab6952700;  alias, 1 drivers
v0000015ab68a66d0_0 .net "exp_round", 7 0, L_0000015ab69540a0;  alias, 1 drivers
v0000015ab68a7710_0 .net "guard", 0 0, L_0000015ab6952f20;  1 drivers
v0000015ab68a7170_0 .net "is_even", 0 0, L_0000015ab6a5c450;  1 drivers
v0000015ab68a6bd0_0 .net "ms", 27 0, L_0000015ab6953060;  1 drivers
v0000015ab68a6810_0 .net "ms_round", 22 0, L_0000015ab6952200;  alias, 1 drivers
v0000015ab68a6630_0 .net "temp", 23 0, L_0000015ab6953380;  1 drivers
L_0000015ab6952f20 .part L_0000015ab6953060, 4, 1;
L_0000015ab6953560 .part L_0000015ab6953060, 0, 4;
L_0000015ab6952980 .reduce/or L_0000015ab6953560;
L_0000015ab6952fc0 .part L_0000015ab6953060, 5, 1;
L_0000015ab69545a0 .part L_0000015ab6953060, 5, 23;
L_0000015ab69543c0 .concat [ 23 1 0 0], L_0000015ab69545a0, L_0000015ab69cec40;
L_0000015ab6954820 .reduce/nor L_0000015ab6a5c450;
L_0000015ab69537e0 .functor MUXZ 24, L_0000015ab69cecd0, L_0000015ab69cec88, L_0000015ab6a5b420, C4<>;
L_0000015ab6953380 .arith/sum 24, L_0000015ab69543c0, L_0000015ab69537e0;
L_0000015ab6952200 .part L_0000015ab6953380, 0, 23;
L_0000015ab69520c0 .part L_0000015ab6953380, 23, 1;
L_0000015ab6952ac0 .concat [ 1 7 0 0], L_0000015ab69520c0, L_0000015ab69ced18;
L_0000015ab69540a0 .arith/sum 8, L_0000015ab6952700, L_0000015ab6952ac0;
S_0000015ab68e29c0 .scope module, "subsito1" "RestaExp_sum" 5 241, 5 19 0, S_0000015ab683db10;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "S";
    .port_info 1 /INPUT 8 "R";
    .port_info 2 /OUTPUT 8 "F";
P_0000015ab62be110 .param/l "BS" 0 5 19, +C4<00000000000000000000000000011111>;
P_0000015ab62be148 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000111>;
P_0000015ab62be180 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000010110>;
v0000015ab68e79b0_0 .net "Debe", 8 0, L_0000015ab696bfc0;  1 drivers
v0000015ab68e6dd0_0 .net "F", 7 0, L_0000015ab696bf20;  alias, 1 drivers
v0000015ab68e7410_0 .net "R", 7 0, L_0000015ab696cba0;  alias, 1 drivers
v0000015ab68e8ef0_0 .net "S", 7 0, L_0000015ab696c880;  alias, 1 drivers
L_0000015ab69ce7c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015ab68e8130_0 .net/2u *"_ivl_60", 0 0, L_0000015ab69ce7c0;  1 drivers
L_0000015ab696d500 .part L_0000015ab696c880, 0, 1;
L_0000015ab696ba20 .part L_0000015ab696cba0, 0, 1;
L_0000015ab696b2a0 .part L_0000015ab696bfc0, 0, 1;
L_0000015ab696ca60 .part L_0000015ab696c880, 1, 1;
L_0000015ab696d140 .part L_0000015ab696cba0, 1, 1;
L_0000015ab696d1e0 .part L_0000015ab696bfc0, 1, 1;
L_0000015ab696c600 .part L_0000015ab696c880, 2, 1;
L_0000015ab696b700 .part L_0000015ab696cba0, 2, 1;
L_0000015ab696c740 .part L_0000015ab696bfc0, 2, 1;
L_0000015ab696c240 .part L_0000015ab696c880, 3, 1;
L_0000015ab696c560 .part L_0000015ab696cba0, 3, 1;
L_0000015ab696d6e0 .part L_0000015ab696bfc0, 3, 1;
L_0000015ab696cf60 .part L_0000015ab696c880, 4, 1;
L_0000015ab696bc00 .part L_0000015ab696cba0, 4, 1;
L_0000015ab696c4c0 .part L_0000015ab696bfc0, 4, 1;
L_0000015ab696c2e0 .part L_0000015ab696c880, 5, 1;
L_0000015ab696c6a0 .part L_0000015ab696cba0, 5, 1;
L_0000015ab696d780 .part L_0000015ab696bfc0, 5, 1;
L_0000015ab696d280 .part L_0000015ab696c880, 6, 1;
L_0000015ab696cce0 .part L_0000015ab696cba0, 6, 1;
L_0000015ab696d320 .part L_0000015ab696bfc0, 6, 1;
L_0000015ab696cb00 .part L_0000015ab696c880, 7, 1;
L_0000015ab696bb60 .part L_0000015ab696cba0, 7, 1;
L_0000015ab696d5a0 .part L_0000015ab696bfc0, 7, 1;
LS_0000015ab696bf20_0_0 .concat8 [ 1 1 1 1], L_0000015ab6799a50, L_0000015ab67995f0, L_0000015ab6a26f90, L_0000015ab6a26dd0;
LS_0000015ab696bf20_0_4 .concat8 [ 1 1 1 1], L_0000015ab6a273f0, L_0000015ab6a27150, L_0000015ab6a27230, L_0000015ab6a26430;
L_0000015ab696bf20 .concat8 [ 4 4 0 0], LS_0000015ab696bf20_0_0, LS_0000015ab696bf20_0_4;
LS_0000015ab696bfc0_0_0 .concat8 [ 1 1 1 1], L_0000015ab69ce7c0, L_0000015ab6798c50, L_0000015ab6799510, L_0000015ab67984e0;
LS_0000015ab696bfc0_0_4 .concat8 [ 1 1 1 1], L_0000015ab6a27380, L_0000015ab6a26660, L_0000015ab6a27460, L_0000015ab6a27a80;
LS_0000015ab696bfc0_0_8 .concat8 [ 1 0 0 0], L_0000015ab6a275b0;
L_0000015ab696bfc0 .concat8 [ 4 4 1 0], LS_0000015ab696bfc0_0_0, LS_0000015ab696bfc0_0_4, LS_0000015ab696bfc0_0_8;
S_0000015ab68e2380 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_0000015ab68e29c0;
 .timescale -9 -12;
P_0000015ab6757d30 .param/l "i" 0 5 28, +C4<00>;
S_0000015ab68e34b0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000015ab68e2380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6799120 .functor NOT 1, L_0000015ab696d500, C4<0>, C4<0>, C4<0>;
L_0000015ab67997b0 .functor AND 1, L_0000015ab6799120, L_0000015ab696ba20, C4<1>, C4<1>;
L_0000015ab6799430 .functor NOT 1, L_0000015ab696d500, C4<0>, C4<0>, C4<0>;
L_0000015ab6799970 .functor AND 1, L_0000015ab6799430, L_0000015ab696b2a0, C4<1>, C4<1>;
L_0000015ab6798320 .functor OR 1, L_0000015ab67997b0, L_0000015ab6799970, C4<0>, C4<0>;
L_0000015ab6798160 .functor AND 1, L_0000015ab696ba20, L_0000015ab696b2a0, C4<1>, C4<1>;
L_0000015ab6798c50 .functor OR 1, L_0000015ab6798320, L_0000015ab6798160, C4<0>, C4<0>;
L_0000015ab6799890 .functor XOR 1, L_0000015ab696d500, L_0000015ab696ba20, C4<0>, C4<0>;
L_0000015ab6799a50 .functor XOR 1, L_0000015ab6799890, L_0000015ab696b2a0, C4<0>, C4<0>;
v0000015ab68a84d0_0 .net "Debe", 0 0, L_0000015ab6798c50;  1 drivers
v0000015ab68a81b0_0 .net "Din", 0 0, L_0000015ab696b2a0;  1 drivers
v0000015ab68a8250_0 .net "Dout", 0 0, L_0000015ab6799a50;  1 drivers
v0000015ab68a77b0_0 .net "Ri", 0 0, L_0000015ab696ba20;  1 drivers
v0000015ab68a8a70_0 .net "Si", 0 0, L_0000015ab696d500;  1 drivers
v0000015ab68a8750_0 .net *"_ivl_0", 0 0, L_0000015ab6799120;  1 drivers
v0000015ab68a87f0_0 .net *"_ivl_10", 0 0, L_0000015ab6798160;  1 drivers
v0000015ab68a78f0_0 .net *"_ivl_14", 0 0, L_0000015ab6799890;  1 drivers
v0000015ab68a8b10_0 .net *"_ivl_2", 0 0, L_0000015ab67997b0;  1 drivers
v0000015ab68a7210_0 .net *"_ivl_4", 0 0, L_0000015ab6799430;  1 drivers
v0000015ab68a72b0_0 .net *"_ivl_6", 0 0, L_0000015ab6799970;  1 drivers
v0000015ab68a8bb0_0 .net *"_ivl_8", 0 0, L_0000015ab6798320;  1 drivers
S_0000015ab68e3af0 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_0000015ab68e29c0;
 .timescale -9 -12;
P_0000015ab67571b0 .param/l "i" 0 5 28, +C4<01>;
S_0000015ab68e3640 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000015ab68e3af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6798cc0 .functor NOT 1, L_0000015ab696ca60, C4<0>, C4<0>, C4<0>;
L_0000015ab6799ac0 .functor AND 1, L_0000015ab6798cc0, L_0000015ab696d140, C4<1>, C4<1>;
L_0000015ab6798e10 .functor NOT 1, L_0000015ab696ca60, C4<0>, C4<0>, C4<0>;
L_0000015ab6798ef0 .functor AND 1, L_0000015ab6798e10, L_0000015ab696d1e0, C4<1>, C4<1>;
L_0000015ab6798400 .functor OR 1, L_0000015ab6799ac0, L_0000015ab6798ef0, C4<0>, C4<0>;
L_0000015ab6798f60 .functor AND 1, L_0000015ab696d140, L_0000015ab696d1e0, C4<1>, C4<1>;
L_0000015ab6799510 .functor OR 1, L_0000015ab6798400, L_0000015ab6798f60, C4<0>, C4<0>;
L_0000015ab6799580 .functor XOR 1, L_0000015ab696ca60, L_0000015ab696d140, C4<0>, C4<0>;
L_0000015ab67995f0 .functor XOR 1, L_0000015ab6799580, L_0000015ab696d1e0, C4<0>, C4<0>;
v0000015ab68a8c50_0 .net "Debe", 0 0, L_0000015ab6799510;  1 drivers
v0000015ab68a8d90_0 .net "Din", 0 0, L_0000015ab696d1e0;  1 drivers
v0000015ab68a9650_0 .net "Dout", 0 0, L_0000015ab67995f0;  1 drivers
v0000015ab68aa5f0_0 .net "Ri", 0 0, L_0000015ab696d140;  1 drivers
v0000015ab68aa910_0 .net "Si", 0 0, L_0000015ab696ca60;  1 drivers
v0000015ab68aa690_0 .net *"_ivl_0", 0 0, L_0000015ab6798cc0;  1 drivers
v0000015ab68aaaf0_0 .net *"_ivl_10", 0 0, L_0000015ab6798f60;  1 drivers
v0000015ab68a9bf0_0 .net *"_ivl_14", 0 0, L_0000015ab6799580;  1 drivers
v0000015ab68ab130_0 .net *"_ivl_2", 0 0, L_0000015ab6799ac0;  1 drivers
v0000015ab68a90b0_0 .net *"_ivl_4", 0 0, L_0000015ab6798e10;  1 drivers
v0000015ab68a8ed0_0 .net *"_ivl_6", 0 0, L_0000015ab6798ef0;  1 drivers
v0000015ab68aa730_0 .net *"_ivl_8", 0 0, L_0000015ab6798400;  1 drivers
S_0000015ab68e2b50 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_0000015ab68e29c0;
 .timescale -9 -12;
P_0000015ab6757eb0 .param/l "i" 0 5 28, +C4<010>;
S_0000015ab68e26a0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000015ab68e2b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6799ba0 .functor NOT 1, L_0000015ab696c600, C4<0>, C4<0>, C4<0>;
L_0000015ab6799c10 .functor AND 1, L_0000015ab6799ba0, L_0000015ab696b700, C4<1>, C4<1>;
L_0000015ab6798080 .functor NOT 1, L_0000015ab696c600, C4<0>, C4<0>, C4<0>;
L_0000015ab6798470 .functor AND 1, L_0000015ab6798080, L_0000015ab696c740, C4<1>, C4<1>;
L_0000015ab67980f0 .functor OR 1, L_0000015ab6799c10, L_0000015ab6798470, C4<0>, C4<0>;
L_0000015ab6798710 .functor AND 1, L_0000015ab696b700, L_0000015ab696c740, C4<1>, C4<1>;
L_0000015ab67984e0 .functor OR 1, L_0000015ab67980f0, L_0000015ab6798710, C4<0>, C4<0>;
L_0000015ab679bab0 .functor XOR 1, L_0000015ab696c600, L_0000015ab696b700, C4<0>, C4<0>;
L_0000015ab6a26f90 .functor XOR 1, L_0000015ab679bab0, L_0000015ab696c740, C4<0>, C4<0>;
v0000015ab68a9290_0 .net "Debe", 0 0, L_0000015ab67984e0;  1 drivers
v0000015ab68a9010_0 .net "Din", 0 0, L_0000015ab696c740;  1 drivers
v0000015ab68a93d0_0 .net "Dout", 0 0, L_0000015ab6a26f90;  1 drivers
v0000015ab68aa370_0 .net "Ri", 0 0, L_0000015ab696b700;  1 drivers
v0000015ab68a9790_0 .net "Si", 0 0, L_0000015ab696c600;  1 drivers
v0000015ab68a8f70_0 .net *"_ivl_0", 0 0, L_0000015ab6799ba0;  1 drivers
v0000015ab68aa410_0 .net *"_ivl_10", 0 0, L_0000015ab6798710;  1 drivers
v0000015ab68a9330_0 .net *"_ivl_14", 0 0, L_0000015ab679bab0;  1 drivers
v0000015ab68aa4b0_0 .net *"_ivl_2", 0 0, L_0000015ab6799c10;  1 drivers
v0000015ab68a9d30_0 .net *"_ivl_4", 0 0, L_0000015ab6798080;  1 drivers
v0000015ab68aab90_0 .net *"_ivl_6", 0 0, L_0000015ab6798470;  1 drivers
v0000015ab68a96f0_0 .net *"_ivl_8", 0 0, L_0000015ab67980f0;  1 drivers
S_0000015ab68e2ce0 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_0000015ab68e29c0;
 .timescale -9 -12;
P_0000015ab6757f30 .param/l "i" 0 5 28, +C4<011>;
S_0000015ab68e2e70 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000015ab68e2ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a27310 .functor NOT 1, L_0000015ab696c240, C4<0>, C4<0>, C4<0>;
L_0000015ab6a27000 .functor AND 1, L_0000015ab6a27310, L_0000015ab696c560, C4<1>, C4<1>;
L_0000015ab6a26ba0 .functor NOT 1, L_0000015ab696c240, C4<0>, C4<0>, C4<0>;
L_0000015ab6a26b30 .functor AND 1, L_0000015ab6a26ba0, L_0000015ab696d6e0, C4<1>, C4<1>;
L_0000015ab6a279a0 .functor OR 1, L_0000015ab6a27000, L_0000015ab6a26b30, C4<0>, C4<0>;
L_0000015ab6a26d60 .functor AND 1, L_0000015ab696c560, L_0000015ab696d6e0, C4<1>, C4<1>;
L_0000015ab6a27380 .functor OR 1, L_0000015ab6a279a0, L_0000015ab6a26d60, C4<0>, C4<0>;
L_0000015ab6a27620 .functor XOR 1, L_0000015ab696c240, L_0000015ab696c560, C4<0>, C4<0>;
L_0000015ab6a26dd0 .functor XOR 1, L_0000015ab6a27620, L_0000015ab696d6e0, C4<0>, C4<0>;
v0000015ab68a9c90_0 .net "Debe", 0 0, L_0000015ab6a27380;  1 drivers
v0000015ab68a9830_0 .net "Din", 0 0, L_0000015ab696d6e0;  1 drivers
v0000015ab68aa870_0 .net "Dout", 0 0, L_0000015ab6a26dd0;  1 drivers
v0000015ab68aa2d0_0 .net "Ri", 0 0, L_0000015ab696c560;  1 drivers
v0000015ab68a9ab0_0 .net "Si", 0 0, L_0000015ab696c240;  1 drivers
v0000015ab68aa550_0 .net *"_ivl_0", 0 0, L_0000015ab6a27310;  1 drivers
v0000015ab68a91f0_0 .net *"_ivl_10", 0 0, L_0000015ab6a26d60;  1 drivers
v0000015ab68aaa50_0 .net *"_ivl_14", 0 0, L_0000015ab6a27620;  1 drivers
v0000015ab68aa050_0 .net *"_ivl_2", 0 0, L_0000015ab6a27000;  1 drivers
v0000015ab68aa190_0 .net *"_ivl_4", 0 0, L_0000015ab6a26ba0;  1 drivers
v0000015ab68a98d0_0 .net *"_ivl_6", 0 0, L_0000015ab6a26b30;  1 drivers
v0000015ab68a9b50_0 .net *"_ivl_8", 0 0, L_0000015ab6a279a0;  1 drivers
S_0000015ab68e37d0 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_0000015ab68e29c0;
 .timescale -9 -12;
P_0000015ab6757330 .param/l "i" 0 5 28, +C4<0100>;
S_0000015ab68e3000 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000015ab68e37d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a26c10 .functor NOT 1, L_0000015ab696cf60, C4<0>, C4<0>, C4<0>;
L_0000015ab6a26e40 .functor AND 1, L_0000015ab6a26c10, L_0000015ab696bc00, C4<1>, C4<1>;
L_0000015ab6a26eb0 .functor NOT 1, L_0000015ab696cf60, C4<0>, C4<0>, C4<0>;
L_0000015ab6a26970 .functor AND 1, L_0000015ab6a26eb0, L_0000015ab696c4c0, C4<1>, C4<1>;
L_0000015ab6a269e0 .functor OR 1, L_0000015ab6a26e40, L_0000015ab6a26970, C4<0>, C4<0>;
L_0000015ab6a263c0 .functor AND 1, L_0000015ab696bc00, L_0000015ab696c4c0, C4<1>, C4<1>;
L_0000015ab6a26660 .functor OR 1, L_0000015ab6a269e0, L_0000015ab6a263c0, C4<0>, C4<0>;
L_0000015ab6a27070 .functor XOR 1, L_0000015ab696cf60, L_0000015ab696bc00, C4<0>, C4<0>;
L_0000015ab6a273f0 .functor XOR 1, L_0000015ab6a27070, L_0000015ab696c4c0, C4<0>, C4<0>;
v0000015ab68aae10_0 .net "Debe", 0 0, L_0000015ab6a26660;  1 drivers
v0000015ab68aa9b0_0 .net "Din", 0 0, L_0000015ab696c4c0;  1 drivers
v0000015ab68aa7d0_0 .net "Dout", 0 0, L_0000015ab6a273f0;  1 drivers
v0000015ab68ab310_0 .net "Ri", 0 0, L_0000015ab696bc00;  1 drivers
v0000015ab68aac30_0 .net "Si", 0 0, L_0000015ab696cf60;  1 drivers
v0000015ab68a9970_0 .net *"_ivl_0", 0 0, L_0000015ab6a26c10;  1 drivers
v0000015ab68a9dd0_0 .net *"_ivl_10", 0 0, L_0000015ab6a263c0;  1 drivers
v0000015ab68aacd0_0 .net *"_ivl_14", 0 0, L_0000015ab6a27070;  1 drivers
v0000015ab68a9f10_0 .net *"_ivl_2", 0 0, L_0000015ab6a26e40;  1 drivers
v0000015ab68aad70_0 .net *"_ivl_4", 0 0, L_0000015ab6a26eb0;  1 drivers
v0000015ab68aaff0_0 .net *"_ivl_6", 0 0, L_0000015ab6a26970;  1 drivers
v0000015ab68aa230_0 .net *"_ivl_8", 0 0, L_0000015ab6a269e0;  1 drivers
S_0000015ab68e3960 .scope generate, "genblk1[5]" "genblk1[5]" 5 28, 5 28 0, S_0000015ab68e29c0;
 .timescale -9 -12;
P_0000015ab67578f0 .param/l "i" 0 5 28, +C4<0101>;
S_0000015ab68e3c80 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000015ab68e3960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a26c80 .functor NOT 1, L_0000015ab696c2e0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a26f20 .functor AND 1, L_0000015ab6a26c80, L_0000015ab696c6a0, C4<1>, C4<1>;
L_0000015ab6a27690 .functor NOT 1, L_0000015ab696c2e0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a26510 .functor AND 1, L_0000015ab6a27690, L_0000015ab696d780, C4<1>, C4<1>;
L_0000015ab6a27a10 .functor OR 1, L_0000015ab6a26f20, L_0000015ab6a26510, C4<0>, C4<0>;
L_0000015ab6a270e0 .functor AND 1, L_0000015ab696c6a0, L_0000015ab696d780, C4<1>, C4<1>;
L_0000015ab6a27460 .functor OR 1, L_0000015ab6a27a10, L_0000015ab6a270e0, C4<0>, C4<0>;
L_0000015ab6a27700 .functor XOR 1, L_0000015ab696c2e0, L_0000015ab696c6a0, C4<0>, C4<0>;
L_0000015ab6a27150 .functor XOR 1, L_0000015ab6a27700, L_0000015ab696d780, C4<0>, C4<0>;
v0000015ab68aaeb0_0 .net "Debe", 0 0, L_0000015ab6a27460;  1 drivers
v0000015ab68aa0f0_0 .net "Din", 0 0, L_0000015ab696d780;  1 drivers
v0000015ab68ab270_0 .net "Dout", 0 0, L_0000015ab6a27150;  1 drivers
v0000015ab68ab450_0 .net "Ri", 0 0, L_0000015ab696c6a0;  1 drivers
v0000015ab68a9150_0 .net "Si", 0 0, L_0000015ab696c2e0;  1 drivers
v0000015ab68ab1d0_0 .net *"_ivl_0", 0 0, L_0000015ab6a26c80;  1 drivers
v0000015ab68ab4f0_0 .net *"_ivl_10", 0 0, L_0000015ab6a270e0;  1 drivers
v0000015ab68ab590_0 .net *"_ivl_14", 0 0, L_0000015ab6a27700;  1 drivers
v0000015ab68a9470_0 .net *"_ivl_2", 0 0, L_0000015ab6a26f20;  1 drivers
v0000015ab68a9a10_0 .net *"_ivl_4", 0 0, L_0000015ab6a27690;  1 drivers
v0000015ab68a9e70_0 .net *"_ivl_6", 0 0, L_0000015ab6a26510;  1 drivers
v0000015ab68a9fb0_0 .net *"_ivl_8", 0 0, L_0000015ab6a27a10;  1 drivers
S_0000015ab68e2830 .scope generate, "genblk1[6]" "genblk1[6]" 5 28, 5 28 0, S_0000015ab68e29c0;
 .timescale -9 -12;
P_0000015ab6757430 .param/l "i" 0 5 28, +C4<0110>;
S_0000015ab68e3190 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000015ab68e2830;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a26190 .functor NOT 1, L_0000015ab696d280, C4<0>, C4<0>, C4<0>;
L_0000015ab6a27bd0 .functor AND 1, L_0000015ab6a26190, L_0000015ab696cce0, C4<1>, C4<1>;
L_0000015ab6a26cf0 .functor NOT 1, L_0000015ab696d280, C4<0>, C4<0>, C4<0>;
L_0000015ab6a264a0 .functor AND 1, L_0000015ab6a26cf0, L_0000015ab696d320, C4<1>, C4<1>;
L_0000015ab6a271c0 .functor OR 1, L_0000015ab6a27bd0, L_0000015ab6a264a0, C4<0>, C4<0>;
L_0000015ab6a274d0 .functor AND 1, L_0000015ab696cce0, L_0000015ab696d320, C4<1>, C4<1>;
L_0000015ab6a27a80 .functor OR 1, L_0000015ab6a271c0, L_0000015ab6a274d0, C4<0>, C4<0>;
L_0000015ab6a26200 .functor XOR 1, L_0000015ab696d280, L_0000015ab696cce0, C4<0>, C4<0>;
L_0000015ab6a27230 .functor XOR 1, L_0000015ab6a26200, L_0000015ab696d320, C4<0>, C4<0>;
v0000015ab68aaf50_0 .net "Debe", 0 0, L_0000015ab6a27a80;  1 drivers
v0000015ab68ab090_0 .net "Din", 0 0, L_0000015ab696d320;  1 drivers
v0000015ab68ab3b0_0 .net "Dout", 0 0, L_0000015ab6a27230;  1 drivers
v0000015ab68a9510_0 .net "Ri", 0 0, L_0000015ab696cce0;  1 drivers
v0000015ab68a8e30_0 .net "Si", 0 0, L_0000015ab696d280;  1 drivers
v0000015ab68a95b0_0 .net *"_ivl_0", 0 0, L_0000015ab6a26190;  1 drivers
v0000015ab68e8a90_0 .net *"_ivl_10", 0 0, L_0000015ab6a274d0;  1 drivers
v0000015ab68e7af0_0 .net *"_ivl_14", 0 0, L_0000015ab6a26200;  1 drivers
v0000015ab68e88b0_0 .net *"_ivl_2", 0 0, L_0000015ab6a27bd0;  1 drivers
v0000015ab68e6d30_0 .net *"_ivl_4", 0 0, L_0000015ab6a26cf0;  1 drivers
v0000015ab68e8450_0 .net *"_ivl_6", 0 0, L_0000015ab6a264a0;  1 drivers
v0000015ab68e70f0_0 .net *"_ivl_8", 0 0, L_0000015ab6a271c0;  1 drivers
S_0000015ab68e3320 .scope generate, "genblk1[7]" "genblk1[7]" 5 28, 5 28 0, S_0000015ab68e29c0;
 .timescale -9 -12;
P_0000015ab6757470 .param/l "i" 0 5 28, +C4<0111>;
S_0000015ab68e3e10 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000015ab68e3320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a272a0 .functor NOT 1, L_0000015ab696cb00, C4<0>, C4<0>, C4<0>;
L_0000015ab6a27540 .functor AND 1, L_0000015ab6a272a0, L_0000015ab696bb60, C4<1>, C4<1>;
L_0000015ab6a27af0 .functor NOT 1, L_0000015ab696cb00, C4<0>, C4<0>, C4<0>;
L_0000015ab6a267b0 .functor AND 1, L_0000015ab6a27af0, L_0000015ab696d5a0, C4<1>, C4<1>;
L_0000015ab6a26a50 .functor OR 1, L_0000015ab6a27540, L_0000015ab6a267b0, C4<0>, C4<0>;
L_0000015ab6a27b60 .functor AND 1, L_0000015ab696bb60, L_0000015ab696d5a0, C4<1>, C4<1>;
L_0000015ab6a275b0 .functor OR 1, L_0000015ab6a26a50, L_0000015ab6a27b60, C4<0>, C4<0>;
L_0000015ab6a27c40 .functor XOR 1, L_0000015ab696cb00, L_0000015ab696bb60, C4<0>, C4<0>;
L_0000015ab6a26430 .functor XOR 1, L_0000015ab6a27c40, L_0000015ab696d5a0, C4<0>, C4<0>;
v0000015ab68e7cd0_0 .net "Debe", 0 0, L_0000015ab6a275b0;  1 drivers
v0000015ab68e7870_0 .net "Din", 0 0, L_0000015ab696d5a0;  1 drivers
v0000015ab68e7e10_0 .net "Dout", 0 0, L_0000015ab6a26430;  1 drivers
v0000015ab68e8b30_0 .net "Ri", 0 0, L_0000015ab696bb60;  1 drivers
v0000015ab68e89f0_0 .net "Si", 0 0, L_0000015ab696cb00;  1 drivers
v0000015ab68e7b90_0 .net *"_ivl_0", 0 0, L_0000015ab6a272a0;  1 drivers
v0000015ab68e7d70_0 .net *"_ivl_10", 0 0, L_0000015ab6a27b60;  1 drivers
v0000015ab68e6c90_0 .net *"_ivl_14", 0 0, L_0000015ab6a27c40;  1 drivers
v0000015ab68e8630_0 .net *"_ivl_2", 0 0, L_0000015ab6a27540;  1 drivers
v0000015ab68e6b50_0 .net *"_ivl_4", 0 0, L_0000015ab6a27af0;  1 drivers
v0000015ab68e8c70_0 .net *"_ivl_6", 0 0, L_0000015ab6a267b0;  1 drivers
v0000015ab68e7eb0_0 .net *"_ivl_8", 0 0, L_0000015ab6a26a50;  1 drivers
S_0000015ab68e21f0 .scope module, "subsito2" "RestaExp_sum" 5 242, 5 19 0, S_0000015ab683db10;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "S";
    .port_info 1 /INPUT 8 "R";
    .port_info 2 /OUTPUT 8 "F";
P_0000015ab62ab260 .param/l "BS" 0 5 19, +C4<00000000000000000000000000011111>;
P_0000015ab62ab298 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000111>;
P_0000015ab62ab2d0 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000010110>;
v0000015ab68eb6f0_0 .net "Debe", 8 0, L_0000015ab696fe40;  1 drivers
v0000015ab68eb790_0 .net "F", 7 0, L_0000015ab696f8a0;  alias, 1 drivers
v0000015ab68eb830_0 .net "R", 7 0, L_0000015ab696c880;  alias, 1 drivers
v0000015ab68e9b70_0 .net "S", 7 0, L_0000015ab696cba0;  alias, 1 drivers
L_0000015ab69ce808 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015ab68ea1b0_0 .net/2u *"_ivl_60", 0 0, L_0000015ab69ce808;  1 drivers
L_0000015ab696d3c0 .part L_0000015ab696cba0, 0, 1;
L_0000015ab696c7e0 .part L_0000015ab696c880, 0, 1;
L_0000015ab696b7a0 .part L_0000015ab696fe40, 0, 1;
L_0000015ab696d460 .part L_0000015ab696cba0, 1, 1;
L_0000015ab696cd80 .part L_0000015ab696c880, 1, 1;
L_0000015ab696c380 .part L_0000015ab696fe40, 1, 1;
L_0000015ab696bde0 .part L_0000015ab696cba0, 2, 1;
L_0000015ab696cec0 .part L_0000015ab696c880, 2, 1;
L_0000015ab696b840 .part L_0000015ab696fe40, 2, 1;
L_0000015ab696b980 .part L_0000015ab696cba0, 3, 1;
L_0000015ab696bca0 .part L_0000015ab696c880, 3, 1;
L_0000015ab696d820 .part L_0000015ab696fe40, 3, 1;
L_0000015ab696ce20 .part L_0000015ab696cba0, 4, 1;
L_0000015ab696c920 .part L_0000015ab696c880, 4, 1;
L_0000015ab696c420 .part L_0000015ab696fe40, 4, 1;
L_0000015ab696b0c0 .part L_0000015ab696cba0, 5, 1;
L_0000015ab696b160 .part L_0000015ab696c880, 5, 1;
L_0000015ab696d000 .part L_0000015ab696fe40, 5, 1;
L_0000015ab696bac0 .part L_0000015ab696cba0, 6, 1;
L_0000015ab696b200 .part L_0000015ab696c880, 6, 1;
L_0000015ab696bd40 .part L_0000015ab696fe40, 6, 1;
L_0000015ab696e2c0 .part L_0000015ab696cba0, 7, 1;
L_0000015ab696e7c0 .part L_0000015ab696c880, 7, 1;
L_0000015ab696fda0 .part L_0000015ab696fe40, 7, 1;
LS_0000015ab696f8a0_0_0 .concat8 [ 1 1 1 1], L_0000015ab6a26350, L_0000015ab6a26740, L_0000015ab6a28c00, L_0000015ab6a27f50;
LS_0000015ab696f8a0_0_4 .concat8 [ 1 1 1 1], L_0000015ab6a29220, L_0000015ab6a283b0, L_0000015ab6a28f80, L_0000015ab6a29610;
L_0000015ab696f8a0 .concat8 [ 4 4 0 0], LS_0000015ab696f8a0_0_0, LS_0000015ab696f8a0_0_4;
LS_0000015ab696fe40_0_0 .concat8 [ 1 1 1 1], L_0000015ab69ce808, L_0000015ab6a26900, L_0000015ab6a27930, L_0000015ab6a27cb0;
LS_0000015ab696fe40_0_4 .concat8 [ 1 1 1 1], L_0000015ab6a28ab0, L_0000015ab6a28d50, L_0000015ab6a28ce0, L_0000015ab6a28f10;
LS_0000015ab696fe40_0_8 .concat8 [ 1 0 0 0], L_0000015ab6a294c0;
L_0000015ab696fe40 .concat8 [ 4 4 1 0], LS_0000015ab696fe40_0_0, LS_0000015ab696fe40_0_4, LS_0000015ab696fe40_0_8;
S_0000015ab68e2060 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_0000015ab68e21f0;
 .timescale -9 -12;
P_0000015ab6758cf0 .param/l "i" 0 5 28, +C4<00>;
S_0000015ab6904530 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000015ab68e2060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a260b0 .functor NOT 1, L_0000015ab696d3c0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a26120 .functor AND 1, L_0000015ab6a260b0, L_0000015ab696c7e0, C4<1>, C4<1>;
L_0000015ab6a26270 .functor NOT 1, L_0000015ab696d3c0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a26890 .functor AND 1, L_0000015ab6a26270, L_0000015ab696b7a0, C4<1>, C4<1>;
L_0000015ab6a26ac0 .functor OR 1, L_0000015ab6a26120, L_0000015ab6a26890, C4<0>, C4<0>;
L_0000015ab6a262e0 .functor AND 1, L_0000015ab696c7e0, L_0000015ab696b7a0, C4<1>, C4<1>;
L_0000015ab6a26900 .functor OR 1, L_0000015ab6a26ac0, L_0000015ab6a262e0, C4<0>, C4<0>;
L_0000015ab6a26820 .functor XOR 1, L_0000015ab696d3c0, L_0000015ab696c7e0, C4<0>, C4<0>;
L_0000015ab6a26350 .functor XOR 1, L_0000015ab6a26820, L_0000015ab696b7a0, C4<0>, C4<0>;
v0000015ab68e6ab0_0 .net "Debe", 0 0, L_0000015ab6a26900;  1 drivers
v0000015ab68e7a50_0 .net "Din", 0 0, L_0000015ab696b7a0;  1 drivers
v0000015ab68e7f50_0 .net "Dout", 0 0, L_0000015ab6a26350;  1 drivers
v0000015ab68e8d10_0 .net "Ri", 0 0, L_0000015ab696c7e0;  1 drivers
v0000015ab68e7690_0 .net "Si", 0 0, L_0000015ab696d3c0;  1 drivers
v0000015ab68e84f0_0 .net *"_ivl_0", 0 0, L_0000015ab6a260b0;  1 drivers
v0000015ab68e6bf0_0 .net *"_ivl_10", 0 0, L_0000015ab6a262e0;  1 drivers
v0000015ab68e7c30_0 .net *"_ivl_14", 0 0, L_0000015ab6a26820;  1 drivers
v0000015ab68e74b0_0 .net *"_ivl_2", 0 0, L_0000015ab6a26120;  1 drivers
v0000015ab68e6e70_0 .net *"_ivl_4", 0 0, L_0000015ab6a26270;  1 drivers
v0000015ab68e6f10_0 .net *"_ivl_6", 0 0, L_0000015ab6a26890;  1 drivers
v0000015ab68e7ff0_0 .net *"_ivl_8", 0 0, L_0000015ab6a26ac0;  1 drivers
S_0000015ab6905e30 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_0000015ab68e21f0;
 .timescale -9 -12;
P_0000015ab6758470 .param/l "i" 0 5 28, +C4<01>;
S_0000015ab69054d0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000015ab6905e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a27770 .functor NOT 1, L_0000015ab696d460, C4<0>, C4<0>, C4<0>;
L_0000015ab6a26580 .functor AND 1, L_0000015ab6a27770, L_0000015ab696cd80, C4<1>, C4<1>;
L_0000015ab6a265f0 .functor NOT 1, L_0000015ab696d460, C4<0>, C4<0>, C4<0>;
L_0000015ab6a277e0 .functor AND 1, L_0000015ab6a265f0, L_0000015ab696c380, C4<1>, C4<1>;
L_0000015ab6a27850 .functor OR 1, L_0000015ab6a26580, L_0000015ab6a277e0, C4<0>, C4<0>;
L_0000015ab6a278c0 .functor AND 1, L_0000015ab696cd80, L_0000015ab696c380, C4<1>, C4<1>;
L_0000015ab6a27930 .functor OR 1, L_0000015ab6a27850, L_0000015ab6a278c0, C4<0>, C4<0>;
L_0000015ab6a266d0 .functor XOR 1, L_0000015ab696d460, L_0000015ab696cd80, C4<0>, C4<0>;
L_0000015ab6a26740 .functor XOR 1, L_0000015ab6a266d0, L_0000015ab696c380, C4<0>, C4<0>;
v0000015ab68e8090_0 .net "Debe", 0 0, L_0000015ab6a27930;  1 drivers
v0000015ab68e7910_0 .net "Din", 0 0, L_0000015ab696c380;  1 drivers
v0000015ab68e81d0_0 .net "Dout", 0 0, L_0000015ab6a26740;  1 drivers
v0000015ab68e8590_0 .net "Ri", 0 0, L_0000015ab696cd80;  1 drivers
v0000015ab68e77d0_0 .net "Si", 0 0, L_0000015ab696d460;  1 drivers
v0000015ab68e8770_0 .net *"_ivl_0", 0 0, L_0000015ab6a27770;  1 drivers
v0000015ab68e7730_0 .net *"_ivl_10", 0 0, L_0000015ab6a278c0;  1 drivers
v0000015ab68e6fb0_0 .net *"_ivl_14", 0 0, L_0000015ab6a266d0;  1 drivers
v0000015ab68e8270_0 .net *"_ivl_2", 0 0, L_0000015ab6a26580;  1 drivers
v0000015ab68e7050_0 .net *"_ivl_4", 0 0, L_0000015ab6a265f0;  1 drivers
v0000015ab68e8bd0_0 .net *"_ivl_6", 0 0, L_0000015ab6a277e0;  1 drivers
v0000015ab68e7190_0 .net *"_ivl_8", 0 0, L_0000015ab6a27850;  1 drivers
S_0000015ab6904d00 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_0000015ab68e21f0;
 .timescale -9 -12;
P_0000015ab6758a70 .param/l "i" 0 5 28, +C4<010>;
S_0000015ab6905660 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000015ab6904d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a28180 .functor NOT 1, L_0000015ab696bde0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a28b20 .functor AND 1, L_0000015ab6a28180, L_0000015ab696cec0, C4<1>, C4<1>;
L_0000015ab6a28e30 .functor NOT 1, L_0000015ab696bde0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a29060 .functor AND 1, L_0000015ab6a28e30, L_0000015ab696b840, C4<1>, C4<1>;
L_0000015ab6a28c70 .functor OR 1, L_0000015ab6a28b20, L_0000015ab6a29060, C4<0>, C4<0>;
L_0000015ab6a29300 .functor AND 1, L_0000015ab696cec0, L_0000015ab696b840, C4<1>, C4<1>;
L_0000015ab6a27cb0 .functor OR 1, L_0000015ab6a28c70, L_0000015ab6a29300, C4<0>, C4<0>;
L_0000015ab6a28650 .functor XOR 1, L_0000015ab696bde0, L_0000015ab696cec0, C4<0>, C4<0>;
L_0000015ab6a28c00 .functor XOR 1, L_0000015ab6a28650, L_0000015ab696b840, C4<0>, C4<0>;
v0000015ab68e6a10_0 .net "Debe", 0 0, L_0000015ab6a27cb0;  1 drivers
v0000015ab68e8310_0 .net "Din", 0 0, L_0000015ab696b840;  1 drivers
v0000015ab68e7230_0 .net "Dout", 0 0, L_0000015ab6a28c00;  1 drivers
v0000015ab68e83b0_0 .net "Ri", 0 0, L_0000015ab696cec0;  1 drivers
v0000015ab68e86d0_0 .net "Si", 0 0, L_0000015ab696bde0;  1 drivers
v0000015ab68e8810_0 .net *"_ivl_0", 0 0, L_0000015ab6a28180;  1 drivers
v0000015ab68e8950_0 .net *"_ivl_10", 0 0, L_0000015ab6a29300;  1 drivers
v0000015ab68e8db0_0 .net *"_ivl_14", 0 0, L_0000015ab6a28650;  1 drivers
v0000015ab68e72d0_0 .net *"_ivl_2", 0 0, L_0000015ab6a28b20;  1 drivers
v0000015ab68e8e50_0 .net *"_ivl_4", 0 0, L_0000015ab6a28e30;  1 drivers
v0000015ab68e7550_0 .net *"_ivl_6", 0 0, L_0000015ab6a29060;  1 drivers
v0000015ab68e8f90_0 .net *"_ivl_8", 0 0, L_0000015ab6a28c70;  1 drivers
S_0000015ab69049e0 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_0000015ab68e21f0;
 .timescale -9 -12;
P_0000015ab6758d70 .param/l "i" 0 5 28, +C4<011>;
S_0000015ab69043a0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000015ab69049e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a28ff0 .functor NOT 1, L_0000015ab696b980, C4<0>, C4<0>, C4<0>;
L_0000015ab6a27fc0 .functor AND 1, L_0000015ab6a28ff0, L_0000015ab696bca0, C4<1>, C4<1>;
L_0000015ab6a280a0 .functor NOT 1, L_0000015ab696b980, C4<0>, C4<0>, C4<0>;
L_0000015ab6a28880 .functor AND 1, L_0000015ab6a280a0, L_0000015ab696d820, C4<1>, C4<1>;
L_0000015ab6a28490 .functor OR 1, L_0000015ab6a27fc0, L_0000015ab6a28880, C4<0>, C4<0>;
L_0000015ab6a28030 .functor AND 1, L_0000015ab696bca0, L_0000015ab696d820, C4<1>, C4<1>;
L_0000015ab6a28ab0 .functor OR 1, L_0000015ab6a28490, L_0000015ab6a28030, C4<0>, C4<0>;
L_0000015ab6a29290 .functor XOR 1, L_0000015ab696b980, L_0000015ab696bca0, C4<0>, C4<0>;
L_0000015ab6a27f50 .functor XOR 1, L_0000015ab6a29290, L_0000015ab696d820, C4<0>, C4<0>;
v0000015ab68e75f0_0 .net "Debe", 0 0, L_0000015ab6a28ab0;  1 drivers
v0000015ab68e9030_0 .net "Din", 0 0, L_0000015ab696d820;  1 drivers
v0000015ab68e7370_0 .net "Dout", 0 0, L_0000015ab6a27f50;  1 drivers
v0000015ab68e68d0_0 .net "Ri", 0 0, L_0000015ab696bca0;  1 drivers
v0000015ab68e6970_0 .net "Si", 0 0, L_0000015ab696b980;  1 drivers
v0000015ab68ea750_0 .net *"_ivl_0", 0 0, L_0000015ab6a28ff0;  1 drivers
v0000015ab68eb0b0_0 .net *"_ivl_10", 0 0, L_0000015ab6a28030;  1 drivers
v0000015ab68eae30_0 .net *"_ivl_14", 0 0, L_0000015ab6a29290;  1 drivers
v0000015ab68e9710_0 .net *"_ivl_2", 0 0, L_0000015ab6a27fc0;  1 drivers
v0000015ab68eab10_0 .net *"_ivl_4", 0 0, L_0000015ab6a280a0;  1 drivers
v0000015ab68e97b0_0 .net *"_ivl_6", 0 0, L_0000015ab6a28880;  1 drivers
v0000015ab68ea570_0 .net *"_ivl_8", 0 0, L_0000015ab6a28490;  1 drivers
S_0000015ab6904080 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_0000015ab68e21f0;
 .timescale -9 -12;
P_0000015ab6759030 .param/l "i" 0 5 28, +C4<0100>;
S_0000015ab6904e90 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000015ab6904080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a28810 .functor NOT 1, L_0000015ab696ce20, C4<0>, C4<0>, C4<0>;
L_0000015ab6a290d0 .functor AND 1, L_0000015ab6a28810, L_0000015ab696c920, C4<1>, C4<1>;
L_0000015ab6a28960 .functor NOT 1, L_0000015ab696ce20, C4<0>, C4<0>, C4<0>;
L_0000015ab6a28b90 .functor AND 1, L_0000015ab6a28960, L_0000015ab696c420, C4<1>, C4<1>;
L_0000015ab6a286c0 .functor OR 1, L_0000015ab6a290d0, L_0000015ab6a28b90, C4<0>, C4<0>;
L_0000015ab6a288f0 .functor AND 1, L_0000015ab696c920, L_0000015ab696c420, C4<1>, C4<1>;
L_0000015ab6a28d50 .functor OR 1, L_0000015ab6a286c0, L_0000015ab6a288f0, C4<0>, C4<0>;
L_0000015ab6a295a0 .functor XOR 1, L_0000015ab696ce20, L_0000015ab696c920, C4<0>, C4<0>;
L_0000015ab6a29220 .functor XOR 1, L_0000015ab6a295a0, L_0000015ab696c420, C4<0>, C4<0>;
v0000015ab68e9f30_0 .net "Debe", 0 0, L_0000015ab6a28d50;  1 drivers
v0000015ab68e9a30_0 .net "Din", 0 0, L_0000015ab696c420;  1 drivers
v0000015ab68eabb0_0 .net "Dout", 0 0, L_0000015ab6a29220;  1 drivers
v0000015ab68ea610_0 .net "Ri", 0 0, L_0000015ab696c920;  1 drivers
v0000015ab68e9d50_0 .net "Si", 0 0, L_0000015ab696ce20;  1 drivers
v0000015ab68ea6b0_0 .net *"_ivl_0", 0 0, L_0000015ab6a28810;  1 drivers
v0000015ab68e9490_0 .net *"_ivl_10", 0 0, L_0000015ab6a288f0;  1 drivers
v0000015ab68eacf0_0 .net *"_ivl_14", 0 0, L_0000015ab6a295a0;  1 drivers
v0000015ab68ea2f0_0 .net *"_ivl_2", 0 0, L_0000015ab6a290d0;  1 drivers
v0000015ab68ea430_0 .net *"_ivl_4", 0 0, L_0000015ab6a28960;  1 drivers
v0000015ab68e98f0_0 .net *"_ivl_6", 0 0, L_0000015ab6a28b90;  1 drivers
v0000015ab68e9df0_0 .net *"_ivl_8", 0 0, L_0000015ab6a286c0;  1 drivers
S_0000015ab69057f0 .scope generate, "genblk1[5]" "genblk1[5]" 5 28, 5 28 0, S_0000015ab68e21f0;
 .timescale -9 -12;
P_0000015ab67590b0 .param/l "i" 0 5 28, +C4<0101>;
S_0000015ab6905b10 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000015ab69057f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a28dc0 .functor NOT 1, L_0000015ab696b0c0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a28110 .functor AND 1, L_0000015ab6a28dc0, L_0000015ab696b160, C4<1>, C4<1>;
L_0000015ab6a27d20 .functor NOT 1, L_0000015ab696b0c0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a281f0 .functor AND 1, L_0000015ab6a27d20, L_0000015ab696d000, C4<1>, C4<1>;
L_0000015ab6a28260 .functor OR 1, L_0000015ab6a28110, L_0000015ab6a281f0, C4<0>, C4<0>;
L_0000015ab6a282d0 .functor AND 1, L_0000015ab696b160, L_0000015ab696d000, C4<1>, C4<1>;
L_0000015ab6a28ce0 .functor OR 1, L_0000015ab6a28260, L_0000015ab6a282d0, C4<0>, C4<0>;
L_0000015ab6a28340 .functor XOR 1, L_0000015ab696b0c0, L_0000015ab696b160, C4<0>, C4<0>;
L_0000015ab6a283b0 .functor XOR 1, L_0000015ab6a28340, L_0000015ab696d000, C4<0>, C4<0>;
v0000015ab68eb330_0 .net "Debe", 0 0, L_0000015ab6a28ce0;  1 drivers
v0000015ab68eaed0_0 .net "Din", 0 0, L_0000015ab696d000;  1 drivers
v0000015ab68ead90_0 .net "Dout", 0 0, L_0000015ab6a283b0;  1 drivers
v0000015ab68e90d0_0 .net "Ri", 0 0, L_0000015ab696b160;  1 drivers
v0000015ab68e9990_0 .net "Si", 0 0, L_0000015ab696b0c0;  1 drivers
v0000015ab68e92b0_0 .net *"_ivl_0", 0 0, L_0000015ab6a28dc0;  1 drivers
v0000015ab68ea7f0_0 .net *"_ivl_10", 0 0, L_0000015ab6a282d0;  1 drivers
v0000015ab68ea390_0 .net *"_ivl_14", 0 0, L_0000015ab6a28340;  1 drivers
v0000015ab68e9850_0 .net *"_ivl_2", 0 0, L_0000015ab6a28110;  1 drivers
v0000015ab68eac50_0 .net *"_ivl_4", 0 0, L_0000015ab6a27d20;  1 drivers
v0000015ab68e9c10_0 .net *"_ivl_6", 0 0, L_0000015ab6a281f0;  1 drivers
v0000015ab68eb5b0_0 .net *"_ivl_8", 0 0, L_0000015ab6a28260;  1 drivers
S_0000015ab6904b70 .scope generate, "genblk1[6]" "genblk1[6]" 5 28, 5 28 0, S_0000015ab68e21f0;
 .timescale -9 -12;
P_0000015ab6758630 .param/l "i" 0 5 28, +C4<0110>;
S_0000015ab69051b0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000015ab6904b70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a28420 .functor NOT 1, L_0000015ab696bac0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a27d90 .functor AND 1, L_0000015ab6a28420, L_0000015ab696b200, C4<1>, C4<1>;
L_0000015ab6a28ea0 .functor NOT 1, L_0000015ab696bac0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a287a0 .functor AND 1, L_0000015ab6a28ea0, L_0000015ab696bd40, C4<1>, C4<1>;
L_0000015ab6a27ee0 .functor OR 1, L_0000015ab6a27d90, L_0000015ab6a287a0, C4<0>, C4<0>;
L_0000015ab6a29140 .functor AND 1, L_0000015ab696b200, L_0000015ab696bd40, C4<1>, C4<1>;
L_0000015ab6a28f10 .functor OR 1, L_0000015ab6a27ee0, L_0000015ab6a29140, C4<0>, C4<0>;
L_0000015ab6a291b0 .functor XOR 1, L_0000015ab696bac0, L_0000015ab696b200, C4<0>, C4<0>;
L_0000015ab6a28f80 .functor XOR 1, L_0000015ab6a291b0, L_0000015ab696bd40, C4<0>, C4<0>;
v0000015ab68eb150_0 .net "Debe", 0 0, L_0000015ab6a28f10;  1 drivers
v0000015ab68e93f0_0 .net "Din", 0 0, L_0000015ab696bd40;  1 drivers
v0000015ab68e9cb0_0 .net "Dout", 0 0, L_0000015ab6a28f80;  1 drivers
v0000015ab68e9350_0 .net "Ri", 0 0, L_0000015ab696b200;  1 drivers
v0000015ab68ea890_0 .net "Si", 0 0, L_0000015ab696bac0;  1 drivers
v0000015ab68e9e90_0 .net *"_ivl_0", 0 0, L_0000015ab6a28420;  1 drivers
v0000015ab68ea930_0 .net *"_ivl_10", 0 0, L_0000015ab6a29140;  1 drivers
v0000015ab68ea4d0_0 .net *"_ivl_14", 0 0, L_0000015ab6a291b0;  1 drivers
v0000015ab68eaf70_0 .net *"_ivl_2", 0 0, L_0000015ab6a27d90;  1 drivers
v0000015ab68eb010_0 .net *"_ivl_4", 0 0, L_0000015ab6a28ea0;  1 drivers
v0000015ab68eb290_0 .net *"_ivl_6", 0 0, L_0000015ab6a287a0;  1 drivers
v0000015ab68ea9d0_0 .net *"_ivl_8", 0 0, L_0000015ab6a27ee0;  1 drivers
S_0000015ab6905980 .scope generate, "genblk1[7]" "genblk1[7]" 5 28, 5 28 0, S_0000015ab68e21f0;
 .timescale -9 -12;
P_0000015ab6758770 .param/l "i" 0 5 28, +C4<0111>;
S_0000015ab69046c0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000015ab6905980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a29370 .functor NOT 1, L_0000015ab696e2c0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a293e0 .functor AND 1, L_0000015ab6a29370, L_0000015ab696e7c0, C4<1>, C4<1>;
L_0000015ab6a29450 .functor NOT 1, L_0000015ab696e2c0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a289d0 .functor AND 1, L_0000015ab6a29450, L_0000015ab696fda0, C4<1>, C4<1>;
L_0000015ab6a28500 .functor OR 1, L_0000015ab6a293e0, L_0000015ab6a289d0, C4<0>, C4<0>;
L_0000015ab6a28570 .functor AND 1, L_0000015ab696e7c0, L_0000015ab696fda0, C4<1>, C4<1>;
L_0000015ab6a294c0 .functor OR 1, L_0000015ab6a28500, L_0000015ab6a28570, C4<0>, C4<0>;
L_0000015ab6a29530 .functor XOR 1, L_0000015ab696e2c0, L_0000015ab696e7c0, C4<0>, C4<0>;
L_0000015ab6a29610 .functor XOR 1, L_0000015ab6a29530, L_0000015ab696fda0, C4<0>, C4<0>;
v0000015ab68e9670_0 .net "Debe", 0 0, L_0000015ab6a294c0;  1 drivers
v0000015ab68eaa70_0 .net "Din", 0 0, L_0000015ab696fda0;  1 drivers
v0000015ab68eb3d0_0 .net "Dout", 0 0, L_0000015ab6a29610;  1 drivers
v0000015ab68eb1f0_0 .net "Ri", 0 0, L_0000015ab696e7c0;  1 drivers
v0000015ab68e9fd0_0 .net "Si", 0 0, L_0000015ab696e2c0;  1 drivers
v0000015ab68eb650_0 .net *"_ivl_0", 0 0, L_0000015ab6a29370;  1 drivers
v0000015ab68ea070_0 .net *"_ivl_10", 0 0, L_0000015ab6a28570;  1 drivers
v0000015ab68e9ad0_0 .net *"_ivl_14", 0 0, L_0000015ab6a29530;  1 drivers
v0000015ab68ea110_0 .net *"_ivl_2", 0 0, L_0000015ab6a293e0;  1 drivers
v0000015ab68eb470_0 .net *"_ivl_4", 0 0, L_0000015ab6a29450;  1 drivers
v0000015ab68eb510_0 .net *"_ivl_6", 0 0, L_0000015ab6a289d0;  1 drivers
v0000015ab68e9530_0 .net *"_ivl_8", 0 0, L_0000015ab6a28500;  1 drivers
S_0000015ab6904850 .scope module, "U_DIV" "DivHP" 4 72, 7 70 0, S_0000015ab683e8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "S";
    .port_info 1 /INPUT 32 "R";
    .port_info 2 /OUTPUT 32 "F";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow";
    .port_info 5 /OUTPUT 1 "inv_op";
    .port_info 6 /OUTPUT 1 "inexact";
P_0000015ab62b6410 .param/l "BS" 0 7 70, +C4<00000000000000000000000000011111>;
P_0000015ab62b6448 .param/l "EBS" 0 7 70, +C4<00000000000000000000000000000111>;
P_0000015ab62b6480 .param/l "MBS" 0 7 70, +C4<00000000000000000000000000010110>;
L_0000015ab6adefd0 .functor XOR 1, L_0000015ab6a6a730, L_0000015ab6a6ae10, C4<0>, C4<0>;
L_0000015ab6ae07e0 .functor AND 1, L_0000015ab6a69330, L_0000015ab6a6ac30, C4<1>, C4<1>;
L_0000015ab6ae0380 .functor AND 1, L_0000015ab6a6a550, L_0000015ab6a6a190, C4<1>, C4<1>;
L_0000015ab6adfc10 .functor AND 1, L_0000015ab6ae07e0, L_0000015ab6a6db10, C4<1>, C4<1>;
L_0000015ab6adf270 .functor AND 1, L_0000015ab6ae07e0, L_0000015ab6a6c5d0, C4<1>, C4<1>;
L_0000015ab6adf820 .functor AND 1, L_0000015ab6ae07e0, L_0000015ab6a6d4d0, C4<1>, C4<1>;
L_0000015ab6adf5f0 .functor AND 1, L_0000015ab6a6c030, L_0000015ab6a6bdb0, C4<1>, C4<1>;
L_0000015ab6adf660 .functor AND 1, L_0000015ab6ae07e0, L_0000015ab6a6c0d0, C4<1>, C4<1>;
L_0000015ab69d0e48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000015ab6adfdd0 .functor OR 1, L_0000015ab69d0e48, L_0000015ab6adf5f0, C4<0>, C4<0>;
L_0000015ab6ae03f0 .functor AND 1, L_0000015ab6ae07e0, L_0000015ab6a6c710, C4<1>, C4<1>;
L_0000015ab6adf900 .functor OR 1, L_0000015ab6adf200, L_0000015ab6a6ccb0, C4<0>, C4<0>;
L_0000015ab6adf9e0 .functor AND 1, L_0000015ab6ae07e0, L_0000015ab6a6c990, C4<1>, C4<1>;
v0000015ab68f28b0_0 .net "F", 31 0, L_0000015ab6a6c850;  alias, 1 drivers
v0000015ab68f23b0_0 .net "R", 31 0, v0000015ab6969180_0;  alias, 1 drivers
v0000015ab68f2450_0 .net "S", 31 0, v0000015ab69694a0_0;  alias, 1 drivers
v0000015ab68f24f0_0 .net *"_ivl_100", 0 0, L_0000015ab6adf820;  1 drivers
L_0000015ab69d0ce0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015ab68f2950_0 .net/2u *"_ivl_101", 22 0, L_0000015ab69d0ce0;  1 drivers
v0000015ab68f2a90_0 .net *"_ivl_103", 22 0, L_0000015ab6a6d6b0;  1 drivers
v0000015ab68f3530_0 .net *"_ivl_105", 8 0, L_0000015ab6a6ded0;  1 drivers
L_0000015ab69d0d28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015ab68f32b0_0 .net *"_ivl_108", 0 0, L_0000015ab69d0d28;  1 drivers
v0000015ab68f3670_0 .net *"_ivl_109", 0 0, L_0000015ab6a6c030;  1 drivers
L_0000015ab69d0d70 .functor BUFT 1, C4<011111111>, C4<0>, C4<0>, C4<0>;
v0000015ab68f42f0_0 .net/2u *"_ivl_111", 8 0, L_0000015ab69d0d70;  1 drivers
v0000015ab68f5290_0 .net *"_ivl_113", 0 0, L_0000015ab6a6bdb0;  1 drivers
v0000015ab68f4b10_0 .net *"_ivl_117", 8 0, L_0000015ab6a6c670;  1 drivers
L_0000015ab69d0db8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015ab68f3c10_0 .net *"_ivl_120", 0 0, L_0000015ab69d0db8;  1 drivers
v0000015ab68f55b0_0 .net *"_ivl_124", 0 0, L_0000015ab6a6c0d0;  1 drivers
v0000015ab68f4070_0 .net *"_ivl_126", 0 0, L_0000015ab6adf660;  1 drivers
L_0000015ab69d0e00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015ab68f5330_0 .net/2u *"_ivl_127", 0 0, L_0000015ab69d0e00;  1 drivers
v0000015ab68f3cb0_0 .net/2u *"_ivl_129", 0 0, L_0000015ab69d0e48;  1 drivers
v0000015ab68f3710_0 .net *"_ivl_132", 0 0, L_0000015ab6adfdd0;  1 drivers
v0000015ab68f4bb0_0 .net *"_ivl_136", 0 0, L_0000015ab6a6c710;  1 drivers
v0000015ab68f37b0_0 .net *"_ivl_138", 0 0, L_0000015ab6ae03f0;  1 drivers
L_0000015ab69d0e90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015ab68f53d0_0 .net/2u *"_ivl_139", 0 0, L_0000015ab69d0e90;  1 drivers
L_0000015ab69d04b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000015ab68f4c50_0 .net/2u *"_ivl_14", 7 0, L_0000015ab69d04b8;  1 drivers
v0000015ab68f5470_0 .net *"_ivl_142", 0 0, L_0000015ab6adf900;  1 drivers
v0000015ab68f5650_0 .net *"_ivl_146", 0 0, L_0000015ab6a6c990;  1 drivers
v0000015ab68f4110_0 .net *"_ivl_148", 0 0, L_0000015ab6adf9e0;  1 drivers
L_0000015ab69d0ed8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015ab68f5510_0 .net/2u *"_ivl_149", 0 0, L_0000015ab69d0ed8;  1 drivers
v0000015ab68f4cf0_0 .net *"_ivl_16", 0 0, L_0000015ab6a69330;  1 drivers
L_0000015ab69d0500 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015ab68f3e90_0 .net/2u *"_ivl_18", 22 0, L_0000015ab69d0500;  1 drivers
v0000015ab68f56f0_0 .net *"_ivl_20", 0 0, L_0000015ab6a6ac30;  1 drivers
L_0000015ab69d0548 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000015ab68f4890_0 .net/2u *"_ivl_24", 7 0, L_0000015ab69d0548;  1 drivers
v0000015ab68f5790_0 .net *"_ivl_26", 0 0, L_0000015ab6a6a550;  1 drivers
L_0000015ab69d0590 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015ab68f3490_0 .net/2u *"_ivl_28", 22 0, L_0000015ab69d0590;  1 drivers
v0000015ab68f4e30_0 .net *"_ivl_30", 0 0, L_0000015ab6a6a190;  1 drivers
v0000015ab68f33f0_0 .net *"_ivl_36", 7 0, L_0000015ab6a6b090;  1 drivers
v0000015ab68f3d50_0 .net *"_ivl_40", 8 0, L_0000015ab6a6a910;  1 drivers
L_0000015ab69d0620 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015ab68f3350_0 .net *"_ivl_43", 0 0, L_0000015ab69d0620;  1 drivers
L_0000015ab69d1160 .functor BUFT 1, C4<001111111>, C4<0>, C4<0>, C4<0>;
v0000015ab68f35d0_0 .net *"_ivl_44", 8 0, L_0000015ab69d1160;  1 drivers
v0000015ab68f5830_0 .net *"_ivl_50", 8 0, L_0000015ab6a6a050;  1 drivers
L_0000015ab69d0668 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015ab68f30d0_0 .net *"_ivl_53", 0 0, L_0000015ab69d0668;  1 drivers
v0000015ab68f3170_0 .net *"_ivl_54", 8 0, L_0000015ab6a69650;  1 drivers
L_0000015ab69d06b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015ab68f3850_0 .net *"_ivl_57", 0 0, L_0000015ab69d06b0;  1 drivers
v0000015ab68f4930_0 .net *"_ivl_58", 8 0, L_0000015ab6a6a690;  1 drivers
L_0000015ab69d11a8 .functor BUFT 1, C4<001111111>, C4<0>, C4<0>, C4<0>;
v0000015ab68f4570_0 .net *"_ivl_60", 8 0, L_0000015ab69d11a8;  1 drivers
L_0000015ab69d06f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000015ab68f3210_0 .net/2u *"_ivl_66", 0 0, L_0000015ab69d06f8;  1 drivers
L_0000015ab69d0740 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000015ab68f3f30_0 .net/2u *"_ivl_70", 0 0, L_0000015ab69d0740;  1 drivers
v0000015ab68f38f0_0 .net *"_ivl_77", 0 0, L_0000015ab6a6db10;  1 drivers
v0000015ab68f3fd0_0 .net *"_ivl_79", 0 0, L_0000015ab6adfc10;  1 drivers
L_0000015ab69d0c50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015ab68f3990_0 .net/2u *"_ivl_80", 0 0, L_0000015ab69d0c50;  1 drivers
v0000015ab68f41b0_0 .net *"_ivl_82", 0 0, L_0000015ab6a6cd50;  1 drivers
v0000015ab68f3a30_0 .net *"_ivl_87", 0 0, L_0000015ab6a6c5d0;  1 drivers
v0000015ab68f49d0_0 .net *"_ivl_89", 0 0, L_0000015ab6adf270;  1 drivers
L_0000015ab69d0c98 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000015ab68f4a70_0 .net/2u *"_ivl_90", 7 0, L_0000015ab69d0c98;  1 drivers
v0000015ab68f4d90_0 .net *"_ivl_92", 7 0, L_0000015ab6a6da70;  1 drivers
v0000015ab68f4250_0 .net *"_ivl_98", 0 0, L_0000015ab6a6d4d0;  1 drivers
L_0000015ab69d05d8 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v0000015ab68f3ad0_0 .net "bias", 7 0, L_0000015ab69d05d8;  1 drivers
v0000015ab68f4390_0 .net "despues_la_borro", 8 0, L_0000015ab6a69f10;  1 drivers
v0000015ab68f3b70_0 .net "e1", 7 0, L_0000015ab6a6b270;  1 drivers
v0000015ab68f3df0_0 .net "e2", 7 0, L_0000015ab6a69790;  1 drivers
v0000015ab68f4430_0 .net "evaluate_flags", 8 0, L_0000015ab6a6b8b0;  1 drivers
v0000015ab68f4610_0 .net "exp_final", 7 0, L_0000015ab6a6a870;  1 drivers
v0000015ab68f44d0_0 .net "exp_to_use", 7 0, L_0000015ab6a69c90;  1 drivers
v0000015ab68f46b0_0 .net "inexact", 0 0, L_0000015ab6a6bbd0;  alias, 1 drivers
v0000015ab68f4ed0_0 .net "inv_op", 0 0, L_0000015ab6adf890;  alias, 1 drivers
v0000015ab68f4750_0 .net "is_zero_dividend", 0 0, L_0000015ab6ae07e0;  1 drivers
v0000015ab68f47f0_0 .net "is_zero_divisor", 0 0, L_0000015ab6ae0380;  1 drivers
v0000015ab68f4f70_0 .net "ix_core", 0 0, L_0000015ab6adf7b0;  1 drivers
v0000015ab68f5010_0 .net "m1", 22 0, L_0000015ab6a6ab90;  1 drivers
v0000015ab68f50b0_0 .net "m2", 22 0, L_0000015ab6a6b630;  1 drivers
v0000015ab68f5150_0 .net "m_final", 22 0, L_0000015ab6a69ab0;  1 drivers
v0000015ab68f51f0_0 .net "over_op_handle", 0 0, L_0000015ab6adf5f0;  1 drivers
v0000015ab68f6e10_0 .net "overflow", 0 0, L_0000015ab6a6e010;  alias, 1 drivers
v0000015ab68f6230_0 .net "param_m1", 23 0, L_0000015ab6a693d0;  1 drivers
v0000015ab68f5a10_0 .net "param_m2", 23 0, L_0000015ab6a6acd0;  1 drivers
v0000015ab68f6eb0_0 .net "s1", 0 0, L_0000015ab6a6a730;  1 drivers
v0000015ab68f7630_0 .net "s2", 0 0, L_0000015ab6a6ae10;  1 drivers
v0000015ab68f6ff0_0 .net "sign", 0 0, L_0000015ab6adefd0;  1 drivers
v0000015ab68f6f50_0 .net "uf_core", 0 0, L_0000015ab6adf200;  1 drivers
v0000015ab68f5bf0_0 .net "under_op_handle", 0 0, L_0000015ab6a6ccb0;  1 drivers
v0000015ab68f67d0_0 .net "underflow", 0 0, L_0000015ab6a6dcf0;  alias, 1 drivers
E_0000015ab6758970 .event anyedge, v0000015ab68f4430_0, v0000015ab68f1730_0, v0000015ab68f3030_0, v0000015ab68f5bf0_0;
L_0000015ab6a6ab90 .part v0000015ab69694a0_0, 0, 23;
L_0000015ab6a6b630 .part v0000015ab6969180_0, 0, 23;
L_0000015ab6a6b270 .part v0000015ab69694a0_0, 23, 8;
L_0000015ab6a69790 .part v0000015ab6969180_0, 23, 8;
L_0000015ab6a6a730 .part v0000015ab69694a0_0, 31, 1;
L_0000015ab6a6ae10 .part v0000015ab6969180_0, 31, 1;
L_0000015ab6a69330 .cmp/eq 8, L_0000015ab6a6b270, L_0000015ab69d04b8;
L_0000015ab6a6ac30 .cmp/eq 23, L_0000015ab6a6ab90, L_0000015ab69d0500;
L_0000015ab6a6a550 .cmp/eq 8, L_0000015ab6a69790, L_0000015ab69d0548;
L_0000015ab6a6a190 .cmp/eq 23, L_0000015ab6a6b630, L_0000015ab69d0590;
L_0000015ab6a6b090 .arith/sub 8, L_0000015ab6a6b270, L_0000015ab6a69790;
L_0000015ab6a69c90 .arith/sum 8, L_0000015ab6a6b090, L_0000015ab69d05d8;
L_0000015ab6a6a910 .concat [ 8 1 0 0], L_0000015ab6a6b270, L_0000015ab69d0620;
L_0000015ab6a6b8b0 .arith/sum 9, L_0000015ab6a6a910, L_0000015ab69d1160;
L_0000015ab6a6a050 .concat [ 8 1 0 0], L_0000015ab6a6b270, L_0000015ab69d0668;
L_0000015ab6a69650 .concat [ 8 1 0 0], L_0000015ab6a69790, L_0000015ab69d06b0;
L_0000015ab6a6a690 .arith/sub 9, L_0000015ab6a6a050, L_0000015ab6a69650;
L_0000015ab6a69f10 .arith/sum 9, L_0000015ab6a6a690, L_0000015ab69d11a8;
L_0000015ab6a693d0 .concat [ 23 1 0 0], L_0000015ab6a6ab90, L_0000015ab69d06f8;
L_0000015ab6a6acd0 .concat [ 23 1 0 0], L_0000015ab6a6b630, L_0000015ab69d0740;
L_0000015ab6a6db10 .reduce/nor L_0000015ab6ae0380;
L_0000015ab6a6cd50 .functor MUXZ 1, L_0000015ab6adefd0, L_0000015ab69d0c50, L_0000015ab6adfc10, C4<>;
L_0000015ab6a6c5d0 .reduce/nor L_0000015ab6ae0380;
L_0000015ab6a6da70 .functor MUXZ 8, L_0000015ab6a6a870, L_0000015ab69d0c98, L_0000015ab6adf270, C4<>;
L_0000015ab6a6c850 .concat8 [ 23 8 1 0], L_0000015ab6a6d6b0, L_0000015ab6a6da70, L_0000015ab6a6cd50;
L_0000015ab6a6d4d0 .reduce/nor L_0000015ab6ae0380;
L_0000015ab6a6d6b0 .functor MUXZ 23, L_0000015ab6a69ab0, L_0000015ab69d0ce0, L_0000015ab6adf820, C4<>;
L_0000015ab6a6ded0 .concat [ 8 1 0 0], L_0000015ab6a69790, L_0000015ab69d0d28;
L_0000015ab6a6c030 .cmp/ge 9, L_0000015ab6a6b8b0, L_0000015ab6a6ded0;
L_0000015ab6a6bdb0 .cmp/ge 9, L_0000015ab6a69f10, L_0000015ab69d0d70;
L_0000015ab6a6c670 .concat [ 8 1 0 0], L_0000015ab6a69790, L_0000015ab69d0db8;
L_0000015ab6a6ccb0 .cmp/gt 9, L_0000015ab6a6c670, L_0000015ab6a6b8b0;
L_0000015ab6a6c0d0 .reduce/nor L_0000015ab6ae0380;
L_0000015ab6a6e010 .functor MUXZ 1, L_0000015ab6adfdd0, L_0000015ab69d0e00, L_0000015ab6adf660, C4<>;
L_0000015ab6a6c710 .reduce/nor L_0000015ab6ae0380;
L_0000015ab6a6dcf0 .functor MUXZ 1, L_0000015ab6adf900, L_0000015ab69d0e90, L_0000015ab6ae03f0, C4<>;
L_0000015ab6a6c990 .reduce/nor L_0000015ab6ae0380;
L_0000015ab6a6bbd0 .functor MUXZ 1, L_0000015ab6adf7b0, L_0000015ab69d0ed8, L_0000015ab6adf9e0, C4<>;
S_0000015ab6905020 .scope module, "div" "Division" 7 108, 7 3 0, S_0000015ab6904850;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "Sm";
    .port_info 1 /INPUT 24 "Rm";
    .port_info 2 /INPUT 8 "ExpIn";
    .port_info 3 /OUTPUT 23 "Fm";
    .port_info 4 /OUTPUT 8 "ExpOut";
    .port_info 5 /OUTPUT 1 "underflow";
    .port_info 6 /OUTPUT 1 "inexact";
P_0000015ab6840b80 .param/l "BS" 0 7 3, +C4<00000000000000000000000000011111>;
P_0000015ab6840bb8 .param/l "EBS" 0 7 3, +C4<00000000000000000000000000000111>;
P_0000015ab6840bf0 .param/l "FSIZE" 0 7 12, +C4<000000000000000000000000000011011>;
P_0000015ab6840c28 .param/l "MBS" 0 7 3, +C4<00000000000000000000000000010110>;
L_0000015ab6ae08c0 .functor AND 1, L_0000015ab6a6a7d0, L_0000015ab6a6b4f0, C4<1>, C4<1>;
L_0000015ab6ae0a80 .functor AND 1, L_0000015ab6a6d930, L_0000015ab6a6bf90, C4<1>, C4<1>;
L_0000015ab6ae0af0 .functor AND 30, L_0000015ab6a696f0, L_0000015ab6a6d7f0, C4<111111111111111111111111111111>, C4<111111111111111111111111111111>;
L_0000015ab6ae0b60 .functor OR 1, L_0000015ab6a6c530, L_0000015ab6a6dd90, C4<0>, C4<0>;
L_0000015ab6ae0000 .functor OR 1, L_0000015ab6ae0b60, L_0000015ab6a6a4b0, C4<0>, C4<0>;
L_0000015ab6adf040 .functor OR 1, L_0000015ab6ae0000, L_0000015ab6a6d890, C4<0>, C4<0>;
L_0000015ab6adf7b0 .functor OR 1, L_0000015ab6adf040, L_0000015ab6a69d30, C4<0>, C4<0>;
L_0000015ab6adf200 .functor AND 1, L_0000015ab6a6cb70, L_0000015ab6adf7b0, C4<1>, C4<1>;
v0000015ab68eee90_0 .net "Debe", 0 0, L_0000015ab6a69fb0;  1 drivers
v0000015ab68f06f0_0 .net "ExpIn", 7 0, L_0000015ab6a69c90;  alias, 1 drivers
v0000015ab68ef890_0 .net "ExpOut", 7 0, L_0000015ab6a6a870;  alias, 1 drivers
v0000015ab68ee710_0 .net "ExpOut_temp", 7 0, L_0000015ab6a6a9b0;  1 drivers
v0000015ab68eed50_0 .net "Faux", 29 0, L_0000015ab6a696f0;  1 drivers
v0000015ab68ef110_0 .net "Fm", 22 0, L_0000015ab6a69ab0;  alias, 1 drivers
v0000015ab68ee350_0 .net "Fm_out", 27 0, L_0000015ab6a69bf0;  1 drivers
v0000015ab68ee3f0_0 .net "Result", 37 0, L_0000015ab6a6a230;  1 drivers
v0000015ab68f0790_0 .net "Rm", 23 0, L_0000015ab6a6acd0;  alias, 1 drivers
v0000015ab68ee990_0 .net "ShiftCondition", 0 0, L_0000015ab6ae08c0;  1 drivers
v0000015ab68f0830_0 .net "Sm", 23 0, L_0000015ab6a693d0;  alias, 1 drivers
L_0000015ab69d0788 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015ab68ee5d0_0 .net/2u *"_ivl_0", 27 0, L_0000015ab69d0788;  1 drivers
v0000015ab68ef930_0 .net *"_ivl_100", 0 0, L_0000015ab6ae0b60;  1 drivers
v0000015ab68ef9d0_0 .net *"_ivl_102", 0 0, L_0000015ab6ae0000;  1 drivers
v0000015ab68ee7b0_0 .net *"_ivl_104", 0 0, L_0000015ab6adf040;  1 drivers
L_0000015ab69d0c08 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000015ab68ef430_0 .net/2u *"_ivl_108", 7 0, L_0000015ab69d0c08;  1 drivers
v0000015ab68ee210_0 .net *"_ivl_110", 0 0, L_0000015ab6a6cb70;  1 drivers
v0000015ab68efa70_0 .net *"_ivl_17", 0 0, L_0000015ab6a6a7d0;  1 drivers
v0000015ab68ee670_0 .net *"_ivl_19", 0 0, L_0000015ab6a69970;  1 drivers
v0000015ab68ee8f0_0 .net *"_ivl_2", 51 0, L_0000015ab6a69510;  1 drivers
v0000015ab68efb10_0 .net *"_ivl_21", 0 0, L_0000015ab6a6b4f0;  1 drivers
v0000015ab68eea30_0 .net *"_ivl_25", 7 0, L_0000015ab6a6b130;  1 drivers
L_0000015ab69d0818 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000015ab68eeb70_0 .net/2u *"_ivl_26", 7 0, L_0000015ab69d0818;  1 drivers
v0000015ab68f2ef0_0 .net *"_ivl_31", 27 0, L_0000015ab6a69150;  1 drivers
v0000015ab68f1910_0 .net *"_ivl_33", 27 0, L_0000015ab6a6aff0;  1 drivers
v0000015ab68f0b50_0 .net *"_ivl_34", 27 0, L_0000015ab6a6a0f0;  1 drivers
L_0000015ab69d0860 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000015ab68f1190_0 .net/2u *"_ivl_38", 7 0, L_0000015ab69d0860;  1 drivers
v0000015ab68f19b0_0 .net *"_ivl_4", 51 0, L_0000015ab6a6b3b0;  1 drivers
v0000015ab68f1af0_0 .net *"_ivl_40", 7 0, L_0000015ab6a69470;  1 drivers
v0000015ab68f1410_0 .net *"_ivl_42", 7 0, L_0000015ab6a6a2d0;  1 drivers
L_0000015ab69d09c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015ab68f1370_0 .net/2u *"_ivl_46", 27 0, L_0000015ab69d09c8;  1 drivers
v0000015ab68f2310_0 .net *"_ivl_48", 51 0, L_0000015ab6a6aeb0;  1 drivers
v0000015ab68f2810_0 .net *"_ivl_50", 51 0, L_0000015ab6a6b310;  1 drivers
L_0000015ab69d0a10 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015ab68f2590_0 .net *"_ivl_53", 27 0, L_0000015ab69d0a10;  1 drivers
v0000015ab68f0bf0_0 .net *"_ivl_54", 51 0, L_0000015ab6a6b770;  1 drivers
v0000015ab68f1690_0 .net *"_ivl_61", 0 0, L_0000015ab6a69e70;  1 drivers
L_0000015ab69d0a58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015ab68f2b30_0 .net/2u *"_ivl_62", 0 0, L_0000015ab69d0a58;  1 drivers
L_0000015ab69d0aa0 .functor BUFT 1, C4<000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000015ab68f2090_0 .net/2s *"_ivl_66", 29 0, L_0000015ab69d0aa0;  1 drivers
v0000015ab68f1d70_0 .net *"_ivl_68", 29 0, L_0000015ab6a6d610;  1 drivers
L_0000015ab69d07d0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015ab68f2630_0 .net *"_ivl_7", 27 0, L_0000015ab69d07d0;  1 drivers
L_0000015ab69d0ae8 .functor BUFT 1, C4<000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000015ab68f2bd0_0 .net/2s *"_ivl_70", 29 0, L_0000015ab69d0ae8;  1 drivers
v0000015ab68f17d0_0 .net *"_ivl_75", 0 0, L_0000015ab6a6d930;  1 drivers
v0000015ab68f26d0_0 .net *"_ivl_76", 31 0, L_0000015ab6a6cc10;  1 drivers
L_0000015ab69d0b30 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015ab68f14b0_0 .net *"_ivl_79", 23 0, L_0000015ab69d0b30;  1 drivers
v0000015ab68f2130_0 .net *"_ivl_8", 51 0, L_0000015ab6a6b450;  1 drivers
L_0000015ab69d0b78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015ab68f1550_0 .net/2u *"_ivl_80", 31 0, L_0000015ab69d0b78;  1 drivers
v0000015ab68f2770_0 .net *"_ivl_82", 0 0, L_0000015ab6a6bf90;  1 drivers
v0000015ab68f0a10_0 .net *"_ivl_85", 0 0, L_0000015ab6ae0a80;  1 drivers
v0000015ab68f08d0_0 .net *"_ivl_86", 29 0, L_0000015ab6ae0af0;  1 drivers
v0000015ab68f1e10_0 .net *"_ivl_89", 0 0, L_0000015ab6a6c8f0;  1 drivers
L_0000015ab69d0bc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015ab68f0c90_0 .net/2u *"_ivl_90", 0 0, L_0000015ab69d0bc0;  1 drivers
v0000015ab68f1a50_0 .net *"_ivl_97", 3 0, L_0000015ab6a6d390;  1 drivers
v0000015ab68f15f0_0 .net "guard_bit", 0 0, L_0000015ab6a6c530;  1 drivers
v0000015ab68f0d30_0 .net "inexact", 0 0, L_0000015ab6adf7b0;  alias, 1 drivers
v0000015ab68f0ab0_0 .net "lost_pre_bit", 0 0, L_0000015ab6a6a4b0;  1 drivers
v0000015ab68f12d0_0 .net "lost_shift_bits", 0 0, L_0000015ab6a6d890;  1 drivers
v0000015ab68f2d10_0 .net "low_mask", 29 0, L_0000015ab6a6d7f0;  1 drivers
v0000015ab68f1ff0_0 .net "rem_nz", 0 0, L_0000015ab6a69d30;  1 drivers
v0000015ab68f0dd0_0 .net "remainder", 23 0, L_0000015ab6a69290;  1 drivers
v0000015ab68f0e70_0 .net "shifts", 7 0, L_0000015ab6a6b6d0;  1 drivers
v0000015ab68f2f90_0 .net "tail_bits_nz", 0 0, L_0000015ab6a6dd90;  1 drivers
v0000015ab68f0f10_0 .net "underflow", 0 0, L_0000015ab6adf200;  alias, 1 drivers
L_0000015ab6a69510 .concat [ 28 24 0 0], L_0000015ab69d0788, L_0000015ab6a693d0;
L_0000015ab6a6b3b0 .concat [ 24 28 0 0], L_0000015ab6a6acd0, L_0000015ab69d07d0;
L_0000015ab6a6b450 .arith/div 52, L_0000015ab6a69510, L_0000015ab6a6b3b0;
L_0000015ab6a6a230 .part L_0000015ab6a6b450, 0, 38;
L_0000015ab6a696f0 .part L_0000015ab6a6a230, 0, 30;
L_0000015ab6a69fb0 .part L_0000015ab6a696f0, 29, 1;
L_0000015ab6a6a7d0 .reduce/nor L_0000015ab6a69fb0;
L_0000015ab6a69970 .part L_0000015ab6a696f0, 28, 1;
L_0000015ab6a6b4f0 .reduce/nor L_0000015ab6a69970;
L_0000015ab6a6b130 .ufunc/vec4 TD_tb_alu_div_32.DUT.U_DIV.div.first_one_div, 8, L_0000015ab6a696f0 (v0000015ab68eef30_0) S_0000015ab6905ca0;
L_0000015ab6a6b6d0 .functor MUXZ 8, L_0000015ab69d0818, L_0000015ab6a6b130, L_0000015ab6ae08c0, C4<>;
L_0000015ab6a69150 .part L_0000015ab6a696f0, 1, 28;
L_0000015ab6a6aff0 .part L_0000015ab6a696f0, 0, 28;
L_0000015ab6a6a0f0 .shift/l 28, L_0000015ab6a6aff0, L_0000015ab6a6b6d0;
L_0000015ab6a69bf0 .functor MUXZ 28, L_0000015ab6a6a0f0, L_0000015ab6a69150, L_0000015ab6a69fb0, C4<>;
L_0000015ab6a69470 .arith/sum 8, L_0000015ab6a69c90, L_0000015ab69d0860;
L_0000015ab6a6a2d0 .arith/sub 8, L_0000015ab6a69c90, L_0000015ab6a6b6d0;
L_0000015ab6a6a9b0 .functor MUXZ 8, L_0000015ab6a6a2d0, L_0000015ab6a69470, L_0000015ab6a69fb0, C4<>;
L_0000015ab6a6aeb0 .concat [ 28 24 0 0], L_0000015ab69d09c8, L_0000015ab6a693d0;
L_0000015ab6a6b310 .concat [ 24 28 0 0], L_0000015ab6a6acd0, L_0000015ab69d0a10;
L_0000015ab6a6b770 .arith/mod 52, L_0000015ab6a6aeb0, L_0000015ab6a6b310;
L_0000015ab6a69290 .part L_0000015ab6a6b770, 0, 24;
L_0000015ab6a69d30 .reduce/or L_0000015ab6a69290;
L_0000015ab6a69e70 .part L_0000015ab6a696f0, 0, 1;
L_0000015ab6a6a4b0 .functor MUXZ 1, L_0000015ab69d0a58, L_0000015ab6a69e70, L_0000015ab6a69fb0, C4<>;
L_0000015ab6a6d610 .shift/l 30, L_0000015ab69d0aa0, L_0000015ab6a6b6d0;
L_0000015ab6a6d7f0 .arith/sub 30, L_0000015ab6a6d610, L_0000015ab69d0ae8;
L_0000015ab6a6d930 .reduce/nor L_0000015ab6a69fb0;
L_0000015ab6a6cc10 .concat [ 8 24 0 0], L_0000015ab6a6b6d0, L_0000015ab69d0b30;
L_0000015ab6a6bf90 .cmp/ne 32, L_0000015ab6a6cc10, L_0000015ab69d0b78;
L_0000015ab6a6c8f0 .reduce/or L_0000015ab6ae0af0;
L_0000015ab6a6d890 .functor MUXZ 1, L_0000015ab69d0bc0, L_0000015ab6a6c8f0, L_0000015ab6ae0a80, C4<>;
L_0000015ab6a6c530 .part L_0000015ab6a69bf0, 4, 1;
L_0000015ab6a6d390 .part L_0000015ab6a69bf0, 0, 4;
L_0000015ab6a6dd90 .reduce/or L_0000015ab6a6d390;
L_0000015ab6a6cb70 .cmp/eq 8, L_0000015ab6a6a870, L_0000015ab69d0c08;
S_0000015ab6905ca0 .scope function.vec4.s8, "first_one_div" "first_one_div" 7 14, 7 14 0, S_0000015ab6905020;
 .timescale -9 -12;
v0000015ab68eef30_0 .var "bits", 29 0;
; Variable first_one_div is vec4 return value of scope S_0000015ab6905ca0
v0000015ab68f00b0_0 .var "found", 0 0;
v0000015ab68efbb0_0 .var/i "idx", 31 0;
TD_tb_alu_div_32.DUT.U_DIV.div.first_one_div ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015ab68f00b0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to first_one_div (store_vec4_to_lval)
    %pushi/vec4 27, 0, 32;
    %store/vec4 v0000015ab68efbb0_0, 0, 32;
T_1.4 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000015ab68efbb0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0000015ab68f00b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_1.5, 8;
    %load/vec4 v0000015ab68eef30_0;
    %load/vec4 v0000015ab68efbb0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 28, 0, 33;
    %load/vec4 v0000015ab68efbb0_0;
    %pad/s 33;
    %sub;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to first_one_div (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015ab68f00b0_0, 0, 1;
T_1.6 ;
    %load/vec4 v0000015ab68efbb0_0;
    %subi 1, 0, 32;
    %store/vec4 v0000015ab68efbb0_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %end;
S_0000015ab6904210 .scope module, "rounder" "RoundNearestEven" 7 46, 6 22 0, S_0000015ab6905020;
 .timescale -9 -12;
    .port_info 0 /INPUT 28 "ms";
    .port_info 1 /INPUT 8 "exp";
    .port_info 2 /OUTPUT 23 "ms_round";
    .port_info 3 /OUTPUT 8 "exp_round";
P_0000015ab6831e90 .param/l "BS" 0 6 22, +C4<00000000000000000000000000011111>;
P_0000015ab6831ec8 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000111>;
P_0000015ab6831f00 .param/l "FSIZE" 0 6 22, +C4<000000000000000000000000000011011>;
P_0000015ab6831f38 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000010110>;
L_0000015ab6ae0070 .functor NOT 1, L_0000015ab6a69a10, C4<0>, C4<0>, C4<0>;
L_0000015ab6ae0460 .functor OR 1, L_0000015ab6a6a370, L_0000015ab6a6aaf0, C4<0>, C4<0>;
L_0000015ab6adfba0 .functor AND 1, L_0000015ab6a6ad70, L_0000015ab6ae0460, C4<1>, C4<1>;
v0000015ab68f0470_0 .net *"_ivl_11", 22 0, L_0000015ab6a6aa50;  1 drivers
v0000015ab68ef6b0_0 .net *"_ivl_12", 23 0, L_0000015ab6a691f0;  1 drivers
L_0000015ab69d08a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015ab68eedf0_0 .net *"_ivl_15", 0 0, L_0000015ab69d08a8;  1 drivers
v0000015ab68ef070_0 .net *"_ivl_17", 0 0, L_0000015ab6a6aaf0;  1 drivers
v0000015ab68ef4d0_0 .net *"_ivl_19", 0 0, L_0000015ab6ae0460;  1 drivers
v0000015ab68efe30_0 .net *"_ivl_21", 0 0, L_0000015ab6adfba0;  1 drivers
L_0000015ab69d08f0 .functor BUFT 1, C4<000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000015ab68ee850_0 .net/2u *"_ivl_22", 23 0, L_0000015ab69d08f0;  1 drivers
L_0000015ab69d0938 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015ab68efcf0_0 .net/2u *"_ivl_24", 23 0, L_0000015ab69d0938;  1 drivers
v0000015ab68ef570_0 .net *"_ivl_26", 23 0, L_0000015ab6a6a410;  1 drivers
v0000015ab68f05b0_0 .net *"_ivl_3", 3 0, L_0000015ab6a6b1d0;  1 drivers
v0000015ab68efed0_0 .net *"_ivl_33", 0 0, L_0000015ab6a69b50;  1 drivers
v0000015ab68efd90_0 .net *"_ivl_34", 7 0, L_0000015ab6a69dd0;  1 drivers
L_0000015ab69d0980 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000015ab68ee170_0 .net *"_ivl_37", 6 0, L_0000015ab69d0980;  1 drivers
v0000015ab68eff70_0 .net *"_ivl_7", 0 0, L_0000015ab6a69a10;  1 drivers
v0000015ab68eec10_0 .net "boolean", 0 0, L_0000015ab6a6a370;  1 drivers
v0000015ab68ef750_0 .net "exp", 7 0, L_0000015ab6a6a9b0;  alias, 1 drivers
v0000015ab68ef2f0_0 .net "exp_round", 7 0, L_0000015ab6a6a870;  alias, 1 drivers
v0000015ab68ef390_0 .net "guard", 0 0, L_0000015ab6a6ad70;  1 drivers
v0000015ab68f0010_0 .net "is_even", 0 0, L_0000015ab6ae0070;  1 drivers
v0000015ab68f01f0_0 .net "ms", 27 0, L_0000015ab6a69bf0;  alias, 1 drivers
v0000015ab68f0290_0 .net "ms_round", 22 0, L_0000015ab6a69ab0;  alias, 1 drivers
v0000015ab68ef7f0_0 .net "temp", 23 0, L_0000015ab6a695b0;  1 drivers
L_0000015ab6a6ad70 .part L_0000015ab6a69bf0, 4, 1;
L_0000015ab6a6b1d0 .part L_0000015ab6a69bf0, 0, 4;
L_0000015ab6a6a370 .reduce/or L_0000015ab6a6b1d0;
L_0000015ab6a69a10 .part L_0000015ab6a69bf0, 5, 1;
L_0000015ab6a6aa50 .part L_0000015ab6a69bf0, 5, 23;
L_0000015ab6a691f0 .concat [ 23 1 0 0], L_0000015ab6a6aa50, L_0000015ab69d08a8;
L_0000015ab6a6aaf0 .reduce/nor L_0000015ab6ae0070;
L_0000015ab6a6a410 .functor MUXZ 24, L_0000015ab69d0938, L_0000015ab69d08f0, L_0000015ab6adfba0, C4<>;
L_0000015ab6a695b0 .arith/sum 24, L_0000015ab6a691f0, L_0000015ab6a6a410;
L_0000015ab6a69ab0 .part L_0000015ab6a695b0, 0, 23;
L_0000015ab6a69b50 .part L_0000015ab6a695b0, 23, 1;
L_0000015ab6a69dd0 .concat [ 1 7 0 0], L_0000015ab6a69b50, L_0000015ab69d0980;
L_0000015ab6a6a870 .arith/sum 8, L_0000015ab6a6a9b0, L_0000015ab6a69dd0;
S_0000015ab6905340 .scope module, "flag4" "is_invalid_op" 7 116, 8 34 0, S_0000015ab6904850;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "Exp1";
    .port_info 1 /INPUT 8 "Exp2";
    .port_info 2 /INPUT 23 "Man1";
    .port_info 3 /INPUT 23 "Man2";
    .port_info 4 /OUTPUT 1 "InvalidOp";
P_0000015ab62c3620 .param/l "BS" 0 8 34, +C4<00000000000000000000000000011111>;
P_0000015ab62c3658 .param/l "EBS" 0 8 34, +C4<00000000000000000000000000000111>;
P_0000015ab62c3690 .param/l "MBS" 0 8 34, +C4<00000000000000000000000000010110>;
L_0000015ab6adfa50 .functor AND 1, L_0000015ab6a6d070, L_0000015ab6a6d750, C4<1>, C4<1>;
L_0000015ab6adfc80 .functor AND 1, L_0000015ab6a6bb30, L_0000015ab6a6cf30, C4<1>, C4<1>;
L_0000015ab6adf580 .functor AND 1, L_0000015ab6a6c490, L_0000015ab6a6dc50, C4<1>, C4<1>;
L_0000015ab6adf2e0 .functor AND 1, L_0000015ab6a6c7b0, L_0000015ab6a6de30, C4<1>, C4<1>;
L_0000015ab6adfcf0 .functor OR 1, L_0000015ab6adfa50, L_0000015ab6adfc80, C4<0>, C4<0>;
L_0000015ab6adf350 .functor OR 1, L_0000015ab6adfcf0, L_0000015ab6adf580, C4<0>, C4<0>;
L_0000015ab6adf890 .functor OR 1, L_0000015ab6adf350, L_0000015ab6adf2e0, C4<0>, C4<0>;
v0000015ab68f3030_0 .net "Exp1", 7 0, L_0000015ab6a6b270;  alias, 1 drivers
v0000015ab68f1730_0 .net "Exp2", 7 0, L_0000015ab6a69790;  alias, 1 drivers
v0000015ab68f1870_0 .net "InvalidOp", 0 0, L_0000015ab6adf890;  alias, 1 drivers
v0000015ab68f0fb0_0 .net "Man1", 22 0, L_0000015ab6a6ab90;  alias, 1 drivers
v0000015ab68f1050_0 .net "Man2", 22 0, L_0000015ab6a6b630;  alias, 1 drivers
v0000015ab68f29f0_0 .net *"_ivl_1", 0 0, L_0000015ab6a6d070;  1 drivers
v0000015ab68f1b90_0 .net *"_ivl_13", 0 0, L_0000015ab6a6c490;  1 drivers
v0000015ab68f2c70_0 .net *"_ivl_15", 0 0, L_0000015ab6a6dc50;  1 drivers
v0000015ab68f1eb0_0 .net *"_ivl_19", 0 0, L_0000015ab6a6c7b0;  1 drivers
v0000015ab68f10f0_0 .net *"_ivl_21", 0 0, L_0000015ab6a6de30;  1 drivers
v0000015ab68f1230_0 .net *"_ivl_24", 0 0, L_0000015ab6adfcf0;  1 drivers
v0000015ab68f0970_0 .net *"_ivl_26", 0 0, L_0000015ab6adf350;  1 drivers
v0000015ab68f2db0_0 .net *"_ivl_3", 0 0, L_0000015ab6a6d750;  1 drivers
v0000015ab68f1c30_0 .net *"_ivl_7", 0 0, L_0000015ab6a6bb30;  1 drivers
v0000015ab68f1f50_0 .net *"_ivl_9", 0 0, L_0000015ab6a6cf30;  1 drivers
v0000015ab68f1cd0_0 .net "is_inf_Val1", 0 0, L_0000015ab6adfa50;  1 drivers
v0000015ab68f21d0_0 .net "is_inf_Val2", 0 0, L_0000015ab6adfc80;  1 drivers
v0000015ab68f2270_0 .net "is_invalid_Val1", 0 0, L_0000015ab6adf580;  1 drivers
v0000015ab68f2e50_0 .net "is_invalid_Val2", 0 0, L_0000015ab6adf2e0;  1 drivers
L_0000015ab6a6d070 .reduce/and L_0000015ab6a6b270;
L_0000015ab6a6d750 .reduce/nor L_0000015ab6a6ab90;
L_0000015ab6a6bb30 .reduce/and L_0000015ab6a69790;
L_0000015ab6a6cf30 .reduce/nor L_0000015ab6a6b630;
L_0000015ab6a6c490 .reduce/and L_0000015ab6a6b270;
L_0000015ab6a6dc50 .reduce/or L_0000015ab6a6ab90;
L_0000015ab6a6c7b0 .reduce/and L_0000015ab6a69790;
L_0000015ab6a6de30 .reduce/or L_0000015ab6a6b630;
S_0000015ab6909bf0 .scope module, "U_MUL" "ProductHP" 4 66, 9 90 0, S_0000015ab683e8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "S";
    .port_info 1 /INPUT 32 "R";
    .port_info 2 /OUTPUT 32 "F";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow";
    .port_info 5 /OUTPUT 1 "inv_op";
    .port_info 6 /OUTPUT 1 "inexact";
P_0000015ab62eefc0 .param/l "BS" 0 9 90, +C4<00000000000000000000000000011111>;
P_0000015ab62eeff8 .param/l "EBS" 0 9 90, +C4<00000000000000000000000000000111>;
P_0000015ab62ef030 .param/l "MBS" 0 9 90, +C4<00000000000000000000000000010110>;
L_0000015ab6ae0310 .functor XOR 1, L_0000015ab6a86890, L_0000015ab6a857b0, C4<0>, C4<0>;
L_0000015ab6adf430 .functor AND 1, L_0000015ab6a85170, L_0000015ab6a869d0, C4<1>, C4<1>;
L_0000015ab6adff20 .functor AND 1, L_0000015ab6a85e90, L_0000015ab6a86930, C4<1>, C4<1>;
L_0000015ab6adf6d0 .functor OR 1, L_0000015ab6adf430, L_0000015ab6adff20, C4<0>, C4<0>;
L_0000015ab6adf740 .functor AND 1, L_0000015ab6a698d0, L_0000015ab6a6b590, C4<1>, C4<1>;
L_0000015ab6adf4a0 .functor OR 1, L_0000015ab6adf740, L_0000015ab6a878d0, C4<0>, C4<0>;
L_0000015ab6ae0a10 .functor OR 1, L_0000015ab6adf4a0, L_0000015ab6ae02a0, C4<0>, C4<0>;
v0000015ab68f8df0_0 .net "F", 31 0, L_0000015ab6a887d0;  alias, 1 drivers
v0000015ab68f9930_0 .net "R", 31 0, v0000015ab6969180_0;  alias, 1 drivers
v0000015ab68f8e90_0 .net "S", 31 0, v0000015ab69694a0_0;  alias, 1 drivers
L_0000015ab69d0398 .functor BUFT 1, C4<011111111>, C4<0>, C4<0>, C4<0>;
v0000015ab68f8ad0_0 .net/2u *"_ivl_101", 8 0, L_0000015ab69d0398;  1 drivers
v0000015ab68f8b70_0 .net *"_ivl_103", 0 0, L_0000015ab6a6b590;  1 drivers
L_0000015ab69d1118 .functor BUFT 1, C4<001111111>, C4<0>, C4<0>, C4<0>;
v0000015ab68f8c10_0 .net *"_ivl_107", 8 0, L_0000015ab69d1118;  1 drivers
L_0000015ab69d03e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015ab68f8cb0_0 .net/2u *"_ivl_113", 0 0, L_0000015ab69d03e0;  1 drivers
v0000015ab68f9a70_0 .net *"_ivl_115", 0 0, L_0000015ab6adf4a0;  1 drivers
v0000015ab68fc590_0 .net *"_ivl_117", 0 0, L_0000015ab6ae0a10;  1 drivers
L_0000015ab69d0428 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015ab68fcdb0_0 .net/2u *"_ivl_121", 0 0, L_0000015ab69d0428;  1 drivers
L_0000015ab69d0470 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015ab68fad30_0 .net/2u *"_ivl_125", 0 0, L_0000015ab69d0470;  1 drivers
L_0000015ab69cfae0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000015ab68faab0_0 .net/2u *"_ivl_14", 7 0, L_0000015ab69cfae0;  1 drivers
v0000015ab68fae70_0 .net *"_ivl_16", 0 0, L_0000015ab6a85170;  1 drivers
L_0000015ab69cfb28 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015ab68fc3b0_0 .net/2u *"_ivl_18", 22 0, L_0000015ab69cfb28;  1 drivers
v0000015ab68fb9b0_0 .net *"_ivl_20", 0 0, L_0000015ab6a869d0;  1 drivers
L_0000015ab69cfb70 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000015ab68fc770_0 .net/2u *"_ivl_24", 7 0, L_0000015ab69cfb70;  1 drivers
v0000015ab68fbeb0_0 .net *"_ivl_26", 0 0, L_0000015ab6a85e90;  1 drivers
L_0000015ab69cfbb8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015ab68fbcd0_0 .net/2u *"_ivl_28", 22 0, L_0000015ab69cfbb8;  1 drivers
v0000015ab68fb870_0 .net *"_ivl_30", 0 0, L_0000015ab6a86930;  1 drivers
v0000015ab68fcb30_0 .net *"_ivl_38", 7 0, L_0000015ab6a850d0;  1 drivers
v0000015ab68fc450_0 .net *"_ivl_42", 8 0, L_0000015ab6a86ed0;  1 drivers
L_0000015ab69cfc48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015ab68fc9f0_0 .net *"_ivl_45", 0 0, L_0000015ab69cfc48;  1 drivers
v0000015ab68fbaf0_0 .net *"_ivl_46", 8 0, L_0000015ab6a852b0;  1 drivers
L_0000015ab69cfc90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015ab68fbd70_0 .net *"_ivl_49", 0 0, L_0000015ab69cfc90;  1 drivers
v0000015ab68fac90_0 .net *"_ivl_52", 8 0, L_0000015ab6a86c50;  1 drivers
L_0000015ab69cfcd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015ab68fc630_0 .net *"_ivl_55", 0 0, L_0000015ab69cfcd8;  1 drivers
v0000015ab68fbb90_0 .net *"_ivl_56", 8 0, L_0000015ab6a85030;  1 drivers
L_0000015ab69cfd20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015ab68fcd10_0 .net *"_ivl_59", 0 0, L_0000015ab69cfd20;  1 drivers
v0000015ab68fcef0_0 .net *"_ivl_60", 8 0, L_0000015ab6a86e30;  1 drivers
L_0000015ab69d1040 .functor BUFT 1, C4<001111111>, C4<0>, C4<0>, C4<0>;
v0000015ab68fb910_0 .net *"_ivl_62", 8 0, L_0000015ab69d1040;  1 drivers
L_0000015ab69cfd68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000015ab68fab50_0 .net/2u *"_ivl_68", 0 0, L_0000015ab69cfd68;  1 drivers
L_0000015ab69cfdb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000015ab68fb190_0 .net/2u *"_ivl_72", 0 0, L_0000015ab69cfdb0;  1 drivers
L_0000015ab69d02c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015ab68fba50_0 .net/2u *"_ivl_78", 0 0, L_0000015ab69d02c0;  1 drivers
v0000015ab68fbc30_0 .net *"_ivl_80", 0 0, L_0000015ab6a87790;  1 drivers
L_0000015ab69d0308 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000015ab68fb410_0 .net/2u *"_ivl_84", 7 0, L_0000015ab69d0308;  1 drivers
v0000015ab68fb370_0 .net *"_ivl_86", 7 0, L_0000015ab6a88910;  1 drivers
L_0000015ab69d0350 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015ab68fc310_0 .net/2u *"_ivl_91", 22 0, L_0000015ab69d0350;  1 drivers
v0000015ab68fc810_0 .net *"_ivl_93", 22 0, L_0000015ab6a87830;  1 drivers
L_0000015ab69d10d0 .functor BUFT 1, C4<001111111>, C4<0>, C4<0>, C4<0>;
v0000015ab68fc6d0_0 .net *"_ivl_95", 8 0, L_0000015ab69d10d0;  1 drivers
v0000015ab68fabf0_0 .net *"_ivl_99", 0 0, L_0000015ab6a698d0;  1 drivers
L_0000015ab69cfc00 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v0000015ab68fb0f0_0 .net "bias", 7 0, L_0000015ab69cfc00;  1 drivers
v0000015ab68fc090_0 .net "despues_la_borro", 8 0, L_0000015ab6a85f30;  1 drivers
v0000015ab68fc1d0_0 .net "e1", 7 0, L_0000015ab6a867f0;  1 drivers
v0000015ab68fc8b0_0 .net "e2", 7 0, L_0000015ab6a85490;  1 drivers
v0000015ab68fca90_0 .net "evaluate_flags", 8 0, L_0000015ab6a86a70;  1 drivers
v0000015ab68fc270_0 .net "exp_final", 7 0, L_0000015ab6ae0540;  1 drivers
v0000015ab68fc4f0_0 .net "exp_to_use", 7 0, L_0000015ab6a84a90;  1 drivers
v0000015ab68fa8d0_0 .net "inexact", 0 0, L_0000015ab6a6b810;  alias, 1 drivers
v0000015ab68fc950_0 .net "inexact_core", 0 0, L_0000015ab6ae0230;  1 drivers
v0000015ab68fb4b0_0 .net "inv_op", 0 0, L_0000015ab6ae02a0;  alias, 1 drivers
v0000015ab68fadd0_0 .net "is_zero_r", 0 0, L_0000015ab6adff20;  1 drivers
v0000015ab68fbe10_0 .net "is_zero_s", 0 0, L_0000015ab6adf430;  1 drivers
v0000015ab68fcbd0_0 .net "m1", 22 0, L_0000015ab6a86430;  1 drivers
v0000015ab68faf10_0 .net "m2", 22 0, L_0000015ab6a85c10;  1 drivers
v0000015ab68fafb0_0 .net "m_final", 22 0, L_0000015ab6adfac0;  1 drivers
v0000015ab68fce50_0 .net "over_t1", 0 0, L_0000015ab6adf740;  1 drivers
v0000015ab68fbf50_0 .net "over_t2", 0 0, L_0000015ab6a878d0;  1 drivers
v0000015ab68fb230_0 .net "overflow", 0 0, L_0000015ab6a6a5f0;  alias, 1 drivers
v0000015ab68fbff0_0 .net "param_m1", 23 0, L_0000015ab6a86b10;  1 drivers
v0000015ab68fcc70_0 .net "param_m2", 23 0, L_0000015ab6a85990;  1 drivers
v0000015ab68fcf90_0 .net "result_is_zero", 0 0, L_0000015ab6adf6d0;  1 drivers
v0000015ab68fc130_0 .net "s1", 0 0, L_0000015ab6a86890;  1 drivers
v0000015ab68fd030_0 .net "s2", 0 0, L_0000015ab6a857b0;  1 drivers
v0000015ab68fb050_0 .net "sign", 0 0, L_0000015ab6ae0310;  1 drivers
v0000015ab68fb7d0_0 .net "under_t1", 0 0, L_0000015ab6a69830;  1 drivers
v0000015ab68fb2d0_0 .net "underflow", 0 0, L_0000015ab6a6af50;  alias, 1 drivers
L_0000015ab6a86430 .part v0000015ab69694a0_0, 0, 23;
L_0000015ab6a85c10 .part v0000015ab6969180_0, 0, 23;
L_0000015ab6a867f0 .part v0000015ab69694a0_0, 23, 8;
L_0000015ab6a85490 .part v0000015ab6969180_0, 23, 8;
L_0000015ab6a86890 .part v0000015ab69694a0_0, 31, 1;
L_0000015ab6a857b0 .part v0000015ab6969180_0, 31, 1;
L_0000015ab6a85170 .cmp/eq 8, L_0000015ab6a867f0, L_0000015ab69cfae0;
L_0000015ab6a869d0 .cmp/eq 23, L_0000015ab6a86430, L_0000015ab69cfb28;
L_0000015ab6a85e90 .cmp/eq 8, L_0000015ab6a85490, L_0000015ab69cfb70;
L_0000015ab6a86930 .cmp/eq 23, L_0000015ab6a85c10, L_0000015ab69cfbb8;
L_0000015ab6a850d0 .arith/sum 8, L_0000015ab6a867f0, L_0000015ab6a85490;
L_0000015ab6a84a90 .arith/sub 8, L_0000015ab6a850d0, L_0000015ab69cfc00;
L_0000015ab6a86ed0 .concat [ 8 1 0 0], L_0000015ab6a867f0, L_0000015ab69cfc48;
L_0000015ab6a852b0 .concat [ 8 1 0 0], L_0000015ab6a85490, L_0000015ab69cfc90;
L_0000015ab6a86a70 .arith/sum 9, L_0000015ab6a86ed0, L_0000015ab6a852b0;
L_0000015ab6a86c50 .concat [ 8 1 0 0], L_0000015ab6a867f0, L_0000015ab69cfcd8;
L_0000015ab6a85030 .concat [ 8 1 0 0], L_0000015ab6a85490, L_0000015ab69cfd20;
L_0000015ab6a86e30 .arith/sum 9, L_0000015ab6a86c50, L_0000015ab6a85030;
L_0000015ab6a85f30 .arith/sub 9, L_0000015ab6a86e30, L_0000015ab69d1040;
L_0000015ab6a86b10 .concat [ 23 1 0 0], L_0000015ab6a86430, L_0000015ab69cfd68;
L_0000015ab6a85990 .concat [ 23 1 0 0], L_0000015ab6a85c10, L_0000015ab69cfdb0;
L_0000015ab6a87790 .functor MUXZ 1, L_0000015ab6ae0310, L_0000015ab69d02c0, L_0000015ab6adf6d0, C4<>;
L_0000015ab6a88910 .functor MUXZ 8, L_0000015ab6ae0540, L_0000015ab69d0308, L_0000015ab6adf6d0, C4<>;
L_0000015ab6a887d0 .concat8 [ 23 8 1 0], L_0000015ab6a87830, L_0000015ab6a88910, L_0000015ab6a87790;
L_0000015ab6a87830 .functor MUXZ 23, L_0000015ab6adfac0, L_0000015ab69d0350, L_0000015ab6adf6d0, C4<>;
L_0000015ab6a698d0 .cmp/ge 9, L_0000015ab6a86a70, L_0000015ab69d10d0;
L_0000015ab6a6b590 .cmp/ge 9, L_0000015ab6a85f30, L_0000015ab69d0398;
L_0000015ab6a69830 .cmp/gt 9, L_0000015ab69d1118, L_0000015ab6a86a70;
L_0000015ab6a6a5f0 .functor MUXZ 1, L_0000015ab6ae0a10, L_0000015ab69d03e0, L_0000015ab6adf6d0, C4<>;
L_0000015ab6a6af50 .functor MUXZ 1, L_0000015ab6a69830, L_0000015ab69d0428, L_0000015ab6adf6d0, C4<>;
L_0000015ab6a6b810 .functor MUXZ 1, L_0000015ab6ae0230, L_0000015ab69d0470, L_0000015ab6adf6d0, C4<>;
S_0000015ab6907030 .scope module, "flag4" "is_invalid_op" 9 132, 8 34 0, S_0000015ab6909bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "Exp1";
    .port_info 1 /INPUT 8 "Exp2";
    .port_info 2 /INPUT 23 "Man1";
    .port_info 3 /INPUT 23 "Man2";
    .port_info 4 /OUTPUT 1 "InvalidOp";
P_0000015ab682e080 .param/l "BS" 0 8 34, +C4<00000000000000000000000000011111>;
P_0000015ab682e0b8 .param/l "EBS" 0 8 34, +C4<00000000000000000000000000000111>;
P_0000015ab682e0f0 .param/l "MBS" 0 8 34, +C4<00000000000000000000000000010110>;
L_0000015ab6ae0690 .functor AND 1, L_0000015ab6a87b50, L_0000015ab6a88730, C4<1>, C4<1>;
L_0000015ab6ae0850 .functor AND 1, L_0000015ab6a87d30, L_0000015ab6a88230, C4<1>, C4<1>;
L_0000015ab6ae0700 .functor AND 1, L_0000015ab6a88a50, L_0000015ab6a882d0, C4<1>, C4<1>;
L_0000015ab6adf970 .functor AND 1, L_0000015ab6a88370, L_0000015ab6a88550, C4<1>, C4<1>;
L_0000015ab6adf510 .functor OR 1, L_0000015ab6ae0690, L_0000015ab6ae0850, C4<0>, C4<0>;
L_0000015ab6adf120 .functor OR 1, L_0000015ab6adf510, L_0000015ab6ae0700, C4<0>, C4<0>;
L_0000015ab6ae02a0 .functor OR 1, L_0000015ab6adf120, L_0000015ab6adf970, C4<0>, C4<0>;
v0000015ab68f7b30_0 .net "Exp1", 7 0, L_0000015ab6a867f0;  alias, 1 drivers
v0000015ab68f69b0_0 .net "Exp2", 7 0, L_0000015ab6a85490;  alias, 1 drivers
v0000015ab68f74f0_0 .net "InvalidOp", 0 0, L_0000015ab6ae02a0;  alias, 1 drivers
v0000015ab68f6af0_0 .net "Man1", 22 0, L_0000015ab6a86430;  alias, 1 drivers
v0000015ab68f5dd0_0 .net "Man2", 22 0, L_0000015ab6a85c10;  alias, 1 drivers
v0000015ab68f60f0_0 .net *"_ivl_1", 0 0, L_0000015ab6a87b50;  1 drivers
v0000015ab68f7090_0 .net *"_ivl_13", 0 0, L_0000015ab6a88a50;  1 drivers
v0000015ab68f6c30_0 .net *"_ivl_15", 0 0, L_0000015ab6a882d0;  1 drivers
v0000015ab68f7130_0 .net *"_ivl_19", 0 0, L_0000015ab6a88370;  1 drivers
v0000015ab68f6cd0_0 .net *"_ivl_21", 0 0, L_0000015ab6a88550;  1 drivers
v0000015ab68f65f0_0 .net *"_ivl_24", 0 0, L_0000015ab6adf510;  1 drivers
v0000015ab68f6050_0 .net *"_ivl_26", 0 0, L_0000015ab6adf120;  1 drivers
v0000015ab68f73b0_0 .net *"_ivl_3", 0 0, L_0000015ab6a88730;  1 drivers
v0000015ab68f7a90_0 .net *"_ivl_7", 0 0, L_0000015ab6a87d30;  1 drivers
v0000015ab68f7310_0 .net *"_ivl_9", 0 0, L_0000015ab6a88230;  1 drivers
v0000015ab68f6690_0 .net "is_inf_Val1", 0 0, L_0000015ab6ae0690;  1 drivers
v0000015ab68f78b0_0 .net "is_inf_Val2", 0 0, L_0000015ab6ae0850;  1 drivers
v0000015ab68f7450_0 .net "is_invalid_Val1", 0 0, L_0000015ab6ae0700;  1 drivers
v0000015ab68f7590_0 .net "is_invalid_Val2", 0 0, L_0000015ab6adf970;  1 drivers
L_0000015ab6a87b50 .reduce/and L_0000015ab6a867f0;
L_0000015ab6a88730 .reduce/nor L_0000015ab6a86430;
L_0000015ab6a87d30 .reduce/and L_0000015ab6a85490;
L_0000015ab6a88230 .reduce/nor L_0000015ab6a85c10;
L_0000015ab6a88a50 .reduce/and L_0000015ab6a867f0;
L_0000015ab6a882d0 .reduce/or L_0000015ab6a86430;
L_0000015ab6a88370 .reduce/and L_0000015ab6a85490;
L_0000015ab6a88550 .reduce/or L_0000015ab6a85c10;
S_0000015ab69074e0 .scope module, "product_mantisa" "Prod" 9 124, 9 3 0, S_0000015ab6909bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "Sm";
    .port_info 1 /INPUT 24 "Rm";
    .port_info 2 /INPUT 8 "ExpIn";
    .port_info 3 /OUTPUT 23 "Fm";
    .port_info 4 /OUTPUT 8 "ExpOut";
    .port_info 5 /OUTPUT 1 "overflow";
    .port_info 6 /OUTPUT 1 "inexact";
P_0000015ab6831030 .param/l "BS" 0 9 3, +C4<00000000000000000000000000011111>;
P_0000015ab6831068 .param/l "EBS" 0 9 3, +C4<00000000000000000000000000000111>;
P_0000015ab68310a0 .param/l "FSIZE" 0 9 12, +C4<000000000000000000000000000011011>;
P_0000015ab68310d8 .param/l "MBS" 0 9 3, +C4<00000000000000000000000000010110>;
P_0000015ab6831110 .param/l "MSIZE" 0 9 13, +C4<0000000000000000000000000000101111>;
P_0000015ab6831148 .param/l "STEAMSIZE" 0 9 14, +C4<00000000000000000000000000000110101>;
L_0000015ab6ae0770 .functor AND 1, L_0000015ab6a85d50, L_0000015ab6a86f70, C4<1>, C4<1>;
L_0000015ab6adfac0 .functor BUFZ 23, L_0000015ab6a880f0, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_0000015ab6ae0540 .functor BUFZ 8, L_0000015ab6a88410, C4<00000000>, C4<00000000>, C4<00000000>;
v0000015ab68f9ed0_0 .net "Debe", 0 0, L_0000015ab6a85cb0;  1 drivers
v0000015ab68f9b10_0 .net "ExpIn", 7 0, L_0000015ab6a84a90;  alias, 1 drivers
v0000015ab68f92f0_0 .net "ExpOut", 7 0, L_0000015ab6ae0540;  alias, 1 drivers
v0000015ab68f9f70_0 .net "Fm", 22 0, L_0000015ab6adfac0;  alias, 1 drivers
v0000015ab68f8530_0 .net "Result", 47 0, L_0000015ab6a86cf0;  1 drivers
v0000015ab68f80d0_0 .net "Rm", 23 0, L_0000015ab6a85990;  alias, 1 drivers
v0000015ab68fa010_0 .net "ShiftCondition", 0 0, L_0000015ab6ae0770;  1 drivers
v0000015ab68f82b0_0 .net "Sm", 23 0, L_0000015ab6a86b10;  alias, 1 drivers
v0000015ab68f96b0_0 .net *"_ivl_0", 47 0, L_0000015ab6a86d90;  1 drivers
v0000015ab68f9bb0_0 .net *"_ivl_13", 0 0, L_0000015ab6a85d50;  1 drivers
v0000015ab68f87b0_0 .net *"_ivl_15", 0 0, L_0000015ab6a85fd0;  1 drivers
v0000015ab68fa0b0_0 .net *"_ivl_17", 0 0, L_0000015ab6a86f70;  1 drivers
v0000015ab68f9c50_0 .net *"_ivl_21", 7 0, L_0000015ab6a84950;  1 drivers
v0000015ab68fa290_0 .net *"_ivl_23", 46 0, L_0000015ab6a84e50;  1 drivers
v0000015ab68f94d0_0 .net *"_ivl_24", 12 0, L_0000015ab6a849f0;  1 drivers
L_0000015ab69cfe88 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000015ab68fa330_0 .net *"_ivl_27", 4 0, L_0000015ab69cfe88;  1 drivers
L_0000015ab69cfed0 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v0000015ab68f9cf0_0 .net/2u *"_ivl_28", 12 0, L_0000015ab69cfed0;  1 drivers
L_0000015ab69cfdf8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015ab68f9e30_0 .net *"_ivl_3", 23 0, L_0000015ab69cfdf8;  1 drivers
v0000015ab68f8350_0 .net *"_ivl_32", 12 0, L_0000015ab6a84c70;  1 drivers
L_0000015ab69cff18 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000015ab68f91b0_0 .net *"_ivl_35", 4 0, L_0000015ab69cff18;  1 drivers
L_0000015ab69cff60 .functor BUFT 1, C4<0000000000001>, C4<0>, C4<0>, C4<0>;
v0000015ab68f9610_0 .net/2u *"_ivl_36", 12 0, L_0000015ab69cff60;  1 drivers
v0000015ab68fa510_0 .net *"_ivl_38", 12 0, L_0000015ab6a84ef0;  1 drivers
v0000015ab68f8170_0 .net *"_ivl_4", 47 0, L_0000015ab6a84f90;  1 drivers
v0000015ab68f9570_0 .net *"_ivl_40", 12 0, L_0000015ab6a875b0;  1 drivers
L_0000015ab69cffa8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000015ab68f8490_0 .net *"_ivl_43", 4 0, L_0000015ab69cffa8;  1 drivers
v0000015ab68f88f0_0 .net *"_ivl_44", 12 0, L_0000015ab6a87f10;  1 drivers
v0000015ab68f85d0_0 .net *"_ivl_46", 12 0, L_0000015ab6a884b0;  1 drivers
L_0000015ab69cfff0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000015ab68f83f0_0 .net/2u *"_ivl_50", 5 0, L_0000015ab69cfff0;  1 drivers
v0000015ab68f8670_0 .net *"_ivl_54", 53 0, L_0000015ab6a88c30;  1 drivers
v0000015ab68f9750_0 .net *"_ivl_56", 29 0, L_0000015ab6a87fb0;  1 drivers
L_0000015ab69d0038 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015ab68f8210_0 .net *"_ivl_58", 23 0, L_0000015ab69d0038;  1 drivers
v0000015ab68f8710_0 .net *"_ivl_60", 53 0, L_0000015ab6a88cd0;  1 drivers
v0000015ab68fa790_0 .net *"_ivl_62", 30 0, L_0000015ab6a88b90;  1 drivers
L_0000015ab69d0080 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015ab68f97f0_0 .net *"_ivl_64", 22 0, L_0000015ab69d0080;  1 drivers
v0000015ab68fa150_0 .net *"_ivl_68", 53 0, L_0000015ab6a87970;  1 drivers
L_0000015ab69cfe40 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015ab68f9070_0 .net *"_ivl_7", 23 0, L_0000015ab69cfe40;  1 drivers
v0000015ab68f9d90_0 .net *"_ivl_79", 1 0, L_0000015ab6a87c90;  1 drivers
L_0000015ab69d0278 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015ab68fa1f0_0 .net/2u *"_ivl_99", 0 0, L_0000015ab69d0278;  1 drivers
v0000015ab68f9890_0 .net "exp_pre", 7 0, L_0000015ab6a885f0;  1 drivers
v0000015ab68fa3d0_0 .net "exp_rnd", 7 0, L_0000015ab6a88410;  1 drivers
v0000015ab68f9110_0 .net "frac_rnd", 22 0, L_0000015ab6a880f0;  1 drivers
v0000015ab68fa470_0 .net "guard", 0 0, L_0000015ab6a87bf0;  1 drivers
v0000015ab68f99d0_0 .net "h_overflow", 0 0, L_0000015ab6a87510;  1 drivers
v0000015ab68f9250_0 .net "inexact", 0 0, L_0000015ab6ae0230;  alias, 1 drivers
v0000015ab68f8850_0 .net "ms15", 27 0, L_0000015ab6a88d70;  1 drivers
v0000015ab68f8f30_0 .net "overflow", 0 0, L_0000015ab6a878d0;  alias, 1 drivers
v0000015ab68fa5b0_0 .net "rest3", 2 0, L_0000015ab6a87150;  1 drivers
v0000015ab68fa650_0 .net "rest4", 3 0, L_0000015ab6a87a10;  1 drivers
v0000015ab68fa6f0_0 .net "shifts", 12 0, L_0000015ab6a84bd0;  1 drivers
v0000015ab68f8d50_0 .net "sticky", 0 0, L_0000015ab6a87650;  1 drivers
v0000015ab68fa830_0 .net "stream0", 53 0, L_0000015ab6a871f0;  1 drivers
v0000015ab68f9390_0 .net "stream1", 53 0, L_0000015ab6a88190;  1 drivers
v0000015ab68f8990_0 .net "stream2", 53 0, L_0000015ab6a87290;  1 drivers
v0000015ab68f8a30_0 .net "top10", 22 0, L_0000015ab6a88870;  1 drivers
L_0000015ab6a86d90 .concat [ 24 24 0 0], L_0000015ab6a86b10, L_0000015ab69cfdf8;
L_0000015ab6a84f90 .concat [ 24 24 0 0], L_0000015ab6a85990, L_0000015ab69cfe40;
L_0000015ab6a86cf0 .arith/mult 48, L_0000015ab6a86d90, L_0000015ab6a84f90;
L_0000015ab6a85cb0 .part L_0000015ab6a86cf0, 47, 1;
L_0000015ab6a85d50 .reduce/nor L_0000015ab6a85cb0;
L_0000015ab6a85fd0 .part L_0000015ab6a86cf0, 46, 1;
L_0000015ab6a86f70 .reduce/nor L_0000015ab6a85fd0;
L_0000015ab6a84950 .ufunc/vec4 TD_tb_alu_div_32.DUT.U_MUL.product_mantisa.first_one, 8, L_0000015ab6a84e50 (v0000015ab68f7bd0_0) S_0000015ab6907fd0;
L_0000015ab6a84e50 .part L_0000015ab6a86cf0, 0, 47;
L_0000015ab6a849f0 .concat [ 8 5 0 0], L_0000015ab6a84950, L_0000015ab69cfe88;
L_0000015ab6a84bd0 .functor MUXZ 13, L_0000015ab69cfed0, L_0000015ab6a849f0, L_0000015ab6ae0770, C4<>;
L_0000015ab6a84c70 .concat [ 8 5 0 0], L_0000015ab6a84a90, L_0000015ab69cff18;
L_0000015ab6a84ef0 .arith/sum 13, L_0000015ab6a84c70, L_0000015ab69cff60;
L_0000015ab6a875b0 .concat [ 8 5 0 0], L_0000015ab6a84a90, L_0000015ab69cffa8;
L_0000015ab6a87f10 .arith/sub 13, L_0000015ab6a875b0, L_0000015ab6a84bd0;
L_0000015ab6a884b0 .functor MUXZ 13, L_0000015ab6a87f10, L_0000015ab6a84ef0, L_0000015ab6a85cb0, C4<>;
L_0000015ab6a885f0 .part L_0000015ab6a884b0, 0, 8;
L_0000015ab6a871f0 .concat [ 6 48 0 0], L_0000015ab69cfff0, L_0000015ab6a86cf0;
L_0000015ab6a87fb0 .part L_0000015ab6a871f0, 24, 30;
L_0000015ab6a88c30 .concat [ 30 24 0 0], L_0000015ab6a87fb0, L_0000015ab69d0038;
L_0000015ab6a88b90 .part L_0000015ab6a871f0, 23, 31;
L_0000015ab6a88cd0 .concat [ 31 23 0 0], L_0000015ab6a88b90, L_0000015ab69d0080;
L_0000015ab6a88190 .functor MUXZ 54, L_0000015ab6a88cd0, L_0000015ab6a88c30, L_0000015ab6a85cb0, C4<>;
L_0000015ab6a87970 .shift/l 54, L_0000015ab6a88190, L_0000015ab6a84bd0;
L_0000015ab6a87290 .functor MUXZ 54, L_0000015ab6a88190, L_0000015ab6a87970, L_0000015ab6ae0770, C4<>;
L_0000015ab6a88870 .part L_0000015ab6a87290, 6, 23;
L_0000015ab6a87bf0 .part L_0000015ab6a87290, 5, 1;
L_0000015ab6a87150 .part L_0000015ab6a87290, 2, 3;
L_0000015ab6a87c90 .part L_0000015ab6a87290, 0, 2;
L_0000015ab6a87650 .reduce/or L_0000015ab6a87c90;
L_0000015ab6a87a10 .concat [ 1 3 0 0], L_0000015ab6a87650, L_0000015ab6a87150;
L_0000015ab6a88d70 .concat [ 4 1 23 0], L_0000015ab6a87a10, L_0000015ab6a87bf0, L_0000015ab6a88870;
L_0000015ab6a87470 .part L_0000015ab6a86cf0, 23, 23;
L_0000015ab6a878d0 .functor MUXZ 1, L_0000015ab69d0278, L_0000015ab6a87510, L_0000015ab6a85cb0, C4<>;
S_0000015ab6907fd0 .scope function.vec4.s8, "first_one" "first_one" 9 17, 9 17 0, S_0000015ab69074e0;
 .timescale -9 -12;
v0000015ab68f7bd0_0 .var "bits", 46 0;
; Variable first_one is vec4 return value of scope S_0000015ab6907fd0
v0000015ab68f6910_0 .var "found", 0 0;
v0000015ab68f6b90_0 .var/i "idx", 31 0;
TD_tb_alu_div_32.DUT.U_MUL.product_mantisa.first_one ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015ab68f6910_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to first_one (store_vec4_to_lval)
    %pushi/vec4 44, 0, 32;
    %store/vec4 v0000015ab68f6b90_0, 0, 32;
T_2.8 ;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v0000015ab68f6b90_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0000015ab68f6910_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_2.9, 8;
    %load/vec4 v0000015ab68f7bd0_0;
    %load/vec4 v0000015ab68f6b90_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %pushi/vec4 46, 0, 32;
    %load/vec4 v0000015ab68f6b90_0;
    %sub;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to first_one (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015ab68f6910_0, 0, 1;
T_2.10 ;
    %load/vec4 v0000015ab68f6b90_0;
    %subi 1, 0, 32;
    %store/vec4 v0000015ab68f6b90_0, 0, 32;
    %jmp T_2.8;
T_2.9 ;
    %end;
S_0000015ab69071c0 .scope module, "flag1" "is_inexact" 9 78, 8 24 0, S_0000015ab69074e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 23 "Man";
    .port_info 1 /INPUT 1 "CarryOut";
    .port_info 2 /OUTPUT 1 "inexact";
P_0000015ab682e130 .param/l "BS" 0 8 24, +C4<00000000000000000000000000011111>;
P_0000015ab682e168 .param/l "EBS" 0 8 24, +C4<00000000000000000000000000000111>;
P_0000015ab682e1a0 .param/l "MBS" 0 8 24, +C4<00000000000000000000000000010110>;
L_0000015ab6ae0230 .functor AND 1, L_0000015ab6a87dd0, L_0000015ab6a85cb0, C4<1>, C4<1>;
v0000015ab68f6a50_0 .net "CarryOut", 0 0, L_0000015ab6a85cb0;  alias, 1 drivers
v0000015ab68f6190_0 .net "Man", 22 0, L_0000015ab6a87470;  1 drivers
v0000015ab68f7c70_0 .net *"_ivl_1", 0 0, L_0000015ab6a87dd0;  1 drivers
v0000015ab68f71d0_0 .net "inexact", 0 0, L_0000015ab6ae0230;  alias, 1 drivers
L_0000015ab6a87dd0 .part L_0000015ab6a87470, 0, 1;
S_0000015ab6907670 .scope module, "flag2" "is_overflow" 9 81, 8 1 0, S_0000015ab69074e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "Exp";
    .port_info 1 /INPUT 8 "AddExp";
    .port_info 2 /OUTPUT 1 "OverFlow";
P_0000015ab690a990 .param/l "BS" 0 8 1, +C4<00000000000000000000000000011111>;
P_0000015ab690a9c8 .param/l "EBS" 0 8 1, +C4<00000000000000000000000000000111>;
P_0000015ab690aa00 .param/l "MBS" 0 8 1, +C4<00000000000000000000000000010110>;
L_0000015ab69d1088 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000015ab68f6410_0 .net "AddExp", 7 0, L_0000015ab69d1088;  1 drivers
v0000015ab68f7d10_0 .net "Exp", 7 0, L_0000015ab6a84a90;  alias, 1 drivers
v0000015ab68f58d0_0 .net "NewExp", 8 0, L_0000015ab6a88690;  1 drivers
v0000015ab68f5c90_0 .net "OverFlow", 0 0, L_0000015ab6a87510;  alias, 1 drivers
v0000015ab68f62d0_0 .net *"_ivl_0", 8 0, L_0000015ab6a88ff0;  1 drivers
L_0000015ab69d0230 .functor BUFT 1, C4<011111111>, C4<0>, C4<0>, C4<0>;
v0000015ab68f64b0_0 .net/2u *"_ivl_10", 8 0, L_0000015ab69d0230;  1 drivers
L_0000015ab69d01e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015ab68f7950_0 .net *"_ivl_3", 0 0, L_0000015ab69d01e8;  1 drivers
L_0000015ab69d11f0 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v0000015ab68f6370_0 .net *"_ivl_4", 8 0, L_0000015ab69d11f0;  1 drivers
L_0000015ab6a88ff0 .concat [ 8 1 0 0], L_0000015ab6a84a90, L_0000015ab69d01e8;
L_0000015ab6a88690 .arith/sum 9, L_0000015ab6a88ff0, L_0000015ab69d11f0;
L_0000015ab6a87510 .cmp/ge 9, L_0000015ab6a88690, L_0000015ab69d0230;
S_0000015ab6906220 .scope module, "rne_mul" "RoundNearestEven" 9 66, 6 22 0, S_0000015ab69074e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 28 "ms";
    .port_info 1 /INPUT 8 "exp";
    .port_info 2 /OUTPUT 23 "ms_round";
    .port_info 3 /OUTPUT 8 "exp_round";
P_0000015ab6833b50 .param/l "BS" 0 6 22, +C4<00000000000000000000000000011111>;
P_0000015ab6833b88 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000111>;
P_0000015ab6833bc0 .param/l "FSIZE" 0 6 22, +C4<000000000000000000000000000011011>;
P_0000015ab6833bf8 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000010110>;
L_0000015ab6adff90 .functor NOT 1, L_0000015ab6a876f0, C4<0>, C4<0>, C4<0>;
L_0000015ab6adf0b0 .functor OR 1, L_0000015ab6a87ab0, L_0000015ab6a88050, C4<0>, C4<0>;
L_0000015ab6ae01c0 .functor AND 1, L_0000015ab6a88e10, L_0000015ab6adf0b0, C4<1>, C4<1>;
v0000015ab68f6550_0 .net *"_ivl_11", 22 0, L_0000015ab6a87e70;  1 drivers
v0000015ab68f6730_0 .net *"_ivl_12", 23 0, L_0000015ab6a889b0;  1 drivers
L_0000015ab69d00c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015ab68f7270_0 .net *"_ivl_15", 0 0, L_0000015ab69d00c8;  1 drivers
v0000015ab68f76d0_0 .net *"_ivl_17", 0 0, L_0000015ab6a88050;  1 drivers
v0000015ab68f6870_0 .net *"_ivl_19", 0 0, L_0000015ab6adf0b0;  1 drivers
v0000015ab68f7770_0 .net *"_ivl_21", 0 0, L_0000015ab6ae01c0;  1 drivers
L_0000015ab69d0110 .functor BUFT 1, C4<000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000015ab68f7810_0 .net/2u *"_ivl_22", 23 0, L_0000015ab69d0110;  1 drivers
L_0000015ab69d0158 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015ab68f5e70_0 .net/2u *"_ivl_24", 23 0, L_0000015ab69d0158;  1 drivers
v0000015ab68f7db0_0 .net *"_ivl_26", 23 0, L_0000015ab6a87330;  1 drivers
v0000015ab68f6d70_0 .net *"_ivl_3", 3 0, L_0000015ab6a88eb0;  1 drivers
v0000015ab68f79f0_0 .net *"_ivl_33", 0 0, L_0000015ab6a873d0;  1 drivers
v0000015ab68f7e50_0 .net *"_ivl_34", 7 0, L_0000015ab6a88af0;  1 drivers
L_0000015ab69d01a0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000015ab68f7ef0_0 .net *"_ivl_37", 6 0, L_0000015ab69d01a0;  1 drivers
v0000015ab68f8030_0 .net *"_ivl_7", 0 0, L_0000015ab6a876f0;  1 drivers
v0000015ab68f5970_0 .net "boolean", 0 0, L_0000015ab6a87ab0;  1 drivers
v0000015ab68f5ab0_0 .net "exp", 7 0, L_0000015ab6a885f0;  alias, 1 drivers
v0000015ab68f5b50_0 .net "exp_round", 7 0, L_0000015ab6a88410;  alias, 1 drivers
v0000015ab68f5d30_0 .net "guard", 0 0, L_0000015ab6a88e10;  1 drivers
v0000015ab68f5f10_0 .net "is_even", 0 0, L_0000015ab6adff90;  1 drivers
v0000015ab68f5fb0_0 .net "ms", 27 0, L_0000015ab6a88d70;  alias, 1 drivers
v0000015ab68f9430_0 .net "ms_round", 22 0, L_0000015ab6a880f0;  alias, 1 drivers
v0000015ab68f8fd0_0 .net "temp", 23 0, L_0000015ab6a88f50;  1 drivers
L_0000015ab6a88e10 .part L_0000015ab6a88d70, 4, 1;
L_0000015ab6a88eb0 .part L_0000015ab6a88d70, 0, 4;
L_0000015ab6a87ab0 .reduce/or L_0000015ab6a88eb0;
L_0000015ab6a876f0 .part L_0000015ab6a88d70, 5, 1;
L_0000015ab6a87e70 .part L_0000015ab6a88d70, 5, 23;
L_0000015ab6a889b0 .concat [ 23 1 0 0], L_0000015ab6a87e70, L_0000015ab69d00c8;
L_0000015ab6a88050 .reduce/nor L_0000015ab6adff90;
L_0000015ab6a87330 .functor MUXZ 24, L_0000015ab69d0158, L_0000015ab69d0110, L_0000015ab6ae01c0, C4<>;
L_0000015ab6a88f50 .arith/sum 24, L_0000015ab6a889b0, L_0000015ab6a87330;
L_0000015ab6a880f0 .part L_0000015ab6a88f50, 0, 23;
L_0000015ab6a873d0 .part L_0000015ab6a88f50, 23, 1;
L_0000015ab6a88af0 .concat [ 1 7 0 0], L_0000015ab6a873d0, L_0000015ab69d01a0;
L_0000015ab6a88410 .arith/sum 8, L_0000015ab6a885f0, L_0000015ab6a88af0;
S_0000015ab6908f70 .scope module, "U_SUB" "Suma16Bits" 4 61, 5 227 0, S_0000015ab683e8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "S";
    .port_info 1 /INPUT 32 "R";
    .port_info 2 /OUTPUT 32 "F";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow";
    .port_info 5 /OUTPUT 1 "inexact";
P_0000015ab690a0a0 .param/l "BS" 0 5 227, +C4<00000000000000000000000000011111>;
P_0000015ab690a0d8 .param/l "EBS" 0 5 227, +C4<00000000000000000000000000000111>;
P_0000015ab690a110 .param/l "MBS" 0 5 227, +C4<00000000000000000000000000010110>;
L_0000015ab6a95600 .functor OR 1, L_0000015ab6a77d90, L_0000015ab6a79910, C4<0>, C4<0>;
L_0000015ab6a967f0 .functor OR 1, L_0000015ab6a780b0, L_0000015ab6a79230, C4<0>, C4<0>;
L_0000015ab6a95980 .functor XOR 1, L_0000015ab6a779d0, L_0000015ab6a75d10, C4<0>, C4<0>;
L_0000015ab6a958a0 .functor AND 1, L_0000015ab6a95980, L_0000015ab6a79ff0, C4<1>, C4<1>;
L_0000015ab6a96a90 .functor AND 1, L_0000015ab6a958a0, L_0000015ab6a79690, C4<1>, C4<1>;
L_0000015ab6a96240 .functor NOT 23, L_0000015ab6a75090, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_0000015ab6a96160 .functor AND 1, L_0000015ab6a78650, L_0000015ab6a78e70, C4<1>, C4<1>;
L_0000015ab6a95e50 .functor NOT 23, L_0000015ab6a75130, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_0000015ab6a96860 .functor AND 1, L_0000015ab6a96160, L_0000015ab6a79050, C4<1>, C4<1>;
L_0000015ab6a95b40 .functor NOT 8, L_0000015ab6a75590, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000015ab6a968d0 .functor AND 1, L_0000015ab6a96860, L_0000015ab6a79190, C4<1>, C4<1>;
L_0000015ab6a96b00 .functor NOT 8, L_0000015ab6a751d0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000015ab6a956e0 .functor AND 1, L_0000015ab6a968d0, L_0000015ab6a79370, C4<1>, C4<1>;
L_0000015ab6a953d0 .functor OR 1, L_0000015ab6a96a90, L_0000015ab6a956e0, C4<0>, C4<0>;
L_0000015ab6adfd60 .functor AND 1, L_0000015ab6a95980, L_0000015ab6a953d0, C4<1>, C4<1>;
L_0000015ab6ae04d0 .functor BUFZ 1, L_0000015ab6a967f0, C4<0>, C4<0>, C4<0>;
L_0000015ab6adf190 .functor AND 1, L_0000015ab6a84db0, L_0000015ab6ae04d0, C4<1>, C4<1>;
v0000015ab695ce80_0 .net "F", 31 0, L_0000015ab6a85df0;  alias, 1 drivers
v0000015ab695cf20_0 .net "R", 31 0, L_0000015ab6a85710;  1 drivers
v0000015ab695d1a0_0 .net "S", 31 0, v0000015ab69694a0_0;  alias, 1 drivers
v0000015ab6960300_0 .net *"_ivl_109", 0 0, L_0000015ab6adfd60;  1 drivers
L_0000015ab69cf978 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015ab695f680_0 .net/2u *"_ivl_110", 0 0, L_0000015ab69cf978;  1 drivers
v0000015ab6960580_0 .net *"_ivl_112", 0 0, L_0000015ab6a861b0;  1 drivers
L_0000015ab69cf9c0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000015ab695f860_0 .net/2u *"_ivl_116", 7 0, L_0000015ab69cf9c0;  1 drivers
v0000015ab695fd60_0 .net *"_ivl_118", 7 0, L_0000015ab6a85530;  1 drivers
L_0000015ab69cfa08 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015ab6960e40_0 .net/2u *"_ivl_123", 22 0, L_0000015ab69cfa08;  1 drivers
v0000015ab695f7c0_0 .net *"_ivl_125", 22 0, L_0000015ab6a86250;  1 drivers
L_0000015ab69cfa50 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0000015ab695fcc0_0 .net/2u *"_ivl_129", 7 0, L_0000015ab69cfa50;  1 drivers
L_0000015ab69cfa98 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000015ab695f5e0_0 .net/2u *"_ivl_133", 7 0, L_0000015ab69cfa98;  1 drivers
v0000015ab695f720_0 .net *"_ivl_135", 0 0, L_0000015ab6a84db0;  1 drivers
L_0000015ab69cf300 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000015ab695fb80_0 .net/2u *"_ivl_16", 0 0, L_0000015ab69cf300;  1 drivers
v0000015ab6960620_0 .net *"_ivl_18", 23 0, L_0000015ab6a79f50;  1 drivers
L_0000015ab69cf348 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000015ab695fea0_0 .net/2u *"_ivl_22", 0 0, L_0000015ab69cf348;  1 drivers
v0000015ab69603a0_0 .net *"_ivl_24", 23 0, L_0000015ab6a792d0;  1 drivers
L_0000015ab69cf390 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015ab69608a0_0 .net/2u *"_ivl_28", 0 0, L_0000015ab69cf390;  1 drivers
L_0000015ab69cf3d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015ab6960440_0 .net/2u *"_ivl_32", 0 0, L_0000015ab69cf3d8;  1 drivers
v0000015ab69601c0_0 .net *"_ivl_41", 22 0, L_0000015ab6a78bf0;  1 drivers
v0000015ab6960da0_0 .net *"_ivl_45", 22 0, L_0000015ab6a790f0;  1 drivers
v0000015ab695ed20_0 .net *"_ivl_52", 0 0, L_0000015ab6a7a6d0;  1 drivers
v0000015ab695f400_0 .net *"_ivl_54", 0 0, L_0000015ab6a78d30;  1 drivers
v0000015ab695ff40_0 .net *"_ivl_56", 0 0, L_0000015ab6a7a130;  1 drivers
v0000015ab695ee60_0 .net *"_ivl_58", 0 0, L_0000015ab6a78dd0;  1 drivers
v0000015ab695fae0_0 .net *"_ivl_60", 0 0, L_0000015ab6a78790;  1 drivers
v0000015ab6960a80_0 .net *"_ivl_62", 0 0, L_0000015ab6a783d0;  1 drivers
v0000015ab69604e0_0 .net *"_ivl_66", 0 0, L_0000015ab6a79ff0;  1 drivers
v0000015ab695f4a0_0 .net *"_ivl_69", 0 0, L_0000015ab6a958a0;  1 drivers
v0000015ab695fe00_0 .net *"_ivl_70", 0 0, L_0000015ab6a79690;  1 drivers
v0000015ab695ffe0_0 .net *"_ivl_73", 0 0, L_0000015ab6a96a90;  1 drivers
v0000015ab695edc0_0 .net *"_ivl_75", 0 0, L_0000015ab6a78650;  1 drivers
v0000015ab6960f80_0 .net *"_ivl_76", 22 0, L_0000015ab6a96240;  1 drivers
v0000015ab69606c0_0 .net *"_ivl_79", 0 0, L_0000015ab6a78e70;  1 drivers
v0000015ab695f040_0 .net *"_ivl_81", 0 0, L_0000015ab6a96160;  1 drivers
v0000015ab6960d00_0 .net *"_ivl_82", 22 0, L_0000015ab6a95e50;  1 drivers
v0000015ab695fc20_0 .net *"_ivl_85", 0 0, L_0000015ab6a79050;  1 drivers
v0000015ab6960bc0_0 .net *"_ivl_87", 0 0, L_0000015ab6a96860;  1 drivers
v0000015ab695ec80_0 .net *"_ivl_88", 7 0, L_0000015ab6a95b40;  1 drivers
v0000015ab6960760_0 .net *"_ivl_91", 0 0, L_0000015ab6a79190;  1 drivers
v0000015ab695ebe0_0 .net *"_ivl_93", 0 0, L_0000015ab6a968d0;  1 drivers
v0000015ab695eb40_0 .net *"_ivl_94", 7 0, L_0000015ab6a96b00;  1 drivers
v0000015ab6960c60_0 .net *"_ivl_97", 0 0, L_0000015ab6a79370;  1 drivers
v0000015ab6960ee0_0 .net *"_ivl_99", 0 0, L_0000015ab6a956e0;  1 drivers
v0000015ab695ef00_0 .net "boolean1", 0 0, L_0000015ab6a77a70;  1 drivers
v0000015ab6961020_0 .net "boolean2", 0 0, L_0000015ab6a95980;  1 drivers
v0000015ab695efa0_0 .net "diff_exp1", 7 0, L_0000015ab6a77430;  1 drivers
v0000015ab695f180_0 .net "diff_exp2", 7 0, L_0000015ab6a777f0;  1 drivers
v0000015ab695f900_0 .net "e1", 7 0, L_0000015ab6a75590;  1 drivers
v0000015ab6960080_0 .net "e2", 7 0, L_0000015ab6a751d0;  1 drivers
v0000015ab695f540_0 .net "exp_aux", 7 0, L_0000015ab6a79a50;  1 drivers
v0000015ab6960120_0 .net "exp_sum_add", 7 0, L_0000015ab6a9b5d0;  1 drivers
v0000015ab695e8c0_0 .net "exp_sum_sub", 7 0, L_0000015ab6ae09a0;  1 drivers
v0000015ab695f9a0_0 .net "final_exp", 7 0, L_0000015ab6a85b70;  1 drivers
v0000015ab695ea00_0 .net "g1", 0 0, L_0000015ab6a7a630;  1 drivers
v0000015ab695fa40_0 .net "g1_shift", 0 0, L_0000015ab6a77750;  1 drivers
v0000015ab695f0e0_0 .net "g2", 0 0, L_0000015ab6a78b50;  1 drivers
v0000015ab695f220_0 .net "g2_shift", 0 0, L_0000015ab6a7a4f0;  1 drivers
v0000015ab6960260_0 .net "inexact", 0 0, L_0000015ab6ae04d0;  alias, 1 drivers
v0000015ab6960b20_0 .net "inexact_m1", 0 0, L_0000015ab6a780b0;  1 drivers
v0000015ab6960800_0 .net "inexact_m2", 0 0, L_0000015ab6a79230;  1 drivers
v0000015ab6960940_0 .net "is_same_exp", 0 0, L_0000015ab6a75ef0;  1 drivers
v0000015ab69609e0_0 .net "is_zero_result", 0 0, L_0000015ab6a953d0;  1 drivers
v0000015ab695e960_0 .net "lost_align", 0 0, L_0000015ab6a967f0;  1 drivers
v0000015ab695eaa0_0 .net "m1_10", 22 0, L_0000015ab6a78c90;  1 drivers
v0000015ab695f2c0_0 .net "m1_11", 23 0, L_0000015ab6a79cd0;  1 drivers
v0000015ab695f360_0 .net "m1_init", 22 0, L_0000015ab6a75090;  1 drivers
v0000015ab69633c0_0 .net "m1_shift", 23 0, L_0000015ab6a77e30;  1 drivers
v0000015ab6961b60_0 .net "m2_10", 22 0, L_0000015ab6a78290;  1 drivers
v0000015ab69612a0_0 .net "m2_11", 23 0, L_0000015ab6a7a1d0;  1 drivers
v0000015ab6961660_0 .net "m2_init", 22 0, L_0000015ab6a75130;  1 drivers
v0000015ab6961200_0 .net "m2_shift", 23 0, L_0000015ab6a7a3b0;  1 drivers
v0000015ab69610c0_0 .net "op_sum", 22 0, L_0000015ab6a85850;  1 drivers
v0000015ab6961ca0_0 .net "op_sum_add", 22 0, L_0000015ab6a9bc60;  1 drivers
v0000015ab69618e0_0 .net "op_sum_sub", 22 0, L_0000015ab6ae05b0;  1 drivers
v0000015ab6963320_0 .net "overflow", 0 0, L_0000015ab6a866b0;  alias, 1 drivers
v0000015ab6961520_0 .net "s1", 0 0, L_0000015ab6a779d0;  1 drivers
v0000015ab6963140_0 .net "s2", 0 0, L_0000015ab6a75d10;  1 drivers
v0000015ab6961700_0 .net "sign", 0 0, L_0000015ab6a78470;  1 drivers
v0000015ab69617a0_0 .net "sticky_for_round", 0 0, L_0000015ab6a95600;  1 drivers
v0000015ab69629c0_0 .net "sticky_m1", 0 0, L_0000015ab6a77d90;  1 drivers
v0000015ab69627e0_0 .net "sticky_m2", 0 0, L_0000015ab6a79910;  1 drivers
v0000015ab6961340_0 .net "underflow", 0 0, L_0000015ab6adf190;  alias, 1 drivers
L_0000015ab6a75090 .part v0000015ab69694a0_0, 0, 23;
L_0000015ab6a75130 .part L_0000015ab6a85710, 0, 23;
L_0000015ab6a75590 .part v0000015ab69694a0_0, 23, 8;
L_0000015ab6a751d0 .part L_0000015ab6a85710, 23, 8;
L_0000015ab6a779d0 .part v0000015ab69694a0_0, 31, 1;
L_0000015ab6a75d10 .part L_0000015ab6a85710, 31, 1;
L_0000015ab6a77a70 .cmp/gt 8, L_0000015ab6a75590, L_0000015ab6a751d0;
L_0000015ab6a75ef0 .cmp/eq 8, L_0000015ab6a75590, L_0000015ab6a751d0;
L_0000015ab6a79f50 .concat [ 23 1 0 0], L_0000015ab6a75090, L_0000015ab69cf300;
L_0000015ab6a79cd0 .functor MUXZ 24, L_0000015ab6a77e30, L_0000015ab6a79f50, L_0000015ab6a77a70, C4<>;
L_0000015ab6a792d0 .concat [ 23 1 0 0], L_0000015ab6a75130, L_0000015ab69cf348;
L_0000015ab6a7a1d0 .functor MUXZ 24, L_0000015ab6a792d0, L_0000015ab6a7a3b0, L_0000015ab6a77a70, C4<>;
L_0000015ab6a7a630 .functor MUXZ 1, L_0000015ab6a77750, L_0000015ab69cf390, L_0000015ab6a77a70, C4<>;
L_0000015ab6a78b50 .functor MUXZ 1, L_0000015ab69cf3d8, L_0000015ab6a7a4f0, L_0000015ab6a77a70, C4<>;
L_0000015ab6a78bf0 .part L_0000015ab6a77e30, 0, 23;
L_0000015ab6a78c90 .functor MUXZ 23, L_0000015ab6a78bf0, L_0000015ab6a75090, L_0000015ab6a77a70, C4<>;
L_0000015ab6a790f0 .part L_0000015ab6a7a3b0, 0, 23;
L_0000015ab6a78290 .functor MUXZ 23, L_0000015ab6a75130, L_0000015ab6a790f0, L_0000015ab6a77a70, C4<>;
L_0000015ab6a79a50 .functor MUXZ 8, L_0000015ab6a751d0, L_0000015ab6a75590, L_0000015ab6a77a70, C4<>;
L_0000015ab6a7a6d0 .cmp/gt 8, L_0000015ab6a75590, L_0000015ab6a751d0;
L_0000015ab6a78d30 .cmp/gt 8, L_0000015ab6a751d0, L_0000015ab6a75590;
L_0000015ab6a7a130 .cmp/ge 23, L_0000015ab6a75090, L_0000015ab6a75130;
L_0000015ab6a78dd0 .functor MUXZ 1, L_0000015ab6a75d10, L_0000015ab6a779d0, L_0000015ab6a7a130, C4<>;
L_0000015ab6a78790 .functor MUXZ 1, L_0000015ab6a78dd0, L_0000015ab6a75d10, L_0000015ab6a78d30, C4<>;
L_0000015ab6a783d0 .functor MUXZ 1, L_0000015ab6a78790, L_0000015ab6a779d0, L_0000015ab6a7a6d0, C4<>;
L_0000015ab6a78470 .functor MUXZ 1, L_0000015ab6a779d0, L_0000015ab6a783d0, L_0000015ab6a95980, C4<>;
L_0000015ab6a79ff0 .cmp/eq 23, L_0000015ab6a75090, L_0000015ab6a75130;
L_0000015ab6a79690 .cmp/eq 8, L_0000015ab6a75590, L_0000015ab6a751d0;
L_0000015ab6a78650 .reduce/nor L_0000015ab6a95980;
L_0000015ab6a78e70 .reduce/and L_0000015ab6a96240;
L_0000015ab6a79050 .reduce/and L_0000015ab6a95e50;
L_0000015ab6a79190 .reduce/and L_0000015ab6a95b40;
L_0000015ab6a79370 .reduce/and L_0000015ab6a96b00;
L_0000015ab6a85850 .functor MUXZ 23, L_0000015ab6a9bc60, L_0000015ab6ae05b0, L_0000015ab6a95980, C4<>;
L_0000015ab6a85b70 .functor MUXZ 8, L_0000015ab6a9b5d0, L_0000015ab6ae09a0, L_0000015ab6a95980, C4<>;
L_0000015ab6a861b0 .functor MUXZ 1, L_0000015ab6a78470, L_0000015ab69cf978, L_0000015ab6adfd60, C4<>;
L_0000015ab6a85530 .functor MUXZ 8, L_0000015ab6a85b70, L_0000015ab69cf9c0, L_0000015ab6a953d0, C4<>;
L_0000015ab6a85df0 .concat8 [ 23 8 1 0], L_0000015ab6a86250, L_0000015ab6a85530, L_0000015ab6a861b0;
L_0000015ab6a86250 .functor MUXZ 23, L_0000015ab6a85850, L_0000015ab69cfa08, L_0000015ab6a953d0, C4<>;
L_0000015ab6a866b0 .cmp/eq 8, L_0000015ab6a85b70, L_0000015ab69cfa50;
L_0000015ab6a84db0 .cmp/eq 8, L_0000015ab6a85b70, L_0000015ab69cfa98;
S_0000015ab6909740 .scope module, "mshift1" "right_shift_pf_sum" 5 257, 5 61 0, S_0000015ab6908f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 23 "mantisa";
    .port_info 1 /INPUT 8 "shifts";
    .port_info 2 /OUTPUT 24 "F";
    .port_info 3 /OUTPUT 1 "guard_bit";
    .port_info 4 /OUTPUT 1 "sticky_bits";
    .port_info 5 /OUTPUT 1 "inexact_flag";
P_0000015ab690ad00 .param/l "BS" 0 5 61, +C4<00000000000000000000000000011111>;
P_0000015ab690ad38 .param/l "EBS" 0 5 61, +C4<00000000000000000000000000000111>;
P_0000015ab690ad70 .param/l "MBS" 0 5 61, +C4<00000000000000000000000000010110>;
v0000015ab68fa970_0 .net "F", 23 0, L_0000015ab6a77e30;  alias, 1 drivers
L_0000015ab69cf1e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000015ab68faa10_0 .net/2u *"_ivl_0", 0 0, L_0000015ab69cf1e0;  1 drivers
v0000015ab68fb550_0 .net *"_ivl_13", 8 0, L_0000015ab6a77cf0;  1 drivers
v0000015ab68fb5f0_0 .net *"_ivl_17", 9 0, L_0000015ab6a77ed0;  1 drivers
L_0000015ab69cf228 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0000015ab68fb690_0 .net/2u *"_ivl_2", 9 0, L_0000015ab69cf228;  1 drivers
v0000015ab68fb730_0 .net "full_value", 33 0, L_0000015ab6a77610;  1 drivers
v0000015ab68fe750_0 .net "guard_bit", 0 0, L_0000015ab6a77750;  alias, 1 drivers
v0000015ab68ff470_0 .net "inexact_flag", 0 0, L_0000015ab6a780b0;  alias, 1 drivers
v0000015ab68fd170_0 .net "mantisa", 22 0, L_0000015ab6a75090;  alias, 1 drivers
v0000015ab68fd850_0 .net "shifted", 33 0, L_0000015ab6a776b0;  1 drivers
v0000015ab68febb0_0 .net "shifts", 7 0, L_0000015ab6a777f0;  alias, 1 drivers
v0000015ab68fe4d0_0 .net "sticky_bits", 0 0, L_0000015ab6a77d90;  alias, 1 drivers
L_0000015ab6a77610 .concat [ 10 23 1 0], L_0000015ab69cf228, L_0000015ab6a75090, L_0000015ab69cf1e0;
L_0000015ab6a776b0 .shift/r 34, L_0000015ab6a77610, L_0000015ab6a777f0;
L_0000015ab6a77e30 .part L_0000015ab6a776b0, 10, 24;
L_0000015ab6a77750 .part L_0000015ab6a776b0, 9, 1;
L_0000015ab6a77cf0 .part L_0000015ab6a776b0, 0, 9;
L_0000015ab6a77d90 .reduce/or L_0000015ab6a77cf0;
L_0000015ab6a77ed0 .part L_0000015ab6a776b0, 0, 10;
L_0000015ab6a780b0 .reduce/or L_0000015ab6a77ed0;
S_0000015ab69066d0 .scope module, "mshift2" "right_shift_pf_sum" 5 260, 5 61 0, S_0000015ab6908f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 23 "mantisa";
    .port_info 1 /INPUT 8 "shifts";
    .port_info 2 /OUTPUT 24 "F";
    .port_info 3 /OUTPUT 1 "guard_bit";
    .port_info 4 /OUTPUT 1 "sticky_bits";
    .port_info 5 /OUTPUT 1 "inexact_flag";
P_0000015ab690aba0 .param/l "BS" 0 5 61, +C4<00000000000000000000000000011111>;
P_0000015ab690abd8 .param/l "EBS" 0 5 61, +C4<00000000000000000000000000000111>;
P_0000015ab690ac10 .param/l "MBS" 0 5 61, +C4<00000000000000000000000000010110>;
v0000015ab68fe2f0_0 .net "F", 23 0, L_0000015ab6a7a3b0;  alias, 1 drivers
L_0000015ab69cf270 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000015ab68fe1b0_0 .net/2u *"_ivl_0", 0 0, L_0000015ab69cf270;  1 drivers
v0000015ab68fec50_0 .net *"_ivl_13", 8 0, L_0000015ab6a7a450;  1 drivers
v0000015ab68fe570_0 .net *"_ivl_17", 9 0, L_0000015ab6a78330;  1 drivers
L_0000015ab69cf2b8 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0000015ab68fe070_0 .net/2u *"_ivl_2", 9 0, L_0000015ab69cf2b8;  1 drivers
v0000015ab68fd7b0_0 .net "full_value", 33 0, L_0000015ab6a75950;  1 drivers
v0000015ab68fde90_0 .net "guard_bit", 0 0, L_0000015ab6a7a4f0;  alias, 1 drivers
v0000015ab68fe390_0 .net "inexact_flag", 0 0, L_0000015ab6a79230;  alias, 1 drivers
v0000015ab68fe430_0 .net "mantisa", 22 0, L_0000015ab6a75130;  alias, 1 drivers
v0000015ab68ff3d0_0 .net "shifted", 33 0, L_0000015ab6a79c30;  1 drivers
v0000015ab68fd710_0 .net "shifts", 7 0, L_0000015ab6a77430;  alias, 1 drivers
v0000015ab68fdd50_0 .net "sticky_bits", 0 0, L_0000015ab6a79910;  alias, 1 drivers
L_0000015ab6a75950 .concat [ 10 23 1 0], L_0000015ab69cf2b8, L_0000015ab6a75130, L_0000015ab69cf270;
L_0000015ab6a79c30 .shift/r 34, L_0000015ab6a75950, L_0000015ab6a77430;
L_0000015ab6a7a3b0 .part L_0000015ab6a79c30, 10, 24;
L_0000015ab6a7a4f0 .part L_0000015ab6a79c30, 9, 1;
L_0000015ab6a7a450 .part L_0000015ab6a79c30, 0, 9;
L_0000015ab6a79910 .reduce/or L_0000015ab6a7a450;
L_0000015ab6a78330 .part L_0000015ab6a79c30, 0, 10;
L_0000015ab6a79230 .reduce/or L_0000015ab6a78330;
S_0000015ab6908160 .scope module, "rm" "RestaMantisa" 5 302, 5 130 0, S_0000015ab6908f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 23 "S";
    .port_info 1 /INPUT 23 "R";
    .port_info 2 /INPUT 1 "is_same_exp";
    .port_info 3 /INPUT 1 "is_mayus_exp";
    .port_info 4 /INPUT 8 "ExpIn";
    .port_info 5 /OUTPUT 8 "ExpOut";
    .port_info 6 /OUTPUT 23 "F";
P_0000015ab690ae60 .param/l "BS" 0 5 130, +C4<00000000000000000000000000011111>;
P_0000015ab690ae98 .param/l "EBS" 0 5 130, +C4<00000000000000000000000000000111>;
P_0000015ab690aed0 .param/l "MBS" 0 5 130, +C4<00000000000000000000000000010110>;
L_0000015ab6adc950 .functor AND 1, L_0000015ab6a83ff0, L_0000015ab6a83d70, C4<1>, C4<1>;
L_0000015ab6adcdb0 .functor AND 1, L_0000015ab6a75ef0, L_0000015ab6a82b50, C4<1>, C4<1>;
L_0000015ab6adc9c0 .functor OR 1, L_0000015ab6adc950, L_0000015ab6adcdb0, C4<0>, C4<0>;
L_0000015ab6add280 .functor AND 1, L_0000015ab6a83050, L_0000015ab6a848b0, C4<1>, C4<1>;
L_0000015ab6adbd10 .functor OR 1, L_0000015ab6add280, L_0000015ab6a75ef0, C4<0>, C4<0>;
L_0000015ab6adc1e0 .functor AND 1, L_0000015ab6a77a70, L_0000015ab6a846d0, C4<1>, C4<1>;
L_0000015ab6adbd80 .functor OR 1, L_0000015ab6adbd10, L_0000015ab6adc1e0, C4<0>, C4<0>;
L_0000015ab6adc330 .functor OR 1, L_0000015ab6a77a70, L_0000015ab6a84770, C4<0>, C4<0>;
L_0000015ab6ae09a0 .functor BUFZ 8, L_0000015ab6a85ad0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000015ab6ae05b0 .functor BUFZ 23, L_0000015ab6a87010, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
v0000015ab69389b0_0 .net "Debe", 23 0, L_0000015ab6a83190;  1 drivers
v0000015ab6936f70_0 .net "Debe_e", 23 0, L_0000015ab6a82290;  1 drivers
v0000015ab6938050_0 .net "ExpAux", 7 0, L_0000015ab6a826f0;  1 drivers
v0000015ab6936a70_0 .net "ExpFinal", 7 0, L_0000015ab6a85ad0;  1 drivers
v0000015ab6937e70_0 .net "ExpIn", 7 0, L_0000015ab6a79a50;  alias, 1 drivers
v0000015ab69380f0_0 .net "ExpOut", 7 0, L_0000015ab6ae09a0;  alias, 1 drivers
v0000015ab69387d0_0 .net "ExpOutTemp", 7 0, L_0000015ab6a834b0;  1 drivers
v0000015ab6937830_0 .net "F", 22 0, L_0000015ab6ae05b0;  alias, 1 drivers
v0000015ab69385f0_0 .net "FFinal", 22 0, L_0000015ab6a87010;  1 drivers
v0000015ab6938410_0 .net "FTemp", 22 0, L_0000015ab6a84270;  1 drivers
v0000015ab69378d0_0 .net "FToRound", 27 0, L_0000015ab6a84d10;  1 drivers
v0000015ab6938550_0 .net "F_aux", 22 0, L_0000015ab6a82830;  1 drivers
v0000015ab6937bf0_0 .net "F_aux_e", 22 0, L_0000015ab6a83550;  1 drivers
v0000015ab6938eb0_0 .net "F_to_use", 22 0, L_0000015ab6a823d0;  1 drivers
v0000015ab6937ab0_0 .net "R", 22 0, L_0000015ab6a78290;  alias, 1 drivers
v0000015ab6937330_0 .net "S", 22 0, L_0000015ab6a78c90;  alias, 1 drivers
L_0000015ab69cf6f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015ab6937010_0 .net/2u *"_ivl_327", 0 0, L_0000015ab69cf6f0;  1 drivers
L_0000015ab69cf738 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015ab69384b0_0 .net/2u *"_ivl_332", 0 0, L_0000015ab69cf738;  1 drivers
v0000015ab6938a50_0 .net *"_ivl_339", 0 0, L_0000015ab6a83ff0;  1 drivers
v0000015ab69370b0_0 .net *"_ivl_341", 0 0, L_0000015ab6a83d70;  1 drivers
v0000015ab6938870_0 .net *"_ivl_343", 0 0, L_0000015ab6adc950;  1 drivers
v0000015ab6937970_0 .net *"_ivl_345", 0 0, L_0000015ab6a82b50;  1 drivers
v0000015ab6936e30_0 .net *"_ivl_347", 0 0, L_0000015ab6adcdb0;  1 drivers
v0000015ab6937150_0 .net *"_ivl_351", 0 0, L_0000015ab6a83050;  1 drivers
v0000015ab6937b50_0 .net *"_ivl_353", 0 0, L_0000015ab6a848b0;  1 drivers
v0000015ab6937f10_0 .net *"_ivl_355", 0 0, L_0000015ab6add280;  1 drivers
v0000015ab6937fb0_0 .net *"_ivl_357", 0 0, L_0000015ab6adbd10;  1 drivers
v0000015ab6938190_0 .net *"_ivl_359", 0 0, L_0000015ab6a846d0;  1 drivers
v0000015ab6937c90_0 .net *"_ivl_361", 0 0, L_0000015ab6adc1e0;  1 drivers
v0000015ab6937d30_0 .net *"_ivl_366", 0 0, L_0000015ab6a84770;  1 drivers
v0000015ab69375b0_0 .net *"_ivl_369", 0 0, L_0000015ab6adc330;  1 drivers
v0000015ab6938230_0 .net *"_ivl_374", 22 0, L_0000015ab6a83730;  1 drivers
L_0000015ab69cf7c8 .functor BUFT 1, C4<00000000000000000000000000010111>, C4<0>, C4<0>, C4<0>;
v0000015ab69369d0_0 .net/2u *"_ivl_378", 31 0, L_0000015ab69cf7c8;  1 drivers
v0000015ab6938730_0 .net *"_ivl_380", 31 0, L_0000015ab6a85210;  1 drivers
L_0000015ab69cf810 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015ab6938910_0 .net *"_ivl_383", 23 0, L_0000015ab69cf810;  1 drivers
v0000015ab6938af0_0 .net *"_ivl_384", 31 0, L_0000015ab6a855d0;  1 drivers
v0000015ab69382d0_0 .net *"_ivl_389", 4 0, L_0000015ab6a85670;  1 drivers
v0000015ab6938c30_0 .net "cond_F_shift", 0 0, L_0000015ab6adbd80;  1 drivers
v0000015ab6938690_0 .net "cond_idx", 0 0, L_0000015ab6adc9c0;  1 drivers
v0000015ab6936d90_0 .net "idx", 7 0, L_0000015ab6a83870;  1 drivers
v0000015ab6938cd0_0 .net "idx_e", 7 0, L_0000015ab6a843b0;  1 drivers
v0000015ab69371f0_0 .net "idx_to_use", 7 0, L_0000015ab6a828d0;  1 drivers
v0000015ab6936b10_0 .net "is_mayus_exp", 0 0, L_0000015ab6a77a70;  alias, 1 drivers
v0000015ab6936bb0_0 .net "is_same_exp", 0 0, L_0000015ab6a75ef0;  alias, 1 drivers
v0000015ab6937650_0 .net "lost_bits", 22 0, L_0000015ab6a86bb0;  1 drivers
L_0000015ab6a7e410 .part L_0000015ab6a78c90, 0, 1;
L_0000015ab6a7e230 .part L_0000015ab6a78290, 0, 1;
L_0000015ab6a7d790 .part L_0000015ab6a83190, 0, 1;
L_0000015ab6a7f3b0 .part L_0000015ab6a78290, 0, 1;
L_0000015ab6a7f810 .part L_0000015ab6a78c90, 0, 1;
L_0000015ab6a7d830 .part L_0000015ab6a82290, 0, 1;
L_0000015ab6a7eeb0 .part L_0000015ab6a78c90, 1, 1;
L_0000015ab6a7dd30 .part L_0000015ab6a78290, 1, 1;
L_0000015ab6a7f6d0 .part L_0000015ab6a83190, 1, 1;
L_0000015ab6a7eff0 .part L_0000015ab6a78290, 1, 1;
L_0000015ab6a7e730 .part L_0000015ab6a78c90, 1, 1;
L_0000015ab6a7e550 .part L_0000015ab6a82290, 1, 1;
L_0000015ab6a7dbf0 .part L_0000015ab6a78c90, 2, 1;
L_0000015ab6a7eb90 .part L_0000015ab6a78290, 2, 1;
L_0000015ab6a7f090 .part L_0000015ab6a83190, 2, 1;
L_0000015ab6a7d970 .part L_0000015ab6a78290, 2, 1;
L_0000015ab6a7ecd0 .part L_0000015ab6a78c90, 2, 1;
L_0000015ab6a7f310 .part L_0000015ab6a82290, 2, 1;
L_0000015ab6a7f130 .part L_0000015ab6a78c90, 3, 1;
L_0000015ab6a7e2d0 .part L_0000015ab6a78290, 3, 1;
L_0000015ab6a7eaf0 .part L_0000015ab6a83190, 3, 1;
L_0000015ab6a7d150 .part L_0000015ab6a78290, 3, 1;
L_0000015ab6a7e690 .part L_0000015ab6a78c90, 3, 1;
L_0000015ab6a7d5b0 .part L_0000015ab6a82290, 3, 1;
L_0000015ab6a7f770 .part L_0000015ab6a78c90, 4, 1;
L_0000015ab6a7f590 .part L_0000015ab6a78290, 4, 1;
L_0000015ab6a7f8b0 .part L_0000015ab6a83190, 4, 1;
L_0000015ab6a7ddd0 .part L_0000015ab6a78290, 4, 1;
L_0000015ab6a7e370 .part L_0000015ab6a78c90, 4, 1;
L_0000015ab6a7f270 .part L_0000015ab6a82290, 4, 1;
L_0000015ab6a7f630 .part L_0000015ab6a78c90, 5, 1;
L_0000015ab6a7e0f0 .part L_0000015ab6a78290, 5, 1;
L_0000015ab6a7e190 .part L_0000015ab6a83190, 5, 1;
L_0000015ab6a7ed70 .part L_0000015ab6a78290, 5, 1;
L_0000015ab6a7dfb0 .part L_0000015ab6a78c90, 5, 1;
L_0000015ab6a7ee10 .part L_0000015ab6a82290, 5, 1;
L_0000015ab6a7da10 .part L_0000015ab6a78c90, 6, 1;
L_0000015ab6a7dab0 .part L_0000015ab6a78290, 6, 1;
L_0000015ab6a7de70 .part L_0000015ab6a83190, 6, 1;
L_0000015ab6a7d1f0 .part L_0000015ab6a78290, 6, 1;
L_0000015ab6a7e4b0 .part L_0000015ab6a78c90, 6, 1;
L_0000015ab6a7d330 .part L_0000015ab6a82290, 6, 1;
L_0000015ab6a7d8d0 .part L_0000015ab6a78c90, 7, 1;
L_0000015ab6a7db50 .part L_0000015ab6a78290, 7, 1;
L_0000015ab6a7ef50 .part L_0000015ab6a83190, 7, 1;
L_0000015ab6a7e050 .part L_0000015ab6a78290, 7, 1;
L_0000015ab6a7f1d0 .part L_0000015ab6a78c90, 7, 1;
L_0000015ab6a7f4f0 .part L_0000015ab6a82290, 7, 1;
L_0000015ab6a7e7d0 .part L_0000015ab6a78c90, 8, 1;
L_0000015ab6a7d650 .part L_0000015ab6a78290, 8, 1;
L_0000015ab6a7e870 .part L_0000015ab6a83190, 8, 1;
L_0000015ab6a7e910 .part L_0000015ab6a78290, 8, 1;
L_0000015ab6a7e9b0 .part L_0000015ab6a78c90, 8, 1;
L_0000015ab6a7ea50 .part L_0000015ab6a82290, 8, 1;
L_0000015ab6a7fef0 .part L_0000015ab6a78c90, 9, 1;
L_0000015ab6a81890 .part L_0000015ab6a78290, 9, 1;
L_0000015ab6a81070 .part L_0000015ab6a83190, 9, 1;
L_0000015ab6a805d0 .part L_0000015ab6a78290, 9, 1;
L_0000015ab6a800d0 .part L_0000015ab6a78c90, 9, 1;
L_0000015ab6a80a30 .part L_0000015ab6a82290, 9, 1;
L_0000015ab6a81a70 .part L_0000015ab6a78c90, 10, 1;
L_0000015ab6a7fd10 .part L_0000015ab6a78290, 10, 1;
L_0000015ab6a80df0 .part L_0000015ab6a83190, 10, 1;
L_0000015ab6a7fdb0 .part L_0000015ab6a78290, 10, 1;
L_0000015ab6a819d0 .part L_0000015ab6a78c90, 10, 1;
L_0000015ab6a80670 .part L_0000015ab6a82290, 10, 1;
L_0000015ab6a811b0 .part L_0000015ab6a78c90, 11, 1;
L_0000015ab6a81bb0 .part L_0000015ab6a78290, 11, 1;
L_0000015ab6a7fe50 .part L_0000015ab6a83190, 11, 1;
L_0000015ab6a81c50 .part L_0000015ab6a78290, 11, 1;
L_0000015ab6a81930 .part L_0000015ab6a78c90, 11, 1;
L_0000015ab6a82010 .part L_0000015ab6a82290, 11, 1;
L_0000015ab6a80c10 .part L_0000015ab6a78c90, 12, 1;
L_0000015ab6a817f0 .part L_0000015ab6a78290, 12, 1;
L_0000015ab6a81250 .part L_0000015ab6a83190, 12, 1;
L_0000015ab6a80850 .part L_0000015ab6a78290, 12, 1;
L_0000015ab6a81cf0 .part L_0000015ab6a78c90, 12, 1;
L_0000015ab6a81d90 .part L_0000015ab6a82290, 12, 1;
L_0000015ab6a81e30 .part L_0000015ab6a78c90, 13, 1;
L_0000015ab6a81ed0 .part L_0000015ab6a78290, 13, 1;
L_0000015ab6a80710 .part L_0000015ab6a83190, 13, 1;
L_0000015ab6a807b0 .part L_0000015ab6a78290, 13, 1;
L_0000015ab6a81110 .part L_0000015ab6a78c90, 13, 1;
L_0000015ab6a81430 .part L_0000015ab6a82290, 13, 1;
L_0000015ab6a81f70 .part L_0000015ab6a78c90, 14, 1;
L_0000015ab6a7ff90 .part L_0000015ab6a78290, 14, 1;
L_0000015ab6a802b0 .part L_0000015ab6a83190, 14, 1;
L_0000015ab6a80490 .part L_0000015ab6a78290, 14, 1;
L_0000015ab6a820b0 .part L_0000015ab6a78c90, 14, 1;
L_0000015ab6a812f0 .part L_0000015ab6a82290, 14, 1;
L_0000015ab6a80030 .part L_0000015ab6a78c90, 15, 1;
L_0000015ab6a7f950 .part L_0000015ab6a78290, 15, 1;
L_0000015ab6a816b0 .part L_0000015ab6a83190, 15, 1;
L_0000015ab6a81750 .part L_0000015ab6a78290, 15, 1;
L_0000015ab6a81390 .part L_0000015ab6a78c90, 15, 1;
L_0000015ab6a80fd0 .part L_0000015ab6a82290, 15, 1;
L_0000015ab6a81b10 .part L_0000015ab6a78c90, 16, 1;
L_0000015ab6a7fb30 .part L_0000015ab6a78290, 16, 1;
L_0000015ab6a7f9f0 .part L_0000015ab6a83190, 16, 1;
L_0000015ab6a7fa90 .part L_0000015ab6a78290, 16, 1;
L_0000015ab6a80cb0 .part L_0000015ab6a78c90, 16, 1;
L_0000015ab6a7fbd0 .part L_0000015ab6a82290, 16, 1;
L_0000015ab6a80350 .part L_0000015ab6a78c90, 17, 1;
L_0000015ab6a808f0 .part L_0000015ab6a78290, 17, 1;
L_0000015ab6a7fc70 .part L_0000015ab6a83190, 17, 1;
L_0000015ab6a80170 .part L_0000015ab6a78290, 17, 1;
L_0000015ab6a80210 .part L_0000015ab6a78c90, 17, 1;
L_0000015ab6a803f0 .part L_0000015ab6a82290, 17, 1;
L_0000015ab6a80b70 .part L_0000015ab6a78c90, 18, 1;
L_0000015ab6a80990 .part L_0000015ab6a78290, 18, 1;
L_0000015ab6a814d0 .part L_0000015ab6a83190, 18, 1;
L_0000015ab6a80530 .part L_0000015ab6a78290, 18, 1;
L_0000015ab6a80ad0 .part L_0000015ab6a78c90, 18, 1;
L_0000015ab6a80d50 .part L_0000015ab6a82290, 18, 1;
L_0000015ab6a80e90 .part L_0000015ab6a78c90, 19, 1;
L_0000015ab6a80f30 .part L_0000015ab6a78290, 19, 1;
L_0000015ab6a81570 .part L_0000015ab6a83190, 19, 1;
L_0000015ab6a81610 .part L_0000015ab6a78290, 19, 1;
L_0000015ab6a82510 .part L_0000015ab6a78c90, 19, 1;
L_0000015ab6a844f0 .part L_0000015ab6a82290, 19, 1;
L_0000015ab6a830f0 .part L_0000015ab6a78c90, 20, 1;
L_0000015ab6a83eb0 .part L_0000015ab6a78290, 20, 1;
L_0000015ab6a83cd0 .part L_0000015ab6a83190, 20, 1;
L_0000015ab6a82790 .part L_0000015ab6a78290, 20, 1;
L_0000015ab6a82fb0 .part L_0000015ab6a78c90, 20, 1;
L_0000015ab6a83f50 .part L_0000015ab6a82290, 20, 1;
L_0000015ab6a83910 .part L_0000015ab6a78c90, 21, 1;
L_0000015ab6a83c30 .part L_0000015ab6a78290, 21, 1;
L_0000015ab6a839b0 .part L_0000015ab6a83190, 21, 1;
L_0000015ab6a84630 .part L_0000015ab6a78290, 21, 1;
L_0000015ab6a84450 .part L_0000015ab6a78c90, 21, 1;
L_0000015ab6a83690 .part L_0000015ab6a82290, 21, 1;
L_0000015ab6a84590 .part L_0000015ab6a78c90, 22, 1;
L_0000015ab6a82bf0 .part L_0000015ab6a78290, 22, 1;
L_0000015ab6a83230 .part L_0000015ab6a83190, 22, 1;
LS_0000015ab6a82830_0_0 .concat8 [ 1 1 1 1], L_0000015ab6a9af40, L_0000015ab6a9ab50, L_0000015ab6a9cec0, L_0000015ab6a9cd00;
LS_0000015ab6a82830_0_4 .concat8 [ 1 1 1 1], L_0000015ab6a9c440, L_0000015ab6a9c910, L_0000015ab6a9f1c0, L_0000015ab6a9eba0;
LS_0000015ab6a82830_0_8 .concat8 [ 1 1 1 1], L_0000015ab6a9f230, L_0000015ab6a9fc40, L_0000015ab6aa1290, L_0000015ab6aa0b20;
LS_0000015ab6a82830_0_12 .concat8 [ 1 1 1 1], L_0000015ab6a9faf0, L_0000015ab6aa1c30, L_0000015ab6aa2d40, L_0000015ab6aa2950;
LS_0000015ab6a82830_0_16 .concat8 [ 1 1 1 1], L_0000015ab6aa33d0, L_0000015ab6adb1b0, L_0000015ab6ad9cb0, L_0000015ab6ada500;
LS_0000015ab6a82830_0_20 .concat8 [ 1 1 1 0], L_0000015ab6add050, L_0000015ab6adba00, L_0000015ab6adc100;
LS_0000015ab6a82830_1_0 .concat8 [ 4 4 4 4], LS_0000015ab6a82830_0_0, LS_0000015ab6a82830_0_4, LS_0000015ab6a82830_0_8, LS_0000015ab6a82830_0_12;
LS_0000015ab6a82830_1_4 .concat8 [ 4 3 0 0], LS_0000015ab6a82830_0_16, LS_0000015ab6a82830_0_20;
L_0000015ab6a82830 .concat8 [ 16 7 0 0], LS_0000015ab6a82830_1_0, LS_0000015ab6a82830_1_4;
L_0000015ab6a825b0 .part L_0000015ab6a78290, 22, 1;
L_0000015ab6a84810 .part L_0000015ab6a78c90, 22, 1;
L_0000015ab6a82970 .part L_0000015ab6a82290, 22, 1;
LS_0000015ab6a83550_0_0 .concat8 [ 1 1 1 1], L_0000015ab6a9c130, L_0000015ab6a9a8b0, L_0000015ab6a9d5c0, L_0000015ab6a9c670;
LS_0000015ab6a83550_0_4 .concat8 [ 1 1 1 1], L_0000015ab6a9d0f0, L_0000015ab6a9f070, L_0000015ab6a9f3f0, L_0000015ab6a9e510;
LS_0000015ab6a83550_0_8 .concat8 [ 1 1 1 1], L_0000015ab6a9e6d0, L_0000015ab6aa0ff0, L_0000015ab6aa14c0, L_0000015ab6aa1610;
LS_0000015ab6a83550_0_12 .concat8 [ 1 1 1 1], L_0000015ab6aa16f0, L_0000015ab6aa2100, L_0000015ab6aa2db0, L_0000015ab6aa3050;
LS_0000015ab6a83550_0_16 .concat8 [ 1 1 1 1], L_0000015ab6adac00, L_0000015ab6adb6f0, L_0000015ab6ad9f50, L_0000015ab6ada650;
LS_0000015ab6a83550_0_20 .concat8 [ 1 1 1 0], L_0000015ab6adbf40, L_0000015ab6adbc30, L_0000015ab6add210;
LS_0000015ab6a83550_1_0 .concat8 [ 4 4 4 4], LS_0000015ab6a83550_0_0, LS_0000015ab6a83550_0_4, LS_0000015ab6a83550_0_8, LS_0000015ab6a83550_0_12;
LS_0000015ab6a83550_1_4 .concat8 [ 4 3 0 0], LS_0000015ab6a83550_0_16, LS_0000015ab6a83550_0_20;
L_0000015ab6a83550 .concat8 [ 16 7 0 0], LS_0000015ab6a83550_1_0, LS_0000015ab6a83550_1_4;
LS_0000015ab6a83190_0_0 .concat8 [ 1 1 1 1], L_0000015ab69cf6f0, L_0000015ab6a9a760, L_0000015ab6a9b3a0, L_0000015ab6a9c980;
LS_0000015ab6a83190_0_4 .concat8 [ 1 1 1 1], L_0000015ab6a9d8d0, L_0000015ab6a9d1d0, L_0000015ab6a9cc20, L_0000015ab6a9dfd0;
LS_0000015ab6a83190_0_8 .concat8 [ 1 1 1 1], L_0000015ab6a9def0, L_0000015ab6a9f150, L_0000015ab6aa08f0, L_0000015ab6aa00a0;
LS_0000015ab6a83190_0_12 .concat8 [ 1 1 1 1], L_0000015ab6aa0c70, L_0000015ab6aa0ce0, L_0000015ab6aa1e60, L_0000015ab6aa1ed0;
LS_0000015ab6a83190_0_16 .concat8 [ 1 1 1 1], L_0000015ab6aa25d0, L_0000015ab6aa32f0, L_0000015ab6adb610, L_0000015ab6adadc0;
LS_0000015ab6a83190_0_20 .concat8 [ 1 1 1 1], L_0000015ab6ada030, L_0000015ab6adb990, L_0000015ab6adc790, L_0000015ab6adcd40;
LS_0000015ab6a83190_1_0 .concat8 [ 4 4 4 4], LS_0000015ab6a83190_0_0, LS_0000015ab6a83190_0_4, LS_0000015ab6a83190_0_8, LS_0000015ab6a83190_0_12;
LS_0000015ab6a83190_1_4 .concat8 [ 4 4 0 0], LS_0000015ab6a83190_0_16, LS_0000015ab6a83190_0_20;
L_0000015ab6a83190 .concat8 [ 16 8 0 0], LS_0000015ab6a83190_1_0, LS_0000015ab6a83190_1_4;
LS_0000015ab6a82290_0_0 .concat8 [ 1 1 1 1], L_0000015ab69cf738, L_0000015ab6a9afb0, L_0000015ab6a9b9c0, L_0000015ab6a9c3d0;
LS_0000015ab6a82290_0_4 .concat8 [ 1 1 1 1], L_0000015ab6a9d780, L_0000015ab6a9da20, L_0000015ab6a9f2a0, L_0000015ab6a9e3c0;
LS_0000015ab6a82290_0_8 .concat8 [ 1 1 1 1], L_0000015ab6a9ef90, L_0000015ab6a9ecf0, L_0000015ab6a9ffc0, L_0000015ab6aa05e0;
LS_0000015ab6a82290_0_12 .concat8 [ 1 1 1 1], L_0000015ab6aa0490, L_0000015ab6aa1840, L_0000015ab6aa1df0, L_0000015ab6aa31a0;
LS_0000015ab6a82290_0_16 .concat8 [ 1 1 1 1], L_0000015ab6aa1bc0, L_0000015ab6adae30, L_0000015ab6adaf80, L_0000015ab6adb450;
LS_0000015ab6a82290_0_20 .concat8 [ 1 1 1 1], L_0000015ab6ada570, L_0000015ab6adbed0, L_0000015ab6adbae0, L_0000015ab6adcbf0;
LS_0000015ab6a82290_1_0 .concat8 [ 4 4 4 4], LS_0000015ab6a82290_0_0, LS_0000015ab6a82290_0_4, LS_0000015ab6a82290_0_8, LS_0000015ab6a82290_0_12;
LS_0000015ab6a82290_1_4 .concat8 [ 4 4 0 0], LS_0000015ab6a82290_0_16, LS_0000015ab6a82290_0_20;
L_0000015ab6a82290 .concat8 [ 16 8 0 0], LS_0000015ab6a82290_1_0, LS_0000015ab6a82290_1_4;
L_0000015ab6a83870 .ufunc/vec4 TD_tb_alu_div_32.DUT.U_SUB.rm.first_one_9bits, 8, L_0000015ab6a82830 (v0000015ab68fed90_0) S_0000015ab6907b20;
L_0000015ab6a843b0 .ufunc/vec4 TD_tb_alu_div_32.DUT.U_SUB.rm.first_one_9bits, 8, L_0000015ab6a83550 (v0000015ab68fed90_0) S_0000015ab6907b20;
L_0000015ab6a83ff0 .reduce/nor L_0000015ab6a77a70;
L_0000015ab6a83d70 .reduce/nor L_0000015ab6a75ef0;
L_0000015ab6a82b50 .part L_0000015ab6a83190, 23, 1;
L_0000015ab6a83050 .reduce/nor L_0000015ab6a77a70;
L_0000015ab6a848b0 .part L_0000015ab6a82290, 23, 1;
L_0000015ab6a846d0 .part L_0000015ab6a83190, 23, 1;
L_0000015ab6a828d0 .functor MUXZ 8, L_0000015ab6a83870, L_0000015ab6a843b0, L_0000015ab6adc9c0, C4<>;
L_0000015ab6a84770 .cmp/ge 23, L_0000015ab6a78c90, L_0000015ab6a78290;
L_0000015ab6a823d0 .functor MUXZ 23, L_0000015ab6a83550, L_0000015ab6a82830, L_0000015ab6adc330, C4<>;
L_0000015ab6a834b0 .functor MUXZ 8, L_0000015ab6a79a50, L_0000015ab6a826f0, L_0000015ab6adbd80, C4<>;
L_0000015ab6a83730 .shift/l 23, L_0000015ab6a823d0, L_0000015ab6a828d0;
L_0000015ab6a84270 .functor MUXZ 23, L_0000015ab6a823d0, L_0000015ab6a83730, L_0000015ab6adbd80, C4<>;
L_0000015ab6a85210 .concat [ 8 24 0 0], L_0000015ab6a828d0, L_0000015ab69cf810;
L_0000015ab6a855d0 .arith/sub 32, L_0000015ab69cf7c8, L_0000015ab6a85210;
L_0000015ab6a86bb0 .shift/r 23, L_0000015ab6a823d0, L_0000015ab6a855d0;
L_0000015ab6a85670 .part L_0000015ab6a86bb0, 0, 5;
L_0000015ab6a84d10 .concat [ 5 23 0 0], L_0000015ab6a85670, L_0000015ab6a84270;
L_0000015ab6a853f0 .part L_0000015ab6a84d10, 0, 15;
S_0000015ab6907b20 .scope function.vec4.s8, "first_one_9bits" "first_one_9bits" 5 142, 5 142 0, S_0000015ab6908160;
 .timescale -9 -12;
; Variable first_one_9bits is vec4 return value of scope S_0000015ab6907b20
v0000015ab68ff5b0_0 .var "found", 0 0;
v0000015ab68fdf30_0 .var/i "idx", 31 0;
v0000015ab68fed90_0 .var "val", 22 0;
TD_tb_alu_div_32.DUT.U_SUB.rm.first_one_9bits ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015ab68ff5b0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to first_one_9bits (store_vec4_to_lval)
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0000015ab68fdf30_0, 0, 32;
T_3.12 ;
    %load/vec4 v0000015ab68fdf30_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_3.13, 5;
    %load/vec4 v0000015ab68fed90_0;
    %load/vec4 v0000015ab68fdf30_0;
    %part/s 1;
    %load/vec4 v0000015ab68ff5b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0000015ab68fdf30_0;
    %sub;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to first_one_9bits (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015ab68ff5b0_0, 0, 1;
T_3.14 ;
    %load/vec4 v0000015ab68fdf30_0;
    %subi 1, 0, 32;
    %store/vec4 v0000015ab68fdf30_0, 0, 32;
    %jmp T_3.12;
T_3.13 ;
    %end;
S_0000015ab69063b0 .scope generate, "genblk1[0]" "genblk1[0]" 5 168, 5 168 0, S_0000015ab6908160;
 .timescale -9 -12;
P_0000015ab67592b0 .param/l "i" 0 5 168, +C4<00>;
S_0000015ab69087a0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000015ab69063b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a9bd40 .functor NOT 1, L_0000015ab6a7e410, C4<0>, C4<0>, C4<0>;
L_0000015ab6a9b720 .functor AND 1, L_0000015ab6a9bd40, L_0000015ab6a7e230, C4<1>, C4<1>;
L_0000015ab6a9b170 .functor NOT 1, L_0000015ab6a7e410, C4<0>, C4<0>, C4<0>;
L_0000015ab6a9adf0 .functor AND 1, L_0000015ab6a9b170, L_0000015ab6a7d790, C4<1>, C4<1>;
L_0000015ab6a9c210 .functor OR 1, L_0000015ab6a9b720, L_0000015ab6a9adf0, C4<0>, C4<0>;
L_0000015ab6a9a6f0 .functor AND 1, L_0000015ab6a7e230, L_0000015ab6a7d790, C4<1>, C4<1>;
L_0000015ab6a9a760 .functor OR 1, L_0000015ab6a9c210, L_0000015ab6a9a6f0, C4<0>, C4<0>;
L_0000015ab6a9ae60 .functor XOR 1, L_0000015ab6a7e410, L_0000015ab6a7e230, C4<0>, C4<0>;
L_0000015ab6a9af40 .functor XOR 1, L_0000015ab6a9ae60, L_0000015ab6a7d790, C4<0>, C4<0>;
v0000015ab68fee30_0 .net "Debe", 0 0, L_0000015ab6a9a760;  1 drivers
v0000015ab68fdfd0_0 .net "Din", 0 0, L_0000015ab6a7d790;  1 drivers
v0000015ab68ff330_0 .net "Dout", 0 0, L_0000015ab6a9af40;  1 drivers
v0000015ab68fe610_0 .net "Ri", 0 0, L_0000015ab6a7e230;  1 drivers
v0000015ab68feed0_0 .net "Si", 0 0, L_0000015ab6a7e410;  1 drivers
v0000015ab68fd2b0_0 .net *"_ivl_0", 0 0, L_0000015ab6a9bd40;  1 drivers
v0000015ab68fe250_0 .net *"_ivl_10", 0 0, L_0000015ab6a9a6f0;  1 drivers
v0000015ab68fe6b0_0 .net *"_ivl_14", 0 0, L_0000015ab6a9ae60;  1 drivers
v0000015ab68ff510_0 .net *"_ivl_2", 0 0, L_0000015ab6a9b720;  1 drivers
v0000015ab68fe930_0 .net *"_ivl_4", 0 0, L_0000015ab6a9b170;  1 drivers
v0000015ab68fe7f0_0 .net *"_ivl_6", 0 0, L_0000015ab6a9adf0;  1 drivers
v0000015ab68ff650_0 .net *"_ivl_8", 0 0, L_0000015ab6a9c210;  1 drivers
S_0000015ab6907990 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000015ab69063b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a9bdb0 .functor NOT 1, L_0000015ab6a7f3b0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a9b640 .functor AND 1, L_0000015ab6a9bdb0, L_0000015ab6a7f810, C4<1>, C4<1>;
L_0000015ab6a9be20 .functor NOT 1, L_0000015ab6a7f3b0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a9be90 .functor AND 1, L_0000015ab6a9be20, L_0000015ab6a7d830, C4<1>, C4<1>;
L_0000015ab6a9bf00 .functor OR 1, L_0000015ab6a9b640, L_0000015ab6a9be90, C4<0>, C4<0>;
L_0000015ab6a9b330 .functor AND 1, L_0000015ab6a7f810, L_0000015ab6a7d830, C4<1>, C4<1>;
L_0000015ab6a9afb0 .functor OR 1, L_0000015ab6a9bf00, L_0000015ab6a9b330, C4<0>, C4<0>;
L_0000015ab6a9b020 .functor XOR 1, L_0000015ab6a7f3b0, L_0000015ab6a7f810, C4<0>, C4<0>;
L_0000015ab6a9c130 .functor XOR 1, L_0000015ab6a9b020, L_0000015ab6a7d830, C4<0>, C4<0>;
v0000015ab68fe890_0 .net "Debe", 0 0, L_0000015ab6a9afb0;  1 drivers
v0000015ab68fecf0_0 .net "Din", 0 0, L_0000015ab6a7d830;  1 drivers
v0000015ab68fe9d0_0 .net "Dout", 0 0, L_0000015ab6a9c130;  1 drivers
v0000015ab68fef70_0 .net "Ri", 0 0, L_0000015ab6a7f810;  1 drivers
v0000015ab68ff010_0 .net "Si", 0 0, L_0000015ab6a7f3b0;  1 drivers
v0000015ab68ff6f0_0 .net *"_ivl_0", 0 0, L_0000015ab6a9bdb0;  1 drivers
v0000015ab68fd0d0_0 .net *"_ivl_10", 0 0, L_0000015ab6a9b330;  1 drivers
v0000015ab68ff0b0_0 .net *"_ivl_14", 0 0, L_0000015ab6a9b020;  1 drivers
v0000015ab68fd350_0 .net *"_ivl_2", 0 0, L_0000015ab6a9b640;  1 drivers
v0000015ab68fd3f0_0 .net *"_ivl_4", 0 0, L_0000015ab6a9be20;  1 drivers
v0000015ab68fd670_0 .net *"_ivl_6", 0 0, L_0000015ab6a9be90;  1 drivers
v0000015ab68fd210_0 .net *"_ivl_8", 0 0, L_0000015ab6a9bf00;  1 drivers
S_0000015ab6906d10 .scope generate, "genblk1[1]" "genblk1[1]" 5 168, 5 168 0, S_0000015ab6908160;
 .timescale -9 -12;
P_0000015ab675a6b0 .param/l "i" 0 5 168, +C4<01>;
S_0000015ab6906540 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000015ab6906d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a9b950 .functor NOT 1, L_0000015ab6a7eeb0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a9b790 .functor AND 1, L_0000015ab6a9b950, L_0000015ab6a7dd30, C4<1>, C4<1>;
L_0000015ab6a9b1e0 .functor NOT 1, L_0000015ab6a7eeb0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a9b2c0 .functor AND 1, L_0000015ab6a9b1e0, L_0000015ab6a7f6d0, C4<1>, C4<1>;
L_0000015ab6a9a7d0 .functor OR 1, L_0000015ab6a9b790, L_0000015ab6a9b2c0, C4<0>, C4<0>;
L_0000015ab6a9b090 .functor AND 1, L_0000015ab6a7dd30, L_0000015ab6a7f6d0, C4<1>, C4<1>;
L_0000015ab6a9b3a0 .functor OR 1, L_0000015ab6a9a7d0, L_0000015ab6a9b090, C4<0>, C4<0>;
L_0000015ab6a9b410 .functor XOR 1, L_0000015ab6a7eeb0, L_0000015ab6a7dd30, C4<0>, C4<0>;
L_0000015ab6a9ab50 .functor XOR 1, L_0000015ab6a9b410, L_0000015ab6a7f6d0, C4<0>, C4<0>;
v0000015ab68feb10_0 .net "Debe", 0 0, L_0000015ab6a9b3a0;  1 drivers
v0000015ab68fda30_0 .net "Din", 0 0, L_0000015ab6a7f6d0;  1 drivers
v0000015ab68fd490_0 .net "Dout", 0 0, L_0000015ab6a9ab50;  1 drivers
v0000015ab68ff150_0 .net "Ri", 0 0, L_0000015ab6a7dd30;  1 drivers
v0000015ab68ff1f0_0 .net "Si", 0 0, L_0000015ab6a7eeb0;  1 drivers
v0000015ab68fd8f0_0 .net *"_ivl_0", 0 0, L_0000015ab6a9b950;  1 drivers
v0000015ab68fd530_0 .net *"_ivl_10", 0 0, L_0000015ab6a9b090;  1 drivers
v0000015ab68fdad0_0 .net *"_ivl_14", 0 0, L_0000015ab6a9b410;  1 drivers
v0000015ab68ff290_0 .net *"_ivl_2", 0 0, L_0000015ab6a9b790;  1 drivers
v0000015ab68fd990_0 .net *"_ivl_4", 0 0, L_0000015ab6a9b1e0;  1 drivers
v0000015ab68ff790_0 .net *"_ivl_6", 0 0, L_0000015ab6a9b2c0;  1 drivers
v0000015ab68fd5d0_0 .net *"_ivl_8", 0 0, L_0000015ab6a9a7d0;  1 drivers
S_0000015ab6906860 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000015ab6906d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a9b480 .functor NOT 1, L_0000015ab6a7eff0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a9aca0 .functor AND 1, L_0000015ab6a9b480, L_0000015ab6a7e730, C4<1>, C4<1>;
L_0000015ab6a9b800 .functor NOT 1, L_0000015ab6a7eff0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a9b870 .functor AND 1, L_0000015ab6a9b800, L_0000015ab6a7e550, C4<1>, C4<1>;
L_0000015ab6a9a920 .functor OR 1, L_0000015ab6a9aca0, L_0000015ab6a9b870, C4<0>, C4<0>;
L_0000015ab6a9a990 .functor AND 1, L_0000015ab6a7e730, L_0000015ab6a7e550, C4<1>, C4<1>;
L_0000015ab6a9b9c0 .functor OR 1, L_0000015ab6a9a920, L_0000015ab6a9a990, C4<0>, C4<0>;
L_0000015ab6a9a840 .functor XOR 1, L_0000015ab6a7eff0, L_0000015ab6a7e730, C4<0>, C4<0>;
L_0000015ab6a9a8b0 .functor XOR 1, L_0000015ab6a9a840, L_0000015ab6a7e550, C4<0>, C4<0>;
v0000015ab68fdb70_0 .net "Debe", 0 0, L_0000015ab6a9b9c0;  1 drivers
v0000015ab68fdc10_0 .net "Din", 0 0, L_0000015ab6a7e550;  1 drivers
v0000015ab68fdcb0_0 .net "Dout", 0 0, L_0000015ab6a9a8b0;  1 drivers
v0000015ab68fe110_0 .net "Ri", 0 0, L_0000015ab6a7e730;  1 drivers
v0000015ab68ff830_0 .net "Si", 0 0, L_0000015ab6a7eff0;  1 drivers
v0000015ab68fddf0_0 .net *"_ivl_0", 0 0, L_0000015ab6a9b480;  1 drivers
v0000015ab69018b0_0 .net *"_ivl_10", 0 0, L_0000015ab6a9a990;  1 drivers
v0000015ab6900870_0 .net *"_ivl_14", 0 0, L_0000015ab6a9a840;  1 drivers
v0000015ab6900d70_0 .net *"_ivl_2", 0 0, L_0000015ab6a9aca0;  1 drivers
v0000015ab68ffab0_0 .net *"_ivl_4", 0 0, L_0000015ab6a9b800;  1 drivers
v0000015ab6900410_0 .net *"_ivl_6", 0 0, L_0000015ab6a9b870;  1 drivers
v0000015ab6900c30_0 .net *"_ivl_8", 0 0, L_0000015ab6a9a920;  1 drivers
S_0000015ab6909100 .scope generate, "genblk1[2]" "genblk1[2]" 5 168, 5 168 0, S_0000015ab6908160;
 .timescale -9 -12;
P_0000015ab675adf0 .param/l "i" 0 5 168, +C4<010>;
S_0000015ab69082f0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000015ab6909100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a9aae0 .functor NOT 1, L_0000015ab6a7dbf0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a9abc0 .functor AND 1, L_0000015ab6a9aae0, L_0000015ab6a7eb90, C4<1>, C4<1>;
L_0000015ab6a9dcc0 .functor NOT 1, L_0000015ab6a7dbf0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a9c520 .functor AND 1, L_0000015ab6a9dcc0, L_0000015ab6a7f090, C4<1>, C4<1>;
L_0000015ab6a9cfa0 .functor OR 1, L_0000015ab6a9abc0, L_0000015ab6a9c520, C4<0>, C4<0>;
L_0000015ab6a9db00 .functor AND 1, L_0000015ab6a7eb90, L_0000015ab6a7f090, C4<1>, C4<1>;
L_0000015ab6a9c980 .functor OR 1, L_0000015ab6a9cfa0, L_0000015ab6a9db00, C4<0>, C4<0>;
L_0000015ab6a9cde0 .functor XOR 1, L_0000015ab6a7dbf0, L_0000015ab6a7eb90, C4<0>, C4<0>;
L_0000015ab6a9cec0 .functor XOR 1, L_0000015ab6a9cde0, L_0000015ab6a7f090, C4<0>, C4<0>;
v0000015ab6901950_0 .net "Debe", 0 0, L_0000015ab6a9c980;  1 drivers
v0000015ab6901310_0 .net "Din", 0 0, L_0000015ab6a7f090;  1 drivers
v0000015ab69011d0_0 .net "Dout", 0 0, L_0000015ab6a9cec0;  1 drivers
v0000015ab6901db0_0 .net "Ri", 0 0, L_0000015ab6a7eb90;  1 drivers
v0000015ab69016d0_0 .net "Si", 0 0, L_0000015ab6a7dbf0;  1 drivers
v0000015ab69004b0_0 .net *"_ivl_0", 0 0, L_0000015ab6a9aae0;  1 drivers
v0000015ab6900550_0 .net *"_ivl_10", 0 0, L_0000015ab6a9db00;  1 drivers
v0000015ab69013b0_0 .net *"_ivl_14", 0 0, L_0000015ab6a9cde0;  1 drivers
v0000015ab69009b0_0 .net *"_ivl_2", 0 0, L_0000015ab6a9abc0;  1 drivers
v0000015ab6901450_0 .net *"_ivl_4", 0 0, L_0000015ab6a9dcc0;  1 drivers
v0000015ab6901a90_0 .net *"_ivl_6", 0 0, L_0000015ab6a9c520;  1 drivers
v0000015ab6900cd0_0 .net *"_ivl_8", 0 0, L_0000015ab6a9cfa0;  1 drivers
S_0000015ab6909420 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000015ab6909100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a9d6a0 .functor NOT 1, L_0000015ab6a7d970, C4<0>, C4<0>, C4<0>;
L_0000015ab6a9c830 .functor AND 1, L_0000015ab6a9d6a0, L_0000015ab6a7ecd0, C4<1>, C4<1>;
L_0000015ab6a9d400 .functor NOT 1, L_0000015ab6a7d970, C4<0>, C4<0>, C4<0>;
L_0000015ab6a9dda0 .functor AND 1, L_0000015ab6a9d400, L_0000015ab6a7f310, C4<1>, C4<1>;
L_0000015ab6a9da90 .functor OR 1, L_0000015ab6a9c830, L_0000015ab6a9dda0, C4<0>, C4<0>;
L_0000015ab6a9db70 .functor AND 1, L_0000015ab6a7ecd0, L_0000015ab6a7f310, C4<1>, C4<1>;
L_0000015ab6a9c3d0 .functor OR 1, L_0000015ab6a9da90, L_0000015ab6a9db70, C4<0>, C4<0>;
L_0000015ab6a9c360 .functor XOR 1, L_0000015ab6a7d970, L_0000015ab6a7ecd0, C4<0>, C4<0>;
L_0000015ab6a9d5c0 .functor XOR 1, L_0000015ab6a9c360, L_0000015ab6a7f310, C4<0>, C4<0>;
v0000015ab6900b90_0 .net "Debe", 0 0, L_0000015ab6a9c3d0;  1 drivers
v0000015ab6901770_0 .net "Din", 0 0, L_0000015ab6a7f310;  1 drivers
v0000015ab69019f0_0 .net "Dout", 0 0, L_0000015ab6a9d5c0;  1 drivers
v0000015ab68ffbf0_0 .net "Ri", 0 0, L_0000015ab6a7ecd0;  1 drivers
v0000015ab68ffb50_0 .net "Si", 0 0, L_0000015ab6a7d970;  1 drivers
v0000015ab6901c70_0 .net *"_ivl_0", 0 0, L_0000015ab6a9d6a0;  1 drivers
v0000015ab6900e10_0 .net *"_ivl_10", 0 0, L_0000015ab6a9db70;  1 drivers
v0000015ab6901bd0_0 .net *"_ivl_14", 0 0, L_0000015ab6a9c360;  1 drivers
v0000015ab6900050_0 .net *"_ivl_2", 0 0, L_0000015ab6a9c830;  1 drivers
v0000015ab6902030_0 .net *"_ivl_4", 0 0, L_0000015ab6a9d400;  1 drivers
v0000015ab68ffdd0_0 .net *"_ivl_6", 0 0, L_0000015ab6a9dda0;  1 drivers
v0000015ab6900730_0 .net *"_ivl_8", 0 0, L_0000015ab6a9da90;  1 drivers
S_0000015ab6908480 .scope generate, "genblk1[3]" "genblk1[3]" 5 168, 5 168 0, S_0000015ab6908160;
 .timescale -9 -12;
P_0000015ab675b0b0 .param/l "i" 0 5 168, +C4<011>;
S_0000015ab69069f0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000015ab6908480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a9d630 .functor NOT 1, L_0000015ab6a7f130, C4<0>, C4<0>, C4<0>;
L_0000015ab6a9dc50 .functor AND 1, L_0000015ab6a9d630, L_0000015ab6a7e2d0, C4<1>, C4<1>;
L_0000015ab6a9d390 .functor NOT 1, L_0000015ab6a7f130, C4<0>, C4<0>, C4<0>;
L_0000015ab6a9cb40 .functor AND 1, L_0000015ab6a9d390, L_0000015ab6a7eaf0, C4<1>, C4<1>;
L_0000015ab6a9c9f0 .functor OR 1, L_0000015ab6a9dc50, L_0000015ab6a9cb40, C4<0>, C4<0>;
L_0000015ab6a9cbb0 .functor AND 1, L_0000015ab6a7e2d0, L_0000015ab6a7eaf0, C4<1>, C4<1>;
L_0000015ab6a9d8d0 .functor OR 1, L_0000015ab6a9c9f0, L_0000015ab6a9cbb0, C4<0>, C4<0>;
L_0000015ab6a9cd70 .functor XOR 1, L_0000015ab6a7f130, L_0000015ab6a7e2d0, C4<0>, C4<0>;
L_0000015ab6a9cd00 .functor XOR 1, L_0000015ab6a9cd70, L_0000015ab6a7eaf0, C4<0>, C4<0>;
v0000015ab68ff8d0_0 .net "Debe", 0 0, L_0000015ab6a9d8d0;  1 drivers
v0000015ab6901d10_0 .net "Din", 0 0, L_0000015ab6a7eaf0;  1 drivers
v0000015ab68ffc90_0 .net "Dout", 0 0, L_0000015ab6a9cd00;  1 drivers
v0000015ab69005f0_0 .net "Ri", 0 0, L_0000015ab6a7e2d0;  1 drivers
v0000015ab6900690_0 .net "Si", 0 0, L_0000015ab6a7f130;  1 drivers
v0000015ab6900f50_0 .net *"_ivl_0", 0 0, L_0000015ab6a9d630;  1 drivers
v0000015ab6900eb0_0 .net *"_ivl_10", 0 0, L_0000015ab6a9cbb0;  1 drivers
v0000015ab6901630_0 .net *"_ivl_14", 0 0, L_0000015ab6a9cd70;  1 drivers
v0000015ab6901810_0 .net *"_ivl_2", 0 0, L_0000015ab6a9dc50;  1 drivers
v0000015ab6901b30_0 .net *"_ivl_4", 0 0, L_0000015ab6a9d390;  1 drivers
v0000015ab6900af0_0 .net *"_ivl_6", 0 0, L_0000015ab6a9cb40;  1 drivers
v0000015ab6901e50_0 .net *"_ivl_8", 0 0, L_0000015ab6a9c9f0;  1 drivers
S_0000015ab6909a60 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000015ab6908480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a9dd30 .functor NOT 1, L_0000015ab6a7d150, C4<0>, C4<0>, C4<0>;
L_0000015ab6a9d470 .functor AND 1, L_0000015ab6a9dd30, L_0000015ab6a7e690, C4<1>, C4<1>;
L_0000015ab6a9cf30 .functor NOT 1, L_0000015ab6a7d150, C4<0>, C4<0>, C4<0>;
L_0000015ab6a9dbe0 .functor AND 1, L_0000015ab6a9cf30, L_0000015ab6a7d5b0, C4<1>, C4<1>;
L_0000015ab6a9de10 .functor OR 1, L_0000015ab6a9d470, L_0000015ab6a9dbe0, C4<0>, C4<0>;
L_0000015ab6a9d710 .functor AND 1, L_0000015ab6a7e690, L_0000015ab6a7d5b0, C4<1>, C4<1>;
L_0000015ab6a9d780 .functor OR 1, L_0000015ab6a9de10, L_0000015ab6a9d710, C4<0>, C4<0>;
L_0000015ab6a9ce50 .functor XOR 1, L_0000015ab6a7d150, L_0000015ab6a7e690, C4<0>, C4<0>;
L_0000015ab6a9c670 .functor XOR 1, L_0000015ab6a9ce50, L_0000015ab6a7d5b0, C4<0>, C4<0>;
v0000015ab69007d0_0 .net "Debe", 0 0, L_0000015ab6a9d780;  1 drivers
v0000015ab6900910_0 .net "Din", 0 0, L_0000015ab6a7d5b0;  1 drivers
v0000015ab69014f0_0 .net "Dout", 0 0, L_0000015ab6a9c670;  1 drivers
v0000015ab6900a50_0 .net "Ri", 0 0, L_0000015ab6a7e690;  1 drivers
v0000015ab6901ef0_0 .net "Si", 0 0, L_0000015ab6a7d150;  1 drivers
v0000015ab6900ff0_0 .net *"_ivl_0", 0 0, L_0000015ab6a9dd30;  1 drivers
v0000015ab6901090_0 .net *"_ivl_10", 0 0, L_0000015ab6a9d710;  1 drivers
v0000015ab6901130_0 .net *"_ivl_14", 0 0, L_0000015ab6a9ce50;  1 drivers
v0000015ab6901270_0 .net *"_ivl_2", 0 0, L_0000015ab6a9d470;  1 drivers
v0000015ab6901590_0 .net *"_ivl_4", 0 0, L_0000015ab6a9cf30;  1 drivers
v0000015ab6901f90_0 .net *"_ivl_6", 0 0, L_0000015ab6a9dbe0;  1 drivers
v0000015ab68ff970_0 .net *"_ivl_8", 0 0, L_0000015ab6a9de10;  1 drivers
S_0000015ab6906b80 .scope generate, "genblk1[4]" "genblk1[4]" 5 168, 5 168 0, S_0000015ab6908160;
 .timescale -9 -12;
P_0000015ab675a8b0 .param/l "i" 0 5 168, +C4<0100>;
S_0000015ab6909d80 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000015ab6906b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a9c8a0 .functor NOT 1, L_0000015ab6a7f770, C4<0>, C4<0>, C4<0>;
L_0000015ab6a9d940 .functor AND 1, L_0000015ab6a9c8a0, L_0000015ab6a7f590, C4<1>, C4<1>;
L_0000015ab6a9d860 .functor NOT 1, L_0000015ab6a7f770, C4<0>, C4<0>, C4<0>;
L_0000015ab6a9d160 .functor AND 1, L_0000015ab6a9d860, L_0000015ab6a7f8b0, C4<1>, C4<1>;
L_0000015ab6a9d7f0 .functor OR 1, L_0000015ab6a9d940, L_0000015ab6a9d160, C4<0>, C4<0>;
L_0000015ab6a9c4b0 .functor AND 1, L_0000015ab6a7f590, L_0000015ab6a7f8b0, C4<1>, C4<1>;
L_0000015ab6a9d1d0 .functor OR 1, L_0000015ab6a9d7f0, L_0000015ab6a9c4b0, C4<0>, C4<0>;
L_0000015ab6a9d010 .functor XOR 1, L_0000015ab6a7f770, L_0000015ab6a7f590, C4<0>, C4<0>;
L_0000015ab6a9c440 .functor XOR 1, L_0000015ab6a9d010, L_0000015ab6a7f8b0, C4<0>, C4<0>;
v0000015ab68ffa10_0 .net "Debe", 0 0, L_0000015ab6a9d1d0;  1 drivers
v0000015ab68ffd30_0 .net "Din", 0 0, L_0000015ab6a7f8b0;  1 drivers
v0000015ab68ffe70_0 .net "Dout", 0 0, L_0000015ab6a9c440;  1 drivers
v0000015ab68fff10_0 .net "Ri", 0 0, L_0000015ab6a7f590;  1 drivers
v0000015ab68fffb0_0 .net "Si", 0 0, L_0000015ab6a7f770;  1 drivers
v0000015ab69000f0_0 .net *"_ivl_0", 0 0, L_0000015ab6a9c8a0;  1 drivers
v0000015ab6900190_0 .net *"_ivl_10", 0 0, L_0000015ab6a9c4b0;  1 drivers
v0000015ab6900230_0 .net *"_ivl_14", 0 0, L_0000015ab6a9d010;  1 drivers
v0000015ab69002d0_0 .net *"_ivl_2", 0 0, L_0000015ab6a9d940;  1 drivers
v0000015ab6900370_0 .net *"_ivl_4", 0 0, L_0000015ab6a9d860;  1 drivers
v0000015ab6902710_0 .net *"_ivl_6", 0 0, L_0000015ab6a9d160;  1 drivers
v0000015ab69032f0_0 .net *"_ivl_8", 0 0, L_0000015ab6a9d7f0;  1 drivers
S_0000015ab69095b0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000015ab6906b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a9c280 .functor NOT 1, L_0000015ab6a7ddd0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a9c2f0 .functor AND 1, L_0000015ab6a9c280, L_0000015ab6a7e370, C4<1>, C4<1>;
L_0000015ab6a9d9b0 .functor NOT 1, L_0000015ab6a7ddd0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a9d080 .functor AND 1, L_0000015ab6a9d9b0, L_0000015ab6a7f270, C4<1>, C4<1>;
L_0000015ab6a9d240 .functor OR 1, L_0000015ab6a9c2f0, L_0000015ab6a9d080, C4<0>, C4<0>;
L_0000015ab6a9d2b0 .functor AND 1, L_0000015ab6a7e370, L_0000015ab6a7f270, C4<1>, C4<1>;
L_0000015ab6a9da20 .functor OR 1, L_0000015ab6a9d240, L_0000015ab6a9d2b0, C4<0>, C4<0>;
L_0000015ab6a9c590 .functor XOR 1, L_0000015ab6a7ddd0, L_0000015ab6a7e370, C4<0>, C4<0>;
L_0000015ab6a9d0f0 .functor XOR 1, L_0000015ab6a9c590, L_0000015ab6a7f270, C4<0>, C4<0>;
v0000015ab6903b10_0 .net "Debe", 0 0, L_0000015ab6a9da20;  1 drivers
v0000015ab6903110_0 .net "Din", 0 0, L_0000015ab6a7f270;  1 drivers
v0000015ab6903c50_0 .net "Dout", 0 0, L_0000015ab6a9d0f0;  1 drivers
v0000015ab69028f0_0 .net "Ri", 0 0, L_0000015ab6a7e370;  1 drivers
v0000015ab6902df0_0 .net "Si", 0 0, L_0000015ab6a7ddd0;  1 drivers
v0000015ab69031b0_0 .net *"_ivl_0", 0 0, L_0000015ab6a9c280;  1 drivers
v0000015ab6903cf0_0 .net *"_ivl_10", 0 0, L_0000015ab6a9d2b0;  1 drivers
v0000015ab69020d0_0 .net *"_ivl_14", 0 0, L_0000015ab6a9c590;  1 drivers
v0000015ab6903250_0 .net *"_ivl_2", 0 0, L_0000015ab6a9c2f0;  1 drivers
v0000015ab69027b0_0 .net *"_ivl_4", 0 0, L_0000015ab6a9d9b0;  1 drivers
v0000015ab6903bb0_0 .net *"_ivl_6", 0 0, L_0000015ab6a9d080;  1 drivers
v0000015ab6902350_0 .net *"_ivl_8", 0 0, L_0000015ab6a9d240;  1 drivers
S_0000015ab6908610 .scope generate, "genblk1[5]" "genblk1[5]" 5 168, 5 168 0, S_0000015ab6908160;
 .timescale -9 -12;
P_0000015ab675ae30 .param/l "i" 0 5 168, +C4<0101>;
S_0000015ab6908930 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000015ab6908610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a9c600 .functor NOT 1, L_0000015ab6a7f630, C4<0>, C4<0>, C4<0>;
L_0000015ab6a9d4e0 .functor AND 1, L_0000015ab6a9c600, L_0000015ab6a7e0f0, C4<1>, C4<1>;
L_0000015ab6a9c6e0 .functor NOT 1, L_0000015ab6a7f630, C4<0>, C4<0>, C4<0>;
L_0000015ab6a9ca60 .functor AND 1, L_0000015ab6a9c6e0, L_0000015ab6a7e190, C4<1>, C4<1>;
L_0000015ab6a9c750 .functor OR 1, L_0000015ab6a9d4e0, L_0000015ab6a9ca60, C4<0>, C4<0>;
L_0000015ab6a9c7c0 .functor AND 1, L_0000015ab6a7e0f0, L_0000015ab6a7e190, C4<1>, C4<1>;
L_0000015ab6a9cc20 .functor OR 1, L_0000015ab6a9c750, L_0000015ab6a9c7c0, C4<0>, C4<0>;
L_0000015ab6a9d320 .functor XOR 1, L_0000015ab6a7f630, L_0000015ab6a7e0f0, C4<0>, C4<0>;
L_0000015ab6a9c910 .functor XOR 1, L_0000015ab6a9d320, L_0000015ab6a7e190, C4<0>, C4<0>;
v0000015ab69025d0_0 .net "Debe", 0 0, L_0000015ab6a9cc20;  1 drivers
v0000015ab69023f0_0 .net "Din", 0 0, L_0000015ab6a7e190;  1 drivers
v0000015ab6902990_0 .net "Dout", 0 0, L_0000015ab6a9c910;  1 drivers
v0000015ab6903390_0 .net "Ri", 0 0, L_0000015ab6a7e0f0;  1 drivers
v0000015ab6903d90_0 .net "Si", 0 0, L_0000015ab6a7f630;  1 drivers
v0000015ab6903430_0 .net *"_ivl_0", 0 0, L_0000015ab6a9c600;  1 drivers
v0000015ab6903890_0 .net *"_ivl_10", 0 0, L_0000015ab6a9c7c0;  1 drivers
v0000015ab6902cb0_0 .net *"_ivl_14", 0 0, L_0000015ab6a9d320;  1 drivers
v0000015ab6903930_0 .net *"_ivl_2", 0 0, L_0000015ab6a9d4e0;  1 drivers
v0000015ab6902e90_0 .net *"_ivl_4", 0 0, L_0000015ab6a9c6e0;  1 drivers
v0000015ab6902a30_0 .net *"_ivl_6", 0 0, L_0000015ab6a9ca60;  1 drivers
v0000015ab6902d50_0 .net *"_ivl_8", 0 0, L_0000015ab6a9c750;  1 drivers
S_0000015ab6906ea0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000015ab6908610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a9d550 .functor NOT 1, L_0000015ab6a7ed70, C4<0>, C4<0>, C4<0>;
L_0000015ab6a9cc90 .functor AND 1, L_0000015ab6a9d550, L_0000015ab6a7dfb0, C4<1>, C4<1>;
L_0000015ab6a9cad0 .functor NOT 1, L_0000015ab6a7ed70, C4<0>, C4<0>, C4<0>;
L_0000015ab6a9f310 .functor AND 1, L_0000015ab6a9cad0, L_0000015ab6a7ee10, C4<1>, C4<1>;
L_0000015ab6a9f620 .functor OR 1, L_0000015ab6a9cc90, L_0000015ab6a9f310, C4<0>, C4<0>;
L_0000015ab6a9e970 .functor AND 1, L_0000015ab6a7dfb0, L_0000015ab6a7ee10, C4<1>, C4<1>;
L_0000015ab6a9f2a0 .functor OR 1, L_0000015ab6a9f620, L_0000015ab6a9e970, C4<0>, C4<0>;
L_0000015ab6a9eb30 .functor XOR 1, L_0000015ab6a7ed70, L_0000015ab6a7dfb0, C4<0>, C4<0>;
L_0000015ab6a9f070 .functor XOR 1, L_0000015ab6a9eb30, L_0000015ab6a7ee10, C4<0>, C4<0>;
v0000015ab69034d0_0 .net "Debe", 0 0, L_0000015ab6a9f2a0;  1 drivers
v0000015ab6903070_0 .net "Din", 0 0, L_0000015ab6a7ee10;  1 drivers
v0000015ab6902850_0 .net "Dout", 0 0, L_0000015ab6a9f070;  1 drivers
v0000015ab6902b70_0 .net "Ri", 0 0, L_0000015ab6a7dfb0;  1 drivers
v0000015ab6902c10_0 .net "Si", 0 0, L_0000015ab6a7ed70;  1 drivers
v0000015ab6903e30_0 .net *"_ivl_0", 0 0, L_0000015ab6a9d550;  1 drivers
v0000015ab6902f30_0 .net *"_ivl_10", 0 0, L_0000015ab6a9e970;  1 drivers
v0000015ab6902ad0_0 .net *"_ivl_14", 0 0, L_0000015ab6a9eb30;  1 drivers
v0000015ab69036b0_0 .net *"_ivl_2", 0 0, L_0000015ab6a9cc90;  1 drivers
v0000015ab6903570_0 .net *"_ivl_4", 0 0, L_0000015ab6a9cad0;  1 drivers
v0000015ab6903ed0_0 .net *"_ivl_6", 0 0, L_0000015ab6a9f310;  1 drivers
v0000015ab69037f0_0 .net *"_ivl_8", 0 0, L_0000015ab6a9f620;  1 drivers
S_0000015ab6909290 .scope generate, "genblk1[6]" "genblk1[6]" 5 168, 5 168 0, S_0000015ab6908160;
 .timescale -9 -12;
P_0000015ab675a930 .param/l "i" 0 5 168, +C4<0110>;
S_0000015ab6907350 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000015ab6909290;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a9f380 .functor NOT 1, L_0000015ab6a7da10, C4<0>, C4<0>, C4<0>;
L_0000015ab6a9e430 .functor AND 1, L_0000015ab6a9f380, L_0000015ab6a7dab0, C4<1>, C4<1>;
L_0000015ab6a9f000 .functor NOT 1, L_0000015ab6a7da10, C4<0>, C4<0>, C4<0>;
L_0000015ab6a9f9a0 .functor AND 1, L_0000015ab6a9f000, L_0000015ab6a7de70, C4<1>, C4<1>;
L_0000015ab6a9f690 .functor OR 1, L_0000015ab6a9e430, L_0000015ab6a9f9a0, C4<0>, C4<0>;
L_0000015ab6a9f700 .functor AND 1, L_0000015ab6a7dab0, L_0000015ab6a7de70, C4<1>, C4<1>;
L_0000015ab6a9dfd0 .functor OR 1, L_0000015ab6a9f690, L_0000015ab6a9f700, C4<0>, C4<0>;
L_0000015ab6a9df60 .functor XOR 1, L_0000015ab6a7da10, L_0000015ab6a7dab0, C4<0>, C4<0>;
L_0000015ab6a9f1c0 .functor XOR 1, L_0000015ab6a9df60, L_0000015ab6a7de70, C4<0>, C4<0>;
v0000015ab6902fd0_0 .net "Debe", 0 0, L_0000015ab6a9dfd0;  1 drivers
v0000015ab6903610_0 .net "Din", 0 0, L_0000015ab6a7de70;  1 drivers
v0000015ab6903750_0 .net "Dout", 0 0, L_0000015ab6a9f1c0;  1 drivers
v0000015ab6903f70_0 .net "Ri", 0 0, L_0000015ab6a7dab0;  1 drivers
v0000015ab69039d0_0 .net "Si", 0 0, L_0000015ab6a7da10;  1 drivers
v0000015ab6903a70_0 .net *"_ivl_0", 0 0, L_0000015ab6a9f380;  1 drivers
v0000015ab6902170_0 .net *"_ivl_10", 0 0, L_0000015ab6a9f700;  1 drivers
v0000015ab6902210_0 .net *"_ivl_14", 0 0, L_0000015ab6a9df60;  1 drivers
v0000015ab69022b0_0 .net *"_ivl_2", 0 0, L_0000015ab6a9e430;  1 drivers
v0000015ab6902490_0 .net *"_ivl_4", 0 0, L_0000015ab6a9f000;  1 drivers
v0000015ab6902530_0 .net *"_ivl_6", 0 0, L_0000015ab6a9f9a0;  1 drivers
v0000015ab6902670_0 .net *"_ivl_8", 0 0, L_0000015ab6a9f690;  1 drivers
S_0000015ab6907800 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000015ab6909290;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a9e040 .functor NOT 1, L_0000015ab6a7d1f0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a9e270 .functor AND 1, L_0000015ab6a9e040, L_0000015ab6a7e4b0, C4<1>, C4<1>;
L_0000015ab6a9ed60 .functor NOT 1, L_0000015ab6a7d1f0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a9edd0 .functor AND 1, L_0000015ab6a9ed60, L_0000015ab6a7d330, C4<1>, C4<1>;
L_0000015ab6a9ee40 .functor OR 1, L_0000015ab6a9e270, L_0000015ab6a9edd0, C4<0>, C4<0>;
L_0000015ab6a9e350 .functor AND 1, L_0000015ab6a7e4b0, L_0000015ab6a7d330, C4<1>, C4<1>;
L_0000015ab6a9e3c0 .functor OR 1, L_0000015ab6a9ee40, L_0000015ab6a9e350, C4<0>, C4<0>;
L_0000015ab6a9e0b0 .functor XOR 1, L_0000015ab6a7d1f0, L_0000015ab6a7e4b0, C4<0>, C4<0>;
L_0000015ab6a9f3f0 .functor XOR 1, L_0000015ab6a9e0b0, L_0000015ab6a7d330, C4<0>, C4<0>;
v0000015ab68e4850_0 .net "Debe", 0 0, L_0000015ab6a9e3c0;  1 drivers
v0000015ab68e51b0_0 .net "Din", 0 0, L_0000015ab6a7d330;  1 drivers
v0000015ab68e60b0_0 .net "Dout", 0 0, L_0000015ab6a9f3f0;  1 drivers
v0000015ab68e5250_0 .net "Ri", 0 0, L_0000015ab6a7e4b0;  1 drivers
v0000015ab68e4c10_0 .net "Si", 0 0, L_0000015ab6a7d1f0;  1 drivers
v0000015ab68e4b70_0 .net *"_ivl_0", 0 0, L_0000015ab6a9e040;  1 drivers
v0000015ab68e5b10_0 .net *"_ivl_10", 0 0, L_0000015ab6a9e350;  1 drivers
v0000015ab68e6010_0 .net *"_ivl_14", 0 0, L_0000015ab6a9e0b0;  1 drivers
v0000015ab68e5d90_0 .net *"_ivl_2", 0 0, L_0000015ab6a9e270;  1 drivers
v0000015ab68e52f0_0 .net *"_ivl_4", 0 0, L_0000015ab6a9ed60;  1 drivers
v0000015ab68e5430_0 .net *"_ivl_6", 0 0, L_0000015ab6a9edd0;  1 drivers
v0000015ab68e5bb0_0 .net *"_ivl_8", 0 0, L_0000015ab6a9ee40;  1 drivers
S_0000015ab6907cb0 .scope generate, "genblk1[7]" "genblk1[7]" 5 168, 5 168 0, S_0000015ab6908160;
 .timescale -9 -12;
P_0000015ab675b0f0 .param/l "i" 0 5 168, +C4<0111>;
S_0000015ab6908de0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000015ab6907cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a9e740 .functor NOT 1, L_0000015ab6a7d8d0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a9f770 .functor AND 1, L_0000015ab6a9e740, L_0000015ab6a7db50, C4<1>, C4<1>;
L_0000015ab6a9e4a0 .functor NOT 1, L_0000015ab6a7d8d0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a9f460 .functor AND 1, L_0000015ab6a9e4a0, L_0000015ab6a7ef50, C4<1>, C4<1>;
L_0000015ab6a9f8c0 .functor OR 1, L_0000015ab6a9f770, L_0000015ab6a9f460, C4<0>, C4<0>;
L_0000015ab6a9e9e0 .functor AND 1, L_0000015ab6a7db50, L_0000015ab6a7ef50, C4<1>, C4<1>;
L_0000015ab6a9def0 .functor OR 1, L_0000015ab6a9f8c0, L_0000015ab6a9e9e0, C4<0>, C4<0>;
L_0000015ab6a9f4d0 .functor XOR 1, L_0000015ab6a7d8d0, L_0000015ab6a7db50, C4<0>, C4<0>;
L_0000015ab6a9eba0 .functor XOR 1, L_0000015ab6a9f4d0, L_0000015ab6a7ef50, C4<0>, C4<0>;
v0000015ab68e5890_0 .net "Debe", 0 0, L_0000015ab6a9def0;  1 drivers
v0000015ab68e4cb0_0 .net "Din", 0 0, L_0000015ab6a7ef50;  1 drivers
v0000015ab68e5ed0_0 .net "Dout", 0 0, L_0000015ab6a9eba0;  1 drivers
v0000015ab68e4e90_0 .net "Ri", 0 0, L_0000015ab6a7db50;  1 drivers
v0000015ab68e40d0_0 .net "Si", 0 0, L_0000015ab6a7d8d0;  1 drivers
v0000015ab68e4d50_0 .net *"_ivl_0", 0 0, L_0000015ab6a9e740;  1 drivers
v0000015ab68e48f0_0 .net *"_ivl_10", 0 0, L_0000015ab6a9e9e0;  1 drivers
v0000015ab68e6330_0 .net *"_ivl_14", 0 0, L_0000015ab6a9f4d0;  1 drivers
v0000015ab68e4350_0 .net *"_ivl_2", 0 0, L_0000015ab6a9f770;  1 drivers
v0000015ab68e4ad0_0 .net *"_ivl_4", 0 0, L_0000015ab6a9e4a0;  1 drivers
v0000015ab68e59d0_0 .net *"_ivl_6", 0 0, L_0000015ab6a9f460;  1 drivers
v0000015ab68e4a30_0 .net *"_ivl_8", 0 0, L_0000015ab6a9f8c0;  1 drivers
S_0000015ab6907e40 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000015ab6907cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a9f930 .functor NOT 1, L_0000015ab6a7e050, C4<0>, C4<0>, C4<0>;
L_0000015ab6a9eeb0 .functor AND 1, L_0000015ab6a9f930, L_0000015ab6a7f1d0, C4<1>, C4<1>;
L_0000015ab6a9f7e0 .functor NOT 1, L_0000015ab6a7e050, C4<0>, C4<0>, C4<0>;
L_0000015ab6a9f540 .functor AND 1, L_0000015ab6a9f7e0, L_0000015ab6a7f4f0, C4<1>, C4<1>;
L_0000015ab6a9ea50 .functor OR 1, L_0000015ab6a9eeb0, L_0000015ab6a9f540, C4<0>, C4<0>;
L_0000015ab6a9ef20 .functor AND 1, L_0000015ab6a7f1d0, L_0000015ab6a7f4f0, C4<1>, C4<1>;
L_0000015ab6a9ef90 .functor OR 1, L_0000015ab6a9ea50, L_0000015ab6a9ef20, C4<0>, C4<0>;
L_0000015ab6a9f5b0 .functor XOR 1, L_0000015ab6a7e050, L_0000015ab6a7f1d0, C4<0>, C4<0>;
L_0000015ab6a9e510 .functor XOR 1, L_0000015ab6a9f5b0, L_0000015ab6a7f4f0, C4<0>, C4<0>;
v0000015ab68e43f0_0 .net "Debe", 0 0, L_0000015ab6a9ef90;  1 drivers
v0000015ab68e4df0_0 .net "Din", 0 0, L_0000015ab6a7f4f0;  1 drivers
v0000015ab68e5610_0 .net "Dout", 0 0, L_0000015ab6a9e510;  1 drivers
v0000015ab68e5c50_0 .net "Ri", 0 0, L_0000015ab6a7f1d0;  1 drivers
v0000015ab68e57f0_0 .net "Si", 0 0, L_0000015ab6a7e050;  1 drivers
v0000015ab68e5f70_0 .net *"_ivl_0", 0 0, L_0000015ab6a9f930;  1 drivers
v0000015ab68e4fd0_0 .net *"_ivl_10", 0 0, L_0000015ab6a9ef20;  1 drivers
v0000015ab68e6150_0 .net *"_ivl_14", 0 0, L_0000015ab6a9f5b0;  1 drivers
v0000015ab68e4f30_0 .net *"_ivl_2", 0 0, L_0000015ab6a9eeb0;  1 drivers
v0000015ab68e5070_0 .net *"_ivl_4", 0 0, L_0000015ab6a9f7e0;  1 drivers
v0000015ab68e4710_0 .net *"_ivl_6", 0 0, L_0000015ab6a9f540;  1 drivers
v0000015ab68e47b0_0 .net *"_ivl_8", 0 0, L_0000015ab6a9ea50;  1 drivers
S_0000015ab6908ac0 .scope generate, "genblk1[8]" "genblk1[8]" 5 168, 5 168 0, S_0000015ab6908160;
 .timescale -9 -12;
P_0000015ab675a2f0 .param/l "i" 0 5 168, +C4<01000>;
S_0000015ab69098d0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000015ab6908ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a9f850 .functor NOT 1, L_0000015ab6a7e7d0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a9e2e0 .functor AND 1, L_0000015ab6a9f850, L_0000015ab6a7d650, C4<1>, C4<1>;
L_0000015ab6a9fa10 .functor NOT 1, L_0000015ab6a7e7d0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a9e580 .functor AND 1, L_0000015ab6a9fa10, L_0000015ab6a7e870, C4<1>, C4<1>;
L_0000015ab6a9f0e0 .functor OR 1, L_0000015ab6a9e2e0, L_0000015ab6a9e580, C4<0>, C4<0>;
L_0000015ab6a9e5f0 .functor AND 1, L_0000015ab6a7d650, L_0000015ab6a7e870, C4<1>, C4<1>;
L_0000015ab6a9f150 .functor OR 1, L_0000015ab6a9f0e0, L_0000015ab6a9e5f0, C4<0>, C4<0>;
L_0000015ab6a9eac0 .functor XOR 1, L_0000015ab6a7e7d0, L_0000015ab6a7d650, C4<0>, C4<0>;
L_0000015ab6a9f230 .functor XOR 1, L_0000015ab6a9eac0, L_0000015ab6a7e870, C4<0>, C4<0>;
v0000015ab68e5e30_0 .net "Debe", 0 0, L_0000015ab6a9f150;  1 drivers
v0000015ab68e42b0_0 .net "Din", 0 0, L_0000015ab6a7e870;  1 drivers
v0000015ab68e5390_0 .net "Dout", 0 0, L_0000015ab6a9f230;  1 drivers
v0000015ab68e56b0_0 .net "Ri", 0 0, L_0000015ab6a7d650;  1 drivers
v0000015ab68e61f0_0 .net "Si", 0 0, L_0000015ab6a7e7d0;  1 drivers
v0000015ab68e5110_0 .net *"_ivl_0", 0 0, L_0000015ab6a9f850;  1 drivers
v0000015ab68e5cf0_0 .net *"_ivl_10", 0 0, L_0000015ab6a9e5f0;  1 drivers
v0000015ab68e4490_0 .net *"_ivl_14", 0 0, L_0000015ab6a9eac0;  1 drivers
v0000015ab68e54d0_0 .net *"_ivl_2", 0 0, L_0000015ab6a9e2e0;  1 drivers
v0000015ab68e4530_0 .net *"_ivl_4", 0 0, L_0000015ab6a9fa10;  1 drivers
v0000015ab68e45d0_0 .net *"_ivl_6", 0 0, L_0000015ab6a9e580;  1 drivers
v0000015ab68e4670_0 .net *"_ivl_8", 0 0, L_0000015ab6a9f0e0;  1 drivers
S_0000015ab6908c50 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000015ab6908ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a9e660 .functor NOT 1, L_0000015ab6a7e910, C4<0>, C4<0>, C4<0>;
L_0000015ab6a9de80 .functor AND 1, L_0000015ab6a9e660, L_0000015ab6a7e9b0, C4<1>, C4<1>;
L_0000015ab6a9e120 .functor NOT 1, L_0000015ab6a7e910, C4<0>, C4<0>, C4<0>;
L_0000015ab6a9e190 .functor AND 1, L_0000015ab6a9e120, L_0000015ab6a7ea50, C4<1>, C4<1>;
L_0000015ab6a9e900 .functor OR 1, L_0000015ab6a9de80, L_0000015ab6a9e190, C4<0>, C4<0>;
L_0000015ab6a9e200 .functor AND 1, L_0000015ab6a7e9b0, L_0000015ab6a7ea50, C4<1>, C4<1>;
L_0000015ab6a9ecf0 .functor OR 1, L_0000015ab6a9e900, L_0000015ab6a9e200, C4<0>, C4<0>;
L_0000015ab6a9e820 .functor XOR 1, L_0000015ab6a7e910, L_0000015ab6a7e9b0, C4<0>, C4<0>;
L_0000015ab6a9e6d0 .functor XOR 1, L_0000015ab6a9e820, L_0000015ab6a7ea50, C4<0>, C4<0>;
v0000015ab68e4990_0 .net "Debe", 0 0, L_0000015ab6a9ecf0;  1 drivers
v0000015ab68e5750_0 .net "Din", 0 0, L_0000015ab6a7ea50;  1 drivers
v0000015ab68e6290_0 .net "Dout", 0 0, L_0000015ab6a9e6d0;  1 drivers
v0000015ab68e5570_0 .net "Ri", 0 0, L_0000015ab6a7e9b0;  1 drivers
v0000015ab68e5930_0 .net "Si", 0 0, L_0000015ab6a7e910;  1 drivers
v0000015ab68e63d0_0 .net *"_ivl_0", 0 0, L_0000015ab6a9e660;  1 drivers
v0000015ab68e5a70_0 .net *"_ivl_10", 0 0, L_0000015ab6a9e200;  1 drivers
v0000015ab68e6470_0 .net *"_ivl_14", 0 0, L_0000015ab6a9e820;  1 drivers
v0000015ab68e6510_0 .net *"_ivl_2", 0 0, L_0000015ab6a9de80;  1 drivers
v0000015ab68e65b0_0 .net *"_ivl_4", 0 0, L_0000015ab6a9e120;  1 drivers
v0000015ab68e6650_0 .net *"_ivl_6", 0 0, L_0000015ab6a9e190;  1 drivers
v0000015ab68e66f0_0 .net *"_ivl_8", 0 0, L_0000015ab6a9e900;  1 drivers
S_0000015ab6906090 .scope generate, "genblk1[9]" "genblk1[9]" 5 168, 5 168 0, S_0000015ab6908160;
 .timescale -9 -12;
P_0000015ab675a3b0 .param/l "i" 0 5 168, +C4<01001>;
S_0000015ab690bd30 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000015ab6906090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a9e7b0 .functor NOT 1, L_0000015ab6a7fef0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a9e890 .functor AND 1, L_0000015ab6a9e7b0, L_0000015ab6a81890, C4<1>, C4<1>;
L_0000015ab6a9ec10 .functor NOT 1, L_0000015ab6a7fef0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a9ec80 .functor AND 1, L_0000015ab6a9ec10, L_0000015ab6a81070, C4<1>, C4<1>;
L_0000015ab6aa0650 .functor OR 1, L_0000015ab6a9e890, L_0000015ab6a9ec80, C4<0>, C4<0>;
L_0000015ab6aa13e0 .functor AND 1, L_0000015ab6a81890, L_0000015ab6a81070, C4<1>, C4<1>;
L_0000015ab6aa08f0 .functor OR 1, L_0000015ab6aa0650, L_0000015ab6aa13e0, C4<0>, C4<0>;
L_0000015ab6aa0030 .functor XOR 1, L_0000015ab6a7fef0, L_0000015ab6a81890, C4<0>, C4<0>;
L_0000015ab6a9fc40 .functor XOR 1, L_0000015ab6aa0030, L_0000015ab6a81070, C4<0>, C4<0>;
v0000015ab68e6790_0 .net "Debe", 0 0, L_0000015ab6aa08f0;  1 drivers
v0000015ab68e6830_0 .net "Din", 0 0, L_0000015ab6a81070;  1 drivers
v0000015ab68e4170_0 .net "Dout", 0 0, L_0000015ab6a9fc40;  1 drivers
v0000015ab68e4210_0 .net "Ri", 0 0, L_0000015ab6a81890;  1 drivers
v0000015ab69260d0_0 .net "Si", 0 0, L_0000015ab6a7fef0;  1 drivers
v0000015ab69267b0_0 .net *"_ivl_0", 0 0, L_0000015ab6a9e7b0;  1 drivers
v0000015ab6926530_0 .net *"_ivl_10", 0 0, L_0000015ab6aa13e0;  1 drivers
v0000015ab6926e90_0 .net *"_ivl_14", 0 0, L_0000015ab6aa0030;  1 drivers
v0000015ab6926f30_0 .net *"_ivl_2", 0 0, L_0000015ab6a9e890;  1 drivers
v0000015ab69272f0_0 .net *"_ivl_4", 0 0, L_0000015ab6a9ec10;  1 drivers
v0000015ab6926350_0 .net *"_ivl_6", 0 0, L_0000015ab6a9ec80;  1 drivers
v0000015ab6927110_0 .net *"_ivl_8", 0 0, L_0000015ab6aa0650;  1 drivers
S_0000015ab690ea80 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000015ab6906090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6aa0960 .functor NOT 1, L_0000015ab6a805d0, C4<0>, C4<0>, C4<0>;
L_0000015ab6aa09d0 .functor AND 1, L_0000015ab6aa0960, L_0000015ab6a800d0, C4<1>, C4<1>;
L_0000015ab6aa0a40 .functor NOT 1, L_0000015ab6a805d0, C4<0>, C4<0>, C4<0>;
L_0000015ab6aa0180 .functor AND 1, L_0000015ab6aa0a40, L_0000015ab6a80a30, C4<1>, C4<1>;
L_0000015ab6aa0d50 .functor OR 1, L_0000015ab6aa09d0, L_0000015ab6aa0180, C4<0>, C4<0>;
L_0000015ab6aa0e30 .functor AND 1, L_0000015ab6a800d0, L_0000015ab6a80a30, C4<1>, C4<1>;
L_0000015ab6a9ffc0 .functor OR 1, L_0000015ab6aa0d50, L_0000015ab6aa0e30, C4<0>, C4<0>;
L_0000015ab6a9fb60 .functor XOR 1, L_0000015ab6a805d0, L_0000015ab6a800d0, C4<0>, C4<0>;
L_0000015ab6aa0ff0 .functor XOR 1, L_0000015ab6a9fb60, L_0000015ab6a80a30, C4<0>, C4<0>;
v0000015ab6925c70_0 .net "Debe", 0 0, L_0000015ab6a9ffc0;  1 drivers
v0000015ab6925db0_0 .net "Din", 0 0, L_0000015ab6a80a30;  1 drivers
v0000015ab6926c10_0 .net "Dout", 0 0, L_0000015ab6aa0ff0;  1 drivers
v0000015ab6926210_0 .net "Ri", 0 0, L_0000015ab6a800d0;  1 drivers
v0000015ab6926fd0_0 .net "Si", 0 0, L_0000015ab6a805d0;  1 drivers
v0000015ab6926710_0 .net *"_ivl_0", 0 0, L_0000015ab6aa0960;  1 drivers
v0000015ab69265d0_0 .net *"_ivl_10", 0 0, L_0000015ab6aa0e30;  1 drivers
v0000015ab6926170_0 .net *"_ivl_14", 0 0, L_0000015ab6a9fb60;  1 drivers
v0000015ab6926670_0 .net *"_ivl_2", 0 0, L_0000015ab6aa09d0;  1 drivers
v0000015ab6925ef0_0 .net *"_ivl_4", 0 0, L_0000015ab6aa0a40;  1 drivers
v0000015ab6927570_0 .net *"_ivl_6", 0 0, L_0000015ab6aa0180;  1 drivers
v0000015ab69263f0_0 .net *"_ivl_8", 0 0, L_0000015ab6aa0d50;  1 drivers
S_0000015ab690b560 .scope generate, "genblk1[10]" "genblk1[10]" 5 168, 5 168 0, S_0000015ab6908160;
 .timescale -9 -12;
P_0000015ab675b670 .param/l "i" 0 5 168, +C4<01010>;
S_0000015ab690ec10 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000015ab690b560;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6aa01f0 .functor NOT 1, L_0000015ab6a81a70, C4<0>, C4<0>, C4<0>;
L_0000015ab6aa0260 .functor AND 1, L_0000015ab6aa01f0, L_0000015ab6a7fd10, C4<1>, C4<1>;
L_0000015ab6a9ff50 .functor NOT 1, L_0000015ab6a81a70, C4<0>, C4<0>, C4<0>;
L_0000015ab6aa1530 .functor AND 1, L_0000015ab6a9ff50, L_0000015ab6a80df0, C4<1>, C4<1>;
L_0000015ab6aa02d0 .functor OR 1, L_0000015ab6aa0260, L_0000015ab6aa1530, C4<0>, C4<0>;
L_0000015ab6a9fbd0 .functor AND 1, L_0000015ab6a7fd10, L_0000015ab6a80df0, C4<1>, C4<1>;
L_0000015ab6aa00a0 .functor OR 1, L_0000015ab6aa02d0, L_0000015ab6a9fbd0, C4<0>, C4<0>;
L_0000015ab6aa0110 .functor XOR 1, L_0000015ab6a81a70, L_0000015ab6a7fd10, C4<0>, C4<0>;
L_0000015ab6aa1290 .functor XOR 1, L_0000015ab6aa0110, L_0000015ab6a80df0, C4<0>, C4<0>;
v0000015ab69274d0_0 .net "Debe", 0 0, L_0000015ab6aa00a0;  1 drivers
v0000015ab69277f0_0 .net "Din", 0 0, L_0000015ab6a80df0;  1 drivers
v0000015ab6927890_0 .net "Dout", 0 0, L_0000015ab6aa1290;  1 drivers
v0000015ab6925630_0 .net "Ri", 0 0, L_0000015ab6a7fd10;  1 drivers
v0000015ab69262b0_0 .net "Si", 0 0, L_0000015ab6a81a70;  1 drivers
v0000015ab6926ad0_0 .net *"_ivl_0", 0 0, L_0000015ab6aa01f0;  1 drivers
v0000015ab6927750_0 .net *"_ivl_10", 0 0, L_0000015ab6a9fbd0;  1 drivers
v0000015ab6926990_0 .net *"_ivl_14", 0 0, L_0000015ab6aa0110;  1 drivers
v0000015ab6926b70_0 .net *"_ivl_2", 0 0, L_0000015ab6aa0260;  1 drivers
v0000015ab6926490_0 .net *"_ivl_4", 0 0, L_0000015ab6a9ff50;  1 drivers
v0000015ab6925950_0 .net *"_ivl_6", 0 0, L_0000015ab6aa1530;  1 drivers
v0000015ab69268f0_0 .net *"_ivl_8", 0 0, L_0000015ab6aa02d0;  1 drivers
S_0000015ab690e120 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000015ab690b560;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6aa0ab0 .functor NOT 1, L_0000015ab6a7fdb0, C4<0>, C4<0>, C4<0>;
L_0000015ab6aa0dc0 .functor AND 1, L_0000015ab6aa0ab0, L_0000015ab6a819d0, C4<1>, C4<1>;
L_0000015ab6a9fcb0 .functor NOT 1, L_0000015ab6a7fdb0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a9fe70 .functor AND 1, L_0000015ab6a9fcb0, L_0000015ab6a80670, C4<1>, C4<1>;
L_0000015ab6aa1220 .functor OR 1, L_0000015ab6aa0dc0, L_0000015ab6a9fe70, C4<0>, C4<0>;
L_0000015ab6aa1300 .functor AND 1, L_0000015ab6a819d0, L_0000015ab6a80670, C4<1>, C4<1>;
L_0000015ab6aa05e0 .functor OR 1, L_0000015ab6aa1220, L_0000015ab6aa1300, C4<0>, C4<0>;
L_0000015ab6aa0340 .functor XOR 1, L_0000015ab6a7fdb0, L_0000015ab6a819d0, C4<0>, C4<0>;
L_0000015ab6aa14c0 .functor XOR 1, L_0000015ab6aa0340, L_0000015ab6a80670, C4<0>, C4<0>;
v0000015ab6926850_0 .net "Debe", 0 0, L_0000015ab6aa05e0;  1 drivers
v0000015ab69259f0_0 .net "Din", 0 0, L_0000015ab6a80670;  1 drivers
v0000015ab6926a30_0 .net "Dout", 0 0, L_0000015ab6aa14c0;  1 drivers
v0000015ab6926cb0_0 .net "Ri", 0 0, L_0000015ab6a819d0;  1 drivers
v0000015ab6926d50_0 .net "Si", 0 0, L_0000015ab6a7fdb0;  1 drivers
v0000015ab6926df0_0 .net *"_ivl_0", 0 0, L_0000015ab6aa0ab0;  1 drivers
v0000015ab6925f90_0 .net *"_ivl_10", 0 0, L_0000015ab6aa1300;  1 drivers
v0000015ab6927390_0 .net *"_ivl_14", 0 0, L_0000015ab6aa0340;  1 drivers
v0000015ab6927070_0 .net *"_ivl_2", 0 0, L_0000015ab6aa0dc0;  1 drivers
v0000015ab69271b0_0 .net *"_ivl_4", 0 0, L_0000015ab6a9fcb0;  1 drivers
v0000015ab6927250_0 .net *"_ivl_6", 0 0, L_0000015ab6a9fe70;  1 drivers
v0000015ab6925d10_0 .net *"_ivl_8", 0 0, L_0000015ab6aa1220;  1 drivers
S_0000015ab690dae0 .scope generate, "genblk1[11]" "genblk1[11]" 5 168, 5 168 0, S_0000015ab6908160;
 .timescale -9 -12;
P_0000015ab675b6f0 .param/l "i" 0 5 168, +C4<01011>;
S_0000015ab690bec0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000015ab690dae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6aa07a0 .functor NOT 1, L_0000015ab6a811b0, C4<0>, C4<0>, C4<0>;
L_0000015ab6aa0500 .functor AND 1, L_0000015ab6aa07a0, L_0000015ab6a81bb0, C4<1>, C4<1>;
L_0000015ab6a9fee0 .functor NOT 1, L_0000015ab6a811b0, C4<0>, C4<0>, C4<0>;
L_0000015ab6aa1450 .functor AND 1, L_0000015ab6a9fee0, L_0000015ab6a7fe50, C4<1>, C4<1>;
L_0000015ab6aa06c0 .functor OR 1, L_0000015ab6aa0500, L_0000015ab6aa1450, C4<0>, C4<0>;
L_0000015ab6aa15a0 .functor AND 1, L_0000015ab6a81bb0, L_0000015ab6a7fe50, C4<1>, C4<1>;
L_0000015ab6aa0c70 .functor OR 1, L_0000015ab6aa06c0, L_0000015ab6aa15a0, C4<0>, C4<0>;
L_0000015ab6aa0730 .functor XOR 1, L_0000015ab6a811b0, L_0000015ab6a81bb0, C4<0>, C4<0>;
L_0000015ab6aa0b20 .functor XOR 1, L_0000015ab6aa0730, L_0000015ab6a7fe50, C4<0>, C4<0>;
v0000015ab6927430_0 .net "Debe", 0 0, L_0000015ab6aa0c70;  1 drivers
v0000015ab6925b30_0 .net "Din", 0 0, L_0000015ab6a7fe50;  1 drivers
v0000015ab6927610_0 .net "Dout", 0 0, L_0000015ab6aa0b20;  1 drivers
v0000015ab6925a90_0 .net "Ri", 0 0, L_0000015ab6a81bb0;  1 drivers
v0000015ab69276b0_0 .net "Si", 0 0, L_0000015ab6a811b0;  1 drivers
v0000015ab6925130_0 .net *"_ivl_0", 0 0, L_0000015ab6aa07a0;  1 drivers
v0000015ab69251d0_0 .net *"_ivl_10", 0 0, L_0000015ab6aa15a0;  1 drivers
v0000015ab6925770_0 .net *"_ivl_14", 0 0, L_0000015ab6aa0730;  1 drivers
v0000015ab6925450_0 .net *"_ivl_2", 0 0, L_0000015ab6aa0500;  1 drivers
v0000015ab6925810_0 .net *"_ivl_4", 0 0, L_0000015ab6a9fee0;  1 drivers
v0000015ab6925bd0_0 .net *"_ivl_6", 0 0, L_0000015ab6aa1450;  1 drivers
v0000015ab69258b0_0 .net *"_ivl_8", 0 0, L_0000015ab6aa06c0;  1 drivers
S_0000015ab690eda0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000015ab690dae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6aa1370 .functor NOT 1, L_0000015ab6a81c50, C4<0>, C4<0>, C4<0>;
L_0000015ab6a9fa80 .functor AND 1, L_0000015ab6aa1370, L_0000015ab6a81930, C4<1>, C4<1>;
L_0000015ab6a9fd20 .functor NOT 1, L_0000015ab6a81c50, C4<0>, C4<0>, C4<0>;
L_0000015ab6aa03b0 .functor AND 1, L_0000015ab6a9fd20, L_0000015ab6a82010, C4<1>, C4<1>;
L_0000015ab6aa0420 .functor OR 1, L_0000015ab6a9fa80, L_0000015ab6aa03b0, C4<0>, C4<0>;
L_0000015ab6a9fd90 .functor AND 1, L_0000015ab6a81930, L_0000015ab6a82010, C4<1>, C4<1>;
L_0000015ab6aa0490 .functor OR 1, L_0000015ab6aa0420, L_0000015ab6a9fd90, C4<0>, C4<0>;
L_0000015ab6aa0570 .functor XOR 1, L_0000015ab6a81c50, L_0000015ab6a81930, C4<0>, C4<0>;
L_0000015ab6aa1610 .functor XOR 1, L_0000015ab6aa0570, L_0000015ab6a82010, C4<0>, C4<0>;
v0000015ab6925270_0 .net "Debe", 0 0, L_0000015ab6aa0490;  1 drivers
v0000015ab6925e50_0 .net "Din", 0 0, L_0000015ab6a82010;  1 drivers
v0000015ab6926030_0 .net "Dout", 0 0, L_0000015ab6aa1610;  1 drivers
v0000015ab6925310_0 .net "Ri", 0 0, L_0000015ab6a81930;  1 drivers
v0000015ab69253b0_0 .net "Si", 0 0, L_0000015ab6a81c50;  1 drivers
v0000015ab69254f0_0 .net *"_ivl_0", 0 0, L_0000015ab6aa1370;  1 drivers
v0000015ab6925590_0 .net *"_ivl_10", 0 0, L_0000015ab6a9fd90;  1 drivers
v0000015ab69256d0_0 .net *"_ivl_14", 0 0, L_0000015ab6aa0570;  1 drivers
v0000015ab6929910_0 .net *"_ivl_2", 0 0, L_0000015ab6a9fa80;  1 drivers
v0000015ab6927930_0 .net *"_ivl_4", 0 0, L_0000015ab6a9fd20;  1 drivers
v0000015ab6929c30_0 .net *"_ivl_6", 0 0, L_0000015ab6aa03b0;  1 drivers
v0000015ab6928dd0_0 .net *"_ivl_8", 0 0, L_0000015ab6aa0420;  1 drivers
S_0000015ab690c820 .scope generate, "genblk1[12]" "genblk1[12]" 5 168, 5 168 0, S_0000015ab6908160;
 .timescale -9 -12;
P_0000015ab675b730 .param/l "i" 0 5 168, +C4<01100>;
S_0000015ab690bba0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000015ab690c820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a9fe00 .functor NOT 1, L_0000015ab6a80c10, C4<0>, C4<0>, C4<0>;
L_0000015ab6aa0810 .functor AND 1, L_0000015ab6a9fe00, L_0000015ab6a817f0, C4<1>, C4<1>;
L_0000015ab6aa0b90 .functor NOT 1, L_0000015ab6a80c10, C4<0>, C4<0>, C4<0>;
L_0000015ab6aa0c00 .functor AND 1, L_0000015ab6aa0b90, L_0000015ab6a81250, C4<1>, C4<1>;
L_0000015ab6aa10d0 .functor OR 1, L_0000015ab6aa0810, L_0000015ab6aa0c00, C4<0>, C4<0>;
L_0000015ab6aa0880 .functor AND 1, L_0000015ab6a817f0, L_0000015ab6a81250, C4<1>, C4<1>;
L_0000015ab6aa0ce0 .functor OR 1, L_0000015ab6aa10d0, L_0000015ab6aa0880, C4<0>, C4<0>;
L_0000015ab6aa0ea0 .functor XOR 1, L_0000015ab6a80c10, L_0000015ab6a817f0, C4<0>, C4<0>;
L_0000015ab6a9faf0 .functor XOR 1, L_0000015ab6aa0ea0, L_0000015ab6a81250, C4<0>, C4<0>;
v0000015ab6929af0_0 .net "Debe", 0 0, L_0000015ab6aa0ce0;  1 drivers
v0000015ab6928b50_0 .net "Din", 0 0, L_0000015ab6a81250;  1 drivers
v0000015ab69299b0_0 .net "Dout", 0 0, L_0000015ab6a9faf0;  1 drivers
v0000015ab6929370_0 .net "Ri", 0 0, L_0000015ab6a817f0;  1 drivers
v0000015ab69295f0_0 .net "Si", 0 0, L_0000015ab6a80c10;  1 drivers
v0000015ab69279d0_0 .net *"_ivl_0", 0 0, L_0000015ab6a9fe00;  1 drivers
v0000015ab6929730_0 .net *"_ivl_10", 0 0, L_0000015ab6aa0880;  1 drivers
v0000015ab6928470_0 .net *"_ivl_14", 0 0, L_0000015ab6aa0ea0;  1 drivers
v0000015ab69285b0_0 .net *"_ivl_2", 0 0, L_0000015ab6aa0810;  1 drivers
v0000015ab6928bf0_0 .net *"_ivl_4", 0 0, L_0000015ab6aa0b90;  1 drivers
v0000015ab6929b90_0 .net *"_ivl_6", 0 0, L_0000015ab6aa0c00;  1 drivers
v0000015ab69294b0_0 .net *"_ivl_8", 0 0, L_0000015ab6aa10d0;  1 drivers
S_0000015ab690e5d0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000015ab690c820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6aa0f80 .functor NOT 1, L_0000015ab6a80850, C4<0>, C4<0>, C4<0>;
L_0000015ab6aa0f10 .functor AND 1, L_0000015ab6aa0f80, L_0000015ab6a81cf0, C4<1>, C4<1>;
L_0000015ab6aa1060 .functor NOT 1, L_0000015ab6a80850, C4<0>, C4<0>, C4<0>;
L_0000015ab6aa1140 .functor AND 1, L_0000015ab6aa1060, L_0000015ab6a81d90, C4<1>, C4<1>;
L_0000015ab6aa11b0 .functor OR 1, L_0000015ab6aa0f10, L_0000015ab6aa1140, C4<0>, C4<0>;
L_0000015ab6aa17d0 .functor AND 1, L_0000015ab6a81cf0, L_0000015ab6a81d90, C4<1>, C4<1>;
L_0000015ab6aa1840 .functor OR 1, L_0000015ab6aa11b0, L_0000015ab6aa17d0, C4<0>, C4<0>;
L_0000015ab6aa2b10 .functor XOR 1, L_0000015ab6a80850, L_0000015ab6a81cf0, C4<0>, C4<0>;
L_0000015ab6aa16f0 .functor XOR 1, L_0000015ab6aa2b10, L_0000015ab6a81d90, C4<0>, C4<0>;
v0000015ab69286f0_0 .net "Debe", 0 0, L_0000015ab6aa1840;  1 drivers
v0000015ab6929d70_0 .net "Din", 0 0, L_0000015ab6a81d90;  1 drivers
v0000015ab6928c90_0 .net "Dout", 0 0, L_0000015ab6aa16f0;  1 drivers
v0000015ab69297d0_0 .net "Ri", 0 0, L_0000015ab6a81cf0;  1 drivers
v0000015ab6927f70_0 .net "Si", 0 0, L_0000015ab6a80850;  1 drivers
v0000015ab6928650_0 .net *"_ivl_0", 0 0, L_0000015ab6aa0f80;  1 drivers
v0000015ab6927bb0_0 .net *"_ivl_10", 0 0, L_0000015ab6aa17d0;  1 drivers
v0000015ab6929cd0_0 .net *"_ivl_14", 0 0, L_0000015ab6aa2b10;  1 drivers
v0000015ab6928e70_0 .net *"_ivl_2", 0 0, L_0000015ab6aa0f10;  1 drivers
v0000015ab6929e10_0 .net *"_ivl_4", 0 0, L_0000015ab6aa1060;  1 drivers
v0000015ab6929ff0_0 .net *"_ivl_6", 0 0, L_0000015ab6aa1140;  1 drivers
v0000015ab692a090_0 .net *"_ivl_8", 0 0, L_0000015ab6aa11b0;  1 drivers
S_0000015ab690c370 .scope generate, "genblk1[13]" "genblk1[13]" 5 168, 5 168 0, S_0000015ab6908160;
 .timescale -9 -12;
P_0000015ab675bff0 .param/l "i" 0 5 168, +C4<01101>;
S_0000015ab690de00 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000015ab690c370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6aa1fb0 .functor NOT 1, L_0000015ab6a81e30, C4<0>, C4<0>, C4<0>;
L_0000015ab6aa24f0 .functor AND 1, L_0000015ab6aa1fb0, L_0000015ab6a81ed0, C4<1>, C4<1>;
L_0000015ab6aa2800 .functor NOT 1, L_0000015ab6a81e30, C4<0>, C4<0>, C4<0>;
L_0000015ab6aa2b80 .functor AND 1, L_0000015ab6aa2800, L_0000015ab6a80710, C4<1>, C4<1>;
L_0000015ab6aa1f40 .functor OR 1, L_0000015ab6aa24f0, L_0000015ab6aa2b80, C4<0>, C4<0>;
L_0000015ab6aa2250 .functor AND 1, L_0000015ab6a81ed0, L_0000015ab6a80710, C4<1>, C4<1>;
L_0000015ab6aa1e60 .functor OR 1, L_0000015ab6aa1f40, L_0000015ab6aa2250, C4<0>, C4<0>;
L_0000015ab6aa1990 .functor XOR 1, L_0000015ab6a81e30, L_0000015ab6a81ed0, C4<0>, C4<0>;
L_0000015ab6aa1c30 .functor XOR 1, L_0000015ab6aa1990, L_0000015ab6a80710, C4<0>, C4<0>;
v0000015ab6929410_0 .net "Debe", 0 0, L_0000015ab6aa1e60;  1 drivers
v0000015ab6928d30_0 .net "Din", 0 0, L_0000015ab6a80710;  1 drivers
v0000015ab6928790_0 .net "Dout", 0 0, L_0000015ab6aa1c30;  1 drivers
v0000015ab6929870_0 .net "Ri", 0 0, L_0000015ab6a81ed0;  1 drivers
v0000015ab6929550_0 .net "Si", 0 0, L_0000015ab6a81e30;  1 drivers
v0000015ab6929230_0 .net *"_ivl_0", 0 0, L_0000015ab6aa1fb0;  1 drivers
v0000015ab6929eb0_0 .net *"_ivl_10", 0 0, L_0000015ab6aa2250;  1 drivers
v0000015ab6927d90_0 .net *"_ivl_14", 0 0, L_0000015ab6aa1990;  1 drivers
v0000015ab6927b10_0 .net *"_ivl_2", 0 0, L_0000015ab6aa24f0;  1 drivers
v0000015ab6928f10_0 .net *"_ivl_4", 0 0, L_0000015ab6aa2800;  1 drivers
v0000015ab6928010_0 .net *"_ivl_6", 0 0, L_0000015ab6aa2b80;  1 drivers
v0000015ab6929a50_0 .net *"_ivl_8", 0 0, L_0000015ab6aa1f40;  1 drivers
S_0000015ab690c9b0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000015ab690c370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6aa18b0 .functor NOT 1, L_0000015ab6a807b0, C4<0>, C4<0>, C4<0>;
L_0000015ab6aa2020 .functor AND 1, L_0000015ab6aa18b0, L_0000015ab6a81110, C4<1>, C4<1>;
L_0000015ab6aa2cd0 .functor NOT 1, L_0000015ab6a807b0, C4<0>, C4<0>, C4<0>;
L_0000015ab6aa2170 .functor AND 1, L_0000015ab6aa2cd0, L_0000015ab6a81430, C4<1>, C4<1>;
L_0000015ab6aa2aa0 .functor OR 1, L_0000015ab6aa2020, L_0000015ab6aa2170, C4<0>, C4<0>;
L_0000015ab6aa2330 .functor AND 1, L_0000015ab6a81110, L_0000015ab6a81430, C4<1>, C4<1>;
L_0000015ab6aa1df0 .functor OR 1, L_0000015ab6aa2aa0, L_0000015ab6aa2330, C4<0>, C4<0>;
L_0000015ab6aa2c60 .functor XOR 1, L_0000015ab6a807b0, L_0000015ab6a81110, C4<0>, C4<0>;
L_0000015ab6aa2100 .functor XOR 1, L_0000015ab6aa2c60, L_0000015ab6a81430, C4<0>, C4<0>;
v0000015ab6929690_0 .net "Debe", 0 0, L_0000015ab6aa1df0;  1 drivers
v0000015ab6929f50_0 .net "Din", 0 0, L_0000015ab6a81430;  1 drivers
v0000015ab6928fb0_0 .net "Dout", 0 0, L_0000015ab6aa2100;  1 drivers
v0000015ab6929050_0 .net "Ri", 0 0, L_0000015ab6a81110;  1 drivers
v0000015ab6927a70_0 .net "Si", 0 0, L_0000015ab6a807b0;  1 drivers
v0000015ab6927c50_0 .net *"_ivl_0", 0 0, L_0000015ab6aa18b0;  1 drivers
v0000015ab6927cf0_0 .net *"_ivl_10", 0 0, L_0000015ab6aa2330;  1 drivers
v0000015ab6928510_0 .net *"_ivl_14", 0 0, L_0000015ab6aa2c60;  1 drivers
v0000015ab6927e30_0 .net *"_ivl_2", 0 0, L_0000015ab6aa2020;  1 drivers
v0000015ab6928970_0 .net *"_ivl_4", 0 0, L_0000015ab6aa2cd0;  1 drivers
v0000015ab6927ed0_0 .net *"_ivl_6", 0 0, L_0000015ab6aa2170;  1 drivers
v0000015ab69281f0_0 .net *"_ivl_8", 0 0, L_0000015ab6aa2aa0;  1 drivers
S_0000015ab690c1e0 .scope generate, "genblk1[14]" "genblk1[14]" 5 168, 5 168 0, S_0000015ab6908160;
 .timescale -9 -12;
P_0000015ab675bc30 .param/l "i" 0 5 168, +C4<01110>;
S_0000015ab690d630 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000015ab690c1e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6aa2720 .functor NOT 1, L_0000015ab6a81f70, C4<0>, C4<0>, C4<0>;
L_0000015ab6aa1920 .functor AND 1, L_0000015ab6aa2720, L_0000015ab6a7ff90, C4<1>, C4<1>;
L_0000015ab6aa2870 .functor NOT 1, L_0000015ab6a81f70, C4<0>, C4<0>, C4<0>;
L_0000015ab6aa2f00 .functor AND 1, L_0000015ab6aa2870, L_0000015ab6a802b0, C4<1>, C4<1>;
L_0000015ab6aa1a00 .functor OR 1, L_0000015ab6aa1920, L_0000015ab6aa2f00, C4<0>, C4<0>;
L_0000015ab6aa1760 .functor AND 1, L_0000015ab6a7ff90, L_0000015ab6a802b0, C4<1>, C4<1>;
L_0000015ab6aa1ed0 .functor OR 1, L_0000015ab6aa1a00, L_0000015ab6aa1760, C4<0>, C4<0>;
L_0000015ab6aa2e90 .functor XOR 1, L_0000015ab6a81f70, L_0000015ab6a7ff90, C4<0>, C4<0>;
L_0000015ab6aa2d40 .functor XOR 1, L_0000015ab6aa2e90, L_0000015ab6a802b0, C4<0>, C4<0>;
v0000015ab69280b0_0 .net "Debe", 0 0, L_0000015ab6aa1ed0;  1 drivers
v0000015ab6928150_0 .net "Din", 0 0, L_0000015ab6a802b0;  1 drivers
v0000015ab6928830_0 .net "Dout", 0 0, L_0000015ab6aa2d40;  1 drivers
v0000015ab6928290_0 .net "Ri", 0 0, L_0000015ab6a7ff90;  1 drivers
v0000015ab69292d0_0 .net "Si", 0 0, L_0000015ab6a81f70;  1 drivers
v0000015ab6928330_0 .net *"_ivl_0", 0 0, L_0000015ab6aa2720;  1 drivers
v0000015ab69283d0_0 .net *"_ivl_10", 0 0, L_0000015ab6aa1760;  1 drivers
v0000015ab69288d0_0 .net *"_ivl_14", 0 0, L_0000015ab6aa2e90;  1 drivers
v0000015ab6928a10_0 .net *"_ivl_2", 0 0, L_0000015ab6aa1920;  1 drivers
v0000015ab6928ab0_0 .net *"_ivl_4", 0 0, L_0000015ab6aa2870;  1 drivers
v0000015ab69290f0_0 .net *"_ivl_6", 0 0, L_0000015ab6aa2f00;  1 drivers
v0000015ab6929190_0 .net *"_ivl_8", 0 0, L_0000015ab6aa1a00;  1 drivers
S_0000015ab690b0b0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000015ab690c1e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6aa28e0 .functor NOT 1, L_0000015ab6a80490, C4<0>, C4<0>, C4<0>;
L_0000015ab6aa1680 .functor AND 1, L_0000015ab6aa28e0, L_0000015ab6a820b0, C4<1>, C4<1>;
L_0000015ab6aa2090 .functor NOT 1, L_0000015ab6a80490, C4<0>, C4<0>, C4<0>;
L_0000015ab6aa23a0 .functor AND 1, L_0000015ab6aa2090, L_0000015ab6a812f0, C4<1>, C4<1>;
L_0000015ab6aa2bf0 .functor OR 1, L_0000015ab6aa1680, L_0000015ab6aa23a0, C4<0>, C4<0>;
L_0000015ab6aa2480 .functor AND 1, L_0000015ab6a820b0, L_0000015ab6a812f0, C4<1>, C4<1>;
L_0000015ab6aa31a0 .functor OR 1, L_0000015ab6aa2bf0, L_0000015ab6aa2480, C4<0>, C4<0>;
L_0000015ab6aa21e0 .functor XOR 1, L_0000015ab6a80490, L_0000015ab6a820b0, C4<0>, C4<0>;
L_0000015ab6aa2db0 .functor XOR 1, L_0000015ab6aa21e0, L_0000015ab6a812f0, C4<0>, C4<0>;
v0000015ab692a450_0 .net "Debe", 0 0, L_0000015ab6aa31a0;  1 drivers
v0000015ab692b2b0_0 .net "Din", 0 0, L_0000015ab6a812f0;  1 drivers
v0000015ab692ac70_0 .net "Dout", 0 0, L_0000015ab6aa2db0;  1 drivers
v0000015ab692c1b0_0 .net "Ri", 0 0, L_0000015ab6a820b0;  1 drivers
v0000015ab692a770_0 .net "Si", 0 0, L_0000015ab6a80490;  1 drivers
v0000015ab692c570_0 .net *"_ivl_0", 0 0, L_0000015ab6aa28e0;  1 drivers
v0000015ab692b850_0 .net *"_ivl_10", 0 0, L_0000015ab6aa2480;  1 drivers
v0000015ab692b7b0_0 .net *"_ivl_14", 0 0, L_0000015ab6aa21e0;  1 drivers
v0000015ab692c110_0 .net *"_ivl_2", 0 0, L_0000015ab6aa1680;  1 drivers
v0000015ab692a630_0 .net *"_ivl_4", 0 0, L_0000015ab6aa2090;  1 drivers
v0000015ab692b8f0_0 .net *"_ivl_6", 0 0, L_0000015ab6aa23a0;  1 drivers
v0000015ab692bb70_0 .net *"_ivl_8", 0 0, L_0000015ab6aa2bf0;  1 drivers
S_0000015ab690c050 .scope generate, "genblk1[15]" "genblk1[15]" 5 168, 5 168 0, S_0000015ab6908160;
 .timescale -9 -12;
P_0000015ab675bf70 .param/l "i" 0 5 168, +C4<01111>;
S_0000015ab690ce60 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000015ab690c050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6aa2e20 .functor NOT 1, L_0000015ab6a80030, C4<0>, C4<0>, C4<0>;
L_0000015ab6aa22c0 .functor AND 1, L_0000015ab6aa2e20, L_0000015ab6a7f950, C4<1>, C4<1>;
L_0000015ab6aa2f70 .functor NOT 1, L_0000015ab6a80030, C4<0>, C4<0>, C4<0>;
L_0000015ab6aa1a70 .functor AND 1, L_0000015ab6aa2f70, L_0000015ab6a816b0, C4<1>, C4<1>;
L_0000015ab6aa2560 .functor OR 1, L_0000015ab6aa22c0, L_0000015ab6aa1a70, C4<0>, C4<0>;
L_0000015ab6aa2410 .functor AND 1, L_0000015ab6a7f950, L_0000015ab6a816b0, C4<1>, C4<1>;
L_0000015ab6aa25d0 .functor OR 1, L_0000015ab6aa2560, L_0000015ab6aa2410, C4<0>, C4<0>;
L_0000015ab6aa2790 .functor XOR 1, L_0000015ab6a80030, L_0000015ab6a7f950, C4<0>, C4<0>;
L_0000015ab6aa2950 .functor XOR 1, L_0000015ab6aa2790, L_0000015ab6a816b0, C4<0>, C4<0>;
v0000015ab692af90_0 .net "Debe", 0 0, L_0000015ab6aa25d0;  1 drivers
v0000015ab692a4f0_0 .net "Din", 0 0, L_0000015ab6a816b0;  1 drivers
v0000015ab692b030_0 .net "Dout", 0 0, L_0000015ab6aa2950;  1 drivers
v0000015ab692aa90_0 .net "Ri", 0 0, L_0000015ab6a7f950;  1 drivers
v0000015ab692bc10_0 .net "Si", 0 0, L_0000015ab6a80030;  1 drivers
v0000015ab692c250_0 .net *"_ivl_0", 0 0, L_0000015ab6aa2e20;  1 drivers
v0000015ab692a9f0_0 .net *"_ivl_10", 0 0, L_0000015ab6aa2410;  1 drivers
v0000015ab692b210_0 .net *"_ivl_14", 0 0, L_0000015ab6aa2790;  1 drivers
v0000015ab692a590_0 .net *"_ivl_2", 0 0, L_0000015ab6aa22c0;  1 drivers
v0000015ab692b0d0_0 .net *"_ivl_4", 0 0, L_0000015ab6aa2f70;  1 drivers
v0000015ab692b5d0_0 .net *"_ivl_6", 0 0, L_0000015ab6aa1a70;  1 drivers
v0000015ab692c6b0_0 .net *"_ivl_8", 0 0, L_0000015ab6aa2560;  1 drivers
S_0000015ab690cb40 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000015ab690c050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6aa1ae0 .functor NOT 1, L_0000015ab6a81750, C4<0>, C4<0>, C4<0>;
L_0000015ab6aa2640 .functor AND 1, L_0000015ab6aa1ae0, L_0000015ab6a81390, C4<1>, C4<1>;
L_0000015ab6aa26b0 .functor NOT 1, L_0000015ab6a81750, C4<0>, C4<0>, C4<0>;
L_0000015ab6aa1b50 .functor AND 1, L_0000015ab6aa26b0, L_0000015ab6a80fd0, C4<1>, C4<1>;
L_0000015ab6aa29c0 .functor OR 1, L_0000015ab6aa2640, L_0000015ab6aa1b50, C4<0>, C4<0>;
L_0000015ab6aa2fe0 .functor AND 1, L_0000015ab6a81390, L_0000015ab6a80fd0, C4<1>, C4<1>;
L_0000015ab6aa1bc0 .functor OR 1, L_0000015ab6aa29c0, L_0000015ab6aa2fe0, C4<0>, C4<0>;
L_0000015ab6aa2a30 .functor XOR 1, L_0000015ab6a81750, L_0000015ab6a81390, C4<0>, C4<0>;
L_0000015ab6aa3050 .functor XOR 1, L_0000015ab6aa2a30, L_0000015ab6a80fd0, C4<0>, C4<0>;
v0000015ab692ba30_0 .net "Debe", 0 0, L_0000015ab6aa1bc0;  1 drivers
v0000015ab692a6d0_0 .net "Din", 0 0, L_0000015ab6a80fd0;  1 drivers
v0000015ab692c430_0 .net "Dout", 0 0, L_0000015ab6aa3050;  1 drivers
v0000015ab692c2f0_0 .net "Ri", 0 0, L_0000015ab6a81390;  1 drivers
v0000015ab692a810_0 .net "Si", 0 0, L_0000015ab6a81750;  1 drivers
v0000015ab692abd0_0 .net *"_ivl_0", 0 0, L_0000015ab6aa1ae0;  1 drivers
v0000015ab692bcb0_0 .net *"_ivl_10", 0 0, L_0000015ab6aa2fe0;  1 drivers
v0000015ab692b990_0 .net *"_ivl_14", 0 0, L_0000015ab6aa2a30;  1 drivers
v0000015ab692a950_0 .net *"_ivl_2", 0 0, L_0000015ab6aa2640;  1 drivers
v0000015ab692bd50_0 .net *"_ivl_4", 0 0, L_0000015ab6aa26b0;  1 drivers
v0000015ab692b350_0 .net *"_ivl_6", 0 0, L_0000015ab6aa1b50;  1 drivers
v0000015ab692bad0_0 .net *"_ivl_8", 0 0, L_0000015ab6aa29c0;  1 drivers
S_0000015ab690c500 .scope generate, "genblk1[16]" "genblk1[16]" 5 168, 5 168 0, S_0000015ab6908160;
 .timescale -9 -12;
P_0000015ab675c0f0 .param/l "i" 0 5 168, +C4<010000>;
S_0000015ab690df90 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000015ab690c500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6aa30c0 .functor NOT 1, L_0000015ab6a81b10, C4<0>, C4<0>, C4<0>;
L_0000015ab6aa3130 .functor AND 1, L_0000015ab6aa30c0, L_0000015ab6a7fb30, C4<1>, C4<1>;
L_0000015ab6aa3210 .functor NOT 1, L_0000015ab6a81b10, C4<0>, C4<0>, C4<0>;
L_0000015ab6aa1ca0 .functor AND 1, L_0000015ab6aa3210, L_0000015ab6a7f9f0, C4<1>, C4<1>;
L_0000015ab6aa1d10 .functor OR 1, L_0000015ab6aa3130, L_0000015ab6aa1ca0, C4<0>, C4<0>;
L_0000015ab6aa1d80 .functor AND 1, L_0000015ab6a7fb30, L_0000015ab6a7f9f0, C4<1>, C4<1>;
L_0000015ab6aa32f0 .functor OR 1, L_0000015ab6aa1d10, L_0000015ab6aa1d80, C4<0>, C4<0>;
L_0000015ab6aa3360 .functor XOR 1, L_0000015ab6a81b10, L_0000015ab6a7fb30, C4<0>, C4<0>;
L_0000015ab6aa33d0 .functor XOR 1, L_0000015ab6aa3360, L_0000015ab6a7f9f0, C4<0>, C4<0>;
v0000015ab692bdf0_0 .net "Debe", 0 0, L_0000015ab6aa32f0;  1 drivers
v0000015ab692b530_0 .net "Din", 0 0, L_0000015ab6a7f9f0;  1 drivers
v0000015ab692ae50_0 .net "Dout", 0 0, L_0000015ab6aa33d0;  1 drivers
v0000015ab692bf30_0 .net "Ri", 0 0, L_0000015ab6a7fb30;  1 drivers
v0000015ab692be90_0 .net "Si", 0 0, L_0000015ab6a81b10;  1 drivers
v0000015ab692bfd0_0 .net *"_ivl_0", 0 0, L_0000015ab6aa30c0;  1 drivers
v0000015ab692c610_0 .net *"_ivl_10", 0 0, L_0000015ab6aa1d80;  1 drivers
v0000015ab692a8b0_0 .net *"_ivl_14", 0 0, L_0000015ab6aa3360;  1 drivers
v0000015ab692a310_0 .net *"_ivl_2", 0 0, L_0000015ab6aa3130;  1 drivers
v0000015ab692b3f0_0 .net *"_ivl_4", 0 0, L_0000015ab6aa3210;  1 drivers
v0000015ab692ab30_0 .net *"_ivl_6", 0 0, L_0000015ab6aa1ca0;  1 drivers
v0000015ab692c070_0 .net *"_ivl_8", 0 0, L_0000015ab6aa1d10;  1 drivers
S_0000015ab690ccd0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000015ab690c500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6aa3520 .functor NOT 1, L_0000015ab6a7fa90, C4<0>, C4<0>, C4<0>;
L_0000015ab6aa34b0 .functor AND 1, L_0000015ab6aa3520, L_0000015ab6a80cb0, C4<1>, C4<1>;
L_0000015ab6aa3280 .functor NOT 1, L_0000015ab6a7fa90, C4<0>, C4<0>, C4<0>;
L_0000015ab6aa3440 .functor AND 1, L_0000015ab6aa3280, L_0000015ab6a7fbd0, C4<1>, C4<1>;
L_0000015ab6a9aa00 .functor OR 1, L_0000015ab6aa34b0, L_0000015ab6aa3440, C4<0>, C4<0>;
L_0000015ab6adaf10 .functor AND 1, L_0000015ab6a80cb0, L_0000015ab6a7fbd0, C4<1>, C4<1>;
L_0000015ab6adae30 .functor OR 1, L_0000015ab6a9aa00, L_0000015ab6adaf10, C4<0>, C4<0>;
L_0000015ab6ada340 .functor XOR 1, L_0000015ab6a7fa90, L_0000015ab6a80cb0, C4<0>, C4<0>;
L_0000015ab6adac00 .functor XOR 1, L_0000015ab6ada340, L_0000015ab6a7fbd0, C4<0>, C4<0>;
v0000015ab692c390_0 .net "Debe", 0 0, L_0000015ab6adae30;  1 drivers
v0000015ab692c4d0_0 .net "Din", 0 0, L_0000015ab6a7fbd0;  1 drivers
v0000015ab692b490_0 .net "Dout", 0 0, L_0000015ab6adac00;  1 drivers
v0000015ab692b670_0 .net "Ri", 0 0, L_0000015ab6a80cb0;  1 drivers
v0000015ab692c750_0 .net "Si", 0 0, L_0000015ab6a7fa90;  1 drivers
v0000015ab692c7f0_0 .net *"_ivl_0", 0 0, L_0000015ab6aa3520;  1 drivers
v0000015ab692ad10_0 .net *"_ivl_10", 0 0, L_0000015ab6adaf10;  1 drivers
v0000015ab692adb0_0 .net *"_ivl_14", 0 0, L_0000015ab6ada340;  1 drivers
v0000015ab692a3b0_0 .net *"_ivl_2", 0 0, L_0000015ab6aa34b0;  1 drivers
v0000015ab692b170_0 .net *"_ivl_4", 0 0, L_0000015ab6aa3280;  1 drivers
v0000015ab692aef0_0 .net *"_ivl_6", 0 0, L_0000015ab6aa3440;  1 drivers
v0000015ab692b710_0 .net *"_ivl_8", 0 0, L_0000015ab6a9aa00;  1 drivers
S_0000015ab690c690 .scope generate, "genblk1[17]" "genblk1[17]" 5 168, 5 168 0, S_0000015ab6908160;
 .timescale -9 -12;
P_0000015ab675c670 .param/l "i" 0 5 168, +C4<010001>;
S_0000015ab690d7c0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000015ab690c690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6adad50 .functor NOT 1, L_0000015ab6a80350, C4<0>, C4<0>, C4<0>;
L_0000015ab6ada110 .functor AND 1, L_0000015ab6adad50, L_0000015ab6a808f0, C4<1>, C4<1>;
L_0000015ab6adb140 .functor NOT 1, L_0000015ab6a80350, C4<0>, C4<0>, C4<0>;
L_0000015ab6adb220 .functor AND 1, L_0000015ab6adb140, L_0000015ab6a7fc70, C4<1>, C4<1>;
L_0000015ab6ad9bd0 .functor OR 1, L_0000015ab6ada110, L_0000015ab6adb220, C4<0>, C4<0>;
L_0000015ab6adb060 .functor AND 1, L_0000015ab6a808f0, L_0000015ab6a7fc70, C4<1>, C4<1>;
L_0000015ab6adb610 .functor OR 1, L_0000015ab6ad9bd0, L_0000015ab6adb060, C4<0>, C4<0>;
L_0000015ab6ada6c0 .functor XOR 1, L_0000015ab6a80350, L_0000015ab6a808f0, C4<0>, C4<0>;
L_0000015ab6adb1b0 .functor XOR 1, L_0000015ab6ada6c0, L_0000015ab6a7fc70, C4<0>, C4<0>;
v0000015ab692c890_0 .net "Debe", 0 0, L_0000015ab6adb610;  1 drivers
v0000015ab692a130_0 .net "Din", 0 0, L_0000015ab6a7fc70;  1 drivers
v0000015ab692a1d0_0 .net "Dout", 0 0, L_0000015ab6adb1b0;  1 drivers
v0000015ab692a270_0 .net "Ri", 0 0, L_0000015ab6a808f0;  1 drivers
v0000015ab692e230_0 .net "Si", 0 0, L_0000015ab6a80350;  1 drivers
v0000015ab692e910_0 .net *"_ivl_0", 0 0, L_0000015ab6adad50;  1 drivers
v0000015ab692ea50_0 .net *"_ivl_10", 0 0, L_0000015ab6adb060;  1 drivers
v0000015ab692e2d0_0 .net *"_ivl_14", 0 0, L_0000015ab6ada6c0;  1 drivers
v0000015ab692e370_0 .net *"_ivl_2", 0 0, L_0000015ab6ada110;  1 drivers
v0000015ab692e690_0 .net *"_ivl_4", 0 0, L_0000015ab6adb140;  1 drivers
v0000015ab692cb10_0 .net *"_ivl_6", 0 0, L_0000015ab6adb220;  1 drivers
v0000015ab692da10_0 .net *"_ivl_8", 0 0, L_0000015ab6ad9bd0;  1 drivers
S_0000015ab690b240 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000015ab690c690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6adb530 .functor NOT 1, L_0000015ab6a80170, C4<0>, C4<0>, C4<0>;
L_0000015ab6ad9e70 .functor AND 1, L_0000015ab6adb530, L_0000015ab6a80210, C4<1>, C4<1>;
L_0000015ab6ad9ee0 .functor NOT 1, L_0000015ab6a80170, C4<0>, C4<0>, C4<0>;
L_0000015ab6adb5a0 .functor AND 1, L_0000015ab6ad9ee0, L_0000015ab6a803f0, C4<1>, C4<1>;
L_0000015ab6ad9d20 .functor OR 1, L_0000015ab6ad9e70, L_0000015ab6adb5a0, C4<0>, C4<0>;
L_0000015ab6ada880 .functor AND 1, L_0000015ab6a80210, L_0000015ab6a803f0, C4<1>, C4<1>;
L_0000015ab6adaf80 .functor OR 1, L_0000015ab6ad9d20, L_0000015ab6ada880, C4<0>, C4<0>;
L_0000015ab6ada9d0 .functor XOR 1, L_0000015ab6a80170, L_0000015ab6a80210, C4<0>, C4<0>;
L_0000015ab6adb6f0 .functor XOR 1, L_0000015ab6ada9d0, L_0000015ab6a803f0, C4<0>, C4<0>;
v0000015ab692cc50_0 .net "Debe", 0 0, L_0000015ab6adaf80;  1 drivers
v0000015ab692dab0_0 .net "Din", 0 0, L_0000015ab6a803f0;  1 drivers
v0000015ab692d470_0 .net "Dout", 0 0, L_0000015ab6adb6f0;  1 drivers
v0000015ab692e9b0_0 .net "Ri", 0 0, L_0000015ab6a80210;  1 drivers
v0000015ab692cf70_0 .net "Si", 0 0, L_0000015ab6a80170;  1 drivers
v0000015ab692ed70_0 .net *"_ivl_0", 0 0, L_0000015ab6adb530;  1 drivers
v0000015ab692e050_0 .net *"_ivl_10", 0 0, L_0000015ab6ada880;  1 drivers
v0000015ab692dfb0_0 .net *"_ivl_14", 0 0, L_0000015ab6ada9d0;  1 drivers
v0000015ab692eaf0_0 .net *"_ivl_2", 0 0, L_0000015ab6ad9e70;  1 drivers
v0000015ab692ce30_0 .net *"_ivl_4", 0 0, L_0000015ab6ad9ee0;  1 drivers
v0000015ab692e0f0_0 .net *"_ivl_6", 0 0, L_0000015ab6adb5a0;  1 drivers
v0000015ab692e410_0 .net *"_ivl_8", 0 0, L_0000015ab6ad9d20;  1 drivers
S_0000015ab690cff0 .scope generate, "genblk1[18]" "genblk1[18]" 5 168, 5 168 0, S_0000015ab6908160;
 .timescale -9 -12;
P_0000015ab675c170 .param/l "i" 0 5 168, +C4<010010>;
S_0000015ab690b3d0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000015ab690cff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6ada490 .functor NOT 1, L_0000015ab6a80b70, C4<0>, C4<0>, C4<0>;
L_0000015ab6ada3b0 .functor AND 1, L_0000015ab6ada490, L_0000015ab6a80990, C4<1>, C4<1>;
L_0000015ab6adac70 .functor NOT 1, L_0000015ab6a80b70, C4<0>, C4<0>, C4<0>;
L_0000015ab6adb680 .functor AND 1, L_0000015ab6adac70, L_0000015ab6a814d0, C4<1>, C4<1>;
L_0000015ab6ad9d90 .functor OR 1, L_0000015ab6ada3b0, L_0000015ab6adb680, C4<0>, C4<0>;
L_0000015ab6adb290 .functor AND 1, L_0000015ab6a80990, L_0000015ab6a814d0, C4<1>, C4<1>;
L_0000015ab6adadc0 .functor OR 1, L_0000015ab6ad9d90, L_0000015ab6adb290, C4<0>, C4<0>;
L_0000015ab6adace0 .functor XOR 1, L_0000015ab6a80b70, L_0000015ab6a80990, C4<0>, C4<0>;
L_0000015ab6ad9cb0 .functor XOR 1, L_0000015ab6adace0, L_0000015ab6a814d0, C4<0>, C4<0>;
v0000015ab692e730_0 .net "Debe", 0 0, L_0000015ab6adadc0;  1 drivers
v0000015ab692e4b0_0 .net "Din", 0 0, L_0000015ab6a814d0;  1 drivers
v0000015ab692e550_0 .net "Dout", 0 0, L_0000015ab6ad9cb0;  1 drivers
v0000015ab692eb90_0 .net "Ri", 0 0, L_0000015ab6a80990;  1 drivers
v0000015ab692e7d0_0 .net "Si", 0 0, L_0000015ab6a80b70;  1 drivers
v0000015ab692cd90_0 .net *"_ivl_0", 0 0, L_0000015ab6ada490;  1 drivers
v0000015ab692e5f0_0 .net *"_ivl_10", 0 0, L_0000015ab6adb290;  1 drivers
v0000015ab692d150_0 .net *"_ivl_14", 0 0, L_0000015ab6adace0;  1 drivers
v0000015ab692cbb0_0 .net *"_ivl_2", 0 0, L_0000015ab6ada3b0;  1 drivers
v0000015ab692d5b0_0 .net *"_ivl_4", 0 0, L_0000015ab6adac70;  1 drivers
v0000015ab692e870_0 .net *"_ivl_6", 0 0, L_0000015ab6adb680;  1 drivers
v0000015ab692db50_0 .net *"_ivl_8", 0 0, L_0000015ab6ad9d90;  1 drivers
S_0000015ab690b6f0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000015ab690cff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6adaea0 .functor NOT 1, L_0000015ab6a80530, C4<0>, C4<0>, C4<0>;
L_0000015ab6adb3e0 .functor AND 1, L_0000015ab6adaea0, L_0000015ab6a80ad0, C4<1>, C4<1>;
L_0000015ab6adb0d0 .functor NOT 1, L_0000015ab6a80530, C4<0>, C4<0>, C4<0>;
L_0000015ab6adaff0 .functor AND 1, L_0000015ab6adb0d0, L_0000015ab6a80d50, C4<1>, C4<1>;
L_0000015ab6adb300 .functor OR 1, L_0000015ab6adb3e0, L_0000015ab6adaff0, C4<0>, C4<0>;
L_0000015ab6adb370 .functor AND 1, L_0000015ab6a80ad0, L_0000015ab6a80d50, C4<1>, C4<1>;
L_0000015ab6adb450 .functor OR 1, L_0000015ab6adb300, L_0000015ab6adb370, C4<0>, C4<0>;
L_0000015ab6ada810 .functor XOR 1, L_0000015ab6a80530, L_0000015ab6a80ad0, C4<0>, C4<0>;
L_0000015ab6ad9f50 .functor XOR 1, L_0000015ab6ada810, L_0000015ab6a80d50, C4<0>, C4<0>;
v0000015ab692de70_0 .net "Debe", 0 0, L_0000015ab6adb450;  1 drivers
v0000015ab692ec30_0 .net "Din", 0 0, L_0000015ab6a80d50;  1 drivers
v0000015ab692dbf0_0 .net "Dout", 0 0, L_0000015ab6ad9f50;  1 drivers
v0000015ab692e190_0 .net "Ri", 0 0, L_0000015ab6a80ad0;  1 drivers
v0000015ab692dd30_0 .net "Si", 0 0, L_0000015ab6a80530;  1 drivers
v0000015ab692ccf0_0 .net *"_ivl_0", 0 0, L_0000015ab6adaea0;  1 drivers
v0000015ab692ecd0_0 .net *"_ivl_10", 0 0, L_0000015ab6adb370;  1 drivers
v0000015ab692dc90_0 .net *"_ivl_14", 0 0, L_0000015ab6ada810;  1 drivers
v0000015ab692ee10_0 .net *"_ivl_2", 0 0, L_0000015ab6adb3e0;  1 drivers
v0000015ab692ddd0_0 .net *"_ivl_4", 0 0, L_0000015ab6adb0d0;  1 drivers
v0000015ab692eeb0_0 .net *"_ivl_6", 0 0, L_0000015ab6adaff0;  1 drivers
v0000015ab692d0b0_0 .net *"_ivl_8", 0 0, L_0000015ab6adb300;  1 drivers
S_0000015ab690d310 .scope generate, "genblk1[19]" "genblk1[19]" 5 168, 5 168 0, S_0000015ab6908160;
 .timescale -9 -12;
P_0000015ab675cff0 .param/l "i" 0 5 168, +C4<010011>;
S_0000015ab690b880 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000015ab690d310;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6adb4c0 .functor NOT 1, L_0000015ab6a80e90, C4<0>, C4<0>, C4<0>;
L_0000015ab6ada730 .functor AND 1, L_0000015ab6adb4c0, L_0000015ab6a80f30, C4<1>, C4<1>;
L_0000015ab6ad9e00 .functor NOT 1, L_0000015ab6a80e90, C4<0>, C4<0>, C4<0>;
L_0000015ab6adb760 .functor AND 1, L_0000015ab6ad9e00, L_0000015ab6a81570, C4<1>, C4<1>;
L_0000015ab6ad9c40 .functor OR 1, L_0000015ab6ada730, L_0000015ab6adb760, C4<0>, C4<0>;
L_0000015ab6ad9fc0 .functor AND 1, L_0000015ab6a80f30, L_0000015ab6a81570, C4<1>, C4<1>;
L_0000015ab6ada030 .functor OR 1, L_0000015ab6ad9c40, L_0000015ab6ad9fc0, C4<0>, C4<0>;
L_0000015ab6ada0a0 .functor XOR 1, L_0000015ab6a80e90, L_0000015ab6a80f30, C4<0>, C4<0>;
L_0000015ab6ada500 .functor XOR 1, L_0000015ab6ada0a0, L_0000015ab6a81570, C4<0>, C4<0>;
v0000015ab692ef50_0 .net "Debe", 0 0, L_0000015ab6ada030;  1 drivers
v0000015ab692d830_0 .net "Din", 0 0, L_0000015ab6a81570;  1 drivers
v0000015ab692df10_0 .net "Dout", 0 0, L_0000015ab6ada500;  1 drivers
v0000015ab692eff0_0 .net "Ri", 0 0, L_0000015ab6a80f30;  1 drivers
v0000015ab692f090_0 .net "Si", 0 0, L_0000015ab6a80e90;  1 drivers
v0000015ab692c930_0 .net *"_ivl_0", 0 0, L_0000015ab6adb4c0;  1 drivers
v0000015ab692c9d0_0 .net *"_ivl_10", 0 0, L_0000015ab6ad9fc0;  1 drivers
v0000015ab692ca70_0 .net *"_ivl_14", 0 0, L_0000015ab6ada0a0;  1 drivers
v0000015ab692ced0_0 .net *"_ivl_2", 0 0, L_0000015ab6ada730;  1 drivers
v0000015ab692d010_0 .net *"_ivl_4", 0 0, L_0000015ab6ad9e00;  1 drivers
v0000015ab692d1f0_0 .net *"_ivl_6", 0 0, L_0000015ab6adb760;  1 drivers
v0000015ab692d3d0_0 .net *"_ivl_8", 0 0, L_0000015ab6ad9c40;  1 drivers
S_0000015ab690d180 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000015ab690d310;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6ada180 .functor NOT 1, L_0000015ab6a81610, C4<0>, C4<0>, C4<0>;
L_0000015ab6ada1f0 .functor AND 1, L_0000015ab6ada180, L_0000015ab6a82510, C4<1>, C4<1>;
L_0000015ab6ada260 .functor NOT 1, L_0000015ab6a81610, C4<0>, C4<0>, C4<0>;
L_0000015ab6ada7a0 .functor AND 1, L_0000015ab6ada260, L_0000015ab6a844f0, C4<1>, C4<1>;
L_0000015ab6ada420 .functor OR 1, L_0000015ab6ada1f0, L_0000015ab6ada7a0, C4<0>, C4<0>;
L_0000015ab6ada2d0 .functor AND 1, L_0000015ab6a82510, L_0000015ab6a844f0, C4<1>, C4<1>;
L_0000015ab6ada570 .functor OR 1, L_0000015ab6ada420, L_0000015ab6ada2d0, C4<0>, C4<0>;
L_0000015ab6ada5e0 .functor XOR 1, L_0000015ab6a81610, L_0000015ab6a82510, C4<0>, C4<0>;
L_0000015ab6ada650 .functor XOR 1, L_0000015ab6ada5e0, L_0000015ab6a844f0, C4<0>, C4<0>;
v0000015ab692d290_0 .net "Debe", 0 0, L_0000015ab6ada570;  1 drivers
v0000015ab692d330_0 .net "Din", 0 0, L_0000015ab6a844f0;  1 drivers
v0000015ab692d510_0 .net "Dout", 0 0, L_0000015ab6ada650;  1 drivers
v0000015ab692d650_0 .net "Ri", 0 0, L_0000015ab6a82510;  1 drivers
v0000015ab692d6f0_0 .net "Si", 0 0, L_0000015ab6a81610;  1 drivers
v0000015ab692d790_0 .net *"_ivl_0", 0 0, L_0000015ab6ada180;  1 drivers
v0000015ab692d8d0_0 .net *"_ivl_10", 0 0, L_0000015ab6ada2d0;  1 drivers
v0000015ab692d970_0 .net *"_ivl_14", 0 0, L_0000015ab6ada5e0;  1 drivers
v0000015ab692f270_0 .net *"_ivl_2", 0 0, L_0000015ab6ada1f0;  1 drivers
v0000015ab69317f0_0 .net *"_ivl_4", 0 0, L_0000015ab6ada260;  1 drivers
v0000015ab6930850_0 .net *"_ivl_6", 0 0, L_0000015ab6ada7a0;  1 drivers
v0000015ab6930fd0_0 .net *"_ivl_8", 0 0, L_0000015ab6ada420;  1 drivers
S_0000015ab690ba10 .scope generate, "genblk1[20]" "genblk1[20]" 5 168, 5 168 0, S_0000015ab6908160;
 .timescale -9 -12;
P_0000015ab675caf0 .param/l "i" 0 5 168, +C4<010100>;
S_0000015ab690d4a0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000015ab690ba10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6ada8f0 .functor NOT 1, L_0000015ab6a830f0, C4<0>, C4<0>, C4<0>;
L_0000015ab6ada960 .functor AND 1, L_0000015ab6ada8f0, L_0000015ab6a83eb0, C4<1>, C4<1>;
L_0000015ab6adaa40 .functor NOT 1, L_0000015ab6a830f0, C4<0>, C4<0>, C4<0>;
L_0000015ab6adaab0 .functor AND 1, L_0000015ab6adaa40, L_0000015ab6a83cd0, C4<1>, C4<1>;
L_0000015ab6adab20 .functor OR 1, L_0000015ab6ada960, L_0000015ab6adaab0, C4<0>, C4<0>;
L_0000015ab6adab90 .functor AND 1, L_0000015ab6a83eb0, L_0000015ab6a83cd0, C4<1>, C4<1>;
L_0000015ab6adb990 .functor OR 1, L_0000015ab6adab20, L_0000015ab6adab90, C4<0>, C4<0>;
L_0000015ab6add130 .functor XOR 1, L_0000015ab6a830f0, L_0000015ab6a83eb0, C4<0>, C4<0>;
L_0000015ab6add050 .functor XOR 1, L_0000015ab6add130, L_0000015ab6a83cd0, C4<0>, C4<0>;
v0000015ab6931070_0 .net "Debe", 0 0, L_0000015ab6adb990;  1 drivers
v0000015ab692ff90_0 .net "Din", 0 0, L_0000015ab6a83cd0;  1 drivers
v0000015ab692f4f0_0 .net "Dout", 0 0, L_0000015ab6add050;  1 drivers
v0000015ab6930030_0 .net "Ri", 0 0, L_0000015ab6a83eb0;  1 drivers
v0000015ab6931110_0 .net "Si", 0 0, L_0000015ab6a830f0;  1 drivers
v0000015ab6930c10_0 .net *"_ivl_0", 0 0, L_0000015ab6ada8f0;  1 drivers
v0000015ab6931250_0 .net *"_ivl_10", 0 0, L_0000015ab6adab90;  1 drivers
v0000015ab692f9f0_0 .net *"_ivl_14", 0 0, L_0000015ab6add130;  1 drivers
v0000015ab6930210_0 .net *"_ivl_2", 0 0, L_0000015ab6ada960;  1 drivers
v0000015ab69311b0_0 .net *"_ivl_4", 0 0, L_0000015ab6adaa40;  1 drivers
v0000015ab69300d0_0 .net *"_ivl_6", 0 0, L_0000015ab6adaab0;  1 drivers
v0000015ab69305d0_0 .net *"_ivl_8", 0 0, L_0000015ab6adab20;  1 drivers
S_0000015ab690d950 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000015ab690ba10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6adc720 .functor NOT 1, L_0000015ab6a82790, C4<0>, C4<0>, C4<0>;
L_0000015ab6adc250 .functor AND 1, L_0000015ab6adc720, L_0000015ab6a82fb0, C4<1>, C4<1>;
L_0000015ab6adce90 .functor NOT 1, L_0000015ab6a82790, C4<0>, C4<0>, C4<0>;
L_0000015ab6add2f0 .functor AND 1, L_0000015ab6adce90, L_0000015ab6a83f50, C4<1>, C4<1>;
L_0000015ab6add360 .functor OR 1, L_0000015ab6adc250, L_0000015ab6add2f0, C4<0>, C4<0>;
L_0000015ab6adc090 .functor AND 1, L_0000015ab6a82fb0, L_0000015ab6a83f50, C4<1>, C4<1>;
L_0000015ab6adbed0 .functor OR 1, L_0000015ab6add360, L_0000015ab6adc090, C4<0>, C4<0>;
L_0000015ab6adcf00 .functor XOR 1, L_0000015ab6a82790, L_0000015ab6a82fb0, C4<0>, C4<0>;
L_0000015ab6adbf40 .functor XOR 1, L_0000015ab6adcf00, L_0000015ab6a83f50, C4<0>, C4<0>;
v0000015ab692fdb0_0 .net "Debe", 0 0, L_0000015ab6adbed0;  1 drivers
v0000015ab6930cb0_0 .net "Din", 0 0, L_0000015ab6a83f50;  1 drivers
v0000015ab69302b0_0 .net "Dout", 0 0, L_0000015ab6adbf40;  1 drivers
v0000015ab6930b70_0 .net "Ri", 0 0, L_0000015ab6a82fb0;  1 drivers
v0000015ab6930710_0 .net "Si", 0 0, L_0000015ab6a82790;  1 drivers
v0000015ab6930530_0 .net *"_ivl_0", 0 0, L_0000015ab6adc720;  1 drivers
v0000015ab6930170_0 .net *"_ivl_10", 0 0, L_0000015ab6adc090;  1 drivers
v0000015ab6930670_0 .net *"_ivl_14", 0 0, L_0000015ab6adcf00;  1 drivers
v0000015ab6931390_0 .net *"_ivl_2", 0 0, L_0000015ab6adc250;  1 drivers
v0000015ab6931570_0 .net *"_ivl_4", 0 0, L_0000015ab6adce90;  1 drivers
v0000015ab69303f0_0 .net *"_ivl_6", 0 0, L_0000015ab6add2f0;  1 drivers
v0000015ab6930f30_0 .net *"_ivl_8", 0 0, L_0000015ab6add360;  1 drivers
S_0000015ab690dc70 .scope generate, "genblk1[21]" "genblk1[21]" 5 168, 5 168 0, S_0000015ab6908160;
 .timescale -9 -12;
P_0000015ab675c370 .param/l "i" 0 5 168, +C4<010101>;
S_0000015ab690e2b0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000015ab690dc70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6adb920 .functor NOT 1, L_0000015ab6a83910, C4<0>, C4<0>, C4<0>;
L_0000015ab6adc640 .functor AND 1, L_0000015ab6adb920, L_0000015ab6a83c30, C4<1>, C4<1>;
L_0000015ab6adccd0 .functor NOT 1, L_0000015ab6a83910, C4<0>, C4<0>, C4<0>;
L_0000015ab6adb840 .functor AND 1, L_0000015ab6adccd0, L_0000015ab6a839b0, C4<1>, C4<1>;
L_0000015ab6adca30 .functor OR 1, L_0000015ab6adc640, L_0000015ab6adb840, C4<0>, C4<0>;
L_0000015ab6adcf70 .functor AND 1, L_0000015ab6a83c30, L_0000015ab6a839b0, C4<1>, C4<1>;
L_0000015ab6adc790 .functor OR 1, L_0000015ab6adca30, L_0000015ab6adcf70, C4<0>, C4<0>;
L_0000015ab6adb7d0 .functor XOR 1, L_0000015ab6a83910, L_0000015ab6a83c30, C4<0>, C4<0>;
L_0000015ab6adba00 .functor XOR 1, L_0000015ab6adb7d0, L_0000015ab6a839b0, C4<0>, C4<0>;
v0000015ab6931890_0 .net "Debe", 0 0, L_0000015ab6adc790;  1 drivers
v0000015ab692f130_0 .net "Din", 0 0, L_0000015ab6a839b0;  1 drivers
v0000015ab692f630_0 .net "Dout", 0 0, L_0000015ab6adba00;  1 drivers
v0000015ab6930990_0 .net "Ri", 0 0, L_0000015ab6a83c30;  1 drivers
v0000015ab6930ad0_0 .net "Si", 0 0, L_0000015ab6a83910;  1 drivers
v0000015ab6931750_0 .net *"_ivl_0", 0 0, L_0000015ab6adb920;  1 drivers
v0000015ab6930a30_0 .net *"_ivl_10", 0 0, L_0000015ab6adcf70;  1 drivers
v0000015ab6930d50_0 .net *"_ivl_14", 0 0, L_0000015ab6adb7d0;  1 drivers
v0000015ab6930350_0 .net *"_ivl_2", 0 0, L_0000015ab6adc640;  1 drivers
v0000015ab692f950_0 .net *"_ivl_4", 0 0, L_0000015ab6adccd0;  1 drivers
v0000015ab69308f0_0 .net *"_ivl_6", 0 0, L_0000015ab6adb840;  1 drivers
v0000015ab6930df0_0 .net *"_ivl_8", 0 0, L_0000015ab6adca30;  1 drivers
S_0000015ab690e440 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000015ab690dc70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6add0c0 .functor NOT 1, L_0000015ab6a84630, C4<0>, C4<0>, C4<0>;
L_0000015ab6add1a0 .functor AND 1, L_0000015ab6add0c0, L_0000015ab6a84450, C4<1>, C4<1>;
L_0000015ab6adc6b0 .functor NOT 1, L_0000015ab6a84630, C4<0>, C4<0>, C4<0>;
L_0000015ab6adba70 .functor AND 1, L_0000015ab6adc6b0, L_0000015ab6a83690, C4<1>, C4<1>;
L_0000015ab6adc800 .functor OR 1, L_0000015ab6add1a0, L_0000015ab6adba70, C4<0>, C4<0>;
L_0000015ab6adb8b0 .functor AND 1, L_0000015ab6a84450, L_0000015ab6a83690, C4<1>, C4<1>;
L_0000015ab6adbae0 .functor OR 1, L_0000015ab6adc800, L_0000015ab6adb8b0, C4<0>, C4<0>;
L_0000015ab6adbb50 .functor XOR 1, L_0000015ab6a84630, L_0000015ab6a84450, C4<0>, C4<0>;
L_0000015ab6adbc30 .functor XOR 1, L_0000015ab6adbb50, L_0000015ab6a83690, C4<0>, C4<0>;
v0000015ab69307b0_0 .net "Debe", 0 0, L_0000015ab6adbae0;  1 drivers
v0000015ab6931430_0 .net "Din", 0 0, L_0000015ab6a83690;  1 drivers
v0000015ab692fbd0_0 .net "Dout", 0 0, L_0000015ab6adbc30;  1 drivers
v0000015ab692f310_0 .net "Ri", 0 0, L_0000015ab6a84450;  1 drivers
v0000015ab6930e90_0 .net "Si", 0 0, L_0000015ab6a84630;  1 drivers
v0000015ab6931610_0 .net *"_ivl_0", 0 0, L_0000015ab6add0c0;  1 drivers
v0000015ab692f1d0_0 .net *"_ivl_10", 0 0, L_0000015ab6adb8b0;  1 drivers
v0000015ab69312f0_0 .net *"_ivl_14", 0 0, L_0000015ab6adbb50;  1 drivers
v0000015ab692f590_0 .net *"_ivl_2", 0 0, L_0000015ab6add1a0;  1 drivers
v0000015ab69314d0_0 .net *"_ivl_4", 0 0, L_0000015ab6adc6b0;  1 drivers
v0000015ab692f3b0_0 .net *"_ivl_6", 0 0, L_0000015ab6adba70;  1 drivers
v0000015ab692f770_0 .net *"_ivl_8", 0 0, L_0000015ab6adc800;  1 drivers
S_0000015ab690e760 .scope generate, "genblk1[22]" "genblk1[22]" 5 168, 5 168 0, S_0000015ab6908160;
 .timescale -9 -12;
P_0000015ab675c230 .param/l "i" 0 5 168, +C4<010110>;
S_0000015ab690e8f0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000015ab690e760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6adbfb0 .functor NOT 1, L_0000015ab6a84590, C4<0>, C4<0>, C4<0>;
L_0000015ab6adcb10 .functor AND 1, L_0000015ab6adbfb0, L_0000015ab6a82bf0, C4<1>, C4<1>;
L_0000015ab6adcaa0 .functor NOT 1, L_0000015ab6a84590, C4<0>, C4<0>, C4<0>;
L_0000015ab6adc870 .functor AND 1, L_0000015ab6adcaa0, L_0000015ab6a83230, C4<1>, C4<1>;
L_0000015ab6adc2c0 .functor OR 1, L_0000015ab6adcb10, L_0000015ab6adc870, C4<0>, C4<0>;
L_0000015ab6adc4f0 .functor AND 1, L_0000015ab6a82bf0, L_0000015ab6a83230, C4<1>, C4<1>;
L_0000015ab6adcd40 .functor OR 1, L_0000015ab6adc2c0, L_0000015ab6adc4f0, C4<0>, C4<0>;
L_0000015ab6adbbc0 .functor XOR 1, L_0000015ab6a84590, L_0000015ab6a82bf0, C4<0>, C4<0>;
L_0000015ab6adc100 .functor XOR 1, L_0000015ab6adbbc0, L_0000015ab6a83230, C4<0>, C4<0>;
v0000015ab692f450_0 .net "Debe", 0 0, L_0000015ab6adcd40;  1 drivers
v0000015ab692fb30_0 .net "Din", 0 0, L_0000015ab6a83230;  1 drivers
v0000015ab69316b0_0 .net "Dout", 0 0, L_0000015ab6adc100;  1 drivers
v0000015ab692f6d0_0 .net "Ri", 0 0, L_0000015ab6a82bf0;  1 drivers
v0000015ab692f810_0 .net "Si", 0 0, L_0000015ab6a84590;  1 drivers
v0000015ab692f8b0_0 .net *"_ivl_0", 0 0, L_0000015ab6adbfb0;  1 drivers
v0000015ab6930490_0 .net *"_ivl_10", 0 0, L_0000015ab6adc4f0;  1 drivers
v0000015ab692fa90_0 .net *"_ivl_14", 0 0, L_0000015ab6adbbc0;  1 drivers
v0000015ab692fc70_0 .net *"_ivl_2", 0 0, L_0000015ab6adcb10;  1 drivers
v0000015ab692fd10_0 .net *"_ivl_4", 0 0, L_0000015ab6adcaa0;  1 drivers
v0000015ab692fe50_0 .net *"_ivl_6", 0 0, L_0000015ab6adc870;  1 drivers
v0000015ab692fef0_0 .net *"_ivl_8", 0 0, L_0000015ab6adc2c0;  1 drivers
S_0000015ab6910830 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000015ab690e760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6adc170 .functor NOT 1, L_0000015ab6a825b0, C4<0>, C4<0>, C4<0>;
L_0000015ab6adcfe0 .functor AND 1, L_0000015ab6adc170, L_0000015ab6a84810, C4<1>, C4<1>;
L_0000015ab6adcb80 .functor NOT 1, L_0000015ab6a825b0, C4<0>, C4<0>, C4<0>;
L_0000015ab6adc8e0 .functor AND 1, L_0000015ab6adcb80, L_0000015ab6a82970, C4<1>, C4<1>;
L_0000015ab6adbca0 .functor OR 1, L_0000015ab6adcfe0, L_0000015ab6adc8e0, C4<0>, C4<0>;
L_0000015ab6adc020 .functor AND 1, L_0000015ab6a84810, L_0000015ab6a82970, C4<1>, C4<1>;
L_0000015ab6adcbf0 .functor OR 1, L_0000015ab6adbca0, L_0000015ab6adc020, C4<0>, C4<0>;
L_0000015ab6adcc60 .functor XOR 1, L_0000015ab6a825b0, L_0000015ab6a84810, C4<0>, C4<0>;
L_0000015ab6add210 .functor XOR 1, L_0000015ab6adcc60, L_0000015ab6a82970, C4<0>, C4<0>;
v0000015ab6932010_0 .net "Debe", 0 0, L_0000015ab6adcbf0;  1 drivers
v0000015ab6931930_0 .net "Din", 0 0, L_0000015ab6a82970;  1 drivers
v0000015ab6933c30_0 .net "Dout", 0 0, L_0000015ab6add210;  1 drivers
v0000015ab6932dd0_0 .net "Ri", 0 0, L_0000015ab6a84810;  1 drivers
v0000015ab6931a70_0 .net "Si", 0 0, L_0000015ab6a825b0;  1 drivers
v0000015ab69328d0_0 .net *"_ivl_0", 0 0, L_0000015ab6adc170;  1 drivers
v0000015ab6932fb0_0 .net *"_ivl_10", 0 0, L_0000015ab6adc020;  1 drivers
v0000015ab6932d30_0 .net *"_ivl_14", 0 0, L_0000015ab6adcc60;  1 drivers
v0000015ab6933690_0 .net *"_ivl_2", 0 0, L_0000015ab6adcfe0;  1 drivers
v0000015ab69337d0_0 .net *"_ivl_4", 0 0, L_0000015ab6adcb80;  1 drivers
v0000015ab6933af0_0 .net *"_ivl_6", 0 0, L_0000015ab6adc8e0;  1 drivers
v0000015ab6932b50_0 .net *"_ivl_8", 0 0, L_0000015ab6adbca0;  1 drivers
S_0000015ab69117d0 .scope module, "rounder" "RoundNearestEven" 5 209, 6 22 0, S_0000015ab6908160;
 .timescale -9 -12;
    .port_info 0 /INPUT 15 "ms";
    .port_info 1 /INPUT 8 "exp";
    .port_info 2 /OUTPUT 23 "ms_round";
    .port_info 3 /OUTPUT 8 "exp_round";
P_0000015ab62fbae0 .param/l "BS" 0 6 22, +C4<00000000000000000000000000011111>;
P_0000015ab62fbb18 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000111>;
P_0000015ab62fbb50 .param/l "FSIZE" 0 6 22, +C4<00000000000000000000000000001110>;
P_0000015ab62fbb88 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000010110>;
L_0000015ab6adf3c0 .functor NOT 1, L_0000015ab6a84b30, C4<0>, C4<0>, C4<0>;
L_0000015ab6ae00e0 .functor OR 1, L_0000015ab6a86750, L_0000015ab6a858f0, C4<0>, C4<0>;
L_0000015ab6ae0930 .functor AND 1, L_0000015ab6a86390, L_0000015ab6ae00e0, C4<1>, C4<1>;
v0000015ab6932470_0 .net *"_ivl_11", 9 0, L_0000015ab6a85a30;  1 drivers
v0000015ab6932e70_0 .net *"_ivl_12", 23 0, L_0000015ab6a86570;  1 drivers
L_0000015ab69cf858 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0000015ab6932f10_0 .net *"_ivl_15", 13 0, L_0000015ab69cf858;  1 drivers
v0000015ab69326f0_0 .net *"_ivl_17", 0 0, L_0000015ab6a858f0;  1 drivers
v0000015ab6932bf0_0 .net *"_ivl_19", 0 0, L_0000015ab6ae00e0;  1 drivers
v0000015ab69330f0_0 .net *"_ivl_21", 0 0, L_0000015ab6ae0930;  1 drivers
L_0000015ab69cf8a0 .functor BUFT 1, C4<000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000015ab6933050_0 .net/2u *"_ivl_22", 23 0, L_0000015ab69cf8a0;  1 drivers
L_0000015ab69cf8e8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015ab6931cf0_0 .net/2u *"_ivl_24", 23 0, L_0000015ab69cf8e8;  1 drivers
v0000015ab6933730_0 .net *"_ivl_26", 23 0, L_0000015ab6a86070;  1 drivers
v0000015ab6931bb0_0 .net *"_ivl_3", 3 0, L_0000015ab6a864d0;  1 drivers
v0000015ab6933cd0_0 .net *"_ivl_33", 0 0, L_0000015ab6a85350;  1 drivers
v0000015ab6933190_0 .net *"_ivl_34", 7 0, L_0000015ab6a86610;  1 drivers
L_0000015ab69cf930 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000015ab6933d70_0 .net *"_ivl_37", 6 0, L_0000015ab69cf930;  1 drivers
v0000015ab69320b0_0 .net *"_ivl_7", 0 0, L_0000015ab6a84b30;  1 drivers
v0000015ab6932a10_0 .net "boolean", 0 0, L_0000015ab6a86750;  1 drivers
v0000015ab6932970_0 .net "exp", 7 0, L_0000015ab6a834b0;  alias, 1 drivers
v0000015ab6932c90_0 .net "exp_round", 7 0, L_0000015ab6a85ad0;  alias, 1 drivers
v0000015ab69332d0_0 .net "guard", 0 0, L_0000015ab6a86390;  1 drivers
v0000015ab69323d0_0 .net "is_even", 0 0, L_0000015ab6adf3c0;  1 drivers
v0000015ab6933e10_0 .net "ms", 14 0, L_0000015ab6a853f0;  1 drivers
v0000015ab6932790_0 .net "ms_round", 22 0, L_0000015ab6a87010;  alias, 1 drivers
v0000015ab6931b10_0 .net "temp", 23 0, L_0000015ab6a86110;  1 drivers
L_0000015ab6a86390 .part L_0000015ab6a853f0, 4, 1;
L_0000015ab6a864d0 .part L_0000015ab6a853f0, 0, 4;
L_0000015ab6a86750 .reduce/or L_0000015ab6a864d0;
L_0000015ab6a84b30 .part L_0000015ab6a853f0, 5, 1;
L_0000015ab6a85a30 .part L_0000015ab6a853f0, 5, 10;
L_0000015ab6a86570 .concat [ 10 14 0 0], L_0000015ab6a85a30, L_0000015ab69cf858;
L_0000015ab6a858f0 .reduce/nor L_0000015ab6adf3c0;
L_0000015ab6a86070 .functor MUXZ 24, L_0000015ab69cf8e8, L_0000015ab69cf8a0, L_0000015ab6ae0930, C4<>;
L_0000015ab6a86110 .arith/sum 24, L_0000015ab6a86570, L_0000015ab6a86070;
L_0000015ab6a87010 .part L_0000015ab6a86110, 0, 23;
L_0000015ab6a85350 .part L_0000015ab6a86110, 23, 1;
L_0000015ab6a86610 .concat [ 1 7 0 0], L_0000015ab6a85350, L_0000015ab69cf930;
L_0000015ab6a85ad0 .arith/sum 8, L_0000015ab6a834b0, L_0000015ab6a86610;
S_0000015ab6910e70 .scope module, "sub_exp" "RestaExp_sum" 5 195, 5 19 0, S_0000015ab6908160;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "S";
    .port_info 1 /INPUT 8 "R";
    .port_info 2 /OUTPUT 8 "F";
P_0000015ab690adb0 .param/l "BS" 0 5 19, +C4<00000000000000000000000000011111>;
P_0000015ab690ade8 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000111>;
P_0000015ab690ae20 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000010110>;
v0000015ab6937a10_0 .net "Debe", 8 0, L_0000015ab6a83410;  1 drivers
v0000015ab6936ed0_0 .net "F", 7 0, L_0000015ab6a826f0;  alias, 1 drivers
v0000015ab69376f0_0 .net "R", 7 0, L_0000015ab6a828d0;  alias, 1 drivers
v0000015ab6937dd0_0 .net "S", 7 0, L_0000015ab6a79a50;  alias, 1 drivers
L_0000015ab69cf780 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015ab6936cf0_0 .net/2u *"_ivl_60", 0 0, L_0000015ab69cf780;  1 drivers
L_0000015ab6a83e10 .part L_0000015ab6a79a50, 0, 1;
L_0000015ab6a84310 .part L_0000015ab6a828d0, 0, 1;
L_0000015ab6a835f0 .part L_0000015ab6a83410, 0, 1;
L_0000015ab6a82150 .part L_0000015ab6a79a50, 1, 1;
L_0000015ab6a84090 .part L_0000015ab6a828d0, 1, 1;
L_0000015ab6a832d0 .part L_0000015ab6a83410, 1, 1;
L_0000015ab6a82c90 .part L_0000015ab6a79a50, 2, 1;
L_0000015ab6a82a10 .part L_0000015ab6a828d0, 2, 1;
L_0000015ab6a821f0 .part L_0000015ab6a83410, 2, 1;
L_0000015ab6a82ab0 .part L_0000015ab6a79a50, 3, 1;
L_0000015ab6a82330 .part L_0000015ab6a828d0, 3, 1;
L_0000015ab6a82d30 .part L_0000015ab6a83410, 3, 1;
L_0000015ab6a84130 .part L_0000015ab6a79a50, 4, 1;
L_0000015ab6a82dd0 .part L_0000015ab6a828d0, 4, 1;
L_0000015ab6a82470 .part L_0000015ab6a83410, 4, 1;
L_0000015ab6a82e70 .part L_0000015ab6a79a50, 5, 1;
L_0000015ab6a83a50 .part L_0000015ab6a828d0, 5, 1;
L_0000015ab6a83af0 .part L_0000015ab6a83410, 5, 1;
L_0000015ab6a83b90 .part L_0000015ab6a79a50, 6, 1;
L_0000015ab6a837d0 .part L_0000015ab6a828d0, 6, 1;
L_0000015ab6a83370 .part L_0000015ab6a83410, 6, 1;
L_0000015ab6a82650 .part L_0000015ab6a79a50, 7, 1;
L_0000015ab6a841d0 .part L_0000015ab6a828d0, 7, 1;
L_0000015ab6a82f10 .part L_0000015ab6a83410, 7, 1;
LS_0000015ab6a826f0_0_0 .concat8 [ 1 1 1 1], L_0000015ab6add8a0, L_0000015ab6addc20, L_0000015ab6addec0, L_0000015ab6addf30;
LS_0000015ab6a826f0_0_4 .concat8 [ 1 1 1 1], L_0000015ab6add6e0, L_0000015ab6ade7f0, L_0000015ab6ade160, L_0000015ab6ade780;
L_0000015ab6a826f0 .concat8 [ 4 4 0 0], LS_0000015ab6a826f0_0_0, LS_0000015ab6a826f0_0_4;
LS_0000015ab6a83410_0_0 .concat8 [ 1 1 1 1], L_0000015ab69cf780, L_0000015ab6adc560, L_0000015ab6adde50, L_0000015ab6aded30;
LS_0000015ab6a83410_0_4 .concat8 [ 1 1 1 1], L_0000015ab6ade940, L_0000015ab6ade9b0, L_0000015ab6ade240, L_0000015ab6ade0f0;
LS_0000015ab6a83410_0_8 .concat8 [ 1 0 0 0], L_0000015ab6ade5c0;
L_0000015ab6a83410 .concat8 [ 4 4 1 0], LS_0000015ab6a83410_0_0, LS_0000015ab6a83410_0_4, LS_0000015ab6a83410_0_8;
S_0000015ab69125e0 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_0000015ab6910e70;
 .timescale -9 -12;
P_0000015ab675db70 .param/l "i" 0 5 28, +C4<00>;
S_0000015ab6910b50 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000015ab69125e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6adc3a0 .functor NOT 1, L_0000015ab6a83e10, C4<0>, C4<0>, C4<0>;
L_0000015ab6adbdf0 .functor AND 1, L_0000015ab6adc3a0, L_0000015ab6a84310, C4<1>, C4<1>;
L_0000015ab6adc410 .functor NOT 1, L_0000015ab6a83e10, C4<0>, C4<0>, C4<0>;
L_0000015ab6adbe60 .functor AND 1, L_0000015ab6adc410, L_0000015ab6a835f0, C4<1>, C4<1>;
L_0000015ab6adce20 .functor OR 1, L_0000015ab6adbdf0, L_0000015ab6adbe60, C4<0>, C4<0>;
L_0000015ab6adc480 .functor AND 1, L_0000015ab6a84310, L_0000015ab6a835f0, C4<1>, C4<1>;
L_0000015ab6adc560 .functor OR 1, L_0000015ab6adce20, L_0000015ab6adc480, C4<0>, C4<0>;
L_0000015ab6adc5d0 .functor XOR 1, L_0000015ab6a83e10, L_0000015ab6a84310, C4<0>, C4<0>;
L_0000015ab6add8a0 .functor XOR 1, L_0000015ab6adc5d0, L_0000015ab6a835f0, C4<0>, C4<0>;
v0000015ab6931c50_0 .net "Debe", 0 0, L_0000015ab6adc560;  1 drivers
v0000015ab6931ed0_0 .net "Din", 0 0, L_0000015ab6a835f0;  1 drivers
v0000015ab6931d90_0 .net "Dout", 0 0, L_0000015ab6add8a0;  1 drivers
v0000015ab69319d0_0 .net "Ri", 0 0, L_0000015ab6a84310;  1 drivers
v0000015ab6933230_0 .net "Si", 0 0, L_0000015ab6a83e10;  1 drivers
v0000015ab6931e30_0 .net *"_ivl_0", 0 0, L_0000015ab6adc3a0;  1 drivers
v0000015ab6932150_0 .net *"_ivl_10", 0 0, L_0000015ab6adc480;  1 drivers
v0000015ab6931f70_0 .net *"_ivl_14", 0 0, L_0000015ab6adc5d0;  1 drivers
v0000015ab69321f0_0 .net *"_ivl_2", 0 0, L_0000015ab6adbdf0;  1 drivers
v0000015ab6933eb0_0 .net *"_ivl_4", 0 0, L_0000015ab6adc410;  1 drivers
v0000015ab6933370_0 .net *"_ivl_6", 0 0, L_0000015ab6adbe60;  1 drivers
v0000015ab6933410_0 .net *"_ivl_8", 0 0, L_0000015ab6adce20;  1 drivers
S_0000015ab690fa20 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_0000015ab6910e70;
 .timescale -9 -12;
P_0000015ab675dc30 .param/l "i" 0 5 28, +C4<01>;
S_0000015ab6911e10 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000015ab690fa20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6adeef0 .functor NOT 1, L_0000015ab6a82150, C4<0>, C4<0>, C4<0>;
L_0000015ab6add910 .functor AND 1, L_0000015ab6adeef0, L_0000015ab6a84090, C4<1>, C4<1>;
L_0000015ab6addc90 .functor NOT 1, L_0000015ab6a82150, C4<0>, C4<0>, C4<0>;
L_0000015ab6addbb0 .functor AND 1, L_0000015ab6addc90, L_0000015ab6a832d0, C4<1>, C4<1>;
L_0000015ab6ade470 .functor OR 1, L_0000015ab6add910, L_0000015ab6addbb0, C4<0>, C4<0>;
L_0000015ab6adef60 .functor AND 1, L_0000015ab6a84090, L_0000015ab6a832d0, C4<1>, C4<1>;
L_0000015ab6adde50 .functor OR 1, L_0000015ab6ade470, L_0000015ab6adef60, C4<0>, C4<0>;
L_0000015ab6add750 .functor XOR 1, L_0000015ab6a82150, L_0000015ab6a84090, C4<0>, C4<0>;
L_0000015ab6addc20 .functor XOR 1, L_0000015ab6add750, L_0000015ab6a832d0, C4<0>, C4<0>;
v0000015ab6932290_0 .net "Debe", 0 0, L_0000015ab6adde50;  1 drivers
v0000015ab6933ff0_0 .net "Din", 0 0, L_0000015ab6a832d0;  1 drivers
v0000015ab6932330_0 .net "Dout", 0 0, L_0000015ab6addc20;  1 drivers
v0000015ab6934090_0 .net "Ri", 0 0, L_0000015ab6a84090;  1 drivers
v0000015ab6933f50_0 .net "Si", 0 0, L_0000015ab6a82150;  1 drivers
v0000015ab6932ab0_0 .net *"_ivl_0", 0 0, L_0000015ab6adeef0;  1 drivers
v0000015ab6932510_0 .net *"_ivl_10", 0 0, L_0000015ab6adef60;  1 drivers
v0000015ab69325b0_0 .net *"_ivl_14", 0 0, L_0000015ab6add750;  1 drivers
v0000015ab6932650_0 .net *"_ivl_2", 0 0, L_0000015ab6add910;  1 drivers
v0000015ab6933a50_0 .net *"_ivl_4", 0 0, L_0000015ab6addc90;  1 drivers
v0000015ab6933910_0 .net *"_ivl_6", 0 0, L_0000015ab6addbb0;  1 drivers
v0000015ab69334b0_0 .net *"_ivl_8", 0 0, L_0000015ab6ade470;  1 drivers
S_0000015ab6910ce0 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_0000015ab6910e70;
 .timescale -9 -12;
P_0000015ab675e0f0 .param/l "i" 0 5 28, +C4<010>;
S_0000015ab69109c0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000015ab6910ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6add980 .functor NOT 1, L_0000015ab6a82c90, C4<0>, C4<0>, C4<0>;
L_0000015ab6ade6a0 .functor AND 1, L_0000015ab6add980, L_0000015ab6a82a10, C4<1>, C4<1>;
L_0000015ab6add3d0 .functor NOT 1, L_0000015ab6a82c90, C4<0>, C4<0>, C4<0>;
L_0000015ab6ade860 .functor AND 1, L_0000015ab6add3d0, L_0000015ab6a821f0, C4<1>, C4<1>;
L_0000015ab6ade8d0 .functor OR 1, L_0000015ab6ade6a0, L_0000015ab6ade860, C4<0>, C4<0>;
L_0000015ab6addfa0 .functor AND 1, L_0000015ab6a82a10, L_0000015ab6a821f0, C4<1>, C4<1>;
L_0000015ab6aded30 .functor OR 1, L_0000015ab6ade8d0, L_0000015ab6addfa0, C4<0>, C4<0>;
L_0000015ab6addb40 .functor XOR 1, L_0000015ab6a82c90, L_0000015ab6a82a10, C4<0>, C4<0>;
L_0000015ab6addec0 .functor XOR 1, L_0000015ab6addb40, L_0000015ab6a821f0, C4<0>, C4<0>;
v0000015ab6933550_0 .net "Debe", 0 0, L_0000015ab6aded30;  1 drivers
v0000015ab69335f0_0 .net "Din", 0 0, L_0000015ab6a821f0;  1 drivers
v0000015ab6933870_0 .net "Dout", 0 0, L_0000015ab6addec0;  1 drivers
v0000015ab69339b0_0 .net "Ri", 0 0, L_0000015ab6a82a10;  1 drivers
v0000015ab6933b90_0 .net "Si", 0 0, L_0000015ab6a82c90;  1 drivers
v0000015ab6932830_0 .net *"_ivl_0", 0 0, L_0000015ab6add980;  1 drivers
v0000015ab6934e50_0 .net *"_ivl_10", 0 0, L_0000015ab6addfa0;  1 drivers
v0000015ab6935f30_0 .net *"_ivl_14", 0 0, L_0000015ab6addb40;  1 drivers
v0000015ab6934590_0 .net *"_ivl_2", 0 0, L_0000015ab6ade6a0;  1 drivers
v0000015ab6934130_0 .net *"_ivl_4", 0 0, L_0000015ab6add3d0;  1 drivers
v0000015ab6935fd0_0 .net *"_ivl_6", 0 0, L_0000015ab6ade860;  1 drivers
v0000015ab6934c70_0 .net *"_ivl_8", 0 0, L_0000015ab6ade8d0;  1 drivers
S_0000015ab6911000 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_0000015ab6910e70;
 .timescale -9 -12;
P_0000015ab675dd30 .param/l "i" 0 5 28, +C4<011>;
S_0000015ab6911190 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000015ab6911000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6add4b0 .functor NOT 1, L_0000015ab6a82ab0, C4<0>, C4<0>, C4<0>;
L_0000015ab6adee10 .functor AND 1, L_0000015ab6add4b0, L_0000015ab6a82330, C4<1>, C4<1>;
L_0000015ab6add9f0 .functor NOT 1, L_0000015ab6a82ab0, C4<0>, C4<0>, C4<0>;
L_0000015ab6adeda0 .functor AND 1, L_0000015ab6add9f0, L_0000015ab6a82d30, C4<1>, C4<1>;
L_0000015ab6adea20 .functor OR 1, L_0000015ab6adee10, L_0000015ab6adeda0, C4<0>, C4<0>;
L_0000015ab6add440 .functor AND 1, L_0000015ab6a82330, L_0000015ab6a82d30, C4<1>, C4<1>;
L_0000015ab6ade940 .functor OR 1, L_0000015ab6adea20, L_0000015ab6add440, C4<0>, C4<0>;
L_0000015ab6adee80 .functor XOR 1, L_0000015ab6a82ab0, L_0000015ab6a82330, C4<0>, C4<0>;
L_0000015ab6addf30 .functor XOR 1, L_0000015ab6adee80, L_0000015ab6a82d30, C4<0>, C4<0>;
v0000015ab6935490_0 .net "Debe", 0 0, L_0000015ab6ade940;  1 drivers
v0000015ab6935c10_0 .net "Din", 0 0, L_0000015ab6a82d30;  1 drivers
v0000015ab6935990_0 .net "Dout", 0 0, L_0000015ab6addf30;  1 drivers
v0000015ab6935df0_0 .net "Ri", 0 0, L_0000015ab6a82330;  1 drivers
v0000015ab6935e90_0 .net "Si", 0 0, L_0000015ab6a82ab0;  1 drivers
v0000015ab6936390_0 .net *"_ivl_0", 0 0, L_0000015ab6add4b0;  1 drivers
v0000015ab69341d0_0 .net *"_ivl_10", 0 0, L_0000015ab6add440;  1 drivers
v0000015ab6936070_0 .net *"_ivl_14", 0 0, L_0000015ab6adee80;  1 drivers
v0000015ab6934310_0 .net *"_ivl_2", 0 0, L_0000015ab6adee10;  1 drivers
v0000015ab69343b0_0 .net *"_ivl_4", 0 0, L_0000015ab6add9f0;  1 drivers
v0000015ab69346d0_0 .net *"_ivl_6", 0 0, L_0000015ab6adeda0;  1 drivers
v0000015ab6934270_0 .net *"_ivl_8", 0 0, L_0000015ab6adea20;  1 drivers
S_0000015ab690fd40 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_0000015ab6910e70;
 .timescale -9 -12;
P_0000015ab675d730 .param/l "i" 0 5 28, +C4<0100>;
S_0000015ab690f3e0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000015ab690fd40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6adebe0 .functor NOT 1, L_0000015ab6a84130, C4<0>, C4<0>, C4<0>;
L_0000015ab6adeb00 .functor AND 1, L_0000015ab6adebe0, L_0000015ab6a82dd0, C4<1>, C4<1>;
L_0000015ab6ade320 .functor NOT 1, L_0000015ab6a84130, C4<0>, C4<0>, C4<0>;
L_0000015ab6ade710 .functor AND 1, L_0000015ab6ade320, L_0000015ab6a82470, C4<1>, C4<1>;
L_0000015ab6add520 .functor OR 1, L_0000015ab6adeb00, L_0000015ab6ade710, C4<0>, C4<0>;
L_0000015ab6ade080 .functor AND 1, L_0000015ab6a82dd0, L_0000015ab6a82470, C4<1>, C4<1>;
L_0000015ab6ade9b0 .functor OR 1, L_0000015ab6add520, L_0000015ab6ade080, C4<0>, C4<0>;
L_0000015ab6ade1d0 .functor XOR 1, L_0000015ab6a84130, L_0000015ab6a82dd0, C4<0>, C4<0>;
L_0000015ab6add6e0 .functor XOR 1, L_0000015ab6ade1d0, L_0000015ab6a82470, C4<0>, C4<0>;
v0000015ab6935a30_0 .net "Debe", 0 0, L_0000015ab6ade9b0;  1 drivers
v0000015ab6934a90_0 .net "Din", 0 0, L_0000015ab6a82470;  1 drivers
v0000015ab6934450_0 .net "Dout", 0 0, L_0000015ab6add6e0;  1 drivers
v0000015ab6935670_0 .net "Ri", 0 0, L_0000015ab6a82dd0;  1 drivers
v0000015ab6936110_0 .net "Si", 0 0, L_0000015ab6a84130;  1 drivers
v0000015ab6934770_0 .net *"_ivl_0", 0 0, L_0000015ab6adebe0;  1 drivers
v0000015ab69344f0_0 .net *"_ivl_10", 0 0, L_0000015ab6ade080;  1 drivers
v0000015ab6934b30_0 .net *"_ivl_14", 0 0, L_0000015ab6ade1d0;  1 drivers
v0000015ab6935710_0 .net *"_ivl_2", 0 0, L_0000015ab6adeb00;  1 drivers
v0000015ab69348b0_0 .net *"_ivl_4", 0 0, L_0000015ab6ade320;  1 drivers
v0000015ab69367f0_0 .net *"_ivl_6", 0 0, L_0000015ab6ade710;  1 drivers
v0000015ab6934630_0 .net *"_ivl_8", 0 0, L_0000015ab6add520;  1 drivers
S_0000015ab690f890 .scope generate, "genblk1[5]" "genblk1[5]" 5 28, 5 28 0, S_0000015ab6910e70;
 .timescale -9 -12;
P_0000015ab675e030 .param/l "i" 0 5 28, +C4<0101>;
S_0000015ab690fed0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000015ab690f890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6addad0 .functor NOT 1, L_0000015ab6a82e70, C4<0>, C4<0>, C4<0>;
L_0000015ab6adda60 .functor AND 1, L_0000015ab6addad0, L_0000015ab6a83a50, C4<1>, C4<1>;
L_0000015ab6adeb70 .functor NOT 1, L_0000015ab6a82e70, C4<0>, C4<0>, C4<0>;
L_0000015ab6add590 .functor AND 1, L_0000015ab6adeb70, L_0000015ab6a83af0, C4<1>, C4<1>;
L_0000015ab6ade010 .functor OR 1, L_0000015ab6adda60, L_0000015ab6add590, C4<0>, C4<0>;
L_0000015ab6add7c0 .functor AND 1, L_0000015ab6a83a50, L_0000015ab6a83af0, C4<1>, C4<1>;
L_0000015ab6ade240 .functor OR 1, L_0000015ab6ade010, L_0000015ab6add7c0, C4<0>, C4<0>;
L_0000015ab6addd70 .functor XOR 1, L_0000015ab6a82e70, L_0000015ab6a83a50, C4<0>, C4<0>;
L_0000015ab6ade7f0 .functor XOR 1, L_0000015ab6addd70, L_0000015ab6a83af0, C4<0>, C4<0>;
v0000015ab6936250_0 .net "Debe", 0 0, L_0000015ab6ade240;  1 drivers
v0000015ab69361b0_0 .net "Din", 0 0, L_0000015ab6a83af0;  1 drivers
v0000015ab69350d0_0 .net "Dout", 0 0, L_0000015ab6ade7f0;  1 drivers
v0000015ab6934810_0 .net "Ri", 0 0, L_0000015ab6a83a50;  1 drivers
v0000015ab6934950_0 .net "Si", 0 0, L_0000015ab6a82e70;  1 drivers
v0000015ab69349f0_0 .net *"_ivl_0", 0 0, L_0000015ab6addad0;  1 drivers
v0000015ab6936430_0 .net *"_ivl_10", 0 0, L_0000015ab6add7c0;  1 drivers
v0000015ab69355d0_0 .net *"_ivl_14", 0 0, L_0000015ab6addd70;  1 drivers
v0000015ab6935030_0 .net *"_ivl_2", 0 0, L_0000015ab6adda60;  1 drivers
v0000015ab6934db0_0 .net *"_ivl_4", 0 0, L_0000015ab6adeb70;  1 drivers
v0000015ab69364d0_0 .net *"_ivl_6", 0 0, L_0000015ab6add590;  1 drivers
v0000015ab6934ef0_0 .net *"_ivl_8", 0 0, L_0000015ab6ade010;  1 drivers
S_0000015ab6911320 .scope generate, "genblk1[6]" "genblk1[6]" 5 28, 5 28 0, S_0000015ab6910e70;
 .timescale -9 -12;
P_0000015ab675d8b0 .param/l "i" 0 5 28, +C4<0110>;
S_0000015ab6911fa0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000015ab6911320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6adec50 .functor NOT 1, L_0000015ab6a83b90, C4<0>, C4<0>, C4<0>;
L_0000015ab6addd00 .functor AND 1, L_0000015ab6adec50, L_0000015ab6a837d0, C4<1>, C4<1>;
L_0000015ab6ade4e0 .functor NOT 1, L_0000015ab6a83b90, C4<0>, C4<0>, C4<0>;
L_0000015ab6addde0 .functor AND 1, L_0000015ab6ade4e0, L_0000015ab6a83370, C4<1>, C4<1>;
L_0000015ab6add830 .functor OR 1, L_0000015ab6addd00, L_0000015ab6addde0, C4<0>, C4<0>;
L_0000015ab6add600 .functor AND 1, L_0000015ab6a837d0, L_0000015ab6a83370, C4<1>, C4<1>;
L_0000015ab6ade0f0 .functor OR 1, L_0000015ab6add830, L_0000015ab6add600, C4<0>, C4<0>;
L_0000015ab6add670 .functor XOR 1, L_0000015ab6a83b90, L_0000015ab6a837d0, C4<0>, C4<0>;
L_0000015ab6ade160 .functor XOR 1, L_0000015ab6add670, L_0000015ab6a83370, C4<0>, C4<0>;
v0000015ab6935cb0_0 .net "Debe", 0 0, L_0000015ab6ade0f0;  1 drivers
v0000015ab6934bd0_0 .net "Din", 0 0, L_0000015ab6a83370;  1 drivers
v0000015ab6934d10_0 .net "Dout", 0 0, L_0000015ab6ade160;  1 drivers
v0000015ab69357b0_0 .net "Ri", 0 0, L_0000015ab6a837d0;  1 drivers
v0000015ab6934f90_0 .net "Si", 0 0, L_0000015ab6a83b90;  1 drivers
v0000015ab6935350_0 .net *"_ivl_0", 0 0, L_0000015ab6adec50;  1 drivers
v0000015ab69362f0_0 .net *"_ivl_10", 0 0, L_0000015ab6add600;  1 drivers
v0000015ab6935d50_0 .net *"_ivl_14", 0 0, L_0000015ab6add670;  1 drivers
v0000015ab6936570_0 .net *"_ivl_2", 0 0, L_0000015ab6addd00;  1 drivers
v0000015ab6935170_0 .net *"_ivl_4", 0 0, L_0000015ab6ade4e0;  1 drivers
v0000015ab6935850_0 .net *"_ivl_6", 0 0, L_0000015ab6addde0;  1 drivers
v0000015ab6936610_0 .net *"_ivl_8", 0 0, L_0000015ab6add830;  1 drivers
S_0000015ab6912770 .scope generate, "genblk1[7]" "genblk1[7]" 5 28, 5 28 0, S_0000015ab6910e70;
 .timescale -9 -12;
P_0000015ab675d3f0 .param/l "i" 0 5 28, +C4<0111>;
S_0000015ab690f570 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000015ab6912770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6ade2b0 .functor NOT 1, L_0000015ab6a82650, C4<0>, C4<0>, C4<0>;
L_0000015ab6adea90 .functor AND 1, L_0000015ab6ade2b0, L_0000015ab6a841d0, C4<1>, C4<1>;
L_0000015ab6adecc0 .functor NOT 1, L_0000015ab6a82650, C4<0>, C4<0>, C4<0>;
L_0000015ab6ade390 .functor AND 1, L_0000015ab6adecc0, L_0000015ab6a82f10, C4<1>, C4<1>;
L_0000015ab6ade400 .functor OR 1, L_0000015ab6adea90, L_0000015ab6ade390, C4<0>, C4<0>;
L_0000015ab6ade550 .functor AND 1, L_0000015ab6a841d0, L_0000015ab6a82f10, C4<1>, C4<1>;
L_0000015ab6ade5c0 .functor OR 1, L_0000015ab6ade400, L_0000015ab6ade550, C4<0>, C4<0>;
L_0000015ab6ade630 .functor XOR 1, L_0000015ab6a82650, L_0000015ab6a841d0, C4<0>, C4<0>;
L_0000015ab6ade780 .functor XOR 1, L_0000015ab6ade630, L_0000015ab6a82f10, C4<0>, C4<0>;
v0000015ab69366b0_0 .net "Debe", 0 0, L_0000015ab6ade5c0;  1 drivers
v0000015ab69358f0_0 .net "Din", 0 0, L_0000015ab6a82f10;  1 drivers
v0000015ab6936750_0 .net "Dout", 0 0, L_0000015ab6ade780;  1 drivers
v0000015ab6935210_0 .net "Ri", 0 0, L_0000015ab6a841d0;  1 drivers
v0000015ab69352b0_0 .net "Si", 0 0, L_0000015ab6a82650;  1 drivers
v0000015ab69353f0_0 .net *"_ivl_0", 0 0, L_0000015ab6ade2b0;  1 drivers
v0000015ab6935530_0 .net *"_ivl_10", 0 0, L_0000015ab6ade550;  1 drivers
v0000015ab6935ad0_0 .net *"_ivl_14", 0 0, L_0000015ab6ade630;  1 drivers
v0000015ab6935b70_0 .net *"_ivl_2", 0 0, L_0000015ab6adea90;  1 drivers
v0000015ab6936890_0 .net *"_ivl_4", 0 0, L_0000015ab6adecc0;  1 drivers
v0000015ab6938b90_0 .net *"_ivl_6", 0 0, L_0000015ab6ade390;  1 drivers
v0000015ab6936930_0 .net *"_ivl_8", 0 0, L_0000015ab6ade400;  1 drivers
S_0000015ab69114b0 .scope module, "sm" "SumMantisa" 5 299, 5 81 0, S_0000015ab6908f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "S";
    .port_info 1 /INPUT 24 "R";
    .port_info 2 /INPUT 1 "guard_S";
    .port_info 3 /INPUT 1 "guard_R";
    .port_info 4 /INPUT 8 "ExpIn";
    .port_info 5 /OUTPUT 8 "ExpOut";
    .port_info 6 /OUTPUT 23 "F";
    .port_info 7 /INPUT 1 "sticky_for_round";
P_0000015ab690af10 .param/l "BS" 0 5 81, +C4<00000000000000000000000000011111>;
P_0000015ab690af48 .param/l "EBS" 0 5 81, +C4<00000000000000000000000000000111>;
P_0000015ab690af80 .param/l "MBS" 0 5 81, +C4<00000000000000000000000000010110>;
L_0000015ab6a9bc60 .functor BUFZ 23, L_0000015ab6a7df10, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_0000015ab6a9b5d0 .functor BUFZ 8, L_0000015ab6a7d470, C4<00000000>, C4<00000000>, C4<00000000>;
v0000015ab69235b0_0 .net "A", 24 0, L_0000015ab6a7ab30;  1 drivers
v0000015ab6924ff0_0 .net "B", 24 0, L_0000015ab6a7b670;  1 drivers
v0000015ab69236f0_0 .net "C", 25 0, L_0000015ab6a7bb70;  1 drivers
v0000015ab69245f0_0 .net "ExpIn", 7 0, L_0000015ab6a79a50;  alias, 1 drivers
v0000015ab6922e30_0 .net "ExpOut", 7 0, L_0000015ab6a9b5d0;  alias, 1 drivers
v0000015ab6923c90_0 .net "F", 22 0, L_0000015ab6a9bc60;  alias, 1 drivers
v0000015ab6924410_0 .net "R", 23 0, L_0000015ab6a7a1d0;  alias, 1 drivers
v0000015ab6924190_0 .net "S", 23 0, L_0000015ab6a79cd0;  alias, 1 drivers
L_0000015ab69cf420 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015ab6924730_0 .net/2u *"_ivl_183", 0 0, L_0000015ab69cf420;  1 drivers
v0000015ab69242d0_0 .net *"_ivl_188", 22 0, L_0000015ab6a7b7b0;  1 drivers
v0000015ab6924230_0 .net *"_ivl_190", 0 0, L_0000015ab6a7c610;  1 drivers
v0000015ab69240f0_0 .net *"_ivl_192", 0 0, L_0000015ab6a7b350;  1 drivers
L_0000015ab69cf468 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000015ab6923ab0_0 .net/2u *"_ivl_193", 1 0, L_0000015ab69cf468;  1 drivers
v0000015ab6924370_0 .net *"_ivl_195", 27 0, L_0000015ab6a7c6b0;  1 drivers
v0000015ab6923650_0 .net *"_ivl_197", 30 0, L_0000015ab6a7bf30;  1 drivers
L_0000015ab69cf4b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000015ab69247d0_0 .net *"_ivl_200", 2 0, L_0000015ab69cf4b0;  1 drivers
v0000015ab6923790_0 .net *"_ivl_202", 22 0, L_0000015ab6a7b3f0;  1 drivers
v0000015ab6924870_0 .net *"_ivl_204", 0 0, L_0000015ab6a7bfd0;  1 drivers
L_0000015ab69cf4f8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000015ab6923830_0 .net/2u *"_ivl_205", 2 0, L_0000015ab69cf4f8;  1 drivers
v0000015ab6924b90_0 .net *"_ivl_207", 27 0, L_0000015ab6a7a9f0;  1 drivers
v0000015ab6923dd0_0 .net *"_ivl_209", 30 0, L_0000015ab6a7b490;  1 drivers
L_0000015ab69cf540 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000015ab6924cd0_0 .net *"_ivl_212", 2 0, L_0000015ab69cf540;  1 drivers
L_0000015ab69cf588 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000015ab69233d0_0 .net/2u *"_ivl_215", 7 0, L_0000015ab69cf588;  1 drivers
v0000015ab6922b10_0 .net *"_ivl_217", 7 0, L_0000015ab6a7aa90;  1 drivers
v0000015ab6922ed0_0 .net "carry", 0 0, L_0000015ab6a7abd0;  1 drivers
v0000015ab6924d70_0 .net "exp_for_round", 7 0, L_0000015ab6a7b530;  1 drivers
v0000015ab6922930_0 .net "exp_rounded", 7 0, L_0000015ab6a7d470;  1 drivers
v0000015ab6923e70_0 .net "frac_rounded", 22 0, L_0000015ab6a7df10;  1 drivers
v0000015ab6922f70_0 .net "guard_R", 0 0, L_0000015ab6a78b50;  alias, 1 drivers
v0000015ab6923bf0_0 .net "guard_S", 0 0, L_0000015ab6a7a630;  alias, 1 drivers
v0000015ab6924eb0_0 .net "ms_for_round", 30 0, L_0000015ab6a7c750;  1 drivers
v0000015ab6923010_0 .net "sticky_for_round", 0 0, L_0000015ab6a95600;  alias, 1 drivers
v0000015ab6923290_0 .net "sum_bits", 24 0, L_0000015ab6a7be90;  1 drivers
L_0000015ab6a78510 .part L_0000015ab6a7ab30, 0, 1;
L_0000015ab6a78f10 .part L_0000015ab6a7b670, 0, 1;
L_0000015ab6a79410 .part L_0000015ab6a7bb70, 0, 1;
L_0000015ab6a7a590 .part L_0000015ab6a7ab30, 1, 1;
L_0000015ab6a78830 .part L_0000015ab6a7b670, 1, 1;
L_0000015ab6a79e10 .part L_0000015ab6a7bb70, 1, 1;
L_0000015ab6a7a770 .part L_0000015ab6a7ab30, 2, 1;
L_0000015ab6a795f0 .part L_0000015ab6a7b670, 2, 1;
L_0000015ab6a7a810 .part L_0000015ab6a7bb70, 2, 1;
L_0000015ab6a7a090 .part L_0000015ab6a7ab30, 3, 1;
L_0000015ab6a7a8b0 .part L_0000015ab6a7b670, 3, 1;
L_0000015ab6a794b0 .part L_0000015ab6a7bb70, 3, 1;
L_0000015ab6a7a310 .part L_0000015ab6a7ab30, 4, 1;
L_0000015ab6a79550 .part L_0000015ab6a7b670, 4, 1;
L_0000015ab6a79730 .part L_0000015ab6a7bb70, 4, 1;
L_0000015ab6a797d0 .part L_0000015ab6a7ab30, 5, 1;
L_0000015ab6a78fb0 .part L_0000015ab6a7b670, 5, 1;
L_0000015ab6a79870 .part L_0000015ab6a7bb70, 5, 1;
L_0000015ab6a799b0 .part L_0000015ab6a7ab30, 6, 1;
L_0000015ab6a79b90 .part L_0000015ab6a7b670, 6, 1;
L_0000015ab6a78150 .part L_0000015ab6a7bb70, 6, 1;
L_0000015ab6a79af0 .part L_0000015ab6a7ab30, 7, 1;
L_0000015ab6a79d70 .part L_0000015ab6a7b670, 7, 1;
L_0000015ab6a788d0 .part L_0000015ab6a7bb70, 7, 1;
L_0000015ab6a785b0 .part L_0000015ab6a7ab30, 8, 1;
L_0000015ab6a781f0 .part L_0000015ab6a7b670, 8, 1;
L_0000015ab6a786f0 .part L_0000015ab6a7bb70, 8, 1;
L_0000015ab6a79eb0 .part L_0000015ab6a7ab30, 9, 1;
L_0000015ab6a7a270 .part L_0000015ab6a7b670, 9, 1;
L_0000015ab6a78970 .part L_0000015ab6a7bb70, 9, 1;
L_0000015ab6a78a10 .part L_0000015ab6a7ab30, 10, 1;
L_0000015ab6a78ab0 .part L_0000015ab6a7b670, 10, 1;
L_0000015ab6a7cc50 .part L_0000015ab6a7bb70, 10, 1;
L_0000015ab6a7ca70 .part L_0000015ab6a7ab30, 11, 1;
L_0000015ab6a7ad10 .part L_0000015ab6a7b670, 11, 1;
L_0000015ab6a7bdf0 .part L_0000015ab6a7bb70, 11, 1;
L_0000015ab6a7bd50 .part L_0000015ab6a7ab30, 12, 1;
L_0000015ab6a7b5d0 .part L_0000015ab6a7b670, 12, 1;
L_0000015ab6a7c570 .part L_0000015ab6a7bb70, 12, 1;
L_0000015ab6a7ce30 .part L_0000015ab6a7ab30, 13, 1;
L_0000015ab6a7c1b0 .part L_0000015ab6a7b670, 13, 1;
L_0000015ab6a7c890 .part L_0000015ab6a7bb70, 13, 1;
L_0000015ab6a7aef0 .part L_0000015ab6a7ab30, 14, 1;
L_0000015ab6a7c430 .part L_0000015ab6a7b670, 14, 1;
L_0000015ab6a7b030 .part L_0000015ab6a7bb70, 14, 1;
L_0000015ab6a7ccf0 .part L_0000015ab6a7ab30, 15, 1;
L_0000015ab6a7d010 .part L_0000015ab6a7b670, 15, 1;
L_0000015ab6a7b8f0 .part L_0000015ab6a7bb70, 15, 1;
L_0000015ab6a7cbb0 .part L_0000015ab6a7ab30, 16, 1;
L_0000015ab6a7adb0 .part L_0000015ab6a7b670, 16, 1;
L_0000015ab6a7cd90 .part L_0000015ab6a7bb70, 16, 1;
L_0000015ab6a7af90 .part L_0000015ab6a7ab30, 17, 1;
L_0000015ab6a7c930 .part L_0000015ab6a7b670, 17, 1;
L_0000015ab6a7c070 .part L_0000015ab6a7bb70, 17, 1;
L_0000015ab6a7b2b0 .part L_0000015ab6a7ab30, 18, 1;
L_0000015ab6a7c250 .part L_0000015ab6a7b670, 18, 1;
L_0000015ab6a7b990 .part L_0000015ab6a7bb70, 18, 1;
L_0000015ab6a7bc10 .part L_0000015ab6a7ab30, 19, 1;
L_0000015ab6a7b710 .part L_0000015ab6a7b670, 19, 1;
L_0000015ab6a7b0d0 .part L_0000015ab6a7bb70, 19, 1;
L_0000015ab6a7bcb0 .part L_0000015ab6a7ab30, 20, 1;
L_0000015ab6a7c110 .part L_0000015ab6a7b670, 20, 1;
L_0000015ab6a7c9d0 .part L_0000015ab6a7bb70, 20, 1;
L_0000015ab6a7ced0 .part L_0000015ab6a7ab30, 21, 1;
L_0000015ab6a7c2f0 .part L_0000015ab6a7b670, 21, 1;
L_0000015ab6a7c390 .part L_0000015ab6a7bb70, 21, 1;
L_0000015ab6a7ae50 .part L_0000015ab6a7ab30, 22, 1;
L_0000015ab6a7cb10 .part L_0000015ab6a7b670, 22, 1;
L_0000015ab6a7b170 .part L_0000015ab6a7bb70, 22, 1;
L_0000015ab6a7c7f0 .part L_0000015ab6a7ab30, 23, 1;
L_0000015ab6a7c4d0 .part L_0000015ab6a7b670, 23, 1;
L_0000015ab6a7cf70 .part L_0000015ab6a7bb70, 23, 1;
L_0000015ab6a7b210 .part L_0000015ab6a7ab30, 24, 1;
L_0000015ab6a7d0b0 .part L_0000015ab6a7b670, 24, 1;
L_0000015ab6a7a950 .part L_0000015ab6a7bb70, 24, 1;
LS_0000015ab6a7be90_0_0 .concat8 [ 1 1 1 1], L_0000015ab6a95280, L_0000015ab6a96320, L_0000015ab6a957c0, L_0000015ab6a95360;
LS_0000015ab6a7be90_0_4 .concat8 [ 1 1 1 1], L_0000015ab6a983f0, L_0000015ab6a988c0, L_0000015ab6a98770, L_0000015ab6a97350;
LS_0000015ab6a7be90_0_8 .concat8 [ 1 1 1 1], L_0000015ab6a98930, L_0000015ab6a97eb0, L_0000015ab6a97970, L_0000015ab6a97c80;
LS_0000015ab6a7be90_0_12 .concat8 [ 1 1 1 1], L_0000015ab6a98690, L_0000015ab6a99260, L_0000015ab6a98bd0, L_0000015ab6a98c40;
LS_0000015ab6a7be90_0_16 .concat8 [ 1 1 1 1], L_0000015ab6a99d50, L_0000015ab6a98cb0, L_0000015ab6a9a4c0, L_0000015ab6a9a370;
LS_0000015ab6a7be90_0_20 .concat8 [ 1 1 1 1], L_0000015ab6a98f50, L_0000015ab6a99a40, L_0000015ab6a9ac30, L_0000015ab6a9ba30;
LS_0000015ab6a7be90_0_24 .concat8 [ 1 0 0 0], L_0000015ab6a9b100;
LS_0000015ab6a7be90_1_0 .concat8 [ 4 4 4 4], LS_0000015ab6a7be90_0_0, LS_0000015ab6a7be90_0_4, LS_0000015ab6a7be90_0_8, LS_0000015ab6a7be90_0_12;
LS_0000015ab6a7be90_1_4 .concat8 [ 4 4 1 0], LS_0000015ab6a7be90_0_16, LS_0000015ab6a7be90_0_20, LS_0000015ab6a7be90_0_24;
L_0000015ab6a7be90 .concat8 [ 16 9 0 0], LS_0000015ab6a7be90_1_0, LS_0000015ab6a7be90_1_4;
L_0000015ab6a7ab30 .concat [ 1 24 0 0], L_0000015ab6a7a630, L_0000015ab6a79cd0;
L_0000015ab6a7b670 .concat [ 1 24 0 0], L_0000015ab6a78b50, L_0000015ab6a7a1d0;
LS_0000015ab6a7bb70_0_0 .concat8 [ 1 1 1 1], L_0000015ab69cf420, L_0000015ab6a95520, L_0000015ab6a95fa0, L_0000015ab6a964e0;
LS_0000015ab6a7bb70_0_4 .concat8 [ 1 1 1 1], L_0000015ab6a96d30, L_0000015ab6a96fd0, L_0000015ab6a98700, L_0000015ab6a98460;
LS_0000015ab6a7bb70_0_8 .concat8 [ 1 1 1 1], L_0000015ab6a97d60, L_0000015ab6a98540, L_0000015ab6a97510, L_0000015ab6a984d0;
LS_0000015ab6a7bb70_0_12 .concat8 [ 1 1 1 1], L_0000015ab6a97ac0, L_0000015ab6a98620, L_0000015ab6a99500, L_0000015ab6a99c70;
LS_0000015ab6a7bb70_0_16 .concat8 [ 1 1 1 1], L_0000015ab6a99340, L_0000015ab6a99ea0, L_0000015ab6a998f0, L_0000015ab6a99ab0;
LS_0000015ab6a7bb70_0_20 .concat8 [ 1 1 1 1], L_0000015ab6a98af0, L_0000015ab6a99110, L_0000015ab6a99dc0, L_0000015ab6a9bfe0;
LS_0000015ab6a7bb70_0_24 .concat8 [ 1 1 0 0], L_0000015ab6a9baa0, L_0000015ab6a9bb80;
LS_0000015ab6a7bb70_1_0 .concat8 [ 4 4 4 4], LS_0000015ab6a7bb70_0_0, LS_0000015ab6a7bb70_0_4, LS_0000015ab6a7bb70_0_8, LS_0000015ab6a7bb70_0_12;
LS_0000015ab6a7bb70_1_4 .concat8 [ 4 4 2 0], LS_0000015ab6a7bb70_0_16, LS_0000015ab6a7bb70_0_20, LS_0000015ab6a7bb70_0_24;
L_0000015ab6a7bb70 .concat8 [ 16 10 0 0], LS_0000015ab6a7bb70_1_0, LS_0000015ab6a7bb70_1_4;
L_0000015ab6a7abd0 .part L_0000015ab6a7bb70, 25, 1;
L_0000015ab6a7b7b0 .part L_0000015ab6a7be90, 2, 23;
L_0000015ab6a7c610 .part L_0000015ab6a7be90, 1, 1;
L_0000015ab6a7b350 .part L_0000015ab6a7be90, 0, 1;
LS_0000015ab6a7c6b0_0_0 .concat [ 1 2 1 1], L_0000015ab6a95600, L_0000015ab69cf468, L_0000015ab6a7b350, L_0000015ab6a7c610;
LS_0000015ab6a7c6b0_0_4 .concat [ 23 0 0 0], L_0000015ab6a7b7b0;
L_0000015ab6a7c6b0 .concat [ 5 23 0 0], LS_0000015ab6a7c6b0_0_0, LS_0000015ab6a7c6b0_0_4;
L_0000015ab6a7bf30 .concat [ 28 3 0 0], L_0000015ab6a7c6b0, L_0000015ab69cf4b0;
L_0000015ab6a7b3f0 .part L_0000015ab6a7be90, 1, 23;
L_0000015ab6a7bfd0 .part L_0000015ab6a7be90, 0, 1;
L_0000015ab6a7a9f0 .concat [ 1 3 1 23], L_0000015ab6a95600, L_0000015ab69cf4f8, L_0000015ab6a7bfd0, L_0000015ab6a7b3f0;
L_0000015ab6a7b490 .concat [ 28 3 0 0], L_0000015ab6a7a9f0, L_0000015ab69cf540;
L_0000015ab6a7c750 .functor MUXZ 31, L_0000015ab6a7b490, L_0000015ab6a7bf30, L_0000015ab6a7abd0, C4<>;
L_0000015ab6a7aa90 .arith/sum 8, L_0000015ab6a79a50, L_0000015ab69cf588;
L_0000015ab6a7b530 .functor MUXZ 8, L_0000015ab6a79a50, L_0000015ab6a7aa90, L_0000015ab6a7abd0, C4<>;
L_0000015ab6a7d6f0 .part L_0000015ab6a7c750, 0, 28;
S_0000015ab6912450 .scope generate, "genblk1[0]" "genblk1[0]" 5 102, 5 102 0, S_0000015ab69114b0;
 .timescale -9 -12;
P_0000015ab6759eb0 .param/l "i" 0 5 102, +C4<00>;
S_0000015ab6912130 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000015ab6912450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a954b0 .functor AND 1, L_0000015ab6a78510, L_0000015ab6a78f10, C4<1>, C4<1>;
L_0000015ab6a96940 .functor AND 1, L_0000015ab6a78f10, L_0000015ab6a79410, C4<1>, C4<1>;
L_0000015ab6a95d00 .functor OR 1, L_0000015ab6a954b0, L_0000015ab6a96940, C4<0>, C4<0>;
L_0000015ab6a95ec0 .functor AND 1, L_0000015ab6a78510, L_0000015ab6a79410, C4<1>, C4<1>;
L_0000015ab6a95520 .functor OR 1, L_0000015ab6a95d00, L_0000015ab6a95ec0, C4<0>, C4<0>;
L_0000015ab6a95750 .functor XOR 1, L_0000015ab6a78510, L_0000015ab6a78f10, C4<0>, C4<0>;
L_0000015ab6a95280 .functor XOR 1, L_0000015ab6a95750, L_0000015ab6a79410, C4<0>, C4<0>;
v0000015ab6937790_0 .net "Debe", 0 0, L_0000015ab6a95520;  1 drivers
v0000015ab6936c50_0 .net "Din", 0 0, L_0000015ab6a79410;  1 drivers
v0000015ab6938d70_0 .net "Dout", 0 0, L_0000015ab6a95280;  1 drivers
v0000015ab6938370_0 .net "Ri", 0 0, L_0000015ab6a78f10;  1 drivers
v0000015ab6938e10_0 .net "Si", 0 0, L_0000015ab6a78510;  1 drivers
v0000015ab6937290_0 .net *"_ivl_0", 0 0, L_0000015ab6a954b0;  1 drivers
v0000015ab69373d0_0 .net *"_ivl_10", 0 0, L_0000015ab6a95750;  1 drivers
v0000015ab6938f50_0 .net *"_ivl_2", 0 0, L_0000015ab6a96940;  1 drivers
v0000015ab6938ff0_0 .net *"_ivl_4", 0 0, L_0000015ab6a95d00;  1 drivers
v0000015ab6939090_0 .net *"_ivl_6", 0 0, L_0000015ab6a95ec0;  1 drivers
S_0000015ab6911960 .scope generate, "genblk1[1]" "genblk1[1]" 5 102, 5 102 0, S_0000015ab69114b0;
 .timescale -9 -12;
P_0000015ab675d8f0 .param/l "i" 0 5 102, +C4<01>;
S_0000015ab69106a0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000015ab6911960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a969b0 .functor AND 1, L_0000015ab6a7a590, L_0000015ab6a78830, C4<1>, C4<1>;
L_0000015ab6a96080 .functor AND 1, L_0000015ab6a78830, L_0000015ab6a79e10, C4<1>, C4<1>;
L_0000015ab6a96da0 .functor OR 1, L_0000015ab6a969b0, L_0000015ab6a96080, C4<0>, C4<0>;
L_0000015ab6a95f30 .functor AND 1, L_0000015ab6a7a590, L_0000015ab6a79e10, C4<1>, C4<1>;
L_0000015ab6a95fa0 .functor OR 1, L_0000015ab6a96da0, L_0000015ab6a95f30, C4<0>, C4<0>;
L_0000015ab6a961d0 .functor XOR 1, L_0000015ab6a7a590, L_0000015ab6a78830, C4<0>, C4<0>;
L_0000015ab6a96320 .functor XOR 1, L_0000015ab6a961d0, L_0000015ab6a79e10, C4<0>, C4<0>;
v0000015ab6937470_0 .net "Debe", 0 0, L_0000015ab6a95fa0;  1 drivers
v0000015ab6937510_0 .net "Din", 0 0, L_0000015ab6a79e10;  1 drivers
v0000015ab693b250_0 .net "Dout", 0 0, L_0000015ab6a96320;  1 drivers
v0000015ab693a670_0 .net "Ri", 0 0, L_0000015ab6a78830;  1 drivers
v0000015ab6939a90_0 .net "Si", 0 0, L_0000015ab6a7a590;  1 drivers
v0000015ab6939270_0 .net *"_ivl_0", 0 0, L_0000015ab6a969b0;  1 drivers
v0000015ab693a710_0 .net *"_ivl_10", 0 0, L_0000015ab6a961d0;  1 drivers
v0000015ab6939630_0 .net *"_ivl_2", 0 0, L_0000015ab6a96080;  1 drivers
v0000015ab693a7b0_0 .net *"_ivl_4", 0 0, L_0000015ab6a96da0;  1 drivers
v0000015ab693a030_0 .net *"_ivl_6", 0 0, L_0000015ab6a95f30;  1 drivers
S_0000015ab6911640 .scope generate, "genblk1[2]" "genblk1[2]" 5 102, 5 102 0, S_0000015ab69114b0;
 .timescale -9 -12;
P_0000015ab675d1b0 .param/l "i" 0 5 102, +C4<010>;
S_0000015ab6912c20 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000015ab6911640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a96be0 .functor AND 1, L_0000015ab6a7a770, L_0000015ab6a795f0, C4<1>, C4<1>;
L_0000015ab6a96470 .functor AND 1, L_0000015ab6a795f0, L_0000015ab6a7a810, C4<1>, C4<1>;
L_0000015ab6a96400 .functor OR 1, L_0000015ab6a96be0, L_0000015ab6a96470, C4<0>, C4<0>;
L_0000015ab6a962b0 .functor AND 1, L_0000015ab6a7a770, L_0000015ab6a7a810, C4<1>, C4<1>;
L_0000015ab6a964e0 .functor OR 1, L_0000015ab6a96400, L_0000015ab6a962b0, C4<0>, C4<0>;
L_0000015ab6a96550 .functor XOR 1, L_0000015ab6a7a770, L_0000015ab6a795f0, C4<0>, C4<0>;
L_0000015ab6a957c0 .functor XOR 1, L_0000015ab6a96550, L_0000015ab6a7a810, C4<0>, C4<0>;
v0000015ab693a210_0 .net "Debe", 0 0, L_0000015ab6a964e0;  1 drivers
v0000015ab6939b30_0 .net "Din", 0 0, L_0000015ab6a7a810;  1 drivers
v0000015ab6939770_0 .net "Dout", 0 0, L_0000015ab6a957c0;  1 drivers
v0000015ab6939810_0 .net "Ri", 0 0, L_0000015ab6a795f0;  1 drivers
v0000015ab693ab70_0 .net "Si", 0 0, L_0000015ab6a7a770;  1 drivers
v0000015ab693a5d0_0 .net *"_ivl_0", 0 0, L_0000015ab6a96be0;  1 drivers
v0000015ab693afd0_0 .net *"_ivl_10", 0 0, L_0000015ab6a96550;  1 drivers
v0000015ab693aa30_0 .net *"_ivl_2", 0 0, L_0000015ab6a96470;  1 drivers
v0000015ab693b110_0 .net *"_ivl_4", 0 0, L_0000015ab6a96400;  1 drivers
v0000015ab6939130_0 .net *"_ivl_6", 0 0, L_0000015ab6a962b0;  1 drivers
S_0000015ab6911af0 .scope generate, "genblk1[3]" "genblk1[3]" 5 102, 5 102 0, S_0000015ab69114b0;
 .timescale -9 -12;
P_0000015ab675d970 .param/l "i" 0 5 102, +C4<011>;
S_0000015ab6912900 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000015ab6911af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a96630 .functor AND 1, L_0000015ab6a7a090, L_0000015ab6a7a8b0, C4<1>, C4<1>;
L_0000015ab6a966a0 .functor AND 1, L_0000015ab6a7a8b0, L_0000015ab6a794b0, C4<1>, C4<1>;
L_0000015ab6a952f0 .functor OR 1, L_0000015ab6a96630, L_0000015ab6a966a0, C4<0>, C4<0>;
L_0000015ab6a96c50 .functor AND 1, L_0000015ab6a7a090, L_0000015ab6a794b0, C4<1>, C4<1>;
L_0000015ab6a96d30 .functor OR 1, L_0000015ab6a952f0, L_0000015ab6a96c50, C4<0>, C4<0>;
L_0000015ab6a96e10 .functor XOR 1, L_0000015ab6a7a090, L_0000015ab6a7a8b0, C4<0>, C4<0>;
L_0000015ab6a95360 .functor XOR 1, L_0000015ab6a96e10, L_0000015ab6a794b0, C4<0>, C4<0>;
v0000015ab693af30_0 .net "Debe", 0 0, L_0000015ab6a96d30;  1 drivers
v0000015ab693b070_0 .net "Din", 0 0, L_0000015ab6a794b0;  1 drivers
v0000015ab693b2f0_0 .net "Dout", 0 0, L_0000015ab6a95360;  1 drivers
v0000015ab693a350_0 .net "Ri", 0 0, L_0000015ab6a7a8b0;  1 drivers
v0000015ab693b390_0 .net "Si", 0 0, L_0000015ab6a7a090;  1 drivers
v0000015ab693ae90_0 .net *"_ivl_0", 0 0, L_0000015ab6a96630;  1 drivers
v0000015ab693adf0_0 .net *"_ivl_10", 0 0, L_0000015ab6a96e10;  1 drivers
v0000015ab69391d0_0 .net *"_ivl_2", 0 0, L_0000015ab6a966a0;  1 drivers
v0000015ab693b1b0_0 .net *"_ivl_4", 0 0, L_0000015ab6a952f0;  1 drivers
v0000015ab6939310_0 .net *"_ivl_6", 0 0, L_0000015ab6a96c50;  1 drivers
S_0000015ab6912a90 .scope generate, "genblk1[4]" "genblk1[4]" 5 102, 5 102 0, S_0000015ab69114b0;
 .timescale -9 -12;
P_0000015ab675d330 .param/l "i" 0 5 102, +C4<0100>;
S_0000015ab6912db0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000015ab6912a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a97270 .functor AND 1, L_0000015ab6a7a310, L_0000015ab6a79550, C4<1>, C4<1>;
L_0000015ab6a980e0 .functor AND 1, L_0000015ab6a79550, L_0000015ab6a79730, C4<1>, C4<1>;
L_0000015ab6a98150 .functor OR 1, L_0000015ab6a97270, L_0000015ab6a980e0, C4<0>, C4<0>;
L_0000015ab6a98850 .functor AND 1, L_0000015ab6a7a310, L_0000015ab6a79730, C4<1>, C4<1>;
L_0000015ab6a96fd0 .functor OR 1, L_0000015ab6a98150, L_0000015ab6a98850, C4<0>, C4<0>;
L_0000015ab6a97b30 .functor XOR 1, L_0000015ab6a7a310, L_0000015ab6a79550, C4<0>, C4<0>;
L_0000015ab6a983f0 .functor XOR 1, L_0000015ab6a97b30, L_0000015ab6a79730, C4<0>, C4<0>;
v0000015ab693a850_0 .net "Debe", 0 0, L_0000015ab6a96fd0;  1 drivers
v0000015ab693b430_0 .net "Din", 0 0, L_0000015ab6a79730;  1 drivers
v0000015ab693a3f0_0 .net "Dout", 0 0, L_0000015ab6a983f0;  1 drivers
v0000015ab693a8f0_0 .net "Ri", 0 0, L_0000015ab6a79550;  1 drivers
v0000015ab693a530_0 .net "Si", 0 0, L_0000015ab6a7a310;  1 drivers
v0000015ab69394f0_0 .net *"_ivl_0", 0 0, L_0000015ab6a97270;  1 drivers
v0000015ab693b4d0_0 .net *"_ivl_10", 0 0, L_0000015ab6a97b30;  1 drivers
v0000015ab693a490_0 .net *"_ivl_2", 0 0, L_0000015ab6a980e0;  1 drivers
v0000015ab693b570_0 .net *"_ivl_4", 0 0, L_0000015ab6a98150;  1 drivers
v0000015ab693a990_0 .net *"_ivl_6", 0 0, L_0000015ab6a98850;  1 drivers
S_0000015ab6911c80 .scope generate, "genblk1[5]" "genblk1[5]" 5 102, 5 102 0, S_0000015ab69114b0;
 .timescale -9 -12;
P_0000015ab675d370 .param/l "i" 0 5 102, +C4<0101>;
S_0000015ab69122c0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000015ab6911c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a97430 .functor AND 1, L_0000015ab6a797d0, L_0000015ab6a78fb0, C4<1>, C4<1>;
L_0000015ab6a98230 .functor AND 1, L_0000015ab6a78fb0, L_0000015ab6a79870, C4<1>, C4<1>;
L_0000015ab6a97120 .functor OR 1, L_0000015ab6a97430, L_0000015ab6a98230, C4<0>, C4<0>;
L_0000015ab6a97ba0 .functor AND 1, L_0000015ab6a797d0, L_0000015ab6a79870, C4<1>, C4<1>;
L_0000015ab6a98700 .functor OR 1, L_0000015ab6a97120, L_0000015ab6a97ba0, C4<0>, C4<0>;
L_0000015ab6a97580 .functor XOR 1, L_0000015ab6a797d0, L_0000015ab6a78fb0, C4<0>, C4<0>;
L_0000015ab6a988c0 .functor XOR 1, L_0000015ab6a97580, L_0000015ab6a79870, C4<0>, C4<0>;
v0000015ab693b750_0 .net "Debe", 0 0, L_0000015ab6a98700;  1 drivers
v0000015ab693aad0_0 .net "Din", 0 0, L_0000015ab6a79870;  1 drivers
v0000015ab693ac10_0 .net "Dout", 0 0, L_0000015ab6a988c0;  1 drivers
v0000015ab693a0d0_0 .net "Ri", 0 0, L_0000015ab6a78fb0;  1 drivers
v0000015ab69393b0_0 .net "Si", 0 0, L_0000015ab6a797d0;  1 drivers
v0000015ab6939ef0_0 .net *"_ivl_0", 0 0, L_0000015ab6a97430;  1 drivers
v0000015ab693b610_0 .net *"_ivl_10", 0 0, L_0000015ab6a97580;  1 drivers
v0000015ab693acb0_0 .net *"_ivl_2", 0 0, L_0000015ab6a98230;  1 drivers
v0000015ab693ad50_0 .net *"_ivl_4", 0 0, L_0000015ab6a97120;  1 drivers
v0000015ab6939f90_0 .net *"_ivl_6", 0 0, L_0000015ab6a97ba0;  1 drivers
S_0000015ab690f0c0 .scope generate, "genblk1[6]" "genblk1[6]" 5 102, 5 102 0, S_0000015ab69114b0;
 .timescale -9 -12;
P_0000015ab675d470 .param/l "i" 0 5 102, +C4<0110>;
S_0000015ab6910380 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000015ab690f0c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a981c0 .functor AND 1, L_0000015ab6a799b0, L_0000015ab6a79b90, C4<1>, C4<1>;
L_0000015ab6a982a0 .functor AND 1, L_0000015ab6a79b90, L_0000015ab6a78150, C4<1>, C4<1>;
L_0000015ab6a97820 .functor OR 1, L_0000015ab6a981c0, L_0000015ab6a982a0, C4<0>, C4<0>;
L_0000015ab6a97f20 .functor AND 1, L_0000015ab6a799b0, L_0000015ab6a78150, C4<1>, C4<1>;
L_0000015ab6a98460 .functor OR 1, L_0000015ab6a97820, L_0000015ab6a97f20, C4<0>, C4<0>;
L_0000015ab6a96e80 .functor XOR 1, L_0000015ab6a799b0, L_0000015ab6a79b90, C4<0>, C4<0>;
L_0000015ab6a98770 .functor XOR 1, L_0000015ab6a96e80, L_0000015ab6a78150, C4<0>, C4<0>;
v0000015ab6939450_0 .net "Debe", 0 0, L_0000015ab6a98460;  1 drivers
v0000015ab6939590_0 .net "Din", 0 0, L_0000015ab6a78150;  1 drivers
v0000015ab6939d10_0 .net "Dout", 0 0, L_0000015ab6a98770;  1 drivers
v0000015ab6939950_0 .net "Ri", 0 0, L_0000015ab6a79b90;  1 drivers
v0000015ab69399f0_0 .net "Si", 0 0, L_0000015ab6a799b0;  1 drivers
v0000015ab69396d0_0 .net *"_ivl_0", 0 0, L_0000015ab6a981c0;  1 drivers
v0000015ab69398b0_0 .net *"_ivl_10", 0 0, L_0000015ab6a96e80;  1 drivers
v0000015ab6939bd0_0 .net *"_ivl_2", 0 0, L_0000015ab6a982a0;  1 drivers
v0000015ab693b6b0_0 .net *"_ivl_4", 0 0, L_0000015ab6a97820;  1 drivers
v0000015ab693b7f0_0 .net *"_ivl_6", 0 0, L_0000015ab6a97f20;  1 drivers
S_0000015ab690f700 .scope generate, "genblk1[7]" "genblk1[7]" 5 102, 5 102 0, S_0000015ab69114b0;
 .timescale -9 -12;
P_0000015ab675d4b0 .param/l "i" 0 5 102, +C4<0111>;
S_0000015ab690f250 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000015ab690f700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a96ef0 .functor AND 1, L_0000015ab6a79af0, L_0000015ab6a79d70, C4<1>, C4<1>;
L_0000015ab6a97190 .functor AND 1, L_0000015ab6a79d70, L_0000015ab6a788d0, C4<1>, C4<1>;
L_0000015ab6a97200 .functor OR 1, L_0000015ab6a96ef0, L_0000015ab6a97190, C4<0>, C4<0>;
L_0000015ab6a972e0 .functor AND 1, L_0000015ab6a79af0, L_0000015ab6a788d0, C4<1>, C4<1>;
L_0000015ab6a97d60 .functor OR 1, L_0000015ab6a97200, L_0000015ab6a972e0, C4<0>, C4<0>;
L_0000015ab6a989a0 .functor XOR 1, L_0000015ab6a79af0, L_0000015ab6a79d70, C4<0>, C4<0>;
L_0000015ab6a97350 .functor XOR 1, L_0000015ab6a989a0, L_0000015ab6a788d0, C4<0>, C4<0>;
v0000015ab693b890_0 .net "Debe", 0 0, L_0000015ab6a97d60;  1 drivers
v0000015ab6939c70_0 .net "Din", 0 0, L_0000015ab6a788d0;  1 drivers
v0000015ab6939db0_0 .net "Dout", 0 0, L_0000015ab6a97350;  1 drivers
v0000015ab6939e50_0 .net "Ri", 0 0, L_0000015ab6a79d70;  1 drivers
v0000015ab693a170_0 .net "Si", 0 0, L_0000015ab6a79af0;  1 drivers
v0000015ab693a2b0_0 .net *"_ivl_0", 0 0, L_0000015ab6a96ef0;  1 drivers
v0000015ab693d0f0_0 .net *"_ivl_10", 0 0, L_0000015ab6a989a0;  1 drivers
v0000015ab693c470_0 .net *"_ivl_2", 0 0, L_0000015ab6a97190;  1 drivers
v0000015ab693d730_0 .net *"_ivl_4", 0 0, L_0000015ab6a97200;  1 drivers
v0000015ab693b930_0 .net *"_ivl_6", 0 0, L_0000015ab6a972e0;  1 drivers
S_0000015ab690fbb0 .scope generate, "genblk1[8]" "genblk1[8]" 5 102, 5 102 0, S_0000015ab69114b0;
 .timescale -9 -12;
P_0000015ab675e430 .param/l "i" 0 5 102, +C4<01000>;
S_0000015ab6910060 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000015ab690fbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a98a10 .functor AND 1, L_0000015ab6a785b0, L_0000015ab6a781f0, C4<1>, C4<1>;
L_0000015ab6a96f60 .functor AND 1, L_0000015ab6a781f0, L_0000015ab6a786f0, C4<1>, C4<1>;
L_0000015ab6a97040 .functor OR 1, L_0000015ab6a98a10, L_0000015ab6a96f60, C4<0>, C4<0>;
L_0000015ab6a975f0 .functor AND 1, L_0000015ab6a785b0, L_0000015ab6a786f0, C4<1>, C4<1>;
L_0000015ab6a98540 .functor OR 1, L_0000015ab6a97040, L_0000015ab6a975f0, C4<0>, C4<0>;
L_0000015ab6a97a50 .functor XOR 1, L_0000015ab6a785b0, L_0000015ab6a781f0, C4<0>, C4<0>;
L_0000015ab6a98930 .functor XOR 1, L_0000015ab6a97a50, L_0000015ab6a786f0, C4<0>, C4<0>;
v0000015ab693d050_0 .net "Debe", 0 0, L_0000015ab6a98540;  1 drivers
v0000015ab693cfb0_0 .net "Din", 0 0, L_0000015ab6a786f0;  1 drivers
v0000015ab693d910_0 .net "Dout", 0 0, L_0000015ab6a98930;  1 drivers
v0000015ab693d690_0 .net "Ri", 0 0, L_0000015ab6a781f0;  1 drivers
v0000015ab693d190_0 .net "Si", 0 0, L_0000015ab6a785b0;  1 drivers
v0000015ab693d7d0_0 .net *"_ivl_0", 0 0, L_0000015ab6a98a10;  1 drivers
v0000015ab693c830_0 .net *"_ivl_10", 0 0, L_0000015ab6a97a50;  1 drivers
v0000015ab693d5f0_0 .net *"_ivl_2", 0 0, L_0000015ab6a96f60;  1 drivers
v0000015ab693d9b0_0 .net *"_ivl_4", 0 0, L_0000015ab6a97040;  1 drivers
v0000015ab693c8d0_0 .net *"_ivl_6", 0 0, L_0000015ab6a975f0;  1 drivers
S_0000015ab69101f0 .scope generate, "genblk1[9]" "genblk1[9]" 5 102, 5 102 0, S_0000015ab69114b0;
 .timescale -9 -12;
P_0000015ab675e8b0 .param/l "i" 0 5 102, +C4<01001>;
S_0000015ab6910510 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000015ab69101f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a970b0 .functor AND 1, L_0000015ab6a79eb0, L_0000015ab6a7a270, C4<1>, C4<1>;
L_0000015ab6a97dd0 .functor AND 1, L_0000015ab6a7a270, L_0000015ab6a78970, C4<1>, C4<1>;
L_0000015ab6a973c0 .functor OR 1, L_0000015ab6a970b0, L_0000015ab6a97dd0, C4<0>, C4<0>;
L_0000015ab6a974a0 .functor AND 1, L_0000015ab6a79eb0, L_0000015ab6a78970, C4<1>, C4<1>;
L_0000015ab6a97510 .functor OR 1, L_0000015ab6a973c0, L_0000015ab6a974a0, C4<0>, C4<0>;
L_0000015ab6a97660 .functor XOR 1, L_0000015ab6a79eb0, L_0000015ab6a7a270, C4<0>, C4<0>;
L_0000015ab6a97eb0 .functor XOR 1, L_0000015ab6a97660, L_0000015ab6a78970, C4<0>, C4<0>;
v0000015ab693c010_0 .net "Debe", 0 0, L_0000015ab6a97510;  1 drivers
v0000015ab693c3d0_0 .net "Din", 0 0, L_0000015ab6a78970;  1 drivers
v0000015ab693c0b0_0 .net "Dout", 0 0, L_0000015ab6a97eb0;  1 drivers
v0000015ab693ba70_0 .net "Ri", 0 0, L_0000015ab6a7a270;  1 drivers
v0000015ab693d230_0 .net "Si", 0 0, L_0000015ab6a79eb0;  1 drivers
v0000015ab693da50_0 .net *"_ivl_0", 0 0, L_0000015ab6a970b0;  1 drivers
v0000015ab693c970_0 .net *"_ivl_10", 0 0, L_0000015ab6a97660;  1 drivers
v0000015ab693cdd0_0 .net *"_ivl_2", 0 0, L_0000015ab6a97dd0;  1 drivers
v0000015ab693deb0_0 .net *"_ivl_4", 0 0, L_0000015ab6a973c0;  1 drivers
v0000015ab693ca10_0 .net *"_ivl_6", 0 0, L_0000015ab6a974a0;  1 drivers
S_0000015ab69149d0 .scope generate, "genblk1[10]" "genblk1[10]" 5 102, 5 102 0, S_0000015ab69114b0;
 .timescale -9 -12;
P_0000015ab675e7b0 .param/l "i" 0 5 102, +C4<01010>;
S_0000015ab6915970 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000015ab69149d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a97f90 .functor AND 1, L_0000015ab6a78a10, L_0000015ab6a78ab0, C4<1>, C4<1>;
L_0000015ab6a97900 .functor AND 1, L_0000015ab6a78ab0, L_0000015ab6a7cc50, C4<1>, C4<1>;
L_0000015ab6a985b0 .functor OR 1, L_0000015ab6a97f90, L_0000015ab6a97900, C4<0>, C4<0>;
L_0000015ab6a98380 .functor AND 1, L_0000015ab6a78a10, L_0000015ab6a7cc50, C4<1>, C4<1>;
L_0000015ab6a984d0 .functor OR 1, L_0000015ab6a985b0, L_0000015ab6a98380, C4<0>, C4<0>;
L_0000015ab6a976d0 .functor XOR 1, L_0000015ab6a78a10, L_0000015ab6a78ab0, C4<0>, C4<0>;
L_0000015ab6a97970 .functor XOR 1, L_0000015ab6a976d0, L_0000015ab6a7cc50, C4<0>, C4<0>;
v0000015ab693c650_0 .net "Debe", 0 0, L_0000015ab6a984d0;  1 drivers
v0000015ab693d870_0 .net "Din", 0 0, L_0000015ab6a7cc50;  1 drivers
v0000015ab693bd90_0 .net "Dout", 0 0, L_0000015ab6a97970;  1 drivers
v0000015ab693d4b0_0 .net "Ri", 0 0, L_0000015ab6a78ab0;  1 drivers
v0000015ab693de10_0 .net "Si", 0 0, L_0000015ab6a78a10;  1 drivers
v0000015ab693be30_0 .net *"_ivl_0", 0 0, L_0000015ab6a97f90;  1 drivers
v0000015ab693bb10_0 .net *"_ivl_10", 0 0, L_0000015ab6a976d0;  1 drivers
v0000015ab693bed0_0 .net *"_ivl_2", 0 0, L_0000015ab6a97900;  1 drivers
v0000015ab693cb50_0 .net *"_ivl_4", 0 0, L_0000015ab6a985b0;  1 drivers
v0000015ab693daf0_0 .net *"_ivl_6", 0 0, L_0000015ab6a98380;  1 drivers
S_0000015ab6914840 .scope generate, "genblk1[11]" "genblk1[11]" 5 102, 5 102 0, S_0000015ab69114b0;
 .timescale -9 -12;
P_0000015ab675e8f0 .param/l "i" 0 5 102, +C4<01011>;
S_0000015ab6914520 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000015ab6914840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a97740 .functor AND 1, L_0000015ab6a7ca70, L_0000015ab6a7ad10, C4<1>, C4<1>;
L_0000015ab6a977b0 .functor AND 1, L_0000015ab6a7ad10, L_0000015ab6a7bdf0, C4<1>, C4<1>;
L_0000015ab6a97890 .functor OR 1, L_0000015ab6a97740, L_0000015ab6a977b0, C4<0>, C4<0>;
L_0000015ab6a979e0 .functor AND 1, L_0000015ab6a7ca70, L_0000015ab6a7bdf0, C4<1>, C4<1>;
L_0000015ab6a97ac0 .functor OR 1, L_0000015ab6a97890, L_0000015ab6a979e0, C4<0>, C4<0>;
L_0000015ab6a97c10 .functor XOR 1, L_0000015ab6a7ca70, L_0000015ab6a7ad10, C4<0>, C4<0>;
L_0000015ab6a97c80 .functor XOR 1, L_0000015ab6a97c10, L_0000015ab6a7bdf0, C4<0>, C4<0>;
v0000015ab693d2d0_0 .net "Debe", 0 0, L_0000015ab6a97ac0;  1 drivers
v0000015ab693dc30_0 .net "Din", 0 0, L_0000015ab6a7bdf0;  1 drivers
v0000015ab693bf70_0 .net "Dout", 0 0, L_0000015ab6a97c80;  1 drivers
v0000015ab693c5b0_0 .net "Ri", 0 0, L_0000015ab6a7ad10;  1 drivers
v0000015ab693cbf0_0 .net "Si", 0 0, L_0000015ab6a7ca70;  1 drivers
v0000015ab693dd70_0 .net *"_ivl_0", 0 0, L_0000015ab6a97740;  1 drivers
v0000015ab693df50_0 .net *"_ivl_10", 0 0, L_0000015ab6a97c10;  1 drivers
v0000015ab693cab0_0 .net *"_ivl_2", 0 0, L_0000015ab6a977b0;  1 drivers
v0000015ab693bbb0_0 .net *"_ivl_4", 0 0, L_0000015ab6a97890;  1 drivers
v0000015ab693cc90_0 .net *"_ivl_6", 0 0, L_0000015ab6a979e0;  1 drivers
S_0000015ab6914b60 .scope generate, "genblk1[12]" "genblk1[12]" 5 102, 5 102 0, S_0000015ab69114b0;
 .timescale -9 -12;
P_0000015ab675e930 .param/l "i" 0 5 102, +C4<01100>;
S_0000015ab6914cf0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000015ab6914b60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a97e40 .functor AND 1, L_0000015ab6a7bd50, L_0000015ab6a7b5d0, C4<1>, C4<1>;
L_0000015ab6a97cf0 .functor AND 1, L_0000015ab6a7b5d0, L_0000015ab6a7c570, C4<1>, C4<1>;
L_0000015ab6a98000 .functor OR 1, L_0000015ab6a97e40, L_0000015ab6a97cf0, C4<0>, C4<0>;
L_0000015ab6a98310 .functor AND 1, L_0000015ab6a7bd50, L_0000015ab6a7c570, C4<1>, C4<1>;
L_0000015ab6a98620 .functor OR 1, L_0000015ab6a98000, L_0000015ab6a98310, C4<0>, C4<0>;
L_0000015ab6a98070 .functor XOR 1, L_0000015ab6a7bd50, L_0000015ab6a7b5d0, C4<0>, C4<0>;
L_0000015ab6a98690 .functor XOR 1, L_0000015ab6a98070, L_0000015ab6a7c570, C4<0>, C4<0>;
v0000015ab693cd30_0 .net "Debe", 0 0, L_0000015ab6a98620;  1 drivers
v0000015ab693c510_0 .net "Din", 0 0, L_0000015ab6a7c570;  1 drivers
v0000015ab693c6f0_0 .net "Dout", 0 0, L_0000015ab6a98690;  1 drivers
v0000015ab693d370_0 .net "Ri", 0 0, L_0000015ab6a7b5d0;  1 drivers
v0000015ab693c790_0 .net "Si", 0 0, L_0000015ab6a7bd50;  1 drivers
v0000015ab693bc50_0 .net *"_ivl_0", 0 0, L_0000015ab6a97e40;  1 drivers
v0000015ab693ce70_0 .net *"_ivl_10", 0 0, L_0000015ab6a98070;  1 drivers
v0000015ab693c150_0 .net *"_ivl_2", 0 0, L_0000015ab6a97cf0;  1 drivers
v0000015ab693d410_0 .net *"_ivl_4", 0 0, L_0000015ab6a98000;  1 drivers
v0000015ab693d550_0 .net *"_ivl_6", 0 0, L_0000015ab6a98310;  1 drivers
S_0000015ab69165f0 .scope generate, "genblk1[13]" "genblk1[13]" 5 102, 5 102 0, S_0000015ab69114b0;
 .timescale -9 -12;
P_0000015ab6761170 .param/l "i" 0 5 102, +C4<01101>;
S_0000015ab6916780 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000015ab69165f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a987e0 .functor AND 1, L_0000015ab6a7ce30, L_0000015ab6a7c1b0, C4<1>, C4<1>;
L_0000015ab6a9a140 .functor AND 1, L_0000015ab6a7c1b0, L_0000015ab6a7c890, C4<1>, C4<1>;
L_0000015ab6a99b20 .functor OR 1, L_0000015ab6a987e0, L_0000015ab6a9a140, C4<0>, C4<0>;
L_0000015ab6a9a5a0 .functor AND 1, L_0000015ab6a7ce30, L_0000015ab6a7c890, C4<1>, C4<1>;
L_0000015ab6a99500 .functor OR 1, L_0000015ab6a99b20, L_0000015ab6a9a5a0, C4<0>, C4<0>;
L_0000015ab6a98e00 .functor XOR 1, L_0000015ab6a7ce30, L_0000015ab6a7c1b0, C4<0>, C4<0>;
L_0000015ab6a99260 .functor XOR 1, L_0000015ab6a98e00, L_0000015ab6a7c890, C4<0>, C4<0>;
v0000015ab693cf10_0 .net "Debe", 0 0, L_0000015ab6a99500;  1 drivers
v0000015ab693db90_0 .net "Din", 0 0, L_0000015ab6a7c890;  1 drivers
v0000015ab693dff0_0 .net "Dout", 0 0, L_0000015ab6a99260;  1 drivers
v0000015ab693b9d0_0 .net "Ri", 0 0, L_0000015ab6a7c1b0;  1 drivers
v0000015ab693dcd0_0 .net "Si", 0 0, L_0000015ab6a7ce30;  1 drivers
v0000015ab693bcf0_0 .net *"_ivl_0", 0 0, L_0000015ab6a987e0;  1 drivers
v0000015ab693e090_0 .net *"_ivl_10", 0 0, L_0000015ab6a98e00;  1 drivers
v0000015ab693c1f0_0 .net *"_ivl_2", 0 0, L_0000015ab6a9a140;  1 drivers
v0000015ab693c290_0 .net *"_ivl_4", 0 0, L_0000015ab6a99b20;  1 drivers
v0000015ab693c330_0 .net *"_ivl_6", 0 0, L_0000015ab6a9a5a0;  1 drivers
S_0000015ab6913260 .scope generate, "genblk1[14]" "genblk1[14]" 5 102, 5 102 0, S_0000015ab69114b0;
 .timescale -9 -12;
P_0000015ab6762130 .param/l "i" 0 5 102, +C4<01110>;
S_0000015ab6913a30 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000015ab6913260;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a98b60 .functor AND 1, L_0000015ab6a7aef0, L_0000015ab6a7c430, C4<1>, C4<1>;
L_0000015ab6a99030 .functor AND 1, L_0000015ab6a7c430, L_0000015ab6a7b030, C4<1>, C4<1>;
L_0000015ab6a99c00 .functor OR 1, L_0000015ab6a98b60, L_0000015ab6a99030, C4<0>, C4<0>;
L_0000015ab6a98d20 .functor AND 1, L_0000015ab6a7aef0, L_0000015ab6a7b030, C4<1>, C4<1>;
L_0000015ab6a99c70 .functor OR 1, L_0000015ab6a99c00, L_0000015ab6a98d20, C4<0>, C4<0>;
L_0000015ab6a9a450 .functor XOR 1, L_0000015ab6a7aef0, L_0000015ab6a7c430, C4<0>, C4<0>;
L_0000015ab6a98bd0 .functor XOR 1, L_0000015ab6a9a450, L_0000015ab6a7b030, C4<0>, C4<0>;
v0000015ab693ec70_0 .net "Debe", 0 0, L_0000015ab6a99c70;  1 drivers
v0000015ab693f7b0_0 .net "Din", 0 0, L_0000015ab6a7b030;  1 drivers
v0000015ab693fad0_0 .net "Dout", 0 0, L_0000015ab6a98bd0;  1 drivers
v0000015ab693f2b0_0 .net "Ri", 0 0, L_0000015ab6a7c430;  1 drivers
v0000015ab693ff30_0 .net "Si", 0 0, L_0000015ab6a7aef0;  1 drivers
v0000015ab693e1d0_0 .net *"_ivl_0", 0 0, L_0000015ab6a98b60;  1 drivers
v0000015ab693ffd0_0 .net *"_ivl_10", 0 0, L_0000015ab6a9a450;  1 drivers
v0000015ab693f490_0 .net *"_ivl_2", 0 0, L_0000015ab6a99030;  1 drivers
v0000015ab693e590_0 .net *"_ivl_4", 0 0, L_0000015ab6a99c00;  1 drivers
v0000015ab693ebd0_0 .net *"_ivl_6", 0 0, L_0000015ab6a98d20;  1 drivers
S_0000015ab69151a0 .scope generate, "genblk1[15]" "genblk1[15]" 5 102, 5 102 0, S_0000015ab69114b0;
 .timescale -9 -12;
P_0000015ab6761df0 .param/l "i" 0 5 102, +C4<01111>;
S_0000015ab6914e80 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000015ab69151a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a9a220 .functor AND 1, L_0000015ab6a7ccf0, L_0000015ab6a7d010, C4<1>, C4<1>;
L_0000015ab6a9a290 .functor AND 1, L_0000015ab6a7d010, L_0000015ab6a7b8f0, C4<1>, C4<1>;
L_0000015ab6a995e0 .functor OR 1, L_0000015ab6a9a220, L_0000015ab6a9a290, C4<0>, C4<0>;
L_0000015ab6a98fc0 .functor AND 1, L_0000015ab6a7ccf0, L_0000015ab6a7b8f0, C4<1>, C4<1>;
L_0000015ab6a99340 .functor OR 1, L_0000015ab6a995e0, L_0000015ab6a98fc0, C4<0>, C4<0>;
L_0000015ab6a99f10 .functor XOR 1, L_0000015ab6a7ccf0, L_0000015ab6a7d010, C4<0>, C4<0>;
L_0000015ab6a98c40 .functor XOR 1, L_0000015ab6a99f10, L_0000015ab6a7b8f0, C4<0>, C4<0>;
v0000015ab693edb0_0 .net "Debe", 0 0, L_0000015ab6a99340;  1 drivers
v0000015ab693f170_0 .net "Din", 0 0, L_0000015ab6a7b8f0;  1 drivers
v0000015ab693fe90_0 .net "Dout", 0 0, L_0000015ab6a98c40;  1 drivers
v0000015ab693e270_0 .net "Ri", 0 0, L_0000015ab6a7d010;  1 drivers
v0000015ab693fa30_0 .net "Si", 0 0, L_0000015ab6a7ccf0;  1 drivers
v0000015ab693e130_0 .net *"_ivl_0", 0 0, L_0000015ab6a9a220;  1 drivers
v0000015ab693e310_0 .net *"_ivl_10", 0 0, L_0000015ab6a99f10;  1 drivers
v0000015ab693f030_0 .net *"_ivl_2", 0 0, L_0000015ab6a9a290;  1 drivers
v0000015ab693e950_0 .net *"_ivl_4", 0 0, L_0000015ab6a995e0;  1 drivers
v0000015ab693f850_0 .net *"_ivl_6", 0 0, L_0000015ab6a98fc0;  1 drivers
S_0000015ab6915e20 .scope generate, "genblk1[16]" "genblk1[16]" 5 102, 5 102 0, S_0000015ab69114b0;
 .timescale -9 -12;
P_0000015ab6761e30 .param/l "i" 0 5 102, +C4<010000>;
S_0000015ab6913d50 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000015ab6915e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a99180 .functor AND 1, L_0000015ab6a7cbb0, L_0000015ab6a7adb0, C4<1>, C4<1>;
L_0000015ab6a99650 .functor AND 1, L_0000015ab6a7adb0, L_0000015ab6a7cd90, C4<1>, C4<1>;
L_0000015ab6a992d0 .functor OR 1, L_0000015ab6a99180, L_0000015ab6a99650, C4<0>, C4<0>;
L_0000015ab6a99ce0 .functor AND 1, L_0000015ab6a7cbb0, L_0000015ab6a7cd90, C4<1>, C4<1>;
L_0000015ab6a99ea0 .functor OR 1, L_0000015ab6a992d0, L_0000015ab6a99ce0, C4<0>, C4<0>;
L_0000015ab6a99420 .functor XOR 1, L_0000015ab6a7cbb0, L_0000015ab6a7adb0, C4<0>, C4<0>;
L_0000015ab6a99d50 .functor XOR 1, L_0000015ab6a99420, L_0000015ab6a7cd90, C4<0>, C4<0>;
v0000015ab693e4f0_0 .net "Debe", 0 0, L_0000015ab6a99ea0;  1 drivers
v0000015ab693e810_0 .net "Din", 0 0, L_0000015ab6a7cd90;  1 drivers
v0000015ab693f210_0 .net "Dout", 0 0, L_0000015ab6a99d50;  1 drivers
v0000015ab693fdf0_0 .net "Ri", 0 0, L_0000015ab6a7adb0;  1 drivers
v0000015ab693f8f0_0 .net "Si", 0 0, L_0000015ab6a7cbb0;  1 drivers
v0000015ab693ed10_0 .net *"_ivl_0", 0 0, L_0000015ab6a99180;  1 drivers
v0000015ab693e3b0_0 .net *"_ivl_10", 0 0, L_0000015ab6a99420;  1 drivers
v0000015ab693f0d0_0 .net *"_ivl_2", 0 0, L_0000015ab6a99650;  1 drivers
v0000015ab693ea90_0 .net *"_ivl_4", 0 0, L_0000015ab6a992d0;  1 drivers
v0000015ab693f350_0 .net *"_ivl_6", 0 0, L_0000015ab6a99ce0;  1 drivers
S_0000015ab6913bc0 .scope generate, "genblk1[17]" "genblk1[17]" 5 102, 5 102 0, S_0000015ab69114b0;
 .timescale -9 -12;
P_0000015ab67618f0 .param/l "i" 0 5 102, +C4<010001>;
S_0000015ab6914200 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000015ab6913bc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a99f80 .functor AND 1, L_0000015ab6a7af90, L_0000015ab6a7c930, C4<1>, C4<1>;
L_0000015ab6a99ff0 .functor AND 1, L_0000015ab6a7c930, L_0000015ab6a7c070, C4<1>, C4<1>;
L_0000015ab6a996c0 .functor OR 1, L_0000015ab6a99f80, L_0000015ab6a99ff0, C4<0>, C4<0>;
L_0000015ab6a9a3e0 .functor AND 1, L_0000015ab6a7af90, L_0000015ab6a7c070, C4<1>, C4<1>;
L_0000015ab6a998f0 .functor OR 1, L_0000015ab6a996c0, L_0000015ab6a9a3e0, C4<0>, C4<0>;
L_0000015ab6a990a0 .functor XOR 1, L_0000015ab6a7af90, L_0000015ab6a7c930, C4<0>, C4<0>;
L_0000015ab6a98cb0 .functor XOR 1, L_0000015ab6a990a0, L_0000015ab6a7c070, C4<0>, C4<0>;
v0000015ab693f3f0_0 .net "Debe", 0 0, L_0000015ab6a998f0;  1 drivers
v0000015ab693f530_0 .net "Din", 0 0, L_0000015ab6a7c070;  1 drivers
v0000015ab693fcb0_0 .net "Dout", 0 0, L_0000015ab6a98cb0;  1 drivers
v0000015ab693f5d0_0 .net "Ri", 0 0, L_0000015ab6a7c930;  1 drivers
v0000015ab693ee50_0 .net "Si", 0 0, L_0000015ab6a7af90;  1 drivers
v0000015ab693eef0_0 .net *"_ivl_0", 0 0, L_0000015ab6a99f80;  1 drivers
v0000015ab693f990_0 .net *"_ivl_10", 0 0, L_0000015ab6a990a0;  1 drivers
v0000015ab693fd50_0 .net *"_ivl_2", 0 0, L_0000015ab6a99ff0;  1 drivers
v0000015ab693fb70_0 .net *"_ivl_4", 0 0, L_0000015ab6a996c0;  1 drivers
v0000015ab693f670_0 .net *"_ivl_6", 0 0, L_0000015ab6a9a3e0;  1 drivers
S_0000015ab6915650 .scope generate, "genblk1[18]" "genblk1[18]" 5 102, 5 102 0, S_0000015ab69114b0;
 .timescale -9 -12;
P_0000015ab6761eb0 .param/l "i" 0 5 102, +C4<010010>;
S_0000015ab69157e0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000015ab6915650;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a99960 .functor AND 1, L_0000015ab6a7b2b0, L_0000015ab6a7c250, C4<1>, C4<1>;
L_0000015ab6a9a610 .functor AND 1, L_0000015ab6a7c250, L_0000015ab6a7b990, C4<1>, C4<1>;
L_0000015ab6a9a060 .functor OR 1, L_0000015ab6a99960, L_0000015ab6a9a610, C4<0>, C4<0>;
L_0000015ab6a9a0d0 .functor AND 1, L_0000015ab6a7b2b0, L_0000015ab6a7b990, C4<1>, C4<1>;
L_0000015ab6a99ab0 .functor OR 1, L_0000015ab6a9a060, L_0000015ab6a9a0d0, C4<0>, C4<0>;
L_0000015ab6a99570 .functor XOR 1, L_0000015ab6a7b2b0, L_0000015ab6a7c250, C4<0>, C4<0>;
L_0000015ab6a9a4c0 .functor XOR 1, L_0000015ab6a99570, L_0000015ab6a7b990, C4<0>, C4<0>;
v0000015ab693f710_0 .net "Debe", 0 0, L_0000015ab6a99ab0;  1 drivers
v0000015ab693e450_0 .net "Din", 0 0, L_0000015ab6a7b990;  1 drivers
v0000015ab693ef90_0 .net "Dout", 0 0, L_0000015ab6a9a4c0;  1 drivers
v0000015ab693e770_0 .net "Ri", 0 0, L_0000015ab6a7c250;  1 drivers
v0000015ab693fc10_0 .net "Si", 0 0, L_0000015ab6a7b2b0;  1 drivers
v0000015ab693e630_0 .net *"_ivl_0", 0 0, L_0000015ab6a99960;  1 drivers
v0000015ab693e6d0_0 .net *"_ivl_10", 0 0, L_0000015ab6a99570;  1 drivers
v0000015ab693e8b0_0 .net *"_ivl_2", 0 0, L_0000015ab6a9a610;  1 drivers
v0000015ab693e9f0_0 .net *"_ivl_4", 0 0, L_0000015ab6a9a060;  1 drivers
v0000015ab693eb30_0 .net *"_ivl_6", 0 0, L_0000015ab6a9a0d0;  1 drivers
S_0000015ab6916910 .scope generate, "genblk1[19]" "genblk1[19]" 5 102, 5 102 0, S_0000015ab69114b0;
 .timescale -9 -12;
P_0000015ab6761fb0 .param/l "i" 0 5 102, +C4<010011>;
S_0000015ab69133f0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000015ab6916910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a9a530 .functor AND 1, L_0000015ab6a7bc10, L_0000015ab6a7b710, C4<1>, C4<1>;
L_0000015ab6a9a1b0 .functor AND 1, L_0000015ab6a7b710, L_0000015ab6a7b0d0, C4<1>, C4<1>;
L_0000015ab6a98a80 .functor OR 1, L_0000015ab6a9a530, L_0000015ab6a9a1b0, C4<0>, C4<0>;
L_0000015ab6a9a300 .functor AND 1, L_0000015ab6a7bc10, L_0000015ab6a7b0d0, C4<1>, C4<1>;
L_0000015ab6a98af0 .functor OR 1, L_0000015ab6a98a80, L_0000015ab6a9a300, C4<0>, C4<0>;
L_0000015ab6a99730 .functor XOR 1, L_0000015ab6a7bc10, L_0000015ab6a7b710, C4<0>, C4<0>;
L_0000015ab6a9a370 .functor XOR 1, L_0000015ab6a99730, L_0000015ab6a7b0d0, C4<0>, C4<0>;
v0000015ab6921e90_0 .net "Debe", 0 0, L_0000015ab6a98af0;  1 drivers
v0000015ab6920770_0 .net "Din", 0 0, L_0000015ab6a7b0d0;  1 drivers
v0000015ab6920450_0 .net "Dout", 0 0, L_0000015ab6a9a370;  1 drivers
v0000015ab6920b30_0 .net "Ri", 0 0, L_0000015ab6a7b710;  1 drivers
v0000015ab6921df0_0 .net "Si", 0 0, L_0000015ab6a7bc10;  1 drivers
v0000015ab69221b0_0 .net *"_ivl_0", 0 0, L_0000015ab6a9a530;  1 drivers
v0000015ab6921850_0 .net *"_ivl_10", 0 0, L_0000015ab6a99730;  1 drivers
v0000015ab6921f30_0 .net *"_ivl_2", 0 0, L_0000015ab6a9a1b0;  1 drivers
v0000015ab6921030_0 .net *"_ivl_4", 0 0, L_0000015ab6a98a80;  1 drivers
v0000015ab69226b0_0 .net *"_ivl_6", 0 0, L_0000015ab6a9a300;  1 drivers
S_0000015ab6913ee0 .scope generate, "genblk1[20]" "genblk1[20]" 5 102, 5 102 0, S_0000015ab69114b0;
 .timescale -9 -12;
P_0000015ab6762430 .param/l "i" 0 5 102, +C4<010100>;
S_0000015ab6916460 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000015ab6913ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a999d0 .functor AND 1, L_0000015ab6a7bcb0, L_0000015ab6a7c110, C4<1>, C4<1>;
L_0000015ab6a98ee0 .functor AND 1, L_0000015ab6a7c110, L_0000015ab6a7c9d0, C4<1>, C4<1>;
L_0000015ab6a98d90 .functor OR 1, L_0000015ab6a999d0, L_0000015ab6a98ee0, C4<0>, C4<0>;
L_0000015ab6a997a0 .functor AND 1, L_0000015ab6a7bcb0, L_0000015ab6a7c9d0, C4<1>, C4<1>;
L_0000015ab6a99110 .functor OR 1, L_0000015ab6a98d90, L_0000015ab6a997a0, C4<0>, C4<0>;
L_0000015ab6a993b0 .functor XOR 1, L_0000015ab6a7bcb0, L_0000015ab6a7c110, C4<0>, C4<0>;
L_0000015ab6a98f50 .functor XOR 1, L_0000015ab6a993b0, L_0000015ab6a7c9d0, C4<0>, C4<0>;
v0000015ab6920270_0 .net "Debe", 0 0, L_0000015ab6a99110;  1 drivers
v0000015ab69213f0_0 .net "Din", 0 0, L_0000015ab6a7c9d0;  1 drivers
v0000015ab6920810_0 .net "Dout", 0 0, L_0000015ab6a98f50;  1 drivers
v0000015ab6920130_0 .net "Ri", 0 0, L_0000015ab6a7c110;  1 drivers
v0000015ab69215d0_0 .net "Si", 0 0, L_0000015ab6a7bcb0;  1 drivers
v0000015ab6922750_0 .net *"_ivl_0", 0 0, L_0000015ab6a999d0;  1 drivers
v0000015ab6920310_0 .net *"_ivl_10", 0 0, L_0000015ab6a993b0;  1 drivers
v0000015ab69210d0_0 .net *"_ivl_2", 0 0, L_0000015ab6a98ee0;  1 drivers
v0000015ab6921490_0 .net *"_ivl_4", 0 0, L_0000015ab6a98d90;  1 drivers
v0000015ab6920f90_0 .net *"_ivl_6", 0 0, L_0000015ab6a997a0;  1 drivers
S_0000015ab6916aa0 .scope generate, "genblk1[21]" "genblk1[21]" 5 102, 5 102 0, S_0000015ab69114b0;
 .timescale -9 -12;
P_0000015ab67628b0 .param/l "i" 0 5 102, +C4<010101>;
S_0000015ab6915fb0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000015ab6916aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a98e70 .functor AND 1, L_0000015ab6a7ced0, L_0000015ab6a7c2f0, C4<1>, C4<1>;
L_0000015ab6a991f0 .functor AND 1, L_0000015ab6a7c2f0, L_0000015ab6a7c390, C4<1>, C4<1>;
L_0000015ab6a99810 .functor OR 1, L_0000015ab6a98e70, L_0000015ab6a991f0, C4<0>, C4<0>;
L_0000015ab6a99490 .functor AND 1, L_0000015ab6a7ced0, L_0000015ab6a7c390, C4<1>, C4<1>;
L_0000015ab6a99dc0 .functor OR 1, L_0000015ab6a99810, L_0000015ab6a99490, C4<0>, C4<0>;
L_0000015ab6a99880 .functor XOR 1, L_0000015ab6a7ced0, L_0000015ab6a7c2f0, C4<0>, C4<0>;
L_0000015ab6a99a40 .functor XOR 1, L_0000015ab6a99880, L_0000015ab6a7c390, C4<0>, C4<0>;
v0000015ab6921a30_0 .net "Debe", 0 0, L_0000015ab6a99dc0;  1 drivers
v0000015ab6922610_0 .net "Din", 0 0, L_0000015ab6a7c390;  1 drivers
v0000015ab6920590_0 .net "Dout", 0 0, L_0000015ab6a99a40;  1 drivers
v0000015ab69203b0_0 .net "Ri", 0 0, L_0000015ab6a7c2f0;  1 drivers
v0000015ab6920db0_0 .net "Si", 0 0, L_0000015ab6a7ced0;  1 drivers
v0000015ab6921c10_0 .net *"_ivl_0", 0 0, L_0000015ab6a98e70;  1 drivers
v0000015ab6921210_0 .net *"_ivl_10", 0 0, L_0000015ab6a99880;  1 drivers
v0000015ab6921b70_0 .net *"_ivl_2", 0 0, L_0000015ab6a991f0;  1 drivers
v0000015ab6920c70_0 .net *"_ivl_4", 0 0, L_0000015ab6a99810;  1 drivers
v0000015ab6921530_0 .net *"_ivl_6", 0 0, L_0000015ab6a99490;  1 drivers
S_0000015ab6914070 .scope generate, "genblk1[22]" "genblk1[22]" 5 102, 5 102 0, S_0000015ab69114b0;
 .timescale -9 -12;
P_0000015ab67628f0 .param/l "i" 0 5 102, +C4<010110>;
S_0000015ab6916c30 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000015ab6914070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a99b90 .functor AND 1, L_0000015ab6a7ae50, L_0000015ab6a7cb10, C4<1>, C4<1>;
L_0000015ab6a99e30 .functor AND 1, L_0000015ab6a7cb10, L_0000015ab6a7b170, C4<1>, C4<1>;
L_0000015ab6a9bb10 .functor OR 1, L_0000015ab6a99b90, L_0000015ab6a99e30, C4<0>, C4<0>;
L_0000015ab6a9b250 .functor AND 1, L_0000015ab6a7ae50, L_0000015ab6a7b170, C4<1>, C4<1>;
L_0000015ab6a9bfe0 .functor OR 1, L_0000015ab6a9bb10, L_0000015ab6a9b250, C4<0>, C4<0>;
L_0000015ab6a9b4f0 .functor XOR 1, L_0000015ab6a7ae50, L_0000015ab6a7cb10, C4<0>, C4<0>;
L_0000015ab6a9ac30 .functor XOR 1, L_0000015ab6a9b4f0, L_0000015ab6a7b170, C4<0>, C4<0>;
v0000015ab6921fd0_0 .net "Debe", 0 0, L_0000015ab6a9bfe0;  1 drivers
v0000015ab6921670_0 .net "Din", 0 0, L_0000015ab6a7b170;  1 drivers
v0000015ab6922570_0 .net "Dout", 0 0, L_0000015ab6a9ac30;  1 drivers
v0000015ab69227f0_0 .net "Ri", 0 0, L_0000015ab6a7cb10;  1 drivers
v0000015ab69204f0_0 .net "Si", 0 0, L_0000015ab6a7ae50;  1 drivers
v0000015ab69224d0_0 .net *"_ivl_0", 0 0, L_0000015ab6a99b90;  1 drivers
v0000015ab6922890_0 .net *"_ivl_10", 0 0, L_0000015ab6a9b4f0;  1 drivers
v0000015ab6921710_0 .net *"_ivl_2", 0 0, L_0000015ab6a99e30;  1 drivers
v0000015ab6920630_0 .net *"_ivl_4", 0 0, L_0000015ab6a9bb10;  1 drivers
v0000015ab6922390_0 .net *"_ivl_6", 0 0, L_0000015ab6a9b250;  1 drivers
S_0000015ab6916dc0 .scope generate, "genblk1[23]" "genblk1[23]" 5 102, 5 102 0, S_0000015ab69114b0;
 .timescale -9 -12;
P_0000015ab6762ab0 .param/l "i" 0 5 102, +C4<010111>;
S_0000015ab6913580 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000015ab6916dc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a9aa70 .functor AND 1, L_0000015ab6a7c7f0, L_0000015ab6a7c4d0, C4<1>, C4<1>;
L_0000015ab6a9b560 .functor AND 1, L_0000015ab6a7c4d0, L_0000015ab6a7cf70, C4<1>, C4<1>;
L_0000015ab6a9c1a0 .functor OR 1, L_0000015ab6a9aa70, L_0000015ab6a9b560, C4<0>, C4<0>;
L_0000015ab6a9bbf0 .functor AND 1, L_0000015ab6a7c7f0, L_0000015ab6a7cf70, C4<1>, C4<1>;
L_0000015ab6a9baa0 .functor OR 1, L_0000015ab6a9c1a0, L_0000015ab6a9bbf0, C4<0>, C4<0>;
L_0000015ab6a9b6b0 .functor XOR 1, L_0000015ab6a7c7f0, L_0000015ab6a7c4d0, C4<0>, C4<0>;
L_0000015ab6a9ba30 .functor XOR 1, L_0000015ab6a9b6b0, L_0000015ab6a7cf70, C4<0>, C4<0>;
v0000015ab6922070_0 .net "Debe", 0 0, L_0000015ab6a9baa0;  1 drivers
v0000015ab69208b0_0 .net "Din", 0 0, L_0000015ab6a7cf70;  1 drivers
v0000015ab69206d0_0 .net "Dout", 0 0, L_0000015ab6a9ba30;  1 drivers
v0000015ab6920bd0_0 .net "Ri", 0 0, L_0000015ab6a7c4d0;  1 drivers
v0000015ab6922110_0 .net "Si", 0 0, L_0000015ab6a7c7f0;  1 drivers
v0000015ab6922250_0 .net *"_ivl_0", 0 0, L_0000015ab6a9aa70;  1 drivers
v0000015ab69218f0_0 .net *"_ivl_10", 0 0, L_0000015ab6a9b6b0;  1 drivers
v0000015ab69222f0_0 .net *"_ivl_2", 0 0, L_0000015ab6a9b560;  1 drivers
v0000015ab6921170_0 .net *"_ivl_4", 0 0, L_0000015ab6a9c1a0;  1 drivers
v0000015ab69201d0_0 .net *"_ivl_6", 0 0, L_0000015ab6a9bbf0;  1 drivers
S_0000015ab6914390 .scope generate, "genblk1[24]" "genblk1[24]" 5 102, 5 102 0, S_0000015ab69114b0;
 .timescale -9 -12;
P_0000015ab6762470 .param/l "i" 0 5 102, +C4<011000>;
S_0000015ab69130d0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000015ab6914390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a9ad10 .functor AND 1, L_0000015ab6a7b210, L_0000015ab6a7d0b0, C4<1>, C4<1>;
L_0000015ab6a9c050 .functor AND 1, L_0000015ab6a7d0b0, L_0000015ab6a7a950, C4<1>, C4<1>;
L_0000015ab6a9bcd0 .functor OR 1, L_0000015ab6a9ad10, L_0000015ab6a9c050, C4<0>, C4<0>;
L_0000015ab6a9a680 .functor AND 1, L_0000015ab6a7b210, L_0000015ab6a7a950, C4<1>, C4<1>;
L_0000015ab6a9bb80 .functor OR 1, L_0000015ab6a9bcd0, L_0000015ab6a9a680, C4<0>, C4<0>;
L_0000015ab6a9c0c0 .functor XOR 1, L_0000015ab6a7b210, L_0000015ab6a7d0b0, C4<0>, C4<0>;
L_0000015ab6a9b100 .functor XOR 1, L_0000015ab6a9c0c0, L_0000015ab6a7a950, C4<0>, C4<0>;
v0000015ab6920950_0 .net "Debe", 0 0, L_0000015ab6a9bb80;  1 drivers
v0000015ab69217b0_0 .net "Din", 0 0, L_0000015ab6a7a950;  1 drivers
v0000015ab69209f0_0 .net "Dout", 0 0, L_0000015ab6a9b100;  1 drivers
v0000015ab6920a90_0 .net "Ri", 0 0, L_0000015ab6a7d0b0;  1 drivers
v0000015ab6921990_0 .net "Si", 0 0, L_0000015ab6a7b210;  1 drivers
v0000015ab6920d10_0 .net *"_ivl_0", 0 0, L_0000015ab6a9ad10;  1 drivers
v0000015ab6920e50_0 .net *"_ivl_10", 0 0, L_0000015ab6a9c0c0;  1 drivers
v0000015ab69212b0_0 .net *"_ivl_2", 0 0, L_0000015ab6a9c050;  1 drivers
v0000015ab6921ad0_0 .net *"_ivl_4", 0 0, L_0000015ab6a9bcd0;  1 drivers
v0000015ab6921350_0 .net *"_ivl_6", 0 0, L_0000015ab6a9a680;  1 drivers
S_0000015ab6913710 .scope module, "rne_sum" "RoundNearestEven" 5 119, 6 22 0, S_0000015ab69114b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 28 "ms";
    .port_info 1 /INPUT 8 "exp";
    .port_info 2 /OUTPUT 23 "ms_round";
    .port_info 3 /OUTPUT 8 "exp_round";
P_0000015ab62fbbd0 .param/l "BS" 0 6 22, +C4<00000000000000000000000000011111>;
P_0000015ab62fbc08 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000111>;
P_0000015ab62fbc40 .param/l "FSIZE" 0 6 22, +C4<000000000000000000000000000011011>;
P_0000015ab62fbc78 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000010110>;
L_0000015ab6a9b8e0 .functor NOT 1, L_0000015ab6a7bad0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a9bf70 .functor OR 1, L_0000015ab6a7ba30, L_0000015ab6a7ec30, C4<0>, C4<0>;
L_0000015ab6a9aed0 .functor AND 1, L_0000015ab6a7ac70, L_0000015ab6a9bf70, C4<1>, C4<1>;
v0000015ab6920ef0_0 .net *"_ivl_11", 22 0, L_0000015ab6a7d290;  1 drivers
v0000015ab6921cb0_0 .net *"_ivl_12", 23 0, L_0000015ab6a7d3d0;  1 drivers
L_0000015ab69cf5d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015ab6921d50_0 .net *"_ivl_15", 0 0, L_0000015ab69cf5d0;  1 drivers
v0000015ab6922430_0 .net *"_ivl_17", 0 0, L_0000015ab6a7ec30;  1 drivers
v0000015ab6924af0_0 .net *"_ivl_19", 0 0, L_0000015ab6a9bf70;  1 drivers
v0000015ab69244b0_0 .net *"_ivl_21", 0 0, L_0000015ab6a9aed0;  1 drivers
L_0000015ab69cf618 .functor BUFT 1, C4<000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000015ab6923470_0 .net/2u *"_ivl_22", 23 0, L_0000015ab69cf618;  1 drivers
L_0000015ab69cf660 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015ab6924e10_0 .net/2u *"_ivl_24", 23 0, L_0000015ab69cf660;  1 drivers
v0000015ab6922d90_0 .net *"_ivl_26", 23 0, L_0000015ab6a7f450;  1 drivers
v0000015ab6923150_0 .net *"_ivl_3", 3 0, L_0000015ab6a7b850;  1 drivers
v0000015ab69230b0_0 .net *"_ivl_33", 0 0, L_0000015ab6a7e5f0;  1 drivers
v0000015ab6923b50_0 .net *"_ivl_34", 7 0, L_0000015ab6a7d510;  1 drivers
L_0000015ab69cf6a8 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000015ab6923d30_0 .net *"_ivl_37", 6 0, L_0000015ab69cf6a8;  1 drivers
v0000015ab6922cf0_0 .net *"_ivl_7", 0 0, L_0000015ab6a7bad0;  1 drivers
v0000015ab6924690_0 .net "boolean", 0 0, L_0000015ab6a7ba30;  1 drivers
v0000015ab6922c50_0 .net "exp", 7 0, L_0000015ab6a7b530;  alias, 1 drivers
v0000015ab6923510_0 .net "exp_round", 7 0, L_0000015ab6a7d470;  alias, 1 drivers
v0000015ab6924f50_0 .net "guard", 0 0, L_0000015ab6a7ac70;  1 drivers
v0000015ab6922bb0_0 .net "is_even", 0 0, L_0000015ab6a9b8e0;  1 drivers
v0000015ab6924c30_0 .net "ms", 27 0, L_0000015ab6a7d6f0;  1 drivers
v0000015ab69231f0_0 .net "ms_round", 22 0, L_0000015ab6a7df10;  alias, 1 drivers
v0000015ab6923a10_0 .net "temp", 23 0, L_0000015ab6a7dc90;  1 drivers
L_0000015ab6a7ac70 .part L_0000015ab6a7d6f0, 4, 1;
L_0000015ab6a7b850 .part L_0000015ab6a7d6f0, 0, 4;
L_0000015ab6a7ba30 .reduce/or L_0000015ab6a7b850;
L_0000015ab6a7bad0 .part L_0000015ab6a7d6f0, 5, 1;
L_0000015ab6a7d290 .part L_0000015ab6a7d6f0, 5, 23;
L_0000015ab6a7d3d0 .concat [ 23 1 0 0], L_0000015ab6a7d290, L_0000015ab69cf5d0;
L_0000015ab6a7ec30 .reduce/nor L_0000015ab6a9b8e0;
L_0000015ab6a7f450 .functor MUXZ 24, L_0000015ab69cf660, L_0000015ab69cf618, L_0000015ab6a9aed0, C4<>;
L_0000015ab6a7dc90 .arith/sum 24, L_0000015ab6a7d3d0, L_0000015ab6a7f450;
L_0000015ab6a7df10 .part L_0000015ab6a7dc90, 0, 23;
L_0000015ab6a7e5f0 .part L_0000015ab6a7dc90, 23, 1;
L_0000015ab6a7d510 .concat [ 1 7 0 0], L_0000015ab6a7e5f0, L_0000015ab69cf6a8;
L_0000015ab6a7d470 .arith/sum 8, L_0000015ab6a7b530, L_0000015ab6a7d510;
S_0000015ab69146b0 .scope module, "subsito1" "RestaExp_sum" 5 241, 5 19 0, S_0000015ab6908f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "S";
    .port_info 1 /INPUT 8 "R";
    .port_info 2 /OUTPUT 8 "F";
P_0000015ab690a150 .param/l "BS" 0 5 19, +C4<00000000000000000000000000011111>;
P_0000015ab690a188 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000111>;
P_0000015ab690a1c0 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000010110>;
v0000015ab6959a00_0 .net "Debe", 8 0, L_0000015ab6a76210;  1 drivers
v0000015ab6959e60_0 .net "F", 7 0, L_0000015ab6a77430;  alias, 1 drivers
v0000015ab695a180_0 .net "R", 7 0, L_0000015ab6a751d0;  alias, 1 drivers
v0000015ab695ab80_0 .net "S", 7 0, L_0000015ab6a75590;  alias, 1 drivers
L_0000015ab69cf150 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015ab695b080_0 .net/2u *"_ivl_60", 0 0, L_0000015ab69cf150;  1 drivers
L_0000015ab6a75270 .part L_0000015ab6a75590, 0, 1;
L_0000015ab6a771b0 .part L_0000015ab6a751d0, 0, 1;
L_0000015ab6a75a90 .part L_0000015ab6a76210, 0, 1;
L_0000015ab6a77bb0 .part L_0000015ab6a75590, 1, 1;
L_0000015ab6a75bd0 .part L_0000015ab6a751d0, 1, 1;
L_0000015ab6a75f90 .part L_0000015ab6a76210, 1, 1;
L_0000015ab6a77b10 .part L_0000015ab6a75590, 2, 1;
L_0000015ab6a76d50 .part L_0000015ab6a751d0, 2, 1;
L_0000015ab6a76990 .part L_0000015ab6a76210, 2, 1;
L_0000015ab6a77250 .part L_0000015ab6a75590, 3, 1;
L_0000015ab6a772f0 .part L_0000015ab6a751d0, 3, 1;
L_0000015ab6a76850 .part L_0000015ab6a76210, 3, 1;
L_0000015ab6a75db0 .part L_0000015ab6a75590, 4, 1;
L_0000015ab6a76030 .part L_0000015ab6a751d0, 4, 1;
L_0000015ab6a77890 .part L_0000015ab6a76210, 4, 1;
L_0000015ab6a76490 .part L_0000015ab6a75590, 5, 1;
L_0000015ab6a77930 .part L_0000015ab6a751d0, 5, 1;
L_0000015ab6a763f0 .part L_0000015ab6a76210, 5, 1;
L_0000015ab6a76170 .part L_0000015ab6a75590, 6, 1;
L_0000015ab6a77c50 .part L_0000015ab6a751d0, 6, 1;
L_0000015ab6a774d0 .part L_0000015ab6a76210, 6, 1;
L_0000015ab6a76ad0 .part L_0000015ab6a75590, 7, 1;
L_0000015ab6a77390 .part L_0000015ab6a751d0, 7, 1;
L_0000015ab6a77f70 .part L_0000015ab6a76210, 7, 1;
LS_0000015ab6a77430_0_0 .concat8 [ 1 1 1 1], L_0000015ab6a59d60, L_0000015ab6a59350, L_0000015ab6a5a770, L_0000015ab6a5a230;
LS_0000015ab6a77430_0_4 .concat8 [ 1 1 1 1], L_0000015ab6a597b0, L_0000015ab6a5a2a0, L_0000015ab6a94aa0, L_0000015ab6a94330;
L_0000015ab6a77430 .concat8 [ 4 4 0 0], LS_0000015ab6a77430_0_0, LS_0000015ab6a77430_0_4;
LS_0000015ab6a76210_0_0 .concat8 [ 1 1 1 1], L_0000015ab69cf150, L_0000015ab6a59820, L_0000015ab6a59580, L_0000015ab6a59270;
LS_0000015ab6a76210_0_4 .concat8 [ 1 1 1 1], L_0000015ab6a5ac40, L_0000015ab6a59190, L_0000015ab6a59970, L_0000015ab6a93fb0;
LS_0000015ab6a76210_0_8 .concat8 [ 1 0 0 0], L_0000015ab6a94fe0;
L_0000015ab6a76210 .concat8 [ 4 4 1 0], LS_0000015ab6a76210_0_0, LS_0000015ab6a76210_0_4, LS_0000015ab6a76210_0_8;
S_0000015ab69138a0 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_0000015ab69146b0;
 .timescale -9 -12;
P_0000015ab6762c30 .param/l "i" 0 5 28, +C4<00>;
S_0000015ab6915010 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000015ab69138a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a594a0 .functor NOT 1, L_0000015ab6a75270, C4<0>, C4<0>, C4<0>;
L_0000015ab6a5a460 .functor AND 1, L_0000015ab6a594a0, L_0000015ab6a771b0, C4<1>, C4<1>;
L_0000015ab6a5ab60 .functor NOT 1, L_0000015ab6a75270, C4<0>, C4<0>, C4<0>;
L_0000015ab6a593c0 .functor AND 1, L_0000015ab6a5ab60, L_0000015ab6a75a90, C4<1>, C4<1>;
L_0000015ab6a59eb0 .functor OR 1, L_0000015ab6a5a460, L_0000015ab6a593c0, C4<0>, C4<0>;
L_0000015ab6a5a9a0 .functor AND 1, L_0000015ab6a771b0, L_0000015ab6a75a90, C4<1>, C4<1>;
L_0000015ab6a59820 .functor OR 1, L_0000015ab6a59eb0, L_0000015ab6a5a9a0, C4<0>, C4<0>;
L_0000015ab6a59c80 .functor XOR 1, L_0000015ab6a75270, L_0000015ab6a771b0, C4<0>, C4<0>;
L_0000015ab6a59d60 .functor XOR 1, L_0000015ab6a59c80, L_0000015ab6a75a90, C4<0>, C4<0>;
v0000015ab6923f10_0 .net "Debe", 0 0, L_0000015ab6a59820;  1 drivers
v0000015ab6925090_0 .net "Din", 0 0, L_0000015ab6a75a90;  1 drivers
v0000015ab6923fb0_0 .net "Dout", 0 0, L_0000015ab6a59d60;  1 drivers
v0000015ab6923330_0 .net "Ri", 0 0, L_0000015ab6a771b0;  1 drivers
v0000015ab69238d0_0 .net "Si", 0 0, L_0000015ab6a75270;  1 drivers
v0000015ab6923970_0 .net *"_ivl_0", 0 0, L_0000015ab6a594a0;  1 drivers
v0000015ab6924550_0 .net *"_ivl_10", 0 0, L_0000015ab6a5a9a0;  1 drivers
v0000015ab6924050_0 .net *"_ivl_14", 0 0, L_0000015ab6a59c80;  1 drivers
v0000015ab6924910_0 .net *"_ivl_2", 0 0, L_0000015ab6a5a460;  1 drivers
v0000015ab69249b0_0 .net *"_ivl_4", 0 0, L_0000015ab6a5ab60;  1 drivers
v0000015ab6924a50_0 .net *"_ivl_6", 0 0, L_0000015ab6a593c0;  1 drivers
v0000015ab69229d0_0 .net *"_ivl_8", 0 0, L_0000015ab6a59eb0;  1 drivers
S_0000015ab6915330 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_0000015ab69146b0;
 .timescale -9 -12;
P_0000015ab67630f0 .param/l "i" 0 5 28, +C4<01>;
S_0000015ab6915b00 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000015ab6915330;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a592e0 .functor NOT 1, L_0000015ab6a77bb0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a5a1c0 .functor AND 1, L_0000015ab6a592e0, L_0000015ab6a75bd0, C4<1>, C4<1>;
L_0000015ab6a5aa10 .functor NOT 1, L_0000015ab6a77bb0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a5aa80 .functor AND 1, L_0000015ab6a5aa10, L_0000015ab6a75f90, C4<1>, C4<1>;
L_0000015ab6a5a000 .functor OR 1, L_0000015ab6a5a1c0, L_0000015ab6a5aa80, C4<0>, C4<0>;
L_0000015ab6a59890 .functor AND 1, L_0000015ab6a75bd0, L_0000015ab6a75f90, C4<1>, C4<1>;
L_0000015ab6a59580 .functor OR 1, L_0000015ab6a5a000, L_0000015ab6a59890, C4<0>, C4<0>;
L_0000015ab6a59120 .functor XOR 1, L_0000015ab6a77bb0, L_0000015ab6a75bd0, C4<0>, C4<0>;
L_0000015ab6a59350 .functor XOR 1, L_0000015ab6a59120, L_0000015ab6a75f90, C4<0>, C4<0>;
v0000015ab6922a70_0 .net "Debe", 0 0, L_0000015ab6a59580;  1 drivers
v0000015ab69586a0_0 .net "Din", 0 0, L_0000015ab6a75f90;  1 drivers
v0000015ab6958b00_0 .net "Dout", 0 0, L_0000015ab6a59350;  1 drivers
v0000015ab6959320_0 .net "Ri", 0 0, L_0000015ab6a75bd0;  1 drivers
v0000015ab6958ec0_0 .net "Si", 0 0, L_0000015ab6a77bb0;  1 drivers
v0000015ab6957520_0 .net *"_ivl_0", 0 0, L_0000015ab6a592e0;  1 drivers
v0000015ab6958c40_0 .net *"_ivl_10", 0 0, L_0000015ab6a59890;  1 drivers
v0000015ab69578e0_0 .net *"_ivl_14", 0 0, L_0000015ab6a59120;  1 drivers
v0000015ab69572a0_0 .net *"_ivl_2", 0 0, L_0000015ab6a5a1c0;  1 drivers
v0000015ab6957d40_0 .net *"_ivl_4", 0 0, L_0000015ab6a5aa10;  1 drivers
v0000015ab6958ba0_0 .net *"_ivl_6", 0 0, L_0000015ab6a5aa80;  1 drivers
v0000015ab69581a0_0 .net *"_ivl_8", 0 0, L_0000015ab6a5a000;  1 drivers
S_0000015ab69154c0 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_0000015ab69146b0;
 .timescale -9 -12;
P_0000015ab67627f0 .param/l "i" 0 5 28, +C4<010>;
S_0000015ab6915c90 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000015ab69154c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a5a700 .functor NOT 1, L_0000015ab6a77b10, C4<0>, C4<0>, C4<0>;
L_0000015ab6a5a070 .functor AND 1, L_0000015ab6a5a700, L_0000015ab6a76d50, C4<1>, C4<1>;
L_0000015ab6a5a5b0 .functor NOT 1, L_0000015ab6a77b10, C4<0>, C4<0>, C4<0>;
L_0000015ab6a5a690 .functor AND 1, L_0000015ab6a5a5b0, L_0000015ab6a76990, C4<1>, C4<1>;
L_0000015ab6a5a540 .functor OR 1, L_0000015ab6a5a070, L_0000015ab6a5a690, C4<0>, C4<0>;
L_0000015ab6a5a150 .functor AND 1, L_0000015ab6a76d50, L_0000015ab6a76990, C4<1>, C4<1>;
L_0000015ab6a59270 .functor OR 1, L_0000015ab6a5a540, L_0000015ab6a5a150, C4<0>, C4<0>;
L_0000015ab6a59dd0 .functor XOR 1, L_0000015ab6a77b10, L_0000015ab6a76d50, C4<0>, C4<0>;
L_0000015ab6a5a770 .functor XOR 1, L_0000015ab6a59dd0, L_0000015ab6a76990, C4<0>, C4<0>;
v0000015ab69582e0_0 .net "Debe", 0 0, L_0000015ab6a59270;  1 drivers
v0000015ab69584c0_0 .net "Din", 0 0, L_0000015ab6a76990;  1 drivers
v0000015ab6957480_0 .net "Dout", 0 0, L_0000015ab6a5a770;  1 drivers
v0000015ab6958e20_0 .net "Ri", 0 0, L_0000015ab6a76d50;  1 drivers
v0000015ab69573e0_0 .net "Si", 0 0, L_0000015ab6a77b10;  1 drivers
v0000015ab6957c00_0 .net *"_ivl_0", 0 0, L_0000015ab6a5a700;  1 drivers
v0000015ab6957340_0 .net *"_ivl_10", 0 0, L_0000015ab6a5a150;  1 drivers
v0000015ab69575c0_0 .net *"_ivl_14", 0 0, L_0000015ab6a59dd0;  1 drivers
v0000015ab6959460_0 .net *"_ivl_2", 0 0, L_0000015ab6a5a070;  1 drivers
v0000015ab6957980_0 .net *"_ivl_4", 0 0, L_0000015ab6a5a5b0;  1 drivers
v0000015ab6958100_0 .net *"_ivl_6", 0 0, L_0000015ab6a5a690;  1 drivers
v0000015ab6958380_0 .net *"_ivl_8", 0 0, L_0000015ab6a5a540;  1 drivers
S_0000015ab6916140 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_0000015ab69146b0;
 .timescale -9 -12;
P_0000015ab6762df0 .param/l "i" 0 5 28, +C4<011>;
S_0000015ab69162d0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000015ab6916140;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a596d0 .functor NOT 1, L_0000015ab6a77250, C4<0>, C4<0>, C4<0>;
L_0000015ab6a5aaf0 .functor AND 1, L_0000015ab6a596d0, L_0000015ab6a772f0, C4<1>, C4<1>;
L_0000015ab6a595f0 .functor NOT 1, L_0000015ab6a77250, C4<0>, C4<0>, C4<0>;
L_0000015ab6a599e0 .functor AND 1, L_0000015ab6a595f0, L_0000015ab6a76850, C4<1>, C4<1>;
L_0000015ab6a5a7e0 .functor OR 1, L_0000015ab6a5aaf0, L_0000015ab6a599e0, C4<0>, C4<0>;
L_0000015ab6a59f20 .functor AND 1, L_0000015ab6a772f0, L_0000015ab6a76850, C4<1>, C4<1>;
L_0000015ab6a5ac40 .functor OR 1, L_0000015ab6a5a7e0, L_0000015ab6a59f20, C4<0>, C4<0>;
L_0000015ab6a5a0e0 .functor XOR 1, L_0000015ab6a77250, L_0000015ab6a772f0, C4<0>, C4<0>;
L_0000015ab6a5a230 .functor XOR 1, L_0000015ab6a5a0e0, L_0000015ab6a76850, C4<0>, C4<0>;
v0000015ab6957e80_0 .net "Debe", 0 0, L_0000015ab6a5ac40;  1 drivers
v0000015ab69593c0_0 .net "Din", 0 0, L_0000015ab6a76850;  1 drivers
v0000015ab6958880_0 .net "Dout", 0 0, L_0000015ab6a5a230;  1 drivers
v0000015ab6958600_0 .net "Ri", 0 0, L_0000015ab6a772f0;  1 drivers
v0000015ab6958f60_0 .net "Si", 0 0, L_0000015ab6a77250;  1 drivers
v0000015ab6957700_0 .net *"_ivl_0", 0 0, L_0000015ab6a596d0;  1 drivers
v0000015ab6957660_0 .net *"_ivl_10", 0 0, L_0000015ab6a59f20;  1 drivers
v0000015ab6957ac0_0 .net *"_ivl_14", 0 0, L_0000015ab6a5a0e0;  1 drivers
v0000015ab6958740_0 .net *"_ivl_2", 0 0, L_0000015ab6a5aaf0;  1 drivers
v0000015ab6957840_0 .net *"_ivl_4", 0 0, L_0000015ab6a595f0;  1 drivers
v0000015ab6959780_0 .net *"_ivl_6", 0 0, L_0000015ab6a599e0;  1 drivers
v0000015ab6957200_0 .net *"_ivl_8", 0 0, L_0000015ab6a5a7e0;  1 drivers
S_0000015ab6974c30 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_0000015ab69146b0;
 .timescale -9 -12;
P_0000015ab6762830 .param/l "i" 0 5 28, +C4<0100>;
S_0000015ab6974dc0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000015ab6974c30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a59740 .functor NOT 1, L_0000015ab6a75db0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a5a3f0 .functor AND 1, L_0000015ab6a59740, L_0000015ab6a76030, C4<1>, C4<1>;
L_0000015ab6a5acb0 .functor NOT 1, L_0000015ab6a75db0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a5a620 .functor AND 1, L_0000015ab6a5acb0, L_0000015ab6a77890, C4<1>, C4<1>;
L_0000015ab6a5a850 .functor OR 1, L_0000015ab6a5a3f0, L_0000015ab6a5a620, C4<0>, C4<0>;
L_0000015ab6a5a310 .functor AND 1, L_0000015ab6a76030, L_0000015ab6a77890, C4<1>, C4<1>;
L_0000015ab6a59190 .functor OR 1, L_0000015ab6a5a850, L_0000015ab6a5a310, C4<0>, C4<0>;
L_0000015ab6a5a380 .functor XOR 1, L_0000015ab6a75db0, L_0000015ab6a76030, C4<0>, C4<0>;
L_0000015ab6a597b0 .functor XOR 1, L_0000015ab6a5a380, L_0000015ab6a77890, C4<0>, C4<0>;
v0000015ab69577a0_0 .net "Debe", 0 0, L_0000015ab6a59190;  1 drivers
v0000015ab6957a20_0 .net "Din", 0 0, L_0000015ab6a77890;  1 drivers
v0000015ab6958420_0 .net "Dout", 0 0, L_0000015ab6a597b0;  1 drivers
v0000015ab6957b60_0 .net "Ri", 0 0, L_0000015ab6a76030;  1 drivers
v0000015ab6958060_0 .net "Si", 0 0, L_0000015ab6a75db0;  1 drivers
v0000015ab6958560_0 .net *"_ivl_0", 0 0, L_0000015ab6a59740;  1 drivers
v0000015ab6959640_0 .net *"_ivl_10", 0 0, L_0000015ab6a5a310;  1 drivers
v0000015ab6957ca0_0 .net *"_ivl_14", 0 0, L_0000015ab6a5a380;  1 drivers
v0000015ab6958240_0 .net *"_ivl_2", 0 0, L_0000015ab6a5a3f0;  1 drivers
v0000015ab6957de0_0 .net *"_ivl_4", 0 0, L_0000015ab6a5acb0;  1 drivers
v0000015ab6957f20_0 .net *"_ivl_6", 0 0, L_0000015ab6a5a620;  1 drivers
v0000015ab6959140_0 .net *"_ivl_8", 0 0, L_0000015ab6a5a850;  1 drivers
S_0000015ab6973e20 .scope generate, "genblk1[5]" "genblk1[5]" 5 28, 5 28 0, S_0000015ab69146b0;
 .timescale -9 -12;
P_0000015ab6762e30 .param/l "i" 0 5 28, +C4<0101>;
S_0000015ab6972840 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000015ab6973e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a59200 .functor NOT 1, L_0000015ab6a76490, C4<0>, C4<0>, C4<0>;
L_0000015ab6a5a8c0 .functor AND 1, L_0000015ab6a59200, L_0000015ab6a77930, C4<1>, C4<1>;
L_0000015ab6a59660 .functor NOT 1, L_0000015ab6a76490, C4<0>, C4<0>, C4<0>;
L_0000015ab6a59ba0 .functor AND 1, L_0000015ab6a59660, L_0000015ab6a763f0, C4<1>, C4<1>;
L_0000015ab6a5a930 .functor OR 1, L_0000015ab6a5a8c0, L_0000015ab6a59ba0, C4<0>, C4<0>;
L_0000015ab6a59900 .functor AND 1, L_0000015ab6a77930, L_0000015ab6a763f0, C4<1>, C4<1>;
L_0000015ab6a59970 .functor OR 1, L_0000015ab6a5a930, L_0000015ab6a59900, C4<0>, C4<0>;
L_0000015ab6a59a50 .functor XOR 1, L_0000015ab6a76490, L_0000015ab6a77930, C4<0>, C4<0>;
L_0000015ab6a5a2a0 .functor XOR 1, L_0000015ab6a59a50, L_0000015ab6a763f0, C4<0>, C4<0>;
v0000015ab69595a0_0 .net "Debe", 0 0, L_0000015ab6a59970;  1 drivers
v0000015ab6957fc0_0 .net "Din", 0 0, L_0000015ab6a763f0;  1 drivers
v0000015ab69587e0_0 .net "Dout", 0 0, L_0000015ab6a5a2a0;  1 drivers
v0000015ab6958920_0 .net "Ri", 0 0, L_0000015ab6a77930;  1 drivers
v0000015ab6958ce0_0 .net "Si", 0 0, L_0000015ab6a76490;  1 drivers
v0000015ab69589c0_0 .net *"_ivl_0", 0 0, L_0000015ab6a59200;  1 drivers
v0000015ab6958d80_0 .net *"_ivl_10", 0 0, L_0000015ab6a59900;  1 drivers
v0000015ab6958a60_0 .net *"_ivl_14", 0 0, L_0000015ab6a59a50;  1 drivers
v0000015ab69596e0_0 .net *"_ivl_2", 0 0, L_0000015ab6a5a8c0;  1 drivers
v0000015ab6959000_0 .net *"_ivl_4", 0 0, L_0000015ab6a59660;  1 drivers
v0000015ab69590a0_0 .net *"_ivl_6", 0 0, L_0000015ab6a59ba0;  1 drivers
v0000015ab69591e0_0 .net *"_ivl_8", 0 0, L_0000015ab6a5a930;  1 drivers
S_0000015ab6972520 .scope generate, "genblk1[6]" "genblk1[6]" 5 28, 5 28 0, S_0000015ab69146b0;
 .timescale -9 -12;
P_0000015ab6762d30 .param/l "i" 0 5 28, +C4<0110>;
S_0000015ab6972390 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000015ab6972520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a59ac0 .functor NOT 1, L_0000015ab6a76170, C4<0>, C4<0>, C4<0>;
L_0000015ab6a5a4d0 .functor AND 1, L_0000015ab6a59ac0, L_0000015ab6a77c50, C4<1>, C4<1>;
L_0000015ab6a59b30 .functor NOT 1, L_0000015ab6a76170, C4<0>, C4<0>, C4<0>;
L_0000015ab6a5af50 .functor AND 1, L_0000015ab6a59b30, L_0000015ab6a774d0, C4<1>, C4<1>;
L_0000015ab6a950c0 .functor OR 1, L_0000015ab6a5a4d0, L_0000015ab6a5af50, C4<0>, C4<0>;
L_0000015ab6a94020 .functor AND 1, L_0000015ab6a77c50, L_0000015ab6a774d0, C4<1>, C4<1>;
L_0000015ab6a93fb0 .functor OR 1, L_0000015ab6a950c0, L_0000015ab6a94020, C4<0>, C4<0>;
L_0000015ab6a93d10 .functor XOR 1, L_0000015ab6a76170, L_0000015ab6a77c50, C4<0>, C4<0>;
L_0000015ab6a94aa0 .functor XOR 1, L_0000015ab6a93d10, L_0000015ab6a774d0, C4<0>, C4<0>;
v0000015ab6959820_0 .net "Debe", 0 0, L_0000015ab6a93fb0;  1 drivers
v0000015ab6959280_0 .net "Din", 0 0, L_0000015ab6a774d0;  1 drivers
v0000015ab6959500_0 .net "Dout", 0 0, L_0000015ab6a94aa0;  1 drivers
v0000015ab69570c0_0 .net "Ri", 0 0, L_0000015ab6a77c50;  1 drivers
v0000015ab6957160_0 .net "Si", 0 0, L_0000015ab6a76170;  1 drivers
v0000015ab6959dc0_0 .net *"_ivl_0", 0 0, L_0000015ab6a59ac0;  1 drivers
v0000015ab695b120_0 .net *"_ivl_10", 0 0, L_0000015ab6a94020;  1 drivers
v0000015ab695ad60_0 .net *"_ivl_14", 0 0, L_0000015ab6a93d10;  1 drivers
v0000015ab695bda0_0 .net *"_ivl_2", 0 0, L_0000015ab6a5a4d0;  1 drivers
v0000015ab695b800_0 .net *"_ivl_4", 0 0, L_0000015ab6a59b30;  1 drivers
v0000015ab695b580_0 .net *"_ivl_6", 0 0, L_0000015ab6a5af50;  1 drivers
v0000015ab6959b40_0 .net *"_ivl_8", 0 0, L_0000015ab6a950c0;  1 drivers
S_0000015ab6974780 .scope generate, "genblk1[7]" "genblk1[7]" 5 28, 5 28 0, S_0000015ab69146b0;
 .timescale -9 -12;
P_0000015ab67629b0 .param/l "i" 0 5 28, +C4<0111>;
S_0000015ab6973650 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000015ab6974780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a94e20 .functor NOT 1, L_0000015ab6a76ad0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a93990 .functor AND 1, L_0000015ab6a94e20, L_0000015ab6a77390, C4<1>, C4<1>;
L_0000015ab6a94480 .functor NOT 1, L_0000015ab6a76ad0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a95130 .functor AND 1, L_0000015ab6a94480, L_0000015ab6a77f70, C4<1>, C4<1>;
L_0000015ab6a93ae0 .functor OR 1, L_0000015ab6a93990, L_0000015ab6a95130, C4<0>, C4<0>;
L_0000015ab6a93840 .functor AND 1, L_0000015ab6a77390, L_0000015ab6a77f70, C4<1>, C4<1>;
L_0000015ab6a94fe0 .functor OR 1, L_0000015ab6a93ae0, L_0000015ab6a93840, C4<0>, C4<0>;
L_0000015ab6a938b0 .functor XOR 1, L_0000015ab6a76ad0, L_0000015ab6a77390, C4<0>, C4<0>;
L_0000015ab6a94330 .functor XOR 1, L_0000015ab6a938b0, L_0000015ab6a77f70, C4<0>, C4<0>;
v0000015ab69598c0_0 .net "Debe", 0 0, L_0000015ab6a94fe0;  1 drivers
v0000015ab695b620_0 .net "Din", 0 0, L_0000015ab6a77f70;  1 drivers
v0000015ab6959aa0_0 .net "Dout", 0 0, L_0000015ab6a94330;  1 drivers
v0000015ab695a9a0_0 .net "Ri", 0 0, L_0000015ab6a77390;  1 drivers
v0000015ab695a400_0 .net "Si", 0 0, L_0000015ab6a76ad0;  1 drivers
v0000015ab695b6c0_0 .net *"_ivl_0", 0 0, L_0000015ab6a94e20;  1 drivers
v0000015ab695a680_0 .net *"_ivl_10", 0 0, L_0000015ab6a93840;  1 drivers
v0000015ab695b440_0 .net *"_ivl_14", 0 0, L_0000015ab6a938b0;  1 drivers
v0000015ab6959be0_0 .net *"_ivl_2", 0 0, L_0000015ab6a93990;  1 drivers
v0000015ab695a0e0_0 .net *"_ivl_4", 0 0, L_0000015ab6a94480;  1 drivers
v0000015ab6959d20_0 .net *"_ivl_6", 0 0, L_0000015ab6a95130;  1 drivers
v0000015ab6959c80_0 .net *"_ivl_8", 0 0, L_0000015ab6a93ae0;  1 drivers
S_0000015ab69750e0 .scope module, "subsito2" "RestaExp_sum" 5 242, 5 19 0, S_0000015ab6908f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "S";
    .port_info 1 /INPUT 8 "R";
    .port_info 2 /OUTPUT 8 "F";
P_0000015ab690a2b0 .param/l "BS" 0 5 19, +C4<00000000000000000000000000011111>;
P_0000015ab690a2e8 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000111>;
P_0000015ab690a320 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000010110>;
v0000015ab695c660_0 .net "Debe", 8 0, L_0000015ab6a75e50;  1 drivers
v0000015ab695c700_0 .net "F", 7 0, L_0000015ab6a777f0;  alias, 1 drivers
v0000015ab695ca20_0 .net "R", 7 0, L_0000015ab6a75590;  alias, 1 drivers
v0000015ab695cac0_0 .net "S", 7 0, L_0000015ab6a751d0;  alias, 1 drivers
L_0000015ab69cf198 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015ab695cde0_0 .net/2u *"_ivl_60", 0 0, L_0000015ab69cf198;  1 drivers
L_0000015ab6a76e90 .part L_0000015ab6a751d0, 0, 1;
L_0000015ab6a76350 .part L_0000015ab6a75590, 0, 1;
L_0000015ab6a78010 .part L_0000015ab6a75e50, 0, 1;
L_0000015ab6a760d0 .part L_0000015ab6a751d0, 1, 1;
L_0000015ab6a76f30 .part L_0000015ab6a75590, 1, 1;
L_0000015ab6a75b30 .part L_0000015ab6a75e50, 1, 1;
L_0000015ab6a76b70 .part L_0000015ab6a751d0, 2, 1;
L_0000015ab6a76fd0 .part L_0000015ab6a75590, 2, 1;
L_0000015ab6a76530 .part L_0000015ab6a75e50, 2, 1;
L_0000015ab6a762b0 .part L_0000015ab6a751d0, 3, 1;
L_0000015ab6a765d0 .part L_0000015ab6a75590, 3, 1;
L_0000015ab6a767b0 .part L_0000015ab6a75e50, 3, 1;
L_0000015ab6a76670 .part L_0000015ab6a751d0, 4, 1;
L_0000015ab6a77570 .part L_0000015ab6a75590, 4, 1;
L_0000015ab6a76a30 .part L_0000015ab6a75e50, 4, 1;
L_0000015ab6a76c10 .part L_0000015ab6a751d0, 5, 1;
L_0000015ab6a76cb0 .part L_0000015ab6a75590, 5, 1;
L_0000015ab6a76710 .part L_0000015ab6a75e50, 5, 1;
L_0000015ab6a75c70 .part L_0000015ab6a751d0, 6, 1;
L_0000015ab6a759f0 .part L_0000015ab6a75590, 6, 1;
L_0000015ab6a768f0 .part L_0000015ab6a75e50, 6, 1;
L_0000015ab6a77070 .part L_0000015ab6a751d0, 7, 1;
L_0000015ab6a76df0 .part L_0000015ab6a75590, 7, 1;
L_0000015ab6a77110 .part L_0000015ab6a75e50, 7, 1;
LS_0000015ab6a777f0_0_0 .concat8 [ 1 1 1 1], L_0000015ab6a951a0, L_0000015ab6a93df0, L_0000015ab6a945d0, L_0000015ab6a93f40;
LS_0000015ab6a777f0_0_4 .concat8 [ 1 1 1 1], L_0000015ab6a94790, L_0000015ab6a95440, L_0000015ab6a95ad0, L_0000015ab6a96780;
L_0000015ab6a777f0 .concat8 [ 4 4 0 0], LS_0000015ab6a777f0_0_0, LS_0000015ab6a777f0_0_4;
LS_0000015ab6a75e50_0_0 .concat8 [ 1 1 1 1], L_0000015ab69cf198, L_0000015ab6a93c30, L_0000015ab6a93d80, L_0000015ab6a94800;
LS_0000015ab6a75e50_0_4 .concat8 [ 1 1 1 1], L_0000015ab6a93ed0, L_0000015ab6a94720, L_0000015ab6a96a20, L_0000015ab6a960f0;
LS_0000015ab6a75e50_0_8 .concat8 [ 1 0 0 0], L_0000015ab6a95910;
L_0000015ab6a75e50 .concat8 [ 4 4 1 0], LS_0000015ab6a75e50_0_0, LS_0000015ab6a75e50_0_4, LS_0000015ab6a75e50_0_8;
S_0000015ab6975a40 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_0000015ab69750e0;
 .timescale -9 -12;
P_0000015ab67624f0 .param/l "i" 0 5 28, +C4<00>;
S_0000015ab6975400 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000015ab6975a40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a93920 .functor NOT 1, L_0000015ab6a76e90, C4<0>, C4<0>, C4<0>;
L_0000015ab6a94e90 .functor AND 1, L_0000015ab6a93920, L_0000015ab6a76350, C4<1>, C4<1>;
L_0000015ab6a94f00 .functor NOT 1, L_0000015ab6a76e90, C4<0>, C4<0>, C4<0>;
L_0000015ab6a94250 .functor AND 1, L_0000015ab6a94f00, L_0000015ab6a78010, C4<1>, C4<1>;
L_0000015ab6a95050 .functor OR 1, L_0000015ab6a94e90, L_0000015ab6a94250, C4<0>, C4<0>;
L_0000015ab6a944f0 .functor AND 1, L_0000015ab6a76350, L_0000015ab6a78010, C4<1>, C4<1>;
L_0000015ab6a93c30 .functor OR 1, L_0000015ab6a95050, L_0000015ab6a944f0, C4<0>, C4<0>;
L_0000015ab6a937d0 .functor XOR 1, L_0000015ab6a76e90, L_0000015ab6a76350, C4<0>, C4<0>;
L_0000015ab6a951a0 .functor XOR 1, L_0000015ab6a937d0, L_0000015ab6a78010, C4<0>, C4<0>;
v0000015ab695a4a0_0 .net "Debe", 0 0, L_0000015ab6a93c30;  1 drivers
v0000015ab695a360_0 .net "Din", 0 0, L_0000015ab6a78010;  1 drivers
v0000015ab695b300_0 .net "Dout", 0 0, L_0000015ab6a951a0;  1 drivers
v0000015ab695b8a0_0 .net "Ri", 0 0, L_0000015ab6a76350;  1 drivers
v0000015ab6959f00_0 .net "Si", 0 0, L_0000015ab6a76e90;  1 drivers
v0000015ab695a900_0 .net *"_ivl_0", 0 0, L_0000015ab6a93920;  1 drivers
v0000015ab695a220_0 .net *"_ivl_10", 0 0, L_0000015ab6a944f0;  1 drivers
v0000015ab695b1c0_0 .net *"_ivl_14", 0 0, L_0000015ab6a937d0;  1 drivers
v0000015ab695b260_0 .net *"_ivl_2", 0 0, L_0000015ab6a94e90;  1 drivers
v0000015ab695ae00_0 .net *"_ivl_4", 0 0, L_0000015ab6a94f00;  1 drivers
v0000015ab695b760_0 .net *"_ivl_6", 0 0, L_0000015ab6a94250;  1 drivers
v0000015ab695bb20_0 .net *"_ivl_8", 0 0, L_0000015ab6a95050;  1 drivers
S_0000015ab6972200 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_0000015ab69750e0;
 .timescale -9 -12;
P_0000015ab6762230 .param/l "i" 0 5 28, +C4<01>;
S_0000015ab6975270 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000015ab6972200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a93b50 .functor NOT 1, L_0000015ab6a760d0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a94100 .functor AND 1, L_0000015ab6a93b50, L_0000015ab6a76f30, C4<1>, C4<1>;
L_0000015ab6a94d40 .functor NOT 1, L_0000015ab6a760d0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a95210 .functor AND 1, L_0000015ab6a94d40, L_0000015ab6a75b30, C4<1>, C4<1>;
L_0000015ab6a93680 .functor OR 1, L_0000015ab6a94100, L_0000015ab6a95210, C4<0>, C4<0>;
L_0000015ab6a936f0 .functor AND 1, L_0000015ab6a76f30, L_0000015ab6a75b30, C4<1>, C4<1>;
L_0000015ab6a93d80 .functor OR 1, L_0000015ab6a93680, L_0000015ab6a936f0, C4<0>, C4<0>;
L_0000015ab6a94db0 .functor XOR 1, L_0000015ab6a760d0, L_0000015ab6a76f30, C4<0>, C4<0>;
L_0000015ab6a93df0 .functor XOR 1, L_0000015ab6a94db0, L_0000015ab6a75b30, C4<0>, C4<0>;
v0000015ab6959960_0 .net "Debe", 0 0, L_0000015ab6a93d80;  1 drivers
v0000015ab695a540_0 .net "Din", 0 0, L_0000015ab6a75b30;  1 drivers
v0000015ab695a2c0_0 .net "Dout", 0 0, L_0000015ab6a93df0;  1 drivers
v0000015ab695bbc0_0 .net "Ri", 0 0, L_0000015ab6a76f30;  1 drivers
v0000015ab6959fa0_0 .net "Si", 0 0, L_0000015ab6a760d0;  1 drivers
v0000015ab695a040_0 .net *"_ivl_0", 0 0, L_0000015ab6a93b50;  1 drivers
v0000015ab695a5e0_0 .net *"_ivl_10", 0 0, L_0000015ab6a936f0;  1 drivers
v0000015ab695aea0_0 .net *"_ivl_14", 0 0, L_0000015ab6a94db0;  1 drivers
v0000015ab695a720_0 .net *"_ivl_2", 0 0, L_0000015ab6a94100;  1 drivers
v0000015ab695b940_0 .net *"_ivl_4", 0 0, L_0000015ab6a94d40;  1 drivers
v0000015ab695b9e0_0 .net *"_ivl_6", 0 0, L_0000015ab6a95210;  1 drivers
v0000015ab695a7c0_0 .net *"_ivl_8", 0 0, L_0000015ab6a93680;  1 drivers
S_0000015ab69742d0 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_0000015ab69750e0;
 .timescale -9 -12;
P_0000015ab6762530 .param/l "i" 0 5 28, +C4<010>;
S_0000015ab6975590 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000015ab69742d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a93760 .functor NOT 1, L_0000015ab6a76b70, C4<0>, C4<0>, C4<0>;
L_0000015ab6a94cd0 .functor AND 1, L_0000015ab6a93760, L_0000015ab6a76fd0, C4<1>, C4<1>;
L_0000015ab6a93a00 .functor NOT 1, L_0000015ab6a76b70, C4<0>, C4<0>, C4<0>;
L_0000015ab6a94f70 .functor AND 1, L_0000015ab6a93a00, L_0000015ab6a76530, C4<1>, C4<1>;
L_0000015ab6a943a0 .functor OR 1, L_0000015ab6a94cd0, L_0000015ab6a94f70, C4<0>, C4<0>;
L_0000015ab6a94560 .functor AND 1, L_0000015ab6a76fd0, L_0000015ab6a76530, C4<1>, C4<1>;
L_0000015ab6a94800 .functor OR 1, L_0000015ab6a943a0, L_0000015ab6a94560, C4<0>, C4<0>;
L_0000015ab6a93a70 .functor XOR 1, L_0000015ab6a76b70, L_0000015ab6a76fd0, C4<0>, C4<0>;
L_0000015ab6a945d0 .functor XOR 1, L_0000015ab6a93a70, L_0000015ab6a76530, C4<0>, C4<0>;
v0000015ab695bf80_0 .net "Debe", 0 0, L_0000015ab6a94800;  1 drivers
v0000015ab695b3a0_0 .net "Din", 0 0, L_0000015ab6a76530;  1 drivers
v0000015ab695a860_0 .net "Dout", 0 0, L_0000015ab6a945d0;  1 drivers
v0000015ab695aa40_0 .net "Ri", 0 0, L_0000015ab6a76fd0;  1 drivers
v0000015ab695aae0_0 .net "Si", 0 0, L_0000015ab6a76b70;  1 drivers
v0000015ab695ac20_0 .net *"_ivl_0", 0 0, L_0000015ab6a93760;  1 drivers
v0000015ab695acc0_0 .net *"_ivl_10", 0 0, L_0000015ab6a94560;  1 drivers
v0000015ab695af40_0 .net *"_ivl_14", 0 0, L_0000015ab6a93a70;  1 drivers
v0000015ab695afe0_0 .net *"_ivl_2", 0 0, L_0000015ab6a94cd0;  1 drivers
v0000015ab695b4e0_0 .net *"_ivl_4", 0 0, L_0000015ab6a93a00;  1 drivers
v0000015ab695ba80_0 .net *"_ivl_6", 0 0, L_0000015ab6a94f70;  1 drivers
v0000015ab695bc60_0 .net *"_ivl_8", 0 0, L_0000015ab6a943a0;  1 drivers
S_0000015ab6975720 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_0000015ab69750e0;
 .timescale -9 -12;
P_0000015ab6763130 .param/l "i" 0 5 28, +C4<011>;
S_0000015ab69726b0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000015ab6975720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a93bc0 .functor NOT 1, L_0000015ab6a762b0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a94640 .functor AND 1, L_0000015ab6a93bc0, L_0000015ab6a765d0, C4<1>, C4<1>;
L_0000015ab6a93ca0 .functor NOT 1, L_0000015ab6a762b0, C4<0>, C4<0>, C4<0>;
L_0000015ab6a94950 .functor AND 1, L_0000015ab6a93ca0, L_0000015ab6a767b0, C4<1>, C4<1>;
L_0000015ab6a94a30 .functor OR 1, L_0000015ab6a94640, L_0000015ab6a94950, C4<0>, C4<0>;
L_0000015ab6a93e60 .functor AND 1, L_0000015ab6a765d0, L_0000015ab6a767b0, C4<1>, C4<1>;
L_0000015ab6a93ed0 .functor OR 1, L_0000015ab6a94a30, L_0000015ab6a93e60, C4<0>, C4<0>;
L_0000015ab6a94bf0 .functor XOR 1, L_0000015ab6a762b0, L_0000015ab6a765d0, C4<0>, C4<0>;
L_0000015ab6a93f40 .functor XOR 1, L_0000015ab6a94bf0, L_0000015ab6a767b0, C4<0>, C4<0>;
v0000015ab695bd00_0 .net "Debe", 0 0, L_0000015ab6a93ed0;  1 drivers
v0000015ab695be40_0 .net "Din", 0 0, L_0000015ab6a767b0;  1 drivers
v0000015ab695bee0_0 .net "Dout", 0 0, L_0000015ab6a93f40;  1 drivers
v0000015ab695c020_0 .net "Ri", 0 0, L_0000015ab6a765d0;  1 drivers
v0000015ab695e0a0_0 .net "Si", 0 0, L_0000015ab6a762b0;  1 drivers
v0000015ab695db00_0 .net *"_ivl_0", 0 0, L_0000015ab6a93bc0;  1 drivers
v0000015ab695d9c0_0 .net *"_ivl_10", 0 0, L_0000015ab6a93e60;  1 drivers
v0000015ab695e5a0_0 .net *"_ivl_14", 0 0, L_0000015ab6a94bf0;  1 drivers
v0000015ab695c520_0 .net *"_ivl_2", 0 0, L_0000015ab6a94640;  1 drivers
v0000015ab695d6a0_0 .net *"_ivl_4", 0 0, L_0000015ab6a93ca0;  1 drivers
v0000015ab695d2e0_0 .net *"_ivl_6", 0 0, L_0000015ab6a94950;  1 drivers
v0000015ab695c7a0_0 .net *"_ivl_8", 0 0, L_0000015ab6a94a30;  1 drivers
S_0000015ab6974140 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_0000015ab69750e0;
 .timescale -9 -12;
P_0000015ab6762270 .param/l "i" 0 5 28, +C4<0100>;
S_0000015ab6973fb0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000015ab6974140;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a94170 .functor NOT 1, L_0000015ab6a76670, C4<0>, C4<0>, C4<0>;
L_0000015ab6a946b0 .functor AND 1, L_0000015ab6a94170, L_0000015ab6a77570, C4<1>, C4<1>;
L_0000015ab6a94b80 .functor NOT 1, L_0000015ab6a76670, C4<0>, C4<0>, C4<0>;
L_0000015ab6a941e0 .functor AND 1, L_0000015ab6a94b80, L_0000015ab6a76a30, C4<1>, C4<1>;
L_0000015ab6a94b10 .functor OR 1, L_0000015ab6a946b0, L_0000015ab6a941e0, C4<0>, C4<0>;
L_0000015ab6a942c0 .functor AND 1, L_0000015ab6a77570, L_0000015ab6a76a30, C4<1>, C4<1>;
L_0000015ab6a94720 .functor OR 1, L_0000015ab6a94b10, L_0000015ab6a942c0, C4<0>, C4<0>;
L_0000015ab6a94410 .functor XOR 1, L_0000015ab6a76670, L_0000015ab6a77570, C4<0>, C4<0>;
L_0000015ab6a94790 .functor XOR 1, L_0000015ab6a94410, L_0000015ab6a76a30, C4<0>, C4<0>;
v0000015ab695d880_0 .net "Debe", 0 0, L_0000015ab6a94720;  1 drivers
v0000015ab695d560_0 .net "Din", 0 0, L_0000015ab6a76a30;  1 drivers
v0000015ab695dd80_0 .net "Dout", 0 0, L_0000015ab6a94790;  1 drivers
v0000015ab695e320_0 .net "Ri", 0 0, L_0000015ab6a77570;  1 drivers
v0000015ab695da60_0 .net "Si", 0 0, L_0000015ab6a76670;  1 drivers
v0000015ab695d920_0 .net *"_ivl_0", 0 0, L_0000015ab6a94170;  1 drivers
v0000015ab695d240_0 .net *"_ivl_10", 0 0, L_0000015ab6a942c0;  1 drivers
v0000015ab695dba0_0 .net *"_ivl_14", 0 0, L_0000015ab6a94410;  1 drivers
v0000015ab695cc00_0 .net *"_ivl_2", 0 0, L_0000015ab6a946b0;  1 drivers
v0000015ab695e500_0 .net *"_ivl_4", 0 0, L_0000015ab6a94b80;  1 drivers
v0000015ab695c0c0_0 .net *"_ivl_6", 0 0, L_0000015ab6a941e0;  1 drivers
v0000015ab695d600_0 .net *"_ivl_8", 0 0, L_0000015ab6a94b10;  1 drivers
S_0000015ab69729d0 .scope generate, "genblk1[5]" "genblk1[5]" 5 28, 5 28 0, S_0000015ab69750e0;
 .timescale -9 -12;
P_0000015ab67622b0 .param/l "i" 0 5 28, +C4<0101>;
S_0000015ab6975bd0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000015ab69729d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a948e0 .functor NOT 1, L_0000015ab6a76c10, C4<0>, C4<0>, C4<0>;
L_0000015ab6a94870 .functor AND 1, L_0000015ab6a948e0, L_0000015ab6a76cb0, C4<1>, C4<1>;
L_0000015ab6a94090 .functor NOT 1, L_0000015ab6a76c10, C4<0>, C4<0>, C4<0>;
L_0000015ab6a949c0 .functor AND 1, L_0000015ab6a94090, L_0000015ab6a76710, C4<1>, C4<1>;
L_0000015ab6a94c60 .functor OR 1, L_0000015ab6a94870, L_0000015ab6a949c0, C4<0>, C4<0>;
L_0000015ab6a96710 .functor AND 1, L_0000015ab6a76cb0, L_0000015ab6a76710, C4<1>, C4<1>;
L_0000015ab6a96a20 .functor OR 1, L_0000015ab6a94c60, L_0000015ab6a96710, C4<0>, C4<0>;
L_0000015ab6a95d70 .functor XOR 1, L_0000015ab6a76c10, L_0000015ab6a76cb0, C4<0>, C4<0>;
L_0000015ab6a95440 .functor XOR 1, L_0000015ab6a95d70, L_0000015ab6a76710, C4<0>, C4<0>;
v0000015ab695c200_0 .net "Debe", 0 0, L_0000015ab6a96a20;  1 drivers
v0000015ab695c2a0_0 .net "Din", 0 0, L_0000015ab6a76710;  1 drivers
v0000015ab695e780_0 .net "Dout", 0 0, L_0000015ab6a95440;  1 drivers
v0000015ab695d7e0_0 .net "Ri", 0 0, L_0000015ab6a76cb0;  1 drivers
v0000015ab695d740_0 .net "Si", 0 0, L_0000015ab6a76c10;  1 drivers
v0000015ab695dc40_0 .net *"_ivl_0", 0 0, L_0000015ab6a948e0;  1 drivers
v0000015ab695c840_0 .net *"_ivl_10", 0 0, L_0000015ab6a96710;  1 drivers
v0000015ab695cb60_0 .net *"_ivl_14", 0 0, L_0000015ab6a95d70;  1 drivers
v0000015ab695c8e0_0 .net *"_ivl_2", 0 0, L_0000015ab6a94870;  1 drivers
v0000015ab695dec0_0 .net *"_ivl_4", 0 0, L_0000015ab6a94090;  1 drivers
v0000015ab695cfc0_0 .net *"_ivl_6", 0 0, L_0000015ab6a949c0;  1 drivers
v0000015ab695df60_0 .net *"_ivl_8", 0 0, L_0000015ab6a94c60;  1 drivers
S_0000015ab6974460 .scope generate, "genblk1[6]" "genblk1[6]" 5 28, 5 28 0, S_0000015ab69750e0;
 .timescale -9 -12;
P_0000015ab6762570 .param/l "i" 0 5 28, +C4<0110>;
S_0000015ab69731a0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000015ab6974460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a959f0 .functor NOT 1, L_0000015ab6a75c70, C4<0>, C4<0>, C4<0>;
L_0000015ab6a95c20 .functor AND 1, L_0000015ab6a959f0, L_0000015ab6a759f0, C4<1>, C4<1>;
L_0000015ab6a95de0 .functor NOT 1, L_0000015ab6a75c70, C4<0>, C4<0>, C4<0>;
L_0000015ab6a96010 .functor AND 1, L_0000015ab6a95de0, L_0000015ab6a768f0, C4<1>, C4<1>;
L_0000015ab6a96390 .functor OR 1, L_0000015ab6a95c20, L_0000015ab6a96010, C4<0>, C4<0>;
L_0000015ab6a96b70 .functor AND 1, L_0000015ab6a759f0, L_0000015ab6a768f0, C4<1>, C4<1>;
L_0000015ab6a960f0 .functor OR 1, L_0000015ab6a96390, L_0000015ab6a96b70, C4<0>, C4<0>;
L_0000015ab6a95a60 .functor XOR 1, L_0000015ab6a75c70, L_0000015ab6a759f0, C4<0>, C4<0>;
L_0000015ab6a95ad0 .functor XOR 1, L_0000015ab6a95a60, L_0000015ab6a768f0, C4<0>, C4<0>;
v0000015ab695e000_0 .net "Debe", 0 0, L_0000015ab6a960f0;  1 drivers
v0000015ab695dce0_0 .net "Din", 0 0, L_0000015ab6a768f0;  1 drivers
v0000015ab695e140_0 .net "Dout", 0 0, L_0000015ab6a95ad0;  1 drivers
v0000015ab695d060_0 .net "Ri", 0 0, L_0000015ab6a759f0;  1 drivers
v0000015ab695d380_0 .net "Si", 0 0, L_0000015ab6a75c70;  1 drivers
v0000015ab695de20_0 .net *"_ivl_0", 0 0, L_0000015ab6a959f0;  1 drivers
v0000015ab695c340_0 .net *"_ivl_10", 0 0, L_0000015ab6a96b70;  1 drivers
v0000015ab695e1e0_0 .net *"_ivl_14", 0 0, L_0000015ab6a95a60;  1 drivers
v0000015ab695e820_0 .net *"_ivl_2", 0 0, L_0000015ab6a95c20;  1 drivers
v0000015ab695c3e0_0 .net *"_ivl_4", 0 0, L_0000015ab6a95de0;  1 drivers
v0000015ab695d420_0 .net *"_ivl_6", 0 0, L_0000015ab6a96010;  1 drivers
v0000015ab695e280_0 .net *"_ivl_8", 0 0, L_0000015ab6a96390;  1 drivers
S_0000015ab69758b0 .scope generate, "genblk1[7]" "genblk1[7]" 5 28, 5 28 0, S_0000015ab69750e0;
 .timescale -9 -12;
P_0000015ab6762d70 .param/l "i" 0 5 28, +C4<0111>;
S_0000015ab6974910 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000015ab69758b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000015ab6a95830 .functor NOT 1, L_0000015ab6a77070, C4<0>, C4<0>, C4<0>;
L_0000015ab6a95590 .functor AND 1, L_0000015ab6a95830, L_0000015ab6a76df0, C4<1>, C4<1>;
L_0000015ab6a95670 .functor NOT 1, L_0000015ab6a77070, C4<0>, C4<0>, C4<0>;
L_0000015ab6a96cc0 .functor AND 1, L_0000015ab6a95670, L_0000015ab6a77110, C4<1>, C4<1>;
L_0000015ab6a95c90 .functor OR 1, L_0000015ab6a95590, L_0000015ab6a96cc0, C4<0>, C4<0>;
L_0000015ab6a95bb0 .functor AND 1, L_0000015ab6a76df0, L_0000015ab6a77110, C4<1>, C4<1>;
L_0000015ab6a95910 .functor OR 1, L_0000015ab6a95c90, L_0000015ab6a95bb0, C4<0>, C4<0>;
L_0000015ab6a965c0 .functor XOR 1, L_0000015ab6a77070, L_0000015ab6a76df0, C4<0>, C4<0>;
L_0000015ab6a96780 .functor XOR 1, L_0000015ab6a965c0, L_0000015ab6a77110, C4<0>, C4<0>;
v0000015ab695e3c0_0 .net "Debe", 0 0, L_0000015ab6a95910;  1 drivers
v0000015ab695cca0_0 .net "Din", 0 0, L_0000015ab6a77110;  1 drivers
v0000015ab695cd40_0 .net "Dout", 0 0, L_0000015ab6a96780;  1 drivers
v0000015ab695e460_0 .net "Ri", 0 0, L_0000015ab6a76df0;  1 drivers
v0000015ab695c980_0 .net "Si", 0 0, L_0000015ab6a77070;  1 drivers
v0000015ab695e640_0 .net *"_ivl_0", 0 0, L_0000015ab6a95830;  1 drivers
v0000015ab695e6e0_0 .net *"_ivl_10", 0 0, L_0000015ab6a95bb0;  1 drivers
v0000015ab695d4c0_0 .net *"_ivl_14", 0 0, L_0000015ab6a965c0;  1 drivers
v0000015ab695d100_0 .net *"_ivl_2", 0 0, L_0000015ab6a95590;  1 drivers
v0000015ab695c160_0 .net *"_ivl_4", 0 0, L_0000015ab6a95670;  1 drivers
v0000015ab695c480_0 .net *"_ivl_6", 0 0, L_0000015ab6a96cc0;  1 drivers
v0000015ab695c5c0_0 .net *"_ivl_8", 0 0, L_0000015ab6a95c90;  1 drivers
S_0000015ab69745f0 .scope module, "inf_det_R" "is_inf_detector" 4 110, 8 68 0, S_0000015ab683e8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "value";
    .port_info 1 /OUTPUT 1 "is_posInf";
    .port_info 2 /OUTPUT 1 "is_negInf";
P_0000015ab690a200 .param/l "BS" 0 8 71, +C4<00000000000000000000000000011111>;
P_0000015ab690a238 .param/l "EBS" 0 8 70, +C4<00000000000000000000000000000111>;
P_0000015ab690a270 .param/l "MBS" 0 8 69, +C4<00000000000000000000000000010110>;
L_0000015ab6ae1420 .functor NOT 1, L_0000015ab6a6bef0, C4<0>, C4<0>, C4<0>;
L_0000015ab6ae0d90 .functor AND 1, L_0000015ab6ae1420, L_0000015ab6a6c2b0, C4<1>, C4<1>;
L_0000015ab6ae2450 .functor AND 1, L_0000015ab6ae0d90, L_0000015ab6a6c350, C4<1>, C4<1>;
L_0000015ab6ae1f10 .functor AND 1, L_0000015ab6a6bef0, L_0000015ab6a6ca30, C4<1>, C4<1>;
L_0000015ab6ae1340 .functor AND 1, L_0000015ab6ae1f10, L_0000015ab6a6cdf0, C4<1>, C4<1>;
v0000015ab6962880_0 .net "Exp", 7 0, L_0000015ab6a6be50;  1 drivers
v0000015ab6962ce0_0 .net "Man", 22 0, L_0000015ab6a6c210;  1 drivers
v0000015ab6963780_0 .net *"_ivl_10", 0 0, L_0000015ab6ae0d90;  1 drivers
v0000015ab6963460_0 .net *"_ivl_13", 0 0, L_0000015ab6a6c350;  1 drivers
v0000015ab69615c0_0 .net *"_ivl_17", 0 0, L_0000015ab6a6ca30;  1 drivers
v0000015ab6961840_0 .net *"_ivl_18", 0 0, L_0000015ab6ae1f10;  1 drivers
v0000015ab69630a0_0 .net *"_ivl_21", 0 0, L_0000015ab6a6cdf0;  1 drivers
v0000015ab6961980_0 .net *"_ivl_6", 0 0, L_0000015ab6ae1420;  1 drivers
v0000015ab6961c00_0 .net *"_ivl_9", 0 0, L_0000015ab6a6c2b0;  1 drivers
v0000015ab6961a20_0 .net "is_negInf", 0 0, L_0000015ab6ae1340;  alias, 1 drivers
v0000015ab6962f60_0 .net "is_posInf", 0 0, L_0000015ab6ae2450;  alias, 1 drivers
v0000015ab6962060_0 .net "sign", 0 0, L_0000015ab6a6bef0;  1 drivers
v0000015ab6962380_0 .net "value", 31 0, v0000015ab6969180_0;  alias, 1 drivers
L_0000015ab6a6bef0 .part v0000015ab6969180_0, 31, 1;
L_0000015ab6a6be50 .part v0000015ab6969180_0, 23, 8;
L_0000015ab6a6c210 .part v0000015ab6969180_0, 0, 23;
L_0000015ab6a6c2b0 .reduce/and L_0000015ab6a6be50;
L_0000015ab6a6c350 .reduce/nor L_0000015ab6a6c210;
L_0000015ab6a6ca30 .reduce/and L_0000015ab6a6be50;
L_0000015ab6a6cdf0 .reduce/nor L_0000015ab6a6c210;
S_0000015ab6974aa0 .scope module, "inf_det_S" "is_inf_detector" 4 102, 8 68 0, S_0000015ab683e8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "value";
    .port_info 1 /OUTPUT 1 "is_posInf";
    .port_info 2 /OUTPUT 1 "is_negInf";
P_0000015ab690aaf0 .param/l "BS" 0 8 71, +C4<00000000000000000000000000011111>;
P_0000015ab690ab28 .param/l "EBS" 0 8 70, +C4<00000000000000000000000000000111>;
P_0000015ab690ab60 .param/l "MBS" 0 8 69, +C4<00000000000000000000000000010110>;
L_0000015ab6ae17a0 .functor NOT 1, L_0000015ab6a6b950, C4<0>, C4<0>, C4<0>;
L_0000015ab6ae0bd0 .functor AND 1, L_0000015ab6ae17a0, L_0000015ab6a6ba90, C4<1>, C4<1>;
L_0000015ab6ae23e0 .functor AND 1, L_0000015ab6ae0bd0, L_0000015ab6a6bd10, C4<1>, C4<1>;
L_0000015ab6ae2530 .functor AND 1, L_0000015ab6a6b950, L_0000015ab6a6c170, C4<1>, C4<1>;
L_0000015ab6ae12d0 .functor AND 1, L_0000015ab6ae2530, L_0000015ab6a6ce90, C4<1>, C4<1>;
v0000015ab6962e20_0 .net "Exp", 7 0, L_0000015ab6a6b9f0;  1 drivers
v0000015ab6961d40_0 .net "Man", 22 0, L_0000015ab6a6bc70;  1 drivers
v0000015ab6961de0_0 .net *"_ivl_10", 0 0, L_0000015ab6ae0bd0;  1 drivers
v0000015ab6963500_0 .net *"_ivl_13", 0 0, L_0000015ab6a6bd10;  1 drivers
v0000015ab6961e80_0 .net *"_ivl_17", 0 0, L_0000015ab6a6c170;  1 drivers
v0000015ab6962c40_0 .net *"_ivl_18", 0 0, L_0000015ab6ae2530;  1 drivers
v0000015ab69613e0_0 .net *"_ivl_21", 0 0, L_0000015ab6a6ce90;  1 drivers
v0000015ab6961ac0_0 .net *"_ivl_6", 0 0, L_0000015ab6ae17a0;  1 drivers
v0000015ab69635a0_0 .net *"_ivl_9", 0 0, L_0000015ab6a6ba90;  1 drivers
v0000015ab6961480_0 .net "is_negInf", 0 0, L_0000015ab6ae12d0;  alias, 1 drivers
v0000015ab6961f20_0 .net "is_posInf", 0 0, L_0000015ab6ae23e0;  alias, 1 drivers
v0000015ab6961fc0_0 .net "sign", 0 0, L_0000015ab6a6b950;  1 drivers
v0000015ab6963640_0 .net "value", 31 0, v0000015ab69694a0_0;  alias, 1 drivers
L_0000015ab6a6b950 .part v0000015ab69694a0_0, 31, 1;
L_0000015ab6a6b9f0 .part v0000015ab69694a0_0, 23, 8;
L_0000015ab6a6bc70 .part v0000015ab69694a0_0, 0, 23;
L_0000015ab6a6ba90 .reduce/and L_0000015ab6a6b9f0;
L_0000015ab6a6bd10 .reduce/nor L_0000015ab6a6bc70;
L_0000015ab6a6c170 .reduce/and L_0000015ab6a6b9f0;
L_0000015ab6a6ce90 .reduce/nor L_0000015ab6a6bc70;
S_0000015ab6972b60 .scope module, "inv_val_1" "is_invalid_val" 4 121, 8 51 0, S_0000015ab683e8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "value";
    .port_info 1 /OUTPUT 1 "InvalidVal";
P_0000015ab690a360 .param/l "BS" 0 8 54, +C4<00000000000000000000000000011111>;
P_0000015ab690a398 .param/l "EBS" 0 8 53, +C4<00000000000000000000000000000111>;
P_0000015ab690a3d0 .param/l "MBS" 0 8 52, +C4<00000000000000000000000000010110>;
L_0000015ab6ae1490 .functor AND 1, L_0000015ab6a6d250, L_0000015ab6a6d2f0, C4<1>, C4<1>;
v0000015ab6962100_0 .net "Exp", 7 0, L_0000015ab6a6d110;  1 drivers
v0000015ab69621a0_0 .net "InvalidVal", 0 0, L_0000015ab6ae1490;  alias, 1 drivers
v0000015ab6962240_0 .net "Man", 22 0, L_0000015ab6a6d1b0;  1 drivers
v0000015ab6962ec0_0 .net *"_ivl_7", 0 0, L_0000015ab6a6d250;  1 drivers
v0000015ab69622e0_0 .net *"_ivl_9", 0 0, L_0000015ab6a6d2f0;  1 drivers
v0000015ab6963820_0 .net "sign", 0 0, L_0000015ab6a6cfd0;  1 drivers
v0000015ab69636e0_0 .net "value", 31 0, v0000015ab69694a0_0;  alias, 1 drivers
L_0000015ab6a6cfd0 .part v0000015ab69694a0_0, 31, 1;
L_0000015ab6a6d110 .part v0000015ab69694a0_0, 23, 8;
L_0000015ab6a6d1b0 .part v0000015ab69694a0_0, 0, 23;
L_0000015ab6a6d250 .reduce/and L_0000015ab6a6d110;
L_0000015ab6a6d2f0 .reduce/or L_0000015ab6a6d1b0;
S_0000015ab6974f50 .scope module, "inv_val_2" "is_invalid_val" 4 122, 8 51 0, S_0000015ab683e8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "value";
    .port_info 1 /OUTPUT 1 "InvalidVal";
P_0000015ab690a620 .param/l "BS" 0 8 54, +C4<00000000000000000000000000011111>;
P_0000015ab690a658 .param/l "EBS" 0 8 53, +C4<00000000000000000000000000000111>;
P_0000015ab690a690 .param/l "MBS" 0 8 52, +C4<00000000000000000000000000010110>;
L_0000015ab6ae1a40 .functor AND 1, L_0000015ab6a6f730, L_0000015ab6a6ec90, C4<1>, C4<1>;
v0000015ab69631e0_0 .net "Exp", 7 0, L_0000015ab6a6d570;  1 drivers
v0000015ab6962a60_0 .net "InvalidVal", 0 0, L_0000015ab6ae1a40;  alias, 1 drivers
v0000015ab6963280_0 .net "Man", 22 0, L_0000015ab6a6e790;  1 drivers
v0000015ab6961160_0 .net *"_ivl_7", 0 0, L_0000015ab6a6f730;  1 drivers
v0000015ab6962560_0 .net *"_ivl_9", 0 0, L_0000015ab6a6ec90;  1 drivers
v0000015ab6962420_0 .net "sign", 0 0, L_0000015ab6a6d430;  1 drivers
v0000015ab69624c0_0 .net "value", 31 0, v0000015ab6969180_0;  alias, 1 drivers
L_0000015ab6a6d430 .part v0000015ab6969180_0, 31, 1;
L_0000015ab6a6d570 .part v0000015ab6969180_0, 23, 8;
L_0000015ab6a6e790 .part v0000015ab6969180_0, 0, 23;
L_0000015ab6a6f730 .reduce/and L_0000015ab6a6d570;
L_0000015ab6a6ec90 .reduce/or L_0000015ab6a6e790;
S_0000015ab6975ef0 .scope module, "special_handler" "fp16_special_case_handler" 4 38, 10 76 0, S_0000015ab683e8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 2 "op";
    .port_info 3 /OUTPUT 1 "is_special_case";
    .port_info 4 /OUTPUT 32 "special_result";
    .port_info 5 /OUTPUT 1 "invalid_op";
    .port_info 6 /OUTPUT 1 "div_by_zero";
P_0000015ab690a410 .param/l "BS" 0 10 76, +C4<00000000000000000000000000011111>;
P_0000015ab690a448 .param/l "EBS" 0 10 76, +C4<00000000000000000000000000000111>;
P_0000015ab690a480 .param/l "MBS" 0 10 76, +C4<00000000000000000000000000010110>;
L_0000015ab6798b70 .functor XOR 1, L_0000015ab696af80, L_0000015ab696b5c0, C4<0>, C4<0>;
L_0000015ab6798be0 .functor BUFZ 1, v0000015ab69665c0_0, C4<0>, C4<0>, C4<0>;
L_0000015ab6799b30 .functor BUFZ 1, v0000015ab69663e0_0, C4<0>, C4<0>, C4<0>;
L_0000015ab6799660 .functor BUFZ 1, v0000015ab6967740_0, C4<0>, C4<0>, C4<0>;
v0000015ab6967880_0 .net "a", 31 0, v0000015ab69694a0_0;  alias, 1 drivers
v0000015ab6966c00_0 .net "a_denorm", 0 0, L_0000015ab6798630;  1 drivers
v0000015ab6967ec0_0 .net "a_inf", 0 0, L_0000015ab6798b00;  1 drivers
v0000015ab6966f20_0 .net "a_nan", 0 0, L_0000015ab67993c0;  1 drivers
v0000015ab69660c0_0 .net "a_normal", 0 0, L_0000015ab67982b0;  1 drivers
v0000015ab6966ca0_0 .net "a_sign", 0 0, L_0000015ab696af80;  1 drivers
v0000015ab6966480_0 .net "a_zero", 0 0, L_0000015ab67985c0;  1 drivers
v0000015ab6967240_0 .net "b", 31 0, v0000015ab6969180_0;  alias, 1 drivers
v0000015ab6968320_0 .net "b_denorm", 0 0, L_0000015ab6798fd0;  1 drivers
v0000015ab6966340_0 .net "b_inf", 0 0, L_0000015ab67990b0;  1 drivers
v0000015ab69662a0_0 .net "b_nan", 0 0, L_0000015ab67999e0;  1 drivers
v0000015ab6966ac0_0 .net "b_normal", 0 0, L_0000015ab67986a0;  1 drivers
v0000015ab6968500_0 .net "b_sign", 0 0, L_0000015ab696b5c0;  1 drivers
v0000015ab6967600_0 .net "b_zero", 0 0, L_0000015ab6799740;  1 drivers
v0000015ab6966a20_0 .net "div_by_zero", 0 0, L_0000015ab6799660;  alias, 1 drivers
v0000015ab6967740_0 .var "div_zero", 0 0;
v0000015ab69663e0_0 .var "invalid", 0 0;
v0000015ab6968780_0 .net "invalid_op", 0 0, L_0000015ab6799b30;  alias, 1 drivers
v0000015ab69665c0_0 .var "is_special", 0 0;
v0000015ab6966700_0 .net "is_special_case", 0 0, L_0000015ab6798be0;  alias, 1 drivers
v0000015ab6967f60_0 .net "neg_inf", 31 0, L_0000015ab6ae24c0;  1 drivers
v0000015ab6966fc0_0 .net "neg_zero", 31 0, L_0000015ab6ae2610;  1 drivers
v0000015ab6967e20_0 .net "op", 1 0, v0000015ab6969220_0;  alias, 1 drivers
v0000015ab6968140_0 .net "pos_inf", 31 0, L_0000015ab6ae1260;  1 drivers
v0000015ab69677e0_0 .net "pos_zero", 31 0, L_0000015ab6ae20d0;  1 drivers
v0000015ab6968000_0 .net "qnan", 31 0, L_0000015ab6ae1500;  1 drivers
v0000015ab6967060_0 .var "result", 31 0;
v0000015ab69680a0_0 .net "result_sign", 0 0, L_0000015ab6798b70;  1 drivers
v0000015ab69679c0_0 .net "signed_inf_a", 31 0, L_0000015ab696b340;  1 drivers
v0000015ab6966660_0 .net "signed_zero_a", 31 0, L_0000015ab696b480;  1 drivers
v0000015ab69667a0_0 .net "snan", 31 0, L_0000015ab6ae1ab0;  1 drivers
v0000015ab69681e0_0 .net "special_result", 31 0, v0000015ab6967060_0;  alias, 1 drivers
E_0000015ab6762970/0 .event anyedge, v0000015ab69658a0_0, v0000015ab6965760_0, v0000015ab69644a0_0, v0000015ab6967e20_0;
E_0000015ab6762970/1 .event anyedge, v0000015ab6966020_0, v0000015ab69656c0_0, v0000015ab6965ee0_0, v0000015ab6963960_0;
E_0000015ab6762970/2 .event anyedge, v0000015ab6967920_0, v0000015ab68e95d0_0, v0000015ab68e9210_0, v0000015ab6965120_0;
E_0000015ab6762970/3 .event anyedge, v0000015ab6965da0_0, v0000015ab69642c0_0, v0000015ab6964360_0, v0000015ab6964180_0;
E_0000015ab6762970/4 .event anyedge, v0000015ab6965a80_0, v0000015ab69680a0_0, v0000015ab6964040_0, v0000015ab69649a0_0;
E_0000015ab6762970 .event/or E_0000015ab6762970/0, E_0000015ab6762970/1, E_0000015ab6762970/2, E_0000015ab6762970/3, E_0000015ab6762970/4;
S_0000015ab69734c0 .scope module, "class_a" "fp16_classifier" 10 92, 10 9 0, S_0000015ab6975ef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "val";
    .port_info 1 /OUTPUT 1 "is_zero";
    .port_info 2 /OUTPUT 1 "is_denorm";
    .port_info 3 /OUTPUT 1 "is_normal";
    .port_info 4 /OUTPUT 1 "is_inf";
    .port_info 5 /OUTPUT 1 "is_nan";
    .port_info 6 /OUTPUT 1 "sign";
P_0000015ab690a4c0 .param/l "BS" 0 10 9, +C4<00000000000000000000000000011111>;
P_0000015ab690a4f8 .param/l "EBS" 0 10 9, +C4<00000000000000000000000000000111>;
P_0000015ab690a530 .param/l "MBS" 0 10 9, +C4<00000000000000000000000000010110>;
L_0000015ab67985c0 .functor AND 1, L_0000015ab6969720, L_0000015ab696a760, C4<1>, C4<1>;
L_0000015ab6798630 .functor AND 1, L_0000015ab6969b80, L_0000015ab696ac60, C4<1>, C4<1>;
L_0000015ab67982b0 .functor AND 1, L_0000015ab696a800, L_0000015ab6969fe0, C4<1>, C4<1>;
L_0000015ab6798b00 .functor AND 1, L_0000015ab6969cc0, L_0000015ab696a8a0, C4<1>, C4<1>;
L_0000015ab67993c0 .functor AND 1, L_0000015ab696aa80, L_0000015ab696aee0, C4<1>, C4<1>;
L_0000015ab69ce070 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015ab6962600_0 .net/2u *"_ivl_10", 22 0, L_0000015ab69ce070;  1 drivers
v0000015ab69626a0_0 .net *"_ivl_12", 0 0, L_0000015ab696a760;  1 drivers
L_0000015ab69ce0b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000015ab6962ba0_0 .net/2u *"_ivl_16", 7 0, L_0000015ab69ce0b8;  1 drivers
v0000015ab6962740_0 .net *"_ivl_18", 0 0, L_0000015ab6969b80;  1 drivers
L_0000015ab69ce100 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015ab6962b00_0 .net/2u *"_ivl_20", 22 0, L_0000015ab69ce100;  1 drivers
v0000015ab6962920_0 .net *"_ivl_22", 0 0, L_0000015ab696ac60;  1 drivers
L_0000015ab69ce148 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000015ab6962d80_0 .net/2u *"_ivl_26", 7 0, L_0000015ab69ce148;  1 drivers
v0000015ab6963000_0 .net *"_ivl_28", 0 0, L_0000015ab696a800;  1 drivers
L_0000015ab69ce190 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0000015ab6965f80_0 .net/2u *"_ivl_30", 7 0, L_0000015ab69ce190;  1 drivers
v0000015ab6964cc0_0 .net *"_ivl_32", 0 0, L_0000015ab6969fe0;  1 drivers
L_0000015ab69ce1d8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0000015ab6964b80_0 .net/2u *"_ivl_36", 7 0, L_0000015ab69ce1d8;  1 drivers
v0000015ab6965080_0 .net *"_ivl_38", 0 0, L_0000015ab6969cc0;  1 drivers
L_0000015ab69ce220 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015ab6964d60_0 .net/2u *"_ivl_40", 22 0, L_0000015ab69ce220;  1 drivers
v0000015ab6963c80_0 .net *"_ivl_42", 0 0, L_0000015ab696a8a0;  1 drivers
L_0000015ab69ce268 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0000015ab6965940_0 .net/2u *"_ivl_46", 7 0, L_0000015ab69ce268;  1 drivers
v0000015ab6963be0_0 .net *"_ivl_48", 0 0, L_0000015ab696aa80;  1 drivers
L_0000015ab69ce2b0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015ab6963b40_0 .net/2u *"_ivl_50", 22 0, L_0000015ab69ce2b0;  1 drivers
v0000015ab6963d20_0 .net *"_ivl_52", 0 0, L_0000015ab696aee0;  1 drivers
L_0000015ab69ce028 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000015ab6964e00_0 .net/2u *"_ivl_6", 7 0, L_0000015ab69ce028;  1 drivers
v0000015ab6965bc0_0 .net *"_ivl_8", 0 0, L_0000015ab6969720;  1 drivers
v0000015ab6963dc0_0 .net "exp", 7 0, L_0000015ab6968a00;  1 drivers
v0000015ab6964180_0 .net "is_denorm", 0 0, L_0000015ab6798630;  alias, 1 drivers
v0000015ab6966020_0 .net "is_inf", 0 0, L_0000015ab6798b00;  alias, 1 drivers
v0000015ab69658a0_0 .net "is_nan", 0 0, L_0000015ab67993c0;  alias, 1 drivers
v0000015ab6964ae0_0 .net "is_normal", 0 0, L_0000015ab67982b0;  alias, 1 drivers
v0000015ab6965120_0 .net "is_zero", 0 0, L_0000015ab67985c0;  alias, 1 drivers
v0000015ab6965260_0 .net "man", 22 0, L_0000015ab69692c0;  1 drivers
v0000015ab6965ee0_0 .net "sign", 0 0, L_0000015ab696af80;  alias, 1 drivers
v0000015ab6965300_0 .net "val", 31 0, v0000015ab69694a0_0;  alias, 1 drivers
L_0000015ab6968a00 .part v0000015ab69694a0_0, 23, 8;
L_0000015ab69692c0 .part v0000015ab69694a0_0, 0, 23;
L_0000015ab696af80 .part v0000015ab69694a0_0, 31, 1;
L_0000015ab6969720 .cmp/eq 8, L_0000015ab6968a00, L_0000015ab69ce028;
L_0000015ab696a760 .cmp/eq 23, L_0000015ab69692c0, L_0000015ab69ce070;
L_0000015ab6969b80 .cmp/eq 8, L_0000015ab6968a00, L_0000015ab69ce0b8;
L_0000015ab696ac60 .cmp/ne 23, L_0000015ab69692c0, L_0000015ab69ce100;
L_0000015ab696a800 .cmp/ne 8, L_0000015ab6968a00, L_0000015ab69ce148;
L_0000015ab6969fe0 .cmp/ne 8, L_0000015ab6968a00, L_0000015ab69ce190;
L_0000015ab6969cc0 .cmp/eq 8, L_0000015ab6968a00, L_0000015ab69ce1d8;
L_0000015ab696a8a0 .cmp/eq 23, L_0000015ab69692c0, L_0000015ab69ce220;
L_0000015ab696aa80 .cmp/eq 8, L_0000015ab6968a00, L_0000015ab69ce268;
L_0000015ab696aee0 .cmp/ne 23, L_0000015ab69692c0, L_0000015ab69ce2b0;
S_0000015ab6972cf0 .scope module, "class_b" "fp16_classifier" 10 95, 10 9 0, S_0000015ab6975ef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "val";
    .port_info 1 /OUTPUT 1 "is_zero";
    .port_info 2 /OUTPUT 1 "is_denorm";
    .port_info 3 /OUTPUT 1 "is_normal";
    .port_info 4 /OUTPUT 1 "is_inf";
    .port_info 5 /OUTPUT 1 "is_nan";
    .port_info 6 /OUTPUT 1 "sign";
P_0000015ab690a570 .param/l "BS" 0 10 9, +C4<00000000000000000000000000011111>;
P_0000015ab690a5a8 .param/l "EBS" 0 10 9, +C4<00000000000000000000000000000111>;
P_0000015ab690a5e0 .param/l "MBS" 0 10 9, +C4<00000000000000000000000000010110>;
L_0000015ab6799740 .functor AND 1, L_0000015ab696c060, L_0000015ab696d640, C4<1>, C4<1>;
L_0000015ab6798fd0 .functor AND 1, L_0000015ab696b3e0, L_0000015ab696be80, C4<1>, C4<1>;
L_0000015ab67986a0 .functor AND 1, L_0000015ab696d0a0, L_0000015ab696c9c0, C4<1>, C4<1>;
L_0000015ab67990b0 .functor AND 1, L_0000015ab696b660, L_0000015ab696c1a0, C4<1>, C4<1>;
L_0000015ab67999e0 .functor AND 1, L_0000015ab696b520, L_0000015ab696cc40, C4<1>, C4<1>;
L_0000015ab69ce340 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015ab69654e0_0 .net/2u *"_ivl_10", 22 0, L_0000015ab69ce340;  1 drivers
v0000015ab6964ea0_0 .net *"_ivl_12", 0 0, L_0000015ab696d640;  1 drivers
L_0000015ab69ce388 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000015ab6965e40_0 .net/2u *"_ivl_16", 7 0, L_0000015ab69ce388;  1 drivers
v0000015ab69647c0_0 .net *"_ivl_18", 0 0, L_0000015ab696b3e0;  1 drivers
L_0000015ab69ce3d0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015ab6964860_0 .net/2u *"_ivl_20", 22 0, L_0000015ab69ce3d0;  1 drivers
v0000015ab69645e0_0 .net *"_ivl_22", 0 0, L_0000015ab696be80;  1 drivers
L_0000015ab69ce418 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000015ab6963e60_0 .net/2u *"_ivl_26", 7 0, L_0000015ab69ce418;  1 drivers
v0000015ab6964c20_0 .net *"_ivl_28", 0 0, L_0000015ab696d0a0;  1 drivers
L_0000015ab69ce460 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0000015ab6964680_0 .net/2u *"_ivl_30", 7 0, L_0000015ab69ce460;  1 drivers
v0000015ab6964f40_0 .net *"_ivl_32", 0 0, L_0000015ab696c9c0;  1 drivers
L_0000015ab69ce4a8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0000015ab6964fe0_0 .net/2u *"_ivl_36", 7 0, L_0000015ab69ce4a8;  1 drivers
v0000015ab6964720_0 .net *"_ivl_38", 0 0, L_0000015ab696b660;  1 drivers
L_0000015ab69ce4f0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015ab69659e0_0 .net/2u *"_ivl_40", 22 0, L_0000015ab69ce4f0;  1 drivers
v0000015ab69653a0_0 .net *"_ivl_42", 0 0, L_0000015ab696c1a0;  1 drivers
L_0000015ab69ce538 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0000015ab6965580_0 .net/2u *"_ivl_46", 7 0, L_0000015ab69ce538;  1 drivers
v0000015ab69638c0_0 .net *"_ivl_48", 0 0, L_0000015ab696b520;  1 drivers
L_0000015ab69ce580 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015ab69640e0_0 .net/2u *"_ivl_50", 22 0, L_0000015ab69ce580;  1 drivers
v0000015ab6964400_0 .net *"_ivl_52", 0 0, L_0000015ab696cc40;  1 drivers
L_0000015ab69ce2f8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000015ab69651c0_0 .net/2u *"_ivl_6", 7 0, L_0000015ab69ce2f8;  1 drivers
v0000015ab6965440_0 .net *"_ivl_8", 0 0, L_0000015ab696c060;  1 drivers
v0000015ab6965620_0 .net "exp", 7 0, L_0000015ab696b020;  1 drivers
v0000015ab6965a80_0 .net "is_denorm", 0 0, L_0000015ab6798fd0;  alias, 1 drivers
v0000015ab69656c0_0 .net "is_inf", 0 0, L_0000015ab67990b0;  alias, 1 drivers
v0000015ab6965760_0 .net "is_nan", 0 0, L_0000015ab67999e0;  alias, 1 drivers
v0000015ab6965b20_0 .net "is_normal", 0 0, L_0000015ab67986a0;  alias, 1 drivers
v0000015ab6965da0_0 .net "is_zero", 0 0, L_0000015ab6799740;  alias, 1 drivers
v0000015ab6964900_0 .net "man", 22 0, L_0000015ab6968960;  1 drivers
v0000015ab6963960_0 .net "sign", 0 0, L_0000015ab696b5c0;  alias, 1 drivers
v0000015ab6964220_0 .net "val", 31 0, v0000015ab6969180_0;  alias, 1 drivers
L_0000015ab696b020 .part v0000015ab6969180_0, 23, 8;
L_0000015ab6968960 .part v0000015ab6969180_0, 0, 23;
L_0000015ab696b5c0 .part v0000015ab6969180_0, 31, 1;
L_0000015ab696c060 .cmp/eq 8, L_0000015ab696b020, L_0000015ab69ce2f8;
L_0000015ab696d640 .cmp/eq 23, L_0000015ab6968960, L_0000015ab69ce340;
L_0000015ab696b3e0 .cmp/eq 8, L_0000015ab696b020, L_0000015ab69ce388;
L_0000015ab696be80 .cmp/ne 23, L_0000015ab6968960, L_0000015ab69ce3d0;
L_0000015ab696d0a0 .cmp/ne 8, L_0000015ab696b020, L_0000015ab69ce418;
L_0000015ab696c9c0 .cmp/ne 8, L_0000015ab696b020, L_0000015ab69ce460;
L_0000015ab696b660 .cmp/eq 8, L_0000015ab696b020, L_0000015ab69ce4a8;
L_0000015ab696c1a0 .cmp/eq 23, L_0000015ab6968960, L_0000015ab69ce4f0;
L_0000015ab696b520 .cmp/eq 8, L_0000015ab696b020, L_0000015ab69ce538;
L_0000015ab696cc40 .cmp/ne 23, L_0000015ab6968960, L_0000015ab69ce580;
S_0000015ab6973010 .scope module, "special" "fp16_special_values" 10 102, 10 44 0, S_0000015ab6975ef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sign_in";
    .port_info 1 /OUTPUT 32 "pos_zero";
    .port_info 2 /OUTPUT 32 "neg_zero";
    .port_info 3 /OUTPUT 32 "pos_inf";
    .port_info 4 /OUTPUT 32 "neg_inf";
    .port_info 5 /OUTPUT 32 "qnan";
    .port_info 6 /OUTPUT 32 "snan";
    .port_info 7 /OUTPUT 32 "signed_inf";
    .port_info 8 /OUTPUT 32 "signed_zero";
P_0000015ab690a8e0 .param/l "BS" 0 10 44, +C4<00000000000000000000000000011111>;
P_0000015ab690a918 .param/l "EBS" 0 10 44, +C4<00000000000000000000000000000111>;
P_0000015ab690a950 .param/l "MBS" 0 10 44, +C4<00000000000000000000000000010110>;
L_0000015ab69ce610 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0000015ab6ae20d0 .functor BUFT 32, L_0000015ab69ce610, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000015ab69ce658 .functor BUFT 1, C4<10000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0000015ab6ae2610 .functor BUFT 32, L_0000015ab69ce658, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000015ab69ce6a0 .functor BUFT 1, C4<01111111100000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0000015ab6ae1260 .functor BUFT 32, L_0000015ab69ce6a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000015ab69ce6e8 .functor BUFT 1, C4<11111111100000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0000015ab6ae24c0 .functor BUFT 32, L_0000015ab69ce6e8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000015ab69ce730 .functor BUFT 1, C4<01111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0000015ab6ae1500 .functor BUFT 32, L_0000015ab69ce730, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000015ab69ce778 .functor BUFT 1, C4<01111111100000000000000000000001>, C4<0>, C4<0>, C4<0>;
L_0000015ab6ae1ab0 .functor BUFT 32, L_0000015ab69ce778, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000015ab6965800_0 .net/2u *"_ivl_10", 31 0, L_0000015ab69ce658;  1 drivers
v0000015ab6963f00_0 .net/2u *"_ivl_16", 31 0, L_0000015ab69ce6a0;  1 drivers
v0000015ab6965c60_0 .net/2u *"_ivl_22", 31 0, L_0000015ab69ce6e8;  1 drivers
v0000015ab6965d00_0 .net/2u *"_ivl_28", 31 0, L_0000015ab69ce730;  1 drivers
v0000015ab6964a40_0 .net/2u *"_ivl_34", 31 0, L_0000015ab69ce778;  1 drivers
v0000015ab6963aa0_0 .net/2u *"_ivl_4", 31 0, L_0000015ab69ce610;  1 drivers
L_0000015ab69ce5c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015ab6963fa0_0 .net "is_half", 0 0, L_0000015ab69ce5c8;  1 drivers
v0000015ab6964040_0 .net "neg_inf", 31 0, L_0000015ab6ae24c0;  alias, 1 drivers
v0000015ab69642c0_0 .net "neg_zero", 31 0, L_0000015ab6ae2610;  alias, 1 drivers
v0000015ab69649a0_0 .net "pos_inf", 31 0, L_0000015ab6ae1260;  alias, 1 drivers
v0000015ab6964360_0 .net "pos_zero", 31 0, L_0000015ab6ae20d0;  alias, 1 drivers
v0000015ab69644a0_0 .net "qnan", 31 0, L_0000015ab6ae1500;  alias, 1 drivers
v0000015ab6964540_0 .net "sign_in", 0 0, L_0000015ab696af80;  alias, 1 drivers
v0000015ab6967920_0 .net "signed_inf", 31 0, L_0000015ab696b340;  alias, 1 drivers
v0000015ab6967d80_0 .net "signed_zero", 31 0, L_0000015ab696b480;  alias, 1 drivers
v0000015ab6966e80_0 .net "snan", 31 0, L_0000015ab6ae1ab0;  alias, 1 drivers
L_0000015ab696b340 .functor MUXZ 32, L_0000015ab6ae1260, L_0000015ab6ae24c0, L_0000015ab696af80, C4<>;
L_0000015ab696b480 .functor MUXZ 32, L_0000015ab6ae20d0, L_0000015ab6ae2610, L_0000015ab696af80, C4<>;
    .scope S_0000015ab6975ef0;
T_4 ;
    %wait E_0000015ab6762970;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015ab69665c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000015ab6967060_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015ab69663e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015ab6967740_0, 0, 1;
    %load/vec4 v0000015ab6966f20_0;
    %flag_set/vec4 8;
    %load/vec4 v0000015ab69662a0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015ab69665c0_0, 0, 1;
    %load/vec4 v0000015ab6968000_0;
    %store/vec4 v0000015ab6967060_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015ab69663e0_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000015ab6967e20_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %load/vec4 v0000015ab6967e20_0;
    %cmpi/e 1, 0, 2;
    %flag_or 4, 8;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0000015ab6967ec0_0;
    %load/vec4 v0000015ab6966340_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015ab69665c0_0, 0, 1;
    %load/vec4 v0000015ab6967e20_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000015ab6966ca0_0;
    %load/vec4 v0000015ab6968500_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0000015ab6967e20_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000015ab6966ca0_0;
    %load/vec4 v0000015ab6968500_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.6, 9;
    %load/vec4 v0000015ab69679c0_0;
    %store/vec4 v0000015ab6967060_0, 0, 32;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0000015ab6968000_0;
    %store/vec4 v0000015ab6967060_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015ab69663e0_0, 0, 1;
T_4.7 ;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0000015ab6967ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015ab69665c0_0, 0, 1;
    %load/vec4 v0000015ab6967880_0;
    %store/vec4 v0000015ab6967060_0, 0, 32;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0000015ab6966340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015ab69665c0_0, 0, 1;
    %load/vec4 v0000015ab6967e20_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_4.12, 8;
    %load/vec4 v0000015ab6967240_0;
    %jmp/1 T_4.13, 8;
T_4.12 ; End of true expr.
    %load/vec4 v0000015ab6967240_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v0000015ab6967240_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_4.13, 8;
 ; End of false expr.
    %blend;
T_4.13;
    %store/vec4 v0000015ab6967060_0, 0, 32;
    %jmp T_4.11;
T_4.10 ;
    %load/vec4 v0000015ab6966480_0;
    %load/vec4 v0000015ab6967600_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015ab69665c0_0, 0, 1;
    %load/vec4 v0000015ab6966ca0_0;
    %load/vec4 v0000015ab6968500_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_4.16, 8;
    %load/vec4 v0000015ab6966fc0_0;
    %jmp/1 T_4.17, 8;
T_4.16 ; End of true expr.
    %load/vec4 v0000015ab69677e0_0;
    %jmp/0 T_4.17, 8;
 ; End of false expr.
    %blend;
T_4.17;
    %store/vec4 v0000015ab6967060_0, 0, 32;
    %jmp T_4.15;
T_4.14 ;
    %load/vec4 v0000015ab6966c00_0;
    %load/vec4 v0000015ab6967600_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.18, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015ab69665c0_0, 0, 1;
    %load/vec4 v0000015ab6967880_0;
    %store/vec4 v0000015ab6967060_0, 0, 32;
    %jmp T_4.19;
T_4.18 ;
    %load/vec4 v0000015ab6966480_0;
    %load/vec4 v0000015ab6968320_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.20, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015ab69665c0_0, 0, 1;
    %load/vec4 v0000015ab6967e20_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_4.22, 8;
    %load/vec4 v0000015ab6967240_0;
    %jmp/1 T_4.23, 8;
T_4.22 ; End of true expr.
    %load/vec4 v0000015ab6967240_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v0000015ab6967240_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_4.23, 8;
 ; End of false expr.
    %blend;
T_4.23;
    %store/vec4 v0000015ab6967060_0, 0, 32;
T_4.20 ;
T_4.19 ;
T_4.15 ;
T_4.11 ;
T_4.9 ;
T_4.5 ;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0000015ab6967e20_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_4.24, 4;
    %load/vec4 v0000015ab6967ec0_0;
    %load/vec4 v0000015ab6967600_0;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0000015ab6966480_0;
    %load/vec4 v0000015ab6966340_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.26, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015ab69665c0_0, 0, 1;
    %load/vec4 v0000015ab6968000_0;
    %store/vec4 v0000015ab6967060_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015ab69663e0_0, 0, 1;
    %jmp T_4.27;
T_4.26 ;
    %load/vec4 v0000015ab6967ec0_0;
    %flag_set/vec4 8;
    %load/vec4 v0000015ab6966340_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.28, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015ab69665c0_0, 0, 1;
    %load/vec4 v0000015ab69680a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.30, 8;
    %load/vec4 v0000015ab6967f60_0;
    %jmp/1 T_4.31, 8;
T_4.30 ; End of true expr.
    %load/vec4 v0000015ab6968140_0;
    %jmp/0 T_4.31, 8;
 ; End of false expr.
    %blend;
T_4.31;
    %store/vec4 v0000015ab6967060_0, 0, 32;
    %jmp T_4.29;
T_4.28 ;
    %load/vec4 v0000015ab6966480_0;
    %flag_set/vec4 8;
    %load/vec4 v0000015ab6967600_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.32, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015ab69665c0_0, 0, 1;
    %load/vec4 v0000015ab69680a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.34, 8;
    %load/vec4 v0000015ab6966fc0_0;
    %jmp/1 T_4.35, 8;
T_4.34 ; End of true expr.
    %load/vec4 v0000015ab69677e0_0;
    %jmp/0 T_4.35, 8;
 ; End of false expr.
    %blend;
T_4.35;
    %store/vec4 v0000015ab6967060_0, 0, 32;
T_4.32 ;
T_4.29 ;
T_4.27 ;
    %jmp T_4.25;
T_4.24 ;
    %load/vec4 v0000015ab6967e20_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_4.36, 4;
    %load/vec4 v0000015ab6966480_0;
    %load/vec4 v0000015ab6967600_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.38, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015ab69665c0_0, 0, 1;
    %load/vec4 v0000015ab6968000_0;
    %store/vec4 v0000015ab6967060_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015ab69663e0_0, 0, 1;
    %jmp T_4.39;
T_4.38 ;
    %load/vec4 v0000015ab6967ec0_0;
    %load/vec4 v0000015ab6966340_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.40, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015ab69665c0_0, 0, 1;
    %load/vec4 v0000015ab6968000_0;
    %store/vec4 v0000015ab6967060_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015ab69663e0_0, 0, 1;
    %jmp T_4.41;
T_4.40 ;
    %load/vec4 v0000015ab6967600_0;
    %load/vec4 v0000015ab6966480_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.42, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015ab69665c0_0, 0, 1;
    %load/vec4 v0000015ab69680a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.44, 8;
    %load/vec4 v0000015ab6967f60_0;
    %jmp/1 T_4.45, 8;
T_4.44 ; End of true expr.
    %load/vec4 v0000015ab6968140_0;
    %jmp/0 T_4.45, 8;
 ; End of false expr.
    %blend;
T_4.45;
    %store/vec4 v0000015ab6967060_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015ab6967740_0, 0, 1;
    %jmp T_4.43;
T_4.42 ;
    %load/vec4 v0000015ab6967ec0_0;
    %load/vec4 v0000015ab6966340_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.46, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015ab69665c0_0, 0, 1;
    %load/vec4 v0000015ab69680a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.48, 8;
    %load/vec4 v0000015ab6967f60_0;
    %jmp/1 T_4.49, 8;
T_4.48 ; End of true expr.
    %load/vec4 v0000015ab6968140_0;
    %jmp/0 T_4.49, 8;
 ; End of false expr.
    %blend;
T_4.49;
    %store/vec4 v0000015ab6967060_0, 0, 32;
    %jmp T_4.47;
T_4.46 ;
    %load/vec4 v0000015ab6966340_0;
    %load/vec4 v0000015ab6967ec0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.50, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015ab69665c0_0, 0, 1;
    %load/vec4 v0000015ab69680a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.52, 8;
    %load/vec4 v0000015ab6966fc0_0;
    %jmp/1 T_4.53, 8;
T_4.52 ; End of true expr.
    %load/vec4 v0000015ab69677e0_0;
    %jmp/0 T_4.53, 8;
 ; End of false expr.
    %blend;
T_4.53;
    %store/vec4 v0000015ab6967060_0, 0, 32;
    %jmp T_4.51;
T_4.50 ;
    %load/vec4 v0000015ab6966480_0;
    %load/vec4 v0000015ab6967600_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.54, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015ab69665c0_0, 0, 1;
    %load/vec4 v0000015ab69680a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.56, 8;
    %load/vec4 v0000015ab6966fc0_0;
    %jmp/1 T_4.57, 8;
T_4.56 ; End of true expr.
    %load/vec4 v0000015ab69677e0_0;
    %jmp/0 T_4.57, 8;
 ; End of false expr.
    %blend;
T_4.57;
    %store/vec4 v0000015ab6967060_0, 0, 32;
T_4.54 ;
T_4.51 ;
T_4.47 ;
T_4.43 ;
T_4.41 ;
T_4.39 ;
T_4.36 ;
T_4.25 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000015ab6904850;
T_5 ;
    %wait E_0000015ab6758970;
    %vpi_call/w 7 124 "$display", "suma: %b, e2: %b, e1: %b, under: %b", v0000015ab68f4430_0, v0000015ab68f3df0_0, v0000015ab68f3b70_0, v0000015ab68f5bf0_0 {0 0 0};
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000015ab683e8b0;
T_6 ;
    %end;
    .thread T_6;
    .scope S_0000015ab683e8b0;
T_7 ;
    %wait E_0000015ab67533f0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000015ab696a6c0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000015ab6966840_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000015ab6969a40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000015ab6968e60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015ab6968f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015ab696ad00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015ab6968fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015ab696abc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015ab696ada0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000015ab6969ae0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000015ab6968dc0_0, 0, 23;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015ab696a1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015ab6969360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015ab696a260_0, 0, 1;
    %load/vec4 v0000015ab6966d40_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0000015ab69674c0_0, 0, 8;
    %load/vec4 v0000015ab6966d40_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0000015ab6966de0_0, 0, 23;
    %load/vec4 v0000015ab6968460_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0000015ab69668e0_0, 0, 8;
    %load/vec4 v0000015ab6968460_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0000015ab6967a60_0, 0, 23;
    %load/vec4 v0000015ab69674c0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000015ab6966de0_0;
    %pushi/vec4 0, 0, 23;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0000015ab69683c0_0, 0, 1;
    %load/vec4 v0000015ab69668e0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000015ab6967a60_0;
    %pushi/vec4 0, 0, 23;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0000015ab6967ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015ab696a580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015ab6969ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015ab6968640_0, 0, 1;
    %load/vec4 v0000015ab696a120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000015ab696ab20_0;
    %store/vec4 v0000015ab696a6c0_0, 0, 32;
    %load/vec4 v0000015ab69697c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000015ab6968d20_0;
    %concati/vec4 1, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 1, 0, 1;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000015ab6966840_0, 0, 5;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0000015ab6968d20_0;
    %load/vec4 v0000015ab69686e0_0;
    %load/vec4 v0000015ab6968820_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000015ab6966840_0, 0, 5;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0000015ab6969c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000015ab6966840_0, 0, 5;
    %load/vec4 v0000015ab6967c40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000015ab6966840_0, 4, 1;
    %load/vec4 v0000015ab69685a0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000015ab6966840_0, 4, 1;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %load/vec4 v0000015ab69690e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000015ab6966840_0, 0, 5;
T_7.7 ;
T_7.5 ;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000015ab6969400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000015ab6969a40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015ab6968f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015ab696ad00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015ab6968fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015ab696abc0_0, 0, 1;
    %jmp T_7.15;
T_7.10 ;
    %load/vec4 v0000015ab6967b00_0;
    %store/vec4 v0000015ab6969a40_0, 0, 32;
    %load/vec4 v0000015ab696ae40_0;
    %store/vec4 v0000015ab6968f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015ab696ad00_0, 0, 1;
    %load/vec4 v0000015ab6968b40_0;
    %store/vec4 v0000015ab6968fa0_0, 0, 1;
    %load/vec4 v0000015ab6969e00_0;
    %store/vec4 v0000015ab696abc0_0, 0, 1;
    %jmp T_7.15;
T_7.11 ;
    %load/vec4 v0000015ab696a080_0;
    %store/vec4 v0000015ab6969a40_0, 0, 32;
    %load/vec4 v0000015ab696a620_0;
    %store/vec4 v0000015ab6968f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015ab696ad00_0, 0, 1;
    %load/vec4 v0000015ab6968c80_0;
    %store/vec4 v0000015ab6968fa0_0, 0, 1;
    %load/vec4 v0000015ab696a4e0_0;
    %store/vec4 v0000015ab696abc0_0, 0, 1;
    %jmp T_7.15;
T_7.12 ;
    %load/vec4 v0000015ab6968be0_0;
    %store/vec4 v0000015ab6969a40_0, 0, 32;
    %load/vec4 v0000015ab6968aa0_0;
    %store/vec4 v0000015ab6968f00_0, 0, 1;
    %load/vec4 v0000015ab6969040_0;
    %store/vec4 v0000015ab696ad00_0, 0, 1;
    %load/vec4 v0000015ab69699a0_0;
    %store/vec4 v0000015ab6968fa0_0, 0, 1;
    %load/vec4 v0000015ab6969680_0;
    %store/vec4 v0000015ab696abc0_0, 0, 1;
    %jmp T_7.15;
T_7.13 ;
    %load/vec4 v0000015ab6967ce0_0;
    %store/vec4 v0000015ab6969a40_0, 0, 32;
    %load/vec4 v0000015ab6969540_0;
    %store/vec4 v0000015ab6968f00_0, 0, 1;
    %load/vec4 v0000015ab696a440_0;
    %store/vec4 v0000015ab696ad00_0, 0, 1;
    %load/vec4 v0000015ab6969d60_0;
    %store/vec4 v0000015ab6968fa0_0, 0, 1;
    %load/vec4 v0000015ab696a9e0_0;
    %store/vec4 v0000015ab696abc0_0, 0, 1;
    %jmp T_7.15;
T_7.15 ;
    %pop/vec4 1;
    %load/vec4 v0000015ab6969400_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %load/vec4 v0000015ab6969400_0;
    %cmpi/e 3, 0, 2;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_7.16, 8;
    %load/vec4 v0000015ab6966d40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000015ab6968460_0;
    %parti/s 1, 31, 6;
    %xor;
    %jmp/1 T_7.17, 8;
T_7.16 ; End of true expr.
    %load/vec4 v0000015ab6969a40_0;
    %parti/s 1, 31, 6;
    %jmp/0 T_7.17, 8;
 ; End of false expr.
    %blend;
T_7.17;
    %store/vec4 v0000015ab696ada0_0, 0, 1;
    %load/vec4 v0000015ab6969a40_0;
    %store/vec4 v0000015ab6968e60_0, 0, 32;
    %load/vec4 v0000015ab6968fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.18, 8;
    %load/vec4 v0000015ab696ada0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0000015ab6968e60_0, 0, 32;
T_7.18 ;
    %load/vec4 v0000015ab696abc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.20, 8;
    %load/vec4 v0000015ab696ada0_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0000015ab6968e60_0, 0, 32;
T_7.20 ;
    %load/vec4 v0000015ab6968e60_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0000015ab6969ae0_0, 0, 8;
    %load/vec4 v0000015ab6968e60_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0000015ab6968dc0_0, 0, 23;
    %load/vec4 v0000015ab6969ae0_0;
    %pushi/vec4 255, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000015ab6968dc0_0;
    %pushi/vec4 0, 0, 23;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0000015ab696a1c0_0, 0, 1;
    %load/vec4 v0000015ab6969ae0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000015ab6968dc0_0;
    %pushi/vec4 0, 0, 23;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0000015ab6969360_0, 0, 1;
    %load/vec4 v0000015ab6969ae0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000015ab6968dc0_0;
    %pushi/vec4 0, 0, 23;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0000015ab696a260_0, 0, 1;
    %load/vec4 v0000015ab696a1c0_0;
    %load/vec4 v0000015ab6968fa0_0;
    %or;
    %store/vec4 v0000015ab696a580_0, 0, 1;
    %load/vec4 v0000015ab696a260_0;
    %load/vec4 v0000015ab696abc0_0;
    %or;
    %load/vec4 v0000015ab6969400_0;
    %parti/s 1, 1, 2;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000015ab6969360_0;
    %and;
    %load/vec4 v0000015ab69683c0_0;
    %nor/r;
    %and;
    %load/vec4 v0000015ab6967ba0_0;
    %nor/r;
    %and;
    %or;
    %store/vec4 v0000015ab6969ea0_0, 0, 1;
    %load/vec4 v0000015ab6968f00_0;
    %load/vec4 v0000015ab696a580_0;
    %or;
    %load/vec4 v0000015ab6969ea0_0;
    %or;
    %store/vec4 v0000015ab6968640_0, 0, 1;
    %load/vec4 v0000015ab6968e60_0;
    %store/vec4 v0000015ab696a6c0_0, 0, 32;
    %load/vec4 v0000015ab696ad00_0;
    %concati/vec4 0, 0, 1;
    %load/vec4 v0000015ab696a580_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000015ab6969ea0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000015ab6968640_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000015ab6966840_0, 0, 5;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000015ab683ca20;
T_8 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000015ab6969220_0, 0, 2;
    %pushi/vec4 3265749585, 0, 32;
    %store/vec4 v0000015ab69694a0_0, 0, 32;
    %pushi/vec4 978547900, 0, 32;
    %store/vec4 v0000015ab6969180_0, 0, 32;
    %pushi/vec4 3351946470, 0, 32;
    %store/vec4 v0000015ab69695e0_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000015ab696a940_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v0000015ab6969f40_0;
    %load/vec4 v0000015ab69695e0_0;
    %cmp/e;
    %jmp/0xz  T_8.0, 4;
    %vpi_call/w 3 36 "$display", "\342\234\205 Test 1 OK: -83.6920 / 0.000806 => %b (esperado %b)", v0000015ab6969f40_0, v0000015ab69695e0_0 {0 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 38 "$display", "\342\235\214 Test 1 FAIL: -83.6920 / 0.000806 => %b (esperado %b)", v0000015ab6969f40_0, v0000015ab69695e0_0 {0 0 0};
T_8.1 ;
    %delay 1000, 0;
    %load/vec4 v0000015ab69688c0_0;
    %load/vec4 v0000015ab696a940_0;
    %cmp/e;
    %jmp/0xz  T_8.2, 4;
    %vpi_call/w 3 41 "$display", " \342\234\205 Flags OK: %b (esperado %b)\012", v0000015ab69688c0_0, v0000015ab696a940_0 {0 0 0};
    %jmp T_8.3;
T_8.2 ;
    %vpi_call/w 3 43 "$display", " \342\235\214 Flags FAIL: %b (esperado %b)\012", v0000015ab69688c0_0, v0000015ab696a940_0 {0 0 0};
T_8.3 ;
    %delay 10000, 0;
    %pushi/vec4 1141490255, 0, 32;
    %store/vec4 v0000015ab69694a0_0, 0, 32;
    %pushi/vec4 3288023957, 0, 32;
    %store/vec4 v0000015ab6969180_0, 0, 32;
    %pushi/vec4 3213646601, 0, 32;
    %store/vec4 v0000015ab69695e0_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000015ab696a940_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v0000015ab6969f40_0;
    %load/vec4 v0000015ab69695e0_0;
    %cmp/e;
    %jmp/0xz  T_8.4, 4;
    %vpi_call/w 3 57 "$display", "\342\234\205 Test 2 OK: 551.03607 / -502.43524 => %b (esperado %b)", v0000015ab6969f40_0, v0000015ab69695e0_0 {0 0 0};
    %jmp T_8.5;
T_8.4 ;
    %vpi_call/w 3 59 "$display", "\342\235\214 Test 2 FAIL: 551.03607 / -502.43524 => %b (esperado %b)", v0000015ab6969f40_0, v0000015ab69695e0_0 {0 0 0};
T_8.5 ;
    %delay 1000, 0;
    %load/vec4 v0000015ab69688c0_0;
    %load/vec4 v0000015ab696a940_0;
    %cmp/e;
    %jmp/0xz  T_8.6, 4;
    %vpi_call/w 3 62 "$display", " \342\234\205 Flags OK: %b (esperado %b)\012", v0000015ab69688c0_0, v0000015ab696a940_0 {0 0 0};
    %jmp T_8.7;
T_8.6 ;
    %vpi_call/w 3 64 "$display", " \342\235\214 Flags FAIL: %b (esperado %b)\012", v0000015ab69688c0_0, v0000015ab696a940_0 {0 0 0};
T_8.7 ;
    %delay 10000, 0;
    %pushi/vec4 980267574, 0, 32;
    %store/vec4 v0000015ab69694a0_0, 0, 32;
    %pushi/vec4 978105139, 0, 32;
    %store/vec4 v0000015ab6969180_0, 0, 32;
    %pushi/vec4 1066705398, 0, 32;
    %store/vec4 v0000015ab69695e0_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000015ab696a940_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v0000015ab6969f40_0;
    %load/vec4 v0000015ab69695e0_0;
    %cmp/e;
    %jmp/0xz  T_8.8, 4;
    %vpi_call/w 3 78 "$display", "\342\234\205 Test 3 OK:  0.0009067 / 0.000780 => %b (esperado %b)", v0000015ab6969f40_0, v0000015ab69695e0_0 {0 0 0};
    %jmp T_8.9;
T_8.8 ;
    %vpi_call/w 3 80 "$display", "\342\235\214 Test 3 FAIL: 0.0009067 / 0.000780 => %b (esperado %b)", v0000015ab6969f40_0, v0000015ab69695e0_0 {0 0 0};
T_8.9 ;
    %delay 1000, 0;
    %load/vec4 v0000015ab69688c0_0;
    %load/vec4 v0000015ab696a940_0;
    %cmp/e;
    %jmp/0xz  T_8.10, 4;
    %vpi_call/w 3 83 "$display", " \342\234\205 Flags OK: %b (esperado %b)\012", v0000015ab69688c0_0, v0000015ab696a940_0 {0 0 0};
    %jmp T_8.11;
T_8.10 ;
    %vpi_call/w 3 85 "$display", " \342\235\214 Flags FAIL: %b (esperado %b)\012", v0000015ab69688c0_0, v0000015ab696a940_0 {0 0 0};
T_8.11 ;
    %delay 10000, 0;
    %pushi/vec4 1120692862, 0, 32;
    %store/vec4 v0000015ab69694a0_0, 0, 32;
    %pushi/vec4 971303017, 0, 32;
    %store/vec4 v0000015ab6969180_0, 0, 32;
    %pushi/vec4 1214553091, 0, 32;
    %store/vec4 v0000015ab69695e0_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000015ab696a940_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v0000015ab6969f40_0;
    %load/vec4 v0000015ab69695e0_0;
    %cmp/e;
    %jmp/0xz  T_8.12, 4;
    %vpi_call/w 3 99 "$display", "\342\234\205 Test 4 OK:  102.20799 / 0.0004366 => %b (esperado %b)", v0000015ab6969f40_0, v0000015ab69695e0_0 {0 0 0};
    %jmp T_8.13;
T_8.12 ;
    %vpi_call/w 3 101 "$display", "\342\235\214 Test 4 FAIL: 102.20799 / 0.0004366 => %b (esperado %b)", v0000015ab6969f40_0, v0000015ab69695e0_0 {0 0 0};
T_8.13 ;
    %delay 1000, 0;
    %load/vec4 v0000015ab69688c0_0;
    %load/vec4 v0000015ab696a940_0;
    %cmp/e;
    %jmp/0xz  T_8.14, 4;
    %vpi_call/w 3 104 "$display", " \342\234\205 Flags OK: %b (esperado %b)\012", v0000015ab69688c0_0, v0000015ab696a940_0 {0 0 0};
    %jmp T_8.15;
T_8.14 ;
    %vpi_call/w 3 106 "$display", " \342\235\214 Flags FAIL: %b (esperado %b)\012", v0000015ab69688c0_0, v0000015ab696a940_0 {0 0 0};
T_8.15 ;
    %delay 10000, 0;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v0000015ab69694a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000015ab6969180_0, 0, 32;
    %pushi/vec4 2139095040, 0, 32;
    %store/vec4 v0000015ab69695e0_0, 0, 32;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0000015ab696a940_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v0000015ab6969f40_0;
    %load/vec4 v0000015ab69695e0_0;
    %cmp/e;
    %jmp/0xz  T_8.16, 4;
    %vpi_call/w 3 120 "$display", "\342\234\205 Test 5 OK:  1 / 0 => %b (esperado %b)", v0000015ab6969f40_0, v0000015ab69695e0_0 {0 0 0};
    %jmp T_8.17;
T_8.16 ;
    %vpi_call/w 3 122 "$display", "\342\235\214 Test 5 FAIL: 1 / 0 => %b (esperado %b)", v0000015ab6969f40_0, v0000015ab69695e0_0 {0 0 0};
T_8.17 ;
    %delay 1000, 0;
    %load/vec4 v0000015ab69688c0_0;
    %load/vec4 v0000015ab696a940_0;
    %cmp/e;
    %jmp/0xz  T_8.18, 4;
    %vpi_call/w 3 125 "$display", " \342\234\205 Flags OK: %b (esperado %b)\012", v0000015ab69688c0_0, v0000015ab696a940_0 {0 0 0};
    %jmp T_8.19;
T_8.18 ;
    %vpi_call/w 3 127 "$display", " \342\235\214 Flags FAIL: %b (esperado %b)\012", v0000015ab69688c0_0, v0000015ab696a940_0 {0 0 0};
T_8.19 ;
    %delay 10000, 0;
    %pushi/vec4 2139095040, 0, 32;
    %store/vec4 v0000015ab69694a0_0, 0, 32;
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v0000015ab6969180_0, 0, 32;
    %pushi/vec4 2139095040, 0, 32;
    %store/vec4 v0000015ab69695e0_0, 0, 32;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0000015ab696a940_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v0000015ab6969f40_0;
    %load/vec4 v0000015ab69695e0_0;
    %cmp/e;
    %jmp/0xz  T_8.20, 4;
    %vpi_call/w 3 141 "$display", "\342\234\205 Test 6 OK:  INF / 2 => %b (esperado %b)", v0000015ab6969f40_0, v0000015ab69695e0_0 {0 0 0};
    %jmp T_8.21;
T_8.20 ;
    %vpi_call/w 3 143 "$display", "\342\235\214 Test 6 FAIL: INF / 2 => %b (esperado %b)", v0000015ab6969f40_0, v0000015ab69695e0_0 {0 0 0};
T_8.21 ;
    %delay 1000, 0;
    %load/vec4 v0000015ab69688c0_0;
    %load/vec4 v0000015ab696a940_0;
    %cmp/e;
    %jmp/0xz  T_8.22, 4;
    %vpi_call/w 3 146 "$display", " \342\234\205 Flags OK: %b (esperado %b)\012", v0000015ab69688c0_0, v0000015ab696a940_0 {0 0 0};
    %jmp T_8.23;
T_8.22 ;
    %vpi_call/w 3 148 "$display", " \342\235\214 Flags FAIL: %b (esperado %b)\012", v0000015ab69688c0_0, v0000015ab696a940_0 {0 0 0};
T_8.23 ;
    %delay 10000, 0;
    %pushi/vec4 4286578688, 0, 32;
    %store/vec4 v0000015ab69694a0_0, 0, 32;
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v0000015ab6969180_0, 0, 32;
    %pushi/vec4 4286578688, 0, 32;
    %store/vec4 v0000015ab69695e0_0, 0, 32;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000015ab696a940_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v0000015ab6969f40_0;
    %load/vec4 v0000015ab69695e0_0;
    %cmp/e;
    %jmp/0xz  T_8.24, 4;
    %vpi_call/w 3 162 "$display", "\342\234\205 Test 7 OK:  -INF / 2 => %b (esperado %b)", v0000015ab6969f40_0, v0000015ab69695e0_0 {0 0 0};
    %jmp T_8.25;
T_8.24 ;
    %vpi_call/w 3 164 "$display", "\342\235\214 Test 7 FAIL: -INF / 2 => %b (esperado %b)", v0000015ab6969f40_0, v0000015ab69695e0_0 {0 0 0};
T_8.25 ;
    %delay 1000, 0;
    %load/vec4 v0000015ab69688c0_0;
    %load/vec4 v0000015ab696a940_0;
    %cmp/e;
    %jmp/0xz  T_8.26, 4;
    %vpi_call/w 3 167 "$display", " \342\234\205 Flags OK: %b (esperado %b)\012", v0000015ab69688c0_0, v0000015ab696a940_0 {0 0 0};
    %jmp T_8.27;
T_8.26 ;
    %vpi_call/w 3 169 "$display", " \342\235\214 Flags FAIL: %b (esperado %b)\012", v0000015ab69688c0_0, v0000015ab696a940_0 {0 0 0};
T_8.27 ;
    %delay 10000, 0;
    %pushi/vec4 2071848960, 0, 32;
    %store/vec4 v0000015ab69694a0_0, 0, 32;
    %pushi/vec4 973284049, 0, 32;
    %store/vec4 v0000015ab6969180_0, 0, 32;
    %pushi/vec4 2139095040, 0, 32;
    %store/vec4 v0000015ab69695e0_0, 0, 32;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0000015ab696a940_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v0000015ab6969f40_0;
    %load/vec4 v0000015ab69695e0_0;
    %cmp/e;
    %jmp/0xz  T_8.28, 4;
    %vpi_call/w 3 183 "$display", "\342\234\205 Test 8 OK:  65000 / 0.001 => %b (esperado %b)", v0000015ab6969f40_0, v0000015ab69695e0_0 {0 0 0};
    %jmp T_8.29;
T_8.28 ;
    %vpi_call/w 3 185 "$display", "\342\235\214 Test 8 FAIL: 65000 / 0.001 => %b (esperado %b)", v0000015ab6969f40_0, v0000015ab69695e0_0 {0 0 0};
T_8.29 ;
    %delay 1000, 0;
    %load/vec4 v0000015ab69688c0_0;
    %load/vec4 v0000015ab696a940_0;
    %cmp/e;
    %jmp/0xz  T_8.30, 4;
    %vpi_call/w 3 188 "$display", " \342\234\205 Flags OK: %b (esperado %b)\012", v0000015ab69688c0_0, v0000015ab696a940_0 {0 0 0};
    %jmp T_8.31;
T_8.30 ;
    %vpi_call/w 3 190 "$display", " \342\235\214 Flags FAIL: %b (esperado %b)\012", v0000015ab69688c0_0, v0000015ab696a940_0 {0 0 0};
T_8.31 ;
    %delay 10000, 0;
    %pushi/vec4 2134507520, 0, 32;
    %store/vec4 v0000015ab69694a0_0, 0, 32;
    %pushi/vec4 816840704, 0, 32;
    %store/vec4 v0000015ab6969180_0, 0, 32;
    %pushi/vec4 2139095040, 0, 32;
    %store/vec4 v0000015ab69695e0_0, 0, 32;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0000015ab696a940_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v0000015ab6969f40_0;
    %load/vec4 v0000015ab69695e0_0;
    %cmp/e;
    %jmp/0xz  T_8.32, 4;
    %vpi_call/w 3 204 "$display", "\342\234\205 Test 9 OK:  11904 / 0.0001678 => %b (esperado %b)", v0000015ab6969f40_0, v0000015ab69695e0_0 {0 0 0};
    %jmp T_8.33;
T_8.32 ;
    %vpi_call/w 3 206 "$display", "\342\235\214 Test 9 FAIL: 11904 / 0.0001678 => %b (esperado %b)", v0000015ab6969f40_0, v0000015ab69695e0_0 {0 0 0};
T_8.33 ;
    %delay 1000, 0;
    %load/vec4 v0000015ab69688c0_0;
    %load/vec4 v0000015ab696a940_0;
    %cmp/e;
    %jmp/0xz  T_8.34, 4;
    %vpi_call/w 3 209 "$display", " \342\234\205 Flags OK: %b (esperado %b)\012", v0000015ab69688c0_0, v0000015ab696a940_0 {0 0 0};
    %jmp T_8.35;
T_8.34 ;
    %vpi_call/w 3 211 "$display", " \342\235\214 Flags FAIL: %b (esperado %b)\012", v0000015ab69688c0_0, v0000015ab696a940_0 {0 0 0};
T_8.35 ;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000015ab69694a0_0, 0, 32;
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v0000015ab6969180_0, 0, 32;
    %pushi/vec4 2139095042, 0, 32;
    %store/vec4 v0000015ab69695e0_0, 0, 32;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000015ab696a940_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v0000015ab6969f40_0;
    %load/vec4 v0000015ab69695e0_0;
    %cmp/e;
    %jmp/0xz  T_8.36, 4;
    %vpi_call/w 3 225 "$display", "\342\234\205 Test 10 OK:  1e-7 / 2 => %b (esperado %b)", v0000015ab6969f40_0, v0000015ab69695e0_0 {0 0 0};
    %jmp T_8.37;
T_8.36 ;
    %vpi_call/w 3 227 "$display", "\342\235\214 Test 10 FAIL: 1e-7 / 2 => %b (esperado %b)", v0000015ab6969f40_0, v0000015ab69695e0_0 {0 0 0};
T_8.37 ;
    %delay 1000, 0;
    %load/vec4 v0000015ab69688c0_0;
    %load/vec4 v0000015ab696a940_0;
    %cmp/e;
    %jmp/0xz  T_8.38, 4;
    %vpi_call/w 3 230 "$display", " \342\234\205 Flags OK: %b (esperado %b)\012", v0000015ab69688c0_0, v0000015ab696a940_0 {0 0 0};
    %jmp T_8.39;
T_8.38 ;
    %vpi_call/w 3 232 "$display", " \342\235\214 Flags FAIL: %b (esperado %b)\012", v0000015ab69688c0_0, v0000015ab696a940_0 {0 0 0};
T_8.39 ;
    %delay 10000, 0;
    %pushi/vec4 951519805, 0, 32;
    %store/vec4 v0000015ab69694a0_0, 0, 32;
    %pushi/vec4 1326387814, 0, 32;
    %store/vec4 v0000015ab6969180_0, 0, 32;
    %pushi/vec4 690209272, 0, 32;
    %store/vec4 v0000015ab69695e0_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000015ab696a940_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v0000015ab6969f40_0;
    %load/vec4 v0000015ab69695e0_0;
    %cmp/e;
    %jmp/0xz  T_8.40, 4;
    %vpi_call/w 3 246 "$display", "\342\234\205 Test 11 OK:  0.00279 / 36659.2 => %b (esperado %b)", v0000015ab6969f40_0, v0000015ab69695e0_0 {0 0 0};
    %jmp T_8.41;
T_8.40 ;
    %vpi_call/w 3 248 "$display", "\342\235\214 Test 11 FAIL: 0.00279 / 36659.2 => %b (esperado %b)", v0000015ab6969f40_0, v0000015ab69695e0_0 {0 0 0};
T_8.41 ;
    %delay 1000, 0;
    %load/vec4 v0000015ab69688c0_0;
    %load/vec4 v0000015ab696a940_0;
    %cmp/e;
    %jmp/0xz  T_8.42, 4;
    %vpi_call/w 3 251 "$display", " \342\234\205 Flags OK: %b (esperado %b)\012", v0000015ab69688c0_0, v0000015ab696a940_0 {0 0 0};
    %jmp T_8.43;
T_8.42 ;
    %vpi_call/w 3 253 "$display", " \342\235\214 Flags FAIL: %b (esperado %b)\012", v0000015ab69688c0_0, v0000015ab696a940_0 {0 0 0};
T_8.43 ;
    %delay 10000, 0;
    %pushi/vec4 2142699520, 0, 32;
    %store/vec4 v0000015ab69694a0_0, 0, 32;
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v0000015ab6969180_0, 0, 32;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v0000015ab69695e0_0, 0, 32;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000015ab696a940_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v0000015ab6969f40_0;
    %load/vec4 v0000015ab69695e0_0;
    %cmp/e;
    %jmp/0xz  T_8.44, 4;
    %vpi_call/w 3 267 "$display", "\342\234\205 Test 12 OK:  NaN / 2 => %b (esperado %b)", v0000015ab6969f40_0, v0000015ab69695e0_0 {0 0 0};
    %jmp T_8.45;
T_8.44 ;
    %vpi_call/w 3 269 "$display", "\342\235\214 Test 12 FAIL: NaN / 2 => %b (esperado %b)", v0000015ab6969f40_0, v0000015ab69695e0_0 {0 0 0};
T_8.45 ;
    %delay 1000, 0;
    %load/vec4 v0000015ab69688c0_0;
    %load/vec4 v0000015ab696a940_0;
    %cmp/e;
    %jmp/0xz  T_8.46, 4;
    %vpi_call/w 3 272 "$display", " \342\234\205 Flags OK: %b (esperado %b)\012", v0000015ab69688c0_0, v0000015ab696a940_0 {0 0 0};
    %jmp T_8.47;
T_8.46 ;
    %vpi_call/w 3 274 "$display", " \342\235\214 Flags FAIL: %b (esperado %b)\012", v0000015ab69688c0_0, v0000015ab696a940_0 {0 0 0};
T_8.47 ;
    %delay 10000, 0;
    %vpi_call/w 3 278 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "sim_1\new\tb_alu_div_32.v";
    "sources_1\new\alu.v";
    "sources_1\new\SumaResta.v";
    "sources_1\new\RoundNearestEven.v";
    "sources_1\new\Division.v";
    "sources_1\new\flags_operations.v";
    "sources_1\new\Multiplicacion.v";
    "sources_1\new\fp16_special_cases.v";
