// ==============================================================
// Generated by Vitis HLS v2025.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* DowngradeIPIdentifiedWarnings="yes" *)
module pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        img2_address0,
        img2_ce0,
        img2_q0,
        img2_address1,
        img2_ce1,
        img2_q1,
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_address0,
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0,
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_we0,
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_d0,
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_address0,
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0,
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_we0,
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] img2_address0;
output   img2_ce0;
input  [15:0] img2_q0;
output  [11:0] img2_address1;
output   img2_ce1;
input  [15:0] img2_q1;
output  [8:0] pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_address0;
output   pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0;
output   pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_we0;
output  [15:0] pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_d0;
output  [8:0] pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_address0;
output   pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0;
output   pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_we0;
output  [15:0] pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_d0;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln6_fu_163_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_subdone;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage0_11001;
wire   [4:0] trunc_ln9_fu_209_p1;
reg   [4:0] trunc_ln9_reg_440;
wire   [0:0] trunc_ln7_fu_213_p1;
reg   [0:0] trunc_ln7_reg_447;
reg   [3:0] lshr_ln7_reg_451;
wire   [4:0] trunc_ln9_1_fu_227_p1;
reg   [4:0] trunc_ln9_1_reg_456;
wire   [16:0] add_ln9_fu_294_p2;
reg   [16:0] add_ln9_reg_472;
wire    ap_block_pp0_stage1_11001;
wire   [63:0] zext_ln9_1_fu_243_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln9_2_fu_260_p1;
wire   [63:0] zext_ln9_3_fu_310_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln10_fu_325_p1;
wire   [63:0] zext_ln9_fu_336_p1;
reg   [5:0] x_fu_66;
wire   [5:0] add_ln7_fu_265_p2;
wire    ap_loop_init;
reg   [5:0] ap_sig_allocacmp_x_load;
reg   [5:0] y_fu_70;
wire   [5:0] select_ln6_1_fu_201_p3;
reg   [5:0] ap_sig_allocacmp_y_load;
reg   [10:0] indvar_flatten6_fu_74;
wire   [10:0] add_ln6_fu_169_p2;
reg   [10:0] ap_sig_allocacmp_indvar_flatten6_load;
reg    img2_ce1_local;
reg   [11:0] img2_address1_local;
reg    img2_ce0_local;
reg   [11:0] img2_address0_local;
reg    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_we0_local;
wire   [15:0] select_ln10_fu_405_p3;
reg    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0_local;
reg    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_we0_local;
reg    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0_local;
wire   [0:0] icmp_ln7_fu_187_p2;
wire   [5:0] add_ln6_1_fu_181_p2;
wire   [5:0] select_ln6_fu_193_p3;
wire   [11:0] tmp_1_fu_231_p5;
wire   [11:0] tmp_2_fu_248_p5;
wire  signed [16:0] sext_ln9_1_fu_290_p1;
wire  signed [16:0] sext_ln9_fu_286_p1;
wire   [11:0] tmp_3_fu_300_p5;
wire   [11:0] tmp_4_fu_315_p5;
wire   [8:0] tmp_s_fu_330_p3;
wire  signed [17:0] sext_ln9_2_fu_342_p1;
wire  signed [17:0] sext_ln9_3_fu_345_p1;
wire   [17:0] add_ln9_1_fu_349_p2;
wire  signed [17:0] sext_ln10_fu_355_p1;
wire   [17:0] add_ln10_fu_359_p2;
wire   [17:0] sub_ln10_fu_373_p2;
wire   [15:0] trunc_ln10_4_fu_379_p4;
wire   [0:0] tmp_fu_365_p3;
wire   [15:0] sub_ln10_1_fu_389_p2;
wire   [15:0] trunc_ln10_5_fu_395_p4;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [1:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 x_fu_66 = 6'd0;
#0 y_fu_70 = 6'd0;
#0 indvar_flatten6_fu_74 = 11'd0;
#0 ap_done_reg = 1'b0;
end

pyramidal_hs_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln6_fu_163_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten6_fu_74 <= add_ln6_fu_169_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten6_fu_74 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln6_fu_163_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            x_fu_66 <= add_ln7_fu_265_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            x_fu_66 <= 6'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln6_fu_163_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            y_fu_70 <= select_ln6_1_fu_201_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            y_fu_70 <= 6'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln9_reg_472 <= add_ln9_fu_294_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lshr_ln7_reg_451 <= {{select_ln6_fu_193_p3[4:1]}};
        trunc_ln7_reg_447 <= trunc_ln7_fu_213_p1;
        trunc_ln9_1_reg_456 <= trunc_ln9_1_fu_227_p1;
        trunc_ln9_reg_440 <= trunc_ln9_fu_209_p1;
    end
end

always @ (*) begin
    if (((icmp_ln6_fu_163_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten6_load = 11'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten6_load = indvar_flatten6_fu_74;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_x_load = 6'd0;
    end else begin
        ap_sig_allocacmp_x_load = x_fu_66;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_y_load = 6'd0;
    end else begin
        ap_sig_allocacmp_y_load = y_fu_70;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        img2_address0_local = zext_ln10_fu_325_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        img2_address0_local = zext_ln9_2_fu_260_p1;
    end else begin
        img2_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        img2_address1_local = zext_ln9_3_fu_310_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        img2_address1_local = zext_ln9_1_fu_243_p1;
    end else begin
        img2_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        img2_ce0_local = 1'b1;
    end else begin
        img2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        img2_ce1_local = 1'b1;
    end else begin
        img2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0_local = 1'b1;
    end else begin
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln7_reg_447 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_we0_local = 1'b1;
    end else begin
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0_local = 1'b1;
    end else begin
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln7_reg_447 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_we0_local = 1'b1;
    end else begin
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_idle_pp0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln10_fu_359_p2 = ($signed(add_ln9_1_fu_349_p2) + $signed(sext_ln10_fu_355_p1));

assign add_ln6_1_fu_181_p2 = (ap_sig_allocacmp_y_load + 6'd1);

assign add_ln6_fu_169_p2 = (ap_sig_allocacmp_indvar_flatten6_load + 11'd1);

assign add_ln7_fu_265_p2 = (select_ln6_fu_193_p3 + 6'd1);

assign add_ln9_1_fu_349_p2 = ($signed(sext_ln9_2_fu_342_p1) + $signed(sext_ln9_3_fu_345_p1));

assign add_ln9_fu_294_p2 = ($signed(sext_ln9_1_fu_290_p1) + $signed(sext_ln9_fu_286_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign icmp_ln6_fu_163_p2 = ((ap_sig_allocacmp_indvar_flatten6_load == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln7_fu_187_p2 = ((ap_sig_allocacmp_x_load == 6'd32) ? 1'b1 : 1'b0);

assign img2_address0 = img2_address0_local;

assign img2_address1 = img2_address1_local;

assign img2_ce0 = img2_ce0_local;

assign img2_ce1 = img2_ce1_local;

assign pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_address0 = zext_ln9_fu_336_p1;

assign pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0 = pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0_local;

assign pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_d0 = select_ln10_fu_405_p3;

assign pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_we0 = pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_we0_local;

assign pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_address0 = zext_ln9_fu_336_p1;

assign pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0 = pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0_local;

assign pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_d0 = select_ln10_fu_405_p3;

assign pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_we0 = pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_we0_local;

assign select_ln10_fu_405_p3 = ((tmp_fu_365_p3[0:0] == 1'b1) ? sub_ln10_1_fu_389_p2 : trunc_ln10_5_fu_395_p4);

assign select_ln6_1_fu_201_p3 = ((icmp_ln7_fu_187_p2[0:0] == 1'b1) ? add_ln6_1_fu_181_p2 : ap_sig_allocacmp_y_load);

assign select_ln6_fu_193_p3 = ((icmp_ln7_fu_187_p2[0:0] == 1'b1) ? 6'd0 : ap_sig_allocacmp_x_load);

assign sext_ln10_fu_355_p1 = $signed(img2_q0);

assign sext_ln9_1_fu_290_p1 = $signed(img2_q0);

assign sext_ln9_2_fu_342_p1 = $signed(add_ln9_reg_472);

assign sext_ln9_3_fu_345_p1 = $signed(img2_q1);

assign sext_ln9_fu_286_p1 = $signed(img2_q1);

assign sub_ln10_1_fu_389_p2 = (16'd0 - trunc_ln10_4_fu_379_p4);

assign sub_ln10_fu_373_p2 = (18'd0 - add_ln10_fu_359_p2);

assign tmp_1_fu_231_p5 = {{{{trunc_ln9_fu_209_p1}, {1'd0}}, {trunc_ln9_1_fu_227_p1}}, {1'd0}};

assign tmp_2_fu_248_p5 = {{{{trunc_ln9_fu_209_p1}, {1'd1}}, {trunc_ln9_1_fu_227_p1}}, {1'd0}};

assign tmp_3_fu_300_p5 = {{{{trunc_ln9_reg_440}, {1'd0}}, {trunc_ln9_1_reg_456}}, {1'd1}};

assign tmp_4_fu_315_p5 = {{{{trunc_ln9_reg_440}, {1'd1}}, {trunc_ln9_1_reg_456}}, {1'd1}};

assign tmp_fu_365_p3 = add_ln10_fu_359_p2[32'd17];

assign tmp_s_fu_330_p3 = {{trunc_ln9_reg_440}, {lshr_ln7_reg_451}};

assign trunc_ln10_4_fu_379_p4 = {{sub_ln10_fu_373_p2[17:2]}};

assign trunc_ln10_5_fu_395_p4 = {{add_ln10_fu_359_p2[17:2]}};

assign trunc_ln7_fu_213_p1 = select_ln6_fu_193_p3[0:0];

assign trunc_ln9_1_fu_227_p1 = select_ln6_fu_193_p3[4:0];

assign trunc_ln9_fu_209_p1 = select_ln6_1_fu_201_p3[4:0];

assign zext_ln10_fu_325_p1 = tmp_4_fu_315_p5;

assign zext_ln9_1_fu_243_p1 = tmp_1_fu_231_p5;

assign zext_ln9_2_fu_260_p1 = tmp_2_fu_248_p5;

assign zext_ln9_3_fu_310_p1 = tmp_3_fu_300_p5;

assign zext_ln9_fu_336_p1 = tmp_s_fu_330_p3;

endmodule //pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23
