Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'web' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:68]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addrb' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:77]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_2
Compiling module xil_defaultlib.OUTPUT_PASS
Compiling module xil_defaultlib.receiver
Compiling module xil_defaultlib.RELU
Compiling module xil_defaultlib.bram__default
Compiling module xil_defaultlib.bram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bram_tb_behav
