$date
  Tue Oct 26 11:02:35 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module decodeur3_8_test $end
$var reg 3 ! et[2:0] $end
$var reg 8 " st[7:0] $end
$scope module de $end
$var reg 3 # e[2:0] $end
$var reg 8 $ s[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b000 !
b00000001 "
b000 #
b00000001 $
#5000000
b001 !
b00000010 "
b001 #
b00000010 $
#10000000
b010 !
b00000100 "
b010 #
b00000100 $
#15000000
b011 !
b00001000 "
b011 #
b00001000 $
#20000000
