{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../project_1.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2"
    },
    "design_tree": {
      "clk_divider_0": "",
      "rx_mod_0": "",
      "comparator_0": "",
      "count_0": "",
      "xlslice_0": "",
      "LUT_0_0": ""
    },
    "ports": {
      "clk_0": {
        "type": "clk",
        "direction": "I"
      },
      "rst": {
        "type": "rst",
        "direction": "I"
      },
      "sin": {
        "direction": "I"
      },
      "en": {
        "direction": "I"
      },
      "LED": {
        "direction": "O"
      },
      "motor": {
        "direction": "O"
      }
    },
    "components": {
      "clk_divider_0": {
        "vlnv": "xilinx.com:module_ref:clk_divider:1.0",
        "xci_name": "design_1_clk_divider_0_0",
        "xci_path": "ip/design_1_clk_divider_0_0/design_1_clk_divider_0_0.xci",
        "inst_hier_path": "clk_divider_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "clk_divider",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "clk_div": {
            "direction": "O"
          }
        }
      },
      "rx_mod_0": {
        "vlnv": "xilinx.com:module_ref:rx_mod:1.0",
        "xci_name": "design_1_rx_mod_0_0",
        "xci_path": "ip/design_1_rx_mod_0_0/design_1_rx_mod_0_0.xci",
        "inst_hier_path": "rx_mod_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "rx_mod",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "sin": {
            "direction": "I"
          },
          "data_out": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "intr": {
            "type": "intr",
            "direction": "O",
            "parameters": {
              "SENSITIVITY": {
                "value": "LEVEL_HIGH",
                "value_src": "constant"
              }
            }
          }
        }
      },
      "comparator_0": {
        "vlnv": "xilinx.com:module_ref:comparator:1.0",
        "xci_name": "design_1_comparator_0_0",
        "xci_path": "ip/design_1_comparator_0_0/design_1_comparator_0_0.xci",
        "inst_hier_path": "comparator_0",
        "parameters": {
          "n_bits": {
            "value": "27"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "comparator",
          "boundary_crc": "0x0"
        },
        "ports": {
          "in1": {
            "direction": "I",
            "left": "26",
            "right": "0"
          },
          "in2": {
            "direction": "I",
            "left": "26",
            "right": "0"
          },
          "out1": {
            "direction": "O"
          }
        }
      },
      "count_0": {
        "vlnv": "xilinx.com:module_ref:count:1.0",
        "xci_name": "design_1_count_0_0",
        "xci_path": "ip/design_1_count_0_0/design_1_count_0_0.xci",
        "inst_hier_path": "count_0",
        "parameters": {
          "n_bits": {
            "value": "27"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "count",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "en": {
            "direction": "I"
          },
          "cnt": {
            "direction": "O",
            "left": "26",
            "right": "0"
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_0",
        "xci_path": "ip/design_1_xlslice_0_0/design_1_xlslice_0_0.xci",
        "inst_hier_path": "xlslice_0",
        "parameters": {
          "DIN_FROM": {
            "value": "3"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "8"
          },
          "DOUT_WIDTH": {
            "value": "4"
          }
        }
      },
      "LUT_0_0": {
        "vlnv": "xilinx.com:module_ref:LUT_0:1.0",
        "xci_name": "design_1_LUT_0_0_0",
        "xci_path": "ip/design_1_LUT_0_0_0/design_1_LUT_0_0_0.xci",
        "inst_hier_path": "LUT_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "LUT_0",
          "boundary_crc": "0x0"
        },
        "ports": {
          "percent": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "bits": {
            "direction": "O",
            "left": "26",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "clk_0_1": {
        "ports": [
          "clk_0",
          "clk_divider_0/clk",
          "count_0/clk"
        ]
      },
      "clk_divider_0_clk_div": {
        "ports": [
          "clk_divider_0/clk_div",
          "rx_mod_0/clk"
        ]
      },
      "rx_mod_0_data_out": {
        "ports": [
          "rx_mod_0/data_out",
          "xlslice_0/Din"
        ]
      },
      "count_0_cnt": {
        "ports": [
          "count_0/cnt",
          "comparator_0/in1"
        ]
      },
      "rst_0_1": {
        "ports": [
          "rst",
          "clk_divider_0/rst",
          "count_0/rst",
          "rx_mod_0/rst"
        ]
      },
      "sin_0_1": {
        "ports": [
          "sin",
          "rx_mod_0/sin"
        ]
      },
      "en_0_1": {
        "ports": [
          "en",
          "count_0/en"
        ]
      },
      "comparator_0_out1": {
        "ports": [
          "comparator_0/out1",
          "LED",
          "motor"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "LUT_0_0/percent"
        ]
      },
      "LUT_0_0_bits": {
        "ports": [
          "LUT_0_0/bits",
          "comparator_0/in2"
        ]
      }
    }
  }
}