<stg><name>tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3</name>


<trans_list>

<trans id="550" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten13"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:3 %sext_ln1393_24_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1393_24

]]></Node>
<StgValue><ssdm name="sext_ln1393_24_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:4 %sext_ln1393_23_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1393_23

]]></Node>
<StgValue><ssdm name="sext_ln1393_23_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:5 %sext_ln1393_22_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1393_22

]]></Node>
<StgValue><ssdm name="sext_ln1393_22_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:6 %sext_ln1393_21_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1393_21

]]></Node>
<StgValue><ssdm name="sext_ln1393_21_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:7 %sext_ln1393_20_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1393_20

]]></Node>
<StgValue><ssdm name="sext_ln1393_20_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:8 %sext_ln1393_19_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1393_19

]]></Node>
<StgValue><ssdm name="sext_ln1393_19_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:9 %sext_ln1393_18_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1393_18

]]></Node>
<StgValue><ssdm name="sext_ln1393_18_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:10 %sext_ln1393_17_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1393_17

]]></Node>
<StgValue><ssdm name="sext_ln1393_17_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:11 %sext_ln1393_16_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1393_16

]]></Node>
<StgValue><ssdm name="sext_ln1393_16_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:12 %sext_ln1393_15_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1393_15

]]></Node>
<StgValue><ssdm name="sext_ln1393_15_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:13 %sext_ln1393_14_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1393_14

]]></Node>
<StgValue><ssdm name="sext_ln1393_14_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:14 %sext_ln1393_13_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1393_13

]]></Node>
<StgValue><ssdm name="sext_ln1393_13_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:15 %sext_ln1393_12_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1393_12

]]></Node>
<StgValue><ssdm name="sext_ln1393_12_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:16 %sext_ln1393_11_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1393_11

]]></Node>
<StgValue><ssdm name="sext_ln1393_11_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:17 %sext_ln1393_10_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1393_10

]]></Node>
<StgValue><ssdm name="sext_ln1393_10_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:18 %sext_ln1393_9_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1393_9

]]></Node>
<StgValue><ssdm name="sext_ln1393_9_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:19 %sext_ln1393_8_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1393_8

]]></Node>
<StgValue><ssdm name="sext_ln1393_8_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:20 %sext_ln1393_7_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1393_7

]]></Node>
<StgValue><ssdm name="sext_ln1393_7_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:21 %sext_ln1393_6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1393_6

]]></Node>
<StgValue><ssdm name="sext_ln1393_6_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:22 %sext_ln1393_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1393_5

]]></Node>
<StgValue><ssdm name="sext_ln1393_5_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:23 %sext_ln1393_4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1393_4

]]></Node>
<StgValue><ssdm name="sext_ln1393_4_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:24 %sext_ln1393_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1393_3

]]></Node>
<StgValue><ssdm name="sext_ln1393_3_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:25 %sext_ln1393_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1393_2

]]></Node>
<StgValue><ssdm name="sext_ln1393_2_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:26 %sext_ln1393_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1393_1

]]></Node>
<StgValue><ssdm name="sext_ln1393_1_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:27 %sext_ln864_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln864

]]></Node>
<StgValue><ssdm name="sext_ln864_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="29" op_0_bw="16">
<![CDATA[
newFuncRoot:28 %sext_ln1393_24_cast = sext i16 %sext_ln1393_24_read

]]></Node>
<StgValue><ssdm name="sext_ln1393_24_cast"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="29" op_0_bw="16">
<![CDATA[
newFuncRoot:29 %sext_ln1393_23_cast = sext i16 %sext_ln1393_23_read

]]></Node>
<StgValue><ssdm name="sext_ln1393_23_cast"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="29" op_0_bw="16">
<![CDATA[
newFuncRoot:30 %sext_ln1393_22_cast = sext i16 %sext_ln1393_22_read

]]></Node>
<StgValue><ssdm name="sext_ln1393_22_cast"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="29" op_0_bw="16">
<![CDATA[
newFuncRoot:31 %sext_ln1393_21_cast = sext i16 %sext_ln1393_21_read

]]></Node>
<StgValue><ssdm name="sext_ln1393_21_cast"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="29" op_0_bw="16">
<![CDATA[
newFuncRoot:32 %sext_ln1393_20_cast = sext i16 %sext_ln1393_20_read

]]></Node>
<StgValue><ssdm name="sext_ln1393_20_cast"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="29" op_0_bw="16">
<![CDATA[
newFuncRoot:33 %sext_ln1393_19_cast = sext i16 %sext_ln1393_19_read

]]></Node>
<StgValue><ssdm name="sext_ln1393_19_cast"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="29" op_0_bw="16">
<![CDATA[
newFuncRoot:34 %sext_ln1393_18_cast = sext i16 %sext_ln1393_18_read

]]></Node>
<StgValue><ssdm name="sext_ln1393_18_cast"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="29" op_0_bw="16">
<![CDATA[
newFuncRoot:35 %sext_ln1393_17_cast = sext i16 %sext_ln1393_17_read

]]></Node>
<StgValue><ssdm name="sext_ln1393_17_cast"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="29" op_0_bw="16">
<![CDATA[
newFuncRoot:36 %sext_ln1393_16_cast = sext i16 %sext_ln1393_16_read

]]></Node>
<StgValue><ssdm name="sext_ln1393_16_cast"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="29" op_0_bw="16">
<![CDATA[
newFuncRoot:37 %sext_ln1393_15_cast = sext i16 %sext_ln1393_15_read

]]></Node>
<StgValue><ssdm name="sext_ln1393_15_cast"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="29" op_0_bw="16">
<![CDATA[
newFuncRoot:38 %sext_ln1393_14_cast = sext i16 %sext_ln1393_14_read

]]></Node>
<StgValue><ssdm name="sext_ln1393_14_cast"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="29" op_0_bw="16">
<![CDATA[
newFuncRoot:39 %sext_ln1393_13_cast = sext i16 %sext_ln1393_13_read

]]></Node>
<StgValue><ssdm name="sext_ln1393_13_cast"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="29" op_0_bw="16">
<![CDATA[
newFuncRoot:40 %sext_ln1393_12_cast = sext i16 %sext_ln1393_12_read

]]></Node>
<StgValue><ssdm name="sext_ln1393_12_cast"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="29" op_0_bw="16">
<![CDATA[
newFuncRoot:41 %sext_ln1393_11_cast = sext i16 %sext_ln1393_11_read

]]></Node>
<StgValue><ssdm name="sext_ln1393_11_cast"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="29" op_0_bw="16">
<![CDATA[
newFuncRoot:42 %sext_ln1393_10_cast = sext i16 %sext_ln1393_10_read

]]></Node>
<StgValue><ssdm name="sext_ln1393_10_cast"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="29" op_0_bw="16">
<![CDATA[
newFuncRoot:43 %sext_ln1393_9_cast = sext i16 %sext_ln1393_9_read

]]></Node>
<StgValue><ssdm name="sext_ln1393_9_cast"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="29" op_0_bw="16">
<![CDATA[
newFuncRoot:44 %sext_ln1393_8_cast = sext i16 %sext_ln1393_8_read

]]></Node>
<StgValue><ssdm name="sext_ln1393_8_cast"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="29" op_0_bw="16">
<![CDATA[
newFuncRoot:45 %sext_ln1393_7_cast = sext i16 %sext_ln1393_7_read

]]></Node>
<StgValue><ssdm name="sext_ln1393_7_cast"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="29" op_0_bw="16">
<![CDATA[
newFuncRoot:46 %sext_ln1393_6_cast = sext i16 %sext_ln1393_6_read

]]></Node>
<StgValue><ssdm name="sext_ln1393_6_cast"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="29" op_0_bw="16">
<![CDATA[
newFuncRoot:47 %sext_ln1393_5_cast = sext i16 %sext_ln1393_5_read

]]></Node>
<StgValue><ssdm name="sext_ln1393_5_cast"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="29" op_0_bw="16">
<![CDATA[
newFuncRoot:48 %sext_ln1393_4_cast = sext i16 %sext_ln1393_4_read

]]></Node>
<StgValue><ssdm name="sext_ln1393_4_cast"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="29" op_0_bw="16">
<![CDATA[
newFuncRoot:49 %sext_ln1393_3_cast = sext i16 %sext_ln1393_3_read

]]></Node>
<StgValue><ssdm name="sext_ln1393_3_cast"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="29" op_0_bw="16">
<![CDATA[
newFuncRoot:50 %sext_ln1393_2_cast = sext i16 %sext_ln1393_2_read

]]></Node>
<StgValue><ssdm name="sext_ln1393_2_cast"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="29" op_0_bw="16">
<![CDATA[
newFuncRoot:51 %sext_ln1393_1_cast = sext i16 %sext_ln1393_1_read

]]></Node>
<StgValue><ssdm name="sext_ln1393_1_cast"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="29" op_0_bw="16">
<![CDATA[
newFuncRoot:52 %sext_ln864_cast = sext i16 %sext_ln864_read

]]></Node>
<StgValue><ssdm name="sext_ln864_cast"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:53 %store_ln0 = store i6 0, i6 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:54 %store_ln0 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:55 %store_ln0 = store i3 0, i3 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:56 %br_ln0 = br void %for.body8.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body8.i:0 %i_1 = load i3 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.body8.i:1 %indvar_flatten13_load = load i6 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="indvar_flatten13_load"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body8.i:2 %add_ln46 = add i3 %i_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body8.i:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body8.i:4 %icmp_ln40 = icmp_eq  i6 %indvar_flatten13_load, i6 36

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body8.i:5 %add_ln40_3 = add i6 %indvar_flatten13_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln40_3"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body8.i:6 %br_ln40 = br i1 %icmp_ln40, void %for.inc51.i, void %if.end.i.i.i.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc51.i:0 %j_load = load i3 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc51.i:3 %icmp_ln42 = icmp_eq  i3 %j_load, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc51.i:4 %select_ln40 = select i1 %icmp_ln42, i3 0, i3 %j_load

]]></Node>
<StgValue><ssdm name="select_ln40"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc51.i:5 %select_ln40_1 = select i1 %icmp_ln42, i3 %add_ln46, i3 %i_1

]]></Node>
<StgValue><ssdm name="select_ln40_1"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc51.i:13 %add_ln46_1 = add i3 %i_1, i3 2

]]></Node>
<StgValue><ssdm name="add_ln46_1"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc51.i:14 %select_ln40_2 = select i1 %icmp_ln42, i3 %add_ln46_1, i3 %add_ln46

]]></Node>
<StgValue><ssdm name="select_ln40_2"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc51.i:20 %select_ln40_3 = select i1 %icmp_ln42, i3 3, i3 2

]]></Node>
<StgValue><ssdm name="select_ln40_3"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc51.i:21 %add_ln40 = add i3 %i_1, i3 %select_ln40_3

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc51.i:281 %store_ln42 = store i6 %add_ln40_3, i6 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc51.i:282 %store_ln42 = store i3 %select_ln40_1, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc51.i:6 %tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln40_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="7" op_0_bw="6">
<![CDATA[
for.inc51.i:7 %zext_ln1319 = zext i6 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln1319"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
for.inc51.i:8 %tmp_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %select_ln40_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="7" op_0_bw="4">
<![CDATA[
for.inc51.i:9 %zext_ln1319_1 = zext i4 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln1319_1"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="4">
<![CDATA[
for.inc51.i:10 %zext_ln1319_2 = zext i4 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln1319_2"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc51.i:11 %add_ln1319 = add i7 %zext_ln1319, i7 %zext_ln1319_1

]]></Node>
<StgValue><ssdm name="add_ln1319"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc51.i:12 %sub_ln58 = sub i6 %tmp, i6 %zext_ln1319_2

]]></Node>
<StgValue><ssdm name="sub_ln58"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc51.i:15 %tmp_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln40_2, i3 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="7" op_0_bw="6">
<![CDATA[
for.inc51.i:16 %zext_ln1319_3 = zext i6 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln1319_3"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
for.inc51.i:17 %tmp_3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %select_ln40_2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="7" op_0_bw="4">
<![CDATA[
for.inc51.i:18 %zext_ln1319_4 = zext i4 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln1319_4"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc51.i:19 %add_ln1319_1 = add i7 %zext_ln1319_3, i7 %zext_ln1319_4

]]></Node>
<StgValue><ssdm name="add_ln1319_1"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc51.i:22 %tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %add_ln40, i3 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="7" op_0_bw="6">
<![CDATA[
for.inc51.i:23 %zext_ln1319_5 = zext i6 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln1319_5"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
for.inc51.i:24 %tmp_5 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %add_ln40, i1 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="7" op_0_bw="4">
<![CDATA[
for.inc51.i:25 %zext_ln1319_6 = zext i4 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln1319_6"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc51.i:26 %add_ln1319_2 = add i7 %zext_ln1319_5, i7 %zext_ln1319_6

]]></Node>
<StgValue><ssdm name="add_ln1319_2"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="4" op_0_bw="3">
<![CDATA[
for.inc51.i:27 %zext_ln40 = zext i3 %select_ln40_1

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc51.i:28 %add_ln40_1 = add i4 %zext_ln40, i4 3

]]></Node>
<StgValue><ssdm name="add_ln40_1"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc51.i:33 %add_ln40_2 = add i4 %zext_ln40, i4 4

]]></Node>
<StgValue><ssdm name="add_ln40_2"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="6" op_0_bw="3">
<![CDATA[
for.inc51.i:39 %zext_ln1319_9 = zext i3 %select_ln40

]]></Node>
<StgValue><ssdm name="zext_ln1319_9"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="7" op_0_bw="3">
<![CDATA[
for.inc51.i:40 %zext_ln1319_10 = zext i3 %select_ln40

]]></Node>
<StgValue><ssdm name="zext_ln1319_10"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc51.i:41 %add_ln1319_5 = add i7 %add_ln1319, i7 %zext_ln1319_10

]]></Node>
<StgValue><ssdm name="add_ln1319_5"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="7">
<![CDATA[
for.inc51.i:42 %zext_ln1319_11 = zext i7 %add_ln1319_5

]]></Node>
<StgValue><ssdm name="zext_ln1319_11"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:43 %conv_in_buf_V_0_addr = getelementptr i16 %conv_in_buf_V_0, i64 0, i64 %zext_ln1319_11

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_addr"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc51.i:44 %add_ln1319_6 = add i7 %add_ln1319_1, i7 %zext_ln1319_10

]]></Node>
<StgValue><ssdm name="add_ln1319_6"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="7">
<![CDATA[
for.inc51.i:45 %zext_ln1319_12 = zext i7 %add_ln1319_6

]]></Node>
<StgValue><ssdm name="zext_ln1319_12"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:46 %conv_in_buf_V_0_addr_1 = getelementptr i16 %conv_in_buf_V_0, i64 0, i64 %zext_ln1319_12

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_addr_1"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc51.i:47 %add_ln1319_7 = add i7 %add_ln1319_2, i7 %zext_ln1319_10

]]></Node>
<StgValue><ssdm name="add_ln1319_7"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="7">
<![CDATA[
for.inc51.i:48 %zext_ln1319_13 = zext i7 %add_ln1319_7

]]></Node>
<StgValue><ssdm name="zext_ln1319_13"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:49 %conv_in_buf_V_0_addr_6 = getelementptr i16 %conv_in_buf_V_0, i64 0, i64 %zext_ln1319_13

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_addr_6"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc51.i:56 %add_ln58 = add i6 %sub_ln58, i6 %zext_ln1319_9

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="4" op_0_bw="3">
<![CDATA[
for.inc51.i:59 %j_2_cast = zext i3 %select_ln40

]]></Node>
<StgValue><ssdm name="j_2_cast"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="7">
<![CDATA[
for.inc51.i:61 %conv_in_buf_V_0_load = load i7 %conv_in_buf_V_0_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_load"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc51.i:64 %add_ln48 = add i3 %select_ln40, i3 1

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="7" op_0_bw="3">
<![CDATA[
for.inc51.i:65 %zext_ln1319_16 = zext i3 %add_ln48

]]></Node>
<StgValue><ssdm name="zext_ln1319_16"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc51.i:66 %add_ln1319_10 = add i7 %add_ln1319, i7 %zext_ln1319_16

]]></Node>
<StgValue><ssdm name="add_ln1319_10"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="7">
<![CDATA[
for.inc51.i:67 %zext_ln1319_17 = zext i7 %add_ln1319_10

]]></Node>
<StgValue><ssdm name="zext_ln1319_17"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:68 %conv_in_buf_V_0_addr_2 = getelementptr i16 %conv_in_buf_V_0, i64 0, i64 %zext_ln1319_17

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_addr_2"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc51.i:69 %add_ln1319_11 = add i7 %add_ln1319_1, i7 %zext_ln1319_16

]]></Node>
<StgValue><ssdm name="add_ln1319_11"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="7">
<![CDATA[
for.inc51.i:70 %zext_ln1319_18 = zext i7 %add_ln1319_11

]]></Node>
<StgValue><ssdm name="zext_ln1319_18"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:71 %conv_in_buf_V_0_addr_7 = getelementptr i16 %conv_in_buf_V_0, i64 0, i64 %zext_ln1319_18

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_addr_7"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc51.i:72 %add_ln1319_12 = add i7 %add_ln1319_2, i7 %zext_ln1319_16

]]></Node>
<StgValue><ssdm name="add_ln1319_12"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="7">
<![CDATA[
for.inc51.i:73 %zext_ln1319_19 = zext i7 %add_ln1319_12

]]></Node>
<StgValue><ssdm name="zext_ln1319_19"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:74 %conv_in_buf_V_0_addr_12 = getelementptr i16 %conv_in_buf_V_0, i64 0, i64 %zext_ln1319_19

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_addr_12"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="7">
<![CDATA[
for.inc51.i:81 %conv_in_buf_V_0_load_1 = load i7 %conv_in_buf_V_0_addr_2

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_load_1"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc51.i:87 %add_ln48_1 = add i3 %select_ln40, i3 2

]]></Node>
<StgValue><ssdm name="add_ln48_1"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="7" op_0_bw="3">
<![CDATA[
for.inc51.i:88 %zext_ln1319_22 = zext i3 %add_ln48_1

]]></Node>
<StgValue><ssdm name="zext_ln1319_22"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc51.i:89 %add_ln1319_15 = add i7 %add_ln1319, i7 %zext_ln1319_22

]]></Node>
<StgValue><ssdm name="add_ln1319_15"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="7">
<![CDATA[
for.inc51.i:90 %zext_ln1319_23 = zext i7 %add_ln1319_15

]]></Node>
<StgValue><ssdm name="zext_ln1319_23"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:91 %conv_in_buf_V_0_addr_3 = getelementptr i16 %conv_in_buf_V_0, i64 0, i64 %zext_ln1319_23

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_addr_3"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc51.i:92 %add_ln1319_16 = add i7 %add_ln1319_1, i7 %zext_ln1319_22

]]></Node>
<StgValue><ssdm name="add_ln1319_16"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="7">
<![CDATA[
for.inc51.i:93 %zext_ln1319_24 = zext i7 %add_ln1319_16

]]></Node>
<StgValue><ssdm name="zext_ln1319_24"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:94 %conv_in_buf_V_0_addr_8 = getelementptr i16 %conv_in_buf_V_0, i64 0, i64 %zext_ln1319_24

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_addr_8"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc51.i:95 %add_ln1319_17 = add i7 %add_ln1319_2, i7 %zext_ln1319_22

]]></Node>
<StgValue><ssdm name="add_ln1319_17"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="7">
<![CDATA[
for.inc51.i:96 %zext_ln1319_25 = zext i7 %add_ln1319_17

]]></Node>
<StgValue><ssdm name="zext_ln1319_25"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:97 %conv_in_buf_V_0_addr_13 = getelementptr i16 %conv_in_buf_V_0, i64 0, i64 %zext_ln1319_25

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_addr_13"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="7">
<![CDATA[
for.inc51.i:104 %conv_in_buf_V_0_load_2 = load i7 %conv_in_buf_V_0_addr_3

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_load_2"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc51.i:110 %add_ln48_2 = add i4 %j_2_cast, i4 3

]]></Node>
<StgValue><ssdm name="add_ln48_2"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="7" op_0_bw="4">
<![CDATA[
for.inc51.i:111 %zext_ln1319_28 = zext i4 %add_ln48_2

]]></Node>
<StgValue><ssdm name="zext_ln1319_28"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc51.i:112 %add_ln1319_20 = add i7 %add_ln1319, i7 %zext_ln1319_28

]]></Node>
<StgValue><ssdm name="add_ln1319_20"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="7">
<![CDATA[
for.inc51.i:113 %zext_ln1319_29 = zext i7 %add_ln1319_20

]]></Node>
<StgValue><ssdm name="zext_ln1319_29"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:114 %conv_in_buf_V_0_addr_4 = getelementptr i16 %conv_in_buf_V_0, i64 0, i64 %zext_ln1319_29

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_addr_4"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc51.i:115 %add_ln1319_21 = add i7 %add_ln1319_1, i7 %zext_ln1319_28

]]></Node>
<StgValue><ssdm name="add_ln1319_21"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="7">
<![CDATA[
for.inc51.i:116 %zext_ln1319_30 = zext i7 %add_ln1319_21

]]></Node>
<StgValue><ssdm name="zext_ln1319_30"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:117 %conv_in_buf_V_0_addr_9 = getelementptr i16 %conv_in_buf_V_0, i64 0, i64 %zext_ln1319_30

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_addr_9"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="7">
<![CDATA[
for.inc51.i:127 %conv_in_buf_V_0_load_3 = load i7 %conv_in_buf_V_0_addr_4

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_load_3"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc51.i:133 %add_ln48_3 = add i4 %j_2_cast, i4 4

]]></Node>
<StgValue><ssdm name="add_ln48_3"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="7" op_0_bw="4">
<![CDATA[
for.inc51.i:134 %zext_ln1319_34 = zext i4 %add_ln48_3

]]></Node>
<StgValue><ssdm name="zext_ln1319_34"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc51.i:135 %add_ln1319_25 = add i7 %add_ln1319, i7 %zext_ln1319_34

]]></Node>
<StgValue><ssdm name="add_ln1319_25"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="7">
<![CDATA[
for.inc51.i:136 %zext_ln1319_35 = zext i7 %add_ln1319_25

]]></Node>
<StgValue><ssdm name="zext_ln1319_35"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:137 %conv_in_buf_V_0_addr_5 = getelementptr i16 %conv_in_buf_V_0, i64 0, i64 %zext_ln1319_35

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_addr_5"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc51.i:138 %add_ln1319_26 = add i7 %add_ln1319_1, i7 %zext_ln1319_34

]]></Node>
<StgValue><ssdm name="add_ln1319_26"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="7">
<![CDATA[
for.inc51.i:139 %zext_ln1319_36 = zext i7 %add_ln1319_26

]]></Node>
<StgValue><ssdm name="zext_ln1319_36"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:140 %conv_in_buf_V_0_addr_10 = getelementptr i16 %conv_in_buf_V_0, i64 0, i64 %zext_ln1319_36

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_addr_10"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="7">
<![CDATA[
for.inc51.i:150 %conv_in_buf_V_0_load_4 = load i7 %conv_in_buf_V_0_addr_5

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_load_4"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="7">
<![CDATA[
for.inc51.i:156 %conv_in_buf_V_0_load_5 = load i7 %conv_in_buf_V_0_addr_1

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_load_5"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="7">
<![CDATA[
for.inc51.i:162 %conv_in_buf_V_0_load_6 = load i7 %conv_in_buf_V_0_addr_7

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_load_6"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="7">
<![CDATA[
for.inc51.i:168 %conv_in_buf_V_0_load_7 = load i7 %conv_in_buf_V_0_addr_8

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_load_7"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="7">
<![CDATA[
for.inc51.i:174 %conv_in_buf_V_0_load_8 = load i7 %conv_in_buf_V_0_addr_9

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_load_8"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="7">
<![CDATA[
for.inc51.i:180 %conv_in_buf_V_0_load_9 = load i7 %conv_in_buf_V_0_addr_10

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_load_9"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="7">
<![CDATA[
for.inc51.i:186 %conv_in_buf_V_0_load_10 = load i7 %conv_in_buf_V_0_addr_6

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_load_10"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="7">
<![CDATA[
for.inc51.i:192 %conv_in_buf_V_0_load_11 = load i7 %conv_in_buf_V_0_addr_12

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_load_11"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="7">
<![CDATA[
for.inc51.i:198 %conv_in_buf_V_0_load_12 = load i7 %conv_in_buf_V_0_addr_13

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_load_12"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc51.i:283 %store_ln42 = store i3 %add_ln48, i3 %j

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
for.inc51.i:29 %tmp_6 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %add_ln40_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
for.inc51.i:30 %tmp_7 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %add_ln40_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="7" op_0_bw="5">
<![CDATA[
for.inc51.i:31 %zext_ln1319_7 = zext i5 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln1319_7"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc51.i:32 %add_ln1319_3 = add i7 %tmp_6, i7 %zext_ln1319_7

]]></Node>
<StgValue><ssdm name="add_ln1319_3"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
for.inc51.i:34 %tmp_8 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %add_ln40_2, i3 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
for.inc51.i:35 %tmp_9 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %add_ln40_2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="7" op_0_bw="5">
<![CDATA[
for.inc51.i:36 %zext_ln1319_8 = zext i5 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln1319_8"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc51.i:37 %add_ln1319_4 = add i7 %tmp_8, i7 %zext_ln1319_8

]]></Node>
<StgValue><ssdm name="add_ln1319_4"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc51.i:50 %add_ln1319_8 = add i7 %add_ln1319_3, i7 %zext_ln1319_10

]]></Node>
<StgValue><ssdm name="add_ln1319_8"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="7">
<![CDATA[
for.inc51.i:51 %zext_ln1319_14 = zext i7 %add_ln1319_8

]]></Node>
<StgValue><ssdm name="zext_ln1319_14"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:52 %conv_in_buf_V_0_addr_11 = getelementptr i16 %conv_in_buf_V_0, i64 0, i64 %zext_ln1319_14

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_addr_11"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc51.i:53 %add_ln1319_9 = add i7 %add_ln1319_4, i7 %zext_ln1319_10

]]></Node>
<StgValue><ssdm name="add_ln1319_9"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="7">
<![CDATA[
for.inc51.i:54 %zext_ln1319_15 = zext i7 %add_ln1319_9

]]></Node>
<StgValue><ssdm name="zext_ln1319_15"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:55 %conv_in_buf_V_0_addr_16 = getelementptr i16 %conv_in_buf_V_0, i64 0, i64 %zext_ln1319_15

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_addr_16"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="7">
<![CDATA[
for.inc51.i:61 %conv_in_buf_V_0_load = load i7 %conv_in_buf_V_0_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_load"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="29" op_0_bw="16">
<![CDATA[
for.inc51.i:62 %sext_ln864_1 = sext i16 %conv_in_buf_V_0_load

]]></Node>
<StgValue><ssdm name="sext_ln864_1"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:63 %mul_ln864 = mul i29 %sext_ln864_1, i29 %sext_ln864_cast

]]></Node>
<StgValue><ssdm name="mul_ln864"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc51.i:75 %add_ln1319_13 = add i7 %add_ln1319_3, i7 %zext_ln1319_16

]]></Node>
<StgValue><ssdm name="add_ln1319_13"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="7">
<![CDATA[
for.inc51.i:76 %zext_ln1319_20 = zext i7 %add_ln1319_13

]]></Node>
<StgValue><ssdm name="zext_ln1319_20"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:77 %conv_in_buf_V_0_addr_17 = getelementptr i16 %conv_in_buf_V_0, i64 0, i64 %zext_ln1319_20

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_addr_17"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc51.i:78 %add_ln1319_14 = add i7 %add_ln1319_4, i7 %zext_ln1319_16

]]></Node>
<StgValue><ssdm name="add_ln1319_14"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="7">
<![CDATA[
for.inc51.i:79 %zext_ln1319_21 = zext i7 %add_ln1319_14

]]></Node>
<StgValue><ssdm name="zext_ln1319_21"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:80 %conv_in_buf_V_0_addr_21 = getelementptr i16 %conv_in_buf_V_0, i64 0, i64 %zext_ln1319_21

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_addr_21"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="7">
<![CDATA[
for.inc51.i:81 %conv_in_buf_V_0_load_1 = load i7 %conv_in_buf_V_0_addr_2

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_load_1"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc51.i:98 %add_ln1319_18 = add i7 %add_ln1319_3, i7 %zext_ln1319_22

]]></Node>
<StgValue><ssdm name="add_ln1319_18"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="7">
<![CDATA[
for.inc51.i:99 %zext_ln1319_26 = zext i7 %add_ln1319_18

]]></Node>
<StgValue><ssdm name="zext_ln1319_26"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:100 %conv_in_buf_V_0_addr_18 = getelementptr i16 %conv_in_buf_V_0, i64 0, i64 %zext_ln1319_26

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_addr_18"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc51.i:101 %add_ln1319_19 = add i7 %add_ln1319_4, i7 %zext_ln1319_22

]]></Node>
<StgValue><ssdm name="add_ln1319_19"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="7">
<![CDATA[
for.inc51.i:102 %zext_ln1319_27 = zext i7 %add_ln1319_19

]]></Node>
<StgValue><ssdm name="zext_ln1319_27"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:103 %conv_in_buf_V_0_addr_22 = getelementptr i16 %conv_in_buf_V_0, i64 0, i64 %zext_ln1319_27

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_addr_22"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="7">
<![CDATA[
for.inc51.i:104 %conv_in_buf_V_0_load_2 = load i7 %conv_in_buf_V_0_addr_3

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_load_2"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc51.i:118 %add_ln1319_22 = add i7 %add_ln1319_2, i7 %zext_ln1319_28

]]></Node>
<StgValue><ssdm name="add_ln1319_22"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="7">
<![CDATA[
for.inc51.i:119 %zext_ln1319_31 = zext i7 %add_ln1319_22

]]></Node>
<StgValue><ssdm name="zext_ln1319_31"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:120 %conv_in_buf_V_0_addr_14 = getelementptr i16 %conv_in_buf_V_0, i64 0, i64 %zext_ln1319_31

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_addr_14"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc51.i:121 %add_ln1319_23 = add i7 %add_ln1319_3, i7 %zext_ln1319_28

]]></Node>
<StgValue><ssdm name="add_ln1319_23"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="7">
<![CDATA[
for.inc51.i:122 %zext_ln1319_32 = zext i7 %add_ln1319_23

]]></Node>
<StgValue><ssdm name="zext_ln1319_32"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:123 %conv_in_buf_V_0_addr_19 = getelementptr i16 %conv_in_buf_V_0, i64 0, i64 %zext_ln1319_32

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_addr_19"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc51.i:124 %add_ln1319_24 = add i7 %add_ln1319_4, i7 %zext_ln1319_28

]]></Node>
<StgValue><ssdm name="add_ln1319_24"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="7">
<![CDATA[
for.inc51.i:125 %zext_ln1319_33 = zext i7 %add_ln1319_24

]]></Node>
<StgValue><ssdm name="zext_ln1319_33"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:126 %conv_in_buf_V_0_addr_23 = getelementptr i16 %conv_in_buf_V_0, i64 0, i64 %zext_ln1319_33

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_addr_23"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="7">
<![CDATA[
for.inc51.i:127 %conv_in_buf_V_0_load_3 = load i7 %conv_in_buf_V_0_addr_4

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_load_3"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc51.i:141 %add_ln1319_27 = add i7 %add_ln1319_2, i7 %zext_ln1319_34

]]></Node>
<StgValue><ssdm name="add_ln1319_27"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="7">
<![CDATA[
for.inc51.i:142 %zext_ln1319_37 = zext i7 %add_ln1319_27

]]></Node>
<StgValue><ssdm name="zext_ln1319_37"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:143 %conv_in_buf_V_0_addr_15 = getelementptr i16 %conv_in_buf_V_0, i64 0, i64 %zext_ln1319_37

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_addr_15"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc51.i:144 %add_ln1319_28 = add i7 %add_ln1319_3, i7 %zext_ln1319_34

]]></Node>
<StgValue><ssdm name="add_ln1319_28"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="7">
<![CDATA[
for.inc51.i:145 %zext_ln1319_38 = zext i7 %add_ln1319_28

]]></Node>
<StgValue><ssdm name="zext_ln1319_38"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:146 %conv_in_buf_V_0_addr_20 = getelementptr i16 %conv_in_buf_V_0, i64 0, i64 %zext_ln1319_38

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_addr_20"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc51.i:147 %add_ln1319_29 = add i7 %add_ln1319_4, i7 %zext_ln1319_34

]]></Node>
<StgValue><ssdm name="add_ln1319_29"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="7">
<![CDATA[
for.inc51.i:148 %zext_ln1319_39 = zext i7 %add_ln1319_29

]]></Node>
<StgValue><ssdm name="zext_ln1319_39"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:149 %conv_in_buf_V_0_addr_24 = getelementptr i16 %conv_in_buf_V_0, i64 0, i64 %zext_ln1319_39

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_addr_24"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="7">
<![CDATA[
for.inc51.i:150 %conv_in_buf_V_0_load_4 = load i7 %conv_in_buf_V_0_addr_5

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_load_4"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="7">
<![CDATA[
for.inc51.i:156 %conv_in_buf_V_0_load_5 = load i7 %conv_in_buf_V_0_addr_1

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_load_5"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="7">
<![CDATA[
for.inc51.i:162 %conv_in_buf_V_0_load_6 = load i7 %conv_in_buf_V_0_addr_7

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_load_6"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="7">
<![CDATA[
for.inc51.i:168 %conv_in_buf_V_0_load_7 = load i7 %conv_in_buf_V_0_addr_8

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_load_7"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="7">
<![CDATA[
for.inc51.i:174 %conv_in_buf_V_0_load_8 = load i7 %conv_in_buf_V_0_addr_9

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_load_8"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="7">
<![CDATA[
for.inc51.i:180 %conv_in_buf_V_0_load_9 = load i7 %conv_in_buf_V_0_addr_10

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_load_9"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="7">
<![CDATA[
for.inc51.i:186 %conv_in_buf_V_0_load_10 = load i7 %conv_in_buf_V_0_addr_6

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_load_10"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="7">
<![CDATA[
for.inc51.i:192 %conv_in_buf_V_0_load_11 = load i7 %conv_in_buf_V_0_addr_12

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_load_11"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="7">
<![CDATA[
for.inc51.i:198 %conv_in_buf_V_0_load_12 = load i7 %conv_in_buf_V_0_addr_13

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_load_12"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="7">
<![CDATA[
for.inc51.i:204 %conv_in_buf_V_0_load_13 = load i7 %conv_in_buf_V_0_addr_14

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_load_13"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="7">
<![CDATA[
for.inc51.i:210 %conv_in_buf_V_0_load_14 = load i7 %conv_in_buf_V_0_addr_15

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_load_14"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="7">
<![CDATA[
for.inc51.i:216 %conv_in_buf_V_0_load_15 = load i7 %conv_in_buf_V_0_addr_11

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_load_15"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="7">
<![CDATA[
for.inc51.i:222 %conv_in_buf_V_0_load_16 = load i7 %conv_in_buf_V_0_addr_17

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_load_16"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="7">
<![CDATA[
for.inc51.i:228 %conv_in_buf_V_0_load_17 = load i7 %conv_in_buf_V_0_addr_18

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_load_17"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="7">
<![CDATA[
for.inc51.i:234 %conv_in_buf_V_0_load_18 = load i7 %conv_in_buf_V_0_addr_19

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_load_18"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="7">
<![CDATA[
for.inc51.i:240 %conv_in_buf_V_0_load_19 = load i7 %conv_in_buf_V_0_addr_20

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_load_19"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="7">
<![CDATA[
for.inc51.i:246 %conv_in_buf_V_0_load_20 = load i7 %conv_in_buf_V_0_addr_16

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_load_20"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="7">
<![CDATA[
for.inc51.i:252 %conv_in_buf_V_0_load_21 = load i7 %conv_in_buf_V_0_addr_21

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_load_21"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="7">
<![CDATA[
for.inc51.i:258 %conv_in_buf_V_0_load_22 = load i7 %conv_in_buf_V_0_addr_22

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_load_22"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="7">
<![CDATA[
for.inc51.i:264 %conv_in_buf_V_0_load_23 = load i7 %conv_in_buf_V_0_addr_23

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_load_23"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="7">
<![CDATA[
for.inc51.i:270 %conv_in_buf_V_0_load_24 = load i7 %conv_in_buf_V_0_addr_24

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_load_24"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="264" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:63 %mul_ln864 = mul i29 %sext_ln864_1, i29 %sext_ln864_cast

]]></Node>
<StgValue><ssdm name="mul_ln864"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="29" op_0_bw="16">
<![CDATA[
for.inc51.i:82 %sext_ln1393 = sext i16 %conv_in_buf_V_0_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1393"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:83 %mul_ln1393 = mul i29 %sext_ln1393, i29 %sext_ln1393_1_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="7">
<![CDATA[
for.inc51.i:204 %conv_in_buf_V_0_load_13 = load i7 %conv_in_buf_V_0_addr_14

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_load_13"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="7">
<![CDATA[
for.inc51.i:210 %conv_in_buf_V_0_load_14 = load i7 %conv_in_buf_V_0_addr_15

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_load_14"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="7">
<![CDATA[
for.inc51.i:216 %conv_in_buf_V_0_load_15 = load i7 %conv_in_buf_V_0_addr_11

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_load_15"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="7">
<![CDATA[
for.inc51.i:222 %conv_in_buf_V_0_load_16 = load i7 %conv_in_buf_V_0_addr_17

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_load_16"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="7">
<![CDATA[
for.inc51.i:228 %conv_in_buf_V_0_load_17 = load i7 %conv_in_buf_V_0_addr_18

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_load_17"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="7">
<![CDATA[
for.inc51.i:234 %conv_in_buf_V_0_load_18 = load i7 %conv_in_buf_V_0_addr_19

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_load_18"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="7">
<![CDATA[
for.inc51.i:240 %conv_in_buf_V_0_load_19 = load i7 %conv_in_buf_V_0_addr_20

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_load_19"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="7">
<![CDATA[
for.inc51.i:246 %conv_in_buf_V_0_load_20 = load i7 %conv_in_buf_V_0_addr_16

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_load_20"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="7">
<![CDATA[
for.inc51.i:252 %conv_in_buf_V_0_load_21 = load i7 %conv_in_buf_V_0_addr_21

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_load_21"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="7">
<![CDATA[
for.inc51.i:258 %conv_in_buf_V_0_load_22 = load i7 %conv_in_buf_V_0_addr_22

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_load_22"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="7">
<![CDATA[
for.inc51.i:264 %conv_in_buf_V_0_load_23 = load i7 %conv_in_buf_V_0_addr_23

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_load_23"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="7">
<![CDATA[
for.inc51.i:270 %conv_in_buf_V_0_load_24 = load i7 %conv_in_buf_V_0_addr_24

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_load_24"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="279" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:63 %mul_ln864 = mul i29 %sext_ln864_1, i29 %sext_ln864_cast

]]></Node>
<StgValue><ssdm name="mul_ln864"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:83 %mul_ln1393 = mul i29 %sext_ln1393, i29 %sext_ln1393_1_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="29" op_0_bw="16">
<![CDATA[
for.inc51.i:105 %sext_ln1393_25 = sext i16 %conv_in_buf_V_0_load_2

]]></Node>
<StgValue><ssdm name="sext_ln1393_25"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:106 %mul_ln1393_1 = mul i29 %sext_ln1393_25, i29 %sext_ln1393_2_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="283" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:63 %mul_ln864 = mul i29 %sext_ln864_1, i29 %sext_ln864_cast

]]></Node>
<StgValue><ssdm name="mul_ln864"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:83 %mul_ln1393 = mul i29 %sext_ln1393, i29 %sext_ln1393_1_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc51.i:84 %tmp_10 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="29" op_0_bw="29" op_1_bw="16" op_2_bw="13">
<![CDATA[
for.inc51.i:85 %shl_ln2 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_10, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:86 %add_ln1393 = add i29 %shl_ln2, i29 %mul_ln1393

]]></Node>
<StgValue><ssdm name="add_ln1393"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:106 %mul_ln1393_1 = mul i29 %sext_ln1393_25, i29 %sext_ln1393_2_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_1"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="29" op_0_bw="16">
<![CDATA[
for.inc51.i:128 %sext_ln1393_26 = sext i16 %conv_in_buf_V_0_load_3

]]></Node>
<StgValue><ssdm name="sext_ln1393_26"/></StgValue>
</operation>

<operation id="290" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:129 %mul_ln1393_2 = mul i29 %sext_ln1393_26, i29 %sext_ln1393_3_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="291" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:86 %add_ln1393 = add i29 %shl_ln2, i29 %mul_ln1393

]]></Node>
<StgValue><ssdm name="add_ln1393"/></StgValue>
</operation>

<operation id="292" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:106 %mul_ln1393_1 = mul i29 %sext_ln1393_25, i29 %sext_ln1393_2_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_1"/></StgValue>
</operation>

<operation id="293" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc51.i:107 %tmp_11 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="294" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="29" op_0_bw="29" op_1_bw="16" op_2_bw="13">
<![CDATA[
for.inc51.i:108 %shl_ln884_1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_11, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln884_1"/></StgValue>
</operation>

<operation id="295" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:109 %add_ln1393_1 = add i29 %shl_ln884_1, i29 %mul_ln1393_1

]]></Node>
<StgValue><ssdm name="add_ln1393_1"/></StgValue>
</operation>

<operation id="296" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:129 %mul_ln1393_2 = mul i29 %sext_ln1393_26, i29 %sext_ln1393_3_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_2"/></StgValue>
</operation>

<operation id="297" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="29" op_0_bw="16">
<![CDATA[
for.inc51.i:151 %sext_ln1393_27 = sext i16 %conv_in_buf_V_0_load_4

]]></Node>
<StgValue><ssdm name="sext_ln1393_27"/></StgValue>
</operation>

<operation id="298" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:152 %mul_ln1393_3 = mul i29 %sext_ln1393_27, i29 %sext_ln1393_4_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="299" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:109 %add_ln1393_1 = add i29 %shl_ln884_1, i29 %mul_ln1393_1

]]></Node>
<StgValue><ssdm name="add_ln1393_1"/></StgValue>
</operation>

<operation id="300" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:129 %mul_ln1393_2 = mul i29 %sext_ln1393_26, i29 %sext_ln1393_3_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_2"/></StgValue>
</operation>

<operation id="301" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc51.i:130 %tmp_12 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_1, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="302" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="29" op_0_bw="29" op_1_bw="16" op_2_bw="13">
<![CDATA[
for.inc51.i:131 %shl_ln884_2 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_12, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln884_2"/></StgValue>
</operation>

<operation id="303" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:132 %add_ln1393_2 = add i29 %shl_ln884_2, i29 %mul_ln1393_2

]]></Node>
<StgValue><ssdm name="add_ln1393_2"/></StgValue>
</operation>

<operation id="304" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:152 %mul_ln1393_3 = mul i29 %sext_ln1393_27, i29 %sext_ln1393_4_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_3"/></StgValue>
</operation>

<operation id="305" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="29" op_0_bw="16">
<![CDATA[
for.inc51.i:157 %sext_ln1393_28 = sext i16 %conv_in_buf_V_0_load_5

]]></Node>
<StgValue><ssdm name="sext_ln1393_28"/></StgValue>
</operation>

<operation id="306" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:158 %mul_ln1393_4 = mul i29 %sext_ln1393_28, i29 %sext_ln1393_5_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_4"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="307" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:132 %add_ln1393_2 = add i29 %shl_ln884_2, i29 %mul_ln1393_2

]]></Node>
<StgValue><ssdm name="add_ln1393_2"/></StgValue>
</operation>

<operation id="308" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:152 %mul_ln1393_3 = mul i29 %sext_ln1393_27, i29 %sext_ln1393_4_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_3"/></StgValue>
</operation>

<operation id="309" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc51.i:153 %tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_2, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="310" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="29" op_0_bw="29" op_1_bw="16" op_2_bw="13">
<![CDATA[
for.inc51.i:154 %shl_ln884_3 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_13, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln884_3"/></StgValue>
</operation>

<operation id="311" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:155 %add_ln1393_3 = add i29 %shl_ln884_3, i29 %mul_ln1393_3

]]></Node>
<StgValue><ssdm name="add_ln1393_3"/></StgValue>
</operation>

<operation id="312" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:158 %mul_ln1393_4 = mul i29 %sext_ln1393_28, i29 %sext_ln1393_5_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_4"/></StgValue>
</operation>

<operation id="313" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="29" op_0_bw="16">
<![CDATA[
for.inc51.i:163 %sext_ln1393_29 = sext i16 %conv_in_buf_V_0_load_6

]]></Node>
<StgValue><ssdm name="sext_ln1393_29"/></StgValue>
</operation>

<operation id="314" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:164 %mul_ln1393_5 = mul i29 %sext_ln1393_29, i29 %sext_ln1393_6_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_5"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="315" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:155 %add_ln1393_3 = add i29 %shl_ln884_3, i29 %mul_ln1393_3

]]></Node>
<StgValue><ssdm name="add_ln1393_3"/></StgValue>
</operation>

<operation id="316" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:158 %mul_ln1393_4 = mul i29 %sext_ln1393_28, i29 %sext_ln1393_5_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_4"/></StgValue>
</operation>

<operation id="317" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc51.i:159 %tmp_14 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_3, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="318" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="29" op_0_bw="29" op_1_bw="16" op_2_bw="13">
<![CDATA[
for.inc51.i:160 %shl_ln884_4 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_14, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln884_4"/></StgValue>
</operation>

<operation id="319" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:161 %add_ln1393_4 = add i29 %shl_ln884_4, i29 %mul_ln1393_4

]]></Node>
<StgValue><ssdm name="add_ln1393_4"/></StgValue>
</operation>

<operation id="320" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:164 %mul_ln1393_5 = mul i29 %sext_ln1393_29, i29 %sext_ln1393_6_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_5"/></StgValue>
</operation>

<operation id="321" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="29" op_0_bw="16">
<![CDATA[
for.inc51.i:169 %sext_ln1393_30 = sext i16 %conv_in_buf_V_0_load_7

]]></Node>
<StgValue><ssdm name="sext_ln1393_30"/></StgValue>
</operation>

<operation id="322" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:170 %mul_ln1393_6 = mul i29 %sext_ln1393_30, i29 %sext_ln1393_7_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_6"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="323" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:161 %add_ln1393_4 = add i29 %shl_ln884_4, i29 %mul_ln1393_4

]]></Node>
<StgValue><ssdm name="add_ln1393_4"/></StgValue>
</operation>

<operation id="324" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:164 %mul_ln1393_5 = mul i29 %sext_ln1393_29, i29 %sext_ln1393_6_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_5"/></StgValue>
</operation>

<operation id="325" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc51.i:165 %tmp_15 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_4, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="326" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="29" op_0_bw="29" op_1_bw="16" op_2_bw="13">
<![CDATA[
for.inc51.i:166 %shl_ln884_5 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_15, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln884_5"/></StgValue>
</operation>

<operation id="327" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:167 %add_ln1393_5 = add i29 %shl_ln884_5, i29 %mul_ln1393_5

]]></Node>
<StgValue><ssdm name="add_ln1393_5"/></StgValue>
</operation>

<operation id="328" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:170 %mul_ln1393_6 = mul i29 %sext_ln1393_30, i29 %sext_ln1393_7_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_6"/></StgValue>
</operation>

<operation id="329" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="29" op_0_bw="16">
<![CDATA[
for.inc51.i:175 %sext_ln1393_31 = sext i16 %conv_in_buf_V_0_load_8

]]></Node>
<StgValue><ssdm name="sext_ln1393_31"/></StgValue>
</operation>

<operation id="330" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:176 %mul_ln1393_7 = mul i29 %sext_ln1393_31, i29 %sext_ln1393_8_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_7"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="331" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:167 %add_ln1393_5 = add i29 %shl_ln884_5, i29 %mul_ln1393_5

]]></Node>
<StgValue><ssdm name="add_ln1393_5"/></StgValue>
</operation>

<operation id="332" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:170 %mul_ln1393_6 = mul i29 %sext_ln1393_30, i29 %sext_ln1393_7_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_6"/></StgValue>
</operation>

<operation id="333" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc51.i:171 %tmp_16 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_5, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="334" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="29" op_0_bw="29" op_1_bw="16" op_2_bw="13">
<![CDATA[
for.inc51.i:172 %shl_ln884_6 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_16, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln884_6"/></StgValue>
</operation>

<operation id="335" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:173 %add_ln1393_6 = add i29 %shl_ln884_6, i29 %mul_ln1393_6

]]></Node>
<StgValue><ssdm name="add_ln1393_6"/></StgValue>
</operation>

<operation id="336" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:176 %mul_ln1393_7 = mul i29 %sext_ln1393_31, i29 %sext_ln1393_8_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_7"/></StgValue>
</operation>

<operation id="337" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="29" op_0_bw="16">
<![CDATA[
for.inc51.i:181 %sext_ln1393_32 = sext i16 %conv_in_buf_V_0_load_9

]]></Node>
<StgValue><ssdm name="sext_ln1393_32"/></StgValue>
</operation>

<operation id="338" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:182 %mul_ln1393_8 = mul i29 %sext_ln1393_32, i29 %sext_ln1393_9_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_8"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="339" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:173 %add_ln1393_6 = add i29 %shl_ln884_6, i29 %mul_ln1393_6

]]></Node>
<StgValue><ssdm name="add_ln1393_6"/></StgValue>
</operation>

<operation id="340" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:176 %mul_ln1393_7 = mul i29 %sext_ln1393_31, i29 %sext_ln1393_8_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_7"/></StgValue>
</operation>

<operation id="341" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc51.i:177 %tmp_17 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_6, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="342" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="29" op_0_bw="29" op_1_bw="16" op_2_bw="13">
<![CDATA[
for.inc51.i:178 %shl_ln884_7 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_17, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln884_7"/></StgValue>
</operation>

<operation id="343" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:179 %add_ln1393_7 = add i29 %shl_ln884_7, i29 %mul_ln1393_7

]]></Node>
<StgValue><ssdm name="add_ln1393_7"/></StgValue>
</operation>

<operation id="344" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:182 %mul_ln1393_8 = mul i29 %sext_ln1393_32, i29 %sext_ln1393_9_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_8"/></StgValue>
</operation>

<operation id="345" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="29" op_0_bw="16">
<![CDATA[
for.inc51.i:187 %sext_ln1393_33 = sext i16 %conv_in_buf_V_0_load_10

]]></Node>
<StgValue><ssdm name="sext_ln1393_33"/></StgValue>
</operation>

<operation id="346" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:188 %mul_ln1393_9 = mul i29 %sext_ln1393_33, i29 %sext_ln1393_10_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_9"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="347" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:179 %add_ln1393_7 = add i29 %shl_ln884_7, i29 %mul_ln1393_7

]]></Node>
<StgValue><ssdm name="add_ln1393_7"/></StgValue>
</operation>

<operation id="348" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:182 %mul_ln1393_8 = mul i29 %sext_ln1393_32, i29 %sext_ln1393_9_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_8"/></StgValue>
</operation>

<operation id="349" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc51.i:183 %tmp_18 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_7, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="350" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="29" op_0_bw="29" op_1_bw="16" op_2_bw="13">
<![CDATA[
for.inc51.i:184 %shl_ln884_8 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_18, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln884_8"/></StgValue>
</operation>

<operation id="351" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:185 %add_ln1393_8 = add i29 %shl_ln884_8, i29 %mul_ln1393_8

]]></Node>
<StgValue><ssdm name="add_ln1393_8"/></StgValue>
</operation>

<operation id="352" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:188 %mul_ln1393_9 = mul i29 %sext_ln1393_33, i29 %sext_ln1393_10_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_9"/></StgValue>
</operation>

<operation id="353" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="29" op_0_bw="16">
<![CDATA[
for.inc51.i:193 %sext_ln1393_34 = sext i16 %conv_in_buf_V_0_load_11

]]></Node>
<StgValue><ssdm name="sext_ln1393_34"/></StgValue>
</operation>

<operation id="354" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:194 %mul_ln1393_10 = mul i29 %sext_ln1393_34, i29 %sext_ln1393_11_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_10"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="355" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:185 %add_ln1393_8 = add i29 %shl_ln884_8, i29 %mul_ln1393_8

]]></Node>
<StgValue><ssdm name="add_ln1393_8"/></StgValue>
</operation>

<operation id="356" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:188 %mul_ln1393_9 = mul i29 %sext_ln1393_33, i29 %sext_ln1393_10_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_9"/></StgValue>
</operation>

<operation id="357" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc51.i:189 %tmp_19 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_8, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="358" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="29" op_0_bw="29" op_1_bw="16" op_2_bw="13">
<![CDATA[
for.inc51.i:190 %shl_ln884_9 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_19, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln884_9"/></StgValue>
</operation>

<operation id="359" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:191 %add_ln1393_9 = add i29 %shl_ln884_9, i29 %mul_ln1393_9

]]></Node>
<StgValue><ssdm name="add_ln1393_9"/></StgValue>
</operation>

<operation id="360" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:194 %mul_ln1393_10 = mul i29 %sext_ln1393_34, i29 %sext_ln1393_11_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_10"/></StgValue>
</operation>

<operation id="361" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="29" op_0_bw="16">
<![CDATA[
for.inc51.i:199 %sext_ln1393_35 = sext i16 %conv_in_buf_V_0_load_12

]]></Node>
<StgValue><ssdm name="sext_ln1393_35"/></StgValue>
</operation>

<operation id="362" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:200 %mul_ln1393_11 = mul i29 %sext_ln1393_35, i29 %sext_ln1393_12_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_11"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="363" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:191 %add_ln1393_9 = add i29 %shl_ln884_9, i29 %mul_ln1393_9

]]></Node>
<StgValue><ssdm name="add_ln1393_9"/></StgValue>
</operation>

<operation id="364" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:194 %mul_ln1393_10 = mul i29 %sext_ln1393_34, i29 %sext_ln1393_11_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_10"/></StgValue>
</operation>

<operation id="365" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc51.i:195 %tmp_20 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_9, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="366" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="29" op_0_bw="29" op_1_bw="16" op_2_bw="13">
<![CDATA[
for.inc51.i:196 %shl_ln884_s = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_20, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln884_s"/></StgValue>
</operation>

<operation id="367" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:197 %add_ln1393_10 = add i29 %shl_ln884_s, i29 %mul_ln1393_10

]]></Node>
<StgValue><ssdm name="add_ln1393_10"/></StgValue>
</operation>

<operation id="368" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:200 %mul_ln1393_11 = mul i29 %sext_ln1393_35, i29 %sext_ln1393_12_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_11"/></StgValue>
</operation>

<operation id="369" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="29" op_0_bw="16">
<![CDATA[
for.inc51.i:205 %sext_ln1393_36 = sext i16 %conv_in_buf_V_0_load_13

]]></Node>
<StgValue><ssdm name="sext_ln1393_36"/></StgValue>
</operation>

<operation id="370" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:206 %mul_ln1393_12 = mul i29 %sext_ln1393_36, i29 %sext_ln1393_13_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_12"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="371" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:197 %add_ln1393_10 = add i29 %shl_ln884_s, i29 %mul_ln1393_10

]]></Node>
<StgValue><ssdm name="add_ln1393_10"/></StgValue>
</operation>

<operation id="372" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:200 %mul_ln1393_11 = mul i29 %sext_ln1393_35, i29 %sext_ln1393_12_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_11"/></StgValue>
</operation>

<operation id="373" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc51.i:201 %tmp_21 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_10, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="374" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="29" op_0_bw="29" op_1_bw="16" op_2_bw="13">
<![CDATA[
for.inc51.i:202 %shl_ln884_10 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_21, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln884_10"/></StgValue>
</operation>

<operation id="375" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:203 %add_ln1393_11 = add i29 %shl_ln884_10, i29 %mul_ln1393_11

]]></Node>
<StgValue><ssdm name="add_ln1393_11"/></StgValue>
</operation>

<operation id="376" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:206 %mul_ln1393_12 = mul i29 %sext_ln1393_36, i29 %sext_ln1393_13_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_12"/></StgValue>
</operation>

<operation id="377" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="29" op_0_bw="16">
<![CDATA[
for.inc51.i:211 %sext_ln1393_37 = sext i16 %conv_in_buf_V_0_load_14

]]></Node>
<StgValue><ssdm name="sext_ln1393_37"/></StgValue>
</operation>

<operation id="378" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:212 %mul_ln1393_13 = mul i29 %sext_ln1393_37, i29 %sext_ln1393_14_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_13"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="379" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:203 %add_ln1393_11 = add i29 %shl_ln884_10, i29 %mul_ln1393_11

]]></Node>
<StgValue><ssdm name="add_ln1393_11"/></StgValue>
</operation>

<operation id="380" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:206 %mul_ln1393_12 = mul i29 %sext_ln1393_36, i29 %sext_ln1393_13_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_12"/></StgValue>
</operation>

<operation id="381" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc51.i:207 %tmp_22 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_11, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="382" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="29" op_0_bw="29" op_1_bw="16" op_2_bw="13">
<![CDATA[
for.inc51.i:208 %shl_ln884_11 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_22, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln884_11"/></StgValue>
</operation>

<operation id="383" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:209 %add_ln1393_12 = add i29 %shl_ln884_11, i29 %mul_ln1393_12

]]></Node>
<StgValue><ssdm name="add_ln1393_12"/></StgValue>
</operation>

<operation id="384" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:212 %mul_ln1393_13 = mul i29 %sext_ln1393_37, i29 %sext_ln1393_14_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_13"/></StgValue>
</operation>

<operation id="385" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="29" op_0_bw="16">
<![CDATA[
for.inc51.i:217 %sext_ln1393_38 = sext i16 %conv_in_buf_V_0_load_15

]]></Node>
<StgValue><ssdm name="sext_ln1393_38"/></StgValue>
</operation>

<operation id="386" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:218 %mul_ln1393_14 = mul i29 %sext_ln1393_38, i29 %sext_ln1393_15_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_14"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="387" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:209 %add_ln1393_12 = add i29 %shl_ln884_11, i29 %mul_ln1393_12

]]></Node>
<StgValue><ssdm name="add_ln1393_12"/></StgValue>
</operation>

<operation id="388" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:212 %mul_ln1393_13 = mul i29 %sext_ln1393_37, i29 %sext_ln1393_14_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_13"/></StgValue>
</operation>

<operation id="389" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc51.i:213 %tmp_23 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_12, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="390" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="29" op_0_bw="29" op_1_bw="16" op_2_bw="13">
<![CDATA[
for.inc51.i:214 %shl_ln884_12 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_23, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln884_12"/></StgValue>
</operation>

<operation id="391" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:215 %add_ln1393_13 = add i29 %shl_ln884_12, i29 %mul_ln1393_13

]]></Node>
<StgValue><ssdm name="add_ln1393_13"/></StgValue>
</operation>

<operation id="392" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:218 %mul_ln1393_14 = mul i29 %sext_ln1393_38, i29 %sext_ln1393_15_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_14"/></StgValue>
</operation>

<operation id="393" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="29" op_0_bw="16">
<![CDATA[
for.inc51.i:223 %sext_ln1393_39 = sext i16 %conv_in_buf_V_0_load_16

]]></Node>
<StgValue><ssdm name="sext_ln1393_39"/></StgValue>
</operation>

<operation id="394" st_id="19" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:224 %mul_ln1393_15 = mul i29 %sext_ln1393_39, i29 %sext_ln1393_16_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_15"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="395" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:215 %add_ln1393_13 = add i29 %shl_ln884_12, i29 %mul_ln1393_13

]]></Node>
<StgValue><ssdm name="add_ln1393_13"/></StgValue>
</operation>

<operation id="396" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:218 %mul_ln1393_14 = mul i29 %sext_ln1393_38, i29 %sext_ln1393_15_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_14"/></StgValue>
</operation>

<operation id="397" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc51.i:219 %tmp_24 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_13, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="398" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="29" op_0_bw="29" op_1_bw="16" op_2_bw="13">
<![CDATA[
for.inc51.i:220 %shl_ln884_13 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_24, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln884_13"/></StgValue>
</operation>

<operation id="399" st_id="20" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:221 %add_ln1393_14 = add i29 %shl_ln884_13, i29 %mul_ln1393_14

]]></Node>
<StgValue><ssdm name="add_ln1393_14"/></StgValue>
</operation>

<operation id="400" st_id="20" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:224 %mul_ln1393_15 = mul i29 %sext_ln1393_39, i29 %sext_ln1393_16_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_15"/></StgValue>
</operation>

<operation id="401" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="29" op_0_bw="16">
<![CDATA[
for.inc51.i:229 %sext_ln1393_40 = sext i16 %conv_in_buf_V_0_load_17

]]></Node>
<StgValue><ssdm name="sext_ln1393_40"/></StgValue>
</operation>

<operation id="402" st_id="20" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:230 %mul_ln1393_16 = mul i29 %sext_ln1393_40, i29 %sext_ln1393_17_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_16"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="403" st_id="21" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:221 %add_ln1393_14 = add i29 %shl_ln884_13, i29 %mul_ln1393_14

]]></Node>
<StgValue><ssdm name="add_ln1393_14"/></StgValue>
</operation>

<operation id="404" st_id="21" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:224 %mul_ln1393_15 = mul i29 %sext_ln1393_39, i29 %sext_ln1393_16_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_15"/></StgValue>
</operation>

<operation id="405" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc51.i:225 %tmp_25 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_14, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="406" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="29" op_0_bw="29" op_1_bw="16" op_2_bw="13">
<![CDATA[
for.inc51.i:226 %shl_ln884_14 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_25, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln884_14"/></StgValue>
</operation>

<operation id="407" st_id="21" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:227 %add_ln1393_15 = add i29 %shl_ln884_14, i29 %mul_ln1393_15

]]></Node>
<StgValue><ssdm name="add_ln1393_15"/></StgValue>
</operation>

<operation id="408" st_id="21" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:230 %mul_ln1393_16 = mul i29 %sext_ln1393_40, i29 %sext_ln1393_17_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_16"/></StgValue>
</operation>

<operation id="409" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="29" op_0_bw="16">
<![CDATA[
for.inc51.i:235 %sext_ln1393_41 = sext i16 %conv_in_buf_V_0_load_18

]]></Node>
<StgValue><ssdm name="sext_ln1393_41"/></StgValue>
</operation>

<operation id="410" st_id="21" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:236 %mul_ln1393_17 = mul i29 %sext_ln1393_41, i29 %sext_ln1393_18_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_17"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="411" st_id="22" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:227 %add_ln1393_15 = add i29 %shl_ln884_14, i29 %mul_ln1393_15

]]></Node>
<StgValue><ssdm name="add_ln1393_15"/></StgValue>
</operation>

<operation id="412" st_id="22" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:230 %mul_ln1393_16 = mul i29 %sext_ln1393_40, i29 %sext_ln1393_17_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_16"/></StgValue>
</operation>

<operation id="413" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc51.i:231 %tmp_26 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_15, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="414" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="29" op_0_bw="29" op_1_bw="16" op_2_bw="13">
<![CDATA[
for.inc51.i:232 %shl_ln884_15 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_26, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln884_15"/></StgValue>
</operation>

<operation id="415" st_id="22" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:233 %add_ln1393_16 = add i29 %shl_ln884_15, i29 %mul_ln1393_16

]]></Node>
<StgValue><ssdm name="add_ln1393_16"/></StgValue>
</operation>

<operation id="416" st_id="22" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:236 %mul_ln1393_17 = mul i29 %sext_ln1393_41, i29 %sext_ln1393_18_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_17"/></StgValue>
</operation>

<operation id="417" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="29" op_0_bw="16">
<![CDATA[
for.inc51.i:241 %sext_ln1393_42 = sext i16 %conv_in_buf_V_0_load_19

]]></Node>
<StgValue><ssdm name="sext_ln1393_42"/></StgValue>
</operation>

<operation id="418" st_id="22" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:242 %mul_ln1393_18 = mul i29 %sext_ln1393_42, i29 %sext_ln1393_19_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_18"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="419" st_id="23" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:233 %add_ln1393_16 = add i29 %shl_ln884_15, i29 %mul_ln1393_16

]]></Node>
<StgValue><ssdm name="add_ln1393_16"/></StgValue>
</operation>

<operation id="420" st_id="23" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:236 %mul_ln1393_17 = mul i29 %sext_ln1393_41, i29 %sext_ln1393_18_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_17"/></StgValue>
</operation>

<operation id="421" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc51.i:237 %tmp_27 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_16, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="422" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="29" op_0_bw="29" op_1_bw="16" op_2_bw="13">
<![CDATA[
for.inc51.i:238 %shl_ln884_16 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_27, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln884_16"/></StgValue>
</operation>

<operation id="423" st_id="23" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:239 %add_ln1393_17 = add i29 %shl_ln884_16, i29 %mul_ln1393_17

]]></Node>
<StgValue><ssdm name="add_ln1393_17"/></StgValue>
</operation>

<operation id="424" st_id="23" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:242 %mul_ln1393_18 = mul i29 %sext_ln1393_42, i29 %sext_ln1393_19_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_18"/></StgValue>
</operation>

<operation id="425" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="29" op_0_bw="16">
<![CDATA[
for.inc51.i:247 %sext_ln1393_43 = sext i16 %conv_in_buf_V_0_load_20

]]></Node>
<StgValue><ssdm name="sext_ln1393_43"/></StgValue>
</operation>

<operation id="426" st_id="23" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:248 %mul_ln1393_19 = mul i29 %sext_ln1393_43, i29 %sext_ln1393_20_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_19"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="427" st_id="24" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:239 %add_ln1393_17 = add i29 %shl_ln884_16, i29 %mul_ln1393_17

]]></Node>
<StgValue><ssdm name="add_ln1393_17"/></StgValue>
</operation>

<operation id="428" st_id="24" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:242 %mul_ln1393_18 = mul i29 %sext_ln1393_42, i29 %sext_ln1393_19_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_18"/></StgValue>
</operation>

<operation id="429" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc51.i:243 %tmp_28 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_17, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="430" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="29" op_0_bw="29" op_1_bw="16" op_2_bw="13">
<![CDATA[
for.inc51.i:244 %shl_ln884_17 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_28, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln884_17"/></StgValue>
</operation>

<operation id="431" st_id="24" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:245 %add_ln1393_18 = add i29 %shl_ln884_17, i29 %mul_ln1393_18

]]></Node>
<StgValue><ssdm name="add_ln1393_18"/></StgValue>
</operation>

<operation id="432" st_id="24" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:248 %mul_ln1393_19 = mul i29 %sext_ln1393_43, i29 %sext_ln1393_20_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_19"/></StgValue>
</operation>

<operation id="433" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="29" op_0_bw="16">
<![CDATA[
for.inc51.i:253 %sext_ln1393_44 = sext i16 %conv_in_buf_V_0_load_21

]]></Node>
<StgValue><ssdm name="sext_ln1393_44"/></StgValue>
</operation>

<operation id="434" st_id="24" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:254 %mul_ln1393_20 = mul i29 %sext_ln1393_44, i29 %sext_ln1393_21_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_20"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="435" st_id="25" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:245 %add_ln1393_18 = add i29 %shl_ln884_17, i29 %mul_ln1393_18

]]></Node>
<StgValue><ssdm name="add_ln1393_18"/></StgValue>
</operation>

<operation id="436" st_id="25" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:248 %mul_ln1393_19 = mul i29 %sext_ln1393_43, i29 %sext_ln1393_20_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_19"/></StgValue>
</operation>

<operation id="437" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc51.i:249 %tmp_29 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_18, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="438" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="29" op_0_bw="29" op_1_bw="16" op_2_bw="13">
<![CDATA[
for.inc51.i:250 %shl_ln884_18 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_29, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln884_18"/></StgValue>
</operation>

<operation id="439" st_id="25" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:251 %add_ln1393_19 = add i29 %shl_ln884_18, i29 %mul_ln1393_19

]]></Node>
<StgValue><ssdm name="add_ln1393_19"/></StgValue>
</operation>

<operation id="440" st_id="25" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:254 %mul_ln1393_20 = mul i29 %sext_ln1393_44, i29 %sext_ln1393_21_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_20"/></StgValue>
</operation>

<operation id="441" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="29" op_0_bw="16">
<![CDATA[
for.inc51.i:259 %sext_ln1393_45 = sext i16 %conv_in_buf_V_0_load_22

]]></Node>
<StgValue><ssdm name="sext_ln1393_45"/></StgValue>
</operation>

<operation id="442" st_id="25" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:260 %mul_ln1393_21 = mul i29 %sext_ln1393_45, i29 %sext_ln1393_22_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_21"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="443" st_id="26" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:251 %add_ln1393_19 = add i29 %shl_ln884_18, i29 %mul_ln1393_19

]]></Node>
<StgValue><ssdm name="add_ln1393_19"/></StgValue>
</operation>

<operation id="444" st_id="26" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:254 %mul_ln1393_20 = mul i29 %sext_ln1393_44, i29 %sext_ln1393_21_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_20"/></StgValue>
</operation>

<operation id="445" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc51.i:255 %tmp_30 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_19, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="446" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="29" op_0_bw="29" op_1_bw="16" op_2_bw="13">
<![CDATA[
for.inc51.i:256 %shl_ln884_19 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_30, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln884_19"/></StgValue>
</operation>

<operation id="447" st_id="26" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:257 %add_ln1393_20 = add i29 %shl_ln884_19, i29 %mul_ln1393_20

]]></Node>
<StgValue><ssdm name="add_ln1393_20"/></StgValue>
</operation>

<operation id="448" st_id="26" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:260 %mul_ln1393_21 = mul i29 %sext_ln1393_45, i29 %sext_ln1393_22_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_21"/></StgValue>
</operation>

<operation id="449" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="29" op_0_bw="16">
<![CDATA[
for.inc51.i:265 %sext_ln1393_46 = sext i16 %conv_in_buf_V_0_load_23

]]></Node>
<StgValue><ssdm name="sext_ln1393_46"/></StgValue>
</operation>

<operation id="450" st_id="26" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:266 %mul_ln1393_22 = mul i29 %sext_ln1393_46, i29 %sext_ln1393_23_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_22"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="451" st_id="27" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:257 %add_ln1393_20 = add i29 %shl_ln884_19, i29 %mul_ln1393_20

]]></Node>
<StgValue><ssdm name="add_ln1393_20"/></StgValue>
</operation>

<operation id="452" st_id="27" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:260 %mul_ln1393_21 = mul i29 %sext_ln1393_45, i29 %sext_ln1393_22_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_21"/></StgValue>
</operation>

<operation id="453" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc51.i:261 %tmp_31 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_20, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="454" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="29" op_0_bw="29" op_1_bw="16" op_2_bw="13">
<![CDATA[
for.inc51.i:262 %shl_ln884_20 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_31, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln884_20"/></StgValue>
</operation>

<operation id="455" st_id="27" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:263 %add_ln1393_21 = add i29 %shl_ln884_20, i29 %mul_ln1393_21

]]></Node>
<StgValue><ssdm name="add_ln1393_21"/></StgValue>
</operation>

<operation id="456" st_id="27" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:266 %mul_ln1393_22 = mul i29 %sext_ln1393_46, i29 %sext_ln1393_23_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_22"/></StgValue>
</operation>

<operation id="457" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="29" op_0_bw="16">
<![CDATA[
for.inc51.i:271 %sext_ln1393_47 = sext i16 %conv_in_buf_V_0_load_24

]]></Node>
<StgValue><ssdm name="sext_ln1393_47"/></StgValue>
</operation>

<operation id="458" st_id="27" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:272 %mul_ln1393_23 = mul i29 %sext_ln1393_47, i29 %sext_ln1393_24_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_23"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="459" st_id="28" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:263 %add_ln1393_21 = add i29 %shl_ln884_20, i29 %mul_ln1393_21

]]></Node>
<StgValue><ssdm name="add_ln1393_21"/></StgValue>
</operation>

<operation id="460" st_id="28" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:266 %mul_ln1393_22 = mul i29 %sext_ln1393_46, i29 %sext_ln1393_23_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_22"/></StgValue>
</operation>

<operation id="461" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc51.i:267 %tmp_32 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_21, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="462" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="29" op_0_bw="29" op_1_bw="16" op_2_bw="13">
<![CDATA[
for.inc51.i:268 %shl_ln884_21 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_32, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln884_21"/></StgValue>
</operation>

<operation id="463" st_id="28" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:269 %add_ln1393_22 = add i29 %shl_ln884_21, i29 %mul_ln1393_22

]]></Node>
<StgValue><ssdm name="add_ln1393_22"/></StgValue>
</operation>

<operation id="464" st_id="28" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:272 %mul_ln1393_23 = mul i29 %sext_ln1393_47, i29 %sext_ln1393_24_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_23"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="465" st_id="29" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:269 %add_ln1393_22 = add i29 %shl_ln884_21, i29 %mul_ln1393_22

]]></Node>
<StgValue><ssdm name="add_ln1393_22"/></StgValue>
</operation>

<operation id="466" st_id="29" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:272 %mul_ln1393_23 = mul i29 %sext_ln1393_47, i29 %sext_ln1393_24_cast

]]></Node>
<StgValue><ssdm name="mul_ln1393_23"/></StgValue>
</operation>

<operation id="467" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc51.i:273 %tmp_33 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_22, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="468" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="29" op_0_bw="29" op_1_bw="16" op_2_bw="13">
<![CDATA[
for.inc51.i:274 %shl_ln884_22 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_33, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln884_22"/></StgValue>
</operation>

<operation id="469" st_id="29" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:275 %add_ln1393_23 = add i29 %shl_ln884_22, i29 %mul_ln1393_23

]]></Node>
<StgValue><ssdm name="add_ln1393_23"/></StgValue>
</operation>

<operation id="483" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0">
<![CDATA[
if.end.i.i.i.i.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="470" st_id="30" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:275 %add_ln1393_23 = add i29 %shl_ln884_22, i29 %mul_ln1393_23

]]></Node>
<StgValue><ssdm name="add_ln1393_23"/></StgValue>
</operation>

<operation id="471" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc51.i:276 %trunc_ln864_s = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_23, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_s"/></StgValue>
</operation>

<operation id="472" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc51.i:277 %trunc_ln6 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %add_ln1393_23, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="473" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc51.i:278 %icmp_ln1695 = icmp_sgt  i16 %trunc_ln864_s, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1695"/></StgValue>
</operation>

<operation id="474" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.inc51.i:279 %select_ln58 = select i1 %icmp_ln1695, i15 %trunc_ln6, i15 0

]]></Node>
<StgValue><ssdm name="select_ln58"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="475" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc51.i:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_40_2_VITIS_LOOP_42_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="476" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc51.i:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 36, i64 36, i64 36

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="477" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc51.i:38 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="478" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="6">
<![CDATA[
for.inc51.i:57 %zext_ln58 = zext i6 %add_ln58

]]></Node>
<StgValue><ssdm name="zext_ln58"/></StgValue>
</operation>

<operation id="479" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:58 %conv_out_buf_V_0_addr_1 = getelementptr i15 %conv_out_buf_V_0, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="conv_out_buf_V_0_addr_1"/></StgValue>
</operation>

<operation id="480" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc51.i:60 %specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln42"/></StgValue>
</operation>

<operation id="481" st_id="31" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="15" op_1_bw="6">
<![CDATA[
for.inc51.i:280 %store_ln58 = store i15 %select_ln58, i6 %conv_out_buf_V_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="482" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0">
<![CDATA[
for.inc51.i:284 %br_ln42 = br void %for.body8.i

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
