Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Feb 28 21:23:22 2022
| Host         : DESKTOP-L4I6AU1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.414       -8.963                     32                  411        0.143        0.000                      0                  411        3.500        0.000                       0                   246  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.414       -8.963                     32                  411        0.143        0.000                      0                  411        3.500        0.000                       0                   246  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           32  Failing Endpoints,  Worst Slack       -0.414ns,  Total Violation       -8.963ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.414ns  (required time - arrival time)
  Source:                 inst_i2c/inst_i2cm/data_rd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_ClockGen/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.698ns  (logic 4.497ns (58.421%)  route 3.201ns (41.579%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 12.935 - 8.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.755     5.389    inst_i2c/inst_i2cm/clk
    SLICE_X41Y40         FDCE                                         r  inst_i2c/inst_i2cm/data_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDCE (Prop_fdce_C_Q)         0.456     5.845 r  inst_i2c/inst_i2cm/data_rd_reg[0]/Q
                         net (fo=7, routed)           0.472     6.317    inst_ClockGen/ADC_data[0]
    SLICE_X38Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.954 r  inst_ClockGen/counter_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.954    inst_ClockGen/counter_reg[0]_i_21_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.071 r  inst_ClockGen/counter_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.071    inst_ClockGen/counter_reg[0]_i_31_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.290 r  inst_ClockGen/counter_reg[0]_i_41/O[0]
                         net (fo=2, routed)           0.575     7.865    inst_ClockGen/counter_reg[0]_i_41_n_7
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.295     8.160 r  inst_ClockGen/counter[0]_i_46/O
                         net (fo=1, routed)           0.000     8.160    inst_ClockGen/counter[0]_i_46_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.561 r  inst_ClockGen/counter_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.561    inst_ClockGen/counter_reg[0]_i_29_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.783 r  inst_ClockGen/counter_reg[0]_i_26/O[0]
                         net (fo=1, routed)           0.626     9.409    inst_ClockGen/the_value0[10]
    SLICE_X41Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831    10.240 r  inst_ClockGen/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.240    inst_ClockGen/counter_reg[0]_i_18_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.479 r  inst_ClockGen/counter_reg[0]_i_17/O[2]
                         net (fo=1, routed)           0.644    11.122    inst_ClockGen/the_value[16]
    SLICE_X40Y45         LUT6 (Prop_lut6_I4_O)        0.302    11.424 r  inst_ClockGen/counter[0]_i_11/O
                         net (fo=1, routed)           0.000    11.424    inst_ClockGen/counter[0]_i_11_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.974 r  inst_ClockGen/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.974    inst_ClockGen/counter_reg[0]_i_3_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.202 r  inst_ClockGen/counter_reg[0]_i_1/CO[2]
                         net (fo=33, routed)          0.884    13.087    inst_ClockGen/counter_reg[0]_i_1_n_1
    SLICE_X39Y42         FDRE                                         r  inst_ClockGen/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.577    12.935    inst_ClockGen/Clk
    SLICE_X39Y42         FDRE                                         r  inst_ClockGen/counter_reg[0]/C
                         clock pessimism              0.391    13.326    
                         clock uncertainty           -0.035    13.291    
    SLICE_X39Y42         FDRE (Setup_fdre_C_R)       -0.618    12.673    inst_ClockGen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.673    
                         arrival time                         -13.087    
  -------------------------------------------------------------------
                         slack                                 -0.414    

Slack (VIOLATED) :        -0.414ns  (required time - arrival time)
  Source:                 inst_i2c/inst_i2cm/data_rd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_ClockGen/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.698ns  (logic 4.497ns (58.421%)  route 3.201ns (41.579%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 12.935 - 8.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.755     5.389    inst_i2c/inst_i2cm/clk
    SLICE_X41Y40         FDCE                                         r  inst_i2c/inst_i2cm/data_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDCE (Prop_fdce_C_Q)         0.456     5.845 r  inst_i2c/inst_i2cm/data_rd_reg[0]/Q
                         net (fo=7, routed)           0.472     6.317    inst_ClockGen/ADC_data[0]
    SLICE_X38Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.954 r  inst_ClockGen/counter_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.954    inst_ClockGen/counter_reg[0]_i_21_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.071 r  inst_ClockGen/counter_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.071    inst_ClockGen/counter_reg[0]_i_31_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.290 r  inst_ClockGen/counter_reg[0]_i_41/O[0]
                         net (fo=2, routed)           0.575     7.865    inst_ClockGen/counter_reg[0]_i_41_n_7
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.295     8.160 r  inst_ClockGen/counter[0]_i_46/O
                         net (fo=1, routed)           0.000     8.160    inst_ClockGen/counter[0]_i_46_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.561 r  inst_ClockGen/counter_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.561    inst_ClockGen/counter_reg[0]_i_29_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.783 r  inst_ClockGen/counter_reg[0]_i_26/O[0]
                         net (fo=1, routed)           0.626     9.409    inst_ClockGen/the_value0[10]
    SLICE_X41Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831    10.240 r  inst_ClockGen/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.240    inst_ClockGen/counter_reg[0]_i_18_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.479 r  inst_ClockGen/counter_reg[0]_i_17/O[2]
                         net (fo=1, routed)           0.644    11.122    inst_ClockGen/the_value[16]
    SLICE_X40Y45         LUT6 (Prop_lut6_I4_O)        0.302    11.424 r  inst_ClockGen/counter[0]_i_11/O
                         net (fo=1, routed)           0.000    11.424    inst_ClockGen/counter[0]_i_11_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.974 r  inst_ClockGen/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.974    inst_ClockGen/counter_reg[0]_i_3_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.202 r  inst_ClockGen/counter_reg[0]_i_1/CO[2]
                         net (fo=33, routed)          0.884    13.087    inst_ClockGen/counter_reg[0]_i_1_n_1
    SLICE_X39Y42         FDRE                                         r  inst_ClockGen/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.577    12.935    inst_ClockGen/Clk
    SLICE_X39Y42         FDRE                                         r  inst_ClockGen/counter_reg[1]/C
                         clock pessimism              0.391    13.326    
                         clock uncertainty           -0.035    13.291    
    SLICE_X39Y42         FDRE (Setup_fdre_C_R)       -0.618    12.673    inst_ClockGen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.673    
                         arrival time                         -13.087    
  -------------------------------------------------------------------
                         slack                                 -0.414    

Slack (VIOLATED) :        -0.414ns  (required time - arrival time)
  Source:                 inst_i2c/inst_i2cm/data_rd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_ClockGen/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.698ns  (logic 4.497ns (58.421%)  route 3.201ns (41.579%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 12.935 - 8.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.755     5.389    inst_i2c/inst_i2cm/clk
    SLICE_X41Y40         FDCE                                         r  inst_i2c/inst_i2cm/data_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDCE (Prop_fdce_C_Q)         0.456     5.845 r  inst_i2c/inst_i2cm/data_rd_reg[0]/Q
                         net (fo=7, routed)           0.472     6.317    inst_ClockGen/ADC_data[0]
    SLICE_X38Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.954 r  inst_ClockGen/counter_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.954    inst_ClockGen/counter_reg[0]_i_21_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.071 r  inst_ClockGen/counter_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.071    inst_ClockGen/counter_reg[0]_i_31_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.290 r  inst_ClockGen/counter_reg[0]_i_41/O[0]
                         net (fo=2, routed)           0.575     7.865    inst_ClockGen/counter_reg[0]_i_41_n_7
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.295     8.160 r  inst_ClockGen/counter[0]_i_46/O
                         net (fo=1, routed)           0.000     8.160    inst_ClockGen/counter[0]_i_46_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.561 r  inst_ClockGen/counter_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.561    inst_ClockGen/counter_reg[0]_i_29_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.783 r  inst_ClockGen/counter_reg[0]_i_26/O[0]
                         net (fo=1, routed)           0.626     9.409    inst_ClockGen/the_value0[10]
    SLICE_X41Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831    10.240 r  inst_ClockGen/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.240    inst_ClockGen/counter_reg[0]_i_18_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.479 r  inst_ClockGen/counter_reg[0]_i_17/O[2]
                         net (fo=1, routed)           0.644    11.122    inst_ClockGen/the_value[16]
    SLICE_X40Y45         LUT6 (Prop_lut6_I4_O)        0.302    11.424 r  inst_ClockGen/counter[0]_i_11/O
                         net (fo=1, routed)           0.000    11.424    inst_ClockGen/counter[0]_i_11_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.974 r  inst_ClockGen/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.974    inst_ClockGen/counter_reg[0]_i_3_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.202 r  inst_ClockGen/counter_reg[0]_i_1/CO[2]
                         net (fo=33, routed)          0.884    13.087    inst_ClockGen/counter_reg[0]_i_1_n_1
    SLICE_X39Y42         FDRE                                         r  inst_ClockGen/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.577    12.935    inst_ClockGen/Clk
    SLICE_X39Y42         FDRE                                         r  inst_ClockGen/counter_reg[2]/C
                         clock pessimism              0.391    13.326    
                         clock uncertainty           -0.035    13.291    
    SLICE_X39Y42         FDRE (Setup_fdre_C_R)       -0.618    12.673    inst_ClockGen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         12.673    
                         arrival time                         -13.087    
  -------------------------------------------------------------------
                         slack                                 -0.414    

Slack (VIOLATED) :        -0.414ns  (required time - arrival time)
  Source:                 inst_i2c/inst_i2cm/data_rd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_ClockGen/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.698ns  (logic 4.497ns (58.421%)  route 3.201ns (41.579%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 12.935 - 8.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.755     5.389    inst_i2c/inst_i2cm/clk
    SLICE_X41Y40         FDCE                                         r  inst_i2c/inst_i2cm/data_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDCE (Prop_fdce_C_Q)         0.456     5.845 r  inst_i2c/inst_i2cm/data_rd_reg[0]/Q
                         net (fo=7, routed)           0.472     6.317    inst_ClockGen/ADC_data[0]
    SLICE_X38Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.954 r  inst_ClockGen/counter_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.954    inst_ClockGen/counter_reg[0]_i_21_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.071 r  inst_ClockGen/counter_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.071    inst_ClockGen/counter_reg[0]_i_31_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.290 r  inst_ClockGen/counter_reg[0]_i_41/O[0]
                         net (fo=2, routed)           0.575     7.865    inst_ClockGen/counter_reg[0]_i_41_n_7
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.295     8.160 r  inst_ClockGen/counter[0]_i_46/O
                         net (fo=1, routed)           0.000     8.160    inst_ClockGen/counter[0]_i_46_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.561 r  inst_ClockGen/counter_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.561    inst_ClockGen/counter_reg[0]_i_29_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.783 r  inst_ClockGen/counter_reg[0]_i_26/O[0]
                         net (fo=1, routed)           0.626     9.409    inst_ClockGen/the_value0[10]
    SLICE_X41Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831    10.240 r  inst_ClockGen/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.240    inst_ClockGen/counter_reg[0]_i_18_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.479 r  inst_ClockGen/counter_reg[0]_i_17/O[2]
                         net (fo=1, routed)           0.644    11.122    inst_ClockGen/the_value[16]
    SLICE_X40Y45         LUT6 (Prop_lut6_I4_O)        0.302    11.424 r  inst_ClockGen/counter[0]_i_11/O
                         net (fo=1, routed)           0.000    11.424    inst_ClockGen/counter[0]_i_11_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.974 r  inst_ClockGen/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.974    inst_ClockGen/counter_reg[0]_i_3_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.202 r  inst_ClockGen/counter_reg[0]_i_1/CO[2]
                         net (fo=33, routed)          0.884    13.087    inst_ClockGen/counter_reg[0]_i_1_n_1
    SLICE_X39Y42         FDRE                                         r  inst_ClockGen/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.577    12.935    inst_ClockGen/Clk
    SLICE_X39Y42         FDRE                                         r  inst_ClockGen/counter_reg[3]/C
                         clock pessimism              0.391    13.326    
                         clock uncertainty           -0.035    13.291    
    SLICE_X39Y42         FDRE (Setup_fdre_C_R)       -0.618    12.673    inst_ClockGen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.673    
                         arrival time                         -13.087    
  -------------------------------------------------------------------
                         slack                                 -0.414    

Slack (VIOLATED) :        -0.325ns  (required time - arrival time)
  Source:                 inst_i2c/inst_i2cm/data_rd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_ClockGen/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.611ns  (logic 4.497ns (59.089%)  route 3.114ns (40.911%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 12.937 - 8.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.755     5.389    inst_i2c/inst_i2cm/clk
    SLICE_X41Y40         FDCE                                         r  inst_i2c/inst_i2cm/data_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDCE (Prop_fdce_C_Q)         0.456     5.845 r  inst_i2c/inst_i2cm/data_rd_reg[0]/Q
                         net (fo=7, routed)           0.472     6.317    inst_ClockGen/ADC_data[0]
    SLICE_X38Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.954 r  inst_ClockGen/counter_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.954    inst_ClockGen/counter_reg[0]_i_21_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.071 r  inst_ClockGen/counter_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.071    inst_ClockGen/counter_reg[0]_i_31_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.290 r  inst_ClockGen/counter_reg[0]_i_41/O[0]
                         net (fo=2, routed)           0.575     7.865    inst_ClockGen/counter_reg[0]_i_41_n_7
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.295     8.160 r  inst_ClockGen/counter[0]_i_46/O
                         net (fo=1, routed)           0.000     8.160    inst_ClockGen/counter[0]_i_46_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.561 r  inst_ClockGen/counter_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.561    inst_ClockGen/counter_reg[0]_i_29_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.783 r  inst_ClockGen/counter_reg[0]_i_26/O[0]
                         net (fo=1, routed)           0.626     9.409    inst_ClockGen/the_value0[10]
    SLICE_X41Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831    10.240 r  inst_ClockGen/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.240    inst_ClockGen/counter_reg[0]_i_18_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.479 r  inst_ClockGen/counter_reg[0]_i_17/O[2]
                         net (fo=1, routed)           0.644    11.122    inst_ClockGen/the_value[16]
    SLICE_X40Y45         LUT6 (Prop_lut6_I4_O)        0.302    11.424 r  inst_ClockGen/counter[0]_i_11/O
                         net (fo=1, routed)           0.000    11.424    inst_ClockGen/counter[0]_i_11_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.974 r  inst_ClockGen/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.974    inst_ClockGen/counter_reg[0]_i_3_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.202 r  inst_ClockGen/counter_reg[0]_i_1/CO[2]
                         net (fo=33, routed)          0.797    13.000    inst_ClockGen/counter_reg[0]_i_1_n_1
    SLICE_X39Y49         FDRE                                         r  inst_ClockGen/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.579    12.937    inst_ClockGen/Clk
    SLICE_X39Y49         FDRE                                         r  inst_ClockGen/counter_reg[28]/C
                         clock pessimism              0.391    13.328    
                         clock uncertainty           -0.035    13.293    
    SLICE_X39Y49         FDRE (Setup_fdre_C_R)       -0.618    12.675    inst_ClockGen/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         12.675    
                         arrival time                         -13.000    
  -------------------------------------------------------------------
                         slack                                 -0.325    

Slack (VIOLATED) :        -0.325ns  (required time - arrival time)
  Source:                 inst_i2c/inst_i2cm/data_rd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_ClockGen/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.611ns  (logic 4.497ns (59.089%)  route 3.114ns (40.911%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 12.937 - 8.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.755     5.389    inst_i2c/inst_i2cm/clk
    SLICE_X41Y40         FDCE                                         r  inst_i2c/inst_i2cm/data_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDCE (Prop_fdce_C_Q)         0.456     5.845 r  inst_i2c/inst_i2cm/data_rd_reg[0]/Q
                         net (fo=7, routed)           0.472     6.317    inst_ClockGen/ADC_data[0]
    SLICE_X38Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.954 r  inst_ClockGen/counter_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.954    inst_ClockGen/counter_reg[0]_i_21_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.071 r  inst_ClockGen/counter_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.071    inst_ClockGen/counter_reg[0]_i_31_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.290 r  inst_ClockGen/counter_reg[0]_i_41/O[0]
                         net (fo=2, routed)           0.575     7.865    inst_ClockGen/counter_reg[0]_i_41_n_7
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.295     8.160 r  inst_ClockGen/counter[0]_i_46/O
                         net (fo=1, routed)           0.000     8.160    inst_ClockGen/counter[0]_i_46_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.561 r  inst_ClockGen/counter_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.561    inst_ClockGen/counter_reg[0]_i_29_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.783 r  inst_ClockGen/counter_reg[0]_i_26/O[0]
                         net (fo=1, routed)           0.626     9.409    inst_ClockGen/the_value0[10]
    SLICE_X41Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831    10.240 r  inst_ClockGen/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.240    inst_ClockGen/counter_reg[0]_i_18_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.479 r  inst_ClockGen/counter_reg[0]_i_17/O[2]
                         net (fo=1, routed)           0.644    11.122    inst_ClockGen/the_value[16]
    SLICE_X40Y45         LUT6 (Prop_lut6_I4_O)        0.302    11.424 r  inst_ClockGen/counter[0]_i_11/O
                         net (fo=1, routed)           0.000    11.424    inst_ClockGen/counter[0]_i_11_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.974 r  inst_ClockGen/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.974    inst_ClockGen/counter_reg[0]_i_3_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.202 r  inst_ClockGen/counter_reg[0]_i_1/CO[2]
                         net (fo=33, routed)          0.797    13.000    inst_ClockGen/counter_reg[0]_i_1_n_1
    SLICE_X39Y49         FDRE                                         r  inst_ClockGen/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.579    12.937    inst_ClockGen/Clk
    SLICE_X39Y49         FDRE                                         r  inst_ClockGen/counter_reg[29]/C
                         clock pessimism              0.391    13.328    
                         clock uncertainty           -0.035    13.293    
    SLICE_X39Y49         FDRE (Setup_fdre_C_R)       -0.618    12.675    inst_ClockGen/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         12.675    
                         arrival time                         -13.000    
  -------------------------------------------------------------------
                         slack                                 -0.325    

Slack (VIOLATED) :        -0.325ns  (required time - arrival time)
  Source:                 inst_i2c/inst_i2cm/data_rd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_ClockGen/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.611ns  (logic 4.497ns (59.089%)  route 3.114ns (40.911%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 12.937 - 8.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.755     5.389    inst_i2c/inst_i2cm/clk
    SLICE_X41Y40         FDCE                                         r  inst_i2c/inst_i2cm/data_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDCE (Prop_fdce_C_Q)         0.456     5.845 r  inst_i2c/inst_i2cm/data_rd_reg[0]/Q
                         net (fo=7, routed)           0.472     6.317    inst_ClockGen/ADC_data[0]
    SLICE_X38Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.954 r  inst_ClockGen/counter_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.954    inst_ClockGen/counter_reg[0]_i_21_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.071 r  inst_ClockGen/counter_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.071    inst_ClockGen/counter_reg[0]_i_31_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.290 r  inst_ClockGen/counter_reg[0]_i_41/O[0]
                         net (fo=2, routed)           0.575     7.865    inst_ClockGen/counter_reg[0]_i_41_n_7
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.295     8.160 r  inst_ClockGen/counter[0]_i_46/O
                         net (fo=1, routed)           0.000     8.160    inst_ClockGen/counter[0]_i_46_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.561 r  inst_ClockGen/counter_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.561    inst_ClockGen/counter_reg[0]_i_29_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.783 r  inst_ClockGen/counter_reg[0]_i_26/O[0]
                         net (fo=1, routed)           0.626     9.409    inst_ClockGen/the_value0[10]
    SLICE_X41Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831    10.240 r  inst_ClockGen/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.240    inst_ClockGen/counter_reg[0]_i_18_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.479 r  inst_ClockGen/counter_reg[0]_i_17/O[2]
                         net (fo=1, routed)           0.644    11.122    inst_ClockGen/the_value[16]
    SLICE_X40Y45         LUT6 (Prop_lut6_I4_O)        0.302    11.424 r  inst_ClockGen/counter[0]_i_11/O
                         net (fo=1, routed)           0.000    11.424    inst_ClockGen/counter[0]_i_11_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.974 r  inst_ClockGen/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.974    inst_ClockGen/counter_reg[0]_i_3_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.202 r  inst_ClockGen/counter_reg[0]_i_1/CO[2]
                         net (fo=33, routed)          0.797    13.000    inst_ClockGen/counter_reg[0]_i_1_n_1
    SLICE_X39Y49         FDRE                                         r  inst_ClockGen/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.579    12.937    inst_ClockGen/Clk
    SLICE_X39Y49         FDRE                                         r  inst_ClockGen/counter_reg[30]/C
                         clock pessimism              0.391    13.328    
                         clock uncertainty           -0.035    13.293    
    SLICE_X39Y49         FDRE (Setup_fdre_C_R)       -0.618    12.675    inst_ClockGen/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         12.675    
                         arrival time                         -13.000    
  -------------------------------------------------------------------
                         slack                                 -0.325    

Slack (VIOLATED) :        -0.325ns  (required time - arrival time)
  Source:                 inst_i2c/inst_i2cm/data_rd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_ClockGen/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.611ns  (logic 4.497ns (59.089%)  route 3.114ns (40.911%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 12.937 - 8.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.755     5.389    inst_i2c/inst_i2cm/clk
    SLICE_X41Y40         FDCE                                         r  inst_i2c/inst_i2cm/data_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDCE (Prop_fdce_C_Q)         0.456     5.845 r  inst_i2c/inst_i2cm/data_rd_reg[0]/Q
                         net (fo=7, routed)           0.472     6.317    inst_ClockGen/ADC_data[0]
    SLICE_X38Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.954 r  inst_ClockGen/counter_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.954    inst_ClockGen/counter_reg[0]_i_21_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.071 r  inst_ClockGen/counter_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.071    inst_ClockGen/counter_reg[0]_i_31_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.290 r  inst_ClockGen/counter_reg[0]_i_41/O[0]
                         net (fo=2, routed)           0.575     7.865    inst_ClockGen/counter_reg[0]_i_41_n_7
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.295     8.160 r  inst_ClockGen/counter[0]_i_46/O
                         net (fo=1, routed)           0.000     8.160    inst_ClockGen/counter[0]_i_46_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.561 r  inst_ClockGen/counter_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.561    inst_ClockGen/counter_reg[0]_i_29_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.783 r  inst_ClockGen/counter_reg[0]_i_26/O[0]
                         net (fo=1, routed)           0.626     9.409    inst_ClockGen/the_value0[10]
    SLICE_X41Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831    10.240 r  inst_ClockGen/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.240    inst_ClockGen/counter_reg[0]_i_18_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.479 r  inst_ClockGen/counter_reg[0]_i_17/O[2]
                         net (fo=1, routed)           0.644    11.122    inst_ClockGen/the_value[16]
    SLICE_X40Y45         LUT6 (Prop_lut6_I4_O)        0.302    11.424 r  inst_ClockGen/counter[0]_i_11/O
                         net (fo=1, routed)           0.000    11.424    inst_ClockGen/counter[0]_i_11_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.974 r  inst_ClockGen/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.974    inst_ClockGen/counter_reg[0]_i_3_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.202 r  inst_ClockGen/counter_reg[0]_i_1/CO[2]
                         net (fo=33, routed)          0.797    13.000    inst_ClockGen/counter_reg[0]_i_1_n_1
    SLICE_X39Y49         FDRE                                         r  inst_ClockGen/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.579    12.937    inst_ClockGen/Clk
    SLICE_X39Y49         FDRE                                         r  inst_ClockGen/counter_reg[31]/C
                         clock pessimism              0.391    13.328    
                         clock uncertainty           -0.035    13.293    
    SLICE_X39Y49         FDRE (Setup_fdre_C_R)       -0.618    12.675    inst_ClockGen/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         12.675    
                         arrival time                         -13.000    
  -------------------------------------------------------------------
                         slack                                 -0.325    

Slack (VIOLATED) :        -0.311ns  (required time - arrival time)
  Source:                 inst_i2c/inst_i2cm/data_rd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_ClockGen/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.597ns  (logic 4.497ns (59.195%)  route 3.100ns (40.805%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 12.937 - 8.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.755     5.389    inst_i2c/inst_i2cm/clk
    SLICE_X41Y40         FDCE                                         r  inst_i2c/inst_i2cm/data_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDCE (Prop_fdce_C_Q)         0.456     5.845 r  inst_i2c/inst_i2cm/data_rd_reg[0]/Q
                         net (fo=7, routed)           0.472     6.317    inst_ClockGen/ADC_data[0]
    SLICE_X38Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.954 r  inst_ClockGen/counter_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.954    inst_ClockGen/counter_reg[0]_i_21_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.071 r  inst_ClockGen/counter_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.071    inst_ClockGen/counter_reg[0]_i_31_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.290 r  inst_ClockGen/counter_reg[0]_i_41/O[0]
                         net (fo=2, routed)           0.575     7.865    inst_ClockGen/counter_reg[0]_i_41_n_7
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.295     8.160 r  inst_ClockGen/counter[0]_i_46/O
                         net (fo=1, routed)           0.000     8.160    inst_ClockGen/counter[0]_i_46_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.561 r  inst_ClockGen/counter_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.561    inst_ClockGen/counter_reg[0]_i_29_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.783 r  inst_ClockGen/counter_reg[0]_i_26/O[0]
                         net (fo=1, routed)           0.626     9.409    inst_ClockGen/the_value0[10]
    SLICE_X41Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831    10.240 r  inst_ClockGen/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.240    inst_ClockGen/counter_reg[0]_i_18_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.479 r  inst_ClockGen/counter_reg[0]_i_17/O[2]
                         net (fo=1, routed)           0.644    11.122    inst_ClockGen/the_value[16]
    SLICE_X40Y45         LUT6 (Prop_lut6_I4_O)        0.302    11.424 r  inst_ClockGen/counter[0]_i_11/O
                         net (fo=1, routed)           0.000    11.424    inst_ClockGen/counter[0]_i_11_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.974 r  inst_ClockGen/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.974    inst_ClockGen/counter_reg[0]_i_3_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.202 r  inst_ClockGen/counter_reg[0]_i_1/CO[2]
                         net (fo=33, routed)          0.784    12.986    inst_ClockGen/counter_reg[0]_i_1_n_1
    SLICE_X39Y48         FDRE                                         r  inst_ClockGen/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.579    12.937    inst_ClockGen/Clk
    SLICE_X39Y48         FDRE                                         r  inst_ClockGen/counter_reg[24]/C
                         clock pessimism              0.391    13.328    
                         clock uncertainty           -0.035    13.293    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.618    12.675    inst_ClockGen/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         12.675    
                         arrival time                         -12.986    
  -------------------------------------------------------------------
                         slack                                 -0.311    

Slack (VIOLATED) :        -0.311ns  (required time - arrival time)
  Source:                 inst_i2c/inst_i2cm/data_rd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_ClockGen/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.597ns  (logic 4.497ns (59.195%)  route 3.100ns (40.805%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 12.937 - 8.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.755     5.389    inst_i2c/inst_i2cm/clk
    SLICE_X41Y40         FDCE                                         r  inst_i2c/inst_i2cm/data_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDCE (Prop_fdce_C_Q)         0.456     5.845 r  inst_i2c/inst_i2cm/data_rd_reg[0]/Q
                         net (fo=7, routed)           0.472     6.317    inst_ClockGen/ADC_data[0]
    SLICE_X38Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.954 r  inst_ClockGen/counter_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.954    inst_ClockGen/counter_reg[0]_i_21_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.071 r  inst_ClockGen/counter_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.071    inst_ClockGen/counter_reg[0]_i_31_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.290 r  inst_ClockGen/counter_reg[0]_i_41/O[0]
                         net (fo=2, routed)           0.575     7.865    inst_ClockGen/counter_reg[0]_i_41_n_7
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.295     8.160 r  inst_ClockGen/counter[0]_i_46/O
                         net (fo=1, routed)           0.000     8.160    inst_ClockGen/counter[0]_i_46_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.561 r  inst_ClockGen/counter_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.561    inst_ClockGen/counter_reg[0]_i_29_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.783 r  inst_ClockGen/counter_reg[0]_i_26/O[0]
                         net (fo=1, routed)           0.626     9.409    inst_ClockGen/the_value0[10]
    SLICE_X41Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831    10.240 r  inst_ClockGen/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.240    inst_ClockGen/counter_reg[0]_i_18_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.479 r  inst_ClockGen/counter_reg[0]_i_17/O[2]
                         net (fo=1, routed)           0.644    11.122    inst_ClockGen/the_value[16]
    SLICE_X40Y45         LUT6 (Prop_lut6_I4_O)        0.302    11.424 r  inst_ClockGen/counter[0]_i_11/O
                         net (fo=1, routed)           0.000    11.424    inst_ClockGen/counter[0]_i_11_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.974 r  inst_ClockGen/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.974    inst_ClockGen/counter_reg[0]_i_3_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.202 r  inst_ClockGen/counter_reg[0]_i_1/CO[2]
                         net (fo=33, routed)          0.784    12.986    inst_ClockGen/counter_reg[0]_i_1_n_1
    SLICE_X39Y48         FDRE                                         r  inst_ClockGen/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.579    12.937    inst_ClockGen/Clk
    SLICE_X39Y48         FDRE                                         r  inst_ClockGen/counter_reg[25]/C
                         clock pessimism              0.391    13.328    
                         clock uncertainty           -0.035    13.293    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.618    12.675    inst_ClockGen/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         12.675    
                         arrival time                         -12.986    
  -------------------------------------------------------------------
                         slack                                 -0.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 btn1_deb_last_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_channel_sig_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.806%)  route 0.098ns (34.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.594     1.472    clk_IBUF_BUFG
    SLICE_X43Y45         FDRE                                         r  btn1_deb_last_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  btn1_deb_last_reg/Q
                         net (fo=3, routed)           0.098     1.711    btn1_deb_last
    SLICE_X42Y45         LUT4 (Prop_lut4_I2_O)        0.048     1.759 r  adc_channel_sig[1]_i_1/O
                         net (fo=1, routed)           0.000     1.759    adc_channel_sig[1]_i_1_n_0
    SLICE_X42Y45         FDRE                                         r  adc_channel_sig_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.863     1.988    clk_IBUF_BUFG
    SLICE_X42Y45         FDRE                                         r  adc_channel_sig_reg[1]/C
                         clock pessimism             -0.503     1.485    
    SLICE_X42Y45         FDRE (Hold_fdre_C_D)         0.131     1.616    adc_channel_sig_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 btn1_deb_last_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_channel_sig_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.594     1.472    clk_IBUF_BUFG
    SLICE_X43Y45         FDRE                                         r  btn1_deb_last_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  btn1_deb_last_reg/Q
                         net (fo=3, routed)           0.098     1.711    btn1_deb_last
    SLICE_X42Y45         LUT3 (Prop_lut3_I0_O)        0.045     1.756 r  adc_channel_sig[0]_i_1/O
                         net (fo=1, routed)           0.000     1.756    adc_channel_sig[0]_i_1_n_0
    SLICE_X42Y45         FDRE                                         r  adc_channel_sig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.863     1.988    clk_IBUF_BUFG
    SLICE_X42Y45         FDRE                                         r  adc_channel_sig_reg[0]/C
                         clock pessimism             -0.503     1.485    
    SLICE_X42Y45         FDRE (Hold_fdre_C_D)         0.120     1.605    adc_channel_sig_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 btn1_deb_last_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channel_load_sig_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.594     1.472    clk_IBUF_BUFG
    SLICE_X43Y45         FDRE                                         r  btn1_deb_last_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.141     1.613 f  btn1_deb_last_reg/Q
                         net (fo=3, routed)           0.102     1.715    btn1_deb_last
    SLICE_X42Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.760 r  channel_load_sig_i_1/O
                         net (fo=1, routed)           0.000     1.760    channel_load_sig_i_1_n_0
    SLICE_X42Y45         FDRE                                         r  channel_load_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.863     1.988    clk_IBUF_BUFG
    SLICE_X42Y45         FDRE                                         r  channel_load_sig_reg/C
                         clock pessimism             -0.503     1.485    
    SLICE_X42Y45         FDRE (Hold_fdre_C_D)         0.121     1.606    channel_load_sig_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 inst_i2c/inst_i2cm/data_rx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_i2c/inst_i2cm/data_rd_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.049%)  route 0.098ns (40.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.593     1.471    inst_i2c/inst_i2cm/clk
    SLICE_X40Y40         FDRE                                         r  inst_i2c/inst_i2cm/data_rx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  inst_i2c/inst_i2cm/data_rx_reg[1]/Q
                         net (fo=2, routed)           0.098     1.710    inst_i2c/inst_i2cm/data_rx_reg_n_0_[1]
    SLICE_X41Y40         FDCE                                         r  inst_i2c/inst_i2cm/data_rd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.862     1.987    inst_i2c/inst_i2cm/clk
    SLICE_X41Y40         FDCE                                         r  inst_i2c/inst_i2cm/data_rd_reg[1]/C
                         clock pessimism             -0.503     1.484    
    SLICE_X41Y40         FDCE (Hold_fdce_C_D)         0.055     1.539    inst_i2c/inst_i2cm/data_rd_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 inst_i2c/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_i2c/rw_sig_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.197%)  route 0.091ns (32.803%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.591     1.469    inst_i2c/iClk
    SLICE_X37Y42         FDRE                                         r  inst_i2c/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  inst_i2c/FSM_onehot_state_reg[3]/Q
                         net (fo=4, routed)           0.091     1.701    inst_i2c/FSM_onehot_state_reg_n_0_[3]
    SLICE_X36Y42         LUT6 (Prop_lut6_I2_O)        0.045     1.746 r  inst_i2c/rw_sig_i_1/O
                         net (fo=1, routed)           0.000     1.746    inst_i2c/rw_sig_i_1_n_0
    SLICE_X36Y42         FDRE                                         r  inst_i2c/rw_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.860     1.985    inst_i2c/iClk
    SLICE_X36Y42         FDRE                                         r  inst_i2c/rw_sig_reg/C
                         clock pessimism             -0.503     1.482    
    SLICE_X36Y42         FDRE (Hold_fdre_C_D)         0.092     1.574    inst_i2c/rw_sig_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 inst_lcd_master/data_wr_sig_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_lcd_master/inst_i2cm/data_tx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.746%)  route 0.112ns (44.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.585     1.463    inst_lcd_master/iClk
    SLICE_X37Y31         FDRE                                         r  inst_lcd_master/data_wr_sig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  inst_lcd_master/data_wr_sig_reg[3]/Q
                         net (fo=2, routed)           0.112     1.716    inst_lcd_master/inst_i2cm/data_wr[3]
    SLICE_X39Y31         FDRE                                         r  inst_lcd_master/inst_i2cm/data_tx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.852     1.977    inst_lcd_master/inst_i2cm/clk
    SLICE_X39Y31         FDRE                                         r  inst_lcd_master/inst_i2cm/data_tx_reg[3]/C
                         clock pessimism             -0.500     1.477    
    SLICE_X39Y31         FDRE (Hold_fdre_C_D)         0.066     1.543    inst_lcd_master/inst_i2cm/data_tx_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 inst_i2c/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_i2c/ena_sig_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.955%)  route 0.092ns (33.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.591     1.469    inst_i2c/iClk
    SLICE_X37Y42         FDRE                                         r  inst_i2c/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  inst_i2c/FSM_onehot_state_reg[3]/Q
                         net (fo=4, routed)           0.092     1.702    inst_i2c/FSM_onehot_state_reg_n_0_[3]
    SLICE_X36Y42         LUT6 (Prop_lut6_I0_O)        0.045     1.747 r  inst_i2c/ena_sig_i_1/O
                         net (fo=1, routed)           0.000     1.747    inst_i2c/ena_sig_i_1_n_0
    SLICE_X36Y42         FDRE                                         r  inst_i2c/ena_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.860     1.985    inst_i2c/iClk
    SLICE_X36Y42         FDRE                                         r  inst_i2c/ena_sig_reg/C
                         clock pessimism             -0.503     1.482    
    SLICE_X36Y42         FDRE (Hold_fdre_C_D)         0.091     1.573    inst_i2c/ena_sig_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 inst_lcd_master/inst_i2cm/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_lcd_master/inst_i2cm/sda_int_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.015%)  route 0.073ns (25.985%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.587     1.465    inst_lcd_master/inst_i2cm/clk
    SLICE_X42Y31         FDCE                                         r  inst_lcd_master/inst_i2cm/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  inst_lcd_master/inst_i2cm/FSM_onehot_state_reg[5]/Q
                         net (fo=6, routed)           0.073     1.702    inst_lcd_master/inst_i2cm/FSM_onehot_state_reg_n_0_[5]
    SLICE_X43Y31         LUT6 (Prop_lut6_I2_O)        0.045     1.747 r  inst_lcd_master/inst_i2cm/sda_int_i_1/O
                         net (fo=1, routed)           0.000     1.747    inst_lcd_master/inst_i2cm/sda_int_i_1_n_0
    SLICE_X43Y31         FDPE                                         r  inst_lcd_master/inst_i2cm/sda_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.854     1.979    inst_lcd_master/inst_i2cm/clk
    SLICE_X43Y31         FDPE                                         r  inst_lcd_master/inst_i2cm/sda_int_reg/C
                         clock pessimism             -0.501     1.478    
    SLICE_X43Y31         FDPE (Hold_fdpe_C_D)         0.092     1.570    inst_lcd_master/inst_i2cm/sda_int_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 inst_lcd_master/data_wr_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_lcd_master/inst_i2cm/data_tx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.867%)  route 0.124ns (43.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.584     1.462    inst_lcd_master/iClk
    SLICE_X38Y30         FDRE                                         r  inst_lcd_master/data_wr_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  inst_lcd_master/data_wr_sig_reg[0]/Q
                         net (fo=2, routed)           0.124     1.750    inst_lcd_master/inst_i2cm/data_wr[0]
    SLICE_X40Y31         FDRE                                         r  inst_lcd_master/inst_i2cm/data_tx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.854     1.979    inst_lcd_master/inst_i2cm/clk
    SLICE_X40Y31         FDRE                                         r  inst_lcd_master/inst_i2cm/data_tx_reg[0]/C
                         clock pessimism             -0.480     1.499    
    SLICE_X40Y31         FDRE (Hold_fdre_C_D)         0.066     1.565    inst_lcd_master/inst_i2cm/data_tx_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 inst_i2c/inst_i2cm/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_i2c/inst_i2cm/busy_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.822%)  route 0.110ns (37.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.591     1.469    inst_i2c/inst_i2cm/clk
    SLICE_X36Y40         FDPE                                         r  inst_i2c/inst_i2cm/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDPE (Prop_fdpe_C_Q)         0.141     1.610 r  inst_i2c/inst_i2cm/FSM_onehot_state_reg[0]/Q
                         net (fo=7, routed)           0.110     1.720    inst_i2c/inst_i2cm/FSM_onehot_state_reg_n_0_[0]
    SLICE_X37Y40         LUT6 (Prop_lut6_I2_O)        0.045     1.765 r  inst_i2c/inst_i2cm/busy_i_1/O
                         net (fo=1, routed)           0.000     1.765    inst_i2c/inst_i2cm/busy_i_1_n_0
    SLICE_X37Y40         FDPE                                         r  inst_i2c/inst_i2cm/busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.860     1.985    inst_i2c/inst_i2cm/clk
    SLICE_X37Y40         FDPE                                         r  inst_i2c/inst_i2cm/busy_reg/C
                         clock pessimism             -0.503     1.482    
    SLICE_X37Y40         FDPE (Hold_fdpe_C_D)         0.091     1.573    inst_i2c/inst_i2cm/busy_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X2Y12    inst_lcd_master/seq_cntr_reg_rep/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X42Y45    adc_channel_sig_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X42Y45    adc_channel_sig_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X43Y45    btn1_deb_last_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X42Y45    channel_load_sig_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X43Y46    inst_ClockGen/clock_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X39Y44    inst_ClockGen/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X39Y44    inst_ClockGen/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X39Y45    inst_ClockGen/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y42    inst_ClockGen/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y42    inst_ClockGen/counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X32Y38    inst_i2c/inst_i2cm/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X32Y38    inst_i2c/inst_i2cm/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X32Y38    inst_i2c/inst_i2cm/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X32Y39    inst_i2c/inst_i2cm/count_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X32Y39    inst_i2c/inst_i2cm/count_reg[4]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X36Y35    inst_lcd_master/delay_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y35    inst_lcd_master/delay_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y35    inst_lcd_master/delay_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y45    adc_channel_sig_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y45    adc_channel_sig_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y45    btn1_deb_last_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y45    channel_load_sig_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y46    inst_ClockGen/clock_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y44    inst_ClockGen/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y44    inst_ClockGen/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y45    inst_ClockGen/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y45    inst_ClockGen/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y45    inst_ClockGen/counter_reg[14]/C



