{
  "name": "ostd::arch::cpu::extension::IsaExtensions::all",
  "span": "/home/gh-zjp-CN/.cargo/registry/src/index.crates.io-1949cf8c6b5b557f/bitflags-1.3.2/src/lib.rs:532:13: 532:39",
  "mir": "fn ostd::arch::cpu::extension::IsaExtensions::all() -> arch::cpu::extension::IsaExtensions {\n    let mut _0: arch::cpu::extension::IsaExtensions;\n    let mut _1: u128;\n    let mut _2: u128;\n    let mut _3: u128;\n    let mut _4: u128;\n    let mut _5: u128;\n    let mut _6: u128;\n    let mut _7: u128;\n    bb0: {\n        StorageLive(_1);\n        StorageLive(_2);\n        StorageLive(_3);\n        StorageLive(_4);\n        StorageLive(_5);\n        StorageLive(_6);\n        StorageLive(_7);\n        _7 = BitOr(<arch::cpu::extension::IsaExtensions as arch::cpu::extension::IsaExtensions::all::__BitFlags>::X2APIC, <arch::cpu::extension::IsaExtensions as arch::cpu::extension::IsaExtensions::all::__BitFlags>::TSC_DEADLINE);\n        _6 = BitOr(move _7, <arch::cpu::extension::IsaExtensions as arch::cpu::extension::IsaExtensions::all::__BitFlags>::XSAVE);\n        StorageDead(_7);\n        _5 = BitOr(move _6, <arch::cpu::extension::IsaExtensions as arch::cpu::extension::IsaExtensions::all::__BitFlags>::AVX);\n        StorageDead(_6);\n        _4 = BitOr(move _5, <arch::cpu::extension::IsaExtensions as arch::cpu::extension::IsaExtensions::all::__BitFlags>::RDRAND);\n        StorageDead(_5);\n        _3 = BitOr(move _4, <arch::cpu::extension::IsaExtensions as arch::cpu::extension::IsaExtensions::all::__BitFlags>::XAPIC);\n        StorageDead(_4);\n        _2 = BitOr(move _3, <arch::cpu::extension::IsaExtensions as arch::cpu::extension::IsaExtensions::all::__BitFlags>::FSGSBASE);\n        StorageDead(_3);\n        _1 = BitOr(move _2, <arch::cpu::extension::IsaExtensions as arch::cpu::extension::IsaExtensions::all::__BitFlags>::AVX512F);\n        StorageDead(_2);\n        _0 = IsaExtensions(move _1);\n        StorageDead(_1);\n        return;\n    }\n}\n"
}