{
  "SAI": [
    {
      "name": "GCR",
      "description": "global configuration register",
      "offset": "0x00",
      "fields": [
        {
          "name": "SYNCOUT",
          "description": "Synchronization outputs These bits are set and cleared by software.",
          "values": [
            ["00", "No synchronization output signals. SYNCOUT[1: 0] must be configured as \u201cNo synchronization output signals\u201d when audio block is configured as SPDIF"],
            ["01", "Block A used for further synchronization for others SAI"],
            ["10", "Block B used for further synchronization for others SAI"],
            ["11", "Reserved. These bits must be set when both audio block (A and B) are disabled."]
          ],
          "mask": "0b110000"
        },
        {
          "name": "SYNCIN",
          "description": "Synchronization inputs These bits are set and cleared by software. Refer to for information on how to program this field. These bits must be set when both audio blocks (A and B) are disabled.They are meaningful if one of the two audio blocks is defined to operate in synchronous mode with an external SAI (SYNCEN[1:0] = 10 in SAI_ACR1 or in SAI_BCR1 registers).",
          "values": [],
          "mask": "0b11"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11111111111111111111111111001100"
        }
      ]
    },
    {
      "name": "ACR1",
      "description": "configuration register 1",
      "offset": "0x04",
      "fields": [
        {
          "name": "OSR",
          "description": "Oversampling ratio for master clock",
          "values": [
            ["0", "Master clock frequency = FFS x 256"],
            ["1", "Master clock frequency = FFS x 512"]
          ],
          "mask": "0b100000000000000000000000000"
        },
        {
          "name": "MCKDIV",
          "description": "Master clock divider These bits are set and cleared by software.",
          "values": [["000000", "Divides by 1 the kernel clock input (sai_x_ker_ck).Otherwise, The master clock frequency is ca lculated according to the formula given in Section 51.4.8: SAI clock generator . These bits have no meaning when the audio block is slave.They have to be configured when the audio block is disabled."]],
          "mask": "0b11111100000000000000000000"
        },
        {
          "name": "NOMCK",
          "description": "No divider This bit is set and cleared by software.",
          "values": [
            ["0", "Master clock generator is enabled"],
            ["1", "Master clock generator is disabled. The clock divider controlled by MCKDIV can still be used to generate the bit clock."]
          ],
          "mask": "0b10000000000000000000"
        },
        {
          "name": "DMAEN",
          "description": "DMA enable This bit is set and cleared by software. Since the audio block defaults to operate as a transmitter after reset, the MODE[",
          "values": [
            ["0", "DMA disabled"],
            ["1", "DMA enabled"],
            ["1", "0] bits must be configured before setting DMAEN to av oid a DMA request in receiver mode."]
          ],
          "mask": "0b100000000000000000"
        },
        {
          "name": "SAIEN",
          "description": "Audio block enable This bit is set by software. To switch off the audio block, the application software must program this bit to 0 and poll the bit till it reads back 0, meaning that the block is completely disa bled. Before setting this bit to 1, check that it is set to 0, otherwise the enable command is not taken into account. This bit enables to control the st ate of the SAI audio block. If it is disabled when an audio frame transfer is ongoing, the ongoing transfer completes and the cell is fully disabled at the end of this audio frame transfer. When the SAI block (A or B) is configured in master mode, the clock must be present on the SAI block input before setting SAIEN bit.",
          "values": [
            ["0", "SAI audio block disabled"],
            ["1", "SAI audio block enabled."]
          ],
          "mask": "0b10000000000000000"
        },
        {
          "name": "OUTDRIV",
          "description": "Output drive This bit is set and cleared by software. This bit has to be set before enabling the audio block and after the audio block configuration.",
          "values": [
            ["0", "Audio block output driven when SAIEN is set"],
            ["1", "Audio block output driven immediately after the setting of this bit."]
          ],
          "mask": "0b10000000000000"
        },
        {
          "name": "MONO",
          "description": "Mono mode This bit is set and cleared by software. It is meani ngful only when the number of slots is equal to 2. When the mono mode is selected, slot 0 data are dup licated on slot 1 when the audio block operates as a transmitter. In reception mode, the slot1 is di scarded and only the data received from slot 0 are stored. Refer to Section : Mono/stereo mode for more details.",
          "values": [
            ["0", "Stereo mode"],
            ["1", "Mono mode."]
          ],
          "mask": "0b1000000000000"
        },
        {
          "name": "SYNCEN",
          "description": "Synchronization enable These bits are set and cleared by software. They must be configured when the audio subblock is disabled. The audio subblock must be configured as asynchronous when SPDIF mode is enabled.",
          "values": [
            ["00", "audio subblock in asynchronous mode."],
            ["01", "audio subblock is synchronous with the other inte rnal audio subblock. In this case, the audio subblock must be configured in slave mode"],
            ["10", "audio subblock is synchronous with an external SAI embedded peripheral. In this case the audio subblock must be configured in Slave mode."],
            ["11", "Reserved"]
          ],
          "mask": "0b110000000000"
        },
        {
          "name": "CKSTR",
          "description": "Clock strobing edge This bit is set and cleared by software. It must be configured when the audio block is disabled. This bit has no meaning in SPDIF audio protocol.",
          "values": [
            ["0", "Signals generated by the SAI change on SCK risi ng edge, while signals received by the SAI are sampled on the SCK falling edge."],
            ["1", "Signals generated by the SAI change on SCK fa lling edge, while signals received by the SAI are sampled on the SCK rising edge."]
          ],
          "mask": "0b1000000000"
        },
        {
          "name": "LSBFIRST",
          "description": "Least significant bit first This bit is set and cleared by software. It must be configured when the audio block is disabled. This bit has no meaning in AC\u201997 audio protocol sinc e AC\u201997 data are always transferred with the MSB first. This bit has no meaning in SPDIF audio protocol since in SPDIF data are always transferred with LSB first.",
          "values": [
            ["0", "Data are transferred with MSB first"],
            ["1", "Data are transferred with LSB first DS[2:0]: Data size These bits are set and cleared by software. Thes e bits are ignored when the SPDIF protocols are selected (bit PRTCFG["],
            ["1", "0]), because the frame and the data size are fixed in such case. When the companding mode is selected through COMP["],
            ["1", "0] bi ts, DS["],
            ["1", "0] are ignored since the data size is fixed to 8 bits by the algorithm. These bits must be configured when the audio block is disabled.00"],
            ["0", "Reserved00"],
            ["1", "Reserved01"],
            ["0", "8 bits01"],
            ["1", "10 bits10"],
            ["0", "16 bits10"],
            ["1", "20 bits11"],
            ["0", "24 bits11"],
            ["1", "32 bits"]
          ],
          "mask": "0b100000000"
        },
        {
          "name": "PRTCFG",
          "description": "Protocol configuration These bits are set and cleared by software. These bits have to be configured when the audio block is disabled.",
          "values": [
            ["00", "Free protocol. Free protocol enables to use the powerful configuration of the audio block to address a specific audio protocol (such as I2S, LSB/MSB justified, TDM, PCM/DSP...) by setting most of the configuration register bits as well as frame configuration register."],
            ["01", "SPDIF protocol"],
            ["10", "AC\u201997 protocol"],
            ["11", "Reserved"]
          ],
          "mask": "0b1100"
        },
        {
          "name": "MODE",
          "description": "SAIx audio block mode These bits are set and cleared by software. They must be configured when SAIx audio block is disabled. When the audio block is configured in SPDI F mode, the master tran smitter mode is forced (MODE[1:0] = 00).",
          "values": [
            ["00", "Master transmitter"],
            ["01", "Master receiver"],
            ["10", "Slave transmitter"],
            ["11", "Slave receiver"]
          ],
          "mask": "0b11"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11111000000001001100000000010000"
        }
      ]
    },
    {
      "name": "ACR2",
      "description": "configuration register 2",
      "offset": "0x08",
      "fields": [
        {
          "name": "COMP",
          "description": "Companding mode. These bits are set and cleared by software. The \u00b5-Law and the A-Law log are a part of the CCITT G.711 recommendation, t he type of complement that is used depends on CPL bit . The data expansion or data compression are det ermined by the state of bit MODE[0]. The data compression is applied if the audio block is configured as a transmitter.The data expansion is automatica lly applied when the audio block is configured as a receiver. Refer to Section : Companding mode for more details. Companding mode is applicable only when Free protocol mode is selected.",
          "values": [
            ["00", "No companding algorithm"],
            ["01", "Reserved."],
            ["10", "\u00b5-Law algorithm"],
            ["11", "A-Law algorithm"]
          ],
          "mask": "0b1100000000000000"
        },
        {
          "name": "CPL",
          "description": "Complement bit. This bit is set and cleared by software. It defines the type of complement to be used for companding mode This bit has effect only when the compandi ng mode is \u00b5-Law algorit hm or A-Law algorithm.",
          "values": [
            ["0", "1\u2019s complement representation."],
            ["1", "2\u2019s complement representation."]
          ],
          "mask": "0b10000000000000"
        },
        {
          "name": "MUTECNT",
          "description": "Mute counter .These bits are set and cleared by software. They are used only in reception mode. The value set in these bits is compared to the nu mber of consecutive mute frames detected in reception. When the number of mute frames is equal to this value, the flag MUTEDET is set and an interrupt is generated if bit MUTEDETIE is set. Refer to Section : Mute mode for more details.",
          "values": [],
          "mask": "0b1111110000000"
        },
        {
          "name": "MUTEVAL",
          "description": "Mute value. This bit is set and cleared by software.It must be written before enabling the audio block: SAIEN. This bit is meaningful only when the audio block operates as a transmitter, the number of slots is lower or equal to 2 and the MUTE bit is set. If more slots are declared, the bit value sent duri ng the transmission in mute mode is equal to 0, whatever the value of MUTEVAL. if the number of slot is lower or equal to 2 and MUTEVAL = 1, the MUTE value transmitted for each slot is the one sent during the previous frame. Refer to Section : Mute mode for more details. This bit is meaningless and must not be used for SPDIF audio blocks.",
          "values": [
            ["0", "Bit value 0 is sent during the mute mode."],
            ["1", "Last values are sent during the mute mode."]
          ],
          "mask": "0b1000000"
        },
        {
          "name": "MUTE",
          "description": "Mute. This bit is set and cleared by software. It is meaningful only when the audio block operates as a transmitter. The MUTE value is linked to value of MU TEVAL if the number of slots is lower or equal to 2, or equal to 0 if it is greater than 2. Refer to Section : Mute mode for more details. This bit is meaningless and must not be used for SPDIF audio blocks. TRIS : Tristate management on data line. This bit is set and cleared by software. It is m eaningful only if the audio block is configured as a transmitter. This bit is not used when the audio block is configured in SPDIF mode. It must be configured when SAI is disabled. Refer to Section : Output data line management on an inactive slot for more details.",
          "values": [
            ["0", "No mute mode."],
            ["1", "Mute mode enabled."],
            ["0", "SD output line is still driven by the SAI when a slot is inactive."],
            ["1", "SD output line is released (HI-Z) at the end of the last data bit of the last active slot if the next one is inactive."]
          ],
          "mask": "0b100000"
        },
        {
          "name": "FFLUSH",
          "description": "FIFO flush. This bit is set by software. It is always read as 0. This bit must be configured when the SAI is disabled.",
          "values": [
            ["0", "No FIFO flush."],
            ["1", "FIFO flush. Programming this bit to 1 triggers th e FIFO Flush. All the internal FIFO pointers (read and write) are cleared. In this ca se data still present in the FIFO ar e lost (no more transmission or received data lost). Before flushing, SAI DMA stream/interrupt must be disabled"]
          ],
          "mask": "0b1000"
        },
        {
          "name": "FTH",
          "description": "FIFO threshold. This bit is set and cleared by software.",
          "values": [
            ["000", "FIFO empty"],
            ["001", "\u00bc FIFO"],
            ["010", "\u00bd FIFO"],
            ["011", "\u00be FIFO"],
            ["100", "FIFO full"],
            ["101", "Reserved"],
            ["110", "Reserved"],
            ["111", "Reserved"]
          ],
          "mask": "0b111"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11111111111111110000000000010000"
        }
      ]
    },
    {
      "name": "AFRCR",
      "description": "frame configuration register",
      "offset": "0x0C",
      "fields": [
        {
          "name": "FSOFF",
          "description": "Frame synchronization offset. This bit is set and cleared by software. It is m eaningless and is not used in AC\u201997 or SPDIF audio block configuration. This bit must be configured when the audio block is disabled.",
          "values": [
            ["0", "FS is asserted on the first bit of the slot 0."],
            ["1", "FS is asserted one bit befor e the first bit of the slot 0."]
          ],
          "mask": "0b1000000000000000000"
        },
        {
          "name": "FSPOL",
          "description": "Frame synchronization polarity. This bit is set and cleared by software. It is used to configure the level of the start of frame on the FS signal. It is meaningless and is not used in AC\u201997 or SPDIF audio block configuration. This bit must be configured when the audio block is disabled.",
          "values": [
            ["0", "FS is active low (falling edge)"],
            ["1", "FS is active high (rising edge)"]
          ],
          "mask": "0b100000000000000000"
        },
        {
          "name": "FSDEF",
          "description": "Frame synchronization definition. This bit is set and cleared by software.",
          "values": [
            ["0", "FS signal is a start frame signal"],
            ["1", "FS signal is a start of fram e signal + channel side identification When the bit is set, the number of slots defined in the SAI_xSLOTR register has to be even. It means that half of this number of slots are dedicat ed to the left channel and the other slots for the right channel (e.g: this bit has to be set for I2S or MSB/LSB-justified protocols...). This bit is meaningless and is not used in AC\u20199 7 or SPDIF audio block configuration. It must be configured when the audio block is disabled."]
          ],
          "mask": "0b10000000000000000"
        },
        {
          "name": "FSALL",
          "description": "Frame synchronization active level length. These bits are set and cleared by software. T hey specify the length in number of bit clock (SCK) + 1 (FSALL[6:0] + 1) of the active le vel of the FS signal in the audio frame These bits are meaningless and are not used in AC\u201997 or SPDIF audio block configuration. They must be configured when the audio block is disabled.",
          "values": [],
          "mask": "0b111111100000000"
        },
        {
          "name": "FRL",
          "description": "Frame length. These bits are set and cleared by software. They define the audio frame length expressed in number of SCK clock cycles: the number of bits in the frame is equal to FRL[7:0] + 1. The minimum number of bits to transfer in an audi o frame must be equal to 8, otherwise the audio block behaves in an unexpected way. This is the case when the data size is 8 bits and only one slot 0 is defined in NBSLOT[4:0] of SAI_x SLOTR register (NBSLOT[3:0] = 0000). In master mode, if the master clock (available on MCLK_x pin) is used, the frame length must be aligned with a number equal to a power of 2, rangin g from 8 to 256. When the master clock is not used (NOMCK = 1), it is recommended to program the frame length to an value ranging from 8 to 256. These bits are meaningless and are not used in A C\u201997 or SPDIF audio block configuration. They must be configured when the audio block is disabled.",
          "values": [],
          "mask": "0b11111111"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11111111111110001000000000000000"
        }
      ]
    },
    {
      "name": "ASLOTR",
      "description": "slot register",
      "offset": "0x10",
      "fields": [
        {
          "name": "SLOTEN",
          "description": "Slot enable. These bits are set and cleared by software. Each SLOTEN bit corresponds to a slot position from 0 to 15 (maximum 16 slots).0: Inactive slot.1: Active slot.The slot must be enabled when the audio block is disabled.They are ignored in AC\u201997 or SPDIF mode.",
          "values": [],
          "mask": "0b11111111111111110000000000000000"
        },
        {
          "name": "NBSLOT",
          "description": "Number of slots in an audio frame. These bits are set and cleared by software. The value set in this bitfield represents the number of slots + 1 in the audio frame (including the number of inactive slots). The maximum number of slots is 16. The number of slots must be even if FSDEF bit in the SAI_xFRCR register is set. The number of slots must be configur ed when the audio block is disabled. They are ignored in AC\u201997 or SPDIF mode. SLOTSZ[1:0] : Slot size This bits is set and cleared by software. The slot size must be higher or equal to the data si ze. If this condition is not respected, the behavior of the SAI is undetermined. Refer to Output data line management on an inactive slot for information on how to drive SD line. These bits must be set when the audio block is disabled.They are ignored in AC\u201997 or SPDIF mode.00: The slot size is equivalent to the data si ze (specified in DS[3:0] in the SAI_xCR1 register). 01: 16-bit10: 32-bit11: Reserved",
          "values": [],
          "mask": "0b111100000000"
        },
        {
          "name": "FBOFF",
          "description": "First bit offsetThese bits are set and cleared by software. The value set in this bitfield defines the position of the first data transfer bit in the slot. It represents an offset value. In transmission mode, the bits outs ide the data field are forced to 0. In reception mode, the extra received bits are discarded. These bits must be set when the audio block is disabled.They are ignored in AC\u201997 or SPDIF mode.",
          "values": [],
          "mask": "0b11111"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b10111000000100000"
        }
      ]
    },
    {
      "name": "AIM",
      "description": "interrupt mask register",
      "offset": "0x14",
      "fields": [
        {
          "name": "1",
          "description": "1631 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Res. Res. Res. Res. Res. Res. Res. Res. Res.LFSDET IEAFSDETI ECNRDY IEFREQ IEWCKCFG IEMUTEDET IEOVRUDR IE rw rw rw rw rw rw rw",
          "values": [],
          "mask": "0b1000"
        },
        {
          "name": "LFSDETIE",
          "description": "Late frame synchronization detection interrupt enable .This bit is set and cleared by software.",
          "values": [
            ["0", "Interrupt is disabled"],
            ["1", "Interrupt is enabledWhen this bit is set, an interrupt is generated if the LFSDET bit is set in the SAI_xSR register. This bit is meaningless in AC\u201997, SPDIF mode or when the audio block operates as a master."]
          ],
          "mask": "0b1000000"
        },
        {
          "name": "AFSDETIE",
          "description": "Anticipated frame synchronization detection interrupt enable .This bit is set and cleared by software.",
          "values": [
            ["0", "Interrupt is disabled"],
            ["1", "Interrupt is enabledWhen this bit is set, an interrupt is generated if the AFSDET bit in the SAI_xSR register is set. This bit is meaningless in AC\u201997, SPDIF mode or when the audio block operates as a master."]
          ],
          "mask": "0b100000"
        },
        {
          "name": "CNRDYIE",
          "description": "Codec not ready interrupt enable (AC\u201997). This bit is set and cleared by software.",
          "values": [
            ["0", "Interrupt is disabled"],
            ["1", "Interrupt is enabledWhen the interrupt is enabled, the audio block detects in the slot 0 (tag0) of the AC\u201997 frame if the Codec connected to this line is ready or not. If it is not ready, the CNRDY flag in the SAI_xSR register is set and an interrupt is generated. This bit has a meaning only if the AC\u201997 mode is selected through PRTCFG["],
            ["1", "0] bits and the audio block is operates as a receiver."]
          ],
          "mask": "0b10000"
        },
        {
          "name": "FREQIE",
          "description": "FIFO request interrupt enable .This bit is set and cleared by software.",
          "values": [
            ["0", "Interrupt is disabled"],
            ["1", "Interrupt is enabledWhen this bit is set, an interrupt is generated if the FREQ bit in the SAI_xSR register is set. Since the audio block defaults to operate as a transmitter after reset, the MODE bit must be configured before setting FREQIE to avoid a parasitic interrupt in receiver mode,"]
          ],
          "mask": "0b1000"
        },
        {
          "name": "WCKCFGIE",
          "description": "Wrong clock configuration interrupt enable. This bit is set and cleared by software. This bit is used only in Free protocol mode and is meaningless in other modes.",
          "values": [
            ["0", "Interrupt is disabled"],
            ["1", "Interrupt is enabledThis bit is taken into account only if the audio bl ock is configured as a master (MODE[1] = 0) and NOMCK = 0. It generates an interrupt if the WCKCFG flag in the SAI_xSR register is set."]
          ],
          "mask": "0b100"
        },
        {
          "name": "MUTEDETIE",
          "description": "Mute detection interrupt enable . This bit is set and cleared by software.",
          "values": [
            ["0", "Interrupt is disabled"],
            ["1", "Interrupt is enabledWhen this bit is set, an interrupt is generated if the MUTEDET bit in the SAI_xSR register is set.This bit has a meaning only if the audio block is configured in receiver mode."]
          ],
          "mask": "0b10"
        },
        {
          "name": "OVRUDRIE",
          "description": "Overrun/underrun interrupt enable . This bit is set and cleared by software.",
          "values": [
            ["0", "Interrupt is disabled"],
            ["1", "Interrupt is enabledWhen this bit is set, an interrupt is generated if the OVRUDR bit in the SAI_xSR register is set."]
          ],
          "mask": "0b1"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11111111111111111111111110000000"
        }
      ]
    },
    {
      "name": "ASR",
      "description": "status register",
      "offset": "0x18",
      "fields": [
        {
          "name": "FLVL",
          "description": "FIFO level threshold. This bit is read only. The FIFO level threshol d flag is managed only by hardware and its setting depends on SAI block configuration (t ransmitter or receiver mode).",
          "values": [
            ["000", "FIFO empty (transmitter and receiver modes)"],
            ["001", "FIFO \u2264 \u00bc but not empty (transmitter mode), FI FO < \u00bc but not empty (receiver mode)"],
            ["010", "\u00bc < FIFO \u2264 \u00bd (transmitter mode), \u00bc \u2264 FIFO < \u00bd (receiver mode)"],
            ["011", "\u00bd < FIFO \u2264 \u00be (transmitter mode), \u00bd \u2264 FIFO < \u00be (receiver mode)"],
            ["100", "\u00be < FIFO but not full (transmitter mode), \u00be \u2264 FIFO but not full (receiver mode)"],
            ["101", "FIFO full (transmitter and receiver modes)"],
            ["Others", "Reserved"]
          ],
          "mask": "0b1110000000000000000"
        },
        {
          "name": "LFSDET",
          "description": "Late frame synchr onization detection. This bit is read only.",
          "values": [
            ["0", "No error."],
            ["1", "Frame synchronization signal is not present at the right time. This flag can be set only if the audio block is configured in slave mode.It is not used in AC\u201997 or SPDIF mode.It can generate an interrupt if LFSDETIE bit is set in the SAI_xIM register. This flag is cleared when the software sets bit CLFSDET in SAI_xCLRFR register"]
          ],
          "mask": "0b1000000"
        },
        {
          "name": "AFSDET",
          "description": "Anticipated frame synchronization detection. This bit is read only.",
          "values": [
            ["0", "No error."],
            ["1", "Frame synchronization signal is detected earlier than expected. This flag can be set only if the audio block is configured in slave mode.It is not used in AC\u201997 or SPDIF mode.It can generate an interrupt if AFSDETIE bit is set in SAI_xIM register.This flag is cleared when the software sets CAFSDET bit in SAI_xCLRFR register."]
          ],
          "mask": "0b100000"
        },
        {
          "name": "CNRDY",
          "description": "Codec not ready. This bit is read only.",
          "values": [
            ["0", "External AC\u201997 Codec is ready"],
            ["1", "External AC\u201997 Codec is not readyThis bit is used only when the AC\u201997 audio prot ocol is selected in the SAI_xCR1 register and configured in receiver mode. It can generate an interrupt if CNRDYIE bit is set in SAI_xIM register. This flag is cleared when the software sets CCNRDY bit in SAI_xCLRFR register."]
          ],
          "mask": "0b10000"
        },
        {
          "name": "FREQ",
          "description": "FIFO request. This bit is read only.",
          "values": [
            ["0", "No FIFO request."],
            ["1", "FIFO request to read or to write the SAI_xDR.The request depends on the audio block configuration: \u2013 If the block is configured in transmission mode , the FIFO request is re lated to a write request operation in the SAI_xDR. \u2013 If the block configured in reception, the FIFO re quest related to a read request operation from the SAI_xDR. This flag can generate an interrupt if FREQIE bit is set in SAI_xIM register. WCKCFG : Wrong clock configuration flag. This bit is read only."],
            ["0", "Clock configuration is correct"],
            ["1", "Clock configuration does not respect the rule c oncerning the frame length specification defined in Section 51.4.6: Frame synchronization (configuration of FRL[7:0] bi t in the SAI_xFRCR register) This bit is used only when the audio block operates in master mode (MODE[1 ] = 0) and NOMCK = 0. It can generate an interrupt if WCKCFGIE bit is set in SAI_xIM register.This flag is cleared when the software sets CWCKCFG bit in SAI_xCLRFR register."]
          ],
          "mask": "0b1000"
        },
        {
          "name": "MUTEDET",
          "description": "Mute detection. This bit is read only.",
          "values": [
            ["0", "No MUTE detection on the SD input line"],
            ["1", "MUTE value detected on the SD input line (0 value) for a specified number of consecutive audio frame This flag is set if consecutive 0 values are receiv ed in each slot of a given audio frame and for a consecutive number of audio frames (set in the MUTECNT bit in the SAI_xCR2 register). It can generate an interrupt if MUTEDE TIE bit is set in SAI_xIM register. This flag is cleared when the software sets bit CMUTEDET in the SAI_xCLRFR register."]
          ],
          "mask": "0b10"
        },
        {
          "name": "OVRUDR",
          "description": "Overrun / underrun. This bit is read only.",
          "values": [
            ["0", "No overrun/underrun error."],
            ["1", "Overrun/underrun error detection.The overrun and underrun conditions can occur only when the audio block is configured as a receiver and a transmitter, respectively. It can generate an interrupt if OVRUDRIE bit is set in SAI_xIM register. This flag is cleared when the software sets COVRUDR bit in SAI_xCLRFR register."]
          ],
          "mask": "0b1"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11111111111110001111111110000000"
        }
      ]
    },
    {
      "name": "ACLRFR",
      "description": "clear flag register",
      "offset": "0x1C",
      "fields": [
        {
          "name": "CLFSDET",
          "description": "Clear late frame synchronization detection flag. This bit is write only. Programming this bit to 1 clears the LFSDET flag in the SAI_xSR register.This bit is not used in AC\u201997 or SPDIF modeReading this bit always returns the value 0.",
          "values": [],
          "mask": "0b1000000"
        },
        {
          "name": "CAFSDET",
          "description": "Clear anticipated frame synchronization detection flag. This bit is write only. Programming this bit to 1 clears the AFSDET flag in the SAI_xSR register.It is not used in AC\u201997 or SPDIF mode.Reading this bit always returns the value 0.",
          "values": [],
          "mask": "0b100000"
        },
        {
          "name": "CCNRDY",
          "description": "Clear Codec not ready flag. This bit is write only. Programming this bit to 1 clears the CNRDY flag in the SAI_xSR register.This bit is used only when the AC\u201997 audio pr otocol is selected in the SAI_xCR1 register. Reading this bit always returns the value 0.",
          "values": [],
          "mask": "0b10000"
        },
        {
          "name": "CWCKCFG",
          "description": "Clear wrong clock configuration flag. This bit is write only. Programming this bit to 1 clears the WCKCFG flag in the SAI_xSR register.This bit is used only when the audio block is set as master (MODE[1] = 0) and NOMCK = 0 in the SAI_xCR1 register. Reading this bit always returns the value 0.",
          "values": [],
          "mask": "0b100"
        },
        {
          "name": "CMUTEDET",
          "description": "Mute detection flag. This bit is write only. Programming this bit to 1 clears the MUTEDET flag in the SAI_xSR register.Reading this bit always returns the value 0.",
          "values": [],
          "mask": "0b10"
        },
        {
          "name": "COVRUDR",
          "description": "Clear overrun / underrun. This bit is write only. Programming this bit to 1 clears the OVRUDR flag in the SAI_xSR register.Reading this bit always returns the value 0.",
          "values": [],
          "mask": "0b1"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b1000"
        }
      ]
    },
    {
      "name": "ADR",
      "description": "data register",
      "offset": "0x20",
      "fields": [
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11111111111111111111111110000000"
        }
      ]
    },
    {
      "name": "BCR1",
      "description": "configuration register 1",
      "offset": "0x24",
      "fields": [
        {
          "name": "7",
          "description": "531 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 Res. Res. Res. Res. Res. OSR MCKDIV[5",
          "values": [
            ["", "0] NOMCK Res. DMAEN SAIEN rw rw rw rw rw rw rw rw rw rw 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Res. Res.OUTD RIVMONO SYNCEN[1"],
            ["", "0] CKSTR LSBFIRST DS[2"],
            ["", "0] Res. PRTCFG[1"],
            ["", "0] MODE[1"],
            ["", "0] rw rw rw rw rw rw rw rw rw rw rw rw rw"]
          ],
          "mask": "0b0"
        },
        {
          "name": "OSR",
          "description": "Oversampling ratio for master clock",
          "values": [
            ["0", "Master clock frequency = FFS x 256"],
            ["1", "Master clock frequency = FFS x 512"]
          ],
          "mask": "0b100000000000000000000000000"
        },
        {
          "name": "MCKDIV",
          "description": "Master clock divider These bits are set and cleared by software.",
          "values": [["000000", "Divides by 1 the kernel clock input (sai_x_ker_ck).Otherwise, The master clock frequency is ca lculated according to the formula given in Section 51.4.8: SAI clock generator . These bits have no meaning when the audio block is slave.They have to be configured when the audio block is disabled."]],
          "mask": "0b11111100000000000000000000"
        },
        {
          "name": "NOMCK",
          "description": "No divider This bit is set and cleared by software.",
          "values": [
            ["0", "Master clock generator is enabled"],
            ["1", "Master clock generator is disabled. The clock divider controlled by MCKDIV can still be used to generate the bit clock."]
          ],
          "mask": "0b10000000000000000000"
        },
        {
          "name": "DMAEN",
          "description": "DMA enable This bit is set and cleared by software. Since the audio block defaults to operate as a transmitter after reset, the MODE[",
          "values": [
            ["0", "DMA disabled"],
            ["1", "DMA enabled"],
            ["1", "0] bits must be configured before setting DMAEN to av oid a DMA request in receiver mode."]
          ],
          "mask": "0b100000000000000000"
        },
        {
          "name": "SAIEN",
          "description": "Audio block enable This bit is set by software. To switch off the audio block, the application software must program this bit to 0 and poll the bit till it reads back 0, meaning that the block is completely disa bled. Before setting this bit to 1, check that it is set to 0, otherwise the enable command is not taken into account. This bit enables to control the st ate of the SAI audio block. If it is disabled when an audio frame transfer is ongoing, the ongoing transfer completes and the cell is fully disabled at the end of this audio frame transfer. When the SAI block (A or B) is configured in master mode, the clock must be present on the SAI block input before setting SAIEN bit.",
          "values": [
            ["0", "SAI audio block disabled"],
            ["1", "SAI audio block enabled."]
          ],
          "mask": "0b10000000000000000"
        },
        {
          "name": "OUTDRIV",
          "description": "Output drive This bit is set and cleared by software. This bit has to be set before enabling the audio block and after the audio block configuration.",
          "values": [
            ["0", "Audio block output driven when SAIEN is set"],
            ["1", "Audio block output driven immediately after the setting of this bit."]
          ],
          "mask": "0b10000000000000"
        },
        {
          "name": "MONO",
          "description": "Mono mode This bit is set and cleared by software. It is meani ngful only when the number of slots is equal to 2. When the mono mode is selected, slot 0 data are dup licated on slot 1 when the audio block operates as a transmitter. In reception mode, the slot1 is di scarded and only the data received from slot 0 are stored. Refer to Section : Mono/stereo mode for more details.",
          "values": [
            ["0", "Stereo mode"],
            ["1", "Mono mode."]
          ],
          "mask": "0b1000000000000"
        },
        {
          "name": "SYNCEN",
          "description": "Synchronization enable These bits are set and cleared by software. They must be configured when the audio subblock is disabled. The audio subblock must be configured as asynchronous when SPDIF mode is enabled.",
          "values": [
            ["00", "audio subblock in asynchronous mode."],
            ["01", "audio subblock is synchronous with the other inte rnal audio subblock. In this case, the audio subblock must be configured in slave mode"],
            ["10", "audio subblock is synchronous with an external SAI embedded peripheral. In this case the audio subblock must be configured in Slave mode."],
            ["11", "Reserved"]
          ],
          "mask": "0b110000000000"
        },
        {
          "name": "CKSTR",
          "description": "Clock strobing edge This bit is set and cleared by software. It must be configured when the audio block is disabled. This bit has no meaning in SPDIF audio protocol.",
          "values": [
            ["0", "Signals generated by the SAI change on SCK risi ng edge, while signals received by the SAI are sampled on the SCK falling edge."],
            ["1", "Signals generated by the SAI change on SCK fa lling edge, while signals received by the SAI are sampled on the SCK rising edge."]
          ],
          "mask": "0b1000000000"
        },
        {
          "name": "LSBFIRST",
          "description": "Least significant bit first This bit is set and cleared by software. It must be configured when the audio block is disabled. This bit has no meaning in AC\u201997 audio protocol sinc e AC\u201997 data are always transferred with the MSB first. This bit has no meaning in SPDIF audio protocol since in SPDIF data are always transferred with LSB first.",
          "values": [
            ["0", "Data are transferred with MSB first"],
            ["1", "Data are transferred with LSB first"]
          ],
          "mask": "0b100000000"
        },
        {
          "name": "DS",
          "description": "Data size These bits are set and cleared by software. Thes e bits are ignored when the SPDIF protocols are selected (bit PRTCFG[1:0]), because the frame and the data size are fixed in such case. When the companding mode is selected through COMP[1:0] bi ts, DS[1:0] are ignored since the data size is fixed to 8 bits by the algorithm. These bits must be configured when the audio block is disabled.",
          "values": [
            ["000", "Reserved"],
            ["001", "Reserved"],
            ["010", "8 bits"],
            ["011", "10 bits"],
            ["100", "16 bits"],
            ["101", "20 bits"],
            ["110", "24 bits"],
            ["111", "32 bits"]
          ],
          "mask": "0b11100000"
        },
        {
          "name": "PRTCFG",
          "description": "Protocol configuration These bits are set and cleared by software. These bits have to be configured when the audio block is disabled.",
          "values": [
            ["00", "Free protocol. Free protocol enables to use th e powerful config uration of the audio block to address a specific audio protocol (such as I2S, LSB/MSB justified, TDM, PCM/DSP...) by setting most of the configuration register bits as well as frame configuration register."],
            ["01", "SPDIF protocol"],
            ["10", "AC\u201997 protocol"],
            ["11", "Reserved"]
          ],
          "mask": "0b1100"
        },
        {
          "name": "MODE",
          "description": "SAIx audio block mode These bits are set and cleared by software. They must be configured when SAIx audio block is disabled. When the audio block is configured in SPDI F mode, the master tran smitter mode is forced (MODE[1:0] = 00). In Master transmitter mode, the audio block starts generating the FS and the clocks immediately.",
          "values": [
            ["00", "Master transmitter"],
            ["01", "Master receiver"],
            ["10", "Slave transmitter"],
            ["11", "Slave receiver"]
          ],
          "mask": "0b11"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11111000000001001100000000000000"
        }
      ]
    },
    {
      "name": "BCR2",
      "description": "configuration register 2",
      "offset": "0x28",
      "fields": [
        {
          "name": "COMP",
          "description": "Companding mode. These bits are set and cleared by software. The \u00b5-Law and the A-Law log are a part of the CCITT G.711 recommendation, t he type of complement that is used depends on CPL bit . The data expansion or data compression are det ermined by the state of bit MODE[0]. The data compression is applied if the audio block is configured as a transmitter.The data expansion is automatica lly applied when the audio block is configured as a receiver. Refer to Section : Companding mode for more details. Companding mode is applicable only when Free protocol mode is selected.",
          "values": [
            ["00", "No companding algorithm"],
            ["01", "Reserved."],
            ["10", "\u00b5-Law algorithm"],
            ["11", "A-Law algorithm"]
          ],
          "mask": "0b1100000000000000"
        },
        {
          "name": "CPL",
          "description": "Complement bit. This bit is set and cleared by software. It defines the type of complement to be used for companding mode This bit has effect only when the compandi ng mode is \u00b5-Law algorit hm or A-Law algorithm.",
          "values": [
            ["0", "1\u2019s complement representation."],
            ["1", "2\u2019s complement representation."]
          ],
          "mask": "0b10000000000000"
        },
        {
          "name": "MUTECNT",
          "description": "Mute counter .These bits are set and cleared by software. They are used only in reception mode. The value set in these bits is compared to the nu mber of consecutive mute frames detected in reception. When the number of mute frames is equal to this value, the flag MUTEDET is set and an interrupt is generated if bit MUTEDETIE is set. Refer to Section : Mute mode for more details.",
          "values": [],
          "mask": "0b1111110000000"
        },
        {
          "name": "MUTEVAL",
          "description": "Mute value. This bit is set and cleared by software.It must be written before enabling the audio block: SAIEN. This bit is meaningful only when the audio block operates as a transmitter, the number of slots is lower or equal to 2 and the MUTE bit is set. If more slots are declared, the bit value sent duri ng the transmission in mute mode is equal to 0, whatever the value of MUTEVAL. if the number of slot is lower or equal to 2 and MUTEVAL = 1, the MUTE value transmitted for each slot is the one sent during the previous frame. Refer to Section : Mute mode for more details. This bit is meaningless and must not be used for SPDIF audio blocks.",
          "values": [
            ["0", "Bit value 0 is sent during the mute mode."],
            ["1", "Last values are sent during the mute mode."]
          ],
          "mask": "0b1000000"
        },
        {
          "name": "MUTE",
          "description": "Mute. This bit is set and cleared by software. It is meaningful only when the audio block operates as a transmitter. The MUTE value is linked to value of MU TEVAL if the number of slots is lower or equal to 2, or equal to 0 if it is greater than 2. Refer to Section : Mute mode for more details. This bit is meaningless and must not be used for SPDIF audio blocks. TRIS : Tristate management on data line. This bit is set and cleared by software. It is m eaningful only if the audio block is configured as a transmitter. This bit is not used when the audio block is configured in SPDIF mode. It must be configured when SAI is disabled. Refer to Section : Output data line management on an inactive slot for more details.",
          "values": [
            ["0", "No mute mode."],
            ["1", "Mute mode enabled."],
            ["0", "SD output line is still driven by the SAI when a slot is inactive."],
            ["1", "SD output line is released (HI-Z) at the end of the last data bit of the last active slot if the next one is inactive."]
          ],
          "mask": "0b100000"
        },
        {
          "name": "FFLUSH",
          "description": "FIFO flush. This bit is set by software. It is always read as 0. This bit must be configured when the SAI is disabled.",
          "values": [
            ["0", "No FIFO flush."],
            ["1", "FIFO flush. Programming this bit to 1 triggers th e FIFO Flush. All the internal FIFO pointers (read and write) are cleared. In this ca se data still present in the FIFO ar e lost (no more transmission or received data lost). Before flushing, SAI DMA stream/interrupt must be disabled"]
          ],
          "mask": "0b1000"
        },
        {
          "name": "FTH",
          "description": "FIFO threshold. This bit is set and cleared by software.",
          "values": [
            ["000", "FIFO empty"],
            ["001", "\u00bc FIFO"],
            ["010", "\u00bd FIFO"],
            ["011", "\u00be FIFO"],
            ["100", "FIFO full"],
            ["101", "Reserved"],
            ["110", "Reserved"],
            ["111", "Reserved"]
          ],
          "mask": "0b111"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11111111111111110000000000000000"
        }
      ]
    },
    {
      "name": "BFRCR",
      "description": "frame configuration register",
      "offset": "0x2C",
      "fields": [
        {
          "name": "FSOFF",
          "description": "Frame synchronization offset. This bit is set and cleared by software. It is meaningless and is not used in AC\u201997 or SPDIF audio block configuration. This bit must be configured when the audio block is disabled.",
          "values": [
            ["0", "FS is asserted on the first bit of the slot 0."],
            ["1", "FS is asserted one bit befor e the first bit of the slot 0."]
          ],
          "mask": "0b1000000000000000000"
        },
        {
          "name": "FSPOL",
          "description": "Frame synchronization polarity. This bit is set and cleared by software. It is used to configure the level of the start of frame on the FS signal. It is meaningless and is not used in AC\u201997 or SPDIF audio block configuration. This bit must be configured when the audio block is disabled.",
          "values": [
            ["0", "FS is active low (falling edge)"],
            ["1", "FS is active high (rising edge)"]
          ],
          "mask": "0b100000000000000000"
        },
        {
          "name": "FSDEF",
          "description": "Frame synchronization definition. This bit is set and cleared by software.",
          "values": [
            ["0", "FS signal is a start frame signal"],
            ["1", "FS signal is a start of frame signal + channel side identificationWhen the bit is set, the number of slots defined in the SAI_xSLOTR register ha s to be even. It means that half of this number of slots is dedicated to the left channel and the other slots for the right channel (e.g: this bit has to be set for I2S or MSB/LSB-justified protocols...). This bit is meaningless and is not used in AC\u201997 or SPDIF audio block configuration. It must be configured when the audio block is disabled."]
          ],
          "mask": "0b10000000000000000"
        },
        {
          "name": "FSALL",
          "description": "Frame synchronization active level length. These bits are set and cleared by software. Th ey specify the length in number of bit clock (SCK) + 1 (FSALL[6:0] + 1) of the active level of the FS signal in the audio frame These bits are meaningless and are not used in AC\u201997 or SPDIF audio block configuration.They must be configured when the audio block is disabled.",
          "values": [],
          "mask": "0b111111100000000"
        },
        {
          "name": "FRL",
          "description": "Frame length. These bits are set and cleared by software. They define the audio frame l ength expressed in number of SCK clock cycles: the number of bits in the frame is equal to FRL[7:0] + 1. The minimum number of bits to transfer in an audio frame must be equal to 8, otherwise the audio block behaves in an unexpected way. This is the ca se when the data size is 8 bits and only one slot 0 is defined in NBSLOT[4:0] of SAI_xSLOTR register (NBSLOT[3:0] = 0000). In master mode, if the master clock (available on MCLK_x pin) is used, the frame length must be aligned with a number equal to a power of 2, r anging from 8 to 256. When the master clock is not used (NOMCK = 1), it is recommended to program the frame length to an value ranging from 8 to 256. These bits are meaningless and are not used in AC\u201997 or SPDIF audio block configuration.",
          "values": [],
          "mask": "0b11111111"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11111111111110000000000000000000"
        }
      ]
    },
    {
      "name": "BSLOTR",
      "description": "slot register",
      "offset": "0x30",
      "fields": [
        {
          "name": "7",
          "description": "631 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 SLOTEN[15",
          "values": [
            ["", "0] rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Res. Res. Res. Res. NBSLOT[3"],
            ["", "0] SLOTSZ[1"],
            ["", "0] Res. FBOFF[4"],
            ["", "0] rw rw rw rw rw rw rw rw rw rw rw SLOTEN[15"],
            ["", "0]"],
            ["", "Slot enable. These bits are set and cleared by software. Each SLOTEN bit corresponds to a slot position from 0 to 15 (maximum 16 slots).0"],
            ["", "Inactive slot.1"],
            ["", "Active slot.The slot must be enabled when the audio block is disabled.They are ignored in AC\u201997 or SPDIF mode."]
          ],
          "mask": "0b0"
        },
        {
          "name": "NBSLOT",
          "description": "Number of slots in an audio frame. These bits are set and cleared by software. The value set in this bitfield represents the number of slots + 1 in the audio frame (including the number of inactive slots). The maximum number of slots is 16. The number of slots must be even if FSDEF bit in the SAI_xFRCR register is set. The number of slots must be configur ed when the audio block is disabled. They are ignored in AC\u201997 or SPDIF mode.",
          "values": [],
          "mask": "0b111100000000"
        },
        {
          "name": "SLOTSZ",
          "description": "Slot size This bits is set and cleared by software. The slot size must be higher or equal to the data si ze. If this condition is not respected, the behavior of the SAI is undetermined. Refer to Output data line management on an inactive slot for information on how to drive SD line. These bits must be set when the audio block is disabled.They are ignored in AC\u201997 or SPDIF mode.",
          "values": [
            ["00", "The slot size is equivalent to the data si ze (specified in DS[3:0] in the SAI_xCR1 register)."],
            ["01", "16-bit"],
            ["10", "32-bit"],
            ["11", "Reserved"]
          ],
          "mask": "0b11000000"
        },
        {
          "name": "FBOFF",
          "description": "First bit offsetThese bits are set and cleared by software. The value set in this bitfield defines the position of the first data transfer bit in the slot. It represents an offset value. In transmission mode, the bits outs ide the data field are forced to 0. In reception mode, the extra received bits are discarded. These bits must be set when the audio block is disabled.They are ignored in AC\u201997 or SPDIF mode.",
          "values": [],
          "mask": "0b11111"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b1111000000100000"
        }
      ]
    },
    {
      "name": "BIM",
      "description": "interrupt mask register",
      "offset": "0x34",
      "fields": [
        {
          "name": "LFSDETIE",
          "description": "Late frame synchronization detection interrupt enable .This bit is set and cleared by software.",
          "values": [
            ["0", "Interrupt is disabled"],
            ["1", "Interrupt is enabledWhen this bit is set, an interrupt is generated if the LFSDET bit is set in the SAI_xSR register. This bit is meaningless in AC\u201997, SPDIF mode or when the audio block operates as a master."]
          ],
          "mask": "0b1000000"
        },
        {
          "name": "AFSDETIE",
          "description": "Anticipated frame synchronization detection interrupt enable .This bit is set and cleared by software.",
          "values": [
            ["0", "Interrupt is disabled"],
            ["1", "Interrupt is enabledWhen this bit is set, an interrupt is generated if the AFSDET bit in the SAI_xSR register is set. This bit is meaningless in AC\u201997, SPDIF mode or when the audio block operates as a master."]
          ],
          "mask": "0b100000"
        },
        {
          "name": "CNRDYIE",
          "description": "Codec not ready interrupt enable (AC\u201997). This bit is set and cleared by software.",
          "values": [
            ["0", "Interrupt is disabled"],
            ["1", "Interrupt is enabledWhen the interrupt is enabled, the audio block detects in the slot 0 (tag0) of the AC\u201997 frame if the Codec connected to this line is ready or not. If it is not ready, the CNRDY flag in the SAI_xSR register is set and an interrupt is generated. This bit has a meaning only if the AC\u201997 mode is selected through PRTCFG["],
            ["1", "0] bits and the audio block is operates as a receiver."]
          ],
          "mask": "0b10000"
        },
        {
          "name": "FREQIE",
          "description": "FIFO request interrupt enable .This bit is set and cleared by software. This bit is used only in Free protocol mode and is meaningless in other modes.",
          "values": [
            ["0", "Interrupt is disabled"],
            ["1", "Interrupt is enabledWhen this bit is set, an interrupt is generated if the FREQ bit in the SAI_xSR register is set. Since the audio block defaults to operate as a transmitter after reset, the MODE bit must be configured before setting FREQIE to avoid a parasitic interrupt in receiver mode, WCKCFGIE : Wrong clock configuration interrupt enable. This bit is set and cleared by software."],
            ["0", "Interrupt is disabled"],
            ["1", "Interrupt is enabledThis bit is taken into account only if the audio bl ock is configured as a master (MODE[1] = 0) and NOMCK = 0. It generates an interrupt if the WCKCFG flag in the SAI_xSR register is set."]
          ],
          "mask": "0b1000"
        },
        {
          "name": "MUTEDETIE",
          "description": "Mute detection interrupt enable . This bit is set and cleared by software.",
          "values": [
            ["0", "Interrupt is disabled"],
            ["1", "Interrupt is enabledWhen this bit is set, an interrupt is generated if the MUTEDET bit in the SAI_xSR register is set.This bit has a meaning only if the audio block is configured in receiver mode."]
          ],
          "mask": "0b10"
        },
        {
          "name": "OVRUDRIE",
          "description": "Overrun/underrun interrupt enable . This bit is set and cleared by software.",
          "values": [
            ["0", "Interrupt is disabled"],
            ["1", "Interrupt is enabledWhen this bit is set, an interrupt is generated if the OVRUDR bit in the SAI_xSR register is set."]
          ],
          "mask": "0b1"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11111111111111111111111110000000"
        }
      ]
    },
    {
      "name": "BSR",
      "description": "status register",
      "offset": "0x38",
      "fields": [
        {
          "name": "FLVL",
          "description": "FIFO level threshold. This bit is read only. The FIFO level threshol d flag is managed only by hardware and its setting depends on SAI block configuration (t ransmitter or receiver mode).",
          "values": [
            ["000", "FIFO empty (transmitter and receiver modes)"],
            ["001", "FIFO \u2264 \u00bc but not empty (transmitter mode), FI FO < \u00bc but not empty (receiver mode)"],
            ["010", "\u00bc < FIFO \u2264 \u00bd (transmitter mode), \u00bc \u2264 FIFO < \u00bd (receiver mode)"],
            ["011", "\u00bd < FIFO \u2264 \u00be (transmitter mode), \u00bd \u2264 FIFO < \u00be (receiver mode)"],
            ["100", "\u00be < FIFO but not full (transmitter mode), \u00be \u2264 FIFO but not full (receiver mode)"],
            ["101", "FIFO full (transmitter and receiver modes)"],
            ["Others", "Reserved"]
          ],
          "mask": "0b1110000000000000000"
        },
        {
          "name": "LFSDET",
          "description": "Late frame synchr onization detection. This bit is read only.",
          "values": [
            ["0", "No error."],
            ["1", "Frame synchronization signal is not present at the right time. This flag can be set only if the audio block is configured in slave mode.It is not used in AC\u201997 or SPDIF mode.It can generate an interrupt if LFSDETIE bit is set in the SAI_xIM register. This flag is cleared when the software sets bit CLFSDET in SAI_xCLRFR register"]
          ],
          "mask": "0b1000000"
        },
        {
          "name": "AFSDET",
          "description": "Anticipated frame synchronization detection. This bit is read only.",
          "values": [
            ["0", "No error."],
            ["1", "Frame synchronization signal is detected earlier than expected. This flag can be set only if the audio block is configured in slave mode.It is not used in AC\u201997or SPDIF mode.It can generate an interrupt if AFSDETIE bit is set in SAI_xIM register.This flag is cleared when the software sets CAFSDET bit in SAI_xCLRFR register."]
          ],
          "mask": "0b100000"
        },
        {
          "name": "CNRDY",
          "description": "Codec not ready. This bit is read only.",
          "values": [
            ["0", "External AC\u201997 Codec is ready"],
            ["1", "External AC\u201997 Codec is not readyThis bit is used only when the AC\u201997 audio prot ocol is selected in the SAI_xCR1 register and configured in receiver mode. It can generate an interrupt if CNRDYIE bit is set in SAI_xIM register. This flag is cleared when the software sets CCNRDY bit in SAI_xCLRFR register."]
          ],
          "mask": "0b10000"
        },
        {
          "name": "FREQ",
          "description": "FIFO request. This bit is read only.",
          "values": [
            ["0", "No FIFO request."],
            ["1", "FIFO request to read or to write the SAI_xDR.The request depends on the audio block configuration: \u2013 If the block is configured in transmission mode , the FIFO request is re lated to a write request operation in the SAI_xDR. \u2013 If the block configured in reception, the FIFO re quest related to a read request operation from the SAI_xDR. This flag can generate an interrupt if FREQIE bit is set in SAI_xIM register. WCKCFG : Wrong clock configuration flag. This bit is read only."],
            ["0", "Clock configuration is correct"],
            ["1", "Clock configuration does not respect the rule c oncerning the frame length specification defined in Section 51.4.6: Frame synchronization (configuration of FRL[7:0] bi t in the SAI_xFRCR register) This bit is used only when the audio block operates in master mode (MODE[1 ] = 0) and NOMCK = 0. It can generate an interrupt if WCKCFGIE bit is set in SAI_xIM register.This flag is cleared when the software sets CWCKCFG bit in SAI_xCLRFR register."]
          ],
          "mask": "0b1000"
        },
        {
          "name": "MUTEDET",
          "description": "Mute detection. This bit is read only.",
          "values": [
            ["0", "No MUTE detection on the SD input line"],
            ["1", "MUTE value detected on the SD input line (0 value) for a specified number of consecutive audio frame This flag is set if consecutive 0 values are receiv ed in each slot of a given audio frame and for a consecutive number of audio frames (set in the MUTECNT bit in the SAI_xCR2 register). It can generate an interrupt if MUTEDE TIE bit is set in SAI_xIM register. This flag is cleared when the software sets bit CMUTEDET in the SAI_xCLRFR register."]
          ],
          "mask": "0b10"
        },
        {
          "name": "OVRUDR",
          "description": "Overrun / underrun. This bit is read only.",
          "values": [
            ["0", "No overrun/underrun error."],
            ["1", "Overrun/underrun error detection.The overrun and underrun conditions can occur only when the audio block is configured as a receiver and a transmitter, respectively. It can generate an interrupt if OVRUDRIE bit is set in SAI_xIM register. This flag is cleared when the software sets COVRUDR bit in SAI_xCLRFR register."]
          ],
          "mask": "0b1"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11111111111110001111111110000000"
        }
      ]
    },
    {
      "name": "BCLRFR",
      "description": "clear flag register",
      "offset": "0x3C",
      "fields": [
        {
          "name": "CLFSDET",
          "description": "Clear late frame synchronization detection flag. This bit is write only. Programming this bit to 1 clears the LFSDET flag in the SAI_xSR register.This bit is not used in AC\u201997or SPDIF modeReading this bit always returns the value 0.",
          "values": [],
          "mask": "0b1000000"
        },
        {
          "name": "CAFSDET",
          "description": "Clear anticipated frame synchronization detection flag. This bit is write only. Programming this bit to 1 clears the AFSDET flag in the SAI_xSR register.It is not used in AC\u201997or SPDIF mode.Reading this bit always returns the value 0.",
          "values": [],
          "mask": "0b100000"
        },
        {
          "name": "CCNRDY",
          "description": "Clear Codec not ready flag. This bit is write only. Programming this bit to 1 clears the CNRDY flag in the SAI_xSR register.This bit is used only when the AC\u201997 audio pr otocol is selected in the SAI_xCR1 register. Reading this bit always returns the value 0.",
          "values": [],
          "mask": "0b10000"
        },
        {
          "name": "CWCKCFG",
          "description": "Clear wrong clock configuration flag. This bit is write only. Programming this bit to 1 clears the WCKCFG flag in the SAI_xSR register.This bit is used only when the audio block is set as master (MODE[1] = 0) and NOMCK = 0 in the SAI_xCR1 register. Reading this bit always returns the value 0.",
          "values": [],
          "mask": "0b100"
        },
        {
          "name": "CMUTEDET",
          "description": "Mute detection flag. This bit is write only. Programming this bit to 1 clears the MUTEDET flag in the SAI_xSR register.Reading this bit always returns the value 0.",
          "values": [],
          "mask": "0b10"
        },
        {
          "name": "COVRUDR",
          "description": "Clear overrun / underrun. This bit is write only. Programming this bit to 1 clears the OVRUDR flag in the SAI_xSR register.Reading this bit always returns the value 0.",
          "values": [],
          "mask": "0b1"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11111111111111111111111110001000"
        }
      ]
    },
    {
      "name": "BDR",
      "description": "data register",
      "offset": "0x40",
      "fields": [
        {
          "name": "DATA",
          "description": "Data A write to this register loads the FIFO provided the FIFO is not full. A read from this register empties the FIFO if the FIFO is not empty.",
          "values": [],
          "mask": "0b11111111111111111111111111111111"
        }
      ]
    },
    {
      "name": "PDMCR",
      "description": "PDM control register",
      "offset": "0x44",
      "fields": [
        {
          "name": "1",
          "description": "031 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Res. Res. Res. Res. CKEN4 CKEN3 CKEN2 CKEN1 Res. Res. MICNBR[",
          "values": [["1", "0] Res. Res. Res. PDMEN rw rw rw rw rw rw rw"]],
          "mask": "0b1000"
        },
        {
          "name": "CKEN4",
          "description": "Clock enable of bitstream clock number 4 This bit is set and cleared by software. It is not recommended to configure this bit when PDMEN = 1. SAI_CK4 might not be available for all SAI instances. Refer to Section 51.3: SAI implementation for details.",
          "values": [
            ["0", "SAI_CK4 clock disabled"],
            ["1", "SAI_CK4 clock enabled"]
          ],
          "mask": "0b100000000000"
        },
        {
          "name": "CKEN3",
          "description": "Clock enable of bitstream clock number 3 This bit is set and cleared by software. It is not recommended to configure this bit when PDMEN = 1. SAI_CK3 might not be available for all SAI instances. Refer to Section 51.3: SAI implementation for details.",
          "values": [
            ["0", "SAI_CK3 clock disabled"],
            ["1", "SAI_CK3 clock enabled"]
          ],
          "mask": "0b10000000000"
        },
        {
          "name": "CKEN2",
          "description": "Clock enable of bitstream clock number 2 This bit is set and cleared by software. It is not recommended to configure this bit when PDMEN = 1. SAI_CK2 might not be available for all SAI instances. Refer to Section 51.3: SAI implementation for details.",
          "values": [
            ["0", "SAI_CK2 clock disabled"],
            ["1", "SAI_CK2 clock enabled"]
          ],
          "mask": "0b1000000000"
        },
        {
          "name": "CKEN1",
          "description": "Clock enable of bitstream clock number 1 This bit is set and cleared by software. It is not recommended to configure this bit when PDMEN = 1. SAI_CK1 might not be available for all SAI instances. Refer to Section 51.3: SAI implementation for details.",
          "values": [
            ["0", "SAI_CK1 clock disabled"],
            ["1", "SAI_CK1 clock enabled"]
          ],
          "mask": "0b100000000"
        },
        {
          "name": "MICNBR",
          "description": "Number of microphones This bit is set and cleared by software. It is not recommended to configure this field when PDMEN = 1.* The complete set of data lines might not be available for all SAI instances. Refer to Section 51.3: SAI implementation for details.",
          "values": [
            ["00", "Configuration with 2 microphones"],
            ["01", "Configuration with 4 microphones"],
            ["10", "Configuration with 6 microphones"],
            ["11", "Configuration with 8 microphones"]
          ],
          "mask": "0b110000"
        },
        {
          "name": "PDMEN",
          "description": "PDM enable This bit is set and cleared by software. This bit enables to control the st ate of the PDM interface block. Make sure that the SAI in already operating in TDM master mode before enabling the PDM interface.",
          "values": [
            ["0", "PDM interface disabled"],
            ["1", "PDM interface enabled"]
          ],
          "mask": "0b1"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11111111111111111111000011001110"
        }
      ]
    },
    {
      "name": "PDMDLY",
      "description": "PDM delay register",
      "offset": "0x48",
      "fields": [
        {
          "name": "DLYM4R",
          "description": "Delay line for second microphone of pair 4This bit is set and cleared by software. This field can be used only if D4 line is available.Refer to Section 51.3: SAI implementation to check if it is available.",
          "values": [
            ["000", "No delay"],
            ["001", "Delay of 1 T SAI_CK period"],
            ["010", "Delay of 2 TSAI_CK periods ..."],
            ["111", "Delay of 7 T SAI_CK periods This field can be changed on-the-fly."]
          ],
          "mask": "0b1110000000000000000000000000000"
        },
        {
          "name": "DLYM4L",
          "description": "Delay line for first microphone of pair 4 This bit is set and cleared by software. This field can be used only if D4 line is available.Refer to Section 51.3: SAI implementation to check if it is available.",
          "values": [
            ["000", "No delay"],
            ["001", "Delay of 1 T SAI_CK period"],
            ["010", "Delay of 2 TSAI_CK periods ..."],
            ["111", "Delay of 7 of T SAI_CK periods This field can be changed on-the-fly."]
          ],
          "mask": "0b111000000000000000000000000"
        },
        {
          "name": "DLYM3R",
          "description": "Delay line for second microphone of pair 3 This bit is set and cleared by software. This field can be used only if D3 line is available.Refer to Section 51.3: SAI implementation to check if it is available.",
          "values": [
            ["000", "No delay"],
            ["001", "Delay of 1 T SAI_CK period"],
            ["010", "Delay of 2 TSAI_CK periods ..."],
            ["111", "Delay of 7 T SAI_CK periods This field can be changed on-the-fly."]
          ],
          "mask": "0b11100000000000000000000"
        },
        {
          "name": "DLYM3L",
          "description": "Delay line for first microphone of pair 3 This bit is set and cleared by software. This field can be used only if D3 line is available.Refer to Section 51.3: SAI implementation to check if it is available.",
          "values": [
            ["000", "No delay"],
            ["001", "Delay of 1 T SAI_CK period"],
            ["010", "Delay of 2 TSAI_CK periods ..."],
            ["111", "Delay of 7 T SAI_CK periods This field can be changed on-the-fly."]
          ],
          "mask": "0b1110000000000000000"
        },
        {
          "name": "DLYM2R",
          "description": "Delay line for second microphone of pair 2 This bit is set and cleared by software. This field can be used only if D2 line is available.Refer to Section 51.3: SAI implementation to check if it is available.",
          "values": [
            ["000", "No delay"],
            ["001", "Delay of 1 T SAI_CK period"],
            ["010", "Delay of 2 TSAI_CK periods ..."],
            ["111", "Delay of 7 T SAI_CK periods This field can be changed on-the-fly."]
          ],
          "mask": "0b111000000000000"
        },
        {
          "name": "DLYM2L",
          "description": "Delay line for first microphone of pair 2 This bit is set and cleared by software. This field can be used only if D2 line is available.Refer to Section 51.3: SAI implementation to check if it is available.",
          "values": [
            ["000", "No delay"],
            ["001", "Delay of 1 T SAI_CK period"],
            ["010", "Delay of 2 TSAI_CK periods ..."],
            ["111", "Delay of 7 T SAI_CK periods This field can be changed on-the-fly."]
          ],
          "mask": "0b11100000000"
        },
        {
          "name": "DLYM1L",
          "description": "Delay line adjust for first microphone of pair 1 This bit is set and cleared by software. This field can be used only if D1 line is available.Refer to Section 51.3: SAI implementation to check if it is available.",
          "values": [
            ["000", "No delay"],
            ["001", "Delay of 1 T SAI_CK period"],
            ["010", "Delay of 2 TSAI_CK periods ..."],
            ["111", "Delay of 7 T SAI_CK periods This field can be changed on-the-fly."]
          ],
          "mask": "0b111"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b10001000100010001000100010001000"
        }
      ]
    }
  ]
}
