# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir /workspaces/cis5710-sp26/hw1-systemverilog/sim_build -DCOCOTB_SIM=1 --top-module rca4 --vpi --public-flat-rw --prefix Vtop -o rca4 -LDFLAGS -Wl,-rpath,/tools/oss-cad-suite/lib/python3.11/site-packages/cocotb/libs -L/tools/oss-cad-suite/lib/python3.11/site-packages/cocotb/libs -lcocotbvpi_verilator --trace --assert -Wall -Wno-DECLFILENAME --trace --trace-fst --trace-structs --trace-max-array 262144 -I/workspaces/cis5710-sp26/hw1-systemverilog /tools/oss-cad-suite/lib/python3.11/site-packages/cocotb/share/lib/verilator/verilator.cpp /workspaces/cis5710-sp26/hw1-systemverilog/rca.sv"
S  13716000  1082042  1768491515   162817000  1736302248           0 "/tools/oss-cad-suite/libexec/verilator_bin"
S      5345  1184409  1768491517   625817001  1736302248           0 "/tools/oss-cad-suite/share/verilator/include/verilated_std.sv"
S      2787  1184410  1768491517   625817001  1736302248           0 "/tools/oss-cad-suite/share/verilator/include/verilated_std_waiver.vlt"
S      2348       37  1768860788   461308195  1768860785   169737059 "/workspaces/cis5710-sp26/hw1-systemverilog/rca.sv"
T      5060     1299  1768860827    14018253  1768860827    14018253 "/workspaces/cis5710-sp26/hw1-systemverilog/sim_build/Vtop.cpp"
T      3607     1298  1768860827    12359699  1768860827    12359699 "/workspaces/cis5710-sp26/hw1-systemverilog/sim_build/Vtop.h"
T      2295     1311  1768860827    30653630  1768860827    30653630 "/workspaces/cis5710-sp26/hw1-systemverilog/sim_build/Vtop.mk"
T       669     1297  1768860827    10901271  1768860827    10901271 "/workspaces/cis5710-sp26/hw1-systemverilog/sim_build/Vtop__Dpi.cpp"
T       520     1296  1768860827    10348559  1768860827    10348559 "/workspaces/cis5710-sp26/hw1-systemverilog/sim_build/Vtop__Dpi.h"
T     16897     1294  1768860827     8428378  1768860827     8428378 "/workspaces/cis5710-sp26/hw1-systemverilog/sim_build/Vtop__Syms.cpp"
T      1901     1295  1768860827     9878805  1768860827     9878805 "/workspaces/cis5710-sp26/hw1-systemverilog/sim_build/Vtop__Syms.h"
T       290     1308  1768860827    26694808  1768860827    26694808 "/workspaces/cis5710-sp26/hw1-systemverilog/sim_build/Vtop__TraceDecls__0__Slow.cpp"
T      7861     1309  1768860827    27546773  1768860827    27546773 "/workspaces/cis5710-sp26/hw1-systemverilog/sim_build/Vtop__Trace__0.cpp"
T     23111     1307  1768860827    26410473  1768860827    26410473 "/workspaces/cis5710-sp26/hw1-systemverilog/sim_build/Vtop__Trace__0__Slow.cpp"
T      5725     1301  1768860827    16884650  1768860827    16884650 "/workspaces/cis5710-sp26/hw1-systemverilog/sim_build/Vtop___024root.h"
T      1474     1305  1768860827    23728119  1768860827    23728119 "/workspaces/cis5710-sp26/hw1-systemverilog/sim_build/Vtop___024root__DepSet_h84412442__0.cpp"
T       896     1303  1768860827    21449060  1768860827    21449060 "/workspaces/cis5710-sp26/hw1-systemverilog/sim_build/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T     17090     1306  1768860827    24296915  1768860827    24296915 "/workspaces/cis5710-sp26/hw1-systemverilog/sim_build/Vtop___024root__DepSet_heccd7ead__0.cpp"
T     12585     1304  1768860827    23330491  1768860827    23330491 "/workspaces/cis5710-sp26/hw1-systemverilog/sim_build/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T       620     1302  1768860827    18453329  1768860827    18453329 "/workspaces/cis5710-sp26/hw1-systemverilog/sim_build/Vtop___024root__Slow.cpp"
T       773     1300  1768860827    14674758  1768860827    14674758 "/workspaces/cis5710-sp26/hw1-systemverilog/sim_build/Vtop__pch.h"
T      1685     1312  1768860827    31315093  1768860827    31315093 "/workspaces/cis5710-sp26/hw1-systemverilog/sim_build/Vtop__ver.d"
T         0        0  1768860827    31518387  1768860827    31518387 "/workspaces/cis5710-sp26/hw1-systemverilog/sim_build/Vtop__verFiles.dat"
T      1758     1310  1768860827    28292445  1768860827    28292445 "/workspaces/cis5710-sp26/hw1-systemverilog/sim_build/Vtop_classes.mk"
