#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55ce6580d400 .scope module, "clock_gating_cell_tb" "clock_gating_cell_tb" 2 4;
 .timescale -12 -12;
v0x55ce658228a0_0 .var "clk", 0 0;
v0x55ce65822970_0 .var "clk_enable", 0 0;
v0x55ce65822a40_0 .net "gated_clock", 0 0, L_0x55ce657e96b0;  1 drivers
S_0x55ce6580d580 .scope module, "dut" "clock_gating_cell" 2 11, 3 1 0, S_0x55ce6580d400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clk_enable"
    .port_info 2 /OUTPUT 1 "gated_clock"
L_0x55ce657e96b0 .functor AND 1, v0x55ce658228a0_0, v0x55ce657d7170_0, C4<1>, C4<1>;
v0x55ce657d7170_0 .var "Q", 0 0;
v0x55ce65822600_0 .net "clk", 0 0, v0x55ce658228a0_0;  1 drivers
v0x55ce658226c0_0 .net "clk_enable", 0 0, v0x55ce65822970_0;  1 drivers
v0x55ce65822760_0 .net "gated_clock", 0 0, L_0x55ce657e96b0;  alias, 1 drivers
E_0x55ce6580c560 .event edge, v0x55ce658226c0_0, v0x55ce65822600_0;
    .scope S_0x55ce6580d580;
T_0 ;
    %wait E_0x55ce6580c560;
    %load/vec4 v0x55ce65822600_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x55ce658226c0_0;
    %assign/vec4 v0x55ce657d7170_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55ce6580d400;
T_1 ;
    %vpi_call 2 17 "$dumpfile", "/home/naveensodad/MAJOR_PROJECT/vcdfiles/clock_gating_cell_dump.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55ce6580d400 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55ce6580d400;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce658228a0_0, 0, 1;
T_2.0 ;
    %delay 10, 0;
    %load/vec4 v0x55ce658228a0_0;
    %inv;
    %store/vec4 v0x55ce658228a0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x55ce6580d400;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce65822970_0, 0, 1;
    %delay 25, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce65822970_0, 0, 1;
    %delay 49, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce65822970_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce65822970_0, 0, 1;
    %delay 39, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce65822970_0, 0, 1;
    %delay 86, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce65822970_0, 0, 1;
    %delay 28, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce65822970_0, 0, 1;
    %delay 43, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce65822970_0, 0, 1;
    %delay 29, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce65822970_0, 0, 1;
    %delay 86, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce65822970_0, 0, 1;
    %delay 39, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce65822970_0, 0, 1;
    %delay 86, 0;
    %vpi_call 2 45 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x55ce6580d400;
T_4 ;
    %vpi_call 2 50 "$display", "Time\011clk\011clk_enable\011gated_clock" {0 0 0};
    %vpi_call 2 51 "$monitor", "%0t\011%b\011%b\011\011%b", $time, v0x55ce658228a0_0, v0x55ce65822970_0, v0x55ce65822a40_0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "/home/naveensodad/MAJOR_PROJECT/functional_verification/clock_gating_cell/clock_gating_cell_tb.v";
    "/home/naveensodad/MAJOR_PROJECT/RTL/clock_gating_cell/clock_gating_cell.v";
