Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Nov 29 15:07:28 2021
| Host         : LAPTOP-D1B7JSE5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Main_control_sets_placed.rpt
| Design       : Main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    49 |
|    Minimum number of control sets                        |    49 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    53 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    49 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    43 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             422 |          168 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              69 |           18 |
| Yes          | No                    | No                     |            1316 |          485 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             100 |           29 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                 |                           Enable Signal                           |                         Set/Reset Signal                         | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+------------------+----------------+--------------+
|  processor_clk_BUFG                           |                                                                   | input_controller/jumper/counter_reg_n_0_[3]                      |                1 |              4 |         4.00 |
| ~processor_clk_BUFG                           | CPU/CPU/multdiv_stage/multdiv/mult/busy1_out                      | CPU/CPU/executer/d_x_instruction_reg/dff_tri4/dffe/busy_reg_0[0] |                2 |              6 |         3.00 |
|  vga_controller/processor_clock_divider/clk25 |                                                                   |                                                                  |                4 |             10 |         2.50 |
|  vga_controller/processor_clock_divider/clk25 | vga_controller/Display/vPos                                       |                                                                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG                                |                                                                   |                                                                  |                5 |             10 |         2.00 |
| ~processor_clk_BUFG                           | CPU/CPU/multdiv_stage/multdiv/div/done_reg_0                      |                                                                  |               12 |             15 |         1.25 |
|  processor_clk_BUFG                           |                                                                   |                                                                  |                7 |             23 |         3.29 |
| ~processor_clk_BUFG                           | CPU/CPU/executer/d_x_instruction_reg/dff_tri26/dffe/busy_reg      | CPU/CPU/executer/d_x_instruction_reg/dff_tri26/dffe/q_reg_36     |               12 |             31 |         2.58 |
| ~processor_clk_BUFG                           | CPU/CPU/executer/d_x_instruction_reg/dff_tri2/dffe/E[0]           | CPU/CPU/executer/d_x_instruction_reg/dff_tri26/dffe/SR[0]        |                4 |             31 |         7.75 |
|  processor_clk_BUFG                           | CPU/CPU/multdiv_stage/multdiv/mult/decoder_out[13]                |                                                                  |               15 |             32 |         2.13 |
|  processor_clk_BUFG                           | CPU/CPU/multdiv_stage/multdiv/mult/decoder_out[9]                 |                                                                  |               13 |             32 |         2.46 |
|  processor_clk_BUFG                           | CPU/CPU/multdiv_stage/multdiv/mult/decoder_out[2]                 |                                                                  |                8 |             32 |         4.00 |
|  processor_clk_BUFG                           | CPU/CPU/multdiv_stage/multdiv/mult/decoder_out[8]                 |                                                                  |               10 |             32 |         3.20 |
|  processor_clk_BUFG                           | CPU/CPU/multdiv_stage/multdiv/mult/decoder_out[5]                 |                                                                  |                8 |             32 |         4.00 |
|  processor_clk_BUFG                           | CPU/CPU/multdiv_stage/multdiv/mult/decoder_out[10]                |                                                                  |               10 |             32 |         3.20 |
|  processor_clk_BUFG                           | CPU/CPU/multdiv_stage/multdiv/mult/decoder_out[3]                 |                                                                  |                9 |             32 |         3.56 |
|  processor_clk_BUFG                           | CPU/CPU/multdiv_stage/multdiv/mult/decoder_out[11]                |                                                                  |               12 |             32 |         2.67 |
|  processor_clk_BUFG                           | CPU/CPU/multdiv_stage/multdiv/mult/decoder_out[14]                |                                                                  |               13 |             32 |         2.46 |
|  processor_clk_BUFG                           | CPU/CPU/multdiv_stage/multdiv/mult/decoder_out[1]                 |                                                                  |               10 |             32 |         3.20 |
|  processor_clk_BUFG                           | CPU/CPU/multdiv_stage/multdiv/mult/decoder_out[4]                 |                                                                  |               10 |             32 |         3.20 |
|  processor_clk_BUFG                           | CPU/CPU/multdiv_stage/multdiv/mult/decoder_out[6]                 |                                                                  |               16 |             32 |         2.00 |
|  processor_clk_BUFG                           | CPU/CPU/multdiv_stage/multdiv/mult/q_reg_36                       |                                                                  |                9 |             32 |         3.56 |
|  processor_clk_BUFG                           | CPU/CPU/multdiv_stage/multdiv/mult/q_reg_43                       |                                                                  |                8 |             32 |         4.00 |
|  processor_clk_BUFG                           | CPU/CPU/multdiv_stage/multdiv/mult/q_reg_46                       |                                                                  |               10 |             32 |         3.20 |
|  processor_clk_BUFG                           | CPU/CPU/multdiv_stage/multdiv/mult/q_reg_33                       |                                                                  |               11 |             32 |         2.91 |
|  processor_clk_BUFG                           | CPU/CPU/multdiv_stage/multdiv/mult/q_reg_34                       |                                                                  |               16 |             32 |         2.00 |
|  processor_clk_BUFG                           | CPU/CPU/multdiv_stage/multdiv/mult/q_reg_35                       |                                                                  |               14 |             32 |         2.29 |
|  processor_clk_BUFG                           | CPU/CPU/multdiv_stage/multdiv/mult/q_reg_38                       |                                                                  |               14 |             32 |         2.29 |
|  processor_clk_BUFG                           | CPU/CPU/multdiv_stage/multdiv/mult/q_reg_39                       |                                                                  |               18 |             32 |         1.78 |
|  processor_clk_BUFG                           | CPU/CPU/multdiv_stage/multdiv/mult/q_reg_40                       |                                                                  |               13 |             32 |         2.46 |
|  processor_clk_BUFG                           | CPU/CPU/multdiv_stage/multdiv/mult/q_reg_41                       |                                                                  |               12 |             32 |         2.67 |
|  processor_clk_BUFG                           | CPU/CPU/multdiv_stage/multdiv/mult/q_reg_44                       |                                                                  |                7 |             32 |         4.57 |
|  processor_clk_BUFG                           | CPU/CPU/multdiv_stage/multdiv/mult/q_reg_45                       |                                                                  |               11 |             32 |         2.91 |
|  processor_clk_BUFG                           | CPU/CPU/multdiv_stage/multdiv/mult/q_reg_32                       |                                                                  |               10 |             32 |         3.20 |
|  processor_clk_BUFG                           | CPU/CPU/multdiv_stage/multdiv/mult/q_reg_31                       |                                                                  |               10 |             32 |         3.20 |
|  processor_clk_BUFG                           | CPU/CPU/multdiv_stage/multdiv/mult/q_reg_37                       |                                                                  |               15 |             32 |         2.13 |
| ~processor_clk_BUFG                           | CPU/CPU/executer/d_x_instruction_reg/dff_tri26/dffe/busy_reg      |                                                                  |               10 |             32 |         3.20 |
|  processor_clk_BUFG                           | CPU/CPU/multdiv_stage/multdiv/mult/decoder_out[7]                 |                                                                  |               12 |             32 |         2.67 |
| ~processor_clk_BUFG                           | CPU/CPU/executer/d_x_instruction_reg/dff_tri2/dffe/E[0]           |                                                                  |                8 |             32 |         4.00 |
|  processor_clk_BUFG                           | CPU/CPU/multdiv_stage/multdiv/mult/decoder_out[0]                 |                                                                  |                9 |             32 |         3.56 |
|  processor_clk_BUFG                           | CPU/CPU/multdiv_stage/multdiv/mult/q_reg_42                       |                                                                  |               16 |             32 |         2.00 |
| ~processor_clk_BUFG                           | CPU/CPU/executer/d_x_instruction_reg/dff_tri4/dffe/busy_reg       |                                                                  |               15 |             32 |         2.13 |
| ~processor_clk_BUFG                           | CPU/CPU/executer/d_x_instruction_reg/dff_tri4/dffe/busy_reg       | CPU/CPU/executer/d_x_instruction_reg/dff_tri4/dffe/q_reg_2       |               11 |             32 |         2.91 |
|  processor_clk_BUFG                           | CPU/CPU/multdiv_stage/multdiv/mult/decoder_out[12]                |                                                                  |               18 |             32 |         1.78 |
| ~processor_clk_BUFG                           | CPU/CPU/executer/d_x_instruction_reg/dff_tri27/dffe/in_enable0    |                                                                  |               28 |             58 |         2.07 |
| ~processor_clk_BUFG                           | CPU/CPU/executer/d_x_instruction_reg/dff_tri26/dffe/busy_reg_0[0] |                                                                  |               16 |             64 |         4.00 |
|  clk_IBUF_BUFG                                |                                                                   | vga_controller/processor_clock_divider/clear                     |               17 |             65 |         3.82 |
| ~processor_clk_BUFG                           | CPU/CPU/executer/d_x_instruction_reg/dff_tri4/dffe/q_reg_2        |                                                                  |               25 |             81 |         3.24 |
| ~processor_clk_BUFG                           |                                                                   |                                                                  |              152 |            379 |         2.49 |
+-----------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+------------------+----------------+--------------+


