//
// Written by Synplify Pro 
// Product Version "S-2021.09M"
// Program "Synplify Pro", Mapper "map202109act, Build 055R"
// Tue May  9 22:18:56 2023
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microsemi\libero_soc_v2022.1\synplifypro\lib\generic\acg5.v "
// file 1 "\c:\microsemi\libero_soc_v2022.1\synplifypro\lib\vlog\hypermods.v "
// file 2 "\c:\microsemi\libero_soc_v2022.1\synplifypro\lib\vlog\umr_capim.v "
// file 3 "\c:\microsemi\libero_soc_v2022.1\synplifypro\lib\vlog\scemi_objects.v "
// file 4 "\c:\microsemi\libero_soc_v2022.1\synplifypro\lib\vlog\scemi_pipes.svh "
// file 5 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\polarfire_syn_comps.v "
// file 6 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corereset_pf_c0\corereset_pf_c0_0\core\corereset_pf.v "
// file 7 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corereset_pf_c0\corereset_pf_c0.v "
// file 8 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\pf_ccc_c0\pf_ccc_c0_0\pf_ccc_c0_pf_ccc_c0_0_pf_ccc.v "
// file 9 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\pf_ccc_c0\pf_ccc_c0.v "
// file 10 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\pf_init_monitor_c0\pf_init_monitor_c0_0\pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v "
// file 11 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\pf_init_monitor_c0\pf_init_monitor_c0.v "
// file 12 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\pf_osc_c0\pf_osc_c0_0\pf_osc_c0_pf_osc_c0_0_pf_osc.v "
// file 13 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\pf_osc_c0\pf_osc_c0.v "
// file 14 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\clock_reset\clock_reset.v "
// file 15 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c1\corefifo_c1_0\rtl\vlog\core\corefifo_nstagessync.v "
// file 16 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c1\corefifo_c1_0\rtl\vlog\core\corefifo_graytobinconv.v "
// file 17 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c1\corefifo_c1_0\rtl\vlog\core\corefifo_async.v "
// file 18 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c1\corefifo_c1_0\rtl\vlog\core\corefifo_fwft.v "
// file 19 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c1\corefifo_c1_0\rtl\vlog\core\corefifo_sync.v "
// file 20 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c1\corefifo_c1_0\rtl\vlog\core\corefifo_sync_scntr.v "
// file 21 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c1\corefifo_c1_0\rtl\vlog\core\corefifo_c1_corefifo_c1_0_lsram_top.v "
// file 22 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c1\corefifo_c1_0\rtl\vlog\core\corefifo_c1_corefifo_c1_0_ram_wrapper.v "
// file 23 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c1\corefifo_c1_0\rtl\vlog\core\corefifo.v "
// file 24 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c1\corefifo_c1.v "
// file 25 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c3\corefifo_c3_0\rtl\vlog\core\corefifo_nstagessync.v "
// file 26 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c3\corefifo_c3_0\rtl\vlog\core\corefifo_graytobinconv.v "
// file 27 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c3\corefifo_c3_0\rtl\vlog\core\corefifo_async.v "
// file 28 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c3\corefifo_c3_0\rtl\vlog\core\corefifo_fwft.v "
// file 29 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c3\corefifo_c3_0\rtl\vlog\core\corefifo_sync.v "
// file 30 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c3\corefifo_c3_0\rtl\vlog\core\corefifo_sync_scntr.v "
// file 31 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c3\corefifo_c3_0\rtl\vlog\core\corefifo_c3_corefifo_c3_0_lsram_top.v "
// file 32 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c3\corefifo_c3_0\rtl\vlog\core\corefifo_c3_corefifo_c3_0_ram_wrapper.v "
// file 33 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c3\corefifo_c3_0\rtl\vlog\core\corefifo.v "
// file 34 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c3\corefifo_c3.v "
// file 35 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\controler\controler.v "
// file 36 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\pf_dpsram_c7\pf_dpsram_c7_0\pf_dpsram_c7_pf_dpsram_c7_0_pf_dpsram.v "
// file 37 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\pf_dpsram_c7\pf_dpsram_c7.v "
// file 38 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\pf_dpsram_c8_event_status\pf_dpsram_c8_event_status_0\pf_dpsram_c8_event_status_pf_dpsram_c8_event_status_0_pf_dpsram.v "
// file 39 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\pf_dpsram_c8_event_status\pf_dpsram_c8_event_status.v "
// file 40 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\event_info_ram_block\event_info_ram_block.v "
// file 41 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_nstagessync.v "
// file 42 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_graytobinconv.v "
// file 43 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_async.v "
// file 44 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync.v "
// file 45 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v "
// file 46 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v "
// file 47 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_c4_corefifo_c4_0_lsram_top.v "
// file 48 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_c4_corefifo_c4_0_ram_wrapper.v "
// file 49 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v "
// file 50 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c4\corefifo_c4.v "
// file 51 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\input_data_part\input_data_part.v "
// file 52 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v "
// file 53 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5.v "
// file 54 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\sample_ram_block\sample_ram_block.v "
// file 55 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_nstagessync.v "
// file 56 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_graytobinconv.v "
// file 57 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_async.v "
// file 58 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_sync.v "
// file 59 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_fwft.v "
// file 60 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_sync_scntr.v "
// file 61 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_lsram_top.v "
// file 62 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_ram_wrapper.v "
// file 63 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo.v "
// file 64 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c5\corefifo_c5.v "
// file 65 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\trigger_top_part\trigger_top_part.v "
// file 66 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\data_block\data_block.v "
// file 67 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_sync_scntr.v "
// file 68 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_sync.v "
// file 69 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_nstagessync.v "
// file 70 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_graytobinconv.v "
// file 71 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_async.v "
// file 72 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_fwft.v "
// file 73 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_c0_corefifo_c0_0_lsram_top.v "
// file 74 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_c0_corefifo_c0_0_ram_wrapper.v "
// file 75 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo.v "
// file 76 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c0\corefifo_c0.v "
// file 77 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\clock_gen.v "
// file 78 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v "
// file 79 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\tx_async.v "
// file 80 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\fifo_256x8_54sxa.v "
// file 81 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\coreuart.v "
// file 82 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\coreuart_c0\coreuart_c0.v "
// file 83 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\uart_protocol\uart_protocol.v "
// file 84 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\top\top.v "
// file 85 "\c:\microsemi\libero_soc_v2022.1\synplifypro\lib\vhd2008\std.vhd "
// file 86 "\c:\microsemi\libero_soc_v2022.1\synplifypro\lib\vhd\snps_haps_pkg.vhd "
// file 87 "\c:\microsemi\libero_soc_v2022.1\synplifypro\lib\vhd2008\std1164.vhd "
// file 88 "\c:\microsemi\libero_soc_v2022.1\synplifypro\lib\vhd2008\std_textio.vhd "
// file 89 "\c:\microsemi\libero_soc_v2022.1\synplifypro\lib\vhd2008\numeric.vhd "
// file 90 "\c:\microsemi\libero_soc_v2022.1\synplifypro\lib\vhd\umr_capim.vhd "
// file 91 "\c:\microsemi\libero_soc_v2022.1\synplifypro\lib\vhd2008\arith.vhd "
// file 92 "\c:\microsemi\libero_soc_v2022.1\synplifypro\lib\vhd2008\unsigned.vhd "
// file 93 "\c:\microsemi\libero_soc_v2022.1\synplifypro\lib\vhd\hyperents.vhd "
// file 94 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\synchronizer.vhd "
// file 95 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\adi_spi.vhd "
// file 96 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\cmd_table.vhd "
// file 97 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\communication_anw_mux.vhd "
// file 98 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\communication_cmd_mux.vhd "
// file 99 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\registers.vhd "
// file 100 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\system_controler.vhd "
// file 101 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\fifos_reader.vhd "
// file 102 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\trigger_unit.vhd "
// file 103 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\sample_ram_block_decoder.vhd "
// file 104 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\sample_ram_block_mux.vhd "
// file 105 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\test_generator.vhd "
// file 106 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\cmd_table_trigger.vhd "
// file 107 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\trigger_main.vhd "
// file 108 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\uart_rx_protocol.vhd "
// file 109 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\uart_tx_protocol.vhd "
// file 110 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\mko.vhd "
// file 111 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\answer_encoder.vhd "
// file 112 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\command_decoder.vhd "
// file 113 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\trigger_control.vhd "
// file 114 "\c:\microsemi\libero_soc_v2022.1\synplifypro\lib\nlconst.dat "
// file 115 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\designer\top\synthesis.fdc "
// file 116 "\c:/vhdl_temp/digitizer/digitizer_ver2/digitizer/designer/top/synthesis.fdc "
// file 117 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\synthesis\synwork\top_prem_autocp.sdc "
// file 118 "\c:/vhdl_temp/digitizer/digitizer_ver2/digitizer/synthesis/synwork/top_prem_autocp.sdc "

`timescale 100 ps/100 ps
module COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0 (
  fifo_MEMRADDR,
  fifo_MEMWADDR,
  Command_Decoder_0_Fifo_Read_Enable,
  Communication_CMD_MUX_0_CMD_Fifo_Write_Enable,
  COREFIFO_C1_0_FULL,
  COREFIFO_C1_0_EMPTY,
  N_357_1_i_i,
  full_r_RNI7RFD_Y,
  Clock,
  dff_arst
)
;
output [9:0] fifo_MEMRADDR ;
output [9:0] fifo_MEMWADDR ;
input Command_Decoder_0_Fifo_Read_Enable ;
input Communication_CMD_MUX_0_CMD_Fifo_Write_Enable ;
output COREFIFO_C1_0_FULL ;
output COREFIFO_C1_0_EMPTY ;
output N_357_1_i_i ;
output full_r_RNI7RFD_Y ;
input Clock ;
input dff_arst ;
wire Command_Decoder_0_Fifo_Read_Enable ;
wire Communication_CMD_MUX_0_CMD_Fifo_Write_Enable ;
wire COREFIFO_C1_0_FULL ;
wire COREFIFO_C1_0_EMPTY ;
wire N_357_1_i_i ;
wire full_r_RNI7RFD_Y ;
wire Clock ;
wire dff_arst ;
wire [9:0] memwaddr_r_s;
wire [9:0] memraddr_r_s;
wire [10:0] sc_r_Z;
wire [10:0] sc_r_4;
wire [0:0] sc_r_RNIJJVF1_Y;
wire [1:1] sc_r_RNI0DFI2_Y;
wire [2:2] sc_r_RNIE7VK3_Y;
wire [3:3] sc_r_RNIT2FN4_Y;
wire [4:4] sc_r_RNIDVUP5_Y;
wire [5:5] sc_r_RNIUSES6_Y;
wire [6:6] sc_r_RNIGRUU7_Y;
wire [7:7] sc_r_RNI3RE19_Y;
wire [8:8] sc_r_RNINRU3A_Y;
wire [10:10] sc_r_RNO_FCO_0;
wire [10:10] sc_r_RNO_Y_0;
wire [9:9] sc_r_RNICTE6B_Y;
wire [8:8] memraddr_r_RNIHTD72_S;
wire [8:8] memraddr_r_RNIHTD72_Y;
wire [8:0] memraddr_r_cry;
wire [0:0] memraddr_r_RNIC90M4_Y;
wire [1:1] memraddr_r_RNI8MI47_Y;
wire [2:2] memraddr_r_RNI545J9_Y;
wire [3:3] memraddr_r_RNI3JN1C_Y;
wire [4:4] memraddr_r_RNI23AGE_Y;
wire [5:5] memraddr_r_RNI2KSUG_Y;
wire [6:6] memraddr_r_RNI36FDJ_Y;
wire [7:7] memraddr_r_RNI5P1SL_Y;
wire [9:9] memraddr_r_RNO_FCO;
wire [9:9] memraddr_r_RNO_Y;
wire [8:8] memraddr_r_RNI8DKAO_Y;
wire [8:8] memwaddr_r_RNI3148_S;
wire [8:8] memwaddr_r_RNI3148_Y;
wire [8:0] memwaddr_r_cry;
wire [0:0] memwaddr_r_RNILT1H_Y;
wire [1:1] memwaddr_r_RNI8RVP_Y;
wire [2:2] memwaddr_r_RNISPT21_Y;
wire [3:3] memwaddr_r_RNIHPRB1_Y;
wire [4:4] memwaddr_r_RNI7QPK1_Y;
wire [5:5] memwaddr_r_RNIURNT1_Y;
wire [6:6] memwaddr_r_RNIMUL62_Y;
wire [7:7] memwaddr_r_RNIF2KF2_Y;
wire [9:9] memwaddr_r_RNO_FCO_0;
wire [9:9] memwaddr_r_RNO_Y_0;
wire [8:8] memwaddr_r_RNI97IO2_Y;
wire VCC ;
wire GND ;
wire empty_r_RNO_0 ;
wire N_69_i_i ;
wire full_r_RNO_0 ;
wire sc_r_cmb_cry_0_cy ;
wire full_r_RNI7RFD_S ;
wire sc_r_cmb_cry_0 ;
wire sc_r_cmb_cry_1 ;
wire sc_r_cmb_cry_2 ;
wire sc_r_cmb_cry_3 ;
wire sc_r_cmb_cry_4 ;
wire sc_r_cmb_cry_5 ;
wire sc_r_cmb_cry_6 ;
wire sc_r_cmb_cry_7 ;
wire sc_r_cmb_cry_8 ;
wire sc_r_cmb_cry_9 ;
wire memraddr_r_cry_cy ;
wire memraddr_r_0_sqmuxa_0_233_a2_i_5 ;
wire memraddr_r_0_sqmuxa_0_233_a2_i_6 ;
wire memwaddr_r_cry_cy ;
wire memwaddr_r_0_sqmuxa_0_219_a2_i_5 ;
wire memwaddr_r_0_sqmuxa_0_219_a2_i_6 ;
wire emptyi_0_128_a2_7 ;
wire emptyi_0_128_a2_6 ;
wire fulli_0_156_a2_7 ;
wire fulli_0_156_a2_6 ;
wire fulli_0_156_a2_5 ;
wire emptyi_0_128_a2_8 ;
wire N_3 ;
wire N_2 ;
// @20:628
  SLE \memwaddr_r[9]  (
	.Q(fifo_MEMWADDR[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[9]),
	.EN(full_r_RNI7RFD_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:628
  SLE \memwaddr_r[8]  (
	.Q(fifo_MEMWADDR[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[8]),
	.EN(full_r_RNI7RFD_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:628
  SLE \memwaddr_r[7]  (
	.Q(fifo_MEMWADDR[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[7]),
	.EN(full_r_RNI7RFD_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:628
  SLE \memwaddr_r[6]  (
	.Q(fifo_MEMWADDR[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[6]),
	.EN(full_r_RNI7RFD_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:628
  SLE \memwaddr_r[5]  (
	.Q(fifo_MEMWADDR[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[5]),
	.EN(full_r_RNI7RFD_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:628
  SLE \memwaddr_r[4]  (
	.Q(fifo_MEMWADDR[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[4]),
	.EN(full_r_RNI7RFD_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:628
  SLE \memwaddr_r[3]  (
	.Q(fifo_MEMWADDR[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[3]),
	.EN(full_r_RNI7RFD_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:628
  SLE \memwaddr_r[2]  (
	.Q(fifo_MEMWADDR[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[2]),
	.EN(full_r_RNI7RFD_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:628
  SLE \memwaddr_r[1]  (
	.Q(fifo_MEMWADDR[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[1]),
	.EN(full_r_RNI7RFD_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:628
  SLE \memwaddr_r[0]  (
	.Q(fifo_MEMWADDR[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[0]),
	.EN(full_r_RNI7RFD_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:644
  SLE \memraddr_r[9]  (
	.Q(fifo_MEMRADDR[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[9]),
	.EN(N_357_1_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:644
  SLE \memraddr_r[8]  (
	.Q(fifo_MEMRADDR[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[8]),
	.EN(N_357_1_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:644
  SLE \memraddr_r[7]  (
	.Q(fifo_MEMRADDR[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[7]),
	.EN(N_357_1_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:644
  SLE \memraddr_r[6]  (
	.Q(fifo_MEMRADDR[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[6]),
	.EN(N_357_1_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:644
  SLE \memraddr_r[5]  (
	.Q(fifo_MEMRADDR[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[5]),
	.EN(N_357_1_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:644
  SLE \memraddr_r[4]  (
	.Q(fifo_MEMRADDR[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[4]),
	.EN(N_357_1_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:644
  SLE \memraddr_r[3]  (
	.Q(fifo_MEMRADDR[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[3]),
	.EN(N_357_1_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:644
  SLE \memraddr_r[2]  (
	.Q(fifo_MEMRADDR[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[2]),
	.EN(N_357_1_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:644
  SLE \memraddr_r[1]  (
	.Q(fifo_MEMRADDR[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[1]),
	.EN(N_357_1_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:644
  SLE \memraddr_r[0]  (
	.Q(fifo_MEMRADDR[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[0]),
	.EN(N_357_1_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:328
  SLE \genblk3.empty_r  (
	.Q(COREFIFO_C1_0_EMPTY),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(empty_r_RNO_0),
	.EN(N_69_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:546
  SLE \genblk7.full_r  (
	.Q(COREFIFO_C1_0_FULL),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(full_r_RNO_0),
	.EN(N_69_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:361
  SLE \sc_r[4]  (
	.Q(sc_r_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[4]),
	.EN(N_69_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:361
  SLE \sc_r[3]  (
	.Q(sc_r_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[3]),
	.EN(N_69_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:361
  SLE \sc_r[2]  (
	.Q(sc_r_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[2]),
	.EN(N_69_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:361
  SLE \sc_r[1]  (
	.Q(sc_r_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[1]),
	.EN(N_69_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:361
  SLE \sc_r[0]  (
	.Q(sc_r_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[0]),
	.EN(N_69_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:361
  SLE \sc_r[10]  (
	.Q(sc_r_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[10]),
	.EN(N_69_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:361
  SLE \sc_r[9]  (
	.Q(sc_r_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[9]),
	.EN(N_69_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:361
  SLE \sc_r[8]  (
	.Q(sc_r_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[8]),
	.EN(N_69_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:361
  SLE \sc_r[7]  (
	.Q(sc_r_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[7]),
	.EN(N_69_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:361
  SLE \sc_r[6]  (
	.Q(sc_r_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[6]),
	.EN(N_69_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:361
  SLE \sc_r[5]  (
	.Q(sc_r_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[5]),
	.EN(N_69_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:546
  ARI1 \genblk7.full_r_RNI7RFD  (
	.FCO(sc_r_cmb_cry_0_cy),
	.S(full_r_RNI7RFD_S),
	.Y(full_r_RNI7RFD_Y),
	.B(COREFIFO_C1_0_FULL),
	.C(Communication_CMD_MUX_0_CMD_Fifo_Write_Enable),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk7.full_r_RNI7RFD .INIT=20'h44400;
// @20:546
  ARI1 \sc_r_RNIJJVF1[0]  (
	.FCO(sc_r_cmb_cry_0),
	.S(sc_r_4[0]),
	.Y(sc_r_RNIJJVF1_Y[0]),
	.B(COREFIFO_C1_0_EMPTY),
	.C(Command_Decoder_0_Fifo_Read_Enable),
	.D(GND),
	.A(sc_r_Z[0]),
	.FCI(sc_r_cmb_cry_0_cy)
);
defparam \sc_r_RNIJJVF1[0] .INIT=20'h5BB44;
// @20:546
  ARI1 \sc_r_RNI0DFI2[1]  (
	.FCO(sc_r_cmb_cry_1),
	.S(sc_r_4[1]),
	.Y(sc_r_RNI0DFI2_Y[1]),
	.B(COREFIFO_C1_0_EMPTY),
	.C(Command_Decoder_0_Fifo_Read_Enable),
	.D(GND),
	.A(sc_r_Z[1]),
	.FCI(sc_r_cmb_cry_0)
);
defparam \sc_r_RNI0DFI2[1] .INIT=20'h5BB44;
// @20:546
  ARI1 \sc_r_RNIE7VK3[2]  (
	.FCO(sc_r_cmb_cry_2),
	.S(sc_r_4[2]),
	.Y(sc_r_RNIE7VK3_Y[2]),
	.B(COREFIFO_C1_0_EMPTY),
	.C(Command_Decoder_0_Fifo_Read_Enable),
	.D(GND),
	.A(sc_r_Z[2]),
	.FCI(sc_r_cmb_cry_1)
);
defparam \sc_r_RNIE7VK3[2] .INIT=20'h5BB44;
// @20:546
  ARI1 \sc_r_RNIT2FN4[3]  (
	.FCO(sc_r_cmb_cry_3),
	.S(sc_r_4[3]),
	.Y(sc_r_RNIT2FN4_Y[3]),
	.B(COREFIFO_C1_0_EMPTY),
	.C(Command_Decoder_0_Fifo_Read_Enable),
	.D(GND),
	.A(sc_r_Z[3]),
	.FCI(sc_r_cmb_cry_2)
);
defparam \sc_r_RNIT2FN4[3] .INIT=20'h5BB44;
// @20:546
  ARI1 \sc_r_RNIDVUP5[4]  (
	.FCO(sc_r_cmb_cry_4),
	.S(sc_r_4[4]),
	.Y(sc_r_RNIDVUP5_Y[4]),
	.B(COREFIFO_C1_0_EMPTY),
	.C(Command_Decoder_0_Fifo_Read_Enable),
	.D(GND),
	.A(sc_r_Z[4]),
	.FCI(sc_r_cmb_cry_3)
);
defparam \sc_r_RNIDVUP5[4] .INIT=20'h5BB44;
// @20:546
  ARI1 \sc_r_RNIUSES6[5]  (
	.FCO(sc_r_cmb_cry_5),
	.S(sc_r_4[5]),
	.Y(sc_r_RNIUSES6_Y[5]),
	.B(COREFIFO_C1_0_EMPTY),
	.C(Command_Decoder_0_Fifo_Read_Enable),
	.D(GND),
	.A(sc_r_Z[5]),
	.FCI(sc_r_cmb_cry_4)
);
defparam \sc_r_RNIUSES6[5] .INIT=20'h5BB44;
// @20:546
  ARI1 \sc_r_RNIGRUU7[6]  (
	.FCO(sc_r_cmb_cry_6),
	.S(sc_r_4[6]),
	.Y(sc_r_RNIGRUU7_Y[6]),
	.B(COREFIFO_C1_0_EMPTY),
	.C(Command_Decoder_0_Fifo_Read_Enable),
	.D(GND),
	.A(sc_r_Z[6]),
	.FCI(sc_r_cmb_cry_5)
);
defparam \sc_r_RNIGRUU7[6] .INIT=20'h5BB44;
// @20:546
  ARI1 \sc_r_RNI3RE19[7]  (
	.FCO(sc_r_cmb_cry_7),
	.S(sc_r_4[7]),
	.Y(sc_r_RNI3RE19_Y[7]),
	.B(COREFIFO_C1_0_EMPTY),
	.C(Command_Decoder_0_Fifo_Read_Enable),
	.D(GND),
	.A(sc_r_Z[7]),
	.FCI(sc_r_cmb_cry_6)
);
defparam \sc_r_RNI3RE19[7] .INIT=20'h5BB44;
// @20:546
  ARI1 \sc_r_RNINRU3A[8]  (
	.FCO(sc_r_cmb_cry_8),
	.S(sc_r_4[8]),
	.Y(sc_r_RNINRU3A_Y[8]),
	.B(COREFIFO_C1_0_EMPTY),
	.C(Command_Decoder_0_Fifo_Read_Enable),
	.D(GND),
	.A(sc_r_Z[8]),
	.FCI(sc_r_cmb_cry_7)
);
defparam \sc_r_RNINRU3A[8] .INIT=20'h5BB44;
// @20:546
  ARI1 \sc_r_RNO[10]  (
	.FCO(sc_r_RNO_FCO_0[10]),
	.S(sc_r_4[10]),
	.Y(sc_r_RNO_Y_0[10]),
	.B(sc_r_Z[10]),
	.C(COREFIFO_C1_0_EMPTY),
	.D(Command_Decoder_0_Fifo_Read_Enable),
	.A(VCC),
	.FCI(sc_r_cmb_cry_9)
);
defparam \sc_r_RNO[10] .INIT=20'h49A00;
// @20:546
  ARI1 \sc_r_RNICTE6B[9]  (
	.FCO(sc_r_cmb_cry_9),
	.S(sc_r_4[9]),
	.Y(sc_r_RNICTE6B_Y[9]),
	.B(COREFIFO_C1_0_EMPTY),
	.C(Command_Decoder_0_Fifo_Read_Enable),
	.D(GND),
	.A(sc_r_Z[9]),
	.FCI(sc_r_cmb_cry_8)
);
defparam \sc_r_RNICTE6B[9] .INIT=20'h5BB44;
  ARI1 \memraddr_r_RNIHTD72[8]  (
	.FCO(memraddr_r_cry_cy),
	.S(memraddr_r_RNIHTD72_S[8]),
	.Y(memraddr_r_RNIHTD72_Y[8]),
	.B(fifo_MEMRADDR[8]),
	.C(fifo_MEMRADDR[9]),
	.D(memraddr_r_0_sqmuxa_0_233_a2_i_5),
	.A(memraddr_r_0_sqmuxa_0_233_a2_i_6),
	.FCI(VCC)
);
defparam \memraddr_r_RNIHTD72[8] .INIT=20'h4FFF7;
  ARI1 \memraddr_r_RNIC90M4[0]  (
	.FCO(memraddr_r_cry[0]),
	.S(memraddr_r_s[0]),
	.Y(memraddr_r_RNIC90M4_Y[0]),
	.B(fifo_MEMRADDR[0]),
	.C(memraddr_r_RNIHTD72_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_cy)
);
defparam \memraddr_r_RNIC90M4[0] .INIT=20'h48800;
  ARI1 \memraddr_r_RNI8MI47[1]  (
	.FCO(memraddr_r_cry[1]),
	.S(memraddr_r_s[1]),
	.Y(memraddr_r_RNI8MI47_Y[1]),
	.B(fifo_MEMRADDR[1]),
	.C(memraddr_r_RNIHTD72_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[0])
);
defparam \memraddr_r_RNI8MI47[1] .INIT=20'h48800;
  ARI1 \memraddr_r_RNI545J9[2]  (
	.FCO(memraddr_r_cry[2]),
	.S(memraddr_r_s[2]),
	.Y(memraddr_r_RNI545J9_Y[2]),
	.B(fifo_MEMRADDR[2]),
	.C(memraddr_r_RNIHTD72_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[1])
);
defparam \memraddr_r_RNI545J9[2] .INIT=20'h48800;
  ARI1 \memraddr_r_RNI3JN1C[3]  (
	.FCO(memraddr_r_cry[3]),
	.S(memraddr_r_s[3]),
	.Y(memraddr_r_RNI3JN1C_Y[3]),
	.B(fifo_MEMRADDR[3]),
	.C(memraddr_r_RNIHTD72_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[2])
);
defparam \memraddr_r_RNI3JN1C[3] .INIT=20'h48800;
  ARI1 \memraddr_r_RNI23AGE[4]  (
	.FCO(memraddr_r_cry[4]),
	.S(memraddr_r_s[4]),
	.Y(memraddr_r_RNI23AGE_Y[4]),
	.B(fifo_MEMRADDR[4]),
	.C(memraddr_r_RNIHTD72_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[3])
);
defparam \memraddr_r_RNI23AGE[4] .INIT=20'h48800;
  ARI1 \memraddr_r_RNI2KSUG[5]  (
	.FCO(memraddr_r_cry[5]),
	.S(memraddr_r_s[5]),
	.Y(memraddr_r_RNI2KSUG_Y[5]),
	.B(fifo_MEMRADDR[5]),
	.C(memraddr_r_RNIHTD72_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[4])
);
defparam \memraddr_r_RNI2KSUG[5] .INIT=20'h48800;
  ARI1 \memraddr_r_RNI36FDJ[6]  (
	.FCO(memraddr_r_cry[6]),
	.S(memraddr_r_s[6]),
	.Y(memraddr_r_RNI36FDJ_Y[6]),
	.B(fifo_MEMRADDR[6]),
	.C(memraddr_r_RNIHTD72_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[5])
);
defparam \memraddr_r_RNI36FDJ[6] .INIT=20'h48800;
  ARI1 \memraddr_r_RNI5P1SL[7]  (
	.FCO(memraddr_r_cry[7]),
	.S(memraddr_r_s[7]),
	.Y(memraddr_r_RNI5P1SL_Y[7]),
	.B(fifo_MEMRADDR[7]),
	.C(memraddr_r_RNIHTD72_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[6])
);
defparam \memraddr_r_RNI5P1SL[7] .INIT=20'h48800;
  ARI1 \memraddr_r_RNO[9]  (
	.FCO(memraddr_r_RNO_FCO[9]),
	.S(memraddr_r_s[9]),
	.Y(memraddr_r_RNO_Y[9]),
	.B(fifo_MEMRADDR[9]),
	.C(memraddr_r_RNIHTD72_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[8])
);
defparam \memraddr_r_RNO[9] .INIT=20'h48800;
  ARI1 \memraddr_r_RNI8DKAO[8]  (
	.FCO(memraddr_r_cry[8]),
	.S(memraddr_r_s[8]),
	.Y(memraddr_r_RNI8DKAO_Y[8]),
	.B(fifo_MEMRADDR[8]),
	.C(memraddr_r_RNIHTD72_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[7])
);
defparam \memraddr_r_RNI8DKAO[8] .INIT=20'h48800;
  ARI1 \memwaddr_r_RNI3148[8]  (
	.FCO(memwaddr_r_cry_cy),
	.S(memwaddr_r_RNI3148_S[8]),
	.Y(memwaddr_r_RNI3148_Y[8]),
	.B(fifo_MEMWADDR[8]),
	.C(fifo_MEMWADDR[9]),
	.D(memwaddr_r_0_sqmuxa_0_219_a2_i_5),
	.A(memwaddr_r_0_sqmuxa_0_219_a2_i_6),
	.FCI(VCC)
);
defparam \memwaddr_r_RNI3148[8] .INIT=20'h4FFF7;
  ARI1 \memwaddr_r_RNILT1H[0]  (
	.FCO(memwaddr_r_cry[0]),
	.S(memwaddr_r_s[0]),
	.Y(memwaddr_r_RNILT1H_Y[0]),
	.B(fifo_MEMWADDR[0]),
	.C(memwaddr_r_RNI3148_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_cy)
);
defparam \memwaddr_r_RNILT1H[0] .INIT=20'h48800;
  ARI1 \memwaddr_r_RNI8RVP[1]  (
	.FCO(memwaddr_r_cry[1]),
	.S(memwaddr_r_s[1]),
	.Y(memwaddr_r_RNI8RVP_Y[1]),
	.B(fifo_MEMWADDR[1]),
	.C(memwaddr_r_RNI3148_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[0])
);
defparam \memwaddr_r_RNI8RVP[1] .INIT=20'h48800;
  ARI1 \memwaddr_r_RNISPT21[2]  (
	.FCO(memwaddr_r_cry[2]),
	.S(memwaddr_r_s[2]),
	.Y(memwaddr_r_RNISPT21_Y[2]),
	.B(fifo_MEMWADDR[2]),
	.C(memwaddr_r_RNI3148_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[1])
);
defparam \memwaddr_r_RNISPT21[2] .INIT=20'h48800;
  ARI1 \memwaddr_r_RNIHPRB1[3]  (
	.FCO(memwaddr_r_cry[3]),
	.S(memwaddr_r_s[3]),
	.Y(memwaddr_r_RNIHPRB1_Y[3]),
	.B(fifo_MEMWADDR[3]),
	.C(memwaddr_r_RNI3148_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[2])
);
defparam \memwaddr_r_RNIHPRB1[3] .INIT=20'h48800;
  ARI1 \memwaddr_r_RNI7QPK1[4]  (
	.FCO(memwaddr_r_cry[4]),
	.S(memwaddr_r_s[4]),
	.Y(memwaddr_r_RNI7QPK1_Y[4]),
	.B(fifo_MEMWADDR[4]),
	.C(memwaddr_r_RNI3148_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[3])
);
defparam \memwaddr_r_RNI7QPK1[4] .INIT=20'h48800;
  ARI1 \memwaddr_r_RNIURNT1[5]  (
	.FCO(memwaddr_r_cry[5]),
	.S(memwaddr_r_s[5]),
	.Y(memwaddr_r_RNIURNT1_Y[5]),
	.B(fifo_MEMWADDR[5]),
	.C(memwaddr_r_RNI3148_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[4])
);
defparam \memwaddr_r_RNIURNT1[5] .INIT=20'h48800;
  ARI1 \memwaddr_r_RNIMUL62[6]  (
	.FCO(memwaddr_r_cry[6]),
	.S(memwaddr_r_s[6]),
	.Y(memwaddr_r_RNIMUL62_Y[6]),
	.B(fifo_MEMWADDR[6]),
	.C(memwaddr_r_RNI3148_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[5])
);
defparam \memwaddr_r_RNIMUL62[6] .INIT=20'h48800;
  ARI1 \memwaddr_r_RNIF2KF2[7]  (
	.FCO(memwaddr_r_cry[7]),
	.S(memwaddr_r_s[7]),
	.Y(memwaddr_r_RNIF2KF2_Y[7]),
	.B(fifo_MEMWADDR[7]),
	.C(memwaddr_r_RNI3148_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[6])
);
defparam \memwaddr_r_RNIF2KF2[7] .INIT=20'h48800;
  ARI1 \memwaddr_r_RNO[9]  (
	.FCO(memwaddr_r_RNO_FCO_0[9]),
	.S(memwaddr_r_s[9]),
	.Y(memwaddr_r_RNO_Y_0[9]),
	.B(fifo_MEMWADDR[9]),
	.C(memwaddr_r_RNI3148_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[8])
);
defparam \memwaddr_r_RNO[9] .INIT=20'h48800;
  ARI1 \memwaddr_r_RNI97IO2[8]  (
	.FCO(memwaddr_r_cry[8]),
	.S(memwaddr_r_s[8]),
	.Y(memwaddr_r_RNI97IO2_Y[8]),
	.B(fifo_MEMWADDR[8]),
	.C(memwaddr_r_RNI3148_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[7])
);
defparam \memwaddr_r_RNI97IO2[8] .INIT=20'h48800;
// @20:328
  CFG4 \genblk7.full_r_RNIV2O51  (
	.A(COREFIFO_C1_0_FULL),
	.B(Communication_CMD_MUX_0_CMD_Fifo_Write_Enable),
	.C(COREFIFO_C1_0_EMPTY),
	.D(Command_Decoder_0_Fifo_Read_Enable),
	.Y(N_69_i_i)
);
defparam \genblk7.full_r_RNIV2O51 .INIT=16'h4B44;
  CFG4 \memwaddr_r_RNII483[4]  (
	.A(fifo_MEMWADDR[7]),
	.B(fifo_MEMWADDR[6]),
	.C(fifo_MEMWADDR[5]),
	.D(fifo_MEMWADDR[4]),
	.Y(memwaddr_r_0_sqmuxa_0_219_a2_i_6)
);
defparam \memwaddr_r_RNII483[4] .INIT=16'h7FFF;
  CFG4 \memwaddr_r_RNI2K73[0]  (
	.A(fifo_MEMWADDR[3]),
	.B(fifo_MEMWADDR[2]),
	.C(fifo_MEMWADDR[1]),
	.D(fifo_MEMWADDR[0]),
	.Y(memwaddr_r_0_sqmuxa_0_219_a2_i_5)
);
defparam \memwaddr_r_RNI2K73[0] .INIT=16'h7FFF;
  CFG4 \memraddr_r_RNIUFIS[4]  (
	.A(fifo_MEMRADDR[7]),
	.B(fifo_MEMRADDR[6]),
	.C(fifo_MEMRADDR[5]),
	.D(fifo_MEMRADDR[4]),
	.Y(memraddr_r_0_sqmuxa_0_233_a2_i_6)
);
defparam \memraddr_r_RNIUFIS[4] .INIT=16'h7FFF;
  CFG4 \memraddr_r_RNIEVHS[0]  (
	.A(fifo_MEMRADDR[3]),
	.B(fifo_MEMRADDR[2]),
	.C(fifo_MEMRADDR[1]),
	.D(fifo_MEMRADDR[0]),
	.Y(memraddr_r_0_sqmuxa_0_233_a2_i_5)
);
defparam \memraddr_r_RNIEVHS[0] .INIT=16'h7FFF;
// @20:328
  CFG2 \genblk3.empty_r_RNIO78O  (
	.A(Command_Decoder_0_Fifo_Read_Enable),
	.B(COREFIFO_C1_0_EMPTY),
	.Y(N_357_1_i_i)
);
defparam \genblk3.empty_r_RNIO78O .INIT=4'h2;
// @20:328
  CFG4 \genblk3.empty_r_RNO_0  (
	.A(sc_r_Z[8]),
	.B(sc_r_Z[7]),
	.C(sc_r_Z[6]),
	.D(sc_r_Z[0]),
	.Y(emptyi_0_128_a2_7)
);
defparam \genblk3.empty_r_RNO_0 .INIT=16'h0100;
// @20:328
  CFG4 \genblk3.empty_r_RNO_2  (
	.A(sc_r_Z[5]),
	.B(sc_r_Z[4]),
	.C(sc_r_Z[3]),
	.D(sc_r_Z[2]),
	.Y(emptyi_0_128_a2_6)
);
defparam \genblk3.empty_r_RNO_2 .INIT=16'h0001;
// @20:546
  CFG4 \genblk7.full_r_RNO_1  (
	.A(sc_r_Z[9]),
	.B(sc_r_Z[7]),
	.C(sc_r_Z[6]),
	.D(sc_r_Z[5]),
	.Y(fulli_0_156_a2_7)
);
defparam \genblk7.full_r_RNO_1 .INIT=16'h8000;
// @20:546
  CFG4 \genblk7.full_r_RNO_2  (
	.A(sc_r_Z[4]),
	.B(sc_r_Z[3]),
	.C(sc_r_Z[2]),
	.D(sc_r_Z[1]),
	.Y(fulli_0_156_a2_6)
);
defparam \genblk7.full_r_RNO_2 .INIT=16'h8000;
// @20:546
  CFG3 \genblk7.full_r_RNO_0  (
	.A(sc_r_Z[10]),
	.B(sc_r_Z[8]),
	.C(sc_r_Z[0]),
	.Y(fulli_0_156_a2_5)
);
defparam \genblk7.full_r_RNO_0 .INIT=8'h40;
// @20:328
  CFG4 \genblk3.empty_r_RNO_1  (
	.A(sc_r_Z[10]),
	.B(sc_r_Z[9]),
	.C(sc_r_Z[1]),
	.D(emptyi_0_128_a2_6),
	.Y(emptyi_0_128_a2_8)
);
defparam \genblk3.empty_r_RNO_1 .INIT=16'h0100;
// @20:328
  CFG4 \genblk3.empty_r_RNO  (
	.A(COREFIFO_C1_0_EMPTY),
	.B(Command_Decoder_0_Fifo_Read_Enable),
	.C(emptyi_0_128_a2_7),
	.D(emptyi_0_128_a2_8),
	.Y(empty_r_RNO_0)
);
defparam \genblk3.empty_r_RNO .INIT=16'h4000;
// @20:546
  CFG4 \genblk7.full_r_RNO  (
	.A(fulli_0_156_a2_5),
	.B(fulli_0_156_a2_7),
	.C(fulli_0_156_a2_6),
	.D(full_r_RNI7RFD_Y),
	.Y(full_r_RNO_0)
);
defparam \genblk7.full_r_RNO .INIT=16'h8000;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0 */

module COREFIFO_C1_COREFIFO_C1_0_LSRAM_top (
  Communication_CMD_MUX_0_CMD_Fifo_Write_Data,
  RDATA_int,
  fifo_MEMWADDR,
  fifo_MEMRADDR,
  full_r_RNI7RFD_Y,
  N_357_1_i_i,
  Clock
)
;
input [39:0] Communication_CMD_MUX_0_CMD_Fifo_Write_Data ;
output [39:0] RDATA_int ;
input [9:0] fifo_MEMWADDR ;
input [9:0] fifo_MEMRADDR ;
input full_r_RNI7RFD_Y ;
input N_357_1_i_i ;
input Clock ;
wire full_r_RNI7RFD_Y ;
wire N_357_1_i_i ;
wire Clock ;
wire [19:0] COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1_B_DOUT;
wire [19:0] COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0_B_DOUT;
wire GND ;
wire VCC ;
wire COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1_SB_CORRECT ;
wire COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1_DB_DETECT ;
wire Z_ACCESS_BUSY_0__1_ ;
wire COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0_SB_CORRECT ;
wire COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0_DB_DETECT ;
wire Z_ACCESS_BUSY_0__0_ ;
// @21:57
  RAM1K20 COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1 (
	.A_ADDR({fifo_MEMRADDR[9:0], GND, GND, GND, GND}),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT(RDATA_int[39:20]),
	.A_WEN({GND, GND}),
	.A_REN(N_357_1_i_i),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({fifo_MEMWADDR[9:0], GND, GND, GND, GND}),
	.B_BLK_EN({full_r_RNI7RFD_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN(Communication_CMD_MUX_0_CMD_Fifo_Write_Data[39:20]),
	.B_DOUT(COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1_B_DOUT[19:0]),
	.B_WEN({VCC, VCC}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1_SB_CORRECT),
	.DB_DETECT(COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__1_)
);
defparam COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1.RAMINDEX="core%1024-1024%40-40%SPEED%0%1%TWO-PORT%ECC_EN-0";
// @21:30
  RAM1K20 COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0 (
	.A_ADDR({fifo_MEMRADDR[9:0], GND, GND, GND, GND}),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT(RDATA_int[19:0]),
	.A_WEN({GND, GND}),
	.A_REN(N_357_1_i_i),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({fifo_MEMWADDR[9:0], GND, GND, GND, GND}),
	.B_BLK_EN({full_r_RNI7RFD_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN(Communication_CMD_MUX_0_CMD_Fifo_Write_Data[19:0]),
	.B_DOUT(COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0_B_DOUT[19:0]),
	.B_WEN({VCC, VCC}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0_SB_CORRECT),
	.DB_DETECT(COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__0_)
);
defparam COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0.RAMINDEX="core%1024-1024%40-40%SPEED%0%0%TWO-PORT%ECC_EN-0";
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C1_COREFIFO_C1_0_LSRAM_top */

module COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s (
  fifo_MEMRADDR,
  fifo_MEMWADDR,
  RDATA_int,
  Communication_CMD_MUX_0_CMD_Fifo_Write_Data,
  Clock,
  N_357_1_i_i,
  full_r_RNI7RFD_Y
)
;
input [9:0] fifo_MEMRADDR ;
input [9:0] fifo_MEMWADDR ;
output [39:0] RDATA_int ;
input [39:0] Communication_CMD_MUX_0_CMD_Fifo_Write_Data ;
input Clock ;
input N_357_1_i_i ;
input full_r_RNI7RFD_Y ;
wire Clock ;
wire N_357_1_i_i ;
wire full_r_RNI7RFD_Y ;
wire GND ;
wire VCC ;
// @22:53
  COREFIFO_C1_COREFIFO_C1_0_LSRAM_top L3_syncnonpipe (
	.Communication_CMD_MUX_0_CMD_Fifo_Write_Data(Communication_CMD_MUX_0_CMD_Fifo_Write_Data[39:0]),
	.RDATA_int(RDATA_int[39:0]),
	.fifo_MEMWADDR(fifo_MEMWADDR[9:0]),
	.fifo_MEMRADDR(fifo_MEMRADDR[9:0]),
	.full_r_RNI7RFD_Y(full_r_RNI7RFD_Y),
	.N_357_1_i_i(N_357_1_i_i),
	.Clock(Clock)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s */

module COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0 (
  Communication_CMD_MUX_0_CMD_Fifo_Write_Data,
  COREFIFO_C1_0_Q,
  COREFIFO_C1_0_FULL,
  Communication_CMD_MUX_0_CMD_Fifo_Write_Enable,
  COREFIFO_C1_0_EMPTY,
  Command_Decoder_0_Fifo_Read_Enable,
  Clock,
  dff_arst
)
;
input [39:0] Communication_CMD_MUX_0_CMD_Fifo_Write_Data ;
output [39:0] COREFIFO_C1_0_Q ;
output COREFIFO_C1_0_FULL ;
input Communication_CMD_MUX_0_CMD_Fifo_Write_Enable ;
output COREFIFO_C1_0_EMPTY ;
input Command_Decoder_0_Fifo_Read_Enable ;
input Clock ;
input dff_arst ;
wire COREFIFO_C1_0_FULL ;
wire Communication_CMD_MUX_0_CMD_Fifo_Write_Enable ;
wire COREFIFO_C1_0_EMPTY ;
wire Command_Decoder_0_Fifo_Read_Enable ;
wire Clock ;
wire dff_arst ;
wire [39:0] RDATA_r_Z;
wire [39:0] RDATA_int;
wire [9:0] fifo_MEMRADDR;
wire [9:0] fifo_MEMWADDR;
wire re_pulse_d1_Z ;
wire VCC ;
wire re_pulse_Z ;
wire GND ;
wire RE_d1_Z ;
wire REN_d1_Z ;
wire N_357_1_i_i ;
wire re_set_Z ;
wire N_70_i_i ;
wire RDATA_r4 ;
wire full_r_RNI7RFD_Y ;
// @23:1110
  SLE re_pulse_d1 (
	.Q(re_pulse_d1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(re_pulse_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1110
  SLE RE_d1 (
	.Q(RE_d1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Command_Decoder_0_Fifo_Read_Enable),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1110
  SLE REN_d1 (
	.Q(REN_d1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_357_1_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1040
  SLE re_set (
	.Q(re_set_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(REN_d1_Z),
	.EN(N_70_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[14]  (
	.Q(RDATA_r_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[14]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[13]  (
	.Q(RDATA_r_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[13]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[12]  (
	.Q(RDATA_r_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[12]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[11]  (
	.Q(RDATA_r_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[11]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[10]  (
	.Q(RDATA_r_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[10]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[9]  (
	.Q(RDATA_r_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[9]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[8]  (
	.Q(RDATA_r_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[8]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[7]  (
	.Q(RDATA_r_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[7]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[6]  (
	.Q(RDATA_r_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[6]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[5]  (
	.Q(RDATA_r_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[5]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[4]  (
	.Q(RDATA_r_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[4]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[3]  (
	.Q(RDATA_r_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[3]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[2]  (
	.Q(RDATA_r_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[2]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[1]  (
	.Q(RDATA_r_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[1]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[0]  (
	.Q(RDATA_r_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[0]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[29]  (
	.Q(RDATA_r_Z[29]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[29]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[28]  (
	.Q(RDATA_r_Z[28]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[28]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[27]  (
	.Q(RDATA_r_Z[27]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[27]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[26]  (
	.Q(RDATA_r_Z[26]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[26]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[25]  (
	.Q(RDATA_r_Z[25]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[25]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[24]  (
	.Q(RDATA_r_Z[24]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[24]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[23]  (
	.Q(RDATA_r_Z[23]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[23]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[22]  (
	.Q(RDATA_r_Z[22]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[22]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[21]  (
	.Q(RDATA_r_Z[21]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[21]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[20]  (
	.Q(RDATA_r_Z[20]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[20]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[19]  (
	.Q(RDATA_r_Z[19]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[19]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[18]  (
	.Q(RDATA_r_Z[18]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[18]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[17]  (
	.Q(RDATA_r_Z[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[17]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[16]  (
	.Q(RDATA_r_Z[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[16]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[15]  (
	.Q(RDATA_r_Z[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[15]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[39]  (
	.Q(RDATA_r_Z[39]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[39]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[38]  (
	.Q(RDATA_r_Z[38]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[38]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[37]  (
	.Q(RDATA_r_Z[37]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[37]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[36]  (
	.Q(RDATA_r_Z[36]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[36]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[35]  (
	.Q(RDATA_r_Z[35]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[35]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[34]  (
	.Q(RDATA_r_Z[34]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[34]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[33]  (
	.Q(RDATA_r_Z[33]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[33]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[32]  (
	.Q(RDATA_r_Z[32]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[32]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[31]  (
	.Q(RDATA_r_Z[31]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[31]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[30]  (
	.Q(RDATA_r_Z[30]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[30]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1060
  CFG3 RDATA_r4_0_a2 (
	.A(REN_d1_Z),
	.B(COREFIFO_C1_0_EMPTY),
	.C(Command_Decoder_0_Fifo_Read_Enable),
	.Y(RDATA_r4)
);
defparam RDATA_r4_0_a2.INIT=8'h8A;
// @23:1141
  CFG4 \Q[39]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[39]),
	.C(RDATA_int[39]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[39])
);
defparam \Q[39] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[38]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[38]),
	.C(RDATA_int[38]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[38])
);
defparam \Q[38] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[37]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[37]),
	.C(RDATA_int[37]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[37])
);
defparam \Q[37] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[36]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[36]),
	.C(RDATA_int[36]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[36])
);
defparam \Q[36] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[35]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[35]),
	.C(RDATA_int[35]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[35])
);
defparam \Q[35] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[34]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[34]),
	.C(RDATA_int[34]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[34])
);
defparam \Q[34] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[33]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[33]),
	.C(RDATA_int[33]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[33])
);
defparam \Q[33] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[32]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[32]),
	.C(RDATA_int[32]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[32])
);
defparam \Q[32] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[31]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[31]),
	.C(RDATA_int[31]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[31])
);
defparam \Q[31] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[30]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[30]),
	.C(RDATA_int[30]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[30])
);
defparam \Q[30] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[29]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[29]),
	.C(RDATA_int[29]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[29])
);
defparam \Q[29] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[28]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[28]),
	.C(RDATA_int[28]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[28])
);
defparam \Q[28] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[27]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[27]),
	.C(RDATA_int[27]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[27])
);
defparam \Q[27] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[26]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[26]),
	.C(RDATA_int[26]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[26])
);
defparam \Q[26] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[25]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[25]),
	.C(RDATA_int[25]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[25])
);
defparam \Q[25] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[24]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[24]),
	.C(RDATA_int[24]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[24])
);
defparam \Q[24] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[23]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[23]),
	.C(RDATA_int[23]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[23])
);
defparam \Q[23] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[22]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[22]),
	.C(RDATA_int[22]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[22])
);
defparam \Q[22] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[21]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[21]),
	.C(RDATA_int[21]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[21])
);
defparam \Q[21] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[20]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[20]),
	.C(RDATA_int[20]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[20])
);
defparam \Q[20] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[19]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[19]),
	.C(RDATA_int[19]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[19])
);
defparam \Q[19] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[18]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[18]),
	.C(RDATA_int[18]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[18])
);
defparam \Q[18] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[17]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[17]),
	.C(RDATA_int[17]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[17])
);
defparam \Q[17] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[16]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[16]),
	.C(RDATA_int[16]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[16])
);
defparam \Q[16] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[15]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[15]),
	.C(RDATA_int[15]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[15])
);
defparam \Q[15] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[14]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[14]),
	.C(RDATA_int[14]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[14])
);
defparam \Q[14] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[13]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[13]),
	.C(RDATA_int[13]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[13])
);
defparam \Q[13] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[12]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[12]),
	.C(RDATA_int[12]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[12])
);
defparam \Q[12] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[11]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[11]),
	.C(RDATA_int[11]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[11])
);
defparam \Q[11] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[10]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[10]),
	.C(RDATA_int[10]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[10])
);
defparam \Q[10] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[9]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[9]),
	.C(RDATA_int[9]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[9])
);
defparam \Q[9] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[8]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[8]),
	.C(RDATA_int[8]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[8])
);
defparam \Q[8] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[7]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[7]),
	.C(RDATA_int[7]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[7])
);
defparam \Q[7] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[6]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[6]),
	.C(RDATA_int[6]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[6])
);
defparam \Q[6] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[5]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[5]),
	.C(RDATA_int[5]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[5])
);
defparam \Q[5] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[4]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[4]),
	.C(RDATA_int[4]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[4])
);
defparam \Q[4] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[3]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[3]),
	.C(RDATA_int[3]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[3])
);
defparam \Q[3] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[2]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[2]),
	.C(RDATA_int[2]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[2])
);
defparam \Q[2] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[1]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[1]),
	.C(RDATA_int[1]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[1])
);
defparam \Q[1] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[0]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[0]),
	.C(RDATA_int[0]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[0])
);
defparam \Q[0] .INIT=16'hF0D8;
// @23:1136
  CFG2 re_pulse (
	.A(RDATA_r4),
	.B(re_set_Z),
	.Y(re_pulse_Z)
);
defparam re_pulse.INIT=4'hE;
// @23:1040
  CFG3 re_set_RNO (
	.A(REN_d1_Z),
	.B(COREFIFO_C1_0_EMPTY),
	.C(Command_Decoder_0_Fifo_Read_Enable),
	.Y(N_70_i_i)
);
defparam re_set_RNO.INIT=8'h9A;
// @23:613
  COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0 \genblk16.fifo_corefifo_sync_scntr  (
	.fifo_MEMRADDR(fifo_MEMRADDR[9:0]),
	.fifo_MEMWADDR(fifo_MEMWADDR[9:0]),
	.Command_Decoder_0_Fifo_Read_Enable(Command_Decoder_0_Fifo_Read_Enable),
	.Communication_CMD_MUX_0_CMD_Fifo_Write_Enable(Communication_CMD_MUX_0_CMD_Fifo_Write_Enable),
	.COREFIFO_C1_0_FULL(COREFIFO_C1_0_FULL),
	.COREFIFO_C1_0_EMPTY(COREFIFO_C1_0_EMPTY),
	.N_357_1_i_i(N_357_1_i_i),
	.full_r_RNI7RFD_Y(full_r_RNI7RFD_Y),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
// @23:1230
  COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s \genblk22.UI_ram_wrapper_1  (
	.fifo_MEMRADDR(fifo_MEMRADDR[9:0]),
	.fifo_MEMWADDR(fifo_MEMWADDR[9:0]),
	.RDATA_int(RDATA_int[39:0]),
	.Communication_CMD_MUX_0_CMD_Fifo_Write_Data(Communication_CMD_MUX_0_CMD_Fifo_Write_Data[39:0]),
	.Clock(Clock),
	.N_357_1_i_i(N_357_1_i_i),
	.full_r_RNI7RFD_Y(full_r_RNI7RFD_Y)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0 */

module COREFIFO_C1 (
  COREFIFO_C1_0_Q,
  Communication_CMD_MUX_0_CMD_Fifo_Write_Data,
  dff_arst,
  Clock,
  Command_Decoder_0_Fifo_Read_Enable,
  COREFIFO_C1_0_EMPTY,
  Communication_CMD_MUX_0_CMD_Fifo_Write_Enable,
  COREFIFO_C1_0_FULL
)
;
output [39:0] COREFIFO_C1_0_Q ;
input [39:0] Communication_CMD_MUX_0_CMD_Fifo_Write_Data ;
input dff_arst ;
input Clock ;
input Command_Decoder_0_Fifo_Read_Enable ;
output COREFIFO_C1_0_EMPTY ;
input Communication_CMD_MUX_0_CMD_Fifo_Write_Enable ;
output COREFIFO_C1_0_FULL ;
wire dff_arst ;
wire Clock ;
wire Command_Decoder_0_Fifo_Read_Enable ;
wire COREFIFO_C1_0_EMPTY ;
wire Communication_CMD_MUX_0_CMD_Fifo_Write_Enable ;
wire COREFIFO_C1_0_FULL ;
wire GND ;
wire VCC ;
// @24:143
  COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0 COREFIFO_C1_0 (
	.Communication_CMD_MUX_0_CMD_Fifo_Write_Data(Communication_CMD_MUX_0_CMD_Fifo_Write_Data[39:0]),
	.COREFIFO_C1_0_Q(COREFIFO_C1_0_Q[39:0]),
	.COREFIFO_C1_0_FULL(COREFIFO_C1_0_FULL),
	.Communication_CMD_MUX_0_CMD_Fifo_Write_Enable(Communication_CMD_MUX_0_CMD_Fifo_Write_Enable),
	.COREFIFO_C1_0_EMPTY(COREFIFO_C1_0_EMPTY),
	.Command_Decoder_0_Fifo_Read_Enable(Command_Decoder_0_Fifo_Read_Enable),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C1 */

module COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0 (
  state_reg_0,
  state_reg,
  fifo_MEMRADDR,
  fifo_MEMWADDR,
  N_391_1,
  COREFIFO_C3_0_FULL,
  COREFIFO_C3_0_EMPTY,
  Communication_ANW_MUX_0_ANW_Fifo_Read_Enable,
  full_r_RNIAEA71_Y,
  Clock,
  dff_arst
)
;
input [1:0] state_reg_0 ;
input [1:0] state_reg ;
output [9:0] fifo_MEMRADDR ;
output [9:0] fifo_MEMWADDR ;
output N_391_1 ;
output COREFIFO_C3_0_FULL ;
output COREFIFO_C3_0_EMPTY ;
input Communication_ANW_MUX_0_ANW_Fifo_Read_Enable ;
output full_r_RNIAEA71_Y ;
input Clock ;
input dff_arst ;
wire N_391_1 ;
wire COREFIFO_C3_0_FULL ;
wire COREFIFO_C3_0_EMPTY ;
wire Communication_ANW_MUX_0_ANW_Fifo_Read_Enable ;
wire full_r_RNIAEA71_Y ;
wire Clock ;
wire dff_arst ;
wire [9:0] memwaddr_r_s;
wire [9:9] memraddr_r_s_Z;
wire [8:0] memraddr_r_s;
wire [10:0] sc_r_Z;
wire [10:0] sc_r_4;
wire [0:0] sc_r_RNIER3Q2_Y;
wire [1:1] sc_r_RNIJ9TC4_Y;
wire [2:2] sc_r_RNIPOMV5_Y;
wire [3:3] sc_r_RNI09GI7_Y;
wire [4:4] sc_r_RNI8Q959_Y;
wire [5:5] sc_r_RNIHC3OA_Y;
wire [6:6] sc_r_RNIRVSAC_Y;
wire [7:7] sc_r_RNI6KMTD_Y;
wire [8:8] sc_r_RNII9GGF_Y;
wire [10:10] sc_r_RNO_FCO;
wire [10:10] sc_r_RNO_Y;
wire [9:9] sc_r_RNIVV93H_Y;
wire [8:0] memraddr_r_cry_Z;
wire [8:0] memraddr_r_cry_Y;
wire [9:9] memraddr_r_s_FCO;
wire [9:9] memraddr_r_s_Y;
wire [8:8] memwaddr_r_RNIBAVJ3_S;
wire [8:8] memwaddr_r_RNIBAVJ3_Y;
wire [8:0] memwaddr_r_cry;
wire [0:0] memwaddr_r_RNI9KHJ7_Y;
wire [1:1] memwaddr_r_RNI8V3JB_Y;
wire [2:2] memwaddr_r_RNI8BMIF_Y;
wire [3:3] memwaddr_r_RNI9O8IJ_Y;
wire [4:4] memwaddr_r_RNIB6RHN_Y;
wire [5:5] memwaddr_r_RNIELDHR_Y;
wire [6:6] memwaddr_r_RNII50HV_Y;
wire [7:7] memwaddr_r_RNINMIG31_Y;
wire [9:9] memwaddr_r_RNO_FCO;
wire [9:9] memwaddr_r_RNO_Y;
wire [8:8] memwaddr_r_RNIT85G71_Y;
wire VCC ;
wire GND ;
wire empty_r_RNO ;
wire N_72_i_i ;
wire full_r_RNO ;
wire sc_r_cmb_cry_0_cy ;
wire full_r_RNIAEA71_S ;
wire sc_r_cmb_cry_0 ;
wire sc_r_cmb_cry_1 ;
wire sc_r_cmb_cry_2 ;
wire sc_r_cmb_cry_3 ;
wire sc_r_cmb_cry_4 ;
wire sc_r_cmb_cry_5 ;
wire sc_r_cmb_cry_6 ;
wire sc_r_cmb_cry_7 ;
wire sc_r_cmb_cry_8 ;
wire sc_r_cmb_cry_9 ;
wire memraddr_r_lcry_cy_Z ;
wire memraddr_r_lcry_cy_S ;
wire memraddr_r_lcry_cy_Y ;
wire memraddr_r ;
wire memraddr_r_lcry_S ;
wire memraddr_r_lcry_Y ;
wire N_591_i_4 ;
wire N_591_i_8 ;
wire memwaddr_r_cry_cy ;
wire memwaddr_r_0_sqmuxa_0_247_a2_i_5 ;
wire memwaddr_r_0_sqmuxa_0_247_a2_i_6 ;
wire emptyi_0_175_a2_7 ;
wire emptyi_0_175_a2_6 ;
wire emptyi_0_175_a2_5 ;
wire fulli_0_203_a2_7 ;
wire fulli_0_203_a2_6 ;
wire fulli_0_203_a2_5 ;
wire N_591_i_6 ;
wire N_3 ;
wire N_2 ;
// @30:628
  SLE \memwaddr_r[9]  (
	.Q(fifo_MEMWADDR[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[9]),
	.EN(full_r_RNIAEA71_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:628
  SLE \memwaddr_r[8]  (
	.Q(fifo_MEMWADDR[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[8]),
	.EN(full_r_RNIAEA71_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:628
  SLE \memwaddr_r[7]  (
	.Q(fifo_MEMWADDR[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[7]),
	.EN(full_r_RNIAEA71_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:628
  SLE \memwaddr_r[6]  (
	.Q(fifo_MEMWADDR[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[6]),
	.EN(full_r_RNIAEA71_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:628
  SLE \memwaddr_r[5]  (
	.Q(fifo_MEMWADDR[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[5]),
	.EN(full_r_RNIAEA71_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:628
  SLE \memwaddr_r[4]  (
	.Q(fifo_MEMWADDR[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[4]),
	.EN(full_r_RNIAEA71_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:628
  SLE \memwaddr_r[3]  (
	.Q(fifo_MEMWADDR[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[3]),
	.EN(full_r_RNIAEA71_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:628
  SLE \memwaddr_r[2]  (
	.Q(fifo_MEMWADDR[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[2]),
	.EN(full_r_RNIAEA71_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:628
  SLE \memwaddr_r[1]  (
	.Q(fifo_MEMWADDR[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[1]),
	.EN(full_r_RNIAEA71_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:628
  SLE \memwaddr_r[0]  (
	.Q(fifo_MEMWADDR[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[0]),
	.EN(full_r_RNIAEA71_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:644
  SLE \memraddr_r[9]  (
	.Q(fifo_MEMRADDR[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s_Z[9]),
	.EN(Communication_ANW_MUX_0_ANW_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:644
  SLE \memraddr_r[8]  (
	.Q(fifo_MEMRADDR[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[8]),
	.EN(Communication_ANW_MUX_0_ANW_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:644
  SLE \memraddr_r[7]  (
	.Q(fifo_MEMRADDR[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[7]),
	.EN(Communication_ANW_MUX_0_ANW_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:644
  SLE \memraddr_r[6]  (
	.Q(fifo_MEMRADDR[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[6]),
	.EN(Communication_ANW_MUX_0_ANW_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:644
  SLE \memraddr_r[5]  (
	.Q(fifo_MEMRADDR[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[5]),
	.EN(Communication_ANW_MUX_0_ANW_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:644
  SLE \memraddr_r[4]  (
	.Q(fifo_MEMRADDR[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[4]),
	.EN(Communication_ANW_MUX_0_ANW_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:644
  SLE \memraddr_r[3]  (
	.Q(fifo_MEMRADDR[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[3]),
	.EN(Communication_ANW_MUX_0_ANW_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:644
  SLE \memraddr_r[2]  (
	.Q(fifo_MEMRADDR[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[2]),
	.EN(Communication_ANW_MUX_0_ANW_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:644
  SLE \memraddr_r[1]  (
	.Q(fifo_MEMRADDR[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[1]),
	.EN(Communication_ANW_MUX_0_ANW_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:644
  SLE \memraddr_r[0]  (
	.Q(fifo_MEMRADDR[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[0]),
	.EN(Communication_ANW_MUX_0_ANW_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:328
  SLE \genblk3.empty_r  (
	.Q(COREFIFO_C3_0_EMPTY),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(empty_r_RNO),
	.EN(N_72_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:546
  SLE \genblk7.full_r  (
	.Q(COREFIFO_C3_0_FULL),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(full_r_RNO),
	.EN(N_72_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:361
  SLE \sc_r[10]  (
	.Q(sc_r_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[10]),
	.EN(N_72_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:361
  SLE \sc_r[9]  (
	.Q(sc_r_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[9]),
	.EN(N_72_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:361
  SLE \sc_r[8]  (
	.Q(sc_r_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[8]),
	.EN(N_72_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:361
  SLE \sc_r[7]  (
	.Q(sc_r_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[7]),
	.EN(N_72_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:361
  SLE \sc_r[6]  (
	.Q(sc_r_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[6]),
	.EN(N_72_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:361
  SLE \sc_r[5]  (
	.Q(sc_r_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[5]),
	.EN(N_72_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:361
  SLE \sc_r[4]  (
	.Q(sc_r_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[4]),
	.EN(N_72_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:361
  SLE \sc_r[3]  (
	.Q(sc_r_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[3]),
	.EN(N_72_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:361
  SLE \sc_r[2]  (
	.Q(sc_r_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[2]),
	.EN(N_72_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:361
  SLE \sc_r[1]  (
	.Q(sc_r_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[1]),
	.EN(N_72_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:361
  SLE \sc_r[0]  (
	.Q(sc_r_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[0]),
	.EN(N_72_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:546
  ARI1 \genblk7.full_r_RNIAEA71  (
	.FCO(sc_r_cmb_cry_0_cy),
	.S(full_r_RNIAEA71_S),
	.Y(full_r_RNIAEA71_Y),
	.B(state_reg[0]),
	.C(state_reg[1]),
	.D(COREFIFO_C3_0_FULL),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk7.full_r_RNIAEA71 .INIT=20'h40E00;
// @30:546
  ARI1 \sc_r_RNIER3Q2[0]  (
	.FCO(sc_r_cmb_cry_0),
	.S(sc_r_4[0]),
	.Y(sc_r_RNIER3Q2_Y[0]),
	.B(COREFIFO_C3_0_EMPTY),
	.C(state_reg_0[1]),
	.D(state_reg_0[0]),
	.A(sc_r_Z[0]),
	.FCI(sc_r_cmb_cry_0_cy)
);
defparam \sc_r_RNIER3Q2[0] .INIT=20'h5EF10;
// @30:546
  ARI1 \sc_r_RNIJ9TC4[1]  (
	.FCO(sc_r_cmb_cry_1),
	.S(sc_r_4[1]),
	.Y(sc_r_RNIJ9TC4_Y[1]),
	.B(COREFIFO_C3_0_EMPTY),
	.C(state_reg_0[1]),
	.D(state_reg_0[0]),
	.A(sc_r_Z[1]),
	.FCI(sc_r_cmb_cry_0)
);
defparam \sc_r_RNIJ9TC4[1] .INIT=20'h5EF10;
// @30:546
  ARI1 \sc_r_RNIPOMV5[2]  (
	.FCO(sc_r_cmb_cry_2),
	.S(sc_r_4[2]),
	.Y(sc_r_RNIPOMV5_Y[2]),
	.B(COREFIFO_C3_0_EMPTY),
	.C(state_reg_0[1]),
	.D(state_reg_0[0]),
	.A(sc_r_Z[2]),
	.FCI(sc_r_cmb_cry_1)
);
defparam \sc_r_RNIPOMV5[2] .INIT=20'h5EF10;
// @30:546
  ARI1 \sc_r_RNI09GI7[3]  (
	.FCO(sc_r_cmb_cry_3),
	.S(sc_r_4[3]),
	.Y(sc_r_RNI09GI7_Y[3]),
	.B(COREFIFO_C3_0_EMPTY),
	.C(state_reg_0[1]),
	.D(state_reg_0[0]),
	.A(sc_r_Z[3]),
	.FCI(sc_r_cmb_cry_2)
);
defparam \sc_r_RNI09GI7[3] .INIT=20'h5EF10;
// @30:546
  ARI1 \sc_r_RNI8Q959[4]  (
	.FCO(sc_r_cmb_cry_4),
	.S(sc_r_4[4]),
	.Y(sc_r_RNI8Q959_Y[4]),
	.B(COREFIFO_C3_0_EMPTY),
	.C(state_reg_0[1]),
	.D(state_reg_0[0]),
	.A(sc_r_Z[4]),
	.FCI(sc_r_cmb_cry_3)
);
defparam \sc_r_RNI8Q959[4] .INIT=20'h5EF10;
// @30:546
  ARI1 \sc_r_RNIHC3OA[5]  (
	.FCO(sc_r_cmb_cry_5),
	.S(sc_r_4[5]),
	.Y(sc_r_RNIHC3OA_Y[5]),
	.B(COREFIFO_C3_0_EMPTY),
	.C(state_reg_0[1]),
	.D(state_reg_0[0]),
	.A(sc_r_Z[5]),
	.FCI(sc_r_cmb_cry_4)
);
defparam \sc_r_RNIHC3OA[5] .INIT=20'h5EF10;
// @30:546
  ARI1 \sc_r_RNIRVSAC[6]  (
	.FCO(sc_r_cmb_cry_6),
	.S(sc_r_4[6]),
	.Y(sc_r_RNIRVSAC_Y[6]),
	.B(COREFIFO_C3_0_EMPTY),
	.C(state_reg_0[1]),
	.D(state_reg_0[0]),
	.A(sc_r_Z[6]),
	.FCI(sc_r_cmb_cry_5)
);
defparam \sc_r_RNIRVSAC[6] .INIT=20'h5EF10;
// @30:546
  ARI1 \sc_r_RNI6KMTD[7]  (
	.FCO(sc_r_cmb_cry_7),
	.S(sc_r_4[7]),
	.Y(sc_r_RNI6KMTD_Y[7]),
	.B(COREFIFO_C3_0_EMPTY),
	.C(state_reg_0[1]),
	.D(state_reg_0[0]),
	.A(sc_r_Z[7]),
	.FCI(sc_r_cmb_cry_6)
);
defparam \sc_r_RNI6KMTD[7] .INIT=20'h5EF10;
// @30:546
  ARI1 \sc_r_RNII9GGF[8]  (
	.FCO(sc_r_cmb_cry_8),
	.S(sc_r_4[8]),
	.Y(sc_r_RNII9GGF_Y[8]),
	.B(COREFIFO_C3_0_EMPTY),
	.C(state_reg_0[1]),
	.D(state_reg_0[0]),
	.A(sc_r_Z[8]),
	.FCI(sc_r_cmb_cry_7)
);
defparam \sc_r_RNII9GGF[8] .INIT=20'h5EF10;
// @30:546
  ARI1 \sc_r_RNO[10]  (
	.FCO(sc_r_RNO_FCO[10]),
	.S(sc_r_4[10]),
	.Y(sc_r_RNO_Y[10]),
	.B(sc_r_Z[10]),
	.C(N_391_1),
	.D(GND),
	.A(VCC),
	.FCI(sc_r_cmb_cry_9)
);
defparam \sc_r_RNO[10] .INIT=20'h46600;
// @30:546
  ARI1 \sc_r_RNIVV93H[9]  (
	.FCO(sc_r_cmb_cry_9),
	.S(sc_r_4[9]),
	.Y(sc_r_RNIVV93H_Y[9]),
	.B(COREFIFO_C3_0_EMPTY),
	.C(state_reg_0[1]),
	.D(state_reg_0[0]),
	.A(sc_r_Z[9]),
	.FCI(sc_r_cmb_cry_8)
);
defparam \sc_r_RNIVV93H[9] .INIT=20'h5EF10;
// @30:644
  ARI1 memraddr_r_lcry_cy (
	.FCO(memraddr_r_lcry_cy_Z),
	.S(memraddr_r_lcry_cy_S),
	.Y(memraddr_r_lcry_cy_Y),
	.B(COREFIFO_C3_0_EMPTY),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam memraddr_r_lcry_cy.INIT=20'h45500;
// @30:644
  ARI1 memraddr_r_lcry (
	.FCO(memraddr_r),
	.S(memraddr_r_lcry_S),
	.Y(memraddr_r_lcry_Y),
	.B(fifo_MEMRADDR[5]),
	.C(fifo_MEMRADDR[6]),
	.D(N_591_i_4),
	.A(N_591_i_8),
	.FCI(memraddr_r_lcry_cy_Z)
);
defparam memraddr_r_lcry.INIT=20'h47FFF;
// @30:644
  ARI1 \memraddr_r_cry[0]  (
	.FCO(memraddr_r_cry_Z[0]),
	.S(memraddr_r_s[0]),
	.Y(memraddr_r_cry_Y[0]),
	.B(fifo_MEMRADDR[0]),
	.C(memraddr_r_lcry_Y),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r)
);
defparam \memraddr_r_cry[0] .INIT=20'h48800;
// @30:644
  ARI1 \memraddr_r_cry[1]  (
	.FCO(memraddr_r_cry_Z[1]),
	.S(memraddr_r_s[1]),
	.Y(memraddr_r_cry_Y[1]),
	.B(fifo_MEMRADDR[1]),
	.C(memraddr_r_lcry_Y),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[0])
);
defparam \memraddr_r_cry[1] .INIT=20'h48800;
// @30:644
  ARI1 \memraddr_r_cry[2]  (
	.FCO(memraddr_r_cry_Z[2]),
	.S(memraddr_r_s[2]),
	.Y(memraddr_r_cry_Y[2]),
	.B(fifo_MEMRADDR[2]),
	.C(memraddr_r_lcry_Y),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[1])
);
defparam \memraddr_r_cry[2] .INIT=20'h48800;
// @30:644
  ARI1 \memraddr_r_cry[3]  (
	.FCO(memraddr_r_cry_Z[3]),
	.S(memraddr_r_s[3]),
	.Y(memraddr_r_cry_Y[3]),
	.B(fifo_MEMRADDR[3]),
	.C(memraddr_r_lcry_Y),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[2])
);
defparam \memraddr_r_cry[3] .INIT=20'h48800;
// @30:644
  ARI1 \memraddr_r_cry[4]  (
	.FCO(memraddr_r_cry_Z[4]),
	.S(memraddr_r_s[4]),
	.Y(memraddr_r_cry_Y[4]),
	.B(fifo_MEMRADDR[4]),
	.C(memraddr_r_lcry_Y),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[3])
);
defparam \memraddr_r_cry[4] .INIT=20'h48800;
// @30:644
  ARI1 \memraddr_r_cry[5]  (
	.FCO(memraddr_r_cry_Z[5]),
	.S(memraddr_r_s[5]),
	.Y(memraddr_r_cry_Y[5]),
	.B(fifo_MEMRADDR[5]),
	.C(memraddr_r_lcry_Y),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[4])
);
defparam \memraddr_r_cry[5] .INIT=20'h48800;
// @30:644
  ARI1 \memraddr_r_cry[6]  (
	.FCO(memraddr_r_cry_Z[6]),
	.S(memraddr_r_s[6]),
	.Y(memraddr_r_cry_Y[6]),
	.B(fifo_MEMRADDR[6]),
	.C(memraddr_r_lcry_Y),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[5])
);
defparam \memraddr_r_cry[6] .INIT=20'h48800;
// @30:644
  ARI1 \memraddr_r_cry[7]  (
	.FCO(memraddr_r_cry_Z[7]),
	.S(memraddr_r_s[7]),
	.Y(memraddr_r_cry_Y[7]),
	.B(fifo_MEMRADDR[7]),
	.C(memraddr_r_lcry_Y),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[6])
);
defparam \memraddr_r_cry[7] .INIT=20'h48800;
// @30:644
  ARI1 \memraddr_r_s[9]  (
	.FCO(memraddr_r_s_FCO[9]),
	.S(memraddr_r_s_Z[9]),
	.Y(memraddr_r_s_Y[9]),
	.B(fifo_MEMRADDR[9]),
	.C(memraddr_r_lcry_Y),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[8])
);
defparam \memraddr_r_s[9] .INIT=20'h48800;
// @30:644
  ARI1 \memraddr_r_cry[8]  (
	.FCO(memraddr_r_cry_Z[8]),
	.S(memraddr_r_s[8]),
	.Y(memraddr_r_cry_Y[8]),
	.B(fifo_MEMRADDR[8]),
	.C(memraddr_r_lcry_Y),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[7])
);
defparam \memraddr_r_cry[8] .INIT=20'h48800;
  ARI1 \memwaddr_r_RNIBAVJ3[8]  (
	.FCO(memwaddr_r_cry_cy),
	.S(memwaddr_r_RNIBAVJ3_S[8]),
	.Y(memwaddr_r_RNIBAVJ3_Y[8]),
	.B(fifo_MEMWADDR[8]),
	.C(fifo_MEMWADDR[9]),
	.D(memwaddr_r_0_sqmuxa_0_247_a2_i_5),
	.A(memwaddr_r_0_sqmuxa_0_247_a2_i_6),
	.FCI(VCC)
);
defparam \memwaddr_r_RNIBAVJ3[8] .INIT=20'h4FFF7;
  ARI1 \memwaddr_r_RNI9KHJ7[0]  (
	.FCO(memwaddr_r_cry[0]),
	.S(memwaddr_r_s[0]),
	.Y(memwaddr_r_RNI9KHJ7_Y[0]),
	.B(fifo_MEMWADDR[0]),
	.C(memwaddr_r_RNIBAVJ3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_cy)
);
defparam \memwaddr_r_RNI9KHJ7[0] .INIT=20'h48800;
  ARI1 \memwaddr_r_RNI8V3JB[1]  (
	.FCO(memwaddr_r_cry[1]),
	.S(memwaddr_r_s[1]),
	.Y(memwaddr_r_RNI8V3JB_Y[1]),
	.B(fifo_MEMWADDR[1]),
	.C(memwaddr_r_RNIBAVJ3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[0])
);
defparam \memwaddr_r_RNI8V3JB[1] .INIT=20'h48800;
  ARI1 \memwaddr_r_RNI8BMIF[2]  (
	.FCO(memwaddr_r_cry[2]),
	.S(memwaddr_r_s[2]),
	.Y(memwaddr_r_RNI8BMIF_Y[2]),
	.B(fifo_MEMWADDR[2]),
	.C(memwaddr_r_RNIBAVJ3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[1])
);
defparam \memwaddr_r_RNI8BMIF[2] .INIT=20'h48800;
  ARI1 \memwaddr_r_RNI9O8IJ[3]  (
	.FCO(memwaddr_r_cry[3]),
	.S(memwaddr_r_s[3]),
	.Y(memwaddr_r_RNI9O8IJ_Y[3]),
	.B(fifo_MEMWADDR[3]),
	.C(memwaddr_r_RNIBAVJ3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[2])
);
defparam \memwaddr_r_RNI9O8IJ[3] .INIT=20'h48800;
  ARI1 \memwaddr_r_RNIB6RHN[4]  (
	.FCO(memwaddr_r_cry[4]),
	.S(memwaddr_r_s[4]),
	.Y(memwaddr_r_RNIB6RHN_Y[4]),
	.B(fifo_MEMWADDR[4]),
	.C(memwaddr_r_RNIBAVJ3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[3])
);
defparam \memwaddr_r_RNIB6RHN[4] .INIT=20'h48800;
  ARI1 \memwaddr_r_RNIELDHR[5]  (
	.FCO(memwaddr_r_cry[5]),
	.S(memwaddr_r_s[5]),
	.Y(memwaddr_r_RNIELDHR_Y[5]),
	.B(fifo_MEMWADDR[5]),
	.C(memwaddr_r_RNIBAVJ3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[4])
);
defparam \memwaddr_r_RNIELDHR[5] .INIT=20'h48800;
  ARI1 \memwaddr_r_RNII50HV[6]  (
	.FCO(memwaddr_r_cry[6]),
	.S(memwaddr_r_s[6]),
	.Y(memwaddr_r_RNII50HV_Y[6]),
	.B(fifo_MEMWADDR[6]),
	.C(memwaddr_r_RNIBAVJ3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[5])
);
defparam \memwaddr_r_RNII50HV[6] .INIT=20'h48800;
  ARI1 \memwaddr_r_RNINMIG31[7]  (
	.FCO(memwaddr_r_cry[7]),
	.S(memwaddr_r_s[7]),
	.Y(memwaddr_r_RNINMIG31_Y[7]),
	.B(fifo_MEMWADDR[7]),
	.C(memwaddr_r_RNIBAVJ3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[6])
);
defparam \memwaddr_r_RNINMIG31[7] .INIT=20'h48800;
  ARI1 \memwaddr_r_RNO[9]  (
	.FCO(memwaddr_r_RNO_FCO[9]),
	.S(memwaddr_r_s[9]),
	.Y(memwaddr_r_RNO_Y[9]),
	.B(fifo_MEMWADDR[9]),
	.C(memwaddr_r_RNIBAVJ3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[8])
);
defparam \memwaddr_r_RNO[9] .INIT=20'h48800;
  ARI1 \memwaddr_r_RNIT85G71[8]  (
	.FCO(memwaddr_r_cry[8]),
	.S(memwaddr_r_s[8]),
	.Y(memwaddr_r_RNIT85G71_Y[8]),
	.B(fifo_MEMWADDR[8]),
	.C(memwaddr_r_RNIBAVJ3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[7])
);
defparam \memwaddr_r_RNIT85G71[8] .INIT=20'h48800;
// @30:328
  CFG3 \genblk3.empty_r_RNICGTD1  (
	.A(state_reg_0[1]),
	.B(COREFIFO_C3_0_EMPTY),
	.C(state_reg_0[0]),
	.Y(N_391_1)
);
defparam \genblk3.empty_r_RNICGTD1 .INIT=8'h10;
// @30:328
  CFG4 \genblk7.full_r_RNIMU7L2  (
	.A(state_reg[0]),
	.B(state_reg[1]),
	.C(COREFIFO_C3_0_FULL),
	.D(N_391_1),
	.Y(N_72_i_i)
);
defparam \genblk7.full_r_RNIMU7L2 .INIT=16'hF10E;
// @30:644
  CFG2 memraddr_r_lcry_RNO (
	.A(fifo_MEMRADDR[7]),
	.B(fifo_MEMRADDR[8]),
	.Y(N_591_i_4)
);
defparam memraddr_r_lcry_RNO.INIT=4'h8;
// @30:328
  CFG4 \genblk3.empty_r_RNO_1  (
	.A(sc_r_Z[8]),
	.B(sc_r_Z[7]),
	.C(sc_r_Z[6]),
	.D(sc_r_Z[0]),
	.Y(emptyi_0_175_a2_7)
);
defparam \genblk3.empty_r_RNO_1 .INIT=16'h0100;
// @30:328
  CFG4 \genblk3.empty_r_RNO_2  (
	.A(sc_r_Z[5]),
	.B(sc_r_Z[4]),
	.C(sc_r_Z[3]),
	.D(sc_r_Z[2]),
	.Y(emptyi_0_175_a2_6)
);
defparam \genblk3.empty_r_RNO_2 .INIT=16'h0001;
// @30:328
  CFG3 \genblk3.empty_r_RNO_0  (
	.A(sc_r_Z[10]),
	.B(sc_r_Z[9]),
	.C(sc_r_Z[1]),
	.Y(emptyi_0_175_a2_5)
);
defparam \genblk3.empty_r_RNO_0 .INIT=8'h01;
  CFG4 \memwaddr_r_RNI2LCE1[4]  (
	.A(fifo_MEMWADDR[7]),
	.B(fifo_MEMWADDR[6]),
	.C(fifo_MEMWADDR[5]),
	.D(fifo_MEMWADDR[4]),
	.Y(memwaddr_r_0_sqmuxa_0_247_a2_i_6)
);
defparam \memwaddr_r_RNI2LCE1[4] .INIT=16'h7FFF;
  CFG4 \memwaddr_r_RNII4CE1[0]  (
	.A(fifo_MEMWADDR[3]),
	.B(fifo_MEMWADDR[2]),
	.C(fifo_MEMWADDR[1]),
	.D(fifo_MEMWADDR[0]),
	.Y(memwaddr_r_0_sqmuxa_0_247_a2_i_5)
);
defparam \memwaddr_r_RNII4CE1[0] .INIT=16'h7FFF;
// @30:546
  CFG4 \genblk7.full_r_RNO_1  (
	.A(sc_r_Z[9]),
	.B(sc_r_Z[7]),
	.C(sc_r_Z[6]),
	.D(sc_r_Z[5]),
	.Y(fulli_0_203_a2_7)
);
defparam \genblk7.full_r_RNO_1 .INIT=16'h8000;
// @30:546
  CFG4 \genblk7.full_r_RNO_2  (
	.A(sc_r_Z[4]),
	.B(sc_r_Z[3]),
	.C(sc_r_Z[2]),
	.D(sc_r_Z[1]),
	.Y(fulli_0_203_a2_6)
);
defparam \genblk7.full_r_RNO_2 .INIT=16'h8000;
// @30:546
  CFG3 \genblk7.full_r_RNO_0  (
	.A(sc_r_Z[10]),
	.B(sc_r_Z[8]),
	.C(sc_r_Z[0]),
	.Y(fulli_0_203_a2_5)
);
defparam \genblk7.full_r_RNO_0 .INIT=8'h40;
// @30:644
  CFG4 memraddr_r_lcry_RNO_1 (
	.A(fifo_MEMRADDR[4]),
	.B(fifo_MEMRADDR[3]),
	.C(fifo_MEMRADDR[2]),
	.D(fifo_MEMRADDR[1]),
	.Y(N_591_i_6)
);
defparam memraddr_r_lcry_RNO_1.INIT=16'h8000;
// @30:644
  CFG4 memraddr_r_lcry_RNO_0 (
	.A(fifo_MEMRADDR[0]),
	.B(N_591_i_6),
	.C(COREFIFO_C3_0_EMPTY),
	.D(fifo_MEMRADDR[9]),
	.Y(N_591_i_8)
);
defparam memraddr_r_lcry_RNO_0.INIT=16'h0800;
// @30:546
  CFG4 \genblk7.full_r_RNO  (
	.A(fulli_0_203_a2_5),
	.B(fulli_0_203_a2_7),
	.C(fulli_0_203_a2_6),
	.D(full_r_RNIAEA71_Y),
	.Y(full_r_RNO)
);
defparam \genblk7.full_r_RNO .INIT=16'h8000;
// @30:328
  CFG4 \genblk3.empty_r_RNO  (
	.A(emptyi_0_175_a2_5),
	.B(emptyi_0_175_a2_7),
	.C(emptyi_0_175_a2_6),
	.D(N_391_1),
	.Y(empty_r_RNO)
);
defparam \genblk3.empty_r_RNO .INIT=16'h8000;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0 */

module COREFIFO_C3_COREFIFO_C3_0_LSRAM_top (
  Answer_Encoder_0_Fifo_Write_Data,
  RDATA_int,
  fifo_MEMWADDR,
  fifo_MEMRADDR,
  full_r_RNIAEA71_Y,
  N_391_1,
  Clock
)
;
input [39:0] Answer_Encoder_0_Fifo_Write_Data ;
output [39:0] RDATA_int ;
input [9:0] fifo_MEMWADDR ;
input [9:0] fifo_MEMRADDR ;
input full_r_RNIAEA71_Y ;
input N_391_1 ;
input Clock ;
wire full_r_RNIAEA71_Y ;
wire N_391_1 ;
wire Clock ;
wire [19:0] COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0_B_DOUT;
wire [19:0] COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1_B_DOUT;
wire GND ;
wire VCC ;
wire COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0_SB_CORRECT ;
wire COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0_DB_DETECT ;
wire Z_ACCESS_BUSY_0__0_ ;
wire COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1_SB_CORRECT ;
wire COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1_DB_DETECT ;
wire Z_ACCESS_BUSY_0__1_ ;
// @31:57
  RAM1K20 COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0 (
	.A_ADDR({fifo_MEMRADDR[9:0], GND, GND, GND, GND}),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT(RDATA_int[19:0]),
	.A_WEN({GND, GND}),
	.A_REN(N_391_1),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({fifo_MEMWADDR[9:0], GND, GND, GND, GND}),
	.B_BLK_EN({full_r_RNIAEA71_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN(Answer_Encoder_0_Fifo_Write_Data[19:0]),
	.B_DOUT(COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0_B_DOUT[19:0]),
	.B_WEN({VCC, VCC}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0_SB_CORRECT),
	.DB_DETECT(COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__0_)
);
defparam COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0.RAMINDEX="core%1024-1024%40-40%SPEED%0%0%TWO-PORT%ECC_EN-0";
// @31:30
  RAM1K20 COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1 (
	.A_ADDR({fifo_MEMRADDR[9:0], GND, GND, GND, GND}),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT(RDATA_int[39:20]),
	.A_WEN({GND, GND}),
	.A_REN(N_391_1),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({fifo_MEMWADDR[9:0], GND, GND, GND, GND}),
	.B_BLK_EN({full_r_RNIAEA71_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN(Answer_Encoder_0_Fifo_Write_Data[39:20]),
	.B_DOUT(COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1_B_DOUT[19:0]),
	.B_WEN({VCC, VCC}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1_SB_CORRECT),
	.DB_DETECT(COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__1_)
);
defparam COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1.RAMINDEX="core%1024-1024%40-40%SPEED%0%1%TWO-PORT%ECC_EN-0";
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C3_COREFIFO_C3_0_LSRAM_top */

module COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s (
  fifo_MEMRADDR,
  fifo_MEMWADDR,
  RDATA_int,
  Answer_Encoder_0_Fifo_Write_Data,
  Clock,
  N_391_1,
  full_r_RNIAEA71_Y
)
;
input [9:0] fifo_MEMRADDR ;
input [9:0] fifo_MEMWADDR ;
output [39:0] RDATA_int ;
input [39:0] Answer_Encoder_0_Fifo_Write_Data ;
input Clock ;
input N_391_1 ;
input full_r_RNIAEA71_Y ;
wire Clock ;
wire N_391_1 ;
wire full_r_RNIAEA71_Y ;
wire GND ;
wire VCC ;
// @32:53
  COREFIFO_C3_COREFIFO_C3_0_LSRAM_top L3_syncnonpipe (
	.Answer_Encoder_0_Fifo_Write_Data(Answer_Encoder_0_Fifo_Write_Data[39:0]),
	.RDATA_int(RDATA_int[39:0]),
	.fifo_MEMWADDR(fifo_MEMWADDR[9:0]),
	.fifo_MEMRADDR(fifo_MEMRADDR[9:0]),
	.full_r_RNIAEA71_Y(full_r_RNIAEA71_Y),
	.N_391_1(N_391_1),
	.Clock(Clock)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s */

module COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0 (
  Answer_Encoder_0_Fifo_Write_Data,
  state_reg_0,
  COREFIFO_C3_0_Q,
  state_reg,
  COREFIFO_C3_0_FULL,
  COREFIFO_C3_0_EMPTY,
  Communication_ANW_MUX_0_ANW_Fifo_Read_Enable,
  Clock,
  dff_arst
)
;
input [39:0] Answer_Encoder_0_Fifo_Write_Data ;
input [1:0] state_reg_0 ;
output [39:0] COREFIFO_C3_0_Q ;
input [1:0] state_reg ;
output COREFIFO_C3_0_FULL ;
output COREFIFO_C3_0_EMPTY ;
input Communication_ANW_MUX_0_ANW_Fifo_Read_Enable ;
input Clock ;
input dff_arst ;
wire COREFIFO_C3_0_FULL ;
wire COREFIFO_C3_0_EMPTY ;
wire Communication_ANW_MUX_0_ANW_Fifo_Read_Enable ;
wire Clock ;
wire dff_arst ;
wire [39:0] RDATA_r_Z;
wire [39:0] RDATA_int;
wire [9:0] fifo_MEMRADDR;
wire [9:0] fifo_MEMWADDR;
wire re_pulse_d1_Z ;
wire VCC ;
wire re_pulse_Z ;
wire GND ;
wire RE_d1_Z ;
wire REN_d1_Z ;
wire N_391_1 ;
wire re_set_Z ;
wire un1_re_set6_0_Z ;
wire RDATA_r4 ;
wire full_r_RNIAEA71_Y ;
// @33:1110
  SLE re_pulse_d1 (
	.Q(re_pulse_d1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(re_pulse_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1110
  SLE RE_d1 (
	.Q(RE_d1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Communication_ANW_MUX_0_ANW_Fifo_Read_Enable),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1110
  SLE REN_d1 (
	.Q(REN_d1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_391_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1040
  SLE re_set (
	.Q(re_set_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(REN_d1_Z),
	.EN(un1_re_set6_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[8]  (
	.Q(RDATA_r_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[8]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[7]  (
	.Q(RDATA_r_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[7]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[6]  (
	.Q(RDATA_r_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[6]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[5]  (
	.Q(RDATA_r_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[5]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[4]  (
	.Q(RDATA_r_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[4]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[3]  (
	.Q(RDATA_r_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[3]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[2]  (
	.Q(RDATA_r_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[2]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[1]  (
	.Q(RDATA_r_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[1]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[0]  (
	.Q(RDATA_r_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[0]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[23]  (
	.Q(RDATA_r_Z[23]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[23]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[22]  (
	.Q(RDATA_r_Z[22]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[22]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[21]  (
	.Q(RDATA_r_Z[21]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[21]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[20]  (
	.Q(RDATA_r_Z[20]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[20]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[19]  (
	.Q(RDATA_r_Z[19]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[19]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[18]  (
	.Q(RDATA_r_Z[18]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[18]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[17]  (
	.Q(RDATA_r_Z[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[17]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[16]  (
	.Q(RDATA_r_Z[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[16]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[15]  (
	.Q(RDATA_r_Z[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[15]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[14]  (
	.Q(RDATA_r_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[14]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[13]  (
	.Q(RDATA_r_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[13]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[12]  (
	.Q(RDATA_r_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[12]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[11]  (
	.Q(RDATA_r_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[11]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[10]  (
	.Q(RDATA_r_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[10]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[9]  (
	.Q(RDATA_r_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[9]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[38]  (
	.Q(RDATA_r_Z[38]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[38]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[37]  (
	.Q(RDATA_r_Z[37]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[37]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[36]  (
	.Q(RDATA_r_Z[36]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[36]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[35]  (
	.Q(RDATA_r_Z[35]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[35]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[34]  (
	.Q(RDATA_r_Z[34]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[34]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[33]  (
	.Q(RDATA_r_Z[33]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[33]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[32]  (
	.Q(RDATA_r_Z[32]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[32]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[31]  (
	.Q(RDATA_r_Z[31]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[31]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[30]  (
	.Q(RDATA_r_Z[30]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[30]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[29]  (
	.Q(RDATA_r_Z[29]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[29]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[28]  (
	.Q(RDATA_r_Z[28]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[28]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[27]  (
	.Q(RDATA_r_Z[27]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[27]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[26]  (
	.Q(RDATA_r_Z[26]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[26]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[25]  (
	.Q(RDATA_r_Z[25]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[25]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[24]  (
	.Q(RDATA_r_Z[24]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[24]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[39]  (
	.Q(RDATA_r_Z[39]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[39]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1060
  CFG4 RDATA_r4_0_a2 (
	.A(state_reg[1]),
	.B(state_reg[0]),
	.C(REN_d1_Z),
	.D(COREFIFO_C3_0_EMPTY),
	.Y(RDATA_r4)
);
defparam RDATA_r4_0_a2.INIT=16'hF0B0;
// @33:1141
  CFG4 \Q[35]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[35]),
	.C(RDATA_int[35]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[35])
);
defparam \Q[35] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[34]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[34]),
	.C(RDATA_int[34]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[34])
);
defparam \Q[34] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[33]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[33]),
	.C(RDATA_int[33]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[33])
);
defparam \Q[33] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[32]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[32]),
	.C(RDATA_int[32]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[32])
);
defparam \Q[32] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[39]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[39]),
	.C(RDATA_int[39]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[39])
);
defparam \Q[39] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[38]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[38]),
	.C(RDATA_int[38]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[38])
);
defparam \Q[38] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[37]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[37]),
	.C(RDATA_int[37]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[37])
);
defparam \Q[37] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[36]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[36]),
	.C(RDATA_int[36]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[36])
);
defparam \Q[36] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[31]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[31]),
	.C(RDATA_int[31]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[31])
);
defparam \Q[31] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[30]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[30]),
	.C(RDATA_int[30]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[30])
);
defparam \Q[30] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[29]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[29]),
	.C(RDATA_int[29]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[29])
);
defparam \Q[29] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[28]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[28]),
	.C(RDATA_int[28]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[28])
);
defparam \Q[28] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[27]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[27]),
	.C(RDATA_int[27]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[27])
);
defparam \Q[27] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[26]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[26]),
	.C(RDATA_int[26]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[26])
);
defparam \Q[26] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[25]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[25]),
	.C(RDATA_int[25]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[25])
);
defparam \Q[25] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[24]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[24]),
	.C(RDATA_int[24]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[24])
);
defparam \Q[24] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[23]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[23]),
	.C(RDATA_int[23]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[23])
);
defparam \Q[23] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[22]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[22]),
	.C(RDATA_int[22]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[22])
);
defparam \Q[22] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[21]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[21]),
	.C(RDATA_int[21]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[21])
);
defparam \Q[21] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[20]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[20]),
	.C(RDATA_int[20]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[20])
);
defparam \Q[20] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[19]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[19]),
	.C(RDATA_int[19]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[19])
);
defparam \Q[19] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[18]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[18]),
	.C(RDATA_int[18]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[18])
);
defparam \Q[18] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[17]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[17]),
	.C(RDATA_int[17]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[17])
);
defparam \Q[17] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[16]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[16]),
	.C(RDATA_int[16]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[16])
);
defparam \Q[16] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[15]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[15]),
	.C(RDATA_int[15]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[15])
);
defparam \Q[15] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[14]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[14]),
	.C(RDATA_int[14]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[14])
);
defparam \Q[14] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[13]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[13]),
	.C(RDATA_int[13]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[13])
);
defparam \Q[13] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[12]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[12]),
	.C(RDATA_int[12]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[12])
);
defparam \Q[12] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[11]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[11]),
	.C(RDATA_int[11]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[11])
);
defparam \Q[11] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[10]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[10]),
	.C(RDATA_int[10]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[10])
);
defparam \Q[10] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[9]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[9]),
	.C(RDATA_int[9]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[9])
);
defparam \Q[9] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[8]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[8]),
	.C(RDATA_int[8]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[8])
);
defparam \Q[8] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[7]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[7]),
	.C(RDATA_int[7]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[7])
);
defparam \Q[7] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[6]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[6]),
	.C(RDATA_int[6]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[6])
);
defparam \Q[6] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[5]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[5]),
	.C(RDATA_int[5]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[5])
);
defparam \Q[5] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[4]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[4]),
	.C(RDATA_int[4]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[4])
);
defparam \Q[4] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[3]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[3]),
	.C(RDATA_int[3]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[3])
);
defparam \Q[3] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[2]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[2]),
	.C(RDATA_int[2]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[2])
);
defparam \Q[2] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[1]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[1]),
	.C(RDATA_int[1]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[1])
);
defparam \Q[1] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[0]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[0]),
	.C(RDATA_int[0]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[0])
);
defparam \Q[0] .INIT=16'hF0D8;
// @33:1046
  CFG2 un1_re_set6_0 (
	.A(N_391_1),
	.B(REN_d1_Z),
	.Y(un1_re_set6_0_Z)
);
defparam un1_re_set6_0.INIT=4'h6;
// @33:1136
  CFG2 re_pulse (
	.A(RDATA_r4),
	.B(re_set_Z),
	.Y(re_pulse_Z)
);
defparam re_pulse.INIT=4'hE;
// @33:613
  COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0 \genblk16.fifo_corefifo_sync_scntr  (
	.state_reg_0(state_reg[1:0]),
	.state_reg(state_reg_0[1:0]),
	.fifo_MEMRADDR(fifo_MEMRADDR[9:0]),
	.fifo_MEMWADDR(fifo_MEMWADDR[9:0]),
	.N_391_1(N_391_1),
	.COREFIFO_C3_0_FULL(COREFIFO_C3_0_FULL),
	.COREFIFO_C3_0_EMPTY(COREFIFO_C3_0_EMPTY),
	.Communication_ANW_MUX_0_ANW_Fifo_Read_Enable(Communication_ANW_MUX_0_ANW_Fifo_Read_Enable),
	.full_r_RNIAEA71_Y(full_r_RNIAEA71_Y),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
// @33:1230
  COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s \genblk22.UI_ram_wrapper_1  (
	.fifo_MEMRADDR(fifo_MEMRADDR[9:0]),
	.fifo_MEMWADDR(fifo_MEMWADDR[9:0]),
	.RDATA_int(RDATA_int[39:0]),
	.Answer_Encoder_0_Fifo_Write_Data(Answer_Encoder_0_Fifo_Write_Data[39:0]),
	.Clock(Clock),
	.N_391_1(N_391_1),
	.full_r_RNIAEA71_Y(full_r_RNIAEA71_Y)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0 */

module COREFIFO_C3 (
  state_reg_0,
  COREFIFO_C3_0_Q,
  state_reg,
  Answer_Encoder_0_Fifo_Write_Data,
  dff_arst,
  Clock,
  Communication_ANW_MUX_0_ANW_Fifo_Read_Enable,
  COREFIFO_C3_0_EMPTY,
  COREFIFO_C3_0_FULL
)
;
input [1:0] state_reg_0 ;
output [39:0] COREFIFO_C3_0_Q ;
input [1:0] state_reg ;
input [39:0] Answer_Encoder_0_Fifo_Write_Data ;
input dff_arst ;
input Clock ;
input Communication_ANW_MUX_0_ANW_Fifo_Read_Enable ;
output COREFIFO_C3_0_EMPTY ;
output COREFIFO_C3_0_FULL ;
wire dff_arst ;
wire Clock ;
wire Communication_ANW_MUX_0_ANW_Fifo_Read_Enable ;
wire COREFIFO_C3_0_EMPTY ;
wire COREFIFO_C3_0_FULL ;
wire GND ;
wire VCC ;
// @34:143
  COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0 COREFIFO_C3_0 (
	.Answer_Encoder_0_Fifo_Write_Data(Answer_Encoder_0_Fifo_Write_Data[39:0]),
	.state_reg_0(state_reg[1:0]),
	.COREFIFO_C3_0_Q(COREFIFO_C3_0_Q[39:0]),
	.state_reg(state_reg_0[1:0]),
	.COREFIFO_C3_0_FULL(COREFIFO_C3_0_FULL),
	.COREFIFO_C3_0_EMPTY(COREFIFO_C3_0_EMPTY),
	.Communication_ANW_MUX_0_ANW_Fifo_Read_Enable(Communication_ANW_MUX_0_ANW_Fifo_Read_Enable),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C3 */

module System_Controler (
  TRG_addr,
  TRG_data,
  System_Controler_0_read_data_frame_0,
  state_reg_0,
  N_119,
  RW,
  SYS_Main_Reset_N_1z,
  Clock,
  dff_arst
)
;
input [7:0] TRG_addr ;
input [15:0] TRG_data ;
output System_Controler_0_read_data_frame_0 ;
output state_reg_0 ;
input N_119 ;
input RW ;
output SYS_Main_Reset_N_1z ;
input Clock ;
input dff_arst ;
wire System_Controler_0_read_data_frame_0 ;
wire state_reg_0 ;
wire N_119 ;
wire RW ;
wire SYS_Main_Reset_N_1z ;
wire Clock ;
wire dff_arst ;
wire [4:0] state_reg_Z;
wire [4:0] state_reg_ns;
wire [0:0] state_reg_ns_0_a3_0_1_Z;
wire VCC ;
wire N_38_i ;
wire GND ;
wire N_30_i ;
wire N_26_i ;
wire un4_read_signal_0_a3_Z ;
wire SYS_Main_Reset_N_0_sqmuxa ;
wire SYS_Main_Reset_N_0_sqmuxa_0_a3_6_Z ;
wire un4_read_signal_0_a3_3_Z ;
wire SYS_Main_Reset_N_0_sqmuxa_0_a3_17_Z ;
wire SYS_Main_Reset_N_0_sqmuxa_0_a3_16_Z ;
wire SYS_Main_Reset_N_0_sqmuxa_0_a3_14_Z ;
wire SYS_Main_Reset_N_0_sqmuxa_0_a3_13_Z ;
wire SYS_Main_Reset_N_0_sqmuxa_0_a3_12_Z ;
wire un4_read_signal_0_a3_4_Z ;
wire SYS_Main_Reset_N_0_sqmuxa_0_a3_20_Z ;
wire SYS_Main_Reset_N_0_sqmuxa_0_a3_21_Z ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @100:58
  SLE \state_reg[0]  (
	.Q(state_reg_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_38_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @100:58
  SLE \state_reg[1]  (
	.Q(state_reg_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_ns[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @100:58
  SLE \state_reg[2]  (
	.Q(state_reg_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_30_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @100:58
  SLE \state_reg[3]  (
	.Q(state_reg_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @100:58
  SLE \state_reg[4]  (
	.Q(state_reg_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_26_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @100:58
  SLE \state_reg[5]  (
	.Q(state_reg_0),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @100:156
  SLE \read_data_frame_1[0]  (
	.Q(System_Controler_0_read_data_frame_0),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(un4_read_signal_0_a3_Z),
	.EN(state_reg_Z[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @100:186
  SLE SYS_Main_Reset_N (
	.Q(SYS_Main_Reset_N_1z),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(GND),
	.EN(SYS_Main_Reset_N_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @100:201
  CFG2 SYS_Main_Reset_N_0_sqmuxa_0_a3_6 (
	.A(TRG_data[0]),
	.B(TRG_data[9]),
	.Y(SYS_Main_Reset_N_0_sqmuxa_0_a3_6_Z)
);
defparam SYS_Main_Reset_N_0_sqmuxa_0_a3_6.INIT=4'h8;
// @100:166
  CFG2 un4_read_signal_0_a3_3 (
	.A(TRG_addr[3]),
	.B(TRG_addr[5]),
	.Y(un4_read_signal_0_a3_3_Z)
);
defparam un4_read_signal_0_a3_3.INIT=4'h1;
// @100:58
  CFG2 \state_reg_ns_a2_0_a2[4]  (
	.A(RW),
	.B(state_reg_Z[3]),
	.Y(state_reg_ns[4])
);
defparam \state_reg_ns_a2_0_a2[4] .INIT=4'h4;
// @100:201
  CFG4 SYS_Main_Reset_N_0_sqmuxa_0_a3_17 (
	.A(TRG_data[8]),
	.B(TRG_addr[6]),
	.C(TRG_addr[3]),
	.D(TRG_addr[0]),
	.Y(SYS_Main_Reset_N_0_sqmuxa_0_a3_17_Z)
);
defparam SYS_Main_Reset_N_0_sqmuxa_0_a3_17.INIT=16'h0800;
// @100:201
  CFG4 SYS_Main_Reset_N_0_sqmuxa_0_a3_16 (
	.A(TRG_data[15]),
	.B(TRG_data[14]),
	.C(TRG_data[13]),
	.D(TRG_data[12]),
	.Y(SYS_Main_Reset_N_0_sqmuxa_0_a3_16_Z)
);
defparam SYS_Main_Reset_N_0_sqmuxa_0_a3_16.INIT=16'h0020;
// @100:201
  CFG4 SYS_Main_Reset_N_0_sqmuxa_0_a3_14 (
	.A(TRG_data[10]),
	.B(TRG_data[4]),
	.C(TRG_addr[4]),
	.D(TRG_addr[2]),
	.Y(SYS_Main_Reset_N_0_sqmuxa_0_a3_14_Z)
);
defparam SYS_Main_Reset_N_0_sqmuxa_0_a3_14.INIT=16'h1000;
// @100:201
  CFG4 SYS_Main_Reset_N_0_sqmuxa_0_a3_13 (
	.A(TRG_data[11]),
	.B(TRG_data[7]),
	.C(TRG_data[6]),
	.D(TRG_data[3]),
	.Y(SYS_Main_Reset_N_0_sqmuxa_0_a3_13_Z)
);
defparam SYS_Main_Reset_N_0_sqmuxa_0_a3_13.INIT=16'h8000;
// @100:201
  CFG3 SYS_Main_Reset_N_0_sqmuxa_0_a3_12 (
	.A(TRG_addr[7]),
	.B(state_reg_Z[1]),
	.C(TRG_data[2]),
	.Y(SYS_Main_Reset_N_0_sqmuxa_0_a3_12_Z)
);
defparam SYS_Main_Reset_N_0_sqmuxa_0_a3_12.INIT=8'h40;
// @100:166
  CFG4 un4_read_signal_0_a3_4 (
	.A(TRG_addr[6]),
	.B(TRG_addr[4]),
	.C(TRG_addr[2]),
	.D(TRG_addr[0]),
	.Y(un4_read_signal_0_a3_4_Z)
);
defparam un4_read_signal_0_a3_4.INIT=16'h0100;
// @100:58
  CFG4 \state_reg_ns_0_a3_0_1[0]  (
	.A(state_reg_Z[4]),
	.B(state_reg_Z[2]),
	.C(state_reg_Z[1]),
	.D(state_reg_Z[3]),
	.Y(state_reg_ns_0_a3_0_1_Z[0])
);
defparam \state_reg_ns_0_a3_0_1[0] .INIT=16'h0001;
// @100:58
  CFG2 \state_reg_RNO[0]  (
	.A(state_reg_Z[1]),
	.B(state_reg_Z[2]),
	.Y(N_38_i)
);
defparam \state_reg_RNO[0] .INIT=4'hE;
// @100:58
  CFG2 \state_reg_RNO[2]  (
	.A(RW),
	.B(state_reg_Z[3]),
	.Y(N_30_i)
);
defparam \state_reg_RNO[2] .INIT=4'h8;
// @100:201
  CFG4 SYS_Main_Reset_N_0_sqmuxa_0_a3_20 (
	.A(TRG_data[1]),
	.B(TRG_data[5]),
	.C(SYS_Main_Reset_N_0_sqmuxa_0_a3_16_Z),
	.D(SYS_Main_Reset_N_0_sqmuxa_0_a3_6_Z),
	.Y(SYS_Main_Reset_N_0_sqmuxa_0_a3_20_Z)
);
defparam SYS_Main_Reset_N_0_sqmuxa_0_a3_20.INIT=16'h1000;
// @100:166
  CFG4 un4_read_signal_0_a3 (
	.A(TRG_addr[1]),
	.B(TRG_addr[7]),
	.C(un4_read_signal_0_a3_4_Z),
	.D(un4_read_signal_0_a3_3_Z),
	.Y(un4_read_signal_0_a3_Z)
);
defparam un4_read_signal_0_a3.INIT=16'h1000;
// @100:58
  CFG2 \state_reg_RNO[4]  (
	.A(N_119),
	.B(state_reg_0),
	.Y(N_26_i)
);
defparam \state_reg_RNO[4] .INIT=4'h4;
// @100:201
  CFG4 SYS_Main_Reset_N_0_sqmuxa_0_a3_21 (
	.A(TRG_addr[1]),
	.B(TRG_addr[5]),
	.C(SYS_Main_Reset_N_0_sqmuxa_0_a3_17_Z),
	.D(SYS_Main_Reset_N_0_sqmuxa_0_a3_12_Z),
	.Y(SYS_Main_Reset_N_0_sqmuxa_0_a3_21_Z)
);
defparam SYS_Main_Reset_N_0_sqmuxa_0_a3_21.INIT=16'h1000;
// @100:58
  CFG4 \state_reg_ns_0[0]  (
	.A(N_119),
	.B(state_reg_ns_0_a3_0_1_Z[0]),
	.C(state_reg_Z[0]),
	.D(state_reg_Z[4]),
	.Y(state_reg_ns[0])
);
defparam \state_reg_ns_0[0] .INIT=16'h88F8;
// @100:201
  CFG4 SYS_Main_Reset_N_0_sqmuxa_0_a3 (
	.A(SYS_Main_Reset_N_0_sqmuxa_0_a3_14_Z),
	.B(SYS_Main_Reset_N_0_sqmuxa_0_a3_13_Z),
	.C(SYS_Main_Reset_N_0_sqmuxa_0_a3_21_Z),
	.D(SYS_Main_Reset_N_0_sqmuxa_0_a3_20_Z),
	.Y(SYS_Main_Reset_N_0_sqmuxa)
);
defparam SYS_Main_Reset_N_0_sqmuxa_0_a3.INIT=16'h8000;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* System_Controler */

module REGISTERS (
  decode_vector_0,
  state_reg_0_0,
  TRG_data,
  REGISTERS_0_read_data_frame,
  state_reg_0_d0,
  RW,
  Clock,
  dff_arst
)
;
input decode_vector_0 ;
input state_reg_0_0 ;
input [15:0] TRG_data ;
output [7:0] REGISTERS_0_read_data_frame ;
output state_reg_0_d0 ;
input RW ;
input Clock ;
input dff_arst ;
wire decode_vector_0 ;
wire state_reg_0_0 ;
wire state_reg_0_d0 ;
wire RW ;
wire Clock ;
wire dff_arst ;
wire [4:0] state_reg_Z;
wire [4:4] state_reg_ns;
wire [1:1] state_reg_ns_i_i_a2_Z;
wire [19:0] memory_memory_0_0_B_DOUT;
wire N_1396 ;
wire N_1395 ;
wire N_1394 ;
wire N_1393 ;
wire N_1392 ;
wire N_1391 ;
wire N_1390 ;
wire N_1389 ;
wire N_1388 ;
wire VCC ;
wire N_49_i ;
wire GND ;
wire N_41_i ;
wire N_50_i ;
wire N_616_1 ;
wire N_603 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
// @99:50
  SLE \state_reg[0]  (
	.Q(state_reg_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_49_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @99:50
  SLE \state_reg[1]  (
	.Q(state_reg_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_ns[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @99:50
  SLE \state_reg[2]  (
	.Q(state_reg_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_41_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @99:50
  SLE \state_reg[3]  (
	.Q(state_reg_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @99:50
  SLE \state_reg[4]  (
	.Q(state_reg_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_ns_i_i_a2_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @99:50
  SLE \state_reg[5]  (
	.Q(state_reg_0_d0),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_50_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @99:28
  RAM1K20 memory_memory_0_0 (
	.A_ADDR({GND, GND, TRG_data[15:8], GND, GND, GND, GND}),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({NC11, NC10, NC9, NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, REGISTERS_0_read_data_frame[7:0]}),
	.A_WEN({GND, GND}),
	.A_REN(state_reg_Z[2]),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({GND, GND, TRG_data[15:8], GND, GND, GND, GND}),
	.B_BLK_EN({VCC, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, TRG_data[7:0]}),
	.B_DOUT(memory_memory_0_0_B_DOUT[19:0]),
	.B_WEN({state_reg_Z[1], state_reg_Z[1]}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(VCC),
	.SB_CORRECT(NC12),
	.DB_DETECT(NC13),
	.BUSY_FB(GND),
	.ACCESS_BUSY(NC14)
);
defparam memory_memory_0_0.RAMINDEX="memory[7:0]%256-256%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
// @99:50
  CFG2 \state_reg_ns_i_a2_0_1[0]  (
	.A(state_reg_0_0),
	.B(decode_vector_0),
	.Y(N_616_1)
);
defparam \state_reg_ns_i_a2_0_1[0] .INIT=4'h8;
// @99:50
  CFG2 \state_reg_ns_a2_0_a2[4]  (
	.A(RW),
	.B(state_reg_Z[3]),
	.Y(state_reg_ns[4])
);
defparam \state_reg_ns_a2_0_a2[4] .INIT=4'h4;
// @99:50
  CFG3 \state_reg_ns_i_o2[0]  (
	.A(state_reg_Z[3]),
	.B(state_reg_Z[2]),
	.C(state_reg_Z[1]),
	.Y(N_603)
);
defparam \state_reg_ns_i_o2[0] .INIT=8'hFE;
// @99:50
  CFG2 \state_reg_RNO[0]  (
	.A(state_reg_Z[1]),
	.B(state_reg_Z[2]),
	.Y(N_49_i)
);
defparam \state_reg_RNO[0] .INIT=4'hE;
// @99:50
  CFG2 \state_reg_ns_i_i_a2[1]  (
	.A(N_616_1),
	.B(state_reg_0_d0),
	.Y(state_reg_ns_i_i_a2_Z[1])
);
defparam \state_reg_ns_i_i_a2[1] .INIT=4'h8;
// @99:50
  CFG2 \state_reg_RNO[2]  (
	.A(RW),
	.B(state_reg_Z[3]),
	.Y(N_41_i)
);
defparam \state_reg_RNO[2] .INIT=4'h8;
// @99:50
  CFG4 \state_reg_RNO[5]  (
	.A(state_reg_Z[4]),
	.B(state_reg_Z[0]),
	.C(N_603),
	.D(N_616_1),
	.Y(N_50_i)
);
defparam \state_reg_RNO[5] .INIT=16'h4445;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* REGISTERS */

module Communication_CMD_MUX (
  Communication_CMD_MUX_0_CMD_Fifo_Write_Data,
  SRC_1_Fifo_Read_Data,
  SRC_2_Fifo_Read_Data,
  COREFIFO_C1_0_FULL,
  SRC_1_Fifo_Read_Enable_1z,
  SRC_2_Fifo_Read_Enable_1z,
  SRC_2_Fifo_Empty,
  dff_arst,
  Communication_CMD_MUX_0_CMD_Fifo_Write_Enable,
  Reset_N,
  Clock,
  SRC_1_Fifo_Empty
)
;
output [39:0] Communication_CMD_MUX_0_CMD_Fifo_Write_Data ;
input [39:0] SRC_1_Fifo_Read_Data ;
input [39:0] SRC_2_Fifo_Read_Data ;
input COREFIFO_C1_0_FULL ;
output SRC_1_Fifo_Read_Enable_1z ;
output SRC_2_Fifo_Read_Enable_1z ;
input SRC_2_Fifo_Empty ;
input dff_arst ;
output Communication_CMD_MUX_0_CMD_Fifo_Write_Enable ;
input Reset_N ;
input Clock ;
input SRC_1_Fifo_Empty ;
wire COREFIFO_C1_0_FULL ;
wire SRC_1_Fifo_Read_Enable_1z ;
wire SRC_2_Fifo_Read_Enable_1z ;
wire SRC_2_Fifo_Empty ;
wire dff_arst ;
wire Communication_CMD_MUX_0_CMD_Fifo_Write_Enable ;
wire Reset_N ;
wire Clock ;
wire SRC_1_Fifo_Empty ;
wire [0:0] state_reg_Z;
wire [0:0] state_reg_ns;
wire [1:0] Communication_vote_vector_Z;
wire SRC_1_Fifo_Empty_i ;
wire Communication_REQ_Z ;
wire VCC ;
wire Communication_REQ_2 ;
wire GND ;
wire un2_src_2_fifo_empty_Z ;
wire un2_communication_req_i_0 ;
wire N_42 ;
wire N_41 ;
wire N_40 ;
  CFG1 \Communication_vote_vector_RNO[0]  (
	.A(SRC_1_Fifo_Empty),
	.Y(SRC_1_Fifo_Empty_i)
);
defparam \Communication_vote_vector_RNO[0] .INIT=2'h1;
// @98:128
  SLE Communication_REQ (
	.Q(Communication_REQ_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(Communication_REQ_2),
	.EN(Reset_N),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @98:61
  SLE \state_reg[1]  (
	.Q(Communication_CMD_MUX_0_CMD_Fifo_Write_Enable),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @98:61
  SLE \state_reg[0]  (
	.Q(state_reg_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @98:128
  SLE \Communication_vote_vector[1]  (
	.Q(Communication_vote_vector_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(un2_src_2_fifo_empty_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @98:128
  SLE \Communication_vote_vector[0]  (
	.Q(Communication_vote_vector_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(SRC_1_Fifo_Empty_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @98:137
  CFG2 un2_src_2_fifo_empty (
	.A(SRC_1_Fifo_Empty),
	.B(SRC_2_Fifo_Empty),
	.Y(un2_src_2_fifo_empty_Z)
);
defparam un2_src_2_fifo_empty.INIT=4'h2;
// @98:133
  CFG2 un5_communication_req (
	.A(SRC_1_Fifo_Empty),
	.B(SRC_2_Fifo_Empty),
	.Y(Communication_REQ_2)
);
defparam un5_communication_req.INIT=4'h7;
// @98:182
  CFG2 SRC_2_Fifo_Read_Enable (
	.A(Communication_vote_vector_Z[1]),
	.B(state_reg_Z[0]),
	.Y(SRC_2_Fifo_Read_Enable_1z)
);
defparam SRC_2_Fifo_Read_Enable.INIT=4'h8;
// @98:182
  CFG2 SRC_1_Fifo_Read_Enable (
	.A(Communication_vote_vector_Z[0]),
	.B(state_reg_Z[0]),
	.Y(SRC_1_Fifo_Read_Enable_1z)
);
defparam SRC_1_Fifo_Read_Enable.INIT=4'h8;
// @98:79
  CFG2 un2_communication_req (
	.A(COREFIFO_C1_0_FULL),
	.B(Communication_REQ_Z),
	.Y(un2_communication_req_i_0)
);
defparam un2_communication_req.INIT=4'h4;
// @98:61
  CFG3 \state_reg_ns_0_a2[0]  (
	.A(un2_communication_req_i_0),
	.B(Communication_CMD_MUX_0_CMD_Fifo_Write_Enable),
	.C(state_reg_Z[0]),
	.Y(state_reg_ns[0])
);
defparam \state_reg_ns_0_a2[0] .INIT=8'h02;
// @98:157
  CFG4 \CMD_Fifo_Write_Data[39]  (
	.A(SRC_2_Fifo_Read_Data[39]),
	.B(SRC_1_Fifo_Read_Data[39]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(Communication_CMD_MUX_0_CMD_Fifo_Write_Data[39])
);
defparam \CMD_Fifo_Write_Data[39] .INIT=16'hACA0;
// @98:157
  CFG4 \CMD_Fifo_Write_Data[38]  (
	.A(SRC_2_Fifo_Read_Data[38]),
	.B(SRC_1_Fifo_Read_Data[38]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(Communication_CMD_MUX_0_CMD_Fifo_Write_Data[38])
);
defparam \CMD_Fifo_Write_Data[38] .INIT=16'hACA0;
// @98:157
  CFG4 \CMD_Fifo_Write_Data[37]  (
	.A(SRC_2_Fifo_Read_Data[37]),
	.B(SRC_1_Fifo_Read_Data[37]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(Communication_CMD_MUX_0_CMD_Fifo_Write_Data[37])
);
defparam \CMD_Fifo_Write_Data[37] .INIT=16'hACA0;
// @98:157
  CFG4 \CMD_Fifo_Write_Data[36]  (
	.A(SRC_2_Fifo_Read_Data[36]),
	.B(SRC_1_Fifo_Read_Data[36]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(Communication_CMD_MUX_0_CMD_Fifo_Write_Data[36])
);
defparam \CMD_Fifo_Write_Data[36] .INIT=16'hACA0;
// @98:157
  CFG4 \CMD_Fifo_Write_Data[35]  (
	.A(SRC_2_Fifo_Read_Data[35]),
	.B(SRC_1_Fifo_Read_Data[35]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(Communication_CMD_MUX_0_CMD_Fifo_Write_Data[35])
);
defparam \CMD_Fifo_Write_Data[35] .INIT=16'hACA0;
// @98:157
  CFG4 \CMD_Fifo_Write_Data[34]  (
	.A(SRC_2_Fifo_Read_Data[34]),
	.B(SRC_1_Fifo_Read_Data[34]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(Communication_CMD_MUX_0_CMD_Fifo_Write_Data[34])
);
defparam \CMD_Fifo_Write_Data[34] .INIT=16'hACA0;
// @98:157
  CFG4 \CMD_Fifo_Write_Data[33]  (
	.A(SRC_2_Fifo_Read_Data[33]),
	.B(SRC_1_Fifo_Read_Data[33]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(Communication_CMD_MUX_0_CMD_Fifo_Write_Data[33])
);
defparam \CMD_Fifo_Write_Data[33] .INIT=16'hACA0;
// @98:157
  CFG4 \CMD_Fifo_Write_Data[32]  (
	.A(SRC_2_Fifo_Read_Data[32]),
	.B(SRC_1_Fifo_Read_Data[32]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(Communication_CMD_MUX_0_CMD_Fifo_Write_Data[32])
);
defparam \CMD_Fifo_Write_Data[32] .INIT=16'hACA0;
// @98:157
  CFG4 \CMD_Fifo_Write_Data[31]  (
	.A(SRC_2_Fifo_Read_Data[31]),
	.B(SRC_1_Fifo_Read_Data[31]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(Communication_CMD_MUX_0_CMD_Fifo_Write_Data[31])
);
defparam \CMD_Fifo_Write_Data[31] .INIT=16'hACA0;
// @98:157
  CFG4 \CMD_Fifo_Write_Data[30]  (
	.A(SRC_2_Fifo_Read_Data[30]),
	.B(SRC_1_Fifo_Read_Data[30]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(Communication_CMD_MUX_0_CMD_Fifo_Write_Data[30])
);
defparam \CMD_Fifo_Write_Data[30] .INIT=16'hACA0;
// @98:157
  CFG4 \CMD_Fifo_Write_Data[29]  (
	.A(SRC_2_Fifo_Read_Data[29]),
	.B(SRC_1_Fifo_Read_Data[29]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(Communication_CMD_MUX_0_CMD_Fifo_Write_Data[29])
);
defparam \CMD_Fifo_Write_Data[29] .INIT=16'hACA0;
// @98:157
  CFG4 \CMD_Fifo_Write_Data[28]  (
	.A(SRC_2_Fifo_Read_Data[28]),
	.B(SRC_1_Fifo_Read_Data[28]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(Communication_CMD_MUX_0_CMD_Fifo_Write_Data[28])
);
defparam \CMD_Fifo_Write_Data[28] .INIT=16'hACA0;
// @98:157
  CFG4 \CMD_Fifo_Write_Data[27]  (
	.A(SRC_2_Fifo_Read_Data[27]),
	.B(SRC_1_Fifo_Read_Data[27]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(Communication_CMD_MUX_0_CMD_Fifo_Write_Data[27])
);
defparam \CMD_Fifo_Write_Data[27] .INIT=16'hACA0;
// @98:157
  CFG4 \CMD_Fifo_Write_Data[26]  (
	.A(SRC_2_Fifo_Read_Data[26]),
	.B(SRC_1_Fifo_Read_Data[26]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(Communication_CMD_MUX_0_CMD_Fifo_Write_Data[26])
);
defparam \CMD_Fifo_Write_Data[26] .INIT=16'hACA0;
// @98:157
  CFG4 \CMD_Fifo_Write_Data[25]  (
	.A(SRC_2_Fifo_Read_Data[25]),
	.B(SRC_1_Fifo_Read_Data[25]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(Communication_CMD_MUX_0_CMD_Fifo_Write_Data[25])
);
defparam \CMD_Fifo_Write_Data[25] .INIT=16'hACA0;
// @98:157
  CFG4 \CMD_Fifo_Write_Data[24]  (
	.A(SRC_2_Fifo_Read_Data[24]),
	.B(SRC_1_Fifo_Read_Data[24]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(Communication_CMD_MUX_0_CMD_Fifo_Write_Data[24])
);
defparam \CMD_Fifo_Write_Data[24] .INIT=16'hACA0;
// @98:157
  CFG4 \CMD_Fifo_Write_Data[23]  (
	.A(SRC_2_Fifo_Read_Data[23]),
	.B(SRC_1_Fifo_Read_Data[23]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(Communication_CMD_MUX_0_CMD_Fifo_Write_Data[23])
);
defparam \CMD_Fifo_Write_Data[23] .INIT=16'hACA0;
// @98:157
  CFG4 \CMD_Fifo_Write_Data[22]  (
	.A(SRC_2_Fifo_Read_Data[22]),
	.B(SRC_1_Fifo_Read_Data[22]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(Communication_CMD_MUX_0_CMD_Fifo_Write_Data[22])
);
defparam \CMD_Fifo_Write_Data[22] .INIT=16'hACA0;
// @98:157
  CFG4 \CMD_Fifo_Write_Data[21]  (
	.A(SRC_2_Fifo_Read_Data[21]),
	.B(SRC_1_Fifo_Read_Data[21]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(Communication_CMD_MUX_0_CMD_Fifo_Write_Data[21])
);
defparam \CMD_Fifo_Write_Data[21] .INIT=16'hACA0;
// @98:157
  CFG4 \CMD_Fifo_Write_Data[20]  (
	.A(SRC_2_Fifo_Read_Data[20]),
	.B(SRC_1_Fifo_Read_Data[20]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(Communication_CMD_MUX_0_CMD_Fifo_Write_Data[20])
);
defparam \CMD_Fifo_Write_Data[20] .INIT=16'hACA0;
// @98:157
  CFG4 \CMD_Fifo_Write_Data[19]  (
	.A(SRC_2_Fifo_Read_Data[19]),
	.B(SRC_1_Fifo_Read_Data[19]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(Communication_CMD_MUX_0_CMD_Fifo_Write_Data[19])
);
defparam \CMD_Fifo_Write_Data[19] .INIT=16'hACA0;
// @98:157
  CFG4 \CMD_Fifo_Write_Data[18]  (
	.A(SRC_2_Fifo_Read_Data[18]),
	.B(SRC_1_Fifo_Read_Data[18]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(Communication_CMD_MUX_0_CMD_Fifo_Write_Data[18])
);
defparam \CMD_Fifo_Write_Data[18] .INIT=16'hACA0;
// @98:157
  CFG4 \CMD_Fifo_Write_Data[17]  (
	.A(SRC_2_Fifo_Read_Data[17]),
	.B(SRC_1_Fifo_Read_Data[17]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(Communication_CMD_MUX_0_CMD_Fifo_Write_Data[17])
);
defparam \CMD_Fifo_Write_Data[17] .INIT=16'hACA0;
// @98:157
  CFG4 \CMD_Fifo_Write_Data[16]  (
	.A(SRC_2_Fifo_Read_Data[16]),
	.B(SRC_1_Fifo_Read_Data[16]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(Communication_CMD_MUX_0_CMD_Fifo_Write_Data[16])
);
defparam \CMD_Fifo_Write_Data[16] .INIT=16'hACA0;
// @98:157
  CFG4 \CMD_Fifo_Write_Data[15]  (
	.A(SRC_2_Fifo_Read_Data[15]),
	.B(SRC_1_Fifo_Read_Data[15]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(Communication_CMD_MUX_0_CMD_Fifo_Write_Data[15])
);
defparam \CMD_Fifo_Write_Data[15] .INIT=16'hACA0;
// @98:157
  CFG4 \CMD_Fifo_Write_Data[14]  (
	.A(SRC_2_Fifo_Read_Data[14]),
	.B(SRC_1_Fifo_Read_Data[14]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(Communication_CMD_MUX_0_CMD_Fifo_Write_Data[14])
);
defparam \CMD_Fifo_Write_Data[14] .INIT=16'hACA0;
// @98:157
  CFG4 \CMD_Fifo_Write_Data[13]  (
	.A(SRC_2_Fifo_Read_Data[13]),
	.B(SRC_1_Fifo_Read_Data[13]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(Communication_CMD_MUX_0_CMD_Fifo_Write_Data[13])
);
defparam \CMD_Fifo_Write_Data[13] .INIT=16'hACA0;
// @98:157
  CFG4 \CMD_Fifo_Write_Data[12]  (
	.A(SRC_2_Fifo_Read_Data[12]),
	.B(SRC_1_Fifo_Read_Data[12]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(Communication_CMD_MUX_0_CMD_Fifo_Write_Data[12])
);
defparam \CMD_Fifo_Write_Data[12] .INIT=16'hACA0;
// @98:157
  CFG4 \CMD_Fifo_Write_Data[11]  (
	.A(SRC_2_Fifo_Read_Data[11]),
	.B(SRC_1_Fifo_Read_Data[11]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(Communication_CMD_MUX_0_CMD_Fifo_Write_Data[11])
);
defparam \CMD_Fifo_Write_Data[11] .INIT=16'hACA0;
// @98:157
  CFG4 \CMD_Fifo_Write_Data[10]  (
	.A(SRC_2_Fifo_Read_Data[10]),
	.B(SRC_1_Fifo_Read_Data[10]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(Communication_CMD_MUX_0_CMD_Fifo_Write_Data[10])
);
defparam \CMD_Fifo_Write_Data[10] .INIT=16'hACA0;
// @98:157
  CFG4 \CMD_Fifo_Write_Data[9]  (
	.A(SRC_2_Fifo_Read_Data[9]),
	.B(SRC_1_Fifo_Read_Data[9]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(Communication_CMD_MUX_0_CMD_Fifo_Write_Data[9])
);
defparam \CMD_Fifo_Write_Data[9] .INIT=16'hACA0;
// @98:157
  CFG4 \CMD_Fifo_Write_Data[8]  (
	.A(SRC_2_Fifo_Read_Data[8]),
	.B(SRC_1_Fifo_Read_Data[8]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(Communication_CMD_MUX_0_CMD_Fifo_Write_Data[8])
);
defparam \CMD_Fifo_Write_Data[8] .INIT=16'hACA0;
// @98:157
  CFG4 \CMD_Fifo_Write_Data[7]  (
	.A(SRC_2_Fifo_Read_Data[7]),
	.B(SRC_1_Fifo_Read_Data[7]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(Communication_CMD_MUX_0_CMD_Fifo_Write_Data[7])
);
defparam \CMD_Fifo_Write_Data[7] .INIT=16'hACA0;
// @98:157
  CFG4 \CMD_Fifo_Write_Data[6]  (
	.A(SRC_2_Fifo_Read_Data[6]),
	.B(SRC_1_Fifo_Read_Data[6]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(Communication_CMD_MUX_0_CMD_Fifo_Write_Data[6])
);
defparam \CMD_Fifo_Write_Data[6] .INIT=16'hACA0;
// @98:157
  CFG4 \CMD_Fifo_Write_Data[5]  (
	.A(SRC_2_Fifo_Read_Data[5]),
	.B(SRC_1_Fifo_Read_Data[5]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(Communication_CMD_MUX_0_CMD_Fifo_Write_Data[5])
);
defparam \CMD_Fifo_Write_Data[5] .INIT=16'hACA0;
// @98:157
  CFG4 \CMD_Fifo_Write_Data[4]  (
	.A(SRC_2_Fifo_Read_Data[4]),
	.B(SRC_1_Fifo_Read_Data[4]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(Communication_CMD_MUX_0_CMD_Fifo_Write_Data[4])
);
defparam \CMD_Fifo_Write_Data[4] .INIT=16'hACA0;
// @98:157
  CFG4 \CMD_Fifo_Write_Data[3]  (
	.A(SRC_2_Fifo_Read_Data[3]),
	.B(SRC_1_Fifo_Read_Data[3]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(Communication_CMD_MUX_0_CMD_Fifo_Write_Data[3])
);
defparam \CMD_Fifo_Write_Data[3] .INIT=16'hACA0;
// @98:157
  CFG4 \CMD_Fifo_Write_Data[2]  (
	.A(SRC_2_Fifo_Read_Data[2]),
	.B(SRC_1_Fifo_Read_Data[2]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(Communication_CMD_MUX_0_CMD_Fifo_Write_Data[2])
);
defparam \CMD_Fifo_Write_Data[2] .INIT=16'hACA0;
// @98:157
  CFG4 \CMD_Fifo_Write_Data[1]  (
	.A(SRC_2_Fifo_Read_Data[1]),
	.B(SRC_1_Fifo_Read_Data[1]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(Communication_CMD_MUX_0_CMD_Fifo_Write_Data[1])
);
defparam \CMD_Fifo_Write_Data[1] .INIT=16'hACA0;
// @98:157
  CFG4 \CMD_Fifo_Write_Data[0]  (
	.A(SRC_2_Fifo_Read_Data[0]),
	.B(SRC_1_Fifo_Read_Data[0]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(Communication_CMD_MUX_0_CMD_Fifo_Write_Data[0])
);
defparam \CMD_Fifo_Write_Data[0] .INIT=16'hACA0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Communication_CMD_MUX */

module Communication_ANW_MUX (
  COREFIFO_C3_0_Q,
  state_reg,
  COREFIFO_C3_0_EMPTY,
  DEST_1_Fifo_Write_Enable,
  DEST_2_Fifo_Write_Enable,
  DEST_1_Fifo_Full,
  DEST_2_Fifo_Full,
  Communication_ANW_MUX_0_ANW_Fifo_Read_Enable,
  Clock,
  dff_arst
)
;
input [35:32] COREFIFO_C3_0_Q ;
output [1:0] state_reg ;
input COREFIFO_C3_0_EMPTY ;
output DEST_1_Fifo_Write_Enable ;
output DEST_2_Fifo_Write_Enable ;
input DEST_1_Fifo_Full ;
input DEST_2_Fifo_Full ;
output Communication_ANW_MUX_0_ANW_Fifo_Read_Enable ;
input Clock ;
input dff_arst ;
wire COREFIFO_C3_0_EMPTY ;
wire DEST_1_Fifo_Write_Enable ;
wire DEST_2_Fifo_Write_Enable ;
wire DEST_1_Fifo_Full ;
wire DEST_2_Fifo_Full ;
wire Communication_ANW_MUX_0_ANW_Fifo_Read_Enable ;
wire Clock ;
wire dff_arst ;
wire [1:0] Communication_vote_vector_Z;
wire VCC ;
wire N_16_i ;
wire GND ;
wire N_24 ;
wire communication_vote_vector7_Z ;
wire communication_vote_vector6_Z ;
wire Fifo_Full ;
wire N_71 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
// @97:67
  SLE \state_reg_Z[1]  (
	.Q(state_reg[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_16_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @97:67
  SLE \state_reg_Z[0]  (
	.Q(state_reg[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_24),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @97:143
  SLE \Communication_vote_vector[1]  (
	.Q(Communication_vote_vector_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(communication_vote_vector7_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @97:143
  SLE \Communication_vote_vector[0]  (
	.Q(Communication_vote_vector_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(communication_vote_vector6_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @97:67
  CFG2 \state_reg_ns_0_x4_0_x2[1]  (
	.A(state_reg[0]),
	.B(state_reg[1]),
	.Y(N_16_i)
);
defparam \state_reg_ns_0_x4_0_x2[1] .INIT=4'h6;
// @97:67
  CFG2 state_reg_s1_0_a2_0_a2 (
	.A(state_reg[0]),
	.B(state_reg[1]),
	.Y(Communication_ANW_MUX_0_ANW_Fifo_Read_Enable)
);
defparam state_reg_s1_0_a2_0_a2.INIT=4'h2;
// @97:176
  CFG4 Fifo_Full_1_iv_0 (
	.A(DEST_2_Fifo_Full),
	.B(DEST_1_Fifo_Full),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(Fifo_Full)
);
defparam Fifo_Full_1_iv_0.INIT=16'hECA0;
// @97:201
  CFG3 DEST_2_Fifo_Write_Enable_0_a2 (
	.A(state_reg[1]),
	.B(state_reg[0]),
	.C(Communication_vote_vector_Z[1]),
	.Y(DEST_2_Fifo_Write_Enable)
);
defparam DEST_2_Fifo_Write_Enable_0_a2.INIT=8'h80;
// @97:201
  CFG3 DEST_1_Fifo_Write_Enable_0_a2 (
	.A(state_reg[1]),
	.B(state_reg[0]),
	.C(Communication_vote_vector_Z[0]),
	.Y(DEST_1_Fifo_Write_Enable)
);
defparam DEST_1_Fifo_Write_Enable_0_a2.INIT=8'h80;
// @97:67
  CFG4 \state_reg_ns_i_i_a2[0]  (
	.A(Fifo_Full),
	.B(COREFIFO_C3_0_EMPTY),
	.C(state_reg[1]),
	.D(state_reg[0]),
	.Y(N_24)
);
defparam \state_reg_ns_i_i_a2[0] .INIT=16'h0053;
// @97:150
  CFG4 communication_vote_vector6 (
	.A(COREFIFO_C3_0_Q[35]),
	.B(COREFIFO_C3_0_Q[34]),
	.C(COREFIFO_C3_0_Q[33]),
	.D(COREFIFO_C3_0_Q[32]),
	.Y(communication_vote_vector6_Z)
);
defparam communication_vote_vector6.INIT=16'h0100;
// @97:153
  CFG4 communication_vote_vector7 (
	.A(COREFIFO_C3_0_Q[35]),
	.B(COREFIFO_C3_0_Q[34]),
	.C(COREFIFO_C3_0_Q[33]),
	.D(COREFIFO_C3_0_Q[32]),
	.Y(communication_vote_vector7_Z)
);
defparam communication_vote_vector7.INIT=16'h0010;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Communication_ANW_MUX */

module Command_Decoder (
  state_reg_0_d0,
  state_reg_1_d0,
  state_reg_5,
  state_reg_3,
  state_reg_0_4,
  state_reg_0_1,
  state_reg_0_0,
  state_reg_1_0,
  COREFIFO_C1_0_Q,
  Command_Decoder_0_AE_CMD_Data,
  decode_vector_0,
  TRG_data,
  TRG_addr,
  COREFIFO_C1_0_EMPTY,
  N_59_i,
  ADI_SPI_0_busy,
  TRG_busy,
  TRG_enable_cmd_i_i_a2_1z,
  enable_cmd,
  N_119,
  Command_Decoder_0_Fifo_Read_Enable,
  Command_Decoder_0_AE_enable_cmd,
  RW,
  dff_arst,
  Clock
)
;
output state_reg_0_d0 ;
output state_reg_1_d0 ;
output state_reg_5 ;
input state_reg_3 ;
input state_reg_0_4 ;
input state_reg_0_1 ;
input state_reg_0_0 ;
input state_reg_1_0 ;
input [39:0] COREFIFO_C1_0_Q ;
output [39:24] Command_Decoder_0_AE_CMD_Data ;
output decode_vector_0 ;
output [15:0] TRG_data ;
output [7:0] TRG_addr ;
input COREFIFO_C1_0_EMPTY ;
output N_59_i ;
input ADI_SPI_0_busy ;
input TRG_busy ;
output TRG_enable_cmd_i_i_a2_1z ;
output enable_cmd ;
output N_119 ;
output Command_Decoder_0_Fifo_Read_Enable ;
output Command_Decoder_0_AE_enable_cmd ;
output RW ;
input dff_arst ;
input Clock ;
wire state_reg_0_d0 ;
wire state_reg_1_d0 ;
wire state_reg_5 ;
wire state_reg_3 ;
wire state_reg_0_4 ;
wire state_reg_0_1 ;
wire state_reg_0_0 ;
wire state_reg_1_0 ;
wire decode_vector_0 ;
wire COREFIFO_C1_0_EMPTY ;
wire N_59_i ;
wire ADI_SPI_0_busy ;
wire TRG_busy ;
wire TRG_enable_cmd_i_i_a2_1z ;
wire enable_cmd ;
wire N_119 ;
wire Command_Decoder_0_Fifo_Read_Enable ;
wire Command_Decoder_0_AE_enable_cmd ;
wire RW ;
wire dff_arst ;
wire Clock ;
wire [31:0] counter_Z;
wire [30:0] counter_s;
wire [31:31] counter_s_Z;
wire [9:1] state_reg_ns;
wire [9:2] state_reg_Z;
wire [3:0] decode_vector_6;
wire [3:0] decode_vector_Z;
wire [30:1] counter_cry_Z;
wire [30:1] counter_cry_Y;
wire [31:31] counter_s_FCO;
wire [31:31] counter_s_Y;
wire [6:6] state_reg_ns_i_o2_0_Z;
wire [4:4] state_reg_ns_i_0_0_Z;
wire [0:0] state_reg_ns_i_0_4_Z;
wire [0:0] state_reg_ns_i_0_3_Z;
wire [6:6] state_reg_ns_i_a2_0;
wire [0:0] state_reg_ns_i_0_6_Z;
wire VCC ;
wire N_147_i_i ;
wire GND ;
wire faultcounter_elapsed3 ;
wire Not_Decode_Value_Z ;
wire Not_Decode_Value_1 ;
wire Has_Answer_2 ;
wire N_135_i ;
wire N_36_i ;
wire N_132_i ;
wire N_130_i ;
wire N_125_i ;
wire counter_s_847_FCO ;
wire counter_s_847_S ;
wire counter_s_847_Y ;
wire decode_vector_6_1dflt_1_1_Z ;
wire Has_Answer_2_0dflt_1_Z ;
wire Not_Decode_Value_1_3 ;
wire m7 ;
wire N_62 ;
wire N_15 ;
wire faultcounter_elapsed3lto31_2 ;
wire faultcounter_elapsed3lto25_2 ;
wire faultcounter_elapsed3lto17_2 ;
wire faultcounter_elapsed3lto13_2 ;
wire decode_vector_6_0dflt_1_Z ;
wire decode_vector_6_2dflt_1_Z ;
wire faultcounter_elapsed3lto8_i_a2_5 ;
wire faultcounter_elapsed3lto8_i_a2_4 ;
wire FaultCounter_Reset_N_i_a2_0_a2_3_Z ;
wire N_322 ;
wire N_119_0 ;
wire N_618_3 ;
wire N_60 ;
wire N_63 ;
wire N_619 ;
wire un1_decode_vector6_i_1_Z ;
wire N_318 ;
wire N_593 ;
wire faultcounter_elapsed3lto8_i_a2 ;
wire N_319 ;
wire faultcounter_elapsed3lt18 ;
wire faultcounter_elapsed3lt25 ;
wire faultcounter_elapsed3lt26 ;
wire N_51 ;
wire N_50 ;
wire N_49 ;
wire N_48 ;
wire N_47 ;
wire N_46 ;
wire N_45 ;
wire N_44 ;
wire N_43 ;
wire N_42 ;
  CFG1 \counter_RNO[0]  (
	.A(counter_Z[0]),
	.Y(counter_s[0])
);
defparam \counter_RNO[0] .INIT=2'h1;
// @111:455
  SLE \counter[31]  (
	.Q(counter_Z[31]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s_Z[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:455
  SLE \counter[30]  (
	.Q(counter_Z[30]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:455
  SLE \counter[29]  (
	.Q(counter_Z[29]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:455
  SLE \counter[28]  (
	.Q(counter_Z[28]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:455
  SLE \counter[27]  (
	.Q(counter_Z[27]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:455
  SLE \counter[26]  (
	.Q(counter_Z[26]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:455
  SLE \counter[25]  (
	.Q(counter_Z[25]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:455
  SLE \counter[24]  (
	.Q(counter_Z[24]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:455
  SLE \counter[23]  (
	.Q(counter_Z[23]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:455
  SLE \counter[22]  (
	.Q(counter_Z[22]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:455
  SLE \counter[21]  (
	.Q(counter_Z[21]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:455
  SLE \counter[20]  (
	.Q(counter_Z[20]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:455
  SLE \counter[19]  (
	.Q(counter_Z[19]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:455
  SLE \counter[18]  (
	.Q(counter_Z[18]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:455
  SLE \counter[17]  (
	.Q(counter_Z[17]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:455
  SLE \counter[16]  (
	.Q(counter_Z[16]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:455
  SLE \counter[15]  (
	.Q(counter_Z[15]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:455
  SLE \counter[14]  (
	.Q(counter_Z[14]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:455
  SLE \counter[13]  (
	.Q(counter_Z[13]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:455
  SLE \counter[12]  (
	.Q(counter_Z[12]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:455
  SLE \counter[11]  (
	.Q(counter_Z[11]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:455
  SLE \counter[10]  (
	.Q(counter_Z[10]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:455
  SLE \counter[9]  (
	.Q(counter_Z[9]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:455
  SLE \counter[8]  (
	.Q(counter_Z[8]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:455
  SLE \counter[7]  (
	.Q(counter_Z[7]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:455
  SLE \counter[6]  (
	.Q(counter_Z[6]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:455
  SLE \counter[5]  (
	.Q(counter_Z[5]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:455
  SLE \counter[4]  (
	.Q(counter_Z[4]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:455
  SLE \counter[3]  (
	.Q(counter_Z[3]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:455
  SLE \counter[2]  (
	.Q(counter_Z[2]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:455
  SLE \counter[1]  (
	.Q(counter_Z[1]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:455
  SLE \counter[0]  (
	.Q(counter_Z[0]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:455
  SLE FaultCounter_Elapsed (
	.Q(state_reg_ns[9]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(faultcounter_elapsed3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:363
  SLE Not_Decode_Value (
	.Q(Not_Decode_Value_Z),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Not_Decode_Value_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:363
  SLE Has_Answer (
	.Q(RW),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Has_Answer_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:130
  SLE \state_reg[0]  (
	.Q(state_reg_0_d0),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_ns[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:130
  SLE \state_reg[1]  (
	.Q(state_reg_1_d0),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_ns[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:130
  SLE \state_reg[2]  (
	.Q(state_reg_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_135_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:130
  SLE \state_reg[3]  (
	.Q(Command_Decoder_0_AE_enable_cmd),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_36_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:130
  SLE \state_reg[4]  (
	.Q(state_reg_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_132_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:130
  SLE \state_reg[5]  (
	.Q(state_reg_5),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_130_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:130
  SLE \state_reg[6]  (
	.Q(state_reg_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_ns[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:130
  SLE \state_reg[7]  (
	.Q(state_reg_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_ns[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:130
  SLE \state_reg[8]  (
	.Q(Command_Decoder_0_Fifo_Read_Enable),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:130
  SLE \state_reg[9]  (
	.Q(state_reg_Z[9]),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_125_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:328
  SLE cmd_CDb (
	.Q(Command_Decoder_0_AE_CMD_Data[31]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[31]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:328
  SLE cmd_status_err (
	.Q(Command_Decoder_0_AE_CMD_Data[39]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[39]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:328
  SLE \AE_CMD_Data[12]  (
	.Q(TRG_data[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[12]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:328
  SLE \AE_CMD_Data[11]  (
	.Q(TRG_data[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[11]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:328
  SLE \AE_CMD_Data[10]  (
	.Q(TRG_data[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[10]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:328
  SLE \AE_CMD_Data[9]  (
	.Q(TRG_data[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[9]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:328
  SLE \AE_CMD_Data[8]  (
	.Q(TRG_data[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[8]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:328
  SLE \AE_CMD_Data[7]  (
	.Q(TRG_data[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[7]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:328
  SLE \AE_CMD_Data[6]  (
	.Q(TRG_data[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[6]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:328
  SLE \AE_CMD_Data[5]  (
	.Q(TRG_data[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[5]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:328
  SLE \AE_CMD_Data[4]  (
	.Q(TRG_data[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[4]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:328
  SLE \AE_CMD_Data[3]  (
	.Q(TRG_data[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[3]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:328
  SLE \AE_CMD_Data[2]  (
	.Q(TRG_data[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[2]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:328
  SLE \AE_CMD_Data[1]  (
	.Q(TRG_data[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[1]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:328
  SLE \AE_CMD_Data[0]  (
	.Q(TRG_data[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[0]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:328
  SLE \AE_CMD_Data[24]  (
	.Q(Command_Decoder_0_AE_CMD_Data[24]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[24]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:328
  SLE \AE_CMD_Data[23]  (
	.Q(TRG_addr[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[23]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:328
  SLE \AE_CMD_Data[22]  (
	.Q(TRG_addr[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[22]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:328
  SLE \AE_CMD_Data[21]  (
	.Q(TRG_addr[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[21]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:328
  SLE \AE_CMD_Data[20]  (
	.Q(TRG_addr[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[20]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:328
  SLE \AE_CMD_Data[19]  (
	.Q(TRG_addr[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[19]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:328
  SLE \AE_CMD_Data[18]  (
	.Q(TRG_addr[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[18]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:328
  SLE \AE_CMD_Data[17]  (
	.Q(TRG_addr[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[17]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:328
  SLE \AE_CMD_Data[16]  (
	.Q(TRG_addr[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[16]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:328
  SLE \AE_CMD_Data[15]  (
	.Q(TRG_data[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[15]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:328
  SLE \AE_CMD_Data[14]  (
	.Q(TRG_data[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[14]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:328
  SLE \AE_CMD_Data[13]  (
	.Q(TRG_data[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[13]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:328
  SLE \AE_CMD_Data[38]  (
	.Q(Command_Decoder_0_AE_CMD_Data[38]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[38]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:328
  SLE \AE_CMD_Data[37]  (
	.Q(Command_Decoder_0_AE_CMD_Data[37]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[37]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:328
  SLE \AE_CMD_Data[36]  (
	.Q(Command_Decoder_0_AE_CMD_Data[36]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[36]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:328
  SLE \AE_CMD_Data[35]  (
	.Q(Command_Decoder_0_AE_CMD_Data[35]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[35]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:328
  SLE \AE_CMD_Data[34]  (
	.Q(Command_Decoder_0_AE_CMD_Data[34]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[34]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:328
  SLE \AE_CMD_Data[33]  (
	.Q(Command_Decoder_0_AE_CMD_Data[33]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[33]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:328
  SLE \AE_CMD_Data[32]  (
	.Q(Command_Decoder_0_AE_CMD_Data[32]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[32]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:328
  SLE \AE_CMD_Data[30]  (
	.Q(Command_Decoder_0_AE_CMD_Data[30]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[30]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:328
  SLE \AE_CMD_Data[29]  (
	.Q(Command_Decoder_0_AE_CMD_Data[29]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[29]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:363
  SLE \decode_vector[1]  (
	.Q(decode_vector_0),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(decode_vector_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:363
  SLE \decode_vector[0]  (
	.Q(decode_vector_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(decode_vector_6[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:328
  SLE \cmd_ID[4]  (
	.Q(Command_Decoder_0_AE_CMD_Data[28]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[28]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:328
  SLE \cmd_ID[3]  (
	.Q(Command_Decoder_0_AE_CMD_Data[27]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[27]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:328
  SLE \cmd_ID[2]  (
	.Q(Command_Decoder_0_AE_CMD_Data[26]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[26]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:328
  SLE \cmd_ID[1]  (
	.Q(Command_Decoder_0_AE_CMD_Data[25]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[25]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:363
  SLE \decode_vector[3]  (
	.Q(decode_vector_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(decode_vector_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:363
  SLE \decode_vector[2]  (
	.Q(decode_vector_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(decode_vector_6[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:455
  ARI1 counter_s_847 (
	.FCO(counter_s_847_FCO),
	.S(counter_s_847_S),
	.Y(counter_s_847_Y),
	.B(counter_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam counter_s_847.INIT=20'h4AA00;
// @111:455
  ARI1 \counter_cry[1]  (
	.FCO(counter_cry_Z[1]),
	.S(counter_s[1]),
	.Y(counter_cry_Y[1]),
	.B(counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_s_847_FCO)
);
defparam \counter_cry[1] .INIT=20'h4AA00;
// @111:455
  ARI1 \counter_cry[2]  (
	.FCO(counter_cry_Z[2]),
	.S(counter_s[2]),
	.Y(counter_cry_Y[2]),
	.B(counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[1])
);
defparam \counter_cry[2] .INIT=20'h4AA00;
// @111:455
  ARI1 \counter_cry[3]  (
	.FCO(counter_cry_Z[3]),
	.S(counter_s[3]),
	.Y(counter_cry_Y[3]),
	.B(counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[2])
);
defparam \counter_cry[3] .INIT=20'h4AA00;
// @111:455
  ARI1 \counter_cry[4]  (
	.FCO(counter_cry_Z[4]),
	.S(counter_s[4]),
	.Y(counter_cry_Y[4]),
	.B(counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[3])
);
defparam \counter_cry[4] .INIT=20'h4AA00;
// @111:455
  ARI1 \counter_cry[5]  (
	.FCO(counter_cry_Z[5]),
	.S(counter_s[5]),
	.Y(counter_cry_Y[5]),
	.B(counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[4])
);
defparam \counter_cry[5] .INIT=20'h4AA00;
// @111:455
  ARI1 \counter_cry[6]  (
	.FCO(counter_cry_Z[6]),
	.S(counter_s[6]),
	.Y(counter_cry_Y[6]),
	.B(counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[5])
);
defparam \counter_cry[6] .INIT=20'h4AA00;
// @111:455
  ARI1 \counter_cry[7]  (
	.FCO(counter_cry_Z[7]),
	.S(counter_s[7]),
	.Y(counter_cry_Y[7]),
	.B(counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[6])
);
defparam \counter_cry[7] .INIT=20'h4AA00;
// @111:455
  ARI1 \counter_cry[8]  (
	.FCO(counter_cry_Z[8]),
	.S(counter_s[8]),
	.Y(counter_cry_Y[8]),
	.B(counter_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[7])
);
defparam \counter_cry[8] .INIT=20'h4AA00;
// @111:455
  ARI1 \counter_cry[9]  (
	.FCO(counter_cry_Z[9]),
	.S(counter_s[9]),
	.Y(counter_cry_Y[9]),
	.B(counter_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[8])
);
defparam \counter_cry[9] .INIT=20'h4AA00;
// @111:455
  ARI1 \counter_cry[10]  (
	.FCO(counter_cry_Z[10]),
	.S(counter_s[10]),
	.Y(counter_cry_Y[10]),
	.B(counter_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[9])
);
defparam \counter_cry[10] .INIT=20'h4AA00;
// @111:455
  ARI1 \counter_cry[11]  (
	.FCO(counter_cry_Z[11]),
	.S(counter_s[11]),
	.Y(counter_cry_Y[11]),
	.B(counter_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[10])
);
defparam \counter_cry[11] .INIT=20'h4AA00;
// @111:455
  ARI1 \counter_cry[12]  (
	.FCO(counter_cry_Z[12]),
	.S(counter_s[12]),
	.Y(counter_cry_Y[12]),
	.B(counter_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[11])
);
defparam \counter_cry[12] .INIT=20'h4AA00;
// @111:455
  ARI1 \counter_cry[13]  (
	.FCO(counter_cry_Z[13]),
	.S(counter_s[13]),
	.Y(counter_cry_Y[13]),
	.B(counter_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[12])
);
defparam \counter_cry[13] .INIT=20'h4AA00;
// @111:455
  ARI1 \counter_cry[14]  (
	.FCO(counter_cry_Z[14]),
	.S(counter_s[14]),
	.Y(counter_cry_Y[14]),
	.B(counter_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[13])
);
defparam \counter_cry[14] .INIT=20'h4AA00;
// @111:455
  ARI1 \counter_cry[15]  (
	.FCO(counter_cry_Z[15]),
	.S(counter_s[15]),
	.Y(counter_cry_Y[15]),
	.B(counter_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[14])
);
defparam \counter_cry[15] .INIT=20'h4AA00;
// @111:455
  ARI1 \counter_cry[16]  (
	.FCO(counter_cry_Z[16]),
	.S(counter_s[16]),
	.Y(counter_cry_Y[16]),
	.B(counter_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[15])
);
defparam \counter_cry[16] .INIT=20'h4AA00;
// @111:455
  ARI1 \counter_cry[17]  (
	.FCO(counter_cry_Z[17]),
	.S(counter_s[17]),
	.Y(counter_cry_Y[17]),
	.B(counter_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[16])
);
defparam \counter_cry[17] .INIT=20'h4AA00;
// @111:455
  ARI1 \counter_cry[18]  (
	.FCO(counter_cry_Z[18]),
	.S(counter_s[18]),
	.Y(counter_cry_Y[18]),
	.B(counter_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[17])
);
defparam \counter_cry[18] .INIT=20'h4AA00;
// @111:455
  ARI1 \counter_cry[19]  (
	.FCO(counter_cry_Z[19]),
	.S(counter_s[19]),
	.Y(counter_cry_Y[19]),
	.B(counter_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[18])
);
defparam \counter_cry[19] .INIT=20'h4AA00;
// @111:455
  ARI1 \counter_cry[20]  (
	.FCO(counter_cry_Z[20]),
	.S(counter_s[20]),
	.Y(counter_cry_Y[20]),
	.B(counter_Z[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[19])
);
defparam \counter_cry[20] .INIT=20'h4AA00;
// @111:455
  ARI1 \counter_cry[21]  (
	.FCO(counter_cry_Z[21]),
	.S(counter_s[21]),
	.Y(counter_cry_Y[21]),
	.B(counter_Z[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[20])
);
defparam \counter_cry[21] .INIT=20'h4AA00;
// @111:455
  ARI1 \counter_cry[22]  (
	.FCO(counter_cry_Z[22]),
	.S(counter_s[22]),
	.Y(counter_cry_Y[22]),
	.B(counter_Z[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[21])
);
defparam \counter_cry[22] .INIT=20'h4AA00;
// @111:455
  ARI1 \counter_cry[23]  (
	.FCO(counter_cry_Z[23]),
	.S(counter_s[23]),
	.Y(counter_cry_Y[23]),
	.B(counter_Z[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[22])
);
defparam \counter_cry[23] .INIT=20'h4AA00;
// @111:455
  ARI1 \counter_cry[24]  (
	.FCO(counter_cry_Z[24]),
	.S(counter_s[24]),
	.Y(counter_cry_Y[24]),
	.B(counter_Z[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[23])
);
defparam \counter_cry[24] .INIT=20'h4AA00;
// @111:455
  ARI1 \counter_cry[25]  (
	.FCO(counter_cry_Z[25]),
	.S(counter_s[25]),
	.Y(counter_cry_Y[25]),
	.B(counter_Z[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[24])
);
defparam \counter_cry[25] .INIT=20'h4AA00;
// @111:455
  ARI1 \counter_cry[26]  (
	.FCO(counter_cry_Z[26]),
	.S(counter_s[26]),
	.Y(counter_cry_Y[26]),
	.B(counter_Z[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[25])
);
defparam \counter_cry[26] .INIT=20'h4AA00;
// @111:455
  ARI1 \counter_cry[27]  (
	.FCO(counter_cry_Z[27]),
	.S(counter_s[27]),
	.Y(counter_cry_Y[27]),
	.B(counter_Z[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[26])
);
defparam \counter_cry[27] .INIT=20'h4AA00;
// @111:455
  ARI1 \counter_cry[28]  (
	.FCO(counter_cry_Z[28]),
	.S(counter_s[28]),
	.Y(counter_cry_Y[28]),
	.B(counter_Z[28]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[27])
);
defparam \counter_cry[28] .INIT=20'h4AA00;
// @111:455
  ARI1 \counter_cry[29]  (
	.FCO(counter_cry_Z[29]),
	.S(counter_s[29]),
	.Y(counter_cry_Y[29]),
	.B(counter_Z[29]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[28])
);
defparam \counter_cry[29] .INIT=20'h4AA00;
// @111:455
  ARI1 \counter_s[31]  (
	.FCO(counter_s_FCO[31]),
	.S(counter_s_Z[31]),
	.Y(counter_s_Y[31]),
	.B(counter_Z[31]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[30])
);
defparam \counter_s[31] .INIT=20'h4AA00;
// @111:455
  ARI1 \counter_cry[30]  (
	.FCO(counter_cry_Z[30]),
	.S(counter_s[30]),
	.Y(counter_cry_Y[30]),
	.B(counter_Z[30]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[29])
);
defparam \counter_cry[30] .INIT=20'h4AA00;
// @111:371
  CFG4 decode_vector_6_1dflt_1_1 (
	.A(Command_Decoder_0_AE_CMD_Data[27]),
	.B(Command_Decoder_0_AE_CMD_Data[30]),
	.C(Command_Decoder_0_AE_CMD_Data[26]),
	.D(Command_Decoder_0_AE_CMD_Data[28]),
	.Y(decode_vector_6_1dflt_1_1_Z)
);
defparam decode_vector_6_1dflt_1_1.INIT=16'h0100;
// @111:371
  CFG4 Has_Answer_2_0dflt (
	.A(Has_Answer_2_0dflt_1_Z),
	.B(Command_Decoder_0_AE_CMD_Data[24]),
	.C(Not_Decode_Value_1_3),
	.D(m7),
	.Y(Has_Answer_2)
);
defparam Has_Answer_2_0dflt.INIT=16'h0F02;
// @111:371
  CFG4 Has_Answer_2_0dflt_1 (
	.A(Command_Decoder_0_AE_CMD_Data[29]),
	.B(Command_Decoder_0_AE_CMD_Data[28]),
	.C(Command_Decoder_0_AE_CMD_Data[26]),
	.D(Command_Decoder_0_AE_CMD_Data[25]),
	.Y(Has_Answer_2_0dflt_1_Z)
);
defparam Has_Answer_2_0dflt_1.INIT=16'h2C20;
// @111:130
  CFG2 \state_reg_ns_i_o2_0[6]  (
	.A(RW),
	.B(state_reg_Z[4]),
	.Y(state_reg_ns_i_o2_0_Z[6])
);
defparam \state_reg_ns_i_o2_0[6] .INIT=4'h7;
// @111:118
  CFG2 SYS_enable_cmd_i (
	.A(state_reg_5),
	.B(decode_vector_Z[0]),
	.Y(N_119)
);
defparam SYS_enable_cmd_i.INIT=4'h7;
// @111:120
  CFG2 ADCSPI_enable_cmd_i_i_a2 (
	.A(state_reg_5),
	.B(decode_vector_Z[2]),
	.Y(enable_cmd)
);
defparam ADCSPI_enable_cmd_i_i_a2.INIT=4'h8;
// @111:121
  CFG2 TRG_enable_cmd_i_i_a2 (
	.A(decode_vector_Z[3]),
	.B(state_reg_5),
	.Y(TRG_enable_cmd_i_i_a2_1z)
);
defparam TRG_enable_cmd_i_i_a2.INIT=4'h8;
// @111:130
  CFG2 \state_reg_ns_a2_0_a2[3]  (
	.A(state_reg_Z[7]),
	.B(state_reg_ns[9]),
	.Y(state_reg_ns[3])
);
defparam \state_reg_ns_a2_0_a2[3] .INIT=4'h2;
// @111:130
  CFG2 \state_reg_ns_a2_0_a2[2]  (
	.A(Command_Decoder_0_Fifo_Read_Enable),
	.B(state_reg_ns[9]),
	.Y(state_reg_ns[2])
);
defparam \state_reg_ns_a2_0_a2[2] .INIT=4'h2;
// @111:130
  CFG2 \state_reg_ns_i_0_o2_0[0]  (
	.A(state_reg_5),
	.B(Not_Decode_Value_Z),
	.Y(N_62)
);
defparam \state_reg_ns_i_0_o2_0[0] .INIT=4'hD;
// @111:371
  CFG2 \Has_Answer_2.m1  (
	.A(Command_Decoder_0_AE_CMD_Data[26]),
	.B(Command_Decoder_0_AE_CMD_Data[24]),
	.Y(N_15)
);
defparam \Has_Answer_2.m1 .INIT=4'h6;
// @111:423
  CFG2 un1_decode_vector6_i_3 (
	.A(Command_Decoder_0_AE_CMD_Data[27]),
	.B(Command_Decoder_0_AE_CMD_Data[30]),
	.Y(Not_Decode_Value_1_3)
);
defparam un1_decode_vector6_i_3.INIT=4'hE;
// @89:2101
  CFG4 \op_gt.faultcounter_elapsed3lto31_2  (
	.A(counter_Z[31]),
	.B(counter_Z[30]),
	.C(counter_Z[29]),
	.D(counter_Z[28]),
	.Y(faultcounter_elapsed3lto31_2)
);
defparam \op_gt.faultcounter_elapsed3lto31_2 .INIT=16'hFFFE;
// @89:2101
  CFG3 \op_gt.faultcounter_elapsed3lto25_2  (
	.A(counter_Z[25]),
	.B(counter_Z[24]),
	.C(counter_Z[23]),
	.Y(faultcounter_elapsed3lto25_2)
);
defparam \op_gt.faultcounter_elapsed3lto25_2 .INIT=8'h80;
// @89:2101
  CFG4 \op_gt.faultcounter_elapsed3lto17_2  (
	.A(counter_Z[17]),
	.B(counter_Z[16]),
	.C(counter_Z[15]),
	.D(counter_Z[14]),
	.Y(faultcounter_elapsed3lto17_2)
);
defparam \op_gt.faultcounter_elapsed3lto17_2 .INIT=16'h8000;
// @89:2101
  CFG4 \op_gt.faultcounter_elapsed3lto13_2  (
	.A(counter_Z[13]),
	.B(counter_Z[12]),
	.C(counter_Z[11]),
	.D(counter_Z[10]),
	.Y(faultcounter_elapsed3lto13_2)
);
defparam \op_gt.faultcounter_elapsed3lto13_2 .INIT=16'hFFFE;
// @111:371
  CFG4 decode_vector_6_0dflt_1 (
	.A(Command_Decoder_0_AE_CMD_Data[29]),
	.B(Command_Decoder_0_AE_CMD_Data[28]),
	.C(Command_Decoder_0_AE_CMD_Data[26]),
	.D(Command_Decoder_0_AE_CMD_Data[25]),
	.Y(decode_vector_6_0dflt_1_Z)
);
defparam decode_vector_6_0dflt_1.INIT=16'h0110;
// @111:371
  CFG3 decode_vector_6_2dflt_1 (
	.A(Command_Decoder_0_AE_CMD_Data[29]),
	.B(Command_Decoder_0_AE_CMD_Data[28]),
	.C(Command_Decoder_0_AE_CMD_Data[26]),
	.Y(decode_vector_6_2dflt_1_Z)
);
defparam decode_vector_6_2dflt_1.INIT=8'h20;
// @89:2101
  CFG4 \op_gt.faultcounter_elapsed3lto8_i_a2_5  (
	.A(counter_Z[5]),
	.B(counter_Z[4]),
	.C(counter_Z[3]),
	.D(counter_Z[2]),
	.Y(faultcounter_elapsed3lto8_i_a2_5)
);
defparam \op_gt.faultcounter_elapsed3lto8_i_a2_5 .INIT=16'h0001;
// @89:2101
  CFG3 \op_gt.faultcounter_elapsed3lto8_i_a2_4  (
	.A(counter_Z[8]),
	.B(counter_Z[1]),
	.C(counter_Z[0]),
	.Y(faultcounter_elapsed3lto8_i_a2_4)
);
defparam \op_gt.faultcounter_elapsed3lto8_i_a2_4 .INIT=8'h01;
// @111:216
  CFG4 FaultCounter_Reset_N_i_a2_0_a2_3 (
	.A(Command_Decoder_0_Fifo_Read_Enable),
	.B(state_reg_Z[6]),
	.C(state_reg_5),
	.D(state_reg_Z[4]),
	.Y(FaultCounter_Reset_N_i_a2_0_a2_3_Z)
);
defparam FaultCounter_Reset_N_i_a2_0_a2_3.INIT=16'h0001;
// @111:423
  CFG4 un1_decode_vector6_i_a7_2 (
	.A(Command_Decoder_0_AE_CMD_Data[29]),
	.B(Command_Decoder_0_AE_CMD_Data[28]),
	.C(Command_Decoder_0_AE_CMD_Data[26]),
	.D(Command_Decoder_0_AE_CMD_Data[25]),
	.Y(N_322)
);
defparam un1_decode_vector6_i_a7_2.INIT=16'h0002;
// @111:130
  CFG3 \state_reg_ns_i_0_o2_3[0]  (
	.A(state_reg_Z[4]),
	.B(Command_Decoder_0_AE_enable_cmd),
	.C(N_62),
	.Y(N_119_0)
);
defparam \state_reg_ns_i_0_o2_3[0] .INIT=8'hEF;
// @111:130
  CFG4 \state_reg_ns_i_0_a2_0[5]  (
	.A(decode_vector_Z[3]),
	.B(decode_vector_Z[2]),
	.C(decode_vector_0),
	.D(decode_vector_Z[0]),
	.Y(N_618_3)
);
defparam \state_reg_ns_i_0_a2_0[5] .INIT=16'h0001;
// @111:130
  CFG3 \state_reg_ns_a2_0_a2[8]  (
	.A(state_reg_ns[9]),
	.B(Command_Decoder_0_AE_CMD_Data[39]),
	.C(state_reg_Z[6]),
	.Y(state_reg_ns[8])
);
defparam \state_reg_ns_a2_0_a2[8] .INIT=8'h40;
// @111:130
  CFG4 \state_reg_ns_i_0_o2[5]  (
	.A(state_reg_0_4),
	.B(state_reg_1_0),
	.C(TRG_busy),
	.D(ADI_SPI_0_busy),
	.Y(N_60)
);
defparam \state_reg_ns_i_0_o2[5] .INIT=16'hFFF7;
// @111:130
  CFG3 \state_reg_ns_i_0_o2[7]  (
	.A(state_reg_0_1),
	.B(state_reg_0_0),
	.C(state_reg_3),
	.Y(N_63)
);
defparam \state_reg_ns_i_0_o2[7] .INIT=8'hFE;
// @110:89
  CFG2 \state_reg_RNIFGUM[0]  (
	.A(state_reg_0_d0),
	.B(state_reg_1_d0),
	.Y(N_59_i)
);
defparam \state_reg_RNIFGUM[0] .INIT=4'h1;
// @111:130
  CFG3 \state_reg_ns_i_0_a2_1[0]  (
	.A(Command_Decoder_0_AE_CMD_Data[39]),
	.B(state_reg_Z[6]),
	.C(Command_Decoder_0_AE_CMD_Data[31]),
	.Y(N_619)
);
defparam \state_reg_ns_i_0_a2_1[0] .INIT=8'hC8;
// @111:130
  CFG3 \state_reg_ns_a2_0_a2[1]  (
	.A(state_reg_ns[9]),
	.B(COREFIFO_C1_0_EMPTY),
	.C(state_reg_Z[9]),
	.Y(state_reg_ns[1])
);
defparam \state_reg_ns_a2_0_a2[1] .INIT=8'h10;
// @111:130
  CFG4 \state_reg_ns_i_0_0[4]  (
	.A(Command_Decoder_0_AE_CMD_Data[31]),
	.B(Command_Decoder_0_AE_CMD_Data[39]),
	.C(state_reg_5),
	.D(state_reg_ns[9]),
	.Y(state_reg_ns_i_0_0_Z[4])
);
defparam \state_reg_ns_i_0_0[4] .INIT=16'hFF0D;
// @111:130
  CFG4 \state_reg_ns_i_0_4[0]  (
	.A(state_reg_Z[7]),
	.B(N_62),
	.C(Command_Decoder_0_AE_enable_cmd),
	.D(Command_Decoder_0_Fifo_Read_Enable),
	.Y(state_reg_ns_i_0_4_Z[0])
);
defparam \state_reg_ns_i_0_4[0] .INIT=16'hFFFB;
// @111:130
  CFG4 \state_reg_ns_i_0_3[0]  (
	.A(COREFIFO_C1_0_EMPTY),
	.B(N_619),
	.C(state_reg_Z[9]),
	.D(state_reg_ns[9]),
	.Y(state_reg_ns_i_0_3_Z[0])
);
defparam \state_reg_ns_i_0_3[0] .INIT=16'hFFDC;
// @111:423
  CFG4 un1_decode_vector6_i_1 (
	.A(Command_Decoder_0_AE_CMD_Data[26]),
	.B(Command_Decoder_0_AE_CMD_Data[25]),
	.C(Command_Decoder_0_AE_CMD_Data[24]),
	.D(Command_Decoder_0_AE_CMD_Data[28]),
	.Y(un1_decode_vector6_i_1_Z)
);
defparam un1_decode_vector6_i_1.INIT=16'hC105;
// @111:371
  CFG4 decode_vector_6_2dflt (
	.A(Command_Decoder_0_AE_CMD_Data[25]),
	.B(Command_Decoder_0_AE_CMD_Data[24]),
	.C(Not_Decode_Value_1_3),
	.D(decode_vector_6_2dflt_1_Z),
	.Y(decode_vector_6[2])
);
defparam decode_vector_6_2dflt.INIT=16'h0600;
// @111:371
  CFG3 decode_vector_6_0dflt (
	.A(N_15),
	.B(decode_vector_6_0dflt_1_Z),
	.C(Not_Decode_Value_1_3),
	.Y(decode_vector_6[0])
);
defparam decode_vector_6_0dflt.INIT=8'h08;
// @111:423
  CFG4 un1_decode_vector6_i_o7_0 (
	.A(Command_Decoder_0_AE_CMD_Data[28]),
	.B(Command_Decoder_0_AE_CMD_Data[25]),
	.C(Command_Decoder_0_AE_CMD_Data[24]),
	.D(Command_Decoder_0_AE_CMD_Data[29]),
	.Y(N_318)
);
defparam un1_decode_vector6_i_o7_0.INIT=16'hEAFE;
// @111:130
  CFG2 \state_reg_ns_i_0_o2_0[5]  (
	.A(N_62),
	.B(N_618_3),
	.Y(N_593)
);
defparam \state_reg_ns_i_0_o2_0[5] .INIT=4'hE;
// @111:371
  CFG4 \Has_Answer_2.m7_0  (
	.A(Command_Decoder_0_AE_CMD_Data[29]),
	.B(Command_Decoder_0_AE_CMD_Data[28]),
	.C(Command_Decoder_0_AE_CMD_Data[25]),
	.D(N_15),
	.Y(m7)
);
defparam \Has_Answer_2.m7_0 .INIT=16'h0100;
// @111:130
  CFG4 \state_reg_ns_i_a2_0_0[6]  (
	.A(N_60),
	.B(N_618_3),
	.C(N_62),
	.D(state_reg_ns_i_o2_0_Z[6]),
	.Y(state_reg_ns_i_a2_0[6])
);
defparam \state_reg_ns_i_a2_0_0[6] .INIT=16'hF3A2;
// @89:2101
  CFG4 \op_gt.faultcounter_elapsed3lto8_i_a2  (
	.A(counter_Z[7]),
	.B(counter_Z[6]),
	.C(faultcounter_elapsed3lto8_i_a2_5),
	.D(faultcounter_elapsed3lto8_i_a2_4),
	.Y(faultcounter_elapsed3lto8_i_a2)
);
defparam \op_gt.faultcounter_elapsed3lto8_i_a2 .INIT=16'h1000;
// @111:423
  CFG2 un1_decode_vector6_i_a7 (
	.A(N_318),
	.B(Command_Decoder_0_AE_CMD_Data[26]),
	.Y(N_319)
);
defparam un1_decode_vector6_i_a7.INIT=4'h8;
// @111:371
  CFG4 decode_vector_6_1dflt (
	.A(Command_Decoder_0_AE_CMD_Data[29]),
	.B(Command_Decoder_0_AE_CMD_Data[24]),
	.C(decode_vector_6_1dflt_1_1_Z),
	.D(Command_Decoder_0_AE_CMD_Data[25]),
	.Y(decode_vector_6[1])
);
defparam decode_vector_6_1dflt.INIT=16'h1040;
// @111:371
  CFG4 decode_vector_6_3dflt (
	.A(Command_Decoder_0_AE_CMD_Data[29]),
	.B(Command_Decoder_0_AE_CMD_Data[24]),
	.C(decode_vector_6_1dflt_1_1_Z),
	.D(Command_Decoder_0_AE_CMD_Data[25]),
	.Y(decode_vector_6[3])
);
defparam decode_vector_6_3dflt.INIT=16'h2080;
// @111:130
  CFG4 \state_reg_RNO[2]  (
	.A(state_reg_Z[2]),
	.B(Command_Decoder_0_AE_enable_cmd),
	.C(state_reg_ns[9]),
	.D(N_63),
	.Y(N_135_i)
);
defparam \state_reg_RNO[2] .INIT=16'h0E00;
// @35:229
  CFG4 FaultCounter_Reset_N_i_a2_0_a2_3_RNIQ89F1 (
	.A(Command_Decoder_0_AE_enable_cmd),
	.B(state_reg_Z[7]),
	.C(state_reg_Z[2]),
	.D(FaultCounter_Reset_N_i_a2_0_a2_3_Z),
	.Y(N_147_i_i)
);
defparam FaultCounter_Reset_N_i_a2_0_a2_3_RNIQ89F1.INIT=16'hFEFF;
// @111:130
  CFG4 \state_reg_ns_i_0_6[0]  (
	.A(state_reg_ns_i_0_3_Z[0]),
	.B(state_reg_Z[2]),
	.C(state_reg_ns_i_0_4_Z[0]),
	.D(N_63),
	.Y(state_reg_ns_i_0_6_Z[0])
);
defparam \state_reg_ns_i_0_6[0] .INIT=16'hFEFA;
// @111:423
  CFG4 un1_decode_vector6_i (
	.A(N_322),
	.B(un1_decode_vector6_i_1_Z),
	.C(N_319),
	.D(Not_Decode_Value_1_3),
	.Y(Not_Decode_Value_1)
);
defparam un1_decode_vector6_i.INIT=16'hFFFE;
// @111:130
  CFG4 \state_reg_RNO[4]  (
	.A(state_reg_Z[4]),
	.B(state_reg_ns[9]),
	.C(N_60),
	.D(N_593),
	.Y(N_132_i)
);
defparam \state_reg_RNO[4] .INIT=16'h2030;
// @89:2101
  CFG4 \op_gt.faultcounter_elapsed3lto17  (
	.A(counter_Z[9]),
	.B(faultcounter_elapsed3lto17_2),
	.C(faultcounter_elapsed3lto13_2),
	.D(faultcounter_elapsed3lto8_i_a2),
	.Y(faultcounter_elapsed3lt18)
);
defparam \op_gt.faultcounter_elapsed3lto17 .INIT=16'hC0C8;
// @111:130
  CFG4 \state_reg_RNO[3]  (
	.A(Command_Decoder_0_AE_enable_cmd),
	.B(state_reg_ns[9]),
	.C(N_63),
	.D(state_reg_ns_i_a2_0[6]),
	.Y(N_36_i)
);
defparam \state_reg_RNO[3] .INIT=16'h0233;
// @111:130
  CFG4 \state_reg_RNO[5]  (
	.A(state_reg_Z[6]),
	.B(N_60),
	.C(state_reg_ns_i_0_0_Z[4]),
	.D(N_593),
	.Y(N_130_i)
);
defparam \state_reg_RNO[5] .INIT=16'h0A0B;
// @111:130
  CFG4 \state_reg_RNO[9]  (
	.A(RW),
	.B(N_60),
	.C(state_reg_ns_i_0_6_Z[0]),
	.D(N_119_0),
	.Y(N_125_i)
);
defparam \state_reg_RNO[9] .INIT=16'h010F;
// @89:2101
  CFG4 \op_gt.faultcounter_elapsed3lto20  (
	.A(counter_Z[18]),
	.B(faultcounter_elapsed3lt18),
	.C(counter_Z[20]),
	.D(counter_Z[19]),
	.Y(faultcounter_elapsed3lt25)
);
defparam \op_gt.faultcounter_elapsed3lto20 .INIT=16'hFEF0;
// @89:2101
  CFG4 \op_gt.faultcounter_elapsed3lto25  (
	.A(counter_Z[22]),
	.B(counter_Z[21]),
	.C(faultcounter_elapsed3lto25_2),
	.D(faultcounter_elapsed3lt25),
	.Y(faultcounter_elapsed3lt26)
);
defparam \op_gt.faultcounter_elapsed3lto25 .INIT=16'h8000;
// @89:2101
  CFG4 \op_gt.faultcounter_elapsed3lto31  (
	.A(counter_Z[27]),
	.B(counter_Z[26]),
	.C(faultcounter_elapsed3lto31_2),
	.D(faultcounter_elapsed3lt26),
	.Y(faultcounter_elapsed3)
);
defparam \op_gt.faultcounter_elapsed3lto31 .INIT=16'hFAF8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Command_Decoder */

module Answer_Encoder (
  REGISTERS_0_read_data_frame,
  TRG_rx_data,
  TRG_data,
  ADI_SPI_0_rx_data_frame,
  System_Controler_0_read_data_frame_0,
  Command_Decoder_0_AE_CMD_Data,
  state_reg_0,
  TRG_addr,
  Answer_Encoder_0_Fifo_Write_Data,
  state_reg,
  Command_Decoder_0_AE_enable_cmd,
  COREFIFO_C3_0_FULL,
  N_59_i,
  Clock,
  dff_arst
)
;
input [7:0] REGISTERS_0_read_data_frame ;
input [15:0] TRG_rx_data ;
input [15:0] TRG_data ;
input [7:0] ADI_SPI_0_rx_data_frame ;
input System_Controler_0_read_data_frame_0 ;
input [39:24] Command_Decoder_0_AE_CMD_Data ;
input [1:0] state_reg_0 ;
input [7:0] TRG_addr ;
output [39:0] Answer_Encoder_0_Fifo_Write_Data ;
output [3:0] state_reg ;
input Command_Decoder_0_AE_enable_cmd ;
input COREFIFO_C3_0_FULL ;
input N_59_i ;
input Clock ;
input dff_arst ;
wire System_Controler_0_read_data_frame_0 ;
wire Command_Decoder_0_AE_enable_cmd ;
wire COREFIFO_C3_0_FULL ;
wire N_59_i ;
wire Clock ;
wire dff_arst ;
wire [4:1] state_reg_ns;
wire [4:4] state_reg_Z;
wire [23:0] periph_data;
wire [11:11] periph_data_0_iv_0_a3_0;
wire [14:10] periph_data_1_iv_0_0_Z;
wire [5:1] periph_data_0_iv_0_0_Z;
wire [7:0] periph_data_iv_0_1_Z;
wire [11:8] periph_data_0_iv_0_1_Z;
wire VCC ;
wire GND ;
wire N_45_i ;
wire N_68 ;
wire N_90_i ;
wire N_52_i ;
wire N_673 ;
wire N_40 ;
wire N_669 ;
wire N_672 ;
wire N_625_1 ;
wire periph_data24_0_a2_2_Z ;
wire N_668 ;
wire N_122 ;
wire N_38 ;
wire periph_data35 ;
wire periph_data24 ;
wire un1_periph_data32 ;
wire N_625 ;
wire N_92 ;
wire N_94 ;
wire N_96 ;
wire N_100 ;
wire N_108 ;
wire N_627 ;
wire N_630 ;
wire N_633 ;
wire N_635 ;
wire N_645 ;
wire N_89 ;
wire N_653 ;
wire N_39 ;
wire N_647 ;
wire N_640 ;
wire N_636 ;
wire N_104 ;
wire N_98 ;
wire N_102 ;
wire N_106 ;
wire N_145 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
// @110:89
  SLE \state_reg_Z[0]  (
	.Q(state_reg[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_ns[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:89
  SLE \state_reg_Z[1]  (
	.Q(state_reg[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_ns[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:89
  SLE \state_reg_Z[2]  (
	.Q(state_reg[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_ns[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:89
  SLE \state_reg_Z[3]  (
	.Q(state_reg[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:89
  SLE \state_reg[4]  (
	.Q(state_reg_Z[4]),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_45_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:211
  SLE cmd_status_err (
	.Q(Answer_Encoder_0_Fifo_Write_Data[39]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Command_Decoder_0_AE_CMD_Data[39]),
	.EN(N_68),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:211
  SLE cmd_CDb (
	.Q(Answer_Encoder_0_Fifo_Write_Data[31]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_90_i),
	.EN(N_68),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:191
  SLE \periph_data_buffer[1]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(periph_data[1]),
	.EN(N_52_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:191
  SLE \periph_data_buffer[0]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(periph_data[0]),
	.EN(N_52_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:191
  SLE \periph_data_buffer[16]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(periph_data[16]),
	.EN(N_52_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:191
  SLE \periph_data_buffer[15]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(periph_data[15]),
	.EN(N_52_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:191
  SLE \periph_data_buffer[14]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(periph_data[14]),
	.EN(N_52_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:191
  SLE \periph_data_buffer[13]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(periph_data[13]),
	.EN(N_52_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:191
  SLE \periph_data_buffer[12]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(periph_data[12]),
	.EN(N_52_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:191
  SLE \periph_data_buffer[11]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(periph_data[11]),
	.EN(N_52_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:191
  SLE \periph_data_buffer[10]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(periph_data[10]),
	.EN(N_52_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:191
  SLE \periph_data_buffer[9]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(periph_data[9]),
	.EN(N_52_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:191
  SLE \periph_data_buffer[8]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(periph_data[8]),
	.EN(N_52_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:191
  SLE \periph_data_buffer[7]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(periph_data[7]),
	.EN(N_52_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:191
  SLE \periph_data_buffer[6]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(periph_data[6]),
	.EN(N_52_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:191
  SLE \periph_data_buffer[5]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(periph_data[5]),
	.EN(N_52_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:191
  SLE \periph_data_buffer[4]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(periph_data[4]),
	.EN(N_52_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:191
  SLE \periph_data_buffer[3]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(periph_data[3]),
	.EN(N_52_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:191
  SLE \periph_data_buffer[2]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(periph_data[2]),
	.EN(N_52_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:211
  SLE \cmd_status_comm[0]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[32]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Command_Decoder_0_AE_CMD_Data[32]),
	.EN(N_68),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:211
  SLE \cmd_ID[6]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[30]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Command_Decoder_0_AE_CMD_Data[30]),
	.EN(N_68),
	.LAT(GND),
	.SD(GND),
	.SLn(N_59_i)
);
// @110:211
  SLE \cmd_ID[5]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[29]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Command_Decoder_0_AE_CMD_Data[29]),
	.EN(N_68),
	.LAT(GND),
	.SD(GND),
	.SLn(N_59_i)
);
// @110:211
  SLE \cmd_ID[4]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[28]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Command_Decoder_0_AE_CMD_Data[28]),
	.EN(N_68),
	.LAT(GND),
	.SD(GND),
	.SLn(N_59_i)
);
// @110:211
  SLE \cmd_ID[3]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[27]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Command_Decoder_0_AE_CMD_Data[27]),
	.EN(N_68),
	.LAT(GND),
	.SD(GND),
	.SLn(N_59_i)
);
// @110:211
  SLE \cmd_ID[2]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[26]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Command_Decoder_0_AE_CMD_Data[26]),
	.EN(N_68),
	.LAT(GND),
	.SD(GND),
	.SLn(N_59_i)
);
// @110:211
  SLE \cmd_ID[1]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[25]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Command_Decoder_0_AE_CMD_Data[25]),
	.EN(N_68),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_59_i)
);
// @110:211
  SLE \cmd_ID[0]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[24]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Command_Decoder_0_AE_CMD_Data[24]),
	.EN(N_68),
	.LAT(GND),
	.SD(GND),
	.SLn(N_59_i)
);
// @110:191
  SLE \periph_data_buffer[23]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[23]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(periph_data[23]),
	.EN(N_52_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:191
  SLE \periph_data_buffer[22]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[22]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(periph_data[22]),
	.EN(N_52_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:191
  SLE \periph_data_buffer[21]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[21]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(periph_data[21]),
	.EN(N_52_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:191
  SLE \periph_data_buffer[20]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[20]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(periph_data[20]),
	.EN(N_52_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:191
  SLE \periph_data_buffer[19]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[19]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(periph_data[19]),
	.EN(N_52_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:191
  SLE \periph_data_buffer[18]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[18]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(periph_data[18]),
	.EN(N_52_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:191
  SLE \periph_data_buffer[17]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(periph_data[17]),
	.EN(N_52_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:211
  SLE \cmd_status_dummy[2]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[38]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Command_Decoder_0_AE_CMD_Data[38]),
	.EN(N_68),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:211
  SLE \cmd_status_dummy[1]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[37]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Command_Decoder_0_AE_CMD_Data[37]),
	.EN(N_68),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:211
  SLE \cmd_status_dummy[0]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[36]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Command_Decoder_0_AE_CMD_Data[36]),
	.EN(N_68),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:211
  SLE \cmd_status_comm[3]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[35]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Command_Decoder_0_AE_CMD_Data[35]),
	.EN(N_68),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:211
  SLE \cmd_status_comm[2]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[34]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Command_Decoder_0_AE_CMD_Data[34]),
	.EN(N_68),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:211
  SLE \cmd_status_comm[1]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[33]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Command_Decoder_0_AE_CMD_Data[33]),
	.EN(N_68),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:251
  CFG3 \periph_data_0_iv_0[16]  (
	.A(TRG_addr[0]),
	.B(N_673),
	.C(N_40),
	.Y(periph_data[16])
);
defparam \periph_data_0_iv_0[16] .INIT=8'hAC;
// @110:251
  CFG3 \periph_data_0_iv_0[17]  (
	.A(TRG_addr[1]),
	.B(N_673),
	.C(N_40),
	.Y(periph_data[17])
);
defparam \periph_data_0_iv_0[17] .INIT=8'hAC;
// @110:251
  CFG3 \periph_data_0_iv_0[18]  (
	.A(TRG_addr[2]),
	.B(N_673),
	.C(N_40),
	.Y(periph_data[18])
);
defparam \periph_data_0_iv_0[18] .INIT=8'hAC;
// @110:251
  CFG3 \periph_data_0_iv_0[19]  (
	.A(TRG_addr[3]),
	.B(N_673),
	.C(N_40),
	.Y(periph_data[19])
);
defparam \periph_data_0_iv_0[19] .INIT=8'hAC;
// @110:251
  CFG3 \periph_data_0_iv_0[20]  (
	.A(TRG_addr[4]),
	.B(N_673),
	.C(N_40),
	.Y(periph_data[20])
);
defparam \periph_data_0_iv_0[20] .INIT=8'hAC;
// @110:251
  CFG3 \periph_data_0_iv_0[21]  (
	.A(TRG_addr[5]),
	.B(N_673),
	.C(N_40),
	.Y(periph_data[21])
);
defparam \periph_data_0_iv_0[21] .INIT=8'hAC;
// @110:251
  CFG3 \periph_data_0_iv_0[22]  (
	.A(TRG_addr[6]),
	.B(N_673),
	.C(N_40),
	.Y(periph_data[22])
);
defparam \periph_data_0_iv_0[22] .INIT=8'hAC;
// @110:251
  CFG3 \periph_data_0_iv_0[23]  (
	.A(TRG_addr[7]),
	.B(N_673),
	.C(N_40),
	.Y(periph_data[23])
);
defparam \periph_data_0_iv_0[23] .INIT=8'hAC;
// @110:251
  CFG2 \periph_data_0_iv_0_a3_5[11]  (
	.A(Answer_Encoder_0_Fifo_Write_Data[25]),
	.B(Answer_Encoder_0_Fifo_Write_Data[26]),
	.Y(N_669)
);
defparam \periph_data_0_iv_0_a3_5[11] .INIT=4'h2;
// @110:251
  CFG2 un1_periph_data32_0_a3_0_RNO (
	.A(Answer_Encoder_0_Fifo_Write_Data[26]),
	.B(Answer_Encoder_0_Fifo_Write_Data[28]),
	.Y(N_672)
);
defparam un1_periph_data32_0_a3_0_RNO.INIT=4'h2;
// @110:251
  CFG2 \periph_data_0_iv_0_a3_1_0[11]  (
	.A(Answer_Encoder_0_Fifo_Write_Data[28]),
	.B(Answer_Encoder_0_Fifo_Write_Data[29]),
	.Y(N_625_1)
);
defparam \periph_data_0_iv_0_a3_1_0[11] .INIT=4'h1;
// @110:89
  CFG2 \state_reg_ns_a2_0_a2[3]  (
	.A(state_reg[2]),
	.B(COREFIFO_C3_0_FULL),
	.Y(state_reg_ns[3])
);
defparam \state_reg_ns_a2_0_a2[3] .INIT=4'h2;
// @110:253
  CFG3 periph_data24_0_a2_2 (
	.A(Answer_Encoder_0_Fifo_Write_Data[30]),
	.B(Answer_Encoder_0_Fifo_Write_Data[25]),
	.C(Answer_Encoder_0_Fifo_Write_Data[24]),
	.Y(periph_data24_0_a2_2_Z)
);
defparam periph_data24_0_a2_2.INIT=8'h10;
// @110:89
  CFG4 \state_reg_ns_a2_0_a2[1]  (
	.A(state_reg_Z[4]),
	.B(state_reg_0[1]),
	.C(state_reg_0[0]),
	.D(Command_Decoder_0_AE_enable_cmd),
	.Y(state_reg_ns[1])
);
defparam \state_reg_ns_a2_0_a2[1] .INIT=16'h0200;
// @110:251
  CFG3 \periph_data_0_iv_0_a3_4[11]  (
	.A(Answer_Encoder_0_Fifo_Write_Data[30]),
	.B(Answer_Encoder_0_Fifo_Write_Data[27]),
	.C(Answer_Encoder_0_Fifo_Write_Data[24]),
	.Y(N_668)
);
defparam \periph_data_0_iv_0_a3_4[11] .INIT=8'h01;
// @110:89
  CFG3 \state_reg_ns_0[2]  (
	.A(COREFIFO_C3_0_FULL),
	.B(state_reg[3]),
	.C(state_reg[2]),
	.Y(state_reg_ns[2])
);
defparam \state_reg_ns_0[2] .INIT=8'hEC;
// @110:89
  CFG3 \state_reg_ns_i_0_o2_0[0]  (
	.A(state_reg_0[0]),
	.B(Command_Decoder_0_AE_enable_cmd),
	.C(state_reg_0[1]),
	.Y(N_68)
);
defparam \state_reg_ns_i_0_o2_0[0] .INIT=8'hFE;
// @110:89
  CFG3 \state_reg_ns_a2_0_a2[4]  (
	.A(state_reg_0[0]),
	.B(state_reg_Z[4]),
	.C(state_reg_0[1]),
	.Y(state_reg_ns[4])
);
defparam \state_reg_ns_a2_0_a2[4] .INIT=8'hC8;
// @110:191
  CFG2 \state_reg_RNI7G7S[0]  (
	.A(state_reg[3]),
	.B(state_reg[0]),
	.Y(N_52_i)
);
defparam \state_reg_RNI7G7S[0] .INIT=4'hE;
// @110:251
  CFG4 un1_periph_data32_0_a3_0 (
	.A(Answer_Encoder_0_Fifo_Write_Data[24]),
	.B(N_672),
	.C(Answer_Encoder_0_Fifo_Write_Data[29]),
	.D(Answer_Encoder_0_Fifo_Write_Data[25]),
	.Y(N_122)
);
defparam un1_periph_data32_0_a3_0.INIT=16'h4080;
// @110:251
  CFG4 \periph_data_0_iv_0_o3_0[23]  (
	.A(Answer_Encoder_0_Fifo_Write_Data[29]),
	.B(Answer_Encoder_0_Fifo_Write_Data[28]),
	.C(Answer_Encoder_0_Fifo_Write_Data[26]),
	.D(Answer_Encoder_0_Fifo_Write_Data[25]),
	.Y(N_38)
);
defparam \periph_data_0_iv_0_o3_0[23] .INIT=16'h0C10;
// @110:211
  CFG3 cmd_CDb_RNO (
	.A(Command_Decoder_0_AE_CMD_Data[31]),
	.B(state_reg_0[1]),
	.C(state_reg_0[0]),
	.Y(N_90_i)
);
defparam cmd_CDb_RNO.INIT=8'hFE;
// @110:251
  CFG4 \periph_data_0_iv_0_a3_0_0[11]  (
	.A(Answer_Encoder_0_Fifo_Write_Data[26]),
	.B(System_Controler_0_read_data_frame_0),
	.C(N_625_1),
	.D(Answer_Encoder_0_Fifo_Write_Data[25]),
	.Y(periph_data_0_iv_0_a3_0[11])
);
defparam \periph_data_0_iv_0_a3_0_0[11] .INIT=16'h5080;
// @110:286
  CFG4 periph_data35_0_a2 (
	.A(Answer_Encoder_0_Fifo_Write_Data[29]),
	.B(Answer_Encoder_0_Fifo_Write_Data[28]),
	.C(N_669),
	.D(N_668),
	.Y(periph_data35)
);
defparam periph_data35_0_a2.INIT=16'h8000;
// @110:253
  CFG4 periph_data24_0_a2 (
	.A(N_625_1),
	.B(periph_data24_0_a2_2_Z),
	.C(Answer_Encoder_0_Fifo_Write_Data[27]),
	.D(Answer_Encoder_0_Fifo_Write_Data[26]),
	.Y(periph_data24)
);
defparam periph_data24_0_a2.INIT=16'h0008;
// @110:251
  CFG3 \periph_data_0_o3_0_a3_0[10]  (
	.A(N_668),
	.B(Answer_Encoder_0_Fifo_Write_Data[29]),
	.C(N_669),
	.Y(N_673)
);
defparam \periph_data_0_o3_0_a3_0[10] .INIT=8'h20;
// @110:251
  CFG3 un1_periph_data32_0_a2 (
	.A(Answer_Encoder_0_Fifo_Write_Data[27]),
	.B(N_122),
	.C(Answer_Encoder_0_Fifo_Write_Data[30]),
	.Y(un1_periph_data32)
);
defparam un1_periph_data32_0_a2.INIT=8'h04;
// @110:251
  CFG2 \periph_data_0_iv_0_a3[11]  (
	.A(N_668),
	.B(periph_data_0_iv_0_a3_0[11]),
	.Y(N_625)
);
defparam \periph_data_0_iv_0_a3[11] .INIT=4'h8;
// @110:251
  CFG2 \periph_data_0_iv_0_a3_0[15]  (
	.A(periph_data35),
	.B(TRG_rx_data[15]),
	.Y(N_92)
);
defparam \periph_data_0_iv_0_a3_0[15] .INIT=4'h8;
// @110:251
  CFG2 \periph_data_0_iv_0_a3_0[13]  (
	.A(periph_data35),
	.B(TRG_rx_data[13]),
	.Y(N_94)
);
defparam \periph_data_0_iv_0_a3_0[13] .INIT=4'h8;
// @110:251
  CFG2 \periph_data_0_iv_0_a3_0[9]  (
	.A(periph_data35),
	.B(TRG_rx_data[9]),
	.Y(N_96)
);
defparam \periph_data_0_iv_0_a3_0[9] .INIT=4'h8;
// @110:251
  CFG2 \periph_data_iv_0_a3_2[7]  (
	.A(periph_data24),
	.B(TRG_data[7]),
	.Y(N_100)
);
defparam \periph_data_iv_0_a3_2[7] .INIT=4'h8;
// @110:251
  CFG2 \periph_data_iv_0_a3_2[0]  (
	.A(periph_data24),
	.B(TRG_data[0]),
	.Y(N_108)
);
defparam \periph_data_iv_0_a3_2[0] .INIT=4'h8;
// @110:251
  CFG2 \periph_data_0_iv_0_a3_1[11]  (
	.A(N_673),
	.B(TRG_data[11]),
	.Y(N_627)
);
defparam \periph_data_0_iv_0_a3_1[11] .INIT=4'h8;
// @110:251
  CFG2 \periph_data_0_iv_0_a3_0[8]  (
	.A(N_673),
	.B(TRG_data[8]),
	.Y(N_630)
);
defparam \periph_data_0_iv_0_a3_0[8] .INIT=4'h8;
// @110:251
  CFG2 \periph_data_iv_0_a3_0[6]  (
	.A(periph_data24),
	.B(TRG_data[6]),
	.Y(N_633)
);
defparam \periph_data_iv_0_a3_0[6] .INIT=4'h8;
// @110:251
  CFG2 \periph_data_iv_0_a3_2[6]  (
	.A(periph_data35),
	.B(TRG_rx_data[6]),
	.Y(N_635)
);
defparam \periph_data_iv_0_a3_2[6] .INIT=4'h8;
// @110:251
  CFG2 \periph_data_iv_0_a3_0[2]  (
	.A(periph_data24),
	.B(TRG_data[2]),
	.Y(N_645)
);
defparam \periph_data_iv_0_a3_0[2] .INIT=4'h8;
// @110:251
  CFG2 \periph_data_iv_0_a3_2[2]  (
	.A(periph_data35),
	.B(TRG_rx_data[2]),
	.Y(N_89)
);
defparam \periph_data_iv_0_a3_2[2] .INIT=4'h8;
// @110:251
  CFG2 \periph_data_1_iv_0_a3_1[10]  (
	.A(periph_data35),
	.B(TRG_rx_data[10]),
	.Y(N_653)
);
defparam \periph_data_1_iv_0_a3_1[10] .INIT=4'h8;
// @110:251
  CFG3 \periph_data_0_iv_0_o3[23]  (
	.A(Answer_Encoder_0_Fifo_Write_Data[24]),
	.B(N_38),
	.C(N_122),
	.Y(N_39)
);
defparam \periph_data_0_iv_0_o3[23] .INIT=8'hF4;
// @110:251
  CFG3 \periph_data_0_iv_0_a3[1]  (
	.A(Answer_Encoder_0_Fifo_Write_Data[28]),
	.B(N_673),
	.C(REGISTERS_0_read_data_frame[1]),
	.Y(N_647)
);
defparam \periph_data_0_iv_0_a3[1] .INIT=8'hC4;
// @110:251
  CFG3 \periph_data_0_iv_0_a3[4]  (
	.A(Answer_Encoder_0_Fifo_Write_Data[28]),
	.B(N_673),
	.C(REGISTERS_0_read_data_frame[4]),
	.Y(N_640)
);
defparam \periph_data_0_iv_0_a3[4] .INIT=8'hC4;
// @110:251
  CFG3 \periph_data_0_iv_0_a3[5]  (
	.A(Answer_Encoder_0_Fifo_Write_Data[28]),
	.B(N_673),
	.C(REGISTERS_0_read_data_frame[5]),
	.Y(N_636)
);
defparam \periph_data_0_iv_0_a3[5] .INIT=8'hC4;
// @110:251
  CFG2 \periph_data_iv_0_a3_2[3]  (
	.A(periph_data24),
	.B(TRG_data[3]),
	.Y(N_104)
);
defparam \periph_data_iv_0_a3_2[3] .INIT=4'h8;
// @110:89
  CFG4 \state_reg_RNO[4]  (
	.A(state_reg[2]),
	.B(N_68),
	.C(state_reg_Z[4]),
	.D(state_reg[3]),
	.Y(N_45_i)
);
defparam \state_reg_RNO[4] .INIT=16'h0015;
// @110:251
  CFG4 \periph_data_1_iv_0_0[12]  (
	.A(TRG_rx_data[12]),
	.B(Answer_Encoder_0_Fifo_Write_Data[28]),
	.C(N_673),
	.D(periph_data35),
	.Y(periph_data_1_iv_0_0_Z[12])
);
defparam \periph_data_1_iv_0_0[12] .INIT=16'hBA30;
// @110:251
  CFG4 \periph_data_1_iv_0_0[14]  (
	.A(TRG_rx_data[14]),
	.B(Answer_Encoder_0_Fifo_Write_Data[28]),
	.C(N_673),
	.D(periph_data35),
	.Y(periph_data_1_iv_0_0_Z[14])
);
defparam \periph_data_1_iv_0_0[14] .INIT=16'hBA30;
// @110:251
  CFG4 \periph_data_1_iv_0_0[10]  (
	.A(N_673),
	.B(N_653),
	.C(Answer_Encoder_0_Fifo_Write_Data[28]),
	.D(TRG_data[10]),
	.Y(periph_data_1_iv_0_0_Z[10])
);
defparam \periph_data_1_iv_0_0[10] .INIT=16'hEECE;
// @110:251
  CFG4 \periph_data_0_iv_0_0[1]  (
	.A(periph_data24),
	.B(un1_periph_data32),
	.C(ADI_SPI_0_rx_data_frame[1]),
	.D(TRG_data[1]),
	.Y(periph_data_0_iv_0_0_Z[1])
);
defparam \periph_data_0_iv_0_0[1] .INIT=16'hEAC0;
// @110:251
  CFG4 \periph_data_0_iv_0_0[4]  (
	.A(periph_data24),
	.B(un1_periph_data32),
	.C(ADI_SPI_0_rx_data_frame[4]),
	.D(TRG_data[4]),
	.Y(periph_data_0_iv_0_0_Z[4])
);
defparam \periph_data_0_iv_0_0[4] .INIT=16'hEAC0;
// @110:251
  CFG4 \periph_data_0_iv_0_0[5]  (
	.A(periph_data24),
	.B(un1_periph_data32),
	.C(ADI_SPI_0_rx_data_frame[5]),
	.D(TRG_data[5]),
	.Y(periph_data_0_iv_0_0_Z[5])
);
defparam \periph_data_0_iv_0_0[5] .INIT=16'hEAC0;
// @110:251
  CFG3 \periph_data_iv_0_a3_0[7]  (
	.A(Answer_Encoder_0_Fifo_Write_Data[28]),
	.B(N_673),
	.C(REGISTERS_0_read_data_frame[7]),
	.Y(N_98)
);
defparam \periph_data_iv_0_a3_0[7] .INIT=8'h80;
// @110:251
  CFG3 \periph_data_iv_0_a3_0[3]  (
	.A(Answer_Encoder_0_Fifo_Write_Data[28]),
	.B(N_673),
	.C(REGISTERS_0_read_data_frame[3]),
	.Y(N_102)
);
defparam \periph_data_iv_0_a3_0[3] .INIT=8'h80;
// @110:251
  CFG3 \periph_data_iv_0_a3_0[0]  (
	.A(Answer_Encoder_0_Fifo_Write_Data[28]),
	.B(N_673),
	.C(REGISTERS_0_read_data_frame[0]),
	.Y(N_106)
);
defparam \periph_data_iv_0_a3_0[0] .INIT=8'h80;
// @110:251
  CFG4 \periph_data_0_o3_0[10]  (
	.A(periph_data24),
	.B(Answer_Encoder_0_Fifo_Write_Data[28]),
	.C(N_673),
	.D(un1_periph_data32),
	.Y(N_145)
);
defparam \periph_data_0_o3_0[10] .INIT=16'hFFEA;
// @110:251
  CFG4 \periph_data_iv_0_1[3]  (
	.A(ADI_SPI_0_rx_data_frame[3]),
	.B(un1_periph_data32),
	.C(N_104),
	.D(N_625),
	.Y(periph_data_iv_0_1_Z[3])
);
defparam \periph_data_iv_0_1[3] .INIT=16'hFFF8;
// @110:251
  CFG4 \periph_data_iv_0_1[7]  (
	.A(ADI_SPI_0_rx_data_frame[7]),
	.B(un1_periph_data32),
	.C(N_100),
	.D(N_625),
	.Y(periph_data_iv_0_1_Z[7])
);
defparam \periph_data_iv_0_1[7] .INIT=16'hFFF8;
// @110:251
  CFG4 \periph_data_iv_0_1[0]  (
	.A(ADI_SPI_0_rx_data_frame[0]),
	.B(un1_periph_data32),
	.C(N_108),
	.D(N_625),
	.Y(periph_data_iv_0_1_Z[0])
);
defparam \periph_data_iv_0_1[0] .INIT=16'hFFF8;
// @110:251
  CFG4 \periph_data_iv_0_1[6]  (
	.A(un1_periph_data32),
	.B(ADI_SPI_0_rx_data_frame[6]),
	.C(N_625),
	.D(N_633),
	.Y(periph_data_iv_0_1_Z[6])
);
defparam \periph_data_iv_0_1[6] .INIT=16'hFFF8;
// @110:251
  CFG4 \periph_data_iv_0_1[2]  (
	.A(un1_periph_data32),
	.B(ADI_SPI_0_rx_data_frame[2]),
	.C(N_625),
	.D(N_645),
	.Y(periph_data_iv_0_1_Z[2])
);
defparam \periph_data_iv_0_1[2] .INIT=16'hFFF8;
// @110:251
  CFG4 \periph_data_0_iv_0_1[11]  (
	.A(N_625),
	.B(TRG_rx_data[11]),
	.C(N_627),
	.D(periph_data35),
	.Y(periph_data_0_iv_0_1_Z[11])
);
defparam \periph_data_0_iv_0_1[11] .INIT=16'hFEFA;
// @110:251
  CFG4 \periph_data_0_iv_0_1[8]  (
	.A(N_625),
	.B(TRG_rx_data[8]),
	.C(N_630),
	.D(periph_data35),
	.Y(periph_data_0_iv_0_1_Z[8])
);
defparam \periph_data_0_iv_0_1[8] .INIT=16'hFEFA;
// @110:251
  CFG4 \periph_data_1_iv_0[10]  (
	.A(un1_periph_data32),
	.B(periph_data_1_iv_0_0_Z[10]),
	.C(TRG_data[10]),
	.D(periph_data24),
	.Y(periph_data[10])
);
defparam \periph_data_1_iv_0[10] .INIT=16'hFCEC;
// @110:251
  CFG4 \periph_data_0_iv_0_o2[23]  (
	.A(N_39),
	.B(periph_data24),
	.C(Answer_Encoder_0_Fifo_Write_Data[30]),
	.D(Answer_Encoder_0_Fifo_Write_Data[27]),
	.Y(N_40)
);
defparam \periph_data_0_iv_0_o2[23] .INIT=16'hCCCE;
// @110:251
  CFG4 \periph_data_0_iv_0[1]  (
	.A(periph_data_0_iv_0_0_Z[1]),
	.B(TRG_rx_data[1]),
	.C(N_647),
	.D(periph_data35),
	.Y(periph_data[1])
);
defparam \periph_data_0_iv_0[1] .INIT=16'hFEFA;
// @110:251
  CFG4 \periph_data_0_iv_0[4]  (
	.A(periph_data_0_iv_0_0_Z[4]),
	.B(TRG_rx_data[4]),
	.C(N_640),
	.D(periph_data35),
	.Y(periph_data[4])
);
defparam \periph_data_0_iv_0[4] .INIT=16'hFEFA;
// @110:251
  CFG4 \periph_data_0_iv_0[5]  (
	.A(periph_data_0_iv_0_0_Z[5]),
	.B(TRG_rx_data[5]),
	.C(N_636),
	.D(periph_data35),
	.Y(periph_data[5])
);
defparam \periph_data_0_iv_0[5] .INIT=16'hFEFA;
// @110:251
  CFG3 \periph_data_1_iv_0[14]  (
	.A(TRG_data[14]),
	.B(periph_data_1_iv_0_0_Z[14]),
	.C(N_145),
	.Y(periph_data[14])
);
defparam \periph_data_1_iv_0[14] .INIT=8'hEC;
// @110:251
  CFG4 \periph_data_0_iv_0[15]  (
	.A(TRG_data[15]),
	.B(N_625),
	.C(N_92),
	.D(N_145),
	.Y(periph_data[15])
);
defparam \periph_data_0_iv_0[15] .INIT=16'hFEFC;
// @110:251
  CFG4 \periph_data_0_iv_0[13]  (
	.A(TRG_data[13]),
	.B(N_625),
	.C(N_94),
	.D(N_145),
	.Y(periph_data[13])
);
defparam \periph_data_0_iv_0[13] .INIT=16'hFEFC;
// @110:251
  CFG4 \periph_data_0_iv_0[9]  (
	.A(TRG_data[9]),
	.B(N_625),
	.C(N_96),
	.D(N_145),
	.Y(periph_data[9])
);
defparam \periph_data_0_iv_0[9] .INIT=16'hFEFC;
// @110:251
  CFG3 \periph_data_1_iv_0[12]  (
	.A(TRG_data[12]),
	.B(periph_data_1_iv_0_0_Z[12]),
	.C(N_145),
	.Y(periph_data[12])
);
defparam \periph_data_1_iv_0[12] .INIT=8'hEC;
// @110:251
  CFG4 \periph_data_0_iv_0[11]  (
	.A(un1_periph_data32),
	.B(periph_data_0_iv_0_1_Z[11]),
	.C(TRG_data[11]),
	.D(periph_data24),
	.Y(periph_data[11])
);
defparam \periph_data_0_iv_0[11] .INIT=16'hFCEC;
// @110:251
  CFG4 \periph_data_0_iv_0[8]  (
	.A(un1_periph_data32),
	.B(periph_data_0_iv_0_1_Z[8]),
	.C(TRG_data[8]),
	.D(periph_data24),
	.Y(periph_data[8])
);
defparam \periph_data_0_iv_0[8] .INIT=16'hFCEC;
// @110:251
  CFG4 \periph_data_iv_0[3]  (
	.A(periph_data_iv_0_1_Z[3]),
	.B(N_102),
	.C(TRG_rx_data[3]),
	.D(periph_data35),
	.Y(periph_data[3])
);
defparam \periph_data_iv_0[3] .INIT=16'hFEEE;
// @110:251
  CFG4 \periph_data_iv_0[7]  (
	.A(periph_data_iv_0_1_Z[7]),
	.B(N_98),
	.C(TRG_rx_data[7]),
	.D(periph_data35),
	.Y(periph_data[7])
);
defparam \periph_data_iv_0[7] .INIT=16'hFEEE;
// @110:251
  CFG4 \periph_data_iv_0[0]  (
	.A(periph_data_iv_0_1_Z[0]),
	.B(N_106),
	.C(TRG_rx_data[0]),
	.D(periph_data35),
	.Y(periph_data[0])
);
defparam \periph_data_iv_0[0] .INIT=16'hFEEE;
// @110:251
  CFG4 \periph_data_iv_0[6]  (
	.A(periph_data_iv_0_1_Z[6]),
	.B(N_673),
	.C(REGISTERS_0_read_data_frame[6]),
	.D(N_635),
	.Y(periph_data[6])
);
defparam \periph_data_iv_0[6] .INIT=16'hFFEA;
// @110:251
  CFG4 \periph_data_iv_0[2]  (
	.A(periph_data_iv_0_1_Z[2]),
	.B(N_673),
	.C(REGISTERS_0_read_data_frame[2]),
	.D(N_89),
	.Y(periph_data[2])
);
defparam \periph_data_iv_0[2] .INIT=16'hFFEA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Answer_Encoder */

module ADI_SPI (
  TRG_data,
  TRG_addr,
  ADI_SPI_0_rx_data_frame,
  Reset_N,
  enable_cmd,
  ADC_sdio,
  sdio_1_1z,
  ADC_sclk,
  ADC_ss_n,
  RW,
  ADI_SPI_0_busy,
  sdio_cl_1z,
  Clock,
  dff_arst
)
;
input [15:0] TRG_data ;
input [6:0] TRG_addr ;
output [7:0] ADI_SPI_0_rx_data_frame ;
input Reset_N ;
input enable_cmd ;
input ADC_sdio ;
output sdio_1_1z ;
output ADC_sclk ;
output ADC_ss_n ;
input RW ;
output ADI_SPI_0_busy ;
output sdio_cl_1z ;
input Clock ;
input dff_arst ;
wire Reset_N ;
wire enable_cmd ;
wire ADC_sdio ;
wire sdio_1_1z ;
wire ADC_sclk ;
wire ADC_ss_n ;
wire RW ;
wire ADI_SPI_0_busy ;
wire sdio_cl_1z ;
wire Clock ;
wire dff_arst ;
wire [31:0] addr_counter_Z;
wire [31:0] addr_counter_s;
wire [31:0] data_counter_Z;
wire [31:0] data_counter_s;
wire [4:0] state_reg_Z;
wire [3:2] state_reg_ns;
wire [15:0] wr_addr_buffer_Z;
wire [7:0] rx_data_buffer_Z;
wire [7:0] tx_data_buffer_Z;
wire [15:15] un1_wr_addr_buffer_Z;
wire [8:0] counter_Z;
wire [3:0] counter_3_Z;
wire [1:1] state_reg_RNIUK4H9_S;
wire [1:1] state_reg_RNIUK4H9_Y;
wire [30:0] data_counter_cry;
wire [0:0] data_counter_RNIJ7IHJ_Y;
wire [1:1] data_counter_RNI9RVHT_Y;
wire [2:2] data_counter_RNI0GDI71_Y;
wire [3:3] data_counter_RNIO5RIH1_Y;
wire [4:4] data_counter_RNIHS8JR1_Y;
wire [5:5] data_counter_RNIBKMJ52_Y;
wire [6:6] data_counter_RNI6D4KF2_Y;
wire [7:7] data_counter_RNI27IKP2_Y;
wire [8:8] data_counter_RNIV10L33_Y;
wire [9:9] data_counter_RNITTDLD3_Y;
wire [10:10] data_counter_RNI3UOEN3_Y;
wire [11:11] data_counter_RNIAV3814_Y;
wire [12:12] data_counter_RNII1F1B4_Y;
wire [13:13] data_counter_RNIR4QQK4_Y;
wire [14:14] data_counter_RNI595KU4_Y;
wire [15:15] data_counter_RNIGEGD85_Y;
wire [16:16] data_counter_RNISKR6I5_Y;
wire [17:17] data_counter_RNI9S60S5_Y;
wire [18:18] data_counter_RNIN4IP56_Y;
wire [19:19] data_counter_RNI6ETIF6_Y;
wire [20:20] data_counter_RNIDG9CP6_Y;
wire [21:21] data_counter_RNILJL537_Y;
wire [22:22] data_counter_RNIUN1VC7_Y;
wire [23:23] data_counter_RNI8TDOM7_Y;
wire [24:24] data_counter_RNIJ3QH08_Y;
wire [25:25] data_counter_RNIVA6BA8_Y;
wire [26:26] data_counter_RNICJI4K8_Y;
wire [27:27] data_counter_RNIQSUTT8_Y;
wire [28:28] data_counter_RNI97BN79_Y;
wire [29:29] data_counter_RNIPINGH9_Y;
wire [31:31] data_counter_RNO_FCO;
wire [31:31] data_counter_RNO_Y;
wire [30:30] data_counter_RNI1N4AR9_Y;
wire [31:31] addr_counter_RNID4BBB_S;
wire [31:31] addr_counter_RNID4BBB_Y;
wire [30:0] addr_counter_cry;
wire [0:0] addr_counter_RNIIUURM_Y;
wire [1:1] addr_counter_RNIOPIC21_Y;
wire [2:2] addr_counter_RNIVL6TD1_Y;
wire [3:3] addr_counter_RNI7JQDP1_Y;
wire [4:4] addr_counter_RNIGHEU42_Y;
wire [5:5] addr_counter_RNIQG2FG2_Y;
wire [6:6] addr_counter_RNI5HMVR2_Y;
wire [7:7] addr_counter_RNIHIAG73_Y;
wire [8:8] addr_counter_RNIUKU0J3_Y;
wire [9:9] addr_counter_RNICOIHU3_Y;
wire [10:10] addr_counter_RNI21SAA4_Y;
wire [11:11] addr_counter_RNIPA54M4_Y;
wire [12:12] addr_counter_RNIHLET15_Y;
wire [13:13] addr_counter_RNIA1OMD5_Y;
wire [14:14] addr_counter_RNI4E1GP5_Y;
wire [15:15] addr_counter_RNIVRA956_Y;
wire [16:16] addr_counter_RNIRAK2H6_Y;
wire [17:17] addr_counter_RNIOQTRS6_Y;
wire [18:18] addr_counter_RNIMB7L87_Y;
wire [19:19] addr_counter_RNILTGEK7_Y;
wire [20:20] addr_counter_RNIC8R708_Y;
wire [21:21] addr_counter_RNI4K51C8_Y;
wire [22:22] addr_counter_RNIT0GQN8_Y;
wire [23:23] addr_counter_RNINEQJ39_Y;
wire [24:24] addr_counter_RNIIT4DF9_Y;
wire [25:25] addr_counter_RNIEDF6R9_Y;
wire [26:26] addr_counter_RNIBUPV6A_Y;
wire [27:27] addr_counter_RNI9G4PIA_Y;
wire [28:28] addr_counter_RNI83FIUA_Y;
wire [29:29] addr_counter_RNI8NPBAB_Y;
wire [31:31] addr_counter_RNO_FCO;
wire [31:31] addr_counter_RNO_Y;
wire [30:30] addr_counter_RNI0455MB_Y;
wire VCC ;
wire N_676_i ;
wire GND ;
wire N_6_i ;
wire divider_enable_Z ;
wire divider_enable38 ;
wire N_27_i ;
wire N_260_i ;
wire N_18_i ;
wire N_22_i ;
wire m2_i_o2 ;
wire write_read_buffer_Z ;
wire write_read_buffer_0_sqmuxa ;
wire assert_data_Z ;
wire assert_data_3 ;
wire un1_state_reg_6_i_a2_Z ;
wire N_12 ;
wire sclk_4_Z ;
wire N_31 ;
wire sdio_11_1_u_i_m2_Z ;
wire wr_addr_buffer_1_sqmuxa_i ;
wire N_76 ;
wire N_29 ;
wire N_77 ;
wire N_78 ;
wire N_79 ;
wire N_80 ;
wire N_81 ;
wire N_19_i ;
wire sdio_1_sqmuxa ;
wire N_84 ;
wire un1_reset_n_inv_i ;
wire N_85 ;
wire N_86 ;
wire N_87 ;
wire N_88 ;
wire N_21_i ;
wire N_53 ;
wire N_71 ;
wire N_72 ;
wire N_73 ;
wire N_74 ;
wire N_54 ;
wire N_55 ;
wire N_75 ;
wire un1_counter_cry_4_S ;
wire un1_counter_cry_2_S ;
wire N_675_i ;
wire N_82 ;
wire N_83 ;
wire un1_counter_s_8_S ;
wire un1_counter_cry_7_S ;
wire un1_counter_cry_6_S ;
wire un1_counter_cry_5_S ;
wire data_counter_cry_cy ;
wire N_680 ;
wire addr_counter_cry_cy ;
wire N_48 ;
wire N_69 ;
wire un1_counter_s_1_848_FCO ;
wire un1_counter_s_1_848_S ;
wire un1_counter_s_1_848_Y ;
wire un1_counter_cry_1_Z ;
wire un1_counter_cry_1_S ;
wire un1_counter_cry_1_Y ;
wire un1_counter_cry_2_Z ;
wire un1_counter_cry_2_Y ;
wire un1_counter_cry_3_Z ;
wire un1_counter_cry_3_S ;
wire un1_counter_cry_3_Y ;
wire un1_counter_cry_4_Z ;
wire un1_counter_cry_4_Y ;
wire un1_counter_cry_5_Z ;
wire un1_counter_cry_5_Y ;
wire un1_counter_cry_6_Z ;
wire un1_counter_cry_6_Y ;
wire un1_counter_s_8_FCO ;
wire un1_counter_s_8_Y ;
wire un1_counter_cry_7_Z ;
wire un1_counter_cry_7_Y ;
wire N_42_i ;
wire sdio_cl_2_i_a2_0_0_Z ;
wire m67_e_0 ;
wire m35_i_a2_18 ;
wire m35_i_a2_17 ;
wire m35_i_a2_16 ;
wire m35_i_a2_15 ;
wire m35_i_a2_14 ;
wire m35_i_a2_13 ;
wire divider_enable38_5 ;
wire divider_enable38_4 ;
wire m67_e_19 ;
wire m67_e_18 ;
wire m67_e_17 ;
wire m67_e_16 ;
wire m67_e_15 ;
wire m67_e_14 ;
wire N_59 ;
wire N_16_i_0 ;
wire N_14_i ;
wire N_684_1 ;
wire m35_i_a2_19 ;
wire m35_i_a2_24 ;
wire m67_e_24 ;
wire m67_e_23 ;
wire N_707 ;
wire N_693 ;
wire N_691 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @95:59
  SLE \addr_counter[31]  (
	.Q(addr_counter_Z[31]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[31]),
	.EN(N_676_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[30]  (
	.Q(addr_counter_Z[30]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[30]),
	.EN(N_676_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[29]  (
	.Q(addr_counter_Z[29]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[29]),
	.EN(N_676_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[28]  (
	.Q(addr_counter_Z[28]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[28]),
	.EN(N_676_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[27]  (
	.Q(addr_counter_Z[27]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[27]),
	.EN(N_676_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[26]  (
	.Q(addr_counter_Z[26]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[26]),
	.EN(N_676_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[25]  (
	.Q(addr_counter_Z[25]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[25]),
	.EN(N_676_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[24]  (
	.Q(addr_counter_Z[24]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[24]),
	.EN(N_676_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[23]  (
	.Q(addr_counter_Z[23]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[23]),
	.EN(N_676_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[22]  (
	.Q(addr_counter_Z[22]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[22]),
	.EN(N_676_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[21]  (
	.Q(addr_counter_Z[21]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[21]),
	.EN(N_676_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[20]  (
	.Q(addr_counter_Z[20]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[20]),
	.EN(N_676_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[19]  (
	.Q(addr_counter_Z[19]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[19]),
	.EN(N_676_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[18]  (
	.Q(addr_counter_Z[18]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[18]),
	.EN(N_676_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[17]  (
	.Q(addr_counter_Z[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[17]),
	.EN(N_676_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[16]  (
	.Q(addr_counter_Z[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[16]),
	.EN(N_676_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[15]  (
	.Q(addr_counter_Z[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[15]),
	.EN(N_676_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[14]  (
	.Q(addr_counter_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[14]),
	.EN(N_676_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[13]  (
	.Q(addr_counter_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[13]),
	.EN(N_676_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[12]  (
	.Q(addr_counter_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[12]),
	.EN(N_676_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[11]  (
	.Q(addr_counter_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[11]),
	.EN(N_676_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[10]  (
	.Q(addr_counter_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[10]),
	.EN(N_676_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[9]  (
	.Q(addr_counter_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[9]),
	.EN(N_676_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[8]  (
	.Q(addr_counter_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[8]),
	.EN(N_676_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[7]  (
	.Q(addr_counter_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[7]),
	.EN(N_676_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[6]  (
	.Q(addr_counter_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[6]),
	.EN(N_676_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[5]  (
	.Q(addr_counter_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[5]),
	.EN(N_676_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[4]  (
	.Q(addr_counter_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[4]),
	.EN(N_676_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[3]  (
	.Q(addr_counter_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[3]),
	.EN(N_676_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[2]  (
	.Q(addr_counter_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[2]),
	.EN(N_676_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[1]  (
	.Q(addr_counter_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[1]),
	.EN(N_676_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[0]  (
	.Q(addr_counter_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[0]),
	.EN(N_676_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[31]  (
	.Q(data_counter_Z[31]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[31]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[30]  (
	.Q(data_counter_Z[30]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[30]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[29]  (
	.Q(data_counter_Z[29]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[29]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[28]  (
	.Q(data_counter_Z[28]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[28]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[27]  (
	.Q(data_counter_Z[27]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[27]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[26]  (
	.Q(data_counter_Z[26]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[26]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[25]  (
	.Q(data_counter_Z[25]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[25]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[24]  (
	.Q(data_counter_Z[24]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[24]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[23]  (
	.Q(data_counter_Z[23]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[23]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[22]  (
	.Q(data_counter_Z[22]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[22]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[21]  (
	.Q(data_counter_Z[21]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[21]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[20]  (
	.Q(data_counter_Z[20]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[20]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[19]  (
	.Q(data_counter_Z[19]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[19]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[18]  (
	.Q(data_counter_Z[18]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[18]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[17]  (
	.Q(data_counter_Z[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[17]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[16]  (
	.Q(data_counter_Z[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[16]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[15]  (
	.Q(data_counter_Z[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[15]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[14]  (
	.Q(data_counter_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[14]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[13]  (
	.Q(data_counter_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[13]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[12]  (
	.Q(data_counter_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[12]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[11]  (
	.Q(data_counter_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[11]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[10]  (
	.Q(data_counter_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[10]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[9]  (
	.Q(data_counter_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[9]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[8]  (
	.Q(data_counter_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[8]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[7]  (
	.Q(data_counter_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[7]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[6]  (
	.Q(data_counter_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[6]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[5]  (
	.Q(data_counter_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[5]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[4]  (
	.Q(data_counter_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[4]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[3]  (
	.Q(data_counter_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[3]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[2]  (
	.Q(data_counter_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[2]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[1]  (
	.Q(data_counter_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[1]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[0]  (
	.Q(data_counter_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[0]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:245
  SLE divider_enable (
	.Q(divider_enable_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(divider_enable38),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE sdio_cl (
	.Q(sdio_cl_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_27_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE busy (
	.Q(ADI_SPI_0_busy),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_260_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \state_reg[0]  (
	.Q(state_reg_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_18_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \state_reg[1]  (
	.Q(state_reg_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_ns[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \state_reg[2]  (
	.Q(state_reg_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_ns[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \state_reg[3]  (
	.Q(state_reg_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_22_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \state_reg[4]  (
	.Q(state_reg_Z[4]),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(m2_i_o2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE write_read_buffer (
	.Q(write_read_buffer_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(RW),
	.EN(write_read_buffer_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE assert_data (
	.Q(assert_data_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(assert_data_3),
	.EN(un1_state_reg_6_i_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE ss_n (
	.Q(ADC_ss_n),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_Z[4]),
	.EN(N_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE sclk (
	.Q(ADC_sclk),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sclk_4_Z),
	.EN(N_31),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE sdio_1 (
	.Q(sdio_1_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sdio_11_1_u_i_m2_Z),
	.EN(wr_addr_buffer_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \wr_addr_buffer[6]  (
	.Q(wr_addr_buffer_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_76),
	.EN(N_29),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \wr_addr_buffer[5]  (
	.Q(wr_addr_buffer_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_77),
	.EN(N_29),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \wr_addr_buffer[4]  (
	.Q(wr_addr_buffer_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_78),
	.EN(N_29),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \wr_addr_buffer[3]  (
	.Q(wr_addr_buffer_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_79),
	.EN(N_29),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \wr_addr_buffer[2]  (
	.Q(wr_addr_buffer_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_80),
	.EN(N_29),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \wr_addr_buffer[1]  (
	.Q(wr_addr_buffer_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_81),
	.EN(N_29),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \wr_addr_buffer[0]  (
	.Q(wr_addr_buffer_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_19_i),
	.EN(N_29),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \rx_data_buffer[7]  (
	.Q(rx_data_buffer_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(rx_data_buffer_Z[6]),
	.EN(sdio_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \rx_data_buffer[6]  (
	.Q(rx_data_buffer_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(rx_data_buffer_Z[5]),
	.EN(sdio_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \rx_data_buffer[5]  (
	.Q(rx_data_buffer_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(rx_data_buffer_Z[4]),
	.EN(sdio_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \rx_data_buffer[4]  (
	.Q(rx_data_buffer_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(rx_data_buffer_Z[3]),
	.EN(sdio_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \rx_data_buffer[3]  (
	.Q(rx_data_buffer_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(rx_data_buffer_Z[2]),
	.EN(sdio_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \rx_data_buffer[2]  (
	.Q(rx_data_buffer_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(rx_data_buffer_Z[1]),
	.EN(sdio_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \rx_data_buffer[1]  (
	.Q(rx_data_buffer_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(rx_data_buffer_Z[0]),
	.EN(sdio_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \rx_data_buffer[0]  (
	.Q(rx_data_buffer_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(ADC_sdio),
	.EN(sdio_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \tx_data_buffer[5]  (
	.Q(tx_data_buffer_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_84),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \tx_data_buffer[4]  (
	.Q(tx_data_buffer_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_85),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \tx_data_buffer[3]  (
	.Q(tx_data_buffer_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_86),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \tx_data_buffer[2]  (
	.Q(tx_data_buffer_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_87),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \tx_data_buffer[1]  (
	.Q(tx_data_buffer_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_88),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \tx_data_buffer[0]  (
	.Q(tx_data_buffer_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_21_i),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \wr_addr_buffer[15]  (
	.Q(wr_addr_buffer_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(un1_wr_addr_buffer_Z[15]),
	.EN(N_29),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \wr_addr_buffer[14]  (
	.Q(wr_addr_buffer_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_53),
	.EN(N_29),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \wr_addr_buffer[13]  (
	.Q(wr_addr_buffer_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_71),
	.EN(N_29),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \wr_addr_buffer[12]  (
	.Q(wr_addr_buffer_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_72),
	.EN(N_29),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \wr_addr_buffer[11]  (
	.Q(wr_addr_buffer_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_73),
	.EN(N_29),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \wr_addr_buffer[10]  (
	.Q(wr_addr_buffer_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_74),
	.EN(N_29),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \wr_addr_buffer[9]  (
	.Q(wr_addr_buffer_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_54),
	.EN(N_29),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \wr_addr_buffer[8]  (
	.Q(wr_addr_buffer_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_55),
	.EN(N_29),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \wr_addr_buffer[7]  (
	.Q(wr_addr_buffer_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_75),
	.EN(N_29),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:245
  SLE \counter[4]  (
	.Q(counter_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(un1_counter_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:245
  SLE \counter[3]  (
	.Q(counter_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(counter_3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:245
  SLE \counter[2]  (
	.Q(counter_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(un1_counter_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:245
  SLE \counter[1]  (
	.Q(counter_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(counter_3_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:245
  SLE \counter[0]  (
	.Q(counter_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(counter_3_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \rx_data_frame[7]  (
	.Q(ADI_SPI_0_rx_data_frame[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(rx_data_buffer_Z[7]),
	.EN(N_675_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \rx_data_frame[6]  (
	.Q(ADI_SPI_0_rx_data_frame[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(rx_data_buffer_Z[6]),
	.EN(N_675_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \rx_data_frame[5]  (
	.Q(ADI_SPI_0_rx_data_frame[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(rx_data_buffer_Z[5]),
	.EN(N_675_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \rx_data_frame[4]  (
	.Q(ADI_SPI_0_rx_data_frame[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(rx_data_buffer_Z[4]),
	.EN(N_675_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \rx_data_frame[3]  (
	.Q(ADI_SPI_0_rx_data_frame[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(rx_data_buffer_Z[3]),
	.EN(N_675_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \rx_data_frame[2]  (
	.Q(ADI_SPI_0_rx_data_frame[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(rx_data_buffer_Z[2]),
	.EN(N_675_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \rx_data_frame[1]  (
	.Q(ADI_SPI_0_rx_data_frame[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(rx_data_buffer_Z[1]),
	.EN(N_675_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \rx_data_frame[0]  (
	.Q(ADI_SPI_0_rx_data_frame[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(rx_data_buffer_Z[0]),
	.EN(N_675_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \tx_data_buffer[7]  (
	.Q(tx_data_buffer_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_82),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \tx_data_buffer[6]  (
	.Q(tx_data_buffer_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_83),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:245
  SLE \counter[8]  (
	.Q(counter_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(un1_counter_s_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:245
  SLE \counter[7]  (
	.Q(counter_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(un1_counter_cry_7_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:245
  SLE \counter[6]  (
	.Q(counter_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(un1_counter_cry_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:245
  SLE \counter[5]  (
	.Q(counter_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(un1_counter_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  ARI1 \state_reg_RNIUK4H9[1]  (
	.FCO(data_counter_cry_cy),
	.S(state_reg_RNIUK4H9_S[1]),
	.Y(state_reg_RNIUK4H9_Y[1]),
	.B(state_reg_Z[1]),
	.C(state_reg_Z[2]),
	.D(N_680),
	.A(VCC),
	.FCI(VCC)
);
defparam \state_reg_RNIUK4H9[1] .INIT=20'h4F100;
// @95:59
  ARI1 \data_counter_RNIJ7IHJ[0]  (
	.FCO(data_counter_cry[0]),
	.S(data_counter_s[0]),
	.Y(data_counter_RNIJ7IHJ_Y[0]),
	.B(data_counter_Z[0]),
	.C(N_680),
	.D(state_reg_Z[2]),
	.A(state_reg_Z[1]),
	.FCI(data_counter_cry_cy)
);
defparam \data_counter_RNIJ7IHJ[0] .INIT=20'h4888A;
// @95:59
  ARI1 \data_counter_RNI9RVHT[1]  (
	.FCO(data_counter_cry[1]),
	.S(data_counter_s[1]),
	.Y(data_counter_RNI9RVHT_Y[1]),
	.B(data_counter_Z[1]),
	.C(state_reg_RNIUK4H9_Y[1]),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[0])
);
defparam \data_counter_RNI9RVHT[1] .INIT=20'h48800;
// @95:59
  ARI1 \data_counter_RNI0GDI71[2]  (
	.FCO(data_counter_cry[2]),
	.S(data_counter_s[2]),
	.Y(data_counter_RNI0GDI71_Y[2]),
	.B(data_counter_Z[2]),
	.C(state_reg_RNIUK4H9_Y[1]),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[1])
);
defparam \data_counter_RNI0GDI71[2] .INIT=20'h48800;
// @95:59
  ARI1 \data_counter_RNIO5RIH1[3]  (
	.FCO(data_counter_cry[3]),
	.S(data_counter_s[3]),
	.Y(data_counter_RNIO5RIH1_Y[3]),
	.B(data_counter_Z[3]),
	.C(state_reg_RNIUK4H9_Y[1]),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[2])
);
defparam \data_counter_RNIO5RIH1[3] .INIT=20'h48800;
// @95:59
  ARI1 \data_counter_RNIHS8JR1[4]  (
	.FCO(data_counter_cry[4]),
	.S(data_counter_s[4]),
	.Y(data_counter_RNIHS8JR1_Y[4]),
	.B(data_counter_Z[4]),
	.C(state_reg_RNIUK4H9_Y[1]),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[3])
);
defparam \data_counter_RNIHS8JR1[4] .INIT=20'h48800;
// @95:59
  ARI1 \data_counter_RNIBKMJ52[5]  (
	.FCO(data_counter_cry[5]),
	.S(data_counter_s[5]),
	.Y(data_counter_RNIBKMJ52_Y[5]),
	.B(data_counter_Z[5]),
	.C(state_reg_RNIUK4H9_Y[1]),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[4])
);
defparam \data_counter_RNIBKMJ52[5] .INIT=20'h48800;
// @95:59
  ARI1 \data_counter_RNI6D4KF2[6]  (
	.FCO(data_counter_cry[6]),
	.S(data_counter_s[6]),
	.Y(data_counter_RNI6D4KF2_Y[6]),
	.B(data_counter_Z[6]),
	.C(state_reg_RNIUK4H9_Y[1]),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[5])
);
defparam \data_counter_RNI6D4KF2[6] .INIT=20'h48800;
// @95:59
  ARI1 \data_counter_RNI27IKP2[7]  (
	.FCO(data_counter_cry[7]),
	.S(data_counter_s[7]),
	.Y(data_counter_RNI27IKP2_Y[7]),
	.B(data_counter_Z[7]),
	.C(state_reg_RNIUK4H9_Y[1]),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[6])
);
defparam \data_counter_RNI27IKP2[7] .INIT=20'h48800;
// @95:59
  ARI1 \data_counter_RNIV10L33[8]  (
	.FCO(data_counter_cry[8]),
	.S(data_counter_s[8]),
	.Y(data_counter_RNIV10L33_Y[8]),
	.B(data_counter_Z[8]),
	.C(state_reg_RNIUK4H9_Y[1]),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[7])
);
defparam \data_counter_RNIV10L33[8] .INIT=20'h48800;
// @95:59
  ARI1 \data_counter_RNITTDLD3[9]  (
	.FCO(data_counter_cry[9]),
	.S(data_counter_s[9]),
	.Y(data_counter_RNITTDLD3_Y[9]),
	.B(data_counter_Z[9]),
	.C(state_reg_RNIUK4H9_Y[1]),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[8])
);
defparam \data_counter_RNITTDLD3[9] .INIT=20'h48800;
// @95:59
  ARI1 \data_counter_RNI3UOEN3[10]  (
	.FCO(data_counter_cry[10]),
	.S(data_counter_s[10]),
	.Y(data_counter_RNI3UOEN3_Y[10]),
	.B(data_counter_Z[10]),
	.C(state_reg_RNIUK4H9_Y[1]),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[9])
);
defparam \data_counter_RNI3UOEN3[10] .INIT=20'h48800;
// @95:59
  ARI1 \data_counter_RNIAV3814[11]  (
	.FCO(data_counter_cry[11]),
	.S(data_counter_s[11]),
	.Y(data_counter_RNIAV3814_Y[11]),
	.B(data_counter_Z[11]),
	.C(state_reg_RNIUK4H9_Y[1]),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[10])
);
defparam \data_counter_RNIAV3814[11] .INIT=20'h48800;
// @95:59
  ARI1 \data_counter_RNII1F1B4[12]  (
	.FCO(data_counter_cry[12]),
	.S(data_counter_s[12]),
	.Y(data_counter_RNII1F1B4_Y[12]),
	.B(data_counter_Z[12]),
	.C(state_reg_RNIUK4H9_Y[1]),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[11])
);
defparam \data_counter_RNII1F1B4[12] .INIT=20'h48800;
// @95:59
  ARI1 \data_counter_RNIR4QQK4[13]  (
	.FCO(data_counter_cry[13]),
	.S(data_counter_s[13]),
	.Y(data_counter_RNIR4QQK4_Y[13]),
	.B(data_counter_Z[13]),
	.C(state_reg_RNIUK4H9_Y[1]),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[12])
);
defparam \data_counter_RNIR4QQK4[13] .INIT=20'h48800;
// @95:59
  ARI1 \data_counter_RNI595KU4[14]  (
	.FCO(data_counter_cry[14]),
	.S(data_counter_s[14]),
	.Y(data_counter_RNI595KU4_Y[14]),
	.B(data_counter_Z[14]),
	.C(state_reg_RNIUK4H9_Y[1]),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[13])
);
defparam \data_counter_RNI595KU4[14] .INIT=20'h48800;
// @95:59
  ARI1 \data_counter_RNIGEGD85[15]  (
	.FCO(data_counter_cry[15]),
	.S(data_counter_s[15]),
	.Y(data_counter_RNIGEGD85_Y[15]),
	.B(data_counter_Z[15]),
	.C(state_reg_RNIUK4H9_Y[1]),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[14])
);
defparam \data_counter_RNIGEGD85[15] .INIT=20'h48800;
// @95:59
  ARI1 \data_counter_RNISKR6I5[16]  (
	.FCO(data_counter_cry[16]),
	.S(data_counter_s[16]),
	.Y(data_counter_RNISKR6I5_Y[16]),
	.B(data_counter_Z[16]),
	.C(state_reg_RNIUK4H9_Y[1]),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[15])
);
defparam \data_counter_RNISKR6I5[16] .INIT=20'h48800;
// @95:59
  ARI1 \data_counter_RNI9S60S5[17]  (
	.FCO(data_counter_cry[17]),
	.S(data_counter_s[17]),
	.Y(data_counter_RNI9S60S5_Y[17]),
	.B(data_counter_Z[17]),
	.C(state_reg_RNIUK4H9_Y[1]),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[16])
);
defparam \data_counter_RNI9S60S5[17] .INIT=20'h48800;
// @95:59
  ARI1 \data_counter_RNIN4IP56[18]  (
	.FCO(data_counter_cry[18]),
	.S(data_counter_s[18]),
	.Y(data_counter_RNIN4IP56_Y[18]),
	.B(data_counter_Z[18]),
	.C(state_reg_RNIUK4H9_Y[1]),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[17])
);
defparam \data_counter_RNIN4IP56[18] .INIT=20'h48800;
// @95:59
  ARI1 \data_counter_RNI6ETIF6[19]  (
	.FCO(data_counter_cry[19]),
	.S(data_counter_s[19]),
	.Y(data_counter_RNI6ETIF6_Y[19]),
	.B(data_counter_Z[19]),
	.C(state_reg_RNIUK4H9_Y[1]),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[18])
);
defparam \data_counter_RNI6ETIF6[19] .INIT=20'h48800;
// @95:59
  ARI1 \data_counter_RNIDG9CP6[20]  (
	.FCO(data_counter_cry[20]),
	.S(data_counter_s[20]),
	.Y(data_counter_RNIDG9CP6_Y[20]),
	.B(data_counter_Z[20]),
	.C(state_reg_RNIUK4H9_Y[1]),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[19])
);
defparam \data_counter_RNIDG9CP6[20] .INIT=20'h48800;
// @95:59
  ARI1 \data_counter_RNILJL537[21]  (
	.FCO(data_counter_cry[21]),
	.S(data_counter_s[21]),
	.Y(data_counter_RNILJL537_Y[21]),
	.B(data_counter_Z[21]),
	.C(state_reg_RNIUK4H9_Y[1]),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[20])
);
defparam \data_counter_RNILJL537[21] .INIT=20'h48800;
// @95:59
  ARI1 \data_counter_RNIUN1VC7[22]  (
	.FCO(data_counter_cry[22]),
	.S(data_counter_s[22]),
	.Y(data_counter_RNIUN1VC7_Y[22]),
	.B(data_counter_Z[22]),
	.C(state_reg_RNIUK4H9_Y[1]),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[21])
);
defparam \data_counter_RNIUN1VC7[22] .INIT=20'h48800;
// @95:59
  ARI1 \data_counter_RNI8TDOM7[23]  (
	.FCO(data_counter_cry[23]),
	.S(data_counter_s[23]),
	.Y(data_counter_RNI8TDOM7_Y[23]),
	.B(data_counter_Z[23]),
	.C(state_reg_RNIUK4H9_Y[1]),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[22])
);
defparam \data_counter_RNI8TDOM7[23] .INIT=20'h48800;
// @95:59
  ARI1 \data_counter_RNIJ3QH08[24]  (
	.FCO(data_counter_cry[24]),
	.S(data_counter_s[24]),
	.Y(data_counter_RNIJ3QH08_Y[24]),
	.B(data_counter_Z[24]),
	.C(state_reg_RNIUK4H9_Y[1]),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[23])
);
defparam \data_counter_RNIJ3QH08[24] .INIT=20'h48800;
// @95:59
  ARI1 \data_counter_RNIVA6BA8[25]  (
	.FCO(data_counter_cry[25]),
	.S(data_counter_s[25]),
	.Y(data_counter_RNIVA6BA8_Y[25]),
	.B(data_counter_Z[25]),
	.C(state_reg_RNIUK4H9_Y[1]),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[24])
);
defparam \data_counter_RNIVA6BA8[25] .INIT=20'h48800;
// @95:59
  ARI1 \data_counter_RNICJI4K8[26]  (
	.FCO(data_counter_cry[26]),
	.S(data_counter_s[26]),
	.Y(data_counter_RNICJI4K8_Y[26]),
	.B(data_counter_Z[26]),
	.C(state_reg_RNIUK4H9_Y[1]),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[25])
);
defparam \data_counter_RNICJI4K8[26] .INIT=20'h48800;
// @95:59
  ARI1 \data_counter_RNIQSUTT8[27]  (
	.FCO(data_counter_cry[27]),
	.S(data_counter_s[27]),
	.Y(data_counter_RNIQSUTT8_Y[27]),
	.B(data_counter_Z[27]),
	.C(state_reg_RNIUK4H9_Y[1]),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[26])
);
defparam \data_counter_RNIQSUTT8[27] .INIT=20'h48800;
// @95:59
  ARI1 \data_counter_RNI97BN79[28]  (
	.FCO(data_counter_cry[28]),
	.S(data_counter_s[28]),
	.Y(data_counter_RNI97BN79_Y[28]),
	.B(data_counter_Z[28]),
	.C(state_reg_RNIUK4H9_Y[1]),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[27])
);
defparam \data_counter_RNI97BN79[28] .INIT=20'h48800;
// @95:59
  ARI1 \data_counter_RNIPINGH9[29]  (
	.FCO(data_counter_cry[29]),
	.S(data_counter_s[29]),
	.Y(data_counter_RNIPINGH9_Y[29]),
	.B(data_counter_Z[29]),
	.C(state_reg_RNIUK4H9_Y[1]),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[28])
);
defparam \data_counter_RNIPINGH9[29] .INIT=20'h48800;
// @95:59
  ARI1 \data_counter_RNO[31]  (
	.FCO(data_counter_RNO_FCO[31]),
	.S(data_counter_s[31]),
	.Y(data_counter_RNO_Y[31]),
	.B(data_counter_Z[31]),
	.C(state_reg_RNIUK4H9_Y[1]),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[30])
);
defparam \data_counter_RNO[31] .INIT=20'h48800;
// @95:59
  ARI1 \data_counter_RNI1N4AR9[30]  (
	.FCO(data_counter_cry[30]),
	.S(data_counter_s[30]),
	.Y(data_counter_RNI1N4AR9_Y[30]),
	.B(data_counter_Z[30]),
	.C(state_reg_RNIUK4H9_Y[1]),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[29])
);
defparam \data_counter_RNI1N4AR9[30] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNID4BBB[31]  (
	.FCO(addr_counter_cry_cy),
	.S(addr_counter_RNID4BBB_S[31]),
	.Y(addr_counter_RNID4BBB_Y[31]),
	.B(addr_counter_Z[31]),
	.C(N_48),
	.D(N_69),
	.A(VCC),
	.FCI(VCC)
);
defparam \addr_counter_RNID4BBB[31] .INIT=20'h4FE00;
// @95:59
  ARI1 \addr_counter_RNIIUURM[0]  (
	.FCO(addr_counter_cry[0]),
	.S(addr_counter_s[0]),
	.Y(addr_counter_RNIIUURM_Y[0]),
	.B(addr_counter_Z[0]),
	.C(addr_counter_RNID4BBB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry_cy)
);
defparam \addr_counter_RNIIUURM[0] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNIOPIC21[1]  (
	.FCO(addr_counter_cry[1]),
	.S(addr_counter_s[1]),
	.Y(addr_counter_RNIOPIC21_Y[1]),
	.B(addr_counter_Z[1]),
	.C(addr_counter_RNID4BBB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[0])
);
defparam \addr_counter_RNIOPIC21[1] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNIVL6TD1[2]  (
	.FCO(addr_counter_cry[2]),
	.S(addr_counter_s[2]),
	.Y(addr_counter_RNIVL6TD1_Y[2]),
	.B(addr_counter_Z[2]),
	.C(addr_counter_RNID4BBB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[1])
);
defparam \addr_counter_RNIVL6TD1[2] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNI7JQDP1[3]  (
	.FCO(addr_counter_cry[3]),
	.S(addr_counter_s[3]),
	.Y(addr_counter_RNI7JQDP1_Y[3]),
	.B(addr_counter_Z[3]),
	.C(addr_counter_RNID4BBB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[2])
);
defparam \addr_counter_RNI7JQDP1[3] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNIGHEU42[4]  (
	.FCO(addr_counter_cry[4]),
	.S(addr_counter_s[4]),
	.Y(addr_counter_RNIGHEU42_Y[4]),
	.B(addr_counter_Z[4]),
	.C(addr_counter_RNID4BBB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[3])
);
defparam \addr_counter_RNIGHEU42[4] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNIQG2FG2[5]  (
	.FCO(addr_counter_cry[5]),
	.S(addr_counter_s[5]),
	.Y(addr_counter_RNIQG2FG2_Y[5]),
	.B(addr_counter_Z[5]),
	.C(addr_counter_RNID4BBB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[4])
);
defparam \addr_counter_RNIQG2FG2[5] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNI5HMVR2[6]  (
	.FCO(addr_counter_cry[6]),
	.S(addr_counter_s[6]),
	.Y(addr_counter_RNI5HMVR2_Y[6]),
	.B(addr_counter_Z[6]),
	.C(addr_counter_RNID4BBB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[5])
);
defparam \addr_counter_RNI5HMVR2[6] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNIHIAG73[7]  (
	.FCO(addr_counter_cry[7]),
	.S(addr_counter_s[7]),
	.Y(addr_counter_RNIHIAG73_Y[7]),
	.B(addr_counter_Z[7]),
	.C(addr_counter_RNID4BBB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[6])
);
defparam \addr_counter_RNIHIAG73[7] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNIUKU0J3[8]  (
	.FCO(addr_counter_cry[8]),
	.S(addr_counter_s[8]),
	.Y(addr_counter_RNIUKU0J3_Y[8]),
	.B(addr_counter_Z[8]),
	.C(addr_counter_RNID4BBB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[7])
);
defparam \addr_counter_RNIUKU0J3[8] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNICOIHU3[9]  (
	.FCO(addr_counter_cry[9]),
	.S(addr_counter_s[9]),
	.Y(addr_counter_RNICOIHU3_Y[9]),
	.B(addr_counter_Z[9]),
	.C(addr_counter_RNID4BBB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[8])
);
defparam \addr_counter_RNICOIHU3[9] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNI21SAA4[10]  (
	.FCO(addr_counter_cry[10]),
	.S(addr_counter_s[10]),
	.Y(addr_counter_RNI21SAA4_Y[10]),
	.B(addr_counter_Z[10]),
	.C(addr_counter_RNID4BBB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[9])
);
defparam \addr_counter_RNI21SAA4[10] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNIPA54M4[11]  (
	.FCO(addr_counter_cry[11]),
	.S(addr_counter_s[11]),
	.Y(addr_counter_RNIPA54M4_Y[11]),
	.B(addr_counter_Z[11]),
	.C(addr_counter_RNID4BBB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[10])
);
defparam \addr_counter_RNIPA54M4[11] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNIHLET15[12]  (
	.FCO(addr_counter_cry[12]),
	.S(addr_counter_s[12]),
	.Y(addr_counter_RNIHLET15_Y[12]),
	.B(addr_counter_Z[12]),
	.C(addr_counter_RNID4BBB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[11])
);
defparam \addr_counter_RNIHLET15[12] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNIA1OMD5[13]  (
	.FCO(addr_counter_cry[13]),
	.S(addr_counter_s[13]),
	.Y(addr_counter_RNIA1OMD5_Y[13]),
	.B(addr_counter_Z[13]),
	.C(addr_counter_RNID4BBB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[12])
);
defparam \addr_counter_RNIA1OMD5[13] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNI4E1GP5[14]  (
	.FCO(addr_counter_cry[14]),
	.S(addr_counter_s[14]),
	.Y(addr_counter_RNI4E1GP5_Y[14]),
	.B(addr_counter_Z[14]),
	.C(addr_counter_RNID4BBB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[13])
);
defparam \addr_counter_RNI4E1GP5[14] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNIVRA956[15]  (
	.FCO(addr_counter_cry[15]),
	.S(addr_counter_s[15]),
	.Y(addr_counter_RNIVRA956_Y[15]),
	.B(addr_counter_Z[15]),
	.C(addr_counter_RNID4BBB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[14])
);
defparam \addr_counter_RNIVRA956[15] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNIRAK2H6[16]  (
	.FCO(addr_counter_cry[16]),
	.S(addr_counter_s[16]),
	.Y(addr_counter_RNIRAK2H6_Y[16]),
	.B(addr_counter_Z[16]),
	.C(addr_counter_RNID4BBB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[15])
);
defparam \addr_counter_RNIRAK2H6[16] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNIOQTRS6[17]  (
	.FCO(addr_counter_cry[17]),
	.S(addr_counter_s[17]),
	.Y(addr_counter_RNIOQTRS6_Y[17]),
	.B(addr_counter_Z[17]),
	.C(addr_counter_RNID4BBB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[16])
);
defparam \addr_counter_RNIOQTRS6[17] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNIMB7L87[18]  (
	.FCO(addr_counter_cry[18]),
	.S(addr_counter_s[18]),
	.Y(addr_counter_RNIMB7L87_Y[18]),
	.B(addr_counter_Z[18]),
	.C(addr_counter_RNID4BBB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[17])
);
defparam \addr_counter_RNIMB7L87[18] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNILTGEK7[19]  (
	.FCO(addr_counter_cry[19]),
	.S(addr_counter_s[19]),
	.Y(addr_counter_RNILTGEK7_Y[19]),
	.B(addr_counter_Z[19]),
	.C(addr_counter_RNID4BBB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[18])
);
defparam \addr_counter_RNILTGEK7[19] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNIC8R708[20]  (
	.FCO(addr_counter_cry[20]),
	.S(addr_counter_s[20]),
	.Y(addr_counter_RNIC8R708_Y[20]),
	.B(addr_counter_Z[20]),
	.C(addr_counter_RNID4BBB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[19])
);
defparam \addr_counter_RNIC8R708[20] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNI4K51C8[21]  (
	.FCO(addr_counter_cry[21]),
	.S(addr_counter_s[21]),
	.Y(addr_counter_RNI4K51C8_Y[21]),
	.B(addr_counter_Z[21]),
	.C(addr_counter_RNID4BBB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[20])
);
defparam \addr_counter_RNI4K51C8[21] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNIT0GQN8[22]  (
	.FCO(addr_counter_cry[22]),
	.S(addr_counter_s[22]),
	.Y(addr_counter_RNIT0GQN8_Y[22]),
	.B(addr_counter_Z[22]),
	.C(addr_counter_RNID4BBB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[21])
);
defparam \addr_counter_RNIT0GQN8[22] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNINEQJ39[23]  (
	.FCO(addr_counter_cry[23]),
	.S(addr_counter_s[23]),
	.Y(addr_counter_RNINEQJ39_Y[23]),
	.B(addr_counter_Z[23]),
	.C(addr_counter_RNID4BBB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[22])
);
defparam \addr_counter_RNINEQJ39[23] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNIIT4DF9[24]  (
	.FCO(addr_counter_cry[24]),
	.S(addr_counter_s[24]),
	.Y(addr_counter_RNIIT4DF9_Y[24]),
	.B(addr_counter_Z[24]),
	.C(addr_counter_RNID4BBB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[23])
);
defparam \addr_counter_RNIIT4DF9[24] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNIEDF6R9[25]  (
	.FCO(addr_counter_cry[25]),
	.S(addr_counter_s[25]),
	.Y(addr_counter_RNIEDF6R9_Y[25]),
	.B(addr_counter_Z[25]),
	.C(addr_counter_RNID4BBB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[24])
);
defparam \addr_counter_RNIEDF6R9[25] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNIBUPV6A[26]  (
	.FCO(addr_counter_cry[26]),
	.S(addr_counter_s[26]),
	.Y(addr_counter_RNIBUPV6A_Y[26]),
	.B(addr_counter_Z[26]),
	.C(addr_counter_RNID4BBB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[25])
);
defparam \addr_counter_RNIBUPV6A[26] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNI9G4PIA[27]  (
	.FCO(addr_counter_cry[27]),
	.S(addr_counter_s[27]),
	.Y(addr_counter_RNI9G4PIA_Y[27]),
	.B(addr_counter_Z[27]),
	.C(addr_counter_RNID4BBB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[26])
);
defparam \addr_counter_RNI9G4PIA[27] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNI83FIUA[28]  (
	.FCO(addr_counter_cry[28]),
	.S(addr_counter_s[28]),
	.Y(addr_counter_RNI83FIUA_Y[28]),
	.B(addr_counter_Z[28]),
	.C(addr_counter_RNID4BBB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[27])
);
defparam \addr_counter_RNI83FIUA[28] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNI8NPBAB[29]  (
	.FCO(addr_counter_cry[29]),
	.S(addr_counter_s[29]),
	.Y(addr_counter_RNI8NPBAB_Y[29]),
	.B(addr_counter_Z[29]),
	.C(addr_counter_RNID4BBB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[28])
);
defparam \addr_counter_RNI8NPBAB[29] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNO[31]  (
	.FCO(addr_counter_RNO_FCO[31]),
	.S(addr_counter_s[31]),
	.Y(addr_counter_RNO_Y[31]),
	.B(addr_counter_Z[31]),
	.C(addr_counter_RNID4BBB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[30])
);
defparam \addr_counter_RNO[31] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNI0455MB[30]  (
	.FCO(addr_counter_cry[30]),
	.S(addr_counter_s[30]),
	.Y(addr_counter_RNI0455MB_Y[30]),
	.B(addr_counter_Z[30]),
	.C(addr_counter_RNID4BBB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[29])
);
defparam \addr_counter_RNI0455MB[30] .INIT=20'h48800;
// @95:257
  ARI1 un1_counter_s_1_848 (
	.FCO(un1_counter_s_1_848_FCO),
	.S(un1_counter_s_1_848_S),
	.Y(un1_counter_s_1_848_Y),
	.B(counter_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un1_counter_s_1_848.INIT=20'h4AA00;
// @95:257
  ARI1 un1_counter_cry_1 (
	.FCO(un1_counter_cry_1_Z),
	.S(un1_counter_cry_1_S),
	.Y(un1_counter_cry_1_Y),
	.B(counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_counter_s_1_848_FCO)
);
defparam un1_counter_cry_1.INIT=20'h4AA00;
// @95:257
  ARI1 un1_counter_cry_2 (
	.FCO(un1_counter_cry_2_Z),
	.S(un1_counter_cry_2_S),
	.Y(un1_counter_cry_2_Y),
	.B(counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_counter_cry_1_Z)
);
defparam un1_counter_cry_2.INIT=20'h4AA00;
// @95:257
  ARI1 un1_counter_cry_3 (
	.FCO(un1_counter_cry_3_Z),
	.S(un1_counter_cry_3_S),
	.Y(un1_counter_cry_3_Y),
	.B(counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_counter_cry_2_Z)
);
defparam un1_counter_cry_3.INIT=20'h4AA00;
// @95:257
  ARI1 un1_counter_cry_4 (
	.FCO(un1_counter_cry_4_Z),
	.S(un1_counter_cry_4_S),
	.Y(un1_counter_cry_4_Y),
	.B(counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_counter_cry_3_Z)
);
defparam un1_counter_cry_4.INIT=20'h4AA00;
// @95:257
  ARI1 un1_counter_cry_5 (
	.FCO(un1_counter_cry_5_Z),
	.S(un1_counter_cry_5_S),
	.Y(un1_counter_cry_5_Y),
	.B(counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_counter_cry_4_Z)
);
defparam un1_counter_cry_5.INIT=20'h4AA00;
// @95:257
  ARI1 un1_counter_cry_6 (
	.FCO(un1_counter_cry_6_Z),
	.S(un1_counter_cry_6_S),
	.Y(un1_counter_cry_6_Y),
	.B(counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_counter_cry_5_Z)
);
defparam un1_counter_cry_6.INIT=20'h4AA00;
// @95:257
  ARI1 un1_counter_s_8 (
	.FCO(un1_counter_s_8_FCO),
	.S(un1_counter_s_8_S),
	.Y(un1_counter_s_8_Y),
	.B(counter_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_counter_cry_7_Z)
);
defparam un1_counter_s_8.INIT=20'h4AA00;
// @95:257
  ARI1 un1_counter_cry_7 (
	.FCO(un1_counter_cry_7_Z),
	.S(un1_counter_cry_7_S),
	.Y(un1_counter_cry_7_Y),
	.B(counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_counter_cry_6_Z)
);
defparam un1_counter_cry_7.INIT=20'h4AA00;
// @95:59
  CFG3 \state_reg_ns_4_0_.m74_i_i  (
	.A(state_reg_Z[1]),
	.B(state_reg_Z[2]),
	.C(N_680),
	.Y(N_18_i)
);
defparam \state_reg_ns_4_0_.m74_i_i .INIT=8'h0E;
// @95:59
  CFG3 \state_reg_ns_4_0_.m2_i_o2_i  (
	.A(state_reg_Z[4]),
	.B(enable_cmd),
	.C(state_reg_Z[0]),
	.Y(N_260_i)
);
defparam \state_reg_ns_4_0_.m2_i_o2_i .INIT=8'h0D;
// @95:59
  CFG2 sdio_cl_2_i_a2_0_0 (
	.A(N_42_i),
	.B(assert_data_Z),
	.Y(sdio_cl_2_i_a2_0_0_Z)
);
defparam sdio_cl_2_i_a2_0_0.INIT=4'h8;
// @95:59
  CFG2 \state_reg_ns_4_0_.m67_e_0  (
	.A(data_counter_Z[10]),
	.B(data_counter_Z[11]),
	.Y(m67_e_0)
);
defparam \state_reg_ns_4_0_.m67_e_0 .INIT=4'h1;
// @95:115
  CFG2 tx_data_buffer_0_sqmuxa_1_i_o2 (
	.A(assert_data_Z),
	.B(divider_enable_Z),
	.Y(N_48)
);
defparam tx_data_buffer_0_sqmuxa_1_i_o2.INIT=4'h7;
// @95:76
  CFG2 assert_data_3_0_a2 (
	.A(state_reg_Z[4]),
	.B(assert_data_Z),
	.Y(assert_data_3)
);
defparam assert_data_3_0_a2.INIT=4'h1;
// @95:115
  CFG2 sdio_1_sqmuxa_0_a2 (
	.A(N_42_i),
	.B(assert_data_Z),
	.Y(sdio_1_sqmuxa)
);
defparam sdio_1_sqmuxa_0_a2.INIT=4'h2;
// @95:76
  CFG2 sclk_4 (
	.A(ADC_sclk),
	.B(state_reg_Z[4]),
	.Y(sclk_4_Z)
);
defparam sclk_4.INIT=4'h1;
// @95:59
  CFG3 \un1_wr_addr_buffer_i_m2[6]  (
	.A(state_reg_Z[4]),
	.B(TRG_data[14]),
	.C(wr_addr_buffer_Z[5]),
	.Y(N_76)
);
defparam \un1_wr_addr_buffer_i_m2[6] .INIT=8'hD8;
// @95:59
  CFG3 \un1_wr_addr_buffer_i_m2[5]  (
	.A(state_reg_Z[4]),
	.B(TRG_data[13]),
	.C(wr_addr_buffer_Z[4]),
	.Y(N_77)
);
defparam \un1_wr_addr_buffer_i_m2[5] .INIT=8'hD8;
// @95:59
  CFG3 \un1_wr_addr_buffer_i_m2[4]  (
	.A(state_reg_Z[4]),
	.B(TRG_data[12]),
	.C(wr_addr_buffer_Z[3]),
	.Y(N_78)
);
defparam \un1_wr_addr_buffer_i_m2[4] .INIT=8'hD8;
// @95:59
  CFG3 \un1_wr_addr_buffer_i_m2[3]  (
	.A(state_reg_Z[4]),
	.B(TRG_data[11]),
	.C(wr_addr_buffer_Z[2]),
	.Y(N_79)
);
defparam \un1_wr_addr_buffer_i_m2[3] .INIT=8'hD8;
// @95:59
  CFG3 \un1_wr_addr_buffer[15]  (
	.A(state_reg_Z[4]),
	.B(RW),
	.C(wr_addr_buffer_Z[14]),
	.Y(un1_wr_addr_buffer_Z[15])
);
defparam \un1_wr_addr_buffer[15] .INIT=8'hD8;
// @95:59
  CFG3 \un1_wr_addr_buffer_i_m2[8]  (
	.A(state_reg_Z[4]),
	.B(TRG_addr[0]),
	.C(wr_addr_buffer_Z[7]),
	.Y(N_55)
);
defparam \un1_wr_addr_buffer_i_m2[8] .INIT=8'hD8;
// @95:59
  CFG3 \un1_wr_addr_buffer_i_m2[9]  (
	.A(state_reg_Z[4]),
	.B(TRG_addr[1]),
	.C(wr_addr_buffer_Z[8]),
	.Y(N_54)
);
defparam \un1_wr_addr_buffer_i_m2[9] .INIT=8'hD8;
// @95:59
  CFG3 \un1_wr_addr_buffer_i_m2[14]  (
	.A(state_reg_Z[4]),
	.B(TRG_addr[6]),
	.C(wr_addr_buffer_Z[13]),
	.Y(N_53)
);
defparam \un1_wr_addr_buffer_i_m2[14] .INIT=8'hD8;
// @95:59
  CFG3 \un1_tx_data_buffer_i_m2[1]  (
	.A(state_reg_Z[4]),
	.B(TRG_data[1]),
	.C(tx_data_buffer_Z[0]),
	.Y(N_88)
);
defparam \un1_tx_data_buffer_i_m2[1] .INIT=8'hD8;
// @95:59
  CFG3 \un1_tx_data_buffer_i_m2[2]  (
	.A(state_reg_Z[4]),
	.B(TRG_data[2]),
	.C(tx_data_buffer_Z[1]),
	.Y(N_87)
);
defparam \un1_tx_data_buffer_i_m2[2] .INIT=8'hD8;
// @95:59
  CFG3 \un1_tx_data_buffer_i_m2[3]  (
	.A(state_reg_Z[4]),
	.B(TRG_data[3]),
	.C(tx_data_buffer_Z[2]),
	.Y(N_86)
);
defparam \un1_tx_data_buffer_i_m2[3] .INIT=8'hD8;
// @95:59
  CFG3 \un1_tx_data_buffer_i_m2[4]  (
	.A(state_reg_Z[4]),
	.B(TRG_data[4]),
	.C(tx_data_buffer_Z[3]),
	.Y(N_85)
);
defparam \un1_tx_data_buffer_i_m2[4] .INIT=8'hD8;
// @95:59
  CFG3 \un1_tx_data_buffer_i_m2[5]  (
	.A(state_reg_Z[4]),
	.B(TRG_data[5]),
	.C(tx_data_buffer_Z[4]),
	.Y(N_84)
);
defparam \un1_tx_data_buffer_i_m2[5] .INIT=8'hD8;
// @95:59
  CFG3 \un1_tx_data_buffer_i_m2[6]  (
	.A(state_reg_Z[4]),
	.B(TRG_data[6]),
	.C(tx_data_buffer_Z[5]),
	.Y(N_83)
);
defparam \un1_tx_data_buffer_i_m2[6] .INIT=8'hD8;
// @95:59
  CFG3 \un1_tx_data_buffer_i_m2[7]  (
	.A(state_reg_Z[4]),
	.B(TRG_data[7]),
	.C(tx_data_buffer_Z[6]),
	.Y(N_82)
);
defparam \un1_tx_data_buffer_i_m2[7] .INIT=8'hD8;
// @95:59
  CFG3 \un1_wr_addr_buffer_i_m2[1]  (
	.A(state_reg_Z[4]),
	.B(TRG_data[9]),
	.C(wr_addr_buffer_Z[0]),
	.Y(N_81)
);
defparam \un1_wr_addr_buffer_i_m2[1] .INIT=8'hD8;
// @95:59
  CFG3 \un1_wr_addr_buffer_i_m2[2]  (
	.A(state_reg_Z[4]),
	.B(TRG_data[10]),
	.C(wr_addr_buffer_Z[1]),
	.Y(N_80)
);
defparam \un1_wr_addr_buffer_i_m2[2] .INIT=8'hD8;
// @95:59
  CFG3 \un1_wr_addr_buffer_i_m2[7]  (
	.A(state_reg_Z[4]),
	.B(TRG_data[15]),
	.C(wr_addr_buffer_Z[6]),
	.Y(N_75)
);
defparam \un1_wr_addr_buffer_i_m2[7] .INIT=8'hD8;
// @95:59
  CFG3 \un1_wr_addr_buffer_i_m2[10]  (
	.A(state_reg_Z[4]),
	.B(TRG_addr[2]),
	.C(wr_addr_buffer_Z[9]),
	.Y(N_74)
);
defparam \un1_wr_addr_buffer_i_m2[10] .INIT=8'hD8;
// @95:59
  CFG3 \un1_wr_addr_buffer_i_m2[11]  (
	.A(state_reg_Z[4]),
	.B(TRG_addr[3]),
	.C(wr_addr_buffer_Z[10]),
	.Y(N_73)
);
defparam \un1_wr_addr_buffer_i_m2[11] .INIT=8'hD8;
// @95:59
  CFG3 \un1_wr_addr_buffer_i_m2[12]  (
	.A(state_reg_Z[4]),
	.B(TRG_addr[4]),
	.C(wr_addr_buffer_Z[11]),
	.Y(N_72)
);
defparam \un1_wr_addr_buffer_i_m2[12] .INIT=8'hD8;
// @95:59
  CFG3 \un1_wr_addr_buffer_i_m2[13]  (
	.A(state_reg_Z[4]),
	.B(TRG_addr[5]),
	.C(wr_addr_buffer_Z[12]),
	.Y(N_71)
);
defparam \un1_wr_addr_buffer_i_m2[13] .INIT=8'hD8;
// @95:59
  CFG4 \state_reg_ns_4_0_.m35_i_a2_18  (
	.A(addr_counter_Z[30]),
	.B(addr_counter_Z[29]),
	.C(addr_counter_Z[11]),
	.D(addr_counter_Z[10]),
	.Y(m35_i_a2_18)
);
defparam \state_reg_ns_4_0_.m35_i_a2_18 .INIT=16'h0001;
// @95:59
  CFG4 \state_reg_ns_4_0_.m35_i_a2_17  (
	.A(addr_counter_Z[28]),
	.B(addr_counter_Z[27]),
	.C(addr_counter_Z[26]),
	.D(addr_counter_Z[25]),
	.Y(m35_i_a2_17)
);
defparam \state_reg_ns_4_0_.m35_i_a2_17 .INIT=16'h0001;
// @95:59
  CFG4 \state_reg_ns_4_0_.m35_i_a2_16  (
	.A(addr_counter_Z[24]),
	.B(addr_counter_Z[23]),
	.C(addr_counter_Z[22]),
	.D(addr_counter_Z[21]),
	.Y(m35_i_a2_16)
);
defparam \state_reg_ns_4_0_.m35_i_a2_16 .INIT=16'h0001;
// @95:59
  CFG4 \state_reg_ns_4_0_.m35_i_a2_15  (
	.A(addr_counter_Z[20]),
	.B(addr_counter_Z[19]),
	.C(addr_counter_Z[6]),
	.D(addr_counter_Z[5]),
	.Y(m35_i_a2_15)
);
defparam \state_reg_ns_4_0_.m35_i_a2_15 .INIT=16'h0001;
// @95:59
  CFG4 \state_reg_ns_4_0_.m35_i_a2_14  (
	.A(addr_counter_Z[18]),
	.B(addr_counter_Z[17]),
	.C(addr_counter_Z[16]),
	.D(addr_counter_Z[15]),
	.Y(m35_i_a2_14)
);
defparam \state_reg_ns_4_0_.m35_i_a2_14 .INIT=16'h0001;
// @95:59
  CFG4 \state_reg_ns_4_0_.m35_i_a2_13  (
	.A(addr_counter_Z[14]),
	.B(addr_counter_Z[9]),
	.C(addr_counter_Z[8]),
	.D(addr_counter_Z[7]),
	.Y(m35_i_a2_13)
);
defparam \state_reg_ns_4_0_.m35_i_a2_13 .INIT=16'h0001;
// @89:2204
  CFG4 \op_eq.divider_enable38_5  (
	.A(counter_Z[5]),
	.B(counter_Z[4]),
	.C(counter_Z[3]),
	.D(counter_Z[2]),
	.Y(divider_enable38_5)
);
defparam \op_eq.divider_enable38_5 .INIT=16'h0010;
// @89:2204
  CFG3 \op_eq.divider_enable38_4  (
	.A(counter_Z[8]),
	.B(counter_Z[1]),
	.C(counter_Z[0]),
	.Y(divider_enable38_4)
);
defparam \op_eq.divider_enable38_4 .INIT=8'h04;
// @95:59
  CFG4 \state_reg_ns_4_0_.m67_e_19  (
	.A(data_counter_Z[30]),
	.B(data_counter_Z[29]),
	.C(data_counter_Z[5]),
	.D(data_counter_Z[4]),
	.Y(m67_e_19)
);
defparam \state_reg_ns_4_0_.m67_e_19 .INIT=16'h0001;
// @95:59
  CFG4 \state_reg_ns_4_0_.m67_e_18  (
	.A(data_counter_Z[28]),
	.B(data_counter_Z[27]),
	.C(data_counter_Z[26]),
	.D(data_counter_Z[8]),
	.Y(m67_e_18)
);
defparam \state_reg_ns_4_0_.m67_e_18 .INIT=16'h0001;
// @95:59
  CFG4 \state_reg_ns_4_0_.m67_e_17  (
	.A(data_counter_Z[25]),
	.B(data_counter_Z[24]),
	.C(data_counter_Z[9]),
	.D(data_counter_Z[7]),
	.Y(m67_e_17)
);
defparam \state_reg_ns_4_0_.m67_e_17 .INIT=16'h0001;
// @95:59
  CFG4 \state_reg_ns_4_0_.m67_e_16  (
	.A(data_counter_Z[23]),
	.B(data_counter_Z[22]),
	.C(data_counter_Z[21]),
	.D(data_counter_Z[20]),
	.Y(m67_e_16)
);
defparam \state_reg_ns_4_0_.m67_e_16 .INIT=16'h0001;
// @95:59
  CFG4 \state_reg_ns_4_0_.m67_e_15  (
	.A(data_counter_Z[19]),
	.B(data_counter_Z[18]),
	.C(data_counter_Z[17]),
	.D(data_counter_Z[16]),
	.Y(m67_e_15)
);
defparam \state_reg_ns_4_0_.m67_e_15 .INIT=16'h0001;
// @95:59
  CFG4 \state_reg_ns_4_0_.m67_e_14  (
	.A(data_counter_Z[15]),
	.B(data_counter_Z[14]),
	.C(data_counter_Z[13]),
	.D(data_counter_Z[12]),
	.Y(m67_e_14)
);
defparam \state_reg_ns_4_0_.m67_e_14 .INIT=16'h0001;
// @95:59
  CFG4 \state_reg_ns_4_0_.m35_i_o2_0  (
	.A(addr_counter_Z[4]),
	.B(addr_counter_Z[3]),
	.C(addr_counter_Z[2]),
	.D(addr_counter_Z[1]),
	.Y(N_59)
);
defparam \state_reg_ns_4_0_.m35_i_o2_0 .INIT=16'h7FFF;
// @95:76
  CFG3 un1_state_reg_9_i_0 (
	.A(N_16_i_0),
	.B(state_reg_Z[4]),
	.C(sdio_1_sqmuxa),
	.Y(N_12)
);
defparam un1_state_reg_9_i_0.INIT=8'hFE;
// @95:59
  CFG2 divider_enable_RNI2FLL (
	.A(divider_enable_Z),
	.B(state_reg_Z[3]),
	.Y(N_676_i)
);
defparam divider_enable_RNI2FLL.INIT=4'h8;
// @95:59
  CFG3 un1_reset_n_inv_2_i_a2 (
	.A(Reset_N),
	.B(enable_cmd),
	.C(state_reg_Z[4]),
	.Y(write_read_buffer_0_sqmuxa)
);
defparam un1_reset_n_inv_2_i_a2.INIT=8'h80;
// @95:59
  CFG3 \state_reg_ns_4_0_.m2_i_o2  (
	.A(state_reg_Z[4]),
	.B(enable_cmd),
	.C(state_reg_Z[0]),
	.Y(m2_i_o2)
);
defparam \state_reg_ns_4_0_.m2_i_o2 .INIT=8'hF2;
// @95:76
  CFG3 un1_state_reg_6_i_a2 (
	.A(divider_enable_Z),
	.B(state_reg_Z[4]),
	.C(state_reg_Z[0]),
	.Y(un1_state_reg_6_i_a2_Z)
);
defparam un1_state_reg_6_i_a2.INIT=8'h0E;
// @95:59
  CFG2 sdio_1_RNO (
	.A(N_676_i),
	.B(assert_data_Z),
	.Y(wr_addr_buffer_1_sqmuxa_i)
);
defparam sdio_1_RNO.INIT=4'hD;
// @95:59
  CFG2 \wr_addr_buffer_RNO[0]  (
	.A(TRG_data[8]),
	.B(state_reg_Z[4]),
	.Y(N_19_i)
);
defparam \wr_addr_buffer_RNO[0] .INIT=4'h8;
// @95:59
  CFG2 \tx_data_buffer_RNO[0]  (
	.A(TRG_data[0]),
	.B(state_reg_Z[4]),
	.Y(N_21_i)
);
defparam \tx_data_buffer_RNO[0] .INIT=4'h8;
// @95:59
  CFG2 \state_reg_RNIGMLH[4]  (
	.A(Reset_N),
	.B(state_reg_Z[4]),
	.Y(N_675_i)
);
defparam \state_reg_RNIGMLH[4] .INIT=4'h8;
// @95:115
  CFG2 divider_enable_RNI0DLL (
	.A(state_reg_Z[1]),
	.B(divider_enable_Z),
	.Y(N_42_i)
);
defparam divider_enable_RNI0DLL.INIT=4'h8;
// @95:59
  CFG4 sdio_11_1_u_i_m2_1_0 (
	.A(sdio_1_1z),
	.B(wr_addr_buffer_Z[15]),
	.C(N_14_i),
	.D(N_676_i),
	.Y(N_684_1)
);
defparam sdio_11_1_u_i_m2_1_0.INIT=16'h0C0A;
// @95:59
  CFG3 \state_reg_ns_4_0_.m35_i_a2_19  (
	.A(addr_counter_Z[12]),
	.B(N_59),
	.C(addr_counter_Z[13]),
	.Y(m35_i_a2_19)
);
defparam \state_reg_ns_4_0_.m35_i_a2_19 .INIT=8'h04;
// @95:59
  CFG3 divider_enable_RNIU4K11 (
	.A(divider_enable_Z),
	.B(state_reg_Z[1]),
	.C(state_reg_Z[2]),
	.Y(N_6_i)
);
defparam divider_enable_RNIU4K11.INIT=8'hA8;
// @95:76
  CFG4 un1_state_reg_11_i_0 (
	.A(state_reg_Z[4]),
	.B(ADC_ss_n),
	.C(state_reg_Z[0]),
	.D(divider_enable_Z),
	.Y(N_31)
);
defparam un1_state_reg_11_i_0.INIT=16'h0B0A;
// @95:59
  CFG4 un1_reset_n_inv_2_i_0 (
	.A(write_read_buffer_0_sqmuxa),
	.B(N_676_i),
	.C(assert_data_Z),
	.D(Reset_N),
	.Y(N_29)
);
defparam un1_reset_n_inv_2_i_0.INIT=16'hEAAA;
// @95:115
  CFG3 tx_data_buffer_0_sqmuxa_1_i_o2_RNIMAG01 (
	.A(state_reg_Z[2]),
	.B(N_48),
	.C(state_reg_Z[3]),
	.Y(N_16_i_0)
);
defparam tx_data_buffer_0_sqmuxa_1_i_o2_RNIMAG01.INIT=8'h32;
// @95:59
  CFG2 tx_data_buffer_0_sqmuxa_1_i_o2_RNINHHK (
	.A(N_48),
	.B(state_reg_Z[2]),
	.Y(N_14_i)
);
defparam tx_data_buffer_0_sqmuxa_1_i_o2_RNINHHK.INIT=4'h4;
// @95:59
  CFG3 sdio_11_1_u_i_m2 (
	.A(tx_data_buffer_Z[7]),
	.B(N_14_i),
	.C(N_684_1),
	.Y(sdio_11_1_u_i_m2_Z)
);
defparam sdio_11_1_u_i_m2.INIT=8'hF8;
// @95:59
  CFG4 \state_reg_ns_4_0_.m35_i_a2_24  (
	.A(m35_i_a2_18),
	.B(m35_i_a2_17),
	.C(m35_i_a2_16),
	.D(m35_i_a2_15),
	.Y(m35_i_a2_24)
);
defparam \state_reg_ns_4_0_.m35_i_a2_24 .INIT=16'h8000;
// @95:59
  CFG4 \state_reg_ns_4_0_.m67_e_24  (
	.A(m67_e_18),
	.B(m67_e_17),
	.C(m67_e_16),
	.D(m67_e_15),
	.Y(m67_e_24)
);
defparam \state_reg_ns_4_0_.m67_e_24 .INIT=16'h8000;
// @95:59
  CFG4 \state_reg_ns_4_0_.m67_e_23  (
	.A(m67_e_0),
	.B(data_counter_Z[6]),
	.C(m67_e_14),
	.D(m67_e_19),
	.Y(m67_e_23)
);
defparam \state_reg_ns_4_0_.m67_e_23 .INIT=16'h2000;
// @89:2204
  CFG4 \op_eq.divider_enable38  (
	.A(counter_Z[7]),
	.B(counter_Z[6]),
	.C(divider_enable38_5),
	.D(divider_enable38_4),
	.Y(divider_enable38)
);
defparam \op_eq.divider_enable38 .INIT=16'h1000;
// @95:59
  CFG4 sdio_cl_RNO (
	.A(state_reg_Z[4]),
	.B(sdio_cl_1z),
	.C(sdio_cl_2_i_a2_0_0_Z),
	.D(N_16_i_0),
	.Y(N_27_i)
);
defparam sdio_cl_RNO.INIT=16'h5504;
// @95:59
  CFG4 \state_reg_RNI71JE1[4]  (
	.A(state_reg_Z[4]),
	.B(Reset_N),
	.C(enable_cmd),
	.D(N_14_i),
	.Y(un1_reset_n_inv_i)
);
defparam \state_reg_RNI71JE1[4] .INIT=16'hCC80;
// @95:59
  CFG4 \state_reg_ns_4_0_.m35_i_a2  (
	.A(m35_i_a2_13),
	.B(m35_i_a2_14),
	.C(m35_i_a2_24),
	.D(m35_i_a2_19),
	.Y(N_69)
);
defparam \state_reg_ns_4_0_.m35_i_a2 .INIT=16'h8000;
// @95:251
  CFG2 \counter_3[1]  (
	.A(divider_enable38),
	.B(un1_counter_cry_1_S),
	.Y(counter_3_Z[1])
);
defparam \counter_3[1] .INIT=4'h4;
// @95:251
  CFG2 \counter_3[0]  (
	.A(divider_enable38),
	.B(counter_Z[0]),
	.Y(counter_3_Z[0])
);
defparam \counter_3[0] .INIT=4'h1;
// @95:251
  CFG2 \counter_3[3]  (
	.A(divider_enable38),
	.B(un1_counter_cry_3_S),
	.Y(counter_3_Z[3])
);
defparam \counter_3[3] .INIT=4'h4;
// @95:59
  CFG4 \state_reg_ns_4_0_.m38_i_a2  (
	.A(state_reg_Z[3]),
	.B(addr_counter_Z[31]),
	.C(N_48),
	.D(N_69),
	.Y(N_707)
);
defparam \state_reg_ns_4_0_.m38_i_a2 .INIT=16'h0002;
// @95:59
  CFG4 \state_reg_ns_4_0_.m74_i_o2  (
	.A(data_counter_Z[31]),
	.B(m67_e_24),
	.C(m67_e_23),
	.D(N_48),
	.Y(N_680)
);
defparam \state_reg_ns_4_0_.m74_i_o2 .INIT=16'hFFEA;
// @95:59
  CFG3 \state_reg_ns_4_0_.m70_0_a2  (
	.A(state_reg_Z[2]),
	.B(N_680),
	.C(state_reg_Z[3]),
	.Y(N_693)
);
defparam \state_reg_ns_4_0_.m70_0_a2 .INIT=8'h08;
// @95:59
  CFG3 \state_reg_ns_4_0_.m72_0_a2  (
	.A(state_reg_Z[1]),
	.B(N_680),
	.C(state_reg_Z[3]),
	.Y(N_691)
);
defparam \state_reg_ns_4_0_.m72_0_a2 .INIT=8'h08;
// @95:59
  CFG4 \state_reg_ns_4_0_.m70_0  (
	.A(write_read_buffer_Z),
	.B(state_reg_Z[2]),
	.C(N_707),
	.D(N_693),
	.Y(state_reg_ns[2])
);
defparam \state_reg_ns_4_0_.m70_0 .INIT=16'hFF10;
// @95:59
  CFG4 \state_reg_ns_4_0_.m72_0  (
	.A(write_read_buffer_Z),
	.B(state_reg_Z[1]),
	.C(N_707),
	.D(N_691),
	.Y(state_reg_ns[3])
);
defparam \state_reg_ns_4_0_.m72_0 .INIT=16'hFF20;
// @95:59
  CFG4 \state_reg_ns_4_0_.N_22_i  (
	.A(enable_cmd),
	.B(N_707),
	.C(state_reg_Z[3]),
	.D(state_reg_Z[4]),
	.Y(N_22_i)
);
defparam \state_reg_ns_4_0_.N_22_i .INIT=16'h0230;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ADI_SPI */

module Controler (
  Clock,
  DEST_1_Fifo_Full,
  DEST_2_Fifo_Full,
  Reset_N,
  SRC_1_Fifo_Empty,
  SRC_1_Fifo_Read_Data,
  SRC_2_Fifo_Empty,
  SRC_2_Fifo_Read_Data,
  TRG_busy,
  TRG_rx_data,
  ADC_sclk,
  ADC_ss_n,
  DEST_1_Fifo_Write_Data,
  DEST_1_Fifo_Write_Enable,
  DEST_2_Fifo_Write_Data,
  DEST_2_Fifo_Write_Enable,
  SRC_1_Fifo_Read_Enable,
  SRC_2_Fifo_Read_Enable,
  SYS_Main_Reset_N,
  TRG_addr,
  TRG_data,
  TRG_enable_cmd,
  TRG_write_read,
  ADC_sdio,
  sdio_1,
  sdio_cl,
  dff_arst
)
;
input Clock ;
input DEST_1_Fifo_Full ;
input DEST_2_Fifo_Full ;
input Reset_N ;
input SRC_1_Fifo_Empty ;
input [39:0] SRC_1_Fifo_Read_Data ;
input SRC_2_Fifo_Empty ;
input [39:0] SRC_2_Fifo_Read_Data ;
input TRG_busy ;
input [15:0] TRG_rx_data ;
output ADC_sclk ;
output ADC_ss_n ;
output [39:0] DEST_1_Fifo_Write_Data ;
output DEST_1_Fifo_Write_Enable ;
output [39:0] DEST_2_Fifo_Write_Data ;
output DEST_2_Fifo_Write_Enable ;
output SRC_1_Fifo_Read_Enable ;
output SRC_2_Fifo_Read_Enable ;
output SYS_Main_Reset_N ;
output [7:0] TRG_addr ;
output [15:0] TRG_data ;
output TRG_enable_cmd ;
output TRG_write_read ;
input ADC_sdio ;
output sdio_1 ;
output sdio_cl ;
input dff_arst ;
wire Clock ;
wire DEST_1_Fifo_Full ;
wire DEST_2_Fifo_Full ;
wire Reset_N ;
wire SRC_1_Fifo_Empty ;
wire SRC_2_Fifo_Empty ;
wire TRG_busy ;
wire ADC_sclk ;
wire ADC_ss_n ;
wire DEST_1_Fifo_Write_Enable ;
wire DEST_2_Fifo_Write_Enable ;
wire SRC_1_Fifo_Read_Enable ;
wire SRC_2_Fifo_Read_Enable ;
wire SYS_Main_Reset_N ;
wire TRG_enable_cmd ;
wire TRG_write_read ;
wire ADC_sdio ;
wire sdio_1 ;
wire sdio_cl ;
wire dff_arst ;
wire [39:0] Communication_CMD_MUX_0_CMD_Fifo_Write_Data;
wire [39:0] COREFIFO_C1_0_Q;
wire [39:0] Answer_Encoder_0_Fifo_Write_Data;
wire [0:0] System_Controler_0_read_data_frame;
wire [7:0] REGISTERS_0_read_data_frame;
wire [39:24] Command_Decoder_0_AE_CMD_Data;
wire [7:0] ADI_SPI_0_rx_data_frame;
wire [3:0] Answer_Encoder_0_state_reg;
wire [5:0] Command_Decoder_0_state_reg;
wire [1:1] Command_Decoder_0_decode_vector;
wire [1:0] Communication_ANW_MUX_0_state_reg;
wire [5:5] REGISTERS_0_state_reg;
wire [5:5] System_Controler_0_state_reg;
wire Command_Decoder_0_Fifo_Read_Enable ;
wire COREFIFO_C1_0_EMPTY ;
wire COREFIFO_C1_0_FULL ;
wire Communication_ANW_MUX_0_ANW_Fifo_Read_Enable ;
wire COREFIFO_C3_0_EMPTY ;
wire COREFIFO_C3_0_FULL ;
wire VCC ;
wire GND ;
wire Command_Decoder_0_AE_enable_cmd ;
wire ADI_SPI_0_busy ;
wire Communication_CMD_MUX_0_CMD_Fifo_Write_Enable ;
wire ADI_SPI_0_enable_cmd ;
wire Command_Decoder_0_N_119 ;
wire Answer_Encoder_0_N_59_i ;
// @35:307
  COREFIFO_C1 COREFIFO_C1_0 (
	.COREFIFO_C1_0_Q(COREFIFO_C1_0_Q[39:0]),
	.Communication_CMD_MUX_0_CMD_Fifo_Write_Data(Communication_CMD_MUX_0_CMD_Fifo_Write_Data[39:0]),
	.dff_arst(dff_arst),
	.Clock(Clock),
	.Command_Decoder_0_Fifo_Read_Enable(Command_Decoder_0_Fifo_Read_Enable),
	.COREFIFO_C1_0_EMPTY(COREFIFO_C1_0_EMPTY),
	.Communication_CMD_MUX_0_CMD_Fifo_Write_Enable(Communication_CMD_MUX_0_CMD_Fifo_Write_Enable),
	.COREFIFO_C1_0_FULL(COREFIFO_C1_0_FULL)
);
// @35:321
  COREFIFO_C3 COREFIFO_C3_0 (
	.state_reg_0(Communication_ANW_MUX_0_state_reg[1:0]),
	.COREFIFO_C3_0_Q(DEST_1_Fifo_Write_Data[39:0]),
	.state_reg(Answer_Encoder_0_state_reg[1:0]),
	.Answer_Encoder_0_Fifo_Write_Data(Answer_Encoder_0_Fifo_Write_Data[39:0]),
	.dff_arst(dff_arst),
	.Clock(Clock),
	.Communication_ANW_MUX_0_ANW_Fifo_Read_Enable(Communication_ANW_MUX_0_ANW_Fifo_Read_Enable),
	.COREFIFO_C3_0_EMPTY(COREFIFO_C3_0_EMPTY),
	.COREFIFO_C3_0_FULL(COREFIFO_C3_0_FULL)
);
// @35:350
  System_Controler System_Controler_0 (
	.TRG_addr(TRG_addr[7:0]),
	.TRG_data(TRG_data[15:0]),
	.System_Controler_0_read_data_frame_0(System_Controler_0_read_data_frame[0]),
	.state_reg_0(System_Controler_0_state_reg[5]),
	.N_119(Command_Decoder_0_N_119),
	.RW(TRG_write_read),
	.SYS_Main_Reset_N_1z(SYS_Main_Reset_N),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
// @35:335
  REGISTERS REGISTERS_0 (
	.decode_vector_0(Command_Decoder_0_decode_vector[1]),
	.state_reg_0_0(Command_Decoder_0_state_reg[5]),
	.TRG_data(TRG_data[15:0]),
	.REGISTERS_0_read_data_frame(REGISTERS_0_read_data_frame[7:0]),
	.state_reg_0_d0(REGISTERS_0_state_reg[5]),
	.RW(TRG_write_read),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
// @35:286
  Communication_CMD_MUX Communication_CMD_MUX_0 (
	.Communication_CMD_MUX_0_CMD_Fifo_Write_Data(Communication_CMD_MUX_0_CMD_Fifo_Write_Data[39:0]),
	.SRC_1_Fifo_Read_Data(SRC_1_Fifo_Read_Data[39:0]),
	.SRC_2_Fifo_Read_Data(SRC_2_Fifo_Read_Data[39:0]),
	.COREFIFO_C1_0_FULL(COREFIFO_C1_0_FULL),
	.SRC_1_Fifo_Read_Enable_1z(SRC_1_Fifo_Read_Enable),
	.SRC_2_Fifo_Read_Enable_1z(SRC_2_Fifo_Read_Enable),
	.SRC_2_Fifo_Empty(SRC_2_Fifo_Empty),
	.dff_arst(dff_arst),
	.Communication_CMD_MUX_0_CMD_Fifo_Write_Enable(Communication_CMD_MUX_0_CMD_Fifo_Write_Enable),
	.Reset_N(Reset_N),
	.Clock(Clock),
	.SRC_1_Fifo_Empty(SRC_1_Fifo_Empty)
);
// @35:265
  Communication_ANW_MUX Communication_ANW_MUX_0 (
	.COREFIFO_C3_0_Q(DEST_1_Fifo_Write_Data[35:32]),
	.state_reg(Communication_ANW_MUX_0_state_reg[1:0]),
	.COREFIFO_C3_0_EMPTY(COREFIFO_C3_0_EMPTY),
	.DEST_1_Fifo_Write_Enable(DEST_1_Fifo_Write_Enable),
	.DEST_2_Fifo_Write_Enable(DEST_2_Fifo_Write_Enable),
	.DEST_1_Fifo_Full(DEST_1_Fifo_Full),
	.DEST_2_Fifo_Full(DEST_2_Fifo_Full),
	.Communication_ANW_MUX_0_ANW_Fifo_Read_Enable(Communication_ANW_MUX_0_ANW_Fifo_Read_Enable),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
// @35:229
  Command_Decoder Command_Decoder_0 (
	.state_reg_0_d0(Command_Decoder_0_state_reg[0]),
	.state_reg_1_d0(Command_Decoder_0_state_reg[1]),
	.state_reg_5(Command_Decoder_0_state_reg[5]),
	.state_reg_3(Answer_Encoder_0_state_reg[3]),
	.state_reg_0_4(System_Controler_0_state_reg[5]),
	.state_reg_0_1(Answer_Encoder_0_state_reg[2]),
	.state_reg_0_0(Answer_Encoder_0_state_reg[1]),
	.state_reg_1_0(REGISTERS_0_state_reg[5]),
	.COREFIFO_C1_0_Q(COREFIFO_C1_0_Q[39:0]),
	.Command_Decoder_0_AE_CMD_Data(Command_Decoder_0_AE_CMD_Data[39:24]),
	.decode_vector_0(Command_Decoder_0_decode_vector[1]),
	.TRG_data(TRG_data[15:0]),
	.TRG_addr(TRG_addr[7:0]),
	.COREFIFO_C1_0_EMPTY(COREFIFO_C1_0_EMPTY),
	.N_59_i(Answer_Encoder_0_N_59_i),
	.ADI_SPI_0_busy(ADI_SPI_0_busy),
	.TRG_busy(TRG_busy),
	.TRG_enable_cmd_i_i_a2_1z(TRG_enable_cmd),
	.enable_cmd(ADI_SPI_0_enable_cmd),
	.N_119(Command_Decoder_0_N_119),
	.Command_Decoder_0_Fifo_Read_Enable(Command_Decoder_0_Fifo_Read_Enable),
	.Command_Decoder_0_AE_enable_cmd(Command_Decoder_0_AE_enable_cmd),
	.RW(TRG_write_read),
	.dff_arst(dff_arst),
	.Clock(Clock)
);
// @35:209
  Answer_Encoder Answer_Encoder_0 (
	.REGISTERS_0_read_data_frame(REGISTERS_0_read_data_frame[7:0]),
	.TRG_rx_data(TRG_rx_data[15:0]),
	.TRG_data(TRG_data[15:0]),
	.ADI_SPI_0_rx_data_frame(ADI_SPI_0_rx_data_frame[7:0]),
	.System_Controler_0_read_data_frame_0(System_Controler_0_read_data_frame[0]),
	.Command_Decoder_0_AE_CMD_Data(Command_Decoder_0_AE_CMD_Data[39:24]),
	.state_reg_0(Command_Decoder_0_state_reg[1:0]),
	.TRG_addr(TRG_addr[7:0]),
	.Answer_Encoder_0_Fifo_Write_Data(Answer_Encoder_0_Fifo_Write_Data[39:0]),
	.state_reg(Answer_Encoder_0_state_reg[3:0]),
	.Command_Decoder_0_AE_enable_cmd(Command_Decoder_0_AE_enable_cmd),
	.COREFIFO_C3_0_FULL(COREFIFO_C3_0_FULL),
	.N_59_i(Answer_Encoder_0_N_59_i),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
  ADI_SPI ADI_SPI_0 (
	.TRG_data(TRG_data[15:0]),
	.TRG_addr(TRG_addr[6:0]),
	.ADI_SPI_0_rx_data_frame(ADI_SPI_0_rx_data_frame[7:0]),
	.Reset_N(Reset_N),
	.enable_cmd(ADI_SPI_0_enable_cmd),
	.ADC_sdio(ADC_sdio),
	.sdio_1_1z(sdio_1),
	.ADC_sclk(ADC_sclk),
	.ADC_ss_n(ADC_ss_n),
	.RW(TRG_write_read),
	.ADI_SPI_0_busy(ADI_SPI_0_busy),
	.sdio_cl_1z(sdio_cl),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
assign DEST_2_Fifo_Write_Data[0] = GND;
assign DEST_2_Fifo_Write_Data[1] = GND;
assign DEST_2_Fifo_Write_Data[2] = GND;
assign DEST_2_Fifo_Write_Data[3] = GND;
assign DEST_2_Fifo_Write_Data[4] = GND;
assign DEST_2_Fifo_Write_Data[5] = GND;
assign DEST_2_Fifo_Write_Data[6] = GND;
assign DEST_2_Fifo_Write_Data[7] = GND;
assign DEST_2_Fifo_Write_Data[8] = GND;
assign DEST_2_Fifo_Write_Data[9] = GND;
assign DEST_2_Fifo_Write_Data[10] = GND;
assign DEST_2_Fifo_Write_Data[11] = GND;
assign DEST_2_Fifo_Write_Data[12] = GND;
assign DEST_2_Fifo_Write_Data[13] = GND;
assign DEST_2_Fifo_Write_Data[14] = GND;
assign DEST_2_Fifo_Write_Data[15] = GND;
assign DEST_2_Fifo_Write_Data[16] = GND;
assign DEST_2_Fifo_Write_Data[17] = GND;
assign DEST_2_Fifo_Write_Data[18] = GND;
assign DEST_2_Fifo_Write_Data[19] = GND;
assign DEST_2_Fifo_Write_Data[20] = GND;
assign DEST_2_Fifo_Write_Data[21] = GND;
assign DEST_2_Fifo_Write_Data[22] = GND;
assign DEST_2_Fifo_Write_Data[23] = GND;
assign DEST_2_Fifo_Write_Data[24] = GND;
assign DEST_2_Fifo_Write_Data[25] = GND;
assign DEST_2_Fifo_Write_Data[26] = GND;
assign DEST_2_Fifo_Write_Data[27] = GND;
assign DEST_2_Fifo_Write_Data[28] = GND;
assign DEST_2_Fifo_Write_Data[29] = GND;
assign DEST_2_Fifo_Write_Data[30] = GND;
assign DEST_2_Fifo_Write_Data[31] = GND;
assign DEST_2_Fifo_Write_Data[32] = GND;
assign DEST_2_Fifo_Write_Data[33] = GND;
assign DEST_2_Fifo_Write_Data[34] = GND;
assign DEST_2_Fifo_Write_Data[35] = GND;
assign DEST_2_Fifo_Write_Data[36] = GND;
assign DEST_2_Fifo_Write_Data[37] = GND;
assign DEST_2_Fifo_Write_Data[38] = GND;
assign DEST_2_Fifo_Write_Data[39] = GND;
endmodule /* Controler */

module PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM (
  Event_Info_RAM_Block_0_A_DOUT_Event_Status,
  FIFOs_Reader_0_Event_RAM_W_Address,
  FIFOs_Reader_0_Event_RAM_W_Enable_Status,
  FIFOs_Reader_0_Event_RAM_W_Enable_Size,
  FIFOs_Reader_0_Event_RAM_W_Enable_Number,
  Clock
)
;
output [7:0] Event_Info_RAM_Block_0_A_DOUT_Event_Status ;
input [9:0] FIFOs_Reader_0_Event_RAM_W_Address ;
input FIFOs_Reader_0_Event_RAM_W_Enable_Status ;
input FIFOs_Reader_0_Event_RAM_W_Enable_Size ;
input FIFOs_Reader_0_Event_RAM_W_Enable_Number ;
input Clock ;
wire FIFOs_Reader_0_Event_RAM_W_Enable_Status ;
wire FIFOs_Reader_0_Event_RAM_W_Enable_Size ;
wire FIFOs_Reader_0_Event_RAM_W_Enable_Number ;
wire Clock ;
wire [19:8] PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0_A_DOUT;
wire [7:0] B_DOUT;
wire [19:8] PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0_B_DOUT;
wire GND ;
wire VCC ;
wire PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0_SB_CORRECT ;
wire PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0_DB_DETECT ;
wire Z_ACCESS_BUSY_0__0_ ;
// @38:37
  RAM1K20 PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0 (
	.A_ADDR({GND, FIFOs_Reader_0_Event_RAM_W_Address[9:0], GND, GND, GND}),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Event_RAM_W_Enable_Size, FIFOs_Reader_0_Event_RAM_W_Enable_Number}),
	.A_DOUT({PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0_A_DOUT[19:8], Event_Info_RAM_Block_0_A_DOUT_Event_Status[7:0]}),
	.A_WEN({GND, FIFOs_Reader_0_Event_RAM_W_Enable_Status}),
	.A_REN(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_BLK_EN({VCC, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0_B_DOUT[19:8], B_DOUT[7:0]}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__0_)
);
defparam PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0.MEMORYFILE="PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0.mem";
defparam PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0.RAMINDEX="PF_DPSRAM_C8_Event_Status_0%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM */

module PF_DPSRAM_C8_Event_Status (
  FIFOs_Reader_0_Event_RAM_W_Address,
  Event_Info_RAM_Block_0_A_DOUT_Event_Status,
  Clock,
  FIFOs_Reader_0_Event_RAM_W_Enable_Number,
  FIFOs_Reader_0_Event_RAM_W_Enable_Size,
  FIFOs_Reader_0_Event_RAM_W_Enable_Status
)
;
input [9:0] FIFOs_Reader_0_Event_RAM_W_Address ;
output [7:0] Event_Info_RAM_Block_0_A_DOUT_Event_Status ;
input Clock ;
input FIFOs_Reader_0_Event_RAM_W_Enable_Number ;
input FIFOs_Reader_0_Event_RAM_W_Enable_Size ;
input FIFOs_Reader_0_Event_RAM_W_Enable_Status ;
wire Clock ;
wire FIFOs_Reader_0_Event_RAM_W_Enable_Number ;
wire FIFOs_Reader_0_Event_RAM_W_Enable_Size ;
wire FIFOs_Reader_0_Event_RAM_W_Enable_Status ;
wire GND ;
wire VCC ;
// @39:137
  PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM PF_DPSRAM_C8_Event_Status_0 (
	.Event_Info_RAM_Block_0_A_DOUT_Event_Status(Event_Info_RAM_Block_0_A_DOUT_Event_Status[7:0]),
	.FIFOs_Reader_0_Event_RAM_W_Address(FIFOs_Reader_0_Event_RAM_W_Address[9:0]),
	.FIFOs_Reader_0_Event_RAM_W_Enable_Status(FIFOs_Reader_0_Event_RAM_W_Enable_Status),
	.FIFOs_Reader_0_Event_RAM_W_Enable_Size(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.FIFOs_Reader_0_Event_RAM_W_Enable_Number(FIFOs_Reader_0_Event_RAM_W_Enable_Number),
	.Clock(Clock)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_DPSRAM_C8_Event_Status */

module Event_Info_RAM_Block (
  Event_Info_RAM_Block_0_A_DOUT_Event_Status,
  FIFOs_Reader_0_Event_RAM_W_Address,
  FIFOs_Reader_0_Event_RAM_W_Enable_Status,
  FIFOs_Reader_0_Event_RAM_W_Enable_Size,
  FIFOs_Reader_0_Event_RAM_W_Enable_Number,
  Clock
)
;
output [7:0] Event_Info_RAM_Block_0_A_DOUT_Event_Status ;
input [9:0] FIFOs_Reader_0_Event_RAM_W_Address ;
input FIFOs_Reader_0_Event_RAM_W_Enable_Status ;
input FIFOs_Reader_0_Event_RAM_W_Enable_Size ;
input FIFOs_Reader_0_Event_RAM_W_Enable_Number ;
input Clock ;
wire FIFOs_Reader_0_Event_RAM_W_Enable_Status ;
wire FIFOs_Reader_0_Event_RAM_W_Enable_Size ;
wire FIFOs_Reader_0_Event_RAM_W_Enable_Number ;
wire Clock ;
wire GND ;
wire VCC ;
// @40:158
  PF_DPSRAM_C8_Event_Status PF_DPSRAM_C8_Event_Status_0 (
	.FIFOs_Reader_0_Event_RAM_W_Address(FIFOs_Reader_0_Event_RAM_W_Address[9:0]),
	.Event_Info_RAM_Block_0_A_DOUT_Event_Status(Event_Info_RAM_Block_0_A_DOUT_Event_Status[7:0]),
	.Clock(Clock),
	.FIFOs_Reader_0_Event_RAM_W_Enable_Number(FIFOs_Reader_0_Event_RAM_W_Enable_Number),
	.FIFOs_Reader_0_Event_RAM_W_Enable_Size(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.FIFOs_Reader_0_Event_RAM_W_Enable_Status(FIFOs_Reader_0_Event_RAM_W_Enable_Status)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Event_Info_RAM_Block */

module work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_0 (
  Trigger_Top_Part_0_TRG_Threshold,
  Test_Generator_0_Test_Data_3,
  Input_Data_Part_0_TRG_Detect_Vector_0,
  Clock,
  dff_arst
)
;
input [11:0] Trigger_Top_Part_0_TRG_Threshold ;
input [11:0] Test_Generator_0_Test_Data_3 ;
output Input_Data_Part_0_TRG_Detect_Vector_0 ;
input Clock ;
input dff_arst ;
wire Input_Data_Part_0_TRG_Detect_Vector_0 ;
wire Clock ;
wire dff_arst ;
wire un1_input_data ;
wire un1_input_data_i ;
wire VCC ;
wire GND ;
wire un1_input_data_cry_0 ;
wire un1_input_data_cry_0_S ;
wire un1_input_data_cry_0_Y ;
wire un1_input_data_cry_1 ;
wire un1_input_data_cry_1_S ;
wire un1_input_data_cry_1_Y ;
wire un1_input_data_cry_2 ;
wire un1_input_data_cry_2_S ;
wire un1_input_data_cry_2_Y ;
wire un1_input_data_cry_3 ;
wire un1_input_data_cry_3_S ;
wire un1_input_data_cry_3_Y ;
wire un1_input_data_cry_4 ;
wire un1_input_data_cry_4_S ;
wire un1_input_data_cry_4_Y ;
wire un1_input_data_cry_5 ;
wire un1_input_data_cry_5_S ;
wire un1_input_data_cry_5_Y ;
wire un1_input_data_cry_6 ;
wire un1_input_data_cry_6_S ;
wire un1_input_data_cry_6_Y ;
wire un1_input_data_cry_7 ;
wire un1_input_data_cry_7_S ;
wire un1_input_data_cry_7_Y ;
wire un1_input_data_cry_8 ;
wire un1_input_data_cry_8_S ;
wire un1_input_data_cry_8_Y ;
wire un1_input_data_cry_9 ;
wire un1_input_data_cry_9_S ;
wire un1_input_data_cry_9_Y ;
wire un1_input_data_cry_10 ;
wire un1_input_data_cry_10_S ;
wire un1_input_data_cry_10_Y ;
wire un1_input_data_cry_11_S ;
wire un1_input_data_cry_11_Y ;
wire N_78 ;
wire N_77 ;
wire N_76 ;
wire N_75 ;
wire N_74 ;
wire N_73 ;
wire N_72 ;
wire N_71 ;
wire N_70 ;
wire N_69 ;
wire N_68 ;
wire N_67 ;
wire N_66 ;
wire N_65 ;
wire N_64 ;
wire N_63 ;
wire N_62 ;
wire N_61 ;
wire N_60 ;
wire N_59 ;
wire N_58 ;
wire N_57 ;
wire N_56 ;
wire N_55 ;
wire N_54 ;
wire N_53 ;
wire N_52 ;
wire N_51 ;
wire N_50 ;
wire N_49 ;
wire N_48 ;
wire N_47 ;
wire N_46 ;
wire N_45 ;
wire N_44 ;
wire N_43 ;
wire N_42 ;
wire N_41 ;
  CFG1 TRG_Unit_Detect_RNO (
	.A(un1_input_data),
	.Y(un1_input_data_i)
);
defparam TRG_Unit_Detect_RNO.INIT=2'h1;
// @102:98
  SLE TRG_Unit_Detect (
	.Q(Input_Data_Part_0_TRG_Detect_Vector_0),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(un1_input_data_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_0  (
	.FCO(un1_input_data_cry_0),
	.S(un1_input_data_cry_0_S),
	.Y(un1_input_data_cry_0_Y),
	.B(Test_Generator_0_Test_Data_3[0]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[0]),
	.FCI(GND)
);
defparam \Threshold_Comparator.un1_input_data_cry_0 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_1  (
	.FCO(un1_input_data_cry_1),
	.S(un1_input_data_cry_1_S),
	.Y(un1_input_data_cry_1_Y),
	.B(Test_Generator_0_Test_Data_3[0]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[1]),
	.FCI(un1_input_data_cry_0)
);
defparam \Threshold_Comparator.un1_input_data_cry_1 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_2  (
	.FCO(un1_input_data_cry_2),
	.S(un1_input_data_cry_2_S),
	.Y(un1_input_data_cry_2_Y),
	.B(Trigger_Top_Part_0_TRG_Threshold[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_input_data_cry_1)
);
defparam \Threshold_Comparator.un1_input_data_cry_2 .INIT=20'h65500;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_3  (
	.FCO(un1_input_data_cry_3),
	.S(un1_input_data_cry_3_S),
	.Y(un1_input_data_cry_3_Y),
	.B(Test_Generator_0_Test_Data_3[3]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[3]),
	.FCI(un1_input_data_cry_2)
);
defparam \Threshold_Comparator.un1_input_data_cry_3 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_4  (
	.FCO(un1_input_data_cry_4),
	.S(un1_input_data_cry_4_S),
	.Y(un1_input_data_cry_4_Y),
	.B(Test_Generator_0_Test_Data_3[4]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[4]),
	.FCI(un1_input_data_cry_3)
);
defparam \Threshold_Comparator.un1_input_data_cry_4 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_5  (
	.FCO(un1_input_data_cry_5),
	.S(un1_input_data_cry_5_S),
	.Y(un1_input_data_cry_5_Y),
	.B(Test_Generator_0_Test_Data_3[5]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[5]),
	.FCI(un1_input_data_cry_4)
);
defparam \Threshold_Comparator.un1_input_data_cry_5 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_6  (
	.FCO(un1_input_data_cry_6),
	.S(un1_input_data_cry_6_S),
	.Y(un1_input_data_cry_6_Y),
	.B(Test_Generator_0_Test_Data_3[6]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[6]),
	.FCI(un1_input_data_cry_5)
);
defparam \Threshold_Comparator.un1_input_data_cry_6 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_7  (
	.FCO(un1_input_data_cry_7),
	.S(un1_input_data_cry_7_S),
	.Y(un1_input_data_cry_7_Y),
	.B(Test_Generator_0_Test_Data_3[7]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[7]),
	.FCI(un1_input_data_cry_6)
);
defparam \Threshold_Comparator.un1_input_data_cry_7 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_8  (
	.FCO(un1_input_data_cry_8),
	.S(un1_input_data_cry_8_S),
	.Y(un1_input_data_cry_8_Y),
	.B(Test_Generator_0_Test_Data_3[8]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[8]),
	.FCI(un1_input_data_cry_7)
);
defparam \Threshold_Comparator.un1_input_data_cry_8 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_9  (
	.FCO(un1_input_data_cry_9),
	.S(un1_input_data_cry_9_S),
	.Y(un1_input_data_cry_9_Y),
	.B(Test_Generator_0_Test_Data_3[9]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[9]),
	.FCI(un1_input_data_cry_8)
);
defparam \Threshold_Comparator.un1_input_data_cry_9 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_10  (
	.FCO(un1_input_data_cry_10),
	.S(un1_input_data_cry_10_S),
	.Y(un1_input_data_cry_10_Y),
	.B(Test_Generator_0_Test_Data_3[10]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[10]),
	.FCI(un1_input_data_cry_9)
);
defparam \Threshold_Comparator.un1_input_data_cry_10 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_11  (
	.FCO(un1_input_data),
	.S(un1_input_data_cry_11_S),
	.Y(un1_input_data_cry_11_Y),
	.B(Test_Generator_0_Test_Data_3[11]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[11]),
	.FCI(un1_input_data_cry_10)
);
defparam \Threshold_Comparator.un1_input_data_cry_11 .INIT=20'h5AA55;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_0 */

module work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_2 (
  Trigger_Top_Part_0_TRG_Threshold,
  Test_Generator_0_Test_Data_2,
  Input_Data_Part_0_TRG_Detect_Vector_0,
  Clock,
  dff_arst
)
;
input [11:0] Trigger_Top_Part_0_TRG_Threshold ;
input [11:1] Test_Generator_0_Test_Data_2 ;
output Input_Data_Part_0_TRG_Detect_Vector_0 ;
input Clock ;
input dff_arst ;
wire Input_Data_Part_0_TRG_Detect_Vector_0 ;
wire Clock ;
wire dff_arst ;
wire un1_input_data ;
wire un1_input_data_i ;
wire VCC ;
wire GND ;
wire un1_input_data_cry_0 ;
wire un1_input_data_cry_0_S_0 ;
wire un1_input_data_cry_0_Y_0 ;
wire un1_input_data_cry_1 ;
wire un1_input_data_cry_1_S_0 ;
wire un1_input_data_cry_1_Y_0 ;
wire un1_input_data_cry_2 ;
wire un1_input_data_cry_2_S_0 ;
wire un1_input_data_cry_2_Y_0 ;
wire un1_input_data_cry_3 ;
wire un1_input_data_cry_3_S_0 ;
wire un1_input_data_cry_3_Y_0 ;
wire un1_input_data_cry_4 ;
wire un1_input_data_cry_4_S_0 ;
wire un1_input_data_cry_4_Y_0 ;
wire un1_input_data_cry_5 ;
wire un1_input_data_cry_5_S_0 ;
wire un1_input_data_cry_5_Y_0 ;
wire un1_input_data_cry_6 ;
wire un1_input_data_cry_6_S_0 ;
wire un1_input_data_cry_6_Y_0 ;
wire un1_input_data_cry_7 ;
wire un1_input_data_cry_7_S_0 ;
wire un1_input_data_cry_7_Y_0 ;
wire un1_input_data_cry_8 ;
wire un1_input_data_cry_8_S_0 ;
wire un1_input_data_cry_8_Y_0 ;
wire un1_input_data_cry_9 ;
wire un1_input_data_cry_9_S_0 ;
wire un1_input_data_cry_9_Y_0 ;
wire un1_input_data_cry_10 ;
wire un1_input_data_cry_10_S_0 ;
wire un1_input_data_cry_10_Y_0 ;
wire un1_input_data_cry_11_S_0 ;
wire un1_input_data_cry_11_Y_0 ;
wire N_78 ;
wire N_77 ;
wire N_76 ;
wire N_75 ;
wire N_74 ;
wire N_73 ;
wire N_72 ;
wire N_71 ;
wire N_70 ;
wire N_69 ;
wire N_68 ;
wire N_67 ;
wire N_66 ;
wire N_65 ;
wire N_64 ;
wire N_63 ;
wire N_62 ;
wire N_61 ;
wire N_60 ;
wire N_59 ;
wire N_58 ;
wire N_57 ;
wire N_56 ;
wire N_55 ;
wire N_54 ;
wire N_53 ;
wire N_52 ;
wire N_51 ;
wire N_50 ;
wire N_49 ;
wire N_48 ;
wire N_47 ;
wire N_46 ;
wire N_45 ;
wire N_44 ;
wire N_43 ;
wire N_42 ;
wire N_41 ;
  CFG1 TRG_Unit_Detect_RNO (
	.A(un1_input_data),
	.Y(un1_input_data_i)
);
defparam TRG_Unit_Detect_RNO.INIT=2'h1;
// @102:98
  SLE TRG_Unit_Detect (
	.Q(Input_Data_Part_0_TRG_Detect_Vector_0),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(un1_input_data_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_0  (
	.FCO(un1_input_data_cry_0),
	.S(un1_input_data_cry_0_S_0),
	.Y(un1_input_data_cry_0_Y_0),
	.B(Trigger_Top_Part_0_TRG_Threshold[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam \Threshold_Comparator.un1_input_data_cry_0 .INIT=20'h65500;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_1  (
	.FCO(un1_input_data_cry_1),
	.S(un1_input_data_cry_1_S_0),
	.Y(un1_input_data_cry_1_Y_0),
	.B(Test_Generator_0_Test_Data_2[1]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[1]),
	.FCI(un1_input_data_cry_0)
);
defparam \Threshold_Comparator.un1_input_data_cry_1 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_2  (
	.FCO(un1_input_data_cry_2),
	.S(un1_input_data_cry_2_S_0),
	.Y(un1_input_data_cry_2_Y_0),
	.B(Trigger_Top_Part_0_TRG_Threshold[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_input_data_cry_1)
);
defparam \Threshold_Comparator.un1_input_data_cry_2 .INIT=20'h65500;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_3  (
	.FCO(un1_input_data_cry_3),
	.S(un1_input_data_cry_3_S_0),
	.Y(un1_input_data_cry_3_Y_0),
	.B(Test_Generator_0_Test_Data_2[3]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[3]),
	.FCI(un1_input_data_cry_2)
);
defparam \Threshold_Comparator.un1_input_data_cry_3 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_4  (
	.FCO(un1_input_data_cry_4),
	.S(un1_input_data_cry_4_S_0),
	.Y(un1_input_data_cry_4_Y_0),
	.B(Test_Generator_0_Test_Data_2[4]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[4]),
	.FCI(un1_input_data_cry_3)
);
defparam \Threshold_Comparator.un1_input_data_cry_4 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_5  (
	.FCO(un1_input_data_cry_5),
	.S(un1_input_data_cry_5_S_0),
	.Y(un1_input_data_cry_5_Y_0),
	.B(Test_Generator_0_Test_Data_2[5]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[5]),
	.FCI(un1_input_data_cry_4)
);
defparam \Threshold_Comparator.un1_input_data_cry_5 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_6  (
	.FCO(un1_input_data_cry_6),
	.S(un1_input_data_cry_6_S_0),
	.Y(un1_input_data_cry_6_Y_0),
	.B(Test_Generator_0_Test_Data_2[6]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[6]),
	.FCI(un1_input_data_cry_5)
);
defparam \Threshold_Comparator.un1_input_data_cry_6 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_7  (
	.FCO(un1_input_data_cry_7),
	.S(un1_input_data_cry_7_S_0),
	.Y(un1_input_data_cry_7_Y_0),
	.B(Test_Generator_0_Test_Data_2[7]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[7]),
	.FCI(un1_input_data_cry_6)
);
defparam \Threshold_Comparator.un1_input_data_cry_7 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_8  (
	.FCO(un1_input_data_cry_8),
	.S(un1_input_data_cry_8_S_0),
	.Y(un1_input_data_cry_8_Y_0),
	.B(Test_Generator_0_Test_Data_2[8]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[8]),
	.FCI(un1_input_data_cry_7)
);
defparam \Threshold_Comparator.un1_input_data_cry_8 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_9  (
	.FCO(un1_input_data_cry_9),
	.S(un1_input_data_cry_9_S_0),
	.Y(un1_input_data_cry_9_Y_0),
	.B(Test_Generator_0_Test_Data_2[9]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[9]),
	.FCI(un1_input_data_cry_8)
);
defparam \Threshold_Comparator.un1_input_data_cry_9 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_10  (
	.FCO(un1_input_data_cry_10),
	.S(un1_input_data_cry_10_S_0),
	.Y(un1_input_data_cry_10_Y_0),
	.B(Test_Generator_0_Test_Data_2[10]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[10]),
	.FCI(un1_input_data_cry_9)
);
defparam \Threshold_Comparator.un1_input_data_cry_10 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_11  (
	.FCO(un1_input_data),
	.S(un1_input_data_cry_11_S_0),
	.Y(un1_input_data_cry_11_Y_0),
	.B(Test_Generator_0_Test_Data_2[11]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[11]),
	.FCI(un1_input_data_cry_10)
);
defparam \Threshold_Comparator.un1_input_data_cry_11 .INIT=20'h5AA55;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_2 */

module work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_1 (
  Trigger_Top_Part_0_TRG_Threshold,
  Test_Generator_0_Test_Data_1,
  Input_Data_Part_0_TRG_Detect_Vector_0,
  Clock,
  dff_arst
)
;
input [11:0] Trigger_Top_Part_0_TRG_Threshold ;
input [11:0] Test_Generator_0_Test_Data_1 ;
output Input_Data_Part_0_TRG_Detect_Vector_0 ;
input Clock ;
input dff_arst ;
wire Input_Data_Part_0_TRG_Detect_Vector_0 ;
wire Clock ;
wire dff_arst ;
wire un1_input_data ;
wire un1_input_data_i ;
wire VCC ;
wire GND ;
wire un1_input_data_cry_0 ;
wire un1_input_data_cry_0_S_1 ;
wire un1_input_data_cry_0_Y_1 ;
wire un1_input_data_cry_1 ;
wire un1_input_data_cry_1_S_1 ;
wire un1_input_data_cry_1_Y_1 ;
wire un1_input_data_cry_2 ;
wire un1_input_data_cry_2_S_1 ;
wire un1_input_data_cry_2_Y_1 ;
wire un1_input_data_cry_3 ;
wire un1_input_data_cry_3_S_1 ;
wire un1_input_data_cry_3_Y_1 ;
wire un1_input_data_cry_4 ;
wire un1_input_data_cry_4_S_1 ;
wire un1_input_data_cry_4_Y_1 ;
wire un1_input_data_cry_5 ;
wire un1_input_data_cry_5_S_1 ;
wire un1_input_data_cry_5_Y_1 ;
wire un1_input_data_cry_6 ;
wire un1_input_data_cry_6_S_1 ;
wire un1_input_data_cry_6_Y_1 ;
wire un1_input_data_cry_7 ;
wire un1_input_data_cry_7_S_1 ;
wire un1_input_data_cry_7_Y_1 ;
wire un1_input_data_cry_8 ;
wire un1_input_data_cry_8_S_1 ;
wire un1_input_data_cry_8_Y_1 ;
wire un1_input_data_cry_9 ;
wire un1_input_data_cry_9_S_1 ;
wire un1_input_data_cry_9_Y_1 ;
wire un1_input_data_cry_10 ;
wire un1_input_data_cry_10_S_1 ;
wire un1_input_data_cry_10_Y_1 ;
wire un1_input_data_cry_11_S_1 ;
wire un1_input_data_cry_11_Y_1 ;
wire N_78 ;
wire N_77 ;
wire N_76 ;
wire N_75 ;
wire N_74 ;
wire N_73 ;
wire N_72 ;
wire N_71 ;
wire N_70 ;
wire N_69 ;
wire N_68 ;
wire N_67 ;
wire N_66 ;
wire N_65 ;
wire N_64 ;
wire N_63 ;
wire N_62 ;
wire N_61 ;
wire N_60 ;
wire N_59 ;
wire N_58 ;
wire N_57 ;
wire N_56 ;
wire N_55 ;
wire N_54 ;
wire N_53 ;
wire N_52 ;
wire N_51 ;
wire N_50 ;
wire N_49 ;
wire N_48 ;
wire N_47 ;
wire N_46 ;
wire N_45 ;
wire N_44 ;
wire N_43 ;
wire N_42 ;
wire N_41 ;
  CFG1 TRG_Unit_Detect_RNO (
	.A(un1_input_data),
	.Y(un1_input_data_i)
);
defparam TRG_Unit_Detect_RNO.INIT=2'h1;
// @102:98
  SLE TRG_Unit_Detect (
	.Q(Input_Data_Part_0_TRG_Detect_Vector_0),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(un1_input_data_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_0  (
	.FCO(un1_input_data_cry_0),
	.S(un1_input_data_cry_0_S_1),
	.Y(un1_input_data_cry_0_Y_1),
	.B(Test_Generator_0_Test_Data_1[0]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[0]),
	.FCI(GND)
);
defparam \Threshold_Comparator.un1_input_data_cry_0 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_1  (
	.FCO(un1_input_data_cry_1),
	.S(un1_input_data_cry_1_S_1),
	.Y(un1_input_data_cry_1_Y_1),
	.B(Trigger_Top_Part_0_TRG_Threshold[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_input_data_cry_0)
);
defparam \Threshold_Comparator.un1_input_data_cry_1 .INIT=20'h65500;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_2  (
	.FCO(un1_input_data_cry_2),
	.S(un1_input_data_cry_2_S_1),
	.Y(un1_input_data_cry_2_Y_1),
	.B(Trigger_Top_Part_0_TRG_Threshold[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_input_data_cry_1)
);
defparam \Threshold_Comparator.un1_input_data_cry_2 .INIT=20'h65500;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_3  (
	.FCO(un1_input_data_cry_3),
	.S(un1_input_data_cry_3_S_1),
	.Y(un1_input_data_cry_3_Y_1),
	.B(Test_Generator_0_Test_Data_1[3]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[3]),
	.FCI(un1_input_data_cry_2)
);
defparam \Threshold_Comparator.un1_input_data_cry_3 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_4  (
	.FCO(un1_input_data_cry_4),
	.S(un1_input_data_cry_4_S_1),
	.Y(un1_input_data_cry_4_Y_1),
	.B(Test_Generator_0_Test_Data_1[4]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[4]),
	.FCI(un1_input_data_cry_3)
);
defparam \Threshold_Comparator.un1_input_data_cry_4 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_5  (
	.FCO(un1_input_data_cry_5),
	.S(un1_input_data_cry_5_S_1),
	.Y(un1_input_data_cry_5_Y_1),
	.B(Test_Generator_0_Test_Data_1[5]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[5]),
	.FCI(un1_input_data_cry_4)
);
defparam \Threshold_Comparator.un1_input_data_cry_5 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_6  (
	.FCO(un1_input_data_cry_6),
	.S(un1_input_data_cry_6_S_1),
	.Y(un1_input_data_cry_6_Y_1),
	.B(Test_Generator_0_Test_Data_1[6]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[6]),
	.FCI(un1_input_data_cry_5)
);
defparam \Threshold_Comparator.un1_input_data_cry_6 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_7  (
	.FCO(un1_input_data_cry_7),
	.S(un1_input_data_cry_7_S_1),
	.Y(un1_input_data_cry_7_Y_1),
	.B(Test_Generator_0_Test_Data_1[7]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[7]),
	.FCI(un1_input_data_cry_6)
);
defparam \Threshold_Comparator.un1_input_data_cry_7 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_8  (
	.FCO(un1_input_data_cry_8),
	.S(un1_input_data_cry_8_S_1),
	.Y(un1_input_data_cry_8_Y_1),
	.B(Test_Generator_0_Test_Data_1[8]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[8]),
	.FCI(un1_input_data_cry_7)
);
defparam \Threshold_Comparator.un1_input_data_cry_8 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_9  (
	.FCO(un1_input_data_cry_9),
	.S(un1_input_data_cry_9_S_1),
	.Y(un1_input_data_cry_9_Y_1),
	.B(Test_Generator_0_Test_Data_1[9]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[9]),
	.FCI(un1_input_data_cry_8)
);
defparam \Threshold_Comparator.un1_input_data_cry_9 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_10  (
	.FCO(un1_input_data_cry_10),
	.S(un1_input_data_cry_10_S_1),
	.Y(un1_input_data_cry_10_Y_1),
	.B(Test_Generator_0_Test_Data_1[10]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[10]),
	.FCI(un1_input_data_cry_9)
);
defparam \Threshold_Comparator.un1_input_data_cry_10 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_11  (
	.FCO(un1_input_data),
	.S(un1_input_data_cry_11_S_1),
	.Y(un1_input_data_cry_11_Y_1),
	.B(Test_Generator_0_Test_Data_1[11]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[11]),
	.FCI(un1_input_data_cry_10)
);
defparam \Threshold_Comparator.un1_input_data_cry_11 .INIT=20'h5AA55;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_1 */

module work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0 (
  Trigger_Top_Part_0_TRG_Threshold,
  Test_Generator_0_Test_Data_0,
  Input_Data_Part_0_TRG_Detect_Vector_0,
  Clock,
  dff_arst
)
;
input [11:0] Trigger_Top_Part_0_TRG_Threshold ;
input [11:3] Test_Generator_0_Test_Data_0 ;
output Input_Data_Part_0_TRG_Detect_Vector_0 ;
input Clock ;
input dff_arst ;
wire Input_Data_Part_0_TRG_Detect_Vector_0 ;
wire Clock ;
wire dff_arst ;
wire un1_input_data ;
wire un1_input_data_i ;
wire VCC ;
wire GND ;
wire un1_input_data_cry_0 ;
wire un1_input_data_cry_0_S_2 ;
wire un1_input_data_cry_0_Y_2 ;
wire un1_input_data_cry_1 ;
wire un1_input_data_cry_1_S_2 ;
wire un1_input_data_cry_1_Y_2 ;
wire un1_input_data_cry_2 ;
wire un1_input_data_cry_2_S_2 ;
wire un1_input_data_cry_2_Y_2 ;
wire un1_input_data_cry_3 ;
wire un1_input_data_cry_3_S_2 ;
wire un1_input_data_cry_3_Y_2 ;
wire un1_input_data_cry_4 ;
wire un1_input_data_cry_4_S_2 ;
wire un1_input_data_cry_4_Y_2 ;
wire un1_input_data_cry_5 ;
wire un1_input_data_cry_5_S_2 ;
wire un1_input_data_cry_5_Y_2 ;
wire un1_input_data_cry_6 ;
wire un1_input_data_cry_6_S_2 ;
wire un1_input_data_cry_6_Y_2 ;
wire un1_input_data_cry_7 ;
wire un1_input_data_cry_7_S_2 ;
wire un1_input_data_cry_7_Y_2 ;
wire un1_input_data_cry_8 ;
wire un1_input_data_cry_8_S_2 ;
wire un1_input_data_cry_8_Y_2 ;
wire un1_input_data_cry_9 ;
wire un1_input_data_cry_9_S_2 ;
wire un1_input_data_cry_9_Y_2 ;
wire un1_input_data_cry_10 ;
wire un1_input_data_cry_10_S_2 ;
wire un1_input_data_cry_10_Y_2 ;
wire un1_input_data_cry_11_S_2 ;
wire un1_input_data_cry_11_Y_2 ;
wire N_75 ;
wire N_74 ;
wire N_73 ;
wire N_72 ;
wire N_71 ;
wire N_70 ;
wire N_69 ;
wire N_68 ;
wire N_67 ;
wire N_66 ;
wire N_65 ;
wire N_64 ;
wire N_63 ;
wire N_62 ;
wire N_61 ;
wire N_60 ;
wire N_59 ;
wire N_58 ;
wire N_57 ;
wire N_56 ;
wire N_55 ;
wire N_54 ;
wire N_53 ;
wire N_52 ;
wire N_51 ;
wire N_50 ;
wire N_49 ;
wire N_48 ;
wire N_47 ;
wire N_45 ;
wire N_44 ;
wire N_43 ;
wire N_42 ;
wire N_41 ;
wire N_40 ;
  CFG1 TRG_Unit_Detect_RNO (
	.A(un1_input_data),
	.Y(un1_input_data_i)
);
defparam TRG_Unit_Detect_RNO.INIT=2'h1;
// @102:98
  SLE TRG_Unit_Detect (
	.Q(Input_Data_Part_0_TRG_Detect_Vector_0),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(un1_input_data_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_0  (
	.FCO(un1_input_data_cry_0),
	.S(un1_input_data_cry_0_S_2),
	.Y(un1_input_data_cry_0_Y_2),
	.B(Trigger_Top_Part_0_TRG_Threshold[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam \Threshold_Comparator.un1_input_data_cry_0 .INIT=20'h65500;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_1  (
	.FCO(un1_input_data_cry_1),
	.S(un1_input_data_cry_1_S_2),
	.Y(un1_input_data_cry_1_Y_2),
	.B(Trigger_Top_Part_0_TRG_Threshold[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_input_data_cry_0)
);
defparam \Threshold_Comparator.un1_input_data_cry_1 .INIT=20'h65500;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_2  (
	.FCO(un1_input_data_cry_2),
	.S(un1_input_data_cry_2_S_2),
	.Y(un1_input_data_cry_2_Y_2),
	.B(Trigger_Top_Part_0_TRG_Threshold[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_input_data_cry_1)
);
defparam \Threshold_Comparator.un1_input_data_cry_2 .INIT=20'h65500;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_3  (
	.FCO(un1_input_data_cry_3),
	.S(un1_input_data_cry_3_S_2),
	.Y(un1_input_data_cry_3_Y_2),
	.B(Test_Generator_0_Test_Data_0[3]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[3]),
	.FCI(un1_input_data_cry_2)
);
defparam \Threshold_Comparator.un1_input_data_cry_3 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_4  (
	.FCO(un1_input_data_cry_4),
	.S(un1_input_data_cry_4_S_2),
	.Y(un1_input_data_cry_4_Y_2),
	.B(Test_Generator_0_Test_Data_0[4]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[4]),
	.FCI(un1_input_data_cry_3)
);
defparam \Threshold_Comparator.un1_input_data_cry_4 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_5  (
	.FCO(un1_input_data_cry_5),
	.S(un1_input_data_cry_5_S_2),
	.Y(un1_input_data_cry_5_Y_2),
	.B(Test_Generator_0_Test_Data_0[5]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[5]),
	.FCI(un1_input_data_cry_4)
);
defparam \Threshold_Comparator.un1_input_data_cry_5 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_6  (
	.FCO(un1_input_data_cry_6),
	.S(un1_input_data_cry_6_S_2),
	.Y(un1_input_data_cry_6_Y_2),
	.B(Test_Generator_0_Test_Data_0[6]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[6]),
	.FCI(un1_input_data_cry_5)
);
defparam \Threshold_Comparator.un1_input_data_cry_6 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_7  (
	.FCO(un1_input_data_cry_7),
	.S(un1_input_data_cry_7_S_2),
	.Y(un1_input_data_cry_7_Y_2),
	.B(Test_Generator_0_Test_Data_0[7]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[7]),
	.FCI(un1_input_data_cry_6)
);
defparam \Threshold_Comparator.un1_input_data_cry_7 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_8  (
	.FCO(un1_input_data_cry_8),
	.S(un1_input_data_cry_8_S_2),
	.Y(un1_input_data_cry_8_Y_2),
	.B(Test_Generator_0_Test_Data_0[8]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[8]),
	.FCI(un1_input_data_cry_7)
);
defparam \Threshold_Comparator.un1_input_data_cry_8 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_9  (
	.FCO(un1_input_data_cry_9),
	.S(un1_input_data_cry_9_S_2),
	.Y(un1_input_data_cry_9_Y_2),
	.B(Test_Generator_0_Test_Data_0[9]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[9]),
	.FCI(un1_input_data_cry_8)
);
defparam \Threshold_Comparator.un1_input_data_cry_9 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_10  (
	.FCO(un1_input_data_cry_10),
	.S(un1_input_data_cry_10_S_2),
	.Y(un1_input_data_cry_10_Y_2),
	.B(Test_Generator_0_Test_Data_0[10]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[10]),
	.FCI(un1_input_data_cry_9)
);
defparam \Threshold_Comparator.un1_input_data_cry_10 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_11  (
	.FCO(un1_input_data),
	.S(un1_input_data_cry_11_S_2),
	.Y(un1_input_data_cry_11_Y_2),
	.B(Test_Generator_0_Test_Data_0[11]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[11]),
	.FCI(un1_input_data_cry_10)
);
defparam \Threshold_Comparator.un1_input_data_cry_11 .INIT=20'h5AA55;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0 */

module Input_Data_Part_1 (
  Input_Data_Part_0_TRG_Detect_Vector,
  Test_Generator_0_Test_Data_0,
  Test_Generator_0_Test_Data_1,
  Test_Generator_0_Test_Data_2,
  Test_Generator_0_Test_Data_3,
  Trigger_Top_Part_0_TRG_Threshold,
  dff_arst,
  Clock
)
;
output [3:0] Input_Data_Part_0_TRG_Detect_Vector ;
input [11:3] Test_Generator_0_Test_Data_0 ;
input [11:0] Test_Generator_0_Test_Data_1 ;
input [11:1] Test_Generator_0_Test_Data_2 ;
input [11:0] Test_Generator_0_Test_Data_3 ;
input [11:0] Trigger_Top_Part_0_TRG_Threshold ;
input dff_arst ;
input Clock ;
wire dff_arst ;
wire Clock ;
wire N_2095 ;
wire N_2096 ;
wire N_2097 ;
wire N_2098 ;
wire N_2099 ;
wire GND ;
wire VCC ;
// @51:240
  work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_0 Trigger_Unit_3 (
	.Trigger_Top_Part_0_TRG_Threshold(Trigger_Top_Part_0_TRG_Threshold[11:0]),
	.Test_Generator_0_Test_Data_3({Test_Generator_0_Test_Data_3[11:3], N_2096, N_2095, Test_Generator_0_Test_Data_3[0]}),
	.Input_Data_Part_0_TRG_Detect_Vector_0(Input_Data_Part_0_TRG_Detect_Vector[3]),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
// @51:219
  work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_2 Trigger_Unit_2 (
	.Trigger_Top_Part_0_TRG_Threshold(Trigger_Top_Part_0_TRG_Threshold[11:0]),
	.Test_Generator_0_Test_Data_2({Test_Generator_0_Test_Data_2[11:3], N_2097, Test_Generator_0_Test_Data_2[1]}),
	.Input_Data_Part_0_TRG_Detect_Vector_0(Input_Data_Part_0_TRG_Detect_Vector[2]),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
// @51:198
  work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_1 Trigger_Unit_1 (
	.Trigger_Top_Part_0_TRG_Threshold(Trigger_Top_Part_0_TRG_Threshold[11:0]),
	.Test_Generator_0_Test_Data_1({Test_Generator_0_Test_Data_1[11:3], N_2099, N_2098, Test_Generator_0_Test_Data_1[0]}),
	.Input_Data_Part_0_TRG_Detect_Vector_0(Input_Data_Part_0_TRG_Detect_Vector[1]),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
// @51:177
  work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0 Trigger_Unit_0 (
	.Trigger_Top_Part_0_TRG_Threshold(Trigger_Top_Part_0_TRG_Threshold[11:0]),
	.Test_Generator_0_Test_Data_0(Test_Generator_0_Test_Data_0[11:3]),
	.Input_Data_Part_0_TRG_Detect_Vector_0(Input_Data_Part_0_TRG_Detect_Vector[0]),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Input_Data_Part_1 */

module work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_4 (
  Trigger_Top_Part_0_TRG_Threshold,
  Test_Generator_0_Test_Data_7,
  Input_Data_Part_0_TRG_Detect_Vector_0,
  Clock,
  dff_arst
)
;
input [11:0] Trigger_Top_Part_0_TRG_Threshold ;
input [11:0] Test_Generator_0_Test_Data_7 ;
output Input_Data_Part_0_TRG_Detect_Vector_0 ;
input Clock ;
input dff_arst ;
wire Input_Data_Part_0_TRG_Detect_Vector_0 ;
wire Clock ;
wire dff_arst ;
wire un1_input_data ;
wire un1_input_data_i ;
wire VCC ;
wire GND ;
wire un1_input_data_cry_0 ;
wire un1_input_data_cry_0_S_3 ;
wire un1_input_data_cry_0_Y_3 ;
wire un1_input_data_cry_1 ;
wire un1_input_data_cry_1_S_3 ;
wire un1_input_data_cry_1_Y_3 ;
wire un1_input_data_cry_2 ;
wire un1_input_data_cry_2_S_3 ;
wire un1_input_data_cry_2_Y_3 ;
wire un1_input_data_cry_3 ;
wire un1_input_data_cry_3_S_3 ;
wire un1_input_data_cry_3_Y_3 ;
wire un1_input_data_cry_4 ;
wire un1_input_data_cry_4_S_3 ;
wire un1_input_data_cry_4_Y_3 ;
wire un1_input_data_cry_5 ;
wire un1_input_data_cry_5_S_3 ;
wire un1_input_data_cry_5_Y_3 ;
wire un1_input_data_cry_6 ;
wire un1_input_data_cry_6_S_3 ;
wire un1_input_data_cry_6_Y_3 ;
wire un1_input_data_cry_7 ;
wire un1_input_data_cry_7_S_3 ;
wire un1_input_data_cry_7_Y_3 ;
wire un1_input_data_cry_8 ;
wire un1_input_data_cry_8_S_3 ;
wire un1_input_data_cry_8_Y_3 ;
wire un1_input_data_cry_9 ;
wire un1_input_data_cry_9_S_3 ;
wire un1_input_data_cry_9_Y_3 ;
wire un1_input_data_cry_10 ;
wire un1_input_data_cry_10_S_3 ;
wire un1_input_data_cry_10_Y_3 ;
wire un1_input_data_cry_11_S_3 ;
wire un1_input_data_cry_11_Y_3 ;
wire N_78 ;
wire N_77 ;
wire N_76 ;
wire N_75 ;
wire N_74 ;
wire N_73 ;
wire N_72 ;
wire N_71 ;
wire N_70 ;
wire N_69 ;
wire N_68 ;
wire N_67 ;
wire N_66 ;
wire N_65 ;
wire N_64 ;
wire N_63 ;
wire N_62 ;
wire N_61 ;
wire N_60 ;
wire N_59 ;
wire N_58 ;
wire N_57 ;
wire N_56 ;
wire N_55 ;
wire N_54 ;
wire N_53 ;
wire N_52 ;
wire N_51 ;
wire N_50 ;
wire N_49 ;
wire N_48 ;
wire N_47 ;
wire N_46 ;
wire N_45 ;
wire N_44 ;
wire N_43 ;
wire N_42 ;
wire N_41 ;
  CFG1 TRG_Unit_Detect_RNO (
	.A(un1_input_data),
	.Y(un1_input_data_i)
);
defparam TRG_Unit_Detect_RNO.INIT=2'h1;
// @102:98
  SLE TRG_Unit_Detect (
	.Q(Input_Data_Part_0_TRG_Detect_Vector_0),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(un1_input_data_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_0  (
	.FCO(un1_input_data_cry_0),
	.S(un1_input_data_cry_0_S_3),
	.Y(un1_input_data_cry_0_Y_3),
	.B(Test_Generator_0_Test_Data_7[0]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[0]),
	.FCI(GND)
);
defparam \Threshold_Comparator.un1_input_data_cry_0 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_1  (
	.FCO(un1_input_data_cry_1),
	.S(un1_input_data_cry_1_S_3),
	.Y(un1_input_data_cry_1_Y_3),
	.B(Test_Generator_0_Test_Data_7[0]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[1]),
	.FCI(un1_input_data_cry_0)
);
defparam \Threshold_Comparator.un1_input_data_cry_1 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_2  (
	.FCO(un1_input_data_cry_2),
	.S(un1_input_data_cry_2_S_3),
	.Y(un1_input_data_cry_2_Y_3),
	.B(Test_Generator_0_Test_Data_7[0]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[2]),
	.FCI(un1_input_data_cry_1)
);
defparam \Threshold_Comparator.un1_input_data_cry_2 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_3  (
	.FCO(un1_input_data_cry_3),
	.S(un1_input_data_cry_3_S_3),
	.Y(un1_input_data_cry_3_Y_3),
	.B(Test_Generator_0_Test_Data_7[3]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[3]),
	.FCI(un1_input_data_cry_2)
);
defparam \Threshold_Comparator.un1_input_data_cry_3 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_4  (
	.FCO(un1_input_data_cry_4),
	.S(un1_input_data_cry_4_S_3),
	.Y(un1_input_data_cry_4_Y_3),
	.B(Test_Generator_0_Test_Data_7[4]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[4]),
	.FCI(un1_input_data_cry_3)
);
defparam \Threshold_Comparator.un1_input_data_cry_4 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_5  (
	.FCO(un1_input_data_cry_5),
	.S(un1_input_data_cry_5_S_3),
	.Y(un1_input_data_cry_5_Y_3),
	.B(Test_Generator_0_Test_Data_7[5]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[5]),
	.FCI(un1_input_data_cry_4)
);
defparam \Threshold_Comparator.un1_input_data_cry_5 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_6  (
	.FCO(un1_input_data_cry_6),
	.S(un1_input_data_cry_6_S_3),
	.Y(un1_input_data_cry_6_Y_3),
	.B(Test_Generator_0_Test_Data_7[6]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[6]),
	.FCI(un1_input_data_cry_5)
);
defparam \Threshold_Comparator.un1_input_data_cry_6 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_7  (
	.FCO(un1_input_data_cry_7),
	.S(un1_input_data_cry_7_S_3),
	.Y(un1_input_data_cry_7_Y_3),
	.B(Test_Generator_0_Test_Data_7[7]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[7]),
	.FCI(un1_input_data_cry_6)
);
defparam \Threshold_Comparator.un1_input_data_cry_7 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_8  (
	.FCO(un1_input_data_cry_8),
	.S(un1_input_data_cry_8_S_3),
	.Y(un1_input_data_cry_8_Y_3),
	.B(Test_Generator_0_Test_Data_7[8]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[8]),
	.FCI(un1_input_data_cry_7)
);
defparam \Threshold_Comparator.un1_input_data_cry_8 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_9  (
	.FCO(un1_input_data_cry_9),
	.S(un1_input_data_cry_9_S_3),
	.Y(un1_input_data_cry_9_Y_3),
	.B(Test_Generator_0_Test_Data_7[9]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[9]),
	.FCI(un1_input_data_cry_8)
);
defparam \Threshold_Comparator.un1_input_data_cry_9 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_10  (
	.FCO(un1_input_data_cry_10),
	.S(un1_input_data_cry_10_S_3),
	.Y(un1_input_data_cry_10_Y_3),
	.B(Test_Generator_0_Test_Data_7[10]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[10]),
	.FCI(un1_input_data_cry_9)
);
defparam \Threshold_Comparator.un1_input_data_cry_10 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_11  (
	.FCO(un1_input_data),
	.S(un1_input_data_cry_11_S_3),
	.Y(un1_input_data_cry_11_Y_3),
	.B(Test_Generator_0_Test_Data_7[11]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[11]),
	.FCI(un1_input_data_cry_10)
);
defparam \Threshold_Comparator.un1_input_data_cry_11 .INIT=20'h5AA55;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_4 */

module work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_3 (
  Trigger_Top_Part_0_TRG_Threshold,
  Test_Generator_0_Test_Data_6,
  Input_Data_Part_0_TRG_Detect_Vector_0,
  Clock,
  dff_arst
)
;
input [11:0] Trigger_Top_Part_0_TRG_Threshold ;
input [11:1] Test_Generator_0_Test_Data_6 ;
output Input_Data_Part_0_TRG_Detect_Vector_0 ;
input Clock ;
input dff_arst ;
wire Input_Data_Part_0_TRG_Detect_Vector_0 ;
wire Clock ;
wire dff_arst ;
wire un1_input_data ;
wire un1_input_data_i ;
wire VCC ;
wire GND ;
wire un1_input_data_cry_0 ;
wire un1_input_data_cry_0_S_4 ;
wire un1_input_data_cry_0_Y_4 ;
wire un1_input_data_cry_1 ;
wire un1_input_data_cry_1_S_4 ;
wire un1_input_data_cry_1_Y_4 ;
wire un1_input_data_cry_2 ;
wire un1_input_data_cry_2_S_4 ;
wire un1_input_data_cry_2_Y_4 ;
wire un1_input_data_cry_3 ;
wire un1_input_data_cry_3_S_4 ;
wire un1_input_data_cry_3_Y_4 ;
wire un1_input_data_cry_4 ;
wire un1_input_data_cry_4_S_4 ;
wire un1_input_data_cry_4_Y_4 ;
wire un1_input_data_cry_5 ;
wire un1_input_data_cry_5_S_4 ;
wire un1_input_data_cry_5_Y_4 ;
wire un1_input_data_cry_6 ;
wire un1_input_data_cry_6_S_4 ;
wire un1_input_data_cry_6_Y_4 ;
wire un1_input_data_cry_7 ;
wire un1_input_data_cry_7_S_4 ;
wire un1_input_data_cry_7_Y_4 ;
wire un1_input_data_cry_8 ;
wire un1_input_data_cry_8_S_4 ;
wire un1_input_data_cry_8_Y_4 ;
wire un1_input_data_cry_9 ;
wire un1_input_data_cry_9_S_4 ;
wire un1_input_data_cry_9_Y_4 ;
wire un1_input_data_cry_10 ;
wire un1_input_data_cry_10_S_4 ;
wire un1_input_data_cry_10_Y_4 ;
wire un1_input_data_cry_11_S_4 ;
wire un1_input_data_cry_11_Y_4 ;
wire N_78 ;
wire N_77 ;
wire N_76 ;
wire N_75 ;
wire N_74 ;
wire N_73 ;
wire N_72 ;
wire N_71 ;
wire N_70 ;
wire N_69 ;
wire N_68 ;
wire N_67 ;
wire N_66 ;
wire N_65 ;
wire N_64 ;
wire N_63 ;
wire N_62 ;
wire N_61 ;
wire N_60 ;
wire N_59 ;
wire N_58 ;
wire N_57 ;
wire N_56 ;
wire N_55 ;
wire N_54 ;
wire N_53 ;
wire N_52 ;
wire N_51 ;
wire N_50 ;
wire N_49 ;
wire N_48 ;
wire N_47 ;
wire N_46 ;
wire N_45 ;
wire N_44 ;
wire N_43 ;
wire N_42 ;
wire N_41 ;
  CFG1 TRG_Unit_Detect_RNO (
	.A(un1_input_data),
	.Y(un1_input_data_i)
);
defparam TRG_Unit_Detect_RNO.INIT=2'h1;
// @102:98
  SLE TRG_Unit_Detect (
	.Q(Input_Data_Part_0_TRG_Detect_Vector_0),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(un1_input_data_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_0  (
	.FCO(un1_input_data_cry_0),
	.S(un1_input_data_cry_0_S_4),
	.Y(un1_input_data_cry_0_Y_4),
	.B(Trigger_Top_Part_0_TRG_Threshold[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam \Threshold_Comparator.un1_input_data_cry_0 .INIT=20'h65500;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_1  (
	.FCO(un1_input_data_cry_1),
	.S(un1_input_data_cry_1_S_4),
	.Y(un1_input_data_cry_1_Y_4),
	.B(Test_Generator_0_Test_Data_6[1]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[1]),
	.FCI(un1_input_data_cry_0)
);
defparam \Threshold_Comparator.un1_input_data_cry_1 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_2  (
	.FCO(un1_input_data_cry_2),
	.S(un1_input_data_cry_2_S_4),
	.Y(un1_input_data_cry_2_Y_4),
	.B(Test_Generator_0_Test_Data_6[1]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[2]),
	.FCI(un1_input_data_cry_1)
);
defparam \Threshold_Comparator.un1_input_data_cry_2 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_3  (
	.FCO(un1_input_data_cry_3),
	.S(un1_input_data_cry_3_S_4),
	.Y(un1_input_data_cry_3_Y_4),
	.B(Test_Generator_0_Test_Data_6[3]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[3]),
	.FCI(un1_input_data_cry_2)
);
defparam \Threshold_Comparator.un1_input_data_cry_3 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_4  (
	.FCO(un1_input_data_cry_4),
	.S(un1_input_data_cry_4_S_4),
	.Y(un1_input_data_cry_4_Y_4),
	.B(Test_Generator_0_Test_Data_6[4]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[4]),
	.FCI(un1_input_data_cry_3)
);
defparam \Threshold_Comparator.un1_input_data_cry_4 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_5  (
	.FCO(un1_input_data_cry_5),
	.S(un1_input_data_cry_5_S_4),
	.Y(un1_input_data_cry_5_Y_4),
	.B(Test_Generator_0_Test_Data_6[5]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[5]),
	.FCI(un1_input_data_cry_4)
);
defparam \Threshold_Comparator.un1_input_data_cry_5 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_6  (
	.FCO(un1_input_data_cry_6),
	.S(un1_input_data_cry_6_S_4),
	.Y(un1_input_data_cry_6_Y_4),
	.B(Test_Generator_0_Test_Data_6[6]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[6]),
	.FCI(un1_input_data_cry_5)
);
defparam \Threshold_Comparator.un1_input_data_cry_6 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_7  (
	.FCO(un1_input_data_cry_7),
	.S(un1_input_data_cry_7_S_4),
	.Y(un1_input_data_cry_7_Y_4),
	.B(Test_Generator_0_Test_Data_6[7]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[7]),
	.FCI(un1_input_data_cry_6)
);
defparam \Threshold_Comparator.un1_input_data_cry_7 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_8  (
	.FCO(un1_input_data_cry_8),
	.S(un1_input_data_cry_8_S_4),
	.Y(un1_input_data_cry_8_Y_4),
	.B(Test_Generator_0_Test_Data_6[8]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[8]),
	.FCI(un1_input_data_cry_7)
);
defparam \Threshold_Comparator.un1_input_data_cry_8 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_9  (
	.FCO(un1_input_data_cry_9),
	.S(un1_input_data_cry_9_S_4),
	.Y(un1_input_data_cry_9_Y_4),
	.B(Test_Generator_0_Test_Data_6[9]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[9]),
	.FCI(un1_input_data_cry_8)
);
defparam \Threshold_Comparator.un1_input_data_cry_9 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_10  (
	.FCO(un1_input_data_cry_10),
	.S(un1_input_data_cry_10_S_4),
	.Y(un1_input_data_cry_10_Y_4),
	.B(Test_Generator_0_Test_Data_6[10]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[10]),
	.FCI(un1_input_data_cry_9)
);
defparam \Threshold_Comparator.un1_input_data_cry_10 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_11  (
	.FCO(un1_input_data),
	.S(un1_input_data_cry_11_S_4),
	.Y(un1_input_data_cry_11_Y_4),
	.B(Test_Generator_0_Test_Data_6[11]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[11]),
	.FCI(un1_input_data_cry_10)
);
defparam \Threshold_Comparator.un1_input_data_cry_11 .INIT=20'h5AA55;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_3 */

module work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_2 (
  Trigger_Top_Part_0_TRG_Threshold,
  Test_Generator_0_Test_Data_5,
  Input_Data_Part_0_TRG_Detect_Vector_0,
  Clock,
  dff_arst
)
;
input [11:0] Trigger_Top_Part_0_TRG_Threshold ;
input [11:0] Test_Generator_0_Test_Data_5 ;
output Input_Data_Part_0_TRG_Detect_Vector_0 ;
input Clock ;
input dff_arst ;
wire Input_Data_Part_0_TRG_Detect_Vector_0 ;
wire Clock ;
wire dff_arst ;
wire un1_input_data ;
wire un1_input_data_i ;
wire VCC ;
wire GND ;
wire un1_input_data_cry_0 ;
wire un1_input_data_cry_0_S_5 ;
wire un1_input_data_cry_0_Y_5 ;
wire un1_input_data_cry_1 ;
wire un1_input_data_cry_1_S_5 ;
wire un1_input_data_cry_1_Y_5 ;
wire un1_input_data_cry_2 ;
wire un1_input_data_cry_2_S_5 ;
wire un1_input_data_cry_2_Y_5 ;
wire un1_input_data_cry_3 ;
wire un1_input_data_cry_3_S_5 ;
wire un1_input_data_cry_3_Y_5 ;
wire un1_input_data_cry_4 ;
wire un1_input_data_cry_4_S_5 ;
wire un1_input_data_cry_4_Y_5 ;
wire un1_input_data_cry_5 ;
wire un1_input_data_cry_5_S_5 ;
wire un1_input_data_cry_5_Y_5 ;
wire un1_input_data_cry_6 ;
wire un1_input_data_cry_6_S_5 ;
wire un1_input_data_cry_6_Y_5 ;
wire un1_input_data_cry_7 ;
wire un1_input_data_cry_7_S_5 ;
wire un1_input_data_cry_7_Y_5 ;
wire un1_input_data_cry_8 ;
wire un1_input_data_cry_8_S_5 ;
wire un1_input_data_cry_8_Y_5 ;
wire un1_input_data_cry_9 ;
wire un1_input_data_cry_9_S_5 ;
wire un1_input_data_cry_9_Y_5 ;
wire un1_input_data_cry_10 ;
wire un1_input_data_cry_10_S_5 ;
wire un1_input_data_cry_10_Y_5 ;
wire un1_input_data_cry_11_S_5 ;
wire un1_input_data_cry_11_Y_5 ;
wire N_78 ;
wire N_77 ;
wire N_76 ;
wire N_75 ;
wire N_74 ;
wire N_73 ;
wire N_72 ;
wire N_71 ;
wire N_70 ;
wire N_69 ;
wire N_68 ;
wire N_67 ;
wire N_66 ;
wire N_65 ;
wire N_64 ;
wire N_63 ;
wire N_62 ;
wire N_61 ;
wire N_60 ;
wire N_59 ;
wire N_58 ;
wire N_57 ;
wire N_56 ;
wire N_55 ;
wire N_54 ;
wire N_53 ;
wire N_52 ;
wire N_51 ;
wire N_50 ;
wire N_49 ;
wire N_48 ;
wire N_47 ;
wire N_46 ;
wire N_45 ;
wire N_44 ;
wire N_43 ;
wire N_42 ;
wire N_41 ;
  CFG1 TRG_Unit_Detect_RNO (
	.A(un1_input_data),
	.Y(un1_input_data_i)
);
defparam TRG_Unit_Detect_RNO.INIT=2'h1;
// @102:98
  SLE TRG_Unit_Detect (
	.Q(Input_Data_Part_0_TRG_Detect_Vector_0),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(un1_input_data_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_0  (
	.FCO(un1_input_data_cry_0),
	.S(un1_input_data_cry_0_S_5),
	.Y(un1_input_data_cry_0_Y_5),
	.B(Test_Generator_0_Test_Data_5[0]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[0]),
	.FCI(GND)
);
defparam \Threshold_Comparator.un1_input_data_cry_0 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_1  (
	.FCO(un1_input_data_cry_1),
	.S(un1_input_data_cry_1_S_5),
	.Y(un1_input_data_cry_1_Y_5),
	.B(Trigger_Top_Part_0_TRG_Threshold[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_input_data_cry_0)
);
defparam \Threshold_Comparator.un1_input_data_cry_1 .INIT=20'h65500;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_2  (
	.FCO(un1_input_data_cry_2),
	.S(un1_input_data_cry_2_S_5),
	.Y(un1_input_data_cry_2_Y_5),
	.B(Test_Generator_0_Test_Data_5[0]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[2]),
	.FCI(un1_input_data_cry_1)
);
defparam \Threshold_Comparator.un1_input_data_cry_2 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_3  (
	.FCO(un1_input_data_cry_3),
	.S(un1_input_data_cry_3_S_5),
	.Y(un1_input_data_cry_3_Y_5),
	.B(Test_Generator_0_Test_Data_5[3]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[3]),
	.FCI(un1_input_data_cry_2)
);
defparam \Threshold_Comparator.un1_input_data_cry_3 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_4  (
	.FCO(un1_input_data_cry_4),
	.S(un1_input_data_cry_4_S_5),
	.Y(un1_input_data_cry_4_Y_5),
	.B(Test_Generator_0_Test_Data_5[4]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[4]),
	.FCI(un1_input_data_cry_3)
);
defparam \Threshold_Comparator.un1_input_data_cry_4 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_5  (
	.FCO(un1_input_data_cry_5),
	.S(un1_input_data_cry_5_S_5),
	.Y(un1_input_data_cry_5_Y_5),
	.B(Test_Generator_0_Test_Data_5[5]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[5]),
	.FCI(un1_input_data_cry_4)
);
defparam \Threshold_Comparator.un1_input_data_cry_5 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_6  (
	.FCO(un1_input_data_cry_6),
	.S(un1_input_data_cry_6_S_5),
	.Y(un1_input_data_cry_6_Y_5),
	.B(Test_Generator_0_Test_Data_5[6]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[6]),
	.FCI(un1_input_data_cry_5)
);
defparam \Threshold_Comparator.un1_input_data_cry_6 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_7  (
	.FCO(un1_input_data_cry_7),
	.S(un1_input_data_cry_7_S_5),
	.Y(un1_input_data_cry_7_Y_5),
	.B(Test_Generator_0_Test_Data_5[7]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[7]),
	.FCI(un1_input_data_cry_6)
);
defparam \Threshold_Comparator.un1_input_data_cry_7 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_8  (
	.FCO(un1_input_data_cry_8),
	.S(un1_input_data_cry_8_S_5),
	.Y(un1_input_data_cry_8_Y_5),
	.B(Test_Generator_0_Test_Data_5[8]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[8]),
	.FCI(un1_input_data_cry_7)
);
defparam \Threshold_Comparator.un1_input_data_cry_8 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_9  (
	.FCO(un1_input_data_cry_9),
	.S(un1_input_data_cry_9_S_5),
	.Y(un1_input_data_cry_9_Y_5),
	.B(Test_Generator_0_Test_Data_5[9]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[9]),
	.FCI(un1_input_data_cry_8)
);
defparam \Threshold_Comparator.un1_input_data_cry_9 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_10  (
	.FCO(un1_input_data_cry_10),
	.S(un1_input_data_cry_10_S_5),
	.Y(un1_input_data_cry_10_Y_5),
	.B(Test_Generator_0_Test_Data_5[10]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[10]),
	.FCI(un1_input_data_cry_9)
);
defparam \Threshold_Comparator.un1_input_data_cry_10 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_11  (
	.FCO(un1_input_data),
	.S(un1_input_data_cry_11_S_5),
	.Y(un1_input_data_cry_11_Y_5),
	.B(Test_Generator_0_Test_Data_5[11]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[11]),
	.FCI(un1_input_data_cry_10)
);
defparam \Threshold_Comparator.un1_input_data_cry_11 .INIT=20'h5AA55;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_2 */

module work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_1 (
  Trigger_Top_Part_0_TRG_Threshold,
  Test_Generator_0_Test_Data_4,
  Input_Data_Part_0_TRG_Detect_Vector_0,
  Clock,
  dff_arst
)
;
input [11:0] Trigger_Top_Part_0_TRG_Threshold ;
input [11:2] Test_Generator_0_Test_Data_4 ;
output Input_Data_Part_0_TRG_Detect_Vector_0 ;
input Clock ;
input dff_arst ;
wire Input_Data_Part_0_TRG_Detect_Vector_0 ;
wire Clock ;
wire dff_arst ;
wire un1_input_data ;
wire un1_input_data_i ;
wire VCC ;
wire GND ;
wire un1_input_data_cry_0 ;
wire un1_input_data_cry_0_S_6 ;
wire un1_input_data_cry_0_Y_6 ;
wire un1_input_data_cry_1 ;
wire un1_input_data_cry_1_S_6 ;
wire un1_input_data_cry_1_Y_6 ;
wire un1_input_data_cry_2 ;
wire un1_input_data_cry_2_S_6 ;
wire un1_input_data_cry_2_Y_6 ;
wire un1_input_data_cry_3 ;
wire un1_input_data_cry_3_S_6 ;
wire un1_input_data_cry_3_Y_6 ;
wire un1_input_data_cry_4 ;
wire un1_input_data_cry_4_S_6 ;
wire un1_input_data_cry_4_Y_6 ;
wire un1_input_data_cry_5 ;
wire un1_input_data_cry_5_S_6 ;
wire un1_input_data_cry_5_Y_6 ;
wire un1_input_data_cry_6 ;
wire un1_input_data_cry_6_S_6 ;
wire un1_input_data_cry_6_Y_6 ;
wire un1_input_data_cry_7 ;
wire un1_input_data_cry_7_S_6 ;
wire un1_input_data_cry_7_Y_6 ;
wire un1_input_data_cry_8 ;
wire un1_input_data_cry_8_S_6 ;
wire un1_input_data_cry_8_Y_6 ;
wire un1_input_data_cry_9 ;
wire un1_input_data_cry_9_S_6 ;
wire un1_input_data_cry_9_Y_6 ;
wire un1_input_data_cry_10 ;
wire un1_input_data_cry_10_S_6 ;
wire un1_input_data_cry_10_Y_6 ;
wire un1_input_data_cry_11_S_6 ;
wire un1_input_data_cry_11_Y_6 ;
wire N_78 ;
wire N_77 ;
wire N_76 ;
wire N_75 ;
wire N_74 ;
wire N_73 ;
wire N_72 ;
wire N_71 ;
wire N_70 ;
wire N_69 ;
wire N_68 ;
wire N_67 ;
wire N_66 ;
wire N_65 ;
wire N_64 ;
wire N_63 ;
wire N_62 ;
wire N_61 ;
wire N_60 ;
wire N_59 ;
wire N_58 ;
wire N_57 ;
wire N_56 ;
wire N_55 ;
wire N_54 ;
wire N_53 ;
wire N_52 ;
wire N_51 ;
wire N_50 ;
wire N_49 ;
wire N_48 ;
wire N_47 ;
wire N_46 ;
wire N_45 ;
wire N_44 ;
wire N_43 ;
wire N_42 ;
wire N_41 ;
  CFG1 TRG_Unit_Detect_RNO (
	.A(un1_input_data),
	.Y(un1_input_data_i)
);
defparam TRG_Unit_Detect_RNO.INIT=2'h1;
// @102:98
  SLE TRG_Unit_Detect (
	.Q(Input_Data_Part_0_TRG_Detect_Vector_0),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(un1_input_data_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_0  (
	.FCO(un1_input_data_cry_0),
	.S(un1_input_data_cry_0_S_6),
	.Y(un1_input_data_cry_0_Y_6),
	.B(Trigger_Top_Part_0_TRG_Threshold[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam \Threshold_Comparator.un1_input_data_cry_0 .INIT=20'h65500;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_1  (
	.FCO(un1_input_data_cry_1),
	.S(un1_input_data_cry_1_S_6),
	.Y(un1_input_data_cry_1_Y_6),
	.B(Trigger_Top_Part_0_TRG_Threshold[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_input_data_cry_0)
);
defparam \Threshold_Comparator.un1_input_data_cry_1 .INIT=20'h65500;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_2  (
	.FCO(un1_input_data_cry_2),
	.S(un1_input_data_cry_2_S_6),
	.Y(un1_input_data_cry_2_Y_6),
	.B(Test_Generator_0_Test_Data_4[2]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[2]),
	.FCI(un1_input_data_cry_1)
);
defparam \Threshold_Comparator.un1_input_data_cry_2 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_3  (
	.FCO(un1_input_data_cry_3),
	.S(un1_input_data_cry_3_S_6),
	.Y(un1_input_data_cry_3_Y_6),
	.B(Test_Generator_0_Test_Data_4[3]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[3]),
	.FCI(un1_input_data_cry_2)
);
defparam \Threshold_Comparator.un1_input_data_cry_3 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_4  (
	.FCO(un1_input_data_cry_4),
	.S(un1_input_data_cry_4_S_6),
	.Y(un1_input_data_cry_4_Y_6),
	.B(Test_Generator_0_Test_Data_4[4]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[4]),
	.FCI(un1_input_data_cry_3)
);
defparam \Threshold_Comparator.un1_input_data_cry_4 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_5  (
	.FCO(un1_input_data_cry_5),
	.S(un1_input_data_cry_5_S_6),
	.Y(un1_input_data_cry_5_Y_6),
	.B(Test_Generator_0_Test_Data_4[5]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[5]),
	.FCI(un1_input_data_cry_4)
);
defparam \Threshold_Comparator.un1_input_data_cry_5 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_6  (
	.FCO(un1_input_data_cry_6),
	.S(un1_input_data_cry_6_S_6),
	.Y(un1_input_data_cry_6_Y_6),
	.B(Test_Generator_0_Test_Data_4[6]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[6]),
	.FCI(un1_input_data_cry_5)
);
defparam \Threshold_Comparator.un1_input_data_cry_6 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_7  (
	.FCO(un1_input_data_cry_7),
	.S(un1_input_data_cry_7_S_6),
	.Y(un1_input_data_cry_7_Y_6),
	.B(Test_Generator_0_Test_Data_4[7]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[7]),
	.FCI(un1_input_data_cry_6)
);
defparam \Threshold_Comparator.un1_input_data_cry_7 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_8  (
	.FCO(un1_input_data_cry_8),
	.S(un1_input_data_cry_8_S_6),
	.Y(un1_input_data_cry_8_Y_6),
	.B(Test_Generator_0_Test_Data_4[8]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[8]),
	.FCI(un1_input_data_cry_7)
);
defparam \Threshold_Comparator.un1_input_data_cry_8 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_9  (
	.FCO(un1_input_data_cry_9),
	.S(un1_input_data_cry_9_S_6),
	.Y(un1_input_data_cry_9_Y_6),
	.B(Test_Generator_0_Test_Data_4[9]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[9]),
	.FCI(un1_input_data_cry_8)
);
defparam \Threshold_Comparator.un1_input_data_cry_9 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_10  (
	.FCO(un1_input_data_cry_10),
	.S(un1_input_data_cry_10_S_6),
	.Y(un1_input_data_cry_10_Y_6),
	.B(Test_Generator_0_Test_Data_4[10]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[10]),
	.FCI(un1_input_data_cry_9)
);
defparam \Threshold_Comparator.un1_input_data_cry_10 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_11  (
	.FCO(un1_input_data),
	.S(un1_input_data_cry_11_S_6),
	.Y(un1_input_data_cry_11_Y_6),
	.B(Test_Generator_0_Test_Data_4[11]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[11]),
	.FCI(un1_input_data_cry_10)
);
defparam \Threshold_Comparator.un1_input_data_cry_11 .INIT=20'h5AA55;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_1 */

module Input_Data_Part_0 (
  Input_Data_Part_0_TRG_Detect_Vector,
  Test_Generator_0_Test_Data_4,
  Test_Generator_0_Test_Data_5,
  Test_Generator_0_Test_Data_6,
  Test_Generator_0_Test_Data_7,
  Trigger_Top_Part_0_TRG_Threshold,
  dff_arst,
  Clock
)
;
output [7:4] Input_Data_Part_0_TRG_Detect_Vector ;
input [11:2] Test_Generator_0_Test_Data_4 ;
input [11:0] Test_Generator_0_Test_Data_5 ;
input [11:1] Test_Generator_0_Test_Data_6 ;
input [11:0] Test_Generator_0_Test_Data_7 ;
input [11:0] Trigger_Top_Part_0_TRG_Threshold ;
input dff_arst ;
input Clock ;
wire dff_arst ;
wire Clock ;
wire N_2105 ;
wire N_2106 ;
wire N_2107 ;
wire N_2108 ;
wire N_2109 ;
wire GND ;
wire VCC ;
// @51:240
  work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_4 Trigger_Unit_3 (
	.Trigger_Top_Part_0_TRG_Threshold(Trigger_Top_Part_0_TRG_Threshold[11:0]),
	.Test_Generator_0_Test_Data_7({Test_Generator_0_Test_Data_7[11:3], N_2106, N_2105, Test_Generator_0_Test_Data_7[0]}),
	.Input_Data_Part_0_TRG_Detect_Vector_0(Input_Data_Part_0_TRG_Detect_Vector[7]),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
// @51:219
  work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_3 Trigger_Unit_2 (
	.Trigger_Top_Part_0_TRG_Threshold(Trigger_Top_Part_0_TRG_Threshold[11:0]),
	.Test_Generator_0_Test_Data_6({Test_Generator_0_Test_Data_6[11:3], N_2107, Test_Generator_0_Test_Data_6[1]}),
	.Input_Data_Part_0_TRG_Detect_Vector_0(Input_Data_Part_0_TRG_Detect_Vector[6]),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
// @51:198
  work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_2 Trigger_Unit_1 (
	.Trigger_Top_Part_0_TRG_Threshold(Trigger_Top_Part_0_TRG_Threshold[11:0]),
	.Test_Generator_0_Test_Data_5({Test_Generator_0_Test_Data_5[11:3], N_2109, N_2108, Test_Generator_0_Test_Data_5[0]}),
	.Input_Data_Part_0_TRG_Detect_Vector_0(Input_Data_Part_0_TRG_Detect_Vector[5]),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
// @51:177
  work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_1 Trigger_Unit_0 (
	.Trigger_Top_Part_0_TRG_Threshold(Trigger_Top_Part_0_TRG_Threshold[11:0]),
	.Test_Generator_0_Test_Data_4(Test_Generator_0_Test_Data_4[11:2]),
	.Input_Data_Part_0_TRG_Detect_Vector_0(Input_Data_Part_0_TRG_Detect_Vector[4]),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Input_Data_Part_0 */

module COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z9_layer0 (
  fifo_MEMRADDR,
  fifo_MEMWADDR,
  middle_valid,
  fifo_valid,
  FIFOs_Reader_0_Event_FIFO_R_Enable,
  ALL_FIFO_Enable,
  FIFO_Event_A_Full,
  EMPTY1,
  Trigger_Top_Part_0_EMPTY,
  fifo_MEMRE_i_0_i,
  full_r_RNIJ6IM_Y,
  Clock,
  dff_arst
)
;
output [15:0] fifo_MEMRADDR ;
output [15:0] fifo_MEMWADDR ;
input middle_valid ;
input fifo_valid ;
input FIFOs_Reader_0_Event_FIFO_R_Enable ;
input ALL_FIFO_Enable ;
output FIFO_Event_A_Full ;
output EMPTY1 ;
input Trigger_Top_Part_0_EMPTY ;
input fifo_MEMRE_i_0_i ;
output full_r_RNIJ6IM_Y ;
input Clock ;
input dff_arst ;
wire middle_valid ;
wire fifo_valid ;
wire FIFOs_Reader_0_Event_FIFO_R_Enable ;
wire ALL_FIFO_Enable ;
wire FIFO_Event_A_Full ;
wire EMPTY1 ;
wire Trigger_Top_Part_0_EMPTY ;
wire fifo_MEMRE_i_0_i ;
wire full_r_RNIJ6IM_Y ;
wire Clock ;
wire dff_arst ;
wire [15:15] memwaddr_r_s_Z;
wire [14:0] memwaddr_r_s;
wire [15:15] memraddr_r_s_Z;
wire [14:0] memraddr_r_s;
wire [16:0] sc_r_Z;
wire [16:0] sc_r_4;
wire [15:0] sc_r_fwft_Z;
wire [16:0] sc_r_fwft_5;
wire [0:0] sc_r_fwft_RNIEES81_Y;
wire [1:1] sc_r_fwft_RNIAN6R1_Y;
wire [2:2] sc_r_fwft_RNI71HD2_Y;
wire [3:3] sc_r_fwft_RNI5CRV2_Y;
wire [4:4] sc_r_fwft_RNI4O5I3_Y;
wire [5:5] sc_r_fwft_RNI45G44_Y;
wire [6:6] sc_r_fwft_RNI5JQM4_Y;
wire [7:7] sc_r_fwft_RNI72595_Y;
wire [8:8] sc_r_fwft_RNIAIFR5_Y;
wire [9:9] sc_r_fwft_RNIE3QD6_Y;
wire [10:10] sc_r_fwft_RNIQCQ67_Y;
wire [11:11] sc_r_fwft_RNI7NQV7_Y;
wire [12:12] sc_r_fwft_RNIL2RO8_Y;
wire [13:13] sc_r_fwft_RNI4FRH9_Y;
wire [14:14] sc_r_fwft_RNIKSRAA_Y;
wire [16:16] sc_r_fwft_RNO_FCO;
wire [16:16] sc_r_fwft_RNO_Y;
wire [15:15] sc_r_fwft_RNI5BS3B_Y;
wire [0:0] sc_r_RNI5CV61_Y;
wire [1:1] sc_r_RNIOICN1_Y;
wire [2:2] sc_r_RNICQP72_Y;
wire [3:3] sc_r_RNI137O2_Y;
wire [4:4] sc_r_RNINCK83_Y;
wire [5:5] sc_r_RNIEN1P3_Y;
wire [6:6] sc_r_RNI63F94_Y;
wire [7:7] sc_r_RNIVFSP4_Y;
wire [8:8] sc_r_RNIPT9A5_Y;
wire [9:9] sc_r_RNIKCNQ5_Y;
wire [10:10] sc_r_RNINT4H6_Y;
wire [11:11] sc_r_RNIRFI77_Y;
wire [12:12] sc_r_RNI030U7_Y;
wire [13:13] sc_r_RNI6NDK8_Y;
wire [14:14] sc_r_RNIDCRA9_Y;
wire [16:16] sc_r_RNO_FCO;
wire [16:16] sc_r_RNO_Y;
wire [15:15] sc_r_RNIL291A_Y;
wire [0:0] memraddr_r_cry_cy_S;
wire [0:0] memraddr_r_cry_cy_Y;
wire [14:0] memraddr_r_cry_Z;
wire [14:0] memraddr_r_cry_Y;
wire [15:15] memraddr_r_s_FCO;
wire [15:15] memraddr_r_s_Y;
wire [0:0] memwaddr_r_cry_cy_S;
wire [0:0] memwaddr_r_cry_cy_Y;
wire [14:0] memwaddr_r_cry_Z;
wire [14:0] memwaddr_r_cry_Y;
wire [15:15] memwaddr_r_s_FCO;
wire [15:15] memwaddr_r_s_Y;
wire un1_sc_r_fwft_cry_16_Z ;
wire empty_r_fwft_4 ;
wire VCC ;
wire GND ;
wire empty_top_fwft_r_Z ;
wire emptyi_Z ;
wire N_13_i_i ;
wire empty_r_fwft_Z ;
wire empty_r_fwft5_Z ;
wire full_r ;
wire un1_sresetn_4_i ;
wire N_132 ;
wire un1_afull_r_1_sqmuxa_i ;
wire un2_we_i_1_Z ;
wire N_29 ;
wire sc_r_fwft_cmb_cry_0_cy ;
wire full_r_RNIJ6IM_S ;
wire sc_r_fwft_cmb_cry_0 ;
wire sc_r_fwft_cmb_cry_1 ;
wire sc_r_fwft_cmb_cry_2 ;
wire sc_r_fwft_cmb_cry_3 ;
wire sc_r_fwft_cmb_cry_4 ;
wire sc_r_fwft_cmb_cry_5 ;
wire sc_r_fwft_cmb_cry_6 ;
wire sc_r_fwft_cmb_cry_7 ;
wire sc_r_fwft_cmb_cry_8 ;
wire sc_r_fwft_cmb_cry_9 ;
wire sc_r_fwft_cmb_cry_10 ;
wire sc_r_fwft_cmb_cry_11 ;
wire sc_r_fwft_cmb_cry_12 ;
wire sc_r_fwft_cmb_cry_13 ;
wire sc_r_fwft_cmb_cry_14 ;
wire sc_r_fwft_cmb_cry_15 ;
wire sc_r_cmb_cry_0_cy ;
wire full_r_RNIJ6IM_0_S ;
wire full_r_RNIJ6IM_0_Y ;
wire sc_r_cmb_cry_0 ;
wire sc_r_cmb_cry_1 ;
wire sc_r_cmb_cry_2 ;
wire sc_r_cmb_cry_3 ;
wire sc_r_cmb_cry_4 ;
wire sc_r_cmb_cry_5 ;
wire sc_r_cmb_cry_6 ;
wire sc_r_cmb_cry_7 ;
wire sc_r_cmb_cry_8 ;
wire sc_r_cmb_cry_9 ;
wire sc_r_cmb_cry_10 ;
wire sc_r_cmb_cry_11 ;
wire sc_r_cmb_cry_12 ;
wire sc_r_cmb_cry_13 ;
wire sc_r_cmb_cry_14 ;
wire sc_r_cmb_cry_15 ;
wire memraddr_r_cry_cy ;
wire memraddr_r_0_sqmuxa_3_0_8_Z ;
wire memraddr_r_0_sqmuxa_3_0_9_Z ;
wire memraddr_r_0_sqmuxa_3_0_10_Z ;
wire memraddr_r_0_sqmuxa_3_0_11_Z ;
wire memwaddr_r_cry_cy ;
wire memwaddr_r_0_sqmuxa_3_0_8_Z ;
wire memwaddr_r_0_sqmuxa_3_0_9_Z ;
wire memwaddr_r_0_sqmuxa_3_0_10_Z ;
wire memwaddr_r_0_sqmuxa_3_0_11_Z ;
wire un1_sc_r_fwft_cry_0_Z ;
wire un1_sc_r_fwft_cry_0_S ;
wire un1_sc_r_fwft_cry_0_Y ;
wire un1_sc_r_fwft_cry_1_Z ;
wire un1_sc_r_fwft_cry_1_S ;
wire un1_sc_r_fwft_cry_1_Y ;
wire un1_sc_r_fwft_cry_2_Z ;
wire un1_sc_r_fwft_cry_2_S ;
wire un1_sc_r_fwft_cry_2_Y ;
wire un1_sc_r_fwft_cry_3_Z ;
wire un1_sc_r_fwft_cry_3_S ;
wire un1_sc_r_fwft_cry_3_Y ;
wire un1_sc_r_fwft_cry_4_Z ;
wire un1_sc_r_fwft_cry_4_S ;
wire un1_sc_r_fwft_cry_4_Y ;
wire un1_sc_r_fwft_cry_5_Z ;
wire un1_sc_r_fwft_cry_5_S ;
wire un1_sc_r_fwft_cry_5_Y ;
wire un1_sc_r_fwft_cry_6_Z ;
wire un1_sc_r_fwft_cry_6_S ;
wire un1_sc_r_fwft_cry_6_Y ;
wire un1_sc_r_fwft_cry_7_Z ;
wire un1_sc_r_fwft_cry_7_S ;
wire un1_sc_r_fwft_cry_7_Y ;
wire un1_sc_r_fwft_cry_8_Z ;
wire un1_sc_r_fwft_cry_8_S ;
wire un1_sc_r_fwft_cry_8_Y ;
wire un1_sc_r_fwft_cry_9_Z ;
wire un1_sc_r_fwft_cry_9_S ;
wire un1_sc_r_fwft_cry_9_Y ;
wire un1_sc_r_fwft_cry_10_Z ;
wire un1_sc_r_fwft_cry_10_S ;
wire un1_sc_r_fwft_cry_10_Y ;
wire un1_sc_r_fwft_cry_11_Z ;
wire un1_sc_r_fwft_cry_11_S ;
wire un1_sc_r_fwft_cry_11_Y ;
wire un1_sc_r_fwft_cry_12_Z ;
wire un1_sc_r_fwft_cry_12_S ;
wire un1_sc_r_fwft_cry_12_Y ;
wire un1_sc_r_fwft_cry_13_Z ;
wire un1_sc_r_fwft_cry_13_S ;
wire un1_sc_r_fwft_cry_13_Y ;
wire un1_sc_r_fwft_cry_14_Z ;
wire un1_sc_r_fwft_cry_14_S ;
wire un1_sc_r_fwft_cry_14_Y ;
wire un1_sc_r_fwft_cry_15_Z ;
wire un1_sc_r_fwft_cry_15_S ;
wire un1_sc_r_fwft_cry_15_Y ;
wire un1_sc_r_fwft_cry_16_S ;
wire un1_sc_r_fwft_cry_16_Y ;
wire un1_sresetn_4_0_o3_6_Z ;
wire emptyi_6_Z ;
wire emptyi_0_Z ;
wire un7_almostfulli_assert ;
wire un1_sresetn_4_0_o3_9_Z ;
wire un1_sresetn_4_0_o3_8_Z ;
wire un1_sresetn_4_0_o3_7_Z ;
wire emptyi_10_Z ;
wire emptyi_9_Z ;
wire emptyi_14_Z ;
wire emptyi_12_Z ;
wire N_24 ;
wire N_26 ;
wire N_27 ;
wire un1_afull_r_1_sqmuxa_0_1_Z ;
wire N_2 ;
  CFG1 empty_r_fwft_RNO (
	.A(un1_sc_r_fwft_cry_16_Z),
	.Y(empty_r_fwft_4)
);
defparam empty_r_fwft_RNO.INIT=2'h1;
// @60:628
  SLE \memwaddr_r[15]  (
	.Q(fifo_MEMWADDR[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s_Z[15]),
	.EN(full_r_RNIJ6IM_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:628
  SLE \memwaddr_r[14]  (
	.Q(fifo_MEMWADDR[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[14]),
	.EN(full_r_RNIJ6IM_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:628
  SLE \memwaddr_r[13]  (
	.Q(fifo_MEMWADDR[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[13]),
	.EN(full_r_RNIJ6IM_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:628
  SLE \memwaddr_r[12]  (
	.Q(fifo_MEMWADDR[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[12]),
	.EN(full_r_RNIJ6IM_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:628
  SLE \memwaddr_r[11]  (
	.Q(fifo_MEMWADDR[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[11]),
	.EN(full_r_RNIJ6IM_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:628
  SLE \memwaddr_r[10]  (
	.Q(fifo_MEMWADDR[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[10]),
	.EN(full_r_RNIJ6IM_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:628
  SLE \memwaddr_r[9]  (
	.Q(fifo_MEMWADDR[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[9]),
	.EN(full_r_RNIJ6IM_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:628
  SLE \memwaddr_r[8]  (
	.Q(fifo_MEMWADDR[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[8]),
	.EN(full_r_RNIJ6IM_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:628
  SLE \memwaddr_r[7]  (
	.Q(fifo_MEMWADDR[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[7]),
	.EN(full_r_RNIJ6IM_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:628
  SLE \memwaddr_r[6]  (
	.Q(fifo_MEMWADDR[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[6]),
	.EN(full_r_RNIJ6IM_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:628
  SLE \memwaddr_r[5]  (
	.Q(fifo_MEMWADDR[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[5]),
	.EN(full_r_RNIJ6IM_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:628
  SLE \memwaddr_r[4]  (
	.Q(fifo_MEMWADDR[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[4]),
	.EN(full_r_RNIJ6IM_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:628
  SLE \memwaddr_r[3]  (
	.Q(fifo_MEMWADDR[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[3]),
	.EN(full_r_RNIJ6IM_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:628
  SLE \memwaddr_r[2]  (
	.Q(fifo_MEMWADDR[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[2]),
	.EN(full_r_RNIJ6IM_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:628
  SLE \memwaddr_r[1]  (
	.Q(fifo_MEMWADDR[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[1]),
	.EN(full_r_RNIJ6IM_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:628
  SLE \memwaddr_r[0]  (
	.Q(fifo_MEMWADDR[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[0]),
	.EN(full_r_RNIJ6IM_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:644
  SLE \memraddr_r[15]  (
	.Q(fifo_MEMRADDR[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s_Z[15]),
	.EN(fifo_MEMRE_i_0_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:644
  SLE \memraddr_r[14]  (
	.Q(fifo_MEMRADDR[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[14]),
	.EN(fifo_MEMRE_i_0_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:644
  SLE \memraddr_r[13]  (
	.Q(fifo_MEMRADDR[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[13]),
	.EN(fifo_MEMRE_i_0_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:644
  SLE \memraddr_r[12]  (
	.Q(fifo_MEMRADDR[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[12]),
	.EN(fifo_MEMRE_i_0_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:644
  SLE \memraddr_r[11]  (
	.Q(fifo_MEMRADDR[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[11]),
	.EN(fifo_MEMRE_i_0_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:644
  SLE \memraddr_r[10]  (
	.Q(fifo_MEMRADDR[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[10]),
	.EN(fifo_MEMRE_i_0_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:644
  SLE \memraddr_r[9]  (
	.Q(fifo_MEMRADDR[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[9]),
	.EN(fifo_MEMRE_i_0_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:644
  SLE \memraddr_r[8]  (
	.Q(fifo_MEMRADDR[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[8]),
	.EN(fifo_MEMRE_i_0_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:644
  SLE \memraddr_r[7]  (
	.Q(fifo_MEMRADDR[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[7]),
	.EN(fifo_MEMRE_i_0_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:644
  SLE \memraddr_r[6]  (
	.Q(fifo_MEMRADDR[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[6]),
	.EN(fifo_MEMRE_i_0_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:644
  SLE \memraddr_r[5]  (
	.Q(fifo_MEMRADDR[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[5]),
	.EN(fifo_MEMRE_i_0_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:644
  SLE \memraddr_r[4]  (
	.Q(fifo_MEMRADDR[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[4]),
	.EN(fifo_MEMRE_i_0_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:644
  SLE \memraddr_r[3]  (
	.Q(fifo_MEMRADDR[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[3]),
	.EN(fifo_MEMRE_i_0_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:644
  SLE \memraddr_r[2]  (
	.Q(fifo_MEMRADDR[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[2]),
	.EN(fifo_MEMRE_i_0_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:644
  SLE \memraddr_r[1]  (
	.Q(fifo_MEMRADDR[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[1]),
	.EN(fifo_MEMRE_i_0_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:644
  SLE \memraddr_r[0]  (
	.Q(fifo_MEMRADDR[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[0]),
	.EN(fifo_MEMRE_i_0_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:471
  SLE empty_top_fwft_r (
	.Q(empty_top_fwft_r_Z),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Trigger_Top_Part_0_EMPTY),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:328
  SLE \genblk3.empty_r  (
	.Q(EMPTY1),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(emptyi_Z),
	.EN(N_13_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:493
  SLE empty_r_fwft (
	.Q(empty_r_fwft_Z),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(empty_r_fwft_4),
	.EN(empty_r_fwft5_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:587
  SLE \genblk8.full_r  (
	.Q(full_r),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(full_r_RNIJ6IM_Y),
	.EN(un1_sresetn_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:587
  SLE \genblk8.afull_r  (
	.Q(FIFO_Event_A_Full),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_132),
	.EN(un1_afull_r_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:361
  SLE \sc_r[6]  (
	.Q(sc_r_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[6]),
	.EN(N_13_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:361
  SLE \sc_r[5]  (
	.Q(sc_r_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[5]),
	.EN(N_13_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:361
  SLE \sc_r[4]  (
	.Q(sc_r_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[4]),
	.EN(N_13_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:361
  SLE \sc_r[3]  (
	.Q(sc_r_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[3]),
	.EN(N_13_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:361
  SLE \sc_r[2]  (
	.Q(sc_r_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[2]),
	.EN(N_13_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:361
  SLE \sc_r[1]  (
	.Q(sc_r_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[1]),
	.EN(N_13_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:361
  SLE \sc_r[0]  (
	.Q(sc_r_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[0]),
	.EN(N_13_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:392
  SLE \sc_r_fwft[4]  (
	.Q(sc_r_fwft_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[4]),
	.EN(un2_we_i_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:392
  SLE \sc_r_fwft[3]  (
	.Q(sc_r_fwft_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[3]),
	.EN(un2_we_i_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:392
  SLE \sc_r_fwft[2]  (
	.Q(sc_r_fwft_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[2]),
	.EN(un2_we_i_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:392
  SLE \sc_r_fwft[1]  (
	.Q(sc_r_fwft_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[1]),
	.EN(un2_we_i_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:392
  SLE \sc_r_fwft[0]  (
	.Q(sc_r_fwft_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[0]),
	.EN(un2_we_i_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:361
  SLE \sc_r[16]  (
	.Q(sc_r_Z[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[16]),
	.EN(N_13_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:361
  SLE \sc_r[15]  (
	.Q(sc_r_Z[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[15]),
	.EN(N_13_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:361
  SLE \sc_r[14]  (
	.Q(sc_r_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[14]),
	.EN(N_13_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:361
  SLE \sc_r[13]  (
	.Q(sc_r_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[13]),
	.EN(N_13_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:361
  SLE \sc_r[12]  (
	.Q(sc_r_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[12]),
	.EN(N_13_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:361
  SLE \sc_r[11]  (
	.Q(sc_r_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[11]),
	.EN(N_13_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:361
  SLE \sc_r[10]  (
	.Q(sc_r_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[10]),
	.EN(N_13_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:361
  SLE \sc_r[9]  (
	.Q(sc_r_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[9]),
	.EN(N_13_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:361
  SLE \sc_r[8]  (
	.Q(sc_r_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[8]),
	.EN(N_13_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:361
  SLE \sc_r[7]  (
	.Q(sc_r_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[7]),
	.EN(N_13_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:392
  SLE \sc_r_fwft[16]  (
	.Q(N_29),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[16]),
	.EN(un2_we_i_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:392
  SLE \sc_r_fwft[15]  (
	.Q(sc_r_fwft_Z[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[15]),
	.EN(un2_we_i_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:392
  SLE \sc_r_fwft[14]  (
	.Q(sc_r_fwft_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[14]),
	.EN(un2_we_i_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:392
  SLE \sc_r_fwft[13]  (
	.Q(sc_r_fwft_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[13]),
	.EN(un2_we_i_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:392
  SLE \sc_r_fwft[12]  (
	.Q(sc_r_fwft_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[12]),
	.EN(un2_we_i_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:392
  SLE \sc_r_fwft[11]  (
	.Q(sc_r_fwft_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[11]),
	.EN(un2_we_i_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:392
  SLE \sc_r_fwft[10]  (
	.Q(sc_r_fwft_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[10]),
	.EN(un2_we_i_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:392
  SLE \sc_r_fwft[9]  (
	.Q(sc_r_fwft_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[9]),
	.EN(un2_we_i_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:392
  SLE \sc_r_fwft[8]  (
	.Q(sc_r_fwft_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[8]),
	.EN(un2_we_i_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:392
  SLE \sc_r_fwft[7]  (
	.Q(sc_r_fwft_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[7]),
	.EN(un2_we_i_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:392
  SLE \sc_r_fwft[6]  (
	.Q(sc_r_fwft_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[6]),
	.EN(un2_we_i_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:392
  SLE \sc_r_fwft[5]  (
	.Q(sc_r_fwft_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[5]),
	.EN(un2_we_i_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:230
  ARI1 \genblk8.full_r_RNIJ6IM  (
	.FCO(sc_r_fwft_cmb_cry_0_cy),
	.S(full_r_RNIJ6IM_S),
	.Y(full_r_RNIJ6IM_Y),
	.B(ALL_FIFO_Enable),
	.C(full_r),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk8.full_r_RNIJ6IM .INIT=20'h42200;
// @60:230
  ARI1 \sc_r_fwft_RNIEES81[0]  (
	.FCO(sc_r_fwft_cmb_cry_0),
	.S(sc_r_fwft_5[0]),
	.Y(sc_r_fwft_RNIEES81_Y[0]),
	.B(sc_r_fwft_Z[0]),
	.C(GND),
	.D(GND),
	.A(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.FCI(sc_r_fwft_cmb_cry_0_cy)
);
defparam \sc_r_fwft_RNIEES81[0] .INIT=20'h555AA;
// @60:230
  ARI1 \sc_r_fwft_RNIAN6R1[1]  (
	.FCO(sc_r_fwft_cmb_cry_1),
	.S(sc_r_fwft_5[1]),
	.Y(sc_r_fwft_RNIAN6R1_Y[1]),
	.B(sc_r_fwft_Z[1]),
	.C(GND),
	.D(GND),
	.A(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.FCI(sc_r_fwft_cmb_cry_0)
);
defparam \sc_r_fwft_RNIAN6R1[1] .INIT=20'h555AA;
// @60:230
  ARI1 \sc_r_fwft_RNI71HD2[2]  (
	.FCO(sc_r_fwft_cmb_cry_2),
	.S(sc_r_fwft_5[2]),
	.Y(sc_r_fwft_RNI71HD2_Y[2]),
	.B(sc_r_fwft_Z[2]),
	.C(GND),
	.D(GND),
	.A(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.FCI(sc_r_fwft_cmb_cry_1)
);
defparam \sc_r_fwft_RNI71HD2[2] .INIT=20'h555AA;
// @60:230
  ARI1 \sc_r_fwft_RNI5CRV2[3]  (
	.FCO(sc_r_fwft_cmb_cry_3),
	.S(sc_r_fwft_5[3]),
	.Y(sc_r_fwft_RNI5CRV2_Y[3]),
	.B(sc_r_fwft_Z[3]),
	.C(GND),
	.D(GND),
	.A(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.FCI(sc_r_fwft_cmb_cry_2)
);
defparam \sc_r_fwft_RNI5CRV2[3] .INIT=20'h555AA;
// @60:230
  ARI1 \sc_r_fwft_RNI4O5I3[4]  (
	.FCO(sc_r_fwft_cmb_cry_4),
	.S(sc_r_fwft_5[4]),
	.Y(sc_r_fwft_RNI4O5I3_Y[4]),
	.B(sc_r_fwft_Z[4]),
	.C(GND),
	.D(GND),
	.A(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.FCI(sc_r_fwft_cmb_cry_3)
);
defparam \sc_r_fwft_RNI4O5I3[4] .INIT=20'h555AA;
// @60:230
  ARI1 \sc_r_fwft_RNI45G44[5]  (
	.FCO(sc_r_fwft_cmb_cry_5),
	.S(sc_r_fwft_5[5]),
	.Y(sc_r_fwft_RNI45G44_Y[5]),
	.B(sc_r_fwft_Z[5]),
	.C(GND),
	.D(GND),
	.A(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.FCI(sc_r_fwft_cmb_cry_4)
);
defparam \sc_r_fwft_RNI45G44[5] .INIT=20'h555AA;
// @60:230
  ARI1 \sc_r_fwft_RNI5JQM4[6]  (
	.FCO(sc_r_fwft_cmb_cry_6),
	.S(sc_r_fwft_5[6]),
	.Y(sc_r_fwft_RNI5JQM4_Y[6]),
	.B(sc_r_fwft_Z[6]),
	.C(GND),
	.D(GND),
	.A(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.FCI(sc_r_fwft_cmb_cry_5)
);
defparam \sc_r_fwft_RNI5JQM4[6] .INIT=20'h555AA;
// @60:230
  ARI1 \sc_r_fwft_RNI72595[7]  (
	.FCO(sc_r_fwft_cmb_cry_7),
	.S(sc_r_fwft_5[7]),
	.Y(sc_r_fwft_RNI72595_Y[7]),
	.B(sc_r_fwft_Z[7]),
	.C(GND),
	.D(GND),
	.A(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.FCI(sc_r_fwft_cmb_cry_6)
);
defparam \sc_r_fwft_RNI72595[7] .INIT=20'h555AA;
// @60:230
  ARI1 \sc_r_fwft_RNIAIFR5[8]  (
	.FCO(sc_r_fwft_cmb_cry_8),
	.S(sc_r_fwft_5[8]),
	.Y(sc_r_fwft_RNIAIFR5_Y[8]),
	.B(sc_r_fwft_Z[8]),
	.C(GND),
	.D(GND),
	.A(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.FCI(sc_r_fwft_cmb_cry_7)
);
defparam \sc_r_fwft_RNIAIFR5[8] .INIT=20'h555AA;
// @60:230
  ARI1 \sc_r_fwft_RNIE3QD6[9]  (
	.FCO(sc_r_fwft_cmb_cry_9),
	.S(sc_r_fwft_5[9]),
	.Y(sc_r_fwft_RNIE3QD6_Y[9]),
	.B(sc_r_fwft_Z[9]),
	.C(GND),
	.D(GND),
	.A(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.FCI(sc_r_fwft_cmb_cry_8)
);
defparam \sc_r_fwft_RNIE3QD6[9] .INIT=20'h555AA;
// @60:230
  ARI1 \sc_r_fwft_RNIQCQ67[10]  (
	.FCO(sc_r_fwft_cmb_cry_10),
	.S(sc_r_fwft_5[10]),
	.Y(sc_r_fwft_RNIQCQ67_Y[10]),
	.B(sc_r_fwft_Z[10]),
	.C(GND),
	.D(GND),
	.A(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.FCI(sc_r_fwft_cmb_cry_9)
);
defparam \sc_r_fwft_RNIQCQ67[10] .INIT=20'h555AA;
// @60:230
  ARI1 \sc_r_fwft_RNI7NQV7[11]  (
	.FCO(sc_r_fwft_cmb_cry_11),
	.S(sc_r_fwft_5[11]),
	.Y(sc_r_fwft_RNI7NQV7_Y[11]),
	.B(sc_r_fwft_Z[11]),
	.C(GND),
	.D(GND),
	.A(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.FCI(sc_r_fwft_cmb_cry_10)
);
defparam \sc_r_fwft_RNI7NQV7[11] .INIT=20'h555AA;
// @60:230
  ARI1 \sc_r_fwft_RNIL2RO8[12]  (
	.FCO(sc_r_fwft_cmb_cry_12),
	.S(sc_r_fwft_5[12]),
	.Y(sc_r_fwft_RNIL2RO8_Y[12]),
	.B(sc_r_fwft_Z[12]),
	.C(GND),
	.D(GND),
	.A(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.FCI(sc_r_fwft_cmb_cry_11)
);
defparam \sc_r_fwft_RNIL2RO8[12] .INIT=20'h555AA;
// @60:230
  ARI1 \sc_r_fwft_RNI4FRH9[13]  (
	.FCO(sc_r_fwft_cmb_cry_13),
	.S(sc_r_fwft_5[13]),
	.Y(sc_r_fwft_RNI4FRH9_Y[13]),
	.B(sc_r_fwft_Z[13]),
	.C(GND),
	.D(GND),
	.A(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.FCI(sc_r_fwft_cmb_cry_12)
);
defparam \sc_r_fwft_RNI4FRH9[13] .INIT=20'h555AA;
// @60:230
  ARI1 \sc_r_fwft_RNIKSRAA[14]  (
	.FCO(sc_r_fwft_cmb_cry_14),
	.S(sc_r_fwft_5[14]),
	.Y(sc_r_fwft_RNIKSRAA_Y[14]),
	.B(sc_r_fwft_Z[14]),
	.C(GND),
	.D(GND),
	.A(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.FCI(sc_r_fwft_cmb_cry_13)
);
defparam \sc_r_fwft_RNIKSRAA[14] .INIT=20'h555AA;
// @60:230
  ARI1 \sc_r_fwft_RNO[16]  (
	.FCO(sc_r_fwft_RNO_FCO[16]),
	.S(sc_r_fwft_5[16]),
	.Y(sc_r_fwft_RNO_Y[16]),
	.B(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.C(N_29),
	.D(GND),
	.A(VCC),
	.FCI(sc_r_fwft_cmb_cry_15)
);
defparam \sc_r_fwft_RNO[16] .INIT=20'h46600;
// @60:230
  ARI1 \sc_r_fwft_RNI5BS3B[15]  (
	.FCO(sc_r_fwft_cmb_cry_15),
	.S(sc_r_fwft_5[15]),
	.Y(sc_r_fwft_RNI5BS3B_Y[15]),
	.B(sc_r_fwft_Z[15]),
	.C(GND),
	.D(GND),
	.A(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.FCI(sc_r_fwft_cmb_cry_14)
);
defparam \sc_r_fwft_RNI5BS3B[15] .INIT=20'h555AA;
// @60:230
  ARI1 \genblk8.full_r_RNIJ6IM_0  (
	.FCO(sc_r_cmb_cry_0_cy),
	.S(full_r_RNIJ6IM_0_S),
	.Y(full_r_RNIJ6IM_0_Y),
	.B(ALL_FIFO_Enable),
	.C(full_r),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk8.full_r_RNIJ6IM_0 .INIT=20'h42200;
// @60:230
  ARI1 \sc_r_RNI5CV61[0]  (
	.FCO(sc_r_cmb_cry_0),
	.S(sc_r_4[0]),
	.Y(sc_r_RNI5CV61_Y[0]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[0]),
	.FCI(sc_r_cmb_cry_0_cy)
);
defparam \sc_r_RNI5CV61[0] .INIT=20'h5EA15;
// @60:230
  ARI1 \sc_r_RNIOICN1[1]  (
	.FCO(sc_r_cmb_cry_1),
	.S(sc_r_4[1]),
	.Y(sc_r_RNIOICN1_Y[1]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[1]),
	.FCI(sc_r_cmb_cry_0)
);
defparam \sc_r_RNIOICN1[1] .INIT=20'h5EA15;
// @60:230
  ARI1 \sc_r_RNICQP72[2]  (
	.FCO(sc_r_cmb_cry_2),
	.S(sc_r_4[2]),
	.Y(sc_r_RNICQP72_Y[2]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[2]),
	.FCI(sc_r_cmb_cry_1)
);
defparam \sc_r_RNICQP72[2] .INIT=20'h5EA15;
// @60:230
  ARI1 \sc_r_RNI137O2[3]  (
	.FCO(sc_r_cmb_cry_3),
	.S(sc_r_4[3]),
	.Y(sc_r_RNI137O2_Y[3]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[3]),
	.FCI(sc_r_cmb_cry_2)
);
defparam \sc_r_RNI137O2[3] .INIT=20'h5EA15;
// @60:230
  ARI1 \sc_r_RNINCK83[4]  (
	.FCO(sc_r_cmb_cry_4),
	.S(sc_r_4[4]),
	.Y(sc_r_RNINCK83_Y[4]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[4]),
	.FCI(sc_r_cmb_cry_3)
);
defparam \sc_r_RNINCK83[4] .INIT=20'h5EA15;
// @60:230
  ARI1 \sc_r_RNIEN1P3[5]  (
	.FCO(sc_r_cmb_cry_5),
	.S(sc_r_4[5]),
	.Y(sc_r_RNIEN1P3_Y[5]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[5]),
	.FCI(sc_r_cmb_cry_4)
);
defparam \sc_r_RNIEN1P3[5] .INIT=20'h5EA15;
// @60:230
  ARI1 \sc_r_RNI63F94[6]  (
	.FCO(sc_r_cmb_cry_6),
	.S(sc_r_4[6]),
	.Y(sc_r_RNI63F94_Y[6]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[6]),
	.FCI(sc_r_cmb_cry_5)
);
defparam \sc_r_RNI63F94[6] .INIT=20'h5EA15;
// @60:230
  ARI1 \sc_r_RNIVFSP4[7]  (
	.FCO(sc_r_cmb_cry_7),
	.S(sc_r_4[7]),
	.Y(sc_r_RNIVFSP4_Y[7]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[7]),
	.FCI(sc_r_cmb_cry_6)
);
defparam \sc_r_RNIVFSP4[7] .INIT=20'h5EA15;
// @60:230
  ARI1 \sc_r_RNIPT9A5[8]  (
	.FCO(sc_r_cmb_cry_8),
	.S(sc_r_4[8]),
	.Y(sc_r_RNIPT9A5_Y[8]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[8]),
	.FCI(sc_r_cmb_cry_7)
);
defparam \sc_r_RNIPT9A5[8] .INIT=20'h5EA15;
// @60:230
  ARI1 \sc_r_RNIKCNQ5[9]  (
	.FCO(sc_r_cmb_cry_9),
	.S(sc_r_4[9]),
	.Y(sc_r_RNIKCNQ5_Y[9]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[9]),
	.FCI(sc_r_cmb_cry_8)
);
defparam \sc_r_RNIKCNQ5[9] .INIT=20'h5EA15;
// @60:230
  ARI1 \sc_r_RNINT4H6[10]  (
	.FCO(sc_r_cmb_cry_10),
	.S(sc_r_4[10]),
	.Y(sc_r_RNINT4H6_Y[10]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[10]),
	.FCI(sc_r_cmb_cry_9)
);
defparam \sc_r_RNINT4H6[10] .INIT=20'h5EA15;
// @60:230
  ARI1 \sc_r_RNIRFI77[11]  (
	.FCO(sc_r_cmb_cry_11),
	.S(sc_r_4[11]),
	.Y(sc_r_RNIRFI77_Y[11]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[11]),
	.FCI(sc_r_cmb_cry_10)
);
defparam \sc_r_RNIRFI77[11] .INIT=20'h5EA15;
// @60:230
  ARI1 \sc_r_RNI030U7[12]  (
	.FCO(sc_r_cmb_cry_12),
	.S(sc_r_4[12]),
	.Y(sc_r_RNI030U7_Y[12]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[12]),
	.FCI(sc_r_cmb_cry_11)
);
defparam \sc_r_RNI030U7[12] .INIT=20'h5EA15;
// @60:230
  ARI1 \sc_r_RNI6NDK8[13]  (
	.FCO(sc_r_cmb_cry_13),
	.S(sc_r_4[13]),
	.Y(sc_r_RNI6NDK8_Y[13]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[13]),
	.FCI(sc_r_cmb_cry_12)
);
defparam \sc_r_RNI6NDK8[13] .INIT=20'h5EA15;
// @60:230
  ARI1 \sc_r_RNIDCRA9[14]  (
	.FCO(sc_r_cmb_cry_14),
	.S(sc_r_4[14]),
	.Y(sc_r_RNIDCRA9_Y[14]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[14]),
	.FCI(sc_r_cmb_cry_13)
);
defparam \sc_r_RNIDCRA9[14] .INIT=20'h5EA15;
// @60:230
  ARI1 \sc_r_RNO[16]  (
	.FCO(sc_r_RNO_FCO[16]),
	.S(sc_r_4[16]),
	.Y(sc_r_RNO_Y[16]),
	.B(EMPTY1),
	.C(sc_r_Z[16]),
	.D(fifo_valid),
	.A(middle_valid),
	.FCI(sc_r_cmb_cry_15)
);
defparam \sc_r_RNO[16] .INIT=20'h4C999;
// @60:230
  ARI1 \sc_r_RNIL291A[15]  (
	.FCO(sc_r_cmb_cry_15),
	.S(sc_r_4[15]),
	.Y(sc_r_RNIL291A_Y[15]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[15]),
	.FCI(sc_r_cmb_cry_14)
);
defparam \sc_r_RNIL291A[15] .INIT=20'h5EA15;
// @60:644
  ARI1 \memraddr_r_cry_cy[0]  (
	.FCO(memraddr_r_cry_cy),
	.S(memraddr_r_cry_cy_S[0]),
	.Y(memraddr_r_cry_cy_Y[0]),
	.B(memraddr_r_0_sqmuxa_3_0_8_Z),
	.C(memraddr_r_0_sqmuxa_3_0_9_Z),
	.D(memraddr_r_0_sqmuxa_3_0_10_Z),
	.A(memraddr_r_0_sqmuxa_3_0_11_Z),
	.FCI(VCC)
);
defparam \memraddr_r_cry_cy[0] .INIT=20'h47FFF;
// @60:644
  ARI1 \memraddr_r_cry[0]  (
	.FCO(memraddr_r_cry_Z[0]),
	.S(memraddr_r_s[0]),
	.Y(memraddr_r_cry_Y[0]),
	.B(fifo_MEMRADDR[0]),
	.C(memraddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_cy)
);
defparam \memraddr_r_cry[0] .INIT=20'h48800;
// @60:644
  ARI1 \memraddr_r_cry[1]  (
	.FCO(memraddr_r_cry_Z[1]),
	.S(memraddr_r_s[1]),
	.Y(memraddr_r_cry_Y[1]),
	.B(fifo_MEMRADDR[1]),
	.C(memraddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[0])
);
defparam \memraddr_r_cry[1] .INIT=20'h48800;
// @60:644
  ARI1 \memraddr_r_cry[2]  (
	.FCO(memraddr_r_cry_Z[2]),
	.S(memraddr_r_s[2]),
	.Y(memraddr_r_cry_Y[2]),
	.B(fifo_MEMRADDR[2]),
	.C(memraddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[1])
);
defparam \memraddr_r_cry[2] .INIT=20'h48800;
// @60:644
  ARI1 \memraddr_r_cry[3]  (
	.FCO(memraddr_r_cry_Z[3]),
	.S(memraddr_r_s[3]),
	.Y(memraddr_r_cry_Y[3]),
	.B(fifo_MEMRADDR[3]),
	.C(memraddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[2])
);
defparam \memraddr_r_cry[3] .INIT=20'h48800;
// @60:644
  ARI1 \memraddr_r_cry[4]  (
	.FCO(memraddr_r_cry_Z[4]),
	.S(memraddr_r_s[4]),
	.Y(memraddr_r_cry_Y[4]),
	.B(fifo_MEMRADDR[4]),
	.C(memraddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[3])
);
defparam \memraddr_r_cry[4] .INIT=20'h48800;
// @60:644
  ARI1 \memraddr_r_cry[5]  (
	.FCO(memraddr_r_cry_Z[5]),
	.S(memraddr_r_s[5]),
	.Y(memraddr_r_cry_Y[5]),
	.B(fifo_MEMRADDR[5]),
	.C(memraddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[4])
);
defparam \memraddr_r_cry[5] .INIT=20'h48800;
// @60:644
  ARI1 \memraddr_r_cry[6]  (
	.FCO(memraddr_r_cry_Z[6]),
	.S(memraddr_r_s[6]),
	.Y(memraddr_r_cry_Y[6]),
	.B(fifo_MEMRADDR[6]),
	.C(memraddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[5])
);
defparam \memraddr_r_cry[6] .INIT=20'h48800;
// @60:644
  ARI1 \memraddr_r_cry[7]  (
	.FCO(memraddr_r_cry_Z[7]),
	.S(memraddr_r_s[7]),
	.Y(memraddr_r_cry_Y[7]),
	.B(fifo_MEMRADDR[7]),
	.C(memraddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[6])
);
defparam \memraddr_r_cry[7] .INIT=20'h48800;
// @60:644
  ARI1 \memraddr_r_cry[8]  (
	.FCO(memraddr_r_cry_Z[8]),
	.S(memraddr_r_s[8]),
	.Y(memraddr_r_cry_Y[8]),
	.B(fifo_MEMRADDR[8]),
	.C(memraddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[7])
);
defparam \memraddr_r_cry[8] .INIT=20'h48800;
// @60:644
  ARI1 \memraddr_r_cry[9]  (
	.FCO(memraddr_r_cry_Z[9]),
	.S(memraddr_r_s[9]),
	.Y(memraddr_r_cry_Y[9]),
	.B(fifo_MEMRADDR[9]),
	.C(memraddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[8])
);
defparam \memraddr_r_cry[9] .INIT=20'h48800;
// @60:644
  ARI1 \memraddr_r_cry[10]  (
	.FCO(memraddr_r_cry_Z[10]),
	.S(memraddr_r_s[10]),
	.Y(memraddr_r_cry_Y[10]),
	.B(fifo_MEMRADDR[10]),
	.C(memraddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[9])
);
defparam \memraddr_r_cry[10] .INIT=20'h48800;
// @60:644
  ARI1 \memraddr_r_cry[11]  (
	.FCO(memraddr_r_cry_Z[11]),
	.S(memraddr_r_s[11]),
	.Y(memraddr_r_cry_Y[11]),
	.B(fifo_MEMRADDR[11]),
	.C(memraddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[10])
);
defparam \memraddr_r_cry[11] .INIT=20'h48800;
// @60:644
  ARI1 \memraddr_r_cry[12]  (
	.FCO(memraddr_r_cry_Z[12]),
	.S(memraddr_r_s[12]),
	.Y(memraddr_r_cry_Y[12]),
	.B(fifo_MEMRADDR[12]),
	.C(memraddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[11])
);
defparam \memraddr_r_cry[12] .INIT=20'h48800;
// @60:644
  ARI1 \memraddr_r_cry[13]  (
	.FCO(memraddr_r_cry_Z[13]),
	.S(memraddr_r_s[13]),
	.Y(memraddr_r_cry_Y[13]),
	.B(fifo_MEMRADDR[13]),
	.C(memraddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[12])
);
defparam \memraddr_r_cry[13] .INIT=20'h48800;
// @60:644
  ARI1 \memraddr_r_s[15]  (
	.FCO(memraddr_r_s_FCO[15]),
	.S(memraddr_r_s_Z[15]),
	.Y(memraddr_r_s_Y[15]),
	.B(fifo_MEMRADDR[15]),
	.C(memraddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[14])
);
defparam \memraddr_r_s[15] .INIT=20'h48800;
// @60:644
  ARI1 \memraddr_r_cry[14]  (
	.FCO(memraddr_r_cry_Z[14]),
	.S(memraddr_r_s[14]),
	.Y(memraddr_r_cry_Y[14]),
	.B(fifo_MEMRADDR[14]),
	.C(memraddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[13])
);
defparam \memraddr_r_cry[14] .INIT=20'h48800;
// @60:628
  ARI1 \memwaddr_r_cry_cy[0]  (
	.FCO(memwaddr_r_cry_cy),
	.S(memwaddr_r_cry_cy_S[0]),
	.Y(memwaddr_r_cry_cy_Y[0]),
	.B(memwaddr_r_0_sqmuxa_3_0_8_Z),
	.C(memwaddr_r_0_sqmuxa_3_0_9_Z),
	.D(memwaddr_r_0_sqmuxa_3_0_10_Z),
	.A(memwaddr_r_0_sqmuxa_3_0_11_Z),
	.FCI(VCC)
);
defparam \memwaddr_r_cry_cy[0] .INIT=20'h47FFF;
// @60:628
  ARI1 \memwaddr_r_cry[0]  (
	.FCO(memwaddr_r_cry_Z[0]),
	.S(memwaddr_r_s[0]),
	.Y(memwaddr_r_cry_Y[0]),
	.B(fifo_MEMWADDR[0]),
	.C(memwaddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_cy)
);
defparam \memwaddr_r_cry[0] .INIT=20'h48800;
// @60:628
  ARI1 \memwaddr_r_cry[1]  (
	.FCO(memwaddr_r_cry_Z[1]),
	.S(memwaddr_r_s[1]),
	.Y(memwaddr_r_cry_Y[1]),
	.B(fifo_MEMWADDR[1]),
	.C(memwaddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[0])
);
defparam \memwaddr_r_cry[1] .INIT=20'h48800;
// @60:628
  ARI1 \memwaddr_r_cry[2]  (
	.FCO(memwaddr_r_cry_Z[2]),
	.S(memwaddr_r_s[2]),
	.Y(memwaddr_r_cry_Y[2]),
	.B(fifo_MEMWADDR[2]),
	.C(memwaddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[1])
);
defparam \memwaddr_r_cry[2] .INIT=20'h48800;
// @60:628
  ARI1 \memwaddr_r_cry[3]  (
	.FCO(memwaddr_r_cry_Z[3]),
	.S(memwaddr_r_s[3]),
	.Y(memwaddr_r_cry_Y[3]),
	.B(fifo_MEMWADDR[3]),
	.C(memwaddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[2])
);
defparam \memwaddr_r_cry[3] .INIT=20'h48800;
// @60:628
  ARI1 \memwaddr_r_cry[4]  (
	.FCO(memwaddr_r_cry_Z[4]),
	.S(memwaddr_r_s[4]),
	.Y(memwaddr_r_cry_Y[4]),
	.B(fifo_MEMWADDR[4]),
	.C(memwaddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[3])
);
defparam \memwaddr_r_cry[4] .INIT=20'h48800;
// @60:628
  ARI1 \memwaddr_r_cry[5]  (
	.FCO(memwaddr_r_cry_Z[5]),
	.S(memwaddr_r_s[5]),
	.Y(memwaddr_r_cry_Y[5]),
	.B(fifo_MEMWADDR[5]),
	.C(memwaddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[4])
);
defparam \memwaddr_r_cry[5] .INIT=20'h48800;
// @60:628
  ARI1 \memwaddr_r_cry[6]  (
	.FCO(memwaddr_r_cry_Z[6]),
	.S(memwaddr_r_s[6]),
	.Y(memwaddr_r_cry_Y[6]),
	.B(fifo_MEMWADDR[6]),
	.C(memwaddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[5])
);
defparam \memwaddr_r_cry[6] .INIT=20'h48800;
// @60:628
  ARI1 \memwaddr_r_cry[7]  (
	.FCO(memwaddr_r_cry_Z[7]),
	.S(memwaddr_r_s[7]),
	.Y(memwaddr_r_cry_Y[7]),
	.B(fifo_MEMWADDR[7]),
	.C(memwaddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[6])
);
defparam \memwaddr_r_cry[7] .INIT=20'h48800;
// @60:628
  ARI1 \memwaddr_r_cry[8]  (
	.FCO(memwaddr_r_cry_Z[8]),
	.S(memwaddr_r_s[8]),
	.Y(memwaddr_r_cry_Y[8]),
	.B(fifo_MEMWADDR[8]),
	.C(memwaddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[7])
);
defparam \memwaddr_r_cry[8] .INIT=20'h48800;
// @60:628
  ARI1 \memwaddr_r_cry[9]  (
	.FCO(memwaddr_r_cry_Z[9]),
	.S(memwaddr_r_s[9]),
	.Y(memwaddr_r_cry_Y[9]),
	.B(fifo_MEMWADDR[9]),
	.C(memwaddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[8])
);
defparam \memwaddr_r_cry[9] .INIT=20'h48800;
// @60:628
  ARI1 \memwaddr_r_cry[10]  (
	.FCO(memwaddr_r_cry_Z[10]),
	.S(memwaddr_r_s[10]),
	.Y(memwaddr_r_cry_Y[10]),
	.B(fifo_MEMWADDR[10]),
	.C(memwaddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[9])
);
defparam \memwaddr_r_cry[10] .INIT=20'h48800;
// @60:628
  ARI1 \memwaddr_r_cry[11]  (
	.FCO(memwaddr_r_cry_Z[11]),
	.S(memwaddr_r_s[11]),
	.Y(memwaddr_r_cry_Y[11]),
	.B(fifo_MEMWADDR[11]),
	.C(memwaddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[10])
);
defparam \memwaddr_r_cry[11] .INIT=20'h48800;
// @60:628
  ARI1 \memwaddr_r_cry[12]  (
	.FCO(memwaddr_r_cry_Z[12]),
	.S(memwaddr_r_s[12]),
	.Y(memwaddr_r_cry_Y[12]),
	.B(fifo_MEMWADDR[12]),
	.C(memwaddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[11])
);
defparam \memwaddr_r_cry[12] .INIT=20'h48800;
// @60:628
  ARI1 \memwaddr_r_cry[13]  (
	.FCO(memwaddr_r_cry_Z[13]),
	.S(memwaddr_r_s[13]),
	.Y(memwaddr_r_cry_Y[13]),
	.B(fifo_MEMWADDR[13]),
	.C(memwaddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[12])
);
defparam \memwaddr_r_cry[13] .INIT=20'h48800;
// @60:628
  ARI1 \memwaddr_r_s[15]  (
	.FCO(memwaddr_r_s_FCO[15]),
	.S(memwaddr_r_s_Z[15]),
	.Y(memwaddr_r_s_Y[15]),
	.B(fifo_MEMWADDR[15]),
	.C(memwaddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[14])
);
defparam \memwaddr_r_s[15] .INIT=20'h48800;
// @60:628
  ARI1 \memwaddr_r_cry[14]  (
	.FCO(memwaddr_r_cry_Z[14]),
	.S(memwaddr_r_s[14]),
	.Y(memwaddr_r_cry_Y[14]),
	.B(fifo_MEMWADDR[14]),
	.C(memwaddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[13])
);
defparam \memwaddr_r_cry[14] .INIT=20'h48800;
// @60:455
  ARI1 un1_sc_r_fwft_cry_0 (
	.FCO(un1_sc_r_fwft_cry_0_Z),
	.S(un1_sc_r_fwft_cry_0_S),
	.Y(un1_sc_r_fwft_cry_0_Y),
	.B(sc_r_fwft_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam un1_sc_r_fwft_cry_0.INIT=20'h65500;
// @60:455
  ARI1 un1_sc_r_fwft_cry_1 (
	.FCO(un1_sc_r_fwft_cry_1_Z),
	.S(un1_sc_r_fwft_cry_1_S),
	.Y(un1_sc_r_fwft_cry_1_Y),
	.B(sc_r_fwft_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_0_Z)
);
defparam un1_sc_r_fwft_cry_1.INIT=20'h65500;
// @60:455
  ARI1 un1_sc_r_fwft_cry_2 (
	.FCO(un1_sc_r_fwft_cry_2_Z),
	.S(un1_sc_r_fwft_cry_2_S),
	.Y(un1_sc_r_fwft_cry_2_Y),
	.B(sc_r_fwft_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_1_Z)
);
defparam un1_sc_r_fwft_cry_2.INIT=20'h65500;
// @60:455
  ARI1 un1_sc_r_fwft_cry_3 (
	.FCO(un1_sc_r_fwft_cry_3_Z),
	.S(un1_sc_r_fwft_cry_3_S),
	.Y(un1_sc_r_fwft_cry_3_Y),
	.B(sc_r_fwft_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_2_Z)
);
defparam un1_sc_r_fwft_cry_3.INIT=20'h65500;
// @60:455
  ARI1 un1_sc_r_fwft_cry_4 (
	.FCO(un1_sc_r_fwft_cry_4_Z),
	.S(un1_sc_r_fwft_cry_4_S),
	.Y(un1_sc_r_fwft_cry_4_Y),
	.B(sc_r_fwft_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_3_Z)
);
defparam un1_sc_r_fwft_cry_4.INIT=20'h65500;
// @60:455
  ARI1 un1_sc_r_fwft_cry_5 (
	.FCO(un1_sc_r_fwft_cry_5_Z),
	.S(un1_sc_r_fwft_cry_5_S),
	.Y(un1_sc_r_fwft_cry_5_Y),
	.B(sc_r_fwft_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_4_Z)
);
defparam un1_sc_r_fwft_cry_5.INIT=20'h65500;
// @60:455
  ARI1 un1_sc_r_fwft_cry_6 (
	.FCO(un1_sc_r_fwft_cry_6_Z),
	.S(un1_sc_r_fwft_cry_6_S),
	.Y(un1_sc_r_fwft_cry_6_Y),
	.B(sc_r_fwft_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_5_Z)
);
defparam un1_sc_r_fwft_cry_6.INIT=20'h65500;
// @60:455
  ARI1 un1_sc_r_fwft_cry_7 (
	.FCO(un1_sc_r_fwft_cry_7_Z),
	.S(un1_sc_r_fwft_cry_7_S),
	.Y(un1_sc_r_fwft_cry_7_Y),
	.B(sc_r_fwft_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_6_Z)
);
defparam un1_sc_r_fwft_cry_7.INIT=20'h65500;
// @60:455
  ARI1 un1_sc_r_fwft_cry_8 (
	.FCO(un1_sc_r_fwft_cry_8_Z),
	.S(un1_sc_r_fwft_cry_8_S),
	.Y(un1_sc_r_fwft_cry_8_Y),
	.B(sc_r_fwft_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_7_Z)
);
defparam un1_sc_r_fwft_cry_8.INIT=20'h65500;
// @60:455
  ARI1 un1_sc_r_fwft_cry_9 (
	.FCO(un1_sc_r_fwft_cry_9_Z),
	.S(un1_sc_r_fwft_cry_9_S),
	.Y(un1_sc_r_fwft_cry_9_Y),
	.B(sc_r_fwft_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_8_Z)
);
defparam un1_sc_r_fwft_cry_9.INIT=20'h65500;
// @60:455
  ARI1 un1_sc_r_fwft_cry_10 (
	.FCO(un1_sc_r_fwft_cry_10_Z),
	.S(un1_sc_r_fwft_cry_10_S),
	.Y(un1_sc_r_fwft_cry_10_Y),
	.B(sc_r_fwft_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_9_Z)
);
defparam un1_sc_r_fwft_cry_10.INIT=20'h65500;
// @60:455
  ARI1 un1_sc_r_fwft_cry_11 (
	.FCO(un1_sc_r_fwft_cry_11_Z),
	.S(un1_sc_r_fwft_cry_11_S),
	.Y(un1_sc_r_fwft_cry_11_Y),
	.B(sc_r_fwft_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_10_Z)
);
defparam un1_sc_r_fwft_cry_11.INIT=20'h65500;
// @60:455
  ARI1 un1_sc_r_fwft_cry_12 (
	.FCO(un1_sc_r_fwft_cry_12_Z),
	.S(un1_sc_r_fwft_cry_12_S),
	.Y(un1_sc_r_fwft_cry_12_Y),
	.B(sc_r_fwft_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_11_Z)
);
defparam un1_sc_r_fwft_cry_12.INIT=20'h65500;
// @60:455
  ARI1 un1_sc_r_fwft_cry_13 (
	.FCO(un1_sc_r_fwft_cry_13_Z),
	.S(un1_sc_r_fwft_cry_13_S),
	.Y(un1_sc_r_fwft_cry_13_Y),
	.B(sc_r_fwft_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_12_Z)
);
defparam un1_sc_r_fwft_cry_13.INIT=20'h65500;
// @60:455
  ARI1 un1_sc_r_fwft_cry_14 (
	.FCO(un1_sc_r_fwft_cry_14_Z),
	.S(un1_sc_r_fwft_cry_14_S),
	.Y(un1_sc_r_fwft_cry_14_Y),
	.B(sc_r_fwft_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_13_Z)
);
defparam un1_sc_r_fwft_cry_14.INIT=20'h65500;
// @60:455
  ARI1 un1_sc_r_fwft_cry_15 (
	.FCO(un1_sc_r_fwft_cry_15_Z),
	.S(un1_sc_r_fwft_cry_15_S),
	.Y(un1_sc_r_fwft_cry_15_Y),
	.B(sc_r_fwft_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_14_Z)
);
defparam un1_sc_r_fwft_cry_15.INIT=20'h65500;
// @60:455
  ARI1 un1_sc_r_fwft_cry_16 (
	.FCO(un1_sc_r_fwft_cry_16_Z),
	.S(un1_sc_r_fwft_cry_16_S),
	.Y(un1_sc_r_fwft_cry_16_Y),
	.B(N_29),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_15_Z)
);
defparam un1_sc_r_fwft_cry_16.INIT=20'h65500;
// @60:589
  CFG2 un1_sresetn_4_0_o3_6 (
	.A(sc_r_fwft_Z[2]),
	.B(sc_r_fwft_Z[4]),
	.Y(un1_sresetn_4_0_o3_6_Z)
);
defparam un1_sresetn_4_0_o3_6.INIT=4'h7;
// @60:326
  CFG2 emptyi_6 (
	.A(sc_r_Z[4]),
	.B(sc_r_Z[5]),
	.Y(emptyi_6_Z)
);
defparam emptyi_6.INIT=4'h1;
// @60:326
  CFG2 emptyi_0 (
	.A(sc_r_Z[0]),
	.B(sc_r_Z[16]),
	.Y(emptyi_0_Z)
);
defparam emptyi_0.INIT=4'h2;
// @60:461
  CFG2 \genblk6.un7_almostfulli_assert  (
	.A(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.B(empty_r_fwft_Z),
	.Y(un7_almostfulli_assert)
);
defparam \genblk6.un7_almostfulli_assert .INIT=4'h2;
// @46:465
  CFG4 memraddr_r_0_sqmuxa_3_0_11 (
	.A(fifo_MEMRADDR[13]),
	.B(fifo_MEMRADDR[12]),
	.C(fifo_MEMRADDR[11]),
	.D(fifo_MEMRADDR[10]),
	.Y(memraddr_r_0_sqmuxa_3_0_11_Z)
);
defparam memraddr_r_0_sqmuxa_3_0_11.INIT=16'h8000;
// @46:465
  CFG4 memraddr_r_0_sqmuxa_3_0_10 (
	.A(fifo_MEMRADDR[9]),
	.B(fifo_MEMRADDR[8]),
	.C(fifo_MEMRADDR[7]),
	.D(fifo_MEMRADDR[6]),
	.Y(memraddr_r_0_sqmuxa_3_0_10_Z)
);
defparam memraddr_r_0_sqmuxa_3_0_10.INIT=16'h8000;
// @46:465
  CFG4 memraddr_r_0_sqmuxa_3_0_9 (
	.A(fifo_MEMRADDR[5]),
	.B(fifo_MEMRADDR[4]),
	.C(fifo_MEMRADDR[3]),
	.D(fifo_MEMRADDR[2]),
	.Y(memraddr_r_0_sqmuxa_3_0_9_Z)
);
defparam memraddr_r_0_sqmuxa_3_0_9.INIT=16'h8000;
// @46:465
  CFG4 memraddr_r_0_sqmuxa_3_0_8 (
	.A(fifo_MEMRADDR[15]),
	.B(fifo_MEMRADDR[14]),
	.C(fifo_MEMRADDR[1]),
	.D(fifo_MEMRADDR[0]),
	.Y(memraddr_r_0_sqmuxa_3_0_8_Z)
);
defparam memraddr_r_0_sqmuxa_3_0_8.INIT=16'h8000;
// @46:465
  CFG4 memwaddr_r_0_sqmuxa_3_0_11 (
	.A(fifo_MEMWADDR[3]),
	.B(fifo_MEMWADDR[2]),
	.C(fifo_MEMWADDR[1]),
	.D(fifo_MEMWADDR[0]),
	.Y(memwaddr_r_0_sqmuxa_3_0_11_Z)
);
defparam memwaddr_r_0_sqmuxa_3_0_11.INIT=16'h8000;
// @46:465
  CFG4 memwaddr_r_0_sqmuxa_3_0_10 (
	.A(fifo_MEMWADDR[7]),
	.B(fifo_MEMWADDR[6]),
	.C(fifo_MEMWADDR[5]),
	.D(fifo_MEMWADDR[4]),
	.Y(memwaddr_r_0_sqmuxa_3_0_10_Z)
);
defparam memwaddr_r_0_sqmuxa_3_0_10.INIT=16'h8000;
// @46:465
  CFG4 memwaddr_r_0_sqmuxa_3_0_9 (
	.A(fifo_MEMWADDR[11]),
	.B(fifo_MEMWADDR[10]),
	.C(fifo_MEMWADDR[9]),
	.D(fifo_MEMWADDR[8]),
	.Y(memwaddr_r_0_sqmuxa_3_0_9_Z)
);
defparam memwaddr_r_0_sqmuxa_3_0_9.INIT=16'h8000;
// @46:465
  CFG4 memwaddr_r_0_sqmuxa_3_0_8 (
	.A(fifo_MEMWADDR[15]),
	.B(fifo_MEMWADDR[14]),
	.C(fifo_MEMWADDR[13]),
	.D(fifo_MEMWADDR[12]),
	.Y(memwaddr_r_0_sqmuxa_3_0_8_Z)
);
defparam memwaddr_r_0_sqmuxa_3_0_8.INIT=16'h8000;
// @60:589
  CFG4 un1_sresetn_4_0_o3_9 (
	.A(sc_r_fwft_Z[15]),
	.B(sc_r_fwft_Z[14]),
	.C(sc_r_fwft_Z[13]),
	.D(sc_r_fwft_Z[11]),
	.Y(un1_sresetn_4_0_o3_9_Z)
);
defparam un1_sresetn_4_0_o3_9.INIT=16'h7FFF;
// @60:589
  CFG4 un1_sresetn_4_0_o3_8 (
	.A(sc_r_fwft_Z[8]),
	.B(sc_r_fwft_Z[6]),
	.C(sc_r_fwft_Z[5]),
	.D(sc_r_fwft_Z[3]),
	.Y(un1_sresetn_4_0_o3_8_Z)
);
defparam un1_sresetn_4_0_o3_8.INIT=16'h7FFF;
// @60:589
  CFG4 un1_sresetn_4_0_o3_7 (
	.A(sc_r_fwft_Z[12]),
	.B(sc_r_fwft_Z[10]),
	.C(sc_r_fwft_Z[9]),
	.D(sc_r_fwft_Z[7]),
	.Y(un1_sresetn_4_0_o3_7_Z)
);
defparam un1_sresetn_4_0_o3_7.INIT=16'h7FFF;
// @60:326
  CFG4 emptyi_10 (
	.A(sc_r_Z[11]),
	.B(sc_r_Z[10]),
	.C(sc_r_Z[9]),
	.D(sc_r_Z[8]),
	.Y(emptyi_10_Z)
);
defparam emptyi_10.INIT=16'h0001;
// @60:326
  CFG4 emptyi_9 (
	.A(sc_r_Z[15]),
	.B(sc_r_Z[14]),
	.C(sc_r_Z[13]),
	.D(sc_r_Z[12]),
	.Y(emptyi_9_Z)
);
defparam emptyi_9.INIT=16'h0001;
// @60:587
  CFG2 \genblk8.afull_r_RNO  (
	.A(full_r_RNIJ6IM_Y),
	.B(N_29),
	.Y(N_132)
);
defparam \genblk8.afull_r_RNO .INIT=4'hE;
// @60:398
  CFG3 un2_we_i_1 (
	.A(full_r_RNIJ6IM_Y),
	.B(Trigger_Top_Part_0_EMPTY),
	.C(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.Y(un2_we_i_1_Z)
);
defparam un2_we_i_1.INIT=8'h9A;
// @60:326
  CFG4 emptyi_14 (
	.A(emptyi_6_Z),
	.B(full_r_RNIJ6IM_Y),
	.C(sc_r_Z[7]),
	.D(sc_r_Z[6]),
	.Y(emptyi_14_Z)
);
defparam emptyi_14.INIT=16'h0002;
// @60:326
  CFG4 emptyi_12 (
	.A(sc_r_Z[3]),
	.B(sc_r_Z[2]),
	.C(sc_r_Z[1]),
	.D(emptyi_0_Z),
	.Y(emptyi_12_Z)
);
defparam emptyi_12.INIT=16'h0100;
// @60:507
  CFG4 empty_r_fwft5 (
	.A(empty_top_fwft_r_Z),
	.B(Trigger_Top_Part_0_EMPTY),
	.C(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.D(full_r_RNIJ6IM_Y),
	.Y(empty_r_fwft5_Z)
);
defparam empty_r_fwft5.INIT=16'h8F70;
// @60:589
  CFG4 un1_sresetn_4_0_o3 (
	.A(un1_sresetn_4_0_o3_8_Z),
	.B(un1_sresetn_4_0_o3_7_Z),
	.C(un1_sresetn_4_0_o3_6_Z),
	.D(un1_sresetn_4_0_o3_9_Z),
	.Y(N_24)
);
defparam un1_sresetn_4_0_o3.INIT=16'hFFFE;
// @60:328
  CFG4 \genblk3.empty_r_RNIGB941  (
	.A(EMPTY1),
	.B(fifo_valid),
	.C(middle_valid),
	.D(full_r_RNIJ6IM_Y),
	.Y(N_13_i_i)
);
defparam \genblk3.empty_r_RNIGB941 .INIT=16'hEA15;
// @60:326
  CFG4 emptyi (
	.A(emptyi_9_Z),
	.B(emptyi_10_Z),
	.C(emptyi_14_Z),
	.D(emptyi_12_Z),
	.Y(emptyi_Z)
);
defparam emptyi.INIT=16'h8000;
// @60:589
  CFG3 un1_sresetn_4_0_o2 (
	.A(sc_r_fwft_Z[0]),
	.B(N_24),
	.C(sc_r_fwft_Z[1]),
	.Y(N_26)
);
defparam un1_sresetn_4_0_o2.INIT=8'hDF;
// @60:589
  CFG3 un1_afull_r_1_sqmuxa_0_o2 (
	.A(sc_r_fwft_Z[0]),
	.B(N_24),
	.C(sc_r_fwft_Z[1]),
	.Y(N_27)
);
defparam un1_afull_r_1_sqmuxa_0_o2.INIT=8'hCD;
// @60:589
  CFG4 un1_afull_r_1_sqmuxa_0_1 (
	.A(N_27),
	.B(N_29),
	.C(full_r_RNIJ6IM_Y),
	.D(un7_almostfulli_assert),
	.Y(un1_afull_r_1_sqmuxa_0_1_Z)
);
defparam un1_afull_r_1_sqmuxa_0_1.INIT=16'hFC2F;
// @60:587
  CFG4 \genblk8.full_r_RNO  (
	.A(N_26),
	.B(N_29),
	.C(full_r_RNIJ6IM_Y),
	.D(un7_almostfulli_assert),
	.Y(un1_sresetn_4_i)
);
defparam \genblk8.full_r_RNO .INIT=16'h0FD0;
// @60:587
  CFG3 \genblk8.afull_r_RNO_0  (
	.A(un1_afull_r_1_sqmuxa_0_1_Z),
	.B(N_26),
	.C(un7_almostfulli_assert),
	.Y(un1_afull_r_1_sqmuxa_i)
);
defparam \genblk8.afull_r_RNO_0 .INIT=8'h45;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z9_layer0 */

module COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z10_layer0 (
  int_MEMRD_fwft_1,
  fwft_Q,
  FIFOs_Reader_0_Event_FIFO_R_Enable,
  EMPTY1,
  middle_valid_1z,
  Trigger_Top_Part_0_EMPTY,
  fifo_MEMRE_i_0_i,
  Clock,
  dff_arst,
  fifo_valid_1z
)
;
input [1:0] int_MEMRD_fwft_1 ;
output [1:0] fwft_Q ;
input FIFOs_Reader_0_Event_FIFO_R_Enable ;
input EMPTY1 ;
output middle_valid_1z ;
output Trigger_Top_Part_0_EMPTY ;
output fifo_MEMRE_i_0_i ;
input Clock ;
input dff_arst ;
output fifo_valid_1z ;
wire FIFOs_Reader_0_Event_FIFO_R_Enable ;
wire EMPTY1 ;
wire middle_valid_1z ;
wire Trigger_Top_Part_0_EMPTY ;
wire fifo_MEMRE_i_0_i ;
wire Clock ;
wire dff_arst ;
wire fifo_valid_1z ;
wire [1:0] middle_dout_Z;
wire update_dout_Z ;
wire update_dout_i_0 ;
wire VCC ;
wire un4_fifo_rd_en_Z ;
wire GND ;
wire un4_update_dout_Z ;
wire dout_valid_Z ;
wire update_middle_Z ;
wire un4_update_dout_1_Z ;
wire N_71 ;
wire N_80 ;
wire N_3 ;
wire N_2 ;
  CFG1 empty_RNO (
	.A(update_dout_Z),
	.Y(update_dout_i_0)
);
defparam empty_RNO.INIT=2'h1;
// @59:280
  SLE fifo_valid (
	.Q(fifo_valid_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fifo_MEMRE_i_0_i),
	.EN(un4_fifo_rd_en_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @59:206
  SLE empty (
	.Q(Trigger_Top_Part_0_EMPTY),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(update_dout_i_0),
	.EN(un4_update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @59:280
  SLE dout_valid (
	.Q(dout_valid_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(update_dout_Z),
	.EN(un4_update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @59:280
  SLE middle_valid (
	.Q(middle_valid_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(update_middle_Z),
	.EN(un4_update_dout_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @59:280
  SLE \dout[1]  (
	.Q(fwft_Q[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_71),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @59:280
  SLE \dout[0]  (
	.Q(fwft_Q[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_80),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @59:280
  SLE \middle_dout[1]  (
	.Q(middle_dout_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[1]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @59:280
  SLE \middle_dout[0]  (
	.Q(middle_dout_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[0]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @59:88
  CFG4 un4_fifo_rd_en (
	.A(EMPTY1),
	.B(fifo_valid_1z),
	.C(update_dout_Z),
	.D(update_middle_Z),
	.Y(un4_fifo_rd_en_Z)
);
defparam un4_fifo_rd_en.INIT=16'hFFF1;
// @59:120
  CFG2 un4_update_dout (
	.A(update_dout_Z),
	.B(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.Y(un4_update_dout_Z)
);
defparam un4_update_dout.INIT=4'hE;
// @59:187
  CFG3 update_middle (
	.A(fifo_valid_1z),
	.B(middle_valid_1z),
	.C(update_dout_Z),
	.Y(update_middle_Z)
);
defparam update_middle.INIT=8'h82;
// @59:188
  CFG4 update_dout (
	.A(middle_valid_1z),
	.B(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.C(dout_valid_Z),
	.D(fifo_valid_1z),
	.Y(update_dout_Z)
);
defparam update_dout.INIT=16'hCF8A;
// @60:644
  CFG3 fifo_valid_RNIT4ND (
	.A(EMPTY1),
	.B(fifo_valid_1z),
	.C(middle_valid_1z),
	.Y(fifo_MEMRE_i_0_i)
);
defparam fifo_valid_RNIT4ND.INIT=8'h15;
// @59:120
  CFG2 un4_update_dout_1 (
	.A(update_middle_Z),
	.B(update_dout_Z),
	.Y(un4_update_dout_1_Z)
);
defparam un4_update_dout_1.INIT=4'hE;
// @59:280
  CFG3 dout_4_iv_23_i_m2 (
	.A(middle_dout_Z[0]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[0]),
	.Y(N_80)
);
defparam dout_4_iv_23_i_m2.INIT=8'hB8;
// @59:280
  CFG3 dout_4_iv_0_13_i_m2 (
	.A(middle_dout_Z[1]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[1]),
	.Y(N_71)
);
defparam dout_4_iv_0_13_i_m2.INIT=8'hB8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z10_layer0 */

module COREFIFO_C5_COREFIFO_C5_0_LSRAM_top (
  RDATA_int,
  Trigger_Main_0_FIFO_Event_Data,
  fifo_MEMWADDR,
  fifo_MEMRADDR,
  full_r_RNIJ6IM_Y,
  Clock,
  fifo_MEMRE_i_0_i
)
;
output [1:0] RDATA_int ;
input [1:0] Trigger_Main_0_FIFO_Event_Data ;
input [15:0] fifo_MEMWADDR ;
input [15:0] fifo_MEMRADDR ;
input full_r_RNIJ6IM_Y ;
input Clock ;
input fifo_MEMRE_i_0_i ;
wire full_r_RNIJ6IM_Y ;
wire Clock ;
wire fifo_MEMRE_i_0_i ;
wire [19:1] COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1_A_DOUT;
wire [19:0] COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1_B_DOUT;
wire [19:1] COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1_A_DOUT;
wire [19:0] COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1_B_DOUT;
wire [19:1] COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1_A_DOUT;
wire [19:0] COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1_B_DOUT;
wire [19:1] COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0_A_DOUT;
wire [19:0] COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0_B_DOUT;
wire [19:1] COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0_A_DOUT;
wire [19:0] COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0_B_DOUT;
wire [19:1] COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1_A_DOUT;
wire [19:0] COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1_B_DOUT;
wire [19:1] COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0_A_DOUT;
wire [19:0] COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0_B_DOUT;
wire [19:1] COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0_A_DOUT;
wire [19:0] COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0_B_DOUT;
wire N_65 ;
wire N_64 ;
wire N_63 ;
wire N_62 ;
wire N_61 ;
wire N_60 ;
wire N_59 ;
wire N_58 ;
wire N_57 ;
wire N_56 ;
wire N_55 ;
wire N_54 ;
wire N_53 ;
wire N_52 ;
wire N_51 ;
wire N_50 ;
wire N_49 ;
wire N_48 ;
wire N_47 ;
wire N_46 ;
wire N_45 ;
wire N_44 ;
wire N_43 ;
wire N_42 ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire Z_BLKY1_0_ ;
wire GND ;
wire Z_R_DATA_TEMPR1_1_ ;
wire VCC ;
wire Z_BLKX1_0_ ;
wire COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1_SB_CORRECT ;
wire COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1_DB_DETECT ;
wire Z_ACCESS_BUSY_1__1_ ;
wire Z_BLKY0_0_ ;
wire Z_R_DATA_TEMPR3_1_ ;
wire COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1_SB_CORRECT ;
wire COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1_DB_DETECT ;
wire Z_ACCESS_BUSY_3__1_ ;
wire Z_R_DATA_TEMPR0_1_ ;
wire Z_BLKX0_0_ ;
wire COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1_SB_CORRECT ;
wire COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1_DB_DETECT ;
wire Z_ACCESS_BUSY_0__1_ ;
wire Z_R_DATA_TEMPR3_0_ ;
wire COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0_SB_CORRECT ;
wire COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0_DB_DETECT ;
wire Z_ACCESS_BUSY_3__0_ ;
wire Z_R_DATA_TEMPR0_0_ ;
wire COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0_SB_CORRECT ;
wire COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0_DB_DETECT ;
wire Z_ACCESS_BUSY_0__0_ ;
wire Z_R_DATA_TEMPR2_1_ ;
wire COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1_SB_CORRECT ;
wire COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1_DB_DETECT ;
wire Z_ACCESS_BUSY_2__1_ ;
wire Z_R_DATA_TEMPR1_0_ ;
wire Z_R_DATA_TEMPR2_0_ ;
wire COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0_SB_CORRECT ;
wire COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0_DB_DETECT ;
wire Z_ACCESS_BUSY_1__0_ ;
wire COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0_SB_CORRECT ;
wire COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0_DB_DETECT ;
wire Z_ACCESS_BUSY_2__0_ ;
// @61:1985
  RAM1K20 COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({fifo_MEMRE_i_0_i, Z_BLKY1_0_, fifo_MEMRADDR[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1_A_DOUT[19:1], Z_R_DATA_TEMPR1_1_}),
	.A_WEN({GND, GND}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNIJ6IM_Y, Z_BLKX1_0_, fifo_MEMWADDR[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Main_0_FIFO_Event_Data[1]}),
	.B_DOUT(COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1_B_DOUT[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1_SB_CORRECT),
	.DB_DETECT(COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__1_)
);
defparam COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1.RAMINDEX="core%65536-65536%18-18%SPEED%1%1%TWO-PORT%ECC_EN-0";
// @61:1905
  INV \INVBLKY1[0]  (
	.Y(Z_BLKY1_0_),
	.A(fifo_MEMRADDR[15])
);
// @61:1739
  INV \INVBLKY0[0]  (
	.Y(Z_BLKY0_0_),
	.A(fifo_MEMRADDR[14])
);
// @61:1714
  RAM1K20 COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({fifo_MEMRE_i_0_i, fifo_MEMRADDR[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1_A_DOUT[19:1], Z_R_DATA_TEMPR3_1_}),
	.A_WEN({GND, GND}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNIJ6IM_Y, fifo_MEMWADDR[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Main_0_FIFO_Event_Data[1]}),
	.B_DOUT(COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1_B_DOUT[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1_SB_CORRECT),
	.DB_DETECT(COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__1_)
);
defparam COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1.RAMINDEX="core%65536-65536%18-18%SPEED%3%1%TWO-PORT%ECC_EN-0";
// @61:1584
  RAM1K20 COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({fifo_MEMRE_i_0_i, Z_BLKY1_0_, Z_BLKY0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1_A_DOUT[19:1], Z_R_DATA_TEMPR0_1_}),
	.A_WEN({GND, GND}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNIJ6IM_Y, Z_BLKX1_0_, Z_BLKX0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Main_0_FIFO_Event_Data[1]}),
	.B_DOUT(COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1_B_DOUT[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1_SB_CORRECT),
	.DB_DETECT(COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__1_)
);
defparam COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1.RAMINDEX="core%65536-65536%18-18%SPEED%0%1%TWO-PORT%ECC_EN-0";
// @61:1425
  RAM1K20 COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({fifo_MEMRE_i_0_i, fifo_MEMRADDR[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0_A_DOUT[19:1], Z_R_DATA_TEMPR3_0_}),
	.A_WEN({GND, GND}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNIJ6IM_Y, fifo_MEMWADDR[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Main_0_FIFO_Event_Data[0]}),
	.B_DOUT(COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0_B_DOUT[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0_SB_CORRECT),
	.DB_DETECT(COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__0_)
);
defparam COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0.RAMINDEX="core%65536-65536%18-18%SPEED%3%0%TWO-PORT%ECC_EN-0";
// @61:847
  RAM1K20 COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({fifo_MEMRE_i_0_i, Z_BLKY1_0_, Z_BLKY0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0_A_DOUT[19:1], Z_R_DATA_TEMPR0_0_}),
	.A_WEN({GND, GND}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNIJ6IM_Y, Z_BLKX1_0_, Z_BLKX0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Main_0_FIFO_Event_Data[0]}),
	.B_DOUT(COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0_B_DOUT[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0_SB_CORRECT),
	.DB_DETECT(COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__0_)
);
defparam COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0.RAMINDEX="core%65536-65536%18-18%SPEED%0%0%TWO-PORT%ECC_EN-0";
// @61:633
  RAM1K20 COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({fifo_MEMRE_i_0_i, fifo_MEMRADDR[15], Z_BLKY0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1_A_DOUT[19:1], Z_R_DATA_TEMPR2_1_}),
	.A_WEN({GND, GND}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNIJ6IM_Y, fifo_MEMWADDR[15], Z_BLKX0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Main_0_FIFO_Event_Data[1]}),
	.B_DOUT(COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1_B_DOUT[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1_SB_CORRECT),
	.DB_DETECT(COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__1_)
);
defparam COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1.RAMINDEX="core%65536-65536%18-18%SPEED%2%1%TWO-PORT%ECC_EN-0";
// @61:626
  OR4 \OR4_R_DATA[0]  (
	.Y(RDATA_int[0]),
	.A(Z_R_DATA_TEMPR0_0_),
	.B(Z_R_DATA_TEMPR1_0_),
	.C(Z_R_DATA_TEMPR2_0_),
	.D(Z_R_DATA_TEMPR3_0_)
);
// @61:601
  RAM1K20 COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({fifo_MEMRE_i_0_i, Z_BLKY1_0_, fifo_MEMRADDR[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0_A_DOUT[19:1], Z_R_DATA_TEMPR1_0_}),
	.A_WEN({GND, GND}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNIJ6IM_Y, Z_BLKX1_0_, fifo_MEMWADDR[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Main_0_FIFO_Event_Data[0]}),
	.B_DOUT(COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0_B_DOUT[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0_SB_CORRECT),
	.DB_DETECT(COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__0_)
);
defparam COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0.RAMINDEX="core%65536-65536%18-18%SPEED%1%0%TWO-PORT%ECC_EN-0";
// @61:357
  OR4 \OR4_R_DATA[1]  (
	.Y(RDATA_int[1]),
	.A(Z_R_DATA_TEMPR0_1_),
	.B(Z_R_DATA_TEMPR1_1_),
	.C(Z_R_DATA_TEMPR2_1_),
	.D(Z_R_DATA_TEMPR3_1_)
);
// @61:301
  INV \INVBLKX1[0]  (
	.Y(Z_BLKX1_0_),
	.A(fifo_MEMWADDR[15])
);
// @61:135
  INV \INVBLKX0[0]  (
	.Y(Z_BLKX0_0_),
	.A(fifo_MEMWADDR[14])
);
// @61:111
  RAM1K20 COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({fifo_MEMRE_i_0_i, fifo_MEMRADDR[15], Z_BLKY0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0_A_DOUT[19:1], Z_R_DATA_TEMPR2_0_}),
	.A_WEN({GND, GND}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNIJ6IM_Y, fifo_MEMWADDR[15], Z_BLKX0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Main_0_FIFO_Event_Data[0]}),
	.B_DOUT(COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0_B_DOUT[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0_SB_CORRECT),
	.DB_DETECT(COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__0_)
);
defparam COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0.RAMINDEX="core%65536-65536%18-18%SPEED%2%0%TWO-PORT%ECC_EN-0";
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C5_COREFIFO_C5_0_LSRAM_top */

module COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_16_16_1s_1s_2s_0s_0s (
  fifo_MEMRADDR,
  fifo_MEMWADDR,
  Trigger_Main_0_FIFO_Event_Data,
  RDATA_int,
  fifo_MEMRE_i_0_i,
  Clock,
  full_r_RNIJ6IM_Y
)
;
input [15:0] fifo_MEMRADDR ;
input [15:0] fifo_MEMWADDR ;
input [1:0] Trigger_Main_0_FIFO_Event_Data ;
output [1:0] RDATA_int ;
input fifo_MEMRE_i_0_i ;
input Clock ;
input full_r_RNIJ6IM_Y ;
wire fifo_MEMRE_i_0_i ;
wire Clock ;
wire full_r_RNIJ6IM_Y ;
wire GND ;
wire VCC ;
// @62:53
  COREFIFO_C5_COREFIFO_C5_0_LSRAM_top L3_syncnonpipe (
	.RDATA_int(RDATA_int[1:0]),
	.Trigger_Main_0_FIFO_Event_Data(Trigger_Main_0_FIFO_Event_Data[1:0]),
	.fifo_MEMWADDR(fifo_MEMWADDR[15:0]),
	.fifo_MEMRADDR(fifo_MEMRADDR[15:0]),
	.full_r_RNIJ6IM_Y(full_r_RNIJ6IM_Y),
	.Clock(Clock),
	.fifo_MEMRE_i_0_i(fifo_MEMRE_i_0_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_16_16_1s_1s_2s_0s_0s */

module COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z8_layer0 (
  Trigger_Main_0_FIFO_Event_Data,
  fwft_Q,
  Trigger_Top_Part_0_Q_0,
  Trigger_Top_Part_0_EMPTY,
  FIFO_Event_A_Full,
  ALL_FIFO_Enable,
  FIFOs_Reader_0_Event_FIFO_R_Enable,
  Clock,
  dff_arst
)
;
input [1:0] Trigger_Main_0_FIFO_Event_Data ;
output [1:0] fwft_Q ;
output Trigger_Top_Part_0_Q_0 ;
output Trigger_Top_Part_0_EMPTY ;
output FIFO_Event_A_Full ;
input ALL_FIFO_Enable ;
input FIFOs_Reader_0_Event_FIFO_R_Enable ;
input Clock ;
input dff_arst ;
wire Trigger_Top_Part_0_Q_0 ;
wire Trigger_Top_Part_0_EMPTY ;
wire FIFO_Event_A_Full ;
wire ALL_FIFO_Enable ;
wire FIFOs_Reader_0_Event_FIFO_R_Enable ;
wire Clock ;
wire dff_arst ;
wire [1:0] RDATA_r_Z;
wire [1:0] RDATA_int;
wire [0:0] fwft_Q_r_Z;
wire [1:0] int_MEMRD_fwft_1_Z;
wire [15:0] fifo_MEMRADDR;
wire [15:0] fifo_MEMWADDR;
wire RE_d1_Z ;
wire VCC ;
wire GND ;
wire REN_d1_Z ;
wire fifo_MEMRE_i_0_i ;
wire re_set_Z ;
wire N_14_i_i ;
wire RDATA_r4 ;
wire EMPTY1 ;
wire middle_valid ;
wire fifo_valid ;
wire N_369 ;
wire full_r_RNIJ6IM_Y ;
// @63:1110
  SLE RE_d1 (
	.Q(RE_d1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:1110
  SLE REN_d1 (
	.Q(REN_d1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fifo_MEMRE_i_0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:1040
  SLE re_set (
	.Q(re_set_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(REN_d1_Z),
	.EN(N_14_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:1055
  SLE \RDATA_r[1]  (
	.Q(RDATA_r_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[1]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:1055
  SLE \RDATA_r[0]  (
	.Q(RDATA_r_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[0]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:1068
  SLE \fwft_Q_r[0]  (
	.Q(fwft_Q_r_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fwft_Q[0]),
	.EN(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:480
  CFG3 \Q[0]  (
	.A(fwft_Q_r_Z[0]),
	.B(fwft_Q[0]),
	.C(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.Y(Trigger_Top_Part_0_Q_0)
);
defparam \Q[0] .INIT=8'hCA;
// @63:1139
  CFG4 \int_MEMRD_fwft_1[1]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[1]),
	.C(RDATA_int[1]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[1])
);
defparam \int_MEMRD_fwft_1[1] .INIT=16'hF0D8;
// @63:1139
  CFG4 \int_MEMRD_fwft_1[0]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[0]),
	.C(RDATA_int[0]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[0])
);
defparam \int_MEMRD_fwft_1[0] .INIT=16'hF0D8;
// @63:1060
  CFG4 RDATA_r4_0_a2 (
	.A(EMPTY1),
	.B(REN_d1_Z),
	.C(middle_valid),
	.D(fifo_valid),
	.Y(RDATA_r4)
);
defparam RDATA_r4_0_a2.INIT=16'hC888;
// @63:1040
  CFG4 re_set_RNO (
	.A(EMPTY1),
	.B(REN_d1_Z),
	.C(middle_valid),
	.D(fifo_valid),
	.Y(N_14_i_i)
);
defparam re_set_RNO.INIT=16'hC999;
// @63:613
  COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z9_layer0 \genblk16.fifo_corefifo_sync_scntr  (
	.fifo_MEMRADDR(fifo_MEMRADDR[15:0]),
	.fifo_MEMWADDR(fifo_MEMWADDR[15:0]),
	.middle_valid(middle_valid),
	.fifo_valid(fifo_valid),
	.FIFOs_Reader_0_Event_FIFO_R_Enable(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.ALL_FIFO_Enable(ALL_FIFO_Enable),
	.FIFO_Event_A_Full(FIFO_Event_A_Full),
	.EMPTY1(EMPTY1),
	.Trigger_Top_Part_0_EMPTY(Trigger_Top_Part_0_EMPTY),
	.fifo_MEMRE_i_0_i(fifo_MEMRE_i_0_i),
	.full_r_RNIJ6IM_Y(full_r_RNIJ6IM_Y),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
// @63:984
  COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z10_layer0 \genblk17.u_corefifo_fwft  (
	.int_MEMRD_fwft_1(int_MEMRD_fwft_1_Z[1:0]),
	.fwft_Q(fwft_Q[1:0]),
	.FIFOs_Reader_0_Event_FIFO_R_Enable(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.EMPTY1(EMPTY1),
	.middle_valid_1z(middle_valid),
	.Trigger_Top_Part_0_EMPTY(Trigger_Top_Part_0_EMPTY),
	.fifo_MEMRE_i_0_i(fifo_MEMRE_i_0_i),
	.Clock(Clock),
	.dff_arst(dff_arst),
	.fifo_valid_1z(fifo_valid)
);
// @63:1230
  COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_16_16_1s_1s_2s_0s_0s \genblk22.UI_ram_wrapper_1  (
	.fifo_MEMRADDR(fifo_MEMRADDR[15:0]),
	.fifo_MEMWADDR(fifo_MEMWADDR[15:0]),
	.Trigger_Main_0_FIFO_Event_Data(Trigger_Main_0_FIFO_Event_Data[1:0]),
	.RDATA_int(RDATA_int[1:0]),
	.fifo_MEMRE_i_0_i(fifo_MEMRE_i_0_i),
	.Clock(Clock),
	.full_r_RNIJ6IM_Y(full_r_RNIJ6IM_Y)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z8_layer0 */

module COREFIFO_C5 (
  Trigger_Top_Part_0_Q_0,
  fwft_Q,
  Trigger_Main_0_FIFO_Event_Data,
  dff_arst,
  Clock,
  FIFOs_Reader_0_Event_FIFO_R_Enable,
  ALL_FIFO_Enable,
  FIFO_Event_A_Full,
  Trigger_Top_Part_0_EMPTY
)
;
output Trigger_Top_Part_0_Q_0 ;
output [1:0] fwft_Q ;
input [1:0] Trigger_Main_0_FIFO_Event_Data ;
input dff_arst ;
input Clock ;
input FIFOs_Reader_0_Event_FIFO_R_Enable ;
input ALL_FIFO_Enable ;
output FIFO_Event_A_Full ;
output Trigger_Top_Part_0_EMPTY ;
wire Trigger_Top_Part_0_Q_0 ;
wire dff_arst ;
wire Clock ;
wire FIFOs_Reader_0_Event_FIFO_R_Enable ;
wire ALL_FIFO_Enable ;
wire FIFO_Event_A_Full ;
wire Trigger_Top_Part_0_EMPTY ;
wire GND ;
wire VCC ;
// @64:149
  COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z8_layer0 COREFIFO_C5_0 (
	.Trigger_Main_0_FIFO_Event_Data(Trigger_Main_0_FIFO_Event_Data[1:0]),
	.fwft_Q(fwft_Q[1:0]),
	.Trigger_Top_Part_0_Q_0(Trigger_Top_Part_0_Q_0),
	.Trigger_Top_Part_0_EMPTY(Trigger_Top_Part_0_EMPTY),
	.FIFO_Event_A_Full(FIFO_Event_A_Full),
	.ALL_FIFO_Enable(ALL_FIFO_Enable),
	.FIFOs_Reader_0_Event_FIFO_R_Enable(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C5 */

module Trigger_Main (
  Input_Data_Part_0_TRG_Detect_Vector,
  Trigger_Edge_Location_i_0_0,
  Trigger_Control_0_Control_Sample_Per_Event,
  Trigger_Main_0_FIFO_Event_Data,
  Trigger_Control_0_Control_Enable,
  FIFO_Event_A_Full,
  Reset_N,
  Trigger_Main_0_Control_Busy_Out,
  ALL_FIFO_Enable_1z,
  Clock,
  dff_arst
)
;
input [7:0] Input_Data_Part_0_TRG_Detect_Vector ;
output Trigger_Edge_Location_i_0_0 ;
input [19:0] Trigger_Control_0_Control_Sample_Per_Event ;
output [1:0] Trigger_Main_0_FIFO_Event_Data ;
input Trigger_Control_0_Control_Enable ;
input FIFO_Event_A_Full ;
input Reset_N ;
output Trigger_Main_0_Control_Busy_Out ;
output ALL_FIFO_Enable_1z ;
input Clock ;
input dff_arst ;
wire Trigger_Edge_Location_i_0_0 ;
wire Trigger_Control_0_Control_Enable ;
wire FIFO_Event_A_Full ;
wire Reset_N ;
wire Trigger_Main_0_Control_Busy_Out ;
wire ALL_FIFO_Enable_1z ;
wire Clock ;
wire dff_arst ;
wire [7:7] Last_TRG_Detect_Vector_Z;
wire [19:0] Remaining_Number_Of_Samples_Z;
wire [0:0] Trigger_Edge_Location_i_1_Z;
wire [0:0] Trigger_Edge_Location_i_2_tz_Z;
wire [1:0] Trigger_Edge_Location_i_0_Z;
wire [2:2] Trigger_Edge_Location_i_o3_Z;
wire [3:3] Trigger_Edge_Location_i_0_o3_1_Z;
wire [0:0] Trigger_Edge_Location_i_a3_1_Z;
wire VCC ;
wire GND ;
wire ALL_FIFO_Enable_0_Z ;
wire ALL_FIFO_Enable_0_2_iv_i ;
wire N_91_i ;
wire Event_Start_In_Frame_Z ;
wire un36_trigger_edge_valid ;
wire Event_End_In_Frame_Z ;
wire Event_End_In_Frame_3 ;
wire N_7 ;
wire un2_control_abort_4_i_i_Z ;
wire N_89_i ;
wire N_90_i ;
wire N_144_i ;
wire N_154_i ;
wire N_146_i ;
wire un2_control_abort_18_0_0_Z ;
wire N_145_i ;
wire N_153_i ;
wire N_152_i ;
wire N_151_i ;
wire N_150_i ;
wire N_149_i ;
wire N_40_i ;
wire N_38_i ;
wire N_35_i ;
wire N_86_i ;
wire N_148_i ;
wire N_147_i ;
wire un3_remaining_number_of_samples_cry_0_Z ;
wire un3_remaining_number_of_samples_cry_0_S ;
wire un3_remaining_number_of_samples_cry_0_Y ;
wire un3_remaining_number_of_samples_cry_1_Z ;
wire un3_remaining_number_of_samples_cry_1_S ;
wire un3_remaining_number_of_samples_cry_1_Y ;
wire un3_remaining_number_of_samples_cry_2_Z ;
wire un3_remaining_number_of_samples_cry_2_S ;
wire un3_remaining_number_of_samples_cry_2_Y ;
wire un3_remaining_number_of_samples_cry_3_Z ;
wire un3_remaining_number_of_samples_cry_3_S ;
wire un3_remaining_number_of_samples_cry_3_Y ;
wire un3_remaining_number_of_samples_cry_4_Z ;
wire un3_remaining_number_of_samples_cry_4_S ;
wire un3_remaining_number_of_samples_cry_4_Y ;
wire un3_remaining_number_of_samples_cry_5_Z ;
wire un3_remaining_number_of_samples_cry_5_S ;
wire un3_remaining_number_of_samples_cry_5_Y ;
wire un3_remaining_number_of_samples_cry_6_Z ;
wire un3_remaining_number_of_samples_cry_6_S ;
wire un3_remaining_number_of_samples_cry_6_Y ;
wire un3_remaining_number_of_samples_cry_7_Z ;
wire un3_remaining_number_of_samples_cry_7_S ;
wire un3_remaining_number_of_samples_cry_7_Y ;
wire un3_remaining_number_of_samples_cry_8_Z ;
wire un3_remaining_number_of_samples_cry_8_S ;
wire un3_remaining_number_of_samples_cry_8_Y ;
wire un3_remaining_number_of_samples_cry_9_Z ;
wire un3_remaining_number_of_samples_cry_9_S ;
wire un3_remaining_number_of_samples_cry_9_Y ;
wire un3_remaining_number_of_samples_cry_10_Z ;
wire un3_remaining_number_of_samples_cry_10_S ;
wire un3_remaining_number_of_samples_cry_10_Y ;
wire un3_remaining_number_of_samples_cry_11_Z ;
wire un3_remaining_number_of_samples_cry_11_S ;
wire un3_remaining_number_of_samples_cry_11_Y ;
wire un3_remaining_number_of_samples_cry_12_Z ;
wire un3_remaining_number_of_samples_cry_12_S ;
wire un3_remaining_number_of_samples_cry_12_Y ;
wire un3_remaining_number_of_samples_cry_13_Z ;
wire un3_remaining_number_of_samples_cry_13_S ;
wire un3_remaining_number_of_samples_cry_13_Y ;
wire un3_remaining_number_of_samples_cry_14_Z ;
wire un3_remaining_number_of_samples_cry_14_S ;
wire un3_remaining_number_of_samples_cry_14_Y ;
wire un3_remaining_number_of_samples_s_16_FCO ;
wire un3_remaining_number_of_samples_s_16_S ;
wire un3_remaining_number_of_samples_s_16_Y ;
wire un3_remaining_number_of_samples_cry_15_Z ;
wire un3_remaining_number_of_samples_cry_15_S ;
wire un3_remaining_number_of_samples_cry_15_Y ;
wire un18_remaining_number_of_samples_cry_0_Z ;
wire un18_remaining_number_of_samples_cry_0_S ;
wire un18_remaining_number_of_samples_cry_0_Y ;
wire N_161 ;
wire un18_remaining_number_of_samples_cry_1_Z ;
wire un18_remaining_number_of_samples_cry_1_S ;
wire un18_remaining_number_of_samples_cry_1_Y ;
wire N_157 ;
wire N_177 ;
wire un18_remaining_number_of_samples_cry_2_Z ;
wire un18_remaining_number_of_samples_cry_2_S ;
wire un18_remaining_number_of_samples_cry_2_Y ;
wire un18_remaining_number_of_samples_cry_3_Z ;
wire un18_remaining_number_of_samples_cry_3_S ;
wire un18_remaining_number_of_samples_cry_3_Y ;
wire un18_remaining_number_of_samples_cry_4_Z ;
wire un18_remaining_number_of_samples_cry_4_S ;
wire un18_remaining_number_of_samples_cry_4_Y ;
wire un18_remaining_number_of_samples_cry_5_Z ;
wire un18_remaining_number_of_samples_cry_5_S ;
wire un18_remaining_number_of_samples_cry_5_Y ;
wire un18_remaining_number_of_samples_cry_6_Z ;
wire un18_remaining_number_of_samples_cry_6_S ;
wire un18_remaining_number_of_samples_cry_6_Y ;
wire un18_remaining_number_of_samples_cry_7_Z ;
wire un18_remaining_number_of_samples_cry_7_S ;
wire un18_remaining_number_of_samples_cry_7_Y ;
wire un18_remaining_number_of_samples_cry_8_Z ;
wire un18_remaining_number_of_samples_cry_8_S ;
wire un18_remaining_number_of_samples_cry_8_Y ;
wire un18_remaining_number_of_samples_cry_9_Z ;
wire un18_remaining_number_of_samples_cry_9_S ;
wire un18_remaining_number_of_samples_cry_9_Y ;
wire un18_remaining_number_of_samples_cry_10_Z ;
wire un18_remaining_number_of_samples_cry_10_S ;
wire un18_remaining_number_of_samples_cry_10_Y ;
wire un18_remaining_number_of_samples_cry_11_Z ;
wire un18_remaining_number_of_samples_cry_11_S ;
wire un18_remaining_number_of_samples_cry_11_Y ;
wire un18_remaining_number_of_samples_cry_12_Z ;
wire un18_remaining_number_of_samples_cry_12_S ;
wire un18_remaining_number_of_samples_cry_12_Y ;
wire un18_remaining_number_of_samples_cry_13_Z ;
wire un18_remaining_number_of_samples_cry_13_S ;
wire un18_remaining_number_of_samples_cry_13_Y ;
wire un18_remaining_number_of_samples_cry_14_Z ;
wire un18_remaining_number_of_samples_cry_14_S ;
wire un18_remaining_number_of_samples_cry_14_Y ;
wire un18_remaining_number_of_samples_cry_15_Z ;
wire un18_remaining_number_of_samples_cry_15_S ;
wire un18_remaining_number_of_samples_cry_15_Y ;
wire un18_remaining_number_of_samples_cry_16_Z ;
wire un18_remaining_number_of_samples_cry_16_S ;
wire un18_remaining_number_of_samples_cry_16_Y ;
wire un18_remaining_number_of_samples_cry_17_Z ;
wire un18_remaining_number_of_samples_cry_17_S ;
wire un18_remaining_number_of_samples_cry_17_Y ;
wire un18_remaining_number_of_samples_s_19_FCO ;
wire un18_remaining_number_of_samples_s_19_S ;
wire un18_remaining_number_of_samples_s_19_Y ;
wire un18_remaining_number_of_samples_cry_18_Z ;
wire un18_remaining_number_of_samples_cry_18_S ;
wire un18_remaining_number_of_samples_cry_18_Y ;
wire un33_trigger_edge_valid ;
wire N_147_i_1 ;
wire N_156 ;
wire N_155 ;
wire N_148_i_1 ;
wire N_86_i_1 ;
wire N_35_i_1 ;
wire N_38_i_1 ;
wire N_40_i_1 ;
wire N_149_i_1 ;
wire N_150_i_1 ;
wire N_151_i_1 ;
wire N_152_i_1 ;
wire N_153_i_1 ;
wire N_145_i_1 ;
wire N_154_i_1 ;
wire Event_End_In_Frame_3_0_0_a3_16_11_Z ;
wire Event_End_In_Frame_3_0_0_a3_16_10_Z ;
wire Event_End_In_Frame_3_0_0_a3_16_9_Z ;
wire Event_End_In_Frame_3_0_0_a3_16_8_Z ;
wire un11_enable_acquisition ;
wire N_235 ;
wire N_175 ;
wire N_189 ;
wire N_234 ;
wire N_114 ;
wire un2_control_abort_4_i_i_0_Z ;
wire un2_control_abort_18_0_0_0_Z ;
wire un2_control_abort_5_i_i_0_Z ;
wire un2_control_abort_19_i_1_Z ;
wire N_226_16 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7_0 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
// @107:102
  SLE \Last_TRG_Detect_Vector[7]  (
	.Q(Last_TRG_Detect_Vector_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_Part_0_TRG_Detect_Vector[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:84
  SLE ALL_FIFO_Enable (
	.Q(ALL_FIFO_Enable_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(ALL_FIFO_Enable_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:158
  SLE ALL_FIFO_Enable_0 (
	.Q(ALL_FIFO_Enable_0_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(ALL_FIFO_Enable_0_2_iv_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:158
  SLE Enable_Acquisition (
	.Q(Trigger_Main_0_Control_Busy_Out),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_91_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:158
  SLE Event_Start_In_Frame (
	.Q(Event_Start_In_Frame_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(un36_trigger_edge_valid),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:158
  SLE Event_End_In_Frame (
	.Q(Event_End_In_Frame_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_End_In_Frame_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:158
  SLE \Remaining_Number_Of_Samples[4]  (
	.Q(Remaining_Number_Of_Samples_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_7),
	.EN(Reset_N),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:158
  SLE \Remaining_Number_Of_Samples[3]  (
	.Q(Remaining_Number_Of_Samples_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(un2_control_abort_4_i_i_Z),
	.EN(Reset_N),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:158
  SLE \Remaining_Number_Of_Samples[2]  (
	.Q(Remaining_Number_Of_Samples_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_89_i),
	.EN(Reset_N),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:158
  SLE \Remaining_Number_Of_Samples[1]  (
	.Q(Remaining_Number_Of_Samples_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_90_i),
	.EN(Reset_N),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:158
  SLE \Remaining_Number_Of_Samples[0]  (
	.Q(Remaining_Number_Of_Samples_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_144_i),
	.EN(Reset_N),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:158
  SLE \Remaining_Number_Of_Samples[19]  (
	.Q(Remaining_Number_Of_Samples_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_154_i),
	.EN(Reset_N),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:158
  SLE \Remaining_Number_Of_Samples[18]  (
	.Q(Remaining_Number_Of_Samples_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_146_i),
	.EN(Reset_N),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:158
  SLE \Remaining_Number_Of_Samples[17]  (
	.Q(Remaining_Number_Of_Samples_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(un2_control_abort_18_0_0_Z),
	.EN(Reset_N),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:158
  SLE \Remaining_Number_Of_Samples[16]  (
	.Q(Remaining_Number_Of_Samples_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_145_i),
	.EN(Reset_N),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:158
  SLE \Remaining_Number_Of_Samples[15]  (
	.Q(Remaining_Number_Of_Samples_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_153_i),
	.EN(Reset_N),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:158
  SLE \Remaining_Number_Of_Samples[14]  (
	.Q(Remaining_Number_Of_Samples_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_152_i),
	.EN(Reset_N),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:158
  SLE \Remaining_Number_Of_Samples[13]  (
	.Q(Remaining_Number_Of_Samples_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_151_i),
	.EN(Reset_N),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:158
  SLE \Remaining_Number_Of_Samples[12]  (
	.Q(Remaining_Number_Of_Samples_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_150_i),
	.EN(Reset_N),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:158
  SLE \Remaining_Number_Of_Samples[11]  (
	.Q(Remaining_Number_Of_Samples_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_149_i),
	.EN(Reset_N),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:158
  SLE \Remaining_Number_Of_Samples[10]  (
	.Q(Remaining_Number_Of_Samples_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_40_i),
	.EN(Reset_N),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:158
  SLE \Remaining_Number_Of_Samples[9]  (
	.Q(Remaining_Number_Of_Samples_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_38_i),
	.EN(Reset_N),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:158
  SLE \Remaining_Number_Of_Samples[8]  (
	.Q(Remaining_Number_Of_Samples_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_35_i),
	.EN(Reset_N),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:158
  SLE \Remaining_Number_Of_Samples[7]  (
	.Q(Remaining_Number_Of_Samples_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_86_i),
	.EN(Reset_N),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:158
  SLE \Remaining_Number_Of_Samples[6]  (
	.Q(Remaining_Number_Of_Samples_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_148_i),
	.EN(Reset_N),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:158
  SLE \Remaining_Number_Of_Samples[5]  (
	.Q(Remaining_Number_Of_Samples_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_147_i),
	.EN(Reset_N),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:84
  SLE \FIFO_Event_Data_1[1]  (
	.Q(Trigger_Main_0_FIFO_Event_Data[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_End_In_Frame_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:84
  SLE \FIFO_Event_Data_1[0]  (
	.Q(Trigger_Main_0_FIFO_Event_Data[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Start_In_Frame_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:270
  ARI1 un3_remaining_number_of_samples_cry_0 (
	.FCO(un3_remaining_number_of_samples_cry_0_Z),
	.S(un3_remaining_number_of_samples_cry_0_S),
	.Y(un3_remaining_number_of_samples_cry_0_Y),
	.B(Remaining_Number_Of_Samples_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam un3_remaining_number_of_samples_cry_0.INIT=20'h65500;
// @107:270
  ARI1 un3_remaining_number_of_samples_cry_1 (
	.FCO(un3_remaining_number_of_samples_cry_1_Z),
	.S(un3_remaining_number_of_samples_cry_1_S),
	.Y(un3_remaining_number_of_samples_cry_1_Y),
	.B(Remaining_Number_Of_Samples_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un3_remaining_number_of_samples_cry_0_Z)
);
defparam un3_remaining_number_of_samples_cry_1.INIT=20'h65500;
// @107:270
  ARI1 un3_remaining_number_of_samples_cry_2 (
	.FCO(un3_remaining_number_of_samples_cry_2_Z),
	.S(un3_remaining_number_of_samples_cry_2_S),
	.Y(un3_remaining_number_of_samples_cry_2_Y),
	.B(Remaining_Number_Of_Samples_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un3_remaining_number_of_samples_cry_1_Z)
);
defparam un3_remaining_number_of_samples_cry_2.INIT=20'h65500;
// @107:270
  ARI1 un3_remaining_number_of_samples_cry_3 (
	.FCO(un3_remaining_number_of_samples_cry_3_Z),
	.S(un3_remaining_number_of_samples_cry_3_S),
	.Y(un3_remaining_number_of_samples_cry_3_Y),
	.B(Remaining_Number_Of_Samples_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un3_remaining_number_of_samples_cry_2_Z)
);
defparam un3_remaining_number_of_samples_cry_3.INIT=20'h65500;
// @107:270
  ARI1 un3_remaining_number_of_samples_cry_4 (
	.FCO(un3_remaining_number_of_samples_cry_4_Z),
	.S(un3_remaining_number_of_samples_cry_4_S),
	.Y(un3_remaining_number_of_samples_cry_4_Y),
	.B(Remaining_Number_Of_Samples_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un3_remaining_number_of_samples_cry_3_Z)
);
defparam un3_remaining_number_of_samples_cry_4.INIT=20'h65500;
// @107:270
  ARI1 un3_remaining_number_of_samples_cry_5 (
	.FCO(un3_remaining_number_of_samples_cry_5_Z),
	.S(un3_remaining_number_of_samples_cry_5_S),
	.Y(un3_remaining_number_of_samples_cry_5_Y),
	.B(Remaining_Number_Of_Samples_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un3_remaining_number_of_samples_cry_4_Z)
);
defparam un3_remaining_number_of_samples_cry_5.INIT=20'h65500;
// @107:270
  ARI1 un3_remaining_number_of_samples_cry_6 (
	.FCO(un3_remaining_number_of_samples_cry_6_Z),
	.S(un3_remaining_number_of_samples_cry_6_S),
	.Y(un3_remaining_number_of_samples_cry_6_Y),
	.B(Remaining_Number_Of_Samples_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un3_remaining_number_of_samples_cry_5_Z)
);
defparam un3_remaining_number_of_samples_cry_6.INIT=20'h65500;
// @107:270
  ARI1 un3_remaining_number_of_samples_cry_7 (
	.FCO(un3_remaining_number_of_samples_cry_7_Z),
	.S(un3_remaining_number_of_samples_cry_7_S),
	.Y(un3_remaining_number_of_samples_cry_7_Y),
	.B(Remaining_Number_Of_Samples_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un3_remaining_number_of_samples_cry_6_Z)
);
defparam un3_remaining_number_of_samples_cry_7.INIT=20'h65500;
// @107:270
  ARI1 un3_remaining_number_of_samples_cry_8 (
	.FCO(un3_remaining_number_of_samples_cry_8_Z),
	.S(un3_remaining_number_of_samples_cry_8_S),
	.Y(un3_remaining_number_of_samples_cry_8_Y),
	.B(Remaining_Number_Of_Samples_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un3_remaining_number_of_samples_cry_7_Z)
);
defparam un3_remaining_number_of_samples_cry_8.INIT=20'h65500;
// @107:270
  ARI1 un3_remaining_number_of_samples_cry_9 (
	.FCO(un3_remaining_number_of_samples_cry_9_Z),
	.S(un3_remaining_number_of_samples_cry_9_S),
	.Y(un3_remaining_number_of_samples_cry_9_Y),
	.B(Remaining_Number_Of_Samples_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un3_remaining_number_of_samples_cry_8_Z)
);
defparam un3_remaining_number_of_samples_cry_9.INIT=20'h65500;
// @107:270
  ARI1 un3_remaining_number_of_samples_cry_10 (
	.FCO(un3_remaining_number_of_samples_cry_10_Z),
	.S(un3_remaining_number_of_samples_cry_10_S),
	.Y(un3_remaining_number_of_samples_cry_10_Y),
	.B(Remaining_Number_Of_Samples_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un3_remaining_number_of_samples_cry_9_Z)
);
defparam un3_remaining_number_of_samples_cry_10.INIT=20'h65500;
// @107:270
  ARI1 un3_remaining_number_of_samples_cry_11 (
	.FCO(un3_remaining_number_of_samples_cry_11_Z),
	.S(un3_remaining_number_of_samples_cry_11_S),
	.Y(un3_remaining_number_of_samples_cry_11_Y),
	.B(Remaining_Number_Of_Samples_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un3_remaining_number_of_samples_cry_10_Z)
);
defparam un3_remaining_number_of_samples_cry_11.INIT=20'h65500;
// @107:270
  ARI1 un3_remaining_number_of_samples_cry_12 (
	.FCO(un3_remaining_number_of_samples_cry_12_Z),
	.S(un3_remaining_number_of_samples_cry_12_S),
	.Y(un3_remaining_number_of_samples_cry_12_Y),
	.B(Remaining_Number_Of_Samples_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un3_remaining_number_of_samples_cry_11_Z)
);
defparam un3_remaining_number_of_samples_cry_12.INIT=20'h65500;
// @107:270
  ARI1 un3_remaining_number_of_samples_cry_13 (
	.FCO(un3_remaining_number_of_samples_cry_13_Z),
	.S(un3_remaining_number_of_samples_cry_13_S),
	.Y(un3_remaining_number_of_samples_cry_13_Y),
	.B(Remaining_Number_Of_Samples_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un3_remaining_number_of_samples_cry_12_Z)
);
defparam un3_remaining_number_of_samples_cry_13.INIT=20'h65500;
// @107:270
  ARI1 un3_remaining_number_of_samples_cry_14 (
	.FCO(un3_remaining_number_of_samples_cry_14_Z),
	.S(un3_remaining_number_of_samples_cry_14_S),
	.Y(un3_remaining_number_of_samples_cry_14_Y),
	.B(Remaining_Number_Of_Samples_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un3_remaining_number_of_samples_cry_13_Z)
);
defparam un3_remaining_number_of_samples_cry_14.INIT=20'h65500;
// @107:270
  ARI1 un3_remaining_number_of_samples_s_16 (
	.FCO(un3_remaining_number_of_samples_s_16_FCO),
	.S(un3_remaining_number_of_samples_s_16_S),
	.Y(un3_remaining_number_of_samples_s_16_Y),
	.B(Remaining_Number_Of_Samples_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un3_remaining_number_of_samples_cry_15_Z)
);
defparam un3_remaining_number_of_samples_s_16.INIT=20'h45500;
// @107:270
  ARI1 un3_remaining_number_of_samples_cry_15 (
	.FCO(un3_remaining_number_of_samples_cry_15_Z),
	.S(un3_remaining_number_of_samples_cry_15_S),
	.Y(un3_remaining_number_of_samples_cry_15_Y),
	.B(Remaining_Number_Of_Samples_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un3_remaining_number_of_samples_cry_14_Z)
);
defparam un3_remaining_number_of_samples_cry_15.INIT=20'h65500;
// @107:288
  ARI1 un18_remaining_number_of_samples_cry_0 (
	.FCO(un18_remaining_number_of_samples_cry_0_Z),
	.S(un18_remaining_number_of_samples_cry_0_S),
	.Y(un18_remaining_number_of_samples_cry_0_Y),
	.B(N_161),
	.C(Trigger_Edge_Location_i_1_Z[0]),
	.D(Trigger_Edge_Location_i_2_tz_Z[0]),
	.A(Trigger_Control_0_Control_Sample_Per_Event[0]),
	.FCI(GND)
);
defparam un18_remaining_number_of_samples_cry_0.INIT=20'h5EC13;
// @107:288
  ARI1 un18_remaining_number_of_samples_cry_1 (
	.FCO(un18_remaining_number_of_samples_cry_1_Z),
	.S(un18_remaining_number_of_samples_cry_1_S),
	.Y(un18_remaining_number_of_samples_cry_1_Y),
	.B(N_157),
	.C(N_177),
	.D(Trigger_Edge_Location_i_0_Z[1]),
	.A(Trigger_Control_0_Control_Sample_Per_Event[1]),
	.FCI(un18_remaining_number_of_samples_cry_0_Z)
);
defparam un18_remaining_number_of_samples_cry_1.INIT=20'h5FE01;
// @107:288
  ARI1 un18_remaining_number_of_samples_cry_2 (
	.FCO(un18_remaining_number_of_samples_cry_2_Z),
	.S(un18_remaining_number_of_samples_cry_2_S),
	.Y(un18_remaining_number_of_samples_cry_2_Y),
	.B(Trigger_Edge_Location_i_o3_Z[2]),
	.C(GND),
	.D(GND),
	.A(Trigger_Control_0_Control_Sample_Per_Event[2]),
	.FCI(un18_remaining_number_of_samples_cry_1_Z)
);
defparam un18_remaining_number_of_samples_cry_2.INIT=20'h5AA55;
// @107:288
  ARI1 un18_remaining_number_of_samples_cry_3 (
	.FCO(un18_remaining_number_of_samples_cry_3_Z),
	.S(un18_remaining_number_of_samples_cry_3_S),
	.Y(un18_remaining_number_of_samples_cry_3_Y),
	.B(Trigger_Control_0_Control_Sample_Per_Event[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un18_remaining_number_of_samples_cry_2_Z)
);
defparam un18_remaining_number_of_samples_cry_3.INIT=20'h65500;
// @107:288
  ARI1 un18_remaining_number_of_samples_cry_4 (
	.FCO(un18_remaining_number_of_samples_cry_4_Z),
	.S(un18_remaining_number_of_samples_cry_4_S),
	.Y(un18_remaining_number_of_samples_cry_4_Y),
	.B(Trigger_Control_0_Control_Sample_Per_Event[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un18_remaining_number_of_samples_cry_3_Z)
);
defparam un18_remaining_number_of_samples_cry_4.INIT=20'h65500;
// @107:288
  ARI1 un18_remaining_number_of_samples_cry_5 (
	.FCO(un18_remaining_number_of_samples_cry_5_Z),
	.S(un18_remaining_number_of_samples_cry_5_S),
	.Y(un18_remaining_number_of_samples_cry_5_Y),
	.B(Trigger_Control_0_Control_Sample_Per_Event[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un18_remaining_number_of_samples_cry_4_Z)
);
defparam un18_remaining_number_of_samples_cry_5.INIT=20'h65500;
// @107:288
  ARI1 un18_remaining_number_of_samples_cry_6 (
	.FCO(un18_remaining_number_of_samples_cry_6_Z),
	.S(un18_remaining_number_of_samples_cry_6_S),
	.Y(un18_remaining_number_of_samples_cry_6_Y),
	.B(Trigger_Control_0_Control_Sample_Per_Event[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un18_remaining_number_of_samples_cry_5_Z)
);
defparam un18_remaining_number_of_samples_cry_6.INIT=20'h65500;
// @107:288
  ARI1 un18_remaining_number_of_samples_cry_7 (
	.FCO(un18_remaining_number_of_samples_cry_7_Z),
	.S(un18_remaining_number_of_samples_cry_7_S),
	.Y(un18_remaining_number_of_samples_cry_7_Y),
	.B(Trigger_Control_0_Control_Sample_Per_Event[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un18_remaining_number_of_samples_cry_6_Z)
);
defparam un18_remaining_number_of_samples_cry_7.INIT=20'h65500;
// @107:288
  ARI1 un18_remaining_number_of_samples_cry_8 (
	.FCO(un18_remaining_number_of_samples_cry_8_Z),
	.S(un18_remaining_number_of_samples_cry_8_S),
	.Y(un18_remaining_number_of_samples_cry_8_Y),
	.B(Trigger_Control_0_Control_Sample_Per_Event[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un18_remaining_number_of_samples_cry_7_Z)
);
defparam un18_remaining_number_of_samples_cry_8.INIT=20'h65500;
// @107:288
  ARI1 un18_remaining_number_of_samples_cry_9 (
	.FCO(un18_remaining_number_of_samples_cry_9_Z),
	.S(un18_remaining_number_of_samples_cry_9_S),
	.Y(un18_remaining_number_of_samples_cry_9_Y),
	.B(Trigger_Control_0_Control_Sample_Per_Event[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un18_remaining_number_of_samples_cry_8_Z)
);
defparam un18_remaining_number_of_samples_cry_9.INIT=20'h65500;
// @107:288
  ARI1 un18_remaining_number_of_samples_cry_10 (
	.FCO(un18_remaining_number_of_samples_cry_10_Z),
	.S(un18_remaining_number_of_samples_cry_10_S),
	.Y(un18_remaining_number_of_samples_cry_10_Y),
	.B(Trigger_Control_0_Control_Sample_Per_Event[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un18_remaining_number_of_samples_cry_9_Z)
);
defparam un18_remaining_number_of_samples_cry_10.INIT=20'h65500;
// @107:288
  ARI1 un18_remaining_number_of_samples_cry_11 (
	.FCO(un18_remaining_number_of_samples_cry_11_Z),
	.S(un18_remaining_number_of_samples_cry_11_S),
	.Y(un18_remaining_number_of_samples_cry_11_Y),
	.B(Trigger_Control_0_Control_Sample_Per_Event[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un18_remaining_number_of_samples_cry_10_Z)
);
defparam un18_remaining_number_of_samples_cry_11.INIT=20'h65500;
// @107:288
  ARI1 un18_remaining_number_of_samples_cry_12 (
	.FCO(un18_remaining_number_of_samples_cry_12_Z),
	.S(un18_remaining_number_of_samples_cry_12_S),
	.Y(un18_remaining_number_of_samples_cry_12_Y),
	.B(Trigger_Control_0_Control_Sample_Per_Event[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un18_remaining_number_of_samples_cry_11_Z)
);
defparam un18_remaining_number_of_samples_cry_12.INIT=20'h65500;
// @107:288
  ARI1 un18_remaining_number_of_samples_cry_13 (
	.FCO(un18_remaining_number_of_samples_cry_13_Z),
	.S(un18_remaining_number_of_samples_cry_13_S),
	.Y(un18_remaining_number_of_samples_cry_13_Y),
	.B(Trigger_Control_0_Control_Sample_Per_Event[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un18_remaining_number_of_samples_cry_12_Z)
);
defparam un18_remaining_number_of_samples_cry_13.INIT=20'h65500;
// @107:288
  ARI1 un18_remaining_number_of_samples_cry_14 (
	.FCO(un18_remaining_number_of_samples_cry_14_Z),
	.S(un18_remaining_number_of_samples_cry_14_S),
	.Y(un18_remaining_number_of_samples_cry_14_Y),
	.B(Trigger_Control_0_Control_Sample_Per_Event[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un18_remaining_number_of_samples_cry_13_Z)
);
defparam un18_remaining_number_of_samples_cry_14.INIT=20'h65500;
// @107:288
  ARI1 un18_remaining_number_of_samples_cry_15 (
	.FCO(un18_remaining_number_of_samples_cry_15_Z),
	.S(un18_remaining_number_of_samples_cry_15_S),
	.Y(un18_remaining_number_of_samples_cry_15_Y),
	.B(Trigger_Control_0_Control_Sample_Per_Event[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un18_remaining_number_of_samples_cry_14_Z)
);
defparam un18_remaining_number_of_samples_cry_15.INIT=20'h65500;
// @107:288
  ARI1 un18_remaining_number_of_samples_cry_16 (
	.FCO(un18_remaining_number_of_samples_cry_16_Z),
	.S(un18_remaining_number_of_samples_cry_16_S),
	.Y(un18_remaining_number_of_samples_cry_16_Y),
	.B(Trigger_Control_0_Control_Sample_Per_Event[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un18_remaining_number_of_samples_cry_15_Z)
);
defparam un18_remaining_number_of_samples_cry_16.INIT=20'h65500;
// @107:288
  ARI1 un18_remaining_number_of_samples_cry_17 (
	.FCO(un18_remaining_number_of_samples_cry_17_Z),
	.S(un18_remaining_number_of_samples_cry_17_S),
	.Y(un18_remaining_number_of_samples_cry_17_Y),
	.B(Trigger_Control_0_Control_Sample_Per_Event[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un18_remaining_number_of_samples_cry_16_Z)
);
defparam un18_remaining_number_of_samples_cry_17.INIT=20'h65500;
// @107:288
  ARI1 un18_remaining_number_of_samples_s_19 (
	.FCO(un18_remaining_number_of_samples_s_19_FCO),
	.S(un18_remaining_number_of_samples_s_19_S),
	.Y(un18_remaining_number_of_samples_s_19_Y),
	.B(Trigger_Control_0_Control_Sample_Per_Event[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un18_remaining_number_of_samples_cry_18_Z)
);
defparam un18_remaining_number_of_samples_s_19.INIT=20'h45500;
// @107:288
  ARI1 un18_remaining_number_of_samples_cry_18 (
	.FCO(un18_remaining_number_of_samples_cry_18_Z),
	.S(un18_remaining_number_of_samples_cry_18_S),
	.Y(un18_remaining_number_of_samples_cry_18_Y),
	.B(Trigger_Control_0_Control_Sample_Per_Event[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un18_remaining_number_of_samples_cry_17_Z)
);
defparam un18_remaining_number_of_samples_cry_18.INIT=20'h65500;
// @107:285
  CFG3 \Event_Counter.un36_trigger_edge_valid_0_a2_0_a2  (
	.A(FIFO_Event_A_Full),
	.B(Trigger_Main_0_Control_Busy_Out),
	.C(un33_trigger_edge_valid),
	.Y(un36_trigger_edge_valid)
);
defparam \Event_Counter.un36_trigger_edge_valid_0_a2_0_a2 .INIT=8'h10;
// @107:118
  CFG3 \Trigger_Edge_Location_i_o3[1]  (
	.A(Last_TRG_Detect_Vector_Z[7]),
	.B(Input_Data_Part_0_TRG_Detect_Vector[0]),
	.C(Input_Data_Part_0_TRG_Detect_Vector[1]),
	.Y(N_157)
);
defparam \Trigger_Edge_Location_i_o3[1] .INIT=8'h74;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO[5]  (
	.A(N_147_i_1),
	.B(N_156),
	.C(un18_remaining_number_of_samples_cry_5_S),
	.D(N_155),
	.Y(N_147_i)
);
defparam \Remaining_Number_Of_Samples_RNO[5] .INIT=16'h0054;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO_0[5]  (
	.A(Trigger_Main_0_Control_Busy_Out),
	.B(Remaining_Number_Of_Samples_Z[5]),
	.C(un33_trigger_edge_valid),
	.D(un3_remaining_number_of_samples_cry_2_S),
	.Y(N_147_i_1)
);
defparam \Remaining_Number_Of_Samples_RNO_0[5] .INIT=16'h01AB;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO[6]  (
	.A(N_148_i_1),
	.B(N_156),
	.C(un18_remaining_number_of_samples_cry_6_S),
	.D(N_155),
	.Y(N_148_i)
);
defparam \Remaining_Number_Of_Samples_RNO[6] .INIT=16'h0054;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO_0[6]  (
	.A(Trigger_Main_0_Control_Busy_Out),
	.B(Remaining_Number_Of_Samples_Z[6]),
	.C(un33_trigger_edge_valid),
	.D(un3_remaining_number_of_samples_cry_3_S),
	.Y(N_148_i_1)
);
defparam \Remaining_Number_Of_Samples_RNO_0[6] .INIT=16'h01AB;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO[7]  (
	.A(N_86_i_1),
	.B(N_156),
	.C(un18_remaining_number_of_samples_cry_7_S),
	.D(N_155),
	.Y(N_86_i)
);
defparam \Remaining_Number_Of_Samples_RNO[7] .INIT=16'h0054;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO_0[7]  (
	.A(Trigger_Main_0_Control_Busy_Out),
	.B(Remaining_Number_Of_Samples_Z[7]),
	.C(un33_trigger_edge_valid),
	.D(un3_remaining_number_of_samples_cry_4_S),
	.Y(N_86_i_1)
);
defparam \Remaining_Number_Of_Samples_RNO_0[7] .INIT=16'h01AB;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO[8]  (
	.A(N_35_i_1),
	.B(N_156),
	.C(un18_remaining_number_of_samples_cry_8_S),
	.D(N_155),
	.Y(N_35_i)
);
defparam \Remaining_Number_Of_Samples_RNO[8] .INIT=16'h0054;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO_0[8]  (
	.A(Trigger_Main_0_Control_Busy_Out),
	.B(Remaining_Number_Of_Samples_Z[8]),
	.C(un33_trigger_edge_valid),
	.D(un3_remaining_number_of_samples_cry_5_S),
	.Y(N_35_i_1)
);
defparam \Remaining_Number_Of_Samples_RNO_0[8] .INIT=16'h01AB;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO[9]  (
	.A(N_38_i_1),
	.B(N_156),
	.C(un18_remaining_number_of_samples_cry_9_S),
	.D(N_155),
	.Y(N_38_i)
);
defparam \Remaining_Number_Of_Samples_RNO[9] .INIT=16'h0054;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO_0[9]  (
	.A(Trigger_Main_0_Control_Busy_Out),
	.B(Remaining_Number_Of_Samples_Z[9]),
	.C(un33_trigger_edge_valid),
	.D(un3_remaining_number_of_samples_cry_6_S),
	.Y(N_38_i_1)
);
defparam \Remaining_Number_Of_Samples_RNO_0[9] .INIT=16'h01AB;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO[10]  (
	.A(N_40_i_1),
	.B(N_156),
	.C(un18_remaining_number_of_samples_cry_10_S),
	.D(N_155),
	.Y(N_40_i)
);
defparam \Remaining_Number_Of_Samples_RNO[10] .INIT=16'h0054;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO_0[10]  (
	.A(Trigger_Main_0_Control_Busy_Out),
	.B(Remaining_Number_Of_Samples_Z[10]),
	.C(un33_trigger_edge_valid),
	.D(un3_remaining_number_of_samples_cry_7_S),
	.Y(N_40_i_1)
);
defparam \Remaining_Number_Of_Samples_RNO_0[10] .INIT=16'h01AB;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO[11]  (
	.A(N_149_i_1),
	.B(N_156),
	.C(un18_remaining_number_of_samples_cry_11_S),
	.D(N_155),
	.Y(N_149_i)
);
defparam \Remaining_Number_Of_Samples_RNO[11] .INIT=16'h0054;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO_0[11]  (
	.A(Trigger_Main_0_Control_Busy_Out),
	.B(Remaining_Number_Of_Samples_Z[11]),
	.C(un33_trigger_edge_valid),
	.D(un3_remaining_number_of_samples_cry_8_S),
	.Y(N_149_i_1)
);
defparam \Remaining_Number_Of_Samples_RNO_0[11] .INIT=16'h01AB;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO[12]  (
	.A(N_150_i_1),
	.B(N_156),
	.C(un18_remaining_number_of_samples_cry_12_S),
	.D(N_155),
	.Y(N_150_i)
);
defparam \Remaining_Number_Of_Samples_RNO[12] .INIT=16'h0054;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO_0[12]  (
	.A(Trigger_Main_0_Control_Busy_Out),
	.B(Remaining_Number_Of_Samples_Z[12]),
	.C(un33_trigger_edge_valid),
	.D(un3_remaining_number_of_samples_cry_9_S),
	.Y(N_150_i_1)
);
defparam \Remaining_Number_Of_Samples_RNO_0[12] .INIT=16'h01AB;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO[13]  (
	.A(N_151_i_1),
	.B(N_156),
	.C(un18_remaining_number_of_samples_cry_13_S),
	.D(N_155),
	.Y(N_151_i)
);
defparam \Remaining_Number_Of_Samples_RNO[13] .INIT=16'h0054;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO_0[13]  (
	.A(Trigger_Main_0_Control_Busy_Out),
	.B(Remaining_Number_Of_Samples_Z[13]),
	.C(un33_trigger_edge_valid),
	.D(un3_remaining_number_of_samples_cry_10_S),
	.Y(N_151_i_1)
);
defparam \Remaining_Number_Of_Samples_RNO_0[13] .INIT=16'h01AB;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO[14]  (
	.A(N_152_i_1),
	.B(N_156),
	.C(un18_remaining_number_of_samples_cry_14_S),
	.D(N_155),
	.Y(N_152_i)
);
defparam \Remaining_Number_Of_Samples_RNO[14] .INIT=16'h0054;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO_0[14]  (
	.A(Trigger_Main_0_Control_Busy_Out),
	.B(Remaining_Number_Of_Samples_Z[14]),
	.C(un33_trigger_edge_valid),
	.D(un3_remaining_number_of_samples_cry_11_S),
	.Y(N_152_i_1)
);
defparam \Remaining_Number_Of_Samples_RNO_0[14] .INIT=16'h01AB;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO[15]  (
	.A(N_153_i_1),
	.B(N_156),
	.C(un18_remaining_number_of_samples_cry_15_S),
	.D(N_155),
	.Y(N_153_i)
);
defparam \Remaining_Number_Of_Samples_RNO[15] .INIT=16'h0054;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO_0[15]  (
	.A(Trigger_Main_0_Control_Busy_Out),
	.B(Remaining_Number_Of_Samples_Z[15]),
	.C(un33_trigger_edge_valid),
	.D(un3_remaining_number_of_samples_cry_12_S),
	.Y(N_153_i_1)
);
defparam \Remaining_Number_Of_Samples_RNO_0[15] .INIT=16'h01AB;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO[16]  (
	.A(N_145_i_1),
	.B(N_156),
	.C(un18_remaining_number_of_samples_cry_16_S),
	.D(N_155),
	.Y(N_145_i)
);
defparam \Remaining_Number_Of_Samples_RNO[16] .INIT=16'h0054;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO_0[16]  (
	.A(Trigger_Main_0_Control_Busy_Out),
	.B(Remaining_Number_Of_Samples_Z[16]),
	.C(un33_trigger_edge_valid),
	.D(un3_remaining_number_of_samples_cry_13_S),
	.Y(N_145_i_1)
);
defparam \Remaining_Number_Of_Samples_RNO_0[16] .INIT=16'h01AB;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO[19]  (
	.A(N_154_i_1),
	.B(N_156),
	.C(un18_remaining_number_of_samples_s_19_S),
	.D(N_155),
	.Y(N_154_i)
);
defparam \Remaining_Number_Of_Samples_RNO[19] .INIT=16'h0054;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO_0[19]  (
	.A(Trigger_Main_0_Control_Busy_Out),
	.B(Remaining_Number_Of_Samples_Z[19]),
	.C(un33_trigger_edge_valid),
	.D(un3_remaining_number_of_samples_s_16_S),
	.Y(N_154_i_1)
);
defparam \Remaining_Number_Of_Samples_RNO_0[19] .INIT=16'h01AB;
// @113:355
  CFG4 \Trigger_Edge_Location_i_o3_RNIFCJJ1[2]  (
	.A(Input_Data_Part_0_TRG_Detect_Vector[4]),
	.B(Input_Data_Part_0_TRG_Detect_Vector[3]),
	.C(Trigger_Edge_Location_i_o3_Z[2]),
	.D(Trigger_Edge_Location_i_0_o3_1_Z[3]),
	.Y(Trigger_Edge_Location_i_0_0)
);
defparam \Trigger_Edge_Location_i_o3_RNIFCJJ1[2] .INIT=16'hFAF7;
// @113:355
  CFG4 \Trigger_Edge_Location_i_0_o3_1[3]  (
	.A(Input_Data_Part_0_TRG_Detect_Vector[7]),
	.B(Input_Data_Part_0_TRG_Detect_Vector[6]),
	.C(Input_Data_Part_0_TRG_Detect_Vector[5]),
	.D(Input_Data_Part_0_TRG_Detect_Vector[4]),
	.Y(Trigger_Edge_Location_i_0_o3_1_Z[3])
);
defparam \Trigger_Edge_Location_i_0_o3_1[3] .INIT=16'h2E01;
// @107:158
  CFG2 un2_control_abort_8_i_0_o2 (
	.A(un33_trigger_edge_valid),
	.B(Trigger_Main_0_Control_Busy_Out),
	.Y(N_156)
);
defparam un2_control_abort_8_i_0_o2.INIT=4'hD;
// @107:118
  CFG2 \Trigger_Edge_Location_i_o2[0]  (
	.A(Input_Data_Part_0_TRG_Detect_Vector[1]),
	.B(Input_Data_Part_0_TRG_Detect_Vector[0]),
	.Y(N_161)
);
defparam \Trigger_Edge_Location_i_o2[0] .INIT=4'hD;
// @107:118
  CFG4 \Trigger_Edge_Location_i_0[0]  (
	.A(Input_Data_Part_0_TRG_Detect_Vector[2]),
	.B(Input_Data_Part_0_TRG_Detect_Vector[1]),
	.C(Last_TRG_Detect_Vector_Z[7]),
	.D(Input_Data_Part_0_TRG_Detect_Vector[0]),
	.Y(Trigger_Edge_Location_i_0_Z[0])
);
defparam \Trigger_Edge_Location_i_0[0] .INIT=16'h2F22;
// @107:174
  CFG4 Event_End_In_Frame_3_0_0_a3_16_11 (
	.A(Remaining_Number_Of_Samples_Z[18]),
	.B(Remaining_Number_Of_Samples_Z[17]),
	.C(Remaining_Number_Of_Samples_Z[16]),
	.D(Remaining_Number_Of_Samples_Z[4]),
	.Y(Event_End_In_Frame_3_0_0_a3_16_11_Z)
);
defparam Event_End_In_Frame_3_0_0_a3_16_11.INIT=16'h0001;
// @107:174
  CFG4 Event_End_In_Frame_3_0_0_a3_16_10 (
	.A(Remaining_Number_Of_Samples_Z[9]),
	.B(Remaining_Number_Of_Samples_Z[8]),
	.C(Remaining_Number_Of_Samples_Z[6]),
	.D(Remaining_Number_Of_Samples_Z[5]),
	.Y(Event_End_In_Frame_3_0_0_a3_16_10_Z)
);
defparam Event_End_In_Frame_3_0_0_a3_16_10.INIT=16'h0001;
// @107:174
  CFG4 Event_End_In_Frame_3_0_0_a3_16_9 (
	.A(Remaining_Number_Of_Samples_Z[13]),
	.B(Remaining_Number_Of_Samples_Z[12]),
	.C(Remaining_Number_Of_Samples_Z[11]),
	.D(Remaining_Number_Of_Samples_Z[10]),
	.Y(Event_End_In_Frame_3_0_0_a3_16_9_Z)
);
defparam Event_End_In_Frame_3_0_0_a3_16_9.INIT=16'h0001;
// @107:174
  CFG4 Event_End_In_Frame_3_0_0_a3_16_8 (
	.A(Remaining_Number_Of_Samples_Z[19]),
	.B(Remaining_Number_Of_Samples_Z[15]),
	.C(Remaining_Number_Of_Samples_Z[14]),
	.D(Remaining_Number_Of_Samples_Z[7]),
	.Y(Event_End_In_Frame_3_0_0_a3_16_8_Z)
);
defparam Event_End_In_Frame_3_0_0_a3_16_8.INIT=16'h0001;
// @107:118
  CFG3 \Trigger_Edge_Location_i_a3_1[0]  (
	.A(Input_Data_Part_0_TRG_Detect_Vector[2]),
	.B(Input_Data_Part_0_TRG_Detect_Vector[6]),
	.C(Input_Data_Part_0_TRG_Detect_Vector[0]),
	.Y(Trigger_Edge_Location_i_a3_1_Z[0])
);
defparam \Trigger_Edge_Location_i_a3_1[0] .INIT=8'h80;
// @107:158
  CFG3 un2_control_abort_5_i_i_a2_0 (
	.A(Trigger_Main_0_Control_Busy_Out),
	.B(un11_enable_acquisition),
	.C(FIFO_Event_A_Full),
	.Y(N_235)
);
defparam un2_control_abort_5_i_i_a2_0.INIT=8'h02;
// @107:118
  CFG4 \Trigger_Edge_Location_i_a3[1]  (
	.A(Input_Data_Part_0_TRG_Detect_Vector[4]),
	.B(Input_Data_Part_0_TRG_Detect_Vector[3]),
	.C(Input_Data_Part_0_TRG_Detect_Vector[1]),
	.D(Input_Data_Part_0_TRG_Detect_Vector[2]),
	.Y(N_175)
);
defparam \Trigger_Edge_Location_i_a3[1] .INIT=16'h2022;
// @107:118
  CFG4 \Trigger_Edge_Location_i_a3_1[1]  (
	.A(Input_Data_Part_0_TRG_Detect_Vector[5]),
	.B(Input_Data_Part_0_TRG_Detect_Vector[4]),
	.C(Input_Data_Part_0_TRG_Detect_Vector[2]),
	.D(Input_Data_Part_0_TRG_Detect_Vector[1]),
	.Y(N_177)
);
defparam \Trigger_Edge_Location_i_a3_1[1] .INIT=16'h2000;
// @107:158
  CFG3 un2_control_abort_19_i_a3_0 (
	.A(Trigger_Main_0_Control_Busy_Out),
	.B(un33_trigger_edge_valid),
	.C(Remaining_Number_Of_Samples_Z[18]),
	.Y(N_189)
);
defparam un2_control_abort_19_i_a3_0.INIT=8'h01;
// @107:158
  CFG3 un2_control_abort_5_i_i_a2 (
	.A(Trigger_Main_0_Control_Busy_Out),
	.B(un33_trigger_edge_valid),
	.C(FIFO_Event_A_Full),
	.Y(N_234)
);
defparam un2_control_abort_5_i_i_a2.INIT=8'h01;
// @107:158
  CFG3 un2_control_abort_8_i_0_o3 (
	.A(Trigger_Main_0_Control_Busy_Out),
	.B(un11_enable_acquisition),
	.C(FIFO_Event_A_Full),
	.Y(N_155)
);
defparam un2_control_abort_8_i_0_o3.INIT=8'hF8;
// @107:118
  CFG4 \Trigger_Edge_Location_i_0[1]  (
	.A(Input_Data_Part_0_TRG_Detect_Vector[2]),
	.B(N_175),
	.C(Input_Data_Part_0_TRG_Detect_Vector[5]),
	.D(Input_Data_Part_0_TRG_Detect_Vector[3]),
	.Y(Trigger_Edge_Location_i_0_Z[1])
);
defparam \Trigger_Edge_Location_i_0[1] .INIT=16'hCCDC;
// @107:118
  CFG4 \Trigger_Edge_Location_i_2_tz[0]  (
	.A(Input_Data_Part_0_TRG_Detect_Vector[5]),
	.B(Input_Data_Part_0_TRG_Detect_Vector[6]),
	.C(Input_Data_Part_0_TRG_Detect_Vector[4]),
	.D(Input_Data_Part_0_TRG_Detect_Vector[3]),
	.Y(Trigger_Edge_Location_i_2_tz_Z[0])
);
defparam \Trigger_Edge_Location_i_2_tz[0] .INIT=16'h00F4;
// @107:246
  CFG4 \Event_Counter.un11_enable_acquisition_0_a2_0_o2  (
	.A(Remaining_Number_Of_Samples_Z[0]),
	.B(Remaining_Number_Of_Samples_Z[3]),
	.C(Remaining_Number_Of_Samples_Z[2]),
	.D(Remaining_Number_Of_Samples_Z[1]),
	.Y(N_114)
);
defparam \Event_Counter.un11_enable_acquisition_0_a2_0_o2 .INIT=16'h3337;
// @107:118
  CFG4 \Trigger_Edge_Location_i_o3[2]  (
	.A(Input_Data_Part_0_TRG_Detect_Vector[1]),
	.B(N_157),
	.C(Input_Data_Part_0_TRG_Detect_Vector[3]),
	.D(Input_Data_Part_0_TRG_Detect_Vector[2]),
	.Y(Trigger_Edge_Location_i_o3_Z[2])
);
defparam \Trigger_Edge_Location_i_o3[2] .INIT=16'hDDFC;
// @107:158
  CFG3 \Event_Counter.ALL_FIFO_Enable_0_2_iv_i  (
	.A(Trigger_Main_0_Control_Busy_Out),
	.B(un33_trigger_edge_valid),
	.C(FIFO_Event_A_Full),
	.Y(ALL_FIFO_Enable_0_2_iv_i)
);
defparam \Event_Counter.ALL_FIFO_Enable_0_2_iv_i .INIT=8'hAE;
// @107:158
  CFG3 un2_control_abort_4_i_i_0 (
	.A(Remaining_Number_Of_Samples_Z[3]),
	.B(N_235),
	.C(N_234),
	.Y(un2_control_abort_4_i_i_0_Z)
);
defparam un2_control_abort_4_i_i_0.INIT=8'hE4;
// @107:158
  CFG4 un2_control_abort_18_0_0_0 (
	.A(un3_remaining_number_of_samples_cry_14_S),
	.B(Remaining_Number_Of_Samples_Z[17]),
	.C(N_234),
	.D(N_235),
	.Y(un2_control_abort_18_0_0_0_Z)
);
defparam un2_control_abort_18_0_0_0.INIT=16'hEAC0;
// @107:158
  CFG4 un2_control_abort_5_i_i_0 (
	.A(un3_remaining_number_of_samples_cry_1_S),
	.B(Remaining_Number_Of_Samples_Z[4]),
	.C(N_234),
	.D(N_235),
	.Y(un2_control_abort_5_i_i_0_Z)
);
defparam un2_control_abort_5_i_i_0.INIT=16'hEAC0;
// @107:158
  CFG4 un2_control_abort_19_i_1 (
	.A(un3_remaining_number_of_samples_cry_15_S),
	.B(Trigger_Main_0_Control_Busy_Out),
	.C(N_189),
	.D(N_155),
	.Y(un2_control_abort_19_i_1_Z)
);
defparam un2_control_abort_19_i_1.INIT=16'hFFF4;
// @107:118
  CFG4 \Trigger_Edge_Location_i_1[0]  (
	.A(Input_Data_Part_0_TRG_Detect_Vector[5]),
	.B(Input_Data_Part_0_TRG_Detect_Vector[4]),
	.C(Trigger_Edge_Location_i_a3_1_Z[0]),
	.D(Trigger_Edge_Location_i_0_Z[0]),
	.Y(Trigger_Edge_Location_i_1_Z[0])
);
defparam \Trigger_Edge_Location_i_1[0] .INIT=16'hFFD0;
// @107:174
  CFG4 Event_End_In_Frame_3_0_0_a3_16 (
	.A(Event_End_In_Frame_3_0_0_a3_16_11_Z),
	.B(Event_End_In_Frame_3_0_0_a3_16_10_Z),
	.C(Event_End_In_Frame_3_0_0_a3_16_9_Z),
	.D(Event_End_In_Frame_3_0_0_a3_16_8_Z),
	.Y(N_226_16)
);
defparam Event_End_In_Frame_3_0_0_a3_16.INIT=16'h8000;
// @107:158
  CFG3 Enable_Acquisition_RNO (
	.A(un33_trigger_edge_valid),
	.B(Trigger_Main_0_Control_Busy_Out),
	.C(N_155),
	.Y(N_91_i)
);
defparam Enable_Acquisition_RNO.INIT=8'h0E;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO[2]  (
	.A(Remaining_Number_Of_Samples_Z[2]),
	.B(un18_remaining_number_of_samples_cry_2_S),
	.C(N_155),
	.D(N_156),
	.Y(N_89_i)
);
defparam \Remaining_Number_Of_Samples_RNO[2] .INIT=16'h0A0C;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO[1]  (
	.A(Remaining_Number_Of_Samples_Z[1]),
	.B(un18_remaining_number_of_samples_cry_1_S),
	.C(N_155),
	.D(N_156),
	.Y(N_90_i)
);
defparam \Remaining_Number_Of_Samples_RNO[1] .INIT=16'h0A0C;
// @107:158
  CFG3 un2_control_abort_5_i_i (
	.A(un2_control_abort_5_i_i_0_Z),
	.B(un18_remaining_number_of_samples_cry_4_S),
	.C(un36_trigger_edge_valid),
	.Y(N_7)
);
defparam un2_control_abort_5_i_i.INIT=8'hEA;
// @107:158
  CFG3 un2_control_abort_4_i_i (
	.A(un2_control_abort_4_i_i_0_Z),
	.B(un18_remaining_number_of_samples_cry_3_S),
	.C(un36_trigger_edge_valid),
	.Y(un2_control_abort_4_i_i_Z)
);
defparam un2_control_abort_4_i_i.INIT=8'hEA;
// @107:158
  CFG3 un2_control_abort_18_0_0 (
	.A(un2_control_abort_18_0_0_0_Z),
	.B(un18_remaining_number_of_samples_cry_17_S),
	.C(un36_trigger_edge_valid),
	.Y(un2_control_abort_18_0_0_Z)
);
defparam un2_control_abort_18_0_0.INIT=8'hEA;
// @107:246
  CFG2 \Event_Counter.un11_enable_acquisition_0_a2_0_a3  (
	.A(N_226_16),
	.B(N_114),
	.Y(un11_enable_acquisition)
);
defparam \Event_Counter.un11_enable_acquisition_0_a2_0_a3 .INIT=4'h8;
// @107:285
  CFG2 \Event_Counter.un33_trigger_edge_valid  (
	.A(Trigger_Edge_Location_i_0_0),
	.B(Trigger_Control_0_Control_Enable),
	.Y(un33_trigger_edge_valid)
);
defparam \Event_Counter.un33_trigger_edge_valid .INIT=4'h8;
// @107:174
  CFG4 Event_End_In_Frame_3_0_0 (
	.A(FIFO_Event_A_Full),
	.B(N_114),
	.C(Trigger_Main_0_Control_Busy_Out),
	.D(N_226_16),
	.Y(Event_End_In_Frame_3)
);
defparam Event_End_In_Frame_3_0_0.INIT=16'hE0A0;
// @107:158
  CFG3 \Remaining_Number_Of_Samples_RNO[18]  (
	.A(un18_remaining_number_of_samples_cry_18_S),
	.B(un2_control_abort_19_i_1_Z),
	.C(N_156),
	.Y(N_146_i)
);
defparam \Remaining_Number_Of_Samples_RNO[18] .INIT=8'h32;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO[0]  (
	.A(Remaining_Number_Of_Samples_Z[0]),
	.B(un18_remaining_number_of_samples_cry_0_Y),
	.C(N_155),
	.D(N_156),
	.Y(N_144_i)
);
defparam \Remaining_Number_Of_Samples_RNO[0] .INIT=16'h0A0C;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Trigger_Main */

module Trigger_Control (
  C_addr_frame,
  C_read_data_frame,
  Trigger_Control_0_Control_Sample_Per_Event,
  C_write_data_frame,
  Trigger_Top_Part_0_TRG_Threshold,
  Trigger_Edge_Location_i_0_0,
  state_reg_i_0,
  C_write_read,
  C_enable_cmd,
  Trigger_Control_0_Control_Enable,
  REG_Test_Generator_Enable_1z,
  Reset_N,
  Trigger_Main_0_Control_Busy_Out,
  Clock,
  dff_arst
)
;
input [7:0] C_addr_frame ;
output [15:0] C_read_data_frame ;
output [19:0] Trigger_Control_0_Control_Sample_Per_Event ;
input [15:0] C_write_data_frame ;
output [11:0] Trigger_Top_Part_0_TRG_Threshold ;
input Trigger_Edge_Location_i_0_0 ;
output state_reg_i_0 ;
input C_write_read ;
input C_enable_cmd ;
output Trigger_Control_0_Control_Enable ;
output REG_Test_Generator_Enable_1z ;
input Reset_N ;
input Trigger_Main_0_Control_Busy_Out ;
input Clock ;
input dff_arst ;
wire Trigger_Edge_Location_i_0_0 ;
wire state_reg_i_0 ;
wire C_write_read ;
wire C_enable_cmd ;
wire Trigger_Control_0_Control_Enable ;
wire REG_Test_Generator_Enable_1z ;
wire Reset_N ;
wire Trigger_Main_0_Control_Busy_Out ;
wire Clock ;
wire dff_arst ;
wire [5:0] state_reg_Z;
wire [31:0] Counter_Incoming_Events_Z;
wire [31:31] Counter_Incoming_Events_s_Z;
wire [30:0] Counter_Incoming_Events_s;
wire [31:0] Counter_Processed_Events_Z;
wire [31:0] Counter_Processed_Events_s;
wire [0:0] state_reg_ns;
wire [15:4] REG_Sample_Per_Event_M_Z;
wire [15:0] read_data_frame_13;
wire [15:0] REG_Set_Number_of_Events_M_Z;
wire [15:0] REG_Set_Number_of_Events_L_Z;
wire [31:0] finite_event_counter_Z;
wire [31:1] finite_event_counter_3;
wire [0:0] finite_event_counter_RNI8TL12_Y;
wire [1:1] finite_event_counter_RNIQVKB2_Y;
wire [2:2] finite_event_counter_RNID3KL2_Y;
wire [3:3] finite_event_counter_RNI18JV2_Y;
wire [4:4] finite_event_counter_RNIMDI93_Y;
wire [5:5] finite_event_counter_RNICKHJ3_Y;
wire [6:6] finite_event_counter_RNI3SGT3_Y;
wire [7:7] finite_event_counter_RNIR4G74_Y;
wire [8:8] finite_event_counter_RNIKEFH4_Y;
wire [9:9] finite_event_counter_RNIEPER4_Y;
wire [10:10] finite_event_counter_RNIG2F45_Y;
wire [11:11] finite_event_counter_RNIJCFD5_Y;
wire [12:12] finite_event_counter_RNINNFM5_Y;
wire [13:13] finite_event_counter_RNIS3GV5_Y;
wire [14:14] finite_event_counter_RNI2HG86_Y;
wire [15:15] finite_event_counter_RNI9VGH6_Y;
wire [16:16] finite_event_counter_RNIHEHQ6_Y;
wire [17:17] finite_event_counter_RNIQUH37_Y;
wire [18:18] finite_event_counter_RNI4GIC7_Y;
wire [19:19] finite_event_counter_RNIF2JL7_Y;
wire [20:20] finite_event_counter_RNIIDKU7_Y;
wire [21:21] finite_event_counter_RNIMPL78_Y;
wire [22:22] finite_event_counter_RNIR6NG8_Y;
wire [23:23] finite_event_counter_RNI1LOP8_Y;
wire [24:24] finite_event_counter_RNI84Q29_Y;
wire [25:25] finite_event_counter_RNIGKRB9_Y;
wire [26:26] finite_event_counter_RNIP5TK9_Y;
wire [27:27] finite_event_counter_RNI3OUT9_Y;
wire [28:28] finite_event_counter_RNIEB07A_Y;
wire [29:29] finite_event_counter_RNIQV1GA_Y;
wire [31:31] finite_event_counter_RNI3R62B_FCO;
wire [31:31] finite_event_counter_RNI3R62B_Y;
wire [30:30] finite_event_counter_RNIUC4PA_Y;
wire [30:0] Counter_Processed_Events_cry;
wire [0:0] Counter_Processed_Events_RNIP7OT_Y;
wire [1:1] Counter_Processed_Events_RNID22E1_Y;
wire [2:2] Counter_Processed_Events_RNI2UBU1_Y;
wire [3:3] Counter_Processed_Events_RNIOQLE2_Y;
wire [4:4] Counter_Processed_Events_RNIFOVU2_Y;
wire [5:5] Counter_Processed_Events_RNI7N9F3_Y;
wire [6:6] Counter_Processed_Events_RNI0NJV3_Y;
wire [7:7] Counter_Processed_Events_RNIQNTF4_Y;
wire [8:8] Counter_Processed_Events_RNILP705_Y;
wire [9:9] Counter_Processed_Events_RNIHSHG5_Y;
wire [10:10] Counter_Processed_Events_RNILP6C6_Y;
wire [11:11] Counter_Processed_Events_RNIQNR77_Y;
wire [12:12] Counter_Processed_Events_RNI0NG38_Y;
wire [13:13] Counter_Processed_Events_RNI7N5V8_Y;
wire [14:14] Counter_Processed_Events_RNIFOQQ9_Y;
wire [15:15] Counter_Processed_Events_RNIOQFMA_Y;
wire [16:16] Counter_Processed_Events_RNI2U4IB_Y;
wire [17:17] Counter_Processed_Events_RNID2QDC_Y;
wire [18:18] Counter_Processed_Events_RNIP7F9D_Y;
wire [19:19] Counter_Processed_Events_RNI6E45E_Y;
wire [20:20] Counter_Processed_Events_RNIBDQ0F_Y;
wire [21:21] Counter_Processed_Events_RNIHDGSF_Y;
wire [22:22] Counter_Processed_Events_RNIOE6OG_Y;
wire [23:23] Counter_Processed_Events_RNI0HSJH_Y;
wire [24:24] Counter_Processed_Events_RNI9KIFI_Y;
wire [25:25] Counter_Processed_Events_RNIJO8BJ_Y;
wire [26:26] Counter_Processed_Events_RNIUTU6K_Y;
wire [27:27] Counter_Processed_Events_RNIA4L2L_Y;
wire [28:28] Counter_Processed_Events_RNINBBUL_Y;
wire [29:29] Counter_Processed_Events_RNI5K1QM_Y;
wire [31:31] Counter_Processed_Events_RNO_FCO;
wire [31:31] Counter_Processed_Events_RNO_Y;
wire [30:30] Counter_Processed_Events_RNIBLOLN_Y;
wire [0:0] Counter_Incoming_Events_cry_cy_S;
wire [0:0] Counter_Incoming_Events_cry_cy_Y;
wire [30:0] Counter_Incoming_Events_cry_Z;
wire [30:0] Counter_Incoming_Events_cry_Y;
wire [31:31] Counter_Incoming_Events_s_FCO;
wire [31:31] Counter_Incoming_Events_s_Y;
wire [32:1] un1_finite_event_counter_4;
wire [0:0] state_reg_ns_0_0_0_a3_1_0_Z;
wire [13:0] REG_Set_Number_of_Events_M_m;
wire [15:1] read_data_frame_13_0_iv_1_Z;
wire [15:1] read_data_frame_13_0_iv_0_Z;
wire [0:0] read_data_frame_13_iv_2_Z;
wire [11:1] read_data_frame_13_0_iv_4_Z;
wire [13:2] read_data_frame_13_0_iv_2_Z;
wire [0:0] read_data_frame_13_iv_6_Z;
wire [0:0] read_data_frame_13_iv_4_Z;
wire [0:0] read_data_frame_13_iv_3_Z;
wire [11:1] read_data_frame_13_0_iv_6_Z;
wire [15:1] read_data_frame_13_0_iv_3_Z;
wire [15:12] read_data_frame_13_0_iv_5_Z;
wire [0:0] read_data_frame_13_iv_8_Z;
wire ACQ_Counters_Reset_Z ;
wire ACQ_Counters_Reset_i ;
wire VCC ;
wire Counter_Incoming_Eventse ;
wire GND ;
wire Counter_Processed_Eventse ;
wire Internal_Enable_Reset_Z ;
wire Internal_Enable_Reset_0_sqmuxa_Z ;
wire REQ_Counters_Reset_Z ;
wire N_38_i ;
wire N_247_i ;
wire N_272_i ;
wire N_26_i ;
wire REG_Threshold_1_sqmuxa ;
wire last_Control_Busy_Out_Z ;
wire last_Control_Trigger_Out_Z ;
wire REG_Test_Generator_Enable_1_sqmuxa ;
wire REG_Enable_4_Z ;
wire un1_internal_write_signal_0_0_0_0_Z ;
wire un1_ACQ_Counters_Reset_0_0_0_0_Z ;
wire REG_Sample_Per_Event_L_1_sqmuxa ;
wire REG_Sample_Per_Event_M_1_sqmuxa ;
wire REG_Set_Number_of_Events_M_1_sqmuxa ;
wire REG_Set_Number_of_Events_L_1_sqmuxa ;
wire finite_event_counter8 ;
wire un1_finite_event_counter ;
wire finite_event_counter_3_cry_0_cy ;
wire last_Control_Trigger_Out_RNINRMN1_S ;
wire last_Control_Trigger_Out_RNINRMN1_Y ;
wire finite_event_counter_3_cry_0 ;
wire finite_event_counter_3_cry_1 ;
wire finite_event_counter_3_cry_2 ;
wire finite_event_counter_3_cry_3 ;
wire finite_event_counter_3_cry_4 ;
wire finite_event_counter_3_cry_5 ;
wire finite_event_counter_3_cry_6 ;
wire finite_event_counter_3_cry_7 ;
wire finite_event_counter_3_cry_8 ;
wire finite_event_counter_3_cry_9 ;
wire finite_event_counter_3_cry_10 ;
wire finite_event_counter_3_cry_11 ;
wire finite_event_counter_3_cry_12 ;
wire finite_event_counter_3_cry_13 ;
wire finite_event_counter_3_cry_14 ;
wire finite_event_counter_3_cry_15 ;
wire finite_event_counter_3_cry_16 ;
wire finite_event_counter_3_cry_17 ;
wire finite_event_counter_3_cry_18 ;
wire finite_event_counter_3_cry_19 ;
wire finite_event_counter_3_cry_20 ;
wire finite_event_counter_3_cry_21 ;
wire finite_event_counter_3_cry_22 ;
wire finite_event_counter_3_cry_23 ;
wire finite_event_counter_3_cry_24 ;
wire finite_event_counter_3_cry_25 ;
wire finite_event_counter_3_cry_26 ;
wire finite_event_counter_3_cry_27 ;
wire finite_event_counter_3_cry_28 ;
wire finite_event_counter_3_cry_29 ;
wire finite_event_counter_3_cry_30 ;
wire Counter_Processed_Events_cry_cy ;
wire REQ_Counters_Reset_RNI6EED_S ;
wire REQ_Counters_Reset_RNI6EED_Y ;
wire Counter_Incoming_Events_cry_cy ;
wire un1_finite_event_counter_cry_0 ;
wire un1_finite_event_counter_cry_0_S ;
wire un1_finite_event_counter_cry_0_Y ;
wire un1_finite_event_counter_cry_1 ;
wire un1_finite_event_counter_cry_1_S ;
wire un1_finite_event_counter_cry_1_Y ;
wire un1_finite_event_counter_cry_2 ;
wire un1_finite_event_counter_cry_2_S ;
wire un1_finite_event_counter_cry_2_Y ;
wire un1_finite_event_counter_cry_3 ;
wire un1_finite_event_counter_cry_3_S ;
wire un1_finite_event_counter_cry_3_Y ;
wire un1_finite_event_counter_cry_4 ;
wire un1_finite_event_counter_cry_4_S ;
wire un1_finite_event_counter_cry_4_Y ;
wire un1_finite_event_counter_cry_5 ;
wire un1_finite_event_counter_cry_5_S ;
wire un1_finite_event_counter_cry_5_Y ;
wire un1_finite_event_counter_cry_6 ;
wire un1_finite_event_counter_cry_6_S ;
wire un1_finite_event_counter_cry_6_Y ;
wire un1_finite_event_counter_cry_7 ;
wire un1_finite_event_counter_cry_7_S ;
wire un1_finite_event_counter_cry_7_Y ;
wire un1_finite_event_counter_cry_8 ;
wire un1_finite_event_counter_cry_8_S ;
wire un1_finite_event_counter_cry_8_Y ;
wire un1_finite_event_counter_cry_9 ;
wire un1_finite_event_counter_cry_9_S ;
wire un1_finite_event_counter_cry_9_Y ;
wire un1_finite_event_counter_cry_10 ;
wire un1_finite_event_counter_cry_10_S ;
wire un1_finite_event_counter_cry_10_Y ;
wire un1_finite_event_counter_cry_11 ;
wire un1_finite_event_counter_cry_11_S ;
wire un1_finite_event_counter_cry_11_Y ;
wire un1_finite_event_counter_cry_12 ;
wire un1_finite_event_counter_cry_12_S ;
wire un1_finite_event_counter_cry_12_Y ;
wire un1_finite_event_counter_cry_13 ;
wire un1_finite_event_counter_cry_13_S ;
wire un1_finite_event_counter_cry_13_Y ;
wire un1_finite_event_counter_cry_14 ;
wire un1_finite_event_counter_cry_14_S ;
wire un1_finite_event_counter_cry_14_Y ;
wire un1_finite_event_counter_cry_15 ;
wire un1_finite_event_counter_cry_15_S ;
wire un1_finite_event_counter_cry_15_Y ;
wire un1_finite_event_counter_cry_16 ;
wire un1_finite_event_counter_cry_16_S ;
wire un1_finite_event_counter_cry_16_Y ;
wire un1_finite_event_counter_cry_17 ;
wire un1_finite_event_counter_cry_17_S ;
wire un1_finite_event_counter_cry_17_Y ;
wire un1_finite_event_counter_cry_18 ;
wire un1_finite_event_counter_cry_18_S ;
wire un1_finite_event_counter_cry_18_Y ;
wire un1_finite_event_counter_cry_19 ;
wire un1_finite_event_counter_cry_19_S ;
wire un1_finite_event_counter_cry_19_Y ;
wire un1_finite_event_counter_cry_20 ;
wire un1_finite_event_counter_cry_20_S ;
wire un1_finite_event_counter_cry_20_Y ;
wire un1_finite_event_counter_cry_21 ;
wire un1_finite_event_counter_cry_21_S ;
wire un1_finite_event_counter_cry_21_Y ;
wire un1_finite_event_counter_cry_22 ;
wire un1_finite_event_counter_cry_22_S ;
wire un1_finite_event_counter_cry_22_Y ;
wire un1_finite_event_counter_cry_23 ;
wire un1_finite_event_counter_cry_23_S ;
wire un1_finite_event_counter_cry_23_Y ;
wire un1_finite_event_counter_cry_24 ;
wire un1_finite_event_counter_cry_24_S ;
wire un1_finite_event_counter_cry_24_Y ;
wire un1_finite_event_counter_cry_25 ;
wire un1_finite_event_counter_cry_25_S ;
wire un1_finite_event_counter_cry_25_Y ;
wire un1_finite_event_counter_cry_26 ;
wire un1_finite_event_counter_cry_26_S ;
wire un1_finite_event_counter_cry_26_Y ;
wire un1_finite_event_counter_cry_27 ;
wire un1_finite_event_counter_cry_27_S ;
wire un1_finite_event_counter_cry_27_Y ;
wire un1_finite_event_counter_cry_28 ;
wire un1_finite_event_counter_cry_28_S ;
wire un1_finite_event_counter_cry_28_Y ;
wire un1_finite_event_counter_cry_29 ;
wire un1_finite_event_counter_cry_29_S ;
wire un1_finite_event_counter_cry_29_Y ;
wire un1_finite_event_counter_cry_30 ;
wire un1_finite_event_counter_cry_30_S ;
wire un1_finite_event_counter_cry_30_Y ;
wire un1_finite_event_counter_s_32_FCO ;
wire internal_enable_reset7 ;
wire un1_finite_event_counter_s_32_Y ;
wire un1_finite_event_counter_cry_31 ;
wire un1_finite_event_counter_cry_31_S ;
wire un1_finite_event_counter_cry_31_Y ;
wire un1_finite_event_counter_4_cry_0 ;
wire un1_finite_event_counter_4_cry_0_S ;
wire un1_finite_event_counter_4_cry_0_Y ;
wire un1_finite_event_counter_4_cry_1 ;
wire un1_finite_event_counter_4_cry_1_Y ;
wire un1_finite_event_counter_4_cry_2 ;
wire un1_finite_event_counter_4_cry_2_Y ;
wire un1_finite_event_counter_4_cry_3 ;
wire un1_finite_event_counter_4_cry_3_Y ;
wire un1_finite_event_counter_4_cry_4 ;
wire un1_finite_event_counter_4_cry_4_Y ;
wire un1_finite_event_counter_4_cry_5 ;
wire un1_finite_event_counter_4_cry_5_Y ;
wire un1_finite_event_counter_4_cry_6 ;
wire un1_finite_event_counter_4_cry_6_Y ;
wire un1_finite_event_counter_4_cry_7 ;
wire un1_finite_event_counter_4_cry_7_Y ;
wire un1_finite_event_counter_4_cry_8 ;
wire un1_finite_event_counter_4_cry_8_Y ;
wire un1_finite_event_counter_4_cry_9 ;
wire un1_finite_event_counter_4_cry_9_Y ;
wire un1_finite_event_counter_4_cry_10 ;
wire un1_finite_event_counter_4_cry_10_Y ;
wire un1_finite_event_counter_4_cry_11 ;
wire un1_finite_event_counter_4_cry_11_Y ;
wire un1_finite_event_counter_4_cry_12 ;
wire un1_finite_event_counter_4_cry_12_Y ;
wire un1_finite_event_counter_4_cry_13 ;
wire un1_finite_event_counter_4_cry_13_Y ;
wire un1_finite_event_counter_4_cry_14 ;
wire un1_finite_event_counter_4_cry_14_Y ;
wire un1_finite_event_counter_4_cry_15 ;
wire un1_finite_event_counter_4_cry_15_Y ;
wire un1_finite_event_counter_4_cry_16 ;
wire un1_finite_event_counter_4_cry_16_Y ;
wire un1_finite_event_counter_4_cry_17 ;
wire un1_finite_event_counter_4_cry_17_Y ;
wire un1_finite_event_counter_4_cry_18 ;
wire un1_finite_event_counter_4_cry_18_Y ;
wire un1_finite_event_counter_4_cry_19 ;
wire un1_finite_event_counter_4_cry_19_Y ;
wire un1_finite_event_counter_4_cry_20 ;
wire un1_finite_event_counter_4_cry_20_Y ;
wire un1_finite_event_counter_4_cry_21 ;
wire un1_finite_event_counter_4_cry_21_Y ;
wire un1_finite_event_counter_4_cry_22 ;
wire un1_finite_event_counter_4_cry_22_Y ;
wire un1_finite_event_counter_4_cry_23 ;
wire un1_finite_event_counter_4_cry_23_Y ;
wire un1_finite_event_counter_4_cry_24 ;
wire un1_finite_event_counter_4_cry_24_Y ;
wire un1_finite_event_counter_4_cry_25 ;
wire un1_finite_event_counter_4_cry_25_Y ;
wire un1_finite_event_counter_4_cry_26 ;
wire un1_finite_event_counter_4_cry_26_Y ;
wire un1_finite_event_counter_4_cry_27 ;
wire un1_finite_event_counter_4_cry_27_Y ;
wire un1_finite_event_counter_4_cry_28 ;
wire un1_finite_event_counter_4_cry_28_Y ;
wire un1_finite_event_counter_4_cry_29 ;
wire un1_finite_event_counter_4_cry_29_Y ;
wire un1_finite_event_counter_4_cry_30 ;
wire un1_finite_event_counter_4_cry_30_Y ;
wire un1_finite_event_counter_4_cry_31_Y ;
wire un23_read_signal_0_a2_2_a2_2_a2_2_a2_Z ;
wire un21_read_signal_0_a2_2_a2_2_a2_2_a2_Z ;
wire N_74 ;
wire N_72 ;
wire un1_ACQ_Counters_Reset_0_0_0_0_a3_1_Z ;
wire un1_finite_event_counterlto31_i_a2_23 ;
wire un1_finite_event_counterlto31_i_a2_22 ;
wire un1_finite_event_counterlto31_i_a2_21 ;
wire un1_finite_event_counterlto31_i_a2_20 ;
wire un1_finite_event_counterlto31_i_a2_19 ;
wire un1_finite_event_counterlto31_i_a2_18 ;
wire un1_finite_event_counterlto31_i_a2_17 ;
wire un1_finite_event_counterlto31_i_a2_16 ;
wire N_67 ;
wire REG_Test_Generator_Enable_1_sqmuxa_0_a2_0_a2_3_a3_0_a2_1_Z ;
wire un1_finite_event_counterlto31_i_a2_29 ;
wire un1_finite_event_counterlto31_i_a2_28 ;
wire REG_Test_Generator_Enable_m ;
wire N_76 ;
wire N_70 ;
wire un13_read_signal_0_a2_0_a2_0_a3_0_a3_Z ;
wire un15_read_signal_0_a2_3_a2_3_a3_0_a3_Z ;
wire un5_read_signal_0_a2_0_a2_0_a2_0_a2_Z ;
wire un7_read_signal_0_a2_0_a2_0_a2_0_a2_Z ;
wire un19_read_signal_0_a2_1_a2_0_a3_0_a3_Z ;
wire un17_read_signal_0_a2_0_a2_1_a3_0_a3_Z ;
wire N_75 ;
wire REG_Enable_m ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
  CFG1 \state_reg_RNIL2Q[5]  (
	.A(state_reg_Z[5]),
	.Y(state_reg_i_0)
);
defparam \state_reg_RNIL2Q[5] .INIT=2'h1;
  CFG1 REQ_Counters_Reset_RNO (
	.A(ACQ_Counters_Reset_Z),
	.Y(ACQ_Counters_Reset_i)
);
defparam REQ_Counters_Reset_RNO.INIT=2'h1;
// @113:347
  SLE \Counter_Incoming_Events[31]  (
	.Q(Counter_Incoming_Events_Z[31]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s_Z[31]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Incoming_Events[30]  (
	.Q(Counter_Incoming_Events_Z[30]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[30]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Incoming_Events[29]  (
	.Q(Counter_Incoming_Events_Z[29]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[29]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Incoming_Events[28]  (
	.Q(Counter_Incoming_Events_Z[28]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[28]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Incoming_Events[27]  (
	.Q(Counter_Incoming_Events_Z[27]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[27]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Incoming_Events[26]  (
	.Q(Counter_Incoming_Events_Z[26]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[26]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Incoming_Events[25]  (
	.Q(Counter_Incoming_Events_Z[25]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[25]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Incoming_Events[24]  (
	.Q(Counter_Incoming_Events_Z[24]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[24]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Incoming_Events[23]  (
	.Q(Counter_Incoming_Events_Z[23]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[23]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Incoming_Events[22]  (
	.Q(Counter_Incoming_Events_Z[22]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[22]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Incoming_Events[21]  (
	.Q(Counter_Incoming_Events_Z[21]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[21]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Incoming_Events[20]  (
	.Q(Counter_Incoming_Events_Z[20]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[20]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Incoming_Events[19]  (
	.Q(Counter_Incoming_Events_Z[19]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[19]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Incoming_Events[18]  (
	.Q(Counter_Incoming_Events_Z[18]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[18]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Incoming_Events[17]  (
	.Q(Counter_Incoming_Events_Z[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[17]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Incoming_Events[16]  (
	.Q(Counter_Incoming_Events_Z[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[16]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Incoming_Events[15]  (
	.Q(Counter_Incoming_Events_Z[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[15]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Incoming_Events[14]  (
	.Q(Counter_Incoming_Events_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[14]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Incoming_Events[13]  (
	.Q(Counter_Incoming_Events_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[13]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Incoming_Events[12]  (
	.Q(Counter_Incoming_Events_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[12]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Incoming_Events[11]  (
	.Q(Counter_Incoming_Events_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[11]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Incoming_Events[10]  (
	.Q(Counter_Incoming_Events_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[10]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Incoming_Events[9]  (
	.Q(Counter_Incoming_Events_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[9]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Incoming_Events[8]  (
	.Q(Counter_Incoming_Events_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[8]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Incoming_Events[7]  (
	.Q(Counter_Incoming_Events_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[7]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Incoming_Events[6]  (
	.Q(Counter_Incoming_Events_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[6]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Incoming_Events[5]  (
	.Q(Counter_Incoming_Events_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[5]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Incoming_Events[4]  (
	.Q(Counter_Incoming_Events_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[4]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Incoming_Events[3]  (
	.Q(Counter_Incoming_Events_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[3]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Incoming_Events[2]  (
	.Q(Counter_Incoming_Events_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[2]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Incoming_Events[1]  (
	.Q(Counter_Incoming_Events_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[1]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Incoming_Events[0]  (
	.Q(Counter_Incoming_Events_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[0]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Processed_Events[31]  (
	.Q(Counter_Processed_Events_Z[31]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[31]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Processed_Events[30]  (
	.Q(Counter_Processed_Events_Z[30]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[30]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Processed_Events[29]  (
	.Q(Counter_Processed_Events_Z[29]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[29]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Processed_Events[28]  (
	.Q(Counter_Processed_Events_Z[28]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[28]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Processed_Events[27]  (
	.Q(Counter_Processed_Events_Z[27]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[27]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Processed_Events[26]  (
	.Q(Counter_Processed_Events_Z[26]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[26]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Processed_Events[25]  (
	.Q(Counter_Processed_Events_Z[25]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[25]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Processed_Events[24]  (
	.Q(Counter_Processed_Events_Z[24]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[24]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Processed_Events[23]  (
	.Q(Counter_Processed_Events_Z[23]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[23]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Processed_Events[22]  (
	.Q(Counter_Processed_Events_Z[22]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[22]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Processed_Events[21]  (
	.Q(Counter_Processed_Events_Z[21]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[21]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Processed_Events[20]  (
	.Q(Counter_Processed_Events_Z[20]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[20]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Processed_Events[19]  (
	.Q(Counter_Processed_Events_Z[19]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[19]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Processed_Events[18]  (
	.Q(Counter_Processed_Events_Z[18]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[18]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Processed_Events[17]  (
	.Q(Counter_Processed_Events_Z[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[17]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Processed_Events[16]  (
	.Q(Counter_Processed_Events_Z[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[16]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Processed_Events[15]  (
	.Q(Counter_Processed_Events_Z[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[15]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Processed_Events[14]  (
	.Q(Counter_Processed_Events_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[14]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Processed_Events[13]  (
	.Q(Counter_Processed_Events_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[13]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Processed_Events[12]  (
	.Q(Counter_Processed_Events_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[12]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Processed_Events[11]  (
	.Q(Counter_Processed_Events_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[11]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Processed_Events[10]  (
	.Q(Counter_Processed_Events_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[10]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Processed_Events[9]  (
	.Q(Counter_Processed_Events_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[9]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Processed_Events[8]  (
	.Q(Counter_Processed_Events_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[8]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Processed_Events[7]  (
	.Q(Counter_Processed_Events_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[7]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Processed_Events[6]  (
	.Q(Counter_Processed_Events_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[6]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Processed_Events[5]  (
	.Q(Counter_Processed_Events_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[5]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Processed_Events[4]  (
	.Q(Counter_Processed_Events_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[4]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Processed_Events[3]  (
	.Q(Counter_Processed_Events_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[3]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Processed_Events[2]  (
	.Q(Counter_Processed_Events_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[2]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Processed_Events[1]  (
	.Q(Counter_Processed_Events_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[1]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE \Counter_Processed_Events[0]  (
	.Q(Counter_Processed_Events_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[0]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:391
  SLE Internal_Enable_Reset (
	.Q(Internal_Enable_Reset_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Internal_Enable_Reset_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE ACQ_Counters_Reset (
	.Q(ACQ_Counters_Reset_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(REQ_Counters_Reset_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:112
  SLE \state_reg[0]  (
	.Q(state_reg_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_38_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:112
  SLE \state_reg[1]  (
	.Q(state_reg_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_247_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:112
  SLE \state_reg[2]  (
	.Q(state_reg_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_272_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:112
  SLE \state_reg[3]  (
	.Q(state_reg_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:112
  SLE \state_reg[4]  (
	.Q(state_reg_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_26_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:112
  SLE \state_reg[5]  (
	.Q(state_reg_Z[5]),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Threshold[9]  (
	.Q(Trigger_Top_Part_0_TRG_Threshold[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[9]),
	.EN(REG_Threshold_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Threshold[8]  (
	.Q(Trigger_Top_Part_0_TRG_Threshold[8]),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[8]),
	.EN(REG_Threshold_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Threshold[7]  (
	.Q(Trigger_Top_Part_0_TRG_Threshold[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[7]),
	.EN(REG_Threshold_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Threshold[6]  (
	.Q(Trigger_Top_Part_0_TRG_Threshold[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[6]),
	.EN(REG_Threshold_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Threshold[5]  (
	.Q(Trigger_Top_Part_0_TRG_Threshold[5]),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[5]),
	.EN(REG_Threshold_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Threshold[4]  (
	.Q(Trigger_Top_Part_0_TRG_Threshold[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[4]),
	.EN(REG_Threshold_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Threshold[3]  (
	.Q(Trigger_Top_Part_0_TRG_Threshold[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[3]),
	.EN(REG_Threshold_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Threshold[2]  (
	.Q(Trigger_Top_Part_0_TRG_Threshold[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[2]),
	.EN(REG_Threshold_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Threshold[1]  (
	.Q(Trigger_Top_Part_0_TRG_Threshold[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[1]),
	.EN(REG_Threshold_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Threshold[0]  (
	.Q(Trigger_Top_Part_0_TRG_Threshold[0]),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[0]),
	.EN(REG_Threshold_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE last_Control_Busy_Out (
	.Q(last_Control_Busy_Out_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(Trigger_Main_0_Control_Busy_Out),
	.EN(Reset_N),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:347
  SLE last_Control_Trigger_Out (
	.Q(last_Control_Trigger_Out_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(Trigger_Edge_Location_i_0_0),
	.EN(Reset_N),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE REG_Test_Generator_Enable (
	.Q(REG_Test_Generator_Enable_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[0]),
	.EN(REG_Test_Generator_Enable_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE REG_Enable (
	.Q(Trigger_Control_0_Control_Enable),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(REG_Enable_4_Z),
	.EN(un1_internal_write_signal_0_0_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE REQ_Counters_Reset (
	.Q(REQ_Counters_Reset_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(ACQ_Counters_Reset_i),
	.EN(un1_ACQ_Counters_Reset_0_0_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Sample_Per_Event_L[12]  (
	.Q(Trigger_Control_0_Control_Sample_Per_Event[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[12]),
	.EN(REG_Sample_Per_Event_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Sample_Per_Event_L[11]  (
	.Q(Trigger_Control_0_Control_Sample_Per_Event[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[11]),
	.EN(REG_Sample_Per_Event_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Sample_Per_Event_L[10]  (
	.Q(Trigger_Control_0_Control_Sample_Per_Event[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[10]),
	.EN(REG_Sample_Per_Event_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Sample_Per_Event_L[9]  (
	.Q(Trigger_Control_0_Control_Sample_Per_Event[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[9]),
	.EN(REG_Sample_Per_Event_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Sample_Per_Event_L[8]  (
	.Q(Trigger_Control_0_Control_Sample_Per_Event[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[8]),
	.EN(REG_Sample_Per_Event_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Sample_Per_Event_L[7]  (
	.Q(Trigger_Control_0_Control_Sample_Per_Event[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[7]),
	.EN(REG_Sample_Per_Event_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Sample_Per_Event_L[6]  (
	.Q(Trigger_Control_0_Control_Sample_Per_Event[6]),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[6]),
	.EN(REG_Sample_Per_Event_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Sample_Per_Event_L[5]  (
	.Q(Trigger_Control_0_Control_Sample_Per_Event[5]),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[5]),
	.EN(REG_Sample_Per_Event_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Sample_Per_Event_L[4]  (
	.Q(Trigger_Control_0_Control_Sample_Per_Event[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[4]),
	.EN(REG_Sample_Per_Event_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Sample_Per_Event_L[3]  (
	.Q(Trigger_Control_0_Control_Sample_Per_Event[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[3]),
	.EN(REG_Sample_Per_Event_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Sample_Per_Event_L[2]  (
	.Q(Trigger_Control_0_Control_Sample_Per_Event[2]),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[2]),
	.EN(REG_Sample_Per_Event_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Sample_Per_Event_L[1]  (
	.Q(Trigger_Control_0_Control_Sample_Per_Event[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[1]),
	.EN(REG_Sample_Per_Event_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Sample_Per_Event_L[0]  (
	.Q(Trigger_Control_0_Control_Sample_Per_Event[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[0]),
	.EN(REG_Sample_Per_Event_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Threshold[11]  (
	.Q(Trigger_Top_Part_0_TRG_Threshold[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[11]),
	.EN(REG_Threshold_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Threshold[10]  (
	.Q(Trigger_Top_Part_0_TRG_Threshold[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[10]),
	.EN(REG_Threshold_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Sample_Per_Event_L[15]  (
	.Q(Trigger_Control_0_Control_Sample_Per_Event[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[15]),
	.EN(REG_Sample_Per_Event_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Sample_Per_Event_L[14]  (
	.Q(Trigger_Control_0_Control_Sample_Per_Event[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[14]),
	.EN(REG_Sample_Per_Event_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Sample_Per_Event_L[13]  (
	.Q(Trigger_Control_0_Control_Sample_Per_Event[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[13]),
	.EN(REG_Sample_Per_Event_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Sample_Per_Event_M[11]  (
	.Q(REG_Sample_Per_Event_M_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[11]),
	.EN(REG_Sample_Per_Event_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Sample_Per_Event_M[10]  (
	.Q(REG_Sample_Per_Event_M_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[10]),
	.EN(REG_Sample_Per_Event_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Sample_Per_Event_M[9]  (
	.Q(REG_Sample_Per_Event_M_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[9]),
	.EN(REG_Sample_Per_Event_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Sample_Per_Event_M[8]  (
	.Q(REG_Sample_Per_Event_M_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[8]),
	.EN(REG_Sample_Per_Event_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Sample_Per_Event_M[7]  (
	.Q(REG_Sample_Per_Event_M_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[7]),
	.EN(REG_Sample_Per_Event_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Sample_Per_Event_M[6]  (
	.Q(REG_Sample_Per_Event_M_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[6]),
	.EN(REG_Sample_Per_Event_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Sample_Per_Event_M[5]  (
	.Q(REG_Sample_Per_Event_M_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[5]),
	.EN(REG_Sample_Per_Event_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Sample_Per_Event_M[4]  (
	.Q(REG_Sample_Per_Event_M_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[4]),
	.EN(REG_Sample_Per_Event_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Sample_Per_Event_M[3]  (
	.Q(Trigger_Control_0_Control_Sample_Per_Event[19]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[3]),
	.EN(REG_Sample_Per_Event_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Sample_Per_Event_M[2]  (
	.Q(Trigger_Control_0_Control_Sample_Per_Event[18]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[2]),
	.EN(REG_Sample_Per_Event_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Sample_Per_Event_M[1]  (
	.Q(Trigger_Control_0_Control_Sample_Per_Event[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[1]),
	.EN(REG_Sample_Per_Event_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Sample_Per_Event_M[0]  (
	.Q(Trigger_Control_0_Control_Sample_Per_Event[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[0]),
	.EN(REG_Sample_Per_Event_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Sample_Per_Event_M[15]  (
	.Q(REG_Sample_Per_Event_M_Z[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[15]),
	.EN(REG_Sample_Per_Event_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Sample_Per_Event_M[14]  (
	.Q(REG_Sample_Per_Event_M_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[14]),
	.EN(REG_Sample_Per_Event_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Sample_Per_Event_M[13]  (
	.Q(REG_Sample_Per_Event_M_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[13]),
	.EN(REG_Sample_Per_Event_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Sample_Per_Event_M[12]  (
	.Q(REG_Sample_Per_Event_M_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[12]),
	.EN(REG_Sample_Per_Event_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:211
  SLE \read_data_frame[13]  (
	.Q(C_read_data_frame[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(read_data_frame_13[13]),
	.EN(state_reg_Z[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:211
  SLE \read_data_frame[12]  (
	.Q(C_read_data_frame[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(read_data_frame_13[12]),
	.EN(state_reg_Z[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:211
  SLE \read_data_frame[11]  (
	.Q(C_read_data_frame[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(read_data_frame_13[11]),
	.EN(state_reg_Z[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:211
  SLE \read_data_frame[10]  (
	.Q(C_read_data_frame[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(read_data_frame_13[10]),
	.EN(state_reg_Z[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:211
  SLE \read_data_frame[9]  (
	.Q(C_read_data_frame[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(read_data_frame_13[9]),
	.EN(state_reg_Z[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:211
  SLE \read_data_frame[8]  (
	.Q(C_read_data_frame[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(read_data_frame_13[8]),
	.EN(state_reg_Z[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:211
  SLE \read_data_frame[7]  (
	.Q(C_read_data_frame[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(read_data_frame_13[7]),
	.EN(state_reg_Z[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:211
  SLE \read_data_frame[6]  (
	.Q(C_read_data_frame[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(read_data_frame_13[6]),
	.EN(state_reg_Z[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:211
  SLE \read_data_frame[5]  (
	.Q(C_read_data_frame[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(read_data_frame_13[5]),
	.EN(state_reg_Z[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:211
  SLE \read_data_frame[4]  (
	.Q(C_read_data_frame[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(read_data_frame_13[4]),
	.EN(state_reg_Z[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:211
  SLE \read_data_frame[3]  (
	.Q(C_read_data_frame[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(read_data_frame_13[3]),
	.EN(state_reg_Z[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:211
  SLE \read_data_frame[2]  (
	.Q(C_read_data_frame[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(read_data_frame_13[2]),
	.EN(state_reg_Z[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:211
  SLE \read_data_frame[1]  (
	.Q(C_read_data_frame[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(read_data_frame_13[1]),
	.EN(state_reg_Z[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:211
  SLE \read_data_frame[0]  (
	.Q(C_read_data_frame[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(read_data_frame_13[0]),
	.EN(state_reg_Z[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:211
  SLE \read_data_frame[15]  (
	.Q(C_read_data_frame[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(read_data_frame_13[15]),
	.EN(state_reg_Z[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:211
  SLE \read_data_frame[14]  (
	.Q(C_read_data_frame[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(read_data_frame_13[14]),
	.EN(state_reg_Z[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Set_Number_of_Events_M[11]  (
	.Q(REG_Set_Number_of_Events_M_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[11]),
	.EN(REG_Set_Number_of_Events_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Set_Number_of_Events_M[10]  (
	.Q(REG_Set_Number_of_Events_M_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[10]),
	.EN(REG_Set_Number_of_Events_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Set_Number_of_Events_M[9]  (
	.Q(REG_Set_Number_of_Events_M_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[9]),
	.EN(REG_Set_Number_of_Events_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Set_Number_of_Events_M[8]  (
	.Q(REG_Set_Number_of_Events_M_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[8]),
	.EN(REG_Set_Number_of_Events_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Set_Number_of_Events_M[7]  (
	.Q(REG_Set_Number_of_Events_M_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[7]),
	.EN(REG_Set_Number_of_Events_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Set_Number_of_Events_M[6]  (
	.Q(REG_Set_Number_of_Events_M_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[6]),
	.EN(REG_Set_Number_of_Events_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Set_Number_of_Events_M[5]  (
	.Q(REG_Set_Number_of_Events_M_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[5]),
	.EN(REG_Set_Number_of_Events_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Set_Number_of_Events_M[4]  (
	.Q(REG_Set_Number_of_Events_M_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[4]),
	.EN(REG_Set_Number_of_Events_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Set_Number_of_Events_M[3]  (
	.Q(REG_Set_Number_of_Events_M_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[3]),
	.EN(REG_Set_Number_of_Events_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Set_Number_of_Events_M[2]  (
	.Q(REG_Set_Number_of_Events_M_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[2]),
	.EN(REG_Set_Number_of_Events_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Set_Number_of_Events_M[1]  (
	.Q(REG_Set_Number_of_Events_M_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[1]),
	.EN(REG_Set_Number_of_Events_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Set_Number_of_Events_M[0]  (
	.Q(REG_Set_Number_of_Events_M_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[0]),
	.EN(REG_Set_Number_of_Events_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Set_Number_of_Events_L[10]  (
	.Q(REG_Set_Number_of_Events_L_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[10]),
	.EN(REG_Set_Number_of_Events_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Set_Number_of_Events_L[9]  (
	.Q(REG_Set_Number_of_Events_L_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[9]),
	.EN(REG_Set_Number_of_Events_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Set_Number_of_Events_L[8]  (
	.Q(REG_Set_Number_of_Events_L_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[8]),
	.EN(REG_Set_Number_of_Events_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Set_Number_of_Events_L[7]  (
	.Q(REG_Set_Number_of_Events_L_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[7]),
	.EN(REG_Set_Number_of_Events_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Set_Number_of_Events_L[6]  (
	.Q(REG_Set_Number_of_Events_L_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[6]),
	.EN(REG_Set_Number_of_Events_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Set_Number_of_Events_L[5]  (
	.Q(REG_Set_Number_of_Events_L_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[5]),
	.EN(REG_Set_Number_of_Events_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Set_Number_of_Events_L[4]  (
	.Q(REG_Set_Number_of_Events_L_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[4]),
	.EN(REG_Set_Number_of_Events_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Set_Number_of_Events_L[3]  (
	.Q(REG_Set_Number_of_Events_L_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[3]),
	.EN(REG_Set_Number_of_Events_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Set_Number_of_Events_L[2]  (
	.Q(REG_Set_Number_of_Events_L_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[2]),
	.EN(REG_Set_Number_of_Events_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Set_Number_of_Events_L[1]  (
	.Q(REG_Set_Number_of_Events_L_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[1]),
	.EN(REG_Set_Number_of_Events_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Set_Number_of_Events_L[0]  (
	.Q(REG_Set_Number_of_Events_L_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[0]),
	.EN(REG_Set_Number_of_Events_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Set_Number_of_Events_M[15]  (
	.Q(REG_Set_Number_of_Events_M_Z[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[15]),
	.EN(REG_Set_Number_of_Events_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Set_Number_of_Events_M[14]  (
	.Q(REG_Set_Number_of_Events_M_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[14]),
	.EN(REG_Set_Number_of_Events_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Set_Number_of_Events_M[13]  (
	.Q(REG_Set_Number_of_Events_M_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[13]),
	.EN(REG_Set_Number_of_Events_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Set_Number_of_Events_M[12]  (
	.Q(REG_Set_Number_of_Events_M_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[12]),
	.EN(REG_Set_Number_of_Events_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:391
  SLE \finite_event_counter[9]  (
	.Q(finite_event_counter_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @113:391
  SLE \finite_event_counter[8]  (
	.Q(finite_event_counter_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @113:391
  SLE \finite_event_counter[7]  (
	.Q(finite_event_counter_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @113:391
  SLE \finite_event_counter[6]  (
	.Q(finite_event_counter_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @113:391
  SLE \finite_event_counter[5]  (
	.Q(finite_event_counter_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @113:391
  SLE \finite_event_counter[4]  (
	.Q(finite_event_counter_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @113:391
  SLE \finite_event_counter[3]  (
	.Q(finite_event_counter_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @113:391
  SLE \finite_event_counter[2]  (
	.Q(finite_event_counter_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @113:391
  SLE \finite_event_counter[1]  (
	.Q(finite_event_counter_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @113:391
  SLE \finite_event_counter[0]  (
	.Q(finite_event_counter_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(un1_finite_event_counter),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @113:273
  SLE \REG_Set_Number_of_Events_L[15]  (
	.Q(REG_Set_Number_of_Events_L_Z[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[15]),
	.EN(REG_Set_Number_of_Events_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Set_Number_of_Events_L[14]  (
	.Q(REG_Set_Number_of_Events_L_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[14]),
	.EN(REG_Set_Number_of_Events_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Set_Number_of_Events_L[13]  (
	.Q(REG_Set_Number_of_Events_L_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[13]),
	.EN(REG_Set_Number_of_Events_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Set_Number_of_Events_L[12]  (
	.Q(REG_Set_Number_of_Events_L_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[12]),
	.EN(REG_Set_Number_of_Events_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:273
  SLE \REG_Set_Number_of_Events_L[11]  (
	.Q(REG_Set_Number_of_Events_L_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[11]),
	.EN(REG_Set_Number_of_Events_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:391
  SLE \finite_event_counter[24]  (
	.Q(finite_event_counter_Z[24]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @113:391
  SLE \finite_event_counter[23]  (
	.Q(finite_event_counter_Z[23]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @113:391
  SLE \finite_event_counter[22]  (
	.Q(finite_event_counter_Z[22]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @113:391
  SLE \finite_event_counter[21]  (
	.Q(finite_event_counter_Z[21]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @113:391
  SLE \finite_event_counter[20]  (
	.Q(finite_event_counter_Z[20]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @113:391
  SLE \finite_event_counter[19]  (
	.Q(finite_event_counter_Z[19]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @113:391
  SLE \finite_event_counter[18]  (
	.Q(finite_event_counter_Z[18]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @113:391
  SLE \finite_event_counter[17]  (
	.Q(finite_event_counter_Z[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @113:391
  SLE \finite_event_counter[16]  (
	.Q(finite_event_counter_Z[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @113:391
  SLE \finite_event_counter[15]  (
	.Q(finite_event_counter_Z[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @113:391
  SLE \finite_event_counter[14]  (
	.Q(finite_event_counter_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @113:391
  SLE \finite_event_counter[13]  (
	.Q(finite_event_counter_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @113:391
  SLE \finite_event_counter[12]  (
	.Q(finite_event_counter_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @113:391
  SLE \finite_event_counter[11]  (
	.Q(finite_event_counter_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @113:391
  SLE \finite_event_counter[10]  (
	.Q(finite_event_counter_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @113:391
  SLE \finite_event_counter[31]  (
	.Q(finite_event_counter_Z[31]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @113:391
  SLE \finite_event_counter[30]  (
	.Q(finite_event_counter_Z[30]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @113:391
  SLE \finite_event_counter[29]  (
	.Q(finite_event_counter_Z[29]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @113:391
  SLE \finite_event_counter[28]  (
	.Q(finite_event_counter_Z[28]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @113:391
  SLE \finite_event_counter[27]  (
	.Q(finite_event_counter_Z[27]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @113:391
  SLE \finite_event_counter[26]  (
	.Q(finite_event_counter_Z[26]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @113:391
  SLE \finite_event_counter[25]  (
	.Q(finite_event_counter_Z[25]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @113:355
  ARI1 last_Control_Trigger_Out_RNINRMN1 (
	.FCO(finite_event_counter_3_cry_0_cy),
	.S(last_Control_Trigger_Out_RNINRMN1_S),
	.Y(last_Control_Trigger_Out_RNINRMN1_Y),
	.B(last_Control_Trigger_Out_Z),
	.C(Trigger_Edge_Location_i_0_0),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam last_Control_Trigger_Out_RNINRMN1.INIT=20'h44400;
// @113:355
  ARI1 \finite_event_counter_RNI8TL12[0]  (
	.FCO(finite_event_counter_3_cry_0),
	.S(un1_finite_event_counter),
	.Y(finite_event_counter_RNI8TL12_Y[0]),
	.B(finite_event_counter_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_0_cy)
);
defparam \finite_event_counter_RNI8TL12[0] .INIT=20'h4AA00;
// @113:355
  ARI1 \finite_event_counter_RNIQVKB2[1]  (
	.FCO(finite_event_counter_3_cry_1),
	.S(finite_event_counter_3[1]),
	.Y(finite_event_counter_RNIQVKB2_Y[1]),
	.B(finite_event_counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_0)
);
defparam \finite_event_counter_RNIQVKB2[1] .INIT=20'h4AA00;
// @113:355
  ARI1 \finite_event_counter_RNID3KL2[2]  (
	.FCO(finite_event_counter_3_cry_2),
	.S(finite_event_counter_3[2]),
	.Y(finite_event_counter_RNID3KL2_Y[2]),
	.B(finite_event_counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_1)
);
defparam \finite_event_counter_RNID3KL2[2] .INIT=20'h4AA00;
// @113:355
  ARI1 \finite_event_counter_RNI18JV2[3]  (
	.FCO(finite_event_counter_3_cry_3),
	.S(finite_event_counter_3[3]),
	.Y(finite_event_counter_RNI18JV2_Y[3]),
	.B(finite_event_counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_2)
);
defparam \finite_event_counter_RNI18JV2[3] .INIT=20'h4AA00;
// @113:355
  ARI1 \finite_event_counter_RNIMDI93[4]  (
	.FCO(finite_event_counter_3_cry_4),
	.S(finite_event_counter_3[4]),
	.Y(finite_event_counter_RNIMDI93_Y[4]),
	.B(finite_event_counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_3)
);
defparam \finite_event_counter_RNIMDI93[4] .INIT=20'h4AA00;
// @113:355
  ARI1 \finite_event_counter_RNICKHJ3[5]  (
	.FCO(finite_event_counter_3_cry_5),
	.S(finite_event_counter_3[5]),
	.Y(finite_event_counter_RNICKHJ3_Y[5]),
	.B(finite_event_counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_4)
);
defparam \finite_event_counter_RNICKHJ3[5] .INIT=20'h4AA00;
// @113:355
  ARI1 \finite_event_counter_RNI3SGT3[6]  (
	.FCO(finite_event_counter_3_cry_6),
	.S(finite_event_counter_3[6]),
	.Y(finite_event_counter_RNI3SGT3_Y[6]),
	.B(finite_event_counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_5)
);
defparam \finite_event_counter_RNI3SGT3[6] .INIT=20'h4AA00;
// @113:355
  ARI1 \finite_event_counter_RNIR4G74[7]  (
	.FCO(finite_event_counter_3_cry_7),
	.S(finite_event_counter_3[7]),
	.Y(finite_event_counter_RNIR4G74_Y[7]),
	.B(finite_event_counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_6)
);
defparam \finite_event_counter_RNIR4G74[7] .INIT=20'h4AA00;
// @113:355
  ARI1 \finite_event_counter_RNIKEFH4[8]  (
	.FCO(finite_event_counter_3_cry_8),
	.S(finite_event_counter_3[8]),
	.Y(finite_event_counter_RNIKEFH4_Y[8]),
	.B(finite_event_counter_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_7)
);
defparam \finite_event_counter_RNIKEFH4[8] .INIT=20'h4AA00;
// @113:355
  ARI1 \finite_event_counter_RNIEPER4[9]  (
	.FCO(finite_event_counter_3_cry_9),
	.S(finite_event_counter_3[9]),
	.Y(finite_event_counter_RNIEPER4_Y[9]),
	.B(finite_event_counter_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_8)
);
defparam \finite_event_counter_RNIEPER4[9] .INIT=20'h4AA00;
// @113:355
  ARI1 \finite_event_counter_RNIG2F45[10]  (
	.FCO(finite_event_counter_3_cry_10),
	.S(finite_event_counter_3[10]),
	.Y(finite_event_counter_RNIG2F45_Y[10]),
	.B(finite_event_counter_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_9)
);
defparam \finite_event_counter_RNIG2F45[10] .INIT=20'h4AA00;
// @113:355
  ARI1 \finite_event_counter_RNIJCFD5[11]  (
	.FCO(finite_event_counter_3_cry_11),
	.S(finite_event_counter_3[11]),
	.Y(finite_event_counter_RNIJCFD5_Y[11]),
	.B(finite_event_counter_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_10)
);
defparam \finite_event_counter_RNIJCFD5[11] .INIT=20'h4AA00;
// @113:355
  ARI1 \finite_event_counter_RNINNFM5[12]  (
	.FCO(finite_event_counter_3_cry_12),
	.S(finite_event_counter_3[12]),
	.Y(finite_event_counter_RNINNFM5_Y[12]),
	.B(finite_event_counter_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_11)
);
defparam \finite_event_counter_RNINNFM5[12] .INIT=20'h4AA00;
// @113:355
  ARI1 \finite_event_counter_RNIS3GV5[13]  (
	.FCO(finite_event_counter_3_cry_13),
	.S(finite_event_counter_3[13]),
	.Y(finite_event_counter_RNIS3GV5_Y[13]),
	.B(finite_event_counter_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_12)
);
defparam \finite_event_counter_RNIS3GV5[13] .INIT=20'h4AA00;
// @113:355
  ARI1 \finite_event_counter_RNI2HG86[14]  (
	.FCO(finite_event_counter_3_cry_14),
	.S(finite_event_counter_3[14]),
	.Y(finite_event_counter_RNI2HG86_Y[14]),
	.B(finite_event_counter_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_13)
);
defparam \finite_event_counter_RNI2HG86[14] .INIT=20'h4AA00;
// @113:355
  ARI1 \finite_event_counter_RNI9VGH6[15]  (
	.FCO(finite_event_counter_3_cry_15),
	.S(finite_event_counter_3[15]),
	.Y(finite_event_counter_RNI9VGH6_Y[15]),
	.B(finite_event_counter_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_14)
);
defparam \finite_event_counter_RNI9VGH6[15] .INIT=20'h4AA00;
// @113:355
  ARI1 \finite_event_counter_RNIHEHQ6[16]  (
	.FCO(finite_event_counter_3_cry_16),
	.S(finite_event_counter_3[16]),
	.Y(finite_event_counter_RNIHEHQ6_Y[16]),
	.B(finite_event_counter_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_15)
);
defparam \finite_event_counter_RNIHEHQ6[16] .INIT=20'h4AA00;
// @113:355
  ARI1 \finite_event_counter_RNIQUH37[17]  (
	.FCO(finite_event_counter_3_cry_17),
	.S(finite_event_counter_3[17]),
	.Y(finite_event_counter_RNIQUH37_Y[17]),
	.B(finite_event_counter_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_16)
);
defparam \finite_event_counter_RNIQUH37[17] .INIT=20'h4AA00;
// @113:355
  ARI1 \finite_event_counter_RNI4GIC7[18]  (
	.FCO(finite_event_counter_3_cry_18),
	.S(finite_event_counter_3[18]),
	.Y(finite_event_counter_RNI4GIC7_Y[18]),
	.B(finite_event_counter_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_17)
);
defparam \finite_event_counter_RNI4GIC7[18] .INIT=20'h4AA00;
// @113:355
  ARI1 \finite_event_counter_RNIF2JL7[19]  (
	.FCO(finite_event_counter_3_cry_19),
	.S(finite_event_counter_3[19]),
	.Y(finite_event_counter_RNIF2JL7_Y[19]),
	.B(finite_event_counter_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_18)
);
defparam \finite_event_counter_RNIF2JL7[19] .INIT=20'h4AA00;
// @113:355
  ARI1 \finite_event_counter_RNIIDKU7[20]  (
	.FCO(finite_event_counter_3_cry_20),
	.S(finite_event_counter_3[20]),
	.Y(finite_event_counter_RNIIDKU7_Y[20]),
	.B(finite_event_counter_Z[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_19)
);
defparam \finite_event_counter_RNIIDKU7[20] .INIT=20'h4AA00;
// @113:355
  ARI1 \finite_event_counter_RNIMPL78[21]  (
	.FCO(finite_event_counter_3_cry_21),
	.S(finite_event_counter_3[21]),
	.Y(finite_event_counter_RNIMPL78_Y[21]),
	.B(finite_event_counter_Z[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_20)
);
defparam \finite_event_counter_RNIMPL78[21] .INIT=20'h4AA00;
// @113:355
  ARI1 \finite_event_counter_RNIR6NG8[22]  (
	.FCO(finite_event_counter_3_cry_22),
	.S(finite_event_counter_3[22]),
	.Y(finite_event_counter_RNIR6NG8_Y[22]),
	.B(finite_event_counter_Z[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_21)
);
defparam \finite_event_counter_RNIR6NG8[22] .INIT=20'h4AA00;
// @113:355
  ARI1 \finite_event_counter_RNI1LOP8[23]  (
	.FCO(finite_event_counter_3_cry_23),
	.S(finite_event_counter_3[23]),
	.Y(finite_event_counter_RNI1LOP8_Y[23]),
	.B(finite_event_counter_Z[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_22)
);
defparam \finite_event_counter_RNI1LOP8[23] .INIT=20'h4AA00;
// @113:355
  ARI1 \finite_event_counter_RNI84Q29[24]  (
	.FCO(finite_event_counter_3_cry_24),
	.S(finite_event_counter_3[24]),
	.Y(finite_event_counter_RNI84Q29_Y[24]),
	.B(finite_event_counter_Z[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_23)
);
defparam \finite_event_counter_RNI84Q29[24] .INIT=20'h4AA00;
// @113:355
  ARI1 \finite_event_counter_RNIGKRB9[25]  (
	.FCO(finite_event_counter_3_cry_25),
	.S(finite_event_counter_3[25]),
	.Y(finite_event_counter_RNIGKRB9_Y[25]),
	.B(finite_event_counter_Z[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_24)
);
defparam \finite_event_counter_RNIGKRB9[25] .INIT=20'h4AA00;
// @113:355
  ARI1 \finite_event_counter_RNIP5TK9[26]  (
	.FCO(finite_event_counter_3_cry_26),
	.S(finite_event_counter_3[26]),
	.Y(finite_event_counter_RNIP5TK9_Y[26]),
	.B(finite_event_counter_Z[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_25)
);
defparam \finite_event_counter_RNIP5TK9[26] .INIT=20'h4AA00;
// @113:355
  ARI1 \finite_event_counter_RNI3OUT9[27]  (
	.FCO(finite_event_counter_3_cry_27),
	.S(finite_event_counter_3[27]),
	.Y(finite_event_counter_RNI3OUT9_Y[27]),
	.B(finite_event_counter_Z[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_26)
);
defparam \finite_event_counter_RNI3OUT9[27] .INIT=20'h4AA00;
// @113:355
  ARI1 \finite_event_counter_RNIEB07A[28]  (
	.FCO(finite_event_counter_3_cry_28),
	.S(finite_event_counter_3[28]),
	.Y(finite_event_counter_RNIEB07A_Y[28]),
	.B(finite_event_counter_Z[28]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_27)
);
defparam \finite_event_counter_RNIEB07A[28] .INIT=20'h4AA00;
// @113:355
  ARI1 \finite_event_counter_RNIQV1GA[29]  (
	.FCO(finite_event_counter_3_cry_29),
	.S(finite_event_counter_3[29]),
	.Y(finite_event_counter_RNIQV1GA_Y[29]),
	.B(finite_event_counter_Z[29]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_28)
);
defparam \finite_event_counter_RNIQV1GA[29] .INIT=20'h4AA00;
// @113:355
  ARI1 \finite_event_counter_RNI3R62B[31]  (
	.FCO(finite_event_counter_RNI3R62B_FCO[31]),
	.S(finite_event_counter_3[31]),
	.Y(finite_event_counter_RNI3R62B_Y[31]),
	.B(finite_event_counter_Z[31]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_30)
);
defparam \finite_event_counter_RNI3R62B[31] .INIT=20'h4AA00;
// @113:355
  ARI1 \finite_event_counter_RNIUC4PA[30]  (
	.FCO(finite_event_counter_3_cry_30),
	.S(finite_event_counter_3[30]),
	.Y(finite_event_counter_RNIUC4PA_Y[30]),
	.B(finite_event_counter_Z[30]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_29)
);
defparam \finite_event_counter_RNIUC4PA[30] .INIT=20'h4AA00;
// @113:347
  ARI1 REQ_Counters_Reset_RNI6EED (
	.FCO(Counter_Processed_Events_cry_cy),
	.S(REQ_Counters_Reset_RNI6EED_S),
	.Y(REQ_Counters_Reset_RNI6EED_Y),
	.B(REQ_Counters_Reset_Z),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam REQ_Counters_Reset_RNI6EED.INIT=20'h45500;
// @113:347
  ARI1 \Counter_Processed_Events_RNIP7OT[0]  (
	.FCO(Counter_Processed_Events_cry[0]),
	.S(Counter_Processed_Events_s[0]),
	.Y(Counter_Processed_Events_RNIP7OT_Y[0]),
	.B(Counter_Processed_Events_Z[0]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry_cy)
);
defparam \Counter_Processed_Events_RNIP7OT[0] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Processed_Events_RNID22E1[1]  (
	.FCO(Counter_Processed_Events_cry[1]),
	.S(Counter_Processed_Events_s[1]),
	.Y(Counter_Processed_Events_RNID22E1_Y[1]),
	.B(Counter_Processed_Events_Z[1]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[0])
);
defparam \Counter_Processed_Events_RNID22E1[1] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Processed_Events_RNI2UBU1[2]  (
	.FCO(Counter_Processed_Events_cry[2]),
	.S(Counter_Processed_Events_s[2]),
	.Y(Counter_Processed_Events_RNI2UBU1_Y[2]),
	.B(Counter_Processed_Events_Z[2]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[1])
);
defparam \Counter_Processed_Events_RNI2UBU1[2] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Processed_Events_RNIOQLE2[3]  (
	.FCO(Counter_Processed_Events_cry[3]),
	.S(Counter_Processed_Events_s[3]),
	.Y(Counter_Processed_Events_RNIOQLE2_Y[3]),
	.B(Counter_Processed_Events_Z[3]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[2])
);
defparam \Counter_Processed_Events_RNIOQLE2[3] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Processed_Events_RNIFOVU2[4]  (
	.FCO(Counter_Processed_Events_cry[4]),
	.S(Counter_Processed_Events_s[4]),
	.Y(Counter_Processed_Events_RNIFOVU2_Y[4]),
	.B(Counter_Processed_Events_Z[4]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[3])
);
defparam \Counter_Processed_Events_RNIFOVU2[4] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Processed_Events_RNI7N9F3[5]  (
	.FCO(Counter_Processed_Events_cry[5]),
	.S(Counter_Processed_Events_s[5]),
	.Y(Counter_Processed_Events_RNI7N9F3_Y[5]),
	.B(Counter_Processed_Events_Z[5]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[4])
);
defparam \Counter_Processed_Events_RNI7N9F3[5] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Processed_Events_RNI0NJV3[6]  (
	.FCO(Counter_Processed_Events_cry[6]),
	.S(Counter_Processed_Events_s[6]),
	.Y(Counter_Processed_Events_RNI0NJV3_Y[6]),
	.B(Counter_Processed_Events_Z[6]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[5])
);
defparam \Counter_Processed_Events_RNI0NJV3[6] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Processed_Events_RNIQNTF4[7]  (
	.FCO(Counter_Processed_Events_cry[7]),
	.S(Counter_Processed_Events_s[7]),
	.Y(Counter_Processed_Events_RNIQNTF4_Y[7]),
	.B(Counter_Processed_Events_Z[7]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[6])
);
defparam \Counter_Processed_Events_RNIQNTF4[7] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Processed_Events_RNILP705[8]  (
	.FCO(Counter_Processed_Events_cry[8]),
	.S(Counter_Processed_Events_s[8]),
	.Y(Counter_Processed_Events_RNILP705_Y[8]),
	.B(Counter_Processed_Events_Z[8]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[7])
);
defparam \Counter_Processed_Events_RNILP705[8] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Processed_Events_RNIHSHG5[9]  (
	.FCO(Counter_Processed_Events_cry[9]),
	.S(Counter_Processed_Events_s[9]),
	.Y(Counter_Processed_Events_RNIHSHG5_Y[9]),
	.B(Counter_Processed_Events_Z[9]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[8])
);
defparam \Counter_Processed_Events_RNIHSHG5[9] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Processed_Events_RNILP6C6[10]  (
	.FCO(Counter_Processed_Events_cry[10]),
	.S(Counter_Processed_Events_s[10]),
	.Y(Counter_Processed_Events_RNILP6C6_Y[10]),
	.B(Counter_Processed_Events_Z[10]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[9])
);
defparam \Counter_Processed_Events_RNILP6C6[10] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Processed_Events_RNIQNR77[11]  (
	.FCO(Counter_Processed_Events_cry[11]),
	.S(Counter_Processed_Events_s[11]),
	.Y(Counter_Processed_Events_RNIQNR77_Y[11]),
	.B(Counter_Processed_Events_Z[11]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[10])
);
defparam \Counter_Processed_Events_RNIQNR77[11] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Processed_Events_RNI0NG38[12]  (
	.FCO(Counter_Processed_Events_cry[12]),
	.S(Counter_Processed_Events_s[12]),
	.Y(Counter_Processed_Events_RNI0NG38_Y[12]),
	.B(Counter_Processed_Events_Z[12]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[11])
);
defparam \Counter_Processed_Events_RNI0NG38[12] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Processed_Events_RNI7N5V8[13]  (
	.FCO(Counter_Processed_Events_cry[13]),
	.S(Counter_Processed_Events_s[13]),
	.Y(Counter_Processed_Events_RNI7N5V8_Y[13]),
	.B(Counter_Processed_Events_Z[13]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[12])
);
defparam \Counter_Processed_Events_RNI7N5V8[13] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Processed_Events_RNIFOQQ9[14]  (
	.FCO(Counter_Processed_Events_cry[14]),
	.S(Counter_Processed_Events_s[14]),
	.Y(Counter_Processed_Events_RNIFOQQ9_Y[14]),
	.B(Counter_Processed_Events_Z[14]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[13])
);
defparam \Counter_Processed_Events_RNIFOQQ9[14] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Processed_Events_RNIOQFMA[15]  (
	.FCO(Counter_Processed_Events_cry[15]),
	.S(Counter_Processed_Events_s[15]),
	.Y(Counter_Processed_Events_RNIOQFMA_Y[15]),
	.B(Counter_Processed_Events_Z[15]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[14])
);
defparam \Counter_Processed_Events_RNIOQFMA[15] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Processed_Events_RNI2U4IB[16]  (
	.FCO(Counter_Processed_Events_cry[16]),
	.S(Counter_Processed_Events_s[16]),
	.Y(Counter_Processed_Events_RNI2U4IB_Y[16]),
	.B(Counter_Processed_Events_Z[16]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[15])
);
defparam \Counter_Processed_Events_RNI2U4IB[16] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Processed_Events_RNID2QDC[17]  (
	.FCO(Counter_Processed_Events_cry[17]),
	.S(Counter_Processed_Events_s[17]),
	.Y(Counter_Processed_Events_RNID2QDC_Y[17]),
	.B(Counter_Processed_Events_Z[17]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[16])
);
defparam \Counter_Processed_Events_RNID2QDC[17] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Processed_Events_RNIP7F9D[18]  (
	.FCO(Counter_Processed_Events_cry[18]),
	.S(Counter_Processed_Events_s[18]),
	.Y(Counter_Processed_Events_RNIP7F9D_Y[18]),
	.B(Counter_Processed_Events_Z[18]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[17])
);
defparam \Counter_Processed_Events_RNIP7F9D[18] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Processed_Events_RNI6E45E[19]  (
	.FCO(Counter_Processed_Events_cry[19]),
	.S(Counter_Processed_Events_s[19]),
	.Y(Counter_Processed_Events_RNI6E45E_Y[19]),
	.B(Counter_Processed_Events_Z[19]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[18])
);
defparam \Counter_Processed_Events_RNI6E45E[19] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Processed_Events_RNIBDQ0F[20]  (
	.FCO(Counter_Processed_Events_cry[20]),
	.S(Counter_Processed_Events_s[20]),
	.Y(Counter_Processed_Events_RNIBDQ0F_Y[20]),
	.B(Counter_Processed_Events_Z[20]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[19])
);
defparam \Counter_Processed_Events_RNIBDQ0F[20] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Processed_Events_RNIHDGSF[21]  (
	.FCO(Counter_Processed_Events_cry[21]),
	.S(Counter_Processed_Events_s[21]),
	.Y(Counter_Processed_Events_RNIHDGSF_Y[21]),
	.B(Counter_Processed_Events_Z[21]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[20])
);
defparam \Counter_Processed_Events_RNIHDGSF[21] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Processed_Events_RNIOE6OG[22]  (
	.FCO(Counter_Processed_Events_cry[22]),
	.S(Counter_Processed_Events_s[22]),
	.Y(Counter_Processed_Events_RNIOE6OG_Y[22]),
	.B(Counter_Processed_Events_Z[22]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[21])
);
defparam \Counter_Processed_Events_RNIOE6OG[22] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Processed_Events_RNI0HSJH[23]  (
	.FCO(Counter_Processed_Events_cry[23]),
	.S(Counter_Processed_Events_s[23]),
	.Y(Counter_Processed_Events_RNI0HSJH_Y[23]),
	.B(Counter_Processed_Events_Z[23]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[22])
);
defparam \Counter_Processed_Events_RNI0HSJH[23] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Processed_Events_RNI9KIFI[24]  (
	.FCO(Counter_Processed_Events_cry[24]),
	.S(Counter_Processed_Events_s[24]),
	.Y(Counter_Processed_Events_RNI9KIFI_Y[24]),
	.B(Counter_Processed_Events_Z[24]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[23])
);
defparam \Counter_Processed_Events_RNI9KIFI[24] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Processed_Events_RNIJO8BJ[25]  (
	.FCO(Counter_Processed_Events_cry[25]),
	.S(Counter_Processed_Events_s[25]),
	.Y(Counter_Processed_Events_RNIJO8BJ_Y[25]),
	.B(Counter_Processed_Events_Z[25]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[24])
);
defparam \Counter_Processed_Events_RNIJO8BJ[25] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Processed_Events_RNIUTU6K[26]  (
	.FCO(Counter_Processed_Events_cry[26]),
	.S(Counter_Processed_Events_s[26]),
	.Y(Counter_Processed_Events_RNIUTU6K_Y[26]),
	.B(Counter_Processed_Events_Z[26]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[25])
);
defparam \Counter_Processed_Events_RNIUTU6K[26] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Processed_Events_RNIA4L2L[27]  (
	.FCO(Counter_Processed_Events_cry[27]),
	.S(Counter_Processed_Events_s[27]),
	.Y(Counter_Processed_Events_RNIA4L2L_Y[27]),
	.B(Counter_Processed_Events_Z[27]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[26])
);
defparam \Counter_Processed_Events_RNIA4L2L[27] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Processed_Events_RNINBBUL[28]  (
	.FCO(Counter_Processed_Events_cry[28]),
	.S(Counter_Processed_Events_s[28]),
	.Y(Counter_Processed_Events_RNINBBUL_Y[28]),
	.B(Counter_Processed_Events_Z[28]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[27])
);
defparam \Counter_Processed_Events_RNINBBUL[28] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Processed_Events_RNI5K1QM[29]  (
	.FCO(Counter_Processed_Events_cry[29]),
	.S(Counter_Processed_Events_s[29]),
	.Y(Counter_Processed_Events_RNI5K1QM_Y[29]),
	.B(Counter_Processed_Events_Z[29]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[28])
);
defparam \Counter_Processed_Events_RNI5K1QM[29] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Processed_Events_RNO[31]  (
	.FCO(Counter_Processed_Events_RNO_FCO[31]),
	.S(Counter_Processed_Events_s[31]),
	.Y(Counter_Processed_Events_RNO_Y[31]),
	.B(Counter_Processed_Events_Z[31]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[30])
);
defparam \Counter_Processed_Events_RNO[31] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Processed_Events_RNIBLOLN[30]  (
	.FCO(Counter_Processed_Events_cry[30]),
	.S(Counter_Processed_Events_s[30]),
	.Y(Counter_Processed_Events_RNIBLOLN_Y[30]),
	.B(Counter_Processed_Events_Z[30]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[29])
);
defparam \Counter_Processed_Events_RNIBLOLN[30] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Incoming_Events_cry_cy[0]  (
	.FCO(Counter_Incoming_Events_cry_cy),
	.S(Counter_Incoming_Events_cry_cy_S[0]),
	.Y(Counter_Incoming_Events_cry_cy_Y[0]),
	.B(REQ_Counters_Reset_Z),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \Counter_Incoming_Events_cry_cy[0] .INIT=20'h45500;
// @113:347
  ARI1 \Counter_Incoming_Events_cry[0]  (
	.FCO(Counter_Incoming_Events_cry_Z[0]),
	.S(Counter_Incoming_Events_s[0]),
	.Y(Counter_Incoming_Events_cry_Y[0]),
	.B(Counter_Incoming_Events_Z[0]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_cy)
);
defparam \Counter_Incoming_Events_cry[0] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Incoming_Events_cry[1]  (
	.FCO(Counter_Incoming_Events_cry_Z[1]),
	.S(Counter_Incoming_Events_s[1]),
	.Y(Counter_Incoming_Events_cry_Y[1]),
	.B(Counter_Incoming_Events_Z[1]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[0])
);
defparam \Counter_Incoming_Events_cry[1] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Incoming_Events_cry[2]  (
	.FCO(Counter_Incoming_Events_cry_Z[2]),
	.S(Counter_Incoming_Events_s[2]),
	.Y(Counter_Incoming_Events_cry_Y[2]),
	.B(Counter_Incoming_Events_Z[2]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[1])
);
defparam \Counter_Incoming_Events_cry[2] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Incoming_Events_cry[3]  (
	.FCO(Counter_Incoming_Events_cry_Z[3]),
	.S(Counter_Incoming_Events_s[3]),
	.Y(Counter_Incoming_Events_cry_Y[3]),
	.B(Counter_Incoming_Events_Z[3]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[2])
);
defparam \Counter_Incoming_Events_cry[3] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Incoming_Events_cry[4]  (
	.FCO(Counter_Incoming_Events_cry_Z[4]),
	.S(Counter_Incoming_Events_s[4]),
	.Y(Counter_Incoming_Events_cry_Y[4]),
	.B(Counter_Incoming_Events_Z[4]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[3])
);
defparam \Counter_Incoming_Events_cry[4] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Incoming_Events_cry[5]  (
	.FCO(Counter_Incoming_Events_cry_Z[5]),
	.S(Counter_Incoming_Events_s[5]),
	.Y(Counter_Incoming_Events_cry_Y[5]),
	.B(Counter_Incoming_Events_Z[5]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[4])
);
defparam \Counter_Incoming_Events_cry[5] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Incoming_Events_cry[6]  (
	.FCO(Counter_Incoming_Events_cry_Z[6]),
	.S(Counter_Incoming_Events_s[6]),
	.Y(Counter_Incoming_Events_cry_Y[6]),
	.B(Counter_Incoming_Events_Z[6]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[5])
);
defparam \Counter_Incoming_Events_cry[6] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Incoming_Events_cry[7]  (
	.FCO(Counter_Incoming_Events_cry_Z[7]),
	.S(Counter_Incoming_Events_s[7]),
	.Y(Counter_Incoming_Events_cry_Y[7]),
	.B(Counter_Incoming_Events_Z[7]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[6])
);
defparam \Counter_Incoming_Events_cry[7] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Incoming_Events_cry[8]  (
	.FCO(Counter_Incoming_Events_cry_Z[8]),
	.S(Counter_Incoming_Events_s[8]),
	.Y(Counter_Incoming_Events_cry_Y[8]),
	.B(Counter_Incoming_Events_Z[8]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[7])
);
defparam \Counter_Incoming_Events_cry[8] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Incoming_Events_cry[9]  (
	.FCO(Counter_Incoming_Events_cry_Z[9]),
	.S(Counter_Incoming_Events_s[9]),
	.Y(Counter_Incoming_Events_cry_Y[9]),
	.B(Counter_Incoming_Events_Z[9]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[8])
);
defparam \Counter_Incoming_Events_cry[9] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Incoming_Events_cry[10]  (
	.FCO(Counter_Incoming_Events_cry_Z[10]),
	.S(Counter_Incoming_Events_s[10]),
	.Y(Counter_Incoming_Events_cry_Y[10]),
	.B(Counter_Incoming_Events_Z[10]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[9])
);
defparam \Counter_Incoming_Events_cry[10] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Incoming_Events_cry[11]  (
	.FCO(Counter_Incoming_Events_cry_Z[11]),
	.S(Counter_Incoming_Events_s[11]),
	.Y(Counter_Incoming_Events_cry_Y[11]),
	.B(Counter_Incoming_Events_Z[11]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[10])
);
defparam \Counter_Incoming_Events_cry[11] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Incoming_Events_cry[12]  (
	.FCO(Counter_Incoming_Events_cry_Z[12]),
	.S(Counter_Incoming_Events_s[12]),
	.Y(Counter_Incoming_Events_cry_Y[12]),
	.B(Counter_Incoming_Events_Z[12]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[11])
);
defparam \Counter_Incoming_Events_cry[12] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Incoming_Events_cry[13]  (
	.FCO(Counter_Incoming_Events_cry_Z[13]),
	.S(Counter_Incoming_Events_s[13]),
	.Y(Counter_Incoming_Events_cry_Y[13]),
	.B(Counter_Incoming_Events_Z[13]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[12])
);
defparam \Counter_Incoming_Events_cry[13] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Incoming_Events_cry[14]  (
	.FCO(Counter_Incoming_Events_cry_Z[14]),
	.S(Counter_Incoming_Events_s[14]),
	.Y(Counter_Incoming_Events_cry_Y[14]),
	.B(Counter_Incoming_Events_Z[14]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[13])
);
defparam \Counter_Incoming_Events_cry[14] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Incoming_Events_cry[15]  (
	.FCO(Counter_Incoming_Events_cry_Z[15]),
	.S(Counter_Incoming_Events_s[15]),
	.Y(Counter_Incoming_Events_cry_Y[15]),
	.B(Counter_Incoming_Events_Z[15]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[14])
);
defparam \Counter_Incoming_Events_cry[15] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Incoming_Events_cry[16]  (
	.FCO(Counter_Incoming_Events_cry_Z[16]),
	.S(Counter_Incoming_Events_s[16]),
	.Y(Counter_Incoming_Events_cry_Y[16]),
	.B(Counter_Incoming_Events_Z[16]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[15])
);
defparam \Counter_Incoming_Events_cry[16] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Incoming_Events_cry[17]  (
	.FCO(Counter_Incoming_Events_cry_Z[17]),
	.S(Counter_Incoming_Events_s[17]),
	.Y(Counter_Incoming_Events_cry_Y[17]),
	.B(Counter_Incoming_Events_Z[17]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[16])
);
defparam \Counter_Incoming_Events_cry[17] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Incoming_Events_cry[18]  (
	.FCO(Counter_Incoming_Events_cry_Z[18]),
	.S(Counter_Incoming_Events_s[18]),
	.Y(Counter_Incoming_Events_cry_Y[18]),
	.B(Counter_Incoming_Events_Z[18]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[17])
);
defparam \Counter_Incoming_Events_cry[18] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Incoming_Events_cry[19]  (
	.FCO(Counter_Incoming_Events_cry_Z[19]),
	.S(Counter_Incoming_Events_s[19]),
	.Y(Counter_Incoming_Events_cry_Y[19]),
	.B(Counter_Incoming_Events_Z[19]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[18])
);
defparam \Counter_Incoming_Events_cry[19] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Incoming_Events_cry[20]  (
	.FCO(Counter_Incoming_Events_cry_Z[20]),
	.S(Counter_Incoming_Events_s[20]),
	.Y(Counter_Incoming_Events_cry_Y[20]),
	.B(Counter_Incoming_Events_Z[20]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[19])
);
defparam \Counter_Incoming_Events_cry[20] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Incoming_Events_cry[21]  (
	.FCO(Counter_Incoming_Events_cry_Z[21]),
	.S(Counter_Incoming_Events_s[21]),
	.Y(Counter_Incoming_Events_cry_Y[21]),
	.B(Counter_Incoming_Events_Z[21]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[20])
);
defparam \Counter_Incoming_Events_cry[21] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Incoming_Events_cry[22]  (
	.FCO(Counter_Incoming_Events_cry_Z[22]),
	.S(Counter_Incoming_Events_s[22]),
	.Y(Counter_Incoming_Events_cry_Y[22]),
	.B(Counter_Incoming_Events_Z[22]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[21])
);
defparam \Counter_Incoming_Events_cry[22] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Incoming_Events_cry[23]  (
	.FCO(Counter_Incoming_Events_cry_Z[23]),
	.S(Counter_Incoming_Events_s[23]),
	.Y(Counter_Incoming_Events_cry_Y[23]),
	.B(Counter_Incoming_Events_Z[23]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[22])
);
defparam \Counter_Incoming_Events_cry[23] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Incoming_Events_cry[24]  (
	.FCO(Counter_Incoming_Events_cry_Z[24]),
	.S(Counter_Incoming_Events_s[24]),
	.Y(Counter_Incoming_Events_cry_Y[24]),
	.B(Counter_Incoming_Events_Z[24]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[23])
);
defparam \Counter_Incoming_Events_cry[24] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Incoming_Events_cry[25]  (
	.FCO(Counter_Incoming_Events_cry_Z[25]),
	.S(Counter_Incoming_Events_s[25]),
	.Y(Counter_Incoming_Events_cry_Y[25]),
	.B(Counter_Incoming_Events_Z[25]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[24])
);
defparam \Counter_Incoming_Events_cry[25] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Incoming_Events_cry[26]  (
	.FCO(Counter_Incoming_Events_cry_Z[26]),
	.S(Counter_Incoming_Events_s[26]),
	.Y(Counter_Incoming_Events_cry_Y[26]),
	.B(Counter_Incoming_Events_Z[26]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[25])
);
defparam \Counter_Incoming_Events_cry[26] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Incoming_Events_cry[27]  (
	.FCO(Counter_Incoming_Events_cry_Z[27]),
	.S(Counter_Incoming_Events_s[27]),
	.Y(Counter_Incoming_Events_cry_Y[27]),
	.B(Counter_Incoming_Events_Z[27]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[26])
);
defparam \Counter_Incoming_Events_cry[27] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Incoming_Events_cry[28]  (
	.FCO(Counter_Incoming_Events_cry_Z[28]),
	.S(Counter_Incoming_Events_s[28]),
	.Y(Counter_Incoming_Events_cry_Y[28]),
	.B(Counter_Incoming_Events_Z[28]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[27])
);
defparam \Counter_Incoming_Events_cry[28] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Incoming_Events_cry[29]  (
	.FCO(Counter_Incoming_Events_cry_Z[29]),
	.S(Counter_Incoming_Events_s[29]),
	.Y(Counter_Incoming_Events_cry_Y[29]),
	.B(Counter_Incoming_Events_Z[29]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[28])
);
defparam \Counter_Incoming_Events_cry[29] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Incoming_Events_s[31]  (
	.FCO(Counter_Incoming_Events_s_FCO[31]),
	.S(Counter_Incoming_Events_s_Z[31]),
	.Y(Counter_Incoming_Events_s_Y[31]),
	.B(Counter_Incoming_Events_Z[31]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[30])
);
defparam \Counter_Incoming_Events_s[31] .INIT=20'h42200;
// @113:347
  ARI1 \Counter_Incoming_Events_cry[30]  (
	.FCO(Counter_Incoming_Events_cry_Z[30]),
	.S(Counter_Incoming_Events_s[30]),
	.Y(Counter_Incoming_Events_cry_Y[30]),
	.B(Counter_Incoming_Events_Z[30]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[29])
);
defparam \Counter_Incoming_Events_cry[30] .INIT=20'h42200;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_0  (
	.FCO(un1_finite_event_counter_cry_0),
	.S(un1_finite_event_counter_cry_0_S),
	.Y(un1_finite_event_counter_cry_0_Y),
	.B(REG_Set_Number_of_Events_L_Z[0]),
	.C(GND),
	.D(GND),
	.A(un1_finite_event_counter),
	.FCI(GND)
);
defparam \Finite_Events.un1_finite_event_counter_cry_0 .INIT=20'h555AA;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_1  (
	.FCO(un1_finite_event_counter_cry_1),
	.S(un1_finite_event_counter_cry_1_S),
	.Y(un1_finite_event_counter_cry_1_Y),
	.B(un1_finite_event_counter_4[1]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[1]),
	.FCI(un1_finite_event_counter_cry_0)
);
defparam \Finite_Events.un1_finite_event_counter_cry_1 .INIT=20'h555AA;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_2  (
	.FCO(un1_finite_event_counter_cry_2),
	.S(un1_finite_event_counter_cry_2_S),
	.Y(un1_finite_event_counter_cry_2_Y),
	.B(un1_finite_event_counter_4[2]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[2]),
	.FCI(un1_finite_event_counter_cry_1)
);
defparam \Finite_Events.un1_finite_event_counter_cry_2 .INIT=20'h555AA;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_3  (
	.FCO(un1_finite_event_counter_cry_3),
	.S(un1_finite_event_counter_cry_3_S),
	.Y(un1_finite_event_counter_cry_3_Y),
	.B(un1_finite_event_counter_4[3]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[3]),
	.FCI(un1_finite_event_counter_cry_2)
);
defparam \Finite_Events.un1_finite_event_counter_cry_3 .INIT=20'h555AA;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_4  (
	.FCO(un1_finite_event_counter_cry_4),
	.S(un1_finite_event_counter_cry_4_S),
	.Y(un1_finite_event_counter_cry_4_Y),
	.B(un1_finite_event_counter_4[4]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[4]),
	.FCI(un1_finite_event_counter_cry_3)
);
defparam \Finite_Events.un1_finite_event_counter_cry_4 .INIT=20'h555AA;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_5  (
	.FCO(un1_finite_event_counter_cry_5),
	.S(un1_finite_event_counter_cry_5_S),
	.Y(un1_finite_event_counter_cry_5_Y),
	.B(un1_finite_event_counter_4[5]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[5]),
	.FCI(un1_finite_event_counter_cry_4)
);
defparam \Finite_Events.un1_finite_event_counter_cry_5 .INIT=20'h555AA;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_6  (
	.FCO(un1_finite_event_counter_cry_6),
	.S(un1_finite_event_counter_cry_6_S),
	.Y(un1_finite_event_counter_cry_6_Y),
	.B(un1_finite_event_counter_4[6]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[6]),
	.FCI(un1_finite_event_counter_cry_5)
);
defparam \Finite_Events.un1_finite_event_counter_cry_6 .INIT=20'h555AA;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_7  (
	.FCO(un1_finite_event_counter_cry_7),
	.S(un1_finite_event_counter_cry_7_S),
	.Y(un1_finite_event_counter_cry_7_Y),
	.B(un1_finite_event_counter_4[7]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[7]),
	.FCI(un1_finite_event_counter_cry_6)
);
defparam \Finite_Events.un1_finite_event_counter_cry_7 .INIT=20'h555AA;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_8  (
	.FCO(un1_finite_event_counter_cry_8),
	.S(un1_finite_event_counter_cry_8_S),
	.Y(un1_finite_event_counter_cry_8_Y),
	.B(un1_finite_event_counter_4[8]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[8]),
	.FCI(un1_finite_event_counter_cry_7)
);
defparam \Finite_Events.un1_finite_event_counter_cry_8 .INIT=20'h555AA;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_9  (
	.FCO(un1_finite_event_counter_cry_9),
	.S(un1_finite_event_counter_cry_9_S),
	.Y(un1_finite_event_counter_cry_9_Y),
	.B(un1_finite_event_counter_4[9]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[9]),
	.FCI(un1_finite_event_counter_cry_8)
);
defparam \Finite_Events.un1_finite_event_counter_cry_9 .INIT=20'h555AA;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_10  (
	.FCO(un1_finite_event_counter_cry_10),
	.S(un1_finite_event_counter_cry_10_S),
	.Y(un1_finite_event_counter_cry_10_Y),
	.B(un1_finite_event_counter_4[10]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[10]),
	.FCI(un1_finite_event_counter_cry_9)
);
defparam \Finite_Events.un1_finite_event_counter_cry_10 .INIT=20'h555AA;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_11  (
	.FCO(un1_finite_event_counter_cry_11),
	.S(un1_finite_event_counter_cry_11_S),
	.Y(un1_finite_event_counter_cry_11_Y),
	.B(un1_finite_event_counter_4[11]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[11]),
	.FCI(un1_finite_event_counter_cry_10)
);
defparam \Finite_Events.un1_finite_event_counter_cry_11 .INIT=20'h555AA;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_12  (
	.FCO(un1_finite_event_counter_cry_12),
	.S(un1_finite_event_counter_cry_12_S),
	.Y(un1_finite_event_counter_cry_12_Y),
	.B(un1_finite_event_counter_4[12]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[12]),
	.FCI(un1_finite_event_counter_cry_11)
);
defparam \Finite_Events.un1_finite_event_counter_cry_12 .INIT=20'h555AA;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_13  (
	.FCO(un1_finite_event_counter_cry_13),
	.S(un1_finite_event_counter_cry_13_S),
	.Y(un1_finite_event_counter_cry_13_Y),
	.B(un1_finite_event_counter_4[13]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[13]),
	.FCI(un1_finite_event_counter_cry_12)
);
defparam \Finite_Events.un1_finite_event_counter_cry_13 .INIT=20'h555AA;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_14  (
	.FCO(un1_finite_event_counter_cry_14),
	.S(un1_finite_event_counter_cry_14_S),
	.Y(un1_finite_event_counter_cry_14_Y),
	.B(un1_finite_event_counter_4[14]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[14]),
	.FCI(un1_finite_event_counter_cry_13)
);
defparam \Finite_Events.un1_finite_event_counter_cry_14 .INIT=20'h555AA;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_15  (
	.FCO(un1_finite_event_counter_cry_15),
	.S(un1_finite_event_counter_cry_15_S),
	.Y(un1_finite_event_counter_cry_15_Y),
	.B(un1_finite_event_counter_4[15]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[15]),
	.FCI(un1_finite_event_counter_cry_14)
);
defparam \Finite_Events.un1_finite_event_counter_cry_15 .INIT=20'h555AA;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_16  (
	.FCO(un1_finite_event_counter_cry_16),
	.S(un1_finite_event_counter_cry_16_S),
	.Y(un1_finite_event_counter_cry_16_Y),
	.B(un1_finite_event_counter_4[16]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[16]),
	.FCI(un1_finite_event_counter_cry_15)
);
defparam \Finite_Events.un1_finite_event_counter_cry_16 .INIT=20'h555AA;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_17  (
	.FCO(un1_finite_event_counter_cry_17),
	.S(un1_finite_event_counter_cry_17_S),
	.Y(un1_finite_event_counter_cry_17_Y),
	.B(un1_finite_event_counter_4[17]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[17]),
	.FCI(un1_finite_event_counter_cry_16)
);
defparam \Finite_Events.un1_finite_event_counter_cry_17 .INIT=20'h555AA;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_18  (
	.FCO(un1_finite_event_counter_cry_18),
	.S(un1_finite_event_counter_cry_18_S),
	.Y(un1_finite_event_counter_cry_18_Y),
	.B(un1_finite_event_counter_4[18]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[18]),
	.FCI(un1_finite_event_counter_cry_17)
);
defparam \Finite_Events.un1_finite_event_counter_cry_18 .INIT=20'h555AA;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_19  (
	.FCO(un1_finite_event_counter_cry_19),
	.S(un1_finite_event_counter_cry_19_S),
	.Y(un1_finite_event_counter_cry_19_Y),
	.B(un1_finite_event_counter_4[19]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[19]),
	.FCI(un1_finite_event_counter_cry_18)
);
defparam \Finite_Events.un1_finite_event_counter_cry_19 .INIT=20'h555AA;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_20  (
	.FCO(un1_finite_event_counter_cry_20),
	.S(un1_finite_event_counter_cry_20_S),
	.Y(un1_finite_event_counter_cry_20_Y),
	.B(un1_finite_event_counter_4[20]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[20]),
	.FCI(un1_finite_event_counter_cry_19)
);
defparam \Finite_Events.un1_finite_event_counter_cry_20 .INIT=20'h555AA;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_21  (
	.FCO(un1_finite_event_counter_cry_21),
	.S(un1_finite_event_counter_cry_21_S),
	.Y(un1_finite_event_counter_cry_21_Y),
	.B(un1_finite_event_counter_4[21]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[21]),
	.FCI(un1_finite_event_counter_cry_20)
);
defparam \Finite_Events.un1_finite_event_counter_cry_21 .INIT=20'h555AA;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_22  (
	.FCO(un1_finite_event_counter_cry_22),
	.S(un1_finite_event_counter_cry_22_S),
	.Y(un1_finite_event_counter_cry_22_Y),
	.B(un1_finite_event_counter_4[22]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[22]),
	.FCI(un1_finite_event_counter_cry_21)
);
defparam \Finite_Events.un1_finite_event_counter_cry_22 .INIT=20'h555AA;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_23  (
	.FCO(un1_finite_event_counter_cry_23),
	.S(un1_finite_event_counter_cry_23_S),
	.Y(un1_finite_event_counter_cry_23_Y),
	.B(un1_finite_event_counter_4[23]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[23]),
	.FCI(un1_finite_event_counter_cry_22)
);
defparam \Finite_Events.un1_finite_event_counter_cry_23 .INIT=20'h555AA;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_24  (
	.FCO(un1_finite_event_counter_cry_24),
	.S(un1_finite_event_counter_cry_24_S),
	.Y(un1_finite_event_counter_cry_24_Y),
	.B(un1_finite_event_counter_4[24]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[24]),
	.FCI(un1_finite_event_counter_cry_23)
);
defparam \Finite_Events.un1_finite_event_counter_cry_24 .INIT=20'h555AA;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_25  (
	.FCO(un1_finite_event_counter_cry_25),
	.S(un1_finite_event_counter_cry_25_S),
	.Y(un1_finite_event_counter_cry_25_Y),
	.B(un1_finite_event_counter_4[25]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[25]),
	.FCI(un1_finite_event_counter_cry_24)
);
defparam \Finite_Events.un1_finite_event_counter_cry_25 .INIT=20'h555AA;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_26  (
	.FCO(un1_finite_event_counter_cry_26),
	.S(un1_finite_event_counter_cry_26_S),
	.Y(un1_finite_event_counter_cry_26_Y),
	.B(un1_finite_event_counter_4[26]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[26]),
	.FCI(un1_finite_event_counter_cry_25)
);
defparam \Finite_Events.un1_finite_event_counter_cry_26 .INIT=20'h555AA;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_27  (
	.FCO(un1_finite_event_counter_cry_27),
	.S(un1_finite_event_counter_cry_27_S),
	.Y(un1_finite_event_counter_cry_27_Y),
	.B(un1_finite_event_counter_4[27]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[27]),
	.FCI(un1_finite_event_counter_cry_26)
);
defparam \Finite_Events.un1_finite_event_counter_cry_27 .INIT=20'h555AA;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_28  (
	.FCO(un1_finite_event_counter_cry_28),
	.S(un1_finite_event_counter_cry_28_S),
	.Y(un1_finite_event_counter_cry_28_Y),
	.B(un1_finite_event_counter_4[28]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[28]),
	.FCI(un1_finite_event_counter_cry_27)
);
defparam \Finite_Events.un1_finite_event_counter_cry_28 .INIT=20'h555AA;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_29  (
	.FCO(un1_finite_event_counter_cry_29),
	.S(un1_finite_event_counter_cry_29_S),
	.Y(un1_finite_event_counter_cry_29_Y),
	.B(un1_finite_event_counter_4[29]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[29]),
	.FCI(un1_finite_event_counter_cry_28)
);
defparam \Finite_Events.un1_finite_event_counter_cry_29 .INIT=20'h555AA;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_30  (
	.FCO(un1_finite_event_counter_cry_30),
	.S(un1_finite_event_counter_cry_30_S),
	.Y(un1_finite_event_counter_cry_30_Y),
	.B(un1_finite_event_counter_4[30]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[30]),
	.FCI(un1_finite_event_counter_cry_29)
);
defparam \Finite_Events.un1_finite_event_counter_cry_30 .INIT=20'h555AA;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_s_32  (
	.FCO(un1_finite_event_counter_s_32_FCO),
	.S(internal_enable_reset7),
	.Y(un1_finite_event_counter_s_32_Y),
	.B(un1_finite_event_counter_4[32]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_cry_31)
);
defparam \Finite_Events.un1_finite_event_counter_s_32 .INIT=20'h4AA00;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_31  (
	.FCO(un1_finite_event_counter_cry_31),
	.S(un1_finite_event_counter_cry_31_S),
	.Y(un1_finite_event_counter_cry_31_Y),
	.B(un1_finite_event_counter_4[31]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[31]),
	.FCI(un1_finite_event_counter_cry_30)
);
defparam \Finite_Events.un1_finite_event_counter_cry_31 .INIT=20'h555AA;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_0  (
	.FCO(un1_finite_event_counter_4_cry_0),
	.S(un1_finite_event_counter_4_cry_0_S),
	.Y(un1_finite_event_counter_4_cry_0_Y),
	.B(REG_Set_Number_of_Events_L_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_0 .INIT=20'h45500;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_1  (
	.FCO(un1_finite_event_counter_4_cry_1),
	.S(un1_finite_event_counter_4[1]),
	.Y(un1_finite_event_counter_4_cry_1_Y),
	.B(REG_Set_Number_of_Events_L_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_0)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_1 .INIT=20'h45500;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_2  (
	.FCO(un1_finite_event_counter_4_cry_2),
	.S(un1_finite_event_counter_4[2]),
	.Y(un1_finite_event_counter_4_cry_2_Y),
	.B(REG_Set_Number_of_Events_L_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_1)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_2 .INIT=20'h45500;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_3  (
	.FCO(un1_finite_event_counter_4_cry_3),
	.S(un1_finite_event_counter_4[3]),
	.Y(un1_finite_event_counter_4_cry_3_Y),
	.B(REG_Set_Number_of_Events_L_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_2)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_3 .INIT=20'h45500;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_4  (
	.FCO(un1_finite_event_counter_4_cry_4),
	.S(un1_finite_event_counter_4[4]),
	.Y(un1_finite_event_counter_4_cry_4_Y),
	.B(REG_Set_Number_of_Events_L_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_3)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_4 .INIT=20'h45500;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_5  (
	.FCO(un1_finite_event_counter_4_cry_5),
	.S(un1_finite_event_counter_4[5]),
	.Y(un1_finite_event_counter_4_cry_5_Y),
	.B(REG_Set_Number_of_Events_L_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_4)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_5 .INIT=20'h45500;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_6  (
	.FCO(un1_finite_event_counter_4_cry_6),
	.S(un1_finite_event_counter_4[6]),
	.Y(un1_finite_event_counter_4_cry_6_Y),
	.B(REG_Set_Number_of_Events_L_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_5)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_6 .INIT=20'h45500;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_7  (
	.FCO(un1_finite_event_counter_4_cry_7),
	.S(un1_finite_event_counter_4[7]),
	.Y(un1_finite_event_counter_4_cry_7_Y),
	.B(REG_Set_Number_of_Events_L_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_6)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_7 .INIT=20'h45500;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_8  (
	.FCO(un1_finite_event_counter_4_cry_8),
	.S(un1_finite_event_counter_4[8]),
	.Y(un1_finite_event_counter_4_cry_8_Y),
	.B(REG_Set_Number_of_Events_L_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_7)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_8 .INIT=20'h45500;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_9  (
	.FCO(un1_finite_event_counter_4_cry_9),
	.S(un1_finite_event_counter_4[9]),
	.Y(un1_finite_event_counter_4_cry_9_Y),
	.B(REG_Set_Number_of_Events_L_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_8)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_9 .INIT=20'h45500;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_10  (
	.FCO(un1_finite_event_counter_4_cry_10),
	.S(un1_finite_event_counter_4[10]),
	.Y(un1_finite_event_counter_4_cry_10_Y),
	.B(REG_Set_Number_of_Events_L_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_9)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_10 .INIT=20'h45500;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_11  (
	.FCO(un1_finite_event_counter_4_cry_11),
	.S(un1_finite_event_counter_4[11]),
	.Y(un1_finite_event_counter_4_cry_11_Y),
	.B(REG_Set_Number_of_Events_L_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_10)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_11 .INIT=20'h45500;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_12  (
	.FCO(un1_finite_event_counter_4_cry_12),
	.S(un1_finite_event_counter_4[12]),
	.Y(un1_finite_event_counter_4_cry_12_Y),
	.B(REG_Set_Number_of_Events_L_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_11)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_12 .INIT=20'h45500;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_13  (
	.FCO(un1_finite_event_counter_4_cry_13),
	.S(un1_finite_event_counter_4[13]),
	.Y(un1_finite_event_counter_4_cry_13_Y),
	.B(REG_Set_Number_of_Events_L_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_12)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_13 .INIT=20'h45500;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_14  (
	.FCO(un1_finite_event_counter_4_cry_14),
	.S(un1_finite_event_counter_4[14]),
	.Y(un1_finite_event_counter_4_cry_14_Y),
	.B(REG_Set_Number_of_Events_L_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_13)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_14 .INIT=20'h45500;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_15  (
	.FCO(un1_finite_event_counter_4_cry_15),
	.S(un1_finite_event_counter_4[15]),
	.Y(un1_finite_event_counter_4_cry_15_Y),
	.B(REG_Set_Number_of_Events_L_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_14)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_15 .INIT=20'h45500;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_16  (
	.FCO(un1_finite_event_counter_4_cry_16),
	.S(un1_finite_event_counter_4[16]),
	.Y(un1_finite_event_counter_4_cry_16_Y),
	.B(REG_Set_Number_of_Events_M_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_15)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_16 .INIT=20'h45500;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_17  (
	.FCO(un1_finite_event_counter_4_cry_17),
	.S(un1_finite_event_counter_4[17]),
	.Y(un1_finite_event_counter_4_cry_17_Y),
	.B(REG_Set_Number_of_Events_M_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_16)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_17 .INIT=20'h45500;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_18  (
	.FCO(un1_finite_event_counter_4_cry_18),
	.S(un1_finite_event_counter_4[18]),
	.Y(un1_finite_event_counter_4_cry_18_Y),
	.B(REG_Set_Number_of_Events_M_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_17)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_18 .INIT=20'h45500;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_19  (
	.FCO(un1_finite_event_counter_4_cry_19),
	.S(un1_finite_event_counter_4[19]),
	.Y(un1_finite_event_counter_4_cry_19_Y),
	.B(REG_Set_Number_of_Events_M_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_18)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_19 .INIT=20'h45500;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_20  (
	.FCO(un1_finite_event_counter_4_cry_20),
	.S(un1_finite_event_counter_4[20]),
	.Y(un1_finite_event_counter_4_cry_20_Y),
	.B(REG_Set_Number_of_Events_M_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_19)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_20 .INIT=20'h45500;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_21  (
	.FCO(un1_finite_event_counter_4_cry_21),
	.S(un1_finite_event_counter_4[21]),
	.Y(un1_finite_event_counter_4_cry_21_Y),
	.B(REG_Set_Number_of_Events_M_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_20)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_21 .INIT=20'h45500;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_22  (
	.FCO(un1_finite_event_counter_4_cry_22),
	.S(un1_finite_event_counter_4[22]),
	.Y(un1_finite_event_counter_4_cry_22_Y),
	.B(REG_Set_Number_of_Events_M_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_21)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_22 .INIT=20'h45500;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_23  (
	.FCO(un1_finite_event_counter_4_cry_23),
	.S(un1_finite_event_counter_4[23]),
	.Y(un1_finite_event_counter_4_cry_23_Y),
	.B(REG_Set_Number_of_Events_M_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_22)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_23 .INIT=20'h45500;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_24  (
	.FCO(un1_finite_event_counter_4_cry_24),
	.S(un1_finite_event_counter_4[24]),
	.Y(un1_finite_event_counter_4_cry_24_Y),
	.B(REG_Set_Number_of_Events_M_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_23)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_24 .INIT=20'h45500;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_25  (
	.FCO(un1_finite_event_counter_4_cry_25),
	.S(un1_finite_event_counter_4[25]),
	.Y(un1_finite_event_counter_4_cry_25_Y),
	.B(REG_Set_Number_of_Events_M_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_24)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_25 .INIT=20'h45500;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_26  (
	.FCO(un1_finite_event_counter_4_cry_26),
	.S(un1_finite_event_counter_4[26]),
	.Y(un1_finite_event_counter_4_cry_26_Y),
	.B(REG_Set_Number_of_Events_M_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_25)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_26 .INIT=20'h45500;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_27  (
	.FCO(un1_finite_event_counter_4_cry_27),
	.S(un1_finite_event_counter_4[27]),
	.Y(un1_finite_event_counter_4_cry_27_Y),
	.B(REG_Set_Number_of_Events_M_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_26)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_27 .INIT=20'h45500;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_28  (
	.FCO(un1_finite_event_counter_4_cry_28),
	.S(un1_finite_event_counter_4[28]),
	.Y(un1_finite_event_counter_4_cry_28_Y),
	.B(REG_Set_Number_of_Events_M_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_27)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_28 .INIT=20'h45500;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_29  (
	.FCO(un1_finite_event_counter_4_cry_29),
	.S(un1_finite_event_counter_4[29]),
	.Y(un1_finite_event_counter_4_cry_29_Y),
	.B(REG_Set_Number_of_Events_M_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_28)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_29 .INIT=20'h45500;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_30  (
	.FCO(un1_finite_event_counter_4_cry_30),
	.S(un1_finite_event_counter_4[30]),
	.Y(un1_finite_event_counter_4_cry_30_Y),
	.B(REG_Set_Number_of_Events_M_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_29)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_30 .INIT=20'h45500;
// @113:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_31  (
	.FCO(un1_finite_event_counter_4[32]),
	.S(un1_finite_event_counter_4[31]),
	.Y(un1_finite_event_counter_4_cry_31_Y),
	.B(REG_Set_Number_of_Events_M_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_30)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_31 .INIT=20'h45500;
// @113:300
  CFG4 REG_Set_Number_of_Events_M_1_sqmuxa_0_a2_0_a2_0_a3_0_a3 (
	.A(ACQ_Counters_Reset_Z),
	.B(state_reg_Z[1]),
	.C(Internal_Enable_Reset_Z),
	.D(un23_read_signal_0_a2_2_a2_2_a2_2_a2_Z),
	.Y(REG_Set_Number_of_Events_M_1_sqmuxa)
);
defparam REG_Set_Number_of_Events_M_1_sqmuxa_0_a2_0_a2_0_a3_0_a3.INIT=16'h0400;
// @113:300
  CFG4 REG_Set_Number_of_Events_L_1_sqmuxa_0_a2_0_a2_0_a3_0_a3 (
	.A(ACQ_Counters_Reset_Z),
	.B(state_reg_Z[1]),
	.C(Internal_Enable_Reset_Z),
	.D(un21_read_signal_0_a2_2_a2_2_a2_2_a2_Z),
	.Y(REG_Set_Number_of_Events_L_1_sqmuxa)
);
defparam REG_Set_Number_of_Events_L_1_sqmuxa_0_a2_0_a2_0_a3_0_a3.INIT=16'h0400;
// @113:300
  CFG3 REG_Test_Generator_Enable_1_sqmuxa_0_a2_0_a2_3_a3_0_a2_0 (
	.A(Internal_Enable_Reset_Z),
	.B(state_reg_Z[1]),
	.C(ACQ_Counters_Reset_Z),
	.Y(N_74)
);
defparam REG_Test_Generator_Enable_1_sqmuxa_0_a2_0_a2_3_a3_0_a2_0.INIT=8'h04;
// @113:112
  CFG2 \state_reg_ns_0_0_0_a3_1_0[0]  (
	.A(state_reg_Z[3]),
	.B(C_enable_cmd),
	.Y(state_reg_ns_0_0_0_a3_1_0_Z[0])
);
defparam \state_reg_ns_0_0_0_a3_1_0[0] .INIT=4'h1;
// @113:112
  CFG2 \state_reg_ns_i_a2_0_a2_0_a2_0_a2_0_a2[5]  (
	.A(state_reg_Z[1]),
	.B(state_reg_Z[2]),
	.Y(N_38_i)
);
defparam \state_reg_ns_i_a2_0_a2_0_a2_0_a2_0_a2[5] .INIT=4'hE;
// @113:287
  CFG2 un1_ACQ_Counters_Reset_0_0_0_0_a2 (
	.A(Internal_Enable_Reset_Z),
	.B(state_reg_Z[1]),
	.Y(N_72)
);
defparam un1_ACQ_Counters_Reset_0_0_0_0_a2.INIT=4'h4;
// @113:112
  CFG2 \state_reg_ns_a2_i_i_a2_i_i_a3[4]  (
	.A(state_reg_Z[3]),
	.B(C_write_read),
	.Y(N_247_i)
);
defparam \state_reg_ns_a2_i_i_a2_i_i_a3[4] .INIT=4'h2;
// @113:287
  CFG2 REG_Enable_4 (
	.A(Internal_Enable_Reset_Z),
	.B(C_write_data_frame[0]),
	.Y(REG_Enable_4_Z)
);
defparam REG_Enable_4.INIT=4'h4;
// @113:287
  CFG4 un1_ACQ_Counters_Reset_0_0_0_0_a3_1 (
	.A(C_addr_frame[7]),
	.B(C_addr_frame[6]),
	.C(C_addr_frame[5]),
	.D(C_addr_frame[4]),
	.Y(un1_ACQ_Counters_Reset_0_0_0_0_a3_1_Z)
);
defparam un1_ACQ_Counters_Reset_0_0_0_0_a3_1.INIT=16'h0010;
// @89:2101
  CFG4 \Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_23  (
	.A(REG_Set_Number_of_Events_M_Z[15]),
	.B(REG_Set_Number_of_Events_M_Z[14]),
	.C(REG_Set_Number_of_Events_M_Z[13]),
	.D(REG_Set_Number_of_Events_L_Z[0]),
	.Y(un1_finite_event_counterlto31_i_a2_23)
);
defparam \Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_23 .INIT=16'h0001;
// @89:2101
  CFG4 \Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_22  (
	.A(REG_Set_Number_of_Events_M_Z[12]),
	.B(REG_Set_Number_of_Events_M_Z[11]),
	.C(REG_Set_Number_of_Events_M_Z[10]),
	.D(REG_Set_Number_of_Events_M_Z[9]),
	.Y(un1_finite_event_counterlto31_i_a2_22)
);
defparam \Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_22 .INIT=16'h0001;
// @89:2101
  CFG4 \Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_21  (
	.A(REG_Set_Number_of_Events_M_Z[8]),
	.B(REG_Set_Number_of_Events_M_Z[7]),
	.C(REG_Set_Number_of_Events_M_Z[6]),
	.D(REG_Set_Number_of_Events_M_Z[5]),
	.Y(un1_finite_event_counterlto31_i_a2_21)
);
defparam \Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_21 .INIT=16'h0001;
// @89:2101
  CFG4 \Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_20  (
	.A(REG_Set_Number_of_Events_M_Z[4]),
	.B(REG_Set_Number_of_Events_M_Z[3]),
	.C(REG_Set_Number_of_Events_M_Z[2]),
	.D(REG_Set_Number_of_Events_M_Z[1]),
	.Y(un1_finite_event_counterlto31_i_a2_20)
);
defparam \Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_20 .INIT=16'h0001;
// @89:2101
  CFG4 \Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_19  (
	.A(REG_Set_Number_of_Events_M_Z[0]),
	.B(REG_Set_Number_of_Events_L_Z[15]),
	.C(REG_Set_Number_of_Events_L_Z[14]),
	.D(REG_Set_Number_of_Events_L_Z[13]),
	.Y(un1_finite_event_counterlto31_i_a2_19)
);
defparam \Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_19 .INIT=16'h0001;
// @89:2101
  CFG4 \Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_18  (
	.A(REG_Set_Number_of_Events_L_Z[12]),
	.B(REG_Set_Number_of_Events_L_Z[11]),
	.C(REG_Set_Number_of_Events_L_Z[10]),
	.D(REG_Set_Number_of_Events_L_Z[9]),
	.Y(un1_finite_event_counterlto31_i_a2_18)
);
defparam \Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_18 .INIT=16'h0001;
// @89:2101
  CFG4 \Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_17  (
	.A(REG_Set_Number_of_Events_L_Z[8]),
	.B(REG_Set_Number_of_Events_L_Z[7]),
	.C(REG_Set_Number_of_Events_L_Z[6]),
	.D(REG_Set_Number_of_Events_L_Z[5]),
	.Y(un1_finite_event_counterlto31_i_a2_17)
);
defparam \Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_17 .INIT=16'h0001;
// @89:2101
  CFG4 \Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_16  (
	.A(REG_Set_Number_of_Events_L_Z[4]),
	.B(REG_Set_Number_of_Events_L_Z[3]),
	.C(REG_Set_Number_of_Events_L_Z[2]),
	.D(REG_Set_Number_of_Events_L_Z[1]),
	.Y(un1_finite_event_counterlto31_i_a2_16)
);
defparam \Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_16 .INIT=16'h0001;
// @113:300
  CFG3 REG_Test_Generator_Enable_1_sqmuxa_0_a2_0_a2_3_a3_0_a2 (
	.A(C_addr_frame[7]),
	.B(C_addr_frame[6]),
	.C(C_addr_frame[5]),
	.Y(N_67)
);
defparam REG_Test_Generator_Enable_1_sqmuxa_0_a2_0_a2_3_a3_0_a2.INIT=8'h01;
// @65:137
  CFG3 last_Control_Busy_Out_RNIQP0R (
	.A(Trigger_Main_0_Control_Busy_Out),
	.B(REQ_Counters_Reset_Z),
	.C(last_Control_Busy_Out_Z),
	.Y(Counter_Processed_Eventse)
);
defparam last_Control_Busy_Out_RNIQP0R.INIT=8'hCE;
// @113:112
  CFG2 \state_reg_RNO[2]  (
	.A(state_reg_Z[3]),
	.B(C_write_read),
	.Y(N_272_i)
);
defparam \state_reg_RNO[2] .INIT=4'h8;
// @113:112
  CFG2 \state_reg_RNO[4]  (
	.A(state_reg_Z[5]),
	.B(C_enable_cmd),
	.Y(N_26_i)
);
defparam \state_reg_RNO[4] .INIT=4'h8;
// @113:300
  CFG4 REG_Test_Generator_Enable_1_sqmuxa_0_a2_0_a2_3_a3_0_a2_1 (
	.A(C_addr_frame[3]),
	.B(C_addr_frame[2]),
	.C(C_addr_frame[1]),
	.D(C_addr_frame[0]),
	.Y(REG_Test_Generator_Enable_1_sqmuxa_0_a2_0_a2_3_a3_0_a2_1_Z)
);
defparam REG_Test_Generator_Enable_1_sqmuxa_0_a2_0_a2_3_a3_0_a2_1.INIT=16'h0001;
// @89:2101
  CFG4 \Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_29  (
	.A(un1_finite_event_counterlto31_i_a2_20),
	.B(un1_finite_event_counterlto31_i_a2_23),
	.C(un1_finite_event_counterlto31_i_a2_22),
	.D(un1_finite_event_counterlto31_i_a2_21),
	.Y(un1_finite_event_counterlto31_i_a2_29)
);
defparam \Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_29 .INIT=16'h8000;
// @89:2101
  CFG4 \Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_28  (
	.A(un1_finite_event_counterlto31_i_a2_19),
	.B(un1_finite_event_counterlto31_i_a2_18),
	.C(un1_finite_event_counterlto31_i_a2_17),
	.D(un1_finite_event_counterlto31_i_a2_16),
	.Y(un1_finite_event_counterlto31_i_a2_28)
);
defparam \Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_28 .INIT=16'h8000;
// @113:220
  CFG4 \read_data_frame_13_iv_3_RNO[0]  (
	.A(C_addr_frame[4]),
	.B(N_67),
	.C(REG_Test_Generator_Enable_1z),
	.D(REG_Test_Generator_Enable_1_sqmuxa_0_a2_0_a2_3_a3_0_a2_1_Z),
	.Y(REG_Test_Generator_Enable_m)
);
defparam \read_data_frame_13_iv_3_RNO[0] .INIT=16'h8000;
// @113:112
  CFG4 \state_reg_ns_0_0_0_0[0]  (
	.A(state_reg_ns_0_0_0_a3_1_0_Z[0]),
	.B(N_38_i),
	.C(state_reg_Z[0]),
	.D(state_reg_Z[4]),
	.Y(state_reg_ns[0])
);
defparam \state_reg_ns_0_0_0_0[0] .INIT=16'h00F2;
// @113:249
  CFG3 un23_read_signal_0_a2_2_a2_2_a2_2_a2_0 (
	.A(C_addr_frame[4]),
	.B(N_67),
	.C(C_addr_frame[3]),
	.Y(N_76)
);
defparam un23_read_signal_0_a2_2_a2_2_a2_2_a2_0.INIT=8'h40;
// @113:237
  CFG3 un15_read_signal_0_a2_3_a2_3_a3_0_a2 (
	.A(C_addr_frame[4]),
	.B(N_67),
	.C(C_addr_frame[3]),
	.Y(N_70)
);
defparam un15_read_signal_0_a2_3_a2_3_a3_0_a2.INIT=8'h04;
// @113:300
  CFG4 REG_Test_Generator_Enable_1_sqmuxa_0_a2_0_a2_3_a3_0_a3 (
	.A(N_74),
	.B(REG_Test_Generator_Enable_1_sqmuxa_0_a2_0_a2_3_a3_0_a2_1_Z),
	.C(C_addr_frame[4]),
	.D(N_67),
	.Y(REG_Test_Generator_Enable_1_sqmuxa)
);
defparam REG_Test_Generator_Enable_1_sqmuxa_0_a2_0_a2_3_a3_0_a3.INIT=16'h8000;
// @113:234
  CFG4 un13_read_signal_0_a2_0_a2_0_a3_0_a3 (
	.A(C_addr_frame[2]),
	.B(C_addr_frame[1]),
	.C(C_addr_frame[0]),
	.D(N_70),
	.Y(un13_read_signal_0_a2_0_a2_0_a3_0_a3_Z)
);
defparam un13_read_signal_0_a2_0_a2_0_a3_0_a3.INIT=16'h0200;
// @113:237
  CFG4 un15_read_signal_0_a2_3_a2_3_a3_0_a3 (
	.A(C_addr_frame[2]),
	.B(C_addr_frame[1]),
	.C(C_addr_frame[0]),
	.D(N_70),
	.Y(un15_read_signal_0_a2_3_a2_3_a3_0_a3_Z)
);
defparam un15_read_signal_0_a2_3_a2_3_a3_0_a3.INIT=16'h2000;
// @113:287
  CFG4 un1_ACQ_Counters_Reset_0_0_0_0 (
	.A(ACQ_Counters_Reset_Z),
	.B(N_72),
	.C(un1_ACQ_Counters_Reset_0_0_0_0_a3_1_Z),
	.D(REG_Test_Generator_Enable_1_sqmuxa_0_a2_0_a2_3_a3_0_a2_1_Z),
	.Y(un1_ACQ_Counters_Reset_0_0_0_0_Z)
);
defparam un1_ACQ_Counters_Reset_0_0_0_0.INIT=16'hEAAA;
// @113:222
  CFG4 un5_read_signal_0_a2_0_a2_0_a2_0_a2 (
	.A(C_addr_frame[2]),
	.B(C_addr_frame[1]),
	.C(C_addr_frame[0]),
	.D(N_70),
	.Y(un5_read_signal_0_a2_0_a2_0_a2_0_a2_Z)
);
defparam un5_read_signal_0_a2_0_a2_0_a2_0_a2.INIT=16'h0100;
// @113:246
  CFG4 un21_read_signal_0_a2_2_a2_2_a2_2_a2 (
	.A(C_addr_frame[2]),
	.B(C_addr_frame[1]),
	.C(C_addr_frame[0]),
	.D(N_76),
	.Y(un21_read_signal_0_a2_2_a2_2_a2_2_a2_Z)
);
defparam un21_read_signal_0_a2_2_a2_2_a2_2_a2.INIT=16'h0100;
// @113:225
  CFG4 un7_read_signal_0_a2_0_a2_0_a2_0_a2 (
	.A(C_addr_frame[2]),
	.B(C_addr_frame[1]),
	.C(C_addr_frame[0]),
	.D(N_70),
	.Y(un7_read_signal_0_a2_0_a2_0_a2_0_a2_Z)
);
defparam un7_read_signal_0_a2_0_a2_0_a2_0_a2.INIT=16'h1000;
// @113:249
  CFG4 un23_read_signal_0_a2_2_a2_2_a2_2_a2 (
	.A(C_addr_frame[2]),
	.B(C_addr_frame[1]),
	.C(C_addr_frame[0]),
	.D(N_76),
	.Y(un23_read_signal_0_a2_2_a2_2_a2_2_a2_Z)
);
defparam un23_read_signal_0_a2_2_a2_2_a2_2_a2.INIT=16'h1000;
// @113:243
  CFG4 un19_read_signal_0_a2_1_a2_0_a3_0_a3 (
	.A(C_addr_frame[2]),
	.B(C_addr_frame[1]),
	.C(C_addr_frame[0]),
	.D(N_70),
	.Y(un19_read_signal_0_a2_1_a2_0_a3_0_a3_Z)
);
defparam un19_read_signal_0_a2_1_a2_0_a3_0_a3.INIT=16'h8000;
// @113:240
  CFG4 un17_read_signal_0_a2_0_a2_1_a3_0_a3 (
	.A(C_addr_frame[2]),
	.B(C_addr_frame[1]),
	.C(C_addr_frame[0]),
	.D(N_70),
	.Y(un17_read_signal_0_a2_0_a2_1_a3_0_a3_Z)
);
defparam un17_read_signal_0_a2_0_a2_1_a3_0_a3.INIT=16'h0800;
// @113:228
  CFG3 un9_read_signal_0_a2_1_a2_1_a2_1_a2_0 (
	.A(C_addr_frame[2]),
	.B(C_addr_frame[1]),
	.C(N_70),
	.Y(N_75)
);
defparam un9_read_signal_0_a2_1_a2_1_a2_1_a2_0.INIT=8'h40;
// @113:300
  CFG2 REG_Threshold_1_sqmuxa_0_a2_1_a2_0_a3_0_a3 (
	.A(un7_read_signal_0_a2_0_a2_0_a2_0_a2_Z),
	.B(N_74),
	.Y(REG_Threshold_1_sqmuxa)
);
defparam REG_Threshold_1_sqmuxa_0_a2_1_a2_0_a3_0_a3.INIT=4'h8;
// @65:137
  CFG2 REQ_Counters_Reset_RNIT9552 (
	.A(last_Control_Trigger_Out_RNINRMN1_Y),
	.B(REQ_Counters_Reset_Z),
	.Y(Counter_Incoming_Eventse)
);
defparam REQ_Counters_Reset_RNIT9552.INIT=4'hE;
// @113:220
  CFG2 \read_data_frame_13_0_iv_2_RNO[13]  (
	.A(un23_read_signal_0_a2_2_a2_2_a2_2_a2_Z),
	.B(REG_Set_Number_of_Events_M_Z[13]),
	.Y(REG_Set_Number_of_Events_M_m[13])
);
defparam \read_data_frame_13_0_iv_2_RNO[13] .INIT=4'h8;
// @113:220
  CFG2 \read_data_frame_13_iv_4_RNO[0]  (
	.A(un23_read_signal_0_a2_2_a2_2_a2_2_a2_Z),
	.B(REG_Set_Number_of_Events_M_Z[0]),
	.Y(REG_Set_Number_of_Events_M_m[0])
);
defparam \read_data_frame_13_iv_4_RNO[0] .INIT=4'h8;
// @113:220
  CFG2 \read_data_frame_13_iv_3_RNO_0[0]  (
	.A(un5_read_signal_0_a2_0_a2_0_a2_0_a2_Z),
	.B(Trigger_Control_0_Control_Enable),
	.Y(REG_Enable_m)
);
defparam \read_data_frame_13_iv_3_RNO_0[0] .INIT=4'h8;
// @113:405
  CFG3 \Finite_Events.finite_event_counter8  (
	.A(Trigger_Control_0_Control_Enable),
	.B(un1_finite_event_counterlto31_i_a2_29),
	.C(un1_finite_event_counterlto31_i_a2_28),
	.Y(finite_event_counter8)
);
defparam \Finite_Events.finite_event_counter8 .INIT=8'h2A;
// @113:220
  CFG4 \read_data_frame_13_0_iv_1[3]  (
	.A(un7_read_signal_0_a2_0_a2_0_a2_0_a2_Z),
	.B(un13_read_signal_0_a2_0_a2_0_a3_0_a3_Z),
	.C(Counter_Incoming_Events_Z[3]),
	.D(Trigger_Top_Part_0_TRG_Threshold[3]),
	.Y(read_data_frame_13_0_iv_1_Z[3])
);
defparam \read_data_frame_13_0_iv_1[3] .INIT=16'hEAC0;
// @113:220
  CFG4 \read_data_frame_13_0_iv_0[3]  (
	.A(REG_Set_Number_of_Events_M_Z[3]),
	.B(REG_Set_Number_of_Events_L_Z[3]),
	.C(un23_read_signal_0_a2_2_a2_2_a2_2_a2_Z),
	.D(un21_read_signal_0_a2_2_a2_2_a2_2_a2_Z),
	.Y(read_data_frame_13_0_iv_0_Z[3])
);
defparam \read_data_frame_13_0_iv_0[3] .INIT=16'hECA0;
// @113:220
  CFG4 \read_data_frame_13_0_iv_1[4]  (
	.A(un7_read_signal_0_a2_0_a2_0_a2_0_a2_Z),
	.B(un13_read_signal_0_a2_0_a2_0_a3_0_a3_Z),
	.C(Counter_Incoming_Events_Z[4]),
	.D(Trigger_Top_Part_0_TRG_Threshold[4]),
	.Y(read_data_frame_13_0_iv_1_Z[4])
);
defparam \read_data_frame_13_0_iv_1[4] .INIT=16'hEAC0;
// @113:220
  CFG4 \read_data_frame_13_0_iv_0[4]  (
	.A(REG_Set_Number_of_Events_M_Z[4]),
	.B(REG_Set_Number_of_Events_L_Z[4]),
	.C(un23_read_signal_0_a2_2_a2_2_a2_2_a2_Z),
	.D(un21_read_signal_0_a2_2_a2_2_a2_2_a2_Z),
	.Y(read_data_frame_13_0_iv_0_Z[4])
);
defparam \read_data_frame_13_0_iv_0[4] .INIT=16'hECA0;
// @113:220
  CFG4 \read_data_frame_13_0_iv_1[5]  (
	.A(un7_read_signal_0_a2_0_a2_0_a2_0_a2_Z),
	.B(un13_read_signal_0_a2_0_a2_0_a3_0_a3_Z),
	.C(Counter_Incoming_Events_Z[5]),
	.D(Trigger_Top_Part_0_TRG_Threshold[5]),
	.Y(read_data_frame_13_0_iv_1_Z[5])
);
defparam \read_data_frame_13_0_iv_1[5] .INIT=16'hEAC0;
// @113:220
  CFG4 \read_data_frame_13_0_iv_0[5]  (
	.A(REG_Set_Number_of_Events_M_Z[5]),
	.B(REG_Set_Number_of_Events_L_Z[5]),
	.C(un23_read_signal_0_a2_2_a2_2_a2_2_a2_Z),
	.D(un21_read_signal_0_a2_2_a2_2_a2_2_a2_Z),
	.Y(read_data_frame_13_0_iv_0_Z[5])
);
defparam \read_data_frame_13_0_iv_0[5] .INIT=16'hECA0;
// @113:220
  CFG4 \read_data_frame_13_0_iv_1[6]  (
	.A(un7_read_signal_0_a2_0_a2_0_a2_0_a2_Z),
	.B(un13_read_signal_0_a2_0_a2_0_a3_0_a3_Z),
	.C(Counter_Incoming_Events_Z[6]),
	.D(Trigger_Top_Part_0_TRG_Threshold[6]),
	.Y(read_data_frame_13_0_iv_1_Z[6])
);
defparam \read_data_frame_13_0_iv_1[6] .INIT=16'hEAC0;
// @113:220
  CFG4 \read_data_frame_13_0_iv_0[6]  (
	.A(REG_Set_Number_of_Events_M_Z[6]),
	.B(REG_Set_Number_of_Events_L_Z[6]),
	.C(un23_read_signal_0_a2_2_a2_2_a2_2_a2_Z),
	.D(un21_read_signal_0_a2_2_a2_2_a2_2_a2_Z),
	.Y(read_data_frame_13_0_iv_0_Z[6])
);
defparam \read_data_frame_13_0_iv_0[6] .INIT=16'hECA0;
// @113:220
  CFG4 \read_data_frame_13_0_iv_1[7]  (
	.A(un7_read_signal_0_a2_0_a2_0_a2_0_a2_Z),
	.B(un13_read_signal_0_a2_0_a2_0_a3_0_a3_Z),
	.C(Counter_Incoming_Events_Z[7]),
	.D(Trigger_Top_Part_0_TRG_Threshold[7]),
	.Y(read_data_frame_13_0_iv_1_Z[7])
);
defparam \read_data_frame_13_0_iv_1[7] .INIT=16'hEAC0;
// @113:220
  CFG4 \read_data_frame_13_0_iv_0[7]  (
	.A(REG_Set_Number_of_Events_M_Z[7]),
	.B(REG_Set_Number_of_Events_L_Z[7]),
	.C(un23_read_signal_0_a2_2_a2_2_a2_2_a2_Z),
	.D(un21_read_signal_0_a2_2_a2_2_a2_2_a2_Z),
	.Y(read_data_frame_13_0_iv_0_Z[7])
);
defparam \read_data_frame_13_0_iv_0[7] .INIT=16'hECA0;
// @113:220
  CFG4 \read_data_frame_13_0_iv_1[8]  (
	.A(un7_read_signal_0_a2_0_a2_0_a2_0_a2_Z),
	.B(un13_read_signal_0_a2_0_a2_0_a3_0_a3_Z),
	.C(Counter_Incoming_Events_Z[8]),
	.D(Trigger_Top_Part_0_TRG_Threshold[8]),
	.Y(read_data_frame_13_0_iv_1_Z[8])
);
defparam \read_data_frame_13_0_iv_1[8] .INIT=16'hEAC0;
// @113:220
  CFG4 \read_data_frame_13_0_iv_0[8]  (
	.A(REG_Set_Number_of_Events_M_Z[8]),
	.B(REG_Set_Number_of_Events_L_Z[8]),
	.C(un23_read_signal_0_a2_2_a2_2_a2_2_a2_Z),
	.D(un21_read_signal_0_a2_2_a2_2_a2_2_a2_Z),
	.Y(read_data_frame_13_0_iv_0_Z[8])
);
defparam \read_data_frame_13_0_iv_0[8] .INIT=16'hECA0;
// @113:220
  CFG4 \read_data_frame_13_0_iv_1[9]  (
	.A(un7_read_signal_0_a2_0_a2_0_a2_0_a2_Z),
	.B(un13_read_signal_0_a2_0_a2_0_a3_0_a3_Z),
	.C(Counter_Incoming_Events_Z[9]),
	.D(Trigger_Top_Part_0_TRG_Threshold[9]),
	.Y(read_data_frame_13_0_iv_1_Z[9])
);
defparam \read_data_frame_13_0_iv_1[9] .INIT=16'hEAC0;
// @113:220
  CFG4 \read_data_frame_13_0_iv_0[9]  (
	.A(REG_Set_Number_of_Events_M_Z[9]),
	.B(REG_Set_Number_of_Events_L_Z[9]),
	.C(un23_read_signal_0_a2_2_a2_2_a2_2_a2_Z),
	.D(un21_read_signal_0_a2_2_a2_2_a2_2_a2_Z),
	.Y(read_data_frame_13_0_iv_0_Z[9])
);
defparam \read_data_frame_13_0_iv_0[9] .INIT=16'hECA0;
// @113:220
  CFG4 \read_data_frame_13_0_iv_1[10]  (
	.A(un7_read_signal_0_a2_0_a2_0_a2_0_a2_Z),
	.B(un13_read_signal_0_a2_0_a2_0_a3_0_a3_Z),
	.C(Counter_Incoming_Events_Z[10]),
	.D(Trigger_Top_Part_0_TRG_Threshold[10]),
	.Y(read_data_frame_13_0_iv_1_Z[10])
);
defparam \read_data_frame_13_0_iv_1[10] .INIT=16'hEAC0;
// @113:220
  CFG4 \read_data_frame_13_0_iv_0[10]  (
	.A(REG_Set_Number_of_Events_M_Z[10]),
	.B(REG_Set_Number_of_Events_L_Z[10]),
	.C(un23_read_signal_0_a2_2_a2_2_a2_2_a2_Z),
	.D(un21_read_signal_0_a2_2_a2_2_a2_2_a2_Z),
	.Y(read_data_frame_13_0_iv_0_Z[10])
);
defparam \read_data_frame_13_0_iv_0[10] .INIT=16'hECA0;
// @113:220
  CFG4 \read_data_frame_13_0_iv_1[11]  (
	.A(un7_read_signal_0_a2_0_a2_0_a2_0_a2_Z),
	.B(un13_read_signal_0_a2_0_a2_0_a3_0_a3_Z),
	.C(Counter_Incoming_Events_Z[11]),
	.D(Trigger_Top_Part_0_TRG_Threshold[11]),
	.Y(read_data_frame_13_0_iv_1_Z[11])
);
defparam \read_data_frame_13_0_iv_1[11] .INIT=16'hEAC0;
// @113:220
  CFG4 \read_data_frame_13_0_iv_0[11]  (
	.A(REG_Set_Number_of_Events_M_Z[11]),
	.B(REG_Set_Number_of_Events_L_Z[11]),
	.C(un23_read_signal_0_a2_2_a2_2_a2_2_a2_Z),
	.D(un21_read_signal_0_a2_2_a2_2_a2_2_a2_Z),
	.Y(read_data_frame_13_0_iv_0_Z[11])
);
defparam \read_data_frame_13_0_iv_0[11] .INIT=16'hECA0;
// @113:220
  CFG4 \read_data_frame_13_0_iv_1[12]  (
	.A(Counter_Incoming_Events_Z[28]),
	.B(Counter_Incoming_Events_Z[12]),
	.C(un15_read_signal_0_a2_3_a2_3_a3_0_a3_Z),
	.D(un13_read_signal_0_a2_0_a2_0_a3_0_a3_Z),
	.Y(read_data_frame_13_0_iv_1_Z[12])
);
defparam \read_data_frame_13_0_iv_1[12] .INIT=16'hECA0;
// @113:220
  CFG4 \read_data_frame_13_0_iv_0[12]  (
	.A(REG_Set_Number_of_Events_M_Z[12]),
	.B(REG_Set_Number_of_Events_L_Z[12]),
	.C(un23_read_signal_0_a2_2_a2_2_a2_2_a2_Z),
	.D(un21_read_signal_0_a2_2_a2_2_a2_2_a2_Z),
	.Y(read_data_frame_13_0_iv_0_Z[12])
);
defparam \read_data_frame_13_0_iv_0[12] .INIT=16'hECA0;
// @113:220
  CFG4 \read_data_frame_13_iv_2[0]  (
	.A(un7_read_signal_0_a2_0_a2_0_a2_0_a2_Z),
	.B(un13_read_signal_0_a2_0_a2_0_a3_0_a3_Z),
	.C(Counter_Incoming_Events_Z[0]),
	.D(Trigger_Top_Part_0_TRG_Threshold[0]),
	.Y(read_data_frame_13_iv_2_Z[0])
);
defparam \read_data_frame_13_iv_2[0] .INIT=16'hEAC0;
// @113:220
  CFG4 \read_data_frame_13_0_iv_1[1]  (
	.A(un7_read_signal_0_a2_0_a2_0_a2_0_a2_Z),
	.B(un13_read_signal_0_a2_0_a2_0_a3_0_a3_Z),
	.C(Counter_Incoming_Events_Z[1]),
	.D(Trigger_Top_Part_0_TRG_Threshold[1]),
	.Y(read_data_frame_13_0_iv_1_Z[1])
);
defparam \read_data_frame_13_0_iv_1[1] .INIT=16'hEAC0;
// @113:220
  CFG4 \read_data_frame_13_0_iv_0[1]  (
	.A(REG_Set_Number_of_Events_M_Z[1]),
	.B(REG_Set_Number_of_Events_L_Z[1]),
	.C(un23_read_signal_0_a2_2_a2_2_a2_2_a2_Z),
	.D(un21_read_signal_0_a2_2_a2_2_a2_2_a2_Z),
	.Y(read_data_frame_13_0_iv_0_Z[1])
);
defparam \read_data_frame_13_0_iv_0[1] .INIT=16'hECA0;
// @113:220
  CFG4 \read_data_frame_13_0_iv_1[2]  (
	.A(un7_read_signal_0_a2_0_a2_0_a2_0_a2_Z),
	.B(un13_read_signal_0_a2_0_a2_0_a3_0_a3_Z),
	.C(Counter_Incoming_Events_Z[2]),
	.D(Trigger_Top_Part_0_TRG_Threshold[2]),
	.Y(read_data_frame_13_0_iv_1_Z[2])
);
defparam \read_data_frame_13_0_iv_1[2] .INIT=16'hEAC0;
// @113:220
  CFG4 \read_data_frame_13_0_iv_0[2]  (
	.A(REG_Set_Number_of_Events_M_Z[2]),
	.B(REG_Set_Number_of_Events_L_Z[2]),
	.C(un23_read_signal_0_a2_2_a2_2_a2_2_a2_Z),
	.D(un21_read_signal_0_a2_2_a2_2_a2_2_a2_Z),
	.Y(read_data_frame_13_0_iv_0_Z[2])
);
defparam \read_data_frame_13_0_iv_0[2] .INIT=16'hECA0;
// @113:220
  CFG4 \read_data_frame_13_0_iv_1[15]  (
	.A(Counter_Incoming_Events_Z[31]),
	.B(Counter_Incoming_Events_Z[15]),
	.C(un15_read_signal_0_a2_3_a2_3_a3_0_a3_Z),
	.D(un13_read_signal_0_a2_0_a2_0_a3_0_a3_Z),
	.Y(read_data_frame_13_0_iv_1_Z[15])
);
defparam \read_data_frame_13_0_iv_1[15] .INIT=16'hECA0;
// @113:220
  CFG4 \read_data_frame_13_0_iv_0[15]  (
	.A(REG_Set_Number_of_Events_M_Z[15]),
	.B(REG_Set_Number_of_Events_L_Z[15]),
	.C(un23_read_signal_0_a2_2_a2_2_a2_2_a2_Z),
	.D(un21_read_signal_0_a2_2_a2_2_a2_2_a2_Z),
	.Y(read_data_frame_13_0_iv_0_Z[15])
);
defparam \read_data_frame_13_0_iv_0[15] .INIT=16'hECA0;
// @113:220
  CFG4 \read_data_frame_13_0_iv_1[13]  (
	.A(Counter_Incoming_Events_Z[29]),
	.B(Counter_Incoming_Events_Z[13]),
	.C(un15_read_signal_0_a2_3_a2_3_a3_0_a3_Z),
	.D(un13_read_signal_0_a2_0_a2_0_a3_0_a3_Z),
	.Y(read_data_frame_13_0_iv_1_Z[13])
);
defparam \read_data_frame_13_0_iv_1[13] .INIT=16'hECA0;
// @113:220
  CFG4 \read_data_frame_13_0_iv_1[14]  (
	.A(Counter_Incoming_Events_Z[30]),
	.B(Counter_Incoming_Events_Z[14]),
	.C(un15_read_signal_0_a2_3_a2_3_a3_0_a3_Z),
	.D(un13_read_signal_0_a2_0_a2_0_a3_0_a3_Z),
	.Y(read_data_frame_13_0_iv_1_Z[14])
);
defparam \read_data_frame_13_0_iv_1[14] .INIT=16'hECA0;
// @113:220
  CFG4 \read_data_frame_13_0_iv_0[14]  (
	.A(REG_Set_Number_of_Events_M_Z[14]),
	.B(REG_Set_Number_of_Events_L_Z[14]),
	.C(un23_read_signal_0_a2_2_a2_2_a2_2_a2_Z),
	.D(un21_read_signal_0_a2_2_a2_2_a2_2_a2_Z),
	.Y(read_data_frame_13_0_iv_0_Z[14])
);
defparam \read_data_frame_13_0_iv_0[14] .INIT=16'hECA0;
// @113:287
  CFG4 un1_internal_write_signal_0_0_0_0 (
	.A(ACQ_Counters_Reset_Z),
	.B(un5_read_signal_0_a2_0_a2_0_a2_0_a2_Z),
	.C(state_reg_Z[1]),
	.D(Internal_Enable_Reset_Z),
	.Y(un1_internal_write_signal_0_0_0_0_Z)
);
defparam un1_internal_write_signal_0_0_0_0.INIT=16'h5540;
// @113:414
  CFG2 Internal_Enable_Reset_0_sqmuxa (
	.A(internal_enable_reset7),
	.B(finite_event_counter8),
	.Y(Internal_Enable_Reset_0_sqmuxa_Z)
);
defparam Internal_Enable_Reset_0_sqmuxa.INIT=4'h8;
// @113:220
  CFG4 \read_data_frame_13_0_iv_4[3]  (
	.A(Counter_Processed_Events_Z[19]),
	.B(Counter_Processed_Events_Z[3]),
	.C(un19_read_signal_0_a2_1_a2_0_a3_0_a3_Z),
	.D(un17_read_signal_0_a2_0_a2_1_a3_0_a3_Z),
	.Y(read_data_frame_13_0_iv_4_Z[3])
);
defparam \read_data_frame_13_0_iv_4[3] .INIT=16'hECA0;
// @113:220
  CFG4 \read_data_frame_13_0_iv_4[4]  (
	.A(Counter_Processed_Events_Z[20]),
	.B(Counter_Processed_Events_Z[4]),
	.C(un19_read_signal_0_a2_1_a2_0_a3_0_a3_Z),
	.D(un17_read_signal_0_a2_0_a2_1_a3_0_a3_Z),
	.Y(read_data_frame_13_0_iv_4_Z[4])
);
defparam \read_data_frame_13_0_iv_4[4] .INIT=16'hECA0;
// @113:220
  CFG3 \read_data_frame_13_0_iv_2[4]  (
	.A(Counter_Incoming_Events_Z[20]),
	.B(read_data_frame_13_0_iv_0_Z[4]),
	.C(un15_read_signal_0_a2_3_a2_3_a3_0_a3_Z),
	.Y(read_data_frame_13_0_iv_2_Z[4])
);
defparam \read_data_frame_13_0_iv_2[4] .INIT=8'hEC;
// @113:220
  CFG4 \read_data_frame_13_0_iv_4[5]  (
	.A(Counter_Processed_Events_Z[21]),
	.B(Counter_Processed_Events_Z[5]),
	.C(un19_read_signal_0_a2_1_a2_0_a3_0_a3_Z),
	.D(un17_read_signal_0_a2_0_a2_1_a3_0_a3_Z),
	.Y(read_data_frame_13_0_iv_4_Z[5])
);
defparam \read_data_frame_13_0_iv_4[5] .INIT=16'hECA0;
// @113:220
  CFG4 \read_data_frame_13_0_iv_4[6]  (
	.A(Counter_Processed_Events_Z[22]),
	.B(Counter_Processed_Events_Z[6]),
	.C(un19_read_signal_0_a2_1_a2_0_a3_0_a3_Z),
	.D(un17_read_signal_0_a2_0_a2_1_a3_0_a3_Z),
	.Y(read_data_frame_13_0_iv_4_Z[6])
);
defparam \read_data_frame_13_0_iv_4[6] .INIT=16'hECA0;
// @113:220
  CFG3 \read_data_frame_13_0_iv_2[6]  (
	.A(Counter_Incoming_Events_Z[22]),
	.B(read_data_frame_13_0_iv_0_Z[6]),
	.C(un15_read_signal_0_a2_3_a2_3_a3_0_a3_Z),
	.Y(read_data_frame_13_0_iv_2_Z[6])
);
defparam \read_data_frame_13_0_iv_2[6] .INIT=8'hEC;
// @113:220
  CFG4 \read_data_frame_13_0_iv_4[7]  (
	.A(Counter_Processed_Events_Z[23]),
	.B(Counter_Processed_Events_Z[7]),
	.C(un19_read_signal_0_a2_1_a2_0_a3_0_a3_Z),
	.D(un17_read_signal_0_a2_0_a2_1_a3_0_a3_Z),
	.Y(read_data_frame_13_0_iv_4_Z[7])
);
defparam \read_data_frame_13_0_iv_4[7] .INIT=16'hECA0;
// @113:220
  CFG4 \read_data_frame_13_0_iv_4[8]  (
	.A(Counter_Processed_Events_Z[24]),
	.B(Counter_Processed_Events_Z[8]),
	.C(un19_read_signal_0_a2_1_a2_0_a3_0_a3_Z),
	.D(un17_read_signal_0_a2_0_a2_1_a3_0_a3_Z),
	.Y(read_data_frame_13_0_iv_4_Z[8])
);
defparam \read_data_frame_13_0_iv_4[8] .INIT=16'hECA0;
// @113:220
  CFG4 \read_data_frame_13_0_iv_4[9]  (
	.A(Counter_Processed_Events_Z[25]),
	.B(Counter_Processed_Events_Z[9]),
	.C(un19_read_signal_0_a2_1_a2_0_a3_0_a3_Z),
	.D(un17_read_signal_0_a2_0_a2_1_a3_0_a3_Z),
	.Y(read_data_frame_13_0_iv_4_Z[9])
);
defparam \read_data_frame_13_0_iv_4[9] .INIT=16'hECA0;
// @113:220
  CFG3 \read_data_frame_13_0_iv_2[9]  (
	.A(Counter_Incoming_Events_Z[25]),
	.B(read_data_frame_13_0_iv_0_Z[9]),
	.C(un15_read_signal_0_a2_3_a2_3_a3_0_a3_Z),
	.Y(read_data_frame_13_0_iv_2_Z[9])
);
defparam \read_data_frame_13_0_iv_2[9] .INIT=8'hEC;
// @113:220
  CFG4 \read_data_frame_13_0_iv_4[10]  (
	.A(Counter_Processed_Events_Z[26]),
	.B(Counter_Processed_Events_Z[10]),
	.C(un19_read_signal_0_a2_1_a2_0_a3_0_a3_Z),
	.D(un17_read_signal_0_a2_0_a2_1_a3_0_a3_Z),
	.Y(read_data_frame_13_0_iv_4_Z[10])
);
defparam \read_data_frame_13_0_iv_4[10] .INIT=16'hECA0;
// @113:220
  CFG4 \read_data_frame_13_0_iv_4[11]  (
	.A(Counter_Processed_Events_Z[27]),
	.B(Counter_Processed_Events_Z[11]),
	.C(un19_read_signal_0_a2_1_a2_0_a3_0_a3_Z),
	.D(un17_read_signal_0_a2_0_a2_1_a3_0_a3_Z),
	.Y(read_data_frame_13_0_iv_4_Z[11])
);
defparam \read_data_frame_13_0_iv_4[11] .INIT=16'hECA0;
// @113:220
  CFG3 \read_data_frame_13_0_iv_2[11]  (
	.A(Counter_Incoming_Events_Z[27]),
	.B(read_data_frame_13_0_iv_0_Z[11]),
	.C(un15_read_signal_0_a2_3_a2_3_a3_0_a3_Z),
	.Y(read_data_frame_13_0_iv_2_Z[11])
);
defparam \read_data_frame_13_0_iv_2[11] .INIT=8'hEC;
// @113:220
  CFG4 \read_data_frame_13_iv_6[0]  (
	.A(Counter_Processed_Events_Z[16]),
	.B(Counter_Processed_Events_Z[0]),
	.C(un19_read_signal_0_a2_1_a2_0_a3_0_a3_Z),
	.D(un17_read_signal_0_a2_0_a2_1_a3_0_a3_Z),
	.Y(read_data_frame_13_iv_6_Z[0])
);
defparam \read_data_frame_13_iv_6[0] .INIT=16'hECA0;
// @113:220
  CFG4 \read_data_frame_13_iv_4[0]  (
	.A(REG_Set_Number_of_Events_M_m[0]),
	.B(read_data_frame_13_iv_2_Z[0]),
	.C(REG_Set_Number_of_Events_L_Z[0]),
	.D(un21_read_signal_0_a2_2_a2_2_a2_2_a2_Z),
	.Y(read_data_frame_13_iv_4_Z[0])
);
defparam \read_data_frame_13_iv_4[0] .INIT=16'hFEEE;
// @113:220
  CFG4 \read_data_frame_13_iv_3[0]  (
	.A(Counter_Incoming_Events_Z[16]),
	.B(REG_Test_Generator_Enable_m),
	.C(REG_Enable_m),
	.D(un15_read_signal_0_a2_3_a2_3_a3_0_a3_Z),
	.Y(read_data_frame_13_iv_3_Z[0])
);
defparam \read_data_frame_13_iv_3[0] .INIT=16'hFEFC;
// @113:220
  CFG4 \read_data_frame_13_0_iv_4[1]  (
	.A(Counter_Processed_Events_Z[17]),
	.B(Counter_Processed_Events_Z[1]),
	.C(un19_read_signal_0_a2_1_a2_0_a3_0_a3_Z),
	.D(un17_read_signal_0_a2_0_a2_1_a3_0_a3_Z),
	.Y(read_data_frame_13_0_iv_4_Z[1])
);
defparam \read_data_frame_13_0_iv_4[1] .INIT=16'hECA0;
// @113:220
  CFG4 \read_data_frame_13_0_iv_4[2]  (
	.A(Counter_Processed_Events_Z[18]),
	.B(Counter_Processed_Events_Z[2]),
	.C(un19_read_signal_0_a2_1_a2_0_a3_0_a3_Z),
	.D(un17_read_signal_0_a2_0_a2_1_a3_0_a3_Z),
	.Y(read_data_frame_13_0_iv_4_Z[2])
);
defparam \read_data_frame_13_0_iv_4[2] .INIT=16'hECA0;
// @113:220
  CFG3 \read_data_frame_13_0_iv_2[2]  (
	.A(Counter_Incoming_Events_Z[18]),
	.B(read_data_frame_13_0_iv_0_Z[2]),
	.C(un15_read_signal_0_a2_3_a2_3_a3_0_a3_Z),
	.Y(read_data_frame_13_0_iv_2_Z[2])
);
defparam \read_data_frame_13_0_iv_2[2] .INIT=8'hEC;
// @113:220
  CFG4 \read_data_frame_13_0_iv_2[13]  (
	.A(REG_Set_Number_of_Events_M_m[13]),
	.B(read_data_frame_13_0_iv_1_Z[13]),
	.C(REG_Set_Number_of_Events_L_Z[13]),
	.D(un21_read_signal_0_a2_2_a2_2_a2_2_a2_Z),
	.Y(read_data_frame_13_0_iv_2_Z[13])
);
defparam \read_data_frame_13_0_iv_2[13] .INIT=16'hFEEE;
// @113:300
  CFG3 REG_Sample_Per_Event_M_1_sqmuxa_0_a2_0_a2_0_a3_0_a3 (
	.A(N_75),
	.B(C_addr_frame[0]),
	.C(N_74),
	.Y(REG_Sample_Per_Event_M_1_sqmuxa)
);
defparam REG_Sample_Per_Event_M_1_sqmuxa_0_a2_0_a2_0_a3_0_a3.INIT=8'h80;
// @113:300
  CFG3 REG_Sample_Per_Event_L_1_sqmuxa_0_a2_0_a2_0_a3_0_a3 (
	.A(N_75),
	.B(C_addr_frame[0]),
	.C(N_74),
	.Y(REG_Sample_Per_Event_L_1_sqmuxa)
);
defparam REG_Sample_Per_Event_L_1_sqmuxa_0_a2_0_a2_0_a3_0_a3.INIT=8'h20;
// @113:220
  CFG4 \read_data_frame_13_0_iv_6[3]  (
	.A(Trigger_Control_0_Control_Sample_Per_Event[19]),
	.B(Trigger_Control_0_Control_Sample_Per_Event[3]),
	.C(C_addr_frame[0]),
	.D(N_75),
	.Y(read_data_frame_13_0_iv_6_Z[3])
);
defparam \read_data_frame_13_0_iv_6[3] .INIT=16'hAC00;
// @113:220
  CFG4 \read_data_frame_13_0_iv_3[3]  (
	.A(read_data_frame_13_0_iv_0_Z[3]),
	.B(Counter_Incoming_Events_Z[19]),
	.C(read_data_frame_13_0_iv_1_Z[3]),
	.D(un15_read_signal_0_a2_3_a2_3_a3_0_a3_Z),
	.Y(read_data_frame_13_0_iv_3_Z[3])
);
defparam \read_data_frame_13_0_iv_3[3] .INIT=16'hFEFA;
// @113:220
  CFG4 \read_data_frame_13_0_iv_6[4]  (
	.A(Trigger_Control_0_Control_Sample_Per_Event[4]),
	.B(REG_Sample_Per_Event_M_Z[4]),
	.C(N_75),
	.D(C_addr_frame[0]),
	.Y(read_data_frame_13_0_iv_6_Z[4])
);
defparam \read_data_frame_13_0_iv_6[4] .INIT=16'hC0A0;
// @113:220
  CFG4 \read_data_frame_13_0_iv_6[5]  (
	.A(Trigger_Control_0_Control_Sample_Per_Event[5]),
	.B(REG_Sample_Per_Event_M_Z[5]),
	.C(N_75),
	.D(C_addr_frame[0]),
	.Y(read_data_frame_13_0_iv_6_Z[5])
);
defparam \read_data_frame_13_0_iv_6[5] .INIT=16'hC0A0;
// @113:220
  CFG4 \read_data_frame_13_0_iv_3[5]  (
	.A(read_data_frame_13_0_iv_0_Z[5]),
	.B(Counter_Incoming_Events_Z[21]),
	.C(read_data_frame_13_0_iv_1_Z[5]),
	.D(un15_read_signal_0_a2_3_a2_3_a3_0_a3_Z),
	.Y(read_data_frame_13_0_iv_3_Z[5])
);
defparam \read_data_frame_13_0_iv_3[5] .INIT=16'hFEFA;
// @113:220
  CFG4 \read_data_frame_13_0_iv_6[6]  (
	.A(Trigger_Control_0_Control_Sample_Per_Event[6]),
	.B(REG_Sample_Per_Event_M_Z[6]),
	.C(N_75),
	.D(C_addr_frame[0]),
	.Y(read_data_frame_13_0_iv_6_Z[6])
);
defparam \read_data_frame_13_0_iv_6[6] .INIT=16'hC0A0;
// @113:220
  CFG4 \read_data_frame_13_0_iv_6[7]  (
	.A(Trigger_Control_0_Control_Sample_Per_Event[7]),
	.B(REG_Sample_Per_Event_M_Z[7]),
	.C(N_75),
	.D(C_addr_frame[0]),
	.Y(read_data_frame_13_0_iv_6_Z[7])
);
defparam \read_data_frame_13_0_iv_6[7] .INIT=16'hC0A0;
// @113:220
  CFG4 \read_data_frame_13_0_iv_3[7]  (
	.A(read_data_frame_13_0_iv_0_Z[7]),
	.B(Counter_Incoming_Events_Z[23]),
	.C(read_data_frame_13_0_iv_1_Z[7]),
	.D(un15_read_signal_0_a2_3_a2_3_a3_0_a3_Z),
	.Y(read_data_frame_13_0_iv_3_Z[7])
);
defparam \read_data_frame_13_0_iv_3[7] .INIT=16'hFEFA;
// @113:220
  CFG4 \read_data_frame_13_0_iv_6[8]  (
	.A(Trigger_Control_0_Control_Sample_Per_Event[8]),
	.B(REG_Sample_Per_Event_M_Z[8]),
	.C(N_75),
	.D(C_addr_frame[0]),
	.Y(read_data_frame_13_0_iv_6_Z[8])
);
defparam \read_data_frame_13_0_iv_6[8] .INIT=16'hC0A0;
// @113:220
  CFG4 \read_data_frame_13_0_iv_3[8]  (
	.A(read_data_frame_13_0_iv_0_Z[8]),
	.B(Counter_Incoming_Events_Z[24]),
	.C(read_data_frame_13_0_iv_1_Z[8]),
	.D(un15_read_signal_0_a2_3_a2_3_a3_0_a3_Z),
	.Y(read_data_frame_13_0_iv_3_Z[8])
);
defparam \read_data_frame_13_0_iv_3[8] .INIT=16'hFEFA;
// @113:220
  CFG4 \read_data_frame_13_0_iv_6[9]  (
	.A(Trigger_Control_0_Control_Sample_Per_Event[9]),
	.B(REG_Sample_Per_Event_M_Z[9]),
	.C(N_75),
	.D(C_addr_frame[0]),
	.Y(read_data_frame_13_0_iv_6_Z[9])
);
defparam \read_data_frame_13_0_iv_6[9] .INIT=16'hC0A0;
// @113:220
  CFG4 \read_data_frame_13_0_iv_6[10]  (
	.A(Trigger_Control_0_Control_Sample_Per_Event[10]),
	.B(REG_Sample_Per_Event_M_Z[10]),
	.C(N_75),
	.D(C_addr_frame[0]),
	.Y(read_data_frame_13_0_iv_6_Z[10])
);
defparam \read_data_frame_13_0_iv_6[10] .INIT=16'hC0A0;
// @113:220
  CFG4 \read_data_frame_13_0_iv_3[10]  (
	.A(read_data_frame_13_0_iv_0_Z[10]),
	.B(Counter_Incoming_Events_Z[26]),
	.C(read_data_frame_13_0_iv_1_Z[10]),
	.D(un15_read_signal_0_a2_3_a2_3_a3_0_a3_Z),
	.Y(read_data_frame_13_0_iv_3_Z[10])
);
defparam \read_data_frame_13_0_iv_3[10] .INIT=16'hFEFA;
// @113:220
  CFG4 \read_data_frame_13_0_iv_6[11]  (
	.A(Trigger_Control_0_Control_Sample_Per_Event[11]),
	.B(REG_Sample_Per_Event_M_Z[11]),
	.C(N_75),
	.D(C_addr_frame[0]),
	.Y(read_data_frame_13_0_iv_6_Z[11])
);
defparam \read_data_frame_13_0_iv_6[11] .INIT=16'hC0A0;
// @113:220
  CFG4 \read_data_frame_13_0_iv_5[12]  (
	.A(Trigger_Control_0_Control_Sample_Per_Event[12]),
	.B(REG_Sample_Per_Event_M_Z[12]),
	.C(N_75),
	.D(C_addr_frame[0]),
	.Y(read_data_frame_13_0_iv_5_Z[12])
);
defparam \read_data_frame_13_0_iv_5[12] .INIT=16'hC0A0;
// @113:220
  CFG4 \read_data_frame_13_0_iv_3[12]  (
	.A(read_data_frame_13_0_iv_0_Z[12]),
	.B(Counter_Processed_Events_Z[12]),
	.C(read_data_frame_13_0_iv_1_Z[12]),
	.D(un17_read_signal_0_a2_0_a2_1_a3_0_a3_Z),
	.Y(read_data_frame_13_0_iv_3_Z[12])
);
defparam \read_data_frame_13_0_iv_3[12] .INIT=16'hFEFA;
// @113:220
  CFG4 \read_data_frame_13_iv_8[0]  (
	.A(Trigger_Control_0_Control_Sample_Per_Event[16]),
	.B(Trigger_Control_0_Control_Sample_Per_Event[0]),
	.C(C_addr_frame[0]),
	.D(N_75),
	.Y(read_data_frame_13_iv_8_Z[0])
);
defparam \read_data_frame_13_iv_8[0] .INIT=16'hAC00;
// @113:220
  CFG4 \read_data_frame_13_0_iv_6[1]  (
	.A(Trigger_Control_0_Control_Sample_Per_Event[17]),
	.B(Trigger_Control_0_Control_Sample_Per_Event[1]),
	.C(C_addr_frame[0]),
	.D(N_75),
	.Y(read_data_frame_13_0_iv_6_Z[1])
);
defparam \read_data_frame_13_0_iv_6[1] .INIT=16'hAC00;
// @113:220
  CFG4 \read_data_frame_13_0_iv_3[1]  (
	.A(read_data_frame_13_0_iv_0_Z[1]),
	.B(Counter_Incoming_Events_Z[17]),
	.C(read_data_frame_13_0_iv_1_Z[1]),
	.D(un15_read_signal_0_a2_3_a2_3_a3_0_a3_Z),
	.Y(read_data_frame_13_0_iv_3_Z[1])
);
defparam \read_data_frame_13_0_iv_3[1] .INIT=16'hFEFA;
// @113:220
  CFG4 \read_data_frame_13_0_iv_6[2]  (
	.A(Trigger_Control_0_Control_Sample_Per_Event[18]),
	.B(Trigger_Control_0_Control_Sample_Per_Event[2]),
	.C(C_addr_frame[0]),
	.D(N_75),
	.Y(read_data_frame_13_0_iv_6_Z[2])
);
defparam \read_data_frame_13_0_iv_6[2] .INIT=16'hAC00;
// @113:220
  CFG4 \read_data_frame_13_0_iv_5[15]  (
	.A(Trigger_Control_0_Control_Sample_Per_Event[15]),
	.B(REG_Sample_Per_Event_M_Z[15]),
	.C(N_75),
	.D(C_addr_frame[0]),
	.Y(read_data_frame_13_0_iv_5_Z[15])
);
defparam \read_data_frame_13_0_iv_5[15] .INIT=16'hC0A0;
// @113:220
  CFG4 \read_data_frame_13_0_iv_3[15]  (
	.A(read_data_frame_13_0_iv_0_Z[15]),
	.B(Counter_Processed_Events_Z[15]),
	.C(read_data_frame_13_0_iv_1_Z[15]),
	.D(un17_read_signal_0_a2_0_a2_1_a3_0_a3_Z),
	.Y(read_data_frame_13_0_iv_3_Z[15])
);
defparam \read_data_frame_13_0_iv_3[15] .INIT=16'hFEFA;
// @113:220
  CFG4 \read_data_frame_13_0_iv_5[13]  (
	.A(Trigger_Control_0_Control_Sample_Per_Event[13]),
	.B(REG_Sample_Per_Event_M_Z[13]),
	.C(N_75),
	.D(C_addr_frame[0]),
	.Y(read_data_frame_13_0_iv_5_Z[13])
);
defparam \read_data_frame_13_0_iv_5[13] .INIT=16'hC0A0;
// @113:220
  CFG3 \read_data_frame_13_0_iv_3[13]  (
	.A(read_data_frame_13_0_iv_2_Z[13]),
	.B(Counter_Processed_Events_Z[13]),
	.C(un17_read_signal_0_a2_0_a2_1_a3_0_a3_Z),
	.Y(read_data_frame_13_0_iv_3_Z[13])
);
defparam \read_data_frame_13_0_iv_3[13] .INIT=8'hEA;
// @113:220
  CFG4 \read_data_frame_13_0_iv_5[14]  (
	.A(Trigger_Control_0_Control_Sample_Per_Event[14]),
	.B(REG_Sample_Per_Event_M_Z[14]),
	.C(N_75),
	.D(C_addr_frame[0]),
	.Y(read_data_frame_13_0_iv_5_Z[14])
);
defparam \read_data_frame_13_0_iv_5[14] .INIT=16'hC0A0;
// @113:220
  CFG4 \read_data_frame_13_0_iv_3[14]  (
	.A(read_data_frame_13_0_iv_0_Z[14]),
	.B(Counter_Processed_Events_Z[14]),
	.C(read_data_frame_13_0_iv_1_Z[14]),
	.D(un17_read_signal_0_a2_0_a2_1_a3_0_a3_Z),
	.Y(read_data_frame_13_0_iv_3_Z[14])
);
defparam \read_data_frame_13_0_iv_3[14] .INIT=16'hFEFA;
// @113:220
  CFG4 \read_data_frame_13_0_iv[15]  (
	.A(read_data_frame_13_0_iv_5_Z[15]),
	.B(read_data_frame_13_0_iv_3_Z[15]),
	.C(Counter_Processed_Events_Z[31]),
	.D(un19_read_signal_0_a2_1_a2_0_a3_0_a3_Z),
	.Y(read_data_frame_13[15])
);
defparam \read_data_frame_13_0_iv[15] .INIT=16'hFEEE;
// @113:220
  CFG4 \read_data_frame_13_0_iv[14]  (
	.A(read_data_frame_13_0_iv_5_Z[14]),
	.B(read_data_frame_13_0_iv_3_Z[14]),
	.C(Counter_Processed_Events_Z[30]),
	.D(un19_read_signal_0_a2_1_a2_0_a3_0_a3_Z),
	.Y(read_data_frame_13[14])
);
defparam \read_data_frame_13_0_iv[14] .INIT=16'hFEEE;
// @113:220
  CFG4 \read_data_frame_13_0_iv[13]  (
	.A(read_data_frame_13_0_iv_5_Z[13]),
	.B(read_data_frame_13_0_iv_3_Z[13]),
	.C(Counter_Processed_Events_Z[29]),
	.D(un19_read_signal_0_a2_1_a2_0_a3_0_a3_Z),
	.Y(read_data_frame_13[13])
);
defparam \read_data_frame_13_0_iv[13] .INIT=16'hFEEE;
// @113:220
  CFG4 \read_data_frame_13_0_iv[12]  (
	.A(read_data_frame_13_0_iv_5_Z[12]),
	.B(read_data_frame_13_0_iv_3_Z[12]),
	.C(Counter_Processed_Events_Z[28]),
	.D(un19_read_signal_0_a2_1_a2_0_a3_0_a3_Z),
	.Y(read_data_frame_13[12])
);
defparam \read_data_frame_13_0_iv[12] .INIT=16'hFEEE;
// @113:220
  CFG4 \read_data_frame_13_0_iv[11]  (
	.A(read_data_frame_13_0_iv_2_Z[11]),
	.B(read_data_frame_13_0_iv_4_Z[11]),
	.C(read_data_frame_13_0_iv_1_Z[11]),
	.D(read_data_frame_13_0_iv_6_Z[11]),
	.Y(read_data_frame_13[11])
);
defparam \read_data_frame_13_0_iv[11] .INIT=16'hFFFE;
// @113:220
  CFG3 \read_data_frame_13_0_iv[10]  (
	.A(read_data_frame_13_0_iv_6_Z[10]),
	.B(read_data_frame_13_0_iv_4_Z[10]),
	.C(read_data_frame_13_0_iv_3_Z[10]),
	.Y(read_data_frame_13[10])
);
defparam \read_data_frame_13_0_iv[10] .INIT=8'hFE;
// @113:220
  CFG4 \read_data_frame_13_0_iv[9]  (
	.A(read_data_frame_13_0_iv_2_Z[9]),
	.B(read_data_frame_13_0_iv_4_Z[9]),
	.C(read_data_frame_13_0_iv_1_Z[9]),
	.D(read_data_frame_13_0_iv_6_Z[9]),
	.Y(read_data_frame_13[9])
);
defparam \read_data_frame_13_0_iv[9] .INIT=16'hFFFE;
// @113:220
  CFG3 \read_data_frame_13_0_iv[8]  (
	.A(read_data_frame_13_0_iv_6_Z[8]),
	.B(read_data_frame_13_0_iv_4_Z[8]),
	.C(read_data_frame_13_0_iv_3_Z[8]),
	.Y(read_data_frame_13[8])
);
defparam \read_data_frame_13_0_iv[8] .INIT=8'hFE;
// @113:220
  CFG3 \read_data_frame_13_0_iv[7]  (
	.A(read_data_frame_13_0_iv_6_Z[7]),
	.B(read_data_frame_13_0_iv_4_Z[7]),
	.C(read_data_frame_13_0_iv_3_Z[7]),
	.Y(read_data_frame_13[7])
);
defparam \read_data_frame_13_0_iv[7] .INIT=8'hFE;
// @113:220
  CFG4 \read_data_frame_13_0_iv[6]  (
	.A(read_data_frame_13_0_iv_2_Z[6]),
	.B(read_data_frame_13_0_iv_4_Z[6]),
	.C(read_data_frame_13_0_iv_1_Z[6]),
	.D(read_data_frame_13_0_iv_6_Z[6]),
	.Y(read_data_frame_13[6])
);
defparam \read_data_frame_13_0_iv[6] .INIT=16'hFFFE;
// @113:220
  CFG3 \read_data_frame_13_0_iv[5]  (
	.A(read_data_frame_13_0_iv_6_Z[5]),
	.B(read_data_frame_13_0_iv_4_Z[5]),
	.C(read_data_frame_13_0_iv_3_Z[5]),
	.Y(read_data_frame_13[5])
);
defparam \read_data_frame_13_0_iv[5] .INIT=8'hFE;
// @113:220
  CFG4 \read_data_frame_13_0_iv[4]  (
	.A(read_data_frame_13_0_iv_2_Z[4]),
	.B(read_data_frame_13_0_iv_4_Z[4]),
	.C(read_data_frame_13_0_iv_1_Z[4]),
	.D(read_data_frame_13_0_iv_6_Z[4]),
	.Y(read_data_frame_13[4])
);
defparam \read_data_frame_13_0_iv[4] .INIT=16'hFFFE;
// @113:220
  CFG3 \read_data_frame_13_0_iv[3]  (
	.A(read_data_frame_13_0_iv_6_Z[3]),
	.B(read_data_frame_13_0_iv_4_Z[3]),
	.C(read_data_frame_13_0_iv_3_Z[3]),
	.Y(read_data_frame_13[3])
);
defparam \read_data_frame_13_0_iv[3] .INIT=8'hFE;
// @113:220
  CFG4 \read_data_frame_13_0_iv[2]  (
	.A(read_data_frame_13_0_iv_2_Z[2]),
	.B(read_data_frame_13_0_iv_1_Z[2]),
	.C(read_data_frame_13_0_iv_4_Z[2]),
	.D(read_data_frame_13_0_iv_6_Z[2]),
	.Y(read_data_frame_13[2])
);
defparam \read_data_frame_13_0_iv[2] .INIT=16'hFFFE;
// @113:220
  CFG3 \read_data_frame_13_0_iv[1]  (
	.A(read_data_frame_13_0_iv_6_Z[1]),
	.B(read_data_frame_13_0_iv_4_Z[1]),
	.C(read_data_frame_13_0_iv_3_Z[1]),
	.Y(read_data_frame_13[1])
);
defparam \read_data_frame_13_0_iv[1] .INIT=8'hFE;
// @113:220
  CFG4 \read_data_frame_13_iv[0]  (
	.A(read_data_frame_13_iv_6_Z[0]),
	.B(read_data_frame_13_iv_8_Z[0]),
	.C(read_data_frame_13_iv_4_Z[0]),
	.D(read_data_frame_13_iv_3_Z[0]),
	.Y(read_data_frame_13[0])
);
defparam \read_data_frame_13_iv[0] .INIT=16'hFFFE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Trigger_Control */

module Trigger_Top_Part (
  state_reg_i_0,
  Trigger_Top_Part_0_TRG_Threshold,
  C_write_data_frame,
  C_read_data_frame,
  C_addr_frame,
  Input_Data_Part_0_TRG_Detect_Vector,
  fwft_Q,
  Trigger_Top_Part_0_Q_0,
  REG_Test_Generator_Enable,
  C_enable_cmd,
  C_write_read,
  Reset_N,
  Trigger_Top_Part_0_EMPTY,
  FIFOs_Reader_0_Event_FIFO_R_Enable,
  Clock,
  dff_arst
)
;
output state_reg_i_0 ;
output [11:0] Trigger_Top_Part_0_TRG_Threshold ;
input [15:0] C_write_data_frame ;
output [15:0] C_read_data_frame ;
input [7:0] C_addr_frame ;
input [7:0] Input_Data_Part_0_TRG_Detect_Vector ;
output [1:0] fwft_Q ;
output Trigger_Top_Part_0_Q_0 ;
output REG_Test_Generator_Enable ;
input C_enable_cmd ;
input C_write_read ;
input Reset_N ;
output Trigger_Top_Part_0_EMPTY ;
input FIFOs_Reader_0_Event_FIFO_R_Enable ;
input Clock ;
input dff_arst ;
wire state_reg_i_0 ;
wire Trigger_Top_Part_0_Q_0 ;
wire REG_Test_Generator_Enable ;
wire C_enable_cmd ;
wire C_write_read ;
wire Reset_N ;
wire Trigger_Top_Part_0_EMPTY ;
wire FIFOs_Reader_0_Event_FIFO_R_Enable ;
wire Clock ;
wire dff_arst ;
wire [1:0] Trigger_Main_0_FIFO_Event_Data;
wire [3:3] Trigger_Edge_Location_i_0;
wire [19:0] Trigger_Control_0_Control_Sample_Per_Event;
wire ALL_FIFO_Enable ;
wire FIFO_Event_A_Full ;
wire Trigger_Control_0_Control_Enable ;
wire Trigger_Main_0_Control_Busy_Out ;
wire GND ;
wire VCC ;
// @65:122
  COREFIFO_C5 COREFIFO_C5_0 (
	.Trigger_Top_Part_0_Q_0(Trigger_Top_Part_0_Q_0),
	.fwft_Q(fwft_Q[1:0]),
	.Trigger_Main_0_FIFO_Event_Data(Trigger_Main_0_FIFO_Event_Data[1:0]),
	.dff_arst(dff_arst),
	.Clock(Clock),
	.FIFOs_Reader_0_Event_FIFO_R_Enable(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.ALL_FIFO_Enable(ALL_FIFO_Enable),
	.FIFO_Event_A_Full(FIFO_Event_A_Full),
	.Trigger_Top_Part_0_EMPTY(Trigger_Top_Part_0_EMPTY)
);
// @65:158
  Trigger_Main Trigger_Main_0 (
	.Input_Data_Part_0_TRG_Detect_Vector(Input_Data_Part_0_TRG_Detect_Vector[7:0]),
	.Trigger_Edge_Location_i_0_0(Trigger_Edge_Location_i_0[3]),
	.Trigger_Control_0_Control_Sample_Per_Event(Trigger_Control_0_Control_Sample_Per_Event[19:0]),
	.Trigger_Main_0_FIFO_Event_Data(Trigger_Main_0_FIFO_Event_Data[1:0]),
	.Trigger_Control_0_Control_Enable(Trigger_Control_0_Control_Enable),
	.FIFO_Event_A_Full(FIFO_Event_A_Full),
	.Reset_N(Reset_N),
	.Trigger_Main_0_Control_Busy_Out(Trigger_Main_0_Control_Busy_Out),
	.ALL_FIFO_Enable_1z(ALL_FIFO_Enable),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
// @65:137
  Trigger_Control Trigger_Control_0 (
	.C_addr_frame(C_addr_frame[7:0]),
	.C_read_data_frame(C_read_data_frame[15:0]),
	.Trigger_Control_0_Control_Sample_Per_Event(Trigger_Control_0_Control_Sample_Per_Event[19:0]),
	.C_write_data_frame(C_write_data_frame[15:0]),
	.Trigger_Top_Part_0_TRG_Threshold(Trigger_Top_Part_0_TRG_Threshold[11:0]),
	.Trigger_Edge_Location_i_0_0(Trigger_Edge_Location_i_0[3]),
	.state_reg_i_0(state_reg_i_0),
	.C_write_read(C_write_read),
	.C_enable_cmd(C_enable_cmd),
	.Trigger_Control_0_Control_Enable(Trigger_Control_0_Control_Enable),
	.REG_Test_Generator_Enable_1z(REG_Test_Generator_Enable),
	.Reset_N(Reset_N),
	.Trigger_Main_0_Control_Busy_Out(Trigger_Main_0_Control_Busy_Out),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Trigger_Top_Part */

module Test_Generator (
  Test_Generator_0_Test_Data_0,
  Test_Generator_0_Test_Data_1,
  Test_Generator_0_Test_Data_2,
  Test_Generator_0_Test_Data_4,
  Test_Generator_0_Test_Data_3,
  Test_Generator_0_Test_Data_5,
  Test_Generator_0_Test_Data_6,
  Test_Generator_0_Test_Data_7,
  Clock,
  dff_arst,
  REG_Test_Generator_Enable
)
;
output [11:3] Test_Generator_0_Test_Data_0 ;
output [11:0] Test_Generator_0_Test_Data_1 ;
output [11:1] Test_Generator_0_Test_Data_2 ;
output [11:2] Test_Generator_0_Test_Data_4 ;
output [11:0] Test_Generator_0_Test_Data_3 ;
output [11:0] Test_Generator_0_Test_Data_5 ;
output [11:1] Test_Generator_0_Test_Data_6 ;
output [11:0] Test_Generator_0_Test_Data_7 ;
input Clock ;
input dff_arst ;
input REG_Test_Generator_Enable ;
wire Clock ;
wire dff_arst ;
wire REG_Test_Generator_Enable ;
wire [3:3] Test_Data_0_4_fast_Z;
wire [11:4] Test_Data_6_4;
wire [11:4] Test_Data_7_4;
wire [11:4] Test_Data_5_4;
wire [11:4] Test_Data_4_4;
wire [11:4] Test_Data_3_4;
wire [11:4] Test_Data_1_4;
wire [11:4] Test_Data_2_4;
wire N_2_i ;
wire GND ;
wire VCC ;
wire Test_Data_6_4_cry_2_Y ;
wire Test_Data_7_4_cry_3_Y ;
wire Test_Data_5_4_cry_3_Y ;
wire Test_Data_4_4_cry_2_Y ;
wire Test_Data_3_4_cry_3_Y ;
wire Test_Data_1_4_cry_3_Y ;
wire Test_Data_2_4_cry_2_Y ;
wire un27_test_data_1_s_8_S ;
wire un27_test_data_1_cry_7_S ;
wire un27_test_data_1_cry_6_S ;
wire un27_test_data_1_cry_5_S ;
wire un27_test_data_1_cry_4_S ;
wire un27_test_data_1_cry_3_S ;
wire un27_test_data_1_cry_2_S ;
wire un27_test_data_1_cry_1_S ;
wire Test_Data_1_4_cry_3 ;
wire Test_Data_1_4_cry_3_S ;
wire Test_Data_1_4_cry_4 ;
wire Test_Data_1_4_cry_4_Y ;
wire Test_Data_1_4_cry_5 ;
wire Test_Data_1_4_cry_5_Y ;
wire Test_Data_1_4_cry_6 ;
wire Test_Data_1_4_cry_6_Y ;
wire Test_Data_1_4_cry_7 ;
wire Test_Data_1_4_cry_7_Y ;
wire Test_Data_1_4_cry_8 ;
wire Test_Data_1_4_cry_8_Y ;
wire Test_Data_1_4_cry_9 ;
wire Test_Data_1_4_cry_9_Y ;
wire Test_Data_1_4_s_11_FCO ;
wire Test_Data_1_4_s_11_Y ;
wire Test_Data_1_4_cry_10 ;
wire Test_Data_1_4_cry_10_Y ;
wire Test_Data_2_4_cry_2 ;
wire Test_Data_2_4_cry_2_S ;
wire Test_Data_2_4_cry_3 ;
wire Test_Data_2_4_cry_3_Y ;
wire Test_Data_2_4_cry_4 ;
wire Test_Data_2_4_cry_4_Y ;
wire Test_Data_2_4_cry_5 ;
wire Test_Data_2_4_cry_5_Y ;
wire Test_Data_2_4_cry_6 ;
wire Test_Data_2_4_cry_6_Y ;
wire Test_Data_2_4_cry_7 ;
wire Test_Data_2_4_cry_7_Y ;
wire Test_Data_2_4_cry_8 ;
wire Test_Data_2_4_cry_8_Y ;
wire Test_Data_2_4_s_10_FCO ;
wire Test_Data_2_4_s_10_Y ;
wire Test_Data_2_4_cry_9 ;
wire Test_Data_2_4_cry_9_Y ;
wire Test_Data_3_4_cry_3 ;
wire Test_Data_3_4_cry_3_S ;
wire Test_Data_3_4_cry_4 ;
wire Test_Data_3_4_cry_4_Y ;
wire Test_Data_3_4_cry_5 ;
wire Test_Data_3_4_cry_5_Y ;
wire Test_Data_3_4_cry_6 ;
wire Test_Data_3_4_cry_6_Y ;
wire Test_Data_3_4_cry_7 ;
wire Test_Data_3_4_cry_7_Y ;
wire Test_Data_3_4_cry_8 ;
wire Test_Data_3_4_cry_8_Y ;
wire Test_Data_3_4_cry_9 ;
wire Test_Data_3_4_cry_9_Y ;
wire Test_Data_3_4_s_11_FCO ;
wire Test_Data_3_4_s_11_Y ;
wire Test_Data_3_4_cry_10 ;
wire Test_Data_3_4_cry_10_Y ;
wire Test_Data_4_4_cry_2 ;
wire Test_Data_4_4_cry_2_S ;
wire Test_Data_4_4_cry_3 ;
wire Test_Data_4_4_cry_3_Y ;
wire Test_Data_4_4_cry_4 ;
wire Test_Data_4_4_cry_4_Y ;
wire Test_Data_4_4_cry_5 ;
wire Test_Data_4_4_cry_5_Y ;
wire Test_Data_4_4_cry_6 ;
wire Test_Data_4_4_cry_6_Y ;
wire Test_Data_4_4_cry_7 ;
wire Test_Data_4_4_cry_7_Y ;
wire Test_Data_4_4_cry_8 ;
wire Test_Data_4_4_cry_8_Y ;
wire Test_Data_4_4_s_10_FCO ;
wire Test_Data_4_4_s_10_Y ;
wire Test_Data_4_4_cry_9 ;
wire Test_Data_4_4_cry_9_Y ;
wire Test_Data_5_4_cry_3 ;
wire Test_Data_5_4_cry_3_S ;
wire Test_Data_5_4_cry_4 ;
wire Test_Data_5_4_cry_4_Y ;
wire Test_Data_5_4_cry_5 ;
wire Test_Data_5_4_cry_5_Y ;
wire Test_Data_5_4_cry_6 ;
wire Test_Data_5_4_cry_6_Y ;
wire Test_Data_5_4_cry_7 ;
wire Test_Data_5_4_cry_7_Y ;
wire Test_Data_5_4_cry_8 ;
wire Test_Data_5_4_cry_8_Y ;
wire Test_Data_5_4_cry_9 ;
wire Test_Data_5_4_cry_9_Y ;
wire Test_Data_5_4_s_11_FCO ;
wire Test_Data_5_4_s_11_Y ;
wire Test_Data_5_4_cry_10 ;
wire Test_Data_5_4_cry_10_Y ;
wire Test_Data_6_4_cry_2 ;
wire Test_Data_6_4_cry_2_S ;
wire Test_Data_6_4_cry_3 ;
wire Test_Data_6_4_cry_3_Y ;
wire Test_Data_6_4_cry_4 ;
wire Test_Data_6_4_cry_4_Y ;
wire Test_Data_6_4_cry_5 ;
wire Test_Data_6_4_cry_5_Y ;
wire Test_Data_6_4_cry_6 ;
wire Test_Data_6_4_cry_6_Y ;
wire Test_Data_6_4_cry_7 ;
wire Test_Data_6_4_cry_7_Y ;
wire Test_Data_6_4_cry_8 ;
wire Test_Data_6_4_cry_8_Y ;
wire Test_Data_6_4_s_10_FCO ;
wire Test_Data_6_4_s_10_Y ;
wire Test_Data_6_4_cry_9 ;
wire Test_Data_6_4_cry_9_Y ;
wire Test_Data_7_4_cry_3 ;
wire Test_Data_7_4_cry_3_S ;
wire Test_Data_7_4_cry_4 ;
wire Test_Data_7_4_cry_4_Y ;
wire Test_Data_7_4_cry_5 ;
wire Test_Data_7_4_cry_5_Y ;
wire Test_Data_7_4_cry_6 ;
wire Test_Data_7_4_cry_6_Y ;
wire Test_Data_7_4_cry_7 ;
wire Test_Data_7_4_cry_7_Y ;
wire Test_Data_7_4_cry_8 ;
wire Test_Data_7_4_cry_8_Y ;
wire Test_Data_7_4_cry_9 ;
wire Test_Data_7_4_cry_9_Y ;
wire Test_Data_7_4_s_11_FCO ;
wire Test_Data_7_4_s_11_Y ;
wire Test_Data_7_4_cry_10 ;
wire Test_Data_7_4_cry_10_Y ;
wire un27_test_data_1_s_1_238_FCO ;
wire un27_test_data_1_s_1_238_S ;
wire un27_test_data_1_s_1_238_Y ;
wire un27_test_data_1_cry_1_Z ;
wire un27_test_data_1_cry_1_Y ;
wire un27_test_data_1_cry_2_Z ;
wire un27_test_data_1_cry_2_Y ;
wire un27_test_data_1_cry_3_Z ;
wire un27_test_data_1_cry_3_Y ;
wire un27_test_data_1_cry_4_Z ;
wire un27_test_data_1_cry_4_Y ;
wire un27_test_data_1_cry_5_Z ;
wire un27_test_data_1_cry_5_Y ;
wire un27_test_data_1_cry_6_Z ;
wire un27_test_data_1_cry_6_Y ;
wire un27_test_data_1_s_8_FCO ;
wire un27_test_data_1_s_8_Y ;
wire un27_test_data_1_cry_7_Z ;
wire un27_test_data_1_cry_7_Y ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
  CFG1 N_2_i_0 (
	.A(REG_Test_Generator_Enable),
	.Y(N_2_i)
);
defparam N_2_i_0.INIT=2'h1;
// @105:76
  CFG1 \Test_Data_0_4_fast[3]  (
	.A(Test_Generator_0_Test_Data_0[3]),
	.Y(Test_Data_0_4_fast_Z[3])
);
defparam \Test_Data_0_4_fast[3] .INIT=2'h1;
// @105:66
  SLE \Test_Data_7[0]  (
	.Q(Test_Generator_0_Test_Data_7[0]),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(VCC),
	.EN(N_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_6[4]  (
	.Q(Test_Generator_0_Test_Data_6[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_6_4[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_6[3]  (
	.Q(Test_Generator_0_Test_Data_6[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_6_4_cry_2_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_6[1]  (
	.Q(Test_Generator_0_Test_Data_6[1]),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(VCC),
	.EN(N_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_7[11]  (
	.Q(Test_Generator_0_Test_Data_7[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_7_4[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_7[10]  (
	.Q(Test_Generator_0_Test_Data_7[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_7_4[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_7[9]  (
	.Q(Test_Generator_0_Test_Data_7[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_7_4[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_7[8]  (
	.Q(Test_Generator_0_Test_Data_7[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_7_4[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_7[7]  (
	.Q(Test_Generator_0_Test_Data_7[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_7_4[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_7[6]  (
	.Q(Test_Generator_0_Test_Data_7[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_7_4[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_7[5]  (
	.Q(Test_Generator_0_Test_Data_7[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_7_4[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_7[4]  (
	.Q(Test_Generator_0_Test_Data_7[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_7_4[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_7[3]  (
	.Q(Test_Generator_0_Test_Data_7[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_7_4_cry_3_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_5[7]  (
	.Q(Test_Generator_0_Test_Data_5[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_5_4[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_5[6]  (
	.Q(Test_Generator_0_Test_Data_5[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_5_4[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_5[5]  (
	.Q(Test_Generator_0_Test_Data_5[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_5_4[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_5[4]  (
	.Q(Test_Generator_0_Test_Data_5[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_5_4[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_5[3]  (
	.Q(Test_Generator_0_Test_Data_5[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_5_4_cry_3_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_5[0]  (
	.Q(Test_Generator_0_Test_Data_5[0]),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(VCC),
	.EN(N_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_6[11]  (
	.Q(Test_Generator_0_Test_Data_6[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_6_4[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_6[10]  (
	.Q(Test_Generator_0_Test_Data_6[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_6_4[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_6[9]  (
	.Q(Test_Generator_0_Test_Data_6[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_6_4[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_6[8]  (
	.Q(Test_Generator_0_Test_Data_6[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_6_4[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_6[7]  (
	.Q(Test_Generator_0_Test_Data_6[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_6_4[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_6[6]  (
	.Q(Test_Generator_0_Test_Data_6[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_6_4[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_6[5]  (
	.Q(Test_Generator_0_Test_Data_6[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_6_4[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_4[10]  (
	.Q(Test_Generator_0_Test_Data_4[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_4_4[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_4[9]  (
	.Q(Test_Generator_0_Test_Data_4[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_4_4[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_4[8]  (
	.Q(Test_Generator_0_Test_Data_4[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_4_4[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_4[7]  (
	.Q(Test_Generator_0_Test_Data_4[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_4_4[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_4[6]  (
	.Q(Test_Generator_0_Test_Data_4[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_4_4[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_4[5]  (
	.Q(Test_Generator_0_Test_Data_4[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_4_4[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_4[4]  (
	.Q(Test_Generator_0_Test_Data_4[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_4_4[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_4[3]  (
	.Q(Test_Generator_0_Test_Data_4[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_4_4_cry_2_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_4[2]  (
	.Q(Test_Generator_0_Test_Data_4[2]),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(VCC),
	.EN(N_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_5[11]  (
	.Q(Test_Generator_0_Test_Data_5[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_5_4[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_5[10]  (
	.Q(Test_Generator_0_Test_Data_5[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_5_4[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_5[9]  (
	.Q(Test_Generator_0_Test_Data_5[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_5_4[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_5[8]  (
	.Q(Test_Generator_0_Test_Data_5[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_5_4[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_2[1]  (
	.Q(Test_Generator_0_Test_Data_2[1]),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(VCC),
	.EN(N_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_3[11]  (
	.Q(Test_Generator_0_Test_Data_3[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_3_4[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_3[10]  (
	.Q(Test_Generator_0_Test_Data_3[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_3_4[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_3[9]  (
	.Q(Test_Generator_0_Test_Data_3[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_3_4[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_3[8]  (
	.Q(Test_Generator_0_Test_Data_3[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_3_4[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_3[7]  (
	.Q(Test_Generator_0_Test_Data_3[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_3_4[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_3[6]  (
	.Q(Test_Generator_0_Test_Data_3[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_3_4[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_3[5]  (
	.Q(Test_Generator_0_Test_Data_3[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_3_4[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_3[4]  (
	.Q(Test_Generator_0_Test_Data_3[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_3_4[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_3[3]  (
	.Q(Test_Generator_0_Test_Data_3[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_3_4_cry_3_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_3[0]  (
	.Q(Test_Generator_0_Test_Data_3[0]),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(VCC),
	.EN(N_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_4[11]  (
	.Q(Test_Generator_0_Test_Data_4[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_4_4[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_1[4]  (
	.Q(Test_Generator_0_Test_Data_1[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_1_4[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_1[3]  (
	.Q(Test_Generator_0_Test_Data_1[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_1_4_cry_3_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_1[0]  (
	.Q(Test_Generator_0_Test_Data_1[0]),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(VCC),
	.EN(N_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_2[11]  (
	.Q(Test_Generator_0_Test_Data_2[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_2_4[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_2[10]  (
	.Q(Test_Generator_0_Test_Data_2[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_2_4[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_2[9]  (
	.Q(Test_Generator_0_Test_Data_2[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_2_4[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_2[8]  (
	.Q(Test_Generator_0_Test_Data_2[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_2_4[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_2[7]  (
	.Q(Test_Generator_0_Test_Data_2[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_2_4[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_2[6]  (
	.Q(Test_Generator_0_Test_Data_2[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_2_4[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_2[5]  (
	.Q(Test_Generator_0_Test_Data_2[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_2_4[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_2[4]  (
	.Q(Test_Generator_0_Test_Data_2[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_2_4[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_2[3]  (
	.Q(Test_Generator_0_Test_Data_2[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_2_4_cry_2_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_0_1[3]  (
	.Q(Test_Generator_0_Test_Data_0[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_0_4_fast_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(REG_Test_Generator_Enable)
);
// @105:66
  SLE \Test_Data_1[11]  (
	.Q(Test_Generator_0_Test_Data_1[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_1_4[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_1[10]  (
	.Q(Test_Generator_0_Test_Data_1[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_1_4[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_1[9]  (
	.Q(Test_Generator_0_Test_Data_1[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_1_4[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_1[8]  (
	.Q(Test_Generator_0_Test_Data_1[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_1_4[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_1[7]  (
	.Q(Test_Generator_0_Test_Data_1[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_1_4[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_1[6]  (
	.Q(Test_Generator_0_Test_Data_1[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_1_4[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_1[5]  (
	.Q(Test_Generator_0_Test_Data_1[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_1_4[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_0_1[11]  (
	.Q(Test_Generator_0_Test_Data_0[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(un27_test_data_1_s_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(REG_Test_Generator_Enable)
);
// @105:66
  SLE \Test_Data_0_1[10]  (
	.Q(Test_Generator_0_Test_Data_0[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(un27_test_data_1_cry_7_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(REG_Test_Generator_Enable)
);
// @105:66
  SLE \Test_Data_0_1[9]  (
	.Q(Test_Generator_0_Test_Data_0[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(un27_test_data_1_cry_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(REG_Test_Generator_Enable)
);
// @105:66
  SLE \Test_Data_0_1[8]  (
	.Q(Test_Generator_0_Test_Data_0[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(un27_test_data_1_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(REG_Test_Generator_Enable)
);
// @105:66
  SLE \Test_Data_0_1[7]  (
	.Q(Test_Generator_0_Test_Data_0[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(un27_test_data_1_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(REG_Test_Generator_Enable)
);
// @105:66
  SLE \Test_Data_0_1[6]  (
	.Q(Test_Generator_0_Test_Data_0[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(un27_test_data_1_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(REG_Test_Generator_Enable)
);
// @105:66
  SLE \Test_Data_0_1[5]  (
	.Q(Test_Generator_0_Test_Data_0[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(un27_test_data_1_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(REG_Test_Generator_Enable)
);
// @105:66
  SLE \Test_Data_0_1[4]  (
	.Q(Test_Generator_0_Test_Data_0[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(un27_test_data_1_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(REG_Test_Generator_Enable)
);
// @105:76
  ARI1 \Test_Counter.Test_Data_1_4_cry_3  (
	.FCO(Test_Data_1_4_cry_3),
	.S(Test_Data_1_4_cry_3_S),
	.Y(Test_Data_1_4_cry_3_Y),
	.B(REG_Test_Generator_Enable),
	.C(GND),
	.D(GND),
	.A(Test_Generator_0_Test_Data_1[3]),
	.FCI(GND)
);
defparam \Test_Counter.Test_Data_1_4_cry_3 .INIT=20'h500AA;
// @105:76
  ARI1 \Test_Counter.Test_Data_1_4_cry_4  (
	.FCO(Test_Data_1_4_cry_4),
	.S(Test_Data_1_4[4]),
	.Y(Test_Data_1_4_cry_4_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_1[4]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_1_4_cry_3)
);
defparam \Test_Counter.Test_Data_1_4_cry_4 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_1_4_cry_5  (
	.FCO(Test_Data_1_4_cry_5),
	.S(Test_Data_1_4[5]),
	.Y(Test_Data_1_4_cry_5_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_1[5]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_1_4_cry_4)
);
defparam \Test_Counter.Test_Data_1_4_cry_5 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_1_4_cry_6  (
	.FCO(Test_Data_1_4_cry_6),
	.S(Test_Data_1_4[6]),
	.Y(Test_Data_1_4_cry_6_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_1[6]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_1_4_cry_5)
);
defparam \Test_Counter.Test_Data_1_4_cry_6 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_1_4_cry_7  (
	.FCO(Test_Data_1_4_cry_7),
	.S(Test_Data_1_4[7]),
	.Y(Test_Data_1_4_cry_7_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_1[7]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_1_4_cry_6)
);
defparam \Test_Counter.Test_Data_1_4_cry_7 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_1_4_cry_8  (
	.FCO(Test_Data_1_4_cry_8),
	.S(Test_Data_1_4[8]),
	.Y(Test_Data_1_4_cry_8_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_1[8]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_1_4_cry_7)
);
defparam \Test_Counter.Test_Data_1_4_cry_8 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_1_4_cry_9  (
	.FCO(Test_Data_1_4_cry_9),
	.S(Test_Data_1_4[9]),
	.Y(Test_Data_1_4_cry_9_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_1[9]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_1_4_cry_8)
);
defparam \Test_Counter.Test_Data_1_4_cry_9 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_1_4_s_11  (
	.FCO(Test_Data_1_4_s_11_FCO),
	.S(Test_Data_1_4[11]),
	.Y(Test_Data_1_4_s_11_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_1[11]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_1_4_cry_10)
);
defparam \Test_Counter.Test_Data_1_4_s_11 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_1_4_cry_10  (
	.FCO(Test_Data_1_4_cry_10),
	.S(Test_Data_1_4[10]),
	.Y(Test_Data_1_4_cry_10_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_1[10]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_1_4_cry_9)
);
defparam \Test_Counter.Test_Data_1_4_cry_10 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_2_4_cry_2  (
	.FCO(Test_Data_2_4_cry_2),
	.S(Test_Data_2_4_cry_2_S),
	.Y(Test_Data_2_4_cry_2_Y),
	.B(REG_Test_Generator_Enable),
	.C(GND),
	.D(GND),
	.A(Test_Generator_0_Test_Data_2[3]),
	.FCI(GND)
);
defparam \Test_Counter.Test_Data_2_4_cry_2 .INIT=20'h500AA;
// @105:76
  ARI1 \Test_Counter.Test_Data_2_4_cry_3  (
	.FCO(Test_Data_2_4_cry_3),
	.S(Test_Data_2_4[4]),
	.Y(Test_Data_2_4_cry_3_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_2[4]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_2_4_cry_2)
);
defparam \Test_Counter.Test_Data_2_4_cry_3 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_2_4_cry_4  (
	.FCO(Test_Data_2_4_cry_4),
	.S(Test_Data_2_4[5]),
	.Y(Test_Data_2_4_cry_4_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_2[5]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_2_4_cry_3)
);
defparam \Test_Counter.Test_Data_2_4_cry_4 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_2_4_cry_5  (
	.FCO(Test_Data_2_4_cry_5),
	.S(Test_Data_2_4[6]),
	.Y(Test_Data_2_4_cry_5_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_2[6]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_2_4_cry_4)
);
defparam \Test_Counter.Test_Data_2_4_cry_5 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_2_4_cry_6  (
	.FCO(Test_Data_2_4_cry_6),
	.S(Test_Data_2_4[7]),
	.Y(Test_Data_2_4_cry_6_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_2[7]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_2_4_cry_5)
);
defparam \Test_Counter.Test_Data_2_4_cry_6 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_2_4_cry_7  (
	.FCO(Test_Data_2_4_cry_7),
	.S(Test_Data_2_4[8]),
	.Y(Test_Data_2_4_cry_7_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_2[8]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_2_4_cry_6)
);
defparam \Test_Counter.Test_Data_2_4_cry_7 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_2_4_cry_8  (
	.FCO(Test_Data_2_4_cry_8),
	.S(Test_Data_2_4[9]),
	.Y(Test_Data_2_4_cry_8_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_2[9]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_2_4_cry_7)
);
defparam \Test_Counter.Test_Data_2_4_cry_8 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_2_4_s_10  (
	.FCO(Test_Data_2_4_s_10_FCO),
	.S(Test_Data_2_4[11]),
	.Y(Test_Data_2_4_s_10_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_2[11]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_2_4_cry_9)
);
defparam \Test_Counter.Test_Data_2_4_s_10 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_2_4_cry_9  (
	.FCO(Test_Data_2_4_cry_9),
	.S(Test_Data_2_4[10]),
	.Y(Test_Data_2_4_cry_9_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_2[10]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_2_4_cry_8)
);
defparam \Test_Counter.Test_Data_2_4_cry_9 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_3_4_cry_3  (
	.FCO(Test_Data_3_4_cry_3),
	.S(Test_Data_3_4_cry_3_S),
	.Y(Test_Data_3_4_cry_3_Y),
	.B(REG_Test_Generator_Enable),
	.C(GND),
	.D(GND),
	.A(Test_Generator_0_Test_Data_3[3]),
	.FCI(GND)
);
defparam \Test_Counter.Test_Data_3_4_cry_3 .INIT=20'h500AA;
// @105:76
  ARI1 \Test_Counter.Test_Data_3_4_cry_4  (
	.FCO(Test_Data_3_4_cry_4),
	.S(Test_Data_3_4[4]),
	.Y(Test_Data_3_4_cry_4_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_3[4]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_3_4_cry_3)
);
defparam \Test_Counter.Test_Data_3_4_cry_4 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_3_4_cry_5  (
	.FCO(Test_Data_3_4_cry_5),
	.S(Test_Data_3_4[5]),
	.Y(Test_Data_3_4_cry_5_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_3[5]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_3_4_cry_4)
);
defparam \Test_Counter.Test_Data_3_4_cry_5 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_3_4_cry_6  (
	.FCO(Test_Data_3_4_cry_6),
	.S(Test_Data_3_4[6]),
	.Y(Test_Data_3_4_cry_6_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_3[6]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_3_4_cry_5)
);
defparam \Test_Counter.Test_Data_3_4_cry_6 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_3_4_cry_7  (
	.FCO(Test_Data_3_4_cry_7),
	.S(Test_Data_3_4[7]),
	.Y(Test_Data_3_4_cry_7_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_3[7]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_3_4_cry_6)
);
defparam \Test_Counter.Test_Data_3_4_cry_7 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_3_4_cry_8  (
	.FCO(Test_Data_3_4_cry_8),
	.S(Test_Data_3_4[8]),
	.Y(Test_Data_3_4_cry_8_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_3[8]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_3_4_cry_7)
);
defparam \Test_Counter.Test_Data_3_4_cry_8 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_3_4_cry_9  (
	.FCO(Test_Data_3_4_cry_9),
	.S(Test_Data_3_4[9]),
	.Y(Test_Data_3_4_cry_9_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_3[9]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_3_4_cry_8)
);
defparam \Test_Counter.Test_Data_3_4_cry_9 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_3_4_s_11  (
	.FCO(Test_Data_3_4_s_11_FCO),
	.S(Test_Data_3_4[11]),
	.Y(Test_Data_3_4_s_11_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_3[11]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_3_4_cry_10)
);
defparam \Test_Counter.Test_Data_3_4_s_11 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_3_4_cry_10  (
	.FCO(Test_Data_3_4_cry_10),
	.S(Test_Data_3_4[10]),
	.Y(Test_Data_3_4_cry_10_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_3[10]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_3_4_cry_9)
);
defparam \Test_Counter.Test_Data_3_4_cry_10 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_4_4_cry_2  (
	.FCO(Test_Data_4_4_cry_2),
	.S(Test_Data_4_4_cry_2_S),
	.Y(Test_Data_4_4_cry_2_Y),
	.B(REG_Test_Generator_Enable),
	.C(GND),
	.D(GND),
	.A(Test_Generator_0_Test_Data_4[3]),
	.FCI(GND)
);
defparam \Test_Counter.Test_Data_4_4_cry_2 .INIT=20'h500AA;
// @105:76
  ARI1 \Test_Counter.Test_Data_4_4_cry_3  (
	.FCO(Test_Data_4_4_cry_3),
	.S(Test_Data_4_4[4]),
	.Y(Test_Data_4_4_cry_3_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_4[4]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_4_4_cry_2)
);
defparam \Test_Counter.Test_Data_4_4_cry_3 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_4_4_cry_4  (
	.FCO(Test_Data_4_4_cry_4),
	.S(Test_Data_4_4[5]),
	.Y(Test_Data_4_4_cry_4_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_4[5]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_4_4_cry_3)
);
defparam \Test_Counter.Test_Data_4_4_cry_4 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_4_4_cry_5  (
	.FCO(Test_Data_4_4_cry_5),
	.S(Test_Data_4_4[6]),
	.Y(Test_Data_4_4_cry_5_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_4[6]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_4_4_cry_4)
);
defparam \Test_Counter.Test_Data_4_4_cry_5 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_4_4_cry_6  (
	.FCO(Test_Data_4_4_cry_6),
	.S(Test_Data_4_4[7]),
	.Y(Test_Data_4_4_cry_6_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_4[7]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_4_4_cry_5)
);
defparam \Test_Counter.Test_Data_4_4_cry_6 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_4_4_cry_7  (
	.FCO(Test_Data_4_4_cry_7),
	.S(Test_Data_4_4[8]),
	.Y(Test_Data_4_4_cry_7_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_4[8]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_4_4_cry_6)
);
defparam \Test_Counter.Test_Data_4_4_cry_7 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_4_4_cry_8  (
	.FCO(Test_Data_4_4_cry_8),
	.S(Test_Data_4_4[9]),
	.Y(Test_Data_4_4_cry_8_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_4[9]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_4_4_cry_7)
);
defparam \Test_Counter.Test_Data_4_4_cry_8 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_4_4_s_10  (
	.FCO(Test_Data_4_4_s_10_FCO),
	.S(Test_Data_4_4[11]),
	.Y(Test_Data_4_4_s_10_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_4[11]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_4_4_cry_9)
);
defparam \Test_Counter.Test_Data_4_4_s_10 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_4_4_cry_9  (
	.FCO(Test_Data_4_4_cry_9),
	.S(Test_Data_4_4[10]),
	.Y(Test_Data_4_4_cry_9_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_4[10]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_4_4_cry_8)
);
defparam \Test_Counter.Test_Data_4_4_cry_9 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_5_4_cry_3  (
	.FCO(Test_Data_5_4_cry_3),
	.S(Test_Data_5_4_cry_3_S),
	.Y(Test_Data_5_4_cry_3_Y),
	.B(REG_Test_Generator_Enable),
	.C(GND),
	.D(GND),
	.A(Test_Generator_0_Test_Data_5[3]),
	.FCI(GND)
);
defparam \Test_Counter.Test_Data_5_4_cry_3 .INIT=20'h500AA;
// @105:76
  ARI1 \Test_Counter.Test_Data_5_4_cry_4  (
	.FCO(Test_Data_5_4_cry_4),
	.S(Test_Data_5_4[4]),
	.Y(Test_Data_5_4_cry_4_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_5[4]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_5_4_cry_3)
);
defparam \Test_Counter.Test_Data_5_4_cry_4 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_5_4_cry_5  (
	.FCO(Test_Data_5_4_cry_5),
	.S(Test_Data_5_4[5]),
	.Y(Test_Data_5_4_cry_5_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_5[5]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_5_4_cry_4)
);
defparam \Test_Counter.Test_Data_5_4_cry_5 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_5_4_cry_6  (
	.FCO(Test_Data_5_4_cry_6),
	.S(Test_Data_5_4[6]),
	.Y(Test_Data_5_4_cry_6_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_5[6]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_5_4_cry_5)
);
defparam \Test_Counter.Test_Data_5_4_cry_6 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_5_4_cry_7  (
	.FCO(Test_Data_5_4_cry_7),
	.S(Test_Data_5_4[7]),
	.Y(Test_Data_5_4_cry_7_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_5[7]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_5_4_cry_6)
);
defparam \Test_Counter.Test_Data_5_4_cry_7 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_5_4_cry_8  (
	.FCO(Test_Data_5_4_cry_8),
	.S(Test_Data_5_4[8]),
	.Y(Test_Data_5_4_cry_8_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_5[8]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_5_4_cry_7)
);
defparam \Test_Counter.Test_Data_5_4_cry_8 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_5_4_cry_9  (
	.FCO(Test_Data_5_4_cry_9),
	.S(Test_Data_5_4[9]),
	.Y(Test_Data_5_4_cry_9_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_5[9]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_5_4_cry_8)
);
defparam \Test_Counter.Test_Data_5_4_cry_9 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_5_4_s_11  (
	.FCO(Test_Data_5_4_s_11_FCO),
	.S(Test_Data_5_4[11]),
	.Y(Test_Data_5_4_s_11_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_5[11]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_5_4_cry_10)
);
defparam \Test_Counter.Test_Data_5_4_s_11 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_5_4_cry_10  (
	.FCO(Test_Data_5_4_cry_10),
	.S(Test_Data_5_4[10]),
	.Y(Test_Data_5_4_cry_10_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_5[10]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_5_4_cry_9)
);
defparam \Test_Counter.Test_Data_5_4_cry_10 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_6_4_cry_2  (
	.FCO(Test_Data_6_4_cry_2),
	.S(Test_Data_6_4_cry_2_S),
	.Y(Test_Data_6_4_cry_2_Y),
	.B(REG_Test_Generator_Enable),
	.C(GND),
	.D(GND),
	.A(Test_Generator_0_Test_Data_6[3]),
	.FCI(GND)
);
defparam \Test_Counter.Test_Data_6_4_cry_2 .INIT=20'h500AA;
// @105:76
  ARI1 \Test_Counter.Test_Data_6_4_cry_3  (
	.FCO(Test_Data_6_4_cry_3),
	.S(Test_Data_6_4[4]),
	.Y(Test_Data_6_4_cry_3_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_6[4]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_6_4_cry_2)
);
defparam \Test_Counter.Test_Data_6_4_cry_3 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_6_4_cry_4  (
	.FCO(Test_Data_6_4_cry_4),
	.S(Test_Data_6_4[5]),
	.Y(Test_Data_6_4_cry_4_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_6[5]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_6_4_cry_3)
);
defparam \Test_Counter.Test_Data_6_4_cry_4 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_6_4_cry_5  (
	.FCO(Test_Data_6_4_cry_5),
	.S(Test_Data_6_4[6]),
	.Y(Test_Data_6_4_cry_5_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_6[6]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_6_4_cry_4)
);
defparam \Test_Counter.Test_Data_6_4_cry_5 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_6_4_cry_6  (
	.FCO(Test_Data_6_4_cry_6),
	.S(Test_Data_6_4[7]),
	.Y(Test_Data_6_4_cry_6_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_6[7]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_6_4_cry_5)
);
defparam \Test_Counter.Test_Data_6_4_cry_6 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_6_4_cry_7  (
	.FCO(Test_Data_6_4_cry_7),
	.S(Test_Data_6_4[8]),
	.Y(Test_Data_6_4_cry_7_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_6[8]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_6_4_cry_6)
);
defparam \Test_Counter.Test_Data_6_4_cry_7 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_6_4_cry_8  (
	.FCO(Test_Data_6_4_cry_8),
	.S(Test_Data_6_4[9]),
	.Y(Test_Data_6_4_cry_8_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_6[9]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_6_4_cry_7)
);
defparam \Test_Counter.Test_Data_6_4_cry_8 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_6_4_s_10  (
	.FCO(Test_Data_6_4_s_10_FCO),
	.S(Test_Data_6_4[11]),
	.Y(Test_Data_6_4_s_10_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_6[11]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_6_4_cry_9)
);
defparam \Test_Counter.Test_Data_6_4_s_10 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_6_4_cry_9  (
	.FCO(Test_Data_6_4_cry_9),
	.S(Test_Data_6_4[10]),
	.Y(Test_Data_6_4_cry_9_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_6[10]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_6_4_cry_8)
);
defparam \Test_Counter.Test_Data_6_4_cry_9 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_7_4_cry_3  (
	.FCO(Test_Data_7_4_cry_3),
	.S(Test_Data_7_4_cry_3_S),
	.Y(Test_Data_7_4_cry_3_Y),
	.B(REG_Test_Generator_Enable),
	.C(GND),
	.D(GND),
	.A(Test_Generator_0_Test_Data_7[3]),
	.FCI(GND)
);
defparam \Test_Counter.Test_Data_7_4_cry_3 .INIT=20'h500AA;
// @105:76
  ARI1 \Test_Counter.Test_Data_7_4_cry_4  (
	.FCO(Test_Data_7_4_cry_4),
	.S(Test_Data_7_4[4]),
	.Y(Test_Data_7_4_cry_4_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_7[4]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_7_4_cry_3)
);
defparam \Test_Counter.Test_Data_7_4_cry_4 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_7_4_cry_5  (
	.FCO(Test_Data_7_4_cry_5),
	.S(Test_Data_7_4[5]),
	.Y(Test_Data_7_4_cry_5_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_7[5]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_7_4_cry_4)
);
defparam \Test_Counter.Test_Data_7_4_cry_5 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_7_4_cry_6  (
	.FCO(Test_Data_7_4_cry_6),
	.S(Test_Data_7_4[6]),
	.Y(Test_Data_7_4_cry_6_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_7[6]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_7_4_cry_5)
);
defparam \Test_Counter.Test_Data_7_4_cry_6 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_7_4_cry_7  (
	.FCO(Test_Data_7_4_cry_7),
	.S(Test_Data_7_4[7]),
	.Y(Test_Data_7_4_cry_7_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_7[7]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_7_4_cry_6)
);
defparam \Test_Counter.Test_Data_7_4_cry_7 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_7_4_cry_8  (
	.FCO(Test_Data_7_4_cry_8),
	.S(Test_Data_7_4[8]),
	.Y(Test_Data_7_4_cry_8_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_7[8]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_7_4_cry_7)
);
defparam \Test_Counter.Test_Data_7_4_cry_8 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_7_4_cry_9  (
	.FCO(Test_Data_7_4_cry_9),
	.S(Test_Data_7_4[9]),
	.Y(Test_Data_7_4_cry_9_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_7[9]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_7_4_cry_8)
);
defparam \Test_Counter.Test_Data_7_4_cry_9 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_7_4_s_11  (
	.FCO(Test_Data_7_4_s_11_FCO),
	.S(Test_Data_7_4[11]),
	.Y(Test_Data_7_4_s_11_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_7[11]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_7_4_cry_10)
);
defparam \Test_Counter.Test_Data_7_4_s_11 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_7_4_cry_10  (
	.FCO(Test_Data_7_4_cry_10),
	.S(Test_Data_7_4[10]),
	.Y(Test_Data_7_4_cry_10_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_7[10]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_7_4_cry_9)
);
defparam \Test_Counter.Test_Data_7_4_cry_10 .INIT=20'h48800;
// @105:80
  ARI1 un27_test_data_1_s_1_238 (
	.FCO(un27_test_data_1_s_1_238_FCO),
	.S(un27_test_data_1_s_1_238_S),
	.Y(un27_test_data_1_s_1_238_Y),
	.B(Test_Generator_0_Test_Data_0[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un27_test_data_1_s_1_238.INIT=20'h4AA00;
// @105:80
  ARI1 un27_test_data_1_cry_1 (
	.FCO(un27_test_data_1_cry_1_Z),
	.S(un27_test_data_1_cry_1_S),
	.Y(un27_test_data_1_cry_1_Y),
	.B(Test_Generator_0_Test_Data_0[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un27_test_data_1_s_1_238_FCO)
);
defparam un27_test_data_1_cry_1.INIT=20'h4AA00;
// @105:80
  ARI1 un27_test_data_1_cry_2 (
	.FCO(un27_test_data_1_cry_2_Z),
	.S(un27_test_data_1_cry_2_S),
	.Y(un27_test_data_1_cry_2_Y),
	.B(Test_Generator_0_Test_Data_0[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un27_test_data_1_cry_1_Z)
);
defparam un27_test_data_1_cry_2.INIT=20'h4AA00;
// @105:80
  ARI1 un27_test_data_1_cry_3 (
	.FCO(un27_test_data_1_cry_3_Z),
	.S(un27_test_data_1_cry_3_S),
	.Y(un27_test_data_1_cry_3_Y),
	.B(Test_Generator_0_Test_Data_0[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un27_test_data_1_cry_2_Z)
);
defparam un27_test_data_1_cry_3.INIT=20'h4AA00;
// @105:80
  ARI1 un27_test_data_1_cry_4 (
	.FCO(un27_test_data_1_cry_4_Z),
	.S(un27_test_data_1_cry_4_S),
	.Y(un27_test_data_1_cry_4_Y),
	.B(Test_Generator_0_Test_Data_0[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un27_test_data_1_cry_3_Z)
);
defparam un27_test_data_1_cry_4.INIT=20'h4AA00;
// @105:80
  ARI1 un27_test_data_1_cry_5 (
	.FCO(un27_test_data_1_cry_5_Z),
	.S(un27_test_data_1_cry_5_S),
	.Y(un27_test_data_1_cry_5_Y),
	.B(Test_Generator_0_Test_Data_0[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un27_test_data_1_cry_4_Z)
);
defparam un27_test_data_1_cry_5.INIT=20'h4AA00;
// @105:80
  ARI1 un27_test_data_1_cry_6 (
	.FCO(un27_test_data_1_cry_6_Z),
	.S(un27_test_data_1_cry_6_S),
	.Y(un27_test_data_1_cry_6_Y),
	.B(Test_Generator_0_Test_Data_0[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un27_test_data_1_cry_5_Z)
);
defparam un27_test_data_1_cry_6.INIT=20'h4AA00;
// @105:80
  ARI1 un27_test_data_1_s_8 (
	.FCO(un27_test_data_1_s_8_FCO),
	.S(un27_test_data_1_s_8_S),
	.Y(un27_test_data_1_s_8_Y),
	.B(Test_Generator_0_Test_Data_0[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un27_test_data_1_cry_7_Z)
);
defparam un27_test_data_1_s_8.INIT=20'h4AA00;
// @105:80
  ARI1 un27_test_data_1_cry_7 (
	.FCO(un27_test_data_1_cry_7_Z),
	.S(un27_test_data_1_cry_7_S),
	.Y(un27_test_data_1_cry_7_Y),
	.B(Test_Generator_0_Test_Data_0[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un27_test_data_1_cry_6_Z)
);
defparam un27_test_data_1_cry_7.INIT=20'h4AA00;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Test_Generator */

module FIFOs_Reader (
  Trigger_Top_Part_0_Q_0,
  Event_Info_RAM_Block_0_A_DOUT_Event_Status,
  fwft_Q,
  FIFOs_Reader_0_Event_RAM_W_Address,
  Trigger_Top_Part_0_EMPTY,
  FIFOs_Reader_0_Event_RAM_W_Enable_Status,
  FIFOs_Reader_0_Event_FIFO_R_Enable,
  FIFOs_Reader_0_Event_RAM_W_Enable_Number,
  FIFOs_Reader_0_Event_RAM_W_Enable_Size,
  Clock,
  dff_arst
)
;
input Trigger_Top_Part_0_Q_0 ;
input [7:0] Event_Info_RAM_Block_0_A_DOUT_Event_Status ;
input [1:0] fwft_Q ;
output [9:0] FIFOs_Reader_0_Event_RAM_W_Address ;
input Trigger_Top_Part_0_EMPTY ;
output FIFOs_Reader_0_Event_RAM_W_Enable_Status ;
output FIFOs_Reader_0_Event_FIFO_R_Enable ;
output FIFOs_Reader_0_Event_RAM_W_Enable_Number ;
output FIFOs_Reader_0_Event_RAM_W_Enable_Size ;
input Clock ;
input dff_arst ;
wire Trigger_Top_Part_0_Q_0 ;
wire Trigger_Top_Part_0_EMPTY ;
wire FIFOs_Reader_0_Event_RAM_W_Enable_Status ;
wire FIFOs_Reader_0_Event_FIFO_R_Enable ;
wire FIFOs_Reader_0_Event_RAM_W_Enable_Number ;
wire FIFOs_Reader_0_Event_RAM_W_Enable_Size ;
wire Clock ;
wire dff_arst ;
wire [8:0] Event_RAM_W_Address_Integer_s;
wire [9:9] Event_RAM_W_Address_Integer_s_Z;
wire [5:0] state_reg_Z;
wire [4:0] state_reg_ns_Z;
wire [2:2] state_reg_ns;
wire [8:1] Event_RAM_W_Address_Integer_cry_Z;
wire [8:1] Event_RAM_W_Address_Integer_cry_Y;
wire [9:9] Event_RAM_W_Address_Integer_s_FCO;
wire [9:9] Event_RAM_W_Address_Integer_s_Y;
wire [0:0] state_reg_ns_0_Z;
wire VCC ;
wire GND ;
wire Event_RAM_ADDR_Is_Free_Z ;
wire event_ram_r_data_status_Z ;
wire N_221_i ;
wire Event_In_Process_Z ;
wire Event_RAM_W_Address_Integer_s_237_FCO ;
wire Event_RAM_W_Address_Integer_s_237_S ;
wire Event_RAM_W_Address_Integer_s_237_Y ;
wire event_ram_r_data_status_3_Z ;
wire N_235 ;
wire N_225 ;
wire N_226 ;
wire event_ram_r_data_status_4_Z ;
wire N_189 ;
wire N_188 ;
wire N_187 ;
wire N_186 ;
wire N_185 ;
wire N_184 ;
wire N_42 ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
  CFG1 \Event_RAM_W_Address_Integer_RNO[0]  (
	.A(FIFOs_Reader_0_Event_RAM_W_Address[0]),
	.Y(Event_RAM_W_Address_Integer_s[0])
);
defparam \Event_RAM_W_Address_Integer_RNO[0] .INIT=2'h1;
// @101:453
  SLE \Event_RAM_W_Address_Integer[9]  (
	.Q(FIFOs_Reader_0_Event_RAM_W_Address[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_RAM_W_Address_Integer_s_Z[9]),
	.EN(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:453
  SLE \Event_RAM_W_Address_Integer[8]  (
	.Q(FIFOs_Reader_0_Event_RAM_W_Address[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_RAM_W_Address_Integer_s[8]),
	.EN(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:453
  SLE \Event_RAM_W_Address_Integer[7]  (
	.Q(FIFOs_Reader_0_Event_RAM_W_Address[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_RAM_W_Address_Integer_s[7]),
	.EN(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:453
  SLE \Event_RAM_W_Address_Integer[6]  (
	.Q(FIFOs_Reader_0_Event_RAM_W_Address[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_RAM_W_Address_Integer_s[6]),
	.EN(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:453
  SLE \Event_RAM_W_Address_Integer[5]  (
	.Q(FIFOs_Reader_0_Event_RAM_W_Address[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_RAM_W_Address_Integer_s[5]),
	.EN(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:453
  SLE \Event_RAM_W_Address_Integer[4]  (
	.Q(FIFOs_Reader_0_Event_RAM_W_Address[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_RAM_W_Address_Integer_s[4]),
	.EN(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:453
  SLE \Event_RAM_W_Address_Integer[3]  (
	.Q(FIFOs_Reader_0_Event_RAM_W_Address[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_RAM_W_Address_Integer_s[3]),
	.EN(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:453
  SLE \Event_RAM_W_Address_Integer[2]  (
	.Q(FIFOs_Reader_0_Event_RAM_W_Address[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_RAM_W_Address_Integer_s[2]),
	.EN(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:453
  SLE \Event_RAM_W_Address_Integer[1]  (
	.Q(FIFOs_Reader_0_Event_RAM_W_Address[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_RAM_W_Address_Integer_s[1]),
	.EN(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:453
  SLE \Event_RAM_W_Address_Integer[0]  (
	.Q(FIFOs_Reader_0_Event_RAM_W_Address[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_RAM_W_Address_Integer_s[0]),
	.EN(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:362
  SLE Event_RAM_ADDR_Is_Free (
	.Q(Event_RAM_ADDR_Is_Free_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(event_ram_r_data_status_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:118
  SLE \state_reg[0]  (
	.Q(state_reg_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:118
  SLE \state_reg[1]  (
	.Q(state_reg_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_ns_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:118
  SLE \state_reg[2]  (
	.Q(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_221_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:118
  SLE \state_reg[3]  (
	.Q(FIFOs_Reader_0_Event_RAM_W_Enable_Number),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_ns[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:118
  SLE \state_reg[4]  (
	.Q(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_ns_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:118
  SLE \state_reg[5]  (
	.Q(state_reg_Z[5]),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_ns_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:385
  SLE Event_In_Process (
	.Q(Event_In_Process_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(FIFOs_Reader_0_Event_RAM_W_Enable_Number),
	.EN(FIFOs_Reader_0_Event_RAM_W_Enable_Status),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:453
  ARI1 Event_RAM_W_Address_Integer_s_237 (
	.FCO(Event_RAM_W_Address_Integer_s_237_FCO),
	.S(Event_RAM_W_Address_Integer_s_237_S),
	.Y(Event_RAM_W_Address_Integer_s_237_Y),
	.B(FIFOs_Reader_0_Event_RAM_W_Address[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam Event_RAM_W_Address_Integer_s_237.INIT=20'h4AA00;
// @101:453
  ARI1 \Event_RAM_W_Address_Integer_cry[1]  (
	.FCO(Event_RAM_W_Address_Integer_cry_Z[1]),
	.S(Event_RAM_W_Address_Integer_s[1]),
	.Y(Event_RAM_W_Address_Integer_cry_Y[1]),
	.B(FIFOs_Reader_0_Event_RAM_W_Address[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_RAM_W_Address_Integer_s_237_FCO)
);
defparam \Event_RAM_W_Address_Integer_cry[1] .INIT=20'h4AA00;
// @101:453
  ARI1 \Event_RAM_W_Address_Integer_cry[2]  (
	.FCO(Event_RAM_W_Address_Integer_cry_Z[2]),
	.S(Event_RAM_W_Address_Integer_s[2]),
	.Y(Event_RAM_W_Address_Integer_cry_Y[2]),
	.B(FIFOs_Reader_0_Event_RAM_W_Address[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_RAM_W_Address_Integer_cry_Z[1])
);
defparam \Event_RAM_W_Address_Integer_cry[2] .INIT=20'h4AA00;
// @101:453
  ARI1 \Event_RAM_W_Address_Integer_cry[3]  (
	.FCO(Event_RAM_W_Address_Integer_cry_Z[3]),
	.S(Event_RAM_W_Address_Integer_s[3]),
	.Y(Event_RAM_W_Address_Integer_cry_Y[3]),
	.B(FIFOs_Reader_0_Event_RAM_W_Address[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_RAM_W_Address_Integer_cry_Z[2])
);
defparam \Event_RAM_W_Address_Integer_cry[3] .INIT=20'h4AA00;
// @101:453
  ARI1 \Event_RAM_W_Address_Integer_cry[4]  (
	.FCO(Event_RAM_W_Address_Integer_cry_Z[4]),
	.S(Event_RAM_W_Address_Integer_s[4]),
	.Y(Event_RAM_W_Address_Integer_cry_Y[4]),
	.B(FIFOs_Reader_0_Event_RAM_W_Address[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_RAM_W_Address_Integer_cry_Z[3])
);
defparam \Event_RAM_W_Address_Integer_cry[4] .INIT=20'h4AA00;
// @101:453
  ARI1 \Event_RAM_W_Address_Integer_cry[5]  (
	.FCO(Event_RAM_W_Address_Integer_cry_Z[5]),
	.S(Event_RAM_W_Address_Integer_s[5]),
	.Y(Event_RAM_W_Address_Integer_cry_Y[5]),
	.B(FIFOs_Reader_0_Event_RAM_W_Address[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_RAM_W_Address_Integer_cry_Z[4])
);
defparam \Event_RAM_W_Address_Integer_cry[5] .INIT=20'h4AA00;
// @101:453
  ARI1 \Event_RAM_W_Address_Integer_cry[6]  (
	.FCO(Event_RAM_W_Address_Integer_cry_Z[6]),
	.S(Event_RAM_W_Address_Integer_s[6]),
	.Y(Event_RAM_W_Address_Integer_cry_Y[6]),
	.B(FIFOs_Reader_0_Event_RAM_W_Address[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_RAM_W_Address_Integer_cry_Z[5])
);
defparam \Event_RAM_W_Address_Integer_cry[6] .INIT=20'h4AA00;
// @101:453
  ARI1 \Event_RAM_W_Address_Integer_cry[7]  (
	.FCO(Event_RAM_W_Address_Integer_cry_Z[7]),
	.S(Event_RAM_W_Address_Integer_s[7]),
	.Y(Event_RAM_W_Address_Integer_cry_Y[7]),
	.B(FIFOs_Reader_0_Event_RAM_W_Address[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_RAM_W_Address_Integer_cry_Z[6])
);
defparam \Event_RAM_W_Address_Integer_cry[7] .INIT=20'h4AA00;
// @101:453
  ARI1 \Event_RAM_W_Address_Integer_s[9]  (
	.FCO(Event_RAM_W_Address_Integer_s_FCO[9]),
	.S(Event_RAM_W_Address_Integer_s_Z[9]),
	.Y(Event_RAM_W_Address_Integer_s_Y[9]),
	.B(FIFOs_Reader_0_Event_RAM_W_Address[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_RAM_W_Address_Integer_cry_Z[8])
);
defparam \Event_RAM_W_Address_Integer_s[9] .INIT=20'h4AA00;
// @101:453
  ARI1 \Event_RAM_W_Address_Integer_cry[8]  (
	.FCO(Event_RAM_W_Address_Integer_cry_Z[8]),
	.S(Event_RAM_W_Address_Integer_s[8]),
	.Y(Event_RAM_W_Address_Integer_cry_Y[8]),
	.B(FIFOs_Reader_0_Event_RAM_W_Address[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_RAM_W_Address_Integer_cry_Z[7])
);
defparam \Event_RAM_W_Address_Integer_cry[8] .INIT=20'h4AA00;
// @101:366
  CFG2 event_ram_r_data_status_3 (
	.A(Event_Info_RAM_Block_0_A_DOUT_Event_Status[6]),
	.B(Event_Info_RAM_Block_0_A_DOUT_Event_Status[7]),
	.Y(event_ram_r_data_status_3_Z)
);
defparam event_ram_r_data_status_3.INIT=4'h1;
// @101:118
  CFG2 \state_reg_ns_0[4]  (
	.A(FIFOs_Reader_0_Event_RAM_W_Enable_Number),
	.B(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.Y(FIFOs_Reader_0_Event_RAM_W_Enable_Status)
);
defparam \state_reg_ns_0[4] .INIT=4'hE;
// @101:118
  CFG2 \state_reg_ns_a2_2[0]  (
	.A(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.B(fwft_Q[1]),
	.Y(N_235)
);
defparam \state_reg_ns_a2_2[0] .INIT=4'h2;
// @101:118
  CFG2 \state_reg_ns_o2[0]  (
	.A(Trigger_Top_Part_0_EMPTY),
	.B(Event_In_Process_Z),
	.Y(N_225)
);
defparam \state_reg_ns_o2[0] .INIT=4'hB;
// @101:118
  CFG2 \state_reg_ns_o2_0[0]  (
	.A(Trigger_Top_Part_0_EMPTY),
	.B(Event_RAM_ADDR_Is_Free_Z),
	.Y(N_226)
);
defparam \state_reg_ns_o2_0[0] .INIT=4'hB;
// @101:366
  CFG4 event_ram_r_data_status_4 (
	.A(Event_Info_RAM_Block_0_A_DOUT_Event_Status[3]),
	.B(Event_Info_RAM_Block_0_A_DOUT_Event_Status[2]),
	.C(Event_Info_RAM_Block_0_A_DOUT_Event_Status[1]),
	.D(Event_Info_RAM_Block_0_A_DOUT_Event_Status[0]),
	.Y(event_ram_r_data_status_4_Z)
);
defparam event_ram_r_data_status_4.INIT=16'h0001;
// @101:118
  CFG2 \state_reg_ns_a2[2]  (
	.A(N_235),
	.B(fwft_Q[0]),
	.Y(state_reg_ns[2])
);
defparam \state_reg_ns_a2[2] .INIT=4'h8;
// @101:118
  CFG2 \state_reg_RNO[2]  (
	.A(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.B(fwft_Q[1]),
	.Y(N_221_i)
);
defparam \state_reg_RNO[2] .INIT=4'h8;
// @101:118
  CFG4 \state_reg_ns_0[0]  (
	.A(state_reg_Z[5]),
	.B(state_reg_Z[0]),
	.C(N_226),
	.D(N_225),
	.Y(state_reg_ns_0_Z[0])
);
defparam \state_reg_ns_0[0] .INIT=16'hECA0;
// @101:366
  CFG4 event_ram_r_data_status (
	.A(Event_Info_RAM_Block_0_A_DOUT_Event_Status[4]),
	.B(Event_Info_RAM_Block_0_A_DOUT_Event_Status[5]),
	.C(event_ram_r_data_status_4_Z),
	.D(event_ram_r_data_status_3_Z),
	.Y(event_ram_r_data_status_Z)
);
defparam event_ram_r_data_status.INIT=16'h1000;
// @101:118
  CFG4 \state_reg_ns[1]  (
	.A(state_reg_Z[5]),
	.B(state_reg_Z[0]),
	.C(N_226),
	.D(N_225),
	.Y(state_reg_ns_Z[1])
);
defparam \state_reg_ns[1] .INIT=16'h0A4E;
// @101:118
  CFG4 \state_reg_ns[0]  (
	.A(state_reg_ns_0_Z[0]),
	.B(Event_In_Process_Z),
	.C(N_235),
	.D(Trigger_Top_Part_0_Q_0),
	.Y(state_reg_ns_Z[0])
);
defparam \state_reg_ns[0] .INIT=16'hAABA;
// @101:118
  CFG4 \state_reg_ns[4]  (
	.A(N_235),
	.B(FIFOs_Reader_0_Event_RAM_W_Enable_Status),
	.C(Event_In_Process_Z),
	.D(Trigger_Top_Part_0_Q_0),
	.Y(state_reg_ns_Z[4])
);
defparam \state_reg_ns[4] .INIT=16'hCCEC;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FIFOs_Reader */

module Data_Block (
  C_addr_frame,
  C_enable_cmd,
  C_write_data_frame,
  C_write_read,
  Clock,
  Reset_N,
  C_busy,
  C_read_data_frame,
  Y,
  dff_arst
)
;
input [7:0] C_addr_frame ;
input C_enable_cmd ;
input [15:0] C_write_data_frame ;
input C_write_read ;
input Clock ;
input Reset_N ;
output C_busy ;
output [15:0] C_read_data_frame ;
output Y ;
input dff_arst ;
wire C_enable_cmd ;
wire C_write_read ;
wire Clock ;
wire Reset_N ;
wire C_busy ;
wire Y ;
wire dff_arst ;
wire [9:0] FIFOs_Reader_0_Event_RAM_W_Address;
wire [7:0] Event_Info_RAM_Block_0_A_DOUT_Event_Status;
wire [11:3] Test_Generator_0_Test_Data_0;
wire [11:0] Test_Generator_0_Test_Data_1;
wire [11:1] Test_Generator_0_Test_Data_2;
wire [11:0] Test_Generator_0_Test_Data_3;
wire [11:0] Trigger_Top_Part_0_TRG_Threshold;
wire [7:0] Input_Data_Part_0_TRG_Detect_Vector;
wire [11:2] Test_Generator_0_Test_Data_4;
wire [11:0] Test_Generator_0_Test_Data_5;
wire [11:1] Test_Generator_0_Test_Data_6;
wire [11:0] Test_Generator_0_Test_Data_7;
wire [1:0] Trigger_Top_Part_0_COREFIFO_C5_0_COREFIFO_C5_0_fwft_Q;
wire [0:0] Trigger_Top_Part_0_Q;
wire GND ;
wire FIFOs_Reader_0_Event_RAM_W_Enable_Number ;
wire FIFOs_Reader_0_Event_RAM_W_Enable_Size ;
wire VCC ;
wire FIFOs_Reader_0_Event_FIFO_R_Enable ;
wire REG_Test_Generator_Enable ;
wire Trigger_Top_Part_0_EMPTY ;
wire FIFOs_Reader_0_Event_RAM_W_Enable_Status ;
wire N_2100 ;
wire N_2101 ;
wire N_2102 ;
wire N_2103 ;
wire N_2104 ;
wire N_2110 ;
wire N_2111 ;
wire N_2112 ;
wire N_2113 ;
wire N_2114 ;
wire N_2115 ;
wire N_2116 ;
wire N_2117 ;
wire N_2118 ;
wire N_2119 ;
wire N_2120 ;
wire N_2121 ;
wire N_2122 ;
wire N_2123 ;
wire N_2124 ;
// @66:140
  Event_Info_RAM_Block Event_Info_RAM_Block_0 (
	.Event_Info_RAM_Block_0_A_DOUT_Event_Status(Event_Info_RAM_Block_0_A_DOUT_Event_Status[7:0]),
	.FIFOs_Reader_0_Event_RAM_W_Address(FIFOs_Reader_0_Event_RAM_W_Address[9:0]),
	.FIFOs_Reader_0_Event_RAM_W_Enable_Status(FIFOs_Reader_0_Event_RAM_W_Enable_Status),
	.FIFOs_Reader_0_Event_RAM_W_Enable_Size(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.FIFOs_Reader_0_Event_RAM_W_Enable_Number(FIFOs_Reader_0_Event_RAM_W_Enable_Number),
	.Clock(Clock)
);
// @66:200
  Input_Data_Part_1 Input_Data_Part_0 (
	.Input_Data_Part_0_TRG_Detect_Vector(Input_Data_Part_0_TRG_Detect_Vector[3:0]),
	.Test_Generator_0_Test_Data_0(Test_Generator_0_Test_Data_0[11:3]),
	.Test_Generator_0_Test_Data_1({Test_Generator_0_Test_Data_1[11:3], N_2101, N_2100, Test_Generator_0_Test_Data_1[0]}),
	.Test_Generator_0_Test_Data_2({Test_Generator_0_Test_Data_2[11:3], N_2102, Test_Generator_0_Test_Data_2[1]}),
	.Test_Generator_0_Test_Data_3({Test_Generator_0_Test_Data_3[11:3], N_2104, N_2103, Test_Generator_0_Test_Data_3[0]}),
	.Trigger_Top_Part_0_TRG_Threshold(Trigger_Top_Part_0_TRG_Threshold[11:0]),
	.dff_arst(dff_arst),
	.Clock(Clock)
);
// @66:228
  Input_Data_Part_0 Input_Data_Part_1 (
	.Input_Data_Part_0_TRG_Detect_Vector(Input_Data_Part_0_TRG_Detect_Vector[7:4]),
	.Test_Generator_0_Test_Data_4(Test_Generator_0_Test_Data_4[11:2]),
	.Test_Generator_0_Test_Data_5({Test_Generator_0_Test_Data_5[11:3], N_2111, N_2110, Test_Generator_0_Test_Data_5[0]}),
	.Test_Generator_0_Test_Data_6({Test_Generator_0_Test_Data_6[11:3], N_2112, Test_Generator_0_Test_Data_6[1]}),
	.Test_Generator_0_Test_Data_7({Test_Generator_0_Test_Data_7[11:3], N_2114, N_2113, Test_Generator_0_Test_Data_7[0]}),
	.Trigger_Top_Part_0_TRG_Threshold(Trigger_Top_Part_0_TRG_Threshold[11:0]),
	.dff_arst(dff_arst),
	.Clock(Clock)
);
// @66:287
  Trigger_Top_Part Trigger_Top_Part_0 (
	.state_reg_i_0(C_busy),
	.Trigger_Top_Part_0_TRG_Threshold(Trigger_Top_Part_0_TRG_Threshold[11:0]),
	.C_write_data_frame(C_write_data_frame[15:0]),
	.C_read_data_frame(C_read_data_frame[15:0]),
	.C_addr_frame(C_addr_frame[7:0]),
	.Input_Data_Part_0_TRG_Detect_Vector(Input_Data_Part_0_TRG_Detect_Vector[7:0]),
	.fwft_Q(Trigger_Top_Part_0_COREFIFO_C5_0_COREFIFO_C5_0_fwft_Q[1:0]),
	.Trigger_Top_Part_0_Q_0(Trigger_Top_Part_0_Q[0]),
	.REG_Test_Generator_Enable(REG_Test_Generator_Enable),
	.C_enable_cmd(C_enable_cmd),
	.C_write_read(C_write_read),
	.Reset_N(Reset_N),
	.Trigger_Top_Part_0_EMPTY(Trigger_Top_Part_0_EMPTY),
	.FIFOs_Reader_0_Event_FIFO_R_Enable(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
// @66:270
  Test_Generator Test_Generator_0 (
	.Test_Generator_0_Test_Data_0(Test_Generator_0_Test_Data_0[11:3]),
	.Test_Generator_0_Test_Data_1({Test_Generator_0_Test_Data_1[11:3], N_2116, N_2115, Test_Generator_0_Test_Data_1[0]}),
	.Test_Generator_0_Test_Data_2({Test_Generator_0_Test_Data_2[11:3], N_2117, Test_Generator_0_Test_Data_2[1]}),
	.Test_Generator_0_Test_Data_4(Test_Generator_0_Test_Data_4[11:2]),
	.Test_Generator_0_Test_Data_3({Test_Generator_0_Test_Data_3[11:3], N_2119, N_2118, Test_Generator_0_Test_Data_3[0]}),
	.Test_Generator_0_Test_Data_5({Test_Generator_0_Test_Data_5[11:3], N_2121, N_2120, Test_Generator_0_Test_Data_5[0]}),
	.Test_Generator_0_Test_Data_6({Test_Generator_0_Test_Data_6[11:3], N_2122, Test_Generator_0_Test_Data_6[1]}),
	.Test_Generator_0_Test_Data_7({Test_Generator_0_Test_Data_7[11:3], N_2124, N_2123, Test_Generator_0_Test_Data_7[0]}),
	.Clock(Clock),
	.dff_arst(dff_arst),
	.REG_Test_Generator_Enable(REG_Test_Generator_Enable)
);
// @66:164
  FIFOs_Reader FIFOs_Reader_0 (
	.Trigger_Top_Part_0_Q_0(Trigger_Top_Part_0_Q[0]),
	.Event_Info_RAM_Block_0_A_DOUT_Event_Status(Event_Info_RAM_Block_0_A_DOUT_Event_Status[7:0]),
	.fwft_Q(Trigger_Top_Part_0_COREFIFO_C5_0_COREFIFO_C5_0_fwft_Q[1:0]),
	.FIFOs_Reader_0_Event_RAM_W_Address(FIFOs_Reader_0_Event_RAM_W_Address[9:0]),
	.Trigger_Top_Part_0_EMPTY(Trigger_Top_Part_0_EMPTY),
	.FIFOs_Reader_0_Event_RAM_W_Enable_Status(FIFOs_Reader_0_Event_RAM_W_Enable_Status),
	.FIFOs_Reader_0_Event_FIFO_R_Enable(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.FIFOs_Reader_0_Event_RAM_W_Enable_Number(FIFOs_Reader_0_Event_RAM_W_Enable_Number),
	.FIFOs_Reader_0_Event_RAM_W_Enable_Size(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
assign Y = GND;
endmodule /* Data_Block */

module COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_Top (
  Chain_0,
  xmit_pulse_1z,
  xmit_clock_1z,
  baud_clock,
  Clock_Reset_0_UART_CLOCK
)
;
input Chain_0 ;
output xmit_pulse_1z ;
output xmit_clock_1z ;
output baud_clock ;
input Clock_Reset_0_UART_CLOCK ;
wire Chain_0 ;
wire xmit_pulse_1z ;
wire xmit_clock_1z ;
wire baud_clock ;
wire Clock_Reset_0_UART_CLOCK ;
wire [12:0] baud_cntr;
wire [12:0] baud_cntr_s;
wire [3:0] xmit_cntr_Z;
wire [3:0] xmit_cntr_3;
wire [11:0] baud_cntr_cry;
wire [0:0] baud_cntr_RNIP9LS_Y;
wire [1:1] baud_cntr_RNIJKAP1_Y;
wire [2:2] baud_cntr_RNI36M52_Y;
wire [3:3] baud_cntr_RNIKO1I2_Y;
wire [4:4] baud_cntr_RNI6CDU2_Y;
wire [5:5] baud_cntr_RNIP0PA3_Y;
wire [6:6] baud_cntr_RNIDM4N3_Y;
wire [7:7] baud_cntr_RNI2DG34_Y;
wire [8:8] baud_cntr_RNIO4SF4_Y;
wire [9:9] baud_cntr_RNIFT7S4_Y;
wire [10:10] baud_cntr_RNIEH245_Y;
wire [12:12] baud_cntr_RNO_FCO;
wire [12:12] baud_cntr_RNO_Y;
wire [11:11] baud_cntr_RNIE6TB5_Y;
wire VCC ;
wire GND ;
wire baud_cntr7_1_RNIBQ9G_Y ;
wire xmit_clock8 ;
wire baud_cntr_cry_cy ;
wire baud_cntr7_1_RNIBQ9G_S ;
wire baud_cntr7_1 ;
wire baud_cntr7_7 ;
wire baud_cntr7_8 ;
wire CO0 ;
// @77:283
  SLE \genblk1.baud_cntr[12]  (
	.Q(baud_cntr[12]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(baud_cntr_s[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:283
  SLE \genblk1.baud_cntr[11]  (
	.Q(baud_cntr[11]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(baud_cntr_s[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:283
  SLE \genblk1.baud_cntr[10]  (
	.Q(baud_cntr[10]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(baud_cntr_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:283
  SLE \genblk1.baud_cntr[9]  (
	.Q(baud_cntr[9]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(baud_cntr_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:283
  SLE \genblk1.baud_cntr[8]  (
	.Q(baud_cntr[8]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(baud_cntr_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:283
  SLE \genblk1.baud_cntr[7]  (
	.Q(baud_cntr[7]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(baud_cntr_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:283
  SLE \genblk1.baud_cntr[6]  (
	.Q(baud_cntr[6]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(baud_cntr_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:283
  SLE \genblk1.baud_cntr[5]  (
	.Q(baud_cntr[5]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(baud_cntr_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:283
  SLE \genblk1.baud_cntr[4]  (
	.Q(baud_cntr[4]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(baud_cntr_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:283
  SLE \genblk1.baud_cntr[3]  (
	.Q(baud_cntr[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(baud_cntr_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:283
  SLE \genblk1.baud_cntr[2]  (
	.Q(baud_cntr[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(baud_cntr_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:283
  SLE \genblk1.baud_cntr[1]  (
	.Q(baud_cntr[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(baud_cntr_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:283
  SLE \genblk1.baud_cntr[0]  (
	.Q(baud_cntr[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(baud_cntr_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:283
  SLE \genblk1.baud_clock_int  (
	.Q(baud_clock),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(baud_cntr7_1_RNIBQ9G_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:310
  SLE \xmit_cntr[3]  (
	.Q(xmit_cntr_Z[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(xmit_cntr_3[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:310
  SLE \xmit_cntr[2]  (
	.Q(xmit_cntr_Z[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(xmit_cntr_3[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:310
  SLE \xmit_cntr[1]  (
	.Q(xmit_cntr_Z[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(xmit_cntr_3[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:310
  SLE \xmit_cntr[0]  (
	.Q(xmit_cntr_Z[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(xmit_cntr_3[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:310
  SLE xmit_clock (
	.Q(xmit_clock_1z),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(xmit_clock8),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:292
  ARI1 \genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G  (
	.FCO(baud_cntr_cry_cy),
	.S(baud_cntr7_1_RNIBQ9G_S),
	.Y(baud_cntr7_1_RNIBQ9G_Y),
	.B(baud_cntr[11]),
	.C(baud_cntr7_1),
	.D(baud_cntr7_7),
	.A(baud_cntr7_8),
	.FCI(VCC)
);
defparam \genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G .INIT=20'h44000;
// @77:292
  ARI1 \genblk1.baud_cntr_RNIP9LS[0]  (
	.FCO(baud_cntr_cry[0]),
	.S(baud_cntr_s[0]),
	.Y(baud_cntr_RNIP9LS_Y[0]),
	.B(baud_cntr[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(baud_cntr_cry_cy)
);
defparam \genblk1.baud_cntr_RNIP9LS[0] .INIT=20'h65500;
// @77:292
  ARI1 \genblk1.baud_cntr_RNIJKAP1[1]  (
	.FCO(baud_cntr_cry[1]),
	.S(baud_cntr_s[1]),
	.Y(baud_cntr_RNIJKAP1_Y[1]),
	.B(baud_cntr7_1_RNIBQ9G_Y),
	.C(baud_cntr[1]),
	.D(GND),
	.A(VCC),
	.FCI(baud_cntr_cry[0])
);
defparam \genblk1.baud_cntr_RNIJKAP1[1] .INIT=20'h61100;
// @77:292
  ARI1 \genblk1.baud_cntr_RNI36M52[2]  (
	.FCO(baud_cntr_cry[2]),
	.S(baud_cntr_s[2]),
	.Y(baud_cntr_RNI36M52_Y[2]),
	.B(baud_cntr[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(baud_cntr_cry[1])
);
defparam \genblk1.baud_cntr_RNI36M52[2] .INIT=20'h65500;
// @77:292
  ARI1 \genblk1.baud_cntr_RNIKO1I2[3]  (
	.FCO(baud_cntr_cry[3]),
	.S(baud_cntr_s[3]),
	.Y(baud_cntr_RNIKO1I2_Y[3]),
	.B(baud_cntr[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(baud_cntr_cry[2])
);
defparam \genblk1.baud_cntr_RNIKO1I2[3] .INIT=20'h65500;
// @77:292
  ARI1 \genblk1.baud_cntr_RNI6CDU2[4]  (
	.FCO(baud_cntr_cry[4]),
	.S(baud_cntr_s[4]),
	.Y(baud_cntr_RNI6CDU2_Y[4]),
	.B(baud_cntr[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(baud_cntr_cry[3])
);
defparam \genblk1.baud_cntr_RNI6CDU2[4] .INIT=20'h65500;
// @77:292
  ARI1 \genblk1.baud_cntr_RNIP0PA3[5]  (
	.FCO(baud_cntr_cry[5]),
	.S(baud_cntr_s[5]),
	.Y(baud_cntr_RNIP0PA3_Y[5]),
	.B(baud_cntr[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(baud_cntr_cry[4])
);
defparam \genblk1.baud_cntr_RNIP0PA3[5] .INIT=20'h65500;
// @77:292
  ARI1 \genblk1.baud_cntr_RNIDM4N3[6]  (
	.FCO(baud_cntr_cry[6]),
	.S(baud_cntr_s[6]),
	.Y(baud_cntr_RNIDM4N3_Y[6]),
	.B(baud_cntr[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(baud_cntr_cry[5])
);
defparam \genblk1.baud_cntr_RNIDM4N3[6] .INIT=20'h65500;
// @77:292
  ARI1 \genblk1.baud_cntr_RNI2DG34[7]  (
	.FCO(baud_cntr_cry[7]),
	.S(baud_cntr_s[7]),
	.Y(baud_cntr_RNI2DG34_Y[7]),
	.B(baud_cntr[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(baud_cntr_cry[6])
);
defparam \genblk1.baud_cntr_RNI2DG34[7] .INIT=20'h65500;
// @77:292
  ARI1 \genblk1.baud_cntr_RNIO4SF4[8]  (
	.FCO(baud_cntr_cry[8]),
	.S(baud_cntr_s[8]),
	.Y(baud_cntr_RNIO4SF4_Y[8]),
	.B(baud_cntr[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(baud_cntr_cry[7])
);
defparam \genblk1.baud_cntr_RNIO4SF4[8] .INIT=20'h65500;
// @77:292
  ARI1 \genblk1.baud_cntr_RNIFT7S4[9]  (
	.FCO(baud_cntr_cry[9]),
	.S(baud_cntr_s[9]),
	.Y(baud_cntr_RNIFT7S4_Y[9]),
	.B(baud_cntr[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(baud_cntr_cry[8])
);
defparam \genblk1.baud_cntr_RNIFT7S4[9] .INIT=20'h65500;
// @77:292
  ARI1 \genblk1.baud_cntr_RNIEH245[10]  (
	.FCO(baud_cntr_cry[10]),
	.S(baud_cntr_s[10]),
	.Y(baud_cntr_RNIEH245_Y[10]),
	.B(baud_cntr[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(baud_cntr_cry[9])
);
defparam \genblk1.baud_cntr_RNIEH245[10] .INIT=20'h65500;
// @77:292
  ARI1 \genblk1.baud_cntr_RNO[12]  (
	.FCO(baud_cntr_RNO_FCO[12]),
	.S(baud_cntr_s[12]),
	.Y(baud_cntr_RNO_Y[12]),
	.B(baud_cntr[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(baud_cntr_cry[11])
);
defparam \genblk1.baud_cntr_RNO[12] .INIT=20'h45500;
// @77:292
  ARI1 \genblk1.baud_cntr_RNIE6TB5[11]  (
	.FCO(baud_cntr_cry[11]),
	.S(baud_cntr_s[11]),
	.Y(baud_cntr_RNIE6TB5_Y[11]),
	.B(baud_cntr[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(baud_cntr_cry[10])
);
defparam \genblk1.baud_cntr_RNIE6TB5[11] .INIT=20'h65500;
// @77:292
  CFG4 \genblk1.make_baud_cntr.baud_cntr7_1  (
	.A(baud_cntr[10]),
	.B(baud_cntr[9]),
	.C(baud_cntr[1]),
	.D(baud_cntr[0]),
	.Y(baud_cntr7_1)
);
defparam \genblk1.make_baud_cntr.baud_cntr7_1 .INIT=16'h0001;
// @77:319
  CFG2 \make_xmit_clock.xmit_cntr_3_1.CO0  (
	.A(baud_clock),
	.B(xmit_cntr_Z[0]),
	.Y(CO0)
);
defparam \make_xmit_clock.xmit_cntr_3_1.CO0 .INIT=4'h8;
// @77:319
  CFG2 \make_xmit_clock.xmit_cntr_3_1.SUM[0]  (
	.A(baud_clock),
	.B(xmit_cntr_Z[0]),
	.Y(xmit_cntr_3[0])
);
defparam \make_xmit_clock.xmit_cntr_3_1.SUM[0] .INIT=4'h6;
// @77:334
  CFG2 xmit_pulse (
	.A(baud_clock),
	.B(xmit_clock_1z),
	.Y(xmit_pulse_1z)
);
defparam xmit_pulse.INIT=4'h8;
// @77:292
  CFG4 \genblk1.make_baud_cntr.baud_cntr7_8  (
	.A(baud_cntr[12]),
	.B(baud_cntr[8]),
	.C(baud_cntr[7]),
	.D(baud_cntr[6]),
	.Y(baud_cntr7_8)
);
defparam \genblk1.make_baud_cntr.baud_cntr7_8 .INIT=16'h0001;
// @77:292
  CFG4 \genblk1.make_baud_cntr.baud_cntr7_7  (
	.A(baud_cntr[5]),
	.B(baud_cntr[4]),
	.C(baud_cntr[3]),
	.D(baud_cntr[2]),
	.Y(baud_cntr7_7)
);
defparam \genblk1.make_baud_cntr.baud_cntr7_7 .INIT=16'h0001;
// @77:322
  CFG4 \make_xmit_clock.xmit_clock8  (
	.A(xmit_cntr_Z[2]),
	.B(xmit_cntr_Z[3]),
	.C(xmit_cntr_Z[1]),
	.D(xmit_cntr_Z[0]),
	.Y(xmit_clock8)
);
defparam \make_xmit_clock.xmit_clock8 .INIT=16'h8000;
// @77:319
  CFG2 \make_xmit_clock.xmit_cntr_3_1.SUM[1]  (
	.A(CO0),
	.B(xmit_cntr_Z[1]),
	.Y(xmit_cntr_3[1])
);
defparam \make_xmit_clock.xmit_cntr_3_1.SUM[1] .INIT=4'h6;
// @77:319
  CFG3 \make_xmit_clock.xmit_cntr_3_1.SUM[2]  (
	.A(xmit_cntr_Z[2]),
	.B(xmit_cntr_Z[1]),
	.C(CO0),
	.Y(xmit_cntr_3[2])
);
defparam \make_xmit_clock.xmit_cntr_3_1.SUM[2] .INIT=8'h6A;
// @77:319
  CFG4 \make_xmit_clock.xmit_cntr_3_1.SUM[3]  (
	.A(xmit_cntr_Z[3]),
	.B(xmit_cntr_Z[2]),
	.C(xmit_cntr_Z[1]),
	.D(CO0),
	.Y(xmit_cntr_3[3])
);
defparam \make_xmit_clock.xmit_cntr_3_1.SUM[3] .INIT=16'h6AAA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_Top */

module COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Top (
  tx_hold_reg,
  Chain_0,
  xmit_clock,
  baud_clock,
  xmit_pulse,
  TX_0_c,
  INV_0_Y,
  COREUART_C0_0_TXRDY,
  Clock_Reset_0_UART_CLOCK
)
;
input [7:0] tx_hold_reg ;
input Chain_0 ;
input xmit_clock ;
input baud_clock ;
input xmit_pulse ;
output TX_0_c ;
input INV_0_Y ;
output COREUART_C0_0_TXRDY ;
input Clock_Reset_0_UART_CLOCK ;
wire Chain_0 ;
wire xmit_clock ;
wire baud_clock ;
wire xmit_pulse ;
wire TX_0_c ;
wire INV_0_Y ;
wire COREUART_C0_0_TXRDY ;
wire Clock_Reset_0_UART_CLOCK ;
wire [5:0] xmit_state_Z;
wire [5:0] xmit_state_ns;
wire [7:0] tx_byte_Z;
wire [3:1] xmit_bit_sel_Z;
wire [0:0] xmit_bit_sel_3;
wire VCC ;
wire GND ;
wire N_64_i ;
wire txrdy_int_1_sqmuxa_i_Z ;
wire N_118 ;
wire N_92_i ;
wire N_81_i ;
wire N_78_i ;
wire N_76_i ;
wire N_74_i ;
wire CO0 ;
wire tx_2_u_i_m2_2_1_wmux_3_FCO_0 ;
wire tx_2_u_i_m2_2_1_wmux_3_S_0 ;
wire N_76 ;
wire tx_2_u_i_m2_2_1_0_y1 ;
wire tx_2_u_i_m2_2_1_0_y3 ;
wire tx_2_u_i_m2_2_1_co1_0 ;
wire tx_2_u_i_m2_2_1_wmux_2_S_0 ;
wire tx_2_u_i_m2_2_1_y0_0 ;
wire tx_2_u_i_m2_2_1_co0_0 ;
wire tx_2_u_i_m2_2_1_wmux_1_S_0 ;
wire tx_2_u_i_m2_2_1_0_co1 ;
wire tx_2_u_i_m2_2_1_wmux_0_S_0 ;
wire tx_2_u_i_m2_2_1_0_y0 ;
wire tx_2_u_i_m2_2_1_0_co0 ;
wire tx_2_u_i_m2_2_1_wmux_S_0 ;
wire N_71 ;
wire N_119 ;
wire N_178 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
// @79:119
  SLE \xmit_state[5]  (
	.Q(xmit_state_Z[5]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(xmit_state_ns[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:119
  SLE \xmit_state[3]  (
	.Q(xmit_state_Z[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_64_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:119
  SLE \xmit_state[2]  (
	.Q(xmit_state_Z[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(xmit_state_ns[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:119
  SLE \xmit_state[1]  (
	.Q(xmit_state_Z[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(xmit_state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:119
  SLE \xmit_state[0]  (
	.Q(xmit_state_Z[0]),
	.ADn(GND),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(xmit_state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:87
  SLE txrdy_int (
	.Q(COREUART_C0_0_TXRDY),
	.ADn(GND),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(INV_0_Y),
	.EN(txrdy_int_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:290
  SLE tx (
	.Q(TX_0_c),
	.ADn(GND),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_118),
	.EN(N_92_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:119
  SLE \tx_byte[4]  (
	.Q(tx_byte_Z[4]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(tx_hold_reg[4]),
	.EN(N_81_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:119
  SLE \tx_byte[3]  (
	.Q(tx_byte_Z[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(tx_hold_reg[3]),
	.EN(N_81_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:119
  SLE \tx_byte[2]  (
	.Q(tx_byte_Z[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(tx_hold_reg[2]),
	.EN(N_81_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:119
  SLE \tx_byte[1]  (
	.Q(tx_byte_Z[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(tx_hold_reg[1]),
	.EN(N_81_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:119
  SLE \tx_byte[0]  (
	.Q(tx_byte_Z[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(tx_hold_reg[0]),
	.EN(N_81_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:268
  SLE \xmit_bit_sel[3]  (
	.Q(xmit_bit_sel_Z[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_78_i),
	.EN(xmit_pulse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:268
  SLE \xmit_bit_sel[2]  (
	.Q(xmit_bit_sel_Z[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_76_i),
	.EN(xmit_pulse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:268
  SLE \xmit_bit_sel[1]  (
	.Q(xmit_bit_sel_Z[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_74_i),
	.EN(xmit_pulse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:268
  SLE \xmit_bit_sel[0]  (
	.Q(CO0),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(xmit_bit_sel_3[0]),
	.EN(xmit_pulse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:119
  SLE \tx_byte[7]  (
	.Q(tx_byte_Z[7]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(tx_hold_reg[7]),
	.EN(N_81_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:119
  SLE \tx_byte[6]  (
	.Q(tx_byte_Z[6]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(tx_hold_reg[6]),
	.EN(N_81_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:119
  SLE \tx_byte[5]  (
	.Q(tx_byte_Z[5]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(tx_hold_reg[5]),
	.EN(N_81_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  ARI1 \xmit_sel.tx_2_u_i_m2_2_1_wmux_3  (
	.FCO(tx_2_u_i_m2_2_1_wmux_3_FCO_0),
	.S(tx_2_u_i_m2_2_1_wmux_3_S_0),
	.Y(N_76),
	.B(tx_2_u_i_m2_2_1_0_y1),
	.C(xmit_bit_sel_Z[2]),
	.D(VCC),
	.A(tx_2_u_i_m2_2_1_0_y3),
	.FCI(tx_2_u_i_m2_2_1_co1_0)
);
defparam \xmit_sel.tx_2_u_i_m2_2_1_wmux_3 .INIT=20'h0EC2C;
  ARI1 \xmit_sel.tx_2_u_i_m2_2_1_wmux_2  (
	.FCO(tx_2_u_i_m2_2_1_co1_0),
	.S(tx_2_u_i_m2_2_1_wmux_2_S_0),
	.Y(tx_2_u_i_m2_2_1_0_y3),
	.B(xmit_bit_sel_Z[1]),
	.C(tx_byte_Z[6]),
	.D(tx_byte_Z[7]),
	.A(tx_2_u_i_m2_2_1_y0_0),
	.FCI(tx_2_u_i_m2_2_1_co0_0)
);
defparam \xmit_sel.tx_2_u_i_m2_2_1_wmux_2 .INIT=20'h0F588;
  ARI1 \xmit_sel.tx_2_u_i_m2_2_1_wmux_1  (
	.FCO(tx_2_u_i_m2_2_1_co0_0),
	.S(tx_2_u_i_m2_2_1_wmux_1_S_0),
	.Y(tx_2_u_i_m2_2_1_y0_0),
	.B(xmit_bit_sel_Z[1]),
	.C(tx_byte_Z[4]),
	.D(tx_byte_Z[5]),
	.A(CO0),
	.FCI(tx_2_u_i_m2_2_1_0_co1)
);
defparam \xmit_sel.tx_2_u_i_m2_2_1_wmux_1 .INIT=20'h0FA44;
  ARI1 \xmit_sel.tx_2_u_i_m2_2_1_wmux_0  (
	.FCO(tx_2_u_i_m2_2_1_0_co1),
	.S(tx_2_u_i_m2_2_1_wmux_0_S_0),
	.Y(tx_2_u_i_m2_2_1_0_y1),
	.B(xmit_bit_sel_Z[1]),
	.C(tx_byte_Z[2]),
	.D(tx_byte_Z[3]),
	.A(tx_2_u_i_m2_2_1_0_y0),
	.FCI(tx_2_u_i_m2_2_1_0_co0)
);
defparam \xmit_sel.tx_2_u_i_m2_2_1_wmux_0 .INIT=20'h0F588;
  ARI1 \xmit_sel.tx_2_u_i_m2_2_1_0_wmux  (
	.FCO(tx_2_u_i_m2_2_1_0_co0),
	.S(tx_2_u_i_m2_2_1_wmux_S_0),
	.Y(tx_2_u_i_m2_2_1_0_y0),
	.B(xmit_bit_sel_Z[1]),
	.C(tx_byte_Z[0]),
	.D(tx_byte_Z[1]),
	.A(CO0),
	.FCI(VCC)
);
defparam \xmit_sel.tx_2_u_i_m2_2_1_0_wmux .INIT=20'h0FA44;
// @79:119
  CFG3 \xmit_state_RNI92OL[2]  (
	.A(xmit_state_Z[2]),
	.B(baud_clock),
	.C(xmit_clock),
	.Y(N_81_i)
);
defparam \xmit_state_RNI92OL[2] .INIT=8'h80;
// @79:119
  CFG2 \xmit_state_ns_a3_0_a2[1]  (
	.A(COREUART_C0_0_TXRDY),
	.B(xmit_state_Z[0]),
	.Y(xmit_state_ns[1])
);
defparam \xmit_state_ns_a3_0_a2[1] .INIT=4'h4;
// @79:278
  CFG2 \xmit_cnt.xmit_bit_sel_3_a3_0_a2[0]  (
	.A(xmit_state_Z[3]),
	.B(CO0),
	.Y(xmit_bit_sel_3[0])
);
defparam \xmit_cnt.xmit_bit_sel_3_a3_0_a2[0] .INIT=4'h2;
// @79:278
  CFG3 \xmit_cnt.xmit_bit_sel_3_i_0_o2[3]  (
	.A(xmit_bit_sel_Z[1]),
	.B(xmit_bit_sel_Z[2]),
	.C(CO0),
	.Y(N_71)
);
defparam \xmit_cnt.xmit_bit_sel_3_i_0_o2[3] .INIT=8'h7F;
// @79:303
  CFG3 \xmit_sel.tx_4_iv_i_a2  (
	.A(xmit_state_Z[2]),
	.B(xmit_state_Z[3]),
	.C(N_76),
	.Y(N_118)
);
defparam \xmit_sel.tx_4_iv_i_a2 .INIT=8'h51;
// @79:119
  CFG4 \xmit_state_ns_0_a2[5]  (
	.A(xmit_state_Z[3]),
	.B(xmit_bit_sel_Z[3]),
	.C(xmit_pulse),
	.D(N_71),
	.Y(N_119)
);
defparam \xmit_state_ns_0_a2[5] .INIT=16'h0020;
// @79:119
  CFG4 \xmit_state_ns_0[0]  (
	.A(xmit_state_Z[5]),
	.B(xmit_state_Z[0]),
	.C(COREUART_C0_0_TXRDY),
	.D(xmit_pulse),
	.Y(xmit_state_ns[0])
);
defparam \xmit_state_ns_0[0] .INIT=16'hEAC0;
// @79:119
  CFG3 \xmit_state_ns_0[2]  (
	.A(xmit_state_Z[1]),
	.B(xmit_state_Z[2]),
	.C(xmit_pulse),
	.Y(xmit_state_ns[2])
);
defparam \xmit_state_ns_0[2] .INIT=8'hAE;
// @79:290
  CFG3 tx_RNO (
	.A(xmit_state_Z[0]),
	.B(xmit_pulse),
	.C(xmit_state_Z[1]),
	.Y(N_92_i)
);
defparam tx_RNO.INIT=8'hFE;
// @79:268
  CFG3 \xmit_bit_sel_RNO[1]  (
	.A(xmit_bit_sel_Z[1]),
	.B(CO0),
	.C(xmit_state_Z[3]),
	.Y(N_74_i)
);
defparam \xmit_bit_sel_RNO[1] .INIT=8'h60;
// @79:119
  CFG3 \xmit_state_ns_0[5]  (
	.A(xmit_state_Z[5]),
	.B(xmit_pulse),
	.C(N_119),
	.Y(xmit_state_ns[5])
);
defparam \xmit_state_ns_0[5] .INIT=8'hF2;
// @79:87
  CFG3 txrdy_int_1_sqmuxa_i (
	.A(xmit_state_Z[2]),
	.B(xmit_pulse),
	.C(INV_0_Y),
	.Y(txrdy_int_1_sqmuxa_i_Z)
);
defparam txrdy_int_1_sqmuxa_i.INIT=8'h8F;
// @79:268
  CFG4 \xmit_bit_sel_RNO[2]  (
	.A(xmit_bit_sel_Z[2]),
	.B(CO0),
	.C(xmit_state_Z[3]),
	.D(xmit_bit_sel_Z[1]),
	.Y(N_76_i)
);
defparam \xmit_bit_sel_RNO[2] .INIT=16'h60A0;
// @79:119
  CFG4 \xmit_state_RNO[3]  (
	.A(xmit_state_Z[2]),
	.B(xmit_state_Z[3]),
	.C(xmit_pulse),
	.D(N_119),
	.Y(N_64_i)
);
defparam \xmit_state_RNO[3] .INIT=16'h00EC;
// @79:268
  CFG3 \xmit_bit_sel_RNO[3]  (
	.A(xmit_bit_sel_Z[3]),
	.B(xmit_state_Z[3]),
	.C(N_71),
	.Y(N_78_i)
);
defparam \xmit_bit_sel_RNO[3] .INIT=8'h84;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Top */

module COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_Top (
  COREUART_C0_0_DATA_OUT,
  Chain_0,
  RX_0_c,
  UART_RX_Protocol_0_UART_RX_OE_N,
  receive_full,
  baud_clock,
  Clock_Reset_0_UART_CLOCK,
  stop_strobe_1z
)
;
output [7:0] COREUART_C0_0_DATA_OUT ;
input Chain_0 ;
input RX_0_c ;
input UART_RX_Protocol_0_UART_RX_OE_N ;
output receive_full ;
input baud_clock ;
input Clock_Reset_0_UART_CLOCK ;
output stop_strobe_1z ;
wire Chain_0 ;
wire RX_0_c ;
wire UART_RX_Protocol_0_UART_RX_OE_N ;
wire receive_full ;
wire baud_clock ;
wire Clock_Reset_0_UART_CLOCK ;
wire stop_strobe_1z ;
wire [0:0] last_bit_Z;
wire [1:0] rx_state_Z;
wire [0:0] rx_state_ns;
wire [1:1] rx_statece_Z;
wire [7:0] rx_shift_Z;
wire [6:0] rx_shift_11;
wire [2:0] samples_Z;
wire [3:1] receive_count_Z;
wire [3:0] rx_bit_cnt_Z;
wire [3:0] rx_bit_cnt_4;
wire [0:0] receive_count_3_i_a2_1;
wire VCC ;
wire stop_strobe_1_sqmuxa ;
wire GND ;
wire receive_full_int_1_sqmuxa_i_Z ;
wire rx_state_0_sqmuxa ;
wire i9_mux_0 ;
wire un1_samples6_1_0_Z ;
wire N_86_i ;
wire rx_byte_1_sqmuxa_Z ;
wire N_94_i ;
wire N_92_i ;
wire N_90_i ;
wire CO0 ;
wire N_88_i ;
wire N_121 ;
wire N_96 ;
wire rx_bit_cnt_0_sqmuxa_0_a4_Z ;
wire N_98 ;
wire receive_full_int_1_sqmuxa_i_1_Z ;
wire rx_state_21_d ;
wire m16_1_1 ;
wire rx_state18 ;
wire m16_1 ;
wire i5_mux ;
wire N_23_mux ;
wire rx_state18_NE_0 ;
wire N_116 ;
wire N_24_mux ;
wire rx_bit_cnt_1_sqmuxa ;
wire N_111 ;
wire CO1 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
// @78:286
  SLE stop_strobe (
	.Q(stop_strobe_1z),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(stop_strobe_1_sqmuxa),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:501
  SLE receive_full_int (
	.Q(receive_full),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_UART_RX_OE_N),
	.EN(receive_full_int_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:261
  SLE \last_bit[0]  (
	.Q(last_bit_Z[0]),
	.ADn(GND),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(GND),
	.EN(rx_state_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:286
  SLE \rx_state[0]  (
	.Q(rx_state_Z[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_state_ns[0]),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:286
  SLE \rx_state[1]  (
	.Q(rx_state_Z[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(i9_mux_0),
	.EN(rx_statece_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:377
  SLE \rx_shift[0]  (
	.Q(rx_shift_Z[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_11[0]),
	.EN(un1_samples6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:377
  SLE \rx_shift[7]  (
	.Q(rx_shift_Z[7]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_86_i),
	.EN(un1_samples6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:377
  SLE \rx_shift[6]  (
	.Q(rx_shift_Z[6]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_11[6]),
	.EN(un1_samples6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:377
  SLE \rx_shift[5]  (
	.Q(rx_shift_Z[5]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_11[5]),
	.EN(un1_samples6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:377
  SLE \rx_shift[4]  (
	.Q(rx_shift_Z[4]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_11[4]),
	.EN(un1_samples6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:377
  SLE \rx_shift[3]  (
	.Q(rx_shift_Z[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_11[3]),
	.EN(un1_samples6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:377
  SLE \rx_shift[2]  (
	.Q(rx_shift_Z[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_11[2]),
	.EN(un1_samples6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:377
  SLE \rx_shift[1]  (
	.Q(rx_shift_Z[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_11[1]),
	.EN(un1_samples6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:124
  SLE \samples[2]  (
	.Q(samples_Z[2]),
	.ADn(GND),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RX_0_c),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:124
  SLE \samples[1]  (
	.Q(samples_Z[1]),
	.ADn(GND),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(samples_Z[2]),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:124
  SLE \samples[0]  (
	.Q(samples_Z[0]),
	.ADn(GND),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(samples_Z[1]),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:286
  SLE \rx_byte[7]  (
	.Q(COREUART_C0_0_DATA_OUT[7]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_Z[7]),
	.EN(rx_byte_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:286
  SLE \rx_byte[6]  (
	.Q(COREUART_C0_0_DATA_OUT[6]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_Z[6]),
	.EN(rx_byte_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:286
  SLE \rx_byte[5]  (
	.Q(COREUART_C0_0_DATA_OUT[5]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_Z[5]),
	.EN(rx_byte_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:286
  SLE \rx_byte[4]  (
	.Q(COREUART_C0_0_DATA_OUT[4]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_Z[4]),
	.EN(rx_byte_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:286
  SLE \rx_byte[3]  (
	.Q(COREUART_C0_0_DATA_OUT[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_Z[3]),
	.EN(rx_byte_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:286
  SLE \rx_byte[2]  (
	.Q(COREUART_C0_0_DATA_OUT[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_Z[2]),
	.EN(rx_byte_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:286
  SLE \rx_byte[1]  (
	.Q(COREUART_C0_0_DATA_OUT[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_Z[1]),
	.EN(rx_byte_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:286
  SLE \rx_byte[0]  (
	.Q(COREUART_C0_0_DATA_OUT[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_Z[0]),
	.EN(rx_byte_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:181
  SLE \receive_count[3]  (
	.Q(receive_count_Z[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_94_i),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:181
  SLE \receive_count[2]  (
	.Q(receive_count_Z[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_92_i),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:181
  SLE \receive_count[1]  (
	.Q(receive_count_Z[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_90_i),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:181
  SLE \receive_count[0]  (
	.Q(CO0),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_88_i),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:377
  SLE \rx_bit_cnt[3]  (
	.Q(rx_bit_cnt_Z[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_bit_cnt_4[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:377
  SLE \rx_bit_cnt[2]  (
	.Q(rx_bit_cnt_Z[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_bit_cnt_4[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:377
  SLE \rx_bit_cnt[1]  (
	.Q(rx_bit_cnt_Z[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_bit_cnt_4[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:377
  SLE \rx_bit_cnt[0]  (
	.Q(rx_bit_cnt_Z[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_bit_cnt_4[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:181
  CFG4 \receive_count_RNO[0]  (
	.A(N_121),
	.B(N_96),
	.C(CO0),
	.D(receive_count_Z[3]),
	.Y(N_88_i)
);
defparam \receive_count_RNO[0] .INIT=16'h0103;
// @78:298
  CFG4 un1_samples6_1_0 (
	.A(baud_clock),
	.B(receive_count_Z[3]),
	.C(rx_bit_cnt_0_sqmuxa_0_a4_Z),
	.D(N_98),
	.Y(un1_samples6_1_0_Z)
);
defparam un1_samples6_1_0.INIT=16'hF0F8;
// @78:285
  CFG3 rx_bit_cnt_0_sqmuxa_0_a4 (
	.A(rx_state_Z[0]),
	.B(rx_state_Z[1]),
	.C(baud_clock),
	.Y(rx_bit_cnt_0_sqmuxa_0_a4_Z)
);
defparam rx_bit_cnt_0_sqmuxa_0_a4.INIT=8'h10;
// @78:501
  CFG4 receive_full_int_1_sqmuxa_i (
	.A(receive_full_int_1_sqmuxa_i_1_Z),
	.B(UART_RX_Protocol_0_UART_RX_OE_N),
	.C(rx_bit_cnt_Z[3]),
	.D(rx_state_21_d),
	.Y(receive_full_int_1_sqmuxa_i_Z)
);
defparam receive_full_int_1_sqmuxa_i.INIT=16'hB333;
// @78:501
  CFG4 receive_full_int_1_sqmuxa_i_1 (
	.A(rx_bit_cnt_Z[2]),
	.B(rx_bit_cnt_Z[1]),
	.C(rx_bit_cnt_Z[0]),
	.D(baud_clock),
	.Y(receive_full_int_1_sqmuxa_i_1_Z)
);
defparam receive_full_int_1_sqmuxa_i_1.INIT=16'h0100;
// @78:286
  CFG4 \rx_state_ns_1_0_.m16_1  (
	.A(m16_1_1),
	.B(rx_state18),
	.C(rx_state_Z[0]),
	.D(rx_state_Z[1]),
	.Y(m16_1)
);
defparam \rx_state_ns_1_0_.m16_1 .INIT=16'hF03A;
// @78:286
  CFG4 \rx_state_ns_1_0_.m16_1_1  (
	.A(CO0),
	.B(receive_count_Z[3]),
	.C(receive_count_Z[2]),
	.D(receive_count_Z[1]),
	.Y(m16_1_1)
);
defparam \rx_state_ns_1_0_.m16_1_1 .INIT=16'h0004;
// @78:286
  CFG4 \rx_state_ns_1_0_.m16_2  (
	.A(i5_mux),
	.B(rx_state_Z[1]),
	.C(m16_1),
	.D(N_23_mux),
	.Y(rx_state_ns[0])
);
defparam \rx_state_ns_1_0_.m16_2 .INIT=16'hBCB0;
// @78:318
  CFG2 \rcv_sm.rx_state18_NE_0  (
	.A(rx_bit_cnt_Z[1]),
	.B(rx_bit_cnt_Z[3]),
	.Y(rx_state18_NE_0)
);
defparam \rcv_sm.rx_state18_NE_0 .INIT=4'hB;
// @78:286
  CFG2 \rx_statece[1]  (
	.A(baud_clock),
	.B(rx_state_Z[0]),
	.Y(rx_statece_Z[1])
);
defparam \rx_statece[1] .INIT=4'h8;
// @81:443
  CFG2 \rx_state_RNIJSB3[0]  (
	.A(rx_state_Z[1]),
	.B(rx_state_Z[0]),
	.Y(N_116)
);
defparam \rx_state_RNIJSB3[0] .INIT=4'h1;
// @78:286
  CFG2 rx_state_s1_0_a4 (
	.A(rx_state_Z[1]),
	.B(rx_state_Z[0]),
	.Y(rx_state_21_d)
);
defparam rx_state_s1_0_a4.INIT=4'h4;
// @78:192
  CFG3 \rcv_cnt.receive_count_3_i_a2_1_0[0]  (
	.A(receive_count_Z[1]),
	.B(receive_count_Z[3]),
	.C(receive_count_Z[2]),
	.Y(receive_count_3_i_a2_1[0])
);
defparam \rcv_cnt.receive_count_3_i_a2_1_0[0] .INIT=8'h20;
// @78:286
  CFG4 \rx_state_ns_1_0_.m10  (
	.A(CO0),
	.B(receive_count_Z[3]),
	.C(receive_count_Z[2]),
	.D(receive_count_Z[1]),
	.Y(N_24_mux)
);
defparam \rx_state_ns_1_0_.m10 .INIT=16'h1000;
// @78:386
  CFG2 \receive_shift.rx_shift_11[0]  (
	.A(N_116),
	.B(rx_shift_Z[1]),
	.Y(rx_shift_11[0])
);
defparam \receive_shift.rx_shift_11[0] .INIT=4'h4;
// @78:386
  CFG2 \receive_shift.rx_shift_11[1]  (
	.A(N_116),
	.B(rx_shift_Z[2]),
	.Y(rx_shift_11[1])
);
defparam \receive_shift.rx_shift_11[1] .INIT=4'h4;
// @78:386
  CFG2 \receive_shift.rx_shift_11[2]  (
	.A(N_116),
	.B(rx_shift_Z[3]),
	.Y(rx_shift_11[2])
);
defparam \receive_shift.rx_shift_11[2] .INIT=4'h4;
// @78:386
  CFG2 \receive_shift.rx_shift_11[3]  (
	.A(N_116),
	.B(rx_shift_Z[4]),
	.Y(rx_shift_11[3])
);
defparam \receive_shift.rx_shift_11[3] .INIT=4'h4;
// @78:386
  CFG2 \receive_shift.rx_shift_11[4]  (
	.A(N_116),
	.B(rx_shift_Z[5]),
	.Y(rx_shift_11[4])
);
defparam \receive_shift.rx_shift_11[4] .INIT=4'h4;
// @78:386
  CFG2 \receive_shift.rx_shift_11[5]  (
	.A(N_116),
	.B(rx_shift_Z[6]),
	.Y(rx_shift_11[5])
);
defparam \receive_shift.rx_shift_11[5] .INIT=4'h4;
// @78:386
  CFG2 \receive_shift.rx_shift_11[6]  (
	.A(N_116),
	.B(rx_shift_Z[7]),
	.Y(rx_shift_11[6])
);
defparam \receive_shift.rx_shift_11[6] .INIT=4'h4;
// @78:192
  CFG3 \rcv_cnt.receive_count_3_i_o2[2]  (
	.A(receive_count_Z[2]),
	.B(receive_count_Z[1]),
	.C(CO0),
	.Y(N_98)
);
defparam \rcv_cnt.receive_count_3_i_o2[2] .INIT=8'h7F;
// @78:303
  CFG4 rx_byte_1_sqmuxa (
	.A(rx_state_21_d),
	.B(rx_state18),
	.C(receive_full),
	.D(baud_clock),
	.Y(rx_byte_1_sqmuxa_Z)
);
defparam rx_byte_1_sqmuxa.INIT=16'h0800;
// @78:285
  CFG3 rx_bit_cnt_1_sqmuxa_0_a4 (
	.A(N_98),
	.B(receive_count_Z[3]),
	.C(baud_clock),
	.Y(rx_bit_cnt_1_sqmuxa)
);
defparam rx_bit_cnt_1_sqmuxa_0_a4.INIT=8'h40;
// @78:192
  CFG4 \rcv_cnt.receive_count_3_i_a2[3]  (
	.A(receive_count_Z[1]),
	.B(receive_count_Z[2]),
	.C(N_116),
	.D(CO0),
	.Y(N_121)
);
defparam \rcv_cnt.receive_count_3_i_a2[3] .INIT=16'h0010;
// @78:286
  CFG2 \rx_state_ns_1_0_.m8  (
	.A(N_98),
	.B(receive_count_Z[3]),
	.Y(N_23_mux)
);
defparam \rx_state_ns_1_0_.m8 .INIT=4'h4;
// @78:435
  CFG3 stop_strobe_1_sqmuxa_0_a4 (
	.A(rx_state_Z[0]),
	.B(rx_state_Z[1]),
	.C(N_23_mux),
	.Y(stop_strobe_1_sqmuxa)
);
defparam stop_strobe_1_sqmuxa_0_a4.INIT=8'h40;
// @78:306
  CFG2 rx_state_0_sqmuxa_0_a4 (
	.A(N_121),
	.B(receive_count_Z[3]),
	.Y(rx_state_0_sqmuxa)
);
defparam rx_state_0_sqmuxa_0_a4.INIT=4'h8;
// @78:192
  CFG4 \rcv_cnt.receive_count_3_i_a4[3]  (
	.A(samples_Z[2]),
	.B(samples_Z[0]),
	.C(N_116),
	.D(samples_Z[1]),
	.Y(N_111)
);
defparam \rcv_cnt.receive_count_3_i_a4[3] .INIT=16'hE080;
// @78:286
  CFG4 \rcv_sm.rx_state18_NE_i  (
	.A(rx_bit_cnt_Z[0]),
	.B(rx_state18_NE_0),
	.C(last_bit_Z[0]),
	.D(rx_bit_cnt_Z[2]),
	.Y(rx_state18)
);
defparam \rcv_sm.rx_state18_NE_i .INIT=16'h0021;
// @78:286
  CFG4 \rx_state_ns_1_0_.m14  (
	.A(samples_Z[2]),
	.B(samples_Z[0]),
	.C(N_24_mux),
	.D(samples_Z[1]),
	.Y(i5_mux)
);
defparam \rx_state_ns_1_0_.m14 .INIT=16'h0107;
// @78:192
  CFG4 \rcv_cnt.receive_count_3_i_o4[0]  (
	.A(rx_state_Z[1]),
	.B(rx_state_Z[0]),
	.C(N_111),
	.D(receive_count_3_i_a2_1[0]),
	.Y(N_96)
);
defparam \rcv_cnt.receive_count_3_i_o4[0] .INIT=16'hF8F0;
// @78:396
  CFG3 \un1_rx_bit_cnt_1.CO1  (
	.A(rx_bit_cnt_Z[0]),
	.B(rx_bit_cnt_1_sqmuxa),
	.C(rx_bit_cnt_Z[1]),
	.Y(CO1)
);
defparam \un1_rx_bit_cnt_1.CO1 .INIT=8'h80;
// @78:386
  CFG3 \receive_shift.rx_bit_cnt_4[0]  (
	.A(rx_bit_cnt_0_sqmuxa_0_a4_Z),
	.B(rx_bit_cnt_1_sqmuxa),
	.C(rx_bit_cnt_Z[0]),
	.Y(rx_bit_cnt_4[0])
);
defparam \receive_shift.rx_bit_cnt_4[0] .INIT=8'h14;
// @78:377
  CFG4 \rx_shift_RNO[7]  (
	.A(samples_Z[2]),
	.B(samples_Z[0]),
	.C(N_116),
	.D(samples_Z[1]),
	.Y(N_86_i)
);
defparam \rx_shift_RNO[7] .INIT=16'h0E08;
// @78:286
  CFG3 \rx_state_ns_1_0_.m18  (
	.A(i5_mux),
	.B(rx_state18),
	.C(rx_state_Z[1]),
	.Y(i9_mux_0)
);
defparam \rx_state_ns_1_0_.m18 .INIT=8'hAC;
// @78:386
  CFG4 \receive_shift.rx_bit_cnt_4[1]  (
	.A(rx_bit_cnt_0_sqmuxa_0_a4_Z),
	.B(rx_bit_cnt_1_sqmuxa),
	.C(rx_bit_cnt_Z[1]),
	.D(rx_bit_cnt_Z[0]),
	.Y(rx_bit_cnt_4[1])
);
defparam \receive_shift.rx_bit_cnt_4[1] .INIT=16'h1450;
// @78:181
  CFG4 \receive_count_RNO[3]  (
	.A(N_111),
	.B(N_121),
	.C(receive_count_Z[3]),
	.D(N_98),
	.Y(N_94_i)
);
defparam \receive_count_RNO[3] .INIT=16'h1001;
// @78:386
  CFG3 \receive_shift.rx_bit_cnt_4[2]  (
	.A(rx_bit_cnt_0_sqmuxa_0_a4_Z),
	.B(CO1),
	.C(rx_bit_cnt_Z[2]),
	.Y(rx_bit_cnt_4[2])
);
defparam \receive_shift.rx_bit_cnt_4[2] .INIT=8'h14;
// @78:181
  CFG4 \receive_count_RNO[2]  (
	.A(receive_count_Z[1]),
	.B(receive_count_Z[2]),
	.C(N_96),
	.D(CO0),
	.Y(N_92_i)
);
defparam \receive_count_RNO[2] .INIT=16'h060C;
// @78:181
  CFG3 \receive_count_RNO[1]  (
	.A(N_96),
	.B(receive_count_Z[1]),
	.C(CO0),
	.Y(N_90_i)
);
defparam \receive_count_RNO[1] .INIT=8'h14;
// @78:386
  CFG4 \receive_shift.rx_bit_cnt_4[3]  (
	.A(rx_bit_cnt_0_sqmuxa_0_a4_Z),
	.B(CO1),
	.C(rx_bit_cnt_Z[3]),
	.D(rx_bit_cnt_Z[2]),
	.Y(rx_bit_cnt_4[3])
);
defparam \receive_shift.rx_bit_cnt_4[3] .INIT=16'h1450;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_Top */

module COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top (
  COREUART_C0_0_DATA_OUT,
  UART_TX_Protocol_0_UART_TX_Data,
  UART_TX_Data_0_iv_i_0,
  Chain_0,
  UART_RX_Protocol_0_UART_RX_OE_N,
  RX_0_c,
  COREUART_C0_0_TXRDY,
  INV_0_Y,
  TX_0_c,
  INV_0_Y_i,
  Clock_Reset_0_UART_CLOCK,
  UART_RX_Ready
)
;
output [7:0] COREUART_C0_0_DATA_OUT ;
input [7:0] UART_TX_Protocol_0_UART_TX_Data ;
input UART_TX_Data_0_iv_i_0 ;
input Chain_0 ;
input UART_RX_Protocol_0_UART_RX_OE_N ;
input RX_0_c ;
output COREUART_C0_0_TXRDY ;
input INV_0_Y ;
output TX_0_c ;
input INV_0_Y_i ;
input Clock_Reset_0_UART_CLOCK ;
output UART_RX_Ready ;
wire UART_TX_Data_0_iv_i_0 ;
wire Chain_0 ;
wire UART_RX_Protocol_0_UART_RX_OE_N ;
wire RX_0_c ;
wire COREUART_C0_0_TXRDY ;
wire INV_0_Y ;
wire TX_0_c ;
wire INV_0_Y_i ;
wire Clock_Reset_0_UART_CLOCK ;
wire UART_RX_Ready ;
wire [7:0] tx_hold_reg_Z;
wire VCC ;
wire receive_full ;
wire RXRDY5 ;
wire GND ;
wire stop_strobe ;
wire xmit_pulse ;
wire xmit_clock ;
wire baud_clock ;
// @81:234
  SLE \genblk1.RXRDY  (
	.Q(UART_RX_Ready),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(receive_full),
	.EN(RXRDY5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @81:159
  SLE \tx_hold_reg[7]  (
	.Q(tx_hold_reg_Z[7]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_TX_Protocol_0_UART_TX_Data[7]),
	.EN(INV_0_Y_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @81:159
  SLE \tx_hold_reg[6]  (
	.Q(tx_hold_reg_Z[6]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_TX_Protocol_0_UART_TX_Data[6]),
	.EN(INV_0_Y_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @81:159
  SLE \tx_hold_reg[5]  (
	.Q(tx_hold_reg_Z[5]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_TX_Protocol_0_UART_TX_Data[5]),
	.EN(INV_0_Y_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @81:159
  SLE \tx_hold_reg[4]  (
	.Q(tx_hold_reg_Z[4]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_TX_Protocol_0_UART_TX_Data[4]),
	.EN(INV_0_Y_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @81:159
  SLE \tx_hold_reg[3]  (
	.Q(tx_hold_reg_Z[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_TX_Protocol_0_UART_TX_Data[3]),
	.EN(INV_0_Y_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @81:159
  SLE \tx_hold_reg[2]  (
	.Q(tx_hold_reg_Z[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_TX_Protocol_0_UART_TX_Data[2]),
	.EN(INV_0_Y_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @81:159
  SLE \tx_hold_reg[1]  (
	.Q(tx_hold_reg_Z[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_TX_Data_0_iv_i_0),
	.EN(INV_0_Y_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @81:159
  SLE \tx_hold_reg[0]  (
	.Q(tx_hold_reg_Z[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_TX_Protocol_0_UART_TX_Data[0]),
	.EN(INV_0_Y_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @81:242
  CFG2 \genblk1.RXRDY5  (
	.A(receive_full),
	.B(stop_strobe),
	.Y(RXRDY5)
);
defparam \genblk1.RXRDY5 .INIT=4'hD;
// @81:413
  COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_Top make_CLOCK_GEN (
	.Chain_0(Chain_0),
	.xmit_pulse_1z(xmit_pulse),
	.xmit_clock_1z(xmit_clock),
	.baud_clock(baud_clock),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK)
);
// @81:424
  COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Top make_TX (
	.tx_hold_reg(tx_hold_reg_Z[7:0]),
	.Chain_0(Chain_0),
	.xmit_clock(xmit_clock),
	.baud_clock(baud_clock),
	.xmit_pulse(xmit_pulse),
	.TX_0_c(TX_0_c),
	.INV_0_Y(INV_0_Y),
	.COREUART_C0_0_TXRDY(COREUART_C0_0_TXRDY),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK)
);
// @81:443
  COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_Top make_RX (
	.COREUART_C0_0_DATA_OUT(COREUART_C0_0_DATA_OUT[7:0]),
	.Chain_0(Chain_0),
	.RX_0_c(RX_0_c),
	.UART_RX_Protocol_0_UART_RX_OE_N(UART_RX_Protocol_0_UART_RX_OE_N),
	.receive_full(receive_full),
	.baud_clock(baud_clock),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.stop_strobe_1z(stop_strobe)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top */

module COREUART_C0 (
  Chain_0,
  UART_TX_Data_0_iv_i_0,
  UART_TX_Protocol_0_UART_TX_Data,
  COREUART_C0_0_DATA_OUT,
  UART_RX_Ready,
  Clock_Reset_0_UART_CLOCK,
  INV_0_Y_i,
  TX_0_c,
  INV_0_Y,
  COREUART_C0_0_TXRDY,
  RX_0_c,
  UART_RX_Protocol_0_UART_RX_OE_N
)
;
input Chain_0 ;
input UART_TX_Data_0_iv_i_0 ;
input [7:0] UART_TX_Protocol_0_UART_TX_Data ;
output [7:0] COREUART_C0_0_DATA_OUT ;
output UART_RX_Ready ;
input Clock_Reset_0_UART_CLOCK ;
input INV_0_Y_i ;
output TX_0_c ;
input INV_0_Y ;
output COREUART_C0_0_TXRDY ;
input RX_0_c ;
input UART_RX_Protocol_0_UART_RX_OE_N ;
wire Chain_0 ;
wire UART_TX_Data_0_iv_i_0 ;
wire UART_RX_Ready ;
wire Clock_Reset_0_UART_CLOCK ;
wire INV_0_Y_i ;
wire TX_0_c ;
wire INV_0_Y ;
wire COREUART_C0_0_TXRDY ;
wire RX_0_c ;
wire UART_RX_Protocol_0_UART_RX_OE_N ;
wire N_1304 ;
wire GND ;
wire VCC ;
// @82:136
  COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top COREUART_C0_0 (
	.COREUART_C0_0_DATA_OUT(COREUART_C0_0_DATA_OUT[7:0]),
	.UART_TX_Protocol_0_UART_TX_Data({UART_TX_Protocol_0_UART_TX_Data[7:2], N_1304, UART_TX_Protocol_0_UART_TX_Data[0]}),
	.UART_TX_Data_0_iv_i_0(UART_TX_Data_0_iv_i_0),
	.Chain_0(Chain_0),
	.UART_RX_Protocol_0_UART_RX_OE_N(UART_RX_Protocol_0_UART_RX_OE_N),
	.RX_0_c(RX_0_c),
	.COREUART_C0_0_TXRDY(COREUART_C0_0_TXRDY),
	.INV_0_Y(INV_0_Y),
	.TX_0_c(TX_0_c),
	.INV_0_Y_i(INV_0_Y_i),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.UART_RX_Ready(UART_RX_Ready)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREUART_C0 */

module UART_TX_Protocol_Top (
  UART_TX_Data_0_iv_i_0,
  UART_TX_Protocol_0_UART_TX_Data,
  COREFIFO_C0_0_Q,
  Chain_0,
  state_reg_arst_i_0,
  N_191_i,
  COREUART_C0_0_TXRDY,
  Diag_Valid_RX,
  Diag_Valid_TX,
  Clock_Reset_0_UART_CLOCK
)
;
output UART_TX_Data_0_iv_i_0 ;
output [7:0] UART_TX_Protocol_0_UART_TX_Data ;
input [31:0] COREFIFO_C0_0_Q ;
input Chain_0 ;
output state_reg_arst_i_0 ;
output N_191_i ;
input COREUART_C0_0_TXRDY ;
input Diag_Valid_RX ;
output Diag_Valid_TX ;
input Clock_Reset_0_UART_CLOCK ;
wire UART_TX_Data_0_iv_i_0 ;
wire Chain_0 ;
wire state_reg_arst_i_0 ;
wire N_191_i ;
wire COREUART_C0_0_TXRDY ;
wire Diag_Valid_RX ;
wire Diag_Valid_TX ;
wire Clock_Reset_0_UART_CLOCK ;
wire [12:12] state_reg_data;
wire [4:0] counter_Z;
wire [0:0] counter_i;
wire [10:0] state_reg_Z;
wire [11:0] state_reg_ns;
wire [7:0] Part_TX_Data_Z;
wire [31:0] Fifo_Read_Data_Buffer_Z;
wire [31:0] Fifo_Read_Data_Buffer_5_Z;
wire [0:0] state_reg_ns_0_a2_0_2_Z;
wire [0:0] state_reg_ns_0_a2_0_1_Z;
wire [0:0] state_reg_ns_0_a2_0_6_Z;
wire [0:0] state_reg_ns_0_a2_0_5_Z;
wire VCC ;
wire N_82_i ;
wire GND ;
wire N_77_i ;
wire N_74_i ;
wire countere ;
wire N_68_i ;
wire Last_Byte_Z ;
wire Last_Byte_0_sqmuxa_Z ;
wire N_104_i ;
wire counter_n4_Z ;
wire counter_n3_Z ;
wire counter_n2_Z ;
wire counter_n1_Z ;
wire un9_generate_byte_enablelto4_0 ;
wire N_90_i ;
wire N_102_i ;
wire N_103_i ;
wire N_94 ;
wire counter_c1_Z ;
wire N_101_i ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
  CFG1 \state_reg_RNIOJND[12]  (
	.A(state_reg_data[12]),
	.Y(state_reg_arst_i_0)
);
defparam \state_reg_RNIOJND[12] .INIT=2'h1;
  CFG1 \counter_RNO[0]  (
	.A(counter_Z[0]),
	.Y(counter_i[0])
);
defparam \counter_RNO[0] .INIT=2'h1;
// @108:58
  SLE \state_reg[0]  (
	.Q(state_reg_Z[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_82_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:58
  SLE \state_reg[1]  (
	.Q(state_reg_Z[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:58
  SLE \state_reg[2]  (
	.Q(state_reg_Z[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:58
  SLE \state_reg[3]  (
	.Q(state_reg_Z[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_77_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:58
  SLE \state_reg[4]  (
	.Q(state_reg_Z[4]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:58
  SLE \state_reg[5]  (
	.Q(state_reg_Z[5]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_74_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:58
  SLE \state_reg[6]  (
	.Q(state_reg_Z[6]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:58
  SLE \state_reg[7]  (
	.Q(state_reg_Z[7]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(countere),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:58
  SLE \state_reg[8]  (
	.Q(countere),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:58
  SLE \state_reg[9]  (
	.Q(state_reg_Z[9]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_68_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:58
  SLE \state_reg[10]  (
	.Q(state_reg_Z[10]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:58
  SLE \state_reg[11]  (
	.Q(Diag_Valid_TX),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:58
  SLE \state_reg[12]  (
	.Q(state_reg_data[12]),
	.ADn(GND),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE Last_Byte (
	.Q(Last_Byte_Z),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(VCC),
	.EN(Last_Byte_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Part_TX_Data[5]  (
	.Q(Part_TX_Data_Z[5]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_Z[29]),
	.EN(countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Part_TX_Data[4]  (
	.Q(Part_TX_Data_Z[4]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_Z[28]),
	.EN(countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Part_TX_Data[3]  (
	.Q(Part_TX_Data_Z[3]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_Z[27]),
	.EN(countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Part_TX_Data[2]  (
	.Q(Part_TX_Data_Z[2]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_Z[26]),
	.EN(countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Part_TX_Data[1]  (
	.Q(Part_TX_Data_Z[1]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_Z[25]),
	.EN(countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Part_TX_Data[0]  (
	.Q(Part_TX_Data_Z[0]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_Z[24]),
	.EN(countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[12]  (
	.Q(Fifo_Read_Data_Buffer_Z[12]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[12]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[11]  (
	.Q(Fifo_Read_Data_Buffer_Z[11]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[11]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[10]  (
	.Q(Fifo_Read_Data_Buffer_Z[10]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[10]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[9]  (
	.Q(Fifo_Read_Data_Buffer_Z[9]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[9]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[8]  (
	.Q(Fifo_Read_Data_Buffer_Z[8]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[8]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[7]  (
	.Q(Fifo_Read_Data_Buffer_Z[7]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[7]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[6]  (
	.Q(Fifo_Read_Data_Buffer_Z[6]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[6]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[5]  (
	.Q(Fifo_Read_Data_Buffer_Z[5]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[5]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[4]  (
	.Q(Fifo_Read_Data_Buffer_Z[4]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[4]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[3]  (
	.Q(Fifo_Read_Data_Buffer_Z[3]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[3]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[2]  (
	.Q(Fifo_Read_Data_Buffer_Z[2]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[2]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[1]  (
	.Q(Fifo_Read_Data_Buffer_Z[1]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[1]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[0]  (
	.Q(Fifo_Read_Data_Buffer_Z[0]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[0]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Part_TX_Data[7]  (
	.Q(Part_TX_Data_Z[7]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_Z[31]),
	.EN(countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Part_TX_Data[6]  (
	.Q(Part_TX_Data_Z[6]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_Z[30]),
	.EN(countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[27]  (
	.Q(Fifo_Read_Data_Buffer_Z[27]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[27]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[26]  (
	.Q(Fifo_Read_Data_Buffer_Z[26]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[26]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[25]  (
	.Q(Fifo_Read_Data_Buffer_Z[25]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[25]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[24]  (
	.Q(Fifo_Read_Data_Buffer_Z[24]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[24]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[23]  (
	.Q(Fifo_Read_Data_Buffer_Z[23]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[23]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[22]  (
	.Q(Fifo_Read_Data_Buffer_Z[22]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[22]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[21]  (
	.Q(Fifo_Read_Data_Buffer_Z[21]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[21]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[20]  (
	.Q(Fifo_Read_Data_Buffer_Z[20]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[20]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[19]  (
	.Q(Fifo_Read_Data_Buffer_Z[19]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[19]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[18]  (
	.Q(Fifo_Read_Data_Buffer_Z[18]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[18]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[17]  (
	.Q(Fifo_Read_Data_Buffer_Z[17]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[17]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[16]  (
	.Q(Fifo_Read_Data_Buffer_Z[16]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[16]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[15]  (
	.Q(Fifo_Read_Data_Buffer_Z[15]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[15]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[14]  (
	.Q(Fifo_Read_Data_Buffer_Z[14]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[14]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[13]  (
	.Q(Fifo_Read_Data_Buffer_Z[13]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[13]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[31]  (
	.Q(Fifo_Read_Data_Buffer_Z[31]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[31]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[30]  (
	.Q(Fifo_Read_Data_Buffer_Z[30]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[30]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[29]  (
	.Q(Fifo_Read_Data_Buffer_Z[29]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[29]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[28]  (
	.Q(Fifo_Read_Data_Buffer_Z[28]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[28]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \counter[0]  (
	.Q(counter_Z[0]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_i[0]),
	.EN(countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \counter[4]  (
	.Q(counter_Z[4]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_n4_Z),
	.EN(countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \counter[3]  (
	.Q(counter_Z[3]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_n3_Z),
	.EN(countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \counter[2]  (
	.Q(counter_Z[2]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_n2_Z),
	.EN(countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \counter[1]  (
	.Q(counter_Z[1]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_n1_Z),
	.EN(countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:58
  CFG2 \state_reg_ns_0_a2_0_2[0]  (
	.A(Diag_Valid_TX),
	.B(state_reg_Z[2]),
	.Y(state_reg_ns_0_a2_0_2_Z[0])
);
defparam \state_reg_ns_0_a2_0_2[0] .INIT=4'h1;
// @108:58
  CFG2 \state_reg_ns_0_a2_0_1[0]  (
	.A(state_reg_Z[1]),
	.B(state_reg_Z[7]),
	.Y(state_reg_ns_0_a2_0_1_Z[0])
);
defparam \state_reg_ns_0_a2_0_1[0] .INIT=4'h1;
// @89:2141
  CFG2 \op_ge.un9_generate_byte_enablelto4_0  (
	.A(counter_Z[2]),
	.B(counter_Z[4]),
	.Y(un9_generate_byte_enablelto4_0)
);
defparam \op_ge.un9_generate_byte_enablelto4_0 .INIT=4'h1;
// @108:141
  CFG2 un1_state_reg_1_i_a2_0_a2 (
	.A(state_reg_Z[1]),
	.B(state_reg_Z[0]),
	.Y(N_90_i)
);
defparam un1_state_reg_1_i_a2_0_a2.INIT=4'h1;
// @108:58
  CFG2 \state_reg_ns_a2_0_a2[1]  (
	.A(state_reg_data[12]),
	.B(Diag_Valid_RX),
	.Y(state_reg_ns[1])
);
defparam \state_reg_ns_a2_0_a2[1] .INIT=4'h2;
// @108:141
  CFG2 un1_state_reg_4_i_a2_0_a2 (
	.A(state_reg_Z[5]),
	.B(state_reg_Z[6]),
	.Y(N_102_i)
);
defparam un1_state_reg_4_i_a2_0_a2.INIT=4'h1;
// @108:141
  CFG2 un1_state_reg_3_i_a2_0_a2 (
	.A(state_reg_Z[3]),
	.B(state_reg_Z[4]),
	.Y(N_103_i)
);
defparam un1_state_reg_3_i_a2_0_a2.INIT=4'h1;
// @108:141
  CFG2 \UART_TX_Data_0_iv_0_a2_0[0]  (
	.A(N_102_i),
	.B(Part_TX_Data_Z[4]),
	.Y(N_94)
);
defparam \UART_TX_Data_0_iv_0_a2_0[0] .INIT=4'h1;
// @108:293
  CFG2 counter_c1 (
	.A(counter_Z[0]),
	.B(counter_Z[1]),
	.Y(counter_c1_Z)
);
defparam counter_c1.INIT=4'h8;
// @108:293
  CFG2 counter_n1 (
	.A(counter_Z[0]),
	.B(counter_Z[1]),
	.Y(counter_n1_Z)
);
defparam counter_n1.INIT=4'h6;
// @108:305
  CFG2 \Fifo_Read_Data_Buffer_5[7]  (
	.A(countere),
	.B(COREFIFO_C0_0_Q[7]),
	.Y(Fifo_Read_Data_Buffer_5_Z[7])
);
defparam \Fifo_Read_Data_Buffer_5[7] .INIT=4'h4;
// @108:305
  CFG2 \Fifo_Read_Data_Buffer_5[6]  (
	.A(countere),
	.B(COREFIFO_C0_0_Q[6]),
	.Y(Fifo_Read_Data_Buffer_5_Z[6])
);
defparam \Fifo_Read_Data_Buffer_5[6] .INIT=4'h4;
// @108:305
  CFG2 \Fifo_Read_Data_Buffer_5[5]  (
	.A(countere),
	.B(COREFIFO_C0_0_Q[5]),
	.Y(Fifo_Read_Data_Buffer_5_Z[5])
);
defparam \Fifo_Read_Data_Buffer_5[5] .INIT=4'h4;
// @108:305
  CFG2 \Fifo_Read_Data_Buffer_5[4]  (
	.A(countere),
	.B(COREFIFO_C0_0_Q[4]),
	.Y(Fifo_Read_Data_Buffer_5_Z[4])
);
defparam \Fifo_Read_Data_Buffer_5[4] .INIT=4'h4;
// @108:305
  CFG2 \Fifo_Read_Data_Buffer_5[3]  (
	.A(countere),
	.B(COREFIFO_C0_0_Q[3]),
	.Y(Fifo_Read_Data_Buffer_5_Z[3])
);
defparam \Fifo_Read_Data_Buffer_5[3] .INIT=4'h4;
// @108:305
  CFG2 \Fifo_Read_Data_Buffer_5[2]  (
	.A(countere),
	.B(COREFIFO_C0_0_Q[2]),
	.Y(Fifo_Read_Data_Buffer_5_Z[2])
);
defparam \Fifo_Read_Data_Buffer_5[2] .INIT=4'h4;
// @108:305
  CFG2 \Fifo_Read_Data_Buffer_5[1]  (
	.A(countere),
	.B(COREFIFO_C0_0_Q[1]),
	.Y(Fifo_Read_Data_Buffer_5_Z[1])
);
defparam \Fifo_Read_Data_Buffer_5[1] .INIT=4'h4;
// @108:305
  CFG2 \Fifo_Read_Data_Buffer_5[0]  (
	.A(countere),
	.B(COREFIFO_C0_0_Q[0]),
	.Y(Fifo_Read_Data_Buffer_5_Z[0])
);
defparam \Fifo_Read_Data_Buffer_5[0] .INIT=4'h4;
// @108:305
  CFG3 \Fifo_Read_Data_Buffer_5[31]  (
	.A(COREFIFO_C0_0_Q[31]),
	.B(countere),
	.C(Fifo_Read_Data_Buffer_Z[23]),
	.Y(Fifo_Read_Data_Buffer_5_Z[31])
);
defparam \Fifo_Read_Data_Buffer_5[31] .INIT=8'hE2;
// @108:305
  CFG3 \Fifo_Read_Data_Buffer_5[30]  (
	.A(COREFIFO_C0_0_Q[30]),
	.B(countere),
	.C(Fifo_Read_Data_Buffer_Z[22]),
	.Y(Fifo_Read_Data_Buffer_5_Z[30])
);
defparam \Fifo_Read_Data_Buffer_5[30] .INIT=8'hE2;
// @108:305
  CFG3 \Fifo_Read_Data_Buffer_5[29]  (
	.A(COREFIFO_C0_0_Q[29]),
	.B(countere),
	.C(Fifo_Read_Data_Buffer_Z[21]),
	.Y(Fifo_Read_Data_Buffer_5_Z[29])
);
defparam \Fifo_Read_Data_Buffer_5[29] .INIT=8'hE2;
// @108:305
  CFG3 \Fifo_Read_Data_Buffer_5[28]  (
	.A(COREFIFO_C0_0_Q[28]),
	.B(countere),
	.C(Fifo_Read_Data_Buffer_Z[20]),
	.Y(Fifo_Read_Data_Buffer_5_Z[28])
);
defparam \Fifo_Read_Data_Buffer_5[28] .INIT=8'hE2;
// @108:305
  CFG3 \Fifo_Read_Data_Buffer_5[27]  (
	.A(COREFIFO_C0_0_Q[27]),
	.B(countere),
	.C(Fifo_Read_Data_Buffer_Z[19]),
	.Y(Fifo_Read_Data_Buffer_5_Z[27])
);
defparam \Fifo_Read_Data_Buffer_5[27] .INIT=8'hE2;
// @108:305
  CFG3 \Fifo_Read_Data_Buffer_5[26]  (
	.A(COREFIFO_C0_0_Q[26]),
	.B(countere),
	.C(Fifo_Read_Data_Buffer_Z[18]),
	.Y(Fifo_Read_Data_Buffer_5_Z[26])
);
defparam \Fifo_Read_Data_Buffer_5[26] .INIT=8'hE2;
// @108:305
  CFG3 \Fifo_Read_Data_Buffer_5[25]  (
	.A(COREFIFO_C0_0_Q[25]),
	.B(countere),
	.C(Fifo_Read_Data_Buffer_Z[17]),
	.Y(Fifo_Read_Data_Buffer_5_Z[25])
);
defparam \Fifo_Read_Data_Buffer_5[25] .INIT=8'hE2;
// @108:305
  CFG3 \Fifo_Read_Data_Buffer_5[24]  (
	.A(COREFIFO_C0_0_Q[24]),
	.B(countere),
	.C(Fifo_Read_Data_Buffer_Z[16]),
	.Y(Fifo_Read_Data_Buffer_5_Z[24])
);
defparam \Fifo_Read_Data_Buffer_5[24] .INIT=8'hE2;
// @108:305
  CFG3 \Fifo_Read_Data_Buffer_5[23]  (
	.A(COREFIFO_C0_0_Q[23]),
	.B(countere),
	.C(Fifo_Read_Data_Buffer_Z[15]),
	.Y(Fifo_Read_Data_Buffer_5_Z[23])
);
defparam \Fifo_Read_Data_Buffer_5[23] .INIT=8'hE2;
// @108:305
  CFG3 \Fifo_Read_Data_Buffer_5[22]  (
	.A(COREFIFO_C0_0_Q[22]),
	.B(countere),
	.C(Fifo_Read_Data_Buffer_Z[14]),
	.Y(Fifo_Read_Data_Buffer_5_Z[22])
);
defparam \Fifo_Read_Data_Buffer_5[22] .INIT=8'hE2;
// @108:305
  CFG3 \Fifo_Read_Data_Buffer_5[21]  (
	.A(COREFIFO_C0_0_Q[21]),
	.B(countere),
	.C(Fifo_Read_Data_Buffer_Z[13]),
	.Y(Fifo_Read_Data_Buffer_5_Z[21])
);
defparam \Fifo_Read_Data_Buffer_5[21] .INIT=8'hE2;
// @108:305
  CFG3 \Fifo_Read_Data_Buffer_5[20]  (
	.A(COREFIFO_C0_0_Q[20]),
	.B(countere),
	.C(Fifo_Read_Data_Buffer_Z[12]),
	.Y(Fifo_Read_Data_Buffer_5_Z[20])
);
defparam \Fifo_Read_Data_Buffer_5[20] .INIT=8'hE2;
// @108:305
  CFG3 \Fifo_Read_Data_Buffer_5[19]  (
	.A(COREFIFO_C0_0_Q[19]),
	.B(countere),
	.C(Fifo_Read_Data_Buffer_Z[11]),
	.Y(Fifo_Read_Data_Buffer_5_Z[19])
);
defparam \Fifo_Read_Data_Buffer_5[19] .INIT=8'hE2;
// @108:305
  CFG3 \Fifo_Read_Data_Buffer_5[18]  (
	.A(COREFIFO_C0_0_Q[18]),
	.B(countere),
	.C(Fifo_Read_Data_Buffer_Z[10]),
	.Y(Fifo_Read_Data_Buffer_5_Z[18])
);
defparam \Fifo_Read_Data_Buffer_5[18] .INIT=8'hE2;
// @108:305
  CFG3 \Fifo_Read_Data_Buffer_5[17]  (
	.A(COREFIFO_C0_0_Q[17]),
	.B(countere),
	.C(Fifo_Read_Data_Buffer_Z[9]),
	.Y(Fifo_Read_Data_Buffer_5_Z[17])
);
defparam \Fifo_Read_Data_Buffer_5[17] .INIT=8'hE2;
// @108:305
  CFG3 \Fifo_Read_Data_Buffer_5[16]  (
	.A(COREFIFO_C0_0_Q[16]),
	.B(countere),
	.C(Fifo_Read_Data_Buffer_Z[8]),
	.Y(Fifo_Read_Data_Buffer_5_Z[16])
);
defparam \Fifo_Read_Data_Buffer_5[16] .INIT=8'hE2;
// @108:305
  CFG3 \Fifo_Read_Data_Buffer_5[15]  (
	.A(COREFIFO_C0_0_Q[15]),
	.B(countere),
	.C(Fifo_Read_Data_Buffer_Z[7]),
	.Y(Fifo_Read_Data_Buffer_5_Z[15])
);
defparam \Fifo_Read_Data_Buffer_5[15] .INIT=8'hE2;
// @108:305
  CFG3 \Fifo_Read_Data_Buffer_5[14]  (
	.A(COREFIFO_C0_0_Q[14]),
	.B(countere),
	.C(Fifo_Read_Data_Buffer_Z[6]),
	.Y(Fifo_Read_Data_Buffer_5_Z[14])
);
defparam \Fifo_Read_Data_Buffer_5[14] .INIT=8'hE2;
// @108:305
  CFG3 \Fifo_Read_Data_Buffer_5[13]  (
	.A(COREFIFO_C0_0_Q[13]),
	.B(countere),
	.C(Fifo_Read_Data_Buffer_Z[5]),
	.Y(Fifo_Read_Data_Buffer_5_Z[13])
);
defparam \Fifo_Read_Data_Buffer_5[13] .INIT=8'hE2;
// @108:305
  CFG3 \Fifo_Read_Data_Buffer_5[12]  (
	.A(COREFIFO_C0_0_Q[12]),
	.B(countere),
	.C(Fifo_Read_Data_Buffer_Z[4]),
	.Y(Fifo_Read_Data_Buffer_5_Z[12])
);
defparam \Fifo_Read_Data_Buffer_5[12] .INIT=8'hE2;
// @108:305
  CFG3 \Fifo_Read_Data_Buffer_5[11]  (
	.A(COREFIFO_C0_0_Q[11]),
	.B(countere),
	.C(Fifo_Read_Data_Buffer_Z[3]),
	.Y(Fifo_Read_Data_Buffer_5_Z[11])
);
defparam \Fifo_Read_Data_Buffer_5[11] .INIT=8'hE2;
// @108:305
  CFG3 \Fifo_Read_Data_Buffer_5[10]  (
	.A(COREFIFO_C0_0_Q[10]),
	.B(countere),
	.C(Fifo_Read_Data_Buffer_Z[2]),
	.Y(Fifo_Read_Data_Buffer_5_Z[10])
);
defparam \Fifo_Read_Data_Buffer_5[10] .INIT=8'hE2;
// @108:305
  CFG3 \Fifo_Read_Data_Buffer_5[9]  (
	.A(COREFIFO_C0_0_Q[9]),
	.B(countere),
	.C(Fifo_Read_Data_Buffer_Z[1]),
	.Y(Fifo_Read_Data_Buffer_5_Z[9])
);
defparam \Fifo_Read_Data_Buffer_5[9] .INIT=8'hE2;
// @108:305
  CFG3 \Fifo_Read_Data_Buffer_5[8]  (
	.A(COREFIFO_C0_0_Q[8]),
	.B(countere),
	.C(Fifo_Read_Data_Buffer_Z[0]),
	.Y(Fifo_Read_Data_Buffer_5_Z[8])
);
defparam \Fifo_Read_Data_Buffer_5[8] .INIT=8'hE2;
// @108:58
  CFG4 \state_reg_ns_0_a2_0_6[0]  (
	.A(state_reg_Z[10]),
	.B(countere),
	.C(N_103_i),
	.D(N_102_i),
	.Y(state_reg_ns_0_a2_0_6_Z[0])
);
defparam \state_reg_ns_0_a2_0_6[0] .INIT=16'h1000;
// @108:141
  CFG4 \UART_TX_Data_0_iv_0_o2[1]  (
	.A(Part_TX_Data_Z[5]),
	.B(Part_TX_Data_Z[1]),
	.C(N_103_i),
	.D(N_102_i),
	.Y(UART_TX_Protocol_0_UART_TX_Data[5])
);
defparam \UART_TX_Data_0_iv_0_o2[1] .INIT=16'h0CAE;
// @108:58
  CFG3 \state_reg_ns_0[2]  (
	.A(state_reg_Z[10]),
	.B(Diag_Valid_TX),
	.C(COREUART_C0_0_TXRDY),
	.Y(state_reg_ns[2])
);
defparam \state_reg_ns_0[2] .INIT=8'hCE;
// @108:58
  CFG3 \state_reg_ns_0[4]  (
	.A(state_reg_Z[2]),
	.B(Last_Byte_Z),
	.C(state_reg_Z[9]),
	.Y(state_reg_ns[4])
);
defparam \state_reg_ns_0[4] .INIT=8'hF2;
// @108:58
  CFG3 \state_reg_ns_0[6]  (
	.A(state_reg_Z[7]),
	.B(state_reg_Z[6]),
	.C(COREUART_C0_0_TXRDY),
	.Y(state_reg_ns[6])
);
defparam \state_reg_ns_0[6] .INIT=8'hAE;
// @108:58
  CFG3 \state_reg_ns_0[8]  (
	.A(state_reg_Z[5]),
	.B(state_reg_Z[4]),
	.C(COREUART_C0_0_TXRDY),
	.Y(state_reg_ns[8])
);
defparam \state_reg_ns_0[8] .INIT=8'hAE;
// @108:58
  CFG4 \state_reg_ns_0[11]  (
	.A(state_reg_Z[2]),
	.B(Last_Byte_Z),
	.C(COREUART_C0_0_TXRDY),
	.D(state_reg_Z[1]),
	.Y(state_reg_ns[11])
);
defparam \state_reg_ns_0[11] .INIT=16'h8F88;
// @108:141
  CFG4 \UART_TX_Data_0_iv_0[2]  (
	.A(Part_TX_Data_Z[6]),
	.B(Part_TX_Data_Z[2]),
	.C(N_103_i),
	.D(N_102_i),
	.Y(UART_TX_Protocol_0_UART_TX_Data[2])
);
defparam \UART_TX_Data_0_iv_0[2] .INIT=16'h0357;
// @108:141
  CFG4 \UART_TX_Data_0_iv_0[3]  (
	.A(Part_TX_Data_Z[7]),
	.B(Part_TX_Data_Z[3]),
	.C(N_103_i),
	.D(N_102_i),
	.Y(UART_TX_Protocol_0_UART_TX_Data[3])
);
defparam \UART_TX_Data_0_iv_0[3] .INIT=16'h0357;
// @108:141
  CFG4 \UART_TX_Data_0_iv_0[4]  (
	.A(Part_TX_Data_Z[4]),
	.B(Part_TX_Data_Z[0]),
	.C(N_103_i),
	.D(N_102_i),
	.Y(UART_TX_Protocol_0_UART_TX_Data[4])
);
defparam \UART_TX_Data_0_iv_0[4] .INIT=16'h0CAE;
// @108:141
  CFG4 \UART_TX_Data_0_iv_0[6]  (
	.A(Part_TX_Data_Z[6]),
	.B(Part_TX_Data_Z[2]),
	.C(N_103_i),
	.D(N_102_i),
	.Y(UART_TX_Protocol_0_UART_TX_Data[6])
);
defparam \UART_TX_Data_0_iv_0[6] .INIT=16'h0CAE;
// @108:141
  CFG4 \UART_TX_Data_0_iv_0[7]  (
	.A(Part_TX_Data_Z[7]),
	.B(Part_TX_Data_Z[3]),
	.C(N_103_i),
	.D(N_102_i),
	.Y(UART_TX_Protocol_0_UART_TX_Data[7])
);
defparam \UART_TX_Data_0_iv_0[7] .INIT=16'h0CAE;
// @108:293
  CFG2 counter_n2 (
	.A(counter_c1_Z),
	.B(counter_Z[2]),
	.Y(counter_n2_Z)
);
defparam counter_n2.INIT=4'h6;
// @108:58
  CFG2 \state_reg_RNO[0]  (
	.A(COREUART_C0_0_TXRDY),
	.B(state_reg_Z[1]),
	.Y(N_82_i)
);
defparam \state_reg_RNO[0] .INIT=4'h8;
// @108:58
  CFG2 \state_reg_RNO[3]  (
	.A(COREUART_C0_0_TXRDY),
	.B(state_reg_Z[4]),
	.Y(N_77_i)
);
defparam \state_reg_RNO[3] .INIT=4'h8;
// @108:58
  CFG2 \state_reg_RNO[5]  (
	.A(COREUART_C0_0_TXRDY),
	.B(state_reg_Z[6]),
	.Y(N_74_i)
);
defparam \state_reg_RNO[5] .INIT=4'h8;
// @108:58
  CFG2 \state_reg_RNO[9]  (
	.A(COREUART_C0_0_TXRDY),
	.B(state_reg_Z[10]),
	.Y(N_68_i)
);
defparam \state_reg_RNO[9] .INIT=4'h8;
// @108:293
  CFG2 \state_reg_RNI3GPP[10]  (
	.A(countere),
	.B(state_reg_Z[10]),
	.Y(N_104_i)
);
defparam \state_reg_RNI3GPP[10] .INIT=4'hE;
// @108:58
  CFG4 \state_reg_ns_0_a2_0_5[0]  (
	.A(Diag_Valid_RX),
	.B(state_reg_Z[9]),
	.C(state_reg_ns_0_a2_0_1_Z[0]),
	.D(state_reg_ns_0_a2_0_2_Z[0]),
	.Y(state_reg_ns_0_a2_0_5_Z[0])
);
defparam \state_reg_ns_0_a2_0_5[0] .INIT=16'h2000;
// @108:141
  CFG4 un1_state_reg_6_i_a2_0_a2 (
	.A(state_reg_ns_0_a2_0_2_Z[0]),
	.B(countere),
	.C(state_reg_Z[7]),
	.D(state_reg_data[12]),
	.Y(N_101_i)
);
defparam un1_state_reg_6_i_a2_0_a2.INIT=16'h0002;
// @108:141
  CFG4 \UART_TX_Data_0_iv_0[0]  (
	.A(Part_TX_Data_Z[0]),
	.B(N_90_i),
	.C(N_103_i),
	.D(N_94),
	.Y(UART_TX_Protocol_0_UART_TX_Data[0])
);
defparam \UART_TX_Data_0_iv_0[0] .INIT=16'hFF37;
// @108:293
  CFG3 counter_n3 (
	.A(counter_Z[2]),
	.B(counter_c1_Z),
	.C(counter_Z[3]),
	.Y(counter_n3_Z)
);
defparam counter_n3.INIT=8'h78;
// @83:171
  CFG4 \state_reg_RNI5A7G1[0]  (
	.A(state_reg_Z[9]),
	.B(state_reg_Z[5]),
	.C(state_reg_Z[3]),
	.D(state_reg_Z[0]),
	.Y(N_191_i)
);
defparam \state_reg_RNI5A7G1[0] .INIT=16'hFFFE;
// @108:293
  CFG4 counter_n4 (
	.A(counter_Z[2]),
	.B(counter_c1_Z),
	.C(counter_Z[4]),
	.D(counter_Z[3]),
	.Y(counter_n4_Z)
);
defparam counter_n4.INIT=16'h78F0;
// @89:2141
  CFG4 Last_Byte_0_sqmuxa (
	.A(countere),
	.B(counter_c1_Z),
	.C(counter_Z[3]),
	.D(un9_generate_byte_enablelto4_0),
	.Y(Last_Byte_0_sqmuxa_Z)
);
defparam Last_Byte_0_sqmuxa.INIT=16'hA8AA;
// @81:159
  CFG2 un1_state_reg_6_i_a2_0_a2_RNI44BD (
	.A(UART_TX_Protocol_0_UART_TX_Data[5]),
	.B(N_101_i),
	.Y(UART_TX_Data_0_iv_i_0)
);
defparam un1_state_reg_6_i_a2_0_a2_RNI44BD.INIT=4'h4;
// @108:58
  CFG4 \state_reg_ns_0[0]  (
	.A(state_reg_Z[0]),
	.B(state_reg_Z[1]),
	.C(state_reg_ns_0_a2_0_5_Z[0]),
	.D(state_reg_ns_0_a2_0_6_Z[0]),
	.Y(state_reg_ns[0])
);
defparam \state_reg_ns_0[0] .INIT=16'hF222;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UART_TX_Protocol_Top */

module UART_RX_Protocol_0 (
  COREUART_C0_0_DATA_OUT,
  UART_RX_Protocol_0_Fifo_Write_Data,
  state_reg_0,
  Chain_0,
  memwaddr_r_lcry_cy_Y,
  UART_RX_Protocol_0_UART_RX_OE_N,
  COREFIFO_C0_0_0_FULL,
  UART_RX_Ready,
  Clock_Reset_0_UART_CLOCK,
  N_206_i
)
;
input [7:0] COREUART_C0_0_DATA_OUT ;
output [39:0] UART_RX_Protocol_0_Fifo_Write_Data ;
output state_reg_0 ;
input Chain_0 ;
input memwaddr_r_lcry_cy_Y ;
output UART_RX_Protocol_0_UART_RX_OE_N ;
input COREFIFO_C0_0_0_FULL ;
input UART_RX_Ready ;
input Clock_Reset_0_UART_CLOCK ;
output N_206_i ;
wire state_reg_0 ;
wire Chain_0 ;
wire memwaddr_r_lcry_cy_Y ;
wire UART_RX_Protocol_0_UART_RX_OE_N ;
wire COREFIFO_C0_0_0_FULL ;
wire UART_RX_Ready ;
wire Clock_Reset_0_UART_CLOCK ;
wire N_206_i ;
wire [31:0] counter_Z;
wire [30:0] counter_s;
wire [31:31] counter_s_Z;
wire [13:2] state_reg_Z;
wire [12:3] state_reg_ns;
wire [13:13] state_reg_ns_Z;
wire [1:0] Detect_state_reg_Z;
wire [0:0] Detect_state_reg_ns;
wire [3:0] First_Nibble_Value_Z;
wire [3:0] Second_Nibble_Value_Z;
wire [3:0] Second_Nibble_Complementary_Z;
wire [3:0] First_Nibble_Complementary_Z;
wire [30:1] counter_cry_Z;
wire [30:1] counter_cry_Y_0;
wire [31:31] counter_s_FCO_0;
wire [31:31] counter_s_Y_0;
wire [1:1] state_reg_ns_i_0_Z;
wire VCC ;
wire GND ;
wire FaultCounter_Elapsed_Z ;
wire faultcounter_elapsed3 ;
wire Other_Detect_Z ;
wire N_5_i ;
wire STX_Detect_Z ;
wire ETX_Detect_0_sqmuxa ;
wire ETX_Detect_Z ;
wire ETX_Detect_1_sqmuxa ;
wire N_100_i ;
wire N_93_i ;
wire N_89_i ;
wire N_87_i ;
wire N_85_i ;
wire m12_0 ;
wire counter_s_318_FCO ;
wire counter_s_318_S ;
wire counter_s_318_Y ;
wire N_107 ;
wire N_104 ;
wire m11_0_1 ;
wire Diag_Valid_0_i_a2_0 ;
wire m11_0_a2_0_4 ;
wire N_208 ;
wire faultcounter_elapsed3lto15_0 ;
wire UART_RX_Protocol_0_UART_RX_OE_N_2 ;
wire N_103 ;
wire N_137 ;
wire faultcounter_elapsed3lto31_5 ;
wire faultcounter_elapsed3lto31_4 ;
wire Diag_Valid_0_i_a2_4_Z ;
wire faultcounter_elapsed3lto11_3 ;
wire ETX_Detect_2_sqmuxa_i_a2_4_Z ;
wire nibbles_fault3_3_Z ;
wire nibbles_fault3_2_Z ;
wire nibbles_fault3_1_Z ;
wire nibbles_fault3_0_Z ;
wire faultcounter_elapsed3lto5_3 ;
wire N_131 ;
wire Diag_Valid_0_i_a2_7_Z ;
wire faultcounter_elapsed3lto11_4 ;
wire faultcounter_elapsed3lt11 ;
wire N_19 ;
wire N_117 ;
wire N_132_tz ;
wire faultcounter_elapsed3lto31_7 ;
wire nibbles_fault3_Z ;
wire faultcounter_elapsed3lt15 ;
wire faultcounter_elapsed3lt18 ;
wire faultcounter_elapsed3lt22 ;
wire N_141 ;
wire N_140 ;
wire N_139 ;
wire N_138 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
  CFG1 \counter_RNO[0]  (
	.A(counter_Z[0]),
	.Y(counter_s[0])
);
defparam \counter_RNO[0] .INIT=2'h1;
// @107:503
  SLE \counter[31]  (
	.Q(counter_Z[31]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s_Z[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[30]  (
	.Q(counter_Z[30]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[29]  (
	.Q(counter_Z[29]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[28]  (
	.Q(counter_Z[28]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[27]  (
	.Q(counter_Z[27]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[26]  (
	.Q(counter_Z[26]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[25]  (
	.Q(counter_Z[25]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[24]  (
	.Q(counter_Z[24]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[23]  (
	.Q(counter_Z[23]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[22]  (
	.Q(counter_Z[22]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[21]  (
	.Q(counter_Z[21]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[20]  (
	.Q(counter_Z[20]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[19]  (
	.Q(counter_Z[19]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[18]  (
	.Q(counter_Z[18]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[17]  (
	.Q(counter_Z[17]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[16]  (
	.Q(counter_Z[16]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[15]  (
	.Q(counter_Z[15]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[14]  (
	.Q(counter_Z[14]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[13]  (
	.Q(counter_Z[13]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[12]  (
	.Q(counter_Z[12]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[11]  (
	.Q(counter_Z[11]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[10]  (
	.Q(counter_Z[10]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[9]  (
	.Q(counter_Z[9]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[8]  (
	.Q(counter_Z[8]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[7]  (
	.Q(counter_Z[7]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[6]  (
	.Q(counter_Z[6]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[5]  (
	.Q(counter_Z[5]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[4]  (
	.Q(counter_Z[4]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[3]  (
	.Q(counter_Z[3]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[2]  (
	.Q(counter_Z[2]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[1]  (
	.Q(counter_Z[1]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[0]  (
	.Q(counter_Z[0]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE FaultCounter_Elapsed (
	.Q(FaultCounter_Elapsed_Z),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(faultcounter_elapsed3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:422
  SLE Other_Detect (
	.Q(Other_Detect_Z),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_5_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:422
  SLE STX_Detect (
	.Q(STX_Detect_Z),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(ETX_Detect_0_sqmuxa),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:422
  SLE ETX_Detect (
	.Q(ETX_Detect_Z),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(ETX_Detect_1_sqmuxa),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:86
  SLE \state_reg[2]  (
	.Q(state_reg_Z[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_100_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:86
  SLE \state_reg[3]  (
	.Q(state_reg_Z[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:86
  SLE \state_reg[4]  (
	.Q(state_reg_Z[4]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:86
  SLE \state_reg[5]  (
	.Q(state_reg_Z[5]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:86
  SLE \state_reg[6]  (
	.Q(state_reg_Z[6]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:86
  SLE \state_reg[7]  (
	.Q(state_reg_Z[7]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:86
  SLE \state_reg[8]  (
	.Q(state_reg_Z[8]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_93_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:86
  SLE \state_reg[9]  (
	.Q(state_reg_Z[9]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:86
  SLE \state_reg[10]  (
	.Q(state_reg_Z[10]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:86
  SLE \state_reg[11]  (
	.Q(state_reg_Z[11]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_89_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:86
  SLE \state_reg[12]  (
	.Q(state_reg_Z[12]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_87_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:86
  SLE \state_reg[13]  (
	.Q(state_reg_Z[13]),
	.ADn(GND),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_85_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:86
  SLE \state_reg[0]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[39]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns_Z[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:86
  SLE \state_reg[1]  (
	.Q(state_reg_0),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:422
  SLE \Detect_state_reg[1]  (
	.Q(Detect_state_reg_Z[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(m12_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:422
  SLE \Detect_state_reg[0]  (
	.Q(Detect_state_reg_Z[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Detect_state_reg_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[8]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[8]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[0]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[7]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[7]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(First_Nibble_Value_Z[3]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[6]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[6]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(First_Nibble_Value_Z[2]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[5]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[5]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(First_Nibble_Value_Z[1]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[4]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[4]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(First_Nibble_Value_Z[0]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[3]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Second_Nibble_Value_Z[3]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[2]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Second_Nibble_Value_Z[2]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[1]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Second_Nibble_Value_Z[1]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[0]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Second_Nibble_Value_Z[0]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[23]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[23]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[15]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[22]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[22]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[14]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[21]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[21]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[13]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[20]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[20]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[12]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[19]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[19]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[11]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[18]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[18]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[10]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[17]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[17]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[9]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[16]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[16]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[8]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[15]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[15]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[7]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[14]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[14]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[6]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[13]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[13]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[5]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[12]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[12]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[4]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[11]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[11]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[3]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[10]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[10]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[2]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[9]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[9]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[1]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:369
  SLE \Second_Nibble_Complementary[2]  (
	.Q(Second_Nibble_Complementary_Z[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[2]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:369
  SLE \Second_Nibble_Complementary[1]  (
	.Q(Second_Nibble_Complementary_Z[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[1]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:369
  SLE \Second_Nibble_Complementary[0]  (
	.Q(Second_Nibble_Complementary_Z[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[0]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:369
  SLE \Second_Nibble_Value[3]  (
	.Q(Second_Nibble_Value_Z[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[7]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:369
  SLE \Second_Nibble_Value[2]  (
	.Q(Second_Nibble_Value_Z[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[6]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:369
  SLE \Second_Nibble_Value[1]  (
	.Q(Second_Nibble_Value_Z[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[5]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:369
  SLE \Second_Nibble_Value[0]  (
	.Q(Second_Nibble_Value_Z[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[4]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[31]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[31]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[23]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[30]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[30]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[22]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[29]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[29]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[21]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[28]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[28]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[20]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[27]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[27]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[19]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[26]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[26]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[18]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[25]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[25]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[17]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[24]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[24]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[16]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:369
  SLE \First_Nibble_Complementary[3]  (
	.Q(First_Nibble_Complementary_Z[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[3]),
	.EN(state_reg_Z[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:369
  SLE \First_Nibble_Complementary[2]  (
	.Q(First_Nibble_Complementary_Z[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[2]),
	.EN(state_reg_Z[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:369
  SLE \First_Nibble_Complementary[1]  (
	.Q(First_Nibble_Complementary_Z[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[1]),
	.EN(state_reg_Z[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:369
  SLE \First_Nibble_Complementary[0]  (
	.Q(First_Nibble_Complementary_Z[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[0]),
	.EN(state_reg_Z[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:369
  SLE \First_Nibble_Value[3]  (
	.Q(First_Nibble_Value_Z[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[7]),
	.EN(state_reg_Z[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:369
  SLE \First_Nibble_Value[2]  (
	.Q(First_Nibble_Value_Z[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[6]),
	.EN(state_reg_Z[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:369
  SLE \First_Nibble_Value[1]  (
	.Q(First_Nibble_Value_Z[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[5]),
	.EN(state_reg_Z[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:369
  SLE \First_Nibble_Value[0]  (
	.Q(First_Nibble_Value_Z[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[4]),
	.EN(state_reg_Z[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:369
  SLE \Second_Nibble_Complementary[3]  (
	.Q(Second_Nibble_Complementary_Z[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[3]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  ARI1 counter_s_318 (
	.FCO(counter_s_318_FCO),
	.S(counter_s_318_S),
	.Y(counter_s_318_Y),
	.B(counter_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam counter_s_318.INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[1]  (
	.FCO(counter_cry_Z[1]),
	.S(counter_s[1]),
	.Y(counter_cry_Y_0[1]),
	.B(counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_s_318_FCO)
);
defparam \counter_cry[1] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[2]  (
	.FCO(counter_cry_Z[2]),
	.S(counter_s[2]),
	.Y(counter_cry_Y_0[2]),
	.B(counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[1])
);
defparam \counter_cry[2] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[3]  (
	.FCO(counter_cry_Z[3]),
	.S(counter_s[3]),
	.Y(counter_cry_Y_0[3]),
	.B(counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[2])
);
defparam \counter_cry[3] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[4]  (
	.FCO(counter_cry_Z[4]),
	.S(counter_s[4]),
	.Y(counter_cry_Y_0[4]),
	.B(counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[3])
);
defparam \counter_cry[4] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[5]  (
	.FCO(counter_cry_Z[5]),
	.S(counter_s[5]),
	.Y(counter_cry_Y_0[5]),
	.B(counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[4])
);
defparam \counter_cry[5] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[6]  (
	.FCO(counter_cry_Z[6]),
	.S(counter_s[6]),
	.Y(counter_cry_Y_0[6]),
	.B(counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[5])
);
defparam \counter_cry[6] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[7]  (
	.FCO(counter_cry_Z[7]),
	.S(counter_s[7]),
	.Y(counter_cry_Y_0[7]),
	.B(counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[6])
);
defparam \counter_cry[7] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[8]  (
	.FCO(counter_cry_Z[8]),
	.S(counter_s[8]),
	.Y(counter_cry_Y_0[8]),
	.B(counter_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[7])
);
defparam \counter_cry[8] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[9]  (
	.FCO(counter_cry_Z[9]),
	.S(counter_s[9]),
	.Y(counter_cry_Y_0[9]),
	.B(counter_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[8])
);
defparam \counter_cry[9] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[10]  (
	.FCO(counter_cry_Z[10]),
	.S(counter_s[10]),
	.Y(counter_cry_Y_0[10]),
	.B(counter_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[9])
);
defparam \counter_cry[10] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[11]  (
	.FCO(counter_cry_Z[11]),
	.S(counter_s[11]),
	.Y(counter_cry_Y_0[11]),
	.B(counter_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[10])
);
defparam \counter_cry[11] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[12]  (
	.FCO(counter_cry_Z[12]),
	.S(counter_s[12]),
	.Y(counter_cry_Y_0[12]),
	.B(counter_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[11])
);
defparam \counter_cry[12] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[13]  (
	.FCO(counter_cry_Z[13]),
	.S(counter_s[13]),
	.Y(counter_cry_Y_0[13]),
	.B(counter_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[12])
);
defparam \counter_cry[13] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[14]  (
	.FCO(counter_cry_Z[14]),
	.S(counter_s[14]),
	.Y(counter_cry_Y_0[14]),
	.B(counter_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[13])
);
defparam \counter_cry[14] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[15]  (
	.FCO(counter_cry_Z[15]),
	.S(counter_s[15]),
	.Y(counter_cry_Y_0[15]),
	.B(counter_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[14])
);
defparam \counter_cry[15] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[16]  (
	.FCO(counter_cry_Z[16]),
	.S(counter_s[16]),
	.Y(counter_cry_Y_0[16]),
	.B(counter_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[15])
);
defparam \counter_cry[16] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[17]  (
	.FCO(counter_cry_Z[17]),
	.S(counter_s[17]),
	.Y(counter_cry_Y_0[17]),
	.B(counter_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[16])
);
defparam \counter_cry[17] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[18]  (
	.FCO(counter_cry_Z[18]),
	.S(counter_s[18]),
	.Y(counter_cry_Y_0[18]),
	.B(counter_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[17])
);
defparam \counter_cry[18] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[19]  (
	.FCO(counter_cry_Z[19]),
	.S(counter_s[19]),
	.Y(counter_cry_Y_0[19]),
	.B(counter_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[18])
);
defparam \counter_cry[19] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[20]  (
	.FCO(counter_cry_Z[20]),
	.S(counter_s[20]),
	.Y(counter_cry_Y_0[20]),
	.B(counter_Z[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[19])
);
defparam \counter_cry[20] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[21]  (
	.FCO(counter_cry_Z[21]),
	.S(counter_s[21]),
	.Y(counter_cry_Y_0[21]),
	.B(counter_Z[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[20])
);
defparam \counter_cry[21] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[22]  (
	.FCO(counter_cry_Z[22]),
	.S(counter_s[22]),
	.Y(counter_cry_Y_0[22]),
	.B(counter_Z[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[21])
);
defparam \counter_cry[22] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[23]  (
	.FCO(counter_cry_Z[23]),
	.S(counter_s[23]),
	.Y(counter_cry_Y_0[23]),
	.B(counter_Z[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[22])
);
defparam \counter_cry[23] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[24]  (
	.FCO(counter_cry_Z[24]),
	.S(counter_s[24]),
	.Y(counter_cry_Y_0[24]),
	.B(counter_Z[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[23])
);
defparam \counter_cry[24] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[25]  (
	.FCO(counter_cry_Z[25]),
	.S(counter_s[25]),
	.Y(counter_cry_Y_0[25]),
	.B(counter_Z[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[24])
);
defparam \counter_cry[25] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[26]  (
	.FCO(counter_cry_Z[26]),
	.S(counter_s[26]),
	.Y(counter_cry_Y_0[26]),
	.B(counter_Z[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[25])
);
defparam \counter_cry[26] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[27]  (
	.FCO(counter_cry_Z[27]),
	.S(counter_s[27]),
	.Y(counter_cry_Y_0[27]),
	.B(counter_Z[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[26])
);
defparam \counter_cry[27] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[28]  (
	.FCO(counter_cry_Z[28]),
	.S(counter_s[28]),
	.Y(counter_cry_Y_0[28]),
	.B(counter_Z[28]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[27])
);
defparam \counter_cry[28] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[29]  (
	.FCO(counter_cry_Z[29]),
	.S(counter_s[29]),
	.Y(counter_cry_Y_0[29]),
	.B(counter_Z[29]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[28])
);
defparam \counter_cry[29] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_s[31]  (
	.FCO(counter_s_FCO_0[31]),
	.S(counter_s_Z[31]),
	.Y(counter_s_Y_0[31]),
	.B(counter_Z[31]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[30])
);
defparam \counter_s[31] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[30]  (
	.FCO(counter_cry_Z[30]),
	.S(counter_s[30]),
	.Y(counter_cry_Y_0[30]),
	.B(counter_Z[30]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[29])
);
defparam \counter_cry[30] .INIT=20'h4AA00;
// @107:86
  CFG4 \state_reg_ns_i_o2[2]  (
	.A(Other_Detect_Z),
	.B(ETX_Detect_Z),
	.C(state_reg_Z[11]),
	.D(STX_Detect_Z),
	.Y(N_107)
);
defparam \state_reg_ns_i_o2[2] .INIT=16'hFFEF;
// @107:86
  CFG3 \state_reg_ns_i_o2[1]  (
	.A(Other_Detect_Z),
	.B(STX_Detect_Z),
	.C(ETX_Detect_Z),
	.Y(N_104)
);
defparam \state_reg_ns_i_o2[1] .INIT=8'hFE;
// @107:422
  CFG4 \Detect_state_reg_ns_1_0_.m11_0  (
	.A(Detect_state_reg_Z[1]),
	.B(UART_RX_Ready),
	.C(m11_0_1),
	.D(Detect_state_reg_Z[0]),
	.Y(Detect_state_reg_ns[0])
);
defparam \Detect_state_reg_ns_1_0_.m11_0 .INIT=16'h00E4;
// @107:422
  CFG4 \Detect_state_reg_ns_1_0_.m11_0_1  (
	.A(Diag_Valid_0_i_a2_0),
	.B(state_reg_Z[4]),
	.C(m11_0_a2_0_4),
	.D(N_208),
	.Y(m11_0_1)
);
defparam \Detect_state_reg_ns_1_0_.m11_0_1 .INIT=16'h2000;
// @89:2101
  CFG2 \op_gt.faultcounter_elapsed3lto15_0  (
	.A(counter_Z[14]),
	.B(counter_Z[15]),
	.Y(faultcounter_elapsed3lto15_0)
);
defparam \op_gt.faultcounter_elapsed3lto15_0 .INIT=4'h8;
// @107:422
  CFG2 \Detect_state_reg_ns_1_0_.m11_0_a2_0_0_0  (
	.A(state_reg_Z[7]),
	.B(state_reg_Z[10]),
	.Y(Diag_Valid_0_i_a2_0)
);
defparam \Detect_state_reg_ns_1_0_.m11_0_a2_0_0_0 .INIT=4'h1;
// @107:422
  CFG2 \Detect_state_reg_ns_1_0_.m11_0_a2_0_3  (
	.A(state_reg_Z[8]),
	.B(state_reg_Z[11]),
	.Y(N_208)
);
defparam \Detect_state_reg_ns_1_0_.m11_0_a2_0_3 .INIT=4'h1;
// @107:181
  CFG2 Diag_Valid_0_i_a2_5 (
	.A(state_reg_Z[6]),
	.B(state_reg_Z[9]),
	.Y(UART_RX_Protocol_0_UART_RX_OE_N_2)
);
defparam Diag_Valid_0_i_a2_5.INIT=4'h1;
// @107:86
  CFG2 \state_reg_ns_i_o2[0]  (
	.A(ETX_Detect_Z),
	.B(Other_Detect_Z),
	.Y(N_103)
);
defparam \state_reg_ns_i_o2[0] .INIT=4'hE;
// @107:86
  CFG2 \state_reg_ns_a2[3]  (
	.A(FaultCounter_Elapsed_Z),
	.B(STX_Detect_Z),
	.Y(N_137)
);
defparam \state_reg_ns_a2[3] .INIT=4'h1;
// @107:86
  CFG2 \state_reg_ns_a4[8]  (
	.A(FaultCounter_Elapsed_Z),
	.B(state_reg_Z[6]),
	.Y(state_reg_ns[8])
);
defparam \state_reg_ns_a4[8] .INIT=4'h4;
// @107:86
  CFG2 \state_reg_ns_a4[7]  (
	.A(FaultCounter_Elapsed_Z),
	.B(state_reg_Z[7]),
	.Y(state_reg_ns[7])
);
defparam \state_reg_ns_a4[7] .INIT=4'h4;
// @107:86
  CFG2 \state_reg_ns_a4[4]  (
	.A(FaultCounter_Elapsed_Z),
	.B(state_reg_Z[10]),
	.Y(state_reg_ns[4])
);
defparam \state_reg_ns_a4[4] .INIT=4'h4;
// @89:2101
  CFG4 \op_gt.faultcounter_elapsed3lto31_5  (
	.A(counter_Z[28]),
	.B(counter_Z[27]),
	.C(counter_Z[26]),
	.D(counter_Z[25]),
	.Y(faultcounter_elapsed3lto31_5)
);
defparam \op_gt.faultcounter_elapsed3lto31_5 .INIT=16'hFFFE;
// @89:2101
  CFG3 \op_gt.faultcounter_elapsed3lto31_4  (
	.A(counter_Z[31]),
	.B(counter_Z[24]),
	.C(counter_Z[23]),
	.Y(faultcounter_elapsed3lto31_4)
);
defparam \op_gt.faultcounter_elapsed3lto31_4 .INIT=8'hFE;
// @107:422
  CFG4 \Detect_state_reg_ns_1_0_.m11_0_a2_0_4  (
	.A(state_reg_Z[5]),
	.B(state_reg_Z[2]),
	.C(state_reg_0),
	.D(state_reg_Z[13]),
	.Y(m11_0_a2_0_4)
);
defparam \Detect_state_reg_ns_1_0_.m11_0_a2_0_4 .INIT=16'h0001;
// @107:181
  CFG3 Diag_Valid_0_i_a2_4 (
	.A(state_reg_Z[4]),
	.B(state_reg_Z[12]),
	.C(state_reg_Z[2]),
	.Y(Diag_Valid_0_i_a2_4_Z)
);
defparam Diag_Valid_0_i_a2_4.INIT=8'h01;
// @89:2101
  CFG4 \op_gt.faultcounter_elapsed3lto11_3  (
	.A(counter_Z[11]),
	.B(counter_Z[8]),
	.C(counter_Z[7]),
	.D(counter_Z[6]),
	.Y(faultcounter_elapsed3lto11_3)
);
defparam \op_gt.faultcounter_elapsed3lto11_3 .INIT=16'h8000;
// @107:452
  CFG4 ETX_Detect_2_sqmuxa_i_a2_4 (
	.A(COREUART_C0_0_DATA_OUT[6]),
	.B(COREUART_C0_0_DATA_OUT[5]),
	.C(COREUART_C0_0_DATA_OUT[4]),
	.D(COREUART_C0_0_DATA_OUT[3]),
	.Y(ETX_Detect_2_sqmuxa_i_a2_4_Z)
);
defparam ETX_Detect_2_sqmuxa_i_a2_4.INIT=16'h0001;
// @107:400
  CFG4 nibbles_fault3_3 (
	.A(Second_Nibble_Complementary_Z[3]),
	.B(Second_Nibble_Complementary_Z[2]),
	.C(Second_Nibble_Value_Z[3]),
	.D(Second_Nibble_Value_Z[2]),
	.Y(nibbles_fault3_3_Z)
);
defparam nibbles_fault3_3.INIT=16'h1248;
// @107:400
  CFG4 nibbles_fault3_2 (
	.A(Second_Nibble_Complementary_Z[1]),
	.B(Second_Nibble_Complementary_Z[0]),
	.C(Second_Nibble_Value_Z[1]),
	.D(Second_Nibble_Value_Z[0]),
	.Y(nibbles_fault3_2_Z)
);
defparam nibbles_fault3_2.INIT=16'h1248;
// @107:400
  CFG4 nibbles_fault3_1 (
	.A(First_Nibble_Complementary_Z[3]),
	.B(First_Nibble_Complementary_Z[2]),
	.C(First_Nibble_Value_Z[3]),
	.D(First_Nibble_Value_Z[2]),
	.Y(nibbles_fault3_1_Z)
);
defparam nibbles_fault3_1.INIT=16'h1248;
// @107:400
  CFG4 nibbles_fault3_0 (
	.A(First_Nibble_Complementary_Z[1]),
	.B(First_Nibble_Complementary_Z[0]),
	.C(First_Nibble_Value_Z[1]),
	.D(First_Nibble_Value_Z[0]),
	.Y(nibbles_fault3_0_Z)
);
defparam nibbles_fault3_0.INIT=16'h1248;
// @89:2101
  CFG4 \op_gt.faultcounter_elapsed3lto5_3  (
	.A(counter_Z[5]),
	.B(counter_Z[4]),
	.C(counter_Z[1]),
	.D(counter_Z[0]),
	.Y(faultcounter_elapsed3lto5_3)
);
defparam \op_gt.faultcounter_elapsed3lto5_3 .INIT=16'hFFFE;
// @107:86
  CFG4 \state_reg_ns_a4_0[13]  (
	.A(state_reg_Z[8]),
	.B(STX_Detect_Z),
	.C(Other_Detect_Z),
	.D(ETX_Detect_Z),
	.Y(N_131)
);
defparam \state_reg_ns_a4_0[13] .INIT=16'h0200;
// @107:86
  CFG3 \state_reg_ns_a4[12]  (
	.A(FaultCounter_Elapsed_Z),
	.B(state_reg_Z[2]),
	.C(COREFIFO_C0_0_0_FULL),
	.Y(state_reg_ns[12])
);
defparam \state_reg_ns_a4[12] .INIT=8'h04;
// @107:422
  CFG2 \Detect_state_reg_ns_1_0_.m12_0  (
	.A(Detect_state_reg_Z[0]),
	.B(Detect_state_reg_Z[1]),
	.Y(m12_0)
);
defparam \Detect_state_reg_ns_1_0_.m12_0 .INIT=4'h6;
// @107:181
  CFG4 Diag_Valid_0_i_a2_7 (
	.A(UART_RX_Protocol_0_UART_RX_OE_N_2),
	.B(state_reg_Z[3]),
	.C(state_reg_0),
	.D(N_208),
	.Y(Diag_Valid_0_i_a2_7_Z)
);
defparam Diag_Valid_0_i_a2_7.INIT=16'h0200;
// @89:2101
  CFG3 \op_gt.faultcounter_elapsed3lto11_4  (
	.A(counter_Z[9]),
	.B(faultcounter_elapsed3lto11_3),
	.C(counter_Z[10]),
	.Y(faultcounter_elapsed3lto11_4)
);
defparam \op_gt.faultcounter_elapsed3lto11_4 .INIT=8'h80;
// @89:2101
  CFG3 \op_gt.faultcounter_elapsed3lto5  (
	.A(counter_Z[2]),
	.B(faultcounter_elapsed3lto5_3),
	.C(counter_Z[3]),
	.Y(faultcounter_elapsed3lt11)
);
defparam \op_gt.faultcounter_elapsed3lto5 .INIT=8'hFE;
// @107:452
  CFG4 ETX_Detect_2_sqmuxa_i_a2 (
	.A(COREUART_C0_0_DATA_OUT[1]),
	.B(ETX_Detect_2_sqmuxa_i_a2_4_Z),
	.C(COREUART_C0_0_DATA_OUT[7]),
	.D(COREUART_C0_0_DATA_OUT[2]),
	.Y(N_19)
);
defparam ETX_Detect_2_sqmuxa_i_a2.INIT=16'h0008;
// @107:86
  CFG4 \state_reg_ns_i_a4[1]  (
	.A(state_reg_Z[13]),
	.B(STX_Detect_Z),
	.C(Other_Detect_Z),
	.D(ETX_Detect_Z),
	.Y(N_117)
);
defparam \state_reg_ns_i_a4[1] .INIT=16'h0115;
// @107:86
  CFG4 \state_reg_ns_a4[10]  (
	.A(Other_Detect_Z),
	.B(state_reg_Z[11]),
	.C(N_137),
	.D(ETX_Detect_Z),
	.Y(state_reg_ns[10])
);
defparam \state_reg_ns_a4[10] .INIT=16'h4000;
// @107:86
  CFG4 \state_reg_ns_a4[3]  (
	.A(Other_Detect_Z),
	.B(state_reg_Z[11]),
	.C(N_137),
	.D(ETX_Detect_Z),
	.Y(state_reg_ns[3])
);
defparam \state_reg_ns_a4[3] .INIT=16'h0080;
// @107:86
  CFG4 \state_reg_ns_a4[6]  (
	.A(Other_Detect_Z),
	.B(state_reg_Z[8]),
	.C(N_137),
	.D(ETX_Detect_Z),
	.Y(state_reg_ns[6])
);
defparam \state_reg_ns_a4[6] .INIT=16'h0080;
// @107:75
  CFG4 UART_RX_OE_N_0_a4_0_a2 (
	.A(state_reg_Z[12]),
	.B(UART_RX_Protocol_0_UART_RX_OE_N_2),
	.C(UART_RX_Protocol_0_Fifo_Write_Data[39]),
	.D(state_reg_Z[3]),
	.Y(UART_RX_Protocol_0_UART_RX_OE_N)
);
defparam UART_RX_OE_N_0_a4_0_a2.INIT=16'h0004;
  CFG3 \state_reg_RNO_0[13]  (
	.A(state_reg_Z[13]),
	.B(STX_Detect_Z),
	.C(N_208),
	.Y(N_132_tz)
);
defparam \state_reg_RNO_0[13] .INIT=8'hD1;
// @89:2101
  CFG4 \op_gt.faultcounter_elapsed3lto31_7  (
	.A(counter_Z[29]),
	.B(counter_Z[30]),
	.C(faultcounter_elapsed3lto31_5),
	.D(faultcounter_elapsed3lto31_4),
	.Y(faultcounter_elapsed3lto31_7)
);
defparam \op_gt.faultcounter_elapsed3lto31_7 .INIT=16'hFFFE;
// @107:86
  CFG2 \state_reg_ns_i_0[1]  (
	.A(N_117),
	.B(FaultCounter_Elapsed_Z),
	.Y(state_reg_ns_i_0_Z[1])
);
defparam \state_reg_ns_i_0[1] .INIT=4'hE;
// @107:400
  CFG4 nibbles_fault3 (
	.A(nibbles_fault3_3_Z),
	.B(nibbles_fault3_2_Z),
	.C(nibbles_fault3_1_Z),
	.D(nibbles_fault3_0_Z),
	.Y(nibbles_fault3_Z)
);
defparam nibbles_fault3.INIT=16'h8000;
// @107:452
  CFG4 ETX_Detect_1_sqmuxa_0_a2 (
	.A(Detect_state_reg_Z[0]),
	.B(N_19),
	.C(COREUART_C0_0_DATA_OUT[0]),
	.D(Detect_state_reg_Z[1]),
	.Y(ETX_Detect_1_sqmuxa)
);
defparam ETX_Detect_1_sqmuxa_0_a2.INIT=16'h0080;
// @107:452
  CFG4 ETX_Detect_0_sqmuxa_0_a2 (
	.A(Detect_state_reg_Z[0]),
	.B(N_19),
	.C(COREUART_C0_0_DATA_OUT[0]),
	.D(Detect_state_reg_Z[1]),
	.Y(ETX_Detect_0_sqmuxa)
);
defparam ETX_Detect_0_sqmuxa_0_a2.INIT=16'h0008;
// @107:86
  CFG4 \state_reg_RNO[2]  (
	.A(state_reg_Z[2]),
	.B(state_reg_Z[3]),
	.C(FaultCounter_Elapsed_Z),
	.D(COREFIFO_C0_0_0_FULL),
	.Y(N_100_i)
);
defparam \state_reg_RNO[2] .INIT=16'h0E0C;
// @107:86
  CFG3 \state_reg_ns_a4[9]  (
	.A(nibbles_fault3_Z),
	.B(state_reg_Z[5]),
	.C(FaultCounter_Elapsed_Z),
	.Y(state_reg_ns[9])
);
defparam \state_reg_ns_a4[9] .INIT=8'h08;
// @89:2101
  CFG4 \op_gt.faultcounter_elapsed3lto13  (
	.A(counter_Z[13]),
	.B(counter_Z[12]),
	.C(faultcounter_elapsed3lto11_4),
	.D(faultcounter_elapsed3lt11),
	.Y(faultcounter_elapsed3lt15)
);
defparam \op_gt.faultcounter_elapsed3lto13 .INIT=16'hFEEE;
// @107:422
  CFG3 Other_Detect_RNO (
	.A(Detect_state_reg_Z[1]),
	.B(Detect_state_reg_Z[0]),
	.C(N_19),
	.Y(N_5_i)
);
defparam Other_Detect_RNO.INIT=8'h04;
// @83:200
  CFG4 Diag_Valid_0_i_a2_4_RNI3IKV (
	.A(Diag_Valid_0_i_a2_4_Z),
	.B(Diag_Valid_0_i_a2_7_Z),
	.C(Diag_Valid_0_i_a2_0),
	.D(state_reg_Z[5]),
	.Y(N_206_i)
);
defparam Diag_Valid_0_i_a2_4_RNI3IKV.INIT=16'hFF7F;
// @107:86
  CFG4 \state_reg_ns[13]  (
	.A(nibbles_fault3_Z),
	.B(N_131),
	.C(state_reg_Z[5]),
	.D(FaultCounter_Elapsed_Z),
	.Y(state_reg_ns_Z[13])
);
defparam \state_reg_ns[13] .INIT=16'hFFDC;
// @107:86
  CFG4 \state_reg_RNO[8]  (
	.A(state_reg_Z[8]),
	.B(state_reg_Z[9]),
	.C(N_104),
	.D(FaultCounter_Elapsed_Z),
	.Y(N_93_i)
);
defparam \state_reg_RNO[8] .INIT=16'h00CE;
// @107:86
  CFG4 \state_reg_RNO[11]  (
	.A(N_107),
	.B(state_reg_Z[4]),
	.C(state_reg_Z[12]),
	.D(FaultCounter_Elapsed_Z),
	.Y(N_89_i)
);
defparam \state_reg_RNO[11] .INIT=16'h00FD;
// @107:86
  CFG4 \state_reg_RNO[12]  (
	.A(state_reg_Z[13]),
	.B(N_104),
	.C(state_reg_ns_i_0_Z[1]),
	.D(N_208),
	.Y(N_87_i)
);
defparam \state_reg_RNO[12] .INIT=16'h080C;
// @107:86
  CFG4 \state_reg_RNO[13]  (
	.A(N_132_tz),
	.B(memwaddr_r_lcry_cy_Y),
	.C(FaultCounter_Elapsed_Z),
	.D(N_103),
	.Y(N_85_i)
);
defparam \state_reg_RNO[13] .INIT=16'h0C0D;
// @89:2101
  CFG4 \op_gt.faultcounter_elapsed3lto17  (
	.A(counter_Z[17]),
	.B(counter_Z[16]),
	.C(faultcounter_elapsed3lto15_0),
	.D(faultcounter_elapsed3lt15),
	.Y(faultcounter_elapsed3lt18)
);
defparam \op_gt.faultcounter_elapsed3lto17 .INIT=16'hA888;
// @89:2101
  CFG4 \op_gt.faultcounter_elapsed3lto20  (
	.A(counter_Z[18]),
	.B(faultcounter_elapsed3lt18),
	.C(counter_Z[20]),
	.D(counter_Z[19]),
	.Y(faultcounter_elapsed3lt22)
);
defparam \op_gt.faultcounter_elapsed3lto20 .INIT=16'hFEF0;
// @89:2101
  CFG4 \op_gt.faultcounter_elapsed3lto31  (
	.A(counter_Z[22]),
	.B(counter_Z[21]),
	.C(faultcounter_elapsed3lto31_7),
	.D(faultcounter_elapsed3lt22),
	.Y(faultcounter_elapsed3)
);
defparam \op_gt.faultcounter_elapsed3lto31 .INIT=16'hF8F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UART_RX_Protocol_0 */

module work_mko_rtl_330000_1_Time_Period_Top (
  Chain_0,
  Clock_Reset_0_UART_CLOCK,
  LED_1_c,
  OR2_0_Y
)
;
input Chain_0 ;
input Clock_Reset_0_UART_CLOCK ;
output LED_1_c ;
input OR2_0_Y ;
wire Chain_0 ;
wire Clock_Reset_0_UART_CLOCK ;
wire LED_1_c ;
wire OR2_0_Y ;
wire [25:0] counter_Z;
wire [25:1] counter_5;
wire OR2_0_Y_i ;
wire VCC ;
wire N_3_i ;
wire GND ;
wire counter_5_cry_0_0_Y ;
wire counter_5_cry_0 ;
wire counter_5_cry_0_0_S ;
wire counter_5_cry_1 ;
wire counter_5_cry_1_0_Y ;
wire counter_5_cry_2 ;
wire counter_5_cry_2_0_Y ;
wire counter_5_cry_3 ;
wire counter_5_cry_3_0_Y ;
wire counter_5_cry_4_Z ;
wire counter_5_cry_4_Y ;
wire counter_5_axb_4_Z ;
wire counter_5_cry_5 ;
wire counter_5_cry_5_0_Y ;
wire counter_5_cry_6 ;
wire counter_5_cry_6_0_Y ;
wire counter_5_cry_7 ;
wire counter_5_cry_7_0_Y ;
wire counter_5_cry_8_Z ;
wire counter_5_cry_8_Y ;
wire counter_5_cry_9 ;
wire counter_5_cry_9_0_Y ;
wire counter_5_cry_10 ;
wire counter_5_cry_10_0_Y ;
wire counter_5_cry_11_Z ;
wire counter_5_cry_11_Y ;
wire counter_5_cry_12 ;
wire counter_5_cry_12_0_Y ;
wire counter_5_cry_13 ;
wire counter_5_cry_13_0_Y ;
wire counter_5_cry_14 ;
wire counter_5_cry_14_0_Y ;
wire counter_5_cry_15 ;
wire counter_5_cry_15_0_Y ;
wire counter_5_cry_16_Z ;
wire counter_5_cry_16_Y ;
wire counter_5_cry_17 ;
wire counter_5_cry_17_0_Y ;
wire counter_5_cry_18_Z ;
wire counter_5_cry_18_Y ;
wire counter_5_cry_19 ;
wire counter_5_cry_19_0_Y ;
wire counter_5_cry_20 ;
wire counter_5_cry_20_0_Y ;
wire counter_5_cry_21 ;
wire counter_5_cry_21_0_Y ;
wire counter_5_cry_22 ;
wire counter_5_cry_22_0_Y ;
wire counter_5_cry_23 ;
wire counter_5_cry_23_0_Y ;
wire counter_5_s_25_FCO ;
wire counter_5_s_25_Y ;
wire counter_5_cry_24 ;
wire counter_5_cry_24_0_Y ;
wire mko_out2lto25_i_a2_0_a2_17 ;
wire mko_out2lto25_i_a2_0_a2_18 ;
wire mko_out2lto25_i_a2_0_a2_22 ;
wire N_62 ;
wire mko_out2lto25_i_a2_0_a2_1 ;
wire mko_out2lto25_i_a2_0_a2_16 ;
wire mko_out2lto25_i_a2_0_a2_15 ;
wire mko_out2lto25_i_a2_0_a2_14 ;
wire mko_out2lto25_i_a2_0_a2_13 ;
  CFG1 counter_5_s_25_RNO (
	.A(OR2_0_Y),
	.Y(OR2_0_Y_i)
);
defparam counter_5_s_25_RNO.INIT=2'h1;
// @109:33
  SLE MKO_OUT (
	.Q(LED_1_c),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_3_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:33
  SLE \counter[12]  (
	.Q(counter_Z[12]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:33
  SLE \counter[11]  (
	.Q(counter_Z[11]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:33
  SLE \counter[10]  (
	.Q(counter_Z[10]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:33
  SLE \counter[9]  (
	.Q(counter_Z[9]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:33
  SLE \counter[8]  (
	.Q(counter_Z[8]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:33
  SLE \counter[7]  (
	.Q(counter_Z[7]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:33
  SLE \counter[6]  (
	.Q(counter_Z[6]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:33
  SLE \counter[5]  (
	.Q(counter_Z[5]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:33
  SLE \counter[4]  (
	.Q(counter_Z[4]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:33
  SLE \counter[3]  (
	.Q(counter_Z[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:33
  SLE \counter[2]  (
	.Q(counter_Z[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:33
  SLE \counter[1]  (
	.Q(counter_Z[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:33
  SLE \counter[0]  (
	.Q(counter_Z[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5_cry_0_0_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:33
  SLE \counter[25]  (
	.Q(counter_Z[25]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:33
  SLE \counter[24]  (
	.Q(counter_Z[24]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:33
  SLE \counter[23]  (
	.Q(counter_Z[23]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:33
  SLE \counter[22]  (
	.Q(counter_Z[22]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:33
  SLE \counter[21]  (
	.Q(counter_Z[21]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:33
  SLE \counter[20]  (
	.Q(counter_Z[20]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:33
  SLE \counter[19]  (
	.Q(counter_Z[19]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:33
  SLE \counter[18]  (
	.Q(counter_Z[18]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:33
  SLE \counter[17]  (
	.Q(counter_Z[17]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:33
  SLE \counter[16]  (
	.Q(counter_Z[16]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:33
  SLE \counter[15]  (
	.Q(counter_Z[15]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:33
  SLE \counter[14]  (
	.Q(counter_Z[14]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:33
  SLE \counter[13]  (
	.Q(counter_Z[13]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:46
  ARI1 counter_5_cry_0_0 (
	.FCO(counter_5_cry_0),
	.S(counter_5_cry_0_0_S),
	.Y(counter_5_cry_0_0_Y),
	.B(OR2_0_Y),
	.C(counter_Z[0]),
	.D(GND),
	.A(N_3_i),
	.FCI(GND)
);
defparam counter_5_cry_0_0.INIT=20'h5BB44;
// @109:46
  ARI1 counter_5_cry_1_0 (
	.FCO(counter_5_cry_1),
	.S(counter_5[1]),
	.Y(counter_5_cry_1_0_Y),
	.B(OR2_0_Y),
	.C(counter_Z[1]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_0)
);
defparam counter_5_cry_1_0.INIT=20'h5BB44;
// @109:46
  ARI1 counter_5_cry_2_0 (
	.FCO(counter_5_cry_2),
	.S(counter_5[2]),
	.Y(counter_5_cry_2_0_Y),
	.B(OR2_0_Y),
	.C(counter_Z[2]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_1)
);
defparam counter_5_cry_2_0.INIT=20'h5BB44;
// @109:46
  ARI1 counter_5_cry_3_0 (
	.FCO(counter_5_cry_3),
	.S(counter_5[3]),
	.Y(counter_5_cry_3_0_Y),
	.B(OR2_0_Y),
	.C(counter_Z[3]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_2)
);
defparam counter_5_cry_3_0.INIT=20'h5BB44;
// @109:46
  ARI1 counter_5_cry_4 (
	.FCO(counter_5_cry_4_Z),
	.S(counter_5[4]),
	.Y(counter_5_cry_4_Y),
	.B(N_3_i),
	.C(counter_5_axb_4_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_5_cry_3)
);
defparam counter_5_cry_4.INIT=20'h5CCAA;
// @109:46
  ARI1 counter_5_cry_5_0 (
	.FCO(counter_5_cry_5),
	.S(counter_5[5]),
	.Y(counter_5_cry_5_0_Y),
	.B(OR2_0_Y),
	.C(counter_Z[5]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_4_Z)
);
defparam counter_5_cry_5_0.INIT=20'h5BB44;
// @109:46
  ARI1 counter_5_cry_6_0 (
	.FCO(counter_5_cry_6),
	.S(counter_5[6]),
	.Y(counter_5_cry_6_0_Y),
	.B(OR2_0_Y),
	.C(counter_Z[6]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_5)
);
defparam counter_5_cry_6_0.INIT=20'h5BB44;
// @109:46
  ARI1 counter_5_cry_7_0 (
	.FCO(counter_5_cry_7),
	.S(counter_5[7]),
	.Y(counter_5_cry_7_0_Y),
	.B(OR2_0_Y),
	.C(counter_Z[7]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_6)
);
defparam counter_5_cry_7_0.INIT=20'h5BB44;
// @109:46
  ARI1 counter_5_cry_8 (
	.FCO(counter_5_cry_8_Z),
	.S(counter_5[8]),
	.Y(counter_5_cry_8_Y),
	.B(OR2_0_Y),
	.C(counter_Z[8]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_7)
);
defparam counter_5_cry_8.INIT=20'h511EE;
// @109:46
  ARI1 counter_5_cry_9_0 (
	.FCO(counter_5_cry_9),
	.S(counter_5[9]),
	.Y(counter_5_cry_9_0_Y),
	.B(OR2_0_Y),
	.C(counter_Z[9]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_8_Z)
);
defparam counter_5_cry_9_0.INIT=20'h5BB44;
// @109:46
  ARI1 counter_5_cry_10_0 (
	.FCO(counter_5_cry_10),
	.S(counter_5[10]),
	.Y(counter_5_cry_10_0_Y),
	.B(OR2_0_Y),
	.C(counter_Z[10]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_9)
);
defparam counter_5_cry_10_0.INIT=20'h5BB44;
// @109:46
  ARI1 counter_5_cry_11 (
	.FCO(counter_5_cry_11_Z),
	.S(counter_5[11]),
	.Y(counter_5_cry_11_Y),
	.B(OR2_0_Y),
	.C(counter_Z[11]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_10)
);
defparam counter_5_cry_11.INIT=20'h511EE;
// @109:46
  ARI1 counter_5_cry_12_0 (
	.FCO(counter_5_cry_12),
	.S(counter_5[12]),
	.Y(counter_5_cry_12_0_Y),
	.B(OR2_0_Y),
	.C(counter_Z[12]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_11_Z)
);
defparam counter_5_cry_12_0.INIT=20'h5BB44;
// @109:46
  ARI1 counter_5_cry_13_0 (
	.FCO(counter_5_cry_13),
	.S(counter_5[13]),
	.Y(counter_5_cry_13_0_Y),
	.B(OR2_0_Y),
	.C(counter_Z[13]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_12)
);
defparam counter_5_cry_13_0.INIT=20'h5BB44;
// @109:46
  ARI1 counter_5_cry_14_0 (
	.FCO(counter_5_cry_14),
	.S(counter_5[14]),
	.Y(counter_5_cry_14_0_Y),
	.B(OR2_0_Y),
	.C(counter_Z[14]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_13)
);
defparam counter_5_cry_14_0.INIT=20'h5BB44;
// @109:46
  ARI1 counter_5_cry_15_0 (
	.FCO(counter_5_cry_15),
	.S(counter_5[15]),
	.Y(counter_5_cry_15_0_Y),
	.B(OR2_0_Y),
	.C(counter_Z[15]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_14)
);
defparam counter_5_cry_15_0.INIT=20'h5BB44;
// @109:46
  ARI1 counter_5_cry_16 (
	.FCO(counter_5_cry_16_Z),
	.S(counter_5[16]),
	.Y(counter_5_cry_16_Y),
	.B(OR2_0_Y),
	.C(counter_Z[16]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_15)
);
defparam counter_5_cry_16.INIT=20'h511EE;
// @109:46
  ARI1 counter_5_cry_17_0 (
	.FCO(counter_5_cry_17),
	.S(counter_5[17]),
	.Y(counter_5_cry_17_0_Y),
	.B(OR2_0_Y),
	.C(counter_Z[17]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_16_Z)
);
defparam counter_5_cry_17_0.INIT=20'h5BB44;
// @109:46
  ARI1 counter_5_cry_18 (
	.FCO(counter_5_cry_18_Z),
	.S(counter_5[18]),
	.Y(counter_5_cry_18_Y),
	.B(OR2_0_Y),
	.C(counter_Z[18]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_17)
);
defparam counter_5_cry_18.INIT=20'h511EE;
// @109:46
  ARI1 counter_5_cry_19_0 (
	.FCO(counter_5_cry_19),
	.S(counter_5[19]),
	.Y(counter_5_cry_19_0_Y),
	.B(OR2_0_Y),
	.C(counter_Z[19]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_18_Z)
);
defparam counter_5_cry_19_0.INIT=20'h5BB44;
// @109:46
  ARI1 counter_5_cry_20_0 (
	.FCO(counter_5_cry_20),
	.S(counter_5[20]),
	.Y(counter_5_cry_20_0_Y),
	.B(OR2_0_Y),
	.C(counter_Z[20]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_19)
);
defparam counter_5_cry_20_0.INIT=20'h5BB44;
// @109:46
  ARI1 counter_5_cry_21_0 (
	.FCO(counter_5_cry_21),
	.S(counter_5[21]),
	.Y(counter_5_cry_21_0_Y),
	.B(OR2_0_Y),
	.C(counter_Z[21]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_20)
);
defparam counter_5_cry_21_0.INIT=20'h5BB44;
// @109:46
  ARI1 counter_5_cry_22_0 (
	.FCO(counter_5_cry_22),
	.S(counter_5[22]),
	.Y(counter_5_cry_22_0_Y),
	.B(OR2_0_Y),
	.C(counter_Z[22]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_21)
);
defparam counter_5_cry_22_0.INIT=20'h5BB44;
// @109:46
  ARI1 counter_5_cry_23_0 (
	.FCO(counter_5_cry_23),
	.S(counter_5[23]),
	.Y(counter_5_cry_23_0_Y),
	.B(OR2_0_Y),
	.C(counter_Z[23]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_22)
);
defparam counter_5_cry_23_0.INIT=20'h5BB44;
// @109:46
  ARI1 counter_5_s_25 (
	.FCO(counter_5_s_25_FCO),
	.S(counter_5[25]),
	.Y(counter_5_s_25_Y),
	.B(OR2_0_Y_i),
	.C(N_3_i),
	.D(counter_Z[25]),
	.A(VCC),
	.FCI(counter_5_cry_24)
);
defparam counter_5_s_25.INIT=20'h46C00;
// @109:46
  ARI1 counter_5_cry_24_0 (
	.FCO(counter_5_cry_24),
	.S(counter_5[24]),
	.Y(counter_5_cry_24_0_Y),
	.B(OR2_0_Y),
	.C(counter_Z[24]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_23)
);
defparam counter_5_cry_24_0.INIT=20'h5BB44;
// @109:46
  CFG4 counter_5_axb_4 (
	.A(mko_out2lto25_i_a2_0_a2_17),
	.B(mko_out2lto25_i_a2_0_a2_18),
	.C(mko_out2lto25_i_a2_0_a2_22),
	.D(N_62),
	.Y(counter_5_axb_4_Z)
);
defparam counter_5_axb_4.INIT=16'h7F00;
// @109:39
  CFG2 \counter_3_i_0_a2[4]  (
	.A(OR2_0_Y),
	.B(counter_Z[4]),
	.Y(N_62)
);
defparam \counter_3_i_0_a2[4] .INIT=4'h1;
// @89:2101
  CFG2 \op_gt.mko_out2lto25_i_a2_0_a2_1  (
	.A(counter_Z[11]),
	.B(counter_Z[16]),
	.Y(mko_out2lto25_i_a2_0_a2_1)
);
defparam \op_gt.mko_out2lto25_i_a2_0_a2_1 .INIT=4'h1;
// @89:2101
  CFG4 \op_gt.mko_out2lto25_i_a2_0_a2_18  (
	.A(counter_Z[23]),
	.B(counter_Z[22]),
	.C(counter_Z[21]),
	.D(counter_Z[20]),
	.Y(mko_out2lto25_i_a2_0_a2_18)
);
defparam \op_gt.mko_out2lto25_i_a2_0_a2_18 .INIT=16'h0001;
// @89:2101
  CFG4 \op_gt.mko_out2lto25_i_a2_0_a2_17  (
	.A(counter_Z[19]),
	.B(counter_Z[17]),
	.C(counter_Z[15]),
	.D(counter_Z[14]),
	.Y(mko_out2lto25_i_a2_0_a2_17)
);
defparam \op_gt.mko_out2lto25_i_a2_0_a2_17 .INIT=16'h0001;
// @89:2101
  CFG4 \op_gt.mko_out2lto25_i_a2_0_a2_16  (
	.A(counter_Z[13]),
	.B(counter_Z[12]),
	.C(counter_Z[10]),
	.D(counter_Z[9]),
	.Y(mko_out2lto25_i_a2_0_a2_16)
);
defparam \op_gt.mko_out2lto25_i_a2_0_a2_16 .INIT=16'h0001;
// @89:2101
  CFG4 \op_gt.mko_out2lto25_i_a2_0_a2_15  (
	.A(counter_Z[7]),
	.B(counter_Z[6]),
	.C(counter_Z[5]),
	.D(counter_Z[3]),
	.Y(mko_out2lto25_i_a2_0_a2_15)
);
defparam \op_gt.mko_out2lto25_i_a2_0_a2_15 .INIT=16'h0001;
// @89:2101
  CFG4 \op_gt.mko_out2lto25_i_a2_0_a2_14  (
	.A(counter_Z[25]),
	.B(counter_Z[2]),
	.C(counter_Z[1]),
	.D(counter_Z[0]),
	.Y(mko_out2lto25_i_a2_0_a2_14)
);
defparam \op_gt.mko_out2lto25_i_a2_0_a2_14 .INIT=16'h0001;
// @89:2101
  CFG4 \op_gt.mko_out2lto25_i_a2_0_a2_13  (
	.A(counter_Z[8]),
	.B(mko_out2lto25_i_a2_0_a2_1),
	.C(counter_Z[24]),
	.D(counter_Z[18]),
	.Y(mko_out2lto25_i_a2_0_a2_13)
);
defparam \op_gt.mko_out2lto25_i_a2_0_a2_13 .INIT=16'h0004;
// @89:2101
  CFG4 \op_gt.mko_out2lto25_i_a2_0_a2_22  (
	.A(mko_out2lto25_i_a2_0_a2_16),
	.B(mko_out2lto25_i_a2_0_a2_15),
	.C(mko_out2lto25_i_a2_0_a2_14),
	.D(mko_out2lto25_i_a2_0_a2_13),
	.Y(mko_out2lto25_i_a2_0_a2_22)
);
defparam \op_gt.mko_out2lto25_i_a2_0_a2_22 .INIT=16'h8000;
// @109:46
  CFG4 \op_gt.mko_out2lto25_i_a2_0_a2_17_RNI9H0B  (
	.A(mko_out2lto25_i_a2_0_a2_22),
	.B(N_62),
	.C(mko_out2lto25_i_a2_0_a2_18),
	.D(mko_out2lto25_i_a2_0_a2_17),
	.Y(N_3_i)
);
defparam \op_gt.mko_out2lto25_i_a2_0_a2_17_RNI9H0B .INIT=16'h7FFF;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* work_mko_rtl_330000_1_Time_Period_Top */

module COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_3 (
  wptr_gray_sync,
  wptr_bin_sync_0,
  wptr_gray,
  Clock_Reset_0_Main_CLOCK,
  dff_arst
)
;
output [9:0] wptr_gray_sync ;
output wptr_bin_sync_0 ;
input [10:0] wptr_gray ;
input Clock_Reset_0_Main_CLOCK ;
input dff_arst ;
wire wptr_bin_sync_0 ;
wire Clock_Reset_0_Main_CLOCK ;
wire dff_arst ;
wire [10:0] shift_reg_Z;
wire VCC ;
wire GND ;
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[10]  (
	.Q(shift_reg_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[9]  (
	.Q(shift_reg_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[8]  (
	.Q(shift_reg_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[7]  (
	.Q(shift_reg_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[6]  (
	.Q(shift_reg_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[5]  (
	.Q(shift_reg_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[4]  (
	.Q(shift_reg_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[3]  (
	.Q(shift_reg_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[2]  (
	.Q(shift_reg_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[1]  (
	.Q(shift_reg_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[0]  (
	.Q(shift_reg_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][10]  (
	.Q(wptr_bin_sync_0),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][9]  (
	.Q(wptr_gray_sync[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][8]  (
	.Q(wptr_gray_sync[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][7]  (
	.Q(wptr_gray_sync[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][6]  (
	.Q(wptr_gray_sync[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][5]  (
	.Q(wptr_gray_sync[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][4]  (
	.Q(wptr_gray_sync[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][3]  (
	.Q(wptr_gray_sync[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][2]  (
	.Q(wptr_gray_sync[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][1]  (
	.Q(wptr_gray_sync[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][0]  (
	.Q(wptr_gray_sync[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_3 */

module COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top (
  wptr_bin_sync,
  wptr_gray_sync
)
;
inout [10:0] wptr_bin_sync /* synthesis syn_tristate = 1 */ ;
input [9:0] wptr_gray_sync ;
wire GND ;
wire VCC ;
// @70:74
  CFG4 \bin_out_11_0_a2[1]  (
	.A(wptr_gray_sync[3]),
	.B(wptr_bin_sync[4]),
	.C(wptr_gray_sync[2]),
	.D(wptr_gray_sync[1]),
	.Y(wptr_bin_sync[1])
);
defparam \bin_out_11_0_a2[1] .INIT=16'h6996;
// @70:74
  CFG3 \bin_out_10_0_a2[2]  (
	.A(wptr_gray_sync[2]),
	.B(wptr_gray_sync[3]),
	.C(wptr_bin_sync[4]),
	.Y(wptr_bin_sync[2])
);
defparam \bin_out_10_0_a2[2] .INIT=8'h96;
// @70:74
  CFG4 \bin_out_8_0_a2[4]  (
	.A(wptr_gray_sync[6]),
	.B(wptr_bin_sync[7]),
	.C(wptr_gray_sync[4]),
	.D(wptr_gray_sync[5]),
	.Y(wptr_bin_sync[4])
);
defparam \bin_out_8_0_a2[4] .INIT=16'h6996;
// @70:74
  CFG3 \bin_out_7_0_a2[5]  (
	.A(wptr_gray_sync[5]),
	.B(wptr_gray_sync[6]),
	.C(wptr_bin_sync[7]),
	.Y(wptr_bin_sync[5])
);
defparam \bin_out_7_0_a2[5] .INIT=8'h96;
// @70:74
  CFG4 \bin_out_5_0_a2[7]  (
	.A(wptr_gray_sync[9]),
	.B(wptr_bin_sync[10]),
	.C(wptr_gray_sync[7]),
	.D(wptr_gray_sync[8]),
	.Y(wptr_bin_sync[7])
);
defparam \bin_out_5_0_a2[7] .INIT=16'h6996;
// @70:74
  CFG3 \bin_out_4_i_o2[8]  (
	.A(wptr_gray_sync[8]),
	.B(wptr_gray_sync[9]),
	.C(wptr_bin_sync[10]),
	.Y(wptr_bin_sync[8])
);
defparam \bin_out_4_i_o2[8] .INIT=8'h96;
// @70:74
  CFG2 \bin_out_1_1_i_o2[0]  (
	.A(wptr_bin_sync[10]),
	.B(wptr_gray_sync[9]),
	.Y(wptr_bin_sync[9])
);
defparam \bin_out_1_1_i_o2[0] .INIT=4'h6;
// @70:74
  CFG2 \bin_out_6_0_a2[6]  (
	.A(wptr_bin_sync[7]),
	.B(wptr_gray_sync[6]),
	.Y(wptr_bin_sync[6])
);
defparam \bin_out_6_0_a2[6] .INIT=4'h6;
// @70:74
  CFG2 \bin_out_1_9_0_a2[0]  (
	.A(wptr_bin_sync[4]),
	.B(wptr_gray_sync[3]),
	.Y(wptr_bin_sync[3])
);
defparam \bin_out_1_9_0_a2[0] .INIT=4'h6;
// @70:74
  CFG3 \bin_out_1_0_a2[0]  (
	.A(wptr_gray_sync[1]),
	.B(wptr_bin_sync[2]),
	.C(wptr_gray_sync[0]),
	.Y(wptr_bin_sync[0])
);
defparam \bin_out_1_0_a2[0] .INIT=8'h96;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top */

module COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_3 (
  rptr_gray_sync_fwft,
  rptr_bin_sync_fwft_0,
  rptr_gray_fwft,
  Chain_0,
  Clock_Reset_0_UART_CLOCK
)
;
output [9:0] rptr_gray_sync_fwft ;
output rptr_bin_sync_fwft_0 ;
input [10:0] rptr_gray_fwft ;
input Chain_0 ;
input Clock_Reset_0_UART_CLOCK ;
wire rptr_bin_sync_fwft_0 ;
wire Chain_0 ;
wire Clock_Reset_0_UART_CLOCK ;
wire [10:0] shift_reg_Z;
wire VCC ;
wire GND ;
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[3]  (
	.Q(shift_reg_Z[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[2]  (
	.Q(shift_reg_Z[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[1]  (
	.Q(shift_reg_Z[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[0]  (
	.Q(shift_reg_Z[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][7]  (
	.Q(rptr_gray_sync_fwft[7]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][6]  (
	.Q(rptr_gray_sync_fwft[6]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][5]  (
	.Q(rptr_gray_sync_fwft[5]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][4]  (
	.Q(rptr_gray_sync_fwft[4]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][3]  (
	.Q(rptr_gray_sync_fwft[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][2]  (
	.Q(rptr_gray_sync_fwft[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][1]  (
	.Q(rptr_gray_sync_fwft[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][0]  (
	.Q(rptr_gray_sync_fwft[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[10]  (
	.Q(shift_reg_Z[10]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[9]  (
	.Q(shift_reg_Z[9]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[8]  (
	.Q(shift_reg_Z[8]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[7]  (
	.Q(shift_reg_Z[7]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[6]  (
	.Q(shift_reg_Z[6]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[5]  (
	.Q(shift_reg_Z[5]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[4]  (
	.Q(shift_reg_Z[4]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][10]  (
	.Q(rptr_bin_sync_fwft_0),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][9]  (
	.Q(rptr_gray_sync_fwft[9]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][8]  (
	.Q(rptr_gray_sync_fwft[8]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_3 */

module COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0 (
  rptr_bin_sync_fwft,
  rptr_gray_sync_fwft
)
;
inout [10:0] rptr_bin_sync_fwft /* synthesis syn_tristate = 1 */ ;
input [9:0] rptr_gray_sync_fwft ;
wire GND ;
wire VCC ;
// @70:74
  CFG4 \bin_out_11_0_a2[1]  (
	.A(rptr_gray_sync_fwft[3]),
	.B(rptr_bin_sync_fwft[4]),
	.C(rptr_gray_sync_fwft[2]),
	.D(rptr_gray_sync_fwft[1]),
	.Y(rptr_bin_sync_fwft[1])
);
defparam \bin_out_11_0_a2[1] .INIT=16'h6996;
// @70:74
  CFG3 \bin_out_10_0_a2[2]  (
	.A(rptr_gray_sync_fwft[2]),
	.B(rptr_gray_sync_fwft[3]),
	.C(rptr_bin_sync_fwft[4]),
	.Y(rptr_bin_sync_fwft[2])
);
defparam \bin_out_10_0_a2[2] .INIT=8'h96;
// @70:74
  CFG4 \bin_out_8_0_a2[4]  (
	.A(rptr_gray_sync_fwft[6]),
	.B(rptr_bin_sync_fwft[7]),
	.C(rptr_gray_sync_fwft[4]),
	.D(rptr_gray_sync_fwft[5]),
	.Y(rptr_bin_sync_fwft[4])
);
defparam \bin_out_8_0_a2[4] .INIT=16'h6996;
// @70:74
  CFG3 \bin_out_7_0_a2[5]  (
	.A(rptr_gray_sync_fwft[5]),
	.B(rptr_gray_sync_fwft[6]),
	.C(rptr_bin_sync_fwft[7]),
	.Y(rptr_bin_sync_fwft[5])
);
defparam \bin_out_7_0_a2[5] .INIT=8'h96;
// @70:74
  CFG4 \bin_out_5_0_a2[7]  (
	.A(rptr_gray_sync_fwft[9]),
	.B(rptr_bin_sync_fwft[10]),
	.C(rptr_gray_sync_fwft[7]),
	.D(rptr_gray_sync_fwft[8]),
	.Y(rptr_bin_sync_fwft[7])
);
defparam \bin_out_5_0_a2[7] .INIT=16'h6996;
// @70:74
  CFG3 \bin_out_4_i_o2[8]  (
	.A(rptr_gray_sync_fwft[8]),
	.B(rptr_gray_sync_fwft[9]),
	.C(rptr_bin_sync_fwft[10]),
	.Y(rptr_bin_sync_fwft[8])
);
defparam \bin_out_4_i_o2[8] .INIT=8'h96;
// @70:74
  CFG2 \bin_out_1_1_i_o2[0]  (
	.A(rptr_bin_sync_fwft[10]),
	.B(rptr_gray_sync_fwft[9]),
	.Y(rptr_bin_sync_fwft[9])
);
defparam \bin_out_1_1_i_o2[0] .INIT=4'h6;
// @70:74
  CFG2 \bin_out_6_0_a2[6]  (
	.A(rptr_bin_sync_fwft[7]),
	.B(rptr_gray_sync_fwft[6]),
	.Y(rptr_bin_sync_fwft[6])
);
defparam \bin_out_6_0_a2[6] .INIT=4'h6;
// @70:74
  CFG2 \bin_out_1_9_0_a2[0]  (
	.A(rptr_bin_sync_fwft[4]),
	.B(rptr_gray_sync_fwft[3]),
	.Y(rptr_bin_sync_fwft[3])
);
defparam \bin_out_1_9_0_a2[0] .INIT=4'h6;
// @70:74
  CFG3 \bin_out_1_0_a2[0]  (
	.A(rptr_gray_sync_fwft[1]),
	.B(rptr_bin_sync_fwft[2]),
	.C(rptr_gray_sync_fwft[0]),
	.Y(rptr_bin_sync_fwft[0])
);
defparam \bin_out_1_0_a2[0] .INIT=8'h96;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0 */

module COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_1 (
  UART_RX_Protocol_0_Fifo_Write_Data_0,
  state_reg_0,
  fifo_MEMRADDR,
  fifo_MEMWADDR,
  Chain_0,
  Controler_0_SRC_1_Fifo_Read_Enable,
  memwaddr_r_lcry_cy_Y,
  middle_valid,
  fifo_valid,
  full_r_RNIIV34_Y,
  EMPTY1,
  empty_r_RNIMC6S_Y,
  Clock_Reset_0_Main_CLOCK,
  dff_arst,
  Clock_Reset_0_UART_CLOCK,
  COREFIFO_C0_0_0_FULL
)
;
input UART_RX_Protocol_0_Fifo_Write_Data_0 ;
input state_reg_0 ;
output [9:0] fifo_MEMRADDR ;
output [9:0] fifo_MEMWADDR ;
input Chain_0 ;
input Controler_0_SRC_1_Fifo_Read_Enable ;
output memwaddr_r_lcry_cy_Y ;
input middle_valid ;
input fifo_valid ;
output full_r_RNIIV34_Y ;
output EMPTY1 ;
output empty_r_RNIMC6S_Y ;
input Clock_Reset_0_Main_CLOCK ;
input dff_arst ;
input Clock_Reset_0_UART_CLOCK ;
output COREFIFO_C0_0_0_FULL ;
wire UART_RX_Protocol_0_Fifo_Write_Data_0 ;
wire state_reg_0 ;
wire Chain_0 ;
wire Controler_0_SRC_1_Fifo_Read_Enable ;
wire memwaddr_r_lcry_cy_Y ;
wire middle_valid ;
wire fifo_valid ;
wire full_r_RNIIV34_Y ;
wire EMPTY1 ;
wire empty_r_RNIMC6S_Y ;
wire Clock_Reset_0_Main_CLOCK ;
wire dff_arst ;
wire Clock_Reset_0_UART_CLOCK ;
wire COREFIFO_C0_0_0_FULL ;
wire [10:0] rptr_s;
wire [9:0] memwaddr_r_s;
wire [9:0] memraddr_r_s;
wire [10:1] rptr;
wire [10:0] wptr_cmb;
wire [10:1] rptr_fwft_cmb;
wire [10:0] wptr_gray;
wire [9:0] wptr_gray_3_Z;
wire [10:0] rptr_bin_sync2_fwft_Z;
wire [10:0] rptr_bin_sync_fwft;
wire [10:0] rptr_gray_fwft;
wire [9:0] rptr_gray_fwft_3_Z;
wire [10:0] wptr_bin_sync2_Z;
wire [10:0] wptr_bin_sync;
wire [0:0] wptr_bin_sync2_RNID3EL1_Y;
wire [10:1] rdiff_bus_Z;
wire [1:1] wptr_bin_sync2_RNI6SLE2_Y;
wire [2:2] wptr_bin_sync2_RNI1NT73_Y;
wire [3:3] wptr_bin_sync2_RNIUJ514_Y;
wire [4:4] wptr_bin_sync2_RNITIDQ4_Y;
wire [5:5] wptr_bin_sync2_RNIUJLJ5_Y;
wire [6:6] wptr_bin_sync2_RNI1NTC6_Y;
wire [7:7] wptr_bin_sync2_RNI6S567_Y;
wire [8:8] wptr_bin_sync2_RNID3EV7_Y;
wire [9:9] wptr_bin_sync2_RNIMCMO8_Y;
wire [0:0] wptr_RNIENQ9_Y;
wire [1:1] wptr_RNIBGHF_Y;
wire [2:2] wptr_RNI9A8L_Y;
wire [3:3] wptr_RNI85VQ_Y;
wire [4:4] wptr_RNI81M01_Y;
wire [5:5] wptr_RNI9UC61_Y;
wire [6:6] wptr_RNIBS3C1_Y;
wire [7:7] wptr_RNIERQH1_Y;
wire [8:8] wptr_RNIIRHN1_Y;
wire [10:10] wptr_RNI47N92_FCO;
wire [10:10] wptr_RNI47N92_Y;
wire [9:9] wptr_RNINS8T1_Y;
wire [0:0] rptr_fwft_RNICP7H_Y;
wire [1:1] rptr_fwft_RNIQJ4O_Y;
wire [2:2] rptr_fwft_RNI9F1V_Y;
wire [3:3] rptr_fwft_RNIPBU51_Y;
wire [4:4] rptr_fwft_RNIA9RC1_Y;
wire [5:5] rptr_fwft_RNIS7OJ1_Y;
wire [6:6] rptr_fwft_RNIF7LQ1_Y;
wire [7:7] rptr_fwft_RNI38I12_Y;
wire [8:8] rptr_fwft_RNIO9F82_Y;
wire [10:10] rptr_fwft_RNIC92J2_FCO;
wire [10:10] rptr_fwft_RNIC92J2_Y;
wire [9:9] rptr_fwft_RNIECCF2_Y;
wire [8:8] memraddr_r_RNI5G3K1_S;
wire [8:8] memraddr_r_RNI5G3K1_Y;
wire [8:0] memraddr_r_cry;
wire [0:0] memraddr_r_RNIMJDD3_Y;
wire [1:1] memraddr_r_RNI8ON65_Y;
wire [2:2] memraddr_r_RNIRT107_Y;
wire [3:3] memraddr_r_RNIF4CP8_Y;
wire [4:4] memraddr_r_RNI4CMIA_Y;
wire [5:5] memraddr_r_RNIQK0CC_Y;
wire [6:6] memraddr_r_RNIHUA5E_Y;
wire [7:7] memraddr_r_RNI99LUF_Y;
wire [9:9] memraddr_r_RNO_FCO;
wire [9:9] memraddr_r_RNO_Y;
wire [8:8] memraddr_r_RNI2LVNH_Y;
wire [0:0] memwaddr_r_RNI56QP4_S;
wire [0:0] memwaddr_r_RNI56QP4_Y;
wire [8:0] memwaddr_r_cry;
wire [0:0] memwaddr_r_RNIRCG2A_Y;
wire [1:1] memwaddr_r_RNIIK6BF_Y;
wire [2:2] memwaddr_r_RNIATSJK_Y;
wire [3:3] memwaddr_r_RNI37JSP_Y;
wire [4:4] memwaddr_r_RNITH95V_Y;
wire [5:5] memwaddr_r_RNIOTVD41_Y;
wire [6:6] memwaddr_r_RNIKAMM91_Y;
wire [7:7] memwaddr_r_RNIHOCVE1_Y;
wire [9:9] memwaddr_r_RNO_FCO;
wire [9:9] memwaddr_r_RNO_Y;
wire [8:8] memwaddr_r_RNIF738K1_Y;
wire [10:1] rdiff_bus_fwft_Z;
wire [9:1] rptr_cry;
wire [9:1] rptr_cry_Y_2;
wire [10:10] rptr_s_FCO_2;
wire [10:10] rptr_s_Y_2;
wire [9:0] wptr_gray_sync;
wire [9:0] rptr_gray_sync_fwft;
wire rdiff_bus ;
wire COREFIFO_C0_0_0_FULL_i ;
wire VCC ;
wire GND ;
wire empty_r_4 ;
wire empty_r_fwft ;
wire emptyi_fwft ;
wire full_r_3 ;
wire wptr_cmb_axb_5 ;
wire wptr_cmb_axb_4 ;
wire wptr_cmb_axb_3 ;
wire wptr_cmb_axb_2 ;
wire wptr_cmb_axb_1 ;
wire wptr_cmb_axb_0 ;
wire rptr_fwft_cmb_axb_9 ;
wire empty_r_fwft_RNIVVAA_Y ;
wire rptr_fwft_cmb_axb_8 ;
wire rptr_fwft_cmb_axb_7 ;
wire rptr_fwft_cmb_axb_6 ;
wire rptr_fwft_cmb_axb_5 ;
wire rptr_fwft_cmb_axb_4 ;
wire rptr_fwft_cmb_axb_3 ;
wire rptr_fwft_cmb_axb_2 ;
wire rptr_fwft_cmb_axb_1 ;
wire rptr_fwft_cmb_axb_0 ;
wire rdiff_bus_fwft ;
wire wptr_cmb_axb_10 ;
wire wptr_cmb_axb_9 ;
wire wptr_cmb_axb_8 ;
wire wptr_cmb_axb_7 ;
wire wptr_cmb_axb_6 ;
wire rptr_fwft_cmb_axb_10 ;
wire rdiff_bus_cry_0_cy ;
wire empty_r_RNIMC6S_S ;
wire rdiff_bus_cry_0 ;
wire emptyilt10 ;
wire rdiff_bus_cry_1 ;
wire rdiff_bus_cry_2 ;
wire rdiff_bus_cry_3 ;
wire rdiff_bus_cry_4 ;
wire rdiff_bus_cry_5 ;
wire rdiff_bus_cry_6 ;
wire rdiff_bus_cry_7 ;
wire rdiff_bus_cry_8 ;
wire empty_r10_0_a2_0_RNO_FCO_2 ;
wire empty_r10_0_a2_0_RNO_Y_2 ;
wire rdiff_bus_cry_9 ;
wire wptr_cmb_cry_0_cy ;
wire full_r_RNIIV34_S ;
wire wptr_cmb_cry_0 ;
wire wptr_cmb_cry_1 ;
wire wptr_cmb_cry_2 ;
wire wptr_cmb_cry_3 ;
wire wptr_cmb_cry_4 ;
wire wptr_cmb_cry_5 ;
wire wptr_cmb_cry_6 ;
wire wptr_cmb_cry_7 ;
wire wptr_cmb_cry_8 ;
wire wptr_cmb_cry_9 ;
wire rptr_fwft_cmb_cry_0_cy ;
wire empty_r_fwft_RNIVVAA_S ;
wire rptr_fwft_cmb_cry_0 ;
wire rptr_fwft_cmb_cry_1 ;
wire rptr_fwft_cmb_cry_2 ;
wire rptr_fwft_cmb_cry_3 ;
wire rptr_fwft_cmb_cry_4 ;
wire rptr_fwft_cmb_cry_5 ;
wire rptr_fwft_cmb_cry_6 ;
wire rptr_fwft_cmb_cry_7 ;
wire rptr_fwft_cmb_cry_8 ;
wire rptr_fwft_cmb_cry_9 ;
wire memraddr_r_cry_cy ;
wire memraddr_r_0_sqmuxa_0_51_a2_i_5 ;
wire memraddr_r_0_sqmuxa_0_51_a2_i_6 ;
wire memwaddr_r_lcry_cy ;
wire memwaddr_r_lcry_cy_S ;
wire memwaddr_r ;
wire N_104_4 ;
wire N_104_5 ;
wire N_104_6 ;
wire rdiff_bus_fwft_cry_0_Z ;
wire rdiff_bus_fwft_cry_0_S ;
wire rdiff_bus_fwft_cry_0_Y ;
wire rdiff_bus_fwft_cry_1_Z ;
wire rdiff_bus_fwft_cry_1_Y ;
wire rdiff_bus_fwft_cry_2_Z ;
wire rdiff_bus_fwft_cry_2_Y ;
wire rdiff_bus_fwft_cry_3_Z ;
wire rdiff_bus_fwft_cry_3_Y ;
wire rdiff_bus_fwft_cry_4_Z ;
wire rdiff_bus_fwft_cry_4_Y ;
wire rdiff_bus_fwft_cry_5_Z ;
wire rdiff_bus_fwft_cry_5_Y ;
wire rdiff_bus_fwft_cry_6_Z ;
wire rdiff_bus_fwft_cry_6_Y ;
wire rdiff_bus_fwft_cry_7_Z ;
wire rdiff_bus_fwft_cry_7_Y ;
wire rdiff_bus_fwft_cry_8_Z ;
wire rdiff_bus_fwft_cry_8_Y ;
wire rdiff_bus_fwft_s_10_FCO ;
wire rdiff_bus_fwft_s_10_Y ;
wire rdiff_bus_fwft_cry_9_Z ;
wire rdiff_bus_fwft_cry_9_Y ;
wire wdiff_bus_fwft_cry_0_Z ;
wire wdiff_bus_fwft_cry_0_S ;
wire wdiff_bus_fwft_cry_0_Y ;
wire wdiff_bus_fwft_cry_1_Z ;
wire wdiff_bus_fwft_cry_1_S ;
wire wdiff_bus_fwft_cry_1_Y ;
wire wdiff_bus_fwft_cry_2_Z ;
wire wdiff_bus_fwft_cry_2_S ;
wire wdiff_bus_fwft_cry_2_Y ;
wire wdiff_bus_fwft_cry_3_Z ;
wire wdiff_bus_fwft_cry_3_S ;
wire wdiff_bus_fwft_cry_3_Y ;
wire wdiff_bus_fwft_cry_4_Z ;
wire wdiff_bus_fwft_cry_4_S ;
wire wdiff_bus_fwft_cry_4_Y ;
wire wdiff_bus_fwft_cry_5_Z ;
wire wdiff_bus_fwft_cry_5_S ;
wire wdiff_bus_fwft_cry_5_Y ;
wire wdiff_bus_fwft_cry_6_Z ;
wire wdiff_bus_fwft_cry_6_S ;
wire wdiff_bus_fwft_cry_6_Y ;
wire wdiff_bus_fwft_cry_7_Z ;
wire wdiff_bus_fwft_cry_7_S ;
wire wdiff_bus_fwft_cry_7_Y ;
wire wdiff_bus_fwft_cry_8_Z ;
wire wdiff_bus_fwft_cry_8_S ;
wire wdiff_bus_fwft_cry_8_Y ;
wire wdiff_bus_fwft_s_10_FCO ;
wire wdiff_bus_fwft_s_10_Y ;
wire wdiff_bus_fwft_cry_9_Z ;
wire wdiff_bus_fwft_cry_9_S ;
wire wdiff_bus_fwft_cry_9_Y ;
wire rptr_s_317_FCO ;
wire rptr_s_317_S ;
wire rptr_s_317_Y ;
wire emptyi_fwftlto10_4_Z ;
wire emptyi_fwftlto10_6_Z ;
wire empty_r10_0_a2_0_6 ;
wire empty_r10_0_a2_0_5 ;
wire emptyi_fwftlto10_8_Z ;
wire N_211 ;
wire empty_r_1_sqmuxa ;
wire empty_r9 ;
wire N_3 ;
wire N_2 ;
  CFG1 \genblk10.rptr_RNO[0]  (
	.A(rdiff_bus),
	.Y(rptr_s[0])
);
defparam \genblk10.rptr_RNO[0] .INIT=2'h1;
  CFG1 \genblk10.full_r_RNIBMJ1  (
	.A(COREFIFO_C0_0_0_FULL),
	.Y(COREFIFO_C0_0_0_FULL_i)
);
defparam \genblk10.full_r_RNIBMJ1 .INIT=2'h1;
// @71:823
  SLE \genblk10.memwaddr_r[9]  (
	.Q(fifo_MEMWADDR[9]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memwaddr_r_s[9]),
	.EN(COREFIFO_C0_0_0_FULL_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[8]  (
	.Q(fifo_MEMWADDR[8]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memwaddr_r_s[8]),
	.EN(COREFIFO_C0_0_0_FULL_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[7]  (
	.Q(fifo_MEMWADDR[7]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memwaddr_r_s[7]),
	.EN(COREFIFO_C0_0_0_FULL_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[6]  (
	.Q(fifo_MEMWADDR[6]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memwaddr_r_s[6]),
	.EN(COREFIFO_C0_0_0_FULL_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[5]  (
	.Q(fifo_MEMWADDR[5]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memwaddr_r_s[5]),
	.EN(COREFIFO_C0_0_0_FULL_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[4]  (
	.Q(fifo_MEMWADDR[4]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memwaddr_r_s[4]),
	.EN(COREFIFO_C0_0_0_FULL_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[3]  (
	.Q(fifo_MEMWADDR[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memwaddr_r_s[3]),
	.EN(COREFIFO_C0_0_0_FULL_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[2]  (
	.Q(fifo_MEMWADDR[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memwaddr_r_s[2]),
	.EN(COREFIFO_C0_0_0_FULL_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[1]  (
	.Q(fifo_MEMWADDR[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memwaddr_r_s[1]),
	.EN(COREFIFO_C0_0_0_FULL_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[0]  (
	.Q(fifo_MEMWADDR[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memwaddr_r_s[0]),
	.EN(COREFIFO_C0_0_0_FULL_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[9]  (
	.Q(fifo_MEMRADDR[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memraddr_r_s[9]),
	.EN(empty_r_RNIMC6S_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[8]  (
	.Q(fifo_MEMRADDR[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memraddr_r_s[8]),
	.EN(empty_r_RNIMC6S_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[7]  (
	.Q(fifo_MEMRADDR[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memraddr_r_s[7]),
	.EN(empty_r_RNIMC6S_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[6]  (
	.Q(fifo_MEMRADDR[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memraddr_r_s[6]),
	.EN(empty_r_RNIMC6S_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[5]  (
	.Q(fifo_MEMRADDR[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memraddr_r_s[5]),
	.EN(empty_r_RNIMC6S_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[4]  (
	.Q(fifo_MEMRADDR[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memraddr_r_s[4]),
	.EN(empty_r_RNIMC6S_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[3]  (
	.Q(fifo_MEMRADDR[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memraddr_r_s[3]),
	.EN(empty_r_RNIMC6S_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[2]  (
	.Q(fifo_MEMRADDR[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memraddr_r_s[2]),
	.EN(empty_r_RNIMC6S_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[1]  (
	.Q(fifo_MEMRADDR[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memraddr_r_s[1]),
	.EN(empty_r_RNIMC6S_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[0]  (
	.Q(fifo_MEMRADDR[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memraddr_r_s[0]),
	.EN(empty_r_RNIMC6S_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[10]  (
	.Q(rptr[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_s[10]),
	.EN(empty_r_RNIMC6S_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[9]  (
	.Q(rptr[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_s[9]),
	.EN(empty_r_RNIMC6S_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[8]  (
	.Q(rptr[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_s[8]),
	.EN(empty_r_RNIMC6S_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[7]  (
	.Q(rptr[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_s[7]),
	.EN(empty_r_RNIMC6S_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[6]  (
	.Q(rptr[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_s[6]),
	.EN(empty_r_RNIMC6S_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[5]  (
	.Q(rptr[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_s[5]),
	.EN(empty_r_RNIMC6S_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[4]  (
	.Q(rptr[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_s[4]),
	.EN(empty_r_RNIMC6S_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[3]  (
	.Q(rptr[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_s[3]),
	.EN(empty_r_RNIMC6S_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[2]  (
	.Q(rptr[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_s[2]),
	.EN(empty_r_RNIMC6S_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[1]  (
	.Q(rptr[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_s[1]),
	.EN(empty_r_RNIMC6S_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[0]  (
	.Q(rdiff_bus),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_s[0]),
	.EN(empty_r_RNIMC6S_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:717
  SLE \genblk10.empty_r  (
	.Q(EMPTY1),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(empty_r_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:717
  SLE \genblk10.empty_r_fwft  (
	.Q(empty_r_fwft),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(emptyi_fwft),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:784
  SLE \genblk10.full_r  (
	.Q(COREFIFO_C0_0_0_FULL),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(full_r_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[5]  (
	.Q(wptr_cmb_axb_5),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_cmb[5]),
	.EN(full_r_RNIIV34_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[4]  (
	.Q(wptr_cmb_axb_4),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_cmb[4]),
	.EN(full_r_RNIIV34_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[3]  (
	.Q(wptr_cmb_axb_3),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_cmb[3]),
	.EN(full_r_RNIIV34_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[2]  (
	.Q(wptr_cmb_axb_2),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_cmb[2]),
	.EN(full_r_RNIIV34_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[1]  (
	.Q(wptr_cmb_axb_1),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_cmb[1]),
	.EN(full_r_RNIIV34_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[0]  (
	.Q(wptr_cmb_axb_0),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_cmb[0]),
	.EN(full_r_RNIIV34_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[9]  (
	.Q(rptr_fwft_cmb_axb_9),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_fwft_cmb[9]),
	.EN(empty_r_fwft_RNIVVAA_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[8]  (
	.Q(rptr_fwft_cmb_axb_8),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_fwft_cmb[8]),
	.EN(empty_r_fwft_RNIVVAA_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[7]  (
	.Q(rptr_fwft_cmb_axb_7),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_fwft_cmb[7]),
	.EN(empty_r_fwft_RNIVVAA_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[6]  (
	.Q(rptr_fwft_cmb_axb_6),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_fwft_cmb[6]),
	.EN(empty_r_fwft_RNIVVAA_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[5]  (
	.Q(rptr_fwft_cmb_axb_5),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_fwft_cmb[5]),
	.EN(empty_r_fwft_RNIVVAA_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[4]  (
	.Q(rptr_fwft_cmb_axb_4),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_fwft_cmb[4]),
	.EN(empty_r_fwft_RNIVVAA_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[3]  (
	.Q(rptr_fwft_cmb_axb_3),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_fwft_cmb[3]),
	.EN(empty_r_fwft_RNIVVAA_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[2]  (
	.Q(rptr_fwft_cmb_axb_2),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_fwft_cmb[2]),
	.EN(empty_r_fwft_RNIVVAA_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[1]  (
	.Q(rptr_fwft_cmb_axb_1),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_fwft_cmb[1]),
	.EN(empty_r_fwft_RNIVVAA_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[0]  (
	.Q(rptr_fwft_cmb_axb_0),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rdiff_bus_fwft),
	.EN(empty_r_fwft_RNIVVAA_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[10]  (
	.Q(wptr_cmb_axb_10),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_cmb[10]),
	.EN(full_r_RNIIV34_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[9]  (
	.Q(wptr_cmb_axb_9),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_cmb[9]),
	.EN(full_r_RNIIV34_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[8]  (
	.Q(wptr_cmb_axb_8),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_cmb[8]),
	.EN(full_r_RNIIV34_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[7]  (
	.Q(wptr_cmb_axb_7),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_cmb[7]),
	.EN(full_r_RNIIV34_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[6]  (
	.Q(wptr_cmb_axb_6),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_cmb[6]),
	.EN(full_r_RNIIV34_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[2]  (
	.Q(wptr_gray[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[1]  (
	.Q(wptr_gray[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray_3_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[0]  (
	.Q(wptr_gray[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray_3_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[10]  (
	.Q(rptr_bin_sync2_fwft_Z[10]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_bin_sync_fwft[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[9]  (
	.Q(rptr_bin_sync2_fwft_Z[9]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_bin_sync_fwft[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[8]  (
	.Q(rptr_bin_sync2_fwft_Z[8]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_bin_sync_fwft[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[7]  (
	.Q(rptr_bin_sync2_fwft_Z[7]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_bin_sync_fwft[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[6]  (
	.Q(rptr_bin_sync2_fwft_Z[6]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_bin_sync_fwft[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[5]  (
	.Q(rptr_bin_sync2_fwft_Z[5]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_bin_sync_fwft[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[4]  (
	.Q(rptr_bin_sync2_fwft_Z[4]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_bin_sync_fwft[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[3]  (
	.Q(rptr_bin_sync2_fwft_Z[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_bin_sync_fwft[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[2]  (
	.Q(rptr_bin_sync2_fwft_Z[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_bin_sync_fwft[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[1]  (
	.Q(rptr_bin_sync2_fwft_Z[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_bin_sync_fwft[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[0]  (
	.Q(rptr_bin_sync2_fwft_Z[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_bin_sync_fwft[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[10]  (
	.Q(rptr_fwft_cmb_axb_10),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_fwft_cmb[10]),
	.EN(empty_r_fwft_RNIVVAA_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[6]  (
	.Q(rptr_gray_fwft[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[5]  (
	.Q(rptr_gray_fwft[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[4]  (
	.Q(rptr_gray_fwft[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[3]  (
	.Q(rptr_gray_fwft[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft_3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[2]  (
	.Q(rptr_gray_fwft[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[1]  (
	.Q(rptr_gray_fwft[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft_3_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[0]  (
	.Q(rptr_gray_fwft[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft_3_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[10]  (
	.Q(wptr_gray[10]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_cmb_axb_10),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[9]  (
	.Q(wptr_gray[9]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray_3_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[8]  (
	.Q(wptr_gray[8]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[7]  (
	.Q(wptr_gray[7]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[6]  (
	.Q(wptr_gray[6]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[5]  (
	.Q(wptr_gray[5]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[4]  (
	.Q(wptr_gray[4]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[3]  (
	.Q(wptr_gray[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray_3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[10]  (
	.Q(rptr_gray_fwft[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_fwft_cmb_axb_10),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[9]  (
	.Q(rptr_gray_fwft[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft_3_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[8]  (
	.Q(rptr_gray_fwft[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[7]  (
	.Q(rptr_gray_fwft[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[10]  (
	.Q(wptr_bin_sync2_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_bin_sync[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[9]  (
	.Q(wptr_bin_sync2_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_bin_sync[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[8]  (
	.Q(wptr_bin_sync2_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_bin_sync[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[7]  (
	.Q(wptr_bin_sync2_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_bin_sync[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[6]  (
	.Q(wptr_bin_sync2_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_bin_sync[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[5]  (
	.Q(wptr_bin_sync2_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_bin_sync[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[4]  (
	.Q(wptr_bin_sync2_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_bin_sync[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[3]  (
	.Q(wptr_bin_sync2_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_bin_sync[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[2]  (
	.Q(wptr_bin_sync2_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_bin_sync[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[1]  (
	.Q(wptr_bin_sync2_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_bin_sync[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[0]  (
	.Q(wptr_bin_sync2_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_bin_sync[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1046
  ARI1 \genblk10.empty_r_RNIMC6S  (
	.FCO(rdiff_bus_cry_0_cy),
	.S(empty_r_RNIMC6S_S),
	.Y(empty_r_RNIMC6S_Y),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk10.empty_r_RNIMC6S .INIT=20'h41500;
// @75:1046
  ARI1 \wptr_bin_sync2_RNID3EL1[0]  (
	.FCO(rdiff_bus_cry_0),
	.S(emptyilt10),
	.Y(wptr_bin_sync2_RNID3EL1_Y[0]),
	.B(wptr_bin_sync2_Z[0]),
	.C(GND),
	.D(GND),
	.A(rdiff_bus),
	.FCI(rdiff_bus_cry_0_cy)
);
defparam \wptr_bin_sync2_RNID3EL1[0] .INIT=20'h5AA55;
// @75:1046
  ARI1 \wptr_bin_sync2_RNI6SLE2[1]  (
	.FCO(rdiff_bus_cry_1),
	.S(rdiff_bus_Z[1]),
	.Y(wptr_bin_sync2_RNI6SLE2_Y[1]),
	.B(wptr_bin_sync2_Z[1]),
	.C(GND),
	.D(GND),
	.A(rptr[1]),
	.FCI(rdiff_bus_cry_0)
);
defparam \wptr_bin_sync2_RNI6SLE2[1] .INIT=20'h5AA55;
// @75:1046
  ARI1 \wptr_bin_sync2_RNI1NT73[2]  (
	.FCO(rdiff_bus_cry_2),
	.S(rdiff_bus_Z[2]),
	.Y(wptr_bin_sync2_RNI1NT73_Y[2]),
	.B(wptr_bin_sync2_Z[2]),
	.C(GND),
	.D(GND),
	.A(rptr[2]),
	.FCI(rdiff_bus_cry_1)
);
defparam \wptr_bin_sync2_RNI1NT73[2] .INIT=20'h5AA55;
// @75:1046
  ARI1 \wptr_bin_sync2_RNIUJ514[3]  (
	.FCO(rdiff_bus_cry_3),
	.S(rdiff_bus_Z[3]),
	.Y(wptr_bin_sync2_RNIUJ514_Y[3]),
	.B(wptr_bin_sync2_Z[3]),
	.C(GND),
	.D(GND),
	.A(rptr[3]),
	.FCI(rdiff_bus_cry_2)
);
defparam \wptr_bin_sync2_RNIUJ514[3] .INIT=20'h5AA55;
// @75:1046
  ARI1 \wptr_bin_sync2_RNITIDQ4[4]  (
	.FCO(rdiff_bus_cry_4),
	.S(rdiff_bus_Z[4]),
	.Y(wptr_bin_sync2_RNITIDQ4_Y[4]),
	.B(wptr_bin_sync2_Z[4]),
	.C(GND),
	.D(GND),
	.A(rptr[4]),
	.FCI(rdiff_bus_cry_3)
);
defparam \wptr_bin_sync2_RNITIDQ4[4] .INIT=20'h5AA55;
// @75:1046
  ARI1 \wptr_bin_sync2_RNIUJLJ5[5]  (
	.FCO(rdiff_bus_cry_5),
	.S(rdiff_bus_Z[5]),
	.Y(wptr_bin_sync2_RNIUJLJ5_Y[5]),
	.B(wptr_bin_sync2_Z[5]),
	.C(GND),
	.D(GND),
	.A(rptr[5]),
	.FCI(rdiff_bus_cry_4)
);
defparam \wptr_bin_sync2_RNIUJLJ5[5] .INIT=20'h5AA55;
// @75:1046
  ARI1 \wptr_bin_sync2_RNI1NTC6[6]  (
	.FCO(rdiff_bus_cry_6),
	.S(rdiff_bus_Z[6]),
	.Y(wptr_bin_sync2_RNI1NTC6_Y[6]),
	.B(wptr_bin_sync2_Z[6]),
	.C(GND),
	.D(GND),
	.A(rptr[6]),
	.FCI(rdiff_bus_cry_5)
);
defparam \wptr_bin_sync2_RNI1NTC6[6] .INIT=20'h5AA55;
// @75:1046
  ARI1 \wptr_bin_sync2_RNI6S567[7]  (
	.FCO(rdiff_bus_cry_7),
	.S(rdiff_bus_Z[7]),
	.Y(wptr_bin_sync2_RNI6S567_Y[7]),
	.B(wptr_bin_sync2_Z[7]),
	.C(GND),
	.D(GND),
	.A(rptr[7]),
	.FCI(rdiff_bus_cry_6)
);
defparam \wptr_bin_sync2_RNI6S567[7] .INIT=20'h5AA55;
// @75:1046
  ARI1 \wptr_bin_sync2_RNID3EV7[8]  (
	.FCO(rdiff_bus_cry_8),
	.S(rdiff_bus_Z[8]),
	.Y(wptr_bin_sync2_RNID3EV7_Y[8]),
	.B(wptr_bin_sync2_Z[8]),
	.C(GND),
	.D(GND),
	.A(rptr[8]),
	.FCI(rdiff_bus_cry_7)
);
defparam \wptr_bin_sync2_RNID3EV7[8] .INIT=20'h5AA55;
// @75:1046
  ARI1 \genblk10.empty_r10_0_a2_0_RNO  (
	.FCO(empty_r10_0_a2_0_RNO_FCO_2),
	.S(rdiff_bus_Z[10]),
	.Y(empty_r10_0_a2_0_RNO_Y_2),
	.B(rptr[10]),
	.C(wptr_bin_sync2_Z[10]),
	.D(GND),
	.A(VCC),
	.FCI(rdiff_bus_cry_9)
);
defparam \genblk10.empty_r10_0_a2_0_RNO .INIT=20'h49900;
// @75:1046
  ARI1 \wptr_bin_sync2_RNIMCMO8[9]  (
	.FCO(rdiff_bus_cry_9),
	.S(rdiff_bus_Z[9]),
	.Y(wptr_bin_sync2_RNIMCMO8_Y[9]),
	.B(wptr_bin_sync2_Z[9]),
	.C(GND),
	.D(GND),
	.A(rptr[9]),
	.FCI(rdiff_bus_cry_8)
);
defparam \wptr_bin_sync2_RNIMCMO8[9] .INIT=20'h5AA55;
// @71:281
  ARI1 \genblk10.full_r_RNIIV34  (
	.FCO(wptr_cmb_cry_0_cy),
	.S(full_r_RNIIV34_S),
	.Y(full_r_RNIIV34_Y),
	.B(COREFIFO_C0_0_0_FULL),
	.C(memwaddr_r_lcry_cy_Y),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk10.full_r_RNIIV34 .INIT=20'h44400;
// @71:281
  ARI1 \genblk10.wptr_RNIENQ9[0]  (
	.FCO(wptr_cmb_cry_0),
	.S(wptr_cmb[0]),
	.Y(wptr_RNIENQ9_Y[0]),
	.B(wptr_cmb_axb_0),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_0_cy)
);
defparam \genblk10.wptr_RNIENQ9[0] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNIBGHF[1]  (
	.FCO(wptr_cmb_cry_1),
	.S(wptr_cmb[1]),
	.Y(wptr_RNIBGHF_Y[1]),
	.B(wptr_cmb_axb_1),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_0)
);
defparam \genblk10.wptr_RNIBGHF[1] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNI9A8L[2]  (
	.FCO(wptr_cmb_cry_2),
	.S(wptr_cmb[2]),
	.Y(wptr_RNI9A8L_Y[2]),
	.B(wptr_cmb_axb_2),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_1)
);
defparam \genblk10.wptr_RNI9A8L[2] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNI85VQ[3]  (
	.FCO(wptr_cmb_cry_3),
	.S(wptr_cmb[3]),
	.Y(wptr_RNI85VQ_Y[3]),
	.B(wptr_cmb_axb_3),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_2)
);
defparam \genblk10.wptr_RNI85VQ[3] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNI81M01[4]  (
	.FCO(wptr_cmb_cry_4),
	.S(wptr_cmb[4]),
	.Y(wptr_RNI81M01_Y[4]),
	.B(wptr_cmb_axb_4),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_3)
);
defparam \genblk10.wptr_RNI81M01[4] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNI9UC61[5]  (
	.FCO(wptr_cmb_cry_5),
	.S(wptr_cmb[5]),
	.Y(wptr_RNI9UC61_Y[5]),
	.B(wptr_cmb_axb_5),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_4)
);
defparam \genblk10.wptr_RNI9UC61[5] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNIBS3C1[6]  (
	.FCO(wptr_cmb_cry_6),
	.S(wptr_cmb[6]),
	.Y(wptr_RNIBS3C1_Y[6]),
	.B(wptr_cmb_axb_6),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_5)
);
defparam \genblk10.wptr_RNIBS3C1[6] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNIERQH1[7]  (
	.FCO(wptr_cmb_cry_7),
	.S(wptr_cmb[7]),
	.Y(wptr_RNIERQH1_Y[7]),
	.B(wptr_cmb_axb_7),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_6)
);
defparam \genblk10.wptr_RNIERQH1[7] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNIIRHN1[8]  (
	.FCO(wptr_cmb_cry_8),
	.S(wptr_cmb[8]),
	.Y(wptr_RNIIRHN1_Y[8]),
	.B(wptr_cmb_axb_8),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_7)
);
defparam \genblk10.wptr_RNIIRHN1[8] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNI47N92[10]  (
	.FCO(wptr_RNI47N92_FCO[10]),
	.S(wptr_cmb[10]),
	.Y(wptr_RNI47N92_Y[10]),
	.B(wptr_cmb_axb_10),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_9)
);
defparam \genblk10.wptr_RNI47N92[10] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNINS8T1[9]  (
	.FCO(wptr_cmb_cry_9),
	.S(wptr_cmb[9]),
	.Y(wptr_RNINS8T1_Y[9]),
	.B(wptr_cmb_axb_9),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_8)
);
defparam \genblk10.wptr_RNINS8T1[9] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.empty_r_fwft_RNIVVAA  (
	.FCO(rptr_fwft_cmb_cry_0_cy),
	.S(empty_r_fwft_RNIVVAA_S),
	.Y(empty_r_fwft_RNIVVAA_Y),
	.B(Controler_0_SRC_1_Fifo_Read_Enable),
	.C(empty_r_fwft),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk10.empty_r_fwft_RNIVVAA .INIT=20'h42200;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNICP7H[0]  (
	.FCO(rptr_fwft_cmb_cry_0),
	.S(rdiff_bus_fwft),
	.Y(rptr_fwft_RNICP7H_Y[0]),
	.B(rptr_fwft_cmb_axb_0),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_0_cy)
);
defparam \genblk10.rptr_fwft_RNICP7H[0] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNIQJ4O[1]  (
	.FCO(rptr_fwft_cmb_cry_1),
	.S(rptr_fwft_cmb[1]),
	.Y(rptr_fwft_RNIQJ4O_Y[1]),
	.B(rptr_fwft_cmb_axb_1),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_0)
);
defparam \genblk10.rptr_fwft_RNIQJ4O[1] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNI9F1V[2]  (
	.FCO(rptr_fwft_cmb_cry_2),
	.S(rptr_fwft_cmb[2]),
	.Y(rptr_fwft_RNI9F1V_Y[2]),
	.B(rptr_fwft_cmb_axb_2),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_1)
);
defparam \genblk10.rptr_fwft_RNI9F1V[2] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNIPBU51[3]  (
	.FCO(rptr_fwft_cmb_cry_3),
	.S(rptr_fwft_cmb[3]),
	.Y(rptr_fwft_RNIPBU51_Y[3]),
	.B(rptr_fwft_cmb_axb_3),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_2)
);
defparam \genblk10.rptr_fwft_RNIPBU51[3] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNIA9RC1[4]  (
	.FCO(rptr_fwft_cmb_cry_4),
	.S(rptr_fwft_cmb[4]),
	.Y(rptr_fwft_RNIA9RC1_Y[4]),
	.B(rptr_fwft_cmb_axb_4),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_3)
);
defparam \genblk10.rptr_fwft_RNIA9RC1[4] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNIS7OJ1[5]  (
	.FCO(rptr_fwft_cmb_cry_5),
	.S(rptr_fwft_cmb[5]),
	.Y(rptr_fwft_RNIS7OJ1_Y[5]),
	.B(rptr_fwft_cmb_axb_5),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_4)
);
defparam \genblk10.rptr_fwft_RNIS7OJ1[5] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNIF7LQ1[6]  (
	.FCO(rptr_fwft_cmb_cry_6),
	.S(rptr_fwft_cmb[6]),
	.Y(rptr_fwft_RNIF7LQ1_Y[6]),
	.B(rptr_fwft_cmb_axb_6),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_5)
);
defparam \genblk10.rptr_fwft_RNIF7LQ1[6] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNI38I12[7]  (
	.FCO(rptr_fwft_cmb_cry_7),
	.S(rptr_fwft_cmb[7]),
	.Y(rptr_fwft_RNI38I12_Y[7]),
	.B(rptr_fwft_cmb_axb_7),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_6)
);
defparam \genblk10.rptr_fwft_RNI38I12[7] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNIO9F82[8]  (
	.FCO(rptr_fwft_cmb_cry_8),
	.S(rptr_fwft_cmb[8]),
	.Y(rptr_fwft_RNIO9F82_Y[8]),
	.B(rptr_fwft_cmb_axb_8),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_7)
);
defparam \genblk10.rptr_fwft_RNIO9F82[8] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNIC92J2[10]  (
	.FCO(rptr_fwft_RNIC92J2_FCO[10]),
	.S(rptr_fwft_cmb[10]),
	.Y(rptr_fwft_RNIC92J2_Y[10]),
	.B(rptr_fwft_cmb_axb_10),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_9)
);
defparam \genblk10.rptr_fwft_RNIC92J2[10] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNIECCF2[9]  (
	.FCO(rptr_fwft_cmb_cry_9),
	.S(rptr_fwft_cmb[9]),
	.Y(rptr_fwft_RNIECCF2_Y[9]),
	.B(rptr_fwft_cmb_axb_9),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_8)
);
defparam \genblk10.rptr_fwft_RNIECCF2[9] .INIT=20'h4AA00;
// @75:793
  ARI1 \genblk10.memraddr_r_RNI5G3K1[8]  (
	.FCO(memraddr_r_cry_cy),
	.S(memraddr_r_RNI5G3K1_S[8]),
	.Y(memraddr_r_RNI5G3K1_Y[8]),
	.B(fifo_MEMRADDR[8]),
	.C(fifo_MEMRADDR[9]),
	.D(memraddr_r_0_sqmuxa_0_51_a2_i_5),
	.A(memraddr_r_0_sqmuxa_0_51_a2_i_6),
	.FCI(VCC)
);
defparam \genblk10.memraddr_r_RNI5G3K1[8] .INIT=20'h4FFF7;
// @75:793
  ARI1 \genblk10.memraddr_r_RNIMJDD3[0]  (
	.FCO(memraddr_r_cry[0]),
	.S(memraddr_r_s[0]),
	.Y(memraddr_r_RNIMJDD3_Y[0]),
	.B(fifo_MEMRADDR[0]),
	.C(memraddr_r_RNI5G3K1_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_cy)
);
defparam \genblk10.memraddr_r_RNIMJDD3[0] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNI8ON65[1]  (
	.FCO(memraddr_r_cry[1]),
	.S(memraddr_r_s[1]),
	.Y(memraddr_r_RNI8ON65_Y[1]),
	.B(fifo_MEMRADDR[1]),
	.C(memraddr_r_RNI5G3K1_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[0])
);
defparam \genblk10.memraddr_r_RNI8ON65[1] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNIRT107[2]  (
	.FCO(memraddr_r_cry[2]),
	.S(memraddr_r_s[2]),
	.Y(memraddr_r_RNIRT107_Y[2]),
	.B(fifo_MEMRADDR[2]),
	.C(memraddr_r_RNI5G3K1_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[1])
);
defparam \genblk10.memraddr_r_RNIRT107[2] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNIF4CP8[3]  (
	.FCO(memraddr_r_cry[3]),
	.S(memraddr_r_s[3]),
	.Y(memraddr_r_RNIF4CP8_Y[3]),
	.B(fifo_MEMRADDR[3]),
	.C(memraddr_r_RNI5G3K1_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[2])
);
defparam \genblk10.memraddr_r_RNIF4CP8[3] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNI4CMIA[4]  (
	.FCO(memraddr_r_cry[4]),
	.S(memraddr_r_s[4]),
	.Y(memraddr_r_RNI4CMIA_Y[4]),
	.B(fifo_MEMRADDR[4]),
	.C(memraddr_r_RNI5G3K1_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[3])
);
defparam \genblk10.memraddr_r_RNI4CMIA[4] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNIQK0CC[5]  (
	.FCO(memraddr_r_cry[5]),
	.S(memraddr_r_s[5]),
	.Y(memraddr_r_RNIQK0CC_Y[5]),
	.B(fifo_MEMRADDR[5]),
	.C(memraddr_r_RNI5G3K1_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[4])
);
defparam \genblk10.memraddr_r_RNIQK0CC[5] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNIHUA5E[6]  (
	.FCO(memraddr_r_cry[6]),
	.S(memraddr_r_s[6]),
	.Y(memraddr_r_RNIHUA5E_Y[6]),
	.B(fifo_MEMRADDR[6]),
	.C(memraddr_r_RNI5G3K1_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[5])
);
defparam \genblk10.memraddr_r_RNIHUA5E[6] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNI99LUF[7]  (
	.FCO(memraddr_r_cry[7]),
	.S(memraddr_r_s[7]),
	.Y(memraddr_r_RNI99LUF_Y[7]),
	.B(fifo_MEMRADDR[7]),
	.C(memraddr_r_RNI5G3K1_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[6])
);
defparam \genblk10.memraddr_r_RNI99LUF[7] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNO[9]  (
	.FCO(memraddr_r_RNO_FCO[9]),
	.S(memraddr_r_s[9]),
	.Y(memraddr_r_RNO_Y[9]),
	.B(fifo_MEMRADDR[9]),
	.C(memraddr_r_RNI5G3K1_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[8])
);
defparam \genblk10.memraddr_r_RNO[9] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNI2LVNH[8]  (
	.FCO(memraddr_r_cry[8]),
	.S(memraddr_r_s[8]),
	.Y(memraddr_r_RNI2LVNH_Y[8]),
	.B(fifo_MEMRADDR[8]),
	.C(memraddr_r_RNI5G3K1_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[7])
);
defparam \genblk10.memraddr_r_RNI2LVNH[8] .INIT=20'h48800;
// @107:181
  ARI1 \genblk10.memwaddr_r_lcry_cy  (
	.FCO(memwaddr_r_lcry_cy),
	.S(memwaddr_r_lcry_cy_S),
	.Y(memwaddr_r_lcry_cy_Y),
	.B(state_reg_0),
	.C(UART_RX_Protocol_0_Fifo_Write_Data_0),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk10.memwaddr_r_lcry_cy .INIT=20'h4EE00;
// @107:181
  ARI1 \genblk10.memwaddr_r_RNI56QP4[0]  (
	.FCO(memwaddr_r),
	.S(memwaddr_r_RNI56QP4_S[0]),
	.Y(memwaddr_r_RNI56QP4_Y[0]),
	.B(N_104_4),
	.C(N_104_5),
	.D(N_104_6),
	.A(memwaddr_r_lcry_cy_Y),
	.FCI(memwaddr_r_lcry_cy)
);
defparam \genblk10.memwaddr_r_RNI56QP4[0] .INIT=20'h47FFF;
// @107:181
  ARI1 \genblk10.memwaddr_r_RNIRCG2A[0]  (
	.FCO(memwaddr_r_cry[0]),
	.S(memwaddr_r_s[0]),
	.Y(memwaddr_r_RNIRCG2A_Y[0]),
	.B(fifo_MEMWADDR[0]),
	.C(memwaddr_r_RNI56QP4_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r)
);
defparam \genblk10.memwaddr_r_RNIRCG2A[0] .INIT=20'h48800;
// @107:181
  ARI1 \genblk10.memwaddr_r_RNIIK6BF[1]  (
	.FCO(memwaddr_r_cry[1]),
	.S(memwaddr_r_s[1]),
	.Y(memwaddr_r_RNIIK6BF_Y[1]),
	.B(fifo_MEMWADDR[1]),
	.C(memwaddr_r_RNI56QP4_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[0])
);
defparam \genblk10.memwaddr_r_RNIIK6BF[1] .INIT=20'h48800;
// @107:181
  ARI1 \genblk10.memwaddr_r_RNIATSJK[2]  (
	.FCO(memwaddr_r_cry[2]),
	.S(memwaddr_r_s[2]),
	.Y(memwaddr_r_RNIATSJK_Y[2]),
	.B(fifo_MEMWADDR[2]),
	.C(memwaddr_r_RNI56QP4_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[1])
);
defparam \genblk10.memwaddr_r_RNIATSJK[2] .INIT=20'h48800;
// @107:181
  ARI1 \genblk10.memwaddr_r_RNI37JSP[3]  (
	.FCO(memwaddr_r_cry[3]),
	.S(memwaddr_r_s[3]),
	.Y(memwaddr_r_RNI37JSP_Y[3]),
	.B(fifo_MEMWADDR[3]),
	.C(memwaddr_r_RNI56QP4_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[2])
);
defparam \genblk10.memwaddr_r_RNI37JSP[3] .INIT=20'h48800;
// @107:181
  ARI1 \genblk10.memwaddr_r_RNITH95V[4]  (
	.FCO(memwaddr_r_cry[4]),
	.S(memwaddr_r_s[4]),
	.Y(memwaddr_r_RNITH95V_Y[4]),
	.B(fifo_MEMWADDR[4]),
	.C(memwaddr_r_RNI56QP4_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[3])
);
defparam \genblk10.memwaddr_r_RNITH95V[4] .INIT=20'h48800;
// @107:181
  ARI1 \genblk10.memwaddr_r_RNIOTVD41[5]  (
	.FCO(memwaddr_r_cry[5]),
	.S(memwaddr_r_s[5]),
	.Y(memwaddr_r_RNIOTVD41_Y[5]),
	.B(fifo_MEMWADDR[5]),
	.C(memwaddr_r_RNI56QP4_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[4])
);
defparam \genblk10.memwaddr_r_RNIOTVD41[5] .INIT=20'h48800;
// @107:181
  ARI1 \genblk10.memwaddr_r_RNIKAMM91[6]  (
	.FCO(memwaddr_r_cry[6]),
	.S(memwaddr_r_s[6]),
	.Y(memwaddr_r_RNIKAMM91_Y[6]),
	.B(fifo_MEMWADDR[6]),
	.C(memwaddr_r_RNI56QP4_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[5])
);
defparam \genblk10.memwaddr_r_RNIKAMM91[6] .INIT=20'h48800;
// @107:181
  ARI1 \genblk10.memwaddr_r_RNIHOCVE1[7]  (
	.FCO(memwaddr_r_cry[7]),
	.S(memwaddr_r_s[7]),
	.Y(memwaddr_r_RNIHOCVE1_Y[7]),
	.B(fifo_MEMWADDR[7]),
	.C(memwaddr_r_RNI56QP4_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[6])
);
defparam \genblk10.memwaddr_r_RNIHOCVE1[7] .INIT=20'h48800;
// @107:181
  ARI1 \genblk10.memwaddr_r_RNO[9]  (
	.FCO(memwaddr_r_RNO_FCO[9]),
	.S(memwaddr_r_s[9]),
	.Y(memwaddr_r_RNO_Y[9]),
	.B(fifo_MEMWADDR[9]),
	.C(memwaddr_r_RNI56QP4_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[8])
);
defparam \genblk10.memwaddr_r_RNO[9] .INIT=20'h48800;
// @107:181
  ARI1 \genblk10.memwaddr_r_RNIF738K1[8]  (
	.FCO(memwaddr_r_cry[8]),
	.S(memwaddr_r_s[8]),
	.Y(memwaddr_r_RNIF738K1_Y[8]),
	.B(fifo_MEMWADDR[8]),
	.C(memwaddr_r_RNI56QP4_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[7])
);
defparam \genblk10.memwaddr_r_RNIF738K1[8] .INIT=20'h48800;
// @71:395
  ARI1 rdiff_bus_fwft_cry_0 (
	.FCO(rdiff_bus_fwft_cry_0_Z),
	.S(rdiff_bus_fwft_cry_0_S),
	.Y(rdiff_bus_fwft_cry_0_Y),
	.B(wptr_bin_sync2_Z[0]),
	.C(GND),
	.D(GND),
	.A(rdiff_bus_fwft),
	.FCI(GND)
);
defparam rdiff_bus_fwft_cry_0.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_1 (
	.FCO(rdiff_bus_fwft_cry_1_Z),
	.S(rdiff_bus_fwft_Z[1]),
	.Y(rdiff_bus_fwft_cry_1_Y),
	.B(wptr_bin_sync2_Z[1]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[1]),
	.FCI(rdiff_bus_fwft_cry_0_Z)
);
defparam rdiff_bus_fwft_cry_1.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_2 (
	.FCO(rdiff_bus_fwft_cry_2_Z),
	.S(rdiff_bus_fwft_Z[2]),
	.Y(rdiff_bus_fwft_cry_2_Y),
	.B(wptr_bin_sync2_Z[2]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[2]),
	.FCI(rdiff_bus_fwft_cry_1_Z)
);
defparam rdiff_bus_fwft_cry_2.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_3 (
	.FCO(rdiff_bus_fwft_cry_3_Z),
	.S(rdiff_bus_fwft_Z[3]),
	.Y(rdiff_bus_fwft_cry_3_Y),
	.B(wptr_bin_sync2_Z[3]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[3]),
	.FCI(rdiff_bus_fwft_cry_2_Z)
);
defparam rdiff_bus_fwft_cry_3.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_4 (
	.FCO(rdiff_bus_fwft_cry_4_Z),
	.S(rdiff_bus_fwft_Z[4]),
	.Y(rdiff_bus_fwft_cry_4_Y),
	.B(wptr_bin_sync2_Z[4]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[4]),
	.FCI(rdiff_bus_fwft_cry_3_Z)
);
defparam rdiff_bus_fwft_cry_4.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_5 (
	.FCO(rdiff_bus_fwft_cry_5_Z),
	.S(rdiff_bus_fwft_Z[5]),
	.Y(rdiff_bus_fwft_cry_5_Y),
	.B(wptr_bin_sync2_Z[5]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[5]),
	.FCI(rdiff_bus_fwft_cry_4_Z)
);
defparam rdiff_bus_fwft_cry_5.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_6 (
	.FCO(rdiff_bus_fwft_cry_6_Z),
	.S(rdiff_bus_fwft_Z[6]),
	.Y(rdiff_bus_fwft_cry_6_Y),
	.B(wptr_bin_sync2_Z[6]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[6]),
	.FCI(rdiff_bus_fwft_cry_5_Z)
);
defparam rdiff_bus_fwft_cry_6.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_7 (
	.FCO(rdiff_bus_fwft_cry_7_Z),
	.S(rdiff_bus_fwft_Z[7]),
	.Y(rdiff_bus_fwft_cry_7_Y),
	.B(wptr_bin_sync2_Z[7]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[7]),
	.FCI(rdiff_bus_fwft_cry_6_Z)
);
defparam rdiff_bus_fwft_cry_7.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_8 (
	.FCO(rdiff_bus_fwft_cry_8_Z),
	.S(rdiff_bus_fwft_Z[8]),
	.Y(rdiff_bus_fwft_cry_8_Y),
	.B(wptr_bin_sync2_Z[8]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[8]),
	.FCI(rdiff_bus_fwft_cry_7_Z)
);
defparam rdiff_bus_fwft_cry_8.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_s_10 (
	.FCO(rdiff_bus_fwft_s_10_FCO),
	.S(rdiff_bus_fwft_Z[10]),
	.Y(rdiff_bus_fwft_s_10_Y),
	.B(rptr_fwft_cmb[10]),
	.C(wptr_bin_sync2_Z[10]),
	.D(GND),
	.A(VCC),
	.FCI(rdiff_bus_fwft_cry_9_Z)
);
defparam rdiff_bus_fwft_s_10.INIT=20'h49900;
// @71:395
  ARI1 rdiff_bus_fwft_cry_9 (
	.FCO(rdiff_bus_fwft_cry_9_Z),
	.S(rdiff_bus_fwft_Z[9]),
	.Y(rdiff_bus_fwft_cry_9_Y),
	.B(wptr_bin_sync2_Z[9]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[9]),
	.FCI(rdiff_bus_fwft_cry_8_Z)
);
defparam rdiff_bus_fwft_cry_9.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_0 (
	.FCO(wdiff_bus_fwft_cry_0_Z),
	.S(wdiff_bus_fwft_cry_0_S),
	.Y(wdiff_bus_fwft_cry_0_Y),
	.B(rptr_bin_sync2_fwft_Z[0]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[0]),
	.FCI(VCC)
);
defparam wdiff_bus_fwft_cry_0.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_1 (
	.FCO(wdiff_bus_fwft_cry_1_Z),
	.S(wdiff_bus_fwft_cry_1_S),
	.Y(wdiff_bus_fwft_cry_1_Y),
	.B(rptr_bin_sync2_fwft_Z[1]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[1]),
	.FCI(wdiff_bus_fwft_cry_0_Z)
);
defparam wdiff_bus_fwft_cry_1.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_2 (
	.FCO(wdiff_bus_fwft_cry_2_Z),
	.S(wdiff_bus_fwft_cry_2_S),
	.Y(wdiff_bus_fwft_cry_2_Y),
	.B(rptr_bin_sync2_fwft_Z[2]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[2]),
	.FCI(wdiff_bus_fwft_cry_1_Z)
);
defparam wdiff_bus_fwft_cry_2.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_3 (
	.FCO(wdiff_bus_fwft_cry_3_Z),
	.S(wdiff_bus_fwft_cry_3_S),
	.Y(wdiff_bus_fwft_cry_3_Y),
	.B(rptr_bin_sync2_fwft_Z[3]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[3]),
	.FCI(wdiff_bus_fwft_cry_2_Z)
);
defparam wdiff_bus_fwft_cry_3.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_4 (
	.FCO(wdiff_bus_fwft_cry_4_Z),
	.S(wdiff_bus_fwft_cry_4_S),
	.Y(wdiff_bus_fwft_cry_4_Y),
	.B(rptr_bin_sync2_fwft_Z[4]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[4]),
	.FCI(wdiff_bus_fwft_cry_3_Z)
);
defparam wdiff_bus_fwft_cry_4.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_5 (
	.FCO(wdiff_bus_fwft_cry_5_Z),
	.S(wdiff_bus_fwft_cry_5_S),
	.Y(wdiff_bus_fwft_cry_5_Y),
	.B(rptr_bin_sync2_fwft_Z[5]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[5]),
	.FCI(wdiff_bus_fwft_cry_4_Z)
);
defparam wdiff_bus_fwft_cry_5.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_6 (
	.FCO(wdiff_bus_fwft_cry_6_Z),
	.S(wdiff_bus_fwft_cry_6_S),
	.Y(wdiff_bus_fwft_cry_6_Y),
	.B(rptr_bin_sync2_fwft_Z[6]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[6]),
	.FCI(wdiff_bus_fwft_cry_5_Z)
);
defparam wdiff_bus_fwft_cry_6.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_7 (
	.FCO(wdiff_bus_fwft_cry_7_Z),
	.S(wdiff_bus_fwft_cry_7_S),
	.Y(wdiff_bus_fwft_cry_7_Y),
	.B(rptr_bin_sync2_fwft_Z[7]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[7]),
	.FCI(wdiff_bus_fwft_cry_6_Z)
);
defparam wdiff_bus_fwft_cry_7.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_8 (
	.FCO(wdiff_bus_fwft_cry_8_Z),
	.S(wdiff_bus_fwft_cry_8_S),
	.Y(wdiff_bus_fwft_cry_8_Y),
	.B(rptr_bin_sync2_fwft_Z[8]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[8]),
	.FCI(wdiff_bus_fwft_cry_7_Z)
);
defparam wdiff_bus_fwft_cry_8.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_s_10 (
	.FCO(wdiff_bus_fwft_s_10_FCO),
	.S(full_r_3),
	.Y(wdiff_bus_fwft_s_10_Y),
	.B(rptr_bin_sync2_fwft_Z[10]),
	.C(wptr_cmb[10]),
	.D(GND),
	.A(VCC),
	.FCI(wdiff_bus_fwft_cry_9_Z)
);
defparam wdiff_bus_fwft_s_10.INIT=20'h49900;
// @71:396
  ARI1 wdiff_bus_fwft_cry_9 (
	.FCO(wdiff_bus_fwft_cry_9_Z),
	.S(wdiff_bus_fwft_cry_9_S),
	.Y(wdiff_bus_fwft_cry_9_Y),
	.B(rptr_bin_sync2_fwft_Z[9]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[9]),
	.FCI(wdiff_bus_fwft_cry_8_Z)
);
defparam wdiff_bus_fwft_cry_9.INIT=20'h5AA55;
// @71:686
  ARI1 \genblk10.rptr_s_317  (
	.FCO(rptr_s_317_FCO),
	.S(rptr_s_317_S),
	.Y(rptr_s_317_Y),
	.B(rdiff_bus),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk10.rptr_s_317 .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_cry[1]  (
	.FCO(rptr_cry[1]),
	.S(rptr_s[1]),
	.Y(rptr_cry_Y_2[1]),
	.B(rptr[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_s_317_FCO)
);
defparam \genblk10.rptr_cry[1] .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_cry[2]  (
	.FCO(rptr_cry[2]),
	.S(rptr_s[2]),
	.Y(rptr_cry_Y_2[2]),
	.B(rptr[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cry[1])
);
defparam \genblk10.rptr_cry[2] .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_cry[3]  (
	.FCO(rptr_cry[3]),
	.S(rptr_s[3]),
	.Y(rptr_cry_Y_2[3]),
	.B(rptr[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cry[2])
);
defparam \genblk10.rptr_cry[3] .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_cry[4]  (
	.FCO(rptr_cry[4]),
	.S(rptr_s[4]),
	.Y(rptr_cry_Y_2[4]),
	.B(rptr[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cry[3])
);
defparam \genblk10.rptr_cry[4] .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_cry[5]  (
	.FCO(rptr_cry[5]),
	.S(rptr_s[5]),
	.Y(rptr_cry_Y_2[5]),
	.B(rptr[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cry[4])
);
defparam \genblk10.rptr_cry[5] .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_cry[6]  (
	.FCO(rptr_cry[6]),
	.S(rptr_s[6]),
	.Y(rptr_cry_Y_2[6]),
	.B(rptr[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cry[5])
);
defparam \genblk10.rptr_cry[6] .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_cry[7]  (
	.FCO(rptr_cry[7]),
	.S(rptr_s[7]),
	.Y(rptr_cry_Y_2[7]),
	.B(rptr[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cry[6])
);
defparam \genblk10.rptr_cry[7] .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_cry[8]  (
	.FCO(rptr_cry[8]),
	.S(rptr_s[8]),
	.Y(rptr_cry_Y_2[8]),
	.B(rptr[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cry[7])
);
defparam \genblk10.rptr_cry[8] .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_s[10]  (
	.FCO(rptr_s_FCO_2[10]),
	.S(rptr_s[10]),
	.Y(rptr_s_Y_2[10]),
	.B(rptr[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cry[9])
);
defparam \genblk10.rptr_s[10] .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_cry[9]  (
	.FCO(rptr_cry[9]),
	.S(rptr_s[9]),
	.Y(rptr_cry_Y_2[9]),
	.B(rptr[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cry[8])
);
defparam \genblk10.rptr_cry[9] .INIT=20'h4AA00;
// @71:326
  CFG2 emptyi_fwftlto10_4 (
	.A(rdiff_bus_fwft_Z[9]),
	.B(rdiff_bus_fwft_Z[8]),
	.Y(emptyi_fwftlto10_4_Z)
);
defparam emptyi_fwftlto10_4.INIT=4'h8;
// @71:823
  CFG2 \genblk10.memwaddr_r_RNIJIOT[8]  (
	.A(fifo_MEMWADDR[8]),
	.B(fifo_MEMWADDR[9]),
	.Y(N_104_4)
);
defparam \genblk10.memwaddr_r_RNIJIOT[8] .INIT=4'h8;
// @71:709
  CFG2 \rptr_gray_fwft_3[0]  (
	.A(rptr_fwft_cmb_axb_1),
	.B(rptr_fwft_cmb_axb_0),
	.Y(rptr_gray_fwft_3_Z[0])
);
defparam \rptr_gray_fwft_3[0] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[1]  (
	.A(rptr_fwft_cmb_axb_1),
	.B(rptr_fwft_cmb_axb_2),
	.Y(rptr_gray_fwft_3_Z[1])
);
defparam \rptr_gray_fwft_3[1] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[2]  (
	.A(rptr_fwft_cmb_axb_2),
	.B(rptr_fwft_cmb_axb_3),
	.Y(rptr_gray_fwft_3_Z[2])
);
defparam \rptr_gray_fwft_3[2] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[3]  (
	.A(rptr_fwft_cmb_axb_3),
	.B(rptr_fwft_cmb_axb_4),
	.Y(rptr_gray_fwft_3_Z[3])
);
defparam \rptr_gray_fwft_3[3] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[4]  (
	.A(rptr_fwft_cmb_axb_4),
	.B(rptr_fwft_cmb_axb_5),
	.Y(rptr_gray_fwft_3_Z[4])
);
defparam \rptr_gray_fwft_3[4] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[5]  (
	.A(rptr_fwft_cmb_axb_5),
	.B(rptr_fwft_cmb_axb_6),
	.Y(rptr_gray_fwft_3_Z[5])
);
defparam \rptr_gray_fwft_3[5] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[6]  (
	.A(rptr_fwft_cmb_axb_6),
	.B(rptr_fwft_cmb_axb_7),
	.Y(rptr_gray_fwft_3_Z[6])
);
defparam \rptr_gray_fwft_3[6] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[7]  (
	.A(rptr_fwft_cmb_axb_7),
	.B(rptr_fwft_cmb_axb_8),
	.Y(rptr_gray_fwft_3_Z[7])
);
defparam \rptr_gray_fwft_3[7] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[8]  (
	.A(rptr_fwft_cmb_axb_8),
	.B(rptr_fwft_cmb_axb_9),
	.Y(rptr_gray_fwft_3_Z[8])
);
defparam \rptr_gray_fwft_3[8] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[9]  (
	.A(rptr_fwft_cmb_axb_9),
	.B(rptr_fwft_cmb_axb_10),
	.Y(rptr_gray_fwft_3_Z[9])
);
defparam \rptr_gray_fwft_3[9] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[0]  (
	.A(wptr_cmb_axb_1),
	.B(wptr_cmb_axb_0),
	.Y(wptr_gray_3_Z[0])
);
defparam \wptr_gray_3[0] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[1]  (
	.A(wptr_cmb_axb_1),
	.B(wptr_cmb_axb_2),
	.Y(wptr_gray_3_Z[1])
);
defparam \wptr_gray_3[1] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[2]  (
	.A(wptr_cmb_axb_2),
	.B(wptr_cmb_axb_3),
	.Y(wptr_gray_3_Z[2])
);
defparam \wptr_gray_3[2] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[3]  (
	.A(wptr_cmb_axb_3),
	.B(wptr_cmb_axb_4),
	.Y(wptr_gray_3_Z[3])
);
defparam \wptr_gray_3[3] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[4]  (
	.A(wptr_cmb_axb_4),
	.B(wptr_cmb_axb_5),
	.Y(wptr_gray_3_Z[4])
);
defparam \wptr_gray_3[4] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[5]  (
	.A(wptr_cmb_axb_5),
	.B(wptr_cmb_axb_6),
	.Y(wptr_gray_3_Z[5])
);
defparam \wptr_gray_3[5] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[6]  (
	.A(wptr_cmb_axb_6),
	.B(wptr_cmb_axb_7),
	.Y(wptr_gray_3_Z[6])
);
defparam \wptr_gray_3[6] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[7]  (
	.A(wptr_cmb_axb_7),
	.B(wptr_cmb_axb_8),
	.Y(wptr_gray_3_Z[7])
);
defparam \wptr_gray_3[7] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[8]  (
	.A(wptr_cmb_axb_8),
	.B(wptr_cmb_axb_9),
	.Y(wptr_gray_3_Z[8])
);
defparam \wptr_gray_3[8] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[9]  (
	.A(wptr_cmb_axb_9),
	.B(wptr_cmb_axb_10),
	.Y(wptr_gray_3_Z[9])
);
defparam \wptr_gray_3[9] .INIT=4'h6;
// @71:326
  CFG4 emptyi_fwftlto10_6 (
	.A(rdiff_bus_fwft_Z[2]),
	.B(rdiff_bus_fwft_Z[3]),
	.C(rdiff_bus_fwft_Z[4]),
	.D(rdiff_bus_fwft_Z[5]),
	.Y(emptyi_fwftlto10_6_Z)
);
defparam emptyi_fwftlto10_6.INIT=16'h8000;
// @71:730
  CFG4 \genblk10.empty_r10_0_a2_0_6  (
	.A(rdiff_bus_Z[5]),
	.B(rdiff_bus_Z[6]),
	.C(rdiff_bus_Z[7]),
	.D(rdiff_bus_Z[8]),
	.Y(empty_r10_0_a2_0_6)
);
defparam \genblk10.empty_r10_0_a2_0_6 .INIT=16'h8000;
// @71:730
  CFG4 \genblk10.empty_r10_0_a2_0_5  (
	.A(rdiff_bus_Z[1]),
	.B(rdiff_bus_Z[2]),
	.C(rdiff_bus_Z[3]),
	.D(rdiff_bus_Z[4]),
	.Y(empty_r10_0_a2_0_5)
);
defparam \genblk10.empty_r10_0_a2_0_5 .INIT=16'h8000;
// @75:793
  CFG4 \genblk10.memraddr_r_RNI64RK[4]  (
	.A(fifo_MEMRADDR[7]),
	.B(fifo_MEMRADDR[6]),
	.C(fifo_MEMRADDR[5]),
	.D(fifo_MEMRADDR[4]),
	.Y(memraddr_r_0_sqmuxa_0_51_a2_i_6)
);
defparam \genblk10.memraddr_r_RNI64RK[4] .INIT=16'h7FFF;
// @75:793
  CFG4 \genblk10.memraddr_r_RNIMJQK[0]  (
	.A(fifo_MEMRADDR[3]),
	.B(fifo_MEMRADDR[2]),
	.C(fifo_MEMRADDR[1]),
	.D(fifo_MEMRADDR[0]),
	.Y(memraddr_r_0_sqmuxa_0_51_a2_i_5)
);
defparam \genblk10.memraddr_r_RNIMJQK[0] .INIT=16'h7FFF;
// @71:823
  CFG4 \genblk10.memwaddr_r_RNIQOGR1[4]  (
	.A(fifo_MEMWADDR[7]),
	.B(fifo_MEMWADDR[6]),
	.C(fifo_MEMWADDR[5]),
	.D(fifo_MEMWADDR[4]),
	.Y(N_104_6)
);
defparam \genblk10.memwaddr_r_RNIQOGR1[4] .INIT=16'h8000;
// @71:823
  CFG4 \genblk10.memwaddr_r_RNIA8GR1[0]  (
	.A(fifo_MEMWADDR[3]),
	.B(fifo_MEMWADDR[2]),
	.C(fifo_MEMWADDR[1]),
	.D(fifo_MEMWADDR[0]),
	.Y(N_104_5)
);
defparam \genblk10.memwaddr_r_RNIA8GR1[0] .INIT=16'h8000;
// @71:326
  CFG4 emptyi_fwftlto10_8 (
	.A(rdiff_bus_fwft_Z[1]),
	.B(rdiff_bus_fwft_cry_0_Y),
	.C(emptyi_fwftlto10_6_Z),
	.D(rdiff_bus_fwft_Z[10]),
	.Y(emptyi_fwftlto10_8_Z)
);
defparam emptyi_fwftlto10_8.INIT=16'h8000;
// @71:730
  CFG4 \genblk10.empty_r10_0_a2_0  (
	.A(rdiff_bus_Z[9]),
	.B(rdiff_bus_Z[10]),
	.C(empty_r10_0_a2_0_5),
	.D(empty_r10_0_a2_0_6),
	.Y(N_211)
);
defparam \genblk10.empty_r10_0_a2_0 .INIT=16'h8000;
// @71:326
  CFG4 emptyi_fwftlto10 (
	.A(rdiff_bus_fwft_Z[6]),
	.B(rdiff_bus_fwft_Z[7]),
	.C(emptyi_fwftlto10_4_Z),
	.D(emptyi_fwftlto10_8_Z),
	.Y(emptyi_fwft)
);
defparam emptyi_fwftlto10.INIT=16'h8000;
// @71:730
  CFG3 \genblk10.empty_r10_0_a2  (
	.A(N_211),
	.B(empty_r_RNIMC6S_Y),
	.C(emptyilt10),
	.Y(empty_r_1_sqmuxa)
);
defparam \genblk10.empty_r10_0_a2 .INIT=8'h02;
// @71:730
  CFG3 \genblk10.empty_r9_0_a2  (
	.A(N_211),
	.B(empty_r_RNIMC6S_Y),
	.C(emptyilt10),
	.Y(empty_r9)
);
defparam \genblk10.empty_r9_0_a2 .INIT=8'h80;
// @71:719
  CFG4 \genblk10.empty_r_4_f0  (
	.A(N_211),
	.B(emptyilt10),
	.C(empty_r_1_sqmuxa),
	.D(empty_r9),
	.Y(empty_r_4)
);
defparam \genblk10.empty_r_4_f0 .INIT=16'h0F08;
// @71:458
  COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_3 Wr_corefifo_NstagesSync (
	.wptr_gray_sync(wptr_gray_sync[9:0]),
	.wptr_bin_sync_0(wptr_bin_sync[10]),
	.wptr_gray(wptr_gray[10:0]),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK),
	.dff_arst(dff_arst)
);
// @71:501
  COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top Wr_corefifo_grayToBinConv (
	.wptr_bin_sync(wptr_bin_sync[10:0]),
	.wptr_gray_sync(wptr_gray_sync[9:0])
);
// @71:547
  COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_3 Rd_corefifo_NstagesSync_fwft (
	.rptr_gray_sync_fwft(rptr_gray_sync_fwft[9:0]),
	.rptr_bin_sync_fwft_0(rptr_bin_sync_fwft[10]),
	.rptr_gray_fwft(rptr_gray_fwft[10:0]),
	.Chain_0(Chain_0),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK)
);
// @71:562
  COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0 Rd_grayToBinConv_fwft (
	.rptr_bin_sync_fwft(rptr_bin_sync_fwft[10:0]),
	.rptr_gray_sync_fwft(rptr_gray_sync_fwft[9:0])
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_1 */

module COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0_1 (
  int_MEMRD_fwft_1,
  int_MEMRD_fwft_1_i_m2,
  UART_Protocol_0_RX_Fifo_Data,
  EMPTY1,
  Controler_0_SRC_1_Fifo_Read_Enable,
  N_115,
  N_126,
  N_125,
  N_117,
  N_116,
  N_129,
  N_897,
  empty_r_RNIMC6S_Y,
  fifo_valid_1z,
  middle_valid_1z,
  Clock_Reset_0_Main_CLOCK,
  dff_arst,
  UART_Protocol_0_RX_FIFO_EMPTY
)
;
input [38:14] int_MEMRD_fwft_1 ;
input [11:2] int_MEMRD_fwft_1_i_m2 ;
output [39:0] UART_Protocol_0_RX_Fifo_Data ;
input EMPTY1 ;
input Controler_0_SRC_1_Fifo_Read_Enable ;
input N_115 ;
input N_126 ;
input N_125 ;
input N_117 ;
input N_116 ;
input N_129 ;
input N_897 ;
input empty_r_RNIMC6S_Y ;
output fifo_valid_1z ;
output middle_valid_1z ;
input Clock_Reset_0_Main_CLOCK ;
input dff_arst ;
output UART_Protocol_0_RX_FIFO_EMPTY ;
wire EMPTY1 ;
wire Controler_0_SRC_1_Fifo_Read_Enable ;
wire N_115 ;
wire N_126 ;
wire N_125 ;
wire N_117 ;
wire N_116 ;
wire N_129 ;
wire N_897 ;
wire empty_r_RNIMC6S_Y ;
wire fifo_valid_1z ;
wire middle_valid_1z ;
wire Clock_Reset_0_Main_CLOCK ;
wire dff_arst ;
wire UART_Protocol_0_RX_FIFO_EMPTY ;
wire [39:2] dout_4_i_m2_Z;
wire [38:14] dout_4_Z;
wire [39:0] middle_dout_Z;
wire N_64_i ;
wire update_dout_i ;
wire GND ;
wire N_140_i ;
wire VCC ;
wire dout_valid_Z ;
wire N_60_i ;
wire un4_update_dout_1_0_Z ;
wire un4_fifo_rd_en_0_Z ;
wire N_888 ;
wire N_113 ;
wire N_3 ;
wire N_2 ;
  CFG1 empty_RNO (
	.A(N_64_i),
	.Y(update_dout_i)
);
defparam empty_RNO.INIT=2'h1;
// @72:206
  SLE empty (
	.Q(UART_Protocol_0_RX_FIFO_EMPTY),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(update_dout_i),
	.EN(N_140_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE dout_valid (
	.Q(dout_valid_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_64_i),
	.EN(N_140_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE middle_valid (
	.Q(middle_valid_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_60_i),
	.EN(un4_update_dout_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE fifo_valid (
	.Q(fifo_valid_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(empty_r_RNIMC6S_Y),
	.EN(un4_fifo_rd_en_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[11]  (
	.Q(UART_Protocol_0_RX_Fifo_Data[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_i_m2_Z[11]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[10]  (
	.Q(UART_Protocol_0_RX_Fifo_Data[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_i_m2_Z[10]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[9]  (
	.Q(UART_Protocol_0_RX_Fifo_Data[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_i_m2_Z[9]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[8]  (
	.Q(UART_Protocol_0_RX_Fifo_Data[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_i_m2_Z[8]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[7]  (
	.Q(UART_Protocol_0_RX_Fifo_Data[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_i_m2_Z[7]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[6]  (
	.Q(UART_Protocol_0_RX_Fifo_Data[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_i_m2_Z[6]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[5]  (
	.Q(UART_Protocol_0_RX_Fifo_Data[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_i_m2_Z[5]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[4]  (
	.Q(UART_Protocol_0_RX_Fifo_Data[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_i_m2_Z[4]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[3]  (
	.Q(UART_Protocol_0_RX_Fifo_Data[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_i_m2_Z[3]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[2]  (
	.Q(UART_Protocol_0_RX_Fifo_Data[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_i_m2_Z[2]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[1]  (
	.Q(UART_Protocol_0_RX_Fifo_Data[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_888),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[0]  (
	.Q(UART_Protocol_0_RX_Fifo_Data[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_113),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[26]  (
	.Q(UART_Protocol_0_RX_Fifo_Data[26]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[26]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[25]  (
	.Q(UART_Protocol_0_RX_Fifo_Data[25]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[25]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[24]  (
	.Q(UART_Protocol_0_RX_Fifo_Data[24]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[24]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[23]  (
	.Q(UART_Protocol_0_RX_Fifo_Data[23]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[23]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[22]  (
	.Q(UART_Protocol_0_RX_Fifo_Data[22]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[22]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[21]  (
	.Q(UART_Protocol_0_RX_Fifo_Data[21]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[21]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[20]  (
	.Q(UART_Protocol_0_RX_Fifo_Data[20]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[20]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[19]  (
	.Q(UART_Protocol_0_RX_Fifo_Data[19]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[19]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[18]  (
	.Q(UART_Protocol_0_RX_Fifo_Data[18]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[18]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[17]  (
	.Q(UART_Protocol_0_RX_Fifo_Data[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[17]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[16]  (
	.Q(UART_Protocol_0_RX_Fifo_Data[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[16]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[15]  (
	.Q(UART_Protocol_0_RX_Fifo_Data[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[15]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[14]  (
	.Q(UART_Protocol_0_RX_Fifo_Data[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[14]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[13]  (
	.Q(UART_Protocol_0_RX_Fifo_Data[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_i_m2_Z[13]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[12]  (
	.Q(UART_Protocol_0_RX_Fifo_Data[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_i_m2_Z[12]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[1]  (
	.Q(middle_dout_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_897),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[0]  (
	.Q(middle_dout_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_129),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[39]  (
	.Q(UART_Protocol_0_RX_Fifo_Data[39]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_i_m2_Z[39]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[38]  (
	.Q(UART_Protocol_0_RX_Fifo_Data[38]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[38]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[37]  (
	.Q(UART_Protocol_0_RX_Fifo_Data[37]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[37]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[36]  (
	.Q(UART_Protocol_0_RX_Fifo_Data[36]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[36]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[35]  (
	.Q(UART_Protocol_0_RX_Fifo_Data[35]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[35]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[34]  (
	.Q(UART_Protocol_0_RX_Fifo_Data[34]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[34]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[33]  (
	.Q(UART_Protocol_0_RX_Fifo_Data[33]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[33]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[32]  (
	.Q(UART_Protocol_0_RX_Fifo_Data[32]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[32]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[31]  (
	.Q(UART_Protocol_0_RX_Fifo_Data[31]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[31]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[30]  (
	.Q(UART_Protocol_0_RX_Fifo_Data[30]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[30]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[29]  (
	.Q(UART_Protocol_0_RX_Fifo_Data[29]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[29]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[28]  (
	.Q(UART_Protocol_0_RX_Fifo_Data[28]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[28]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[27]  (
	.Q(UART_Protocol_0_RX_Fifo_Data[27]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[27]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[16]  (
	.Q(middle_dout_Z[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[16]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[15]  (
	.Q(middle_dout_Z[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[15]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[14]  (
	.Q(middle_dout_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[14]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[13]  (
	.Q(middle_dout_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_116),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[12]  (
	.Q(middle_dout_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_117),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[11]  (
	.Q(middle_dout_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2[11]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[10]  (
	.Q(middle_dout_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2[10]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[9]  (
	.Q(middle_dout_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2[9]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[8]  (
	.Q(middle_dout_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2[8]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[7]  (
	.Q(middle_dout_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2[7]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[6]  (
	.Q(middle_dout_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2[6]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[5]  (
	.Q(middle_dout_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2[5]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[4]  (
	.Q(middle_dout_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_125),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[3]  (
	.Q(middle_dout_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_126),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[2]  (
	.Q(middle_dout_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2[2]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[31]  (
	.Q(middle_dout_Z[31]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[31]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[30]  (
	.Q(middle_dout_Z[30]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[30]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[29]  (
	.Q(middle_dout_Z[29]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[29]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[28]  (
	.Q(middle_dout_Z[28]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[28]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[27]  (
	.Q(middle_dout_Z[27]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[27]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[26]  (
	.Q(middle_dout_Z[26]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[26]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[25]  (
	.Q(middle_dout_Z[25]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[25]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[24]  (
	.Q(middle_dout_Z[24]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[24]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[23]  (
	.Q(middle_dout_Z[23]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[23]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[22]  (
	.Q(middle_dout_Z[22]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[22]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[21]  (
	.Q(middle_dout_Z[21]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[21]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[20]  (
	.Q(middle_dout_Z[20]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[20]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[19]  (
	.Q(middle_dout_Z[19]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[19]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[18]  (
	.Q(middle_dout_Z[18]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[18]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[17]  (
	.Q(middle_dout_Z[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[17]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[39]  (
	.Q(middle_dout_Z[39]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_115),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[38]  (
	.Q(middle_dout_Z[38]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[38]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[37]  (
	.Q(middle_dout_Z[37]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[37]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[36]  (
	.Q(middle_dout_Z[36]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[36]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[35]  (
	.Q(middle_dout_Z[35]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[35]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[34]  (
	.Q(middle_dout_Z[34]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[34]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[33]  (
	.Q(middle_dout_Z[33]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[33]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[32]  (
	.Q(middle_dout_Z[32]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[32]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:120
  CFG3 un4_update_dout_1_0 (
	.A(fifo_valid_1z),
	.B(middle_valid_1z),
	.C(N_64_i),
	.Y(un4_update_dout_1_0_Z)
);
defparam un4_update_dout_1_0.INIT=8'hF2;
// @72:206
  CFG2 dout_valid_RNITR0J1 (
	.A(N_64_i),
	.B(Controler_0_SRC_1_Fifo_Read_Enable),
	.Y(N_140_i)
);
defparam dout_valid_RNITR0J1.INIT=4'hE;
// @72:88
  CFG4 un4_fifo_rd_en_0 (
	.A(EMPTY1),
	.B(fifo_valid_1z),
	.C(middle_valid_1z),
	.D(N_64_i),
	.Y(un4_fifo_rd_en_0_Z)
);
defparam un4_fifo_rd_en_0.INIT=16'hFF1D;
// @72:280
  CFG3 fifo_valid_RNIAU6T1 (
	.A(fifo_valid_1z),
	.B(middle_valid_1z),
	.C(N_64_i),
	.Y(N_60_i)
);
defparam fifo_valid_RNIAU6T1.INIT=8'h82;
// @72:281
  CFG4 dout_valid_RNIRHM91 (
	.A(middle_valid_1z),
	.B(Controler_0_SRC_1_Fifo_Read_Enable),
	.C(dout_valid_Z),
	.D(fifo_valid_1z),
	.Y(N_64_i)
);
defparam dout_valid_RNIRHM91.INIT=16'hCF8A;
// @72:281
  CFG3 \dout_4[15]  (
	.A(middle_dout_Z[15]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[15]),
	.Y(dout_4_Z[15])
);
defparam \dout_4[15] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[25]  (
	.A(middle_dout_Z[25]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[25]),
	.Y(dout_4_Z[25])
);
defparam \dout_4[25] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[24]  (
	.A(middle_dout_Z[24]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[24]),
	.Y(dout_4_Z[24])
);
defparam \dout_4[24] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[1]  (
	.A(middle_dout_Z[1]),
	.B(middle_valid_1z),
	.C(N_897),
	.Y(N_888)
);
defparam \dout_4_i_m2[1] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[39]  (
	.A(middle_dout_Z[39]),
	.B(middle_valid_1z),
	.C(N_115),
	.Y(dout_4_i_m2_Z[39])
);
defparam \dout_4_i_m2[39] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[13]  (
	.A(middle_dout_Z[13]),
	.B(middle_valid_1z),
	.C(N_116),
	.Y(dout_4_i_m2_Z[13])
);
defparam \dout_4_i_m2[13] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[12]  (
	.A(middle_dout_Z[12]),
	.B(middle_valid_1z),
	.C(N_117),
	.Y(dout_4_i_m2_Z[12])
);
defparam \dout_4_i_m2[12] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[11]  (
	.A(middle_dout_Z[11]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2[11]),
	.Y(dout_4_i_m2_Z[11])
);
defparam \dout_4_i_m2[11] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[10]  (
	.A(middle_dout_Z[10]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2[10]),
	.Y(dout_4_i_m2_Z[10])
);
defparam \dout_4_i_m2[10] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[9]  (
	.A(middle_dout_Z[9]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2[9]),
	.Y(dout_4_i_m2_Z[9])
);
defparam \dout_4_i_m2[9] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[8]  (
	.A(middle_dout_Z[8]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2[8]),
	.Y(dout_4_i_m2_Z[8])
);
defparam \dout_4_i_m2[8] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[7]  (
	.A(middle_dout_Z[7]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2[7]),
	.Y(dout_4_i_m2_Z[7])
);
defparam \dout_4_i_m2[7] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[6]  (
	.A(middle_dout_Z[6]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2[6]),
	.Y(dout_4_i_m2_Z[6])
);
defparam \dout_4_i_m2[6] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[5]  (
	.A(middle_dout_Z[5]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2[5]),
	.Y(dout_4_i_m2_Z[5])
);
defparam \dout_4_i_m2[5] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[4]  (
	.A(middle_dout_Z[4]),
	.B(middle_valid_1z),
	.C(N_125),
	.Y(dout_4_i_m2_Z[4])
);
defparam \dout_4_i_m2[4] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[3]  (
	.A(middle_dout_Z[3]),
	.B(middle_valid_1z),
	.C(N_126),
	.Y(dout_4_i_m2_Z[3])
);
defparam \dout_4_i_m2[3] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[2]  (
	.A(middle_dout_Z[2]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2[2]),
	.Y(dout_4_i_m2_Z[2])
);
defparam \dout_4_i_m2[2] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[0]  (
	.A(middle_dout_Z[0]),
	.B(middle_valid_1z),
	.C(N_129),
	.Y(N_113)
);
defparam \dout_4_i_m2[0] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[33]  (
	.A(middle_dout_Z[33]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[33]),
	.Y(dout_4_Z[33])
);
defparam \dout_4[33] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[31]  (
	.A(middle_dout_Z[31]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[31]),
	.Y(dout_4_Z[31])
);
defparam \dout_4[31] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[21]  (
	.A(middle_dout_Z[21]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[21]),
	.Y(dout_4_Z[21])
);
defparam \dout_4[21] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[19]  (
	.A(middle_dout_Z[19]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[19]),
	.Y(dout_4_Z[19])
);
defparam \dout_4[19] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[34]  (
	.A(middle_dout_Z[34]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[34]),
	.Y(dout_4_Z[34])
);
defparam \dout_4[34] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[30]  (
	.A(middle_dout_Z[30]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[30]),
	.Y(dout_4_Z[30])
);
defparam \dout_4[30] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[22]  (
	.A(middle_dout_Z[22]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[22]),
	.Y(dout_4_Z[22])
);
defparam \dout_4[22] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[18]  (
	.A(middle_dout_Z[18]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[18]),
	.Y(dout_4_Z[18])
);
defparam \dout_4[18] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[35]  (
	.A(middle_dout_Z[35]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[35]),
	.Y(dout_4_Z[35])
);
defparam \dout_4[35] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[29]  (
	.A(middle_dout_Z[29]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[29]),
	.Y(dout_4_Z[29])
);
defparam \dout_4[29] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[23]  (
	.A(middle_dout_Z[23]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[23]),
	.Y(dout_4_Z[23])
);
defparam \dout_4[23] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[17]  (
	.A(middle_dout_Z[17]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[17]),
	.Y(dout_4_Z[17])
);
defparam \dout_4[17] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[36]  (
	.A(middle_dout_Z[36]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[36]),
	.Y(dout_4_Z[36])
);
defparam \dout_4[36] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[28]  (
	.A(middle_dout_Z[28]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[28]),
	.Y(dout_4_Z[28])
);
defparam \dout_4[28] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[16]  (
	.A(middle_dout_Z[16]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[16]),
	.Y(dout_4_Z[16])
);
defparam \dout_4[16] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[37]  (
	.A(middle_dout_Z[37]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[37]),
	.Y(dout_4_Z[37])
);
defparam \dout_4[37] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[27]  (
	.A(middle_dout_Z[27]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[27]),
	.Y(dout_4_Z[27])
);
defparam \dout_4[27] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[38]  (
	.A(middle_dout_Z[38]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[38]),
	.Y(dout_4_Z[38])
);
defparam \dout_4[38] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[32]  (
	.A(middle_dout_Z[32]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[32]),
	.Y(dout_4_Z[32])
);
defparam \dout_4[32] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[26]  (
	.A(middle_dout_Z[26]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[26]),
	.Y(dout_4_Z[26])
);
defparam \dout_4[26] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[20]  (
	.A(middle_dout_Z[20]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[20]),
	.Y(dout_4_Z[20])
);
defparam \dout_4[20] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[14]  (
	.A(middle_dout_Z[14]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[14]),
	.Y(dout_4_Z[14])
);
defparam \dout_4[14] .INIT=8'hB8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0_1 */

module COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_1 (
  UART_RX_Protocol_0_Fifo_Write_Data,
  RDATA_int,
  fifo_MEMWADDR,
  fifo_MEMRADDR,
  Clock_Reset_0_UART_CLOCK,
  full_r_RNIIV34_Y,
  empty_r_RNIMC6S_Y,
  Clock_Reset_0_Main_CLOCK
)
;
input [39:0] UART_RX_Protocol_0_Fifo_Write_Data ;
output [39:0] RDATA_int ;
input [9:0] fifo_MEMWADDR ;
input [9:0] fifo_MEMRADDR ;
input Clock_Reset_0_UART_CLOCK ;
input full_r_RNIIV34_Y ;
input empty_r_RNIMC6S_Y ;
input Clock_Reset_0_Main_CLOCK ;
wire Clock_Reset_0_UART_CLOCK ;
wire full_r_RNIIV34_Y ;
wire empty_r_RNIMC6S_Y ;
wire Clock_Reset_0_Main_CLOCK ;
wire [19:0] COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0_B_DOUT;
wire [19:0] COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1_B_DOUT;
wire GND ;
wire VCC ;
wire COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0_SB_CORRECT ;
wire COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0_DB_DETECT ;
wire Z_ACCESS_BUSY_0__0_ ;
wire COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1_SB_CORRECT ;
wire COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1_DB_DETECT ;
wire Z_ACCESS_BUSY_0__1_ ;
// @73:59
  RAM1K20 COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 (
	.A_ADDR({fifo_MEMRADDR[9:0], GND, GND, GND, GND}),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock_Reset_0_Main_CLOCK),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT(RDATA_int[19:0]),
	.A_WEN({GND, GND}),
	.A_REN(empty_r_RNIMC6S_Y),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({fifo_MEMWADDR[9:0], GND, GND, GND, GND}),
	.B_BLK_EN({full_r_RNIIV34_Y, VCC, VCC}),
	.B_CLK(Clock_Reset_0_UART_CLOCK),
	.B_DIN(UART_RX_Protocol_0_Fifo_Write_Data[19:0]),
	.B_DOUT(COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0_B_DOUT[19:0]),
	.B_WEN({VCC, VCC}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0_SB_CORRECT),
	.DB_DETECT(COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__0_)
);
defparam COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0.RAMINDEX="core%1024-1024%40-40%SPEED%0%0%TWO-PORT%ECC_EN-0";
// @73:32
  RAM1K20 COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 (
	.A_ADDR({fifo_MEMRADDR[9:0], GND, GND, GND, GND}),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock_Reset_0_Main_CLOCK),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT(RDATA_int[39:20]),
	.A_WEN({GND, GND}),
	.A_REN(empty_r_RNIMC6S_Y),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({fifo_MEMWADDR[9:0], GND, GND, GND, GND}),
	.B_BLK_EN({full_r_RNIIV34_Y, VCC, VCC}),
	.B_CLK(Clock_Reset_0_UART_CLOCK),
	.B_DIN({UART_RX_Protocol_0_Fifo_Write_Data[39], GND, GND, GND, GND, GND, GND, VCC, UART_RX_Protocol_0_Fifo_Write_Data[31:20]}),
	.B_DOUT(COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1_B_DOUT[19:0]),
	.B_WEN({VCC, VCC}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1_SB_CORRECT),
	.DB_DETECT(COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__1_)
);
defparam COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1.RAMINDEX="core%1024-1024%40-40%SPEED%0%1%TWO-PORT%ECC_EN-0";
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_1 */

module COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1 (
  fifo_MEMRADDR,
  fifo_MEMWADDR,
  RDATA_int,
  UART_RX_Protocol_0_Fifo_Write_Data,
  Clock_Reset_0_Main_CLOCK,
  empty_r_RNIMC6S_Y,
  full_r_RNIIV34_Y,
  Clock_Reset_0_UART_CLOCK
)
;
input [9:0] fifo_MEMRADDR ;
input [9:0] fifo_MEMWADDR ;
output [39:0] RDATA_int ;
input [39:0] UART_RX_Protocol_0_Fifo_Write_Data ;
input Clock_Reset_0_Main_CLOCK ;
input empty_r_RNIMC6S_Y ;
input full_r_RNIIV34_Y ;
input Clock_Reset_0_UART_CLOCK ;
wire Clock_Reset_0_Main_CLOCK ;
wire empty_r_RNIMC6S_Y ;
wire full_r_RNIIV34_Y ;
wire Clock_Reset_0_UART_CLOCK ;
wire N_1316 ;
wire N_1317 ;
wire N_1318 ;
wire N_1319 ;
wire N_1320 ;
wire N_1321 ;
wire N_1322 ;
wire GND ;
wire VCC ;
// @74:53
  COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_1 L1_asyncnonpipe (
	.UART_RX_Protocol_0_Fifo_Write_Data({UART_RX_Protocol_0_Fifo_Write_Data[39], N_1322, N_1321, N_1320, N_1319, N_1318, N_1317, N_1316, UART_RX_Protocol_0_Fifo_Write_Data[31:0]}),
	.RDATA_int(RDATA_int[39:0]),
	.fifo_MEMWADDR(fifo_MEMWADDR[9:0]),
	.fifo_MEMRADDR(fifo_MEMRADDR[9:0]),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.full_r_RNIIV34_Y(full_r_RNIIV34_Y),
	.empty_r_RNIMC6S_Y(empty_r_RNIMC6S_Y),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1 */

module COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_1 (
  UART_RX_Protocol_0_Fifo_Write_Data,
  UART_Protocol_0_RX_Fifo_Data,
  Chain_0,
  state_reg_0,
  UART_Protocol_0_RX_FIFO_EMPTY,
  COREFIFO_C0_0_0_FULL,
  Clock_Reset_0_UART_CLOCK,
  memwaddr_r_lcry_cy_Y,
  Controler_0_SRC_1_Fifo_Read_Enable,
  Clock_Reset_0_Main_CLOCK,
  dff_arst
)
;
input [39:0] UART_RX_Protocol_0_Fifo_Write_Data ;
output [39:0] UART_Protocol_0_RX_Fifo_Data ;
input Chain_0 ;
input state_reg_0 ;
output UART_Protocol_0_RX_FIFO_EMPTY ;
output COREFIFO_C0_0_0_FULL ;
input Clock_Reset_0_UART_CLOCK ;
output memwaddr_r_lcry_cy_Y ;
input Controler_0_SRC_1_Fifo_Read_Enable ;
input Clock_Reset_0_Main_CLOCK ;
input dff_arst ;
wire Chain_0 ;
wire state_reg_0 ;
wire UART_Protocol_0_RX_FIFO_EMPTY ;
wire COREFIFO_C0_0_0_FULL ;
wire Clock_Reset_0_UART_CLOCK ;
wire memwaddr_r_lcry_cy_Y ;
wire Controler_0_SRC_1_Fifo_Read_Enable ;
wire Clock_Reset_0_Main_CLOCK ;
wire dff_arst ;
wire [39:0] RDATA_r_Z;
wire [39:0] RDATA_int;
wire [38:14] int_MEMRD_fwft_1_Z;
wire [11:2] int_MEMRD_fwft_1_i_m2_Z;
wire [9:0] fifo_MEMRADDR;
wire [9:0] fifo_MEMWADDR;
wire RE_d1_Z ;
wire VCC ;
wire GND ;
wire REN_d1_Z ;
wire empty_r_RNIMC6S_Y ;
wire re_set_Z ;
wire N_871_i ;
wire N_56_i ;
wire N_897 ;
wire N_115 ;
wire N_116 ;
wire N_117 ;
wire N_125 ;
wire N_126 ;
wire N_129 ;
wire middle_valid ;
wire fifo_valid ;
wire full_r_RNIIV34_Y ;
wire EMPTY1 ;
wire N_1314 ;
wire N_1315 ;
wire N_1323 ;
wire N_1324 ;
wire N_1325 ;
wire N_1326 ;
wire N_1327 ;
wire N_1328 ;
wire N_1329 ;
// @75:1110
  SLE RE_d1 (
	.Q(RE_d1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(Controler_0_SRC_1_Fifo_Read_Enable),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1110
  SLE REN_d1 (
	.Q(REN_d1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(empty_r_RNIMC6S_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1040
  SLE re_set (
	.Q(re_set_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(REN_d1_Z),
	.EN(N_871_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[6]  (
	.Q(RDATA_r_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[6]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[5]  (
	.Q(RDATA_r_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[5]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[4]  (
	.Q(RDATA_r_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[4]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[3]  (
	.Q(RDATA_r_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[3]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[2]  (
	.Q(RDATA_r_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[2]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[1]  (
	.Q(RDATA_r_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[1]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[0]  (
	.Q(RDATA_r_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[0]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[21]  (
	.Q(RDATA_r_Z[21]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[21]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[20]  (
	.Q(RDATA_r_Z[20]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[20]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[19]  (
	.Q(RDATA_r_Z[19]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[19]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[18]  (
	.Q(RDATA_r_Z[18]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[18]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[17]  (
	.Q(RDATA_r_Z[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[17]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[16]  (
	.Q(RDATA_r_Z[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[16]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[15]  (
	.Q(RDATA_r_Z[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[15]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[14]  (
	.Q(RDATA_r_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[14]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[13]  (
	.Q(RDATA_r_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[13]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[12]  (
	.Q(RDATA_r_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[12]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[11]  (
	.Q(RDATA_r_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[11]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[10]  (
	.Q(RDATA_r_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[10]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[9]  (
	.Q(RDATA_r_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[9]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[8]  (
	.Q(RDATA_r_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[8]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[7]  (
	.Q(RDATA_r_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[7]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[36]  (
	.Q(RDATA_r_Z[36]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[36]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[35]  (
	.Q(RDATA_r_Z[35]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[35]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[34]  (
	.Q(RDATA_r_Z[34]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[34]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[33]  (
	.Q(RDATA_r_Z[33]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[33]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[32]  (
	.Q(RDATA_r_Z[32]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[32]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[31]  (
	.Q(RDATA_r_Z[31]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[31]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[30]  (
	.Q(RDATA_r_Z[30]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[30]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[29]  (
	.Q(RDATA_r_Z[29]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[29]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[28]  (
	.Q(RDATA_r_Z[28]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[28]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[27]  (
	.Q(RDATA_r_Z[27]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[27]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[26]  (
	.Q(RDATA_r_Z[26]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[26]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[25]  (
	.Q(RDATA_r_Z[25]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[25]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[24]  (
	.Q(RDATA_r_Z[24]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[24]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[23]  (
	.Q(RDATA_r_Z[23]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[23]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[22]  (
	.Q(RDATA_r_Z[22]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[22]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[39]  (
	.Q(RDATA_r_Z[39]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[39]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[38]  (
	.Q(RDATA_r_Z[38]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[38]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[37]  (
	.Q(RDATA_r_Z[37]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[37]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1139
  CFG4 \int_MEMRD_fwft_1[15]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[15]),
	.C(RDATA_int[15]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[15])
);
defparam \int_MEMRD_fwft_1[15] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[25]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[25]),
	.C(RDATA_int[25]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[25])
);
defparam \int_MEMRD_fwft_1[25] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[24]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[24]),
	.C(RDATA_int[24]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[24])
);
defparam \int_MEMRD_fwft_1[24] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[1]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[1]),
	.C(RDATA_int[1]),
	.D(RE_d1_Z),
	.Y(N_897)
);
defparam \int_MEMRD_fwft_1_i_m2[1] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[39]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[39]),
	.C(RDATA_int[39]),
	.D(RE_d1_Z),
	.Y(N_115)
);
defparam \int_MEMRD_fwft_1_i_m2[39] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[13]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[13]),
	.C(RDATA_int[13]),
	.D(RE_d1_Z),
	.Y(N_116)
);
defparam \int_MEMRD_fwft_1_i_m2[13] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[12]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[12]),
	.C(RDATA_int[12]),
	.D(RE_d1_Z),
	.Y(N_117)
);
defparam \int_MEMRD_fwft_1_i_m2[12] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[11]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[11]),
	.C(RDATA_int[11]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_Z[11])
);
defparam \int_MEMRD_fwft_1_i_m2[11] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[10]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[10]),
	.C(RDATA_int[10]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_Z[10])
);
defparam \int_MEMRD_fwft_1_i_m2[10] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[9]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[9]),
	.C(RDATA_int[9]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_Z[9])
);
defparam \int_MEMRD_fwft_1_i_m2[9] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[8]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[8]),
	.C(RDATA_int[8]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_Z[8])
);
defparam \int_MEMRD_fwft_1_i_m2[8] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[7]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[7]),
	.C(RDATA_int[7]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_Z[7])
);
defparam \int_MEMRD_fwft_1_i_m2[7] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[6]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[6]),
	.C(RDATA_int[6]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_Z[6])
);
defparam \int_MEMRD_fwft_1_i_m2[6] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[5]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[5]),
	.C(RDATA_int[5]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_Z[5])
);
defparam \int_MEMRD_fwft_1_i_m2[5] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[4]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[4]),
	.C(RDATA_int[4]),
	.D(RE_d1_Z),
	.Y(N_125)
);
defparam \int_MEMRD_fwft_1_i_m2[4] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[3]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[3]),
	.C(RDATA_int[3]),
	.D(RE_d1_Z),
	.Y(N_126)
);
defparam \int_MEMRD_fwft_1_i_m2[3] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[2]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[2]),
	.C(RDATA_int[2]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_Z[2])
);
defparam \int_MEMRD_fwft_1_i_m2[2] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[0]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[0]),
	.C(RDATA_int[0]),
	.D(RE_d1_Z),
	.Y(N_129)
);
defparam \int_MEMRD_fwft_1_i_m2[0] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[33]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[33]),
	.C(RDATA_int[33]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[33])
);
defparam \int_MEMRD_fwft_1[33] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[31]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[31]),
	.C(RDATA_int[31]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[31])
);
defparam \int_MEMRD_fwft_1[31] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[21]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[21]),
	.C(RDATA_int[21]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[21])
);
defparam \int_MEMRD_fwft_1[21] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[19]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[19]),
	.C(RDATA_int[19]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[19])
);
defparam \int_MEMRD_fwft_1[19] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[34]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[34]),
	.C(RDATA_int[34]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[34])
);
defparam \int_MEMRD_fwft_1[34] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[30]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[30]),
	.C(RDATA_int[30]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[30])
);
defparam \int_MEMRD_fwft_1[30] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[22]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[22]),
	.C(RDATA_int[22]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[22])
);
defparam \int_MEMRD_fwft_1[22] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[18]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[18]),
	.C(RDATA_int[18]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[18])
);
defparam \int_MEMRD_fwft_1[18] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[35]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[35]),
	.C(RDATA_int[35]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[35])
);
defparam \int_MEMRD_fwft_1[35] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[29]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[29]),
	.C(RDATA_int[29]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[29])
);
defparam \int_MEMRD_fwft_1[29] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[23]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[23]),
	.C(RDATA_int[23]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[23])
);
defparam \int_MEMRD_fwft_1[23] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[17]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[17]),
	.C(RDATA_int[17]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[17])
);
defparam \int_MEMRD_fwft_1[17] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[36]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[36]),
	.C(RDATA_int[36]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[36])
);
defparam \int_MEMRD_fwft_1[36] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[28]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[28]),
	.C(RDATA_int[28]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[28])
);
defparam \int_MEMRD_fwft_1[28] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[16]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[16]),
	.C(RDATA_int[16]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[16])
);
defparam \int_MEMRD_fwft_1[16] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[37]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[37]),
	.C(RDATA_int[37]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[37])
);
defparam \int_MEMRD_fwft_1[37] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[27]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[27]),
	.C(RDATA_int[27]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[27])
);
defparam \int_MEMRD_fwft_1[27] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[38]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[38]),
	.C(RDATA_int[38]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[38])
);
defparam \int_MEMRD_fwft_1[38] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[32]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[32]),
	.C(RDATA_int[32]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[32])
);
defparam \int_MEMRD_fwft_1[32] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[26]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[26]),
	.C(RDATA_int[26]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[26])
);
defparam \int_MEMRD_fwft_1[26] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[20]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[20]),
	.C(RDATA_int[20]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[20])
);
defparam \int_MEMRD_fwft_1[20] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[14]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[14]),
	.C(RDATA_int[14]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[14])
);
defparam \int_MEMRD_fwft_1[14] .INIT=16'hF0D8;
// @75:1055
  CFG2 REN_d1_RNI04IB1 (
	.A(empty_r_RNIMC6S_Y),
	.B(REN_d1_Z),
	.Y(N_56_i)
);
defparam REN_d1_RNI04IB1.INIT=4'h4;
// @75:1040
  CFG2 re_set_RNO (
	.A(empty_r_RNIMC6S_Y),
	.B(REN_d1_Z),
	.Y(N_871_i)
);
defparam re_set_RNO.INIT=4'h6;
// @75:793
  COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_1 \genblk16.U_corefifo_async  (
	.UART_RX_Protocol_0_Fifo_Write_Data_0(UART_RX_Protocol_0_Fifo_Write_Data[39]),
	.state_reg_0(state_reg_0),
	.fifo_MEMRADDR(fifo_MEMRADDR[9:0]),
	.fifo_MEMWADDR(fifo_MEMWADDR[9:0]),
	.Chain_0(Chain_0),
	.Controler_0_SRC_1_Fifo_Read_Enable(Controler_0_SRC_1_Fifo_Read_Enable),
	.memwaddr_r_lcry_cy_Y(memwaddr_r_lcry_cy_Y),
	.middle_valid(middle_valid),
	.fifo_valid(fifo_valid),
	.full_r_RNIIV34_Y(full_r_RNIIV34_Y),
	.EMPTY1(EMPTY1),
	.empty_r_RNIMC6S_Y(empty_r_RNIMC6S_Y),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK),
	.dff_arst(dff_arst),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.COREFIFO_C0_0_0_FULL(COREFIFO_C0_0_0_FULL)
);
// @75:984
  COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0_1 \genblk17.u_corefifo_fwft  (
	.int_MEMRD_fwft_1(int_MEMRD_fwft_1_Z[38:14]),
	.int_MEMRD_fwft_1_i_m2({int_MEMRD_fwft_1_i_m2_Z[11:5], N_1315, N_1314, int_MEMRD_fwft_1_i_m2_Z[2]}),
	.UART_Protocol_0_RX_Fifo_Data(UART_Protocol_0_RX_Fifo_Data[39:0]),
	.EMPTY1(EMPTY1),
	.Controler_0_SRC_1_Fifo_Read_Enable(Controler_0_SRC_1_Fifo_Read_Enable),
	.N_115(N_115),
	.N_126(N_126),
	.N_125(N_125),
	.N_117(N_117),
	.N_116(N_116),
	.N_129(N_129),
	.N_897(N_897),
	.empty_r_RNIMC6S_Y(empty_r_RNIMC6S_Y),
	.fifo_valid_1z(fifo_valid),
	.middle_valid_1z(middle_valid),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK),
	.dff_arst(dff_arst),
	.UART_Protocol_0_RX_FIFO_EMPTY(UART_Protocol_0_RX_FIFO_EMPTY)
);
// @75:1264
  COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1 \genblk23.UI_ram_wrapper_1  (
	.fifo_MEMRADDR(fifo_MEMRADDR[9:0]),
	.fifo_MEMWADDR(fifo_MEMWADDR[9:0]),
	.RDATA_int(RDATA_int[39:0]),
	.UART_RX_Protocol_0_Fifo_Write_Data({UART_RX_Protocol_0_Fifo_Write_Data[39], N_1329, N_1328, N_1327, N_1326, N_1325, N_1324, N_1323, UART_RX_Protocol_0_Fifo_Write_Data[31:0]}),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK),
	.empty_r_RNIMC6S_Y(empty_r_RNIMC6S_Y),
	.full_r_RNIIV34_Y(full_r_RNIIV34_Y),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_1 */

module COREFIFO_C0_0 (
  state_reg_0,
  Chain_0,
  UART_Protocol_0_RX_Fifo_Data,
  UART_RX_Protocol_0_Fifo_Write_Data,
  dff_arst,
  Clock_Reset_0_Main_CLOCK,
  Controler_0_SRC_1_Fifo_Read_Enable,
  memwaddr_r_lcry_cy_Y,
  Clock_Reset_0_UART_CLOCK,
  COREFIFO_C0_0_0_FULL,
  UART_Protocol_0_RX_FIFO_EMPTY
)
;
input state_reg_0 ;
input Chain_0 ;
output [39:0] UART_Protocol_0_RX_Fifo_Data ;
input [39:0] UART_RX_Protocol_0_Fifo_Write_Data ;
input dff_arst ;
input Clock_Reset_0_Main_CLOCK ;
input Controler_0_SRC_1_Fifo_Read_Enable ;
output memwaddr_r_lcry_cy_Y ;
input Clock_Reset_0_UART_CLOCK ;
output COREFIFO_C0_0_0_FULL ;
output UART_Protocol_0_RX_FIFO_EMPTY ;
wire state_reg_0 ;
wire Chain_0 ;
wire dff_arst ;
wire Clock_Reset_0_Main_CLOCK ;
wire Controler_0_SRC_1_Fifo_Read_Enable ;
wire memwaddr_r_lcry_cy_Y ;
wire Clock_Reset_0_UART_CLOCK ;
wire COREFIFO_C0_0_0_FULL ;
wire UART_Protocol_0_RX_FIFO_EMPTY ;
wire N_1330 ;
wire N_1331 ;
wire N_1332 ;
wire N_1333 ;
wire N_1334 ;
wire N_1335 ;
wire N_1336 ;
wire GND ;
wire VCC ;
// @76:149
  COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_1 COREFIFO_C0_0 (
	.UART_RX_Protocol_0_Fifo_Write_Data({UART_RX_Protocol_0_Fifo_Write_Data[39], N_1336, N_1335, N_1334, N_1333, N_1332, N_1331, N_1330, UART_RX_Protocol_0_Fifo_Write_Data[31:0]}),
	.UART_Protocol_0_RX_Fifo_Data(UART_Protocol_0_RX_Fifo_Data[39:0]),
	.Chain_0(Chain_0),
	.state_reg_0(state_reg_0),
	.UART_Protocol_0_RX_FIFO_EMPTY(UART_Protocol_0_RX_FIFO_EMPTY),
	.COREFIFO_C0_0_0_FULL(COREFIFO_C0_0_0_FULL),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.memwaddr_r_lcry_cy_Y(memwaddr_r_lcry_cy_Y),
	.Controler_0_SRC_1_Fifo_Read_Enable(Controler_0_SRC_1_Fifo_Read_Enable),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK),
	.dff_arst(dff_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_0 */

module COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_2 (
  wptr_gray_sync,
  wptr_bin_sync_0,
  wptr_gray,
  Chain_0,
  Clock_Reset_0_UART_CLOCK
)
;
output [9:0] wptr_gray_sync ;
output wptr_bin_sync_0 ;
input [10:0] wptr_gray ;
input Chain_0 ;
input Clock_Reset_0_UART_CLOCK ;
wire wptr_bin_sync_0 ;
wire Chain_0 ;
wire Clock_Reset_0_UART_CLOCK ;
wire [10:0] shift_reg_Z;
wire VCC ;
wire GND ;
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[10]  (
	.Q(shift_reg_Z[10]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[9]  (
	.Q(shift_reg_Z[9]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[8]  (
	.Q(shift_reg_Z[8]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[7]  (
	.Q(shift_reg_Z[7]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[6]  (
	.Q(shift_reg_Z[6]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[5]  (
	.Q(shift_reg_Z[5]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[4]  (
	.Q(shift_reg_Z[4]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[3]  (
	.Q(shift_reg_Z[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[2]  (
	.Q(shift_reg_Z[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[1]  (
	.Q(shift_reg_Z[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[0]  (
	.Q(shift_reg_Z[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][10]  (
	.Q(wptr_bin_sync_0),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][9]  (
	.Q(wptr_gray_sync[9]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][8]  (
	.Q(wptr_gray_sync[8]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][7]  (
	.Q(wptr_gray_sync[7]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][6]  (
	.Q(wptr_gray_sync[6]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][5]  (
	.Q(wptr_gray_sync[5]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][4]  (
	.Q(wptr_gray_sync[4]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][3]  (
	.Q(wptr_gray_sync[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][2]  (
	.Q(wptr_gray_sync[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][1]  (
	.Q(wptr_gray_sync[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][0]  (
	.Q(wptr_gray_sync[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_2 */

module COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_1 (
  wptr_bin_sync,
  wptr_gray_sync
)
;
inout [10:0] wptr_bin_sync /* synthesis syn_tristate = 1 */ ;
input [9:0] wptr_gray_sync ;
wire GND ;
wire VCC ;
// @70:74
  CFG4 \bin_out_11_0_a2[1]  (
	.A(wptr_gray_sync[3]),
	.B(wptr_bin_sync[4]),
	.C(wptr_gray_sync[2]),
	.D(wptr_gray_sync[1]),
	.Y(wptr_bin_sync[1])
);
defparam \bin_out_11_0_a2[1] .INIT=16'h6996;
// @70:74
  CFG3 \bin_out_10_0_a2[2]  (
	.A(wptr_gray_sync[2]),
	.B(wptr_gray_sync[3]),
	.C(wptr_bin_sync[4]),
	.Y(wptr_bin_sync[2])
);
defparam \bin_out_10_0_a2[2] .INIT=8'h96;
// @70:74
  CFG4 \bin_out_8_0_a2[4]  (
	.A(wptr_gray_sync[6]),
	.B(wptr_bin_sync[7]),
	.C(wptr_gray_sync[4]),
	.D(wptr_gray_sync[5]),
	.Y(wptr_bin_sync[4])
);
defparam \bin_out_8_0_a2[4] .INIT=16'h6996;
// @70:74
  CFG3 \bin_out_7_0_a2[5]  (
	.A(wptr_gray_sync[5]),
	.B(wptr_gray_sync[6]),
	.C(wptr_bin_sync[7]),
	.Y(wptr_bin_sync[5])
);
defparam \bin_out_7_0_a2[5] .INIT=8'h96;
// @70:74
  CFG4 \bin_out_5_0_a2[7]  (
	.A(wptr_gray_sync[9]),
	.B(wptr_bin_sync[10]),
	.C(wptr_gray_sync[7]),
	.D(wptr_gray_sync[8]),
	.Y(wptr_bin_sync[7])
);
defparam \bin_out_5_0_a2[7] .INIT=16'h6996;
// @70:74
  CFG3 \bin_out_4_i_o2[8]  (
	.A(wptr_gray_sync[8]),
	.B(wptr_gray_sync[9]),
	.C(wptr_bin_sync[10]),
	.Y(wptr_bin_sync[8])
);
defparam \bin_out_4_i_o2[8] .INIT=8'h96;
// @70:74
  CFG2 \bin_out_1_1_i_o2[0]  (
	.A(wptr_bin_sync[10]),
	.B(wptr_gray_sync[9]),
	.Y(wptr_bin_sync[9])
);
defparam \bin_out_1_1_i_o2[0] .INIT=4'h6;
// @70:74
  CFG2 \bin_out_6_0_a2[6]  (
	.A(wptr_bin_sync[7]),
	.B(wptr_gray_sync[6]),
	.Y(wptr_bin_sync[6])
);
defparam \bin_out_6_0_a2[6] .INIT=4'h6;
// @70:74
  CFG2 \bin_out_1_9_0_a2[0]  (
	.A(wptr_bin_sync[4]),
	.B(wptr_gray_sync[3]),
	.Y(wptr_bin_sync[3])
);
defparam \bin_out_1_9_0_a2[0] .INIT=4'h6;
// @70:74
  CFG3 \bin_out_1_0_a2[0]  (
	.A(wptr_gray_sync[1]),
	.B(wptr_bin_sync[2]),
	.C(wptr_gray_sync[0]),
	.Y(wptr_bin_sync[0])
);
defparam \bin_out_1_0_a2[0] .INIT=8'h96;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_1 */

module COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_2 (
  rptr_gray_sync_fwft,
  rptr_bin_sync_fwft_0,
  rptr_gray_fwft,
  Clock_Reset_0_Main_CLOCK,
  dff_arst
)
;
output [9:0] rptr_gray_sync_fwft ;
output rptr_bin_sync_fwft_0 ;
input [10:0] rptr_gray_fwft ;
input Clock_Reset_0_Main_CLOCK ;
input dff_arst ;
wire rptr_bin_sync_fwft_0 ;
wire Clock_Reset_0_Main_CLOCK ;
wire dff_arst ;
wire [10:0] shift_reg_Z;
wire VCC ;
wire GND ;
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[3]  (
	.Q(shift_reg_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[2]  (
	.Q(shift_reg_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[1]  (
	.Q(shift_reg_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[0]  (
	.Q(shift_reg_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][7]  (
	.Q(rptr_gray_sync_fwft[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][6]  (
	.Q(rptr_gray_sync_fwft[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][5]  (
	.Q(rptr_gray_sync_fwft[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][4]  (
	.Q(rptr_gray_sync_fwft[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][3]  (
	.Q(rptr_gray_sync_fwft[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][2]  (
	.Q(rptr_gray_sync_fwft[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][1]  (
	.Q(rptr_gray_sync_fwft[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][0]  (
	.Q(rptr_gray_sync_fwft[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[10]  (
	.Q(shift_reg_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[9]  (
	.Q(shift_reg_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[8]  (
	.Q(shift_reg_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[7]  (
	.Q(shift_reg_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[6]  (
	.Q(shift_reg_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[5]  (
	.Q(shift_reg_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[4]  (
	.Q(shift_reg_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][10]  (
	.Q(rptr_bin_sync_fwft_0),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][9]  (
	.Q(rptr_gray_sync_fwft[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][8]  (
	.Q(rptr_gray_sync_fwft[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_2 */

module COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_2 (
  rptr_bin_sync_fwft,
  rptr_gray_sync_fwft
)
;
inout [10:0] rptr_bin_sync_fwft /* synthesis syn_tristate = 1 */ ;
input [9:0] rptr_gray_sync_fwft ;
wire GND ;
wire VCC ;
// @70:74
  CFG4 \bin_out_11_0_a2[1]  (
	.A(rptr_gray_sync_fwft[3]),
	.B(rptr_bin_sync_fwft[4]),
	.C(rptr_gray_sync_fwft[2]),
	.D(rptr_gray_sync_fwft[1]),
	.Y(rptr_bin_sync_fwft[1])
);
defparam \bin_out_11_0_a2[1] .INIT=16'h6996;
// @70:74
  CFG3 \bin_out_10_0_a2[2]  (
	.A(rptr_gray_sync_fwft[2]),
	.B(rptr_gray_sync_fwft[3]),
	.C(rptr_bin_sync_fwft[4]),
	.Y(rptr_bin_sync_fwft[2])
);
defparam \bin_out_10_0_a2[2] .INIT=8'h96;
// @70:74
  CFG4 \bin_out_8_0_a2[4]  (
	.A(rptr_gray_sync_fwft[6]),
	.B(rptr_bin_sync_fwft[7]),
	.C(rptr_gray_sync_fwft[4]),
	.D(rptr_gray_sync_fwft[5]),
	.Y(rptr_bin_sync_fwft[4])
);
defparam \bin_out_8_0_a2[4] .INIT=16'h6996;
// @70:74
  CFG3 \bin_out_7_0_a2[5]  (
	.A(rptr_gray_sync_fwft[5]),
	.B(rptr_gray_sync_fwft[6]),
	.C(rptr_bin_sync_fwft[7]),
	.Y(rptr_bin_sync_fwft[5])
);
defparam \bin_out_7_0_a2[5] .INIT=8'h96;
// @70:74
  CFG4 \bin_out_5_0_a2[7]  (
	.A(rptr_gray_sync_fwft[9]),
	.B(rptr_bin_sync_fwft[10]),
	.C(rptr_gray_sync_fwft[7]),
	.D(rptr_gray_sync_fwft[8]),
	.Y(rptr_bin_sync_fwft[7])
);
defparam \bin_out_5_0_a2[7] .INIT=16'h6996;
// @70:74
  CFG3 \bin_out_4_i_o2[8]  (
	.A(rptr_gray_sync_fwft[8]),
	.B(rptr_gray_sync_fwft[9]),
	.C(rptr_bin_sync_fwft[10]),
	.Y(rptr_bin_sync_fwft[8])
);
defparam \bin_out_4_i_o2[8] .INIT=8'h96;
// @70:74
  CFG2 \bin_out_1_1_i_o2[0]  (
	.A(rptr_bin_sync_fwft[10]),
	.B(rptr_gray_sync_fwft[9]),
	.Y(rptr_bin_sync_fwft[9])
);
defparam \bin_out_1_1_i_o2[0] .INIT=4'h6;
// @70:74
  CFG2 \bin_out_6_0_a2[6]  (
	.A(rptr_bin_sync_fwft[7]),
	.B(rptr_gray_sync_fwft[6]),
	.Y(rptr_bin_sync_fwft[6])
);
defparam \bin_out_6_0_a2[6] .INIT=4'h6;
// @70:74
  CFG2 \bin_out_1_9_0_a2[0]  (
	.A(rptr_bin_sync_fwft[4]),
	.B(rptr_gray_sync_fwft[3]),
	.Y(rptr_bin_sync_fwft[3])
);
defparam \bin_out_1_9_0_a2[0] .INIT=4'h6;
// @70:74
  CFG3 \bin_out_1_0_a2[0]  (
	.A(rptr_gray_sync_fwft[1]),
	.B(rptr_bin_sync_fwft[2]),
	.C(rptr_gray_sync_fwft[0]),
	.Y(rptr_bin_sync_fwft[0])
);
defparam \bin_out_1_0_a2[0] .INIT=8'h96;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_2 */

module COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_0 (
  fifo_MEMRADDR,
  Chain_0,
  fifo_MEMWADDR,
  Diag_Valid_TX,
  Controler_0_DEST_1_Fifo_Write_Enable,
  middle_valid,
  fifo_valid,
  UART_Protocol_0_TX_FIFO_FULL,
  empty_r_RNI0URL_Y,
  Clock_Reset_0_UART_CLOCK,
  full_r_RNIIO69_Y,
  Clock_Reset_0_Main_CLOCK,
  dff_arst
)
;
output [9:0] fifo_MEMRADDR ;
input Chain_0 ;
output [9:0] fifo_MEMWADDR ;
input Diag_Valid_TX ;
input Controler_0_DEST_1_Fifo_Write_Enable ;
input middle_valid ;
input fifo_valid ;
output UART_Protocol_0_TX_FIFO_FULL ;
output empty_r_RNI0URL_Y ;
input Clock_Reset_0_UART_CLOCK ;
output full_r_RNIIO69_Y ;
input Clock_Reset_0_Main_CLOCK ;
input dff_arst ;
wire Chain_0 ;
wire Diag_Valid_TX ;
wire Controler_0_DEST_1_Fifo_Write_Enable ;
wire middle_valid ;
wire fifo_valid ;
wire UART_Protocol_0_TX_FIFO_FULL ;
wire empty_r_RNI0URL_Y ;
wire Clock_Reset_0_UART_CLOCK ;
wire full_r_RNIIO69_Y ;
wire Clock_Reset_0_Main_CLOCK ;
wire dff_arst ;
wire [10:0] rptr_s;
wire [9:0] memwaddr_r_s;
wire [9:0] memraddr_r_s;
wire [10:1] rptr;
wire [10:0] wptr_cmb;
wire [10:1] rptr_fwft_cmb;
wire [10:0] wptr_gray;
wire [9:0] wptr_gray_3_Z;
wire [10:0] rptr_bin_sync2_fwft_Z;
wire [10:0] rptr_bin_sync_fwft;
wire [10:0] rptr_gray_fwft;
wire [9:0] rptr_gray_fwft_3_Z;
wire [10:0] wptr_bin_sync2_Z;
wire [10:0] wptr_bin_sync;
wire [0:0] wptr_bin_sync2_RNIJJC71_Y;
wire [10:1] rdiff_bus_Z;
wire [1:1] wptr_bin_sync2_RNI8BTO1_Y;
wire [2:2] wptr_bin_sync2_RNIV4EA2_Y;
wire [3:3] wptr_bin_sync2_RNIO0VR2_Y;
wire [4:4] wptr_bin_sync2_RNIJUFD3_Y;
wire [5:5] wptr_bin_sync2_RNIGU0V3_Y;
wire [6:6] wptr_bin_sync2_RNIF0IG4_Y;
wire [7:7] wptr_bin_sync2_RNIG4325_Y;
wire [8:8] wptr_bin_sync2_RNIJAKJ5_Y;
wire [9:9] wptr_bin_sync2_RNIOI556_Y;
wire [0:0] wptr_RNISOTA_Y;
wire [1:1] wptr_RNI7QKC_Y;
wire [2:2] wptr_RNIJSBE_Y;
wire [3:3] wptr_RNI003G_Y;
wire [4:4] wptr_RNIE4QH_Y;
wire [5:5] wptr_RNIT9HJ_Y;
wire [6:6] wptr_RNIDG8L_Y;
wire [7:7] wptr_RNIUNVM_Y;
wire [8:8] wptr_RNIG0NO_Y;
wire [10:10] wptr_RNIUA531_FCO;
wire [10:10] wptr_RNIUA531_Y;
wire [9:9] wptr_RNI3AEQ_Y;
wire [0:0] rptr_fwft_RNITU111_Y;
wire [1:1] rptr_fwft_RNIP7L51_Y;
wire [2:2] rptr_fwft_RNIMH8A1_Y;
wire [3:3] rptr_fwft_RNIKSRE1_Y;
wire [4:4] rptr_fwft_RNIJ8FJ1_Y;
wire [5:5] rptr_fwft_RNIJL2O1_Y;
wire [6:6] rptr_fwft_RNIK3MS1_Y;
wire [7:7] rptr_fwft_RNIMI912_Y;
wire [8:8] rptr_fwft_RNIP2T52_Y;
wire [10:10] rptr_fwft_RNI9DBI2_FCO;
wire [10:10] rptr_fwft_RNI9DBI2_Y;
wire [9:9] rptr_fwft_RNITJGA2_Y;
wire [8:8] memraddr_r_RNIHCKT2_S;
wire [8:8] memraddr_r_RNIHCKT2_Y;
wire [8:0] memraddr_r_cry;
wire [0:0] memraddr_r_RNIS8K46_Y;
wire [1:1] memraddr_r_RNI86KB9_Y;
wire [2:2] memraddr_r_RNIL4KIC_Y;
wire [3:3] memraddr_r_RNI34KPF_Y;
wire [4:4] memraddr_r_RNII4K0J_Y;
wire [5:5] memraddr_r_RNI26K7M_Y;
wire [6:6] memraddr_r_RNIJ8KEP_Y;
wire [7:7] memraddr_r_RNI5CKLS_Y;
wire [9:9] memraddr_r_RNO_FCO_0;
wire [9:9] memraddr_r_RNO_Y_0;
wire [8:8] memraddr_r_RNIOGKSV_Y;
wire [8:8] memwaddr_r_RNI3GAU_S;
wire [8:8] memwaddr_r_RNI3GAU_Y;
wire [8:0] memwaddr_r_cry;
wire [0:0] memwaddr_r_RNI5TLV1_Y;
wire [1:1] memwaddr_r_RNI8B113_Y;
wire [2:2] memwaddr_r_RNICQC24_Y;
wire [3:3] memwaddr_r_RNIHAO35_Y;
wire [4:4] memwaddr_r_RNINR356_Y;
wire [5:5] memwaddr_r_RNIUDF67_Y;
wire [6:6] memwaddr_r_RNI61R78_Y;
wire [7:7] memwaddr_r_RNIFL699_Y;
wire [9:9] memwaddr_r_RNO_FCO_0;
wire [9:9] memwaddr_r_RNO_Y_0;
wire [8:8] memwaddr_r_RNIPAIAA_Y;
wire [10:1] rdiff_bus_fwft_Z;
wire [9:1] rptr_cry;
wire [9:1] rptr_cry_Y_1;
wire [10:10] rptr_s_FCO_1;
wire [10:10] rptr_s_Y_1;
wire [9:0] wptr_gray_sync;
wire [9:0] rptr_gray_sync_fwft;
wire rdiff_bus ;
wire VCC ;
wire GND ;
wire EMPTY1 ;
wire empty_r_4 ;
wire empty_r_fwft ;
wire emptyi_fwft ;
wire full_r_3 ;
wire wptr_cmb_axb_5 ;
wire wptr_cmb_axb_4 ;
wire wptr_cmb_axb_3 ;
wire wptr_cmb_axb_2 ;
wire wptr_cmb_axb_1 ;
wire wptr_cmb_axb_0 ;
wire rptr_fwft_cmb_axb_9 ;
wire empty_r_fwft_RNI2NES_Y ;
wire rptr_fwft_cmb_axb_8 ;
wire rptr_fwft_cmb_axb_7 ;
wire rptr_fwft_cmb_axb_6 ;
wire rptr_fwft_cmb_axb_5 ;
wire rptr_fwft_cmb_axb_4 ;
wire rptr_fwft_cmb_axb_3 ;
wire rptr_fwft_cmb_axb_2 ;
wire rptr_fwft_cmb_axb_1 ;
wire rptr_fwft_cmb_axb_0 ;
wire rdiff_bus_fwft ;
wire wptr_cmb_axb_10 ;
wire wptr_cmb_axb_9 ;
wire wptr_cmb_axb_8 ;
wire wptr_cmb_axb_7 ;
wire wptr_cmb_axb_6 ;
wire rptr_fwft_cmb_axb_10 ;
wire rdiff_bus_cry_0_cy ;
wire empty_r_RNI0URL_S ;
wire rdiff_bus_cry_0 ;
wire emptyilt10 ;
wire rdiff_bus_cry_1 ;
wire rdiff_bus_cry_2 ;
wire rdiff_bus_cry_3 ;
wire rdiff_bus_cry_4 ;
wire rdiff_bus_cry_5 ;
wire rdiff_bus_cry_6 ;
wire rdiff_bus_cry_7 ;
wire rdiff_bus_cry_8 ;
wire empty_r10_0_a2_0_RNO_FCO_1 ;
wire empty_r10_0_a2_0_RNO_Y_1 ;
wire rdiff_bus_cry_9 ;
wire wptr_cmb_cry_0_cy ;
wire full_r_RNIIO69_S ;
wire wptr_cmb_cry_0 ;
wire wptr_cmb_cry_1 ;
wire wptr_cmb_cry_2 ;
wire wptr_cmb_cry_3 ;
wire wptr_cmb_cry_4 ;
wire wptr_cmb_cry_5 ;
wire wptr_cmb_cry_6 ;
wire wptr_cmb_cry_7 ;
wire wptr_cmb_cry_8 ;
wire wptr_cmb_cry_9 ;
wire rptr_fwft_cmb_cry_0_cy ;
wire empty_r_fwft_RNI2NES_S ;
wire rptr_fwft_cmb_cry_0 ;
wire rptr_fwft_cmb_cry_1 ;
wire rptr_fwft_cmb_cry_2 ;
wire rptr_fwft_cmb_cry_3 ;
wire rptr_fwft_cmb_cry_4 ;
wire rptr_fwft_cmb_cry_5 ;
wire rptr_fwft_cmb_cry_6 ;
wire rptr_fwft_cmb_cry_7 ;
wire rptr_fwft_cmb_cry_8 ;
wire rptr_fwft_cmb_cry_9 ;
wire memraddr_r_cry_cy ;
wire memraddr_r_0_sqmuxa_0_51_a2_i_5 ;
wire memraddr_r_0_sqmuxa_0_51_a2_i_6 ;
wire memwaddr_r_cry_cy ;
wire memwaddr_r_0_sqmuxa_0_37_a2_i_5 ;
wire memwaddr_r_0_sqmuxa_0_37_a2_i_6 ;
wire rdiff_bus_fwft_cry_0_Z ;
wire rdiff_bus_fwft_cry_0_S_0 ;
wire rdiff_bus_fwft_cry_0_Y_0 ;
wire rdiff_bus_fwft_cry_1_Z ;
wire rdiff_bus_fwft_cry_1_Y_0 ;
wire rdiff_bus_fwft_cry_2_Z ;
wire rdiff_bus_fwft_cry_2_Y_0 ;
wire rdiff_bus_fwft_cry_3_Z ;
wire rdiff_bus_fwft_cry_3_Y_0 ;
wire rdiff_bus_fwft_cry_4_Z ;
wire rdiff_bus_fwft_cry_4_Y_0 ;
wire rdiff_bus_fwft_cry_5_Z ;
wire rdiff_bus_fwft_cry_5_Y_0 ;
wire rdiff_bus_fwft_cry_6_Z ;
wire rdiff_bus_fwft_cry_6_Y_0 ;
wire rdiff_bus_fwft_cry_7_Z ;
wire rdiff_bus_fwft_cry_7_Y_0 ;
wire rdiff_bus_fwft_cry_8_Z ;
wire rdiff_bus_fwft_cry_8_Y_0 ;
wire rdiff_bus_fwft_s_10_FCO_0 ;
wire rdiff_bus_fwft_s_10_Y_0 ;
wire rdiff_bus_fwft_cry_9_Z ;
wire rdiff_bus_fwft_cry_9_Y_0 ;
wire wdiff_bus_fwft_cry_0_Z ;
wire wdiff_bus_fwft_cry_0_S_0 ;
wire wdiff_bus_fwft_cry_0_Y_0 ;
wire wdiff_bus_fwft_cry_1_Z ;
wire wdiff_bus_fwft_cry_1_S_0 ;
wire wdiff_bus_fwft_cry_1_Y_0 ;
wire wdiff_bus_fwft_cry_2_Z ;
wire wdiff_bus_fwft_cry_2_S_0 ;
wire wdiff_bus_fwft_cry_2_Y_0 ;
wire wdiff_bus_fwft_cry_3_Z ;
wire wdiff_bus_fwft_cry_3_S_0 ;
wire wdiff_bus_fwft_cry_3_Y_0 ;
wire wdiff_bus_fwft_cry_4_Z ;
wire wdiff_bus_fwft_cry_4_S_0 ;
wire wdiff_bus_fwft_cry_4_Y_0 ;
wire wdiff_bus_fwft_cry_5_Z ;
wire wdiff_bus_fwft_cry_5_S_0 ;
wire wdiff_bus_fwft_cry_5_Y_0 ;
wire wdiff_bus_fwft_cry_6_Z ;
wire wdiff_bus_fwft_cry_6_S_0 ;
wire wdiff_bus_fwft_cry_6_Y_0 ;
wire wdiff_bus_fwft_cry_7_Z ;
wire wdiff_bus_fwft_cry_7_S_0 ;
wire wdiff_bus_fwft_cry_7_Y_0 ;
wire wdiff_bus_fwft_cry_8_Z ;
wire wdiff_bus_fwft_cry_8_S_0 ;
wire wdiff_bus_fwft_cry_8_Y_0 ;
wire wdiff_bus_fwft_s_10_FCO_0 ;
wire wdiff_bus_fwft_s_10_Y_0 ;
wire wdiff_bus_fwft_cry_9_Z ;
wire wdiff_bus_fwft_cry_9_S_0 ;
wire wdiff_bus_fwft_cry_9_Y_0 ;
wire rptr_s_316_FCO ;
wire rptr_s_316_S ;
wire rptr_s_316_Y ;
wire emptyi_fwftlto10_4_Z ;
wire emptyi_fwftlto10_6_Z ;
wire empty_r10_0_a2_0_6 ;
wire empty_r10_0_a2_0_5 ;
wire emptyi_fwftlto10_8_Z ;
wire N_166 ;
wire empty_r_1_sqmuxa ;
wire empty_r9 ;
wire N_3 ;
wire N_2 ;
  CFG1 \genblk10.rptr_RNO[0]  (
	.A(rdiff_bus),
	.Y(rptr_s[0])
);
defparam \genblk10.rptr_RNO[0] .INIT=2'h1;
// @71:823
  SLE \genblk10.memwaddr_r[9]  (
	.Q(fifo_MEMWADDR[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memwaddr_r_s[9]),
	.EN(full_r_RNIIO69_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[8]  (
	.Q(fifo_MEMWADDR[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memwaddr_r_s[8]),
	.EN(full_r_RNIIO69_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[7]  (
	.Q(fifo_MEMWADDR[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memwaddr_r_s[7]),
	.EN(full_r_RNIIO69_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[6]  (
	.Q(fifo_MEMWADDR[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memwaddr_r_s[6]),
	.EN(full_r_RNIIO69_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[5]  (
	.Q(fifo_MEMWADDR[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memwaddr_r_s[5]),
	.EN(full_r_RNIIO69_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[4]  (
	.Q(fifo_MEMWADDR[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memwaddr_r_s[4]),
	.EN(full_r_RNIIO69_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[3]  (
	.Q(fifo_MEMWADDR[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memwaddr_r_s[3]),
	.EN(full_r_RNIIO69_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[2]  (
	.Q(fifo_MEMWADDR[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memwaddr_r_s[2]),
	.EN(full_r_RNIIO69_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[1]  (
	.Q(fifo_MEMWADDR[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memwaddr_r_s[1]),
	.EN(full_r_RNIIO69_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[0]  (
	.Q(fifo_MEMWADDR[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memwaddr_r_s[0]),
	.EN(full_r_RNIIO69_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[9]  (
	.Q(fifo_MEMRADDR[9]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memraddr_r_s[9]),
	.EN(empty_r_RNI0URL_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[8]  (
	.Q(fifo_MEMRADDR[8]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memraddr_r_s[8]),
	.EN(empty_r_RNI0URL_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[7]  (
	.Q(fifo_MEMRADDR[7]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memraddr_r_s[7]),
	.EN(empty_r_RNI0URL_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[6]  (
	.Q(fifo_MEMRADDR[6]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memraddr_r_s[6]),
	.EN(empty_r_RNI0URL_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[5]  (
	.Q(fifo_MEMRADDR[5]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memraddr_r_s[5]),
	.EN(empty_r_RNI0URL_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[4]  (
	.Q(fifo_MEMRADDR[4]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memraddr_r_s[4]),
	.EN(empty_r_RNI0URL_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[3]  (
	.Q(fifo_MEMRADDR[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memraddr_r_s[3]),
	.EN(empty_r_RNI0URL_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[2]  (
	.Q(fifo_MEMRADDR[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memraddr_r_s[2]),
	.EN(empty_r_RNI0URL_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[1]  (
	.Q(fifo_MEMRADDR[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memraddr_r_s[1]),
	.EN(empty_r_RNI0URL_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[0]  (
	.Q(fifo_MEMRADDR[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memraddr_r_s[0]),
	.EN(empty_r_RNI0URL_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[10]  (
	.Q(rptr[10]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_s[10]),
	.EN(empty_r_RNI0URL_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[9]  (
	.Q(rptr[9]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_s[9]),
	.EN(empty_r_RNI0URL_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[8]  (
	.Q(rptr[8]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_s[8]),
	.EN(empty_r_RNI0URL_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[7]  (
	.Q(rptr[7]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_s[7]),
	.EN(empty_r_RNI0URL_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[6]  (
	.Q(rptr[6]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_s[6]),
	.EN(empty_r_RNI0URL_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[5]  (
	.Q(rptr[5]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_s[5]),
	.EN(empty_r_RNI0URL_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[4]  (
	.Q(rptr[4]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_s[4]),
	.EN(empty_r_RNI0URL_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[3]  (
	.Q(rptr[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_s[3]),
	.EN(empty_r_RNI0URL_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[2]  (
	.Q(rptr[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_s[2]),
	.EN(empty_r_RNI0URL_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[1]  (
	.Q(rptr[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_s[1]),
	.EN(empty_r_RNI0URL_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[0]  (
	.Q(rdiff_bus),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_s[0]),
	.EN(empty_r_RNI0URL_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:717
  SLE \genblk10.empty_r  (
	.Q(EMPTY1),
	.ADn(GND),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(empty_r_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:717
  SLE \genblk10.empty_r_fwft  (
	.Q(empty_r_fwft),
	.ADn(GND),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(emptyi_fwft),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:784
  SLE \genblk10.full_r  (
	.Q(UART_Protocol_0_TX_FIFO_FULL),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(full_r_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[5]  (
	.Q(wptr_cmb_axb_5),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_cmb[5]),
	.EN(full_r_RNIIO69_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[4]  (
	.Q(wptr_cmb_axb_4),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_cmb[4]),
	.EN(full_r_RNIIO69_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[3]  (
	.Q(wptr_cmb_axb_3),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_cmb[3]),
	.EN(full_r_RNIIO69_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[2]  (
	.Q(wptr_cmb_axb_2),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_cmb[2]),
	.EN(full_r_RNIIO69_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[1]  (
	.Q(wptr_cmb_axb_1),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_cmb[1]),
	.EN(full_r_RNIIO69_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[0]  (
	.Q(wptr_cmb_axb_0),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_cmb[0]),
	.EN(full_r_RNIIO69_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[9]  (
	.Q(rptr_fwft_cmb_axb_9),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_fwft_cmb[9]),
	.EN(empty_r_fwft_RNI2NES_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[8]  (
	.Q(rptr_fwft_cmb_axb_8),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_fwft_cmb[8]),
	.EN(empty_r_fwft_RNI2NES_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[7]  (
	.Q(rptr_fwft_cmb_axb_7),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_fwft_cmb[7]),
	.EN(empty_r_fwft_RNI2NES_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[6]  (
	.Q(rptr_fwft_cmb_axb_6),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_fwft_cmb[6]),
	.EN(empty_r_fwft_RNI2NES_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[5]  (
	.Q(rptr_fwft_cmb_axb_5),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_fwft_cmb[5]),
	.EN(empty_r_fwft_RNI2NES_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[4]  (
	.Q(rptr_fwft_cmb_axb_4),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_fwft_cmb[4]),
	.EN(empty_r_fwft_RNI2NES_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[3]  (
	.Q(rptr_fwft_cmb_axb_3),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_fwft_cmb[3]),
	.EN(empty_r_fwft_RNI2NES_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[2]  (
	.Q(rptr_fwft_cmb_axb_2),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_fwft_cmb[2]),
	.EN(empty_r_fwft_RNI2NES_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[1]  (
	.Q(rptr_fwft_cmb_axb_1),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_fwft_cmb[1]),
	.EN(empty_r_fwft_RNI2NES_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[0]  (
	.Q(rptr_fwft_cmb_axb_0),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rdiff_bus_fwft),
	.EN(empty_r_fwft_RNI2NES_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[10]  (
	.Q(wptr_cmb_axb_10),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_cmb[10]),
	.EN(full_r_RNIIO69_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[9]  (
	.Q(wptr_cmb_axb_9),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_cmb[9]),
	.EN(full_r_RNIIO69_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[8]  (
	.Q(wptr_cmb_axb_8),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_cmb[8]),
	.EN(full_r_RNIIO69_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[7]  (
	.Q(wptr_cmb_axb_7),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_cmb[7]),
	.EN(full_r_RNIIO69_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[6]  (
	.Q(wptr_cmb_axb_6),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_cmb[6]),
	.EN(full_r_RNIIO69_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[2]  (
	.Q(wptr_gray[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[1]  (
	.Q(wptr_gray[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray_3_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[0]  (
	.Q(wptr_gray[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray_3_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[10]  (
	.Q(rptr_bin_sync2_fwft_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_bin_sync_fwft[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[9]  (
	.Q(rptr_bin_sync2_fwft_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_bin_sync_fwft[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[8]  (
	.Q(rptr_bin_sync2_fwft_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_bin_sync_fwft[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[7]  (
	.Q(rptr_bin_sync2_fwft_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_bin_sync_fwft[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[6]  (
	.Q(rptr_bin_sync2_fwft_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_bin_sync_fwft[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[5]  (
	.Q(rptr_bin_sync2_fwft_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_bin_sync_fwft[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[4]  (
	.Q(rptr_bin_sync2_fwft_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_bin_sync_fwft[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[3]  (
	.Q(rptr_bin_sync2_fwft_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_bin_sync_fwft[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[2]  (
	.Q(rptr_bin_sync2_fwft_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_bin_sync_fwft[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[1]  (
	.Q(rptr_bin_sync2_fwft_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_bin_sync_fwft[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[0]  (
	.Q(rptr_bin_sync2_fwft_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_bin_sync_fwft[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[10]  (
	.Q(rptr_fwft_cmb_axb_10),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_fwft_cmb[10]),
	.EN(empty_r_fwft_RNI2NES_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[6]  (
	.Q(rptr_gray_fwft[6]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[5]  (
	.Q(rptr_gray_fwft[5]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[4]  (
	.Q(rptr_gray_fwft[4]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[3]  (
	.Q(rptr_gray_fwft[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft_3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[2]  (
	.Q(rptr_gray_fwft[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[1]  (
	.Q(rptr_gray_fwft[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft_3_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[0]  (
	.Q(rptr_gray_fwft[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft_3_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[10]  (
	.Q(wptr_gray[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_cmb_axb_10),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[9]  (
	.Q(wptr_gray[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray_3_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[8]  (
	.Q(wptr_gray[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[7]  (
	.Q(wptr_gray[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[6]  (
	.Q(wptr_gray[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[5]  (
	.Q(wptr_gray[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[4]  (
	.Q(wptr_gray[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[3]  (
	.Q(wptr_gray[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray_3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[10]  (
	.Q(rptr_gray_fwft[10]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_fwft_cmb_axb_10),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[9]  (
	.Q(rptr_gray_fwft[9]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft_3_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[8]  (
	.Q(rptr_gray_fwft[8]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[7]  (
	.Q(rptr_gray_fwft[7]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[10]  (
	.Q(wptr_bin_sync2_Z[10]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_bin_sync[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[9]  (
	.Q(wptr_bin_sync2_Z[9]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_bin_sync[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[8]  (
	.Q(wptr_bin_sync2_Z[8]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_bin_sync[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[7]  (
	.Q(wptr_bin_sync2_Z[7]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_bin_sync[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[6]  (
	.Q(wptr_bin_sync2_Z[6]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_bin_sync[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[5]  (
	.Q(wptr_bin_sync2_Z[5]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_bin_sync[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[4]  (
	.Q(wptr_bin_sync2_Z[4]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_bin_sync[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[3]  (
	.Q(wptr_bin_sync2_Z[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_bin_sync[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[2]  (
	.Q(wptr_bin_sync2_Z[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_bin_sync[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[1]  (
	.Q(wptr_bin_sync2_Z[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_bin_sync[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[0]  (
	.Q(wptr_bin_sync2_Z[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_bin_sync[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1046
  ARI1 \genblk10.empty_r_RNI0URL  (
	.FCO(rdiff_bus_cry_0_cy),
	.S(empty_r_RNI0URL_S),
	.Y(empty_r_RNI0URL_Y),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk10.empty_r_RNI0URL .INIT=20'h41500;
// @75:1046
  ARI1 \wptr_bin_sync2_RNIJJC71[0]  (
	.FCO(rdiff_bus_cry_0),
	.S(emptyilt10),
	.Y(wptr_bin_sync2_RNIJJC71_Y[0]),
	.B(wptr_bin_sync2_Z[0]),
	.C(GND),
	.D(GND),
	.A(rdiff_bus),
	.FCI(rdiff_bus_cry_0_cy)
);
defparam \wptr_bin_sync2_RNIJJC71[0] .INIT=20'h5AA55;
// @75:1046
  ARI1 \wptr_bin_sync2_RNI8BTO1[1]  (
	.FCO(rdiff_bus_cry_1),
	.S(rdiff_bus_Z[1]),
	.Y(wptr_bin_sync2_RNI8BTO1_Y[1]),
	.B(wptr_bin_sync2_Z[1]),
	.C(GND),
	.D(GND),
	.A(rptr[1]),
	.FCI(rdiff_bus_cry_0)
);
defparam \wptr_bin_sync2_RNI8BTO1[1] .INIT=20'h5AA55;
// @75:1046
  ARI1 \wptr_bin_sync2_RNIV4EA2[2]  (
	.FCO(rdiff_bus_cry_2),
	.S(rdiff_bus_Z[2]),
	.Y(wptr_bin_sync2_RNIV4EA2_Y[2]),
	.B(wptr_bin_sync2_Z[2]),
	.C(GND),
	.D(GND),
	.A(rptr[2]),
	.FCI(rdiff_bus_cry_1)
);
defparam \wptr_bin_sync2_RNIV4EA2[2] .INIT=20'h5AA55;
// @75:1046
  ARI1 \wptr_bin_sync2_RNIO0VR2[3]  (
	.FCO(rdiff_bus_cry_3),
	.S(rdiff_bus_Z[3]),
	.Y(wptr_bin_sync2_RNIO0VR2_Y[3]),
	.B(wptr_bin_sync2_Z[3]),
	.C(GND),
	.D(GND),
	.A(rptr[3]),
	.FCI(rdiff_bus_cry_2)
);
defparam \wptr_bin_sync2_RNIO0VR2[3] .INIT=20'h5AA55;
// @75:1046
  ARI1 \wptr_bin_sync2_RNIJUFD3[4]  (
	.FCO(rdiff_bus_cry_4),
	.S(rdiff_bus_Z[4]),
	.Y(wptr_bin_sync2_RNIJUFD3_Y[4]),
	.B(wptr_bin_sync2_Z[4]),
	.C(GND),
	.D(GND),
	.A(rptr[4]),
	.FCI(rdiff_bus_cry_3)
);
defparam \wptr_bin_sync2_RNIJUFD3[4] .INIT=20'h5AA55;
// @75:1046
  ARI1 \wptr_bin_sync2_RNIGU0V3[5]  (
	.FCO(rdiff_bus_cry_5),
	.S(rdiff_bus_Z[5]),
	.Y(wptr_bin_sync2_RNIGU0V3_Y[5]),
	.B(wptr_bin_sync2_Z[5]),
	.C(GND),
	.D(GND),
	.A(rptr[5]),
	.FCI(rdiff_bus_cry_4)
);
defparam \wptr_bin_sync2_RNIGU0V3[5] .INIT=20'h5AA55;
// @75:1046
  ARI1 \wptr_bin_sync2_RNIF0IG4[6]  (
	.FCO(rdiff_bus_cry_6),
	.S(rdiff_bus_Z[6]),
	.Y(wptr_bin_sync2_RNIF0IG4_Y[6]),
	.B(wptr_bin_sync2_Z[6]),
	.C(GND),
	.D(GND),
	.A(rptr[6]),
	.FCI(rdiff_bus_cry_5)
);
defparam \wptr_bin_sync2_RNIF0IG4[6] .INIT=20'h5AA55;
// @75:1046
  ARI1 \wptr_bin_sync2_RNIG4325[7]  (
	.FCO(rdiff_bus_cry_7),
	.S(rdiff_bus_Z[7]),
	.Y(wptr_bin_sync2_RNIG4325_Y[7]),
	.B(wptr_bin_sync2_Z[7]),
	.C(GND),
	.D(GND),
	.A(rptr[7]),
	.FCI(rdiff_bus_cry_6)
);
defparam \wptr_bin_sync2_RNIG4325[7] .INIT=20'h5AA55;
// @75:1046
  ARI1 \wptr_bin_sync2_RNIJAKJ5[8]  (
	.FCO(rdiff_bus_cry_8),
	.S(rdiff_bus_Z[8]),
	.Y(wptr_bin_sync2_RNIJAKJ5_Y[8]),
	.B(wptr_bin_sync2_Z[8]),
	.C(GND),
	.D(GND),
	.A(rptr[8]),
	.FCI(rdiff_bus_cry_7)
);
defparam \wptr_bin_sync2_RNIJAKJ5[8] .INIT=20'h5AA55;
// @75:1046
  ARI1 \genblk10.empty_r10_0_a2_0_RNO  (
	.FCO(empty_r10_0_a2_0_RNO_FCO_1),
	.S(rdiff_bus_Z[10]),
	.Y(empty_r10_0_a2_0_RNO_Y_1),
	.B(rptr[10]),
	.C(wptr_bin_sync2_Z[10]),
	.D(GND),
	.A(VCC),
	.FCI(rdiff_bus_cry_9)
);
defparam \genblk10.empty_r10_0_a2_0_RNO .INIT=20'h49900;
// @75:1046
  ARI1 \wptr_bin_sync2_RNIOI556[9]  (
	.FCO(rdiff_bus_cry_9),
	.S(rdiff_bus_Z[9]),
	.Y(wptr_bin_sync2_RNIOI556_Y[9]),
	.B(wptr_bin_sync2_Z[9]),
	.C(GND),
	.D(GND),
	.A(rptr[9]),
	.FCI(rdiff_bus_cry_8)
);
defparam \wptr_bin_sync2_RNIOI556[9] .INIT=20'h5AA55;
// @71:281
  ARI1 \genblk10.full_r_RNIIO69  (
	.FCO(wptr_cmb_cry_0_cy),
	.S(full_r_RNIIO69_S),
	.Y(full_r_RNIIO69_Y),
	.B(Controler_0_DEST_1_Fifo_Write_Enable),
	.C(UART_Protocol_0_TX_FIFO_FULL),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk10.full_r_RNIIO69 .INIT=20'h42200;
// @71:281
  ARI1 \genblk10.wptr_RNISOTA[0]  (
	.FCO(wptr_cmb_cry_0),
	.S(wptr_cmb[0]),
	.Y(wptr_RNISOTA_Y[0]),
	.B(wptr_cmb_axb_0),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_0_cy)
);
defparam \genblk10.wptr_RNISOTA[0] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNI7QKC[1]  (
	.FCO(wptr_cmb_cry_1),
	.S(wptr_cmb[1]),
	.Y(wptr_RNI7QKC_Y[1]),
	.B(wptr_cmb_axb_1),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_0)
);
defparam \genblk10.wptr_RNI7QKC[1] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNIJSBE[2]  (
	.FCO(wptr_cmb_cry_2),
	.S(wptr_cmb[2]),
	.Y(wptr_RNIJSBE_Y[2]),
	.B(wptr_cmb_axb_2),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_1)
);
defparam \genblk10.wptr_RNIJSBE[2] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNI003G[3]  (
	.FCO(wptr_cmb_cry_3),
	.S(wptr_cmb[3]),
	.Y(wptr_RNI003G_Y[3]),
	.B(wptr_cmb_axb_3),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_2)
);
defparam \genblk10.wptr_RNI003G[3] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNIE4QH[4]  (
	.FCO(wptr_cmb_cry_4),
	.S(wptr_cmb[4]),
	.Y(wptr_RNIE4QH_Y[4]),
	.B(wptr_cmb_axb_4),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_3)
);
defparam \genblk10.wptr_RNIE4QH[4] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNIT9HJ[5]  (
	.FCO(wptr_cmb_cry_5),
	.S(wptr_cmb[5]),
	.Y(wptr_RNIT9HJ_Y[5]),
	.B(wptr_cmb_axb_5),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_4)
);
defparam \genblk10.wptr_RNIT9HJ[5] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNIDG8L[6]  (
	.FCO(wptr_cmb_cry_6),
	.S(wptr_cmb[6]),
	.Y(wptr_RNIDG8L_Y[6]),
	.B(wptr_cmb_axb_6),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_5)
);
defparam \genblk10.wptr_RNIDG8L[6] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNIUNVM[7]  (
	.FCO(wptr_cmb_cry_7),
	.S(wptr_cmb[7]),
	.Y(wptr_RNIUNVM_Y[7]),
	.B(wptr_cmb_axb_7),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_6)
);
defparam \genblk10.wptr_RNIUNVM[7] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNIG0NO[8]  (
	.FCO(wptr_cmb_cry_8),
	.S(wptr_cmb[8]),
	.Y(wptr_RNIG0NO_Y[8]),
	.B(wptr_cmb_axb_8),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_7)
);
defparam \genblk10.wptr_RNIG0NO[8] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNIUA531[10]  (
	.FCO(wptr_RNIUA531_FCO[10]),
	.S(wptr_cmb[10]),
	.Y(wptr_RNIUA531_Y[10]),
	.B(wptr_cmb_axb_10),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_9)
);
defparam \genblk10.wptr_RNIUA531[10] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNI3AEQ[9]  (
	.FCO(wptr_cmb_cry_9),
	.S(wptr_cmb[9]),
	.Y(wptr_RNI3AEQ_Y[9]),
	.B(wptr_cmb_axb_9),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_8)
);
defparam \genblk10.wptr_RNI3AEQ[9] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.empty_r_fwft_RNI2NES  (
	.FCO(rptr_fwft_cmb_cry_0_cy),
	.S(empty_r_fwft_RNI2NES_S),
	.Y(empty_r_fwft_RNI2NES_Y),
	.B(empty_r_fwft),
	.C(Diag_Valid_TX),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk10.empty_r_fwft_RNI2NES .INIT=20'h44400;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNITU111[0]  (
	.FCO(rptr_fwft_cmb_cry_0),
	.S(rdiff_bus_fwft),
	.Y(rptr_fwft_RNITU111_Y[0]),
	.B(rptr_fwft_cmb_axb_0),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_0_cy)
);
defparam \genblk10.rptr_fwft_RNITU111[0] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNIP7L51[1]  (
	.FCO(rptr_fwft_cmb_cry_1),
	.S(rptr_fwft_cmb[1]),
	.Y(rptr_fwft_RNIP7L51_Y[1]),
	.B(rptr_fwft_cmb_axb_1),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_0)
);
defparam \genblk10.rptr_fwft_RNIP7L51[1] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNIMH8A1[2]  (
	.FCO(rptr_fwft_cmb_cry_2),
	.S(rptr_fwft_cmb[2]),
	.Y(rptr_fwft_RNIMH8A1_Y[2]),
	.B(rptr_fwft_cmb_axb_2),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_1)
);
defparam \genblk10.rptr_fwft_RNIMH8A1[2] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNIKSRE1[3]  (
	.FCO(rptr_fwft_cmb_cry_3),
	.S(rptr_fwft_cmb[3]),
	.Y(rptr_fwft_RNIKSRE1_Y[3]),
	.B(rptr_fwft_cmb_axb_3),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_2)
);
defparam \genblk10.rptr_fwft_RNIKSRE1[3] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNIJ8FJ1[4]  (
	.FCO(rptr_fwft_cmb_cry_4),
	.S(rptr_fwft_cmb[4]),
	.Y(rptr_fwft_RNIJ8FJ1_Y[4]),
	.B(rptr_fwft_cmb_axb_4),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_3)
);
defparam \genblk10.rptr_fwft_RNIJ8FJ1[4] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNIJL2O1[5]  (
	.FCO(rptr_fwft_cmb_cry_5),
	.S(rptr_fwft_cmb[5]),
	.Y(rptr_fwft_RNIJL2O1_Y[5]),
	.B(rptr_fwft_cmb_axb_5),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_4)
);
defparam \genblk10.rptr_fwft_RNIJL2O1[5] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNIK3MS1[6]  (
	.FCO(rptr_fwft_cmb_cry_6),
	.S(rptr_fwft_cmb[6]),
	.Y(rptr_fwft_RNIK3MS1_Y[6]),
	.B(rptr_fwft_cmb_axb_6),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_5)
);
defparam \genblk10.rptr_fwft_RNIK3MS1[6] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNIMI912[7]  (
	.FCO(rptr_fwft_cmb_cry_7),
	.S(rptr_fwft_cmb[7]),
	.Y(rptr_fwft_RNIMI912_Y[7]),
	.B(rptr_fwft_cmb_axb_7),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_6)
);
defparam \genblk10.rptr_fwft_RNIMI912[7] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNIP2T52[8]  (
	.FCO(rptr_fwft_cmb_cry_8),
	.S(rptr_fwft_cmb[8]),
	.Y(rptr_fwft_RNIP2T52_Y[8]),
	.B(rptr_fwft_cmb_axb_8),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_7)
);
defparam \genblk10.rptr_fwft_RNIP2T52[8] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNI9DBI2[10]  (
	.FCO(rptr_fwft_RNI9DBI2_FCO[10]),
	.S(rptr_fwft_cmb[10]),
	.Y(rptr_fwft_RNI9DBI2_Y[10]),
	.B(rptr_fwft_cmb_axb_10),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_9)
);
defparam \genblk10.rptr_fwft_RNI9DBI2[10] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNITJGA2[9]  (
	.FCO(rptr_fwft_cmb_cry_9),
	.S(rptr_fwft_cmb[9]),
	.Y(rptr_fwft_RNITJGA2_Y[9]),
	.B(rptr_fwft_cmb_axb_9),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_8)
);
defparam \genblk10.rptr_fwft_RNITJGA2[9] .INIT=20'h4AA00;
// @75:793
  ARI1 \genblk10.memraddr_r_RNIHCKT2[8]  (
	.FCO(memraddr_r_cry_cy),
	.S(memraddr_r_RNIHCKT2_S[8]),
	.Y(memraddr_r_RNIHCKT2_Y[8]),
	.B(fifo_MEMRADDR[8]),
	.C(fifo_MEMRADDR[9]),
	.D(memraddr_r_0_sqmuxa_0_51_a2_i_5),
	.A(memraddr_r_0_sqmuxa_0_51_a2_i_6),
	.FCI(VCC)
);
defparam \genblk10.memraddr_r_RNIHCKT2[8] .INIT=20'h4FFF7;
// @75:793
  ARI1 \genblk10.memraddr_r_RNIS8K46[0]  (
	.FCO(memraddr_r_cry[0]),
	.S(memraddr_r_s[0]),
	.Y(memraddr_r_RNIS8K46_Y[0]),
	.B(fifo_MEMRADDR[0]),
	.C(memraddr_r_RNIHCKT2_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_cy)
);
defparam \genblk10.memraddr_r_RNIS8K46[0] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNI86KB9[1]  (
	.FCO(memraddr_r_cry[1]),
	.S(memraddr_r_s[1]),
	.Y(memraddr_r_RNI86KB9_Y[1]),
	.B(fifo_MEMRADDR[1]),
	.C(memraddr_r_RNIHCKT2_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[0])
);
defparam \genblk10.memraddr_r_RNI86KB9[1] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNIL4KIC[2]  (
	.FCO(memraddr_r_cry[2]),
	.S(memraddr_r_s[2]),
	.Y(memraddr_r_RNIL4KIC_Y[2]),
	.B(fifo_MEMRADDR[2]),
	.C(memraddr_r_RNIHCKT2_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[1])
);
defparam \genblk10.memraddr_r_RNIL4KIC[2] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNI34KPF[3]  (
	.FCO(memraddr_r_cry[3]),
	.S(memraddr_r_s[3]),
	.Y(memraddr_r_RNI34KPF_Y[3]),
	.B(fifo_MEMRADDR[3]),
	.C(memraddr_r_RNIHCKT2_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[2])
);
defparam \genblk10.memraddr_r_RNI34KPF[3] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNII4K0J[4]  (
	.FCO(memraddr_r_cry[4]),
	.S(memraddr_r_s[4]),
	.Y(memraddr_r_RNII4K0J_Y[4]),
	.B(fifo_MEMRADDR[4]),
	.C(memraddr_r_RNIHCKT2_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[3])
);
defparam \genblk10.memraddr_r_RNII4K0J[4] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNI26K7M[5]  (
	.FCO(memraddr_r_cry[5]),
	.S(memraddr_r_s[5]),
	.Y(memraddr_r_RNI26K7M_Y[5]),
	.B(fifo_MEMRADDR[5]),
	.C(memraddr_r_RNIHCKT2_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[4])
);
defparam \genblk10.memraddr_r_RNI26K7M[5] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNIJ8KEP[6]  (
	.FCO(memraddr_r_cry[6]),
	.S(memraddr_r_s[6]),
	.Y(memraddr_r_RNIJ8KEP_Y[6]),
	.B(fifo_MEMRADDR[6]),
	.C(memraddr_r_RNIHCKT2_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[5])
);
defparam \genblk10.memraddr_r_RNIJ8KEP[6] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNI5CKLS[7]  (
	.FCO(memraddr_r_cry[7]),
	.S(memraddr_r_s[7]),
	.Y(memraddr_r_RNI5CKLS_Y[7]),
	.B(fifo_MEMRADDR[7]),
	.C(memraddr_r_RNIHCKT2_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[6])
);
defparam \genblk10.memraddr_r_RNI5CKLS[7] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNO[9]  (
	.FCO(memraddr_r_RNO_FCO_0[9]),
	.S(memraddr_r_s[9]),
	.Y(memraddr_r_RNO_Y_0[9]),
	.B(fifo_MEMRADDR[9]),
	.C(memraddr_r_RNIHCKT2_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[8])
);
defparam \genblk10.memraddr_r_RNO[9] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNIOGKSV[8]  (
	.FCO(memraddr_r_cry[8]),
	.S(memraddr_r_s[8]),
	.Y(memraddr_r_RNIOGKSV_Y[8]),
	.B(fifo_MEMRADDR[8]),
	.C(memraddr_r_RNIHCKT2_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[7])
);
defparam \genblk10.memraddr_r_RNIOGKSV[8] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memwaddr_r_RNI3GAU[8]  (
	.FCO(memwaddr_r_cry_cy),
	.S(memwaddr_r_RNI3GAU_S[8]),
	.Y(memwaddr_r_RNI3GAU_Y[8]),
	.B(fifo_MEMWADDR[8]),
	.C(fifo_MEMWADDR[9]),
	.D(memwaddr_r_0_sqmuxa_0_37_a2_i_5),
	.A(memwaddr_r_0_sqmuxa_0_37_a2_i_6),
	.FCI(VCC)
);
defparam \genblk10.memwaddr_r_RNI3GAU[8] .INIT=20'h4FFF7;
// @75:793
  ARI1 \genblk10.memwaddr_r_RNI5TLV1[0]  (
	.FCO(memwaddr_r_cry[0]),
	.S(memwaddr_r_s[0]),
	.Y(memwaddr_r_RNI5TLV1_Y[0]),
	.B(fifo_MEMWADDR[0]),
	.C(memwaddr_r_RNI3GAU_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_cy)
);
defparam \genblk10.memwaddr_r_RNI5TLV1[0] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memwaddr_r_RNI8B113[1]  (
	.FCO(memwaddr_r_cry[1]),
	.S(memwaddr_r_s[1]),
	.Y(memwaddr_r_RNI8B113_Y[1]),
	.B(fifo_MEMWADDR[1]),
	.C(memwaddr_r_RNI3GAU_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[0])
);
defparam \genblk10.memwaddr_r_RNI8B113[1] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memwaddr_r_RNICQC24[2]  (
	.FCO(memwaddr_r_cry[2]),
	.S(memwaddr_r_s[2]),
	.Y(memwaddr_r_RNICQC24_Y[2]),
	.B(fifo_MEMWADDR[2]),
	.C(memwaddr_r_RNI3GAU_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[1])
);
defparam \genblk10.memwaddr_r_RNICQC24[2] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memwaddr_r_RNIHAO35[3]  (
	.FCO(memwaddr_r_cry[3]),
	.S(memwaddr_r_s[3]),
	.Y(memwaddr_r_RNIHAO35_Y[3]),
	.B(fifo_MEMWADDR[3]),
	.C(memwaddr_r_RNI3GAU_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[2])
);
defparam \genblk10.memwaddr_r_RNIHAO35[3] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memwaddr_r_RNINR356[4]  (
	.FCO(memwaddr_r_cry[4]),
	.S(memwaddr_r_s[4]),
	.Y(memwaddr_r_RNINR356_Y[4]),
	.B(fifo_MEMWADDR[4]),
	.C(memwaddr_r_RNI3GAU_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[3])
);
defparam \genblk10.memwaddr_r_RNINR356[4] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memwaddr_r_RNIUDF67[5]  (
	.FCO(memwaddr_r_cry[5]),
	.S(memwaddr_r_s[5]),
	.Y(memwaddr_r_RNIUDF67_Y[5]),
	.B(fifo_MEMWADDR[5]),
	.C(memwaddr_r_RNI3GAU_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[4])
);
defparam \genblk10.memwaddr_r_RNIUDF67[5] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memwaddr_r_RNI61R78[6]  (
	.FCO(memwaddr_r_cry[6]),
	.S(memwaddr_r_s[6]),
	.Y(memwaddr_r_RNI61R78_Y[6]),
	.B(fifo_MEMWADDR[6]),
	.C(memwaddr_r_RNI3GAU_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[5])
);
defparam \genblk10.memwaddr_r_RNI61R78[6] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memwaddr_r_RNIFL699[7]  (
	.FCO(memwaddr_r_cry[7]),
	.S(memwaddr_r_s[7]),
	.Y(memwaddr_r_RNIFL699_Y[7]),
	.B(fifo_MEMWADDR[7]),
	.C(memwaddr_r_RNI3GAU_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[6])
);
defparam \genblk10.memwaddr_r_RNIFL699[7] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memwaddr_r_RNO[9]  (
	.FCO(memwaddr_r_RNO_FCO_0[9]),
	.S(memwaddr_r_s[9]),
	.Y(memwaddr_r_RNO_Y_0[9]),
	.B(fifo_MEMWADDR[9]),
	.C(memwaddr_r_RNI3GAU_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[8])
);
defparam \genblk10.memwaddr_r_RNO[9] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memwaddr_r_RNIPAIAA[8]  (
	.FCO(memwaddr_r_cry[8]),
	.S(memwaddr_r_s[8]),
	.Y(memwaddr_r_RNIPAIAA_Y[8]),
	.B(fifo_MEMWADDR[8]),
	.C(memwaddr_r_RNI3GAU_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[7])
);
defparam \genblk10.memwaddr_r_RNIPAIAA[8] .INIT=20'h48800;
// @71:395
  ARI1 rdiff_bus_fwft_cry_0 (
	.FCO(rdiff_bus_fwft_cry_0_Z),
	.S(rdiff_bus_fwft_cry_0_S_0),
	.Y(rdiff_bus_fwft_cry_0_Y_0),
	.B(wptr_bin_sync2_Z[0]),
	.C(GND),
	.D(GND),
	.A(rdiff_bus_fwft),
	.FCI(GND)
);
defparam rdiff_bus_fwft_cry_0.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_1 (
	.FCO(rdiff_bus_fwft_cry_1_Z),
	.S(rdiff_bus_fwft_Z[1]),
	.Y(rdiff_bus_fwft_cry_1_Y_0),
	.B(wptr_bin_sync2_Z[1]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[1]),
	.FCI(rdiff_bus_fwft_cry_0_Z)
);
defparam rdiff_bus_fwft_cry_1.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_2 (
	.FCO(rdiff_bus_fwft_cry_2_Z),
	.S(rdiff_bus_fwft_Z[2]),
	.Y(rdiff_bus_fwft_cry_2_Y_0),
	.B(wptr_bin_sync2_Z[2]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[2]),
	.FCI(rdiff_bus_fwft_cry_1_Z)
);
defparam rdiff_bus_fwft_cry_2.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_3 (
	.FCO(rdiff_bus_fwft_cry_3_Z),
	.S(rdiff_bus_fwft_Z[3]),
	.Y(rdiff_bus_fwft_cry_3_Y_0),
	.B(wptr_bin_sync2_Z[3]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[3]),
	.FCI(rdiff_bus_fwft_cry_2_Z)
);
defparam rdiff_bus_fwft_cry_3.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_4 (
	.FCO(rdiff_bus_fwft_cry_4_Z),
	.S(rdiff_bus_fwft_Z[4]),
	.Y(rdiff_bus_fwft_cry_4_Y_0),
	.B(wptr_bin_sync2_Z[4]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[4]),
	.FCI(rdiff_bus_fwft_cry_3_Z)
);
defparam rdiff_bus_fwft_cry_4.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_5 (
	.FCO(rdiff_bus_fwft_cry_5_Z),
	.S(rdiff_bus_fwft_Z[5]),
	.Y(rdiff_bus_fwft_cry_5_Y_0),
	.B(wptr_bin_sync2_Z[5]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[5]),
	.FCI(rdiff_bus_fwft_cry_4_Z)
);
defparam rdiff_bus_fwft_cry_5.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_6 (
	.FCO(rdiff_bus_fwft_cry_6_Z),
	.S(rdiff_bus_fwft_Z[6]),
	.Y(rdiff_bus_fwft_cry_6_Y_0),
	.B(wptr_bin_sync2_Z[6]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[6]),
	.FCI(rdiff_bus_fwft_cry_5_Z)
);
defparam rdiff_bus_fwft_cry_6.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_7 (
	.FCO(rdiff_bus_fwft_cry_7_Z),
	.S(rdiff_bus_fwft_Z[7]),
	.Y(rdiff_bus_fwft_cry_7_Y_0),
	.B(wptr_bin_sync2_Z[7]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[7]),
	.FCI(rdiff_bus_fwft_cry_6_Z)
);
defparam rdiff_bus_fwft_cry_7.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_8 (
	.FCO(rdiff_bus_fwft_cry_8_Z),
	.S(rdiff_bus_fwft_Z[8]),
	.Y(rdiff_bus_fwft_cry_8_Y_0),
	.B(wptr_bin_sync2_Z[8]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[8]),
	.FCI(rdiff_bus_fwft_cry_7_Z)
);
defparam rdiff_bus_fwft_cry_8.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_s_10 (
	.FCO(rdiff_bus_fwft_s_10_FCO_0),
	.S(rdiff_bus_fwft_Z[10]),
	.Y(rdiff_bus_fwft_s_10_Y_0),
	.B(rptr_fwft_cmb[10]),
	.C(wptr_bin_sync2_Z[10]),
	.D(GND),
	.A(VCC),
	.FCI(rdiff_bus_fwft_cry_9_Z)
);
defparam rdiff_bus_fwft_s_10.INIT=20'h49900;
// @71:395
  ARI1 rdiff_bus_fwft_cry_9 (
	.FCO(rdiff_bus_fwft_cry_9_Z),
	.S(rdiff_bus_fwft_Z[9]),
	.Y(rdiff_bus_fwft_cry_9_Y_0),
	.B(wptr_bin_sync2_Z[9]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[9]),
	.FCI(rdiff_bus_fwft_cry_8_Z)
);
defparam rdiff_bus_fwft_cry_9.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_0 (
	.FCO(wdiff_bus_fwft_cry_0_Z),
	.S(wdiff_bus_fwft_cry_0_S_0),
	.Y(wdiff_bus_fwft_cry_0_Y_0),
	.B(rptr_bin_sync2_fwft_Z[0]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[0]),
	.FCI(VCC)
);
defparam wdiff_bus_fwft_cry_0.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_1 (
	.FCO(wdiff_bus_fwft_cry_1_Z),
	.S(wdiff_bus_fwft_cry_1_S_0),
	.Y(wdiff_bus_fwft_cry_1_Y_0),
	.B(rptr_bin_sync2_fwft_Z[1]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[1]),
	.FCI(wdiff_bus_fwft_cry_0_Z)
);
defparam wdiff_bus_fwft_cry_1.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_2 (
	.FCO(wdiff_bus_fwft_cry_2_Z),
	.S(wdiff_bus_fwft_cry_2_S_0),
	.Y(wdiff_bus_fwft_cry_2_Y_0),
	.B(rptr_bin_sync2_fwft_Z[2]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[2]),
	.FCI(wdiff_bus_fwft_cry_1_Z)
);
defparam wdiff_bus_fwft_cry_2.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_3 (
	.FCO(wdiff_bus_fwft_cry_3_Z),
	.S(wdiff_bus_fwft_cry_3_S_0),
	.Y(wdiff_bus_fwft_cry_3_Y_0),
	.B(rptr_bin_sync2_fwft_Z[3]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[3]),
	.FCI(wdiff_bus_fwft_cry_2_Z)
);
defparam wdiff_bus_fwft_cry_3.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_4 (
	.FCO(wdiff_bus_fwft_cry_4_Z),
	.S(wdiff_bus_fwft_cry_4_S_0),
	.Y(wdiff_bus_fwft_cry_4_Y_0),
	.B(rptr_bin_sync2_fwft_Z[4]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[4]),
	.FCI(wdiff_bus_fwft_cry_3_Z)
);
defparam wdiff_bus_fwft_cry_4.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_5 (
	.FCO(wdiff_bus_fwft_cry_5_Z),
	.S(wdiff_bus_fwft_cry_5_S_0),
	.Y(wdiff_bus_fwft_cry_5_Y_0),
	.B(rptr_bin_sync2_fwft_Z[5]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[5]),
	.FCI(wdiff_bus_fwft_cry_4_Z)
);
defparam wdiff_bus_fwft_cry_5.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_6 (
	.FCO(wdiff_bus_fwft_cry_6_Z),
	.S(wdiff_bus_fwft_cry_6_S_0),
	.Y(wdiff_bus_fwft_cry_6_Y_0),
	.B(rptr_bin_sync2_fwft_Z[6]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[6]),
	.FCI(wdiff_bus_fwft_cry_5_Z)
);
defparam wdiff_bus_fwft_cry_6.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_7 (
	.FCO(wdiff_bus_fwft_cry_7_Z),
	.S(wdiff_bus_fwft_cry_7_S_0),
	.Y(wdiff_bus_fwft_cry_7_Y_0),
	.B(rptr_bin_sync2_fwft_Z[7]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[7]),
	.FCI(wdiff_bus_fwft_cry_6_Z)
);
defparam wdiff_bus_fwft_cry_7.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_8 (
	.FCO(wdiff_bus_fwft_cry_8_Z),
	.S(wdiff_bus_fwft_cry_8_S_0),
	.Y(wdiff_bus_fwft_cry_8_Y_0),
	.B(rptr_bin_sync2_fwft_Z[8]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[8]),
	.FCI(wdiff_bus_fwft_cry_7_Z)
);
defparam wdiff_bus_fwft_cry_8.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_s_10 (
	.FCO(wdiff_bus_fwft_s_10_FCO_0),
	.S(full_r_3),
	.Y(wdiff_bus_fwft_s_10_Y_0),
	.B(rptr_bin_sync2_fwft_Z[10]),
	.C(wptr_cmb[10]),
	.D(GND),
	.A(VCC),
	.FCI(wdiff_bus_fwft_cry_9_Z)
);
defparam wdiff_bus_fwft_s_10.INIT=20'h49900;
// @71:396
  ARI1 wdiff_bus_fwft_cry_9 (
	.FCO(wdiff_bus_fwft_cry_9_Z),
	.S(wdiff_bus_fwft_cry_9_S_0),
	.Y(wdiff_bus_fwft_cry_9_Y_0),
	.B(rptr_bin_sync2_fwft_Z[9]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[9]),
	.FCI(wdiff_bus_fwft_cry_8_Z)
);
defparam wdiff_bus_fwft_cry_9.INIT=20'h5AA55;
// @71:686
  ARI1 \genblk10.rptr_s_316  (
	.FCO(rptr_s_316_FCO),
	.S(rptr_s_316_S),
	.Y(rptr_s_316_Y),
	.B(rdiff_bus),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk10.rptr_s_316 .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_cry[1]  (
	.FCO(rptr_cry[1]),
	.S(rptr_s[1]),
	.Y(rptr_cry_Y_1[1]),
	.B(rptr[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_s_316_FCO)
);
defparam \genblk10.rptr_cry[1] .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_cry[2]  (
	.FCO(rptr_cry[2]),
	.S(rptr_s[2]),
	.Y(rptr_cry_Y_1[2]),
	.B(rptr[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cry[1])
);
defparam \genblk10.rptr_cry[2] .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_cry[3]  (
	.FCO(rptr_cry[3]),
	.S(rptr_s[3]),
	.Y(rptr_cry_Y_1[3]),
	.B(rptr[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cry[2])
);
defparam \genblk10.rptr_cry[3] .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_cry[4]  (
	.FCO(rptr_cry[4]),
	.S(rptr_s[4]),
	.Y(rptr_cry_Y_1[4]),
	.B(rptr[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cry[3])
);
defparam \genblk10.rptr_cry[4] .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_cry[5]  (
	.FCO(rptr_cry[5]),
	.S(rptr_s[5]),
	.Y(rptr_cry_Y_1[5]),
	.B(rptr[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cry[4])
);
defparam \genblk10.rptr_cry[5] .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_cry[6]  (
	.FCO(rptr_cry[6]),
	.S(rptr_s[6]),
	.Y(rptr_cry_Y_1[6]),
	.B(rptr[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cry[5])
);
defparam \genblk10.rptr_cry[6] .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_cry[7]  (
	.FCO(rptr_cry[7]),
	.S(rptr_s[7]),
	.Y(rptr_cry_Y_1[7]),
	.B(rptr[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cry[6])
);
defparam \genblk10.rptr_cry[7] .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_cry[8]  (
	.FCO(rptr_cry[8]),
	.S(rptr_s[8]),
	.Y(rptr_cry_Y_1[8]),
	.B(rptr[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cry[7])
);
defparam \genblk10.rptr_cry[8] .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_s[10]  (
	.FCO(rptr_s_FCO_1[10]),
	.S(rptr_s[10]),
	.Y(rptr_s_Y_1[10]),
	.B(rptr[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cry[9])
);
defparam \genblk10.rptr_s[10] .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_cry[9]  (
	.FCO(rptr_cry[9]),
	.S(rptr_s[9]),
	.Y(rptr_cry_Y_1[9]),
	.B(rptr[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cry[8])
);
defparam \genblk10.rptr_cry[9] .INIT=20'h4AA00;
// @71:326
  CFG2 emptyi_fwftlto10_4 (
	.A(rdiff_bus_fwft_Z[9]),
	.B(rdiff_bus_fwft_Z[8]),
	.Y(emptyi_fwftlto10_4_Z)
);
defparam emptyi_fwftlto10_4.INIT=4'h8;
// @71:709
  CFG2 \rptr_gray_fwft_3[0]  (
	.A(rptr_fwft_cmb_axb_1),
	.B(rptr_fwft_cmb_axb_0),
	.Y(rptr_gray_fwft_3_Z[0])
);
defparam \rptr_gray_fwft_3[0] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[1]  (
	.A(rptr_fwft_cmb_axb_1),
	.B(rptr_fwft_cmb_axb_2),
	.Y(rptr_gray_fwft_3_Z[1])
);
defparam \rptr_gray_fwft_3[1] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[2]  (
	.A(rptr_fwft_cmb_axb_2),
	.B(rptr_fwft_cmb_axb_3),
	.Y(rptr_gray_fwft_3_Z[2])
);
defparam \rptr_gray_fwft_3[2] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[3]  (
	.A(rptr_fwft_cmb_axb_3),
	.B(rptr_fwft_cmb_axb_4),
	.Y(rptr_gray_fwft_3_Z[3])
);
defparam \rptr_gray_fwft_3[3] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[4]  (
	.A(rptr_fwft_cmb_axb_4),
	.B(rptr_fwft_cmb_axb_5),
	.Y(rptr_gray_fwft_3_Z[4])
);
defparam \rptr_gray_fwft_3[4] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[5]  (
	.A(rptr_fwft_cmb_axb_5),
	.B(rptr_fwft_cmb_axb_6),
	.Y(rptr_gray_fwft_3_Z[5])
);
defparam \rptr_gray_fwft_3[5] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[6]  (
	.A(rptr_fwft_cmb_axb_6),
	.B(rptr_fwft_cmb_axb_7),
	.Y(rptr_gray_fwft_3_Z[6])
);
defparam \rptr_gray_fwft_3[6] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[7]  (
	.A(rptr_fwft_cmb_axb_7),
	.B(rptr_fwft_cmb_axb_8),
	.Y(rptr_gray_fwft_3_Z[7])
);
defparam \rptr_gray_fwft_3[7] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[8]  (
	.A(rptr_fwft_cmb_axb_8),
	.B(rptr_fwft_cmb_axb_9),
	.Y(rptr_gray_fwft_3_Z[8])
);
defparam \rptr_gray_fwft_3[8] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[9]  (
	.A(rptr_fwft_cmb_axb_9),
	.B(rptr_fwft_cmb_axb_10),
	.Y(rptr_gray_fwft_3_Z[9])
);
defparam \rptr_gray_fwft_3[9] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[0]  (
	.A(wptr_cmb_axb_1),
	.B(wptr_cmb_axb_0),
	.Y(wptr_gray_3_Z[0])
);
defparam \wptr_gray_3[0] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[1]  (
	.A(wptr_cmb_axb_1),
	.B(wptr_cmb_axb_2),
	.Y(wptr_gray_3_Z[1])
);
defparam \wptr_gray_3[1] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[2]  (
	.A(wptr_cmb_axb_2),
	.B(wptr_cmb_axb_3),
	.Y(wptr_gray_3_Z[2])
);
defparam \wptr_gray_3[2] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[3]  (
	.A(wptr_cmb_axb_3),
	.B(wptr_cmb_axb_4),
	.Y(wptr_gray_3_Z[3])
);
defparam \wptr_gray_3[3] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[4]  (
	.A(wptr_cmb_axb_4),
	.B(wptr_cmb_axb_5),
	.Y(wptr_gray_3_Z[4])
);
defparam \wptr_gray_3[4] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[5]  (
	.A(wptr_cmb_axb_5),
	.B(wptr_cmb_axb_6),
	.Y(wptr_gray_3_Z[5])
);
defparam \wptr_gray_3[5] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[6]  (
	.A(wptr_cmb_axb_6),
	.B(wptr_cmb_axb_7),
	.Y(wptr_gray_3_Z[6])
);
defparam \wptr_gray_3[6] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[7]  (
	.A(wptr_cmb_axb_7),
	.B(wptr_cmb_axb_8),
	.Y(wptr_gray_3_Z[7])
);
defparam \wptr_gray_3[7] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[8]  (
	.A(wptr_cmb_axb_8),
	.B(wptr_cmb_axb_9),
	.Y(wptr_gray_3_Z[8])
);
defparam \wptr_gray_3[8] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[9]  (
	.A(wptr_cmb_axb_9),
	.B(wptr_cmb_axb_10),
	.Y(wptr_gray_3_Z[9])
);
defparam \wptr_gray_3[9] .INIT=4'h6;
// @71:326
  CFG4 emptyi_fwftlto10_6 (
	.A(rdiff_bus_fwft_Z[2]),
	.B(rdiff_bus_fwft_Z[3]),
	.C(rdiff_bus_fwft_Z[4]),
	.D(rdiff_bus_fwft_Z[5]),
	.Y(emptyi_fwftlto10_6_Z)
);
defparam emptyi_fwftlto10_6.INIT=16'h8000;
// @71:730
  CFG4 \genblk10.empty_r10_0_a2_0_6  (
	.A(rdiff_bus_Z[5]),
	.B(rdiff_bus_Z[6]),
	.C(rdiff_bus_Z[7]),
	.D(rdiff_bus_Z[8]),
	.Y(empty_r10_0_a2_0_6)
);
defparam \genblk10.empty_r10_0_a2_0_6 .INIT=16'h8000;
// @71:730
  CFG4 \genblk10.empty_r10_0_a2_0_5  (
	.A(rdiff_bus_Z[1]),
	.B(rdiff_bus_Z[2]),
	.C(rdiff_bus_Z[3]),
	.D(rdiff_bus_Z[4]),
	.Y(empty_r10_0_a2_0_5)
);
defparam \genblk10.empty_r10_0_a2_0_5 .INIT=16'h8000;
// @75:793
  CFG4 \genblk10.memraddr_r_RNIULE51[4]  (
	.A(fifo_MEMRADDR[7]),
	.B(fifo_MEMRADDR[6]),
	.C(fifo_MEMRADDR[5]),
	.D(fifo_MEMRADDR[4]),
	.Y(memraddr_r_0_sqmuxa_0_51_a2_i_6)
);
defparam \genblk10.memraddr_r_RNIULE51[4] .INIT=16'h7FFF;
// @75:793
  CFG4 \genblk10.memraddr_r_RNIE5E51[0]  (
	.A(fifo_MEMRADDR[3]),
	.B(fifo_MEMRADDR[2]),
	.C(fifo_MEMRADDR[1]),
	.D(fifo_MEMRADDR[0]),
	.Y(memraddr_r_0_sqmuxa_0_51_a2_i_5)
);
defparam \genblk10.memraddr_r_RNIE5E51[0] .INIT=16'h7FFF;
// @75:793
  CFG4 \genblk10.memwaddr_r_RNIIA4C[4]  (
	.A(fifo_MEMWADDR[7]),
	.B(fifo_MEMWADDR[6]),
	.C(fifo_MEMWADDR[5]),
	.D(fifo_MEMWADDR[4]),
	.Y(memwaddr_r_0_sqmuxa_0_37_a2_i_6)
);
defparam \genblk10.memwaddr_r_RNIIA4C[4] .INIT=16'h7FFF;
// @75:793
  CFG4 \genblk10.memwaddr_r_RNI2Q3C[0]  (
	.A(fifo_MEMWADDR[3]),
	.B(fifo_MEMWADDR[2]),
	.C(fifo_MEMWADDR[1]),
	.D(fifo_MEMWADDR[0]),
	.Y(memwaddr_r_0_sqmuxa_0_37_a2_i_5)
);
defparam \genblk10.memwaddr_r_RNI2Q3C[0] .INIT=16'h7FFF;
// @71:326
  CFG4 emptyi_fwftlto10_8 (
	.A(rdiff_bus_fwft_Z[1]),
	.B(rdiff_bus_fwft_cry_0_Y_0),
	.C(emptyi_fwftlto10_6_Z),
	.D(rdiff_bus_fwft_Z[10]),
	.Y(emptyi_fwftlto10_8_Z)
);
defparam emptyi_fwftlto10_8.INIT=16'h8000;
// @71:730
  CFG4 \genblk10.empty_r10_0_a2_0  (
	.A(rdiff_bus_Z[9]),
	.B(rdiff_bus_Z[10]),
	.C(empty_r10_0_a2_0_5),
	.D(empty_r10_0_a2_0_6),
	.Y(N_166)
);
defparam \genblk10.empty_r10_0_a2_0 .INIT=16'h8000;
// @71:326
  CFG4 emptyi_fwftlto10 (
	.A(rdiff_bus_fwft_Z[6]),
	.B(rdiff_bus_fwft_Z[7]),
	.C(emptyi_fwftlto10_4_Z),
	.D(emptyi_fwftlto10_8_Z),
	.Y(emptyi_fwft)
);
defparam emptyi_fwftlto10.INIT=16'h8000;
// @71:730
  CFG3 \genblk10.empty_r10_0_a2  (
	.A(N_166),
	.B(empty_r_RNI0URL_Y),
	.C(emptyilt10),
	.Y(empty_r_1_sqmuxa)
);
defparam \genblk10.empty_r10_0_a2 .INIT=8'h02;
// @71:730
  CFG3 \genblk10.empty_r9_0_a2  (
	.A(N_166),
	.B(empty_r_RNI0URL_Y),
	.C(emptyilt10),
	.Y(empty_r9)
);
defparam \genblk10.empty_r9_0_a2 .INIT=8'h80;
// @71:719
  CFG4 \genblk10.empty_r_4_f0  (
	.A(N_166),
	.B(emptyilt10),
	.C(empty_r_1_sqmuxa),
	.D(empty_r9),
	.Y(empty_r_4)
);
defparam \genblk10.empty_r_4_f0 .INIT=16'h0F08;
// @71:458
  COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_2 Wr_corefifo_NstagesSync (
	.wptr_gray_sync(wptr_gray_sync[9:0]),
	.wptr_bin_sync_0(wptr_bin_sync[10]),
	.wptr_gray(wptr_gray[10:0]),
	.Chain_0(Chain_0),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK)
);
// @71:501
  COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_1 Wr_corefifo_grayToBinConv (
	.wptr_bin_sync(wptr_bin_sync[10:0]),
	.wptr_gray_sync(wptr_gray_sync[9:0])
);
// @71:547
  COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_2 Rd_corefifo_NstagesSync_fwft (
	.rptr_gray_sync_fwft(rptr_gray_sync_fwft[9:0]),
	.rptr_bin_sync_fwft_0(rptr_bin_sync_fwft[10]),
	.rptr_gray_fwft(rptr_gray_fwft[10:0]),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK),
	.dff_arst(dff_arst)
);
// @71:562
  COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_2 Rd_grayToBinConv_fwft (
	.rptr_bin_sync_fwft(rptr_bin_sync_fwft[10:0]),
	.rptr_gray_sync_fwft(rptr_gray_sync_fwft[9:0])
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_0 */

module COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0 (
  COREFIFO_C0_0_Q,
  int_MEMRD_fwft_1_i_m2,
  int_MEMRD_fwft_1,
  Chain_0,
  Diag_Valid_TX,
  Diag_Valid_RX,
  empty_r_RNI0URL_Y,
  fifo_valid_1z,
  Clock_Reset_0_UART_CLOCK,
  middle_valid_1z
)
;
output [31:0] COREFIFO_C0_0_Q ;
input [31:20] int_MEMRD_fwft_1_i_m2 ;
input [19:0] int_MEMRD_fwft_1 ;
input Chain_0 ;
input Diag_Valid_TX ;
output Diag_Valid_RX ;
input empty_r_RNI0URL_Y ;
output fifo_valid_1z ;
input Clock_Reset_0_UART_CLOCK ;
output middle_valid_1z ;
wire Chain_0 ;
wire Diag_Valid_TX ;
wire Diag_Valid_RX ;
wire empty_r_RNI0URL_Y ;
wire fifo_valid_1z ;
wire Clock_Reset_0_UART_CLOCK ;
wire middle_valid_1z ;
wire [31:0] middle_dout_Z;
wire [19:0] dout_4_Z;
wire [31:20] dout_4_i_m2_Z;
wire N_18_i ;
wire update_dout_i ;
wire VCC ;
wire update_middle ;
wire un4_fifo_rd_en_0_o2_Z ;
wire GND ;
wire un4_fifo_rd_en_0_0 ;
wire N_90_i ;
wire dout_valid_Z ;
wire N_84 ;
wire N_87 ;
wire N_88 ;
wire N_89 ;
wire N_7 ;
wire N_6 ;
  CFG1 empty_RNO (
	.A(N_18_i),
	.Y(update_dout_i)
);
defparam empty_RNO.INIT=2'h1;
// @72:280
  SLE middle_valid (
	.Q(middle_valid_1z),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(update_middle),
	.EN(un4_fifo_rd_en_0_o2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE fifo_valid (
	.Q(fifo_valid_1z),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(empty_r_RNI0URL_Y),
	.EN(un4_fifo_rd_en_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:206
  SLE empty (
	.Q(Diag_Valid_RX),
	.ADn(GND),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(update_dout_i),
	.EN(N_90_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE dout_valid (
	.Q(dout_valid_Z),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_18_i),
	.EN(N_90_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[4]  (
	.Q(middle_dout_Z[4]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1[4]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[3]  (
	.Q(middle_dout_Z[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1[3]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[2]  (
	.Q(middle_dout_Z[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1[2]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[1]  (
	.Q(middle_dout_Z[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1[1]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[0]  (
	.Q(middle_dout_Z[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1[0]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[19]  (
	.Q(middle_dout_Z[19]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1[19]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[18]  (
	.Q(middle_dout_Z[18]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1[18]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[17]  (
	.Q(middle_dout_Z[17]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1[17]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[16]  (
	.Q(middle_dout_Z[16]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1[16]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[15]  (
	.Q(middle_dout_Z[15]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1[15]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[14]  (
	.Q(middle_dout_Z[14]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1[14]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[13]  (
	.Q(middle_dout_Z[13]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1[13]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[12]  (
	.Q(middle_dout_Z[12]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1[12]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[11]  (
	.Q(middle_dout_Z[11]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1[11]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[10]  (
	.Q(middle_dout_Z[10]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1[10]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[9]  (
	.Q(middle_dout_Z[9]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1[9]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[8]  (
	.Q(middle_dout_Z[8]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1[8]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[7]  (
	.Q(middle_dout_Z[7]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1[7]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[6]  (
	.Q(middle_dout_Z[6]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1[6]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[5]  (
	.Q(middle_dout_Z[5]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1[5]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[2]  (
	.Q(COREFIFO_C0_0_Q[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_Z[2]),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[1]  (
	.Q(COREFIFO_C0_0_Q[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_Z[1]),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[0]  (
	.Q(COREFIFO_C0_0_Q[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_Z[0]),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[31]  (
	.Q(middle_dout_Z[31]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2[31]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[30]  (
	.Q(middle_dout_Z[30]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2[30]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[29]  (
	.Q(middle_dout_Z[29]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2[29]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[28]  (
	.Q(middle_dout_Z[28]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2[28]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[27]  (
	.Q(middle_dout_Z[27]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2[27]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[26]  (
	.Q(middle_dout_Z[26]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2[26]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[25]  (
	.Q(middle_dout_Z[25]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2[25]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[24]  (
	.Q(middle_dout_Z[24]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2[24]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[23]  (
	.Q(middle_dout_Z[23]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2[23]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[22]  (
	.Q(middle_dout_Z[22]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2[22]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[21]  (
	.Q(middle_dout_Z[21]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2[21]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[20]  (
	.Q(middle_dout_Z[20]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2[20]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[17]  (
	.Q(COREFIFO_C0_0_Q[17]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_Z[17]),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[16]  (
	.Q(COREFIFO_C0_0_Q[16]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_Z[16]),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[15]  (
	.Q(COREFIFO_C0_0_Q[15]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_Z[15]),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[14]  (
	.Q(COREFIFO_C0_0_Q[14]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_Z[14]),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[13]  (
	.Q(COREFIFO_C0_0_Q[13]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_Z[13]),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[12]  (
	.Q(COREFIFO_C0_0_Q[12]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_Z[12]),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[11]  (
	.Q(COREFIFO_C0_0_Q[11]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_Z[11]),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[10]  (
	.Q(COREFIFO_C0_0_Q[10]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_Z[10]),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[9]  (
	.Q(COREFIFO_C0_0_Q[9]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_Z[9]),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[8]  (
	.Q(COREFIFO_C0_0_Q[8]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_Z[8]),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[7]  (
	.Q(COREFIFO_C0_0_Q[7]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_Z[7]),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[6]  (
	.Q(COREFIFO_C0_0_Q[6]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_Z[6]),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[5]  (
	.Q(COREFIFO_C0_0_Q[5]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_Z[5]),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[4]  (
	.Q(COREFIFO_C0_0_Q[4]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_Z[4]),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[3]  (
	.Q(COREFIFO_C0_0_Q[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_Z[3]),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[31]  (
	.Q(COREFIFO_C0_0_Q[31]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_i_m2_Z[31]),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[30]  (
	.Q(COREFIFO_C0_0_Q[30]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_i_m2_Z[30]),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[29]  (
	.Q(COREFIFO_C0_0_Q[29]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_i_m2_Z[29]),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[28]  (
	.Q(COREFIFO_C0_0_Q[28]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_i_m2_Z[28]),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[27]  (
	.Q(COREFIFO_C0_0_Q[27]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_i_m2_Z[27]),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[26]  (
	.Q(COREFIFO_C0_0_Q[26]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_84),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[25]  (
	.Q(COREFIFO_C0_0_Q[25]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_i_m2_Z[25]),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[24]  (
	.Q(COREFIFO_C0_0_Q[24]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_i_m2_Z[24]),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[23]  (
	.Q(COREFIFO_C0_0_Q[23]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_87),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[22]  (
	.Q(COREFIFO_C0_0_Q[22]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_88),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[21]  (
	.Q(COREFIFO_C0_0_Q[21]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_89),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[20]  (
	.Q(COREFIFO_C0_0_Q[20]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_i_m2_Z[20]),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[19]  (
	.Q(COREFIFO_C0_0_Q[19]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_Z[19]),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[18]  (
	.Q(COREFIFO_C0_0_Q[18]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_Z[18]),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:88
  CFG3 un4_fifo_rd_en_0 (
	.A(update_middle),
	.B(N_18_i),
	.C(empty_r_RNI0URL_Y),
	.Y(un4_fifo_rd_en_0_0)
);
defparam un4_fifo_rd_en_0.INIT=8'hFE;
// @72:187
  CFG3 update_middle_0_0_0_a2 (
	.A(fifo_valid_1z),
	.B(middle_valid_1z),
	.C(N_18_i),
	.Y(update_middle)
);
defparam update_middle_0_0_0_a2.INIT=8'h82;
// @72:206
  CFG2 dout_valid_RNIHSTN1 (
	.A(N_18_i),
	.B(Diag_Valid_TX),
	.Y(N_90_i)
);
defparam dout_valid_RNIHSTN1.INIT=4'hE;
// @72:88
  CFG2 un4_fifo_rd_en_0_o2 (
	.A(update_middle),
	.B(N_18_i),
	.Y(un4_fifo_rd_en_0_o2_Z)
);
defparam un4_fifo_rd_en_0_o2.INIT=4'hE;
// @72:281
  CFG4 dout_valid_RNIQ96A1 (
	.A(fifo_valid_1z),
	.B(dout_valid_Z),
	.C(middle_valid_1z),
	.D(Diag_Valid_TX),
	.Y(N_18_i)
);
defparam dout_valid_RNIQ96A1.INIT=16'hFA32;
// @72:281
  CFG3 \dout_4[19]  (
	.A(middle_dout_Z[19]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[19]),
	.Y(dout_4_Z[19])
);
defparam \dout_4[19] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[18]  (
	.A(middle_dout_Z[18]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[18]),
	.Y(dout_4_Z[18])
);
defparam \dout_4[18] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[17]  (
	.A(middle_dout_Z[17]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[17]),
	.Y(dout_4_Z[17])
);
defparam \dout_4[17] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[16]  (
	.A(middle_dout_Z[16]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[16]),
	.Y(dout_4_Z[16])
);
defparam \dout_4[16] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[15]  (
	.A(middle_dout_Z[15]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[15]),
	.Y(dout_4_Z[15])
);
defparam \dout_4[15] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[14]  (
	.A(middle_dout_Z[14]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[14]),
	.Y(dout_4_Z[14])
);
defparam \dout_4[14] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[13]  (
	.A(middle_dout_Z[13]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[13]),
	.Y(dout_4_Z[13])
);
defparam \dout_4[13] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[12]  (
	.A(middle_dout_Z[12]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[12]),
	.Y(dout_4_Z[12])
);
defparam \dout_4[12] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[11]  (
	.A(middle_dout_Z[11]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[11]),
	.Y(dout_4_Z[11])
);
defparam \dout_4[11] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[10]  (
	.A(middle_dout_Z[10]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[10]),
	.Y(dout_4_Z[10])
);
defparam \dout_4[10] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[9]  (
	.A(middle_dout_Z[9]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[9]),
	.Y(dout_4_Z[9])
);
defparam \dout_4[9] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[8]  (
	.A(middle_dout_Z[8]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[8]),
	.Y(dout_4_Z[8])
);
defparam \dout_4[8] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[7]  (
	.A(middle_dout_Z[7]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[7]),
	.Y(dout_4_Z[7])
);
defparam \dout_4[7] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[6]  (
	.A(middle_dout_Z[6]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[6]),
	.Y(dout_4_Z[6])
);
defparam \dout_4[6] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[5]  (
	.A(middle_dout_Z[5]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[5]),
	.Y(dout_4_Z[5])
);
defparam \dout_4[5] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[4]  (
	.A(middle_dout_Z[4]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[4]),
	.Y(dout_4_Z[4])
);
defparam \dout_4[4] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[3]  (
	.A(middle_dout_Z[3]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[3]),
	.Y(dout_4_Z[3])
);
defparam \dout_4[3] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[2]  (
	.A(middle_dout_Z[2]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[2]),
	.Y(dout_4_Z[2])
);
defparam \dout_4[2] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[1]  (
	.A(middle_dout_Z[1]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[1]),
	.Y(dout_4_Z[1])
);
defparam \dout_4[1] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[0]  (
	.A(middle_dout_Z[0]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[0]),
	.Y(dout_4_Z[0])
);
defparam \dout_4[0] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[20]  (
	.A(middle_dout_Z[20]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2[20]),
	.Y(dout_4_i_m2_Z[20])
);
defparam \dout_4_i_m2[20] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[21]  (
	.A(middle_dout_Z[21]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2[21]),
	.Y(N_89)
);
defparam \dout_4_i_m2[21] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[22]  (
	.A(middle_dout_Z[22]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2[22]),
	.Y(N_88)
);
defparam \dout_4_i_m2[22] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[23]  (
	.A(middle_dout_Z[23]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2[23]),
	.Y(N_87)
);
defparam \dout_4_i_m2[23] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[24]  (
	.A(middle_dout_Z[24]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2[24]),
	.Y(dout_4_i_m2_Z[24])
);
defparam \dout_4_i_m2[24] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[25]  (
	.A(middle_dout_Z[25]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2[25]),
	.Y(dout_4_i_m2_Z[25])
);
defparam \dout_4_i_m2[25] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[26]  (
	.A(middle_dout_Z[26]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2[26]),
	.Y(N_84)
);
defparam \dout_4_i_m2[26] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[27]  (
	.A(middle_dout_Z[27]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2[27]),
	.Y(dout_4_i_m2_Z[27])
);
defparam \dout_4_i_m2[27] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[28]  (
	.A(middle_dout_Z[28]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2[28]),
	.Y(dout_4_i_m2_Z[28])
);
defparam \dout_4_i_m2[28] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[29]  (
	.A(middle_dout_Z[29]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2[29]),
	.Y(dout_4_i_m2_Z[29])
);
defparam \dout_4_i_m2[29] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[30]  (
	.A(middle_dout_Z[30]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2[30]),
	.Y(dout_4_i_m2_Z[30])
);
defparam \dout_4_i_m2[30] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[31]  (
	.A(middle_dout_Z[31]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2[31]),
	.Y(dout_4_i_m2_Z[31])
);
defparam \dout_4_i_m2[31] .INIT=8'hB8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0 */

module COREFIFO_C0_COREFIFO_C0_0_LSRAM_top (
  Controler_0_DEST_1_Fifo_Write_Data,
  RDATA_int,
  fifo_MEMWADDR,
  fifo_MEMRADDR,
  Clock_Reset_0_Main_CLOCK,
  full_r_RNIIO69_Y,
  empty_r_RNI0URL_Y,
  Clock_Reset_0_UART_CLOCK
)
;
input [39:0] Controler_0_DEST_1_Fifo_Write_Data ;
output [31:0] RDATA_int ;
input [9:0] fifo_MEMWADDR ;
input [9:0] fifo_MEMRADDR ;
input Clock_Reset_0_Main_CLOCK ;
input full_r_RNIIO69_Y ;
input empty_r_RNI0URL_Y ;
input Clock_Reset_0_UART_CLOCK ;
wire Clock_Reset_0_Main_CLOCK ;
wire full_r_RNIIO69_Y ;
wire empty_r_RNI0URL_Y ;
wire Clock_Reset_0_UART_CLOCK ;
wire [19:0] COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0_B_DOUT_0;
wire [39:32] R_DATA_1;
wire [19:0] COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1_B_DOUT_0;
wire GND ;
wire VCC ;
wire COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0_SB_CORRECT_0 ;
wire COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__0_ ;
wire COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1_SB_CORRECT_0 ;
wire COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__1_ ;
// @73:59
  RAM1K20 COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 (
	.A_ADDR({fifo_MEMRADDR[9:0], GND, GND, GND, GND}),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock_Reset_0_UART_CLOCK),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT(RDATA_int[19:0]),
	.A_WEN({GND, GND}),
	.A_REN(empty_r_RNI0URL_Y),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({fifo_MEMWADDR[9:0], GND, GND, GND, GND}),
	.B_BLK_EN({full_r_RNIIO69_Y, VCC, VCC}),
	.B_CLK(Clock_Reset_0_Main_CLOCK),
	.B_DIN(Controler_0_DEST_1_Fifo_Write_Data[19:0]),
	.B_DOUT(COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0_B_DOUT_0[19:0]),
	.B_WEN({VCC, VCC}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0_SB_CORRECT_0),
	.DB_DETECT(COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__0_)
);
defparam COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0.RAMINDEX="core%1024-1024%40-40%SPEED%0%0%TWO-PORT%ECC_EN-0";
// @73:32
  RAM1K20 COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 (
	.A_ADDR({fifo_MEMRADDR[9:0], GND, GND, GND, GND}),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock_Reset_0_UART_CLOCK),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({R_DATA_1[39:32], RDATA_int[31:20]}),
	.A_WEN({GND, GND}),
	.A_REN(empty_r_RNI0URL_Y),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({fifo_MEMWADDR[9:0], GND, GND, GND, GND}),
	.B_BLK_EN({full_r_RNIIO69_Y, VCC, VCC}),
	.B_CLK(Clock_Reset_0_Main_CLOCK),
	.B_DIN(Controler_0_DEST_1_Fifo_Write_Data[39:20]),
	.B_DOUT(COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1_B_DOUT_0[19:0]),
	.B_WEN({VCC, VCC}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1_SB_CORRECT_0),
	.DB_DETECT(COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__1_)
);
defparam COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1.RAMINDEX="core%1024-1024%40-40%SPEED%0%1%TWO-PORT%ECC_EN-0";
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_LSRAM_top */

module COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s (
  fifo_MEMRADDR,
  fifo_MEMWADDR,
  RDATA_int,
  Controler_0_DEST_1_Fifo_Write_Data,
  Clock_Reset_0_UART_CLOCK,
  empty_r_RNI0URL_Y,
  full_r_RNIIO69_Y,
  Clock_Reset_0_Main_CLOCK
)
;
input [9:0] fifo_MEMRADDR ;
input [9:0] fifo_MEMWADDR ;
output [31:0] RDATA_int ;
input [39:0] Controler_0_DEST_1_Fifo_Write_Data ;
input Clock_Reset_0_UART_CLOCK ;
input empty_r_RNI0URL_Y ;
input full_r_RNIIO69_Y ;
input Clock_Reset_0_Main_CLOCK ;
wire Clock_Reset_0_UART_CLOCK ;
wire empty_r_RNI0URL_Y ;
wire full_r_RNIIO69_Y ;
wire Clock_Reset_0_Main_CLOCK ;
wire GND ;
wire VCC ;
// @74:53
  COREFIFO_C0_COREFIFO_C0_0_LSRAM_top L1_asyncnonpipe (
	.Controler_0_DEST_1_Fifo_Write_Data(Controler_0_DEST_1_Fifo_Write_Data[39:0]),
	.RDATA_int(RDATA_int[31:0]),
	.fifo_MEMWADDR(fifo_MEMWADDR[9:0]),
	.fifo_MEMRADDR(fifo_MEMRADDR[9:0]),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK),
	.full_r_RNIIO69_Y(full_r_RNIIO69_Y),
	.empty_r_RNI0URL_Y(empty_r_RNI0URL_Y),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s */

module COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_0 (
  Controler_0_DEST_1_Fifo_Write_Data,
  COREFIFO_C0_0_Q,
  Chain_0,
  Diag_Valid_RX,
  dff_arst,
  Clock_Reset_0_Main_CLOCK,
  UART_Protocol_0_TX_FIFO_FULL,
  Controler_0_DEST_1_Fifo_Write_Enable,
  Diag_Valid_TX,
  Clock_Reset_0_UART_CLOCK
)
;
input [39:0] Controler_0_DEST_1_Fifo_Write_Data ;
output [31:0] COREFIFO_C0_0_Q ;
input Chain_0 ;
output Diag_Valid_RX ;
input dff_arst ;
input Clock_Reset_0_Main_CLOCK ;
output UART_Protocol_0_TX_FIFO_FULL ;
input Controler_0_DEST_1_Fifo_Write_Enable ;
input Diag_Valid_TX ;
input Clock_Reset_0_UART_CLOCK ;
wire Chain_0 ;
wire Diag_Valid_RX ;
wire dff_arst ;
wire Clock_Reset_0_Main_CLOCK ;
wire UART_Protocol_0_TX_FIFO_FULL ;
wire Controler_0_DEST_1_Fifo_Write_Enable ;
wire Diag_Valid_TX ;
wire Clock_Reset_0_UART_CLOCK ;
wire [31:0] RDATA_r_Z;
wire [31:0] RDATA_int;
wire [19:0] int_MEMRD_fwft_1_Z;
wire [31:20] int_MEMRD_fwft_1_i_m2_Z;
wire [9:0] fifo_MEMRADDR;
wire [9:0] fifo_MEMWADDR;
wire RE_d1_Z ;
wire VCC ;
wire GND ;
wire REN_d1_Z ;
wire empty_r_RNI0URL_Y ;
wire re_set_Z ;
wire N_47_i ;
wire N_49_i ;
wire middle_valid ;
wire fifo_valid ;
wire full_r_RNIIO69_Y ;
// @75:1110
  SLE RE_d1 (
	.Q(RE_d1_Z),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Diag_Valid_TX),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1110
  SLE REN_d1 (
	.Q(REN_d1_Z),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(empty_r_RNI0URL_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1040
  SLE re_set (
	.Q(re_set_Z),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(REN_d1_Z),
	.EN(N_47_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[6]  (
	.Q(RDATA_r_Z[6]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[6]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[5]  (
	.Q(RDATA_r_Z[5]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[5]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[4]  (
	.Q(RDATA_r_Z[4]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[4]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[3]  (
	.Q(RDATA_r_Z[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[3]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[2]  (
	.Q(RDATA_r_Z[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[2]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[1]  (
	.Q(RDATA_r_Z[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[1]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[0]  (
	.Q(RDATA_r_Z[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[0]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[21]  (
	.Q(RDATA_r_Z[21]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[21]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[20]  (
	.Q(RDATA_r_Z[20]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[20]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[19]  (
	.Q(RDATA_r_Z[19]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[19]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[18]  (
	.Q(RDATA_r_Z[18]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[18]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[17]  (
	.Q(RDATA_r_Z[17]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[17]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[16]  (
	.Q(RDATA_r_Z[16]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[16]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[15]  (
	.Q(RDATA_r_Z[15]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[15]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[14]  (
	.Q(RDATA_r_Z[14]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[14]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[13]  (
	.Q(RDATA_r_Z[13]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[13]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[12]  (
	.Q(RDATA_r_Z[12]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[12]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[11]  (
	.Q(RDATA_r_Z[11]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[11]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[10]  (
	.Q(RDATA_r_Z[10]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[10]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[9]  (
	.Q(RDATA_r_Z[9]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[9]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[8]  (
	.Q(RDATA_r_Z[8]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[8]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[7]  (
	.Q(RDATA_r_Z[7]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[7]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[31]  (
	.Q(RDATA_r_Z[31]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[31]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[30]  (
	.Q(RDATA_r_Z[30]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[30]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[29]  (
	.Q(RDATA_r_Z[29]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[29]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[28]  (
	.Q(RDATA_r_Z[28]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[28]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[27]  (
	.Q(RDATA_r_Z[27]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[27]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[26]  (
	.Q(RDATA_r_Z[26]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[26]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[25]  (
	.Q(RDATA_r_Z[25]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[25]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[24]  (
	.Q(RDATA_r_Z[24]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[24]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[23]  (
	.Q(RDATA_r_Z[23]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[23]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[22]  (
	.Q(RDATA_r_Z[22]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[22]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1139
  CFG4 \int_MEMRD_fwft_1[19]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[19]),
	.C(RDATA_int[19]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[19])
);
defparam \int_MEMRD_fwft_1[19] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[18]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[18]),
	.C(RDATA_int[18]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[18])
);
defparam \int_MEMRD_fwft_1[18] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[17]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[17]),
	.C(RDATA_int[17]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[17])
);
defparam \int_MEMRD_fwft_1[17] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[16]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[16]),
	.C(RDATA_int[16]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[16])
);
defparam \int_MEMRD_fwft_1[16] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[15]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[15]),
	.C(RDATA_int[15]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[15])
);
defparam \int_MEMRD_fwft_1[15] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[14]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[14]),
	.C(RDATA_int[14]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[14])
);
defparam \int_MEMRD_fwft_1[14] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[13]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[13]),
	.C(RDATA_int[13]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[13])
);
defparam \int_MEMRD_fwft_1[13] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[12]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[12]),
	.C(RDATA_int[12]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[12])
);
defparam \int_MEMRD_fwft_1[12] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[11]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[11]),
	.C(RDATA_int[11]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[11])
);
defparam \int_MEMRD_fwft_1[11] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[10]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[10]),
	.C(RDATA_int[10]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[10])
);
defparam \int_MEMRD_fwft_1[10] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[9]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[9]),
	.C(RDATA_int[9]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[9])
);
defparam \int_MEMRD_fwft_1[9] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[8]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[8]),
	.C(RDATA_int[8]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[8])
);
defparam \int_MEMRD_fwft_1[8] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[7]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[7]),
	.C(RDATA_int[7]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[7])
);
defparam \int_MEMRD_fwft_1[7] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[6]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[6]),
	.C(RDATA_int[6]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[6])
);
defparam \int_MEMRD_fwft_1[6] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[5]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[5]),
	.C(RDATA_int[5]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[5])
);
defparam \int_MEMRD_fwft_1[5] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[4]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[4]),
	.C(RDATA_int[4]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[4])
);
defparam \int_MEMRD_fwft_1[4] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[3]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[3]),
	.C(RDATA_int[3]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[3])
);
defparam \int_MEMRD_fwft_1[3] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[2]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[2]),
	.C(RDATA_int[2]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[2])
);
defparam \int_MEMRD_fwft_1[2] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[1]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[1]),
	.C(RDATA_int[1]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[1])
);
defparam \int_MEMRD_fwft_1[1] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[0]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[0]),
	.C(RDATA_int[0]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[0])
);
defparam \int_MEMRD_fwft_1[0] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[20]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[20]),
	.C(RDATA_int[20]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_Z[20])
);
defparam \int_MEMRD_fwft_1_i_m2[20] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[21]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[21]),
	.C(RDATA_int[21]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_Z[21])
);
defparam \int_MEMRD_fwft_1_i_m2[21] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[22]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[22]),
	.C(RDATA_int[22]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_Z[22])
);
defparam \int_MEMRD_fwft_1_i_m2[22] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[23]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[23]),
	.C(RDATA_int[23]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_Z[23])
);
defparam \int_MEMRD_fwft_1_i_m2[23] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[24]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[24]),
	.C(RDATA_int[24]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_Z[24])
);
defparam \int_MEMRD_fwft_1_i_m2[24] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[25]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[25]),
	.C(RDATA_int[25]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_Z[25])
);
defparam \int_MEMRD_fwft_1_i_m2[25] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[26]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[26]),
	.C(RDATA_int[26]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_Z[26])
);
defparam \int_MEMRD_fwft_1_i_m2[26] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[27]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[27]),
	.C(RDATA_int[27]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_Z[27])
);
defparam \int_MEMRD_fwft_1_i_m2[27] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[28]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[28]),
	.C(RDATA_int[28]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_Z[28])
);
defparam \int_MEMRD_fwft_1_i_m2[28] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[29]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[29]),
	.C(RDATA_int[29]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_Z[29])
);
defparam \int_MEMRD_fwft_1_i_m2[29] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[30]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[30]),
	.C(RDATA_int[30]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_Z[30])
);
defparam \int_MEMRD_fwft_1_i_m2[30] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[31]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[31]),
	.C(RDATA_int[31]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_Z[31])
);
defparam \int_MEMRD_fwft_1_i_m2[31] .INIT=16'hF0D8;
// @75:1055
  CFG2 REN_d1_RNIO5431 (
	.A(empty_r_RNI0URL_Y),
	.B(REN_d1_Z),
	.Y(N_49_i)
);
defparam REN_d1_RNIO5431.INIT=4'h4;
// @75:1040
  CFG2 re_set_RNO (
	.A(empty_r_RNI0URL_Y),
	.B(REN_d1_Z),
	.Y(N_47_i)
);
defparam re_set_RNO.INIT=4'h6;
// @75:793
  COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_0 \genblk16.U_corefifo_async  (
	.fifo_MEMRADDR(fifo_MEMRADDR[9:0]),
	.Chain_0(Chain_0),
	.fifo_MEMWADDR(fifo_MEMWADDR[9:0]),
	.Diag_Valid_TX(Diag_Valid_TX),
	.Controler_0_DEST_1_Fifo_Write_Enable(Controler_0_DEST_1_Fifo_Write_Enable),
	.middle_valid(middle_valid),
	.fifo_valid(fifo_valid),
	.UART_Protocol_0_TX_FIFO_FULL(UART_Protocol_0_TX_FIFO_FULL),
	.empty_r_RNI0URL_Y(empty_r_RNI0URL_Y),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.full_r_RNIIO69_Y(full_r_RNIIO69_Y),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK),
	.dff_arst(dff_arst)
);
// @75:984
  COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0 \genblk17.u_corefifo_fwft  (
	.COREFIFO_C0_0_Q(COREFIFO_C0_0_Q[31:0]),
	.int_MEMRD_fwft_1_i_m2(int_MEMRD_fwft_1_i_m2_Z[31:20]),
	.int_MEMRD_fwft_1(int_MEMRD_fwft_1_Z[19:0]),
	.Chain_0(Chain_0),
	.Diag_Valid_TX(Diag_Valid_TX),
	.Diag_Valid_RX(Diag_Valid_RX),
	.empty_r_RNI0URL_Y(empty_r_RNI0URL_Y),
	.fifo_valid_1z(fifo_valid),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.middle_valid_1z(middle_valid)
);
// @75:1264
  COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s \genblk23.UI_ram_wrapper_1  (
	.fifo_MEMRADDR(fifo_MEMRADDR[9:0]),
	.fifo_MEMWADDR(fifo_MEMWADDR[9:0]),
	.RDATA_int(RDATA_int[31:0]),
	.Controler_0_DEST_1_Fifo_Write_Data(Controler_0_DEST_1_Fifo_Write_Data[39:0]),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.empty_r_RNI0URL_Y(empty_r_RNI0URL_Y),
	.full_r_RNIIO69_Y(full_r_RNIIO69_Y),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_0 */

module COREFIFO_C0_1_0 (
  Chain_0,
  COREFIFO_C0_0_Q,
  Controler_0_DEST_1_Fifo_Write_Data,
  Clock_Reset_0_UART_CLOCK,
  Diag_Valid_TX,
  Controler_0_DEST_1_Fifo_Write_Enable,
  UART_Protocol_0_TX_FIFO_FULL,
  Clock_Reset_0_Main_CLOCK,
  dff_arst,
  Diag_Valid_RX
)
;
input Chain_0 ;
output [31:0] COREFIFO_C0_0_Q ;
input [39:0] Controler_0_DEST_1_Fifo_Write_Data ;
input Clock_Reset_0_UART_CLOCK ;
input Diag_Valid_TX ;
input Controler_0_DEST_1_Fifo_Write_Enable ;
output UART_Protocol_0_TX_FIFO_FULL ;
input Clock_Reset_0_Main_CLOCK ;
input dff_arst ;
output Diag_Valid_RX ;
wire Chain_0 ;
wire Clock_Reset_0_UART_CLOCK ;
wire Diag_Valid_TX ;
wire Controler_0_DEST_1_Fifo_Write_Enable ;
wire UART_Protocol_0_TX_FIFO_FULL ;
wire Clock_Reset_0_Main_CLOCK ;
wire dff_arst ;
wire Diag_Valid_RX ;
wire GND ;
wire VCC ;
// @76:149
  COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_0 COREFIFO_C0_0 (
	.Controler_0_DEST_1_Fifo_Write_Data(Controler_0_DEST_1_Fifo_Write_Data[39:0]),
	.COREFIFO_C0_0_Q(COREFIFO_C0_0_Q[31:0]),
	.Chain_0(Chain_0),
	.Diag_Valid_RX(Diag_Valid_RX),
	.dff_arst(dff_arst),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK),
	.UART_Protocol_0_TX_FIFO_FULL(UART_Protocol_0_TX_FIFO_FULL),
	.Controler_0_DEST_1_Fifo_Write_Enable(Controler_0_DEST_1_Fifo_Write_Enable),
	.Diag_Valid_TX(Diag_Valid_TX),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_1_0 */

module UART_Protocol_1 (
  Controler_0_DEST_1_Fifo_Write_Data,
  UART_Protocol_0_RX_Fifo_Data,
  Chain_0,
  UART_Protocol_0_TX_FIFO_FULL,
  Controler_0_DEST_1_Fifo_Write_Enable,
  UART_Protocol_0_RX_FIFO_EMPTY,
  Controler_0_SRC_1_Fifo_Read_Enable,
  Clock_Reset_0_Main_CLOCK,
  dff_arst,
  LED_1_c,
  RX_0_c,
  TX_0_c,
  Clock_Reset_0_UART_CLOCK
)
;
input [39:0] Controler_0_DEST_1_Fifo_Write_Data ;
output [39:0] UART_Protocol_0_RX_Fifo_Data ;
input Chain_0 ;
output UART_Protocol_0_TX_FIFO_FULL ;
input Controler_0_DEST_1_Fifo_Write_Enable ;
output UART_Protocol_0_RX_FIFO_EMPTY ;
input Controler_0_SRC_1_Fifo_Read_Enable ;
input Clock_Reset_0_Main_CLOCK ;
input dff_arst ;
output LED_1_c ;
input RX_0_c ;
output TX_0_c ;
input Clock_Reset_0_UART_CLOCK ;
wire Chain_0 ;
wire UART_Protocol_0_TX_FIFO_FULL ;
wire Controler_0_DEST_1_Fifo_Write_Enable ;
wire UART_Protocol_0_RX_FIFO_EMPTY ;
wire Controler_0_SRC_1_Fifo_Read_Enable ;
wire Clock_Reset_0_Main_CLOCK ;
wire dff_arst ;
wire LED_1_c ;
wire RX_0_c ;
wire TX_0_c ;
wire Clock_Reset_0_UART_CLOCK ;
wire [12:12] state_reg_arst_i;
wire [1:1] UART_TX_Data_0_iv_i;
wire [7:0] UART_TX_Protocol_0_UART_TX_Data;
wire [7:0] COREUART_C0_0_DATA_OUT;
wire [31:0] COREFIFO_C0_0_Q;
wire [39:0] UART_RX_Protocol_0_Fifo_Write_Data;
wire [1:1] state_reg;
wire INV_0_Y ;
wire INV_0_Y_i ;
wire OR2_0_Y ;
wire N_206_i ;
wire N_191_i ;
wire N_1305 ;
wire UART_RX_Ready ;
wire COREUART_C0_0_TXRDY ;
wire UART_RX_Protocol_0_UART_RX_OE_N ;
wire N_1306 ;
wire Diag_Valid_RX ;
wire Diag_Valid_TX ;
wire N_1307 ;
wire N_1308 ;
wire N_1309 ;
wire N_1310 ;
wire N_1311 ;
wire N_1312 ;
wire N_1313 ;
wire memwaddr_r_lcry_cy_Y ;
wire COREFIFO_C0_0_0_FULL ;
wire N_1337 ;
wire N_1338 ;
wire N_1339 ;
wire N_1340 ;
wire N_1341 ;
wire N_1342 ;
wire N_1343 ;
wire GND ;
wire VCC ;
  CFG1 INV_0_RNI6PO1 (
	.A(INV_0_Y),
	.Y(INV_0_Y_i)
);
defparam INV_0_RNI6PO1.INIT=2'h1;
// @83:191
  OR2 OR2_0 (
	.Y(OR2_0_Y),
	.A(N_206_i),
	.B(state_reg_arst_i[12])
);
// @83:171
  INV INV_0 (
	.Y(INV_0_Y),
	.A(N_191_i)
);
// @83:147
  COREUART_C0 COREUART_C0_0 (
	.Chain_0(Chain_0),
	.UART_TX_Data_0_iv_i_0(UART_TX_Data_0_iv_i[1]),
	.UART_TX_Protocol_0_UART_TX_Data({UART_TX_Protocol_0_UART_TX_Data[7:2], N_1305, UART_TX_Protocol_0_UART_TX_Data[0]}),
	.COREUART_C0_0_DATA_OUT(COREUART_C0_0_DATA_OUT[7:0]),
	.UART_RX_Ready(UART_RX_Ready),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.INV_0_Y_i(INV_0_Y_i),
	.TX_0_c(TX_0_c),
	.INV_0_Y(INV_0_Y),
	.COREUART_C0_0_TXRDY(COREUART_C0_0_TXRDY),
	.RX_0_c(RX_0_c),
	.UART_RX_Protocol_0_UART_RX_OE_N(UART_RX_Protocol_0_UART_RX_OE_N)
);
// @83:216
  UART_TX_Protocol_Top UART_TX_Protocol_0 (
	.UART_TX_Data_0_iv_i_0(UART_TX_Data_0_iv_i[1]),
	.UART_TX_Protocol_0_UART_TX_Data({UART_TX_Protocol_0_UART_TX_Data[7:2], N_1306, UART_TX_Protocol_0_UART_TX_Data[0]}),
	.COREFIFO_C0_0_Q(COREFIFO_C0_0_Q[31:0]),
	.Chain_0(Chain_0),
	.state_reg_arst_i_0(state_reg_arst_i[12]),
	.N_191_i(N_191_i),
	.COREUART_C0_0_TXRDY(COREUART_C0_0_TXRDY),
	.Diag_Valid_RX(Diag_Valid_RX),
	.Diag_Valid_TX(Diag_Valid_TX),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK)
);
// @83:200
  UART_RX_Protocol_0 UART_RX_Protocol_0 (
	.COREUART_C0_0_DATA_OUT(COREUART_C0_0_DATA_OUT[7:0]),
	.UART_RX_Protocol_0_Fifo_Write_Data({UART_RX_Protocol_0_Fifo_Write_Data[39], N_1313, N_1312, N_1311, N_1310, N_1309, N_1308, N_1307, UART_RX_Protocol_0_Fifo_Write_Data[31:0]}),
	.state_reg_0(state_reg[1]),
	.Chain_0(Chain_0),
	.memwaddr_r_lcry_cy_Y(memwaddr_r_lcry_cy_Y),
	.UART_RX_Protocol_0_UART_RX_OE_N(UART_RX_Protocol_0_UART_RX_OE_N),
	.COREFIFO_C0_0_0_FULL(COREFIFO_C0_0_0_FULL),
	.UART_RX_Ready(UART_RX_Ready),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.N_206_i(N_206_i)
);
// @83:181
  work_mko_rtl_330000_1_Time_Period_Top mko_0 (
	.Chain_0(Chain_0),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.LED_1_c(LED_1_c),
	.OR2_0_Y(OR2_0_Y)
);
  COREFIFO_C0_0 COREFIFO_C0_0_0 (
	.state_reg_0(state_reg[1]),
	.Chain_0(Chain_0),
	.UART_Protocol_0_RX_Fifo_Data(UART_Protocol_0_RX_Fifo_Data[39:0]),
	.UART_RX_Protocol_0_Fifo_Write_Data({UART_RX_Protocol_0_Fifo_Write_Data[39], N_1343, N_1342, N_1341, N_1340, N_1339, N_1338, N_1337, UART_RX_Protocol_0_Fifo_Write_Data[31:0]}),
	.dff_arst(dff_arst),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK),
	.Controler_0_SRC_1_Fifo_Read_Enable(Controler_0_SRC_1_Fifo_Read_Enable),
	.memwaddr_r_lcry_cy_Y(memwaddr_r_lcry_cy_Y),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.COREFIFO_C0_0_0_FULL(COREFIFO_C0_0_0_FULL),
	.UART_Protocol_0_RX_FIFO_EMPTY(UART_Protocol_0_RX_FIFO_EMPTY)
);
  COREFIFO_C0_1_0 COREFIFO_C0_inst_0 (
	.Chain_0(Chain_0),
	.COREFIFO_C0_0_Q(COREFIFO_C0_0_Q[31:0]),
	.Controler_0_DEST_1_Fifo_Write_Data(Controler_0_DEST_1_Fifo_Write_Data[39:0]),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.Diag_Valid_TX(Diag_Valid_TX),
	.Controler_0_DEST_1_Fifo_Write_Enable(Controler_0_DEST_1_Fifo_Write_Enable),
	.UART_Protocol_0_TX_FIFO_FULL(UART_Protocol_0_TX_FIFO_FULL),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK),
	.dff_arst(dff_arst),
	.Diag_Valid_RX(Diag_Valid_RX)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UART_Protocol_1 */

module COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_Top_0 (
  Chain_0,
  xmit_pulse_1z,
  xmit_clock_1z,
  baud_clock,
  Clock_Reset_0_UART_CLOCK
)
;
input Chain_0 ;
output xmit_pulse_1z ;
output xmit_clock_1z ;
output baud_clock ;
input Clock_Reset_0_UART_CLOCK ;
wire Chain_0 ;
wire xmit_pulse_1z ;
wire xmit_clock_1z ;
wire baud_clock ;
wire Clock_Reset_0_UART_CLOCK ;
wire [12:0] baud_cntr;
wire [12:0] baud_cntr_s;
wire [3:0] xmit_cntr_Z;
wire [3:0] xmit_cntr_3;
wire [11:0] baud_cntr_cry;
wire [0:0] baud_cntr_RNIUNRI1_Y;
wire [1:1] baud_cntr_RNITGN53_Y;
wire [2:2] baud_cntr_RNIE25H3_Y;
wire [3:3] baud_cntr_RNI0LIS3_Y;
wire [4:4] baud_cntr_RNIJ8084_Y;
wire [5:5] baud_cntr_RNI7TDJ4_Y;
wire [6:6] baud_cntr_RNISIRU4_Y;
wire [7:7] baud_cntr_RNII99A5_Y;
wire [8:8] baud_cntr_RNI91NL5_Y;
wire [9:9] baud_cntr_RNI1Q416_Y;
wire [10:10] baud_cntr_RNI1F1A6_Y;
wire [12:12] baud_cntr_RNO_FCO_0;
wire [12:12] baud_cntr_RNO_Y_0;
wire [11:11] baud_cntr_RNI25UI6_Y;
wire VCC ;
wire GND ;
wire baud_cntr7_1_RNIF8E71_Y ;
wire xmit_clock8 ;
wire baud_cntr_cry_cy ;
wire baud_cntr7_1_RNIF8E71_S ;
wire baud_cntr7_1 ;
wire baud_cntr7_7 ;
wire baud_cntr7_8 ;
wire CO0 ;
// @77:283
  SLE \genblk1.baud_cntr[12]  (
	.Q(baud_cntr[12]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(baud_cntr_s[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:283
  SLE \genblk1.baud_cntr[11]  (
	.Q(baud_cntr[11]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(baud_cntr_s[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:283
  SLE \genblk1.baud_cntr[10]  (
	.Q(baud_cntr[10]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(baud_cntr_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:283
  SLE \genblk1.baud_cntr[9]  (
	.Q(baud_cntr[9]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(baud_cntr_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:283
  SLE \genblk1.baud_cntr[8]  (
	.Q(baud_cntr[8]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(baud_cntr_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:283
  SLE \genblk1.baud_cntr[7]  (
	.Q(baud_cntr[7]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(baud_cntr_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:283
  SLE \genblk1.baud_cntr[6]  (
	.Q(baud_cntr[6]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(baud_cntr_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:283
  SLE \genblk1.baud_cntr[5]  (
	.Q(baud_cntr[5]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(baud_cntr_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:283
  SLE \genblk1.baud_cntr[4]  (
	.Q(baud_cntr[4]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(baud_cntr_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:283
  SLE \genblk1.baud_cntr[3]  (
	.Q(baud_cntr[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(baud_cntr_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:283
  SLE \genblk1.baud_cntr[2]  (
	.Q(baud_cntr[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(baud_cntr_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:283
  SLE \genblk1.baud_cntr[1]  (
	.Q(baud_cntr[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(baud_cntr_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:283
  SLE \genblk1.baud_cntr[0]  (
	.Q(baud_cntr[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(baud_cntr_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:283
  SLE \genblk1.baud_clock_int  (
	.Q(baud_clock),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(baud_cntr7_1_RNIF8E71_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:310
  SLE \xmit_cntr[3]  (
	.Q(xmit_cntr_Z[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(xmit_cntr_3[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:310
  SLE \xmit_cntr[2]  (
	.Q(xmit_cntr_Z[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(xmit_cntr_3[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:310
  SLE \xmit_cntr[1]  (
	.Q(xmit_cntr_Z[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(xmit_cntr_3[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:310
  SLE \xmit_cntr[0]  (
	.Q(xmit_cntr_Z[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(xmit_cntr_3[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:310
  SLE xmit_clock (
	.Q(xmit_clock_1z),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(xmit_clock8),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:292
  ARI1 \genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71  (
	.FCO(baud_cntr_cry_cy),
	.S(baud_cntr7_1_RNIF8E71_S),
	.Y(baud_cntr7_1_RNIF8E71_Y),
	.B(baud_cntr[11]),
	.C(baud_cntr7_1),
	.D(baud_cntr7_7),
	.A(baud_cntr7_8),
	.FCI(VCC)
);
defparam \genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71 .INIT=20'h44000;
// @77:292
  ARI1 \genblk1.baud_cntr_RNIUNRI1[0]  (
	.FCO(baud_cntr_cry[0]),
	.S(baud_cntr_s[0]),
	.Y(baud_cntr_RNIUNRI1_Y[0]),
	.B(baud_cntr[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(baud_cntr_cry_cy)
);
defparam \genblk1.baud_cntr_RNIUNRI1[0] .INIT=20'h65500;
// @77:292
  ARI1 \genblk1.baud_cntr_RNITGN53[1]  (
	.FCO(baud_cntr_cry[1]),
	.S(baud_cntr_s[1]),
	.Y(baud_cntr_RNITGN53_Y[1]),
	.B(baud_cntr7_1_RNIF8E71_Y),
	.C(baud_cntr[1]),
	.D(GND),
	.A(VCC),
	.FCI(baud_cntr_cry[0])
);
defparam \genblk1.baud_cntr_RNITGN53[1] .INIT=20'h61100;
// @77:292
  ARI1 \genblk1.baud_cntr_RNIE25H3[2]  (
	.FCO(baud_cntr_cry[2]),
	.S(baud_cntr_s[2]),
	.Y(baud_cntr_RNIE25H3_Y[2]),
	.B(baud_cntr[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(baud_cntr_cry[1])
);
defparam \genblk1.baud_cntr_RNIE25H3[2] .INIT=20'h65500;
// @77:292
  ARI1 \genblk1.baud_cntr_RNI0LIS3[3]  (
	.FCO(baud_cntr_cry[3]),
	.S(baud_cntr_s[3]),
	.Y(baud_cntr_RNI0LIS3_Y[3]),
	.B(baud_cntr[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(baud_cntr_cry[2])
);
defparam \genblk1.baud_cntr_RNI0LIS3[3] .INIT=20'h65500;
// @77:292
  ARI1 \genblk1.baud_cntr_RNIJ8084[4]  (
	.FCO(baud_cntr_cry[4]),
	.S(baud_cntr_s[4]),
	.Y(baud_cntr_RNIJ8084_Y[4]),
	.B(baud_cntr[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(baud_cntr_cry[3])
);
defparam \genblk1.baud_cntr_RNIJ8084[4] .INIT=20'h65500;
// @77:292
  ARI1 \genblk1.baud_cntr_RNI7TDJ4[5]  (
	.FCO(baud_cntr_cry[5]),
	.S(baud_cntr_s[5]),
	.Y(baud_cntr_RNI7TDJ4_Y[5]),
	.B(baud_cntr[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(baud_cntr_cry[4])
);
defparam \genblk1.baud_cntr_RNI7TDJ4[5] .INIT=20'h65500;
// @77:292
  ARI1 \genblk1.baud_cntr_RNISIRU4[6]  (
	.FCO(baud_cntr_cry[6]),
	.S(baud_cntr_s[6]),
	.Y(baud_cntr_RNISIRU4_Y[6]),
	.B(baud_cntr[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(baud_cntr_cry[5])
);
defparam \genblk1.baud_cntr_RNISIRU4[6] .INIT=20'h65500;
// @77:292
  ARI1 \genblk1.baud_cntr_RNII99A5[7]  (
	.FCO(baud_cntr_cry[7]),
	.S(baud_cntr_s[7]),
	.Y(baud_cntr_RNII99A5_Y[7]),
	.B(baud_cntr[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(baud_cntr_cry[6])
);
defparam \genblk1.baud_cntr_RNII99A5[7] .INIT=20'h65500;
// @77:292
  ARI1 \genblk1.baud_cntr_RNI91NL5[8]  (
	.FCO(baud_cntr_cry[8]),
	.S(baud_cntr_s[8]),
	.Y(baud_cntr_RNI91NL5_Y[8]),
	.B(baud_cntr[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(baud_cntr_cry[7])
);
defparam \genblk1.baud_cntr_RNI91NL5[8] .INIT=20'h65500;
// @77:292
  ARI1 \genblk1.baud_cntr_RNI1Q416[9]  (
	.FCO(baud_cntr_cry[9]),
	.S(baud_cntr_s[9]),
	.Y(baud_cntr_RNI1Q416_Y[9]),
	.B(baud_cntr[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(baud_cntr_cry[8])
);
defparam \genblk1.baud_cntr_RNI1Q416[9] .INIT=20'h65500;
// @77:292
  ARI1 \genblk1.baud_cntr_RNI1F1A6[10]  (
	.FCO(baud_cntr_cry[10]),
	.S(baud_cntr_s[10]),
	.Y(baud_cntr_RNI1F1A6_Y[10]),
	.B(baud_cntr[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(baud_cntr_cry[9])
);
defparam \genblk1.baud_cntr_RNI1F1A6[10] .INIT=20'h65500;
// @77:292
  ARI1 \genblk1.baud_cntr_RNO[12]  (
	.FCO(baud_cntr_RNO_FCO_0[12]),
	.S(baud_cntr_s[12]),
	.Y(baud_cntr_RNO_Y_0[12]),
	.B(baud_cntr[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(baud_cntr_cry[11])
);
defparam \genblk1.baud_cntr_RNO[12] .INIT=20'h45500;
// @77:292
  ARI1 \genblk1.baud_cntr_RNI25UI6[11]  (
	.FCO(baud_cntr_cry[11]),
	.S(baud_cntr_s[11]),
	.Y(baud_cntr_RNI25UI6_Y[11]),
	.B(baud_cntr[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(baud_cntr_cry[10])
);
defparam \genblk1.baud_cntr_RNI25UI6[11] .INIT=20'h65500;
// @77:292
  CFG4 \genblk1.make_baud_cntr.baud_cntr7_1  (
	.A(baud_cntr[10]),
	.B(baud_cntr[9]),
	.C(baud_cntr[1]),
	.D(baud_cntr[0]),
	.Y(baud_cntr7_1)
);
defparam \genblk1.make_baud_cntr.baud_cntr7_1 .INIT=16'h0001;
// @77:319
  CFG2 \make_xmit_clock.xmit_cntr_3_1.CO0  (
	.A(baud_clock),
	.B(xmit_cntr_Z[0]),
	.Y(CO0)
);
defparam \make_xmit_clock.xmit_cntr_3_1.CO0 .INIT=4'h8;
// @77:319
  CFG2 \make_xmit_clock.xmit_cntr_3_1.SUM[0]  (
	.A(baud_clock),
	.B(xmit_cntr_Z[0]),
	.Y(xmit_cntr_3[0])
);
defparam \make_xmit_clock.xmit_cntr_3_1.SUM[0] .INIT=4'h6;
// @77:334
  CFG2 xmit_pulse (
	.A(baud_clock),
	.B(xmit_clock_1z),
	.Y(xmit_pulse_1z)
);
defparam xmit_pulse.INIT=4'h8;
// @77:292
  CFG4 \genblk1.make_baud_cntr.baud_cntr7_8  (
	.A(baud_cntr[12]),
	.B(baud_cntr[8]),
	.C(baud_cntr[7]),
	.D(baud_cntr[6]),
	.Y(baud_cntr7_8)
);
defparam \genblk1.make_baud_cntr.baud_cntr7_8 .INIT=16'h0001;
// @77:292
  CFG4 \genblk1.make_baud_cntr.baud_cntr7_7  (
	.A(baud_cntr[5]),
	.B(baud_cntr[4]),
	.C(baud_cntr[3]),
	.D(baud_cntr[2]),
	.Y(baud_cntr7_7)
);
defparam \genblk1.make_baud_cntr.baud_cntr7_7 .INIT=16'h0001;
// @77:322
  CFG4 \make_xmit_clock.xmit_clock8  (
	.A(xmit_cntr_Z[2]),
	.B(xmit_cntr_Z[3]),
	.C(xmit_cntr_Z[1]),
	.D(xmit_cntr_Z[0]),
	.Y(xmit_clock8)
);
defparam \make_xmit_clock.xmit_clock8 .INIT=16'h8000;
// @77:319
  CFG2 \make_xmit_clock.xmit_cntr_3_1.SUM[1]  (
	.A(CO0),
	.B(xmit_cntr_Z[1]),
	.Y(xmit_cntr_3[1])
);
defparam \make_xmit_clock.xmit_cntr_3_1.SUM[1] .INIT=4'h6;
// @77:319
  CFG3 \make_xmit_clock.xmit_cntr_3_1.SUM[2]  (
	.A(xmit_cntr_Z[2]),
	.B(xmit_cntr_Z[1]),
	.C(CO0),
	.Y(xmit_cntr_3[2])
);
defparam \make_xmit_clock.xmit_cntr_3_1.SUM[2] .INIT=8'h6A;
// @77:319
  CFG4 \make_xmit_clock.xmit_cntr_3_1.SUM[3]  (
	.A(xmit_cntr_Z[3]),
	.B(xmit_cntr_Z[2]),
	.C(xmit_cntr_Z[1]),
	.D(CO0),
	.Y(xmit_cntr_3[3])
);
defparam \make_xmit_clock.xmit_cntr_3_1.SUM[3] .INIT=16'h6AAA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_Top_0 */

module COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Top_0 (
  tx_hold_reg,
  Chain_0,
  xmit_clock,
  baud_clock,
  xmit_pulse,
  TX_1_c,
  INV_0_Y,
  COREUART_C0_0_TXRDY,
  Clock_Reset_0_UART_CLOCK
)
;
input [7:0] tx_hold_reg ;
input Chain_0 ;
input xmit_clock ;
input baud_clock ;
input xmit_pulse ;
output TX_1_c ;
input INV_0_Y ;
output COREUART_C0_0_TXRDY ;
input Clock_Reset_0_UART_CLOCK ;
wire Chain_0 ;
wire xmit_clock ;
wire baud_clock ;
wire xmit_pulse ;
wire TX_1_c ;
wire INV_0_Y ;
wire COREUART_C0_0_TXRDY ;
wire Clock_Reset_0_UART_CLOCK ;
wire [5:0] xmit_state_Z;
wire [5:0] xmit_state_ns;
wire [7:0] tx_byte_Z;
wire [3:1] xmit_bit_sel_Z;
wire [0:0] xmit_bit_sel_3;
wire VCC ;
wire GND ;
wire N_64_i ;
wire txrdy_int_1_sqmuxa_i_Z ;
wire N_118 ;
wire N_92_i ;
wire N_81_i ;
wire N_78_i ;
wire N_76_i ;
wire N_74_i ;
wire CO0 ;
wire tx_2_u_i_m2_2_1_wmux_3_FCO ;
wire tx_2_u_i_m2_2_1_wmux_3_S ;
wire N_76 ;
wire tx_2_u_i_m2_2_1_0_y1 ;
wire tx_2_u_i_m2_2_1_0_y3 ;
wire tx_2_u_i_m2_2_1_co1_0 ;
wire tx_2_u_i_m2_2_1_wmux_2_S ;
wire tx_2_u_i_m2_2_1_y0_0 ;
wire tx_2_u_i_m2_2_1_co0_0 ;
wire tx_2_u_i_m2_2_1_wmux_1_S ;
wire tx_2_u_i_m2_2_1_0_co1 ;
wire tx_2_u_i_m2_2_1_wmux_0_S ;
wire tx_2_u_i_m2_2_1_0_y0 ;
wire tx_2_u_i_m2_2_1_0_co0 ;
wire tx_2_u_i_m2_2_1_0_wmux_S ;
wire N_71 ;
wire N_119 ;
wire N_178 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
// @79:119
  SLE \xmit_state[5]  (
	.Q(xmit_state_Z[5]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(xmit_state_ns[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:119
  SLE \xmit_state[3]  (
	.Q(xmit_state_Z[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_64_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:119
  SLE \xmit_state[2]  (
	.Q(xmit_state_Z[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(xmit_state_ns[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:119
  SLE \xmit_state[1]  (
	.Q(xmit_state_Z[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(xmit_state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:119
  SLE \xmit_state[0]  (
	.Q(xmit_state_Z[0]),
	.ADn(GND),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(xmit_state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:87
  SLE txrdy_int (
	.Q(COREUART_C0_0_TXRDY),
	.ADn(GND),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(INV_0_Y),
	.EN(txrdy_int_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:290
  SLE tx (
	.Q(TX_1_c),
	.ADn(GND),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_118),
	.EN(N_92_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:119
  SLE \tx_byte[4]  (
	.Q(tx_byte_Z[4]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(tx_hold_reg[4]),
	.EN(N_81_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:119
  SLE \tx_byte[3]  (
	.Q(tx_byte_Z[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(tx_hold_reg[3]),
	.EN(N_81_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:119
  SLE \tx_byte[2]  (
	.Q(tx_byte_Z[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(tx_hold_reg[2]),
	.EN(N_81_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:119
  SLE \tx_byte[1]  (
	.Q(tx_byte_Z[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(tx_hold_reg[1]),
	.EN(N_81_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:119
  SLE \tx_byte[0]  (
	.Q(tx_byte_Z[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(tx_hold_reg[0]),
	.EN(N_81_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:268
  SLE \xmit_bit_sel[3]  (
	.Q(xmit_bit_sel_Z[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_78_i),
	.EN(xmit_pulse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:268
  SLE \xmit_bit_sel[2]  (
	.Q(xmit_bit_sel_Z[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_76_i),
	.EN(xmit_pulse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:268
  SLE \xmit_bit_sel[1]  (
	.Q(xmit_bit_sel_Z[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_74_i),
	.EN(xmit_pulse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:268
  SLE \xmit_bit_sel[0]  (
	.Q(CO0),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(xmit_bit_sel_3[0]),
	.EN(xmit_pulse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:119
  SLE \tx_byte[7]  (
	.Q(tx_byte_Z[7]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(tx_hold_reg[7]),
	.EN(N_81_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:119
  SLE \tx_byte[6]  (
	.Q(tx_byte_Z[6]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(tx_hold_reg[6]),
	.EN(N_81_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:119
  SLE \tx_byte[5]  (
	.Q(tx_byte_Z[5]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(tx_hold_reg[5]),
	.EN(N_81_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  ARI1 \xmit_sel.tx_2_u_i_m2_2_1_wmux_3  (
	.FCO(tx_2_u_i_m2_2_1_wmux_3_FCO),
	.S(tx_2_u_i_m2_2_1_wmux_3_S),
	.Y(N_76),
	.B(tx_2_u_i_m2_2_1_0_y1),
	.C(xmit_bit_sel_Z[2]),
	.D(VCC),
	.A(tx_2_u_i_m2_2_1_0_y3),
	.FCI(tx_2_u_i_m2_2_1_co1_0)
);
defparam \xmit_sel.tx_2_u_i_m2_2_1_wmux_3 .INIT=20'h0EC2C;
  ARI1 \xmit_sel.tx_2_u_i_m2_2_1_wmux_2  (
	.FCO(tx_2_u_i_m2_2_1_co1_0),
	.S(tx_2_u_i_m2_2_1_wmux_2_S),
	.Y(tx_2_u_i_m2_2_1_0_y3),
	.B(xmit_bit_sel_Z[1]),
	.C(tx_byte_Z[6]),
	.D(tx_byte_Z[7]),
	.A(tx_2_u_i_m2_2_1_y0_0),
	.FCI(tx_2_u_i_m2_2_1_co0_0)
);
defparam \xmit_sel.tx_2_u_i_m2_2_1_wmux_2 .INIT=20'h0F588;
  ARI1 \xmit_sel.tx_2_u_i_m2_2_1_wmux_1  (
	.FCO(tx_2_u_i_m2_2_1_co0_0),
	.S(tx_2_u_i_m2_2_1_wmux_1_S),
	.Y(tx_2_u_i_m2_2_1_y0_0),
	.B(xmit_bit_sel_Z[1]),
	.C(tx_byte_Z[4]),
	.D(tx_byte_Z[5]),
	.A(CO0),
	.FCI(tx_2_u_i_m2_2_1_0_co1)
);
defparam \xmit_sel.tx_2_u_i_m2_2_1_wmux_1 .INIT=20'h0FA44;
  ARI1 \xmit_sel.tx_2_u_i_m2_2_1_wmux_0  (
	.FCO(tx_2_u_i_m2_2_1_0_co1),
	.S(tx_2_u_i_m2_2_1_wmux_0_S),
	.Y(tx_2_u_i_m2_2_1_0_y1),
	.B(xmit_bit_sel_Z[1]),
	.C(tx_byte_Z[2]),
	.D(tx_byte_Z[3]),
	.A(tx_2_u_i_m2_2_1_0_y0),
	.FCI(tx_2_u_i_m2_2_1_0_co0)
);
defparam \xmit_sel.tx_2_u_i_m2_2_1_wmux_0 .INIT=20'h0F588;
  ARI1 \xmit_sel.tx_2_u_i_m2_2_1_0_wmux  (
	.FCO(tx_2_u_i_m2_2_1_0_co0),
	.S(tx_2_u_i_m2_2_1_0_wmux_S),
	.Y(tx_2_u_i_m2_2_1_0_y0),
	.B(xmit_bit_sel_Z[1]),
	.C(tx_byte_Z[0]),
	.D(tx_byte_Z[1]),
	.A(CO0),
	.FCI(VCC)
);
defparam \xmit_sel.tx_2_u_i_m2_2_1_0_wmux .INIT=20'h0FA44;
// @79:119
  CFG3 \xmit_state_RNICCUF[2]  (
	.A(xmit_state_Z[2]),
	.B(baud_clock),
	.C(xmit_clock),
	.Y(N_81_i)
);
defparam \xmit_state_RNICCUF[2] .INIT=8'h80;
// @79:119
  CFG2 \xmit_state_ns_a3_0_a2[1]  (
	.A(COREUART_C0_0_TXRDY),
	.B(xmit_state_Z[0]),
	.Y(xmit_state_ns[1])
);
defparam \xmit_state_ns_a3_0_a2[1] .INIT=4'h4;
// @79:278
  CFG2 \xmit_cnt.xmit_bit_sel_3_a3_0_a2[0]  (
	.A(xmit_state_Z[3]),
	.B(CO0),
	.Y(xmit_bit_sel_3[0])
);
defparam \xmit_cnt.xmit_bit_sel_3_a3_0_a2[0] .INIT=4'h2;
// @79:278
  CFG3 \xmit_cnt.xmit_bit_sel_3_i_0_o2[3]  (
	.A(xmit_bit_sel_Z[1]),
	.B(xmit_bit_sel_Z[2]),
	.C(CO0),
	.Y(N_71)
);
defparam \xmit_cnt.xmit_bit_sel_3_i_0_o2[3] .INIT=8'h7F;
// @79:303
  CFG3 \xmit_sel.tx_4_iv_i_a2  (
	.A(xmit_state_Z[2]),
	.B(xmit_state_Z[3]),
	.C(N_76),
	.Y(N_118)
);
defparam \xmit_sel.tx_4_iv_i_a2 .INIT=8'h51;
// @79:119
  CFG4 \xmit_state_ns_0_a2[5]  (
	.A(xmit_state_Z[3]),
	.B(xmit_bit_sel_Z[3]),
	.C(xmit_pulse),
	.D(N_71),
	.Y(N_119)
);
defparam \xmit_state_ns_0_a2[5] .INIT=16'h0020;
// @79:119
  CFG4 \xmit_state_ns_0[0]  (
	.A(xmit_state_Z[5]),
	.B(xmit_state_Z[0]),
	.C(COREUART_C0_0_TXRDY),
	.D(xmit_pulse),
	.Y(xmit_state_ns[0])
);
defparam \xmit_state_ns_0[0] .INIT=16'hEAC0;
// @79:119
  CFG3 \xmit_state_ns_0[2]  (
	.A(xmit_state_Z[1]),
	.B(xmit_state_Z[2]),
	.C(xmit_pulse),
	.Y(xmit_state_ns[2])
);
defparam \xmit_state_ns_0[2] .INIT=8'hAE;
// @79:290
  CFG3 tx_RNO (
	.A(xmit_state_Z[0]),
	.B(xmit_pulse),
	.C(xmit_state_Z[1]),
	.Y(N_92_i)
);
defparam tx_RNO.INIT=8'hFE;
// @79:268
  CFG3 \xmit_bit_sel_RNO[1]  (
	.A(xmit_bit_sel_Z[1]),
	.B(CO0),
	.C(xmit_state_Z[3]),
	.Y(N_74_i)
);
defparam \xmit_bit_sel_RNO[1] .INIT=8'h60;
// @79:119
  CFG3 \xmit_state_ns_0[5]  (
	.A(xmit_state_Z[5]),
	.B(xmit_pulse),
	.C(N_119),
	.Y(xmit_state_ns[5])
);
defparam \xmit_state_ns_0[5] .INIT=8'hF2;
// @79:87
  CFG3 txrdy_int_1_sqmuxa_i (
	.A(xmit_state_Z[2]),
	.B(xmit_pulse),
	.C(INV_0_Y),
	.Y(txrdy_int_1_sqmuxa_i_Z)
);
defparam txrdy_int_1_sqmuxa_i.INIT=8'h8F;
// @79:268
  CFG4 \xmit_bit_sel_RNO[2]  (
	.A(xmit_bit_sel_Z[2]),
	.B(CO0),
	.C(xmit_state_Z[3]),
	.D(xmit_bit_sel_Z[1]),
	.Y(N_76_i)
);
defparam \xmit_bit_sel_RNO[2] .INIT=16'h60A0;
// @79:119
  CFG4 \xmit_state_RNO[3]  (
	.A(xmit_state_Z[2]),
	.B(xmit_state_Z[3]),
	.C(xmit_pulse),
	.D(N_119),
	.Y(N_64_i)
);
defparam \xmit_state_RNO[3] .INIT=16'h00EC;
// @79:268
  CFG3 \xmit_bit_sel_RNO[3]  (
	.A(xmit_bit_sel_Z[3]),
	.B(xmit_state_Z[3]),
	.C(N_71),
	.Y(N_78_i)
);
defparam \xmit_bit_sel_RNO[3] .INIT=8'h84;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Top_0 */

module COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_Top_0 (
  COREUART_C0_0_DATA_OUT,
  Chain_0,
  RX_1_c,
  UART_RX_Protocol_0_UART_RX_OE_N,
  receive_full,
  baud_clock,
  Clock_Reset_0_UART_CLOCK,
  stop_strobe_1z
)
;
output [7:0] COREUART_C0_0_DATA_OUT ;
input Chain_0 ;
input RX_1_c ;
input UART_RX_Protocol_0_UART_RX_OE_N ;
output receive_full ;
input baud_clock ;
input Clock_Reset_0_UART_CLOCK ;
output stop_strobe_1z ;
wire Chain_0 ;
wire RX_1_c ;
wire UART_RX_Protocol_0_UART_RX_OE_N ;
wire receive_full ;
wire baud_clock ;
wire Clock_Reset_0_UART_CLOCK ;
wire stop_strobe_1z ;
wire [0:0] last_bit_Z;
wire [1:0] rx_state_Z;
wire [0:0] rx_state_ns;
wire [1:1] rx_statece_0;
wire [7:0] rx_shift_Z;
wire [6:0] rx_shift_11;
wire [2:0] samples_Z;
wire [3:1] receive_count_Z;
wire [3:0] rx_bit_cnt_Z;
wire [3:0] rx_bit_cnt_4;
wire [0:0] rx_state_RNILSU9_Z;
wire [0:0] receive_count_3_i_a2_1;
wire VCC ;
wire stop_strobe_1_sqmuxa ;
wire GND ;
wire receive_full_int_1_sqmuxa_i_Z ;
wire rx_state_0_sqmuxa ;
wire i9_mux_0 ;
wire un1_samples6_1_0_0 ;
wire N_86_i ;
wire rx_byte_1_sqmuxa_Z ;
wire N_94_i ;
wire N_92_i ;
wire N_90_i ;
wire CO0 ;
wire N_88_i ;
wire N_121 ;
wire N_96 ;
wire rx_bit_cnt_0_sqmuxa_0_a4_0 ;
wire N_98 ;
wire receive_full_int_1_sqmuxa_i_1_Z ;
wire rx_state_21_d ;
wire m16_1_1 ;
wire rx_state18 ;
wire m16_1_0 ;
wire i5_mux ;
wire N_23_mux ;
wire rx_state18_NE_0 ;
wire N_24_mux ;
wire rx_bit_cnt_1_sqmuxa ;
wire N_111 ;
wire CO1 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
// @78:286
  SLE stop_strobe (
	.Q(stop_strobe_1z),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(stop_strobe_1_sqmuxa),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:501
  SLE receive_full_int (
	.Q(receive_full),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_UART_RX_OE_N),
	.EN(receive_full_int_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:261
  SLE \last_bit[0]  (
	.Q(last_bit_Z[0]),
	.ADn(GND),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(GND),
	.EN(rx_state_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:286
  SLE \rx_state[0]  (
	.Q(rx_state_Z[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_state_ns[0]),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:286
  SLE \rx_state[1]  (
	.Q(rx_state_Z[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(i9_mux_0),
	.EN(rx_statece_0[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:377
  SLE \rx_shift[0]  (
	.Q(rx_shift_Z[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_11[0]),
	.EN(un1_samples6_1_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:377
  SLE \rx_shift[7]  (
	.Q(rx_shift_Z[7]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_86_i),
	.EN(un1_samples6_1_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:377
  SLE \rx_shift[6]  (
	.Q(rx_shift_Z[6]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_11[6]),
	.EN(un1_samples6_1_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:377
  SLE \rx_shift[5]  (
	.Q(rx_shift_Z[5]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_11[5]),
	.EN(un1_samples6_1_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:377
  SLE \rx_shift[4]  (
	.Q(rx_shift_Z[4]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_11[4]),
	.EN(un1_samples6_1_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:377
  SLE \rx_shift[3]  (
	.Q(rx_shift_Z[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_11[3]),
	.EN(un1_samples6_1_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:377
  SLE \rx_shift[2]  (
	.Q(rx_shift_Z[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_11[2]),
	.EN(un1_samples6_1_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:377
  SLE \rx_shift[1]  (
	.Q(rx_shift_Z[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_11[1]),
	.EN(un1_samples6_1_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:124
  SLE \samples[2]  (
	.Q(samples_Z[2]),
	.ADn(GND),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RX_1_c),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:124
  SLE \samples[1]  (
	.Q(samples_Z[1]),
	.ADn(GND),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(samples_Z[2]),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:124
  SLE \samples[0]  (
	.Q(samples_Z[0]),
	.ADn(GND),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(samples_Z[1]),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:286
  SLE \rx_byte[7]  (
	.Q(COREUART_C0_0_DATA_OUT[7]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_Z[7]),
	.EN(rx_byte_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:286
  SLE \rx_byte[6]  (
	.Q(COREUART_C0_0_DATA_OUT[6]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_Z[6]),
	.EN(rx_byte_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:286
  SLE \rx_byte[5]  (
	.Q(COREUART_C0_0_DATA_OUT[5]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_Z[5]),
	.EN(rx_byte_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:286
  SLE \rx_byte[4]  (
	.Q(COREUART_C0_0_DATA_OUT[4]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_Z[4]),
	.EN(rx_byte_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:286
  SLE \rx_byte[3]  (
	.Q(COREUART_C0_0_DATA_OUT[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_Z[3]),
	.EN(rx_byte_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:286
  SLE \rx_byte[2]  (
	.Q(COREUART_C0_0_DATA_OUT[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_Z[2]),
	.EN(rx_byte_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:286
  SLE \rx_byte[1]  (
	.Q(COREUART_C0_0_DATA_OUT[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_Z[1]),
	.EN(rx_byte_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:286
  SLE \rx_byte[0]  (
	.Q(COREUART_C0_0_DATA_OUT[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_Z[0]),
	.EN(rx_byte_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:181
  SLE \receive_count[3]  (
	.Q(receive_count_Z[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_94_i),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:181
  SLE \receive_count[2]  (
	.Q(receive_count_Z[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_92_i),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:181
  SLE \receive_count[1]  (
	.Q(receive_count_Z[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_90_i),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:181
  SLE \receive_count[0]  (
	.Q(CO0),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_88_i),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:377
  SLE \rx_bit_cnt[3]  (
	.Q(rx_bit_cnt_Z[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_bit_cnt_4[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:377
  SLE \rx_bit_cnt[2]  (
	.Q(rx_bit_cnt_Z[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_bit_cnt_4[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:377
  SLE \rx_bit_cnt[1]  (
	.Q(rx_bit_cnt_Z[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_bit_cnt_4[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:377
  SLE \rx_bit_cnt[0]  (
	.Q(rx_bit_cnt_Z[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_bit_cnt_4[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:181
  CFG4 \receive_count_RNO[0]  (
	.A(N_121),
	.B(N_96),
	.C(CO0),
	.D(receive_count_Z[3]),
	.Y(N_88_i)
);
defparam \receive_count_RNO[0] .INIT=16'h0103;
// @78:298
  CFG4 un1_samples6_1_0 (
	.A(baud_clock),
	.B(receive_count_Z[3]),
	.C(rx_bit_cnt_0_sqmuxa_0_a4_0),
	.D(N_98),
	.Y(un1_samples6_1_0_0)
);
defparam un1_samples6_1_0.INIT=16'hF0F8;
// @78:285
  CFG3 rx_bit_cnt_0_sqmuxa_0_a4 (
	.A(rx_state_Z[0]),
	.B(rx_state_Z[1]),
	.C(baud_clock),
	.Y(rx_bit_cnt_0_sqmuxa_0_a4_0)
);
defparam rx_bit_cnt_0_sqmuxa_0_a4.INIT=8'h10;
// @78:501
  CFG4 receive_full_int_1_sqmuxa_i (
	.A(receive_full_int_1_sqmuxa_i_1_Z),
	.B(UART_RX_Protocol_0_UART_RX_OE_N),
	.C(rx_bit_cnt_Z[3]),
	.D(rx_state_21_d),
	.Y(receive_full_int_1_sqmuxa_i_Z)
);
defparam receive_full_int_1_sqmuxa_i.INIT=16'hB333;
// @78:501
  CFG4 receive_full_int_1_sqmuxa_i_1 (
	.A(rx_bit_cnt_Z[2]),
	.B(rx_bit_cnt_Z[1]),
	.C(rx_bit_cnt_Z[0]),
	.D(baud_clock),
	.Y(receive_full_int_1_sqmuxa_i_1_Z)
);
defparam receive_full_int_1_sqmuxa_i_1.INIT=16'h0100;
// @78:286
  CFG4 \rx_state_ns_1_0_.m16_1  (
	.A(m16_1_1),
	.B(rx_state18),
	.C(rx_state_Z[0]),
	.D(rx_state_Z[1]),
	.Y(m16_1_0)
);
defparam \rx_state_ns_1_0_.m16_1 .INIT=16'hF03A;
// @78:286
  CFG4 \rx_state_ns_1_0_.m16_1_1  (
	.A(CO0),
	.B(receive_count_Z[3]),
	.C(receive_count_Z[2]),
	.D(receive_count_Z[1]),
	.Y(m16_1_1)
);
defparam \rx_state_ns_1_0_.m16_1_1 .INIT=16'h0004;
// @78:286
  CFG4 \rx_state_ns_1_0_.m16_2  (
	.A(i5_mux),
	.B(rx_state_Z[1]),
	.C(m16_1_0),
	.D(N_23_mux),
	.Y(rx_state_ns[0])
);
defparam \rx_state_ns_1_0_.m16_2 .INIT=16'hBCB0;
// @78:318
  CFG2 \rcv_sm.rx_state18_NE_0  (
	.A(rx_bit_cnt_Z[1]),
	.B(rx_bit_cnt_Z[3]),
	.Y(rx_state18_NE_0)
);
defparam \rcv_sm.rx_state18_NE_0 .INIT=4'hB;
// @78:286
  CFG2 \rx_statece[1]  (
	.A(baud_clock),
	.B(rx_state_Z[0]),
	.Y(rx_statece_0[1])
);
defparam \rx_statece[1] .INIT=4'h8;
// @81:443
  CFG2 \rx_state_RNILSU9[0]  (
	.A(rx_state_Z[1]),
	.B(rx_state_Z[0]),
	.Y(rx_state_RNILSU9_Z[0])
);
defparam \rx_state_RNILSU9[0] .INIT=4'h1;
// @78:286
  CFG2 rx_state_s1_0_a4 (
	.A(rx_state_Z[1]),
	.B(rx_state_Z[0]),
	.Y(rx_state_21_d)
);
defparam rx_state_s1_0_a4.INIT=4'h4;
// @78:192
  CFG3 \rcv_cnt.receive_count_3_i_a2_1_0[0]  (
	.A(receive_count_Z[1]),
	.B(receive_count_Z[3]),
	.C(receive_count_Z[2]),
	.Y(receive_count_3_i_a2_1[0])
);
defparam \rcv_cnt.receive_count_3_i_a2_1_0[0] .INIT=8'h20;
// @78:286
  CFG4 \rx_state_ns_1_0_.m10  (
	.A(CO0),
	.B(receive_count_Z[3]),
	.C(receive_count_Z[2]),
	.D(receive_count_Z[1]),
	.Y(N_24_mux)
);
defparam \rx_state_ns_1_0_.m10 .INIT=16'h1000;
// @78:192
  CFG3 \rcv_cnt.receive_count_3_i_o2[2]  (
	.A(receive_count_Z[2]),
	.B(receive_count_Z[1]),
	.C(CO0),
	.Y(N_98)
);
defparam \rcv_cnt.receive_count_3_i_o2[2] .INIT=8'h7F;
// @78:386
  CFG2 \receive_shift.rx_shift_11[6]  (
	.A(rx_state_RNILSU9_Z[0]),
	.B(rx_shift_Z[7]),
	.Y(rx_shift_11[6])
);
defparam \receive_shift.rx_shift_11[6] .INIT=4'h4;
// @78:386
  CFG2 \receive_shift.rx_shift_11[5]  (
	.A(rx_state_RNILSU9_Z[0]),
	.B(rx_shift_Z[6]),
	.Y(rx_shift_11[5])
);
defparam \receive_shift.rx_shift_11[5] .INIT=4'h4;
// @78:386
  CFG2 \receive_shift.rx_shift_11[4]  (
	.A(rx_state_RNILSU9_Z[0]),
	.B(rx_shift_Z[5]),
	.Y(rx_shift_11[4])
);
defparam \receive_shift.rx_shift_11[4] .INIT=4'h4;
// @78:386
  CFG2 \receive_shift.rx_shift_11[3]  (
	.A(rx_state_RNILSU9_Z[0]),
	.B(rx_shift_Z[4]),
	.Y(rx_shift_11[3])
);
defparam \receive_shift.rx_shift_11[3] .INIT=4'h4;
// @78:386
  CFG2 \receive_shift.rx_shift_11[2]  (
	.A(rx_state_RNILSU9_Z[0]),
	.B(rx_shift_Z[3]),
	.Y(rx_shift_11[2])
);
defparam \receive_shift.rx_shift_11[2] .INIT=4'h4;
// @78:386
  CFG2 \receive_shift.rx_shift_11[1]  (
	.A(rx_state_RNILSU9_Z[0]),
	.B(rx_shift_Z[2]),
	.Y(rx_shift_11[1])
);
defparam \receive_shift.rx_shift_11[1] .INIT=4'h4;
// @78:386
  CFG2 \receive_shift.rx_shift_11[0]  (
	.A(rx_state_RNILSU9_Z[0]),
	.B(rx_shift_Z[1]),
	.Y(rx_shift_11[0])
);
defparam \receive_shift.rx_shift_11[0] .INIT=4'h4;
// @78:303
  CFG4 rx_byte_1_sqmuxa (
	.A(rx_state_21_d),
	.B(rx_state18),
	.C(receive_full),
	.D(baud_clock),
	.Y(rx_byte_1_sqmuxa_Z)
);
defparam rx_byte_1_sqmuxa.INIT=16'h0800;
// @78:285
  CFG3 rx_bit_cnt_1_sqmuxa_0_a4 (
	.A(N_98),
	.B(receive_count_Z[3]),
	.C(baud_clock),
	.Y(rx_bit_cnt_1_sqmuxa)
);
defparam rx_bit_cnt_1_sqmuxa_0_a4.INIT=8'h40;
// @78:192
  CFG4 \rcv_cnt.receive_count_3_i_a2[3]  (
	.A(receive_count_Z[1]),
	.B(receive_count_Z[2]),
	.C(rx_state_RNILSU9_Z[0]),
	.D(CO0),
	.Y(N_121)
);
defparam \rcv_cnt.receive_count_3_i_a2[3] .INIT=16'h0010;
// @78:286
  CFG2 \rx_state_ns_1_0_.m8  (
	.A(N_98),
	.B(receive_count_Z[3]),
	.Y(N_23_mux)
);
defparam \rx_state_ns_1_0_.m8 .INIT=4'h4;
// @78:435
  CFG3 stop_strobe_1_sqmuxa_0_a4 (
	.A(rx_state_Z[0]),
	.B(rx_state_Z[1]),
	.C(N_23_mux),
	.Y(stop_strobe_1_sqmuxa)
);
defparam stop_strobe_1_sqmuxa_0_a4.INIT=8'h40;
// @78:306
  CFG2 rx_state_0_sqmuxa_0_a4 (
	.A(N_121),
	.B(receive_count_Z[3]),
	.Y(rx_state_0_sqmuxa)
);
defparam rx_state_0_sqmuxa_0_a4.INIT=4'h8;
// @78:192
  CFG4 \rcv_cnt.receive_count_3_i_a4[3]  (
	.A(samples_Z[2]),
	.B(samples_Z[0]),
	.C(rx_state_RNILSU9_Z[0]),
	.D(samples_Z[1]),
	.Y(N_111)
);
defparam \rcv_cnt.receive_count_3_i_a4[3] .INIT=16'hE080;
// @78:286
  CFG4 \rcv_sm.rx_state18_NE_i  (
	.A(rx_bit_cnt_Z[0]),
	.B(rx_state18_NE_0),
	.C(last_bit_Z[0]),
	.D(rx_bit_cnt_Z[2]),
	.Y(rx_state18)
);
defparam \rcv_sm.rx_state18_NE_i .INIT=16'h0021;
// @78:286
  CFG4 \rx_state_ns_1_0_.m14  (
	.A(samples_Z[2]),
	.B(samples_Z[0]),
	.C(N_24_mux),
	.D(samples_Z[1]),
	.Y(i5_mux)
);
defparam \rx_state_ns_1_0_.m14 .INIT=16'h0107;
// @78:192
  CFG4 \rcv_cnt.receive_count_3_i_o4[0]  (
	.A(rx_state_Z[1]),
	.B(rx_state_Z[0]),
	.C(N_111),
	.D(receive_count_3_i_a2_1[0]),
	.Y(N_96)
);
defparam \rcv_cnt.receive_count_3_i_o4[0] .INIT=16'hF8F0;
// @78:396
  CFG3 \un1_rx_bit_cnt_1.CO1  (
	.A(rx_bit_cnt_Z[0]),
	.B(rx_bit_cnt_1_sqmuxa),
	.C(rx_bit_cnt_Z[1]),
	.Y(CO1)
);
defparam \un1_rx_bit_cnt_1.CO1 .INIT=8'h80;
// @78:386
  CFG3 \receive_shift.rx_bit_cnt_4[0]  (
	.A(rx_bit_cnt_0_sqmuxa_0_a4_0),
	.B(rx_bit_cnt_1_sqmuxa),
	.C(rx_bit_cnt_Z[0]),
	.Y(rx_bit_cnt_4[0])
);
defparam \receive_shift.rx_bit_cnt_4[0] .INIT=8'h14;
// @78:377
  CFG4 \rx_shift_RNO[7]  (
	.A(samples_Z[2]),
	.B(samples_Z[0]),
	.C(rx_state_RNILSU9_Z[0]),
	.D(samples_Z[1]),
	.Y(N_86_i)
);
defparam \rx_shift_RNO[7] .INIT=16'h0E08;
// @78:286
  CFG3 \rx_state_ns_1_0_.m18  (
	.A(i5_mux),
	.B(rx_state18),
	.C(rx_state_Z[1]),
	.Y(i9_mux_0)
);
defparam \rx_state_ns_1_0_.m18 .INIT=8'hAC;
// @78:386
  CFG4 \receive_shift.rx_bit_cnt_4[1]  (
	.A(rx_bit_cnt_0_sqmuxa_0_a4_0),
	.B(rx_bit_cnt_1_sqmuxa),
	.C(rx_bit_cnt_Z[1]),
	.D(rx_bit_cnt_Z[0]),
	.Y(rx_bit_cnt_4[1])
);
defparam \receive_shift.rx_bit_cnt_4[1] .INIT=16'h1450;
// @78:181
  CFG4 \receive_count_RNO[3]  (
	.A(N_111),
	.B(N_121),
	.C(receive_count_Z[3]),
	.D(N_98),
	.Y(N_94_i)
);
defparam \receive_count_RNO[3] .INIT=16'h1001;
// @78:386
  CFG3 \receive_shift.rx_bit_cnt_4[2]  (
	.A(rx_bit_cnt_0_sqmuxa_0_a4_0),
	.B(CO1),
	.C(rx_bit_cnt_Z[2]),
	.Y(rx_bit_cnt_4[2])
);
defparam \receive_shift.rx_bit_cnt_4[2] .INIT=8'h14;
// @78:181
  CFG4 \receive_count_RNO[2]  (
	.A(receive_count_Z[1]),
	.B(receive_count_Z[2]),
	.C(N_96),
	.D(CO0),
	.Y(N_92_i)
);
defparam \receive_count_RNO[2] .INIT=16'h060C;
// @78:181
  CFG3 \receive_count_RNO[1]  (
	.A(N_96),
	.B(receive_count_Z[1]),
	.C(CO0),
	.Y(N_90_i)
);
defparam \receive_count_RNO[1] .INIT=8'h14;
// @78:386
  CFG4 \receive_shift.rx_bit_cnt_4[3]  (
	.A(rx_bit_cnt_0_sqmuxa_0_a4_0),
	.B(CO1),
	.C(rx_bit_cnt_Z[3]),
	.D(rx_bit_cnt_Z[2]),
	.Y(rx_bit_cnt_4[3])
);
defparam \receive_shift.rx_bit_cnt_4[3] .INIT=16'h1450;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_Top_0 */

module COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top_0 (
  COREUART_C0_0_DATA_OUT,
  UART_TX_Protocol_0_UART_TX_Data,
  UART_TX_Data_0_iv_i_0,
  Chain_0,
  UART_RX_Protocol_0_UART_RX_OE_N,
  RX_1_c,
  COREUART_C0_0_TXRDY,
  INV_0_Y,
  TX_1_c,
  INV_0_Y_i,
  Clock_Reset_0_UART_CLOCK,
  UART_RX_Ready
)
;
output [7:0] COREUART_C0_0_DATA_OUT ;
input [7:0] UART_TX_Protocol_0_UART_TX_Data ;
input UART_TX_Data_0_iv_i_0 ;
input Chain_0 ;
input UART_RX_Protocol_0_UART_RX_OE_N ;
input RX_1_c ;
output COREUART_C0_0_TXRDY ;
input INV_0_Y ;
output TX_1_c ;
input INV_0_Y_i ;
input Clock_Reset_0_UART_CLOCK ;
output UART_RX_Ready ;
wire UART_TX_Data_0_iv_i_0 ;
wire Chain_0 ;
wire UART_RX_Protocol_0_UART_RX_OE_N ;
wire RX_1_c ;
wire COREUART_C0_0_TXRDY ;
wire INV_0_Y ;
wire TX_1_c ;
wire INV_0_Y_i ;
wire Clock_Reset_0_UART_CLOCK ;
wire UART_RX_Ready ;
wire [7:0] tx_hold_reg_Z;
wire VCC ;
wire receive_full ;
wire RXRDY5 ;
wire GND ;
wire stop_strobe ;
wire xmit_pulse ;
wire xmit_clock ;
wire baud_clock ;
// @81:234
  SLE \genblk1.RXRDY  (
	.Q(UART_RX_Ready),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(receive_full),
	.EN(RXRDY5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @81:159
  SLE \tx_hold_reg[7]  (
	.Q(tx_hold_reg_Z[7]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_TX_Protocol_0_UART_TX_Data[7]),
	.EN(INV_0_Y_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @81:159
  SLE \tx_hold_reg[6]  (
	.Q(tx_hold_reg_Z[6]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_TX_Protocol_0_UART_TX_Data[6]),
	.EN(INV_0_Y_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @81:159
  SLE \tx_hold_reg[5]  (
	.Q(tx_hold_reg_Z[5]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_TX_Protocol_0_UART_TX_Data[5]),
	.EN(INV_0_Y_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @81:159
  SLE \tx_hold_reg[4]  (
	.Q(tx_hold_reg_Z[4]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_TX_Protocol_0_UART_TX_Data[4]),
	.EN(INV_0_Y_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @81:159
  SLE \tx_hold_reg[3]  (
	.Q(tx_hold_reg_Z[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_TX_Protocol_0_UART_TX_Data[3]),
	.EN(INV_0_Y_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @81:159
  SLE \tx_hold_reg[2]  (
	.Q(tx_hold_reg_Z[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_TX_Protocol_0_UART_TX_Data[2]),
	.EN(INV_0_Y_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @81:159
  SLE \tx_hold_reg[1]  (
	.Q(tx_hold_reg_Z[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_TX_Data_0_iv_i_0),
	.EN(INV_0_Y_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @81:159
  SLE \tx_hold_reg[0]  (
	.Q(tx_hold_reg_Z[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_TX_Protocol_0_UART_TX_Data[0]),
	.EN(INV_0_Y_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @81:242
  CFG2 \genblk1.RXRDY5  (
	.A(receive_full),
	.B(stop_strobe),
	.Y(RXRDY5)
);
defparam \genblk1.RXRDY5 .INIT=4'hD;
// @81:413
  COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_Top_0 make_CLOCK_GEN (
	.Chain_0(Chain_0),
	.xmit_pulse_1z(xmit_pulse),
	.xmit_clock_1z(xmit_clock),
	.baud_clock(baud_clock),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK)
);
// @81:424
  COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Top_0 make_TX (
	.tx_hold_reg(tx_hold_reg_Z[7:0]),
	.Chain_0(Chain_0),
	.xmit_clock(xmit_clock),
	.baud_clock(baud_clock),
	.xmit_pulse(xmit_pulse),
	.TX_1_c(TX_1_c),
	.INV_0_Y(INV_0_Y),
	.COREUART_C0_0_TXRDY(COREUART_C0_0_TXRDY),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK)
);
// @81:443
  COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_Top_0 make_RX (
	.COREUART_C0_0_DATA_OUT(COREUART_C0_0_DATA_OUT[7:0]),
	.Chain_0(Chain_0),
	.RX_1_c(RX_1_c),
	.UART_RX_Protocol_0_UART_RX_OE_N(UART_RX_Protocol_0_UART_RX_OE_N),
	.receive_full(receive_full),
	.baud_clock(baud_clock),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.stop_strobe_1z(stop_strobe)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top_0 */

module COREUART_C0_0 (
  Chain_0,
  UART_TX_Data_0_iv_i_0,
  UART_TX_Protocol_0_UART_TX_Data,
  COREUART_C0_0_DATA_OUT,
  UART_RX_Ready,
  Clock_Reset_0_UART_CLOCK,
  INV_0_Y_i,
  TX_1_c,
  INV_0_Y,
  COREUART_C0_0_TXRDY,
  RX_1_c,
  UART_RX_Protocol_0_UART_RX_OE_N
)
;
input Chain_0 ;
input UART_TX_Data_0_iv_i_0 ;
input [7:0] UART_TX_Protocol_0_UART_TX_Data ;
output [7:0] COREUART_C0_0_DATA_OUT ;
output UART_RX_Ready ;
input Clock_Reset_0_UART_CLOCK ;
input INV_0_Y_i ;
output TX_1_c ;
input INV_0_Y ;
output COREUART_C0_0_TXRDY ;
input RX_1_c ;
input UART_RX_Protocol_0_UART_RX_OE_N ;
wire Chain_0 ;
wire UART_TX_Data_0_iv_i_0 ;
wire UART_RX_Ready ;
wire Clock_Reset_0_UART_CLOCK ;
wire INV_0_Y_i ;
wire TX_1_c ;
wire INV_0_Y ;
wire COREUART_C0_0_TXRDY ;
wire RX_1_c ;
wire UART_RX_Protocol_0_UART_RX_OE_N ;
wire N_1344 ;
wire GND ;
wire VCC ;
// @82:136
  COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top_0 COREUART_C0_0 (
	.COREUART_C0_0_DATA_OUT(COREUART_C0_0_DATA_OUT[7:0]),
	.UART_TX_Protocol_0_UART_TX_Data({UART_TX_Protocol_0_UART_TX_Data[7:2], N_1344, UART_TX_Protocol_0_UART_TX_Data[0]}),
	.UART_TX_Data_0_iv_i_0(UART_TX_Data_0_iv_i_0),
	.Chain_0(Chain_0),
	.UART_RX_Protocol_0_UART_RX_OE_N(UART_RX_Protocol_0_UART_RX_OE_N),
	.RX_1_c(RX_1_c),
	.COREUART_C0_0_TXRDY(COREUART_C0_0_TXRDY),
	.INV_0_Y(INV_0_Y),
	.TX_1_c(TX_1_c),
	.INV_0_Y_i(INV_0_Y_i),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.UART_RX_Ready(UART_RX_Ready)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREUART_C0_0 */

module UART_TX_Protocol_Top_0 (
  UART_TX_Data_0_iv_i_0,
  UART_TX_Protocol_0_UART_TX_Data,
  COREFIFO_C0_0_Q,
  Chain_0,
  state_reg_arst_i_0,
  N_191_i,
  COREUART_C0_0_TXRDY,
  Diag_Valid_RX,
  Diag_Valid_TX,
  Clock_Reset_0_UART_CLOCK
)
;
output UART_TX_Data_0_iv_i_0 ;
output [7:0] UART_TX_Protocol_0_UART_TX_Data ;
input [31:0] COREFIFO_C0_0_Q ;
input Chain_0 ;
output state_reg_arst_i_0 ;
output N_191_i ;
input COREUART_C0_0_TXRDY ;
input Diag_Valid_RX ;
output Diag_Valid_TX ;
input Clock_Reset_0_UART_CLOCK ;
wire UART_TX_Data_0_iv_i_0 ;
wire Chain_0 ;
wire state_reg_arst_i_0 ;
wire N_191_i ;
wire COREUART_C0_0_TXRDY ;
wire Diag_Valid_RX ;
wire Diag_Valid_TX ;
wire Clock_Reset_0_UART_CLOCK ;
wire [12:12] state_reg_data;
wire [4:0] counter_Z;
wire [0:0] counter_i;
wire [10:0] state_reg_Z;
wire [11:0] state_reg_ns;
wire [7:0] Part_TX_Data_Z;
wire [31:0] Fifo_Read_Data_Buffer_Z;
wire [31:0] Fifo_Read_Data_Buffer_5_Z;
wire [0:0] state_reg_ns_0_a2_0_2_Z;
wire [0:0] state_reg_ns_0_a2_0_1_Z;
wire [0:0] state_reg_ns_0_a2_0_6_Z;
wire [0:0] state_reg_ns_0_a2_0_5_Z;
wire VCC ;
wire N_82_i ;
wire GND ;
wire N_77_i ;
wire N_74_i ;
wire countere ;
wire N_68_i ;
wire Last_Byte_Z ;
wire Last_Byte_0_sqmuxa_Z ;
wire N_104_i ;
wire counter_n4_Z ;
wire counter_n3_Z ;
wire counter_n2_Z ;
wire counter_n1_Z ;
wire un9_generate_byte_enablelto4_0 ;
wire N_90_i ;
wire N_102_i ;
wire N_103_i ;
wire N_94 ;
wire counter_c1_Z ;
wire N_101_i ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
  CFG1 \state_reg_RNIPK8E[12]  (
	.A(state_reg_data[12]),
	.Y(state_reg_arst_i_0)
);
defparam \state_reg_RNIPK8E[12] .INIT=2'h1;
  CFG1 \counter_RNO[0]  (
	.A(counter_Z[0]),
	.Y(counter_i[0])
);
defparam \counter_RNO[0] .INIT=2'h1;
// @108:58
  SLE \state_reg[0]  (
	.Q(state_reg_Z[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_82_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:58
  SLE \state_reg[1]  (
	.Q(state_reg_Z[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:58
  SLE \state_reg[2]  (
	.Q(state_reg_Z[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:58
  SLE \state_reg[3]  (
	.Q(state_reg_Z[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_77_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:58
  SLE \state_reg[4]  (
	.Q(state_reg_Z[4]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:58
  SLE \state_reg[5]  (
	.Q(state_reg_Z[5]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_74_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:58
  SLE \state_reg[6]  (
	.Q(state_reg_Z[6]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:58
  SLE \state_reg[7]  (
	.Q(state_reg_Z[7]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(countere),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:58
  SLE \state_reg[8]  (
	.Q(countere),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:58
  SLE \state_reg[9]  (
	.Q(state_reg_Z[9]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_68_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:58
  SLE \state_reg[10]  (
	.Q(state_reg_Z[10]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:58
  SLE \state_reg[11]  (
	.Q(Diag_Valid_TX),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:58
  SLE \state_reg[12]  (
	.Q(state_reg_data[12]),
	.ADn(GND),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE Last_Byte (
	.Q(Last_Byte_Z),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(VCC),
	.EN(Last_Byte_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Part_TX_Data[5]  (
	.Q(Part_TX_Data_Z[5]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_Z[29]),
	.EN(countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Part_TX_Data[4]  (
	.Q(Part_TX_Data_Z[4]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_Z[28]),
	.EN(countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Part_TX_Data[3]  (
	.Q(Part_TX_Data_Z[3]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_Z[27]),
	.EN(countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Part_TX_Data[2]  (
	.Q(Part_TX_Data_Z[2]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_Z[26]),
	.EN(countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Part_TX_Data[1]  (
	.Q(Part_TX_Data_Z[1]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_Z[25]),
	.EN(countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Part_TX_Data[0]  (
	.Q(Part_TX_Data_Z[0]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_Z[24]),
	.EN(countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[12]  (
	.Q(Fifo_Read_Data_Buffer_Z[12]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[12]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[11]  (
	.Q(Fifo_Read_Data_Buffer_Z[11]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[11]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[10]  (
	.Q(Fifo_Read_Data_Buffer_Z[10]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[10]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[9]  (
	.Q(Fifo_Read_Data_Buffer_Z[9]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[9]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[8]  (
	.Q(Fifo_Read_Data_Buffer_Z[8]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[8]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[7]  (
	.Q(Fifo_Read_Data_Buffer_Z[7]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[7]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[6]  (
	.Q(Fifo_Read_Data_Buffer_Z[6]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[6]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[5]  (
	.Q(Fifo_Read_Data_Buffer_Z[5]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[5]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[4]  (
	.Q(Fifo_Read_Data_Buffer_Z[4]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[4]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[3]  (
	.Q(Fifo_Read_Data_Buffer_Z[3]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[3]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[2]  (
	.Q(Fifo_Read_Data_Buffer_Z[2]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[2]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[1]  (
	.Q(Fifo_Read_Data_Buffer_Z[1]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[1]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[0]  (
	.Q(Fifo_Read_Data_Buffer_Z[0]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[0]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Part_TX_Data[7]  (
	.Q(Part_TX_Data_Z[7]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_Z[31]),
	.EN(countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Part_TX_Data[6]  (
	.Q(Part_TX_Data_Z[6]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_Z[30]),
	.EN(countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[27]  (
	.Q(Fifo_Read_Data_Buffer_Z[27]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[27]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[26]  (
	.Q(Fifo_Read_Data_Buffer_Z[26]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[26]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[25]  (
	.Q(Fifo_Read_Data_Buffer_Z[25]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[25]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[24]  (
	.Q(Fifo_Read_Data_Buffer_Z[24]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[24]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[23]  (
	.Q(Fifo_Read_Data_Buffer_Z[23]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[23]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[22]  (
	.Q(Fifo_Read_Data_Buffer_Z[22]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[22]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[21]  (
	.Q(Fifo_Read_Data_Buffer_Z[21]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[21]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[20]  (
	.Q(Fifo_Read_Data_Buffer_Z[20]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[20]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[19]  (
	.Q(Fifo_Read_Data_Buffer_Z[19]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[19]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[18]  (
	.Q(Fifo_Read_Data_Buffer_Z[18]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[18]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[17]  (
	.Q(Fifo_Read_Data_Buffer_Z[17]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[17]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[16]  (
	.Q(Fifo_Read_Data_Buffer_Z[16]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[16]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[15]  (
	.Q(Fifo_Read_Data_Buffer_Z[15]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[15]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[14]  (
	.Q(Fifo_Read_Data_Buffer_Z[14]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[14]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[13]  (
	.Q(Fifo_Read_Data_Buffer_Z[13]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[13]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[31]  (
	.Q(Fifo_Read_Data_Buffer_Z[31]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[31]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[30]  (
	.Q(Fifo_Read_Data_Buffer_Z[30]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[30]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[29]  (
	.Q(Fifo_Read_Data_Buffer_Z[29]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[29]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \Fifo_Read_Data_Buffer[28]  (
	.Q(Fifo_Read_Data_Buffer_Z[28]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[28]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \counter[0]  (
	.Q(counter_Z[0]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_i[0]),
	.EN(countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \counter[4]  (
	.Q(counter_Z[4]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_n4_Z),
	.EN(countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \counter[3]  (
	.Q(counter_Z[3]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_n3_Z),
	.EN(countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \counter[2]  (
	.Q(counter_Z[2]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_n2_Z),
	.EN(countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:293
  SLE \counter[1]  (
	.Q(counter_Z[1]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_n1_Z),
	.EN(countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:58
  CFG2 \state_reg_ns_0_a2_0_2[0]  (
	.A(Diag_Valid_TX),
	.B(state_reg_Z[2]),
	.Y(state_reg_ns_0_a2_0_2_Z[0])
);
defparam \state_reg_ns_0_a2_0_2[0] .INIT=4'h1;
// @108:58
  CFG2 \state_reg_ns_0_a2_0_1[0]  (
	.A(state_reg_Z[1]),
	.B(state_reg_Z[7]),
	.Y(state_reg_ns_0_a2_0_1_Z[0])
);
defparam \state_reg_ns_0_a2_0_1[0] .INIT=4'h1;
// @89:2141
  CFG2 \op_ge.un9_generate_byte_enablelto4_0  (
	.A(counter_Z[2]),
	.B(counter_Z[4]),
	.Y(un9_generate_byte_enablelto4_0)
);
defparam \op_ge.un9_generate_byte_enablelto4_0 .INIT=4'h1;
// @108:141
  CFG2 un1_state_reg_1_i_a2_0_a2 (
	.A(state_reg_Z[1]),
	.B(state_reg_Z[0]),
	.Y(N_90_i)
);
defparam un1_state_reg_1_i_a2_0_a2.INIT=4'h1;
// @108:58
  CFG2 \state_reg_ns_a2_0_a2[1]  (
	.A(state_reg_data[12]),
	.B(Diag_Valid_RX),
	.Y(state_reg_ns[1])
);
defparam \state_reg_ns_a2_0_a2[1] .INIT=4'h2;
// @108:141
  CFG2 un1_state_reg_4_i_a2_0_a2 (
	.A(state_reg_Z[5]),
	.B(state_reg_Z[6]),
	.Y(N_102_i)
);
defparam un1_state_reg_4_i_a2_0_a2.INIT=4'h1;
// @108:141
  CFG2 un1_state_reg_3_i_a2_0_a2 (
	.A(state_reg_Z[3]),
	.B(state_reg_Z[4]),
	.Y(N_103_i)
);
defparam un1_state_reg_3_i_a2_0_a2.INIT=4'h1;
// @108:141
  CFG2 \UART_TX_Data_0_iv_0_a2_0[0]  (
	.A(N_102_i),
	.B(Part_TX_Data_Z[4]),
	.Y(N_94)
);
defparam \UART_TX_Data_0_iv_0_a2_0[0] .INIT=4'h1;
// @108:293
  CFG2 counter_c1 (
	.A(counter_Z[0]),
	.B(counter_Z[1]),
	.Y(counter_c1_Z)
);
defparam counter_c1.INIT=4'h8;
// @108:293
  CFG2 counter_n1 (
	.A(counter_Z[0]),
	.B(counter_Z[1]),
	.Y(counter_n1_Z)
);
defparam counter_n1.INIT=4'h6;
// @108:305
  CFG2 \Fifo_Read_Data_Buffer_5[7]  (
	.A(countere),
	.B(COREFIFO_C0_0_Q[7]),
	.Y(Fifo_Read_Data_Buffer_5_Z[7])
);
defparam \Fifo_Read_Data_Buffer_5[7] .INIT=4'h4;
// @108:305
  CFG2 \Fifo_Read_Data_Buffer_5[6]  (
	.A(countere),
	.B(COREFIFO_C0_0_Q[6]),
	.Y(Fifo_Read_Data_Buffer_5_Z[6])
);
defparam \Fifo_Read_Data_Buffer_5[6] .INIT=4'h4;
// @108:305
  CFG2 \Fifo_Read_Data_Buffer_5[5]  (
	.A(countere),
	.B(COREFIFO_C0_0_Q[5]),
	.Y(Fifo_Read_Data_Buffer_5_Z[5])
);
defparam \Fifo_Read_Data_Buffer_5[5] .INIT=4'h4;
// @108:305
  CFG2 \Fifo_Read_Data_Buffer_5[4]  (
	.A(countere),
	.B(COREFIFO_C0_0_Q[4]),
	.Y(Fifo_Read_Data_Buffer_5_Z[4])
);
defparam \Fifo_Read_Data_Buffer_5[4] .INIT=4'h4;
// @108:305
  CFG2 \Fifo_Read_Data_Buffer_5[3]  (
	.A(countere),
	.B(COREFIFO_C0_0_Q[3]),
	.Y(Fifo_Read_Data_Buffer_5_Z[3])
);
defparam \Fifo_Read_Data_Buffer_5[3] .INIT=4'h4;
// @108:305
  CFG2 \Fifo_Read_Data_Buffer_5[2]  (
	.A(countere),
	.B(COREFIFO_C0_0_Q[2]),
	.Y(Fifo_Read_Data_Buffer_5_Z[2])
);
defparam \Fifo_Read_Data_Buffer_5[2] .INIT=4'h4;
// @108:305
  CFG2 \Fifo_Read_Data_Buffer_5[1]  (
	.A(countere),
	.B(COREFIFO_C0_0_Q[1]),
	.Y(Fifo_Read_Data_Buffer_5_Z[1])
);
defparam \Fifo_Read_Data_Buffer_5[1] .INIT=4'h4;
// @108:305
  CFG2 \Fifo_Read_Data_Buffer_5[0]  (
	.A(countere),
	.B(COREFIFO_C0_0_Q[0]),
	.Y(Fifo_Read_Data_Buffer_5_Z[0])
);
defparam \Fifo_Read_Data_Buffer_5[0] .INIT=4'h4;
// @108:305
  CFG3 \Fifo_Read_Data_Buffer_5[31]  (
	.A(COREFIFO_C0_0_Q[31]),
	.B(countere),
	.C(Fifo_Read_Data_Buffer_Z[23]),
	.Y(Fifo_Read_Data_Buffer_5_Z[31])
);
defparam \Fifo_Read_Data_Buffer_5[31] .INIT=8'hE2;
// @108:305
  CFG3 \Fifo_Read_Data_Buffer_5[30]  (
	.A(COREFIFO_C0_0_Q[30]),
	.B(countere),
	.C(Fifo_Read_Data_Buffer_Z[22]),
	.Y(Fifo_Read_Data_Buffer_5_Z[30])
);
defparam \Fifo_Read_Data_Buffer_5[30] .INIT=8'hE2;
// @108:305
  CFG3 \Fifo_Read_Data_Buffer_5[29]  (
	.A(COREFIFO_C0_0_Q[29]),
	.B(countere),
	.C(Fifo_Read_Data_Buffer_Z[21]),
	.Y(Fifo_Read_Data_Buffer_5_Z[29])
);
defparam \Fifo_Read_Data_Buffer_5[29] .INIT=8'hE2;
// @108:305
  CFG3 \Fifo_Read_Data_Buffer_5[28]  (
	.A(COREFIFO_C0_0_Q[28]),
	.B(countere),
	.C(Fifo_Read_Data_Buffer_Z[20]),
	.Y(Fifo_Read_Data_Buffer_5_Z[28])
);
defparam \Fifo_Read_Data_Buffer_5[28] .INIT=8'hE2;
// @108:305
  CFG3 \Fifo_Read_Data_Buffer_5[27]  (
	.A(COREFIFO_C0_0_Q[27]),
	.B(countere),
	.C(Fifo_Read_Data_Buffer_Z[19]),
	.Y(Fifo_Read_Data_Buffer_5_Z[27])
);
defparam \Fifo_Read_Data_Buffer_5[27] .INIT=8'hE2;
// @108:305
  CFG3 \Fifo_Read_Data_Buffer_5[26]  (
	.A(COREFIFO_C0_0_Q[26]),
	.B(countere),
	.C(Fifo_Read_Data_Buffer_Z[18]),
	.Y(Fifo_Read_Data_Buffer_5_Z[26])
);
defparam \Fifo_Read_Data_Buffer_5[26] .INIT=8'hE2;
// @108:305
  CFG3 \Fifo_Read_Data_Buffer_5[25]  (
	.A(COREFIFO_C0_0_Q[25]),
	.B(countere),
	.C(Fifo_Read_Data_Buffer_Z[17]),
	.Y(Fifo_Read_Data_Buffer_5_Z[25])
);
defparam \Fifo_Read_Data_Buffer_5[25] .INIT=8'hE2;
// @108:305
  CFG3 \Fifo_Read_Data_Buffer_5[24]  (
	.A(COREFIFO_C0_0_Q[24]),
	.B(countere),
	.C(Fifo_Read_Data_Buffer_Z[16]),
	.Y(Fifo_Read_Data_Buffer_5_Z[24])
);
defparam \Fifo_Read_Data_Buffer_5[24] .INIT=8'hE2;
// @108:305
  CFG3 \Fifo_Read_Data_Buffer_5[23]  (
	.A(COREFIFO_C0_0_Q[23]),
	.B(countere),
	.C(Fifo_Read_Data_Buffer_Z[15]),
	.Y(Fifo_Read_Data_Buffer_5_Z[23])
);
defparam \Fifo_Read_Data_Buffer_5[23] .INIT=8'hE2;
// @108:305
  CFG3 \Fifo_Read_Data_Buffer_5[22]  (
	.A(COREFIFO_C0_0_Q[22]),
	.B(countere),
	.C(Fifo_Read_Data_Buffer_Z[14]),
	.Y(Fifo_Read_Data_Buffer_5_Z[22])
);
defparam \Fifo_Read_Data_Buffer_5[22] .INIT=8'hE2;
// @108:305
  CFG3 \Fifo_Read_Data_Buffer_5[21]  (
	.A(COREFIFO_C0_0_Q[21]),
	.B(countere),
	.C(Fifo_Read_Data_Buffer_Z[13]),
	.Y(Fifo_Read_Data_Buffer_5_Z[21])
);
defparam \Fifo_Read_Data_Buffer_5[21] .INIT=8'hE2;
// @108:305
  CFG3 \Fifo_Read_Data_Buffer_5[20]  (
	.A(COREFIFO_C0_0_Q[20]),
	.B(countere),
	.C(Fifo_Read_Data_Buffer_Z[12]),
	.Y(Fifo_Read_Data_Buffer_5_Z[20])
);
defparam \Fifo_Read_Data_Buffer_5[20] .INIT=8'hE2;
// @108:305
  CFG3 \Fifo_Read_Data_Buffer_5[19]  (
	.A(COREFIFO_C0_0_Q[19]),
	.B(countere),
	.C(Fifo_Read_Data_Buffer_Z[11]),
	.Y(Fifo_Read_Data_Buffer_5_Z[19])
);
defparam \Fifo_Read_Data_Buffer_5[19] .INIT=8'hE2;
// @108:305
  CFG3 \Fifo_Read_Data_Buffer_5[18]  (
	.A(COREFIFO_C0_0_Q[18]),
	.B(countere),
	.C(Fifo_Read_Data_Buffer_Z[10]),
	.Y(Fifo_Read_Data_Buffer_5_Z[18])
);
defparam \Fifo_Read_Data_Buffer_5[18] .INIT=8'hE2;
// @108:305
  CFG3 \Fifo_Read_Data_Buffer_5[17]  (
	.A(COREFIFO_C0_0_Q[17]),
	.B(countere),
	.C(Fifo_Read_Data_Buffer_Z[9]),
	.Y(Fifo_Read_Data_Buffer_5_Z[17])
);
defparam \Fifo_Read_Data_Buffer_5[17] .INIT=8'hE2;
// @108:305
  CFG3 \Fifo_Read_Data_Buffer_5[16]  (
	.A(COREFIFO_C0_0_Q[16]),
	.B(countere),
	.C(Fifo_Read_Data_Buffer_Z[8]),
	.Y(Fifo_Read_Data_Buffer_5_Z[16])
);
defparam \Fifo_Read_Data_Buffer_5[16] .INIT=8'hE2;
// @108:305
  CFG3 \Fifo_Read_Data_Buffer_5[15]  (
	.A(COREFIFO_C0_0_Q[15]),
	.B(countere),
	.C(Fifo_Read_Data_Buffer_Z[7]),
	.Y(Fifo_Read_Data_Buffer_5_Z[15])
);
defparam \Fifo_Read_Data_Buffer_5[15] .INIT=8'hE2;
// @108:305
  CFG3 \Fifo_Read_Data_Buffer_5[14]  (
	.A(COREFIFO_C0_0_Q[14]),
	.B(countere),
	.C(Fifo_Read_Data_Buffer_Z[6]),
	.Y(Fifo_Read_Data_Buffer_5_Z[14])
);
defparam \Fifo_Read_Data_Buffer_5[14] .INIT=8'hE2;
// @108:305
  CFG3 \Fifo_Read_Data_Buffer_5[13]  (
	.A(COREFIFO_C0_0_Q[13]),
	.B(countere),
	.C(Fifo_Read_Data_Buffer_Z[5]),
	.Y(Fifo_Read_Data_Buffer_5_Z[13])
);
defparam \Fifo_Read_Data_Buffer_5[13] .INIT=8'hE2;
// @108:305
  CFG3 \Fifo_Read_Data_Buffer_5[12]  (
	.A(COREFIFO_C0_0_Q[12]),
	.B(countere),
	.C(Fifo_Read_Data_Buffer_Z[4]),
	.Y(Fifo_Read_Data_Buffer_5_Z[12])
);
defparam \Fifo_Read_Data_Buffer_5[12] .INIT=8'hE2;
// @108:305
  CFG3 \Fifo_Read_Data_Buffer_5[11]  (
	.A(COREFIFO_C0_0_Q[11]),
	.B(countere),
	.C(Fifo_Read_Data_Buffer_Z[3]),
	.Y(Fifo_Read_Data_Buffer_5_Z[11])
);
defparam \Fifo_Read_Data_Buffer_5[11] .INIT=8'hE2;
// @108:305
  CFG3 \Fifo_Read_Data_Buffer_5[10]  (
	.A(COREFIFO_C0_0_Q[10]),
	.B(countere),
	.C(Fifo_Read_Data_Buffer_Z[2]),
	.Y(Fifo_Read_Data_Buffer_5_Z[10])
);
defparam \Fifo_Read_Data_Buffer_5[10] .INIT=8'hE2;
// @108:305
  CFG3 \Fifo_Read_Data_Buffer_5[9]  (
	.A(COREFIFO_C0_0_Q[9]),
	.B(countere),
	.C(Fifo_Read_Data_Buffer_Z[1]),
	.Y(Fifo_Read_Data_Buffer_5_Z[9])
);
defparam \Fifo_Read_Data_Buffer_5[9] .INIT=8'hE2;
// @108:305
  CFG3 \Fifo_Read_Data_Buffer_5[8]  (
	.A(COREFIFO_C0_0_Q[8]),
	.B(countere),
	.C(Fifo_Read_Data_Buffer_Z[0]),
	.Y(Fifo_Read_Data_Buffer_5_Z[8])
);
defparam \Fifo_Read_Data_Buffer_5[8] .INIT=8'hE2;
// @108:58
  CFG4 \state_reg_ns_0_a2_0_6[0]  (
	.A(state_reg_Z[10]),
	.B(countere),
	.C(N_103_i),
	.D(N_102_i),
	.Y(state_reg_ns_0_a2_0_6_Z[0])
);
defparam \state_reg_ns_0_a2_0_6[0] .INIT=16'h1000;
// @108:141
  CFG4 \UART_TX_Data_0_iv_0_o2[1]  (
	.A(Part_TX_Data_Z[5]),
	.B(Part_TX_Data_Z[1]),
	.C(N_103_i),
	.D(N_102_i),
	.Y(UART_TX_Protocol_0_UART_TX_Data[5])
);
defparam \UART_TX_Data_0_iv_0_o2[1] .INIT=16'h0CAE;
// @108:58
  CFG3 \state_reg_ns_0[2]  (
	.A(state_reg_Z[10]),
	.B(Diag_Valid_TX),
	.C(COREUART_C0_0_TXRDY),
	.Y(state_reg_ns[2])
);
defparam \state_reg_ns_0[2] .INIT=8'hCE;
// @108:58
  CFG3 \state_reg_ns_0[4]  (
	.A(state_reg_Z[2]),
	.B(Last_Byte_Z),
	.C(state_reg_Z[9]),
	.Y(state_reg_ns[4])
);
defparam \state_reg_ns_0[4] .INIT=8'hF2;
// @108:58
  CFG3 \state_reg_ns_0[6]  (
	.A(state_reg_Z[7]),
	.B(state_reg_Z[6]),
	.C(COREUART_C0_0_TXRDY),
	.Y(state_reg_ns[6])
);
defparam \state_reg_ns_0[6] .INIT=8'hAE;
// @108:58
  CFG3 \state_reg_ns_0[8]  (
	.A(state_reg_Z[5]),
	.B(state_reg_Z[4]),
	.C(COREUART_C0_0_TXRDY),
	.Y(state_reg_ns[8])
);
defparam \state_reg_ns_0[8] .INIT=8'hAE;
// @108:58
  CFG4 \state_reg_ns_0[11]  (
	.A(state_reg_Z[2]),
	.B(Last_Byte_Z),
	.C(COREUART_C0_0_TXRDY),
	.D(state_reg_Z[1]),
	.Y(state_reg_ns[11])
);
defparam \state_reg_ns_0[11] .INIT=16'h8F88;
// @108:141
  CFG4 \UART_TX_Data_0_iv_0[2]  (
	.A(Part_TX_Data_Z[6]),
	.B(Part_TX_Data_Z[2]),
	.C(N_103_i),
	.D(N_102_i),
	.Y(UART_TX_Protocol_0_UART_TX_Data[2])
);
defparam \UART_TX_Data_0_iv_0[2] .INIT=16'h0357;
// @108:141
  CFG4 \UART_TX_Data_0_iv_0[3]  (
	.A(Part_TX_Data_Z[7]),
	.B(Part_TX_Data_Z[3]),
	.C(N_103_i),
	.D(N_102_i),
	.Y(UART_TX_Protocol_0_UART_TX_Data[3])
);
defparam \UART_TX_Data_0_iv_0[3] .INIT=16'h0357;
// @108:141
  CFG4 \UART_TX_Data_0_iv_0[4]  (
	.A(Part_TX_Data_Z[4]),
	.B(Part_TX_Data_Z[0]),
	.C(N_103_i),
	.D(N_102_i),
	.Y(UART_TX_Protocol_0_UART_TX_Data[4])
);
defparam \UART_TX_Data_0_iv_0[4] .INIT=16'h0CAE;
// @108:141
  CFG4 \UART_TX_Data_0_iv_0[6]  (
	.A(Part_TX_Data_Z[6]),
	.B(Part_TX_Data_Z[2]),
	.C(N_103_i),
	.D(N_102_i),
	.Y(UART_TX_Protocol_0_UART_TX_Data[6])
);
defparam \UART_TX_Data_0_iv_0[6] .INIT=16'h0CAE;
// @108:141
  CFG4 \UART_TX_Data_0_iv_0[7]  (
	.A(Part_TX_Data_Z[7]),
	.B(Part_TX_Data_Z[3]),
	.C(N_103_i),
	.D(N_102_i),
	.Y(UART_TX_Protocol_0_UART_TX_Data[7])
);
defparam \UART_TX_Data_0_iv_0[7] .INIT=16'h0CAE;
// @108:293
  CFG2 counter_n2 (
	.A(counter_c1_Z),
	.B(counter_Z[2]),
	.Y(counter_n2_Z)
);
defparam counter_n2.INIT=4'h6;
// @108:58
  CFG2 \state_reg_RNO[0]  (
	.A(COREUART_C0_0_TXRDY),
	.B(state_reg_Z[1]),
	.Y(N_82_i)
);
defparam \state_reg_RNO[0] .INIT=4'h8;
// @108:58
  CFG2 \state_reg_RNO[3]  (
	.A(COREUART_C0_0_TXRDY),
	.B(state_reg_Z[4]),
	.Y(N_77_i)
);
defparam \state_reg_RNO[3] .INIT=4'h8;
// @108:58
  CFG2 \state_reg_RNO[5]  (
	.A(COREUART_C0_0_TXRDY),
	.B(state_reg_Z[6]),
	.Y(N_74_i)
);
defparam \state_reg_RNO[5] .INIT=4'h8;
// @108:58
  CFG2 \state_reg_RNO[9]  (
	.A(COREUART_C0_0_TXRDY),
	.B(state_reg_Z[10]),
	.Y(N_68_i)
);
defparam \state_reg_RNO[9] .INIT=4'h8;
// @108:293
  CFG2 \state_reg_RNI5HRP[10]  (
	.A(countere),
	.B(state_reg_Z[10]),
	.Y(N_104_i)
);
defparam \state_reg_RNI5HRP[10] .INIT=4'hE;
// @108:58
  CFG4 \state_reg_ns_0_a2_0_5[0]  (
	.A(Diag_Valid_RX),
	.B(state_reg_Z[9]),
	.C(state_reg_ns_0_a2_0_1_Z[0]),
	.D(state_reg_ns_0_a2_0_2_Z[0]),
	.Y(state_reg_ns_0_a2_0_5_Z[0])
);
defparam \state_reg_ns_0_a2_0_5[0] .INIT=16'h2000;
// @108:141
  CFG4 un1_state_reg_6_i_a2_0_a2 (
	.A(state_reg_ns_0_a2_0_2_Z[0]),
	.B(countere),
	.C(state_reg_Z[7]),
	.D(state_reg_data[12]),
	.Y(N_101_i)
);
defparam un1_state_reg_6_i_a2_0_a2.INIT=16'h0002;
// @108:141
  CFG4 \UART_TX_Data_0_iv_0[0]  (
	.A(Part_TX_Data_Z[0]),
	.B(N_90_i),
	.C(N_103_i),
	.D(N_94),
	.Y(UART_TX_Protocol_0_UART_TX_Data[0])
);
defparam \UART_TX_Data_0_iv_0[0] .INIT=16'hFF37;
// @108:293
  CFG3 counter_n3 (
	.A(counter_Z[2]),
	.B(counter_c1_Z),
	.C(counter_Z[3]),
	.Y(counter_n3_Z)
);
defparam counter_n3.INIT=8'h78;
// @83:171
  CFG4 \state_reg_RNI9ABE1[0]  (
	.A(state_reg_Z[9]),
	.B(state_reg_Z[5]),
	.C(state_reg_Z[3]),
	.D(state_reg_Z[0]),
	.Y(N_191_i)
);
defparam \state_reg_RNI9ABE1[0] .INIT=16'hFFFE;
// @108:293
  CFG4 counter_n4 (
	.A(counter_Z[2]),
	.B(counter_c1_Z),
	.C(counter_Z[4]),
	.D(counter_Z[3]),
	.Y(counter_n4_Z)
);
defparam counter_n4.INIT=16'h78F0;
// @89:2141
  CFG4 Last_Byte_0_sqmuxa (
	.A(countere),
	.B(counter_c1_Z),
	.C(counter_Z[3]),
	.D(un9_generate_byte_enablelto4_0),
	.Y(Last_Byte_0_sqmuxa_Z)
);
defparam Last_Byte_0_sqmuxa.INIT=16'hA8AA;
// @81:159
  CFG2 un1_state_reg_6_i_a2_0_a2_RNI6U9N (
	.A(UART_TX_Protocol_0_UART_TX_Data[5]),
	.B(N_101_i),
	.Y(UART_TX_Data_0_iv_i_0)
);
defparam un1_state_reg_6_i_a2_0_a2_RNI6U9N.INIT=4'h4;
// @108:58
  CFG4 \state_reg_ns_0[0]  (
	.A(state_reg_Z[0]),
	.B(state_reg_Z[1]),
	.C(state_reg_ns_0_a2_0_5_Z[0]),
	.D(state_reg_ns_0_a2_0_6_Z[0]),
	.Y(state_reg_ns[0])
);
defparam \state_reg_ns_0[0] .INIT=16'hF222;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UART_TX_Protocol_Top_0 */

module UART_RX_Protocol_1 (
  COREUART_C0_0_DATA_OUT,
  UART_RX_Protocol_0_Fifo_Write_Data,
  state_reg_0,
  Chain_0,
  memwaddr_r_lcry_cy_Y_0,
  UART_RX_Protocol_0_UART_RX_OE_N,
  COREFIFO_C0_0_0_FULL,
  UART_RX_Ready,
  Clock_Reset_0_UART_CLOCK,
  N_206_i
)
;
input [7:0] COREUART_C0_0_DATA_OUT ;
output [39:0] UART_RX_Protocol_0_Fifo_Write_Data ;
output state_reg_0 ;
input Chain_0 ;
input memwaddr_r_lcry_cy_Y_0 ;
output UART_RX_Protocol_0_UART_RX_OE_N ;
input COREFIFO_C0_0_0_FULL ;
input UART_RX_Ready ;
input Clock_Reset_0_UART_CLOCK ;
output N_206_i ;
wire state_reg_0 ;
wire Chain_0 ;
wire memwaddr_r_lcry_cy_Y_0 ;
wire UART_RX_Protocol_0_UART_RX_OE_N ;
wire COREFIFO_C0_0_0_FULL ;
wire UART_RX_Ready ;
wire Clock_Reset_0_UART_CLOCK ;
wire N_206_i ;
wire [31:0] counter_Z;
wire [30:0] counter_s;
wire [31:31] counter_s_Z;
wire [13:2] state_reg_Z;
wire [12:3] state_reg_ns;
wire [13:13] state_reg_ns_Z;
wire [1:0] Detect_state_reg_Z;
wire [0:0] Detect_state_reg_ns;
wire [3:0] First_Nibble_Value_Z;
wire [3:0] Second_Nibble_Value_Z;
wire [3:0] Second_Nibble_Complementary_Z;
wire [3:0] First_Nibble_Complementary_Z;
wire [30:1] counter_cry_Z;
wire [30:1] counter_cry_Y;
wire [31:31] counter_s_FCO;
wire [31:31] counter_s_Y;
wire [1:1] state_reg_ns_i_0_Z;
wire VCC ;
wire GND ;
wire FaultCounter_Elapsed_Z ;
wire faultcounter_elapsed3 ;
wire Other_Detect_Z ;
wire N_5_i ;
wire STX_Detect_Z ;
wire ETX_Detect_0_sqmuxa ;
wire ETX_Detect_Z ;
wire ETX_Detect_1_sqmuxa ;
wire N_100_i ;
wire N_93_i ;
wire N_89_i ;
wire N_87_i ;
wire N_85_i ;
wire m12_0_0 ;
wire counter_s_315_FCO ;
wire counter_s_315_S ;
wire counter_s_315_Y ;
wire N_107 ;
wire N_104 ;
wire m11_0_1 ;
wire Diag_Valid_0_i_a2_0 ;
wire m11_0_a2_0_4 ;
wire N_208 ;
wire faultcounter_elapsed3lto15_0 ;
wire UART_RX_Protocol_0_UART_RX_OE_N_2 ;
wire N_103 ;
wire N_137 ;
wire faultcounter_elapsed3lto31_5 ;
wire faultcounter_elapsed3lto31_4 ;
wire Diag_Valid_0_i_a2_4_Z ;
wire faultcounter_elapsed3lto11_3 ;
wire ETX_Detect_2_sqmuxa_i_a2_4_Z ;
wire nibbles_fault3_3_Z ;
wire nibbles_fault3_2_Z ;
wire nibbles_fault3_1_Z ;
wire nibbles_fault3_0_Z ;
wire faultcounter_elapsed3lto5_3 ;
wire N_131 ;
wire Diag_Valid_0_i_a2_7_Z ;
wire faultcounter_elapsed3lto11_4 ;
wire faultcounter_elapsed3lt11 ;
wire N_19 ;
wire N_117 ;
wire N_134_tz ;
wire faultcounter_elapsed3lto31_7 ;
wire nibbles_fault3_Z ;
wire faultcounter_elapsed3lt15 ;
wire faultcounter_elapsed3lt18 ;
wire faultcounter_elapsed3lt22 ;
wire N_141 ;
wire N_140 ;
wire N_139 ;
wire N_138 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
  CFG1 \counter_RNO[0]  (
	.A(counter_Z[0]),
	.Y(counter_s[0])
);
defparam \counter_RNO[0] .INIT=2'h1;
// @107:503
  SLE \counter[31]  (
	.Q(counter_Z[31]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s_Z[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[30]  (
	.Q(counter_Z[30]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[29]  (
	.Q(counter_Z[29]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[28]  (
	.Q(counter_Z[28]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[27]  (
	.Q(counter_Z[27]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[26]  (
	.Q(counter_Z[26]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[25]  (
	.Q(counter_Z[25]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[24]  (
	.Q(counter_Z[24]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[23]  (
	.Q(counter_Z[23]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[22]  (
	.Q(counter_Z[22]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[21]  (
	.Q(counter_Z[21]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[20]  (
	.Q(counter_Z[20]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[19]  (
	.Q(counter_Z[19]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[18]  (
	.Q(counter_Z[18]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[17]  (
	.Q(counter_Z[17]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[16]  (
	.Q(counter_Z[16]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[15]  (
	.Q(counter_Z[15]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[14]  (
	.Q(counter_Z[14]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[13]  (
	.Q(counter_Z[13]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[12]  (
	.Q(counter_Z[12]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[11]  (
	.Q(counter_Z[11]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[10]  (
	.Q(counter_Z[10]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[9]  (
	.Q(counter_Z[9]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[8]  (
	.Q(counter_Z[8]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[7]  (
	.Q(counter_Z[7]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[6]  (
	.Q(counter_Z[6]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[5]  (
	.Q(counter_Z[5]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[4]  (
	.Q(counter_Z[4]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[3]  (
	.Q(counter_Z[3]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[2]  (
	.Q(counter_Z[2]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[1]  (
	.Q(counter_Z[1]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE \counter[0]  (
	.Q(counter_Z[0]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  SLE FaultCounter_Elapsed (
	.Q(FaultCounter_Elapsed_Z),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(faultcounter_elapsed3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:422
  SLE Other_Detect (
	.Q(Other_Detect_Z),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_5_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:422
  SLE STX_Detect (
	.Q(STX_Detect_Z),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(ETX_Detect_0_sqmuxa),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:422
  SLE ETX_Detect (
	.Q(ETX_Detect_Z),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(ETX_Detect_1_sqmuxa),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:86
  SLE \state_reg[2]  (
	.Q(state_reg_Z[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_100_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:86
  SLE \state_reg[3]  (
	.Q(state_reg_Z[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:86
  SLE \state_reg[4]  (
	.Q(state_reg_Z[4]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:86
  SLE \state_reg[5]  (
	.Q(state_reg_Z[5]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:86
  SLE \state_reg[6]  (
	.Q(state_reg_Z[6]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:86
  SLE \state_reg[7]  (
	.Q(state_reg_Z[7]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:86
  SLE \state_reg[8]  (
	.Q(state_reg_Z[8]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_93_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:86
  SLE \state_reg[9]  (
	.Q(state_reg_Z[9]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:86
  SLE \state_reg[10]  (
	.Q(state_reg_Z[10]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:86
  SLE \state_reg[11]  (
	.Q(state_reg_Z[11]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_89_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:86
  SLE \state_reg[12]  (
	.Q(state_reg_Z[12]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_87_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:86
  SLE \state_reg[13]  (
	.Q(state_reg_Z[13]),
	.ADn(GND),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_85_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:86
  SLE \state_reg[0]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[39]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns_Z[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:86
  SLE \state_reg[1]  (
	.Q(state_reg_0),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:422
  SLE \Detect_state_reg[1]  (
	.Q(Detect_state_reg_Z[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(m12_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:422
  SLE \Detect_state_reg[0]  (
	.Q(Detect_state_reg_Z[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Detect_state_reg_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[8]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[8]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[0]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[7]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[7]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(First_Nibble_Value_Z[3]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[6]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[6]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(First_Nibble_Value_Z[2]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[5]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[5]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(First_Nibble_Value_Z[1]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[4]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[4]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(First_Nibble_Value_Z[0]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[3]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Second_Nibble_Value_Z[3]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[2]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Second_Nibble_Value_Z[2]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[1]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Second_Nibble_Value_Z[1]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[0]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Second_Nibble_Value_Z[0]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[23]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[23]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[15]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[22]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[22]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[14]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[21]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[21]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[13]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[20]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[20]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[12]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[19]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[19]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[11]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[18]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[18]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[10]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[17]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[17]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[9]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[16]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[16]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[8]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[15]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[15]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[7]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[14]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[14]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[6]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[13]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[13]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[5]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[12]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[12]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[4]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[11]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[11]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[3]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[10]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[10]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[2]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[9]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[9]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[1]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:369
  SLE \Second_Nibble_Complementary[2]  (
	.Q(Second_Nibble_Complementary_Z[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[2]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:369
  SLE \Second_Nibble_Complementary[1]  (
	.Q(Second_Nibble_Complementary_Z[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[1]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:369
  SLE \Second_Nibble_Complementary[0]  (
	.Q(Second_Nibble_Complementary_Z[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[0]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:369
  SLE \Second_Nibble_Value[3]  (
	.Q(Second_Nibble_Value_Z[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[7]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:369
  SLE \Second_Nibble_Value[2]  (
	.Q(Second_Nibble_Value_Z[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[6]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:369
  SLE \Second_Nibble_Value[1]  (
	.Q(Second_Nibble_Value_Z[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[5]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:369
  SLE \Second_Nibble_Value[0]  (
	.Q(Second_Nibble_Value_Z[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[4]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[31]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[31]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[23]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[30]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[30]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[22]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[29]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[29]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[21]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[28]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[28]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[20]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[27]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[27]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[19]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[26]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[26]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[18]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[25]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[25]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[17]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:349
  SLE \Decode_data[24]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[24]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[16]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:369
  SLE \First_Nibble_Complementary[3]  (
	.Q(First_Nibble_Complementary_Z[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[3]),
	.EN(state_reg_Z[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:369
  SLE \First_Nibble_Complementary[2]  (
	.Q(First_Nibble_Complementary_Z[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[2]),
	.EN(state_reg_Z[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:369
  SLE \First_Nibble_Complementary[1]  (
	.Q(First_Nibble_Complementary_Z[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[1]),
	.EN(state_reg_Z[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:369
  SLE \First_Nibble_Complementary[0]  (
	.Q(First_Nibble_Complementary_Z[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[0]),
	.EN(state_reg_Z[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:369
  SLE \First_Nibble_Value[3]  (
	.Q(First_Nibble_Value_Z[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[7]),
	.EN(state_reg_Z[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:369
  SLE \First_Nibble_Value[2]  (
	.Q(First_Nibble_Value_Z[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[6]),
	.EN(state_reg_Z[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:369
  SLE \First_Nibble_Value[1]  (
	.Q(First_Nibble_Value_Z[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[5]),
	.EN(state_reg_Z[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:369
  SLE \First_Nibble_Value[0]  (
	.Q(First_Nibble_Value_Z[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[4]),
	.EN(state_reg_Z[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:369
  SLE \Second_Nibble_Complementary[3]  (
	.Q(Second_Nibble_Complementary_Z[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[3]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:503
  ARI1 counter_s_315 (
	.FCO(counter_s_315_FCO),
	.S(counter_s_315_S),
	.Y(counter_s_315_Y),
	.B(counter_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam counter_s_315.INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[1]  (
	.FCO(counter_cry_Z[1]),
	.S(counter_s[1]),
	.Y(counter_cry_Y[1]),
	.B(counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_s_315_FCO)
);
defparam \counter_cry[1] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[2]  (
	.FCO(counter_cry_Z[2]),
	.S(counter_s[2]),
	.Y(counter_cry_Y[2]),
	.B(counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[1])
);
defparam \counter_cry[2] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[3]  (
	.FCO(counter_cry_Z[3]),
	.S(counter_s[3]),
	.Y(counter_cry_Y[3]),
	.B(counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[2])
);
defparam \counter_cry[3] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[4]  (
	.FCO(counter_cry_Z[4]),
	.S(counter_s[4]),
	.Y(counter_cry_Y[4]),
	.B(counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[3])
);
defparam \counter_cry[4] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[5]  (
	.FCO(counter_cry_Z[5]),
	.S(counter_s[5]),
	.Y(counter_cry_Y[5]),
	.B(counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[4])
);
defparam \counter_cry[5] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[6]  (
	.FCO(counter_cry_Z[6]),
	.S(counter_s[6]),
	.Y(counter_cry_Y[6]),
	.B(counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[5])
);
defparam \counter_cry[6] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[7]  (
	.FCO(counter_cry_Z[7]),
	.S(counter_s[7]),
	.Y(counter_cry_Y[7]),
	.B(counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[6])
);
defparam \counter_cry[7] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[8]  (
	.FCO(counter_cry_Z[8]),
	.S(counter_s[8]),
	.Y(counter_cry_Y[8]),
	.B(counter_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[7])
);
defparam \counter_cry[8] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[9]  (
	.FCO(counter_cry_Z[9]),
	.S(counter_s[9]),
	.Y(counter_cry_Y[9]),
	.B(counter_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[8])
);
defparam \counter_cry[9] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[10]  (
	.FCO(counter_cry_Z[10]),
	.S(counter_s[10]),
	.Y(counter_cry_Y[10]),
	.B(counter_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[9])
);
defparam \counter_cry[10] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[11]  (
	.FCO(counter_cry_Z[11]),
	.S(counter_s[11]),
	.Y(counter_cry_Y[11]),
	.B(counter_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[10])
);
defparam \counter_cry[11] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[12]  (
	.FCO(counter_cry_Z[12]),
	.S(counter_s[12]),
	.Y(counter_cry_Y[12]),
	.B(counter_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[11])
);
defparam \counter_cry[12] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[13]  (
	.FCO(counter_cry_Z[13]),
	.S(counter_s[13]),
	.Y(counter_cry_Y[13]),
	.B(counter_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[12])
);
defparam \counter_cry[13] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[14]  (
	.FCO(counter_cry_Z[14]),
	.S(counter_s[14]),
	.Y(counter_cry_Y[14]),
	.B(counter_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[13])
);
defparam \counter_cry[14] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[15]  (
	.FCO(counter_cry_Z[15]),
	.S(counter_s[15]),
	.Y(counter_cry_Y[15]),
	.B(counter_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[14])
);
defparam \counter_cry[15] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[16]  (
	.FCO(counter_cry_Z[16]),
	.S(counter_s[16]),
	.Y(counter_cry_Y[16]),
	.B(counter_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[15])
);
defparam \counter_cry[16] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[17]  (
	.FCO(counter_cry_Z[17]),
	.S(counter_s[17]),
	.Y(counter_cry_Y[17]),
	.B(counter_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[16])
);
defparam \counter_cry[17] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[18]  (
	.FCO(counter_cry_Z[18]),
	.S(counter_s[18]),
	.Y(counter_cry_Y[18]),
	.B(counter_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[17])
);
defparam \counter_cry[18] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[19]  (
	.FCO(counter_cry_Z[19]),
	.S(counter_s[19]),
	.Y(counter_cry_Y[19]),
	.B(counter_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[18])
);
defparam \counter_cry[19] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[20]  (
	.FCO(counter_cry_Z[20]),
	.S(counter_s[20]),
	.Y(counter_cry_Y[20]),
	.B(counter_Z[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[19])
);
defparam \counter_cry[20] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[21]  (
	.FCO(counter_cry_Z[21]),
	.S(counter_s[21]),
	.Y(counter_cry_Y[21]),
	.B(counter_Z[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[20])
);
defparam \counter_cry[21] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[22]  (
	.FCO(counter_cry_Z[22]),
	.S(counter_s[22]),
	.Y(counter_cry_Y[22]),
	.B(counter_Z[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[21])
);
defparam \counter_cry[22] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[23]  (
	.FCO(counter_cry_Z[23]),
	.S(counter_s[23]),
	.Y(counter_cry_Y[23]),
	.B(counter_Z[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[22])
);
defparam \counter_cry[23] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[24]  (
	.FCO(counter_cry_Z[24]),
	.S(counter_s[24]),
	.Y(counter_cry_Y[24]),
	.B(counter_Z[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[23])
);
defparam \counter_cry[24] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[25]  (
	.FCO(counter_cry_Z[25]),
	.S(counter_s[25]),
	.Y(counter_cry_Y[25]),
	.B(counter_Z[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[24])
);
defparam \counter_cry[25] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[26]  (
	.FCO(counter_cry_Z[26]),
	.S(counter_s[26]),
	.Y(counter_cry_Y[26]),
	.B(counter_Z[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[25])
);
defparam \counter_cry[26] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[27]  (
	.FCO(counter_cry_Z[27]),
	.S(counter_s[27]),
	.Y(counter_cry_Y[27]),
	.B(counter_Z[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[26])
);
defparam \counter_cry[27] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[28]  (
	.FCO(counter_cry_Z[28]),
	.S(counter_s[28]),
	.Y(counter_cry_Y[28]),
	.B(counter_Z[28]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[27])
);
defparam \counter_cry[28] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[29]  (
	.FCO(counter_cry_Z[29]),
	.S(counter_s[29]),
	.Y(counter_cry_Y[29]),
	.B(counter_Z[29]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[28])
);
defparam \counter_cry[29] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_s[31]  (
	.FCO(counter_s_FCO[31]),
	.S(counter_s_Z[31]),
	.Y(counter_s_Y[31]),
	.B(counter_Z[31]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[30])
);
defparam \counter_s[31] .INIT=20'h4AA00;
// @107:503
  ARI1 \counter_cry[30]  (
	.FCO(counter_cry_Z[30]),
	.S(counter_s[30]),
	.Y(counter_cry_Y[30]),
	.B(counter_Z[30]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[29])
);
defparam \counter_cry[30] .INIT=20'h4AA00;
// @107:86
  CFG4 \state_reg_ns_i_o2[2]  (
	.A(Other_Detect_Z),
	.B(ETX_Detect_Z),
	.C(state_reg_Z[11]),
	.D(STX_Detect_Z),
	.Y(N_107)
);
defparam \state_reg_ns_i_o2[2] .INIT=16'hFFEF;
// @107:86
  CFG3 \state_reg_ns_i_o2[1]  (
	.A(Other_Detect_Z),
	.B(STX_Detect_Z),
	.C(ETX_Detect_Z),
	.Y(N_104)
);
defparam \state_reg_ns_i_o2[1] .INIT=8'hFE;
// @107:422
  CFG4 \Detect_state_reg_ns_1_0_.m11_0  (
	.A(Detect_state_reg_Z[1]),
	.B(UART_RX_Ready),
	.C(m11_0_1),
	.D(Detect_state_reg_Z[0]),
	.Y(Detect_state_reg_ns[0])
);
defparam \Detect_state_reg_ns_1_0_.m11_0 .INIT=16'h00E4;
// @107:422
  CFG4 \Detect_state_reg_ns_1_0_.m11_0_1  (
	.A(Diag_Valid_0_i_a2_0),
	.B(state_reg_Z[4]),
	.C(m11_0_a2_0_4),
	.D(N_208),
	.Y(m11_0_1)
);
defparam \Detect_state_reg_ns_1_0_.m11_0_1 .INIT=16'h2000;
// @89:2101
  CFG2 \op_gt.faultcounter_elapsed3lto15_0  (
	.A(counter_Z[14]),
	.B(counter_Z[15]),
	.Y(faultcounter_elapsed3lto15_0)
);
defparam \op_gt.faultcounter_elapsed3lto15_0 .INIT=4'h8;
// @107:422
  CFG2 \Detect_state_reg_ns_1_0_.m11_0_a2_0_0_0  (
	.A(state_reg_Z[7]),
	.B(state_reg_Z[10]),
	.Y(Diag_Valid_0_i_a2_0)
);
defparam \Detect_state_reg_ns_1_0_.m11_0_a2_0_0_0 .INIT=4'h1;
// @107:422
  CFG2 \Detect_state_reg_ns_1_0_.m11_0_a2_0_3  (
	.A(state_reg_Z[8]),
	.B(state_reg_Z[11]),
	.Y(N_208)
);
defparam \Detect_state_reg_ns_1_0_.m11_0_a2_0_3 .INIT=4'h1;
// @107:181
  CFG2 Diag_Valid_0_i_a2_5 (
	.A(state_reg_Z[6]),
	.B(state_reg_Z[9]),
	.Y(UART_RX_Protocol_0_UART_RX_OE_N_2)
);
defparam Diag_Valid_0_i_a2_5.INIT=4'h1;
// @107:86
  CFG2 \state_reg_ns_i_o2[0]  (
	.A(ETX_Detect_Z),
	.B(Other_Detect_Z),
	.Y(N_103)
);
defparam \state_reg_ns_i_o2[0] .INIT=4'hE;
// @107:86
  CFG2 \state_reg_ns_a2[3]  (
	.A(FaultCounter_Elapsed_Z),
	.B(STX_Detect_Z),
	.Y(N_137)
);
defparam \state_reg_ns_a2[3] .INIT=4'h1;
// @107:86
  CFG2 \state_reg_ns_a4[8]  (
	.A(FaultCounter_Elapsed_Z),
	.B(state_reg_Z[6]),
	.Y(state_reg_ns[8])
);
defparam \state_reg_ns_a4[8] .INIT=4'h4;
// @107:86
  CFG2 \state_reg_ns_a4[7]  (
	.A(FaultCounter_Elapsed_Z),
	.B(state_reg_Z[7]),
	.Y(state_reg_ns[7])
);
defparam \state_reg_ns_a4[7] .INIT=4'h4;
// @107:86
  CFG2 \state_reg_ns_a4[4]  (
	.A(FaultCounter_Elapsed_Z),
	.B(state_reg_Z[10]),
	.Y(state_reg_ns[4])
);
defparam \state_reg_ns_a4[4] .INIT=4'h4;
// @89:2101
  CFG4 \op_gt.faultcounter_elapsed3lto31_5  (
	.A(counter_Z[28]),
	.B(counter_Z[27]),
	.C(counter_Z[26]),
	.D(counter_Z[25]),
	.Y(faultcounter_elapsed3lto31_5)
);
defparam \op_gt.faultcounter_elapsed3lto31_5 .INIT=16'hFFFE;
// @89:2101
  CFG3 \op_gt.faultcounter_elapsed3lto31_4  (
	.A(counter_Z[31]),
	.B(counter_Z[24]),
	.C(counter_Z[23]),
	.Y(faultcounter_elapsed3lto31_4)
);
defparam \op_gt.faultcounter_elapsed3lto31_4 .INIT=8'hFE;
// @107:422
  CFG4 \Detect_state_reg_ns_1_0_.m11_0_a2_0_4  (
	.A(state_reg_Z[5]),
	.B(state_reg_Z[2]),
	.C(state_reg_0),
	.D(state_reg_Z[13]),
	.Y(m11_0_a2_0_4)
);
defparam \Detect_state_reg_ns_1_0_.m11_0_a2_0_4 .INIT=16'h0001;
// @107:181
  CFG3 Diag_Valid_0_i_a2_4 (
	.A(state_reg_Z[4]),
	.B(state_reg_Z[12]),
	.C(state_reg_Z[2]),
	.Y(Diag_Valid_0_i_a2_4_Z)
);
defparam Diag_Valid_0_i_a2_4.INIT=8'h01;
// @89:2101
  CFG4 \op_gt.faultcounter_elapsed3lto11_3  (
	.A(counter_Z[11]),
	.B(counter_Z[8]),
	.C(counter_Z[7]),
	.D(counter_Z[6]),
	.Y(faultcounter_elapsed3lto11_3)
);
defparam \op_gt.faultcounter_elapsed3lto11_3 .INIT=16'h8000;
// @107:452
  CFG4 ETX_Detect_2_sqmuxa_i_a2_4 (
	.A(COREUART_C0_0_DATA_OUT[6]),
	.B(COREUART_C0_0_DATA_OUT[5]),
	.C(COREUART_C0_0_DATA_OUT[4]),
	.D(COREUART_C0_0_DATA_OUT[3]),
	.Y(ETX_Detect_2_sqmuxa_i_a2_4_Z)
);
defparam ETX_Detect_2_sqmuxa_i_a2_4.INIT=16'h0001;
// @107:400
  CFG4 nibbles_fault3_3 (
	.A(Second_Nibble_Complementary_Z[3]),
	.B(Second_Nibble_Complementary_Z[2]),
	.C(Second_Nibble_Value_Z[3]),
	.D(Second_Nibble_Value_Z[2]),
	.Y(nibbles_fault3_3_Z)
);
defparam nibbles_fault3_3.INIT=16'h1248;
// @107:400
  CFG4 nibbles_fault3_2 (
	.A(Second_Nibble_Complementary_Z[1]),
	.B(Second_Nibble_Complementary_Z[0]),
	.C(Second_Nibble_Value_Z[1]),
	.D(Second_Nibble_Value_Z[0]),
	.Y(nibbles_fault3_2_Z)
);
defparam nibbles_fault3_2.INIT=16'h1248;
// @107:400
  CFG4 nibbles_fault3_1 (
	.A(First_Nibble_Complementary_Z[3]),
	.B(First_Nibble_Complementary_Z[2]),
	.C(First_Nibble_Value_Z[3]),
	.D(First_Nibble_Value_Z[2]),
	.Y(nibbles_fault3_1_Z)
);
defparam nibbles_fault3_1.INIT=16'h1248;
// @107:400
  CFG4 nibbles_fault3_0 (
	.A(First_Nibble_Complementary_Z[1]),
	.B(First_Nibble_Complementary_Z[0]),
	.C(First_Nibble_Value_Z[1]),
	.D(First_Nibble_Value_Z[0]),
	.Y(nibbles_fault3_0_Z)
);
defparam nibbles_fault3_0.INIT=16'h1248;
// @89:2101
  CFG4 \op_gt.faultcounter_elapsed3lto5_3  (
	.A(counter_Z[5]),
	.B(counter_Z[4]),
	.C(counter_Z[1]),
	.D(counter_Z[0]),
	.Y(faultcounter_elapsed3lto5_3)
);
defparam \op_gt.faultcounter_elapsed3lto5_3 .INIT=16'hFFFE;
// @107:86
  CFG4 \state_reg_ns_a4_0[13]  (
	.A(state_reg_Z[8]),
	.B(STX_Detect_Z),
	.C(Other_Detect_Z),
	.D(ETX_Detect_Z),
	.Y(N_131)
);
defparam \state_reg_ns_a4_0[13] .INIT=16'h0200;
// @107:86
  CFG3 \state_reg_ns_a4[12]  (
	.A(FaultCounter_Elapsed_Z),
	.B(state_reg_Z[2]),
	.C(COREFIFO_C0_0_0_FULL),
	.Y(state_reg_ns[12])
);
defparam \state_reg_ns_a4[12] .INIT=8'h04;
// @107:422
  CFG2 \Detect_state_reg_ns_1_0_.m12_0  (
	.A(Detect_state_reg_Z[0]),
	.B(Detect_state_reg_Z[1]),
	.Y(m12_0_0)
);
defparam \Detect_state_reg_ns_1_0_.m12_0 .INIT=4'h6;
// @107:181
  CFG4 Diag_Valid_0_i_a2_7 (
	.A(UART_RX_Protocol_0_UART_RX_OE_N_2),
	.B(state_reg_Z[3]),
	.C(state_reg_0),
	.D(N_208),
	.Y(Diag_Valid_0_i_a2_7_Z)
);
defparam Diag_Valid_0_i_a2_7.INIT=16'h0200;
// @89:2101
  CFG3 \op_gt.faultcounter_elapsed3lto11_4  (
	.A(counter_Z[9]),
	.B(faultcounter_elapsed3lto11_3),
	.C(counter_Z[10]),
	.Y(faultcounter_elapsed3lto11_4)
);
defparam \op_gt.faultcounter_elapsed3lto11_4 .INIT=8'h80;
// @89:2101
  CFG3 \op_gt.faultcounter_elapsed3lto5  (
	.A(counter_Z[2]),
	.B(faultcounter_elapsed3lto5_3),
	.C(counter_Z[3]),
	.Y(faultcounter_elapsed3lt11)
);
defparam \op_gt.faultcounter_elapsed3lto5 .INIT=8'hFE;
// @107:452
  CFG4 ETX_Detect_2_sqmuxa_i_a2 (
	.A(COREUART_C0_0_DATA_OUT[1]),
	.B(ETX_Detect_2_sqmuxa_i_a2_4_Z),
	.C(COREUART_C0_0_DATA_OUT[7]),
	.D(COREUART_C0_0_DATA_OUT[2]),
	.Y(N_19)
);
defparam ETX_Detect_2_sqmuxa_i_a2.INIT=16'h0008;
// @107:86
  CFG4 \state_reg_ns_i_a4[1]  (
	.A(state_reg_Z[13]),
	.B(STX_Detect_Z),
	.C(Other_Detect_Z),
	.D(ETX_Detect_Z),
	.Y(N_117)
);
defparam \state_reg_ns_i_a4[1] .INIT=16'h0115;
// @107:86
  CFG4 \state_reg_ns_a4[10]  (
	.A(Other_Detect_Z),
	.B(state_reg_Z[11]),
	.C(N_137),
	.D(ETX_Detect_Z),
	.Y(state_reg_ns[10])
);
defparam \state_reg_ns_a4[10] .INIT=16'h4000;
// @107:86
  CFG4 \state_reg_ns_a4[3]  (
	.A(Other_Detect_Z),
	.B(state_reg_Z[11]),
	.C(N_137),
	.D(ETX_Detect_Z),
	.Y(state_reg_ns[3])
);
defparam \state_reg_ns_a4[3] .INIT=16'h0080;
// @107:86
  CFG4 \state_reg_ns_a4[6]  (
	.A(Other_Detect_Z),
	.B(state_reg_Z[8]),
	.C(N_137),
	.D(ETX_Detect_Z),
	.Y(state_reg_ns[6])
);
defparam \state_reg_ns_a4[6] .INIT=16'h0080;
// @107:75
  CFG4 UART_RX_OE_N_0_a4_0_a2 (
	.A(state_reg_Z[12]),
	.B(UART_RX_Protocol_0_UART_RX_OE_N_2),
	.C(UART_RX_Protocol_0_Fifo_Write_Data[39]),
	.D(state_reg_Z[3]),
	.Y(UART_RX_Protocol_0_UART_RX_OE_N)
);
defparam UART_RX_OE_N_0_a4_0_a2.INIT=16'h0004;
  CFG3 \state_reg_RNO_0[13]  (
	.A(state_reg_Z[13]),
	.B(STX_Detect_Z),
	.C(N_208),
	.Y(N_134_tz)
);
defparam \state_reg_RNO_0[13] .INIT=8'hD1;
// @89:2101
  CFG4 \op_gt.faultcounter_elapsed3lto31_7  (
	.A(counter_Z[29]),
	.B(counter_Z[30]),
	.C(faultcounter_elapsed3lto31_5),
	.D(faultcounter_elapsed3lto31_4),
	.Y(faultcounter_elapsed3lto31_7)
);
defparam \op_gt.faultcounter_elapsed3lto31_7 .INIT=16'hFFFE;
// @107:86
  CFG2 \state_reg_ns_i_0[1]  (
	.A(N_117),
	.B(FaultCounter_Elapsed_Z),
	.Y(state_reg_ns_i_0_Z[1])
);
defparam \state_reg_ns_i_0[1] .INIT=4'hE;
// @107:400
  CFG4 nibbles_fault3 (
	.A(nibbles_fault3_3_Z),
	.B(nibbles_fault3_2_Z),
	.C(nibbles_fault3_1_Z),
	.D(nibbles_fault3_0_Z),
	.Y(nibbles_fault3_Z)
);
defparam nibbles_fault3.INIT=16'h8000;
// @107:452
  CFG4 ETX_Detect_1_sqmuxa_0_a2 (
	.A(Detect_state_reg_Z[0]),
	.B(N_19),
	.C(COREUART_C0_0_DATA_OUT[0]),
	.D(Detect_state_reg_Z[1]),
	.Y(ETX_Detect_1_sqmuxa)
);
defparam ETX_Detect_1_sqmuxa_0_a2.INIT=16'h0080;
// @107:452
  CFG4 ETX_Detect_0_sqmuxa_0_a2 (
	.A(Detect_state_reg_Z[0]),
	.B(N_19),
	.C(COREUART_C0_0_DATA_OUT[0]),
	.D(Detect_state_reg_Z[1]),
	.Y(ETX_Detect_0_sqmuxa)
);
defparam ETX_Detect_0_sqmuxa_0_a2.INIT=16'h0008;
// @107:86
  CFG4 \state_reg_RNO[2]  (
	.A(state_reg_Z[2]),
	.B(state_reg_Z[3]),
	.C(FaultCounter_Elapsed_Z),
	.D(COREFIFO_C0_0_0_FULL),
	.Y(N_100_i)
);
defparam \state_reg_RNO[2] .INIT=16'h0E0C;
// @107:86
  CFG3 \state_reg_ns_a4[9]  (
	.A(nibbles_fault3_Z),
	.B(state_reg_Z[5]),
	.C(FaultCounter_Elapsed_Z),
	.Y(state_reg_ns[9])
);
defparam \state_reg_ns_a4[9] .INIT=8'h08;
// @89:2101
  CFG4 \op_gt.faultcounter_elapsed3lto13  (
	.A(counter_Z[13]),
	.B(counter_Z[12]),
	.C(faultcounter_elapsed3lto11_4),
	.D(faultcounter_elapsed3lt11),
	.Y(faultcounter_elapsed3lt15)
);
defparam \op_gt.faultcounter_elapsed3lto13 .INIT=16'hFEEE;
// @107:422
  CFG3 Other_Detect_RNO (
	.A(Detect_state_reg_Z[1]),
	.B(Detect_state_reg_Z[0]),
	.C(N_19),
	.Y(N_5_i)
);
defparam Other_Detect_RNO.INIT=8'h04;
// @83:200
  CFG4 Diag_Valid_0_i_a2_4_RNI81KJ (
	.A(Diag_Valid_0_i_a2_4_Z),
	.B(Diag_Valid_0_i_a2_7_Z),
	.C(Diag_Valid_0_i_a2_0),
	.D(state_reg_Z[5]),
	.Y(N_206_i)
);
defparam Diag_Valid_0_i_a2_4_RNI81KJ.INIT=16'hFF7F;
// @107:86
  CFG4 \state_reg_ns[13]  (
	.A(nibbles_fault3_Z),
	.B(N_131),
	.C(state_reg_Z[5]),
	.D(FaultCounter_Elapsed_Z),
	.Y(state_reg_ns_Z[13])
);
defparam \state_reg_ns[13] .INIT=16'hFFDC;
// @107:86
  CFG4 \state_reg_RNO[8]  (
	.A(state_reg_Z[8]),
	.B(state_reg_Z[9]),
	.C(N_104),
	.D(FaultCounter_Elapsed_Z),
	.Y(N_93_i)
);
defparam \state_reg_RNO[8] .INIT=16'h00CE;
// @107:86
  CFG4 \state_reg_RNO[11]  (
	.A(N_107),
	.B(state_reg_Z[4]),
	.C(state_reg_Z[12]),
	.D(FaultCounter_Elapsed_Z),
	.Y(N_89_i)
);
defparam \state_reg_RNO[11] .INIT=16'h00FD;
// @107:86
  CFG4 \state_reg_RNO[12]  (
	.A(state_reg_Z[13]),
	.B(N_104),
	.C(state_reg_ns_i_0_Z[1]),
	.D(N_208),
	.Y(N_87_i)
);
defparam \state_reg_RNO[12] .INIT=16'h080C;
// @107:86
  CFG4 \state_reg_RNO[13]  (
	.A(N_134_tz),
	.B(memwaddr_r_lcry_cy_Y_0),
	.C(FaultCounter_Elapsed_Z),
	.D(N_103),
	.Y(N_85_i)
);
defparam \state_reg_RNO[13] .INIT=16'h0C0D;
// @89:2101
  CFG4 \op_gt.faultcounter_elapsed3lto17  (
	.A(counter_Z[17]),
	.B(counter_Z[16]),
	.C(faultcounter_elapsed3lto15_0),
	.D(faultcounter_elapsed3lt15),
	.Y(faultcounter_elapsed3lt18)
);
defparam \op_gt.faultcounter_elapsed3lto17 .INIT=16'hA888;
// @89:2101
  CFG4 \op_gt.faultcounter_elapsed3lto20  (
	.A(counter_Z[18]),
	.B(faultcounter_elapsed3lt18),
	.C(counter_Z[20]),
	.D(counter_Z[19]),
	.Y(faultcounter_elapsed3lt22)
);
defparam \op_gt.faultcounter_elapsed3lto20 .INIT=16'hFEF0;
// @89:2101
  CFG4 \op_gt.faultcounter_elapsed3lto31  (
	.A(counter_Z[22]),
	.B(counter_Z[21]),
	.C(faultcounter_elapsed3lto31_7),
	.D(faultcounter_elapsed3lt22),
	.Y(faultcounter_elapsed3)
);
defparam \op_gt.faultcounter_elapsed3lto31 .INIT=16'hF8F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UART_RX_Protocol_1 */

module work_mko_rtl_330000_1_Time_Period_Top_0 (
  Chain_0,
  Clock_Reset_0_UART_CLOCK,
  LED_2_c,
  OR2_0_Y
)
;
input Chain_0 ;
input Clock_Reset_0_UART_CLOCK ;
output LED_2_c ;
input OR2_0_Y ;
wire Chain_0 ;
wire Clock_Reset_0_UART_CLOCK ;
wire LED_2_c ;
wire OR2_0_Y ;
wire [25:0] counter_Z;
wire [25:1] counter_5;
wire OR2_0_Y_i ;
wire VCC ;
wire N_3_i ;
wire GND ;
wire counter_5_cry_0_0_Y_0 ;
wire counter_5_cry_0 ;
wire counter_5_cry_0_0_S_0 ;
wire counter_5_cry_1 ;
wire counter_5_cry_1_0_Y_0 ;
wire counter_5_cry_2 ;
wire counter_5_cry_2_0_Y_0 ;
wire counter_5_cry_3 ;
wire counter_5_cry_3_0_Y_0 ;
wire counter_5_cry_4_Z ;
wire counter_5_cry_4_Y_0 ;
wire counter_5_axb_4_Z ;
wire counter_5_cry_5 ;
wire counter_5_cry_5_0_Y_0 ;
wire counter_5_cry_6 ;
wire counter_5_cry_6_0_Y_0 ;
wire counter_5_cry_7 ;
wire counter_5_cry_7_0_Y_0 ;
wire counter_5_cry_8_Z ;
wire counter_5_cry_8_Y_0 ;
wire counter_5_cry_9 ;
wire counter_5_cry_9_0_Y_0 ;
wire counter_5_cry_10 ;
wire counter_5_cry_10_0_Y_0 ;
wire counter_5_cry_11_Z ;
wire counter_5_cry_11_Y_0 ;
wire counter_5_cry_12 ;
wire counter_5_cry_12_0_Y_0 ;
wire counter_5_cry_13 ;
wire counter_5_cry_13_0_Y_0 ;
wire counter_5_cry_14 ;
wire counter_5_cry_14_0_Y_0 ;
wire counter_5_cry_15 ;
wire counter_5_cry_15_0_Y_0 ;
wire counter_5_cry_16_Z ;
wire counter_5_cry_16_Y_0 ;
wire counter_5_cry_17 ;
wire counter_5_cry_17_0_Y_0 ;
wire counter_5_cry_18_Z ;
wire counter_5_cry_18_Y_0 ;
wire counter_5_cry_19 ;
wire counter_5_cry_19_0_Y_0 ;
wire counter_5_cry_20 ;
wire counter_5_cry_20_0_Y_0 ;
wire counter_5_cry_21 ;
wire counter_5_cry_21_0_Y_0 ;
wire counter_5_cry_22 ;
wire counter_5_cry_22_0_Y_0 ;
wire counter_5_cry_23 ;
wire counter_5_cry_23_0_Y_0 ;
wire counter_5_s_25_FCO_0 ;
wire counter_5_s_25_Y_0 ;
wire counter_5_cry_24 ;
wire counter_5_cry_24_0_Y_0 ;
wire mko_out2lto25_i_a2_0_a2_17 ;
wire mko_out2lto25_i_a2_0_a2_18 ;
wire mko_out2lto25_i_a2_0_a2_22 ;
wire N_62 ;
wire mko_out2lto25_i_a2_0_a2_1 ;
wire mko_out2lto25_i_a2_0_a2_16 ;
wire mko_out2lto25_i_a2_0_a2_15 ;
wire mko_out2lto25_i_a2_0_a2_14 ;
wire mko_out2lto25_i_a2_0_a2_13 ;
  CFG1 counter_5_s_25_RNO (
	.A(OR2_0_Y),
	.Y(OR2_0_Y_i)
);
defparam counter_5_s_25_RNO.INIT=2'h1;
// @109:33
  SLE MKO_OUT (
	.Q(LED_2_c),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_3_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:33
  SLE \counter[12]  (
	.Q(counter_Z[12]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:33
  SLE \counter[11]  (
	.Q(counter_Z[11]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:33
  SLE \counter[10]  (
	.Q(counter_Z[10]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:33
  SLE \counter[9]  (
	.Q(counter_Z[9]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:33
  SLE \counter[8]  (
	.Q(counter_Z[8]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:33
  SLE \counter[7]  (
	.Q(counter_Z[7]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:33
  SLE \counter[6]  (
	.Q(counter_Z[6]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:33
  SLE \counter[5]  (
	.Q(counter_Z[5]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:33
  SLE \counter[4]  (
	.Q(counter_Z[4]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:33
  SLE \counter[3]  (
	.Q(counter_Z[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:33
  SLE \counter[2]  (
	.Q(counter_Z[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:33
  SLE \counter[1]  (
	.Q(counter_Z[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:33
  SLE \counter[0]  (
	.Q(counter_Z[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5_cry_0_0_Y_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:33
  SLE \counter[25]  (
	.Q(counter_Z[25]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:33
  SLE \counter[24]  (
	.Q(counter_Z[24]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:33
  SLE \counter[23]  (
	.Q(counter_Z[23]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:33
  SLE \counter[22]  (
	.Q(counter_Z[22]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:33
  SLE \counter[21]  (
	.Q(counter_Z[21]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:33
  SLE \counter[20]  (
	.Q(counter_Z[20]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:33
  SLE \counter[19]  (
	.Q(counter_Z[19]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:33
  SLE \counter[18]  (
	.Q(counter_Z[18]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:33
  SLE \counter[17]  (
	.Q(counter_Z[17]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:33
  SLE \counter[16]  (
	.Q(counter_Z[16]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:33
  SLE \counter[15]  (
	.Q(counter_Z[15]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:33
  SLE \counter[14]  (
	.Q(counter_Z[14]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:33
  SLE \counter[13]  (
	.Q(counter_Z[13]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:46
  ARI1 counter_5_cry_0_0 (
	.FCO(counter_5_cry_0),
	.S(counter_5_cry_0_0_S_0),
	.Y(counter_5_cry_0_0_Y_0),
	.B(OR2_0_Y),
	.C(counter_Z[0]),
	.D(GND),
	.A(N_3_i),
	.FCI(GND)
);
defparam counter_5_cry_0_0.INIT=20'h5BB44;
// @109:46
  ARI1 counter_5_cry_1_0 (
	.FCO(counter_5_cry_1),
	.S(counter_5[1]),
	.Y(counter_5_cry_1_0_Y_0),
	.B(OR2_0_Y),
	.C(counter_Z[1]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_0)
);
defparam counter_5_cry_1_0.INIT=20'h5BB44;
// @109:46
  ARI1 counter_5_cry_2_0 (
	.FCO(counter_5_cry_2),
	.S(counter_5[2]),
	.Y(counter_5_cry_2_0_Y_0),
	.B(OR2_0_Y),
	.C(counter_Z[2]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_1)
);
defparam counter_5_cry_2_0.INIT=20'h5BB44;
// @109:46
  ARI1 counter_5_cry_3_0 (
	.FCO(counter_5_cry_3),
	.S(counter_5[3]),
	.Y(counter_5_cry_3_0_Y_0),
	.B(OR2_0_Y),
	.C(counter_Z[3]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_2)
);
defparam counter_5_cry_3_0.INIT=20'h5BB44;
// @109:46
  ARI1 counter_5_cry_4 (
	.FCO(counter_5_cry_4_Z),
	.S(counter_5[4]),
	.Y(counter_5_cry_4_Y_0),
	.B(N_3_i),
	.C(counter_5_axb_4_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_5_cry_3)
);
defparam counter_5_cry_4.INIT=20'h5CCAA;
// @109:46
  ARI1 counter_5_cry_5_0 (
	.FCO(counter_5_cry_5),
	.S(counter_5[5]),
	.Y(counter_5_cry_5_0_Y_0),
	.B(OR2_0_Y),
	.C(counter_Z[5]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_4_Z)
);
defparam counter_5_cry_5_0.INIT=20'h5BB44;
// @109:46
  ARI1 counter_5_cry_6_0 (
	.FCO(counter_5_cry_6),
	.S(counter_5[6]),
	.Y(counter_5_cry_6_0_Y_0),
	.B(OR2_0_Y),
	.C(counter_Z[6]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_5)
);
defparam counter_5_cry_6_0.INIT=20'h5BB44;
// @109:46
  ARI1 counter_5_cry_7_0 (
	.FCO(counter_5_cry_7),
	.S(counter_5[7]),
	.Y(counter_5_cry_7_0_Y_0),
	.B(OR2_0_Y),
	.C(counter_Z[7]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_6)
);
defparam counter_5_cry_7_0.INIT=20'h5BB44;
// @109:46
  ARI1 counter_5_cry_8 (
	.FCO(counter_5_cry_8_Z),
	.S(counter_5[8]),
	.Y(counter_5_cry_8_Y_0),
	.B(OR2_0_Y),
	.C(counter_Z[8]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_7)
);
defparam counter_5_cry_8.INIT=20'h511EE;
// @109:46
  ARI1 counter_5_cry_9_0 (
	.FCO(counter_5_cry_9),
	.S(counter_5[9]),
	.Y(counter_5_cry_9_0_Y_0),
	.B(OR2_0_Y),
	.C(counter_Z[9]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_8_Z)
);
defparam counter_5_cry_9_0.INIT=20'h5BB44;
// @109:46
  ARI1 counter_5_cry_10_0 (
	.FCO(counter_5_cry_10),
	.S(counter_5[10]),
	.Y(counter_5_cry_10_0_Y_0),
	.B(OR2_0_Y),
	.C(counter_Z[10]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_9)
);
defparam counter_5_cry_10_0.INIT=20'h5BB44;
// @109:46
  ARI1 counter_5_cry_11 (
	.FCO(counter_5_cry_11_Z),
	.S(counter_5[11]),
	.Y(counter_5_cry_11_Y_0),
	.B(OR2_0_Y),
	.C(counter_Z[11]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_10)
);
defparam counter_5_cry_11.INIT=20'h511EE;
// @109:46
  ARI1 counter_5_cry_12_0 (
	.FCO(counter_5_cry_12),
	.S(counter_5[12]),
	.Y(counter_5_cry_12_0_Y_0),
	.B(OR2_0_Y),
	.C(counter_Z[12]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_11_Z)
);
defparam counter_5_cry_12_0.INIT=20'h5BB44;
// @109:46
  ARI1 counter_5_cry_13_0 (
	.FCO(counter_5_cry_13),
	.S(counter_5[13]),
	.Y(counter_5_cry_13_0_Y_0),
	.B(OR2_0_Y),
	.C(counter_Z[13]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_12)
);
defparam counter_5_cry_13_0.INIT=20'h5BB44;
// @109:46
  ARI1 counter_5_cry_14_0 (
	.FCO(counter_5_cry_14),
	.S(counter_5[14]),
	.Y(counter_5_cry_14_0_Y_0),
	.B(OR2_0_Y),
	.C(counter_Z[14]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_13)
);
defparam counter_5_cry_14_0.INIT=20'h5BB44;
// @109:46
  ARI1 counter_5_cry_15_0 (
	.FCO(counter_5_cry_15),
	.S(counter_5[15]),
	.Y(counter_5_cry_15_0_Y_0),
	.B(OR2_0_Y),
	.C(counter_Z[15]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_14)
);
defparam counter_5_cry_15_0.INIT=20'h5BB44;
// @109:46
  ARI1 counter_5_cry_16 (
	.FCO(counter_5_cry_16_Z),
	.S(counter_5[16]),
	.Y(counter_5_cry_16_Y_0),
	.B(OR2_0_Y),
	.C(counter_Z[16]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_15)
);
defparam counter_5_cry_16.INIT=20'h511EE;
// @109:46
  ARI1 counter_5_cry_17_0 (
	.FCO(counter_5_cry_17),
	.S(counter_5[17]),
	.Y(counter_5_cry_17_0_Y_0),
	.B(OR2_0_Y),
	.C(counter_Z[17]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_16_Z)
);
defparam counter_5_cry_17_0.INIT=20'h5BB44;
// @109:46
  ARI1 counter_5_cry_18 (
	.FCO(counter_5_cry_18_Z),
	.S(counter_5[18]),
	.Y(counter_5_cry_18_Y_0),
	.B(OR2_0_Y),
	.C(counter_Z[18]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_17)
);
defparam counter_5_cry_18.INIT=20'h511EE;
// @109:46
  ARI1 counter_5_cry_19_0 (
	.FCO(counter_5_cry_19),
	.S(counter_5[19]),
	.Y(counter_5_cry_19_0_Y_0),
	.B(OR2_0_Y),
	.C(counter_Z[19]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_18_Z)
);
defparam counter_5_cry_19_0.INIT=20'h5BB44;
// @109:46
  ARI1 counter_5_cry_20_0 (
	.FCO(counter_5_cry_20),
	.S(counter_5[20]),
	.Y(counter_5_cry_20_0_Y_0),
	.B(OR2_0_Y),
	.C(counter_Z[20]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_19)
);
defparam counter_5_cry_20_0.INIT=20'h5BB44;
// @109:46
  ARI1 counter_5_cry_21_0 (
	.FCO(counter_5_cry_21),
	.S(counter_5[21]),
	.Y(counter_5_cry_21_0_Y_0),
	.B(OR2_0_Y),
	.C(counter_Z[21]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_20)
);
defparam counter_5_cry_21_0.INIT=20'h5BB44;
// @109:46
  ARI1 counter_5_cry_22_0 (
	.FCO(counter_5_cry_22),
	.S(counter_5[22]),
	.Y(counter_5_cry_22_0_Y_0),
	.B(OR2_0_Y),
	.C(counter_Z[22]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_21)
);
defparam counter_5_cry_22_0.INIT=20'h5BB44;
// @109:46
  ARI1 counter_5_cry_23_0 (
	.FCO(counter_5_cry_23),
	.S(counter_5[23]),
	.Y(counter_5_cry_23_0_Y_0),
	.B(OR2_0_Y),
	.C(counter_Z[23]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_22)
);
defparam counter_5_cry_23_0.INIT=20'h5BB44;
// @109:46
  ARI1 counter_5_s_25 (
	.FCO(counter_5_s_25_FCO_0),
	.S(counter_5[25]),
	.Y(counter_5_s_25_Y_0),
	.B(OR2_0_Y_i),
	.C(N_3_i),
	.D(counter_Z[25]),
	.A(VCC),
	.FCI(counter_5_cry_24)
);
defparam counter_5_s_25.INIT=20'h46C00;
// @109:46
  ARI1 counter_5_cry_24_0 (
	.FCO(counter_5_cry_24),
	.S(counter_5[24]),
	.Y(counter_5_cry_24_0_Y_0),
	.B(OR2_0_Y),
	.C(counter_Z[24]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_23)
);
defparam counter_5_cry_24_0.INIT=20'h5BB44;
// @109:46
  CFG4 counter_5_axb_4 (
	.A(mko_out2lto25_i_a2_0_a2_17),
	.B(mko_out2lto25_i_a2_0_a2_18),
	.C(mko_out2lto25_i_a2_0_a2_22),
	.D(N_62),
	.Y(counter_5_axb_4_Z)
);
defparam counter_5_axb_4.INIT=16'h7F00;
// @109:39
  CFG2 \counter_3_i_0_a2[4]  (
	.A(OR2_0_Y),
	.B(counter_Z[4]),
	.Y(N_62)
);
defparam \counter_3_i_0_a2[4] .INIT=4'h1;
// @89:2101
  CFG2 \op_gt.mko_out2lto25_i_a2_0_a2_1  (
	.A(counter_Z[11]),
	.B(counter_Z[16]),
	.Y(mko_out2lto25_i_a2_0_a2_1)
);
defparam \op_gt.mko_out2lto25_i_a2_0_a2_1 .INIT=4'h1;
// @89:2101
  CFG4 \op_gt.mko_out2lto25_i_a2_0_a2_18  (
	.A(counter_Z[23]),
	.B(counter_Z[22]),
	.C(counter_Z[21]),
	.D(counter_Z[20]),
	.Y(mko_out2lto25_i_a2_0_a2_18)
);
defparam \op_gt.mko_out2lto25_i_a2_0_a2_18 .INIT=16'h0001;
// @89:2101
  CFG4 \op_gt.mko_out2lto25_i_a2_0_a2_17  (
	.A(counter_Z[19]),
	.B(counter_Z[17]),
	.C(counter_Z[15]),
	.D(counter_Z[14]),
	.Y(mko_out2lto25_i_a2_0_a2_17)
);
defparam \op_gt.mko_out2lto25_i_a2_0_a2_17 .INIT=16'h0001;
// @89:2101
  CFG4 \op_gt.mko_out2lto25_i_a2_0_a2_16  (
	.A(counter_Z[13]),
	.B(counter_Z[12]),
	.C(counter_Z[10]),
	.D(counter_Z[9]),
	.Y(mko_out2lto25_i_a2_0_a2_16)
);
defparam \op_gt.mko_out2lto25_i_a2_0_a2_16 .INIT=16'h0001;
// @89:2101
  CFG4 \op_gt.mko_out2lto25_i_a2_0_a2_15  (
	.A(counter_Z[7]),
	.B(counter_Z[6]),
	.C(counter_Z[5]),
	.D(counter_Z[3]),
	.Y(mko_out2lto25_i_a2_0_a2_15)
);
defparam \op_gt.mko_out2lto25_i_a2_0_a2_15 .INIT=16'h0001;
// @89:2101
  CFG4 \op_gt.mko_out2lto25_i_a2_0_a2_14  (
	.A(counter_Z[25]),
	.B(counter_Z[2]),
	.C(counter_Z[1]),
	.D(counter_Z[0]),
	.Y(mko_out2lto25_i_a2_0_a2_14)
);
defparam \op_gt.mko_out2lto25_i_a2_0_a2_14 .INIT=16'h0001;
// @89:2101
  CFG4 \op_gt.mko_out2lto25_i_a2_0_a2_13  (
	.A(counter_Z[8]),
	.B(mko_out2lto25_i_a2_0_a2_1),
	.C(counter_Z[24]),
	.D(counter_Z[18]),
	.Y(mko_out2lto25_i_a2_0_a2_13)
);
defparam \op_gt.mko_out2lto25_i_a2_0_a2_13 .INIT=16'h0004;
// @89:2101
  CFG4 \op_gt.mko_out2lto25_i_a2_0_a2_22  (
	.A(mko_out2lto25_i_a2_0_a2_16),
	.B(mko_out2lto25_i_a2_0_a2_15),
	.C(mko_out2lto25_i_a2_0_a2_14),
	.D(mko_out2lto25_i_a2_0_a2_13),
	.Y(mko_out2lto25_i_a2_0_a2_22)
);
defparam \op_gt.mko_out2lto25_i_a2_0_a2_22 .INIT=16'h8000;
// @109:46
  CFG4 \counter_3_i_0_a2_RNID0PB1[4]  (
	.A(mko_out2lto25_i_a2_0_a2_22),
	.B(N_62),
	.C(mko_out2lto25_i_a2_0_a2_18),
	.D(mko_out2lto25_i_a2_0_a2_17),
	.Y(N_3_i)
);
defparam \counter_3_i_0_a2_RNID0PB1[4] .INIT=16'h7FFF;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* work_mko_rtl_330000_1_Time_Period_Top_0 */

module COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_4 (
  wptr_gray_sync,
  wptr_bin_sync_0,
  wptr_gray,
  Clock_Reset_0_Main_CLOCK,
  dff_arst
)
;
output [9:0] wptr_gray_sync ;
output wptr_bin_sync_0 ;
input [10:0] wptr_gray ;
input Clock_Reset_0_Main_CLOCK ;
input dff_arst ;
wire wptr_bin_sync_0 ;
wire Clock_Reset_0_Main_CLOCK ;
wire dff_arst ;
wire [10:0] shift_reg_Z;
wire VCC ;
wire GND ;
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[10]  (
	.Q(shift_reg_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[9]  (
	.Q(shift_reg_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[8]  (
	.Q(shift_reg_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[7]  (
	.Q(shift_reg_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[6]  (
	.Q(shift_reg_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[5]  (
	.Q(shift_reg_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[4]  (
	.Q(shift_reg_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[3]  (
	.Q(shift_reg_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[2]  (
	.Q(shift_reg_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[1]  (
	.Q(shift_reg_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[0]  (
	.Q(shift_reg_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][10]  (
	.Q(wptr_bin_sync_0),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][9]  (
	.Q(wptr_gray_sync[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][8]  (
	.Q(wptr_gray_sync[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][7]  (
	.Q(wptr_gray_sync[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][6]  (
	.Q(wptr_gray_sync[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][5]  (
	.Q(wptr_gray_sync[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][4]  (
	.Q(wptr_gray_sync[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][3]  (
	.Q(wptr_gray_sync[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][2]  (
	.Q(wptr_gray_sync[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][1]  (
	.Q(wptr_gray_sync[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][0]  (
	.Q(wptr_gray_sync[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_4 */

module COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_3 (
  wptr_bin_sync,
  wptr_gray_sync
)
;
inout [10:0] wptr_bin_sync /* synthesis syn_tristate = 1 */ ;
input [9:0] wptr_gray_sync ;
wire GND ;
wire VCC ;
// @70:74
  CFG4 \bin_out_11_0_a2[1]  (
	.A(wptr_gray_sync[3]),
	.B(wptr_bin_sync[4]),
	.C(wptr_gray_sync[2]),
	.D(wptr_gray_sync[1]),
	.Y(wptr_bin_sync[1])
);
defparam \bin_out_11_0_a2[1] .INIT=16'h6996;
// @70:74
  CFG3 \bin_out_10_0_a2[2]  (
	.A(wptr_gray_sync[2]),
	.B(wptr_gray_sync[3]),
	.C(wptr_bin_sync[4]),
	.Y(wptr_bin_sync[2])
);
defparam \bin_out_10_0_a2[2] .INIT=8'h96;
// @70:74
  CFG4 \bin_out_8_0_a2[4]  (
	.A(wptr_gray_sync[6]),
	.B(wptr_bin_sync[7]),
	.C(wptr_gray_sync[4]),
	.D(wptr_gray_sync[5]),
	.Y(wptr_bin_sync[4])
);
defparam \bin_out_8_0_a2[4] .INIT=16'h6996;
// @70:74
  CFG3 \bin_out_7_0_a2[5]  (
	.A(wptr_gray_sync[5]),
	.B(wptr_gray_sync[6]),
	.C(wptr_bin_sync[7]),
	.Y(wptr_bin_sync[5])
);
defparam \bin_out_7_0_a2[5] .INIT=8'h96;
// @70:74
  CFG4 \bin_out_5_0_a2[7]  (
	.A(wptr_gray_sync[9]),
	.B(wptr_bin_sync[10]),
	.C(wptr_gray_sync[7]),
	.D(wptr_gray_sync[8]),
	.Y(wptr_bin_sync[7])
);
defparam \bin_out_5_0_a2[7] .INIT=16'h6996;
// @70:74
  CFG3 \bin_out_4_i_o2[8]  (
	.A(wptr_gray_sync[8]),
	.B(wptr_gray_sync[9]),
	.C(wptr_bin_sync[10]),
	.Y(wptr_bin_sync[8])
);
defparam \bin_out_4_i_o2[8] .INIT=8'h96;
// @70:74
  CFG2 \bin_out_1_1_i_o2[0]  (
	.A(wptr_bin_sync[10]),
	.B(wptr_gray_sync[9]),
	.Y(wptr_bin_sync[9])
);
defparam \bin_out_1_1_i_o2[0] .INIT=4'h6;
// @70:74
  CFG2 \bin_out_6_0_a2[6]  (
	.A(wptr_bin_sync[7]),
	.B(wptr_gray_sync[6]),
	.Y(wptr_bin_sync[6])
);
defparam \bin_out_6_0_a2[6] .INIT=4'h6;
// @70:74
  CFG2 \bin_out_1_9_0_a2[0]  (
	.A(wptr_bin_sync[4]),
	.B(wptr_gray_sync[3]),
	.Y(wptr_bin_sync[3])
);
defparam \bin_out_1_9_0_a2[0] .INIT=4'h6;
// @70:74
  CFG3 \bin_out_1_0_a2[0]  (
	.A(wptr_gray_sync[1]),
	.B(wptr_bin_sync[2]),
	.C(wptr_gray_sync[0]),
	.Y(wptr_bin_sync[0])
);
defparam \bin_out_1_0_a2[0] .INIT=8'h96;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_3 */

module COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_4 (
  rptr_gray_sync_fwft,
  rptr_bin_sync_fwft_0,
  rptr_gray_fwft,
  Chain_0,
  Clock_Reset_0_UART_CLOCK
)
;
output [9:0] rptr_gray_sync_fwft ;
output rptr_bin_sync_fwft_0 ;
input [10:0] rptr_gray_fwft ;
input Chain_0 ;
input Clock_Reset_0_UART_CLOCK ;
wire rptr_bin_sync_fwft_0 ;
wire Chain_0 ;
wire Clock_Reset_0_UART_CLOCK ;
wire [10:0] shift_reg_Z;
wire VCC ;
wire GND ;
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[3]  (
	.Q(shift_reg_Z[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[2]  (
	.Q(shift_reg_Z[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[1]  (
	.Q(shift_reg_Z[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[0]  (
	.Q(shift_reg_Z[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][7]  (
	.Q(rptr_gray_sync_fwft[7]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][6]  (
	.Q(rptr_gray_sync_fwft[6]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][5]  (
	.Q(rptr_gray_sync_fwft[5]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][4]  (
	.Q(rptr_gray_sync_fwft[4]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][3]  (
	.Q(rptr_gray_sync_fwft[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][2]  (
	.Q(rptr_gray_sync_fwft[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][1]  (
	.Q(rptr_gray_sync_fwft[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][0]  (
	.Q(rptr_gray_sync_fwft[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[10]  (
	.Q(shift_reg_Z[10]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[9]  (
	.Q(shift_reg_Z[9]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[8]  (
	.Q(shift_reg_Z[8]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[7]  (
	.Q(shift_reg_Z[7]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[6]  (
	.Q(shift_reg_Z[6]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[5]  (
	.Q(shift_reg_Z[5]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[4]  (
	.Q(shift_reg_Z[4]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][10]  (
	.Q(rptr_bin_sync_fwft_0),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][9]  (
	.Q(rptr_gray_sync_fwft[9]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][8]  (
	.Q(rptr_gray_sync_fwft[8]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_4 */

module COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_4 (
  rptr_bin_sync_fwft,
  rptr_gray_sync_fwft
)
;
inout [10:0] rptr_bin_sync_fwft /* synthesis syn_tristate = 1 */ ;
input [9:0] rptr_gray_sync_fwft ;
wire GND ;
wire VCC ;
// @70:74
  CFG4 \bin_out_11_0_a2[1]  (
	.A(rptr_gray_sync_fwft[3]),
	.B(rptr_bin_sync_fwft[4]),
	.C(rptr_gray_sync_fwft[2]),
	.D(rptr_gray_sync_fwft[1]),
	.Y(rptr_bin_sync_fwft[1])
);
defparam \bin_out_11_0_a2[1] .INIT=16'h6996;
// @70:74
  CFG3 \bin_out_10_0_a2[2]  (
	.A(rptr_gray_sync_fwft[2]),
	.B(rptr_gray_sync_fwft[3]),
	.C(rptr_bin_sync_fwft[4]),
	.Y(rptr_bin_sync_fwft[2])
);
defparam \bin_out_10_0_a2[2] .INIT=8'h96;
// @70:74
  CFG4 \bin_out_8_0_a2[4]  (
	.A(rptr_gray_sync_fwft[6]),
	.B(rptr_bin_sync_fwft[7]),
	.C(rptr_gray_sync_fwft[4]),
	.D(rptr_gray_sync_fwft[5]),
	.Y(rptr_bin_sync_fwft[4])
);
defparam \bin_out_8_0_a2[4] .INIT=16'h6996;
// @70:74
  CFG3 \bin_out_7_0_a2[5]  (
	.A(rptr_gray_sync_fwft[5]),
	.B(rptr_gray_sync_fwft[6]),
	.C(rptr_bin_sync_fwft[7]),
	.Y(rptr_bin_sync_fwft[5])
);
defparam \bin_out_7_0_a2[5] .INIT=8'h96;
// @70:74
  CFG4 \bin_out_5_0_a2[7]  (
	.A(rptr_gray_sync_fwft[9]),
	.B(rptr_bin_sync_fwft[10]),
	.C(rptr_gray_sync_fwft[7]),
	.D(rptr_gray_sync_fwft[8]),
	.Y(rptr_bin_sync_fwft[7])
);
defparam \bin_out_5_0_a2[7] .INIT=16'h6996;
// @70:74
  CFG3 \bin_out_4_i_o2[8]  (
	.A(rptr_gray_sync_fwft[8]),
	.B(rptr_gray_sync_fwft[9]),
	.C(rptr_bin_sync_fwft[10]),
	.Y(rptr_bin_sync_fwft[8])
);
defparam \bin_out_4_i_o2[8] .INIT=8'h96;
// @70:74
  CFG2 \bin_out_1_1_i_o2[0]  (
	.A(rptr_bin_sync_fwft[10]),
	.B(rptr_gray_sync_fwft[9]),
	.Y(rptr_bin_sync_fwft[9])
);
defparam \bin_out_1_1_i_o2[0] .INIT=4'h6;
// @70:74
  CFG2 \bin_out_6_0_a2[6]  (
	.A(rptr_bin_sync_fwft[7]),
	.B(rptr_gray_sync_fwft[6]),
	.Y(rptr_bin_sync_fwft[6])
);
defparam \bin_out_6_0_a2[6] .INIT=4'h6;
// @70:74
  CFG2 \bin_out_1_9_0_a2[0]  (
	.A(rptr_bin_sync_fwft[4]),
	.B(rptr_gray_sync_fwft[3]),
	.Y(rptr_bin_sync_fwft[3])
);
defparam \bin_out_1_9_0_a2[0] .INIT=4'h6;
// @70:74
  CFG3 \bin_out_1_0_a2[0]  (
	.A(rptr_gray_sync_fwft[1]),
	.B(rptr_bin_sync_fwft[2]),
	.C(rptr_gray_sync_fwft[0]),
	.Y(rptr_bin_sync_fwft[0])
);
defparam \bin_out_1_0_a2[0] .INIT=8'h96;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_4 */

module COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_0 (
  UART_RX_Protocol_0_Fifo_Write_Data_0,
  state_reg_0,
  fifo_MEMRADDR,
  fifo_MEMWADDR,
  Chain_0,
  Controler_0_SRC_2_Fifo_Read_Enable,
  memwaddr_r_lcry_cy_Y_0,
  middle_valid,
  fifo_valid,
  full_r_RNIL74B_Y,
  EMPTY1,
  empty_r_RNIPRN01_Y,
  Clock_Reset_0_Main_CLOCK,
  dff_arst,
  Clock_Reset_0_UART_CLOCK,
  COREFIFO_C0_0_0_FULL
)
;
input UART_RX_Protocol_0_Fifo_Write_Data_0 ;
input state_reg_0 ;
output [9:0] fifo_MEMRADDR ;
output [9:0] fifo_MEMWADDR ;
input Chain_0 ;
input Controler_0_SRC_2_Fifo_Read_Enable ;
output memwaddr_r_lcry_cy_Y_0 ;
input middle_valid ;
input fifo_valid ;
output full_r_RNIL74B_Y ;
output EMPTY1 ;
output empty_r_RNIPRN01_Y ;
input Clock_Reset_0_Main_CLOCK ;
input dff_arst ;
input Clock_Reset_0_UART_CLOCK ;
output COREFIFO_C0_0_0_FULL ;
wire UART_RX_Protocol_0_Fifo_Write_Data_0 ;
wire state_reg_0 ;
wire Chain_0 ;
wire Controler_0_SRC_2_Fifo_Read_Enable ;
wire memwaddr_r_lcry_cy_Y_0 ;
wire middle_valid ;
wire fifo_valid ;
wire full_r_RNIL74B_Y ;
wire EMPTY1 ;
wire empty_r_RNIPRN01_Y ;
wire Clock_Reset_0_Main_CLOCK ;
wire dff_arst ;
wire Clock_Reset_0_UART_CLOCK ;
wire COREFIFO_C0_0_0_FULL ;
wire [10:0] rptr_s;
wire [9:0] memwaddr_r_s;
wire [9:0] memraddr_r_s;
wire [10:1] rptr;
wire [10:0] wptr_cmb;
wire [10:1] rptr_fwft_cmb;
wire [10:0] wptr_gray;
wire [9:0] wptr_gray_3_Z;
wire [10:0] rptr_bin_sync2_fwft_Z;
wire [10:0] rptr_bin_sync_fwft;
wire [10:0] rptr_gray_fwft;
wire [9:0] rptr_gray_fwft_3_Z;
wire [10:0] wptr_bin_sync2_Z;
wire [10:0] wptr_bin_sync;
wire [0:0] wptr_bin_sync2_RNII5LC1_Y;
wire [10:1] rdiff_bus_Z;
wire [1:1] rptr_RNIDHIO1_Y;
wire [2:2] rptr_RNIAVF42_Y;
wire [3:3] rptr_RNI9FDG2_Y;
wire [4:4] rptr_RNIA1BS2_Y;
wire [5:5] rptr_RNIDL883_Y;
wire [6:6] rptr_RNIIB6K3_Y;
wire [7:7] rptr_RNIP3404_Y;
wire [8:8] rptr_RNI2U1C4_Y;
wire [9:9] rptr_RNIDQVN4_Y;
wire [0:0] wptr_RNII81N_Y;
wire [1:1] wptr_RNIGAU21_Y;
wire [2:2] wptr_RNIFDRE1_Y;
wire [3:3] wptr_RNIFHOQ1_Y;
wire [4:4] wptr_RNIGML62_Y;
wire [5:5] wptr_RNIISII2_Y;
wire [6:6] wptr_RNIL3GU2_Y;
wire [7:7] wptr_RNIPBDA3_Y;
wire [8:8] wptr_RNIUKAM3_Y;
wire [10:10] wptr_RNIIJ5B4_FCO;
wire [10:10] wptr_RNIIJ5B4_Y;
wire [9:9] wptr_RNI4V724_Y;
wire [0:0] rptr_fwft_RNIF6BH_Y;
wire [1:1] rptr_fwft_RNIUE5I_Y;
wire [2:2] rptr_fwft_RNIEOVI_Y;
wire [3:3] rptr_fwft_RNIV2QJ_Y;
wire [4:4] rptr_fwft_RNIHEKK_Y;
wire [5:5] rptr_fwft_RNI4REL_Y;
wire [6:6] rptr_fwft_RNIO89M_Y;
wire [7:7] rptr_fwft_RNIDN3N_Y;
wire [8:8] rptr_fwft_RNI37UN_Y;
wire [10:10] rptr_fwft_RNIP3Q31_FCO;
wire [10:10] rptr_fwft_RNIP3Q31_Y;
wire [9:9] rptr_fwft_RNIQNOO_Y;
wire [8:8] memraddr_r_RNIF6MT3_S;
wire [8:8] memraddr_r_RNIF6MT3_Y;
wire [8:0] memraddr_r_cry;
wire [0:0] memraddr_r_RNIBFU78_Y;
wire [1:1] memraddr_r_RNI8P6IC_Y;
wire [2:2] memraddr_r_RNI64FSG_Y;
wire [3:3] memraddr_r_RNI5GN6L_Y;
wire [4:4] memraddr_r_RNI5TVGP_Y;
wire [5:5] memraddr_r_RNI6B8RT_Y;
wire [6:6] memraddr_r_RNI8QG521_Y;
wire [7:7] memraddr_r_RNIBAPF61_Y;
wire [9:9] memraddr_r_RNO_FCO_1;
wire [9:9] memraddr_r_RNO_Y_1;
wire [8:8] memraddr_r_RNIFR1QA1_Y;
wire [0:0] memwaddr_r_RNIJSG12_S;
wire [0:0] memwaddr_r_RNIJSG12_Y;
wire [8:0] memwaddr_r_cry;
wire [0:0] memwaddr_r_RNIO8994_Y;
wire [1:1] memwaddr_r_RNIUL1H6_Y;
wire [2:2] memwaddr_r_RNI54QO8_Y;
wire [3:3] memwaddr_r_RNIDJI0B_Y;
wire [4:4] memwaddr_r_RNIM3B8D_Y;
wire [5:5] memwaddr_r_RNI0L3GF_Y;
wire [6:6] memwaddr_r_RNIB7SNH_Y;
wire [7:7] memwaddr_r_RNINQKVJ_Y;
wire [9:9] memwaddr_r_RNO_FCO_1;
wire [9:9] memwaddr_r_RNO_Y_1;
wire [8:8] memwaddr_r_RNI4FD7M_Y;
wire [10:1] rdiff_bus_fwft_Z;
wire [9:1] rptr_cry;
wire [9:1] rptr_cry_Y_0;
wire [10:10] rptr_s_FCO_0;
wire [10:10] rptr_s_Y_0;
wire [9:0] wptr_gray_sync;
wire [9:0] rptr_gray_sync_fwft;
wire rdiff_bus ;
wire COREFIFO_C0_0_0_FULL_i ;
wire VCC ;
wire GND ;
wire empty_r_4 ;
wire empty_r_fwft ;
wire emptyi_fwft ;
wire full_r_3 ;
wire wptr_cmb_axb_5 ;
wire wptr_cmb_axb_4 ;
wire wptr_cmb_axb_3 ;
wire wptr_cmb_axb_2 ;
wire wptr_cmb_axb_1 ;
wire wptr_cmb_axb_0 ;
wire rptr_fwft_cmb_axb_9 ;
wire empty_r_fwft_RNI1VGG_Y ;
wire rptr_fwft_cmb_axb_8 ;
wire rptr_fwft_cmb_axb_7 ;
wire rptr_fwft_cmb_axb_6 ;
wire rptr_fwft_cmb_axb_5 ;
wire rptr_fwft_cmb_axb_4 ;
wire rptr_fwft_cmb_axb_3 ;
wire rptr_fwft_cmb_axb_2 ;
wire rptr_fwft_cmb_axb_1 ;
wire rptr_fwft_cmb_axb_0 ;
wire rdiff_bus_fwft ;
wire wptr_cmb_axb_10 ;
wire wptr_cmb_axb_9 ;
wire wptr_cmb_axb_8 ;
wire wptr_cmb_axb_7 ;
wire wptr_cmb_axb_6 ;
wire rptr_fwft_cmb_axb_10 ;
wire rdiff_bus_cry_0_cy ;
wire empty_r_RNIPRN01_S ;
wire rdiff_bus_cry_0 ;
wire emptyilt10 ;
wire rdiff_bus_cry_1 ;
wire rdiff_bus_cry_2 ;
wire rdiff_bus_cry_3 ;
wire rdiff_bus_cry_4 ;
wire rdiff_bus_cry_5 ;
wire rdiff_bus_cry_6 ;
wire rdiff_bus_cry_7 ;
wire rdiff_bus_cry_8 ;
wire empty_r10_0_a2_0_RNO_FCO_0 ;
wire empty_r10_0_a2_0_RNO_Y_0 ;
wire rdiff_bus_cry_9 ;
wire wptr_cmb_cry_0_cy ;
wire full_r_RNIL74B_S ;
wire wptr_cmb_cry_0 ;
wire wptr_cmb_cry_1 ;
wire wptr_cmb_cry_2 ;
wire wptr_cmb_cry_3 ;
wire wptr_cmb_cry_4 ;
wire wptr_cmb_cry_5 ;
wire wptr_cmb_cry_6 ;
wire wptr_cmb_cry_7 ;
wire wptr_cmb_cry_8 ;
wire wptr_cmb_cry_9 ;
wire rptr_fwft_cmb_cry_0_cy ;
wire empty_r_fwft_RNI1VGG_S ;
wire rptr_fwft_cmb_cry_0 ;
wire rptr_fwft_cmb_cry_1 ;
wire rptr_fwft_cmb_cry_2 ;
wire rptr_fwft_cmb_cry_3 ;
wire rptr_fwft_cmb_cry_4 ;
wire rptr_fwft_cmb_cry_5 ;
wire rptr_fwft_cmb_cry_6 ;
wire rptr_fwft_cmb_cry_7 ;
wire rptr_fwft_cmb_cry_8 ;
wire rptr_fwft_cmb_cry_9 ;
wire memraddr_r_cry_cy ;
wire memraddr_r_0_sqmuxa_0_51_a2_i_5 ;
wire memraddr_r_0_sqmuxa_0_51_a2_i_6 ;
wire memwaddr_r_lcry_cy ;
wire memwaddr_r_lcry_cy_S_0 ;
wire memwaddr_r ;
wire N_104_4 ;
wire N_104_5 ;
wire N_104_6 ;
wire rdiff_bus_fwft_cry_0_Z ;
wire rdiff_bus_fwft_cry_0_S_1 ;
wire rdiff_bus_fwft_cry_0_Y_1 ;
wire rdiff_bus_fwft_cry_1_Z ;
wire rdiff_bus_fwft_cry_1_Y_1 ;
wire rdiff_bus_fwft_cry_2_Z ;
wire rdiff_bus_fwft_cry_2_Y_1 ;
wire rdiff_bus_fwft_cry_3_Z ;
wire rdiff_bus_fwft_cry_3_Y_1 ;
wire rdiff_bus_fwft_cry_4_Z ;
wire rdiff_bus_fwft_cry_4_Y_1 ;
wire rdiff_bus_fwft_cry_5_Z ;
wire rdiff_bus_fwft_cry_5_Y_1 ;
wire rdiff_bus_fwft_cry_6_Z ;
wire rdiff_bus_fwft_cry_6_Y_1 ;
wire rdiff_bus_fwft_cry_7_Z ;
wire rdiff_bus_fwft_cry_7_Y_1 ;
wire rdiff_bus_fwft_cry_8_Z ;
wire rdiff_bus_fwft_cry_8_Y_1 ;
wire rdiff_bus_fwft_s_10_FCO_1 ;
wire rdiff_bus_fwft_s_10_Y_1 ;
wire rdiff_bus_fwft_cry_9_Z ;
wire rdiff_bus_fwft_cry_9_Y_1 ;
wire wdiff_bus_fwft_cry_0_Z ;
wire wdiff_bus_fwft_cry_0_S_1 ;
wire wdiff_bus_fwft_cry_0_Y_1 ;
wire wdiff_bus_fwft_cry_1_Z ;
wire wdiff_bus_fwft_cry_1_S_1 ;
wire wdiff_bus_fwft_cry_1_Y_1 ;
wire wdiff_bus_fwft_cry_2_Z ;
wire wdiff_bus_fwft_cry_2_S_1 ;
wire wdiff_bus_fwft_cry_2_Y_1 ;
wire wdiff_bus_fwft_cry_3_Z ;
wire wdiff_bus_fwft_cry_3_S_1 ;
wire wdiff_bus_fwft_cry_3_Y_1 ;
wire wdiff_bus_fwft_cry_4_Z ;
wire wdiff_bus_fwft_cry_4_S_1 ;
wire wdiff_bus_fwft_cry_4_Y_1 ;
wire wdiff_bus_fwft_cry_5_Z ;
wire wdiff_bus_fwft_cry_5_S_1 ;
wire wdiff_bus_fwft_cry_5_Y_1 ;
wire wdiff_bus_fwft_cry_6_Z ;
wire wdiff_bus_fwft_cry_6_S_1 ;
wire wdiff_bus_fwft_cry_6_Y_1 ;
wire wdiff_bus_fwft_cry_7_Z ;
wire wdiff_bus_fwft_cry_7_S_1 ;
wire wdiff_bus_fwft_cry_7_Y_1 ;
wire wdiff_bus_fwft_cry_8_Z ;
wire wdiff_bus_fwft_cry_8_S_1 ;
wire wdiff_bus_fwft_cry_8_Y_1 ;
wire wdiff_bus_fwft_s_10_FCO_1 ;
wire wdiff_bus_fwft_s_10_Y_1 ;
wire wdiff_bus_fwft_cry_9_Z ;
wire wdiff_bus_fwft_cry_9_S_1 ;
wire wdiff_bus_fwft_cry_9_Y_1 ;
wire rptr_s_314_FCO ;
wire rptr_s_314_S ;
wire rptr_s_314_Y ;
wire emptyi_fwftlto10_4_Z ;
wire emptyi_fwftlto10_6_Z ;
wire empty_r10_0_a2_0_6 ;
wire empty_r10_0_a2_0_5 ;
wire emptyi_fwftlto10_8_Z ;
wire N_211 ;
wire empty_r_1_sqmuxa ;
wire empty_r9 ;
wire N_3 ;
wire N_2 ;
  CFG1 \genblk10.rptr_RNO[0]  (
	.A(rdiff_bus),
	.Y(rptr_s[0])
);
defparam \genblk10.rptr_RNO[0] .INIT=2'h1;
  CFG1 \genblk10.full_r_RNICUH9  (
	.A(COREFIFO_C0_0_0_FULL),
	.Y(COREFIFO_C0_0_0_FULL_i)
);
defparam \genblk10.full_r_RNICUH9 .INIT=2'h1;
// @71:823
  SLE \genblk10.memwaddr_r[9]  (
	.Q(fifo_MEMWADDR[9]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memwaddr_r_s[9]),
	.EN(COREFIFO_C0_0_0_FULL_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[8]  (
	.Q(fifo_MEMWADDR[8]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memwaddr_r_s[8]),
	.EN(COREFIFO_C0_0_0_FULL_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[7]  (
	.Q(fifo_MEMWADDR[7]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memwaddr_r_s[7]),
	.EN(COREFIFO_C0_0_0_FULL_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[6]  (
	.Q(fifo_MEMWADDR[6]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memwaddr_r_s[6]),
	.EN(COREFIFO_C0_0_0_FULL_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[5]  (
	.Q(fifo_MEMWADDR[5]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memwaddr_r_s[5]),
	.EN(COREFIFO_C0_0_0_FULL_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[4]  (
	.Q(fifo_MEMWADDR[4]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memwaddr_r_s[4]),
	.EN(COREFIFO_C0_0_0_FULL_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[3]  (
	.Q(fifo_MEMWADDR[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memwaddr_r_s[3]),
	.EN(COREFIFO_C0_0_0_FULL_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[2]  (
	.Q(fifo_MEMWADDR[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memwaddr_r_s[2]),
	.EN(COREFIFO_C0_0_0_FULL_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[1]  (
	.Q(fifo_MEMWADDR[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memwaddr_r_s[1]),
	.EN(COREFIFO_C0_0_0_FULL_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[0]  (
	.Q(fifo_MEMWADDR[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memwaddr_r_s[0]),
	.EN(COREFIFO_C0_0_0_FULL_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[9]  (
	.Q(fifo_MEMRADDR[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memraddr_r_s[9]),
	.EN(empty_r_RNIPRN01_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[8]  (
	.Q(fifo_MEMRADDR[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memraddr_r_s[8]),
	.EN(empty_r_RNIPRN01_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[7]  (
	.Q(fifo_MEMRADDR[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memraddr_r_s[7]),
	.EN(empty_r_RNIPRN01_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[6]  (
	.Q(fifo_MEMRADDR[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memraddr_r_s[6]),
	.EN(empty_r_RNIPRN01_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[5]  (
	.Q(fifo_MEMRADDR[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memraddr_r_s[5]),
	.EN(empty_r_RNIPRN01_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[4]  (
	.Q(fifo_MEMRADDR[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memraddr_r_s[4]),
	.EN(empty_r_RNIPRN01_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[3]  (
	.Q(fifo_MEMRADDR[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memraddr_r_s[3]),
	.EN(empty_r_RNIPRN01_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[2]  (
	.Q(fifo_MEMRADDR[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memraddr_r_s[2]),
	.EN(empty_r_RNIPRN01_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[1]  (
	.Q(fifo_MEMRADDR[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memraddr_r_s[1]),
	.EN(empty_r_RNIPRN01_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[0]  (
	.Q(fifo_MEMRADDR[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memraddr_r_s[0]),
	.EN(empty_r_RNIPRN01_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[10]  (
	.Q(rptr[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_s[10]),
	.EN(empty_r_RNIPRN01_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[9]  (
	.Q(rptr[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_s[9]),
	.EN(empty_r_RNIPRN01_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[8]  (
	.Q(rptr[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_s[8]),
	.EN(empty_r_RNIPRN01_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[7]  (
	.Q(rptr[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_s[7]),
	.EN(empty_r_RNIPRN01_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[6]  (
	.Q(rptr[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_s[6]),
	.EN(empty_r_RNIPRN01_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[5]  (
	.Q(rptr[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_s[5]),
	.EN(empty_r_RNIPRN01_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[4]  (
	.Q(rptr[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_s[4]),
	.EN(empty_r_RNIPRN01_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[3]  (
	.Q(rptr[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_s[3]),
	.EN(empty_r_RNIPRN01_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[2]  (
	.Q(rptr[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_s[2]),
	.EN(empty_r_RNIPRN01_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[1]  (
	.Q(rptr[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_s[1]),
	.EN(empty_r_RNIPRN01_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[0]  (
	.Q(rdiff_bus),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_s[0]),
	.EN(empty_r_RNIPRN01_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:717
  SLE \genblk10.empty_r  (
	.Q(EMPTY1),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(empty_r_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:717
  SLE \genblk10.empty_r_fwft  (
	.Q(empty_r_fwft),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(emptyi_fwft),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:784
  SLE \genblk10.full_r  (
	.Q(COREFIFO_C0_0_0_FULL),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(full_r_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[5]  (
	.Q(wptr_cmb_axb_5),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_cmb[5]),
	.EN(full_r_RNIL74B_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[4]  (
	.Q(wptr_cmb_axb_4),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_cmb[4]),
	.EN(full_r_RNIL74B_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[3]  (
	.Q(wptr_cmb_axb_3),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_cmb[3]),
	.EN(full_r_RNIL74B_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[2]  (
	.Q(wptr_cmb_axb_2),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_cmb[2]),
	.EN(full_r_RNIL74B_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[1]  (
	.Q(wptr_cmb_axb_1),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_cmb[1]),
	.EN(full_r_RNIL74B_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[0]  (
	.Q(wptr_cmb_axb_0),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_cmb[0]),
	.EN(full_r_RNIL74B_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[9]  (
	.Q(rptr_fwft_cmb_axb_9),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_fwft_cmb[9]),
	.EN(empty_r_fwft_RNI1VGG_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[8]  (
	.Q(rptr_fwft_cmb_axb_8),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_fwft_cmb[8]),
	.EN(empty_r_fwft_RNI1VGG_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[7]  (
	.Q(rptr_fwft_cmb_axb_7),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_fwft_cmb[7]),
	.EN(empty_r_fwft_RNI1VGG_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[6]  (
	.Q(rptr_fwft_cmb_axb_6),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_fwft_cmb[6]),
	.EN(empty_r_fwft_RNI1VGG_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[5]  (
	.Q(rptr_fwft_cmb_axb_5),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_fwft_cmb[5]),
	.EN(empty_r_fwft_RNI1VGG_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[4]  (
	.Q(rptr_fwft_cmb_axb_4),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_fwft_cmb[4]),
	.EN(empty_r_fwft_RNI1VGG_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[3]  (
	.Q(rptr_fwft_cmb_axb_3),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_fwft_cmb[3]),
	.EN(empty_r_fwft_RNI1VGG_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[2]  (
	.Q(rptr_fwft_cmb_axb_2),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_fwft_cmb[2]),
	.EN(empty_r_fwft_RNI1VGG_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[1]  (
	.Q(rptr_fwft_cmb_axb_1),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_fwft_cmb[1]),
	.EN(empty_r_fwft_RNI1VGG_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[0]  (
	.Q(rptr_fwft_cmb_axb_0),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rdiff_bus_fwft),
	.EN(empty_r_fwft_RNI1VGG_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[10]  (
	.Q(wptr_cmb_axb_10),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_cmb[10]),
	.EN(full_r_RNIL74B_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[9]  (
	.Q(wptr_cmb_axb_9),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_cmb[9]),
	.EN(full_r_RNIL74B_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[8]  (
	.Q(wptr_cmb_axb_8),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_cmb[8]),
	.EN(full_r_RNIL74B_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[7]  (
	.Q(wptr_cmb_axb_7),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_cmb[7]),
	.EN(full_r_RNIL74B_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[6]  (
	.Q(wptr_cmb_axb_6),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_cmb[6]),
	.EN(full_r_RNIL74B_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[2]  (
	.Q(wptr_gray[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[1]  (
	.Q(wptr_gray[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray_3_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[0]  (
	.Q(wptr_gray[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray_3_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[10]  (
	.Q(rptr_bin_sync2_fwft_Z[10]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_bin_sync_fwft[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[9]  (
	.Q(rptr_bin_sync2_fwft_Z[9]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_bin_sync_fwft[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[8]  (
	.Q(rptr_bin_sync2_fwft_Z[8]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_bin_sync_fwft[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[7]  (
	.Q(rptr_bin_sync2_fwft_Z[7]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_bin_sync_fwft[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[6]  (
	.Q(rptr_bin_sync2_fwft_Z[6]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_bin_sync_fwft[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[5]  (
	.Q(rptr_bin_sync2_fwft_Z[5]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_bin_sync_fwft[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[4]  (
	.Q(rptr_bin_sync2_fwft_Z[4]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_bin_sync_fwft[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[3]  (
	.Q(rptr_bin_sync2_fwft_Z[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_bin_sync_fwft[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[2]  (
	.Q(rptr_bin_sync2_fwft_Z[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_bin_sync_fwft[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[1]  (
	.Q(rptr_bin_sync2_fwft_Z[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_bin_sync_fwft[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[0]  (
	.Q(rptr_bin_sync2_fwft_Z[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_bin_sync_fwft[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[10]  (
	.Q(rptr_fwft_cmb_axb_10),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_fwft_cmb[10]),
	.EN(empty_r_fwft_RNI1VGG_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[6]  (
	.Q(rptr_gray_fwft[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[5]  (
	.Q(rptr_gray_fwft[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[4]  (
	.Q(rptr_gray_fwft[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[3]  (
	.Q(rptr_gray_fwft[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft_3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[2]  (
	.Q(rptr_gray_fwft[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[1]  (
	.Q(rptr_gray_fwft[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft_3_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[0]  (
	.Q(rptr_gray_fwft[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft_3_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[10]  (
	.Q(wptr_gray[10]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_cmb_axb_10),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[9]  (
	.Q(wptr_gray[9]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray_3_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[8]  (
	.Q(wptr_gray[8]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[7]  (
	.Q(wptr_gray[7]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[6]  (
	.Q(wptr_gray[6]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[5]  (
	.Q(wptr_gray[5]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[4]  (
	.Q(wptr_gray[4]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[3]  (
	.Q(wptr_gray[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray_3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[10]  (
	.Q(rptr_gray_fwft[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_fwft_cmb_axb_10),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[9]  (
	.Q(rptr_gray_fwft[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft_3_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[8]  (
	.Q(rptr_gray_fwft[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[7]  (
	.Q(rptr_gray_fwft[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[10]  (
	.Q(wptr_bin_sync2_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_bin_sync[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[9]  (
	.Q(wptr_bin_sync2_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_bin_sync[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[8]  (
	.Q(wptr_bin_sync2_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_bin_sync[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[7]  (
	.Q(wptr_bin_sync2_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_bin_sync[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[6]  (
	.Q(wptr_bin_sync2_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_bin_sync[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[5]  (
	.Q(wptr_bin_sync2_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_bin_sync[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[4]  (
	.Q(wptr_bin_sync2_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_bin_sync[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[3]  (
	.Q(wptr_bin_sync2_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_bin_sync[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[2]  (
	.Q(wptr_bin_sync2_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_bin_sync[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[1]  (
	.Q(wptr_bin_sync2_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_bin_sync[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[0]  (
	.Q(wptr_bin_sync2_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_bin_sync[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1046
  ARI1 \genblk10.empty_r_RNIPRN01  (
	.FCO(rdiff_bus_cry_0_cy),
	.S(empty_r_RNIPRN01_S),
	.Y(empty_r_RNIPRN01_Y),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk10.empty_r_RNIPRN01 .INIT=20'h41500;
// @75:1046
  ARI1 \wptr_bin_sync2_RNII5LC1[0]  (
	.FCO(rdiff_bus_cry_0),
	.S(emptyilt10),
	.Y(wptr_bin_sync2_RNII5LC1_Y[0]),
	.B(wptr_bin_sync2_Z[0]),
	.C(GND),
	.D(GND),
	.A(rdiff_bus),
	.FCI(rdiff_bus_cry_0_cy)
);
defparam \wptr_bin_sync2_RNII5LC1[0] .INIT=20'h5AA55;
// @75:1046
  ARI1 \genblk10.rptr_RNIDHIO1[1]  (
	.FCO(rdiff_bus_cry_1),
	.S(rdiff_bus_Z[1]),
	.Y(rptr_RNIDHIO1_Y[1]),
	.B(wptr_bin_sync2_Z[1]),
	.C(GND),
	.D(GND),
	.A(rptr[1]),
	.FCI(rdiff_bus_cry_0)
);
defparam \genblk10.rptr_RNIDHIO1[1] .INIT=20'h5AA55;
// @75:1046
  ARI1 \genblk10.rptr_RNIAVF42[2]  (
	.FCO(rdiff_bus_cry_2),
	.S(rdiff_bus_Z[2]),
	.Y(rptr_RNIAVF42_Y[2]),
	.B(wptr_bin_sync2_Z[2]),
	.C(GND),
	.D(GND),
	.A(rptr[2]),
	.FCI(rdiff_bus_cry_1)
);
defparam \genblk10.rptr_RNIAVF42[2] .INIT=20'h5AA55;
// @75:1046
  ARI1 \genblk10.rptr_RNI9FDG2[3]  (
	.FCO(rdiff_bus_cry_3),
	.S(rdiff_bus_Z[3]),
	.Y(rptr_RNI9FDG2_Y[3]),
	.B(wptr_bin_sync2_Z[3]),
	.C(GND),
	.D(GND),
	.A(rptr[3]),
	.FCI(rdiff_bus_cry_2)
);
defparam \genblk10.rptr_RNI9FDG2[3] .INIT=20'h5AA55;
// @75:1046
  ARI1 \genblk10.rptr_RNIA1BS2[4]  (
	.FCO(rdiff_bus_cry_4),
	.S(rdiff_bus_Z[4]),
	.Y(rptr_RNIA1BS2_Y[4]),
	.B(wptr_bin_sync2_Z[4]),
	.C(GND),
	.D(GND),
	.A(rptr[4]),
	.FCI(rdiff_bus_cry_3)
);
defparam \genblk10.rptr_RNIA1BS2[4] .INIT=20'h5AA55;
// @75:1046
  ARI1 \genblk10.rptr_RNIDL883[5]  (
	.FCO(rdiff_bus_cry_5),
	.S(rdiff_bus_Z[5]),
	.Y(rptr_RNIDL883_Y[5]),
	.B(wptr_bin_sync2_Z[5]),
	.C(GND),
	.D(GND),
	.A(rptr[5]),
	.FCI(rdiff_bus_cry_4)
);
defparam \genblk10.rptr_RNIDL883[5] .INIT=20'h5AA55;
// @75:1046
  ARI1 \genblk10.rptr_RNIIB6K3[6]  (
	.FCO(rdiff_bus_cry_6),
	.S(rdiff_bus_Z[6]),
	.Y(rptr_RNIIB6K3_Y[6]),
	.B(wptr_bin_sync2_Z[6]),
	.C(GND),
	.D(GND),
	.A(rptr[6]),
	.FCI(rdiff_bus_cry_5)
);
defparam \genblk10.rptr_RNIIB6K3[6] .INIT=20'h5AA55;
// @75:1046
  ARI1 \genblk10.rptr_RNIP3404[7]  (
	.FCO(rdiff_bus_cry_7),
	.S(rdiff_bus_Z[7]),
	.Y(rptr_RNIP3404_Y[7]),
	.B(wptr_bin_sync2_Z[7]),
	.C(GND),
	.D(GND),
	.A(rptr[7]),
	.FCI(rdiff_bus_cry_6)
);
defparam \genblk10.rptr_RNIP3404[7] .INIT=20'h5AA55;
// @75:1046
  ARI1 \genblk10.rptr_RNI2U1C4[8]  (
	.FCO(rdiff_bus_cry_8),
	.S(rdiff_bus_Z[8]),
	.Y(rptr_RNI2U1C4_Y[8]),
	.B(wptr_bin_sync2_Z[8]),
	.C(GND),
	.D(GND),
	.A(rptr[8]),
	.FCI(rdiff_bus_cry_7)
);
defparam \genblk10.rptr_RNI2U1C4[8] .INIT=20'h5AA55;
// @75:1046
  ARI1 \genblk10.empty_r10_0_a2_0_RNO  (
	.FCO(empty_r10_0_a2_0_RNO_FCO_0),
	.S(rdiff_bus_Z[10]),
	.Y(empty_r10_0_a2_0_RNO_Y_0),
	.B(rptr[10]),
	.C(wptr_bin_sync2_Z[10]),
	.D(GND),
	.A(VCC),
	.FCI(rdiff_bus_cry_9)
);
defparam \genblk10.empty_r10_0_a2_0_RNO .INIT=20'h49900;
// @75:1046
  ARI1 \genblk10.rptr_RNIDQVN4[9]  (
	.FCO(rdiff_bus_cry_9),
	.S(rdiff_bus_Z[9]),
	.Y(rptr_RNIDQVN4_Y[9]),
	.B(wptr_bin_sync2_Z[9]),
	.C(GND),
	.D(GND),
	.A(rptr[9]),
	.FCI(rdiff_bus_cry_8)
);
defparam \genblk10.rptr_RNIDQVN4[9] .INIT=20'h5AA55;
// @71:281
  ARI1 \genblk10.full_r_RNIL74B  (
	.FCO(wptr_cmb_cry_0_cy),
	.S(full_r_RNIL74B_S),
	.Y(full_r_RNIL74B_Y),
	.B(COREFIFO_C0_0_0_FULL),
	.C(memwaddr_r_lcry_cy_Y_0),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk10.full_r_RNIL74B .INIT=20'h44400;
// @71:281
  ARI1 \genblk10.wptr_RNII81N[0]  (
	.FCO(wptr_cmb_cry_0),
	.S(wptr_cmb[0]),
	.Y(wptr_RNII81N_Y[0]),
	.B(wptr_cmb_axb_0),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_0_cy)
);
defparam \genblk10.wptr_RNII81N[0] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNIGAU21[1]  (
	.FCO(wptr_cmb_cry_1),
	.S(wptr_cmb[1]),
	.Y(wptr_RNIGAU21_Y[1]),
	.B(wptr_cmb_axb_1),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_0)
);
defparam \genblk10.wptr_RNIGAU21[1] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNIFDRE1[2]  (
	.FCO(wptr_cmb_cry_2),
	.S(wptr_cmb[2]),
	.Y(wptr_RNIFDRE1_Y[2]),
	.B(wptr_cmb_axb_2),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_1)
);
defparam \genblk10.wptr_RNIFDRE1[2] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNIFHOQ1[3]  (
	.FCO(wptr_cmb_cry_3),
	.S(wptr_cmb[3]),
	.Y(wptr_RNIFHOQ1_Y[3]),
	.B(wptr_cmb_axb_3),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_2)
);
defparam \genblk10.wptr_RNIFHOQ1[3] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNIGML62[4]  (
	.FCO(wptr_cmb_cry_4),
	.S(wptr_cmb[4]),
	.Y(wptr_RNIGML62_Y[4]),
	.B(wptr_cmb_axb_4),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_3)
);
defparam \genblk10.wptr_RNIGML62[4] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNIISII2[5]  (
	.FCO(wptr_cmb_cry_5),
	.S(wptr_cmb[5]),
	.Y(wptr_RNIISII2_Y[5]),
	.B(wptr_cmb_axb_5),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_4)
);
defparam \genblk10.wptr_RNIISII2[5] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNIL3GU2[6]  (
	.FCO(wptr_cmb_cry_6),
	.S(wptr_cmb[6]),
	.Y(wptr_RNIL3GU2_Y[6]),
	.B(wptr_cmb_axb_6),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_5)
);
defparam \genblk10.wptr_RNIL3GU2[6] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNIPBDA3[7]  (
	.FCO(wptr_cmb_cry_7),
	.S(wptr_cmb[7]),
	.Y(wptr_RNIPBDA3_Y[7]),
	.B(wptr_cmb_axb_7),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_6)
);
defparam \genblk10.wptr_RNIPBDA3[7] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNIUKAM3[8]  (
	.FCO(wptr_cmb_cry_8),
	.S(wptr_cmb[8]),
	.Y(wptr_RNIUKAM3_Y[8]),
	.B(wptr_cmb_axb_8),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_7)
);
defparam \genblk10.wptr_RNIUKAM3[8] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNIIJ5B4[10]  (
	.FCO(wptr_RNIIJ5B4_FCO[10]),
	.S(wptr_cmb[10]),
	.Y(wptr_RNIIJ5B4_Y[10]),
	.B(wptr_cmb_axb_10),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_9)
);
defparam \genblk10.wptr_RNIIJ5B4[10] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNI4V724[9]  (
	.FCO(wptr_cmb_cry_9),
	.S(wptr_cmb[9]),
	.Y(wptr_RNI4V724_Y[9]),
	.B(wptr_cmb_axb_9),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_8)
);
defparam \genblk10.wptr_RNI4V724[9] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.empty_r_fwft_RNI1VGG  (
	.FCO(rptr_fwft_cmb_cry_0_cy),
	.S(empty_r_fwft_RNI1VGG_S),
	.Y(empty_r_fwft_RNI1VGG_Y),
	.B(Controler_0_SRC_2_Fifo_Read_Enable),
	.C(empty_r_fwft),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk10.empty_r_fwft_RNI1VGG .INIT=20'h42200;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNIF6BH[0]  (
	.FCO(rptr_fwft_cmb_cry_0),
	.S(rdiff_bus_fwft),
	.Y(rptr_fwft_RNIF6BH_Y[0]),
	.B(rptr_fwft_cmb_axb_0),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_0_cy)
);
defparam \genblk10.rptr_fwft_RNIF6BH[0] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNIUE5I[1]  (
	.FCO(rptr_fwft_cmb_cry_1),
	.S(rptr_fwft_cmb[1]),
	.Y(rptr_fwft_RNIUE5I_Y[1]),
	.B(rptr_fwft_cmb_axb_1),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_0)
);
defparam \genblk10.rptr_fwft_RNIUE5I[1] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNIEOVI[2]  (
	.FCO(rptr_fwft_cmb_cry_2),
	.S(rptr_fwft_cmb[2]),
	.Y(rptr_fwft_RNIEOVI_Y[2]),
	.B(rptr_fwft_cmb_axb_2),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_1)
);
defparam \genblk10.rptr_fwft_RNIEOVI[2] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNIV2QJ[3]  (
	.FCO(rptr_fwft_cmb_cry_3),
	.S(rptr_fwft_cmb[3]),
	.Y(rptr_fwft_RNIV2QJ_Y[3]),
	.B(rptr_fwft_cmb_axb_3),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_2)
);
defparam \genblk10.rptr_fwft_RNIV2QJ[3] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNIHEKK[4]  (
	.FCO(rptr_fwft_cmb_cry_4),
	.S(rptr_fwft_cmb[4]),
	.Y(rptr_fwft_RNIHEKK_Y[4]),
	.B(rptr_fwft_cmb_axb_4),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_3)
);
defparam \genblk10.rptr_fwft_RNIHEKK[4] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNI4REL[5]  (
	.FCO(rptr_fwft_cmb_cry_5),
	.S(rptr_fwft_cmb[5]),
	.Y(rptr_fwft_RNI4REL_Y[5]),
	.B(rptr_fwft_cmb_axb_5),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_4)
);
defparam \genblk10.rptr_fwft_RNI4REL[5] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNIO89M[6]  (
	.FCO(rptr_fwft_cmb_cry_6),
	.S(rptr_fwft_cmb[6]),
	.Y(rptr_fwft_RNIO89M_Y[6]),
	.B(rptr_fwft_cmb_axb_6),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_5)
);
defparam \genblk10.rptr_fwft_RNIO89M[6] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNIDN3N[7]  (
	.FCO(rptr_fwft_cmb_cry_7),
	.S(rptr_fwft_cmb[7]),
	.Y(rptr_fwft_RNIDN3N_Y[7]),
	.B(rptr_fwft_cmb_axb_7),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_6)
);
defparam \genblk10.rptr_fwft_RNIDN3N[7] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNI37UN[8]  (
	.FCO(rptr_fwft_cmb_cry_8),
	.S(rptr_fwft_cmb[8]),
	.Y(rptr_fwft_RNI37UN_Y[8]),
	.B(rptr_fwft_cmb_axb_8),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_7)
);
defparam \genblk10.rptr_fwft_RNI37UN[8] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNIP3Q31[10]  (
	.FCO(rptr_fwft_RNIP3Q31_FCO[10]),
	.S(rptr_fwft_cmb[10]),
	.Y(rptr_fwft_RNIP3Q31_Y[10]),
	.B(rptr_fwft_cmb_axb_10),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_9)
);
defparam \genblk10.rptr_fwft_RNIP3Q31[10] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNIQNOO[9]  (
	.FCO(rptr_fwft_cmb_cry_9),
	.S(rptr_fwft_cmb[9]),
	.Y(rptr_fwft_RNIQNOO_Y[9]),
	.B(rptr_fwft_cmb_axb_9),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_8)
);
defparam \genblk10.rptr_fwft_RNIQNOO[9] .INIT=20'h4AA00;
// @75:793
  ARI1 \genblk10.memraddr_r_RNIF6MT3[8]  (
	.FCO(memraddr_r_cry_cy),
	.S(memraddr_r_RNIF6MT3_S[8]),
	.Y(memraddr_r_RNIF6MT3_Y[8]),
	.B(fifo_MEMRADDR[8]),
	.C(fifo_MEMRADDR[9]),
	.D(memraddr_r_0_sqmuxa_0_51_a2_i_5),
	.A(memraddr_r_0_sqmuxa_0_51_a2_i_6),
	.FCI(VCC)
);
defparam \genblk10.memraddr_r_RNIF6MT3[8] .INIT=20'h4FFF7;
// @75:793
  ARI1 \genblk10.memraddr_r_RNIBFU78[0]  (
	.FCO(memraddr_r_cry[0]),
	.S(memraddr_r_s[0]),
	.Y(memraddr_r_RNIBFU78_Y[0]),
	.B(fifo_MEMRADDR[0]),
	.C(memraddr_r_RNIF6MT3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_cy)
);
defparam \genblk10.memraddr_r_RNIBFU78[0] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNI8P6IC[1]  (
	.FCO(memraddr_r_cry[1]),
	.S(memraddr_r_s[1]),
	.Y(memraddr_r_RNI8P6IC_Y[1]),
	.B(fifo_MEMRADDR[1]),
	.C(memraddr_r_RNIF6MT3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[0])
);
defparam \genblk10.memraddr_r_RNI8P6IC[1] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNI64FSG[2]  (
	.FCO(memraddr_r_cry[2]),
	.S(memraddr_r_s[2]),
	.Y(memraddr_r_RNI64FSG_Y[2]),
	.B(fifo_MEMRADDR[2]),
	.C(memraddr_r_RNIF6MT3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[1])
);
defparam \genblk10.memraddr_r_RNI64FSG[2] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNI5GN6L[3]  (
	.FCO(memraddr_r_cry[3]),
	.S(memraddr_r_s[3]),
	.Y(memraddr_r_RNI5GN6L_Y[3]),
	.B(fifo_MEMRADDR[3]),
	.C(memraddr_r_RNIF6MT3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[2])
);
defparam \genblk10.memraddr_r_RNI5GN6L[3] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNI5TVGP[4]  (
	.FCO(memraddr_r_cry[4]),
	.S(memraddr_r_s[4]),
	.Y(memraddr_r_RNI5TVGP_Y[4]),
	.B(fifo_MEMRADDR[4]),
	.C(memraddr_r_RNIF6MT3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[3])
);
defparam \genblk10.memraddr_r_RNI5TVGP[4] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNI6B8RT[5]  (
	.FCO(memraddr_r_cry[5]),
	.S(memraddr_r_s[5]),
	.Y(memraddr_r_RNI6B8RT_Y[5]),
	.B(fifo_MEMRADDR[5]),
	.C(memraddr_r_RNIF6MT3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[4])
);
defparam \genblk10.memraddr_r_RNI6B8RT[5] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNI8QG521[6]  (
	.FCO(memraddr_r_cry[6]),
	.S(memraddr_r_s[6]),
	.Y(memraddr_r_RNI8QG521_Y[6]),
	.B(fifo_MEMRADDR[6]),
	.C(memraddr_r_RNIF6MT3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[5])
);
defparam \genblk10.memraddr_r_RNI8QG521[6] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNIBAPF61[7]  (
	.FCO(memraddr_r_cry[7]),
	.S(memraddr_r_s[7]),
	.Y(memraddr_r_RNIBAPF61_Y[7]),
	.B(fifo_MEMRADDR[7]),
	.C(memraddr_r_RNIF6MT3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[6])
);
defparam \genblk10.memraddr_r_RNIBAPF61[7] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNO[9]  (
	.FCO(memraddr_r_RNO_FCO_1[9]),
	.S(memraddr_r_s[9]),
	.Y(memraddr_r_RNO_Y_1[9]),
	.B(fifo_MEMRADDR[9]),
	.C(memraddr_r_RNIF6MT3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[8])
);
defparam \genblk10.memraddr_r_RNO[9] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNIFR1QA1[8]  (
	.FCO(memraddr_r_cry[8]),
	.S(memraddr_r_s[8]),
	.Y(memraddr_r_RNIFR1QA1_Y[8]),
	.B(fifo_MEMRADDR[8]),
	.C(memraddr_r_RNIF6MT3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[7])
);
defparam \genblk10.memraddr_r_RNIFR1QA1[8] .INIT=20'h48800;
// @107:181
  ARI1 \genblk10.memwaddr_r_lcry_cy  (
	.FCO(memwaddr_r_lcry_cy),
	.S(memwaddr_r_lcry_cy_S_0),
	.Y(memwaddr_r_lcry_cy_Y_0),
	.B(state_reg_0),
	.C(UART_RX_Protocol_0_Fifo_Write_Data_0),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk10.memwaddr_r_lcry_cy .INIT=20'h4EE00;
// @107:181
  ARI1 \genblk10.memwaddr_r_RNIJSG12[0]  (
	.FCO(memwaddr_r),
	.S(memwaddr_r_RNIJSG12_S[0]),
	.Y(memwaddr_r_RNIJSG12_Y[0]),
	.B(N_104_4),
	.C(N_104_5),
	.D(N_104_6),
	.A(memwaddr_r_lcry_cy_Y_0),
	.FCI(memwaddr_r_lcry_cy)
);
defparam \genblk10.memwaddr_r_RNIJSG12[0] .INIT=20'h47FFF;
// @107:181
  ARI1 \genblk10.memwaddr_r_RNIO8994[0]  (
	.FCO(memwaddr_r_cry[0]),
	.S(memwaddr_r_s[0]),
	.Y(memwaddr_r_RNIO8994_Y[0]),
	.B(fifo_MEMWADDR[0]),
	.C(memwaddr_r_RNIJSG12_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r)
);
defparam \genblk10.memwaddr_r_RNIO8994[0] .INIT=20'h48800;
// @107:181
  ARI1 \genblk10.memwaddr_r_RNIUL1H6[1]  (
	.FCO(memwaddr_r_cry[1]),
	.S(memwaddr_r_s[1]),
	.Y(memwaddr_r_RNIUL1H6_Y[1]),
	.B(fifo_MEMWADDR[1]),
	.C(memwaddr_r_RNIJSG12_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[0])
);
defparam \genblk10.memwaddr_r_RNIUL1H6[1] .INIT=20'h48800;
// @107:181
  ARI1 \genblk10.memwaddr_r_RNI54QO8[2]  (
	.FCO(memwaddr_r_cry[2]),
	.S(memwaddr_r_s[2]),
	.Y(memwaddr_r_RNI54QO8_Y[2]),
	.B(fifo_MEMWADDR[2]),
	.C(memwaddr_r_RNIJSG12_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[1])
);
defparam \genblk10.memwaddr_r_RNI54QO8[2] .INIT=20'h48800;
// @107:181
  ARI1 \genblk10.memwaddr_r_RNIDJI0B[3]  (
	.FCO(memwaddr_r_cry[3]),
	.S(memwaddr_r_s[3]),
	.Y(memwaddr_r_RNIDJI0B_Y[3]),
	.B(fifo_MEMWADDR[3]),
	.C(memwaddr_r_RNIJSG12_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[2])
);
defparam \genblk10.memwaddr_r_RNIDJI0B[3] .INIT=20'h48800;
// @107:181
  ARI1 \genblk10.memwaddr_r_RNIM3B8D[4]  (
	.FCO(memwaddr_r_cry[4]),
	.S(memwaddr_r_s[4]),
	.Y(memwaddr_r_RNIM3B8D_Y[4]),
	.B(fifo_MEMWADDR[4]),
	.C(memwaddr_r_RNIJSG12_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[3])
);
defparam \genblk10.memwaddr_r_RNIM3B8D[4] .INIT=20'h48800;
// @107:181
  ARI1 \genblk10.memwaddr_r_RNI0L3GF[5]  (
	.FCO(memwaddr_r_cry[5]),
	.S(memwaddr_r_s[5]),
	.Y(memwaddr_r_RNI0L3GF_Y[5]),
	.B(fifo_MEMWADDR[5]),
	.C(memwaddr_r_RNIJSG12_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[4])
);
defparam \genblk10.memwaddr_r_RNI0L3GF[5] .INIT=20'h48800;
// @107:181
  ARI1 \genblk10.memwaddr_r_RNIB7SNH[6]  (
	.FCO(memwaddr_r_cry[6]),
	.S(memwaddr_r_s[6]),
	.Y(memwaddr_r_RNIB7SNH_Y[6]),
	.B(fifo_MEMWADDR[6]),
	.C(memwaddr_r_RNIJSG12_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[5])
);
defparam \genblk10.memwaddr_r_RNIB7SNH[6] .INIT=20'h48800;
// @107:181
  ARI1 \genblk10.memwaddr_r_RNINQKVJ[7]  (
	.FCO(memwaddr_r_cry[7]),
	.S(memwaddr_r_s[7]),
	.Y(memwaddr_r_RNINQKVJ_Y[7]),
	.B(fifo_MEMWADDR[7]),
	.C(memwaddr_r_RNIJSG12_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[6])
);
defparam \genblk10.memwaddr_r_RNINQKVJ[7] .INIT=20'h48800;
// @107:181
  ARI1 \genblk10.memwaddr_r_RNO[9]  (
	.FCO(memwaddr_r_RNO_FCO_1[9]),
	.S(memwaddr_r_s[9]),
	.Y(memwaddr_r_RNO_Y_1[9]),
	.B(fifo_MEMWADDR[9]),
	.C(memwaddr_r_RNIJSG12_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[8])
);
defparam \genblk10.memwaddr_r_RNO[9] .INIT=20'h48800;
// @107:181
  ARI1 \genblk10.memwaddr_r_RNI4FD7M[8]  (
	.FCO(memwaddr_r_cry[8]),
	.S(memwaddr_r_s[8]),
	.Y(memwaddr_r_RNI4FD7M_Y[8]),
	.B(fifo_MEMWADDR[8]),
	.C(memwaddr_r_RNIJSG12_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[7])
);
defparam \genblk10.memwaddr_r_RNI4FD7M[8] .INIT=20'h48800;
// @71:395
  ARI1 rdiff_bus_fwft_cry_0 (
	.FCO(rdiff_bus_fwft_cry_0_Z),
	.S(rdiff_bus_fwft_cry_0_S_1),
	.Y(rdiff_bus_fwft_cry_0_Y_1),
	.B(wptr_bin_sync2_Z[0]),
	.C(GND),
	.D(GND),
	.A(rdiff_bus_fwft),
	.FCI(GND)
);
defparam rdiff_bus_fwft_cry_0.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_1 (
	.FCO(rdiff_bus_fwft_cry_1_Z),
	.S(rdiff_bus_fwft_Z[1]),
	.Y(rdiff_bus_fwft_cry_1_Y_1),
	.B(wptr_bin_sync2_Z[1]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[1]),
	.FCI(rdiff_bus_fwft_cry_0_Z)
);
defparam rdiff_bus_fwft_cry_1.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_2 (
	.FCO(rdiff_bus_fwft_cry_2_Z),
	.S(rdiff_bus_fwft_Z[2]),
	.Y(rdiff_bus_fwft_cry_2_Y_1),
	.B(wptr_bin_sync2_Z[2]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[2]),
	.FCI(rdiff_bus_fwft_cry_1_Z)
);
defparam rdiff_bus_fwft_cry_2.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_3 (
	.FCO(rdiff_bus_fwft_cry_3_Z),
	.S(rdiff_bus_fwft_Z[3]),
	.Y(rdiff_bus_fwft_cry_3_Y_1),
	.B(wptr_bin_sync2_Z[3]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[3]),
	.FCI(rdiff_bus_fwft_cry_2_Z)
);
defparam rdiff_bus_fwft_cry_3.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_4 (
	.FCO(rdiff_bus_fwft_cry_4_Z),
	.S(rdiff_bus_fwft_Z[4]),
	.Y(rdiff_bus_fwft_cry_4_Y_1),
	.B(wptr_bin_sync2_Z[4]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[4]),
	.FCI(rdiff_bus_fwft_cry_3_Z)
);
defparam rdiff_bus_fwft_cry_4.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_5 (
	.FCO(rdiff_bus_fwft_cry_5_Z),
	.S(rdiff_bus_fwft_Z[5]),
	.Y(rdiff_bus_fwft_cry_5_Y_1),
	.B(wptr_bin_sync2_Z[5]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[5]),
	.FCI(rdiff_bus_fwft_cry_4_Z)
);
defparam rdiff_bus_fwft_cry_5.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_6 (
	.FCO(rdiff_bus_fwft_cry_6_Z),
	.S(rdiff_bus_fwft_Z[6]),
	.Y(rdiff_bus_fwft_cry_6_Y_1),
	.B(wptr_bin_sync2_Z[6]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[6]),
	.FCI(rdiff_bus_fwft_cry_5_Z)
);
defparam rdiff_bus_fwft_cry_6.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_7 (
	.FCO(rdiff_bus_fwft_cry_7_Z),
	.S(rdiff_bus_fwft_Z[7]),
	.Y(rdiff_bus_fwft_cry_7_Y_1),
	.B(wptr_bin_sync2_Z[7]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[7]),
	.FCI(rdiff_bus_fwft_cry_6_Z)
);
defparam rdiff_bus_fwft_cry_7.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_8 (
	.FCO(rdiff_bus_fwft_cry_8_Z),
	.S(rdiff_bus_fwft_Z[8]),
	.Y(rdiff_bus_fwft_cry_8_Y_1),
	.B(wptr_bin_sync2_Z[8]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[8]),
	.FCI(rdiff_bus_fwft_cry_7_Z)
);
defparam rdiff_bus_fwft_cry_8.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_s_10 (
	.FCO(rdiff_bus_fwft_s_10_FCO_1),
	.S(rdiff_bus_fwft_Z[10]),
	.Y(rdiff_bus_fwft_s_10_Y_1),
	.B(rptr_fwft_cmb[10]),
	.C(wptr_bin_sync2_Z[10]),
	.D(GND),
	.A(VCC),
	.FCI(rdiff_bus_fwft_cry_9_Z)
);
defparam rdiff_bus_fwft_s_10.INIT=20'h49900;
// @71:395
  ARI1 rdiff_bus_fwft_cry_9 (
	.FCO(rdiff_bus_fwft_cry_9_Z),
	.S(rdiff_bus_fwft_Z[9]),
	.Y(rdiff_bus_fwft_cry_9_Y_1),
	.B(wptr_bin_sync2_Z[9]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[9]),
	.FCI(rdiff_bus_fwft_cry_8_Z)
);
defparam rdiff_bus_fwft_cry_9.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_0 (
	.FCO(wdiff_bus_fwft_cry_0_Z),
	.S(wdiff_bus_fwft_cry_0_S_1),
	.Y(wdiff_bus_fwft_cry_0_Y_1),
	.B(rptr_bin_sync2_fwft_Z[0]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[0]),
	.FCI(VCC)
);
defparam wdiff_bus_fwft_cry_0.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_1 (
	.FCO(wdiff_bus_fwft_cry_1_Z),
	.S(wdiff_bus_fwft_cry_1_S_1),
	.Y(wdiff_bus_fwft_cry_1_Y_1),
	.B(rptr_bin_sync2_fwft_Z[1]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[1]),
	.FCI(wdiff_bus_fwft_cry_0_Z)
);
defparam wdiff_bus_fwft_cry_1.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_2 (
	.FCO(wdiff_bus_fwft_cry_2_Z),
	.S(wdiff_bus_fwft_cry_2_S_1),
	.Y(wdiff_bus_fwft_cry_2_Y_1),
	.B(rptr_bin_sync2_fwft_Z[2]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[2]),
	.FCI(wdiff_bus_fwft_cry_1_Z)
);
defparam wdiff_bus_fwft_cry_2.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_3 (
	.FCO(wdiff_bus_fwft_cry_3_Z),
	.S(wdiff_bus_fwft_cry_3_S_1),
	.Y(wdiff_bus_fwft_cry_3_Y_1),
	.B(rptr_bin_sync2_fwft_Z[3]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[3]),
	.FCI(wdiff_bus_fwft_cry_2_Z)
);
defparam wdiff_bus_fwft_cry_3.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_4 (
	.FCO(wdiff_bus_fwft_cry_4_Z),
	.S(wdiff_bus_fwft_cry_4_S_1),
	.Y(wdiff_bus_fwft_cry_4_Y_1),
	.B(rptr_bin_sync2_fwft_Z[4]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[4]),
	.FCI(wdiff_bus_fwft_cry_3_Z)
);
defparam wdiff_bus_fwft_cry_4.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_5 (
	.FCO(wdiff_bus_fwft_cry_5_Z),
	.S(wdiff_bus_fwft_cry_5_S_1),
	.Y(wdiff_bus_fwft_cry_5_Y_1),
	.B(rptr_bin_sync2_fwft_Z[5]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[5]),
	.FCI(wdiff_bus_fwft_cry_4_Z)
);
defparam wdiff_bus_fwft_cry_5.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_6 (
	.FCO(wdiff_bus_fwft_cry_6_Z),
	.S(wdiff_bus_fwft_cry_6_S_1),
	.Y(wdiff_bus_fwft_cry_6_Y_1),
	.B(rptr_bin_sync2_fwft_Z[6]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[6]),
	.FCI(wdiff_bus_fwft_cry_5_Z)
);
defparam wdiff_bus_fwft_cry_6.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_7 (
	.FCO(wdiff_bus_fwft_cry_7_Z),
	.S(wdiff_bus_fwft_cry_7_S_1),
	.Y(wdiff_bus_fwft_cry_7_Y_1),
	.B(rptr_bin_sync2_fwft_Z[7]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[7]),
	.FCI(wdiff_bus_fwft_cry_6_Z)
);
defparam wdiff_bus_fwft_cry_7.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_8 (
	.FCO(wdiff_bus_fwft_cry_8_Z),
	.S(wdiff_bus_fwft_cry_8_S_1),
	.Y(wdiff_bus_fwft_cry_8_Y_1),
	.B(rptr_bin_sync2_fwft_Z[8]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[8]),
	.FCI(wdiff_bus_fwft_cry_7_Z)
);
defparam wdiff_bus_fwft_cry_8.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_s_10 (
	.FCO(wdiff_bus_fwft_s_10_FCO_1),
	.S(full_r_3),
	.Y(wdiff_bus_fwft_s_10_Y_1),
	.B(rptr_bin_sync2_fwft_Z[10]),
	.C(wptr_cmb[10]),
	.D(GND),
	.A(VCC),
	.FCI(wdiff_bus_fwft_cry_9_Z)
);
defparam wdiff_bus_fwft_s_10.INIT=20'h49900;
// @71:396
  ARI1 wdiff_bus_fwft_cry_9 (
	.FCO(wdiff_bus_fwft_cry_9_Z),
	.S(wdiff_bus_fwft_cry_9_S_1),
	.Y(wdiff_bus_fwft_cry_9_Y_1),
	.B(rptr_bin_sync2_fwft_Z[9]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[9]),
	.FCI(wdiff_bus_fwft_cry_8_Z)
);
defparam wdiff_bus_fwft_cry_9.INIT=20'h5AA55;
// @71:686
  ARI1 \genblk10.rptr_s_314  (
	.FCO(rptr_s_314_FCO),
	.S(rptr_s_314_S),
	.Y(rptr_s_314_Y),
	.B(rdiff_bus),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk10.rptr_s_314 .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_cry[1]  (
	.FCO(rptr_cry[1]),
	.S(rptr_s[1]),
	.Y(rptr_cry_Y_0[1]),
	.B(rptr[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_s_314_FCO)
);
defparam \genblk10.rptr_cry[1] .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_cry[2]  (
	.FCO(rptr_cry[2]),
	.S(rptr_s[2]),
	.Y(rptr_cry_Y_0[2]),
	.B(rptr[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cry[1])
);
defparam \genblk10.rptr_cry[2] .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_cry[3]  (
	.FCO(rptr_cry[3]),
	.S(rptr_s[3]),
	.Y(rptr_cry_Y_0[3]),
	.B(rptr[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cry[2])
);
defparam \genblk10.rptr_cry[3] .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_cry[4]  (
	.FCO(rptr_cry[4]),
	.S(rptr_s[4]),
	.Y(rptr_cry_Y_0[4]),
	.B(rptr[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cry[3])
);
defparam \genblk10.rptr_cry[4] .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_cry[5]  (
	.FCO(rptr_cry[5]),
	.S(rptr_s[5]),
	.Y(rptr_cry_Y_0[5]),
	.B(rptr[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cry[4])
);
defparam \genblk10.rptr_cry[5] .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_cry[6]  (
	.FCO(rptr_cry[6]),
	.S(rptr_s[6]),
	.Y(rptr_cry_Y_0[6]),
	.B(rptr[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cry[5])
);
defparam \genblk10.rptr_cry[6] .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_cry[7]  (
	.FCO(rptr_cry[7]),
	.S(rptr_s[7]),
	.Y(rptr_cry_Y_0[7]),
	.B(rptr[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cry[6])
);
defparam \genblk10.rptr_cry[7] .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_cry[8]  (
	.FCO(rptr_cry[8]),
	.S(rptr_s[8]),
	.Y(rptr_cry_Y_0[8]),
	.B(rptr[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cry[7])
);
defparam \genblk10.rptr_cry[8] .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_s[10]  (
	.FCO(rptr_s_FCO_0[10]),
	.S(rptr_s[10]),
	.Y(rptr_s_Y_0[10]),
	.B(rptr[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cry[9])
);
defparam \genblk10.rptr_s[10] .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_cry[9]  (
	.FCO(rptr_cry[9]),
	.S(rptr_s[9]),
	.Y(rptr_cry_Y_0[9]),
	.B(rptr[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cry[8])
);
defparam \genblk10.rptr_cry[9] .INIT=20'h4AA00;
// @71:326
  CFG2 emptyi_fwftlto10_4 (
	.A(rdiff_bus_fwft_Z[9]),
	.B(rdiff_bus_fwft_Z[8]),
	.Y(emptyi_fwftlto10_4_Z)
);
defparam emptyi_fwftlto10_4.INIT=4'h8;
// @71:823
  CFG2 \genblk10.memwaddr_r_RNILGFC[8]  (
	.A(fifo_MEMWADDR[8]),
	.B(fifo_MEMWADDR[9]),
	.Y(N_104_4)
);
defparam \genblk10.memwaddr_r_RNILGFC[8] .INIT=4'h8;
// @71:709
  CFG2 \rptr_gray_fwft_3[0]  (
	.A(rptr_fwft_cmb_axb_1),
	.B(rptr_fwft_cmb_axb_0),
	.Y(rptr_gray_fwft_3_Z[0])
);
defparam \rptr_gray_fwft_3[0] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[1]  (
	.A(rptr_fwft_cmb_axb_1),
	.B(rptr_fwft_cmb_axb_2),
	.Y(rptr_gray_fwft_3_Z[1])
);
defparam \rptr_gray_fwft_3[1] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[2]  (
	.A(rptr_fwft_cmb_axb_2),
	.B(rptr_fwft_cmb_axb_3),
	.Y(rptr_gray_fwft_3_Z[2])
);
defparam \rptr_gray_fwft_3[2] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[3]  (
	.A(rptr_fwft_cmb_axb_3),
	.B(rptr_fwft_cmb_axb_4),
	.Y(rptr_gray_fwft_3_Z[3])
);
defparam \rptr_gray_fwft_3[3] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[4]  (
	.A(rptr_fwft_cmb_axb_4),
	.B(rptr_fwft_cmb_axb_5),
	.Y(rptr_gray_fwft_3_Z[4])
);
defparam \rptr_gray_fwft_3[4] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[5]  (
	.A(rptr_fwft_cmb_axb_5),
	.B(rptr_fwft_cmb_axb_6),
	.Y(rptr_gray_fwft_3_Z[5])
);
defparam \rptr_gray_fwft_3[5] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[6]  (
	.A(rptr_fwft_cmb_axb_6),
	.B(rptr_fwft_cmb_axb_7),
	.Y(rptr_gray_fwft_3_Z[6])
);
defparam \rptr_gray_fwft_3[6] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[7]  (
	.A(rptr_fwft_cmb_axb_7),
	.B(rptr_fwft_cmb_axb_8),
	.Y(rptr_gray_fwft_3_Z[7])
);
defparam \rptr_gray_fwft_3[7] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[8]  (
	.A(rptr_fwft_cmb_axb_8),
	.B(rptr_fwft_cmb_axb_9),
	.Y(rptr_gray_fwft_3_Z[8])
);
defparam \rptr_gray_fwft_3[8] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[9]  (
	.A(rptr_fwft_cmb_axb_9),
	.B(rptr_fwft_cmb_axb_10),
	.Y(rptr_gray_fwft_3_Z[9])
);
defparam \rptr_gray_fwft_3[9] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[0]  (
	.A(wptr_cmb_axb_1),
	.B(wptr_cmb_axb_0),
	.Y(wptr_gray_3_Z[0])
);
defparam \wptr_gray_3[0] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[1]  (
	.A(wptr_cmb_axb_1),
	.B(wptr_cmb_axb_2),
	.Y(wptr_gray_3_Z[1])
);
defparam \wptr_gray_3[1] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[2]  (
	.A(wptr_cmb_axb_2),
	.B(wptr_cmb_axb_3),
	.Y(wptr_gray_3_Z[2])
);
defparam \wptr_gray_3[2] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[3]  (
	.A(wptr_cmb_axb_3),
	.B(wptr_cmb_axb_4),
	.Y(wptr_gray_3_Z[3])
);
defparam \wptr_gray_3[3] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[4]  (
	.A(wptr_cmb_axb_4),
	.B(wptr_cmb_axb_5),
	.Y(wptr_gray_3_Z[4])
);
defparam \wptr_gray_3[4] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[5]  (
	.A(wptr_cmb_axb_5),
	.B(wptr_cmb_axb_6),
	.Y(wptr_gray_3_Z[5])
);
defparam \wptr_gray_3[5] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[6]  (
	.A(wptr_cmb_axb_6),
	.B(wptr_cmb_axb_7),
	.Y(wptr_gray_3_Z[6])
);
defparam \wptr_gray_3[6] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[7]  (
	.A(wptr_cmb_axb_7),
	.B(wptr_cmb_axb_8),
	.Y(wptr_gray_3_Z[7])
);
defparam \wptr_gray_3[7] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[8]  (
	.A(wptr_cmb_axb_8),
	.B(wptr_cmb_axb_9),
	.Y(wptr_gray_3_Z[8])
);
defparam \wptr_gray_3[8] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[9]  (
	.A(wptr_cmb_axb_9),
	.B(wptr_cmb_axb_10),
	.Y(wptr_gray_3_Z[9])
);
defparam \wptr_gray_3[9] .INIT=4'h6;
// @71:326
  CFG4 emptyi_fwftlto10_6 (
	.A(rdiff_bus_fwft_Z[2]),
	.B(rdiff_bus_fwft_Z[3]),
	.C(rdiff_bus_fwft_Z[4]),
	.D(rdiff_bus_fwft_Z[5]),
	.Y(emptyi_fwftlto10_6_Z)
);
defparam emptyi_fwftlto10_6.INIT=16'h8000;
// @71:730
  CFG4 \genblk10.empty_r10_0_a2_0_6  (
	.A(rdiff_bus_Z[5]),
	.B(rdiff_bus_Z[6]),
	.C(rdiff_bus_Z[7]),
	.D(rdiff_bus_Z[8]),
	.Y(empty_r10_0_a2_0_6)
);
defparam \genblk10.empty_r10_0_a2_0_6 .INIT=16'h8000;
// @71:730
  CFG4 \genblk10.empty_r10_0_a2_0_5  (
	.A(rdiff_bus_Z[1]),
	.B(rdiff_bus_Z[2]),
	.C(rdiff_bus_Z[3]),
	.D(rdiff_bus_Z[4]),
	.Y(empty_r10_0_a2_0_5)
);
defparam \genblk10.empty_r10_0_a2_0_5 .INIT=16'h8000;
// @75:793
  CFG4 \genblk10.memraddr_r_RNIA09I1[4]  (
	.A(fifo_MEMRADDR[7]),
	.B(fifo_MEMRADDR[6]),
	.C(fifo_MEMRADDR[5]),
	.D(fifo_MEMRADDR[4]),
	.Y(memraddr_r_0_sqmuxa_0_51_a2_i_6)
);
defparam \genblk10.memraddr_r_RNIA09I1[4] .INIT=16'h7FFF;
// @75:793
  CFG4 \genblk10.memraddr_r_RNIQF8I1[0]  (
	.A(fifo_MEMRADDR[3]),
	.B(fifo_MEMRADDR[2]),
	.C(fifo_MEMRADDR[1]),
	.D(fifo_MEMRADDR[0]),
	.Y(memraddr_r_0_sqmuxa_0_51_a2_i_5)
);
defparam \genblk10.memraddr_r_RNIQF8I1[0] .INIT=16'h7FFF;
// @71:823
  CFG4 \genblk10.memwaddr_r_RNIUKUO[4]  (
	.A(fifo_MEMWADDR[7]),
	.B(fifo_MEMWADDR[6]),
	.C(fifo_MEMWADDR[5]),
	.D(fifo_MEMWADDR[4]),
	.Y(N_104_6)
);
defparam \genblk10.memwaddr_r_RNIUKUO[4] .INIT=16'h8000;
// @71:823
  CFG4 \genblk10.memwaddr_r_RNIE4UO[0]  (
	.A(fifo_MEMWADDR[3]),
	.B(fifo_MEMWADDR[2]),
	.C(fifo_MEMWADDR[1]),
	.D(fifo_MEMWADDR[0]),
	.Y(N_104_5)
);
defparam \genblk10.memwaddr_r_RNIE4UO[0] .INIT=16'h8000;
// @71:326
  CFG4 emptyi_fwftlto10_8 (
	.A(rdiff_bus_fwft_Z[1]),
	.B(rdiff_bus_fwft_cry_0_Y_1),
	.C(emptyi_fwftlto10_6_Z),
	.D(rdiff_bus_fwft_Z[10]),
	.Y(emptyi_fwftlto10_8_Z)
);
defparam emptyi_fwftlto10_8.INIT=16'h8000;
// @71:730
  CFG4 \genblk10.empty_r10_0_a2_0  (
	.A(rdiff_bus_Z[9]),
	.B(rdiff_bus_Z[10]),
	.C(empty_r10_0_a2_0_5),
	.D(empty_r10_0_a2_0_6),
	.Y(N_211)
);
defparam \genblk10.empty_r10_0_a2_0 .INIT=16'h8000;
// @71:326
  CFG4 emptyi_fwftlto10 (
	.A(rdiff_bus_fwft_Z[6]),
	.B(rdiff_bus_fwft_Z[7]),
	.C(emptyi_fwftlto10_4_Z),
	.D(emptyi_fwftlto10_8_Z),
	.Y(emptyi_fwft)
);
defparam emptyi_fwftlto10.INIT=16'h8000;
// @71:730
  CFG3 \genblk10.empty_r10_0_a2  (
	.A(N_211),
	.B(empty_r_RNIPRN01_Y),
	.C(emptyilt10),
	.Y(empty_r_1_sqmuxa)
);
defparam \genblk10.empty_r10_0_a2 .INIT=8'h02;
// @71:730
  CFG3 \genblk10.empty_r9_0_a2  (
	.A(N_211),
	.B(empty_r_RNIPRN01_Y),
	.C(emptyilt10),
	.Y(empty_r9)
);
defparam \genblk10.empty_r9_0_a2 .INIT=8'h80;
// @71:719
  CFG4 \genblk10.empty_r_4_f0  (
	.A(N_211),
	.B(emptyilt10),
	.C(empty_r_1_sqmuxa),
	.D(empty_r9),
	.Y(empty_r_4)
);
defparam \genblk10.empty_r_4_f0 .INIT=16'h0F08;
// @71:458
  COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_4 Wr_corefifo_NstagesSync (
	.wptr_gray_sync(wptr_gray_sync[9:0]),
	.wptr_bin_sync_0(wptr_bin_sync[10]),
	.wptr_gray(wptr_gray[10:0]),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK),
	.dff_arst(dff_arst)
);
// @71:501
  COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_3 Wr_corefifo_grayToBinConv (
	.wptr_bin_sync(wptr_bin_sync[10:0]),
	.wptr_gray_sync(wptr_gray_sync[9:0])
);
// @71:547
  COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_4 Rd_corefifo_NstagesSync_fwft (
	.rptr_gray_sync_fwft(rptr_gray_sync_fwft[9:0]),
	.rptr_bin_sync_fwft_0(rptr_bin_sync_fwft[10]),
	.rptr_gray_fwft(rptr_gray_fwft[10:0]),
	.Chain_0(Chain_0),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK)
);
// @71:562
  COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_4 Rd_grayToBinConv_fwft (
	.rptr_bin_sync_fwft(rptr_bin_sync_fwft[10:0]),
	.rptr_gray_sync_fwft(rptr_gray_sync_fwft[9:0])
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_0 */

module COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0_1_0 (
  int_MEMRD_fwft_1,
  int_MEMRD_fwft_1_i_m2_0_9,
  int_MEMRD_fwft_1_i_m2_0_8,
  int_MEMRD_fwft_1_i_m2_0_6,
  int_MEMRD_fwft_1_i_m2_0_5,
  int_MEMRD_fwft_1_i_m2_0_4,
  int_MEMRD_fwft_1_i_m2_0_3,
  int_MEMRD_fwft_1_i_m2_0_0,
  UART_Protocol_1_RX_Fifo_Data,
  int_MEMRD_fwft_1_i_m2_0_d0,
  EMPTY1,
  Controler_0_SRC_2_Fifo_Read_Enable,
  N_115,
  N_126,
  N_125,
  N_891,
  N_117,
  N_116,
  N_129,
  empty_r_RNIPRN01_Y,
  fifo_valid_1z,
  middle_valid_1z,
  Clock_Reset_0_Main_CLOCK,
  dff_arst,
  UART_Protocol_1_RX_FIFO_EMPTY
)
;
input [38:14] int_MEMRD_fwft_1 ;
input int_MEMRD_fwft_1_i_m2_0_9 ;
input int_MEMRD_fwft_1_i_m2_0_8 ;
input int_MEMRD_fwft_1_i_m2_0_6 ;
input int_MEMRD_fwft_1_i_m2_0_5 ;
input int_MEMRD_fwft_1_i_m2_0_4 ;
input int_MEMRD_fwft_1_i_m2_0_3 ;
input int_MEMRD_fwft_1_i_m2_0_0 ;
output [39:0] UART_Protocol_1_RX_Fifo_Data ;
input int_MEMRD_fwft_1_i_m2_0_d0 ;
input EMPTY1 ;
input Controler_0_SRC_2_Fifo_Read_Enable ;
input N_115 ;
input N_126 ;
input N_125 ;
input N_891 ;
input N_117 ;
input N_116 ;
input N_129 ;
input empty_r_RNIPRN01_Y ;
output fifo_valid_1z ;
output middle_valid_1z ;
input Clock_Reset_0_Main_CLOCK ;
input dff_arst ;
output UART_Protocol_1_RX_FIFO_EMPTY ;
wire int_MEMRD_fwft_1_i_m2_0_9 ;
wire int_MEMRD_fwft_1_i_m2_0_8 ;
wire int_MEMRD_fwft_1_i_m2_0_6 ;
wire int_MEMRD_fwft_1_i_m2_0_5 ;
wire int_MEMRD_fwft_1_i_m2_0_4 ;
wire int_MEMRD_fwft_1_i_m2_0_3 ;
wire int_MEMRD_fwft_1_i_m2_0_0 ;
wire int_MEMRD_fwft_1_i_m2_0_d0 ;
wire EMPTY1 ;
wire Controler_0_SRC_2_Fifo_Read_Enable ;
wire N_115 ;
wire N_126 ;
wire N_125 ;
wire N_891 ;
wire N_117 ;
wire N_116 ;
wire N_129 ;
wire empty_r_RNIPRN01_Y ;
wire fifo_valid_1z ;
wire middle_valid_1z ;
wire Clock_Reset_0_Main_CLOCK ;
wire dff_arst ;
wire UART_Protocol_1_RX_FIFO_EMPTY ;
wire [39:2] dout_4_i_m2_0;
wire [1:1] dout_4_i_m2_Z;
wire [38:14] dout_4_Z;
wire [39:0] middle_dout_Z;
wire N_64_i ;
wire update_dout_i ;
wire GND ;
wire N_140_i ;
wire VCC ;
wire dout_valid_Z ;
wire N_60_i ;
wire un4_update_dout_1_0_0 ;
wire un4_fifo_rd_en_0_1 ;
wire N_880 ;
wire N_113 ;
wire N_3 ;
wire N_2 ;
  CFG1 empty_RNO (
	.A(N_64_i),
	.Y(update_dout_i)
);
defparam empty_RNO.INIT=2'h1;
// @72:206
  SLE empty (
	.Q(UART_Protocol_1_RX_FIFO_EMPTY),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(update_dout_i),
	.EN(N_140_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE dout_valid (
	.Q(dout_valid_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_64_i),
	.EN(N_140_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE middle_valid (
	.Q(middle_valid_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_60_i),
	.EN(un4_update_dout_1_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE fifo_valid (
	.Q(fifo_valid_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(empty_r_RNIPRN01_Y),
	.EN(un4_fifo_rd_en_0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[11]  (
	.Q(UART_Protocol_1_RX_Fifo_Data[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_i_m2_0[11]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[10]  (
	.Q(UART_Protocol_1_RX_Fifo_Data[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_i_m2_0[10]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[9]  (
	.Q(UART_Protocol_1_RX_Fifo_Data[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_880),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[8]  (
	.Q(UART_Protocol_1_RX_Fifo_Data[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_i_m2_0[8]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[7]  (
	.Q(UART_Protocol_1_RX_Fifo_Data[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_i_m2_0[7]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[6]  (
	.Q(UART_Protocol_1_RX_Fifo_Data[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_i_m2_0[6]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[5]  (
	.Q(UART_Protocol_1_RX_Fifo_Data[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_i_m2_0[5]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[4]  (
	.Q(UART_Protocol_1_RX_Fifo_Data[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_i_m2_0[4]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[3]  (
	.Q(UART_Protocol_1_RX_Fifo_Data[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_i_m2_0[3]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[2]  (
	.Q(UART_Protocol_1_RX_Fifo_Data[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_i_m2_0[2]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[1]  (
	.Q(UART_Protocol_1_RX_Fifo_Data[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_i_m2_Z[1]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[0]  (
	.Q(UART_Protocol_1_RX_Fifo_Data[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_113),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[26]  (
	.Q(UART_Protocol_1_RX_Fifo_Data[26]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[26]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[25]  (
	.Q(UART_Protocol_1_RX_Fifo_Data[25]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[25]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[24]  (
	.Q(UART_Protocol_1_RX_Fifo_Data[24]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[24]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[23]  (
	.Q(UART_Protocol_1_RX_Fifo_Data[23]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[23]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[22]  (
	.Q(UART_Protocol_1_RX_Fifo_Data[22]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[22]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[21]  (
	.Q(UART_Protocol_1_RX_Fifo_Data[21]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[21]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[20]  (
	.Q(UART_Protocol_1_RX_Fifo_Data[20]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[20]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[19]  (
	.Q(UART_Protocol_1_RX_Fifo_Data[19]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[19]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[18]  (
	.Q(UART_Protocol_1_RX_Fifo_Data[18]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[18]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[17]  (
	.Q(UART_Protocol_1_RX_Fifo_Data[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[17]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[16]  (
	.Q(UART_Protocol_1_RX_Fifo_Data[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[16]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[15]  (
	.Q(UART_Protocol_1_RX_Fifo_Data[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[15]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[14]  (
	.Q(UART_Protocol_1_RX_Fifo_Data[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[14]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[13]  (
	.Q(UART_Protocol_1_RX_Fifo_Data[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_i_m2_0[13]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[12]  (
	.Q(UART_Protocol_1_RX_Fifo_Data[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_i_m2_0[12]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[1]  (
	.Q(middle_dout_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2_0_d0),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[0]  (
	.Q(middle_dout_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_129),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[39]  (
	.Q(UART_Protocol_1_RX_Fifo_Data[39]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_i_m2_0[39]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[38]  (
	.Q(UART_Protocol_1_RX_Fifo_Data[38]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[38]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[37]  (
	.Q(UART_Protocol_1_RX_Fifo_Data[37]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[37]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[36]  (
	.Q(UART_Protocol_1_RX_Fifo_Data[36]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[36]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[35]  (
	.Q(UART_Protocol_1_RX_Fifo_Data[35]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[35]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[34]  (
	.Q(UART_Protocol_1_RX_Fifo_Data[34]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[34]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[33]  (
	.Q(UART_Protocol_1_RX_Fifo_Data[33]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[33]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[32]  (
	.Q(UART_Protocol_1_RX_Fifo_Data[32]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[32]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[31]  (
	.Q(UART_Protocol_1_RX_Fifo_Data[31]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[31]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[30]  (
	.Q(UART_Protocol_1_RX_Fifo_Data[30]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[30]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[29]  (
	.Q(UART_Protocol_1_RX_Fifo_Data[29]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[29]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[28]  (
	.Q(UART_Protocol_1_RX_Fifo_Data[28]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[28]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[27]  (
	.Q(UART_Protocol_1_RX_Fifo_Data[27]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[27]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[16]  (
	.Q(middle_dout_Z[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[16]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[15]  (
	.Q(middle_dout_Z[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[15]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[14]  (
	.Q(middle_dout_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[14]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[13]  (
	.Q(middle_dout_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_116),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[12]  (
	.Q(middle_dout_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_117),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[11]  (
	.Q(middle_dout_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2_0_9),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[10]  (
	.Q(middle_dout_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2_0_8),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[9]  (
	.Q(middle_dout_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_891),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[8]  (
	.Q(middle_dout_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2_0_6),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[7]  (
	.Q(middle_dout_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2_0_5),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[6]  (
	.Q(middle_dout_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2_0_4),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[5]  (
	.Q(middle_dout_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2_0_3),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[4]  (
	.Q(middle_dout_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_125),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[3]  (
	.Q(middle_dout_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_126),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[2]  (
	.Q(middle_dout_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2_0_0),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[31]  (
	.Q(middle_dout_Z[31]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[31]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[30]  (
	.Q(middle_dout_Z[30]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[30]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[29]  (
	.Q(middle_dout_Z[29]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[29]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[28]  (
	.Q(middle_dout_Z[28]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[28]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[27]  (
	.Q(middle_dout_Z[27]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[27]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[26]  (
	.Q(middle_dout_Z[26]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[26]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[25]  (
	.Q(middle_dout_Z[25]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[25]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[24]  (
	.Q(middle_dout_Z[24]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[24]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[23]  (
	.Q(middle_dout_Z[23]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[23]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[22]  (
	.Q(middle_dout_Z[22]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[22]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[21]  (
	.Q(middle_dout_Z[21]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[21]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[20]  (
	.Q(middle_dout_Z[20]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[20]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[19]  (
	.Q(middle_dout_Z[19]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[19]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[18]  (
	.Q(middle_dout_Z[18]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[18]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[17]  (
	.Q(middle_dout_Z[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[17]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[39]  (
	.Q(middle_dout_Z[39]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_115),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[38]  (
	.Q(middle_dout_Z[38]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[38]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[37]  (
	.Q(middle_dout_Z[37]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[37]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[36]  (
	.Q(middle_dout_Z[36]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[36]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[35]  (
	.Q(middle_dout_Z[35]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[35]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[34]  (
	.Q(middle_dout_Z[34]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[34]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[33]  (
	.Q(middle_dout_Z[33]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[33]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[32]  (
	.Q(middle_dout_Z[32]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[32]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:120
  CFG3 un4_update_dout_1_0 (
	.A(fifo_valid_1z),
	.B(middle_valid_1z),
	.C(N_64_i),
	.Y(un4_update_dout_1_0_0)
);
defparam un4_update_dout_1_0.INIT=8'hF2;
// @72:206
  CFG2 dout_valid_RNI260D1 (
	.A(N_64_i),
	.B(Controler_0_SRC_2_Fifo_Read_Enable),
	.Y(N_140_i)
);
defparam dout_valid_RNI260D1.INIT=4'hE;
// @72:88
  CFG4 un4_fifo_rd_en_0 (
	.A(EMPTY1),
	.B(fifo_valid_1z),
	.C(middle_valid_1z),
	.D(N_64_i),
	.Y(un4_fifo_rd_en_0_1)
);
defparam un4_fifo_rd_en_0.INIT=16'hFF1D;
// @72:280
  CFG3 fifo_valid_RNIGT8P1 (
	.A(fifo_valid_1z),
	.B(middle_valid_1z),
	.C(N_64_i),
	.Y(N_60_i)
);
defparam fifo_valid_RNIGT8P1.INIT=8'h82;
// @72:281
  CFG4 dout_valid_RNIVAD71 (
	.A(middle_valid_1z),
	.B(Controler_0_SRC_2_Fifo_Read_Enable),
	.C(dout_valid_Z),
	.D(fifo_valid_1z),
	.Y(N_64_i)
);
defparam dout_valid_RNIVAD71.INIT=16'hCF8A;
// @72:281
  CFG3 \dout_4[14]  (
	.A(middle_dout_Z[14]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[14]),
	.Y(dout_4_Z[14])
);
defparam \dout_4[14] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[25]  (
	.A(middle_dout_Z[25]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[25]),
	.Y(dout_4_Z[25])
);
defparam \dout_4[25] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[24]  (
	.A(middle_dout_Z[24]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[24]),
	.Y(dout_4_Z[24])
);
defparam \dout_4[24] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[23]  (
	.A(middle_dout_Z[23]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[23]),
	.Y(dout_4_Z[23])
);
defparam \dout_4[23] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[22]  (
	.A(middle_dout_Z[22]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[22]),
	.Y(dout_4_Z[22])
);
defparam \dout_4[22] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[19]  (
	.A(middle_dout_Z[19]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[19]),
	.Y(dout_4_Z[19])
);
defparam \dout_4[19] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[21]  (
	.A(middle_dout_Z[21]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[21]),
	.Y(dout_4_Z[21])
);
defparam \dout_4[21] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[9]  (
	.A(middle_dout_Z[9]),
	.B(middle_valid_1z),
	.C(N_891),
	.Y(N_880)
);
defparam \dout_4_i_m2[9] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[39]  (
	.A(middle_dout_Z[39]),
	.B(middle_valid_1z),
	.C(N_115),
	.Y(dout_4_i_m2_0[39])
);
defparam \dout_4_i_m2[39] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[13]  (
	.A(middle_dout_Z[13]),
	.B(middle_valid_1z),
	.C(N_116),
	.Y(dout_4_i_m2_0[13])
);
defparam \dout_4_i_m2[13] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[12]  (
	.A(middle_dout_Z[12]),
	.B(middle_valid_1z),
	.C(N_117),
	.Y(dout_4_i_m2_0[12])
);
defparam \dout_4_i_m2[12] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[11]  (
	.A(middle_dout_Z[11]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2_0_9),
	.Y(dout_4_i_m2_0[11])
);
defparam \dout_4_i_m2[11] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[10]  (
	.A(middle_dout_Z[10]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2_0_8),
	.Y(dout_4_i_m2_0[10])
);
defparam \dout_4_i_m2[10] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[8]  (
	.A(middle_dout_Z[8]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2_0_6),
	.Y(dout_4_i_m2_0[8])
);
defparam \dout_4_i_m2[8] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[7]  (
	.A(middle_dout_Z[7]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2_0_5),
	.Y(dout_4_i_m2_0[7])
);
defparam \dout_4_i_m2[7] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[6]  (
	.A(middle_dout_Z[6]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2_0_4),
	.Y(dout_4_i_m2_0[6])
);
defparam \dout_4_i_m2[6] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[5]  (
	.A(middle_dout_Z[5]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2_0_3),
	.Y(dout_4_i_m2_0[5])
);
defparam \dout_4_i_m2[5] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[4]  (
	.A(middle_dout_Z[4]),
	.B(middle_valid_1z),
	.C(N_125),
	.Y(dout_4_i_m2_0[4])
);
defparam \dout_4_i_m2[4] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[3]  (
	.A(middle_dout_Z[3]),
	.B(middle_valid_1z),
	.C(N_126),
	.Y(dout_4_i_m2_0[3])
);
defparam \dout_4_i_m2[3] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[2]  (
	.A(middle_dout_Z[2]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2_0_0),
	.Y(dout_4_i_m2_0[2])
);
defparam \dout_4_i_m2[2] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[1]  (
	.A(middle_dout_Z[1]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2_0_d0),
	.Y(dout_4_i_m2_Z[1])
);
defparam \dout_4_i_m2[1] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[0]  (
	.A(middle_dout_Z[0]),
	.B(middle_valid_1z),
	.C(N_129),
	.Y(N_113)
);
defparam \dout_4_i_m2[0] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[33]  (
	.A(middle_dout_Z[33]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[33]),
	.Y(dout_4_Z[33])
);
defparam \dout_4[33] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[31]  (
	.A(middle_dout_Z[31]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[31]),
	.Y(dout_4_Z[31])
);
defparam \dout_4[31] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[34]  (
	.A(middle_dout_Z[34]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[34]),
	.Y(dout_4_Z[34])
);
defparam \dout_4[34] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[30]  (
	.A(middle_dout_Z[30]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[30]),
	.Y(dout_4_Z[30])
);
defparam \dout_4[30] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[18]  (
	.A(middle_dout_Z[18]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[18]),
	.Y(dout_4_Z[18])
);
defparam \dout_4[18] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[35]  (
	.A(middle_dout_Z[35]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[35]),
	.Y(dout_4_Z[35])
);
defparam \dout_4[35] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[29]  (
	.A(middle_dout_Z[29]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[29]),
	.Y(dout_4_Z[29])
);
defparam \dout_4[29] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[17]  (
	.A(middle_dout_Z[17]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[17]),
	.Y(dout_4_Z[17])
);
defparam \dout_4[17] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[36]  (
	.A(middle_dout_Z[36]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[36]),
	.Y(dout_4_Z[36])
);
defparam \dout_4[36] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[28]  (
	.A(middle_dout_Z[28]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[28]),
	.Y(dout_4_Z[28])
);
defparam \dout_4[28] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[16]  (
	.A(middle_dout_Z[16]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[16]),
	.Y(dout_4_Z[16])
);
defparam \dout_4[16] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[37]  (
	.A(middle_dout_Z[37]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[37]),
	.Y(dout_4_Z[37])
);
defparam \dout_4[37] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[27]  (
	.A(middle_dout_Z[27]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[27]),
	.Y(dout_4_Z[27])
);
defparam \dout_4[27] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[15]  (
	.A(middle_dout_Z[15]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[15]),
	.Y(dout_4_Z[15])
);
defparam \dout_4[15] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[38]  (
	.A(middle_dout_Z[38]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[38]),
	.Y(dout_4_Z[38])
);
defparam \dout_4[38] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[32]  (
	.A(middle_dout_Z[32]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[32]),
	.Y(dout_4_Z[32])
);
defparam \dout_4[32] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[26]  (
	.A(middle_dout_Z[26]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[26]),
	.Y(dout_4_Z[26])
);
defparam \dout_4[26] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[20]  (
	.A(middle_dout_Z[20]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[20]),
	.Y(dout_4_Z[20])
);
defparam \dout_4[20] .INIT=8'hB8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0_1_0 */

module COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_2 (
  UART_RX_Protocol_0_Fifo_Write_Data,
  RDATA_int,
  fifo_MEMWADDR,
  fifo_MEMRADDR,
  Clock_Reset_0_UART_CLOCK,
  full_r_RNIL74B_Y,
  empty_r_RNIPRN01_Y,
  Clock_Reset_0_Main_CLOCK
)
;
input [39:0] UART_RX_Protocol_0_Fifo_Write_Data ;
output [39:0] RDATA_int ;
input [9:0] fifo_MEMWADDR ;
input [9:0] fifo_MEMRADDR ;
input Clock_Reset_0_UART_CLOCK ;
input full_r_RNIL74B_Y ;
input empty_r_RNIPRN01_Y ;
input Clock_Reset_0_Main_CLOCK ;
wire Clock_Reset_0_UART_CLOCK ;
wire full_r_RNIL74B_Y ;
wire empty_r_RNIPRN01_Y ;
wire Clock_Reset_0_Main_CLOCK ;
wire [19:0] COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0_B_DOUT_1;
wire [19:0] COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1_B_DOUT_1;
wire GND ;
wire VCC ;
wire COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0_SB_CORRECT_1 ;
wire COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__0_ ;
wire COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1_SB_CORRECT_1 ;
wire COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__1_ ;
// @73:59
  RAM1K20 COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 (
	.A_ADDR({fifo_MEMRADDR[9:0], GND, GND, GND, GND}),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock_Reset_0_Main_CLOCK),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT(RDATA_int[19:0]),
	.A_WEN({GND, GND}),
	.A_REN(empty_r_RNIPRN01_Y),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({fifo_MEMWADDR[9:0], GND, GND, GND, GND}),
	.B_BLK_EN({full_r_RNIL74B_Y, VCC, VCC}),
	.B_CLK(Clock_Reset_0_UART_CLOCK),
	.B_DIN(UART_RX_Protocol_0_Fifo_Write_Data[19:0]),
	.B_DOUT(COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0_B_DOUT_1[19:0]),
	.B_WEN({VCC, VCC}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0_SB_CORRECT_1),
	.DB_DETECT(COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__0_)
);
defparam COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0.RAMINDEX="core%1024-1024%40-40%SPEED%0%0%TWO-PORT%ECC_EN-0";
// @73:32
  RAM1K20 COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 (
	.A_ADDR({fifo_MEMRADDR[9:0], GND, GND, GND, GND}),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock_Reset_0_Main_CLOCK),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT(RDATA_int[39:20]),
	.A_WEN({GND, GND}),
	.A_REN(empty_r_RNIPRN01_Y),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({fifo_MEMWADDR[9:0], GND, GND, GND, GND}),
	.B_BLK_EN({full_r_RNIL74B_Y, VCC, VCC}),
	.B_CLK(Clock_Reset_0_UART_CLOCK),
	.B_DIN({UART_RX_Protocol_0_Fifo_Write_Data[39], GND, GND, GND, GND, GND, VCC, GND, UART_RX_Protocol_0_Fifo_Write_Data[31:20]}),
	.B_DOUT(COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1_B_DOUT_1[19:0]),
	.B_WEN({VCC, VCC}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1_SB_CORRECT_1),
	.DB_DETECT(COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__1_)
);
defparam COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1.RAMINDEX="core%1024-1024%40-40%SPEED%0%1%TWO-PORT%ECC_EN-0";
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_2 */

module COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_0 (
  fifo_MEMRADDR,
  fifo_MEMWADDR,
  RDATA_int,
  UART_RX_Protocol_0_Fifo_Write_Data,
  Clock_Reset_0_Main_CLOCK,
  empty_r_RNIPRN01_Y,
  full_r_RNIL74B_Y,
  Clock_Reset_0_UART_CLOCK
)
;
input [9:0] fifo_MEMRADDR ;
input [9:0] fifo_MEMWADDR ;
output [39:0] RDATA_int ;
input [39:0] UART_RX_Protocol_0_Fifo_Write_Data ;
input Clock_Reset_0_Main_CLOCK ;
input empty_r_RNIPRN01_Y ;
input full_r_RNIL74B_Y ;
input Clock_Reset_0_UART_CLOCK ;
wire Clock_Reset_0_Main_CLOCK ;
wire empty_r_RNIPRN01_Y ;
wire full_r_RNIL74B_Y ;
wire Clock_Reset_0_UART_CLOCK ;
wire N_1354 ;
wire N_1355 ;
wire N_1356 ;
wire N_1357 ;
wire N_1358 ;
wire N_1359 ;
wire N_1360 ;
wire GND ;
wire VCC ;
// @74:53
  COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_2 L1_asyncnonpipe (
	.UART_RX_Protocol_0_Fifo_Write_Data({UART_RX_Protocol_0_Fifo_Write_Data[39], N_1360, N_1359, N_1358, N_1357, N_1356, N_1355, N_1354, UART_RX_Protocol_0_Fifo_Write_Data[31:0]}),
	.RDATA_int(RDATA_int[39:0]),
	.fifo_MEMWADDR(fifo_MEMWADDR[9:0]),
	.fifo_MEMRADDR(fifo_MEMRADDR[9:0]),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.full_r_RNIL74B_Y(full_r_RNIL74B_Y),
	.empty_r_RNIPRN01_Y(empty_r_RNIPRN01_Y),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_0 */

module COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_2 (
  UART_RX_Protocol_0_Fifo_Write_Data,
  UART_Protocol_1_RX_Fifo_Data,
  Chain_0,
  state_reg_0,
  UART_Protocol_1_RX_FIFO_EMPTY,
  COREFIFO_C0_0_0_FULL,
  Clock_Reset_0_UART_CLOCK,
  memwaddr_r_lcry_cy_Y_0,
  Controler_0_SRC_2_Fifo_Read_Enable,
  Clock_Reset_0_Main_CLOCK,
  dff_arst
)
;
input [39:0] UART_RX_Protocol_0_Fifo_Write_Data ;
output [39:0] UART_Protocol_1_RX_Fifo_Data ;
input Chain_0 ;
input state_reg_0 ;
output UART_Protocol_1_RX_FIFO_EMPTY ;
output COREFIFO_C0_0_0_FULL ;
input Clock_Reset_0_UART_CLOCK ;
output memwaddr_r_lcry_cy_Y_0 ;
input Controler_0_SRC_2_Fifo_Read_Enable ;
input Clock_Reset_0_Main_CLOCK ;
input dff_arst ;
wire Chain_0 ;
wire state_reg_0 ;
wire UART_Protocol_1_RX_FIFO_EMPTY ;
wire COREFIFO_C0_0_0_FULL ;
wire Clock_Reset_0_UART_CLOCK ;
wire memwaddr_r_lcry_cy_Y_0 ;
wire Controler_0_SRC_2_Fifo_Read_Enable ;
wire Clock_Reset_0_Main_CLOCK ;
wire dff_arst ;
wire [39:0] RDATA_r_Z;
wire [39:0] RDATA_int;
wire [38:14] int_MEMRD_fwft_1_Z;
wire [11:2] int_MEMRD_fwft_1_i_m2_0;
wire [1:1] int_MEMRD_fwft_1_i_m2_Z;
wire [9:0] fifo_MEMRADDR;
wire [9:0] fifo_MEMWADDR;
wire RE_d1_Z ;
wire VCC ;
wire GND ;
wire REN_d1_Z ;
wire empty_r_RNIPRN01_Y ;
wire re_set_Z ;
wire N_871_i ;
wire N_56_i ;
wire N_891 ;
wire N_115 ;
wire N_116 ;
wire N_117 ;
wire N_125 ;
wire N_126 ;
wire N_129 ;
wire middle_valid ;
wire fifo_valid ;
wire full_r_RNIL74B_Y ;
wire EMPTY1 ;
wire N_1361 ;
wire N_1362 ;
wire N_1363 ;
wire N_1364 ;
wire N_1365 ;
wire N_1366 ;
wire N_1367 ;
// @75:1110
  SLE RE_d1 (
	.Q(RE_d1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(Controler_0_SRC_2_Fifo_Read_Enable),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1110
  SLE REN_d1 (
	.Q(REN_d1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(empty_r_RNIPRN01_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1040
  SLE re_set (
	.Q(re_set_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(REN_d1_Z),
	.EN(N_871_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[6]  (
	.Q(RDATA_r_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[6]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[5]  (
	.Q(RDATA_r_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[5]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[4]  (
	.Q(RDATA_r_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[4]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[3]  (
	.Q(RDATA_r_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[3]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[2]  (
	.Q(RDATA_r_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[2]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[1]  (
	.Q(RDATA_r_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[1]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[0]  (
	.Q(RDATA_r_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[0]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[21]  (
	.Q(RDATA_r_Z[21]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[21]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[20]  (
	.Q(RDATA_r_Z[20]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[20]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[19]  (
	.Q(RDATA_r_Z[19]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[19]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[18]  (
	.Q(RDATA_r_Z[18]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[18]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[17]  (
	.Q(RDATA_r_Z[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[17]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[16]  (
	.Q(RDATA_r_Z[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[16]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[15]  (
	.Q(RDATA_r_Z[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[15]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[14]  (
	.Q(RDATA_r_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[14]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[13]  (
	.Q(RDATA_r_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[13]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[12]  (
	.Q(RDATA_r_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[12]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[11]  (
	.Q(RDATA_r_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[11]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[10]  (
	.Q(RDATA_r_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[10]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[9]  (
	.Q(RDATA_r_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[9]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[8]  (
	.Q(RDATA_r_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[8]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[7]  (
	.Q(RDATA_r_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[7]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[36]  (
	.Q(RDATA_r_Z[36]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[36]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[35]  (
	.Q(RDATA_r_Z[35]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[35]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[34]  (
	.Q(RDATA_r_Z[34]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[34]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[33]  (
	.Q(RDATA_r_Z[33]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[33]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[32]  (
	.Q(RDATA_r_Z[32]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[32]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[31]  (
	.Q(RDATA_r_Z[31]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[31]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[30]  (
	.Q(RDATA_r_Z[30]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[30]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[29]  (
	.Q(RDATA_r_Z[29]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[29]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[28]  (
	.Q(RDATA_r_Z[28]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[28]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[27]  (
	.Q(RDATA_r_Z[27]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[27]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[26]  (
	.Q(RDATA_r_Z[26]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[26]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[25]  (
	.Q(RDATA_r_Z[25]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[25]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[24]  (
	.Q(RDATA_r_Z[24]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[24]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[23]  (
	.Q(RDATA_r_Z[23]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[23]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[22]  (
	.Q(RDATA_r_Z[22]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[22]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[39]  (
	.Q(RDATA_r_Z[39]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[39]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[38]  (
	.Q(RDATA_r_Z[38]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[38]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[37]  (
	.Q(RDATA_r_Z[37]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[37]),
	.EN(N_56_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1139
  CFG4 \int_MEMRD_fwft_1[14]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[14]),
	.C(RDATA_int[14]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[14])
);
defparam \int_MEMRD_fwft_1[14] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[25]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[25]),
	.C(RDATA_int[25]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[25])
);
defparam \int_MEMRD_fwft_1[25] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[24]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[24]),
	.C(RDATA_int[24]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[24])
);
defparam \int_MEMRD_fwft_1[24] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[23]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[23]),
	.C(RDATA_int[23]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[23])
);
defparam \int_MEMRD_fwft_1[23] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[22]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[22]),
	.C(RDATA_int[22]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[22])
);
defparam \int_MEMRD_fwft_1[22] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[19]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[19]),
	.C(RDATA_int[19]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[19])
);
defparam \int_MEMRD_fwft_1[19] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[21]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[21]),
	.C(RDATA_int[21]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[21])
);
defparam \int_MEMRD_fwft_1[21] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[9]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[9]),
	.C(RDATA_int[9]),
	.D(RE_d1_Z),
	.Y(N_891)
);
defparam \int_MEMRD_fwft_1_i_m2[9] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[39]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[39]),
	.C(RDATA_int[39]),
	.D(RE_d1_Z),
	.Y(N_115)
);
defparam \int_MEMRD_fwft_1_i_m2[39] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[13]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[13]),
	.C(RDATA_int[13]),
	.D(RE_d1_Z),
	.Y(N_116)
);
defparam \int_MEMRD_fwft_1_i_m2[13] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[12]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[12]),
	.C(RDATA_int[12]),
	.D(RE_d1_Z),
	.Y(N_117)
);
defparam \int_MEMRD_fwft_1_i_m2[12] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[11]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[11]),
	.C(RDATA_int[11]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_0[11])
);
defparam \int_MEMRD_fwft_1_i_m2[11] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[10]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[10]),
	.C(RDATA_int[10]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_0[10])
);
defparam \int_MEMRD_fwft_1_i_m2[10] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[8]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[8]),
	.C(RDATA_int[8]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_0[8])
);
defparam \int_MEMRD_fwft_1_i_m2[8] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[7]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[7]),
	.C(RDATA_int[7]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_0[7])
);
defparam \int_MEMRD_fwft_1_i_m2[7] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[6]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[6]),
	.C(RDATA_int[6]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_0[6])
);
defparam \int_MEMRD_fwft_1_i_m2[6] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[5]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[5]),
	.C(RDATA_int[5]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_0[5])
);
defparam \int_MEMRD_fwft_1_i_m2[5] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[4]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[4]),
	.C(RDATA_int[4]),
	.D(RE_d1_Z),
	.Y(N_125)
);
defparam \int_MEMRD_fwft_1_i_m2[4] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[3]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[3]),
	.C(RDATA_int[3]),
	.D(RE_d1_Z),
	.Y(N_126)
);
defparam \int_MEMRD_fwft_1_i_m2[3] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[2]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[2]),
	.C(RDATA_int[2]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_0[2])
);
defparam \int_MEMRD_fwft_1_i_m2[2] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[1]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[1]),
	.C(RDATA_int[1]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_Z[1])
);
defparam \int_MEMRD_fwft_1_i_m2[1] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[0]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[0]),
	.C(RDATA_int[0]),
	.D(RE_d1_Z),
	.Y(N_129)
);
defparam \int_MEMRD_fwft_1_i_m2[0] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[33]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[33]),
	.C(RDATA_int[33]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[33])
);
defparam \int_MEMRD_fwft_1[33] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[31]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[31]),
	.C(RDATA_int[31]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[31])
);
defparam \int_MEMRD_fwft_1[31] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[34]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[34]),
	.C(RDATA_int[34]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[34])
);
defparam \int_MEMRD_fwft_1[34] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[30]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[30]),
	.C(RDATA_int[30]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[30])
);
defparam \int_MEMRD_fwft_1[30] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[18]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[18]),
	.C(RDATA_int[18]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[18])
);
defparam \int_MEMRD_fwft_1[18] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[35]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[35]),
	.C(RDATA_int[35]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[35])
);
defparam \int_MEMRD_fwft_1[35] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[29]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[29]),
	.C(RDATA_int[29]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[29])
);
defparam \int_MEMRD_fwft_1[29] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[17]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[17]),
	.C(RDATA_int[17]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[17])
);
defparam \int_MEMRD_fwft_1[17] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[36]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[36]),
	.C(RDATA_int[36]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[36])
);
defparam \int_MEMRD_fwft_1[36] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[28]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[28]),
	.C(RDATA_int[28]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[28])
);
defparam \int_MEMRD_fwft_1[28] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[16]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[16]),
	.C(RDATA_int[16]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[16])
);
defparam \int_MEMRD_fwft_1[16] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[37]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[37]),
	.C(RDATA_int[37]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[37])
);
defparam \int_MEMRD_fwft_1[37] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[27]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[27]),
	.C(RDATA_int[27]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[27])
);
defparam \int_MEMRD_fwft_1[27] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[15]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[15]),
	.C(RDATA_int[15]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[15])
);
defparam \int_MEMRD_fwft_1[15] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[38]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[38]),
	.C(RDATA_int[38]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[38])
);
defparam \int_MEMRD_fwft_1[38] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[32]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[32]),
	.C(RDATA_int[32]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[32])
);
defparam \int_MEMRD_fwft_1[32] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[26]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[26]),
	.C(RDATA_int[26]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[26])
);
defparam \int_MEMRD_fwft_1[26] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[20]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[20]),
	.C(RDATA_int[20]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[20])
);
defparam \int_MEMRD_fwft_1[20] .INIT=16'hF0D8;
// @75:1055
  CFG2 REN_d1_RNI4OUE1 (
	.A(empty_r_RNIPRN01_Y),
	.B(REN_d1_Z),
	.Y(N_56_i)
);
defparam REN_d1_RNI4OUE1.INIT=4'h4;
// @75:1040
  CFG2 re_set_RNO (
	.A(empty_r_RNIPRN01_Y),
	.B(REN_d1_Z),
	.Y(N_871_i)
);
defparam re_set_RNO.INIT=4'h6;
// @75:793
  COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_0 \genblk16.U_corefifo_async  (
	.UART_RX_Protocol_0_Fifo_Write_Data_0(UART_RX_Protocol_0_Fifo_Write_Data[39]),
	.state_reg_0(state_reg_0),
	.fifo_MEMRADDR(fifo_MEMRADDR[9:0]),
	.fifo_MEMWADDR(fifo_MEMWADDR[9:0]),
	.Chain_0(Chain_0),
	.Controler_0_SRC_2_Fifo_Read_Enable(Controler_0_SRC_2_Fifo_Read_Enable),
	.memwaddr_r_lcry_cy_Y_0(memwaddr_r_lcry_cy_Y_0),
	.middle_valid(middle_valid),
	.fifo_valid(fifo_valid),
	.full_r_RNIL74B_Y(full_r_RNIL74B_Y),
	.EMPTY1(EMPTY1),
	.empty_r_RNIPRN01_Y(empty_r_RNIPRN01_Y),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK),
	.dff_arst(dff_arst),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.COREFIFO_C0_0_0_FULL(COREFIFO_C0_0_0_FULL)
);
// @75:984
  COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0_1_0 \genblk17.u_corefifo_fwft  (
	.int_MEMRD_fwft_1(int_MEMRD_fwft_1_Z[38:14]),
	.int_MEMRD_fwft_1_i_m2_0_9(int_MEMRD_fwft_1_i_m2_0[11]),
	.int_MEMRD_fwft_1_i_m2_0_8(int_MEMRD_fwft_1_i_m2_0[10]),
	.int_MEMRD_fwft_1_i_m2_0_6(int_MEMRD_fwft_1_i_m2_0[8]),
	.int_MEMRD_fwft_1_i_m2_0_5(int_MEMRD_fwft_1_i_m2_0[7]),
	.int_MEMRD_fwft_1_i_m2_0_4(int_MEMRD_fwft_1_i_m2_0[6]),
	.int_MEMRD_fwft_1_i_m2_0_3(int_MEMRD_fwft_1_i_m2_0[5]),
	.int_MEMRD_fwft_1_i_m2_0_0(int_MEMRD_fwft_1_i_m2_0[2]),
	.UART_Protocol_1_RX_Fifo_Data(UART_Protocol_1_RX_Fifo_Data[39:0]),
	.int_MEMRD_fwft_1_i_m2_0_d0(int_MEMRD_fwft_1_i_m2_Z[1]),
	.EMPTY1(EMPTY1),
	.Controler_0_SRC_2_Fifo_Read_Enable(Controler_0_SRC_2_Fifo_Read_Enable),
	.N_115(N_115),
	.N_126(N_126),
	.N_125(N_125),
	.N_891(N_891),
	.N_117(N_117),
	.N_116(N_116),
	.N_129(N_129),
	.empty_r_RNIPRN01_Y(empty_r_RNIPRN01_Y),
	.fifo_valid_1z(fifo_valid),
	.middle_valid_1z(middle_valid),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK),
	.dff_arst(dff_arst),
	.UART_Protocol_1_RX_FIFO_EMPTY(UART_Protocol_1_RX_FIFO_EMPTY)
);
// @75:1264
  COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_0 \genblk23.UI_ram_wrapper_1  (
	.fifo_MEMRADDR(fifo_MEMRADDR[9:0]),
	.fifo_MEMWADDR(fifo_MEMWADDR[9:0]),
	.RDATA_int(RDATA_int[39:0]),
	.UART_RX_Protocol_0_Fifo_Write_Data({UART_RX_Protocol_0_Fifo_Write_Data[39], N_1367, N_1366, N_1365, N_1364, N_1363, N_1362, N_1361, UART_RX_Protocol_0_Fifo_Write_Data[31:0]}),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK),
	.empty_r_RNIPRN01_Y(empty_r_RNIPRN01_Y),
	.full_r_RNIL74B_Y(full_r_RNIL74B_Y),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_2 */

module COREFIFO_C0_1_1 (
  state_reg_0,
  Chain_0,
  UART_Protocol_1_RX_Fifo_Data,
  UART_RX_Protocol_0_Fifo_Write_Data,
  dff_arst,
  Clock_Reset_0_Main_CLOCK,
  Controler_0_SRC_2_Fifo_Read_Enable,
  memwaddr_r_lcry_cy_Y_0,
  Clock_Reset_0_UART_CLOCK,
  COREFIFO_C0_0_0_FULL,
  UART_Protocol_1_RX_FIFO_EMPTY
)
;
input state_reg_0 ;
input Chain_0 ;
output [39:0] UART_Protocol_1_RX_Fifo_Data ;
input [39:0] UART_RX_Protocol_0_Fifo_Write_Data ;
input dff_arst ;
input Clock_Reset_0_Main_CLOCK ;
input Controler_0_SRC_2_Fifo_Read_Enable ;
output memwaddr_r_lcry_cy_Y_0 ;
input Clock_Reset_0_UART_CLOCK ;
output COREFIFO_C0_0_0_FULL ;
output UART_Protocol_1_RX_FIFO_EMPTY ;
wire state_reg_0 ;
wire Chain_0 ;
wire dff_arst ;
wire Clock_Reset_0_Main_CLOCK ;
wire Controler_0_SRC_2_Fifo_Read_Enable ;
wire memwaddr_r_lcry_cy_Y_0 ;
wire Clock_Reset_0_UART_CLOCK ;
wire COREFIFO_C0_0_0_FULL ;
wire UART_Protocol_1_RX_FIFO_EMPTY ;
wire N_1368 ;
wire N_1369 ;
wire N_1370 ;
wire N_1371 ;
wire N_1372 ;
wire N_1373 ;
wire N_1374 ;
wire GND ;
wire VCC ;
// @76:149
  COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_2 COREFIFO_C0_0 (
	.UART_RX_Protocol_0_Fifo_Write_Data({UART_RX_Protocol_0_Fifo_Write_Data[39], N_1374, N_1373, N_1372, N_1371, N_1370, N_1369, N_1368, UART_RX_Protocol_0_Fifo_Write_Data[31:0]}),
	.UART_Protocol_1_RX_Fifo_Data(UART_Protocol_1_RX_Fifo_Data[39:0]),
	.Chain_0(Chain_0),
	.state_reg_0(state_reg_0),
	.UART_Protocol_1_RX_FIFO_EMPTY(UART_Protocol_1_RX_FIFO_EMPTY),
	.COREFIFO_C0_0_0_FULL(COREFIFO_C0_0_0_FULL),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.memwaddr_r_lcry_cy_Y_0(memwaddr_r_lcry_cy_Y_0),
	.Controler_0_SRC_2_Fifo_Read_Enable(Controler_0_SRC_2_Fifo_Read_Enable),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK),
	.dff_arst(dff_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_1_1 */

module COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_0 (
  wptr_gray_sync,
  wptr_bin_sync_0,
  wptr_gray,
  Chain_0,
  Clock_Reset_0_UART_CLOCK
)
;
output [9:0] wptr_gray_sync ;
output wptr_bin_sync_0 ;
input [10:0] wptr_gray ;
input Chain_0 ;
input Clock_Reset_0_UART_CLOCK ;
wire wptr_bin_sync_0 ;
wire Chain_0 ;
wire Clock_Reset_0_UART_CLOCK ;
wire [10:0] shift_reg_Z;
wire VCC ;
wire GND ;
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[10]  (
	.Q(shift_reg_Z[10]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[9]  (
	.Q(shift_reg_Z[9]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[8]  (
	.Q(shift_reg_Z[8]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[7]  (
	.Q(shift_reg_Z[7]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[6]  (
	.Q(shift_reg_Z[6]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[5]  (
	.Q(shift_reg_Z[5]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[4]  (
	.Q(shift_reg_Z[4]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[3]  (
	.Q(shift_reg_Z[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[2]  (
	.Q(shift_reg_Z[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[1]  (
	.Q(shift_reg_Z[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[0]  (
	.Q(shift_reg_Z[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][10]  (
	.Q(wptr_bin_sync_0),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][9]  (
	.Q(wptr_gray_sync[9]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][8]  (
	.Q(wptr_gray_sync[8]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][7]  (
	.Q(wptr_gray_sync[7]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][6]  (
	.Q(wptr_gray_sync[6]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][5]  (
	.Q(wptr_gray_sync[5]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][4]  (
	.Q(wptr_gray_sync[4]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][3]  (
	.Q(wptr_gray_sync[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][2]  (
	.Q(wptr_gray_sync[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][1]  (
	.Q(wptr_gray_sync[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][0]  (
	.Q(wptr_gray_sync[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_0 */

module COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_5 (
  wptr_bin_sync,
  wptr_gray_sync
)
;
inout [10:0] wptr_bin_sync /* synthesis syn_tristate = 1 */ ;
input [9:0] wptr_gray_sync ;
wire GND ;
wire VCC ;
// @70:74
  CFG4 \bin_out_11_0_a2[1]  (
	.A(wptr_gray_sync[3]),
	.B(wptr_bin_sync[4]),
	.C(wptr_gray_sync[2]),
	.D(wptr_gray_sync[1]),
	.Y(wptr_bin_sync[1])
);
defparam \bin_out_11_0_a2[1] .INIT=16'h6996;
// @70:74
  CFG3 \bin_out_10_0_a2[2]  (
	.A(wptr_gray_sync[2]),
	.B(wptr_gray_sync[3]),
	.C(wptr_bin_sync[4]),
	.Y(wptr_bin_sync[2])
);
defparam \bin_out_10_0_a2[2] .INIT=8'h96;
// @70:74
  CFG4 \bin_out_8_0_a2[4]  (
	.A(wptr_gray_sync[6]),
	.B(wptr_bin_sync[7]),
	.C(wptr_gray_sync[4]),
	.D(wptr_gray_sync[5]),
	.Y(wptr_bin_sync[4])
);
defparam \bin_out_8_0_a2[4] .INIT=16'h6996;
// @70:74
  CFG3 \bin_out_7_0_a2[5]  (
	.A(wptr_gray_sync[5]),
	.B(wptr_gray_sync[6]),
	.C(wptr_bin_sync[7]),
	.Y(wptr_bin_sync[5])
);
defparam \bin_out_7_0_a2[5] .INIT=8'h96;
// @70:74
  CFG4 \bin_out_5_0_a2[7]  (
	.A(wptr_gray_sync[9]),
	.B(wptr_bin_sync[10]),
	.C(wptr_gray_sync[7]),
	.D(wptr_gray_sync[8]),
	.Y(wptr_bin_sync[7])
);
defparam \bin_out_5_0_a2[7] .INIT=16'h6996;
// @70:74
  CFG3 \bin_out_4_i_o2[8]  (
	.A(wptr_gray_sync[8]),
	.B(wptr_gray_sync[9]),
	.C(wptr_bin_sync[10]),
	.Y(wptr_bin_sync[8])
);
defparam \bin_out_4_i_o2[8] .INIT=8'h96;
// @70:74
  CFG2 \bin_out_1_1_i_o2[0]  (
	.A(wptr_bin_sync[10]),
	.B(wptr_gray_sync[9]),
	.Y(wptr_bin_sync[9])
);
defparam \bin_out_1_1_i_o2[0] .INIT=4'h6;
// @70:74
  CFG2 \bin_out_6_0_a2[6]  (
	.A(wptr_bin_sync[7]),
	.B(wptr_gray_sync[6]),
	.Y(wptr_bin_sync[6])
);
defparam \bin_out_6_0_a2[6] .INIT=4'h6;
// @70:74
  CFG2 \bin_out_1_9_0_a2[0]  (
	.A(wptr_bin_sync[4]),
	.B(wptr_gray_sync[3]),
	.Y(wptr_bin_sync[3])
);
defparam \bin_out_1_9_0_a2[0] .INIT=4'h6;
// @70:74
  CFG3 \bin_out_1_0_a2[0]  (
	.A(wptr_gray_sync[1]),
	.B(wptr_bin_sync[2]),
	.C(wptr_gray_sync[0]),
	.Y(wptr_bin_sync[0])
);
defparam \bin_out_1_0_a2[0] .INIT=8'h96;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_5 */

module COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_0 (
  rptr_gray_sync_fwft,
  rptr_bin_sync_fwft_0,
  rptr_gray_fwft,
  Clock_Reset_0_Main_CLOCK,
  dff_arst
)
;
output [9:0] rptr_gray_sync_fwft ;
output rptr_bin_sync_fwft_0 ;
input [10:0] rptr_gray_fwft ;
input Clock_Reset_0_Main_CLOCK ;
input dff_arst ;
wire rptr_bin_sync_fwft_0 ;
wire Clock_Reset_0_Main_CLOCK ;
wire dff_arst ;
wire [10:0] shift_reg_Z;
wire VCC ;
wire GND ;
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[3]  (
	.Q(shift_reg_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[2]  (
	.Q(shift_reg_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[1]  (
	.Q(shift_reg_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[0]  (
	.Q(shift_reg_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][7]  (
	.Q(rptr_gray_sync_fwft[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][6]  (
	.Q(rptr_gray_sync_fwft[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][5]  (
	.Q(rptr_gray_sync_fwft[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][4]  (
	.Q(rptr_gray_sync_fwft[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][3]  (
	.Q(rptr_gray_sync_fwft[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][2]  (
	.Q(rptr_gray_sync_fwft[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][1]  (
	.Q(rptr_gray_sync_fwft[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][0]  (
	.Q(rptr_gray_sync_fwft[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[10]  (
	.Q(shift_reg_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[9]  (
	.Q(shift_reg_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[8]  (
	.Q(shift_reg_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[7]  (
	.Q(shift_reg_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[6]  (
	.Q(shift_reg_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[5]  (
	.Q(shift_reg_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[4]  (
	.Q(shift_reg_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][10]  (
	.Q(rptr_bin_sync_fwft_0),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][9]  (
	.Q(rptr_gray_sync_fwft[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][8]  (
	.Q(rptr_gray_sync_fwft[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_0 */

module COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_6 (
  rptr_bin_sync_fwft,
  rptr_gray_sync_fwft
)
;
inout [10:0] rptr_bin_sync_fwft /* synthesis syn_tristate = 1 */ ;
input [9:0] rptr_gray_sync_fwft ;
wire GND ;
wire VCC ;
// @70:74
  CFG4 \bin_out_11_0_a2[1]  (
	.A(rptr_gray_sync_fwft[3]),
	.B(rptr_bin_sync_fwft[4]),
	.C(rptr_gray_sync_fwft[2]),
	.D(rptr_gray_sync_fwft[1]),
	.Y(rptr_bin_sync_fwft[1])
);
defparam \bin_out_11_0_a2[1] .INIT=16'h6996;
// @70:74
  CFG3 \bin_out_10_0_a2[2]  (
	.A(rptr_gray_sync_fwft[2]),
	.B(rptr_gray_sync_fwft[3]),
	.C(rptr_bin_sync_fwft[4]),
	.Y(rptr_bin_sync_fwft[2])
);
defparam \bin_out_10_0_a2[2] .INIT=8'h96;
// @70:74
  CFG4 \bin_out_8_0_a2[4]  (
	.A(rptr_gray_sync_fwft[6]),
	.B(rptr_bin_sync_fwft[7]),
	.C(rptr_gray_sync_fwft[4]),
	.D(rptr_gray_sync_fwft[5]),
	.Y(rptr_bin_sync_fwft[4])
);
defparam \bin_out_8_0_a2[4] .INIT=16'h6996;
// @70:74
  CFG3 \bin_out_7_0_a2[5]  (
	.A(rptr_gray_sync_fwft[5]),
	.B(rptr_gray_sync_fwft[6]),
	.C(rptr_bin_sync_fwft[7]),
	.Y(rptr_bin_sync_fwft[5])
);
defparam \bin_out_7_0_a2[5] .INIT=8'h96;
// @70:74
  CFG4 \bin_out_5_0_a2[7]  (
	.A(rptr_gray_sync_fwft[9]),
	.B(rptr_bin_sync_fwft[10]),
	.C(rptr_gray_sync_fwft[7]),
	.D(rptr_gray_sync_fwft[8]),
	.Y(rptr_bin_sync_fwft[7])
);
defparam \bin_out_5_0_a2[7] .INIT=16'h6996;
// @70:74
  CFG3 \bin_out_4_i_o2[8]  (
	.A(rptr_gray_sync_fwft[8]),
	.B(rptr_gray_sync_fwft[9]),
	.C(rptr_bin_sync_fwft[10]),
	.Y(rptr_bin_sync_fwft[8])
);
defparam \bin_out_4_i_o2[8] .INIT=8'h96;
// @70:74
  CFG2 \bin_out_1_1_i_o2[0]  (
	.A(rptr_bin_sync_fwft[10]),
	.B(rptr_gray_sync_fwft[9]),
	.Y(rptr_bin_sync_fwft[9])
);
defparam \bin_out_1_1_i_o2[0] .INIT=4'h6;
// @70:74
  CFG2 \bin_out_6_0_a2[6]  (
	.A(rptr_bin_sync_fwft[7]),
	.B(rptr_gray_sync_fwft[6]),
	.Y(rptr_bin_sync_fwft[6])
);
defparam \bin_out_6_0_a2[6] .INIT=4'h6;
// @70:74
  CFG2 \bin_out_1_9_0_a2[0]  (
	.A(rptr_bin_sync_fwft[4]),
	.B(rptr_gray_sync_fwft[3]),
	.Y(rptr_bin_sync_fwft[3])
);
defparam \bin_out_1_9_0_a2[0] .INIT=4'h6;
// @70:74
  CFG3 \bin_out_1_0_a2[0]  (
	.A(rptr_gray_sync_fwft[1]),
	.B(rptr_bin_sync_fwft[2]),
	.C(rptr_gray_sync_fwft[0]),
	.Y(rptr_bin_sync_fwft[0])
);
defparam \bin_out_1_0_a2[0] .INIT=8'h96;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_6 */

module COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_2 (
  fifo_MEMRADDR,
  Chain_0,
  fifo_MEMWADDR,
  Diag_Valid_TX,
  Controler_0_DEST_2_Fifo_Write_Enable,
  middle_valid,
  fifo_valid,
  UART_Protocol_1_TX_FIFO_FULL,
  empty_r_RNI3M3V_Y,
  Clock_Reset_0_UART_CLOCK,
  full_r_RNIKLP9_Y,
  Clock_Reset_0_Main_CLOCK,
  dff_arst
)
;
output [9:0] fifo_MEMRADDR ;
input Chain_0 ;
output [9:0] fifo_MEMWADDR ;
input Diag_Valid_TX ;
input Controler_0_DEST_2_Fifo_Write_Enable ;
input middle_valid ;
input fifo_valid ;
output UART_Protocol_1_TX_FIFO_FULL ;
output empty_r_RNI3M3V_Y ;
input Clock_Reset_0_UART_CLOCK ;
output full_r_RNIKLP9_Y ;
input Clock_Reset_0_Main_CLOCK ;
input dff_arst ;
wire Chain_0 ;
wire Diag_Valid_TX ;
wire Controler_0_DEST_2_Fifo_Write_Enable ;
wire middle_valid ;
wire fifo_valid ;
wire UART_Protocol_1_TX_FIFO_FULL ;
wire empty_r_RNI3M3V_Y ;
wire Clock_Reset_0_UART_CLOCK ;
wire full_r_RNIKLP9_Y ;
wire Clock_Reset_0_Main_CLOCK ;
wire dff_arst ;
wire [10:0] rptr_s;
wire [9:0] memwaddr_r_s;
wire [9:0] memraddr_r_s;
wire [10:1] rptr;
wire [10:0] wptr_cmb;
wire [10:1] rptr_fwft_cmb;
wire [10:0] wptr_gray;
wire [9:0] wptr_gray_3_Z;
wire [10:0] rptr_bin_sync2_fwft_Z;
wire [10:0] rptr_bin_sync_fwft;
wire [10:0] rptr_gray_fwft;
wire [9:0] rptr_gray_fwft_3_Z;
wire [10:0] wptr_bin_sync2_Z;
wire [10:0] wptr_bin_sync;
wire [0:0] wptr_bin_sync2_RNIO49F1_Y;
wire [10:1] rdiff_bus_Z;
wire [1:1] rptr_RNIFLEV1_Y;
wire [2:2] rptr_RNI88KF2_Y;
wire [3:3] rptr_RNI3TPV2_Y;
wire [4:4] rptr_RNI0KVF3_Y;
wire [5:5] rptr_RNIVC504_Y;
wire [6:6] rptr_RNI08BG4_Y;
wire [7:7] rptr_RNI35H05_Y;
wire [8:8] rptr_RNI84NG5_Y;
wire [9:9] rptr_RNIF5T06_Y;
wire [0:0] wptr_RNIV1LG_Y;
wire [1:1] wptr_RNIBFGN_Y;
wire [2:2] wptr_RNIOTBU_Y;
wire [3:3] wptr_RNI6D751_Y;
wire [4:4] wptr_RNILT2C1_Y;
wire [5:5] wptr_RNI5FUI1_Y;
wire [6:6] wptr_RNIM1QP1_Y;
wire [7:7] wptr_RNI8LL02_Y;
wire [8:8] wptr_RNIR9H72_Y;
wire [10:10] wptr_RNIBDKG2_FCO;
wire [10:10] wptr_RNIBDKG2_Y;
wire [9:9] wptr_RNIFVCE2_Y;
wire [0:0] rptr_fwft_RNI028S_Y;
wire [1:1] rptr_fwft_RNITR5U_Y;
wire [2:2] rptr_fwft_RNIRM301_Y;
wire [3:3] rptr_fwft_RNIQI121_Y;
wire [4:4] rptr_fwft_RNIQFV31_Y;
wire [5:5] rptr_fwft_RNIRDT51_Y;
wire [6:6] rptr_fwft_RNITCR71_Y;
wire [7:7] rptr_fwft_RNI0DP91_Y;
wire [8:8] rptr_fwft_RNI4ENB1_Y;
wire [10:10] rptr_fwft_RNIMRBT1_FCO;
wire [10:10] rptr_fwft_RNIMRBT1_Y;
wire [9:9] rptr_fwft_RNI9GLD1_Y;
wire [8:8] memraddr_r_RNIR08C_S;
wire [8:8] memraddr_r_RNIR08C_Y;
wire [8:0] memraddr_r_cry;
wire [0:0] memraddr_r_RNIH3NP_Y;
wire [1:1] memraddr_r_RNI87671_Y;
wire [2:2] memraddr_r_RNI0CLK1_Y;
wire [3:3] memraddr_r_RNIPH422_Y;
wire [4:4] memraddr_r_RNIJOJF2_Y;
wire [5:5] memraddr_r_RNIE03T2_Y;
wire [6:6] memraddr_r_RNIA9IA3_Y;
wire [7:7] memraddr_r_RNI7J1O3_Y;
wire [9:9] memraddr_r_RNO_FCO_2;
wire [9:9] memraddr_r_RNO_Y_2;
wire [8:8] memraddr_r_RNI5UG54_Y;
wire [8:8] memwaddr_r_RNID4UC3_S;
wire [8:8] memwaddr_r_RNID4UC3_Y;
wire [8:0] memwaddr_r_cry;
wire [0:0] memwaddr_r_RNIQNO47_Y;
wire [1:1] memwaddr_r_RNI8CJSA_Y;
wire [2:2] memwaddr_r_RNIN1EKE_Y;
wire [3:3] memwaddr_r_RNI7O8CI_Y;
wire [4:4] memwaddr_r_RNIOF34M_Y;
wire [5:5] memwaddr_r_RNIA8URP_Y;
wire [6:6] memwaddr_r_RNIT1PJT_Y;
wire [7:7] memwaddr_r_RNIHSJB11_Y;
wire [9:9] memwaddr_r_RNO_FCO_2;
wire [9:9] memwaddr_r_RNO_Y_2;
wire [8:8] memwaddr_r_RNI6OE351_Y;
wire [10:1] rdiff_bus_fwft_Z;
wire [9:1] rptr_cry;
wire [9:1] rptr_cry_Y;
wire [10:10] rptr_s_FCO;
wire [10:10] rptr_s_Y;
wire [9:0] wptr_gray_sync;
wire [9:0] rptr_gray_sync_fwft;
wire rdiff_bus ;
wire VCC ;
wire GND ;
wire EMPTY1 ;
wire empty_r_4 ;
wire empty_r_fwft ;
wire emptyi_fwft ;
wire full_r_3 ;
wire wptr_cmb_axb_5 ;
wire wptr_cmb_axb_4 ;
wire wptr_cmb_axb_3 ;
wire wptr_cmb_axb_2 ;
wire wptr_cmb_axb_1 ;
wire wptr_cmb_axb_0 ;
wire rptr_fwft_cmb_axb_9 ;
wire empty_r_fwft_RNI49AQ_Y ;
wire rptr_fwft_cmb_axb_8 ;
wire rptr_fwft_cmb_axb_7 ;
wire rptr_fwft_cmb_axb_6 ;
wire rptr_fwft_cmb_axb_5 ;
wire rptr_fwft_cmb_axb_4 ;
wire rptr_fwft_cmb_axb_3 ;
wire rptr_fwft_cmb_axb_2 ;
wire rptr_fwft_cmb_axb_1 ;
wire rptr_fwft_cmb_axb_0 ;
wire rdiff_bus_fwft ;
wire wptr_cmb_axb_10 ;
wire wptr_cmb_axb_9 ;
wire wptr_cmb_axb_8 ;
wire wptr_cmb_axb_7 ;
wire wptr_cmb_axb_6 ;
wire rptr_fwft_cmb_axb_10 ;
wire rdiff_bus_cry_0_cy ;
wire empty_r_RNI3M3V_S ;
wire rdiff_bus_cry_0 ;
wire emptyilt10 ;
wire rdiff_bus_cry_1 ;
wire rdiff_bus_cry_2 ;
wire rdiff_bus_cry_3 ;
wire rdiff_bus_cry_4 ;
wire rdiff_bus_cry_5 ;
wire rdiff_bus_cry_6 ;
wire rdiff_bus_cry_7 ;
wire rdiff_bus_cry_8 ;
wire empty_r10_0_a2_0_RNO_FCO ;
wire empty_r10_0_a2_0_RNO_Y ;
wire rdiff_bus_cry_9 ;
wire wptr_cmb_cry_0_cy ;
wire full_r_RNIKLP9_S ;
wire wptr_cmb_cry_0 ;
wire wptr_cmb_cry_1 ;
wire wptr_cmb_cry_2 ;
wire wptr_cmb_cry_3 ;
wire wptr_cmb_cry_4 ;
wire wptr_cmb_cry_5 ;
wire wptr_cmb_cry_6 ;
wire wptr_cmb_cry_7 ;
wire wptr_cmb_cry_8 ;
wire wptr_cmb_cry_9 ;
wire rptr_fwft_cmb_cry_0_cy ;
wire empty_r_fwft_RNI49AQ_S ;
wire rptr_fwft_cmb_cry_0 ;
wire rptr_fwft_cmb_cry_1 ;
wire rptr_fwft_cmb_cry_2 ;
wire rptr_fwft_cmb_cry_3 ;
wire rptr_fwft_cmb_cry_4 ;
wire rptr_fwft_cmb_cry_5 ;
wire rptr_fwft_cmb_cry_6 ;
wire rptr_fwft_cmb_cry_7 ;
wire rptr_fwft_cmb_cry_8 ;
wire rptr_fwft_cmb_cry_9 ;
wire memraddr_r_cry_cy ;
wire memraddr_r_0_sqmuxa_0_51_a2_i_5 ;
wire memraddr_r_0_sqmuxa_0_51_a2_i_6 ;
wire memwaddr_r_cry_cy ;
wire memwaddr_r_0_sqmuxa_0_37_a2_i_5 ;
wire memwaddr_r_0_sqmuxa_0_37_a2_i_6 ;
wire rdiff_bus_fwft_cry_0_Z ;
wire rdiff_bus_fwft_cry_0_S_2 ;
wire rdiff_bus_fwft_cry_0_Y_2 ;
wire rdiff_bus_fwft_cry_1_Z ;
wire rdiff_bus_fwft_cry_1_Y_2 ;
wire rdiff_bus_fwft_cry_2_Z ;
wire rdiff_bus_fwft_cry_2_Y_2 ;
wire rdiff_bus_fwft_cry_3_Z ;
wire rdiff_bus_fwft_cry_3_Y_2 ;
wire rdiff_bus_fwft_cry_4_Z ;
wire rdiff_bus_fwft_cry_4_Y_2 ;
wire rdiff_bus_fwft_cry_5_Z ;
wire rdiff_bus_fwft_cry_5_Y_2 ;
wire rdiff_bus_fwft_cry_6_Z ;
wire rdiff_bus_fwft_cry_6_Y_2 ;
wire rdiff_bus_fwft_cry_7_Z ;
wire rdiff_bus_fwft_cry_7_Y_2 ;
wire rdiff_bus_fwft_cry_8_Z ;
wire rdiff_bus_fwft_cry_8_Y_2 ;
wire rdiff_bus_fwft_s_10_FCO_2 ;
wire rdiff_bus_fwft_s_10_Y_2 ;
wire rdiff_bus_fwft_cry_9_Z ;
wire rdiff_bus_fwft_cry_9_Y_2 ;
wire wdiff_bus_fwft_cry_0_Z ;
wire wdiff_bus_fwft_cry_0_S_2 ;
wire wdiff_bus_fwft_cry_0_Y_2 ;
wire wdiff_bus_fwft_cry_1_Z ;
wire wdiff_bus_fwft_cry_1_S_2 ;
wire wdiff_bus_fwft_cry_1_Y_2 ;
wire wdiff_bus_fwft_cry_2_Z ;
wire wdiff_bus_fwft_cry_2_S_2 ;
wire wdiff_bus_fwft_cry_2_Y_2 ;
wire wdiff_bus_fwft_cry_3_Z ;
wire wdiff_bus_fwft_cry_3_S_2 ;
wire wdiff_bus_fwft_cry_3_Y_2 ;
wire wdiff_bus_fwft_cry_4_Z ;
wire wdiff_bus_fwft_cry_4_S_2 ;
wire wdiff_bus_fwft_cry_4_Y_2 ;
wire wdiff_bus_fwft_cry_5_Z ;
wire wdiff_bus_fwft_cry_5_S_2 ;
wire wdiff_bus_fwft_cry_5_Y_2 ;
wire wdiff_bus_fwft_cry_6_Z ;
wire wdiff_bus_fwft_cry_6_S_2 ;
wire wdiff_bus_fwft_cry_6_Y_2 ;
wire wdiff_bus_fwft_cry_7_Z ;
wire wdiff_bus_fwft_cry_7_S_2 ;
wire wdiff_bus_fwft_cry_7_Y_2 ;
wire wdiff_bus_fwft_cry_8_Z ;
wire wdiff_bus_fwft_cry_8_S_2 ;
wire wdiff_bus_fwft_cry_8_Y_2 ;
wire wdiff_bus_fwft_s_10_FCO_2 ;
wire wdiff_bus_fwft_s_10_Y_2 ;
wire wdiff_bus_fwft_cry_9_Z ;
wire wdiff_bus_fwft_cry_9_S_2 ;
wire wdiff_bus_fwft_cry_9_Y_2 ;
wire rptr_s_313_FCO ;
wire rptr_s_313_S ;
wire rptr_s_313_Y ;
wire emptyi_fwftlto10_4_Z ;
wire emptyi_fwftlto10_6_Z ;
wire empty_r10_0_a2_0_6 ;
wire empty_r10_0_a2_0_5 ;
wire emptyi_fwftlto10_8_Z ;
wire N_166 ;
wire empty_r_1_sqmuxa ;
wire empty_r9 ;
wire N_3 ;
wire N_2 ;
  CFG1 \genblk10.rptr_RNO[0]  (
	.A(rdiff_bus),
	.Y(rptr_s[0])
);
defparam \genblk10.rptr_RNO[0] .INIT=2'h1;
// @71:823
  SLE \genblk10.memwaddr_r[9]  (
	.Q(fifo_MEMWADDR[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memwaddr_r_s[9]),
	.EN(full_r_RNIKLP9_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[8]  (
	.Q(fifo_MEMWADDR[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memwaddr_r_s[8]),
	.EN(full_r_RNIKLP9_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[7]  (
	.Q(fifo_MEMWADDR[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memwaddr_r_s[7]),
	.EN(full_r_RNIKLP9_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[6]  (
	.Q(fifo_MEMWADDR[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memwaddr_r_s[6]),
	.EN(full_r_RNIKLP9_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[5]  (
	.Q(fifo_MEMWADDR[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memwaddr_r_s[5]),
	.EN(full_r_RNIKLP9_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[4]  (
	.Q(fifo_MEMWADDR[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memwaddr_r_s[4]),
	.EN(full_r_RNIKLP9_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[3]  (
	.Q(fifo_MEMWADDR[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memwaddr_r_s[3]),
	.EN(full_r_RNIKLP9_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[2]  (
	.Q(fifo_MEMWADDR[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memwaddr_r_s[2]),
	.EN(full_r_RNIKLP9_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[1]  (
	.Q(fifo_MEMWADDR[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memwaddr_r_s[1]),
	.EN(full_r_RNIKLP9_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[0]  (
	.Q(fifo_MEMWADDR[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memwaddr_r_s[0]),
	.EN(full_r_RNIKLP9_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[9]  (
	.Q(fifo_MEMRADDR[9]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memraddr_r_s[9]),
	.EN(empty_r_RNI3M3V_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[8]  (
	.Q(fifo_MEMRADDR[8]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memraddr_r_s[8]),
	.EN(empty_r_RNI3M3V_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[7]  (
	.Q(fifo_MEMRADDR[7]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memraddr_r_s[7]),
	.EN(empty_r_RNI3M3V_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[6]  (
	.Q(fifo_MEMRADDR[6]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memraddr_r_s[6]),
	.EN(empty_r_RNI3M3V_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[5]  (
	.Q(fifo_MEMRADDR[5]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memraddr_r_s[5]),
	.EN(empty_r_RNI3M3V_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[4]  (
	.Q(fifo_MEMRADDR[4]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memraddr_r_s[4]),
	.EN(empty_r_RNI3M3V_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[3]  (
	.Q(fifo_MEMRADDR[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memraddr_r_s[3]),
	.EN(empty_r_RNI3M3V_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[2]  (
	.Q(fifo_MEMRADDR[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memraddr_r_s[2]),
	.EN(empty_r_RNI3M3V_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[1]  (
	.Q(fifo_MEMRADDR[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memraddr_r_s[1]),
	.EN(empty_r_RNI3M3V_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[0]  (
	.Q(fifo_MEMRADDR[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memraddr_r_s[0]),
	.EN(empty_r_RNI3M3V_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[10]  (
	.Q(rptr[10]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_s[10]),
	.EN(empty_r_RNI3M3V_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[9]  (
	.Q(rptr[9]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_s[9]),
	.EN(empty_r_RNI3M3V_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[8]  (
	.Q(rptr[8]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_s[8]),
	.EN(empty_r_RNI3M3V_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[7]  (
	.Q(rptr[7]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_s[7]),
	.EN(empty_r_RNI3M3V_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[6]  (
	.Q(rptr[6]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_s[6]),
	.EN(empty_r_RNI3M3V_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[5]  (
	.Q(rptr[5]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_s[5]),
	.EN(empty_r_RNI3M3V_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[4]  (
	.Q(rptr[4]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_s[4]),
	.EN(empty_r_RNI3M3V_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[3]  (
	.Q(rptr[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_s[3]),
	.EN(empty_r_RNI3M3V_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[2]  (
	.Q(rptr[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_s[2]),
	.EN(empty_r_RNI3M3V_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[1]  (
	.Q(rptr[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_s[1]),
	.EN(empty_r_RNI3M3V_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[0]  (
	.Q(rdiff_bus),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_s[0]),
	.EN(empty_r_RNI3M3V_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:717
  SLE \genblk10.empty_r  (
	.Q(EMPTY1),
	.ADn(GND),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(empty_r_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:717
  SLE \genblk10.empty_r_fwft  (
	.Q(empty_r_fwft),
	.ADn(GND),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(emptyi_fwft),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:784
  SLE \genblk10.full_r  (
	.Q(UART_Protocol_1_TX_FIFO_FULL),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(full_r_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[5]  (
	.Q(wptr_cmb_axb_5),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_cmb[5]),
	.EN(full_r_RNIKLP9_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[4]  (
	.Q(wptr_cmb_axb_4),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_cmb[4]),
	.EN(full_r_RNIKLP9_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[3]  (
	.Q(wptr_cmb_axb_3),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_cmb[3]),
	.EN(full_r_RNIKLP9_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[2]  (
	.Q(wptr_cmb_axb_2),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_cmb[2]),
	.EN(full_r_RNIKLP9_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[1]  (
	.Q(wptr_cmb_axb_1),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_cmb[1]),
	.EN(full_r_RNIKLP9_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[0]  (
	.Q(wptr_cmb_axb_0),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_cmb[0]),
	.EN(full_r_RNIKLP9_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[9]  (
	.Q(rptr_fwft_cmb_axb_9),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_fwft_cmb[9]),
	.EN(empty_r_fwft_RNI49AQ_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[8]  (
	.Q(rptr_fwft_cmb_axb_8),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_fwft_cmb[8]),
	.EN(empty_r_fwft_RNI49AQ_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[7]  (
	.Q(rptr_fwft_cmb_axb_7),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_fwft_cmb[7]),
	.EN(empty_r_fwft_RNI49AQ_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[6]  (
	.Q(rptr_fwft_cmb_axb_6),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_fwft_cmb[6]),
	.EN(empty_r_fwft_RNI49AQ_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[5]  (
	.Q(rptr_fwft_cmb_axb_5),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_fwft_cmb[5]),
	.EN(empty_r_fwft_RNI49AQ_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[4]  (
	.Q(rptr_fwft_cmb_axb_4),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_fwft_cmb[4]),
	.EN(empty_r_fwft_RNI49AQ_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[3]  (
	.Q(rptr_fwft_cmb_axb_3),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_fwft_cmb[3]),
	.EN(empty_r_fwft_RNI49AQ_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[2]  (
	.Q(rptr_fwft_cmb_axb_2),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_fwft_cmb[2]),
	.EN(empty_r_fwft_RNI49AQ_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[1]  (
	.Q(rptr_fwft_cmb_axb_1),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_fwft_cmb[1]),
	.EN(empty_r_fwft_RNI49AQ_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[0]  (
	.Q(rptr_fwft_cmb_axb_0),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rdiff_bus_fwft),
	.EN(empty_r_fwft_RNI49AQ_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[10]  (
	.Q(wptr_cmb_axb_10),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_cmb[10]),
	.EN(full_r_RNIKLP9_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[9]  (
	.Q(wptr_cmb_axb_9),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_cmb[9]),
	.EN(full_r_RNIKLP9_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[8]  (
	.Q(wptr_cmb_axb_8),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_cmb[8]),
	.EN(full_r_RNIKLP9_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[7]  (
	.Q(wptr_cmb_axb_7),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_cmb[7]),
	.EN(full_r_RNIKLP9_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[6]  (
	.Q(wptr_cmb_axb_6),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_cmb[6]),
	.EN(full_r_RNIKLP9_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[2]  (
	.Q(wptr_gray[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[1]  (
	.Q(wptr_gray[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray_3_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[0]  (
	.Q(wptr_gray[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray_3_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[10]  (
	.Q(rptr_bin_sync2_fwft_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_bin_sync_fwft[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[9]  (
	.Q(rptr_bin_sync2_fwft_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_bin_sync_fwft[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[8]  (
	.Q(rptr_bin_sync2_fwft_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_bin_sync_fwft[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[7]  (
	.Q(rptr_bin_sync2_fwft_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_bin_sync_fwft[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[6]  (
	.Q(rptr_bin_sync2_fwft_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_bin_sync_fwft[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[5]  (
	.Q(rptr_bin_sync2_fwft_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_bin_sync_fwft[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[4]  (
	.Q(rptr_bin_sync2_fwft_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_bin_sync_fwft[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[3]  (
	.Q(rptr_bin_sync2_fwft_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_bin_sync_fwft[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[2]  (
	.Q(rptr_bin_sync2_fwft_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_bin_sync_fwft[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[1]  (
	.Q(rptr_bin_sync2_fwft_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_bin_sync_fwft[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[0]  (
	.Q(rptr_bin_sync2_fwft_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_bin_sync_fwft[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[10]  (
	.Q(rptr_fwft_cmb_axb_10),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_fwft_cmb[10]),
	.EN(empty_r_fwft_RNI49AQ_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[6]  (
	.Q(rptr_gray_fwft[6]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[5]  (
	.Q(rptr_gray_fwft[5]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[4]  (
	.Q(rptr_gray_fwft[4]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[3]  (
	.Q(rptr_gray_fwft[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft_3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[2]  (
	.Q(rptr_gray_fwft[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[1]  (
	.Q(rptr_gray_fwft[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft_3_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[0]  (
	.Q(rptr_gray_fwft[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft_3_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[10]  (
	.Q(wptr_gray[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_cmb_axb_10),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[9]  (
	.Q(wptr_gray[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray_3_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[8]  (
	.Q(wptr_gray[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[7]  (
	.Q(wptr_gray[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[6]  (
	.Q(wptr_gray[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[5]  (
	.Q(wptr_gray[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[4]  (
	.Q(wptr_gray[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[3]  (
	.Q(wptr_gray[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray_3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[10]  (
	.Q(rptr_gray_fwft[10]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_fwft_cmb_axb_10),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[9]  (
	.Q(rptr_gray_fwft[9]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft_3_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[8]  (
	.Q(rptr_gray_fwft[8]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[7]  (
	.Q(rptr_gray_fwft[7]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[10]  (
	.Q(wptr_bin_sync2_Z[10]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_bin_sync[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[9]  (
	.Q(wptr_bin_sync2_Z[9]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_bin_sync[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[8]  (
	.Q(wptr_bin_sync2_Z[8]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_bin_sync[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[7]  (
	.Q(wptr_bin_sync2_Z[7]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_bin_sync[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[6]  (
	.Q(wptr_bin_sync2_Z[6]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_bin_sync[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[5]  (
	.Q(wptr_bin_sync2_Z[5]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_bin_sync[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[4]  (
	.Q(wptr_bin_sync2_Z[4]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_bin_sync[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[3]  (
	.Q(wptr_bin_sync2_Z[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_bin_sync[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[2]  (
	.Q(wptr_bin_sync2_Z[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_bin_sync[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[1]  (
	.Q(wptr_bin_sync2_Z[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_bin_sync[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[0]  (
	.Q(wptr_bin_sync2_Z[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_bin_sync[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1046
  ARI1 \genblk10.empty_r_RNI3M3V  (
	.FCO(rdiff_bus_cry_0_cy),
	.S(empty_r_RNI3M3V_S),
	.Y(empty_r_RNI3M3V_Y),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk10.empty_r_RNI3M3V .INIT=20'h41500;
// @75:1046
  ARI1 \wptr_bin_sync2_RNIO49F1[0]  (
	.FCO(rdiff_bus_cry_0),
	.S(emptyilt10),
	.Y(wptr_bin_sync2_RNIO49F1_Y[0]),
	.B(wptr_bin_sync2_Z[0]),
	.C(GND),
	.D(GND),
	.A(rdiff_bus),
	.FCI(rdiff_bus_cry_0_cy)
);
defparam \wptr_bin_sync2_RNIO49F1[0] .INIT=20'h5AA55;
// @75:1046
  ARI1 \genblk10.rptr_RNIFLEV1[1]  (
	.FCO(rdiff_bus_cry_1),
	.S(rdiff_bus_Z[1]),
	.Y(rptr_RNIFLEV1_Y[1]),
	.B(wptr_bin_sync2_Z[1]),
	.C(GND),
	.D(GND),
	.A(rptr[1]),
	.FCI(rdiff_bus_cry_0)
);
defparam \genblk10.rptr_RNIFLEV1[1] .INIT=20'h5AA55;
// @75:1046
  ARI1 \genblk10.rptr_RNI88KF2[2]  (
	.FCO(rdiff_bus_cry_2),
	.S(rdiff_bus_Z[2]),
	.Y(rptr_RNI88KF2_Y[2]),
	.B(wptr_bin_sync2_Z[2]),
	.C(GND),
	.D(GND),
	.A(rptr[2]),
	.FCI(rdiff_bus_cry_1)
);
defparam \genblk10.rptr_RNI88KF2[2] .INIT=20'h5AA55;
// @75:1046
  ARI1 \genblk10.rptr_RNI3TPV2[3]  (
	.FCO(rdiff_bus_cry_3),
	.S(rdiff_bus_Z[3]),
	.Y(rptr_RNI3TPV2_Y[3]),
	.B(wptr_bin_sync2_Z[3]),
	.C(GND),
	.D(GND),
	.A(rptr[3]),
	.FCI(rdiff_bus_cry_2)
);
defparam \genblk10.rptr_RNI3TPV2[3] .INIT=20'h5AA55;
// @75:1046
  ARI1 \genblk10.rptr_RNI0KVF3[4]  (
	.FCO(rdiff_bus_cry_4),
	.S(rdiff_bus_Z[4]),
	.Y(rptr_RNI0KVF3_Y[4]),
	.B(wptr_bin_sync2_Z[4]),
	.C(GND),
	.D(GND),
	.A(rptr[4]),
	.FCI(rdiff_bus_cry_3)
);
defparam \genblk10.rptr_RNI0KVF3[4] .INIT=20'h5AA55;
// @75:1046
  ARI1 \genblk10.rptr_RNIVC504[5]  (
	.FCO(rdiff_bus_cry_5),
	.S(rdiff_bus_Z[5]),
	.Y(rptr_RNIVC504_Y[5]),
	.B(wptr_bin_sync2_Z[5]),
	.C(GND),
	.D(GND),
	.A(rptr[5]),
	.FCI(rdiff_bus_cry_4)
);
defparam \genblk10.rptr_RNIVC504[5] .INIT=20'h5AA55;
// @75:1046
  ARI1 \genblk10.rptr_RNI08BG4[6]  (
	.FCO(rdiff_bus_cry_6),
	.S(rdiff_bus_Z[6]),
	.Y(rptr_RNI08BG4_Y[6]),
	.B(wptr_bin_sync2_Z[6]),
	.C(GND),
	.D(GND),
	.A(rptr[6]),
	.FCI(rdiff_bus_cry_5)
);
defparam \genblk10.rptr_RNI08BG4[6] .INIT=20'h5AA55;
// @75:1046
  ARI1 \genblk10.rptr_RNI35H05[7]  (
	.FCO(rdiff_bus_cry_7),
	.S(rdiff_bus_Z[7]),
	.Y(rptr_RNI35H05_Y[7]),
	.B(wptr_bin_sync2_Z[7]),
	.C(GND),
	.D(GND),
	.A(rptr[7]),
	.FCI(rdiff_bus_cry_6)
);
defparam \genblk10.rptr_RNI35H05[7] .INIT=20'h5AA55;
// @75:1046
  ARI1 \genblk10.rptr_RNI84NG5[8]  (
	.FCO(rdiff_bus_cry_8),
	.S(rdiff_bus_Z[8]),
	.Y(rptr_RNI84NG5_Y[8]),
	.B(wptr_bin_sync2_Z[8]),
	.C(GND),
	.D(GND),
	.A(rptr[8]),
	.FCI(rdiff_bus_cry_7)
);
defparam \genblk10.rptr_RNI84NG5[8] .INIT=20'h5AA55;
// @75:1046
  ARI1 \genblk10.empty_r10_0_a2_0_RNO  (
	.FCO(empty_r10_0_a2_0_RNO_FCO),
	.S(rdiff_bus_Z[10]),
	.Y(empty_r10_0_a2_0_RNO_Y),
	.B(rptr[10]),
	.C(wptr_bin_sync2_Z[10]),
	.D(GND),
	.A(VCC),
	.FCI(rdiff_bus_cry_9)
);
defparam \genblk10.empty_r10_0_a2_0_RNO .INIT=20'h49900;
// @75:1046
  ARI1 \genblk10.rptr_RNIF5T06[9]  (
	.FCO(rdiff_bus_cry_9),
	.S(rdiff_bus_Z[9]),
	.Y(rptr_RNIF5T06_Y[9]),
	.B(wptr_bin_sync2_Z[9]),
	.C(GND),
	.D(GND),
	.A(rptr[9]),
	.FCI(rdiff_bus_cry_8)
);
defparam \genblk10.rptr_RNIF5T06[9] .INIT=20'h5AA55;
// @71:281
  ARI1 \genblk10.full_r_RNIKLP9  (
	.FCO(wptr_cmb_cry_0_cy),
	.S(full_r_RNIKLP9_S),
	.Y(full_r_RNIKLP9_Y),
	.B(Controler_0_DEST_2_Fifo_Write_Enable),
	.C(UART_Protocol_1_TX_FIFO_FULL),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk10.full_r_RNIKLP9 .INIT=20'h42200;
// @71:281
  ARI1 \genblk10.wptr_RNIV1LG[0]  (
	.FCO(wptr_cmb_cry_0),
	.S(wptr_cmb[0]),
	.Y(wptr_RNIV1LG_Y[0]),
	.B(wptr_cmb_axb_0),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_0_cy)
);
defparam \genblk10.wptr_RNIV1LG[0] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNIBFGN[1]  (
	.FCO(wptr_cmb_cry_1),
	.S(wptr_cmb[1]),
	.Y(wptr_RNIBFGN_Y[1]),
	.B(wptr_cmb_axb_1),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_0)
);
defparam \genblk10.wptr_RNIBFGN[1] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNIOTBU[2]  (
	.FCO(wptr_cmb_cry_2),
	.S(wptr_cmb[2]),
	.Y(wptr_RNIOTBU_Y[2]),
	.B(wptr_cmb_axb_2),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_1)
);
defparam \genblk10.wptr_RNIOTBU[2] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNI6D751[3]  (
	.FCO(wptr_cmb_cry_3),
	.S(wptr_cmb[3]),
	.Y(wptr_RNI6D751_Y[3]),
	.B(wptr_cmb_axb_3),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_2)
);
defparam \genblk10.wptr_RNI6D751[3] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNILT2C1[4]  (
	.FCO(wptr_cmb_cry_4),
	.S(wptr_cmb[4]),
	.Y(wptr_RNILT2C1_Y[4]),
	.B(wptr_cmb_axb_4),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_3)
);
defparam \genblk10.wptr_RNILT2C1[4] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNI5FUI1[5]  (
	.FCO(wptr_cmb_cry_5),
	.S(wptr_cmb[5]),
	.Y(wptr_RNI5FUI1_Y[5]),
	.B(wptr_cmb_axb_5),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_4)
);
defparam \genblk10.wptr_RNI5FUI1[5] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNIM1QP1[6]  (
	.FCO(wptr_cmb_cry_6),
	.S(wptr_cmb[6]),
	.Y(wptr_RNIM1QP1_Y[6]),
	.B(wptr_cmb_axb_6),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_5)
);
defparam \genblk10.wptr_RNIM1QP1[6] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNI8LL02[7]  (
	.FCO(wptr_cmb_cry_7),
	.S(wptr_cmb[7]),
	.Y(wptr_RNI8LL02_Y[7]),
	.B(wptr_cmb_axb_7),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_6)
);
defparam \genblk10.wptr_RNI8LL02[7] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNIR9H72[8]  (
	.FCO(wptr_cmb_cry_8),
	.S(wptr_cmb[8]),
	.Y(wptr_RNIR9H72_Y[8]),
	.B(wptr_cmb_axb_8),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_7)
);
defparam \genblk10.wptr_RNIR9H72[8] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNIBDKG2[10]  (
	.FCO(wptr_RNIBDKG2_FCO[10]),
	.S(wptr_cmb[10]),
	.Y(wptr_RNIBDKG2_Y[10]),
	.B(wptr_cmb_axb_10),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_9)
);
defparam \genblk10.wptr_RNIBDKG2[10] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNIFVCE2[9]  (
	.FCO(wptr_cmb_cry_9),
	.S(wptr_cmb[9]),
	.Y(wptr_RNIFVCE2_Y[9]),
	.B(wptr_cmb_axb_9),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_8)
);
defparam \genblk10.wptr_RNIFVCE2[9] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.empty_r_fwft_RNI49AQ  (
	.FCO(rptr_fwft_cmb_cry_0_cy),
	.S(empty_r_fwft_RNI49AQ_S),
	.Y(empty_r_fwft_RNI49AQ_Y),
	.B(empty_r_fwft),
	.C(Diag_Valid_TX),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk10.empty_r_fwft_RNI49AQ .INIT=20'h44400;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNI028S[0]  (
	.FCO(rptr_fwft_cmb_cry_0),
	.S(rdiff_bus_fwft),
	.Y(rptr_fwft_RNI028S_Y[0]),
	.B(rptr_fwft_cmb_axb_0),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_0_cy)
);
defparam \genblk10.rptr_fwft_RNI028S[0] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNITR5U[1]  (
	.FCO(rptr_fwft_cmb_cry_1),
	.S(rptr_fwft_cmb[1]),
	.Y(rptr_fwft_RNITR5U_Y[1]),
	.B(rptr_fwft_cmb_axb_1),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_0)
);
defparam \genblk10.rptr_fwft_RNITR5U[1] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNIRM301[2]  (
	.FCO(rptr_fwft_cmb_cry_2),
	.S(rptr_fwft_cmb[2]),
	.Y(rptr_fwft_RNIRM301_Y[2]),
	.B(rptr_fwft_cmb_axb_2),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_1)
);
defparam \genblk10.rptr_fwft_RNIRM301[2] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNIQI121[3]  (
	.FCO(rptr_fwft_cmb_cry_3),
	.S(rptr_fwft_cmb[3]),
	.Y(rptr_fwft_RNIQI121_Y[3]),
	.B(rptr_fwft_cmb_axb_3),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_2)
);
defparam \genblk10.rptr_fwft_RNIQI121[3] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNIQFV31[4]  (
	.FCO(rptr_fwft_cmb_cry_4),
	.S(rptr_fwft_cmb[4]),
	.Y(rptr_fwft_RNIQFV31_Y[4]),
	.B(rptr_fwft_cmb_axb_4),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_3)
);
defparam \genblk10.rptr_fwft_RNIQFV31[4] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNIRDT51[5]  (
	.FCO(rptr_fwft_cmb_cry_5),
	.S(rptr_fwft_cmb[5]),
	.Y(rptr_fwft_RNIRDT51_Y[5]),
	.B(rptr_fwft_cmb_axb_5),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_4)
);
defparam \genblk10.rptr_fwft_RNIRDT51[5] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNITCR71[6]  (
	.FCO(rptr_fwft_cmb_cry_6),
	.S(rptr_fwft_cmb[6]),
	.Y(rptr_fwft_RNITCR71_Y[6]),
	.B(rptr_fwft_cmb_axb_6),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_5)
);
defparam \genblk10.rptr_fwft_RNITCR71[6] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNI0DP91[7]  (
	.FCO(rptr_fwft_cmb_cry_7),
	.S(rptr_fwft_cmb[7]),
	.Y(rptr_fwft_RNI0DP91_Y[7]),
	.B(rptr_fwft_cmb_axb_7),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_6)
);
defparam \genblk10.rptr_fwft_RNI0DP91[7] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNI4ENB1[8]  (
	.FCO(rptr_fwft_cmb_cry_8),
	.S(rptr_fwft_cmb[8]),
	.Y(rptr_fwft_RNI4ENB1_Y[8]),
	.B(rptr_fwft_cmb_axb_8),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_7)
);
defparam \genblk10.rptr_fwft_RNI4ENB1[8] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNIMRBT1[10]  (
	.FCO(rptr_fwft_RNIMRBT1_FCO[10]),
	.S(rptr_fwft_cmb[10]),
	.Y(rptr_fwft_RNIMRBT1_Y[10]),
	.B(rptr_fwft_cmb_axb_10),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_9)
);
defparam \genblk10.rptr_fwft_RNIMRBT1[10] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNI9GLD1[9]  (
	.FCO(rptr_fwft_cmb_cry_9),
	.S(rptr_fwft_cmb[9]),
	.Y(rptr_fwft_RNI9GLD1_Y[9]),
	.B(rptr_fwft_cmb_axb_9),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_8)
);
defparam \genblk10.rptr_fwft_RNI9GLD1[9] .INIT=20'h4AA00;
// @75:793
  ARI1 \genblk10.memraddr_r_RNIR08C[8]  (
	.FCO(memraddr_r_cry_cy),
	.S(memraddr_r_RNIR08C_S[8]),
	.Y(memraddr_r_RNIR08C_Y[8]),
	.B(fifo_MEMRADDR[8]),
	.C(fifo_MEMRADDR[9]),
	.D(memraddr_r_0_sqmuxa_0_51_a2_i_5),
	.A(memraddr_r_0_sqmuxa_0_51_a2_i_6),
	.FCI(VCC)
);
defparam \genblk10.memraddr_r_RNIR08C[8] .INIT=20'h4FFF7;
// @75:793
  ARI1 \genblk10.memraddr_r_RNIH3NP[0]  (
	.FCO(memraddr_r_cry[0]),
	.S(memraddr_r_s[0]),
	.Y(memraddr_r_RNIH3NP_Y[0]),
	.B(fifo_MEMRADDR[0]),
	.C(memraddr_r_RNIR08C_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_cy)
);
defparam \genblk10.memraddr_r_RNIH3NP[0] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNI87671[1]  (
	.FCO(memraddr_r_cry[1]),
	.S(memraddr_r_s[1]),
	.Y(memraddr_r_RNI87671_Y[1]),
	.B(fifo_MEMRADDR[1]),
	.C(memraddr_r_RNIR08C_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[0])
);
defparam \genblk10.memraddr_r_RNI87671[1] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNI0CLK1[2]  (
	.FCO(memraddr_r_cry[2]),
	.S(memraddr_r_s[2]),
	.Y(memraddr_r_RNI0CLK1_Y[2]),
	.B(fifo_MEMRADDR[2]),
	.C(memraddr_r_RNIR08C_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[1])
);
defparam \genblk10.memraddr_r_RNI0CLK1[2] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNIPH422[3]  (
	.FCO(memraddr_r_cry[3]),
	.S(memraddr_r_s[3]),
	.Y(memraddr_r_RNIPH422_Y[3]),
	.B(fifo_MEMRADDR[3]),
	.C(memraddr_r_RNIR08C_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[2])
);
defparam \genblk10.memraddr_r_RNIPH422[3] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNIJOJF2[4]  (
	.FCO(memraddr_r_cry[4]),
	.S(memraddr_r_s[4]),
	.Y(memraddr_r_RNIJOJF2_Y[4]),
	.B(fifo_MEMRADDR[4]),
	.C(memraddr_r_RNIR08C_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[3])
);
defparam \genblk10.memraddr_r_RNIJOJF2[4] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNIE03T2[5]  (
	.FCO(memraddr_r_cry[5]),
	.S(memraddr_r_s[5]),
	.Y(memraddr_r_RNIE03T2_Y[5]),
	.B(fifo_MEMRADDR[5]),
	.C(memraddr_r_RNIR08C_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[4])
);
defparam \genblk10.memraddr_r_RNIE03T2[5] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNIA9IA3[6]  (
	.FCO(memraddr_r_cry[6]),
	.S(memraddr_r_s[6]),
	.Y(memraddr_r_RNIA9IA3_Y[6]),
	.B(fifo_MEMRADDR[6]),
	.C(memraddr_r_RNIR08C_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[5])
);
defparam \genblk10.memraddr_r_RNIA9IA3[6] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNI7J1O3[7]  (
	.FCO(memraddr_r_cry[7]),
	.S(memraddr_r_s[7]),
	.Y(memraddr_r_RNI7J1O3_Y[7]),
	.B(fifo_MEMRADDR[7]),
	.C(memraddr_r_RNIR08C_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[6])
);
defparam \genblk10.memraddr_r_RNI7J1O3[7] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNO[9]  (
	.FCO(memraddr_r_RNO_FCO_2[9]),
	.S(memraddr_r_s[9]),
	.Y(memraddr_r_RNO_Y_2[9]),
	.B(fifo_MEMRADDR[9]),
	.C(memraddr_r_RNIR08C_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[8])
);
defparam \genblk10.memraddr_r_RNO[9] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNI5UG54[8]  (
	.FCO(memraddr_r_cry[8]),
	.S(memraddr_r_s[8]),
	.Y(memraddr_r_RNI5UG54_Y[8]),
	.B(fifo_MEMRADDR[8]),
	.C(memraddr_r_RNIR08C_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[7])
);
defparam \genblk10.memraddr_r_RNI5UG54[8] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memwaddr_r_RNID4UC3[8]  (
	.FCO(memwaddr_r_cry_cy),
	.S(memwaddr_r_RNID4UC3_S[8]),
	.Y(memwaddr_r_RNID4UC3_Y[8]),
	.B(fifo_MEMWADDR[8]),
	.C(fifo_MEMWADDR[9]),
	.D(memwaddr_r_0_sqmuxa_0_37_a2_i_5),
	.A(memwaddr_r_0_sqmuxa_0_37_a2_i_6),
	.FCI(VCC)
);
defparam \genblk10.memwaddr_r_RNID4UC3[8] .INIT=20'h4FFF7;
// @75:793
  ARI1 \genblk10.memwaddr_r_RNIQNO47[0]  (
	.FCO(memwaddr_r_cry[0]),
	.S(memwaddr_r_s[0]),
	.Y(memwaddr_r_RNIQNO47_Y[0]),
	.B(fifo_MEMWADDR[0]),
	.C(memwaddr_r_RNID4UC3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_cy)
);
defparam \genblk10.memwaddr_r_RNIQNO47[0] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memwaddr_r_RNI8CJSA[1]  (
	.FCO(memwaddr_r_cry[1]),
	.S(memwaddr_r_s[1]),
	.Y(memwaddr_r_RNI8CJSA_Y[1]),
	.B(fifo_MEMWADDR[1]),
	.C(memwaddr_r_RNID4UC3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[0])
);
defparam \genblk10.memwaddr_r_RNI8CJSA[1] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memwaddr_r_RNIN1EKE[2]  (
	.FCO(memwaddr_r_cry[2]),
	.S(memwaddr_r_s[2]),
	.Y(memwaddr_r_RNIN1EKE_Y[2]),
	.B(fifo_MEMWADDR[2]),
	.C(memwaddr_r_RNID4UC3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[1])
);
defparam \genblk10.memwaddr_r_RNIN1EKE[2] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memwaddr_r_RNI7O8CI[3]  (
	.FCO(memwaddr_r_cry[3]),
	.S(memwaddr_r_s[3]),
	.Y(memwaddr_r_RNI7O8CI_Y[3]),
	.B(fifo_MEMWADDR[3]),
	.C(memwaddr_r_RNID4UC3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[2])
);
defparam \genblk10.memwaddr_r_RNI7O8CI[3] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memwaddr_r_RNIOF34M[4]  (
	.FCO(memwaddr_r_cry[4]),
	.S(memwaddr_r_s[4]),
	.Y(memwaddr_r_RNIOF34M_Y[4]),
	.B(fifo_MEMWADDR[4]),
	.C(memwaddr_r_RNID4UC3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[3])
);
defparam \genblk10.memwaddr_r_RNIOF34M[4] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memwaddr_r_RNIA8URP[5]  (
	.FCO(memwaddr_r_cry[5]),
	.S(memwaddr_r_s[5]),
	.Y(memwaddr_r_RNIA8URP_Y[5]),
	.B(fifo_MEMWADDR[5]),
	.C(memwaddr_r_RNID4UC3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[4])
);
defparam \genblk10.memwaddr_r_RNIA8URP[5] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memwaddr_r_RNIT1PJT[6]  (
	.FCO(memwaddr_r_cry[6]),
	.S(memwaddr_r_s[6]),
	.Y(memwaddr_r_RNIT1PJT_Y[6]),
	.B(fifo_MEMWADDR[6]),
	.C(memwaddr_r_RNID4UC3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[5])
);
defparam \genblk10.memwaddr_r_RNIT1PJT[6] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memwaddr_r_RNIHSJB11[7]  (
	.FCO(memwaddr_r_cry[7]),
	.S(memwaddr_r_s[7]),
	.Y(memwaddr_r_RNIHSJB11_Y[7]),
	.B(fifo_MEMWADDR[7]),
	.C(memwaddr_r_RNID4UC3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[6])
);
defparam \genblk10.memwaddr_r_RNIHSJB11[7] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memwaddr_r_RNO[9]  (
	.FCO(memwaddr_r_RNO_FCO_2[9]),
	.S(memwaddr_r_s[9]),
	.Y(memwaddr_r_RNO_Y_2[9]),
	.B(fifo_MEMWADDR[9]),
	.C(memwaddr_r_RNID4UC3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[8])
);
defparam \genblk10.memwaddr_r_RNO[9] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memwaddr_r_RNI6OE351[8]  (
	.FCO(memwaddr_r_cry[8]),
	.S(memwaddr_r_s[8]),
	.Y(memwaddr_r_RNI6OE351_Y[8]),
	.B(fifo_MEMWADDR[8]),
	.C(memwaddr_r_RNID4UC3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[7])
);
defparam \genblk10.memwaddr_r_RNI6OE351[8] .INIT=20'h48800;
// @71:395
  ARI1 rdiff_bus_fwft_cry_0 (
	.FCO(rdiff_bus_fwft_cry_0_Z),
	.S(rdiff_bus_fwft_cry_0_S_2),
	.Y(rdiff_bus_fwft_cry_0_Y_2),
	.B(wptr_bin_sync2_Z[0]),
	.C(GND),
	.D(GND),
	.A(rdiff_bus_fwft),
	.FCI(GND)
);
defparam rdiff_bus_fwft_cry_0.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_1 (
	.FCO(rdiff_bus_fwft_cry_1_Z),
	.S(rdiff_bus_fwft_Z[1]),
	.Y(rdiff_bus_fwft_cry_1_Y_2),
	.B(wptr_bin_sync2_Z[1]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[1]),
	.FCI(rdiff_bus_fwft_cry_0_Z)
);
defparam rdiff_bus_fwft_cry_1.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_2 (
	.FCO(rdiff_bus_fwft_cry_2_Z),
	.S(rdiff_bus_fwft_Z[2]),
	.Y(rdiff_bus_fwft_cry_2_Y_2),
	.B(wptr_bin_sync2_Z[2]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[2]),
	.FCI(rdiff_bus_fwft_cry_1_Z)
);
defparam rdiff_bus_fwft_cry_2.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_3 (
	.FCO(rdiff_bus_fwft_cry_3_Z),
	.S(rdiff_bus_fwft_Z[3]),
	.Y(rdiff_bus_fwft_cry_3_Y_2),
	.B(wptr_bin_sync2_Z[3]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[3]),
	.FCI(rdiff_bus_fwft_cry_2_Z)
);
defparam rdiff_bus_fwft_cry_3.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_4 (
	.FCO(rdiff_bus_fwft_cry_4_Z),
	.S(rdiff_bus_fwft_Z[4]),
	.Y(rdiff_bus_fwft_cry_4_Y_2),
	.B(wptr_bin_sync2_Z[4]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[4]),
	.FCI(rdiff_bus_fwft_cry_3_Z)
);
defparam rdiff_bus_fwft_cry_4.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_5 (
	.FCO(rdiff_bus_fwft_cry_5_Z),
	.S(rdiff_bus_fwft_Z[5]),
	.Y(rdiff_bus_fwft_cry_5_Y_2),
	.B(wptr_bin_sync2_Z[5]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[5]),
	.FCI(rdiff_bus_fwft_cry_4_Z)
);
defparam rdiff_bus_fwft_cry_5.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_6 (
	.FCO(rdiff_bus_fwft_cry_6_Z),
	.S(rdiff_bus_fwft_Z[6]),
	.Y(rdiff_bus_fwft_cry_6_Y_2),
	.B(wptr_bin_sync2_Z[6]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[6]),
	.FCI(rdiff_bus_fwft_cry_5_Z)
);
defparam rdiff_bus_fwft_cry_6.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_7 (
	.FCO(rdiff_bus_fwft_cry_7_Z),
	.S(rdiff_bus_fwft_Z[7]),
	.Y(rdiff_bus_fwft_cry_7_Y_2),
	.B(wptr_bin_sync2_Z[7]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[7]),
	.FCI(rdiff_bus_fwft_cry_6_Z)
);
defparam rdiff_bus_fwft_cry_7.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_8 (
	.FCO(rdiff_bus_fwft_cry_8_Z),
	.S(rdiff_bus_fwft_Z[8]),
	.Y(rdiff_bus_fwft_cry_8_Y_2),
	.B(wptr_bin_sync2_Z[8]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[8]),
	.FCI(rdiff_bus_fwft_cry_7_Z)
);
defparam rdiff_bus_fwft_cry_8.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_s_10 (
	.FCO(rdiff_bus_fwft_s_10_FCO_2),
	.S(rdiff_bus_fwft_Z[10]),
	.Y(rdiff_bus_fwft_s_10_Y_2),
	.B(rptr_fwft_cmb[10]),
	.C(wptr_bin_sync2_Z[10]),
	.D(GND),
	.A(VCC),
	.FCI(rdiff_bus_fwft_cry_9_Z)
);
defparam rdiff_bus_fwft_s_10.INIT=20'h49900;
// @71:395
  ARI1 rdiff_bus_fwft_cry_9 (
	.FCO(rdiff_bus_fwft_cry_9_Z),
	.S(rdiff_bus_fwft_Z[9]),
	.Y(rdiff_bus_fwft_cry_9_Y_2),
	.B(wptr_bin_sync2_Z[9]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[9]),
	.FCI(rdiff_bus_fwft_cry_8_Z)
);
defparam rdiff_bus_fwft_cry_9.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_0 (
	.FCO(wdiff_bus_fwft_cry_0_Z),
	.S(wdiff_bus_fwft_cry_0_S_2),
	.Y(wdiff_bus_fwft_cry_0_Y_2),
	.B(rptr_bin_sync2_fwft_Z[0]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[0]),
	.FCI(VCC)
);
defparam wdiff_bus_fwft_cry_0.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_1 (
	.FCO(wdiff_bus_fwft_cry_1_Z),
	.S(wdiff_bus_fwft_cry_1_S_2),
	.Y(wdiff_bus_fwft_cry_1_Y_2),
	.B(rptr_bin_sync2_fwft_Z[1]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[1]),
	.FCI(wdiff_bus_fwft_cry_0_Z)
);
defparam wdiff_bus_fwft_cry_1.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_2 (
	.FCO(wdiff_bus_fwft_cry_2_Z),
	.S(wdiff_bus_fwft_cry_2_S_2),
	.Y(wdiff_bus_fwft_cry_2_Y_2),
	.B(rptr_bin_sync2_fwft_Z[2]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[2]),
	.FCI(wdiff_bus_fwft_cry_1_Z)
);
defparam wdiff_bus_fwft_cry_2.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_3 (
	.FCO(wdiff_bus_fwft_cry_3_Z),
	.S(wdiff_bus_fwft_cry_3_S_2),
	.Y(wdiff_bus_fwft_cry_3_Y_2),
	.B(rptr_bin_sync2_fwft_Z[3]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[3]),
	.FCI(wdiff_bus_fwft_cry_2_Z)
);
defparam wdiff_bus_fwft_cry_3.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_4 (
	.FCO(wdiff_bus_fwft_cry_4_Z),
	.S(wdiff_bus_fwft_cry_4_S_2),
	.Y(wdiff_bus_fwft_cry_4_Y_2),
	.B(rptr_bin_sync2_fwft_Z[4]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[4]),
	.FCI(wdiff_bus_fwft_cry_3_Z)
);
defparam wdiff_bus_fwft_cry_4.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_5 (
	.FCO(wdiff_bus_fwft_cry_5_Z),
	.S(wdiff_bus_fwft_cry_5_S_2),
	.Y(wdiff_bus_fwft_cry_5_Y_2),
	.B(rptr_bin_sync2_fwft_Z[5]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[5]),
	.FCI(wdiff_bus_fwft_cry_4_Z)
);
defparam wdiff_bus_fwft_cry_5.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_6 (
	.FCO(wdiff_bus_fwft_cry_6_Z),
	.S(wdiff_bus_fwft_cry_6_S_2),
	.Y(wdiff_bus_fwft_cry_6_Y_2),
	.B(rptr_bin_sync2_fwft_Z[6]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[6]),
	.FCI(wdiff_bus_fwft_cry_5_Z)
);
defparam wdiff_bus_fwft_cry_6.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_7 (
	.FCO(wdiff_bus_fwft_cry_7_Z),
	.S(wdiff_bus_fwft_cry_7_S_2),
	.Y(wdiff_bus_fwft_cry_7_Y_2),
	.B(rptr_bin_sync2_fwft_Z[7]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[7]),
	.FCI(wdiff_bus_fwft_cry_6_Z)
);
defparam wdiff_bus_fwft_cry_7.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_8 (
	.FCO(wdiff_bus_fwft_cry_8_Z),
	.S(wdiff_bus_fwft_cry_8_S_2),
	.Y(wdiff_bus_fwft_cry_8_Y_2),
	.B(rptr_bin_sync2_fwft_Z[8]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[8]),
	.FCI(wdiff_bus_fwft_cry_7_Z)
);
defparam wdiff_bus_fwft_cry_8.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_s_10 (
	.FCO(wdiff_bus_fwft_s_10_FCO_2),
	.S(full_r_3),
	.Y(wdiff_bus_fwft_s_10_Y_2),
	.B(rptr_bin_sync2_fwft_Z[10]),
	.C(wptr_cmb[10]),
	.D(GND),
	.A(VCC),
	.FCI(wdiff_bus_fwft_cry_9_Z)
);
defparam wdiff_bus_fwft_s_10.INIT=20'h49900;
// @71:396
  ARI1 wdiff_bus_fwft_cry_9 (
	.FCO(wdiff_bus_fwft_cry_9_Z),
	.S(wdiff_bus_fwft_cry_9_S_2),
	.Y(wdiff_bus_fwft_cry_9_Y_2),
	.B(rptr_bin_sync2_fwft_Z[9]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[9]),
	.FCI(wdiff_bus_fwft_cry_8_Z)
);
defparam wdiff_bus_fwft_cry_9.INIT=20'h5AA55;
// @71:686
  ARI1 \genblk10.rptr_s_313  (
	.FCO(rptr_s_313_FCO),
	.S(rptr_s_313_S),
	.Y(rptr_s_313_Y),
	.B(rdiff_bus),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk10.rptr_s_313 .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_cry[1]  (
	.FCO(rptr_cry[1]),
	.S(rptr_s[1]),
	.Y(rptr_cry_Y[1]),
	.B(rptr[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_s_313_FCO)
);
defparam \genblk10.rptr_cry[1] .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_cry[2]  (
	.FCO(rptr_cry[2]),
	.S(rptr_s[2]),
	.Y(rptr_cry_Y[2]),
	.B(rptr[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cry[1])
);
defparam \genblk10.rptr_cry[2] .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_cry[3]  (
	.FCO(rptr_cry[3]),
	.S(rptr_s[3]),
	.Y(rptr_cry_Y[3]),
	.B(rptr[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cry[2])
);
defparam \genblk10.rptr_cry[3] .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_cry[4]  (
	.FCO(rptr_cry[4]),
	.S(rptr_s[4]),
	.Y(rptr_cry_Y[4]),
	.B(rptr[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cry[3])
);
defparam \genblk10.rptr_cry[4] .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_cry[5]  (
	.FCO(rptr_cry[5]),
	.S(rptr_s[5]),
	.Y(rptr_cry_Y[5]),
	.B(rptr[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cry[4])
);
defparam \genblk10.rptr_cry[5] .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_cry[6]  (
	.FCO(rptr_cry[6]),
	.S(rptr_s[6]),
	.Y(rptr_cry_Y[6]),
	.B(rptr[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cry[5])
);
defparam \genblk10.rptr_cry[6] .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_cry[7]  (
	.FCO(rptr_cry[7]),
	.S(rptr_s[7]),
	.Y(rptr_cry_Y[7]),
	.B(rptr[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cry[6])
);
defparam \genblk10.rptr_cry[7] .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_cry[8]  (
	.FCO(rptr_cry[8]),
	.S(rptr_s[8]),
	.Y(rptr_cry_Y[8]),
	.B(rptr[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cry[7])
);
defparam \genblk10.rptr_cry[8] .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_s[10]  (
	.FCO(rptr_s_FCO[10]),
	.S(rptr_s[10]),
	.Y(rptr_s_Y[10]),
	.B(rptr[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cry[9])
);
defparam \genblk10.rptr_s[10] .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_cry[9]  (
	.FCO(rptr_cry[9]),
	.S(rptr_s[9]),
	.Y(rptr_cry_Y[9]),
	.B(rptr[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cry[8])
);
defparam \genblk10.rptr_cry[9] .INIT=20'h4AA00;
// @71:326
  CFG2 emptyi_fwftlto10_4 (
	.A(rdiff_bus_fwft_Z[9]),
	.B(rdiff_bus_fwft_Z[8]),
	.Y(emptyi_fwftlto10_4_Z)
);
defparam emptyi_fwftlto10_4.INIT=4'h8;
// @71:709
  CFG2 \rptr_gray_fwft_3[0]  (
	.A(rptr_fwft_cmb_axb_1),
	.B(rptr_fwft_cmb_axb_0),
	.Y(rptr_gray_fwft_3_Z[0])
);
defparam \rptr_gray_fwft_3[0] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[1]  (
	.A(rptr_fwft_cmb_axb_1),
	.B(rptr_fwft_cmb_axb_2),
	.Y(rptr_gray_fwft_3_Z[1])
);
defparam \rptr_gray_fwft_3[1] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[2]  (
	.A(rptr_fwft_cmb_axb_2),
	.B(rptr_fwft_cmb_axb_3),
	.Y(rptr_gray_fwft_3_Z[2])
);
defparam \rptr_gray_fwft_3[2] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[3]  (
	.A(rptr_fwft_cmb_axb_3),
	.B(rptr_fwft_cmb_axb_4),
	.Y(rptr_gray_fwft_3_Z[3])
);
defparam \rptr_gray_fwft_3[3] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[4]  (
	.A(rptr_fwft_cmb_axb_4),
	.B(rptr_fwft_cmb_axb_5),
	.Y(rptr_gray_fwft_3_Z[4])
);
defparam \rptr_gray_fwft_3[4] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[5]  (
	.A(rptr_fwft_cmb_axb_5),
	.B(rptr_fwft_cmb_axb_6),
	.Y(rptr_gray_fwft_3_Z[5])
);
defparam \rptr_gray_fwft_3[5] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[6]  (
	.A(rptr_fwft_cmb_axb_6),
	.B(rptr_fwft_cmb_axb_7),
	.Y(rptr_gray_fwft_3_Z[6])
);
defparam \rptr_gray_fwft_3[6] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[7]  (
	.A(rptr_fwft_cmb_axb_7),
	.B(rptr_fwft_cmb_axb_8),
	.Y(rptr_gray_fwft_3_Z[7])
);
defparam \rptr_gray_fwft_3[7] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[8]  (
	.A(rptr_fwft_cmb_axb_8),
	.B(rptr_fwft_cmb_axb_9),
	.Y(rptr_gray_fwft_3_Z[8])
);
defparam \rptr_gray_fwft_3[8] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[9]  (
	.A(rptr_fwft_cmb_axb_9),
	.B(rptr_fwft_cmb_axb_10),
	.Y(rptr_gray_fwft_3_Z[9])
);
defparam \rptr_gray_fwft_3[9] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[0]  (
	.A(wptr_cmb_axb_1),
	.B(wptr_cmb_axb_0),
	.Y(wptr_gray_3_Z[0])
);
defparam \wptr_gray_3[0] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[1]  (
	.A(wptr_cmb_axb_1),
	.B(wptr_cmb_axb_2),
	.Y(wptr_gray_3_Z[1])
);
defparam \wptr_gray_3[1] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[2]  (
	.A(wptr_cmb_axb_2),
	.B(wptr_cmb_axb_3),
	.Y(wptr_gray_3_Z[2])
);
defparam \wptr_gray_3[2] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[3]  (
	.A(wptr_cmb_axb_3),
	.B(wptr_cmb_axb_4),
	.Y(wptr_gray_3_Z[3])
);
defparam \wptr_gray_3[3] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[4]  (
	.A(wptr_cmb_axb_4),
	.B(wptr_cmb_axb_5),
	.Y(wptr_gray_3_Z[4])
);
defparam \wptr_gray_3[4] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[5]  (
	.A(wptr_cmb_axb_5),
	.B(wptr_cmb_axb_6),
	.Y(wptr_gray_3_Z[5])
);
defparam \wptr_gray_3[5] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[6]  (
	.A(wptr_cmb_axb_6),
	.B(wptr_cmb_axb_7),
	.Y(wptr_gray_3_Z[6])
);
defparam \wptr_gray_3[6] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[7]  (
	.A(wptr_cmb_axb_7),
	.B(wptr_cmb_axb_8),
	.Y(wptr_gray_3_Z[7])
);
defparam \wptr_gray_3[7] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[8]  (
	.A(wptr_cmb_axb_8),
	.B(wptr_cmb_axb_9),
	.Y(wptr_gray_3_Z[8])
);
defparam \wptr_gray_3[8] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[9]  (
	.A(wptr_cmb_axb_9),
	.B(wptr_cmb_axb_10),
	.Y(wptr_gray_3_Z[9])
);
defparam \wptr_gray_3[9] .INIT=4'h6;
// @71:326
  CFG4 emptyi_fwftlto10_6 (
	.A(rdiff_bus_fwft_Z[2]),
	.B(rdiff_bus_fwft_Z[3]),
	.C(rdiff_bus_fwft_Z[4]),
	.D(rdiff_bus_fwft_Z[5]),
	.Y(emptyi_fwftlto10_6_Z)
);
defparam emptyi_fwftlto10_6.INIT=16'h8000;
// @71:730
  CFG4 \genblk10.empty_r10_0_a2_0_6  (
	.A(rdiff_bus_Z[5]),
	.B(rdiff_bus_Z[6]),
	.C(rdiff_bus_Z[7]),
	.D(rdiff_bus_Z[8]),
	.Y(empty_r10_0_a2_0_6)
);
defparam \genblk10.empty_r10_0_a2_0_6 .INIT=16'h8000;
// @71:730
  CFG4 \genblk10.empty_r10_0_a2_0_5  (
	.A(rdiff_bus_Z[1]),
	.B(rdiff_bus_Z[2]),
	.C(rdiff_bus_Z[3]),
	.D(rdiff_bus_Z[4]),
	.Y(empty_r10_0_a2_0_5)
);
defparam \genblk10.empty_r10_0_a2_0_5 .INIT=16'h8000;
// @75:793
  CFG4 \genblk10.memwaddr_r_RNIMIIB1[4]  (
	.A(fifo_MEMWADDR[7]),
	.B(fifo_MEMWADDR[6]),
	.C(fifo_MEMWADDR[5]),
	.D(fifo_MEMWADDR[4]),
	.Y(memwaddr_r_0_sqmuxa_0_37_a2_i_6)
);
defparam \genblk10.memwaddr_r_RNIMIIB1[4] .INIT=16'h7FFF;
// @75:793
  CFG4 \genblk10.memwaddr_r_RNI62IB1[0]  (
	.A(fifo_MEMWADDR[3]),
	.B(fifo_MEMWADDR[2]),
	.C(fifo_MEMWADDR[1]),
	.D(fifo_MEMWADDR[0]),
	.Y(memwaddr_r_0_sqmuxa_0_37_a2_i_5)
);
defparam \genblk10.memwaddr_r_RNI62IB1[0] .INIT=16'h7FFF;
// @75:793
  CFG4 \genblk10.memraddr_r_RNI2US4[4]  (
	.A(fifo_MEMRADDR[7]),
	.B(fifo_MEMRADDR[6]),
	.C(fifo_MEMRADDR[5]),
	.D(fifo_MEMRADDR[4]),
	.Y(memraddr_r_0_sqmuxa_0_51_a2_i_6)
);
defparam \genblk10.memraddr_r_RNI2US4[4] .INIT=16'h7FFF;
// @75:793
  CFG4 \genblk10.memraddr_r_RNIIDS4[0]  (
	.A(fifo_MEMRADDR[3]),
	.B(fifo_MEMRADDR[2]),
	.C(fifo_MEMRADDR[1]),
	.D(fifo_MEMRADDR[0]),
	.Y(memraddr_r_0_sqmuxa_0_51_a2_i_5)
);
defparam \genblk10.memraddr_r_RNIIDS4[0] .INIT=16'h7FFF;
// @71:326
  CFG4 emptyi_fwftlto10_8 (
	.A(rdiff_bus_fwft_Z[1]),
	.B(rdiff_bus_fwft_cry_0_Y_2),
	.C(emptyi_fwftlto10_6_Z),
	.D(rdiff_bus_fwft_Z[10]),
	.Y(emptyi_fwftlto10_8_Z)
);
defparam emptyi_fwftlto10_8.INIT=16'h8000;
// @71:730
  CFG4 \genblk10.empty_r10_0_a2_0  (
	.A(rdiff_bus_Z[9]),
	.B(rdiff_bus_Z[10]),
	.C(empty_r10_0_a2_0_5),
	.D(empty_r10_0_a2_0_6),
	.Y(N_166)
);
defparam \genblk10.empty_r10_0_a2_0 .INIT=16'h8000;
// @71:326
  CFG4 emptyi_fwftlto10 (
	.A(rdiff_bus_fwft_Z[6]),
	.B(rdiff_bus_fwft_Z[7]),
	.C(emptyi_fwftlto10_4_Z),
	.D(emptyi_fwftlto10_8_Z),
	.Y(emptyi_fwft)
);
defparam emptyi_fwftlto10.INIT=16'h8000;
// @71:730
  CFG3 \genblk10.empty_r10_0_a2  (
	.A(N_166),
	.B(empty_r_RNI3M3V_Y),
	.C(emptyilt10),
	.Y(empty_r_1_sqmuxa)
);
defparam \genblk10.empty_r10_0_a2 .INIT=8'h02;
// @71:730
  CFG3 \genblk10.empty_r9_0_a2  (
	.A(N_166),
	.B(empty_r_RNI3M3V_Y),
	.C(emptyilt10),
	.Y(empty_r9)
);
defparam \genblk10.empty_r9_0_a2 .INIT=8'h80;
// @71:719
  CFG4 \genblk10.empty_r_4_f0  (
	.A(N_166),
	.B(emptyilt10),
	.C(empty_r_1_sqmuxa),
	.D(empty_r9),
	.Y(empty_r_4)
);
defparam \genblk10.empty_r_4_f0 .INIT=16'h0F08;
// @71:458
  COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_0 Wr_corefifo_NstagesSync (
	.wptr_gray_sync(wptr_gray_sync[9:0]),
	.wptr_bin_sync_0(wptr_bin_sync[10]),
	.wptr_gray(wptr_gray[10:0]),
	.Chain_0(Chain_0),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK)
);
// @71:501
  COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_5 Wr_corefifo_grayToBinConv (
	.wptr_bin_sync(wptr_bin_sync[10:0]),
	.wptr_gray_sync(wptr_gray_sync[9:0])
);
// @71:547
  COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_0 Rd_corefifo_NstagesSync_fwft (
	.rptr_gray_sync_fwft(rptr_gray_sync_fwft[9:0]),
	.rptr_bin_sync_fwft_0(rptr_bin_sync_fwft[10]),
	.rptr_gray_fwft(rptr_gray_fwft[10:0]),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK),
	.dff_arst(dff_arst)
);
// @71:562
  COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_6 Rd_grayToBinConv_fwft (
	.rptr_bin_sync_fwft(rptr_bin_sync_fwft[10:0]),
	.rptr_gray_sync_fwft(rptr_gray_sync_fwft[9:0])
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_2 */

module COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0_0 (
  COREFIFO_C0_0_Q,
  int_MEMRD_fwft_1_i_m2_0,
  int_MEMRD_fwft_1,
  Chain_0,
  Diag_Valid_TX,
  Diag_Valid_RX,
  empty_r_RNI3M3V_Y,
  fifo_valid_1z,
  Clock_Reset_0_UART_CLOCK,
  middle_valid_1z
)
;
output [31:0] COREFIFO_C0_0_Q ;
input [31:20] int_MEMRD_fwft_1_i_m2_0 ;
input [19:0] int_MEMRD_fwft_1 ;
input Chain_0 ;
input Diag_Valid_TX ;
output Diag_Valid_RX ;
input empty_r_RNI3M3V_Y ;
output fifo_valid_1z ;
input Clock_Reset_0_UART_CLOCK ;
output middle_valid_1z ;
wire Chain_0 ;
wire Diag_Valid_TX ;
wire Diag_Valid_RX ;
wire empty_r_RNI3M3V_Y ;
wire fifo_valid_1z ;
wire Clock_Reset_0_UART_CLOCK ;
wire middle_valid_1z ;
wire [31:0] middle_dout_Z;
wire [19:0] dout_4_Z;
wire [31:20] dout_4_i_m2_0;
wire N_18_i ;
wire update_dout_i ;
wire VCC ;
wire update_middle ;
wire un4_fifo_rd_en_0_o2_0 ;
wire GND ;
wire un4_fifo_rd_en_0_2 ;
wire N_90_i ;
wire dout_valid_Z ;
wire N_84 ;
wire N_87 ;
wire N_88 ;
wire N_89 ;
wire N_7 ;
wire N_6 ;
  CFG1 empty_RNO (
	.A(N_18_i),
	.Y(update_dout_i)
);
defparam empty_RNO.INIT=2'h1;
// @72:280
  SLE middle_valid (
	.Q(middle_valid_1z),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(update_middle),
	.EN(un4_fifo_rd_en_0_o2_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE fifo_valid (
	.Q(fifo_valid_1z),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(empty_r_RNI3M3V_Y),
	.EN(un4_fifo_rd_en_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:206
  SLE empty (
	.Q(Diag_Valid_RX),
	.ADn(GND),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(update_dout_i),
	.EN(N_90_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE dout_valid (
	.Q(dout_valid_Z),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_18_i),
	.EN(N_90_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[4]  (
	.Q(middle_dout_Z[4]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1[4]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[3]  (
	.Q(middle_dout_Z[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1[3]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[2]  (
	.Q(middle_dout_Z[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1[2]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[1]  (
	.Q(middle_dout_Z[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1[1]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[0]  (
	.Q(middle_dout_Z[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1[0]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[19]  (
	.Q(middle_dout_Z[19]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1[19]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[18]  (
	.Q(middle_dout_Z[18]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1[18]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[17]  (
	.Q(middle_dout_Z[17]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1[17]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[16]  (
	.Q(middle_dout_Z[16]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1[16]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[15]  (
	.Q(middle_dout_Z[15]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1[15]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[14]  (
	.Q(middle_dout_Z[14]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1[14]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[13]  (
	.Q(middle_dout_Z[13]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1[13]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[12]  (
	.Q(middle_dout_Z[12]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1[12]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[11]  (
	.Q(middle_dout_Z[11]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1[11]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[10]  (
	.Q(middle_dout_Z[10]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1[10]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[9]  (
	.Q(middle_dout_Z[9]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1[9]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[8]  (
	.Q(middle_dout_Z[8]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1[8]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[7]  (
	.Q(middle_dout_Z[7]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1[7]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[6]  (
	.Q(middle_dout_Z[6]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1[6]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[5]  (
	.Q(middle_dout_Z[5]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1[5]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[2]  (
	.Q(COREFIFO_C0_0_Q[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_Z[2]),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[1]  (
	.Q(COREFIFO_C0_0_Q[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_Z[1]),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[0]  (
	.Q(COREFIFO_C0_0_Q[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_Z[0]),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[31]  (
	.Q(middle_dout_Z[31]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2_0[31]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[30]  (
	.Q(middle_dout_Z[30]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2_0[30]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[29]  (
	.Q(middle_dout_Z[29]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2_0[29]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[28]  (
	.Q(middle_dout_Z[28]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2_0[28]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[27]  (
	.Q(middle_dout_Z[27]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2_0[27]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[26]  (
	.Q(middle_dout_Z[26]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2_0[26]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[25]  (
	.Q(middle_dout_Z[25]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2_0[25]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[24]  (
	.Q(middle_dout_Z[24]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2_0[24]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[23]  (
	.Q(middle_dout_Z[23]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2_0[23]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[22]  (
	.Q(middle_dout_Z[22]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2_0[22]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[21]  (
	.Q(middle_dout_Z[21]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2_0[21]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[20]  (
	.Q(middle_dout_Z[20]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2_0[20]),
	.EN(update_middle),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[17]  (
	.Q(COREFIFO_C0_0_Q[17]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_Z[17]),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[16]  (
	.Q(COREFIFO_C0_0_Q[16]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_Z[16]),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[15]  (
	.Q(COREFIFO_C0_0_Q[15]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_Z[15]),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[14]  (
	.Q(COREFIFO_C0_0_Q[14]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_Z[14]),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[13]  (
	.Q(COREFIFO_C0_0_Q[13]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_Z[13]),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[12]  (
	.Q(COREFIFO_C0_0_Q[12]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_Z[12]),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[11]  (
	.Q(COREFIFO_C0_0_Q[11]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_Z[11]),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[10]  (
	.Q(COREFIFO_C0_0_Q[10]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_Z[10]),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[9]  (
	.Q(COREFIFO_C0_0_Q[9]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_Z[9]),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[8]  (
	.Q(COREFIFO_C0_0_Q[8]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_Z[8]),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[7]  (
	.Q(COREFIFO_C0_0_Q[7]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_Z[7]),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[6]  (
	.Q(COREFIFO_C0_0_Q[6]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_Z[6]),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[5]  (
	.Q(COREFIFO_C0_0_Q[5]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_Z[5]),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[4]  (
	.Q(COREFIFO_C0_0_Q[4]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_Z[4]),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[3]  (
	.Q(COREFIFO_C0_0_Q[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_Z[3]),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[31]  (
	.Q(COREFIFO_C0_0_Q[31]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_i_m2_0[31]),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[30]  (
	.Q(COREFIFO_C0_0_Q[30]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_i_m2_0[30]),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[29]  (
	.Q(COREFIFO_C0_0_Q[29]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_i_m2_0[29]),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[28]  (
	.Q(COREFIFO_C0_0_Q[28]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_i_m2_0[28]),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[27]  (
	.Q(COREFIFO_C0_0_Q[27]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_i_m2_0[27]),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[26]  (
	.Q(COREFIFO_C0_0_Q[26]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_84),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[25]  (
	.Q(COREFIFO_C0_0_Q[25]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_i_m2_0[25]),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[24]  (
	.Q(COREFIFO_C0_0_Q[24]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_i_m2_0[24]),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[23]  (
	.Q(COREFIFO_C0_0_Q[23]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_87),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[22]  (
	.Q(COREFIFO_C0_0_Q[22]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_88),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[21]  (
	.Q(COREFIFO_C0_0_Q[21]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_89),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[20]  (
	.Q(COREFIFO_C0_0_Q[20]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_i_m2_0[20]),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[19]  (
	.Q(COREFIFO_C0_0_Q[19]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_Z[19]),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[18]  (
	.Q(COREFIFO_C0_0_Q[18]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_Z[18]),
	.EN(N_18_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:88
  CFG3 un4_fifo_rd_en_0 (
	.A(update_middle),
	.B(N_18_i),
	.C(empty_r_RNI3M3V_Y),
	.Y(un4_fifo_rd_en_0_2)
);
defparam un4_fifo_rd_en_0.INIT=8'hFE;
// @72:187
  CFG3 update_middle_0_0_0_a2 (
	.A(fifo_valid_1z),
	.B(middle_valid_1z),
	.C(N_18_i),
	.Y(update_middle)
);
defparam update_middle_0_0_0_a2.INIT=8'h82;
// @72:206
  CFG2 dout_valid_RNIMFF02 (
	.A(N_18_i),
	.B(Diag_Valid_TX),
	.Y(N_90_i)
);
defparam dout_valid_RNIMFF02.INIT=4'hE;
// @72:88
  CFG2 un4_fifo_rd_en_0_o2 (
	.A(update_middle),
	.B(N_18_i),
	.Y(un4_fifo_rd_en_0_o2_0)
);
defparam un4_fifo_rd_en_0_o2.INIT=4'hE;
// @72:281
  CFG4 dout_valid_RNIUR6I1 (
	.A(fifo_valid_1z),
	.B(dout_valid_Z),
	.C(middle_valid_1z),
	.D(Diag_Valid_TX),
	.Y(N_18_i)
);
defparam dout_valid_RNIUR6I1.INIT=16'hFA32;
// @72:281
  CFG3 \dout_4[19]  (
	.A(middle_dout_Z[19]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[19]),
	.Y(dout_4_Z[19])
);
defparam \dout_4[19] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[18]  (
	.A(middle_dout_Z[18]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[18]),
	.Y(dout_4_Z[18])
);
defparam \dout_4[18] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[17]  (
	.A(middle_dout_Z[17]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[17]),
	.Y(dout_4_Z[17])
);
defparam \dout_4[17] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[16]  (
	.A(middle_dout_Z[16]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[16]),
	.Y(dout_4_Z[16])
);
defparam \dout_4[16] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[15]  (
	.A(middle_dout_Z[15]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[15]),
	.Y(dout_4_Z[15])
);
defparam \dout_4[15] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[14]  (
	.A(middle_dout_Z[14]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[14]),
	.Y(dout_4_Z[14])
);
defparam \dout_4[14] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[13]  (
	.A(middle_dout_Z[13]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[13]),
	.Y(dout_4_Z[13])
);
defparam \dout_4[13] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[12]  (
	.A(middle_dout_Z[12]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[12]),
	.Y(dout_4_Z[12])
);
defparam \dout_4[12] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[11]  (
	.A(middle_dout_Z[11]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[11]),
	.Y(dout_4_Z[11])
);
defparam \dout_4[11] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[10]  (
	.A(middle_dout_Z[10]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[10]),
	.Y(dout_4_Z[10])
);
defparam \dout_4[10] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[9]  (
	.A(middle_dout_Z[9]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[9]),
	.Y(dout_4_Z[9])
);
defparam \dout_4[9] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[8]  (
	.A(middle_dout_Z[8]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[8]),
	.Y(dout_4_Z[8])
);
defparam \dout_4[8] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[7]  (
	.A(middle_dout_Z[7]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[7]),
	.Y(dout_4_Z[7])
);
defparam \dout_4[7] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[6]  (
	.A(middle_dout_Z[6]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[6]),
	.Y(dout_4_Z[6])
);
defparam \dout_4[6] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[5]  (
	.A(middle_dout_Z[5]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[5]),
	.Y(dout_4_Z[5])
);
defparam \dout_4[5] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[4]  (
	.A(middle_dout_Z[4]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[4]),
	.Y(dout_4_Z[4])
);
defparam \dout_4[4] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[3]  (
	.A(middle_dout_Z[3]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[3]),
	.Y(dout_4_Z[3])
);
defparam \dout_4[3] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[2]  (
	.A(middle_dout_Z[2]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[2]),
	.Y(dout_4_Z[2])
);
defparam \dout_4[2] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[1]  (
	.A(middle_dout_Z[1]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[1]),
	.Y(dout_4_Z[1])
);
defparam \dout_4[1] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[0]  (
	.A(middle_dout_Z[0]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[0]),
	.Y(dout_4_Z[0])
);
defparam \dout_4[0] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[20]  (
	.A(middle_dout_Z[20]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2_0[20]),
	.Y(dout_4_i_m2_0[20])
);
defparam \dout_4_i_m2[20] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[21]  (
	.A(middle_dout_Z[21]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2_0[21]),
	.Y(N_89)
);
defparam \dout_4_i_m2[21] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[22]  (
	.A(middle_dout_Z[22]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2_0[22]),
	.Y(N_88)
);
defparam \dout_4_i_m2[22] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[23]  (
	.A(middle_dout_Z[23]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2_0[23]),
	.Y(N_87)
);
defparam \dout_4_i_m2[23] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[24]  (
	.A(middle_dout_Z[24]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2_0[24]),
	.Y(dout_4_i_m2_0[24])
);
defparam \dout_4_i_m2[24] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[25]  (
	.A(middle_dout_Z[25]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2_0[25]),
	.Y(dout_4_i_m2_0[25])
);
defparam \dout_4_i_m2[25] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[26]  (
	.A(middle_dout_Z[26]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2_0[26]),
	.Y(N_84)
);
defparam \dout_4_i_m2[26] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[27]  (
	.A(middle_dout_Z[27]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2_0[27]),
	.Y(dout_4_i_m2_0[27])
);
defparam \dout_4_i_m2[27] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[28]  (
	.A(middle_dout_Z[28]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2_0[28]),
	.Y(dout_4_i_m2_0[28])
);
defparam \dout_4_i_m2[28] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[29]  (
	.A(middle_dout_Z[29]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2_0[29]),
	.Y(dout_4_i_m2_0[29])
);
defparam \dout_4_i_m2[29] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[30]  (
	.A(middle_dout_Z[30]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2_0[30]),
	.Y(dout_4_i_m2_0[30])
);
defparam \dout_4_i_m2[30] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[31]  (
	.A(middle_dout_Z[31]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2_0[31]),
	.Y(dout_4_i_m2_0[31])
);
defparam \dout_4_i_m2[31] .INIT=8'hB8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0_0 */

module COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_0 (
  Controler_0_DEST_1_Fifo_Write_Data,
  RDATA_int,
  fifo_MEMWADDR,
  fifo_MEMRADDR,
  Clock_Reset_0_Main_CLOCK,
  full_r_RNIKLP9_Y,
  empty_r_RNI3M3V_Y,
  Clock_Reset_0_UART_CLOCK
)
;
input [39:0] Controler_0_DEST_1_Fifo_Write_Data ;
output [31:0] RDATA_int ;
input [9:0] fifo_MEMWADDR ;
input [9:0] fifo_MEMRADDR ;
input Clock_Reset_0_Main_CLOCK ;
input full_r_RNIKLP9_Y ;
input empty_r_RNI3M3V_Y ;
input Clock_Reset_0_UART_CLOCK ;
wire Clock_Reset_0_Main_CLOCK ;
wire full_r_RNIKLP9_Y ;
wire empty_r_RNI3M3V_Y ;
wire Clock_Reset_0_UART_CLOCK ;
wire [19:0] COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0_B_DOUT_2;
wire [39:32] R_DATA_1;
wire [19:0] COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1_B_DOUT_2;
wire GND ;
wire VCC ;
wire COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0_SB_CORRECT_2 ;
wire COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__0_ ;
wire COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1_SB_CORRECT_2 ;
wire COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__1_ ;
// @73:59
  RAM1K20 COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 (
	.A_ADDR({fifo_MEMRADDR[9:0], GND, GND, GND, GND}),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock_Reset_0_UART_CLOCK),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT(RDATA_int[19:0]),
	.A_WEN({GND, GND}),
	.A_REN(empty_r_RNI3M3V_Y),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({fifo_MEMWADDR[9:0], GND, GND, GND, GND}),
	.B_BLK_EN({full_r_RNIKLP9_Y, VCC, VCC}),
	.B_CLK(Clock_Reset_0_Main_CLOCK),
	.B_DIN(Controler_0_DEST_1_Fifo_Write_Data[19:0]),
	.B_DOUT(COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0_B_DOUT_2[19:0]),
	.B_WEN({VCC, VCC}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0_SB_CORRECT_2),
	.DB_DETECT(COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__0_)
);
defparam COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0.RAMINDEX="core%1024-1024%40-40%SPEED%0%0%TWO-PORT%ECC_EN-0";
// @73:32
  RAM1K20 COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 (
	.A_ADDR({fifo_MEMRADDR[9:0], GND, GND, GND, GND}),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock_Reset_0_UART_CLOCK),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({R_DATA_1[39:32], RDATA_int[31:20]}),
	.A_WEN({GND, GND}),
	.A_REN(empty_r_RNI3M3V_Y),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({fifo_MEMWADDR[9:0], GND, GND, GND, GND}),
	.B_BLK_EN({full_r_RNIKLP9_Y, VCC, VCC}),
	.B_CLK(Clock_Reset_0_Main_CLOCK),
	.B_DIN(Controler_0_DEST_1_Fifo_Write_Data[39:20]),
	.B_DOUT(COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1_B_DOUT_2[19:0]),
	.B_WEN({VCC, VCC}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1_SB_CORRECT_2),
	.DB_DETECT(COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__1_)
);
defparam COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1.RAMINDEX="core%1024-1024%40-40%SPEED%0%1%TWO-PORT%ECC_EN-0";
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_0 */

module COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1 (
  fifo_MEMRADDR,
  fifo_MEMWADDR,
  RDATA_int,
  Controler_0_DEST_1_Fifo_Write_Data,
  Clock_Reset_0_UART_CLOCK,
  empty_r_RNI3M3V_Y,
  full_r_RNIKLP9_Y,
  Clock_Reset_0_Main_CLOCK
)
;
input [9:0] fifo_MEMRADDR ;
input [9:0] fifo_MEMWADDR ;
output [31:0] RDATA_int ;
input [39:0] Controler_0_DEST_1_Fifo_Write_Data ;
input Clock_Reset_0_UART_CLOCK ;
input empty_r_RNI3M3V_Y ;
input full_r_RNIKLP9_Y ;
input Clock_Reset_0_Main_CLOCK ;
wire Clock_Reset_0_UART_CLOCK ;
wire empty_r_RNI3M3V_Y ;
wire full_r_RNIKLP9_Y ;
wire Clock_Reset_0_Main_CLOCK ;
wire GND ;
wire VCC ;
// @74:53
  COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_0 L1_asyncnonpipe (
	.Controler_0_DEST_1_Fifo_Write_Data(Controler_0_DEST_1_Fifo_Write_Data[39:0]),
	.RDATA_int(RDATA_int[31:0]),
	.fifo_MEMWADDR(fifo_MEMWADDR[9:0]),
	.fifo_MEMRADDR(fifo_MEMRADDR[9:0]),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK),
	.full_r_RNIKLP9_Y(full_r_RNIKLP9_Y),
	.empty_r_RNI3M3V_Y(empty_r_RNI3M3V_Y),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1 */

module COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_0 (
  Controler_0_DEST_1_Fifo_Write_Data,
  COREFIFO_C0_0_Q,
  Chain_0,
  Diag_Valid_RX,
  dff_arst,
  Clock_Reset_0_Main_CLOCK,
  UART_Protocol_1_TX_FIFO_FULL,
  Controler_0_DEST_2_Fifo_Write_Enable,
  Diag_Valid_TX,
  Clock_Reset_0_UART_CLOCK
)
;
input [39:0] Controler_0_DEST_1_Fifo_Write_Data ;
output [31:0] COREFIFO_C0_0_Q ;
input Chain_0 ;
output Diag_Valid_RX ;
input dff_arst ;
input Clock_Reset_0_Main_CLOCK ;
output UART_Protocol_1_TX_FIFO_FULL ;
input Controler_0_DEST_2_Fifo_Write_Enable ;
input Diag_Valid_TX ;
input Clock_Reset_0_UART_CLOCK ;
wire Chain_0 ;
wire Diag_Valid_RX ;
wire dff_arst ;
wire Clock_Reset_0_Main_CLOCK ;
wire UART_Protocol_1_TX_FIFO_FULL ;
wire Controler_0_DEST_2_Fifo_Write_Enable ;
wire Diag_Valid_TX ;
wire Clock_Reset_0_UART_CLOCK ;
wire [31:0] RDATA_r_Z;
wire [31:0] RDATA_int;
wire [19:0] int_MEMRD_fwft_1_Z;
wire [31:20] int_MEMRD_fwft_1_i_m2_0;
wire [9:0] fifo_MEMRADDR;
wire [9:0] fifo_MEMWADDR;
wire RE_d1_Z ;
wire VCC ;
wire GND ;
wire REN_d1_Z ;
wire empty_r_RNI3M3V_Y ;
wire re_set_Z ;
wire N_47_i ;
wire N_49_i ;
wire middle_valid ;
wire fifo_valid ;
wire full_r_RNIKLP9_Y ;
// @75:1110
  SLE RE_d1 (
	.Q(RE_d1_Z),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Diag_Valid_TX),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1110
  SLE REN_d1 (
	.Q(REN_d1_Z),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(empty_r_RNI3M3V_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1040
  SLE re_set (
	.Q(re_set_Z),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(REN_d1_Z),
	.EN(N_47_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[6]  (
	.Q(RDATA_r_Z[6]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[6]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[5]  (
	.Q(RDATA_r_Z[5]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[5]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[4]  (
	.Q(RDATA_r_Z[4]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[4]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[3]  (
	.Q(RDATA_r_Z[3]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[3]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[2]  (
	.Q(RDATA_r_Z[2]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[2]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[1]  (
	.Q(RDATA_r_Z[1]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[1]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[0]  (
	.Q(RDATA_r_Z[0]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[0]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[21]  (
	.Q(RDATA_r_Z[21]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[21]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[20]  (
	.Q(RDATA_r_Z[20]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[20]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[19]  (
	.Q(RDATA_r_Z[19]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[19]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[18]  (
	.Q(RDATA_r_Z[18]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[18]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[17]  (
	.Q(RDATA_r_Z[17]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[17]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[16]  (
	.Q(RDATA_r_Z[16]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[16]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[15]  (
	.Q(RDATA_r_Z[15]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[15]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[14]  (
	.Q(RDATA_r_Z[14]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[14]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[13]  (
	.Q(RDATA_r_Z[13]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[13]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[12]  (
	.Q(RDATA_r_Z[12]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[12]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[11]  (
	.Q(RDATA_r_Z[11]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[11]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[10]  (
	.Q(RDATA_r_Z[10]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[10]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[9]  (
	.Q(RDATA_r_Z[9]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[9]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[8]  (
	.Q(RDATA_r_Z[8]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[8]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[7]  (
	.Q(RDATA_r_Z[7]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[7]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[31]  (
	.Q(RDATA_r_Z[31]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[31]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[30]  (
	.Q(RDATA_r_Z[30]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[30]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[29]  (
	.Q(RDATA_r_Z[29]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[29]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[28]  (
	.Q(RDATA_r_Z[28]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[28]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[27]  (
	.Q(RDATA_r_Z[27]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[27]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[26]  (
	.Q(RDATA_r_Z[26]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[26]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[25]  (
	.Q(RDATA_r_Z[25]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[25]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[24]  (
	.Q(RDATA_r_Z[24]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[24]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[23]  (
	.Q(RDATA_r_Z[23]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[23]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[22]  (
	.Q(RDATA_r_Z[22]),
	.ADn(VCC),
	.ALn(Chain_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[22]),
	.EN(N_49_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1139
  CFG4 \int_MEMRD_fwft_1[19]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[19]),
	.C(RDATA_int[19]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[19])
);
defparam \int_MEMRD_fwft_1[19] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[18]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[18]),
	.C(RDATA_int[18]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[18])
);
defparam \int_MEMRD_fwft_1[18] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[17]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[17]),
	.C(RDATA_int[17]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[17])
);
defparam \int_MEMRD_fwft_1[17] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[16]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[16]),
	.C(RDATA_int[16]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[16])
);
defparam \int_MEMRD_fwft_1[16] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[15]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[15]),
	.C(RDATA_int[15]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[15])
);
defparam \int_MEMRD_fwft_1[15] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[14]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[14]),
	.C(RDATA_int[14]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[14])
);
defparam \int_MEMRD_fwft_1[14] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[13]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[13]),
	.C(RDATA_int[13]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[13])
);
defparam \int_MEMRD_fwft_1[13] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[12]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[12]),
	.C(RDATA_int[12]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[12])
);
defparam \int_MEMRD_fwft_1[12] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[11]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[11]),
	.C(RDATA_int[11]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[11])
);
defparam \int_MEMRD_fwft_1[11] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[10]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[10]),
	.C(RDATA_int[10]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[10])
);
defparam \int_MEMRD_fwft_1[10] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[9]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[9]),
	.C(RDATA_int[9]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[9])
);
defparam \int_MEMRD_fwft_1[9] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[8]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[8]),
	.C(RDATA_int[8]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[8])
);
defparam \int_MEMRD_fwft_1[8] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[7]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[7]),
	.C(RDATA_int[7]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[7])
);
defparam \int_MEMRD_fwft_1[7] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[6]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[6]),
	.C(RDATA_int[6]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[6])
);
defparam \int_MEMRD_fwft_1[6] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[5]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[5]),
	.C(RDATA_int[5]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[5])
);
defparam \int_MEMRD_fwft_1[5] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[4]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[4]),
	.C(RDATA_int[4]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[4])
);
defparam \int_MEMRD_fwft_1[4] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[3]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[3]),
	.C(RDATA_int[3]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[3])
);
defparam \int_MEMRD_fwft_1[3] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[2]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[2]),
	.C(RDATA_int[2]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[2])
);
defparam \int_MEMRD_fwft_1[2] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[1]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[1]),
	.C(RDATA_int[1]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[1])
);
defparam \int_MEMRD_fwft_1[1] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[0]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[0]),
	.C(RDATA_int[0]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[0])
);
defparam \int_MEMRD_fwft_1[0] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[20]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[20]),
	.C(RDATA_int[20]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_0[20])
);
defparam \int_MEMRD_fwft_1_i_m2[20] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[21]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[21]),
	.C(RDATA_int[21]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_0[21])
);
defparam \int_MEMRD_fwft_1_i_m2[21] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[22]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[22]),
	.C(RDATA_int[22]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_0[22])
);
defparam \int_MEMRD_fwft_1_i_m2[22] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[23]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[23]),
	.C(RDATA_int[23]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_0[23])
);
defparam \int_MEMRD_fwft_1_i_m2[23] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[24]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[24]),
	.C(RDATA_int[24]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_0[24])
);
defparam \int_MEMRD_fwft_1_i_m2[24] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[25]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[25]),
	.C(RDATA_int[25]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_0[25])
);
defparam \int_MEMRD_fwft_1_i_m2[25] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[26]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[26]),
	.C(RDATA_int[26]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_0[26])
);
defparam \int_MEMRD_fwft_1_i_m2[26] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[27]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[27]),
	.C(RDATA_int[27]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_0[27])
);
defparam \int_MEMRD_fwft_1_i_m2[27] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[28]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[28]),
	.C(RDATA_int[28]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_0[28])
);
defparam \int_MEMRD_fwft_1_i_m2[28] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[29]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[29]),
	.C(RDATA_int[29]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_0[29])
);
defparam \int_MEMRD_fwft_1_i_m2[29] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[30]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[30]),
	.C(RDATA_int[30]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_0[30])
);
defparam \int_MEMRD_fwft_1_i_m2[30] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[31]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[31]),
	.C(RDATA_int[31]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_0[31])
);
defparam \int_MEMRD_fwft_1_i_m2[31] .INIT=16'hF0D8;
// @75:1055
  CFG2 REN_d1_RNIS5PC1 (
	.A(empty_r_RNI3M3V_Y),
	.B(REN_d1_Z),
	.Y(N_49_i)
);
defparam REN_d1_RNIS5PC1.INIT=4'h4;
// @75:1040
  CFG2 re_set_RNO (
	.A(empty_r_RNI3M3V_Y),
	.B(REN_d1_Z),
	.Y(N_47_i)
);
defparam re_set_RNO.INIT=4'h6;
// @75:793
  COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_2 \genblk16.U_corefifo_async  (
	.fifo_MEMRADDR(fifo_MEMRADDR[9:0]),
	.Chain_0(Chain_0),
	.fifo_MEMWADDR(fifo_MEMWADDR[9:0]),
	.Diag_Valid_TX(Diag_Valid_TX),
	.Controler_0_DEST_2_Fifo_Write_Enable(Controler_0_DEST_2_Fifo_Write_Enable),
	.middle_valid(middle_valid),
	.fifo_valid(fifo_valid),
	.UART_Protocol_1_TX_FIFO_FULL(UART_Protocol_1_TX_FIFO_FULL),
	.empty_r_RNI3M3V_Y(empty_r_RNI3M3V_Y),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.full_r_RNIKLP9_Y(full_r_RNIKLP9_Y),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK),
	.dff_arst(dff_arst)
);
// @75:984
  COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0_0 \genblk17.u_corefifo_fwft  (
	.COREFIFO_C0_0_Q(COREFIFO_C0_0_Q[31:0]),
	.int_MEMRD_fwft_1_i_m2_0(int_MEMRD_fwft_1_i_m2_0[31:20]),
	.int_MEMRD_fwft_1(int_MEMRD_fwft_1_Z[19:0]),
	.Chain_0(Chain_0),
	.Diag_Valid_TX(Diag_Valid_TX),
	.Diag_Valid_RX(Diag_Valid_RX),
	.empty_r_RNI3M3V_Y(empty_r_RNI3M3V_Y),
	.fifo_valid_1z(fifo_valid),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.middle_valid_1z(middle_valid)
);
// @75:1264
  COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1 \genblk23.UI_ram_wrapper_1  (
	.fifo_MEMRADDR(fifo_MEMRADDR[9:0]),
	.fifo_MEMWADDR(fifo_MEMWADDR[9:0]),
	.RDATA_int(RDATA_int[31:0]),
	.Controler_0_DEST_1_Fifo_Write_Data(Controler_0_DEST_1_Fifo_Write_Data[39:0]),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.empty_r_RNI3M3V_Y(empty_r_RNI3M3V_Y),
	.full_r_RNIKLP9_Y(full_r_RNIKLP9_Y),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_0 */

module COREFIFO_C0_1_2 (
  Chain_0,
  COREFIFO_C0_0_Q,
  Controler_0_DEST_1_Fifo_Write_Data,
  Clock_Reset_0_UART_CLOCK,
  Diag_Valid_TX,
  Controler_0_DEST_2_Fifo_Write_Enable,
  UART_Protocol_1_TX_FIFO_FULL,
  Clock_Reset_0_Main_CLOCK,
  dff_arst,
  Diag_Valid_RX
)
;
input Chain_0 ;
output [31:0] COREFIFO_C0_0_Q ;
input [39:0] Controler_0_DEST_1_Fifo_Write_Data ;
input Clock_Reset_0_UART_CLOCK ;
input Diag_Valid_TX ;
input Controler_0_DEST_2_Fifo_Write_Enable ;
output UART_Protocol_1_TX_FIFO_FULL ;
input Clock_Reset_0_Main_CLOCK ;
input dff_arst ;
output Diag_Valid_RX ;
wire Chain_0 ;
wire Clock_Reset_0_UART_CLOCK ;
wire Diag_Valid_TX ;
wire Controler_0_DEST_2_Fifo_Write_Enable ;
wire UART_Protocol_1_TX_FIFO_FULL ;
wire Clock_Reset_0_Main_CLOCK ;
wire dff_arst ;
wire Diag_Valid_RX ;
wire GND ;
wire VCC ;
// @76:149
  COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_0 COREFIFO_C0_0 (
	.Controler_0_DEST_1_Fifo_Write_Data(Controler_0_DEST_1_Fifo_Write_Data[39:0]),
	.COREFIFO_C0_0_Q(COREFIFO_C0_0_Q[31:0]),
	.Chain_0(Chain_0),
	.Diag_Valid_RX(Diag_Valid_RX),
	.dff_arst(dff_arst),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK),
	.UART_Protocol_1_TX_FIFO_FULL(UART_Protocol_1_TX_FIFO_FULL),
	.Controler_0_DEST_2_Fifo_Write_Enable(Controler_0_DEST_2_Fifo_Write_Enable),
	.Diag_Valid_TX(Diag_Valid_TX),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_1_2 */

module UART_Protocol_0 (
  Controler_0_DEST_1_Fifo_Write_Data,
  UART_Protocol_1_RX_Fifo_Data,
  Chain_0,
  UART_Protocol_1_TX_FIFO_FULL,
  Controler_0_DEST_2_Fifo_Write_Enable,
  UART_Protocol_1_RX_FIFO_EMPTY,
  Controler_0_SRC_2_Fifo_Read_Enable,
  Clock_Reset_0_Main_CLOCK,
  dff_arst,
  LED_2_c,
  RX_1_c,
  TX_1_c,
  Clock_Reset_0_UART_CLOCK
)
;
input [39:0] Controler_0_DEST_1_Fifo_Write_Data ;
output [39:0] UART_Protocol_1_RX_Fifo_Data ;
input Chain_0 ;
output UART_Protocol_1_TX_FIFO_FULL ;
input Controler_0_DEST_2_Fifo_Write_Enable ;
output UART_Protocol_1_RX_FIFO_EMPTY ;
input Controler_0_SRC_2_Fifo_Read_Enable ;
input Clock_Reset_0_Main_CLOCK ;
input dff_arst ;
output LED_2_c ;
input RX_1_c ;
output TX_1_c ;
input Clock_Reset_0_UART_CLOCK ;
wire Chain_0 ;
wire UART_Protocol_1_TX_FIFO_FULL ;
wire Controler_0_DEST_2_Fifo_Write_Enable ;
wire UART_Protocol_1_RX_FIFO_EMPTY ;
wire Controler_0_SRC_2_Fifo_Read_Enable ;
wire Clock_Reset_0_Main_CLOCK ;
wire dff_arst ;
wire LED_2_c ;
wire RX_1_c ;
wire TX_1_c ;
wire Clock_Reset_0_UART_CLOCK ;
wire [12:12] state_reg_arst_i;
wire [1:1] UART_TX_Data_0_iv_i;
wire [7:0] UART_TX_Protocol_0_UART_TX_Data;
wire [7:0] COREUART_C0_0_DATA_OUT;
wire [31:0] COREFIFO_C0_0_Q;
wire [39:0] UART_RX_Protocol_0_Fifo_Write_Data;
wire [1:1] state_reg;
wire INV_0_Y ;
wire INV_0_Y_i ;
wire OR2_0_Y ;
wire N_206_i ;
wire N_191_i ;
wire N_1345 ;
wire UART_RX_Ready ;
wire COREUART_C0_0_TXRDY ;
wire UART_RX_Protocol_0_UART_RX_OE_N ;
wire N_1346 ;
wire Diag_Valid_RX ;
wire Diag_Valid_TX ;
wire N_1347 ;
wire N_1348 ;
wire N_1349 ;
wire N_1350 ;
wire N_1351 ;
wire N_1352 ;
wire N_1353 ;
wire memwaddr_r_lcry_cy_Y_0 ;
wire COREFIFO_C0_0_0_FULL ;
wire N_1375 ;
wire N_1376 ;
wire N_1377 ;
wire N_1378 ;
wire N_1379 ;
wire N_1380 ;
wire N_1381 ;
wire GND ;
wire VCC ;
  CFG1 INV_0_RNI7V76 (
	.A(INV_0_Y),
	.Y(INV_0_Y_i)
);
defparam INV_0_RNI7V76.INIT=2'h1;
// @83:191
  OR2 OR2_0 (
	.Y(OR2_0_Y),
	.A(N_206_i),
	.B(state_reg_arst_i[12])
);
// @83:171
  INV INV_0 (
	.Y(INV_0_Y),
	.A(N_191_i)
);
// @83:147
  COREUART_C0_0 COREUART_C0_0 (
	.Chain_0(Chain_0),
	.UART_TX_Data_0_iv_i_0(UART_TX_Data_0_iv_i[1]),
	.UART_TX_Protocol_0_UART_TX_Data({UART_TX_Protocol_0_UART_TX_Data[7:2], N_1345, UART_TX_Protocol_0_UART_TX_Data[0]}),
	.COREUART_C0_0_DATA_OUT(COREUART_C0_0_DATA_OUT[7:0]),
	.UART_RX_Ready(UART_RX_Ready),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.INV_0_Y_i(INV_0_Y_i),
	.TX_1_c(TX_1_c),
	.INV_0_Y(INV_0_Y),
	.COREUART_C0_0_TXRDY(COREUART_C0_0_TXRDY),
	.RX_1_c(RX_1_c),
	.UART_RX_Protocol_0_UART_RX_OE_N(UART_RX_Protocol_0_UART_RX_OE_N)
);
// @83:216
  UART_TX_Protocol_Top_0 UART_TX_Protocol_0 (
	.UART_TX_Data_0_iv_i_0(UART_TX_Data_0_iv_i[1]),
	.UART_TX_Protocol_0_UART_TX_Data({UART_TX_Protocol_0_UART_TX_Data[7:2], N_1346, UART_TX_Protocol_0_UART_TX_Data[0]}),
	.COREFIFO_C0_0_Q(COREFIFO_C0_0_Q[31:0]),
	.Chain_0(Chain_0),
	.state_reg_arst_i_0(state_reg_arst_i[12]),
	.N_191_i(N_191_i),
	.COREUART_C0_0_TXRDY(COREUART_C0_0_TXRDY),
	.Diag_Valid_RX(Diag_Valid_RX),
	.Diag_Valid_TX(Diag_Valid_TX),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK)
);
// @83:200
  UART_RX_Protocol_1 UART_RX_Protocol_0 (
	.COREUART_C0_0_DATA_OUT(COREUART_C0_0_DATA_OUT[7:0]),
	.UART_RX_Protocol_0_Fifo_Write_Data({UART_RX_Protocol_0_Fifo_Write_Data[39], N_1353, N_1352, N_1351, N_1350, N_1349, N_1348, N_1347, UART_RX_Protocol_0_Fifo_Write_Data[31:0]}),
	.state_reg_0(state_reg[1]),
	.Chain_0(Chain_0),
	.memwaddr_r_lcry_cy_Y_0(memwaddr_r_lcry_cy_Y_0),
	.UART_RX_Protocol_0_UART_RX_OE_N(UART_RX_Protocol_0_UART_RX_OE_N),
	.COREFIFO_C0_0_0_FULL(COREFIFO_C0_0_0_FULL),
	.UART_RX_Ready(UART_RX_Ready),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.N_206_i(N_206_i)
);
// @83:181
  work_mko_rtl_330000_1_Time_Period_Top_0 mko_0 (
	.Chain_0(Chain_0),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.LED_2_c(LED_2_c),
	.OR2_0_Y(OR2_0_Y)
);
  COREFIFO_C0_1_1 COREFIFO_C0_0_0 (
	.state_reg_0(state_reg[1]),
	.Chain_0(Chain_0),
	.UART_Protocol_1_RX_Fifo_Data(UART_Protocol_1_RX_Fifo_Data[39:0]),
	.UART_RX_Protocol_0_Fifo_Write_Data({UART_RX_Protocol_0_Fifo_Write_Data[39], N_1381, N_1380, N_1379, N_1378, N_1377, N_1376, N_1375, UART_RX_Protocol_0_Fifo_Write_Data[31:0]}),
	.dff_arst(dff_arst),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK),
	.Controler_0_SRC_2_Fifo_Read_Enable(Controler_0_SRC_2_Fifo_Read_Enable),
	.memwaddr_r_lcry_cy_Y_0(memwaddr_r_lcry_cy_Y_0),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.COREFIFO_C0_0_0_FULL(COREFIFO_C0_0_0_FULL),
	.UART_Protocol_1_RX_FIFO_EMPTY(UART_Protocol_1_RX_FIFO_EMPTY)
);
  COREFIFO_C0_1_2 COREFIFO_C0_inst_0 (
	.Chain_0(Chain_0),
	.COREFIFO_C0_0_Q(COREFIFO_C0_0_Q[31:0]),
	.Controler_0_DEST_1_Fifo_Write_Data(Controler_0_DEST_1_Fifo_Write_Data[39:0]),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.Diag_Valid_TX(Diag_Valid_TX),
	.Controler_0_DEST_2_Fifo_Write_Enable(Controler_0_DEST_2_Fifo_Write_Enable),
	.UART_Protocol_1_TX_FIFO_FULL(UART_Protocol_1_TX_FIFO_FULL),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK),
	.dff_arst(dff_arst),
	.Diag_Valid_RX(Diag_Valid_RX)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UART_Protocol_0 */

module CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF (
  dff_arst,
  PF_CCC_C0_0_PLL_LOCK_0,
  PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE,
  DBGport_2_c,
  dff,
  Clock_Reset_0_Main_CLOCK
)
;
output dff_arst ;
input PF_CCC_C0_0_PLL_LOCK_0 ;
input PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE ;
input DBGport_2_c ;
output dff ;
input Clock_Reset_0_Main_CLOCK ;
wire dff_arst ;
wire PF_CCC_C0_0_PLL_LOCK_0 ;
wire PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE ;
wire DBGport_2_c ;
wire dff ;
wire Clock_Reset_0_Main_CLOCK ;
wire dff_15_rep_Z ;
wire VCC ;
wire un1_INTERNAL_RST_i ;
wire dff_14_Z ;
wire GND ;
wire dff_4_Z ;
wire dff_3_Z ;
wire dff_2_Z ;
wire dff_1_Z ;
wire dff_0_Z ;
wire dff_13_Z ;
wire dff_12_Z ;
wire dff_11_Z ;
wire dff_10_Z ;
wire dff_9_Z ;
wire dff_8_Z ;
wire dff_7_Z ;
wire dff_6_Z ;
wire dff_5_Z ;
// @6:58
  SLE dff_15_rep (
	.Q(dff_15_rep_Z),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_i),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dff_14_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:58
  SLE dff_4 (
	.Q(dff_4_Z),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_i),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dff_3_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:58
  SLE dff_3 (
	.Q(dff_3_Z),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_i),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dff_2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:58
  SLE dff_2 (
	.Q(dff_2_Z),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_i),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dff_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:58
  SLE dff_1 (
	.Q(dff_1_Z),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_i),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dff_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:58
  SLE dff_0 (
	.Q(dff_0_Z),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_i),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:58
  SLE dff_15 (
	.Q(dff),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_i),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dff_14_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:58
  SLE dff_14 (
	.Q(dff_14_Z),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_i),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dff_13_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:58
  SLE dff_13 (
	.Q(dff_13_Z),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_i),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dff_12_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:58
  SLE dff_12 (
	.Q(dff_12_Z),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_i),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dff_11_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:58
  SLE dff_11 (
	.Q(dff_11_Z),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_i),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dff_10_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:58
  SLE dff_10 (
	.Q(dff_10_Z),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_i),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dff_9_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:58
  SLE dff_9 (
	.Q(dff_9_Z),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_i),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dff_8_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:58
  SLE dff_8 (
	.Q(dff_8_Z),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_i),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dff_7_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:58
  SLE dff_7 (
	.Q(dff_7_Z),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_i),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dff_6_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:58
  SLE dff_6 (
	.Q(dff_6_Z),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_i),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dff_5_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:58
  SLE dff_5 (
	.Q(dff_5_Z),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_i),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dff_4_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:53
  CFG3 un1_D (
	.A(DBGport_2_c),
	.B(PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE),
	.C(PF_CCC_C0_0_PLL_LOCK_0),
	.Y(un1_INTERNAL_RST_i)
);
defparam un1_D.INIT=8'h80;
// @7:81
  CLKINT dff_15_rep_RNI6H8 (
	.Y(dff_arst),
	.A(dff_15_rep_Z)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF */

module CORERESET_PF_C0 (
  Clock_Reset_0_Main_CLOCK,
  dff,
  DBGport_2_c,
  PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE,
  PF_CCC_C0_0_PLL_LOCK_0,
  dff_arst
)
;
input Clock_Reset_0_Main_CLOCK ;
output dff ;
input DBGport_2_c ;
input PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE ;
input PF_CCC_C0_0_PLL_LOCK_0 ;
output dff_arst ;
wire Clock_Reset_0_Main_CLOCK ;
wire dff ;
wire DBGport_2_c ;
wire PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE ;
wire PF_CCC_C0_0_PLL_LOCK_0 ;
wire dff_arst ;
wire GND ;
wire VCC ;
// @7:81
  CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF CORERESET_PF_C0_0 (
	.dff_arst(dff_arst),
	.PF_CCC_C0_0_PLL_LOCK_0(PF_CCC_C0_0_PLL_LOCK_0),
	.PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE(PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE),
	.DBGport_2_c(DBGport_2_c),
	.dff(dff),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CORERESET_PF_C0 */

module PF_CCC_C0_PF_CCC_C0_0_PF_CCC (
  PF_OSC_C0_0_RCOSC_160MHZ_GL,
  PF_CCC_C0_0_PLL_LOCK_0,
  CORERESET_PF_C0_0_PLL_POWERDOWN_B,
  Clock_Reset_0_Main_CLOCK,
  Clock_Reset_0_UART_CLOCK
)
;
input PF_OSC_C0_0_RCOSC_160MHZ_GL ;
output PF_CCC_C0_0_PLL_LOCK_0 ;
input CORERESET_PF_C0_0_PLL_POWERDOWN_B ;
output Clock_Reset_0_Main_CLOCK ;
output Clock_Reset_0_UART_CLOCK ;
wire PF_OSC_C0_0_RCOSC_160MHZ_GL ;
wire PF_CCC_C0_0_PLL_LOCK_0 ;
wire CORERESET_PF_C0_0_PLL_POWERDOWN_B ;
wire Clock_Reset_0_Main_CLOCK ;
wire Clock_Reset_0_UART_CLOCK ;
wire [7:0] SSCG_WAVE_TABLE_ADDR;
wire [32:0] DRI_RDATA;
wire pll_inst_0_clkint_4 ;
wire pll_inst_0_clkint_0 ;
wire VCC ;
wire GND ;
wire DELAY_LINE_OUT_OF_RANGE ;
wire OUT2 ;
wire OUT3 ;
wire DRI_INTERRUPT ;
// @8:69
  CLKINT clkint_4 (
	.Y(Clock_Reset_0_UART_CLOCK),
	.A(pll_inst_0_clkint_4)
);
// @8:20
  CLKINT clkint_0 (
	.Y(Clock_Reset_0_Main_CLOCK),
	.A(pll_inst_0_clkint_0)
);
//@9:328
//@9:328
// @8:41
  PLL pll_inst_0 (
	.POWERDOWN_N(CORERESET_PF_C0_0_PLL_POWERDOWN_B),
	.OUT0_EN(VCC),
	.OUT1_EN(VCC),
	.OUT2_EN(GND),
	.OUT3_EN(GND),
	.REF_CLK_SEL(GND),
	.BYPASS_EN_N(VCC),
	.LOAD_PHASE_N(VCC),
	.SSCG_WAVE_TABLE({GND, GND, GND, GND, GND, GND, GND, GND}),
	.PHASE_DIRECTION(GND),
	.PHASE_ROTATE(GND),
	.PHASE_OUT0_SEL(GND),
	.PHASE_OUT1_SEL(GND),
	.PHASE_OUT2_SEL(GND),
	.PHASE_OUT3_SEL(GND),
	.DELAY_LINE_MOVE(GND),
	.DELAY_LINE_DIRECTION(GND),
	.DELAY_LINE_WIDE(GND),
	.DELAY_LINE_LOAD(VCC),
	.LOCK(PF_CCC_C0_0_PLL_LOCK_0),
	.SSCG_WAVE_TABLE_ADDR(SSCG_WAVE_TABLE_ADDR[7:0]),
	.DELAY_LINE_OUT_OF_RANGE(DELAY_LINE_OUT_OF_RANGE),
	.REFCLK_SYNC_EN(GND),
	.REF_CLK_0(PF_OSC_C0_0_RCOSC_160MHZ_GL),
	.REF_CLK_1(GND),
	.FB_CLK(GND),
	.OUT0(pll_inst_0_clkint_0),
	.OUT1(pll_inst_0_clkint_4),
	.OUT2(OUT2),
	.OUT3(OUT3),
	.DRI_CLK(GND),
	.DRI_CTRL({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DRI_WDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DRI_ARST_N(VCC),
	.DRI_RDATA(DRI_RDATA[32:0]),
	.DRI_INTERRUPT(DRI_INTERRUPT)
);
defparam pll_inst_0.VCOFREQUENCY=2400;
defparam pll_inst_0.DELAY_LINE_SIMULATION_MODE="";
defparam pll_inst_0.DATA_RATE=0.0;
defparam pll_inst_0.FORMAL_NAME="";
defparam pll_inst_0.INTERFACE_NAME="";
defparam pll_inst_0.INTERFACE_LEVEL=3'h0;
defparam pll_inst_0.SOFTRESET=1'b0;
defparam pll_inst_0.SOFT_POWERDOWN_N=1'b1;
defparam pll_inst_0.RFDIV_EN=1'b1;
defparam pll_inst_0.OUT0_DIV_EN=1'b1;
defparam pll_inst_0.OUT1_DIV_EN=1'b1;
defparam pll_inst_0.OUT2_DIV_EN=1'b0;
defparam pll_inst_0.OUT3_DIV_EN=1'b0;
defparam pll_inst_0.SOFT_REF_CLK_SEL=1'b0;
defparam pll_inst_0.RESET_ON_LOCK=1'b1;
defparam pll_inst_0.BYPASS_CLK_SEL=4'h0;
defparam pll_inst_0.BYPASS_GO_EN_N=1'b1;
defparam pll_inst_0.BYPASS_PLL=4'h0;
defparam pll_inst_0.BYPASS_OUT_DIVIDER=4'h0;
defparam pll_inst_0.FF_REQUIRES_LOCK=1'b0;
defparam pll_inst_0.FSE_N=1'b0;
defparam pll_inst_0.FB_CLK_SEL_0=2'h0;
defparam pll_inst_0.FB_CLK_SEL_1=1'b0;
defparam pll_inst_0.RFDIV=6'h02;
defparam pll_inst_0.FRAC_EN=1'b0;
defparam pll_inst_0.FRAC_DAC_EN=1'b0;
defparam pll_inst_0.DIV0_RST_DELAY=3'h0;
defparam pll_inst_0.DIV0_VAL=7'h03;
defparam pll_inst_0.DIV1_RST_DELAY=3'h0;
defparam pll_inst_0.DIV1_VAL=7'h6D;
defparam pll_inst_0.DIV2_RST_DELAY=3'h0;
defparam pll_inst_0.DIV2_VAL=7'h01;
defparam pll_inst_0.DIV3_RST_DELAY=3'h0;
defparam pll_inst_0.DIV3_VAL=7'h01;
defparam pll_inst_0.DIV3_CLK_SEL=1'b0;
defparam pll_inst_0.BW_INT_CTRL=2'h0;
defparam pll_inst_0.BW_PROP_CTRL=2'h1;
defparam pll_inst_0.IREF_EN=1'b1;
defparam pll_inst_0.IREF_TOGGLE=1'b0;
defparam pll_inst_0.LOCK_CNT=4'h8;
defparam pll_inst_0.DESKEW_CAL_CNT=3'h6;
defparam pll_inst_0.DESKEW_CAL_EN=1'b1;
defparam pll_inst_0.DESKEW_CAL_BYPASS=1'b0;
defparam pll_inst_0.SYNC_REF_DIV_EN=1'b0;
defparam pll_inst_0.SYNC_REF_DIV_EN_2=1'b0;
defparam pll_inst_0.OUT0_PHASE_SEL=3'h0;
defparam pll_inst_0.OUT1_PHASE_SEL=3'h0;
defparam pll_inst_0.OUT2_PHASE_SEL=3'h0;
defparam pll_inst_0.OUT3_PHASE_SEL=3'h0;
defparam pll_inst_0.SOFT_LOAD_PHASE_N=1'b1;
defparam pll_inst_0.SSM_DIV_VAL=6'h01;
defparam pll_inst_0.FB_FRAC_VAL=24'h000000;
defparam pll_inst_0.SSM_SPREAD_MODE=1'b0;
defparam pll_inst_0.SSM_MODULATION=5'h05;
defparam pll_inst_0.FB_INT_VAL=12'h01E;
defparam pll_inst_0.SSM_EN_N=1'b1;
defparam pll_inst_0.SSM_EXT_WAVE_EN=2'h0;
defparam pll_inst_0.SSM_EXT_WAVE_MAX_ADDR=8'h00;
defparam pll_inst_0.SSM_RANDOM_EN=1'b0;
defparam pll_inst_0.SSM_RANDOM_PATTERN_SEL=2'h0;
defparam pll_inst_0.CDMUX0_SEL=2'h0;
defparam pll_inst_0.CDMUX1_SEL=1'b1;
defparam pll_inst_0.CDMUX2_SEL=1'b0;
defparam pll_inst_0.CDELAY0_SEL=8'h00;
defparam pll_inst_0.CDELAY0_EN=1'b0;
defparam pll_inst_0.DRI_EN=1'b1;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_CCC_C0_PF_CCC_C0_0_PF_CCC */

module PF_CCC_C0 (
  Clock_Reset_0_UART_CLOCK,
  Clock_Reset_0_Main_CLOCK,
  CORERESET_PF_C0_0_PLL_POWERDOWN_B,
  PF_CCC_C0_0_PLL_LOCK_0,
  PF_OSC_C0_0_RCOSC_160MHZ_GL
)
;
output Clock_Reset_0_UART_CLOCK ;
output Clock_Reset_0_Main_CLOCK ;
input CORERESET_PF_C0_0_PLL_POWERDOWN_B ;
output PF_CCC_C0_0_PLL_LOCK_0 ;
input PF_OSC_C0_0_RCOSC_160MHZ_GL ;
wire Clock_Reset_0_UART_CLOCK ;
wire Clock_Reset_0_Main_CLOCK ;
wire CORERESET_PF_C0_0_PLL_POWERDOWN_B ;
wire PF_CCC_C0_0_PLL_LOCK_0 ;
wire PF_OSC_C0_0_RCOSC_160MHZ_GL ;
wire GND ;
wire VCC ;
// @9:328
  PF_CCC_C0_PF_CCC_C0_0_PF_CCC PF_CCC_C0_0 (
	.PF_OSC_C0_0_RCOSC_160MHZ_GL(PF_OSC_C0_0_RCOSC_160MHZ_GL),
	.PF_CCC_C0_0_PLL_LOCK_0(PF_CCC_C0_0_PLL_LOCK_0),
	.CORERESET_PF_C0_0_PLL_POWERDOWN_B(CORERESET_PF_C0_0_PLL_POWERDOWN_B),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_CCC_C0 */

module PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR (
  PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE,
  CORERESET_PF_C0_0_PLL_POWERDOWN_B
)
;
output PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE ;
output CORERESET_PF_C0_0_PLL_POWERDOWN_B ;
wire PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE ;
wire CORERESET_PF_C0_0_PLL_POWERDOWN_B ;
wire [10:7] RFU;
wire GPIO_ACTIVE ;
wire HSIO_ACTIVE ;
wire PCIE_INIT_DONE ;
wire XCVR_INIT_DONE ;
wire USRAM_INIT_FROM_SNVM_DONE ;
wire USRAM_INIT_FROM_UPROM_DONE ;
wire USRAM_INIT_FROM_SPI_DONE ;
wire SRAM_INIT_FROM_SNVM_DONE ;
wire SRAM_INIT_FROM_UPROM_DONE ;
wire SRAM_INIT_FROM_SPI_DONE ;
wire AUTOCALIB_DONE ;
wire SRAM_INIT_DONE ;
wire USRAM_INIT_DONE ;
wire GND ;
wire VCC ;
// @10:38
  INIT I_INIT (
	.FABRIC_POR_N(CORERESET_PF_C0_0_PLL_POWERDOWN_B),
	.GPIO_ACTIVE(GPIO_ACTIVE),
	.HSIO_ACTIVE(HSIO_ACTIVE),
	.PCIE_INIT_DONE(PCIE_INIT_DONE),
	.RFU({AUTOCALIB_DONE, RFU[10:7], SRAM_INIT_FROM_SPI_DONE, SRAM_INIT_FROM_UPROM_DONE, SRAM_INIT_FROM_SNVM_DONE, USRAM_INIT_FROM_SPI_DONE, USRAM_INIT_FROM_UPROM_DONE, USRAM_INIT_FROM_SNVM_DONE, XCVR_INIT_DONE}),
	.SRAM_INIT_DONE(SRAM_INIT_DONE),
	.UIC_INIT_DONE(PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE),
	.USRAM_INIT_DONE(USRAM_INIT_DONE)
);
defparam I_INIT.FABRIC_POR_N_SIMULATION_DELAY=1000;
defparam I_INIT.PCIE_INIT_DONE_SIMULATION_DELAY=4000;
defparam I_INIT.SRAM_INIT_DONE_SIMULATION_DELAY=6000;
defparam I_INIT.UIC_INIT_DONE_SIMULATION_DELAY=7000;
defparam I_INIT.USRAM_INIT_DONE_SIMULATION_DELAY=5000;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR */

module PF_INIT_MONITOR_C0 (
  CORERESET_PF_C0_0_PLL_POWERDOWN_B,
  PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE
)
;
output CORERESET_PF_C0_0_PLL_POWERDOWN_B ;
output PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE ;
wire CORERESET_PF_C0_0_PLL_POWERDOWN_B ;
wire PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE ;
wire GND ;
wire VCC ;
// @11:186
  PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR PF_INIT_MONITOR_C0_0 (
	.PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE(PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE),
	.CORERESET_PF_C0_0_PLL_POWERDOWN_B(CORERESET_PF_C0_0_PLL_POWERDOWN_B)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_INIT_MONITOR_C0 */

module PF_OSC_C0_PF_OSC_C0_0_PF_OSC (
  PF_OSC_C0_0_RCOSC_160MHZ_GL
)
;
output PF_OSC_C0_0_RCOSC_160MHZ_GL ;
wire PF_OSC_C0_0_RCOSC_160MHZ_GL ;
wire I_OSC_160_CLK_c ;
wire VCC ;
wire GND ;
// @12:16
  CLKINT I_OSC_160_INT (
	.Y(PF_OSC_C0_0_RCOSC_160MHZ_GL),
	.A(I_OSC_160_CLK_c)
);
// @12:13
  OSC_RC160MHZ I_OSC_160 (
	.OSC_160MHZ_ON(VCC),
	.CLK(I_OSC_160_CLK_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_OSC_C0_PF_OSC_C0_0_PF_OSC */

module PF_OSC_C0 (
  PF_OSC_C0_0_RCOSC_160MHZ_GL
)
;
output PF_OSC_C0_0_RCOSC_160MHZ_GL ;
wire PF_OSC_C0_0_RCOSC_160MHZ_GL ;
wire GND ;
wire VCC ;
// @13:50
  PF_OSC_C0_PF_OSC_C0_0_PF_OSC PF_OSC_C0_0 (
	.PF_OSC_C0_0_RCOSC_160MHZ_GL(PF_OSC_C0_0_RCOSC_160MHZ_GL)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_OSC_C0 */

module Synchronizer (
  Chain_0,
  Clock_Reset_0_UART_CLOCK,
  dff_arst
)
;
output Chain_0 ;
input Clock_Reset_0_UART_CLOCK ;
input dff_arst ;
wire Chain_0 ;
wire Clock_Reset_0_UART_CLOCK ;
wire dff_arst ;
wire [1:1] Chain_0_Z;
wire [0:0] Chain_Z;
wire VCC ;
wire GND ;
  CLKINT \Chain_RNI23CB[1]  (
	.Y(Chain_0),
	.A(Chain_0_Z[1])
);
// @94:28
  SLE \Chain[1]  (
	.Q(Chain_0_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Chain_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @94:28
  SLE \Chain[0]  (
	.Q(Chain_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Synchronizer */

module Clock_Reset (
  Chain_0,
  Clock_Reset_0_UART_CLOCK,
  dff_arst,
  DBGport_2_c,
  dff,
  Clock_Reset_0_Main_CLOCK
)
;
output Chain_0 ;
output Clock_Reset_0_UART_CLOCK ;
output dff_arst ;
input DBGport_2_c ;
output dff ;
output Clock_Reset_0_Main_CLOCK ;
wire Chain_0 ;
wire Clock_Reset_0_UART_CLOCK ;
wire dff_arst ;
wire DBGport_2_c ;
wire dff ;
wire Clock_Reset_0_Main_CLOCK ;
wire PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE ;
wire PF_CCC_C0_0_PLL_LOCK_0 ;
wire CORERESET_PF_C0_0_PLL_POWERDOWN_B ;
wire PF_OSC_C0_0_RCOSC_160MHZ_GL ;
wire GND ;
wire VCC ;
// @14:72
  CORERESET_PF_C0 CORERESET_PF_C0_0 (
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK),
	.dff(dff),
	.DBGport_2_c(DBGport_2_c),
	.PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE(PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE),
	.PF_CCC_C0_0_PLL_LOCK_0(PF_CCC_C0_0_PLL_LOCK_0),
	.dff_arst(dff_arst)
);
// @14:89
  PF_CCC_C0 PF_CCC_C0_0 (
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK),
	.CORERESET_PF_C0_0_PLL_POWERDOWN_B(CORERESET_PF_C0_0_PLL_POWERDOWN_B),
	.PF_CCC_C0_0_PLL_LOCK_0(PF_CCC_C0_0_PLL_LOCK_0),
	.PF_OSC_C0_0_RCOSC_160MHZ_GL(PF_OSC_C0_0_RCOSC_160MHZ_GL)
);
// @14:100
  PF_INIT_MONITOR_C0 PF_INIT_MONITOR_C0_0 (
	.CORERESET_PF_C0_0_PLL_POWERDOWN_B(CORERESET_PF_C0_0_PLL_POWERDOWN_B),
	.PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE(PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE)
);
// @14:118
  PF_OSC_C0 PF_OSC_C0_0 (
	.PF_OSC_C0_0_RCOSC_160MHZ_GL(PF_OSC_C0_0_RCOSC_160MHZ_GL)
);
// @14:124
  Synchronizer Synchronizer_0 (
	.Chain_0(Chain_0),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.dff_arst(dff_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Clock_Reset */

module Top (
  RX_0,
  RX_1,
  DBGport_0,
  DBGport_1,
  DBGport_2,
  DBGport_3,
  DBGport_4,
  DBGport_5,
  DBGport_6,
  DBGport_7,
  LED_1,
  LED_2,
  LED_3,
  LED_4,
  TX_0,
  TX_1,
  ADC_sdio
)
;
input RX_0 ;
input RX_1 ;
output DBGport_0 ;
output DBGport_1 ;
output DBGport_2 ;
output DBGport_3 ;
output DBGport_4 ;
output DBGport_5 ;
output DBGport_6 ;
output DBGport_7 ;
output LED_1 ;
output LED_2 ;
output LED_3 ;
output LED_4 ;
output TX_0 ;
output TX_1 ;
inout ADC_sdio /* synthesis syn_tristate = 1 */ ;
wire RX_0 ;
wire RX_1 ;
wire DBGport_0 ;
wire DBGport_1 ;
wire DBGport_2 ;
wire DBGport_3 ;
wire DBGport_4 ;
wire DBGport_5 ;
wire DBGport_6 ;
wire DBGport_7 ;
wire LED_1 ;
wire LED_2 ;
wire LED_3 ;
wire LED_4 ;
wire TX_0 ;
wire TX_1 ;
wire ADC_sdio ;
wire [39:0] UART_Protocol_0_RX_Fifo_Data;
wire [39:0] UART_Protocol_1_RX_Fifo_Data;
wire [15:0] Data_Block_0_C_read_data_frame;
wire [39:0] Controler_0_DEST_1_Fifo_Write_Data;
wire [7:0] Controler_0_TRG_addr;
wire [15:0] Controler_0_TRG_data;
wire [39:0] DEST_2_Fifo_Write_Data;
wire [1:1] Clock_Reset_0_Synchronizer_0_Chain;
wire GND ;
wire Clock_Reset_0_Main_CLOCK ;
wire Clock_Reset_0_UART_CLOCK ;
wire UART_Protocol_0_TX_FIFO_FULL ;
wire UART_Protocol_1_TX_FIFO_FULL ;
wire UART_Protocol_0_RX_FIFO_EMPTY ;
wire UART_Protocol_1_RX_FIFO_EMPTY ;
wire Data_Block_0_C_busy ;
wire Controler_0_DEST_1_Fifo_Write_Enable ;
wire Controler_0_DEST_2_Fifo_Write_Enable ;
wire Controler_0_SRC_1_Fifo_Read_Enable ;
wire Controler_0_SRC_2_Fifo_Read_Enable ;
wire Controler_0_TRG_enable_cmd ;
wire Controler_0_TRG_write_read ;
wire sdio_1 ;
wire Y ;
wire dff_arst ;
wire Clock_Reset_0_CORERESET_PF_C0_0_CORERESET_PF_C0_0_dff ;
wire RX_0_c ;
wire RX_1_c ;
wire ADC_sdio_in ;
wire DBGport_2_c ;
wire DBGport_6_c ;
wire DBGport_7_c ;
wire LED_1_c ;
wire LED_2_c ;
wire TX_0_c ;
wire TX_1_c ;
wire sdio_cl ;
wire VCC ;
// @84:35
  INBUF RX_0_ibuf (
	.Y(RX_0_c),
	.PAD(RX_0)
);
// @84:36
  INBUF RX_1_ibuf (
	.Y(RX_1_c),
	.PAD(RX_1)
);
// @84:57
  BIBUF ADC_sdio_iobuf (
	.Y(ADC_sdio_in),
	.PAD(ADC_sdio),
	.D(sdio_1),
	.E(sdio_cl)
);
// @84:40
  OUTBUF DBGport_0_obuf (
	.PAD(DBGport_0),
	.D(RX_0_c)
);
// @84:41
  OUTBUF DBGport_1_obuf (
	.PAD(DBGport_1),
	.D(TX_0_c)
);
// @84:42
  OUTBUF DBGport_2_obuf (
	.PAD(DBGport_2),
	.D(DBGport_2_c)
);
// @84:43
  OUTBUF DBGport_3_obuf (
	.PAD(DBGport_3),
	.D(GND)
);
// @84:44
  OUTBUF DBGport_4_obuf (
	.PAD(DBGport_4),
	.D(GND)
);
// @84:45
  OUTBUF DBGport_5_obuf (
	.PAD(DBGport_5),
	.D(GND)
);
// @84:46
  OUTBUF DBGport_6_obuf (
	.PAD(DBGport_6),
	.D(DBGport_6_c)
);
// @84:47
  OUTBUF DBGport_7_obuf (
	.PAD(DBGport_7),
	.D(DBGport_7_c)
);
// @84:48
  OUTBUF LED_1_obuf (
	.PAD(LED_1),
	.D(LED_1_c)
);
// @84:49
  OUTBUF LED_2_obuf (
	.PAD(LED_2),
	.D(LED_2_c)
);
// @84:50
  OUTBUF LED_3_obuf (
	.PAD(LED_3),
	.D(GND)
);
// @84:51
  OUTBUF LED_4_obuf (
	.PAD(LED_4),
	.D(GND)
);
// @84:52
  OUTBUF TX_0_obuf (
	.PAD(TX_0),
	.D(TX_0_c)
);
// @84:53
  OUTBUF TX_1_obuf (
	.PAD(TX_1),
	.D(TX_1_c)
);
  Controler Controler_0 (
	.Clock(Clock_Reset_0_Main_CLOCK),
	.DEST_1_Fifo_Full(UART_Protocol_0_TX_FIFO_FULL),
	.DEST_2_Fifo_Full(UART_Protocol_1_TX_FIFO_FULL),
	.Reset_N(Clock_Reset_0_CORERESET_PF_C0_0_CORERESET_PF_C0_0_dff),
	.SRC_1_Fifo_Empty(UART_Protocol_0_RX_FIFO_EMPTY),
	.SRC_1_Fifo_Read_Data(UART_Protocol_0_RX_Fifo_Data[39:0]),
	.SRC_2_Fifo_Empty(UART_Protocol_1_RX_FIFO_EMPTY),
	.SRC_2_Fifo_Read_Data(UART_Protocol_1_RX_Fifo_Data[39:0]),
	.TRG_busy(Data_Block_0_C_busy),
	.TRG_rx_data(Data_Block_0_C_read_data_frame[15:0]),
	.ADC_sclk(DBGport_6_c),
	.ADC_ss_n(DBGport_7_c),
	.DEST_1_Fifo_Write_Data(Controler_0_DEST_1_Fifo_Write_Data[39:0]),
	.DEST_1_Fifo_Write_Enable(Controler_0_DEST_1_Fifo_Write_Enable),
	.DEST_2_Fifo_Write_Data(DEST_2_Fifo_Write_Data[39:0]),
	.DEST_2_Fifo_Write_Enable(Controler_0_DEST_2_Fifo_Write_Enable),
	.SRC_1_Fifo_Read_Enable(Controler_0_SRC_1_Fifo_Read_Enable),
	.SRC_2_Fifo_Read_Enable(Controler_0_SRC_2_Fifo_Read_Enable),
	.SYS_Main_Reset_N(DBGport_2_c),
	.TRG_addr(Controler_0_TRG_addr[7:0]),
	.TRG_data(Controler_0_TRG_data[15:0]),
	.TRG_enable_cmd(Controler_0_TRG_enable_cmd),
	.TRG_write_read(Controler_0_TRG_write_read),
	.ADC_sdio(ADC_sdio_in),
	.sdio_1(sdio_1),
	.sdio_cl(sdio_cl),
	.dff_arst(dff_arst)
);
// @84:192
  Data_Block Data_Block_0 (
	.C_addr_frame(Controler_0_TRG_addr[7:0]),
	.C_enable_cmd(Controler_0_TRG_enable_cmd),
	.C_write_data_frame(Controler_0_TRG_data[15:0]),
	.C_write_read(Controler_0_TRG_write_read),
	.Clock(Clock_Reset_0_Main_CLOCK),
	.Reset_N(Clock_Reset_0_CORERESET_PF_C0_0_CORERESET_PF_C0_0_dff),
	.C_busy(Data_Block_0_C_busy),
	.C_read_data_frame(Data_Block_0_C_read_data_frame[15:0]),
	.Y(Y),
	.dff_arst(dff_arst)
);
// @84:207
  UART_Protocol_1 UART_Protocol_0 (
	.Controler_0_DEST_1_Fifo_Write_Data(Controler_0_DEST_1_Fifo_Write_Data[39:0]),
	.UART_Protocol_0_RX_Fifo_Data(UART_Protocol_0_RX_Fifo_Data[39:0]),
	.Chain_0(Clock_Reset_0_Synchronizer_0_Chain[1]),
	.UART_Protocol_0_TX_FIFO_FULL(UART_Protocol_0_TX_FIFO_FULL),
	.Controler_0_DEST_1_Fifo_Write_Enable(Controler_0_DEST_1_Fifo_Write_Enable),
	.UART_Protocol_0_RX_FIFO_EMPTY(UART_Protocol_0_RX_FIFO_EMPTY),
	.Controler_0_SRC_1_Fifo_Read_Enable(Controler_0_SRC_1_Fifo_Read_Enable),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK),
	.dff_arst(dff_arst),
	.LED_1_c(LED_1_c),
	.RX_0_c(RX_0_c),
	.TX_0_c(TX_0_c),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK)
);
// @84:227
  UART_Protocol_0 UART_Protocol_1 (
	.Controler_0_DEST_1_Fifo_Write_Data(Controler_0_DEST_1_Fifo_Write_Data[39:0]),
	.UART_Protocol_1_RX_Fifo_Data(UART_Protocol_1_RX_Fifo_Data[39:0]),
	.Chain_0(Clock_Reset_0_Synchronizer_0_Chain[1]),
	.UART_Protocol_1_TX_FIFO_FULL(UART_Protocol_1_TX_FIFO_FULL),
	.Controler_0_DEST_2_Fifo_Write_Enable(Controler_0_DEST_2_Fifo_Write_Enable),
	.UART_Protocol_1_RX_FIFO_EMPTY(UART_Protocol_1_RX_FIFO_EMPTY),
	.Controler_0_SRC_2_Fifo_Read_Enable(Controler_0_SRC_2_Fifo_Read_Enable),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK),
	.dff_arst(dff_arst),
	.LED_2_c(LED_2_c),
	.RX_1_c(RX_1_c),
	.TX_1_c(TX_1_c),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK)
);
  Clock_Reset Clock_Reset_0 (
	.Chain_0(Clock_Reset_0_Synchronizer_0_Chain[1]),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.dff_arst(dff_arst),
	.DBGport_2_c(DBGport_2_c),
	.dff(Clock_Reset_0_CORERESET_PF_C0_0_CORERESET_PF_C0_0_dff),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Top */

