{"Source Block": ["oh/common/hdl/oh_regfile.v@24:34@HdlIdDef", "    output [RP*DW-1:0] rd_data // output data\n    );\n\n   genvar i;\n   \n   reg [DW-1:0] mem [0:REGS-1];\n   \n   //#########################################\n   // write port\n   //#########################################\t\n   for (i=0;i<RP;i=i+1)\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[29, "   reg [DW-1:0] mem [0:REGS-1];\n"]], "Add": [[29, "   reg [RW-1:0] mem [0:REGS-1];\n"]]}}