module register(input [15:0]regin, input init, load, clk, rst, output reg [15:0] regout);
	always@(posedge clk, posedge rst) begin
		if (rst)
			regout <= 16'b0;
		else
			if (load)
				regout <= init ? 16'b0 : regin;
			else
				regout <= regout;
	end
endmodule