# system info avs_hram_converter_TEST_advanced_tb on 2024.01.11.10:05:09
system_info:
name,value
DEVICE,10CL006YE144A7G
DEVICE_FAMILY,Cyclone 10 LP
GENERATION_ID,1704963899
#
#
# Files generated for avs_hram_converter_TEST_advanced_tb on 2024.01.11.10:05:09
files:
filepath,kind,attributes,module,is_top
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/avs_hram_converter_TEST_advanced_tb.vhd,VHDL,,avs_hram_converter_TEST_advanced_tb,true
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced.vhd,VHDL,,avs_hram_converter_TEST_advanced,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_test_advanced_rst_controller.vhd,VHDL,,avs_hram_converter_TEST_advanced,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_test_advanced_rst_controller_001.vhd,VHDL,,avs_hram_converter_TEST_advanced,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_avalon_clock_source.vhd,VHDL,,altera_avalon_clock_source,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_avalon_reset_source.vhd,VHDL,,altera_avalon_reset_source,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter.vhd,VHDL,,avs_hram_converter_TEST_advanced_avs_hram_converter,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_instruction_OCROM.vhd,VHDL,,avs_hram_converter_TEST_advanced_instruction_OCROM,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_leds.vhd,VHDL,,avs_hram_converter_TEST_advanced_leds,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_nios2.v,VERILOG,,avs_hram_converter_TEST_advanced_nios2,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_switches.vhd,VHDL,,avs_hram_converter_TEST_advanced_switches,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v,VERILOG,,avs_hram_converter_TEST_advanced_mm_interconnect_0,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_irq_mapper.sv,SYSTEM_VERILOG,,avs_hram_converter_TEST_advanced_irq_mapper,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter.sdc,SDC,,avs_hram_mainconv,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/d_flipflop.vhd,VHDL,,avs_hram_mainconv,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/dff_negedge.vhd,VHDL,,avs_hram_mainconv,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/sr_flipflop.vhd,VHDL,,avs_hram_mainconv,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/t_flipflop.vhd,VHDL,,avs_hram_mainconv,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/reg.vhd,VHDL,,avs_hram_mainconv,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/reg_negedge.vhd,VHDL,,avs_hram_mainconv,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/mux_2to1.vhd,VHDL,,avs_hram_mainconv,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/mux_4to1.vhd,VHDL,,avs_hram_mainconv,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/CA_builder.vhd,VHDL,,avs_hram_mainconv,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/CA_unpacker.vhd,VHDL,,avs_hram_mainconv,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/comparator_Nbit.vhd,VHDL,,avs_hram_mainconv,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/counter_Nbit.vhd,VHDL,,avs_hram_mainconv,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/conf_builder.vhd,VHDL,,avs_hram_mainconv,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/decoder_2bit.vhd,VHDL,,avs_hram_mainconv,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/fulladder.vhd,VHDL,,avs_hram_mainconv,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/halfadder.vhd,VHDL,,avs_hram_mainconv,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/SDR_to_DDR_converter.vhd,VHDL,,avs_hram_mainconv,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/timer_14bit.vhd,VHDL,,avs_hram_mainconv,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/tristate_buffer.vhd,VHDL,,avs_hram_mainconv,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/voter.vhd,VHDL,,avs_hram_mainconv,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/adder_22bit_1pipe.vhd,VHDL,,avs_hram_mainconv,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/counter_11bit_updown.vhd,VHDL,,avs_hram_mainconv,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/dll_90.vhd,VHDL,,avs_hram_mainconv,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/pll_x8.vhd,VHDL,,avs_hram_mainconv,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/DDR_to_SDR_converter_EU.vhd,VHDL,,avs_hram_mainconv,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/DDR_to_SDR_converter_CU.vhd,VHDL,,avs_hram_mainconv,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/DDR_to_SDR_converter.vhd,VHDL,,avs_hram_mainconv,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/synchronizer_CU.vhd,VHDL,,avs_hram_mainconv,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/synchronizer_EU.vhd,VHDL,,avs_hram_mainconv,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/synchronizer.vhd,VHDL,,avs_hram_mainconv,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_mainconv_CU.vhd,VHDL,,avs_hram_mainconv,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_mainconv_EU.vhd,VHDL,,avs_hram_mainconv,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_mainconv.vhd,VHDL,,avs_hram_mainconv,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl.vhd,VHDL,,avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag_ram.dat,DAT,,avs_hram_converter_TEST_advanced_nios2_cpu,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v,VERILOG,,avs_hram_converter_TEST_advanced_nios2_cpu,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_ociram_default_contents.hex,HEX,,avs_hram_converter_TEST_advanced_nios2_cpu,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag_ram.hex,HEX,,avs_hram_converter_TEST_advanced_nios2_cpu,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_sysclk.v,VERILOG,,avs_hram_converter_TEST_advanced_nios2_cpu,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_test_bench.v,VERILOG,,avs_hram_converter_TEST_advanced_nios2_cpu,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_nios2_waves.do,OTHER,,avs_hram_converter_TEST_advanced_nios2_cpu,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper.v,VERILOG,,avs_hram_converter_TEST_advanced_nios2_cpu,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag_ram.mif,MIF,,avs_hram_converter_TEST_advanced_nios2_cpu,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_rf_ram_b.dat,DAT,,avs_hram_converter_TEST_advanced_nios2_cpu,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_bht_ram.dat,DAT,,avs_hram_converter_TEST_advanced_nios2_cpu,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck.v,VERILOG,,avs_hram_converter_TEST_advanced_nios2_cpu,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_rf_ram_b.hex,HEX,,avs_hram_converter_TEST_advanced_nios2_cpu,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_ociram_default_contents.mif,MIF,,avs_hram_converter_TEST_advanced_nios2_cpu,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag_ram.dat,DAT,,avs_hram_converter_TEST_advanced_nios2_cpu,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_rf_ram_a.dat,DAT,,avs_hram_converter_TEST_advanced_nios2_cpu,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_rf_ram_a.hex,HEX,,avs_hram_converter_TEST_advanced_nios2_cpu,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_bht_ram.mif,MIF,,avs_hram_converter_TEST_advanced_nios2_cpu,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_rf_ram_b.mif,MIF,,avs_hram_converter_TEST_advanced_nios2_cpu,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell.v,VERILOG,,avs_hram_converter_TEST_advanced_nios2_cpu,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_bht_ram.hex,HEX,,avs_hram_converter_TEST_advanced_nios2_cpu,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_rf_ram_a.mif,MIF,,avs_hram_converter_TEST_advanced_nios2_cpu,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.sdc,SDC,,avs_hram_converter_TEST_advanced_nios2_cpu,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_ociram_default_contents.dat,DAT,,avs_hram_converter_TEST_advanced_nios2_cpu,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag_ram.hex,HEX,,avs_hram_converter_TEST_advanced_nios2_cpu,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag_ram.mif,MIF,,avs_hram_converter_TEST_advanced_nios2_cpu,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/mentor/altera_nios2_gen2_rtl_module.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,avs_hram_converter_TEST_advanced_nios2_cpu,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/aldec/altera_nios2_gen2_rtl_module.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,avs_hram_converter_TEST_advanced_nios2_cpu,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/cadence/altera_nios2_gen2_rtl_module.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,avs_hram_converter_TEST_advanced_nios2_cpu,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/synopsys/altera_nios2_gen2_rtl_module.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,avs_hram_converter_TEST_advanced_nios2_cpu,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,avs_hram_converter_TEST_advanced_mm_interconnect_0_router,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,avs_hram_converter_TEST_advanced_mm_interconnect_0_router_001,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,avs_hram_converter_TEST_advanced_mm_interconnect_0_router_002,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,avs_hram_converter_TEST_advanced_mm_interconnect_0_router_003,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,avs_hram_converter_TEST_advanced_mm_interconnect_0_router_004,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_006.sv,SYSTEM_VERILOG,,avs_hram_converter_TEST_advanced_mm_interconnect_0_router_006,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_demux,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_demux_001,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_mux,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_mux,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_mux_001,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_mux_001,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_demux,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_demux_001.sv,SYSTEM_VERILOG,,avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_demux_001,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_mux,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_mux,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_mux_001,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_mux_001,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter.vhd,VHDL,,avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter_001.vhd,VHDL,,avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter_001,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0.vhd,VHDL,,avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv,SYSTEM_VERILOG,,avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst,avs_hram_converter_TEST_advanced
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.avs_hram_converter,avs_hram_converter_TEST_advanced_avs_hram_converter
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.avs_hram_converter.avs_hram_mainconv,avs_hram_mainconv
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.avs_hram_converter.clkctrl,avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.avs_hram_converter.clkctrl.altclkctrl_0,avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.avs_hram_converter.rst_controller,altera_reset_controller
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.instruction_OCROM,avs_hram_converter_TEST_advanced_instruction_OCROM
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.leds,avs_hram_converter_TEST_advanced_leds
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.nios2,avs_hram_converter_TEST_advanced_nios2
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.nios2.cpu,avs_hram_converter_TEST_advanced_nios2_cpu
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.switches,avs_hram_converter_TEST_advanced_switches
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0,avs_hram_converter_TEST_advanced_mm_interconnect_0
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.nios2_data_master_translator,altera_merlin_master_translator
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.nios2_instruction_master_translator,altera_merlin_master_translator
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.avs_hram_converter_avalon_slave_translator,altera_merlin_slave_translator
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.nios2_debug_mem_slave_translator,altera_merlin_slave_translator
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.switches_s1_translator,altera_merlin_slave_translator
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.leds_s1_translator,altera_merlin_slave_translator
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.instruction_OCROM_s1_translator,altera_merlin_slave_translator
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.nios2_data_master_agent,altera_merlin_master_agent
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.nios2_instruction_master_agent,altera_merlin_master_agent
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.avs_hram_converter_avalon_slave_agent,altera_merlin_slave_agent
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.nios2_debug_mem_slave_agent,altera_merlin_slave_agent
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.switches_s1_agent,altera_merlin_slave_agent
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.leds_s1_agent,altera_merlin_slave_agent
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.instruction_OCROM_s1_agent,altera_merlin_slave_agent
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.avs_hram_converter_avalon_slave_agent_rsp_fifo,altera_avalon_sc_fifo
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.nios2_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.switches_s1_agent_rsp_fifo,altera_avalon_sc_fifo
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.leds_s1_agent_rsp_fifo,altera_avalon_sc_fifo
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.instruction_OCROM_s1_agent_rsp_fifo,altera_avalon_sc_fifo
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.router,avs_hram_converter_TEST_advanced_mm_interconnect_0_router
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.router_001,avs_hram_converter_TEST_advanced_mm_interconnect_0_router_001
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.router_002,avs_hram_converter_TEST_advanced_mm_interconnect_0_router_002
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.router_003,avs_hram_converter_TEST_advanced_mm_interconnect_0_router_003
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.router_004,avs_hram_converter_TEST_advanced_mm_interconnect_0_router_004
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.router_005,avs_hram_converter_TEST_advanced_mm_interconnect_0_router_004
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.router_006,avs_hram_converter_TEST_advanced_mm_interconnect_0_router_006
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.nios2_data_master_limiter,altera_merlin_traffic_limiter
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.nios2_instruction_master_limiter,altera_merlin_traffic_limiter
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.instruction_OCROM_s1_burst_adapter,altera_merlin_burst_adapter
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.cmd_demux,avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_demux
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.cmd_demux_001,avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_demux_001
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.cmd_mux,avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_mux
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.cmd_mux_002,avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_mux
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.cmd_mux_003,avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_mux
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.cmd_mux_004,avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_mux
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.cmd_mux_001,avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_mux_001
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.rsp_demux,avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_demux
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.rsp_demux_002,avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_demux
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.rsp_demux_003,avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_demux
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.rsp_demux_004,avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_demux
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.rsp_demux_001,avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_demux_001
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.rsp_mux,avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_mux
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.rsp_mux_001,avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_mux_001
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.avs_hram_converter_avalon_slave_cmd_width_adapter,altera_merlin_width_adapter
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.avs_hram_converter_avalon_slave_rsp_width_adapter,altera_merlin_width_adapter
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.instruction_OCROM_s1_rsp_width_adapter,altera_merlin_width_adapter
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.instruction_OCROM_s1_cmd_width_adapter,altera_merlin_width_adapter
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.avalon_st_adapter,avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.avalon_st_adapter.error_adapter_0,avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter_error_adapter_0
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.avalon_st_adapter_004,avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter_error_adapter_0
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.avalon_st_adapter_001,avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter_001
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.avalon_st_adapter_002,avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter_001
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.avalon_st_adapter_003,avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter_001
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.irq_mapper,avs_hram_converter_TEST_advanced_irq_mapper
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.rst_controller,altera_reset_controller
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.rst_controller_001,altera_reset_controller
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.rst_controller,altera_reset_controller
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.rst_controller_001,altera_reset_controller
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst_clk_bfm,altera_avalon_clock_source
avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst_reset_bfm,altera_avalon_reset_source
