module comparator_1bit (
    input a, 
    input b, 
    output reg agb,
    output reg alb, 
    output reg aeb   
);

  always @(*) begin
   
    agb = 0;
    alb = 0;
    aeb = 0;

    if (a > b)
      agb = 1;   
    else if (a < b)
      alb = 1;   
    else
      aeb = 1;   
  end
endmodule
