// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module DataStorage_2(
  input          clock,
  input          reset,
  input          io_en,
  output         io_error,
  input          io_req_valid,
  input  [2:0]   io_req_bits_way,
  input  [8:0]   io_req_bits_set,
  input          io_req_bits_wen,
  output [511:0] io_rdata_data,
  input  [511:0] io_wdata_data,
  input          sigFromSrams_bore_ram_hold,
  input          sigFromSrams_bore_ram_bypass,
  input          sigFromSrams_bore_ram_bp_clken,
  input          sigFromSrams_bore_ram_aux_clk,
  input          sigFromSrams_bore_ram_aux_ckbp,
  input          sigFromSrams_bore_ram_mcp_hold,
  input          sigFromSrams_bore_cgen,
  input          sigFromSrams_bore_1_ram_hold,
  input          sigFromSrams_bore_1_ram_bypass,
  input          sigFromSrams_bore_1_ram_bp_clken,
  input          sigFromSrams_bore_1_ram_aux_clk,
  input          sigFromSrams_bore_1_ram_aux_ckbp,
  input          sigFromSrams_bore_1_ram_mcp_hold,
  input          sigFromSrams_bore_1_cgen,
  input          sigFromSrams_bore_2_ram_hold,
  input          sigFromSrams_bore_2_ram_bypass,
  input          sigFromSrams_bore_2_ram_bp_clken,
  input          sigFromSrams_bore_2_ram_aux_clk,
  input          sigFromSrams_bore_2_ram_aux_ckbp,
  input          sigFromSrams_bore_2_ram_mcp_hold,
  input          sigFromSrams_bore_2_cgen,
  input          sigFromSrams_bore_3_ram_hold,
  input          sigFromSrams_bore_3_ram_bypass,
  input          sigFromSrams_bore_3_ram_bp_clken,
  input          sigFromSrams_bore_3_ram_aux_clk,
  input          sigFromSrams_bore_3_ram_aux_ckbp,
  input          sigFromSrams_bore_3_ram_mcp_hold,
  input          sigFromSrams_bore_3_cgen,
  input  [5:0]   boreChildrenBd_bore_array,
  input          boreChildrenBd_bore_all,
  input          boreChildrenBd_bore_req,
  output         boreChildrenBd_bore_ack,
  input          boreChildrenBd_bore_writeen,
  input          boreChildrenBd_bore_be,
  input  [12:0]  boreChildrenBd_bore_addr,
  input  [136:0] boreChildrenBd_bore_indata,
  input          boreChildrenBd_bore_readen,
  input  [12:0]  boreChildrenBd_bore_addr_rd,
  output [136:0] boreChildrenBd_bore_outdata
);

  wire [136:0] bd_outdata;
  wire         bd_ack;
  wire [136:0] childBd_3_rdata;
  wire [136:0] childBd_2_rdata;
  wire [136:0] childBd_1_rdata;
  wire [136:0] childBd_rdata;
  wire [547:0] _array_io_r_resp_data_0_data;
  wire [5:0]   bd_array = boreChildrenBd_bore_array;
  wire         bd_all = boreChildrenBd_bore_all;
  wire         bd_req = boreChildrenBd_bore_req;
  wire         bd_writeen = boreChildrenBd_bore_writeen;
  wire         bd_be = boreChildrenBd_bore_be;
  wire [12:0]  bd_addr = boreChildrenBd_bore_addr;
  wire [136:0] bd_indata = boreChildrenBd_bore_indata;
  wire         bd_readen = boreChildrenBd_bore_readen;
  wire [12:0]  bd_addr_rd = boreChildrenBd_bore_addr_rd;
  wire [11:0]  hi = {io_req_bits_way, io_req_bits_set};
  wire [127:0] _arrayWriteData_syndromeUInt_T =
    {1'h0, io_wdata_data[126:0] & 127'h55AAAAAAAAAAAAAAAB55555556AAAD5B};
  wire [127:0] _arrayWriteData_syndromeUInt_T_3 =
    {1'h0, io_wdata_data[126:0] & 127'h66CCCCCCCCCCCCCCCD9999999B33366D};
  wire [127:0] _arrayWriteData_syndromeUInt_T_6 =
    {1'h0, io_wdata_data[126:1] & 126'h3C7878787878787878F0F0F0F1E1E3C7, 1'h0};
  wire [127:0] _arrayWriteData_syndromeUInt_T_9 =
    {io_wdata_data[127:4] & 124'h80FF00FF00FF00FF01FE01FE03FC07F, 4'h0};
  wire [127:0] _arrayWriteData_syndromeUInt_T_12 =
    {8'h0, io_wdata_data[119:11] & 109'h1FFFE0001FFFE0003FFFC0007FFF, 11'h0};
  wire [127:0] _arrayWriteData_syndromeUInt_T_15 =
    {8'h0, io_wdata_data[119:26] & 94'h3FFFFFFFC00000007FFFFFFF, 26'h0};
  wire [127:0] _arrayWriteData_syndromeUInt_T_18 = {8'h0, io_wdata_data[119:57], 57'h0};
  wire [127:0] _arrayWriteData_syndromeUInt_T_21 = {io_wdata_data[127:120], 120'h0};
  wire [127:0] _arrayWriteData_syndromeUInt_T_24 =
    {1'h0, io_wdata_data[254:128] & 127'h55AAAAAAAAAAAAAAAB55555556AAAD5B};
  wire [127:0] _arrayWriteData_syndromeUInt_T_27 =
    {1'h0, io_wdata_data[254:128] & 127'h66CCCCCCCCCCCCCCCD9999999B33366D};
  wire [127:0] _arrayWriteData_syndromeUInt_T_30 =
    {1'h0, io_wdata_data[254:129] & 126'h3C7878787878787878F0F0F0F1E1E3C7, 1'h0};
  wire [127:0] _arrayWriteData_syndromeUInt_T_33 =
    {io_wdata_data[255:132] & 124'h80FF00FF00FF00FF01FE01FE03FC07F, 4'h0};
  wire [127:0] _arrayWriteData_syndromeUInt_T_36 =
    {8'h0, io_wdata_data[247:139] & 109'h1FFFE0001FFFE0003FFFC0007FFF, 11'h0};
  wire [127:0] _arrayWriteData_syndromeUInt_T_39 =
    {8'h0, io_wdata_data[247:154] & 94'h3FFFFFFFC00000007FFFFFFF, 26'h0};
  wire [127:0] _arrayWriteData_syndromeUInt_T_42 = {8'h0, io_wdata_data[247:185], 57'h0};
  wire [127:0] _arrayWriteData_syndromeUInt_T_45 = {io_wdata_data[255:248], 120'h0};
  wire [127:0] _arrayWriteData_syndromeUInt_T_48 =
    {1'h0, io_wdata_data[382:256] & 127'h55AAAAAAAAAAAAAAAB55555556AAAD5B};
  wire [127:0] _arrayWriteData_syndromeUInt_T_51 =
    {1'h0, io_wdata_data[382:256] & 127'h66CCCCCCCCCCCCCCCD9999999B33366D};
  wire [127:0] _arrayWriteData_syndromeUInt_T_54 =
    {1'h0, io_wdata_data[382:257] & 126'h3C7878787878787878F0F0F0F1E1E3C7, 1'h0};
  wire [127:0] _arrayWriteData_syndromeUInt_T_57 =
    {io_wdata_data[383:260] & 124'h80FF00FF00FF00FF01FE01FE03FC07F, 4'h0};
  wire [127:0] _arrayWriteData_syndromeUInt_T_60 =
    {8'h0, io_wdata_data[375:267] & 109'h1FFFE0001FFFE0003FFFC0007FFF, 11'h0};
  wire [127:0] _arrayWriteData_syndromeUInt_T_63 =
    {8'h0, io_wdata_data[375:282] & 94'h3FFFFFFFC00000007FFFFFFF, 26'h0};
  wire [127:0] _arrayWriteData_syndromeUInt_T_66 = {8'h0, io_wdata_data[375:313], 57'h0};
  wire [127:0] _arrayWriteData_syndromeUInt_T_69 = {io_wdata_data[383:376], 120'h0};
  wire [127:0] _arrayWriteData_syndromeUInt_T_72 =
    {1'h0, io_wdata_data[510:384] & 127'h55AAAAAAAAAAAAAAAB55555556AAAD5B};
  wire [127:0] _arrayWriteData_syndromeUInt_T_75 =
    {1'h0, io_wdata_data[510:384] & 127'h66CCCCCCCCCCCCCCCD9999999B33366D};
  wire [127:0] _arrayWriteData_syndromeUInt_T_78 =
    {1'h0, io_wdata_data[510:385] & 126'h3C7878787878787878F0F0F0F1E1E3C7, 1'h0};
  wire [127:0] _arrayWriteData_syndromeUInt_T_81 =
    {io_wdata_data[511:388] & 124'h80FF00FF00FF00FF01FE01FE03FC07F, 4'h0};
  wire [127:0] _arrayWriteData_syndromeUInt_T_84 =
    {8'h0, io_wdata_data[503:395] & 109'h1FFFE0001FFFE0003FFFC0007FFF, 11'h0};
  wire [127:0] _arrayWriteData_syndromeUInt_T_87 =
    {8'h0, io_wdata_data[503:410] & 94'h3FFFFFFFC00000007FFFFFFF, 26'h0};
  wire [127:0] _arrayWriteData_syndromeUInt_T_90 = {8'h0, io_wdata_data[503:441], 57'h0};
  wire [127:0] _arrayWriteData_syndromeUInt_T_93 = {io_wdata_data[511:504], 120'h0};
  reg          error_REG;
  reg          error_REG_1;
  always @(posedge clock) begin
    error_REG <= io_req_valid & ~io_req_bits_wen;
    error_REG_1 <= error_REG;
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;
        error_REG = _RANDOM[/*Zero width*/ 1'b0][0];
        error_REG_1 = _RANDOM[/*Zero width*/ 1'b0][1];
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  wire [12:0]  childBd_addr;
  wire [12:0]  childBd_addr_rd;
  wire [136:0] childBd_wdata;
  wire         childBd_wmask;
  wire         childBd_re;
  wire         childBd_we;
  wire         childBd_ack;
  wire         childBd_selectedOH;
  wire [5:0]   childBd_array;
  wire [12:0]  childBd_1_addr;
  wire [12:0]  childBd_1_addr_rd;
  wire [136:0] childBd_1_wdata;
  wire         childBd_1_wmask;
  wire         childBd_1_re;
  wire         childBd_1_we;
  wire         childBd_1_ack;
  wire         childBd_1_selectedOH;
  wire [5:0]   childBd_1_array;
  wire [12:0]  childBd_2_addr;
  wire [12:0]  childBd_2_addr_rd;
  wire [136:0] childBd_2_wdata;
  wire         childBd_2_wmask;
  wire         childBd_2_re;
  wire         childBd_2_we;
  wire         childBd_2_ack;
  wire         childBd_2_selectedOH;
  wire [5:0]   childBd_2_array;
  wire [12:0]  childBd_3_addr;
  wire [12:0]  childBd_3_addr_rd;
  wire [136:0] childBd_3_wdata;
  wire         childBd_3_wmask;
  wire         childBd_3_re;
  wire         childBd_3_we;
  wire         childBd_3_ack;
  wire         childBd_3_selectedOH;
  wire [5:0]   childBd_3_array;
  GatedSplittedSRAM_2 array (
    .clock                            (clock),
    .reset                            (reset),
    .io_r_req_valid                   (io_req_valid & ~io_req_bits_wen),
    .io_r_req_bits_setIdx             (hi),
    .io_r_resp_data_0_data            (_array_io_r_resp_data_0_data),
    .io_w_req_valid                   (io_req_valid & io_req_bits_wen),
    .io_w_req_bits_setIdx             (hi),
    .io_w_req_bits_data_0_data
      ({^{^_arrayWriteData_syndromeUInt_T_21,
          ^_arrayWriteData_syndromeUInt_T_18,
          ^_arrayWriteData_syndromeUInt_T_15,
          ^_arrayWriteData_syndromeUInt_T_12,
          ^_arrayWriteData_syndromeUInt_T_9,
          ^_arrayWriteData_syndromeUInt_T_6,
          ^_arrayWriteData_syndromeUInt_T_3,
          ^_arrayWriteData_syndromeUInt_T,
          io_wdata_data[127:0]},
        ^_arrayWriteData_syndromeUInt_T_21,
        ^_arrayWriteData_syndromeUInt_T_18,
        ^_arrayWriteData_syndromeUInt_T_15,
        ^_arrayWriteData_syndromeUInt_T_12,
        ^_arrayWriteData_syndromeUInt_T_9,
        ^_arrayWriteData_syndromeUInt_T_6,
        ^_arrayWriteData_syndromeUInt_T_3,
        ^_arrayWriteData_syndromeUInt_T,
        io_wdata_data[127:0],
        ^{^_arrayWriteData_syndromeUInt_T_45,
          ^_arrayWriteData_syndromeUInt_T_42,
          ^_arrayWriteData_syndromeUInt_T_39,
          ^_arrayWriteData_syndromeUInt_T_36,
          ^_arrayWriteData_syndromeUInt_T_33,
          ^_arrayWriteData_syndromeUInt_T_30,
          ^_arrayWriteData_syndromeUInt_T_27,
          ^_arrayWriteData_syndromeUInt_T_24,
          io_wdata_data[255:128]},
        ^_arrayWriteData_syndromeUInt_T_45,
        ^_arrayWriteData_syndromeUInt_T_42,
        ^_arrayWriteData_syndromeUInt_T_39,
        ^_arrayWriteData_syndromeUInt_T_36,
        ^_arrayWriteData_syndromeUInt_T_33,
        ^_arrayWriteData_syndromeUInt_T_30,
        ^_arrayWriteData_syndromeUInt_T_27,
        ^_arrayWriteData_syndromeUInt_T_24,
        io_wdata_data[255:128],
        ^{^_arrayWriteData_syndromeUInt_T_69,
          ^_arrayWriteData_syndromeUInt_T_66,
          ^_arrayWriteData_syndromeUInt_T_63,
          ^_arrayWriteData_syndromeUInt_T_60,
          ^_arrayWriteData_syndromeUInt_T_57,
          ^_arrayWriteData_syndromeUInt_T_54,
          ^_arrayWriteData_syndromeUInt_T_51,
          ^_arrayWriteData_syndromeUInt_T_48,
          io_wdata_data[383:256]},
        ^_arrayWriteData_syndromeUInt_T_69,
        ^_arrayWriteData_syndromeUInt_T_66,
        ^_arrayWriteData_syndromeUInt_T_63,
        ^_arrayWriteData_syndromeUInt_T_60,
        ^_arrayWriteData_syndromeUInt_T_57,
        ^_arrayWriteData_syndromeUInt_T_54,
        ^_arrayWriteData_syndromeUInt_T_51,
        ^_arrayWriteData_syndromeUInt_T_48,
        io_wdata_data[383:256],
        ^{^_arrayWriteData_syndromeUInt_T_93,
          ^_arrayWriteData_syndromeUInt_T_90,
          ^_arrayWriteData_syndromeUInt_T_87,
          ^_arrayWriteData_syndromeUInt_T_84,
          ^_arrayWriteData_syndromeUInt_T_81,
          ^_arrayWriteData_syndromeUInt_T_78,
          ^_arrayWriteData_syndromeUInt_T_75,
          ^_arrayWriteData_syndromeUInt_T_72,
          io_wdata_data[511:384]},
        ^_arrayWriteData_syndromeUInt_T_93,
        ^_arrayWriteData_syndromeUInt_T_90,
        ^_arrayWriteData_syndromeUInt_T_87,
        ^_arrayWriteData_syndromeUInt_T_84,
        ^_arrayWriteData_syndromeUInt_T_81,
        ^_arrayWriteData_syndromeUInt_T_78,
        ^_arrayWriteData_syndromeUInt_T_75,
        ^_arrayWriteData_syndromeUInt_T_72,
        io_wdata_data[511:384]}),
    .io_en                            (io_en),
    .boreChildrenBd_bore_addr         (childBd_addr),
    .boreChildrenBd_bore_addr_rd      (childBd_addr_rd),
    .boreChildrenBd_bore_wdata        (childBd_wdata),
    .boreChildrenBd_bore_wmask        (childBd_wmask),
    .boreChildrenBd_bore_re           (childBd_re),
    .boreChildrenBd_bore_we           (childBd_we),
    .boreChildrenBd_bore_rdata        (childBd_rdata),
    .boreChildrenBd_bore_ack          (childBd_ack),
    .boreChildrenBd_bore_selectedOH   (childBd_selectedOH),
    .boreChildrenBd_bore_array        (childBd_array),
    .boreChildrenBd_bore_1_addr       (childBd_1_addr),
    .boreChildrenBd_bore_1_addr_rd    (childBd_1_addr_rd),
    .boreChildrenBd_bore_1_wdata      (childBd_1_wdata),
    .boreChildrenBd_bore_1_wmask      (childBd_1_wmask),
    .boreChildrenBd_bore_1_re         (childBd_1_re),
    .boreChildrenBd_bore_1_we         (childBd_1_we),
    .boreChildrenBd_bore_1_rdata      (childBd_1_rdata),
    .boreChildrenBd_bore_1_ack        (childBd_1_ack),
    .boreChildrenBd_bore_1_selectedOH (childBd_1_selectedOH),
    .boreChildrenBd_bore_1_array      (childBd_1_array),
    .boreChildrenBd_bore_2_addr       (childBd_2_addr),
    .boreChildrenBd_bore_2_addr_rd    (childBd_2_addr_rd),
    .boreChildrenBd_bore_2_wdata      (childBd_2_wdata),
    .boreChildrenBd_bore_2_wmask      (childBd_2_wmask),
    .boreChildrenBd_bore_2_re         (childBd_2_re),
    .boreChildrenBd_bore_2_we         (childBd_2_we),
    .boreChildrenBd_bore_2_rdata      (childBd_2_rdata),
    .boreChildrenBd_bore_2_ack        (childBd_2_ack),
    .boreChildrenBd_bore_2_selectedOH (childBd_2_selectedOH),
    .boreChildrenBd_bore_2_array      (childBd_2_array),
    .boreChildrenBd_bore_3_addr       (childBd_3_addr),
    .boreChildrenBd_bore_3_addr_rd    (childBd_3_addr_rd),
    .boreChildrenBd_bore_3_wdata      (childBd_3_wdata),
    .boreChildrenBd_bore_3_wmask      (childBd_3_wmask),
    .boreChildrenBd_bore_3_re         (childBd_3_re),
    .boreChildrenBd_bore_3_we         (childBd_3_we),
    .boreChildrenBd_bore_3_rdata      (childBd_3_rdata),
    .boreChildrenBd_bore_3_ack        (childBd_3_ack),
    .boreChildrenBd_bore_3_selectedOH (childBd_3_selectedOH),
    .boreChildrenBd_bore_3_array      (childBd_3_array),
    .sigFromSrams_bore_ram_hold       (sigFromSrams_bore_ram_hold),
    .sigFromSrams_bore_ram_bypass     (sigFromSrams_bore_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken   (sigFromSrams_bore_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk    (sigFromSrams_bore_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp   (sigFromSrams_bore_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold   (sigFromSrams_bore_ram_mcp_hold),
    .sigFromSrams_bore_cgen           (sigFromSrams_bore_cgen),
    .sigFromSrams_bore_1_ram_hold     (sigFromSrams_bore_1_ram_hold),
    .sigFromSrams_bore_1_ram_bypass   (sigFromSrams_bore_1_ram_bypass),
    .sigFromSrams_bore_1_ram_bp_clken (sigFromSrams_bore_1_ram_bp_clken),
    .sigFromSrams_bore_1_ram_aux_clk  (sigFromSrams_bore_1_ram_aux_clk),
    .sigFromSrams_bore_1_ram_aux_ckbp (sigFromSrams_bore_1_ram_aux_ckbp),
    .sigFromSrams_bore_1_ram_mcp_hold (sigFromSrams_bore_1_ram_mcp_hold),
    .sigFromSrams_bore_1_cgen         (sigFromSrams_bore_1_cgen),
    .sigFromSrams_bore_2_ram_hold     (sigFromSrams_bore_2_ram_hold),
    .sigFromSrams_bore_2_ram_bypass   (sigFromSrams_bore_2_ram_bypass),
    .sigFromSrams_bore_2_ram_bp_clken (sigFromSrams_bore_2_ram_bp_clken),
    .sigFromSrams_bore_2_ram_aux_clk  (sigFromSrams_bore_2_ram_aux_clk),
    .sigFromSrams_bore_2_ram_aux_ckbp (sigFromSrams_bore_2_ram_aux_ckbp),
    .sigFromSrams_bore_2_ram_mcp_hold (sigFromSrams_bore_2_ram_mcp_hold),
    .sigFromSrams_bore_2_cgen         (sigFromSrams_bore_2_cgen),
    .sigFromSrams_bore_3_ram_hold     (sigFromSrams_bore_3_ram_hold),
    .sigFromSrams_bore_3_ram_bypass   (sigFromSrams_bore_3_ram_bypass),
    .sigFromSrams_bore_3_ram_bp_clken (sigFromSrams_bore_3_ram_bp_clken),
    .sigFromSrams_bore_3_ram_aux_clk  (sigFromSrams_bore_3_ram_aux_clk),
    .sigFromSrams_bore_3_ram_aux_ckbp (sigFromSrams_bore_3_ram_aux_ckbp),
    .sigFromSrams_bore_3_ram_mcp_hold (sigFromSrams_bore_3_ram_mcp_hold),
    .sigFromSrams_bore_3_cgen         (sigFromSrams_bore_3_cgen)
  );
  L2DataStorage_2 mbistPl (
    .clock               (clock),
    .reset               (reset),
    .mbist_array         (bd_array),
    .mbist_all           (bd_all),
    .mbist_req           (bd_req),
    .mbist_ack           (bd_ack),
    .mbist_writeen       (bd_writeen),
    .mbist_be            (bd_be),
    .mbist_addr          (bd_addr),
    .mbist_indata        (bd_indata),
    .mbist_readen        (bd_readen),
    .mbist_addr_rd       (bd_addr_rd),
    .mbist_outdata       (bd_outdata),
    .toSRAM_0_addr       (childBd_addr),
    .toSRAM_0_addr_rd    (childBd_addr_rd),
    .toSRAM_0_wdata      (childBd_wdata),
    .toSRAM_0_wmask      (childBd_wmask),
    .toSRAM_0_re         (childBd_re),
    .toSRAM_0_we         (childBd_we),
    .toSRAM_0_rdata      (childBd_rdata),
    .toSRAM_0_ack        (childBd_ack),
    .toSRAM_0_selectedOH (childBd_selectedOH),
    .toSRAM_0_array      (childBd_array),
    .toSRAM_1_addr       (childBd_1_addr),
    .toSRAM_1_addr_rd    (childBd_1_addr_rd),
    .toSRAM_1_wdata      (childBd_1_wdata),
    .toSRAM_1_wmask      (childBd_1_wmask),
    .toSRAM_1_re         (childBd_1_re),
    .toSRAM_1_we         (childBd_1_we),
    .toSRAM_1_rdata      (childBd_1_rdata),
    .toSRAM_1_ack        (childBd_1_ack),
    .toSRAM_1_selectedOH (childBd_1_selectedOH),
    .toSRAM_1_array      (childBd_1_array),
    .toSRAM_2_addr       (childBd_2_addr),
    .toSRAM_2_addr_rd    (childBd_2_addr_rd),
    .toSRAM_2_wdata      (childBd_2_wdata),
    .toSRAM_2_wmask      (childBd_2_wmask),
    .toSRAM_2_re         (childBd_2_re),
    .toSRAM_2_we         (childBd_2_we),
    .toSRAM_2_rdata      (childBd_2_rdata),
    .toSRAM_2_ack        (childBd_2_ack),
    .toSRAM_2_selectedOH (childBd_2_selectedOH),
    .toSRAM_2_array      (childBd_2_array),
    .toSRAM_3_addr       (childBd_3_addr),
    .toSRAM_3_addr_rd    (childBd_3_addr_rd),
    .toSRAM_3_wdata      (childBd_3_wdata),
    .toSRAM_3_wmask      (childBd_3_wmask),
    .toSRAM_3_re         (childBd_3_re),
    .toSRAM_3_we         (childBd_3_we),
    .toSRAM_3_rdata      (childBd_3_rdata),
    .toSRAM_3_ack        (childBd_3_ack),
    .toSRAM_3_selectedOH (childBd_3_selectedOH),
    .toSRAM_3_array      (childBd_3_array)
  );
  assign io_error =
    (^(_array_io_r_resp_data_0_data[136:0]) | ~(^(_array_io_r_resp_data_0_data[136:0]))
     & (|{^{_array_io_r_resp_data_0_data[135:120] & 16'h80FF, 120'h0},
          ^{_array_io_r_resp_data_0_data[134:57] & 78'h20007FFFFFFFFFFFFFFF, 57'h0},
          ^{_array_io_r_resp_data_0_data[133:26] & 108'h8003FFFFFFFC00000007FFFFFFF,
            26'h0},
          ^{_array_io_r_resp_data_0_data[132:11] & 122'h2001FFFE0001FFFE0003FFFC0007FFF,
            11'h0},
          ^{_array_io_r_resp_data_0_data[131:4] & 128'h880FF00FF00FF00FF01FE01FE03FC07F,
            4'h0},
          ^{_array_io_r_resp_data_0_data[130:1] & 130'h23C7878787878787878F0F0F0F1E1E3C7,
            1'h0},
          ^(_array_io_r_resp_data_0_data[129:0] & 130'h266CCCCCCCCCCCCCCCD9999999B33366D),
          ^(_array_io_r_resp_data_0_data[128:0]
            & 129'h155AAAAAAAAAAAAAAAB55555556AAAD5B)})
     | ^(_array_io_r_resp_data_0_data[273:137])
     | ~(^(_array_io_r_resp_data_0_data[273:137]))
     & (|{^{_array_io_r_resp_data_0_data[272:257] & 16'h80FF, 120'h0},
          ^{_array_io_r_resp_data_0_data[271:194] & 78'h20007FFFFFFFFFFFFFFF, 57'h0},
          ^{_array_io_r_resp_data_0_data[270:163] & 108'h8003FFFFFFFC00000007FFFFFFF,
            26'h0},
          ^{_array_io_r_resp_data_0_data[269:148] & 122'h2001FFFE0001FFFE0003FFFC0007FFF,
            11'h0},
          ^{_array_io_r_resp_data_0_data[268:141] & 128'h880FF00FF00FF00FF01FE01FE03FC07F,
            4'h0},
          ^{_array_io_r_resp_data_0_data[267:138]
              & 130'h23C7878787878787878F0F0F0F1E1E3C7,
            1'h0},
          ^(_array_io_r_resp_data_0_data[266:137]
            & 130'h266CCCCCCCCCCCCCCCD9999999B33366D),
          ^(_array_io_r_resp_data_0_data[265:137]
            & 129'h155AAAAAAAAAAAAAAAB55555556AAAD5B)})
     | ^(_array_io_r_resp_data_0_data[410:274])
     | ~(^(_array_io_r_resp_data_0_data[410:274]))
     & (|{^{_array_io_r_resp_data_0_data[409:394] & 16'h80FF, 120'h0},
          ^{_array_io_r_resp_data_0_data[408:331] & 78'h20007FFFFFFFFFFFFFFF, 57'h0},
          ^{_array_io_r_resp_data_0_data[407:300] & 108'h8003FFFFFFFC00000007FFFFFFF,
            26'h0},
          ^{_array_io_r_resp_data_0_data[406:285] & 122'h2001FFFE0001FFFE0003FFFC0007FFF,
            11'h0},
          ^{_array_io_r_resp_data_0_data[405:278] & 128'h880FF00FF00FF00FF01FE01FE03FC07F,
            4'h0},
          ^{_array_io_r_resp_data_0_data[404:275]
              & 130'h23C7878787878787878F0F0F0F1E1E3C7,
            1'h0},
          ^(_array_io_r_resp_data_0_data[403:274]
            & 130'h266CCCCCCCCCCCCCCCD9999999B33366D),
          ^(_array_io_r_resp_data_0_data[402:274]
            & 129'h155AAAAAAAAAAAAAAAB55555556AAAD5B)})
     | ^(_array_io_r_resp_data_0_data[547:411])
     | ~(^(_array_io_r_resp_data_0_data[547:411]))
     & (|{^{_array_io_r_resp_data_0_data[546:531] & 16'h80FF, 120'h0},
          ^{_array_io_r_resp_data_0_data[545:468] & 78'h20007FFFFFFFFFFFFFFF, 57'h0},
          ^{_array_io_r_resp_data_0_data[544:437] & 108'h8003FFFFFFFC00000007FFFFFFF,
            26'h0},
          ^{_array_io_r_resp_data_0_data[543:422] & 122'h2001FFFE0001FFFE0003FFFC0007FFF,
            11'h0},
          ^{_array_io_r_resp_data_0_data[542:415] & 128'h880FF00FF00FF00FF01FE01FE03FC07F,
            4'h0},
          ^{_array_io_r_resp_data_0_data[541:412]
              & 130'h23C7878787878787878F0F0F0F1E1E3C7,
            1'h0},
          ^(_array_io_r_resp_data_0_data[540:411]
            & 130'h266CCCCCCCCCCCCCCCD9999999B33366D),
          ^(_array_io_r_resp_data_0_data[539:411]
            & 129'h155AAAAAAAAAAAAAAAB55555556AAAD5B)})) & error_REG_1;
  assign io_rdata_data =
    {_array_io_r_resp_data_0_data[127:0],
     _array_io_r_resp_data_0_data[264:137],
     _array_io_r_resp_data_0_data[401:274],
     _array_io_r_resp_data_0_data[538:411]};
  assign boreChildrenBd_bore_ack = bd_ack;
  assign boreChildrenBd_bore_outdata = bd_outdata;
endmodule

