\cvsection{Projects}
\begin{cventries}
		\cventry
		{University of Georgia}
		{Toy Processor}
		{Athens, Georgia}
		{August 2017 - May 2018}
		{
			\begin{cvitems}
				\item Designed a simple processor in Verilog using the Xilinx ISE Design Suite. The processor was loaded onto a Basys2 FPGA board and could accept any custom machine code given by the user.
			\end{cvitems}
		}
	\cventry
		{University of Georgia}
		{Micro Quadcopter}
		{Athens, Georgia}
		{January 2017 - May 2017}
		{
			\begin{cvitems}
				\item {Built a tiny (3.25in$^{2}$) quadcopter drone with wireless remote control, video, and wireless first person view capabilites for ENGR 3270 (Electronics) course.}
			\end{cvitems}
		}
\end{cventries}