{
  "module_name": "pinctrl-mt6795.c",
  "hash_id": "898e825488b94f94971f4f1dcf54d0776437378940e14b918685d6ac3448a906",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/mediatek/pinctrl-mt6795.c",
  "human_readable_source": "\n \n\n#include \"pinctrl-mtk-mt6795.h\"\n#include \"pinctrl-paris.h\"\n\n#define PIN_FIELD15(_s_pin, _e_pin, _s_addr, _x_addrs, _s_bit, _x_bits)\t\\\n\tPIN_FIELD_CALC(_s_pin, _e_pin, 0, _s_addr, _x_addrs, _s_bit,\t\\\n\t\t       _x_bits, 15, 0)\n\n#define PIN_FIELD16(_s_pin, _e_pin, _s_addr, _x_addrs, _s_bit, _x_bits)\t\\\n\tPIN_FIELD_CALC(_s_pin, _e_pin, 0, _s_addr, _x_addrs, _s_bit,\t\\\n\t\t       _x_bits, 16, 0)\n\n#define PINS_FIELD16(_s_pin, _e_pin, _s_addr, _x_addrs, _s_bit, _x_bits)\\\n\tPIN_FIELD_CALC(_s_pin, _e_pin, 0, _s_addr, _x_addrs, _s_bit,\t\\\n\t\t       _x_bits, 16, 1)\n\nstatic const struct mtk_pin_field_calc mt6795_pin_dir_range[] = {\n\tPIN_FIELD16(0, 196, 0x0, 0x10, 0, 1),\n};\n\nstatic const struct mtk_pin_field_calc mt6795_pin_pullen_range[] = {\n\tPIN_FIELD16(0, 196, 0x100, 0x10, 0, 1),\n};\n\nstatic const struct mtk_pin_field_calc mt6795_pin_pullsel_range[] = {\n\tPIN_FIELD16(0, 196, 0x200, 0x10, 0, 1),\n};\n\nstatic const struct mtk_pin_field_calc mt6795_pin_do_range[] = {\n\tPIN_FIELD16(0, 196, 0x400, 0x10, 0, 1),\n};\n\nstatic const struct mtk_pin_field_calc mt6795_pin_di_range[] = {\n\tPIN_FIELD16(0, 196, 0x500, 0x10, 0, 1),\n};\n\nstatic const struct mtk_pin_field_calc mt6795_pin_mode_range[] = {\n\tPIN_FIELD15(0, 196, 0x600, 0x10, 0, 3),\n};\n\nstatic const struct mtk_pin_field_calc mt6795_pin_ies_range[] = {\n\tPINS_FIELD16(0, 4, 0x900, 0x10, 1, 1),\n\tPINS_FIELD16(5, 9, 0x900, 0x10, 2, 1),\n\tPINS_FIELD16(10, 15, 0x900, 0x10, 10, 1),\n\tPINS_FIELD16(16, 16, 0x900, 0x10, 2, 1),\n\tPINS_FIELD16(17, 19, 0x910, 0x10, 3, 1),\n\tPINS_FIELD16(20, 22, 0x910, 0x10, 4, 1),\n\tPINS_FIELD16(23, 26, 0xce0, 0x10, 14, 1),\n\tPINS_FIELD16(27, 27, 0xcc0, 0x10, 14, 1),\n\tPINS_FIELD16(28, 28, 0xcd0, 0x10, 14, 1),\n\tPINS_FIELD16(29, 32, 0x900, 0x10, 3, 1),\n\tPINS_FIELD16(33, 33, 0x900, 0x10, 4, 1),\n\tPINS_FIELD16(34, 36, 0x900, 0x10, 5, 1),\n\tPINS_FIELD16(37, 38, 0x900, 0x10, 6, 1),\n\tPINS_FIELD16(39, 39, 0x900, 0x10, 7, 1),\n\tPINS_FIELD16(40, 40, 0x900, 0x10, 8, 1),\n\tPINS_FIELD16(41, 42, 0x900, 0x10, 9, 1),\n\tPINS_FIELD16(43, 46, 0x900, 0x10, 11, 1),\n\tPINS_FIELD16(47, 61, 0x920, 0x10, 3, 1),\n\tPINS_FIELD16(62, 66, 0x920, 0x10, 4, 1),\n\tPINS_FIELD16(67, 67, 0x920, 0x10, 3, 1),\n\tPINS_FIELD16(68, 72, 0x920, 0x10, 5, 1),\n\tPINS_FIELD16(73, 77, 0x920, 0x10, 6, 1),\n\tPINS_FIELD16(78, 91, 0x920, 0x10, 7, 1),\n\tPINS_FIELD16(92, 92, 0x900, 0x10, 13, 1),\n\tPINS_FIELD16(93, 95, 0x900, 0x10, 14, 1),\n\tPINS_FIELD16(96, 99, 0x900, 0x10, 15, 1),\n\tPINS_FIELD16(100, 103, 0xca0, 0x10, 14, 1),\n\tPINS_FIELD16(104, 104, 0xc80, 0x10, 14, 1),\n\tPINS_FIELD16(105, 105, 0xc90, 0x10, 14, 1),\n\tPINS_FIELD16(106, 107, 0x910, 0x10, 0, 1),\n\tPINS_FIELD16(108, 112, 0x910, 0x10, 1, 1),\n\tPINS_FIELD16(113, 116, 0x910, 0x10, 2, 1),\n\tPINS_FIELD16(117, 118, 0x910, 0x10, 5, 1),\n\tPINS_FIELD16(119, 124, 0x910, 0x10, 6, 1),\n\tPINS_FIELD16(125, 126, 0x910, 0x10, 7, 1),\n\tPINS_FIELD16(129, 129, 0x910, 0x10, 8, 1),\n\tPINS_FIELD16(130, 131, 0x910, 0x10, 9, 1),\n\tPINS_FIELD16(132, 135, 0x910, 0x10, 8, 1),\n\tPINS_FIELD16(136, 137, 0x910, 0x10, 7, 1),\n\tPINS_FIELD16(154, 161, 0xc20, 0x10, 14, 1),\n\tPINS_FIELD16(162, 162, 0xc10, 0x10, 14, 1),\n\tPINS_FIELD16(163, 163, 0xc00, 0x10, 14, 1),\n\tPINS_FIELD16(164, 164, 0xd10, 0x10, 14, 1),\n\tPINS_FIELD16(165, 165, 0xd00, 0x10, 14, 1),\n\tPINS_FIELD16(166, 169, 0x910, 0x10, 14, 1),\n\tPINS_FIELD16(176, 179, 0x910, 0x10, 15, 1),\n\tPINS_FIELD16(180, 180, 0x920, 0x10, 0, 1),\n\tPINS_FIELD16(181, 184, 0x920, 0x10, 1, 1),\n\tPINS_FIELD16(185, 191, 0x920, 0x10, 2, 1),\n\tPINS_FIELD16(192, 192, 0x920, 0x10, 8, 1),\n\tPINS_FIELD16(193, 194, 0x920, 0x10, 9, 1),\n\tPINS_FIELD16(195, 196, 0x920, 0x10, 8, 1),\n};\n\nstatic const struct mtk_pin_field_calc mt6795_pin_smt_range[] = {\n\tPINS_FIELD16(0, 4, 0x930, 0x10, 1, 1),\n\tPINS_FIELD16(5, 9, 0x930, 0x10, 2, 1),\n\tPINS_FIELD16(10, 15, 0x930, 0x10, 10, 1),\n\tPINS_FIELD16(16, 16, 0x930, 0x10, 2, 1),\n\tPINS_FIELD16(17, 19, 0x940, 0x10, 3, 1),\n\tPINS_FIELD16(20, 22, 0x940, 0x10, 4, 1),\n\tPINS_FIELD16(23, 26, 0xce0, 0x10, 13, 1),\n\tPINS_FIELD16(27, 27, 0xcc0, 0x10, 13, 1),\n\tPINS_FIELD16(28, 28, 0xcd0, 0x10, 13, 1),\n\tPINS_FIELD16(29, 32, 0x930, 0x10, 3, 1),\n\tPINS_FIELD16(33, 33, 0x930, 0x10, 4, 1),\n\tPINS_FIELD16(34, 36, 0x930, 0x10, 5, 1),\n\tPINS_FIELD16(37, 38, 0x930, 0x10, 6, 1),\n\tPINS_FIELD16(39, 39, 0x930, 0x10, 7, 1),\n\tPINS_FIELD16(40, 40, 0x930, 0x10, 8, 1),\n\tPINS_FIELD16(41, 42, 0x930, 0x10, 9, 1),\n\tPINS_FIELD16(43, 46, 0x930, 0x10, 11, 1),\n\tPINS_FIELD16(47, 61, 0x950, 0x10, 3, 1),\n\tPINS_FIELD16(62, 66, 0x950, 0x10, 4, 1),\n\tPINS_FIELD16(67, 67, 0x950, 0x10, 3, 1),\n\tPINS_FIELD16(68, 72, 0x950, 0x10, 5, 1),\n\tPINS_FIELD16(73, 77, 0x950, 0x10, 6, 1),\n\tPINS_FIELD16(78, 91, 0x950, 0x10, 7, 1),\n\tPINS_FIELD16(92, 92, 0x930, 0x10, 13, 1),\n\tPINS_FIELD16(93, 95, 0x930, 0x10, 14, 1),\n\tPINS_FIELD16(96, 99, 0x930, 0x10, 15, 1),\n\tPINS_FIELD16(100, 103, 0xca0, 0x10, 13, 1),\n\tPINS_FIELD16(104, 104, 0xc80, 0x10, 13, 1),\n\tPINS_FIELD16(105, 105, 0xc90, 0x10, 13, 1),\n\tPINS_FIELD16(106, 107, 0x940, 0x10, 0, 1),\n\tPINS_FIELD16(108, 112, 0x940, 0x10, 1, 1),\n\tPINS_FIELD16(113, 116, 0x940, 0x10, 2, 1),\n\tPINS_FIELD16(117, 118, 0x940, 0x10, 5, 1),\n\tPINS_FIELD16(119, 124, 0x940, 0x10, 6, 1),\n\tPINS_FIELD16(125, 126, 0x940, 0x10, 7, 1),\n\tPINS_FIELD16(129, 129, 0x940, 0x10, 8, 1),\n\tPINS_FIELD16(130, 131, 0x940, 0x10, 9, 1),\n\tPINS_FIELD16(132, 135, 0x940, 0x10, 8, 1),\n\tPINS_FIELD16(136, 137, 0x940, 0x10, 7, 1),\n\tPINS_FIELD16(154, 161, 0xc20, 0x10, 13, 1),\n\tPINS_FIELD16(162, 162, 0xc10, 0x10, 13, 1),\n\tPINS_FIELD16(163, 163, 0xc00, 0x10, 13, 1),\n\tPINS_FIELD16(164, 164, 0xd10, 0x10, 13, 1),\n\tPINS_FIELD16(165, 165, 0xd00, 0x10, 13, 1),\n\tPINS_FIELD16(166, 169, 0x940, 0x10, 14, 1),\n\tPINS_FIELD16(176, 179, 0x940, 0x10, 15, 1),\n\tPINS_FIELD16(180, 180, 0x950, 0x10, 0, 1),\n\tPINS_FIELD16(181, 184, 0x950, 0x10, 1, 1),\n\tPINS_FIELD16(185, 191, 0x950, 0x10, 2, 1),\n\tPINS_FIELD16(192, 192, 0x950, 0x10, 8, 1),\n\tPINS_FIELD16(193, 194, 0x950, 0x10, 9, 1),\n\tPINS_FIELD16(195, 196, 0x950, 0x10, 8, 1),\n};\n\n\nstatic const struct mtk_pin_field_calc mt6795_pin_pupd_range[] = {\n\t \n\tPIN_FIELD16(119, 119, 0xe00, 0x10, 2, 1),\t \n\tPIN_FIELD16(120, 120, 0xe00, 0x10, 6, 1),\t \n\tPIN_FIELD16(121, 121, 0xe00, 0x10, 10, 1),\t \n\tPIN_FIELD16(122, 122, 0xe10, 0x10, 2, 1),\t \n\tPIN_FIELD16(123, 123, 0xe10, 0x10, 6, 1),\t \n\tPIN_FIELD16(124, 124, 0xe10, 0x10, 10, 1),\t \n\n\t \n\tPIN_FIELD16(138, 138, 0xd50, 0x10, 2, 1),\t \n\tPIN_FIELD16(139, 139, 0xd60, 0x10, 1, 1),\t \n\tPIN_FIELD16(140, 140, 0xd70, 0x10, 1, 1),\t \n\tPIN_FIELD16(141, 141, 0xd70, 0x10, 3, 1),\t \n\tPIN_FIELD16(142, 142, 0xd70, 0x10, 5, 1),\t \n\tPIN_FIELD16(143, 143, 0xd70, 0x10, 7, 1),\t \n\tPIN_FIELD16(144, 144, 0xd50, 0x10, 5, 1),\t \n\tPIN_FIELD16(145, 145, 0xd50, 0x10, 7, 1),\t \n\tPIN_FIELD16(146, 146, 0xd60, 0x10, 7, 1),\t \n\tPIN_FIELD16(147, 147, 0xed0, 0x10, 6, 1),\t \n\tPIN_FIELD16(148, 148, 0xed0, 0x10, 8, 1),\t \n\tPIN_FIELD16(149, 149, 0xed0, 0x10, 10, 1),\t \n\tPIN_FIELD16(150, 150, 0xed0, 0x10, 12, 1),\t \n\tPIN_FIELD16(151, 151, 0xed0, 0x10, 14, 1),\t \n\tPIN_FIELD16(152, 152, 0xd60, 0x10, 3, 1),\t \n\tPIN_FIELD16(153, 153, 0xd60, 0x10, 5, 1),\t \n\n\t \n\tPIN_FIELD16(154, 154, 0xc20, 0x10, 2, 1),\t \n\tPIN_FIELD16(155, 155, 0xc20, 0x10, 2, 1),\t \n\tPIN_FIELD16(156, 156, 0xc20, 0x10, 2, 1),\t \n\tPIN_FIELD16(157, 157, 0xc20, 0x10, 2, 1),\t \n\tPIN_FIELD16(158, 158, 0xc20, 0x10, 2, 1),\t \n\tPIN_FIELD16(159, 159, 0xc20, 0x10, 2, 1),\t \n\tPIN_FIELD16(160, 160, 0xc20, 0x10, 2, 1),\t \n\tPIN_FIELD16(161, 161, 0xc20, 0x10, 2, 1),\t \n\tPIN_FIELD16(162, 162, 0xc10, 0x10, 2, 1),\t \n\tPIN_FIELD16(163, 163, 0xc00, 0x10, 2, 1),\t \n\tPIN_FIELD16(164, 164, 0xd10, 0x10, 2, 1),\t \n\tPIN_FIELD16(165, 165, 0xd00, 0x10, 2, 1),\t \n\n\t \n\tPIN_FIELD16(170, 170, 0xc50, 0x10, 2, 1),\t \n\tPIN_FIELD16(171, 171, 0xd20, 0x10, 2, 1),\t \n\tPIN_FIELD16(172, 172, 0xd20, 0x10, 6, 1),\t \n\tPIN_FIELD16(173, 173, 0xd20, 0x10, 10, 1),\t \n\tPIN_FIELD16(174, 174, 0xd20, 0x10, 14, 1),\t \n\tPIN_FIELD16(175, 175, 0xc40, 0x10, 2, 1),\t \n\n\t \n\tPIN_FIELD16(100, 100, 0xd30, 0x10, 2, 1),\t \n\tPIN_FIELD16(101, 101, 0xd30, 0x10, 6, 1),\t \n\tPIN_FIELD16(102, 102, 0xd30, 0x10, 10, 1),\t \n\tPIN_FIELD16(103, 103, 0xd30, 0x10, 14, 1),\t \n\tPIN_FIELD16(104, 104, 0xc80, 0x10, 2, 1),\t \n\tPIN_FIELD16(105, 105, 0xc90, 0x10, 2, 1),\t \n\n\t \n\tPIN_FIELD16(23, 23, 0xd40, 0x10, 2, 1),\t\t \n\tPIN_FIELD16(24, 24, 0xd40, 0x10, 6, 5),\t\t \n\tPIN_FIELD16(25, 25, 0xd40, 0x10, 10, 9),\t \n\tPIN_FIELD16(26, 26, 0xd40, 0x10, 14, 13),\t \n\tPIN_FIELD16(27, 27, 0xcc0, 0x10, 2, 1),\t\t \n\tPIN_FIELD16(28, 28, 0xcd0, 0x10, 2, 1)\t\t \n};\n\nstatic const struct mtk_pin_field_calc mt6795_pin_r0_range[] = {\n\tPIN_FIELD16(23, 23, 0xd40, 0x10, 0, 1),\n\tPIN_FIELD16(24, 24, 0xd40, 0x10, 4, 1),\n\tPIN_FIELD16(25, 25, 0xd40, 0x10, 8, 1),\n\tPIN_FIELD16(26, 26, 0xd40, 0x10, 12, 1),\n\tPIN_FIELD16(27, 27, 0xcc0, 0x10, 0, 1),\n\tPIN_FIELD16(28, 28, 0xcd0, 0x10, 0, 1),\n\tPIN_FIELD16(100, 100, 0xd30, 0x10, 0, 1),\n\tPIN_FIELD16(101, 101, 0xd30, 0x10, 4, 1),\n\tPIN_FIELD16(102, 102, 0xd30, 0x10, 8, 1),\n\tPIN_FIELD16(103, 103, 0xd30, 0x10, 12, 1),\n\tPIN_FIELD16(104, 104, 0xc80, 0x10, 0, 1),\n\tPIN_FIELD16(105, 105, 0xc90, 0x10, 0, 1),\n\tPIN_FIELD16(119, 119, 0xe00, 0x10, 0, 1),\n\tPIN_FIELD16(120, 120, 0xe00, 0x10, 4, 1),\n\tPIN_FIELD16(121, 121, 0xe00, 0x10, 8, 1),\n\tPIN_FIELD16(122, 122, 0xe10, 0x10, 0, 1),\n\tPIN_FIELD16(123, 123, 0xe10, 0x10, 4, 1),\n\tPIN_FIELD16(124, 124, 0xe10, 0x10, 8, 1),\n\tPIN_FIELD16(138, 138, 0xd50, 0x10, 0, 1),\n\tPIN_FIELD16(139, 139, 0xd60, 0x10, 0, 1),\n\tPIN_FIELD16(140, 140, 0xd70, 0x10, 0, 1),\n\tPIN_FIELD16(141, 141, 0xd70, 0x10, 1, 1),\n\tPIN_FIELD16(142, 142, 0xd70, 0x10, 3, 1),\n\tPIN_FIELD16(143, 143, 0xd70, 0x10, 5, 1),\n\tPIN_FIELD16(144, 144, 0xd50, 0x10, 3, 1),\n\tPIN_FIELD16(145, 145, 0xd50, 0x10, 5, 1),\n\tPIN_FIELD16(146, 146, 0xd60, 0x10, 5, 1),\n\tPIN_FIELD16(147, 147, 0xed0, 0x10, 4, 1),\n\tPIN_FIELD16(148, 148, 0xed0, 0x10, 6, 1),\n\tPIN_FIELD16(149, 149, 0xed0, 0x10, 8, 1),\n\tPIN_FIELD16(150, 150, 0xed0, 0x10, 10, 1),\n\tPIN_FIELD16(151, 151, 0xed0, 0x10, 12, 1),\n\tPIN_FIELD16(152, 152, 0xd60, 0x10, 1, 1),\n\tPIN_FIELD16(153, 153, 0xd60, 0x10, 3, 1),\n\tPIN_FIELD16(154, 155, 0xc20, 0x10, 0, 1),\n\tPIN_FIELD16(155, 156, 0xc20, 0x10, 0, 1),\n\tPIN_FIELD16(156, 157, 0xc20, 0x10, 0, 1),\n\tPIN_FIELD16(157, 158, 0xc20, 0x10, 0, 1),\n\tPIN_FIELD16(158, 159, 0xc20, 0x10, 0, 1),\n\tPIN_FIELD16(159, 160, 0xc20, 0x10, 0, 1),\n\tPIN_FIELD16(160, 161, 0xc20, 0x10, 0, 1),\n\tPIN_FIELD16(161, 161, 0xc20, 0x10, 0, 1),\n\tPIN_FIELD16(162, 162, 0xc10, 0x10, 0, 1),\n\tPIN_FIELD16(163, 163, 0xc00, 0x10, 0, 1),\n\tPIN_FIELD16(164, 164, 0xd10, 0x10, 0, 1),\n\tPIN_FIELD16(165, 165, 0xd00, 0x10, 0, 1),\n\tPIN_FIELD16(170, 170, 0xc50, 0x10, 0, 1),\n\tPIN_FIELD16(171, 171, 0xd20, 0x10, 0, 1),\n\tPIN_FIELD16(172, 172, 0xd20, 0x10, 4, 1),\n\tPIN_FIELD16(173, 173, 0xd20, 0x10, 8, 1),\n\tPIN_FIELD16(174, 174, 0xd20, 0x10, 12, 1),\n\tPIN_FIELD16(175, 175, 0xc40, 0x10, 0, 1),\n};\n\nstatic const struct mtk_pin_field_calc mt6795_pin_r1_range[] = {\n\tPIN_FIELD16(23, 23, 0xd40, 0x10, 1, 1),\n\tPIN_FIELD16(24, 24, 0xd40, 0x10, 5, 1),\n\tPIN_FIELD16(25, 25, 0xd40, 0x10, 9, 1),\n\tPIN_FIELD16(26, 26, 0xd40, 0x10, 13, 1),\n\tPIN_FIELD16(27, 27, 0xcc0, 0x10, 1, 1),\n\tPIN_FIELD16(28, 28, 0xcd0, 0x10, 1, 1),\n\tPIN_FIELD16(100, 100, 0xd30, 0x10, 1, 1),\n\tPIN_FIELD16(101, 101, 0xd30, 0x10, 5, 1),\n\tPIN_FIELD16(102, 102, 0xd30, 0x10, 9, 1),\n\tPIN_FIELD16(103, 103, 0xd30, 0x10, 13, 1),\n\tPIN_FIELD16(104, 104, 0xc80, 0x10, 1, 1),\n\tPIN_FIELD16(105, 105, 0xc90, 0x10, 1, 1),\n\tPIN_FIELD16(119, 119, 0xe00, 0x10, 1, 1),\n\tPIN_FIELD16(120, 120, 0xe00, 0x10, 5, 1),\n\tPIN_FIELD16(121, 121, 0xe00, 0x10, 9, 1),\n\tPIN_FIELD16(122, 122, 0xe10, 0x10, 1, 1),\n\tPIN_FIELD16(123, 123, 0xe10, 0x10, 5, 1),\n\tPIN_FIELD16(124, 124, 0xe10, 0x10, 9, 1),\n\tPIN_FIELD16(138, 138, 0xd50, 0x10, 1, 1),\n\tPIN_FIELD16(139, 139, 0xd60, 0x10, 0, 1),\n\tPIN_FIELD16(140, 140, 0xd70, 0x10, 0, 1),\n\tPIN_FIELD16(141, 141, 0xd70, 0x10, 2, 1),\n\tPIN_FIELD16(142, 142, 0xd70, 0x10, 4, 1),\n\tPIN_FIELD16(143, 143, 0xd70, 0x10, 6, 1),\n\tPIN_FIELD16(144, 144, 0xd50, 0x10, 4, 1),\n\tPIN_FIELD16(145, 145, 0xd50, 0x10, 6, 1),\n\tPIN_FIELD16(146, 146, 0xd60, 0x10, 6, 1),\n\tPIN_FIELD16(147, 147, 0xed0, 0x10, 5, 1),\n\tPIN_FIELD16(148, 148, 0xed0, 0x10, 7, 1),\n\tPIN_FIELD16(149, 149, 0xed0, 0x10, 9, 1),\n\tPIN_FIELD16(150, 150, 0xed0, 0x10, 11, 1),\n\tPIN_FIELD16(151, 151, 0xed0, 0x10, 13, 1),\n\tPIN_FIELD16(152, 152, 0xd60, 0x10, 2, 1),\n\tPIN_FIELD16(153, 153, 0xd60, 0x10, 4, 1),\n\tPIN_FIELD16(154, 155, 0xc20, 0x10, 1, 1),\n\tPIN_FIELD16(155, 156, 0xc20, 0x10, 1, 1),\n\tPIN_FIELD16(156, 157, 0xc20, 0x10, 1, 1),\n\tPIN_FIELD16(157, 158, 0xc20, 0x10, 1, 1),\n\tPIN_FIELD16(158, 159, 0xc20, 0x10, 1, 1),\n\tPIN_FIELD16(159, 160, 0xc20, 0x10, 1, 1),\n\tPIN_FIELD16(160, 161, 0xc20, 0x10, 1, 1),\n\tPIN_FIELD16(161, 161, 0xc20, 0x10, 1, 1),\n\tPIN_FIELD16(162, 162, 0xc10, 0x10, 1, 1),\n\tPIN_FIELD16(163, 163, 0xc00, 0x10, 1, 1),\n\tPIN_FIELD16(164, 164, 0xd10, 0x10, 1, 1),\n\tPIN_FIELD16(165, 165, 0xd00, 0x10, 1, 1),\n\tPIN_FIELD16(170, 170, 0xc50, 0x10, 1, 1),\n\tPIN_FIELD16(171, 171, 0xd20, 0x10, 1, 1),\n\tPIN_FIELD16(172, 172, 0xd20, 0x10, 5, 1),\n\tPIN_FIELD16(173, 173, 0xd20, 0x10, 9, 1),\n\tPIN_FIELD16(174, 174, 0xd20, 0x10, 13, 1),\n\tPIN_FIELD16(175, 175, 0xc40, 0x10, 1, 1),\n};\n\nstatic const struct mtk_pin_field_calc mt6795_pin_drv_range[] = {\n\tPINS_FIELD16(0, 4, 0xb30, 0x10, 13, 2),\n\tPINS_FIELD16(5, 9, 0xb30, 0x10, 1, 2),\n\tPINS_FIELD16(10, 15, 0xb30, 0x10, 5, 2),\n\tPIN_FIELD16(16, 16, 0xb30, 0x10, 1, 2),\n\tPINS_FIELD16(17, 19, 0xb70, 0x10, 5, 2),\n\tPINS_FIELD16(20, 22, 0xb70, 0x10, 9, 2),\n\tPINS_FIELD16(23, 26, 0xce0, 0x10, 8, 2),\n\tPIN_FIELD16(27, 27, 0xcc0, 0x10, 8, 2),\n\tPIN_FIELD16(28, 28, 0xcd0, 0x10, 8, 2),\n\tPINS_FIELD16(29, 32, 0xb80, 0x10, 13, 2),\n\tPIN_FIELD16(33, 33, 0xb10, 0x10, 13, 2),\n\tPINS_FIELD16(34, 36, 0xb10, 0x10, 9, 2),\n\tPINS_FIELD16(37, 38, 0xb10, 0x10, 5, 2),\n\tPIN_FIELD16(39, 39, 0xb20, 0x10, 1, 2),\n\tPIN_FIELD16(40, 40, 0xb20, 0x10, 5, 2),\n\tPINS_FIELD16(41, 42, 0xb20, 0x10, 9, 2),\n\tPINS_FIELD16(47, 61, 0xb00, 0x10, 9, 2),\n\tPINS_FIELD16(62, 66, 0xb70, 0x10, 1, 2),\n\tPINS_FIELD16(67, 67, 0xb00, 0x10, 9, 2),\n\tPINS_FIELD16(68, 72, 0xb60, 0x10, 13, 2),\n\tPINS_FIELD16(73, 77, 0xb40, 0x10, 13, 2),\n\tPIN_FIELD16(78, 78, 0xb00, 0x10, 12, 3),\n\tPINS_FIELD16(79, 91, 0xb00, 0x10, 13, 2),\n\tPIN_FIELD16(92, 92, 0xb60, 0x10, 5, 2),\n\tPINS_FIELD16(93, 95, 0xb60, 0x10, 1, 2),\n\tPINS_FIELD16(96, 99, 0xb80, 0x10, 9, 2),\n\tPINS_FIELD16(100, 103, 0xca0, 0x10, 8, 2),\n\tPIN_FIELD16(104, 104, 0xc80, 0x10, 8, 2),\n\tPIN_FIELD16(105, 105, 0xc90, 0x10, 8, 2),\n\tPINS_FIELD16(106, 107, 0xb50, 0x10, 9, 2),\n\tPINS_FIELD16(108, 112, 0xb50, 0x10, 1, 2),\n\tPINS_FIELD16(113, 116, 0xb80, 0x10, 5, 2),\n\tPINS_FIELD16(117, 118, 0xb90, 0x10, 1, 2),\n\tPINS_FIELD16(119, 124, 0xb50, 0x10, 5, 2),\n\tPIN_FIELD16(127, 127, 0xb70, 0x10, 5, 2),\n\tPIN_FIELD16(128, 128, 0xb70, 0x10, 9, 2),\n\tPIN_FIELD16(129, 129, 0xb40, 0x10, 9, 2),\n\tPINS_FIELD16(130, 131, 0xb40, 0x10, 13, 2),\n\tPINS_FIELD16(132, 135, 0xb40, 0x10, 9, 2),\n\tPIN_FIELD16(138, 138, 0xb50, 0x10, 8, 2),\n\tPIN_FIELD16(139, 139, 0xb60, 0x10, 8, 2),\n\tPINS_FIELD16(140, 151, 0xb70, 0x10, 8, 2),\n\tPINS_FIELD16(152, 153, 0xb60, 0x10, 8, 2),\n\tPINS_FIELD16(153, 153, 0xb60, 0x10, 8, 2),\n\tPINS_FIELD16(154, 161, 0xc20, 0x10, 8, 2),\n\tPIN_FIELD16(162, 162, 0xc10, 0x10, 8, 2),\n\tPIN_FIELD16(163, 163, 0xc00, 0x10, 8, 2),\n\tPIN_FIELD16(164, 164, 0xd10, 0x10, 8, 2),\n\tPIN_FIELD16(165, 165, 0xd00, 0x10, 8, 2),\n\tPINS_FIELD16(166, 169, 0xb80, 0x10, 1, 2),\n\tPINS_FIELD16(170, 173, 0xc60, 0x10, 8, 2),\n\tPIN_FIELD16(174, 174, 0xc40, 0x10, 8, 2),\n\tPIN_FIELD16(175, 175, 0xc50, 0x10, 8, 2),\n\tPINS_FIELD16(176, 179, 0xb70, 0x10, 13, 2),\n\tPIN_FIELD16(180, 180, 0xb00, 0x10, 5, 2),\n\tPINS_FIELD16(181, 184, 0xb00, 0x10, 1, 2),\n\tPINS_FIELD16(185, 191, 0xb60, 0x10, 9, 2),\n\tPIN_FIELD16(192, 192, 0xb40, 0x10, 1, 2),\n\tPINS_FIELD16(193, 194, 0xb40, 0x10, 5, 2),\n\tPINS_FIELD16(195, 196, 0xb40, 0x10, 1, 2),\n};\n\nstatic const struct mtk_pin_field_calc mt6795_pin_sr_range[] = {\n\tPINS_FIELD16(0, 4, 0xb30, 0x10, 15, 1),\n\tPINS_FIELD16(5, 9, 0xb30, 0x10, 3, 1),\n\tPINS_FIELD16(10, 15, 0xb30, 0x10, 7, 1),\n\tPIN_FIELD16(16, 16, 0xb30, 0x10, 5, 1),\n\tPINS_FIELD16(23, 26, 0xce0, 0x10, 12, 1),\n\tPIN_FIELD16(27, 27, 0xcc0, 0x10, 12, 1),\n\tPIN_FIELD16(28, 28, 0xcd0, 0x10, 12, 1),\n\tPINS_FIELD16(29, 32, 0xb80, 0x10, 15, 1),\n\tPIN_FIELD16(33, 33, 0xb10, 0x10, 15, 1),\n\tPINS_FIELD16(34, 36, 0xb10, 0x10, 11, 1),\n\tPINS_FIELD16(37, 38, 0xb10, 0x10, 7, 1),\n\tPIN_FIELD16(39, 39, 0xb20, 0x10, 3, 1),\n\tPIN_FIELD16(40, 40, 0xb20, 0x10, 7, 1),\n\tPINS_FIELD16(41, 42, 0xb20, 0x10, 11, 1),\n\tPINS_FIELD16(47, 61, 0xb00, 0x10, 11, 1),\n\tPINS_FIELD16(62, 66, 0xb70, 0x10, 3, 1),\n\tPINS_FIELD16(67, 67, 0xb00, 0x10, 11, 1),\n\tPINS_FIELD16(68, 72, 0xb60, 0x10, 15, 1),\n\tPINS_FIELD16(73, 77, 0xb40, 0x10, 15, 1),\n\tPIN_FIELD16(78, 78, 0xb00, 0x10, 15, 3),\n\tPINS_FIELD16(79, 91, 0xb00, 0x10, 15, 1),\n\tPIN_FIELD16(92, 92, 0xb60, 0x10, 7, 1),\n\tPINS_FIELD16(93, 95, 0xb60, 0x10, 3, 1),\n\tPINS_FIELD16(96, 99, 0xb80, 0x10, 11, 1),\n\tPINS_FIELD16(100, 103, 0xca0, 0x10, 12, 1),\n\tPIN_FIELD16(104, 104, 0xc80, 0x10, 12, 1),\n\tPIN_FIELD16(105, 105, 0xc90, 0x10, 12, 1),\n\tPINS_FIELD16(106, 107, 0xb50, 0x10, 11, 1),\n\tPINS_FIELD16(108, 112, 0xb50, 0x10, 3, 1),\n\tPINS_FIELD16(113, 116, 0xb80, 0x10, 7, 1),\n\tPINS_FIELD16(117, 118, 0xb90, 0x10, 3, 1),\n\tPINS_FIELD16(119, 124, 0xb50, 0x10, 7, 1),\n\tPIN_FIELD16(127, 127, 0xb70, 0x10, 7, 1),\n\tPIN_FIELD16(128, 128, 0xb70, 0x10, 11, 1),\n\tPIN_FIELD16(129, 129, 0xb40, 0x10, 11, 1),\n\tPINS_FIELD16(130, 131, 0xb40, 0x10, 15, 1),\n\tPINS_FIELD16(132, 135, 0xb40, 0x10, 11, 1),\n\tPIN_FIELD16(138, 138, 0xb50, 0x10, 12, 1),\n\tPIN_FIELD16(139, 139, 0xb60, 0x10, 12, 1),\n\tPINS_FIELD16(140, 151, 0xb70, 0x10, 12, 1),\n\tPINS_FIELD16(152, 153, 0xb60, 0x10, 12, 1),\n\tPINS_FIELD16(153, 153, 0xb60, 0x10, 12, 1),\n\tPINS_FIELD16(154, 161, 0xc20, 0x10, 12, 1),\n\tPIN_FIELD16(162, 162, 0xc10, 0x10, 12, 1),\n\tPIN_FIELD16(163, 163, 0xc00, 0x10, 12, 1),\n\tPIN_FIELD16(164, 164, 0xd10, 0x10, 12, 1),\n\tPIN_FIELD16(165, 165, 0xd00, 0x10, 12, 1),\n\tPINS_FIELD16(166, 169, 0xb80, 0x10, 3, 1),\n\tPINS_FIELD16(170, 173, 0xc60, 0x10, 12, 1),\n\tPIN_FIELD16(174, 174, 0xc40, 0x10, 12, 1),\n\tPIN_FIELD16(175, 175, 0xc50, 0x10, 12, 1),\n\tPINS_FIELD16(176, 179, 0xb70, 0x10, 15, 1),\n\tPIN_FIELD16(180, 180, 0xb00, 0x10, 7, 1),\n\tPINS_FIELD16(181, 184, 0xb00, 0x10, 3, 1),\n\tPINS_FIELD16(185, 191, 0xb60, 0x10, 11, 1),\n\tPIN_FIELD16(192, 192, 0xb40, 0x10, 3, 1),\n\tPINS_FIELD16(193, 194, 0xb40, 0x10, 7, 1),\n\tPINS_FIELD16(195, 196, 0xb40, 0x10, 3, 1),\n};\n\nstatic const struct mtk_pin_reg_calc mt6795_reg_cals[PINCTRL_PIN_REG_MAX] = {\n\t[PINCTRL_PIN_REG_MODE] = MTK_RANGE(mt6795_pin_mode_range),\n\t[PINCTRL_PIN_REG_DIR] = MTK_RANGE(mt6795_pin_dir_range),\n\t[PINCTRL_PIN_REG_DI] = MTK_RANGE(mt6795_pin_di_range),\n\t[PINCTRL_PIN_REG_DO] = MTK_RANGE(mt6795_pin_do_range),\n\t[PINCTRL_PIN_REG_SR] = MTK_RANGE(mt6795_pin_sr_range),\n\t[PINCTRL_PIN_REG_SMT] = MTK_RANGE(mt6795_pin_smt_range),\n\t[PINCTRL_PIN_REG_DRV] = MTK_RANGE(mt6795_pin_drv_range),\n\t[PINCTRL_PIN_REG_PUPD] = MTK_RANGE(mt6795_pin_pupd_range),\n\t[PINCTRL_PIN_REG_R0] = MTK_RANGE(mt6795_pin_r0_range),\n\t[PINCTRL_PIN_REG_R1] = MTK_RANGE(mt6795_pin_r1_range),\n\t[PINCTRL_PIN_REG_IES] = MTK_RANGE(mt6795_pin_ies_range),\n\t[PINCTRL_PIN_REG_PULLEN] = MTK_RANGE(mt6795_pin_pullen_range),\n\t[PINCTRL_PIN_REG_PULLSEL] = MTK_RANGE(mt6795_pin_pullsel_range),\n};\n\nstatic const struct mtk_eint_hw mt6795_eint_hw = {\n\t.port_mask = 7,\n\t.ports     = 7,\n\t.ap_num    = 224,\n\t.db_cnt    = 32,\n\t.db_time   = debounce_time_mt6795,\n};\n\nstatic const unsigned int mt6795_pull_type[] = {\n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE, \t\tMTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE, \t\tMTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE, \t\tMTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE, \t\tMTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE, \t\tMTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE, \t\tMTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE, \t\tMTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE, \t\tMTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE, \t\tMTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE, \t\tMTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE, \t\tMTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE, \t\tMTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE, \t\tMTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE, \t\tMTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE, \t\tMTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE, \t\tMTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE, \t\tMTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE, \t\tMTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE, \t\tMTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE, \t\tMTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE, \t\tMTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE, \t\tMTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE, \t\tMTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE, \t\tMTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE, \t\tMTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE, \t\tMTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE, \t\tMTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE, \t\tMTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE, \t\tMTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE, \t\tMTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE, \t\tMTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE, \t\tMTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE, \t\tMTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE, \t\tMTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \t\tMTK_PULL_PULLSEL_TYPE, \n\tMTK_PULL_PULLSEL_TYPE, \n};\n\nstatic const struct mtk_pin_soc mt6795_data = {\n\t.reg_cal = mt6795_reg_cals,\n\t.pins = mtk_pins_mt6795,\n\t.npins = ARRAY_SIZE(mtk_pins_mt6795),\n\t.ngrps = ARRAY_SIZE(mtk_pins_mt6795),\n\t.nfuncs = 8,\n\t.eint_hw = &mt6795_eint_hw,\n\t.gpio_m = 0,\n\t.base_names = mtk_default_register_base_names,\n\t.nbase_names = ARRAY_SIZE(mtk_default_register_base_names),\n\t.pull_type = mt6795_pull_type,\n\t.bias_disable_set = mtk_pinconf_bias_disable_set_rev1,\n\t.bias_disable_get = mtk_pinconf_bias_disable_get_rev1,\n\t.bias_set = mtk_pinconf_bias_set_rev1,\n\t.bias_get = mtk_pinconf_bias_get_rev1,\n\t.bias_set_combo = mtk_pinconf_bias_set_combo,\n\t.bias_get_combo = mtk_pinconf_bias_get_combo,\n\t.drive_set = mtk_pinconf_drive_set_rev1,\n\t.drive_get = mtk_pinconf_drive_get_rev1,\n\t.adv_pull_get = mtk_pinconf_adv_pull_get,\n\t.adv_pull_set = mtk_pinconf_adv_pull_set,\n};\n\nstatic const struct of_device_id mt6795_pctrl_match[] = {\n\t{ .compatible = \"mediatek,mt6795-pinctrl\", .data = &mt6795_data },\n\t{ }\n};\n\nstatic struct platform_driver mt6795_pinctrl_driver = {\n\t.driver = {\n\t\t.name = \"mt6795-pinctrl\",\n\t\t.of_match_table = mt6795_pctrl_match,\n\t\t.pm = &mtk_paris_pinctrl_pm_ops,\n\t},\n\t.probe = mtk_paris_pinctrl_probe,\n};\n\nstatic int __init mtk_pinctrl_init(void)\n{\n\treturn platform_driver_register(&mt6795_pinctrl_driver);\n}\narch_initcall(mtk_pinctrl_init);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}