/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Samsung Exynos SoC series Pablo driver
 *
 * Copyright (c) 2021 Samsung Electronics Co., Ltd
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef IS_SFR_MCSC_V10_1_H
#define IS_SFR_MCSC_V10_1_H

#include "is-hw-api-common.h"

enum is_mcsc_hwfc_mode {
	MCSC_HWFC_MODE_OFF = 0,		/* Both RegionIdx are turned off */
	MCSC_HWFC_MODE_REGION_A_B_PORT,	/* Turn on both RegionIdx */
	MCSC_HWFC_MODE_REGION_A_PORT	/* Turn on only RegionIdx A port */
};

enum is_mcsc_hwfc_format {
	/* Count up region idx at every 8 line for all plane */
	MCSC_HWFC_FMT_YUV444_YUV422 = 0,
	/* Count up region idx at every 16 line for plane0, others are 8 line */
	MCSC_HWFC_FMT_YUV420
};

enum is_mcsc_input_source {
	UNKNOWN_INPUT = 0,
	OTF_INPUT,
	DMA_INPUT,
};

enum mcsc_common_ctrl_queue_num {
	MCSC_QUEUE0 = 0,
	MCSC_QUEUE1 = 1,
	MCSC_QUEUE_URGENT = 2,
	MCSC_QUEUE_NUM_MAX
};

enum is_mcsc_data_order {
	MCSC_U_FIRST = 0,
	MCSC_V_FIRST
};

#define INT_PULSE				(0)
#define INT_LEVEL				(1)

#define MCSC_TRY_COUNT			(20000)
#define MCSC_PATH_DRAIN_TOT_LINE (12)
#define HBLANK_CYCLE			(0x2D)

enum mcsc_interrupt_map1 {
	INTR1_MCSC_FRAME_START_INT = 0,
	INTR1_MCSC_FRAME_END_INT = 1,
	INTR1_MCSC_CMDQ_HOLD_INT = 2,
	INTR1_MCSC_SETTING_DONE_INT = 3,
	INTR1_MCSC_C_LOADER_END_INT = 4,
	INTR1_MCSC_COREX_END_INT_0 = 5,
	INTR1_MCSC_COREX_END_INT_1 = 6,
	INTR1_MCSC_ROW_COL_INT = 7,
	INTR1_MCSC_FREEZE_ON_ROW_COL_INT = 8,
	INTR1_MCSC_TRANS_STOP_DONE_INT = 9,
	INTR1_MCSC_CMDQ_ERROR_INT = 10,
	INTR1_MCSC_C_LOADER_ERROR_INT = 11,
	INTR1_MCSC_COREX_ERROR_INT = 12,
	INTR1_MCSC_CINFIFO_0_OVERFLOW_ERROR_INT = 13,
	INTR1_MCSC_CINFIFO_0_OVERLAP_ERROR_INT = 14,
	INTR1_MCSC_CINFIFO_0_PIXEL_CNT_ERROR_INT = 15,
	INTR1_MCSC_CINFIFO_0_INPUT_PROTOCOL_ERROR_INT = 16,
	INTR1_MCSC_CINFIFO_1_OVERFLOW_ERROR_INT = 17,
	INTR1_MCSC_CINFIFO_1_OVERLAP_ERROR_INT = 18,
	INTR1_MCSC_CINFIFO_1_PIXEL_CNT_ERROR_INT = 19,
	INTR1_MCSC_CINFIFO_1_INPUT_PROTOCOL_ERROR_INT = 20,
	INTR1_MCSC_COUTFIFO_0_PIXEL_CNT_ERROR_INT = 21,
	INTR1_MCSC_COUTFIFO_0_INPUT_PROTOCOL_ERROR_INT = 22,
	INTR1_MCSC_COUTFIFO_0_OVERFLOW_ERROR_INT = 23,
	INTR1_MCSC_COUTFIFO_1_PIXEL_CNT_ERROR_INT = 24,
	INTR1_MCSC_COUTFIFO_1_INPUT_PROTOCOL_ERROR_INT = 25,
	INTR1_MCSC_COUTFIFO_1_OVERFLOW_ERROR_INT = 26,
	INTR1_MCSC_RDMA_VOTF_C2COM_SLOW_RING_INT = 27,
	INTR1_MCSC_RDMA_VOTF_LOST_CONNECTION_INT = 28,
	INTR1_MCSC_OTF_SEQ_ID_ERROR_INT = 29,
	INTR1_MCSC_RESERVED = 30,
	INTR1_MCSC_MAX = 31
};

enum mcsc_interrupt_map2 {
	INTR2_MCSC_DMA_VOTF_LOST_FLUSH = 0,
	INTR2_MCSC_RDMA_M0_FINISH_INT_HIGH_FREQ = 1,
	INTR2_MCSC_WDMA_M0_FINISH_INT = 2,
	INTR2_MCSC_WDMA_M1_FINISH_INT = 3,
	INTR2_MCSC_WDMA_M2_FINISH_INT = 4,
	INTR2_MCSC_WDMA_M3_FINISH_INT = 5,
	INTR2_MCSC_WDMA_M4_FINISH_INT = 6,
	INTR2_MCSC_RDMA_VOTF_LOST_CONNECTION_INT = 7,
	INTR2_MCSC_WDMA_VOTF_LOST_CONNECTION_INT = 8,
	INTR2_MCSC_COMP_DEC_ERROR_INT = 9,
	INTR2_MCSC_DJAG_FINISH_INT = 10,
	INTR2_MCSC_SC0_FINISH_INT = 11,
	INTR2_MCSC_SC1_FINISH_INT = 12,
	INTR2_MCSC_SC2_FINISH_INT = 13,
	INTR2_MCSC_SC3_FINISH_INT = 14,
	INTR2_MCSC_SC4_FINISH_INT = 15,
	INTR2_MCSC_PC0_FINISH_INT = 16,
	INTR2_MCSC_PC1_FINISH_INT = 17,
	INTR2_MCSC_PC2_FINISH_INT = 18,
	INTR2_MCSC_PC3_FINISH_INT = 19,
	INTR2_MCSC_PC4_FINISH_INT = 20,
	INTR2_MCSC_CONV420_0_FINISH_INT = 21,
	INTR2_MCSC_CONV420_1_FINISH_INT = 22,
	INTR2_MCSC_CONV420_2_FINISH_INT = 23,
	INTR2_MCSC_CONV420_3_FINISH_INT = 24,
	INTR2_MCSC_CONV420_4_FINISH_INT = 25,
	INTR2_MCSC_BCHS_0_FINISH_INT = 26,
	INTR2_MCSC_BCHS_1_FINISH_INT = 27,
	INTR2_MCSC_BCHS_2_FINISH_INT = 28,
	INTR2_MCSC_BCHS_3_FINISH_INT = 29,
	INTR2_MCSC_BCHS_4_FINISH_INT = 30,
	INTR2_MCSC_MAX = 31
};

#define INT1_MCSC_EN_MASK	((0)\
			|(1 << INTR1_MCSC_FRAME_START_INT)\
			|(1 << INTR1_MCSC_FRAME_END_INT)\
			|(1 << INTR1_MCSC_CMDQ_HOLD_INT)\
			|(1 << INTR1_MCSC_SETTING_DONE_INT)\
			|(1 << INTR1_MCSC_C_LOADER_END_INT)\
			|(1 << INTR1_MCSC_COREX_END_INT_0)\
			|(1 << INTR1_MCSC_COREX_END_INT_1)\
			|(1 << INTR1_MCSC_ROW_COL_INT)\
			|(1 << INTR1_MCSC_FREEZE_ON_ROW_COL_INT)\
			|(1 << INTR1_MCSC_TRANS_STOP_DONE_INT)\
			|(1 << INTR1_MCSC_CMDQ_ERROR_INT)\
			|(1 << INTR1_MCSC_C_LOADER_ERROR_INT)\
			|(1 << INTR1_MCSC_COREX_ERROR_INT)\
			|(1 << INTR1_MCSC_CINFIFO_0_OVERFLOW_ERROR_INT)\
			|(1 << INTR1_MCSC_CINFIFO_0_OVERLAP_ERROR_INT)\
			|(1 << INTR1_MCSC_CINFIFO_0_PIXEL_CNT_ERROR_INT)\
			|(1 << INTR1_MCSC_CINFIFO_0_INPUT_PROTOCOL_ERROR_INT)\
			|(1 << INTR1_MCSC_CINFIFO_1_OVERFLOW_ERROR_INT)\
			|(1 << INTR1_MCSC_CINFIFO_1_OVERLAP_ERROR_INT)\
			|(1 << INTR1_MCSC_CINFIFO_1_PIXEL_CNT_ERROR_INT)\
			|(1 << INTR1_MCSC_CINFIFO_1_INPUT_PROTOCOL_ERROR_INT)\
			|(1 << INTR1_MCSC_COUTFIFO_0_PIXEL_CNT_ERROR_INT)\
			|(1 << INTR1_MCSC_COUTFIFO_0_INPUT_PROTOCOL_ERROR_INT)\
			|(1 << INTR1_MCSC_COUTFIFO_0_OVERFLOW_ERROR_INT)\
			|(1 << INTR1_MCSC_COUTFIFO_1_PIXEL_CNT_ERROR_INT)\
			|(1 << INTR1_MCSC_COUTFIFO_1_INPUT_PROTOCOL_ERROR_INT)\
			|(1 << INTR1_MCSC_COUTFIFO_1_OVERFLOW_ERROR_INT)\
			|(1 << INTR1_MCSC_RDMA_VOTF_C2COM_SLOW_RING_INT)\
			|(1 << INTR1_MCSC_RDMA_VOTF_LOST_CONNECTION_INT)\
			|(1 << INTR1_MCSC_OTF_SEQ_ID_ERROR_INT)\
			|(1 << INTR1_MCSC_RESERVED)\
			)

#define INT1_MCSC_ERR_MASK	((0)\
			/*|(1 << INTR1_MCSC_FRAME_START_INT)*/\
			/*|(1 << INTR1_MCSC_FRAME_END_INT)*/\
			/*|(1 << INTR1_MCSC_CMDQ_HOLD_INT)*/\
			/*|(1 << INTR1_MCSC_SETTING_DONE_INT)*/\
			/*|(1 << INTR1_MCSC_C_LOADER_END_INT)*/\
			/*|(1 << INTR1_MCSC_COREX_END_INT_0)*/\
			/*|(1 << INTR1_MCSC_COREX_END_INT_1)*/\
			/*|(1 << INTR1_MCSC_ROW_COL_INT)*/\
			/*|(1 << INTR1_MCSC_FREEZE_ON_ROW_COL_INT)*/\
			/*|(1 << INTR1_MCSC_TRANS_STOP_DONE_INT)*/\
			|(1 << INTR1_MCSC_CMDQ_ERROR_INT)\
			|(1 << INTR1_MCSC_C_LOADER_ERROR_INT)\
			|(1 << INTR1_MCSC_COREX_ERROR_INT)\
			|(1 << INTR1_MCSC_CINFIFO_0_OVERFLOW_ERROR_INT)\
			|(1 << INTR1_MCSC_CINFIFO_0_OVERLAP_ERROR_INT)\
			|(1 << INTR1_MCSC_CINFIFO_0_PIXEL_CNT_ERROR_INT)\
			|(1 << INTR1_MCSC_CINFIFO_0_INPUT_PROTOCOL_ERROR_INT)\
			|(1 << INTR1_MCSC_CINFIFO_1_OVERFLOW_ERROR_INT)\
			|(1 << INTR1_MCSC_CINFIFO_1_OVERLAP_ERROR_INT)\
			|(1 << INTR1_MCSC_CINFIFO_1_PIXEL_CNT_ERROR_INT)\
			|(1 << INTR1_MCSC_CINFIFO_1_INPUT_PROTOCOL_ERROR_INT)\
			|(1 << INTR1_MCSC_COUTFIFO_0_PIXEL_CNT_ERROR_INT)\
			|(1 << INTR1_MCSC_COUTFIFO_0_INPUT_PROTOCOL_ERROR_INT)\
			|(1 << INTR1_MCSC_COUTFIFO_0_OVERFLOW_ERROR_INT)\
			|(1 << INTR1_MCSC_COUTFIFO_1_PIXEL_CNT_ERROR_INT)\
			|(1 << INTR1_MCSC_COUTFIFO_1_INPUT_PROTOCOL_ERROR_INT)\
			|(1 << INTR1_MCSC_COUTFIFO_1_OVERFLOW_ERROR_INT)\
			|(1 << INTR1_MCSC_RDMA_VOTF_C2COM_SLOW_RING_INT)\
			|(1 << INTR1_MCSC_RDMA_VOTF_LOST_CONNECTION_INT)\
			|(1 << INTR1_MCSC_OTF_SEQ_ID_ERROR_INT)\
			)
#define INT2_MCSC_EN_MASK	((0)\
			/*|(1 << INTR2_MCSC_DMA_VOTF_LOST_FLUSH) */\
			/*|(1 << INTR2_MCSC_RDMA_M0_FINISH_INT_HIGH_FREQ)*/\
			/*|(1 << INTR2_MCSC_WDMA_M0_FINISH_INT)*/\
			/*|(1 << INTR2_MCSC_WDMA_M1_FINISH_INT)*/\
			/*|(1 << INTR2_MCSC_WDMA_M2_FINISH_INT)*/\
			/*|(1 << INTR2_MCSC_WDMA_M3_FINISH_INT)*/\
			/*|(1 << INTR2_MCSC_WDMA_M4_FINISH_INT)*/\
			/*|(1 << INTR2_MCSC_RDMA_VOTF_LOST_CONNECTION_INT)*/\
			/*|(1 << INTR2_MCSC_WDMA_VOTF_LOST_CONNECTION_INT)*/\
			/*|(1 << INTR2_MCSC_COMP_DEC_ERROR_INT)*/\
			/*|(1 << INTR2_MCSC_DJAG_FINISH_INT)*/\
			/*|(1 << INTR2_MCSC_SC0_FINISH_INT)*/\
			/*|(1 << INTR2_MCSC_SC1_FINISH_INT)*/\
			/*|(1 << INTR2_MCSC_SC2_FINISH_INT)*/\
			/*|(1 << INTR2_MCSC_SC3_FINISH_INT)*/\
			/*|(1 << INTR2_MCSC_SC4_FINISH_INT)*/\
			/*|(1 << INTR2_MCSC_PC0_FINISH_INT)*/\
			/*|(1 << INTR2_MCSC_PC1_FINISH_INT)*/\
			/*|(1 << INTR2_MCSC_PC2_FINISH_INT)*/\
			/*|(1 << INTR2_MCSC_PC3_FINISH_INT)*/\
			/*|(1 << INTR2_MCSC_PC4_FINISH_INT)*/\
			/*|(1 << INTR2_MCSC_CONV420_0_FINISH_INT)*/\
			/*|(1 << INTR2_MCSC_CONV420_1_FINISH_INT)*/\
			/*|(1 << INTR2_MCSC_CONV420_2_FINISH_INT)*/\
			/*|(1 << INTR2_MCSC_CONV420_3_FINISH_INT)*/\
			/*|(1 << INTR2_MCSC_CONV420_4_FINISH_INT)*/\
			/*|(1 << INTR2_MCSC_BCHS_0_FINISH_INT)*/\
			/*|(1 << INTR2_MCSC_BCHS_1_FINISH_INT)*/\
			/*|(1 << INTR2_MCSC_BCHS_2_FINISH_INT)*/\
			/*|(1 << INTR2_MCSC_BCHS_3_FINISH_INT)*/\
			/*|(1 << INTR2_MCSC_BCHS_4_FINISH_INT)*/\
			)

#define INT2_MCSC_ERR_MASK	((0)\
			/*|(1 << INTR2_MCSC_RDMA_M0_FINISH_INT_HIGH_FREQ)*/\
			/*|(1 << INTR2_MCSC_WDMA_M0_FINISH_INT)*/\
			/*|(1 << INTR2_MCSC_WDMA_M1_FINISH_INT)*/\
			/*|(1 << INTR2_MCSC_WDMA_M2_FINISH_INT)*/\
			/*|(1 << INTR2_MCSC_WDMA_M3_FINISH_INT)*/\
			/*|(1 << INTR2_MCSC_WDMA_M4_FINISH_INT)*/\
			/*|(1 << INTR2_MCSC_RDMA_VOTF_LOST_CONNECTION_INT)*/\
			/*|(1 << INTR2_MCSC_WDMA_VOTF_LOST_CONNECTION_INT)*/\
			/*|(1 << INTR2_MCSC_COMP_DEC_ERROR_INT)*/\
			/*|(1 << INTR2_MCSC_DJAG_FINISH_INT)*/\
			/*|(1 << INTR2_MCSC_SC0_FINISH_INT)*/\
			/*|(1 << INTR2_MCSC_SC1_FINISH_INT)*/\
			/*|(1 << INTR2_MCSC_SC2_FINISH_INT)*/\
			/*|(1 << INTR2_MCSC_SC3_FINISH_INT)*/\
			/*|(1 << INTR2_MCSC_SC4_FINISH_INT)*/\
			/*|(1 << INTR2_MCSC_PC0_FINISH_INT)*/\
			/*|(1 << INTR2_MCSC_PC1_FINISH_INT)*/\
			/*|(1 << INTR2_MCSC_PC2_FINISH_INT)*/\
			/*|(1 << INTR2_MCSC_PC3_FINISH_INT)*/\
			/*|(1 << INTR2_MCSC_PC4_FINISH_INT)*/\
			/*|(1 << INTR2_MCSC_CONV420_0_FINISH_INT)*/\
			/*|(1 << INTR2_MCSC_CONV420_1_FINISH_INT)*/\
			/*|(1 << INTR2_MCSC_CONV420_2_FINISH_INT)*/\
			/*|(1 << INTR2_MCSC_CONV420_3_FINISH_INT)*/\
			/*|(1 << INTR2_MCSC_CONV420_4_FINISH_INT)*/\
			/*|(1 << INTR2_MCSC_BCHS_0_FINISH_INT)*/\
			/*|(1 << INTR2_MCSC_BCHS_1_FINISH_INT)*/\
			/*|(1 << INTR2_MCSC_BCHS_2_FINISH_INT)*/\
			/*|(1 << INTR2_MCSC_BCHS_3_FINISH_INT)*/\
			/*|(1 << INTR2_MCSC_BCHS_4_FINISH_INT)*/\
			)

#define INT_CMDQ_EN_MASK	0xFF

enum is_mcsc_reg_name {
	MCSC_R_CMDQ_ENABLE,
	MCSC_R_CMDQ_STOP_CRPT_ENABLE,
	MCSC_R_SW_RESET,
	MCSC_R_SW_CORE_RESET,
	MCSC_R_SW_APB_RESET,
	MCSC_R_TRANS_STOP_REQ,
	MCSC_R_TRANS_STOP_REQ_RDY,
	MCSC_R_IP_CLOCK_DOWN_MODE,
	MCSC_R_IP_PROCESSING,
	MCSC_R_FORCE_INTERNAL_CLOCK,
	MCSC_R_DEBUG_CLOCK_ENABLE,
	MCSC_R_IP_POST_FRAME_GAP,
	MCSC_R_IP_DRCG_ENABLE,
	MCSC_R_AUTO_IGNORE_INTERRUPT_ENABLE,
	MCSC_R_AUTO_IGNORE_PREADY_ENABLE,
	MCSC_R_IP_USE_SW_FINISH_COND,
	MCSC_R_SW_FINISH_COND_ENABLE,
	MCSC_R_IP_CORRUPTED_COND_ENABLE,
	MCSC_R_IP_USE_OTF_PATH,
	MCSC_R_IP_USE_CINFIFO_NEW_FRAME_IN,
	MCSC_R_IP_USE_EXT_MEM_ENABLE,
	MCSC_R_YUV_MAIN_CTRL_IN_IMG_SZ_WIDTH,
	MCSC_R_YUV_MAIN_CTRL_IN_IMG_SZ_HEIGHT,
	MCSC_R_YUV_MAIN_CTRL_SBWC_CR_FIRST,
	MCSC_R_YUV_MAIN_CTRL_FRO_EN,
	MCSC_R_YUV_MAIN_CTRL_INPUT_MONO_EN,
	MCSC_R_YUV_MAIN_CTRL_CRC_EN,
	MCSC_R_YUV_MAIN_CTRL_STALL_THROTTLE_CTRL,
	MCSC_R_YUV_MAIN_CTRL_VERSION,
	MCSC_R_YUV_MAIN_CTRL_DJAG_SC_HBI,
	MCSC_R_YUV_MAIN_CTRL_VSSR_ENABLE,
	MCSC_R_CMDQ_QUE_CMD_H,
	MCSC_R_CMDQ_QUE_CMD_M,
	MCSC_R_CMDQ_QUE_CMD_L,
	MCSC_R_CMDQ_ADD_TO_QUEUE_0,
	MCSC_R_CMDQ_ADD_TO_QUEUE_1,
	MCSC_R_CMDQ_ADD_TO_QUEUE_URGENT,
	MCSC_R_CMDQ_LOCK,
	MCSC_R_CMDQ_TIME_SLICE_SEQUENCE,
	MCSC_R_CMDQ_TS_SEQ_END_POINT,
	MCSC_R_CMDQ_TS_SEQ_COUNT_RESET,
	MCSC_R_CMDQ_CTRL_SETSEL_EN,
	MCSC_R_CMDQ_SETSEL,
	MCSC_R_CMDQ_PUSH_BACK_TO_QUEUE,
	MCSC_R_CMDQ_FLUSH_QUEUE_0,
	MCSC_R_CMDQ_FLUSH_QUEUE_1,
	MCSC_R_CMDQ_FLUSH_QUEUE_URGENT,
	MCSC_R_CMDQ_SWAP_QUEUE_0,
	MCSC_R_CMDQ_SWAP_QUEUE_1,
	MCSC_R_CMDQ_SWAP_QUEUE_URGENT,
	MCSC_R_CMDQ_ROTATE_QUEUE_0,
	MCSC_R_CMDQ_ROTATE_QUEUE_1,
	MCSC_R_CMDQ_ROTATE_QUEUE_URGENT,
	MCSC_R_CMDQ_HOLD_MARK_QUEUE_0,
	MCSC_R_CMDQ_HOLD_MARK_QUEUE_1,
	MCSC_R_CMDQ_HOLD_MARK_QUEUE_URGENT,
	MCSC_R_CMDQ_DEBUG_STATUS_TIME_SLICE,
	MCSC_R_CMDQ_DEBUG_STATUS_PRE_LOAD,
	MCSC_R_CMDQ_VHD_CONTROL,
	MCSC_R_CMDQ_FRAME_COUNTER_INC_TYPE,
	MCSC_R_CMDQ_FRAME_COUNTER_RESET,
	MCSC_R_CMDQ_FRAME_COUNTER,
	MCSC_R_CMDQ_FRAME_ID,
	MCSC_R_CMDQ_QUEUE_0_INFO,
	MCSC_R_CMDQ_QUEUE_0_RPTR_FOR_DEBUG,
	MCSC_R_CMDQ_DEBUG_QUE_0_CMD_H,
	MCSC_R_CMDQ_DEBUG_QUE_0_CMD_M,
	MCSC_R_CMDQ_DEBUG_QUE_0_CMD_L,
	MCSC_R_CMDQ_QUEUE_1_INFO,
	MCSC_R_CMDQ_QUEUE_1_RPTR_FOR_DEBUG,
	MCSC_R_CMDQ_DEBUG_QUE_1_CMD_H,
	MCSC_R_CMDQ_DEBUG_QUE_1_CMD_M,
	MCSC_R_CMDQ_DEBUG_QUE_1_CMD_L,
	MCSC_R_CMDQ_QUEUE_URGENT_INFO,
	MCSC_R_CMDQ_QUEUE_URGENT_RPTR_FOR_DEBUG,
	MCSC_R_CMDQ_DEBUG_QUE_URGENT_CMD_H,
	MCSC_R_CMDQ_DEBUG_QUE_URGENT_CMD_M,
	MCSC_R_CMDQ_DEBUG_QUE_URGENT_CMD_L,
	MCSC_R_CMDQ_DEBUG_STATUS,
	MCSC_R_CMDQ_INT,
	MCSC_R_CMDQ_INT_ENABLE,
	MCSC_R_CMDQ_INT_STATUS,
	MCSC_R_CMDQ_INT_CLEAR,
	MCSC_R_C_LOADER_ENABLE,
	MCSC_R_C_LOADER_RESET,
	MCSC_R_C_LOADER_FAST_MODE,
	MCSC_R_C_LOADER_REMAP_EN,
	MCSC_R_C_LOADER_ACCESS_INTERVAL,
	MCSC_R_C_LOADER_REMAP_00_ADDR,
	MCSC_R_C_LOADER_REMAP_01_ADDR,
	MCSC_R_C_LOADER_REMAP_02_ADDR,
	MCSC_R_C_LOADER_REMAP_03_ADDR,
	MCSC_R_C_LOADER_REMAP_04_ADDR,
	MCSC_R_C_LOADER_REMAP_05_ADDR,
	MCSC_R_C_LOADER_REMAP_06_ADDR,
	MCSC_R_C_LOADER_REMAP_07_ADDR,
	MCSC_R_C_LOADER_DEBUG_STATUS,
	MCSC_R_C_LOADER_DEBUG_HEADER_REQ_COUNTER,
	MCSC_R_C_LOADER_DEBUG_HEADER_APB_COUNTER,
	MCSC_R_COREX_ENABLE,
	MCSC_R_COREX_RESET,
	MCSC_R_COREX_FAST_MODE,
	MCSC_R_COREX_UPDATE_TYPE_0,
	MCSC_R_COREX_UPDATE_TYPE_1,
	MCSC_R_COREX_UPDATE_MODE_0,
	MCSC_R_COREX_UPDATE_MODE_1,
	MCSC_R_COREX_START_0,
	MCSC_R_COREX_START_1,
	MCSC_R_COREX_COPY_FROM_IP_0,
	MCSC_R_COREX_COPY_FROM_IP_1,
	MCSC_R_COREX_STATUS_0,
	MCSC_R_COREX_STATUS_1,
	MCSC_R_COREX_PRE_ADDR_CONFIG,
	MCSC_R_COREX_PRE_DATA_CONFIG,
	MCSC_R_COREX_POST_ADDR_CONFIG,
	MCSC_R_COREX_POST_DATA_CONFIG,
	MCSC_R_COREX_PRE_POST_CONFIG_EN,
	MCSC_R_COREX_TYPE_WRITE,
	MCSC_R_COREX_TYPE_WRITE_TRIGGER,
	MCSC_R_COREX_TYPE_READ,
	MCSC_R_COREX_TYPE_READ_OFFSET,
	MCSC_R_COREX_INT,
	MCSC_R_COREX_INT_STATUS,
	MCSC_R_COREX_INT_CLEAR,
	MCSC_R_COREX_INT_ENABLE,
	MCSC_R_INT_REQ_INT0,
	MCSC_R_INT_REQ_INT0_ENABLE,
	MCSC_R_INT_REQ_INT0_STATUS,
	MCSC_R_INT_REQ_INT0_CLEAR,
	MCSC_R_INT_REQ_INT1,
	MCSC_R_INT_REQ_INT1_ENABLE,
	MCSC_R_INT_REQ_INT1_STATUS,
	MCSC_R_INT_REQ_INT1_CLEAR,
	MCSC_R_INT_HIST_CURINT0,
	MCSC_R_INT_HIST_CURINT0_ENABLE,
	MCSC_R_INT_HIST_CURINT0_STATUS,
	MCSC_R_INT_HIST_CURINT1,
	MCSC_R_INT_HIST_CURINT1_ENABLE,
	MCSC_R_INT_HIST_CURINT1_STATUS,
	MCSC_R_INT_HIST_00_FRAME_ID,
	MCSC_R_INT_HIST_00_INT0,
	MCSC_R_INT_HIST_00_INT1,
	MCSC_R_INT_HIST_01_FRAME_ID,
	MCSC_R_INT_HIST_01_INT0,
	MCSC_R_INT_HIST_01_INT1,
	MCSC_R_INT_HIST_02_FRAME_ID,
	MCSC_R_INT_HIST_02_INT0,
	MCSC_R_INT_HIST_02_INT1,
	MCSC_R_INT_HIST_03_FRAME_ID,
	MCSC_R_INT_HIST_03_INT0,
	MCSC_R_INT_HIST_03_INT1,
	MCSC_R_INT_HIST_04_FRAME_ID,
	MCSC_R_INT_HIST_04_INT0,
	MCSC_R_INT_HIST_04_INT1,
	MCSC_R_INT_HIST_05_FRAME_ID,
	MCSC_R_INT_HIST_05_INT0,
	MCSC_R_INT_HIST_05_INT1,
	MCSC_R_INT_HIST_06_FRAME_ID,
	MCSC_R_INT_HIST_06_INT0,
	MCSC_R_INT_HIST_06_INT1,
	MCSC_R_INT_HIST_07_FRAME_ID,
	MCSC_R_INT_HIST_07_INT0,
	MCSC_R_INT_HIST_07_INT1,
	MCSC_R_SECU_CTRL_SEQID,
	MCSC_R_SECU_CTRL_TZINFO_SEQID_0,
	MCSC_R_SECU_CTRL_TZINFO_SEQID_1,
	MCSC_R_SECU_CTRL_TZINFO_SEQID_2,
	MCSC_R_SECU_CTRL_TZINFO_SEQID_3,
	MCSC_R_SECU_CTRL_TZINFO_SEQID_4,
	MCSC_R_SECU_CTRL_TZINFO_SEQID_5,
	MCSC_R_SECU_CTRL_TZINFO_SEQID_6,
	MCSC_R_SECU_CTRL_TZINFO_SEQID_7,
	MCSC_R_SECU_OTF_SEQ_ID_PROT_ENABLE,
	MCSC_R_PERF_MONITOR_ENABLE,
	MCSC_R_PERF_MONITOR_CLEAR,
	MCSC_R_PERF_MONITOR_INT_USER_SEL,
	MCSC_R_PERF_MONITOR_INT_START,
	MCSC_R_PERF_MONITOR_INT_END,
	MCSC_R_PERF_MONITOR_INT_USER,
	MCSC_R_PERF_MONITOR_PROCESS_PRE_CONFIG,
	MCSC_R_PERF_MONITOR_PROCESS_FRAME,
	MCSC_R_IP_VERSION,
	MCSC_R_COMMON_CTRL_VERSION,
	MCSC_R_QCH_STATUS,
	MCSC_R_IDLENESS_STATUS,
	MCSC_R_IP_BUSY_MONITOR_0,
	MCSC_R_IP_BUSY_MONITOR_1,
	MCSC_R_IP_BUSY_MONITOR_2,
	MCSC_R_IP_BUSY_MONITOR_3,
	MCSC_R_IP_STALL_OUT_STATUS_0,
	MCSC_R_IP_STALL_OUT_STATUS_1,
	MCSC_R_IP_STALL_OUT_STATUS_2,
	MCSC_R_IP_STALL_OUT_STATUS_3,
	MCSC_R_STOPEN_CRC_STOP_VALID_COUNT,
	MCSC_R_IP_ROL_RESET,
	MCSC_R_IP_ROL_MODE,
	MCSC_R_IP_ROL_SELECT,
	MCSC_R_IP_INT_ON_COL_ROW,
	MCSC_R_IP_INT_ON_COL_ROW_POS,
	MCSC_R_FREEZE_EN,
	MCSC_R_FREEZE_COL_ROW_POS,
	MCSC_R_FREEZE_CORRUPTED_ENABLE,
	MCSC_R_YUV_CINFIFO_ENABLE,
	MCSC_R_YUV_CINFIFO_CONFIG,
	MCSC_R_YUV_CINFIFO_STALL_CTRL,
	MCSC_R_YUV_CINFIFO_INTERVAL_VBLANK,
	MCSC_R_YUV_CINFIFO_INTERVALS,
	MCSC_R_YUV_CINFIFO_STATUS,
	MCSC_R_YUV_CINFIFO_INPUT_CNT,
	MCSC_R_YUV_CINFIFO_STALL_CNT,
	MCSC_R_YUV_CINFIFO_FIFO_FULLNESS,
	MCSC_R_YUV_CINFIFO_STREAM_CRC,
	MCSC_R_STAT_RDMACL_ENABLE,
	MCSC_R_STAT_RDMACL_COMP_CTRL,
	MCSC_R_STAT_RDMACL_DATA_FORMAT,
	MCSC_R_STAT_RDMACL_MONO_MODE,
	MCSC_R_STAT_RDMACL_WIDTH,
	MCSC_R_STAT_RDMACL_HEIGHT,
	MCSC_R_STAT_RDMACL_STRIDE_1P,
	MCSC_R_STAT_RDMACL_MAX_MO,
	MCSC_R_STAT_RDMACL_LINE_GAP,
	MCSC_R_STAT_RDMACL_MAX_BL,
	MCSC_R_STAT_RDMACL_BUSINFO,
	MCSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_0,
	MCSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_1,
	MCSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_2,
	MCSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_3,
	MCSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_4,
	MCSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_5,
	MCSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_6,
	MCSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_7,
	MCSC_R_STAT_RDMACL_IMG_CRC_1P,
	MCSC_R_STAT_RDMACL_MON_STATUS_0,
	MCSC_R_STAT_RDMACL_MON_STATUS_1,
	MCSC_R_STAT_RDMACL_MON_STATUS_2,
	MCSC_R_STAT_RDMACL_MON_STATUS_3,
	MCSC_R_STAT_RDMAHF_ENABLE,
	MCSC_R_STAT_RDMAHF_COMP_CTRL,
	MCSC_R_STAT_RDMAHF_COMP_ERROR_MODE,
	MCSC_R_STAT_RDMAHF_COMP_ERROR_VALUE,
	MCSC_R_STAT_RDMAHF_DATA_FORMAT,
	MCSC_R_STAT_RDMAHF_MONO_MODE,
	MCSC_R_STAT_RDMAHF_COMP_LOSSY_BYTE32NUM,
	MCSC_R_STAT_RDMAHF_WIDTH,
	MCSC_R_STAT_RDMAHF_HEIGHT,
	MCSC_R_STAT_RDMAHF_STRIDE_1P,
	MCSC_R_STAT_RDMAHF_STRIDE_HEADER_1P,
	MCSC_R_STAT_RDMAHF_VOTF_EN,
	MCSC_R_STAT_RDMAHF_MAX_MO,
	MCSC_R_STAT_RDMAHF_LINE_GAP,
	MCSC_R_STAT_RDMAHF_MAX_BL,
	MCSC_R_STAT_RDMAHF_BUSINFO,
	MCSC_R_STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_0,
	MCSC_R_STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_1,
	MCSC_R_STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_2,
	MCSC_R_STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_3,
	MCSC_R_STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_4,
	MCSC_R_STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_5,
	MCSC_R_STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_6,
	MCSC_R_STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_7,
	MCSC_R_STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_0,
	MCSC_R_STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_1,
	MCSC_R_STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_2,
	MCSC_R_STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_3,
	MCSC_R_STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_4,
	MCSC_R_STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_5,
	MCSC_R_STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_6,
	MCSC_R_STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_7,
	MCSC_R_STAT_RDMAHF_IMG_CRC_1P,
	MCSC_R_STAT_RDMAHF_HEADER_CRC_1P,
	MCSC_R_STAT_RDMAHF_MON_STATUS_0,
	MCSC_R_STAT_RDMAHF_MON_STATUS_1,
	MCSC_R_STAT_RDMAHF_MON_STATUS_2,
	MCSC_R_STAT_RDMAHF_MON_STATUS_3,
	MCSC_R_YUV_WDMASC_W0_ENABLE,
	MCSC_R_YUV_WDMASC_W0_COMP_CTRL,
	MCSC_R_YUV_WDMASC_W0_DATA_FORMAT,
	MCSC_R_YUV_WDMASC_W0_MONO_CTRL,
	MCSC_R_YUV_WDMASC_W0_COMP_LOSSY_BYTE32NUM,
	MCSC_R_YUV_WDMASC_W0_WIDTH,
	MCSC_R_YUV_WDMASC_W0_HEIGHT,
	MCSC_R_YUV_WDMASC_W0_STRIDE_1P,
	MCSC_R_YUV_WDMASC_W0_STRIDE_2P,
	MCSC_R_YUV_WDMASC_W0_STRIDE_3P,
	MCSC_R_YUV_WDMASC_W0_STRIDE_HEADER_1P,
	MCSC_R_YUV_WDMASC_W0_STRIDE_HEADER_2P,
	MCSC_R_YUV_WDMASC_W0_VOTF_EN,
	MCSC_R_YUV_WDMASC_W0_MAX_MO,
	MCSC_R_YUV_WDMASC_W0_LINE_GAP,
	MCSC_R_YUV_WDMASC_W0_MAX_BL,
	MCSC_R_YUV_WDMASC_W0_BUSINFO,
	MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_0,
	MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_1,
	MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_2,
	MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_3,
	MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_4,
	MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_5,
	MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_6,
	MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_7,
	MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_0,
	MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_1,
	MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_2,
	MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_3,
	MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_4,
	MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_5,
	MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_6,
	MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_7,
	MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_0,
	MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_1,
	MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_2,
	MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_3,
	MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_4,
	MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_5,
	MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_6,
	MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_7,
	MCSC_R_YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_0,
	MCSC_R_YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_1,
	MCSC_R_YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_2,
	MCSC_R_YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_3,
	MCSC_R_YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_4,
	MCSC_R_YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_5,
	MCSC_R_YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_6,
	MCSC_R_YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_7,
	MCSC_R_YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_0,
	MCSC_R_YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_1,
	MCSC_R_YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_2,
	MCSC_R_YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_3,
	MCSC_R_YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_4,
	MCSC_R_YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_5,
	MCSC_R_YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_6,
	MCSC_R_YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_7,
	MCSC_R_YUV_WDMASC_W0_IMG_CRC_1P,
	MCSC_R_YUV_WDMASC_W0_IMG_CRC_2P,
	MCSC_R_YUV_WDMASC_W0_IMG_CRC_3P,
	MCSC_R_YUV_WDMASC_W0_HEADER_CRC_1P,
	MCSC_R_YUV_WDMASC_W0_HEADER_CRC_2P,
	MCSC_R_YUV_WDMASC_W0_MON_STATUS_0,
	MCSC_R_YUV_WDMASC_W0_MON_STATUS_1,
	MCSC_R_YUV_WDMASC_W0_MON_STATUS_2,
	MCSC_R_YUV_WDMASC_W0_MON_STATUS_3,
	MCSC_R_YUV_WDMASC_W0_BW_LIMIT_0,
	MCSC_R_YUV_WDMASC_W0_BW_LIMIT_1,
	MCSC_R_YUV_WDMASC_W0_BW_LIMIT_2,
	MCSC_R_YUV_WDMASC_W0_FLIP_CONTROL,
	MCSC_R_YUV_WDMASC_W0_RGB_ALPHA,
	MCSC_R_YUV_WDMASC_W1_ENABLE,
	MCSC_R_YUV_WDMASC_W1_COMP_CTRL,
	MCSC_R_YUV_WDMASC_W1_DATA_FORMAT,
	MCSC_R_YUV_WDMASC_W1_MONO_CTRL,
	MCSC_R_YUV_WDMASC_W1_COMP_LOSSY_BYTE32NUM,
	MCSC_R_YUV_WDMASC_W1_WIDTH,
	MCSC_R_YUV_WDMASC_W1_HEIGHT,
	MCSC_R_YUV_WDMASC_W1_STRIDE_1P,
	MCSC_R_YUV_WDMASC_W1_STRIDE_2P,
	MCSC_R_YUV_WDMASC_W1_STRIDE_3P,
	MCSC_R_YUV_WDMASC_W1_STRIDE_HEADER_1P,
	MCSC_R_YUV_WDMASC_W1_STRIDE_HEADER_2P,
	MCSC_R_YUV_WDMASC_W1_VOTF_EN,
	MCSC_R_YUV_WDMASC_W1_MAX_MO,
	MCSC_R_YUV_WDMASC_W1_LINE_GAP,
	MCSC_R_YUV_WDMASC_W1_MAX_BL,
	MCSC_R_YUV_WDMASC_W1_BUSINFO,
	MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_0,
	MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_1,
	MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_2,
	MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_3,
	MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_4,
	MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_5,
	MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_6,
	MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_7,
	MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_0,
	MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_1,
	MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_2,
	MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_3,
	MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_4,
	MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_5,
	MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_6,
	MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_7,
	MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_0,
	MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_1,
	MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_2,
	MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_3,
	MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_4,
	MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_5,
	MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_6,
	MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_7,
	MCSC_R_YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_0,
	MCSC_R_YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_1,
	MCSC_R_YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_2,
	MCSC_R_YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_3,
	MCSC_R_YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_4,
	MCSC_R_YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_5,
	MCSC_R_YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_6,
	MCSC_R_YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_7,
	MCSC_R_YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_0,
	MCSC_R_YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_1,
	MCSC_R_YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_2,
	MCSC_R_YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_3,
	MCSC_R_YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_4,
	MCSC_R_YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_5,
	MCSC_R_YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_6,
	MCSC_R_YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_7,
	MCSC_R_YUV_WDMASC_W1_IMG_CRC_1P,
	MCSC_R_YUV_WDMASC_W1_IMG_CRC_2P,
	MCSC_R_YUV_WDMASC_W1_IMG_CRC_3P,
	MCSC_R_YUV_WDMASC_W1_HEADER_CRC_1P,
	MCSC_R_YUV_WDMASC_W1_HEADER_CRC_2P,
	MCSC_R_YUV_WDMASC_W1_MON_STATUS_0,
	MCSC_R_YUV_WDMASC_W1_MON_STATUS_1,
	MCSC_R_YUV_WDMASC_W1_MON_STATUS_2,
	MCSC_R_YUV_WDMASC_W1_MON_STATUS_3,
	MCSC_R_YUV_WDMASC_W1_BW_LIMIT_0,
	MCSC_R_YUV_WDMASC_W1_BW_LIMIT_1,
	MCSC_R_YUV_WDMASC_W1_BW_LIMIT_2,
	MCSC_R_YUV_WDMASC_W1_FLIP_CONTROL,
	MCSC_R_YUV_WDMASC_W1_RGB_ALPHA,
	MCSC_R_YUV_WDMASC_W2_ENABLE,
	MCSC_R_YUV_WDMASC_W2_COMP_CTRL,
	MCSC_R_YUV_WDMASC_W2_DATA_FORMAT,
	MCSC_R_YUV_WDMASC_W2_MONO_CTRL,
	MCSC_R_YUV_WDMASC_W2_WIDTH,
	MCSC_R_YUV_WDMASC_W2_HEIGHT,
	MCSC_R_YUV_WDMASC_W2_STRIDE_1P,
	MCSC_R_YUV_WDMASC_W2_STRIDE_2P,
	MCSC_R_YUV_WDMASC_W2_STRIDE_3P,
	MCSC_R_YUV_WDMASC_W2_VOTF_EN,
	MCSC_R_YUV_WDMASC_W2_MAX_MO,
	MCSC_R_YUV_WDMASC_W2_LINE_GAP,
	MCSC_R_YUV_WDMASC_W2_MAX_BL,
	MCSC_R_YUV_WDMASC_W2_BUSINFO,
	MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_0,
	MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_1,
	MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_2,
	MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_3,
	MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_4,
	MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_5,
	MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_6,
	MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_7,
	MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_0,
	MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_1,
	MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_2,
	MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_3,
	MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_4,
	MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_5,
	MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_6,
	MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_7,
	MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_0,
	MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_1,
	MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_2,
	MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_3,
	MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_4,
	MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_5,
	MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_6,
	MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_7,
	MCSC_R_YUV_WDMASC_W2_IMG_CRC_1P,
	MCSC_R_YUV_WDMASC_W2_IMG_CRC_2P,
	MCSC_R_YUV_WDMASC_W2_IMG_CRC_3P,
	MCSC_R_YUV_WDMASC_W2_MON_STATUS_0,
	MCSC_R_YUV_WDMASC_W2_MON_STATUS_1,
	MCSC_R_YUV_WDMASC_W2_MON_STATUS_2,
	MCSC_R_YUV_WDMASC_W2_MON_STATUS_3,
	MCSC_R_YUV_WDMASC_W2_BW_LIMIT_0,
	MCSC_R_YUV_WDMASC_W2_BW_LIMIT_1,
	MCSC_R_YUV_WDMASC_W2_BW_LIMIT_2,
	MCSC_R_YUV_WDMASC_W2_FLIP_CONTROL,
	MCSC_R_YUV_WDMASC_W2_RGB_ALPHA,
	MCSC_R_YUV_WDMASC_W3_ENABLE,
	MCSC_R_YUV_WDMASC_W3_COMP_CTRL,
	MCSC_R_YUV_WDMASC_W3_DATA_FORMAT,
	MCSC_R_YUV_WDMASC_W3_MONO_CTRL,
	MCSC_R_YUV_WDMASC_W3_WIDTH,
	MCSC_R_YUV_WDMASC_W3_HEIGHT,
	MCSC_R_YUV_WDMASC_W3_STRIDE_1P,
	MCSC_R_YUV_WDMASC_W3_STRIDE_2P,
	MCSC_R_YUV_WDMASC_W3_STRIDE_3P,
	MCSC_R_YUV_WDMASC_W3_VOTF_EN,
	MCSC_R_YUV_WDMASC_W3_MAX_MO,
	MCSC_R_YUV_WDMASC_W3_LINE_GAP,
	MCSC_R_YUV_WDMASC_W3_MAX_BL,
	MCSC_R_YUV_WDMASC_W3_BUSINFO,
	MCSC_R_YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_0,
	MCSC_R_YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_1,
	MCSC_R_YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_2,
	MCSC_R_YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_3,
	MCSC_R_YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_4,
	MCSC_R_YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_5,
	MCSC_R_YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_6,
	MCSC_R_YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_7,
	MCSC_R_YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_0,
	MCSC_R_YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_1,
	MCSC_R_YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_2,
	MCSC_R_YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_3,
	MCSC_R_YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_4,
	MCSC_R_YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_5,
	MCSC_R_YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_6,
	MCSC_R_YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_7,
	MCSC_R_YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_0,
	MCSC_R_YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_1,
	MCSC_R_YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_2,
	MCSC_R_YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_3,
	MCSC_R_YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_4,
	MCSC_R_YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_5,
	MCSC_R_YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_6,
	MCSC_R_YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_7,
	MCSC_R_YUV_WDMASC_W3_IMG_CRC_1P,
	MCSC_R_YUV_WDMASC_W3_IMG_CRC_2P,
	MCSC_R_YUV_WDMASC_W3_IMG_CRC_3P,
	MCSC_R_YUV_WDMASC_W3_MON_STATUS_0,
	MCSC_R_YUV_WDMASC_W3_MON_STATUS_1,
	MCSC_R_YUV_WDMASC_W3_MON_STATUS_2,
	MCSC_R_YUV_WDMASC_W3_MON_STATUS_3,
	MCSC_R_YUV_WDMASC_W3_BW_LIMIT_0,
	MCSC_R_YUV_WDMASC_W3_BW_LIMIT_1,
	MCSC_R_YUV_WDMASC_W3_BW_LIMIT_2,
	MCSC_R_YUV_WDMASC_W3_FLIP_CONTROL,
	MCSC_R_YUV_WDMASC_W3_RGB_ALPHA,
	MCSC_R_YUV_WDMASC_W4_ENABLE,
	MCSC_R_YUV_WDMASC_W4_COMP_CTRL,
	MCSC_R_YUV_WDMASC_W4_DATA_FORMAT,
	MCSC_R_YUV_WDMASC_W4_MONO_CTRL,
	MCSC_R_YUV_WDMASC_W4_WIDTH,
	MCSC_R_YUV_WDMASC_W4_HEIGHT,
	MCSC_R_YUV_WDMASC_W4_STRIDE_1P,
	MCSC_R_YUV_WDMASC_W4_STRIDE_2P,
	MCSC_R_YUV_WDMASC_W4_STRIDE_3P,
	MCSC_R_YUV_WDMASC_W4_VOTF_EN,
	MCSC_R_YUV_WDMASC_W4_MAX_MO,
	MCSC_R_YUV_WDMASC_W4_LINE_GAP,
	MCSC_R_YUV_WDMASC_W4_MAX_BL,
	MCSC_R_YUV_WDMASC_W4_BUSINFO,
	MCSC_R_YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_0,
	MCSC_R_YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_1,
	MCSC_R_YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_2,
	MCSC_R_YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_3,
	MCSC_R_YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_4,
	MCSC_R_YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_5,
	MCSC_R_YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_6,
	MCSC_R_YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_7,
	MCSC_R_YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_0,
	MCSC_R_YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_1,
	MCSC_R_YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_2,
	MCSC_R_YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_3,
	MCSC_R_YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_4,
	MCSC_R_YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_5,
	MCSC_R_YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_6,
	MCSC_R_YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_7,
	MCSC_R_YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_0,
	MCSC_R_YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_1,
	MCSC_R_YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_2,
	MCSC_R_YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_3,
	MCSC_R_YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_4,
	MCSC_R_YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_5,
	MCSC_R_YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_6,
	MCSC_R_YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_7,
	MCSC_R_YUV_WDMASC_W4_IMG_CRC_1P,
	MCSC_R_YUV_WDMASC_W4_IMG_CRC_2P,
	MCSC_R_YUV_WDMASC_W4_IMG_CRC_3P,
	MCSC_R_YUV_WDMASC_W4_MON_STATUS_0,
	MCSC_R_YUV_WDMASC_W4_MON_STATUS_1,
	MCSC_R_YUV_WDMASC_W4_MON_STATUS_2,
	MCSC_R_YUV_WDMASC_W4_MON_STATUS_3,
	MCSC_R_YUV_WDMASC_W4_BW_LIMIT_0,
	MCSC_R_YUV_WDMASC_W4_BW_LIMIT_1,
	MCSC_R_YUV_WDMASC_W4_BW_LIMIT_2,
	MCSC_R_YUV_WDMASC_W4_FLIP_CONTROL,
	MCSC_R_YUV_WDMASC_W4_RGB_ALPHA,
	MCSC_R_YUV_WDMASC_W0_DITHER,
	MCSC_R_YUV_WDMASC_W0_RGB_CONV444_WEIGHT,
	MCSC_R_YUV_WDMASC_W0_PER_SUB_FRAME_EN,
	MCSC_R_YUV_WDMASC_W0_COMP_SRAM_START_ADDR,
	MCSC_R_YUV_WDMASC_W1_DITHER,
	MCSC_R_YUV_WDMASC_W1_RGB_CONV444_WEIGHT,
	MCSC_R_YUV_WDMASC_W1_PER_SUB_FRAME_EN,
	MCSC_R_YUV_WDMASC_W1_COMP_SRAM_START_ADDR,
	MCSC_R_YUV_WDMASC_W2_DITHER,
	MCSC_R_YUV_WDMASC_W2_RGB_CONV444_WEIGHT,
	MCSC_R_YUV_WDMASC_W2_PER_SUB_FRAME_EN,
	MCSC_R_YUV_WDMASC_W3_DITHER,
	MCSC_R_YUV_WDMASC_W3_RGB_CONV444_WEIGHT,
	MCSC_R_YUV_WDMASC_W3_PER_SUB_FRAME_EN,
	MCSC_R_YUV_WDMASC_W4_DITHER,
	MCSC_R_YUV_WDMASC_W4_RGB_CONV444_WEIGHT,
	MCSC_R_YUV_WDMASC_W4_PER_SUB_FRAME_EN,
	MCSC_R_YUV_WDMASC_RGB_OFFSET,
	MCSC_R_YUV_WDMASC_RGB_COEF_0,
	MCSC_R_YUV_WDMASC_RGB_COEF_1,
	MCSC_R_YUV_WDMASC_RGB_COEF_2,
	MCSC_R_YUV_WDMASC_RGB_COEF_3,
	MCSC_R_YUV_WDMASC_RGB_COEF_4,
	MCSC_R_YUV_DJAG_CTRL,
	MCSC_R_YUV_DJAG_IMG_SIZE,
	MCSC_R_YUV_DJAG_PS_SRC_POS,
	MCSC_R_YUV_DJAG_PS_SRC_SIZE,
	MCSC_R_YUV_DJAG_PS_DST_SIZE,
	MCSC_R_YUV_DJAG_PS_H_RATIO,
	MCSC_R_YUV_DJAG_PS_V_RATIO,
	MCSC_R_YUV_DJAG_PS_H_INIT_PHASE_OFFSET,
	MCSC_R_YUV_DJAG_PS_V_INIT_PHASE_OFFSET,
	MCSC_R_YUV_DJAG_PS_ROUND_MODE,
	MCSC_R_YUV_DJAG_PS_STRIP_PRE_DST_SIZE,
	MCSC_R_YUV_DJAG_PS_STRIP_IN_START_POS,
	MCSC_R_YUV_DJAG_OUT_CROP_POS,
	MCSC_R_YUV_DJAG_OUT_CROP_SIZE,
	MCSC_R_YUV_DJAG_XFILTER_DEJAGGING_COEFF,
	MCSC_R_YUV_DJAG_THRES_1X5_MATCHING,
	MCSC_R_YUV_DJAG_THRES_SHOOTING_DETECT_0,
	MCSC_R_YUV_DJAG_THRES_SHOOTING_DETECT_1,
	MCSC_R_YUV_DJAG_LFSR_SEED_0,
	MCSC_R_YUV_DJAG_LFSR_SEED_1,
	MCSC_R_YUV_DJAG_LFSR_SEED_2,
	MCSC_R_YUV_DJAG_DITHER_VALUE_04,
	MCSC_R_YUV_DJAG_DITHER_VALUE_58,
	MCSC_R_YUV_DJAG_DITHER_THRES,
	MCSC_R_YUV_DJAG_CP_HF_THRES,
	MCSC_R_YUV_DJAG_CP_ARBI,
	MCSC_R_YUV_DJAG_DITHER_WB,
	MCSC_R_YUV_DJAG_RECOM_CTRL,
	MCSC_R_YUV_DJAG_RECOM_WEIGHT,
	MCSC_R_YUV_DJAG_RECOM_IMG_SIZE,
	MCSC_R_YUV_DJAG_RECOM_IN_CROP_POS,
	MCSC_R_YUV_DJAG_RECOM_RADIAL_CENTER,
	MCSC_R_YUV_DJAG_RECOM_RADIAL_BINNING,
	MCSC_R_YUV_DJAG_RECOM_RADIAL_BIQUAD_FACTOR_A,
	MCSC_R_YUV_DJAG_RECOM_RADIAL_BIQUAD_FACTOR_B,
	MCSC_R_YUV_DJAG_RECOM_RADIAL_GAIN_ENABLE,
	MCSC_R_YUV_DJAG_RECOM_RADIAL_GAIN_INCREMENT,
	MCSC_R_YUV_DJAG_RECOM_RADIAL_BIQUAD_SCAL_SHIFT_ADDER,
	MCSC_R_YUV_DJAG_SC_V_COEFF_0_01,
	MCSC_R_YUV_DJAG_SC_V_COEFF_0_23,
	MCSC_R_YUV_DJAG_SC_V_COEFF_1_01,
	MCSC_R_YUV_DJAG_SC_V_COEFF_1_23,
	MCSC_R_YUV_DJAG_SC_V_COEFF_2_01,
	MCSC_R_YUV_DJAG_SC_V_COEFF_2_23,
	MCSC_R_YUV_DJAG_SC_V_COEFF_3_01,
	MCSC_R_YUV_DJAG_SC_V_COEFF_3_23,
	MCSC_R_YUV_DJAG_SC_V_COEFF_4_01,
	MCSC_R_YUV_DJAG_SC_V_COEFF_4_23,
	MCSC_R_YUV_DJAG_SC_V_COEFF_5_01,
	MCSC_R_YUV_DJAG_SC_V_COEFF_5_23,
	MCSC_R_YUV_DJAG_SC_V_COEFF_6_01,
	MCSC_R_YUV_DJAG_SC_V_COEFF_6_23,
	MCSC_R_YUV_DJAG_SC_V_COEFF_7_01,
	MCSC_R_YUV_DJAG_SC_V_COEFF_7_23,
	MCSC_R_YUV_DJAG_SC_V_COEFF_8_01,
	MCSC_R_YUV_DJAG_SC_V_COEFF_8_23,
	MCSC_R_YUV_DJAG_SC_H_COEFF_0_01,
	MCSC_R_YUV_DJAG_SC_H_COEFF_0_23,
	MCSC_R_YUV_DJAG_SC_H_COEFF_0_45,
	MCSC_R_YUV_DJAG_SC_H_COEFF_0_67,
	MCSC_R_YUV_DJAG_SC_H_COEFF_1_01,
	MCSC_R_YUV_DJAG_SC_H_COEFF_1_23,
	MCSC_R_YUV_DJAG_SC_H_COEFF_1_45,
	MCSC_R_YUV_DJAG_SC_H_COEFF_1_67,
	MCSC_R_YUV_DJAG_SC_H_COEFF_2_01,
	MCSC_R_YUV_DJAG_SC_H_COEFF_2_23,
	MCSC_R_YUV_DJAG_SC_H_COEFF_2_45,
	MCSC_R_YUV_DJAG_SC_H_COEFF_2_67,
	MCSC_R_YUV_DJAG_SC_H_COEFF_3_01,
	MCSC_R_YUV_DJAG_SC_H_COEFF_3_23,
	MCSC_R_YUV_DJAG_SC_H_COEFF_3_45,
	MCSC_R_YUV_DJAG_SC_H_COEFF_3_67,
	MCSC_R_YUV_DJAG_SC_H_COEFF_4_01,
	MCSC_R_YUV_DJAG_SC_H_COEFF_4_23,
	MCSC_R_YUV_DJAG_SC_H_COEFF_4_45,
	MCSC_R_YUV_DJAG_SC_H_COEFF_4_67,
	MCSC_R_YUV_DJAG_SC_H_COEFF_5_01,
	MCSC_R_YUV_DJAG_SC_H_COEFF_5_23,
	MCSC_R_YUV_DJAG_SC_H_COEFF_5_45,
	MCSC_R_YUV_DJAG_SC_H_COEFF_5_67,
	MCSC_R_YUV_DJAG_SC_H_COEFF_6_01,
	MCSC_R_YUV_DJAG_SC_H_COEFF_6_23,
	MCSC_R_YUV_DJAG_SC_H_COEFF_6_45,
	MCSC_R_YUV_DJAG_SC_H_COEFF_6_67,
	MCSC_R_YUV_DJAG_SC_H_COEFF_7_01,
	MCSC_R_YUV_DJAG_SC_H_COEFF_7_23,
	MCSC_R_YUV_DJAG_SC_H_COEFF_7_45,
	MCSC_R_YUV_DJAG_SC_H_COEFF_7_67,
	MCSC_R_YUV_DJAG_SC_H_COEFF_8_01,
	MCSC_R_YUV_DJAG_SC_H_COEFF_8_23,
	MCSC_R_YUV_DJAG_SC_H_COEFF_8_45,
	MCSC_R_YUV_DJAG_SC_H_COEFF_8_67,
	MCSC_R_YUV_POLY_SC0_CTRL,
	MCSC_R_YUV_POLY_SC0_SRC_POS,
	MCSC_R_YUV_POLY_SC0_SRC_SIZE,
	MCSC_R_YUV_POLY_SC0_DST_SIZE,
	MCSC_R_YUV_POLY_SC0_H_RATIO,
	MCSC_R_YUV_POLY_SC0_V_RATIO,
	MCSC_R_YUV_POLY_SC0_H_INIT_PHASE_OFFSET,
	MCSC_R_YUV_POLY_SC0_V_INIT_PHASE_OFFSET,
	MCSC_R_YUV_POLY_SC0_ROUND_MODE,
	MCSC_R_YUV_POLY_SC0_V_COEFF_0_01,
	MCSC_R_YUV_POLY_SC0_V_COEFF_0_23,
	MCSC_R_YUV_POLY_SC0_V_COEFF_1_01,
	MCSC_R_YUV_POLY_SC0_V_COEFF_1_23,
	MCSC_R_YUV_POLY_SC0_V_COEFF_2_01,
	MCSC_R_YUV_POLY_SC0_V_COEFF_2_23,
	MCSC_R_YUV_POLY_SC0_V_COEFF_3_01,
	MCSC_R_YUV_POLY_SC0_V_COEFF_3_23,
	MCSC_R_YUV_POLY_SC0_V_COEFF_4_01,
	MCSC_R_YUV_POLY_SC0_V_COEFF_4_23,
	MCSC_R_YUV_POLY_SC0_V_COEFF_5_01,
	MCSC_R_YUV_POLY_SC0_V_COEFF_5_23,
	MCSC_R_YUV_POLY_SC0_V_COEFF_6_01,
	MCSC_R_YUV_POLY_SC0_V_COEFF_6_23,
	MCSC_R_YUV_POLY_SC0_V_COEFF_7_01,
	MCSC_R_YUV_POLY_SC0_V_COEFF_7_23,
	MCSC_R_YUV_POLY_SC0_V_COEFF_8_01,
	MCSC_R_YUV_POLY_SC0_V_COEFF_8_23,
	MCSC_R_YUV_POLY_SC0_H_COEFF_0_01,
	MCSC_R_YUV_POLY_SC0_H_COEFF_0_23,
	MCSC_R_YUV_POLY_SC0_H_COEFF_0_45,
	MCSC_R_YUV_POLY_SC0_H_COEFF_0_67,
	MCSC_R_YUV_POLY_SC0_H_COEFF_1_01,
	MCSC_R_YUV_POLY_SC0_H_COEFF_1_23,
	MCSC_R_YUV_POLY_SC0_H_COEFF_1_45,
	MCSC_R_YUV_POLY_SC0_H_COEFF_1_67,
	MCSC_R_YUV_POLY_SC0_H_COEFF_2_01,
	MCSC_R_YUV_POLY_SC0_H_COEFF_2_23,
	MCSC_R_YUV_POLY_SC0_H_COEFF_2_45,
	MCSC_R_YUV_POLY_SC0_H_COEFF_2_67,
	MCSC_R_YUV_POLY_SC0_H_COEFF_3_01,
	MCSC_R_YUV_POLY_SC0_H_COEFF_3_23,
	MCSC_R_YUV_POLY_SC0_H_COEFF_3_45,
	MCSC_R_YUV_POLY_SC0_H_COEFF_3_67,
	MCSC_R_YUV_POLY_SC0_H_COEFF_4_01,
	MCSC_R_YUV_POLY_SC0_H_COEFF_4_23,
	MCSC_R_YUV_POLY_SC0_H_COEFF_4_45,
	MCSC_R_YUV_POLY_SC0_H_COEFF_4_67,
	MCSC_R_YUV_POLY_SC0_H_COEFF_5_01,
	MCSC_R_YUV_POLY_SC0_H_COEFF_5_23,
	MCSC_R_YUV_POLY_SC0_H_COEFF_5_45,
	MCSC_R_YUV_POLY_SC0_H_COEFF_5_67,
	MCSC_R_YUV_POLY_SC0_H_COEFF_6_01,
	MCSC_R_YUV_POLY_SC0_H_COEFF_6_23,
	MCSC_R_YUV_POLY_SC0_H_COEFF_6_45,
	MCSC_R_YUV_POLY_SC0_H_COEFF_6_67,
	MCSC_R_YUV_POLY_SC0_H_COEFF_7_01,
	MCSC_R_YUV_POLY_SC0_H_COEFF_7_23,
	MCSC_R_YUV_POLY_SC0_H_COEFF_7_45,
	MCSC_R_YUV_POLY_SC0_H_COEFF_7_67,
	MCSC_R_YUV_POLY_SC0_H_COEFF_8_01,
	MCSC_R_YUV_POLY_SC0_H_COEFF_8_23,
	MCSC_R_YUV_POLY_SC0_H_COEFF_8_45,
	MCSC_R_YUV_POLY_SC0_H_COEFF_8_67,
	MCSC_R_YUV_POLY_SC1_CTRL,
	MCSC_R_YUV_POLY_SC1_SRC_POS,
	MCSC_R_YUV_POLY_SC1_SRC_SIZE,
	MCSC_R_YUV_POLY_SC1_DST_SIZE,
	MCSC_R_YUV_POLY_SC1_H_RATIO,
	MCSC_R_YUV_POLY_SC1_V_RATIO,
	MCSC_R_YUV_POLY_SC1_H_INIT_PHASE_OFFSET,
	MCSC_R_YUV_POLY_SC1_V_INIT_PHASE_OFFSET,
	MCSC_R_YUV_POLY_SC1_ROUND_MODE,
	MCSC_R_YUV_POLY_SC1_V_COEFF_0_01,
	MCSC_R_YUV_POLY_SC1_V_COEFF_0_23,
	MCSC_R_YUV_POLY_SC1_V_COEFF_1_01,
	MCSC_R_YUV_POLY_SC1_V_COEFF_1_23,
	MCSC_R_YUV_POLY_SC1_V_COEFF_2_01,
	MCSC_R_YUV_POLY_SC1_V_COEFF_2_23,
	MCSC_R_YUV_POLY_SC1_V_COEFF_3_01,
	MCSC_R_YUV_POLY_SC1_V_COEFF_3_23,
	MCSC_R_YUV_POLY_SC1_V_COEFF_4_01,
	MCSC_R_YUV_POLY_SC1_V_COEFF_4_23,
	MCSC_R_YUV_POLY_SC1_V_COEFF_5_01,
	MCSC_R_YUV_POLY_SC1_V_COEFF_5_23,
	MCSC_R_YUV_POLY_SC1_V_COEFF_6_01,
	MCSC_R_YUV_POLY_SC1_V_COEFF_6_23,
	MCSC_R_YUV_POLY_SC1_V_COEFF_7_01,
	MCSC_R_YUV_POLY_SC1_V_COEFF_7_23,
	MCSC_R_YUV_POLY_SC1_V_COEFF_8_01,
	MCSC_R_YUV_POLY_SC1_V_COEFF_8_23,
	MCSC_R_YUV_POLY_SC1_H_COEFF_0_01,
	MCSC_R_YUV_POLY_SC1_H_COEFF_0_23,
	MCSC_R_YUV_POLY_SC1_H_COEFF_0_45,
	MCSC_R_YUV_POLY_SC1_H_COEFF_0_67,
	MCSC_R_YUV_POLY_SC1_H_COEFF_1_01,
	MCSC_R_YUV_POLY_SC1_H_COEFF_1_23,
	MCSC_R_YUV_POLY_SC1_H_COEFF_1_45,
	MCSC_R_YUV_POLY_SC1_H_COEFF_1_67,
	MCSC_R_YUV_POLY_SC1_H_COEFF_2_01,
	MCSC_R_YUV_POLY_SC1_H_COEFF_2_23,
	MCSC_R_YUV_POLY_SC1_H_COEFF_2_45,
	MCSC_R_YUV_POLY_SC1_H_COEFF_2_67,
	MCSC_R_YUV_POLY_SC1_H_COEFF_3_01,
	MCSC_R_YUV_POLY_SC1_H_COEFF_3_23,
	MCSC_R_YUV_POLY_SC1_H_COEFF_3_45,
	MCSC_R_YUV_POLY_SC1_H_COEFF_3_67,
	MCSC_R_YUV_POLY_SC1_H_COEFF_4_01,
	MCSC_R_YUV_POLY_SC1_H_COEFF_4_23,
	MCSC_R_YUV_POLY_SC1_H_COEFF_4_45,
	MCSC_R_YUV_POLY_SC1_H_COEFF_4_67,
	MCSC_R_YUV_POLY_SC1_H_COEFF_5_01,
	MCSC_R_YUV_POLY_SC1_H_COEFF_5_23,
	MCSC_R_YUV_POLY_SC1_H_COEFF_5_45,
	MCSC_R_YUV_POLY_SC1_H_COEFF_5_67,
	MCSC_R_YUV_POLY_SC1_H_COEFF_6_01,
	MCSC_R_YUV_POLY_SC1_H_COEFF_6_23,
	MCSC_R_YUV_POLY_SC1_H_COEFF_6_45,
	MCSC_R_YUV_POLY_SC1_H_COEFF_6_67,
	MCSC_R_YUV_POLY_SC1_H_COEFF_7_01,
	MCSC_R_YUV_POLY_SC1_H_COEFF_7_23,
	MCSC_R_YUV_POLY_SC1_H_COEFF_7_45,
	MCSC_R_YUV_POLY_SC1_H_COEFF_7_67,
	MCSC_R_YUV_POLY_SC1_H_COEFF_8_01,
	MCSC_R_YUV_POLY_SC1_H_COEFF_8_23,
	MCSC_R_YUV_POLY_SC1_H_COEFF_8_45,
	MCSC_R_YUV_POLY_SC1_H_COEFF_8_67,
	MCSC_R_YUV_POLY_SC2_CTRL,
	MCSC_R_YUV_POLY_SC2_SRC_POS,
	MCSC_R_YUV_POLY_SC2_SRC_SIZE,
	MCSC_R_YUV_POLY_SC2_DST_SIZE,
	MCSC_R_YUV_POLY_SC2_H_RATIO,
	MCSC_R_YUV_POLY_SC2_V_RATIO,
	MCSC_R_YUV_POLY_SC2_H_INIT_PHASE_OFFSET,
	MCSC_R_YUV_POLY_SC2_V_INIT_PHASE_OFFSET,
	MCSC_R_YUV_POLY_SC2_ROUND_MODE,
	MCSC_R_YUV_POLY_SC2_V_COEFF_0_01,
	MCSC_R_YUV_POLY_SC2_V_COEFF_0_23,
	MCSC_R_YUV_POLY_SC2_V_COEFF_1_01,
	MCSC_R_YUV_POLY_SC2_V_COEFF_1_23,
	MCSC_R_YUV_POLY_SC2_V_COEFF_2_01,
	MCSC_R_YUV_POLY_SC2_V_COEFF_2_23,
	MCSC_R_YUV_POLY_SC2_V_COEFF_3_01,
	MCSC_R_YUV_POLY_SC2_V_COEFF_3_23,
	MCSC_R_YUV_POLY_SC2_V_COEFF_4_01,
	MCSC_R_YUV_POLY_SC2_V_COEFF_4_23,
	MCSC_R_YUV_POLY_SC2_V_COEFF_5_01,
	MCSC_R_YUV_POLY_SC2_V_COEFF_5_23,
	MCSC_R_YUV_POLY_SC2_V_COEFF_6_01,
	MCSC_R_YUV_POLY_SC2_V_COEFF_6_23,
	MCSC_R_YUV_POLY_SC2_V_COEFF_7_01,
	MCSC_R_YUV_POLY_SC2_V_COEFF_7_23,
	MCSC_R_YUV_POLY_SC2_V_COEFF_8_01,
	MCSC_R_YUV_POLY_SC2_V_COEFF_8_23,
	MCSC_R_YUV_POLY_SC2_H_COEFF_0_01,
	MCSC_R_YUV_POLY_SC2_H_COEFF_0_23,
	MCSC_R_YUV_POLY_SC2_H_COEFF_0_45,
	MCSC_R_YUV_POLY_SC2_H_COEFF_0_67,
	MCSC_R_YUV_POLY_SC2_H_COEFF_1_01,
	MCSC_R_YUV_POLY_SC2_H_COEFF_1_23,
	MCSC_R_YUV_POLY_SC2_H_COEFF_1_45,
	MCSC_R_YUV_POLY_SC2_H_COEFF_1_67,
	MCSC_R_YUV_POLY_SC2_H_COEFF_2_01,
	MCSC_R_YUV_POLY_SC2_H_COEFF_2_23,
	MCSC_R_YUV_POLY_SC2_H_COEFF_2_45,
	MCSC_R_YUV_POLY_SC2_H_COEFF_2_67,
	MCSC_R_YUV_POLY_SC2_H_COEFF_3_01,
	MCSC_R_YUV_POLY_SC2_H_COEFF_3_23,
	MCSC_R_YUV_POLY_SC2_H_COEFF_3_45,
	MCSC_R_YUV_POLY_SC2_H_COEFF_3_67,
	MCSC_R_YUV_POLY_SC2_H_COEFF_4_01,
	MCSC_R_YUV_POLY_SC2_H_COEFF_4_23,
	MCSC_R_YUV_POLY_SC2_H_COEFF_4_45,
	MCSC_R_YUV_POLY_SC2_H_COEFF_4_67,
	MCSC_R_YUV_POLY_SC2_H_COEFF_5_01,
	MCSC_R_YUV_POLY_SC2_H_COEFF_5_23,
	MCSC_R_YUV_POLY_SC2_H_COEFF_5_45,
	MCSC_R_YUV_POLY_SC2_H_COEFF_5_67,
	MCSC_R_YUV_POLY_SC2_H_COEFF_6_01,
	MCSC_R_YUV_POLY_SC2_H_COEFF_6_23,
	MCSC_R_YUV_POLY_SC2_H_COEFF_6_45,
	MCSC_R_YUV_POLY_SC2_H_COEFF_6_67,
	MCSC_R_YUV_POLY_SC2_H_COEFF_7_01,
	MCSC_R_YUV_POLY_SC2_H_COEFF_7_23,
	MCSC_R_YUV_POLY_SC2_H_COEFF_7_45,
	MCSC_R_YUV_POLY_SC2_H_COEFF_7_67,
	MCSC_R_YUV_POLY_SC2_H_COEFF_8_01,
	MCSC_R_YUV_POLY_SC2_H_COEFF_8_23,
	MCSC_R_YUV_POLY_SC2_H_COEFF_8_45,
	MCSC_R_YUV_POLY_SC2_H_COEFF_8_67,
	MCSC_R_YUV_POLY_SC3_CTRL,
	MCSC_R_YUV_POLY_SC3_SRC_POS,
	MCSC_R_YUV_POLY_SC3_SRC_SIZE,
	MCSC_R_YUV_POLY_SC3_DST_SIZE,
	MCSC_R_YUV_POLY_SC3_H_RATIO,
	MCSC_R_YUV_POLY_SC3_V_RATIO,
	MCSC_R_YUV_POLY_SC3_H_INIT_PHASE_OFFSET,
	MCSC_R_YUV_POLY_SC3_V_INIT_PHASE_OFFSET,
	MCSC_R_YUV_POLY_SC3_ROUND_MODE,
	MCSC_R_YUV_POLY_SC3_V_COEFF_0_01,
	MCSC_R_YUV_POLY_SC3_V_COEFF_0_23,
	MCSC_R_YUV_POLY_SC3_V_COEFF_1_01,
	MCSC_R_YUV_POLY_SC3_V_COEFF_1_23,
	MCSC_R_YUV_POLY_SC3_V_COEFF_2_01,
	MCSC_R_YUV_POLY_SC3_V_COEFF_2_23,
	MCSC_R_YUV_POLY_SC3_V_COEFF_3_01,
	MCSC_R_YUV_POLY_SC3_V_COEFF_3_23,
	MCSC_R_YUV_POLY_SC3_V_COEFF_4_01,
	MCSC_R_YUV_POLY_SC3_V_COEFF_4_23,
	MCSC_R_YUV_POLY_SC3_V_COEFF_5_01,
	MCSC_R_YUV_POLY_SC3_V_COEFF_5_23,
	MCSC_R_YUV_POLY_SC3_V_COEFF_6_01,
	MCSC_R_YUV_POLY_SC3_V_COEFF_6_23,
	MCSC_R_YUV_POLY_SC3_V_COEFF_7_01,
	MCSC_R_YUV_POLY_SC3_V_COEFF_7_23,
	MCSC_R_YUV_POLY_SC3_V_COEFF_8_01,
	MCSC_R_YUV_POLY_SC3_V_COEFF_8_23,
	MCSC_R_YUV_POLY_SC3_H_COEFF_0_01,
	MCSC_R_YUV_POLY_SC3_H_COEFF_0_23,
	MCSC_R_YUV_POLY_SC3_H_COEFF_0_45,
	MCSC_R_YUV_POLY_SC3_H_COEFF_0_67,
	MCSC_R_YUV_POLY_SC3_H_COEFF_1_01,
	MCSC_R_YUV_POLY_SC3_H_COEFF_1_23,
	MCSC_R_YUV_POLY_SC3_H_COEFF_1_45,
	MCSC_R_YUV_POLY_SC3_H_COEFF_1_67,
	MCSC_R_YUV_POLY_SC3_H_COEFF_2_01,
	MCSC_R_YUV_POLY_SC3_H_COEFF_2_23,
	MCSC_R_YUV_POLY_SC3_H_COEFF_2_45,
	MCSC_R_YUV_POLY_SC3_H_COEFF_2_67,
	MCSC_R_YUV_POLY_SC3_H_COEFF_3_01,
	MCSC_R_YUV_POLY_SC3_H_COEFF_3_23,
	MCSC_R_YUV_POLY_SC3_H_COEFF_3_45,
	MCSC_R_YUV_POLY_SC3_H_COEFF_3_67,
	MCSC_R_YUV_POLY_SC3_H_COEFF_4_01,
	MCSC_R_YUV_POLY_SC3_H_COEFF_4_23,
	MCSC_R_YUV_POLY_SC3_H_COEFF_4_45,
	MCSC_R_YUV_POLY_SC3_H_COEFF_4_67,
	MCSC_R_YUV_POLY_SC3_H_COEFF_5_01,
	MCSC_R_YUV_POLY_SC3_H_COEFF_5_23,
	MCSC_R_YUV_POLY_SC3_H_COEFF_5_45,
	MCSC_R_YUV_POLY_SC3_H_COEFF_5_67,
	MCSC_R_YUV_POLY_SC3_H_COEFF_6_01,
	MCSC_R_YUV_POLY_SC3_H_COEFF_6_23,
	MCSC_R_YUV_POLY_SC3_H_COEFF_6_45,
	MCSC_R_YUV_POLY_SC3_H_COEFF_6_67,
	MCSC_R_YUV_POLY_SC3_H_COEFF_7_01,
	MCSC_R_YUV_POLY_SC3_H_COEFF_7_23,
	MCSC_R_YUV_POLY_SC3_H_COEFF_7_45,
	MCSC_R_YUV_POLY_SC3_H_COEFF_7_67,
	MCSC_R_YUV_POLY_SC3_H_COEFF_8_01,
	MCSC_R_YUV_POLY_SC3_H_COEFF_8_23,
	MCSC_R_YUV_POLY_SC3_H_COEFF_8_45,
	MCSC_R_YUV_POLY_SC3_H_COEFF_8_67,
	MCSC_R_YUV_POLY_SC4_CTRL,
	MCSC_R_YUV_POLY_SC4_SRC_POS,
	MCSC_R_YUV_POLY_SC4_SRC_SIZE,
	MCSC_R_YUV_POLY_SC4_DST_SIZE,
	MCSC_R_YUV_POLY_SC4_H_RATIO,
	MCSC_R_YUV_POLY_SC4_V_RATIO,
	MCSC_R_YUV_POLY_SC4_H_INIT_PHASE_OFFSET,
	MCSC_R_YUV_POLY_SC4_V_INIT_PHASE_OFFSET,
	MCSC_R_YUV_POLY_SC4_ROUND_MODE,
	MCSC_R_YUV_POLY_SC4_V_COEFF_0_01,
	MCSC_R_YUV_POLY_SC4_V_COEFF_0_23,
	MCSC_R_YUV_POLY_SC4_V_COEFF_1_01,
	MCSC_R_YUV_POLY_SC4_V_COEFF_1_23,
	MCSC_R_YUV_POLY_SC4_V_COEFF_2_01,
	MCSC_R_YUV_POLY_SC4_V_COEFF_2_23,
	MCSC_R_YUV_POLY_SC4_V_COEFF_3_01,
	MCSC_R_YUV_POLY_SC4_V_COEFF_3_23,
	MCSC_R_YUV_POLY_SC4_V_COEFF_4_01,
	MCSC_R_YUV_POLY_SC4_V_COEFF_4_23,
	MCSC_R_YUV_POLY_SC4_V_COEFF_5_01,
	MCSC_R_YUV_POLY_SC4_V_COEFF_5_23,
	MCSC_R_YUV_POLY_SC4_V_COEFF_6_01,
	MCSC_R_YUV_POLY_SC4_V_COEFF_6_23,
	MCSC_R_YUV_POLY_SC4_V_COEFF_7_01,
	MCSC_R_YUV_POLY_SC4_V_COEFF_7_23,
	MCSC_R_YUV_POLY_SC4_V_COEFF_8_01,
	MCSC_R_YUV_POLY_SC4_V_COEFF_8_23,
	MCSC_R_YUV_POLY_SC4_H_COEFF_0_01,
	MCSC_R_YUV_POLY_SC4_H_COEFF_0_23,
	MCSC_R_YUV_POLY_SC4_H_COEFF_0_45,
	MCSC_R_YUV_POLY_SC4_H_COEFF_0_67,
	MCSC_R_YUV_POLY_SC4_H_COEFF_1_01,
	MCSC_R_YUV_POLY_SC4_H_COEFF_1_23,
	MCSC_R_YUV_POLY_SC4_H_COEFF_1_45,
	MCSC_R_YUV_POLY_SC4_H_COEFF_1_67,
	MCSC_R_YUV_POLY_SC4_H_COEFF_2_01,
	MCSC_R_YUV_POLY_SC4_H_COEFF_2_23,
	MCSC_R_YUV_POLY_SC4_H_COEFF_2_45,
	MCSC_R_YUV_POLY_SC4_H_COEFF_2_67,
	MCSC_R_YUV_POLY_SC4_H_COEFF_3_01,
	MCSC_R_YUV_POLY_SC4_H_COEFF_3_23,
	MCSC_R_YUV_POLY_SC4_H_COEFF_3_45,
	MCSC_R_YUV_POLY_SC4_H_COEFF_3_67,
	MCSC_R_YUV_POLY_SC4_H_COEFF_4_01,
	MCSC_R_YUV_POLY_SC4_H_COEFF_4_23,
	MCSC_R_YUV_POLY_SC4_H_COEFF_4_45,
	MCSC_R_YUV_POLY_SC4_H_COEFF_4_67,
	MCSC_R_YUV_POLY_SC4_H_COEFF_5_01,
	MCSC_R_YUV_POLY_SC4_H_COEFF_5_23,
	MCSC_R_YUV_POLY_SC4_H_COEFF_5_45,
	MCSC_R_YUV_POLY_SC4_H_COEFF_5_67,
	MCSC_R_YUV_POLY_SC4_H_COEFF_6_01,
	MCSC_R_YUV_POLY_SC4_H_COEFF_6_23,
	MCSC_R_YUV_POLY_SC4_H_COEFF_6_45,
	MCSC_R_YUV_POLY_SC4_H_COEFF_6_67,
	MCSC_R_YUV_POLY_SC4_H_COEFF_7_01,
	MCSC_R_YUV_POLY_SC4_H_COEFF_7_23,
	MCSC_R_YUV_POLY_SC4_H_COEFF_7_45,
	MCSC_R_YUV_POLY_SC4_H_COEFF_7_67,
	MCSC_R_YUV_POLY_SC4_H_COEFF_8_01,
	MCSC_R_YUV_POLY_SC4_H_COEFF_8_23,
	MCSC_R_YUV_POLY_SC4_H_COEFF_8_45,
	MCSC_R_YUV_POLY_SC4_H_COEFF_8_67,
	MCSC_R_YUV_POLY_SC0_STRIP_PRE_DST_SIZE,
	MCSC_R_YUV_POLY_SC0_STRIP_IN_START_POS,
	MCSC_R_YUV_POLY_SC0_OUT_CROP_POS,
	MCSC_R_YUV_POLY_SC0_OUT_CROP_SIZE,
	MCSC_R_YUV_POLY_SC1_STRIP_PRE_DST_SIZE,
	MCSC_R_YUV_POLY_SC1_STRIP_IN_START_POS,
	MCSC_R_YUV_POLY_SC1_OUT_CROP_POS,
	MCSC_R_YUV_POLY_SC1_OUT_CROP_SIZE,
	MCSC_R_YUV_POLY_SC2_STRIP_PRE_DST_SIZE,
	MCSC_R_YUV_POLY_SC2_STRIP_IN_START_POS,
	MCSC_R_YUV_POLY_SC2_OUT_CROP_POS,
	MCSC_R_YUV_POLY_SC2_OUT_CROP_SIZE,
	MCSC_R_YUV_POLY_SC3_STRIP_PRE_DST_SIZE,
	MCSC_R_YUV_POLY_SC3_STRIP_IN_START_POS,
	MCSC_R_YUV_POLY_SC3_OUT_CROP_POS,
	MCSC_R_YUV_POLY_SC3_OUT_CROP_SIZE,
	MCSC_R_YUV_POLY_SC4_STRIP_PRE_DST_SIZE,
	MCSC_R_YUV_POLY_SC4_STRIP_IN_START_POS,
	MCSC_R_YUV_POLY_SC4_OUT_CROP_POS,
	MCSC_R_YUV_POLY_SC4_OUT_CROP_SIZE,
	MCSC_R_YUV_POST_PC0_CTRL,
	MCSC_R_YUV_POST_PC0_IMG_SIZE,
	MCSC_R_YUV_POST_PC0_DST_SIZE,
	MCSC_R_YUV_POST_PC0_H_RATIO,
	MCSC_R_YUV_POST_PC0_V_RATIO,
	MCSC_R_YUV_POST_PC0_H_INIT_PHASE_OFFSET,
	MCSC_R_YUV_POST_PC0_V_INIT_PHASE_OFFSET,
	MCSC_R_YUV_POST_PC0_ROUND_MODE,
	MCSC_R_YUV_POST_PC0_COEFF_CTRL,
	MCSC_R_YUV_POST_PC0_STRIP_PRE_DST_SIZE,
	MCSC_R_YUV_POST_PC0_STRIP_IN_START_POS,
	MCSC_R_YUV_POST_PC0_OUT_CROP_POS,
	MCSC_R_YUV_POST_PC0_OUT_CROP_SIZE,
	MCSC_R_YUV_POST_PC0_CONV420_CTRL,
	MCSC_R_YUV_POST_PC0_BCHS_CTRL,
	MCSC_R_YUV_POST_PC0_BCHS_BC,
	MCSC_R_YUV_POST_PC0_BCHS_HS1,
	MCSC_R_YUV_POST_PC0_BCHS_HS2,
	MCSC_R_YUV_POST_PC0_BCHS_CLAMP_Y,
	MCSC_R_YUV_POST_PC0_BCHS_CLAMP_C,
	MCSC_R_YUV_POST_PC1_CTRL,
	MCSC_R_YUV_POST_PC1_IMG_SIZE,
	MCSC_R_YUV_POST_PC1_DST_SIZE,
	MCSC_R_YUV_POST_PC1_H_RATIO,
	MCSC_R_YUV_POST_PC1_V_RATIO,
	MCSC_R_YUV_POST_PC1_H_INIT_PHASE_OFFSET,
	MCSC_R_YUV_POST_PC1_V_INIT_PHASE_OFFSET,
	MCSC_R_YUV_POST_PC1_ROUND_MODE,
	MCSC_R_YUV_POST_PC1_COEFF_CTRL,
	MCSC_R_YUV_POST_PC1_STRIP_PRE_DST_SIZE,
	MCSC_R_YUV_POST_PC1_STRIP_IN_START_POS,
	MCSC_R_YUV_POST_PC1_OUT_CROP_POS,
	MCSC_R_YUV_POST_PC1_OUT_CROP_SIZE,
	MCSC_R_YUV_POST_PC1_CONV420_CTRL,
	MCSC_R_YUV_POST_PC1_BCHS_CTRL,
	MCSC_R_YUV_POST_PC1_BCHS_BC,
	MCSC_R_YUV_POST_PC1_BCHS_HS1,
	MCSC_R_YUV_POST_PC1_BCHS_HS2,
	MCSC_R_YUV_POST_PC1_BCHS_CLAMP_Y,
	MCSC_R_YUV_POST_PC1_BCHS_CLAMP_C,
	MCSC_R_YUV_POST_PC2_CTRL,
	MCSC_R_YUV_POST_PC2_IMG_SIZE,
	MCSC_R_YUV_POST_PC2_DST_SIZE,
	MCSC_R_YUV_POST_PC2_H_RATIO,
	MCSC_R_YUV_POST_PC2_V_RATIO,
	MCSC_R_YUV_POST_PC2_H_INIT_PHASE_OFFSET,
	MCSC_R_YUV_POST_PC2_V_INIT_PHASE_OFFSET,
	MCSC_R_YUV_POST_PC2_ROUND_MODE,
	MCSC_R_YUV_POST_PC2_COEFF_CTRL,
	MCSC_R_YUV_POST_PC2_STRIP_PRE_DST_SIZE,
	MCSC_R_YUV_POST_PC2_STRIP_IN_START_POS,
	MCSC_R_YUV_POST_PC2_OUT_CROP_POS,
	MCSC_R_YUV_POST_PC2_OUT_CROP_SIZE,
	MCSC_R_YUV_POST_PC2_CONV420_CTRL,
	MCSC_R_YUV_POST_PC2_BCHS_CTRL,
	MCSC_R_YUV_POST_PC2_BCHS_BC,
	MCSC_R_YUV_POST_PC2_BCHS_HS1,
	MCSC_R_YUV_POST_PC2_BCHS_HS2,
	MCSC_R_YUV_POST_PC2_BCHS_CLAMP_Y,
	MCSC_R_YUV_POST_PC2_BCHS_CLAMP_C,
	MCSC_R_YUV_POST_PC3_CTRL,
	MCSC_R_YUV_POST_PC3_CONV420_CTRL,
	MCSC_R_YUV_POST_PC3_BCHS_CTRL,
	MCSC_R_YUV_POST_PC3_BCHS_BC,
	MCSC_R_YUV_POST_PC3_BCHS_HS1,
	MCSC_R_YUV_POST_PC3_BCHS_HS2,
	MCSC_R_YUV_POST_PC3_BCHS_CLAMP_Y,
	MCSC_R_YUV_POST_PC3_BCHS_CLAMP_C,
	MCSC_R_YUV_POST_PC4_CTRL,
	MCSC_R_YUV_POST_PC4_CONV420_CTRL,
	MCSC_R_YUV_POST_PC4_BCHS_CTRL,
	MCSC_R_YUV_POST_PC4_BCHS_BC,
	MCSC_R_YUV_POST_PC4_BCHS_HS1,
	MCSC_R_YUV_POST_PC4_BCHS_HS2,
	MCSC_R_YUV_POST_PC4_BCHS_CLAMP_Y,
	MCSC_R_YUV_POST_PC4_BCHS_CLAMP_C,
	MCSC_R_YUV_HWFC_SWRESET,
	MCSC_R_YUV_HWFC_MODE,
	MCSC_R_YUV_HWFC_REGION_IDX_BIN,
	MCSC_R_YUV_HWFC_REGION_IDX_GRAY,
	MCSC_R_YUV_HWFC_CURR_REGION,
	MCSC_R_YUV_HWFC_CONFIG_IMAGE_A,
	MCSC_R_YUV_HWFC_TOTAL_IMAGE_BYTE0_A,
	MCSC_R_YUV_HWFC_TOTAL_WIDTH_BYTE0_A,
	MCSC_R_YUV_HWFC_TOTAL_IMAGE_BYTE1_A,
	MCSC_R_YUV_HWFC_TOTAL_WIDTH_BYTE1_A,
	MCSC_R_YUV_HWFC_TOTAL_IMAGE_BYTE2_A,
	MCSC_R_YUV_HWFC_TOTAL_WIDTH_BYTE2_A,
	MCSC_R_YUV_HWFC_CONFIG_IMAGE_B,
	MCSC_R_YUV_HWFC_TOTAL_IMAGE_BYTE0_B,
	MCSC_R_YUV_HWFC_TOTAL_WIDTH_BYTE0_B,
	MCSC_R_YUV_HWFC_TOTAL_IMAGE_BYTE1_B,
	MCSC_R_YUV_HWFC_TOTAL_WIDTH_BYTE1_B,
	MCSC_R_YUV_HWFC_TOTAL_IMAGE_BYTE2_B,
	MCSC_R_YUV_HWFC_TOTAL_WIDTH_BYTE2_B,
	MCSC_R_YUV_HWFC_FRAME_START_SELECT,
	MCSC_R_YUV_HWFC_INDEX_RESET,
	MCSC_R_YUV_HWFC_ENABLE_AUTO_CLEAR,
	MCSC_R_YUV_HWFC_CORE_RESET_INPUT_SEL,
	MCSC_R_YUV_HWFC_MASTER_SEL,
	MCSC_R_DBG_SC_0,
	MCSC_R_DBG_SC_1,
	MCSC_R_DBG_SC_2,
	MCSC_R_DBG_SC_3,
	MCSC_R_DBG_SC_4,
	MCSC_R_DBG_SC_5,
	MCSC_R_DBG_SC_6,
	MCSC_R_DBG_SC_7,
	MCSC_R_DBG_SC_8,
	MCSC_R_DBG_SC_9,
	MCSC_R_DBG_SC_10,
	MCSC_R_DBG_SC_11,
	MCSC_R_DBG_SC_12,
	MCSC_R_DBG_SC_13,
	MCSC_R_DBG_SC_14,
	MCSC_R_DBG_SC_15,
	MCSC_R_DBG_SC_16,
	MCSC_R_DBG_SC_17,
	MCSC_R_DBG_SC_18,
	MCSC_R_DBG_SC_19,
	MCSC_R_DBG_SC_20,
	MCSC_R_DBG_SC_21,
	MCSC_R_DBG_SC_22,
	MCSC_R_DBG_SC_23,
	MCSC_R_DBG_SC_24,
	MCSC_R_DBG_SC_25,
	MCSC_R_DBG_SC_26,
	MCSC_R_DBG_SC_27,
	MCSC_R_DBG_SC_28,
	MCSC_R_DBG_SC_29,
	MCSC_R_DBG_SC_30,
	MCSC_R_DBG_SC_31,
	MCSC_R_DBG_SC_32,
	MCSC_R_DBG_SC_33,
	MCSC_R_DBG_SC_34,
	MCSC_R_CRC_RESULT_0,
	MCSC_R_CRC_RESULT_1,
	MCSC_R_CRC_RESULT_2,
	MCSC_R_CRC_RESULT_3,
	MCSC_R_CRC_RESULT_4,
	MCSC_R_CRC_RESULT_5,
	MCSC_R_CRC_RESULT_6,
	MCSC_R_CRC_RESULT_7,
	MCSC_R_CRC_RESULT_8,
	MCSC_R_CRC_RESULT_9,
	MCSC_R_CRC_RESULT_10,
	MCSC_R_CRC_RESULT_11,
	MCSC_R_CRC_RESULT_12,
	MCSC_R_CRC_RESULT_13,
	MCSC_R_CRC_RESULT_14,
	MCSC_R_CRC_RESULT_15,
	MCSC_R_CRC_RESULT_16,
	MCSC_REG_CNT
};

enum is_mcsc_field_name {
	MCSC_F_CMDQ_ENABLE,
	MCSC_F_CMDQ_STOP_CRPT_ENABLE,
	MCSC_F_SW_RESET,
	MCSC_F_SW_CORE_RESET,
	MCSC_F_SW_APB_RESET,
	MCSC_F_TRANS_STOP_REQ,
	MCSC_F_TRANS_STOP_REQ_RDY,
	MCSC_F_IP_CLOCK_DOWN_MODE,
	MCSC_F_IP_PROCESSING,
	MCSC_F_FORCE_INTERNAL_CLOCK,
	MCSC_F_DEBUG_CLOCK_ENABLE,
	MCSC_F_IP_POST_FRAME_GAP,
	MCSC_F_IP_DRCG_ENABLE,
	MCSC_F_AUTO_IGNORE_INTERRUPT_ENABLE,
	MCSC_F_AUTO_IGNORE_PREADY_ENABLE,
	MCSC_F_IP_USE_SW_FINISH_COND,
	MCSC_F_SW_FINISH_COND_ENABLE,
	MCSC_F_IP_CORRUPTED_COND_ENABLE,
	MCSC_F_IP_USE_OTF_IN_FOR_PATH_0,
	MCSC_F_IP_USE_OTF_IN_FOR_PATH_1,
	MCSC_F_IP_USE_OTF_OUT_FOR_PATH_0,
	MCSC_F_IP_USE_OTF_OUT_FOR_PATH_1,
	MCSC_F_IP_USE_CINFIFO_NEW_FRAME_IN,
	MCSC_F_IP_USE_EXT_MEM_ENABLE,
	MCSC_F_YUV_IN_IMG_SZ_WIDTH,
	MCSC_F_YUV_IN_IMG_SZ_HEIGHT,
	MCSC_F_YUV_SBWC_ENC_CR_FIRST_WDMA_0,
	MCSC_F_YUV_SBWC_ENC_CR_FIRST_WDMA_1,
	MCSC_F_YUV_FRO_ENABLE,
	MCSC_F_YUV_INPUT_MONO_EN,
	MCSC_F_YUV_CRC_SEED,
	MCSC_F_YUV_CRC_EN,
	MCSC_F_YUV_MAIN_CTRL_STALL_THROTTLE_EN,
	MCSC_F_YUV_MCSC_VERSION,
	MCSC_F_YUV_MAIN_CTRL_DJAG_SC_HBI,
	MCSC_F_YUV_MAIN_CTRL_VSSR_ENABLE,
	MCSC_F_CMDQ_QUE_CMD_BASE_ADDR,
	MCSC_F_CMDQ_QUE_CMD_HEADER_NUM,
	MCSC_F_CMDQ_QUE_CMD_SETTING_MODE,
	MCSC_F_CMDQ_QUE_CMD_HOLD_MODE,
	MCSC_F_CMDQ_QUE_CMD_FRAME_ID,
	MCSC_F_CMDQ_QUE_CMD_INT_GROUP_ENABLE,
	MCSC_F_CMDQ_QUE_CMD_FRO_INDEX,
	MCSC_F_CMDQ_ADD_TO_QUEUE_0,
	MCSC_F_CMDQ_ADD_TO_QUEUE_1,
	MCSC_F_CMDQ_ADD_TO_QUEUE_URGENT,
	MCSC_F_CMDQ_LOCK,
	MCSC_F_CMDQ_RELOAD_LOCK,
	MCSC_F_CMDQ_TIME_SLICE_SEQUENCE,
	MCSC_F_CMDQ_TS_SEQ_END_POINT,
	MCSC_F_CMDQ_TS_SEQ_COUNT_RESET,
	MCSC_F_CMDQ_CTRL_SETSEL_EN,
	MCSC_F_CMDQ_SETSEL,
	MCSC_F_CMDQ_PUSH_BACK_TO_QUEUE,
	MCSC_F_CMDQ_PUSH_BACK_QUE_ID,
	MCSC_F_CMDQ_FLUSH_QUEUE_0,
	MCSC_F_CMDQ_FLUSH_QUEUE_1,
	MCSC_F_CMDQ_FLUSH_QUEUE_URGENT,
	MCSC_F_CMDQ_SWAP_QUEUE_0_TRIG,
	MCSC_F_CMDQ_SWAP_QUEUE_0_POS_A,
	MCSC_F_CMDQ_SWAP_QUEUE_0_POS_B,
	MCSC_F_CMDQ_SWAP_QUEUE_1_TRIG,
	MCSC_F_CMDQ_SWAP_QUEUE_1_POS_A,
	MCSC_F_CMDQ_SWAP_QUEUE_1_POS_B,
	MCSC_F_CMDQ_SWAP_QUEUE_URGENT_TRIG,
	MCSC_F_CMDQ_SWAP_QUEUE_URGENT_POS_A,
	MCSC_F_CMDQ_SWAP_QUEUE_URGENT_POS_B,
	MCSC_F_CMDQ_ROTATE_QUEUE_0_TRIG,
	MCSC_F_CMDQ_ROTATE_QUEUE_0_POS_S,
	MCSC_F_CMDQ_ROTATE_QUEUE_0_POS_E,
	MCSC_F_CMDQ_ROTATE_QUEUE_1_TRIG,
	MCSC_F_CMDQ_ROTATE_QUEUE_1_POS_S,
	MCSC_F_CMDQ_ROTATE_QUEUE_1_POS_E,
	MCSC_F_CMDQ_ROTATE_QUEUE_URGENT_TRIG,
	MCSC_F_CMDQ_ROTATE_QUEUE_URGENT_POS_S,
	MCSC_F_CMDQ_ROTATE_QUEUE_URGENT_POS_E,
	MCSC_F_CMDQ_HM_QUEUE_0_TRIG,
	MCSC_F_CMDQ_HM_QUEUE_0,
	MCSC_F_CMDQ_HM_FRAME_ID_QUEUE_0,
	MCSC_F_CMDQ_HM_QUEUE_1_TRIG,
	MCSC_F_CMDQ_HM_QUEUE_1,
	MCSC_F_CMDQ_HM_FRAME_ID_QUEUE_1,
	MCSC_F_CMDQ_HM_QUEUE_URGENT_TRIG,
	MCSC_F_CMDQ_HM_QUEUE_URGENT,
	MCSC_F_CMDQ_HM_FRAME_ID_QUEUE_URGENT,
	MCSC_F_CMDQ_TIME_SLICE_COUNTER,
	MCSC_F_CMDQ_TIME_SLICE_CURR,
	MCSC_F_CMDQ_TIME_SLICE_NEXT,
	MCSC_F_CMDQ_CHARGED_FRAME_ID,
	MCSC_F_CMDQ_CHARGED_FOR_NEXT_FRAME,
	MCSC_F_CMDQ_VHD_VBLANK_QRUN_ENABLE,
	MCSC_F_CMDQ_VHD_STALL_ON_QSTOP_ENABLE,
	MCSC_F_CMDQ_FRAME_COUNTER_INC_TYPE,
	MCSC_F_CMDQ_FRAME_COUNTER_RESET,
	MCSC_F_CMDQ_FRAME_COUNTER,
	MCSC_F_CMDQ_PRE_FRAME_ID,
	MCSC_F_CMDQ_CURRENT_FRAME_ID,
	MCSC_F_CMDQ_QUEUE_0_FULLNESS,
	MCSC_F_CMDQ_QUEUE_0_WPTR,
	MCSC_F_CMDQ_QUEUE_0_RPTR,
	MCSC_F_CMDQ_QUEUE_0_RPTR_FOR_DEBUG,
	MCSC_F_CMDQ_DEBUG_QUE_0_CMD_H,
	MCSC_F_CMDQ_DEBUG_QUE_0_CMD_M,
	MCSC_F_CMDQ_DEBUG_QUE_0_CMD_L,
	MCSC_F_CMDQ_QUEUE_1_FULLNESS,
	MCSC_F_CMDQ_QUEUE_1_WPTR,
	MCSC_F_CMDQ_QUEUE_1_RPTR,
	MCSC_F_CMDQ_QUEUE_1_RPTR_FOR_DEBUG,
	MCSC_F_CMDQ_DEBUG_QUE_1_CMD_H,
	MCSC_F_CMDQ_DEBUG_QUE_1_CMD_M,
	MCSC_F_CMDQ_DEBUG_QUE_1_CMD_L,
	MCSC_F_CMDQ_QUEUE_URGENT_FULLNESS,
	MCSC_F_CMDQ_QUEUE_URGENT_WPTR,
	MCSC_F_CMDQ_QUEUE_URGENT_RPTR,
	MCSC_F_CMDQ_QUEUE_URGENT_RPTR_FOR_DEBUG,
	MCSC_F_CMDQ_DEBUG_QUE_URGENT_CMD_H,
	MCSC_F_CMDQ_DEBUG_QUE_URGENT_CMD_M,
	MCSC_F_CMDQ_DEBUG_QUE_URGENT_CMD_L,
	MCSC_F_CMDQ_DEBUG_PROCESS,
	MCSC_F_CMDQ_DEBUG_HOLD,
	MCSC_F_CMDQ_DEBUG_PERIOD,
	MCSC_F_CMDQ_DEBUG_QUEUE_ID,
	MCSC_F_CMDQ_INT,
	MCSC_F_CMDQ_INT_ENABLE,
	MCSC_F_CMDQ_INT_STATUS,
	MCSC_F_CMDQ_INT_CLEAR,
	MCSC_F_C_LOADER_ENABLE,
	MCSC_F_C_LOADER_RESET,
	MCSC_F_C_LOADER_FAST_MODE,
	MCSC_F_C_LOADER_REMAP_TO_SHADOW_EN,
	MCSC_F_C_LOADER_REMAP_TO_DIRECT_EN,
	MCSC_F_C_LOADER_REMAP_SETSEL_EN,
	MCSC_F_C_LOADER_ACCESS_INTERVAL,
	MCSC_F_C_LOADER_REMAP_00_SETA_ADDR,
	MCSC_F_C_LOADER_REMAP_00_SETB_ADDR,
	MCSC_F_C_LOADER_REMAP_01_SETA_ADDR,
	MCSC_F_C_LOADER_REMAP_01_SETB_ADDR,
	MCSC_F_C_LOADER_REMAP_02_SETA_ADDR,
	MCSC_F_C_LOADER_REMAP_02_SETB_ADDR,
	MCSC_F_C_LOADER_REMAP_03_SETA_ADDR,
	MCSC_F_C_LOADER_REMAP_03_SETB_ADDR,
	MCSC_F_C_LOADER_REMAP_04_SETA_ADDR,
	MCSC_F_C_LOADER_REMAP_04_SETB_ADDR,
	MCSC_F_C_LOADER_REMAP_05_SETA_ADDR,
	MCSC_F_C_LOADER_REMAP_05_SETB_ADDR,
	MCSC_F_C_LOADER_REMAP_06_SETA_ADDR,
	MCSC_F_C_LOADER_REMAP_06_SETB_ADDR,
	MCSC_F_C_LOADER_REMAP_07_SETA_ADDR,
	MCSC_F_C_LOADER_REMAP_07_SETB_ADDR,
	MCSC_F_C_LOADER_BUSY,
	MCSC_F_C_LOADER_NUM_OF_HEADER_TO_REQ,
	MCSC_F_C_LOADER_NUM_OF_HEADER_REQED,
	MCSC_F_C_LOADER_NUM_OF_HEADER_APBED,
	MCSC_F_C_LOADER_NUM_OF_HEADER_SKIPED,
	MCSC_F_COREX_ENABLE,
	MCSC_F_COREX_RESET,
	MCSC_F_COREX_FAST_MODE,
	MCSC_F_COREX_UPDATE_TYPE_0,
	MCSC_F_COREX_UPDATE_TYPE_1,
	MCSC_F_COREX_UPDATE_MODE_0,
	MCSC_F_COREX_UPDATE_MODE_1,
	MCSC_F_COREX_START_0,
	MCSC_F_COREX_START_1,
	MCSC_F_COREX_COPY_FROM_IP_0,
	MCSC_F_COREX_COPY_FROM_IP_1,
	MCSC_F_COREX_BUSY_0,
	MCSC_F_COREX_IP_SET_0,
	MCSC_F_COREX_BUSY_1,
	MCSC_F_COREX_IP_SET_1,
	MCSC_F_COREX_PRE_ADDR_CONFIG,
	MCSC_F_COREX_PRE_DATA_CONFIG,
	MCSC_F_COREX_POST_ADDR_CONFIG,
	MCSC_F_COREX_POST_DATA_CONFIG,
	MCSC_F_COREX_PRE_CONFIG_EN,
	MCSC_F_COREX_POST_CONFIG_EN,
	MCSC_F_COREX_TYPE_WRITE,
	MCSC_F_COREX_TYPE_WRITE_TRIGGER,
	MCSC_F_COREX_TYPE_READ,
	MCSC_F_COREX_TYPE_READ_OFFSET,
	MCSC_F_COREX_INT,
	MCSC_F_COREX_INT_STATUS,
	MCSC_F_COREX_INT_CLEAR,
	MCSC_F_COREX_INT_ENABLE,
	MCSC_F_INT_REQ_INT0,
	MCSC_F_INT_REQ_INT0_ENABLE,
	MCSC_F_INT_REQ_INT0_STATUS,
	MCSC_F_INT_REQ_INT0_CLEAR,
	MCSC_F_INT_REQ_INT1,
	MCSC_F_INT_REQ_INT1_ENABLE,
	MCSC_F_INT_REQ_INT1_STATUS,
	MCSC_F_INT_REQ_INT1_CLEAR,
	MCSC_F_INT_HIST_CURINT0,
	MCSC_F_INT_HIST_CURINT0_ENABLE,
	MCSC_F_INT_HIST_CURINT0_STATUS,
	MCSC_F_INT_HIST_CURINT1,
	MCSC_F_INT_HIST_CURINT1_ENABLE,
	MCSC_F_INT_HIST_CURINT1_STATUS,
	MCSC_F_INT_HIST_00_FRAME_ID,
	MCSC_F_INT_HIST_00_INT0,
	MCSC_F_INT_HIST_00_INT1,
	MCSC_F_INT_HIST_01_FRAME_ID,
	MCSC_F_INT_HIST_01_INT0,
	MCSC_F_INT_HIST_01_INT1,
	MCSC_F_INT_HIST_02_FRAME_ID,
	MCSC_F_INT_HIST_02_INT0,
	MCSC_F_INT_HIST_02_INT1,
	MCSC_F_INT_HIST_03_FRAME_ID,
	MCSC_F_INT_HIST_03_INT0,
	MCSC_F_INT_HIST_03_INT1,
	MCSC_F_INT_HIST_04_FRAME_ID,
	MCSC_F_INT_HIST_04_INT0,
	MCSC_F_INT_HIST_04_INT1,
	MCSC_F_INT_HIST_05_FRAME_ID,
	MCSC_F_INT_HIST_05_INT0,
	MCSC_F_INT_HIST_05_INT1,
	MCSC_F_INT_HIST_06_FRAME_ID,
	MCSC_F_INT_HIST_06_INT0,
	MCSC_F_INT_HIST_06_INT1,
	MCSC_F_INT_HIST_07_FRAME_ID,
	MCSC_F_INT_HIST_07_INT0,
	MCSC_F_INT_HIST_07_INT1,
	MCSC_F_SECU_CTRL_SEQID,
	MCSC_F_SECU_CTRL_TZINFO_SEQID_0,
	MCSC_F_SECU_CTRL_TZINFO_SEQID_1,
	MCSC_F_SECU_CTRL_TZINFO_SEQID_2,
	MCSC_F_SECU_CTRL_TZINFO_SEQID_3,
	MCSC_F_SECU_CTRL_TZINFO_SEQID_4,
	MCSC_F_SECU_CTRL_TZINFO_SEQID_5,
	MCSC_F_SECU_CTRL_TZINFO_SEQID_6,
	MCSC_F_SECU_CTRL_TZINFO_SEQID_7,
	MCSC_F_SECU_OTF_SEQ_ID_PROT_ENABLE,
	MCSC_F_PERF_MONITOR_ENABLE,
	MCSC_F_PERF_MONITOR_CLEAR,
	MCSC_F_PERF_MONITOR_INT_USER_SEL,
	MCSC_F_PERF_MONITOR_INT_START,
	MCSC_F_PERF_MONITOR_INT_END,
	MCSC_F_PERF_MONITOR_INT_USER,
	MCSC_F_PERF_MONITOR_PROCESS_PRE_CONFIG,
	MCSC_F_PERF_MONITOR_PROCESS_FRAME,
	MCSC_F_IP_MICRO,
	MCSC_F_IP_MINOR,
	MCSC_F_IP_MAJOR,
	MCSC_F_CTRL_MICRO,
	MCSC_F_CTRL_MINOR,
	MCSC_F_CTRL_MAJOR,
	MCSC_F_QCH_STATUS,
	MCSC_F_IDLENESS_STATUS,
	MCSC_F_CHAIN_IDLENESS_STATUS,
	MCSC_F_IP_BUSY_MONITOR_0,
	MCSC_F_IP_BUSY_MONITOR_1,
	MCSC_F_IP_BUSY_MONITOR_2,
	MCSC_F_IP_BUSY_MONITOR_3,
	MCSC_F_IP_STALL_OUT_STATUS_0,
	MCSC_F_IP_STALL_OUT_STATUS_1,
	MCSC_F_IP_STALL_OUT_STATUS_2,
	MCSC_F_IP_STALL_OUT_STATUS_3,
	MCSC_F_STOPEN_CRC_STOP_VALID_COUNT,
	MCSC_F_IP_ROL_RESET,
	MCSC_F_IP_ROL_MODE,
	MCSC_F_IP_ROL_SELECT,
	MCSC_F_IP_INT_SRC_SEL,
	MCSC_F_IP_INT_COL_EN,
	MCSC_F_IP_INT_ROW_EN,
	MCSC_F_IP_INT_COL_POS,
	MCSC_F_IP_INT_ROW_POS,
	MCSC_F_FREEZE_SRC_SEL,
	MCSC_F_FREEZE_EN,
	MCSC_F_FREEZE_COL_POS,
	MCSC_F_FREEZE_ROW_POS,
	MCSC_F_FREEZE_CORRUPTED_ENABLE,
	MCSC_F_YUV_CINFIFO_ENABLE,
	MCSC_F_YUV_CINFIFO_STALL_BEFORE_FRAME_START_EN,
	MCSC_F_YUV_CINFIFO_AUTO_RECOVERY_EN,
	MCSC_F_YUV_CINFIFO_ROL_EN,
	MCSC_F_YUV_CINFIFO_ROL_RESET_ON_FRAME_START,
	MCSC_F_YUV_CINFIFO_DEBUG_EN,
	MCSC_F_YUV_CINFIFO_STRGEN_MODE_EN,
	MCSC_F_YUV_CINFIFO_STRGEN_MODE_DATA_TYPE,
	MCSC_F_YUV_CINFIFO_STRGEN_MODE_DATA,
	MCSC_F_YUV_CINFIFO_STALL_THROTTLE_EN,
	MCSC_F_YUV_CINFIFO_INTERVAL_VBLANK,
	MCSC_F_YUV_CINFIFO_INTERVAL_HBLANK,
	MCSC_F_YUV_CINFIFO_INTERVAL_PIXEL,
	MCSC_F_YUV_CINFIFO_OP_STATE_MONITOR,
	MCSC_F_YUV_CINFIFO_ERROR_STATE_MONITOR,
	MCSC_F_YUV_CINFIFO_COL_CNT,
	MCSC_F_YUV_CINFIFO_ROW_CNT,
	MCSC_F_YUV_CINFIFO_STALL_CNT,
	MCSC_F_YUV_CINFIFO_FIFO_FULLNESS,
	MCSC_F_YUV_CINFIFO_CRC_SEED,
	MCSC_F_YUV_CINFIFO_CRC_RESULT,
	MCSC_F_STAT_RDMACL_EN,
	MCSC_F_STAT_RDMACL_CLK_ALWAYS_ON_EN,
	MCSC_F_STAT_RDMACL_SBWC_EN,
	MCSC_F_STAT_RDMACL_AFBC_EN,
	MCSC_F_STAT_RDMACL_SBWC_64B_ALIGN,
	MCSC_F_STAT_RDMACL_SBWC_TERACELL_ENABLE,
	MCSC_F_STAT_RDMACL_DATA_FORMAT_BAYER,
	MCSC_F_STAT_RDMACL_DATA_FORMAT_YUV,
	MCSC_F_STAT_RDMACL_DATA_FORMAT_RGB,
	MCSC_F_STAT_RDMACL_DATA_FORMAT_MSBALIGN,
	MCSC_F_STAT_RDMACL_DATA_FORMAT_MSBALIGN_UNSIGN,
	MCSC_F_STAT_RDMACL_DATA_FORMAT_BIT_CROP_OFF,
	MCSC_F_STAT_RDMACL_MONO_MODE,
	MCSC_F_STAT_RDMACL_WIDTH,
	MCSC_F_STAT_RDMACL_HEIGHT,
	MCSC_F_STAT_RDMACL_STRIDE_1P,
	MCSC_F_STAT_RDMACL_MAX_MO,
	MCSC_F_STAT_RDMACL_MAX_MO_RSVD,
	MCSC_F_STAT_RDMACL_LINE_GAP,
	MCSC_F_STAT_RDMACL_MAX_BL,
	MCSC_F_STAT_RDMACL_BUSINFO,
	MCSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_0,
	MCSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_1,
	MCSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_2,
	MCSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_3,
	MCSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_4,
	MCSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_5,
	MCSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_6,
	MCSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_7,
	MCSC_F_STAT_RDMACL_IMG_CRC_1P,
	MCSC_F_STAT_RDMACL_MON_STATUS_0,
	MCSC_F_STAT_RDMACL_MON_STATUS_1,
	MCSC_F_STAT_RDMACL_MON_STATUS_2,
	MCSC_F_STAT_RDMACL_MON_STATUS_3,
	MCSC_F_STAT_RDMAHF_EN,
	MCSC_F_STAT_RDMAHF_CLK_ALWAYS_ON_EN,
	MCSC_F_STAT_RDMAHF_SBWC_EN,
	MCSC_F_STAT_RDMAHF_AFBC_EN,
	MCSC_F_STAT_RDMAHF_SBWC_64B_ALIGN,
	MCSC_F_STAT_RDMAHF_SBWC_TERACELL_ENABLE,
	MCSC_F_STAT_RDMAHF_COMP_ERROR_MODE,
	MCSC_F_STAT_RDMAHF_COMP_ERROR_VALUE,
	MCSC_F_STAT_RDMAHF_DATA_FORMAT_BAYER,
	MCSC_F_STAT_RDMAHF_DATA_FORMAT_YUV,
	MCSC_F_STAT_RDMAHF_DATA_FORMAT_RGB,
	MCSC_F_STAT_RDMAHF_DATA_FORMAT_MSBALIGN,
	MCSC_F_STAT_RDMAHF_DATA_FORMAT_MSBALIGN_UNSIGN,
	MCSC_F_STAT_RDMAHF_DATA_FORMAT_BIT_CROP_OFF,
	MCSC_F_STAT_RDMAHF_MONO_MODE,
	MCSC_F_STAT_RDMAHF_COMP_LOSSY_BYTE32NUM,
	MCSC_F_STAT_RDMAHF_WIDTH,
	MCSC_F_STAT_RDMAHF_HEIGHT,
	MCSC_F_STAT_RDMAHF_STRIDE_1P,
	MCSC_F_STAT_RDMAHF_STRIDE_HEADER_1P,
	MCSC_F_STAT_RDMAHF_VOTF_EN,
	MCSC_F_STAT_RDMAHF_VOTF_TYPE,
	MCSC_F_STAT_RDMAHF_VOTF_STALL_LINE_BUFFER,
	MCSC_F_STAT_RDMAHF_MAX_MO,
	MCSC_F_STAT_RDMAHF_MAX_MO_RSVD,
	MCSC_F_STAT_RDMAHF_LINE_GAP,
	MCSC_F_STAT_RDMAHF_MAX_BL,
	MCSC_F_STAT_RDMAHF_BUSINFO,
	MCSC_F_STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_0,
	MCSC_F_STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_1,
	MCSC_F_STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_2,
	MCSC_F_STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_3,
	MCSC_F_STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_4,
	MCSC_F_STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_5,
	MCSC_F_STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_6,
	MCSC_F_STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_7,
	MCSC_F_STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_0,
	MCSC_F_STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_1,
	MCSC_F_STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_2,
	MCSC_F_STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_3,
	MCSC_F_STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_4,
	MCSC_F_STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_5,
	MCSC_F_STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_6,
	MCSC_F_STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_7,
	MCSC_F_STAT_RDMAHF_IMG_CRC_1P,
	MCSC_F_STAT_RDMAHF_HEADER_CRC_1P,
	MCSC_F_STAT_RDMAHF_MON_STATUS_0,
	MCSC_F_STAT_RDMAHF_MON_STATUS_1,
	MCSC_F_STAT_RDMAHF_MON_STATUS_2,
	MCSC_F_STAT_RDMAHF_MON_STATUS_3,
	MCSC_F_YUV_WDMASC_W0_EN,
	MCSC_F_YUV_WDMASC_W0_CLK_ALWAYS_ON_EN,
	MCSC_F_YUV_WDMASC_W0_SBWC_EN,
	MCSC_F_YUV_WDMASC_W0_AFBC_EN,
	MCSC_F_YUV_WDMASC_W0_SBWC_64B_ALIGN,
	MCSC_F_YUV_WDMASC_W0_SBWC_TERACELL_ENABLE,
	MCSC_F_YUV_WDMASC_W0_SBWC_64B_ZERO_PAD_EN,
	MCSC_F_YUV_WDMASC_W0_DATA_FORMAT_RSVD_0,
	MCSC_F_YUV_WDMASC_W0_DATA_FORMAT_YUV,
	MCSC_F_YUV_WDMASC_W0_DATA_FORMAT_RGB,
	MCSC_F_YUV_WDMASC_W0_DATA_FORMAT_RSVD_2,
	MCSC_F_YUV_WDMASC_W0_DATA_FORMAT_RSVD_3,
	MCSC_F_YUV_WDMASC_W0_DATA_FORMAT_TYPE,
	MCSC_F_YUV_WDMASC_W0_MONO_EN,
	MCSC_F_YUV_WDMASC_W0_COMP_LOSSY_BYTE32NUM,
	MCSC_F_YUV_WDMASC_W0_WIDTH,
	MCSC_F_YUV_WDMASC_W0_HEIGHT,
	MCSC_F_YUV_WDMASC_W0_STRIDE_1P,
	MCSC_F_YUV_WDMASC_W0_STRIDE_2P,
	MCSC_F_YUV_WDMASC_W0_STRIDE_3P,
	MCSC_F_YUV_WDMASC_W0_STRIDE_HEADER_1P,
	MCSC_F_YUV_WDMASC_W0_STRIDE_HEADER_2P,
	MCSC_F_YUV_WDMASC_W0_VOTF_EN,
	MCSC_F_YUV_WDMASC_W0_MAX_MO,
	MCSC_F_YUV_WDMASC_W0_LINE_GAP,
	MCSC_F_YUV_WDMASC_W0_MAX_BL,
	MCSC_F_YUV_WDMASC_W0_BUSINFO,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_0,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_1,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_2,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_3,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_4,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_5,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_6,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_7,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_0,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_1,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_2,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_3,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_4,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_5,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_6,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_7,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_0,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_1,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_2,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_3,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_4,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_5,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_6,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_7,
	MCSC_F_YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_0,
	MCSC_F_YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_1,
	MCSC_F_YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_2,
	MCSC_F_YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_3,
	MCSC_F_YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_4,
	MCSC_F_YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_5,
	MCSC_F_YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_6,
	MCSC_F_YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_7,
	MCSC_F_YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_0,
	MCSC_F_YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_1,
	MCSC_F_YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_2,
	MCSC_F_YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_3,
	MCSC_F_YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_4,
	MCSC_F_YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_5,
	MCSC_F_YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_6,
	MCSC_F_YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_7,
	MCSC_F_YUV_WDMASC_W0_IMG_CRC_1P,
	MCSC_F_YUV_WDMASC_W0_IMG_CRC_2P,
	MCSC_F_YUV_WDMASC_W0_IMG_CRC_3P,
	MCSC_F_YUV_WDMASC_W0_HEADER_CRC_1P,
	MCSC_F_YUV_WDMASC_W0_HEADER_CRC_2P,
	MCSC_F_YUV_WDMASC_W0_MON_STATUS_0,
	MCSC_F_YUV_WDMASC_W0_MON_STATUS_1,
	MCSC_F_YUV_WDMASC_W0_MON_STATUS_2,
	MCSC_F_YUV_WDMASC_W0_MON_STATUS_3,
	MCSC_F_YUV_WDMASC_W0_BW_LIMIT_EN,
	MCSC_F_YUV_WDMASC_W0_BW_LIMIT_FREQ_NUM_CYCLE,
	MCSC_F_YUV_WDMASC_W0_BW_LIMIT_AVG_BW,
	MCSC_F_YUV_WDMASC_W0_BW_LIMIT_SLOT_BW,
	MCSC_F_YUV_WDMASC_W0_BW_LIMIT_COMPENSATION_PERIOD,
	MCSC_F_YUV_WDMASC_W0_BW_LIMIT_COMPENSATION_BW,
	MCSC_F_YUV_WDMASC_W0_FLIP_CONTROL,
	MCSC_F_YUV_WDMASC_W0_RGB_ALPHA,
	MCSC_F_YUV_WDMASC_W1_EN,
	MCSC_F_YUV_WDMASC_W1_CLK_ALWAYS_ON_EN,
	MCSC_F_YUV_WDMASC_W1_SBWC_EN,
	MCSC_F_YUV_WDMASC_W1_AFBC_EN,
	MCSC_F_YUV_WDMASC_W1_SBWC_64B_ALIGN,
	MCSC_F_YUV_WDMASC_W1_SBWC_TERACELL_ENABLE,
	MCSC_F_YUV_WDMASC_W1_SBWC_64B_ZERO_PAD_EN,
	MCSC_F_YUV_WDMASC_W1_DATA_FORMAT_RSVD_0,
	MCSC_F_YUV_WDMASC_W1_DATA_FORMAT_YUV,
	MCSC_F_YUV_WDMASC_W1_DATA_FORMAT_RGB,
	MCSC_F_YUV_WDMASC_W1_DATA_FORMAT_RSVD_2,
	MCSC_F_YUV_WDMASC_W1_DATA_FORMAT_RSVD_3,
	MCSC_F_YUV_WDMASC_W1_DATA_FORMAT_TYPE,
	MCSC_F_YUV_WDMASC_W1_MONO_EN,
	MCSC_F_YUV_WDMASC_W1_COMP_LOSSY_BYTE32NUM,
	MCSC_F_YUV_WDMASC_W1_WIDTH,
	MCSC_F_YUV_WDMASC_W1_HEIGHT,
	MCSC_F_YUV_WDMASC_W1_STRIDE_1P,
	MCSC_F_YUV_WDMASC_W1_STRIDE_2P,
	MCSC_F_YUV_WDMASC_W1_STRIDE_3P,
	MCSC_F_YUV_WDMASC_W1_STRIDE_HEADER_1P,
	MCSC_F_YUV_WDMASC_W1_STRIDE_HEADER_2P,
	MCSC_F_YUV_WDMASC_W1_VOTF_EN,
	MCSC_F_YUV_WDMASC_W1_MAX_MO,
	MCSC_F_YUV_WDMASC_W1_LINE_GAP,
	MCSC_F_YUV_WDMASC_W1_MAX_BL,
	MCSC_F_YUV_WDMASC_W1_BUSINFO,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_0,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_1,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_2,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_3,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_4,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_5,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_6,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_7,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_0,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_1,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_2,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_3,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_4,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_5,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_6,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_7,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_0,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_1,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_2,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_3,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_4,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_5,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_6,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_7,
	MCSC_F_YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_0,
	MCSC_F_YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_1,
	MCSC_F_YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_2,
	MCSC_F_YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_3,
	MCSC_F_YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_4,
	MCSC_F_YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_5,
	MCSC_F_YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_6,
	MCSC_F_YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_7,
	MCSC_F_YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_0,
	MCSC_F_YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_1,
	MCSC_F_YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_2,
	MCSC_F_YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_3,
	MCSC_F_YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_4,
	MCSC_F_YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_5,
	MCSC_F_YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_6,
	MCSC_F_YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_7,
	MCSC_F_YUV_WDMASC_W1_IMG_CRC_1P,
	MCSC_F_YUV_WDMASC_W1_IMG_CRC_2P,
	MCSC_F_YUV_WDMASC_W1_IMG_CRC_3P,
	MCSC_F_YUV_WDMASC_W1_HEADER_CRC_1P,
	MCSC_F_YUV_WDMASC_W1_HEADER_CRC_2P,
	MCSC_F_YUV_WDMASC_W1_MON_STATUS_0,
	MCSC_F_YUV_WDMASC_W1_MON_STATUS_1,
	MCSC_F_YUV_WDMASC_W1_MON_STATUS_2,
	MCSC_F_YUV_WDMASC_W1_MON_STATUS_3,
	MCSC_F_YUV_WDMASC_W1_BW_LIMIT_EN,
	MCSC_F_YUV_WDMASC_W1_BW_LIMIT_FREQ_NUM_CYCLE,
	MCSC_F_YUV_WDMASC_W1_BW_LIMIT_AVG_BW,
	MCSC_F_YUV_WDMASC_W1_BW_LIMIT_SLOT_BW,
	MCSC_F_YUV_WDMASC_W1_BW_LIMIT_COMPENSATION_PERIOD,
	MCSC_F_YUV_WDMASC_W1_BW_LIMIT_COMPENSATION_BW,
	MCSC_F_YUV_WDMASC_W1_FLIP_CONTROL,
	MCSC_F_YUV_WDMASC_W1_RGB_ALPHA,
	MCSC_F_YUV_WDMASC_W2_EN,
	MCSC_F_YUV_WDMASC_W2_CLK_ALWAYS_ON_EN,
	MCSC_F_YUV_WDMASC_W2_SBWC_EN,
	MCSC_F_YUV_WDMASC_W2_AFBC_EN,
	MCSC_F_YUV_WDMASC_W2_SBWC_64B_ALIGN,
	MCSC_F_YUV_WDMASC_W2_SBWC_TERACELL_ENABLE,
	MCSC_F_YUV_WDMASC_W2_SBWC_64B_ZERO_PAD_EN,
	MCSC_F_YUV_WDMASC_W2_DATA_FORMAT_RSVD_0,
	MCSC_F_YUV_WDMASC_W2_DATA_FORMAT_YUV,
	MCSC_F_YUV_WDMASC_W2_DATA_FORMAT_RGB,
	MCSC_F_YUV_WDMASC_W2_DATA_FORMAT_RSVD_2,
	MCSC_F_YUV_WDMASC_W2_DATA_FORMAT_RSVD_3,
	MCSC_F_YUV_WDMASC_W2_DATA_FORMAT_TYPE,
	MCSC_F_YUV_WDMASC_W2_MONO_EN,
	MCSC_F_YUV_WDMASC_W2_WIDTH,
	MCSC_F_YUV_WDMASC_W2_HEIGHT,
	MCSC_F_YUV_WDMASC_W2_STRIDE_1P,
	MCSC_F_YUV_WDMASC_W2_STRIDE_2P,
	MCSC_F_YUV_WDMASC_W2_STRIDE_3P,
	MCSC_F_YUV_WDMASC_W2_VOTF_EN,
	MCSC_F_YUV_WDMASC_W2_MAX_MO,
	MCSC_F_YUV_WDMASC_W2_LINE_GAP,
	MCSC_F_YUV_WDMASC_W2_MAX_BL,
	MCSC_F_YUV_WDMASC_W2_BUSINFO,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_0,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_1,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_2,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_3,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_4,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_5,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_6,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_7,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_0,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_1,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_2,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_3,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_4,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_5,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_6,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_7,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_0,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_1,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_2,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_3,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_4,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_5,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_6,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_7,
	MCSC_F_YUV_WDMASC_W2_IMG_CRC_1P,
	MCSC_F_YUV_WDMASC_W2_IMG_CRC_2P,
	MCSC_F_YUV_WDMASC_W2_IMG_CRC_3P,
	MCSC_F_YUV_WDMASC_W2_MON_STATUS_0,
	MCSC_F_YUV_WDMASC_W2_MON_STATUS_1,
	MCSC_F_YUV_WDMASC_W2_MON_STATUS_2,
	MCSC_F_YUV_WDMASC_W2_MON_STATUS_3,
	MCSC_F_YUV_WDMASC_W2_BW_LIMIT_EN,
	MCSC_F_YUV_WDMASC_W2_BW_LIMIT_FREQ_NUM_CYCLE,
	MCSC_F_YUV_WDMASC_W2_BW_LIMIT_AVG_BW,
	MCSC_F_YUV_WDMASC_W2_BW_LIMIT_SLOT_BW,
	MCSC_F_YUV_WDMASC_W2_BW_LIMIT_COMPENSATION_PERIOD,
	MCSC_F_YUV_WDMASC_W2_BW_LIMIT_COMPENSATION_BW,
	MCSC_F_YUV_WDMASC_W2_FLIP_CONTROL,
	MCSC_F_YUV_WDMASC_W2_RGB_ALPHA,
	MCSC_F_YUV_WDMASC_W3_EN,
	MCSC_F_YUV_WDMASC_W3_CLK_ALWAYS_ON_EN,
	MCSC_F_YUV_WDMASC_W3_SBWC_EN,
	MCSC_F_YUV_WDMASC_W3_AFBC_EN,
	MCSC_F_YUV_WDMASC_W3_SBWC_64B_ALIGN,
	MCSC_F_YUV_WDMASC_W3_SBWC_TERACELL_ENABLE,
	MCSC_F_YUV_WDMASC_W3_SBWC_64B_ZERO_PAD_EN,
	MCSC_F_YUV_WDMASC_W3_DATA_FORMAT_RSVD_0,
	MCSC_F_YUV_WDMASC_W3_DATA_FORMAT_YUV,
	MCSC_F_YUV_WDMASC_W3_DATA_FORMAT_RGB,
	MCSC_F_YUV_WDMASC_W3_DATA_FORMAT_RSVD_2,
	MCSC_F_YUV_WDMASC_W3_DATA_FORMAT_RSVD_3,
	MCSC_F_YUV_WDMASC_W3_DATA_FORMAT_TYPE,
	MCSC_F_YUV_WDMASC_W3_MONO_EN,
	MCSC_F_YUV_WDMASC_W3_WIDTH,
	MCSC_F_YUV_WDMASC_W3_HEIGHT,
	MCSC_F_YUV_WDMASC_W3_STRIDE_1P,
	MCSC_F_YUV_WDMASC_W3_STRIDE_2P,
	MCSC_F_YUV_WDMASC_W3_STRIDE_3P,
	MCSC_F_YUV_WDMASC_W3_VOTF_EN,
	MCSC_F_YUV_WDMASC_W3_MAX_MO,
	MCSC_F_YUV_WDMASC_W3_LINE_GAP,
	MCSC_F_YUV_WDMASC_W3_MAX_BL,
	MCSC_F_YUV_WDMASC_W3_BUSINFO,
	MCSC_F_YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_0,
	MCSC_F_YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_1,
	MCSC_F_YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_2,
	MCSC_F_YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_3,
	MCSC_F_YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_4,
	MCSC_F_YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_5,
	MCSC_F_YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_6,
	MCSC_F_YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_7,
	MCSC_F_YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_0,
	MCSC_F_YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_1,
	MCSC_F_YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_2,
	MCSC_F_YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_3,
	MCSC_F_YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_4,
	MCSC_F_YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_5,
	MCSC_F_YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_6,
	MCSC_F_YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_7,
	MCSC_F_YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_0,
	MCSC_F_YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_1,
	MCSC_F_YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_2,
	MCSC_F_YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_3,
	MCSC_F_YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_4,
	MCSC_F_YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_5,
	MCSC_F_YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_6,
	MCSC_F_YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_7,
	MCSC_F_YUV_WDMASC_W3_IMG_CRC_1P,
	MCSC_F_YUV_WDMASC_W3_IMG_CRC_2P,
	MCSC_F_YUV_WDMASC_W3_IMG_CRC_3P,
	MCSC_F_YUV_WDMASC_W3_MON_STATUS_0,
	MCSC_F_YUV_WDMASC_W3_MON_STATUS_1,
	MCSC_F_YUV_WDMASC_W3_MON_STATUS_2,
	MCSC_F_YUV_WDMASC_W3_MON_STATUS_3,
	MCSC_F_YUV_WDMASC_W3_BW_LIMIT_EN,
	MCSC_F_YUV_WDMASC_W3_BW_LIMIT_FREQ_NUM_CYCLE,
	MCSC_F_YUV_WDMASC_W3_BW_LIMIT_AVG_BW,
	MCSC_F_YUV_WDMASC_W3_BW_LIMIT_SLOT_BW,
	MCSC_F_YUV_WDMASC_W3_BW_LIMIT_COMPENSATION_PERIOD,
	MCSC_F_YUV_WDMASC_W3_BW_LIMIT_COMPENSATION_BW,
	MCSC_F_YUV_WDMASC_W3_FLIP_CONTROL,
	MCSC_F_YUV_WDMASC_W3_RGB_ALPHA,
	MCSC_F_YUV_WDMASC_W4_EN,
	MCSC_F_YUV_WDMASC_W4_CLK_ALWAYS_ON_EN,
	MCSC_F_YUV_WDMASC_W4_SBWC_EN,
	MCSC_F_YUV_WDMASC_W4_AFBC_EN,
	MCSC_F_YUV_WDMASC_W4_SBWC_64B_ALIGN,
	MCSC_F_YUV_WDMASC_W4_SBWC_TERACELL_ENABLE,
	MCSC_F_YUV_WDMASC_W4_SBWC_64B_ZERO_PAD_EN,
	MCSC_F_YUV_WDMASC_W4_DATA_FORMAT_RSVD_0,
	MCSC_F_YUV_WDMASC_W4_DATA_FORMAT_YUV,
	MCSC_F_YUV_WDMASC_W4_DATA_FORMAT_RGB,
	MCSC_F_YUV_WDMASC_W4_DATA_FORMAT_RSVD_2,
	MCSC_F_YUV_WDMASC_W4_DATA_FORMAT_RSVD_3,
	MCSC_F_YUV_WDMASC_W4_DATA_FORMAT_TYPE,
	MCSC_F_YUV_WDMASC_W4_MONO_EN,
	MCSC_F_YUV_WDMASC_W4_WIDTH,
	MCSC_F_YUV_WDMASC_W4_HEIGHT,
	MCSC_F_YUV_WDMASC_W4_STRIDE_1P,
	MCSC_F_YUV_WDMASC_W4_STRIDE_2P,
	MCSC_F_YUV_WDMASC_W4_STRIDE_3P,
	MCSC_F_YUV_WDMASC_W4_VOTF_EN,
	MCSC_F_YUV_WDMASC_W4_MAX_MO,
	MCSC_F_YUV_WDMASC_W4_LINE_GAP,
	MCSC_F_YUV_WDMASC_W4_MAX_BL,
	MCSC_F_YUV_WDMASC_W4_BUSINFO,
	MCSC_F_YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_0,
	MCSC_F_YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_1,
	MCSC_F_YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_2,
	MCSC_F_YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_3,
	MCSC_F_YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_4,
	MCSC_F_YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_5,
	MCSC_F_YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_6,
	MCSC_F_YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_7,
	MCSC_F_YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_0,
	MCSC_F_YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_1,
	MCSC_F_YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_2,
	MCSC_F_YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_3,
	MCSC_F_YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_4,
	MCSC_F_YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_5,
	MCSC_F_YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_6,
	MCSC_F_YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_7,
	MCSC_F_YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_0,
	MCSC_F_YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_1,
	MCSC_F_YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_2,
	MCSC_F_YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_3,
	MCSC_F_YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_4,
	MCSC_F_YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_5,
	MCSC_F_YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_6,
	MCSC_F_YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_7,
	MCSC_F_YUV_WDMASC_W4_IMG_CRC_1P,
	MCSC_F_YUV_WDMASC_W4_IMG_CRC_2P,
	MCSC_F_YUV_WDMASC_W4_IMG_CRC_3P,
	MCSC_F_YUV_WDMASC_W4_MON_STATUS_0,
	MCSC_F_YUV_WDMASC_W4_MON_STATUS_1,
	MCSC_F_YUV_WDMASC_W4_MON_STATUS_2,
	MCSC_F_YUV_WDMASC_W4_MON_STATUS_3,
	MCSC_F_YUV_WDMASC_W4_BW_LIMIT_EN,
	MCSC_F_YUV_WDMASC_W4_BW_LIMIT_FREQ_NUM_CYCLE,
	MCSC_F_YUV_WDMASC_W4_BW_LIMIT_AVG_BW,
	MCSC_F_YUV_WDMASC_W4_BW_LIMIT_SLOT_BW,
	MCSC_F_YUV_WDMASC_W4_BW_LIMIT_COMPENSATION_PERIOD,
	MCSC_F_YUV_WDMASC_W4_BW_LIMIT_COMPENSATION_BW,
	MCSC_F_YUV_WDMASC_W4_FLIP_CONTROL,
	MCSC_F_YUV_WDMASC_W4_RGB_ALPHA,
	MCSC_F_YUV_WDMASC_W0_DITHER_EN_C,
	MCSC_F_YUV_WDMASC_W0_DITHER_EN_Y,
	MCSC_F_YUV_WDMASC_W0_ROUND_EN,
	MCSC_F_YUV_WDMASC_W0_RGB_CONV444_WEIGHT,
	MCSC_F_YUV_WDMASC_W0_PER_SUB_FRAME_EN,
	MCSC_F_YUV_WDMASC_W0_COMP_SRAM_START_ADDR,
	MCSC_F_YUV_WDMASC_W1_DITHER_EN_C,
	MCSC_F_YUV_WDMASC_W1_DITHER_EN_Y,
	MCSC_F_YUV_WDMASC_W1_ROUND_EN,
	MCSC_F_YUV_WDMASC_W1_RGB_CONV444_WEIGHT,
	MCSC_F_YUV_WDMASC_W1_PER_SUB_FRAME_EN,
	MCSC_F_YUV_WDMASC_W1_COMP_SRAM_START_ADDR,
	MCSC_F_YUV_WDMASC_W2_DITHER_EN_C,
	MCSC_F_YUV_WDMASC_W2_DITHER_EN_Y,
	MCSC_F_YUV_WDMASC_W2_ROUND_EN,
	MCSC_F_YUV_WDMASC_W2_RGB_CONV444_WEIGHT,
	MCSC_F_YUV_WDMASC_W2_PER_SUB_FRAME_EN,
	MCSC_F_YUV_WDMASC_W3_DITHER_EN_C,
	MCSC_F_YUV_WDMASC_W3_DITHER_EN_Y,
	MCSC_F_YUV_WDMASC_W3_ROUND_EN,
	MCSC_F_YUV_WDMASC_W3_RGB_CONV444_WEIGHT,
	MCSC_F_YUV_WDMASC_W3_PER_SUB_FRAME_EN,
	MCSC_F_YUV_WDMASC_W4_DITHER_EN_C,
	MCSC_F_YUV_WDMASC_W4_DITHER_EN_Y,
	MCSC_F_YUV_WDMASC_W4_ROUND_EN,
	MCSC_F_YUV_WDMASC_W4_RGB_CONV444_WEIGHT,
	MCSC_F_YUV_WDMASC_W4_PER_SUB_FRAME_EN,
	MCSC_F_YUV_WDMASC_RGB_SRC_Y_OFFSET,
	MCSC_F_YUV_WDMASC_RGB_COEF_C10,
	MCSC_F_YUV_WDMASC_RGB_COEF_C00,
	MCSC_F_YUV_WDMASC_RGB_COEF_C01,
	MCSC_F_YUV_WDMASC_RGB_COEF_C20,
	MCSC_F_YUV_WDMASC_RGB_COEF_C21,
	MCSC_F_YUV_WDMASC_RGB_COEF_C11,
	MCSC_F_YUV_WDMASC_RGB_COEF_C12,
	MCSC_F_YUV_WDMASC_RGB_COEF_C02,
	MCSC_F_YUV_WDMASC_RGB_COEF_C22,
	MCSC_F_YUV_DJAG_ENABLE,
	MCSC_F_YUV_DJAG_PS_ENABLE,
	MCSC_F_YUV_DJAG_CLK_GATE_DISABLE_PS,
	MCSC_F_YUV_DJAG_CLK_GATE_DISABLE_PS_LB,
	MCSC_F_YUV_DJAG_PS_STRIP_ENABLE,
	MCSC_F_YUV_DJAG_OUT_CROP_ENABLE,
	MCSC_F_YUV_DJAG_EZPOST_ENABLE,
	MCSC_F_YUV_DJAG_INPUT_IMG_VSIZE,
	MCSC_F_YUV_DJAG_INPUT_IMG_HSIZE,
	MCSC_F_YUV_DJAG_PS_SRC_VPOS,
	MCSC_F_YUV_DJAG_PS_SRC_HPOS,
	MCSC_F_YUV_DJAG_PS_SRC_VSIZE,
	MCSC_F_YUV_DJAG_PS_SRC_HSIZE,
	MCSC_F_YUV_DJAG_PS_DST_VSIZE,
	MCSC_F_YUV_DJAG_PS_DST_HSIZE,
	MCSC_F_YUV_DJAG_PS_H_RATIO,
	MCSC_F_YUV_DJAG_PS_V_RATIO,
	MCSC_F_YUV_DJAG_PS_H_INIT_PHASE_OFFSET,
	MCSC_F_YUV_DJAG_PS_V_INIT_PHASE_OFFSET,
	MCSC_F_YUV_DJAG_PS_ROUND_MODE,
	MCSC_F_YUV_DJAG_PS_STRIP_PRE_DST_SIZE_H,
	MCSC_F_YUV_DJAG_PS_STRIP_IN_START_POS_H,
	MCSC_F_YUV_DJAG_OUT_CROP_POS_V,
	MCSC_F_YUV_DJAG_OUT_CROP_POS_H,
	MCSC_F_YUV_DJAG_OUT_CROP_SIZE_V,
	MCSC_F_YUV_DJAG_OUT_CROP_SIZE_H,
	MCSC_F_YUV_DJAG_XFILTER_DEJAGGING_WEIGHT0,
	MCSC_F_YUV_DJAG_XFILTER_DEJAGGING_WEIGHT1,
	MCSC_F_YUV_DJAG_XFILTER_HF_BOOST_WEIGHT,
	MCSC_F_YUV_DJAG_CENTER_HF_BOOST_WEIGHT,
	MCSC_F_YUV_DJAG_DIAGONAL_HF_BOOST_WEIGHT,
	MCSC_F_YUV_DJAG_CENTER_WEIGHTED_MEAN_WEIGHT,
	MCSC_F_YUV_DJAG_THRES_1X5_MATCHING_SAD,
	MCSC_F_YUV_DJAG_THRES_1X5_ABSHF,
	MCSC_F_YUV_DJAG_THRES_SHOOTING_LLCRR,
	MCSC_F_YUV_DJAG_THRES_SHOOTING_LCR,
	MCSC_F_YUV_DJAG_THRES_SHOOTING_NEIGHBOR,
	MCSC_F_YUV_DJAG_THRES_SHOOTING_UUCDD,
	MCSC_F_YUV_DJAG_THRES_SHOOTING_UCD,
	MCSC_F_YUV_DJAG_MIN_MAX_WEIGHT,
	MCSC_F_YUV_DJAG_LFSR_SEED_0,
	MCSC_F_YUV_DJAG_LFSR_SEED_1,
	MCSC_F_YUV_DJAG_LFSR_SEED_2,
	MCSC_F_YUV_DJAG_DITHER_VALUE_0,
	MCSC_F_YUV_DJAG_DITHER_VALUE_1,
	MCSC_F_YUV_DJAG_DITHER_VALUE_2,
	MCSC_F_YUV_DJAG_DITHER_VALUE_3,
	MCSC_F_YUV_DJAG_DITHER_VALUE_4,
	MCSC_F_YUV_DJAG_DITHER_VALUE_5,
	MCSC_F_YUV_DJAG_DITHER_VALUE_6,
	MCSC_F_YUV_DJAG_DITHER_VALUE_7,
	MCSC_F_YUV_DJAG_DITHER_VALUE_8,
	MCSC_F_YUV_DJAG_SAT_CTRL,
	MCSC_F_YUV_DJAG_DITHER_THRES,
	MCSC_F_YUV_DJAG_CP_HF_THRES,
	MCSC_F_YUV_DJAG_CP_ARBI_MAX_COV_OFFSET,
	MCSC_F_YUV_DJAG_CP_ARBI_MAX_COV_SHIFT,
	MCSC_F_YUV_DJAG_CP_ARBI_DENOM,
	MCSC_F_YUV_DJAG_CP_ARBI_MODE,
	MCSC_F_YUV_DJAG_DITHER_WB_THRES,
	MCSC_F_YUV_DJAG_DITHER_BLACK_LEVEL,
	MCSC_F_YUV_DJAG_DITHER_WHITE_LEVEL,
	MCSC_F_YUV_DJAG_RECOM_ENABLE_A,
	MCSC_F_YUV_DJAG_RECOM_ENABLE_B,
	MCSC_F_YUV_DJAG_RECOM_IN_CROP_ENABLE,
	MCSC_F_YUV_DJAG_RECOM_WEIGHT,
	MCSC_F_YUV_DJAG_RECOM_INPUT_IMG_VSIZE,
	MCSC_F_YUV_DJAG_RECOM_INPUT_IMG_HSIZE,
	MCSC_F_YUV_DJAG_RECOM_IN_CROP_POS_V,
	MCSC_F_YUV_DJAG_RECOM_IN_CROP_POS_H,
	MCSC_F_YUV_DJAG_RECOM_RADIAL_CENTER_Y,
	MCSC_F_YUV_DJAG_RECOM_RADIAL_CENTER_X,
	MCSC_F_YUV_DJAG_RECOM_RADIAL_BINNING_Y,
	MCSC_F_YUV_DJAG_RECOM_RADIAL_BINNING_X,
	MCSC_F_YUV_DJAG_RECOM_RADIAL_BIQUAD_FACTOR_A,
	MCSC_F_YUV_DJAG_RECOM_RADIAL_BIQUAD_FACTOR_B,
	MCSC_F_YUV_DJAG_RECOM_RADIAL_GAIN_ENABLE,
	MCSC_F_YUV_DJAG_RECOM_RADIAL_GAIN_INCREMENT,
	MCSC_F_YUV_DJAG_RECOM_RADIAL_BIQUAD_SCAL_SHIFT_ADDER,
	MCSC_F_YUV_DJAG_SC_V_COEFF_0_0,
	MCSC_F_YUV_DJAG_SC_V_COEFF_0_1,
	MCSC_F_YUV_DJAG_SC_V_COEFF_0_2,
	MCSC_F_YUV_DJAG_SC_V_COEFF_0_3,
	MCSC_F_YUV_DJAG_SC_V_COEFF_1_0,
	MCSC_F_YUV_DJAG_SC_V_COEFF_1_1,
	MCSC_F_YUV_DJAG_SC_V_COEFF_1_2,
	MCSC_F_YUV_DJAG_SC_V_COEFF_1_3,
	MCSC_F_YUV_DJAG_SC_V_COEFF_2_0,
	MCSC_F_YUV_DJAG_SC_V_COEFF_2_1,
	MCSC_F_YUV_DJAG_SC_V_COEFF_2_2,
	MCSC_F_YUV_DJAG_SC_V_COEFF_2_3,
	MCSC_F_YUV_DJAG_SC_V_COEFF_3_0,
	MCSC_F_YUV_DJAG_SC_V_COEFF_3_1,
	MCSC_F_YUV_DJAG_SC_V_COEFF_3_2,
	MCSC_F_YUV_DJAG_SC_V_COEFF_3_3,
	MCSC_F_YUV_DJAG_SC_V_COEFF_4_0,
	MCSC_F_YUV_DJAG_SC_V_COEFF_4_1,
	MCSC_F_YUV_DJAG_SC_V_COEFF_4_2,
	MCSC_F_YUV_DJAG_SC_V_COEFF_4_3,
	MCSC_F_YUV_DJAG_SC_V_COEFF_5_0,
	MCSC_F_YUV_DJAG_SC_V_COEFF_5_1,
	MCSC_F_YUV_DJAG_SC_V_COEFF_5_2,
	MCSC_F_YUV_DJAG_SC_V_COEFF_5_3,
	MCSC_F_YUV_DJAG_SC_V_COEFF_6_0,
	MCSC_F_YUV_DJAG_SC_V_COEFF_6_1,
	MCSC_F_YUV_DJAG_SC_V_COEFF_6_2,
	MCSC_F_YUV_DJAG_SC_V_COEFF_6_3,
	MCSC_F_YUV_DJAG_SC_V_COEFF_7_0,
	MCSC_F_YUV_DJAG_SC_V_COEFF_7_1,
	MCSC_F_YUV_DJAG_SC_V_COEFF_7_2,
	MCSC_F_YUV_DJAG_SC_V_COEFF_7_3,
	MCSC_F_YUV_DJAG_SC_V_COEFF_8_0,
	MCSC_F_YUV_DJAG_SC_V_COEFF_8_1,
	MCSC_F_YUV_DJAG_SC_V_COEFF_8_2,
	MCSC_F_YUV_DJAG_SC_V_COEFF_8_3,
	MCSC_F_YUV_DJAG_SC_H_COEFF_0_0,
	MCSC_F_YUV_DJAG_SC_H_COEFF_0_1,
	MCSC_F_YUV_DJAG_SC_H_COEFF_0_2,
	MCSC_F_YUV_DJAG_SC_H_COEFF_0_3,
	MCSC_F_YUV_DJAG_SC_H_COEFF_0_4,
	MCSC_F_YUV_DJAG_SC_H_COEFF_0_5,
	MCSC_F_YUV_DJAG_SC_H_COEFF_0_6,
	MCSC_F_YUV_DJAG_SC_H_COEFF_0_7,
	MCSC_F_YUV_DJAG_SC_H_COEFF_1_0,
	MCSC_F_YUV_DJAG_SC_H_COEFF_1_1,
	MCSC_F_YUV_DJAG_SC_H_COEFF_1_2,
	MCSC_F_YUV_DJAG_SC_H_COEFF_1_3,
	MCSC_F_YUV_DJAG_SC_H_COEFF_1_4,
	MCSC_F_YUV_DJAG_SC_H_COEFF_1_5,
	MCSC_F_YUV_DJAG_SC_H_COEFF_1_6,
	MCSC_F_YUV_DJAG_SC_H_COEFF_1_7,
	MCSC_F_YUV_DJAG_SC_H_COEFF_2_0,
	MCSC_F_YUV_DJAG_SC_H_COEFF_2_1,
	MCSC_F_YUV_DJAG_SC_H_COEFF_2_2,
	MCSC_F_YUV_DJAG_SC_H_COEFF_2_3,
	MCSC_F_YUV_DJAG_SC_H_COEFF_2_4,
	MCSC_F_YUV_DJAG_SC_H_COEFF_2_5,
	MCSC_F_YUV_DJAG_SC_H_COEFF_2_6,
	MCSC_F_YUV_DJAG_SC_H_COEFF_2_7,
	MCSC_F_YUV_DJAG_SC_H_COEFF_3_0,
	MCSC_F_YUV_DJAG_SC_H_COEFF_3_1,
	MCSC_F_YUV_DJAG_SC_H_COEFF_3_2,
	MCSC_F_YUV_DJAG_SC_H_COEFF_3_3,
	MCSC_F_YUV_DJAG_SC_H_COEFF_3_4,
	MCSC_F_YUV_DJAG_SC_H_COEFF_3_5,
	MCSC_F_YUV_DJAG_SC_H_COEFF_3_6,
	MCSC_F_YUV_DJAG_SC_H_COEFF_3_7,
	MCSC_F_YUV_DJAG_SC_H_COEFF_4_0,
	MCSC_F_YUV_DJAG_SC_H_COEFF_4_1,
	MCSC_F_YUV_DJAG_SC_H_COEFF_4_2,
	MCSC_F_YUV_DJAG_SC_H_COEFF_4_3,
	MCSC_F_YUV_DJAG_SC_H_COEFF_4_4,
	MCSC_F_YUV_DJAG_SC_H_COEFF_4_5,
	MCSC_F_YUV_DJAG_SC_H_COEFF_4_6,
	MCSC_F_YUV_DJAG_SC_H_COEFF_4_7,
	MCSC_F_YUV_DJAG_SC_H_COEFF_5_0,
	MCSC_F_YUV_DJAG_SC_H_COEFF_5_1,
	MCSC_F_YUV_DJAG_SC_H_COEFF_5_2,
	MCSC_F_YUV_DJAG_SC_H_COEFF_5_3,
	MCSC_F_YUV_DJAG_SC_H_COEFF_5_4,
	MCSC_F_YUV_DJAG_SC_H_COEFF_5_5,
	MCSC_F_YUV_DJAG_SC_H_COEFF_5_6,
	MCSC_F_YUV_DJAG_SC_H_COEFF_5_7,
	MCSC_F_YUV_DJAG_SC_H_COEFF_6_0,
	MCSC_F_YUV_DJAG_SC_H_COEFF_6_1,
	MCSC_F_YUV_DJAG_SC_H_COEFF_6_2,
	MCSC_F_YUV_DJAG_SC_H_COEFF_6_3,
	MCSC_F_YUV_DJAG_SC_H_COEFF_6_4,
	MCSC_F_YUV_DJAG_SC_H_COEFF_6_5,
	MCSC_F_YUV_DJAG_SC_H_COEFF_6_6,
	MCSC_F_YUV_DJAG_SC_H_COEFF_6_7,
	MCSC_F_YUV_DJAG_SC_H_COEFF_7_0,
	MCSC_F_YUV_DJAG_SC_H_COEFF_7_1,
	MCSC_F_YUV_DJAG_SC_H_COEFF_7_2,
	MCSC_F_YUV_DJAG_SC_H_COEFF_7_3,
	MCSC_F_YUV_DJAG_SC_H_COEFF_7_4,
	MCSC_F_YUV_DJAG_SC_H_COEFF_7_5,
	MCSC_F_YUV_DJAG_SC_H_COEFF_7_6,
	MCSC_F_YUV_DJAG_SC_H_COEFF_7_7,
	MCSC_F_YUV_DJAG_SC_H_COEFF_8_0,
	MCSC_F_YUV_DJAG_SC_H_COEFF_8_1,
	MCSC_F_YUV_DJAG_SC_H_COEFF_8_2,
	MCSC_F_YUV_DJAG_SC_H_COEFF_8_3,
	MCSC_F_YUV_DJAG_SC_H_COEFF_8_4,
	MCSC_F_YUV_DJAG_SC_H_COEFF_8_5,
	MCSC_F_YUV_DJAG_SC_H_COEFF_8_6,
	MCSC_F_YUV_DJAG_SC_H_COEFF_8_7,
	MCSC_F_YUV_POLY_SC0_ENABLE,
	MCSC_F_YUV_POLY_SC0_BYPASS,
	MCSC_F_YUV_POLY_SC0_CLK_GATE_DISABLE,
	MCSC_F_YUV_POLY_SC0_STRIP_ENABLE,
	MCSC_F_YUV_POLY_SC0_OUT_CROP_ENABLE,
	MCSC_F_YUV_POLY_SC0_SRC_VPOS,
	MCSC_F_YUV_POLY_SC0_SRC_HPOS,
	MCSC_F_YUV_POLY_SC0_SRC_VSIZE,
	MCSC_F_YUV_POLY_SC0_SRC_HSIZE,
	MCSC_F_YUV_POLY_SC0_DST_VSIZE,
	MCSC_F_YUV_POLY_SC0_DST_HSIZE,
	MCSC_F_YUV_POLY_SC0_H_RATIO,
	MCSC_F_YUV_POLY_SC0_V_RATIO,
	MCSC_F_YUV_POLY_SC0_H_INIT_PHASE_OFFSET,
	MCSC_F_YUV_POLY_SC0_V_INIT_PHASE_OFFSET,
	MCSC_F_YUV_POLY_SC0_ROUND_MODE,
	MCSC_F_YUV_POLY_SC0_V_COEFF_0_0,
	MCSC_F_YUV_POLY_SC0_V_COEFF_0_1,
	MCSC_F_YUV_POLY_SC0_V_COEFF_0_2,
	MCSC_F_YUV_POLY_SC0_V_COEFF_0_3,
	MCSC_F_YUV_POLY_SC0_V_COEFF_1_0,
	MCSC_F_YUV_POLY_SC0_V_COEFF_1_1,
	MCSC_F_YUV_POLY_SC0_V_COEFF_1_2,
	MCSC_F_YUV_POLY_SC0_V_COEFF_1_3,
	MCSC_F_YUV_POLY_SC0_V_COEFF_2_0,
	MCSC_F_YUV_POLY_SC0_V_COEFF_2_1,
	MCSC_F_YUV_POLY_SC0_V_COEFF_2_2,
	MCSC_F_YUV_POLY_SC0_V_COEFF_2_3,
	MCSC_F_YUV_POLY_SC0_V_COEFF_3_0,
	MCSC_F_YUV_POLY_SC0_V_COEFF_3_1,
	MCSC_F_YUV_POLY_SC0_V_COEFF_3_2,
	MCSC_F_YUV_POLY_SC0_V_COEFF_3_3,
	MCSC_F_YUV_POLY_SC0_V_COEFF_4_0,
	MCSC_F_YUV_POLY_SC0_V_COEFF_4_1,
	MCSC_F_YUV_POLY_SC0_V_COEFF_4_2,
	MCSC_F_YUV_POLY_SC0_V_COEFF_4_3,
	MCSC_F_YUV_POLY_SC0_V_COEFF_5_0,
	MCSC_F_YUV_POLY_SC0_V_COEFF_5_1,
	MCSC_F_YUV_POLY_SC0_V_COEFF_5_2,
	MCSC_F_YUV_POLY_SC0_V_COEFF_5_3,
	MCSC_F_YUV_POLY_SC0_V_COEFF_6_0,
	MCSC_F_YUV_POLY_SC0_V_COEFF_6_1,
	MCSC_F_YUV_POLY_SC0_V_COEFF_6_2,
	MCSC_F_YUV_POLY_SC0_V_COEFF_6_3,
	MCSC_F_YUV_POLY_SC0_V_COEFF_7_0,
	MCSC_F_YUV_POLY_SC0_V_COEFF_7_1,
	MCSC_F_YUV_POLY_SC0_V_COEFF_7_2,
	MCSC_F_YUV_POLY_SC0_V_COEFF_7_3,
	MCSC_F_YUV_POLY_SC0_V_COEFF_8_0,
	MCSC_F_YUV_POLY_SC0_V_COEFF_8_1,
	MCSC_F_YUV_POLY_SC0_V_COEFF_8_2,
	MCSC_F_YUV_POLY_SC0_V_COEFF_8_3,
	MCSC_F_YUV_POLY_SC0_H_COEFF_0_0,
	MCSC_F_YUV_POLY_SC0_H_COEFF_0_1,
	MCSC_F_YUV_POLY_SC0_H_COEFF_0_2,
	MCSC_F_YUV_POLY_SC0_H_COEFF_0_3,
	MCSC_F_YUV_POLY_SC0_H_COEFF_0_4,
	MCSC_F_YUV_POLY_SC0_H_COEFF_0_5,
	MCSC_F_YUV_POLY_SC0_H_COEFF_0_6,
	MCSC_F_YUV_POLY_SC0_H_COEFF_0_7,
	MCSC_F_YUV_POLY_SC0_H_COEFF_1_0,
	MCSC_F_YUV_POLY_SC0_H_COEFF_1_1,
	MCSC_F_YUV_POLY_SC0_H_COEFF_1_2,
	MCSC_F_YUV_POLY_SC0_H_COEFF_1_3,
	MCSC_F_YUV_POLY_SC0_H_COEFF_1_4,
	MCSC_F_YUV_POLY_SC0_H_COEFF_1_5,
	MCSC_F_YUV_POLY_SC0_H_COEFF_1_6,
	MCSC_F_YUV_POLY_SC0_H_COEFF_1_7,
	MCSC_F_YUV_POLY_SC0_H_COEFF_2_0,
	MCSC_F_YUV_POLY_SC0_H_COEFF_2_1,
	MCSC_F_YUV_POLY_SC0_H_COEFF_2_2,
	MCSC_F_YUV_POLY_SC0_H_COEFF_2_3,
	MCSC_F_YUV_POLY_SC0_H_COEFF_2_4,
	MCSC_F_YUV_POLY_SC0_H_COEFF_2_5,
	MCSC_F_YUV_POLY_SC0_H_COEFF_2_6,
	MCSC_F_YUV_POLY_SC0_H_COEFF_2_7,
	MCSC_F_YUV_POLY_SC0_H_COEFF_3_0,
	MCSC_F_YUV_POLY_SC0_H_COEFF_3_1,
	MCSC_F_YUV_POLY_SC0_H_COEFF_3_2,
	MCSC_F_YUV_POLY_SC0_H_COEFF_3_3,
	MCSC_F_YUV_POLY_SC0_H_COEFF_3_4,
	MCSC_F_YUV_POLY_SC0_H_COEFF_3_5,
	MCSC_F_YUV_POLY_SC0_H_COEFF_3_6,
	MCSC_F_YUV_POLY_SC0_H_COEFF_3_7,
	MCSC_F_YUV_POLY_SC0_H_COEFF_4_0,
	MCSC_F_YUV_POLY_SC0_H_COEFF_4_1,
	MCSC_F_YUV_POLY_SC0_H_COEFF_4_2,
	MCSC_F_YUV_POLY_SC0_H_COEFF_4_3,
	MCSC_F_YUV_POLY_SC0_H_COEFF_4_4,
	MCSC_F_YUV_POLY_SC0_H_COEFF_4_5,
	MCSC_F_YUV_POLY_SC0_H_COEFF_4_6,
	MCSC_F_YUV_POLY_SC0_H_COEFF_4_7,
	MCSC_F_YUV_POLY_SC0_H_COEFF_5_0,
	MCSC_F_YUV_POLY_SC0_H_COEFF_5_1,
	MCSC_F_YUV_POLY_SC0_H_COEFF_5_2,
	MCSC_F_YUV_POLY_SC0_H_COEFF_5_3,
	MCSC_F_YUV_POLY_SC0_H_COEFF_5_4,
	MCSC_F_YUV_POLY_SC0_H_COEFF_5_5,
	MCSC_F_YUV_POLY_SC0_H_COEFF_5_6,
	MCSC_F_YUV_POLY_SC0_H_COEFF_5_7,
	MCSC_F_YUV_POLY_SC0_H_COEFF_6_0,
	MCSC_F_YUV_POLY_SC0_H_COEFF_6_1,
	MCSC_F_YUV_POLY_SC0_H_COEFF_6_2,
	MCSC_F_YUV_POLY_SC0_H_COEFF_6_3,
	MCSC_F_YUV_POLY_SC0_H_COEFF_6_4,
	MCSC_F_YUV_POLY_SC0_H_COEFF_6_5,
	MCSC_F_YUV_POLY_SC0_H_COEFF_6_6,
	MCSC_F_YUV_POLY_SC0_H_COEFF_6_7,
	MCSC_F_YUV_POLY_SC0_H_COEFF_7_0,
	MCSC_F_YUV_POLY_SC0_H_COEFF_7_1,
	MCSC_F_YUV_POLY_SC0_H_COEFF_7_2,
	MCSC_F_YUV_POLY_SC0_H_COEFF_7_3,
	MCSC_F_YUV_POLY_SC0_H_COEFF_7_4,
	MCSC_F_YUV_POLY_SC0_H_COEFF_7_5,
	MCSC_F_YUV_POLY_SC0_H_COEFF_7_6,
	MCSC_F_YUV_POLY_SC0_H_COEFF_7_7,
	MCSC_F_YUV_POLY_SC0_H_COEFF_8_0,
	MCSC_F_YUV_POLY_SC0_H_COEFF_8_1,
	MCSC_F_YUV_POLY_SC0_H_COEFF_8_2,
	MCSC_F_YUV_POLY_SC0_H_COEFF_8_3,
	MCSC_F_YUV_POLY_SC0_H_COEFF_8_4,
	MCSC_F_YUV_POLY_SC0_H_COEFF_8_5,
	MCSC_F_YUV_POLY_SC0_H_COEFF_8_6,
	MCSC_F_YUV_POLY_SC0_H_COEFF_8_7,
	MCSC_F_YUV_POLY_SC1_ENABLE,
	MCSC_F_YUV_POLY_SC1_BYPASS,
	MCSC_F_YUV_POLY_SC1_CLK_GATE_DISABLE,
	MCSC_F_YUV_POLY_SC1_STRIP_ENABLE,
	MCSC_F_YUV_POLY_SC1_OUT_CROP_ENABLE,
	MCSC_F_YUV_POLY_SC1_SRC_VPOS,
	MCSC_F_YUV_POLY_SC1_SRC_HPOS,
	MCSC_F_YUV_POLY_SC1_SRC_VSIZE,
	MCSC_F_YUV_POLY_SC1_SRC_HSIZE,
	MCSC_F_YUV_POLY_SC1_DST_VSIZE,
	MCSC_F_YUV_POLY_SC1_DST_HSIZE,
	MCSC_F_YUV_POLY_SC1_H_RATIO,
	MCSC_F_YUV_POLY_SC1_V_RATIO,
	MCSC_F_YUV_POLY_SC1_H_INIT_PHASE_OFFSET,
	MCSC_F_YUV_POLY_SC1_V_INIT_PHASE_OFFSET,
	MCSC_F_YUV_POLY_SC1_ROUND_MODE,
	MCSC_F_YUV_POLY_SC1_V_COEFF_0_0,
	MCSC_F_YUV_POLY_SC1_V_COEFF_0_1,
	MCSC_F_YUV_POLY_SC1_V_COEFF_0_2,
	MCSC_F_YUV_POLY_SC1_V_COEFF_0_3,
	MCSC_F_YUV_POLY_SC1_V_COEFF_1_0,
	MCSC_F_YUV_POLY_SC1_V_COEFF_1_1,
	MCSC_F_YUV_POLY_SC1_V_COEFF_1_2,
	MCSC_F_YUV_POLY_SC1_V_COEFF_1_3,
	MCSC_F_YUV_POLY_SC1_V_COEFF_2_0,
	MCSC_F_YUV_POLY_SC1_V_COEFF_2_1,
	MCSC_F_YUV_POLY_SC1_V_COEFF_2_2,
	MCSC_F_YUV_POLY_SC1_V_COEFF_2_3,
	MCSC_F_YUV_POLY_SC1_V_COEFF_3_0,
	MCSC_F_YUV_POLY_SC1_V_COEFF_3_1,
	MCSC_F_YUV_POLY_SC1_V_COEFF_3_2,
	MCSC_F_YUV_POLY_SC1_V_COEFF_3_3,
	MCSC_F_YUV_POLY_SC1_V_COEFF_4_0,
	MCSC_F_YUV_POLY_SC1_V_COEFF_4_1,
	MCSC_F_YUV_POLY_SC1_V_COEFF_4_2,
	MCSC_F_YUV_POLY_SC1_V_COEFF_4_3,
	MCSC_F_YUV_POLY_SC1_V_COEFF_5_0,
	MCSC_F_YUV_POLY_SC1_V_COEFF_5_1,
	MCSC_F_YUV_POLY_SC1_V_COEFF_5_2,
	MCSC_F_YUV_POLY_SC1_V_COEFF_5_3,
	MCSC_F_YUV_POLY_SC1_V_COEFF_6_0,
	MCSC_F_YUV_POLY_SC1_V_COEFF_6_1,
	MCSC_F_YUV_POLY_SC1_V_COEFF_6_2,
	MCSC_F_YUV_POLY_SC1_V_COEFF_6_3,
	MCSC_F_YUV_POLY_SC1_V_COEFF_7_0,
	MCSC_F_YUV_POLY_SC1_V_COEFF_7_1,
	MCSC_F_YUV_POLY_SC1_V_COEFF_7_2,
	MCSC_F_YUV_POLY_SC1_V_COEFF_7_3,
	MCSC_F_YUV_POLY_SC1_V_COEFF_8_0,
	MCSC_F_YUV_POLY_SC1_V_COEFF_8_1,
	MCSC_F_YUV_POLY_SC1_V_COEFF_8_2,
	MCSC_F_YUV_POLY_SC1_V_COEFF_8_3,
	MCSC_F_YUV_POLY_SC1_H_COEFF_0_0,
	MCSC_F_YUV_POLY_SC1_H_COEFF_0_1,
	MCSC_F_YUV_POLY_SC1_H_COEFF_0_2,
	MCSC_F_YUV_POLY_SC1_H_COEFF_0_3,
	MCSC_F_YUV_POLY_SC1_H_COEFF_0_4,
	MCSC_F_YUV_POLY_SC1_H_COEFF_0_5,
	MCSC_F_YUV_POLY_SC1_H_COEFF_0_6,
	MCSC_F_YUV_POLY_SC1_H_COEFF_0_7,
	MCSC_F_YUV_POLY_SC1_H_COEFF_1_0,
	MCSC_F_YUV_POLY_SC1_H_COEFF_1_1,
	MCSC_F_YUV_POLY_SC1_H_COEFF_1_2,
	MCSC_F_YUV_POLY_SC1_H_COEFF_1_3,
	MCSC_F_YUV_POLY_SC1_H_COEFF_1_4,
	MCSC_F_YUV_POLY_SC1_H_COEFF_1_5,
	MCSC_F_YUV_POLY_SC1_H_COEFF_1_6,
	MCSC_F_YUV_POLY_SC1_H_COEFF_1_7,
	MCSC_F_YUV_POLY_SC1_H_COEFF_2_0,
	MCSC_F_YUV_POLY_SC1_H_COEFF_2_1,
	MCSC_F_YUV_POLY_SC1_H_COEFF_2_2,
	MCSC_F_YUV_POLY_SC1_H_COEFF_2_3,
	MCSC_F_YUV_POLY_SC1_H_COEFF_2_4,
	MCSC_F_YUV_POLY_SC1_H_COEFF_2_5,
	MCSC_F_YUV_POLY_SC1_H_COEFF_2_6,
	MCSC_F_YUV_POLY_SC1_H_COEFF_2_7,
	MCSC_F_YUV_POLY_SC1_H_COEFF_3_0,
	MCSC_F_YUV_POLY_SC1_H_COEFF_3_1,
	MCSC_F_YUV_POLY_SC1_H_COEFF_3_2,
	MCSC_F_YUV_POLY_SC1_H_COEFF_3_3,
	MCSC_F_YUV_POLY_SC1_H_COEFF_3_4,
	MCSC_F_YUV_POLY_SC1_H_COEFF_3_5,
	MCSC_F_YUV_POLY_SC1_H_COEFF_3_6,
	MCSC_F_YUV_POLY_SC1_H_COEFF_3_7,
	MCSC_F_YUV_POLY_SC1_H_COEFF_4_0,
	MCSC_F_YUV_POLY_SC1_H_COEFF_4_1,
	MCSC_F_YUV_POLY_SC1_H_COEFF_4_2,
	MCSC_F_YUV_POLY_SC1_H_COEFF_4_3,
	MCSC_F_YUV_POLY_SC1_H_COEFF_4_4,
	MCSC_F_YUV_POLY_SC1_H_COEFF_4_5,
	MCSC_F_YUV_POLY_SC1_H_COEFF_4_6,
	MCSC_F_YUV_POLY_SC1_H_COEFF_4_7,
	MCSC_F_YUV_POLY_SC1_H_COEFF_5_0,
	MCSC_F_YUV_POLY_SC1_H_COEFF_5_1,
	MCSC_F_YUV_POLY_SC1_H_COEFF_5_2,
	MCSC_F_YUV_POLY_SC1_H_COEFF_5_3,
	MCSC_F_YUV_POLY_SC1_H_COEFF_5_4,
	MCSC_F_YUV_POLY_SC1_H_COEFF_5_5,
	MCSC_F_YUV_POLY_SC1_H_COEFF_5_6,
	MCSC_F_YUV_POLY_SC1_H_COEFF_5_7,
	MCSC_F_YUV_POLY_SC1_H_COEFF_6_0,
	MCSC_F_YUV_POLY_SC1_H_COEFF_6_1,
	MCSC_F_YUV_POLY_SC1_H_COEFF_6_2,
	MCSC_F_YUV_POLY_SC1_H_COEFF_6_3,
	MCSC_F_YUV_POLY_SC1_H_COEFF_6_4,
	MCSC_F_YUV_POLY_SC1_H_COEFF_6_5,
	MCSC_F_YUV_POLY_SC1_H_COEFF_6_6,
	MCSC_F_YUV_POLY_SC1_H_COEFF_6_7,
	MCSC_F_YUV_POLY_SC1_H_COEFF_7_0,
	MCSC_F_YUV_POLY_SC1_H_COEFF_7_1,
	MCSC_F_YUV_POLY_SC1_H_COEFF_7_2,
	MCSC_F_YUV_POLY_SC1_H_COEFF_7_3,
	MCSC_F_YUV_POLY_SC1_H_COEFF_7_4,
	MCSC_F_YUV_POLY_SC1_H_COEFF_7_5,
	MCSC_F_YUV_POLY_SC1_H_COEFF_7_6,
	MCSC_F_YUV_POLY_SC1_H_COEFF_7_7,
	MCSC_F_YUV_POLY_SC1_H_COEFF_8_0,
	MCSC_F_YUV_POLY_SC1_H_COEFF_8_1,
	MCSC_F_YUV_POLY_SC1_H_COEFF_8_2,
	MCSC_F_YUV_POLY_SC1_H_COEFF_8_3,
	MCSC_F_YUV_POLY_SC1_H_COEFF_8_4,
	MCSC_F_YUV_POLY_SC1_H_COEFF_8_5,
	MCSC_F_YUV_POLY_SC1_H_COEFF_8_6,
	MCSC_F_YUV_POLY_SC1_H_COEFF_8_7,
	MCSC_F_YUV_POLY_SC2_ENABLE,
	MCSC_F_YUV_POLY_SC2_BYPASS,
	MCSC_F_YUV_POLY_SC2_CLK_GATE_DISABLE,
	MCSC_F_YUV_POLY_SC2_STRIP_ENABLE,
	MCSC_F_YUV_POLY_SC2_OUT_CROP_ENABLE,
	MCSC_F_YUV_POLY_SC2_SRC_VPOS,
	MCSC_F_YUV_POLY_SC2_SRC_HPOS,
	MCSC_F_YUV_POLY_SC2_SRC_VSIZE,
	MCSC_F_YUV_POLY_SC2_SRC_HSIZE,
	MCSC_F_YUV_POLY_SC2_DST_VSIZE,
	MCSC_F_YUV_POLY_SC2_DST_HSIZE,
	MCSC_F_YUV_POLY_SC2_H_RATIO,
	MCSC_F_YUV_POLY_SC2_V_RATIO,
	MCSC_F_YUV_POLY_SC2_H_INIT_PHASE_OFFSET,
	MCSC_F_YUV_POLY_SC2_V_INIT_PHASE_OFFSET,
	MCSC_F_YUV_POLY_SC2_ROUND_MODE,
	MCSC_F_YUV_POLY_SC2_V_COEFF_0_0,
	MCSC_F_YUV_POLY_SC2_V_COEFF_0_1,
	MCSC_F_YUV_POLY_SC2_V_COEFF_0_2,
	MCSC_F_YUV_POLY_SC2_V_COEFF_0_3,
	MCSC_F_YUV_POLY_SC2_V_COEFF_1_0,
	MCSC_F_YUV_POLY_SC2_V_COEFF_1_1,
	MCSC_F_YUV_POLY_SC2_V_COEFF_1_2,
	MCSC_F_YUV_POLY_SC2_V_COEFF_1_3,
	MCSC_F_YUV_POLY_SC2_V_COEFF_2_0,
	MCSC_F_YUV_POLY_SC2_V_COEFF_2_1,
	MCSC_F_YUV_POLY_SC2_V_COEFF_2_2,
	MCSC_F_YUV_POLY_SC2_V_COEFF_2_3,
	MCSC_F_YUV_POLY_SC2_V_COEFF_3_0,
	MCSC_F_YUV_POLY_SC2_V_COEFF_3_1,
	MCSC_F_YUV_POLY_SC2_V_COEFF_3_2,
	MCSC_F_YUV_POLY_SC2_V_COEFF_3_3,
	MCSC_F_YUV_POLY_SC2_V_COEFF_4_0,
	MCSC_F_YUV_POLY_SC2_V_COEFF_4_1,
	MCSC_F_YUV_POLY_SC2_V_COEFF_4_2,
	MCSC_F_YUV_POLY_SC2_V_COEFF_4_3,
	MCSC_F_YUV_POLY_SC2_V_COEFF_5_0,
	MCSC_F_YUV_POLY_SC2_V_COEFF_5_1,
	MCSC_F_YUV_POLY_SC2_V_COEFF_5_2,
	MCSC_F_YUV_POLY_SC2_V_COEFF_5_3,
	MCSC_F_YUV_POLY_SC2_V_COEFF_6_0,
	MCSC_F_YUV_POLY_SC2_V_COEFF_6_1,
	MCSC_F_YUV_POLY_SC2_V_COEFF_6_2,
	MCSC_F_YUV_POLY_SC2_V_COEFF_6_3,
	MCSC_F_YUV_POLY_SC2_V_COEFF_7_0,
	MCSC_F_YUV_POLY_SC2_V_COEFF_7_1,
	MCSC_F_YUV_POLY_SC2_V_COEFF_7_2,
	MCSC_F_YUV_POLY_SC2_V_COEFF_7_3,
	MCSC_F_YUV_POLY_SC2_V_COEFF_8_0,
	MCSC_F_YUV_POLY_SC2_V_COEFF_8_1,
	MCSC_F_YUV_POLY_SC2_V_COEFF_8_2,
	MCSC_F_YUV_POLY_SC2_V_COEFF_8_3,
	MCSC_F_YUV_POLY_SC2_H_COEFF_0_0,
	MCSC_F_YUV_POLY_SC2_H_COEFF_0_1,
	MCSC_F_YUV_POLY_SC2_H_COEFF_0_2,
	MCSC_F_YUV_POLY_SC2_H_COEFF_0_3,
	MCSC_F_YUV_POLY_SC2_H_COEFF_0_4,
	MCSC_F_YUV_POLY_SC2_H_COEFF_0_5,
	MCSC_F_YUV_POLY_SC2_H_COEFF_0_6,
	MCSC_F_YUV_POLY_SC2_H_COEFF_0_7,
	MCSC_F_YUV_POLY_SC2_H_COEFF_1_0,
	MCSC_F_YUV_POLY_SC2_H_COEFF_1_1,
	MCSC_F_YUV_POLY_SC2_H_COEFF_1_2,
	MCSC_F_YUV_POLY_SC2_H_COEFF_1_3,
	MCSC_F_YUV_POLY_SC2_H_COEFF_1_4,
	MCSC_F_YUV_POLY_SC2_H_COEFF_1_5,
	MCSC_F_YUV_POLY_SC2_H_COEFF_1_6,
	MCSC_F_YUV_POLY_SC2_H_COEFF_1_7,
	MCSC_F_YUV_POLY_SC2_H_COEFF_2_0,
	MCSC_F_YUV_POLY_SC2_H_COEFF_2_1,
	MCSC_F_YUV_POLY_SC2_H_COEFF_2_2,
	MCSC_F_YUV_POLY_SC2_H_COEFF_2_3,
	MCSC_F_YUV_POLY_SC2_H_COEFF_2_4,
	MCSC_F_YUV_POLY_SC2_H_COEFF_2_5,
	MCSC_F_YUV_POLY_SC2_H_COEFF_2_6,
	MCSC_F_YUV_POLY_SC2_H_COEFF_2_7,
	MCSC_F_YUV_POLY_SC2_H_COEFF_3_0,
	MCSC_F_YUV_POLY_SC2_H_COEFF_3_1,
	MCSC_F_YUV_POLY_SC2_H_COEFF_3_2,
	MCSC_F_YUV_POLY_SC2_H_COEFF_3_3,
	MCSC_F_YUV_POLY_SC2_H_COEFF_3_4,
	MCSC_F_YUV_POLY_SC2_H_COEFF_3_5,
	MCSC_F_YUV_POLY_SC2_H_COEFF_3_6,
	MCSC_F_YUV_POLY_SC2_H_COEFF_3_7,
	MCSC_F_YUV_POLY_SC2_H_COEFF_4_0,
	MCSC_F_YUV_POLY_SC2_H_COEFF_4_1,
	MCSC_F_YUV_POLY_SC2_H_COEFF_4_2,
	MCSC_F_YUV_POLY_SC2_H_COEFF_4_3,
	MCSC_F_YUV_POLY_SC2_H_COEFF_4_4,
	MCSC_F_YUV_POLY_SC2_H_COEFF_4_5,
	MCSC_F_YUV_POLY_SC2_H_COEFF_4_6,
	MCSC_F_YUV_POLY_SC2_H_COEFF_4_7,
	MCSC_F_YUV_POLY_SC2_H_COEFF_5_0,
	MCSC_F_YUV_POLY_SC2_H_COEFF_5_1,
	MCSC_F_YUV_POLY_SC2_H_COEFF_5_2,
	MCSC_F_YUV_POLY_SC2_H_COEFF_5_3,
	MCSC_F_YUV_POLY_SC2_H_COEFF_5_4,
	MCSC_F_YUV_POLY_SC2_H_COEFF_5_5,
	MCSC_F_YUV_POLY_SC2_H_COEFF_5_6,
	MCSC_F_YUV_POLY_SC2_H_COEFF_5_7,
	MCSC_F_YUV_POLY_SC2_H_COEFF_6_0,
	MCSC_F_YUV_POLY_SC2_H_COEFF_6_1,
	MCSC_F_YUV_POLY_SC2_H_COEFF_6_2,
	MCSC_F_YUV_POLY_SC2_H_COEFF_6_3,
	MCSC_F_YUV_POLY_SC2_H_COEFF_6_4,
	MCSC_F_YUV_POLY_SC2_H_COEFF_6_5,
	MCSC_F_YUV_POLY_SC2_H_COEFF_6_6,
	MCSC_F_YUV_POLY_SC2_H_COEFF_6_7,
	MCSC_F_YUV_POLY_SC2_H_COEFF_7_0,
	MCSC_F_YUV_POLY_SC2_H_COEFF_7_1,
	MCSC_F_YUV_POLY_SC2_H_COEFF_7_2,
	MCSC_F_YUV_POLY_SC2_H_COEFF_7_3,
	MCSC_F_YUV_POLY_SC2_H_COEFF_7_4,
	MCSC_F_YUV_POLY_SC2_H_COEFF_7_5,
	MCSC_F_YUV_POLY_SC2_H_COEFF_7_6,
	MCSC_F_YUV_POLY_SC2_H_COEFF_7_7,
	MCSC_F_YUV_POLY_SC2_H_COEFF_8_0,
	MCSC_F_YUV_POLY_SC2_H_COEFF_8_1,
	MCSC_F_YUV_POLY_SC2_H_COEFF_8_2,
	MCSC_F_YUV_POLY_SC2_H_COEFF_8_3,
	MCSC_F_YUV_POLY_SC2_H_COEFF_8_4,
	MCSC_F_YUV_POLY_SC2_H_COEFF_8_5,
	MCSC_F_YUV_POLY_SC2_H_COEFF_8_6,
	MCSC_F_YUV_POLY_SC2_H_COEFF_8_7,
	MCSC_F_YUV_POLY_SC3_ENABLE,
	MCSC_F_YUV_POLY_SC3_BYPASS,
	MCSC_F_YUV_POLY_SC3_CLK_GATE_DISABLE,
	MCSC_F_YUV_POLY_SC3_STRIP_ENABLE,
	MCSC_F_YUV_POLY_SC3_OUT_CROP_ENABLE,
	MCSC_F_YUV_POLY_SC3_SRC_VPOS,
	MCSC_F_YUV_POLY_SC3_SRC_HPOS,
	MCSC_F_YUV_POLY_SC3_SRC_VSIZE,
	MCSC_F_YUV_POLY_SC3_SRC_HSIZE,
	MCSC_F_YUV_POLY_SC3_DST_VSIZE,
	MCSC_F_YUV_POLY_SC3_DST_HSIZE,
	MCSC_F_YUV_POLY_SC3_H_RATIO,
	MCSC_F_YUV_POLY_SC3_V_RATIO,
	MCSC_F_YUV_POLY_SC3_H_INIT_PHASE_OFFSET,
	MCSC_F_YUV_POLY_SC3_V_INIT_PHASE_OFFSET,
	MCSC_F_YUV_POLY_SC3_ROUND_MODE,
	MCSC_F_YUV_POLY_SC3_V_COEFF_0_0,
	MCSC_F_YUV_POLY_SC3_V_COEFF_0_1,
	MCSC_F_YUV_POLY_SC3_V_COEFF_0_2,
	MCSC_F_YUV_POLY_SC3_V_COEFF_0_3,
	MCSC_F_YUV_POLY_SC3_V_COEFF_1_0,
	MCSC_F_YUV_POLY_SC3_V_COEFF_1_1,
	MCSC_F_YUV_POLY_SC3_V_COEFF_1_2,
	MCSC_F_YUV_POLY_SC3_V_COEFF_1_3,
	MCSC_F_YUV_POLY_SC3_V_COEFF_2_0,
	MCSC_F_YUV_POLY_SC3_V_COEFF_2_1,
	MCSC_F_YUV_POLY_SC3_V_COEFF_2_2,
	MCSC_F_YUV_POLY_SC3_V_COEFF_2_3,
	MCSC_F_YUV_POLY_SC3_V_COEFF_3_0,
	MCSC_F_YUV_POLY_SC3_V_COEFF_3_1,
	MCSC_F_YUV_POLY_SC3_V_COEFF_3_2,
	MCSC_F_YUV_POLY_SC3_V_COEFF_3_3,
	MCSC_F_YUV_POLY_SC3_V_COEFF_4_0,
	MCSC_F_YUV_POLY_SC3_V_COEFF_4_1,
	MCSC_F_YUV_POLY_SC3_V_COEFF_4_2,
	MCSC_F_YUV_POLY_SC3_V_COEFF_4_3,
	MCSC_F_YUV_POLY_SC3_V_COEFF_5_0,
	MCSC_F_YUV_POLY_SC3_V_COEFF_5_1,
	MCSC_F_YUV_POLY_SC3_V_COEFF_5_2,
	MCSC_F_YUV_POLY_SC3_V_COEFF_5_3,
	MCSC_F_YUV_POLY_SC3_V_COEFF_6_0,
	MCSC_F_YUV_POLY_SC3_V_COEFF_6_1,
	MCSC_F_YUV_POLY_SC3_V_COEFF_6_2,
	MCSC_F_YUV_POLY_SC3_V_COEFF_6_3,
	MCSC_F_YUV_POLY_SC3_V_COEFF_7_0,
	MCSC_F_YUV_POLY_SC3_V_COEFF_7_1,
	MCSC_F_YUV_POLY_SC3_V_COEFF_7_2,
	MCSC_F_YUV_POLY_SC3_V_COEFF_7_3,
	MCSC_F_YUV_POLY_SC3_V_COEFF_8_0,
	MCSC_F_YUV_POLY_SC3_V_COEFF_8_1,
	MCSC_F_YUV_POLY_SC3_V_COEFF_8_2,
	MCSC_F_YUV_POLY_SC3_V_COEFF_8_3,
	MCSC_F_YUV_POLY_SC3_H_COEFF_0_0,
	MCSC_F_YUV_POLY_SC3_H_COEFF_0_1,
	MCSC_F_YUV_POLY_SC3_H_COEFF_0_2,
	MCSC_F_YUV_POLY_SC3_H_COEFF_0_3,
	MCSC_F_YUV_POLY_SC3_H_COEFF_0_4,
	MCSC_F_YUV_POLY_SC3_H_COEFF_0_5,
	MCSC_F_YUV_POLY_SC3_H_COEFF_0_6,
	MCSC_F_YUV_POLY_SC3_H_COEFF_0_7,
	MCSC_F_YUV_POLY_SC3_H_COEFF_1_0,
	MCSC_F_YUV_POLY_SC3_H_COEFF_1_1,
	MCSC_F_YUV_POLY_SC3_H_COEFF_1_2,
	MCSC_F_YUV_POLY_SC3_H_COEFF_1_3,
	MCSC_F_YUV_POLY_SC3_H_COEFF_1_4,
	MCSC_F_YUV_POLY_SC3_H_COEFF_1_5,
	MCSC_F_YUV_POLY_SC3_H_COEFF_1_6,
	MCSC_F_YUV_POLY_SC3_H_COEFF_1_7,
	MCSC_F_YUV_POLY_SC3_H_COEFF_2_0,
	MCSC_F_YUV_POLY_SC3_H_COEFF_2_1,
	MCSC_F_YUV_POLY_SC3_H_COEFF_2_2,
	MCSC_F_YUV_POLY_SC3_H_COEFF_2_3,
	MCSC_F_YUV_POLY_SC3_H_COEFF_2_4,
	MCSC_F_YUV_POLY_SC3_H_COEFF_2_5,
	MCSC_F_YUV_POLY_SC3_H_COEFF_2_6,
	MCSC_F_YUV_POLY_SC3_H_COEFF_2_7,
	MCSC_F_YUV_POLY_SC3_H_COEFF_3_0,
	MCSC_F_YUV_POLY_SC3_H_COEFF_3_1,
	MCSC_F_YUV_POLY_SC3_H_COEFF_3_2,
	MCSC_F_YUV_POLY_SC3_H_COEFF_3_3,
	MCSC_F_YUV_POLY_SC3_H_COEFF_3_4,
	MCSC_F_YUV_POLY_SC3_H_COEFF_3_5,
	MCSC_F_YUV_POLY_SC3_H_COEFF_3_6,
	MCSC_F_YUV_POLY_SC3_H_COEFF_3_7,
	MCSC_F_YUV_POLY_SC3_H_COEFF_4_0,
	MCSC_F_YUV_POLY_SC3_H_COEFF_4_1,
	MCSC_F_YUV_POLY_SC3_H_COEFF_4_2,
	MCSC_F_YUV_POLY_SC3_H_COEFF_4_3,
	MCSC_F_YUV_POLY_SC3_H_COEFF_4_4,
	MCSC_F_YUV_POLY_SC3_H_COEFF_4_5,
	MCSC_F_YUV_POLY_SC3_H_COEFF_4_6,
	MCSC_F_YUV_POLY_SC3_H_COEFF_4_7,
	MCSC_F_YUV_POLY_SC3_H_COEFF_5_0,
	MCSC_F_YUV_POLY_SC3_H_COEFF_5_1,
	MCSC_F_YUV_POLY_SC3_H_COEFF_5_2,
	MCSC_F_YUV_POLY_SC3_H_COEFF_5_3,
	MCSC_F_YUV_POLY_SC3_H_COEFF_5_4,
	MCSC_F_YUV_POLY_SC3_H_COEFF_5_5,
	MCSC_F_YUV_POLY_SC3_H_COEFF_5_6,
	MCSC_F_YUV_POLY_SC3_H_COEFF_5_7,
	MCSC_F_YUV_POLY_SC3_H_COEFF_6_0,
	MCSC_F_YUV_POLY_SC3_H_COEFF_6_1,
	MCSC_F_YUV_POLY_SC3_H_COEFF_6_2,
	MCSC_F_YUV_POLY_SC3_H_COEFF_6_3,
	MCSC_F_YUV_POLY_SC3_H_COEFF_6_4,
	MCSC_F_YUV_POLY_SC3_H_COEFF_6_5,
	MCSC_F_YUV_POLY_SC3_H_COEFF_6_6,
	MCSC_F_YUV_POLY_SC3_H_COEFF_6_7,
	MCSC_F_YUV_POLY_SC3_H_COEFF_7_0,
	MCSC_F_YUV_POLY_SC3_H_COEFF_7_1,
	MCSC_F_YUV_POLY_SC3_H_COEFF_7_2,
	MCSC_F_YUV_POLY_SC3_H_COEFF_7_3,
	MCSC_F_YUV_POLY_SC3_H_COEFF_7_4,
	MCSC_F_YUV_POLY_SC3_H_COEFF_7_5,
	MCSC_F_YUV_POLY_SC3_H_COEFF_7_6,
	MCSC_F_YUV_POLY_SC3_H_COEFF_7_7,
	MCSC_F_YUV_POLY_SC3_H_COEFF_8_0,
	MCSC_F_YUV_POLY_SC3_H_COEFF_8_1,
	MCSC_F_YUV_POLY_SC3_H_COEFF_8_2,
	MCSC_F_YUV_POLY_SC3_H_COEFF_8_3,
	MCSC_F_YUV_POLY_SC3_H_COEFF_8_4,
	MCSC_F_YUV_POLY_SC3_H_COEFF_8_5,
	MCSC_F_YUV_POLY_SC3_H_COEFF_8_6,
	MCSC_F_YUV_POLY_SC3_H_COEFF_8_7,
	MCSC_F_YUV_POLY_SC4_ENABLE,
	MCSC_F_YUV_POLY_SC4_BYPASS,
	MCSC_F_YUV_POLY_SC4_CLK_GATE_DISABLE,
	MCSC_F_YUV_POLY_SC4_STRIP_ENABLE,
	MCSC_F_YUV_POLY_SC4_OUT_CROP_ENABLE,
	MCSC_F_YUV_POLY_SC4_SRC_VPOS,
	MCSC_F_YUV_POLY_SC4_SRC_HPOS,
	MCSC_F_YUV_POLY_SC4_SRC_VSIZE,
	MCSC_F_YUV_POLY_SC4_SRC_HSIZE,
	MCSC_F_YUV_POLY_SC4_DST_VSIZE,
	MCSC_F_YUV_POLY_SC4_DST_HSIZE,
	MCSC_F_YUV_POLY_SC4_H_RATIO,
	MCSC_F_YUV_POLY_SC4_V_RATIO,
	MCSC_F_YUV_POLY_SC4_H_INIT_PHASE_OFFSET,
	MCSC_F_YUV_POLY_SC4_V_INIT_PHASE_OFFSET,
	MCSC_F_YUV_POLY_SC4_ROUND_MODE,
	MCSC_F_YUV_POLY_SC4_V_COEFF_0_0,
	MCSC_F_YUV_POLY_SC4_V_COEFF_0_1,
	MCSC_F_YUV_POLY_SC4_V_COEFF_0_2,
	MCSC_F_YUV_POLY_SC4_V_COEFF_0_3,
	MCSC_F_YUV_POLY_SC4_V_COEFF_1_0,
	MCSC_F_YUV_POLY_SC4_V_COEFF_1_1,
	MCSC_F_YUV_POLY_SC4_V_COEFF_1_2,
	MCSC_F_YUV_POLY_SC4_V_COEFF_1_3,
	MCSC_F_YUV_POLY_SC4_V_COEFF_2_0,
	MCSC_F_YUV_POLY_SC4_V_COEFF_2_1,
	MCSC_F_YUV_POLY_SC4_V_COEFF_2_2,
	MCSC_F_YUV_POLY_SC4_V_COEFF_2_3,
	MCSC_F_YUV_POLY_SC4_V_COEFF_3_0,
	MCSC_F_YUV_POLY_SC4_V_COEFF_3_1,
	MCSC_F_YUV_POLY_SC4_V_COEFF_3_2,
	MCSC_F_YUV_POLY_SC4_V_COEFF_3_3,
	MCSC_F_YUV_POLY_SC4_V_COEFF_4_0,
	MCSC_F_YUV_POLY_SC4_V_COEFF_4_1,
	MCSC_F_YUV_POLY_SC4_V_COEFF_4_2,
	MCSC_F_YUV_POLY_SC4_V_COEFF_4_3,
	MCSC_F_YUV_POLY_SC4_V_COEFF_5_0,
	MCSC_F_YUV_POLY_SC4_V_COEFF_5_1,
	MCSC_F_YUV_POLY_SC4_V_COEFF_5_2,
	MCSC_F_YUV_POLY_SC4_V_COEFF_5_3,
	MCSC_F_YUV_POLY_SC4_V_COEFF_6_0,
	MCSC_F_YUV_POLY_SC4_V_COEFF_6_1,
	MCSC_F_YUV_POLY_SC4_V_COEFF_6_2,
	MCSC_F_YUV_POLY_SC4_V_COEFF_6_3,
	MCSC_F_YUV_POLY_SC4_V_COEFF_7_0,
	MCSC_F_YUV_POLY_SC4_V_COEFF_7_1,
	MCSC_F_YUV_POLY_SC4_V_COEFF_7_2,
	MCSC_F_YUV_POLY_SC4_V_COEFF_7_3,
	MCSC_F_YUV_POLY_SC4_V_COEFF_8_0,
	MCSC_F_YUV_POLY_SC4_V_COEFF_8_1,
	MCSC_F_YUV_POLY_SC4_V_COEFF_8_2,
	MCSC_F_YUV_POLY_SC4_V_COEFF_8_3,
	MCSC_F_YUV_POLY_SC4_H_COEFF_0_0,
	MCSC_F_YUV_POLY_SC4_H_COEFF_0_1,
	MCSC_F_YUV_POLY_SC4_H_COEFF_0_2,
	MCSC_F_YUV_POLY_SC4_H_COEFF_0_3,
	MCSC_F_YUV_POLY_SC4_H_COEFF_0_4,
	MCSC_F_YUV_POLY_SC4_H_COEFF_0_5,
	MCSC_F_YUV_POLY_SC4_H_COEFF_0_6,
	MCSC_F_YUV_POLY_SC4_H_COEFF_0_7,
	MCSC_F_YUV_POLY_SC4_H_COEFF_1_0,
	MCSC_F_YUV_POLY_SC4_H_COEFF_1_1,
	MCSC_F_YUV_POLY_SC4_H_COEFF_1_2,
	MCSC_F_YUV_POLY_SC4_H_COEFF_1_3,
	MCSC_F_YUV_POLY_SC4_H_COEFF_1_4,
	MCSC_F_YUV_POLY_SC4_H_COEFF_1_5,
	MCSC_F_YUV_POLY_SC4_H_COEFF_1_6,
	MCSC_F_YUV_POLY_SC4_H_COEFF_1_7,
	MCSC_F_YUV_POLY_SC4_H_COEFF_2_0,
	MCSC_F_YUV_POLY_SC4_H_COEFF_2_1,
	MCSC_F_YUV_POLY_SC4_H_COEFF_2_2,
	MCSC_F_YUV_POLY_SC4_H_COEFF_2_3,
	MCSC_F_YUV_POLY_SC4_H_COEFF_2_4,
	MCSC_F_YUV_POLY_SC4_H_COEFF_2_5,
	MCSC_F_YUV_POLY_SC4_H_COEFF_2_6,
	MCSC_F_YUV_POLY_SC4_H_COEFF_2_7,
	MCSC_F_YUV_POLY_SC4_H_COEFF_3_0,
	MCSC_F_YUV_POLY_SC4_H_COEFF_3_1,
	MCSC_F_YUV_POLY_SC4_H_COEFF_3_2,
	MCSC_F_YUV_POLY_SC4_H_COEFF_3_3,
	MCSC_F_YUV_POLY_SC4_H_COEFF_3_4,
	MCSC_F_YUV_POLY_SC4_H_COEFF_3_5,
	MCSC_F_YUV_POLY_SC4_H_COEFF_3_6,
	MCSC_F_YUV_POLY_SC4_H_COEFF_3_7,
	MCSC_F_YUV_POLY_SC4_H_COEFF_4_0,
	MCSC_F_YUV_POLY_SC4_H_COEFF_4_1,
	MCSC_F_YUV_POLY_SC4_H_COEFF_4_2,
	MCSC_F_YUV_POLY_SC4_H_COEFF_4_3,
	MCSC_F_YUV_POLY_SC4_H_COEFF_4_4,
	MCSC_F_YUV_POLY_SC4_H_COEFF_4_5,
	MCSC_F_YUV_POLY_SC4_H_COEFF_4_6,
	MCSC_F_YUV_POLY_SC4_H_COEFF_4_7,
	MCSC_F_YUV_POLY_SC4_H_COEFF_5_0,
	MCSC_F_YUV_POLY_SC4_H_COEFF_5_1,
	MCSC_F_YUV_POLY_SC4_H_COEFF_5_2,
	MCSC_F_YUV_POLY_SC4_H_COEFF_5_3,
	MCSC_F_YUV_POLY_SC4_H_COEFF_5_4,
	MCSC_F_YUV_POLY_SC4_H_COEFF_5_5,
	MCSC_F_YUV_POLY_SC4_H_COEFF_5_6,
	MCSC_F_YUV_POLY_SC4_H_COEFF_5_7,
	MCSC_F_YUV_POLY_SC4_H_COEFF_6_0,
	MCSC_F_YUV_POLY_SC4_H_COEFF_6_1,
	MCSC_F_YUV_POLY_SC4_H_COEFF_6_2,
	MCSC_F_YUV_POLY_SC4_H_COEFF_6_3,
	MCSC_F_YUV_POLY_SC4_H_COEFF_6_4,
	MCSC_F_YUV_POLY_SC4_H_COEFF_6_5,
	MCSC_F_YUV_POLY_SC4_H_COEFF_6_6,
	MCSC_F_YUV_POLY_SC4_H_COEFF_6_7,
	MCSC_F_YUV_POLY_SC4_H_COEFF_7_0,
	MCSC_F_YUV_POLY_SC4_H_COEFF_7_1,
	MCSC_F_YUV_POLY_SC4_H_COEFF_7_2,
	MCSC_F_YUV_POLY_SC4_H_COEFF_7_3,
	MCSC_F_YUV_POLY_SC4_H_COEFF_7_4,
	MCSC_F_YUV_POLY_SC4_H_COEFF_7_5,
	MCSC_F_YUV_POLY_SC4_H_COEFF_7_6,
	MCSC_F_YUV_POLY_SC4_H_COEFF_7_7,
	MCSC_F_YUV_POLY_SC4_H_COEFF_8_0,
	MCSC_F_YUV_POLY_SC4_H_COEFF_8_1,
	MCSC_F_YUV_POLY_SC4_H_COEFF_8_2,
	MCSC_F_YUV_POLY_SC4_H_COEFF_8_3,
	MCSC_F_YUV_POLY_SC4_H_COEFF_8_4,
	MCSC_F_YUV_POLY_SC4_H_COEFF_8_5,
	MCSC_F_YUV_POLY_SC4_H_COEFF_8_6,
	MCSC_F_YUV_POLY_SC4_H_COEFF_8_7,
	MCSC_F_YUV_POLY_SC0_STRIP_PRE_DST_SIZE_H,
	MCSC_F_YUV_POLY_SC0_STRIP_IN_START_POS_H,
	MCSC_F_YUV_POLY_SC0_OUT_CROP_POS_V,
	MCSC_F_YUV_POLY_SC0_OUT_CROP_POS_H,
	MCSC_F_YUV_POLY_SC0_OUT_CROP_SIZE_V,
	MCSC_F_YUV_POLY_SC0_OUT_CROP_SIZE_H,
	MCSC_F_YUV_POLY_SC1_STRIP_PRE_DST_SIZE_H,
	MCSC_F_YUV_POLY_SC1_STRIP_IN_START_POS_H,
	MCSC_F_YUV_POLY_SC1_OUT_CROP_POS_V,
	MCSC_F_YUV_POLY_SC1_OUT_CROP_POS_H,
	MCSC_F_YUV_POLY_SC1_OUT_CROP_SIZE_V,
	MCSC_F_YUV_POLY_SC1_OUT_CROP_SIZE_H,
	MCSC_F_YUV_POLY_SC2_STRIP_PRE_DST_SIZE_H,
	MCSC_F_YUV_POLY_SC2_STRIP_IN_START_POS_H,
	MCSC_F_YUV_POLY_SC2_OUT_CROP_POS_V,
	MCSC_F_YUV_POLY_SC2_OUT_CROP_POS_H,
	MCSC_F_YUV_POLY_SC2_OUT_CROP_SIZE_V,
	MCSC_F_YUV_POLY_SC2_OUT_CROP_SIZE_H,
	MCSC_F_YUV_POLY_SC3_STRIP_PRE_DST_SIZE_H,
	MCSC_F_YUV_POLY_SC3_STRIP_IN_START_POS_H,
	MCSC_F_YUV_POLY_SC3_OUT_CROP_POS_V,
	MCSC_F_YUV_POLY_SC3_OUT_CROP_POS_H,
	MCSC_F_YUV_POLY_SC3_OUT_CROP_SIZE_V,
	MCSC_F_YUV_POLY_SC3_OUT_CROP_SIZE_H,
	MCSC_F_YUV_POLY_SC4_STRIP_PRE_DST_SIZE_H,
	MCSC_F_YUV_POLY_SC4_STRIP_IN_START_POS_H,
	MCSC_F_YUV_POLY_SC4_OUT_CROP_POS_V,
	MCSC_F_YUV_POLY_SC4_OUT_CROP_POS_H,
	MCSC_F_YUV_POLY_SC4_OUT_CROP_SIZE_V,
	MCSC_F_YUV_POLY_SC4_OUT_CROP_SIZE_H,
	MCSC_F_YUV_POST_PC0_ENABLE,
	MCSC_F_YUV_POST_PC0_CLK_GATE_DISABLE,
	MCSC_F_YUV_POST_PC0_CONV420_CLK_GATE_DISABLE,
	MCSC_F_YUV_POST_PC0_BCHS_CLK_GATE_DISABLE,
	MCSC_F_YUV_POST_PC0_LB_CTRL_CLK_GATE_DISABLE,
	MCSC_F_YUV_POST_PC0_STRIP_ENABLE,
	MCSC_F_YUV_POST_PC0_OUT_CROP_ENABLE,
	MCSC_F_YUV_POST_PC0_IMG_VSIZE,
	MCSC_F_YUV_POST_PC0_IMG_HSIZE,
	MCSC_F_YUV_POST_PC0_DST_VSIZE,
	MCSC_F_YUV_POST_PC0_DST_HSIZE,
	MCSC_F_YUV_POST_PC0_H_RATIO,
	MCSC_F_YUV_POST_PC0_V_RATIO,
	MCSC_F_YUV_POST_PC0_H_INIT_PHASE_OFFSET,
	MCSC_F_YUV_POST_PC0_V_INIT_PHASE_OFFSET,
	MCSC_F_YUV_POST_PC0_ROUND_MODE,
	MCSC_F_YUV_POST_PC0_V_COEFF_SEL,
	MCSC_F_YUV_POST_PC0_H_COEFF_SEL,
	MCSC_F_YUV_POST_PC0_STRIP_PRE_DST_SIZE_H,
	MCSC_F_YUV_POST_PC0_STRIP_IN_START_POS_H,
	MCSC_F_YUV_POST_PC0_OUT_CROP_POS_V,
	MCSC_F_YUV_POST_PC0_OUT_CROP_POS_H,
	MCSC_F_YUV_POST_PC0_OUT_CROP_SIZE_V,
	MCSC_F_YUV_POST_PC0_OUT_CROP_SIZE_H,
	MCSC_F_YUV_POST_PC0_CONV420_ENABLE,
	MCSC_F_YUV_POST_PC0_CONV420_ODD_LINE,
	MCSC_F_YUV_POST_PC0_BCHS_ENABLE,
	MCSC_F_YUV_POST_PC0_BCHS_Y_GAIN,
	MCSC_F_YUV_POST_PC0_BCHS_Y_OFFSET,
	MCSC_F_YUV_POST_PC0_BCHS_C_GAIN_00,
	MCSC_F_YUV_POST_PC0_BCHS_C_GAIN_01,
	MCSC_F_YUV_POST_PC0_BCHS_C_GAIN_10,
	MCSC_F_YUV_POST_PC0_BCHS_C_GAIN_11,
	MCSC_F_YUV_POST_PC0_BCHS_Y_CLAMP_MIN,
	MCSC_F_YUV_POST_PC0_BCHS_Y_CLAMP_MAX,
	MCSC_F_YUV_POST_PC0_BCHS_C_CLAMP_MIN,
	MCSC_F_YUV_POST_PC0_BCHS_C_CLAMP_MAX,
	MCSC_F_YUV_POST_PC1_ENABLE,
	MCSC_F_YUV_POST_PC1_CLK_GATE_DISABLE,
	MCSC_F_YUV_POST_PC1_CONV420_CLK_GATE_DISABLE,
	MCSC_F_YUV_POST_PC1_BCHS_CLK_GATE_DISABLE,
	MCSC_F_YUV_POST_PC1_LB_CTRL_CLK_GATE_DISABLE,
	MCSC_F_YUV_POST_PC1_STRIP_ENABLE,
	MCSC_F_YUV_POST_PC1_OUT_CROP_ENABLE,
	MCSC_F_YUV_POST_PC1_IMG_VSIZE,
	MCSC_F_YUV_POST_PC1_IMG_HSIZE,
	MCSC_F_YUV_POST_PC1_DST_VSIZE,
	MCSC_F_YUV_POST_PC1_DST_HSIZE,
	MCSC_F_YUV_POST_PC1_H_RATIO,
	MCSC_F_YUV_POST_PC1_V_RATIO,
	MCSC_F_YUV_POST_PC1_H_INIT_PHASE_OFFSET,
	MCSC_F_YUV_POST_PC1_V_INIT_PHASE_OFFSET,
	MCSC_F_YUV_POST_PC1_ROUND_MODE,
	MCSC_F_YUV_POST_PC1_V_COEFF_SEL,
	MCSC_F_YUV_POST_PC1_H_COEFF_SEL,
	MCSC_F_YUV_POST_PC1_STRIP_PRE_DST_SIZE_H,
	MCSC_F_YUV_POST_PC1_STRIP_IN_START_POS_H,
	MCSC_F_YUV_POST_PC1_OUT_CROP_POS_V,
	MCSC_F_YUV_POST_PC1_OUT_CROP_POS_H,
	MCSC_F_YUV_POST_PC1_OUT_CROP_SIZE_V,
	MCSC_F_YUV_POST_PC1_OUT_CROP_SIZE_H,
	MCSC_F_YUV_POST_PC1_CONV420_ENABLE,
	MCSC_F_YUV_POST_PC1_CONV420_ODD_LINE,
	MCSC_F_YUV_POST_PC1_BCHS_ENABLE,
	MCSC_F_YUV_POST_PC1_BCHS_Y_GAIN,
	MCSC_F_YUV_POST_PC1_BCHS_Y_OFFSET,
	MCSC_F_YUV_POST_PC1_BCHS_C_GAIN_00,
	MCSC_F_YUV_POST_PC1_BCHS_C_GAIN_01,
	MCSC_F_YUV_POST_PC1_BCHS_C_GAIN_10,
	MCSC_F_YUV_POST_PC1_BCHS_C_GAIN_11,
	MCSC_F_YUV_POST_PC1_BCHS_Y_CLAMP_MIN,
	MCSC_F_YUV_POST_PC1_BCHS_Y_CLAMP_MAX,
	MCSC_F_YUV_POST_PC1_BCHS_C_CLAMP_MIN,
	MCSC_F_YUV_POST_PC1_BCHS_C_CLAMP_MAX,
	MCSC_F_YUV_POST_PC2_ENABLE,
	MCSC_F_YUV_POST_PC2_CLK_GATE_DISABLE,
	MCSC_F_YUV_POST_PC2_CONV420_CLK_GATE_DISABLE,
	MCSC_F_YUV_POST_PC2_BCHS_CLK_GATE_DISABLE,
	MCSC_F_YUV_POST_PC2_LB_CTRL_CLK_GATE_DISABLE,
	MCSC_F_YUV_POST_PC2_STRIP_ENABLE,
	MCSC_F_YUV_POST_PC2_OUT_CROP_ENABLE,
	MCSC_F_YUV_POST_PC2_IMG_VSIZE,
	MCSC_F_YUV_POST_PC2_IMG_HSIZE,
	MCSC_F_YUV_POST_PC2_DST_VSIZE,
	MCSC_F_YUV_POST_PC2_DST_HSIZE,
	MCSC_F_YUV_POST_PC2_H_RATIO,
	MCSC_F_YUV_POST_PC2_V_RATIO,
	MCSC_F_YUV_POST_PC2_H_INIT_PHASE_OFFSET,
	MCSC_F_YUV_POST_PC2_V_INIT_PHASE_OFFSET,
	MCSC_F_YUV_POST_PC2_ROUND_MODE,
	MCSC_F_YUV_POST_PC2_V_COEFF_SEL,
	MCSC_F_YUV_POST_PC2_H_COEFF_SEL,
	MCSC_F_YUV_POST_PC2_STRIP_PRE_DST_SIZE_H,
	MCSC_F_YUV_POST_PC2_STRIP_IN_START_POS_H,
	MCSC_F_YUV_POST_PC2_OUT_CROP_POS_V,
	MCSC_F_YUV_POST_PC2_OUT_CROP_POS_H,
	MCSC_F_YUV_POST_PC2_OUT_CROP_SIZE_V,
	MCSC_F_YUV_POST_PC2_OUT_CROP_SIZE_H,
	MCSC_F_YUV_POST_PC2_CONV420_ENABLE,
	MCSC_F_YUV_POST_PC2_CONV420_ODD_LINE,
	MCSC_F_YUV_POST_PC2_BCHS_ENABLE,
	MCSC_F_YUV_POST_PC2_BCHS_Y_GAIN,
	MCSC_F_YUV_POST_PC2_BCHS_Y_OFFSET,
	MCSC_F_YUV_POST_PC2_BCHS_C_GAIN_00,
	MCSC_F_YUV_POST_PC2_BCHS_C_GAIN_01,
	MCSC_F_YUV_POST_PC2_BCHS_C_GAIN_10,
	MCSC_F_YUV_POST_PC2_BCHS_C_GAIN_11,
	MCSC_F_YUV_POST_PC2_BCHS_Y_CLAMP_MIN,
	MCSC_F_YUV_POST_PC2_BCHS_Y_CLAMP_MAX,
	MCSC_F_YUV_POST_PC2_BCHS_C_CLAMP_MIN,
	MCSC_F_YUV_POST_PC2_BCHS_C_CLAMP_MAX,
	MCSC_F_YUV_POST_PC3_CONV420_CLK_GATE_DISABLE,
	MCSC_F_YUV_POST_PC3_BCHS_CLK_GATE_DISABLE,
	MCSC_F_YUV_POST_PC3_CONV420_ENABLE,
	MCSC_F_YUV_POST_PC3_CONV420_ODD_LINE,
	MCSC_F_YUV_POST_PC3_BCHS_ENABLE,
	MCSC_F_YUV_POST_PC3_BCHS_Y_GAIN,
	MCSC_F_YUV_POST_PC3_BCHS_Y_OFFSET,
	MCSC_F_YUV_POST_PC3_BCHS_C_GAIN_00,
	MCSC_F_YUV_POST_PC3_BCHS_C_GAIN_01,
	MCSC_F_YUV_POST_PC3_BCHS_C_GAIN_10,
	MCSC_F_YUV_POST_PC3_BCHS_C_GAIN_11,
	MCSC_F_YUV_POST_PC3_BCHS_Y_CLAMP_MIN,
	MCSC_F_YUV_POST_PC3_BCHS_Y_CLAMP_MAX,
	MCSC_F_YUV_POST_PC3_BCHS_C_CLAMP_MIN,
	MCSC_F_YUV_POST_PC3_BCHS_C_CLAMP_MAX,
	MCSC_F_YUV_POST_PC4_CONV420_CLK_GATE_DISABLE,
	MCSC_F_YUV_POST_PC4_BCHS_CLK_GATE_DISABLE,
	MCSC_F_YUV_POST_PC4_CONV420_ENABLE,
	MCSC_F_YUV_POST_PC4_CONV420_ODD_LINE,
	MCSC_F_YUV_POST_PC4_BCHS_ENABLE,
	MCSC_F_YUV_POST_PC4_BCHS_Y_GAIN,
	MCSC_F_YUV_POST_PC4_BCHS_Y_OFFSET,
	MCSC_F_YUV_POST_PC4_BCHS_C_GAIN_00,
	MCSC_F_YUV_POST_PC4_BCHS_C_GAIN_01,
	MCSC_F_YUV_POST_PC4_BCHS_C_GAIN_10,
	MCSC_F_YUV_POST_PC4_BCHS_C_GAIN_11,
	MCSC_F_YUV_POST_PC4_BCHS_Y_CLAMP_MIN,
	MCSC_F_YUV_POST_PC4_BCHS_Y_CLAMP_MAX,
	MCSC_F_YUV_POST_PC4_BCHS_C_CLAMP_MIN,
	MCSC_F_YUV_POST_PC4_BCHS_C_CLAMP_MAX,
	MCSC_F_YUV_HWFC_SWRESET,
	MCSC_F_YUV_HWFC_MODE,
	MCSC_F_YUV_HWFC_REGION_IDX_BIN_A,
	MCSC_F_YUV_HWFC_REGION_IDX_BIN_B,
	MCSC_F_YUV_HWFC_REGION_IDX_GRAY_A,
	MCSC_F_YUV_HWFC_REGION_IDX_GRAY_B,
	MCSC_F_YUV_HWFC_CURR_REGION_A,
	MCSC_F_YUV_HWFC_CURR_REGION_B,
	MCSC_F_YUV_HWFC_PLANE_A,
	MCSC_F_YUV_HWFC_ID0_A,
	MCSC_F_YUV_HWFC_ID1_A,
	MCSC_F_YUV_HWFC_ID2_A,
	MCSC_F_YUV_HWFC_FORMAT_A,
	MCSC_F_YUV_HWFC_TOTAL_IMAGE_BYTE0_A,
	MCSC_F_YUV_HWFC_TOTAL_WIDTH_BYTE0_A,
	MCSC_F_YUV_HWFC_TOTAL_IMAGE_BYTE1_A,
	MCSC_F_YUV_HWFC_TOTAL_WIDTH_BYTE1_A,
	MCSC_F_YUV_HWFC_TOTAL_IMAGE_BYTE2_A,
	MCSC_F_YUV_HWFC_TOTAL_WIDTH_BYTE2_A,
	MCSC_F_YUV_HWFC_PLANE_B,
	MCSC_F_YUV_HWFC_ID0_B,
	MCSC_F_YUV_HWFC_ID1_B,
	MCSC_F_YUV_HWFC_ID2_B,
	MCSC_F_YUV_HWFC_FORMAT_B,
	MCSC_F_YUV_HWFC_TOTAL_IMAGE_BYTE0_B,
	MCSC_F_YUV_HWFC_TOTAL_WIDTH_BYTE0_B,
	MCSC_F_YUV_HWFC_TOTAL_IMAGE_BYTE1_B,
	MCSC_F_YUV_HWFC_TOTAL_WIDTH_BYTE1_B,
	MCSC_F_YUV_HWFC_TOTAL_IMAGE_BYTE2_B,
	MCSC_F_YUV_HWFC_TOTAL_WIDTH_BYTE2_B,
	MCSC_F_YUV_HWFC_FRAME_START_SELECT,
	MCSC_F_YUV_HWFC_INDEX_RESET,
	MCSC_F_YUV_HWFC_ENABLE_AUTO_CLEAR,
	MCSC_F_YUV_HWFC_CORE_RESET_INPUT_SEL_A,
	MCSC_F_YUV_HWFC_CORE_RESET_INPUT_SEL_B,
	MCSC_F_YUV_HWFC_MASTER_SEL_A,
	MCSC_F_YUV_HWFC_MASTER_SEL_B,
	MCSC_F_DBG_SC_0,
	MCSC_F_DBG_SC_1,
	MCSC_F_DBG_SC_2,
	MCSC_F_DBG_SC_3,
	MCSC_F_DBG_SC_4,
	MCSC_F_DBG_SC_5,
	MCSC_F_DBG_SC_6,
	MCSC_F_DBG_SC_7,
	MCSC_F_DBG_SC_8,
	MCSC_F_DBG_SC_9,
	MCSC_F_DBG_SC_10,
	MCSC_F_DBG_SC_11,
	MCSC_F_DBG_SC_12,
	MCSC_F_DBG_SC_13,
	MCSC_F_DBG_SC_14,
	MCSC_F_DBG_SC_15,
	MCSC_F_DBG_SC_16,
	MCSC_F_DBG_SC_17,
	MCSC_F_DBG_SC_18,
	MCSC_F_DBG_SC_19,
	MCSC_F_DBG_SC_20,
	MCSC_F_DBG_SC_21,
	MCSC_F_DBG_SC_22,
	MCSC_F_DBG_SC_23,
	MCSC_F_DBG_SC_24,
	MCSC_F_DBG_SC_25,
	MCSC_F_DBG_SC_26,
	MCSC_F_DBG_SC_27,
	MCSC_F_DBG_SC_28,
	MCSC_F_DBG_SC_29,
	MCSC_F_DBG_SC_30,
	MCSC_F_DBG_SC_31,
	MCSC_F_DBG_SC_32,
	MCSC_F_DBG_SC_33,
	MCSC_F_DBG_SC_34,
	MCSC_F_YUV_DJAG_CRC_TOP_IN_OTF,
	MCSC_F_YUV_DJAG_CRC_PS,
	MCSC_F_YUV_DJAG_CRC_EZPOST_IN,
	MCSC_F_YUV_DJAG_CRC_EZPOST_OUT,
	MCSC_F_YUV_DJAG_CRC_DJAG_OUT,
	MCSC_F_YUV_POLY_SC0_CRC_POLY,
	MCSC_F_YUV_POLY_SC1_CRC_POLY,
	MCSC_F_YUV_POLY_SC2_CRC_POLY,
	MCSC_F_YUV_POLY_SC3_CRC_POLY,
	MCSC_F_YUV_POLY_SC4_CRC_POLY,
	MCSC_F_YUV_POST_PC0_CRC_POST,
	MCSC_F_YUV_POST_PC1_CRC_POST,
	MCSC_F_YUV_POST_PC2_CRC_POST,
	MCSC_F_YUV_POST_PC3_CRC_POST,
	MCSC_F_YUV_POST_PC4_CRC_POST,
	MCSC_F_YUV_POST_PC0_CRC_CONV_LUMA,
	MCSC_F_YUV_POST_PC0_CRC_CONV_CHR,
	MCSC_F_YUV_POST_PC1_CRC_CONV_LUMA,
	MCSC_F_YUV_POST_PC1_CRC_CONV_CHR,
	MCSC_F_YUV_POST_PC2_CRC_CONV_LUMA,
	MCSC_F_YUV_POST_PC2_CRC_CONV_CHR,
	MCSC_F_YUV_POST_PC3_CRC_CONV_LUMA,
	MCSC_F_YUV_POST_PC3_CRC_CONV_CHR,
	MCSC_F_YUV_POST_PC4_CRC_CONV_LUMA,
	MCSC_F_YUV_POST_PC4_CRC_CONV_CHR,
	MCSC_F_YUV_POST_PC0_CRC_BCHS_LUMA,
	MCSC_F_YUV_POST_PC0_CRC_BCHS_CHR,
	MCSC_F_YUV_POST_PC1_CRC_BCHS_LUMA,
	MCSC_F_YUV_POST_PC1_CRC_BCHS_CHR,
	MCSC_F_YUV_POST_PC2_CRC_BCHS_LUMA,
	MCSC_F_YUV_POST_PC2_CRC_BCHS_CHR,
	MCSC_F_YUV_POST_PC3_CRC_BCHS_LUMA,
	MCSC_F_YUV_POST_PC3_CRC_BCHS_CHR,
	MCSC_F_YUV_POST_PC4_CRC_BCHS_LUMA,
	MCSC_F_YUV_POST_PC4_CRC_BCHS_CHR,
	MCSC_F_YUV_WDMASC_W0_CRC_CMN_WDMA_IN_LUMA,
	MCSC_F_YUV_WDMASC_W0_CRC_CMN_WDMA_IN_CHR,
	MCSC_F_YUV_WDMASC_W1_CRC_CMN_WDMA_IN_LUMA,
	MCSC_F_YUV_WDMASC_W1_CRC_CMN_WDMA_IN_CHR,
	MCSC_F_YUV_WDMASC_W2_CRC_CMN_WDMA_IN_LUMA,
	MCSC_F_YUV_WDMASC_W2_CRC_CMN_WDMA_IN_CHR,
	MCSC_F_YUV_WDMASC_W3_CRC_CMN_WDMA_IN_LUMA,
	MCSC_F_YUV_WDMASC_W3_CRC_CMN_WDMA_IN_CHR,
	MCSC_F_YUV_WDMASC_W4_CRC_CMN_WDMA_IN_LUMA,
	MCSC_F_YUV_WDMASC_W4_CRC_CMN_WDMA_IN_CHR,
	MCSC_F_STAT_RDMAHF_CRC_CMN_RDMA_HF_OUT,
	MCSC_F_CRC_AXI_RDMA_HF,
	MCSC_F_CRC_AXI_RDMA_HF_HEADER,
	MCSC_F_CRC_AXI_RDMA_SFR,
	MCSC_F_CRC_AXI_WDMA_W0_1P,
	MCSC_F_CRC_AXI_WDMA_W0_2P,
	MCSC_F_CRC_AXI_WDMA_W0_3P,
	MCSC_F_CRC_AXI_WDMA_W1_1P,
	MCSC_F_CRC_AXI_WDMA_W1_2P,
	MCSC_F_CRC_AXI_WDMA_W1_3P,
	MCSC_F_CRC_AXI_WDMA_W2_1P,
	MCSC_F_CRC_AXI_WDMA_W2_2P,
	MCSC_F_CRC_AXI_WDMA_W2_3P,
	MCSC_F_CRC_AXI_WDMA_W3_1P,
	MCSC_F_CRC_AXI_WDMA_W3_2P,
	MCSC_F_CRC_AXI_WDMA_W3_3P,
	MCSC_F_CRC_AXI_WDMA_W4_1P,
	MCSC_F_CRC_AXI_WDMA_W4_2P,
	MCSC_F_CRC_AXI_WDMA_W4_3P,
	MCSC_F_CRC_AXI_WDMA_W0_1P_HEADER,
	MCSC_F_CRC_AXI_WDMA_W0_2P_HEADER,
	MCSC_F_CRC_AXI_WDMA_W1_1P_HEADER,
	MCSC_F_CRC_AXI_WDMA_W1_2P_HEADER,
	MCSC_REG_FIELD_CNT
};

static const struct is_reg mcsc_regs[MCSC_REG_CNT] = {
	{0x0000, "CMDQ_ENABLE"},
	{0x0008, "CMDQ_STOP_CRPT_ENABLE"},
	{0x0010, "SW_RESET"},
	{0x0014, "SW_CORE_RESET"},
	{0x0018, "SW_APB_RESET"},
	{0x001c, "TRANS_STOP_REQ"},
	{0x0020, "TRANS_STOP_REQ_RDY"},
	{0x002c, "IP_CLOCK_DOWN_MODE"},
	{0x0030, "IP_PROCESSING"},
	{0x0034, "FORCE_INTERNAL_CLOCK"},
	{0x0038, "DEBUG_CLOCK_ENABLE"},
	{0x003c, "IP_POST_FRAME_GAP"},
	{0x0040, "IP_DRCG_ENABLE"},
	{0x0050, "AUTO_IGNORE_INTERRUPT_ENABLE"},
	{0x0054, "AUTO_IGNORE_PREADY_ENABLE"},
	{0x0058, "IP_USE_SW_FINISH_COND"},
	{0x005c, "SW_FINISH_COND_ENABLE"},
	{0x006c, "IP_CORRUPTED_COND_ENABLE"},
	{0x0080, "IP_USE_OTF_PATH"},
	{0x0084, "IP_USE_CINFIFO_NEW_FRAME_IN"},
	{0x00a0, "IP_USE_EXT_MEM_ENABLE"},
	{0x0210, "YUV_MAIN_CTRL_IN_IMG_SZ_WIDTH"},
	{0x0214, "YUV_MAIN_CTRL_IN_IMG_SZ_HEIGHT"},
	{0x0220, "YUV_MAIN_CTRL_SBWC_CR_FIRST"},
	{0x0240, "YUV_MAIN_CTRL_FRO_EN"},
	{0x0244, "YUV_MAIN_CTRL_INPUT_MONO_EN"},
	{0x02a0, "YUV_MAIN_CTRL_CRC_EN"},
	{0x02a4, "YUV_MAIN_CTRL_STALL_THROTTLE_CTRL"},
	{0x02f0, "YUV_MAIN_CTRL_VERSION"},
	{0x02f4, "YUV_MAIN_CTRL_DJAG_SC_HBI"},
	{0x02fc, "YUV_MAIN_CTRL_VSSR_ENABLE"},
	{0x0400, "CMDQ_QUE_CMD_H"},
	{0x0404, "CMDQ_QUE_CMD_M"},
	{0x0408, "CMDQ_QUE_CMD_L"},
	{0x040c, "CMDQ_ADD_TO_QUEUE_0"},
	{0x0410, "CMDQ_ADD_TO_QUEUE_1"},
	{0x0414, "CMDQ_ADD_TO_QUEUE_URGENT"},
	{0x0440, "CMDQ_LOCK"},
	{0x0444, "CMDQ_TIME_SLICE_SEQUENCE"},
	{0x0448, "CMDQ_TS_SEQ_END_POINT"},
	{0x044c, "CMDQ_TS_SEQ_COUNT_RESET"},
	{0x0450, "CMDQ_CTRL_SETSEL_EN"},
	{0x0454, "CMDQ_SETSEL"},
	{0x0458, "CMDQ_PUSH_BACK_TO_QUEUE"},
	{0x0460, "CMDQ_FLUSH_QUEUE_0"},
	{0x0464, "CMDQ_FLUSH_QUEUE_1"},
	{0x0468, "CMDQ_FLUSH_QUEUE_URGENT"},
	{0x046c, "CMDQ_SWAP_QUEUE_0"},
	{0x0470, "CMDQ_SWAP_QUEUE_1"},
	{0x0474, "CMDQ_SWAP_QUEUE_URGENT"},
	{0x0478, "CMDQ_ROTATE_QUEUE_0"},
	{0x047c, "CMDQ_ROTATE_QUEUE_1"},
	{0x0480, "CMDQ_ROTATE_QUEUE_URGENT"},
	{0x0484, "CMDQ_HOLD_MARK_QUEUE_0"},
	{0x0488, "CMDQ_HOLD_MARK_QUEUE_1"},
	{0x048c, "CMDQ_HOLD_MARK_QUEUE_URGENT"},
	{0x0490, "CMDQ_DEBUG_STATUS_TIME_SLICE"},
	{0x0494, "CMDQ_DEBUG_STATUS_PRE_LOAD"},
	{0x049c, "CMDQ_VHD_CONTROL"},
	{0x04a0, "CMDQ_FRAME_COUNTER_INC_TYPE"},
	{0x04a4, "CMDQ_FRAME_COUNTER_RESET"},
	{0x04a8, "CMDQ_FRAME_COUNTER"},
	{0x04ac, "CMDQ_FRAME_ID"},
	{0x04b0, "CMDQ_QUEUE_0_INFO"},
	{0x04b4, "CMDQ_QUEUE_0_RPTR_FOR_DEBUG"},
	{0x04b8, "CMDQ_DEBUG_QUE_0_CMD_H"},
	{0x04bc, "CMDQ_DEBUG_QUE_0_CMD_M"},
	{0x04c0, "CMDQ_DEBUG_QUE_0_CMD_L"},
	{0x04c4, "CMDQ_QUEUE_1_INFO"},
	{0x04c8, "CMDQ_QUEUE_1_RPTR_FOR_DEBUG"},
	{0x04cc, "CMDQ_DEBUG_QUE_1_CMD_H"},
	{0x04d0, "CMDQ_DEBUG_QUE_1_CMD_M"},
	{0x04d4, "CMDQ_DEBUG_QUE_1_CMD_L"},
	{0x04d8, "CMDQ_QUEUE_URGENT_INFO"},
	{0x04dc, "CMDQ_QUEUE_URGENT_RPTR_FOR_DEBUG"},
	{0x04e0, "CMDQ_DEBUG_QUE_URGENT_CMD_H"},
	{0x04e4, "CMDQ_DEBUG_QUE_URGENT_CMD_M"},
	{0x04e8, "CMDQ_DEBUG_QUE_URGENT_CMD_L"},
	{0x04ec, "CMDQ_DEBUG_STATUS"},
	{0x04f0, "CMDQ_INT"},
	{0x04f4, "CMDQ_INT_ENABLE"},
	{0x04f8, "CMDQ_INT_STATUS"},
	{0x04fc, "CMDQ_INT_CLEAR"},
	{0x0500, "C_LOADER_ENABLE"},
	{0x0504, "C_LOADER_RESET"},
	{0x0508, "C_LOADER_FAST_MODE"},
	{0x050c, "C_LOADER_REMAP_EN"},
	{0x0510, "C_LOADER_ACCESS_INTERVAL"},
	{0x0540, "C_LOADER_REMAP_00_ADDR"},
	{0x0544, "C_LOADER_REMAP_01_ADDR"},
	{0x0548, "C_LOADER_REMAP_02_ADDR"},
	{0x054c, "C_LOADER_REMAP_03_ADDR"},
	{0x0550, "C_LOADER_REMAP_04_ADDR"},
	{0x0554, "C_LOADER_REMAP_05_ADDR"},
	{0x0558, "C_LOADER_REMAP_06_ADDR"},
	{0x055c, "C_LOADER_REMAP_07_ADDR"},
	{0x05c0, "C_LOADER_DEBUG_STATUS"},
	{0x05c4, "C_LOADER_DEBUG_HEADER_REQ_COUNTER"},
	{0x05c8, "C_LOADER_DEBUG_HEADER_APB_COUNTER"},
	{0x0600, "COREX_ENABLE"},
	{0x0604, "COREX_RESET"},
	{0x0608, "COREX_FAST_MODE"},
	{0x060c, "COREX_UPDATE_TYPE_0"},
	{0x0610, "COREX_UPDATE_TYPE_1"},
	{0x0614, "COREX_UPDATE_MODE_0"},
	{0x0618, "COREX_UPDATE_MODE_1"},
	{0x061c, "COREX_START_0"},
	{0x0620, "COREX_START_1"},
	{0x0624, "COREX_COPY_FROM_IP_0"},
	{0x0628, "COREX_COPY_FROM_IP_1"},
	{0x062c, "COREX_STATUS_0"},
	{0x0630, "COREX_STATUS_1"},
	{0x0634, "COREX_PRE_ADDR_CONFIG"},
	{0x0638, "COREX_PRE_DATA_CONFIG"},
	{0x063c, "COREX_POST_ADDR_CONFIG"},
	{0x0640, "COREX_POST_DATA_CONFIG"},
	{0x0644, "COREX_PRE_POST_CONFIG_EN"},
	{0x0648, "COREX_TYPE_WRITE"},
	{0x064c, "COREX_TYPE_WRITE_TRIGGER"},
	{0x0650, "COREX_TYPE_READ"},
	{0x0654, "COREX_TYPE_READ_OFFSET"},
	{0x0658, "COREX_INT"},
	{0x065c, "COREX_INT_STATUS"},
	{0x0660, "COREX_INT_CLEAR"},
	{0x0664, "COREX_INT_ENABLE"},
	{0x0800, "INT_REQ_INT0"},
	{0x0804, "INT_REQ_INT0_ENABLE"},
	{0x0808, "INT_REQ_INT0_STATUS"},
	{0x080c, "INT_REQ_INT0_CLEAR"},
	{0x0810, "INT_REQ_INT1"},
	{0x0814, "INT_REQ_INT1_ENABLE"},
	{0x0818, "INT_REQ_INT1_STATUS"},
	{0x081c, "INT_REQ_INT1_CLEAR"},
	{0x0900, "INT_HIST_CURINT0"},
	{0x0904, "INT_HIST_CURINT0_ENABLE"},
	{0x0908, "INT_HIST_CURINT0_STATUS"},
	{0x090c, "INT_HIST_CURINT1"},
	{0x0910, "INT_HIST_CURINT1_ENABLE"},
	{0x0914, "INT_HIST_CURINT1_STATUS"},
	{0x0918, "INT_HIST_00_FRAME_ID"},
	{0x091c, "INT_HIST_00_INT0"},
	{0x0920, "INT_HIST_00_INT1"},
	{0x0924, "INT_HIST_01_FRAME_ID"},
	{0x0928, "INT_HIST_01_INT0"},
	{0x092c, "INT_HIST_01_INT1"},
	{0x0930, "INT_HIST_02_FRAME_ID"},
	{0x0934, "INT_HIST_02_INT0"},
	{0x0938, "INT_HIST_02_INT1"},
	{0x093c, "INT_HIST_03_FRAME_ID"},
	{0x0940, "INT_HIST_03_INT0"},
	{0x0944, "INT_HIST_03_INT1"},
	{0x0948, "INT_HIST_04_FRAME_ID"},
	{0x094c, "INT_HIST_04_INT0"},
	{0x0950, "INT_HIST_04_INT1"},
	{0x0954, "INT_HIST_05_FRAME_ID"},
	{0x0958, "INT_HIST_05_INT0"},
	{0x095c, "INT_HIST_05_INT1"},
	{0x0960, "INT_HIST_06_FRAME_ID"},
	{0x0964, "INT_HIST_06_INT0"},
	{0x0968, "INT_HIST_06_INT1"},
	{0x096c, "INT_HIST_07_FRAME_ID"},
	{0x0970, "INT_HIST_07_INT0"},
	{0x0974, "INT_HIST_07_INT1"},
	{0x0b00, "SECU_CTRL_SEQID"},
	{0x0b10, "SECU_CTRL_TZINFO_SEQID_0"},
	{0x0b14, "SECU_CTRL_TZINFO_SEQID_1"},
	{0x0b18, "SECU_CTRL_TZINFO_SEQID_2"},
	{0x0b1c, "SECU_CTRL_TZINFO_SEQID_3"},
	{0x0b20, "SECU_CTRL_TZINFO_SEQID_4"},
	{0x0b24, "SECU_CTRL_TZINFO_SEQID_5"},
	{0x0b28, "SECU_CTRL_TZINFO_SEQID_6"},
	{0x0b2c, "SECU_CTRL_TZINFO_SEQID_7"},
	{0x0b58, "SECU_OTF_SEQ_ID_PROT_ENABLE"},
	{0x0e00, "PERF_MONITOR_ENABLE"},
	{0x0e04, "PERF_MONITOR_CLEAR"},
	{0x0e08, "PERF_MONITOR_INT_USER_SEL"},
	{0x0e40, "PERF_MONITOR_INT_START"},
	{0x0e44, "PERF_MONITOR_INT_END"},
	{0x0e48, "PERF_MONITOR_INT_USER"},
	{0x0e4c, "PERF_MONITOR_PROCESS_PRE_CONFIG"},
	{0x0e50, "PERF_MONITOR_PROCESS_FRAME"},
	{0x0f00, "IP_VERSION"},
	{0x0f04, "COMMON_CTRL_VERSION"},
	{0x0f08, "QCH_STATUS"},
	{0x0f0c, "IDLENESS_STATUS"},
	{0x0f40, "IP_BUSY_MONITOR_0"},
	{0x0f44, "IP_BUSY_MONITOR_1"},
	{0x0f48, "IP_BUSY_MONITOR_2"},
	{0x0f4c, "IP_BUSY_MONITOR_3"},
	{0x0f60, "IP_STALL_OUT_STATUS_0"},
	{0x0f64, "IP_STALL_OUT_STATUS_1"},
	{0x0f68, "IP_STALL_OUT_STATUS_2"},
	{0x0f6c, "IP_STALL_OUT_STATUS_3"},
	{0x0f80, "STOPEN_CRC_STOP_VALID_COUNT"},
	{0x0fd0, "IP_ROL_RESET"},
	{0x0fd4, "IP_ROL_MODE"},
	{0x0fd8, "IP_ROL_SELECT"},
	{0x0fe0, "IP_INT_ON_COL_ROW"},
	{0x0fe4, "IP_INT_ON_COL_ROW_POS"},
	{0x0ff0, "FREEZE_EN"},
	{0x0ff4, "FREEZE_COL_ROW_POS"},
	{0x0ff8, "FREEZE_CORRUPTED_ENABLE"},
	{0x1000, "YUV_CINFIFO_ENABLE"},
	{0x1004, "YUV_CINFIFO_CONFIG"},
	{0x1008, "YUV_CINFIFO_STALL_CTRL"},
	{0x100c, "YUV_CINFIFO_INTERVAL_VBLANK"},
	{0x1010, "YUV_CINFIFO_INTERVALS"},
	{0x1014, "YUV_CINFIFO_STATUS"},
	{0x1018, "YUV_CINFIFO_INPUT_CNT"},
	{0x101c, "YUV_CINFIFO_STALL_CNT"},
	{0x1020, "YUV_CINFIFO_FIFO_FULLNESS"},
	{0x10fc, "YUV_CINFIFO_STREAM_CRC"},
	{0x1600, "STAT_RDMACL_ENABLE"},
	{0x1604, "STAT_RDMACL_COMP_CTRL"},
	{0x1610, "STAT_RDMACL_DATA_FORMAT"},
	{0x1614, "STAT_RDMACL_MONO_MODE"},
	{0x1620, "STAT_RDMACL_WIDTH"},
	{0x1624, "STAT_RDMACL_HEIGHT"},
	{0x1628, "STAT_RDMACL_STRIDE_1P"},
	{0x1640, "STAT_RDMACL_MAX_MO"},
	{0x1644, "STAT_RDMACL_LINE_GAP"},
	{0x1648, "STAT_RDMACL_MAX_BL"},
	{0x164c, "STAT_RDMACL_BUSINFO"},
	{0x1650, "STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_0"},
	{0x1654, "STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_1"},
	{0x1658, "STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_2"},
	{0x165c, "STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_3"},
	{0x1660, "STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_4"},
	{0x1664, "STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_5"},
	{0x1668, "STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_6"},
	{0x166c, "STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_7"},
	{0x1790, "STAT_RDMACL_IMG_CRC_1P"},
	{0x17b0, "STAT_RDMACL_MON_STATUS_0"},
	{0x17b4, "STAT_RDMACL_MON_STATUS_1"},
	{0x17b8, "STAT_RDMACL_MON_STATUS_2"},
	{0x17bc, "STAT_RDMACL_MON_STATUS_3"},
	{0x1800, "STAT_RDMAHF_ENABLE"},
	{0x1804, "STAT_RDMAHF_COMP_CTRL"},
	{0x1808, "STAT_RDMAHF_COMP_ERROR_MODE"},
	{0x180c, "STAT_RDMAHF_COMP_ERROR_VALUE"},
	{0x1810, "STAT_RDMAHF_DATA_FORMAT"},
	{0x1814, "STAT_RDMAHF_MONO_MODE"},
	{0x1818, "STAT_RDMAHF_COMP_LOSSY_BYTE32NUM"},
	{0x1820, "STAT_RDMAHF_WIDTH"},
	{0x1824, "STAT_RDMAHF_HEIGHT"},
	{0x1828, "STAT_RDMAHF_STRIDE_1P"},
	{0x1834, "STAT_RDMAHF_STRIDE_HEADER_1P"},
	{0x183c, "STAT_RDMAHF_VOTF_EN"},
	{0x1840, "STAT_RDMAHF_MAX_MO"},
	{0x1844, "STAT_RDMAHF_LINE_GAP"},
	{0x1848, "STAT_RDMAHF_MAX_BL"},
	{0x184c, "STAT_RDMAHF_BUSINFO"},
	{0x1850, "STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_0"},
	{0x1854, "STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_1"},
	{0x1858, "STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_2"},
	{0x185c, "STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_3"},
	{0x1860, "STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_4"},
	{0x1864, "STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_5"},
	{0x1868, "STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_6"},
	{0x186c, "STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_7"},
	{0x1910, "STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_0"},
	{0x1914, "STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_1"},
	{0x1918, "STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_2"},
	{0x191c, "STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_3"},
	{0x1920, "STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_4"},
	{0x1924, "STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_5"},
	{0x1928, "STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_6"},
	{0x192c, "STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_7"},
	{0x1990, "STAT_RDMAHF_IMG_CRC_1P"},
	{0x199c, "STAT_RDMAHF_HEADER_CRC_1P"},
	{0x19b0, "STAT_RDMAHF_MON_STATUS_0"},
	{0x19b4, "STAT_RDMAHF_MON_STATUS_1"},
	{0x19b8, "STAT_RDMAHF_MON_STATUS_2"},
	{0x19bc, "STAT_RDMAHF_MON_STATUS_3"},
	{0x2000, "YUV_WDMASC_W0_ENABLE"},
	{0x2004, "YUV_WDMASC_W0_COMP_CTRL"},
	{0x2010, "YUV_WDMASC_W0_DATA_FORMAT"},
	{0x2014, "YUV_WDMASC_W0_MONO_CTRL"},
	{0x2018, "YUV_WDMASC_W0_COMP_LOSSY_BYTE32NUM"},
	{0x2020, "YUV_WDMASC_W0_WIDTH"},
	{0x2024, "YUV_WDMASC_W0_HEIGHT"},
	{0x2028, "YUV_WDMASC_W0_STRIDE_1P"},
	{0x202c, "YUV_WDMASC_W0_STRIDE_2P"},
	{0x2030, "YUV_WDMASC_W0_STRIDE_3P"},
	{0x2034, "YUV_WDMASC_W0_STRIDE_HEADER_1P"},
	{0x2038, "YUV_WDMASC_W0_STRIDE_HEADER_2P"},
	{0x203c, "YUV_WDMASC_W0_VOTF_EN"},
	{0x2040, "YUV_WDMASC_W0_MAX_MO"},
	{0x2044, "YUV_WDMASC_W0_LINE_GAP"},
	{0x2048, "YUV_WDMASC_W0_MAX_BL"},
	{0x204c, "YUV_WDMASC_W0_BUSINFO"},
	{0x2050, "YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_0"},
	{0x2054, "YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_1"},
	{0x2058, "YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_2"},
	{0x205c, "YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_3"},
	{0x2060, "YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_4"},
	{0x2064, "YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_5"},
	{0x2068, "YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_6"},
	{0x206c, "YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_7"},
	{0x2090, "YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_0"},
	{0x2094, "YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_1"},
	{0x2098, "YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_2"},
	{0x209c, "YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_3"},
	{0x20a0, "YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_4"},
	{0x20a4, "YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_5"},
	{0x20a8, "YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_6"},
	{0x20ac, "YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_7"},
	{0x20d0, "YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_0"},
	{0x20d4, "YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_1"},
	{0x20d8, "YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_2"},
	{0x20dc, "YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_3"},
	{0x20e0, "YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_4"},
	{0x20e4, "YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_5"},
	{0x20e8, "YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_6"},
	{0x20ec, "YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_7"},
	{0x2110, "YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_0"},
	{0x2114, "YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_1"},
	{0x2118, "YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_2"},
	{0x211c, "YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_3"},
	{0x2120, "YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_4"},
	{0x2124, "YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_5"},
	{0x2128, "YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_6"},
	{0x212c, "YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_7"},
	{0x2150, "YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_0"},
	{0x2154, "YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_1"},
	{0x2158, "YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_2"},
	{0x215c, "YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_3"},
	{0x2160, "YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_4"},
	{0x2164, "YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_5"},
	{0x2168, "YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_6"},
	{0x216c, "YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_7"},
	{0x2190, "YUV_WDMASC_W0_IMG_CRC_1P"},
	{0x2194, "YUV_WDMASC_W0_IMG_CRC_2P"},
	{0x2198, "YUV_WDMASC_W0_IMG_CRC_3P"},
	{0x219c, "YUV_WDMASC_W0_HEADER_CRC_1P"},
	{0x21a0, "YUV_WDMASC_W0_HEADER_CRC_2P"},
	{0x21b0, "YUV_WDMASC_W0_MON_STATUS_0"},
	{0x21b4, "YUV_WDMASC_W0_MON_STATUS_1"},
	{0x21b8, "YUV_WDMASC_W0_MON_STATUS_2"},
	{0x21bc, "YUV_WDMASC_W0_MON_STATUS_3"},
	{0x21d0, "YUV_WDMASC_W0_BW_LIMIT_0"},
	{0x21d4, "YUV_WDMASC_W0_BW_LIMIT_1"},
	{0x21d8, "YUV_WDMASC_W0_BW_LIMIT_2"},
	{0x21f8, "YUV_WDMASC_W0_FLIP_CONTROL"},
	{0x21fc, "YUV_WDMASC_W0_RGB_ALPHA"},
	{0x2200, "YUV_WDMASC_W1_ENABLE"},
	{0x2204, "YUV_WDMASC_W1_COMP_CTRL"},
	{0x2210, "YUV_WDMASC_W1_DATA_FORMAT"},
	{0x2214, "YUV_WDMASC_W1_MONO_CTRL"},
	{0x2218, "YUV_WDMASC_W1_COMP_LOSSY_BYTE32NUM"},
	{0x2220, "YUV_WDMASC_W1_WIDTH"},
	{0x2224, "YUV_WDMASC_W1_HEIGHT"},
	{0x2228, "YUV_WDMASC_W1_STRIDE_1P"},
	{0x222c, "YUV_WDMASC_W1_STRIDE_2P"},
	{0x2230, "YUV_WDMASC_W1_STRIDE_3P"},
	{0x2234, "YUV_WDMASC_W1_STRIDE_HEADER_1P"},
	{0x2238, "YUV_WDMASC_W1_STRIDE_HEADER_2P"},
	{0x223c, "YUV_WDMASC_W1_VOTF_EN"},
	{0x2240, "YUV_WDMASC_W1_MAX_MO"},
	{0x2244, "YUV_WDMASC_W1_LINE_GAP"},
	{0x2248, "YUV_WDMASC_W1_MAX_BL"},
	{0x224c, "YUV_WDMASC_W1_BUSINFO"},
	{0x2250, "YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_0"},
	{0x2254, "YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_1"},
	{0x2258, "YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_2"},
	{0x225c, "YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_3"},
	{0x2260, "YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_4"},
	{0x2264, "YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_5"},
	{0x2268, "YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_6"},
	{0x226c, "YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_7"},
	{0x2290, "YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_0"},
	{0x2294, "YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_1"},
	{0x2298, "YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_2"},
	{0x229c, "YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_3"},
	{0x22a0, "YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_4"},
	{0x22a4, "YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_5"},
	{0x22a8, "YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_6"},
	{0x22ac, "YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_7"},
	{0x22d0, "YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_0"},
	{0x22d4, "YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_1"},
	{0x22d8, "YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_2"},
	{0x22dc, "YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_3"},
	{0x22e0, "YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_4"},
	{0x22e4, "YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_5"},
	{0x22e8, "YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_6"},
	{0x22ec, "YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_7"},
	{0x2310, "YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_0"},
	{0x2314, "YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_1"},
	{0x2318, "YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_2"},
	{0x231c, "YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_3"},
	{0x2320, "YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_4"},
	{0x2324, "YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_5"},
	{0x2328, "YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_6"},
	{0x232c, "YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_7"},
	{0x2350, "YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_0"},
	{0x2354, "YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_1"},
	{0x2358, "YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_2"},
	{0x235c, "YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_3"},
	{0x2360, "YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_4"},
	{0x2364, "YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_5"},
	{0x2368, "YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_6"},
	{0x236c, "YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_7"},
	{0x2390, "YUV_WDMASC_W1_IMG_CRC_1P"},
	{0x2394, "YUV_WDMASC_W1_IMG_CRC_2P"},
	{0x2398, "YUV_WDMASC_W1_IMG_CRC_3P"},
	{0x239c, "YUV_WDMASC_W1_HEADER_CRC_1P"},
	{0x23a0, "YUV_WDMASC_W1_HEADER_CRC_2P"},
	{0x23b0, "YUV_WDMASC_W1_MON_STATUS_0"},
	{0x23b4, "YUV_WDMASC_W1_MON_STATUS_1"},
	{0x23b8, "YUV_WDMASC_W1_MON_STATUS_2"},
	{0x23bc, "YUV_WDMASC_W1_MON_STATUS_3"},
	{0x23d0, "YUV_WDMASC_W1_BW_LIMIT_0"},
	{0x23d4, "YUV_WDMASC_W1_BW_LIMIT_1"},
	{0x23d8, "YUV_WDMASC_W1_BW_LIMIT_2"},
	{0x23f8, "YUV_WDMASC_W1_FLIP_CONTROL"},
	{0x23fc, "YUV_WDMASC_W1_RGB_ALPHA"},
	{0x2400, "YUV_WDMASC_W2_ENABLE"},
	{0x2404, "YUV_WDMASC_W2_COMP_CTRL"},
	{0x2410, "YUV_WDMASC_W2_DATA_FORMAT"},
	{0x2414, "YUV_WDMASC_W2_MONO_CTRL"},
	{0x2420, "YUV_WDMASC_W2_WIDTH"},
	{0x2424, "YUV_WDMASC_W2_HEIGHT"},
	{0x2428, "YUV_WDMASC_W2_STRIDE_1P"},
	{0x242c, "YUV_WDMASC_W2_STRIDE_2P"},
	{0x2430, "YUV_WDMASC_W2_STRIDE_3P"},
	{0x243c, "YUV_WDMASC_W2_VOTF_EN"},
	{0x2440, "YUV_WDMASC_W2_MAX_MO"},
	{0x2444, "YUV_WDMASC_W2_LINE_GAP"},
	{0x2448, "YUV_WDMASC_W2_MAX_BL"},
	{0x244c, "YUV_WDMASC_W2_BUSINFO"},
	{0x2450, "YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_0"},
	{0x2454, "YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_1"},
	{0x2458, "YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_2"},
	{0x245c, "YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_3"},
	{0x2460, "YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_4"},
	{0x2464, "YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_5"},
	{0x2468, "YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_6"},
	{0x246c, "YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_7"},
	{0x2490, "YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_0"},
	{0x2494, "YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_1"},
	{0x2498, "YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_2"},
	{0x249c, "YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_3"},
	{0x24a0, "YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_4"},
	{0x24a4, "YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_5"},
	{0x24a8, "YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_6"},
	{0x24ac, "YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_7"},
	{0x24d0, "YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_0"},
	{0x24d4, "YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_1"},
	{0x24d8, "YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_2"},
	{0x24dc, "YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_3"},
	{0x24e0, "YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_4"},
	{0x24e4, "YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_5"},
	{0x24e8, "YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_6"},
	{0x24ec, "YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_7"},
	{0x2590, "YUV_WDMASC_W2_IMG_CRC_1P"},
	{0x2594, "YUV_WDMASC_W2_IMG_CRC_2P"},
	{0x2598, "YUV_WDMASC_W2_IMG_CRC_3P"},
	{0x25b0, "YUV_WDMASC_W2_MON_STATUS_0"},
	{0x25b4, "YUV_WDMASC_W2_MON_STATUS_1"},
	{0x25b8, "YUV_WDMASC_W2_MON_STATUS_2"},
	{0x25bc, "YUV_WDMASC_W2_MON_STATUS_3"},
	{0x25d0, "YUV_WDMASC_W2_BW_LIMIT_0"},
	{0x25d4, "YUV_WDMASC_W2_BW_LIMIT_1"},
	{0x25d8, "YUV_WDMASC_W2_BW_LIMIT_2"},
	{0x25f8, "YUV_WDMASC_W2_FLIP_CONTROL"},
	{0x25fc, "YUV_WDMASC_W2_RGB_ALPHA"},
	{0x2600, "YUV_WDMASC_W3_ENABLE"},
	{0x2604, "YUV_WDMASC_W3_COMP_CTRL"},
	{0x2610, "YUV_WDMASC_W3_DATA_FORMAT"},
	{0x2614, "YUV_WDMASC_W3_MONO_CTRL"},
	{0x2620, "YUV_WDMASC_W3_WIDTH"},
	{0x2624, "YUV_WDMASC_W3_HEIGHT"},
	{0x2628, "YUV_WDMASC_W3_STRIDE_1P"},
	{0x262c, "YUV_WDMASC_W3_STRIDE_2P"},
	{0x2630, "YUV_WDMASC_W3_STRIDE_3P"},
	{0x263c, "YUV_WDMASC_W3_VOTF_EN"},
	{0x2640, "YUV_WDMASC_W3_MAX_MO"},
	{0x2644, "YUV_WDMASC_W3_LINE_GAP"},
	{0x2648, "YUV_WDMASC_W3_MAX_BL"},
	{0x264c, "YUV_WDMASC_W3_BUSINFO"},
	{0x2650, "YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_0"},
	{0x2654, "YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_1"},
	{0x2658, "YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_2"},
	{0x265c, "YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_3"},
	{0x2660, "YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_4"},
	{0x2664, "YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_5"},
	{0x2668, "YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_6"},
	{0x266c, "YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_7"},
	{0x2690, "YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_0"},
	{0x2694, "YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_1"},
	{0x2698, "YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_2"},
	{0x269c, "YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_3"},
	{0x26a0, "YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_4"},
	{0x26a4, "YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_5"},
	{0x26a8, "YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_6"},
	{0x26ac, "YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_7"},
	{0x26d0, "YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_0"},
	{0x26d4, "YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_1"},
	{0x26d8, "YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_2"},
	{0x26dc, "YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_3"},
	{0x26e0, "YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_4"},
	{0x26e4, "YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_5"},
	{0x26e8, "YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_6"},
	{0x26ec, "YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_7"},
	{0x2790, "YUV_WDMASC_W3_IMG_CRC_1P"},
	{0x2794, "YUV_WDMASC_W3_IMG_CRC_2P"},
	{0x2798, "YUV_WDMASC_W3_IMG_CRC_3P"},
	{0x27b0, "YUV_WDMASC_W3_MON_STATUS_0"},
	{0x27b4, "YUV_WDMASC_W3_MON_STATUS_1"},
	{0x27b8, "YUV_WDMASC_W3_MON_STATUS_2"},
	{0x27bc, "YUV_WDMASC_W3_MON_STATUS_3"},
	{0x27d0, "YUV_WDMASC_W3_BW_LIMIT_0"},
	{0x27d4, "YUV_WDMASC_W3_BW_LIMIT_1"},
	{0x27d8, "YUV_WDMASC_W3_BW_LIMIT_2"},
	{0x27f8, "YUV_WDMASC_W3_FLIP_CONTROL"},
	{0x27fc, "YUV_WDMASC_W3_RGB_ALPHA"},
	{0x2800, "YUV_WDMASC_W4_ENABLE"},
	{0x2804, "YUV_WDMASC_W4_COMP_CTRL"},
	{0x2810, "YUV_WDMASC_W4_DATA_FORMAT"},
	{0x2814, "YUV_WDMASC_W4_MONO_CTRL"},
	{0x2820, "YUV_WDMASC_W4_WIDTH"},
	{0x2824, "YUV_WDMASC_W4_HEIGHT"},
	{0x2828, "YUV_WDMASC_W4_STRIDE_1P"},
	{0x282c, "YUV_WDMASC_W4_STRIDE_2P"},
	{0x2830, "YUV_WDMASC_W4_STRIDE_3P"},
	{0x283c, "YUV_WDMASC_W4_VOTF_EN"},
	{0x2840, "YUV_WDMASC_W4_MAX_MO"},
	{0x2844, "YUV_WDMASC_W4_LINE_GAP"},
	{0x2848, "YUV_WDMASC_W4_MAX_BL"},
	{0x284c, "YUV_WDMASC_W4_BUSINFO"},
	{0x2850, "YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_0"},
	{0x2854, "YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_1"},
	{0x2858, "YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_2"},
	{0x285c, "YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_3"},
	{0x2860, "YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_4"},
	{0x2864, "YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_5"},
	{0x2868, "YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_6"},
	{0x286c, "YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_7"},
	{0x2890, "YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_0"},
	{0x2894, "YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_1"},
	{0x2898, "YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_2"},
	{0x289c, "YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_3"},
	{0x28a0, "YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_4"},
	{0x28a4, "YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_5"},
	{0x28a8, "YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_6"},
	{0x28ac, "YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_7"},
	{0x28d0, "YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_0"},
	{0x28d4, "YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_1"},
	{0x28d8, "YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_2"},
	{0x28dc, "YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_3"},
	{0x28e0, "YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_4"},
	{0x28e4, "YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_5"},
	{0x28e8, "YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_6"},
	{0x28ec, "YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_7"},
	{0x2990, "YUV_WDMASC_W4_IMG_CRC_1P"},
	{0x2994, "YUV_WDMASC_W4_IMG_CRC_2P"},
	{0x2998, "YUV_WDMASC_W4_IMG_CRC_3P"},
	{0x29b0, "YUV_WDMASC_W4_MON_STATUS_0"},
	{0x29b4, "YUV_WDMASC_W4_MON_STATUS_1"},
	{0x29b8, "YUV_WDMASC_W4_MON_STATUS_2"},
	{0x29bc, "YUV_WDMASC_W4_MON_STATUS_3"},
	{0x29d0, "YUV_WDMASC_W4_BW_LIMIT_0"},
	{0x29d4, "YUV_WDMASC_W4_BW_LIMIT_1"},
	{0x29d8, "YUV_WDMASC_W4_BW_LIMIT_2"},
	{0x29f8, "YUV_WDMASC_W4_FLIP_CONTROL"},
	{0x29fc, "YUV_WDMASC_W4_RGB_ALPHA"},
	{0x2f00, "YUV_WDMASC_W0_DITHER"},
	{0x2f04, "YUV_WDMASC_W0_RGB_CONV444_WEIGHT"},
	{0x2f08, "YUV_WDMASC_W0_PER_SUB_FRAME_EN"},
	{0x2f10, "YUV_WDMASC_W0_COMP_SRAM_START_ADDR"},
	{0x2f20, "YUV_WDMASC_W1_DITHER"},
	{0x2f24, "YUV_WDMASC_W1_RGB_CONV444_WEIGHT"},
	{0x2f28, "YUV_WDMASC_W1_PER_SUB_FRAME_EN"},
	{0x2f30, "YUV_WDMASC_W1_COMP_SRAM_START_ADDR"},
	{0x2f40, "YUV_WDMASC_W2_DITHER"},
	{0x2f44, "YUV_WDMASC_W2_RGB_CONV444_WEIGHT"},
	{0x2f48, "YUV_WDMASC_W2_PER_SUB_FRAME_EN"},
	{0x2f60, "YUV_WDMASC_W3_DITHER"},
	{0x2f64, "YUV_WDMASC_W3_RGB_CONV444_WEIGHT"},
	{0x2f68, "YUV_WDMASC_W3_PER_SUB_FRAME_EN"},
	{0x2f80, "YUV_WDMASC_W4_DITHER"},
	{0x2f84, "YUV_WDMASC_W4_RGB_CONV444_WEIGHT"},
	{0x2f88, "YUV_WDMASC_W4_PER_SUB_FRAME_EN"},
	{0x2fc0, "YUV_WDMASC_RGB_OFFSET"},
	{0x2fc4, "YUV_WDMASC_RGB_COEF_0"},
	{0x2fc8, "YUV_WDMASC_RGB_COEF_1"},
	{0x2fcc, "YUV_WDMASC_RGB_COEF_2"},
	{0x2fd0, "YUV_WDMASC_RGB_COEF_3"},
	{0x2fd4, "YUV_WDMASC_RGB_COEF_4"},
	{0x4000, "YUV_DJAG_CTRL"},
	{0x4004, "YUV_DJAG_IMG_SIZE"},
	{0x4008, "YUV_DJAG_PS_SRC_POS"},
	{0x400c, "YUV_DJAG_PS_SRC_SIZE"},
	{0x4010, "YUV_DJAG_PS_DST_SIZE"},
	{0x4014, "YUV_DJAG_PS_H_RATIO"},
	{0x4018, "YUV_DJAG_PS_V_RATIO"},
	{0x401c, "YUV_DJAG_PS_H_INIT_PHASE_OFFSET"},
	{0x4020, "YUV_DJAG_PS_V_INIT_PHASE_OFFSET"},
	{0x4024, "YUV_DJAG_PS_ROUND_MODE"},
	{0x4030, "YUV_DJAG_PS_STRIP_PRE_DST_SIZE"},
	{0x4034, "YUV_DJAG_PS_STRIP_IN_START_POS"},
	{0x4038, "YUV_DJAG_OUT_CROP_POS"},
	{0x403c, "YUV_DJAG_OUT_CROP_SIZE"},
	{0x4040, "YUV_DJAG_XFILTER_DEJAGGING_COEFF"},
	{0x4044, "YUV_DJAG_THRES_1X5_MATCHING"},
	{0x4048, "YUV_DJAG_THRES_SHOOTING_DETECT_0"},
	{0x404c, "YUV_DJAG_THRES_SHOOTING_DETECT_1"},
	{0x4050, "YUV_DJAG_LFSR_SEED_0"},
	{0x4054, "YUV_DJAG_LFSR_SEED_1"},
	{0x4058, "YUV_DJAG_LFSR_SEED_2"},
	{0x405c, "YUV_DJAG_DITHER_VALUE_04"},
	{0x4060, "YUV_DJAG_DITHER_VALUE_58"},
	{0x4064, "YUV_DJAG_DITHER_THRES"},
	{0x4068, "YUV_DJAG_CP_HF_THRES"},
	{0x406c, "YUV_DJAG_CP_ARBI"},
	{0x4070, "YUV_DJAG_DITHER_WB"},
	{0x4080, "YUV_DJAG_RECOM_CTRL"},
	{0x4088, "YUV_DJAG_RECOM_WEIGHT"},
	{0x408c, "YUV_DJAG_RECOM_IMG_SIZE"},
	{0x4090, "YUV_DJAG_RECOM_IN_CROP_POS"},
	{0x40a4, "YUV_DJAG_RECOM_RADIAL_CENTER"},
	{0x40a8, "YUV_DJAG_RECOM_RADIAL_BINNING"},
	{0x40ac, "YUV_DJAG_RECOM_RADIAL_BIQUAD_FACTOR_A"},
	{0x40b0, "YUV_DJAG_RECOM_RADIAL_BIQUAD_FACTOR_B"},
	{0x40b4, "YUV_DJAG_RECOM_RADIAL_GAIN_ENABLE"},
	{0x40b8, "YUV_DJAG_RECOM_RADIAL_GAIN_INCREMENT"},
	{0x40bc, "YUV_DJAG_RECOM_RADIAL_BIQUAD_SCAL_SHIFT_ADDER"},
	{0x4124, "YUV_DJAG_SC_V_COEFF_0_01"},
	{0x4128, "YUV_DJAG_SC_V_COEFF_0_23"},
	{0x412c, "YUV_DJAG_SC_V_COEFF_1_01"},
	{0x4130, "YUV_DJAG_SC_V_COEFF_1_23"},
	{0x4134, "YUV_DJAG_SC_V_COEFF_2_01"},
	{0x4138, "YUV_DJAG_SC_V_COEFF_2_23"},
	{0x413c, "YUV_DJAG_SC_V_COEFF_3_01"},
	{0x4140, "YUV_DJAG_SC_V_COEFF_3_23"},
	{0x4144, "YUV_DJAG_SC_V_COEFF_4_01"},
	{0x4148, "YUV_DJAG_SC_V_COEFF_4_23"},
	{0x414c, "YUV_DJAG_SC_V_COEFF_5_01"},
	{0x4150, "YUV_DJAG_SC_V_COEFF_5_23"},
	{0x4154, "YUV_DJAG_SC_V_COEFF_6_01"},
	{0x4158, "YUV_DJAG_SC_V_COEFF_6_23"},
	{0x415c, "YUV_DJAG_SC_V_COEFF_7_01"},
	{0x4160, "YUV_DJAG_SC_V_COEFF_7_23"},
	{0x4164, "YUV_DJAG_SC_V_COEFF_8_01"},
	{0x4168, "YUV_DJAG_SC_V_COEFF_8_23"},
	{0x416c, "YUV_DJAG_SC_H_COEFF_0_01"},
	{0x4170, "YUV_DJAG_SC_H_COEFF_0_23"},
	{0x4174, "YUV_DJAG_SC_H_COEFF_0_45"},
	{0x4178, "YUV_DJAG_SC_H_COEFF_0_67"},
	{0x417c, "YUV_DJAG_SC_H_COEFF_1_01"},
	{0x4180, "YUV_DJAG_SC_H_COEFF_1_23"},
	{0x4184, "YUV_DJAG_SC_H_COEFF_1_45"},
	{0x4188, "YUV_DJAG_SC_H_COEFF_1_67"},
	{0x418c, "YUV_DJAG_SC_H_COEFF_2_01"},
	{0x4190, "YUV_DJAG_SC_H_COEFF_2_23"},
	{0x4194, "YUV_DJAG_SC_H_COEFF_2_45"},
	{0x4198, "YUV_DJAG_SC_H_COEFF_2_67"},
	{0x419c, "YUV_DJAG_SC_H_COEFF_3_01"},
	{0x41a0, "YUV_DJAG_SC_H_COEFF_3_23"},
	{0x41a4, "YUV_DJAG_SC_H_COEFF_3_45"},
	{0x41a8, "YUV_DJAG_SC_H_COEFF_3_67"},
	{0x41ac, "YUV_DJAG_SC_H_COEFF_4_01"},
	{0x41b0, "YUV_DJAG_SC_H_COEFF_4_23"},
	{0x41b4, "YUV_DJAG_SC_H_COEFF_4_45"},
	{0x41b8, "YUV_DJAG_SC_H_COEFF_4_67"},
	{0x41bc, "YUV_DJAG_SC_H_COEFF_5_01"},
	{0x41c0, "YUV_DJAG_SC_H_COEFF_5_23"},
	{0x41c4, "YUV_DJAG_SC_H_COEFF_5_45"},
	{0x41c8, "YUV_DJAG_SC_H_COEFF_5_67"},
	{0x41cc, "YUV_DJAG_SC_H_COEFF_6_01"},
	{0x41d0, "YUV_DJAG_SC_H_COEFF_6_23"},
	{0x41d4, "YUV_DJAG_SC_H_COEFF_6_45"},
	{0x41d8, "YUV_DJAG_SC_H_COEFF_6_67"},
	{0x41dc, "YUV_DJAG_SC_H_COEFF_7_01"},
	{0x41e0, "YUV_DJAG_SC_H_COEFF_7_23"},
	{0x41e4, "YUV_DJAG_SC_H_COEFF_7_45"},
	{0x41e8, "YUV_DJAG_SC_H_COEFF_7_67"},
	{0x41ec, "YUV_DJAG_SC_H_COEFF_8_01"},
	{0x41f0, "YUV_DJAG_SC_H_COEFF_8_23"},
	{0x41f4, "YUV_DJAG_SC_H_COEFF_8_45"},
	{0x41f8, "YUV_DJAG_SC_H_COEFF_8_67"},
	{0x5000, "YUV_POLY_SC0_CTRL"},
	{0x5004, "YUV_POLY_SC0_SRC_POS"},
	{0x5008, "YUV_POLY_SC0_SRC_SIZE"},
	{0x500c, "YUV_POLY_SC0_DST_SIZE"},
	{0x5010, "YUV_POLY_SC0_H_RATIO"},
	{0x5014, "YUV_POLY_SC0_V_RATIO"},
	{0x5018, "YUV_POLY_SC0_H_INIT_PHASE_OFFSET"},
	{0x501c, "YUV_POLY_SC0_V_INIT_PHASE_OFFSET"},
	{0x5020, "YUV_POLY_SC0_ROUND_MODE"},
	{0x5024, "YUV_POLY_SC0_V_COEFF_0_01"},
	{0x5028, "YUV_POLY_SC0_V_COEFF_0_23"},
	{0x502c, "YUV_POLY_SC0_V_COEFF_1_01"},
	{0x5030, "YUV_POLY_SC0_V_COEFF_1_23"},
	{0x5034, "YUV_POLY_SC0_V_COEFF_2_01"},
	{0x5038, "YUV_POLY_SC0_V_COEFF_2_23"},
	{0x503c, "YUV_POLY_SC0_V_COEFF_3_01"},
	{0x5040, "YUV_POLY_SC0_V_COEFF_3_23"},
	{0x5044, "YUV_POLY_SC0_V_COEFF_4_01"},
	{0x5048, "YUV_POLY_SC0_V_COEFF_4_23"},
	{0x504c, "YUV_POLY_SC0_V_COEFF_5_01"},
	{0x5050, "YUV_POLY_SC0_V_COEFF_5_23"},
	{0x5054, "YUV_POLY_SC0_V_COEFF_6_01"},
	{0x5058, "YUV_POLY_SC0_V_COEFF_6_23"},
	{0x505c, "YUV_POLY_SC0_V_COEFF_7_01"},
	{0x5060, "YUV_POLY_SC0_V_COEFF_7_23"},
	{0x5064, "YUV_POLY_SC0_V_COEFF_8_01"},
	{0x5068, "YUV_POLY_SC0_V_COEFF_8_23"},
	{0x506c, "YUV_POLY_SC0_H_COEFF_0_01"},
	{0x5070, "YUV_POLY_SC0_H_COEFF_0_23"},
	{0x5074, "YUV_POLY_SC0_H_COEFF_0_45"},
	{0x5078, "YUV_POLY_SC0_H_COEFF_0_67"},
	{0x507c, "YUV_POLY_SC0_H_COEFF_1_01"},
	{0x5080, "YUV_POLY_SC0_H_COEFF_1_23"},
	{0x5084, "YUV_POLY_SC0_H_COEFF_1_45"},
	{0x5088, "YUV_POLY_SC0_H_COEFF_1_67"},
	{0x508c, "YUV_POLY_SC0_H_COEFF_2_01"},
	{0x5090, "YUV_POLY_SC0_H_COEFF_2_23"},
	{0x5094, "YUV_POLY_SC0_H_COEFF_2_45"},
	{0x5098, "YUV_POLY_SC0_H_COEFF_2_67"},
	{0x509c, "YUV_POLY_SC0_H_COEFF_3_01"},
	{0x50a0, "YUV_POLY_SC0_H_COEFF_3_23"},
	{0x50a4, "YUV_POLY_SC0_H_COEFF_3_45"},
	{0x50a8, "YUV_POLY_SC0_H_COEFF_3_67"},
	{0x50ac, "YUV_POLY_SC0_H_COEFF_4_01"},
	{0x50b0, "YUV_POLY_SC0_H_COEFF_4_23"},
	{0x50b4, "YUV_POLY_SC0_H_COEFF_4_45"},
	{0x50b8, "YUV_POLY_SC0_H_COEFF_4_67"},
	{0x50bc, "YUV_POLY_SC0_H_COEFF_5_01"},
	{0x50c0, "YUV_POLY_SC0_H_COEFF_5_23"},
	{0x50c4, "YUV_POLY_SC0_H_COEFF_5_45"},
	{0x50c8, "YUV_POLY_SC0_H_COEFF_5_67"},
	{0x50cc, "YUV_POLY_SC0_H_COEFF_6_01"},
	{0x50d0, "YUV_POLY_SC0_H_COEFF_6_23"},
	{0x50d4, "YUV_POLY_SC0_H_COEFF_6_45"},
	{0x50d8, "YUV_POLY_SC0_H_COEFF_6_67"},
	{0x50dc, "YUV_POLY_SC0_H_COEFF_7_01"},
	{0x50e0, "YUV_POLY_SC0_H_COEFF_7_23"},
	{0x50e4, "YUV_POLY_SC0_H_COEFF_7_45"},
	{0x50e8, "YUV_POLY_SC0_H_COEFF_7_67"},
	{0x50ec, "YUV_POLY_SC0_H_COEFF_8_01"},
	{0x50f0, "YUV_POLY_SC0_H_COEFF_8_23"},
	{0x50f4, "YUV_POLY_SC0_H_COEFF_8_45"},
	{0x50f8, "YUV_POLY_SC0_H_COEFF_8_67"},
	{0x5100, "YUV_POLY_SC1_CTRL"},
	{0x5104, "YUV_POLY_SC1_SRC_POS"},
	{0x5108, "YUV_POLY_SC1_SRC_SIZE"},
	{0x510c, "YUV_POLY_SC1_DST_SIZE"},
	{0x5110, "YUV_POLY_SC1_H_RATIO"},
	{0x5114, "YUV_POLY_SC1_V_RATIO"},
	{0x5118, "YUV_POLY_SC1_H_INIT_PHASE_OFFSET"},
	{0x511c, "YUV_POLY_SC1_V_INIT_PHASE_OFFSET"},
	{0x5120, "YUV_POLY_SC1_ROUND_MODE"},
	{0x5124, "YUV_POLY_SC1_V_COEFF_0_01"},
	{0x5128, "YUV_POLY_SC1_V_COEFF_0_23"},
	{0x512c, "YUV_POLY_SC1_V_COEFF_1_01"},
	{0x5130, "YUV_POLY_SC1_V_COEFF_1_23"},
	{0x5134, "YUV_POLY_SC1_V_COEFF_2_01"},
	{0x5138, "YUV_POLY_SC1_V_COEFF_2_23"},
	{0x513c, "YUV_POLY_SC1_V_COEFF_3_01"},
	{0x5140, "YUV_POLY_SC1_V_COEFF_3_23"},
	{0x5144, "YUV_POLY_SC1_V_COEFF_4_01"},
	{0x5148, "YUV_POLY_SC1_V_COEFF_4_23"},
	{0x514c, "YUV_POLY_SC1_V_COEFF_5_01"},
	{0x5150, "YUV_POLY_SC1_V_COEFF_5_23"},
	{0x5154, "YUV_POLY_SC1_V_COEFF_6_01"},
	{0x5158, "YUV_POLY_SC1_V_COEFF_6_23"},
	{0x515c, "YUV_POLY_SC1_V_COEFF_7_01"},
	{0x5160, "YUV_POLY_SC1_V_COEFF_7_23"},
	{0x5164, "YUV_POLY_SC1_V_COEFF_8_01"},
	{0x5168, "YUV_POLY_SC1_V_COEFF_8_23"},
	{0x516c, "YUV_POLY_SC1_H_COEFF_0_01"},
	{0x5170, "YUV_POLY_SC1_H_COEFF_0_23"},
	{0x5174, "YUV_POLY_SC1_H_COEFF_0_45"},
	{0x5178, "YUV_POLY_SC1_H_COEFF_0_67"},
	{0x517c, "YUV_POLY_SC1_H_COEFF_1_01"},
	{0x5180, "YUV_POLY_SC1_H_COEFF_1_23"},
	{0x5184, "YUV_POLY_SC1_H_COEFF_1_45"},
	{0x5188, "YUV_POLY_SC1_H_COEFF_1_67"},
	{0x518c, "YUV_POLY_SC1_H_COEFF_2_01"},
	{0x5190, "YUV_POLY_SC1_H_COEFF_2_23"},
	{0x5194, "YUV_POLY_SC1_H_COEFF_2_45"},
	{0x5198, "YUV_POLY_SC1_H_COEFF_2_67"},
	{0x519c, "YUV_POLY_SC1_H_COEFF_3_01"},
	{0x51a0, "YUV_POLY_SC1_H_COEFF_3_23"},
	{0x51a4, "YUV_POLY_SC1_H_COEFF_3_45"},
	{0x51a8, "YUV_POLY_SC1_H_COEFF_3_67"},
	{0x51ac, "YUV_POLY_SC1_H_COEFF_4_01"},
	{0x51b0, "YUV_POLY_SC1_H_COEFF_4_23"},
	{0x51b4, "YUV_POLY_SC1_H_COEFF_4_45"},
	{0x51b8, "YUV_POLY_SC1_H_COEFF_4_67"},
	{0x51bc, "YUV_POLY_SC1_H_COEFF_5_01"},
	{0x51c0, "YUV_POLY_SC1_H_COEFF_5_23"},
	{0x51c4, "YUV_POLY_SC1_H_COEFF_5_45"},
	{0x51c8, "YUV_POLY_SC1_H_COEFF_5_67"},
	{0x51cc, "YUV_POLY_SC1_H_COEFF_6_01"},
	{0x51d0, "YUV_POLY_SC1_H_COEFF_6_23"},
	{0x51d4, "YUV_POLY_SC1_H_COEFF_6_45"},
	{0x51d8, "YUV_POLY_SC1_H_COEFF_6_67"},
	{0x51dc, "YUV_POLY_SC1_H_COEFF_7_01"},
	{0x51e0, "YUV_POLY_SC1_H_COEFF_7_23"},
	{0x51e4, "YUV_POLY_SC1_H_COEFF_7_45"},
	{0x51e8, "YUV_POLY_SC1_H_COEFF_7_67"},
	{0x51ec, "YUV_POLY_SC1_H_COEFF_8_01"},
	{0x51f0, "YUV_POLY_SC1_H_COEFF_8_23"},
	{0x51f4, "YUV_POLY_SC1_H_COEFF_8_45"},
	{0x51f8, "YUV_POLY_SC1_H_COEFF_8_67"},
	{0x5200, "YUV_POLY_SC2_CTRL"},
	{0x5204, "YUV_POLY_SC2_SRC_POS"},
	{0x5208, "YUV_POLY_SC2_SRC_SIZE"},
	{0x520c, "YUV_POLY_SC2_DST_SIZE"},
	{0x5210, "YUV_POLY_SC2_H_RATIO"},
	{0x5214, "YUV_POLY_SC2_V_RATIO"},
	{0x5218, "YUV_POLY_SC2_H_INIT_PHASE_OFFSET"},
	{0x521c, "YUV_POLY_SC2_V_INIT_PHASE_OFFSET"},
	{0x5220, "YUV_POLY_SC2_ROUND_MODE"},
	{0x5224, "YUV_POLY_SC2_V_COEFF_0_01"},
	{0x5228, "YUV_POLY_SC2_V_COEFF_0_23"},
	{0x522c, "YUV_POLY_SC2_V_COEFF_1_01"},
	{0x5230, "YUV_POLY_SC2_V_COEFF_1_23"},
	{0x5234, "YUV_POLY_SC2_V_COEFF_2_01"},
	{0x5238, "YUV_POLY_SC2_V_COEFF_2_23"},
	{0x523c, "YUV_POLY_SC2_V_COEFF_3_01"},
	{0x5240, "YUV_POLY_SC2_V_COEFF_3_23"},
	{0x5244, "YUV_POLY_SC2_V_COEFF_4_01"},
	{0x5248, "YUV_POLY_SC2_V_COEFF_4_23"},
	{0x524c, "YUV_POLY_SC2_V_COEFF_5_01"},
	{0x5250, "YUV_POLY_SC2_V_COEFF_5_23"},
	{0x5254, "YUV_POLY_SC2_V_COEFF_6_01"},
	{0x5258, "YUV_POLY_SC2_V_COEFF_6_23"},
	{0x525c, "YUV_POLY_SC2_V_COEFF_7_01"},
	{0x5260, "YUV_POLY_SC2_V_COEFF_7_23"},
	{0x5264, "YUV_POLY_SC2_V_COEFF_8_01"},
	{0x5268, "YUV_POLY_SC2_V_COEFF_8_23"},
	{0x526c, "YUV_POLY_SC2_H_COEFF_0_01"},
	{0x5270, "YUV_POLY_SC2_H_COEFF_0_23"},
	{0x5274, "YUV_POLY_SC2_H_COEFF_0_45"},
	{0x5278, "YUV_POLY_SC2_H_COEFF_0_67"},
	{0x527c, "YUV_POLY_SC2_H_COEFF_1_01"},
	{0x5280, "YUV_POLY_SC2_H_COEFF_1_23"},
	{0x5284, "YUV_POLY_SC2_H_COEFF_1_45"},
	{0x5288, "YUV_POLY_SC2_H_COEFF_1_67"},
	{0x528c, "YUV_POLY_SC2_H_COEFF_2_01"},
	{0x5290, "YUV_POLY_SC2_H_COEFF_2_23"},
	{0x5294, "YUV_POLY_SC2_H_COEFF_2_45"},
	{0x5298, "YUV_POLY_SC2_H_COEFF_2_67"},
	{0x529c, "YUV_POLY_SC2_H_COEFF_3_01"},
	{0x52a0, "YUV_POLY_SC2_H_COEFF_3_23"},
	{0x52a4, "YUV_POLY_SC2_H_COEFF_3_45"},
	{0x52a8, "YUV_POLY_SC2_H_COEFF_3_67"},
	{0x52ac, "YUV_POLY_SC2_H_COEFF_4_01"},
	{0x52b0, "YUV_POLY_SC2_H_COEFF_4_23"},
	{0x52b4, "YUV_POLY_SC2_H_COEFF_4_45"},
	{0x52b8, "YUV_POLY_SC2_H_COEFF_4_67"},
	{0x52bc, "YUV_POLY_SC2_H_COEFF_5_01"},
	{0x52c0, "YUV_POLY_SC2_H_COEFF_5_23"},
	{0x52c4, "YUV_POLY_SC2_H_COEFF_5_45"},
	{0x52c8, "YUV_POLY_SC2_H_COEFF_5_67"},
	{0x52cc, "YUV_POLY_SC2_H_COEFF_6_01"},
	{0x52d0, "YUV_POLY_SC2_H_COEFF_6_23"},
	{0x52d4, "YUV_POLY_SC2_H_COEFF_6_45"},
	{0x52d8, "YUV_POLY_SC2_H_COEFF_6_67"},
	{0x52dc, "YUV_POLY_SC2_H_COEFF_7_01"},
	{0x52e0, "YUV_POLY_SC2_H_COEFF_7_23"},
	{0x52e4, "YUV_POLY_SC2_H_COEFF_7_45"},
	{0x52e8, "YUV_POLY_SC2_H_COEFF_7_67"},
	{0x52ec, "YUV_POLY_SC2_H_COEFF_8_01"},
	{0x52f0, "YUV_POLY_SC2_H_COEFF_8_23"},
	{0x52f4, "YUV_POLY_SC2_H_COEFF_8_45"},
	{0x52f8, "YUV_POLY_SC2_H_COEFF_8_67"},
	{0x5300, "YUV_POLY_SC3_CTRL"},
	{0x5304, "YUV_POLY_SC3_SRC_POS"},
	{0x5308, "YUV_POLY_SC3_SRC_SIZE"},
	{0x530c, "YUV_POLY_SC3_DST_SIZE"},
	{0x5310, "YUV_POLY_SC3_H_RATIO"},
	{0x5314, "YUV_POLY_SC3_V_RATIO"},
	{0x5318, "YUV_POLY_SC3_H_INIT_PHASE_OFFSET"},
	{0x531c, "YUV_POLY_SC3_V_INIT_PHASE_OFFSET"},
	{0x5320, "YUV_POLY_SC3_ROUND_MODE"},
	{0x5324, "YUV_POLY_SC3_V_COEFF_0_01"},
	{0x5328, "YUV_POLY_SC3_V_COEFF_0_23"},
	{0x532c, "YUV_POLY_SC3_V_COEFF_1_01"},
	{0x5330, "YUV_POLY_SC3_V_COEFF_1_23"},
	{0x5334, "YUV_POLY_SC3_V_COEFF_2_01"},
	{0x5338, "YUV_POLY_SC3_V_COEFF_2_23"},
	{0x533c, "YUV_POLY_SC3_V_COEFF_3_01"},
	{0x5340, "YUV_POLY_SC3_V_COEFF_3_23"},
	{0x5344, "YUV_POLY_SC3_V_COEFF_4_01"},
	{0x5348, "YUV_POLY_SC3_V_COEFF_4_23"},
	{0x534c, "YUV_POLY_SC3_V_COEFF_5_01"},
	{0x5350, "YUV_POLY_SC3_V_COEFF_5_23"},
	{0x5354, "YUV_POLY_SC3_V_COEFF_6_01"},
	{0x5358, "YUV_POLY_SC3_V_COEFF_6_23"},
	{0x535c, "YUV_POLY_SC3_V_COEFF_7_01"},
	{0x5360, "YUV_POLY_SC3_V_COEFF_7_23"},
	{0x5364, "YUV_POLY_SC3_V_COEFF_8_01"},
	{0x5368, "YUV_POLY_SC3_V_COEFF_8_23"},
	{0x536c, "YUV_POLY_SC3_H_COEFF_0_01"},
	{0x5370, "YUV_POLY_SC3_H_COEFF_0_23"},
	{0x5374, "YUV_POLY_SC3_H_COEFF_0_45"},
	{0x5378, "YUV_POLY_SC3_H_COEFF_0_67"},
	{0x537c, "YUV_POLY_SC3_H_COEFF_1_01"},
	{0x5380, "YUV_POLY_SC3_H_COEFF_1_23"},
	{0x5384, "YUV_POLY_SC3_H_COEFF_1_45"},
	{0x5388, "YUV_POLY_SC3_H_COEFF_1_67"},
	{0x538c, "YUV_POLY_SC3_H_COEFF_2_01"},
	{0x5390, "YUV_POLY_SC3_H_COEFF_2_23"},
	{0x5394, "YUV_POLY_SC3_H_COEFF_2_45"},
	{0x5398, "YUV_POLY_SC3_H_COEFF_2_67"},
	{0x539c, "YUV_POLY_SC3_H_COEFF_3_01"},
	{0x53a0, "YUV_POLY_SC3_H_COEFF_3_23"},
	{0x53a4, "YUV_POLY_SC3_H_COEFF_3_45"},
	{0x53a8, "YUV_POLY_SC3_H_COEFF_3_67"},
	{0x53ac, "YUV_POLY_SC3_H_COEFF_4_01"},
	{0x53b0, "YUV_POLY_SC3_H_COEFF_4_23"},
	{0x53b4, "YUV_POLY_SC3_H_COEFF_4_45"},
	{0x53b8, "YUV_POLY_SC3_H_COEFF_4_67"},
	{0x53bc, "YUV_POLY_SC3_H_COEFF_5_01"},
	{0x53c0, "YUV_POLY_SC3_H_COEFF_5_23"},
	{0x53c4, "YUV_POLY_SC3_H_COEFF_5_45"},
	{0x53c8, "YUV_POLY_SC3_H_COEFF_5_67"},
	{0x53cc, "YUV_POLY_SC3_H_COEFF_6_01"},
	{0x53d0, "YUV_POLY_SC3_H_COEFF_6_23"},
	{0x53d4, "YUV_POLY_SC3_H_COEFF_6_45"},
	{0x53d8, "YUV_POLY_SC3_H_COEFF_6_67"},
	{0x53dc, "YUV_POLY_SC3_H_COEFF_7_01"},
	{0x53e0, "YUV_POLY_SC3_H_COEFF_7_23"},
	{0x53e4, "YUV_POLY_SC3_H_COEFF_7_45"},
	{0x53e8, "YUV_POLY_SC3_H_COEFF_7_67"},
	{0x53ec, "YUV_POLY_SC3_H_COEFF_8_01"},
	{0x53f0, "YUV_POLY_SC3_H_COEFF_8_23"},
	{0x53f4, "YUV_POLY_SC3_H_COEFF_8_45"},
	{0x53f8, "YUV_POLY_SC3_H_COEFF_8_67"},
	{0x5400, "YUV_POLY_SC4_CTRL"},
	{0x5404, "YUV_POLY_SC4_SRC_POS"},
	{0x5408, "YUV_POLY_SC4_SRC_SIZE"},
	{0x540c, "YUV_POLY_SC4_DST_SIZE"},
	{0x5410, "YUV_POLY_SC4_H_RATIO"},
	{0x5414, "YUV_POLY_SC4_V_RATIO"},
	{0x5418, "YUV_POLY_SC4_H_INIT_PHASE_OFFSET"},
	{0x541c, "YUV_POLY_SC4_V_INIT_PHASE_OFFSET"},
	{0x5420, "YUV_POLY_SC4_ROUND_MODE"},
	{0x5424, "YUV_POLY_SC4_V_COEFF_0_01"},
	{0x5428, "YUV_POLY_SC4_V_COEFF_0_23"},
	{0x542c, "YUV_POLY_SC4_V_COEFF_1_01"},
	{0x5430, "YUV_POLY_SC4_V_COEFF_1_23"},
	{0x5434, "YUV_POLY_SC4_V_COEFF_2_01"},
	{0x5438, "YUV_POLY_SC4_V_COEFF_2_23"},
	{0x543c, "YUV_POLY_SC4_V_COEFF_3_01"},
	{0x5440, "YUV_POLY_SC4_V_COEFF_3_23"},
	{0x5444, "YUV_POLY_SC4_V_COEFF_4_01"},
	{0x5448, "YUV_POLY_SC4_V_COEFF_4_23"},
	{0x544c, "YUV_POLY_SC4_V_COEFF_5_01"},
	{0x5450, "YUV_POLY_SC4_V_COEFF_5_23"},
	{0x5454, "YUV_POLY_SC4_V_COEFF_6_01"},
	{0x5458, "YUV_POLY_SC4_V_COEFF_6_23"},
	{0x545c, "YUV_POLY_SC4_V_COEFF_7_01"},
	{0x5460, "YUV_POLY_SC4_V_COEFF_7_23"},
	{0x5464, "YUV_POLY_SC4_V_COEFF_8_01"},
	{0x5468, "YUV_POLY_SC4_V_COEFF_8_23"},
	{0x546c, "YUV_POLY_SC4_H_COEFF_0_01"},
	{0x5470, "YUV_POLY_SC4_H_COEFF_0_23"},
	{0x5474, "YUV_POLY_SC4_H_COEFF_0_45"},
	{0x5478, "YUV_POLY_SC4_H_COEFF_0_67"},
	{0x547c, "YUV_POLY_SC4_H_COEFF_1_01"},
	{0x5480, "YUV_POLY_SC4_H_COEFF_1_23"},
	{0x5484, "YUV_POLY_SC4_H_COEFF_1_45"},
	{0x5488, "YUV_POLY_SC4_H_COEFF_1_67"},
	{0x548c, "YUV_POLY_SC4_H_COEFF_2_01"},
	{0x5490, "YUV_POLY_SC4_H_COEFF_2_23"},
	{0x5494, "YUV_POLY_SC4_H_COEFF_2_45"},
	{0x5498, "YUV_POLY_SC4_H_COEFF_2_67"},
	{0x549c, "YUV_POLY_SC4_H_COEFF_3_01"},
	{0x54a0, "YUV_POLY_SC4_H_COEFF_3_23"},
	{0x54a4, "YUV_POLY_SC4_H_COEFF_3_45"},
	{0x54a8, "YUV_POLY_SC4_H_COEFF_3_67"},
	{0x54ac, "YUV_POLY_SC4_H_COEFF_4_01"},
	{0x54b0, "YUV_POLY_SC4_H_COEFF_4_23"},
	{0x54b4, "YUV_POLY_SC4_H_COEFF_4_45"},
	{0x54b8, "YUV_POLY_SC4_H_COEFF_4_67"},
	{0x54bc, "YUV_POLY_SC4_H_COEFF_5_01"},
	{0x54c0, "YUV_POLY_SC4_H_COEFF_5_23"},
	{0x54c4, "YUV_POLY_SC4_H_COEFF_5_45"},
	{0x54c8, "YUV_POLY_SC4_H_COEFF_5_67"},
	{0x54cc, "YUV_POLY_SC4_H_COEFF_6_01"},
	{0x54d0, "YUV_POLY_SC4_H_COEFF_6_23"},
	{0x54d4, "YUV_POLY_SC4_H_COEFF_6_45"},
	{0x54d8, "YUV_POLY_SC4_H_COEFF_6_67"},
	{0x54dc, "YUV_POLY_SC4_H_COEFF_7_01"},
	{0x54e0, "YUV_POLY_SC4_H_COEFF_7_23"},
	{0x54e4, "YUV_POLY_SC4_H_COEFF_7_45"},
	{0x54e8, "YUV_POLY_SC4_H_COEFF_7_67"},
	{0x54ec, "YUV_POLY_SC4_H_COEFF_8_01"},
	{0x54f0, "YUV_POLY_SC4_H_COEFF_8_23"},
	{0x54f4, "YUV_POLY_SC4_H_COEFF_8_45"},
	{0x54f8, "YUV_POLY_SC4_H_COEFF_8_67"},
	{0x5f00, "YUV_POLY_SC0_STRIP_PRE_DST_SIZE"},
	{0x5f04, "YUV_POLY_SC0_STRIP_IN_START_POS"},
	{0x5f08, "YUV_POLY_SC0_OUT_CROP_POS"},
	{0x5f0c, "YUV_POLY_SC0_OUT_CROP_SIZE"},
	{0x5f10, "YUV_POLY_SC1_STRIP_PRE_DST_SIZE"},
	{0x5f14, "YUV_POLY_SC1_STRIP_IN_START_POS"},
	{0x5f18, "YUV_POLY_SC1_OUT_CROP_POS"},
	{0x5f1c, "YUV_POLY_SC1_OUT_CROP_SIZE"},
	{0x5f20, "YUV_POLY_SC2_STRIP_PRE_DST_SIZE"},
	{0x5f24, "YUV_POLY_SC2_STRIP_IN_START_POS"},
	{0x5f28, "YUV_POLY_SC2_OUT_CROP_POS"},
	{0x5f2c, "YUV_POLY_SC2_OUT_CROP_SIZE"},
	{0x5f30, "YUV_POLY_SC3_STRIP_PRE_DST_SIZE"},
	{0x5f34, "YUV_POLY_SC3_STRIP_IN_START_POS"},
	{0x5f38, "YUV_POLY_SC3_OUT_CROP_POS"},
	{0x5f3c, "YUV_POLY_SC3_OUT_CROP_SIZE"},
	{0x5f40, "YUV_POLY_SC4_STRIP_PRE_DST_SIZE"},
	{0x5f44, "YUV_POLY_SC4_STRIP_IN_START_POS"},
	{0x5f48, "YUV_POLY_SC4_OUT_CROP_POS"},
	{0x5f4c, "YUV_POLY_SC4_OUT_CROP_SIZE"},
	{0x6000, "YUV_POST_PC0_CTRL"},
	{0x6004, "YUV_POST_PC0_IMG_SIZE"},
	{0x6008, "YUV_POST_PC0_DST_SIZE"},
	{0x600c, "YUV_POST_PC0_H_RATIO"},
	{0x6010, "YUV_POST_PC0_V_RATIO"},
	{0x6014, "YUV_POST_PC0_H_INIT_PHASE_OFFSET"},
	{0x6018, "YUV_POST_PC0_V_INIT_PHASE_OFFSET"},
	{0x601c, "YUV_POST_PC0_ROUND_MODE"},
	{0x6020, "YUV_POST_PC0_COEFF_CTRL"},
	{0x6030, "YUV_POST_PC0_STRIP_PRE_DST_SIZE"},
	{0x6034, "YUV_POST_PC0_STRIP_IN_START_POS"},
	{0x6038, "YUV_POST_PC0_OUT_CROP_POS"},
	{0x603c, "YUV_POST_PC0_OUT_CROP_SIZE"},
	{0x6040, "YUV_POST_PC0_CONV420_CTRL"},
	{0x6048, "YUV_POST_PC0_BCHS_CTRL"},
	{0x604c, "YUV_POST_PC0_BCHS_BC"},
	{0x6050, "YUV_POST_PC0_BCHS_HS1"},
	{0x6054, "YUV_POST_PC0_BCHS_HS2"},
	{0x6058, "YUV_POST_PC0_BCHS_CLAMP_Y"},
	{0x605c, "YUV_POST_PC0_BCHS_CLAMP_C"},
	{0x6100, "YUV_POST_PC1_CTRL"},
	{0x6104, "YUV_POST_PC1_IMG_SIZE"},
	{0x6108, "YUV_POST_PC1_DST_SIZE"},
	{0x610c, "YUV_POST_PC1_H_RATIO"},
	{0x6110, "YUV_POST_PC1_V_RATIO"},
	{0x6114, "YUV_POST_PC1_H_INIT_PHASE_OFFSET"},
	{0x6118, "YUV_POST_PC1_V_INIT_PHASE_OFFSET"},
	{0x611c, "YUV_POST_PC1_ROUND_MODE"},
	{0x6120, "YUV_POST_PC1_COEFF_CTRL"},
	{0x6130, "YUV_POST_PC1_STRIP_PRE_DST_SIZE"},
	{0x6134, "YUV_POST_PC1_STRIP_IN_START_POS"},
	{0x6138, "YUV_POST_PC1_OUT_CROP_POS"},
	{0x613c, "YUV_POST_PC1_OUT_CROP_SIZE"},
	{0x6140, "YUV_POST_PC1_CONV420_CTRL"},
	{0x6148, "YUV_POST_PC1_BCHS_CTRL"},
	{0x614c, "YUV_POST_PC1_BCHS_BC"},
	{0x6150, "YUV_POST_PC1_BCHS_HS1"},
	{0x6154, "YUV_POST_PC1_BCHS_HS2"},
	{0x6158, "YUV_POST_PC1_BCHS_CLAMP_Y"},
	{0x615c, "YUV_POST_PC1_BCHS_CLAMP_C"},
	{0x6200, "YUV_POST_PC2_CTRL"},
	{0x6204, "YUV_POST_PC2_IMG_SIZE"},
	{0x6208, "YUV_POST_PC2_DST_SIZE"},
	{0x620c, "YUV_POST_PC2_H_RATIO"},
	{0x6210, "YUV_POST_PC2_V_RATIO"},
	{0x6214, "YUV_POST_PC2_H_INIT_PHASE_OFFSET"},
	{0x6218, "YUV_POST_PC2_V_INIT_PHASE_OFFSET"},
	{0x621c, "YUV_POST_PC2_ROUND_MODE"},
	{0x6220, "YUV_POST_PC2_COEFF_CTRL"},
	{0x6230, "YUV_POST_PC2_STRIP_PRE_DST_SIZE"},
	{0x6234, "YUV_POST_PC2_STRIP_IN_START_POS"},
	{0x6238, "YUV_POST_PC2_OUT_CROP_POS"},
	{0x623c, "YUV_POST_PC2_OUT_CROP_SIZE"},
	{0x6240, "YUV_POST_PC2_CONV420_CTRL"},
	{0x6248, "YUV_POST_PC2_BCHS_CTRL"},
	{0x624c, "YUV_POST_PC2_BCHS_BC"},
	{0x6250, "YUV_POST_PC2_BCHS_HS1"},
	{0x6254, "YUV_POST_PC2_BCHS_HS2"},
	{0x6258, "YUV_POST_PC2_BCHS_CLAMP_Y"},
	{0x625c, "YUV_POST_PC2_BCHS_CLAMP_C"},
	{0x6300, "YUV_POST_PC3_CTRL"},
	{0x6340, "YUV_POST_PC3_CONV420_CTRL"},
	{0x6348, "YUV_POST_PC3_BCHS_CTRL"},
	{0x634c, "YUV_POST_PC3_BCHS_BC"},
	{0x6350, "YUV_POST_PC3_BCHS_HS1"},
	{0x6354, "YUV_POST_PC3_BCHS_HS2"},
	{0x6358, "YUV_POST_PC3_BCHS_CLAMP_Y"},
	{0x635c, "YUV_POST_PC3_BCHS_CLAMP_C"},
	{0x6400, "YUV_POST_PC4_CTRL"},
	{0x6440, "YUV_POST_PC4_CONV420_CTRL"},
	{0x6448, "YUV_POST_PC4_BCHS_CTRL"},
	{0x644c, "YUV_POST_PC4_BCHS_BC"},
	{0x6450, "YUV_POST_PC4_BCHS_HS1"},
	{0x6454, "YUV_POST_PC4_BCHS_HS2"},
	{0x6458, "YUV_POST_PC4_BCHS_CLAMP_Y"},
	{0x645c, "YUV_POST_PC4_BCHS_CLAMP_C"},
	{0x7000, "YUV_HWFC_SWRESET"},
	{0x7004, "YUV_HWFC_MODE"},
	{0x7008, "YUV_HWFC_REGION_IDX_BIN"},
	{0x700c, "YUV_HWFC_REGION_IDX_GRAY"},
	{0x7010, "YUV_HWFC_CURR_REGION"},
	{0x7014, "YUV_HWFC_CONFIG_IMAGE_A"},
	{0x7018, "YUV_HWFC_TOTAL_IMAGE_BYTE0_A"},
	{0x701c, "YUV_HWFC_TOTAL_WIDTH_BYTE0_A"},
	{0x7020, "YUV_HWFC_TOTAL_IMAGE_BYTE1_A"},
	{0x7024, "YUV_HWFC_TOTAL_WIDTH_BYTE1_A"},
	{0x7028, "YUV_HWFC_TOTAL_IMAGE_BYTE2_A"},
	{0x702c, "YUV_HWFC_TOTAL_WIDTH_BYTE2_A"},
	{0x7030, "YUV_HWFC_CONFIG_IMAGE_B"},
	{0x7034, "YUV_HWFC_TOTAL_IMAGE_BYTE0_B"},
	{0x7038, "YUV_HWFC_TOTAL_WIDTH_BYTE0_B"},
	{0x703c, "YUV_HWFC_TOTAL_IMAGE_BYTE1_B"},
	{0x7040, "YUV_HWFC_TOTAL_WIDTH_BYTE1_B"},
	{0x7044, "YUV_HWFC_TOTAL_IMAGE_BYTE2_B"},
	{0x7048, "YUV_HWFC_TOTAL_WIDTH_BYTE2_B"},
	{0x704c, "YUV_HWFC_FRAME_START_SELECT"},
	{0x7050, "YUV_HWFC_INDEX_RESET"},
	{0x7054, "YUV_HWFC_ENABLE_AUTO_CLEAR"},
	{0x7058, "YUV_HWFC_CORE_RESET_INPUT_SEL"},
	{0x705c, "YUV_HWFC_MASTER_SEL"},
	{0x7f00, "DBG_SC_0"},
	{0x7f04, "DBG_SC_1"},
	{0x7f08, "DBG_SC_2"},
	{0x7f0c, "DBG_SC_3"},
	{0x7f10, "DBG_SC_4"},
	{0x7f14, "DBG_SC_5"},
	{0x7f18, "DBG_SC_6"},
	{0x7f1c, "DBG_SC_7"},
	{0x7f20, "DBG_SC_8"},
	{0x7f24, "DBG_SC_9"},
	{0x7f28, "DBG_SC_10"},
	{0x7f2c, "DBG_SC_11"},
	{0x7f30, "DBG_SC_12"},
	{0x7f34, "DBG_SC_13"},
	{0x7f38, "DBG_SC_14"},
	{0x7f3c, "DBG_SC_15"},
	{0x7f40, "DBG_SC_16"},
	{0x7f44, "DBG_SC_17"},
	{0x7f48, "DBG_SC_18"},
	{0x7f4c, "DBG_SC_19"},
	{0x7f50, "DBG_SC_20"},
	{0x7f54, "DBG_SC_21"},
	{0x7f58, "DBG_SC_22"},
	{0x7f5c, "DBG_SC_23"},
	{0x7f60, "DBG_SC_24"},
	{0x7f64, "DBG_SC_25"},
	{0x7f68, "DBG_SC_26"},
	{0x7f6c, "DBG_SC_27"},
	{0x7f70, "DBG_SC_28"},
	{0x7f74, "DBG_SC_29"},
	{0x7f78, "DBG_SC_30"},
	{0x7f7c, "DBG_SC_31"},
	{0x7f80, "DBG_SC_32"},
	{0x7f84, "DBG_SC_33"},
	{0x7f88, "DBG_SC_34"},
	{0x7f8c, "CRC_RESULT_0"},
	{0x7f90, "CRC_RESULT_1"},
	{0x7f94, "CRC_RESULT_2"},
	{0x7f98, "CRC_RESULT_3"},
	{0x7f9c, "CRC_RESULT_4"},
	{0x7fa0, "CRC_RESULT_5"},
	{0x7fa4, "CRC_RESULT_6"},
	{0x7fa8, "CRC_RESULT_7"},
	{0x7fac, "CRC_RESULT_8"},
	{0x7fb0, "CRC_RESULT_9"},
	{0x7fb4, "CRC_RESULT_10"},
	{0x7fb8, "CRC_RESULT_11"},
	{0x7fbc, "CRC_RESULT_12"},
	{0x7fc0, "CRC_RESULT_13"},
	{0x7fc4, "CRC_RESULT_14"},
	{0x7fc8, "CRC_RESULT_15"},
	{0x7fcc, "CRC_RESULT_16"},
};

static const struct is_field mcsc_fields[MCSC_REG_FIELD_CNT] = {
	{"CMDQ_ENABLE", 0, 1, RW, 0x0},
	{"CMDQ_STOP_CRPT_ENABLE", 0, 1, RW, 0x0},
	{"SW_RESET", 0, 1, WO, 0x0},
	{"SW_CORE_RESET", 0, 1, WO, 0x0},
	{"SW_APB_RESET", 0, 1, WO, 0x0},
	{"TRANS_STOP_REQ", 0, 1, RW, 0x0},
	{"TRANS_STOP_REQ_RDY", 0, 1, RO, 0x1},
	{"IP_CLOCK_DOWN_MODE", 0, 1, RW, 0x0},
	{"IP_PROCESSING", 0, 1, RW, 0x0},
	{"FORCE_INTERNAL_CLOCK", 0, 1, RW, 0x0},
	{"DEBUG_CLOCK_ENABLE", 0, 1, RW, 0x0},
	{"IP_POST_FRAME_GAP", 0, 32, RW, 0x0000000a},
	{"IP_DRCG_ENABLE", 0, 1, RW, 0x1},
	{"AUTO_IGNORE_INTERRUPT_ENABLE", 0, 1, RW, 0x1},
	{"AUTO_IGNORE_PREADY_ENABLE", 0, 1, RW, 0x0},
	{"IP_USE_SW_FINISH_COND", 0, 1, RW, 0x1},
	{"SW_FINISH_COND_ENABLE", 0, 7, RW, 0x7f},
	{"IP_CORRUPTED_COND_ENABLE", 0, 18, RW, 0x00000},
	{"IP_USE_OTF_IN_FOR_PATH_0", 0, 1, RW, 0x1},
	{"IP_USE_OTF_IN_FOR_PATH_1", 8, 1, RW, 0x1},
	{"IP_USE_OTF_OUT_FOR_PATH_0", 16, 1, RW, 0x1},
	{"IP_USE_OTF_OUT_FOR_PATH_1", 24, 1, RW, 0x1},
	{"IP_USE_CINFIFO_NEW_FRAME_IN", 0, 1, RW, 0x1},
	{"IP_USE_EXT_MEM_ENABLE", 0, 1, RW, 0x0},
	{"YUV_IN_IMG_SZ_WIDTH", 0, 16, RW, 0x0140},
	{"YUV_IN_IMG_SZ_HEIGHT", 0, 16, RW, 0x00f0},
	{"YUV_SBWC_ENC_CR_FIRST_WDMA_0", 0, 1, RW, 0x0},
	{"YUV_SBWC_ENC_CR_FIRST_WDMA_1", 1, 1, RW, 0x0},
	{"YUV_FRO_ENABLE", 0, 1, RW, 0x0},
	{"YUV_INPUT_MONO_EN", 0, 1, RW, 0x0},
	{"YUV_CRC_SEED", 0, 8, RW, 0x00},
	{"YUV_CRC_EN", 16, 1, RW, 0x0},
	{"YUV_MAIN_CTRL_STALL_THROTTLE_EN", 0, 1, RW, 0x1},
	{"YUV_MCSC_VERSION", 0, 32, RO, 0x10010000},
	{"YUV_MAIN_CTRL_DJAG_SC_HBI", 0, 10, RW, 0x002},
	{"YUV_MAIN_CTRL_VSSR_ENABLE", 0, 1, RW, 0x0},
	{"CMDQ_QUE_CMD_BASE_ADDR", 0, 32, RW, 0x00000000},
	{"CMDQ_QUE_CMD_HEADER_NUM", 0, 12, RW, 0x000},
	{"CMDQ_QUE_CMD_SETTING_MODE", 12, 2, RW, 0x0},
	{"CMDQ_QUE_CMD_HOLD_MODE", 14, 2, RW, 0x0},
	{"CMDQ_QUE_CMD_FRAME_ID", 16, 16, RW, 0x0000},
	{"CMDQ_QUE_CMD_INT_GROUP_ENABLE", 0, 8, RW, 0x00},
	{"CMDQ_QUE_CMD_FRO_INDEX", 8, 4, RW, 0x0},
	{"CMDQ_ADD_TO_QUEUE_0", 0, 1, WO, 0x0},
	{"CMDQ_ADD_TO_QUEUE_1", 0, 1, WO, 0x0},
	{"CMDQ_ADD_TO_QUEUE_URGENT", 0, 1, WO, 0x0},
	{"CMDQ_LOCK", 0, 1, RW, 0x0},
	{"CMDQ_RELOAD_LOCK", 8, 1, RW, 0x0},
	{"CMDQ_TIME_SLICE_SEQUENCE", 0, 32, RW, 0x00000000},
	{"CMDQ_TS_SEQ_END_POINT", 0, 5, RW, 0x00},
	{"CMDQ_TS_SEQ_COUNT_RESET", 0, 1, WO, 0x0},
	{"CMDQ_CTRL_SETSEL_EN", 0, 1, RW, 0x0},
	{"CMDQ_SETSEL", 0, 1, RO, 0x0},
	{"CMDQ_PUSH_BACK_TO_QUEUE", 0, 1, WO, 0x0},
	{"CMDQ_PUSH_BACK_QUE_ID", 8, 2, WO, 0x3},
	{"CMDQ_FLUSH_QUEUE_0", 0, 1, WO, 0x0},
	{"CMDQ_FLUSH_QUEUE_1", 0, 1, WO, 0x0},
	{"CMDQ_FLUSH_QUEUE_URGENT", 0, 1, WO, 0x0},
	{"CMDQ_SWAP_QUEUE_0_TRIG", 0, 1, WO, 0x0},
	{"CMDQ_SWAP_QUEUE_0_POS_A", 8, 4, WO, 0x0},
	{"CMDQ_SWAP_QUEUE_0_POS_B", 16, 4, WO, 0x0},
	{"CMDQ_SWAP_QUEUE_1_TRIG", 0, 1, WO, 0x0},
	{"CMDQ_SWAP_QUEUE_1_POS_A", 8, 3, WO, 0x0},
	{"CMDQ_SWAP_QUEUE_1_POS_B", 16, 3, WO, 0x0},
	{"CMDQ_SWAP_QUEUE_URGENT_TRIG", 0, 1, WO, 0x0},
	{"CMDQ_SWAP_QUEUE_URGENT_POS_A", 8, 2, WO, 0x0},
	{"CMDQ_SWAP_QUEUE_URGENT_POS_B", 16, 2, WO, 0x0},
	{"CMDQ_ROTATE_QUEUE_0_TRIG", 0, 1, WO, 0x0},
	{"CMDQ_ROTATE_QUEUE_0_POS_S", 8, 4, WO, 0x0},
	{"CMDQ_ROTATE_QUEUE_0_POS_E", 16, 4, WO, 0x0},
	{"CMDQ_ROTATE_QUEUE_1_TRIG", 0, 1, WO, 0x0},
	{"CMDQ_ROTATE_QUEUE_1_POS_S", 8, 3, WO, 0x0},
	{"CMDQ_ROTATE_QUEUE_1_POS_E", 16, 3, WO, 0x0},
	{"CMDQ_ROTATE_QUEUE_URGENT_TRIG", 0, 1, WO, 0x0},
	{"CMDQ_ROTATE_QUEUE_URGENT_POS_S", 8, 2, WO, 0x0},
	{"CMDQ_ROTATE_QUEUE_URGENT_POS_E", 16, 2, WO, 0x0},
	{"CMDQ_HM_QUEUE_0_TRIG", 0, 1, WO, 0x0},
	{"CMDQ_HM_QUEUE_0", 8, 2, WO, 0x0},
	{"CMDQ_HM_FRAME_ID_QUEUE_0", 16, 16, WO, 0x0000},
	{"CMDQ_HM_QUEUE_1_TRIG", 0, 1, WO, 0x0},
	{"CMDQ_HM_QUEUE_1", 8, 2, WO, 0x0},
	{"CMDQ_HM_FRAME_ID_QUEUE_1", 16, 16, WO, 0x0000},
	{"CMDQ_HM_QUEUE_URGENT_TRIG", 0, 1, WO, 0x0},
	{"CMDQ_HM_QUEUE_URGENT", 8, 2, WO, 0x0},
	{"CMDQ_HM_FRAME_ID_QUEUE_URGENT", 16, 16, WO, 0x0000},
	{"CMDQ_TIME_SLICE_COUNTER", 0, 16, RO, 0x0000},
	{"CMDQ_TIME_SLICE_CURR", 16, 2, RO, 0x0},
	{"CMDQ_TIME_SLICE_NEXT", 24, 2, RO, 0x0},
	{"CMDQ_CHARGED_FRAME_ID", 0, 16, RO, 0x0000},
	{"CMDQ_CHARGED_FOR_NEXT_FRAME", 16, 1, RO, 0x0},
	{"CMDQ_VHD_VBLANK_QRUN_ENABLE", 0, 1, RW, 0x0},
	{"CMDQ_VHD_STALL_ON_QSTOP_ENABLE", 24, 1, RW, 0x0},
	{"CMDQ_FRAME_COUNTER_INC_TYPE", 0, 1, RW, 0x0},
	{"CMDQ_FRAME_COUNTER_RESET", 0, 1, WO, 0x0},
	{"CMDQ_FRAME_COUNTER", 0, 32, RO, 0x00000000},
	{"CMDQ_PRE_FRAME_ID", 0, 16, RO, 0x0000},
	{"CMDQ_CURRENT_FRAME_ID", 16, 16, RO, 0x0000},
	{"CMDQ_QUEUE_0_FULLNESS", 0, 5, RO, 0x00},
	{"CMDQ_QUEUE_0_WPTR", 8, 4, RO, 0x0},
	{"CMDQ_QUEUE_0_RPTR", 16, 4, RO, 0x0},
	{"CMDQ_QUEUE_0_RPTR_FOR_DEBUG", 0, 4, RW, 0x0},
	{"CMDQ_DEBUG_QUE_0_CMD_H", 0, 32, RO, 0x00000000},
	{"CMDQ_DEBUG_QUE_0_CMD_M", 0, 32, RO, 0x00000000},
	{"CMDQ_DEBUG_QUE_0_CMD_L", 0, 12, RO, 0x000},
	{"CMDQ_QUEUE_1_FULLNESS", 0, 4, RO, 0x0},
	{"CMDQ_QUEUE_1_WPTR", 8, 3, RO, 0x0},
	{"CMDQ_QUEUE_1_RPTR", 16, 3, RO, 0x0},
	{"CMDQ_QUEUE_1_RPTR_FOR_DEBUG", 0, 3, RW, 0x0},
	{"CMDQ_DEBUG_QUE_1_CMD_H", 0, 32, RO, 0x00000000},
	{"CMDQ_DEBUG_QUE_1_CMD_M", 0, 32, RO, 0x00000000},
	{"CMDQ_DEBUG_QUE_1_CMD_L", 0, 12, RO, 0x000},
	{"CMDQ_QUEUE_URGENT_FULLNESS", 0, 3, RO, 0x0},
	{"CMDQ_QUEUE_URGENT_WPTR", 8, 2, RO, 0x0},
	{"CMDQ_QUEUE_URGENT_RPTR", 16, 2, RO, 0x0},
	{"CMDQ_QUEUE_URGENT_RPTR_FOR_DEBUG", 0, 2, RW, 0x0},
	{"CMDQ_DEBUG_QUE_URGENT_CMD_H", 0, 32, RO, 0x00000000},
	{"CMDQ_DEBUG_QUE_URGENT_CMD_M", 0, 32, RO, 0x00000000},
	{"CMDQ_DEBUG_QUE_URGENT_CMD_L", 0, 12, RO, 0x000},
	{"CMDQ_DEBUG_PROCESS", 0, 5, RO, 0x00},
	{"CMDQ_DEBUG_HOLD", 8, 2, RO, 0x0},
	{"CMDQ_DEBUG_PERIOD", 16, 3, RO, 0x0},
	{"CMDQ_DEBUG_QUEUE_ID", 24, 2, RO, 0x3},
	{"CMDQ_INT", 0, 8, RO, 0x00},
	{"CMDQ_INT_ENABLE", 0, 8, RW, 0x00},
	{"CMDQ_INT_STATUS", 0, 8, RO, 0x00},
	{"CMDQ_INT_CLEAR", 0, 8, WO, 0x00},
	{"C_LOADER_ENABLE", 0, 1, RW, 0x0},
	{"C_LOADER_RESET", 0, 1, WO, 0x0},
	{"C_LOADER_FAST_MODE", 0, 1, RW, 0x0},
	{"C_LOADER_REMAP_TO_SHADOW_EN", 0, 1, RW, 0x0},
	{"C_LOADER_REMAP_TO_DIRECT_EN", 8, 1, RW, 0x0},
	{"C_LOADER_REMAP_SETSEL_EN", 16, 1, RW, 0x0},
	{"C_LOADER_ACCESS_INTERVAL", 0, 4, RW, 0x0},
	{"C_LOADER_REMAP_00_SETA_ADDR", 0, 16, RW, 0x05fc},
	{"C_LOADER_REMAP_00_SETB_ADDR", 16, 16, RW, 0x05fc},
	{"C_LOADER_REMAP_01_SETA_ADDR", 0, 16, RW, 0x05fc},
	{"C_LOADER_REMAP_01_SETB_ADDR", 16, 16, RW, 0x05fc},
	{"C_LOADER_REMAP_02_SETA_ADDR", 0, 16, RW, 0x05fc},
	{"C_LOADER_REMAP_02_SETB_ADDR", 16, 16, RW, 0x05fc},
	{"C_LOADER_REMAP_03_SETA_ADDR", 0, 16, RW, 0x05fc},
	{"C_LOADER_REMAP_03_SETB_ADDR", 16, 16, RW, 0x05fc},
	{"C_LOADER_REMAP_04_SETA_ADDR", 0, 16, RW, 0x05fc},
	{"C_LOADER_REMAP_04_SETB_ADDR", 16, 16, RW, 0x05fc},
	{"C_LOADER_REMAP_05_SETA_ADDR", 0, 16, RW, 0x05fc},
	{"C_LOADER_REMAP_05_SETB_ADDR", 16, 16, RW, 0x05fc},
	{"C_LOADER_REMAP_06_SETA_ADDR", 0, 16, RW, 0x05fc},
	{"C_LOADER_REMAP_06_SETB_ADDR", 16, 16, RW, 0x05fc},
	{"C_LOADER_REMAP_07_SETA_ADDR", 0, 16, RW, 0x05fc},
	{"C_LOADER_REMAP_07_SETB_ADDR", 16, 16, RW, 0x05fc},
	{"C_LOADER_BUSY", 0, 1, RO, 0x0},
	{"C_LOADER_NUM_OF_HEADER_TO_REQ", 0, 14, RO, 0x0000},
	{"C_LOADER_NUM_OF_HEADER_REQED", 16, 14, RO, 0x0000},
	{"C_LOADER_NUM_OF_HEADER_APBED", 0, 14, RO, 0x0000},
	{"C_LOADER_NUM_OF_HEADER_SKIPED", 16, 14, RO, 0x0000},
	{"COREX_ENABLE", 0, 1, RW, 0x0},
	{"COREX_RESET", 0, 1, WO, 0x0},
	{"COREX_FAST_MODE", 0, 1, RW, 0x0},
	{"COREX_UPDATE_TYPE_0", 0, 2, RW, 0x1},
	{"COREX_UPDATE_TYPE_1", 0, 2, RW, 0x1},
	{"COREX_UPDATE_MODE_0", 0, 1, RW, 0x0},
	{"COREX_UPDATE_MODE_1", 0, 1, RW, 0x0},
	{"COREX_START_0", 0, 1, WO, 0x0},
	{"COREX_START_1", 0, 1, WO, 0x0},
	{"COREX_COPY_FROM_IP_0", 0, 1, WO, 0x0},
	{"COREX_COPY_FROM_IP_1", 0, 1, WO, 0x0},
	{"COREX_BUSY_0", 0, 1, RO, 0x0},
	{"COREX_IP_SET_0", 1, 1, RO, 0x0},
	{"COREX_BUSY_1", 0, 1, RO, 0x0},
	{"COREX_IP_SET_1", 1, 1, RO, 0x0},
	{"COREX_PRE_ADDR_CONFIG", 0, 32, RW, 0x00000000},
	{"COREX_PRE_DATA_CONFIG", 0, 32, RW, 0x00000000},
	{"COREX_POST_ADDR_CONFIG", 0, 32, RW, 0x00000000},
	{"COREX_POST_DATA_CONFIG", 0, 32, RW, 0x00000000},
	{"COREX_PRE_CONFIG_EN", 0, 1, RW, 0x0},
	{"COREX_POST_CONFIG_EN", 1, 1, RW, 0x0},
	{"COREX_TYPE_WRITE", 0, 32, WO, 0x00000000},
	{"COREX_TYPE_WRITE_TRIGGER", 0, 1, WO, 0x0},
	{"COREX_TYPE_READ", 0, 32, RO, 0x00000000},
	{"COREX_TYPE_READ_OFFSET", 0, 9, RW, 0x000},
	{"COREX_INT", 0, 9, RO, 0x000},
	{"COREX_INT_STATUS", 0, 9, RO, 0x000},
	{"COREX_INT_CLEAR", 0, 9, WO, 0x000},
	{"COREX_INT_ENABLE", 0, 9, RW, 0x000},
	{"INT_REQ_INT0", 0, 32, RO, 0x00000000},
	{"INT_REQ_INT0_ENABLE", 0, 32, RW, 0x00000000},
	{"INT_REQ_INT0_STATUS", 0, 32, RO, 0x00000000},
	{"INT_REQ_INT0_CLEAR", 0, 32, WO, 0x00000000},
	{"INT_REQ_INT1", 0, 32, RO, 0x00000000},
	{"INT_REQ_INT1_ENABLE", 0, 32, RW, 0x00000000},
	{"INT_REQ_INT1_STATUS", 0, 32, RO, 0x00000000},
	{"INT_REQ_INT1_CLEAR", 0, 32, WO, 0x00000000},
	{"INT_HIST_CURINT0", 0, 32, RO, 0x00000000},
	{"INT_HIST_CURINT0_ENABLE", 0, 32, RW, 0x00000000},
	{"INT_HIST_CURINT0_STATUS", 0, 32, RO, 0x00000000},
	{"INT_HIST_CURINT1", 0, 32, RO, 0x00000000},
	{"INT_HIST_CURINT1_ENABLE", 0, 32, RW, 0x00000000},
	{"INT_HIST_CURINT1_STATUS", 0, 32, RO, 0x00000000},
	{"INT_HIST_00_FRAME_ID", 0, 16, RO, 0x0000},
	{"INT_HIST_00_INT0", 0, 32, RO, 0x00000000},
	{"INT_HIST_00_INT1", 0, 32, RO, 0x00000000},
	{"INT_HIST_01_FRAME_ID", 0, 16, RO, 0x0000},
	{"INT_HIST_01_INT0", 0, 32, RO, 0x00000000},
	{"INT_HIST_01_INT1", 0, 32, RO, 0x00000000},
	{"INT_HIST_02_FRAME_ID", 0, 16, RO, 0x0000},
	{"INT_HIST_02_INT0", 0, 32, RO, 0x00000000},
	{"INT_HIST_02_INT1", 0, 32, RO, 0x00000000},
	{"INT_HIST_03_FRAME_ID", 0, 16, RO, 0x0000},
	{"INT_HIST_03_INT0", 0, 32, RO, 0x00000000},
	{"INT_HIST_03_INT1", 0, 32, RO, 0x00000000},
	{"INT_HIST_04_FRAME_ID", 0, 16, RO, 0x0000},
	{"INT_HIST_04_INT0", 0, 32, RO, 0x00000000},
	{"INT_HIST_04_INT1", 0, 32, RO, 0x00000000},
	{"INT_HIST_05_FRAME_ID", 0, 16, RO, 0x0000},
	{"INT_HIST_05_INT0", 0, 32, RO, 0x00000000},
	{"INT_HIST_05_INT1", 0, 32, RO, 0x00000000},
	{"INT_HIST_06_FRAME_ID", 0, 16, RO, 0x0000},
	{"INT_HIST_06_INT0", 0, 32, RO, 0x00000000},
	{"INT_HIST_06_INT1", 0, 32, RO, 0x00000000},
	{"INT_HIST_07_FRAME_ID", 0, 16, RO, 0x0000},
	{"INT_HIST_07_INT0", 0, 32, RO, 0x00000000},
	{"INT_HIST_07_INT1", 0, 32, RO, 0x00000000},
	{"SECU_CTRL_SEQID", 0, 3, RW, 0x0},
	{"SECU_CTRL_TZINFO_SEQID_0", 0, 32, RW, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_1", 0, 32, RW, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_2", 0, 32, RW, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_3", 0, 32, RW, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_4", 0, 32, RW, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_5", 0, 32, RW, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_6", 0, 32, RW, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_7", 0, 32, RW, 0x00000000},
	{"SECU_OTF_SEQ_ID_PROT_ENABLE", 0, 1, RW, 0x0},
	{"PERF_MONITOR_ENABLE", 0, 5, RW, 0x00},
	{"PERF_MONITOR_CLEAR", 0, 5, WO, 0x00},
	{"PERF_MONITOR_INT_USER_SEL", 0, 6, RW, 0x00},
	{"PERF_MONITOR_INT_START", 0, 32, RO, 0x00000000},
	{"PERF_MONITOR_INT_END", 0, 32, RO, 0x00000000},
	{"PERF_MONITOR_INT_USER", 0, 32, RO, 0x00000000},
	{"PERF_MONITOR_PROCESS_PRE_CONFIG", 0, 32, RO, 0x00000000},
	{"PERF_MONITOR_PROCESS_FRAME", 0, 32, RO, 0x00000000},
	{"IP_MICRO", 0, 16, RO, 0x0000},
	{"IP_MINOR", 16, 8, RO, 0x01},
	{"IP_MAJOR", 24, 8, RO, 0x10},
	{"CTRL_MICRO", 0, 16, RO, 0x9925},
	{"CTRL_MINOR", 16, 8, RO, 0x10},
	{"CTRL_MAJOR", 24, 8, RO, 0x11},
	{"QCH_STATUS", 0, 32, RO, 0x00000000},
	{"IDLENESS_STATUS", 0, 1, RO, 0x1},
	{"CHAIN_IDLENESS_STATUS", 16, 1, RO, 0x0},
	{"IP_BUSY_MONITOR_0", 0, 32, RO, 0x00000000},
	{"IP_BUSY_MONITOR_1", 0, 32, RO, 0x00000000},
	{"IP_BUSY_MONITOR_2", 0, 32, RO, 0x00000000},
	{"IP_BUSY_MONITOR_3", 0, 32, RO, 0x00000000},
	{"IP_STALL_OUT_STATUS_0", 0, 32, RO, 0x00000000},
	{"IP_STALL_OUT_STATUS_1", 0, 32, RO, 0x00000000},
	{"IP_STALL_OUT_STATUS_2", 0, 32, RO, 0x00000000},
	{"IP_STALL_OUT_STATUS_3", 0, 32, RO, 0x00000000},
	{"STOPEN_CRC_STOP_VALID_COUNT", 0, 28, WO, 0xfffffff},
	{"IP_ROL_RESET", 0, 1, WO, 0x0},
	{"IP_ROL_MODE", 0, 2, RW, 0x0},
	{"IP_ROL_SELECT", 0, 18, RW, 0x00000},
	{"IP_INT_SRC_SEL", 0, 2, RW, 0x0},
	{"IP_INT_COL_EN", 8, 1, RW, 0x0},
	{"IP_INT_ROW_EN", 16, 1, RW, 0x0},
	{"IP_INT_COL_POS", 0, 16, RW, 0x0000},
	{"IP_INT_ROW_POS", 16, 16, RW, 0x0000},
	{"FREEZE_SRC_SEL", 0, 2, RW, 0x0},
	{"FREEZE_EN", 8, 1, RW, 0x0},
	{"FREEZE_COL_POS", 0, 16, RW, 0x0000},
	{"FREEZE_ROW_POS", 16, 16, RW, 0x0000},
	{"FREEZE_CORRUPTED_ENABLE", 0, 1, RW, 0x0},
	{"YUV_CINFIFO_ENABLE", 0, 1, RW, 0x0},
	{"YUV_CINFIFO_STALL_BEFORE_FRAME_START_EN", 0, 1, RW, 0x1},
	{"YUV_CINFIFO_AUTO_RECOVERY_EN", 1, 1, RW, 0x1},
	{"YUV_CINFIFO_ROL_EN", 2, 1, RW, 0x0},
	{"YUV_CINFIFO_ROL_RESET_ON_FRAME_START", 3, 1, RW, 0x1},
	{"YUV_CINFIFO_DEBUG_EN", 4, 1, RW, 0x0},
	{"YUV_CINFIFO_STRGEN_MODE_EN", 5, 1, RW, 0x0},
	{"YUV_CINFIFO_STRGEN_MODE_DATA_TYPE", 6, 1, RW, 0x0},
	{"YUV_CINFIFO_STRGEN_MODE_DATA", 16, 8, RW, 0x00},
	{"YUV_CINFIFO_STALL_THROTTLE_EN", 0, 1, RW, 0x1},
	{"YUV_CINFIFO_INTERVAL_VBLANK", 0, 32, RW, 0x00000020},
	{"YUV_CINFIFO_INTERVAL_HBLANK", 0, 16, RW, 0x0020},
	{"YUV_CINFIFO_INTERVAL_PIXEL", 16, 16, RW, 0x0000},
	{"YUV_CINFIFO_OP_STATE_MONITOR", 0, 8, RO, 0x01},
	{"YUV_CINFIFO_ERROR_STATE_MONITOR", 16, 16, RO, 0x0001},
	{"YUV_CINFIFO_COL_CNT", 0, 16, RO, 0x0000},
	{"YUV_CINFIFO_ROW_CNT", 16, 16, RO, 0x0000},
	{"YUV_CINFIFO_STALL_CNT", 0, 32, RO, 0x00000000},
	{"YUV_CINFIFO_FIFO_FULLNESS", 0, 5, RO, 0x00},
	{"YUV_CINFIFO_CRC_SEED", 0, 8, RW, 0x00},
	{"YUV_CINFIFO_CRC_RESULT", 8, 8, RO, 0x00},
	{"STAT_RDMACL_EN", 0, 1, RW, 0x0},
	{"STAT_RDMACL_CLK_ALWAYS_ON_EN", 1, 1, RW, 0x0},
	{"STAT_RDMACL_SBWC_EN", 0, 2, RW, 0x0},
	{"STAT_RDMACL_AFBC_EN", 2, 1, RW, 0x0},
	{"STAT_RDMACL_SBWC_64B_ALIGN", 3, 1, RW, 0x0},
	{"STAT_RDMACL_SBWC_TERACELL_ENABLE", 4, 1, RW, 0x0},
	{"STAT_RDMACL_DATA_FORMAT_BAYER", 0, 5, RW, 0x00},
	{"STAT_RDMACL_DATA_FORMAT_YUV", 8, 6, RW, 0x00},
	{"STAT_RDMACL_DATA_FORMAT_RGB", 16, 4, RW, 0x0},
	{"STAT_RDMACL_DATA_FORMAT_MSBALIGN", 21, 1, RW, 0x0},
	{"STAT_RDMACL_DATA_FORMAT_MSBALIGN_UNSIGN", 22, 1, RW, 0x0},
	{"STAT_RDMACL_DATA_FORMAT_BIT_CROP_OFF", 28, 1, RW, 0x0},
	{"STAT_RDMACL_MONO_MODE", 0, 1, RW, 0x0},
	{"STAT_RDMACL_WIDTH", 0, 17, RW, 0x00020},
	{"STAT_RDMACL_HEIGHT", 0, 14, RW, 0x0020},
	{"STAT_RDMACL_STRIDE_1P", 0, 19, RW, 0x00020},
	{"STAT_RDMACL_MAX_MO", 0, 9, RW, 0x100},
	{"STAT_RDMACL_MAX_MO_RSVD", 16, 9, RW, 0x000},
	{"STAT_RDMACL_LINE_GAP", 0, 16, RW, 0x0001},
	{"STAT_RDMACL_MAX_BL", 0, 5, RW, 0x10},
	{"STAT_RDMACL_BUSINFO", 0, 10, RW, 0x000},
	{"STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_0", 0, 32, RW, 0x00000000},
	{"STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_1", 0, 32, RW, 0x00000000},
	{"STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_2", 0, 32, RW, 0x00000000},
	{"STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_3", 0, 32, RW, 0x00000000},
	{"STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_4", 0, 32, RW, 0x00000000},
	{"STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_5", 0, 32, RW, 0x00000000},
	{"STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_6", 0, 32, RW, 0x00000000},
	{"STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_7", 0, 32, RW, 0x00000000},
	{"STAT_RDMACL_IMG_CRC_1P", 0, 32, RO, 0xffffffff},
	{"STAT_RDMACL_MON_STATUS_0", 0, 32, RO, 0x00100000},
	{"STAT_RDMACL_MON_STATUS_1", 0, 32, RO, 0x00000000},
	{"STAT_RDMACL_MON_STATUS_2", 0, 32, RO, 0x00000000},
	{"STAT_RDMACL_MON_STATUS_3", 0, 32, RO, 0x00000000},
	{"STAT_RDMAHF_EN", 0, 1, RW, 0x0},
	{"STAT_RDMAHF_CLK_ALWAYS_ON_EN", 1, 1, RW, 0x0},
	{"STAT_RDMAHF_SBWC_EN", 0, 2, RW, 0x0},
	{"STAT_RDMAHF_AFBC_EN", 2, 1, RW, 0x0},
	{"STAT_RDMAHF_SBWC_64B_ALIGN", 3, 1, RW, 0x0},
	{"STAT_RDMAHF_SBWC_TERACELL_ENABLE", 4, 1, RW, 0x0},
	{"STAT_RDMAHF_COMP_ERROR_MODE", 0, 2, RW, 0x0},
	{"STAT_RDMAHF_COMP_ERROR_VALUE", 0, 16, RW, 0x0000},
	{"STAT_RDMAHF_DATA_FORMAT_BAYER", 0, 5, RW, 0x00},
	{"STAT_RDMAHF_DATA_FORMAT_YUV", 8, 6, RW, 0x00},
	{"STAT_RDMAHF_DATA_FORMAT_RGB", 16, 4, RW, 0x0},
	{"STAT_RDMAHF_DATA_FORMAT_MSBALIGN", 21, 1, RW, 0x0},
	{"STAT_RDMAHF_DATA_FORMAT_MSBALIGN_UNSIGN", 22, 1, RW, 0x0},
	{"STAT_RDMAHF_DATA_FORMAT_BIT_CROP_OFF", 28, 1, RW, 0x0},
	{"STAT_RDMAHF_MONO_MODE", 0, 1, RW, 0x0},
	{"STAT_RDMAHF_COMP_LOSSY_BYTE32NUM", 0, 4, RW, 0x0},
	{"STAT_RDMAHF_WIDTH", 0, 17, RW, 0x00020},
	{"STAT_RDMAHF_HEIGHT", 0, 14, RW, 0x0020},
	{"STAT_RDMAHF_STRIDE_1P", 0, 19, RW, 0x00020},
	{"STAT_RDMAHF_STRIDE_HEADER_1P", 0, 9, RW, 0x010},
	{"STAT_RDMAHF_VOTF_EN", 0, 1, RW, 0x0},
	{"STAT_RDMAHF_VOTF_TYPE", 2, 1, RW, 0x0},
	{"STAT_RDMAHF_VOTF_STALL_LINE_BUFFER", 16, 14, RW, 0x0000},
	{"STAT_RDMAHF_MAX_MO", 0, 9, RW, 0x100},
	{"STAT_RDMAHF_MAX_MO_RSVD", 16, 9, RW, 0x000},
	{"STAT_RDMAHF_LINE_GAP", 0, 16, RW, 0x0001},
	{"STAT_RDMAHF_MAX_BL", 0, 5, RW, 0x10},
	{"STAT_RDMAHF_BUSINFO", 0, 10, RW, 0x000},
	{"STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_0", 0, 32, RW, 0x00000000},
	{"STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_1", 0, 32, RW, 0x00000000},
	{"STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_2", 0, 32, RW, 0x00000000},
	{"STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_3", 0, 32, RW, 0x00000000},
	{"STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_4", 0, 32, RW, 0x00000000},
	{"STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_5", 0, 32, RW, 0x00000000},
	{"STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_6", 0, 32, RW, 0x00000000},
	{"STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_7", 0, 32, RW, 0x00000000},
	{"STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_0", 0, 32, RW, 0x00000000},
	{"STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_1", 0, 32, RW, 0x00000000},
	{"STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_2", 0, 32, RW, 0x00000000},
	{"STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_3", 0, 32, RW, 0x00000000},
	{"STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_4", 0, 32, RW, 0x00000000},
	{"STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_5", 0, 32, RW, 0x00000000},
	{"STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_6", 0, 32, RW, 0x00000000},
	{"STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_7", 0, 32, RW, 0x00000000},
	{"STAT_RDMAHF_IMG_CRC_1P", 0, 32, RO, 0xffffffff},
	{"STAT_RDMAHF_HEADER_CRC_1P", 0, 32, RO, 0xffffffff},
	{"STAT_RDMAHF_MON_STATUS_0", 0, 32, RO, 0x00000000},
	{"STAT_RDMAHF_MON_STATUS_1", 0, 32, RO, 0x00000000},
	{"STAT_RDMAHF_MON_STATUS_2", 0, 32, RO, 0x00000000},
	{"STAT_RDMAHF_MON_STATUS_3", 0, 32, RO, 0x00000000},
	{"YUV_WDMASC_W0_EN", 0, 1, RW, 0x0},
	{"YUV_WDMASC_W0_CLK_ALWAYS_ON_EN", 1, 1, RW, 0x0},
	{"YUV_WDMASC_W0_SBWC_EN", 0, 2, RW, 0x0},
	{"YUV_WDMASC_W0_AFBC_EN", 2, 1, RW, 0x0},
	{"YUV_WDMASC_W0_SBWC_64B_ALIGN", 3, 1, RW, 0x0},
	{"YUV_WDMASC_W0_SBWC_TERACELL_ENABLE", 4, 1, RW, 0x0},
	{"YUV_WDMASC_W0_SBWC_64B_ZERO_PAD_EN", 5, 1, RW, 0x0},
	{"YUV_WDMASC_W0_DATA_FORMAT_RSVD_0", 0, 5, RW, 0x00},
	{"YUV_WDMASC_W0_DATA_FORMAT_YUV", 8, 6, RW, 0x00},
	{"YUV_WDMASC_W0_DATA_FORMAT_RGB", 16, 4, RW, 0x0},
	{"YUV_WDMASC_W0_DATA_FORMAT_RSVD_2", 24, 1, RW, 0x0},
	{"YUV_WDMASC_W0_DATA_FORMAT_RSVD_3", 28, 1, RW, 0x0},
	{"YUV_WDMASC_W0_DATA_FORMAT_TYPE", 31, 1, RW, 0x0},
	{"YUV_WDMASC_W0_MONO_EN", 0, 1, RW, 0x0},
	{"YUV_WDMASC_W0_COMP_LOSSY_BYTE32NUM", 0, 4, RW, 0x0},
	{"YUV_WDMASC_W0_WIDTH", 0, 17, RW, 0x00020},
	{"YUV_WDMASC_W0_HEIGHT", 0, 14, RW, 0x0020},
	{"YUV_WDMASC_W0_STRIDE_1P", 0, 19, RW, 0x00020},
	{"YUV_WDMASC_W0_STRIDE_2P", 0, 19, RW, 0x00020},
	{"YUV_WDMASC_W0_STRIDE_3P", 0, 19, RW, 0x00020},
	{"YUV_WDMASC_W0_STRIDE_HEADER_1P", 0, 9, RW, 0x010},
	{"YUV_WDMASC_W0_STRIDE_HEADER_2P", 0, 9, RW, 0x010},
	{"YUV_WDMASC_W0_VOTF_EN", 0, 3, RW, 0x0},
	{"YUV_WDMASC_W0_MAX_MO", 0, 9, RW, 0x100},
	{"YUV_WDMASC_W0_LINE_GAP", 0, 16, RW, 0x0001},
	{"YUV_WDMASC_W0_MAX_BL", 0, 5, RW, 0x10},
	{"YUV_WDMASC_W0_BUSINFO", 0, 10, RW, 0x000},
	{"YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_0", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_1", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_2", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_3", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_4", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_5", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_6", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_7", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_0", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_1", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_2", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_3", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_4", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_5", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_6", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_7", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_0", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_1", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_2", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_3", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_4", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_5", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_6", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_7", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_0", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_1", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_2", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_3", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_4", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_5", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_6", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_7", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_0", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_1", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_2", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_3", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_4", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_5", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_6", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_7", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W0_IMG_CRC_1P", 0, 32, RO, 0xffffffff},
	{"YUV_WDMASC_W0_IMG_CRC_2P", 0, 32, RO, 0xffffffff},
	{"YUV_WDMASC_W0_IMG_CRC_3P", 0, 32, RO, 0xffffffff},
	{"YUV_WDMASC_W0_HEADER_CRC_1P", 0, 32, RO, 0xffffffff},
	{"YUV_WDMASC_W0_HEADER_CRC_2P", 0, 32, RO, 0xffffffff},
	{"YUV_WDMASC_W0_MON_STATUS_0", 0, 32, RO, 0x00000000},
	{"YUV_WDMASC_W0_MON_STATUS_1", 0, 32, RO, 0x00000000},
	{"YUV_WDMASC_W0_MON_STATUS_2", 0, 32, RO, 0x00000000},
	{"YUV_WDMASC_W0_MON_STATUS_3", 0, 32, RO, 0x00000000},
	{"YUV_WDMASC_W0_BW_LIMIT_EN", 0, 1, RW, 0x0},
	{"YUV_WDMASC_W0_BW_LIMIT_FREQ_NUM_CYCLE", 16, 12, RW, 0x000},
	{"YUV_WDMASC_W0_BW_LIMIT_AVG_BW", 0, 16, RW, 0x0000},
	{"YUV_WDMASC_W0_BW_LIMIT_SLOT_BW", 16, 16, RW, 0x0000},
	{"YUV_WDMASC_W0_BW_LIMIT_COMPENSATION_PERIOD", 0, 12, RW, 0x000},
	{"YUV_WDMASC_W0_BW_LIMIT_COMPENSATION_BW", 16, 16, RW, 0x0000},
	{"YUV_WDMASC_W0_FLIP_CONTROL", 0, 2, RW, 0x0},
	{"YUV_WDMASC_W0_RGB_ALPHA", 0, 8, RW, 0x00},
	{"YUV_WDMASC_W1_EN", 0, 1, RW, 0x0},
	{"YUV_WDMASC_W1_CLK_ALWAYS_ON_EN", 1, 1, RW, 0x0},
	{"YUV_WDMASC_W1_SBWC_EN", 0, 2, RW, 0x0},
	{"YUV_WDMASC_W1_AFBC_EN", 2, 1, RW, 0x0},
	{"YUV_WDMASC_W1_SBWC_64B_ALIGN", 3, 1, RW, 0x0},
	{"YUV_WDMASC_W1_SBWC_TERACELL_ENABLE", 4, 1, RW, 0x0},
	{"YUV_WDMASC_W1_SBWC_64B_ZERO_PAD_EN", 5, 1, RW, 0x0},
	{"YUV_WDMASC_W1_DATA_FORMAT_RSVD_0", 0, 5, RW, 0x00},
	{"YUV_WDMASC_W1_DATA_FORMAT_YUV", 8, 6, RW, 0x00},
	{"YUV_WDMASC_W1_DATA_FORMAT_RGB", 16, 4, RW, 0x0},
	{"YUV_WDMASC_W1_DATA_FORMAT_RSVD_2", 24, 1, RW, 0x0},
	{"YUV_WDMASC_W1_DATA_FORMAT_RSVD_3", 28, 1, RW, 0x0},
	{"YUV_WDMASC_W1_DATA_FORMAT_TYPE", 31, 1, RW, 0x0},
	{"YUV_WDMASC_W1_MONO_EN", 0, 1, RW, 0x0},
	{"YUV_WDMASC_W1_COMP_LOSSY_BYTE32NUM", 0, 4, RW, 0x0},
	{"YUV_WDMASC_W1_WIDTH", 0, 17, RW, 0x00020},
	{"YUV_WDMASC_W1_HEIGHT", 0, 14, RW, 0x0020},
	{"YUV_WDMASC_W1_STRIDE_1P", 0, 19, RW, 0x00020},
	{"YUV_WDMASC_W1_STRIDE_2P", 0, 19, RW, 0x00020},
	{"YUV_WDMASC_W1_STRIDE_3P", 0, 19, RW, 0x00020},
	{"YUV_WDMASC_W1_STRIDE_HEADER_1P", 0, 9, RW, 0x010},
	{"YUV_WDMASC_W1_STRIDE_HEADER_2P", 0, 9, RW, 0x010},
	{"YUV_WDMASC_W1_VOTF_EN", 0, 3, RW, 0x0},
	{"YUV_WDMASC_W1_MAX_MO", 0, 9, RW, 0x100},
	{"YUV_WDMASC_W1_LINE_GAP", 0, 16, RW, 0x0001},
	{"YUV_WDMASC_W1_MAX_BL", 0, 5, RW, 0x10},
	{"YUV_WDMASC_W1_BUSINFO", 0, 10, RW, 0x000},
	{"YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_0", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_1", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_2", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_3", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_4", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_5", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_6", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_7", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_0", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_1", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_2", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_3", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_4", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_5", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_6", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_7", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_0", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_1", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_2", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_3", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_4", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_5", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_6", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_7", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_0", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_1", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_2", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_3", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_4", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_5", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_6", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_7", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_0", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_1", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_2", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_3", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_4", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_5", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_6", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_7", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W1_IMG_CRC_1P", 0, 32, RO, 0xffffffff},
	{"YUV_WDMASC_W1_IMG_CRC_2P", 0, 32, RO, 0xffffffff},
	{"YUV_WDMASC_W1_IMG_CRC_3P", 0, 32, RO, 0xffffffff},
	{"YUV_WDMASC_W1_HEADER_CRC_1P", 0, 32, RO, 0xffffffff},
	{"YUV_WDMASC_W1_HEADER_CRC_2P", 0, 32, RO, 0xffffffff},
	{"YUV_WDMASC_W1_MON_STATUS_0", 0, 32, RO, 0x00000000},
	{"YUV_WDMASC_W1_MON_STATUS_1", 0, 32, RO, 0x00000000},
	{"YUV_WDMASC_W1_MON_STATUS_2", 0, 32, RO, 0x00000000},
	{"YUV_WDMASC_W1_MON_STATUS_3", 0, 32, RO, 0x00000000},
	{"YUV_WDMASC_W1_BW_LIMIT_EN", 0, 1, RW, 0x0},
	{"YUV_WDMASC_W1_BW_LIMIT_FREQ_NUM_CYCLE", 16, 12, RW, 0x000},
	{"YUV_WDMASC_W1_BW_LIMIT_AVG_BW", 0, 16, RW, 0x0000},
	{"YUV_WDMASC_W1_BW_LIMIT_SLOT_BW", 16, 16, RW, 0x0000},
	{"YUV_WDMASC_W1_BW_LIMIT_COMPENSATION_PERIOD", 0, 12, RW, 0x000},
	{"YUV_WDMASC_W1_BW_LIMIT_COMPENSATION_BW", 16, 16, RW, 0x0000},
	{"YUV_WDMASC_W1_FLIP_CONTROL", 0, 2, RW, 0x0},
	{"YUV_WDMASC_W1_RGB_ALPHA", 0, 8, RW, 0x00},
	{"YUV_WDMASC_W2_EN", 0, 1, RW, 0x0},
	{"YUV_WDMASC_W2_CLK_ALWAYS_ON_EN", 1, 1, RW, 0x0},
	{"YUV_WDMASC_W2_SBWC_EN", 0, 2, RW, 0x0},
	{"YUV_WDMASC_W2_AFBC_EN", 2, 1, RW, 0x0},
	{"YUV_WDMASC_W2_SBWC_64B_ALIGN", 3, 1, RW, 0x0},
	{"YUV_WDMASC_W2_SBWC_TERACELL_ENABLE", 4, 1, RW, 0x0},
	{"YUV_WDMASC_W2_SBWC_64B_ZERO_PAD_EN", 5, 1, RW, 0x0},
	{"YUV_WDMASC_W2_DATA_FORMAT_RSVD_0", 0, 5, RW, 0x00},
	{"YUV_WDMASC_W2_DATA_FORMAT_YUV", 8, 6, RW, 0x00},
	{"YUV_WDMASC_W2_DATA_FORMAT_RGB", 16, 4, RW, 0x0},
	{"YUV_WDMASC_W2_DATA_FORMAT_RSVD_2", 24, 1, RW, 0x0},
	{"YUV_WDMASC_W2_DATA_FORMAT_RSVD_3", 28, 1, RW, 0x0},
	{"YUV_WDMASC_W2_DATA_FORMAT_TYPE", 31, 1, RW, 0x0},
	{"YUV_WDMASC_W2_MONO_EN", 0, 1, RW, 0x0},
	{"YUV_WDMASC_W2_WIDTH", 0, 17, RW, 0x00020},
	{"YUV_WDMASC_W2_HEIGHT", 0, 14, RW, 0x0020},
	{"YUV_WDMASC_W2_STRIDE_1P", 0, 19, RW, 0x00020},
	{"YUV_WDMASC_W2_STRIDE_2P", 0, 19, RW, 0x00020},
	{"YUV_WDMASC_W2_STRIDE_3P", 0, 19, RW, 0x00020},
	{"YUV_WDMASC_W2_VOTF_EN", 0, 3, RW, 0x0},
	{"YUV_WDMASC_W2_MAX_MO", 0, 9, RW, 0x100},
	{"YUV_WDMASC_W2_LINE_GAP", 0, 16, RW, 0x0001},
	{"YUV_WDMASC_W2_MAX_BL", 0, 5, RW, 0x10},
	{"YUV_WDMASC_W2_BUSINFO", 0, 10, RW, 0x000},
	{"YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_0", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_1", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_2", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_3", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_4", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_5", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_6", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_7", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_0", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_1", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_2", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_3", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_4", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_5", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_6", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_7", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_0", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_1", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_2", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_3", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_4", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_5", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_6", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_7", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W2_IMG_CRC_1P", 0, 32, RO, 0xffffffff},
	{"YUV_WDMASC_W2_IMG_CRC_2P", 0, 32, RO, 0xffffffff},
	{"YUV_WDMASC_W2_IMG_CRC_3P", 0, 32, RO, 0xffffffff},
	{"YUV_WDMASC_W2_MON_STATUS_0", 0, 32, RO, 0x00000000},
	{"YUV_WDMASC_W2_MON_STATUS_1", 0, 32, RO, 0x00000000},
	{"YUV_WDMASC_W2_MON_STATUS_2", 0, 32, RO, 0x00000000},
	{"YUV_WDMASC_W2_MON_STATUS_3", 0, 32, RO, 0x00000000},
	{"YUV_WDMASC_W2_BW_LIMIT_EN", 0, 1, RW, 0x0},
	{"YUV_WDMASC_W2_BW_LIMIT_FREQ_NUM_CYCLE", 16, 12, RW, 0x000},
	{"YUV_WDMASC_W2_BW_LIMIT_AVG_BW", 0, 16, RW, 0x0000},
	{"YUV_WDMASC_W2_BW_LIMIT_SLOT_BW", 16, 16, RW, 0x0000},
	{"YUV_WDMASC_W2_BW_LIMIT_COMPENSATION_PERIOD", 0, 12, RW, 0x000},
	{"YUV_WDMASC_W2_BW_LIMIT_COMPENSATION_BW", 16, 16, RW, 0x0000},
	{"YUV_WDMASC_W2_FLIP_CONTROL", 0, 2, RW, 0x0},
	{"YUV_WDMASC_W2_RGB_ALPHA", 0, 8, RW, 0x00},
	{"YUV_WDMASC_W3_EN", 0, 1, RW, 0x0},
	{"YUV_WDMASC_W3_CLK_ALWAYS_ON_EN", 1, 1, RW, 0x0},
	{"YUV_WDMASC_W3_SBWC_EN", 0, 2, RW, 0x0},
	{"YUV_WDMASC_W3_AFBC_EN", 2, 1, RW, 0x0},
	{"YUV_WDMASC_W3_SBWC_64B_ALIGN", 3, 1, RW, 0x0},
	{"YUV_WDMASC_W3_SBWC_TERACELL_ENABLE", 4, 1, RW, 0x0},
	{"YUV_WDMASC_W3_SBWC_64B_ZERO_PAD_EN", 5, 1, RW, 0x0},
	{"YUV_WDMASC_W3_DATA_FORMAT_RSVD_0", 0, 5, RW, 0x00},
	{"YUV_WDMASC_W3_DATA_FORMAT_YUV", 8, 6, RW, 0x00},
	{"YUV_WDMASC_W3_DATA_FORMAT_RGB", 16, 4, RW, 0x0},
	{"YUV_WDMASC_W3_DATA_FORMAT_RSVD_2", 24, 1, RW, 0x0},
	{"YUV_WDMASC_W3_DATA_FORMAT_RSVD_3", 28, 1, RW, 0x0},
	{"YUV_WDMASC_W3_DATA_FORMAT_TYPE", 31, 1, RW, 0x0},
	{"YUV_WDMASC_W3_MONO_EN", 0, 1, RW, 0x0},
	{"YUV_WDMASC_W3_WIDTH", 0, 17, RW, 0x00020},
	{"YUV_WDMASC_W3_HEIGHT", 0, 14, RW, 0x0020},
	{"YUV_WDMASC_W3_STRIDE_1P", 0, 19, RW, 0x00020},
	{"YUV_WDMASC_W3_STRIDE_2P", 0, 19, RW, 0x00020},
	{"YUV_WDMASC_W3_STRIDE_3P", 0, 19, RW, 0x00020},
	{"YUV_WDMASC_W3_VOTF_EN", 0, 3, RW, 0x0},
	{"YUV_WDMASC_W3_MAX_MO", 0, 9, RW, 0x100},
	{"YUV_WDMASC_W3_LINE_GAP", 0, 16, RW, 0x0001},
	{"YUV_WDMASC_W3_MAX_BL", 0, 5, RW, 0x10},
	{"YUV_WDMASC_W3_BUSINFO", 0, 10, RW, 0x000},
	{"YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_0", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_1", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_2", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_3", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_4", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_5", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_6", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_7", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_0", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_1", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_2", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_3", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_4", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_5", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_6", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_7", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_0", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_1", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_2", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_3", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_4", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_5", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_6", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_7", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W3_IMG_CRC_1P", 0, 32, RO, 0xffffffff},
	{"YUV_WDMASC_W3_IMG_CRC_2P", 0, 32, RO, 0xffffffff},
	{"YUV_WDMASC_W3_IMG_CRC_3P", 0, 32, RO, 0xffffffff},
	{"YUV_WDMASC_W3_MON_STATUS_0", 0, 32, RO, 0x00000000},
	{"YUV_WDMASC_W3_MON_STATUS_1", 0, 32, RO, 0x00000000},
	{"YUV_WDMASC_W3_MON_STATUS_2", 0, 32, RO, 0x00000000},
	{"YUV_WDMASC_W3_MON_STATUS_3", 0, 32, RO, 0x00000000},
	{"YUV_WDMASC_W3_BW_LIMIT_EN", 0, 1, RW, 0x0},
	{"YUV_WDMASC_W3_BW_LIMIT_FREQ_NUM_CYCLE", 16, 12, RW, 0x000},
	{"YUV_WDMASC_W3_BW_LIMIT_AVG_BW", 0, 16, RW, 0x0000},
	{"YUV_WDMASC_W3_BW_LIMIT_SLOT_BW", 16, 16, RW, 0x0000},
	{"YUV_WDMASC_W3_BW_LIMIT_COMPENSATION_PERIOD", 0, 12, RW, 0x000},
	{"YUV_WDMASC_W3_BW_LIMIT_COMPENSATION_BW", 16, 16, RW, 0x0000},
	{"YUV_WDMASC_W3_FLIP_CONTROL", 0, 2, RW, 0x0},
	{"YUV_WDMASC_W3_RGB_ALPHA", 0, 8, RW, 0x00},
	{"YUV_WDMASC_W4_EN", 0, 1, RW, 0x0},
	{"YUV_WDMASC_W4_CLK_ALWAYS_ON_EN", 1, 1, RW, 0x0},
	{"YUV_WDMASC_W4_SBWC_EN", 0, 2, RW, 0x0},
	{"YUV_WDMASC_W4_AFBC_EN", 2, 1, RW, 0x0},
	{"YUV_WDMASC_W4_SBWC_64B_ALIGN", 3, 1, RW, 0x0},
	{"YUV_WDMASC_W4_SBWC_TERACELL_ENABLE", 4, 1, RW, 0x0},
	{"YUV_WDMASC_W4_SBWC_64B_ZERO_PAD_EN", 5, 1, RW, 0x0},
	{"YUV_WDMASC_W4_DATA_FORMAT_RSVD_0", 0, 5, RW, 0x00},
	{"YUV_WDMASC_W4_DATA_FORMAT_YUV", 8, 6, RW, 0x00},
	{"YUV_WDMASC_W4_DATA_FORMAT_RGB", 16, 4, RW, 0x0},
	{"YUV_WDMASC_W4_DATA_FORMAT_RSVD_2", 24, 1, RW, 0x0},
	{"YUV_WDMASC_W4_DATA_FORMAT_RSVD_3", 28, 1, RW, 0x0},
	{"YUV_WDMASC_W4_DATA_FORMAT_TYPE", 31, 1, RW, 0x0},
	{"YUV_WDMASC_W4_MONO_EN", 0, 1, RW, 0x0},
	{"YUV_WDMASC_W4_WIDTH", 0, 17, RW, 0x00020},
	{"YUV_WDMASC_W4_HEIGHT", 0, 14, RW, 0x0020},
	{"YUV_WDMASC_W4_STRIDE_1P", 0, 19, RW, 0x00020},
	{"YUV_WDMASC_W4_STRIDE_2P", 0, 19, RW, 0x00020},
	{"YUV_WDMASC_W4_STRIDE_3P", 0, 19, RW, 0x00020},
	{"YUV_WDMASC_W4_VOTF_EN", 0, 3, RW, 0x0},
	{"YUV_WDMASC_W4_MAX_MO", 0, 9, RW, 0x100},
	{"YUV_WDMASC_W4_LINE_GAP", 0, 16, RW, 0x0001},
	{"YUV_WDMASC_W4_MAX_BL", 0, 5, RW, 0x10},
	{"YUV_WDMASC_W4_BUSINFO", 0, 10, RW, 0x000},
	{"YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_0", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_1", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_2", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_3", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_4", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_5", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_6", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_7", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_0", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_1", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_2", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_3", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_4", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_5", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_6", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_7", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_0", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_1", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_2", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_3", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_4", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_5", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_6", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_7", 0, 32, RW, 0x00000000},
	{"YUV_WDMASC_W4_IMG_CRC_1P", 0, 32, RO, 0xffffffff},
	{"YUV_WDMASC_W4_IMG_CRC_2P", 0, 32, RO, 0xffffffff},
	{"YUV_WDMASC_W4_IMG_CRC_3P", 0, 32, RO, 0xffffffff},
	{"YUV_WDMASC_W4_MON_STATUS_0", 0, 32, RO, 0x00000000},
	{"YUV_WDMASC_W4_MON_STATUS_1", 0, 32, RO, 0x00000000},
	{"YUV_WDMASC_W4_MON_STATUS_2", 0, 32, RO, 0x00000000},
	{"YUV_WDMASC_W4_MON_STATUS_3", 0, 32, RO, 0x00000000},
	{"YUV_WDMASC_W4_BW_LIMIT_EN", 0, 1, RW, 0x0},
	{"YUV_WDMASC_W4_BW_LIMIT_FREQ_NUM_CYCLE", 16, 12, RW, 0x000},
	{"YUV_WDMASC_W4_BW_LIMIT_AVG_BW", 0, 16, RW, 0x0000},
	{"YUV_WDMASC_W4_BW_LIMIT_SLOT_BW", 16, 16, RW, 0x0000},
	{"YUV_WDMASC_W4_BW_LIMIT_COMPENSATION_PERIOD", 0, 12, RW, 0x000},
	{"YUV_WDMASC_W4_BW_LIMIT_COMPENSATION_BW", 16, 16, RW, 0x0000},
	{"YUV_WDMASC_W4_FLIP_CONTROL", 0, 2, RW, 0x0},
	{"YUV_WDMASC_W4_RGB_ALPHA", 0, 8, RW, 0x00},
	{"YUV_WDMASC_W0_DITHER_EN_C", 0, 1, RW, 0x0},
	{"YUV_WDMASC_W0_DITHER_EN_Y", 1, 1, RW, 0x0},
	{"YUV_WDMASC_W0_ROUND_EN", 4, 1, RW, 0x0},
	{"YUV_WDMASC_W0_RGB_CONV444_WEIGHT", 0, 5, RW, 0x08},
	{"YUV_WDMASC_W0_PER_SUB_FRAME_EN", 0, 16, RW, 0xFFFF},
	{"YUV_WDMASC_W0_COMP_SRAM_START_ADDR", 0, 14, RW, 0x0000},
	{"YUV_WDMASC_W1_DITHER_EN_C", 0, 1, RW, 0x0},
	{"YUV_WDMASC_W1_DITHER_EN_Y", 1, 1, RW, 0x0},
	{"YUV_WDMASC_W1_ROUND_EN", 4, 1, RW, 0x0},
	{"YUV_WDMASC_W1_RGB_CONV444_WEIGHT", 0, 5, RW, 0x08},
	{"YUV_WDMASC_W1_PER_SUB_FRAME_EN", 0, 16, RW, 0xFFFF},
	{"YUV_WDMASC_W1_COMP_SRAM_START_ADDR", 0, 14, RW, 0x0780},
	{"YUV_WDMASC_W2_DITHER_EN_C", 0, 1, RW, 0x0},
	{"YUV_WDMASC_W2_DITHER_EN_Y", 1, 1, RW, 0x0},
	{"YUV_WDMASC_W2_ROUND_EN", 4, 1, RW, 0x0},
	{"YUV_WDMASC_W2_RGB_CONV444_WEIGHT", 0, 5, RW, 0x08},
	{"YUV_WDMASC_W2_PER_SUB_FRAME_EN", 0, 16, RW, 0xFFFF},
	{"YUV_WDMASC_W3_DITHER_EN_C", 0, 1, RW, 0x0},
	{"YUV_WDMASC_W3_DITHER_EN_Y", 1, 1, RW, 0x0},
	{"YUV_WDMASC_W3_ROUND_EN", 4, 1, RW, 0x0},
	{"YUV_WDMASC_W3_RGB_CONV444_WEIGHT", 0, 5, RW, 0x08},
	{"YUV_WDMASC_W3_PER_SUB_FRAME_EN", 0, 16, RW, 0xFFFF},
	{"YUV_WDMASC_W4_DITHER_EN_C", 0, 1, RW, 0x0},
	{"YUV_WDMASC_W4_DITHER_EN_Y", 1, 1, RW, 0x0},
	{"YUV_WDMASC_W4_ROUND_EN", 4, 1, RW, 0x0},
	{"YUV_WDMASC_W4_RGB_CONV444_WEIGHT", 0, 5, RW, 0x08},
	{"YUV_WDMASC_W4_PER_SUB_FRAME_EN", 0, 16, RW, 0xFFFF},
	{"YUV_WDMASC_RGB_SRC_Y_OFFSET", 0, 10, RW, 0x000},
	{"YUV_WDMASC_RGB_COEF_C10", 0, 16, RW, 0x0000},
	{"YUV_WDMASC_RGB_COEF_C00", 16, 16, RW, 0x0200},
	{"YUV_WDMASC_RGB_COEF_C01", 0, 16, RW, 0x0200},
	{"YUV_WDMASC_RGB_COEF_C20", 16, 16, RW, 0x02e2},
	{"YUV_WDMASC_RGB_COEF_C21", 0, 16, RW, 0xFEE2},
	{"YUV_WDMASC_RGB_COEF_C11", 16, 16, RW, 0xFFAE},
	{"YUV_WDMASC_RGB_COEF_C12", 0, 16, RW, 0x03ae},
	{"YUV_WDMASC_RGB_COEF_C02", 16, 16, RW, 0x0200},
	{"YUV_WDMASC_RGB_COEF_C22", 0, 16, RW, 0x0000},
	{"YUV_DJAG_ENABLE", 0, 1, RW, 0x0},
	{"YUV_DJAG_PS_ENABLE", 1, 1, RW, 0x0},
	{"YUV_DJAG_CLK_GATE_DISABLE_PS", 3, 1, RW, 0x0},
	{"YUV_DJAG_CLK_GATE_DISABLE_PS_LB", 4, 1, RW, 0x0},
	{"YUV_DJAG_PS_STRIP_ENABLE", 8, 1, RW, 0x0},
	{"YUV_DJAG_OUT_CROP_ENABLE", 9, 1, RW, 0x0},
	{"YUV_DJAG_EZPOST_ENABLE", 10, 1, RW, 0x0},
	{"YUV_DJAG_INPUT_IMG_VSIZE", 0, 16, RW, 0x00f0},
	{"YUV_DJAG_INPUT_IMG_HSIZE", 16, 16, RW, 0x0140},
	{"YUV_DJAG_PS_SRC_VPOS", 0, 16, RW, 0x0000},
	{"YUV_DJAG_PS_SRC_HPOS", 16, 16, RW, 0x0000},
	{"YUV_DJAG_PS_SRC_VSIZE", 0, 16, RW, 0x00f0},
	{"YUV_DJAG_PS_SRC_HSIZE", 16, 16, RW, 0x0140},
	{"YUV_DJAG_PS_DST_VSIZE", 0, 16, RW, 0x00f0},
	{"YUV_DJAG_PS_DST_HSIZE", 16, 16, RW, 0x0140},
	{"YUV_DJAG_PS_H_RATIO", 0, 28, RW, 0x0100000},
	{"YUV_DJAG_PS_V_RATIO", 0, 28, RW, 0x0100000},
	{"YUV_DJAG_PS_H_INIT_PHASE_OFFSET", 0, 20, RW, 0x00000},
	{"YUV_DJAG_PS_V_INIT_PHASE_OFFSET", 0, 20, RW, 0x00000},
	{"YUV_DJAG_PS_ROUND_MODE", 0, 1, RW, 0x1},
	{"YUV_DJAG_PS_STRIP_PRE_DST_SIZE_H", 16, 16, RW, 0x0000},
	{"YUV_DJAG_PS_STRIP_IN_START_POS_H", 16, 16, RW, 0x0000},
	{"YUV_DJAG_OUT_CROP_POS_V", 0, 16, RW, 0x0000},
	{"YUV_DJAG_OUT_CROP_POS_H", 16, 16, RW, 0x0000},
	{"YUV_DJAG_OUT_CROP_SIZE_V", 0, 16, RW, 0x0000},
	{"YUV_DJAG_OUT_CROP_SIZE_H", 16, 16, RW, 0x0000},
	{"YUV_DJAG_XFILTER_DEJAGGING_WEIGHT0", 0, 4, RW, 0x3},
	{"YUV_DJAG_XFILTER_DEJAGGING_WEIGHT1", 4, 4, RW, 0x4},
	{"YUV_DJAG_XFILTER_HF_BOOST_WEIGHT", 8, 4, RW, 0x4},
	{"YUV_DJAG_CENTER_HF_BOOST_WEIGHT", 12, 3, RW, 0x2},
	{"YUV_DJAG_DIAGONAL_HF_BOOST_WEIGHT", 15, 3, RW, 0x3},
	{"YUV_DJAG_CENTER_WEIGHTED_MEAN_WEIGHT", 18, 3, RW, 0x3},
	{"YUV_DJAG_THRES_1X5_MATCHING_SAD", 0, 10, RW, 0x080},
	{"YUV_DJAG_THRES_1X5_ABSHF", 10, 10, RW, 0x200},
	{"YUV_DJAG_THRES_SHOOTING_LLCRR", 0, 8, RW, 0xff},
	{"YUV_DJAG_THRES_SHOOTING_LCR", 8, 8, RW, 0xff},
	{"YUV_DJAG_THRES_SHOOTING_NEIGHBOR", 16, 8, RW, 0xff},
	{"YUV_DJAG_THRES_SHOOTING_UUCDD", 0, 8, RW, 0x50},
	{"YUV_DJAG_THRES_SHOOTING_UCD", 8, 8, RW, 0x50},
	{"YUV_DJAG_MIN_MAX_WEIGHT", 16, 4, RW, 0x2},
	{"YUV_DJAG_LFSR_SEED_0", 0, 16, RW, 0xace1},
	{"YUV_DJAG_LFSR_SEED_1", 0, 16, RW, 0x123f},
	{"YUV_DJAG_LFSR_SEED_2", 0, 16, RW, 0xbab0},
	{"YUV_DJAG_DITHER_VALUE_0", 0, 6, RW, 0x00},
	{"YUV_DJAG_DITHER_VALUE_1", 6, 6, RW, 0x00},
	{"YUV_DJAG_DITHER_VALUE_2", 12, 6, RW, 0x01},
	{"YUV_DJAG_DITHER_VALUE_3", 18, 6, RW, 0x02},
	{"YUV_DJAG_DITHER_VALUE_4", 24, 6, RW, 0x03},
	{"YUV_DJAG_DITHER_VALUE_5", 0, 6, RW, 0x04},
	{"YUV_DJAG_DITHER_VALUE_6", 6, 6, RW, 0x06},
	{"YUV_DJAG_DITHER_VALUE_7", 12, 6, RW, 0x07},
	{"YUV_DJAG_DITHER_VALUE_8", 18, 6, RW, 0x08},
	{"YUV_DJAG_SAT_CTRL", 0, 4, RW, 0x5},
	{"YUV_DJAG_DITHER_THRES", 14, 5, RW, 0x05},
	{"YUV_DJAG_CP_HF_THRES", 0, 7, RW, 0x28},
	{"YUV_DJAG_CP_ARBI_MAX_COV_OFFSET", 0, 16, RW, 0x0000},
	{"YUV_DJAG_CP_ARBI_MAX_COV_SHIFT", 16, 4, RW, 0x6},
	{"YUV_DJAG_CP_ARBI_DENOM", 20, 4, RW, 0x7},
	{"YUV_DJAG_CP_ARBI_MODE", 24, 2, RW, 0x1},
	{"YUV_DJAG_DITHER_WB_THRES", 0, 5, RW, 0x00},
	{"YUV_DJAG_DITHER_BLACK_LEVEL", 8, 9, RW, 0x000},
	{"YUV_DJAG_DITHER_WHITE_LEVEL", 20, 10, RW, 0x3ff},
	{"YUV_DJAG_RECOM_ENABLE_A", 0, 1, RW, 0x0},
	{"YUV_DJAG_RECOM_ENABLE_B", 1, 1, RW, 0x0},
	{"YUV_DJAG_RECOM_IN_CROP_ENABLE", 12, 1, RW, 0x0},
	{"YUV_DJAG_RECOM_WEIGHT", 0, 12, RW, 0x400},
	{"YUV_DJAG_RECOM_INPUT_IMG_VSIZE", 0, 16, RW, 0x00f0},
	{"YUV_DJAG_RECOM_INPUT_IMG_HSIZE", 16, 16, RW, 0x0140},
	{"YUV_DJAG_RECOM_IN_CROP_POS_V", 0, 16, RW, 0x0000},
	{"YUV_DJAG_RECOM_IN_CROP_POS_H", 16, 16, RW, 0x0000},
	{"YUV_DJAG_RECOM_RADIAL_CENTER_Y", 0, 16, RW, 0x0000},
	{"YUV_DJAG_RECOM_RADIAL_CENTER_X", 16, 16, RW, 0x0000},
	{"YUV_DJAG_RECOM_RADIAL_BINNING_Y", 0, 16, RW, 0x0400},
	{"YUV_DJAG_RECOM_RADIAL_BINNING_X", 16, 16, RW, 0x0400},
	{"YUV_DJAG_RECOM_RADIAL_BIQUAD_FACTOR_A", 0, 17, RW, 0x00000},
	{"YUV_DJAG_RECOM_RADIAL_BIQUAD_FACTOR_B", 0, 17, RW, 0x00000},
	{"YUV_DJAG_RECOM_RADIAL_GAIN_ENABLE", 0, 1, RW, 0x0},
	{"YUV_DJAG_RECOM_RADIAL_GAIN_INCREMENT", 0, 1, RW, 0x1},
	{"YUV_DJAG_RECOM_RADIAL_BIQUAD_SCAL_SHIFT_ADDER", 0, 4, RW, 0x0},
	{"YUV_DJAG_SC_V_COEFF_0_0", 0, 11, RW, 0x000},
	{"YUV_DJAG_SC_V_COEFF_0_1", 16, 11, RW, 0x200},
	{"YUV_DJAG_SC_V_COEFF_0_2", 0, 11, RW, 0x000},
	{"YUV_DJAG_SC_V_COEFF_0_3", 16, 11, RW, 0x000},
	{"YUV_DJAG_SC_V_COEFF_1_0", 0, 11, RW, 0x7f1},
	{"YUV_DJAG_SC_V_COEFF_1_1", 16, 11, RW, 0x1fc},
	{"YUV_DJAG_SC_V_COEFF_1_2", 0, 11, RW, 0x014},
	{"YUV_DJAG_SC_V_COEFF_1_3", 16, 11, RW, 0x7ff},
	{"YUV_DJAG_SC_V_COEFF_2_0", 0, 11, RW, 0x7e7},
	{"YUV_DJAG_SC_V_COEFF_2_1", 16, 11, RW, 0x1ef},
	{"YUV_DJAG_SC_V_COEFF_2_2", 0, 11, RW, 0x02d},
	{"YUV_DJAG_SC_V_COEFF_2_3", 16, 11, RW, 0x7fd},
	{"YUV_DJAG_SC_V_COEFF_3_0", 0, 11, RW, 0x7e1},
	{"YUV_DJAG_SC_V_COEFF_3_1", 16, 11, RW, 0x1d9},
	{"YUV_DJAG_SC_V_COEFF_3_2", 0, 11, RW, 0x04b},
	{"YUV_DJAG_SC_V_COEFF_3_3", 16, 11, RW, 0x7fb},
	{"YUV_DJAG_SC_V_COEFF_4_0", 0, 11, RW, 0x7df},
	{"YUV_DJAG_SC_V_COEFF_4_1", 16, 11, RW, 0x1bb},
	{"YUV_DJAG_SC_V_COEFF_4_2", 0, 11, RW, 0x06e},
	{"YUV_DJAG_SC_V_COEFF_4_3", 16, 11, RW, 0x7f8},
	{"YUV_DJAG_SC_V_COEFF_5_0", 0, 11, RW, 0x7df},
	{"YUV_DJAG_SC_V_COEFF_5_1", 16, 11, RW, 0x198},
	{"YUV_DJAG_SC_V_COEFF_5_2", 0, 11, RW, 0x094},
	{"YUV_DJAG_SC_V_COEFF_5_3", 16, 11, RW, 0x7f5},
	{"YUV_DJAG_SC_V_COEFF_6_0", 0, 11, RW, 0x7e1},
	{"YUV_DJAG_SC_V_COEFF_6_1", 16, 11, RW, 0x16f},
	{"YUV_DJAG_SC_V_COEFF_6_2", 0, 11, RW, 0x0be},
	{"YUV_DJAG_SC_V_COEFF_6_3", 16, 11, RW, 0x7f2},
	{"YUV_DJAG_SC_V_COEFF_7_0", 0, 11, RW, 0x7e5},
	{"YUV_DJAG_SC_V_COEFF_7_1", 16, 11, RW, 0x144},
	{"YUV_DJAG_SC_V_COEFF_7_2", 0, 11, RW, 0x0ea},
	{"YUV_DJAG_SC_V_COEFF_7_3", 16, 11, RW, 0x7ed},
	{"YUV_DJAG_SC_V_COEFF_8_0", 0, 11, RW, 0x7e9},
	{"YUV_DJAG_SC_V_COEFF_8_1", 16, 11, RW, 0x117},
	{"YUV_DJAG_SC_V_COEFF_8_2", 0, 11, RW, 0x117},
	{"YUV_DJAG_SC_V_COEFF_8_3", 16, 11, RW, 0x7e9},
	{"YUV_DJAG_SC_H_COEFF_0_0", 0, 11, RW, 0x000},
	{"YUV_DJAG_SC_H_COEFF_0_1", 16, 11, RW, 0x000},
	{"YUV_DJAG_SC_H_COEFF_0_2", 0, 11, RW, 0x000},
	{"YUV_DJAG_SC_H_COEFF_0_3", 16, 11, RW, 0x200},
	{"YUV_DJAG_SC_H_COEFF_0_4", 0, 11, RW, 0x000},
	{"YUV_DJAG_SC_H_COEFF_0_5", 16, 11, RW, 0x000},
	{"YUV_DJAG_SC_H_COEFF_0_6", 0, 11, RW, 0x000},
	{"YUV_DJAG_SC_H_COEFF_0_7", 16, 11, RW, 0x000},
	{"YUV_DJAG_SC_H_COEFF_1_0", 0, 11, RW, 0x7fe},
	{"YUV_DJAG_SC_H_COEFF_1_1", 16, 11, RW, 0x008},
	{"YUV_DJAG_SC_H_COEFF_1_2", 0, 11, RW, 0x7e7},
	{"YUV_DJAG_SC_H_COEFF_1_3", 16, 11, RW, 0x1fd},
	{"YUV_DJAG_SC_H_COEFF_1_4", 0, 11, RW, 0x01e},
	{"YUV_DJAG_SC_H_COEFF_1_5", 16, 11, RW, 0x7f7},
	{"YUV_DJAG_SC_H_COEFF_1_6", 0, 11, RW, 0x002},
	{"YUV_DJAG_SC_H_COEFF_1_7", 16, 11, RW, 0x7ff},
	{"YUV_DJAG_SC_H_COEFF_2_0", 0, 11, RW, 0x7fc},
	{"YUV_DJAG_SC_H_COEFF_2_1", 16, 11, RW, 0x00e},
	{"YUV_DJAG_SC_H_COEFF_2_2", 0, 11, RW, 0x7d2},
	{"YUV_DJAG_SC_H_COEFF_2_3", 16, 11, RW, 0x1f3},
	{"YUV_DJAG_SC_H_COEFF_2_4", 0, 11, RW, 0x040},
	{"YUV_DJAG_SC_H_COEFF_2_5", 16, 11, RW, 0x7ed},
	{"YUV_DJAG_SC_H_COEFF_2_6", 0, 11, RW, 0x005},
	{"YUV_DJAG_SC_H_COEFF_2_7", 16, 11, RW, 0x7ff},
	{"YUV_DJAG_SC_H_COEFF_3_0", 0, 11, RW, 0x7fb},
	{"YUV_DJAG_SC_H_COEFF_3_1", 16, 11, RW, 0x014},
	{"YUV_DJAG_SC_H_COEFF_3_2", 0, 11, RW, 0x7c2},
	{"YUV_DJAG_SC_H_COEFF_3_3", 16, 11, RW, 0x1e2},
	{"YUV_DJAG_SC_H_COEFF_3_4", 0, 11, RW, 0x065},
	{"YUV_DJAG_SC_H_COEFF_3_5", 16, 11, RW, 0x7e2},
	{"YUV_DJAG_SC_H_COEFF_3_6", 0, 11, RW, 0x008},
	{"YUV_DJAG_SC_H_COEFF_3_7", 16, 11, RW, 0x7fe},
	{"YUV_DJAG_SC_H_COEFF_4_0", 0, 11, RW, 0x7fa},
	{"YUV_DJAG_SC_H_COEFF_4_1", 16, 11, RW, 0x017},
	{"YUV_DJAG_SC_H_COEFF_4_2", 0, 11, RW, 0x7b7},
	{"YUV_DJAG_SC_H_COEFF_4_3", 16, 11, RW, 0x1ca},
	{"YUV_DJAG_SC_H_COEFF_4_4", 0, 11, RW, 0x08e},
	{"YUV_DJAG_SC_H_COEFF_4_5", 16, 11, RW, 0x7d7},
	{"YUV_DJAG_SC_H_COEFF_4_6", 0, 11, RW, 0x00c},
	{"YUV_DJAG_SC_H_COEFF_4_7", 16, 11, RW, 0x7fd},
	{"YUV_DJAG_SC_H_COEFF_5_0", 0, 11, RW, 0x7fa},
	{"YUV_DJAG_SC_H_COEFF_5_1", 16, 11, RW, 0x019},
	{"YUV_DJAG_SC_H_COEFF_5_2", 0, 11, RW, 0x7b0},
	{"YUV_DJAG_SC_H_COEFF_5_3", 16, 11, RW, 0x1ad},
	{"YUV_DJAG_SC_H_COEFF_5_4", 0, 11, RW, 0x0b9},
	{"YUV_DJAG_SC_H_COEFF_5_5", 16, 11, RW, 0x7cb},
	{"YUV_DJAG_SC_H_COEFF_5_6", 0, 11, RW, 0x00f},
	{"YUV_DJAG_SC_H_COEFF_5_7", 16, 11, RW, 0x7fd},
	{"YUV_DJAG_SC_H_COEFF_6_0", 0, 11, RW, 0x7fa},
	{"YUV_DJAG_SC_H_COEFF_6_1", 16, 11, RW, 0x01a},
	{"YUV_DJAG_SC_H_COEFF_6_2", 0, 11, RW, 0x7ad},
	{"YUV_DJAG_SC_H_COEFF_6_3", 16, 11, RW, 0x18b},
	{"YUV_DJAG_SC_H_COEFF_6_4", 0, 11, RW, 0x0e4},
	{"YUV_DJAG_SC_H_COEFF_6_5", 16, 11, RW, 0x7c1},
	{"YUV_DJAG_SC_H_COEFF_6_6", 0, 11, RW, 0x013},
	{"YUV_DJAG_SC_H_COEFF_6_7", 16, 11, RW, 0x7fc},
	{"YUV_DJAG_SC_H_COEFF_7_0", 0, 11, RW, 0x7fa},
	{"YUV_DJAG_SC_H_COEFF_7_1", 16, 11, RW, 0x019},
	{"YUV_DJAG_SC_H_COEFF_7_2", 0, 11, RW, 0x7ae},
	{"YUV_DJAG_SC_H_COEFF_7_3", 16, 11, RW, 0x165},
	{"YUV_DJAG_SC_H_COEFF_7_4", 0, 11, RW, 0x111},
	{"YUV_DJAG_SC_H_COEFF_7_5", 16, 11, RW, 0x7b9},
	{"YUV_DJAG_SC_H_COEFF_7_6", 0, 11, RW, 0x015},
	{"YUV_DJAG_SC_H_COEFF_7_7", 16, 11, RW, 0x7fb},
	{"YUV_DJAG_SC_H_COEFF_8_0", 0, 11, RW, 0x7fb},
	{"YUV_DJAG_SC_H_COEFF_8_1", 16, 11, RW, 0x017},
	{"YUV_DJAG_SC_H_COEFF_8_2", 0, 11, RW, 0x7b2},
	{"YUV_DJAG_SC_H_COEFF_8_3", 16, 11, RW, 0x13c},
	{"YUV_DJAG_SC_H_COEFF_8_4", 0, 11, RW, 0x13c},
	{"YUV_DJAG_SC_H_COEFF_8_5", 16, 11, RW, 0x7b2},
	{"YUV_DJAG_SC_H_COEFF_8_6", 0, 11, RW, 0x017},
	{"YUV_DJAG_SC_H_COEFF_8_7", 16, 11, RW, 0x7fb},
	{"YUV_POLY_SC0_ENABLE", 0, 1, RW, 0x0},
	{"YUV_POLY_SC0_BYPASS", 1, 1, RW, 0x0},
	{"YUV_POLY_SC0_CLK_GATE_DISABLE", 3, 1, RW, 0x0},
	{"YUV_POLY_SC0_STRIP_ENABLE", 8, 1, RW, 0x0},
	{"YUV_POLY_SC0_OUT_CROP_ENABLE", 9, 1, RW, 0x0},
	{"YUV_POLY_SC0_SRC_VPOS", 0, 16, RW, 0x0000},
	{"YUV_POLY_SC0_SRC_HPOS", 16, 16, RW, 0x0000},
	{"YUV_POLY_SC0_SRC_VSIZE", 0, 16, RW, 0x00f0},
	{"YUV_POLY_SC0_SRC_HSIZE", 16, 16, RW, 0x0140},
	{"YUV_POLY_SC0_DST_VSIZE", 0, 16, RW, 0x00f0},
	{"YUV_POLY_SC0_DST_HSIZE", 16, 16, RW, 0x0140},
	{"YUV_POLY_SC0_H_RATIO", 0, 28, RW, 0x0100000},
	{"YUV_POLY_SC0_V_RATIO", 0, 28, RW, 0x0100000},
	{"YUV_POLY_SC0_H_INIT_PHASE_OFFSET", 0, 20, RW, 0x00000},
	{"YUV_POLY_SC0_V_INIT_PHASE_OFFSET", 0, 20, RW, 0x00000},
	{"YUV_POLY_SC0_ROUND_MODE", 0, 1, RW, 0x1},
	{"YUV_POLY_SC0_V_COEFF_0_0", 0, 11, RW, 0x000},
	{"YUV_POLY_SC0_V_COEFF_0_1", 16, 11, RW, 0x200},
	{"YUV_POLY_SC0_V_COEFF_0_2", 0, 11, RW, 0x000},
	{"YUV_POLY_SC0_V_COEFF_0_3", 16, 11, RW, 0x000},
	{"YUV_POLY_SC0_V_COEFF_1_0", 0, 11, RW, 0x7f1},
	{"YUV_POLY_SC0_V_COEFF_1_1", 16, 11, RW, 0x1fc},
	{"YUV_POLY_SC0_V_COEFF_1_2", 0, 11, RW, 0x014},
	{"YUV_POLY_SC0_V_COEFF_1_3", 16, 11, RW, 0x7ff},
	{"YUV_POLY_SC0_V_COEFF_2_0", 0, 11, RW, 0x7e7},
	{"YUV_POLY_SC0_V_COEFF_2_1", 16, 11, RW, 0x1ef},
	{"YUV_POLY_SC0_V_COEFF_2_2", 0, 11, RW, 0x02d},
	{"YUV_POLY_SC0_V_COEFF_2_3", 16, 11, RW, 0x7fd},
	{"YUV_POLY_SC0_V_COEFF_3_0", 0, 11, RW, 0x7e1},
	{"YUV_POLY_SC0_V_COEFF_3_1", 16, 11, RW, 0x1d9},
	{"YUV_POLY_SC0_V_COEFF_3_2", 0, 11, RW, 0x04b},
	{"YUV_POLY_SC0_V_COEFF_3_3", 16, 11, RW, 0x7fb},
	{"YUV_POLY_SC0_V_COEFF_4_0", 0, 11, RW, 0x7df},
	{"YUV_POLY_SC0_V_COEFF_4_1", 16, 11, RW, 0x1bb},
	{"YUV_POLY_SC0_V_COEFF_4_2", 0, 11, RW, 0x06e},
	{"YUV_POLY_SC0_V_COEFF_4_3", 16, 11, RW, 0x7f8},
	{"YUV_POLY_SC0_V_COEFF_5_0", 0, 11, RW, 0x7df},
	{"YUV_POLY_SC0_V_COEFF_5_1", 16, 11, RW, 0x198},
	{"YUV_POLY_SC0_V_COEFF_5_2", 0, 11, RW, 0x094},
	{"YUV_POLY_SC0_V_COEFF_5_3", 16, 11, RW, 0x7f5},
	{"YUV_POLY_SC0_V_COEFF_6_0", 0, 11, RW, 0x7e1},
	{"YUV_POLY_SC0_V_COEFF_6_1", 16, 11, RW, 0x16f},
	{"YUV_POLY_SC0_V_COEFF_6_2", 0, 11, RW, 0x0be},
	{"YUV_POLY_SC0_V_COEFF_6_3", 16, 11, RW, 0x7f2},
	{"YUV_POLY_SC0_V_COEFF_7_0", 0, 11, RW, 0x7e5},
	{"YUV_POLY_SC0_V_COEFF_7_1", 16, 11, RW, 0x144},
	{"YUV_POLY_SC0_V_COEFF_7_2", 0, 11, RW, 0x0ea},
	{"YUV_POLY_SC0_V_COEFF_7_3", 16, 11, RW, 0x7ed},
	{"YUV_POLY_SC0_V_COEFF_8_0", 0, 11, RW, 0x7e9},
	{"YUV_POLY_SC0_V_COEFF_8_1", 16, 11, RW, 0x117},
	{"YUV_POLY_SC0_V_COEFF_8_2", 0, 11, RW, 0x117},
	{"YUV_POLY_SC0_V_COEFF_8_3", 16, 11, RW, 0x7e9},
	{"YUV_POLY_SC0_H_COEFF_0_0", 0, 11, RW, 0x000},
	{"YUV_POLY_SC0_H_COEFF_0_1", 16, 11, RW, 0x000},
	{"YUV_POLY_SC0_H_COEFF_0_2", 0, 11, RW, 0x000},
	{"YUV_POLY_SC0_H_COEFF_0_3", 16, 11, RW, 0x200},
	{"YUV_POLY_SC0_H_COEFF_0_4", 0, 11, RW, 0x000},
	{"YUV_POLY_SC0_H_COEFF_0_5", 16, 11, RW, 0x000},
	{"YUV_POLY_SC0_H_COEFF_0_6", 0, 11, RW, 0x000},
	{"YUV_POLY_SC0_H_COEFF_0_7", 16, 11, RW, 0x000},
	{"YUV_POLY_SC0_H_COEFF_1_0", 0, 11, RW, 0x7fe},
	{"YUV_POLY_SC0_H_COEFF_1_1", 16, 11, RW, 0x008},
	{"YUV_POLY_SC0_H_COEFF_1_2", 0, 11, RW, 0x7e7},
	{"YUV_POLY_SC0_H_COEFF_1_3", 16, 11, RW, 0x1fd},
	{"YUV_POLY_SC0_H_COEFF_1_4", 0, 11, RW, 0x01e},
	{"YUV_POLY_SC0_H_COEFF_1_5", 16, 11, RW, 0x7f7},
	{"YUV_POLY_SC0_H_COEFF_1_6", 0, 11, RW, 0x002},
	{"YUV_POLY_SC0_H_COEFF_1_7", 16, 11, RW, 0x7ff},
	{"YUV_POLY_SC0_H_COEFF_2_0", 0, 11, RW, 0x7fc},
	{"YUV_POLY_SC0_H_COEFF_2_1", 16, 11, RW, 0x00e},
	{"YUV_POLY_SC0_H_COEFF_2_2", 0, 11, RW, 0x7d2},
	{"YUV_POLY_SC0_H_COEFF_2_3", 16, 11, RW, 0x1f3},
	{"YUV_POLY_SC0_H_COEFF_2_4", 0, 11, RW, 0x040},
	{"YUV_POLY_SC0_H_COEFF_2_5", 16, 11, RW, 0x7ed},
	{"YUV_POLY_SC0_H_COEFF_2_6", 0, 11, RW, 0x005},
	{"YUV_POLY_SC0_H_COEFF_2_7", 16, 11, RW, 0x7ff},
	{"YUV_POLY_SC0_H_COEFF_3_0", 0, 11, RW, 0x7fb},
	{"YUV_POLY_SC0_H_COEFF_3_1", 16, 11, RW, 0x014},
	{"YUV_POLY_SC0_H_COEFF_3_2", 0, 11, RW, 0x7c2},
	{"YUV_POLY_SC0_H_COEFF_3_3", 16, 11, RW, 0x1e2},
	{"YUV_POLY_SC0_H_COEFF_3_4", 0, 11, RW, 0x065},
	{"YUV_POLY_SC0_H_COEFF_3_5", 16, 11, RW, 0x7e2},
	{"YUV_POLY_SC0_H_COEFF_3_6", 0, 11, RW, 0x008},
	{"YUV_POLY_SC0_H_COEFF_3_7", 16, 11, RW, 0x7fe},
	{"YUV_POLY_SC0_H_COEFF_4_0", 0, 11, RW, 0x7fa},
	{"YUV_POLY_SC0_H_COEFF_4_1", 16, 11, RW, 0x017},
	{"YUV_POLY_SC0_H_COEFF_4_2", 0, 11, RW, 0x7b7},
	{"YUV_POLY_SC0_H_COEFF_4_3", 16, 11, RW, 0x1ca},
	{"YUV_POLY_SC0_H_COEFF_4_4", 0, 11, RW, 0x08e},
	{"YUV_POLY_SC0_H_COEFF_4_5", 16, 11, RW, 0x7d7},
	{"YUV_POLY_SC0_H_COEFF_4_6", 0, 11, RW, 0x00c},
	{"YUV_POLY_SC0_H_COEFF_4_7", 16, 11, RW, 0x7fd},
	{"YUV_POLY_SC0_H_COEFF_5_0", 0, 11, RW, 0x7fa},
	{"YUV_POLY_SC0_H_COEFF_5_1", 16, 11, RW, 0x019},
	{"YUV_POLY_SC0_H_COEFF_5_2", 0, 11, RW, 0x7b0},
	{"YUV_POLY_SC0_H_COEFF_5_3", 16, 11, RW, 0x1ad},
	{"YUV_POLY_SC0_H_COEFF_5_4", 0, 11, RW, 0x0b9},
	{"YUV_POLY_SC0_H_COEFF_5_5", 16, 11, RW, 0x7cb},
	{"YUV_POLY_SC0_H_COEFF_5_6", 0, 11, RW, 0x00f},
	{"YUV_POLY_SC0_H_COEFF_5_7", 16, 11, RW, 0x7fd},
	{"YUV_POLY_SC0_H_COEFF_6_0", 0, 11, RW, 0x7fa},
	{"YUV_POLY_SC0_H_COEFF_6_1", 16, 11, RW, 0x01a},
	{"YUV_POLY_SC0_H_COEFF_6_2", 0, 11, RW, 0x7ad},
	{"YUV_POLY_SC0_H_COEFF_6_3", 16, 11, RW, 0x18b},
	{"YUV_POLY_SC0_H_COEFF_6_4", 0, 11, RW, 0x0e4},
	{"YUV_POLY_SC0_H_COEFF_6_5", 16, 11, RW, 0x7c1},
	{"YUV_POLY_SC0_H_COEFF_6_6", 0, 11, RW, 0x013},
	{"YUV_POLY_SC0_H_COEFF_6_7", 16, 11, RW, 0x7fc},
	{"YUV_POLY_SC0_H_COEFF_7_0", 0, 11, RW, 0x7fa},
	{"YUV_POLY_SC0_H_COEFF_7_1", 16, 11, RW, 0x019},
	{"YUV_POLY_SC0_H_COEFF_7_2", 0, 11, RW, 0x7ae},
	{"YUV_POLY_SC0_H_COEFF_7_3", 16, 11, RW, 0x165},
	{"YUV_POLY_SC0_H_COEFF_7_4", 0, 11, RW, 0x111},
	{"YUV_POLY_SC0_H_COEFF_7_5", 16, 11, RW, 0x7b9},
	{"YUV_POLY_SC0_H_COEFF_7_6", 0, 11, RW, 0x015},
	{"YUV_POLY_SC0_H_COEFF_7_7", 16, 11, RW, 0x7fb},
	{"YUV_POLY_SC0_H_COEFF_8_0", 0, 11, RW, 0x7fb},
	{"YUV_POLY_SC0_H_COEFF_8_1", 16, 11, RW, 0x017},
	{"YUV_POLY_SC0_H_COEFF_8_2", 0, 11, RW, 0x7b2},
	{"YUV_POLY_SC0_H_COEFF_8_3", 16, 11, RW, 0x13c},
	{"YUV_POLY_SC0_H_COEFF_8_4", 0, 11, RW, 0x13c},
	{"YUV_POLY_SC0_H_COEFF_8_5", 16, 11, RW, 0x7b2},
	{"YUV_POLY_SC0_H_COEFF_8_6", 0, 11, RW, 0x017},
	{"YUV_POLY_SC0_H_COEFF_8_7", 16, 11, RW, 0x7fb},
	{"YUV_POLY_SC1_ENABLE", 0, 1, RW, 0x0},
	{"YUV_POLY_SC1_BYPASS", 1, 1, RW, 0x0},
	{"YUV_POLY_SC1_CLK_GATE_DISABLE", 3, 1, RW, 0x0},
	{"YUV_POLY_SC1_STRIP_ENABLE", 8, 1, RW, 0x0},
	{"YUV_POLY_SC1_OUT_CROP_ENABLE", 9, 1, RW, 0x0},
	{"YUV_POLY_SC1_SRC_VPOS", 0, 16, RW, 0x0000},
	{"YUV_POLY_SC1_SRC_HPOS", 16, 16, RW, 0x0000},
	{"YUV_POLY_SC1_SRC_VSIZE", 0, 16, RW, 0x00f0},
	{"YUV_POLY_SC1_SRC_HSIZE", 16, 16, RW, 0x0140},
	{"YUV_POLY_SC1_DST_VSIZE", 0, 16, RW, 0x00f0},
	{"YUV_POLY_SC1_DST_HSIZE", 16, 16, RW, 0x0140},
	{"YUV_POLY_SC1_H_RATIO", 0, 28, RW, 0x0100000},
	{"YUV_POLY_SC1_V_RATIO", 0, 28, RW, 0x0100000},
	{"YUV_POLY_SC1_H_INIT_PHASE_OFFSET", 0, 20, RW, 0x00000},
	{"YUV_POLY_SC1_V_INIT_PHASE_OFFSET", 0, 20, RW, 0x00000},
	{"YUV_POLY_SC1_ROUND_MODE", 0, 1, RW, 0x1},
	{"YUV_POLY_SC1_V_COEFF_0_0", 0, 11, RW, 0x000},
	{"YUV_POLY_SC1_V_COEFF_0_1", 16, 11, RW, 0x200},
	{"YUV_POLY_SC1_V_COEFF_0_2", 0, 11, RW, 0x000},
	{"YUV_POLY_SC1_V_COEFF_0_3", 16, 11, RW, 0x000},
	{"YUV_POLY_SC1_V_COEFF_1_0", 0, 11, RW, 0x7f1},
	{"YUV_POLY_SC1_V_COEFF_1_1", 16, 11, RW, 0x1fc},
	{"YUV_POLY_SC1_V_COEFF_1_2", 0, 11, RW, 0x014},
	{"YUV_POLY_SC1_V_COEFF_1_3", 16, 11, RW, 0x7ff},
	{"YUV_POLY_SC1_V_COEFF_2_0", 0, 11, RW, 0x7e7},
	{"YUV_POLY_SC1_V_COEFF_2_1", 16, 11, RW, 0x1ef},
	{"YUV_POLY_SC1_V_COEFF_2_2", 0, 11, RW, 0x02d},
	{"YUV_POLY_SC1_V_COEFF_2_3", 16, 11, RW, 0x7fd},
	{"YUV_POLY_SC1_V_COEFF_3_0", 0, 11, RW, 0x7e1},
	{"YUV_POLY_SC1_V_COEFF_3_1", 16, 11, RW, 0x1d9},
	{"YUV_POLY_SC1_V_COEFF_3_2", 0, 11, RW, 0x04b},
	{"YUV_POLY_SC1_V_COEFF_3_3", 16, 11, RW, 0x7fb},
	{"YUV_POLY_SC1_V_COEFF_4_0", 0, 11, RW, 0x7df},
	{"YUV_POLY_SC1_V_COEFF_4_1", 16, 11, RW, 0x1bb},
	{"YUV_POLY_SC1_V_COEFF_4_2", 0, 11, RW, 0x06e},
	{"YUV_POLY_SC1_V_COEFF_4_3", 16, 11, RW, 0x7f8},
	{"YUV_POLY_SC1_V_COEFF_5_0", 0, 11, RW, 0x7df},
	{"YUV_POLY_SC1_V_COEFF_5_1", 16, 11, RW, 0x198},
	{"YUV_POLY_SC1_V_COEFF_5_2", 0, 11, RW, 0x094},
	{"YUV_POLY_SC1_V_COEFF_5_3", 16, 11, RW, 0x7f5},
	{"YUV_POLY_SC1_V_COEFF_6_0", 0, 11, RW, 0x7e1},
	{"YUV_POLY_SC1_V_COEFF_6_1", 16, 11, RW, 0x16f},
	{"YUV_POLY_SC1_V_COEFF_6_2", 0, 11, RW, 0x0be},
	{"YUV_POLY_SC1_V_COEFF_6_3", 16, 11, RW, 0x7f2},
	{"YUV_POLY_SC1_V_COEFF_7_0", 0, 11, RW, 0x7e5},
	{"YUV_POLY_SC1_V_COEFF_7_1", 16, 11, RW, 0x144},
	{"YUV_POLY_SC1_V_COEFF_7_2", 0, 11, RW, 0x0ea},
	{"YUV_POLY_SC1_V_COEFF_7_3", 16, 11, RW, 0x7ed},
	{"YUV_POLY_SC1_V_COEFF_8_0", 0, 11, RW, 0x7e9},
	{"YUV_POLY_SC1_V_COEFF_8_1", 16, 11, RW, 0x117},
	{"YUV_POLY_SC1_V_COEFF_8_2", 0, 11, RW, 0x117},
	{"YUV_POLY_SC1_V_COEFF_8_3", 16, 11, RW, 0x7e9},
	{"YUV_POLY_SC1_H_COEFF_0_0", 0, 11, RW, 0x000},
	{"YUV_POLY_SC1_H_COEFF_0_1", 16, 11, RW, 0x000},
	{"YUV_POLY_SC1_H_COEFF_0_2", 0, 11, RW, 0x000},
	{"YUV_POLY_SC1_H_COEFF_0_3", 16, 11, RW, 0x200},
	{"YUV_POLY_SC1_H_COEFF_0_4", 0, 11, RW, 0x000},
	{"YUV_POLY_SC1_H_COEFF_0_5", 16, 11, RW, 0x000},
	{"YUV_POLY_SC1_H_COEFF_0_6", 0, 11, RW, 0x000},
	{"YUV_POLY_SC1_H_COEFF_0_7", 16, 11, RW, 0x000},
	{"YUV_POLY_SC1_H_COEFF_1_0", 0, 11, RW, 0x7fe},
	{"YUV_POLY_SC1_H_COEFF_1_1", 16, 11, RW, 0x008},
	{"YUV_POLY_SC1_H_COEFF_1_2", 0, 11, RW, 0x7e7},
	{"YUV_POLY_SC1_H_COEFF_1_3", 16, 11, RW, 0x1fd},
	{"YUV_POLY_SC1_H_COEFF_1_4", 0, 11, RW, 0x01e},
	{"YUV_POLY_SC1_H_COEFF_1_5", 16, 11, RW, 0x7f7},
	{"YUV_POLY_SC1_H_COEFF_1_6", 0, 11, RW, 0x002},
	{"YUV_POLY_SC1_H_COEFF_1_7", 16, 11, RW, 0x7ff},
	{"YUV_POLY_SC1_H_COEFF_2_0", 0, 11, RW, 0x7fc},
	{"YUV_POLY_SC1_H_COEFF_2_1", 16, 11, RW, 0x00e},
	{"YUV_POLY_SC1_H_COEFF_2_2", 0, 11, RW, 0x7d2},
	{"YUV_POLY_SC1_H_COEFF_2_3", 16, 11, RW, 0x1f3},
	{"YUV_POLY_SC1_H_COEFF_2_4", 0, 11, RW, 0x040},
	{"YUV_POLY_SC1_H_COEFF_2_5", 16, 11, RW, 0x7ed},
	{"YUV_POLY_SC1_H_COEFF_2_6", 0, 11, RW, 0x005},
	{"YUV_POLY_SC1_H_COEFF_2_7", 16, 11, RW, 0x7ff},
	{"YUV_POLY_SC1_H_COEFF_3_0", 0, 11, RW, 0x7fb},
	{"YUV_POLY_SC1_H_COEFF_3_1", 16, 11, RW, 0x014},
	{"YUV_POLY_SC1_H_COEFF_3_2", 0, 11, RW, 0x7c2},
	{"YUV_POLY_SC1_H_COEFF_3_3", 16, 11, RW, 0x1e2},
	{"YUV_POLY_SC1_H_COEFF_3_4", 0, 11, RW, 0x065},
	{"YUV_POLY_SC1_H_COEFF_3_5", 16, 11, RW, 0x7e2},
	{"YUV_POLY_SC1_H_COEFF_3_6", 0, 11, RW, 0x008},
	{"YUV_POLY_SC1_H_COEFF_3_7", 16, 11, RW, 0x7fe},
	{"YUV_POLY_SC1_H_COEFF_4_0", 0, 11, RW, 0x7fa},
	{"YUV_POLY_SC1_H_COEFF_4_1", 16, 11, RW, 0x017},
	{"YUV_POLY_SC1_H_COEFF_4_2", 0, 11, RW, 0x7b7},
	{"YUV_POLY_SC1_H_COEFF_4_3", 16, 11, RW, 0x1ca},
	{"YUV_POLY_SC1_H_COEFF_4_4", 0, 11, RW, 0x08e},
	{"YUV_POLY_SC1_H_COEFF_4_5", 16, 11, RW, 0x7d7},
	{"YUV_POLY_SC1_H_COEFF_4_6", 0, 11, RW, 0x00c},
	{"YUV_POLY_SC1_H_COEFF_4_7", 16, 11, RW, 0x7fd},
	{"YUV_POLY_SC1_H_COEFF_5_0", 0, 11, RW, 0x7fa},
	{"YUV_POLY_SC1_H_COEFF_5_1", 16, 11, RW, 0x019},
	{"YUV_POLY_SC1_H_COEFF_5_2", 0, 11, RW, 0x7b0},
	{"YUV_POLY_SC1_H_COEFF_5_3", 16, 11, RW, 0x1ad},
	{"YUV_POLY_SC1_H_COEFF_5_4", 0, 11, RW, 0x0b9},
	{"YUV_POLY_SC1_H_COEFF_5_5", 16, 11, RW, 0x7cb},
	{"YUV_POLY_SC1_H_COEFF_5_6", 0, 11, RW, 0x00f},
	{"YUV_POLY_SC1_H_COEFF_5_7", 16, 11, RW, 0x7fd},
	{"YUV_POLY_SC1_H_COEFF_6_0", 0, 11, RW, 0x7fa},
	{"YUV_POLY_SC1_H_COEFF_6_1", 16, 11, RW, 0x01a},
	{"YUV_POLY_SC1_H_COEFF_6_2", 0, 11, RW, 0x7ad},
	{"YUV_POLY_SC1_H_COEFF_6_3", 16, 11, RW, 0x18b},
	{"YUV_POLY_SC1_H_COEFF_6_4", 0, 11, RW, 0x0e4},
	{"YUV_POLY_SC1_H_COEFF_6_5", 16, 11, RW, 0x7c1},
	{"YUV_POLY_SC1_H_COEFF_6_6", 0, 11, RW, 0x013},
	{"YUV_POLY_SC1_H_COEFF_6_7", 16, 11, RW, 0x7fc},
	{"YUV_POLY_SC1_H_COEFF_7_0", 0, 11, RW, 0x7fa},
	{"YUV_POLY_SC1_H_COEFF_7_1", 16, 11, RW, 0x019},
	{"YUV_POLY_SC1_H_COEFF_7_2", 0, 11, RW, 0x7ae},
	{"YUV_POLY_SC1_H_COEFF_7_3", 16, 11, RW, 0x165},
	{"YUV_POLY_SC1_H_COEFF_7_4", 0, 11, RW, 0x111},
	{"YUV_POLY_SC1_H_COEFF_7_5", 16, 11, RW, 0x7b9},
	{"YUV_POLY_SC1_H_COEFF_7_6", 0, 11, RW, 0x015},
	{"YUV_POLY_SC1_H_COEFF_7_7", 16, 11, RW, 0x7fb},
	{"YUV_POLY_SC1_H_COEFF_8_0", 0, 11, RW, 0x7fb},
	{"YUV_POLY_SC1_H_COEFF_8_1", 16, 11, RW, 0x017},
	{"YUV_POLY_SC1_H_COEFF_8_2", 0, 11, RW, 0x7b2},
	{"YUV_POLY_SC1_H_COEFF_8_3", 16, 11, RW, 0x13c},
	{"YUV_POLY_SC1_H_COEFF_8_4", 0, 11, RW, 0x13c},
	{"YUV_POLY_SC1_H_COEFF_8_5", 16, 11, RW, 0x7b2},
	{"YUV_POLY_SC1_H_COEFF_8_6", 0, 11, RW, 0x017},
	{"YUV_POLY_SC1_H_COEFF_8_7", 16, 11, RW, 0x7fb},
	{"YUV_POLY_SC2_ENABLE", 0, 1, RW, 0x0},
	{"YUV_POLY_SC2_BYPASS", 1, 1, RW, 0x0},
	{"YUV_POLY_SC2_CLK_GATE_DISABLE", 3, 1, RW, 0x0},
	{"YUV_POLY_SC2_STRIP_ENABLE", 8, 1, RW, 0x0},
	{"YUV_POLY_SC2_OUT_CROP_ENABLE", 9, 1, RW, 0x0},
	{"YUV_POLY_SC2_SRC_VPOS", 0, 16, RW, 0x0000},
	{"YUV_POLY_SC2_SRC_HPOS", 16, 16, RW, 0x0000},
	{"YUV_POLY_SC2_SRC_VSIZE", 0, 16, RW, 0x00f0},
	{"YUV_POLY_SC2_SRC_HSIZE", 16, 16, RW, 0x0140},
	{"YUV_POLY_SC2_DST_VSIZE", 0, 16, RW, 0x00f0},
	{"YUV_POLY_SC2_DST_HSIZE", 16, 16, RW, 0x0140},
	{"YUV_POLY_SC2_H_RATIO", 0, 28, RW, 0x0100000},
	{"YUV_POLY_SC2_V_RATIO", 0, 28, RW, 0x0100000},
	{"YUV_POLY_SC2_H_INIT_PHASE_OFFSET", 0, 20, RW, 0x00000},
	{"YUV_POLY_SC2_V_INIT_PHASE_OFFSET", 0, 20, RW, 0x00000},
	{"YUV_POLY_SC2_ROUND_MODE", 0, 1, RW, 0x1},
	{"YUV_POLY_SC2_V_COEFF_0_0", 0, 11, RW, 0x000},
	{"YUV_POLY_SC2_V_COEFF_0_1", 16, 11, RW, 0x200},
	{"YUV_POLY_SC2_V_COEFF_0_2", 0, 11, RW, 0x000},
	{"YUV_POLY_SC2_V_COEFF_0_3", 16, 11, RW, 0x000},
	{"YUV_POLY_SC2_V_COEFF_1_0", 0, 11, RW, 0x7f1},
	{"YUV_POLY_SC2_V_COEFF_1_1", 16, 11, RW, 0x1fc},
	{"YUV_POLY_SC2_V_COEFF_1_2", 0, 11, RW, 0x014},
	{"YUV_POLY_SC2_V_COEFF_1_3", 16, 11, RW, 0x7ff},
	{"YUV_POLY_SC2_V_COEFF_2_0", 0, 11, RW, 0x7e7},
	{"YUV_POLY_SC2_V_COEFF_2_1", 16, 11, RW, 0x1ef},
	{"YUV_POLY_SC2_V_COEFF_2_2", 0, 11, RW, 0x02d},
	{"YUV_POLY_SC2_V_COEFF_2_3", 16, 11, RW, 0x7fd},
	{"YUV_POLY_SC2_V_COEFF_3_0", 0, 11, RW, 0x7e1},
	{"YUV_POLY_SC2_V_COEFF_3_1", 16, 11, RW, 0x1d9},
	{"YUV_POLY_SC2_V_COEFF_3_2", 0, 11, RW, 0x04b},
	{"YUV_POLY_SC2_V_COEFF_3_3", 16, 11, RW, 0x7fb},
	{"YUV_POLY_SC2_V_COEFF_4_0", 0, 11, RW, 0x7df},
	{"YUV_POLY_SC2_V_COEFF_4_1", 16, 11, RW, 0x1bb},
	{"YUV_POLY_SC2_V_COEFF_4_2", 0, 11, RW, 0x06e},
	{"YUV_POLY_SC2_V_COEFF_4_3", 16, 11, RW, 0x7f8},
	{"YUV_POLY_SC2_V_COEFF_5_0", 0, 11, RW, 0x7df},
	{"YUV_POLY_SC2_V_COEFF_5_1", 16, 11, RW, 0x198},
	{"YUV_POLY_SC2_V_COEFF_5_2", 0, 11, RW, 0x094},
	{"YUV_POLY_SC2_V_COEFF_5_3", 16, 11, RW, 0x7f5},
	{"YUV_POLY_SC2_V_COEFF_6_0", 0, 11, RW, 0x7e1},
	{"YUV_POLY_SC2_V_COEFF_6_1", 16, 11, RW, 0x16f},
	{"YUV_POLY_SC2_V_COEFF_6_2", 0, 11, RW, 0x0be},
	{"YUV_POLY_SC2_V_COEFF_6_3", 16, 11, RW, 0x7f2},
	{"YUV_POLY_SC2_V_COEFF_7_0", 0, 11, RW, 0x7e5},
	{"YUV_POLY_SC2_V_COEFF_7_1", 16, 11, RW, 0x144},
	{"YUV_POLY_SC2_V_COEFF_7_2", 0, 11, RW, 0x0ea},
	{"YUV_POLY_SC2_V_COEFF_7_3", 16, 11, RW, 0x7ed},
	{"YUV_POLY_SC2_V_COEFF_8_0", 0, 11, RW, 0x7e9},
	{"YUV_POLY_SC2_V_COEFF_8_1", 16, 11, RW, 0x117},
	{"YUV_POLY_SC2_V_COEFF_8_2", 0, 11, RW, 0x117},
	{"YUV_POLY_SC2_V_COEFF_8_3", 16, 11, RW, 0x7e9},
	{"YUV_POLY_SC2_H_COEFF_0_0", 0, 11, RW, 0x000},
	{"YUV_POLY_SC2_H_COEFF_0_1", 16, 11, RW, 0x000},
	{"YUV_POLY_SC2_H_COEFF_0_2", 0, 11, RW, 0x000},
	{"YUV_POLY_SC2_H_COEFF_0_3", 16, 11, RW, 0x200},
	{"YUV_POLY_SC2_H_COEFF_0_4", 0, 11, RW, 0x000},
	{"YUV_POLY_SC2_H_COEFF_0_5", 16, 11, RW, 0x000},
	{"YUV_POLY_SC2_H_COEFF_0_6", 0, 11, RW, 0x000},
	{"YUV_POLY_SC2_H_COEFF_0_7", 16, 11, RW, 0x000},
	{"YUV_POLY_SC2_H_COEFF_1_0", 0, 11, RW, 0x7fe},
	{"YUV_POLY_SC2_H_COEFF_1_1", 16, 11, RW, 0x008},
	{"YUV_POLY_SC2_H_COEFF_1_2", 0, 11, RW, 0x7e7},
	{"YUV_POLY_SC2_H_COEFF_1_3", 16, 11, RW, 0x1fd},
	{"YUV_POLY_SC2_H_COEFF_1_4", 0, 11, RW, 0x01e},
	{"YUV_POLY_SC2_H_COEFF_1_5", 16, 11, RW, 0x7f7},
	{"YUV_POLY_SC2_H_COEFF_1_6", 0, 11, RW, 0x002},
	{"YUV_POLY_SC2_H_COEFF_1_7", 16, 11, RW, 0x7ff},
	{"YUV_POLY_SC2_H_COEFF_2_0", 0, 11, RW, 0x7fc},
	{"YUV_POLY_SC2_H_COEFF_2_1", 16, 11, RW, 0x00e},
	{"YUV_POLY_SC2_H_COEFF_2_2", 0, 11, RW, 0x7d2},
	{"YUV_POLY_SC2_H_COEFF_2_3", 16, 11, RW, 0x1f3},
	{"YUV_POLY_SC2_H_COEFF_2_4", 0, 11, RW, 0x040},
	{"YUV_POLY_SC2_H_COEFF_2_5", 16, 11, RW, 0x7ed},
	{"YUV_POLY_SC2_H_COEFF_2_6", 0, 11, RW, 0x005},
	{"YUV_POLY_SC2_H_COEFF_2_7", 16, 11, RW, 0x7ff},
	{"YUV_POLY_SC2_H_COEFF_3_0", 0, 11, RW, 0x7fb},
	{"YUV_POLY_SC2_H_COEFF_3_1", 16, 11, RW, 0x014},
	{"YUV_POLY_SC2_H_COEFF_3_2", 0, 11, RW, 0x7c2},
	{"YUV_POLY_SC2_H_COEFF_3_3", 16, 11, RW, 0x1e2},
	{"YUV_POLY_SC2_H_COEFF_3_4", 0, 11, RW, 0x065},
	{"YUV_POLY_SC2_H_COEFF_3_5", 16, 11, RW, 0x7e2},
	{"YUV_POLY_SC2_H_COEFF_3_6", 0, 11, RW, 0x008},
	{"YUV_POLY_SC2_H_COEFF_3_7", 16, 11, RW, 0x7fe},
	{"YUV_POLY_SC2_H_COEFF_4_0", 0, 11, RW, 0x7fa},
	{"YUV_POLY_SC2_H_COEFF_4_1", 16, 11, RW, 0x017},
	{"YUV_POLY_SC2_H_COEFF_4_2", 0, 11, RW, 0x7b7},
	{"YUV_POLY_SC2_H_COEFF_4_3", 16, 11, RW, 0x1ca},
	{"YUV_POLY_SC2_H_COEFF_4_4", 0, 11, RW, 0x08e},
	{"YUV_POLY_SC2_H_COEFF_4_5", 16, 11, RW, 0x7d7},
	{"YUV_POLY_SC2_H_COEFF_4_6", 0, 11, RW, 0x00c},
	{"YUV_POLY_SC2_H_COEFF_4_7", 16, 11, RW, 0x7fd},
	{"YUV_POLY_SC2_H_COEFF_5_0", 0, 11, RW, 0x7fa},
	{"YUV_POLY_SC2_H_COEFF_5_1", 16, 11, RW, 0x019},
	{"YUV_POLY_SC2_H_COEFF_5_2", 0, 11, RW, 0x7b0},
	{"YUV_POLY_SC2_H_COEFF_5_3", 16, 11, RW, 0x1ad},
	{"YUV_POLY_SC2_H_COEFF_5_4", 0, 11, RW, 0x0b9},
	{"YUV_POLY_SC2_H_COEFF_5_5", 16, 11, RW, 0x7cb},
	{"YUV_POLY_SC2_H_COEFF_5_6", 0, 11, RW, 0x00f},
	{"YUV_POLY_SC2_H_COEFF_5_7", 16, 11, RW, 0x7fd},
	{"YUV_POLY_SC2_H_COEFF_6_0", 0, 11, RW, 0x7fa},
	{"YUV_POLY_SC2_H_COEFF_6_1", 16, 11, RW, 0x01a},
	{"YUV_POLY_SC2_H_COEFF_6_2", 0, 11, RW, 0x7ad},
	{"YUV_POLY_SC2_H_COEFF_6_3", 16, 11, RW, 0x18b},
	{"YUV_POLY_SC2_H_COEFF_6_4", 0, 11, RW, 0x0e4},
	{"YUV_POLY_SC2_H_COEFF_6_5", 16, 11, RW, 0x7c1},
	{"YUV_POLY_SC2_H_COEFF_6_6", 0, 11, RW, 0x013},
	{"YUV_POLY_SC2_H_COEFF_6_7", 16, 11, RW, 0x7fc},
	{"YUV_POLY_SC2_H_COEFF_7_0", 0, 11, RW, 0x7fa},
	{"YUV_POLY_SC2_H_COEFF_7_1", 16, 11, RW, 0x019},
	{"YUV_POLY_SC2_H_COEFF_7_2", 0, 11, RW, 0x7ae},
	{"YUV_POLY_SC2_H_COEFF_7_3", 16, 11, RW, 0x165},
	{"YUV_POLY_SC2_H_COEFF_7_4", 0, 11, RW, 0x111},
	{"YUV_POLY_SC2_H_COEFF_7_5", 16, 11, RW, 0x7b9},
	{"YUV_POLY_SC2_H_COEFF_7_6", 0, 11, RW, 0x015},
	{"YUV_POLY_SC2_H_COEFF_7_7", 16, 11, RW, 0x7fb},
	{"YUV_POLY_SC2_H_COEFF_8_0", 0, 11, RW, 0x7fb},
	{"YUV_POLY_SC2_H_COEFF_8_1", 16, 11, RW, 0x017},
	{"YUV_POLY_SC2_H_COEFF_8_2", 0, 11, RW, 0x7b2},
	{"YUV_POLY_SC2_H_COEFF_8_3", 16, 11, RW, 0x13c},
	{"YUV_POLY_SC2_H_COEFF_8_4", 0, 11, RW, 0x13c},
	{"YUV_POLY_SC2_H_COEFF_8_5", 16, 11, RW, 0x7b2},
	{"YUV_POLY_SC2_H_COEFF_8_6", 0, 11, RW, 0x017},
	{"YUV_POLY_SC2_H_COEFF_8_7", 16, 11, RW, 0x7fb},
	{"YUV_POLY_SC3_ENABLE", 0, 1, RW, 0x0},
	{"YUV_POLY_SC3_BYPASS", 1, 1, RW, 0x0},
	{"YUV_POLY_SC3_CLK_GATE_DISABLE", 3, 1, RW, 0x0},
	{"YUV_POLY_SC3_STRIP_ENABLE", 8, 1, RW, 0x0},
	{"YUV_POLY_SC3_OUT_CROP_ENABLE", 9, 1, RW, 0x0},
	{"YUV_POLY_SC3_SRC_VPOS", 0, 16, RW, 0x0000},
	{"YUV_POLY_SC3_SRC_HPOS", 16, 16, RW, 0x0000},
	{"YUV_POLY_SC3_SRC_VSIZE", 0, 16, RW, 0x00f0},
	{"YUV_POLY_SC3_SRC_HSIZE", 16, 16, RW, 0x0140},
	{"YUV_POLY_SC3_DST_VSIZE", 0, 16, RW, 0x00f0},
	{"YUV_POLY_SC3_DST_HSIZE", 16, 16, RW, 0x0140},
	{"YUV_POLY_SC3_H_RATIO", 0, 28, RW, 0x0100000},
	{"YUV_POLY_SC3_V_RATIO", 0, 28, RW, 0x0100000},
	{"YUV_POLY_SC3_H_INIT_PHASE_OFFSET", 0, 20, RW, 0x00000},
	{"YUV_POLY_SC3_V_INIT_PHASE_OFFSET", 0, 20, RW, 0x00000},
	{"YUV_POLY_SC3_ROUND_MODE", 0, 1, RW, 0x1},
	{"YUV_POLY_SC3_V_COEFF_0_0", 0, 11, RW, 0x000},
	{"YUV_POLY_SC3_V_COEFF_0_1", 16, 11, RW, 0x200},
	{"YUV_POLY_SC3_V_COEFF_0_2", 0, 11, RW, 0x000},
	{"YUV_POLY_SC3_V_COEFF_0_3", 16, 11, RW, 0x000},
	{"YUV_POLY_SC3_V_COEFF_1_0", 0, 11, RW, 0x7f1},
	{"YUV_POLY_SC3_V_COEFF_1_1", 16, 11, RW, 0x1fc},
	{"YUV_POLY_SC3_V_COEFF_1_2", 0, 11, RW, 0x014},
	{"YUV_POLY_SC3_V_COEFF_1_3", 16, 11, RW, 0x7ff},
	{"YUV_POLY_SC3_V_COEFF_2_0", 0, 11, RW, 0x7e7},
	{"YUV_POLY_SC3_V_COEFF_2_1", 16, 11, RW, 0x1ef},
	{"YUV_POLY_SC3_V_COEFF_2_2", 0, 11, RW, 0x02d},
	{"YUV_POLY_SC3_V_COEFF_2_3", 16, 11, RW, 0x7fd},
	{"YUV_POLY_SC3_V_COEFF_3_0", 0, 11, RW, 0x7e1},
	{"YUV_POLY_SC3_V_COEFF_3_1", 16, 11, RW, 0x1d9},
	{"YUV_POLY_SC3_V_COEFF_3_2", 0, 11, RW, 0x04b},
	{"YUV_POLY_SC3_V_COEFF_3_3", 16, 11, RW, 0x7fb},
	{"YUV_POLY_SC3_V_COEFF_4_0", 0, 11, RW, 0x7df},
	{"YUV_POLY_SC3_V_COEFF_4_1", 16, 11, RW, 0x1bb},
	{"YUV_POLY_SC3_V_COEFF_4_2", 0, 11, RW, 0x06e},
	{"YUV_POLY_SC3_V_COEFF_4_3", 16, 11, RW, 0x7f8},
	{"YUV_POLY_SC3_V_COEFF_5_0", 0, 11, RW, 0x7df},
	{"YUV_POLY_SC3_V_COEFF_5_1", 16, 11, RW, 0x198},
	{"YUV_POLY_SC3_V_COEFF_5_2", 0, 11, RW, 0x094},
	{"YUV_POLY_SC3_V_COEFF_5_3", 16, 11, RW, 0x7f5},
	{"YUV_POLY_SC3_V_COEFF_6_0", 0, 11, RW, 0x7e1},
	{"YUV_POLY_SC3_V_COEFF_6_1", 16, 11, RW, 0x16f},
	{"YUV_POLY_SC3_V_COEFF_6_2", 0, 11, RW, 0x0be},
	{"YUV_POLY_SC3_V_COEFF_6_3", 16, 11, RW, 0x7f2},
	{"YUV_POLY_SC3_V_COEFF_7_0", 0, 11, RW, 0x7e5},
	{"YUV_POLY_SC3_V_COEFF_7_1", 16, 11, RW, 0x144},
	{"YUV_POLY_SC3_V_COEFF_7_2", 0, 11, RW, 0x0ea},
	{"YUV_POLY_SC3_V_COEFF_7_3", 16, 11, RW, 0x7ed},
	{"YUV_POLY_SC3_V_COEFF_8_0", 0, 11, RW, 0x7e9},
	{"YUV_POLY_SC3_V_COEFF_8_1", 16, 11, RW, 0x117},
	{"YUV_POLY_SC3_V_COEFF_8_2", 0, 11, RW, 0x117},
	{"YUV_POLY_SC3_V_COEFF_8_3", 16, 11, RW, 0x7e9},
	{"YUV_POLY_SC3_H_COEFF_0_0", 0, 11, RW, 0x000},
	{"YUV_POLY_SC3_H_COEFF_0_1", 16, 11, RW, 0x000},
	{"YUV_POLY_SC3_H_COEFF_0_2", 0, 11, RW, 0x000},
	{"YUV_POLY_SC3_H_COEFF_0_3", 16, 11, RW, 0x200},
	{"YUV_POLY_SC3_H_COEFF_0_4", 0, 11, RW, 0x000},
	{"YUV_POLY_SC3_H_COEFF_0_5", 16, 11, RW, 0x000},
	{"YUV_POLY_SC3_H_COEFF_0_6", 0, 11, RW, 0x000},
	{"YUV_POLY_SC3_H_COEFF_0_7", 16, 11, RW, 0x000},
	{"YUV_POLY_SC3_H_COEFF_1_0", 0, 11, RW, 0x7fe},
	{"YUV_POLY_SC3_H_COEFF_1_1", 16, 11, RW, 0x008},
	{"YUV_POLY_SC3_H_COEFF_1_2", 0, 11, RW, 0x7e7},
	{"YUV_POLY_SC3_H_COEFF_1_3", 16, 11, RW, 0x1fd},
	{"YUV_POLY_SC3_H_COEFF_1_4", 0, 11, RW, 0x01e},
	{"YUV_POLY_SC3_H_COEFF_1_5", 16, 11, RW, 0x7f7},
	{"YUV_POLY_SC3_H_COEFF_1_6", 0, 11, RW, 0x002},
	{"YUV_POLY_SC3_H_COEFF_1_7", 16, 11, RW, 0x7ff},
	{"YUV_POLY_SC3_H_COEFF_2_0", 0, 11, RW, 0x7fc},
	{"YUV_POLY_SC3_H_COEFF_2_1", 16, 11, RW, 0x00e},
	{"YUV_POLY_SC3_H_COEFF_2_2", 0, 11, RW, 0x7d2},
	{"YUV_POLY_SC3_H_COEFF_2_3", 16, 11, RW, 0x1f3},
	{"YUV_POLY_SC3_H_COEFF_2_4", 0, 11, RW, 0x040},
	{"YUV_POLY_SC3_H_COEFF_2_5", 16, 11, RW, 0x7ed},
	{"YUV_POLY_SC3_H_COEFF_2_6", 0, 11, RW, 0x005},
	{"YUV_POLY_SC3_H_COEFF_2_7", 16, 11, RW, 0x7ff},
	{"YUV_POLY_SC3_H_COEFF_3_0", 0, 11, RW, 0x7fb},
	{"YUV_POLY_SC3_H_COEFF_3_1", 16, 11, RW, 0x014},
	{"YUV_POLY_SC3_H_COEFF_3_2", 0, 11, RW, 0x7c2},
	{"YUV_POLY_SC3_H_COEFF_3_3", 16, 11, RW, 0x1e2},
	{"YUV_POLY_SC3_H_COEFF_3_4", 0, 11, RW, 0x065},
	{"YUV_POLY_SC3_H_COEFF_3_5", 16, 11, RW, 0x7e2},
	{"YUV_POLY_SC3_H_COEFF_3_6", 0, 11, RW, 0x008},
	{"YUV_POLY_SC3_H_COEFF_3_7", 16, 11, RW, 0x7fe},
	{"YUV_POLY_SC3_H_COEFF_4_0", 0, 11, RW, 0x7fa},
	{"YUV_POLY_SC3_H_COEFF_4_1", 16, 11, RW, 0x017},
	{"YUV_POLY_SC3_H_COEFF_4_2", 0, 11, RW, 0x7b7},
	{"YUV_POLY_SC3_H_COEFF_4_3", 16, 11, RW, 0x1ca},
	{"YUV_POLY_SC3_H_COEFF_4_4", 0, 11, RW, 0x08e},
	{"YUV_POLY_SC3_H_COEFF_4_5", 16, 11, RW, 0x7d7},
	{"YUV_POLY_SC3_H_COEFF_4_6", 0, 11, RW, 0x00c},
	{"YUV_POLY_SC3_H_COEFF_4_7", 16, 11, RW, 0x7fd},
	{"YUV_POLY_SC3_H_COEFF_5_0", 0, 11, RW, 0x7fa},
	{"YUV_POLY_SC3_H_COEFF_5_1", 16, 11, RW, 0x019},
	{"YUV_POLY_SC3_H_COEFF_5_2", 0, 11, RW, 0x7b0},
	{"YUV_POLY_SC3_H_COEFF_5_3", 16, 11, RW, 0x1ad},
	{"YUV_POLY_SC3_H_COEFF_5_4", 0, 11, RW, 0x0b9},
	{"YUV_POLY_SC3_H_COEFF_5_5", 16, 11, RW, 0x7cb},
	{"YUV_POLY_SC3_H_COEFF_5_6", 0, 11, RW, 0x00f},
	{"YUV_POLY_SC3_H_COEFF_5_7", 16, 11, RW, 0x7fd},
	{"YUV_POLY_SC3_H_COEFF_6_0", 0, 11, RW, 0x7fa},
	{"YUV_POLY_SC3_H_COEFF_6_1", 16, 11, RW, 0x01a},
	{"YUV_POLY_SC3_H_COEFF_6_2", 0, 11, RW, 0x7ad},
	{"YUV_POLY_SC3_H_COEFF_6_3", 16, 11, RW, 0x18b},
	{"YUV_POLY_SC3_H_COEFF_6_4", 0, 11, RW, 0x0e4},
	{"YUV_POLY_SC3_H_COEFF_6_5", 16, 11, RW, 0x7c1},
	{"YUV_POLY_SC3_H_COEFF_6_6", 0, 11, RW, 0x013},
	{"YUV_POLY_SC3_H_COEFF_6_7", 16, 11, RW, 0x7fc},
	{"YUV_POLY_SC3_H_COEFF_7_0", 0, 11, RW, 0x7fa},
	{"YUV_POLY_SC3_H_COEFF_7_1", 16, 11, RW, 0x019},
	{"YUV_POLY_SC3_H_COEFF_7_2", 0, 11, RW, 0x7ae},
	{"YUV_POLY_SC3_H_COEFF_7_3", 16, 11, RW, 0x165},
	{"YUV_POLY_SC3_H_COEFF_7_4", 0, 11, RW, 0x111},
	{"YUV_POLY_SC3_H_COEFF_7_5", 16, 11, RW, 0x7b9},
	{"YUV_POLY_SC3_H_COEFF_7_6", 0, 11, RW, 0x015},
	{"YUV_POLY_SC3_H_COEFF_7_7", 16, 11, RW, 0x7fb},
	{"YUV_POLY_SC3_H_COEFF_8_0", 0, 11, RW, 0x7fb},
	{"YUV_POLY_SC3_H_COEFF_8_1", 16, 11, RW, 0x017},
	{"YUV_POLY_SC3_H_COEFF_8_2", 0, 11, RW, 0x7b2},
	{"YUV_POLY_SC3_H_COEFF_8_3", 16, 11, RW, 0x13c},
	{"YUV_POLY_SC3_H_COEFF_8_4", 0, 11, RW, 0x13c},
	{"YUV_POLY_SC3_H_COEFF_8_5", 16, 11, RW, 0x7b2},
	{"YUV_POLY_SC3_H_COEFF_8_6", 0, 11, RW, 0x017},
	{"YUV_POLY_SC3_H_COEFF_8_7", 16, 11, RW, 0x7fb},
	{"YUV_POLY_SC4_ENABLE", 0, 1, RW, 0x0},
	{"YUV_POLY_SC4_BYPASS", 1, 1, RW, 0x0},
	{"YUV_POLY_SC4_CLK_GATE_DISABLE", 3, 1, RW, 0x0},
	{"YUV_POLY_SC4_STRIP_ENABLE", 8, 1, RW, 0x0},
	{"YUV_POLY_SC4_OUT_CROP_ENABLE", 9, 1, RW, 0x0},
	{"YUV_POLY_SC4_SRC_VPOS", 0, 16, RW, 0x0000},
	{"YUV_POLY_SC4_SRC_HPOS", 16, 16, RW, 0x0000},
	{"YUV_POLY_SC4_SRC_VSIZE", 0, 16, RW, 0x00f0},
	{"YUV_POLY_SC4_SRC_HSIZE", 16, 16, RW, 0x0140},
	{"YUV_POLY_SC4_DST_VSIZE", 0, 16, RW, 0x00f0},
	{"YUV_POLY_SC4_DST_HSIZE", 16, 16, RW, 0x0140},
	{"YUV_POLY_SC4_H_RATIO", 0, 28, RW, 0x0100000},
	{"YUV_POLY_SC4_V_RATIO", 0, 28, RW, 0x0100000},
	{"YUV_POLY_SC4_H_INIT_PHASE_OFFSET", 0, 20, RW, 0x00000},
	{"YUV_POLY_SC4_V_INIT_PHASE_OFFSET", 0, 20, RW, 0x00000},
	{"YUV_POLY_SC4_ROUND_MODE", 0, 1, RW, 0x1},
	{"YUV_POLY_SC4_V_COEFF_0_0", 0, 11, RW, 0x000},
	{"YUV_POLY_SC4_V_COEFF_0_1", 16, 11, RW, 0x200},
	{"YUV_POLY_SC4_V_COEFF_0_2", 0, 11, RW, 0x000},
	{"YUV_POLY_SC4_V_COEFF_0_3", 16, 11, RW, 0x000},
	{"YUV_POLY_SC4_V_COEFF_1_0", 0, 11, RW, 0x7f1},
	{"YUV_POLY_SC4_V_COEFF_1_1", 16, 11, RW, 0x1fc},
	{"YUV_POLY_SC4_V_COEFF_1_2", 0, 11, RW, 0x014},
	{"YUV_POLY_SC4_V_COEFF_1_3", 16, 11, RW, 0x7ff},
	{"YUV_POLY_SC4_V_COEFF_2_0", 0, 11, RW, 0x7e7},
	{"YUV_POLY_SC4_V_COEFF_2_1", 16, 11, RW, 0x1ef},
	{"YUV_POLY_SC4_V_COEFF_2_2", 0, 11, RW, 0x02d},
	{"YUV_POLY_SC4_V_COEFF_2_3", 16, 11, RW, 0x7fd},
	{"YUV_POLY_SC4_V_COEFF_3_0", 0, 11, RW, 0x7e1},
	{"YUV_POLY_SC4_V_COEFF_3_1", 16, 11, RW, 0x1d9},
	{"YUV_POLY_SC4_V_COEFF_3_2", 0, 11, RW, 0x04b},
	{"YUV_POLY_SC4_V_COEFF_3_3", 16, 11, RW, 0x7fb},
	{"YUV_POLY_SC4_V_COEFF_4_0", 0, 11, RW, 0x7df},
	{"YUV_POLY_SC4_V_COEFF_4_1", 16, 11, RW, 0x1bb},
	{"YUV_POLY_SC4_V_COEFF_4_2", 0, 11, RW, 0x06e},
	{"YUV_POLY_SC4_V_COEFF_4_3", 16, 11, RW, 0x7f8},
	{"YUV_POLY_SC4_V_COEFF_5_0", 0, 11, RW, 0x7df},
	{"YUV_POLY_SC4_V_COEFF_5_1", 16, 11, RW, 0x198},
	{"YUV_POLY_SC4_V_COEFF_5_2", 0, 11, RW, 0x094},
	{"YUV_POLY_SC4_V_COEFF_5_3", 16, 11, RW, 0x7f5},
	{"YUV_POLY_SC4_V_COEFF_6_0", 0, 11, RW, 0x7e1},
	{"YUV_POLY_SC4_V_COEFF_6_1", 16, 11, RW, 0x16f},
	{"YUV_POLY_SC4_V_COEFF_6_2", 0, 11, RW, 0x0be},
	{"YUV_POLY_SC4_V_COEFF_6_3", 16, 11, RW, 0x7f2},
	{"YUV_POLY_SC4_V_COEFF_7_0", 0, 11, RW, 0x7e5},
	{"YUV_POLY_SC4_V_COEFF_7_1", 16, 11, RW, 0x144},
	{"YUV_POLY_SC4_V_COEFF_7_2", 0, 11, RW, 0x0ea},
	{"YUV_POLY_SC4_V_COEFF_7_3", 16, 11, RW, 0x7ed},
	{"YUV_POLY_SC4_V_COEFF_8_0", 0, 11, RW, 0x7e9},
	{"YUV_POLY_SC4_V_COEFF_8_1", 16, 11, RW, 0x117},
	{"YUV_POLY_SC4_V_COEFF_8_2", 0, 11, RW, 0x117},
	{"YUV_POLY_SC4_V_COEFF_8_3", 16, 11, RW, 0x7e9},
	{"YUV_POLY_SC4_H_COEFF_0_0", 0, 11, RW, 0x000},
	{"YUV_POLY_SC4_H_COEFF_0_1", 16, 11, RW, 0x000},
	{"YUV_POLY_SC4_H_COEFF_0_2", 0, 11, RW, 0x000},
	{"YUV_POLY_SC4_H_COEFF_0_3", 16, 11, RW, 0x200},
	{"YUV_POLY_SC4_H_COEFF_0_4", 0, 11, RW, 0x000},
	{"YUV_POLY_SC4_H_COEFF_0_5", 16, 11, RW, 0x000},
	{"YUV_POLY_SC4_H_COEFF_0_6", 0, 11, RW, 0x000},
	{"YUV_POLY_SC4_H_COEFF_0_7", 16, 11, RW, 0x000},
	{"YUV_POLY_SC4_H_COEFF_1_0", 0, 11, RW, 0x7fe},
	{"YUV_POLY_SC4_H_COEFF_1_1", 16, 11, RW, 0x008},
	{"YUV_POLY_SC4_H_COEFF_1_2", 0, 11, RW, 0x7e7},
	{"YUV_POLY_SC4_H_COEFF_1_3", 16, 11, RW, 0x1fd},
	{"YUV_POLY_SC4_H_COEFF_1_4", 0, 11, RW, 0x01e},
	{"YUV_POLY_SC4_H_COEFF_1_5", 16, 11, RW, 0x7f7},
	{"YUV_POLY_SC4_H_COEFF_1_6", 0, 11, RW, 0x002},
	{"YUV_POLY_SC4_H_COEFF_1_7", 16, 11, RW, 0x7ff},
	{"YUV_POLY_SC4_H_COEFF_2_0", 0, 11, RW, 0x7fc},
	{"YUV_POLY_SC4_H_COEFF_2_1", 16, 11, RW, 0x00e},
	{"YUV_POLY_SC4_H_COEFF_2_2", 0, 11, RW, 0x7d2},
	{"YUV_POLY_SC4_H_COEFF_2_3", 16, 11, RW, 0x1f3},
	{"YUV_POLY_SC4_H_COEFF_2_4", 0, 11, RW, 0x040},
	{"YUV_POLY_SC4_H_COEFF_2_5", 16, 11, RW, 0x7ed},
	{"YUV_POLY_SC4_H_COEFF_2_6", 0, 11, RW, 0x005},
	{"YUV_POLY_SC4_H_COEFF_2_7", 16, 11, RW, 0x7ff},
	{"YUV_POLY_SC4_H_COEFF_3_0", 0, 11, RW, 0x7fb},
	{"YUV_POLY_SC4_H_COEFF_3_1", 16, 11, RW, 0x014},
	{"YUV_POLY_SC4_H_COEFF_3_2", 0, 11, RW, 0x7c2},
	{"YUV_POLY_SC4_H_COEFF_3_3", 16, 11, RW, 0x1e2},
	{"YUV_POLY_SC4_H_COEFF_3_4", 0, 11, RW, 0x065},
	{"YUV_POLY_SC4_H_COEFF_3_5", 16, 11, RW, 0x7e2},
	{"YUV_POLY_SC4_H_COEFF_3_6", 0, 11, RW, 0x008},
	{"YUV_POLY_SC4_H_COEFF_3_7", 16, 11, RW, 0x7fe},
	{"YUV_POLY_SC4_H_COEFF_4_0", 0, 11, RW, 0x7fa},
	{"YUV_POLY_SC4_H_COEFF_4_1", 16, 11, RW, 0x017},
	{"YUV_POLY_SC4_H_COEFF_4_2", 0, 11, RW, 0x7b7},
	{"YUV_POLY_SC4_H_COEFF_4_3", 16, 11, RW, 0x1ca},
	{"YUV_POLY_SC4_H_COEFF_4_4", 0, 11, RW, 0x08e},
	{"YUV_POLY_SC4_H_COEFF_4_5", 16, 11, RW, 0x7d7},
	{"YUV_POLY_SC4_H_COEFF_4_6", 0, 11, RW, 0x00c},
	{"YUV_POLY_SC4_H_COEFF_4_7", 16, 11, RW, 0x7fd},
	{"YUV_POLY_SC4_H_COEFF_5_0", 0, 11, RW, 0x7fa},
	{"YUV_POLY_SC4_H_COEFF_5_1", 16, 11, RW, 0x019},
	{"YUV_POLY_SC4_H_COEFF_5_2", 0, 11, RW, 0x7b0},
	{"YUV_POLY_SC4_H_COEFF_5_3", 16, 11, RW, 0x1ad},
	{"YUV_POLY_SC4_H_COEFF_5_4", 0, 11, RW, 0x0b9},
	{"YUV_POLY_SC4_H_COEFF_5_5", 16, 11, RW, 0x7cb},
	{"YUV_POLY_SC4_H_COEFF_5_6", 0, 11, RW, 0x00f},
	{"YUV_POLY_SC4_H_COEFF_5_7", 16, 11, RW, 0x7fd},
	{"YUV_POLY_SC4_H_COEFF_6_0", 0, 11, RW, 0x7fa},
	{"YUV_POLY_SC4_H_COEFF_6_1", 16, 11, RW, 0x01a},
	{"YUV_POLY_SC4_H_COEFF_6_2", 0, 11, RW, 0x7ad},
	{"YUV_POLY_SC4_H_COEFF_6_3", 16, 11, RW, 0x18b},
	{"YUV_POLY_SC4_H_COEFF_6_4", 0, 11, RW, 0x0e4},
	{"YUV_POLY_SC4_H_COEFF_6_5", 16, 11, RW, 0x7c1},
	{"YUV_POLY_SC4_H_COEFF_6_6", 0, 11, RW, 0x013},
	{"YUV_POLY_SC4_H_COEFF_6_7", 16, 11, RW, 0x7fc},
	{"YUV_POLY_SC4_H_COEFF_7_0", 0, 11, RW, 0x7fa},
	{"YUV_POLY_SC4_H_COEFF_7_1", 16, 11, RW, 0x019},
	{"YUV_POLY_SC4_H_COEFF_7_2", 0, 11, RW, 0x7ae},
	{"YUV_POLY_SC4_H_COEFF_7_3", 16, 11, RW, 0x165},
	{"YUV_POLY_SC4_H_COEFF_7_4", 0, 11, RW, 0x111},
	{"YUV_POLY_SC4_H_COEFF_7_5", 16, 11, RW, 0x7b9},
	{"YUV_POLY_SC4_H_COEFF_7_6", 0, 11, RW, 0x015},
	{"YUV_POLY_SC4_H_COEFF_7_7", 16, 11, RW, 0x7fb},
	{"YUV_POLY_SC4_H_COEFF_8_0", 0, 11, RW, 0x7fb},
	{"YUV_POLY_SC4_H_COEFF_8_1", 16, 11, RW, 0x017},
	{"YUV_POLY_SC4_H_COEFF_8_2", 0, 11, RW, 0x7b2},
	{"YUV_POLY_SC4_H_COEFF_8_3", 16, 11, RW, 0x13c},
	{"YUV_POLY_SC4_H_COEFF_8_4", 0, 11, RW, 0x13c},
	{"YUV_POLY_SC4_H_COEFF_8_5", 16, 11, RW, 0x7b2},
	{"YUV_POLY_SC4_H_COEFF_8_6", 0, 11, RW, 0x017},
	{"YUV_POLY_SC4_H_COEFF_8_7", 16, 11, RW, 0x7fb},
	{"YUV_POLY_SC0_STRIP_PRE_DST_SIZE_H", 16, 16, RW, 0x0000},
	{"YUV_POLY_SC0_STRIP_IN_START_POS_H", 16, 16, RW, 0x0000},
	{"YUV_POLY_SC0_OUT_CROP_POS_V", 0, 16, RW, 0x0000},
	{"YUV_POLY_SC0_OUT_CROP_POS_H", 16, 16, RW, 0x0000},
	{"YUV_POLY_SC0_OUT_CROP_SIZE_V", 0, 16, RW, 0x0000},
	{"YUV_POLY_SC0_OUT_CROP_SIZE_H", 16, 16, RW, 0x0000},
	{"YUV_POLY_SC1_STRIP_PRE_DST_SIZE_H", 16, 16, RW, 0x0000},
	{"YUV_POLY_SC1_STRIP_IN_START_POS_H", 16, 16, RW, 0x0000},
	{"YUV_POLY_SC1_OUT_CROP_POS_V", 0, 16, RW, 0x0000},
	{"YUV_POLY_SC1_OUT_CROP_POS_H", 16, 16, RW, 0x0000},
	{"YUV_POLY_SC1_OUT_CROP_SIZE_V", 0, 16, RW, 0x0000},
	{"YUV_POLY_SC1_OUT_CROP_SIZE_H", 16, 16, RW, 0x0000},
	{"YUV_POLY_SC2_STRIP_PRE_DST_SIZE_H", 16, 16, RW, 0x0000},
	{"YUV_POLY_SC2_STRIP_IN_START_POS_H", 16, 16, RW, 0x0000},
	{"YUV_POLY_SC2_OUT_CROP_POS_V", 0, 16, RW, 0x0000},
	{"YUV_POLY_SC2_OUT_CROP_POS_H", 16, 16, RW, 0x0000},
	{"YUV_POLY_SC2_OUT_CROP_SIZE_V", 0, 16, RW, 0x0000},
	{"YUV_POLY_SC2_OUT_CROP_SIZE_H", 16, 16, RW, 0x0000},
	{"YUV_POLY_SC3_STRIP_PRE_DST_SIZE_H", 16, 16, RW, 0x0000},
	{"YUV_POLY_SC3_STRIP_IN_START_POS_H", 16, 16, RW, 0x0000},
	{"YUV_POLY_SC3_OUT_CROP_POS_V", 0, 16, RW, 0x0000},
	{"YUV_POLY_SC3_OUT_CROP_POS_H", 16, 16, RW, 0x0000},
	{"YUV_POLY_SC3_OUT_CROP_SIZE_V", 0, 16, RW, 0x0000},
	{"YUV_POLY_SC3_OUT_CROP_SIZE_H", 16, 16, RW, 0x0000},
	{"YUV_POLY_SC4_STRIP_PRE_DST_SIZE_H", 16, 16, RW, 0x0000},
	{"YUV_POLY_SC4_STRIP_IN_START_POS_H", 16, 16, RW, 0x0000},
	{"YUV_POLY_SC4_OUT_CROP_POS_V", 0, 16, RW, 0x0000},
	{"YUV_POLY_SC4_OUT_CROP_POS_H", 16, 16, RW, 0x0000},
	{"YUV_POLY_SC4_OUT_CROP_SIZE_V", 0, 16, RW, 0x0000},
	{"YUV_POLY_SC4_OUT_CROP_SIZE_H", 16, 16, RW, 0x0000},
	{"YUV_POST_PC0_ENABLE", 0, 1, RW, 0x0},
	{"YUV_POST_PC0_CLK_GATE_DISABLE", 1, 1, RW, 0x0},
	{"YUV_POST_PC0_CONV420_CLK_GATE_DISABLE", 2, 1, RW, 0x0},
	{"YUV_POST_PC0_BCHS_CLK_GATE_DISABLE", 3, 1, RW, 0x0},
	{"YUV_POST_PC0_LB_CTRL_CLK_GATE_DISABLE", 4, 1, RW, 0x0},
	{"YUV_POST_PC0_STRIP_ENABLE", 8, 1, RW, 0x0},
	{"YUV_POST_PC0_OUT_CROP_ENABLE", 9, 1, RW, 0x0},
	{"YUV_POST_PC0_IMG_VSIZE", 0, 16, RW, 0x00f0},
	{"YUV_POST_PC0_IMG_HSIZE", 16, 16, RW, 0x0140},
	{"YUV_POST_PC0_DST_VSIZE", 0, 16, RW, 0x00f0},
	{"YUV_POST_PC0_DST_HSIZE", 16, 16, RW, 0x0140},
	{"YUV_POST_PC0_H_RATIO", 0, 24, RW, 0x100000},
	{"YUV_POST_PC0_V_RATIO", 0, 24, RW, 0x100000},
	{"YUV_POST_PC0_H_INIT_PHASE_OFFSET", 0, 20, RW, 0x00000},
	{"YUV_POST_PC0_V_INIT_PHASE_OFFSET", 0, 20, RW, 0x00000},
	{"YUV_POST_PC0_ROUND_MODE", 0, 1, RW, 0x1},
	{"YUV_POST_PC0_V_COEFF_SEL", 0, 3, RW, 0x0},
	{"YUV_POST_PC0_H_COEFF_SEL", 16, 3, RW, 0x0},
	{"YUV_POST_PC0_STRIP_PRE_DST_SIZE_H", 16, 16, RW, 0x0000},
	{"YUV_POST_PC0_STRIP_IN_START_POS_H", 16, 16, RW, 0x0000},
	{"YUV_POST_PC0_OUT_CROP_POS_V", 0, 16, RW, 0x0000},
	{"YUV_POST_PC0_OUT_CROP_POS_H", 16, 16, RW, 0x0000},
	{"YUV_POST_PC0_OUT_CROP_SIZE_V", 0, 16, RW, 0x0000},
	{"YUV_POST_PC0_OUT_CROP_SIZE_H", 16, 16, RW, 0x0000},
	{"YUV_POST_PC0_CONV420_ENABLE", 0, 1, RW, 0x1},
	{"YUV_POST_PC0_CONV420_ODD_LINE", 1, 1, RW, 0x1},
	{"YUV_POST_PC0_BCHS_ENABLE", 0, 1, RW, 0x0},
	{"YUV_POST_PC0_BCHS_Y_GAIN", 0, 14, RW, 0x0400},
	{"YUV_POST_PC0_BCHS_Y_OFFSET", 16, 10, RW, 0x000},
	{"YUV_POST_PC0_BCHS_C_GAIN_00", 0, 15, RW, 0x0400},
	{"YUV_POST_PC0_BCHS_C_GAIN_01", 16, 15, RW, 0x0000},
	{"YUV_POST_PC0_BCHS_C_GAIN_10", 0, 15, RW, 0x0000},
	{"YUV_POST_PC0_BCHS_C_GAIN_11", 16, 15, RW, 0x0400},
	{"YUV_POST_PC0_BCHS_Y_CLAMP_MIN", 0, 10, RW, 0x000},
	{"YUV_POST_PC0_BCHS_Y_CLAMP_MAX", 16, 10, RW, 0x3ff},
	{"YUV_POST_PC0_BCHS_C_CLAMP_MIN", 0, 10, RW, 0x000},
	{"YUV_POST_PC0_BCHS_C_CLAMP_MAX", 16, 10, RW, 0x3ff},
	{"YUV_POST_PC1_ENABLE", 0, 1, RW, 0x0},
	{"YUV_POST_PC1_CLK_GATE_DISABLE", 1, 1, RW, 0x0},
	{"YUV_POST_PC1_CONV420_CLK_GATE_DISABLE", 2, 1, RW, 0x0},
	{"YUV_POST_PC1_BCHS_CLK_GATE_DISABLE", 3, 1, RW, 0x0},
	{"YUV_POST_PC1_LB_CTRL_CLK_GATE_DISABLE", 4, 1, RW, 0x0},
	{"YUV_POST_PC1_STRIP_ENABLE", 8, 1, RW, 0x0},
	{"YUV_POST_PC1_OUT_CROP_ENABLE", 9, 1, RW, 0x0},
	{"YUV_POST_PC1_IMG_VSIZE", 0, 16, RW, 0x00f0},
	{"YUV_POST_PC1_IMG_HSIZE", 16, 16, RW, 0x0140},
	{"YUV_POST_PC1_DST_VSIZE", 0, 16, RW, 0x00f0},
	{"YUV_POST_PC1_DST_HSIZE", 16, 16, RW, 0x0140},
	{"YUV_POST_PC1_H_RATIO", 0, 24, RW, 0x100000},
	{"YUV_POST_PC1_V_RATIO", 0, 24, RW, 0x100000},
	{"YUV_POST_PC1_H_INIT_PHASE_OFFSET", 0, 20, RW, 0x00000},
	{"YUV_POST_PC1_V_INIT_PHASE_OFFSET", 0, 20, RW, 0x00000},
	{"YUV_POST_PC1_ROUND_MODE", 0, 1, RW, 0x1},
	{"YUV_POST_PC1_V_COEFF_SEL", 0, 3, RW, 0x0},
	{"YUV_POST_PC1_H_COEFF_SEL", 16, 3, RW, 0x0},
	{"YUV_POST_PC1_STRIP_PRE_DST_SIZE_H", 16, 16, RW, 0x0000},
	{"YUV_POST_PC1_STRIP_IN_START_POS_H", 16, 16, RW, 0x0000},
	{"YUV_POST_PC1_OUT_CROP_POS_V", 0, 16, RW, 0x0000},
	{"YUV_POST_PC1_OUT_CROP_POS_H", 16, 16, RW, 0x0000},
	{"YUV_POST_PC1_OUT_CROP_SIZE_V", 0, 16, RW, 0x0000},
	{"YUV_POST_PC1_OUT_CROP_SIZE_H", 16, 16, RW, 0x0000},
	{"YUV_POST_PC1_CONV420_ENABLE", 0, 1, RW, 0x1},
	{"YUV_POST_PC1_CONV420_ODD_LINE", 1, 1, RW, 0x1},
	{"YUV_POST_PC1_BCHS_ENABLE", 0, 1, RW, 0x0},
	{"YUV_POST_PC1_BCHS_Y_GAIN", 0, 14, RW, 0x0400},
	{"YUV_POST_PC1_BCHS_Y_OFFSET", 16, 10, RW, 0x000},
	{"YUV_POST_PC1_BCHS_C_GAIN_00", 0, 15, RW, 0x0400},
	{"YUV_POST_PC1_BCHS_C_GAIN_01", 16, 15, RW, 0x0000},
	{"YUV_POST_PC1_BCHS_C_GAIN_10", 0, 15, RW, 0x0000},
	{"YUV_POST_PC1_BCHS_C_GAIN_11", 16, 15, RW, 0x0400},
	{"YUV_POST_PC1_BCHS_Y_CLAMP_MIN", 0, 10, RW, 0x000},
	{"YUV_POST_PC1_BCHS_Y_CLAMP_MAX", 16, 10, RW, 0x3ff},
	{"YUV_POST_PC1_BCHS_C_CLAMP_MIN", 0, 10, RW, 0x000},
	{"YUV_POST_PC1_BCHS_C_CLAMP_MAX", 16, 10, RW, 0x3ff},
	{"YUV_POST_PC2_ENABLE", 0, 1, RW, 0x0},
	{"YUV_POST_PC2_CLK_GATE_DISABLE", 1, 1, RW, 0x0},
	{"YUV_POST_PC2_CONV420_CLK_GATE_DISABLE", 2, 1, RW, 0x0},
	{"YUV_POST_PC2_BCHS_CLK_GATE_DISABLE", 3, 1, RW, 0x0},
	{"YUV_POST_PC2_LB_CTRL_CLK_GATE_DISABLE", 4, 1, RW, 0x0},
	{"YUV_POST_PC2_STRIP_ENABLE", 8, 1, RW, 0x0},
	{"YUV_POST_PC2_OUT_CROP_ENABLE", 9, 1, RW, 0x0},
	{"YUV_POST_PC2_IMG_VSIZE", 0, 16, RW, 0x00f0},
	{"YUV_POST_PC2_IMG_HSIZE", 16, 16, RW, 0x0140},
	{"YUV_POST_PC2_DST_VSIZE", 0, 16, RW, 0x00f0},
	{"YUV_POST_PC2_DST_HSIZE", 16, 16, RW, 0x0140},
	{"YUV_POST_PC2_H_RATIO", 0, 24, RW, 0x100000},
	{"YUV_POST_PC2_V_RATIO", 0, 24, RW, 0x100000},
	{"YUV_POST_PC2_H_INIT_PHASE_OFFSET", 0, 20, RW, 0x00000},
	{"YUV_POST_PC2_V_INIT_PHASE_OFFSET", 0, 20, RW, 0x00000},
	{"YUV_POST_PC2_ROUND_MODE", 0, 1, RW, 0x1},
	{"YUV_POST_PC2_V_COEFF_SEL", 0, 3, RW, 0x0},
	{"YUV_POST_PC2_H_COEFF_SEL", 16, 3, RW, 0x0},
	{"YUV_POST_PC2_STRIP_PRE_DST_SIZE_H", 16, 16, RW, 0x0000},
	{"YUV_POST_PC2_STRIP_IN_START_POS_H", 16, 16, RW, 0x0000},
	{"YUV_POST_PC2_OUT_CROP_POS_V", 0, 16, RW, 0x0000},
	{"YUV_POST_PC2_OUT_CROP_POS_H", 16, 16, RW, 0x0000},
	{"YUV_POST_PC2_OUT_CROP_SIZE_V", 0, 16, RW, 0x0000},
	{"YUV_POST_PC2_OUT_CROP_SIZE_H", 16, 16, RW, 0x0000},
	{"YUV_POST_PC2_CONV420_ENABLE", 0, 1, RW, 0x1},
	{"YUV_POST_PC2_CONV420_ODD_LINE", 1, 1, RW, 0x1},
	{"YUV_POST_PC2_BCHS_ENABLE", 0, 1, RW, 0x0},
	{"YUV_POST_PC2_BCHS_Y_GAIN", 0, 14, RW, 0x0400},
	{"YUV_POST_PC2_BCHS_Y_OFFSET", 16, 10, RW, 0x000},
	{"YUV_POST_PC2_BCHS_C_GAIN_00", 0, 15, RW, 0x0400},
	{"YUV_POST_PC2_BCHS_C_GAIN_01", 16, 15, RW, 0x0000},
	{"YUV_POST_PC2_BCHS_C_GAIN_10", 0, 15, RW, 0x0000},
	{"YUV_POST_PC2_BCHS_C_GAIN_11", 16, 15, RW, 0x0400},
	{"YUV_POST_PC2_BCHS_Y_CLAMP_MIN", 0, 10, RW, 0x000},
	{"YUV_POST_PC2_BCHS_Y_CLAMP_MAX", 16, 10, RW, 0x3ff},
	{"YUV_POST_PC2_BCHS_C_CLAMP_MIN", 0, 10, RW, 0x000},
	{"YUV_POST_PC2_BCHS_C_CLAMP_MAX", 16, 10, RW, 0x3ff},
	{"YUV_POST_PC3_CONV420_CLK_GATE_DISABLE", 2, 1, RW, 0x0},
	{"YUV_POST_PC3_BCHS_CLK_GATE_DISABLE", 3, 1, RW, 0x0},
	{"YUV_POST_PC3_CONV420_ENABLE", 0, 1, RW, 0x1},
	{"YUV_POST_PC3_CONV420_ODD_LINE", 1, 1, RW, 0x1},
	{"YUV_POST_PC3_BCHS_ENABLE", 0, 1, RW, 0x0},
	{"YUV_POST_PC3_BCHS_Y_GAIN", 0, 14, RW, 0x0400},
	{"YUV_POST_PC3_BCHS_Y_OFFSET", 16, 10, RW, 0x000},
	{"YUV_POST_PC3_BCHS_C_GAIN_00", 0, 15, RW, 0x0400},
	{"YUV_POST_PC3_BCHS_C_GAIN_01", 16, 15, RW, 0x0000},
	{"YUV_POST_PC3_BCHS_C_GAIN_10", 0, 15, RW, 0x0000},
	{"YUV_POST_PC3_BCHS_C_GAIN_11", 16, 15, RW, 0x0400},
	{"YUV_POST_PC3_BCHS_Y_CLAMP_MIN", 0, 10, RW, 0x000},
	{"YUV_POST_PC3_BCHS_Y_CLAMP_MAX", 16, 10, RW, 0x3ff},
	{"YUV_POST_PC3_BCHS_C_CLAMP_MIN", 0, 10, RW, 0x000},
	{"YUV_POST_PC3_BCHS_C_CLAMP_MAX", 16, 10, RW, 0x3ff},
	{"YUV_POST_PC4_CONV420_CLK_GATE_DISABLE", 2, 1, RW, 0x0},
	{"YUV_POST_PC4_BCHS_CLK_GATE_DISABLE", 3, 1, RW, 0x0},
	{"YUV_POST_PC4_CONV420_ENABLE", 0, 1, RW, 0x1},
	{"YUV_POST_PC4_CONV420_ODD_LINE", 1, 1, RW, 0x1},
	{"YUV_POST_PC4_BCHS_ENABLE", 0, 1, RW, 0x0},
	{"YUV_POST_PC4_BCHS_Y_GAIN", 0, 14, RW, 0x0400},
	{"YUV_POST_PC4_BCHS_Y_OFFSET", 16, 10, RW, 0x000},
	{"YUV_POST_PC4_BCHS_C_GAIN_00", 0, 15, RW, 0x0400},
	{"YUV_POST_PC4_BCHS_C_GAIN_01", 16, 15, RW, 0x0000},
	{"YUV_POST_PC4_BCHS_C_GAIN_10", 0, 15, RW, 0x0000},
	{"YUV_POST_PC4_BCHS_C_GAIN_11", 16, 15, RW, 0x0400},
	{"YUV_POST_PC4_BCHS_Y_CLAMP_MIN", 0, 10, RW, 0x000},
	{"YUV_POST_PC4_BCHS_Y_CLAMP_MAX", 16, 10, RW, 0x3ff},
	{"YUV_POST_PC4_BCHS_C_CLAMP_MIN", 0, 10, RW, 0x000},
	{"YUV_POST_PC4_BCHS_C_CLAMP_MAX", 16, 10, RW, 0x3ff},
	{"YUV_HWFC_SWRESET", 0, 1, WO, 0x0},
	{"YUV_HWFC_MODE", 0, 3, RW, 0x0},
	{"YUV_HWFC_REGION_IDX_BIN_A", 0, 12, RO, 0x000},
	{"YUV_HWFC_REGION_IDX_BIN_B", 16, 12, RO, 0x000},
	{"YUV_HWFC_REGION_IDX_GRAY_A", 0, 12, RO, 0x000},
	{"YUV_HWFC_REGION_IDX_GRAY_B", 16, 12, RO, 0x000},
	{"YUV_HWFC_CURR_REGION_A", 0, 12, RO, 0x000},
	{"YUV_HWFC_CURR_REGION_B", 16, 12, RO, 0x000},
	{"YUV_HWFC_PLANE_A", 0, 2, RW, 0x0},
	{"YUV_HWFC_ID0_A", 4, 6, RW, 0x00},
	{"YUV_HWFC_ID1_A", 12, 6, RW, 0x00},
	{"YUV_HWFC_ID2_A", 20, 6, RW, 0x00},
	{"YUV_HWFC_FORMAT_A", 28, 1, RW, 0x0},
	{"YUV_HWFC_TOTAL_IMAGE_BYTE0_A", 0, 28, RW, 0x0000000},
	{"YUV_HWFC_TOTAL_WIDTH_BYTE0_A", 0, 15, RW, 0x0000},
	{"YUV_HWFC_TOTAL_IMAGE_BYTE1_A", 0, 28, RW, 0x0000000},
	{"YUV_HWFC_TOTAL_WIDTH_BYTE1_A", 0, 15, RW, 0x0000},
	{"YUV_HWFC_TOTAL_IMAGE_BYTE2_A", 0, 28, RW, 0x0000000},
	{"YUV_HWFC_TOTAL_WIDTH_BYTE2_A", 0, 15, RW, 0x0000},
	{"YUV_HWFC_PLANE_B", 0, 2, RW, 0x0},
	{"YUV_HWFC_ID0_B", 4, 6, RW, 0x00},
	{"YUV_HWFC_ID1_B", 12, 6, RW, 0x00},
	{"YUV_HWFC_ID2_B", 20, 6, RW, 0x00},
	{"YUV_HWFC_FORMAT_B", 28, 1, RW, 0x0},
	{"YUV_HWFC_TOTAL_IMAGE_BYTE0_B", 0, 28, RW, 0x0000000},
	{"YUV_HWFC_TOTAL_WIDTH_BYTE0_B", 0, 15, RW, 0x0000},
	{"YUV_HWFC_TOTAL_IMAGE_BYTE1_B", 0, 28, RW, 0x0000000},
	{"YUV_HWFC_TOTAL_WIDTH_BYTE1_B", 0, 15, RW, 0x0000},
	{"YUV_HWFC_TOTAL_IMAGE_BYTE2_B", 0, 28, RW, 0x0000000},
	{"YUV_HWFC_TOTAL_WIDTH_BYTE2_B", 0, 15, RW, 0x0000},
	{"YUV_HWFC_FRAME_START_SELECT", 0, 1, RW, 0x0},
	{"YUV_HWFC_INDEX_RESET", 0, 1, WO, 0x0},
	{"YUV_HWFC_ENABLE_AUTO_CLEAR", 0, 1, RW, 0x0},
	{"YUV_HWFC_CORE_RESET_INPUT_SEL_A", 0, 1, RW, 0x0},
	{"YUV_HWFC_CORE_RESET_INPUT_SEL_B", 4, 1, RW, 0x0},
	{"YUV_HWFC_MASTER_SEL_A", 0, 3, RW, 0x0},
	{"YUV_HWFC_MASTER_SEL_B", 4, 3, RW, 0x0},
	{"DBG_SC_0", 0, 32, RO, 0x00000000},
	{"DBG_SC_1", 0, 32, RO, 0x00000000},
	{"DBG_SC_2", 0, 32, RO, 0x00000000},
	{"DBG_SC_3", 0, 32, RO, 0x00000000},
	{"DBG_SC_4", 0, 32, RO, 0x00000000},
	{"DBG_SC_5", 0, 32, RO, 0x00000000},
	{"DBG_SC_6", 0, 32, RO, 0x00000000},
	{"DBG_SC_7", 0, 32, RO, 0x00000000},
	{"DBG_SC_8", 0, 32, RO, 0x00000000},
	{"DBG_SC_9", 0, 32, RO, 0x00000000},
	{"DBG_SC_10", 0, 32, RO, 0x00400000},
	{"DBG_SC_11", 0, 32, RO, 0x00400000},
	{"DBG_SC_12", 0, 32, RO, 0x00400000},
	{"DBG_SC_13", 0, 32, RO, 0x00400000},
	{"DBG_SC_14", 0, 32, RO, 0x00400000},
	{"DBG_SC_15", 0, 32, RO, 0x00000000},
	{"DBG_SC_16", 0, 32, RO, 0x00000000},
	{"DBG_SC_17", 0, 32, RO, 0x00000000},
	{"DBG_SC_18", 0, 32, RO, 0x00000000},
	{"DBG_SC_19", 0, 32, RO, 0x00000000},
	{"DBG_SC_20", 0, 32, RO, 0x00000000},
	{"DBG_SC_21", 0, 32, RO, 0x00000000},
	{"DBG_SC_22", 0, 32, RO, 0x00000000},
	{"DBG_SC_23", 0, 32, RO, 0x00000000},
	{"DBG_SC_24", 0, 32, RO, 0x00000000},
	{"DBG_SC_25", 0, 32, RO, 0x00000000},
	{"DBG_SC_26", 0, 32, RO, 0x00000000},
	{"DBG_SC_27", 0, 32, RO, 0x00000000},
	{"DBG_SC_28", 0, 32, RO, 0x00000000},
	{"DBG_SC_29", 0, 32, RO, 0x00000000},
	{"DBG_SC_30", 0, 32, RO, 0x00000000},
	{"DBG_SC_31", 0, 32, RO, 0x00000000},
	{"DBG_SC_32", 0, 32, RO, 0x00000000},
	{"DBG_SC_33", 0, 32, RO, 0x00000000},
	{"DBG_SC_34", 0, 32, RO, 0x00000000},
	{"YUV_DJAG_CRC_TOP_IN_OTF", 0, 8, RO, 0x00},
	{"YUV_DJAG_CRC_PS", 8, 8, RO, 0x00},
	{"YUV_DJAG_CRC_EZPOST_IN", 16, 8, RO, 0x00},
	{"YUV_DJAG_CRC_EZPOST_OUT", 24, 8, RO, 0x00},
	{"YUV_DJAG_CRC_DJAG_OUT", 0, 8, RO, 0x00},
	{"YUV_POLY_SC0_CRC_POLY", 8, 8, RO, 0x00},
	{"YUV_POLY_SC1_CRC_POLY", 16, 8, RO, 0x00},
	{"YUV_POLY_SC2_CRC_POLY", 24, 8, RO, 0x00},
	{"YUV_POLY_SC3_CRC_POLY", 0, 8, RO, 0x00},
	{"YUV_POLY_SC4_CRC_POLY", 8, 8, RO, 0x00},
	{"YUV_POST_PC0_CRC_POST", 16, 8, RO, 0x00},
	{"YUV_POST_PC1_CRC_POST", 24, 8, RO, 0x00},
	{"YUV_POST_PC2_CRC_POST", 0, 8, RO, 0x00},
	{"YUV_POST_PC3_CRC_POST", 8, 8, RO, 0x00},
	{"YUV_POST_PC4_CRC_POST", 16, 8, RO, 0x00},
	{"YUV_POST_PC0_CRC_CONV_LUMA", 24, 8, RO, 0x00},
	{"YUV_POST_PC0_CRC_CONV_CHR", 0, 8, RO, 0x00},
	{"YUV_POST_PC1_CRC_CONV_LUMA", 8, 8, RO, 0x00},
	{"YUV_POST_PC1_CRC_CONV_CHR", 16, 8, RO, 0x00},
	{"YUV_POST_PC2_CRC_CONV_LUMA", 24, 8, RO, 0x00},
	{"YUV_POST_PC2_CRC_CONV_CHR", 0, 8, RO, 0x00},
	{"YUV_POST_PC3_CRC_CONV_LUMA", 8, 8, RO, 0x00},
	{"YUV_POST_PC3_CRC_CONV_CHR", 16, 8, RO, 0x00},
	{"YUV_POST_PC4_CRC_CONV_LUMA", 24, 8, RO, 0x00},
	{"YUV_POST_PC4_CRC_CONV_CHR", 0, 8, RO, 0x00},
	{"YUV_POST_PC0_CRC_BCHS_LUMA", 8, 8, RO, 0x00},
	{"YUV_POST_PC0_CRC_BCHS_CHR", 16, 8, RO, 0x00},
	{"YUV_POST_PC1_CRC_BCHS_LUMA", 24, 8, RO, 0x00},
	{"YUV_POST_PC1_CRC_BCHS_CHR", 0, 8, RO, 0x00},
	{"YUV_POST_PC2_CRC_BCHS_LUMA", 8, 8, RO, 0x00},
	{"YUV_POST_PC2_CRC_BCHS_CHR", 16, 8, RO, 0x00},
	{"YUV_POST_PC3_CRC_BCHS_LUMA", 24, 8, RO, 0x00},
	{"YUV_POST_PC3_CRC_BCHS_CHR", 0, 8, RO, 0x00},
	{"YUV_POST_PC4_CRC_BCHS_LUMA", 8, 8, RO, 0x00},
	{"YUV_POST_PC4_CRC_BCHS_CHR", 16, 8, RO, 0x00},
	{"YUV_WDMASC_W0_CRC_CMN_WDMA_IN_LUMA", 24, 8, RO, 0x00},
	{"YUV_WDMASC_W0_CRC_CMN_WDMA_IN_CHR", 0, 8, RO, 0x00},
	{"YUV_WDMASC_W1_CRC_CMN_WDMA_IN_LUMA", 8, 8, RO, 0x00},
	{"YUV_WDMASC_W1_CRC_CMN_WDMA_IN_CHR", 16, 8, RO, 0x00},
	{"YUV_WDMASC_W2_CRC_CMN_WDMA_IN_LUMA", 24, 8, RO, 0x00},
	{"YUV_WDMASC_W2_CRC_CMN_WDMA_IN_CHR", 0, 8, RO, 0x00},
	{"YUV_WDMASC_W3_CRC_CMN_WDMA_IN_LUMA", 8, 8, RO, 0x00},
	{"YUV_WDMASC_W3_CRC_CMN_WDMA_IN_CHR", 16, 8, RO, 0x00},
	{"YUV_WDMASC_W4_CRC_CMN_WDMA_IN_LUMA", 24, 8, RO, 0x00},
	{"YUV_WDMASC_W4_CRC_CMN_WDMA_IN_CHR", 0, 8, RO, 0x00},
	{"STAT_RDMAHF_CRC_CMN_RDMA_HF_OUT", 8, 8, RO, 0x00},
	{"CRC_AXI_RDMA_HF", 16, 8, RO, 0x00},
	{"CRC_AXI_RDMA_HF_HEADER", 24, 8, RO, 0x00},
	{"CRC_AXI_RDMA_SFR", 0, 8, RO, 0x00},
	{"CRC_AXI_WDMA_W0_1P", 8, 8, RO, 0x00},
	{"CRC_AXI_WDMA_W0_2P", 16, 8, RO, 0x00},
	{"CRC_AXI_WDMA_W0_3P", 24, 8, RO, 0x00},
	{"CRC_AXI_WDMA_W1_1P", 0, 8, RO, 0x00},
	{"CRC_AXI_WDMA_W1_2P", 8, 8, RO, 0x00},
	{"CRC_AXI_WDMA_W1_3P", 16, 8, RO, 0x00},
	{"CRC_AXI_WDMA_W2_1P", 24, 8, RO, 0x00},
	{"CRC_AXI_WDMA_W2_2P", 0, 8, RO, 0x00},
	{"CRC_AXI_WDMA_W2_3P", 8, 8, RO, 0x00},
	{"CRC_AXI_WDMA_W3_1P", 16, 8, RO, 0x00},
	{"CRC_AXI_WDMA_W3_2P", 24, 8, RO, 0x00},
	{"CRC_AXI_WDMA_W3_3P", 0, 8, RO, 0x00},
	{"CRC_AXI_WDMA_W4_1P", 8, 8, RO, 0x00},
	{"CRC_AXI_WDMA_W4_2P", 16, 8, RO, 0x00},
	{"CRC_AXI_WDMA_W4_3P", 24, 8, RO, 0x00},
	{"CRC_AXI_WDMA_W0_1P_HEADER", 0, 8, RO, 0x00},
	{"CRC_AXI_WDMA_W0_2P_HEADER", 8, 8, RO, 0x00},
	{"CRC_AXI_WDMA_W1_1P_HEADER", 16, 8, RO, 0x00},
	{"CRC_AXI_WDMA_W1_2P_HEADER", 24, 8, RO, 0x00},
};
#endif
