git clone --depth 1 --no-tags https://github.com/claven06/8-Bit_Bit_Sliced_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657176439
git clone --depth 1 --no-tags https://github.com/algofoogle/tt04-algofoogle-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657117377
git clone --depth 1 --no-tags https://github.com/taka-toshi/iot_group.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657123161
git clone --depth 1 --no-tags https://github.com/AhmedElbanna0001/basic-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658945843
git clone --depth 1 --no-tags https://github.com/pgoel02/IITISoC-23Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659281096
git clone --depth 1 --no-tags https://github.com/ujjwalg21/CSE-BUBBLE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662550019
git clone --depth 1 --no-tags https://github.com/aishwaryaliz/verilog-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663444311
git clone --depth 1 --no-tags https://github.com/yannickreiss/tt04-semaphore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663346928
git clone --depth 1 --no-tags https://github.com/ynco32/cse_3016.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663545337
git clone --depth 1 --no-tags https://github.com/hyeon0618/2023_Summer_Boot_Camp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662873233
git clone --depth 1 --no-tags https://github.com/Code-Sample-Collection/VerilogHDL-Practical-insights.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662612073
git clone --depth 1 --no-tags https://github.com/rhuang43/SlugJumper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663702199
git clone --depth 1 --no-tags https://github.com/Vaishnavi-Anand21/CS220-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664005553
git clone --depth 1 --no-tags https://github.com/ramdasjagtap/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661151964
git clone --depth 1 --no-tags https://github.com/SwapnanilSaha/50-days-of-RTL-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663419056
git clone --depth 1 --no-tags https://github.com/LeoHsuProgrammingLab/2023-Spring-Computer_Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657067492
git clone --depth 1 --no-tags https://github.com/jianningzhuang/EE2026-Digital_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662086962
git clone --depth 1 --no-tags https://github.com/gavaskark/caravel-eFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663510158
git clone --depth 1 --no-tags https://github.com/Nsreen-Nashaat/8x8_multiplier_codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663563363
git clone --depth 1 --no-tags https://github.com/02bwilson/FPGA_Hex_Count.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664030206
git clone --depth 1 --no-tags https://github.com/44omero/TUTEL-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664036147
git clone --depth 1 --no-tags https://github.com/Monisha0609/Land-over-FIGO-FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658745940
git clone --depth 1 --no-tags https://github.com/teddy5566/IC_contest_2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659357805
git clone --depth 1 --no-tags https://github.com/CORIATAYLOR/NewRepo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658863348
git clone --depth 1 --no-tags https://github.com/NiharGowdaS/RISC-V-pipeline-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660761068
git clone --depth 1 --no-tags https://github.com/yannickreiss/TT4_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660705149
git clone --depth 1 --no-tags https://github.com/JainPromudShreyansh/RTL_Resource_Sharing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661383924
git clone --depth 1 --no-tags https://github.com/0kssana/itmo-comp-arch-2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661031039
git clone --depth 1 --no-tags https://github.com/Anvitatadepalli/Vending-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660170027
git clone --depth 1 --no-tags https://github.com/Sandeep-Nitharwal/CS220---CSE-BUBBLE-Mini-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660433798
git clone --depth 1 --no-tags https://github.com/b08505045/Single-Pipeline-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660242806
git clone --depth 1 --no-tags https://github.com/KeanTeong/32_bit_Signed-Unsigned-Adder-Subtractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659036082
git clone --depth 1 --no-tags https://github.com/ana-maria-pricop/SP2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659606024
git clone --depth 1 --no-tags https://github.com/Sridharkarthik12/MIPS-32-bit-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659704658
git clone --depth 1 --no-tags https://github.com/Raha-R8/vending_machine_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660973017
git clone --depth 1 --no-tags https://github.com/00853029/Booth_implement.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661690118
git clone --depth 1 --no-tags https://github.com/Osangeun/2023_Bootcamp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661555801
git clone --depth 1 --no-tags https://github.com/EverardoCamarena/361_ArrayMultiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658202885
git clone --depth 1 --no-tags https://github.com/shihjimmy/Smith_Waterman_Genome_Alignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658178821
git clone --depth 1 --no-tags https://github.com/bman12three4/6502_qoi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658518058
git clone --depth 1 --no-tags https://github.com/Alifathysalama/RSA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658429666
git clone --depth 1 --no-tags https://github.com/Subha175/Verilog---Vending-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662721166
git clone --depth 1 --no-tags https://github.com/urish/caravel_wb_timings.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657262428
git clone --depth 1 --no-tags https://github.com/AymanAkhter/CS2310-Simple_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657229845
git clone --depth 1 --no-tags https://github.com/jasonkaufmann/ArcReactorChip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660344291
git clone --depth 1 --no-tags https://github.com/Shaurya0104/Set-Associative-Cache-Simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657122560
git clone --depth 1 --no-tags https://github.com/chunhonggi/CHUN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658184182
git clone --depth 1 --no-tags https://github.com/ElHamzi-Abderrahim/RISC-V_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658128394
git clone --depth 1 --no-tags https://github.com/tzvins/AES_256_hardware_acceleration.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657962892
git clone --depth 1 --no-tags https://github.com/zwh200001/FPGA_module-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658551842
git clone --depth 1 --no-tags https://github.com/hamzeh4345/ALU-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662557294
git clone --depth 1 --no-tags https://github.com/HalchalKirti/16bit_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662699518
git clone --depth 1 --no-tags https://github.com/KcJ-0711/SGK_MallaReddyCollegeofEngineeringandTechnology_IntelLandRoverFIGOFSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663093016
git clone --depth 1 --no-tags https://github.com/djordje34/Verilog-Stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663110333
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Baud-Rate-Generator-Day-086-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662237798
git clone --depth 1 --no-tags https://github.com/maktheus/RelogioVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657447486
git clone --depth 1 --no-tags https://github.com/momostafa18/UART-Tx-Rx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657614146
git clone --depth 1 --no-tags https://github.com/Debm45213/Circuit-Designs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661404604
git clone --depth 1 --no-tags https://github.com/NiharGowdaS/Single-cycle-RISC-V-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657308484
git clone --depth 1 --no-tags https://github.com/Lebedb/ITMO_SHWare.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658424663
git clone --depth 1 --no-tags https://github.com/Alpha499799/single_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658612645
git clone --depth 1 --no-tags https://github.com/mihirbaviskar/SubstractionGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656947229
git clone --depth 1 --no-tags https://github.com/Raissa-Pordeus/LASD_SPRINT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658986108
git clone --depth 1 --no-tags https://github.com/Shankar-Balajee/CS2610.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656992978
git clone --depth 1 --no-tags https://github.com/Moondok/cpu-54.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660153555
git clone --depth 1 --no-tags https://github.com/Kumaresan045/12-Bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661669656
git clone --depth 1 --no-tags https://github.com/jeremiahk00/Verilog-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661425810
git clone --depth 1 --no-tags https://github.com/ysc-11/DynamicDisplay.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662019616
git clone --depth 1 --no-tags https://github.com/GuangxianZhu/license_plate_recognition_zhu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660521760
git clone --depth 1 --no-tags https://github.com/avdssrk/HDLbits_solutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663473854
git clone --depth 1 --no-tags https://github.com/123happycoder/projecy-xl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662642920
git clone --depth 1 --no-tags https://github.com/Gnanaprasanna-korada/4_way_traffic_light_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663572250
git clone --depth 1 --no-tags https://github.com/yurinvv/test_task_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663652808
git clone --depth 1 --no-tags https://github.com/Aakulmalhotra/full_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663428489
git clone --depth 1 --no-tags https://github.com/shivammahato7/16_bit_cla.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658024456
git clone --depth 1 --no-tags https://github.com/TharunRoy/Traffic_light_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657895563
git clone --depth 1 --no-tags https://github.com/Reshmasaba/LANDROVER-_COD_-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658643042
git clone --depth 1 --no-tags https://github.com/Chihan-Zheng/IC_BIN2BCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658509402
git clone --depth 1 --no-tags https://github.com/ahmetserdar/verilog-ethernet-zcu102.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657034685
git clone --depth 1 --no-tags https://github.com/gbellocchi/xil_open_hw_23.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657512161
git clone --depth 1 --no-tags https://github.com/vinimibielli/Trabalho-IV-SD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657115911
git clone --depth 1 --no-tags https://github.com/sivaram-07/FFT-IP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663897435
git clone --depth 1 --no-tags https://github.com/vdagar2211/barrel-shifter-r.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663904453
git clone --depth 1 --no-tags https://github.com/cinll5312/TPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661004552
git clone --depth 1 --no-tags https://github.com/maktheus/Worlong-brick-blocker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661400978
git clone --depth 1 --no-tags https://github.com/Abhijeet07Singh/ECG-Monitoring.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660667196
git clone --depth 1 --no-tags https://github.com/gowthami-codes/encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660678678
git clone --depth 1 --no-tags https://github.com/ThereisNoAvailableName/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660581807
git clone --depth 1 --no-tags https://github.com/rolance110/Smart-Traffic-Light.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660079953
