
P6.3_mine.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008b28  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000414  08008cf8  08008cf8  00009cf8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800910c  0800910c  0000b1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800910c  0800910c  0000a10c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009114  08009114  0000b1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009114  08009114  0000a114  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009118  08009118  0000a118  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800911c  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003e4  200001d8  080092f4  0000b1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005bc  080092f4  0000b5bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013105  00000000  00000000  0000b208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002898  00000000  00000000  0001e30d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001118  00000000  00000000  00020ba8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d71  00000000  00000000  00021cc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002434a  00000000  00000000  00022a31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000151ab  00000000  00000000  00046d7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d6bd9  00000000  00000000  0005bf26  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00132aff  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000059ec  00000000  00000000  00132b44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  00138530  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d8 	.word	0x200001d8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008ce0 	.word	0x08008ce0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001dc 	.word	0x200001dc
 800020c:	08008ce0 	.word	0x08008ce0

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b988 	b.w	8000f10 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	468e      	mov	lr, r1
 8000c20:	4604      	mov	r4, r0
 8000c22:	4688      	mov	r8, r1
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d14a      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d962      	bls.n	8000cf4 <__udivmoddi4+0xdc>
 8000c2e:	fab2 f682 	clz	r6, r2
 8000c32:	b14e      	cbz	r6, 8000c48 <__udivmoddi4+0x30>
 8000c34:	f1c6 0320 	rsb	r3, r6, #32
 8000c38:	fa01 f806 	lsl.w	r8, r1, r6
 8000c3c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c40:	40b7      	lsls	r7, r6
 8000c42:	ea43 0808 	orr.w	r8, r3, r8
 8000c46:	40b4      	lsls	r4, r6
 8000c48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c4c:	fa1f fc87 	uxth.w	ip, r7
 8000c50:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c54:	0c23      	lsrs	r3, r4, #16
 8000c56:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c5a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c5e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c62:	429a      	cmp	r2, r3
 8000c64:	d909      	bls.n	8000c7a <__udivmoddi4+0x62>
 8000c66:	18fb      	adds	r3, r7, r3
 8000c68:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c6c:	f080 80ea 	bcs.w	8000e44 <__udivmoddi4+0x22c>
 8000c70:	429a      	cmp	r2, r3
 8000c72:	f240 80e7 	bls.w	8000e44 <__udivmoddi4+0x22c>
 8000c76:	3902      	subs	r1, #2
 8000c78:	443b      	add	r3, r7
 8000c7a:	1a9a      	subs	r2, r3, r2
 8000c7c:	b2a3      	uxth	r3, r4
 8000c7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c8a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c8e:	459c      	cmp	ip, r3
 8000c90:	d909      	bls.n	8000ca6 <__udivmoddi4+0x8e>
 8000c92:	18fb      	adds	r3, r7, r3
 8000c94:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c98:	f080 80d6 	bcs.w	8000e48 <__udivmoddi4+0x230>
 8000c9c:	459c      	cmp	ip, r3
 8000c9e:	f240 80d3 	bls.w	8000e48 <__udivmoddi4+0x230>
 8000ca2:	443b      	add	r3, r7
 8000ca4:	3802      	subs	r0, #2
 8000ca6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000caa:	eba3 030c 	sub.w	r3, r3, ip
 8000cae:	2100      	movs	r1, #0
 8000cb0:	b11d      	cbz	r5, 8000cba <__udivmoddi4+0xa2>
 8000cb2:	40f3      	lsrs	r3, r6
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d905      	bls.n	8000cce <__udivmoddi4+0xb6>
 8000cc2:	b10d      	cbz	r5, 8000cc8 <__udivmoddi4+0xb0>
 8000cc4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc8:	2100      	movs	r1, #0
 8000cca:	4608      	mov	r0, r1
 8000ccc:	e7f5      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cce:	fab3 f183 	clz	r1, r3
 8000cd2:	2900      	cmp	r1, #0
 8000cd4:	d146      	bne.n	8000d64 <__udivmoddi4+0x14c>
 8000cd6:	4573      	cmp	r3, lr
 8000cd8:	d302      	bcc.n	8000ce0 <__udivmoddi4+0xc8>
 8000cda:	4282      	cmp	r2, r0
 8000cdc:	f200 8105 	bhi.w	8000eea <__udivmoddi4+0x2d2>
 8000ce0:	1a84      	subs	r4, r0, r2
 8000ce2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	4690      	mov	r8, r2
 8000cea:	2d00      	cmp	r5, #0
 8000cec:	d0e5      	beq.n	8000cba <__udivmoddi4+0xa2>
 8000cee:	e9c5 4800 	strd	r4, r8, [r5]
 8000cf2:	e7e2      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cf4:	2a00      	cmp	r2, #0
 8000cf6:	f000 8090 	beq.w	8000e1a <__udivmoddi4+0x202>
 8000cfa:	fab2 f682 	clz	r6, r2
 8000cfe:	2e00      	cmp	r6, #0
 8000d00:	f040 80a4 	bne.w	8000e4c <__udivmoddi4+0x234>
 8000d04:	1a8a      	subs	r2, r1, r2
 8000d06:	0c03      	lsrs	r3, r0, #16
 8000d08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d0c:	b280      	uxth	r0, r0
 8000d0e:	b2bc      	uxth	r4, r7
 8000d10:	2101      	movs	r1, #1
 8000d12:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d16:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d1e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d22:	429a      	cmp	r2, r3
 8000d24:	d907      	bls.n	8000d36 <__udivmoddi4+0x11e>
 8000d26:	18fb      	adds	r3, r7, r3
 8000d28:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d2c:	d202      	bcs.n	8000d34 <__udivmoddi4+0x11c>
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	f200 80e0 	bhi.w	8000ef4 <__udivmoddi4+0x2dc>
 8000d34:	46c4      	mov	ip, r8
 8000d36:	1a9b      	subs	r3, r3, r2
 8000d38:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d3c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d40:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d44:	fb02 f404 	mul.w	r4, r2, r4
 8000d48:	429c      	cmp	r4, r3
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0x144>
 8000d4c:	18fb      	adds	r3, r7, r3
 8000d4e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0x142>
 8000d54:	429c      	cmp	r4, r3
 8000d56:	f200 80ca 	bhi.w	8000eee <__udivmoddi4+0x2d6>
 8000d5a:	4602      	mov	r2, r0
 8000d5c:	1b1b      	subs	r3, r3, r4
 8000d5e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d62:	e7a5      	b.n	8000cb0 <__udivmoddi4+0x98>
 8000d64:	f1c1 0620 	rsb	r6, r1, #32
 8000d68:	408b      	lsls	r3, r1
 8000d6a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d6e:	431f      	orrs	r7, r3
 8000d70:	fa0e f401 	lsl.w	r4, lr, r1
 8000d74:	fa20 f306 	lsr.w	r3, r0, r6
 8000d78:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d7c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d80:	4323      	orrs	r3, r4
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	fa1f fc87 	uxth.w	ip, r7
 8000d8a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d8e:	0c1c      	lsrs	r4, r3, #16
 8000d90:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d94:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d98:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	fa02 f201 	lsl.w	r2, r2, r1
 8000da2:	d909      	bls.n	8000db8 <__udivmoddi4+0x1a0>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000daa:	f080 809c 	bcs.w	8000ee6 <__udivmoddi4+0x2ce>
 8000dae:	45a6      	cmp	lr, r4
 8000db0:	f240 8099 	bls.w	8000ee6 <__udivmoddi4+0x2ce>
 8000db4:	3802      	subs	r0, #2
 8000db6:	443c      	add	r4, r7
 8000db8:	eba4 040e 	sub.w	r4, r4, lr
 8000dbc:	fa1f fe83 	uxth.w	lr, r3
 8000dc0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dc4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dc8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dcc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd0:	45a4      	cmp	ip, r4
 8000dd2:	d908      	bls.n	8000de6 <__udivmoddi4+0x1ce>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dda:	f080 8082 	bcs.w	8000ee2 <__udivmoddi4+0x2ca>
 8000dde:	45a4      	cmp	ip, r4
 8000de0:	d97f      	bls.n	8000ee2 <__udivmoddi4+0x2ca>
 8000de2:	3b02      	subs	r3, #2
 8000de4:	443c      	add	r4, r7
 8000de6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dea:	eba4 040c 	sub.w	r4, r4, ip
 8000dee:	fba0 ec02 	umull	lr, ip, r0, r2
 8000df2:	4564      	cmp	r4, ip
 8000df4:	4673      	mov	r3, lr
 8000df6:	46e1      	mov	r9, ip
 8000df8:	d362      	bcc.n	8000ec0 <__udivmoddi4+0x2a8>
 8000dfa:	d05f      	beq.n	8000ebc <__udivmoddi4+0x2a4>
 8000dfc:	b15d      	cbz	r5, 8000e16 <__udivmoddi4+0x1fe>
 8000dfe:	ebb8 0203 	subs.w	r2, r8, r3
 8000e02:	eb64 0409 	sbc.w	r4, r4, r9
 8000e06:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e0e:	431e      	orrs	r6, r3
 8000e10:	40cc      	lsrs	r4, r1
 8000e12:	e9c5 6400 	strd	r6, r4, [r5]
 8000e16:	2100      	movs	r1, #0
 8000e18:	e74f      	b.n	8000cba <__udivmoddi4+0xa2>
 8000e1a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e1e:	0c01      	lsrs	r1, r0, #16
 8000e20:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e24:	b280      	uxth	r0, r0
 8000e26:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e2a:	463b      	mov	r3, r7
 8000e2c:	4638      	mov	r0, r7
 8000e2e:	463c      	mov	r4, r7
 8000e30:	46b8      	mov	r8, r7
 8000e32:	46be      	mov	lr, r7
 8000e34:	2620      	movs	r6, #32
 8000e36:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e3a:	eba2 0208 	sub.w	r2, r2, r8
 8000e3e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e42:	e766      	b.n	8000d12 <__udivmoddi4+0xfa>
 8000e44:	4601      	mov	r1, r0
 8000e46:	e718      	b.n	8000c7a <__udivmoddi4+0x62>
 8000e48:	4610      	mov	r0, r2
 8000e4a:	e72c      	b.n	8000ca6 <__udivmoddi4+0x8e>
 8000e4c:	f1c6 0220 	rsb	r2, r6, #32
 8000e50:	fa2e f302 	lsr.w	r3, lr, r2
 8000e54:	40b7      	lsls	r7, r6
 8000e56:	40b1      	lsls	r1, r6
 8000e58:	fa20 f202 	lsr.w	r2, r0, r2
 8000e5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e60:	430a      	orrs	r2, r1
 8000e62:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e66:	b2bc      	uxth	r4, r7
 8000e68:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e6c:	0c11      	lsrs	r1, r2, #16
 8000e6e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e72:	fb08 f904 	mul.w	r9, r8, r4
 8000e76:	40b0      	lsls	r0, r6
 8000e78:	4589      	cmp	r9, r1
 8000e7a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e7e:	b280      	uxth	r0, r0
 8000e80:	d93e      	bls.n	8000f00 <__udivmoddi4+0x2e8>
 8000e82:	1879      	adds	r1, r7, r1
 8000e84:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e88:	d201      	bcs.n	8000e8e <__udivmoddi4+0x276>
 8000e8a:	4589      	cmp	r9, r1
 8000e8c:	d81f      	bhi.n	8000ece <__udivmoddi4+0x2b6>
 8000e8e:	eba1 0109 	sub.w	r1, r1, r9
 8000e92:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e96:	fb09 f804 	mul.w	r8, r9, r4
 8000e9a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e9e:	b292      	uxth	r2, r2
 8000ea0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ea4:	4542      	cmp	r2, r8
 8000ea6:	d229      	bcs.n	8000efc <__udivmoddi4+0x2e4>
 8000ea8:	18ba      	adds	r2, r7, r2
 8000eaa:	f109 31ff 	add.w	r1, r9, #4294967295
 8000eae:	d2c4      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb0:	4542      	cmp	r2, r8
 8000eb2:	d2c2      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb4:	f1a9 0102 	sub.w	r1, r9, #2
 8000eb8:	443a      	add	r2, r7
 8000eba:	e7be      	b.n	8000e3a <__udivmoddi4+0x222>
 8000ebc:	45f0      	cmp	r8, lr
 8000ebe:	d29d      	bcs.n	8000dfc <__udivmoddi4+0x1e4>
 8000ec0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ec4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ec8:	3801      	subs	r0, #1
 8000eca:	46e1      	mov	r9, ip
 8000ecc:	e796      	b.n	8000dfc <__udivmoddi4+0x1e4>
 8000ece:	eba7 0909 	sub.w	r9, r7, r9
 8000ed2:	4449      	add	r1, r9
 8000ed4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ed8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000edc:	fb09 f804 	mul.w	r8, r9, r4
 8000ee0:	e7db      	b.n	8000e9a <__udivmoddi4+0x282>
 8000ee2:	4673      	mov	r3, lr
 8000ee4:	e77f      	b.n	8000de6 <__udivmoddi4+0x1ce>
 8000ee6:	4650      	mov	r0, sl
 8000ee8:	e766      	b.n	8000db8 <__udivmoddi4+0x1a0>
 8000eea:	4608      	mov	r0, r1
 8000eec:	e6fd      	b.n	8000cea <__udivmoddi4+0xd2>
 8000eee:	443b      	add	r3, r7
 8000ef0:	3a02      	subs	r2, #2
 8000ef2:	e733      	b.n	8000d5c <__udivmoddi4+0x144>
 8000ef4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ef8:	443b      	add	r3, r7
 8000efa:	e71c      	b.n	8000d36 <__udivmoddi4+0x11e>
 8000efc:	4649      	mov	r1, r9
 8000efe:	e79c      	b.n	8000e3a <__udivmoddi4+0x222>
 8000f00:	eba1 0109 	sub.w	r1, r1, r9
 8000f04:	46c4      	mov	ip, r8
 8000f06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f0a:	fb09 f804 	mul.w	r8, r9, r4
 8000f0e:	e7c4      	b.n	8000e9a <__udivmoddi4+0x282>

08000f10 <__aeabi_idiv0>:
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop

08000f14 <bno055_reset>:
 *      Author: User
 */
#include "gyro.h"
extern IMU_Handle_t imu_handle;

void bno055_reset(IMU_Handle_t *imu_handle) {
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b082      	sub	sp, #8
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
	bno055_writeData(&(imu_handle->i2c_connect), BNO055_SYS_TRIGGER, BNO055_RESET_SYSTEM);
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	2220      	movs	r2, #32
 8000f20:	213f      	movs	r1, #63	@ 0x3f
 8000f22:	4618      	mov	r0, r3
 8000f24:	f000 f8ea 	bl	80010fc <bno055_writeData>
	HAL_Delay(700);
 8000f28:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 8000f2c:	f001 fbf8 	bl	8002720 <HAL_Delay>
}
 8000f30:	bf00      	nop
 8000f32:	3708      	adds	r7, #8
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bd80      	pop	{r7, pc}

08000f38 <bno055_init>:

void bno055_init(IMU_Handle_t *imu_handle){
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b086      	sub	sp, #24
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]

	//Set activation PIN to high
	GPIO_TypeDef* activation_port 	= imu_handle->activation_pin.GPIOx;
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	689b      	ldr	r3, [r3, #8]
 8000f44:	617b      	str	r3, [r7, #20]
	uint32_t activation_pin 		= imu_handle->activation_pin.GPIO_Pin;
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	68db      	ldr	r3, [r3, #12]
 8000f4a:	613b      	str	r3, [r7, #16]
	HAL_GPIO_WritePin(activation_port, activation_pin, GPIO_PIN_SET);
 8000f4c:	693b      	ldr	r3, [r7, #16]
 8000f4e:	b29b      	uxth	r3, r3
 8000f50:	2201      	movs	r2, #1
 8000f52:	4619      	mov	r1, r3
 8000f54:	6978      	ldr	r0, [r7, #20]
 8000f56:	f001 fec5 	bl	8002ce4 <HAL_GPIO_WritePin>

	//Reset in the beginning
	bno055_reset(imu_handle);
 8000f5a:	6878      	ldr	r0, [r7, #4]
 8000f5c:	f7ff ffda 	bl	8000f14 <bno055_reset>
	HAL_Delay(700);
 8000f60:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 8000f64:	f001 fbdc 	bl	8002720 <HAL_Delay>

	//Set register page to 0
	bno055_writeData(&imu_handle->i2c_connect, BNO055_PAGE_ID, 0x00);
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	2107      	movs	r1, #7
 8000f6e:	4618      	mov	r0, r3
 8000f70:	f000 f8c4 	bl	80010fc <bno055_writeData>
	HAL_Delay(10);
 8000f74:	200a      	movs	r0, #10
 8000f76:	f001 fbd3 	bl	8002720 <HAL_Delay>

	//Write PWR_MODE normal
	bno055_writeData(&imu_handle->i2c_connect, BNO055_PWR_MODE, 0x00);
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	213e      	movs	r1, #62	@ 0x3e
 8000f80:	4618      	mov	r0, r3
 8000f82:	f000 f8bb 	bl	80010fc <bno055_writeData>
	HAL_Delay(10);
 8000f86:	200a      	movs	r0, #10
 8000f88:	f001 fbca 	bl	8002720 <HAL_Delay>

	//Dont know what it means ..
	bno055_writeData(&(imu_handle->i2c_connect), BNO055_SYS_TRIGGER, 0x0);
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	2200      	movs	r2, #0
 8000f90:	213f      	movs	r1, #63	@ 0x3f
 8000f92:	4618      	mov	r0, r3
 8000f94:	f000 f8b2 	bl	80010fc <bno055_writeData>
	bno055_setOperationMode(imu_handle, BNO055_OPERATION_MODE_CONFIG);
 8000f98:	2100      	movs	r1, #0
 8000f9a:	6878      	ldr	r0, [r7, #4]
 8000f9c:	f000 f862 	bl	8001064 <bno055_setOperationMode>

	HAL_Delay(20);
 8000fa0:	2014      	movs	r0, #20
 8000fa2:	f001 fbbd 	bl	8002720 <HAL_Delay>


	//Set temperature and euler unit
	uint8_t unit_sel_value = 0x00;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	73fb      	strb	r3, [r7, #15]
	uint8_t eulerEinheit = imu_handle->imu_config.eulerUnit;
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	7c5b      	ldrb	r3, [r3, #17]
 8000fae:	73bb      	strb	r3, [r7, #14]
	uint8_t tempEinheit = imu_handle->imu_config.tempUnit;
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	7c9b      	ldrb	r3, [r3, #18]
 8000fb4:	737b      	strb	r3, [r7, #13]
	unit_sel_value = (tempEinheit << 4) | (eulerEinheit << 2);
 8000fb6:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8000fba:	011b      	lsls	r3, r3, #4
 8000fbc:	b25a      	sxtb	r2, r3
 8000fbe:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000fc2:	009b      	lsls	r3, r3, #2
 8000fc4:	b25b      	sxtb	r3, r3
 8000fc6:	4313      	orrs	r3, r2
 8000fc8:	b25b      	sxtb	r3, r3
 8000fca:	73fb      	strb	r3, [r7, #15]

	bno055_writeData(&(imu_handle->i2c_connect), BNO055_UNIT_SEL, unit_sel_value);
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	7bfa      	ldrb	r2, [r7, #15]
 8000fd0:	213b      	movs	r1, #59	@ 0x3b
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	f000 f892 	bl	80010fc <bno055_writeData>
	HAL_Delay(20);
 8000fd8:	2014      	movs	r0, #20
 8000fda:	f001 fba1 	bl	8002720 <HAL_Delay>

	//Set temperature source
	bno055_writeData(&(imu_handle->i2c_connect), BNO055_TEMP_SOURCE, TEMP_SOURCE_GYRO);
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	2201      	movs	r2, #1
 8000fe2:	2140      	movs	r1, #64	@ 0x40
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	f000 f889 	bl	80010fc <bno055_writeData>
	HAL_Delay(20);
 8000fea:	2014      	movs	r0, #20
 8000fec:	f001 fb98 	bl	8002720 <HAL_Delay>

	//Set operation mode
	bno055_setOperationMode(imu_handle, imu_handle->imu_config.mode);
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	7c1b      	ldrb	r3, [r3, #16]
 8000ff4:	4619      	mov	r1, r3
 8000ff6:	6878      	ldr	r0, [r7, #4]
 8000ff8:	f000 f834 	bl	8001064 <bno055_setOperationMode>
	HAL_Delay(50);
 8000ffc:	2032      	movs	r0, #50	@ 0x32
 8000ffe:	f001 fb8f 	bl	8002720 <HAL_Delay>

	// Verify mode switch
	uint8_t mode = bno055_getOperationMode(imu_handle);
 8001002:	6878      	ldr	r0, [r7, #4]
 8001004:	f000 f81c 	bl	8001040 <bno055_getOperationMode>
 8001008:	4603      	mov	r3, r0
 800100a:	733b      	strb	r3, [r7, #12]
	sprintf(message, "Current mode: 0x%02X\r\n", mode);
 800100c:	7b3b      	ldrb	r3, [r7, #12]
 800100e:	461a      	mov	r2, r3
 8001010:	4908      	ldr	r1, [pc, #32]	@ (8001034 <bno055_init+0xfc>)
 8001012:	4809      	ldr	r0, [pc, #36]	@ (8001038 <bno055_init+0x100>)
 8001014:	f005 fd30 	bl	8006a78 <siprintf>
	HAL_UART_Transmit(&huart2, message, strlen(message), 100);
 8001018:	4807      	ldr	r0, [pc, #28]	@ (8001038 <bno055_init+0x100>)
 800101a:	f7ff f949 	bl	80002b0 <strlen>
 800101e:	4603      	mov	r3, r0
 8001020:	b29a      	uxth	r2, r3
 8001022:	2364      	movs	r3, #100	@ 0x64
 8001024:	4904      	ldr	r1, [pc, #16]	@ (8001038 <bno055_init+0x100>)
 8001026:	4805      	ldr	r0, [pc, #20]	@ (800103c <bno055_init+0x104>)
 8001028:	f004 fc52 	bl	80058d0 <HAL_UART_Transmit>
}
 800102c:	bf00      	nop
 800102e:	3718      	adds	r7, #24
 8001030:	46bd      	mov	sp, r7
 8001032:	bd80      	pop	{r7, pc}
 8001034:	08008cf8 	.word	0x08008cf8
 8001038:	2000042c 	.word	0x2000042c
 800103c:	200003b0 	.word	0x200003b0

08001040 <bno055_getOperationMode>:
	bno055_reset(imu_handle);

	HAL_GPIO_WritePin(imu_handle->activation_pin.GPIOx, imu_handle->activation_pin.GPIO_Pin, GPIO_PIN_RESET);
}

uint8_t bno055_getOperationMode(IMU_Handle_t *imu_handle){
 8001040:	b580      	push	{r7, lr}
 8001042:	b084      	sub	sp, #16
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
	uint8_t data = 0;
 8001048:	2300      	movs	r3, #0
 800104a:	73fb      	strb	r3, [r7, #15]
	bno055_readData(&(imu_handle->i2c_connect), BNO055_OPR_MODE, &data, 1);
 800104c:	6878      	ldr	r0, [r7, #4]
 800104e:	f107 020f 	add.w	r2, r7, #15
 8001052:	2301      	movs	r3, #1
 8001054:	213d      	movs	r1, #61	@ 0x3d
 8001056:	f000 f871 	bl	800113c <bno055_readData>
	return  data;
 800105a:	7bfb      	ldrb	r3, [r7, #15]
}
 800105c:	4618      	mov	r0, r3
 800105e:	3710      	adds	r7, #16
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}

08001064 <bno055_setOperationMode>:

void bno055_setOperationMode(IMU_Handle_t *imu_handle, uint8_t mode){
 8001064:	b580      	push	{r7, lr}
 8001066:	b082      	sub	sp, #8
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
 800106c:	460b      	mov	r3, r1
 800106e:	70fb      	strb	r3, [r7, #3]
	bno055_writeData(&(imu_handle->i2c_connect), BNO055_OPR_MODE, mode);
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	78fa      	ldrb	r2, [r7, #3]
 8001074:	213d      	movs	r1, #61	@ 0x3d
 8001076:	4618      	mov	r0, r3
 8001078:	f000 f840 	bl	80010fc <bno055_writeData>
	HAL_Delay(20);
 800107c:	2014      	movs	r0, #20
 800107e:	f001 fb4f 	bl	8002720 <HAL_Delay>
}
 8001082:	bf00      	nop
 8001084:	3708      	adds	r7, #8
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
	...

0800108c <bno055_getHeading>:

float bno055_getHeading(IMU_Handle_t *imu_handle) {
 800108c:	b580      	push	{r7, lr}
 800108e:	b084      	sub	sp, #16
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
    uint8_t data[2] = {0, 0};
 8001094:	2300      	movs	r3, #0
 8001096:	81bb      	strh	r3, [r7, #12]
    int16_t raw_heading = 0;
 8001098:	2300      	movs	r3, #0
 800109a:	81fb      	strh	r3, [r7, #14]

    bno055_readData(&imu_handle->i2c_connect, BNO055_EUL_HEADING_LSB, data, 2);
 800109c:	6878      	ldr	r0, [r7, #4]
 800109e:	f107 020c 	add.w	r2, r7, #12
 80010a2:	2302      	movs	r3, #2
 80010a4:	211a      	movs	r1, #26
 80010a6:	f000 f849 	bl	800113c <bno055_readData>

    raw_heading = (int16_t)((data[1] << 8) | data[0]);
 80010aa:	7b7b      	ldrb	r3, [r7, #13]
 80010ac:	b21b      	sxth	r3, r3
 80010ae:	021b      	lsls	r3, r3, #8
 80010b0:	b21a      	sxth	r2, r3
 80010b2:	7b3b      	ldrb	r3, [r7, #12]
 80010b4:	b21b      	sxth	r3, r3
 80010b6:	4313      	orrs	r3, r2
 80010b8:	81fb      	strh	r3, [r7, #14]

    if(imu_handle->imu_config.eulerUnit == EULER_UNIT_DEGREES) {
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	7c5b      	ldrb	r3, [r3, #17]
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d10a      	bne.n	80010d8 <bno055_getHeading+0x4c>
        return raw_heading / 16.0f;  // 1 = 16 LSB
 80010c2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80010c6:	ee07 3a90 	vmov	s15, r3
 80010ca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010ce:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 80010d2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010d6:	e009      	b.n	80010ec <bno055_getHeading+0x60>
    } else {
        return raw_heading / 900.0f; // 1 rad = 900 LSB
 80010d8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80010dc:	ee07 3a90 	vmov	s15, r3
 80010e0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010e4:	eddf 6a04 	vldr	s13, [pc, #16]	@ 80010f8 <bno055_getHeading+0x6c>
 80010e8:	eec7 7a26 	vdiv.f32	s15, s14, s13
    }
}
 80010ec:	eeb0 0a67 	vmov.f32	s0, s15
 80010f0:	3710      	adds	r7, #16
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	44610000 	.word	0x44610000

080010fc <bno055_writeData>:
	uint8_t cal = 0;
	bno055_readData(&(imu_handle->i2c_connect), BNO055_CALIB_STAT, &cal, 1);
	return cal;
}

HAL_StatusTypeDef bno055_writeData(I2C_Handle_t *i2c_handle, uint8_t reg, uint8_t data) {
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b086      	sub	sp, #24
 8001100:	af02      	add	r7, sp, #8
 8001102:	6078      	str	r0, [r7, #4]
 8001104:	460b      	mov	r3, r1
 8001106:	70fb      	strb	r3, [r7, #3]
 8001108:	4613      	mov	r3, r2
 800110a:	70bb      	strb	r3, [r7, #2]
	uint8_t txdata[2] = {reg, data};
 800110c:	78fb      	ldrb	r3, [r7, #3]
 800110e:	733b      	strb	r3, [r7, #12]
 8001110:	78bb      	ldrb	r3, [r7, #2]
 8001112:	737b      	strb	r3, [r7, #13]
	uint8_t status;
	status = HAL_I2C_Master_Transmit(i2c_handle->i2c_handle, i2c_handle->i2c_address << 1, txdata, sizeof(txdata), 10);
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	6818      	ldr	r0, [r3, #0]
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	791b      	ldrb	r3, [r3, #4]
 800111c:	005b      	lsls	r3, r3, #1
 800111e:	b299      	uxth	r1, r3
 8001120:	f107 020c 	add.w	r2, r7, #12
 8001124:	230a      	movs	r3, #10
 8001126:	9300      	str	r3, [sp, #0]
 8001128:	2302      	movs	r3, #2
 800112a:	f001 ff5d 	bl	8002fe8 <HAL_I2C_Master_Transmit>
 800112e:	4603      	mov	r3, r0
 8001130:	73fb      	strb	r3, [r7, #15]
	return status;
 8001132:	7bfb      	ldrb	r3, [r7, #15]
}
 8001134:	4618      	mov	r0, r3
 8001136:	3710      	adds	r7, #16
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}

0800113c <bno055_readData>:

HAL_StatusTypeDef bno055_readData(I2C_Handle_t *i2c_handle, uint8_t reg, uint8_t *data, uint8_t len) {
 800113c:	b580      	push	{r7, lr}
 800113e:	b088      	sub	sp, #32
 8001140:	af02      	add	r7, sp, #8
 8001142:	60f8      	str	r0, [r7, #12]
 8001144:	607a      	str	r2, [r7, #4]
 8001146:	461a      	mov	r2, r3
 8001148:	460b      	mov	r3, r1
 800114a:	72fb      	strb	r3, [r7, #11]
 800114c:	4613      	mov	r3, r2
 800114e:	72bb      	strb	r3, [r7, #10]
	uint8_t status;
	status = HAL_I2C_Master_Transmit(i2c_handle->i2c_handle, i2c_handle->i2c_address << 1, &reg, 1, 100);
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	6818      	ldr	r0, [r3, #0]
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	791b      	ldrb	r3, [r3, #4]
 8001158:	005b      	lsls	r3, r3, #1
 800115a:	b299      	uxth	r1, r3
 800115c:	f107 020b 	add.w	r2, r7, #11
 8001160:	2364      	movs	r3, #100	@ 0x64
 8001162:	9300      	str	r3, [sp, #0]
 8001164:	2301      	movs	r3, #1
 8001166:	f001 ff3f 	bl	8002fe8 <HAL_I2C_Master_Transmit>
 800116a:	4603      	mov	r3, r0
 800116c:	75fb      	strb	r3, [r7, #23]
	if (status == HAL_OK){
 800116e:	7dfb      	ldrb	r3, [r7, #23]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d10e      	bne.n	8001192 <bno055_readData+0x56>
		status = HAL_I2C_Master_Receive(i2c_handle->i2c_handle, i2c_handle->i2c_address << 1, data, len, 100);
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	6818      	ldr	r0, [r3, #0]
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	791b      	ldrb	r3, [r3, #4]
 800117c:	005b      	lsls	r3, r3, #1
 800117e:	b299      	uxth	r1, r3
 8001180:	7abb      	ldrb	r3, [r7, #10]
 8001182:	b29b      	uxth	r3, r3
 8001184:	2264      	movs	r2, #100	@ 0x64
 8001186:	9200      	str	r2, [sp, #0]
 8001188:	687a      	ldr	r2, [r7, #4]
 800118a:	f002 f82b 	bl	80031e4 <HAL_I2C_Master_Receive>
 800118e:	4603      	mov	r3, r0
 8001190:	75fb      	strb	r3, [r7, #23]
	}
	return status;
 8001192:	7dfb      	ldrb	r3, [r7, #23]
}
 8001194:	4618      	mov	r0, r3
 8001196:	3718      	adds	r7, #24
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}

0800119c <IMU_GetYaw>:

float IMU_GetYaw(){
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
	return bno055_getHeading(&imu_handle);
 80011a0:	4803      	ldr	r0, [pc, #12]	@ (80011b0 <IMU_GetYaw+0x14>)
 80011a2:	f7ff ff73 	bl	800108c <bno055_getHeading>
 80011a6:	eef0 7a40 	vmov.f32	s15, s0
}
 80011aa:	eeb0 0a67 	vmov.f32	s0, s15
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	20000418 	.word	0x20000418

080011b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b084      	sub	sp, #16
 80011b8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011ba:	f001 fa3f 	bl	800263c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011be:	f000 f929 	bl	8001414 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011c2:	f000 fb2b 	bl	800181c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80011c6:	f000 faff 	bl	80017c8 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80011ca:	f000 f98f 	bl	80014ec <MX_I2C1_Init>
  MX_TIM2_Init();
 80011ce:	f000 f9bb 	bl	8001548 <MX_TIM2_Init>
  MX_TIM3_Init();
 80011d2:	f000 fa11 	bl	80015f8 <MX_TIM3_Init>
  MX_TIM10_Init();
 80011d6:	f000 fad3 	bl	8001780 <MX_TIM10_Init>
  MX_TIM6_Init();
 80011da:	f000 fa65 	bl	80016a8 <MX_TIM6_Init>
  MX_TIM7_Init();
 80011de:	f000 fa99 	bl	8001714 <MX_TIM7_Init>
	 *  I2C_Handle_t i2c_connect 		-	For establishing BNO055 board connection
	 *  GPIO_Handle_t activation_pin	-	Activation Pin sets the BNO055 sensor active
	 *  IMU_Config_t imu_config		-	The configuration for setting BNO055 to IMU mode
	 *
	 * */
	imuInit(&imu_handle);
 80011e2:	4879      	ldr	r0, [pc, #484]	@ (80013c8 <main+0x214>)
 80011e4:	f000 fed4 	bl	8001f90 <imuInit>
	 * _______________
	 *
	 * As far as I have understood calibrat
	 *
	 * */
	uint8_t cal_status = 0;
 80011e8:	2300      	movs	r3, #0
 80011ea:	73fb      	strb	r3, [r7, #15]
	uint8_t cal_attempts = 0;
 80011ec:	2300      	movs	r3, #0
 80011ee:	73bb      	strb	r3, [r7, #14]


	//Buggy configuration
	AutoConf(&buggy);
 80011f0:	4876      	ldr	r0, [pc, #472]	@ (80013cc <main+0x218>)
 80011f2:	f000 fd8b 	bl	8001d0c <AutoConf>
	Brake(&buggy);
 80011f6:	4875      	ldr	r0, [pc, #468]	@ (80013cc <main+0x218>)
 80011f8:	f000 fd3d 	bl	8001c76 <Brake>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2); // PA3
 80011fc:	2104      	movs	r1, #4
 80011fe:	4874      	ldr	r0, [pc, #464]	@ (80013d0 <main+0x21c>)
 8001200:	f003 fd5e 	bl	8004cc0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2); // PA7
 8001204:	2104      	movs	r1, #4
 8001206:	4873      	ldr	r0, [pc, #460]	@ (80013d4 <main+0x220>)
 8001208:	f003 fd5a 	bl	8004cc0 <HAL_TIM_PWM_Start>

	//BNO055 Initialization
	bno055_init(&imu_handle);
 800120c:	486e      	ldr	r0, [pc, #440]	@ (80013c8 <main+0x214>)
 800120e:	f7ff fe93 	bl	8000f38 <bno055_init>

	uint8_t chip_id = 0;
 8001212:	2300      	movs	r3, #0
 8001214:	71fb      	strb	r3, [r7, #7]
	bno055_readData(&imu_handle.i2c_connect, BNO055_CHIP_ID_REG, &chip_id, 1);
 8001216:	1dfa      	adds	r2, r7, #7
 8001218:	2301      	movs	r3, #1
 800121a:	2100      	movs	r1, #0
 800121c:	486a      	ldr	r0, [pc, #424]	@ (80013c8 <main+0x214>)
 800121e:	f7ff ff8d 	bl	800113c <bno055_readData>
	if(chip_id != BNO055_CHIP_ID_VAL) {
 8001222:	79fb      	ldrb	r3, [r7, #7]
 8001224:	2ba0      	cmp	r3, #160	@ 0xa0
 8001226:	d012      	beq.n	800124e <main+0x9a>
		sprintf(message, "BNO055 not found! ID: 0x%02X\r\n", chip_id);
 8001228:	79fb      	ldrb	r3, [r7, #7]
 800122a:	461a      	mov	r2, r3
 800122c:	496a      	ldr	r1, [pc, #424]	@ (80013d8 <main+0x224>)
 800122e:	486b      	ldr	r0, [pc, #428]	@ (80013dc <main+0x228>)
 8001230:	f005 fc22 	bl	8006a78 <siprintf>
		HAL_UART_Transmit(&huart2, message, strlen(message), 100);
 8001234:	4869      	ldr	r0, [pc, #420]	@ (80013dc <main+0x228>)
 8001236:	f7ff f83b 	bl	80002b0 <strlen>
 800123a:	4603      	mov	r3, r0
 800123c:	b29a      	uxth	r2, r3
 800123e:	2364      	movs	r3, #100	@ 0x64
 8001240:	4966      	ldr	r1, [pc, #408]	@ (80013dc <main+0x228>)
 8001242:	4867      	ldr	r0, [pc, #412]	@ (80013e0 <main+0x22c>)
 8001244:	f004 fb44 	bl	80058d0 <HAL_UART_Transmit>
		Error_Handler();
 8001248:	f000 fba6 	bl	8001998 <Error_Handler>
 800124c:	e00d      	b.n	800126a <main+0xb6>
	} else {
		sprintf(message, "BNO055 detected! ID: 0xA0\r\n");
 800124e:	4965      	ldr	r1, [pc, #404]	@ (80013e4 <main+0x230>)
 8001250:	4862      	ldr	r0, [pc, #392]	@ (80013dc <main+0x228>)
 8001252:	f005 fc11 	bl	8006a78 <siprintf>
		HAL_UART_Transmit(&huart2, message, strlen(message), 100);
 8001256:	4861      	ldr	r0, [pc, #388]	@ (80013dc <main+0x228>)
 8001258:	f7ff f82a 	bl	80002b0 <strlen>
 800125c:	4603      	mov	r3, r0
 800125e:	b29a      	uxth	r2, r3
 8001260:	2364      	movs	r3, #100	@ 0x64
 8001262:	495e      	ldr	r1, [pc, #376]	@ (80013dc <main+0x228>)
 8001264:	485e      	ldr	r0, [pc, #376]	@ (80013e0 <main+0x22c>)
 8001266:	f004 fb33 	bl	80058d0 <HAL_UART_Transmit>
	sprintf(message, "Calibrated");
	HAL_UART_Transmit(&huart2, message, strlen(message), 100);
	*/

	//DELAY BEFORE AUTO INIT
	HAL_Delay(10000);
 800126a:	f242 7010 	movw	r0, #10000	@ 0x2710
 800126e:	f001 fa57 	bl	8002720 <HAL_Delay>

	//Buggy initialization
	AutoInit(&buggy);
 8001272:	4856      	ldr	r0, [pc, #344]	@ (80013cc <main+0x218>)
 8001274:	f000 fd6a 	bl	8001d4c <AutoInit>

	//Print initial yaw offset which is actually supposed to be 0
	sprintf(message, "init yaw offset: %.1f", yaw_offset);
 8001278:	4b5b      	ldr	r3, [pc, #364]	@ (80013e8 <main+0x234>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	4618      	mov	r0, r3
 800127e:	f7ff f983 	bl	8000588 <__aeabi_f2d>
 8001282:	4602      	mov	r2, r0
 8001284:	460b      	mov	r3, r1
 8001286:	4959      	ldr	r1, [pc, #356]	@ (80013ec <main+0x238>)
 8001288:	4854      	ldr	r0, [pc, #336]	@ (80013dc <main+0x228>)
 800128a:	f005 fbf5 	bl	8006a78 <siprintf>
	HAL_UART_Transmit(&huart2, message, sizeof(message), 100);
 800128e:	2364      	movs	r3, #100	@ 0x64
 8001290:	223c      	movs	r2, #60	@ 0x3c
 8001292:	4952      	ldr	r1, [pc, #328]	@ (80013dc <main+0x228>)
 8001294:	4852      	ldr	r0, [pc, #328]	@ (80013e0 <main+0x22c>)
 8001296:	f004 fb1b 	bl	80058d0 <HAL_UART_Transmit>
	HAL_Delay(1000);
 800129a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800129e:	f001 fa3f 	bl	8002720 <HAL_Delay>

	//Initialize Ultrasonic Trigger Pin to LOW and release buggy
	HAL_GPIO_WritePin(Trigger_GPIO_Port, Trigger_Pin, GPIO_PIN_RESET);
 80012a2:	2200      	movs	r2, #0
 80012a4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80012a8:	4851      	ldr	r0, [pc, #324]	@ (80013f0 <main+0x23c>)
 80012aa:	f001 fd1b 	bl	8002ce4 <HAL_GPIO_WritePin>
	Release(&buggy);
 80012ae:	4847      	ldr	r0, [pc, #284]	@ (80013cc <main+0x218>)
 80012b0:	f000 fced 	bl	8001c8e <Release>

	HAL_TIM_Base_Start_IT(&htim7);	//uncomment !
 80012b4:	484f      	ldr	r0, [pc, #316]	@ (80013f4 <main+0x240>)
 80012b6:	f003 fc15 	bl	8004ae4 <HAL_TIM_Base_Start_IT>
		//DriveRectangle();

		/*
		 * P6.3	-	Maneuver state machine
		*/
		switch (state) {
 80012ba:	4b4f      	ldr	r3, [pc, #316]	@ (80013f8 <main+0x244>)
 80012bc:	781b      	ldrb	r3, [r3, #0]
 80012be:	b2db      	uxtb	r3, r3
 80012c0:	3b01      	subs	r3, #1
 80012c2:	2b04      	cmp	r3, #4
 80012c4:	d8f9      	bhi.n	80012ba <main+0x106>
 80012c6:	a201      	add	r2, pc, #4	@ (adr r2, 80012cc <main+0x118>)
 80012c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012cc:	080012e1 	.word	0x080012e1
 80012d0:	0800136f 	.word	0x0800136f
 80012d4:	08001301 	.word	0x08001301
 80012d8:	08001301 	.word	0x08001301
 80012dc:	08001319 	.word	0x08001319
		case straight:
			if (htim7.State != HAL_TIM_STATE_BUSY) {
 80012e0:	4b44      	ldr	r3, [pc, #272]	@ (80013f4 <main+0x240>)
 80012e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80012e6:	b2db      	uxtb	r3, r3
 80012e8:	2b02      	cmp	r3, #2
 80012ea:	d002      	beq.n	80012f2 <main+0x13e>
				HAL_TIM_Base_Start_IT(&htim7);
 80012ec:	4841      	ldr	r0, [pc, #260]	@ (80013f4 <main+0x240>)
 80012ee:	f003 fbf9 	bl	8004ae4 <HAL_TIM_Base_Start_IT>
			}
			UpdateDirection(&buggy);
 80012f2:	4836      	ldr	r0, [pc, #216]	@ (80013cc <main+0x218>)
 80012f4:	f000 fbc8 	bl	8001a88 <UpdateDirection>
			HAL_Delay(50);
 80012f8:	2032      	movs	r0, #50	@ 0x32
 80012fa:	f001 fa11 	bl	8002720 <HAL_Delay>
			break;
 80012fe:	e061      	b.n	80013c4 <main+0x210>

		case wait_for_echo_high:
		case wait_for_echo_low:
			if(HAL_GetTick() - trigger_time > 100){
 8001300:	f001 fa02 	bl	8002708 <HAL_GetTick>
 8001304:	4602      	mov	r2, r0
 8001306:	4b3d      	ldr	r3, [pc, #244]	@ (80013fc <main+0x248>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	1ad3      	subs	r3, r2, r3
 800130c:	2b64      	cmp	r3, #100	@ 0x64
 800130e:	d957      	bls.n	80013c0 <main+0x20c>

				state = straight;
 8001310:	4b39      	ldr	r3, [pc, #228]	@ (80013f8 <main+0x244>)
 8001312:	2201      	movs	r2, #1
 8001314:	701a      	strb	r2, [r3, #0]
			}
			break;
 8001316:	e053      	b.n	80013c0 <main+0x20c>

		case measurement_done:
			echo_duration = echo_end - echo_start;
 8001318:	4b39      	ldr	r3, [pc, #228]	@ (8001400 <main+0x24c>)
 800131a:	681a      	ldr	r2, [r3, #0]
 800131c:	4b39      	ldr	r3, [pc, #228]	@ (8001404 <main+0x250>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	1ad3      	subs	r3, r2, r3
 8001322:	4a39      	ldr	r2, [pc, #228]	@ (8001408 <main+0x254>)
 8001324:	6013      	str	r3, [r2, #0]
			float distance = (echo_duration * 0.0343f) / 2.0f;
 8001326:	4b38      	ldr	r3, [pc, #224]	@ (8001408 <main+0x254>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	ee07 3a90 	vmov	s15, r3
 800132e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001332:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800140c <main+0x258>
 8001336:	ee27 7a87 	vmul.f32	s14, s15, s14
 800133a:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800133e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001342:	edc7 7a02 	vstr	s15, [r7, #8]
			if (distance < 30.0f) {
 8001346:	edd7 7a02 	vldr	s15, [r7, #8]
 800134a:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 800134e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001352:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001356:	d506      	bpl.n	8001366 <main+0x1b2>
				Brake(&buggy);
 8001358:	481c      	ldr	r0, [pc, #112]	@ (80013cc <main+0x218>)
 800135a:	f000 fc8c 	bl	8001c76 <Brake>
				state = maneuver;
 800135e:	4b26      	ldr	r3, [pc, #152]	@ (80013f8 <main+0x244>)
 8001360:	2202      	movs	r2, #2
 8001362:	701a      	strb	r2, [r3, #0]
			}
			else { state = straight; }
			break;
 8001364:	e02e      	b.n	80013c4 <main+0x210>
			else { state = straight; }
 8001366:	4b24      	ldr	r3, [pc, #144]	@ (80013f8 <main+0x244>)
 8001368:	2201      	movs	r2, #1
 800136a:	701a      	strb	r2, [r3, #0]
			break;
 800136c:	e02a      	b.n	80013c4 <main+0x210>

		case maneuver:
			TurnRight90();
 800136e:	f000 fd71 	bl	8001e54 <TurnRight90>
			yaw_offset += 90;
 8001372:	4b1d      	ldr	r3, [pc, #116]	@ (80013e8 <main+0x234>)
 8001374:	edd3 7a00 	vldr	s15, [r3]
 8001378:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8001410 <main+0x25c>
 800137c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001380:	4b19      	ldr	r3, [pc, #100]	@ (80013e8 <main+0x234>)
 8001382:	edc3 7a00 	vstr	s15, [r3]
			DriveStraight(3000);
 8001386:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 800138a:	f000 fd3d 	bl	8001e08 <DriveStraight>
			TurnLeft90();
 800138e:	f000 fdb1 	bl	8001ef4 <TurnLeft90>
			yaw_offset -= 90;
 8001392:	4b15      	ldr	r3, [pc, #84]	@ (80013e8 <main+0x234>)
 8001394:	edd3 7a00 	vldr	s15, [r3]
 8001398:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8001410 <main+0x25c>
 800139c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80013a0:	4b11      	ldr	r3, [pc, #68]	@ (80013e8 <main+0x234>)
 80013a2:	edc3 7a00 	vstr	s15, [r3]
			HAL_TIM_Base_Start_IT(&htim7);
 80013a6:	4813      	ldr	r0, [pc, #76]	@ (80013f4 <main+0x240>)
 80013a8:	f003 fb9c 	bl	8004ae4 <HAL_TIM_Base_Start_IT>
			HAL_Delay(100);
 80013ac:	2064      	movs	r0, #100	@ 0x64
 80013ae:	f001 f9b7 	bl	8002720 <HAL_Delay>
			Release(&buggy);
 80013b2:	4806      	ldr	r0, [pc, #24]	@ (80013cc <main+0x218>)
 80013b4:	f000 fc6b 	bl	8001c8e <Release>
			state = straight;
 80013b8:	4b0f      	ldr	r3, [pc, #60]	@ (80013f8 <main+0x244>)
 80013ba:	2201      	movs	r2, #1
 80013bc:	701a      	strb	r2, [r3, #0]
			break;
 80013be:	e001      	b.n	80013c4 <main+0x210>
			break;
 80013c0:	bf00      	nop
 80013c2:	e77a      	b.n	80012ba <main+0x106>
		switch (state) {
 80013c4:	e779      	b.n	80012ba <main+0x106>
 80013c6:	bf00      	nop
 80013c8:	20000418 	.word	0x20000418
 80013cc:	2000040c 	.word	0x2000040c
 80013d0:	20000248 	.word	0x20000248
 80013d4:	20000290 	.word	0x20000290
 80013d8:	08008d10 	.word	0x08008d10
 80013dc:	2000042c 	.word	0x2000042c
 80013e0:	200003b0 	.word	0x200003b0
 80013e4:	08008d30 	.word	0x08008d30
 80013e8:	20000408 	.word	0x20000408
 80013ec:	08008d4c 	.word	0x08008d4c
 80013f0:	40020400 	.word	0x40020400
 80013f4:	20000320 	.word	0x20000320
 80013f8:	20000000 	.word	0x20000000
 80013fc:	20000404 	.word	0x20000404
 8001400:	200003fc 	.word	0x200003fc
 8001404:	200003f8 	.word	0x200003f8
 8001408:	20000400 	.word	0x20000400
 800140c:	3d0c7e28 	.word	0x3d0c7e28
 8001410:	42b40000 	.word	0x42b40000

08001414 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b094      	sub	sp, #80	@ 0x50
 8001418:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800141a:	f107 031c 	add.w	r3, r7, #28
 800141e:	2234      	movs	r2, #52	@ 0x34
 8001420:	2100      	movs	r1, #0
 8001422:	4618      	mov	r0, r3
 8001424:	f005 fb8d 	bl	8006b42 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001428:	f107 0308 	add.w	r3, r7, #8
 800142c:	2200      	movs	r2, #0
 800142e:	601a      	str	r2, [r3, #0]
 8001430:	605a      	str	r2, [r3, #4]
 8001432:	609a      	str	r2, [r3, #8]
 8001434:	60da      	str	r2, [r3, #12]
 8001436:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001438:	2300      	movs	r3, #0
 800143a:	607b      	str	r3, [r7, #4]
 800143c:	4b29      	ldr	r3, [pc, #164]	@ (80014e4 <SystemClock_Config+0xd0>)
 800143e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001440:	4a28      	ldr	r2, [pc, #160]	@ (80014e4 <SystemClock_Config+0xd0>)
 8001442:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001446:	6413      	str	r3, [r2, #64]	@ 0x40
 8001448:	4b26      	ldr	r3, [pc, #152]	@ (80014e4 <SystemClock_Config+0xd0>)
 800144a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800144c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001450:	607b      	str	r3, [r7, #4]
 8001452:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001454:	2300      	movs	r3, #0
 8001456:	603b      	str	r3, [r7, #0]
 8001458:	4b23      	ldr	r3, [pc, #140]	@ (80014e8 <SystemClock_Config+0xd4>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001460:	4a21      	ldr	r2, [pc, #132]	@ (80014e8 <SystemClock_Config+0xd4>)
 8001462:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001466:	6013      	str	r3, [r2, #0]
 8001468:	4b1f      	ldr	r3, [pc, #124]	@ (80014e8 <SystemClock_Config+0xd4>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001470:	603b      	str	r3, [r7, #0]
 8001472:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001474:	2302      	movs	r3, #2
 8001476:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001478:	2301      	movs	r3, #1
 800147a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800147c:	2310      	movs	r3, #16
 800147e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001480:	2302      	movs	r3, #2
 8001482:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001484:	2300      	movs	r3, #0
 8001486:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001488:	2308      	movs	r3, #8
 800148a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 84;
 800148c:	2354      	movs	r3, #84	@ 0x54
 800148e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001490:	2302      	movs	r3, #2
 8001492:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001494:	2302      	movs	r3, #2
 8001496:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001498:	2302      	movs	r3, #2
 800149a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800149c:	f107 031c 	add.w	r3, r7, #28
 80014a0:	4618      	mov	r0, r3
 80014a2:	f002 ffa1 	bl	80043e8 <HAL_RCC_OscConfig>
 80014a6:	4603      	mov	r3, r0
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d001      	beq.n	80014b0 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80014ac:	f000 fa74 	bl	8001998 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014b0:	230f      	movs	r3, #15
 80014b2:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014b4:	2302      	movs	r3, #2
 80014b6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014b8:	2300      	movs	r3, #0
 80014ba:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80014bc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80014c0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014c2:	2300      	movs	r3, #0
 80014c4:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80014c6:	f107 0308 	add.w	r3, r7, #8
 80014ca:	2102      	movs	r1, #2
 80014cc:	4618      	mov	r0, r3
 80014ce:	f002 fc41 	bl	8003d54 <HAL_RCC_ClockConfig>
 80014d2:	4603      	mov	r3, r0
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d001      	beq.n	80014dc <SystemClock_Config+0xc8>
  {
    Error_Handler();
 80014d8:	f000 fa5e 	bl	8001998 <Error_Handler>
  }
}
 80014dc:	bf00      	nop
 80014de:	3750      	adds	r7, #80	@ 0x50
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}
 80014e4:	40023800 	.word	0x40023800
 80014e8:	40007000 	.word	0x40007000

080014ec <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80014f0:	4b12      	ldr	r3, [pc, #72]	@ (800153c <MX_I2C1_Init+0x50>)
 80014f2:	4a13      	ldr	r2, [pc, #76]	@ (8001540 <MX_I2C1_Init+0x54>)
 80014f4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80014f6:	4b11      	ldr	r3, [pc, #68]	@ (800153c <MX_I2C1_Init+0x50>)
 80014f8:	4a12      	ldr	r2, [pc, #72]	@ (8001544 <MX_I2C1_Init+0x58>)
 80014fa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80014fc:	4b0f      	ldr	r3, [pc, #60]	@ (800153c <MX_I2C1_Init+0x50>)
 80014fe:	2200      	movs	r2, #0
 8001500:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001502:	4b0e      	ldr	r3, [pc, #56]	@ (800153c <MX_I2C1_Init+0x50>)
 8001504:	2200      	movs	r2, #0
 8001506:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001508:	4b0c      	ldr	r3, [pc, #48]	@ (800153c <MX_I2C1_Init+0x50>)
 800150a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800150e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001510:	4b0a      	ldr	r3, [pc, #40]	@ (800153c <MX_I2C1_Init+0x50>)
 8001512:	2200      	movs	r2, #0
 8001514:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001516:	4b09      	ldr	r3, [pc, #36]	@ (800153c <MX_I2C1_Init+0x50>)
 8001518:	2200      	movs	r2, #0
 800151a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800151c:	4b07      	ldr	r3, [pc, #28]	@ (800153c <MX_I2C1_Init+0x50>)
 800151e:	2200      	movs	r2, #0
 8001520:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001522:	4b06      	ldr	r3, [pc, #24]	@ (800153c <MX_I2C1_Init+0x50>)
 8001524:	2200      	movs	r2, #0
 8001526:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001528:	4804      	ldr	r0, [pc, #16]	@ (800153c <MX_I2C1_Init+0x50>)
 800152a:	f001 fc19 	bl	8002d60 <HAL_I2C_Init>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	d001      	beq.n	8001538 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001534:	f000 fa30 	bl	8001998 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001538:	bf00      	nop
 800153a:	bd80      	pop	{r7, pc}
 800153c:	200001f4 	.word	0x200001f4
 8001540:	40005400 	.word	0x40005400
 8001544:	000186a0 	.word	0x000186a0

08001548 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b08a      	sub	sp, #40	@ 0x28
 800154c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800154e:	f107 0320 	add.w	r3, r7, #32
 8001552:	2200      	movs	r2, #0
 8001554:	601a      	str	r2, [r3, #0]
 8001556:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001558:	1d3b      	adds	r3, r7, #4
 800155a:	2200      	movs	r2, #0
 800155c:	601a      	str	r2, [r3, #0]
 800155e:	605a      	str	r2, [r3, #4]
 8001560:	609a      	str	r2, [r3, #8]
 8001562:	60da      	str	r2, [r3, #12]
 8001564:	611a      	str	r2, [r3, #16]
 8001566:	615a      	str	r2, [r3, #20]
 8001568:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800156a:	4b22      	ldr	r3, [pc, #136]	@ (80015f4 <MX_TIM2_Init+0xac>)
 800156c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001570:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 8001572:	4b20      	ldr	r3, [pc, #128]	@ (80015f4 <MX_TIM2_Init+0xac>)
 8001574:	2253      	movs	r2, #83	@ 0x53
 8001576:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001578:	4b1e      	ldr	r3, [pc, #120]	@ (80015f4 <MX_TIM2_Init+0xac>)
 800157a:	2200      	movs	r2, #0
 800157c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 255;
 800157e:	4b1d      	ldr	r3, [pc, #116]	@ (80015f4 <MX_TIM2_Init+0xac>)
 8001580:	22ff      	movs	r2, #255	@ 0xff
 8001582:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001584:	4b1b      	ldr	r3, [pc, #108]	@ (80015f4 <MX_TIM2_Init+0xac>)
 8001586:	2200      	movs	r2, #0
 8001588:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800158a:	4b1a      	ldr	r3, [pc, #104]	@ (80015f4 <MX_TIM2_Init+0xac>)
 800158c:	2200      	movs	r2, #0
 800158e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001590:	4818      	ldr	r0, [pc, #96]	@ (80015f4 <MX_TIM2_Init+0xac>)
 8001592:	f003 fb46 	bl	8004c22 <HAL_TIM_PWM_Init>
 8001596:	4603      	mov	r3, r0
 8001598:	2b00      	cmp	r3, #0
 800159a:	d001      	beq.n	80015a0 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 800159c:	f000 f9fc 	bl	8001998 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015a0:	2300      	movs	r3, #0
 80015a2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015a4:	2300      	movs	r3, #0
 80015a6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80015a8:	f107 0320 	add.w	r3, r7, #32
 80015ac:	4619      	mov	r1, r3
 80015ae:	4811      	ldr	r0, [pc, #68]	@ (80015f4 <MX_TIM2_Init+0xac>)
 80015b0:	f004 f8ae 	bl	8005710 <HAL_TIMEx_MasterConfigSynchronization>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d001      	beq.n	80015be <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 80015ba:	f000 f9ed 	bl	8001998 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015be:	2360      	movs	r3, #96	@ 0x60
 80015c0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 200;
 80015c2:	23c8      	movs	r3, #200	@ 0xc8
 80015c4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015c6:	2300      	movs	r3, #0
 80015c8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015ca:	2300      	movs	r3, #0
 80015cc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80015ce:	1d3b      	adds	r3, r7, #4
 80015d0:	2204      	movs	r2, #4
 80015d2:	4619      	mov	r1, r3
 80015d4:	4807      	ldr	r0, [pc, #28]	@ (80015f4 <MX_TIM2_Init+0xac>)
 80015d6:	f003 fd2b 	bl	8005030 <HAL_TIM_PWM_ConfigChannel>
 80015da:	4603      	mov	r3, r0
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d001      	beq.n	80015e4 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 80015e0:	f000 f9da 	bl	8001998 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80015e4:	4803      	ldr	r0, [pc, #12]	@ (80015f4 <MX_TIM2_Init+0xac>)
 80015e6:	f000 fdf1 	bl	80021cc <HAL_TIM_MspPostInit>

}
 80015ea:	bf00      	nop
 80015ec:	3728      	adds	r7, #40	@ 0x28
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}
 80015f2:	bf00      	nop
 80015f4:	20000248 	.word	0x20000248

080015f8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b08a      	sub	sp, #40	@ 0x28
 80015fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015fe:	f107 0320 	add.w	r3, r7, #32
 8001602:	2200      	movs	r2, #0
 8001604:	601a      	str	r2, [r3, #0]
 8001606:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001608:	1d3b      	adds	r3, r7, #4
 800160a:	2200      	movs	r2, #0
 800160c:	601a      	str	r2, [r3, #0]
 800160e:	605a      	str	r2, [r3, #4]
 8001610:	609a      	str	r2, [r3, #8]
 8001612:	60da      	str	r2, [r3, #12]
 8001614:	611a      	str	r2, [r3, #16]
 8001616:	615a      	str	r2, [r3, #20]
 8001618:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800161a:	4b21      	ldr	r3, [pc, #132]	@ (80016a0 <MX_TIM3_Init+0xa8>)
 800161c:	4a21      	ldr	r2, [pc, #132]	@ (80016a4 <MX_TIM3_Init+0xac>)
 800161e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 83;
 8001620:	4b1f      	ldr	r3, [pc, #124]	@ (80016a0 <MX_TIM3_Init+0xa8>)
 8001622:	2253      	movs	r2, #83	@ 0x53
 8001624:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001626:	4b1e      	ldr	r3, [pc, #120]	@ (80016a0 <MX_TIM3_Init+0xa8>)
 8001628:	2200      	movs	r2, #0
 800162a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 255;
 800162c:	4b1c      	ldr	r3, [pc, #112]	@ (80016a0 <MX_TIM3_Init+0xa8>)
 800162e:	22ff      	movs	r2, #255	@ 0xff
 8001630:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001632:	4b1b      	ldr	r3, [pc, #108]	@ (80016a0 <MX_TIM3_Init+0xa8>)
 8001634:	2200      	movs	r2, #0
 8001636:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001638:	4b19      	ldr	r3, [pc, #100]	@ (80016a0 <MX_TIM3_Init+0xa8>)
 800163a:	2200      	movs	r2, #0
 800163c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800163e:	4818      	ldr	r0, [pc, #96]	@ (80016a0 <MX_TIM3_Init+0xa8>)
 8001640:	f003 faef 	bl	8004c22 <HAL_TIM_PWM_Init>
 8001644:	4603      	mov	r3, r0
 8001646:	2b00      	cmp	r3, #0
 8001648:	d001      	beq.n	800164e <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 800164a:	f000 f9a5 	bl	8001998 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800164e:	2300      	movs	r3, #0
 8001650:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001652:	2300      	movs	r3, #0
 8001654:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001656:	f107 0320 	add.w	r3, r7, #32
 800165a:	4619      	mov	r1, r3
 800165c:	4810      	ldr	r0, [pc, #64]	@ (80016a0 <MX_TIM3_Init+0xa8>)
 800165e:	f004 f857 	bl	8005710 <HAL_TIMEx_MasterConfigSynchronization>
 8001662:	4603      	mov	r3, r0
 8001664:	2b00      	cmp	r3, #0
 8001666:	d001      	beq.n	800166c <MX_TIM3_Init+0x74>
  {
    Error_Handler();
 8001668:	f000 f996 	bl	8001998 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800166c:	2360      	movs	r3, #96	@ 0x60
 800166e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 200;
 8001670:	23c8      	movs	r3, #200	@ 0xc8
 8001672:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001674:	2300      	movs	r3, #0
 8001676:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001678:	2300      	movs	r3, #0
 800167a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800167c:	1d3b      	adds	r3, r7, #4
 800167e:	2204      	movs	r2, #4
 8001680:	4619      	mov	r1, r3
 8001682:	4807      	ldr	r0, [pc, #28]	@ (80016a0 <MX_TIM3_Init+0xa8>)
 8001684:	f003 fcd4 	bl	8005030 <HAL_TIM_PWM_ConfigChannel>
 8001688:	4603      	mov	r3, r0
 800168a:	2b00      	cmp	r3, #0
 800168c:	d001      	beq.n	8001692 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 800168e:	f000 f983 	bl	8001998 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001692:	4803      	ldr	r0, [pc, #12]	@ (80016a0 <MX_TIM3_Init+0xa8>)
 8001694:	f000 fd9a 	bl	80021cc <HAL_TIM_MspPostInit>

}
 8001698:	bf00      	nop
 800169a:	3728      	adds	r7, #40	@ 0x28
 800169c:	46bd      	mov	sp, r7
 800169e:	bd80      	pop	{r7, pc}
 80016a0:	20000290 	.word	0x20000290
 80016a4:	40000400 	.word	0x40000400

080016a8 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b082      	sub	sp, #8
 80016ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016ae:	463b      	mov	r3, r7
 80016b0:	2200      	movs	r2, #0
 80016b2:	601a      	str	r2, [r3, #0]
 80016b4:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80016b6:	4b15      	ldr	r3, [pc, #84]	@ (800170c <MX_TIM6_Init+0x64>)
 80016b8:	4a15      	ldr	r2, [pc, #84]	@ (8001710 <MX_TIM6_Init+0x68>)
 80016ba:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 83;
 80016bc:	4b13      	ldr	r3, [pc, #76]	@ (800170c <MX_TIM6_Init+0x64>)
 80016be:	2253      	movs	r2, #83	@ 0x53
 80016c0:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016c2:	4b12      	ldr	r3, [pc, #72]	@ (800170c <MX_TIM6_Init+0x64>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 80016c8:	4b10      	ldr	r3, [pc, #64]	@ (800170c <MX_TIM6_Init+0x64>)
 80016ca:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80016ce:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016d0:	4b0e      	ldr	r3, [pc, #56]	@ (800170c <MX_TIM6_Init+0x64>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80016d6:	480d      	ldr	r0, [pc, #52]	@ (800170c <MX_TIM6_Init+0x64>)
 80016d8:	f003 f924 	bl	8004924 <HAL_TIM_Base_Init>
 80016dc:	4603      	mov	r3, r0
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d001      	beq.n	80016e6 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80016e2:	f000 f959 	bl	8001998 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016e6:	2300      	movs	r3, #0
 80016e8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016ea:	2300      	movs	r3, #0
 80016ec:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80016ee:	463b      	mov	r3, r7
 80016f0:	4619      	mov	r1, r3
 80016f2:	4806      	ldr	r0, [pc, #24]	@ (800170c <MX_TIM6_Init+0x64>)
 80016f4:	f004 f80c 	bl	8005710 <HAL_TIMEx_MasterConfigSynchronization>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d001      	beq.n	8001702 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80016fe:	f000 f94b 	bl	8001998 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001702:	bf00      	nop
 8001704:	3708      	adds	r7, #8
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	200002d8 	.word	0x200002d8
 8001710:	40001000 	.word	0x40001000

08001714 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b082      	sub	sp, #8
 8001718:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800171a:	463b      	mov	r3, r7
 800171c:	2200      	movs	r2, #0
 800171e:	601a      	str	r2, [r3, #0]
 8001720:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001722:	4b15      	ldr	r3, [pc, #84]	@ (8001778 <MX_TIM7_Init+0x64>)
 8001724:	4a15      	ldr	r2, [pc, #84]	@ (800177c <MX_TIM7_Init+0x68>)
 8001726:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 8399;
 8001728:	4b13      	ldr	r3, [pc, #76]	@ (8001778 <MX_TIM7_Init+0x64>)
 800172a:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 800172e:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001730:	4b11      	ldr	r3, [pc, #68]	@ (8001778 <MX_TIM7_Init+0x64>)
 8001732:	2200      	movs	r2, #0
 8001734:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 999;
 8001736:	4b10      	ldr	r3, [pc, #64]	@ (8001778 <MX_TIM7_Init+0x64>)
 8001738:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800173c:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800173e:	4b0e      	ldr	r3, [pc, #56]	@ (8001778 <MX_TIM7_Init+0x64>)
 8001740:	2200      	movs	r2, #0
 8001742:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001744:	480c      	ldr	r0, [pc, #48]	@ (8001778 <MX_TIM7_Init+0x64>)
 8001746:	f003 f8ed 	bl	8004924 <HAL_TIM_Base_Init>
 800174a:	4603      	mov	r3, r0
 800174c:	2b00      	cmp	r3, #0
 800174e:	d001      	beq.n	8001754 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8001750:	f000 f922 	bl	8001998 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001754:	2300      	movs	r3, #0
 8001756:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001758:	2300      	movs	r3, #0
 800175a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800175c:	463b      	mov	r3, r7
 800175e:	4619      	mov	r1, r3
 8001760:	4805      	ldr	r0, [pc, #20]	@ (8001778 <MX_TIM7_Init+0x64>)
 8001762:	f003 ffd5 	bl	8005710 <HAL_TIMEx_MasterConfigSynchronization>
 8001766:	4603      	mov	r3, r0
 8001768:	2b00      	cmp	r3, #0
 800176a:	d001      	beq.n	8001770 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 800176c:	f000 f914 	bl	8001998 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001770:	bf00      	nop
 8001772:	3708      	adds	r7, #8
 8001774:	46bd      	mov	sp, r7
 8001776:	bd80      	pop	{r7, pc}
 8001778:	20000320 	.word	0x20000320
 800177c:	40001400 	.word	0x40001400

08001780 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8001784:	4b0e      	ldr	r3, [pc, #56]	@ (80017c0 <MX_TIM10_Init+0x40>)
 8001786:	4a0f      	ldr	r2, [pc, #60]	@ (80017c4 <MX_TIM10_Init+0x44>)
 8001788:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 83;
 800178a:	4b0d      	ldr	r3, [pc, #52]	@ (80017c0 <MX_TIM10_Init+0x40>)
 800178c:	2253      	movs	r2, #83	@ 0x53
 800178e:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001790:	4b0b      	ldr	r3, [pc, #44]	@ (80017c0 <MX_TIM10_Init+0x40>)
 8001792:	2200      	movs	r2, #0
 8001794:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 8001796:	4b0a      	ldr	r3, [pc, #40]	@ (80017c0 <MX_TIM10_Init+0x40>)
 8001798:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800179c:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800179e:	4b08      	ldr	r3, [pc, #32]	@ (80017c0 <MX_TIM10_Init+0x40>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017a4:	4b06      	ldr	r3, [pc, #24]	@ (80017c0 <MX_TIM10_Init+0x40>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80017aa:	4805      	ldr	r0, [pc, #20]	@ (80017c0 <MX_TIM10_Init+0x40>)
 80017ac:	f003 f8ba 	bl	8004924 <HAL_TIM_Base_Init>
 80017b0:	4603      	mov	r3, r0
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d001      	beq.n	80017ba <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 80017b6:	f000 f8ef 	bl	8001998 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 80017ba:	bf00      	nop
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	20000368 	.word	0x20000368
 80017c4:	40014400 	.word	0x40014400

080017c8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80017cc:	4b11      	ldr	r3, [pc, #68]	@ (8001814 <MX_USART2_UART_Init+0x4c>)
 80017ce:	4a12      	ldr	r2, [pc, #72]	@ (8001818 <MX_USART2_UART_Init+0x50>)
 80017d0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80017d2:	4b10      	ldr	r3, [pc, #64]	@ (8001814 <MX_USART2_UART_Init+0x4c>)
 80017d4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80017d8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80017da:	4b0e      	ldr	r3, [pc, #56]	@ (8001814 <MX_USART2_UART_Init+0x4c>)
 80017dc:	2200      	movs	r2, #0
 80017de:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80017e0:	4b0c      	ldr	r3, [pc, #48]	@ (8001814 <MX_USART2_UART_Init+0x4c>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80017e6:	4b0b      	ldr	r3, [pc, #44]	@ (8001814 <MX_USART2_UART_Init+0x4c>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80017ec:	4b09      	ldr	r3, [pc, #36]	@ (8001814 <MX_USART2_UART_Init+0x4c>)
 80017ee:	220c      	movs	r2, #12
 80017f0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017f2:	4b08      	ldr	r3, [pc, #32]	@ (8001814 <MX_USART2_UART_Init+0x4c>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80017f8:	4b06      	ldr	r3, [pc, #24]	@ (8001814 <MX_USART2_UART_Init+0x4c>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80017fe:	4805      	ldr	r0, [pc, #20]	@ (8001814 <MX_USART2_UART_Init+0x4c>)
 8001800:	f004 f816 	bl	8005830 <HAL_UART_Init>
 8001804:	4603      	mov	r3, r0
 8001806:	2b00      	cmp	r3, #0
 8001808:	d001      	beq.n	800180e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800180a:	f000 f8c5 	bl	8001998 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800180e:	bf00      	nop
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	200003b0 	.word	0x200003b0
 8001818:	40004400 	.word	0x40004400

0800181c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b08a      	sub	sp, #40	@ 0x28
 8001820:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001822:	f107 0314 	add.w	r3, r7, #20
 8001826:	2200      	movs	r2, #0
 8001828:	601a      	str	r2, [r3, #0]
 800182a:	605a      	str	r2, [r3, #4]
 800182c:	609a      	str	r2, [r3, #8]
 800182e:	60da      	str	r2, [r3, #12]
 8001830:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001832:	2300      	movs	r3, #0
 8001834:	613b      	str	r3, [r7, #16]
 8001836:	4b54      	ldr	r3, [pc, #336]	@ (8001988 <MX_GPIO_Init+0x16c>)
 8001838:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800183a:	4a53      	ldr	r2, [pc, #332]	@ (8001988 <MX_GPIO_Init+0x16c>)
 800183c:	f043 0304 	orr.w	r3, r3, #4
 8001840:	6313      	str	r3, [r2, #48]	@ 0x30
 8001842:	4b51      	ldr	r3, [pc, #324]	@ (8001988 <MX_GPIO_Init+0x16c>)
 8001844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001846:	f003 0304 	and.w	r3, r3, #4
 800184a:	613b      	str	r3, [r7, #16]
 800184c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800184e:	2300      	movs	r3, #0
 8001850:	60fb      	str	r3, [r7, #12]
 8001852:	4b4d      	ldr	r3, [pc, #308]	@ (8001988 <MX_GPIO_Init+0x16c>)
 8001854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001856:	4a4c      	ldr	r2, [pc, #304]	@ (8001988 <MX_GPIO_Init+0x16c>)
 8001858:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800185c:	6313      	str	r3, [r2, #48]	@ 0x30
 800185e:	4b4a      	ldr	r3, [pc, #296]	@ (8001988 <MX_GPIO_Init+0x16c>)
 8001860:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001862:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001866:	60fb      	str	r3, [r7, #12]
 8001868:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800186a:	2300      	movs	r3, #0
 800186c:	60bb      	str	r3, [r7, #8]
 800186e:	4b46      	ldr	r3, [pc, #280]	@ (8001988 <MX_GPIO_Init+0x16c>)
 8001870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001872:	4a45      	ldr	r2, [pc, #276]	@ (8001988 <MX_GPIO_Init+0x16c>)
 8001874:	f043 0301 	orr.w	r3, r3, #1
 8001878:	6313      	str	r3, [r2, #48]	@ 0x30
 800187a:	4b43      	ldr	r3, [pc, #268]	@ (8001988 <MX_GPIO_Init+0x16c>)
 800187c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800187e:	f003 0301 	and.w	r3, r3, #1
 8001882:	60bb      	str	r3, [r7, #8]
 8001884:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001886:	2300      	movs	r3, #0
 8001888:	607b      	str	r3, [r7, #4]
 800188a:	4b3f      	ldr	r3, [pc, #252]	@ (8001988 <MX_GPIO_Init+0x16c>)
 800188c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800188e:	4a3e      	ldr	r2, [pc, #248]	@ (8001988 <MX_GPIO_Init+0x16c>)
 8001890:	f043 0302 	orr.w	r3, r3, #2
 8001894:	6313      	str	r3, [r2, #48]	@ 0x30
 8001896:	4b3c      	ldr	r3, [pc, #240]	@ (8001988 <MX_GPIO_Init+0x16c>)
 8001898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800189a:	f003 0302 	and.w	r3, r3, #2
 800189e:	607b      	str	r3, [r7, #4]
 80018a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Dir_B_Pin|Dir_A_Pin|BNO055_Activation_Pin|Brake_B_Pin, GPIO_PIN_RESET);
 80018a2:	2200      	movs	r2, #0
 80018a4:	f44f 7158 	mov.w	r1, #864	@ 0x360
 80018a8:	4838      	ldr	r0, [pc, #224]	@ (800198c <MX_GPIO_Init+0x170>)
 80018aa:	f001 fa1b 	bl	8002ce4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Trigger_GPIO_Port, Trigger_Pin, GPIO_PIN_RESET);
 80018ae:	2200      	movs	r2, #0
 80018b0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80018b4:	4836      	ldr	r0, [pc, #216]	@ (8001990 <MX_GPIO_Init+0x174>)
 80018b6:	f001 fa15 	bl	8002ce4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Brake_A_GPIO_Port, Brake_A_Pin, GPIO_PIN_RESET);
 80018ba:	2200      	movs	r2, #0
 80018bc:	2180      	movs	r1, #128	@ 0x80
 80018be:	4835      	ldr	r0, [pc, #212]	@ (8001994 <MX_GPIO_Init+0x178>)
 80018c0:	f001 fa10 	bl	8002ce4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80018c4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80018c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80018ca:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80018ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d0:	2300      	movs	r3, #0
 80018d2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80018d4:	f107 0314 	add.w	r3, r7, #20
 80018d8:	4619      	mov	r1, r3
 80018da:	482e      	ldr	r0, [pc, #184]	@ (8001994 <MX_GPIO_Init+0x178>)
 80018dc:	f001 f856 	bl	800298c <HAL_GPIO_Init>

  /*Configure GPIO pins : Dir_B_Pin Dir_A_Pin */
  GPIO_InitStruct.Pin = Dir_B_Pin|Dir_A_Pin;
 80018e0:	2360      	movs	r3, #96	@ 0x60
 80018e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018e4:	2301      	movs	r3, #1
 80018e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e8:	2300      	movs	r3, #0
 80018ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018ec:	2302      	movs	r3, #2
 80018ee:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018f0:	f107 0314 	add.w	r3, r7, #20
 80018f4:	4619      	mov	r1, r3
 80018f6:	4825      	ldr	r0, [pc, #148]	@ (800198c <MX_GPIO_Init+0x170>)
 80018f8:	f001 f848 	bl	800298c <HAL_GPIO_Init>

  /*Configure GPIO pin : Trigger_Pin */
  GPIO_InitStruct.Pin = Trigger_Pin;
 80018fc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001900:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001902:	2301      	movs	r3, #1
 8001904:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001906:	2300      	movs	r3, #0
 8001908:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800190a:	2300      	movs	r3, #0
 800190c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Trigger_GPIO_Port, &GPIO_InitStruct);
 800190e:	f107 0314 	add.w	r3, r7, #20
 8001912:	4619      	mov	r1, r3
 8001914:	481e      	ldr	r0, [pc, #120]	@ (8001990 <MX_GPIO_Init+0x174>)
 8001916:	f001 f839 	bl	800298c <HAL_GPIO_Init>

  /*Configure GPIO pin : Echo_Pin */
  GPIO_InitStruct.Pin = Echo_Pin;
 800191a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800191e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001920:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001924:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001926:	2300      	movs	r3, #0
 8001928:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Echo_GPIO_Port, &GPIO_InitStruct);
 800192a:	f107 0314 	add.w	r3, r7, #20
 800192e:	4619      	mov	r1, r3
 8001930:	4817      	ldr	r0, [pc, #92]	@ (8001990 <MX_GPIO_Init+0x174>)
 8001932:	f001 f82b 	bl	800298c <HAL_GPIO_Init>

  /*Configure GPIO pin : Brake_A_Pin */
  GPIO_InitStruct.Pin = Brake_A_Pin;
 8001936:	2380      	movs	r3, #128	@ 0x80
 8001938:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800193a:	2301      	movs	r3, #1
 800193c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800193e:	2300      	movs	r3, #0
 8001940:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001942:	2302      	movs	r3, #2
 8001944:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Brake_A_GPIO_Port, &GPIO_InitStruct);
 8001946:	f107 0314 	add.w	r3, r7, #20
 800194a:	4619      	mov	r1, r3
 800194c:	4811      	ldr	r0, [pc, #68]	@ (8001994 <MX_GPIO_Init+0x178>)
 800194e:	f001 f81d 	bl	800298c <HAL_GPIO_Init>

  /*Configure GPIO pins : BNO055_Activation_Pin Brake_B_Pin */
  GPIO_InitStruct.Pin = BNO055_Activation_Pin|Brake_B_Pin;
 8001952:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001956:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001958:	2301      	movs	r3, #1
 800195a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800195c:	2300      	movs	r3, #0
 800195e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001960:	2300      	movs	r3, #0
 8001962:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001964:	f107 0314 	add.w	r3, r7, #20
 8001968:	4619      	mov	r1, r3
 800196a:	4808      	ldr	r0, [pc, #32]	@ (800198c <MX_GPIO_Init+0x170>)
 800196c:	f001 f80e 	bl	800298c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001970:	2200      	movs	r2, #0
 8001972:	2100      	movs	r1, #0
 8001974:	2028      	movs	r0, #40	@ 0x28
 8001976:	f000 ffd2 	bl	800291e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800197a:	2028      	movs	r0, #40	@ 0x28
 800197c:	f000 ffeb 	bl	8002956 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001980:	bf00      	nop
 8001982:	3728      	adds	r7, #40	@ 0x28
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}
 8001988:	40023800 	.word	0x40023800
 800198c:	40020000 	.word	0x40020000
 8001990:	40020400 	.word	0x40020400
 8001994:	40020800 	.word	0x40020800

08001998 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001998:	b480      	push	{r7}
 800199a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800199c:	b672      	cpsid	i
}
 800199e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80019a0:	bf00      	nop
 80019a2:	e7fd      	b.n	80019a0 <Error_Handler+0x8>

080019a4 <SetMotorDirection>:

#define CorrectionRatio 0.8f // Proportionalfaktor fr einfache Regelung

//static uint16_t yaw_offset = 0;

void SetMotorDirection(uint8_t motorA_forward, uint8_t motorB_forward){
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b082      	sub	sp, #8
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	4603      	mov	r3, r0
 80019ac:	460a      	mov	r2, r1
 80019ae:	71fb      	strb	r3, [r7, #7]
 80019b0:	4613      	mov	r3, r2
 80019b2:	71bb      	strb	r3, [r7, #6]
	//	rechter Motor
	HAL_GPIO_WritePin(IN1_Port, IN1_Pin, motorA_forward ? GPIO_PIN_RESET : GPIO_PIN_SET);
 80019b4:	79fb      	ldrb	r3, [r7, #7]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	bf0c      	ite	eq
 80019ba:	2301      	moveq	r3, #1
 80019bc:	2300      	movne	r3, #0
 80019be:	b2db      	uxtb	r3, r3
 80019c0:	461a      	mov	r2, r3
 80019c2:	2140      	movs	r1, #64	@ 0x40
 80019c4:	4808      	ldr	r0, [pc, #32]	@ (80019e8 <SetMotorDirection+0x44>)
 80019c6:	f001 f98d 	bl	8002ce4 <HAL_GPIO_WritePin>
//	HAL_GPIO_WritePin(IN2_Port, IN2_Pin, motorA_forward ? GPIO_PIN_RESET : GPIO_PIN_SET);
	//	linker Motor
	HAL_GPIO_WritePin(IN3_Port, IN3_Pin, motorB_forward ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80019ca:	79bb      	ldrb	r3, [r7, #6]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	bf14      	ite	ne
 80019d0:	2301      	movne	r3, #1
 80019d2:	2300      	moveq	r3, #0
 80019d4:	b2db      	uxtb	r3, r3
 80019d6:	461a      	mov	r2, r3
 80019d8:	2120      	movs	r1, #32
 80019da:	4803      	ldr	r0, [pc, #12]	@ (80019e8 <SetMotorDirection+0x44>)
 80019dc:	f001 f982 	bl	8002ce4 <HAL_GPIO_WritePin>
//	HAL_GPIO_WritePin(IN4_Port, IN4_Pin, motorB_forward ? GPIO_PIN_RESET : GPIO_PIN_SET);
}
 80019e0:	bf00      	nop
 80019e2:	3708      	adds	r7, #8
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bd80      	pop	{r7, pc}
 80019e8:	40020000 	.word	0x40020000

080019ec <SetMotorBrakes>:

void SetMotorBrakes(uint8_t motorA, uint8_t motorB){
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b082      	sub	sp, #8
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	4603      	mov	r3, r0
 80019f4:	460a      	mov	r2, r1
 80019f6:	71fb      	strb	r3, [r7, #7]
 80019f8:	4613      	mov	r3, r2
 80019fa:	71bb      	strb	r3, [r7, #6]
	HAL_GPIO_WritePin(IN2_Port, IN2_Pin, motorA ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80019fc:	79fb      	ldrb	r3, [r7, #7]
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	bf14      	ite	ne
 8001a02:	2301      	movne	r3, #1
 8001a04:	2300      	moveq	r3, #0
 8001a06:	b2db      	uxtb	r3, r3
 8001a08:	461a      	mov	r2, r3
 8001a0a:	2180      	movs	r1, #128	@ 0x80
 8001a0c:	4809      	ldr	r0, [pc, #36]	@ (8001a34 <SetMotorBrakes+0x48>)
 8001a0e:	f001 f969 	bl	8002ce4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN4_Port, IN4_Pin, motorB ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001a12:	79bb      	ldrb	r3, [r7, #6]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	bf14      	ite	ne
 8001a18:	2301      	movne	r3, #1
 8001a1a:	2300      	moveq	r3, #0
 8001a1c:	b2db      	uxtb	r3, r3
 8001a1e:	461a      	mov	r2, r3
 8001a20:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001a24:	4804      	ldr	r0, [pc, #16]	@ (8001a38 <SetMotorBrakes+0x4c>)
 8001a26:	f001 f95d 	bl	8002ce4 <HAL_GPIO_WritePin>
}
 8001a2a:	bf00      	nop
 8001a2c:	3708      	adds	r7, #8
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	40020800 	.word	0x40020800
 8001a38:	40020000 	.word	0x40020000

08001a3c <SetMotorSpeed>:

void SetMotorSpeed(Motor* m, uint8_t speedA, uint8_t speedB){
 8001a3c:	b480      	push	{r7}
 8001a3e:	b083      	sub	sp, #12
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
 8001a44:	460b      	mov	r3, r1
 8001a46:	70fb      	strb	r3, [r7, #3]
 8001a48:	4613      	mov	r3, r2
 8001a4a:	70bb      	strb	r3, [r7, #2]
	 if (speedA > 255) speedA = 255;
	 if (speedB> 255) speedB = 255;
	 m->motorA->Instance->CCR2 = speedA;
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	78fa      	ldrb	r2, [r7, #3]
 8001a54:	639a      	str	r2, [r3, #56]	@ 0x38
	 m->motorB->Instance->CCR2 = speedB;
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	685b      	ldr	r3, [r3, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	78ba      	ldrb	r2, [r7, #2]
 8001a5e:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8001a60:	bf00      	nop
 8001a62:	370c      	adds	r7, #12
 8001a64:	46bd      	mov	sp, r7
 8001a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6a:	4770      	bx	lr

08001a6c <DirectionInit>:
void DirectionInit(void){
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	af00      	add	r7, sp, #0
	yaw_offset = IMU_GetYaw();
 8001a70:	f7ff fb94 	bl	800119c <IMU_GetYaw>
 8001a74:	eef0 7a40 	vmov.f32	s15, s0
 8001a78:	4b02      	ldr	r3, [pc, #8]	@ (8001a84 <DirectionInit+0x18>)
 8001a7a:	edc3 7a00 	vstr	s15, [r3]
}
 8001a7e:	bf00      	nop
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	bf00      	nop
 8001a84:	20000408 	.word	0x20000408

08001a88 <UpdateDirection>:

void UpdateDirection(Motor* m){
 8001a88:	b5b0      	push	{r4, r5, r7, lr}
 8001a8a:	b08a      	sub	sp, #40	@ 0x28
 8001a8c:	af02      	add	r7, sp, #8
 8001a8e:	6078      	str	r0, [r7, #4]
    float currentYaw = IMU_GetYaw();
 8001a90:	f7ff fb84 	bl	800119c <IMU_GetYaw>
 8001a94:	ed87 0a06 	vstr	s0, [r7, #24]

    // Calculate wrapped error (-180 to 180)
    float error = currentYaw - yaw_offset;
 8001a98:	4b52      	ldr	r3, [pc, #328]	@ (8001be4 <UpdateDirection+0x15c>)
 8001a9a:	edd3 7a00 	vldr	s15, [r3]
 8001a9e:	ed97 7a06 	vldr	s14, [r7, #24]
 8001aa2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001aa6:	edc7 7a07 	vstr	s15, [r7, #28]
    if (error > 180.0f) error -= 360.0f;
 8001aaa:	edd7 7a07 	vldr	s15, [r7, #28]
 8001aae:	ed9f 7a4e 	vldr	s14, [pc, #312]	@ 8001be8 <UpdateDirection+0x160>
 8001ab2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ab6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aba:	dd08      	ble.n	8001ace <UpdateDirection+0x46>
 8001abc:	edd7 7a07 	vldr	s15, [r7, #28]
 8001ac0:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 8001bec <UpdateDirection+0x164>
 8001ac4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001ac8:	edc7 7a07 	vstr	s15, [r7, #28]
 8001acc:	e010      	b.n	8001af0 <UpdateDirection+0x68>
    else if (error < -180.0f) error += 360.0f;
 8001ace:	edd7 7a07 	vldr	s15, [r7, #28]
 8001ad2:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 8001bf0 <UpdateDirection+0x168>
 8001ad6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ada:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ade:	d507      	bpl.n	8001af0 <UpdateDirection+0x68>
 8001ae0:	edd7 7a07 	vldr	s15, [r7, #28]
 8001ae4:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 8001bec <UpdateDirection+0x164>
 8001ae8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001aec:	edc7 7a07 	vstr	s15, [r7, #28]

    // Debug output (enable temporarily)
    sprintf(message, "Yaw: %.1f Err: %.1f\r\n", currentYaw, error);
 8001af0:	69b8      	ldr	r0, [r7, #24]
 8001af2:	f7fe fd49 	bl	8000588 <__aeabi_f2d>
 8001af6:	4604      	mov	r4, r0
 8001af8:	460d      	mov	r5, r1
 8001afa:	69f8      	ldr	r0, [r7, #28]
 8001afc:	f7fe fd44 	bl	8000588 <__aeabi_f2d>
 8001b00:	4602      	mov	r2, r0
 8001b02:	460b      	mov	r3, r1
 8001b04:	e9cd 2300 	strd	r2, r3, [sp]
 8001b08:	4622      	mov	r2, r4
 8001b0a:	462b      	mov	r3, r5
 8001b0c:	4939      	ldr	r1, [pc, #228]	@ (8001bf4 <UpdateDirection+0x16c>)
 8001b0e:	483a      	ldr	r0, [pc, #232]	@ (8001bf8 <UpdateDirection+0x170>)
 8001b10:	f004 ffb2 	bl	8006a78 <siprintf>
    HAL_UART_Transmit(&huart2, message, strlen(message), 100);
 8001b14:	4838      	ldr	r0, [pc, #224]	@ (8001bf8 <UpdateDirection+0x170>)
 8001b16:	f7fe fbcb 	bl	80002b0 <strlen>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	b29a      	uxth	r2, r3
 8001b1e:	2364      	movs	r3, #100	@ 0x64
 8001b20:	4935      	ldr	r1, [pc, #212]	@ (8001bf8 <UpdateDirection+0x170>)
 8001b22:	4836      	ldr	r0, [pc, #216]	@ (8001bfc <UpdateDirection+0x174>)
 8001b24:	f003 fed4 	bl	80058d0 <HAL_UART_Transmit>

    float correction = CorrectionRatio * error;
 8001b28:	edd7 7a07 	vldr	s15, [r7, #28]
 8001b2c:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8001c00 <UpdateDirection+0x178>
 8001b30:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b34:	edc7 7a05 	vstr	s15, [r7, #20]

    float speedA = BASE_SPEED + correction;  // Left motor
 8001b38:	edd7 7a05 	vldr	s15, [r7, #20]
 8001b3c:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8001c04 <UpdateDirection+0x17c>
 8001b40:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001b44:	edc7 7a04 	vstr	s15, [r7, #16]
    float speedB = BASE_SPEED - correction;  // Right motor
 8001b48:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8001c04 <UpdateDirection+0x17c>
 8001b4c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001b50:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b54:	edc7 7a03 	vstr	s15, [r7, #12]

    // Clamp speeds
    speedA = (speedA < 0) ? 0 : (speedA > 255) ? 255 : speedA;
 8001b58:	edd7 7a04 	vldr	s15, [r7, #16]
 8001b5c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001b60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b64:	d502      	bpl.n	8001b6c <UpdateDirection+0xe4>
 8001b66:	f04f 0300 	mov.w	r3, #0
 8001b6a:	e00b      	b.n	8001b84 <UpdateDirection+0xfc>
 8001b6c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001b70:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8001c08 <UpdateDirection+0x180>
 8001b74:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b7c:	dd01      	ble.n	8001b82 <UpdateDirection+0xfa>
 8001b7e:	4b23      	ldr	r3, [pc, #140]	@ (8001c0c <UpdateDirection+0x184>)
 8001b80:	e000      	b.n	8001b84 <UpdateDirection+0xfc>
 8001b82:	693b      	ldr	r3, [r7, #16]
 8001b84:	613b      	str	r3, [r7, #16]
    speedB = (speedB < 0) ? 0 : (speedB > 255) ? 255 : speedB;
 8001b86:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b8a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001b8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b92:	d502      	bpl.n	8001b9a <UpdateDirection+0x112>
 8001b94:	f04f 0300 	mov.w	r3, #0
 8001b98:	e00b      	b.n	8001bb2 <UpdateDirection+0x12a>
 8001b9a:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b9e:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8001c08 <UpdateDirection+0x180>
 8001ba2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ba6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001baa:	dd01      	ble.n	8001bb0 <UpdateDirection+0x128>
 8001bac:	4b17      	ldr	r3, [pc, #92]	@ (8001c0c <UpdateDirection+0x184>)
 8001bae:	e000      	b.n	8001bb2 <UpdateDirection+0x12a>
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	60fb      	str	r3, [r7, #12]

    SetMotorSpeed(m, (uint8_t)speedA, (uint8_t)speedB);
 8001bb4:	edd7 7a04 	vldr	s15, [r7, #16]
 8001bb8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001bbc:	edc7 7a00 	vstr	s15, [r7]
 8001bc0:	783b      	ldrb	r3, [r7, #0]
 8001bc2:	b2db      	uxtb	r3, r3
 8001bc4:	edd7 7a03 	vldr	s15, [r7, #12]
 8001bc8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001bcc:	edc7 7a00 	vstr	s15, [r7]
 8001bd0:	783a      	ldrb	r2, [r7, #0]
 8001bd2:	b2d2      	uxtb	r2, r2
 8001bd4:	4619      	mov	r1, r3
 8001bd6:	6878      	ldr	r0, [r7, #4]
 8001bd8:	f7ff ff30 	bl	8001a3c <SetMotorSpeed>
}
 8001bdc:	bf00      	nop
 8001bde:	3720      	adds	r7, #32
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bdb0      	pop	{r4, r5, r7, pc}
 8001be4:	20000408 	.word	0x20000408
 8001be8:	43340000 	.word	0x43340000
 8001bec:	43b40000 	.word	0x43b40000
 8001bf0:	c3340000 	.word	0xc3340000
 8001bf4:	08008d64 	.word	0x08008d64
 8001bf8:	2000042c 	.word	0x2000042c
 8001bfc:	200003b0 	.word	0x200003b0
 8001c00:	3f4ccccd 	.word	0x3f4ccccd
 8001c04:	435c0000 	.word	0x435c0000
 8001c08:	437f0000 	.word	0x437f0000
 8001c0c:	437f0000 	.word	0x437f0000

08001c10 <Forward>:
void BackwardRight(Motor* m){
	SetMotorDirection(BACKWARD, BACKWARD);
	SetMotorSpeed(m, BASE_SPEED, 0);
}

void Forward(Motor* m){
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b082      	sub	sp, #8
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
	SetMotorDirection(FORWARD, FORWARD);
 8001c18:	2101      	movs	r1, #1
 8001c1a:	2001      	movs	r0, #1
 8001c1c:	f7ff fec2 	bl	80019a4 <SetMotorDirection>
	SetMotorSpeed(m, BASE_SPEED, BASE_SPEED);
 8001c20:	22dc      	movs	r2, #220	@ 0xdc
 8001c22:	21dc      	movs	r1, #220	@ 0xdc
 8001c24:	6878      	ldr	r0, [r7, #4]
 8001c26:	f7ff ff09 	bl	8001a3c <SetMotorSpeed>
}
 8001c2a:	bf00      	nop
 8001c2c:	3708      	adds	r7, #8
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}

08001c32 <ForwardLeft>:

void ForwardLeft(Motor* m){
 8001c32:	b580      	push	{r7, lr}
 8001c34:	b082      	sub	sp, #8
 8001c36:	af00      	add	r7, sp, #0
 8001c38:	6078      	str	r0, [r7, #4]
	SetMotorDirection(FORWARD, FORWARD);
 8001c3a:	2101      	movs	r1, #1
 8001c3c:	2001      	movs	r0, #1
 8001c3e:	f7ff feb1 	bl	80019a4 <SetMotorDirection>
	SetMotorSpeed(m, BASE_SPEED, 0);
 8001c42:	2200      	movs	r2, #0
 8001c44:	21dc      	movs	r1, #220	@ 0xdc
 8001c46:	6878      	ldr	r0, [r7, #4]
 8001c48:	f7ff fef8 	bl	8001a3c <SetMotorSpeed>
}
 8001c4c:	bf00      	nop
 8001c4e:	3708      	adds	r7, #8
 8001c50:	46bd      	mov	sp, r7
 8001c52:	bd80      	pop	{r7, pc}

08001c54 <ForwardRight>:

void ForwardRight(Motor* m){
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b082      	sub	sp, #8
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
	SetMotorDirection(FORWARD, FORWARD);
 8001c5c:	2101      	movs	r1, #1
 8001c5e:	2001      	movs	r0, #1
 8001c60:	f7ff fea0 	bl	80019a4 <SetMotorDirection>
	SetMotorSpeed(m, 0, BASE_SPEED);
 8001c64:	22dc      	movs	r2, #220	@ 0xdc
 8001c66:	2100      	movs	r1, #0
 8001c68:	6878      	ldr	r0, [r7, #4]
 8001c6a:	f7ff fee7 	bl	8001a3c <SetMotorSpeed>
}
 8001c6e:	bf00      	nop
 8001c70:	3708      	adds	r7, #8
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}

08001c76 <Brake>:

void Brake(Motor* m){
 8001c76:	b580      	push	{r7, lr}
 8001c78:	b082      	sub	sp, #8
 8001c7a:	af00      	add	r7, sp, #0
 8001c7c:	6078      	str	r0, [r7, #4]
	SetMotorBrakes(BRAKE_ENGAGED, BRAKE_ENGAGED);
 8001c7e:	2101      	movs	r1, #1
 8001c80:	2001      	movs	r0, #1
 8001c82:	f7ff feb3 	bl	80019ec <SetMotorBrakes>
}
 8001c86:	bf00      	nop
 8001c88:	3708      	adds	r7, #8
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bd80      	pop	{r7, pc}

08001c8e <Release>:

void Release(Motor* m){
 8001c8e:	b580      	push	{r7, lr}
 8001c90:	b082      	sub	sp, #8
 8001c92:	af00      	add	r7, sp, #0
 8001c94:	6078      	str	r0, [r7, #4]
	SetMotorBrakes(BRAKE_RELEASED, BRAKE_RELEASED);
 8001c96:	2100      	movs	r1, #0
 8001c98:	2000      	movs	r0, #0
 8001c9a:	f7ff fea7 	bl	80019ec <SetMotorBrakes>
}
 8001c9e:	bf00      	nop
 8001ca0:	3708      	adds	r7, #8
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd80      	pop	{r7, pc}
	...

08001ca8 <delay_us>:
extern TIM_HandleTypeDef htim6;
extern TIM_HandleTypeDef htim3;
extern TIM_HandleTypeDef htim2;
extern I2C_HandleTypeDef hi2c1;

void delay_us(uint16_t us) {
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b082      	sub	sp, #8
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	4603      	mov	r3, r0
 8001cb0:	80fb      	strh	r3, [r7, #6]
	htim6.Instance->CNT = 0;
 8001cb2:	4b0a      	ldr	r3, [pc, #40]	@ (8001cdc <delay_us+0x34>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_TIM_Base_Start(&htim6);
 8001cba:	4808      	ldr	r0, [pc, #32]	@ (8001cdc <delay_us+0x34>)
 8001cbc:	f002 fe82 	bl	80049c4 <HAL_TIM_Base_Start>
	while (htim6.Instance->CNT < us);
 8001cc0:	bf00      	nop
 8001cc2:	4b06      	ldr	r3, [pc, #24]	@ (8001cdc <delay_us+0x34>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001cc8:	88fb      	ldrh	r3, [r7, #6]
 8001cca:	429a      	cmp	r2, r3
 8001ccc:	d3f9      	bcc.n	8001cc2 <delay_us+0x1a>
	HAL_TIM_Base_Stop(&htim6);
 8001cce:	4803      	ldr	r0, [pc, #12]	@ (8001cdc <delay_us+0x34>)
 8001cd0:	f002 fee0 	bl	8004a94 <HAL_TIM_Base_Stop>
}
 8001cd4:	bf00      	nop
 8001cd6:	3708      	adds	r7, #8
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	bd80      	pop	{r7, pc}
 8001cdc:	200002d8 	.word	0x200002d8

08001ce0 <sendTrigger>:
void sendTrigger() {
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Trigger_GPIO_Port, Trigger_Pin, GPIO_PIN_SET);
 8001ce4:	2201      	movs	r2, #1
 8001ce6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001cea:	4807      	ldr	r0, [pc, #28]	@ (8001d08 <sendTrigger+0x28>)
 8001cec:	f000 fffa 	bl	8002ce4 <HAL_GPIO_WritePin>
	delay_us(10);
 8001cf0:	200a      	movs	r0, #10
 8001cf2:	f7ff ffd9 	bl	8001ca8 <delay_us>
	HAL_GPIO_WritePin(Trigger_GPIO_Port, Trigger_Pin, GPIO_PIN_RESET);
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001cfc:	4802      	ldr	r0, [pc, #8]	@ (8001d08 <sendTrigger+0x28>)
 8001cfe:	f000 fff1 	bl	8002ce4 <HAL_GPIO_WritePin>
}
 8001d02:	bf00      	nop
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	40020400 	.word	0x40020400

08001d0c <AutoConf>:

void AutoConf(Motor *Auto) {
 8001d0c:	b480      	push	{r7}
 8001d0e:	b083      	sub	sp, #12
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
	Auto->motorA = &htim2;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	4a0b      	ldr	r2, [pc, #44]	@ (8001d44 <AutoConf+0x38>)
 8001d18:	601a      	str	r2, [r3, #0]
	Auto->motorB = &htim3;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	4a0a      	ldr	r2, [pc, #40]	@ (8001d48 <AutoConf+0x3c>)
 8001d1e:	605a      	str	r2, [r3, #4]
	Auto->leftMotorDir = FORWARD;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	2201      	movs	r2, #1
 8001d24:	729a      	strb	r2, [r3, #10]
	Auto->rightMotorDir = FORWARD;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	2201      	movs	r2, #1
 8001d2a:	72da      	strb	r2, [r3, #11]
	Auto->leftMotorSpeed = BASE_SPEED;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	22dc      	movs	r2, #220	@ 0xdc
 8001d30:	721a      	strb	r2, [r3, #8]
	Auto->rightMotorSpeed = BASE_SPEED;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	22dc      	movs	r2, #220	@ 0xdc
 8001d36:	725a      	strb	r2, [r3, #9]
}
 8001d38:	bf00      	nop
 8001d3a:	370c      	adds	r7, #12
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d42:	4770      	bx	lr
 8001d44:	20000248 	.word	0x20000248
 8001d48:	20000290 	.word	0x20000290

08001d4c <AutoInit>:
void AutoInit(Motor *Auto) {
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b082      	sub	sp, #8
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
	Brake(&buggy);
 8001d54:	480a      	ldr	r0, [pc, #40]	@ (8001d80 <AutoInit+0x34>)
 8001d56:	f7ff ff8e 	bl	8001c76 <Brake>
	SetMotorDirection(Auto->leftMotorDir, Auto->rightMotorDir);
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	7a9a      	ldrb	r2, [r3, #10]
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	7adb      	ldrb	r3, [r3, #11]
 8001d62:	4619      	mov	r1, r3
 8001d64:	4610      	mov	r0, r2
 8001d66:	f7ff fe1d 	bl	80019a4 <SetMotorDirection>
	SetMotorSpeed(Auto, 220, 220);
 8001d6a:	22dc      	movs	r2, #220	@ 0xdc
 8001d6c:	21dc      	movs	r1, #220	@ 0xdc
 8001d6e:	6878      	ldr	r0, [r7, #4]
 8001d70:	f7ff fe64 	bl	8001a3c <SetMotorSpeed>
	DirectionInit();
 8001d74:	f7ff fe7a 	bl	8001a6c <DirectionInit>
}
 8001d78:	bf00      	nop
 8001d7a:	3708      	adds	r7, #8
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bd80      	pop	{r7, pc}
 8001d80:	2000040c 	.word	0x2000040c

08001d84 <angular_difference>:
float angular_difference(float current, float target) {
 8001d84:	b480      	push	{r7}
 8001d86:	b085      	sub	sp, #20
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	ed87 0a01 	vstr	s0, [r7, #4]
 8001d8e:	edc7 0a00 	vstr	s1, [r7]
	float diff = target - current;
 8001d92:	ed97 7a00 	vldr	s14, [r7]
 8001d96:	edd7 7a01 	vldr	s15, [r7, #4]
 8001d9a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d9e:	edc7 7a03 	vstr	s15, [r7, #12]
	if (diff > 180.0f)
 8001da2:	edd7 7a03 	vldr	s15, [r7, #12]
 8001da6:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8001dfc <angular_difference+0x78>
 8001daa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001dae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001db2:	dd07      	ble.n	8001dc4 <angular_difference+0x40>
		diff -= 360.0f;
 8001db4:	edd7 7a03 	vldr	s15, [r7, #12]
 8001db8:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8001e00 <angular_difference+0x7c>
 8001dbc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001dc0:	edc7 7a03 	vstr	s15, [r7, #12]
	if (diff < -180.0f)
 8001dc4:	edd7 7a03 	vldr	s15, [r7, #12]
 8001dc8:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8001e04 <angular_difference+0x80>
 8001dcc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001dd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dd4:	d507      	bpl.n	8001de6 <angular_difference+0x62>
		diff += 360.0f;
 8001dd6:	edd7 7a03 	vldr	s15, [r7, #12]
 8001dda:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8001e00 <angular_difference+0x7c>
 8001dde:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001de2:	edc7 7a03 	vstr	s15, [r7, #12]
	return diff;
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	ee07 3a90 	vmov	s15, r3
}
 8001dec:	eeb0 0a67 	vmov.f32	s0, s15
 8001df0:	3714      	adds	r7, #20
 8001df2:	46bd      	mov	sp, r7
 8001df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df8:	4770      	bx	lr
 8001dfa:	bf00      	nop
 8001dfc:	43340000 	.word	0x43340000
 8001e00:	43b40000 	.word	0x43b40000
 8001e04:	c3340000 	.word	0xc3340000

08001e08 <DriveStraight>:
void DriveStraight(uint32_t duration_ms) {
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b084      	sub	sp, #16
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
	Release(&buggy);
 8001e10:	480f      	ldr	r0, [pc, #60]	@ (8001e50 <DriveStraight+0x48>)
 8001e12:	f7ff ff3c 	bl	8001c8e <Release>
	Forward(&buggy);
 8001e16:	480e      	ldr	r0, [pc, #56]	@ (8001e50 <DriveStraight+0x48>)
 8001e18:	f7ff fefa 	bl	8001c10 <Forward>
	uint32_t start = HAL_GetTick();
 8001e1c:	f000 fc74 	bl	8002708 <HAL_GetTick>
 8001e20:	60f8      	str	r0, [r7, #12]
	while (HAL_GetTick() - start < duration_ms) {
 8001e22:	e005      	b.n	8001e30 <DriveStraight+0x28>
		UpdateDirection(&buggy);
 8001e24:	480a      	ldr	r0, [pc, #40]	@ (8001e50 <DriveStraight+0x48>)
 8001e26:	f7ff fe2f 	bl	8001a88 <UpdateDirection>
		HAL_Delay(50);
 8001e2a:	2032      	movs	r0, #50	@ 0x32
 8001e2c:	f000 fc78 	bl	8002720 <HAL_Delay>
	while (HAL_GetTick() - start < duration_ms) {
 8001e30:	f000 fc6a 	bl	8002708 <HAL_GetTick>
 8001e34:	4602      	mov	r2, r0
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	1ad3      	subs	r3, r2, r3
 8001e3a:	687a      	ldr	r2, [r7, #4]
 8001e3c:	429a      	cmp	r2, r3
 8001e3e:	d8f1      	bhi.n	8001e24 <DriveStraight+0x1c>
	}
	Brake(&buggy);
 8001e40:	4803      	ldr	r0, [pc, #12]	@ (8001e50 <DriveStraight+0x48>)
 8001e42:	f7ff ff18 	bl	8001c76 <Brake>
	//Release(&buggy);
}
 8001e46:	bf00      	nop
 8001e48:	3710      	adds	r7, #16
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	bf00      	nop
 8001e50:	2000040c 	.word	0x2000040c

08001e54 <TurnRight90>:
void TurnRight90() {
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b082      	sub	sp, #8
 8001e58:	af00      	add	r7, sp, #0
	float initialYaw = bno055_getHeading(&imu_handle);
 8001e5a:	4822      	ldr	r0, [pc, #136]	@ (8001ee4 <TurnRight90+0x90>)
 8001e5c:	f7ff f916 	bl	800108c <bno055_getHeading>
 8001e60:	ed87 0a00 	vstr	s0, [r7]
	float targetYaw = initialYaw + 90.0f;
 8001e64:	edd7 7a00 	vldr	s15, [r7]
 8001e68:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8001ee8 <TurnRight90+0x94>
 8001e6c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001e70:	edc7 7a01 	vstr	s15, [r7, #4]
	if (targetYaw >= 360.0f)
 8001e74:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e78:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8001eec <TurnRight90+0x98>
 8001e7c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e84:	db07      	blt.n	8001e96 <TurnRight90+0x42>
		targetYaw -= 360.0f;
 8001e86:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e8a:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8001eec <TurnRight90+0x98>
 8001e8e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001e92:	edc7 7a01 	vstr	s15, [r7, #4]
	Release(&buggy);
 8001e96:	4816      	ldr	r0, [pc, #88]	@ (8001ef0 <TurnRight90+0x9c>)
 8001e98:	f7ff fef9 	bl	8001c8e <Release>
	ForwardRight(&buggy);
 8001e9c:	4814      	ldr	r0, [pc, #80]	@ (8001ef0 <TurnRight90+0x9c>)
 8001e9e:	f7ff fed9 	bl	8001c54 <ForwardRight>
	while (fabs(angular_difference(bno055_getHeading(&imu_handle), targetYaw))
 8001ea2:	e002      	b.n	8001eaa <TurnRight90+0x56>
			> 1.0f) {
		HAL_Delay(5);
 8001ea4:	2005      	movs	r0, #5
 8001ea6:	f000 fc3b 	bl	8002720 <HAL_Delay>
	while (fabs(angular_difference(bno055_getHeading(&imu_handle), targetYaw))
 8001eaa:	480e      	ldr	r0, [pc, #56]	@ (8001ee4 <TurnRight90+0x90>)
 8001eac:	f7ff f8ee 	bl	800108c <bno055_getHeading>
 8001eb0:	eef0 7a40 	vmov.f32	s15, s0
 8001eb4:	edd7 0a01 	vldr	s1, [r7, #4]
 8001eb8:	eeb0 0a67 	vmov.f32	s0, s15
 8001ebc:	f7ff ff62 	bl	8001d84 <angular_difference>
 8001ec0:	eef0 7a40 	vmov.f32	s15, s0
 8001ec4:	eef0 7ae7 	vabs.f32	s15, s15
			> 1.0f) {
 8001ec8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001ecc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ed0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ed4:	dce6      	bgt.n	8001ea4 <TurnRight90+0x50>
	}
	Brake(&buggy);
 8001ed6:	4806      	ldr	r0, [pc, #24]	@ (8001ef0 <TurnRight90+0x9c>)
 8001ed8:	f7ff fecd 	bl	8001c76 <Brake>
	//HAL_Delay(200);
	//Release(&buggy);
}
 8001edc:	bf00      	nop
 8001ede:	3708      	adds	r7, #8
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bd80      	pop	{r7, pc}
 8001ee4:	20000418 	.word	0x20000418
 8001ee8:	42b40000 	.word	0x42b40000
 8001eec:	43b40000 	.word	0x43b40000
 8001ef0:	2000040c 	.word	0x2000040c

08001ef4 <TurnLeft90>:
void TurnLeft90() {
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b082      	sub	sp, #8
 8001ef8:	af00      	add	r7, sp, #0
	float initialYaw = bno055_getHeading(&imu_handle);
 8001efa:	4821      	ldr	r0, [pc, #132]	@ (8001f80 <TurnLeft90+0x8c>)
 8001efc:	f7ff f8c6 	bl	800108c <bno055_getHeading>
 8001f00:	ed87 0a00 	vstr	s0, [r7]
	float targetYaw = initialYaw - 90.0f;
 8001f04:	edd7 7a00 	vldr	s15, [r7]
 8001f08:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8001f84 <TurnLeft90+0x90>
 8001f0c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001f10:	edc7 7a01 	vstr	s15, [r7, #4]
	if (targetYaw <= 0.f)
 8001f14:	edd7 7a01 	vldr	s15, [r7, #4]
 8001f18:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001f1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f20:	d807      	bhi.n	8001f32 <TurnLeft90+0x3e>
		targetYaw += 360.0f;
 8001f22:	edd7 7a01 	vldr	s15, [r7, #4]
 8001f26:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8001f88 <TurnLeft90+0x94>
 8001f2a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001f2e:	edc7 7a01 	vstr	s15, [r7, #4]
	Release(&buggy);
 8001f32:	4816      	ldr	r0, [pc, #88]	@ (8001f8c <TurnLeft90+0x98>)
 8001f34:	f7ff feab 	bl	8001c8e <Release>
	ForwardLeft(&buggy);
 8001f38:	4814      	ldr	r0, [pc, #80]	@ (8001f8c <TurnLeft90+0x98>)
 8001f3a:	f7ff fe7a 	bl	8001c32 <ForwardLeft>
	while (fabs(angular_difference(bno055_getHeading(&imu_handle), targetYaw))
 8001f3e:	e002      	b.n	8001f46 <TurnLeft90+0x52>
			> 1.0f) {
		HAL_Delay(5);
 8001f40:	2005      	movs	r0, #5
 8001f42:	f000 fbed 	bl	8002720 <HAL_Delay>
	while (fabs(angular_difference(bno055_getHeading(&imu_handle), targetYaw))
 8001f46:	480e      	ldr	r0, [pc, #56]	@ (8001f80 <TurnLeft90+0x8c>)
 8001f48:	f7ff f8a0 	bl	800108c <bno055_getHeading>
 8001f4c:	eef0 7a40 	vmov.f32	s15, s0
 8001f50:	edd7 0a01 	vldr	s1, [r7, #4]
 8001f54:	eeb0 0a67 	vmov.f32	s0, s15
 8001f58:	f7ff ff14 	bl	8001d84 <angular_difference>
 8001f5c:	eef0 7a40 	vmov.f32	s15, s0
 8001f60:	eef0 7ae7 	vabs.f32	s15, s15
			> 1.0f) {
 8001f64:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001f68:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f70:	dce6      	bgt.n	8001f40 <TurnLeft90+0x4c>
	}
	Brake(&buggy);
 8001f72:	4806      	ldr	r0, [pc, #24]	@ (8001f8c <TurnLeft90+0x98>)
 8001f74:	f7ff fe7f 	bl	8001c76 <Brake>
}
 8001f78:	bf00      	nop
 8001f7a:	3708      	adds	r7, #8
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd80      	pop	{r7, pc}
 8001f80:	20000418 	.word	0x20000418
 8001f84:	42b40000 	.word	0x42b40000
 8001f88:	43b40000 	.word	0x43b40000
 8001f8c:	2000040c 	.word	0x2000040c

08001f90 <imuInit>:
		DriveStraight(3000);
		TurnRight90();
		DirectionInit();
	}
}
void imuInit(IMU_Handle_t * imu_handle){
 8001f90:	b480      	push	{r7}
 8001f92:	b083      	sub	sp, #12
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
		imu_handle->i2c_connect.i2c_handle = &hi2c1;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	4a0d      	ldr	r2, [pc, #52]	@ (8001fd0 <imuInit+0x40>)
 8001f9c:	601a      	str	r2, [r3, #0]
		imu_handle->i2c_connect.i2c_address = BNO055_ADDR;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	2228      	movs	r2, #40	@ 0x28
 8001fa2:	711a      	strb	r2, [r3, #4]
		imu_handle->activation_pin.GPIOx = BNO055_Activation_GPIO_Port;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	4a0b      	ldr	r2, [pc, #44]	@ (8001fd4 <imuInit+0x44>)
 8001fa8:	609a      	str	r2, [r3, #8]
		imu_handle->activation_pin.GPIO_Pin = BNO055_Activation_Pin;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001fb0:	60da      	str	r2, [r3, #12]

		imu_handle->imu_config.mode = BNO055_OPERATION_MODE_IMU;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	2208      	movs	r2, #8
 8001fb6:	741a      	strb	r2, [r3, #16]
		imu_handle->imu_config.eulerUnit = EULER_UNIT_DEGREES;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	2200      	movs	r2, #0
 8001fbc:	745a      	strb	r2, [r3, #17]
		imu_handle->imu_config.tempUnit = TEMP_UNIT_CELSIUS;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	749a      	strb	r2, [r3, #18]
}
 8001fc4:	bf00      	nop
 8001fc6:	370c      	adds	r7, #12
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fce:	4770      	bx	lr
 8001fd0:	200001f4 	.word	0x200001f4
 8001fd4:	40020000 	.word	0x40020000

08001fd8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b082      	sub	sp, #8
 8001fdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fde:	2300      	movs	r3, #0
 8001fe0:	607b      	str	r3, [r7, #4]
 8001fe2:	4b10      	ldr	r3, [pc, #64]	@ (8002024 <HAL_MspInit+0x4c>)
 8001fe4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fe6:	4a0f      	ldr	r2, [pc, #60]	@ (8002024 <HAL_MspInit+0x4c>)
 8001fe8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001fec:	6453      	str	r3, [r2, #68]	@ 0x44
 8001fee:	4b0d      	ldr	r3, [pc, #52]	@ (8002024 <HAL_MspInit+0x4c>)
 8001ff0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ff2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ff6:	607b      	str	r3, [r7, #4]
 8001ff8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	603b      	str	r3, [r7, #0]
 8001ffe:	4b09      	ldr	r3, [pc, #36]	@ (8002024 <HAL_MspInit+0x4c>)
 8002000:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002002:	4a08      	ldr	r2, [pc, #32]	@ (8002024 <HAL_MspInit+0x4c>)
 8002004:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002008:	6413      	str	r3, [r2, #64]	@ 0x40
 800200a:	4b06      	ldr	r3, [pc, #24]	@ (8002024 <HAL_MspInit+0x4c>)
 800200c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800200e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002012:	603b      	str	r3, [r7, #0]
 8002014:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002016:	2007      	movs	r0, #7
 8002018:	f000 fc76 	bl	8002908 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800201c:	bf00      	nop
 800201e:	3708      	adds	r7, #8
 8002020:	46bd      	mov	sp, r7
 8002022:	bd80      	pop	{r7, pc}
 8002024:	40023800 	.word	0x40023800

08002028 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b08a      	sub	sp, #40	@ 0x28
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002030:	f107 0314 	add.w	r3, r7, #20
 8002034:	2200      	movs	r2, #0
 8002036:	601a      	str	r2, [r3, #0]
 8002038:	605a      	str	r2, [r3, #4]
 800203a:	609a      	str	r2, [r3, #8]
 800203c:	60da      	str	r2, [r3, #12]
 800203e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	4a19      	ldr	r2, [pc, #100]	@ (80020ac <HAL_I2C_MspInit+0x84>)
 8002046:	4293      	cmp	r3, r2
 8002048:	d12c      	bne.n	80020a4 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800204a:	2300      	movs	r3, #0
 800204c:	613b      	str	r3, [r7, #16]
 800204e:	4b18      	ldr	r3, [pc, #96]	@ (80020b0 <HAL_I2C_MspInit+0x88>)
 8002050:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002052:	4a17      	ldr	r2, [pc, #92]	@ (80020b0 <HAL_I2C_MspInit+0x88>)
 8002054:	f043 0302 	orr.w	r3, r3, #2
 8002058:	6313      	str	r3, [r2, #48]	@ 0x30
 800205a:	4b15      	ldr	r3, [pc, #84]	@ (80020b0 <HAL_I2C_MspInit+0x88>)
 800205c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800205e:	f003 0302 	and.w	r3, r3, #2
 8002062:	613b      	str	r3, [r7, #16]
 8002064:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002066:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800206a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800206c:	2312      	movs	r3, #18
 800206e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002070:	2300      	movs	r3, #0
 8002072:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002074:	2303      	movs	r3, #3
 8002076:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002078:	2304      	movs	r3, #4
 800207a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800207c:	f107 0314 	add.w	r3, r7, #20
 8002080:	4619      	mov	r1, r3
 8002082:	480c      	ldr	r0, [pc, #48]	@ (80020b4 <HAL_I2C_MspInit+0x8c>)
 8002084:	f000 fc82 	bl	800298c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002088:	2300      	movs	r3, #0
 800208a:	60fb      	str	r3, [r7, #12]
 800208c:	4b08      	ldr	r3, [pc, #32]	@ (80020b0 <HAL_I2C_MspInit+0x88>)
 800208e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002090:	4a07      	ldr	r2, [pc, #28]	@ (80020b0 <HAL_I2C_MspInit+0x88>)
 8002092:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002096:	6413      	str	r3, [r2, #64]	@ 0x40
 8002098:	4b05      	ldr	r3, [pc, #20]	@ (80020b0 <HAL_I2C_MspInit+0x88>)
 800209a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800209c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80020a0:	60fb      	str	r3, [r7, #12]
 80020a2:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80020a4:	bf00      	nop
 80020a6:	3728      	adds	r7, #40	@ 0x28
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bd80      	pop	{r7, pc}
 80020ac:	40005400 	.word	0x40005400
 80020b0:	40023800 	.word	0x40023800
 80020b4:	40020400 	.word	0x40020400

080020b8 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80020b8:	b480      	push	{r7}
 80020ba:	b085      	sub	sp, #20
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80020c8:	d10e      	bne.n	80020e8 <HAL_TIM_PWM_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80020ca:	2300      	movs	r3, #0
 80020cc:	60fb      	str	r3, [r7, #12]
 80020ce:	4b13      	ldr	r3, [pc, #76]	@ (800211c <HAL_TIM_PWM_MspInit+0x64>)
 80020d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020d2:	4a12      	ldr	r2, [pc, #72]	@ (800211c <HAL_TIM_PWM_MspInit+0x64>)
 80020d4:	f043 0301 	orr.w	r3, r3, #1
 80020d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80020da:	4b10      	ldr	r3, [pc, #64]	@ (800211c <HAL_TIM_PWM_MspInit+0x64>)
 80020dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020de:	f003 0301 	and.w	r3, r3, #1
 80020e2:	60fb      	str	r3, [r7, #12]
 80020e4:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 80020e6:	e012      	b.n	800210e <HAL_TIM_PWM_MspInit+0x56>
  else if(htim_pwm->Instance==TIM3)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	4a0c      	ldr	r2, [pc, #48]	@ (8002120 <HAL_TIM_PWM_MspInit+0x68>)
 80020ee:	4293      	cmp	r3, r2
 80020f0:	d10d      	bne.n	800210e <HAL_TIM_PWM_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80020f2:	2300      	movs	r3, #0
 80020f4:	60bb      	str	r3, [r7, #8]
 80020f6:	4b09      	ldr	r3, [pc, #36]	@ (800211c <HAL_TIM_PWM_MspInit+0x64>)
 80020f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020fa:	4a08      	ldr	r2, [pc, #32]	@ (800211c <HAL_TIM_PWM_MspInit+0x64>)
 80020fc:	f043 0302 	orr.w	r3, r3, #2
 8002100:	6413      	str	r3, [r2, #64]	@ 0x40
 8002102:	4b06      	ldr	r3, [pc, #24]	@ (800211c <HAL_TIM_PWM_MspInit+0x64>)
 8002104:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002106:	f003 0302 	and.w	r3, r3, #2
 800210a:	60bb      	str	r3, [r7, #8]
 800210c:	68bb      	ldr	r3, [r7, #8]
}
 800210e:	bf00      	nop
 8002110:	3714      	adds	r7, #20
 8002112:	46bd      	mov	sp, r7
 8002114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002118:	4770      	bx	lr
 800211a:	bf00      	nop
 800211c:	40023800 	.word	0x40023800
 8002120:	40000400 	.word	0x40000400

08002124 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b086      	sub	sp, #24
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a22      	ldr	r2, [pc, #136]	@ (80021bc <HAL_TIM_Base_MspInit+0x98>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d10e      	bne.n	8002154 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002136:	2300      	movs	r3, #0
 8002138:	617b      	str	r3, [r7, #20]
 800213a:	4b21      	ldr	r3, [pc, #132]	@ (80021c0 <HAL_TIM_Base_MspInit+0x9c>)
 800213c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800213e:	4a20      	ldr	r2, [pc, #128]	@ (80021c0 <HAL_TIM_Base_MspInit+0x9c>)
 8002140:	f043 0310 	orr.w	r3, r3, #16
 8002144:	6413      	str	r3, [r2, #64]	@ 0x40
 8002146:	4b1e      	ldr	r3, [pc, #120]	@ (80021c0 <HAL_TIM_Base_MspInit+0x9c>)
 8002148:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800214a:	f003 0310 	and.w	r3, r3, #16
 800214e:	617b      	str	r3, [r7, #20]
 8002150:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM10_MspInit 1 */

    /* USER CODE END TIM10_MspInit 1 */
  }

}
 8002152:	e02e      	b.n	80021b2 <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM7)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4a1a      	ldr	r2, [pc, #104]	@ (80021c4 <HAL_TIM_Base_MspInit+0xa0>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d116      	bne.n	800218c <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800215e:	2300      	movs	r3, #0
 8002160:	613b      	str	r3, [r7, #16]
 8002162:	4b17      	ldr	r3, [pc, #92]	@ (80021c0 <HAL_TIM_Base_MspInit+0x9c>)
 8002164:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002166:	4a16      	ldr	r2, [pc, #88]	@ (80021c0 <HAL_TIM_Base_MspInit+0x9c>)
 8002168:	f043 0320 	orr.w	r3, r3, #32
 800216c:	6413      	str	r3, [r2, #64]	@ 0x40
 800216e:	4b14      	ldr	r3, [pc, #80]	@ (80021c0 <HAL_TIM_Base_MspInit+0x9c>)
 8002170:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002172:	f003 0320 	and.w	r3, r3, #32
 8002176:	613b      	str	r3, [r7, #16]
 8002178:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 800217a:	2200      	movs	r2, #0
 800217c:	2100      	movs	r1, #0
 800217e:	2037      	movs	r0, #55	@ 0x37
 8002180:	f000 fbcd 	bl	800291e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002184:	2037      	movs	r0, #55	@ 0x37
 8002186:	f000 fbe6 	bl	8002956 <HAL_NVIC_EnableIRQ>
}
 800218a:	e012      	b.n	80021b2 <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM10)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	4a0d      	ldr	r2, [pc, #52]	@ (80021c8 <HAL_TIM_Base_MspInit+0xa4>)
 8002192:	4293      	cmp	r3, r2
 8002194:	d10d      	bne.n	80021b2 <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8002196:	2300      	movs	r3, #0
 8002198:	60fb      	str	r3, [r7, #12]
 800219a:	4b09      	ldr	r3, [pc, #36]	@ (80021c0 <HAL_TIM_Base_MspInit+0x9c>)
 800219c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800219e:	4a08      	ldr	r2, [pc, #32]	@ (80021c0 <HAL_TIM_Base_MspInit+0x9c>)
 80021a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80021a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80021a6:	4b06      	ldr	r3, [pc, #24]	@ (80021c0 <HAL_TIM_Base_MspInit+0x9c>)
 80021a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021ae:	60fb      	str	r3, [r7, #12]
 80021b0:	68fb      	ldr	r3, [r7, #12]
}
 80021b2:	bf00      	nop
 80021b4:	3718      	adds	r7, #24
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	40001000 	.word	0x40001000
 80021c0:	40023800 	.word	0x40023800
 80021c4:	40001400 	.word	0x40001400
 80021c8:	40014400 	.word	0x40014400

080021cc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b08a      	sub	sp, #40	@ 0x28
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021d4:	f107 0314 	add.w	r3, r7, #20
 80021d8:	2200      	movs	r2, #0
 80021da:	601a      	str	r2, [r3, #0]
 80021dc:	605a      	str	r2, [r3, #4]
 80021de:	609a      	str	r2, [r3, #8]
 80021e0:	60da      	str	r2, [r3, #12]
 80021e2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80021ec:	d11e      	bne.n	800222c <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021ee:	2300      	movs	r3, #0
 80021f0:	613b      	str	r3, [r7, #16]
 80021f2:	4b22      	ldr	r3, [pc, #136]	@ (800227c <HAL_TIM_MspPostInit+0xb0>)
 80021f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021f6:	4a21      	ldr	r2, [pc, #132]	@ (800227c <HAL_TIM_MspPostInit+0xb0>)
 80021f8:	f043 0302 	orr.w	r3, r3, #2
 80021fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80021fe:	4b1f      	ldr	r3, [pc, #124]	@ (800227c <HAL_TIM_MspPostInit+0xb0>)
 8002200:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002202:	f003 0302 	and.w	r3, r3, #2
 8002206:	613b      	str	r3, [r7, #16]
 8002208:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = PWM_A_Pin;
 800220a:	2308      	movs	r3, #8
 800220c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800220e:	2302      	movs	r3, #2
 8002210:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002212:	2300      	movs	r3, #0
 8002214:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002216:	2300      	movs	r3, #0
 8002218:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800221a:	2301      	movs	r3, #1
 800221c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(PWM_A_GPIO_Port, &GPIO_InitStruct);
 800221e:	f107 0314 	add.w	r3, r7, #20
 8002222:	4619      	mov	r1, r3
 8002224:	4816      	ldr	r0, [pc, #88]	@ (8002280 <HAL_TIM_MspPostInit+0xb4>)
 8002226:	f000 fbb1 	bl	800298c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800222a:	e022      	b.n	8002272 <HAL_TIM_MspPostInit+0xa6>
  else if(htim->Instance==TIM3)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4a14      	ldr	r2, [pc, #80]	@ (8002284 <HAL_TIM_MspPostInit+0xb8>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d11d      	bne.n	8002272 <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002236:	2300      	movs	r3, #0
 8002238:	60fb      	str	r3, [r7, #12]
 800223a:	4b10      	ldr	r3, [pc, #64]	@ (800227c <HAL_TIM_MspPostInit+0xb0>)
 800223c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800223e:	4a0f      	ldr	r2, [pc, #60]	@ (800227c <HAL_TIM_MspPostInit+0xb0>)
 8002240:	f043 0301 	orr.w	r3, r3, #1
 8002244:	6313      	str	r3, [r2, #48]	@ 0x30
 8002246:	4b0d      	ldr	r3, [pc, #52]	@ (800227c <HAL_TIM_MspPostInit+0xb0>)
 8002248:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800224a:	f003 0301 	and.w	r3, r3, #1
 800224e:	60fb      	str	r3, [r7, #12]
 8002250:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = PWM_B_Pin;
 8002252:	2380      	movs	r3, #128	@ 0x80
 8002254:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002256:	2302      	movs	r3, #2
 8002258:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800225a:	2300      	movs	r3, #0
 800225c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800225e:	2300      	movs	r3, #0
 8002260:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002262:	2302      	movs	r3, #2
 8002264:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(PWM_B_GPIO_Port, &GPIO_InitStruct);
 8002266:	f107 0314 	add.w	r3, r7, #20
 800226a:	4619      	mov	r1, r3
 800226c:	4806      	ldr	r0, [pc, #24]	@ (8002288 <HAL_TIM_MspPostInit+0xbc>)
 800226e:	f000 fb8d 	bl	800298c <HAL_GPIO_Init>
}
 8002272:	bf00      	nop
 8002274:	3728      	adds	r7, #40	@ 0x28
 8002276:	46bd      	mov	sp, r7
 8002278:	bd80      	pop	{r7, pc}
 800227a:	bf00      	nop
 800227c:	40023800 	.word	0x40023800
 8002280:	40020400 	.word	0x40020400
 8002284:	40000400 	.word	0x40000400
 8002288:	40020000 	.word	0x40020000

0800228c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b08a      	sub	sp, #40	@ 0x28
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002294:	f107 0314 	add.w	r3, r7, #20
 8002298:	2200      	movs	r2, #0
 800229a:	601a      	str	r2, [r3, #0]
 800229c:	605a      	str	r2, [r3, #4]
 800229e:	609a      	str	r2, [r3, #8]
 80022a0:	60da      	str	r2, [r3, #12]
 80022a2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4a19      	ldr	r2, [pc, #100]	@ (8002310 <HAL_UART_MspInit+0x84>)
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d12b      	bne.n	8002306 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80022ae:	2300      	movs	r3, #0
 80022b0:	613b      	str	r3, [r7, #16]
 80022b2:	4b18      	ldr	r3, [pc, #96]	@ (8002314 <HAL_UART_MspInit+0x88>)
 80022b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022b6:	4a17      	ldr	r2, [pc, #92]	@ (8002314 <HAL_UART_MspInit+0x88>)
 80022b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80022bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80022be:	4b15      	ldr	r3, [pc, #84]	@ (8002314 <HAL_UART_MspInit+0x88>)
 80022c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022c6:	613b      	str	r3, [r7, #16]
 80022c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022ca:	2300      	movs	r3, #0
 80022cc:	60fb      	str	r3, [r7, #12]
 80022ce:	4b11      	ldr	r3, [pc, #68]	@ (8002314 <HAL_UART_MspInit+0x88>)
 80022d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022d2:	4a10      	ldr	r2, [pc, #64]	@ (8002314 <HAL_UART_MspInit+0x88>)
 80022d4:	f043 0301 	orr.w	r3, r3, #1
 80022d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80022da:	4b0e      	ldr	r3, [pc, #56]	@ (8002314 <HAL_UART_MspInit+0x88>)
 80022dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022de:	f003 0301 	and.w	r3, r3, #1
 80022e2:	60fb      	str	r3, [r7, #12]
 80022e4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80022e6:	230c      	movs	r3, #12
 80022e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022ea:	2302      	movs	r3, #2
 80022ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ee:	2300      	movs	r3, #0
 80022f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022f2:	2303      	movs	r3, #3
 80022f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80022f6:	2307      	movs	r3, #7
 80022f8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022fa:	f107 0314 	add.w	r3, r7, #20
 80022fe:	4619      	mov	r1, r3
 8002300:	4805      	ldr	r0, [pc, #20]	@ (8002318 <HAL_UART_MspInit+0x8c>)
 8002302:	f000 fb43 	bl	800298c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8002306:	bf00      	nop
 8002308:	3728      	adds	r7, #40	@ 0x28
 800230a:	46bd      	mov	sp, r7
 800230c:	bd80      	pop	{r7, pc}
 800230e:	bf00      	nop
 8002310:	40004400 	.word	0x40004400
 8002314:	40023800 	.word	0x40023800
 8002318:	40020000 	.word	0x40020000

0800231c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800231c:	b480      	push	{r7}
 800231e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002320:	bf00      	nop
 8002322:	e7fd      	b.n	8002320 <NMI_Handler+0x4>

08002324 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002324:	b480      	push	{r7}
 8002326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002328:	bf00      	nop
 800232a:	e7fd      	b.n	8002328 <HardFault_Handler+0x4>

0800232c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800232c:	b480      	push	{r7}
 800232e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002330:	bf00      	nop
 8002332:	e7fd      	b.n	8002330 <MemManage_Handler+0x4>

08002334 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002334:	b480      	push	{r7}
 8002336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002338:	bf00      	nop
 800233a:	e7fd      	b.n	8002338 <BusFault_Handler+0x4>

0800233c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800233c:	b480      	push	{r7}
 800233e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002340:	bf00      	nop
 8002342:	e7fd      	b.n	8002340 <UsageFault_Handler+0x4>

08002344 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002344:	b480      	push	{r7}
 8002346:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002348:	bf00      	nop
 800234a:	46bd      	mov	sp, r7
 800234c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002350:	4770      	bx	lr

08002352 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002352:	b480      	push	{r7}
 8002354:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002356:	bf00      	nop
 8002358:	46bd      	mov	sp, r7
 800235a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235e:	4770      	bx	lr

08002360 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002360:	b480      	push	{r7}
 8002362:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002364:	bf00      	nop
 8002366:	46bd      	mov	sp, r7
 8002368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236c:	4770      	bx	lr

0800236e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800236e:	b580      	push	{r7, lr}
 8002370:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002372:	f000 f9b5 	bl	80026e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002376:	bf00      	nop
 8002378:	bd80      	pop	{r7, pc}
	...

0800237c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8002380:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002384:	f000 fcc8 	bl	8002d18 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Echo_Pin);
 8002388:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800238c:	f000 fcc4 	bl	8002d18 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */
  if (HAL_GPIO_ReadPin(Echo_GPIO_Port, Echo_Pin) == GPIO_PIN_SET){
 8002390:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002394:	4816      	ldr	r0, [pc, #88]	@ (80023f0 <EXTI15_10_IRQHandler+0x74>)
 8002396:	f000 fc8d 	bl	8002cb4 <HAL_GPIO_ReadPin>
 800239a:	4603      	mov	r3, r0
 800239c:	2b01      	cmp	r3, #1
 800239e:	d114      	bne.n	80023ca <EXTI15_10_IRQHandler+0x4e>
	  if (state == wait_for_echo_high){
 80023a0:	4b14      	ldr	r3, [pc, #80]	@ (80023f4 <EXTI15_10_IRQHandler+0x78>)
 80023a2:	781b      	ldrb	r3, [r3, #0]
 80023a4:	b2db      	uxtb	r3, r3
 80023a6:	2b04      	cmp	r3, #4
 80023a8:	d11f      	bne.n	80023ea <EXTI15_10_IRQHandler+0x6e>
		  htim10.Instance->CNT = 0;
 80023aa:	4b13      	ldr	r3, [pc, #76]	@ (80023f8 <EXTI15_10_IRQHandler+0x7c>)
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	2200      	movs	r2, #0
 80023b0:	625a      	str	r2, [r3, #36]	@ 0x24
		  echo_start = htim10.Instance->CNT;
 80023b2:	4b11      	ldr	r3, [pc, #68]	@ (80023f8 <EXTI15_10_IRQHandler+0x7c>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023b8:	4a10      	ldr	r2, [pc, #64]	@ (80023fc <EXTI15_10_IRQHandler+0x80>)
 80023ba:	6013      	str	r3, [r2, #0]
		  HAL_TIM_Base_Start(&htim10);
 80023bc:	480e      	ldr	r0, [pc, #56]	@ (80023f8 <EXTI15_10_IRQHandler+0x7c>)
 80023be:	f002 fb01 	bl	80049c4 <HAL_TIM_Base_Start>
		  state = wait_for_echo_low;
 80023c2:	4b0c      	ldr	r3, [pc, #48]	@ (80023f4 <EXTI15_10_IRQHandler+0x78>)
 80023c4:	2203      	movs	r2, #3
 80023c6:	701a      	strb	r2, [r3, #0]
		  state = measurement_done;
	  }

  }
  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80023c8:	e00f      	b.n	80023ea <EXTI15_10_IRQHandler+0x6e>
	  if (state == wait_for_echo_low){
 80023ca:	4b0a      	ldr	r3, [pc, #40]	@ (80023f4 <EXTI15_10_IRQHandler+0x78>)
 80023cc:	781b      	ldrb	r3, [r3, #0]
 80023ce:	b2db      	uxtb	r3, r3
 80023d0:	2b03      	cmp	r3, #3
 80023d2:	d10a      	bne.n	80023ea <EXTI15_10_IRQHandler+0x6e>
		  HAL_TIM_Base_Stop(&htim10);
 80023d4:	4808      	ldr	r0, [pc, #32]	@ (80023f8 <EXTI15_10_IRQHandler+0x7c>)
 80023d6:	f002 fb5d 	bl	8004a94 <HAL_TIM_Base_Stop>
		  echo_end = htim10.Instance->CNT;
 80023da:	4b07      	ldr	r3, [pc, #28]	@ (80023f8 <EXTI15_10_IRQHandler+0x7c>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023e0:	4a07      	ldr	r2, [pc, #28]	@ (8002400 <EXTI15_10_IRQHandler+0x84>)
 80023e2:	6013      	str	r3, [r2, #0]
		  state = measurement_done;
 80023e4:	4b03      	ldr	r3, [pc, #12]	@ (80023f4 <EXTI15_10_IRQHandler+0x78>)
 80023e6:	2205      	movs	r2, #5
 80023e8:	701a      	strb	r2, [r3, #0]
}
 80023ea:	bf00      	nop
 80023ec:	bd80      	pop	{r7, pc}
 80023ee:	bf00      	nop
 80023f0:	40020400 	.word	0x40020400
 80023f4:	20000000 	.word	0x20000000
 80023f8:	20000368 	.word	0x20000368
 80023fc:	200003f8 	.word	0x200003f8
 8002400:	200003fc 	.word	0x200003fc

08002404 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002408:	4808      	ldr	r0, [pc, #32]	@ (800242c <TIM7_IRQHandler+0x28>)
 800240a:	f002 fd21 	bl	8004e50 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */
  HAL_TIM_Base_Stop_IT(&htim7);
 800240e:	4807      	ldr	r0, [pc, #28]	@ (800242c <TIM7_IRQHandler+0x28>)
 8002410:	f002 fbd8 	bl	8004bc4 <HAL_TIM_Base_Stop_IT>
  sendTrigger();
 8002414:	f7ff fc64 	bl	8001ce0 <sendTrigger>
  trigger_time = HAL_GetTick();
 8002418:	f000 f976 	bl	8002708 <HAL_GetTick>
 800241c:	4603      	mov	r3, r0
 800241e:	4a04      	ldr	r2, [pc, #16]	@ (8002430 <TIM7_IRQHandler+0x2c>)
 8002420:	6013      	str	r3, [r2, #0]
  state = wait_for_echo_high;
 8002422:	4b04      	ldr	r3, [pc, #16]	@ (8002434 <TIM7_IRQHandler+0x30>)
 8002424:	2204      	movs	r2, #4
 8002426:	701a      	strb	r2, [r3, #0]

  /* USER CODE END TIM7_IRQn 1 */
}
 8002428:	bf00      	nop
 800242a:	bd80      	pop	{r7, pc}
 800242c:	20000320 	.word	0x20000320
 8002430:	20000404 	.word	0x20000404
 8002434:	20000000 	.word	0x20000000

08002438 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002438:	b480      	push	{r7}
 800243a:	af00      	add	r7, sp, #0
  return 1;
 800243c:	2301      	movs	r3, #1
}
 800243e:	4618      	mov	r0, r3
 8002440:	46bd      	mov	sp, r7
 8002442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002446:	4770      	bx	lr

08002448 <_kill>:

int _kill(int pid, int sig)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b082      	sub	sp, #8
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
 8002450:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002452:	f004 fbc9 	bl	8006be8 <__errno>
 8002456:	4603      	mov	r3, r0
 8002458:	2216      	movs	r2, #22
 800245a:	601a      	str	r2, [r3, #0]
  return -1;
 800245c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002460:	4618      	mov	r0, r3
 8002462:	3708      	adds	r7, #8
 8002464:	46bd      	mov	sp, r7
 8002466:	bd80      	pop	{r7, pc}

08002468 <_exit>:

void _exit (int status)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b082      	sub	sp, #8
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002470:	f04f 31ff 	mov.w	r1, #4294967295
 8002474:	6878      	ldr	r0, [r7, #4]
 8002476:	f7ff ffe7 	bl	8002448 <_kill>
  while (1) {}    /* Make sure we hang here */
 800247a:	bf00      	nop
 800247c:	e7fd      	b.n	800247a <_exit+0x12>

0800247e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800247e:	b580      	push	{r7, lr}
 8002480:	b086      	sub	sp, #24
 8002482:	af00      	add	r7, sp, #0
 8002484:	60f8      	str	r0, [r7, #12]
 8002486:	60b9      	str	r1, [r7, #8]
 8002488:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800248a:	2300      	movs	r3, #0
 800248c:	617b      	str	r3, [r7, #20]
 800248e:	e00a      	b.n	80024a6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002490:	f3af 8000 	nop.w
 8002494:	4601      	mov	r1, r0
 8002496:	68bb      	ldr	r3, [r7, #8]
 8002498:	1c5a      	adds	r2, r3, #1
 800249a:	60ba      	str	r2, [r7, #8]
 800249c:	b2ca      	uxtb	r2, r1
 800249e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024a0:	697b      	ldr	r3, [r7, #20]
 80024a2:	3301      	adds	r3, #1
 80024a4:	617b      	str	r3, [r7, #20]
 80024a6:	697a      	ldr	r2, [r7, #20]
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	429a      	cmp	r2, r3
 80024ac:	dbf0      	blt.n	8002490 <_read+0x12>
  }

  return len;
 80024ae:	687b      	ldr	r3, [r7, #4]
}
 80024b0:	4618      	mov	r0, r3
 80024b2:	3718      	adds	r7, #24
 80024b4:	46bd      	mov	sp, r7
 80024b6:	bd80      	pop	{r7, pc}

080024b8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b086      	sub	sp, #24
 80024bc:	af00      	add	r7, sp, #0
 80024be:	60f8      	str	r0, [r7, #12]
 80024c0:	60b9      	str	r1, [r7, #8]
 80024c2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024c4:	2300      	movs	r3, #0
 80024c6:	617b      	str	r3, [r7, #20]
 80024c8:	e009      	b.n	80024de <_write+0x26>
  {
    __io_putchar(*ptr++);
 80024ca:	68bb      	ldr	r3, [r7, #8]
 80024cc:	1c5a      	adds	r2, r3, #1
 80024ce:	60ba      	str	r2, [r7, #8]
 80024d0:	781b      	ldrb	r3, [r3, #0]
 80024d2:	4618      	mov	r0, r3
 80024d4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024d8:	697b      	ldr	r3, [r7, #20]
 80024da:	3301      	adds	r3, #1
 80024dc:	617b      	str	r3, [r7, #20]
 80024de:	697a      	ldr	r2, [r7, #20]
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	429a      	cmp	r2, r3
 80024e4:	dbf1      	blt.n	80024ca <_write+0x12>
  }
  return len;
 80024e6:	687b      	ldr	r3, [r7, #4]
}
 80024e8:	4618      	mov	r0, r3
 80024ea:	3718      	adds	r7, #24
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bd80      	pop	{r7, pc}

080024f0 <_close>:

int _close(int file)
{
 80024f0:	b480      	push	{r7}
 80024f2:	b083      	sub	sp, #12
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80024f8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024fc:	4618      	mov	r0, r3
 80024fe:	370c      	adds	r7, #12
 8002500:	46bd      	mov	sp, r7
 8002502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002506:	4770      	bx	lr

08002508 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002508:	b480      	push	{r7}
 800250a:	b083      	sub	sp, #12
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
 8002510:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002518:	605a      	str	r2, [r3, #4]
  return 0;
 800251a:	2300      	movs	r3, #0
}
 800251c:	4618      	mov	r0, r3
 800251e:	370c      	adds	r7, #12
 8002520:	46bd      	mov	sp, r7
 8002522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002526:	4770      	bx	lr

08002528 <_isatty>:

int _isatty(int file)
{
 8002528:	b480      	push	{r7}
 800252a:	b083      	sub	sp, #12
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002530:	2301      	movs	r3, #1
}
 8002532:	4618      	mov	r0, r3
 8002534:	370c      	adds	r7, #12
 8002536:	46bd      	mov	sp, r7
 8002538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253c:	4770      	bx	lr

0800253e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800253e:	b480      	push	{r7}
 8002540:	b085      	sub	sp, #20
 8002542:	af00      	add	r7, sp, #0
 8002544:	60f8      	str	r0, [r7, #12]
 8002546:	60b9      	str	r1, [r7, #8]
 8002548:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800254a:	2300      	movs	r3, #0
}
 800254c:	4618      	mov	r0, r3
 800254e:	3714      	adds	r7, #20
 8002550:	46bd      	mov	sp, r7
 8002552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002556:	4770      	bx	lr

08002558 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b086      	sub	sp, #24
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002560:	4a14      	ldr	r2, [pc, #80]	@ (80025b4 <_sbrk+0x5c>)
 8002562:	4b15      	ldr	r3, [pc, #84]	@ (80025b8 <_sbrk+0x60>)
 8002564:	1ad3      	subs	r3, r2, r3
 8002566:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002568:	697b      	ldr	r3, [r7, #20]
 800256a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800256c:	4b13      	ldr	r3, [pc, #76]	@ (80025bc <_sbrk+0x64>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d102      	bne.n	800257a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002574:	4b11      	ldr	r3, [pc, #68]	@ (80025bc <_sbrk+0x64>)
 8002576:	4a12      	ldr	r2, [pc, #72]	@ (80025c0 <_sbrk+0x68>)
 8002578:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800257a:	4b10      	ldr	r3, [pc, #64]	@ (80025bc <_sbrk+0x64>)
 800257c:	681a      	ldr	r2, [r3, #0]
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	4413      	add	r3, r2
 8002582:	693a      	ldr	r2, [r7, #16]
 8002584:	429a      	cmp	r2, r3
 8002586:	d207      	bcs.n	8002598 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002588:	f004 fb2e 	bl	8006be8 <__errno>
 800258c:	4603      	mov	r3, r0
 800258e:	220c      	movs	r2, #12
 8002590:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002592:	f04f 33ff 	mov.w	r3, #4294967295
 8002596:	e009      	b.n	80025ac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002598:	4b08      	ldr	r3, [pc, #32]	@ (80025bc <_sbrk+0x64>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800259e:	4b07      	ldr	r3, [pc, #28]	@ (80025bc <_sbrk+0x64>)
 80025a0:	681a      	ldr	r2, [r3, #0]
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	4413      	add	r3, r2
 80025a6:	4a05      	ldr	r2, [pc, #20]	@ (80025bc <_sbrk+0x64>)
 80025a8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80025aa:	68fb      	ldr	r3, [r7, #12]
}
 80025ac:	4618      	mov	r0, r3
 80025ae:	3718      	adds	r7, #24
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bd80      	pop	{r7, pc}
 80025b4:	20020000 	.word	0x20020000
 80025b8:	00000400 	.word	0x00000400
 80025bc:	20000468 	.word	0x20000468
 80025c0:	200005c0 	.word	0x200005c0

080025c4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80025c4:	b480      	push	{r7}
 80025c6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80025c8:	4b06      	ldr	r3, [pc, #24]	@ (80025e4 <SystemInit+0x20>)
 80025ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025ce:	4a05      	ldr	r2, [pc, #20]	@ (80025e4 <SystemInit+0x20>)
 80025d0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80025d4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025d8:	bf00      	nop
 80025da:	46bd      	mov	sp, r7
 80025dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e0:	4770      	bx	lr
 80025e2:	bf00      	nop
 80025e4:	e000ed00 	.word	0xe000ed00

080025e8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80025e8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002620 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80025ec:	f7ff ffea 	bl	80025c4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80025f0:	480c      	ldr	r0, [pc, #48]	@ (8002624 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80025f2:	490d      	ldr	r1, [pc, #52]	@ (8002628 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80025f4:	4a0d      	ldr	r2, [pc, #52]	@ (800262c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80025f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025f8:	e002      	b.n	8002600 <LoopCopyDataInit>

080025fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025fe:	3304      	adds	r3, #4

08002600 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002600:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002602:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002604:	d3f9      	bcc.n	80025fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002606:	4a0a      	ldr	r2, [pc, #40]	@ (8002630 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002608:	4c0a      	ldr	r4, [pc, #40]	@ (8002634 <LoopFillZerobss+0x22>)
  movs r3, #0
 800260a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800260c:	e001      	b.n	8002612 <LoopFillZerobss>

0800260e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800260e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002610:	3204      	adds	r2, #4

08002612 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002612:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002614:	d3fb      	bcc.n	800260e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002616:	f004 faed 	bl	8006bf4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800261a:	f7fe fdcb 	bl	80011b4 <main>
  bx  lr    
 800261e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002620:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002624:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002628:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 800262c:	0800911c 	.word	0x0800911c
  ldr r2, =_sbss
 8002630:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8002634:	200005bc 	.word	0x200005bc

08002638 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002638:	e7fe      	b.n	8002638 <ADC_IRQHandler>
	...

0800263c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002640:	4b0e      	ldr	r3, [pc, #56]	@ (800267c <HAL_Init+0x40>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	4a0d      	ldr	r2, [pc, #52]	@ (800267c <HAL_Init+0x40>)
 8002646:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800264a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800264c:	4b0b      	ldr	r3, [pc, #44]	@ (800267c <HAL_Init+0x40>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	4a0a      	ldr	r2, [pc, #40]	@ (800267c <HAL_Init+0x40>)
 8002652:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002656:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002658:	4b08      	ldr	r3, [pc, #32]	@ (800267c <HAL_Init+0x40>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	4a07      	ldr	r2, [pc, #28]	@ (800267c <HAL_Init+0x40>)
 800265e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002662:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002664:	2003      	movs	r0, #3
 8002666:	f000 f94f 	bl	8002908 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800266a:	2000      	movs	r0, #0
 800266c:	f000 f808 	bl	8002680 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002670:	f7ff fcb2 	bl	8001fd8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002674:	2300      	movs	r3, #0
}
 8002676:	4618      	mov	r0, r3
 8002678:	bd80      	pop	{r7, pc}
 800267a:	bf00      	nop
 800267c:	40023c00 	.word	0x40023c00

08002680 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b082      	sub	sp, #8
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002688:	4b12      	ldr	r3, [pc, #72]	@ (80026d4 <HAL_InitTick+0x54>)
 800268a:	681a      	ldr	r2, [r3, #0]
 800268c:	4b12      	ldr	r3, [pc, #72]	@ (80026d8 <HAL_InitTick+0x58>)
 800268e:	781b      	ldrb	r3, [r3, #0]
 8002690:	4619      	mov	r1, r3
 8002692:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002696:	fbb3 f3f1 	udiv	r3, r3, r1
 800269a:	fbb2 f3f3 	udiv	r3, r2, r3
 800269e:	4618      	mov	r0, r3
 80026a0:	f000 f967 	bl	8002972 <HAL_SYSTICK_Config>
 80026a4:	4603      	mov	r3, r0
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d001      	beq.n	80026ae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80026aa:	2301      	movs	r3, #1
 80026ac:	e00e      	b.n	80026cc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	2b0f      	cmp	r3, #15
 80026b2:	d80a      	bhi.n	80026ca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80026b4:	2200      	movs	r2, #0
 80026b6:	6879      	ldr	r1, [r7, #4]
 80026b8:	f04f 30ff 	mov.w	r0, #4294967295
 80026bc:	f000 f92f 	bl	800291e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80026c0:	4a06      	ldr	r2, [pc, #24]	@ (80026dc <HAL_InitTick+0x5c>)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80026c6:	2300      	movs	r3, #0
 80026c8:	e000      	b.n	80026cc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80026ca:	2301      	movs	r3, #1
}
 80026cc:	4618      	mov	r0, r3
 80026ce:	3708      	adds	r7, #8
 80026d0:	46bd      	mov	sp, r7
 80026d2:	bd80      	pop	{r7, pc}
 80026d4:	20000004 	.word	0x20000004
 80026d8:	2000000c 	.word	0x2000000c
 80026dc:	20000008 	.word	0x20000008

080026e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026e0:	b480      	push	{r7}
 80026e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80026e4:	4b06      	ldr	r3, [pc, #24]	@ (8002700 <HAL_IncTick+0x20>)
 80026e6:	781b      	ldrb	r3, [r3, #0]
 80026e8:	461a      	mov	r2, r3
 80026ea:	4b06      	ldr	r3, [pc, #24]	@ (8002704 <HAL_IncTick+0x24>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4413      	add	r3, r2
 80026f0:	4a04      	ldr	r2, [pc, #16]	@ (8002704 <HAL_IncTick+0x24>)
 80026f2:	6013      	str	r3, [r2, #0]
}
 80026f4:	bf00      	nop
 80026f6:	46bd      	mov	sp, r7
 80026f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fc:	4770      	bx	lr
 80026fe:	bf00      	nop
 8002700:	2000000c 	.word	0x2000000c
 8002704:	2000046c 	.word	0x2000046c

08002708 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002708:	b480      	push	{r7}
 800270a:	af00      	add	r7, sp, #0
  return uwTick;
 800270c:	4b03      	ldr	r3, [pc, #12]	@ (800271c <HAL_GetTick+0x14>)
 800270e:	681b      	ldr	r3, [r3, #0]
}
 8002710:	4618      	mov	r0, r3
 8002712:	46bd      	mov	sp, r7
 8002714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002718:	4770      	bx	lr
 800271a:	bf00      	nop
 800271c:	2000046c 	.word	0x2000046c

08002720 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b084      	sub	sp, #16
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002728:	f7ff ffee 	bl	8002708 <HAL_GetTick>
 800272c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002738:	d005      	beq.n	8002746 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800273a:	4b0a      	ldr	r3, [pc, #40]	@ (8002764 <HAL_Delay+0x44>)
 800273c:	781b      	ldrb	r3, [r3, #0]
 800273e:	461a      	mov	r2, r3
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	4413      	add	r3, r2
 8002744:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002746:	bf00      	nop
 8002748:	f7ff ffde 	bl	8002708 <HAL_GetTick>
 800274c:	4602      	mov	r2, r0
 800274e:	68bb      	ldr	r3, [r7, #8]
 8002750:	1ad3      	subs	r3, r2, r3
 8002752:	68fa      	ldr	r2, [r7, #12]
 8002754:	429a      	cmp	r2, r3
 8002756:	d8f7      	bhi.n	8002748 <HAL_Delay+0x28>
  {
  }
}
 8002758:	bf00      	nop
 800275a:	bf00      	nop
 800275c:	3710      	adds	r7, #16
 800275e:	46bd      	mov	sp, r7
 8002760:	bd80      	pop	{r7, pc}
 8002762:	bf00      	nop
 8002764:	2000000c 	.word	0x2000000c

08002768 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002768:	b480      	push	{r7}
 800276a:	b085      	sub	sp, #20
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	f003 0307 	and.w	r3, r3, #7
 8002776:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002778:	4b0c      	ldr	r3, [pc, #48]	@ (80027ac <__NVIC_SetPriorityGrouping+0x44>)
 800277a:	68db      	ldr	r3, [r3, #12]
 800277c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800277e:	68ba      	ldr	r2, [r7, #8]
 8002780:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002784:	4013      	ands	r3, r2
 8002786:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800278c:	68bb      	ldr	r3, [r7, #8]
 800278e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002790:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002794:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002798:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800279a:	4a04      	ldr	r2, [pc, #16]	@ (80027ac <__NVIC_SetPriorityGrouping+0x44>)
 800279c:	68bb      	ldr	r3, [r7, #8]
 800279e:	60d3      	str	r3, [r2, #12]
}
 80027a0:	bf00      	nop
 80027a2:	3714      	adds	r7, #20
 80027a4:	46bd      	mov	sp, r7
 80027a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027aa:	4770      	bx	lr
 80027ac:	e000ed00 	.word	0xe000ed00

080027b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80027b0:	b480      	push	{r7}
 80027b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027b4:	4b04      	ldr	r3, [pc, #16]	@ (80027c8 <__NVIC_GetPriorityGrouping+0x18>)
 80027b6:	68db      	ldr	r3, [r3, #12]
 80027b8:	0a1b      	lsrs	r3, r3, #8
 80027ba:	f003 0307 	and.w	r3, r3, #7
}
 80027be:	4618      	mov	r0, r3
 80027c0:	46bd      	mov	sp, r7
 80027c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c6:	4770      	bx	lr
 80027c8:	e000ed00 	.word	0xe000ed00

080027cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027cc:	b480      	push	{r7}
 80027ce:	b083      	sub	sp, #12
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	4603      	mov	r3, r0
 80027d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	db0b      	blt.n	80027f6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80027de:	79fb      	ldrb	r3, [r7, #7]
 80027e0:	f003 021f 	and.w	r2, r3, #31
 80027e4:	4907      	ldr	r1, [pc, #28]	@ (8002804 <__NVIC_EnableIRQ+0x38>)
 80027e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027ea:	095b      	lsrs	r3, r3, #5
 80027ec:	2001      	movs	r0, #1
 80027ee:	fa00 f202 	lsl.w	r2, r0, r2
 80027f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80027f6:	bf00      	nop
 80027f8:	370c      	adds	r7, #12
 80027fa:	46bd      	mov	sp, r7
 80027fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002800:	4770      	bx	lr
 8002802:	bf00      	nop
 8002804:	e000e100 	.word	0xe000e100

08002808 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002808:	b480      	push	{r7}
 800280a:	b083      	sub	sp, #12
 800280c:	af00      	add	r7, sp, #0
 800280e:	4603      	mov	r3, r0
 8002810:	6039      	str	r1, [r7, #0]
 8002812:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002814:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002818:	2b00      	cmp	r3, #0
 800281a:	db0a      	blt.n	8002832 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	b2da      	uxtb	r2, r3
 8002820:	490c      	ldr	r1, [pc, #48]	@ (8002854 <__NVIC_SetPriority+0x4c>)
 8002822:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002826:	0112      	lsls	r2, r2, #4
 8002828:	b2d2      	uxtb	r2, r2
 800282a:	440b      	add	r3, r1
 800282c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002830:	e00a      	b.n	8002848 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	b2da      	uxtb	r2, r3
 8002836:	4908      	ldr	r1, [pc, #32]	@ (8002858 <__NVIC_SetPriority+0x50>)
 8002838:	79fb      	ldrb	r3, [r7, #7]
 800283a:	f003 030f 	and.w	r3, r3, #15
 800283e:	3b04      	subs	r3, #4
 8002840:	0112      	lsls	r2, r2, #4
 8002842:	b2d2      	uxtb	r2, r2
 8002844:	440b      	add	r3, r1
 8002846:	761a      	strb	r2, [r3, #24]
}
 8002848:	bf00      	nop
 800284a:	370c      	adds	r7, #12
 800284c:	46bd      	mov	sp, r7
 800284e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002852:	4770      	bx	lr
 8002854:	e000e100 	.word	0xe000e100
 8002858:	e000ed00 	.word	0xe000ed00

0800285c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800285c:	b480      	push	{r7}
 800285e:	b089      	sub	sp, #36	@ 0x24
 8002860:	af00      	add	r7, sp, #0
 8002862:	60f8      	str	r0, [r7, #12]
 8002864:	60b9      	str	r1, [r7, #8]
 8002866:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	f003 0307 	and.w	r3, r3, #7
 800286e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002870:	69fb      	ldr	r3, [r7, #28]
 8002872:	f1c3 0307 	rsb	r3, r3, #7
 8002876:	2b04      	cmp	r3, #4
 8002878:	bf28      	it	cs
 800287a:	2304      	movcs	r3, #4
 800287c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800287e:	69fb      	ldr	r3, [r7, #28]
 8002880:	3304      	adds	r3, #4
 8002882:	2b06      	cmp	r3, #6
 8002884:	d902      	bls.n	800288c <NVIC_EncodePriority+0x30>
 8002886:	69fb      	ldr	r3, [r7, #28]
 8002888:	3b03      	subs	r3, #3
 800288a:	e000      	b.n	800288e <NVIC_EncodePriority+0x32>
 800288c:	2300      	movs	r3, #0
 800288e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002890:	f04f 32ff 	mov.w	r2, #4294967295
 8002894:	69bb      	ldr	r3, [r7, #24]
 8002896:	fa02 f303 	lsl.w	r3, r2, r3
 800289a:	43da      	mvns	r2, r3
 800289c:	68bb      	ldr	r3, [r7, #8]
 800289e:	401a      	ands	r2, r3
 80028a0:	697b      	ldr	r3, [r7, #20]
 80028a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80028a4:	f04f 31ff 	mov.w	r1, #4294967295
 80028a8:	697b      	ldr	r3, [r7, #20]
 80028aa:	fa01 f303 	lsl.w	r3, r1, r3
 80028ae:	43d9      	mvns	r1, r3
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028b4:	4313      	orrs	r3, r2
         );
}
 80028b6:	4618      	mov	r0, r3
 80028b8:	3724      	adds	r7, #36	@ 0x24
 80028ba:	46bd      	mov	sp, r7
 80028bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c0:	4770      	bx	lr
	...

080028c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b082      	sub	sp, #8
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	3b01      	subs	r3, #1
 80028d0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80028d4:	d301      	bcc.n	80028da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80028d6:	2301      	movs	r3, #1
 80028d8:	e00f      	b.n	80028fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80028da:	4a0a      	ldr	r2, [pc, #40]	@ (8002904 <SysTick_Config+0x40>)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	3b01      	subs	r3, #1
 80028e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80028e2:	210f      	movs	r1, #15
 80028e4:	f04f 30ff 	mov.w	r0, #4294967295
 80028e8:	f7ff ff8e 	bl	8002808 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80028ec:	4b05      	ldr	r3, [pc, #20]	@ (8002904 <SysTick_Config+0x40>)
 80028ee:	2200      	movs	r2, #0
 80028f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028f2:	4b04      	ldr	r3, [pc, #16]	@ (8002904 <SysTick_Config+0x40>)
 80028f4:	2207      	movs	r2, #7
 80028f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80028f8:	2300      	movs	r3, #0
}
 80028fa:	4618      	mov	r0, r3
 80028fc:	3708      	adds	r7, #8
 80028fe:	46bd      	mov	sp, r7
 8002900:	bd80      	pop	{r7, pc}
 8002902:	bf00      	nop
 8002904:	e000e010 	.word	0xe000e010

08002908 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b082      	sub	sp, #8
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002910:	6878      	ldr	r0, [r7, #4]
 8002912:	f7ff ff29 	bl	8002768 <__NVIC_SetPriorityGrouping>
}
 8002916:	bf00      	nop
 8002918:	3708      	adds	r7, #8
 800291a:	46bd      	mov	sp, r7
 800291c:	bd80      	pop	{r7, pc}

0800291e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800291e:	b580      	push	{r7, lr}
 8002920:	b086      	sub	sp, #24
 8002922:	af00      	add	r7, sp, #0
 8002924:	4603      	mov	r3, r0
 8002926:	60b9      	str	r1, [r7, #8]
 8002928:	607a      	str	r2, [r7, #4]
 800292a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800292c:	2300      	movs	r3, #0
 800292e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002930:	f7ff ff3e 	bl	80027b0 <__NVIC_GetPriorityGrouping>
 8002934:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002936:	687a      	ldr	r2, [r7, #4]
 8002938:	68b9      	ldr	r1, [r7, #8]
 800293a:	6978      	ldr	r0, [r7, #20]
 800293c:	f7ff ff8e 	bl	800285c <NVIC_EncodePriority>
 8002940:	4602      	mov	r2, r0
 8002942:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002946:	4611      	mov	r1, r2
 8002948:	4618      	mov	r0, r3
 800294a:	f7ff ff5d 	bl	8002808 <__NVIC_SetPriority>
}
 800294e:	bf00      	nop
 8002950:	3718      	adds	r7, #24
 8002952:	46bd      	mov	sp, r7
 8002954:	bd80      	pop	{r7, pc}

08002956 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002956:	b580      	push	{r7, lr}
 8002958:	b082      	sub	sp, #8
 800295a:	af00      	add	r7, sp, #0
 800295c:	4603      	mov	r3, r0
 800295e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002960:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002964:	4618      	mov	r0, r3
 8002966:	f7ff ff31 	bl	80027cc <__NVIC_EnableIRQ>
}
 800296a:	bf00      	nop
 800296c:	3708      	adds	r7, #8
 800296e:	46bd      	mov	sp, r7
 8002970:	bd80      	pop	{r7, pc}

08002972 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002972:	b580      	push	{r7, lr}
 8002974:	b082      	sub	sp, #8
 8002976:	af00      	add	r7, sp, #0
 8002978:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800297a:	6878      	ldr	r0, [r7, #4]
 800297c:	f7ff ffa2 	bl	80028c4 <SysTick_Config>
 8002980:	4603      	mov	r3, r0
}
 8002982:	4618      	mov	r0, r3
 8002984:	3708      	adds	r7, #8
 8002986:	46bd      	mov	sp, r7
 8002988:	bd80      	pop	{r7, pc}
	...

0800298c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800298c:	b480      	push	{r7}
 800298e:	b089      	sub	sp, #36	@ 0x24
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
 8002994:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002996:	2300      	movs	r3, #0
 8002998:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800299a:	2300      	movs	r3, #0
 800299c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800299e:	2300      	movs	r3, #0
 80029a0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029a2:	2300      	movs	r3, #0
 80029a4:	61fb      	str	r3, [r7, #28]
 80029a6:	e165      	b.n	8002c74 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80029a8:	2201      	movs	r2, #1
 80029aa:	69fb      	ldr	r3, [r7, #28]
 80029ac:	fa02 f303 	lsl.w	r3, r2, r3
 80029b0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	697a      	ldr	r2, [r7, #20]
 80029b8:	4013      	ands	r3, r2
 80029ba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80029bc:	693a      	ldr	r2, [r7, #16]
 80029be:	697b      	ldr	r3, [r7, #20]
 80029c0:	429a      	cmp	r2, r3
 80029c2:	f040 8154 	bne.w	8002c6e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	685b      	ldr	r3, [r3, #4]
 80029ca:	f003 0303 	and.w	r3, r3, #3
 80029ce:	2b01      	cmp	r3, #1
 80029d0:	d005      	beq.n	80029de <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80029da:	2b02      	cmp	r3, #2
 80029dc:	d130      	bne.n	8002a40 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	689b      	ldr	r3, [r3, #8]
 80029e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80029e4:	69fb      	ldr	r3, [r7, #28]
 80029e6:	005b      	lsls	r3, r3, #1
 80029e8:	2203      	movs	r2, #3
 80029ea:	fa02 f303 	lsl.w	r3, r2, r3
 80029ee:	43db      	mvns	r3, r3
 80029f0:	69ba      	ldr	r2, [r7, #24]
 80029f2:	4013      	ands	r3, r2
 80029f4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	68da      	ldr	r2, [r3, #12]
 80029fa:	69fb      	ldr	r3, [r7, #28]
 80029fc:	005b      	lsls	r3, r3, #1
 80029fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002a02:	69ba      	ldr	r2, [r7, #24]
 8002a04:	4313      	orrs	r3, r2
 8002a06:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	69ba      	ldr	r2, [r7, #24]
 8002a0c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002a14:	2201      	movs	r2, #1
 8002a16:	69fb      	ldr	r3, [r7, #28]
 8002a18:	fa02 f303 	lsl.w	r3, r2, r3
 8002a1c:	43db      	mvns	r3, r3
 8002a1e:	69ba      	ldr	r2, [r7, #24]
 8002a20:	4013      	ands	r3, r2
 8002a22:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	685b      	ldr	r3, [r3, #4]
 8002a28:	091b      	lsrs	r3, r3, #4
 8002a2a:	f003 0201 	and.w	r2, r3, #1
 8002a2e:	69fb      	ldr	r3, [r7, #28]
 8002a30:	fa02 f303 	lsl.w	r3, r2, r3
 8002a34:	69ba      	ldr	r2, [r7, #24]
 8002a36:	4313      	orrs	r3, r2
 8002a38:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	69ba      	ldr	r2, [r7, #24]
 8002a3e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	f003 0303 	and.w	r3, r3, #3
 8002a48:	2b03      	cmp	r3, #3
 8002a4a:	d017      	beq.n	8002a7c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	68db      	ldr	r3, [r3, #12]
 8002a50:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002a52:	69fb      	ldr	r3, [r7, #28]
 8002a54:	005b      	lsls	r3, r3, #1
 8002a56:	2203      	movs	r2, #3
 8002a58:	fa02 f303 	lsl.w	r3, r2, r3
 8002a5c:	43db      	mvns	r3, r3
 8002a5e:	69ba      	ldr	r2, [r7, #24]
 8002a60:	4013      	ands	r3, r2
 8002a62:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	689a      	ldr	r2, [r3, #8]
 8002a68:	69fb      	ldr	r3, [r7, #28]
 8002a6a:	005b      	lsls	r3, r3, #1
 8002a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a70:	69ba      	ldr	r2, [r7, #24]
 8002a72:	4313      	orrs	r3, r2
 8002a74:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	69ba      	ldr	r2, [r7, #24]
 8002a7a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	685b      	ldr	r3, [r3, #4]
 8002a80:	f003 0303 	and.w	r3, r3, #3
 8002a84:	2b02      	cmp	r3, #2
 8002a86:	d123      	bne.n	8002ad0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002a88:	69fb      	ldr	r3, [r7, #28]
 8002a8a:	08da      	lsrs	r2, r3, #3
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	3208      	adds	r2, #8
 8002a90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a94:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002a96:	69fb      	ldr	r3, [r7, #28]
 8002a98:	f003 0307 	and.w	r3, r3, #7
 8002a9c:	009b      	lsls	r3, r3, #2
 8002a9e:	220f      	movs	r2, #15
 8002aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa4:	43db      	mvns	r3, r3
 8002aa6:	69ba      	ldr	r2, [r7, #24]
 8002aa8:	4013      	ands	r3, r2
 8002aaa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	691a      	ldr	r2, [r3, #16]
 8002ab0:	69fb      	ldr	r3, [r7, #28]
 8002ab2:	f003 0307 	and.w	r3, r3, #7
 8002ab6:	009b      	lsls	r3, r3, #2
 8002ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8002abc:	69ba      	ldr	r2, [r7, #24]
 8002abe:	4313      	orrs	r3, r2
 8002ac0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002ac2:	69fb      	ldr	r3, [r7, #28]
 8002ac4:	08da      	lsrs	r2, r3, #3
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	3208      	adds	r2, #8
 8002aca:	69b9      	ldr	r1, [r7, #24]
 8002acc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002ad6:	69fb      	ldr	r3, [r7, #28]
 8002ad8:	005b      	lsls	r3, r3, #1
 8002ada:	2203      	movs	r2, #3
 8002adc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae0:	43db      	mvns	r3, r3
 8002ae2:	69ba      	ldr	r2, [r7, #24]
 8002ae4:	4013      	ands	r3, r2
 8002ae6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	f003 0203 	and.w	r2, r3, #3
 8002af0:	69fb      	ldr	r3, [r7, #28]
 8002af2:	005b      	lsls	r3, r3, #1
 8002af4:	fa02 f303 	lsl.w	r3, r2, r3
 8002af8:	69ba      	ldr	r2, [r7, #24]
 8002afa:	4313      	orrs	r3, r2
 8002afc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	69ba      	ldr	r2, [r7, #24]
 8002b02:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	685b      	ldr	r3, [r3, #4]
 8002b08:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	f000 80ae 	beq.w	8002c6e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b12:	2300      	movs	r3, #0
 8002b14:	60fb      	str	r3, [r7, #12]
 8002b16:	4b5d      	ldr	r3, [pc, #372]	@ (8002c8c <HAL_GPIO_Init+0x300>)
 8002b18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b1a:	4a5c      	ldr	r2, [pc, #368]	@ (8002c8c <HAL_GPIO_Init+0x300>)
 8002b1c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002b20:	6453      	str	r3, [r2, #68]	@ 0x44
 8002b22:	4b5a      	ldr	r3, [pc, #360]	@ (8002c8c <HAL_GPIO_Init+0x300>)
 8002b24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b26:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002b2a:	60fb      	str	r3, [r7, #12]
 8002b2c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002b2e:	4a58      	ldr	r2, [pc, #352]	@ (8002c90 <HAL_GPIO_Init+0x304>)
 8002b30:	69fb      	ldr	r3, [r7, #28]
 8002b32:	089b      	lsrs	r3, r3, #2
 8002b34:	3302      	adds	r3, #2
 8002b36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002b3c:	69fb      	ldr	r3, [r7, #28]
 8002b3e:	f003 0303 	and.w	r3, r3, #3
 8002b42:	009b      	lsls	r3, r3, #2
 8002b44:	220f      	movs	r2, #15
 8002b46:	fa02 f303 	lsl.w	r3, r2, r3
 8002b4a:	43db      	mvns	r3, r3
 8002b4c:	69ba      	ldr	r2, [r7, #24]
 8002b4e:	4013      	ands	r3, r2
 8002b50:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	4a4f      	ldr	r2, [pc, #316]	@ (8002c94 <HAL_GPIO_Init+0x308>)
 8002b56:	4293      	cmp	r3, r2
 8002b58:	d025      	beq.n	8002ba6 <HAL_GPIO_Init+0x21a>
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	4a4e      	ldr	r2, [pc, #312]	@ (8002c98 <HAL_GPIO_Init+0x30c>)
 8002b5e:	4293      	cmp	r3, r2
 8002b60:	d01f      	beq.n	8002ba2 <HAL_GPIO_Init+0x216>
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	4a4d      	ldr	r2, [pc, #308]	@ (8002c9c <HAL_GPIO_Init+0x310>)
 8002b66:	4293      	cmp	r3, r2
 8002b68:	d019      	beq.n	8002b9e <HAL_GPIO_Init+0x212>
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	4a4c      	ldr	r2, [pc, #304]	@ (8002ca0 <HAL_GPIO_Init+0x314>)
 8002b6e:	4293      	cmp	r3, r2
 8002b70:	d013      	beq.n	8002b9a <HAL_GPIO_Init+0x20e>
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	4a4b      	ldr	r2, [pc, #300]	@ (8002ca4 <HAL_GPIO_Init+0x318>)
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d00d      	beq.n	8002b96 <HAL_GPIO_Init+0x20a>
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	4a4a      	ldr	r2, [pc, #296]	@ (8002ca8 <HAL_GPIO_Init+0x31c>)
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d007      	beq.n	8002b92 <HAL_GPIO_Init+0x206>
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	4a49      	ldr	r2, [pc, #292]	@ (8002cac <HAL_GPIO_Init+0x320>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d101      	bne.n	8002b8e <HAL_GPIO_Init+0x202>
 8002b8a:	2306      	movs	r3, #6
 8002b8c:	e00c      	b.n	8002ba8 <HAL_GPIO_Init+0x21c>
 8002b8e:	2307      	movs	r3, #7
 8002b90:	e00a      	b.n	8002ba8 <HAL_GPIO_Init+0x21c>
 8002b92:	2305      	movs	r3, #5
 8002b94:	e008      	b.n	8002ba8 <HAL_GPIO_Init+0x21c>
 8002b96:	2304      	movs	r3, #4
 8002b98:	e006      	b.n	8002ba8 <HAL_GPIO_Init+0x21c>
 8002b9a:	2303      	movs	r3, #3
 8002b9c:	e004      	b.n	8002ba8 <HAL_GPIO_Init+0x21c>
 8002b9e:	2302      	movs	r3, #2
 8002ba0:	e002      	b.n	8002ba8 <HAL_GPIO_Init+0x21c>
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	e000      	b.n	8002ba8 <HAL_GPIO_Init+0x21c>
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	69fa      	ldr	r2, [r7, #28]
 8002baa:	f002 0203 	and.w	r2, r2, #3
 8002bae:	0092      	lsls	r2, r2, #2
 8002bb0:	4093      	lsls	r3, r2
 8002bb2:	69ba      	ldr	r2, [r7, #24]
 8002bb4:	4313      	orrs	r3, r2
 8002bb6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002bb8:	4935      	ldr	r1, [pc, #212]	@ (8002c90 <HAL_GPIO_Init+0x304>)
 8002bba:	69fb      	ldr	r3, [r7, #28]
 8002bbc:	089b      	lsrs	r3, r3, #2
 8002bbe:	3302      	adds	r3, #2
 8002bc0:	69ba      	ldr	r2, [r7, #24]
 8002bc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002bc6:	4b3a      	ldr	r3, [pc, #232]	@ (8002cb0 <HAL_GPIO_Init+0x324>)
 8002bc8:	689b      	ldr	r3, [r3, #8]
 8002bca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002bcc:	693b      	ldr	r3, [r7, #16]
 8002bce:	43db      	mvns	r3, r3
 8002bd0:	69ba      	ldr	r2, [r7, #24]
 8002bd2:	4013      	ands	r3, r2
 8002bd4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	685b      	ldr	r3, [r3, #4]
 8002bda:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d003      	beq.n	8002bea <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002be2:	69ba      	ldr	r2, [r7, #24]
 8002be4:	693b      	ldr	r3, [r7, #16]
 8002be6:	4313      	orrs	r3, r2
 8002be8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002bea:	4a31      	ldr	r2, [pc, #196]	@ (8002cb0 <HAL_GPIO_Init+0x324>)
 8002bec:	69bb      	ldr	r3, [r7, #24]
 8002bee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002bf0:	4b2f      	ldr	r3, [pc, #188]	@ (8002cb0 <HAL_GPIO_Init+0x324>)
 8002bf2:	68db      	ldr	r3, [r3, #12]
 8002bf4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002bf6:	693b      	ldr	r3, [r7, #16]
 8002bf8:	43db      	mvns	r3, r3
 8002bfa:	69ba      	ldr	r2, [r7, #24]
 8002bfc:	4013      	ands	r3, r2
 8002bfe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	685b      	ldr	r3, [r3, #4]
 8002c04:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d003      	beq.n	8002c14 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002c0c:	69ba      	ldr	r2, [r7, #24]
 8002c0e:	693b      	ldr	r3, [r7, #16]
 8002c10:	4313      	orrs	r3, r2
 8002c12:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002c14:	4a26      	ldr	r2, [pc, #152]	@ (8002cb0 <HAL_GPIO_Init+0x324>)
 8002c16:	69bb      	ldr	r3, [r7, #24]
 8002c18:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002c1a:	4b25      	ldr	r3, [pc, #148]	@ (8002cb0 <HAL_GPIO_Init+0x324>)
 8002c1c:	685b      	ldr	r3, [r3, #4]
 8002c1e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c20:	693b      	ldr	r3, [r7, #16]
 8002c22:	43db      	mvns	r3, r3
 8002c24:	69ba      	ldr	r2, [r7, #24]
 8002c26:	4013      	ands	r3, r2
 8002c28:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	685b      	ldr	r3, [r3, #4]
 8002c2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d003      	beq.n	8002c3e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002c36:	69ba      	ldr	r2, [r7, #24]
 8002c38:	693b      	ldr	r3, [r7, #16]
 8002c3a:	4313      	orrs	r3, r2
 8002c3c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002c3e:	4a1c      	ldr	r2, [pc, #112]	@ (8002cb0 <HAL_GPIO_Init+0x324>)
 8002c40:	69bb      	ldr	r3, [r7, #24]
 8002c42:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002c44:	4b1a      	ldr	r3, [pc, #104]	@ (8002cb0 <HAL_GPIO_Init+0x324>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c4a:	693b      	ldr	r3, [r7, #16]
 8002c4c:	43db      	mvns	r3, r3
 8002c4e:	69ba      	ldr	r2, [r7, #24]
 8002c50:	4013      	ands	r3, r2
 8002c52:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	685b      	ldr	r3, [r3, #4]
 8002c58:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d003      	beq.n	8002c68 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002c60:	69ba      	ldr	r2, [r7, #24]
 8002c62:	693b      	ldr	r3, [r7, #16]
 8002c64:	4313      	orrs	r3, r2
 8002c66:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002c68:	4a11      	ldr	r2, [pc, #68]	@ (8002cb0 <HAL_GPIO_Init+0x324>)
 8002c6a:	69bb      	ldr	r3, [r7, #24]
 8002c6c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c6e:	69fb      	ldr	r3, [r7, #28]
 8002c70:	3301      	adds	r3, #1
 8002c72:	61fb      	str	r3, [r7, #28]
 8002c74:	69fb      	ldr	r3, [r7, #28]
 8002c76:	2b0f      	cmp	r3, #15
 8002c78:	f67f ae96 	bls.w	80029a8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002c7c:	bf00      	nop
 8002c7e:	bf00      	nop
 8002c80:	3724      	adds	r7, #36	@ 0x24
 8002c82:	46bd      	mov	sp, r7
 8002c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c88:	4770      	bx	lr
 8002c8a:	bf00      	nop
 8002c8c:	40023800 	.word	0x40023800
 8002c90:	40013800 	.word	0x40013800
 8002c94:	40020000 	.word	0x40020000
 8002c98:	40020400 	.word	0x40020400
 8002c9c:	40020800 	.word	0x40020800
 8002ca0:	40020c00 	.word	0x40020c00
 8002ca4:	40021000 	.word	0x40021000
 8002ca8:	40021400 	.word	0x40021400
 8002cac:	40021800 	.word	0x40021800
 8002cb0:	40013c00 	.word	0x40013c00

08002cb4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b085      	sub	sp, #20
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
 8002cbc:	460b      	mov	r3, r1
 8002cbe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	691a      	ldr	r2, [r3, #16]
 8002cc4:	887b      	ldrh	r3, [r7, #2]
 8002cc6:	4013      	ands	r3, r2
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d002      	beq.n	8002cd2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002ccc:	2301      	movs	r3, #1
 8002cce:	73fb      	strb	r3, [r7, #15]
 8002cd0:	e001      	b.n	8002cd6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002cd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cd8:	4618      	mov	r0, r3
 8002cda:	3714      	adds	r7, #20
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce2:	4770      	bx	lr

08002ce4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	b083      	sub	sp, #12
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
 8002cec:	460b      	mov	r3, r1
 8002cee:	807b      	strh	r3, [r7, #2]
 8002cf0:	4613      	mov	r3, r2
 8002cf2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002cf4:	787b      	ldrb	r3, [r7, #1]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d003      	beq.n	8002d02 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002cfa:	887a      	ldrh	r2, [r7, #2]
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002d00:	e003      	b.n	8002d0a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002d02:	887b      	ldrh	r3, [r7, #2]
 8002d04:	041a      	lsls	r2, r3, #16
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	619a      	str	r2, [r3, #24]
}
 8002d0a:	bf00      	nop
 8002d0c:	370c      	adds	r7, #12
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d14:	4770      	bx	lr
	...

08002d18 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b082      	sub	sp, #8
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	4603      	mov	r3, r0
 8002d20:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002d22:	4b08      	ldr	r3, [pc, #32]	@ (8002d44 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002d24:	695a      	ldr	r2, [r3, #20]
 8002d26:	88fb      	ldrh	r3, [r7, #6]
 8002d28:	4013      	ands	r3, r2
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d006      	beq.n	8002d3c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002d2e:	4a05      	ldr	r2, [pc, #20]	@ (8002d44 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002d30:	88fb      	ldrh	r3, [r7, #6]
 8002d32:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002d34:	88fb      	ldrh	r3, [r7, #6]
 8002d36:	4618      	mov	r0, r3
 8002d38:	f000 f806 	bl	8002d48 <HAL_GPIO_EXTI_Callback>
  }
}
 8002d3c:	bf00      	nop
 8002d3e:	3708      	adds	r7, #8
 8002d40:	46bd      	mov	sp, r7
 8002d42:	bd80      	pop	{r7, pc}
 8002d44:	40013c00 	.word	0x40013c00

08002d48 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002d48:	b480      	push	{r7}
 8002d4a:	b083      	sub	sp, #12
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	4603      	mov	r3, r0
 8002d50:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002d52:	bf00      	nop
 8002d54:	370c      	adds	r7, #12
 8002d56:	46bd      	mov	sp, r7
 8002d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5c:	4770      	bx	lr
	...

08002d60 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b084      	sub	sp, #16
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d101      	bne.n	8002d72 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002d6e:	2301      	movs	r3, #1
 8002d70:	e12b      	b.n	8002fca <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d78:	b2db      	uxtb	r3, r3
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d106      	bne.n	8002d8c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2200      	movs	r2, #0
 8002d82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002d86:	6878      	ldr	r0, [r7, #4]
 8002d88:	f7ff f94e 	bl	8002028 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	2224      	movs	r2, #36	@ 0x24
 8002d90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	681a      	ldr	r2, [r3, #0]
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f022 0201 	bic.w	r2, r2, #1
 8002da2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	681a      	ldr	r2, [r3, #0]
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002db2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	681a      	ldr	r2, [r3, #0]
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002dc2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002dc4:	f001 f8b8 	bl	8003f38 <HAL_RCC_GetPCLK1Freq>
 8002dc8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	685b      	ldr	r3, [r3, #4]
 8002dce:	4a81      	ldr	r2, [pc, #516]	@ (8002fd4 <HAL_I2C_Init+0x274>)
 8002dd0:	4293      	cmp	r3, r2
 8002dd2:	d807      	bhi.n	8002de4 <HAL_I2C_Init+0x84>
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	4a80      	ldr	r2, [pc, #512]	@ (8002fd8 <HAL_I2C_Init+0x278>)
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	bf94      	ite	ls
 8002ddc:	2301      	movls	r3, #1
 8002dde:	2300      	movhi	r3, #0
 8002de0:	b2db      	uxtb	r3, r3
 8002de2:	e006      	b.n	8002df2 <HAL_I2C_Init+0x92>
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	4a7d      	ldr	r2, [pc, #500]	@ (8002fdc <HAL_I2C_Init+0x27c>)
 8002de8:	4293      	cmp	r3, r2
 8002dea:	bf94      	ite	ls
 8002dec:	2301      	movls	r3, #1
 8002dee:	2300      	movhi	r3, #0
 8002df0:	b2db      	uxtb	r3, r3
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d001      	beq.n	8002dfa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002df6:	2301      	movs	r3, #1
 8002df8:	e0e7      	b.n	8002fca <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	4a78      	ldr	r2, [pc, #480]	@ (8002fe0 <HAL_I2C_Init+0x280>)
 8002dfe:	fba2 2303 	umull	r2, r3, r2, r3
 8002e02:	0c9b      	lsrs	r3, r3, #18
 8002e04:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	68ba      	ldr	r2, [r7, #8]
 8002e16:	430a      	orrs	r2, r1
 8002e18:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	6a1b      	ldr	r3, [r3, #32]
 8002e20:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	685b      	ldr	r3, [r3, #4]
 8002e28:	4a6a      	ldr	r2, [pc, #424]	@ (8002fd4 <HAL_I2C_Init+0x274>)
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d802      	bhi.n	8002e34 <HAL_I2C_Init+0xd4>
 8002e2e:	68bb      	ldr	r3, [r7, #8]
 8002e30:	3301      	adds	r3, #1
 8002e32:	e009      	b.n	8002e48 <HAL_I2C_Init+0xe8>
 8002e34:	68bb      	ldr	r3, [r7, #8]
 8002e36:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002e3a:	fb02 f303 	mul.w	r3, r2, r3
 8002e3e:	4a69      	ldr	r2, [pc, #420]	@ (8002fe4 <HAL_I2C_Init+0x284>)
 8002e40:	fba2 2303 	umull	r2, r3, r2, r3
 8002e44:	099b      	lsrs	r3, r3, #6
 8002e46:	3301      	adds	r3, #1
 8002e48:	687a      	ldr	r2, [r7, #4]
 8002e4a:	6812      	ldr	r2, [r2, #0]
 8002e4c:	430b      	orrs	r3, r1
 8002e4e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	69db      	ldr	r3, [r3, #28]
 8002e56:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002e5a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	685b      	ldr	r3, [r3, #4]
 8002e62:	495c      	ldr	r1, [pc, #368]	@ (8002fd4 <HAL_I2C_Init+0x274>)
 8002e64:	428b      	cmp	r3, r1
 8002e66:	d819      	bhi.n	8002e9c <HAL_I2C_Init+0x13c>
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	1e59      	subs	r1, r3, #1
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	685b      	ldr	r3, [r3, #4]
 8002e70:	005b      	lsls	r3, r3, #1
 8002e72:	fbb1 f3f3 	udiv	r3, r1, r3
 8002e76:	1c59      	adds	r1, r3, #1
 8002e78:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002e7c:	400b      	ands	r3, r1
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d00a      	beq.n	8002e98 <HAL_I2C_Init+0x138>
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	1e59      	subs	r1, r3, #1
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	685b      	ldr	r3, [r3, #4]
 8002e8a:	005b      	lsls	r3, r3, #1
 8002e8c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002e90:	3301      	adds	r3, #1
 8002e92:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e96:	e051      	b.n	8002f3c <HAL_I2C_Init+0x1dc>
 8002e98:	2304      	movs	r3, #4
 8002e9a:	e04f      	b.n	8002f3c <HAL_I2C_Init+0x1dc>
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	689b      	ldr	r3, [r3, #8]
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d111      	bne.n	8002ec8 <HAL_I2C_Init+0x168>
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	1e58      	subs	r0, r3, #1
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6859      	ldr	r1, [r3, #4]
 8002eac:	460b      	mov	r3, r1
 8002eae:	005b      	lsls	r3, r3, #1
 8002eb0:	440b      	add	r3, r1
 8002eb2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002eb6:	3301      	adds	r3, #1
 8002eb8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	bf0c      	ite	eq
 8002ec0:	2301      	moveq	r3, #1
 8002ec2:	2300      	movne	r3, #0
 8002ec4:	b2db      	uxtb	r3, r3
 8002ec6:	e012      	b.n	8002eee <HAL_I2C_Init+0x18e>
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	1e58      	subs	r0, r3, #1
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6859      	ldr	r1, [r3, #4]
 8002ed0:	460b      	mov	r3, r1
 8002ed2:	009b      	lsls	r3, r3, #2
 8002ed4:	440b      	add	r3, r1
 8002ed6:	0099      	lsls	r1, r3, #2
 8002ed8:	440b      	add	r3, r1
 8002eda:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ede:	3301      	adds	r3, #1
 8002ee0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	bf0c      	ite	eq
 8002ee8:	2301      	moveq	r3, #1
 8002eea:	2300      	movne	r3, #0
 8002eec:	b2db      	uxtb	r3, r3
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d001      	beq.n	8002ef6 <HAL_I2C_Init+0x196>
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	e022      	b.n	8002f3c <HAL_I2C_Init+0x1dc>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	689b      	ldr	r3, [r3, #8]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d10e      	bne.n	8002f1c <HAL_I2C_Init+0x1bc>
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	1e58      	subs	r0, r3, #1
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6859      	ldr	r1, [r3, #4]
 8002f06:	460b      	mov	r3, r1
 8002f08:	005b      	lsls	r3, r3, #1
 8002f0a:	440b      	add	r3, r1
 8002f0c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f10:	3301      	adds	r3, #1
 8002f12:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f16:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002f1a:	e00f      	b.n	8002f3c <HAL_I2C_Init+0x1dc>
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	1e58      	subs	r0, r3, #1
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6859      	ldr	r1, [r3, #4]
 8002f24:	460b      	mov	r3, r1
 8002f26:	009b      	lsls	r3, r3, #2
 8002f28:	440b      	add	r3, r1
 8002f2a:	0099      	lsls	r1, r3, #2
 8002f2c:	440b      	add	r3, r1
 8002f2e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f32:	3301      	adds	r3, #1
 8002f34:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f38:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002f3c:	6879      	ldr	r1, [r7, #4]
 8002f3e:	6809      	ldr	r1, [r1, #0]
 8002f40:	4313      	orrs	r3, r2
 8002f42:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	69da      	ldr	r2, [r3, #28]
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6a1b      	ldr	r3, [r3, #32]
 8002f56:	431a      	orrs	r2, r3
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	430a      	orrs	r2, r1
 8002f5e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	689b      	ldr	r3, [r3, #8]
 8002f66:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002f6a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002f6e:	687a      	ldr	r2, [r7, #4]
 8002f70:	6911      	ldr	r1, [r2, #16]
 8002f72:	687a      	ldr	r2, [r7, #4]
 8002f74:	68d2      	ldr	r2, [r2, #12]
 8002f76:	4311      	orrs	r1, r2
 8002f78:	687a      	ldr	r2, [r7, #4]
 8002f7a:	6812      	ldr	r2, [r2, #0]
 8002f7c:	430b      	orrs	r3, r1
 8002f7e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	68db      	ldr	r3, [r3, #12]
 8002f86:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	695a      	ldr	r2, [r3, #20]
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	699b      	ldr	r3, [r3, #24]
 8002f92:	431a      	orrs	r2, r3
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	430a      	orrs	r2, r1
 8002f9a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	681a      	ldr	r2, [r3, #0]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f042 0201 	orr.w	r2, r2, #1
 8002faa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2200      	movs	r2, #0
 8002fb0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2220      	movs	r2, #32
 8002fb6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002fc8:	2300      	movs	r3, #0
}
 8002fca:	4618      	mov	r0, r3
 8002fcc:	3710      	adds	r7, #16
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bd80      	pop	{r7, pc}
 8002fd2:	bf00      	nop
 8002fd4:	000186a0 	.word	0x000186a0
 8002fd8:	001e847f 	.word	0x001e847f
 8002fdc:	003d08ff 	.word	0x003d08ff
 8002fe0:	431bde83 	.word	0x431bde83
 8002fe4:	10624dd3 	.word	0x10624dd3

08002fe8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b088      	sub	sp, #32
 8002fec:	af02      	add	r7, sp, #8
 8002fee:	60f8      	str	r0, [r7, #12]
 8002ff0:	607a      	str	r2, [r7, #4]
 8002ff2:	461a      	mov	r2, r3
 8002ff4:	460b      	mov	r3, r1
 8002ff6:	817b      	strh	r3, [r7, #10]
 8002ff8:	4613      	mov	r3, r2
 8002ffa:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002ffc:	f7ff fb84 	bl	8002708 <HAL_GetTick>
 8003000:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003008:	b2db      	uxtb	r3, r3
 800300a:	2b20      	cmp	r3, #32
 800300c:	f040 80e0 	bne.w	80031d0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003010:	697b      	ldr	r3, [r7, #20]
 8003012:	9300      	str	r3, [sp, #0]
 8003014:	2319      	movs	r3, #25
 8003016:	2201      	movs	r2, #1
 8003018:	4970      	ldr	r1, [pc, #448]	@ (80031dc <HAL_I2C_Master_Transmit+0x1f4>)
 800301a:	68f8      	ldr	r0, [r7, #12]
 800301c:	f000 fc64 	bl	80038e8 <I2C_WaitOnFlagUntilTimeout>
 8003020:	4603      	mov	r3, r0
 8003022:	2b00      	cmp	r3, #0
 8003024:	d001      	beq.n	800302a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003026:	2302      	movs	r3, #2
 8003028:	e0d3      	b.n	80031d2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003030:	2b01      	cmp	r3, #1
 8003032:	d101      	bne.n	8003038 <HAL_I2C_Master_Transmit+0x50>
 8003034:	2302      	movs	r3, #2
 8003036:	e0cc      	b.n	80031d2 <HAL_I2C_Master_Transmit+0x1ea>
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	2201      	movs	r2, #1
 800303c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f003 0301 	and.w	r3, r3, #1
 800304a:	2b01      	cmp	r3, #1
 800304c:	d007      	beq.n	800305e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	681a      	ldr	r2, [r3, #0]
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f042 0201 	orr.w	r2, r2, #1
 800305c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	681a      	ldr	r2, [r3, #0]
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800306c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	2221      	movs	r2, #33	@ 0x21
 8003072:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	2210      	movs	r2, #16
 800307a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	2200      	movs	r2, #0
 8003082:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	687a      	ldr	r2, [r7, #4]
 8003088:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	893a      	ldrh	r2, [r7, #8]
 800308e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003094:	b29a      	uxth	r2, r3
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	4a50      	ldr	r2, [pc, #320]	@ (80031e0 <HAL_I2C_Master_Transmit+0x1f8>)
 800309e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80030a0:	8979      	ldrh	r1, [r7, #10]
 80030a2:	697b      	ldr	r3, [r7, #20]
 80030a4:	6a3a      	ldr	r2, [r7, #32]
 80030a6:	68f8      	ldr	r0, [r7, #12]
 80030a8:	f000 face 	bl	8003648 <I2C_MasterRequestWrite>
 80030ac:	4603      	mov	r3, r0
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d001      	beq.n	80030b6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80030b2:	2301      	movs	r3, #1
 80030b4:	e08d      	b.n	80031d2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80030b6:	2300      	movs	r3, #0
 80030b8:	613b      	str	r3, [r7, #16]
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	695b      	ldr	r3, [r3, #20]
 80030c0:	613b      	str	r3, [r7, #16]
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	699b      	ldr	r3, [r3, #24]
 80030c8:	613b      	str	r3, [r7, #16]
 80030ca:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80030cc:	e066      	b.n	800319c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030ce:	697a      	ldr	r2, [r7, #20]
 80030d0:	6a39      	ldr	r1, [r7, #32]
 80030d2:	68f8      	ldr	r0, [r7, #12]
 80030d4:	f000 fd22 	bl	8003b1c <I2C_WaitOnTXEFlagUntilTimeout>
 80030d8:	4603      	mov	r3, r0
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d00d      	beq.n	80030fa <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030e2:	2b04      	cmp	r3, #4
 80030e4:	d107      	bne.n	80030f6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	681a      	ldr	r2, [r3, #0]
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80030f4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80030f6:	2301      	movs	r3, #1
 80030f8:	e06b      	b.n	80031d2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030fe:	781a      	ldrb	r2, [r3, #0]
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800310a:	1c5a      	adds	r2, r3, #1
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003114:	b29b      	uxth	r3, r3
 8003116:	3b01      	subs	r3, #1
 8003118:	b29a      	uxth	r2, r3
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003122:	3b01      	subs	r3, #1
 8003124:	b29a      	uxth	r2, r3
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	695b      	ldr	r3, [r3, #20]
 8003130:	f003 0304 	and.w	r3, r3, #4
 8003134:	2b04      	cmp	r3, #4
 8003136:	d11b      	bne.n	8003170 <HAL_I2C_Master_Transmit+0x188>
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800313c:	2b00      	cmp	r3, #0
 800313e:	d017      	beq.n	8003170 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003144:	781a      	ldrb	r2, [r3, #0]
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003150:	1c5a      	adds	r2, r3, #1
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800315a:	b29b      	uxth	r3, r3
 800315c:	3b01      	subs	r3, #1
 800315e:	b29a      	uxth	r2, r3
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003168:	3b01      	subs	r3, #1
 800316a:	b29a      	uxth	r2, r3
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003170:	697a      	ldr	r2, [r7, #20]
 8003172:	6a39      	ldr	r1, [r7, #32]
 8003174:	68f8      	ldr	r0, [r7, #12]
 8003176:	f000 fd19 	bl	8003bac <I2C_WaitOnBTFFlagUntilTimeout>
 800317a:	4603      	mov	r3, r0
 800317c:	2b00      	cmp	r3, #0
 800317e:	d00d      	beq.n	800319c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003184:	2b04      	cmp	r3, #4
 8003186:	d107      	bne.n	8003198 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	681a      	ldr	r2, [r3, #0]
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003196:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003198:	2301      	movs	r3, #1
 800319a:	e01a      	b.n	80031d2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d194      	bne.n	80030ce <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	681a      	ldr	r2, [r3, #0]
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031b2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	2220      	movs	r2, #32
 80031b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	2200      	movs	r2, #0
 80031c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	2200      	movs	r2, #0
 80031c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80031cc:	2300      	movs	r3, #0
 80031ce:	e000      	b.n	80031d2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80031d0:	2302      	movs	r3, #2
  }
}
 80031d2:	4618      	mov	r0, r3
 80031d4:	3718      	adds	r7, #24
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bd80      	pop	{r7, pc}
 80031da:	bf00      	nop
 80031dc:	00100002 	.word	0x00100002
 80031e0:	ffff0000 	.word	0xffff0000

080031e4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b08c      	sub	sp, #48	@ 0x30
 80031e8:	af02      	add	r7, sp, #8
 80031ea:	60f8      	str	r0, [r7, #12]
 80031ec:	607a      	str	r2, [r7, #4]
 80031ee:	461a      	mov	r2, r3
 80031f0:	460b      	mov	r3, r1
 80031f2:	817b      	strh	r3, [r7, #10]
 80031f4:	4613      	mov	r3, r2
 80031f6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80031f8:	f7ff fa86 	bl	8002708 <HAL_GetTick>
 80031fc:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003204:	b2db      	uxtb	r3, r3
 8003206:	2b20      	cmp	r3, #32
 8003208:	f040 8217 	bne.w	800363a <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800320c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800320e:	9300      	str	r3, [sp, #0]
 8003210:	2319      	movs	r3, #25
 8003212:	2201      	movs	r2, #1
 8003214:	497c      	ldr	r1, [pc, #496]	@ (8003408 <HAL_I2C_Master_Receive+0x224>)
 8003216:	68f8      	ldr	r0, [r7, #12]
 8003218:	f000 fb66 	bl	80038e8 <I2C_WaitOnFlagUntilTimeout>
 800321c:	4603      	mov	r3, r0
 800321e:	2b00      	cmp	r3, #0
 8003220:	d001      	beq.n	8003226 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8003222:	2302      	movs	r3, #2
 8003224:	e20a      	b.n	800363c <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800322c:	2b01      	cmp	r3, #1
 800322e:	d101      	bne.n	8003234 <HAL_I2C_Master_Receive+0x50>
 8003230:	2302      	movs	r3, #2
 8003232:	e203      	b.n	800363c <HAL_I2C_Master_Receive+0x458>
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	2201      	movs	r2, #1
 8003238:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f003 0301 	and.w	r3, r3, #1
 8003246:	2b01      	cmp	r3, #1
 8003248:	d007      	beq.n	800325a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	681a      	ldr	r2, [r3, #0]
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f042 0201 	orr.w	r2, r2, #1
 8003258:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	681a      	ldr	r2, [r3, #0]
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003268:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	2222      	movs	r2, #34	@ 0x22
 800326e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	2210      	movs	r2, #16
 8003276:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	2200      	movs	r2, #0
 800327e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	687a      	ldr	r2, [r7, #4]
 8003284:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	893a      	ldrh	r2, [r7, #8]
 800328a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003290:	b29a      	uxth	r2, r3
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	4a5c      	ldr	r2, [pc, #368]	@ (800340c <HAL_I2C_Master_Receive+0x228>)
 800329a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800329c:	8979      	ldrh	r1, [r7, #10]
 800329e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80032a2:	68f8      	ldr	r0, [r7, #12]
 80032a4:	f000 fa52 	bl	800374c <I2C_MasterRequestRead>
 80032a8:	4603      	mov	r3, r0
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d001      	beq.n	80032b2 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80032ae:	2301      	movs	r3, #1
 80032b0:	e1c4      	b.n	800363c <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d113      	bne.n	80032e2 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80032ba:	2300      	movs	r3, #0
 80032bc:	623b      	str	r3, [r7, #32]
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	695b      	ldr	r3, [r3, #20]
 80032c4:	623b      	str	r3, [r7, #32]
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	699b      	ldr	r3, [r3, #24]
 80032cc:	623b      	str	r3, [r7, #32]
 80032ce:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	681a      	ldr	r2, [r3, #0]
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80032de:	601a      	str	r2, [r3, #0]
 80032e0:	e198      	b.n	8003614 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032e6:	2b01      	cmp	r3, #1
 80032e8:	d11b      	bne.n	8003322 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	681a      	ldr	r2, [r3, #0]
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80032f8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80032fa:	2300      	movs	r3, #0
 80032fc:	61fb      	str	r3, [r7, #28]
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	695b      	ldr	r3, [r3, #20]
 8003304:	61fb      	str	r3, [r7, #28]
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	699b      	ldr	r3, [r3, #24]
 800330c:	61fb      	str	r3, [r7, #28]
 800330e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	681a      	ldr	r2, [r3, #0]
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800331e:	601a      	str	r2, [r3, #0]
 8003320:	e178      	b.n	8003614 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003326:	2b02      	cmp	r3, #2
 8003328:	d11b      	bne.n	8003362 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	681a      	ldr	r2, [r3, #0]
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003338:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	681a      	ldr	r2, [r3, #0]
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003348:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800334a:	2300      	movs	r3, #0
 800334c:	61bb      	str	r3, [r7, #24]
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	695b      	ldr	r3, [r3, #20]
 8003354:	61bb      	str	r3, [r7, #24]
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	699b      	ldr	r3, [r3, #24]
 800335c:	61bb      	str	r3, [r7, #24]
 800335e:	69bb      	ldr	r3, [r7, #24]
 8003360:	e158      	b.n	8003614 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	681a      	ldr	r2, [r3, #0]
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003370:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003372:	2300      	movs	r3, #0
 8003374:	617b      	str	r3, [r7, #20]
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	695b      	ldr	r3, [r3, #20]
 800337c:	617b      	str	r3, [r7, #20]
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	699b      	ldr	r3, [r3, #24]
 8003384:	617b      	str	r3, [r7, #20]
 8003386:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003388:	e144      	b.n	8003614 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800338e:	2b03      	cmp	r3, #3
 8003390:	f200 80f1 	bhi.w	8003576 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003398:	2b01      	cmp	r3, #1
 800339a:	d123      	bne.n	80033e4 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800339c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800339e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80033a0:	68f8      	ldr	r0, [r7, #12]
 80033a2:	f000 fc4b 	bl	8003c3c <I2C_WaitOnRXNEFlagUntilTimeout>
 80033a6:	4603      	mov	r3, r0
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d001      	beq.n	80033b0 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80033ac:	2301      	movs	r3, #1
 80033ae:	e145      	b.n	800363c <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	691a      	ldr	r2, [r3, #16]
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033ba:	b2d2      	uxtb	r2, r2
 80033bc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033c2:	1c5a      	adds	r2, r3, #1
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033cc:	3b01      	subs	r3, #1
 80033ce:	b29a      	uxth	r2, r3
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033d8:	b29b      	uxth	r3, r3
 80033da:	3b01      	subs	r3, #1
 80033dc:	b29a      	uxth	r2, r3
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80033e2:	e117      	b.n	8003614 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033e8:	2b02      	cmp	r3, #2
 80033ea:	d14e      	bne.n	800348a <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80033ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033ee:	9300      	str	r3, [sp, #0]
 80033f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033f2:	2200      	movs	r2, #0
 80033f4:	4906      	ldr	r1, [pc, #24]	@ (8003410 <HAL_I2C_Master_Receive+0x22c>)
 80033f6:	68f8      	ldr	r0, [r7, #12]
 80033f8:	f000 fa76 	bl	80038e8 <I2C_WaitOnFlagUntilTimeout>
 80033fc:	4603      	mov	r3, r0
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d008      	beq.n	8003414 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8003402:	2301      	movs	r3, #1
 8003404:	e11a      	b.n	800363c <HAL_I2C_Master_Receive+0x458>
 8003406:	bf00      	nop
 8003408:	00100002 	.word	0x00100002
 800340c:	ffff0000 	.word	0xffff0000
 8003410:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	681a      	ldr	r2, [r3, #0]
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003422:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	691a      	ldr	r2, [r3, #16]
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800342e:	b2d2      	uxtb	r2, r2
 8003430:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003436:	1c5a      	adds	r2, r3, #1
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003440:	3b01      	subs	r3, #1
 8003442:	b29a      	uxth	r2, r3
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800344c:	b29b      	uxth	r3, r3
 800344e:	3b01      	subs	r3, #1
 8003450:	b29a      	uxth	r2, r3
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	691a      	ldr	r2, [r3, #16]
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003460:	b2d2      	uxtb	r2, r2
 8003462:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003468:	1c5a      	adds	r2, r3, #1
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003472:	3b01      	subs	r3, #1
 8003474:	b29a      	uxth	r2, r3
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800347e:	b29b      	uxth	r3, r3
 8003480:	3b01      	subs	r3, #1
 8003482:	b29a      	uxth	r2, r3
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003488:	e0c4      	b.n	8003614 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800348a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800348c:	9300      	str	r3, [sp, #0]
 800348e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003490:	2200      	movs	r2, #0
 8003492:	496c      	ldr	r1, [pc, #432]	@ (8003644 <HAL_I2C_Master_Receive+0x460>)
 8003494:	68f8      	ldr	r0, [r7, #12]
 8003496:	f000 fa27 	bl	80038e8 <I2C_WaitOnFlagUntilTimeout>
 800349a:	4603      	mov	r3, r0
 800349c:	2b00      	cmp	r3, #0
 800349e:	d001      	beq.n	80034a4 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80034a0:	2301      	movs	r3, #1
 80034a2:	e0cb      	b.n	800363c <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	681a      	ldr	r2, [r3, #0]
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80034b2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	691a      	ldr	r2, [r3, #16]
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034be:	b2d2      	uxtb	r2, r2
 80034c0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034c6:	1c5a      	adds	r2, r3, #1
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034d0:	3b01      	subs	r3, #1
 80034d2:	b29a      	uxth	r2, r3
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034dc:	b29b      	uxth	r3, r3
 80034de:	3b01      	subs	r3, #1
 80034e0:	b29a      	uxth	r2, r3
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80034e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034e8:	9300      	str	r3, [sp, #0]
 80034ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034ec:	2200      	movs	r2, #0
 80034ee:	4955      	ldr	r1, [pc, #340]	@ (8003644 <HAL_I2C_Master_Receive+0x460>)
 80034f0:	68f8      	ldr	r0, [r7, #12]
 80034f2:	f000 f9f9 	bl	80038e8 <I2C_WaitOnFlagUntilTimeout>
 80034f6:	4603      	mov	r3, r0
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d001      	beq.n	8003500 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80034fc:	2301      	movs	r3, #1
 80034fe:	e09d      	b.n	800363c <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	681a      	ldr	r2, [r3, #0]
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800350e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	691a      	ldr	r2, [r3, #16]
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800351a:	b2d2      	uxtb	r2, r2
 800351c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003522:	1c5a      	adds	r2, r3, #1
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800352c:	3b01      	subs	r3, #1
 800352e:	b29a      	uxth	r2, r3
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003538:	b29b      	uxth	r3, r3
 800353a:	3b01      	subs	r3, #1
 800353c:	b29a      	uxth	r2, r3
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	691a      	ldr	r2, [r3, #16]
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800354c:	b2d2      	uxtb	r2, r2
 800354e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003554:	1c5a      	adds	r2, r3, #1
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800355e:	3b01      	subs	r3, #1
 8003560:	b29a      	uxth	r2, r3
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800356a:	b29b      	uxth	r3, r3
 800356c:	3b01      	subs	r3, #1
 800356e:	b29a      	uxth	r2, r3
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003574:	e04e      	b.n	8003614 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003576:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003578:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800357a:	68f8      	ldr	r0, [r7, #12]
 800357c:	f000 fb5e 	bl	8003c3c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003580:	4603      	mov	r3, r0
 8003582:	2b00      	cmp	r3, #0
 8003584:	d001      	beq.n	800358a <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8003586:	2301      	movs	r3, #1
 8003588:	e058      	b.n	800363c <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	691a      	ldr	r2, [r3, #16]
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003594:	b2d2      	uxtb	r2, r2
 8003596:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800359c:	1c5a      	adds	r2, r3, #1
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035a6:	3b01      	subs	r3, #1
 80035a8:	b29a      	uxth	r2, r3
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035b2:	b29b      	uxth	r3, r3
 80035b4:	3b01      	subs	r3, #1
 80035b6:	b29a      	uxth	r2, r3
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	695b      	ldr	r3, [r3, #20]
 80035c2:	f003 0304 	and.w	r3, r3, #4
 80035c6:	2b04      	cmp	r3, #4
 80035c8:	d124      	bne.n	8003614 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035ce:	2b03      	cmp	r3, #3
 80035d0:	d107      	bne.n	80035e2 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	681a      	ldr	r2, [r3, #0]
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80035e0:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	691a      	ldr	r2, [r3, #16]
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035ec:	b2d2      	uxtb	r2, r2
 80035ee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035f4:	1c5a      	adds	r2, r3, #1
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035fe:	3b01      	subs	r3, #1
 8003600:	b29a      	uxth	r2, r3
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800360a:	b29b      	uxth	r3, r3
 800360c:	3b01      	subs	r3, #1
 800360e:	b29a      	uxth	r2, r3
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003618:	2b00      	cmp	r3, #0
 800361a:	f47f aeb6 	bne.w	800338a <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	2220      	movs	r2, #32
 8003622:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	2200      	movs	r2, #0
 800362a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	2200      	movs	r2, #0
 8003632:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003636:	2300      	movs	r3, #0
 8003638:	e000      	b.n	800363c <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 800363a:	2302      	movs	r3, #2
  }
}
 800363c:	4618      	mov	r0, r3
 800363e:	3728      	adds	r7, #40	@ 0x28
 8003640:	46bd      	mov	sp, r7
 8003642:	bd80      	pop	{r7, pc}
 8003644:	00010004 	.word	0x00010004

08003648 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b088      	sub	sp, #32
 800364c:	af02      	add	r7, sp, #8
 800364e:	60f8      	str	r0, [r7, #12]
 8003650:	607a      	str	r2, [r7, #4]
 8003652:	603b      	str	r3, [r7, #0]
 8003654:	460b      	mov	r3, r1
 8003656:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800365c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800365e:	697b      	ldr	r3, [r7, #20]
 8003660:	2b08      	cmp	r3, #8
 8003662:	d006      	beq.n	8003672 <I2C_MasterRequestWrite+0x2a>
 8003664:	697b      	ldr	r3, [r7, #20]
 8003666:	2b01      	cmp	r3, #1
 8003668:	d003      	beq.n	8003672 <I2C_MasterRequestWrite+0x2a>
 800366a:	697b      	ldr	r3, [r7, #20]
 800366c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003670:	d108      	bne.n	8003684 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	681a      	ldr	r2, [r3, #0]
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003680:	601a      	str	r2, [r3, #0]
 8003682:	e00b      	b.n	800369c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003688:	2b12      	cmp	r3, #18
 800368a:	d107      	bne.n	800369c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	681a      	ldr	r2, [r3, #0]
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800369a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	9300      	str	r3, [sp, #0]
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2200      	movs	r2, #0
 80036a4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80036a8:	68f8      	ldr	r0, [r7, #12]
 80036aa:	f000 f91d 	bl	80038e8 <I2C_WaitOnFlagUntilTimeout>
 80036ae:	4603      	mov	r3, r0
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d00d      	beq.n	80036d0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80036c2:	d103      	bne.n	80036cc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80036ca:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80036cc:	2303      	movs	r3, #3
 80036ce:	e035      	b.n	800373c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	691b      	ldr	r3, [r3, #16]
 80036d4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80036d8:	d108      	bne.n	80036ec <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80036da:	897b      	ldrh	r3, [r7, #10]
 80036dc:	b2db      	uxtb	r3, r3
 80036de:	461a      	mov	r2, r3
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80036e8:	611a      	str	r2, [r3, #16]
 80036ea:	e01b      	b.n	8003724 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80036ec:	897b      	ldrh	r3, [r7, #10]
 80036ee:	11db      	asrs	r3, r3, #7
 80036f0:	b2db      	uxtb	r3, r3
 80036f2:	f003 0306 	and.w	r3, r3, #6
 80036f6:	b2db      	uxtb	r3, r3
 80036f8:	f063 030f 	orn	r3, r3, #15
 80036fc:	b2da      	uxtb	r2, r3
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	687a      	ldr	r2, [r7, #4]
 8003708:	490e      	ldr	r1, [pc, #56]	@ (8003744 <I2C_MasterRequestWrite+0xfc>)
 800370a:	68f8      	ldr	r0, [r7, #12]
 800370c:	f000 f966 	bl	80039dc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003710:	4603      	mov	r3, r0
 8003712:	2b00      	cmp	r3, #0
 8003714:	d001      	beq.n	800371a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003716:	2301      	movs	r3, #1
 8003718:	e010      	b.n	800373c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800371a:	897b      	ldrh	r3, [r7, #10]
 800371c:	b2da      	uxtb	r2, r3
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	687a      	ldr	r2, [r7, #4]
 8003728:	4907      	ldr	r1, [pc, #28]	@ (8003748 <I2C_MasterRequestWrite+0x100>)
 800372a:	68f8      	ldr	r0, [r7, #12]
 800372c:	f000 f956 	bl	80039dc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003730:	4603      	mov	r3, r0
 8003732:	2b00      	cmp	r3, #0
 8003734:	d001      	beq.n	800373a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003736:	2301      	movs	r3, #1
 8003738:	e000      	b.n	800373c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800373a:	2300      	movs	r3, #0
}
 800373c:	4618      	mov	r0, r3
 800373e:	3718      	adds	r7, #24
 8003740:	46bd      	mov	sp, r7
 8003742:	bd80      	pop	{r7, pc}
 8003744:	00010008 	.word	0x00010008
 8003748:	00010002 	.word	0x00010002

0800374c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b088      	sub	sp, #32
 8003750:	af02      	add	r7, sp, #8
 8003752:	60f8      	str	r0, [r7, #12]
 8003754:	607a      	str	r2, [r7, #4]
 8003756:	603b      	str	r3, [r7, #0]
 8003758:	460b      	mov	r3, r1
 800375a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003760:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	681a      	ldr	r2, [r3, #0]
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003770:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003772:	697b      	ldr	r3, [r7, #20]
 8003774:	2b08      	cmp	r3, #8
 8003776:	d006      	beq.n	8003786 <I2C_MasterRequestRead+0x3a>
 8003778:	697b      	ldr	r3, [r7, #20]
 800377a:	2b01      	cmp	r3, #1
 800377c:	d003      	beq.n	8003786 <I2C_MasterRequestRead+0x3a>
 800377e:	697b      	ldr	r3, [r7, #20]
 8003780:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003784:	d108      	bne.n	8003798 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	681a      	ldr	r2, [r3, #0]
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003794:	601a      	str	r2, [r3, #0]
 8003796:	e00b      	b.n	80037b0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800379c:	2b11      	cmp	r3, #17
 800379e:	d107      	bne.n	80037b0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	681a      	ldr	r2, [r3, #0]
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80037ae:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	9300      	str	r3, [sp, #0]
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2200      	movs	r2, #0
 80037b8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80037bc:	68f8      	ldr	r0, [r7, #12]
 80037be:	f000 f893 	bl	80038e8 <I2C_WaitOnFlagUntilTimeout>
 80037c2:	4603      	mov	r3, r0
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d00d      	beq.n	80037e4 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80037d6:	d103      	bne.n	80037e0 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80037de:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80037e0:	2303      	movs	r3, #3
 80037e2:	e079      	b.n	80038d8 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	691b      	ldr	r3, [r3, #16]
 80037e8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80037ec:	d108      	bne.n	8003800 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80037ee:	897b      	ldrh	r3, [r7, #10]
 80037f0:	b2db      	uxtb	r3, r3
 80037f2:	f043 0301 	orr.w	r3, r3, #1
 80037f6:	b2da      	uxtb	r2, r3
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	611a      	str	r2, [r3, #16]
 80037fe:	e05f      	b.n	80038c0 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003800:	897b      	ldrh	r3, [r7, #10]
 8003802:	11db      	asrs	r3, r3, #7
 8003804:	b2db      	uxtb	r3, r3
 8003806:	f003 0306 	and.w	r3, r3, #6
 800380a:	b2db      	uxtb	r3, r3
 800380c:	f063 030f 	orn	r3, r3, #15
 8003810:	b2da      	uxtb	r2, r3
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	687a      	ldr	r2, [r7, #4]
 800381c:	4930      	ldr	r1, [pc, #192]	@ (80038e0 <I2C_MasterRequestRead+0x194>)
 800381e:	68f8      	ldr	r0, [r7, #12]
 8003820:	f000 f8dc 	bl	80039dc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003824:	4603      	mov	r3, r0
 8003826:	2b00      	cmp	r3, #0
 8003828:	d001      	beq.n	800382e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800382a:	2301      	movs	r3, #1
 800382c:	e054      	b.n	80038d8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800382e:	897b      	ldrh	r3, [r7, #10]
 8003830:	b2da      	uxtb	r2, r3
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	687a      	ldr	r2, [r7, #4]
 800383c:	4929      	ldr	r1, [pc, #164]	@ (80038e4 <I2C_MasterRequestRead+0x198>)
 800383e:	68f8      	ldr	r0, [r7, #12]
 8003840:	f000 f8cc 	bl	80039dc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003844:	4603      	mov	r3, r0
 8003846:	2b00      	cmp	r3, #0
 8003848:	d001      	beq.n	800384e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800384a:	2301      	movs	r3, #1
 800384c:	e044      	b.n	80038d8 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800384e:	2300      	movs	r3, #0
 8003850:	613b      	str	r3, [r7, #16]
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	695b      	ldr	r3, [r3, #20]
 8003858:	613b      	str	r3, [r7, #16]
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	699b      	ldr	r3, [r3, #24]
 8003860:	613b      	str	r3, [r7, #16]
 8003862:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	681a      	ldr	r2, [r3, #0]
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003872:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	9300      	str	r3, [sp, #0]
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2200      	movs	r2, #0
 800387c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003880:	68f8      	ldr	r0, [r7, #12]
 8003882:	f000 f831 	bl	80038e8 <I2C_WaitOnFlagUntilTimeout>
 8003886:	4603      	mov	r3, r0
 8003888:	2b00      	cmp	r3, #0
 800388a:	d00d      	beq.n	80038a8 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003896:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800389a:	d103      	bne.n	80038a4 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80038a2:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 80038a4:	2303      	movs	r3, #3
 80038a6:	e017      	b.n	80038d8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80038a8:	897b      	ldrh	r3, [r7, #10]
 80038aa:	11db      	asrs	r3, r3, #7
 80038ac:	b2db      	uxtb	r3, r3
 80038ae:	f003 0306 	and.w	r3, r3, #6
 80038b2:	b2db      	uxtb	r3, r3
 80038b4:	f063 030e 	orn	r3, r3, #14
 80038b8:	b2da      	uxtb	r2, r3
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	687a      	ldr	r2, [r7, #4]
 80038c4:	4907      	ldr	r1, [pc, #28]	@ (80038e4 <I2C_MasterRequestRead+0x198>)
 80038c6:	68f8      	ldr	r0, [r7, #12]
 80038c8:	f000 f888 	bl	80039dc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80038cc:	4603      	mov	r3, r0
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d001      	beq.n	80038d6 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80038d2:	2301      	movs	r3, #1
 80038d4:	e000      	b.n	80038d8 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80038d6:	2300      	movs	r3, #0
}
 80038d8:	4618      	mov	r0, r3
 80038da:	3718      	adds	r7, #24
 80038dc:	46bd      	mov	sp, r7
 80038de:	bd80      	pop	{r7, pc}
 80038e0:	00010008 	.word	0x00010008
 80038e4:	00010002 	.word	0x00010002

080038e8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b084      	sub	sp, #16
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	60f8      	str	r0, [r7, #12]
 80038f0:	60b9      	str	r1, [r7, #8]
 80038f2:	603b      	str	r3, [r7, #0]
 80038f4:	4613      	mov	r3, r2
 80038f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80038f8:	e048      	b.n	800398c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003900:	d044      	beq.n	800398c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003902:	f7fe ff01 	bl	8002708 <HAL_GetTick>
 8003906:	4602      	mov	r2, r0
 8003908:	69bb      	ldr	r3, [r7, #24]
 800390a:	1ad3      	subs	r3, r2, r3
 800390c:	683a      	ldr	r2, [r7, #0]
 800390e:	429a      	cmp	r2, r3
 8003910:	d302      	bcc.n	8003918 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	2b00      	cmp	r3, #0
 8003916:	d139      	bne.n	800398c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003918:	68bb      	ldr	r3, [r7, #8]
 800391a:	0c1b      	lsrs	r3, r3, #16
 800391c:	b2db      	uxtb	r3, r3
 800391e:	2b01      	cmp	r3, #1
 8003920:	d10d      	bne.n	800393e <I2C_WaitOnFlagUntilTimeout+0x56>
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	695b      	ldr	r3, [r3, #20]
 8003928:	43da      	mvns	r2, r3
 800392a:	68bb      	ldr	r3, [r7, #8]
 800392c:	4013      	ands	r3, r2
 800392e:	b29b      	uxth	r3, r3
 8003930:	2b00      	cmp	r3, #0
 8003932:	bf0c      	ite	eq
 8003934:	2301      	moveq	r3, #1
 8003936:	2300      	movne	r3, #0
 8003938:	b2db      	uxtb	r3, r3
 800393a:	461a      	mov	r2, r3
 800393c:	e00c      	b.n	8003958 <I2C_WaitOnFlagUntilTimeout+0x70>
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	699b      	ldr	r3, [r3, #24]
 8003944:	43da      	mvns	r2, r3
 8003946:	68bb      	ldr	r3, [r7, #8]
 8003948:	4013      	ands	r3, r2
 800394a:	b29b      	uxth	r3, r3
 800394c:	2b00      	cmp	r3, #0
 800394e:	bf0c      	ite	eq
 8003950:	2301      	moveq	r3, #1
 8003952:	2300      	movne	r3, #0
 8003954:	b2db      	uxtb	r3, r3
 8003956:	461a      	mov	r2, r3
 8003958:	79fb      	ldrb	r3, [r7, #7]
 800395a:	429a      	cmp	r2, r3
 800395c:	d116      	bne.n	800398c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	2200      	movs	r2, #0
 8003962:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	2220      	movs	r2, #32
 8003968:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	2200      	movs	r2, #0
 8003970:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003978:	f043 0220 	orr.w	r2, r3, #32
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	2200      	movs	r2, #0
 8003984:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003988:	2301      	movs	r3, #1
 800398a:	e023      	b.n	80039d4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800398c:	68bb      	ldr	r3, [r7, #8]
 800398e:	0c1b      	lsrs	r3, r3, #16
 8003990:	b2db      	uxtb	r3, r3
 8003992:	2b01      	cmp	r3, #1
 8003994:	d10d      	bne.n	80039b2 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	695b      	ldr	r3, [r3, #20]
 800399c:	43da      	mvns	r2, r3
 800399e:	68bb      	ldr	r3, [r7, #8]
 80039a0:	4013      	ands	r3, r2
 80039a2:	b29b      	uxth	r3, r3
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	bf0c      	ite	eq
 80039a8:	2301      	moveq	r3, #1
 80039aa:	2300      	movne	r3, #0
 80039ac:	b2db      	uxtb	r3, r3
 80039ae:	461a      	mov	r2, r3
 80039b0:	e00c      	b.n	80039cc <I2C_WaitOnFlagUntilTimeout+0xe4>
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	699b      	ldr	r3, [r3, #24]
 80039b8:	43da      	mvns	r2, r3
 80039ba:	68bb      	ldr	r3, [r7, #8]
 80039bc:	4013      	ands	r3, r2
 80039be:	b29b      	uxth	r3, r3
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	bf0c      	ite	eq
 80039c4:	2301      	moveq	r3, #1
 80039c6:	2300      	movne	r3, #0
 80039c8:	b2db      	uxtb	r3, r3
 80039ca:	461a      	mov	r2, r3
 80039cc:	79fb      	ldrb	r3, [r7, #7]
 80039ce:	429a      	cmp	r2, r3
 80039d0:	d093      	beq.n	80038fa <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80039d2:	2300      	movs	r3, #0
}
 80039d4:	4618      	mov	r0, r3
 80039d6:	3710      	adds	r7, #16
 80039d8:	46bd      	mov	sp, r7
 80039da:	bd80      	pop	{r7, pc}

080039dc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	b084      	sub	sp, #16
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	60f8      	str	r0, [r7, #12]
 80039e4:	60b9      	str	r1, [r7, #8]
 80039e6:	607a      	str	r2, [r7, #4]
 80039e8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80039ea:	e071      	b.n	8003ad0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	695b      	ldr	r3, [r3, #20]
 80039f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039fa:	d123      	bne.n	8003a44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	681a      	ldr	r2, [r3, #0]
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a0a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003a14:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	2200      	movs	r2, #0
 8003a1a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	2220      	movs	r2, #32
 8003a20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	2200      	movs	r2, #0
 8003a28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a30:	f043 0204 	orr.w	r2, r3, #4
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003a40:	2301      	movs	r3, #1
 8003a42:	e067      	b.n	8003b14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a4a:	d041      	beq.n	8003ad0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a4c:	f7fe fe5c 	bl	8002708 <HAL_GetTick>
 8003a50:	4602      	mov	r2, r0
 8003a52:	683b      	ldr	r3, [r7, #0]
 8003a54:	1ad3      	subs	r3, r2, r3
 8003a56:	687a      	ldr	r2, [r7, #4]
 8003a58:	429a      	cmp	r2, r3
 8003a5a:	d302      	bcc.n	8003a62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d136      	bne.n	8003ad0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003a62:	68bb      	ldr	r3, [r7, #8]
 8003a64:	0c1b      	lsrs	r3, r3, #16
 8003a66:	b2db      	uxtb	r3, r3
 8003a68:	2b01      	cmp	r3, #1
 8003a6a:	d10c      	bne.n	8003a86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	695b      	ldr	r3, [r3, #20]
 8003a72:	43da      	mvns	r2, r3
 8003a74:	68bb      	ldr	r3, [r7, #8]
 8003a76:	4013      	ands	r3, r2
 8003a78:	b29b      	uxth	r3, r3
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	bf14      	ite	ne
 8003a7e:	2301      	movne	r3, #1
 8003a80:	2300      	moveq	r3, #0
 8003a82:	b2db      	uxtb	r3, r3
 8003a84:	e00b      	b.n	8003a9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	699b      	ldr	r3, [r3, #24]
 8003a8c:	43da      	mvns	r2, r3
 8003a8e:	68bb      	ldr	r3, [r7, #8]
 8003a90:	4013      	ands	r3, r2
 8003a92:	b29b      	uxth	r3, r3
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	bf14      	ite	ne
 8003a98:	2301      	movne	r3, #1
 8003a9a:	2300      	moveq	r3, #0
 8003a9c:	b2db      	uxtb	r3, r3
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d016      	beq.n	8003ad0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	2220      	movs	r2, #32
 8003aac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003abc:	f043 0220 	orr.w	r2, r3, #32
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003acc:	2301      	movs	r3, #1
 8003ace:	e021      	b.n	8003b14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003ad0:	68bb      	ldr	r3, [r7, #8]
 8003ad2:	0c1b      	lsrs	r3, r3, #16
 8003ad4:	b2db      	uxtb	r3, r3
 8003ad6:	2b01      	cmp	r3, #1
 8003ad8:	d10c      	bne.n	8003af4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	695b      	ldr	r3, [r3, #20]
 8003ae0:	43da      	mvns	r2, r3
 8003ae2:	68bb      	ldr	r3, [r7, #8]
 8003ae4:	4013      	ands	r3, r2
 8003ae6:	b29b      	uxth	r3, r3
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	bf14      	ite	ne
 8003aec:	2301      	movne	r3, #1
 8003aee:	2300      	moveq	r3, #0
 8003af0:	b2db      	uxtb	r3, r3
 8003af2:	e00b      	b.n	8003b0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	699b      	ldr	r3, [r3, #24]
 8003afa:	43da      	mvns	r2, r3
 8003afc:	68bb      	ldr	r3, [r7, #8]
 8003afe:	4013      	ands	r3, r2
 8003b00:	b29b      	uxth	r3, r3
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	bf14      	ite	ne
 8003b06:	2301      	movne	r3, #1
 8003b08:	2300      	moveq	r3, #0
 8003b0a:	b2db      	uxtb	r3, r3
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	f47f af6d 	bne.w	80039ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003b12:	2300      	movs	r3, #0
}
 8003b14:	4618      	mov	r0, r3
 8003b16:	3710      	adds	r7, #16
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	bd80      	pop	{r7, pc}

08003b1c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b084      	sub	sp, #16
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	60f8      	str	r0, [r7, #12]
 8003b24:	60b9      	str	r1, [r7, #8]
 8003b26:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003b28:	e034      	b.n	8003b94 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003b2a:	68f8      	ldr	r0, [r7, #12]
 8003b2c:	f000 f8e3 	bl	8003cf6 <I2C_IsAcknowledgeFailed>
 8003b30:	4603      	mov	r3, r0
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d001      	beq.n	8003b3a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003b36:	2301      	movs	r3, #1
 8003b38:	e034      	b.n	8003ba4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b3a:	68bb      	ldr	r3, [r7, #8]
 8003b3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b40:	d028      	beq.n	8003b94 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b42:	f7fe fde1 	bl	8002708 <HAL_GetTick>
 8003b46:	4602      	mov	r2, r0
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	1ad3      	subs	r3, r2, r3
 8003b4c:	68ba      	ldr	r2, [r7, #8]
 8003b4e:	429a      	cmp	r2, r3
 8003b50:	d302      	bcc.n	8003b58 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003b52:	68bb      	ldr	r3, [r7, #8]
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d11d      	bne.n	8003b94 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	695b      	ldr	r3, [r3, #20]
 8003b5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b62:	2b80      	cmp	r3, #128	@ 0x80
 8003b64:	d016      	beq.n	8003b94 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	2200      	movs	r2, #0
 8003b6a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	2220      	movs	r2, #32
 8003b70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	2200      	movs	r2, #0
 8003b78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b80:	f043 0220 	orr.w	r2, r3, #32
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003b90:	2301      	movs	r3, #1
 8003b92:	e007      	b.n	8003ba4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	695b      	ldr	r3, [r3, #20]
 8003b9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b9e:	2b80      	cmp	r3, #128	@ 0x80
 8003ba0:	d1c3      	bne.n	8003b2a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003ba2:	2300      	movs	r3, #0
}
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	3710      	adds	r7, #16
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	bd80      	pop	{r7, pc}

08003bac <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b084      	sub	sp, #16
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	60f8      	str	r0, [r7, #12]
 8003bb4:	60b9      	str	r1, [r7, #8]
 8003bb6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003bb8:	e034      	b.n	8003c24 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003bba:	68f8      	ldr	r0, [r7, #12]
 8003bbc:	f000 f89b 	bl	8003cf6 <I2C_IsAcknowledgeFailed>
 8003bc0:	4603      	mov	r3, r0
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d001      	beq.n	8003bca <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	e034      	b.n	8003c34 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003bca:	68bb      	ldr	r3, [r7, #8]
 8003bcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bd0:	d028      	beq.n	8003c24 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bd2:	f7fe fd99 	bl	8002708 <HAL_GetTick>
 8003bd6:	4602      	mov	r2, r0
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	1ad3      	subs	r3, r2, r3
 8003bdc:	68ba      	ldr	r2, [r7, #8]
 8003bde:	429a      	cmp	r2, r3
 8003be0:	d302      	bcc.n	8003be8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003be2:	68bb      	ldr	r3, [r7, #8]
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d11d      	bne.n	8003c24 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	695b      	ldr	r3, [r3, #20]
 8003bee:	f003 0304 	and.w	r3, r3, #4
 8003bf2:	2b04      	cmp	r3, #4
 8003bf4:	d016      	beq.n	8003c24 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	2220      	movs	r2, #32
 8003c00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	2200      	movs	r2, #0
 8003c08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c10:	f043 0220 	orr.w	r2, r3, #32
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003c20:	2301      	movs	r3, #1
 8003c22:	e007      	b.n	8003c34 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	695b      	ldr	r3, [r3, #20]
 8003c2a:	f003 0304 	and.w	r3, r3, #4
 8003c2e:	2b04      	cmp	r3, #4
 8003c30:	d1c3      	bne.n	8003bba <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003c32:	2300      	movs	r3, #0
}
 8003c34:	4618      	mov	r0, r3
 8003c36:	3710      	adds	r7, #16
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	bd80      	pop	{r7, pc}

08003c3c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b084      	sub	sp, #16
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	60f8      	str	r0, [r7, #12]
 8003c44:	60b9      	str	r1, [r7, #8]
 8003c46:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003c48:	e049      	b.n	8003cde <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	695b      	ldr	r3, [r3, #20]
 8003c50:	f003 0310 	and.w	r3, r3, #16
 8003c54:	2b10      	cmp	r3, #16
 8003c56:	d119      	bne.n	8003c8c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f06f 0210 	mvn.w	r2, #16
 8003c60:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	2200      	movs	r2, #0
 8003c66:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	2220      	movs	r2, #32
 8003c6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	2200      	movs	r2, #0
 8003c74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	2200      	movs	r2, #0
 8003c84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003c88:	2301      	movs	r3, #1
 8003c8a:	e030      	b.n	8003cee <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c8c:	f7fe fd3c 	bl	8002708 <HAL_GetTick>
 8003c90:	4602      	mov	r2, r0
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	1ad3      	subs	r3, r2, r3
 8003c96:	68ba      	ldr	r2, [r7, #8]
 8003c98:	429a      	cmp	r2, r3
 8003c9a:	d302      	bcc.n	8003ca2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003c9c:	68bb      	ldr	r3, [r7, #8]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d11d      	bne.n	8003cde <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	695b      	ldr	r3, [r3, #20]
 8003ca8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cac:	2b40      	cmp	r3, #64	@ 0x40
 8003cae:	d016      	beq.n	8003cde <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	2220      	movs	r2, #32
 8003cba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cca:	f043 0220 	orr.w	r2, r3, #32
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003cda:	2301      	movs	r3, #1
 8003cdc:	e007      	b.n	8003cee <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	695b      	ldr	r3, [r3, #20]
 8003ce4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ce8:	2b40      	cmp	r3, #64	@ 0x40
 8003cea:	d1ae      	bne.n	8003c4a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003cec:	2300      	movs	r3, #0
}
 8003cee:	4618      	mov	r0, r3
 8003cf0:	3710      	adds	r7, #16
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	bd80      	pop	{r7, pc}

08003cf6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003cf6:	b480      	push	{r7}
 8003cf8:	b083      	sub	sp, #12
 8003cfa:	af00      	add	r7, sp, #0
 8003cfc:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	695b      	ldr	r3, [r3, #20]
 8003d04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d08:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d0c:	d11b      	bne.n	8003d46 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003d16:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2220      	movs	r2, #32
 8003d22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2200      	movs	r2, #0
 8003d2a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d32:	f043 0204 	orr.w	r2, r3, #4
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003d42:	2301      	movs	r3, #1
 8003d44:	e000      	b.n	8003d48 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003d46:	2300      	movs	r3, #0
}
 8003d48:	4618      	mov	r0, r3
 8003d4a:	370c      	adds	r7, #12
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d52:	4770      	bx	lr

08003d54 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b084      	sub	sp, #16
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
 8003d5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d101      	bne.n	8003d68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d64:	2301      	movs	r3, #1
 8003d66:	e0cc      	b.n	8003f02 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003d68:	4b68      	ldr	r3, [pc, #416]	@ (8003f0c <HAL_RCC_ClockConfig+0x1b8>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f003 030f 	and.w	r3, r3, #15
 8003d70:	683a      	ldr	r2, [r7, #0]
 8003d72:	429a      	cmp	r2, r3
 8003d74:	d90c      	bls.n	8003d90 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d76:	4b65      	ldr	r3, [pc, #404]	@ (8003f0c <HAL_RCC_ClockConfig+0x1b8>)
 8003d78:	683a      	ldr	r2, [r7, #0]
 8003d7a:	b2d2      	uxtb	r2, r2
 8003d7c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d7e:	4b63      	ldr	r3, [pc, #396]	@ (8003f0c <HAL_RCC_ClockConfig+0x1b8>)
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f003 030f 	and.w	r3, r3, #15
 8003d86:	683a      	ldr	r2, [r7, #0]
 8003d88:	429a      	cmp	r2, r3
 8003d8a:	d001      	beq.n	8003d90 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003d8c:	2301      	movs	r3, #1
 8003d8e:	e0b8      	b.n	8003f02 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f003 0302 	and.w	r3, r3, #2
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d020      	beq.n	8003dde <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f003 0304 	and.w	r3, r3, #4
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d005      	beq.n	8003db4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003da8:	4b59      	ldr	r3, [pc, #356]	@ (8003f10 <HAL_RCC_ClockConfig+0x1bc>)
 8003daa:	689b      	ldr	r3, [r3, #8]
 8003dac:	4a58      	ldr	r2, [pc, #352]	@ (8003f10 <HAL_RCC_ClockConfig+0x1bc>)
 8003dae:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003db2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f003 0308 	and.w	r3, r3, #8
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d005      	beq.n	8003dcc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003dc0:	4b53      	ldr	r3, [pc, #332]	@ (8003f10 <HAL_RCC_ClockConfig+0x1bc>)
 8003dc2:	689b      	ldr	r3, [r3, #8]
 8003dc4:	4a52      	ldr	r2, [pc, #328]	@ (8003f10 <HAL_RCC_ClockConfig+0x1bc>)
 8003dc6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003dca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003dcc:	4b50      	ldr	r3, [pc, #320]	@ (8003f10 <HAL_RCC_ClockConfig+0x1bc>)
 8003dce:	689b      	ldr	r3, [r3, #8]
 8003dd0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	689b      	ldr	r3, [r3, #8]
 8003dd8:	494d      	ldr	r1, [pc, #308]	@ (8003f10 <HAL_RCC_ClockConfig+0x1bc>)
 8003dda:	4313      	orrs	r3, r2
 8003ddc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f003 0301 	and.w	r3, r3, #1
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d044      	beq.n	8003e74 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	685b      	ldr	r3, [r3, #4]
 8003dee:	2b01      	cmp	r3, #1
 8003df0:	d107      	bne.n	8003e02 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003df2:	4b47      	ldr	r3, [pc, #284]	@ (8003f10 <HAL_RCC_ClockConfig+0x1bc>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d119      	bne.n	8003e32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003dfe:	2301      	movs	r3, #1
 8003e00:	e07f      	b.n	8003f02 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	685b      	ldr	r3, [r3, #4]
 8003e06:	2b02      	cmp	r3, #2
 8003e08:	d003      	beq.n	8003e12 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e0e:	2b03      	cmp	r3, #3
 8003e10:	d107      	bne.n	8003e22 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e12:	4b3f      	ldr	r3, [pc, #252]	@ (8003f10 <HAL_RCC_ClockConfig+0x1bc>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d109      	bne.n	8003e32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e1e:	2301      	movs	r3, #1
 8003e20:	e06f      	b.n	8003f02 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e22:	4b3b      	ldr	r3, [pc, #236]	@ (8003f10 <HAL_RCC_ClockConfig+0x1bc>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f003 0302 	and.w	r3, r3, #2
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d101      	bne.n	8003e32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e2e:	2301      	movs	r3, #1
 8003e30:	e067      	b.n	8003f02 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003e32:	4b37      	ldr	r3, [pc, #220]	@ (8003f10 <HAL_RCC_ClockConfig+0x1bc>)
 8003e34:	689b      	ldr	r3, [r3, #8]
 8003e36:	f023 0203 	bic.w	r2, r3, #3
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	685b      	ldr	r3, [r3, #4]
 8003e3e:	4934      	ldr	r1, [pc, #208]	@ (8003f10 <HAL_RCC_ClockConfig+0x1bc>)
 8003e40:	4313      	orrs	r3, r2
 8003e42:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003e44:	f7fe fc60 	bl	8002708 <HAL_GetTick>
 8003e48:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e4a:	e00a      	b.n	8003e62 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e4c:	f7fe fc5c 	bl	8002708 <HAL_GetTick>
 8003e50:	4602      	mov	r2, r0
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	1ad3      	subs	r3, r2, r3
 8003e56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d901      	bls.n	8003e62 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003e5e:	2303      	movs	r3, #3
 8003e60:	e04f      	b.n	8003f02 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e62:	4b2b      	ldr	r3, [pc, #172]	@ (8003f10 <HAL_RCC_ClockConfig+0x1bc>)
 8003e64:	689b      	ldr	r3, [r3, #8]
 8003e66:	f003 020c 	and.w	r2, r3, #12
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	009b      	lsls	r3, r3, #2
 8003e70:	429a      	cmp	r2, r3
 8003e72:	d1eb      	bne.n	8003e4c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003e74:	4b25      	ldr	r3, [pc, #148]	@ (8003f0c <HAL_RCC_ClockConfig+0x1b8>)
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f003 030f 	and.w	r3, r3, #15
 8003e7c:	683a      	ldr	r2, [r7, #0]
 8003e7e:	429a      	cmp	r2, r3
 8003e80:	d20c      	bcs.n	8003e9c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e82:	4b22      	ldr	r3, [pc, #136]	@ (8003f0c <HAL_RCC_ClockConfig+0x1b8>)
 8003e84:	683a      	ldr	r2, [r7, #0]
 8003e86:	b2d2      	uxtb	r2, r2
 8003e88:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e8a:	4b20      	ldr	r3, [pc, #128]	@ (8003f0c <HAL_RCC_ClockConfig+0x1b8>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f003 030f 	and.w	r3, r3, #15
 8003e92:	683a      	ldr	r2, [r7, #0]
 8003e94:	429a      	cmp	r2, r3
 8003e96:	d001      	beq.n	8003e9c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003e98:	2301      	movs	r3, #1
 8003e9a:	e032      	b.n	8003f02 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f003 0304 	and.w	r3, r3, #4
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d008      	beq.n	8003eba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ea8:	4b19      	ldr	r3, [pc, #100]	@ (8003f10 <HAL_RCC_ClockConfig+0x1bc>)
 8003eaa:	689b      	ldr	r3, [r3, #8]
 8003eac:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	68db      	ldr	r3, [r3, #12]
 8003eb4:	4916      	ldr	r1, [pc, #88]	@ (8003f10 <HAL_RCC_ClockConfig+0x1bc>)
 8003eb6:	4313      	orrs	r3, r2
 8003eb8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f003 0308 	and.w	r3, r3, #8
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d009      	beq.n	8003eda <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003ec6:	4b12      	ldr	r3, [pc, #72]	@ (8003f10 <HAL_RCC_ClockConfig+0x1bc>)
 8003ec8:	689b      	ldr	r3, [r3, #8]
 8003eca:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	691b      	ldr	r3, [r3, #16]
 8003ed2:	00db      	lsls	r3, r3, #3
 8003ed4:	490e      	ldr	r1, [pc, #56]	@ (8003f10 <HAL_RCC_ClockConfig+0x1bc>)
 8003ed6:	4313      	orrs	r3, r2
 8003ed8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003eda:	f000 f855 	bl	8003f88 <HAL_RCC_GetSysClockFreq>
 8003ede:	4602      	mov	r2, r0
 8003ee0:	4b0b      	ldr	r3, [pc, #44]	@ (8003f10 <HAL_RCC_ClockConfig+0x1bc>)
 8003ee2:	689b      	ldr	r3, [r3, #8]
 8003ee4:	091b      	lsrs	r3, r3, #4
 8003ee6:	f003 030f 	and.w	r3, r3, #15
 8003eea:	490a      	ldr	r1, [pc, #40]	@ (8003f14 <HAL_RCC_ClockConfig+0x1c0>)
 8003eec:	5ccb      	ldrb	r3, [r1, r3]
 8003eee:	fa22 f303 	lsr.w	r3, r2, r3
 8003ef2:	4a09      	ldr	r2, [pc, #36]	@ (8003f18 <HAL_RCC_ClockConfig+0x1c4>)
 8003ef4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003ef6:	4b09      	ldr	r3, [pc, #36]	@ (8003f1c <HAL_RCC_ClockConfig+0x1c8>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	4618      	mov	r0, r3
 8003efc:	f7fe fbc0 	bl	8002680 <HAL_InitTick>

  return HAL_OK;
 8003f00:	2300      	movs	r3, #0
}
 8003f02:	4618      	mov	r0, r3
 8003f04:	3710      	adds	r7, #16
 8003f06:	46bd      	mov	sp, r7
 8003f08:	bd80      	pop	{r7, pc}
 8003f0a:	bf00      	nop
 8003f0c:	40023c00 	.word	0x40023c00
 8003f10:	40023800 	.word	0x40023800
 8003f14:	08008d7c 	.word	0x08008d7c
 8003f18:	20000004 	.word	0x20000004
 8003f1c:	20000008 	.word	0x20000008

08003f20 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f20:	b480      	push	{r7}
 8003f22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f24:	4b03      	ldr	r3, [pc, #12]	@ (8003f34 <HAL_RCC_GetHCLKFreq+0x14>)
 8003f26:	681b      	ldr	r3, [r3, #0]
}
 8003f28:	4618      	mov	r0, r3
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f30:	4770      	bx	lr
 8003f32:	bf00      	nop
 8003f34:	20000004 	.word	0x20000004

08003f38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003f3c:	f7ff fff0 	bl	8003f20 <HAL_RCC_GetHCLKFreq>
 8003f40:	4602      	mov	r2, r0
 8003f42:	4b05      	ldr	r3, [pc, #20]	@ (8003f58 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003f44:	689b      	ldr	r3, [r3, #8]
 8003f46:	0a9b      	lsrs	r3, r3, #10
 8003f48:	f003 0307 	and.w	r3, r3, #7
 8003f4c:	4903      	ldr	r1, [pc, #12]	@ (8003f5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003f4e:	5ccb      	ldrb	r3, [r1, r3]
 8003f50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f54:	4618      	mov	r0, r3
 8003f56:	bd80      	pop	{r7, pc}
 8003f58:	40023800 	.word	0x40023800
 8003f5c:	08008d8c 	.word	0x08008d8c

08003f60 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003f64:	f7ff ffdc 	bl	8003f20 <HAL_RCC_GetHCLKFreq>
 8003f68:	4602      	mov	r2, r0
 8003f6a:	4b05      	ldr	r3, [pc, #20]	@ (8003f80 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003f6c:	689b      	ldr	r3, [r3, #8]
 8003f6e:	0b5b      	lsrs	r3, r3, #13
 8003f70:	f003 0307 	and.w	r3, r3, #7
 8003f74:	4903      	ldr	r1, [pc, #12]	@ (8003f84 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003f76:	5ccb      	ldrb	r3, [r1, r3]
 8003f78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	bd80      	pop	{r7, pc}
 8003f80:	40023800 	.word	0x40023800
 8003f84:	08008d8c 	.word	0x08008d8c

08003f88 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003f8c:	b0ae      	sub	sp, #184	@ 0xb8
 8003f8e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003f90:	2300      	movs	r3, #0
 8003f92:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8003f96:	2300      	movs	r3, #0
 8003f98:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8003fa8:	2300      	movs	r3, #0
 8003faa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003fae:	4bcb      	ldr	r3, [pc, #812]	@ (80042dc <HAL_RCC_GetSysClockFreq+0x354>)
 8003fb0:	689b      	ldr	r3, [r3, #8]
 8003fb2:	f003 030c 	and.w	r3, r3, #12
 8003fb6:	2b0c      	cmp	r3, #12
 8003fb8:	f200 8206 	bhi.w	80043c8 <HAL_RCC_GetSysClockFreq+0x440>
 8003fbc:	a201      	add	r2, pc, #4	@ (adr r2, 8003fc4 <HAL_RCC_GetSysClockFreq+0x3c>)
 8003fbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fc2:	bf00      	nop
 8003fc4:	08003ff9 	.word	0x08003ff9
 8003fc8:	080043c9 	.word	0x080043c9
 8003fcc:	080043c9 	.word	0x080043c9
 8003fd0:	080043c9 	.word	0x080043c9
 8003fd4:	08004001 	.word	0x08004001
 8003fd8:	080043c9 	.word	0x080043c9
 8003fdc:	080043c9 	.word	0x080043c9
 8003fe0:	080043c9 	.word	0x080043c9
 8003fe4:	08004009 	.word	0x08004009
 8003fe8:	080043c9 	.word	0x080043c9
 8003fec:	080043c9 	.word	0x080043c9
 8003ff0:	080043c9 	.word	0x080043c9
 8003ff4:	080041f9 	.word	0x080041f9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003ff8:	4bb9      	ldr	r3, [pc, #740]	@ (80042e0 <HAL_RCC_GetSysClockFreq+0x358>)
 8003ffa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003ffe:	e1e7      	b.n	80043d0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004000:	4bb8      	ldr	r3, [pc, #736]	@ (80042e4 <HAL_RCC_GetSysClockFreq+0x35c>)
 8004002:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004006:	e1e3      	b.n	80043d0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004008:	4bb4      	ldr	r3, [pc, #720]	@ (80042dc <HAL_RCC_GetSysClockFreq+0x354>)
 800400a:	685b      	ldr	r3, [r3, #4]
 800400c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004010:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004014:	4bb1      	ldr	r3, [pc, #708]	@ (80042dc <HAL_RCC_GetSysClockFreq+0x354>)
 8004016:	685b      	ldr	r3, [r3, #4]
 8004018:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800401c:	2b00      	cmp	r3, #0
 800401e:	d071      	beq.n	8004104 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004020:	4bae      	ldr	r3, [pc, #696]	@ (80042dc <HAL_RCC_GetSysClockFreq+0x354>)
 8004022:	685b      	ldr	r3, [r3, #4]
 8004024:	099b      	lsrs	r3, r3, #6
 8004026:	2200      	movs	r2, #0
 8004028:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800402c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8004030:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004034:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004038:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800403c:	2300      	movs	r3, #0
 800403e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004042:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004046:	4622      	mov	r2, r4
 8004048:	462b      	mov	r3, r5
 800404a:	f04f 0000 	mov.w	r0, #0
 800404e:	f04f 0100 	mov.w	r1, #0
 8004052:	0159      	lsls	r1, r3, #5
 8004054:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004058:	0150      	lsls	r0, r2, #5
 800405a:	4602      	mov	r2, r0
 800405c:	460b      	mov	r3, r1
 800405e:	4621      	mov	r1, r4
 8004060:	1a51      	subs	r1, r2, r1
 8004062:	6439      	str	r1, [r7, #64]	@ 0x40
 8004064:	4629      	mov	r1, r5
 8004066:	eb63 0301 	sbc.w	r3, r3, r1
 800406a:	647b      	str	r3, [r7, #68]	@ 0x44
 800406c:	f04f 0200 	mov.w	r2, #0
 8004070:	f04f 0300 	mov.w	r3, #0
 8004074:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8004078:	4649      	mov	r1, r9
 800407a:	018b      	lsls	r3, r1, #6
 800407c:	4641      	mov	r1, r8
 800407e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004082:	4641      	mov	r1, r8
 8004084:	018a      	lsls	r2, r1, #6
 8004086:	4641      	mov	r1, r8
 8004088:	1a51      	subs	r1, r2, r1
 800408a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800408c:	4649      	mov	r1, r9
 800408e:	eb63 0301 	sbc.w	r3, r3, r1
 8004092:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004094:	f04f 0200 	mov.w	r2, #0
 8004098:	f04f 0300 	mov.w	r3, #0
 800409c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80040a0:	4649      	mov	r1, r9
 80040a2:	00cb      	lsls	r3, r1, #3
 80040a4:	4641      	mov	r1, r8
 80040a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80040aa:	4641      	mov	r1, r8
 80040ac:	00ca      	lsls	r2, r1, #3
 80040ae:	4610      	mov	r0, r2
 80040b0:	4619      	mov	r1, r3
 80040b2:	4603      	mov	r3, r0
 80040b4:	4622      	mov	r2, r4
 80040b6:	189b      	adds	r3, r3, r2
 80040b8:	633b      	str	r3, [r7, #48]	@ 0x30
 80040ba:	462b      	mov	r3, r5
 80040bc:	460a      	mov	r2, r1
 80040be:	eb42 0303 	adc.w	r3, r2, r3
 80040c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80040c4:	f04f 0200 	mov.w	r2, #0
 80040c8:	f04f 0300 	mov.w	r3, #0
 80040cc:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80040d0:	4629      	mov	r1, r5
 80040d2:	024b      	lsls	r3, r1, #9
 80040d4:	4621      	mov	r1, r4
 80040d6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80040da:	4621      	mov	r1, r4
 80040dc:	024a      	lsls	r2, r1, #9
 80040de:	4610      	mov	r0, r2
 80040e0:	4619      	mov	r1, r3
 80040e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80040e6:	2200      	movs	r2, #0
 80040e8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80040ec:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80040f0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80040f4:	f7fc fd78 	bl	8000be8 <__aeabi_uldivmod>
 80040f8:	4602      	mov	r2, r0
 80040fa:	460b      	mov	r3, r1
 80040fc:	4613      	mov	r3, r2
 80040fe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004102:	e067      	b.n	80041d4 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004104:	4b75      	ldr	r3, [pc, #468]	@ (80042dc <HAL_RCC_GetSysClockFreq+0x354>)
 8004106:	685b      	ldr	r3, [r3, #4]
 8004108:	099b      	lsrs	r3, r3, #6
 800410a:	2200      	movs	r2, #0
 800410c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004110:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8004114:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004118:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800411c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800411e:	2300      	movs	r3, #0
 8004120:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004122:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8004126:	4622      	mov	r2, r4
 8004128:	462b      	mov	r3, r5
 800412a:	f04f 0000 	mov.w	r0, #0
 800412e:	f04f 0100 	mov.w	r1, #0
 8004132:	0159      	lsls	r1, r3, #5
 8004134:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004138:	0150      	lsls	r0, r2, #5
 800413a:	4602      	mov	r2, r0
 800413c:	460b      	mov	r3, r1
 800413e:	4621      	mov	r1, r4
 8004140:	1a51      	subs	r1, r2, r1
 8004142:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004144:	4629      	mov	r1, r5
 8004146:	eb63 0301 	sbc.w	r3, r3, r1
 800414a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800414c:	f04f 0200 	mov.w	r2, #0
 8004150:	f04f 0300 	mov.w	r3, #0
 8004154:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8004158:	4649      	mov	r1, r9
 800415a:	018b      	lsls	r3, r1, #6
 800415c:	4641      	mov	r1, r8
 800415e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004162:	4641      	mov	r1, r8
 8004164:	018a      	lsls	r2, r1, #6
 8004166:	4641      	mov	r1, r8
 8004168:	ebb2 0a01 	subs.w	sl, r2, r1
 800416c:	4649      	mov	r1, r9
 800416e:	eb63 0b01 	sbc.w	fp, r3, r1
 8004172:	f04f 0200 	mov.w	r2, #0
 8004176:	f04f 0300 	mov.w	r3, #0
 800417a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800417e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004182:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004186:	4692      	mov	sl, r2
 8004188:	469b      	mov	fp, r3
 800418a:	4623      	mov	r3, r4
 800418c:	eb1a 0303 	adds.w	r3, sl, r3
 8004190:	623b      	str	r3, [r7, #32]
 8004192:	462b      	mov	r3, r5
 8004194:	eb4b 0303 	adc.w	r3, fp, r3
 8004198:	627b      	str	r3, [r7, #36]	@ 0x24
 800419a:	f04f 0200 	mov.w	r2, #0
 800419e:	f04f 0300 	mov.w	r3, #0
 80041a2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80041a6:	4629      	mov	r1, r5
 80041a8:	028b      	lsls	r3, r1, #10
 80041aa:	4621      	mov	r1, r4
 80041ac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80041b0:	4621      	mov	r1, r4
 80041b2:	028a      	lsls	r2, r1, #10
 80041b4:	4610      	mov	r0, r2
 80041b6:	4619      	mov	r1, r3
 80041b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80041bc:	2200      	movs	r2, #0
 80041be:	673b      	str	r3, [r7, #112]	@ 0x70
 80041c0:	677a      	str	r2, [r7, #116]	@ 0x74
 80041c2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80041c6:	f7fc fd0f 	bl	8000be8 <__aeabi_uldivmod>
 80041ca:	4602      	mov	r2, r0
 80041cc:	460b      	mov	r3, r1
 80041ce:	4613      	mov	r3, r2
 80041d0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80041d4:	4b41      	ldr	r3, [pc, #260]	@ (80042dc <HAL_RCC_GetSysClockFreq+0x354>)
 80041d6:	685b      	ldr	r3, [r3, #4]
 80041d8:	0c1b      	lsrs	r3, r3, #16
 80041da:	f003 0303 	and.w	r3, r3, #3
 80041de:	3301      	adds	r3, #1
 80041e0:	005b      	lsls	r3, r3, #1
 80041e2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80041e6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80041ea:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80041ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80041f2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80041f6:	e0eb      	b.n	80043d0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80041f8:	4b38      	ldr	r3, [pc, #224]	@ (80042dc <HAL_RCC_GetSysClockFreq+0x354>)
 80041fa:	685b      	ldr	r3, [r3, #4]
 80041fc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004200:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004204:	4b35      	ldr	r3, [pc, #212]	@ (80042dc <HAL_RCC_GetSysClockFreq+0x354>)
 8004206:	685b      	ldr	r3, [r3, #4]
 8004208:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800420c:	2b00      	cmp	r3, #0
 800420e:	d06b      	beq.n	80042e8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004210:	4b32      	ldr	r3, [pc, #200]	@ (80042dc <HAL_RCC_GetSysClockFreq+0x354>)
 8004212:	685b      	ldr	r3, [r3, #4]
 8004214:	099b      	lsrs	r3, r3, #6
 8004216:	2200      	movs	r2, #0
 8004218:	66bb      	str	r3, [r7, #104]	@ 0x68
 800421a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800421c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800421e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004222:	663b      	str	r3, [r7, #96]	@ 0x60
 8004224:	2300      	movs	r3, #0
 8004226:	667b      	str	r3, [r7, #100]	@ 0x64
 8004228:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800422c:	4622      	mov	r2, r4
 800422e:	462b      	mov	r3, r5
 8004230:	f04f 0000 	mov.w	r0, #0
 8004234:	f04f 0100 	mov.w	r1, #0
 8004238:	0159      	lsls	r1, r3, #5
 800423a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800423e:	0150      	lsls	r0, r2, #5
 8004240:	4602      	mov	r2, r0
 8004242:	460b      	mov	r3, r1
 8004244:	4621      	mov	r1, r4
 8004246:	1a51      	subs	r1, r2, r1
 8004248:	61b9      	str	r1, [r7, #24]
 800424a:	4629      	mov	r1, r5
 800424c:	eb63 0301 	sbc.w	r3, r3, r1
 8004250:	61fb      	str	r3, [r7, #28]
 8004252:	f04f 0200 	mov.w	r2, #0
 8004256:	f04f 0300 	mov.w	r3, #0
 800425a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800425e:	4659      	mov	r1, fp
 8004260:	018b      	lsls	r3, r1, #6
 8004262:	4651      	mov	r1, sl
 8004264:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004268:	4651      	mov	r1, sl
 800426a:	018a      	lsls	r2, r1, #6
 800426c:	4651      	mov	r1, sl
 800426e:	ebb2 0801 	subs.w	r8, r2, r1
 8004272:	4659      	mov	r1, fp
 8004274:	eb63 0901 	sbc.w	r9, r3, r1
 8004278:	f04f 0200 	mov.w	r2, #0
 800427c:	f04f 0300 	mov.w	r3, #0
 8004280:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004284:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004288:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800428c:	4690      	mov	r8, r2
 800428e:	4699      	mov	r9, r3
 8004290:	4623      	mov	r3, r4
 8004292:	eb18 0303 	adds.w	r3, r8, r3
 8004296:	613b      	str	r3, [r7, #16]
 8004298:	462b      	mov	r3, r5
 800429a:	eb49 0303 	adc.w	r3, r9, r3
 800429e:	617b      	str	r3, [r7, #20]
 80042a0:	f04f 0200 	mov.w	r2, #0
 80042a4:	f04f 0300 	mov.w	r3, #0
 80042a8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80042ac:	4629      	mov	r1, r5
 80042ae:	024b      	lsls	r3, r1, #9
 80042b0:	4621      	mov	r1, r4
 80042b2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80042b6:	4621      	mov	r1, r4
 80042b8:	024a      	lsls	r2, r1, #9
 80042ba:	4610      	mov	r0, r2
 80042bc:	4619      	mov	r1, r3
 80042be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80042c2:	2200      	movs	r2, #0
 80042c4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80042c6:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80042c8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80042cc:	f7fc fc8c 	bl	8000be8 <__aeabi_uldivmod>
 80042d0:	4602      	mov	r2, r0
 80042d2:	460b      	mov	r3, r1
 80042d4:	4613      	mov	r3, r2
 80042d6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80042da:	e065      	b.n	80043a8 <HAL_RCC_GetSysClockFreq+0x420>
 80042dc:	40023800 	.word	0x40023800
 80042e0:	00f42400 	.word	0x00f42400
 80042e4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80042e8:	4b3d      	ldr	r3, [pc, #244]	@ (80043e0 <HAL_RCC_GetSysClockFreq+0x458>)
 80042ea:	685b      	ldr	r3, [r3, #4]
 80042ec:	099b      	lsrs	r3, r3, #6
 80042ee:	2200      	movs	r2, #0
 80042f0:	4618      	mov	r0, r3
 80042f2:	4611      	mov	r1, r2
 80042f4:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80042f8:	653b      	str	r3, [r7, #80]	@ 0x50
 80042fa:	2300      	movs	r3, #0
 80042fc:	657b      	str	r3, [r7, #84]	@ 0x54
 80042fe:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8004302:	4642      	mov	r2, r8
 8004304:	464b      	mov	r3, r9
 8004306:	f04f 0000 	mov.w	r0, #0
 800430a:	f04f 0100 	mov.w	r1, #0
 800430e:	0159      	lsls	r1, r3, #5
 8004310:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004314:	0150      	lsls	r0, r2, #5
 8004316:	4602      	mov	r2, r0
 8004318:	460b      	mov	r3, r1
 800431a:	4641      	mov	r1, r8
 800431c:	1a51      	subs	r1, r2, r1
 800431e:	60b9      	str	r1, [r7, #8]
 8004320:	4649      	mov	r1, r9
 8004322:	eb63 0301 	sbc.w	r3, r3, r1
 8004326:	60fb      	str	r3, [r7, #12]
 8004328:	f04f 0200 	mov.w	r2, #0
 800432c:	f04f 0300 	mov.w	r3, #0
 8004330:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8004334:	4659      	mov	r1, fp
 8004336:	018b      	lsls	r3, r1, #6
 8004338:	4651      	mov	r1, sl
 800433a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800433e:	4651      	mov	r1, sl
 8004340:	018a      	lsls	r2, r1, #6
 8004342:	4651      	mov	r1, sl
 8004344:	1a54      	subs	r4, r2, r1
 8004346:	4659      	mov	r1, fp
 8004348:	eb63 0501 	sbc.w	r5, r3, r1
 800434c:	f04f 0200 	mov.w	r2, #0
 8004350:	f04f 0300 	mov.w	r3, #0
 8004354:	00eb      	lsls	r3, r5, #3
 8004356:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800435a:	00e2      	lsls	r2, r4, #3
 800435c:	4614      	mov	r4, r2
 800435e:	461d      	mov	r5, r3
 8004360:	4643      	mov	r3, r8
 8004362:	18e3      	adds	r3, r4, r3
 8004364:	603b      	str	r3, [r7, #0]
 8004366:	464b      	mov	r3, r9
 8004368:	eb45 0303 	adc.w	r3, r5, r3
 800436c:	607b      	str	r3, [r7, #4]
 800436e:	f04f 0200 	mov.w	r2, #0
 8004372:	f04f 0300 	mov.w	r3, #0
 8004376:	e9d7 4500 	ldrd	r4, r5, [r7]
 800437a:	4629      	mov	r1, r5
 800437c:	028b      	lsls	r3, r1, #10
 800437e:	4621      	mov	r1, r4
 8004380:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004384:	4621      	mov	r1, r4
 8004386:	028a      	lsls	r2, r1, #10
 8004388:	4610      	mov	r0, r2
 800438a:	4619      	mov	r1, r3
 800438c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004390:	2200      	movs	r2, #0
 8004392:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004394:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8004396:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800439a:	f7fc fc25 	bl	8000be8 <__aeabi_uldivmod>
 800439e:	4602      	mov	r2, r0
 80043a0:	460b      	mov	r3, r1
 80043a2:	4613      	mov	r3, r2
 80043a4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80043a8:	4b0d      	ldr	r3, [pc, #52]	@ (80043e0 <HAL_RCC_GetSysClockFreq+0x458>)
 80043aa:	685b      	ldr	r3, [r3, #4]
 80043ac:	0f1b      	lsrs	r3, r3, #28
 80043ae:	f003 0307 	and.w	r3, r3, #7
 80043b2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 80043b6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80043ba:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80043be:	fbb2 f3f3 	udiv	r3, r2, r3
 80043c2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80043c6:	e003      	b.n	80043d0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80043c8:	4b06      	ldr	r3, [pc, #24]	@ (80043e4 <HAL_RCC_GetSysClockFreq+0x45c>)
 80043ca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80043ce:	bf00      	nop
    }
  }
  return sysclockfreq;
 80043d0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80043d4:	4618      	mov	r0, r3
 80043d6:	37b8      	adds	r7, #184	@ 0xb8
 80043d8:	46bd      	mov	sp, r7
 80043da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80043de:	bf00      	nop
 80043e0:	40023800 	.word	0x40023800
 80043e4:	00f42400 	.word	0x00f42400

080043e8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b086      	sub	sp, #24
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d101      	bne.n	80043fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80043f6:	2301      	movs	r3, #1
 80043f8:	e28d      	b.n	8004916 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f003 0301 	and.w	r3, r3, #1
 8004402:	2b00      	cmp	r3, #0
 8004404:	f000 8083 	beq.w	800450e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004408:	4b94      	ldr	r3, [pc, #592]	@ (800465c <HAL_RCC_OscConfig+0x274>)
 800440a:	689b      	ldr	r3, [r3, #8]
 800440c:	f003 030c 	and.w	r3, r3, #12
 8004410:	2b04      	cmp	r3, #4
 8004412:	d019      	beq.n	8004448 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004414:	4b91      	ldr	r3, [pc, #580]	@ (800465c <HAL_RCC_OscConfig+0x274>)
 8004416:	689b      	ldr	r3, [r3, #8]
 8004418:	f003 030c 	and.w	r3, r3, #12
        || \
 800441c:	2b08      	cmp	r3, #8
 800441e:	d106      	bne.n	800442e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004420:	4b8e      	ldr	r3, [pc, #568]	@ (800465c <HAL_RCC_OscConfig+0x274>)
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004428:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800442c:	d00c      	beq.n	8004448 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800442e:	4b8b      	ldr	r3, [pc, #556]	@ (800465c <HAL_RCC_OscConfig+0x274>)
 8004430:	689b      	ldr	r3, [r3, #8]
 8004432:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004436:	2b0c      	cmp	r3, #12
 8004438:	d112      	bne.n	8004460 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800443a:	4b88      	ldr	r3, [pc, #544]	@ (800465c <HAL_RCC_OscConfig+0x274>)
 800443c:	685b      	ldr	r3, [r3, #4]
 800443e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004442:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004446:	d10b      	bne.n	8004460 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004448:	4b84      	ldr	r3, [pc, #528]	@ (800465c <HAL_RCC_OscConfig+0x274>)
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004450:	2b00      	cmp	r3, #0
 8004452:	d05b      	beq.n	800450c <HAL_RCC_OscConfig+0x124>
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	685b      	ldr	r3, [r3, #4]
 8004458:	2b00      	cmp	r3, #0
 800445a:	d157      	bne.n	800450c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800445c:	2301      	movs	r3, #1
 800445e:	e25a      	b.n	8004916 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	685b      	ldr	r3, [r3, #4]
 8004464:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004468:	d106      	bne.n	8004478 <HAL_RCC_OscConfig+0x90>
 800446a:	4b7c      	ldr	r3, [pc, #496]	@ (800465c <HAL_RCC_OscConfig+0x274>)
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	4a7b      	ldr	r2, [pc, #492]	@ (800465c <HAL_RCC_OscConfig+0x274>)
 8004470:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004474:	6013      	str	r3, [r2, #0]
 8004476:	e01d      	b.n	80044b4 <HAL_RCC_OscConfig+0xcc>
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	685b      	ldr	r3, [r3, #4]
 800447c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004480:	d10c      	bne.n	800449c <HAL_RCC_OscConfig+0xb4>
 8004482:	4b76      	ldr	r3, [pc, #472]	@ (800465c <HAL_RCC_OscConfig+0x274>)
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	4a75      	ldr	r2, [pc, #468]	@ (800465c <HAL_RCC_OscConfig+0x274>)
 8004488:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800448c:	6013      	str	r3, [r2, #0]
 800448e:	4b73      	ldr	r3, [pc, #460]	@ (800465c <HAL_RCC_OscConfig+0x274>)
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	4a72      	ldr	r2, [pc, #456]	@ (800465c <HAL_RCC_OscConfig+0x274>)
 8004494:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004498:	6013      	str	r3, [r2, #0]
 800449a:	e00b      	b.n	80044b4 <HAL_RCC_OscConfig+0xcc>
 800449c:	4b6f      	ldr	r3, [pc, #444]	@ (800465c <HAL_RCC_OscConfig+0x274>)
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	4a6e      	ldr	r2, [pc, #440]	@ (800465c <HAL_RCC_OscConfig+0x274>)
 80044a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80044a6:	6013      	str	r3, [r2, #0]
 80044a8:	4b6c      	ldr	r3, [pc, #432]	@ (800465c <HAL_RCC_OscConfig+0x274>)
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	4a6b      	ldr	r2, [pc, #428]	@ (800465c <HAL_RCC_OscConfig+0x274>)
 80044ae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80044b2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	685b      	ldr	r3, [r3, #4]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d013      	beq.n	80044e4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044bc:	f7fe f924 	bl	8002708 <HAL_GetTick>
 80044c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044c2:	e008      	b.n	80044d6 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80044c4:	f7fe f920 	bl	8002708 <HAL_GetTick>
 80044c8:	4602      	mov	r2, r0
 80044ca:	693b      	ldr	r3, [r7, #16]
 80044cc:	1ad3      	subs	r3, r2, r3
 80044ce:	2b64      	cmp	r3, #100	@ 0x64
 80044d0:	d901      	bls.n	80044d6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80044d2:	2303      	movs	r3, #3
 80044d4:	e21f      	b.n	8004916 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044d6:	4b61      	ldr	r3, [pc, #388]	@ (800465c <HAL_RCC_OscConfig+0x274>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d0f0      	beq.n	80044c4 <HAL_RCC_OscConfig+0xdc>
 80044e2:	e014      	b.n	800450e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044e4:	f7fe f910 	bl	8002708 <HAL_GetTick>
 80044e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044ea:	e008      	b.n	80044fe <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80044ec:	f7fe f90c 	bl	8002708 <HAL_GetTick>
 80044f0:	4602      	mov	r2, r0
 80044f2:	693b      	ldr	r3, [r7, #16]
 80044f4:	1ad3      	subs	r3, r2, r3
 80044f6:	2b64      	cmp	r3, #100	@ 0x64
 80044f8:	d901      	bls.n	80044fe <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80044fa:	2303      	movs	r3, #3
 80044fc:	e20b      	b.n	8004916 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044fe:	4b57      	ldr	r3, [pc, #348]	@ (800465c <HAL_RCC_OscConfig+0x274>)
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004506:	2b00      	cmp	r3, #0
 8004508:	d1f0      	bne.n	80044ec <HAL_RCC_OscConfig+0x104>
 800450a:	e000      	b.n	800450e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800450c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f003 0302 	and.w	r3, r3, #2
 8004516:	2b00      	cmp	r3, #0
 8004518:	d06f      	beq.n	80045fa <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800451a:	4b50      	ldr	r3, [pc, #320]	@ (800465c <HAL_RCC_OscConfig+0x274>)
 800451c:	689b      	ldr	r3, [r3, #8]
 800451e:	f003 030c 	and.w	r3, r3, #12
 8004522:	2b00      	cmp	r3, #0
 8004524:	d017      	beq.n	8004556 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004526:	4b4d      	ldr	r3, [pc, #308]	@ (800465c <HAL_RCC_OscConfig+0x274>)
 8004528:	689b      	ldr	r3, [r3, #8]
 800452a:	f003 030c 	and.w	r3, r3, #12
        || \
 800452e:	2b08      	cmp	r3, #8
 8004530:	d105      	bne.n	800453e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004532:	4b4a      	ldr	r3, [pc, #296]	@ (800465c <HAL_RCC_OscConfig+0x274>)
 8004534:	685b      	ldr	r3, [r3, #4]
 8004536:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800453a:	2b00      	cmp	r3, #0
 800453c:	d00b      	beq.n	8004556 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800453e:	4b47      	ldr	r3, [pc, #284]	@ (800465c <HAL_RCC_OscConfig+0x274>)
 8004540:	689b      	ldr	r3, [r3, #8]
 8004542:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004546:	2b0c      	cmp	r3, #12
 8004548:	d11c      	bne.n	8004584 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800454a:	4b44      	ldr	r3, [pc, #272]	@ (800465c <HAL_RCC_OscConfig+0x274>)
 800454c:	685b      	ldr	r3, [r3, #4]
 800454e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004552:	2b00      	cmp	r3, #0
 8004554:	d116      	bne.n	8004584 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004556:	4b41      	ldr	r3, [pc, #260]	@ (800465c <HAL_RCC_OscConfig+0x274>)
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f003 0302 	and.w	r3, r3, #2
 800455e:	2b00      	cmp	r3, #0
 8004560:	d005      	beq.n	800456e <HAL_RCC_OscConfig+0x186>
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	68db      	ldr	r3, [r3, #12]
 8004566:	2b01      	cmp	r3, #1
 8004568:	d001      	beq.n	800456e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800456a:	2301      	movs	r3, #1
 800456c:	e1d3      	b.n	8004916 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800456e:	4b3b      	ldr	r3, [pc, #236]	@ (800465c <HAL_RCC_OscConfig+0x274>)
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	691b      	ldr	r3, [r3, #16]
 800457a:	00db      	lsls	r3, r3, #3
 800457c:	4937      	ldr	r1, [pc, #220]	@ (800465c <HAL_RCC_OscConfig+0x274>)
 800457e:	4313      	orrs	r3, r2
 8004580:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004582:	e03a      	b.n	80045fa <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	68db      	ldr	r3, [r3, #12]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d020      	beq.n	80045ce <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800458c:	4b34      	ldr	r3, [pc, #208]	@ (8004660 <HAL_RCC_OscConfig+0x278>)
 800458e:	2201      	movs	r2, #1
 8004590:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004592:	f7fe f8b9 	bl	8002708 <HAL_GetTick>
 8004596:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004598:	e008      	b.n	80045ac <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800459a:	f7fe f8b5 	bl	8002708 <HAL_GetTick>
 800459e:	4602      	mov	r2, r0
 80045a0:	693b      	ldr	r3, [r7, #16]
 80045a2:	1ad3      	subs	r3, r2, r3
 80045a4:	2b02      	cmp	r3, #2
 80045a6:	d901      	bls.n	80045ac <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80045a8:	2303      	movs	r3, #3
 80045aa:	e1b4      	b.n	8004916 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045ac:	4b2b      	ldr	r3, [pc, #172]	@ (800465c <HAL_RCC_OscConfig+0x274>)
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f003 0302 	and.w	r3, r3, #2
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d0f0      	beq.n	800459a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045b8:	4b28      	ldr	r3, [pc, #160]	@ (800465c <HAL_RCC_OscConfig+0x274>)
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	691b      	ldr	r3, [r3, #16]
 80045c4:	00db      	lsls	r3, r3, #3
 80045c6:	4925      	ldr	r1, [pc, #148]	@ (800465c <HAL_RCC_OscConfig+0x274>)
 80045c8:	4313      	orrs	r3, r2
 80045ca:	600b      	str	r3, [r1, #0]
 80045cc:	e015      	b.n	80045fa <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80045ce:	4b24      	ldr	r3, [pc, #144]	@ (8004660 <HAL_RCC_OscConfig+0x278>)
 80045d0:	2200      	movs	r2, #0
 80045d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045d4:	f7fe f898 	bl	8002708 <HAL_GetTick>
 80045d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80045da:	e008      	b.n	80045ee <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80045dc:	f7fe f894 	bl	8002708 <HAL_GetTick>
 80045e0:	4602      	mov	r2, r0
 80045e2:	693b      	ldr	r3, [r7, #16]
 80045e4:	1ad3      	subs	r3, r2, r3
 80045e6:	2b02      	cmp	r3, #2
 80045e8:	d901      	bls.n	80045ee <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80045ea:	2303      	movs	r3, #3
 80045ec:	e193      	b.n	8004916 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80045ee:	4b1b      	ldr	r3, [pc, #108]	@ (800465c <HAL_RCC_OscConfig+0x274>)
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f003 0302 	and.w	r3, r3, #2
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d1f0      	bne.n	80045dc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f003 0308 	and.w	r3, r3, #8
 8004602:	2b00      	cmp	r3, #0
 8004604:	d036      	beq.n	8004674 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	695b      	ldr	r3, [r3, #20]
 800460a:	2b00      	cmp	r3, #0
 800460c:	d016      	beq.n	800463c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800460e:	4b15      	ldr	r3, [pc, #84]	@ (8004664 <HAL_RCC_OscConfig+0x27c>)
 8004610:	2201      	movs	r2, #1
 8004612:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004614:	f7fe f878 	bl	8002708 <HAL_GetTick>
 8004618:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800461a:	e008      	b.n	800462e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800461c:	f7fe f874 	bl	8002708 <HAL_GetTick>
 8004620:	4602      	mov	r2, r0
 8004622:	693b      	ldr	r3, [r7, #16]
 8004624:	1ad3      	subs	r3, r2, r3
 8004626:	2b02      	cmp	r3, #2
 8004628:	d901      	bls.n	800462e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800462a:	2303      	movs	r3, #3
 800462c:	e173      	b.n	8004916 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800462e:	4b0b      	ldr	r3, [pc, #44]	@ (800465c <HAL_RCC_OscConfig+0x274>)
 8004630:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004632:	f003 0302 	and.w	r3, r3, #2
 8004636:	2b00      	cmp	r3, #0
 8004638:	d0f0      	beq.n	800461c <HAL_RCC_OscConfig+0x234>
 800463a:	e01b      	b.n	8004674 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800463c:	4b09      	ldr	r3, [pc, #36]	@ (8004664 <HAL_RCC_OscConfig+0x27c>)
 800463e:	2200      	movs	r2, #0
 8004640:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004642:	f7fe f861 	bl	8002708 <HAL_GetTick>
 8004646:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004648:	e00e      	b.n	8004668 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800464a:	f7fe f85d 	bl	8002708 <HAL_GetTick>
 800464e:	4602      	mov	r2, r0
 8004650:	693b      	ldr	r3, [r7, #16]
 8004652:	1ad3      	subs	r3, r2, r3
 8004654:	2b02      	cmp	r3, #2
 8004656:	d907      	bls.n	8004668 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004658:	2303      	movs	r3, #3
 800465a:	e15c      	b.n	8004916 <HAL_RCC_OscConfig+0x52e>
 800465c:	40023800 	.word	0x40023800
 8004660:	42470000 	.word	0x42470000
 8004664:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004668:	4b8a      	ldr	r3, [pc, #552]	@ (8004894 <HAL_RCC_OscConfig+0x4ac>)
 800466a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800466c:	f003 0302 	and.w	r3, r3, #2
 8004670:	2b00      	cmp	r3, #0
 8004672:	d1ea      	bne.n	800464a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f003 0304 	and.w	r3, r3, #4
 800467c:	2b00      	cmp	r3, #0
 800467e:	f000 8097 	beq.w	80047b0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004682:	2300      	movs	r3, #0
 8004684:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004686:	4b83      	ldr	r3, [pc, #524]	@ (8004894 <HAL_RCC_OscConfig+0x4ac>)
 8004688:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800468a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800468e:	2b00      	cmp	r3, #0
 8004690:	d10f      	bne.n	80046b2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004692:	2300      	movs	r3, #0
 8004694:	60bb      	str	r3, [r7, #8]
 8004696:	4b7f      	ldr	r3, [pc, #508]	@ (8004894 <HAL_RCC_OscConfig+0x4ac>)
 8004698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800469a:	4a7e      	ldr	r2, [pc, #504]	@ (8004894 <HAL_RCC_OscConfig+0x4ac>)
 800469c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80046a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80046a2:	4b7c      	ldr	r3, [pc, #496]	@ (8004894 <HAL_RCC_OscConfig+0x4ac>)
 80046a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046aa:	60bb      	str	r3, [r7, #8]
 80046ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80046ae:	2301      	movs	r3, #1
 80046b0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046b2:	4b79      	ldr	r3, [pc, #484]	@ (8004898 <HAL_RCC_OscConfig+0x4b0>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d118      	bne.n	80046f0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80046be:	4b76      	ldr	r3, [pc, #472]	@ (8004898 <HAL_RCC_OscConfig+0x4b0>)
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	4a75      	ldr	r2, [pc, #468]	@ (8004898 <HAL_RCC_OscConfig+0x4b0>)
 80046c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80046c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80046ca:	f7fe f81d 	bl	8002708 <HAL_GetTick>
 80046ce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046d0:	e008      	b.n	80046e4 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80046d2:	f7fe f819 	bl	8002708 <HAL_GetTick>
 80046d6:	4602      	mov	r2, r0
 80046d8:	693b      	ldr	r3, [r7, #16]
 80046da:	1ad3      	subs	r3, r2, r3
 80046dc:	2b02      	cmp	r3, #2
 80046de:	d901      	bls.n	80046e4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80046e0:	2303      	movs	r3, #3
 80046e2:	e118      	b.n	8004916 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046e4:	4b6c      	ldr	r3, [pc, #432]	@ (8004898 <HAL_RCC_OscConfig+0x4b0>)
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d0f0      	beq.n	80046d2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	689b      	ldr	r3, [r3, #8]
 80046f4:	2b01      	cmp	r3, #1
 80046f6:	d106      	bne.n	8004706 <HAL_RCC_OscConfig+0x31e>
 80046f8:	4b66      	ldr	r3, [pc, #408]	@ (8004894 <HAL_RCC_OscConfig+0x4ac>)
 80046fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046fc:	4a65      	ldr	r2, [pc, #404]	@ (8004894 <HAL_RCC_OscConfig+0x4ac>)
 80046fe:	f043 0301 	orr.w	r3, r3, #1
 8004702:	6713      	str	r3, [r2, #112]	@ 0x70
 8004704:	e01c      	b.n	8004740 <HAL_RCC_OscConfig+0x358>
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	689b      	ldr	r3, [r3, #8]
 800470a:	2b05      	cmp	r3, #5
 800470c:	d10c      	bne.n	8004728 <HAL_RCC_OscConfig+0x340>
 800470e:	4b61      	ldr	r3, [pc, #388]	@ (8004894 <HAL_RCC_OscConfig+0x4ac>)
 8004710:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004712:	4a60      	ldr	r2, [pc, #384]	@ (8004894 <HAL_RCC_OscConfig+0x4ac>)
 8004714:	f043 0304 	orr.w	r3, r3, #4
 8004718:	6713      	str	r3, [r2, #112]	@ 0x70
 800471a:	4b5e      	ldr	r3, [pc, #376]	@ (8004894 <HAL_RCC_OscConfig+0x4ac>)
 800471c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800471e:	4a5d      	ldr	r2, [pc, #372]	@ (8004894 <HAL_RCC_OscConfig+0x4ac>)
 8004720:	f043 0301 	orr.w	r3, r3, #1
 8004724:	6713      	str	r3, [r2, #112]	@ 0x70
 8004726:	e00b      	b.n	8004740 <HAL_RCC_OscConfig+0x358>
 8004728:	4b5a      	ldr	r3, [pc, #360]	@ (8004894 <HAL_RCC_OscConfig+0x4ac>)
 800472a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800472c:	4a59      	ldr	r2, [pc, #356]	@ (8004894 <HAL_RCC_OscConfig+0x4ac>)
 800472e:	f023 0301 	bic.w	r3, r3, #1
 8004732:	6713      	str	r3, [r2, #112]	@ 0x70
 8004734:	4b57      	ldr	r3, [pc, #348]	@ (8004894 <HAL_RCC_OscConfig+0x4ac>)
 8004736:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004738:	4a56      	ldr	r2, [pc, #344]	@ (8004894 <HAL_RCC_OscConfig+0x4ac>)
 800473a:	f023 0304 	bic.w	r3, r3, #4
 800473e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	689b      	ldr	r3, [r3, #8]
 8004744:	2b00      	cmp	r3, #0
 8004746:	d015      	beq.n	8004774 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004748:	f7fd ffde 	bl	8002708 <HAL_GetTick>
 800474c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800474e:	e00a      	b.n	8004766 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004750:	f7fd ffda 	bl	8002708 <HAL_GetTick>
 8004754:	4602      	mov	r2, r0
 8004756:	693b      	ldr	r3, [r7, #16]
 8004758:	1ad3      	subs	r3, r2, r3
 800475a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800475e:	4293      	cmp	r3, r2
 8004760:	d901      	bls.n	8004766 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8004762:	2303      	movs	r3, #3
 8004764:	e0d7      	b.n	8004916 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004766:	4b4b      	ldr	r3, [pc, #300]	@ (8004894 <HAL_RCC_OscConfig+0x4ac>)
 8004768:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800476a:	f003 0302 	and.w	r3, r3, #2
 800476e:	2b00      	cmp	r3, #0
 8004770:	d0ee      	beq.n	8004750 <HAL_RCC_OscConfig+0x368>
 8004772:	e014      	b.n	800479e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004774:	f7fd ffc8 	bl	8002708 <HAL_GetTick>
 8004778:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800477a:	e00a      	b.n	8004792 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800477c:	f7fd ffc4 	bl	8002708 <HAL_GetTick>
 8004780:	4602      	mov	r2, r0
 8004782:	693b      	ldr	r3, [r7, #16]
 8004784:	1ad3      	subs	r3, r2, r3
 8004786:	f241 3288 	movw	r2, #5000	@ 0x1388
 800478a:	4293      	cmp	r3, r2
 800478c:	d901      	bls.n	8004792 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800478e:	2303      	movs	r3, #3
 8004790:	e0c1      	b.n	8004916 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004792:	4b40      	ldr	r3, [pc, #256]	@ (8004894 <HAL_RCC_OscConfig+0x4ac>)
 8004794:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004796:	f003 0302 	and.w	r3, r3, #2
 800479a:	2b00      	cmp	r3, #0
 800479c:	d1ee      	bne.n	800477c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800479e:	7dfb      	ldrb	r3, [r7, #23]
 80047a0:	2b01      	cmp	r3, #1
 80047a2:	d105      	bne.n	80047b0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047a4:	4b3b      	ldr	r3, [pc, #236]	@ (8004894 <HAL_RCC_OscConfig+0x4ac>)
 80047a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047a8:	4a3a      	ldr	r2, [pc, #232]	@ (8004894 <HAL_RCC_OscConfig+0x4ac>)
 80047aa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80047ae:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	699b      	ldr	r3, [r3, #24]
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	f000 80ad 	beq.w	8004914 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80047ba:	4b36      	ldr	r3, [pc, #216]	@ (8004894 <HAL_RCC_OscConfig+0x4ac>)
 80047bc:	689b      	ldr	r3, [r3, #8]
 80047be:	f003 030c 	and.w	r3, r3, #12
 80047c2:	2b08      	cmp	r3, #8
 80047c4:	d060      	beq.n	8004888 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	699b      	ldr	r3, [r3, #24]
 80047ca:	2b02      	cmp	r3, #2
 80047cc:	d145      	bne.n	800485a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047ce:	4b33      	ldr	r3, [pc, #204]	@ (800489c <HAL_RCC_OscConfig+0x4b4>)
 80047d0:	2200      	movs	r2, #0
 80047d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047d4:	f7fd ff98 	bl	8002708 <HAL_GetTick>
 80047d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047da:	e008      	b.n	80047ee <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047dc:	f7fd ff94 	bl	8002708 <HAL_GetTick>
 80047e0:	4602      	mov	r2, r0
 80047e2:	693b      	ldr	r3, [r7, #16]
 80047e4:	1ad3      	subs	r3, r2, r3
 80047e6:	2b02      	cmp	r3, #2
 80047e8:	d901      	bls.n	80047ee <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80047ea:	2303      	movs	r3, #3
 80047ec:	e093      	b.n	8004916 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047ee:	4b29      	ldr	r3, [pc, #164]	@ (8004894 <HAL_RCC_OscConfig+0x4ac>)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d1f0      	bne.n	80047dc <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	69da      	ldr	r2, [r3, #28]
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6a1b      	ldr	r3, [r3, #32]
 8004802:	431a      	orrs	r2, r3
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004808:	019b      	lsls	r3, r3, #6
 800480a:	431a      	orrs	r2, r3
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004810:	085b      	lsrs	r3, r3, #1
 8004812:	3b01      	subs	r3, #1
 8004814:	041b      	lsls	r3, r3, #16
 8004816:	431a      	orrs	r2, r3
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800481c:	061b      	lsls	r3, r3, #24
 800481e:	431a      	orrs	r2, r3
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004824:	071b      	lsls	r3, r3, #28
 8004826:	491b      	ldr	r1, [pc, #108]	@ (8004894 <HAL_RCC_OscConfig+0x4ac>)
 8004828:	4313      	orrs	r3, r2
 800482a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800482c:	4b1b      	ldr	r3, [pc, #108]	@ (800489c <HAL_RCC_OscConfig+0x4b4>)
 800482e:	2201      	movs	r2, #1
 8004830:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004832:	f7fd ff69 	bl	8002708 <HAL_GetTick>
 8004836:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004838:	e008      	b.n	800484c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800483a:	f7fd ff65 	bl	8002708 <HAL_GetTick>
 800483e:	4602      	mov	r2, r0
 8004840:	693b      	ldr	r3, [r7, #16]
 8004842:	1ad3      	subs	r3, r2, r3
 8004844:	2b02      	cmp	r3, #2
 8004846:	d901      	bls.n	800484c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004848:	2303      	movs	r3, #3
 800484a:	e064      	b.n	8004916 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800484c:	4b11      	ldr	r3, [pc, #68]	@ (8004894 <HAL_RCC_OscConfig+0x4ac>)
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004854:	2b00      	cmp	r3, #0
 8004856:	d0f0      	beq.n	800483a <HAL_RCC_OscConfig+0x452>
 8004858:	e05c      	b.n	8004914 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800485a:	4b10      	ldr	r3, [pc, #64]	@ (800489c <HAL_RCC_OscConfig+0x4b4>)
 800485c:	2200      	movs	r2, #0
 800485e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004860:	f7fd ff52 	bl	8002708 <HAL_GetTick>
 8004864:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004866:	e008      	b.n	800487a <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004868:	f7fd ff4e 	bl	8002708 <HAL_GetTick>
 800486c:	4602      	mov	r2, r0
 800486e:	693b      	ldr	r3, [r7, #16]
 8004870:	1ad3      	subs	r3, r2, r3
 8004872:	2b02      	cmp	r3, #2
 8004874:	d901      	bls.n	800487a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8004876:	2303      	movs	r3, #3
 8004878:	e04d      	b.n	8004916 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800487a:	4b06      	ldr	r3, [pc, #24]	@ (8004894 <HAL_RCC_OscConfig+0x4ac>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004882:	2b00      	cmp	r3, #0
 8004884:	d1f0      	bne.n	8004868 <HAL_RCC_OscConfig+0x480>
 8004886:	e045      	b.n	8004914 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	699b      	ldr	r3, [r3, #24]
 800488c:	2b01      	cmp	r3, #1
 800488e:	d107      	bne.n	80048a0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004890:	2301      	movs	r3, #1
 8004892:	e040      	b.n	8004916 <HAL_RCC_OscConfig+0x52e>
 8004894:	40023800 	.word	0x40023800
 8004898:	40007000 	.word	0x40007000
 800489c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80048a0:	4b1f      	ldr	r3, [pc, #124]	@ (8004920 <HAL_RCC_OscConfig+0x538>)
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	699b      	ldr	r3, [r3, #24]
 80048aa:	2b01      	cmp	r3, #1
 80048ac:	d030      	beq.n	8004910 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80048b8:	429a      	cmp	r2, r3
 80048ba:	d129      	bne.n	8004910 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048c6:	429a      	cmp	r2, r3
 80048c8:	d122      	bne.n	8004910 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80048ca:	68fa      	ldr	r2, [r7, #12]
 80048cc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80048d0:	4013      	ands	r3, r2
 80048d2:	687a      	ldr	r2, [r7, #4]
 80048d4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80048d6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80048d8:	4293      	cmp	r3, r2
 80048da:	d119      	bne.n	8004910 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048e6:	085b      	lsrs	r3, r3, #1
 80048e8:	3b01      	subs	r3, #1
 80048ea:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80048ec:	429a      	cmp	r2, r3
 80048ee:	d10f      	bne.n	8004910 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048fa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80048fc:	429a      	cmp	r2, r3
 80048fe:	d107      	bne.n	8004910 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800490a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800490c:	429a      	cmp	r2, r3
 800490e:	d001      	beq.n	8004914 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004910:	2301      	movs	r3, #1
 8004912:	e000      	b.n	8004916 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004914:	2300      	movs	r3, #0
}
 8004916:	4618      	mov	r0, r3
 8004918:	3718      	adds	r7, #24
 800491a:	46bd      	mov	sp, r7
 800491c:	bd80      	pop	{r7, pc}
 800491e:	bf00      	nop
 8004920:	40023800 	.word	0x40023800

08004924 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004924:	b580      	push	{r7, lr}
 8004926:	b082      	sub	sp, #8
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d101      	bne.n	8004936 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004932:	2301      	movs	r3, #1
 8004934:	e041      	b.n	80049ba <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800493c:	b2db      	uxtb	r3, r3
 800493e:	2b00      	cmp	r3, #0
 8004940:	d106      	bne.n	8004950 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2200      	movs	r2, #0
 8004946:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800494a:	6878      	ldr	r0, [r7, #4]
 800494c:	f7fd fbea 	bl	8002124 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2202      	movs	r2, #2
 8004954:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681a      	ldr	r2, [r3, #0]
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	3304      	adds	r3, #4
 8004960:	4619      	mov	r1, r3
 8004962:	4610      	mov	r0, r2
 8004964:	f000 fc58 	bl	8005218 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2201      	movs	r2, #1
 800496c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2201      	movs	r2, #1
 8004974:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2201      	movs	r2, #1
 800497c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2201      	movs	r2, #1
 8004984:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2201      	movs	r2, #1
 800498c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2201      	movs	r2, #1
 8004994:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2201      	movs	r2, #1
 800499c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2201      	movs	r2, #1
 80049a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2201      	movs	r2, #1
 80049ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2201      	movs	r2, #1
 80049b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80049b8:	2300      	movs	r3, #0
}
 80049ba:	4618      	mov	r0, r3
 80049bc:	3708      	adds	r7, #8
 80049be:	46bd      	mov	sp, r7
 80049c0:	bd80      	pop	{r7, pc}
	...

080049c4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80049c4:	b480      	push	{r7}
 80049c6:	b085      	sub	sp, #20
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049d2:	b2db      	uxtb	r3, r3
 80049d4:	2b01      	cmp	r3, #1
 80049d6:	d001      	beq.n	80049dc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80049d8:	2301      	movs	r3, #1
 80049da:	e046      	b.n	8004a6a <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2202      	movs	r2, #2
 80049e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	4a23      	ldr	r2, [pc, #140]	@ (8004a78 <HAL_TIM_Base_Start+0xb4>)
 80049ea:	4293      	cmp	r3, r2
 80049ec:	d022      	beq.n	8004a34 <HAL_TIM_Base_Start+0x70>
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049f6:	d01d      	beq.n	8004a34 <HAL_TIM_Base_Start+0x70>
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	4a1f      	ldr	r2, [pc, #124]	@ (8004a7c <HAL_TIM_Base_Start+0xb8>)
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d018      	beq.n	8004a34 <HAL_TIM_Base_Start+0x70>
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	4a1e      	ldr	r2, [pc, #120]	@ (8004a80 <HAL_TIM_Base_Start+0xbc>)
 8004a08:	4293      	cmp	r3, r2
 8004a0a:	d013      	beq.n	8004a34 <HAL_TIM_Base_Start+0x70>
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	4a1c      	ldr	r2, [pc, #112]	@ (8004a84 <HAL_TIM_Base_Start+0xc0>)
 8004a12:	4293      	cmp	r3, r2
 8004a14:	d00e      	beq.n	8004a34 <HAL_TIM_Base_Start+0x70>
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	4a1b      	ldr	r2, [pc, #108]	@ (8004a88 <HAL_TIM_Base_Start+0xc4>)
 8004a1c:	4293      	cmp	r3, r2
 8004a1e:	d009      	beq.n	8004a34 <HAL_TIM_Base_Start+0x70>
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	4a19      	ldr	r2, [pc, #100]	@ (8004a8c <HAL_TIM_Base_Start+0xc8>)
 8004a26:	4293      	cmp	r3, r2
 8004a28:	d004      	beq.n	8004a34 <HAL_TIM_Base_Start+0x70>
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	4a18      	ldr	r2, [pc, #96]	@ (8004a90 <HAL_TIM_Base_Start+0xcc>)
 8004a30:	4293      	cmp	r3, r2
 8004a32:	d111      	bne.n	8004a58 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	689b      	ldr	r3, [r3, #8]
 8004a3a:	f003 0307 	and.w	r3, r3, #7
 8004a3e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	2b06      	cmp	r3, #6
 8004a44:	d010      	beq.n	8004a68 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	681a      	ldr	r2, [r3, #0]
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f042 0201 	orr.w	r2, r2, #1
 8004a54:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a56:	e007      	b.n	8004a68 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	681a      	ldr	r2, [r3, #0]
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f042 0201 	orr.w	r2, r2, #1
 8004a66:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004a68:	2300      	movs	r3, #0
}
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	3714      	adds	r7, #20
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a74:	4770      	bx	lr
 8004a76:	bf00      	nop
 8004a78:	40010000 	.word	0x40010000
 8004a7c:	40000400 	.word	0x40000400
 8004a80:	40000800 	.word	0x40000800
 8004a84:	40000c00 	.word	0x40000c00
 8004a88:	40010400 	.word	0x40010400
 8004a8c:	40014000 	.word	0x40014000
 8004a90:	40001800 	.word	0x40001800

08004a94 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8004a94:	b480      	push	{r7}
 8004a96:	b083      	sub	sp, #12
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	6a1a      	ldr	r2, [r3, #32]
 8004aa2:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004aa6:	4013      	ands	r3, r2
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d10f      	bne.n	8004acc <HAL_TIM_Base_Stop+0x38>
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	6a1a      	ldr	r2, [r3, #32]
 8004ab2:	f240 4344 	movw	r3, #1092	@ 0x444
 8004ab6:	4013      	ands	r3, r2
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d107      	bne.n	8004acc <HAL_TIM_Base_Stop+0x38>
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	681a      	ldr	r2, [r3, #0]
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f022 0201 	bic.w	r2, r2, #1
 8004aca:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2201      	movs	r2, #1
 8004ad0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8004ad4:	2300      	movs	r3, #0
}
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	370c      	adds	r7, #12
 8004ada:	46bd      	mov	sp, r7
 8004adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae0:	4770      	bx	lr
	...

08004ae4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004ae4:	b480      	push	{r7}
 8004ae6:	b085      	sub	sp, #20
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004af2:	b2db      	uxtb	r3, r3
 8004af4:	2b01      	cmp	r3, #1
 8004af6:	d001      	beq.n	8004afc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004af8:	2301      	movs	r3, #1
 8004afa:	e04e      	b.n	8004b9a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2202      	movs	r2, #2
 8004b00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	68da      	ldr	r2, [r3, #12]
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f042 0201 	orr.w	r2, r2, #1
 8004b12:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	4a23      	ldr	r2, [pc, #140]	@ (8004ba8 <HAL_TIM_Base_Start_IT+0xc4>)
 8004b1a:	4293      	cmp	r3, r2
 8004b1c:	d022      	beq.n	8004b64 <HAL_TIM_Base_Start_IT+0x80>
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b26:	d01d      	beq.n	8004b64 <HAL_TIM_Base_Start_IT+0x80>
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	4a1f      	ldr	r2, [pc, #124]	@ (8004bac <HAL_TIM_Base_Start_IT+0xc8>)
 8004b2e:	4293      	cmp	r3, r2
 8004b30:	d018      	beq.n	8004b64 <HAL_TIM_Base_Start_IT+0x80>
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	4a1e      	ldr	r2, [pc, #120]	@ (8004bb0 <HAL_TIM_Base_Start_IT+0xcc>)
 8004b38:	4293      	cmp	r3, r2
 8004b3a:	d013      	beq.n	8004b64 <HAL_TIM_Base_Start_IT+0x80>
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	4a1c      	ldr	r2, [pc, #112]	@ (8004bb4 <HAL_TIM_Base_Start_IT+0xd0>)
 8004b42:	4293      	cmp	r3, r2
 8004b44:	d00e      	beq.n	8004b64 <HAL_TIM_Base_Start_IT+0x80>
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	4a1b      	ldr	r2, [pc, #108]	@ (8004bb8 <HAL_TIM_Base_Start_IT+0xd4>)
 8004b4c:	4293      	cmp	r3, r2
 8004b4e:	d009      	beq.n	8004b64 <HAL_TIM_Base_Start_IT+0x80>
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	4a19      	ldr	r2, [pc, #100]	@ (8004bbc <HAL_TIM_Base_Start_IT+0xd8>)
 8004b56:	4293      	cmp	r3, r2
 8004b58:	d004      	beq.n	8004b64 <HAL_TIM_Base_Start_IT+0x80>
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	4a18      	ldr	r2, [pc, #96]	@ (8004bc0 <HAL_TIM_Base_Start_IT+0xdc>)
 8004b60:	4293      	cmp	r3, r2
 8004b62:	d111      	bne.n	8004b88 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	689b      	ldr	r3, [r3, #8]
 8004b6a:	f003 0307 	and.w	r3, r3, #7
 8004b6e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	2b06      	cmp	r3, #6
 8004b74:	d010      	beq.n	8004b98 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	681a      	ldr	r2, [r3, #0]
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f042 0201 	orr.w	r2, r2, #1
 8004b84:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b86:	e007      	b.n	8004b98 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	681a      	ldr	r2, [r3, #0]
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f042 0201 	orr.w	r2, r2, #1
 8004b96:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004b98:	2300      	movs	r3, #0
}
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	3714      	adds	r7, #20
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba4:	4770      	bx	lr
 8004ba6:	bf00      	nop
 8004ba8:	40010000 	.word	0x40010000
 8004bac:	40000400 	.word	0x40000400
 8004bb0:	40000800 	.word	0x40000800
 8004bb4:	40000c00 	.word	0x40000c00
 8004bb8:	40010400 	.word	0x40010400
 8004bbc:	40014000 	.word	0x40014000
 8004bc0:	40001800 	.word	0x40001800

08004bc4 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8004bc4:	b480      	push	{r7}
 8004bc6:	b083      	sub	sp, #12
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	68da      	ldr	r2, [r3, #12]
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f022 0201 	bic.w	r2, r2, #1
 8004bda:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	6a1a      	ldr	r2, [r3, #32]
 8004be2:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004be6:	4013      	ands	r3, r2
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d10f      	bne.n	8004c0c <HAL_TIM_Base_Stop_IT+0x48>
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	6a1a      	ldr	r2, [r3, #32]
 8004bf2:	f240 4344 	movw	r3, #1092	@ 0x444
 8004bf6:	4013      	ands	r3, r2
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d107      	bne.n	8004c0c <HAL_TIM_Base_Stop_IT+0x48>
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	681a      	ldr	r2, [r3, #0]
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f022 0201 	bic.w	r2, r2, #1
 8004c0a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2201      	movs	r2, #1
 8004c10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8004c14:	2300      	movs	r3, #0
}
 8004c16:	4618      	mov	r0, r3
 8004c18:	370c      	adds	r7, #12
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c20:	4770      	bx	lr

08004c22 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004c22:	b580      	push	{r7, lr}
 8004c24:	b082      	sub	sp, #8
 8004c26:	af00      	add	r7, sp, #0
 8004c28:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d101      	bne.n	8004c34 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004c30:	2301      	movs	r3, #1
 8004c32:	e041      	b.n	8004cb8 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c3a:	b2db      	uxtb	r3, r3
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d106      	bne.n	8004c4e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2200      	movs	r2, #0
 8004c44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004c48:	6878      	ldr	r0, [r7, #4]
 8004c4a:	f7fd fa35 	bl	80020b8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2202      	movs	r2, #2
 8004c52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681a      	ldr	r2, [r3, #0]
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	3304      	adds	r3, #4
 8004c5e:	4619      	mov	r1, r3
 8004c60:	4610      	mov	r0, r2
 8004c62:	f000 fad9 	bl	8005218 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2201      	movs	r2, #1
 8004c6a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2201      	movs	r2, #1
 8004c72:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	2201      	movs	r2, #1
 8004c7a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	2201      	movs	r2, #1
 8004c82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2201      	movs	r2, #1
 8004c8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	2201      	movs	r2, #1
 8004c92:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2201      	movs	r2, #1
 8004c9a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	2201      	movs	r2, #1
 8004ca2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	2201      	movs	r2, #1
 8004caa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	2201      	movs	r2, #1
 8004cb2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004cb6:	2300      	movs	r3, #0
}
 8004cb8:	4618      	mov	r0, r3
 8004cba:	3708      	adds	r7, #8
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	bd80      	pop	{r7, pc}

08004cc0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b084      	sub	sp, #16
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
 8004cc8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d109      	bne.n	8004ce4 <HAL_TIM_PWM_Start+0x24>
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004cd6:	b2db      	uxtb	r3, r3
 8004cd8:	2b01      	cmp	r3, #1
 8004cda:	bf14      	ite	ne
 8004cdc:	2301      	movne	r3, #1
 8004cde:	2300      	moveq	r3, #0
 8004ce0:	b2db      	uxtb	r3, r3
 8004ce2:	e022      	b.n	8004d2a <HAL_TIM_PWM_Start+0x6a>
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	2b04      	cmp	r3, #4
 8004ce8:	d109      	bne.n	8004cfe <HAL_TIM_PWM_Start+0x3e>
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004cf0:	b2db      	uxtb	r3, r3
 8004cf2:	2b01      	cmp	r3, #1
 8004cf4:	bf14      	ite	ne
 8004cf6:	2301      	movne	r3, #1
 8004cf8:	2300      	moveq	r3, #0
 8004cfa:	b2db      	uxtb	r3, r3
 8004cfc:	e015      	b.n	8004d2a <HAL_TIM_PWM_Start+0x6a>
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	2b08      	cmp	r3, #8
 8004d02:	d109      	bne.n	8004d18 <HAL_TIM_PWM_Start+0x58>
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004d0a:	b2db      	uxtb	r3, r3
 8004d0c:	2b01      	cmp	r3, #1
 8004d0e:	bf14      	ite	ne
 8004d10:	2301      	movne	r3, #1
 8004d12:	2300      	moveq	r3, #0
 8004d14:	b2db      	uxtb	r3, r3
 8004d16:	e008      	b.n	8004d2a <HAL_TIM_PWM_Start+0x6a>
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d1e:	b2db      	uxtb	r3, r3
 8004d20:	2b01      	cmp	r3, #1
 8004d22:	bf14      	ite	ne
 8004d24:	2301      	movne	r3, #1
 8004d26:	2300      	moveq	r3, #0
 8004d28:	b2db      	uxtb	r3, r3
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d001      	beq.n	8004d32 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004d2e:	2301      	movs	r3, #1
 8004d30:	e07c      	b.n	8004e2c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d104      	bne.n	8004d42 <HAL_TIM_PWM_Start+0x82>
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2202      	movs	r2, #2
 8004d3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004d40:	e013      	b.n	8004d6a <HAL_TIM_PWM_Start+0xaa>
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	2b04      	cmp	r3, #4
 8004d46:	d104      	bne.n	8004d52 <HAL_TIM_PWM_Start+0x92>
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2202      	movs	r2, #2
 8004d4c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004d50:	e00b      	b.n	8004d6a <HAL_TIM_PWM_Start+0xaa>
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	2b08      	cmp	r3, #8
 8004d56:	d104      	bne.n	8004d62 <HAL_TIM_PWM_Start+0xa2>
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2202      	movs	r2, #2
 8004d5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004d60:	e003      	b.n	8004d6a <HAL_TIM_PWM_Start+0xaa>
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2202      	movs	r2, #2
 8004d66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	2201      	movs	r2, #1
 8004d70:	6839      	ldr	r1, [r7, #0]
 8004d72:	4618      	mov	r0, r3
 8004d74:	f000 fca6 	bl	80056c4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	4a2d      	ldr	r2, [pc, #180]	@ (8004e34 <HAL_TIM_PWM_Start+0x174>)
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d004      	beq.n	8004d8c <HAL_TIM_PWM_Start+0xcc>
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	4a2c      	ldr	r2, [pc, #176]	@ (8004e38 <HAL_TIM_PWM_Start+0x178>)
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	d101      	bne.n	8004d90 <HAL_TIM_PWM_Start+0xd0>
 8004d8c:	2301      	movs	r3, #1
 8004d8e:	e000      	b.n	8004d92 <HAL_TIM_PWM_Start+0xd2>
 8004d90:	2300      	movs	r3, #0
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d007      	beq.n	8004da6 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004da4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	4a22      	ldr	r2, [pc, #136]	@ (8004e34 <HAL_TIM_PWM_Start+0x174>)
 8004dac:	4293      	cmp	r3, r2
 8004dae:	d022      	beq.n	8004df6 <HAL_TIM_PWM_Start+0x136>
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004db8:	d01d      	beq.n	8004df6 <HAL_TIM_PWM_Start+0x136>
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	4a1f      	ldr	r2, [pc, #124]	@ (8004e3c <HAL_TIM_PWM_Start+0x17c>)
 8004dc0:	4293      	cmp	r3, r2
 8004dc2:	d018      	beq.n	8004df6 <HAL_TIM_PWM_Start+0x136>
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	4a1d      	ldr	r2, [pc, #116]	@ (8004e40 <HAL_TIM_PWM_Start+0x180>)
 8004dca:	4293      	cmp	r3, r2
 8004dcc:	d013      	beq.n	8004df6 <HAL_TIM_PWM_Start+0x136>
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	4a1c      	ldr	r2, [pc, #112]	@ (8004e44 <HAL_TIM_PWM_Start+0x184>)
 8004dd4:	4293      	cmp	r3, r2
 8004dd6:	d00e      	beq.n	8004df6 <HAL_TIM_PWM_Start+0x136>
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	4a16      	ldr	r2, [pc, #88]	@ (8004e38 <HAL_TIM_PWM_Start+0x178>)
 8004dde:	4293      	cmp	r3, r2
 8004de0:	d009      	beq.n	8004df6 <HAL_TIM_PWM_Start+0x136>
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	4a18      	ldr	r2, [pc, #96]	@ (8004e48 <HAL_TIM_PWM_Start+0x188>)
 8004de8:	4293      	cmp	r3, r2
 8004dea:	d004      	beq.n	8004df6 <HAL_TIM_PWM_Start+0x136>
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	4a16      	ldr	r2, [pc, #88]	@ (8004e4c <HAL_TIM_PWM_Start+0x18c>)
 8004df2:	4293      	cmp	r3, r2
 8004df4:	d111      	bne.n	8004e1a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	689b      	ldr	r3, [r3, #8]
 8004dfc:	f003 0307 	and.w	r3, r3, #7
 8004e00:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	2b06      	cmp	r3, #6
 8004e06:	d010      	beq.n	8004e2a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	681a      	ldr	r2, [r3, #0]
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f042 0201 	orr.w	r2, r2, #1
 8004e16:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e18:	e007      	b.n	8004e2a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	681a      	ldr	r2, [r3, #0]
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f042 0201 	orr.w	r2, r2, #1
 8004e28:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004e2a:	2300      	movs	r3, #0
}
 8004e2c:	4618      	mov	r0, r3
 8004e2e:	3710      	adds	r7, #16
 8004e30:	46bd      	mov	sp, r7
 8004e32:	bd80      	pop	{r7, pc}
 8004e34:	40010000 	.word	0x40010000
 8004e38:	40010400 	.word	0x40010400
 8004e3c:	40000400 	.word	0x40000400
 8004e40:	40000800 	.word	0x40000800
 8004e44:	40000c00 	.word	0x40000c00
 8004e48:	40014000 	.word	0x40014000
 8004e4c:	40001800 	.word	0x40001800

08004e50 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004e50:	b580      	push	{r7, lr}
 8004e52:	b084      	sub	sp, #16
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	68db      	ldr	r3, [r3, #12]
 8004e5e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	691b      	ldr	r3, [r3, #16]
 8004e66:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004e68:	68bb      	ldr	r3, [r7, #8]
 8004e6a:	f003 0302 	and.w	r3, r3, #2
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d020      	beq.n	8004eb4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	f003 0302 	and.w	r3, r3, #2
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d01b      	beq.n	8004eb4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f06f 0202 	mvn.w	r2, #2
 8004e84:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2201      	movs	r2, #1
 8004e8a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	699b      	ldr	r3, [r3, #24]
 8004e92:	f003 0303 	and.w	r3, r3, #3
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d003      	beq.n	8004ea2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004e9a:	6878      	ldr	r0, [r7, #4]
 8004e9c:	f000 f99e 	bl	80051dc <HAL_TIM_IC_CaptureCallback>
 8004ea0:	e005      	b.n	8004eae <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ea2:	6878      	ldr	r0, [r7, #4]
 8004ea4:	f000 f990 	bl	80051c8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ea8:	6878      	ldr	r0, [r7, #4]
 8004eaa:	f000 f9a1 	bl	80051f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004eb4:	68bb      	ldr	r3, [r7, #8]
 8004eb6:	f003 0304 	and.w	r3, r3, #4
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d020      	beq.n	8004f00 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	f003 0304 	and.w	r3, r3, #4
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d01b      	beq.n	8004f00 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f06f 0204 	mvn.w	r2, #4
 8004ed0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	2202      	movs	r2, #2
 8004ed6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	699b      	ldr	r3, [r3, #24]
 8004ede:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d003      	beq.n	8004eee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ee6:	6878      	ldr	r0, [r7, #4]
 8004ee8:	f000 f978 	bl	80051dc <HAL_TIM_IC_CaptureCallback>
 8004eec:	e005      	b.n	8004efa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004eee:	6878      	ldr	r0, [r7, #4]
 8004ef0:	f000 f96a 	bl	80051c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ef4:	6878      	ldr	r0, [r7, #4]
 8004ef6:	f000 f97b 	bl	80051f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	2200      	movs	r2, #0
 8004efe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004f00:	68bb      	ldr	r3, [r7, #8]
 8004f02:	f003 0308 	and.w	r3, r3, #8
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d020      	beq.n	8004f4c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	f003 0308 	and.w	r3, r3, #8
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d01b      	beq.n	8004f4c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f06f 0208 	mvn.w	r2, #8
 8004f1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2204      	movs	r2, #4
 8004f22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	69db      	ldr	r3, [r3, #28]
 8004f2a:	f003 0303 	and.w	r3, r3, #3
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d003      	beq.n	8004f3a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f32:	6878      	ldr	r0, [r7, #4]
 8004f34:	f000 f952 	bl	80051dc <HAL_TIM_IC_CaptureCallback>
 8004f38:	e005      	b.n	8004f46 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f3a:	6878      	ldr	r0, [r7, #4]
 8004f3c:	f000 f944 	bl	80051c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f40:	6878      	ldr	r0, [r7, #4]
 8004f42:	f000 f955 	bl	80051f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	2200      	movs	r2, #0
 8004f4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004f4c:	68bb      	ldr	r3, [r7, #8]
 8004f4e:	f003 0310 	and.w	r3, r3, #16
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d020      	beq.n	8004f98 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	f003 0310 	and.w	r3, r3, #16
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d01b      	beq.n	8004f98 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f06f 0210 	mvn.w	r2, #16
 8004f68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	2208      	movs	r2, #8
 8004f6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	69db      	ldr	r3, [r3, #28]
 8004f76:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d003      	beq.n	8004f86 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f7e:	6878      	ldr	r0, [r7, #4]
 8004f80:	f000 f92c 	bl	80051dc <HAL_TIM_IC_CaptureCallback>
 8004f84:	e005      	b.n	8004f92 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f86:	6878      	ldr	r0, [r7, #4]
 8004f88:	f000 f91e 	bl	80051c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f8c:	6878      	ldr	r0, [r7, #4]
 8004f8e:	f000 f92f 	bl	80051f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2200      	movs	r2, #0
 8004f96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004f98:	68bb      	ldr	r3, [r7, #8]
 8004f9a:	f003 0301 	and.w	r3, r3, #1
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d00c      	beq.n	8004fbc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	f003 0301 	and.w	r3, r3, #1
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d007      	beq.n	8004fbc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f06f 0201 	mvn.w	r2, #1
 8004fb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004fb6:	6878      	ldr	r0, [r7, #4]
 8004fb8:	f000 f8fc 	bl	80051b4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004fbc:	68bb      	ldr	r3, [r7, #8]
 8004fbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d00c      	beq.n	8004fe0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d007      	beq.n	8004fe0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004fd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004fda:	6878      	ldr	r0, [r7, #4]
 8004fdc:	f000 fc1e 	bl	800581c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004fe0:	68bb      	ldr	r3, [r7, #8]
 8004fe2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d00c      	beq.n	8005004 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d007      	beq.n	8005004 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004ffc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004ffe:	6878      	ldr	r0, [r7, #4]
 8005000:	f000 f900 	bl	8005204 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005004:	68bb      	ldr	r3, [r7, #8]
 8005006:	f003 0320 	and.w	r3, r3, #32
 800500a:	2b00      	cmp	r3, #0
 800500c:	d00c      	beq.n	8005028 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	f003 0320 	and.w	r3, r3, #32
 8005014:	2b00      	cmp	r3, #0
 8005016:	d007      	beq.n	8005028 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f06f 0220 	mvn.w	r2, #32
 8005020:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005022:	6878      	ldr	r0, [r7, #4]
 8005024:	f000 fbf0 	bl	8005808 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005028:	bf00      	nop
 800502a:	3710      	adds	r7, #16
 800502c:	46bd      	mov	sp, r7
 800502e:	bd80      	pop	{r7, pc}

08005030 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005030:	b580      	push	{r7, lr}
 8005032:	b086      	sub	sp, #24
 8005034:	af00      	add	r7, sp, #0
 8005036:	60f8      	str	r0, [r7, #12]
 8005038:	60b9      	str	r1, [r7, #8]
 800503a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800503c:	2300      	movs	r3, #0
 800503e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005046:	2b01      	cmp	r3, #1
 8005048:	d101      	bne.n	800504e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800504a:	2302      	movs	r3, #2
 800504c:	e0ae      	b.n	80051ac <HAL_TIM_PWM_ConfigChannel+0x17c>
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	2201      	movs	r2, #1
 8005052:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	2b0c      	cmp	r3, #12
 800505a:	f200 809f 	bhi.w	800519c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800505e:	a201      	add	r2, pc, #4	@ (adr r2, 8005064 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005060:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005064:	08005099 	.word	0x08005099
 8005068:	0800519d 	.word	0x0800519d
 800506c:	0800519d 	.word	0x0800519d
 8005070:	0800519d 	.word	0x0800519d
 8005074:	080050d9 	.word	0x080050d9
 8005078:	0800519d 	.word	0x0800519d
 800507c:	0800519d 	.word	0x0800519d
 8005080:	0800519d 	.word	0x0800519d
 8005084:	0800511b 	.word	0x0800511b
 8005088:	0800519d 	.word	0x0800519d
 800508c:	0800519d 	.word	0x0800519d
 8005090:	0800519d 	.word	0x0800519d
 8005094:	0800515b 	.word	0x0800515b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	68b9      	ldr	r1, [r7, #8]
 800509e:	4618      	mov	r0, r3
 80050a0:	f000 f960 	bl	8005364 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	699a      	ldr	r2, [r3, #24]
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f042 0208 	orr.w	r2, r2, #8
 80050b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	699a      	ldr	r2, [r3, #24]
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f022 0204 	bic.w	r2, r2, #4
 80050c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	6999      	ldr	r1, [r3, #24]
 80050ca:	68bb      	ldr	r3, [r7, #8]
 80050cc:	691a      	ldr	r2, [r3, #16]
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	430a      	orrs	r2, r1
 80050d4:	619a      	str	r2, [r3, #24]
      break;
 80050d6:	e064      	b.n	80051a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	68b9      	ldr	r1, [r7, #8]
 80050de:	4618      	mov	r0, r3
 80050e0:	f000 f9b0 	bl	8005444 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	699a      	ldr	r2, [r3, #24]
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80050f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	699a      	ldr	r2, [r3, #24]
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005102:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	6999      	ldr	r1, [r3, #24]
 800510a:	68bb      	ldr	r3, [r7, #8]
 800510c:	691b      	ldr	r3, [r3, #16]
 800510e:	021a      	lsls	r2, r3, #8
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	430a      	orrs	r2, r1
 8005116:	619a      	str	r2, [r3, #24]
      break;
 8005118:	e043      	b.n	80051a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	68b9      	ldr	r1, [r7, #8]
 8005120:	4618      	mov	r0, r3
 8005122:	f000 fa05 	bl	8005530 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	69da      	ldr	r2, [r3, #28]
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f042 0208 	orr.w	r2, r2, #8
 8005134:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	69da      	ldr	r2, [r3, #28]
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f022 0204 	bic.w	r2, r2, #4
 8005144:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	69d9      	ldr	r1, [r3, #28]
 800514c:	68bb      	ldr	r3, [r7, #8]
 800514e:	691a      	ldr	r2, [r3, #16]
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	430a      	orrs	r2, r1
 8005156:	61da      	str	r2, [r3, #28]
      break;
 8005158:	e023      	b.n	80051a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	68b9      	ldr	r1, [r7, #8]
 8005160:	4618      	mov	r0, r3
 8005162:	f000 fa59 	bl	8005618 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	69da      	ldr	r2, [r3, #28]
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005174:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	69da      	ldr	r2, [r3, #28]
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005184:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	69d9      	ldr	r1, [r3, #28]
 800518c:	68bb      	ldr	r3, [r7, #8]
 800518e:	691b      	ldr	r3, [r3, #16]
 8005190:	021a      	lsls	r2, r3, #8
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	430a      	orrs	r2, r1
 8005198:	61da      	str	r2, [r3, #28]
      break;
 800519a:	e002      	b.n	80051a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800519c:	2301      	movs	r3, #1
 800519e:	75fb      	strb	r3, [r7, #23]
      break;
 80051a0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	2200      	movs	r2, #0
 80051a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80051aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80051ac:	4618      	mov	r0, r3
 80051ae:	3718      	adds	r7, #24
 80051b0:	46bd      	mov	sp, r7
 80051b2:	bd80      	pop	{r7, pc}

080051b4 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80051b4:	b480      	push	{r7}
 80051b6:	b083      	sub	sp, #12
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80051bc:	bf00      	nop
 80051be:	370c      	adds	r7, #12
 80051c0:	46bd      	mov	sp, r7
 80051c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c6:	4770      	bx	lr

080051c8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80051c8:	b480      	push	{r7}
 80051ca:	b083      	sub	sp, #12
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80051d0:	bf00      	nop
 80051d2:	370c      	adds	r7, #12
 80051d4:	46bd      	mov	sp, r7
 80051d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051da:	4770      	bx	lr

080051dc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80051dc:	b480      	push	{r7}
 80051de:	b083      	sub	sp, #12
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80051e4:	bf00      	nop
 80051e6:	370c      	adds	r7, #12
 80051e8:	46bd      	mov	sp, r7
 80051ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ee:	4770      	bx	lr

080051f0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80051f0:	b480      	push	{r7}
 80051f2:	b083      	sub	sp, #12
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80051f8:	bf00      	nop
 80051fa:	370c      	adds	r7, #12
 80051fc:	46bd      	mov	sp, r7
 80051fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005202:	4770      	bx	lr

08005204 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005204:	b480      	push	{r7}
 8005206:	b083      	sub	sp, #12
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800520c:	bf00      	nop
 800520e:	370c      	adds	r7, #12
 8005210:	46bd      	mov	sp, r7
 8005212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005216:	4770      	bx	lr

08005218 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005218:	b480      	push	{r7}
 800521a:	b085      	sub	sp, #20
 800521c:	af00      	add	r7, sp, #0
 800521e:	6078      	str	r0, [r7, #4]
 8005220:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	4a43      	ldr	r2, [pc, #268]	@ (8005338 <TIM_Base_SetConfig+0x120>)
 800522c:	4293      	cmp	r3, r2
 800522e:	d013      	beq.n	8005258 <TIM_Base_SetConfig+0x40>
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005236:	d00f      	beq.n	8005258 <TIM_Base_SetConfig+0x40>
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	4a40      	ldr	r2, [pc, #256]	@ (800533c <TIM_Base_SetConfig+0x124>)
 800523c:	4293      	cmp	r3, r2
 800523e:	d00b      	beq.n	8005258 <TIM_Base_SetConfig+0x40>
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	4a3f      	ldr	r2, [pc, #252]	@ (8005340 <TIM_Base_SetConfig+0x128>)
 8005244:	4293      	cmp	r3, r2
 8005246:	d007      	beq.n	8005258 <TIM_Base_SetConfig+0x40>
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	4a3e      	ldr	r2, [pc, #248]	@ (8005344 <TIM_Base_SetConfig+0x12c>)
 800524c:	4293      	cmp	r3, r2
 800524e:	d003      	beq.n	8005258 <TIM_Base_SetConfig+0x40>
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	4a3d      	ldr	r2, [pc, #244]	@ (8005348 <TIM_Base_SetConfig+0x130>)
 8005254:	4293      	cmp	r3, r2
 8005256:	d108      	bne.n	800526a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800525e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005260:	683b      	ldr	r3, [r7, #0]
 8005262:	685b      	ldr	r3, [r3, #4]
 8005264:	68fa      	ldr	r2, [r7, #12]
 8005266:	4313      	orrs	r3, r2
 8005268:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	4a32      	ldr	r2, [pc, #200]	@ (8005338 <TIM_Base_SetConfig+0x120>)
 800526e:	4293      	cmp	r3, r2
 8005270:	d02b      	beq.n	80052ca <TIM_Base_SetConfig+0xb2>
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005278:	d027      	beq.n	80052ca <TIM_Base_SetConfig+0xb2>
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	4a2f      	ldr	r2, [pc, #188]	@ (800533c <TIM_Base_SetConfig+0x124>)
 800527e:	4293      	cmp	r3, r2
 8005280:	d023      	beq.n	80052ca <TIM_Base_SetConfig+0xb2>
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	4a2e      	ldr	r2, [pc, #184]	@ (8005340 <TIM_Base_SetConfig+0x128>)
 8005286:	4293      	cmp	r3, r2
 8005288:	d01f      	beq.n	80052ca <TIM_Base_SetConfig+0xb2>
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	4a2d      	ldr	r2, [pc, #180]	@ (8005344 <TIM_Base_SetConfig+0x12c>)
 800528e:	4293      	cmp	r3, r2
 8005290:	d01b      	beq.n	80052ca <TIM_Base_SetConfig+0xb2>
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	4a2c      	ldr	r2, [pc, #176]	@ (8005348 <TIM_Base_SetConfig+0x130>)
 8005296:	4293      	cmp	r3, r2
 8005298:	d017      	beq.n	80052ca <TIM_Base_SetConfig+0xb2>
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	4a2b      	ldr	r2, [pc, #172]	@ (800534c <TIM_Base_SetConfig+0x134>)
 800529e:	4293      	cmp	r3, r2
 80052a0:	d013      	beq.n	80052ca <TIM_Base_SetConfig+0xb2>
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	4a2a      	ldr	r2, [pc, #168]	@ (8005350 <TIM_Base_SetConfig+0x138>)
 80052a6:	4293      	cmp	r3, r2
 80052a8:	d00f      	beq.n	80052ca <TIM_Base_SetConfig+0xb2>
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	4a29      	ldr	r2, [pc, #164]	@ (8005354 <TIM_Base_SetConfig+0x13c>)
 80052ae:	4293      	cmp	r3, r2
 80052b0:	d00b      	beq.n	80052ca <TIM_Base_SetConfig+0xb2>
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	4a28      	ldr	r2, [pc, #160]	@ (8005358 <TIM_Base_SetConfig+0x140>)
 80052b6:	4293      	cmp	r3, r2
 80052b8:	d007      	beq.n	80052ca <TIM_Base_SetConfig+0xb2>
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	4a27      	ldr	r2, [pc, #156]	@ (800535c <TIM_Base_SetConfig+0x144>)
 80052be:	4293      	cmp	r3, r2
 80052c0:	d003      	beq.n	80052ca <TIM_Base_SetConfig+0xb2>
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	4a26      	ldr	r2, [pc, #152]	@ (8005360 <TIM_Base_SetConfig+0x148>)
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d108      	bne.n	80052dc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80052d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	68db      	ldr	r3, [r3, #12]
 80052d6:	68fa      	ldr	r2, [r7, #12]
 80052d8:	4313      	orrs	r3, r2
 80052da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80052e2:	683b      	ldr	r3, [r7, #0]
 80052e4:	695b      	ldr	r3, [r3, #20]
 80052e6:	4313      	orrs	r3, r2
 80052e8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80052ea:	683b      	ldr	r3, [r7, #0]
 80052ec:	689a      	ldr	r2, [r3, #8]
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80052f2:	683b      	ldr	r3, [r7, #0]
 80052f4:	681a      	ldr	r2, [r3, #0]
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	4a0e      	ldr	r2, [pc, #56]	@ (8005338 <TIM_Base_SetConfig+0x120>)
 80052fe:	4293      	cmp	r3, r2
 8005300:	d003      	beq.n	800530a <TIM_Base_SetConfig+0xf2>
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	4a10      	ldr	r2, [pc, #64]	@ (8005348 <TIM_Base_SetConfig+0x130>)
 8005306:	4293      	cmp	r3, r2
 8005308:	d103      	bne.n	8005312 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	691a      	ldr	r2, [r3, #16]
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f043 0204 	orr.w	r2, r3, #4
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2201      	movs	r2, #1
 8005322:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	68fa      	ldr	r2, [r7, #12]
 8005328:	601a      	str	r2, [r3, #0]
}
 800532a:	bf00      	nop
 800532c:	3714      	adds	r7, #20
 800532e:	46bd      	mov	sp, r7
 8005330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005334:	4770      	bx	lr
 8005336:	bf00      	nop
 8005338:	40010000 	.word	0x40010000
 800533c:	40000400 	.word	0x40000400
 8005340:	40000800 	.word	0x40000800
 8005344:	40000c00 	.word	0x40000c00
 8005348:	40010400 	.word	0x40010400
 800534c:	40014000 	.word	0x40014000
 8005350:	40014400 	.word	0x40014400
 8005354:	40014800 	.word	0x40014800
 8005358:	40001800 	.word	0x40001800
 800535c:	40001c00 	.word	0x40001c00
 8005360:	40002000 	.word	0x40002000

08005364 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005364:	b480      	push	{r7}
 8005366:	b087      	sub	sp, #28
 8005368:	af00      	add	r7, sp, #0
 800536a:	6078      	str	r0, [r7, #4]
 800536c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6a1b      	ldr	r3, [r3, #32]
 8005372:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6a1b      	ldr	r3, [r3, #32]
 8005378:	f023 0201 	bic.w	r2, r3, #1
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	685b      	ldr	r3, [r3, #4]
 8005384:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	699b      	ldr	r3, [r3, #24]
 800538a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005392:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	f023 0303 	bic.w	r3, r3, #3
 800539a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800539c:	683b      	ldr	r3, [r7, #0]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	68fa      	ldr	r2, [r7, #12]
 80053a2:	4313      	orrs	r3, r2
 80053a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80053a6:	697b      	ldr	r3, [r7, #20]
 80053a8:	f023 0302 	bic.w	r3, r3, #2
 80053ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	689b      	ldr	r3, [r3, #8]
 80053b2:	697a      	ldr	r2, [r7, #20]
 80053b4:	4313      	orrs	r3, r2
 80053b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	4a20      	ldr	r2, [pc, #128]	@ (800543c <TIM_OC1_SetConfig+0xd8>)
 80053bc:	4293      	cmp	r3, r2
 80053be:	d003      	beq.n	80053c8 <TIM_OC1_SetConfig+0x64>
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	4a1f      	ldr	r2, [pc, #124]	@ (8005440 <TIM_OC1_SetConfig+0xdc>)
 80053c4:	4293      	cmp	r3, r2
 80053c6:	d10c      	bne.n	80053e2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80053c8:	697b      	ldr	r3, [r7, #20]
 80053ca:	f023 0308 	bic.w	r3, r3, #8
 80053ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	68db      	ldr	r3, [r3, #12]
 80053d4:	697a      	ldr	r2, [r7, #20]
 80053d6:	4313      	orrs	r3, r2
 80053d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80053da:	697b      	ldr	r3, [r7, #20]
 80053dc:	f023 0304 	bic.w	r3, r3, #4
 80053e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	4a15      	ldr	r2, [pc, #84]	@ (800543c <TIM_OC1_SetConfig+0xd8>)
 80053e6:	4293      	cmp	r3, r2
 80053e8:	d003      	beq.n	80053f2 <TIM_OC1_SetConfig+0x8e>
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	4a14      	ldr	r2, [pc, #80]	@ (8005440 <TIM_OC1_SetConfig+0xdc>)
 80053ee:	4293      	cmp	r3, r2
 80053f0:	d111      	bne.n	8005416 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80053f2:	693b      	ldr	r3, [r7, #16]
 80053f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80053f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80053fa:	693b      	ldr	r3, [r7, #16]
 80053fc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005400:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005402:	683b      	ldr	r3, [r7, #0]
 8005404:	695b      	ldr	r3, [r3, #20]
 8005406:	693a      	ldr	r2, [r7, #16]
 8005408:	4313      	orrs	r3, r2
 800540a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800540c:	683b      	ldr	r3, [r7, #0]
 800540e:	699b      	ldr	r3, [r3, #24]
 8005410:	693a      	ldr	r2, [r7, #16]
 8005412:	4313      	orrs	r3, r2
 8005414:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	693a      	ldr	r2, [r7, #16]
 800541a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	68fa      	ldr	r2, [r7, #12]
 8005420:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005422:	683b      	ldr	r3, [r7, #0]
 8005424:	685a      	ldr	r2, [r3, #4]
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	697a      	ldr	r2, [r7, #20]
 800542e:	621a      	str	r2, [r3, #32]
}
 8005430:	bf00      	nop
 8005432:	371c      	adds	r7, #28
 8005434:	46bd      	mov	sp, r7
 8005436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543a:	4770      	bx	lr
 800543c:	40010000 	.word	0x40010000
 8005440:	40010400 	.word	0x40010400

08005444 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005444:	b480      	push	{r7}
 8005446:	b087      	sub	sp, #28
 8005448:	af00      	add	r7, sp, #0
 800544a:	6078      	str	r0, [r7, #4]
 800544c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6a1b      	ldr	r3, [r3, #32]
 8005452:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	6a1b      	ldr	r3, [r3, #32]
 8005458:	f023 0210 	bic.w	r2, r3, #16
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	685b      	ldr	r3, [r3, #4]
 8005464:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	699b      	ldr	r3, [r3, #24]
 800546a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005472:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800547a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800547c:	683b      	ldr	r3, [r7, #0]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	021b      	lsls	r3, r3, #8
 8005482:	68fa      	ldr	r2, [r7, #12]
 8005484:	4313      	orrs	r3, r2
 8005486:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005488:	697b      	ldr	r3, [r7, #20]
 800548a:	f023 0320 	bic.w	r3, r3, #32
 800548e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	689b      	ldr	r3, [r3, #8]
 8005494:	011b      	lsls	r3, r3, #4
 8005496:	697a      	ldr	r2, [r7, #20]
 8005498:	4313      	orrs	r3, r2
 800549a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	4a22      	ldr	r2, [pc, #136]	@ (8005528 <TIM_OC2_SetConfig+0xe4>)
 80054a0:	4293      	cmp	r3, r2
 80054a2:	d003      	beq.n	80054ac <TIM_OC2_SetConfig+0x68>
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	4a21      	ldr	r2, [pc, #132]	@ (800552c <TIM_OC2_SetConfig+0xe8>)
 80054a8:	4293      	cmp	r3, r2
 80054aa:	d10d      	bne.n	80054c8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80054ac:	697b      	ldr	r3, [r7, #20]
 80054ae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80054b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	68db      	ldr	r3, [r3, #12]
 80054b8:	011b      	lsls	r3, r3, #4
 80054ba:	697a      	ldr	r2, [r7, #20]
 80054bc:	4313      	orrs	r3, r2
 80054be:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80054c0:	697b      	ldr	r3, [r7, #20]
 80054c2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80054c6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	4a17      	ldr	r2, [pc, #92]	@ (8005528 <TIM_OC2_SetConfig+0xe4>)
 80054cc:	4293      	cmp	r3, r2
 80054ce:	d003      	beq.n	80054d8 <TIM_OC2_SetConfig+0x94>
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	4a16      	ldr	r2, [pc, #88]	@ (800552c <TIM_OC2_SetConfig+0xe8>)
 80054d4:	4293      	cmp	r3, r2
 80054d6:	d113      	bne.n	8005500 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80054d8:	693b      	ldr	r3, [r7, #16]
 80054da:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80054de:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80054e0:	693b      	ldr	r3, [r7, #16]
 80054e2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80054e6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	695b      	ldr	r3, [r3, #20]
 80054ec:	009b      	lsls	r3, r3, #2
 80054ee:	693a      	ldr	r2, [r7, #16]
 80054f0:	4313      	orrs	r3, r2
 80054f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	699b      	ldr	r3, [r3, #24]
 80054f8:	009b      	lsls	r3, r3, #2
 80054fa:	693a      	ldr	r2, [r7, #16]
 80054fc:	4313      	orrs	r3, r2
 80054fe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	693a      	ldr	r2, [r7, #16]
 8005504:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	68fa      	ldr	r2, [r7, #12]
 800550a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800550c:	683b      	ldr	r3, [r7, #0]
 800550e:	685a      	ldr	r2, [r3, #4]
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	697a      	ldr	r2, [r7, #20]
 8005518:	621a      	str	r2, [r3, #32]
}
 800551a:	bf00      	nop
 800551c:	371c      	adds	r7, #28
 800551e:	46bd      	mov	sp, r7
 8005520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005524:	4770      	bx	lr
 8005526:	bf00      	nop
 8005528:	40010000 	.word	0x40010000
 800552c:	40010400 	.word	0x40010400

08005530 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005530:	b480      	push	{r7}
 8005532:	b087      	sub	sp, #28
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]
 8005538:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6a1b      	ldr	r3, [r3, #32]
 800553e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6a1b      	ldr	r3, [r3, #32]
 8005544:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	685b      	ldr	r3, [r3, #4]
 8005550:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	69db      	ldr	r3, [r3, #28]
 8005556:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800555e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	f023 0303 	bic.w	r3, r3, #3
 8005566:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005568:	683b      	ldr	r3, [r7, #0]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	68fa      	ldr	r2, [r7, #12]
 800556e:	4313      	orrs	r3, r2
 8005570:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005572:	697b      	ldr	r3, [r7, #20]
 8005574:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005578:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800557a:	683b      	ldr	r3, [r7, #0]
 800557c:	689b      	ldr	r3, [r3, #8]
 800557e:	021b      	lsls	r3, r3, #8
 8005580:	697a      	ldr	r2, [r7, #20]
 8005582:	4313      	orrs	r3, r2
 8005584:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	4a21      	ldr	r2, [pc, #132]	@ (8005610 <TIM_OC3_SetConfig+0xe0>)
 800558a:	4293      	cmp	r3, r2
 800558c:	d003      	beq.n	8005596 <TIM_OC3_SetConfig+0x66>
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	4a20      	ldr	r2, [pc, #128]	@ (8005614 <TIM_OC3_SetConfig+0xe4>)
 8005592:	4293      	cmp	r3, r2
 8005594:	d10d      	bne.n	80055b2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005596:	697b      	ldr	r3, [r7, #20]
 8005598:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800559c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800559e:	683b      	ldr	r3, [r7, #0]
 80055a0:	68db      	ldr	r3, [r3, #12]
 80055a2:	021b      	lsls	r3, r3, #8
 80055a4:	697a      	ldr	r2, [r7, #20]
 80055a6:	4313      	orrs	r3, r2
 80055a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80055aa:	697b      	ldr	r3, [r7, #20]
 80055ac:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80055b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	4a16      	ldr	r2, [pc, #88]	@ (8005610 <TIM_OC3_SetConfig+0xe0>)
 80055b6:	4293      	cmp	r3, r2
 80055b8:	d003      	beq.n	80055c2 <TIM_OC3_SetConfig+0x92>
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	4a15      	ldr	r2, [pc, #84]	@ (8005614 <TIM_OC3_SetConfig+0xe4>)
 80055be:	4293      	cmp	r3, r2
 80055c0:	d113      	bne.n	80055ea <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80055c2:	693b      	ldr	r3, [r7, #16]
 80055c4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80055c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80055ca:	693b      	ldr	r3, [r7, #16]
 80055cc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80055d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	695b      	ldr	r3, [r3, #20]
 80055d6:	011b      	lsls	r3, r3, #4
 80055d8:	693a      	ldr	r2, [r7, #16]
 80055da:	4313      	orrs	r3, r2
 80055dc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80055de:	683b      	ldr	r3, [r7, #0]
 80055e0:	699b      	ldr	r3, [r3, #24]
 80055e2:	011b      	lsls	r3, r3, #4
 80055e4:	693a      	ldr	r2, [r7, #16]
 80055e6:	4313      	orrs	r3, r2
 80055e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	693a      	ldr	r2, [r7, #16]
 80055ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	68fa      	ldr	r2, [r7, #12]
 80055f4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	685a      	ldr	r2, [r3, #4]
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	697a      	ldr	r2, [r7, #20]
 8005602:	621a      	str	r2, [r3, #32]
}
 8005604:	bf00      	nop
 8005606:	371c      	adds	r7, #28
 8005608:	46bd      	mov	sp, r7
 800560a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560e:	4770      	bx	lr
 8005610:	40010000 	.word	0x40010000
 8005614:	40010400 	.word	0x40010400

08005618 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005618:	b480      	push	{r7}
 800561a:	b087      	sub	sp, #28
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
 8005620:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	6a1b      	ldr	r3, [r3, #32]
 8005626:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	6a1b      	ldr	r3, [r3, #32]
 800562c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	685b      	ldr	r3, [r3, #4]
 8005638:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	69db      	ldr	r3, [r3, #28]
 800563e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005646:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800564e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005650:	683b      	ldr	r3, [r7, #0]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	021b      	lsls	r3, r3, #8
 8005656:	68fa      	ldr	r2, [r7, #12]
 8005658:	4313      	orrs	r3, r2
 800565a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800565c:	693b      	ldr	r3, [r7, #16]
 800565e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005662:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005664:	683b      	ldr	r3, [r7, #0]
 8005666:	689b      	ldr	r3, [r3, #8]
 8005668:	031b      	lsls	r3, r3, #12
 800566a:	693a      	ldr	r2, [r7, #16]
 800566c:	4313      	orrs	r3, r2
 800566e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	4a12      	ldr	r2, [pc, #72]	@ (80056bc <TIM_OC4_SetConfig+0xa4>)
 8005674:	4293      	cmp	r3, r2
 8005676:	d003      	beq.n	8005680 <TIM_OC4_SetConfig+0x68>
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	4a11      	ldr	r2, [pc, #68]	@ (80056c0 <TIM_OC4_SetConfig+0xa8>)
 800567c:	4293      	cmp	r3, r2
 800567e:	d109      	bne.n	8005694 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005680:	697b      	ldr	r3, [r7, #20]
 8005682:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005686:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	695b      	ldr	r3, [r3, #20]
 800568c:	019b      	lsls	r3, r3, #6
 800568e:	697a      	ldr	r2, [r7, #20]
 8005690:	4313      	orrs	r3, r2
 8005692:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	697a      	ldr	r2, [r7, #20]
 8005698:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	68fa      	ldr	r2, [r7, #12]
 800569e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	685a      	ldr	r2, [r3, #4]
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	693a      	ldr	r2, [r7, #16]
 80056ac:	621a      	str	r2, [r3, #32]
}
 80056ae:	bf00      	nop
 80056b0:	371c      	adds	r7, #28
 80056b2:	46bd      	mov	sp, r7
 80056b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b8:	4770      	bx	lr
 80056ba:	bf00      	nop
 80056bc:	40010000 	.word	0x40010000
 80056c0:	40010400 	.word	0x40010400

080056c4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80056c4:	b480      	push	{r7}
 80056c6:	b087      	sub	sp, #28
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	60f8      	str	r0, [r7, #12]
 80056cc:	60b9      	str	r1, [r7, #8]
 80056ce:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80056d0:	68bb      	ldr	r3, [r7, #8]
 80056d2:	f003 031f 	and.w	r3, r3, #31
 80056d6:	2201      	movs	r2, #1
 80056d8:	fa02 f303 	lsl.w	r3, r2, r3
 80056dc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	6a1a      	ldr	r2, [r3, #32]
 80056e2:	697b      	ldr	r3, [r7, #20]
 80056e4:	43db      	mvns	r3, r3
 80056e6:	401a      	ands	r2, r3
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	6a1a      	ldr	r2, [r3, #32]
 80056f0:	68bb      	ldr	r3, [r7, #8]
 80056f2:	f003 031f 	and.w	r3, r3, #31
 80056f6:	6879      	ldr	r1, [r7, #4]
 80056f8:	fa01 f303 	lsl.w	r3, r1, r3
 80056fc:	431a      	orrs	r2, r3
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	621a      	str	r2, [r3, #32]
}
 8005702:	bf00      	nop
 8005704:	371c      	adds	r7, #28
 8005706:	46bd      	mov	sp, r7
 8005708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570c:	4770      	bx	lr
	...

08005710 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005710:	b480      	push	{r7}
 8005712:	b085      	sub	sp, #20
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
 8005718:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005720:	2b01      	cmp	r3, #1
 8005722:	d101      	bne.n	8005728 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005724:	2302      	movs	r3, #2
 8005726:	e05a      	b.n	80057de <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2201      	movs	r2, #1
 800572c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2202      	movs	r2, #2
 8005734:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	685b      	ldr	r3, [r3, #4]
 800573e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	689b      	ldr	r3, [r3, #8]
 8005746:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800574e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	68fa      	ldr	r2, [r7, #12]
 8005756:	4313      	orrs	r3, r2
 8005758:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	68fa      	ldr	r2, [r7, #12]
 8005760:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	4a21      	ldr	r2, [pc, #132]	@ (80057ec <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005768:	4293      	cmp	r3, r2
 800576a:	d022      	beq.n	80057b2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005774:	d01d      	beq.n	80057b2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	4a1d      	ldr	r2, [pc, #116]	@ (80057f0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800577c:	4293      	cmp	r3, r2
 800577e:	d018      	beq.n	80057b2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	4a1b      	ldr	r2, [pc, #108]	@ (80057f4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005786:	4293      	cmp	r3, r2
 8005788:	d013      	beq.n	80057b2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	4a1a      	ldr	r2, [pc, #104]	@ (80057f8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005790:	4293      	cmp	r3, r2
 8005792:	d00e      	beq.n	80057b2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	4a18      	ldr	r2, [pc, #96]	@ (80057fc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800579a:	4293      	cmp	r3, r2
 800579c:	d009      	beq.n	80057b2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	4a17      	ldr	r2, [pc, #92]	@ (8005800 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80057a4:	4293      	cmp	r3, r2
 80057a6:	d004      	beq.n	80057b2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	4a15      	ldr	r2, [pc, #84]	@ (8005804 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80057ae:	4293      	cmp	r3, r2
 80057b0:	d10c      	bne.n	80057cc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80057b2:	68bb      	ldr	r3, [r7, #8]
 80057b4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80057b8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	685b      	ldr	r3, [r3, #4]
 80057be:	68ba      	ldr	r2, [r7, #8]
 80057c0:	4313      	orrs	r3, r2
 80057c2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	68ba      	ldr	r2, [r7, #8]
 80057ca:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2201      	movs	r2, #1
 80057d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2200      	movs	r2, #0
 80057d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80057dc:	2300      	movs	r3, #0
}
 80057de:	4618      	mov	r0, r3
 80057e0:	3714      	adds	r7, #20
 80057e2:	46bd      	mov	sp, r7
 80057e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e8:	4770      	bx	lr
 80057ea:	bf00      	nop
 80057ec:	40010000 	.word	0x40010000
 80057f0:	40000400 	.word	0x40000400
 80057f4:	40000800 	.word	0x40000800
 80057f8:	40000c00 	.word	0x40000c00
 80057fc:	40010400 	.word	0x40010400
 8005800:	40014000 	.word	0x40014000
 8005804:	40001800 	.word	0x40001800

08005808 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005808:	b480      	push	{r7}
 800580a:	b083      	sub	sp, #12
 800580c:	af00      	add	r7, sp, #0
 800580e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005810:	bf00      	nop
 8005812:	370c      	adds	r7, #12
 8005814:	46bd      	mov	sp, r7
 8005816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800581a:	4770      	bx	lr

0800581c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800581c:	b480      	push	{r7}
 800581e:	b083      	sub	sp, #12
 8005820:	af00      	add	r7, sp, #0
 8005822:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005824:	bf00      	nop
 8005826:	370c      	adds	r7, #12
 8005828:	46bd      	mov	sp, r7
 800582a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800582e:	4770      	bx	lr

08005830 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005830:	b580      	push	{r7, lr}
 8005832:	b082      	sub	sp, #8
 8005834:	af00      	add	r7, sp, #0
 8005836:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2b00      	cmp	r3, #0
 800583c:	d101      	bne.n	8005842 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800583e:	2301      	movs	r3, #1
 8005840:	e042      	b.n	80058c8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005848:	b2db      	uxtb	r3, r3
 800584a:	2b00      	cmp	r3, #0
 800584c:	d106      	bne.n	800585c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	2200      	movs	r2, #0
 8005852:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005856:	6878      	ldr	r0, [r7, #4]
 8005858:	f7fc fd18 	bl	800228c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2224      	movs	r2, #36	@ 0x24
 8005860:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	68da      	ldr	r2, [r3, #12]
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005872:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005874:	6878      	ldr	r0, [r7, #4]
 8005876:	f000 f973 	bl	8005b60 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	691a      	ldr	r2, [r3, #16]
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005888:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	695a      	ldr	r2, [r3, #20]
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005898:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	68da      	ldr	r2, [r3, #12]
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80058a8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	2200      	movs	r2, #0
 80058ae:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2220      	movs	r2, #32
 80058b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2220      	movs	r2, #32
 80058bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2200      	movs	r2, #0
 80058c4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80058c6:	2300      	movs	r3, #0
}
 80058c8:	4618      	mov	r0, r3
 80058ca:	3708      	adds	r7, #8
 80058cc:	46bd      	mov	sp, r7
 80058ce:	bd80      	pop	{r7, pc}

080058d0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80058d0:	b580      	push	{r7, lr}
 80058d2:	b08a      	sub	sp, #40	@ 0x28
 80058d4:	af02      	add	r7, sp, #8
 80058d6:	60f8      	str	r0, [r7, #12]
 80058d8:	60b9      	str	r1, [r7, #8]
 80058da:	603b      	str	r3, [r7, #0]
 80058dc:	4613      	mov	r3, r2
 80058de:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80058e0:	2300      	movs	r3, #0
 80058e2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80058ea:	b2db      	uxtb	r3, r3
 80058ec:	2b20      	cmp	r3, #32
 80058ee:	d175      	bne.n	80059dc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80058f0:	68bb      	ldr	r3, [r7, #8]
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d002      	beq.n	80058fc <HAL_UART_Transmit+0x2c>
 80058f6:	88fb      	ldrh	r3, [r7, #6]
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d101      	bne.n	8005900 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80058fc:	2301      	movs	r3, #1
 80058fe:	e06e      	b.n	80059de <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	2200      	movs	r2, #0
 8005904:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	2221      	movs	r2, #33	@ 0x21
 800590a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800590e:	f7fc fefb 	bl	8002708 <HAL_GetTick>
 8005912:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	88fa      	ldrh	r2, [r7, #6]
 8005918:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	88fa      	ldrh	r2, [r7, #6]
 800591e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	689b      	ldr	r3, [r3, #8]
 8005924:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005928:	d108      	bne.n	800593c <HAL_UART_Transmit+0x6c>
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	691b      	ldr	r3, [r3, #16]
 800592e:	2b00      	cmp	r3, #0
 8005930:	d104      	bne.n	800593c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005932:	2300      	movs	r3, #0
 8005934:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005936:	68bb      	ldr	r3, [r7, #8]
 8005938:	61bb      	str	r3, [r7, #24]
 800593a:	e003      	b.n	8005944 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800593c:	68bb      	ldr	r3, [r7, #8]
 800593e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005940:	2300      	movs	r3, #0
 8005942:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005944:	e02e      	b.n	80059a4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005946:	683b      	ldr	r3, [r7, #0]
 8005948:	9300      	str	r3, [sp, #0]
 800594a:	697b      	ldr	r3, [r7, #20]
 800594c:	2200      	movs	r2, #0
 800594e:	2180      	movs	r1, #128	@ 0x80
 8005950:	68f8      	ldr	r0, [r7, #12]
 8005952:	f000 f848 	bl	80059e6 <UART_WaitOnFlagUntilTimeout>
 8005956:	4603      	mov	r3, r0
 8005958:	2b00      	cmp	r3, #0
 800595a:	d005      	beq.n	8005968 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	2220      	movs	r2, #32
 8005960:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005964:	2303      	movs	r3, #3
 8005966:	e03a      	b.n	80059de <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005968:	69fb      	ldr	r3, [r7, #28]
 800596a:	2b00      	cmp	r3, #0
 800596c:	d10b      	bne.n	8005986 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800596e:	69bb      	ldr	r3, [r7, #24]
 8005970:	881b      	ldrh	r3, [r3, #0]
 8005972:	461a      	mov	r2, r3
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800597c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800597e:	69bb      	ldr	r3, [r7, #24]
 8005980:	3302      	adds	r3, #2
 8005982:	61bb      	str	r3, [r7, #24]
 8005984:	e007      	b.n	8005996 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005986:	69fb      	ldr	r3, [r7, #28]
 8005988:	781a      	ldrb	r2, [r3, #0]
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005990:	69fb      	ldr	r3, [r7, #28]
 8005992:	3301      	adds	r3, #1
 8005994:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800599a:	b29b      	uxth	r3, r3
 800599c:	3b01      	subs	r3, #1
 800599e:	b29a      	uxth	r2, r3
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80059a8:	b29b      	uxth	r3, r3
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d1cb      	bne.n	8005946 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80059ae:	683b      	ldr	r3, [r7, #0]
 80059b0:	9300      	str	r3, [sp, #0]
 80059b2:	697b      	ldr	r3, [r7, #20]
 80059b4:	2200      	movs	r2, #0
 80059b6:	2140      	movs	r1, #64	@ 0x40
 80059b8:	68f8      	ldr	r0, [r7, #12]
 80059ba:	f000 f814 	bl	80059e6 <UART_WaitOnFlagUntilTimeout>
 80059be:	4603      	mov	r3, r0
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d005      	beq.n	80059d0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	2220      	movs	r2, #32
 80059c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80059cc:	2303      	movs	r3, #3
 80059ce:	e006      	b.n	80059de <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	2220      	movs	r2, #32
 80059d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80059d8:	2300      	movs	r3, #0
 80059da:	e000      	b.n	80059de <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80059dc:	2302      	movs	r3, #2
  }
}
 80059de:	4618      	mov	r0, r3
 80059e0:	3720      	adds	r7, #32
 80059e2:	46bd      	mov	sp, r7
 80059e4:	bd80      	pop	{r7, pc}

080059e6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80059e6:	b580      	push	{r7, lr}
 80059e8:	b086      	sub	sp, #24
 80059ea:	af00      	add	r7, sp, #0
 80059ec:	60f8      	str	r0, [r7, #12]
 80059ee:	60b9      	str	r1, [r7, #8]
 80059f0:	603b      	str	r3, [r7, #0]
 80059f2:	4613      	mov	r3, r2
 80059f4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80059f6:	e03b      	b.n	8005a70 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80059f8:	6a3b      	ldr	r3, [r7, #32]
 80059fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059fe:	d037      	beq.n	8005a70 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a00:	f7fc fe82 	bl	8002708 <HAL_GetTick>
 8005a04:	4602      	mov	r2, r0
 8005a06:	683b      	ldr	r3, [r7, #0]
 8005a08:	1ad3      	subs	r3, r2, r3
 8005a0a:	6a3a      	ldr	r2, [r7, #32]
 8005a0c:	429a      	cmp	r2, r3
 8005a0e:	d302      	bcc.n	8005a16 <UART_WaitOnFlagUntilTimeout+0x30>
 8005a10:	6a3b      	ldr	r3, [r7, #32]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d101      	bne.n	8005a1a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005a16:	2303      	movs	r3, #3
 8005a18:	e03a      	b.n	8005a90 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	68db      	ldr	r3, [r3, #12]
 8005a20:	f003 0304 	and.w	r3, r3, #4
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d023      	beq.n	8005a70 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005a28:	68bb      	ldr	r3, [r7, #8]
 8005a2a:	2b80      	cmp	r3, #128	@ 0x80
 8005a2c:	d020      	beq.n	8005a70 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005a2e:	68bb      	ldr	r3, [r7, #8]
 8005a30:	2b40      	cmp	r3, #64	@ 0x40
 8005a32:	d01d      	beq.n	8005a70 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	f003 0308 	and.w	r3, r3, #8
 8005a3e:	2b08      	cmp	r3, #8
 8005a40:	d116      	bne.n	8005a70 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005a42:	2300      	movs	r3, #0
 8005a44:	617b      	str	r3, [r7, #20]
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	617b      	str	r3, [r7, #20]
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	685b      	ldr	r3, [r3, #4]
 8005a54:	617b      	str	r3, [r7, #20]
 8005a56:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005a58:	68f8      	ldr	r0, [r7, #12]
 8005a5a:	f000 f81d 	bl	8005a98 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	2208      	movs	r2, #8
 8005a62:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	2200      	movs	r2, #0
 8005a68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005a6c:	2301      	movs	r3, #1
 8005a6e:	e00f      	b.n	8005a90 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	681a      	ldr	r2, [r3, #0]
 8005a76:	68bb      	ldr	r3, [r7, #8]
 8005a78:	4013      	ands	r3, r2
 8005a7a:	68ba      	ldr	r2, [r7, #8]
 8005a7c:	429a      	cmp	r2, r3
 8005a7e:	bf0c      	ite	eq
 8005a80:	2301      	moveq	r3, #1
 8005a82:	2300      	movne	r3, #0
 8005a84:	b2db      	uxtb	r3, r3
 8005a86:	461a      	mov	r2, r3
 8005a88:	79fb      	ldrb	r3, [r7, #7]
 8005a8a:	429a      	cmp	r2, r3
 8005a8c:	d0b4      	beq.n	80059f8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005a8e:	2300      	movs	r3, #0
}
 8005a90:	4618      	mov	r0, r3
 8005a92:	3718      	adds	r7, #24
 8005a94:	46bd      	mov	sp, r7
 8005a96:	bd80      	pop	{r7, pc}

08005a98 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005a98:	b480      	push	{r7}
 8005a9a:	b095      	sub	sp, #84	@ 0x54
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	330c      	adds	r3, #12
 8005aa6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005aa8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005aaa:	e853 3f00 	ldrex	r3, [r3]
 8005aae:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005ab0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ab2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005ab6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	330c      	adds	r3, #12
 8005abe:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005ac0:	643a      	str	r2, [r7, #64]	@ 0x40
 8005ac2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ac4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005ac6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005ac8:	e841 2300 	strex	r3, r2, [r1]
 8005acc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005ace:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d1e5      	bne.n	8005aa0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	3314      	adds	r3, #20
 8005ada:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005adc:	6a3b      	ldr	r3, [r7, #32]
 8005ade:	e853 3f00 	ldrex	r3, [r3]
 8005ae2:	61fb      	str	r3, [r7, #28]
   return(result);
 8005ae4:	69fb      	ldr	r3, [r7, #28]
 8005ae6:	f023 0301 	bic.w	r3, r3, #1
 8005aea:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	3314      	adds	r3, #20
 8005af2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005af4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005af6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005af8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005afa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005afc:	e841 2300 	strex	r3, r2, [r1]
 8005b00:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005b02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d1e5      	bne.n	8005ad4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b0c:	2b01      	cmp	r3, #1
 8005b0e:	d119      	bne.n	8005b44 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	330c      	adds	r3, #12
 8005b16:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	e853 3f00 	ldrex	r3, [r3]
 8005b1e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005b20:	68bb      	ldr	r3, [r7, #8]
 8005b22:	f023 0310 	bic.w	r3, r3, #16
 8005b26:	647b      	str	r3, [r7, #68]	@ 0x44
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	330c      	adds	r3, #12
 8005b2e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005b30:	61ba      	str	r2, [r7, #24]
 8005b32:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b34:	6979      	ldr	r1, [r7, #20]
 8005b36:	69ba      	ldr	r2, [r7, #24]
 8005b38:	e841 2300 	strex	r3, r2, [r1]
 8005b3c:	613b      	str	r3, [r7, #16]
   return(result);
 8005b3e:	693b      	ldr	r3, [r7, #16]
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d1e5      	bne.n	8005b10 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2220      	movs	r2, #32
 8005b48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	2200      	movs	r2, #0
 8005b50:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005b52:	bf00      	nop
 8005b54:	3754      	adds	r7, #84	@ 0x54
 8005b56:	46bd      	mov	sp, r7
 8005b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5c:	4770      	bx	lr
	...

08005b60 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005b60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005b64:	b0c0      	sub	sp, #256	@ 0x100
 8005b66:	af00      	add	r7, sp, #0
 8005b68:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005b6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	691b      	ldr	r3, [r3, #16]
 8005b74:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005b78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b7c:	68d9      	ldr	r1, [r3, #12]
 8005b7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b82:	681a      	ldr	r2, [r3, #0]
 8005b84:	ea40 0301 	orr.w	r3, r0, r1
 8005b88:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005b8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b8e:	689a      	ldr	r2, [r3, #8]
 8005b90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b94:	691b      	ldr	r3, [r3, #16]
 8005b96:	431a      	orrs	r2, r3
 8005b98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b9c:	695b      	ldr	r3, [r3, #20]
 8005b9e:	431a      	orrs	r2, r3
 8005ba0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ba4:	69db      	ldr	r3, [r3, #28]
 8005ba6:	4313      	orrs	r3, r2
 8005ba8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005bac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	68db      	ldr	r3, [r3, #12]
 8005bb4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005bb8:	f021 010c 	bic.w	r1, r1, #12
 8005bbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bc0:	681a      	ldr	r2, [r3, #0]
 8005bc2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005bc6:	430b      	orrs	r3, r1
 8005bc8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005bca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	695b      	ldr	r3, [r3, #20]
 8005bd2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005bd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bda:	6999      	ldr	r1, [r3, #24]
 8005bdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005be0:	681a      	ldr	r2, [r3, #0]
 8005be2:	ea40 0301 	orr.w	r3, r0, r1
 8005be6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005be8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bec:	681a      	ldr	r2, [r3, #0]
 8005bee:	4b8f      	ldr	r3, [pc, #572]	@ (8005e2c <UART_SetConfig+0x2cc>)
 8005bf0:	429a      	cmp	r2, r3
 8005bf2:	d005      	beq.n	8005c00 <UART_SetConfig+0xa0>
 8005bf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bf8:	681a      	ldr	r2, [r3, #0]
 8005bfa:	4b8d      	ldr	r3, [pc, #564]	@ (8005e30 <UART_SetConfig+0x2d0>)
 8005bfc:	429a      	cmp	r2, r3
 8005bfe:	d104      	bne.n	8005c0a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005c00:	f7fe f9ae 	bl	8003f60 <HAL_RCC_GetPCLK2Freq>
 8005c04:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005c08:	e003      	b.n	8005c12 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005c0a:	f7fe f995 	bl	8003f38 <HAL_RCC_GetPCLK1Freq>
 8005c0e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005c12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c16:	69db      	ldr	r3, [r3, #28]
 8005c18:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c1c:	f040 810c 	bne.w	8005e38 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005c20:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c24:	2200      	movs	r2, #0
 8005c26:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005c2a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005c2e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005c32:	4622      	mov	r2, r4
 8005c34:	462b      	mov	r3, r5
 8005c36:	1891      	adds	r1, r2, r2
 8005c38:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005c3a:	415b      	adcs	r3, r3
 8005c3c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005c3e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005c42:	4621      	mov	r1, r4
 8005c44:	eb12 0801 	adds.w	r8, r2, r1
 8005c48:	4629      	mov	r1, r5
 8005c4a:	eb43 0901 	adc.w	r9, r3, r1
 8005c4e:	f04f 0200 	mov.w	r2, #0
 8005c52:	f04f 0300 	mov.w	r3, #0
 8005c56:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005c5a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005c5e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005c62:	4690      	mov	r8, r2
 8005c64:	4699      	mov	r9, r3
 8005c66:	4623      	mov	r3, r4
 8005c68:	eb18 0303 	adds.w	r3, r8, r3
 8005c6c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005c70:	462b      	mov	r3, r5
 8005c72:	eb49 0303 	adc.w	r3, r9, r3
 8005c76:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005c7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c7e:	685b      	ldr	r3, [r3, #4]
 8005c80:	2200      	movs	r2, #0
 8005c82:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005c86:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005c8a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005c8e:	460b      	mov	r3, r1
 8005c90:	18db      	adds	r3, r3, r3
 8005c92:	653b      	str	r3, [r7, #80]	@ 0x50
 8005c94:	4613      	mov	r3, r2
 8005c96:	eb42 0303 	adc.w	r3, r2, r3
 8005c9a:	657b      	str	r3, [r7, #84]	@ 0x54
 8005c9c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005ca0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005ca4:	f7fa ffa0 	bl	8000be8 <__aeabi_uldivmod>
 8005ca8:	4602      	mov	r2, r0
 8005caa:	460b      	mov	r3, r1
 8005cac:	4b61      	ldr	r3, [pc, #388]	@ (8005e34 <UART_SetConfig+0x2d4>)
 8005cae:	fba3 2302 	umull	r2, r3, r3, r2
 8005cb2:	095b      	lsrs	r3, r3, #5
 8005cb4:	011c      	lsls	r4, r3, #4
 8005cb6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005cba:	2200      	movs	r2, #0
 8005cbc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005cc0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005cc4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005cc8:	4642      	mov	r2, r8
 8005cca:	464b      	mov	r3, r9
 8005ccc:	1891      	adds	r1, r2, r2
 8005cce:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005cd0:	415b      	adcs	r3, r3
 8005cd2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005cd4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005cd8:	4641      	mov	r1, r8
 8005cda:	eb12 0a01 	adds.w	sl, r2, r1
 8005cde:	4649      	mov	r1, r9
 8005ce0:	eb43 0b01 	adc.w	fp, r3, r1
 8005ce4:	f04f 0200 	mov.w	r2, #0
 8005ce8:	f04f 0300 	mov.w	r3, #0
 8005cec:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005cf0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005cf4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005cf8:	4692      	mov	sl, r2
 8005cfa:	469b      	mov	fp, r3
 8005cfc:	4643      	mov	r3, r8
 8005cfe:	eb1a 0303 	adds.w	r3, sl, r3
 8005d02:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005d06:	464b      	mov	r3, r9
 8005d08:	eb4b 0303 	adc.w	r3, fp, r3
 8005d0c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005d10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d14:	685b      	ldr	r3, [r3, #4]
 8005d16:	2200      	movs	r2, #0
 8005d18:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005d1c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005d20:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005d24:	460b      	mov	r3, r1
 8005d26:	18db      	adds	r3, r3, r3
 8005d28:	643b      	str	r3, [r7, #64]	@ 0x40
 8005d2a:	4613      	mov	r3, r2
 8005d2c:	eb42 0303 	adc.w	r3, r2, r3
 8005d30:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d32:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005d36:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005d3a:	f7fa ff55 	bl	8000be8 <__aeabi_uldivmod>
 8005d3e:	4602      	mov	r2, r0
 8005d40:	460b      	mov	r3, r1
 8005d42:	4611      	mov	r1, r2
 8005d44:	4b3b      	ldr	r3, [pc, #236]	@ (8005e34 <UART_SetConfig+0x2d4>)
 8005d46:	fba3 2301 	umull	r2, r3, r3, r1
 8005d4a:	095b      	lsrs	r3, r3, #5
 8005d4c:	2264      	movs	r2, #100	@ 0x64
 8005d4e:	fb02 f303 	mul.w	r3, r2, r3
 8005d52:	1acb      	subs	r3, r1, r3
 8005d54:	00db      	lsls	r3, r3, #3
 8005d56:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005d5a:	4b36      	ldr	r3, [pc, #216]	@ (8005e34 <UART_SetConfig+0x2d4>)
 8005d5c:	fba3 2302 	umull	r2, r3, r3, r2
 8005d60:	095b      	lsrs	r3, r3, #5
 8005d62:	005b      	lsls	r3, r3, #1
 8005d64:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005d68:	441c      	add	r4, r3
 8005d6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005d6e:	2200      	movs	r2, #0
 8005d70:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005d74:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005d78:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005d7c:	4642      	mov	r2, r8
 8005d7e:	464b      	mov	r3, r9
 8005d80:	1891      	adds	r1, r2, r2
 8005d82:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005d84:	415b      	adcs	r3, r3
 8005d86:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005d88:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005d8c:	4641      	mov	r1, r8
 8005d8e:	1851      	adds	r1, r2, r1
 8005d90:	6339      	str	r1, [r7, #48]	@ 0x30
 8005d92:	4649      	mov	r1, r9
 8005d94:	414b      	adcs	r3, r1
 8005d96:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d98:	f04f 0200 	mov.w	r2, #0
 8005d9c:	f04f 0300 	mov.w	r3, #0
 8005da0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005da4:	4659      	mov	r1, fp
 8005da6:	00cb      	lsls	r3, r1, #3
 8005da8:	4651      	mov	r1, sl
 8005daa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005dae:	4651      	mov	r1, sl
 8005db0:	00ca      	lsls	r2, r1, #3
 8005db2:	4610      	mov	r0, r2
 8005db4:	4619      	mov	r1, r3
 8005db6:	4603      	mov	r3, r0
 8005db8:	4642      	mov	r2, r8
 8005dba:	189b      	adds	r3, r3, r2
 8005dbc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005dc0:	464b      	mov	r3, r9
 8005dc2:	460a      	mov	r2, r1
 8005dc4:	eb42 0303 	adc.w	r3, r2, r3
 8005dc8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005dcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dd0:	685b      	ldr	r3, [r3, #4]
 8005dd2:	2200      	movs	r2, #0
 8005dd4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005dd8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005ddc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005de0:	460b      	mov	r3, r1
 8005de2:	18db      	adds	r3, r3, r3
 8005de4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005de6:	4613      	mov	r3, r2
 8005de8:	eb42 0303 	adc.w	r3, r2, r3
 8005dec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005dee:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005df2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005df6:	f7fa fef7 	bl	8000be8 <__aeabi_uldivmod>
 8005dfa:	4602      	mov	r2, r0
 8005dfc:	460b      	mov	r3, r1
 8005dfe:	4b0d      	ldr	r3, [pc, #52]	@ (8005e34 <UART_SetConfig+0x2d4>)
 8005e00:	fba3 1302 	umull	r1, r3, r3, r2
 8005e04:	095b      	lsrs	r3, r3, #5
 8005e06:	2164      	movs	r1, #100	@ 0x64
 8005e08:	fb01 f303 	mul.w	r3, r1, r3
 8005e0c:	1ad3      	subs	r3, r2, r3
 8005e0e:	00db      	lsls	r3, r3, #3
 8005e10:	3332      	adds	r3, #50	@ 0x32
 8005e12:	4a08      	ldr	r2, [pc, #32]	@ (8005e34 <UART_SetConfig+0x2d4>)
 8005e14:	fba2 2303 	umull	r2, r3, r2, r3
 8005e18:	095b      	lsrs	r3, r3, #5
 8005e1a:	f003 0207 	and.w	r2, r3, #7
 8005e1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	4422      	add	r2, r4
 8005e26:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005e28:	e106      	b.n	8006038 <UART_SetConfig+0x4d8>
 8005e2a:	bf00      	nop
 8005e2c:	40011000 	.word	0x40011000
 8005e30:	40011400 	.word	0x40011400
 8005e34:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005e38:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e3c:	2200      	movs	r2, #0
 8005e3e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005e42:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005e46:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005e4a:	4642      	mov	r2, r8
 8005e4c:	464b      	mov	r3, r9
 8005e4e:	1891      	adds	r1, r2, r2
 8005e50:	6239      	str	r1, [r7, #32]
 8005e52:	415b      	adcs	r3, r3
 8005e54:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e56:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005e5a:	4641      	mov	r1, r8
 8005e5c:	1854      	adds	r4, r2, r1
 8005e5e:	4649      	mov	r1, r9
 8005e60:	eb43 0501 	adc.w	r5, r3, r1
 8005e64:	f04f 0200 	mov.w	r2, #0
 8005e68:	f04f 0300 	mov.w	r3, #0
 8005e6c:	00eb      	lsls	r3, r5, #3
 8005e6e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005e72:	00e2      	lsls	r2, r4, #3
 8005e74:	4614      	mov	r4, r2
 8005e76:	461d      	mov	r5, r3
 8005e78:	4643      	mov	r3, r8
 8005e7a:	18e3      	adds	r3, r4, r3
 8005e7c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005e80:	464b      	mov	r3, r9
 8005e82:	eb45 0303 	adc.w	r3, r5, r3
 8005e86:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005e8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e8e:	685b      	ldr	r3, [r3, #4]
 8005e90:	2200      	movs	r2, #0
 8005e92:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005e96:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005e9a:	f04f 0200 	mov.w	r2, #0
 8005e9e:	f04f 0300 	mov.w	r3, #0
 8005ea2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005ea6:	4629      	mov	r1, r5
 8005ea8:	008b      	lsls	r3, r1, #2
 8005eaa:	4621      	mov	r1, r4
 8005eac:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005eb0:	4621      	mov	r1, r4
 8005eb2:	008a      	lsls	r2, r1, #2
 8005eb4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005eb8:	f7fa fe96 	bl	8000be8 <__aeabi_uldivmod>
 8005ebc:	4602      	mov	r2, r0
 8005ebe:	460b      	mov	r3, r1
 8005ec0:	4b60      	ldr	r3, [pc, #384]	@ (8006044 <UART_SetConfig+0x4e4>)
 8005ec2:	fba3 2302 	umull	r2, r3, r3, r2
 8005ec6:	095b      	lsrs	r3, r3, #5
 8005ec8:	011c      	lsls	r4, r3, #4
 8005eca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005ece:	2200      	movs	r2, #0
 8005ed0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005ed4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005ed8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005edc:	4642      	mov	r2, r8
 8005ede:	464b      	mov	r3, r9
 8005ee0:	1891      	adds	r1, r2, r2
 8005ee2:	61b9      	str	r1, [r7, #24]
 8005ee4:	415b      	adcs	r3, r3
 8005ee6:	61fb      	str	r3, [r7, #28]
 8005ee8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005eec:	4641      	mov	r1, r8
 8005eee:	1851      	adds	r1, r2, r1
 8005ef0:	6139      	str	r1, [r7, #16]
 8005ef2:	4649      	mov	r1, r9
 8005ef4:	414b      	adcs	r3, r1
 8005ef6:	617b      	str	r3, [r7, #20]
 8005ef8:	f04f 0200 	mov.w	r2, #0
 8005efc:	f04f 0300 	mov.w	r3, #0
 8005f00:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005f04:	4659      	mov	r1, fp
 8005f06:	00cb      	lsls	r3, r1, #3
 8005f08:	4651      	mov	r1, sl
 8005f0a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005f0e:	4651      	mov	r1, sl
 8005f10:	00ca      	lsls	r2, r1, #3
 8005f12:	4610      	mov	r0, r2
 8005f14:	4619      	mov	r1, r3
 8005f16:	4603      	mov	r3, r0
 8005f18:	4642      	mov	r2, r8
 8005f1a:	189b      	adds	r3, r3, r2
 8005f1c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005f20:	464b      	mov	r3, r9
 8005f22:	460a      	mov	r2, r1
 8005f24:	eb42 0303 	adc.w	r3, r2, r3
 8005f28:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005f2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f30:	685b      	ldr	r3, [r3, #4]
 8005f32:	2200      	movs	r2, #0
 8005f34:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005f36:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005f38:	f04f 0200 	mov.w	r2, #0
 8005f3c:	f04f 0300 	mov.w	r3, #0
 8005f40:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005f44:	4649      	mov	r1, r9
 8005f46:	008b      	lsls	r3, r1, #2
 8005f48:	4641      	mov	r1, r8
 8005f4a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005f4e:	4641      	mov	r1, r8
 8005f50:	008a      	lsls	r2, r1, #2
 8005f52:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005f56:	f7fa fe47 	bl	8000be8 <__aeabi_uldivmod>
 8005f5a:	4602      	mov	r2, r0
 8005f5c:	460b      	mov	r3, r1
 8005f5e:	4611      	mov	r1, r2
 8005f60:	4b38      	ldr	r3, [pc, #224]	@ (8006044 <UART_SetConfig+0x4e4>)
 8005f62:	fba3 2301 	umull	r2, r3, r3, r1
 8005f66:	095b      	lsrs	r3, r3, #5
 8005f68:	2264      	movs	r2, #100	@ 0x64
 8005f6a:	fb02 f303 	mul.w	r3, r2, r3
 8005f6e:	1acb      	subs	r3, r1, r3
 8005f70:	011b      	lsls	r3, r3, #4
 8005f72:	3332      	adds	r3, #50	@ 0x32
 8005f74:	4a33      	ldr	r2, [pc, #204]	@ (8006044 <UART_SetConfig+0x4e4>)
 8005f76:	fba2 2303 	umull	r2, r3, r2, r3
 8005f7a:	095b      	lsrs	r3, r3, #5
 8005f7c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005f80:	441c      	add	r4, r3
 8005f82:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f86:	2200      	movs	r2, #0
 8005f88:	673b      	str	r3, [r7, #112]	@ 0x70
 8005f8a:	677a      	str	r2, [r7, #116]	@ 0x74
 8005f8c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005f90:	4642      	mov	r2, r8
 8005f92:	464b      	mov	r3, r9
 8005f94:	1891      	adds	r1, r2, r2
 8005f96:	60b9      	str	r1, [r7, #8]
 8005f98:	415b      	adcs	r3, r3
 8005f9a:	60fb      	str	r3, [r7, #12]
 8005f9c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005fa0:	4641      	mov	r1, r8
 8005fa2:	1851      	adds	r1, r2, r1
 8005fa4:	6039      	str	r1, [r7, #0]
 8005fa6:	4649      	mov	r1, r9
 8005fa8:	414b      	adcs	r3, r1
 8005faa:	607b      	str	r3, [r7, #4]
 8005fac:	f04f 0200 	mov.w	r2, #0
 8005fb0:	f04f 0300 	mov.w	r3, #0
 8005fb4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005fb8:	4659      	mov	r1, fp
 8005fba:	00cb      	lsls	r3, r1, #3
 8005fbc:	4651      	mov	r1, sl
 8005fbe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005fc2:	4651      	mov	r1, sl
 8005fc4:	00ca      	lsls	r2, r1, #3
 8005fc6:	4610      	mov	r0, r2
 8005fc8:	4619      	mov	r1, r3
 8005fca:	4603      	mov	r3, r0
 8005fcc:	4642      	mov	r2, r8
 8005fce:	189b      	adds	r3, r3, r2
 8005fd0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005fd2:	464b      	mov	r3, r9
 8005fd4:	460a      	mov	r2, r1
 8005fd6:	eb42 0303 	adc.w	r3, r2, r3
 8005fda:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005fdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fe0:	685b      	ldr	r3, [r3, #4]
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	663b      	str	r3, [r7, #96]	@ 0x60
 8005fe6:	667a      	str	r2, [r7, #100]	@ 0x64
 8005fe8:	f04f 0200 	mov.w	r2, #0
 8005fec:	f04f 0300 	mov.w	r3, #0
 8005ff0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005ff4:	4649      	mov	r1, r9
 8005ff6:	008b      	lsls	r3, r1, #2
 8005ff8:	4641      	mov	r1, r8
 8005ffa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005ffe:	4641      	mov	r1, r8
 8006000:	008a      	lsls	r2, r1, #2
 8006002:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006006:	f7fa fdef 	bl	8000be8 <__aeabi_uldivmod>
 800600a:	4602      	mov	r2, r0
 800600c:	460b      	mov	r3, r1
 800600e:	4b0d      	ldr	r3, [pc, #52]	@ (8006044 <UART_SetConfig+0x4e4>)
 8006010:	fba3 1302 	umull	r1, r3, r3, r2
 8006014:	095b      	lsrs	r3, r3, #5
 8006016:	2164      	movs	r1, #100	@ 0x64
 8006018:	fb01 f303 	mul.w	r3, r1, r3
 800601c:	1ad3      	subs	r3, r2, r3
 800601e:	011b      	lsls	r3, r3, #4
 8006020:	3332      	adds	r3, #50	@ 0x32
 8006022:	4a08      	ldr	r2, [pc, #32]	@ (8006044 <UART_SetConfig+0x4e4>)
 8006024:	fba2 2303 	umull	r2, r3, r2, r3
 8006028:	095b      	lsrs	r3, r3, #5
 800602a:	f003 020f 	and.w	r2, r3, #15
 800602e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	4422      	add	r2, r4
 8006036:	609a      	str	r2, [r3, #8]
}
 8006038:	bf00      	nop
 800603a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800603e:	46bd      	mov	sp, r7
 8006040:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006044:	51eb851f 	.word	0x51eb851f

08006048 <__cvt>:
 8006048:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800604c:	ec57 6b10 	vmov	r6, r7, d0
 8006050:	2f00      	cmp	r7, #0
 8006052:	460c      	mov	r4, r1
 8006054:	4619      	mov	r1, r3
 8006056:	463b      	mov	r3, r7
 8006058:	bfbb      	ittet	lt
 800605a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800605e:	461f      	movlt	r7, r3
 8006060:	2300      	movge	r3, #0
 8006062:	232d      	movlt	r3, #45	@ 0x2d
 8006064:	700b      	strb	r3, [r1, #0]
 8006066:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006068:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800606c:	4691      	mov	r9, r2
 800606e:	f023 0820 	bic.w	r8, r3, #32
 8006072:	bfbc      	itt	lt
 8006074:	4632      	movlt	r2, r6
 8006076:	4616      	movlt	r6, r2
 8006078:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800607c:	d005      	beq.n	800608a <__cvt+0x42>
 800607e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006082:	d100      	bne.n	8006086 <__cvt+0x3e>
 8006084:	3401      	adds	r4, #1
 8006086:	2102      	movs	r1, #2
 8006088:	e000      	b.n	800608c <__cvt+0x44>
 800608a:	2103      	movs	r1, #3
 800608c:	ab03      	add	r3, sp, #12
 800608e:	9301      	str	r3, [sp, #4]
 8006090:	ab02      	add	r3, sp, #8
 8006092:	9300      	str	r3, [sp, #0]
 8006094:	ec47 6b10 	vmov	d0, r6, r7
 8006098:	4653      	mov	r3, sl
 800609a:	4622      	mov	r2, r4
 800609c:	f000 fe5c 	bl	8006d58 <_dtoa_r>
 80060a0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80060a4:	4605      	mov	r5, r0
 80060a6:	d119      	bne.n	80060dc <__cvt+0x94>
 80060a8:	f019 0f01 	tst.w	r9, #1
 80060ac:	d00e      	beq.n	80060cc <__cvt+0x84>
 80060ae:	eb00 0904 	add.w	r9, r0, r4
 80060b2:	2200      	movs	r2, #0
 80060b4:	2300      	movs	r3, #0
 80060b6:	4630      	mov	r0, r6
 80060b8:	4639      	mov	r1, r7
 80060ba:	f7fa fd25 	bl	8000b08 <__aeabi_dcmpeq>
 80060be:	b108      	cbz	r0, 80060c4 <__cvt+0x7c>
 80060c0:	f8cd 900c 	str.w	r9, [sp, #12]
 80060c4:	2230      	movs	r2, #48	@ 0x30
 80060c6:	9b03      	ldr	r3, [sp, #12]
 80060c8:	454b      	cmp	r3, r9
 80060ca:	d31e      	bcc.n	800610a <__cvt+0xc2>
 80060cc:	9b03      	ldr	r3, [sp, #12]
 80060ce:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80060d0:	1b5b      	subs	r3, r3, r5
 80060d2:	4628      	mov	r0, r5
 80060d4:	6013      	str	r3, [r2, #0]
 80060d6:	b004      	add	sp, #16
 80060d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060dc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80060e0:	eb00 0904 	add.w	r9, r0, r4
 80060e4:	d1e5      	bne.n	80060b2 <__cvt+0x6a>
 80060e6:	7803      	ldrb	r3, [r0, #0]
 80060e8:	2b30      	cmp	r3, #48	@ 0x30
 80060ea:	d10a      	bne.n	8006102 <__cvt+0xba>
 80060ec:	2200      	movs	r2, #0
 80060ee:	2300      	movs	r3, #0
 80060f0:	4630      	mov	r0, r6
 80060f2:	4639      	mov	r1, r7
 80060f4:	f7fa fd08 	bl	8000b08 <__aeabi_dcmpeq>
 80060f8:	b918      	cbnz	r0, 8006102 <__cvt+0xba>
 80060fa:	f1c4 0401 	rsb	r4, r4, #1
 80060fe:	f8ca 4000 	str.w	r4, [sl]
 8006102:	f8da 3000 	ldr.w	r3, [sl]
 8006106:	4499      	add	r9, r3
 8006108:	e7d3      	b.n	80060b2 <__cvt+0x6a>
 800610a:	1c59      	adds	r1, r3, #1
 800610c:	9103      	str	r1, [sp, #12]
 800610e:	701a      	strb	r2, [r3, #0]
 8006110:	e7d9      	b.n	80060c6 <__cvt+0x7e>

08006112 <__exponent>:
 8006112:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006114:	2900      	cmp	r1, #0
 8006116:	bfba      	itte	lt
 8006118:	4249      	neglt	r1, r1
 800611a:	232d      	movlt	r3, #45	@ 0x2d
 800611c:	232b      	movge	r3, #43	@ 0x2b
 800611e:	2909      	cmp	r1, #9
 8006120:	7002      	strb	r2, [r0, #0]
 8006122:	7043      	strb	r3, [r0, #1]
 8006124:	dd29      	ble.n	800617a <__exponent+0x68>
 8006126:	f10d 0307 	add.w	r3, sp, #7
 800612a:	461d      	mov	r5, r3
 800612c:	270a      	movs	r7, #10
 800612e:	461a      	mov	r2, r3
 8006130:	fbb1 f6f7 	udiv	r6, r1, r7
 8006134:	fb07 1416 	mls	r4, r7, r6, r1
 8006138:	3430      	adds	r4, #48	@ 0x30
 800613a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800613e:	460c      	mov	r4, r1
 8006140:	2c63      	cmp	r4, #99	@ 0x63
 8006142:	f103 33ff 	add.w	r3, r3, #4294967295
 8006146:	4631      	mov	r1, r6
 8006148:	dcf1      	bgt.n	800612e <__exponent+0x1c>
 800614a:	3130      	adds	r1, #48	@ 0x30
 800614c:	1e94      	subs	r4, r2, #2
 800614e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006152:	1c41      	adds	r1, r0, #1
 8006154:	4623      	mov	r3, r4
 8006156:	42ab      	cmp	r3, r5
 8006158:	d30a      	bcc.n	8006170 <__exponent+0x5e>
 800615a:	f10d 0309 	add.w	r3, sp, #9
 800615e:	1a9b      	subs	r3, r3, r2
 8006160:	42ac      	cmp	r4, r5
 8006162:	bf88      	it	hi
 8006164:	2300      	movhi	r3, #0
 8006166:	3302      	adds	r3, #2
 8006168:	4403      	add	r3, r0
 800616a:	1a18      	subs	r0, r3, r0
 800616c:	b003      	add	sp, #12
 800616e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006170:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006174:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006178:	e7ed      	b.n	8006156 <__exponent+0x44>
 800617a:	2330      	movs	r3, #48	@ 0x30
 800617c:	3130      	adds	r1, #48	@ 0x30
 800617e:	7083      	strb	r3, [r0, #2]
 8006180:	70c1      	strb	r1, [r0, #3]
 8006182:	1d03      	adds	r3, r0, #4
 8006184:	e7f1      	b.n	800616a <__exponent+0x58>
	...

08006188 <_printf_float>:
 8006188:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800618c:	b08d      	sub	sp, #52	@ 0x34
 800618e:	460c      	mov	r4, r1
 8006190:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006194:	4616      	mov	r6, r2
 8006196:	461f      	mov	r7, r3
 8006198:	4605      	mov	r5, r0
 800619a:	f000 fcdb 	bl	8006b54 <_localeconv_r>
 800619e:	6803      	ldr	r3, [r0, #0]
 80061a0:	9304      	str	r3, [sp, #16]
 80061a2:	4618      	mov	r0, r3
 80061a4:	f7fa f884 	bl	80002b0 <strlen>
 80061a8:	2300      	movs	r3, #0
 80061aa:	930a      	str	r3, [sp, #40]	@ 0x28
 80061ac:	f8d8 3000 	ldr.w	r3, [r8]
 80061b0:	9005      	str	r0, [sp, #20]
 80061b2:	3307      	adds	r3, #7
 80061b4:	f023 0307 	bic.w	r3, r3, #7
 80061b8:	f103 0208 	add.w	r2, r3, #8
 80061bc:	f894 a018 	ldrb.w	sl, [r4, #24]
 80061c0:	f8d4 b000 	ldr.w	fp, [r4]
 80061c4:	f8c8 2000 	str.w	r2, [r8]
 80061c8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80061cc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80061d0:	9307      	str	r3, [sp, #28]
 80061d2:	f8cd 8018 	str.w	r8, [sp, #24]
 80061d6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80061da:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80061de:	4b9c      	ldr	r3, [pc, #624]	@ (8006450 <_printf_float+0x2c8>)
 80061e0:	f04f 32ff 	mov.w	r2, #4294967295
 80061e4:	f7fa fcc2 	bl	8000b6c <__aeabi_dcmpun>
 80061e8:	bb70      	cbnz	r0, 8006248 <_printf_float+0xc0>
 80061ea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80061ee:	4b98      	ldr	r3, [pc, #608]	@ (8006450 <_printf_float+0x2c8>)
 80061f0:	f04f 32ff 	mov.w	r2, #4294967295
 80061f4:	f7fa fc9c 	bl	8000b30 <__aeabi_dcmple>
 80061f8:	bb30      	cbnz	r0, 8006248 <_printf_float+0xc0>
 80061fa:	2200      	movs	r2, #0
 80061fc:	2300      	movs	r3, #0
 80061fe:	4640      	mov	r0, r8
 8006200:	4649      	mov	r1, r9
 8006202:	f7fa fc8b 	bl	8000b1c <__aeabi_dcmplt>
 8006206:	b110      	cbz	r0, 800620e <_printf_float+0x86>
 8006208:	232d      	movs	r3, #45	@ 0x2d
 800620a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800620e:	4a91      	ldr	r2, [pc, #580]	@ (8006454 <_printf_float+0x2cc>)
 8006210:	4b91      	ldr	r3, [pc, #580]	@ (8006458 <_printf_float+0x2d0>)
 8006212:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006216:	bf8c      	ite	hi
 8006218:	4690      	movhi	r8, r2
 800621a:	4698      	movls	r8, r3
 800621c:	2303      	movs	r3, #3
 800621e:	6123      	str	r3, [r4, #16]
 8006220:	f02b 0304 	bic.w	r3, fp, #4
 8006224:	6023      	str	r3, [r4, #0]
 8006226:	f04f 0900 	mov.w	r9, #0
 800622a:	9700      	str	r7, [sp, #0]
 800622c:	4633      	mov	r3, r6
 800622e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006230:	4621      	mov	r1, r4
 8006232:	4628      	mov	r0, r5
 8006234:	f000 f9d2 	bl	80065dc <_printf_common>
 8006238:	3001      	adds	r0, #1
 800623a:	f040 808d 	bne.w	8006358 <_printf_float+0x1d0>
 800623e:	f04f 30ff 	mov.w	r0, #4294967295
 8006242:	b00d      	add	sp, #52	@ 0x34
 8006244:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006248:	4642      	mov	r2, r8
 800624a:	464b      	mov	r3, r9
 800624c:	4640      	mov	r0, r8
 800624e:	4649      	mov	r1, r9
 8006250:	f7fa fc8c 	bl	8000b6c <__aeabi_dcmpun>
 8006254:	b140      	cbz	r0, 8006268 <_printf_float+0xe0>
 8006256:	464b      	mov	r3, r9
 8006258:	2b00      	cmp	r3, #0
 800625a:	bfbc      	itt	lt
 800625c:	232d      	movlt	r3, #45	@ 0x2d
 800625e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006262:	4a7e      	ldr	r2, [pc, #504]	@ (800645c <_printf_float+0x2d4>)
 8006264:	4b7e      	ldr	r3, [pc, #504]	@ (8006460 <_printf_float+0x2d8>)
 8006266:	e7d4      	b.n	8006212 <_printf_float+0x8a>
 8006268:	6863      	ldr	r3, [r4, #4]
 800626a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800626e:	9206      	str	r2, [sp, #24]
 8006270:	1c5a      	adds	r2, r3, #1
 8006272:	d13b      	bne.n	80062ec <_printf_float+0x164>
 8006274:	2306      	movs	r3, #6
 8006276:	6063      	str	r3, [r4, #4]
 8006278:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800627c:	2300      	movs	r3, #0
 800627e:	6022      	str	r2, [r4, #0]
 8006280:	9303      	str	r3, [sp, #12]
 8006282:	ab0a      	add	r3, sp, #40	@ 0x28
 8006284:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006288:	ab09      	add	r3, sp, #36	@ 0x24
 800628a:	9300      	str	r3, [sp, #0]
 800628c:	6861      	ldr	r1, [r4, #4]
 800628e:	ec49 8b10 	vmov	d0, r8, r9
 8006292:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006296:	4628      	mov	r0, r5
 8006298:	f7ff fed6 	bl	8006048 <__cvt>
 800629c:	9b06      	ldr	r3, [sp, #24]
 800629e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80062a0:	2b47      	cmp	r3, #71	@ 0x47
 80062a2:	4680      	mov	r8, r0
 80062a4:	d129      	bne.n	80062fa <_printf_float+0x172>
 80062a6:	1cc8      	adds	r0, r1, #3
 80062a8:	db02      	blt.n	80062b0 <_printf_float+0x128>
 80062aa:	6863      	ldr	r3, [r4, #4]
 80062ac:	4299      	cmp	r1, r3
 80062ae:	dd41      	ble.n	8006334 <_printf_float+0x1ac>
 80062b0:	f1aa 0a02 	sub.w	sl, sl, #2
 80062b4:	fa5f fa8a 	uxtb.w	sl, sl
 80062b8:	3901      	subs	r1, #1
 80062ba:	4652      	mov	r2, sl
 80062bc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80062c0:	9109      	str	r1, [sp, #36]	@ 0x24
 80062c2:	f7ff ff26 	bl	8006112 <__exponent>
 80062c6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80062c8:	1813      	adds	r3, r2, r0
 80062ca:	2a01      	cmp	r2, #1
 80062cc:	4681      	mov	r9, r0
 80062ce:	6123      	str	r3, [r4, #16]
 80062d0:	dc02      	bgt.n	80062d8 <_printf_float+0x150>
 80062d2:	6822      	ldr	r2, [r4, #0]
 80062d4:	07d2      	lsls	r2, r2, #31
 80062d6:	d501      	bpl.n	80062dc <_printf_float+0x154>
 80062d8:	3301      	adds	r3, #1
 80062da:	6123      	str	r3, [r4, #16]
 80062dc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d0a2      	beq.n	800622a <_printf_float+0xa2>
 80062e4:	232d      	movs	r3, #45	@ 0x2d
 80062e6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80062ea:	e79e      	b.n	800622a <_printf_float+0xa2>
 80062ec:	9a06      	ldr	r2, [sp, #24]
 80062ee:	2a47      	cmp	r2, #71	@ 0x47
 80062f0:	d1c2      	bne.n	8006278 <_printf_float+0xf0>
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d1c0      	bne.n	8006278 <_printf_float+0xf0>
 80062f6:	2301      	movs	r3, #1
 80062f8:	e7bd      	b.n	8006276 <_printf_float+0xee>
 80062fa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80062fe:	d9db      	bls.n	80062b8 <_printf_float+0x130>
 8006300:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006304:	d118      	bne.n	8006338 <_printf_float+0x1b0>
 8006306:	2900      	cmp	r1, #0
 8006308:	6863      	ldr	r3, [r4, #4]
 800630a:	dd0b      	ble.n	8006324 <_printf_float+0x19c>
 800630c:	6121      	str	r1, [r4, #16]
 800630e:	b913      	cbnz	r3, 8006316 <_printf_float+0x18e>
 8006310:	6822      	ldr	r2, [r4, #0]
 8006312:	07d0      	lsls	r0, r2, #31
 8006314:	d502      	bpl.n	800631c <_printf_float+0x194>
 8006316:	3301      	adds	r3, #1
 8006318:	440b      	add	r3, r1
 800631a:	6123      	str	r3, [r4, #16]
 800631c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800631e:	f04f 0900 	mov.w	r9, #0
 8006322:	e7db      	b.n	80062dc <_printf_float+0x154>
 8006324:	b913      	cbnz	r3, 800632c <_printf_float+0x1a4>
 8006326:	6822      	ldr	r2, [r4, #0]
 8006328:	07d2      	lsls	r2, r2, #31
 800632a:	d501      	bpl.n	8006330 <_printf_float+0x1a8>
 800632c:	3302      	adds	r3, #2
 800632e:	e7f4      	b.n	800631a <_printf_float+0x192>
 8006330:	2301      	movs	r3, #1
 8006332:	e7f2      	b.n	800631a <_printf_float+0x192>
 8006334:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006338:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800633a:	4299      	cmp	r1, r3
 800633c:	db05      	blt.n	800634a <_printf_float+0x1c2>
 800633e:	6823      	ldr	r3, [r4, #0]
 8006340:	6121      	str	r1, [r4, #16]
 8006342:	07d8      	lsls	r0, r3, #31
 8006344:	d5ea      	bpl.n	800631c <_printf_float+0x194>
 8006346:	1c4b      	adds	r3, r1, #1
 8006348:	e7e7      	b.n	800631a <_printf_float+0x192>
 800634a:	2900      	cmp	r1, #0
 800634c:	bfd4      	ite	le
 800634e:	f1c1 0202 	rsble	r2, r1, #2
 8006352:	2201      	movgt	r2, #1
 8006354:	4413      	add	r3, r2
 8006356:	e7e0      	b.n	800631a <_printf_float+0x192>
 8006358:	6823      	ldr	r3, [r4, #0]
 800635a:	055a      	lsls	r2, r3, #21
 800635c:	d407      	bmi.n	800636e <_printf_float+0x1e6>
 800635e:	6923      	ldr	r3, [r4, #16]
 8006360:	4642      	mov	r2, r8
 8006362:	4631      	mov	r1, r6
 8006364:	4628      	mov	r0, r5
 8006366:	47b8      	blx	r7
 8006368:	3001      	adds	r0, #1
 800636a:	d12b      	bne.n	80063c4 <_printf_float+0x23c>
 800636c:	e767      	b.n	800623e <_printf_float+0xb6>
 800636e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006372:	f240 80dd 	bls.w	8006530 <_printf_float+0x3a8>
 8006376:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800637a:	2200      	movs	r2, #0
 800637c:	2300      	movs	r3, #0
 800637e:	f7fa fbc3 	bl	8000b08 <__aeabi_dcmpeq>
 8006382:	2800      	cmp	r0, #0
 8006384:	d033      	beq.n	80063ee <_printf_float+0x266>
 8006386:	4a37      	ldr	r2, [pc, #220]	@ (8006464 <_printf_float+0x2dc>)
 8006388:	2301      	movs	r3, #1
 800638a:	4631      	mov	r1, r6
 800638c:	4628      	mov	r0, r5
 800638e:	47b8      	blx	r7
 8006390:	3001      	adds	r0, #1
 8006392:	f43f af54 	beq.w	800623e <_printf_float+0xb6>
 8006396:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800639a:	4543      	cmp	r3, r8
 800639c:	db02      	blt.n	80063a4 <_printf_float+0x21c>
 800639e:	6823      	ldr	r3, [r4, #0]
 80063a0:	07d8      	lsls	r0, r3, #31
 80063a2:	d50f      	bpl.n	80063c4 <_printf_float+0x23c>
 80063a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80063a8:	4631      	mov	r1, r6
 80063aa:	4628      	mov	r0, r5
 80063ac:	47b8      	blx	r7
 80063ae:	3001      	adds	r0, #1
 80063b0:	f43f af45 	beq.w	800623e <_printf_float+0xb6>
 80063b4:	f04f 0900 	mov.w	r9, #0
 80063b8:	f108 38ff 	add.w	r8, r8, #4294967295
 80063bc:	f104 0a1a 	add.w	sl, r4, #26
 80063c0:	45c8      	cmp	r8, r9
 80063c2:	dc09      	bgt.n	80063d8 <_printf_float+0x250>
 80063c4:	6823      	ldr	r3, [r4, #0]
 80063c6:	079b      	lsls	r3, r3, #30
 80063c8:	f100 8103 	bmi.w	80065d2 <_printf_float+0x44a>
 80063cc:	68e0      	ldr	r0, [r4, #12]
 80063ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80063d0:	4298      	cmp	r0, r3
 80063d2:	bfb8      	it	lt
 80063d4:	4618      	movlt	r0, r3
 80063d6:	e734      	b.n	8006242 <_printf_float+0xba>
 80063d8:	2301      	movs	r3, #1
 80063da:	4652      	mov	r2, sl
 80063dc:	4631      	mov	r1, r6
 80063de:	4628      	mov	r0, r5
 80063e0:	47b8      	blx	r7
 80063e2:	3001      	adds	r0, #1
 80063e4:	f43f af2b 	beq.w	800623e <_printf_float+0xb6>
 80063e8:	f109 0901 	add.w	r9, r9, #1
 80063ec:	e7e8      	b.n	80063c0 <_printf_float+0x238>
 80063ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	dc39      	bgt.n	8006468 <_printf_float+0x2e0>
 80063f4:	4a1b      	ldr	r2, [pc, #108]	@ (8006464 <_printf_float+0x2dc>)
 80063f6:	2301      	movs	r3, #1
 80063f8:	4631      	mov	r1, r6
 80063fa:	4628      	mov	r0, r5
 80063fc:	47b8      	blx	r7
 80063fe:	3001      	adds	r0, #1
 8006400:	f43f af1d 	beq.w	800623e <_printf_float+0xb6>
 8006404:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006408:	ea59 0303 	orrs.w	r3, r9, r3
 800640c:	d102      	bne.n	8006414 <_printf_float+0x28c>
 800640e:	6823      	ldr	r3, [r4, #0]
 8006410:	07d9      	lsls	r1, r3, #31
 8006412:	d5d7      	bpl.n	80063c4 <_printf_float+0x23c>
 8006414:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006418:	4631      	mov	r1, r6
 800641a:	4628      	mov	r0, r5
 800641c:	47b8      	blx	r7
 800641e:	3001      	adds	r0, #1
 8006420:	f43f af0d 	beq.w	800623e <_printf_float+0xb6>
 8006424:	f04f 0a00 	mov.w	sl, #0
 8006428:	f104 0b1a 	add.w	fp, r4, #26
 800642c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800642e:	425b      	negs	r3, r3
 8006430:	4553      	cmp	r3, sl
 8006432:	dc01      	bgt.n	8006438 <_printf_float+0x2b0>
 8006434:	464b      	mov	r3, r9
 8006436:	e793      	b.n	8006360 <_printf_float+0x1d8>
 8006438:	2301      	movs	r3, #1
 800643a:	465a      	mov	r2, fp
 800643c:	4631      	mov	r1, r6
 800643e:	4628      	mov	r0, r5
 8006440:	47b8      	blx	r7
 8006442:	3001      	adds	r0, #1
 8006444:	f43f aefb 	beq.w	800623e <_printf_float+0xb6>
 8006448:	f10a 0a01 	add.w	sl, sl, #1
 800644c:	e7ee      	b.n	800642c <_printf_float+0x2a4>
 800644e:	bf00      	nop
 8006450:	7fefffff 	.word	0x7fefffff
 8006454:	08008d98 	.word	0x08008d98
 8006458:	08008d94 	.word	0x08008d94
 800645c:	08008da0 	.word	0x08008da0
 8006460:	08008d9c 	.word	0x08008d9c
 8006464:	08008da4 	.word	0x08008da4
 8006468:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800646a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800646e:	4553      	cmp	r3, sl
 8006470:	bfa8      	it	ge
 8006472:	4653      	movge	r3, sl
 8006474:	2b00      	cmp	r3, #0
 8006476:	4699      	mov	r9, r3
 8006478:	dc36      	bgt.n	80064e8 <_printf_float+0x360>
 800647a:	f04f 0b00 	mov.w	fp, #0
 800647e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006482:	f104 021a 	add.w	r2, r4, #26
 8006486:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006488:	9306      	str	r3, [sp, #24]
 800648a:	eba3 0309 	sub.w	r3, r3, r9
 800648e:	455b      	cmp	r3, fp
 8006490:	dc31      	bgt.n	80064f6 <_printf_float+0x36e>
 8006492:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006494:	459a      	cmp	sl, r3
 8006496:	dc3a      	bgt.n	800650e <_printf_float+0x386>
 8006498:	6823      	ldr	r3, [r4, #0]
 800649a:	07da      	lsls	r2, r3, #31
 800649c:	d437      	bmi.n	800650e <_printf_float+0x386>
 800649e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80064a0:	ebaa 0903 	sub.w	r9, sl, r3
 80064a4:	9b06      	ldr	r3, [sp, #24]
 80064a6:	ebaa 0303 	sub.w	r3, sl, r3
 80064aa:	4599      	cmp	r9, r3
 80064ac:	bfa8      	it	ge
 80064ae:	4699      	movge	r9, r3
 80064b0:	f1b9 0f00 	cmp.w	r9, #0
 80064b4:	dc33      	bgt.n	800651e <_printf_float+0x396>
 80064b6:	f04f 0800 	mov.w	r8, #0
 80064ba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80064be:	f104 0b1a 	add.w	fp, r4, #26
 80064c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80064c4:	ebaa 0303 	sub.w	r3, sl, r3
 80064c8:	eba3 0309 	sub.w	r3, r3, r9
 80064cc:	4543      	cmp	r3, r8
 80064ce:	f77f af79 	ble.w	80063c4 <_printf_float+0x23c>
 80064d2:	2301      	movs	r3, #1
 80064d4:	465a      	mov	r2, fp
 80064d6:	4631      	mov	r1, r6
 80064d8:	4628      	mov	r0, r5
 80064da:	47b8      	blx	r7
 80064dc:	3001      	adds	r0, #1
 80064de:	f43f aeae 	beq.w	800623e <_printf_float+0xb6>
 80064e2:	f108 0801 	add.w	r8, r8, #1
 80064e6:	e7ec      	b.n	80064c2 <_printf_float+0x33a>
 80064e8:	4642      	mov	r2, r8
 80064ea:	4631      	mov	r1, r6
 80064ec:	4628      	mov	r0, r5
 80064ee:	47b8      	blx	r7
 80064f0:	3001      	adds	r0, #1
 80064f2:	d1c2      	bne.n	800647a <_printf_float+0x2f2>
 80064f4:	e6a3      	b.n	800623e <_printf_float+0xb6>
 80064f6:	2301      	movs	r3, #1
 80064f8:	4631      	mov	r1, r6
 80064fa:	4628      	mov	r0, r5
 80064fc:	9206      	str	r2, [sp, #24]
 80064fe:	47b8      	blx	r7
 8006500:	3001      	adds	r0, #1
 8006502:	f43f ae9c 	beq.w	800623e <_printf_float+0xb6>
 8006506:	9a06      	ldr	r2, [sp, #24]
 8006508:	f10b 0b01 	add.w	fp, fp, #1
 800650c:	e7bb      	b.n	8006486 <_printf_float+0x2fe>
 800650e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006512:	4631      	mov	r1, r6
 8006514:	4628      	mov	r0, r5
 8006516:	47b8      	blx	r7
 8006518:	3001      	adds	r0, #1
 800651a:	d1c0      	bne.n	800649e <_printf_float+0x316>
 800651c:	e68f      	b.n	800623e <_printf_float+0xb6>
 800651e:	9a06      	ldr	r2, [sp, #24]
 8006520:	464b      	mov	r3, r9
 8006522:	4442      	add	r2, r8
 8006524:	4631      	mov	r1, r6
 8006526:	4628      	mov	r0, r5
 8006528:	47b8      	blx	r7
 800652a:	3001      	adds	r0, #1
 800652c:	d1c3      	bne.n	80064b6 <_printf_float+0x32e>
 800652e:	e686      	b.n	800623e <_printf_float+0xb6>
 8006530:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006534:	f1ba 0f01 	cmp.w	sl, #1
 8006538:	dc01      	bgt.n	800653e <_printf_float+0x3b6>
 800653a:	07db      	lsls	r3, r3, #31
 800653c:	d536      	bpl.n	80065ac <_printf_float+0x424>
 800653e:	2301      	movs	r3, #1
 8006540:	4642      	mov	r2, r8
 8006542:	4631      	mov	r1, r6
 8006544:	4628      	mov	r0, r5
 8006546:	47b8      	blx	r7
 8006548:	3001      	adds	r0, #1
 800654a:	f43f ae78 	beq.w	800623e <_printf_float+0xb6>
 800654e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006552:	4631      	mov	r1, r6
 8006554:	4628      	mov	r0, r5
 8006556:	47b8      	blx	r7
 8006558:	3001      	adds	r0, #1
 800655a:	f43f ae70 	beq.w	800623e <_printf_float+0xb6>
 800655e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006562:	2200      	movs	r2, #0
 8006564:	2300      	movs	r3, #0
 8006566:	f10a 3aff 	add.w	sl, sl, #4294967295
 800656a:	f7fa facd 	bl	8000b08 <__aeabi_dcmpeq>
 800656e:	b9c0      	cbnz	r0, 80065a2 <_printf_float+0x41a>
 8006570:	4653      	mov	r3, sl
 8006572:	f108 0201 	add.w	r2, r8, #1
 8006576:	4631      	mov	r1, r6
 8006578:	4628      	mov	r0, r5
 800657a:	47b8      	blx	r7
 800657c:	3001      	adds	r0, #1
 800657e:	d10c      	bne.n	800659a <_printf_float+0x412>
 8006580:	e65d      	b.n	800623e <_printf_float+0xb6>
 8006582:	2301      	movs	r3, #1
 8006584:	465a      	mov	r2, fp
 8006586:	4631      	mov	r1, r6
 8006588:	4628      	mov	r0, r5
 800658a:	47b8      	blx	r7
 800658c:	3001      	adds	r0, #1
 800658e:	f43f ae56 	beq.w	800623e <_printf_float+0xb6>
 8006592:	f108 0801 	add.w	r8, r8, #1
 8006596:	45d0      	cmp	r8, sl
 8006598:	dbf3      	blt.n	8006582 <_printf_float+0x3fa>
 800659a:	464b      	mov	r3, r9
 800659c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80065a0:	e6df      	b.n	8006362 <_printf_float+0x1da>
 80065a2:	f04f 0800 	mov.w	r8, #0
 80065a6:	f104 0b1a 	add.w	fp, r4, #26
 80065aa:	e7f4      	b.n	8006596 <_printf_float+0x40e>
 80065ac:	2301      	movs	r3, #1
 80065ae:	4642      	mov	r2, r8
 80065b0:	e7e1      	b.n	8006576 <_printf_float+0x3ee>
 80065b2:	2301      	movs	r3, #1
 80065b4:	464a      	mov	r2, r9
 80065b6:	4631      	mov	r1, r6
 80065b8:	4628      	mov	r0, r5
 80065ba:	47b8      	blx	r7
 80065bc:	3001      	adds	r0, #1
 80065be:	f43f ae3e 	beq.w	800623e <_printf_float+0xb6>
 80065c2:	f108 0801 	add.w	r8, r8, #1
 80065c6:	68e3      	ldr	r3, [r4, #12]
 80065c8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80065ca:	1a5b      	subs	r3, r3, r1
 80065cc:	4543      	cmp	r3, r8
 80065ce:	dcf0      	bgt.n	80065b2 <_printf_float+0x42a>
 80065d0:	e6fc      	b.n	80063cc <_printf_float+0x244>
 80065d2:	f04f 0800 	mov.w	r8, #0
 80065d6:	f104 0919 	add.w	r9, r4, #25
 80065da:	e7f4      	b.n	80065c6 <_printf_float+0x43e>

080065dc <_printf_common>:
 80065dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80065e0:	4616      	mov	r6, r2
 80065e2:	4698      	mov	r8, r3
 80065e4:	688a      	ldr	r2, [r1, #8]
 80065e6:	690b      	ldr	r3, [r1, #16]
 80065e8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80065ec:	4293      	cmp	r3, r2
 80065ee:	bfb8      	it	lt
 80065f0:	4613      	movlt	r3, r2
 80065f2:	6033      	str	r3, [r6, #0]
 80065f4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80065f8:	4607      	mov	r7, r0
 80065fa:	460c      	mov	r4, r1
 80065fc:	b10a      	cbz	r2, 8006602 <_printf_common+0x26>
 80065fe:	3301      	adds	r3, #1
 8006600:	6033      	str	r3, [r6, #0]
 8006602:	6823      	ldr	r3, [r4, #0]
 8006604:	0699      	lsls	r1, r3, #26
 8006606:	bf42      	ittt	mi
 8006608:	6833      	ldrmi	r3, [r6, #0]
 800660a:	3302      	addmi	r3, #2
 800660c:	6033      	strmi	r3, [r6, #0]
 800660e:	6825      	ldr	r5, [r4, #0]
 8006610:	f015 0506 	ands.w	r5, r5, #6
 8006614:	d106      	bne.n	8006624 <_printf_common+0x48>
 8006616:	f104 0a19 	add.w	sl, r4, #25
 800661a:	68e3      	ldr	r3, [r4, #12]
 800661c:	6832      	ldr	r2, [r6, #0]
 800661e:	1a9b      	subs	r3, r3, r2
 8006620:	42ab      	cmp	r3, r5
 8006622:	dc26      	bgt.n	8006672 <_printf_common+0x96>
 8006624:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006628:	6822      	ldr	r2, [r4, #0]
 800662a:	3b00      	subs	r3, #0
 800662c:	bf18      	it	ne
 800662e:	2301      	movne	r3, #1
 8006630:	0692      	lsls	r2, r2, #26
 8006632:	d42b      	bmi.n	800668c <_printf_common+0xb0>
 8006634:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006638:	4641      	mov	r1, r8
 800663a:	4638      	mov	r0, r7
 800663c:	47c8      	blx	r9
 800663e:	3001      	adds	r0, #1
 8006640:	d01e      	beq.n	8006680 <_printf_common+0xa4>
 8006642:	6823      	ldr	r3, [r4, #0]
 8006644:	6922      	ldr	r2, [r4, #16]
 8006646:	f003 0306 	and.w	r3, r3, #6
 800664a:	2b04      	cmp	r3, #4
 800664c:	bf02      	ittt	eq
 800664e:	68e5      	ldreq	r5, [r4, #12]
 8006650:	6833      	ldreq	r3, [r6, #0]
 8006652:	1aed      	subeq	r5, r5, r3
 8006654:	68a3      	ldr	r3, [r4, #8]
 8006656:	bf0c      	ite	eq
 8006658:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800665c:	2500      	movne	r5, #0
 800665e:	4293      	cmp	r3, r2
 8006660:	bfc4      	itt	gt
 8006662:	1a9b      	subgt	r3, r3, r2
 8006664:	18ed      	addgt	r5, r5, r3
 8006666:	2600      	movs	r6, #0
 8006668:	341a      	adds	r4, #26
 800666a:	42b5      	cmp	r5, r6
 800666c:	d11a      	bne.n	80066a4 <_printf_common+0xc8>
 800666e:	2000      	movs	r0, #0
 8006670:	e008      	b.n	8006684 <_printf_common+0xa8>
 8006672:	2301      	movs	r3, #1
 8006674:	4652      	mov	r2, sl
 8006676:	4641      	mov	r1, r8
 8006678:	4638      	mov	r0, r7
 800667a:	47c8      	blx	r9
 800667c:	3001      	adds	r0, #1
 800667e:	d103      	bne.n	8006688 <_printf_common+0xac>
 8006680:	f04f 30ff 	mov.w	r0, #4294967295
 8006684:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006688:	3501      	adds	r5, #1
 800668a:	e7c6      	b.n	800661a <_printf_common+0x3e>
 800668c:	18e1      	adds	r1, r4, r3
 800668e:	1c5a      	adds	r2, r3, #1
 8006690:	2030      	movs	r0, #48	@ 0x30
 8006692:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006696:	4422      	add	r2, r4
 8006698:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800669c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80066a0:	3302      	adds	r3, #2
 80066a2:	e7c7      	b.n	8006634 <_printf_common+0x58>
 80066a4:	2301      	movs	r3, #1
 80066a6:	4622      	mov	r2, r4
 80066a8:	4641      	mov	r1, r8
 80066aa:	4638      	mov	r0, r7
 80066ac:	47c8      	blx	r9
 80066ae:	3001      	adds	r0, #1
 80066b0:	d0e6      	beq.n	8006680 <_printf_common+0xa4>
 80066b2:	3601      	adds	r6, #1
 80066b4:	e7d9      	b.n	800666a <_printf_common+0x8e>
	...

080066b8 <_printf_i>:
 80066b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80066bc:	7e0f      	ldrb	r7, [r1, #24]
 80066be:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80066c0:	2f78      	cmp	r7, #120	@ 0x78
 80066c2:	4691      	mov	r9, r2
 80066c4:	4680      	mov	r8, r0
 80066c6:	460c      	mov	r4, r1
 80066c8:	469a      	mov	sl, r3
 80066ca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80066ce:	d807      	bhi.n	80066e0 <_printf_i+0x28>
 80066d0:	2f62      	cmp	r7, #98	@ 0x62
 80066d2:	d80a      	bhi.n	80066ea <_printf_i+0x32>
 80066d4:	2f00      	cmp	r7, #0
 80066d6:	f000 80d1 	beq.w	800687c <_printf_i+0x1c4>
 80066da:	2f58      	cmp	r7, #88	@ 0x58
 80066dc:	f000 80b8 	beq.w	8006850 <_printf_i+0x198>
 80066e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80066e4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80066e8:	e03a      	b.n	8006760 <_printf_i+0xa8>
 80066ea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80066ee:	2b15      	cmp	r3, #21
 80066f0:	d8f6      	bhi.n	80066e0 <_printf_i+0x28>
 80066f2:	a101      	add	r1, pc, #4	@ (adr r1, 80066f8 <_printf_i+0x40>)
 80066f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80066f8:	08006751 	.word	0x08006751
 80066fc:	08006765 	.word	0x08006765
 8006700:	080066e1 	.word	0x080066e1
 8006704:	080066e1 	.word	0x080066e1
 8006708:	080066e1 	.word	0x080066e1
 800670c:	080066e1 	.word	0x080066e1
 8006710:	08006765 	.word	0x08006765
 8006714:	080066e1 	.word	0x080066e1
 8006718:	080066e1 	.word	0x080066e1
 800671c:	080066e1 	.word	0x080066e1
 8006720:	080066e1 	.word	0x080066e1
 8006724:	08006863 	.word	0x08006863
 8006728:	0800678f 	.word	0x0800678f
 800672c:	0800681d 	.word	0x0800681d
 8006730:	080066e1 	.word	0x080066e1
 8006734:	080066e1 	.word	0x080066e1
 8006738:	08006885 	.word	0x08006885
 800673c:	080066e1 	.word	0x080066e1
 8006740:	0800678f 	.word	0x0800678f
 8006744:	080066e1 	.word	0x080066e1
 8006748:	080066e1 	.word	0x080066e1
 800674c:	08006825 	.word	0x08006825
 8006750:	6833      	ldr	r3, [r6, #0]
 8006752:	1d1a      	adds	r2, r3, #4
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	6032      	str	r2, [r6, #0]
 8006758:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800675c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006760:	2301      	movs	r3, #1
 8006762:	e09c      	b.n	800689e <_printf_i+0x1e6>
 8006764:	6833      	ldr	r3, [r6, #0]
 8006766:	6820      	ldr	r0, [r4, #0]
 8006768:	1d19      	adds	r1, r3, #4
 800676a:	6031      	str	r1, [r6, #0]
 800676c:	0606      	lsls	r6, r0, #24
 800676e:	d501      	bpl.n	8006774 <_printf_i+0xbc>
 8006770:	681d      	ldr	r5, [r3, #0]
 8006772:	e003      	b.n	800677c <_printf_i+0xc4>
 8006774:	0645      	lsls	r5, r0, #25
 8006776:	d5fb      	bpl.n	8006770 <_printf_i+0xb8>
 8006778:	f9b3 5000 	ldrsh.w	r5, [r3]
 800677c:	2d00      	cmp	r5, #0
 800677e:	da03      	bge.n	8006788 <_printf_i+0xd0>
 8006780:	232d      	movs	r3, #45	@ 0x2d
 8006782:	426d      	negs	r5, r5
 8006784:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006788:	4858      	ldr	r0, [pc, #352]	@ (80068ec <_printf_i+0x234>)
 800678a:	230a      	movs	r3, #10
 800678c:	e011      	b.n	80067b2 <_printf_i+0xfa>
 800678e:	6821      	ldr	r1, [r4, #0]
 8006790:	6833      	ldr	r3, [r6, #0]
 8006792:	0608      	lsls	r0, r1, #24
 8006794:	f853 5b04 	ldr.w	r5, [r3], #4
 8006798:	d402      	bmi.n	80067a0 <_printf_i+0xe8>
 800679a:	0649      	lsls	r1, r1, #25
 800679c:	bf48      	it	mi
 800679e:	b2ad      	uxthmi	r5, r5
 80067a0:	2f6f      	cmp	r7, #111	@ 0x6f
 80067a2:	4852      	ldr	r0, [pc, #328]	@ (80068ec <_printf_i+0x234>)
 80067a4:	6033      	str	r3, [r6, #0]
 80067a6:	bf14      	ite	ne
 80067a8:	230a      	movne	r3, #10
 80067aa:	2308      	moveq	r3, #8
 80067ac:	2100      	movs	r1, #0
 80067ae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80067b2:	6866      	ldr	r6, [r4, #4]
 80067b4:	60a6      	str	r6, [r4, #8]
 80067b6:	2e00      	cmp	r6, #0
 80067b8:	db05      	blt.n	80067c6 <_printf_i+0x10e>
 80067ba:	6821      	ldr	r1, [r4, #0]
 80067bc:	432e      	orrs	r6, r5
 80067be:	f021 0104 	bic.w	r1, r1, #4
 80067c2:	6021      	str	r1, [r4, #0]
 80067c4:	d04b      	beq.n	800685e <_printf_i+0x1a6>
 80067c6:	4616      	mov	r6, r2
 80067c8:	fbb5 f1f3 	udiv	r1, r5, r3
 80067cc:	fb03 5711 	mls	r7, r3, r1, r5
 80067d0:	5dc7      	ldrb	r7, [r0, r7]
 80067d2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80067d6:	462f      	mov	r7, r5
 80067d8:	42bb      	cmp	r3, r7
 80067da:	460d      	mov	r5, r1
 80067dc:	d9f4      	bls.n	80067c8 <_printf_i+0x110>
 80067de:	2b08      	cmp	r3, #8
 80067e0:	d10b      	bne.n	80067fa <_printf_i+0x142>
 80067e2:	6823      	ldr	r3, [r4, #0]
 80067e4:	07df      	lsls	r7, r3, #31
 80067e6:	d508      	bpl.n	80067fa <_printf_i+0x142>
 80067e8:	6923      	ldr	r3, [r4, #16]
 80067ea:	6861      	ldr	r1, [r4, #4]
 80067ec:	4299      	cmp	r1, r3
 80067ee:	bfde      	ittt	le
 80067f0:	2330      	movle	r3, #48	@ 0x30
 80067f2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80067f6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80067fa:	1b92      	subs	r2, r2, r6
 80067fc:	6122      	str	r2, [r4, #16]
 80067fe:	f8cd a000 	str.w	sl, [sp]
 8006802:	464b      	mov	r3, r9
 8006804:	aa03      	add	r2, sp, #12
 8006806:	4621      	mov	r1, r4
 8006808:	4640      	mov	r0, r8
 800680a:	f7ff fee7 	bl	80065dc <_printf_common>
 800680e:	3001      	adds	r0, #1
 8006810:	d14a      	bne.n	80068a8 <_printf_i+0x1f0>
 8006812:	f04f 30ff 	mov.w	r0, #4294967295
 8006816:	b004      	add	sp, #16
 8006818:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800681c:	6823      	ldr	r3, [r4, #0]
 800681e:	f043 0320 	orr.w	r3, r3, #32
 8006822:	6023      	str	r3, [r4, #0]
 8006824:	4832      	ldr	r0, [pc, #200]	@ (80068f0 <_printf_i+0x238>)
 8006826:	2778      	movs	r7, #120	@ 0x78
 8006828:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800682c:	6823      	ldr	r3, [r4, #0]
 800682e:	6831      	ldr	r1, [r6, #0]
 8006830:	061f      	lsls	r7, r3, #24
 8006832:	f851 5b04 	ldr.w	r5, [r1], #4
 8006836:	d402      	bmi.n	800683e <_printf_i+0x186>
 8006838:	065f      	lsls	r7, r3, #25
 800683a:	bf48      	it	mi
 800683c:	b2ad      	uxthmi	r5, r5
 800683e:	6031      	str	r1, [r6, #0]
 8006840:	07d9      	lsls	r1, r3, #31
 8006842:	bf44      	itt	mi
 8006844:	f043 0320 	orrmi.w	r3, r3, #32
 8006848:	6023      	strmi	r3, [r4, #0]
 800684a:	b11d      	cbz	r5, 8006854 <_printf_i+0x19c>
 800684c:	2310      	movs	r3, #16
 800684e:	e7ad      	b.n	80067ac <_printf_i+0xf4>
 8006850:	4826      	ldr	r0, [pc, #152]	@ (80068ec <_printf_i+0x234>)
 8006852:	e7e9      	b.n	8006828 <_printf_i+0x170>
 8006854:	6823      	ldr	r3, [r4, #0]
 8006856:	f023 0320 	bic.w	r3, r3, #32
 800685a:	6023      	str	r3, [r4, #0]
 800685c:	e7f6      	b.n	800684c <_printf_i+0x194>
 800685e:	4616      	mov	r6, r2
 8006860:	e7bd      	b.n	80067de <_printf_i+0x126>
 8006862:	6833      	ldr	r3, [r6, #0]
 8006864:	6825      	ldr	r5, [r4, #0]
 8006866:	6961      	ldr	r1, [r4, #20]
 8006868:	1d18      	adds	r0, r3, #4
 800686a:	6030      	str	r0, [r6, #0]
 800686c:	062e      	lsls	r6, r5, #24
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	d501      	bpl.n	8006876 <_printf_i+0x1be>
 8006872:	6019      	str	r1, [r3, #0]
 8006874:	e002      	b.n	800687c <_printf_i+0x1c4>
 8006876:	0668      	lsls	r0, r5, #25
 8006878:	d5fb      	bpl.n	8006872 <_printf_i+0x1ba>
 800687a:	8019      	strh	r1, [r3, #0]
 800687c:	2300      	movs	r3, #0
 800687e:	6123      	str	r3, [r4, #16]
 8006880:	4616      	mov	r6, r2
 8006882:	e7bc      	b.n	80067fe <_printf_i+0x146>
 8006884:	6833      	ldr	r3, [r6, #0]
 8006886:	1d1a      	adds	r2, r3, #4
 8006888:	6032      	str	r2, [r6, #0]
 800688a:	681e      	ldr	r6, [r3, #0]
 800688c:	6862      	ldr	r2, [r4, #4]
 800688e:	2100      	movs	r1, #0
 8006890:	4630      	mov	r0, r6
 8006892:	f7f9 fcbd 	bl	8000210 <memchr>
 8006896:	b108      	cbz	r0, 800689c <_printf_i+0x1e4>
 8006898:	1b80      	subs	r0, r0, r6
 800689a:	6060      	str	r0, [r4, #4]
 800689c:	6863      	ldr	r3, [r4, #4]
 800689e:	6123      	str	r3, [r4, #16]
 80068a0:	2300      	movs	r3, #0
 80068a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80068a6:	e7aa      	b.n	80067fe <_printf_i+0x146>
 80068a8:	6923      	ldr	r3, [r4, #16]
 80068aa:	4632      	mov	r2, r6
 80068ac:	4649      	mov	r1, r9
 80068ae:	4640      	mov	r0, r8
 80068b0:	47d0      	blx	sl
 80068b2:	3001      	adds	r0, #1
 80068b4:	d0ad      	beq.n	8006812 <_printf_i+0x15a>
 80068b6:	6823      	ldr	r3, [r4, #0]
 80068b8:	079b      	lsls	r3, r3, #30
 80068ba:	d413      	bmi.n	80068e4 <_printf_i+0x22c>
 80068bc:	68e0      	ldr	r0, [r4, #12]
 80068be:	9b03      	ldr	r3, [sp, #12]
 80068c0:	4298      	cmp	r0, r3
 80068c2:	bfb8      	it	lt
 80068c4:	4618      	movlt	r0, r3
 80068c6:	e7a6      	b.n	8006816 <_printf_i+0x15e>
 80068c8:	2301      	movs	r3, #1
 80068ca:	4632      	mov	r2, r6
 80068cc:	4649      	mov	r1, r9
 80068ce:	4640      	mov	r0, r8
 80068d0:	47d0      	blx	sl
 80068d2:	3001      	adds	r0, #1
 80068d4:	d09d      	beq.n	8006812 <_printf_i+0x15a>
 80068d6:	3501      	adds	r5, #1
 80068d8:	68e3      	ldr	r3, [r4, #12]
 80068da:	9903      	ldr	r1, [sp, #12]
 80068dc:	1a5b      	subs	r3, r3, r1
 80068de:	42ab      	cmp	r3, r5
 80068e0:	dcf2      	bgt.n	80068c8 <_printf_i+0x210>
 80068e2:	e7eb      	b.n	80068bc <_printf_i+0x204>
 80068e4:	2500      	movs	r5, #0
 80068e6:	f104 0619 	add.w	r6, r4, #25
 80068ea:	e7f5      	b.n	80068d8 <_printf_i+0x220>
 80068ec:	08008da6 	.word	0x08008da6
 80068f0:	08008db7 	.word	0x08008db7

080068f4 <std>:
 80068f4:	2300      	movs	r3, #0
 80068f6:	b510      	push	{r4, lr}
 80068f8:	4604      	mov	r4, r0
 80068fa:	e9c0 3300 	strd	r3, r3, [r0]
 80068fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006902:	6083      	str	r3, [r0, #8]
 8006904:	8181      	strh	r1, [r0, #12]
 8006906:	6643      	str	r3, [r0, #100]	@ 0x64
 8006908:	81c2      	strh	r2, [r0, #14]
 800690a:	6183      	str	r3, [r0, #24]
 800690c:	4619      	mov	r1, r3
 800690e:	2208      	movs	r2, #8
 8006910:	305c      	adds	r0, #92	@ 0x5c
 8006912:	f000 f916 	bl	8006b42 <memset>
 8006916:	4b0d      	ldr	r3, [pc, #52]	@ (800694c <std+0x58>)
 8006918:	6263      	str	r3, [r4, #36]	@ 0x24
 800691a:	4b0d      	ldr	r3, [pc, #52]	@ (8006950 <std+0x5c>)
 800691c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800691e:	4b0d      	ldr	r3, [pc, #52]	@ (8006954 <std+0x60>)
 8006920:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006922:	4b0d      	ldr	r3, [pc, #52]	@ (8006958 <std+0x64>)
 8006924:	6323      	str	r3, [r4, #48]	@ 0x30
 8006926:	4b0d      	ldr	r3, [pc, #52]	@ (800695c <std+0x68>)
 8006928:	6224      	str	r4, [r4, #32]
 800692a:	429c      	cmp	r4, r3
 800692c:	d006      	beq.n	800693c <std+0x48>
 800692e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006932:	4294      	cmp	r4, r2
 8006934:	d002      	beq.n	800693c <std+0x48>
 8006936:	33d0      	adds	r3, #208	@ 0xd0
 8006938:	429c      	cmp	r4, r3
 800693a:	d105      	bne.n	8006948 <std+0x54>
 800693c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006940:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006944:	f000 b97a 	b.w	8006c3c <__retarget_lock_init_recursive>
 8006948:	bd10      	pop	{r4, pc}
 800694a:	bf00      	nop
 800694c:	08006abd 	.word	0x08006abd
 8006950:	08006adf 	.word	0x08006adf
 8006954:	08006b17 	.word	0x08006b17
 8006958:	08006b3b 	.word	0x08006b3b
 800695c:	20000470 	.word	0x20000470

08006960 <stdio_exit_handler>:
 8006960:	4a02      	ldr	r2, [pc, #8]	@ (800696c <stdio_exit_handler+0xc>)
 8006962:	4903      	ldr	r1, [pc, #12]	@ (8006970 <stdio_exit_handler+0x10>)
 8006964:	4803      	ldr	r0, [pc, #12]	@ (8006974 <stdio_exit_handler+0x14>)
 8006966:	f000 b869 	b.w	8006a3c <_fwalk_sglue>
 800696a:	bf00      	nop
 800696c:	20000010 	.word	0x20000010
 8006970:	080085a5 	.word	0x080085a5
 8006974:	20000020 	.word	0x20000020

08006978 <cleanup_stdio>:
 8006978:	6841      	ldr	r1, [r0, #4]
 800697a:	4b0c      	ldr	r3, [pc, #48]	@ (80069ac <cleanup_stdio+0x34>)
 800697c:	4299      	cmp	r1, r3
 800697e:	b510      	push	{r4, lr}
 8006980:	4604      	mov	r4, r0
 8006982:	d001      	beq.n	8006988 <cleanup_stdio+0x10>
 8006984:	f001 fe0e 	bl	80085a4 <_fflush_r>
 8006988:	68a1      	ldr	r1, [r4, #8]
 800698a:	4b09      	ldr	r3, [pc, #36]	@ (80069b0 <cleanup_stdio+0x38>)
 800698c:	4299      	cmp	r1, r3
 800698e:	d002      	beq.n	8006996 <cleanup_stdio+0x1e>
 8006990:	4620      	mov	r0, r4
 8006992:	f001 fe07 	bl	80085a4 <_fflush_r>
 8006996:	68e1      	ldr	r1, [r4, #12]
 8006998:	4b06      	ldr	r3, [pc, #24]	@ (80069b4 <cleanup_stdio+0x3c>)
 800699a:	4299      	cmp	r1, r3
 800699c:	d004      	beq.n	80069a8 <cleanup_stdio+0x30>
 800699e:	4620      	mov	r0, r4
 80069a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80069a4:	f001 bdfe 	b.w	80085a4 <_fflush_r>
 80069a8:	bd10      	pop	{r4, pc}
 80069aa:	bf00      	nop
 80069ac:	20000470 	.word	0x20000470
 80069b0:	200004d8 	.word	0x200004d8
 80069b4:	20000540 	.word	0x20000540

080069b8 <global_stdio_init.part.0>:
 80069b8:	b510      	push	{r4, lr}
 80069ba:	4b0b      	ldr	r3, [pc, #44]	@ (80069e8 <global_stdio_init.part.0+0x30>)
 80069bc:	4c0b      	ldr	r4, [pc, #44]	@ (80069ec <global_stdio_init.part.0+0x34>)
 80069be:	4a0c      	ldr	r2, [pc, #48]	@ (80069f0 <global_stdio_init.part.0+0x38>)
 80069c0:	601a      	str	r2, [r3, #0]
 80069c2:	4620      	mov	r0, r4
 80069c4:	2200      	movs	r2, #0
 80069c6:	2104      	movs	r1, #4
 80069c8:	f7ff ff94 	bl	80068f4 <std>
 80069cc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80069d0:	2201      	movs	r2, #1
 80069d2:	2109      	movs	r1, #9
 80069d4:	f7ff ff8e 	bl	80068f4 <std>
 80069d8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80069dc:	2202      	movs	r2, #2
 80069de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80069e2:	2112      	movs	r1, #18
 80069e4:	f7ff bf86 	b.w	80068f4 <std>
 80069e8:	200005a8 	.word	0x200005a8
 80069ec:	20000470 	.word	0x20000470
 80069f0:	08006961 	.word	0x08006961

080069f4 <__sfp_lock_acquire>:
 80069f4:	4801      	ldr	r0, [pc, #4]	@ (80069fc <__sfp_lock_acquire+0x8>)
 80069f6:	f000 b922 	b.w	8006c3e <__retarget_lock_acquire_recursive>
 80069fa:	bf00      	nop
 80069fc:	200005b1 	.word	0x200005b1

08006a00 <__sfp_lock_release>:
 8006a00:	4801      	ldr	r0, [pc, #4]	@ (8006a08 <__sfp_lock_release+0x8>)
 8006a02:	f000 b91d 	b.w	8006c40 <__retarget_lock_release_recursive>
 8006a06:	bf00      	nop
 8006a08:	200005b1 	.word	0x200005b1

08006a0c <__sinit>:
 8006a0c:	b510      	push	{r4, lr}
 8006a0e:	4604      	mov	r4, r0
 8006a10:	f7ff fff0 	bl	80069f4 <__sfp_lock_acquire>
 8006a14:	6a23      	ldr	r3, [r4, #32]
 8006a16:	b11b      	cbz	r3, 8006a20 <__sinit+0x14>
 8006a18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a1c:	f7ff bff0 	b.w	8006a00 <__sfp_lock_release>
 8006a20:	4b04      	ldr	r3, [pc, #16]	@ (8006a34 <__sinit+0x28>)
 8006a22:	6223      	str	r3, [r4, #32]
 8006a24:	4b04      	ldr	r3, [pc, #16]	@ (8006a38 <__sinit+0x2c>)
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d1f5      	bne.n	8006a18 <__sinit+0xc>
 8006a2c:	f7ff ffc4 	bl	80069b8 <global_stdio_init.part.0>
 8006a30:	e7f2      	b.n	8006a18 <__sinit+0xc>
 8006a32:	bf00      	nop
 8006a34:	08006979 	.word	0x08006979
 8006a38:	200005a8 	.word	0x200005a8

08006a3c <_fwalk_sglue>:
 8006a3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a40:	4607      	mov	r7, r0
 8006a42:	4688      	mov	r8, r1
 8006a44:	4614      	mov	r4, r2
 8006a46:	2600      	movs	r6, #0
 8006a48:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006a4c:	f1b9 0901 	subs.w	r9, r9, #1
 8006a50:	d505      	bpl.n	8006a5e <_fwalk_sglue+0x22>
 8006a52:	6824      	ldr	r4, [r4, #0]
 8006a54:	2c00      	cmp	r4, #0
 8006a56:	d1f7      	bne.n	8006a48 <_fwalk_sglue+0xc>
 8006a58:	4630      	mov	r0, r6
 8006a5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a5e:	89ab      	ldrh	r3, [r5, #12]
 8006a60:	2b01      	cmp	r3, #1
 8006a62:	d907      	bls.n	8006a74 <_fwalk_sglue+0x38>
 8006a64:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006a68:	3301      	adds	r3, #1
 8006a6a:	d003      	beq.n	8006a74 <_fwalk_sglue+0x38>
 8006a6c:	4629      	mov	r1, r5
 8006a6e:	4638      	mov	r0, r7
 8006a70:	47c0      	blx	r8
 8006a72:	4306      	orrs	r6, r0
 8006a74:	3568      	adds	r5, #104	@ 0x68
 8006a76:	e7e9      	b.n	8006a4c <_fwalk_sglue+0x10>

08006a78 <siprintf>:
 8006a78:	b40e      	push	{r1, r2, r3}
 8006a7a:	b510      	push	{r4, lr}
 8006a7c:	b09d      	sub	sp, #116	@ 0x74
 8006a7e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006a80:	9002      	str	r0, [sp, #8]
 8006a82:	9006      	str	r0, [sp, #24]
 8006a84:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006a88:	480a      	ldr	r0, [pc, #40]	@ (8006ab4 <siprintf+0x3c>)
 8006a8a:	9107      	str	r1, [sp, #28]
 8006a8c:	9104      	str	r1, [sp, #16]
 8006a8e:	490a      	ldr	r1, [pc, #40]	@ (8006ab8 <siprintf+0x40>)
 8006a90:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a94:	9105      	str	r1, [sp, #20]
 8006a96:	2400      	movs	r4, #0
 8006a98:	a902      	add	r1, sp, #8
 8006a9a:	6800      	ldr	r0, [r0, #0]
 8006a9c:	9301      	str	r3, [sp, #4]
 8006a9e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006aa0:	f001 fc00 	bl	80082a4 <_svfiprintf_r>
 8006aa4:	9b02      	ldr	r3, [sp, #8]
 8006aa6:	701c      	strb	r4, [r3, #0]
 8006aa8:	b01d      	add	sp, #116	@ 0x74
 8006aaa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006aae:	b003      	add	sp, #12
 8006ab0:	4770      	bx	lr
 8006ab2:	bf00      	nop
 8006ab4:	2000001c 	.word	0x2000001c
 8006ab8:	ffff0208 	.word	0xffff0208

08006abc <__sread>:
 8006abc:	b510      	push	{r4, lr}
 8006abe:	460c      	mov	r4, r1
 8006ac0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ac4:	f000 f86c 	bl	8006ba0 <_read_r>
 8006ac8:	2800      	cmp	r0, #0
 8006aca:	bfab      	itete	ge
 8006acc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006ace:	89a3      	ldrhlt	r3, [r4, #12]
 8006ad0:	181b      	addge	r3, r3, r0
 8006ad2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006ad6:	bfac      	ite	ge
 8006ad8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006ada:	81a3      	strhlt	r3, [r4, #12]
 8006adc:	bd10      	pop	{r4, pc}

08006ade <__swrite>:
 8006ade:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ae2:	461f      	mov	r7, r3
 8006ae4:	898b      	ldrh	r3, [r1, #12]
 8006ae6:	05db      	lsls	r3, r3, #23
 8006ae8:	4605      	mov	r5, r0
 8006aea:	460c      	mov	r4, r1
 8006aec:	4616      	mov	r6, r2
 8006aee:	d505      	bpl.n	8006afc <__swrite+0x1e>
 8006af0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006af4:	2302      	movs	r3, #2
 8006af6:	2200      	movs	r2, #0
 8006af8:	f000 f840 	bl	8006b7c <_lseek_r>
 8006afc:	89a3      	ldrh	r3, [r4, #12]
 8006afe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006b02:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006b06:	81a3      	strh	r3, [r4, #12]
 8006b08:	4632      	mov	r2, r6
 8006b0a:	463b      	mov	r3, r7
 8006b0c:	4628      	mov	r0, r5
 8006b0e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006b12:	f000 b857 	b.w	8006bc4 <_write_r>

08006b16 <__sseek>:
 8006b16:	b510      	push	{r4, lr}
 8006b18:	460c      	mov	r4, r1
 8006b1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b1e:	f000 f82d 	bl	8006b7c <_lseek_r>
 8006b22:	1c43      	adds	r3, r0, #1
 8006b24:	89a3      	ldrh	r3, [r4, #12]
 8006b26:	bf15      	itete	ne
 8006b28:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006b2a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006b2e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006b32:	81a3      	strheq	r3, [r4, #12]
 8006b34:	bf18      	it	ne
 8006b36:	81a3      	strhne	r3, [r4, #12]
 8006b38:	bd10      	pop	{r4, pc}

08006b3a <__sclose>:
 8006b3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b3e:	f000 b80d 	b.w	8006b5c <_close_r>

08006b42 <memset>:
 8006b42:	4402      	add	r2, r0
 8006b44:	4603      	mov	r3, r0
 8006b46:	4293      	cmp	r3, r2
 8006b48:	d100      	bne.n	8006b4c <memset+0xa>
 8006b4a:	4770      	bx	lr
 8006b4c:	f803 1b01 	strb.w	r1, [r3], #1
 8006b50:	e7f9      	b.n	8006b46 <memset+0x4>
	...

08006b54 <_localeconv_r>:
 8006b54:	4800      	ldr	r0, [pc, #0]	@ (8006b58 <_localeconv_r+0x4>)
 8006b56:	4770      	bx	lr
 8006b58:	2000015c 	.word	0x2000015c

08006b5c <_close_r>:
 8006b5c:	b538      	push	{r3, r4, r5, lr}
 8006b5e:	4d06      	ldr	r5, [pc, #24]	@ (8006b78 <_close_r+0x1c>)
 8006b60:	2300      	movs	r3, #0
 8006b62:	4604      	mov	r4, r0
 8006b64:	4608      	mov	r0, r1
 8006b66:	602b      	str	r3, [r5, #0]
 8006b68:	f7fb fcc2 	bl	80024f0 <_close>
 8006b6c:	1c43      	adds	r3, r0, #1
 8006b6e:	d102      	bne.n	8006b76 <_close_r+0x1a>
 8006b70:	682b      	ldr	r3, [r5, #0]
 8006b72:	b103      	cbz	r3, 8006b76 <_close_r+0x1a>
 8006b74:	6023      	str	r3, [r4, #0]
 8006b76:	bd38      	pop	{r3, r4, r5, pc}
 8006b78:	200005ac 	.word	0x200005ac

08006b7c <_lseek_r>:
 8006b7c:	b538      	push	{r3, r4, r5, lr}
 8006b7e:	4d07      	ldr	r5, [pc, #28]	@ (8006b9c <_lseek_r+0x20>)
 8006b80:	4604      	mov	r4, r0
 8006b82:	4608      	mov	r0, r1
 8006b84:	4611      	mov	r1, r2
 8006b86:	2200      	movs	r2, #0
 8006b88:	602a      	str	r2, [r5, #0]
 8006b8a:	461a      	mov	r2, r3
 8006b8c:	f7fb fcd7 	bl	800253e <_lseek>
 8006b90:	1c43      	adds	r3, r0, #1
 8006b92:	d102      	bne.n	8006b9a <_lseek_r+0x1e>
 8006b94:	682b      	ldr	r3, [r5, #0]
 8006b96:	b103      	cbz	r3, 8006b9a <_lseek_r+0x1e>
 8006b98:	6023      	str	r3, [r4, #0]
 8006b9a:	bd38      	pop	{r3, r4, r5, pc}
 8006b9c:	200005ac 	.word	0x200005ac

08006ba0 <_read_r>:
 8006ba0:	b538      	push	{r3, r4, r5, lr}
 8006ba2:	4d07      	ldr	r5, [pc, #28]	@ (8006bc0 <_read_r+0x20>)
 8006ba4:	4604      	mov	r4, r0
 8006ba6:	4608      	mov	r0, r1
 8006ba8:	4611      	mov	r1, r2
 8006baa:	2200      	movs	r2, #0
 8006bac:	602a      	str	r2, [r5, #0]
 8006bae:	461a      	mov	r2, r3
 8006bb0:	f7fb fc65 	bl	800247e <_read>
 8006bb4:	1c43      	adds	r3, r0, #1
 8006bb6:	d102      	bne.n	8006bbe <_read_r+0x1e>
 8006bb8:	682b      	ldr	r3, [r5, #0]
 8006bba:	b103      	cbz	r3, 8006bbe <_read_r+0x1e>
 8006bbc:	6023      	str	r3, [r4, #0]
 8006bbe:	bd38      	pop	{r3, r4, r5, pc}
 8006bc0:	200005ac 	.word	0x200005ac

08006bc4 <_write_r>:
 8006bc4:	b538      	push	{r3, r4, r5, lr}
 8006bc6:	4d07      	ldr	r5, [pc, #28]	@ (8006be4 <_write_r+0x20>)
 8006bc8:	4604      	mov	r4, r0
 8006bca:	4608      	mov	r0, r1
 8006bcc:	4611      	mov	r1, r2
 8006bce:	2200      	movs	r2, #0
 8006bd0:	602a      	str	r2, [r5, #0]
 8006bd2:	461a      	mov	r2, r3
 8006bd4:	f7fb fc70 	bl	80024b8 <_write>
 8006bd8:	1c43      	adds	r3, r0, #1
 8006bda:	d102      	bne.n	8006be2 <_write_r+0x1e>
 8006bdc:	682b      	ldr	r3, [r5, #0]
 8006bde:	b103      	cbz	r3, 8006be2 <_write_r+0x1e>
 8006be0:	6023      	str	r3, [r4, #0]
 8006be2:	bd38      	pop	{r3, r4, r5, pc}
 8006be4:	200005ac 	.word	0x200005ac

08006be8 <__errno>:
 8006be8:	4b01      	ldr	r3, [pc, #4]	@ (8006bf0 <__errno+0x8>)
 8006bea:	6818      	ldr	r0, [r3, #0]
 8006bec:	4770      	bx	lr
 8006bee:	bf00      	nop
 8006bf0:	2000001c 	.word	0x2000001c

08006bf4 <__libc_init_array>:
 8006bf4:	b570      	push	{r4, r5, r6, lr}
 8006bf6:	4d0d      	ldr	r5, [pc, #52]	@ (8006c2c <__libc_init_array+0x38>)
 8006bf8:	4c0d      	ldr	r4, [pc, #52]	@ (8006c30 <__libc_init_array+0x3c>)
 8006bfa:	1b64      	subs	r4, r4, r5
 8006bfc:	10a4      	asrs	r4, r4, #2
 8006bfe:	2600      	movs	r6, #0
 8006c00:	42a6      	cmp	r6, r4
 8006c02:	d109      	bne.n	8006c18 <__libc_init_array+0x24>
 8006c04:	4d0b      	ldr	r5, [pc, #44]	@ (8006c34 <__libc_init_array+0x40>)
 8006c06:	4c0c      	ldr	r4, [pc, #48]	@ (8006c38 <__libc_init_array+0x44>)
 8006c08:	f002 f86a 	bl	8008ce0 <_init>
 8006c0c:	1b64      	subs	r4, r4, r5
 8006c0e:	10a4      	asrs	r4, r4, #2
 8006c10:	2600      	movs	r6, #0
 8006c12:	42a6      	cmp	r6, r4
 8006c14:	d105      	bne.n	8006c22 <__libc_init_array+0x2e>
 8006c16:	bd70      	pop	{r4, r5, r6, pc}
 8006c18:	f855 3b04 	ldr.w	r3, [r5], #4
 8006c1c:	4798      	blx	r3
 8006c1e:	3601      	adds	r6, #1
 8006c20:	e7ee      	b.n	8006c00 <__libc_init_array+0xc>
 8006c22:	f855 3b04 	ldr.w	r3, [r5], #4
 8006c26:	4798      	blx	r3
 8006c28:	3601      	adds	r6, #1
 8006c2a:	e7f2      	b.n	8006c12 <__libc_init_array+0x1e>
 8006c2c:	08009114 	.word	0x08009114
 8006c30:	08009114 	.word	0x08009114
 8006c34:	08009114 	.word	0x08009114
 8006c38:	08009118 	.word	0x08009118

08006c3c <__retarget_lock_init_recursive>:
 8006c3c:	4770      	bx	lr

08006c3e <__retarget_lock_acquire_recursive>:
 8006c3e:	4770      	bx	lr

08006c40 <__retarget_lock_release_recursive>:
 8006c40:	4770      	bx	lr

08006c42 <quorem>:
 8006c42:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c46:	6903      	ldr	r3, [r0, #16]
 8006c48:	690c      	ldr	r4, [r1, #16]
 8006c4a:	42a3      	cmp	r3, r4
 8006c4c:	4607      	mov	r7, r0
 8006c4e:	db7e      	blt.n	8006d4e <quorem+0x10c>
 8006c50:	3c01      	subs	r4, #1
 8006c52:	f101 0814 	add.w	r8, r1, #20
 8006c56:	00a3      	lsls	r3, r4, #2
 8006c58:	f100 0514 	add.w	r5, r0, #20
 8006c5c:	9300      	str	r3, [sp, #0]
 8006c5e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006c62:	9301      	str	r3, [sp, #4]
 8006c64:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006c68:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006c6c:	3301      	adds	r3, #1
 8006c6e:	429a      	cmp	r2, r3
 8006c70:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006c74:	fbb2 f6f3 	udiv	r6, r2, r3
 8006c78:	d32e      	bcc.n	8006cd8 <quorem+0x96>
 8006c7a:	f04f 0a00 	mov.w	sl, #0
 8006c7e:	46c4      	mov	ip, r8
 8006c80:	46ae      	mov	lr, r5
 8006c82:	46d3      	mov	fp, sl
 8006c84:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006c88:	b298      	uxth	r0, r3
 8006c8a:	fb06 a000 	mla	r0, r6, r0, sl
 8006c8e:	0c02      	lsrs	r2, r0, #16
 8006c90:	0c1b      	lsrs	r3, r3, #16
 8006c92:	fb06 2303 	mla	r3, r6, r3, r2
 8006c96:	f8de 2000 	ldr.w	r2, [lr]
 8006c9a:	b280      	uxth	r0, r0
 8006c9c:	b292      	uxth	r2, r2
 8006c9e:	1a12      	subs	r2, r2, r0
 8006ca0:	445a      	add	r2, fp
 8006ca2:	f8de 0000 	ldr.w	r0, [lr]
 8006ca6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006caa:	b29b      	uxth	r3, r3
 8006cac:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006cb0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006cb4:	b292      	uxth	r2, r2
 8006cb6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006cba:	45e1      	cmp	r9, ip
 8006cbc:	f84e 2b04 	str.w	r2, [lr], #4
 8006cc0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006cc4:	d2de      	bcs.n	8006c84 <quorem+0x42>
 8006cc6:	9b00      	ldr	r3, [sp, #0]
 8006cc8:	58eb      	ldr	r3, [r5, r3]
 8006cca:	b92b      	cbnz	r3, 8006cd8 <quorem+0x96>
 8006ccc:	9b01      	ldr	r3, [sp, #4]
 8006cce:	3b04      	subs	r3, #4
 8006cd0:	429d      	cmp	r5, r3
 8006cd2:	461a      	mov	r2, r3
 8006cd4:	d32f      	bcc.n	8006d36 <quorem+0xf4>
 8006cd6:	613c      	str	r4, [r7, #16]
 8006cd8:	4638      	mov	r0, r7
 8006cda:	f001 f97f 	bl	8007fdc <__mcmp>
 8006cde:	2800      	cmp	r0, #0
 8006ce0:	db25      	blt.n	8006d2e <quorem+0xec>
 8006ce2:	4629      	mov	r1, r5
 8006ce4:	2000      	movs	r0, #0
 8006ce6:	f858 2b04 	ldr.w	r2, [r8], #4
 8006cea:	f8d1 c000 	ldr.w	ip, [r1]
 8006cee:	fa1f fe82 	uxth.w	lr, r2
 8006cf2:	fa1f f38c 	uxth.w	r3, ip
 8006cf6:	eba3 030e 	sub.w	r3, r3, lr
 8006cfa:	4403      	add	r3, r0
 8006cfc:	0c12      	lsrs	r2, r2, #16
 8006cfe:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006d02:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006d06:	b29b      	uxth	r3, r3
 8006d08:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006d0c:	45c1      	cmp	r9, r8
 8006d0e:	f841 3b04 	str.w	r3, [r1], #4
 8006d12:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006d16:	d2e6      	bcs.n	8006ce6 <quorem+0xa4>
 8006d18:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006d1c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006d20:	b922      	cbnz	r2, 8006d2c <quorem+0xea>
 8006d22:	3b04      	subs	r3, #4
 8006d24:	429d      	cmp	r5, r3
 8006d26:	461a      	mov	r2, r3
 8006d28:	d30b      	bcc.n	8006d42 <quorem+0x100>
 8006d2a:	613c      	str	r4, [r7, #16]
 8006d2c:	3601      	adds	r6, #1
 8006d2e:	4630      	mov	r0, r6
 8006d30:	b003      	add	sp, #12
 8006d32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d36:	6812      	ldr	r2, [r2, #0]
 8006d38:	3b04      	subs	r3, #4
 8006d3a:	2a00      	cmp	r2, #0
 8006d3c:	d1cb      	bne.n	8006cd6 <quorem+0x94>
 8006d3e:	3c01      	subs	r4, #1
 8006d40:	e7c6      	b.n	8006cd0 <quorem+0x8e>
 8006d42:	6812      	ldr	r2, [r2, #0]
 8006d44:	3b04      	subs	r3, #4
 8006d46:	2a00      	cmp	r2, #0
 8006d48:	d1ef      	bne.n	8006d2a <quorem+0xe8>
 8006d4a:	3c01      	subs	r4, #1
 8006d4c:	e7ea      	b.n	8006d24 <quorem+0xe2>
 8006d4e:	2000      	movs	r0, #0
 8006d50:	e7ee      	b.n	8006d30 <quorem+0xee>
 8006d52:	0000      	movs	r0, r0
 8006d54:	0000      	movs	r0, r0
	...

08006d58 <_dtoa_r>:
 8006d58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d5c:	69c7      	ldr	r7, [r0, #28]
 8006d5e:	b097      	sub	sp, #92	@ 0x5c
 8006d60:	ed8d 0b04 	vstr	d0, [sp, #16]
 8006d64:	ec55 4b10 	vmov	r4, r5, d0
 8006d68:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8006d6a:	9107      	str	r1, [sp, #28]
 8006d6c:	4681      	mov	r9, r0
 8006d6e:	920c      	str	r2, [sp, #48]	@ 0x30
 8006d70:	9311      	str	r3, [sp, #68]	@ 0x44
 8006d72:	b97f      	cbnz	r7, 8006d94 <_dtoa_r+0x3c>
 8006d74:	2010      	movs	r0, #16
 8006d76:	f000 fe09 	bl	800798c <malloc>
 8006d7a:	4602      	mov	r2, r0
 8006d7c:	f8c9 001c 	str.w	r0, [r9, #28]
 8006d80:	b920      	cbnz	r0, 8006d8c <_dtoa_r+0x34>
 8006d82:	4ba9      	ldr	r3, [pc, #676]	@ (8007028 <_dtoa_r+0x2d0>)
 8006d84:	21ef      	movs	r1, #239	@ 0xef
 8006d86:	48a9      	ldr	r0, [pc, #676]	@ (800702c <_dtoa_r+0x2d4>)
 8006d88:	f001 fc6c 	bl	8008664 <__assert_func>
 8006d8c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006d90:	6007      	str	r7, [r0, #0]
 8006d92:	60c7      	str	r7, [r0, #12]
 8006d94:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006d98:	6819      	ldr	r1, [r3, #0]
 8006d9a:	b159      	cbz	r1, 8006db4 <_dtoa_r+0x5c>
 8006d9c:	685a      	ldr	r2, [r3, #4]
 8006d9e:	604a      	str	r2, [r1, #4]
 8006da0:	2301      	movs	r3, #1
 8006da2:	4093      	lsls	r3, r2
 8006da4:	608b      	str	r3, [r1, #8]
 8006da6:	4648      	mov	r0, r9
 8006da8:	f000 fee6 	bl	8007b78 <_Bfree>
 8006dac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006db0:	2200      	movs	r2, #0
 8006db2:	601a      	str	r2, [r3, #0]
 8006db4:	1e2b      	subs	r3, r5, #0
 8006db6:	bfb9      	ittee	lt
 8006db8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006dbc:	9305      	strlt	r3, [sp, #20]
 8006dbe:	2300      	movge	r3, #0
 8006dc0:	6033      	strge	r3, [r6, #0]
 8006dc2:	9f05      	ldr	r7, [sp, #20]
 8006dc4:	4b9a      	ldr	r3, [pc, #616]	@ (8007030 <_dtoa_r+0x2d8>)
 8006dc6:	bfbc      	itt	lt
 8006dc8:	2201      	movlt	r2, #1
 8006dca:	6032      	strlt	r2, [r6, #0]
 8006dcc:	43bb      	bics	r3, r7
 8006dce:	d112      	bne.n	8006df6 <_dtoa_r+0x9e>
 8006dd0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006dd2:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006dd6:	6013      	str	r3, [r2, #0]
 8006dd8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006ddc:	4323      	orrs	r3, r4
 8006dde:	f000 855a 	beq.w	8007896 <_dtoa_r+0xb3e>
 8006de2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006de4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8007044 <_dtoa_r+0x2ec>
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	f000 855c 	beq.w	80078a6 <_dtoa_r+0xb4e>
 8006dee:	f10a 0303 	add.w	r3, sl, #3
 8006df2:	f000 bd56 	b.w	80078a2 <_dtoa_r+0xb4a>
 8006df6:	ed9d 7b04 	vldr	d7, [sp, #16]
 8006dfa:	2200      	movs	r2, #0
 8006dfc:	ec51 0b17 	vmov	r0, r1, d7
 8006e00:	2300      	movs	r3, #0
 8006e02:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8006e06:	f7f9 fe7f 	bl	8000b08 <__aeabi_dcmpeq>
 8006e0a:	4680      	mov	r8, r0
 8006e0c:	b158      	cbz	r0, 8006e26 <_dtoa_r+0xce>
 8006e0e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006e10:	2301      	movs	r3, #1
 8006e12:	6013      	str	r3, [r2, #0]
 8006e14:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006e16:	b113      	cbz	r3, 8006e1e <_dtoa_r+0xc6>
 8006e18:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006e1a:	4b86      	ldr	r3, [pc, #536]	@ (8007034 <_dtoa_r+0x2dc>)
 8006e1c:	6013      	str	r3, [r2, #0]
 8006e1e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8007048 <_dtoa_r+0x2f0>
 8006e22:	f000 bd40 	b.w	80078a6 <_dtoa_r+0xb4e>
 8006e26:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8006e2a:	aa14      	add	r2, sp, #80	@ 0x50
 8006e2c:	a915      	add	r1, sp, #84	@ 0x54
 8006e2e:	4648      	mov	r0, r9
 8006e30:	f001 f984 	bl	800813c <__d2b>
 8006e34:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006e38:	9002      	str	r0, [sp, #8]
 8006e3a:	2e00      	cmp	r6, #0
 8006e3c:	d078      	beq.n	8006f30 <_dtoa_r+0x1d8>
 8006e3e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006e40:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8006e44:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006e48:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006e4c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006e50:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006e54:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006e58:	4619      	mov	r1, r3
 8006e5a:	2200      	movs	r2, #0
 8006e5c:	4b76      	ldr	r3, [pc, #472]	@ (8007038 <_dtoa_r+0x2e0>)
 8006e5e:	f7f9 fa33 	bl	80002c8 <__aeabi_dsub>
 8006e62:	a36b      	add	r3, pc, #428	@ (adr r3, 8007010 <_dtoa_r+0x2b8>)
 8006e64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e68:	f7f9 fbe6 	bl	8000638 <__aeabi_dmul>
 8006e6c:	a36a      	add	r3, pc, #424	@ (adr r3, 8007018 <_dtoa_r+0x2c0>)
 8006e6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e72:	f7f9 fa2b 	bl	80002cc <__adddf3>
 8006e76:	4604      	mov	r4, r0
 8006e78:	4630      	mov	r0, r6
 8006e7a:	460d      	mov	r5, r1
 8006e7c:	f7f9 fb72 	bl	8000564 <__aeabi_i2d>
 8006e80:	a367      	add	r3, pc, #412	@ (adr r3, 8007020 <_dtoa_r+0x2c8>)
 8006e82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e86:	f7f9 fbd7 	bl	8000638 <__aeabi_dmul>
 8006e8a:	4602      	mov	r2, r0
 8006e8c:	460b      	mov	r3, r1
 8006e8e:	4620      	mov	r0, r4
 8006e90:	4629      	mov	r1, r5
 8006e92:	f7f9 fa1b 	bl	80002cc <__adddf3>
 8006e96:	4604      	mov	r4, r0
 8006e98:	460d      	mov	r5, r1
 8006e9a:	f7f9 fe7d 	bl	8000b98 <__aeabi_d2iz>
 8006e9e:	2200      	movs	r2, #0
 8006ea0:	4607      	mov	r7, r0
 8006ea2:	2300      	movs	r3, #0
 8006ea4:	4620      	mov	r0, r4
 8006ea6:	4629      	mov	r1, r5
 8006ea8:	f7f9 fe38 	bl	8000b1c <__aeabi_dcmplt>
 8006eac:	b140      	cbz	r0, 8006ec0 <_dtoa_r+0x168>
 8006eae:	4638      	mov	r0, r7
 8006eb0:	f7f9 fb58 	bl	8000564 <__aeabi_i2d>
 8006eb4:	4622      	mov	r2, r4
 8006eb6:	462b      	mov	r3, r5
 8006eb8:	f7f9 fe26 	bl	8000b08 <__aeabi_dcmpeq>
 8006ebc:	b900      	cbnz	r0, 8006ec0 <_dtoa_r+0x168>
 8006ebe:	3f01      	subs	r7, #1
 8006ec0:	2f16      	cmp	r7, #22
 8006ec2:	d852      	bhi.n	8006f6a <_dtoa_r+0x212>
 8006ec4:	4b5d      	ldr	r3, [pc, #372]	@ (800703c <_dtoa_r+0x2e4>)
 8006ec6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006eca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ece:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006ed2:	f7f9 fe23 	bl	8000b1c <__aeabi_dcmplt>
 8006ed6:	2800      	cmp	r0, #0
 8006ed8:	d049      	beq.n	8006f6e <_dtoa_r+0x216>
 8006eda:	3f01      	subs	r7, #1
 8006edc:	2300      	movs	r3, #0
 8006ede:	9310      	str	r3, [sp, #64]	@ 0x40
 8006ee0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006ee2:	1b9b      	subs	r3, r3, r6
 8006ee4:	1e5a      	subs	r2, r3, #1
 8006ee6:	bf45      	ittet	mi
 8006ee8:	f1c3 0301 	rsbmi	r3, r3, #1
 8006eec:	9300      	strmi	r3, [sp, #0]
 8006eee:	2300      	movpl	r3, #0
 8006ef0:	2300      	movmi	r3, #0
 8006ef2:	9206      	str	r2, [sp, #24]
 8006ef4:	bf54      	ite	pl
 8006ef6:	9300      	strpl	r3, [sp, #0]
 8006ef8:	9306      	strmi	r3, [sp, #24]
 8006efa:	2f00      	cmp	r7, #0
 8006efc:	db39      	blt.n	8006f72 <_dtoa_r+0x21a>
 8006efe:	9b06      	ldr	r3, [sp, #24]
 8006f00:	970d      	str	r7, [sp, #52]	@ 0x34
 8006f02:	443b      	add	r3, r7
 8006f04:	9306      	str	r3, [sp, #24]
 8006f06:	2300      	movs	r3, #0
 8006f08:	9308      	str	r3, [sp, #32]
 8006f0a:	9b07      	ldr	r3, [sp, #28]
 8006f0c:	2b09      	cmp	r3, #9
 8006f0e:	d863      	bhi.n	8006fd8 <_dtoa_r+0x280>
 8006f10:	2b05      	cmp	r3, #5
 8006f12:	bfc4      	itt	gt
 8006f14:	3b04      	subgt	r3, #4
 8006f16:	9307      	strgt	r3, [sp, #28]
 8006f18:	9b07      	ldr	r3, [sp, #28]
 8006f1a:	f1a3 0302 	sub.w	r3, r3, #2
 8006f1e:	bfcc      	ite	gt
 8006f20:	2400      	movgt	r4, #0
 8006f22:	2401      	movle	r4, #1
 8006f24:	2b03      	cmp	r3, #3
 8006f26:	d863      	bhi.n	8006ff0 <_dtoa_r+0x298>
 8006f28:	e8df f003 	tbb	[pc, r3]
 8006f2c:	2b375452 	.word	0x2b375452
 8006f30:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006f34:	441e      	add	r6, r3
 8006f36:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006f3a:	2b20      	cmp	r3, #32
 8006f3c:	bfc1      	itttt	gt
 8006f3e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006f42:	409f      	lslgt	r7, r3
 8006f44:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006f48:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006f4c:	bfd6      	itet	le
 8006f4e:	f1c3 0320 	rsble	r3, r3, #32
 8006f52:	ea47 0003 	orrgt.w	r0, r7, r3
 8006f56:	fa04 f003 	lslle.w	r0, r4, r3
 8006f5a:	f7f9 faf3 	bl	8000544 <__aeabi_ui2d>
 8006f5e:	2201      	movs	r2, #1
 8006f60:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006f64:	3e01      	subs	r6, #1
 8006f66:	9212      	str	r2, [sp, #72]	@ 0x48
 8006f68:	e776      	b.n	8006e58 <_dtoa_r+0x100>
 8006f6a:	2301      	movs	r3, #1
 8006f6c:	e7b7      	b.n	8006ede <_dtoa_r+0x186>
 8006f6e:	9010      	str	r0, [sp, #64]	@ 0x40
 8006f70:	e7b6      	b.n	8006ee0 <_dtoa_r+0x188>
 8006f72:	9b00      	ldr	r3, [sp, #0]
 8006f74:	1bdb      	subs	r3, r3, r7
 8006f76:	9300      	str	r3, [sp, #0]
 8006f78:	427b      	negs	r3, r7
 8006f7a:	9308      	str	r3, [sp, #32]
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	930d      	str	r3, [sp, #52]	@ 0x34
 8006f80:	e7c3      	b.n	8006f0a <_dtoa_r+0x1b2>
 8006f82:	2301      	movs	r3, #1
 8006f84:	9309      	str	r3, [sp, #36]	@ 0x24
 8006f86:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006f88:	eb07 0b03 	add.w	fp, r7, r3
 8006f8c:	f10b 0301 	add.w	r3, fp, #1
 8006f90:	2b01      	cmp	r3, #1
 8006f92:	9303      	str	r3, [sp, #12]
 8006f94:	bfb8      	it	lt
 8006f96:	2301      	movlt	r3, #1
 8006f98:	e006      	b.n	8006fa8 <_dtoa_r+0x250>
 8006f9a:	2301      	movs	r3, #1
 8006f9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006f9e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	dd28      	ble.n	8006ff6 <_dtoa_r+0x29e>
 8006fa4:	469b      	mov	fp, r3
 8006fa6:	9303      	str	r3, [sp, #12]
 8006fa8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006fac:	2100      	movs	r1, #0
 8006fae:	2204      	movs	r2, #4
 8006fb0:	f102 0514 	add.w	r5, r2, #20
 8006fb4:	429d      	cmp	r5, r3
 8006fb6:	d926      	bls.n	8007006 <_dtoa_r+0x2ae>
 8006fb8:	6041      	str	r1, [r0, #4]
 8006fba:	4648      	mov	r0, r9
 8006fbc:	f000 fd9c 	bl	8007af8 <_Balloc>
 8006fc0:	4682      	mov	sl, r0
 8006fc2:	2800      	cmp	r0, #0
 8006fc4:	d142      	bne.n	800704c <_dtoa_r+0x2f4>
 8006fc6:	4b1e      	ldr	r3, [pc, #120]	@ (8007040 <_dtoa_r+0x2e8>)
 8006fc8:	4602      	mov	r2, r0
 8006fca:	f240 11af 	movw	r1, #431	@ 0x1af
 8006fce:	e6da      	b.n	8006d86 <_dtoa_r+0x2e>
 8006fd0:	2300      	movs	r3, #0
 8006fd2:	e7e3      	b.n	8006f9c <_dtoa_r+0x244>
 8006fd4:	2300      	movs	r3, #0
 8006fd6:	e7d5      	b.n	8006f84 <_dtoa_r+0x22c>
 8006fd8:	2401      	movs	r4, #1
 8006fda:	2300      	movs	r3, #0
 8006fdc:	9307      	str	r3, [sp, #28]
 8006fde:	9409      	str	r4, [sp, #36]	@ 0x24
 8006fe0:	f04f 3bff 	mov.w	fp, #4294967295
 8006fe4:	2200      	movs	r2, #0
 8006fe6:	f8cd b00c 	str.w	fp, [sp, #12]
 8006fea:	2312      	movs	r3, #18
 8006fec:	920c      	str	r2, [sp, #48]	@ 0x30
 8006fee:	e7db      	b.n	8006fa8 <_dtoa_r+0x250>
 8006ff0:	2301      	movs	r3, #1
 8006ff2:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ff4:	e7f4      	b.n	8006fe0 <_dtoa_r+0x288>
 8006ff6:	f04f 0b01 	mov.w	fp, #1
 8006ffa:	f8cd b00c 	str.w	fp, [sp, #12]
 8006ffe:	465b      	mov	r3, fp
 8007000:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8007004:	e7d0      	b.n	8006fa8 <_dtoa_r+0x250>
 8007006:	3101      	adds	r1, #1
 8007008:	0052      	lsls	r2, r2, #1
 800700a:	e7d1      	b.n	8006fb0 <_dtoa_r+0x258>
 800700c:	f3af 8000 	nop.w
 8007010:	636f4361 	.word	0x636f4361
 8007014:	3fd287a7 	.word	0x3fd287a7
 8007018:	8b60c8b3 	.word	0x8b60c8b3
 800701c:	3fc68a28 	.word	0x3fc68a28
 8007020:	509f79fb 	.word	0x509f79fb
 8007024:	3fd34413 	.word	0x3fd34413
 8007028:	08008dd5 	.word	0x08008dd5
 800702c:	08008dec 	.word	0x08008dec
 8007030:	7ff00000 	.word	0x7ff00000
 8007034:	08008da5 	.word	0x08008da5
 8007038:	3ff80000 	.word	0x3ff80000
 800703c:	08008f40 	.word	0x08008f40
 8007040:	08008e44 	.word	0x08008e44
 8007044:	08008dd1 	.word	0x08008dd1
 8007048:	08008da4 	.word	0x08008da4
 800704c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007050:	6018      	str	r0, [r3, #0]
 8007052:	9b03      	ldr	r3, [sp, #12]
 8007054:	2b0e      	cmp	r3, #14
 8007056:	f200 80a1 	bhi.w	800719c <_dtoa_r+0x444>
 800705a:	2c00      	cmp	r4, #0
 800705c:	f000 809e 	beq.w	800719c <_dtoa_r+0x444>
 8007060:	2f00      	cmp	r7, #0
 8007062:	dd33      	ble.n	80070cc <_dtoa_r+0x374>
 8007064:	4b9c      	ldr	r3, [pc, #624]	@ (80072d8 <_dtoa_r+0x580>)
 8007066:	f007 020f 	and.w	r2, r7, #15
 800706a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800706e:	ed93 7b00 	vldr	d7, [r3]
 8007072:	05f8      	lsls	r0, r7, #23
 8007074:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8007078:	ea4f 1427 	mov.w	r4, r7, asr #4
 800707c:	d516      	bpl.n	80070ac <_dtoa_r+0x354>
 800707e:	4b97      	ldr	r3, [pc, #604]	@ (80072dc <_dtoa_r+0x584>)
 8007080:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007084:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007088:	f7f9 fc00 	bl	800088c <__aeabi_ddiv>
 800708c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007090:	f004 040f 	and.w	r4, r4, #15
 8007094:	2603      	movs	r6, #3
 8007096:	4d91      	ldr	r5, [pc, #580]	@ (80072dc <_dtoa_r+0x584>)
 8007098:	b954      	cbnz	r4, 80070b0 <_dtoa_r+0x358>
 800709a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800709e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80070a2:	f7f9 fbf3 	bl	800088c <__aeabi_ddiv>
 80070a6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80070aa:	e028      	b.n	80070fe <_dtoa_r+0x3a6>
 80070ac:	2602      	movs	r6, #2
 80070ae:	e7f2      	b.n	8007096 <_dtoa_r+0x33e>
 80070b0:	07e1      	lsls	r1, r4, #31
 80070b2:	d508      	bpl.n	80070c6 <_dtoa_r+0x36e>
 80070b4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80070b8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80070bc:	f7f9 fabc 	bl	8000638 <__aeabi_dmul>
 80070c0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80070c4:	3601      	adds	r6, #1
 80070c6:	1064      	asrs	r4, r4, #1
 80070c8:	3508      	adds	r5, #8
 80070ca:	e7e5      	b.n	8007098 <_dtoa_r+0x340>
 80070cc:	f000 80af 	beq.w	800722e <_dtoa_r+0x4d6>
 80070d0:	427c      	negs	r4, r7
 80070d2:	4b81      	ldr	r3, [pc, #516]	@ (80072d8 <_dtoa_r+0x580>)
 80070d4:	4d81      	ldr	r5, [pc, #516]	@ (80072dc <_dtoa_r+0x584>)
 80070d6:	f004 020f 	and.w	r2, r4, #15
 80070da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80070de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070e2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80070e6:	f7f9 faa7 	bl	8000638 <__aeabi_dmul>
 80070ea:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80070ee:	1124      	asrs	r4, r4, #4
 80070f0:	2300      	movs	r3, #0
 80070f2:	2602      	movs	r6, #2
 80070f4:	2c00      	cmp	r4, #0
 80070f6:	f040 808f 	bne.w	8007218 <_dtoa_r+0x4c0>
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d1d3      	bne.n	80070a6 <_dtoa_r+0x34e>
 80070fe:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007100:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007104:	2b00      	cmp	r3, #0
 8007106:	f000 8094 	beq.w	8007232 <_dtoa_r+0x4da>
 800710a:	4b75      	ldr	r3, [pc, #468]	@ (80072e0 <_dtoa_r+0x588>)
 800710c:	2200      	movs	r2, #0
 800710e:	4620      	mov	r0, r4
 8007110:	4629      	mov	r1, r5
 8007112:	f7f9 fd03 	bl	8000b1c <__aeabi_dcmplt>
 8007116:	2800      	cmp	r0, #0
 8007118:	f000 808b 	beq.w	8007232 <_dtoa_r+0x4da>
 800711c:	9b03      	ldr	r3, [sp, #12]
 800711e:	2b00      	cmp	r3, #0
 8007120:	f000 8087 	beq.w	8007232 <_dtoa_r+0x4da>
 8007124:	f1bb 0f00 	cmp.w	fp, #0
 8007128:	dd34      	ble.n	8007194 <_dtoa_r+0x43c>
 800712a:	4620      	mov	r0, r4
 800712c:	4b6d      	ldr	r3, [pc, #436]	@ (80072e4 <_dtoa_r+0x58c>)
 800712e:	2200      	movs	r2, #0
 8007130:	4629      	mov	r1, r5
 8007132:	f7f9 fa81 	bl	8000638 <__aeabi_dmul>
 8007136:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800713a:	f107 38ff 	add.w	r8, r7, #4294967295
 800713e:	3601      	adds	r6, #1
 8007140:	465c      	mov	r4, fp
 8007142:	4630      	mov	r0, r6
 8007144:	f7f9 fa0e 	bl	8000564 <__aeabi_i2d>
 8007148:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800714c:	f7f9 fa74 	bl	8000638 <__aeabi_dmul>
 8007150:	4b65      	ldr	r3, [pc, #404]	@ (80072e8 <_dtoa_r+0x590>)
 8007152:	2200      	movs	r2, #0
 8007154:	f7f9 f8ba 	bl	80002cc <__adddf3>
 8007158:	4605      	mov	r5, r0
 800715a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800715e:	2c00      	cmp	r4, #0
 8007160:	d16a      	bne.n	8007238 <_dtoa_r+0x4e0>
 8007162:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007166:	4b61      	ldr	r3, [pc, #388]	@ (80072ec <_dtoa_r+0x594>)
 8007168:	2200      	movs	r2, #0
 800716a:	f7f9 f8ad 	bl	80002c8 <__aeabi_dsub>
 800716e:	4602      	mov	r2, r0
 8007170:	460b      	mov	r3, r1
 8007172:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007176:	462a      	mov	r2, r5
 8007178:	4633      	mov	r3, r6
 800717a:	f7f9 fced 	bl	8000b58 <__aeabi_dcmpgt>
 800717e:	2800      	cmp	r0, #0
 8007180:	f040 8298 	bne.w	80076b4 <_dtoa_r+0x95c>
 8007184:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007188:	462a      	mov	r2, r5
 800718a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800718e:	f7f9 fcc5 	bl	8000b1c <__aeabi_dcmplt>
 8007192:	bb38      	cbnz	r0, 80071e4 <_dtoa_r+0x48c>
 8007194:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8007198:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800719c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800719e:	2b00      	cmp	r3, #0
 80071a0:	f2c0 8157 	blt.w	8007452 <_dtoa_r+0x6fa>
 80071a4:	2f0e      	cmp	r7, #14
 80071a6:	f300 8154 	bgt.w	8007452 <_dtoa_r+0x6fa>
 80071aa:	4b4b      	ldr	r3, [pc, #300]	@ (80072d8 <_dtoa_r+0x580>)
 80071ac:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80071b0:	ed93 7b00 	vldr	d7, [r3]
 80071b4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	ed8d 7b00 	vstr	d7, [sp]
 80071bc:	f280 80e5 	bge.w	800738a <_dtoa_r+0x632>
 80071c0:	9b03      	ldr	r3, [sp, #12]
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	f300 80e1 	bgt.w	800738a <_dtoa_r+0x632>
 80071c8:	d10c      	bne.n	80071e4 <_dtoa_r+0x48c>
 80071ca:	4b48      	ldr	r3, [pc, #288]	@ (80072ec <_dtoa_r+0x594>)
 80071cc:	2200      	movs	r2, #0
 80071ce:	ec51 0b17 	vmov	r0, r1, d7
 80071d2:	f7f9 fa31 	bl	8000638 <__aeabi_dmul>
 80071d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80071da:	f7f9 fcb3 	bl	8000b44 <__aeabi_dcmpge>
 80071de:	2800      	cmp	r0, #0
 80071e0:	f000 8266 	beq.w	80076b0 <_dtoa_r+0x958>
 80071e4:	2400      	movs	r4, #0
 80071e6:	4625      	mov	r5, r4
 80071e8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80071ea:	4656      	mov	r6, sl
 80071ec:	ea6f 0803 	mvn.w	r8, r3
 80071f0:	2700      	movs	r7, #0
 80071f2:	4621      	mov	r1, r4
 80071f4:	4648      	mov	r0, r9
 80071f6:	f000 fcbf 	bl	8007b78 <_Bfree>
 80071fa:	2d00      	cmp	r5, #0
 80071fc:	f000 80bd 	beq.w	800737a <_dtoa_r+0x622>
 8007200:	b12f      	cbz	r7, 800720e <_dtoa_r+0x4b6>
 8007202:	42af      	cmp	r7, r5
 8007204:	d003      	beq.n	800720e <_dtoa_r+0x4b6>
 8007206:	4639      	mov	r1, r7
 8007208:	4648      	mov	r0, r9
 800720a:	f000 fcb5 	bl	8007b78 <_Bfree>
 800720e:	4629      	mov	r1, r5
 8007210:	4648      	mov	r0, r9
 8007212:	f000 fcb1 	bl	8007b78 <_Bfree>
 8007216:	e0b0      	b.n	800737a <_dtoa_r+0x622>
 8007218:	07e2      	lsls	r2, r4, #31
 800721a:	d505      	bpl.n	8007228 <_dtoa_r+0x4d0>
 800721c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007220:	f7f9 fa0a 	bl	8000638 <__aeabi_dmul>
 8007224:	3601      	adds	r6, #1
 8007226:	2301      	movs	r3, #1
 8007228:	1064      	asrs	r4, r4, #1
 800722a:	3508      	adds	r5, #8
 800722c:	e762      	b.n	80070f4 <_dtoa_r+0x39c>
 800722e:	2602      	movs	r6, #2
 8007230:	e765      	b.n	80070fe <_dtoa_r+0x3a6>
 8007232:	9c03      	ldr	r4, [sp, #12]
 8007234:	46b8      	mov	r8, r7
 8007236:	e784      	b.n	8007142 <_dtoa_r+0x3ea>
 8007238:	4b27      	ldr	r3, [pc, #156]	@ (80072d8 <_dtoa_r+0x580>)
 800723a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800723c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007240:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007244:	4454      	add	r4, sl
 8007246:	2900      	cmp	r1, #0
 8007248:	d054      	beq.n	80072f4 <_dtoa_r+0x59c>
 800724a:	4929      	ldr	r1, [pc, #164]	@ (80072f0 <_dtoa_r+0x598>)
 800724c:	2000      	movs	r0, #0
 800724e:	f7f9 fb1d 	bl	800088c <__aeabi_ddiv>
 8007252:	4633      	mov	r3, r6
 8007254:	462a      	mov	r2, r5
 8007256:	f7f9 f837 	bl	80002c8 <__aeabi_dsub>
 800725a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800725e:	4656      	mov	r6, sl
 8007260:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007264:	f7f9 fc98 	bl	8000b98 <__aeabi_d2iz>
 8007268:	4605      	mov	r5, r0
 800726a:	f7f9 f97b 	bl	8000564 <__aeabi_i2d>
 800726e:	4602      	mov	r2, r0
 8007270:	460b      	mov	r3, r1
 8007272:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007276:	f7f9 f827 	bl	80002c8 <__aeabi_dsub>
 800727a:	3530      	adds	r5, #48	@ 0x30
 800727c:	4602      	mov	r2, r0
 800727e:	460b      	mov	r3, r1
 8007280:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007284:	f806 5b01 	strb.w	r5, [r6], #1
 8007288:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800728c:	f7f9 fc46 	bl	8000b1c <__aeabi_dcmplt>
 8007290:	2800      	cmp	r0, #0
 8007292:	d172      	bne.n	800737a <_dtoa_r+0x622>
 8007294:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007298:	4911      	ldr	r1, [pc, #68]	@ (80072e0 <_dtoa_r+0x588>)
 800729a:	2000      	movs	r0, #0
 800729c:	f7f9 f814 	bl	80002c8 <__aeabi_dsub>
 80072a0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80072a4:	f7f9 fc3a 	bl	8000b1c <__aeabi_dcmplt>
 80072a8:	2800      	cmp	r0, #0
 80072aa:	f040 80b4 	bne.w	8007416 <_dtoa_r+0x6be>
 80072ae:	42a6      	cmp	r6, r4
 80072b0:	f43f af70 	beq.w	8007194 <_dtoa_r+0x43c>
 80072b4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80072b8:	4b0a      	ldr	r3, [pc, #40]	@ (80072e4 <_dtoa_r+0x58c>)
 80072ba:	2200      	movs	r2, #0
 80072bc:	f7f9 f9bc 	bl	8000638 <__aeabi_dmul>
 80072c0:	4b08      	ldr	r3, [pc, #32]	@ (80072e4 <_dtoa_r+0x58c>)
 80072c2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80072c6:	2200      	movs	r2, #0
 80072c8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80072cc:	f7f9 f9b4 	bl	8000638 <__aeabi_dmul>
 80072d0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80072d4:	e7c4      	b.n	8007260 <_dtoa_r+0x508>
 80072d6:	bf00      	nop
 80072d8:	08008f40 	.word	0x08008f40
 80072dc:	08008f18 	.word	0x08008f18
 80072e0:	3ff00000 	.word	0x3ff00000
 80072e4:	40240000 	.word	0x40240000
 80072e8:	401c0000 	.word	0x401c0000
 80072ec:	40140000 	.word	0x40140000
 80072f0:	3fe00000 	.word	0x3fe00000
 80072f4:	4631      	mov	r1, r6
 80072f6:	4628      	mov	r0, r5
 80072f8:	f7f9 f99e 	bl	8000638 <__aeabi_dmul>
 80072fc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007300:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007302:	4656      	mov	r6, sl
 8007304:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007308:	f7f9 fc46 	bl	8000b98 <__aeabi_d2iz>
 800730c:	4605      	mov	r5, r0
 800730e:	f7f9 f929 	bl	8000564 <__aeabi_i2d>
 8007312:	4602      	mov	r2, r0
 8007314:	460b      	mov	r3, r1
 8007316:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800731a:	f7f8 ffd5 	bl	80002c8 <__aeabi_dsub>
 800731e:	3530      	adds	r5, #48	@ 0x30
 8007320:	f806 5b01 	strb.w	r5, [r6], #1
 8007324:	4602      	mov	r2, r0
 8007326:	460b      	mov	r3, r1
 8007328:	42a6      	cmp	r6, r4
 800732a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800732e:	f04f 0200 	mov.w	r2, #0
 8007332:	d124      	bne.n	800737e <_dtoa_r+0x626>
 8007334:	4baf      	ldr	r3, [pc, #700]	@ (80075f4 <_dtoa_r+0x89c>)
 8007336:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800733a:	f7f8 ffc7 	bl	80002cc <__adddf3>
 800733e:	4602      	mov	r2, r0
 8007340:	460b      	mov	r3, r1
 8007342:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007346:	f7f9 fc07 	bl	8000b58 <__aeabi_dcmpgt>
 800734a:	2800      	cmp	r0, #0
 800734c:	d163      	bne.n	8007416 <_dtoa_r+0x6be>
 800734e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007352:	49a8      	ldr	r1, [pc, #672]	@ (80075f4 <_dtoa_r+0x89c>)
 8007354:	2000      	movs	r0, #0
 8007356:	f7f8 ffb7 	bl	80002c8 <__aeabi_dsub>
 800735a:	4602      	mov	r2, r0
 800735c:	460b      	mov	r3, r1
 800735e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007362:	f7f9 fbdb 	bl	8000b1c <__aeabi_dcmplt>
 8007366:	2800      	cmp	r0, #0
 8007368:	f43f af14 	beq.w	8007194 <_dtoa_r+0x43c>
 800736c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800736e:	1e73      	subs	r3, r6, #1
 8007370:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007372:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007376:	2b30      	cmp	r3, #48	@ 0x30
 8007378:	d0f8      	beq.n	800736c <_dtoa_r+0x614>
 800737a:	4647      	mov	r7, r8
 800737c:	e03b      	b.n	80073f6 <_dtoa_r+0x69e>
 800737e:	4b9e      	ldr	r3, [pc, #632]	@ (80075f8 <_dtoa_r+0x8a0>)
 8007380:	f7f9 f95a 	bl	8000638 <__aeabi_dmul>
 8007384:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007388:	e7bc      	b.n	8007304 <_dtoa_r+0x5ac>
 800738a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800738e:	4656      	mov	r6, sl
 8007390:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007394:	4620      	mov	r0, r4
 8007396:	4629      	mov	r1, r5
 8007398:	f7f9 fa78 	bl	800088c <__aeabi_ddiv>
 800739c:	f7f9 fbfc 	bl	8000b98 <__aeabi_d2iz>
 80073a0:	4680      	mov	r8, r0
 80073a2:	f7f9 f8df 	bl	8000564 <__aeabi_i2d>
 80073a6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80073aa:	f7f9 f945 	bl	8000638 <__aeabi_dmul>
 80073ae:	4602      	mov	r2, r0
 80073b0:	460b      	mov	r3, r1
 80073b2:	4620      	mov	r0, r4
 80073b4:	4629      	mov	r1, r5
 80073b6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80073ba:	f7f8 ff85 	bl	80002c8 <__aeabi_dsub>
 80073be:	f806 4b01 	strb.w	r4, [r6], #1
 80073c2:	9d03      	ldr	r5, [sp, #12]
 80073c4:	eba6 040a 	sub.w	r4, r6, sl
 80073c8:	42a5      	cmp	r5, r4
 80073ca:	4602      	mov	r2, r0
 80073cc:	460b      	mov	r3, r1
 80073ce:	d133      	bne.n	8007438 <_dtoa_r+0x6e0>
 80073d0:	f7f8 ff7c 	bl	80002cc <__adddf3>
 80073d4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80073d8:	4604      	mov	r4, r0
 80073da:	460d      	mov	r5, r1
 80073dc:	f7f9 fbbc 	bl	8000b58 <__aeabi_dcmpgt>
 80073e0:	b9c0      	cbnz	r0, 8007414 <_dtoa_r+0x6bc>
 80073e2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80073e6:	4620      	mov	r0, r4
 80073e8:	4629      	mov	r1, r5
 80073ea:	f7f9 fb8d 	bl	8000b08 <__aeabi_dcmpeq>
 80073ee:	b110      	cbz	r0, 80073f6 <_dtoa_r+0x69e>
 80073f0:	f018 0f01 	tst.w	r8, #1
 80073f4:	d10e      	bne.n	8007414 <_dtoa_r+0x6bc>
 80073f6:	9902      	ldr	r1, [sp, #8]
 80073f8:	4648      	mov	r0, r9
 80073fa:	f000 fbbd 	bl	8007b78 <_Bfree>
 80073fe:	2300      	movs	r3, #0
 8007400:	7033      	strb	r3, [r6, #0]
 8007402:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007404:	3701      	adds	r7, #1
 8007406:	601f      	str	r7, [r3, #0]
 8007408:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800740a:	2b00      	cmp	r3, #0
 800740c:	f000 824b 	beq.w	80078a6 <_dtoa_r+0xb4e>
 8007410:	601e      	str	r6, [r3, #0]
 8007412:	e248      	b.n	80078a6 <_dtoa_r+0xb4e>
 8007414:	46b8      	mov	r8, r7
 8007416:	4633      	mov	r3, r6
 8007418:	461e      	mov	r6, r3
 800741a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800741e:	2a39      	cmp	r2, #57	@ 0x39
 8007420:	d106      	bne.n	8007430 <_dtoa_r+0x6d8>
 8007422:	459a      	cmp	sl, r3
 8007424:	d1f8      	bne.n	8007418 <_dtoa_r+0x6c0>
 8007426:	2230      	movs	r2, #48	@ 0x30
 8007428:	f108 0801 	add.w	r8, r8, #1
 800742c:	f88a 2000 	strb.w	r2, [sl]
 8007430:	781a      	ldrb	r2, [r3, #0]
 8007432:	3201      	adds	r2, #1
 8007434:	701a      	strb	r2, [r3, #0]
 8007436:	e7a0      	b.n	800737a <_dtoa_r+0x622>
 8007438:	4b6f      	ldr	r3, [pc, #444]	@ (80075f8 <_dtoa_r+0x8a0>)
 800743a:	2200      	movs	r2, #0
 800743c:	f7f9 f8fc 	bl	8000638 <__aeabi_dmul>
 8007440:	2200      	movs	r2, #0
 8007442:	2300      	movs	r3, #0
 8007444:	4604      	mov	r4, r0
 8007446:	460d      	mov	r5, r1
 8007448:	f7f9 fb5e 	bl	8000b08 <__aeabi_dcmpeq>
 800744c:	2800      	cmp	r0, #0
 800744e:	d09f      	beq.n	8007390 <_dtoa_r+0x638>
 8007450:	e7d1      	b.n	80073f6 <_dtoa_r+0x69e>
 8007452:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007454:	2a00      	cmp	r2, #0
 8007456:	f000 80ea 	beq.w	800762e <_dtoa_r+0x8d6>
 800745a:	9a07      	ldr	r2, [sp, #28]
 800745c:	2a01      	cmp	r2, #1
 800745e:	f300 80cd 	bgt.w	80075fc <_dtoa_r+0x8a4>
 8007462:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007464:	2a00      	cmp	r2, #0
 8007466:	f000 80c1 	beq.w	80075ec <_dtoa_r+0x894>
 800746a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800746e:	9c08      	ldr	r4, [sp, #32]
 8007470:	9e00      	ldr	r6, [sp, #0]
 8007472:	9a00      	ldr	r2, [sp, #0]
 8007474:	441a      	add	r2, r3
 8007476:	9200      	str	r2, [sp, #0]
 8007478:	9a06      	ldr	r2, [sp, #24]
 800747a:	2101      	movs	r1, #1
 800747c:	441a      	add	r2, r3
 800747e:	4648      	mov	r0, r9
 8007480:	9206      	str	r2, [sp, #24]
 8007482:	f000 fc2d 	bl	8007ce0 <__i2b>
 8007486:	4605      	mov	r5, r0
 8007488:	b166      	cbz	r6, 80074a4 <_dtoa_r+0x74c>
 800748a:	9b06      	ldr	r3, [sp, #24]
 800748c:	2b00      	cmp	r3, #0
 800748e:	dd09      	ble.n	80074a4 <_dtoa_r+0x74c>
 8007490:	42b3      	cmp	r3, r6
 8007492:	9a00      	ldr	r2, [sp, #0]
 8007494:	bfa8      	it	ge
 8007496:	4633      	movge	r3, r6
 8007498:	1ad2      	subs	r2, r2, r3
 800749a:	9200      	str	r2, [sp, #0]
 800749c:	9a06      	ldr	r2, [sp, #24]
 800749e:	1af6      	subs	r6, r6, r3
 80074a0:	1ad3      	subs	r3, r2, r3
 80074a2:	9306      	str	r3, [sp, #24]
 80074a4:	9b08      	ldr	r3, [sp, #32]
 80074a6:	b30b      	cbz	r3, 80074ec <_dtoa_r+0x794>
 80074a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	f000 80c6 	beq.w	800763c <_dtoa_r+0x8e4>
 80074b0:	2c00      	cmp	r4, #0
 80074b2:	f000 80c0 	beq.w	8007636 <_dtoa_r+0x8de>
 80074b6:	4629      	mov	r1, r5
 80074b8:	4622      	mov	r2, r4
 80074ba:	4648      	mov	r0, r9
 80074bc:	f000 fcc8 	bl	8007e50 <__pow5mult>
 80074c0:	9a02      	ldr	r2, [sp, #8]
 80074c2:	4601      	mov	r1, r0
 80074c4:	4605      	mov	r5, r0
 80074c6:	4648      	mov	r0, r9
 80074c8:	f000 fc20 	bl	8007d0c <__multiply>
 80074cc:	9902      	ldr	r1, [sp, #8]
 80074ce:	4680      	mov	r8, r0
 80074d0:	4648      	mov	r0, r9
 80074d2:	f000 fb51 	bl	8007b78 <_Bfree>
 80074d6:	9b08      	ldr	r3, [sp, #32]
 80074d8:	1b1b      	subs	r3, r3, r4
 80074da:	9308      	str	r3, [sp, #32]
 80074dc:	f000 80b1 	beq.w	8007642 <_dtoa_r+0x8ea>
 80074e0:	9a08      	ldr	r2, [sp, #32]
 80074e2:	4641      	mov	r1, r8
 80074e4:	4648      	mov	r0, r9
 80074e6:	f000 fcb3 	bl	8007e50 <__pow5mult>
 80074ea:	9002      	str	r0, [sp, #8]
 80074ec:	2101      	movs	r1, #1
 80074ee:	4648      	mov	r0, r9
 80074f0:	f000 fbf6 	bl	8007ce0 <__i2b>
 80074f4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80074f6:	4604      	mov	r4, r0
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	f000 81d8 	beq.w	80078ae <_dtoa_r+0xb56>
 80074fe:	461a      	mov	r2, r3
 8007500:	4601      	mov	r1, r0
 8007502:	4648      	mov	r0, r9
 8007504:	f000 fca4 	bl	8007e50 <__pow5mult>
 8007508:	9b07      	ldr	r3, [sp, #28]
 800750a:	2b01      	cmp	r3, #1
 800750c:	4604      	mov	r4, r0
 800750e:	f300 809f 	bgt.w	8007650 <_dtoa_r+0x8f8>
 8007512:	9b04      	ldr	r3, [sp, #16]
 8007514:	2b00      	cmp	r3, #0
 8007516:	f040 8097 	bne.w	8007648 <_dtoa_r+0x8f0>
 800751a:	9b05      	ldr	r3, [sp, #20]
 800751c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007520:	2b00      	cmp	r3, #0
 8007522:	f040 8093 	bne.w	800764c <_dtoa_r+0x8f4>
 8007526:	9b05      	ldr	r3, [sp, #20]
 8007528:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800752c:	0d1b      	lsrs	r3, r3, #20
 800752e:	051b      	lsls	r3, r3, #20
 8007530:	b133      	cbz	r3, 8007540 <_dtoa_r+0x7e8>
 8007532:	9b00      	ldr	r3, [sp, #0]
 8007534:	3301      	adds	r3, #1
 8007536:	9300      	str	r3, [sp, #0]
 8007538:	9b06      	ldr	r3, [sp, #24]
 800753a:	3301      	adds	r3, #1
 800753c:	9306      	str	r3, [sp, #24]
 800753e:	2301      	movs	r3, #1
 8007540:	9308      	str	r3, [sp, #32]
 8007542:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007544:	2b00      	cmp	r3, #0
 8007546:	f000 81b8 	beq.w	80078ba <_dtoa_r+0xb62>
 800754a:	6923      	ldr	r3, [r4, #16]
 800754c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007550:	6918      	ldr	r0, [r3, #16]
 8007552:	f000 fb79 	bl	8007c48 <__hi0bits>
 8007556:	f1c0 0020 	rsb	r0, r0, #32
 800755a:	9b06      	ldr	r3, [sp, #24]
 800755c:	4418      	add	r0, r3
 800755e:	f010 001f 	ands.w	r0, r0, #31
 8007562:	f000 8082 	beq.w	800766a <_dtoa_r+0x912>
 8007566:	f1c0 0320 	rsb	r3, r0, #32
 800756a:	2b04      	cmp	r3, #4
 800756c:	dd73      	ble.n	8007656 <_dtoa_r+0x8fe>
 800756e:	9b00      	ldr	r3, [sp, #0]
 8007570:	f1c0 001c 	rsb	r0, r0, #28
 8007574:	4403      	add	r3, r0
 8007576:	9300      	str	r3, [sp, #0]
 8007578:	9b06      	ldr	r3, [sp, #24]
 800757a:	4403      	add	r3, r0
 800757c:	4406      	add	r6, r0
 800757e:	9306      	str	r3, [sp, #24]
 8007580:	9b00      	ldr	r3, [sp, #0]
 8007582:	2b00      	cmp	r3, #0
 8007584:	dd05      	ble.n	8007592 <_dtoa_r+0x83a>
 8007586:	9902      	ldr	r1, [sp, #8]
 8007588:	461a      	mov	r2, r3
 800758a:	4648      	mov	r0, r9
 800758c:	f000 fcba 	bl	8007f04 <__lshift>
 8007590:	9002      	str	r0, [sp, #8]
 8007592:	9b06      	ldr	r3, [sp, #24]
 8007594:	2b00      	cmp	r3, #0
 8007596:	dd05      	ble.n	80075a4 <_dtoa_r+0x84c>
 8007598:	4621      	mov	r1, r4
 800759a:	461a      	mov	r2, r3
 800759c:	4648      	mov	r0, r9
 800759e:	f000 fcb1 	bl	8007f04 <__lshift>
 80075a2:	4604      	mov	r4, r0
 80075a4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d061      	beq.n	800766e <_dtoa_r+0x916>
 80075aa:	9802      	ldr	r0, [sp, #8]
 80075ac:	4621      	mov	r1, r4
 80075ae:	f000 fd15 	bl	8007fdc <__mcmp>
 80075b2:	2800      	cmp	r0, #0
 80075b4:	da5b      	bge.n	800766e <_dtoa_r+0x916>
 80075b6:	2300      	movs	r3, #0
 80075b8:	9902      	ldr	r1, [sp, #8]
 80075ba:	220a      	movs	r2, #10
 80075bc:	4648      	mov	r0, r9
 80075be:	f000 fafd 	bl	8007bbc <__multadd>
 80075c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80075c4:	9002      	str	r0, [sp, #8]
 80075c6:	f107 38ff 	add.w	r8, r7, #4294967295
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	f000 8177 	beq.w	80078be <_dtoa_r+0xb66>
 80075d0:	4629      	mov	r1, r5
 80075d2:	2300      	movs	r3, #0
 80075d4:	220a      	movs	r2, #10
 80075d6:	4648      	mov	r0, r9
 80075d8:	f000 faf0 	bl	8007bbc <__multadd>
 80075dc:	f1bb 0f00 	cmp.w	fp, #0
 80075e0:	4605      	mov	r5, r0
 80075e2:	dc6f      	bgt.n	80076c4 <_dtoa_r+0x96c>
 80075e4:	9b07      	ldr	r3, [sp, #28]
 80075e6:	2b02      	cmp	r3, #2
 80075e8:	dc49      	bgt.n	800767e <_dtoa_r+0x926>
 80075ea:	e06b      	b.n	80076c4 <_dtoa_r+0x96c>
 80075ec:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80075ee:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80075f2:	e73c      	b.n	800746e <_dtoa_r+0x716>
 80075f4:	3fe00000 	.word	0x3fe00000
 80075f8:	40240000 	.word	0x40240000
 80075fc:	9b03      	ldr	r3, [sp, #12]
 80075fe:	1e5c      	subs	r4, r3, #1
 8007600:	9b08      	ldr	r3, [sp, #32]
 8007602:	42a3      	cmp	r3, r4
 8007604:	db09      	blt.n	800761a <_dtoa_r+0x8c2>
 8007606:	1b1c      	subs	r4, r3, r4
 8007608:	9b03      	ldr	r3, [sp, #12]
 800760a:	2b00      	cmp	r3, #0
 800760c:	f6bf af30 	bge.w	8007470 <_dtoa_r+0x718>
 8007610:	9b00      	ldr	r3, [sp, #0]
 8007612:	9a03      	ldr	r2, [sp, #12]
 8007614:	1a9e      	subs	r6, r3, r2
 8007616:	2300      	movs	r3, #0
 8007618:	e72b      	b.n	8007472 <_dtoa_r+0x71a>
 800761a:	9b08      	ldr	r3, [sp, #32]
 800761c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800761e:	9408      	str	r4, [sp, #32]
 8007620:	1ae3      	subs	r3, r4, r3
 8007622:	441a      	add	r2, r3
 8007624:	9e00      	ldr	r6, [sp, #0]
 8007626:	9b03      	ldr	r3, [sp, #12]
 8007628:	920d      	str	r2, [sp, #52]	@ 0x34
 800762a:	2400      	movs	r4, #0
 800762c:	e721      	b.n	8007472 <_dtoa_r+0x71a>
 800762e:	9c08      	ldr	r4, [sp, #32]
 8007630:	9e00      	ldr	r6, [sp, #0]
 8007632:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8007634:	e728      	b.n	8007488 <_dtoa_r+0x730>
 8007636:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800763a:	e751      	b.n	80074e0 <_dtoa_r+0x788>
 800763c:	9a08      	ldr	r2, [sp, #32]
 800763e:	9902      	ldr	r1, [sp, #8]
 8007640:	e750      	b.n	80074e4 <_dtoa_r+0x78c>
 8007642:	f8cd 8008 	str.w	r8, [sp, #8]
 8007646:	e751      	b.n	80074ec <_dtoa_r+0x794>
 8007648:	2300      	movs	r3, #0
 800764a:	e779      	b.n	8007540 <_dtoa_r+0x7e8>
 800764c:	9b04      	ldr	r3, [sp, #16]
 800764e:	e777      	b.n	8007540 <_dtoa_r+0x7e8>
 8007650:	2300      	movs	r3, #0
 8007652:	9308      	str	r3, [sp, #32]
 8007654:	e779      	b.n	800754a <_dtoa_r+0x7f2>
 8007656:	d093      	beq.n	8007580 <_dtoa_r+0x828>
 8007658:	9a00      	ldr	r2, [sp, #0]
 800765a:	331c      	adds	r3, #28
 800765c:	441a      	add	r2, r3
 800765e:	9200      	str	r2, [sp, #0]
 8007660:	9a06      	ldr	r2, [sp, #24]
 8007662:	441a      	add	r2, r3
 8007664:	441e      	add	r6, r3
 8007666:	9206      	str	r2, [sp, #24]
 8007668:	e78a      	b.n	8007580 <_dtoa_r+0x828>
 800766a:	4603      	mov	r3, r0
 800766c:	e7f4      	b.n	8007658 <_dtoa_r+0x900>
 800766e:	9b03      	ldr	r3, [sp, #12]
 8007670:	2b00      	cmp	r3, #0
 8007672:	46b8      	mov	r8, r7
 8007674:	dc20      	bgt.n	80076b8 <_dtoa_r+0x960>
 8007676:	469b      	mov	fp, r3
 8007678:	9b07      	ldr	r3, [sp, #28]
 800767a:	2b02      	cmp	r3, #2
 800767c:	dd1e      	ble.n	80076bc <_dtoa_r+0x964>
 800767e:	f1bb 0f00 	cmp.w	fp, #0
 8007682:	f47f adb1 	bne.w	80071e8 <_dtoa_r+0x490>
 8007686:	4621      	mov	r1, r4
 8007688:	465b      	mov	r3, fp
 800768a:	2205      	movs	r2, #5
 800768c:	4648      	mov	r0, r9
 800768e:	f000 fa95 	bl	8007bbc <__multadd>
 8007692:	4601      	mov	r1, r0
 8007694:	4604      	mov	r4, r0
 8007696:	9802      	ldr	r0, [sp, #8]
 8007698:	f000 fca0 	bl	8007fdc <__mcmp>
 800769c:	2800      	cmp	r0, #0
 800769e:	f77f ada3 	ble.w	80071e8 <_dtoa_r+0x490>
 80076a2:	4656      	mov	r6, sl
 80076a4:	2331      	movs	r3, #49	@ 0x31
 80076a6:	f806 3b01 	strb.w	r3, [r6], #1
 80076aa:	f108 0801 	add.w	r8, r8, #1
 80076ae:	e59f      	b.n	80071f0 <_dtoa_r+0x498>
 80076b0:	9c03      	ldr	r4, [sp, #12]
 80076b2:	46b8      	mov	r8, r7
 80076b4:	4625      	mov	r5, r4
 80076b6:	e7f4      	b.n	80076a2 <_dtoa_r+0x94a>
 80076b8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80076bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80076be:	2b00      	cmp	r3, #0
 80076c0:	f000 8101 	beq.w	80078c6 <_dtoa_r+0xb6e>
 80076c4:	2e00      	cmp	r6, #0
 80076c6:	dd05      	ble.n	80076d4 <_dtoa_r+0x97c>
 80076c8:	4629      	mov	r1, r5
 80076ca:	4632      	mov	r2, r6
 80076cc:	4648      	mov	r0, r9
 80076ce:	f000 fc19 	bl	8007f04 <__lshift>
 80076d2:	4605      	mov	r5, r0
 80076d4:	9b08      	ldr	r3, [sp, #32]
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d05c      	beq.n	8007794 <_dtoa_r+0xa3c>
 80076da:	6869      	ldr	r1, [r5, #4]
 80076dc:	4648      	mov	r0, r9
 80076de:	f000 fa0b 	bl	8007af8 <_Balloc>
 80076e2:	4606      	mov	r6, r0
 80076e4:	b928      	cbnz	r0, 80076f2 <_dtoa_r+0x99a>
 80076e6:	4b82      	ldr	r3, [pc, #520]	@ (80078f0 <_dtoa_r+0xb98>)
 80076e8:	4602      	mov	r2, r0
 80076ea:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80076ee:	f7ff bb4a 	b.w	8006d86 <_dtoa_r+0x2e>
 80076f2:	692a      	ldr	r2, [r5, #16]
 80076f4:	3202      	adds	r2, #2
 80076f6:	0092      	lsls	r2, r2, #2
 80076f8:	f105 010c 	add.w	r1, r5, #12
 80076fc:	300c      	adds	r0, #12
 80076fe:	f000 ffa3 	bl	8008648 <memcpy>
 8007702:	2201      	movs	r2, #1
 8007704:	4631      	mov	r1, r6
 8007706:	4648      	mov	r0, r9
 8007708:	f000 fbfc 	bl	8007f04 <__lshift>
 800770c:	f10a 0301 	add.w	r3, sl, #1
 8007710:	9300      	str	r3, [sp, #0]
 8007712:	eb0a 030b 	add.w	r3, sl, fp
 8007716:	9308      	str	r3, [sp, #32]
 8007718:	9b04      	ldr	r3, [sp, #16]
 800771a:	f003 0301 	and.w	r3, r3, #1
 800771e:	462f      	mov	r7, r5
 8007720:	9306      	str	r3, [sp, #24]
 8007722:	4605      	mov	r5, r0
 8007724:	9b00      	ldr	r3, [sp, #0]
 8007726:	9802      	ldr	r0, [sp, #8]
 8007728:	4621      	mov	r1, r4
 800772a:	f103 3bff 	add.w	fp, r3, #4294967295
 800772e:	f7ff fa88 	bl	8006c42 <quorem>
 8007732:	4603      	mov	r3, r0
 8007734:	3330      	adds	r3, #48	@ 0x30
 8007736:	9003      	str	r0, [sp, #12]
 8007738:	4639      	mov	r1, r7
 800773a:	9802      	ldr	r0, [sp, #8]
 800773c:	9309      	str	r3, [sp, #36]	@ 0x24
 800773e:	f000 fc4d 	bl	8007fdc <__mcmp>
 8007742:	462a      	mov	r2, r5
 8007744:	9004      	str	r0, [sp, #16]
 8007746:	4621      	mov	r1, r4
 8007748:	4648      	mov	r0, r9
 800774a:	f000 fc63 	bl	8008014 <__mdiff>
 800774e:	68c2      	ldr	r2, [r0, #12]
 8007750:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007752:	4606      	mov	r6, r0
 8007754:	bb02      	cbnz	r2, 8007798 <_dtoa_r+0xa40>
 8007756:	4601      	mov	r1, r0
 8007758:	9802      	ldr	r0, [sp, #8]
 800775a:	f000 fc3f 	bl	8007fdc <__mcmp>
 800775e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007760:	4602      	mov	r2, r0
 8007762:	4631      	mov	r1, r6
 8007764:	4648      	mov	r0, r9
 8007766:	920c      	str	r2, [sp, #48]	@ 0x30
 8007768:	9309      	str	r3, [sp, #36]	@ 0x24
 800776a:	f000 fa05 	bl	8007b78 <_Bfree>
 800776e:	9b07      	ldr	r3, [sp, #28]
 8007770:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007772:	9e00      	ldr	r6, [sp, #0]
 8007774:	ea42 0103 	orr.w	r1, r2, r3
 8007778:	9b06      	ldr	r3, [sp, #24]
 800777a:	4319      	orrs	r1, r3
 800777c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800777e:	d10d      	bne.n	800779c <_dtoa_r+0xa44>
 8007780:	2b39      	cmp	r3, #57	@ 0x39
 8007782:	d027      	beq.n	80077d4 <_dtoa_r+0xa7c>
 8007784:	9a04      	ldr	r2, [sp, #16]
 8007786:	2a00      	cmp	r2, #0
 8007788:	dd01      	ble.n	800778e <_dtoa_r+0xa36>
 800778a:	9b03      	ldr	r3, [sp, #12]
 800778c:	3331      	adds	r3, #49	@ 0x31
 800778e:	f88b 3000 	strb.w	r3, [fp]
 8007792:	e52e      	b.n	80071f2 <_dtoa_r+0x49a>
 8007794:	4628      	mov	r0, r5
 8007796:	e7b9      	b.n	800770c <_dtoa_r+0x9b4>
 8007798:	2201      	movs	r2, #1
 800779a:	e7e2      	b.n	8007762 <_dtoa_r+0xa0a>
 800779c:	9904      	ldr	r1, [sp, #16]
 800779e:	2900      	cmp	r1, #0
 80077a0:	db04      	blt.n	80077ac <_dtoa_r+0xa54>
 80077a2:	9807      	ldr	r0, [sp, #28]
 80077a4:	4301      	orrs	r1, r0
 80077a6:	9806      	ldr	r0, [sp, #24]
 80077a8:	4301      	orrs	r1, r0
 80077aa:	d120      	bne.n	80077ee <_dtoa_r+0xa96>
 80077ac:	2a00      	cmp	r2, #0
 80077ae:	ddee      	ble.n	800778e <_dtoa_r+0xa36>
 80077b0:	9902      	ldr	r1, [sp, #8]
 80077b2:	9300      	str	r3, [sp, #0]
 80077b4:	2201      	movs	r2, #1
 80077b6:	4648      	mov	r0, r9
 80077b8:	f000 fba4 	bl	8007f04 <__lshift>
 80077bc:	4621      	mov	r1, r4
 80077be:	9002      	str	r0, [sp, #8]
 80077c0:	f000 fc0c 	bl	8007fdc <__mcmp>
 80077c4:	2800      	cmp	r0, #0
 80077c6:	9b00      	ldr	r3, [sp, #0]
 80077c8:	dc02      	bgt.n	80077d0 <_dtoa_r+0xa78>
 80077ca:	d1e0      	bne.n	800778e <_dtoa_r+0xa36>
 80077cc:	07da      	lsls	r2, r3, #31
 80077ce:	d5de      	bpl.n	800778e <_dtoa_r+0xa36>
 80077d0:	2b39      	cmp	r3, #57	@ 0x39
 80077d2:	d1da      	bne.n	800778a <_dtoa_r+0xa32>
 80077d4:	2339      	movs	r3, #57	@ 0x39
 80077d6:	f88b 3000 	strb.w	r3, [fp]
 80077da:	4633      	mov	r3, r6
 80077dc:	461e      	mov	r6, r3
 80077de:	3b01      	subs	r3, #1
 80077e0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80077e4:	2a39      	cmp	r2, #57	@ 0x39
 80077e6:	d04e      	beq.n	8007886 <_dtoa_r+0xb2e>
 80077e8:	3201      	adds	r2, #1
 80077ea:	701a      	strb	r2, [r3, #0]
 80077ec:	e501      	b.n	80071f2 <_dtoa_r+0x49a>
 80077ee:	2a00      	cmp	r2, #0
 80077f0:	dd03      	ble.n	80077fa <_dtoa_r+0xaa2>
 80077f2:	2b39      	cmp	r3, #57	@ 0x39
 80077f4:	d0ee      	beq.n	80077d4 <_dtoa_r+0xa7c>
 80077f6:	3301      	adds	r3, #1
 80077f8:	e7c9      	b.n	800778e <_dtoa_r+0xa36>
 80077fa:	9a00      	ldr	r2, [sp, #0]
 80077fc:	9908      	ldr	r1, [sp, #32]
 80077fe:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007802:	428a      	cmp	r2, r1
 8007804:	d028      	beq.n	8007858 <_dtoa_r+0xb00>
 8007806:	9902      	ldr	r1, [sp, #8]
 8007808:	2300      	movs	r3, #0
 800780a:	220a      	movs	r2, #10
 800780c:	4648      	mov	r0, r9
 800780e:	f000 f9d5 	bl	8007bbc <__multadd>
 8007812:	42af      	cmp	r7, r5
 8007814:	9002      	str	r0, [sp, #8]
 8007816:	f04f 0300 	mov.w	r3, #0
 800781a:	f04f 020a 	mov.w	r2, #10
 800781e:	4639      	mov	r1, r7
 8007820:	4648      	mov	r0, r9
 8007822:	d107      	bne.n	8007834 <_dtoa_r+0xadc>
 8007824:	f000 f9ca 	bl	8007bbc <__multadd>
 8007828:	4607      	mov	r7, r0
 800782a:	4605      	mov	r5, r0
 800782c:	9b00      	ldr	r3, [sp, #0]
 800782e:	3301      	adds	r3, #1
 8007830:	9300      	str	r3, [sp, #0]
 8007832:	e777      	b.n	8007724 <_dtoa_r+0x9cc>
 8007834:	f000 f9c2 	bl	8007bbc <__multadd>
 8007838:	4629      	mov	r1, r5
 800783a:	4607      	mov	r7, r0
 800783c:	2300      	movs	r3, #0
 800783e:	220a      	movs	r2, #10
 8007840:	4648      	mov	r0, r9
 8007842:	f000 f9bb 	bl	8007bbc <__multadd>
 8007846:	4605      	mov	r5, r0
 8007848:	e7f0      	b.n	800782c <_dtoa_r+0xad4>
 800784a:	f1bb 0f00 	cmp.w	fp, #0
 800784e:	bfcc      	ite	gt
 8007850:	465e      	movgt	r6, fp
 8007852:	2601      	movle	r6, #1
 8007854:	4456      	add	r6, sl
 8007856:	2700      	movs	r7, #0
 8007858:	9902      	ldr	r1, [sp, #8]
 800785a:	9300      	str	r3, [sp, #0]
 800785c:	2201      	movs	r2, #1
 800785e:	4648      	mov	r0, r9
 8007860:	f000 fb50 	bl	8007f04 <__lshift>
 8007864:	4621      	mov	r1, r4
 8007866:	9002      	str	r0, [sp, #8]
 8007868:	f000 fbb8 	bl	8007fdc <__mcmp>
 800786c:	2800      	cmp	r0, #0
 800786e:	dcb4      	bgt.n	80077da <_dtoa_r+0xa82>
 8007870:	d102      	bne.n	8007878 <_dtoa_r+0xb20>
 8007872:	9b00      	ldr	r3, [sp, #0]
 8007874:	07db      	lsls	r3, r3, #31
 8007876:	d4b0      	bmi.n	80077da <_dtoa_r+0xa82>
 8007878:	4633      	mov	r3, r6
 800787a:	461e      	mov	r6, r3
 800787c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007880:	2a30      	cmp	r2, #48	@ 0x30
 8007882:	d0fa      	beq.n	800787a <_dtoa_r+0xb22>
 8007884:	e4b5      	b.n	80071f2 <_dtoa_r+0x49a>
 8007886:	459a      	cmp	sl, r3
 8007888:	d1a8      	bne.n	80077dc <_dtoa_r+0xa84>
 800788a:	2331      	movs	r3, #49	@ 0x31
 800788c:	f108 0801 	add.w	r8, r8, #1
 8007890:	f88a 3000 	strb.w	r3, [sl]
 8007894:	e4ad      	b.n	80071f2 <_dtoa_r+0x49a>
 8007896:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007898:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80078f4 <_dtoa_r+0xb9c>
 800789c:	b11b      	cbz	r3, 80078a6 <_dtoa_r+0xb4e>
 800789e:	f10a 0308 	add.w	r3, sl, #8
 80078a2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80078a4:	6013      	str	r3, [r2, #0]
 80078a6:	4650      	mov	r0, sl
 80078a8:	b017      	add	sp, #92	@ 0x5c
 80078aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078ae:	9b07      	ldr	r3, [sp, #28]
 80078b0:	2b01      	cmp	r3, #1
 80078b2:	f77f ae2e 	ble.w	8007512 <_dtoa_r+0x7ba>
 80078b6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80078b8:	9308      	str	r3, [sp, #32]
 80078ba:	2001      	movs	r0, #1
 80078bc:	e64d      	b.n	800755a <_dtoa_r+0x802>
 80078be:	f1bb 0f00 	cmp.w	fp, #0
 80078c2:	f77f aed9 	ble.w	8007678 <_dtoa_r+0x920>
 80078c6:	4656      	mov	r6, sl
 80078c8:	9802      	ldr	r0, [sp, #8]
 80078ca:	4621      	mov	r1, r4
 80078cc:	f7ff f9b9 	bl	8006c42 <quorem>
 80078d0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80078d4:	f806 3b01 	strb.w	r3, [r6], #1
 80078d8:	eba6 020a 	sub.w	r2, r6, sl
 80078dc:	4593      	cmp	fp, r2
 80078de:	ddb4      	ble.n	800784a <_dtoa_r+0xaf2>
 80078e0:	9902      	ldr	r1, [sp, #8]
 80078e2:	2300      	movs	r3, #0
 80078e4:	220a      	movs	r2, #10
 80078e6:	4648      	mov	r0, r9
 80078e8:	f000 f968 	bl	8007bbc <__multadd>
 80078ec:	9002      	str	r0, [sp, #8]
 80078ee:	e7eb      	b.n	80078c8 <_dtoa_r+0xb70>
 80078f0:	08008e44 	.word	0x08008e44
 80078f4:	08008dc8 	.word	0x08008dc8

080078f8 <_free_r>:
 80078f8:	b538      	push	{r3, r4, r5, lr}
 80078fa:	4605      	mov	r5, r0
 80078fc:	2900      	cmp	r1, #0
 80078fe:	d041      	beq.n	8007984 <_free_r+0x8c>
 8007900:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007904:	1f0c      	subs	r4, r1, #4
 8007906:	2b00      	cmp	r3, #0
 8007908:	bfb8      	it	lt
 800790a:	18e4      	addlt	r4, r4, r3
 800790c:	f000 f8e8 	bl	8007ae0 <__malloc_lock>
 8007910:	4a1d      	ldr	r2, [pc, #116]	@ (8007988 <_free_r+0x90>)
 8007912:	6813      	ldr	r3, [r2, #0]
 8007914:	b933      	cbnz	r3, 8007924 <_free_r+0x2c>
 8007916:	6063      	str	r3, [r4, #4]
 8007918:	6014      	str	r4, [r2, #0]
 800791a:	4628      	mov	r0, r5
 800791c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007920:	f000 b8e4 	b.w	8007aec <__malloc_unlock>
 8007924:	42a3      	cmp	r3, r4
 8007926:	d908      	bls.n	800793a <_free_r+0x42>
 8007928:	6820      	ldr	r0, [r4, #0]
 800792a:	1821      	adds	r1, r4, r0
 800792c:	428b      	cmp	r3, r1
 800792e:	bf01      	itttt	eq
 8007930:	6819      	ldreq	r1, [r3, #0]
 8007932:	685b      	ldreq	r3, [r3, #4]
 8007934:	1809      	addeq	r1, r1, r0
 8007936:	6021      	streq	r1, [r4, #0]
 8007938:	e7ed      	b.n	8007916 <_free_r+0x1e>
 800793a:	461a      	mov	r2, r3
 800793c:	685b      	ldr	r3, [r3, #4]
 800793e:	b10b      	cbz	r3, 8007944 <_free_r+0x4c>
 8007940:	42a3      	cmp	r3, r4
 8007942:	d9fa      	bls.n	800793a <_free_r+0x42>
 8007944:	6811      	ldr	r1, [r2, #0]
 8007946:	1850      	adds	r0, r2, r1
 8007948:	42a0      	cmp	r0, r4
 800794a:	d10b      	bne.n	8007964 <_free_r+0x6c>
 800794c:	6820      	ldr	r0, [r4, #0]
 800794e:	4401      	add	r1, r0
 8007950:	1850      	adds	r0, r2, r1
 8007952:	4283      	cmp	r3, r0
 8007954:	6011      	str	r1, [r2, #0]
 8007956:	d1e0      	bne.n	800791a <_free_r+0x22>
 8007958:	6818      	ldr	r0, [r3, #0]
 800795a:	685b      	ldr	r3, [r3, #4]
 800795c:	6053      	str	r3, [r2, #4]
 800795e:	4408      	add	r0, r1
 8007960:	6010      	str	r0, [r2, #0]
 8007962:	e7da      	b.n	800791a <_free_r+0x22>
 8007964:	d902      	bls.n	800796c <_free_r+0x74>
 8007966:	230c      	movs	r3, #12
 8007968:	602b      	str	r3, [r5, #0]
 800796a:	e7d6      	b.n	800791a <_free_r+0x22>
 800796c:	6820      	ldr	r0, [r4, #0]
 800796e:	1821      	adds	r1, r4, r0
 8007970:	428b      	cmp	r3, r1
 8007972:	bf04      	itt	eq
 8007974:	6819      	ldreq	r1, [r3, #0]
 8007976:	685b      	ldreq	r3, [r3, #4]
 8007978:	6063      	str	r3, [r4, #4]
 800797a:	bf04      	itt	eq
 800797c:	1809      	addeq	r1, r1, r0
 800797e:	6021      	streq	r1, [r4, #0]
 8007980:	6054      	str	r4, [r2, #4]
 8007982:	e7ca      	b.n	800791a <_free_r+0x22>
 8007984:	bd38      	pop	{r3, r4, r5, pc}
 8007986:	bf00      	nop
 8007988:	200005b8 	.word	0x200005b8

0800798c <malloc>:
 800798c:	4b02      	ldr	r3, [pc, #8]	@ (8007998 <malloc+0xc>)
 800798e:	4601      	mov	r1, r0
 8007990:	6818      	ldr	r0, [r3, #0]
 8007992:	f000 b825 	b.w	80079e0 <_malloc_r>
 8007996:	bf00      	nop
 8007998:	2000001c 	.word	0x2000001c

0800799c <sbrk_aligned>:
 800799c:	b570      	push	{r4, r5, r6, lr}
 800799e:	4e0f      	ldr	r6, [pc, #60]	@ (80079dc <sbrk_aligned+0x40>)
 80079a0:	460c      	mov	r4, r1
 80079a2:	6831      	ldr	r1, [r6, #0]
 80079a4:	4605      	mov	r5, r0
 80079a6:	b911      	cbnz	r1, 80079ae <sbrk_aligned+0x12>
 80079a8:	f000 fe3e 	bl	8008628 <_sbrk_r>
 80079ac:	6030      	str	r0, [r6, #0]
 80079ae:	4621      	mov	r1, r4
 80079b0:	4628      	mov	r0, r5
 80079b2:	f000 fe39 	bl	8008628 <_sbrk_r>
 80079b6:	1c43      	adds	r3, r0, #1
 80079b8:	d103      	bne.n	80079c2 <sbrk_aligned+0x26>
 80079ba:	f04f 34ff 	mov.w	r4, #4294967295
 80079be:	4620      	mov	r0, r4
 80079c0:	bd70      	pop	{r4, r5, r6, pc}
 80079c2:	1cc4      	adds	r4, r0, #3
 80079c4:	f024 0403 	bic.w	r4, r4, #3
 80079c8:	42a0      	cmp	r0, r4
 80079ca:	d0f8      	beq.n	80079be <sbrk_aligned+0x22>
 80079cc:	1a21      	subs	r1, r4, r0
 80079ce:	4628      	mov	r0, r5
 80079d0:	f000 fe2a 	bl	8008628 <_sbrk_r>
 80079d4:	3001      	adds	r0, #1
 80079d6:	d1f2      	bne.n	80079be <sbrk_aligned+0x22>
 80079d8:	e7ef      	b.n	80079ba <sbrk_aligned+0x1e>
 80079da:	bf00      	nop
 80079dc:	200005b4 	.word	0x200005b4

080079e0 <_malloc_r>:
 80079e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80079e4:	1ccd      	adds	r5, r1, #3
 80079e6:	f025 0503 	bic.w	r5, r5, #3
 80079ea:	3508      	adds	r5, #8
 80079ec:	2d0c      	cmp	r5, #12
 80079ee:	bf38      	it	cc
 80079f0:	250c      	movcc	r5, #12
 80079f2:	2d00      	cmp	r5, #0
 80079f4:	4606      	mov	r6, r0
 80079f6:	db01      	blt.n	80079fc <_malloc_r+0x1c>
 80079f8:	42a9      	cmp	r1, r5
 80079fa:	d904      	bls.n	8007a06 <_malloc_r+0x26>
 80079fc:	230c      	movs	r3, #12
 80079fe:	6033      	str	r3, [r6, #0]
 8007a00:	2000      	movs	r0, #0
 8007a02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a06:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007adc <_malloc_r+0xfc>
 8007a0a:	f000 f869 	bl	8007ae0 <__malloc_lock>
 8007a0e:	f8d8 3000 	ldr.w	r3, [r8]
 8007a12:	461c      	mov	r4, r3
 8007a14:	bb44      	cbnz	r4, 8007a68 <_malloc_r+0x88>
 8007a16:	4629      	mov	r1, r5
 8007a18:	4630      	mov	r0, r6
 8007a1a:	f7ff ffbf 	bl	800799c <sbrk_aligned>
 8007a1e:	1c43      	adds	r3, r0, #1
 8007a20:	4604      	mov	r4, r0
 8007a22:	d158      	bne.n	8007ad6 <_malloc_r+0xf6>
 8007a24:	f8d8 4000 	ldr.w	r4, [r8]
 8007a28:	4627      	mov	r7, r4
 8007a2a:	2f00      	cmp	r7, #0
 8007a2c:	d143      	bne.n	8007ab6 <_malloc_r+0xd6>
 8007a2e:	2c00      	cmp	r4, #0
 8007a30:	d04b      	beq.n	8007aca <_malloc_r+0xea>
 8007a32:	6823      	ldr	r3, [r4, #0]
 8007a34:	4639      	mov	r1, r7
 8007a36:	4630      	mov	r0, r6
 8007a38:	eb04 0903 	add.w	r9, r4, r3
 8007a3c:	f000 fdf4 	bl	8008628 <_sbrk_r>
 8007a40:	4581      	cmp	r9, r0
 8007a42:	d142      	bne.n	8007aca <_malloc_r+0xea>
 8007a44:	6821      	ldr	r1, [r4, #0]
 8007a46:	1a6d      	subs	r5, r5, r1
 8007a48:	4629      	mov	r1, r5
 8007a4a:	4630      	mov	r0, r6
 8007a4c:	f7ff ffa6 	bl	800799c <sbrk_aligned>
 8007a50:	3001      	adds	r0, #1
 8007a52:	d03a      	beq.n	8007aca <_malloc_r+0xea>
 8007a54:	6823      	ldr	r3, [r4, #0]
 8007a56:	442b      	add	r3, r5
 8007a58:	6023      	str	r3, [r4, #0]
 8007a5a:	f8d8 3000 	ldr.w	r3, [r8]
 8007a5e:	685a      	ldr	r2, [r3, #4]
 8007a60:	bb62      	cbnz	r2, 8007abc <_malloc_r+0xdc>
 8007a62:	f8c8 7000 	str.w	r7, [r8]
 8007a66:	e00f      	b.n	8007a88 <_malloc_r+0xa8>
 8007a68:	6822      	ldr	r2, [r4, #0]
 8007a6a:	1b52      	subs	r2, r2, r5
 8007a6c:	d420      	bmi.n	8007ab0 <_malloc_r+0xd0>
 8007a6e:	2a0b      	cmp	r2, #11
 8007a70:	d917      	bls.n	8007aa2 <_malloc_r+0xc2>
 8007a72:	1961      	adds	r1, r4, r5
 8007a74:	42a3      	cmp	r3, r4
 8007a76:	6025      	str	r5, [r4, #0]
 8007a78:	bf18      	it	ne
 8007a7a:	6059      	strne	r1, [r3, #4]
 8007a7c:	6863      	ldr	r3, [r4, #4]
 8007a7e:	bf08      	it	eq
 8007a80:	f8c8 1000 	streq.w	r1, [r8]
 8007a84:	5162      	str	r2, [r4, r5]
 8007a86:	604b      	str	r3, [r1, #4]
 8007a88:	4630      	mov	r0, r6
 8007a8a:	f000 f82f 	bl	8007aec <__malloc_unlock>
 8007a8e:	f104 000b 	add.w	r0, r4, #11
 8007a92:	1d23      	adds	r3, r4, #4
 8007a94:	f020 0007 	bic.w	r0, r0, #7
 8007a98:	1ac2      	subs	r2, r0, r3
 8007a9a:	bf1c      	itt	ne
 8007a9c:	1a1b      	subne	r3, r3, r0
 8007a9e:	50a3      	strne	r3, [r4, r2]
 8007aa0:	e7af      	b.n	8007a02 <_malloc_r+0x22>
 8007aa2:	6862      	ldr	r2, [r4, #4]
 8007aa4:	42a3      	cmp	r3, r4
 8007aa6:	bf0c      	ite	eq
 8007aa8:	f8c8 2000 	streq.w	r2, [r8]
 8007aac:	605a      	strne	r2, [r3, #4]
 8007aae:	e7eb      	b.n	8007a88 <_malloc_r+0xa8>
 8007ab0:	4623      	mov	r3, r4
 8007ab2:	6864      	ldr	r4, [r4, #4]
 8007ab4:	e7ae      	b.n	8007a14 <_malloc_r+0x34>
 8007ab6:	463c      	mov	r4, r7
 8007ab8:	687f      	ldr	r7, [r7, #4]
 8007aba:	e7b6      	b.n	8007a2a <_malloc_r+0x4a>
 8007abc:	461a      	mov	r2, r3
 8007abe:	685b      	ldr	r3, [r3, #4]
 8007ac0:	42a3      	cmp	r3, r4
 8007ac2:	d1fb      	bne.n	8007abc <_malloc_r+0xdc>
 8007ac4:	2300      	movs	r3, #0
 8007ac6:	6053      	str	r3, [r2, #4]
 8007ac8:	e7de      	b.n	8007a88 <_malloc_r+0xa8>
 8007aca:	230c      	movs	r3, #12
 8007acc:	6033      	str	r3, [r6, #0]
 8007ace:	4630      	mov	r0, r6
 8007ad0:	f000 f80c 	bl	8007aec <__malloc_unlock>
 8007ad4:	e794      	b.n	8007a00 <_malloc_r+0x20>
 8007ad6:	6005      	str	r5, [r0, #0]
 8007ad8:	e7d6      	b.n	8007a88 <_malloc_r+0xa8>
 8007ada:	bf00      	nop
 8007adc:	200005b8 	.word	0x200005b8

08007ae0 <__malloc_lock>:
 8007ae0:	4801      	ldr	r0, [pc, #4]	@ (8007ae8 <__malloc_lock+0x8>)
 8007ae2:	f7ff b8ac 	b.w	8006c3e <__retarget_lock_acquire_recursive>
 8007ae6:	bf00      	nop
 8007ae8:	200005b0 	.word	0x200005b0

08007aec <__malloc_unlock>:
 8007aec:	4801      	ldr	r0, [pc, #4]	@ (8007af4 <__malloc_unlock+0x8>)
 8007aee:	f7ff b8a7 	b.w	8006c40 <__retarget_lock_release_recursive>
 8007af2:	bf00      	nop
 8007af4:	200005b0 	.word	0x200005b0

08007af8 <_Balloc>:
 8007af8:	b570      	push	{r4, r5, r6, lr}
 8007afa:	69c6      	ldr	r6, [r0, #28]
 8007afc:	4604      	mov	r4, r0
 8007afe:	460d      	mov	r5, r1
 8007b00:	b976      	cbnz	r6, 8007b20 <_Balloc+0x28>
 8007b02:	2010      	movs	r0, #16
 8007b04:	f7ff ff42 	bl	800798c <malloc>
 8007b08:	4602      	mov	r2, r0
 8007b0a:	61e0      	str	r0, [r4, #28]
 8007b0c:	b920      	cbnz	r0, 8007b18 <_Balloc+0x20>
 8007b0e:	4b18      	ldr	r3, [pc, #96]	@ (8007b70 <_Balloc+0x78>)
 8007b10:	4818      	ldr	r0, [pc, #96]	@ (8007b74 <_Balloc+0x7c>)
 8007b12:	216b      	movs	r1, #107	@ 0x6b
 8007b14:	f000 fda6 	bl	8008664 <__assert_func>
 8007b18:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007b1c:	6006      	str	r6, [r0, #0]
 8007b1e:	60c6      	str	r6, [r0, #12]
 8007b20:	69e6      	ldr	r6, [r4, #28]
 8007b22:	68f3      	ldr	r3, [r6, #12]
 8007b24:	b183      	cbz	r3, 8007b48 <_Balloc+0x50>
 8007b26:	69e3      	ldr	r3, [r4, #28]
 8007b28:	68db      	ldr	r3, [r3, #12]
 8007b2a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007b2e:	b9b8      	cbnz	r0, 8007b60 <_Balloc+0x68>
 8007b30:	2101      	movs	r1, #1
 8007b32:	fa01 f605 	lsl.w	r6, r1, r5
 8007b36:	1d72      	adds	r2, r6, #5
 8007b38:	0092      	lsls	r2, r2, #2
 8007b3a:	4620      	mov	r0, r4
 8007b3c:	f000 fdb0 	bl	80086a0 <_calloc_r>
 8007b40:	b160      	cbz	r0, 8007b5c <_Balloc+0x64>
 8007b42:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007b46:	e00e      	b.n	8007b66 <_Balloc+0x6e>
 8007b48:	2221      	movs	r2, #33	@ 0x21
 8007b4a:	2104      	movs	r1, #4
 8007b4c:	4620      	mov	r0, r4
 8007b4e:	f000 fda7 	bl	80086a0 <_calloc_r>
 8007b52:	69e3      	ldr	r3, [r4, #28]
 8007b54:	60f0      	str	r0, [r6, #12]
 8007b56:	68db      	ldr	r3, [r3, #12]
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d1e4      	bne.n	8007b26 <_Balloc+0x2e>
 8007b5c:	2000      	movs	r0, #0
 8007b5e:	bd70      	pop	{r4, r5, r6, pc}
 8007b60:	6802      	ldr	r2, [r0, #0]
 8007b62:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007b66:	2300      	movs	r3, #0
 8007b68:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007b6c:	e7f7      	b.n	8007b5e <_Balloc+0x66>
 8007b6e:	bf00      	nop
 8007b70:	08008dd5 	.word	0x08008dd5
 8007b74:	08008e55 	.word	0x08008e55

08007b78 <_Bfree>:
 8007b78:	b570      	push	{r4, r5, r6, lr}
 8007b7a:	69c6      	ldr	r6, [r0, #28]
 8007b7c:	4605      	mov	r5, r0
 8007b7e:	460c      	mov	r4, r1
 8007b80:	b976      	cbnz	r6, 8007ba0 <_Bfree+0x28>
 8007b82:	2010      	movs	r0, #16
 8007b84:	f7ff ff02 	bl	800798c <malloc>
 8007b88:	4602      	mov	r2, r0
 8007b8a:	61e8      	str	r0, [r5, #28]
 8007b8c:	b920      	cbnz	r0, 8007b98 <_Bfree+0x20>
 8007b8e:	4b09      	ldr	r3, [pc, #36]	@ (8007bb4 <_Bfree+0x3c>)
 8007b90:	4809      	ldr	r0, [pc, #36]	@ (8007bb8 <_Bfree+0x40>)
 8007b92:	218f      	movs	r1, #143	@ 0x8f
 8007b94:	f000 fd66 	bl	8008664 <__assert_func>
 8007b98:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007b9c:	6006      	str	r6, [r0, #0]
 8007b9e:	60c6      	str	r6, [r0, #12]
 8007ba0:	b13c      	cbz	r4, 8007bb2 <_Bfree+0x3a>
 8007ba2:	69eb      	ldr	r3, [r5, #28]
 8007ba4:	6862      	ldr	r2, [r4, #4]
 8007ba6:	68db      	ldr	r3, [r3, #12]
 8007ba8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007bac:	6021      	str	r1, [r4, #0]
 8007bae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007bb2:	bd70      	pop	{r4, r5, r6, pc}
 8007bb4:	08008dd5 	.word	0x08008dd5
 8007bb8:	08008e55 	.word	0x08008e55

08007bbc <__multadd>:
 8007bbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007bc0:	690d      	ldr	r5, [r1, #16]
 8007bc2:	4607      	mov	r7, r0
 8007bc4:	460c      	mov	r4, r1
 8007bc6:	461e      	mov	r6, r3
 8007bc8:	f101 0c14 	add.w	ip, r1, #20
 8007bcc:	2000      	movs	r0, #0
 8007bce:	f8dc 3000 	ldr.w	r3, [ip]
 8007bd2:	b299      	uxth	r1, r3
 8007bd4:	fb02 6101 	mla	r1, r2, r1, r6
 8007bd8:	0c1e      	lsrs	r6, r3, #16
 8007bda:	0c0b      	lsrs	r3, r1, #16
 8007bdc:	fb02 3306 	mla	r3, r2, r6, r3
 8007be0:	b289      	uxth	r1, r1
 8007be2:	3001      	adds	r0, #1
 8007be4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007be8:	4285      	cmp	r5, r0
 8007bea:	f84c 1b04 	str.w	r1, [ip], #4
 8007bee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007bf2:	dcec      	bgt.n	8007bce <__multadd+0x12>
 8007bf4:	b30e      	cbz	r6, 8007c3a <__multadd+0x7e>
 8007bf6:	68a3      	ldr	r3, [r4, #8]
 8007bf8:	42ab      	cmp	r3, r5
 8007bfa:	dc19      	bgt.n	8007c30 <__multadd+0x74>
 8007bfc:	6861      	ldr	r1, [r4, #4]
 8007bfe:	4638      	mov	r0, r7
 8007c00:	3101      	adds	r1, #1
 8007c02:	f7ff ff79 	bl	8007af8 <_Balloc>
 8007c06:	4680      	mov	r8, r0
 8007c08:	b928      	cbnz	r0, 8007c16 <__multadd+0x5a>
 8007c0a:	4602      	mov	r2, r0
 8007c0c:	4b0c      	ldr	r3, [pc, #48]	@ (8007c40 <__multadd+0x84>)
 8007c0e:	480d      	ldr	r0, [pc, #52]	@ (8007c44 <__multadd+0x88>)
 8007c10:	21ba      	movs	r1, #186	@ 0xba
 8007c12:	f000 fd27 	bl	8008664 <__assert_func>
 8007c16:	6922      	ldr	r2, [r4, #16]
 8007c18:	3202      	adds	r2, #2
 8007c1a:	f104 010c 	add.w	r1, r4, #12
 8007c1e:	0092      	lsls	r2, r2, #2
 8007c20:	300c      	adds	r0, #12
 8007c22:	f000 fd11 	bl	8008648 <memcpy>
 8007c26:	4621      	mov	r1, r4
 8007c28:	4638      	mov	r0, r7
 8007c2a:	f7ff ffa5 	bl	8007b78 <_Bfree>
 8007c2e:	4644      	mov	r4, r8
 8007c30:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007c34:	3501      	adds	r5, #1
 8007c36:	615e      	str	r6, [r3, #20]
 8007c38:	6125      	str	r5, [r4, #16]
 8007c3a:	4620      	mov	r0, r4
 8007c3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c40:	08008e44 	.word	0x08008e44
 8007c44:	08008e55 	.word	0x08008e55

08007c48 <__hi0bits>:
 8007c48:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007c4c:	4603      	mov	r3, r0
 8007c4e:	bf36      	itet	cc
 8007c50:	0403      	lslcc	r3, r0, #16
 8007c52:	2000      	movcs	r0, #0
 8007c54:	2010      	movcc	r0, #16
 8007c56:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007c5a:	bf3c      	itt	cc
 8007c5c:	021b      	lslcc	r3, r3, #8
 8007c5e:	3008      	addcc	r0, #8
 8007c60:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007c64:	bf3c      	itt	cc
 8007c66:	011b      	lslcc	r3, r3, #4
 8007c68:	3004      	addcc	r0, #4
 8007c6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007c6e:	bf3c      	itt	cc
 8007c70:	009b      	lslcc	r3, r3, #2
 8007c72:	3002      	addcc	r0, #2
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	db05      	blt.n	8007c84 <__hi0bits+0x3c>
 8007c78:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007c7c:	f100 0001 	add.w	r0, r0, #1
 8007c80:	bf08      	it	eq
 8007c82:	2020      	moveq	r0, #32
 8007c84:	4770      	bx	lr

08007c86 <__lo0bits>:
 8007c86:	6803      	ldr	r3, [r0, #0]
 8007c88:	4602      	mov	r2, r0
 8007c8a:	f013 0007 	ands.w	r0, r3, #7
 8007c8e:	d00b      	beq.n	8007ca8 <__lo0bits+0x22>
 8007c90:	07d9      	lsls	r1, r3, #31
 8007c92:	d421      	bmi.n	8007cd8 <__lo0bits+0x52>
 8007c94:	0798      	lsls	r0, r3, #30
 8007c96:	bf49      	itett	mi
 8007c98:	085b      	lsrmi	r3, r3, #1
 8007c9a:	089b      	lsrpl	r3, r3, #2
 8007c9c:	2001      	movmi	r0, #1
 8007c9e:	6013      	strmi	r3, [r2, #0]
 8007ca0:	bf5c      	itt	pl
 8007ca2:	6013      	strpl	r3, [r2, #0]
 8007ca4:	2002      	movpl	r0, #2
 8007ca6:	4770      	bx	lr
 8007ca8:	b299      	uxth	r1, r3
 8007caa:	b909      	cbnz	r1, 8007cb0 <__lo0bits+0x2a>
 8007cac:	0c1b      	lsrs	r3, r3, #16
 8007cae:	2010      	movs	r0, #16
 8007cb0:	b2d9      	uxtb	r1, r3
 8007cb2:	b909      	cbnz	r1, 8007cb8 <__lo0bits+0x32>
 8007cb4:	3008      	adds	r0, #8
 8007cb6:	0a1b      	lsrs	r3, r3, #8
 8007cb8:	0719      	lsls	r1, r3, #28
 8007cba:	bf04      	itt	eq
 8007cbc:	091b      	lsreq	r3, r3, #4
 8007cbe:	3004      	addeq	r0, #4
 8007cc0:	0799      	lsls	r1, r3, #30
 8007cc2:	bf04      	itt	eq
 8007cc4:	089b      	lsreq	r3, r3, #2
 8007cc6:	3002      	addeq	r0, #2
 8007cc8:	07d9      	lsls	r1, r3, #31
 8007cca:	d403      	bmi.n	8007cd4 <__lo0bits+0x4e>
 8007ccc:	085b      	lsrs	r3, r3, #1
 8007cce:	f100 0001 	add.w	r0, r0, #1
 8007cd2:	d003      	beq.n	8007cdc <__lo0bits+0x56>
 8007cd4:	6013      	str	r3, [r2, #0]
 8007cd6:	4770      	bx	lr
 8007cd8:	2000      	movs	r0, #0
 8007cda:	4770      	bx	lr
 8007cdc:	2020      	movs	r0, #32
 8007cde:	4770      	bx	lr

08007ce0 <__i2b>:
 8007ce0:	b510      	push	{r4, lr}
 8007ce2:	460c      	mov	r4, r1
 8007ce4:	2101      	movs	r1, #1
 8007ce6:	f7ff ff07 	bl	8007af8 <_Balloc>
 8007cea:	4602      	mov	r2, r0
 8007cec:	b928      	cbnz	r0, 8007cfa <__i2b+0x1a>
 8007cee:	4b05      	ldr	r3, [pc, #20]	@ (8007d04 <__i2b+0x24>)
 8007cf0:	4805      	ldr	r0, [pc, #20]	@ (8007d08 <__i2b+0x28>)
 8007cf2:	f240 1145 	movw	r1, #325	@ 0x145
 8007cf6:	f000 fcb5 	bl	8008664 <__assert_func>
 8007cfa:	2301      	movs	r3, #1
 8007cfc:	6144      	str	r4, [r0, #20]
 8007cfe:	6103      	str	r3, [r0, #16]
 8007d00:	bd10      	pop	{r4, pc}
 8007d02:	bf00      	nop
 8007d04:	08008e44 	.word	0x08008e44
 8007d08:	08008e55 	.word	0x08008e55

08007d0c <__multiply>:
 8007d0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d10:	4617      	mov	r7, r2
 8007d12:	690a      	ldr	r2, [r1, #16]
 8007d14:	693b      	ldr	r3, [r7, #16]
 8007d16:	429a      	cmp	r2, r3
 8007d18:	bfa8      	it	ge
 8007d1a:	463b      	movge	r3, r7
 8007d1c:	4689      	mov	r9, r1
 8007d1e:	bfa4      	itt	ge
 8007d20:	460f      	movge	r7, r1
 8007d22:	4699      	movge	r9, r3
 8007d24:	693d      	ldr	r5, [r7, #16]
 8007d26:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007d2a:	68bb      	ldr	r3, [r7, #8]
 8007d2c:	6879      	ldr	r1, [r7, #4]
 8007d2e:	eb05 060a 	add.w	r6, r5, sl
 8007d32:	42b3      	cmp	r3, r6
 8007d34:	b085      	sub	sp, #20
 8007d36:	bfb8      	it	lt
 8007d38:	3101      	addlt	r1, #1
 8007d3a:	f7ff fedd 	bl	8007af8 <_Balloc>
 8007d3e:	b930      	cbnz	r0, 8007d4e <__multiply+0x42>
 8007d40:	4602      	mov	r2, r0
 8007d42:	4b41      	ldr	r3, [pc, #260]	@ (8007e48 <__multiply+0x13c>)
 8007d44:	4841      	ldr	r0, [pc, #260]	@ (8007e4c <__multiply+0x140>)
 8007d46:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007d4a:	f000 fc8b 	bl	8008664 <__assert_func>
 8007d4e:	f100 0414 	add.w	r4, r0, #20
 8007d52:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8007d56:	4623      	mov	r3, r4
 8007d58:	2200      	movs	r2, #0
 8007d5a:	4573      	cmp	r3, lr
 8007d5c:	d320      	bcc.n	8007da0 <__multiply+0x94>
 8007d5e:	f107 0814 	add.w	r8, r7, #20
 8007d62:	f109 0114 	add.w	r1, r9, #20
 8007d66:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007d6a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8007d6e:	9302      	str	r3, [sp, #8]
 8007d70:	1beb      	subs	r3, r5, r7
 8007d72:	3b15      	subs	r3, #21
 8007d74:	f023 0303 	bic.w	r3, r3, #3
 8007d78:	3304      	adds	r3, #4
 8007d7a:	3715      	adds	r7, #21
 8007d7c:	42bd      	cmp	r5, r7
 8007d7e:	bf38      	it	cc
 8007d80:	2304      	movcc	r3, #4
 8007d82:	9301      	str	r3, [sp, #4]
 8007d84:	9b02      	ldr	r3, [sp, #8]
 8007d86:	9103      	str	r1, [sp, #12]
 8007d88:	428b      	cmp	r3, r1
 8007d8a:	d80c      	bhi.n	8007da6 <__multiply+0x9a>
 8007d8c:	2e00      	cmp	r6, #0
 8007d8e:	dd03      	ble.n	8007d98 <__multiply+0x8c>
 8007d90:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d055      	beq.n	8007e44 <__multiply+0x138>
 8007d98:	6106      	str	r6, [r0, #16]
 8007d9a:	b005      	add	sp, #20
 8007d9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007da0:	f843 2b04 	str.w	r2, [r3], #4
 8007da4:	e7d9      	b.n	8007d5a <__multiply+0x4e>
 8007da6:	f8b1 a000 	ldrh.w	sl, [r1]
 8007daa:	f1ba 0f00 	cmp.w	sl, #0
 8007dae:	d01f      	beq.n	8007df0 <__multiply+0xe4>
 8007db0:	46c4      	mov	ip, r8
 8007db2:	46a1      	mov	r9, r4
 8007db4:	2700      	movs	r7, #0
 8007db6:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007dba:	f8d9 3000 	ldr.w	r3, [r9]
 8007dbe:	fa1f fb82 	uxth.w	fp, r2
 8007dc2:	b29b      	uxth	r3, r3
 8007dc4:	fb0a 330b 	mla	r3, sl, fp, r3
 8007dc8:	443b      	add	r3, r7
 8007dca:	f8d9 7000 	ldr.w	r7, [r9]
 8007dce:	0c12      	lsrs	r2, r2, #16
 8007dd0:	0c3f      	lsrs	r7, r7, #16
 8007dd2:	fb0a 7202 	mla	r2, sl, r2, r7
 8007dd6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007dda:	b29b      	uxth	r3, r3
 8007ddc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007de0:	4565      	cmp	r5, ip
 8007de2:	f849 3b04 	str.w	r3, [r9], #4
 8007de6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007dea:	d8e4      	bhi.n	8007db6 <__multiply+0xaa>
 8007dec:	9b01      	ldr	r3, [sp, #4]
 8007dee:	50e7      	str	r7, [r4, r3]
 8007df0:	9b03      	ldr	r3, [sp, #12]
 8007df2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007df6:	3104      	adds	r1, #4
 8007df8:	f1b9 0f00 	cmp.w	r9, #0
 8007dfc:	d020      	beq.n	8007e40 <__multiply+0x134>
 8007dfe:	6823      	ldr	r3, [r4, #0]
 8007e00:	4647      	mov	r7, r8
 8007e02:	46a4      	mov	ip, r4
 8007e04:	f04f 0a00 	mov.w	sl, #0
 8007e08:	f8b7 b000 	ldrh.w	fp, [r7]
 8007e0c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007e10:	fb09 220b 	mla	r2, r9, fp, r2
 8007e14:	4452      	add	r2, sl
 8007e16:	b29b      	uxth	r3, r3
 8007e18:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007e1c:	f84c 3b04 	str.w	r3, [ip], #4
 8007e20:	f857 3b04 	ldr.w	r3, [r7], #4
 8007e24:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007e28:	f8bc 3000 	ldrh.w	r3, [ip]
 8007e2c:	fb09 330a 	mla	r3, r9, sl, r3
 8007e30:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007e34:	42bd      	cmp	r5, r7
 8007e36:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007e3a:	d8e5      	bhi.n	8007e08 <__multiply+0xfc>
 8007e3c:	9a01      	ldr	r2, [sp, #4]
 8007e3e:	50a3      	str	r3, [r4, r2]
 8007e40:	3404      	adds	r4, #4
 8007e42:	e79f      	b.n	8007d84 <__multiply+0x78>
 8007e44:	3e01      	subs	r6, #1
 8007e46:	e7a1      	b.n	8007d8c <__multiply+0x80>
 8007e48:	08008e44 	.word	0x08008e44
 8007e4c:	08008e55 	.word	0x08008e55

08007e50 <__pow5mult>:
 8007e50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e54:	4615      	mov	r5, r2
 8007e56:	f012 0203 	ands.w	r2, r2, #3
 8007e5a:	4607      	mov	r7, r0
 8007e5c:	460e      	mov	r6, r1
 8007e5e:	d007      	beq.n	8007e70 <__pow5mult+0x20>
 8007e60:	4c25      	ldr	r4, [pc, #148]	@ (8007ef8 <__pow5mult+0xa8>)
 8007e62:	3a01      	subs	r2, #1
 8007e64:	2300      	movs	r3, #0
 8007e66:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007e6a:	f7ff fea7 	bl	8007bbc <__multadd>
 8007e6e:	4606      	mov	r6, r0
 8007e70:	10ad      	asrs	r5, r5, #2
 8007e72:	d03d      	beq.n	8007ef0 <__pow5mult+0xa0>
 8007e74:	69fc      	ldr	r4, [r7, #28]
 8007e76:	b97c      	cbnz	r4, 8007e98 <__pow5mult+0x48>
 8007e78:	2010      	movs	r0, #16
 8007e7a:	f7ff fd87 	bl	800798c <malloc>
 8007e7e:	4602      	mov	r2, r0
 8007e80:	61f8      	str	r0, [r7, #28]
 8007e82:	b928      	cbnz	r0, 8007e90 <__pow5mult+0x40>
 8007e84:	4b1d      	ldr	r3, [pc, #116]	@ (8007efc <__pow5mult+0xac>)
 8007e86:	481e      	ldr	r0, [pc, #120]	@ (8007f00 <__pow5mult+0xb0>)
 8007e88:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007e8c:	f000 fbea 	bl	8008664 <__assert_func>
 8007e90:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007e94:	6004      	str	r4, [r0, #0]
 8007e96:	60c4      	str	r4, [r0, #12]
 8007e98:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007e9c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007ea0:	b94c      	cbnz	r4, 8007eb6 <__pow5mult+0x66>
 8007ea2:	f240 2171 	movw	r1, #625	@ 0x271
 8007ea6:	4638      	mov	r0, r7
 8007ea8:	f7ff ff1a 	bl	8007ce0 <__i2b>
 8007eac:	2300      	movs	r3, #0
 8007eae:	f8c8 0008 	str.w	r0, [r8, #8]
 8007eb2:	4604      	mov	r4, r0
 8007eb4:	6003      	str	r3, [r0, #0]
 8007eb6:	f04f 0900 	mov.w	r9, #0
 8007eba:	07eb      	lsls	r3, r5, #31
 8007ebc:	d50a      	bpl.n	8007ed4 <__pow5mult+0x84>
 8007ebe:	4631      	mov	r1, r6
 8007ec0:	4622      	mov	r2, r4
 8007ec2:	4638      	mov	r0, r7
 8007ec4:	f7ff ff22 	bl	8007d0c <__multiply>
 8007ec8:	4631      	mov	r1, r6
 8007eca:	4680      	mov	r8, r0
 8007ecc:	4638      	mov	r0, r7
 8007ece:	f7ff fe53 	bl	8007b78 <_Bfree>
 8007ed2:	4646      	mov	r6, r8
 8007ed4:	106d      	asrs	r5, r5, #1
 8007ed6:	d00b      	beq.n	8007ef0 <__pow5mult+0xa0>
 8007ed8:	6820      	ldr	r0, [r4, #0]
 8007eda:	b938      	cbnz	r0, 8007eec <__pow5mult+0x9c>
 8007edc:	4622      	mov	r2, r4
 8007ede:	4621      	mov	r1, r4
 8007ee0:	4638      	mov	r0, r7
 8007ee2:	f7ff ff13 	bl	8007d0c <__multiply>
 8007ee6:	6020      	str	r0, [r4, #0]
 8007ee8:	f8c0 9000 	str.w	r9, [r0]
 8007eec:	4604      	mov	r4, r0
 8007eee:	e7e4      	b.n	8007eba <__pow5mult+0x6a>
 8007ef0:	4630      	mov	r0, r6
 8007ef2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ef6:	bf00      	nop
 8007ef8:	08008f08 	.word	0x08008f08
 8007efc:	08008dd5 	.word	0x08008dd5
 8007f00:	08008e55 	.word	0x08008e55

08007f04 <__lshift>:
 8007f04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f08:	460c      	mov	r4, r1
 8007f0a:	6849      	ldr	r1, [r1, #4]
 8007f0c:	6923      	ldr	r3, [r4, #16]
 8007f0e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007f12:	68a3      	ldr	r3, [r4, #8]
 8007f14:	4607      	mov	r7, r0
 8007f16:	4691      	mov	r9, r2
 8007f18:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007f1c:	f108 0601 	add.w	r6, r8, #1
 8007f20:	42b3      	cmp	r3, r6
 8007f22:	db0b      	blt.n	8007f3c <__lshift+0x38>
 8007f24:	4638      	mov	r0, r7
 8007f26:	f7ff fde7 	bl	8007af8 <_Balloc>
 8007f2a:	4605      	mov	r5, r0
 8007f2c:	b948      	cbnz	r0, 8007f42 <__lshift+0x3e>
 8007f2e:	4602      	mov	r2, r0
 8007f30:	4b28      	ldr	r3, [pc, #160]	@ (8007fd4 <__lshift+0xd0>)
 8007f32:	4829      	ldr	r0, [pc, #164]	@ (8007fd8 <__lshift+0xd4>)
 8007f34:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007f38:	f000 fb94 	bl	8008664 <__assert_func>
 8007f3c:	3101      	adds	r1, #1
 8007f3e:	005b      	lsls	r3, r3, #1
 8007f40:	e7ee      	b.n	8007f20 <__lshift+0x1c>
 8007f42:	2300      	movs	r3, #0
 8007f44:	f100 0114 	add.w	r1, r0, #20
 8007f48:	f100 0210 	add.w	r2, r0, #16
 8007f4c:	4618      	mov	r0, r3
 8007f4e:	4553      	cmp	r3, sl
 8007f50:	db33      	blt.n	8007fba <__lshift+0xb6>
 8007f52:	6920      	ldr	r0, [r4, #16]
 8007f54:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007f58:	f104 0314 	add.w	r3, r4, #20
 8007f5c:	f019 091f 	ands.w	r9, r9, #31
 8007f60:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007f64:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007f68:	d02b      	beq.n	8007fc2 <__lshift+0xbe>
 8007f6a:	f1c9 0e20 	rsb	lr, r9, #32
 8007f6e:	468a      	mov	sl, r1
 8007f70:	2200      	movs	r2, #0
 8007f72:	6818      	ldr	r0, [r3, #0]
 8007f74:	fa00 f009 	lsl.w	r0, r0, r9
 8007f78:	4310      	orrs	r0, r2
 8007f7a:	f84a 0b04 	str.w	r0, [sl], #4
 8007f7e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007f82:	459c      	cmp	ip, r3
 8007f84:	fa22 f20e 	lsr.w	r2, r2, lr
 8007f88:	d8f3      	bhi.n	8007f72 <__lshift+0x6e>
 8007f8a:	ebac 0304 	sub.w	r3, ip, r4
 8007f8e:	3b15      	subs	r3, #21
 8007f90:	f023 0303 	bic.w	r3, r3, #3
 8007f94:	3304      	adds	r3, #4
 8007f96:	f104 0015 	add.w	r0, r4, #21
 8007f9a:	4560      	cmp	r0, ip
 8007f9c:	bf88      	it	hi
 8007f9e:	2304      	movhi	r3, #4
 8007fa0:	50ca      	str	r2, [r1, r3]
 8007fa2:	b10a      	cbz	r2, 8007fa8 <__lshift+0xa4>
 8007fa4:	f108 0602 	add.w	r6, r8, #2
 8007fa8:	3e01      	subs	r6, #1
 8007faa:	4638      	mov	r0, r7
 8007fac:	612e      	str	r6, [r5, #16]
 8007fae:	4621      	mov	r1, r4
 8007fb0:	f7ff fde2 	bl	8007b78 <_Bfree>
 8007fb4:	4628      	mov	r0, r5
 8007fb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007fba:	f842 0f04 	str.w	r0, [r2, #4]!
 8007fbe:	3301      	adds	r3, #1
 8007fc0:	e7c5      	b.n	8007f4e <__lshift+0x4a>
 8007fc2:	3904      	subs	r1, #4
 8007fc4:	f853 2b04 	ldr.w	r2, [r3], #4
 8007fc8:	f841 2f04 	str.w	r2, [r1, #4]!
 8007fcc:	459c      	cmp	ip, r3
 8007fce:	d8f9      	bhi.n	8007fc4 <__lshift+0xc0>
 8007fd0:	e7ea      	b.n	8007fa8 <__lshift+0xa4>
 8007fd2:	bf00      	nop
 8007fd4:	08008e44 	.word	0x08008e44
 8007fd8:	08008e55 	.word	0x08008e55

08007fdc <__mcmp>:
 8007fdc:	690a      	ldr	r2, [r1, #16]
 8007fde:	4603      	mov	r3, r0
 8007fe0:	6900      	ldr	r0, [r0, #16]
 8007fe2:	1a80      	subs	r0, r0, r2
 8007fe4:	b530      	push	{r4, r5, lr}
 8007fe6:	d10e      	bne.n	8008006 <__mcmp+0x2a>
 8007fe8:	3314      	adds	r3, #20
 8007fea:	3114      	adds	r1, #20
 8007fec:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007ff0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007ff4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007ff8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007ffc:	4295      	cmp	r5, r2
 8007ffe:	d003      	beq.n	8008008 <__mcmp+0x2c>
 8008000:	d205      	bcs.n	800800e <__mcmp+0x32>
 8008002:	f04f 30ff 	mov.w	r0, #4294967295
 8008006:	bd30      	pop	{r4, r5, pc}
 8008008:	42a3      	cmp	r3, r4
 800800a:	d3f3      	bcc.n	8007ff4 <__mcmp+0x18>
 800800c:	e7fb      	b.n	8008006 <__mcmp+0x2a>
 800800e:	2001      	movs	r0, #1
 8008010:	e7f9      	b.n	8008006 <__mcmp+0x2a>
	...

08008014 <__mdiff>:
 8008014:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008018:	4689      	mov	r9, r1
 800801a:	4606      	mov	r6, r0
 800801c:	4611      	mov	r1, r2
 800801e:	4648      	mov	r0, r9
 8008020:	4614      	mov	r4, r2
 8008022:	f7ff ffdb 	bl	8007fdc <__mcmp>
 8008026:	1e05      	subs	r5, r0, #0
 8008028:	d112      	bne.n	8008050 <__mdiff+0x3c>
 800802a:	4629      	mov	r1, r5
 800802c:	4630      	mov	r0, r6
 800802e:	f7ff fd63 	bl	8007af8 <_Balloc>
 8008032:	4602      	mov	r2, r0
 8008034:	b928      	cbnz	r0, 8008042 <__mdiff+0x2e>
 8008036:	4b3f      	ldr	r3, [pc, #252]	@ (8008134 <__mdiff+0x120>)
 8008038:	f240 2137 	movw	r1, #567	@ 0x237
 800803c:	483e      	ldr	r0, [pc, #248]	@ (8008138 <__mdiff+0x124>)
 800803e:	f000 fb11 	bl	8008664 <__assert_func>
 8008042:	2301      	movs	r3, #1
 8008044:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008048:	4610      	mov	r0, r2
 800804a:	b003      	add	sp, #12
 800804c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008050:	bfbc      	itt	lt
 8008052:	464b      	movlt	r3, r9
 8008054:	46a1      	movlt	r9, r4
 8008056:	4630      	mov	r0, r6
 8008058:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800805c:	bfba      	itte	lt
 800805e:	461c      	movlt	r4, r3
 8008060:	2501      	movlt	r5, #1
 8008062:	2500      	movge	r5, #0
 8008064:	f7ff fd48 	bl	8007af8 <_Balloc>
 8008068:	4602      	mov	r2, r0
 800806a:	b918      	cbnz	r0, 8008074 <__mdiff+0x60>
 800806c:	4b31      	ldr	r3, [pc, #196]	@ (8008134 <__mdiff+0x120>)
 800806e:	f240 2145 	movw	r1, #581	@ 0x245
 8008072:	e7e3      	b.n	800803c <__mdiff+0x28>
 8008074:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008078:	6926      	ldr	r6, [r4, #16]
 800807a:	60c5      	str	r5, [r0, #12]
 800807c:	f109 0310 	add.w	r3, r9, #16
 8008080:	f109 0514 	add.w	r5, r9, #20
 8008084:	f104 0e14 	add.w	lr, r4, #20
 8008088:	f100 0b14 	add.w	fp, r0, #20
 800808c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008090:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008094:	9301      	str	r3, [sp, #4]
 8008096:	46d9      	mov	r9, fp
 8008098:	f04f 0c00 	mov.w	ip, #0
 800809c:	9b01      	ldr	r3, [sp, #4]
 800809e:	f85e 0b04 	ldr.w	r0, [lr], #4
 80080a2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80080a6:	9301      	str	r3, [sp, #4]
 80080a8:	fa1f f38a 	uxth.w	r3, sl
 80080ac:	4619      	mov	r1, r3
 80080ae:	b283      	uxth	r3, r0
 80080b0:	1acb      	subs	r3, r1, r3
 80080b2:	0c00      	lsrs	r0, r0, #16
 80080b4:	4463      	add	r3, ip
 80080b6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80080ba:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80080be:	b29b      	uxth	r3, r3
 80080c0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80080c4:	4576      	cmp	r6, lr
 80080c6:	f849 3b04 	str.w	r3, [r9], #4
 80080ca:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80080ce:	d8e5      	bhi.n	800809c <__mdiff+0x88>
 80080d0:	1b33      	subs	r3, r6, r4
 80080d2:	3b15      	subs	r3, #21
 80080d4:	f023 0303 	bic.w	r3, r3, #3
 80080d8:	3415      	adds	r4, #21
 80080da:	3304      	adds	r3, #4
 80080dc:	42a6      	cmp	r6, r4
 80080de:	bf38      	it	cc
 80080e0:	2304      	movcc	r3, #4
 80080e2:	441d      	add	r5, r3
 80080e4:	445b      	add	r3, fp
 80080e6:	461e      	mov	r6, r3
 80080e8:	462c      	mov	r4, r5
 80080ea:	4544      	cmp	r4, r8
 80080ec:	d30e      	bcc.n	800810c <__mdiff+0xf8>
 80080ee:	f108 0103 	add.w	r1, r8, #3
 80080f2:	1b49      	subs	r1, r1, r5
 80080f4:	f021 0103 	bic.w	r1, r1, #3
 80080f8:	3d03      	subs	r5, #3
 80080fa:	45a8      	cmp	r8, r5
 80080fc:	bf38      	it	cc
 80080fe:	2100      	movcc	r1, #0
 8008100:	440b      	add	r3, r1
 8008102:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008106:	b191      	cbz	r1, 800812e <__mdiff+0x11a>
 8008108:	6117      	str	r7, [r2, #16]
 800810a:	e79d      	b.n	8008048 <__mdiff+0x34>
 800810c:	f854 1b04 	ldr.w	r1, [r4], #4
 8008110:	46e6      	mov	lr, ip
 8008112:	0c08      	lsrs	r0, r1, #16
 8008114:	fa1c fc81 	uxtah	ip, ip, r1
 8008118:	4471      	add	r1, lr
 800811a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800811e:	b289      	uxth	r1, r1
 8008120:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008124:	f846 1b04 	str.w	r1, [r6], #4
 8008128:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800812c:	e7dd      	b.n	80080ea <__mdiff+0xd6>
 800812e:	3f01      	subs	r7, #1
 8008130:	e7e7      	b.n	8008102 <__mdiff+0xee>
 8008132:	bf00      	nop
 8008134:	08008e44 	.word	0x08008e44
 8008138:	08008e55 	.word	0x08008e55

0800813c <__d2b>:
 800813c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008140:	460f      	mov	r7, r1
 8008142:	2101      	movs	r1, #1
 8008144:	ec59 8b10 	vmov	r8, r9, d0
 8008148:	4616      	mov	r6, r2
 800814a:	f7ff fcd5 	bl	8007af8 <_Balloc>
 800814e:	4604      	mov	r4, r0
 8008150:	b930      	cbnz	r0, 8008160 <__d2b+0x24>
 8008152:	4602      	mov	r2, r0
 8008154:	4b23      	ldr	r3, [pc, #140]	@ (80081e4 <__d2b+0xa8>)
 8008156:	4824      	ldr	r0, [pc, #144]	@ (80081e8 <__d2b+0xac>)
 8008158:	f240 310f 	movw	r1, #783	@ 0x30f
 800815c:	f000 fa82 	bl	8008664 <__assert_func>
 8008160:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008164:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008168:	b10d      	cbz	r5, 800816e <__d2b+0x32>
 800816a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800816e:	9301      	str	r3, [sp, #4]
 8008170:	f1b8 0300 	subs.w	r3, r8, #0
 8008174:	d023      	beq.n	80081be <__d2b+0x82>
 8008176:	4668      	mov	r0, sp
 8008178:	9300      	str	r3, [sp, #0]
 800817a:	f7ff fd84 	bl	8007c86 <__lo0bits>
 800817e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008182:	b1d0      	cbz	r0, 80081ba <__d2b+0x7e>
 8008184:	f1c0 0320 	rsb	r3, r0, #32
 8008188:	fa02 f303 	lsl.w	r3, r2, r3
 800818c:	430b      	orrs	r3, r1
 800818e:	40c2      	lsrs	r2, r0
 8008190:	6163      	str	r3, [r4, #20]
 8008192:	9201      	str	r2, [sp, #4]
 8008194:	9b01      	ldr	r3, [sp, #4]
 8008196:	61a3      	str	r3, [r4, #24]
 8008198:	2b00      	cmp	r3, #0
 800819a:	bf0c      	ite	eq
 800819c:	2201      	moveq	r2, #1
 800819e:	2202      	movne	r2, #2
 80081a0:	6122      	str	r2, [r4, #16]
 80081a2:	b1a5      	cbz	r5, 80081ce <__d2b+0x92>
 80081a4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80081a8:	4405      	add	r5, r0
 80081aa:	603d      	str	r5, [r7, #0]
 80081ac:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80081b0:	6030      	str	r0, [r6, #0]
 80081b2:	4620      	mov	r0, r4
 80081b4:	b003      	add	sp, #12
 80081b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80081ba:	6161      	str	r1, [r4, #20]
 80081bc:	e7ea      	b.n	8008194 <__d2b+0x58>
 80081be:	a801      	add	r0, sp, #4
 80081c0:	f7ff fd61 	bl	8007c86 <__lo0bits>
 80081c4:	9b01      	ldr	r3, [sp, #4]
 80081c6:	6163      	str	r3, [r4, #20]
 80081c8:	3020      	adds	r0, #32
 80081ca:	2201      	movs	r2, #1
 80081cc:	e7e8      	b.n	80081a0 <__d2b+0x64>
 80081ce:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80081d2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80081d6:	6038      	str	r0, [r7, #0]
 80081d8:	6918      	ldr	r0, [r3, #16]
 80081da:	f7ff fd35 	bl	8007c48 <__hi0bits>
 80081de:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80081e2:	e7e5      	b.n	80081b0 <__d2b+0x74>
 80081e4:	08008e44 	.word	0x08008e44
 80081e8:	08008e55 	.word	0x08008e55

080081ec <__ssputs_r>:
 80081ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80081f0:	688e      	ldr	r6, [r1, #8]
 80081f2:	461f      	mov	r7, r3
 80081f4:	42be      	cmp	r6, r7
 80081f6:	680b      	ldr	r3, [r1, #0]
 80081f8:	4682      	mov	sl, r0
 80081fa:	460c      	mov	r4, r1
 80081fc:	4690      	mov	r8, r2
 80081fe:	d82d      	bhi.n	800825c <__ssputs_r+0x70>
 8008200:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008204:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008208:	d026      	beq.n	8008258 <__ssputs_r+0x6c>
 800820a:	6965      	ldr	r5, [r4, #20]
 800820c:	6909      	ldr	r1, [r1, #16]
 800820e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008212:	eba3 0901 	sub.w	r9, r3, r1
 8008216:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800821a:	1c7b      	adds	r3, r7, #1
 800821c:	444b      	add	r3, r9
 800821e:	106d      	asrs	r5, r5, #1
 8008220:	429d      	cmp	r5, r3
 8008222:	bf38      	it	cc
 8008224:	461d      	movcc	r5, r3
 8008226:	0553      	lsls	r3, r2, #21
 8008228:	d527      	bpl.n	800827a <__ssputs_r+0x8e>
 800822a:	4629      	mov	r1, r5
 800822c:	f7ff fbd8 	bl	80079e0 <_malloc_r>
 8008230:	4606      	mov	r6, r0
 8008232:	b360      	cbz	r0, 800828e <__ssputs_r+0xa2>
 8008234:	6921      	ldr	r1, [r4, #16]
 8008236:	464a      	mov	r2, r9
 8008238:	f000 fa06 	bl	8008648 <memcpy>
 800823c:	89a3      	ldrh	r3, [r4, #12]
 800823e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008242:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008246:	81a3      	strh	r3, [r4, #12]
 8008248:	6126      	str	r6, [r4, #16]
 800824a:	6165      	str	r5, [r4, #20]
 800824c:	444e      	add	r6, r9
 800824e:	eba5 0509 	sub.w	r5, r5, r9
 8008252:	6026      	str	r6, [r4, #0]
 8008254:	60a5      	str	r5, [r4, #8]
 8008256:	463e      	mov	r6, r7
 8008258:	42be      	cmp	r6, r7
 800825a:	d900      	bls.n	800825e <__ssputs_r+0x72>
 800825c:	463e      	mov	r6, r7
 800825e:	6820      	ldr	r0, [r4, #0]
 8008260:	4632      	mov	r2, r6
 8008262:	4641      	mov	r1, r8
 8008264:	f000 f9c6 	bl	80085f4 <memmove>
 8008268:	68a3      	ldr	r3, [r4, #8]
 800826a:	1b9b      	subs	r3, r3, r6
 800826c:	60a3      	str	r3, [r4, #8]
 800826e:	6823      	ldr	r3, [r4, #0]
 8008270:	4433      	add	r3, r6
 8008272:	6023      	str	r3, [r4, #0]
 8008274:	2000      	movs	r0, #0
 8008276:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800827a:	462a      	mov	r2, r5
 800827c:	f000 fa36 	bl	80086ec <_realloc_r>
 8008280:	4606      	mov	r6, r0
 8008282:	2800      	cmp	r0, #0
 8008284:	d1e0      	bne.n	8008248 <__ssputs_r+0x5c>
 8008286:	6921      	ldr	r1, [r4, #16]
 8008288:	4650      	mov	r0, sl
 800828a:	f7ff fb35 	bl	80078f8 <_free_r>
 800828e:	230c      	movs	r3, #12
 8008290:	f8ca 3000 	str.w	r3, [sl]
 8008294:	89a3      	ldrh	r3, [r4, #12]
 8008296:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800829a:	81a3      	strh	r3, [r4, #12]
 800829c:	f04f 30ff 	mov.w	r0, #4294967295
 80082a0:	e7e9      	b.n	8008276 <__ssputs_r+0x8a>
	...

080082a4 <_svfiprintf_r>:
 80082a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082a8:	4698      	mov	r8, r3
 80082aa:	898b      	ldrh	r3, [r1, #12]
 80082ac:	061b      	lsls	r3, r3, #24
 80082ae:	b09d      	sub	sp, #116	@ 0x74
 80082b0:	4607      	mov	r7, r0
 80082b2:	460d      	mov	r5, r1
 80082b4:	4614      	mov	r4, r2
 80082b6:	d510      	bpl.n	80082da <_svfiprintf_r+0x36>
 80082b8:	690b      	ldr	r3, [r1, #16]
 80082ba:	b973      	cbnz	r3, 80082da <_svfiprintf_r+0x36>
 80082bc:	2140      	movs	r1, #64	@ 0x40
 80082be:	f7ff fb8f 	bl	80079e0 <_malloc_r>
 80082c2:	6028      	str	r0, [r5, #0]
 80082c4:	6128      	str	r0, [r5, #16]
 80082c6:	b930      	cbnz	r0, 80082d6 <_svfiprintf_r+0x32>
 80082c8:	230c      	movs	r3, #12
 80082ca:	603b      	str	r3, [r7, #0]
 80082cc:	f04f 30ff 	mov.w	r0, #4294967295
 80082d0:	b01d      	add	sp, #116	@ 0x74
 80082d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082d6:	2340      	movs	r3, #64	@ 0x40
 80082d8:	616b      	str	r3, [r5, #20]
 80082da:	2300      	movs	r3, #0
 80082dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80082de:	2320      	movs	r3, #32
 80082e0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80082e4:	f8cd 800c 	str.w	r8, [sp, #12]
 80082e8:	2330      	movs	r3, #48	@ 0x30
 80082ea:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008488 <_svfiprintf_r+0x1e4>
 80082ee:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80082f2:	f04f 0901 	mov.w	r9, #1
 80082f6:	4623      	mov	r3, r4
 80082f8:	469a      	mov	sl, r3
 80082fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80082fe:	b10a      	cbz	r2, 8008304 <_svfiprintf_r+0x60>
 8008300:	2a25      	cmp	r2, #37	@ 0x25
 8008302:	d1f9      	bne.n	80082f8 <_svfiprintf_r+0x54>
 8008304:	ebba 0b04 	subs.w	fp, sl, r4
 8008308:	d00b      	beq.n	8008322 <_svfiprintf_r+0x7e>
 800830a:	465b      	mov	r3, fp
 800830c:	4622      	mov	r2, r4
 800830e:	4629      	mov	r1, r5
 8008310:	4638      	mov	r0, r7
 8008312:	f7ff ff6b 	bl	80081ec <__ssputs_r>
 8008316:	3001      	adds	r0, #1
 8008318:	f000 80a7 	beq.w	800846a <_svfiprintf_r+0x1c6>
 800831c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800831e:	445a      	add	r2, fp
 8008320:	9209      	str	r2, [sp, #36]	@ 0x24
 8008322:	f89a 3000 	ldrb.w	r3, [sl]
 8008326:	2b00      	cmp	r3, #0
 8008328:	f000 809f 	beq.w	800846a <_svfiprintf_r+0x1c6>
 800832c:	2300      	movs	r3, #0
 800832e:	f04f 32ff 	mov.w	r2, #4294967295
 8008332:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008336:	f10a 0a01 	add.w	sl, sl, #1
 800833a:	9304      	str	r3, [sp, #16]
 800833c:	9307      	str	r3, [sp, #28]
 800833e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008342:	931a      	str	r3, [sp, #104]	@ 0x68
 8008344:	4654      	mov	r4, sl
 8008346:	2205      	movs	r2, #5
 8008348:	f814 1b01 	ldrb.w	r1, [r4], #1
 800834c:	484e      	ldr	r0, [pc, #312]	@ (8008488 <_svfiprintf_r+0x1e4>)
 800834e:	f7f7 ff5f 	bl	8000210 <memchr>
 8008352:	9a04      	ldr	r2, [sp, #16]
 8008354:	b9d8      	cbnz	r0, 800838e <_svfiprintf_r+0xea>
 8008356:	06d0      	lsls	r0, r2, #27
 8008358:	bf44      	itt	mi
 800835a:	2320      	movmi	r3, #32
 800835c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008360:	0711      	lsls	r1, r2, #28
 8008362:	bf44      	itt	mi
 8008364:	232b      	movmi	r3, #43	@ 0x2b
 8008366:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800836a:	f89a 3000 	ldrb.w	r3, [sl]
 800836e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008370:	d015      	beq.n	800839e <_svfiprintf_r+0xfa>
 8008372:	9a07      	ldr	r2, [sp, #28]
 8008374:	4654      	mov	r4, sl
 8008376:	2000      	movs	r0, #0
 8008378:	f04f 0c0a 	mov.w	ip, #10
 800837c:	4621      	mov	r1, r4
 800837e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008382:	3b30      	subs	r3, #48	@ 0x30
 8008384:	2b09      	cmp	r3, #9
 8008386:	d94b      	bls.n	8008420 <_svfiprintf_r+0x17c>
 8008388:	b1b0      	cbz	r0, 80083b8 <_svfiprintf_r+0x114>
 800838a:	9207      	str	r2, [sp, #28]
 800838c:	e014      	b.n	80083b8 <_svfiprintf_r+0x114>
 800838e:	eba0 0308 	sub.w	r3, r0, r8
 8008392:	fa09 f303 	lsl.w	r3, r9, r3
 8008396:	4313      	orrs	r3, r2
 8008398:	9304      	str	r3, [sp, #16]
 800839a:	46a2      	mov	sl, r4
 800839c:	e7d2      	b.n	8008344 <_svfiprintf_r+0xa0>
 800839e:	9b03      	ldr	r3, [sp, #12]
 80083a0:	1d19      	adds	r1, r3, #4
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	9103      	str	r1, [sp, #12]
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	bfbb      	ittet	lt
 80083aa:	425b      	neglt	r3, r3
 80083ac:	f042 0202 	orrlt.w	r2, r2, #2
 80083b0:	9307      	strge	r3, [sp, #28]
 80083b2:	9307      	strlt	r3, [sp, #28]
 80083b4:	bfb8      	it	lt
 80083b6:	9204      	strlt	r2, [sp, #16]
 80083b8:	7823      	ldrb	r3, [r4, #0]
 80083ba:	2b2e      	cmp	r3, #46	@ 0x2e
 80083bc:	d10a      	bne.n	80083d4 <_svfiprintf_r+0x130>
 80083be:	7863      	ldrb	r3, [r4, #1]
 80083c0:	2b2a      	cmp	r3, #42	@ 0x2a
 80083c2:	d132      	bne.n	800842a <_svfiprintf_r+0x186>
 80083c4:	9b03      	ldr	r3, [sp, #12]
 80083c6:	1d1a      	adds	r2, r3, #4
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	9203      	str	r2, [sp, #12]
 80083cc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80083d0:	3402      	adds	r4, #2
 80083d2:	9305      	str	r3, [sp, #20]
 80083d4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008498 <_svfiprintf_r+0x1f4>
 80083d8:	7821      	ldrb	r1, [r4, #0]
 80083da:	2203      	movs	r2, #3
 80083dc:	4650      	mov	r0, sl
 80083de:	f7f7 ff17 	bl	8000210 <memchr>
 80083e2:	b138      	cbz	r0, 80083f4 <_svfiprintf_r+0x150>
 80083e4:	9b04      	ldr	r3, [sp, #16]
 80083e6:	eba0 000a 	sub.w	r0, r0, sl
 80083ea:	2240      	movs	r2, #64	@ 0x40
 80083ec:	4082      	lsls	r2, r0
 80083ee:	4313      	orrs	r3, r2
 80083f0:	3401      	adds	r4, #1
 80083f2:	9304      	str	r3, [sp, #16]
 80083f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083f8:	4824      	ldr	r0, [pc, #144]	@ (800848c <_svfiprintf_r+0x1e8>)
 80083fa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80083fe:	2206      	movs	r2, #6
 8008400:	f7f7 ff06 	bl	8000210 <memchr>
 8008404:	2800      	cmp	r0, #0
 8008406:	d036      	beq.n	8008476 <_svfiprintf_r+0x1d2>
 8008408:	4b21      	ldr	r3, [pc, #132]	@ (8008490 <_svfiprintf_r+0x1ec>)
 800840a:	bb1b      	cbnz	r3, 8008454 <_svfiprintf_r+0x1b0>
 800840c:	9b03      	ldr	r3, [sp, #12]
 800840e:	3307      	adds	r3, #7
 8008410:	f023 0307 	bic.w	r3, r3, #7
 8008414:	3308      	adds	r3, #8
 8008416:	9303      	str	r3, [sp, #12]
 8008418:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800841a:	4433      	add	r3, r6
 800841c:	9309      	str	r3, [sp, #36]	@ 0x24
 800841e:	e76a      	b.n	80082f6 <_svfiprintf_r+0x52>
 8008420:	fb0c 3202 	mla	r2, ip, r2, r3
 8008424:	460c      	mov	r4, r1
 8008426:	2001      	movs	r0, #1
 8008428:	e7a8      	b.n	800837c <_svfiprintf_r+0xd8>
 800842a:	2300      	movs	r3, #0
 800842c:	3401      	adds	r4, #1
 800842e:	9305      	str	r3, [sp, #20]
 8008430:	4619      	mov	r1, r3
 8008432:	f04f 0c0a 	mov.w	ip, #10
 8008436:	4620      	mov	r0, r4
 8008438:	f810 2b01 	ldrb.w	r2, [r0], #1
 800843c:	3a30      	subs	r2, #48	@ 0x30
 800843e:	2a09      	cmp	r2, #9
 8008440:	d903      	bls.n	800844a <_svfiprintf_r+0x1a6>
 8008442:	2b00      	cmp	r3, #0
 8008444:	d0c6      	beq.n	80083d4 <_svfiprintf_r+0x130>
 8008446:	9105      	str	r1, [sp, #20]
 8008448:	e7c4      	b.n	80083d4 <_svfiprintf_r+0x130>
 800844a:	fb0c 2101 	mla	r1, ip, r1, r2
 800844e:	4604      	mov	r4, r0
 8008450:	2301      	movs	r3, #1
 8008452:	e7f0      	b.n	8008436 <_svfiprintf_r+0x192>
 8008454:	ab03      	add	r3, sp, #12
 8008456:	9300      	str	r3, [sp, #0]
 8008458:	462a      	mov	r2, r5
 800845a:	4b0e      	ldr	r3, [pc, #56]	@ (8008494 <_svfiprintf_r+0x1f0>)
 800845c:	a904      	add	r1, sp, #16
 800845e:	4638      	mov	r0, r7
 8008460:	f7fd fe92 	bl	8006188 <_printf_float>
 8008464:	1c42      	adds	r2, r0, #1
 8008466:	4606      	mov	r6, r0
 8008468:	d1d6      	bne.n	8008418 <_svfiprintf_r+0x174>
 800846a:	89ab      	ldrh	r3, [r5, #12]
 800846c:	065b      	lsls	r3, r3, #25
 800846e:	f53f af2d 	bmi.w	80082cc <_svfiprintf_r+0x28>
 8008472:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008474:	e72c      	b.n	80082d0 <_svfiprintf_r+0x2c>
 8008476:	ab03      	add	r3, sp, #12
 8008478:	9300      	str	r3, [sp, #0]
 800847a:	462a      	mov	r2, r5
 800847c:	4b05      	ldr	r3, [pc, #20]	@ (8008494 <_svfiprintf_r+0x1f0>)
 800847e:	a904      	add	r1, sp, #16
 8008480:	4638      	mov	r0, r7
 8008482:	f7fe f919 	bl	80066b8 <_printf_i>
 8008486:	e7ed      	b.n	8008464 <_svfiprintf_r+0x1c0>
 8008488:	08008eae 	.word	0x08008eae
 800848c:	08008eb8 	.word	0x08008eb8
 8008490:	08006189 	.word	0x08006189
 8008494:	080081ed 	.word	0x080081ed
 8008498:	08008eb4 	.word	0x08008eb4

0800849c <__sflush_r>:
 800849c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80084a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80084a4:	0716      	lsls	r6, r2, #28
 80084a6:	4605      	mov	r5, r0
 80084a8:	460c      	mov	r4, r1
 80084aa:	d454      	bmi.n	8008556 <__sflush_r+0xba>
 80084ac:	684b      	ldr	r3, [r1, #4]
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	dc02      	bgt.n	80084b8 <__sflush_r+0x1c>
 80084b2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	dd48      	ble.n	800854a <__sflush_r+0xae>
 80084b8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80084ba:	2e00      	cmp	r6, #0
 80084bc:	d045      	beq.n	800854a <__sflush_r+0xae>
 80084be:	2300      	movs	r3, #0
 80084c0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80084c4:	682f      	ldr	r7, [r5, #0]
 80084c6:	6a21      	ldr	r1, [r4, #32]
 80084c8:	602b      	str	r3, [r5, #0]
 80084ca:	d030      	beq.n	800852e <__sflush_r+0x92>
 80084cc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80084ce:	89a3      	ldrh	r3, [r4, #12]
 80084d0:	0759      	lsls	r1, r3, #29
 80084d2:	d505      	bpl.n	80084e0 <__sflush_r+0x44>
 80084d4:	6863      	ldr	r3, [r4, #4]
 80084d6:	1ad2      	subs	r2, r2, r3
 80084d8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80084da:	b10b      	cbz	r3, 80084e0 <__sflush_r+0x44>
 80084dc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80084de:	1ad2      	subs	r2, r2, r3
 80084e0:	2300      	movs	r3, #0
 80084e2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80084e4:	6a21      	ldr	r1, [r4, #32]
 80084e6:	4628      	mov	r0, r5
 80084e8:	47b0      	blx	r6
 80084ea:	1c43      	adds	r3, r0, #1
 80084ec:	89a3      	ldrh	r3, [r4, #12]
 80084ee:	d106      	bne.n	80084fe <__sflush_r+0x62>
 80084f0:	6829      	ldr	r1, [r5, #0]
 80084f2:	291d      	cmp	r1, #29
 80084f4:	d82b      	bhi.n	800854e <__sflush_r+0xb2>
 80084f6:	4a2a      	ldr	r2, [pc, #168]	@ (80085a0 <__sflush_r+0x104>)
 80084f8:	40ca      	lsrs	r2, r1
 80084fa:	07d6      	lsls	r6, r2, #31
 80084fc:	d527      	bpl.n	800854e <__sflush_r+0xb2>
 80084fe:	2200      	movs	r2, #0
 8008500:	6062      	str	r2, [r4, #4]
 8008502:	04d9      	lsls	r1, r3, #19
 8008504:	6922      	ldr	r2, [r4, #16]
 8008506:	6022      	str	r2, [r4, #0]
 8008508:	d504      	bpl.n	8008514 <__sflush_r+0x78>
 800850a:	1c42      	adds	r2, r0, #1
 800850c:	d101      	bne.n	8008512 <__sflush_r+0x76>
 800850e:	682b      	ldr	r3, [r5, #0]
 8008510:	b903      	cbnz	r3, 8008514 <__sflush_r+0x78>
 8008512:	6560      	str	r0, [r4, #84]	@ 0x54
 8008514:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008516:	602f      	str	r7, [r5, #0]
 8008518:	b1b9      	cbz	r1, 800854a <__sflush_r+0xae>
 800851a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800851e:	4299      	cmp	r1, r3
 8008520:	d002      	beq.n	8008528 <__sflush_r+0x8c>
 8008522:	4628      	mov	r0, r5
 8008524:	f7ff f9e8 	bl	80078f8 <_free_r>
 8008528:	2300      	movs	r3, #0
 800852a:	6363      	str	r3, [r4, #52]	@ 0x34
 800852c:	e00d      	b.n	800854a <__sflush_r+0xae>
 800852e:	2301      	movs	r3, #1
 8008530:	4628      	mov	r0, r5
 8008532:	47b0      	blx	r6
 8008534:	4602      	mov	r2, r0
 8008536:	1c50      	adds	r0, r2, #1
 8008538:	d1c9      	bne.n	80084ce <__sflush_r+0x32>
 800853a:	682b      	ldr	r3, [r5, #0]
 800853c:	2b00      	cmp	r3, #0
 800853e:	d0c6      	beq.n	80084ce <__sflush_r+0x32>
 8008540:	2b1d      	cmp	r3, #29
 8008542:	d001      	beq.n	8008548 <__sflush_r+0xac>
 8008544:	2b16      	cmp	r3, #22
 8008546:	d11e      	bne.n	8008586 <__sflush_r+0xea>
 8008548:	602f      	str	r7, [r5, #0]
 800854a:	2000      	movs	r0, #0
 800854c:	e022      	b.n	8008594 <__sflush_r+0xf8>
 800854e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008552:	b21b      	sxth	r3, r3
 8008554:	e01b      	b.n	800858e <__sflush_r+0xf2>
 8008556:	690f      	ldr	r7, [r1, #16]
 8008558:	2f00      	cmp	r7, #0
 800855a:	d0f6      	beq.n	800854a <__sflush_r+0xae>
 800855c:	0793      	lsls	r3, r2, #30
 800855e:	680e      	ldr	r6, [r1, #0]
 8008560:	bf08      	it	eq
 8008562:	694b      	ldreq	r3, [r1, #20]
 8008564:	600f      	str	r7, [r1, #0]
 8008566:	bf18      	it	ne
 8008568:	2300      	movne	r3, #0
 800856a:	eba6 0807 	sub.w	r8, r6, r7
 800856e:	608b      	str	r3, [r1, #8]
 8008570:	f1b8 0f00 	cmp.w	r8, #0
 8008574:	dde9      	ble.n	800854a <__sflush_r+0xae>
 8008576:	6a21      	ldr	r1, [r4, #32]
 8008578:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800857a:	4643      	mov	r3, r8
 800857c:	463a      	mov	r2, r7
 800857e:	4628      	mov	r0, r5
 8008580:	47b0      	blx	r6
 8008582:	2800      	cmp	r0, #0
 8008584:	dc08      	bgt.n	8008598 <__sflush_r+0xfc>
 8008586:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800858a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800858e:	81a3      	strh	r3, [r4, #12]
 8008590:	f04f 30ff 	mov.w	r0, #4294967295
 8008594:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008598:	4407      	add	r7, r0
 800859a:	eba8 0800 	sub.w	r8, r8, r0
 800859e:	e7e7      	b.n	8008570 <__sflush_r+0xd4>
 80085a0:	20400001 	.word	0x20400001

080085a4 <_fflush_r>:
 80085a4:	b538      	push	{r3, r4, r5, lr}
 80085a6:	690b      	ldr	r3, [r1, #16]
 80085a8:	4605      	mov	r5, r0
 80085aa:	460c      	mov	r4, r1
 80085ac:	b913      	cbnz	r3, 80085b4 <_fflush_r+0x10>
 80085ae:	2500      	movs	r5, #0
 80085b0:	4628      	mov	r0, r5
 80085b2:	bd38      	pop	{r3, r4, r5, pc}
 80085b4:	b118      	cbz	r0, 80085be <_fflush_r+0x1a>
 80085b6:	6a03      	ldr	r3, [r0, #32]
 80085b8:	b90b      	cbnz	r3, 80085be <_fflush_r+0x1a>
 80085ba:	f7fe fa27 	bl	8006a0c <__sinit>
 80085be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d0f3      	beq.n	80085ae <_fflush_r+0xa>
 80085c6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80085c8:	07d0      	lsls	r0, r2, #31
 80085ca:	d404      	bmi.n	80085d6 <_fflush_r+0x32>
 80085cc:	0599      	lsls	r1, r3, #22
 80085ce:	d402      	bmi.n	80085d6 <_fflush_r+0x32>
 80085d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80085d2:	f7fe fb34 	bl	8006c3e <__retarget_lock_acquire_recursive>
 80085d6:	4628      	mov	r0, r5
 80085d8:	4621      	mov	r1, r4
 80085da:	f7ff ff5f 	bl	800849c <__sflush_r>
 80085de:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80085e0:	07da      	lsls	r2, r3, #31
 80085e2:	4605      	mov	r5, r0
 80085e4:	d4e4      	bmi.n	80085b0 <_fflush_r+0xc>
 80085e6:	89a3      	ldrh	r3, [r4, #12]
 80085e8:	059b      	lsls	r3, r3, #22
 80085ea:	d4e1      	bmi.n	80085b0 <_fflush_r+0xc>
 80085ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80085ee:	f7fe fb27 	bl	8006c40 <__retarget_lock_release_recursive>
 80085f2:	e7dd      	b.n	80085b0 <_fflush_r+0xc>

080085f4 <memmove>:
 80085f4:	4288      	cmp	r0, r1
 80085f6:	b510      	push	{r4, lr}
 80085f8:	eb01 0402 	add.w	r4, r1, r2
 80085fc:	d902      	bls.n	8008604 <memmove+0x10>
 80085fe:	4284      	cmp	r4, r0
 8008600:	4623      	mov	r3, r4
 8008602:	d807      	bhi.n	8008614 <memmove+0x20>
 8008604:	1e43      	subs	r3, r0, #1
 8008606:	42a1      	cmp	r1, r4
 8008608:	d008      	beq.n	800861c <memmove+0x28>
 800860a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800860e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008612:	e7f8      	b.n	8008606 <memmove+0x12>
 8008614:	4402      	add	r2, r0
 8008616:	4601      	mov	r1, r0
 8008618:	428a      	cmp	r2, r1
 800861a:	d100      	bne.n	800861e <memmove+0x2a>
 800861c:	bd10      	pop	{r4, pc}
 800861e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008622:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008626:	e7f7      	b.n	8008618 <memmove+0x24>

08008628 <_sbrk_r>:
 8008628:	b538      	push	{r3, r4, r5, lr}
 800862a:	4d06      	ldr	r5, [pc, #24]	@ (8008644 <_sbrk_r+0x1c>)
 800862c:	2300      	movs	r3, #0
 800862e:	4604      	mov	r4, r0
 8008630:	4608      	mov	r0, r1
 8008632:	602b      	str	r3, [r5, #0]
 8008634:	f7f9 ff90 	bl	8002558 <_sbrk>
 8008638:	1c43      	adds	r3, r0, #1
 800863a:	d102      	bne.n	8008642 <_sbrk_r+0x1a>
 800863c:	682b      	ldr	r3, [r5, #0]
 800863e:	b103      	cbz	r3, 8008642 <_sbrk_r+0x1a>
 8008640:	6023      	str	r3, [r4, #0]
 8008642:	bd38      	pop	{r3, r4, r5, pc}
 8008644:	200005ac 	.word	0x200005ac

08008648 <memcpy>:
 8008648:	440a      	add	r2, r1
 800864a:	4291      	cmp	r1, r2
 800864c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008650:	d100      	bne.n	8008654 <memcpy+0xc>
 8008652:	4770      	bx	lr
 8008654:	b510      	push	{r4, lr}
 8008656:	f811 4b01 	ldrb.w	r4, [r1], #1
 800865a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800865e:	4291      	cmp	r1, r2
 8008660:	d1f9      	bne.n	8008656 <memcpy+0xe>
 8008662:	bd10      	pop	{r4, pc}

08008664 <__assert_func>:
 8008664:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008666:	4614      	mov	r4, r2
 8008668:	461a      	mov	r2, r3
 800866a:	4b09      	ldr	r3, [pc, #36]	@ (8008690 <__assert_func+0x2c>)
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	4605      	mov	r5, r0
 8008670:	68d8      	ldr	r0, [r3, #12]
 8008672:	b14c      	cbz	r4, 8008688 <__assert_func+0x24>
 8008674:	4b07      	ldr	r3, [pc, #28]	@ (8008694 <__assert_func+0x30>)
 8008676:	9100      	str	r1, [sp, #0]
 8008678:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800867c:	4906      	ldr	r1, [pc, #24]	@ (8008698 <__assert_func+0x34>)
 800867e:	462b      	mov	r3, r5
 8008680:	f000 f870 	bl	8008764 <fiprintf>
 8008684:	f000 f880 	bl	8008788 <abort>
 8008688:	4b04      	ldr	r3, [pc, #16]	@ (800869c <__assert_func+0x38>)
 800868a:	461c      	mov	r4, r3
 800868c:	e7f3      	b.n	8008676 <__assert_func+0x12>
 800868e:	bf00      	nop
 8008690:	2000001c 	.word	0x2000001c
 8008694:	08008ec9 	.word	0x08008ec9
 8008698:	08008ed6 	.word	0x08008ed6
 800869c:	08008f04 	.word	0x08008f04

080086a0 <_calloc_r>:
 80086a0:	b570      	push	{r4, r5, r6, lr}
 80086a2:	fba1 5402 	umull	r5, r4, r1, r2
 80086a6:	b934      	cbnz	r4, 80086b6 <_calloc_r+0x16>
 80086a8:	4629      	mov	r1, r5
 80086aa:	f7ff f999 	bl	80079e0 <_malloc_r>
 80086ae:	4606      	mov	r6, r0
 80086b0:	b928      	cbnz	r0, 80086be <_calloc_r+0x1e>
 80086b2:	4630      	mov	r0, r6
 80086b4:	bd70      	pop	{r4, r5, r6, pc}
 80086b6:	220c      	movs	r2, #12
 80086b8:	6002      	str	r2, [r0, #0]
 80086ba:	2600      	movs	r6, #0
 80086bc:	e7f9      	b.n	80086b2 <_calloc_r+0x12>
 80086be:	462a      	mov	r2, r5
 80086c0:	4621      	mov	r1, r4
 80086c2:	f7fe fa3e 	bl	8006b42 <memset>
 80086c6:	e7f4      	b.n	80086b2 <_calloc_r+0x12>

080086c8 <__ascii_mbtowc>:
 80086c8:	b082      	sub	sp, #8
 80086ca:	b901      	cbnz	r1, 80086ce <__ascii_mbtowc+0x6>
 80086cc:	a901      	add	r1, sp, #4
 80086ce:	b142      	cbz	r2, 80086e2 <__ascii_mbtowc+0x1a>
 80086d0:	b14b      	cbz	r3, 80086e6 <__ascii_mbtowc+0x1e>
 80086d2:	7813      	ldrb	r3, [r2, #0]
 80086d4:	600b      	str	r3, [r1, #0]
 80086d6:	7812      	ldrb	r2, [r2, #0]
 80086d8:	1e10      	subs	r0, r2, #0
 80086da:	bf18      	it	ne
 80086dc:	2001      	movne	r0, #1
 80086de:	b002      	add	sp, #8
 80086e0:	4770      	bx	lr
 80086e2:	4610      	mov	r0, r2
 80086e4:	e7fb      	b.n	80086de <__ascii_mbtowc+0x16>
 80086e6:	f06f 0001 	mvn.w	r0, #1
 80086ea:	e7f8      	b.n	80086de <__ascii_mbtowc+0x16>

080086ec <_realloc_r>:
 80086ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80086f0:	4607      	mov	r7, r0
 80086f2:	4614      	mov	r4, r2
 80086f4:	460d      	mov	r5, r1
 80086f6:	b921      	cbnz	r1, 8008702 <_realloc_r+0x16>
 80086f8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80086fc:	4611      	mov	r1, r2
 80086fe:	f7ff b96f 	b.w	80079e0 <_malloc_r>
 8008702:	b92a      	cbnz	r2, 8008710 <_realloc_r+0x24>
 8008704:	f7ff f8f8 	bl	80078f8 <_free_r>
 8008708:	4625      	mov	r5, r4
 800870a:	4628      	mov	r0, r5
 800870c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008710:	f000 f841 	bl	8008796 <_malloc_usable_size_r>
 8008714:	4284      	cmp	r4, r0
 8008716:	4606      	mov	r6, r0
 8008718:	d802      	bhi.n	8008720 <_realloc_r+0x34>
 800871a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800871e:	d8f4      	bhi.n	800870a <_realloc_r+0x1e>
 8008720:	4621      	mov	r1, r4
 8008722:	4638      	mov	r0, r7
 8008724:	f7ff f95c 	bl	80079e0 <_malloc_r>
 8008728:	4680      	mov	r8, r0
 800872a:	b908      	cbnz	r0, 8008730 <_realloc_r+0x44>
 800872c:	4645      	mov	r5, r8
 800872e:	e7ec      	b.n	800870a <_realloc_r+0x1e>
 8008730:	42b4      	cmp	r4, r6
 8008732:	4622      	mov	r2, r4
 8008734:	4629      	mov	r1, r5
 8008736:	bf28      	it	cs
 8008738:	4632      	movcs	r2, r6
 800873a:	f7ff ff85 	bl	8008648 <memcpy>
 800873e:	4629      	mov	r1, r5
 8008740:	4638      	mov	r0, r7
 8008742:	f7ff f8d9 	bl	80078f8 <_free_r>
 8008746:	e7f1      	b.n	800872c <_realloc_r+0x40>

08008748 <__ascii_wctomb>:
 8008748:	4603      	mov	r3, r0
 800874a:	4608      	mov	r0, r1
 800874c:	b141      	cbz	r1, 8008760 <__ascii_wctomb+0x18>
 800874e:	2aff      	cmp	r2, #255	@ 0xff
 8008750:	d904      	bls.n	800875c <__ascii_wctomb+0x14>
 8008752:	228a      	movs	r2, #138	@ 0x8a
 8008754:	601a      	str	r2, [r3, #0]
 8008756:	f04f 30ff 	mov.w	r0, #4294967295
 800875a:	4770      	bx	lr
 800875c:	700a      	strb	r2, [r1, #0]
 800875e:	2001      	movs	r0, #1
 8008760:	4770      	bx	lr
	...

08008764 <fiprintf>:
 8008764:	b40e      	push	{r1, r2, r3}
 8008766:	b503      	push	{r0, r1, lr}
 8008768:	4601      	mov	r1, r0
 800876a:	ab03      	add	r3, sp, #12
 800876c:	4805      	ldr	r0, [pc, #20]	@ (8008784 <fiprintf+0x20>)
 800876e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008772:	6800      	ldr	r0, [r0, #0]
 8008774:	9301      	str	r3, [sp, #4]
 8008776:	f000 f83f 	bl	80087f8 <_vfiprintf_r>
 800877a:	b002      	add	sp, #8
 800877c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008780:	b003      	add	sp, #12
 8008782:	4770      	bx	lr
 8008784:	2000001c 	.word	0x2000001c

08008788 <abort>:
 8008788:	b508      	push	{r3, lr}
 800878a:	2006      	movs	r0, #6
 800878c:	f000 fa08 	bl	8008ba0 <raise>
 8008790:	2001      	movs	r0, #1
 8008792:	f7f9 fe69 	bl	8002468 <_exit>

08008796 <_malloc_usable_size_r>:
 8008796:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800879a:	1f18      	subs	r0, r3, #4
 800879c:	2b00      	cmp	r3, #0
 800879e:	bfbc      	itt	lt
 80087a0:	580b      	ldrlt	r3, [r1, r0]
 80087a2:	18c0      	addlt	r0, r0, r3
 80087a4:	4770      	bx	lr

080087a6 <__sfputc_r>:
 80087a6:	6893      	ldr	r3, [r2, #8]
 80087a8:	3b01      	subs	r3, #1
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	b410      	push	{r4}
 80087ae:	6093      	str	r3, [r2, #8]
 80087b0:	da08      	bge.n	80087c4 <__sfputc_r+0x1e>
 80087b2:	6994      	ldr	r4, [r2, #24]
 80087b4:	42a3      	cmp	r3, r4
 80087b6:	db01      	blt.n	80087bc <__sfputc_r+0x16>
 80087b8:	290a      	cmp	r1, #10
 80087ba:	d103      	bne.n	80087c4 <__sfputc_r+0x1e>
 80087bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80087c0:	f000 b932 	b.w	8008a28 <__swbuf_r>
 80087c4:	6813      	ldr	r3, [r2, #0]
 80087c6:	1c58      	adds	r0, r3, #1
 80087c8:	6010      	str	r0, [r2, #0]
 80087ca:	7019      	strb	r1, [r3, #0]
 80087cc:	4608      	mov	r0, r1
 80087ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 80087d2:	4770      	bx	lr

080087d4 <__sfputs_r>:
 80087d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087d6:	4606      	mov	r6, r0
 80087d8:	460f      	mov	r7, r1
 80087da:	4614      	mov	r4, r2
 80087dc:	18d5      	adds	r5, r2, r3
 80087de:	42ac      	cmp	r4, r5
 80087e0:	d101      	bne.n	80087e6 <__sfputs_r+0x12>
 80087e2:	2000      	movs	r0, #0
 80087e4:	e007      	b.n	80087f6 <__sfputs_r+0x22>
 80087e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80087ea:	463a      	mov	r2, r7
 80087ec:	4630      	mov	r0, r6
 80087ee:	f7ff ffda 	bl	80087a6 <__sfputc_r>
 80087f2:	1c43      	adds	r3, r0, #1
 80087f4:	d1f3      	bne.n	80087de <__sfputs_r+0xa>
 80087f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080087f8 <_vfiprintf_r>:
 80087f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087fc:	460d      	mov	r5, r1
 80087fe:	b09d      	sub	sp, #116	@ 0x74
 8008800:	4614      	mov	r4, r2
 8008802:	4698      	mov	r8, r3
 8008804:	4606      	mov	r6, r0
 8008806:	b118      	cbz	r0, 8008810 <_vfiprintf_r+0x18>
 8008808:	6a03      	ldr	r3, [r0, #32]
 800880a:	b90b      	cbnz	r3, 8008810 <_vfiprintf_r+0x18>
 800880c:	f7fe f8fe 	bl	8006a0c <__sinit>
 8008810:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008812:	07d9      	lsls	r1, r3, #31
 8008814:	d405      	bmi.n	8008822 <_vfiprintf_r+0x2a>
 8008816:	89ab      	ldrh	r3, [r5, #12]
 8008818:	059a      	lsls	r2, r3, #22
 800881a:	d402      	bmi.n	8008822 <_vfiprintf_r+0x2a>
 800881c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800881e:	f7fe fa0e 	bl	8006c3e <__retarget_lock_acquire_recursive>
 8008822:	89ab      	ldrh	r3, [r5, #12]
 8008824:	071b      	lsls	r3, r3, #28
 8008826:	d501      	bpl.n	800882c <_vfiprintf_r+0x34>
 8008828:	692b      	ldr	r3, [r5, #16]
 800882a:	b99b      	cbnz	r3, 8008854 <_vfiprintf_r+0x5c>
 800882c:	4629      	mov	r1, r5
 800882e:	4630      	mov	r0, r6
 8008830:	f000 f938 	bl	8008aa4 <__swsetup_r>
 8008834:	b170      	cbz	r0, 8008854 <_vfiprintf_r+0x5c>
 8008836:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008838:	07dc      	lsls	r4, r3, #31
 800883a:	d504      	bpl.n	8008846 <_vfiprintf_r+0x4e>
 800883c:	f04f 30ff 	mov.w	r0, #4294967295
 8008840:	b01d      	add	sp, #116	@ 0x74
 8008842:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008846:	89ab      	ldrh	r3, [r5, #12]
 8008848:	0598      	lsls	r0, r3, #22
 800884a:	d4f7      	bmi.n	800883c <_vfiprintf_r+0x44>
 800884c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800884e:	f7fe f9f7 	bl	8006c40 <__retarget_lock_release_recursive>
 8008852:	e7f3      	b.n	800883c <_vfiprintf_r+0x44>
 8008854:	2300      	movs	r3, #0
 8008856:	9309      	str	r3, [sp, #36]	@ 0x24
 8008858:	2320      	movs	r3, #32
 800885a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800885e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008862:	2330      	movs	r3, #48	@ 0x30
 8008864:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008a14 <_vfiprintf_r+0x21c>
 8008868:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800886c:	f04f 0901 	mov.w	r9, #1
 8008870:	4623      	mov	r3, r4
 8008872:	469a      	mov	sl, r3
 8008874:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008878:	b10a      	cbz	r2, 800887e <_vfiprintf_r+0x86>
 800887a:	2a25      	cmp	r2, #37	@ 0x25
 800887c:	d1f9      	bne.n	8008872 <_vfiprintf_r+0x7a>
 800887e:	ebba 0b04 	subs.w	fp, sl, r4
 8008882:	d00b      	beq.n	800889c <_vfiprintf_r+0xa4>
 8008884:	465b      	mov	r3, fp
 8008886:	4622      	mov	r2, r4
 8008888:	4629      	mov	r1, r5
 800888a:	4630      	mov	r0, r6
 800888c:	f7ff ffa2 	bl	80087d4 <__sfputs_r>
 8008890:	3001      	adds	r0, #1
 8008892:	f000 80a7 	beq.w	80089e4 <_vfiprintf_r+0x1ec>
 8008896:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008898:	445a      	add	r2, fp
 800889a:	9209      	str	r2, [sp, #36]	@ 0x24
 800889c:	f89a 3000 	ldrb.w	r3, [sl]
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	f000 809f 	beq.w	80089e4 <_vfiprintf_r+0x1ec>
 80088a6:	2300      	movs	r3, #0
 80088a8:	f04f 32ff 	mov.w	r2, #4294967295
 80088ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80088b0:	f10a 0a01 	add.w	sl, sl, #1
 80088b4:	9304      	str	r3, [sp, #16]
 80088b6:	9307      	str	r3, [sp, #28]
 80088b8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80088bc:	931a      	str	r3, [sp, #104]	@ 0x68
 80088be:	4654      	mov	r4, sl
 80088c0:	2205      	movs	r2, #5
 80088c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80088c6:	4853      	ldr	r0, [pc, #332]	@ (8008a14 <_vfiprintf_r+0x21c>)
 80088c8:	f7f7 fca2 	bl	8000210 <memchr>
 80088cc:	9a04      	ldr	r2, [sp, #16]
 80088ce:	b9d8      	cbnz	r0, 8008908 <_vfiprintf_r+0x110>
 80088d0:	06d1      	lsls	r1, r2, #27
 80088d2:	bf44      	itt	mi
 80088d4:	2320      	movmi	r3, #32
 80088d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80088da:	0713      	lsls	r3, r2, #28
 80088dc:	bf44      	itt	mi
 80088de:	232b      	movmi	r3, #43	@ 0x2b
 80088e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80088e4:	f89a 3000 	ldrb.w	r3, [sl]
 80088e8:	2b2a      	cmp	r3, #42	@ 0x2a
 80088ea:	d015      	beq.n	8008918 <_vfiprintf_r+0x120>
 80088ec:	9a07      	ldr	r2, [sp, #28]
 80088ee:	4654      	mov	r4, sl
 80088f0:	2000      	movs	r0, #0
 80088f2:	f04f 0c0a 	mov.w	ip, #10
 80088f6:	4621      	mov	r1, r4
 80088f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80088fc:	3b30      	subs	r3, #48	@ 0x30
 80088fe:	2b09      	cmp	r3, #9
 8008900:	d94b      	bls.n	800899a <_vfiprintf_r+0x1a2>
 8008902:	b1b0      	cbz	r0, 8008932 <_vfiprintf_r+0x13a>
 8008904:	9207      	str	r2, [sp, #28]
 8008906:	e014      	b.n	8008932 <_vfiprintf_r+0x13a>
 8008908:	eba0 0308 	sub.w	r3, r0, r8
 800890c:	fa09 f303 	lsl.w	r3, r9, r3
 8008910:	4313      	orrs	r3, r2
 8008912:	9304      	str	r3, [sp, #16]
 8008914:	46a2      	mov	sl, r4
 8008916:	e7d2      	b.n	80088be <_vfiprintf_r+0xc6>
 8008918:	9b03      	ldr	r3, [sp, #12]
 800891a:	1d19      	adds	r1, r3, #4
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	9103      	str	r1, [sp, #12]
 8008920:	2b00      	cmp	r3, #0
 8008922:	bfbb      	ittet	lt
 8008924:	425b      	neglt	r3, r3
 8008926:	f042 0202 	orrlt.w	r2, r2, #2
 800892a:	9307      	strge	r3, [sp, #28]
 800892c:	9307      	strlt	r3, [sp, #28]
 800892e:	bfb8      	it	lt
 8008930:	9204      	strlt	r2, [sp, #16]
 8008932:	7823      	ldrb	r3, [r4, #0]
 8008934:	2b2e      	cmp	r3, #46	@ 0x2e
 8008936:	d10a      	bne.n	800894e <_vfiprintf_r+0x156>
 8008938:	7863      	ldrb	r3, [r4, #1]
 800893a:	2b2a      	cmp	r3, #42	@ 0x2a
 800893c:	d132      	bne.n	80089a4 <_vfiprintf_r+0x1ac>
 800893e:	9b03      	ldr	r3, [sp, #12]
 8008940:	1d1a      	adds	r2, r3, #4
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	9203      	str	r2, [sp, #12]
 8008946:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800894a:	3402      	adds	r4, #2
 800894c:	9305      	str	r3, [sp, #20]
 800894e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008a24 <_vfiprintf_r+0x22c>
 8008952:	7821      	ldrb	r1, [r4, #0]
 8008954:	2203      	movs	r2, #3
 8008956:	4650      	mov	r0, sl
 8008958:	f7f7 fc5a 	bl	8000210 <memchr>
 800895c:	b138      	cbz	r0, 800896e <_vfiprintf_r+0x176>
 800895e:	9b04      	ldr	r3, [sp, #16]
 8008960:	eba0 000a 	sub.w	r0, r0, sl
 8008964:	2240      	movs	r2, #64	@ 0x40
 8008966:	4082      	lsls	r2, r0
 8008968:	4313      	orrs	r3, r2
 800896a:	3401      	adds	r4, #1
 800896c:	9304      	str	r3, [sp, #16]
 800896e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008972:	4829      	ldr	r0, [pc, #164]	@ (8008a18 <_vfiprintf_r+0x220>)
 8008974:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008978:	2206      	movs	r2, #6
 800897a:	f7f7 fc49 	bl	8000210 <memchr>
 800897e:	2800      	cmp	r0, #0
 8008980:	d03f      	beq.n	8008a02 <_vfiprintf_r+0x20a>
 8008982:	4b26      	ldr	r3, [pc, #152]	@ (8008a1c <_vfiprintf_r+0x224>)
 8008984:	bb1b      	cbnz	r3, 80089ce <_vfiprintf_r+0x1d6>
 8008986:	9b03      	ldr	r3, [sp, #12]
 8008988:	3307      	adds	r3, #7
 800898a:	f023 0307 	bic.w	r3, r3, #7
 800898e:	3308      	adds	r3, #8
 8008990:	9303      	str	r3, [sp, #12]
 8008992:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008994:	443b      	add	r3, r7
 8008996:	9309      	str	r3, [sp, #36]	@ 0x24
 8008998:	e76a      	b.n	8008870 <_vfiprintf_r+0x78>
 800899a:	fb0c 3202 	mla	r2, ip, r2, r3
 800899e:	460c      	mov	r4, r1
 80089a0:	2001      	movs	r0, #1
 80089a2:	e7a8      	b.n	80088f6 <_vfiprintf_r+0xfe>
 80089a4:	2300      	movs	r3, #0
 80089a6:	3401      	adds	r4, #1
 80089a8:	9305      	str	r3, [sp, #20]
 80089aa:	4619      	mov	r1, r3
 80089ac:	f04f 0c0a 	mov.w	ip, #10
 80089b0:	4620      	mov	r0, r4
 80089b2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80089b6:	3a30      	subs	r2, #48	@ 0x30
 80089b8:	2a09      	cmp	r2, #9
 80089ba:	d903      	bls.n	80089c4 <_vfiprintf_r+0x1cc>
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d0c6      	beq.n	800894e <_vfiprintf_r+0x156>
 80089c0:	9105      	str	r1, [sp, #20]
 80089c2:	e7c4      	b.n	800894e <_vfiprintf_r+0x156>
 80089c4:	fb0c 2101 	mla	r1, ip, r1, r2
 80089c8:	4604      	mov	r4, r0
 80089ca:	2301      	movs	r3, #1
 80089cc:	e7f0      	b.n	80089b0 <_vfiprintf_r+0x1b8>
 80089ce:	ab03      	add	r3, sp, #12
 80089d0:	9300      	str	r3, [sp, #0]
 80089d2:	462a      	mov	r2, r5
 80089d4:	4b12      	ldr	r3, [pc, #72]	@ (8008a20 <_vfiprintf_r+0x228>)
 80089d6:	a904      	add	r1, sp, #16
 80089d8:	4630      	mov	r0, r6
 80089da:	f7fd fbd5 	bl	8006188 <_printf_float>
 80089de:	4607      	mov	r7, r0
 80089e0:	1c78      	adds	r0, r7, #1
 80089e2:	d1d6      	bne.n	8008992 <_vfiprintf_r+0x19a>
 80089e4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80089e6:	07d9      	lsls	r1, r3, #31
 80089e8:	d405      	bmi.n	80089f6 <_vfiprintf_r+0x1fe>
 80089ea:	89ab      	ldrh	r3, [r5, #12]
 80089ec:	059a      	lsls	r2, r3, #22
 80089ee:	d402      	bmi.n	80089f6 <_vfiprintf_r+0x1fe>
 80089f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80089f2:	f7fe f925 	bl	8006c40 <__retarget_lock_release_recursive>
 80089f6:	89ab      	ldrh	r3, [r5, #12]
 80089f8:	065b      	lsls	r3, r3, #25
 80089fa:	f53f af1f 	bmi.w	800883c <_vfiprintf_r+0x44>
 80089fe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008a00:	e71e      	b.n	8008840 <_vfiprintf_r+0x48>
 8008a02:	ab03      	add	r3, sp, #12
 8008a04:	9300      	str	r3, [sp, #0]
 8008a06:	462a      	mov	r2, r5
 8008a08:	4b05      	ldr	r3, [pc, #20]	@ (8008a20 <_vfiprintf_r+0x228>)
 8008a0a:	a904      	add	r1, sp, #16
 8008a0c:	4630      	mov	r0, r6
 8008a0e:	f7fd fe53 	bl	80066b8 <_printf_i>
 8008a12:	e7e4      	b.n	80089de <_vfiprintf_r+0x1e6>
 8008a14:	08008eae 	.word	0x08008eae
 8008a18:	08008eb8 	.word	0x08008eb8
 8008a1c:	08006189 	.word	0x08006189
 8008a20:	080087d5 	.word	0x080087d5
 8008a24:	08008eb4 	.word	0x08008eb4

08008a28 <__swbuf_r>:
 8008a28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a2a:	460e      	mov	r6, r1
 8008a2c:	4614      	mov	r4, r2
 8008a2e:	4605      	mov	r5, r0
 8008a30:	b118      	cbz	r0, 8008a3a <__swbuf_r+0x12>
 8008a32:	6a03      	ldr	r3, [r0, #32]
 8008a34:	b90b      	cbnz	r3, 8008a3a <__swbuf_r+0x12>
 8008a36:	f7fd ffe9 	bl	8006a0c <__sinit>
 8008a3a:	69a3      	ldr	r3, [r4, #24]
 8008a3c:	60a3      	str	r3, [r4, #8]
 8008a3e:	89a3      	ldrh	r3, [r4, #12]
 8008a40:	071a      	lsls	r2, r3, #28
 8008a42:	d501      	bpl.n	8008a48 <__swbuf_r+0x20>
 8008a44:	6923      	ldr	r3, [r4, #16]
 8008a46:	b943      	cbnz	r3, 8008a5a <__swbuf_r+0x32>
 8008a48:	4621      	mov	r1, r4
 8008a4a:	4628      	mov	r0, r5
 8008a4c:	f000 f82a 	bl	8008aa4 <__swsetup_r>
 8008a50:	b118      	cbz	r0, 8008a5a <__swbuf_r+0x32>
 8008a52:	f04f 37ff 	mov.w	r7, #4294967295
 8008a56:	4638      	mov	r0, r7
 8008a58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008a5a:	6823      	ldr	r3, [r4, #0]
 8008a5c:	6922      	ldr	r2, [r4, #16]
 8008a5e:	1a98      	subs	r0, r3, r2
 8008a60:	6963      	ldr	r3, [r4, #20]
 8008a62:	b2f6      	uxtb	r6, r6
 8008a64:	4283      	cmp	r3, r0
 8008a66:	4637      	mov	r7, r6
 8008a68:	dc05      	bgt.n	8008a76 <__swbuf_r+0x4e>
 8008a6a:	4621      	mov	r1, r4
 8008a6c:	4628      	mov	r0, r5
 8008a6e:	f7ff fd99 	bl	80085a4 <_fflush_r>
 8008a72:	2800      	cmp	r0, #0
 8008a74:	d1ed      	bne.n	8008a52 <__swbuf_r+0x2a>
 8008a76:	68a3      	ldr	r3, [r4, #8]
 8008a78:	3b01      	subs	r3, #1
 8008a7a:	60a3      	str	r3, [r4, #8]
 8008a7c:	6823      	ldr	r3, [r4, #0]
 8008a7e:	1c5a      	adds	r2, r3, #1
 8008a80:	6022      	str	r2, [r4, #0]
 8008a82:	701e      	strb	r6, [r3, #0]
 8008a84:	6962      	ldr	r2, [r4, #20]
 8008a86:	1c43      	adds	r3, r0, #1
 8008a88:	429a      	cmp	r2, r3
 8008a8a:	d004      	beq.n	8008a96 <__swbuf_r+0x6e>
 8008a8c:	89a3      	ldrh	r3, [r4, #12]
 8008a8e:	07db      	lsls	r3, r3, #31
 8008a90:	d5e1      	bpl.n	8008a56 <__swbuf_r+0x2e>
 8008a92:	2e0a      	cmp	r6, #10
 8008a94:	d1df      	bne.n	8008a56 <__swbuf_r+0x2e>
 8008a96:	4621      	mov	r1, r4
 8008a98:	4628      	mov	r0, r5
 8008a9a:	f7ff fd83 	bl	80085a4 <_fflush_r>
 8008a9e:	2800      	cmp	r0, #0
 8008aa0:	d0d9      	beq.n	8008a56 <__swbuf_r+0x2e>
 8008aa2:	e7d6      	b.n	8008a52 <__swbuf_r+0x2a>

08008aa4 <__swsetup_r>:
 8008aa4:	b538      	push	{r3, r4, r5, lr}
 8008aa6:	4b29      	ldr	r3, [pc, #164]	@ (8008b4c <__swsetup_r+0xa8>)
 8008aa8:	4605      	mov	r5, r0
 8008aaa:	6818      	ldr	r0, [r3, #0]
 8008aac:	460c      	mov	r4, r1
 8008aae:	b118      	cbz	r0, 8008ab8 <__swsetup_r+0x14>
 8008ab0:	6a03      	ldr	r3, [r0, #32]
 8008ab2:	b90b      	cbnz	r3, 8008ab8 <__swsetup_r+0x14>
 8008ab4:	f7fd ffaa 	bl	8006a0c <__sinit>
 8008ab8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008abc:	0719      	lsls	r1, r3, #28
 8008abe:	d422      	bmi.n	8008b06 <__swsetup_r+0x62>
 8008ac0:	06da      	lsls	r2, r3, #27
 8008ac2:	d407      	bmi.n	8008ad4 <__swsetup_r+0x30>
 8008ac4:	2209      	movs	r2, #9
 8008ac6:	602a      	str	r2, [r5, #0]
 8008ac8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008acc:	81a3      	strh	r3, [r4, #12]
 8008ace:	f04f 30ff 	mov.w	r0, #4294967295
 8008ad2:	e033      	b.n	8008b3c <__swsetup_r+0x98>
 8008ad4:	0758      	lsls	r0, r3, #29
 8008ad6:	d512      	bpl.n	8008afe <__swsetup_r+0x5a>
 8008ad8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008ada:	b141      	cbz	r1, 8008aee <__swsetup_r+0x4a>
 8008adc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008ae0:	4299      	cmp	r1, r3
 8008ae2:	d002      	beq.n	8008aea <__swsetup_r+0x46>
 8008ae4:	4628      	mov	r0, r5
 8008ae6:	f7fe ff07 	bl	80078f8 <_free_r>
 8008aea:	2300      	movs	r3, #0
 8008aec:	6363      	str	r3, [r4, #52]	@ 0x34
 8008aee:	89a3      	ldrh	r3, [r4, #12]
 8008af0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008af4:	81a3      	strh	r3, [r4, #12]
 8008af6:	2300      	movs	r3, #0
 8008af8:	6063      	str	r3, [r4, #4]
 8008afa:	6923      	ldr	r3, [r4, #16]
 8008afc:	6023      	str	r3, [r4, #0]
 8008afe:	89a3      	ldrh	r3, [r4, #12]
 8008b00:	f043 0308 	orr.w	r3, r3, #8
 8008b04:	81a3      	strh	r3, [r4, #12]
 8008b06:	6923      	ldr	r3, [r4, #16]
 8008b08:	b94b      	cbnz	r3, 8008b1e <__swsetup_r+0x7a>
 8008b0a:	89a3      	ldrh	r3, [r4, #12]
 8008b0c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008b10:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008b14:	d003      	beq.n	8008b1e <__swsetup_r+0x7a>
 8008b16:	4621      	mov	r1, r4
 8008b18:	4628      	mov	r0, r5
 8008b1a:	f000 f883 	bl	8008c24 <__smakebuf_r>
 8008b1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b22:	f013 0201 	ands.w	r2, r3, #1
 8008b26:	d00a      	beq.n	8008b3e <__swsetup_r+0x9a>
 8008b28:	2200      	movs	r2, #0
 8008b2a:	60a2      	str	r2, [r4, #8]
 8008b2c:	6962      	ldr	r2, [r4, #20]
 8008b2e:	4252      	negs	r2, r2
 8008b30:	61a2      	str	r2, [r4, #24]
 8008b32:	6922      	ldr	r2, [r4, #16]
 8008b34:	b942      	cbnz	r2, 8008b48 <__swsetup_r+0xa4>
 8008b36:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008b3a:	d1c5      	bne.n	8008ac8 <__swsetup_r+0x24>
 8008b3c:	bd38      	pop	{r3, r4, r5, pc}
 8008b3e:	0799      	lsls	r1, r3, #30
 8008b40:	bf58      	it	pl
 8008b42:	6962      	ldrpl	r2, [r4, #20]
 8008b44:	60a2      	str	r2, [r4, #8]
 8008b46:	e7f4      	b.n	8008b32 <__swsetup_r+0x8e>
 8008b48:	2000      	movs	r0, #0
 8008b4a:	e7f7      	b.n	8008b3c <__swsetup_r+0x98>
 8008b4c:	2000001c 	.word	0x2000001c

08008b50 <_raise_r>:
 8008b50:	291f      	cmp	r1, #31
 8008b52:	b538      	push	{r3, r4, r5, lr}
 8008b54:	4605      	mov	r5, r0
 8008b56:	460c      	mov	r4, r1
 8008b58:	d904      	bls.n	8008b64 <_raise_r+0x14>
 8008b5a:	2316      	movs	r3, #22
 8008b5c:	6003      	str	r3, [r0, #0]
 8008b5e:	f04f 30ff 	mov.w	r0, #4294967295
 8008b62:	bd38      	pop	{r3, r4, r5, pc}
 8008b64:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008b66:	b112      	cbz	r2, 8008b6e <_raise_r+0x1e>
 8008b68:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008b6c:	b94b      	cbnz	r3, 8008b82 <_raise_r+0x32>
 8008b6e:	4628      	mov	r0, r5
 8008b70:	f000 f830 	bl	8008bd4 <_getpid_r>
 8008b74:	4622      	mov	r2, r4
 8008b76:	4601      	mov	r1, r0
 8008b78:	4628      	mov	r0, r5
 8008b7a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008b7e:	f000 b817 	b.w	8008bb0 <_kill_r>
 8008b82:	2b01      	cmp	r3, #1
 8008b84:	d00a      	beq.n	8008b9c <_raise_r+0x4c>
 8008b86:	1c59      	adds	r1, r3, #1
 8008b88:	d103      	bne.n	8008b92 <_raise_r+0x42>
 8008b8a:	2316      	movs	r3, #22
 8008b8c:	6003      	str	r3, [r0, #0]
 8008b8e:	2001      	movs	r0, #1
 8008b90:	e7e7      	b.n	8008b62 <_raise_r+0x12>
 8008b92:	2100      	movs	r1, #0
 8008b94:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008b98:	4620      	mov	r0, r4
 8008b9a:	4798      	blx	r3
 8008b9c:	2000      	movs	r0, #0
 8008b9e:	e7e0      	b.n	8008b62 <_raise_r+0x12>

08008ba0 <raise>:
 8008ba0:	4b02      	ldr	r3, [pc, #8]	@ (8008bac <raise+0xc>)
 8008ba2:	4601      	mov	r1, r0
 8008ba4:	6818      	ldr	r0, [r3, #0]
 8008ba6:	f7ff bfd3 	b.w	8008b50 <_raise_r>
 8008baa:	bf00      	nop
 8008bac:	2000001c 	.word	0x2000001c

08008bb0 <_kill_r>:
 8008bb0:	b538      	push	{r3, r4, r5, lr}
 8008bb2:	4d07      	ldr	r5, [pc, #28]	@ (8008bd0 <_kill_r+0x20>)
 8008bb4:	2300      	movs	r3, #0
 8008bb6:	4604      	mov	r4, r0
 8008bb8:	4608      	mov	r0, r1
 8008bba:	4611      	mov	r1, r2
 8008bbc:	602b      	str	r3, [r5, #0]
 8008bbe:	f7f9 fc43 	bl	8002448 <_kill>
 8008bc2:	1c43      	adds	r3, r0, #1
 8008bc4:	d102      	bne.n	8008bcc <_kill_r+0x1c>
 8008bc6:	682b      	ldr	r3, [r5, #0]
 8008bc8:	b103      	cbz	r3, 8008bcc <_kill_r+0x1c>
 8008bca:	6023      	str	r3, [r4, #0]
 8008bcc:	bd38      	pop	{r3, r4, r5, pc}
 8008bce:	bf00      	nop
 8008bd0:	200005ac 	.word	0x200005ac

08008bd4 <_getpid_r>:
 8008bd4:	f7f9 bc30 	b.w	8002438 <_getpid>

08008bd8 <__swhatbuf_r>:
 8008bd8:	b570      	push	{r4, r5, r6, lr}
 8008bda:	460c      	mov	r4, r1
 8008bdc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008be0:	2900      	cmp	r1, #0
 8008be2:	b096      	sub	sp, #88	@ 0x58
 8008be4:	4615      	mov	r5, r2
 8008be6:	461e      	mov	r6, r3
 8008be8:	da0d      	bge.n	8008c06 <__swhatbuf_r+0x2e>
 8008bea:	89a3      	ldrh	r3, [r4, #12]
 8008bec:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008bf0:	f04f 0100 	mov.w	r1, #0
 8008bf4:	bf14      	ite	ne
 8008bf6:	2340      	movne	r3, #64	@ 0x40
 8008bf8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008bfc:	2000      	movs	r0, #0
 8008bfe:	6031      	str	r1, [r6, #0]
 8008c00:	602b      	str	r3, [r5, #0]
 8008c02:	b016      	add	sp, #88	@ 0x58
 8008c04:	bd70      	pop	{r4, r5, r6, pc}
 8008c06:	466a      	mov	r2, sp
 8008c08:	f000 f848 	bl	8008c9c <_fstat_r>
 8008c0c:	2800      	cmp	r0, #0
 8008c0e:	dbec      	blt.n	8008bea <__swhatbuf_r+0x12>
 8008c10:	9901      	ldr	r1, [sp, #4]
 8008c12:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008c16:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008c1a:	4259      	negs	r1, r3
 8008c1c:	4159      	adcs	r1, r3
 8008c1e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008c22:	e7eb      	b.n	8008bfc <__swhatbuf_r+0x24>

08008c24 <__smakebuf_r>:
 8008c24:	898b      	ldrh	r3, [r1, #12]
 8008c26:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008c28:	079d      	lsls	r5, r3, #30
 8008c2a:	4606      	mov	r6, r0
 8008c2c:	460c      	mov	r4, r1
 8008c2e:	d507      	bpl.n	8008c40 <__smakebuf_r+0x1c>
 8008c30:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008c34:	6023      	str	r3, [r4, #0]
 8008c36:	6123      	str	r3, [r4, #16]
 8008c38:	2301      	movs	r3, #1
 8008c3a:	6163      	str	r3, [r4, #20]
 8008c3c:	b003      	add	sp, #12
 8008c3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008c40:	ab01      	add	r3, sp, #4
 8008c42:	466a      	mov	r2, sp
 8008c44:	f7ff ffc8 	bl	8008bd8 <__swhatbuf_r>
 8008c48:	9f00      	ldr	r7, [sp, #0]
 8008c4a:	4605      	mov	r5, r0
 8008c4c:	4639      	mov	r1, r7
 8008c4e:	4630      	mov	r0, r6
 8008c50:	f7fe fec6 	bl	80079e0 <_malloc_r>
 8008c54:	b948      	cbnz	r0, 8008c6a <__smakebuf_r+0x46>
 8008c56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c5a:	059a      	lsls	r2, r3, #22
 8008c5c:	d4ee      	bmi.n	8008c3c <__smakebuf_r+0x18>
 8008c5e:	f023 0303 	bic.w	r3, r3, #3
 8008c62:	f043 0302 	orr.w	r3, r3, #2
 8008c66:	81a3      	strh	r3, [r4, #12]
 8008c68:	e7e2      	b.n	8008c30 <__smakebuf_r+0xc>
 8008c6a:	89a3      	ldrh	r3, [r4, #12]
 8008c6c:	6020      	str	r0, [r4, #0]
 8008c6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008c72:	81a3      	strh	r3, [r4, #12]
 8008c74:	9b01      	ldr	r3, [sp, #4]
 8008c76:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008c7a:	b15b      	cbz	r3, 8008c94 <__smakebuf_r+0x70>
 8008c7c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008c80:	4630      	mov	r0, r6
 8008c82:	f000 f81d 	bl	8008cc0 <_isatty_r>
 8008c86:	b128      	cbz	r0, 8008c94 <__smakebuf_r+0x70>
 8008c88:	89a3      	ldrh	r3, [r4, #12]
 8008c8a:	f023 0303 	bic.w	r3, r3, #3
 8008c8e:	f043 0301 	orr.w	r3, r3, #1
 8008c92:	81a3      	strh	r3, [r4, #12]
 8008c94:	89a3      	ldrh	r3, [r4, #12]
 8008c96:	431d      	orrs	r5, r3
 8008c98:	81a5      	strh	r5, [r4, #12]
 8008c9a:	e7cf      	b.n	8008c3c <__smakebuf_r+0x18>

08008c9c <_fstat_r>:
 8008c9c:	b538      	push	{r3, r4, r5, lr}
 8008c9e:	4d07      	ldr	r5, [pc, #28]	@ (8008cbc <_fstat_r+0x20>)
 8008ca0:	2300      	movs	r3, #0
 8008ca2:	4604      	mov	r4, r0
 8008ca4:	4608      	mov	r0, r1
 8008ca6:	4611      	mov	r1, r2
 8008ca8:	602b      	str	r3, [r5, #0]
 8008caa:	f7f9 fc2d 	bl	8002508 <_fstat>
 8008cae:	1c43      	adds	r3, r0, #1
 8008cb0:	d102      	bne.n	8008cb8 <_fstat_r+0x1c>
 8008cb2:	682b      	ldr	r3, [r5, #0]
 8008cb4:	b103      	cbz	r3, 8008cb8 <_fstat_r+0x1c>
 8008cb6:	6023      	str	r3, [r4, #0]
 8008cb8:	bd38      	pop	{r3, r4, r5, pc}
 8008cba:	bf00      	nop
 8008cbc:	200005ac 	.word	0x200005ac

08008cc0 <_isatty_r>:
 8008cc0:	b538      	push	{r3, r4, r5, lr}
 8008cc2:	4d06      	ldr	r5, [pc, #24]	@ (8008cdc <_isatty_r+0x1c>)
 8008cc4:	2300      	movs	r3, #0
 8008cc6:	4604      	mov	r4, r0
 8008cc8:	4608      	mov	r0, r1
 8008cca:	602b      	str	r3, [r5, #0]
 8008ccc:	f7f9 fc2c 	bl	8002528 <_isatty>
 8008cd0:	1c43      	adds	r3, r0, #1
 8008cd2:	d102      	bne.n	8008cda <_isatty_r+0x1a>
 8008cd4:	682b      	ldr	r3, [r5, #0]
 8008cd6:	b103      	cbz	r3, 8008cda <_isatty_r+0x1a>
 8008cd8:	6023      	str	r3, [r4, #0]
 8008cda:	bd38      	pop	{r3, r4, r5, pc}
 8008cdc:	200005ac 	.word	0x200005ac

08008ce0 <_init>:
 8008ce0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ce2:	bf00      	nop
 8008ce4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008ce6:	bc08      	pop	{r3}
 8008ce8:	469e      	mov	lr, r3
 8008cea:	4770      	bx	lr

08008cec <_fini>:
 8008cec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cee:	bf00      	nop
 8008cf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008cf2:	bc08      	pop	{r3}
 8008cf4:	469e      	mov	lr, r3
 8008cf6:	4770      	bx	lr
