;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* A */
A__0__DM__MASK EQU 0xE00000
A__0__DM__SHIFT EQU 21
A__0__DR EQU CYREG_PRT0_DR
A__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
A__0__HSIOM_MASK EQU 0xF0000000
A__0__HSIOM_SHIFT EQU 28
A__0__INTCFG EQU CYREG_PRT0_INTCFG
A__0__INTSTAT EQU CYREG_PRT0_INTSTAT
A__0__MASK EQU 0x80
A__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
A__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
A__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
A__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
A__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
A__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
A__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
A__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
A__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
A__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
A__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
A__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
A__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
A__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
A__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
A__0__PC EQU CYREG_PRT0_PC
A__0__PC2 EQU CYREG_PRT0_PC2
A__0__PORT EQU 0
A__0__PS EQU CYREG_PRT0_PS
A__0__SHIFT EQU 7
A__DR EQU CYREG_PRT0_DR
A__INTCFG EQU CYREG_PRT0_INTCFG
A__INTSTAT EQU CYREG_PRT0_INTSTAT
A__MASK EQU 0x80
A__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
A__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
A__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
A__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
A__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
A__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
A__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
A__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
A__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
A__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
A__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
A__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
A__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
A__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
A__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
A__PC EQU CYREG_PRT0_PC
A__PC2 EQU CYREG_PRT0_PC2
A__PORT EQU 0
A__PS EQU CYREG_PRT0_PS
A__SHIFT EQU 7

/* B */
B__0__DM__MASK EQU 0xE00000
B__0__DM__SHIFT EQU 21
B__0__DR EQU CYREG_PRT3_DR
B__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
B__0__HSIOM_MASK EQU 0xF0000000
B__0__HSIOM_SHIFT EQU 28
B__0__INTCFG EQU CYREG_PRT3_INTCFG
B__0__INTSTAT EQU CYREG_PRT3_INTSTAT
B__0__MASK EQU 0x80
B__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
B__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
B__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
B__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
B__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
B__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
B__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
B__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
B__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
B__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
B__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
B__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
B__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
B__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
B__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
B__0__PC EQU CYREG_PRT3_PC
B__0__PC2 EQU CYREG_PRT3_PC2
B__0__PORT EQU 3
B__0__PS EQU CYREG_PRT3_PS
B__0__SHIFT EQU 7
B__DR EQU CYREG_PRT3_DR
B__INTCFG EQU CYREG_PRT3_INTCFG
B__INTSTAT EQU CYREG_PRT3_INTSTAT
B__MASK EQU 0x80
B__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
B__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
B__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
B__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
B__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
B__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
B__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
B__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
B__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
B__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
B__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
B__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
B__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
B__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
B__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
B__PC EQU CYREG_PRT3_PC
B__PC2 EQU CYREG_PRT3_PC2
B__PORT EQU 3
B__PS EQU CYREG_PRT3_PS
B__SHIFT EQU 7

/* C */
C__0__DM__MASK EQU 0x07
C__0__DM__SHIFT EQU 0
C__0__DR EQU CYREG_PRT0_DR
C__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
C__0__HSIOM_MASK EQU 0x0000000F
C__0__HSIOM_SHIFT EQU 0
C__0__INTCFG EQU CYREG_PRT0_INTCFG
C__0__INTSTAT EQU CYREG_PRT0_INTSTAT
C__0__MASK EQU 0x01
C__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
C__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
C__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
C__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
C__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
C__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
C__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
C__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
C__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
C__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
C__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
C__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
C__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
C__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
C__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
C__0__PC EQU CYREG_PRT0_PC
C__0__PC2 EQU CYREG_PRT0_PC2
C__0__PORT EQU 0
C__0__PS EQU CYREG_PRT0_PS
C__0__SHIFT EQU 0
C__DR EQU CYREG_PRT0_DR
C__INTCFG EQU CYREG_PRT0_INTCFG
C__INTSTAT EQU CYREG_PRT0_INTSTAT
C__MASK EQU 0x01
C__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
C__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
C__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
C__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
C__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
C__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
C__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
C__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
C__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
C__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
C__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
C__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
C__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
C__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
C__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
C__PC EQU CYREG_PRT0_PC
C__PC2 EQU CYREG_PRT0_PC2
C__PORT EQU 0
C__PS EQU CYREG_PRT0_PS
C__SHIFT EQU 0

/* D */
D__0__DM__MASK EQU 0x38000
D__0__DM__SHIFT EQU 15
D__0__DR EQU CYREG_PRT3_DR
D__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
D__0__HSIOM_MASK EQU 0x00F00000
D__0__HSIOM_SHIFT EQU 20
D__0__INTCFG EQU CYREG_PRT3_INTCFG
D__0__INTSTAT EQU CYREG_PRT3_INTSTAT
D__0__MASK EQU 0x20
D__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
D__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
D__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
D__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
D__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
D__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
D__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
D__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
D__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
D__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
D__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
D__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
D__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
D__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
D__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
D__0__PC EQU CYREG_PRT3_PC
D__0__PC2 EQU CYREG_PRT3_PC2
D__0__PORT EQU 3
D__0__PS EQU CYREG_PRT3_PS
D__0__SHIFT EQU 5
D__DR EQU CYREG_PRT3_DR
D__INTCFG EQU CYREG_PRT3_INTCFG
D__INTSTAT EQU CYREG_PRT3_INTSTAT
D__MASK EQU 0x20
D__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
D__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
D__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
D__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
D__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
D__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
D__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
D__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
D__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
D__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
D__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
D__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
D__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
D__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
D__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
D__PC EQU CYREG_PRT3_PC
D__PC2 EQU CYREG_PRT3_PC2
D__PORT EQU 3
D__PS EQU CYREG_PRT3_PS
D__SHIFT EQU 5

/* GLCD */
GLCD_MOSI__0__DM__MASK EQU 0x7000
GLCD_MOSI__0__DM__SHIFT EQU 12
GLCD_MOSI__0__DR EQU CYREG_PRT3_DR
GLCD_MOSI__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
GLCD_MOSI__0__HSIOM_MASK EQU 0x000F0000
GLCD_MOSI__0__HSIOM_SHIFT EQU 16
GLCD_MOSI__0__INTCFG EQU CYREG_PRT3_INTCFG
GLCD_MOSI__0__INTSTAT EQU CYREG_PRT3_INTSTAT
GLCD_MOSI__0__MASK EQU 0x10
GLCD_MOSI__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
GLCD_MOSI__0__OUT_SEL_SHIFT EQU 8
GLCD_MOSI__0__OUT_SEL_VAL EQU 0
GLCD_MOSI__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
GLCD_MOSI__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
GLCD_MOSI__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
GLCD_MOSI__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
GLCD_MOSI__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
GLCD_MOSI__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
GLCD_MOSI__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
GLCD_MOSI__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
GLCD_MOSI__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
GLCD_MOSI__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
GLCD_MOSI__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
GLCD_MOSI__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
GLCD_MOSI__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
GLCD_MOSI__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
GLCD_MOSI__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
GLCD_MOSI__0__PC EQU CYREG_PRT3_PC
GLCD_MOSI__0__PC2 EQU CYREG_PRT3_PC2
GLCD_MOSI__0__PORT EQU 3
GLCD_MOSI__0__PS EQU CYREG_PRT3_PS
GLCD_MOSI__0__SHIFT EQU 4
GLCD_MOSI__DR EQU CYREG_PRT3_DR
GLCD_MOSI__INTCFG EQU CYREG_PRT3_INTCFG
GLCD_MOSI__INTSTAT EQU CYREG_PRT3_INTSTAT
GLCD_MOSI__MASK EQU 0x10
GLCD_MOSI__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
GLCD_MOSI__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
GLCD_MOSI__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
GLCD_MOSI__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
GLCD_MOSI__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
GLCD_MOSI__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
GLCD_MOSI__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
GLCD_MOSI__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
GLCD_MOSI__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
GLCD_MOSI__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
GLCD_MOSI__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
GLCD_MOSI__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
GLCD_MOSI__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
GLCD_MOSI__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
GLCD_MOSI__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
GLCD_MOSI__PC EQU CYREG_PRT3_PC
GLCD_MOSI__PC2 EQU CYREG_PRT3_PC2
GLCD_MOSI__PORT EQU 3
GLCD_MOSI__PS EQU CYREG_PRT3_PS
GLCD_MOSI__SHIFT EQU 4
GLCD_Reset__0__DM__MASK EQU 0x38
GLCD_Reset__0__DM__SHIFT EQU 3
GLCD_Reset__0__DR EQU CYREG_PRT3_DR
GLCD_Reset__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
GLCD_Reset__0__HSIOM_MASK EQU 0x000000F0
GLCD_Reset__0__HSIOM_SHIFT EQU 4
GLCD_Reset__0__INTCFG EQU CYREG_PRT3_INTCFG
GLCD_Reset__0__INTSTAT EQU CYREG_PRT3_INTSTAT
GLCD_Reset__0__MASK EQU 0x02
GLCD_Reset__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
GLCD_Reset__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
GLCD_Reset__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
GLCD_Reset__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
GLCD_Reset__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
GLCD_Reset__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
GLCD_Reset__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
GLCD_Reset__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
GLCD_Reset__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
GLCD_Reset__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
GLCD_Reset__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
GLCD_Reset__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
GLCD_Reset__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
GLCD_Reset__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
GLCD_Reset__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
GLCD_Reset__0__PC EQU CYREG_PRT3_PC
GLCD_Reset__0__PC2 EQU CYREG_PRT3_PC2
GLCD_Reset__0__PORT EQU 3
GLCD_Reset__0__PS EQU CYREG_PRT3_PS
GLCD_Reset__0__SHIFT EQU 1
GLCD_Reset__DR EQU CYREG_PRT3_DR
GLCD_Reset__INTCFG EQU CYREG_PRT3_INTCFG
GLCD_Reset__INTSTAT EQU CYREG_PRT3_INTSTAT
GLCD_Reset__MASK EQU 0x02
GLCD_Reset__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
GLCD_Reset__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
GLCD_Reset__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
GLCD_Reset__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
GLCD_Reset__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
GLCD_Reset__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
GLCD_Reset__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
GLCD_Reset__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
GLCD_Reset__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
GLCD_Reset__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
GLCD_Reset__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
GLCD_Reset__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
GLCD_Reset__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
GLCD_Reset__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
GLCD_Reset__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
GLCD_Reset__PC EQU CYREG_PRT3_PC
GLCD_Reset__PC2 EQU CYREG_PRT3_PC2
GLCD_Reset__PORT EQU 3
GLCD_Reset__PS EQU CYREG_PRT3_PS
GLCD_Reset__SHIFT EQU 1
GLCD_SCLK__0__DM__MASK EQU 0x1C0000
GLCD_SCLK__0__DM__SHIFT EQU 18
GLCD_SCLK__0__DR EQU CYREG_PRT3_DR
GLCD_SCLK__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
GLCD_SCLK__0__HSIOM_MASK EQU 0x0F000000
GLCD_SCLK__0__HSIOM_SHIFT EQU 24
GLCD_SCLK__0__INTCFG EQU CYREG_PRT3_INTCFG
GLCD_SCLK__0__INTSTAT EQU CYREG_PRT3_INTSTAT
GLCD_SCLK__0__MASK EQU 0x40
GLCD_SCLK__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
GLCD_SCLK__0__OUT_SEL_SHIFT EQU 12
GLCD_SCLK__0__OUT_SEL_VAL EQU 1
GLCD_SCLK__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
GLCD_SCLK__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
GLCD_SCLK__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
GLCD_SCLK__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
GLCD_SCLK__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
GLCD_SCLK__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
GLCD_SCLK__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
GLCD_SCLK__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
GLCD_SCLK__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
GLCD_SCLK__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
GLCD_SCLK__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
GLCD_SCLK__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
GLCD_SCLK__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
GLCD_SCLK__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
GLCD_SCLK__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
GLCD_SCLK__0__PC EQU CYREG_PRT3_PC
GLCD_SCLK__0__PC2 EQU CYREG_PRT3_PC2
GLCD_SCLK__0__PORT EQU 3
GLCD_SCLK__0__PS EQU CYREG_PRT3_PS
GLCD_SCLK__0__SHIFT EQU 6
GLCD_SCLK__DR EQU CYREG_PRT3_DR
GLCD_SCLK__INTCFG EQU CYREG_PRT3_INTCFG
GLCD_SCLK__INTSTAT EQU CYREG_PRT3_INTSTAT
GLCD_SCLK__MASK EQU 0x40
GLCD_SCLK__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
GLCD_SCLK__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
GLCD_SCLK__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
GLCD_SCLK__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
GLCD_SCLK__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
GLCD_SCLK__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
GLCD_SCLK__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
GLCD_SCLK__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
GLCD_SCLK__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
GLCD_SCLK__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
GLCD_SCLK__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
GLCD_SCLK__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
GLCD_SCLK__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
GLCD_SCLK__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
GLCD_SCLK__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
GLCD_SCLK__PC EQU CYREG_PRT3_PC
GLCD_SCLK__PC2 EQU CYREG_PRT3_PC2
GLCD_SCLK__PORT EQU 3
GLCD_SCLK__PS EQU CYREG_PRT3_PS
GLCD_SCLK__SHIFT EQU 6
GLCD_SPIM_UDB_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
GLCD_SPIM_UDB_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
GLCD_SPIM_UDB_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_01
GLCD_SPIM_UDB_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
GLCD_SPIM_UDB_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_01
GLCD_SPIM_UDB_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_01
GLCD_SPIM_UDB_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
GLCD_SPIM_UDB_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_01
GLCD_SPIM_UDB_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
GLCD_SPIM_UDB_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
GLCD_SPIM_UDB_BSPIM_BitCounter__CONTROL_REG EQU CYREG_UDB_W8_CTL_01
GLCD_SPIM_UDB_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
GLCD_SPIM_UDB_BSPIM_BitCounter__COUNT_REG EQU CYREG_UDB_W8_CTL_01
GLCD_SPIM_UDB_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
GLCD_SPIM_UDB_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
GLCD_SPIM_UDB_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
GLCD_SPIM_UDB_BSPIM_BitCounter__PERIOD_REG EQU CYREG_UDB_W8_MSK_01
GLCD_SPIM_UDB_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
GLCD_SPIM_UDB_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_01
GLCD_SPIM_UDB_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_UDB_W8_MSK_01
GLCD_SPIM_UDB_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
GLCD_SPIM_UDB_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
GLCD_SPIM_UDB_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
GLCD_SPIM_UDB_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_01
GLCD_SPIM_UDB_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_01
GLCD_SPIM_UDB_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_UDB_W8_ST_01
GLCD_SPIM_UDB_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
GLCD_SPIM_UDB_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_00
GLCD_SPIM_UDB_BSPIM_RxStsReg__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK_00
GLCD_SPIM_UDB_BSPIM_RxStsReg__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
GLCD_SPIM_UDB_BSPIM_RxStsReg__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST_00
GLCD_SPIM_UDB_BSPIM_RxStsReg__4__MASK EQU 0x10
GLCD_SPIM_UDB_BSPIM_RxStsReg__4__POS EQU 4
GLCD_SPIM_UDB_BSPIM_RxStsReg__5__MASK EQU 0x20
GLCD_SPIM_UDB_BSPIM_RxStsReg__5__POS EQU 5
GLCD_SPIM_UDB_BSPIM_RxStsReg__6__MASK EQU 0x40
GLCD_SPIM_UDB_BSPIM_RxStsReg__6__POS EQU 6
GLCD_SPIM_UDB_BSPIM_RxStsReg__MASK EQU 0x70
GLCD_SPIM_UDB_BSPIM_RxStsReg__MASK_REG EQU CYREG_UDB_W8_MSK_00
GLCD_SPIM_UDB_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
GLCD_SPIM_UDB_BSPIM_RxStsReg__STATUS_REG EQU CYREG_UDB_W8_ST_00
GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__A0_REG EQU CYREG_UDB_W8_A0_02
GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__A1_REG EQU CYREG_UDB_W8_A1_02
GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__D0_REG EQU CYREG_UDB_W8_D0_02
GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__D1_REG EQU CYREG_UDB_W8_D1_02
GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__F0_REG EQU CYREG_UDB_W8_F0_02
GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__F1_REG EQU CYREG_UDB_W8_F1_02
GLCD_SPIM_UDB_BSPIM_sR16_Dp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A_03
GLCD_SPIM_UDB_BSPIM_sR16_Dp_u1__A0_REG EQU CYREG_UDB_W8_A0_03
GLCD_SPIM_UDB_BSPIM_sR16_Dp_u1__A1_REG EQU CYREG_UDB_W8_A1_03
GLCD_SPIM_UDB_BSPIM_sR16_Dp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D_03
GLCD_SPIM_UDB_BSPIM_sR16_Dp_u1__D0_REG EQU CYREG_UDB_W8_D0_03
GLCD_SPIM_UDB_BSPIM_sR16_Dp_u1__D1_REG EQU CYREG_UDB_W8_D1_03
GLCD_SPIM_UDB_BSPIM_sR16_Dp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
GLCD_SPIM_UDB_BSPIM_sR16_Dp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F_03
GLCD_SPIM_UDB_BSPIM_sR16_Dp_u1__F0_REG EQU CYREG_UDB_W8_F0_03
GLCD_SPIM_UDB_BSPIM_sR16_Dp_u1__F1_REG EQU CYREG_UDB_W8_F1_03
GLCD_SPIM_UDB_BSPIM_TxStsReg__0__MASK EQU 0x01
GLCD_SPIM_UDB_BSPIM_TxStsReg__0__POS EQU 0
GLCD_SPIM_UDB_BSPIM_TxStsReg__1__MASK EQU 0x02
GLCD_SPIM_UDB_BSPIM_TxStsReg__1__POS EQU 1
GLCD_SPIM_UDB_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
GLCD_SPIM_UDB_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_02
GLCD_SPIM_UDB_BSPIM_TxStsReg__2__MASK EQU 0x04
GLCD_SPIM_UDB_BSPIM_TxStsReg__2__POS EQU 2
GLCD_SPIM_UDB_BSPIM_TxStsReg__3__MASK EQU 0x08
GLCD_SPIM_UDB_BSPIM_TxStsReg__3__POS EQU 3
GLCD_SPIM_UDB_BSPIM_TxStsReg__4__MASK EQU 0x10
GLCD_SPIM_UDB_BSPIM_TxStsReg__4__POS EQU 4
GLCD_SPIM_UDB_BSPIM_TxStsReg__MASK EQU 0x1F
GLCD_SPIM_UDB_BSPIM_TxStsReg__MASK_REG EQU CYREG_UDB_W8_MSK_02
GLCD_SPIM_UDB_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
GLCD_SPIM_UDB_BSPIM_TxStsReg__STATUS_REG EQU CYREG_UDB_W8_ST_02
GLCD_SPIM_UDB_IntClock__DIVIDER_MASK EQU 0x0000FFFF
GLCD_SPIM_UDB_IntClock__ENABLE EQU CYREG_CLK_DIVIDER_A00
GLCD_SPIM_UDB_IntClock__ENABLE_MASK EQU 0x80000000
GLCD_SPIM_UDB_IntClock__MASK EQU 0x80000000
GLCD_SPIM_UDB_IntClock__REGISTER EQU CYREG_CLK_DIVIDER_A00
GLCD_SS__0__DM__MASK EQU 0x1C0000
GLCD_SS__0__DM__SHIFT EQU 18
GLCD_SS__0__DR EQU CYREG_PRT0_DR
GLCD_SS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
GLCD_SS__0__HSIOM_MASK EQU 0x0F000000
GLCD_SS__0__HSIOM_SHIFT EQU 24
GLCD_SS__0__INTCFG EQU CYREG_PRT0_INTCFG
GLCD_SS__0__INTSTAT EQU CYREG_PRT0_INTSTAT
GLCD_SS__0__MASK EQU 0x40
GLCD_SS__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
GLCD_SS__0__OUT_SEL_SHIFT EQU 12
GLCD_SS__0__OUT_SEL_VAL EQU 2
GLCD_SS__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
GLCD_SS__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
GLCD_SS__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
GLCD_SS__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
GLCD_SS__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
GLCD_SS__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
GLCD_SS__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
GLCD_SS__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
GLCD_SS__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
GLCD_SS__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
GLCD_SS__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
GLCD_SS__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
GLCD_SS__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
GLCD_SS__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
GLCD_SS__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
GLCD_SS__0__PC EQU CYREG_PRT0_PC
GLCD_SS__0__PC2 EQU CYREG_PRT0_PC2
GLCD_SS__0__PORT EQU 0
GLCD_SS__0__PS EQU CYREG_PRT0_PS
GLCD_SS__0__SHIFT EQU 6
GLCD_SS__DR EQU CYREG_PRT0_DR
GLCD_SS__INTCFG EQU CYREG_PRT0_INTCFG
GLCD_SS__INTSTAT EQU CYREG_PRT0_INTSTAT
GLCD_SS__MASK EQU 0x40
GLCD_SS__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
GLCD_SS__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
GLCD_SS__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
GLCD_SS__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
GLCD_SS__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
GLCD_SS__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
GLCD_SS__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
GLCD_SS__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
GLCD_SS__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
GLCD_SS__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
GLCD_SS__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
GLCD_SS__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
GLCD_SS__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
GLCD_SS__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
GLCD_SS__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
GLCD_SS__PC EQU CYREG_PRT0_PC
GLCD_SS__PC2 EQU CYREG_PRT0_PC2
GLCD_SS__PORT EQU 0
GLCD_SS__PS EQU CYREG_PRT0_PS
GLCD_SS__SHIFT EQU 6

/* LED_Red */
LED_Red__0__DM__MASK EQU 0x1C0000
LED_Red__0__DM__SHIFT EQU 18
LED_Red__0__DR EQU CYREG_PRT1_DR
LED_Red__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LED_Red__0__HSIOM_MASK EQU 0x0F000000
LED_Red__0__HSIOM_SHIFT EQU 24
LED_Red__0__INTCFG EQU CYREG_PRT1_INTCFG
LED_Red__0__INTSTAT EQU CYREG_PRT1_INTSTAT
LED_Red__0__MASK EQU 0x40
LED_Red__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED_Red__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED_Red__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED_Red__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED_Red__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED_Red__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED_Red__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED_Red__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED_Red__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED_Red__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED_Red__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED_Red__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED_Red__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED_Red__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED_Red__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED_Red__0__PC EQU CYREG_PRT1_PC
LED_Red__0__PC2 EQU CYREG_PRT1_PC2
LED_Red__0__PORT EQU 1
LED_Red__0__PS EQU CYREG_PRT1_PS
LED_Red__0__SHIFT EQU 6
LED_Red__DR EQU CYREG_PRT1_DR
LED_Red__INTCFG EQU CYREG_PRT1_INTCFG
LED_Red__INTSTAT EQU CYREG_PRT1_INTSTAT
LED_Red__MASK EQU 0x40
LED_Red__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED_Red__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED_Red__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED_Red__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED_Red__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED_Red__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED_Red__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED_Red__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED_Red__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED_Red__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED_Red__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED_Red__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED_Red__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED_Red__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED_Red__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED_Red__PC EQU CYREG_PRT1_PC
LED_Red__PC2 EQU CYREG_PRT1_PC2
LED_Red__PORT EQU 1
LED_Red__PS EQU CYREG_PRT1_PS
LED_Red__SHIFT EQU 6

/* LED_Blue */
LED_Blue__0__DM__MASK EQU 0xE00
LED_Blue__0__DM__SHIFT EQU 9
LED_Blue__0__DR EQU CYREG_PRT0_DR
LED_Blue__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED_Blue__0__HSIOM_MASK EQU 0x0000F000
LED_Blue__0__HSIOM_SHIFT EQU 12
LED_Blue__0__INTCFG EQU CYREG_PRT0_INTCFG
LED_Blue__0__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_Blue__0__MASK EQU 0x08
LED_Blue__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_Blue__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_Blue__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_Blue__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_Blue__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_Blue__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_Blue__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_Blue__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_Blue__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_Blue__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_Blue__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_Blue__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_Blue__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_Blue__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_Blue__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_Blue__0__PC EQU CYREG_PRT0_PC
LED_Blue__0__PC2 EQU CYREG_PRT0_PC2
LED_Blue__0__PORT EQU 0
LED_Blue__0__PS EQU CYREG_PRT0_PS
LED_Blue__0__SHIFT EQU 3
LED_Blue__DR EQU CYREG_PRT0_DR
LED_Blue__INTCFG EQU CYREG_PRT0_INTCFG
LED_Blue__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_Blue__MASK EQU 0x08
LED_Blue__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_Blue__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_Blue__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_Blue__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_Blue__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_Blue__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_Blue__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_Blue__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_Blue__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_Blue__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_Blue__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_Blue__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_Blue__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_Blue__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_Blue__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_Blue__PC EQU CYREG_PRT0_PC
LED_Blue__PC2 EQU CYREG_PRT0_PC2
LED_Blue__PORT EQU 0
LED_Blue__PS EQU CYREG_PRT0_PS
LED_Blue__SHIFT EQU 3

/* Backlight */
Backlight__0__DM__MASK EQU 0x07
Backlight__0__DM__SHIFT EQU 0
Backlight__0__DR EQU CYREG_PRT3_DR
Backlight__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Backlight__0__HSIOM_MASK EQU 0x0000000F
Backlight__0__HSIOM_SHIFT EQU 0
Backlight__0__INTCFG EQU CYREG_PRT3_INTCFG
Backlight__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Backlight__0__MASK EQU 0x01
Backlight__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Backlight__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Backlight__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Backlight__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Backlight__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Backlight__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Backlight__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Backlight__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Backlight__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Backlight__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Backlight__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Backlight__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Backlight__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Backlight__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Backlight__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Backlight__0__PC EQU CYREG_PRT3_PC
Backlight__0__PC2 EQU CYREG_PRT3_PC2
Backlight__0__PORT EQU 3
Backlight__0__PS EQU CYREG_PRT3_PS
Backlight__0__SHIFT EQU 0
Backlight__DR EQU CYREG_PRT3_DR
Backlight__INTCFG EQU CYREG_PRT3_INTCFG
Backlight__INTSTAT EQU CYREG_PRT3_INTSTAT
Backlight__MASK EQU 0x01
Backlight__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Backlight__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Backlight__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Backlight__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Backlight__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Backlight__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Backlight__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Backlight__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Backlight__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Backlight__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Backlight__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Backlight__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Backlight__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Backlight__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Backlight__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Backlight__PC EQU CYREG_PRT3_PC
Backlight__PC2 EQU CYREG_PRT3_PC2
Backlight__PORT EQU 3
Backlight__PS EQU CYREG_PRT3_PS
Backlight__SHIFT EQU 0

/* LED_Green */
LED_Green__0__DM__MASK EQU 0x1C0
LED_Green__0__DM__SHIFT EQU 6
LED_Green__0__DR EQU CYREG_PRT0_DR
LED_Green__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED_Green__0__HSIOM_MASK EQU 0x00000F00
LED_Green__0__HSIOM_SHIFT EQU 8
LED_Green__0__INTCFG EQU CYREG_PRT0_INTCFG
LED_Green__0__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_Green__0__MASK EQU 0x04
LED_Green__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_Green__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_Green__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_Green__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_Green__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_Green__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_Green__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_Green__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_Green__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_Green__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_Green__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_Green__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_Green__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_Green__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_Green__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_Green__0__PC EQU CYREG_PRT0_PC
LED_Green__0__PC2 EQU CYREG_PRT0_PC2
LED_Green__0__PORT EQU 0
LED_Green__0__PS EQU CYREG_PRT0_PS
LED_Green__0__SHIFT EQU 2
LED_Green__DR EQU CYREG_PRT0_DR
LED_Green__INTCFG EQU CYREG_PRT0_INTCFG
LED_Green__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_Green__MASK EQU 0x04
LED_Green__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_Green__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_Green__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_Green__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_Green__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_Green__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_Green__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_Green__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_Green__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_Green__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_Green__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_Green__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_Green__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_Green__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_Green__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_Green__PC EQU CYREG_PRT0_PC
LED_Green__PC2 EQU CYREG_PRT0_PC2
LED_Green__PORT EQU 0
LED_Green__PS EQU CYREG_PRT0_PS
LED_Green__SHIFT EQU 2

/* Joy_Center */
Joy_Center__0__DM__MASK EQU 0x1C0000
Joy_Center__0__DM__SHIFT EQU 18
Joy_Center__0__DR EQU CYREG_PRT2_DR
Joy_Center__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Joy_Center__0__HSIOM_MASK EQU 0x0F000000
Joy_Center__0__HSIOM_SHIFT EQU 24
Joy_Center__0__INTCFG EQU CYREG_PRT2_INTCFG
Joy_Center__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Joy_Center__0__MASK EQU 0x40
Joy_Center__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Joy_Center__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Joy_Center__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Joy_Center__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Joy_Center__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Joy_Center__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Joy_Center__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Joy_Center__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Joy_Center__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Joy_Center__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Joy_Center__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Joy_Center__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Joy_Center__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Joy_Center__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Joy_Center__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Joy_Center__0__PC EQU CYREG_PRT2_PC
Joy_Center__0__PC2 EQU CYREG_PRT2_PC2
Joy_Center__0__PORT EQU 2
Joy_Center__0__PS EQU CYREG_PRT2_PS
Joy_Center__0__SHIFT EQU 6
Joy_Center__DR EQU CYREG_PRT2_DR
Joy_Center__INTCFG EQU CYREG_PRT2_INTCFG
Joy_Center__INTSTAT EQU CYREG_PRT2_INTSTAT
Joy_Center__MASK EQU 0x40
Joy_Center__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Joy_Center__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Joy_Center__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Joy_Center__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Joy_Center__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Joy_Center__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Joy_Center__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Joy_Center__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Joy_Center__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Joy_Center__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Joy_Center__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Joy_Center__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Joy_Center__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Joy_Center__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Joy_Center__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Joy_Center__PC EQU CYREG_PRT2_PC
Joy_Center__PC2 EQU CYREG_PRT2_PC2
Joy_Center__PORT EQU 2
Joy_Center__PS EQU CYREG_PRT2_PS
Joy_Center__SHIFT EQU 6

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
