// Seed: 3052139554
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  wire id_6;
  assign id_3 = 1;
  wor id_7, id_8;
  tri  id_9 = id_8 + id_8 - id_5.id_5;
  tri1 id_10;
  id_11(
      .id_0(),
      .id_1(1 * !id_10),
      .id_2(1),
      .id_3(),
      .id_4(),
      .id_5(1),
      .id_6(1),
      .id_7(id_5),
      .id_8(1),
      .id_9(1),
      .id_10(1),
      .id_11(1'b0),
      .id_12(id_1),
      .id_13(1)
  );
  wire  id_12;
  uwire id_13 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_11 = 1'b0;
  module_0(
      id_1, id_7, id_10, id_9, id_7
  );
endmodule
