                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ANSI-C Compiler
                              3 ; Version 3.0.1 #6227 (Oct  2 2015) (Linux)
                              4 ; This file was generated Fri Oct  2 17:15:21 2015
                              5 ;--------------------------------------------------------
                              6 	.module _fseq
                              7 	.optsdcc -mhc08
                              8 	
                              9 	.area HOME (CODE)
                             10 	.area GSINIT0 (CODE)
                             11 	.area GSINIT (CODE)
                             12 	.area GSFINAL (CODE)
                             13 	.area CSEG (CODE)
                             14 	.area XINIT
                             15 	.area CONST   (CODE)
                             16 	.area DSEG
                             17 	.area OSEG    (OVR)
                             18 	.area BSEG
                             19 	.area XSEG
                             20 	.area XISEG
                             21 ;--------------------------------------------------------
                             22 ; Public variables in this module
                             23 ;--------------------------------------------------------
                             24 	.globl ___fseq_PARM_2
                             25 	.globl ___fseq_PARM_1
                             26 	.globl ___fseq
                             27 ;--------------------------------------------------------
                             28 ;  ram data
                             29 ;--------------------------------------------------------
                             30 	.area DSEG
                             31 ;--------------------------------------------------------
                             32 ; overlayable items in  ram 
                             33 ;--------------------------------------------------------
                             34 	.area	OSEG    (OVR)
   0000                      35 ___fseq_sloc0_1_0::
   0000                      36 	.ds 4
   0004                      37 ___fseq_sloc1_1_0::
   0004                      38 	.ds 4
                             39 ;--------------------------------------------------------
                             40 ; absolute external ram data
                             41 ;--------------------------------------------------------
                             42 	.area XABS    (ABS)
                             43 ;--------------------------------------------------------
                             44 ; external initialized ram data
                             45 ;--------------------------------------------------------
                             46 	.area XISEG
                             47 ;--------------------------------------------------------
                             48 ; extended address mode data
                             49 ;--------------------------------------------------------
                             50 	.area XSEG
   0000                      51 ___fseq_PARM_1:
   0000                      52 	.ds 4
   0004                      53 ___fseq_PARM_2:
   0004                      54 	.ds 4
   0008                      55 ___fseq_fl1_1_1:
   0008                      56 	.ds 4
   000C                      57 ___fseq_fl2_1_1:
   000C                      58 	.ds 4
                             59 ;--------------------------------------------------------
                             60 ; global & static initialisations
                             61 ;--------------------------------------------------------
                             62 	.area HOME (CODE)
                             63 	.area GSINIT (CODE)
                             64 	.area GSFINAL (CODE)
                             65 	.area GSINIT (CODE)
                             66 ;--------------------------------------------------------
                             67 ; Home
                             68 ;--------------------------------------------------------
                             69 	.area HOME (CODE)
                             70 	.area HOME (CODE)
                             71 ;--------------------------------------------------------
                             72 ; code
                             73 ;--------------------------------------------------------
                             74 	.area CSEG (CODE)
                             75 ;------------------------------------------------------------
                             76 ;Allocation info for local variables in function '__fseq'
                             77 ;------------------------------------------------------------
                             78 ;a1                        Allocated with name '___fseq_PARM_1'
                             79 ;a2                        Allocated with name '___fseq_PARM_2'
                             80 ;fl1                       Allocated with name '___fseq_fl1_1_1'
                             81 ;fl2                       Allocated with name '___fseq_fl2_1_1'
                             82 ;sloc0                     Allocated with name '___fseq_sloc0_1_0'
                             83 ;sloc1                     Allocated with name '___fseq_sloc1_1_0'
                             84 ;------------------------------------------------------------
                             85 ;../_fseq.c:83: __fseq (float a1, float a2)
                             86 ;	-----------------------------------------
                             87 ;	 function __fseq
                             88 ;	-----------------------------------------
   0000                      89 ___fseq:
                             90 ;../_fseq.c:87: fl1.f = a1;
   0000 C6s00r00             91 	lda	___fseq_PARM_1
   0003 C7s00r08             92 	sta	___fseq_fl1_1_1
   0006 C6s00r01             93 	lda	(___fseq_PARM_1 + 1)
   0009 C7s00r09             94 	sta	(___fseq_fl1_1_1 + 1)
   000C C6s00r02             95 	lda	(___fseq_PARM_1 + 2)
   000F C7s00r0A             96 	sta	(___fseq_fl1_1_1 + 2)
   0012 C6s00r03             97 	lda	(___fseq_PARM_1 + 3)
   0015 C7s00r0B             98 	sta	(___fseq_fl1_1_1 + 3)
                             99 ;../_fseq.c:88: fl2.f = a2;
   0018 C6s00r04            100 	lda	___fseq_PARM_2
   001B C7s00r0C            101 	sta	___fseq_fl2_1_1
   001E C6s00r05            102 	lda	(___fseq_PARM_2 + 1)
   0021 C7s00r0D            103 	sta	(___fseq_fl2_1_1 + 1)
   0024 C6s00r06            104 	lda	(___fseq_PARM_2 + 2)
   0027 C7s00r0E            105 	sta	(___fseq_fl2_1_1 + 2)
   002A C6s00r07            106 	lda	(___fseq_PARM_2 + 3)
   002D C7s00r0F            107 	sta	(___fseq_fl2_1_1 + 3)
                            108 ;../_fseq.c:90: if (fl1.l == fl2.l)
   0030 C6s00r08            109 	lda	___fseq_fl1_1_1
   0033 B7*00               110 	sta	*___fseq_sloc0_1_0
   0035 C6s00r09            111 	lda	(___fseq_fl1_1_1 + 1)
   0038 B7*01               112 	sta	*(___fseq_sloc0_1_0 + 1)
   003A C6s00r0A            113 	lda	(___fseq_fl1_1_1 + 2)
   003D B7*02               114 	sta	*(___fseq_sloc0_1_0 + 2)
   003F C6s00r0B            115 	lda	(___fseq_fl1_1_1 + 3)
   0042 B7*03               116 	sta	*(___fseq_sloc0_1_0 + 3)
   0044 C6s00r0C            117 	lda	___fseq_fl2_1_1
   0047 B7*04               118 	sta	*___fseq_sloc1_1_0
   0049 C6s00r0D            119 	lda	(___fseq_fl2_1_1 + 1)
   004C B7*05               120 	sta	*(___fseq_sloc1_1_0 + 1)
   004E C6s00r0E            121 	lda	(___fseq_fl2_1_1 + 2)
   0051 B7*06               122 	sta	*(___fseq_sloc1_1_0 + 2)
   0053 C6s00r0F            123 	lda	(___fseq_fl2_1_1 + 3)
   0056 B7*07               124 	sta	*(___fseq_sloc1_1_0 + 3)
   0058 B6*03               125 	lda	*(___fseq_sloc0_1_0 + 3)
   005A B1*07               126 	cmp	*(___fseq_sloc1_1_0 + 3)
   005C 26 12               127 	bne	00109$
   005E B6*02               128 	lda	*(___fseq_sloc0_1_0 + 2)
   0060 B1*06               129 	cmp	*(___fseq_sloc1_1_0 + 2)
   0062 26 0C               130 	bne	00109$
   0064 B6*01               131 	lda	*(___fseq_sloc0_1_0 + 1)
   0066 B1*05               132 	cmp	*(___fseq_sloc1_1_0 + 1)
   0068 26 06               133 	bne	00109$
   006A B6*00               134 	lda	*___fseq_sloc0_1_0
   006C B1*04               135 	cmp	*___fseq_sloc1_1_0
   006E 27 02               136 	beq	00110$
   0070                     137 00109$:
   0070 20 03               138 	bra	00102$
   0072                     139 00110$:
                            140 ;../_fseq.c:91: return (1);
   0072 A6 01               141 	lda	#0x01
   0074 81                  142 	rts
   0075                     143 00102$:
                            144 ;../_fseq.c:92: if (((fl1.l | fl2.l) & 0x7FFFFFFF) == 0)
   0075 C6s00r08            145 	lda	___fseq_fl1_1_1
   0078 B7*04               146 	sta	*___fseq_sloc1_1_0
   007A C6s00r09            147 	lda	(___fseq_fl1_1_1 + 1)
   007D B7*05               148 	sta	*(___fseq_sloc1_1_0 + 1)
   007F C6s00r0A            149 	lda	(___fseq_fl1_1_1 + 2)
   0082 B7*06               150 	sta	*(___fseq_sloc1_1_0 + 2)
   0084 C6s00r0B            151 	lda	(___fseq_fl1_1_1 + 3)
   0087 B7*07               152 	sta	*(___fseq_sloc1_1_0 + 3)
   0089 C6s00r0C            153 	lda	___fseq_fl2_1_1
   008C B7*00               154 	sta	*___fseq_sloc0_1_0
   008E C6s00r0D            155 	lda	(___fseq_fl2_1_1 + 1)
   0091 B7*01               156 	sta	*(___fseq_sloc0_1_0 + 1)
   0093 C6s00r0E            157 	lda	(___fseq_fl2_1_1 + 2)
   0096 B7*02               158 	sta	*(___fseq_sloc0_1_0 + 2)
   0098 C6s00r0F            159 	lda	(___fseq_fl2_1_1 + 3)
   009B B7*03               160 	sta	*(___fseq_sloc0_1_0 + 3)
   009D B6*07               161 	lda	*(___fseq_sloc1_1_0 + 3)
   009F BA*03               162 	ora	*(___fseq_sloc0_1_0 + 3)
   00A1 B7*07               163 	sta	*(___fseq_sloc1_1_0 + 3)
   00A3 B6*06               164 	lda	*(___fseq_sloc1_1_0 + 2)
   00A5 BA*02               165 	ora	*(___fseq_sloc0_1_0 + 2)
   00A7 B7*06               166 	sta	*(___fseq_sloc1_1_0 + 2)
   00A9 B6*05               167 	lda	*(___fseq_sloc1_1_0 + 1)
   00AB BA*01               168 	ora	*(___fseq_sloc0_1_0 + 1)
   00AD B7*05               169 	sta	*(___fseq_sloc1_1_0 + 1)
   00AF B6*04               170 	lda	*___fseq_sloc1_1_0
   00B1 BA*00               171 	ora	*___fseq_sloc0_1_0
   00B3 B7*04               172 	sta	*___fseq_sloc1_1_0
   00B5 3D*07               173 	tst	*(___fseq_sloc1_1_0 + 3)
   00B7 26 0C               174 	bne	00111$
   00B9 3D*06               175 	tst	*(___fseq_sloc1_1_0 + 2)
   00BB 26 08               176 	bne	00111$
   00BD 3D*05               177 	tst	*(___fseq_sloc1_1_0 + 1)
   00BF 26 04               178 	bne	00111$
   00C1 B6*04               179 	lda	*___fseq_sloc1_1_0
   00C3 A4 7F               180 	and	#0x7F
   00C5                     181 00111$:
   00C5 26 03               182 	bne	00104$
   00C7                     183 00112$:
                            184 ;../_fseq.c:93: return (1);
   00C7 A6 01               185 	lda	#0x01
   00C9 81                  186 	rts
   00CA                     187 00104$:
                            188 ;../_fseq.c:94: return (0);
   00CA 4F                  189 	clra
   00CB                     190 00105$:
   00CB 81                  191 	rts
                            192 	.area CSEG (CODE)
                            193 	.area CONST   (CODE)
                            194 	.area XINIT
                            195 	.area CABS    (ABS,CODE)
