vendor_name = ModelSim
source_file = 1, D:/Github/Rtl/PARA_COMM.vhd
source_file = 1, D:/Github/Rtl/FPGAWR_DSPRE_CTRL.vhd
source_file = 1, D:/Github/Rtl/DSPWR_FPGARE_CTRL.vhd
source_file = 1, D:/Github/Rtl/DATABUS_SWAP.vhd
source_file = 1, D:/Github/Rtl/AD7606_DRIVER.vhd
source_file = 1, D:/Github/Rtl/READ1.vhd
source_file = 1, D:/Github/Rtl/HIGN.vhd
source_file = 1, D:/Github/Rtl/CONVENT.vhd
source_file = 1, D:/Github/Rtl/REST.vhd
source_file = 1, D:/Github/Prj/ip_core/PLL/PLL_IP.qip
source_file = 1, D:/Github/Prj/ip_core/PLL/PLL_IP.vhd
source_file = 1, D:/Github/Prj/ip_core/RAM_2_PORT/RAM_2_PORT.qip
source_file = 1, D:/Github/Prj/ip_core/RAM_2_PORT/RAM_2_PORT.vhd
source_file = 1, D:/Github/Prj/db/DSP_FPGA_PARACOMM.cbx.xml
source_file = 1, d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/Github/Prj/db/pll_ip_altpll.v
source_file = 1, d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, D:/Github/Prj/db/altsyncram_auq3.tdf
design_name = PARA_COMM
instance = comp, \RAMB_OUT[0]~output\, RAMB_OUT[0]~output, PARA_COMM, 1
instance = comp, \RAMB_OUT[1]~output\, RAMB_OUT[1]~output, PARA_COMM, 1
instance = comp, \RAMB_OUT[2]~output\, RAMB_OUT[2]~output, PARA_COMM, 1
instance = comp, \RAMB_OUT[3]~output\, RAMB_OUT[3]~output, PARA_COMM, 1
instance = comp, \RAMB_OUT[4]~output\, RAMB_OUT[4]~output, PARA_COMM, 1
instance = comp, \RAMB_OUT[5]~output\, RAMB_OUT[5]~output, PARA_COMM, 1
instance = comp, \RAMB_OUT[6]~output\, RAMB_OUT[6]~output, PARA_COMM, 1
instance = comp, \RAMB_OUT[7]~output\, RAMB_OUT[7]~output, PARA_COMM, 1
instance = comp, \RAMB_OUT[8]~output\, RAMB_OUT[8]~output, PARA_COMM, 1
instance = comp, \RAMB_OUT[9]~output\, RAMB_OUT[9]~output, PARA_COMM, 1
instance = comp, \RAMB_OUT[10]~output\, RAMB_OUT[10]~output, PARA_COMM, 1
instance = comp, \RAMB_OUT[11]~output\, RAMB_OUT[11]~output, PARA_COMM, 1
instance = comp, \RAMB_OUT[12]~output\, RAMB_OUT[12]~output, PARA_COMM, 1
instance = comp, \RAMB_OUT[13]~output\, RAMB_OUT[13]~output, PARA_COMM, 1
instance = comp, \RAMB_OUT[14]~output\, RAMB_OUT[14]~output, PARA_COMM, 1
instance = comp, \RAMB_OUT[15]~output\, RAMB_OUT[15]~output, PARA_COMM, 1
instance = comp, \CLK_DAC~output\, CLK_DAC~output, PARA_COMM, 1
instance = comp, \RESTOUT~output\, RESTOUT~output, PARA_COMM, 1
instance = comp, \CONVENT4~output\, CONVENT4~output, PARA_COMM, 1
instance = comp, \CS~output\, CS~output, PARA_COMM, 1
instance = comp, \RD~output\, RD~output, PARA_COMM, 1
instance = comp, \XD[0]~output\, XD[0]~output, PARA_COMM, 1
instance = comp, \XD[1]~output\, XD[1]~output, PARA_COMM, 1
instance = comp, \XD[2]~output\, XD[2]~output, PARA_COMM, 1
instance = comp, \XD[3]~output\, XD[3]~output, PARA_COMM, 1
instance = comp, \XD[4]~output\, XD[4]~output, PARA_COMM, 1
instance = comp, \XD[5]~output\, XD[5]~output, PARA_COMM, 1
instance = comp, \XD[6]~output\, XD[6]~output, PARA_COMM, 1
instance = comp, \XD[7]~output\, XD[7]~output, PARA_COMM, 1
instance = comp, \XD[8]~output\, XD[8]~output, PARA_COMM, 1
instance = comp, \XD[9]~output\, XD[9]~output, PARA_COMM, 1
instance = comp, \XD[10]~output\, XD[10]~output, PARA_COMM, 1
instance = comp, \XD[11]~output\, XD[11]~output, PARA_COMM, 1
instance = comp, \XD[12]~output\, XD[12]~output, PARA_COMM, 1
instance = comp, \XD[13]~output\, XD[13]~output, PARA_COMM, 1
instance = comp, \XD[14]~output\, XD[14]~output, PARA_COMM, 1
instance = comp, \XD[15]~output\, XD[15]~output, PARA_COMM, 1
instance = comp, \XZCS_7~input\, XZCS_7~input, PARA_COMM, 1
instance = comp, \CLK_30M~input\, CLK_30M~input, PARA_COMM, 1
instance = comp, \U0|altpll_component|auto_generated|pll1\, U0|altpll_component|auto_generated|pll1, PARA_COMM, 1
instance = comp, \U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\, U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, PARA_COMM, 1
instance = comp, \U2|Add1~1\, U2|Add1~1, PARA_COMM, 1
instance = comp, \U5|U3|CQI[2]~2\, U5|U3|CQI[2]~2, PARA_COMM, 1
instance = comp, \U5|U3|CQI[2]\, U5|U3|CQI[2], PARA_COMM, 1
instance = comp, \U5|U3|Equal1~0\, U5|U3|Equal1~0, PARA_COMM, 1
instance = comp, \U5|U2|CONVENT1~0\, U5|U2|CONVENT1~0, PARA_COMM, 1
instance = comp, \U5|U2|CONVENT1~1\, U5|U2|CONVENT1~1, PARA_COMM, 1
instance = comp, \U5|U3|READFLAG~0\, U5|U3|READFLAG~0, PARA_COMM, 1
instance = comp, \U5|U3|READFLAG\, U5|U3|READFLAG, PARA_COMM, 1
instance = comp, \U5|U3|CNT[0]~4\, U5|U3|CNT[0]~4, PARA_COMM, 1
instance = comp, \U5|U3|CNT[0]\, U5|U3|CNT[0], PARA_COMM, 1
instance = comp, \U5|U3|CNT[1]~0\, U5|U3|CNT[1]~0, PARA_COMM, 1
instance = comp, \U5|U3|CNT[1]\, U5|U3|CNT[1], PARA_COMM, 1
instance = comp, \U5|U3|CNT~1\, U5|U3|CNT~1, PARA_COMM, 1
instance = comp, \U5|U3|CNT[2]\, U5|U3|CNT[2], PARA_COMM, 1
instance = comp, \U5|U3|CNT[3]~2\, U5|U3|CNT[3]~2, PARA_COMM, 1
instance = comp, \U5|U3|CNT[3]~3\, U5|U3|CNT[3]~3, PARA_COMM, 1
instance = comp, \U5|U3|CNT[3]\, U5|U3|CNT[3], PARA_COMM, 1
instance = comp, \U5|U3|STARTREAD~0\, U5|U3|STARTREAD~0, PARA_COMM, 1
instance = comp, \U5|U3|STARTREAD~1\, U5|U3|STARTREAD~1, PARA_COMM, 1
instance = comp, \U5|U3|STARTREAD\, U5|U3|STARTREAD, PARA_COMM, 1
instance = comp, \U5|U2|CQI[2]~2\, U5|U2|CQI[2]~2, PARA_COMM, 1
instance = comp, \U5|U2|CQI[2]\, U5|U2|CQI[2], PARA_COMM, 1
instance = comp, \U5|U2|CQI[1]~1\, U5|U2|CQI[1]~1, PARA_COMM, 1
instance = comp, \U5|U2|CQI[1]\, U5|U2|CQI[1], PARA_COMM, 1
instance = comp, \U5|U2|CQI[3]~3\, U5|U2|CQI[3]~3, PARA_COMM, 1
instance = comp, \U5|U2|CQI[3]\, U5|U2|CQI[3], PARA_COMM, 1
instance = comp, \U5|U2|CQI[0]~0\, U5|U2|CQI[0]~0, PARA_COMM, 1
instance = comp, \U5|U2|CQI[0]\, U5|U2|CQI[0], PARA_COMM, 1
instance = comp, \U5|U2|Equal1~0\, U5|U2|Equal1~0, PARA_COMM, 1
instance = comp, \U5|U2|CONVENT1~2\, U5|U2|CONVENT1~2, PARA_COMM, 1
instance = comp, \U5|U2|CONVENT1\, U5|U2|CONVENT1, PARA_COMM, 1
instance = comp, \BUSY~input\, BUSY~input, PARA_COMM, 1
instance = comp, \U5|U3|FLAG~0\, U5|U3|FLAG~0, PARA_COMM, 1
instance = comp, \U5|U3|FLAG~1\, U5|U3|FLAG~1, PARA_COMM, 1
instance = comp, \U5|U3|FLAG\, U5|U3|FLAG, PARA_COMM, 1
instance = comp, \U5|U3|RD1~0\, U5|U3|RD1~0, PARA_COMM, 1
instance = comp, \U5|U3|RD1~1\, U5|U3|RD1~1, PARA_COMM, 1
instance = comp, \U5|U3|RD1\, U5|U3|RD1, PARA_COMM, 1
instance = comp, \U5|U3|process_2~2\, U5|U3|process_2~2, PARA_COMM, 1
instance = comp, \U5|U3|CNTRD[0]\, U5|U3|CNTRD[0], PARA_COMM, 1
instance = comp, \U5|U3|CNTRD~0\, U5|U3|CNTRD~0, PARA_COMM, 1
instance = comp, \U5|U3|CNTRD[1]\, U5|U3|CNTRD[1], PARA_COMM, 1
instance = comp, \U5|U3|Add2~0\, U5|U3|Add2~0, PARA_COMM, 1
instance = comp, \U5|U3|CNTRD~1\, U5|U3|CNTRD~1, PARA_COMM, 1
instance = comp, \U5|U3|CNTRD[2]\, U5|U3|CNTRD[2], PARA_COMM, 1
instance = comp, \U5|U3|Add2~1\, U5|U3|Add2~1, PARA_COMM, 1
instance = comp, \U5|U3|CNTRD~2\, U5|U3|CNTRD~2, PARA_COMM, 1
instance = comp, \U5|U3|CNTRD[3]\, U5|U3|CNTRD[3], PARA_COMM, 1
instance = comp, \U5|U3|process_2~0\, U5|U3|process_2~0, PARA_COMM, 1
instance = comp, \U5|U3|process_2~1\, U5|U3|process_2~1, PARA_COMM, 1
instance = comp, \U5|U3|CQI[1]\, U5|U3|CQI[1], PARA_COMM, 1
instance = comp, \U5|U3|CQI~1\, U5|U3|CQI~1, PARA_COMM, 1
instance = comp, \U5|U3|CQI[3]\, U5|U3|CQI[3], PARA_COMM, 1
instance = comp, \U5|U3|CQI~0\, U5|U3|CQI~0, PARA_COMM, 1
instance = comp, \U5|U3|CQI[0]\, U5|U3|CQI[0], PARA_COMM, 1
instance = comp, \U2|Add1~0\, U2|Add1~0, PARA_COMM, 1
instance = comp, \U5|U5|CH_EN~feeder\, U5|U5|CH_EN~feeder, PARA_COMM, 1
instance = comp, \U5|U5|CH_EN\, U5|U5|CH_EN, PARA_COMM, 1
instance = comp, \XRD~input\, XRD~input, PARA_COMM, 1
instance = comp, \U2|WREN_A\, U2|WREN_A, PARA_COMM, 1
instance = comp, \U2|RDEN_A\, U2|RDEN_A, PARA_COMM, 1
instance = comp, \XWE~input\, XWE~input, PARA_COMM, 1
instance = comp, \U3|WREN_B\, U3|WREN_B, PARA_COMM, 1
instance = comp, \U3|RDEN_B\, U3|RDEN_B, PARA_COMM, 1
instance = comp, \INDATA[0]~input\, INDATA[0]~input, PARA_COMM, 1
instance = comp, \U5|U3|DATA[0]~feeder\, U5|U3|DATA[0]~feeder, PARA_COMM, 1
instance = comp, \U5|U3|DATA[0]\, U5|U3|DATA[0], PARA_COMM, 1
instance = comp, \XA[0]~input\, XA[0]~input, PARA_COMM, 1
instance = comp, \U2|WREN_A~clkctrl\, U2|WREN_A~clkctrl, PARA_COMM, 1
instance = comp, \U5|U5|CH_EN~clkctrl\, U5|U5|CH_EN~clkctrl, PARA_COMM, 1
instance = comp, \U2|Add0~0\, U2|Add0~0, PARA_COMM, 1
instance = comp, \U2|CH_CNT[3]\, U2|CH_CNT[3], PARA_COMM, 1
instance = comp, \U2|Add0~2\, U2|Add0~2, PARA_COMM, 1
instance = comp, \U2|CH_CNT[4]\, U2|CH_CNT[4], PARA_COMM, 1
instance = comp, \U2|Add0~4\, U2|Add0~4, PARA_COMM, 1
instance = comp, \U2|CH_CNT[5]\, U2|CH_CNT[5], PARA_COMM, 1
instance = comp, \U2|Add0~6\, U2|Add0~6, PARA_COMM, 1
instance = comp, \U2|CH_CNT[6]\, U2|CH_CNT[6], PARA_COMM, 1
instance = comp, \U2|Add0~8\, U2|Add0~8, PARA_COMM, 1
instance = comp, \U2|CH_CNT[7]\, U2|CH_CNT[7], PARA_COMM, 1
instance = comp, \U2|Add0~10\, U2|Add0~10, PARA_COMM, 1
instance = comp, \U2|CH_CNT[8]\, U2|CH_CNT[8], PARA_COMM, 1
instance = comp, \U2|Add0~12\, U2|Add0~12, PARA_COMM, 1
instance = comp, \U2|CH_CNT[9]\, U2|CH_CNT[9], PARA_COMM, 1
instance = comp, \U2|Add0~14\, U2|Add0~14, PARA_COMM, 1
instance = comp, \U2|CH_CNT[10]\, U2|CH_CNT[10], PARA_COMM, 1
instance = comp, \U2|Add0~16\, U2|Add0~16, PARA_COMM, 1
instance = comp, \U2|Equal0~1\, U2|Equal0~1, PARA_COMM, 1
instance = comp, \U2|Equal0~0\, U2|Equal0~0, PARA_COMM, 1
instance = comp, \U2|CH_CNT~0\, U2|CH_CNT~0, PARA_COMM, 1
instance = comp, \U2|CH_CNT[11]\, U2|CH_CNT[11], PARA_COMM, 1
instance = comp, \U2|Add2~0\, U2|Add2~0, PARA_COMM, 1
instance = comp, \U2|Add2~3\, U2|Add2~3, PARA_COMM, 1
instance = comp, \U2|Add2~6\, U2|Add2~6, PARA_COMM, 1
instance = comp, \U2|Add2~9\, U2|Add2~9, PARA_COMM, 1
instance = comp, \U2|Add2~12\, U2|Add2~12, PARA_COMM, 1
instance = comp, \U2|Add2~15\, U2|Add2~15, PARA_COMM, 1
instance = comp, \U2|Add2~18\, U2|Add2~18, PARA_COMM, 1
instance = comp, \U2|Add2~21\, U2|Add2~21, PARA_COMM, 1
instance = comp, \U2|Add2~24\, U2|Add2~24, PARA_COMM, 1
instance = comp, \U2|Add2~26\, U2|Add2~26, PARA_COMM, 1
instance = comp, \U2|ADDR_FPGAWR[11]\, U2|ADDR_FPGAWR[11], PARA_COMM, 1
instance = comp, \U2|Add2~23\, U2|Add2~23, PARA_COMM, 1
instance = comp, \U2|ADDR_FPGAWR[10]\, U2|ADDR_FPGAWR[10], PARA_COMM, 1
instance = comp, \U2|Add2~20\, U2|Add2~20, PARA_COMM, 1
instance = comp, \U2|ADDR_FPGAWR[9]\, U2|ADDR_FPGAWR[9], PARA_COMM, 1
instance = comp, \U2|Add2~5\, U2|Add2~5, PARA_COMM, 1
instance = comp, \U2|ADDR_FPGAWR[4]\, U2|ADDR_FPGAWR[4], PARA_COMM, 1
instance = comp, \U2|Equal1~2\, U2|Equal1~2, PARA_COMM, 1
instance = comp, \U2|Add2~17\, U2|Add2~17, PARA_COMM, 1
instance = comp, \U2|ADDR_FPGAWR[8]\, U2|ADDR_FPGAWR[8], PARA_COMM, 1
instance = comp, \U2|Add2~8\, U2|Add2~8, PARA_COMM, 1
instance = comp, \U2|ADDR_FPGAWR[5]\, U2|ADDR_FPGAWR[5], PARA_COMM, 1
instance = comp, \U2|Add2~11\, U2|Add2~11, PARA_COMM, 1
instance = comp, \U2|ADDR_FPGAWR[6]\, U2|ADDR_FPGAWR[6], PARA_COMM, 1
instance = comp, \U2|Add2~14\, U2|Add2~14, PARA_COMM, 1
instance = comp, \U2|ADDR_FPGAWR[7]\, U2|ADDR_FPGAWR[7], PARA_COMM, 1
instance = comp, \U2|Equal1~1\, U2|Equal1~1, PARA_COMM, 1
instance = comp, \U2|ADDR_FPGAWR~1\, U2|ADDR_FPGAWR~1, PARA_COMM, 1
instance = comp, \U2|ADDR_FPGAWR[1]\, U2|ADDR_FPGAWR[1], PARA_COMM, 1
instance = comp, \U2|Add2~2\, U2|Add2~2, PARA_COMM, 1
instance = comp, \U2|ADDR_FPGAWR[3]\, U2|ADDR_FPGAWR[3], PARA_COMM, 1
instance = comp, \U2|Add1~2\, U2|Add1~2, PARA_COMM, 1
instance = comp, \U2|ADDR_FPGAWR~2\, U2|ADDR_FPGAWR~2, PARA_COMM, 1
instance = comp, \U2|ADDR_FPGAWR[2]\, U2|ADDR_FPGAWR[2], PARA_COMM, 1
instance = comp, \U2|Equal1~0\, U2|Equal1~0, PARA_COMM, 1
instance = comp, \U2|ADDR_FPGAWR~0\, U2|ADDR_FPGAWR~0, PARA_COMM, 1
instance = comp, \U2|ADDR_FPGAWR[0]\, U2|ADDR_FPGAWR[0], PARA_COMM, 1
instance = comp, \U2|ADDRESS_A[0]~0\, U2|ADDRESS_A[0]~0, PARA_COMM, 1
instance = comp, \XA[1]~input\, XA[1]~input, PARA_COMM, 1
instance = comp, \U2|ADDRESS_A[1]~1\, U2|ADDRESS_A[1]~1, PARA_COMM, 1
instance = comp, \XA[2]~input\, XA[2]~input, PARA_COMM, 1
instance = comp, \U2|ADDRESS_A[2]~2\, U2|ADDRESS_A[2]~2, PARA_COMM, 1
instance = comp, \XA[3]~input\, XA[3]~input, PARA_COMM, 1
instance = comp, \U2|ADDRESS_A[3]~3\, U2|ADDRESS_A[3]~3, PARA_COMM, 1
instance = comp, \XA[4]~input\, XA[4]~input, PARA_COMM, 1
instance = comp, \U2|ADDRESS_A[4]~4\, U2|ADDRESS_A[4]~4, PARA_COMM, 1
instance = comp, \XA[5]~input\, XA[5]~input, PARA_COMM, 1
instance = comp, \U2|ADDRESS_A[5]~5\, U2|ADDRESS_A[5]~5, PARA_COMM, 1
instance = comp, \XA[6]~input\, XA[6]~input, PARA_COMM, 1
instance = comp, \U2|ADDRESS_A[6]~6\, U2|ADDRESS_A[6]~6, PARA_COMM, 1
instance = comp, \XA[7]~input\, XA[7]~input, PARA_COMM, 1
instance = comp, \U2|ADDRESS_A[7]~7\, U2|ADDRESS_A[7]~7, PARA_COMM, 1
instance = comp, \XA[8]~input\, XA[8]~input, PARA_COMM, 1
instance = comp, \U2|ADDRESS_A[8]~8\, U2|ADDRESS_A[8]~8, PARA_COMM, 1
instance = comp, \XA[9]~input\, XA[9]~input, PARA_COMM, 1
instance = comp, \U2|ADDRESS_A[9]~9\, U2|ADDRESS_A[9]~9, PARA_COMM, 1
instance = comp, \XA[10]~input\, XA[10]~input, PARA_COMM, 1
instance = comp, \U2|ADDRESS_A[10]~10\, U2|ADDRESS_A[10]~10, PARA_COMM, 1
instance = comp, \XA[11]~input\, XA[11]~input, PARA_COMM, 1
instance = comp, \U2|ADDRESS_A[11]~11\, U2|ADDRESS_A[11]~11, PARA_COMM, 1
instance = comp, \XD[0]~input\, XD[0]~input, PARA_COMM, 1
instance = comp, \U1|DATA_B[0]~0\, U1|DATA_B[0]~0, PARA_COMM, 1
instance = comp, \U3|WREN_B~clkctrl\, U3|WREN_B~clkctrl, PARA_COMM, 1
instance = comp, \U3|Add0~0\, U3|Add0~0, PARA_COMM, 1
instance = comp, \U3|ADDR_FPGARE[0]\, U3|ADDR_FPGARE[0], PARA_COMM, 1
instance = comp, \U3|ADDRESS_B[0]~0\, U3|ADDRESS_B[0]~0, PARA_COMM, 1
instance = comp, \U3|Add0~2\, U3|Add0~2, PARA_COMM, 1
instance = comp, \U3|ADDR_FPGARE[1]\, U3|ADDR_FPGARE[1], PARA_COMM, 1
instance = comp, \U3|ADDRESS_B[1]~1\, U3|ADDRESS_B[1]~1, PARA_COMM, 1
instance = comp, \U3|Add0~4\, U3|Add0~4, PARA_COMM, 1
instance = comp, \U3|ADDR_FPGARE[2]\, U3|ADDR_FPGARE[2], PARA_COMM, 1
instance = comp, \U3|ADDRESS_B[2]~2\, U3|ADDRESS_B[2]~2, PARA_COMM, 1
instance = comp, \U3|Add0~6\, U3|Add0~6, PARA_COMM, 1
instance = comp, \U3|ADDR_FPGARE[3]\, U3|ADDR_FPGARE[3], PARA_COMM, 1
instance = comp, \U3|ADDRESS_B[3]~3\, U3|ADDRESS_B[3]~3, PARA_COMM, 1
instance = comp, \U3|Add0~8\, U3|Add0~8, PARA_COMM, 1
instance = comp, \U3|ADDR_FPGARE[4]\, U3|ADDR_FPGARE[4], PARA_COMM, 1
instance = comp, \U3|ADDRESS_B[4]~4\, U3|ADDRESS_B[4]~4, PARA_COMM, 1
instance = comp, \U3|Add0~10\, U3|Add0~10, PARA_COMM, 1
instance = comp, \U3|ADDR_FPGARE[5]\, U3|ADDR_FPGARE[5], PARA_COMM, 1
instance = comp, \U3|ADDRESS_B[5]~5\, U3|ADDRESS_B[5]~5, PARA_COMM, 1
instance = comp, \U3|Add0~12\, U3|Add0~12, PARA_COMM, 1
instance = comp, \U3|ADDR_FPGARE[6]\, U3|ADDR_FPGARE[6], PARA_COMM, 1
instance = comp, \U3|ADDRESS_B[6]~6\, U3|ADDRESS_B[6]~6, PARA_COMM, 1
instance = comp, \U3|Add0~14\, U3|Add0~14, PARA_COMM, 1
instance = comp, \U3|ADDR_FPGARE[7]\, U3|ADDR_FPGARE[7], PARA_COMM, 1
instance = comp, \U3|ADDRESS_B[7]~7\, U3|ADDRESS_B[7]~7, PARA_COMM, 1
instance = comp, \U3|Add0~16\, U3|Add0~16, PARA_COMM, 1
instance = comp, \U3|ADDR_FPGARE[8]\, U3|ADDR_FPGARE[8], PARA_COMM, 1
instance = comp, \U3|ADDRESS_B[8]~8\, U3|ADDRESS_B[8]~8, PARA_COMM, 1
instance = comp, \U3|Add0~18\, U3|Add0~18, PARA_COMM, 1
instance = comp, \U3|ADDR_FPGARE[9]\, U3|ADDR_FPGARE[9], PARA_COMM, 1
instance = comp, \U3|ADDRESS_B[9]~9\, U3|ADDRESS_B[9]~9, PARA_COMM, 1
instance = comp, \U3|Add0~20\, U3|Add0~20, PARA_COMM, 1
instance = comp, \U3|ADDR_FPGARE[10]\, U3|ADDR_FPGARE[10], PARA_COMM, 1
instance = comp, \U3|ADDRESS_B[10]~10\, U3|ADDRESS_B[10]~10, PARA_COMM, 1
instance = comp, \U3|Equal0~0\, U3|Equal0~0, PARA_COMM, 1
instance = comp, \U3|Equal0~1\, U3|Equal0~1, PARA_COMM, 1
instance = comp, \U3|Equal0~2\, U3|Equal0~2, PARA_COMM, 1
instance = comp, \U3|Add0~22\, U3|Add0~22, PARA_COMM, 1
instance = comp, \U3|ADDR_FPGARE~0\, U3|ADDR_FPGARE~0, PARA_COMM, 1
instance = comp, \U3|ADDR_FPGARE[11]\, U3|ADDR_FPGARE[11], PARA_COMM, 1
instance = comp, \U3|ADDRESS_B[11]~11\, U3|ADDRESS_B[11]~11, PARA_COMM, 1
instance = comp, \INDATA[1]~input\, INDATA[1]~input, PARA_COMM, 1
instance = comp, \U5|U3|DATA[1]~feeder\, U5|U3|DATA[1]~feeder, PARA_COMM, 1
instance = comp, \U5|U3|DATA[1]\, U5|U3|DATA[1], PARA_COMM, 1
instance = comp, \XD[1]~input\, XD[1]~input, PARA_COMM, 1
instance = comp, \U1|DATA_B[1]~1\, U1|DATA_B[1]~1, PARA_COMM, 1
instance = comp, \U4|altsyncram_component|auto_generated|ram_block1a0\, U4|altsyncram_component|auto_generated|ram_block1a0, PARA_COMM, 1
instance = comp, \U1|XD~16\, U1|XD~16, PARA_COMM, 1
instance = comp, \INDATA[2]~input\, INDATA[2]~input, PARA_COMM, 1
instance = comp, \U5|U3|DATA[2]~feeder\, U5|U3|DATA[2]~feeder, PARA_COMM, 1
instance = comp, \U5|U3|DATA[2]\, U5|U3|DATA[2], PARA_COMM, 1
instance = comp, \XD[2]~input\, XD[2]~input, PARA_COMM, 1
instance = comp, \U1|DATA_B[2]~2\, U1|DATA_B[2]~2, PARA_COMM, 1
instance = comp, \INDATA[3]~input\, INDATA[3]~input, PARA_COMM, 1
instance = comp, \U5|U3|DATA[3]~feeder\, U5|U3|DATA[3]~feeder, PARA_COMM, 1
instance = comp, \U5|U3|DATA[3]\, U5|U3|DATA[3], PARA_COMM, 1
instance = comp, \XD[3]~input\, XD[3]~input, PARA_COMM, 1
instance = comp, \U1|DATA_B[3]~3\, U1|DATA_B[3]~3, PARA_COMM, 1
instance = comp, \U4|altsyncram_component|auto_generated|ram_block1a2\, U4|altsyncram_component|auto_generated|ram_block1a2, PARA_COMM, 1
instance = comp, \INDATA[4]~input\, INDATA[4]~input, PARA_COMM, 1
instance = comp, \U5|U3|DATA[4]~feeder\, U5|U3|DATA[4]~feeder, PARA_COMM, 1
instance = comp, \U5|U3|DATA[4]\, U5|U3|DATA[4], PARA_COMM, 1
instance = comp, \XD[4]~input\, XD[4]~input, PARA_COMM, 1
instance = comp, \U1|DATA_B[4]~4\, U1|DATA_B[4]~4, PARA_COMM, 1
instance = comp, \INDATA[5]~input\, INDATA[5]~input, PARA_COMM, 1
instance = comp, \U5|U3|DATA[5]\, U5|U3|DATA[5], PARA_COMM, 1
instance = comp, \XD[5]~input\, XD[5]~input, PARA_COMM, 1
instance = comp, \U1|DATA_B[5]~5\, U1|DATA_B[5]~5, PARA_COMM, 1
instance = comp, \U4|altsyncram_component|auto_generated|ram_block1a4\, U4|altsyncram_component|auto_generated|ram_block1a4, PARA_COMM, 1
instance = comp, \INDATA[6]~input\, INDATA[6]~input, PARA_COMM, 1
instance = comp, \U5|U3|DATA[6]\, U5|U3|DATA[6], PARA_COMM, 1
instance = comp, \XD[6]~input\, XD[6]~input, PARA_COMM, 1
instance = comp, \U1|DATA_B[6]~6\, U1|DATA_B[6]~6, PARA_COMM, 1
instance = comp, \INDATA[7]~input\, INDATA[7]~input, PARA_COMM, 1
instance = comp, \U5|U3|DATA[7]~feeder\, U5|U3|DATA[7]~feeder, PARA_COMM, 1
instance = comp, \U5|U3|DATA[7]\, U5|U3|DATA[7], PARA_COMM, 1
instance = comp, \XD[7]~input\, XD[7]~input, PARA_COMM, 1
instance = comp, \U1|DATA_B[7]~7\, U1|DATA_B[7]~7, PARA_COMM, 1
instance = comp, \U4|altsyncram_component|auto_generated|ram_block1a6\, U4|altsyncram_component|auto_generated|ram_block1a6, PARA_COMM, 1
instance = comp, \INDATA[8]~input\, INDATA[8]~input, PARA_COMM, 1
instance = comp, \U5|U3|DATA[8]\, U5|U3|DATA[8], PARA_COMM, 1
instance = comp, \XD[8]~input\, XD[8]~input, PARA_COMM, 1
instance = comp, \U1|DATA_B[8]~8\, U1|DATA_B[8]~8, PARA_COMM, 1
instance = comp, \INDATA[9]~input\, INDATA[9]~input, PARA_COMM, 1
instance = comp, \U5|U3|DATA[9]~feeder\, U5|U3|DATA[9]~feeder, PARA_COMM, 1
instance = comp, \U5|U3|DATA[9]\, U5|U3|DATA[9], PARA_COMM, 1
instance = comp, \XD[9]~input\, XD[9]~input, PARA_COMM, 1
instance = comp, \U1|DATA_B[9]~9\, U1|DATA_B[9]~9, PARA_COMM, 1
instance = comp, \U4|altsyncram_component|auto_generated|ram_block1a8\, U4|altsyncram_component|auto_generated|ram_block1a8, PARA_COMM, 1
instance = comp, \INDATA[10]~input\, INDATA[10]~input, PARA_COMM, 1
instance = comp, \U5|U3|DATA[10]~feeder\, U5|U3|DATA[10]~feeder, PARA_COMM, 1
instance = comp, \U5|U3|DATA[10]\, U5|U3|DATA[10], PARA_COMM, 1
instance = comp, \XD[10]~input\, XD[10]~input, PARA_COMM, 1
instance = comp, \U1|DATA_B[10]~10\, U1|DATA_B[10]~10, PARA_COMM, 1
instance = comp, \INDATA[11]~input\, INDATA[11]~input, PARA_COMM, 1
instance = comp, \U5|U3|DATA[11]~feeder\, U5|U3|DATA[11]~feeder, PARA_COMM, 1
instance = comp, \U5|U3|DATA[11]\, U5|U3|DATA[11], PARA_COMM, 1
instance = comp, \XD[11]~input\, XD[11]~input, PARA_COMM, 1
instance = comp, \U1|DATA_B[11]~11\, U1|DATA_B[11]~11, PARA_COMM, 1
instance = comp, \U4|altsyncram_component|auto_generated|ram_block1a10\, U4|altsyncram_component|auto_generated|ram_block1a10, PARA_COMM, 1
instance = comp, \INDATA[12]~input\, INDATA[12]~input, PARA_COMM, 1
instance = comp, \U5|U3|DATA[12]~feeder\, U5|U3|DATA[12]~feeder, PARA_COMM, 1
instance = comp, \U5|U3|DATA[12]\, U5|U3|DATA[12], PARA_COMM, 1
instance = comp, \XD[12]~input\, XD[12]~input, PARA_COMM, 1
instance = comp, \U1|DATA_B[12]~12\, U1|DATA_B[12]~12, PARA_COMM, 1
instance = comp, \INDATA[13]~input\, INDATA[13]~input, PARA_COMM, 1
instance = comp, \U5|U3|DATA[13]~feeder\, U5|U3|DATA[13]~feeder, PARA_COMM, 1
instance = comp, \U5|U3|DATA[13]\, U5|U3|DATA[13], PARA_COMM, 1
instance = comp, \XD[13]~input\, XD[13]~input, PARA_COMM, 1
instance = comp, \U1|DATA_B[13]~13\, U1|DATA_B[13]~13, PARA_COMM, 1
instance = comp, \U4|altsyncram_component|auto_generated|ram_block1a12\, U4|altsyncram_component|auto_generated|ram_block1a12, PARA_COMM, 1
instance = comp, \INDATA[14]~input\, INDATA[14]~input, PARA_COMM, 1
instance = comp, \U5|U3|DATA[14]~feeder\, U5|U3|DATA[14]~feeder, PARA_COMM, 1
instance = comp, \U5|U3|DATA[14]\, U5|U3|DATA[14], PARA_COMM, 1
instance = comp, \XD[14]~input\, XD[14]~input, PARA_COMM, 1
instance = comp, \U1|DATA_B[14]~14\, U1|DATA_B[14]~14, PARA_COMM, 1
instance = comp, \INDATA[15]~input\, INDATA[15]~input, PARA_COMM, 1
instance = comp, \U5|U3|DATA[15]\, U5|U3|DATA[15], PARA_COMM, 1
instance = comp, \XD[15]~input\, XD[15]~input, PARA_COMM, 1
instance = comp, \U1|DATA_B[15]~15\, U1|DATA_B[15]~15, PARA_COMM, 1
instance = comp, \U4|altsyncram_component|auto_generated|ram_block1a14\, U4|altsyncram_component|auto_generated|ram_block1a14, PARA_COMM, 1
instance = comp, \U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_CLK_DAC\, U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_CLK_DAC, PARA_COMM, 1
instance = comp, \U5|U1|CQI[2]~6\, U5|U1|CQI[2]~6, PARA_COMM, 1
instance = comp, \U5|U1|CQI[3]~9\, U5|U1|CQI[3]~9, PARA_COMM, 1
instance = comp, \U5|U1|Equal0~1\, U5|U1|Equal0~1, PARA_COMM, 1
instance = comp, \U5|U1|CQI[3]\, U5|U1|CQI[3], PARA_COMM, 1
instance = comp, \U5|U1|CQI[4]~11\, U5|U1|CQI[4]~11, PARA_COMM, 1
instance = comp, \U5|U1|CQI[4]\, U5|U1|CQI[4], PARA_COMM, 1
instance = comp, \U5|U1|CQI[1]~4\, U5|U1|CQI[1]~4, PARA_COMM, 1
instance = comp, \U5|U1|CQI[1]\, U5|U1|CQI[1], PARA_COMM, 1
instance = comp, \U5|U1|Equal0~0\, U5|U1|Equal0~0, PARA_COMM, 1
instance = comp, \U5|U1|CQI[0]~8\, U5|U1|CQI[0]~8, PARA_COMM, 1
instance = comp, \U5|U1|CQI[0]\, U5|U1|CQI[0], PARA_COMM, 1
instance = comp, \U5|U1|CQI[2]\, U5|U1|CQI[2], PARA_COMM, 1
instance = comp, \U5|U1|RSET0~0\, U5|U1|RSET0~0, PARA_COMM, 1
instance = comp, \U5|U1|RSET0~1\, U5|U1|RSET0~1, PARA_COMM, 1
instance = comp, \U5|U1|RSET0\, U5|U1|RSET0, PARA_COMM, 1
instance = comp, \FIRSTDATA~input\, FIRSTDATA~input, PARA_COMM, 1
