{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1736871426537 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736871426537 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 14 17:17:03 2025 " "Processing started: Tue Jan 14 17:17:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736871426537 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871426537 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_Nano -c DE0_Nano " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_Nano -c DE0_Nano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871426537 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1736871427265 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1736871427265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/filter_1ram_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/filter_1ram_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter_1RAM_delay " "Found entity 1: filter_1RAM_delay" {  } { { "DE0_Nano_SOPC/synthesis/submodules/filter_1RAM_delay.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/filter_1RAM_delay.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/filter.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter " "Found entity 1: filter" {  } { { "DE0_Nano_SOPC/synthesis/submodules/filter.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/filter_5x5_720px.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/filter_5x5_720px.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter_5x5_720px " "Found entity 1: filter_5x5_720px" {  } { { "DE0_Nano_SOPC/synthesis/submodules/filter_5x5_720px.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/filter_5x5_720px.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/filter_3x3_720px.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/filter_3x3_720px.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter_3x3_720px " "Found entity 1: filter_3x3_720px" {  } { { "DE0_Nano_SOPC/synthesis/submodules/filter_3x3_720px.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/filter_3x3_720px.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/filter_3x3_240px.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/filter_3x3_240px.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter_3x3_240px " "Found entity 1: filter_3x3_240px" {  } { { "DE0_Nano_SOPC/synthesis/submodules/filter_3x3_240px.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/filter_3x3_240px.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/latency_aware_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/latency_aware_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 latency_aware_read_master " "Found entity 1: latency_aware_read_master" {  } { { "DE0_Nano_SOPC/synthesis/submodules/latency_aware_read_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/latency_aware_read_master.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/de0_nano_sopc.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/de0_nano_sopc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC " "Found entity 1: DE0_Nano_SOPC" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_irq_mapper " "Found entity 1: DE0_Nano_SOPC_irq_mapper" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_irq_mapper.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_1 " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_1" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_001" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_1_rsp_mux " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_1_rsp_mux" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436238 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_1_rsp_demux " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_1_rsp_demux" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_1_cmd_mux " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_1_cmd_mux" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_1_cmd_demux " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_1_cmd_demux" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436238 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436254 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_Nano_SOPC_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router_001.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1736871436254 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_Nano_SOPC_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router_001.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1736871436254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_1_router_001_default_decode " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_1_router_001_default_decode" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router_001.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436254 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_Nano_SOPC_mm_interconnect_1_router_001 " "Found entity 2: DE0_Nano_SOPC_mm_interconnect_1_router_001" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router_001.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436254 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_Nano_SOPC_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1736871436254 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_Nano_SOPC_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1736871436254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_1_router_default_decode " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_1_router_default_decode" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436254 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_Nano_SOPC_mm_interconnect_1_router " "Found entity 2: DE0_Nano_SOPC_mm_interconnect_1_router" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0 " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_002 " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_002" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_001 " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_001" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_rsp_mux " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_rsp_mux" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_005 " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_005" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_005.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_003 " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_003" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_001 " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_001" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_rsp_demux " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_rsp_demux" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_003 " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_003" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_001 " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_001" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_cmd_mux " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_cmd_mux" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_cmd_demux_002 " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_cmd_demux_002" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_cmd_demux_001 " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_cmd_demux_001" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_cmd_demux " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_cmd_demux" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file de0_nano_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436320 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436320 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436320 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436320 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436320 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1736871436320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436320 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1736871436320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436326 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_Nano_SOPC_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_006.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1736871436326 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_Nano_SOPC_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_006.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1736871436326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_router_006_default_decode " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_router_006_default_decode" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_006.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436326 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_Nano_SOPC_mm_interconnect_0_router_006 " "Found entity 2: DE0_Nano_SOPC_mm_interconnect_0_router_006" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_006.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436326 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_Nano_SOPC_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1736871436326 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_Nano_SOPC_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1736871436326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_router_004_default_decode " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_router_004_default_decode" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436326 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_Nano_SOPC_mm_interconnect_0_router_004 " "Found entity 2: DE0_Nano_SOPC_mm_interconnect_0_router_004" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436326 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_Nano_SOPC_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1736871436326 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_Nano_SOPC_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1736871436326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_router_003_default_decode " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_router_003_default_decode" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436334 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_Nano_SOPC_mm_interconnect_0_router_003 " "Found entity 2: DE0_Nano_SOPC_mm_interconnect_0_router_003" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436334 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_Nano_SOPC_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1736871436334 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_Nano_SOPC_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1736871436334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_router_002_default_decode " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_router_002_default_decode" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436334 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_Nano_SOPC_mm_interconnect_0_router_002 " "Found entity 2: DE0_Nano_SOPC_mm_interconnect_0_router_002" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436334 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_Nano_SOPC_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1736871436334 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_Nano_SOPC_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1736871436334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_router_001_default_decode " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_router_001_default_decode" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436334 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_Nano_SOPC_mm_interconnect_0_router_001 " "Found entity 2: DE0_Nano_SOPC_mm_interconnect_0_router_001" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436334 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_Nano_SOPC_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1736871436334 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_Nano_SOPC_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1736871436334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_router_default_decode " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_router_default_decode" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436334 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_Nano_SOPC_mm_interconnect_0_router " "Found entity 2: DE0_Nano_SOPC_mm_interconnect_0_router" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_cpu_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_cpu_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_cpu_custom_instruction_master_multi_xconnect " "Found entity 1: DE0_Nano_SOPC_cpu_custom_instruction_master_multi_xconnect" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_custom_instruction_master_multi_xconnect.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_customins_master_translator.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_touch_panel_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_touch_panel_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_touch_panel_spi " "Found entity 1: DE0_Nano_SOPC_touch_panel_spi" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_touch_panel_spi.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_touch_panel_spi.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_touch_panel_pen_irq_n.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_touch_panel_pen_irq_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_touch_panel_pen_irq_n " "Found entity 1: DE0_Nano_SOPC_touch_panel_pen_irq_n" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_touch_panel_pen_irq_n.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_touch_panel_pen_irq_n.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_touch_panel_busy.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_touch_panel_busy.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_touch_panel_busy " "Found entity 1: DE0_Nano_SOPC_touch_panel_busy" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_touch_panel_busy.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_touch_panel_busy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_timer " "Found entity 1: DE0_Nano_SOPC_timer" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_timer.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_sysid " "Found entity 1: DE0_Nano_SOPC_sysid" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sysid.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_sw " "Found entity 1: DE0_Nano_SOPC_sw" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sw.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_sdram_input_efifo_module " "Found entity 1: DE0_Nano_SOPC_sdram_input_efifo_module" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436350 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_Nano_SOPC_sdram " "Found entity 2: DE0_Nano_SOPC_sdram" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436350 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE0_Nano_SOPC_sdram_test_component.v(236) " "Verilog HDL warning at DE0_Nano_SOPC_sdram_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram_test_component.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1736871436350 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE0_Nano_SOPC_sdram_test_component.v(237) " "Verilog HDL warning at DE0_Nano_SOPC_sdram_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram_test_component.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1736871436350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_sdram_test_component_ram_module " "Found entity 1: DE0_Nano_SOPC_sdram_test_component_ram_module" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram_test_component.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436350 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_Nano_SOPC_sdram_test_component " "Found entity 2: DE0_Nano_SOPC_sdram_test_component" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram_test_component.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/ci_custom_master.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/ci_custom_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 CI_custom_master " "Found entity 1: CI_custom_master" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436350 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DE0_Nano_SOPC/synthesis/submodules/filter_2D_par.v " "Can't analyze file -- file DE0_Nano_SOPC/synthesis/submodules/filter_2D_par.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1736871436366 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DE0_Nano_SOPC/synthesis/submodules/filter_2D_seq.v " "Can't analyze file -- file DE0_Nano_SOPC/synthesis/submodules/filter_2D_seq.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1736871436366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_master " "Found entity 1: read_master" {  } { { "DE0_Nano_SOPC/synthesis/submodules/read_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/read_master.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_master " "Found entity 1: write_master" {  } { { "DE0_Nano_SOPC/synthesis/submodules/write_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/write_master.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_led.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_led " "Found entity 1: DE0_Nano_SOPC_led" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_led.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_key " "Found entity 1: DE0_Nano_SOPC_key" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_key.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_jtag_uart_sim_scfifo_w " "Found entity 1: DE0_Nano_SOPC_jtag_uart_sim_scfifo_w" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436375 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_Nano_SOPC_jtag_uart_scfifo_w " "Found entity 2: DE0_Nano_SOPC_jtag_uart_scfifo_w" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436375 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE0_Nano_SOPC_jtag_uart_sim_scfifo_r " "Found entity 3: DE0_Nano_SOPC_jtag_uart_sim_scfifo_r" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436375 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE0_Nano_SOPC_jtag_uart_scfifo_r " "Found entity 4: DE0_Nano_SOPC_jtag_uart_scfifo_r" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436375 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE0_Nano_SOPC_jtag_uart " "Found entity 5: DE0_Nano_SOPC_jtag_uart" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_epcs_flash_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_epcs_flash_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_epcs_flash_controller_0_sub " "Found entity 1: DE0_Nano_SOPC_epcs_flash_controller_0_sub" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_epcs_flash_controller_0.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_epcs_flash_controller_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436381 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_Nano_SOPC_epcs_flash_controller_0 " "Found entity 2: DE0_Nano_SOPC_epcs_flash_controller_0" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_epcs_flash_controller_0.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_epcs_flash_controller_0.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_cpu " "Found entity 1: DE0_Nano_SOPC_cpu" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_cpu_cpu_ic_data_module " "Found entity 1: DE0_Nano_SOPC_cpu_cpu_ic_data_module" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436998 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_Nano_SOPC_cpu_cpu_ic_tag_module " "Found entity 2: DE0_Nano_SOPC_cpu_cpu_ic_tag_module" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436998 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE0_Nano_SOPC_cpu_cpu_bht_module " "Found entity 3: DE0_Nano_SOPC_cpu_cpu_bht_module" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436998 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE0_Nano_SOPC_cpu_cpu_register_bank_a_module " "Found entity 4: DE0_Nano_SOPC_cpu_cpu_register_bank_a_module" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436998 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE0_Nano_SOPC_cpu_cpu_register_bank_b_module " "Found entity 5: DE0_Nano_SOPC_cpu_cpu_register_bank_b_module" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436998 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE0_Nano_SOPC_cpu_cpu_dc_tag_module " "Found entity 6: DE0_Nano_SOPC_cpu_cpu_dc_tag_module" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436998 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE0_Nano_SOPC_cpu_cpu_dc_data_module " "Found entity 7: DE0_Nano_SOPC_cpu_cpu_dc_data_module" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436998 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE0_Nano_SOPC_cpu_cpu_dc_victim_module " "Found entity 8: DE0_Nano_SOPC_cpu_cpu_dc_victim_module" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436998 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug " "Found entity 9: DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436998 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE0_Nano_SOPC_cpu_cpu_nios2_oci_break " "Found entity 10: DE0_Nano_SOPC_cpu_cpu_nios2_oci_break" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436998 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE0_Nano_SOPC_cpu_cpu_nios2_oci_xbrk " "Found entity 11: DE0_Nano_SOPC_cpu_cpu_nios2_oci_xbrk" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436998 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE0_Nano_SOPC_cpu_cpu_nios2_oci_dbrk " "Found entity 12: DE0_Nano_SOPC_cpu_cpu_nios2_oci_dbrk" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436998 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE0_Nano_SOPC_cpu_cpu_nios2_oci_itrace " "Found entity 13: DE0_Nano_SOPC_cpu_cpu_nios2_oci_itrace" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436998 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE0_Nano_SOPC_cpu_cpu_nios2_oci_td_mode " "Found entity 14: DE0_Nano_SOPC_cpu_cpu_nios2_oci_td_mode" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436998 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE0_Nano_SOPC_cpu_cpu_nios2_oci_dtrace " "Found entity 15: DE0_Nano_SOPC_cpu_cpu_nios2_oci_dtrace" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436998 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE0_Nano_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: DE0_Nano_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436998 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436998 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436998 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo " "Found entity 19: DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436998 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE0_Nano_SOPC_cpu_cpu_nios2_oci_pib " "Found entity 20: DE0_Nano_SOPC_cpu_cpu_nios2_oci_pib" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436998 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE0_Nano_SOPC_cpu_cpu_nios2_oci_im " "Found entity 21: DE0_Nano_SOPC_cpu_cpu_nios2_oci_im" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436998 ""} { "Info" "ISGN_ENTITY_NAME" "22 DE0_Nano_SOPC_cpu_cpu_nios2_performance_monitors " "Found entity 22: DE0_Nano_SOPC_cpu_cpu_nios2_performance_monitors" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436998 ""} { "Info" "ISGN_ENTITY_NAME" "23 DE0_Nano_SOPC_cpu_cpu_nios2_avalon_reg " "Found entity 23: DE0_Nano_SOPC_cpu_cpu_nios2_avalon_reg" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436998 ""} { "Info" "ISGN_ENTITY_NAME" "24 DE0_Nano_SOPC_cpu_cpu_ociram_sp_ram_module " "Found entity 24: DE0_Nano_SOPC_cpu_cpu_ociram_sp_ram_module" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436998 ""} { "Info" "ISGN_ENTITY_NAME" "25 DE0_Nano_SOPC_cpu_cpu_nios2_ocimem " "Found entity 25: DE0_Nano_SOPC_cpu_cpu_nios2_ocimem" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436998 ""} { "Info" "ISGN_ENTITY_NAME" "26 DE0_Nano_SOPC_cpu_cpu_nios2_oci " "Found entity 26: DE0_Nano_SOPC_cpu_cpu_nios2_oci" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436998 ""} { "Info" "ISGN_ENTITY_NAME" "27 DE0_Nano_SOPC_cpu_cpu " "Found entity 27: DE0_Nano_SOPC_cpu_cpu" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_cpu_cpu_debug_slave_sysclk " "Found entity 1: DE0_Nano_SOPC_cpu_cpu_debug_slave_sysclk" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_cpu_cpu_debug_slave_tck " "Found entity 1: DE0_Nano_SOPC_cpu_cpu_debug_slave_tck" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu_debug_slave_tck.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper " "Found entity 1: DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871436998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871436998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_cpu_cpu_mult_cell " "Found entity 1: DE0_Nano_SOPC_cpu_cpu_mult_cell" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu_mult_cell.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871437012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871437012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_cpu_cpu_test_bench " "Found entity 1: DE0_Nano_SOPC_cpu_cpu_test_bench" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu_test_bench.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871437016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871437016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871437016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871437016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871437016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871437016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871437016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871437016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_altpll_sys.v 4 4 " "Found 4 design units, including 4 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_altpll_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_altpll_sys_dffpipe_l2c " "Found entity 1: DE0_Nano_SOPC_altpll_sys_dffpipe_l2c" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871437016 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_Nano_SOPC_altpll_sys_stdsync_sv6 " "Found entity 2: DE0_Nano_SOPC_altpll_sys_stdsync_sv6" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871437016 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE0_Nano_SOPC_altpll_sys_altpll_kgu2 " "Found entity 3: DE0_Nano_SOPC_altpll_sys_altpll_kgu2" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871437016 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE0_Nano_SOPC_altpll_sys " "Found entity 4: DE0_Nano_SOPC_altpll_sys" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" 230 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871437016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871437016 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "LT24_Controller LT24_Controller.v(25) " "Verilog Module Declaration warning at LT24_Controller.v(25): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"LT24_Controller\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/LT24_Controller.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/LT24_Controller.v" 25 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871437016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/lt24_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/lt24_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LT24_Controller " "Found entity 1: LT24_Controller" {  } { { "DE0_Nano_SOPC/synthesis/submodules/LT24_Controller.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/LT24_Controller.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871437016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871437016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_lcd_reset_n.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_lcd_reset_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_LCD_RESET_N " "Found entity 1: DE0_Nano_SOPC_LCD_RESET_N" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_LCD_RESET_N.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_LCD_RESET_N.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871437016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871437016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871437028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871437028 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "filter_3x3_240px filter_3x3_240px.v(42) " "Verilog HDL Parameter Declaration warning at filter_3x3_240px.v(42): Parameter Declaration in module \"filter_3x3_240px\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "DE0_Nano_SOPC/synthesis/submodules/filter_3x3_240px.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/filter_3x3_240px.v" 42 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1736871437060 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "filter_3x3_240px filter_3x3_240px.v(43) " "Verilog HDL Parameter Declaration warning at filter_3x3_240px.v(43): Parameter Declaration in module \"filter_3x3_240px\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "DE0_Nano_SOPC/synthesis/submodules/filter_3x3_240px.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/filter_3x3_240px.v" 43 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1736871437060 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "filter_3x3_240px filter_3x3_240px.v(44) " "Verilog HDL Parameter Declaration warning at filter_3x3_240px.v(44): Parameter Declaration in module \"filter_3x3_240px\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "DE0_Nano_SOPC/synthesis/submodules/filter_3x3_240px.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/filter_3x3_240px.v" 44 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1736871437060 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_Nano_SOPC_epcs_flash_controller_0.v(402) " "Verilog HDL or VHDL warning at DE0_Nano_SOPC_epcs_flash_controller_0.v(402): conditional expression evaluates to a constant" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_epcs_flash_controller_0.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_epcs_flash_controller_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1736871437093 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "CI_custom_master CI_custom_master.v(141) " "Verilog HDL Parameter Declaration warning at CI_custom_master.v(141): Parameter Declaration in module \"CI_custom_master\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 141 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1736871437093 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "CI_custom_master CI_custom_master.v(142) " "Verilog HDL Parameter Declaration warning at CI_custom_master.v(142): Parameter Declaration in module \"CI_custom_master\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 142 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1736871437093 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "CI_custom_master CI_custom_master.v(143) " "Verilog HDL Parameter Declaration warning at CI_custom_master.v(143): Parameter Declaration in module \"CI_custom_master\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 143 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1736871437093 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "CI_custom_master CI_custom_master.v(144) " "Verilog HDL Parameter Declaration warning at CI_custom_master.v(144): Parameter Declaration in module \"CI_custom_master\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 144 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1736871437093 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "CI_custom_master CI_custom_master.v(145) " "Verilog HDL Parameter Declaration warning at CI_custom_master.v(145): Parameter Declaration in module \"CI_custom_master\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 145 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1736871437093 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_Nano_SOPC_sdram.v(318) " "Verilog HDL or VHDL warning at DE0_Nano_SOPC_sdram.v(318): conditional expression evaluates to a constant" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1736871437098 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_Nano_SOPC_sdram.v(328) " "Verilog HDL or VHDL warning at DE0_Nano_SOPC_sdram.v(328): conditional expression evaluates to a constant" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1736871437098 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_Nano_SOPC_sdram.v(338) " "Verilog HDL or VHDL warning at DE0_Nano_SOPC_sdram.v(338): conditional expression evaluates to a constant" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1736871437098 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_Nano_SOPC_sdram.v(682) " "Verilog HDL or VHDL warning at DE0_Nano_SOPC_sdram.v(682): conditional expression evaluates to a constant" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1736871437098 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_Nano_SOPC_touch_panel_spi.v(402) " "Verilog HDL or VHDL warning at DE0_Nano_SOPC_touch_panel_spi.v(402): conditional expression evaluates to a constant" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_touch_panel_spi.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_touch_panel_spi.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1736871437098 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de0_nano.v 1 1 " "Using design file de0_nano.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano " "Found entity 1: DE0_Nano" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871437243 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1736871437243 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_Nano " "Elaborating entity \"DE0_Nano\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1736871437251 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "G_SENSOR_CS_N de0_nano.v(144) " "Output port \"G_SENSOR_CS_N\" at de0_nano.v(144) has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 144 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1736871437267 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK de0_nano.v(146) " "Output port \"I2C_SCLK\" at de0_nano.v(146) has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 146 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1736871437267 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CS_N de0_nano.v(150) " "Output port \"ADC_CS_N\" at de0_nano.v(150) has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 150 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1736871437267 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SADDR de0_nano.v(151) " "Output port \"ADC_SADDR\" at de0_nano.v(151) has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 151 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1736871437267 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK de0_nano.v(152) " "Output port \"ADC_SCLK\" at de0_nano.v(152) has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 152 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1736871437267 "|DE0_Nano"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC DE0_Nano_SOPC:DE0_Nano_SOPC_inst " "Elaborating entity \"DE0_Nano_SOPC\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\"" {  } { { "de0_nano.v" "DE0_Nano_SOPC_inst" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871437335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_LCD_RESET_N DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_LCD_RESET_N:lcd_reset_n " "Elaborating entity \"DE0_Nano_SOPC_LCD_RESET_N\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_LCD_RESET_N:lcd_reset_n\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "lcd_reset_n" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871437371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LT24_Controller DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|LT24_Controller:lt24_controller_0 " "Elaborating entity \"LT24_Controller\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|LT24_Controller:lt24_controller_0\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "lt24_controller_0" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871437398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_altpll_sys DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys " "Elaborating entity \"DE0_Nano_SOPC_altpll_sys\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "altpll_sys" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871437406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_altpll_sys_stdsync_sv6 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys\|DE0_Nano_SOPC_altpll_sys_stdsync_sv6:stdsync2 " "Elaborating entity \"DE0_Nano_SOPC_altpll_sys_stdsync_sv6\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys\|DE0_Nano_SOPC_altpll_sys_stdsync_sv6:stdsync2\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" "stdsync2" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871437418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_altpll_sys_dffpipe_l2c DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys\|DE0_Nano_SOPC_altpll_sys_stdsync_sv6:stdsync2\|DE0_Nano_SOPC_altpll_sys_dffpipe_l2c:dffpipe3 " "Elaborating entity \"DE0_Nano_SOPC_altpll_sys_dffpipe_l2c\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys\|DE0_Nano_SOPC_altpll_sys_stdsync_sv6:stdsync2\|DE0_Nano_SOPC_altpll_sys_dffpipe_l2c:dffpipe3\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" "dffpipe3" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871437425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_altpll_sys_altpll_kgu2 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys\|DE0_Nano_SOPC_altpll_sys_altpll_kgu2:sd1 " "Elaborating entity \"DE0_Nano_SOPC_altpll_sys_altpll_kgu2\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys\|DE0_Nano_SOPC_altpll_sys_altpll_kgu2:sd1\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" "sd1" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871437434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "clock_crossing_io" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871437481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871437505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871437534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871437537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871437568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871437599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu " "Elaborating entity \"DE0_Nano_SOPC_cpu\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "cpu" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871437631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" "cpu" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871437678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_test_bench DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_test_bench:the_DE0_Nano_SOPC_cpu_cpu_test_bench " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_test_bench\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_test_bench:the_DE0_Nano_SOPC_cpu_cpu_test_bench\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "the_DE0_Nano_SOPC_cpu_cpu_test_bench" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 6081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871438129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_ic_data_module DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_ic_data_module:DE0_Nano_SOPC_cpu_cpu_ic_data " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_ic_data_module\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_ic_data_module:DE0_Nano_SOPC_cpu_cpu_ic_data\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "DE0_Nano_SOPC_cpu_cpu_ic_data" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 7089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871438180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_ic_data_module:DE0_Nano_SOPC_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_ic_data_module:DE0_Nano_SOPC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871438625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/altsyncram_cjd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871438752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871438752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_ic_data_module:DE0_Nano_SOPC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_ic_data_module:DE0_Nano_SOPC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871438752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_ic_tag_module DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_ic_tag_module\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "DE0_Nano_SOPC_cpu_cpu_ic_tag" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 7155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871438828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871438907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9ad1 " "Found entity 1: altsyncram_9ad1" {  } { { "db/altsyncram_9ad1.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/altsyncram_9ad1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871438986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871438986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9ad1 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_9ad1:auto_generated " "Elaborating entity \"altsyncram_9ad1\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_9ad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871438986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_bht_module DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_bht_module:DE0_Nano_SOPC_cpu_cpu_bht " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_bht_module\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_bht_module:DE0_Nano_SOPC_cpu_cpu_bht\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "DE0_Nano_SOPC_cpu_cpu_bht" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 7353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871439042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_bht_module:DE0_Nano_SOPC_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_bht_module:DE0_Nano_SOPC_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871439071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/altsyncram_97d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871439155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871439155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_bht_module:DE0_Nano_SOPC_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_bht_module:DE0_Nano_SOPC_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871439155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_register_bank_a_module DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_register_bank_a_module:DE0_Nano_SOPC_cpu_cpu_register_bank_a " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_register_bank_a_module\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_register_bank_a_module:DE0_Nano_SOPC_cpu_cpu_register_bank_a\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "DE0_Nano_SOPC_cpu_cpu_register_bank_a" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 8312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871439217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_register_bank_a_module:DE0_Nano_SOPC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_register_bank_a_module:DE0_Nano_SOPC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871439261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/altsyncram_fic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871439318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871439318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_register_bank_a_module:DE0_Nano_SOPC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_register_bank_a_module:DE0_Nano_SOPC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871439320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_register_bank_b_module DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_register_bank_b_module:DE0_Nano_SOPC_cpu_cpu_register_bank_b " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_register_bank_b_module\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_register_bank_b_module:DE0_Nano_SOPC_cpu_cpu_register_bank_b\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "DE0_Nano_SOPC_cpu_cpu_register_bank_b" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 8330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871439369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_mult_cell DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_mult_cell\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "the_DE0_Nano_SOPC_cpu_cpu_mult_cell" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 8915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871439380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871439474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/altera_mult_add_vkp2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871439537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871439537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871439537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871439634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871439707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871439718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871439736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871439757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871439812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871439826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871439838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871439855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871439868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871439884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871439903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871440019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871440062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871440079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871440112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871440125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871440156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871440171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_dc_tag_module DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_dc_tag_module:DE0_Nano_SOPC_cpu_cpu_dc_tag " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_dc_tag_module\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_dc_tag_module:DE0_Nano_SOPC_cpu_cpu_dc_tag\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "DE0_Nano_SOPC_cpu_cpu_dc_tag" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 9337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871440792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_dc_tag_module:DE0_Nano_SOPC_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_dc_tag_module:DE0_Nano_SOPC_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871440868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3jc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3jc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3jc1 " "Found entity 1: altsyncram_3jc1" {  } { { "db/altsyncram_3jc1.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/altsyncram_3jc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871440966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871440966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3jc1 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_dc_tag_module:DE0_Nano_SOPC_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_3jc1:auto_generated " "Elaborating entity \"altsyncram_3jc1\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_dc_tag_module:DE0_Nano_SOPC_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_3jc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871440966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_dc_data_module DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_dc_data_module:DE0_Nano_SOPC_cpu_cpu_dc_data " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_dc_data_module\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_dc_data_module:DE0_Nano_SOPC_cpu_cpu_dc_data\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "DE0_Nano_SOPC_cpu_cpu_dc_data" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 9403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871441042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_dc_data_module:DE0_Nano_SOPC_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_dc_data_module:DE0_Nano_SOPC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871441077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/altsyncram_kdf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871441140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871441140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_dc_data_module:DE0_Nano_SOPC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_dc_data_module:DE0_Nano_SOPC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871441140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_dc_victim_module DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_dc_victim_module:DE0_Nano_SOPC_cpu_cpu_dc_victim " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_dc_victim_module\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_dc_victim_module:DE0_Nano_SOPC_cpu_cpu_dc_victim\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "DE0_Nano_SOPC_cpu_cpu_dc_victim" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 9515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871441224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_dc_victim_module:DE0_Nano_SOPC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_dc_victim_module:DE0_Nano_SOPC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871441268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/altsyncram_r3d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871441339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871441339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_dc_victim_module:DE0_Nano_SOPC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_dc_victim_module:DE0_Nano_SOPC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871441339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_nios2_oci DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_nios2_oci\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "the_DE0_Nano_SOPC_cpu_cpu_nios2_oci" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 10479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871441417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871441509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871441572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_nios2_oci_break DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_break:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_break " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_nios2_oci_break\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_break:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_break\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_break" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871441619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_nios2_oci_xbrk DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_xbrk:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_xbrk:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_xbrk\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_xbrk" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871441715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_nios2_oci_dbrk DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_dbrk:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_dbrk:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_dbrk\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_dbrk" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871441761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_nios2_oci_itrace DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_itrace:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_nios2_oci_itrace\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_itrace:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_itrace\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_itrace" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871441816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_nios2_oci_dtrace DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_dtrace:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_dtrace:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_dtrace\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_dtrace" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871441864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_nios2_oci_td_mode DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_dtrace:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_dtrace\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_td_mode:DE0_Nano_SOPC_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_dtrace:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_dtrace\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_td_mode:DE0_Nano_SOPC_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "DE0_Nano_SOPC_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871441993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871442043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871442119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871442158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871442190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_nios2_oci_pib DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_pib:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_pib " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_nios2_oci_pib\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_pib:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_pib\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_pib" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871442245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_nios2_oci_im DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_im:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_im " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_nios2_oci_im\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_im:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_im\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_im" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871442278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_nios2_avalon_reg DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_avalon_reg:the_DE0_Nano_SOPC_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_nios2_avalon_reg\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_avalon_reg:the_DE0_Nano_SOPC_cpu_cpu_nios2_avalon_reg\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "the_DE0_Nano_SOPC_cpu_cpu_nios2_avalon_reg" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871442333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_nios2_ocimem DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_ocimem:the_DE0_Nano_SOPC_cpu_cpu_nios2_ocimem " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_nios2_ocimem\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_ocimem:the_DE0_Nano_SOPC_cpu_cpu_nios2_ocimem\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "the_DE0_Nano_SOPC_cpu_cpu_nios2_ocimem" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871442380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_ociram_sp_ram_module DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_ocimem:the_DE0_Nano_SOPC_cpu_cpu_nios2_ocimem\|DE0_Nano_SOPC_cpu_cpu_ociram_sp_ram_module:DE0_Nano_SOPC_cpu_cpu_ociram_sp_ram " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_ocimem:the_DE0_Nano_SOPC_cpu_cpu_nios2_ocimem\|DE0_Nano_SOPC_cpu_cpu_ociram_sp_ram_module:DE0_Nano_SOPC_cpu_cpu_ociram_sp_ram\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "DE0_Nano_SOPC_cpu_cpu_ociram_sp_ram" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871442459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_ocimem:the_DE0_Nano_SOPC_cpu_cpu_nios2_ocimem\|DE0_Nano_SOPC_cpu_cpu_ociram_sp_ram_module:DE0_Nano_SOPC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_ocimem:the_DE0_Nano_SOPC_cpu_cpu_nios2_ocimem\|DE0_Nano_SOPC_cpu_cpu_ociram_sp_ram_module:DE0_Nano_SOPC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871442519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871442627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871442627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_ocimem:the_DE0_Nano_SOPC_cpu_cpu_nios2_ocimem\|DE0_Nano_SOPC_cpu_cpu_ociram_sp_ram_module:DE0_Nano_SOPC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_ocimem:the_DE0_Nano_SOPC_cpu_cpu_nios2_ocimem\|DE0_Nano_SOPC_cpu_cpu_ociram_sp_ram_module:DE0_Nano_SOPC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871442632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871442654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_debug_slave_tck DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper\|DE0_Nano_SOPC_cpu_cpu_debug_slave_tck:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_tck " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_debug_slave_tck\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper\|DE0_Nano_SOPC_cpu_cpu_debug_slave_tck:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_tck\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper.v" "the_DE0_Nano_SOPC_cpu_cpu_debug_slave_tck" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871442685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_debug_slave_sysclk DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper\|DE0_Nano_SOPC_cpu_cpu_debug_slave_sysclk:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_debug_slave_sysclk\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper\|DE0_Nano_SOPC_cpu_cpu_debug_slave_sysclk:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_sysclk\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper.v" "the_DE0_Nano_SOPC_cpu_cpu_debug_slave_sysclk" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871442733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE0_Nano_SOPC_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE0_Nano_SOPC_cpu_cpu_debug_slave_phy\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper.v" "DE0_Nano_SOPC_cpu_cpu_debug_slave_phy" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871442828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE0_Nano_SOPC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE0_Nano_SOPC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871442844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE0_Nano_SOPC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE0_Nano_SOPC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871444544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE0_Nano_SOPC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE0_Nano_SOPC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871444685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_epcs_flash_controller_0 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_epcs_flash_controller_0:epcs_flash_controller_0 " "Elaborating entity \"DE0_Nano_SOPC_epcs_flash_controller_0\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_epcs_flash_controller_0:epcs_flash_controller_0\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "epcs_flash_controller_0" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871444732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_epcs_flash_controller_0_sub DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_epcs_flash_controller_0:epcs_flash_controller_0\|DE0_Nano_SOPC_epcs_flash_controller_0_sub:the_DE0_Nano_SOPC_epcs_flash_controller_0_sub " "Elaborating entity \"DE0_Nano_SOPC_epcs_flash_controller_0_sub\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_epcs_flash_controller_0:epcs_flash_controller_0\|DE0_Nano_SOPC_epcs_flash_controller_0_sub:the_DE0_Nano_SOPC_epcs_flash_controller_0_sub\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_epcs_flash_controller_0.v" "the_DE0_Nano_SOPC_epcs_flash_controller_0_sub" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_epcs_flash_controller_0.v" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871444748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_epcs_flash_controller_0.v" "the_boot_copier_rom" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_epcs_flash_controller_0.v" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871444779 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_epcs_flash_controller_0.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_epcs_flash_controller_0.v" 551 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871444803 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom " "Instantiated megafunction \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871444805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE0_Nano_SOPC_epcs_flash_controller_0_boot_rom.hex " "Parameter \"init_file\" = \"DE0_Nano_SOPC_epcs_flash_controller_0_boot_rom.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871444805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871444805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871444805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871444805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871444805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871444805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871444805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871444805 ""}  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_epcs_flash_controller_0.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_epcs_flash_controller_0.v" 551 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736871444805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cq61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cq61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cq61 " "Found entity 1: altsyncram_cq61" {  } { { "db/altsyncram_cq61.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/altsyncram_cq61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871444835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871444835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cq61 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\|altsyncram_cq61:auto_generated " "Elaborating entity \"altsyncram_cq61\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\|altsyncram_cq61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871444835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_jtag_uart DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart " "Elaborating entity \"DE0_Nano_SOPC_jtag_uart\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "jtag_uart" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871444922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_jtag_uart_scfifo_w DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w " "Elaborating entity \"DE0_Nano_SOPC_jtag_uart_scfifo_w\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" "the_DE0_Nano_SOPC_jtag_uart_scfifo_w" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871444938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" "wfifo" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871445388 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871445388 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871445388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871445388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871445388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871445388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871445388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871445388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871445388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871445388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871445388 ""}  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736871445388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871445461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871445461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871445461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871445476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871445476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871445476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871445492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871445492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871445508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871445570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871445570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871445570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871445618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871445618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871445618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871445665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871445665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871445680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_jtag_uart_scfifo_r DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_r:the_DE0_Nano_SOPC_jtag_uart_scfifo_r " "Elaborating entity \"DE0_Nano_SOPC_jtag_uart_scfifo_r\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_r:the_DE0_Nano_SOPC_jtag_uart_scfifo_r\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" "the_DE0_Nano_SOPC_jtag_uart_scfifo_r" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871445696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" "DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871445995 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871446027 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871446027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871446027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871446027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871446027 ""}  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736871446027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871446059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871446074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_key DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_key:key " "Elaborating entity \"DE0_Nano_SOPC_key\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_key:key\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "key" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871446074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_led DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_led:led " "Elaborating entity \"DE0_Nano_SOPC_led\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_led:led\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "led" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871446104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CI_custom_master DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0 " "Elaborating entity \"CI_custom_master\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "new_component_0" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871446119 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "m0_master_write CI_custom_master.v(88) " "Verilog HDL warning at CI_custom_master.v(88): object m0_master_write used but never assigned" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 88 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1736871446119 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "m0_master_writedata CI_custom_master.v(92) " "Verilog HDL warning at CI_custom_master.v(92): object m0_master_writedata used but never assigned" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 92 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1736871446119 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "m0_master_burstcount CI_custom_master.v(93) " "Verilog HDL warning at CI_custom_master.v(93): object m0_master_burstcount used but never assigned" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 93 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1736871446119 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "m1_master_read CI_custom_master.v(104) " "Verilog HDL warning at CI_custom_master.v(104): object m1_master_read used but never assigned" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 104 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1736871446122 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m1_master_readdata CI_custom_master.v(107) " "Verilog HDL or VHDL warning at CI_custom_master.v(107): object \"m1_master_readdata\" assigned a value but never read" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736871446122 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m1_master_readdatavalid CI_custom_master.v(108) " "Verilog HDL or VHDL warning at CI_custom_master.v(108): object \"m1_master_readdatavalid\" assigned a value but never read" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736871446122 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "m1_master_burstcount CI_custom_master.v(110) " "Verilog HDL warning at CI_custom_master.v(110): object m1_master_burstcount used but never assigned" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 110 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1736871446122 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 CI_custom_master.v(241) " "Verilog HDL assignment warning at CI_custom_master.v(241): truncated value with size 32 to match size of target (10)" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736871446122 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 CI_custom_master.v(256) " "Verilog HDL assignment warning at CI_custom_master.v(256): truncated value with size 16 to match size of target (10)" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736871446125 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 CI_custom_master.v(259) " "Verilog HDL assignment warning at CI_custom_master.v(259): truncated value with size 32 to match size of target (10)" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736871446125 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 CI_custom_master.v(261) " "Verilog HDL assignment warning at CI_custom_master.v(261): truncated value with size 16 to match size of target (10)" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736871446125 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "m0_master_writedata 0 CI_custom_master.v(92) " "Net \"m0_master_writedata\" at CI_custom_master.v(92) has no driver or initial value, using a default initial value '0'" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 92 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736871446129 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "m0_master_burstcount 0 CI_custom_master.v(93) " "Net \"m0_master_burstcount\" at CI_custom_master.v(93) has no driver or initial value, using a default initial value '0'" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736871446129 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "m1_master_burstcount 0 CI_custom_master.v(110) " "Net \"m1_master_burstcount\" at CI_custom_master.v(110) has no driver or initial value, using a default initial value '0'" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 110 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736871446129 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "m0_master_write 0 CI_custom_master.v(88) " "Net \"m0_master_write\" at CI_custom_master.v(88) has no driver or initial value, using a default initial value '0'" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 88 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736871446129 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "m1_master_read 0 CI_custom_master.v(104) " "Net \"m1_master_read\" at CI_custom_master.v(104) has no driver or initial value, using a default initial value '0'" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 104 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736871446129 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_master DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0 " "Elaborating entity \"read_master\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "m0" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871446156 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 read_master.v(103) " "Verilog HDL assignment warning at read_master.v(103): truncated value with size 32 to match size of target (2)" {  } { { "DE0_Nano_SOPC/synthesis/submodules/read_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/read_master.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736871446156 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 read_master.v(181) " "Verilog HDL assignment warning at read_master.v(181): truncated value with size 32 to match size of target (5)" {  } { { "DE0_Nano_SOPC/synthesis/submodules/read_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/read_master.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736871446156 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 read_master.v(196) " "Verilog HDL assignment warning at read_master.v(196): truncated value with size 32 to match size of target (5)" {  } { { "DE0_Nano_SOPC/synthesis/submodules/read_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/read_master.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736871446160 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo " "Elaborating entity \"scfifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/read_master.v" "the_master_to_user_fifo" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/read_master.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871446340 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/read_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/read_master.v" 214 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871446378 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo " "Instantiated megafunction \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871446378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871446378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871446378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871446378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871446378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871446378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871446378 ""}  } { { "DE0_Nano_SOPC/synthesis/submodules/read_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/read_master.v" 214 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736871446378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/scfifo.tdf" 279 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871446435 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\"" {  } { { "scfifo.tdf" "" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/scfifo.tdf" 279 4 0 } } { "DE0_Nano_SOPC/synthesis/submodules/read_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/read_master.v" 214 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871446435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[31\] " "Elaborating entity \"lpm_ff\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[31\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[31\]" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871446487 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[31\] DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[31\]\", which is child of megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } } { "DE0_Nano_SOPC/synthesis/submodules/read_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/read_master.v" 214 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871446487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871446641 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } } { "DE0_Nano_SOPC/synthesis/submodules/read_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/read_master.v" 214 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871446641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_kuc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_kuc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_kuc " "Found entity 1: mux_kuc" {  } { { "db/mux_kuc.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/mux_kuc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871446706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871446706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_kuc DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_kuc:auto_generated " "Elaborating entity \"mux_kuc\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_kuc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871446721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr " "Elaborating entity \"lpm_counter\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\"" {  } { { "a_fffifo.tdf" "rd_ptr" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/a_fffifo.tdf" 105 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871446841 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\", which is child of megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/a_fffifo.tdf" 105 2 0 } } { "DE0_Nano_SOPC/synthesis/submodules/read_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/read_master.v" 214 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871446850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4bf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4bf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4bf " "Found entity 1: cntr_4bf" {  } { { "db/cntr_4bf.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/cntr_4bf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871446910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871446910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4bf DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_4bf:auto_generated " "Elaborating entity \"cntr_4bf\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_4bf:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871446912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state " "Elaborating entity \"a_fefifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\"" {  } { { "a_fffifo.tdf" "fifo_state" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/a_fffifo.tdf" 112 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871446980 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\", which is child of megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/a_fffifo.tdf" 112 2 0 } } { "DE0_Nano_SOPC/synthesis/submodules/read_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/read_master.v" 214 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871446987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\"" {  } { { "a_fefifo.tdf" "is_almost_empty_compare" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/a_fefifo.tdf" 77 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871447042 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\", which is child of megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\"" {  } { { "a_fefifo.tdf" "" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/a_fefifo.tdf" 77 4 0 } } { "DE0_Nano_SOPC/synthesis/submodules/read_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/read_master.v" 214 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871447056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_afg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_afg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_afg " "Found entity 1: cmpr_afg" {  } { { "db/cmpr_afg.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/cmpr_afg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871447091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871447091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_afg DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_afg:auto_generated " "Elaborating entity \"cmpr_afg\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_afg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871447091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\"" {  } { { "a_fefifo.tdf" "is_almost_full_compare" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/a_fefifo.tdf" 82 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871447121 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\", which is child of megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\"" {  } { { "a_fefifo.tdf" "" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/a_fefifo.tdf" 82 4 0 } } { "DE0_Nano_SOPC/synthesis/submodules/read_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/read_master.v" 214 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871447137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_master DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|write_master:m1 " "Elaborating entity \"write_master\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|write_master:m1\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "m1" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871447139 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 write_master.v(137) " "Verilog HDL assignment warning at write_master.v(137): truncated value with size 32 to match size of target (2)" {  } { { "DE0_Nano_SOPC/synthesis/submodules/write_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/write_master.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736871447139 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_master:m1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|write_master:m1\|scfifo:the_user_to_master_fifo " "Elaborating entity \"scfifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|write_master:m1\|scfifo:the_user_to_master_fifo\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/write_master.v" "the_user_to_master_fifo" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/write_master.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871447275 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|write_master:m1\|scfifo:the_user_to_master_fifo " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|write_master:m1\|scfifo:the_user_to_master_fifo\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/write_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/write_master.v" 154 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871447284 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|write_master:m1\|scfifo:the_user_to_master_fifo " "Instantiated megafunction \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|write_master:m1\|scfifo:the_user_to_master_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871447289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871447289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871447289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871447289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871447289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871447289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871447289 ""}  } { { "DE0_Nano_SOPC/synthesis/submodules/write_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/write_master.v" 154 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736871447289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "filter_3x3_240px DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|filter_3x3_240px:f0 " "Elaborating entity \"filter_3x3_240px\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|filter_3x3_240px:f0\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "f0" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871447416 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 filter_3x3_240px.v(283) " "Verilog HDL assignment warning at filter_3x3_240px.v(283): truncated value with size 32 to match size of target (8)" {  } { { "DE0_Nano_SOPC/synthesis/submodules/filter_3x3_240px.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/filter_3x3_240px.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736871447417 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_3x3_240px:f0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 filter_3x3_240px.v(284) " "Verilog HDL assignment warning at filter_3x3_240px.v(284): truncated value with size 32 to match size of target (8)" {  } { { "DE0_Nano_SOPC/synthesis/submodules/filter_3x3_240px.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/filter_3x3_240px.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736871447417 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_3x3_240px:f0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 filter_3x3_240px.v(285) " "Verilog HDL assignment warning at filter_3x3_240px.v(285): truncated value with size 32 to match size of target (8)" {  } { { "DE0_Nano_SOPC/synthesis/submodules/filter_3x3_240px.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/filter_3x3_240px.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736871447417 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_3x3_240px:f0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 filter_3x3_240px.v(286) " "Verilog HDL assignment warning at filter_3x3_240px.v(286): truncated value with size 32 to match size of target (8)" {  } { { "DE0_Nano_SOPC/synthesis/submodules/filter_3x3_240px.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/filter_3x3_240px.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736871447417 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_3x3_240px:f0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 filter_3x3_240px.v(287) " "Verilog HDL assignment warning at filter_3x3_240px.v(287): truncated value with size 32 to match size of target (8)" {  } { { "DE0_Nano_SOPC/synthesis/submodules/filter_3x3_240px.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/filter_3x3_240px.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736871447417 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_3x3_240px:f0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 filter_3x3_240px.v(288) " "Verilog HDL assignment warning at filter_3x3_240px.v(288): truncated value with size 32 to match size of target (8)" {  } { { "DE0_Nano_SOPC/synthesis/submodules/filter_3x3_240px.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/filter_3x3_240px.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736871447417 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_3x3_240px:f0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 filter_3x3_240px.v(289) " "Verilog HDL assignment warning at filter_3x3_240px.v(289): truncated value with size 32 to match size of target (8)" {  } { { "DE0_Nano_SOPC/synthesis/submodules/filter_3x3_240px.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/filter_3x3_240px.v" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736871447417 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_3x3_240px:f0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 filter_3x3_240px.v(290) " "Verilog HDL assignment warning at filter_3x3_240px.v(290): truncated value with size 32 to match size of target (8)" {  } { { "DE0_Nano_SOPC/synthesis/submodules/filter_3x3_240px.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/filter_3x3_240px.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736871447417 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_3x3_240px:f0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 filter_3x3_240px.v(291) " "Verilog HDL assignment warning at filter_3x3_240px.v(291): truncated value with size 32 to match size of target (8)" {  } { { "DE0_Nano_SOPC/synthesis/submodules/filter_3x3_240px.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/filter_3x3_240px.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736871447417 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_3x3_240px:f0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 filter_3x3_240px.v(353) " "Verilog HDL assignment warning at filter_3x3_240px.v(353): truncated value with size 32 to match size of target (11)" {  } { { "DE0_Nano_SOPC/synthesis/submodules/filter_3x3_240px.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/filter_3x3_240px.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736871447419 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_3x3_240px:f0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 filter_3x3_240px.v(357) " "Verilog HDL assignment warning at filter_3x3_240px.v(357): truncated value with size 32 to match size of target (11)" {  } { { "DE0_Nano_SOPC/synthesis/submodules/filter_3x3_240px.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/filter_3x3_240px.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736871447419 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_3x3_240px:f0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 filter_3x3_240px.v(361) " "Verilog HDL assignment warning at filter_3x3_240px.v(361): truncated value with size 32 to match size of target (11)" {  } { { "DE0_Nano_SOPC/synthesis/submodules/filter_3x3_240px.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/filter_3x3_240px.v" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736871447419 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_3x3_240px:f0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 filter_3x3_240px.v(372) " "Verilog HDL assignment warning at filter_3x3_240px.v(372): truncated value with size 32 to match size of target (16)" {  } { { "DE0_Nano_SOPC/synthesis/submodules/filter_3x3_240px.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/filter_3x3_240px.v" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736871447421 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_3x3_240px:f0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|filter_3x3_240px:f0\|ram:ram11 " "Elaborating entity \"ram\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|filter_3x3_240px:f0\|ram:ram11\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/filter_3x3_240px.v" "ram11" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/filter_3x3_240px.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871447448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|filter_3x3_240px:f0\|ram:ram11\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|filter_3x3_240px:f0\|ram:ram11\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/ram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871447482 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|filter_3x3_240px:f0\|ram:ram11\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|filter_3x3_240px:f0\|ram:ram11\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/ram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871447503 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|filter_3x3_240px:f0\|ram:ram11\|altsyncram:altsyncram_component " "Instantiated megafunction \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|filter_3x3_240px:f0\|ram:ram11\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871447503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871447503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871447503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871447503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871447503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871447503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871447503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871447503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871447503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871447503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871447503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871447503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871447503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871447503 ""}  } { { "ram.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/ram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736871447503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1gf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1gf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1gf1 " "Found entity 1: altsyncram_1gf1" {  } { { "db/altsyncram_1gf1.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/altsyncram_1gf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871447559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871447559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1gf1 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|filter_3x3_240px:f0\|ram:ram11\|altsyncram:altsyncram_component\|altsyncram_1gf1:auto_generated " "Elaborating entity \"altsyncram_1gf1\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|filter_3x3_240px:f0\|ram:ram11\|altsyncram:altsyncram_component\|altsyncram_1gf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871447559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_sdram DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_sdram:sdram " "Elaborating entity \"DE0_Nano_SOPC_sdram\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_sdram:sdram\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "sdram" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871447680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_sdram_input_efifo_module DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_sdram:sdram\|DE0_Nano_SOPC_sdram_input_efifo_module:the_DE0_Nano_SOPC_sdram_input_efifo_module " "Elaborating entity \"DE0_Nano_SOPC_sdram_input_efifo_module\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_sdram:sdram\|DE0_Nano_SOPC_sdram_input_efifo_module:the_DE0_Nano_SOPC_sdram_input_efifo_module\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" "the_DE0_Nano_SOPC_sdram_input_efifo_module" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871447775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_sw DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_sw:sw " "Elaborating entity \"DE0_Nano_SOPC_sw\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_sw:sw\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "sw" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871447790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_sysid DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_sysid:sysid " "Elaborating entity \"DE0_Nano_SOPC_sysid\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_sysid:sysid\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "sysid" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871447814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_timer DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_timer:timer " "Elaborating entity \"DE0_Nano_SOPC_timer\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_timer:timer\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "timer" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871447821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_touch_panel_busy DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_touch_panel_busy:touch_panel_busy " "Elaborating entity \"DE0_Nano_SOPC_touch_panel_busy\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_touch_panel_busy:touch_panel_busy\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "touch_panel_busy" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871447848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_touch_panel_pen_irq_n DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_touch_panel_pen_irq_n:touch_panel_pen_irq_n " "Elaborating entity \"DE0_Nano_SOPC_touch_panel_pen_irq_n\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_touch_panel_pen_irq_n:touch_panel_pen_irq_n\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "touch_panel_pen_irq_n" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871447863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_touch_panel_spi DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi " "Elaborating entity \"DE0_Nano_SOPC_touch_panel_spi\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "touch_panel_spi" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871447878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_customins_master_translator:cpu_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_customins_master_translator:cpu_custom_instruction_master_translator\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "cpu_custom_instruction_master_translator" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871447893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_custom_instruction_master_multi_xconnect DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect " "Elaborating entity \"DE0_Nano_SOPC_cpu_custom_instruction_master_multi_xconnect\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "cpu_custom_instruction_master_multi_xconnect" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871447925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "cpu_custom_instruction_master_multi_slave_translator0" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871447925 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(126) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_customins_slave_translator.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736871447925 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736871447925 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(135) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_customins_slave_translator.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736871447925 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "mm_interconnect_0" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871447948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:new_component_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:new_component_0_avalon_master_translator\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "new_component_0_avalon_master_translator" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 1024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871448362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 1084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871448379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 1144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871448391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 1208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871448410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 1272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871448422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "epcs_flash_controller_0_epcs_control_port_translator" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 1336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871448437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 1400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871448453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lt24_controller_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lt24_controller_0_avalon_slave_0_translator\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "lt24_controller_0_avalon_slave_0_translator" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 1464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871448486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_sys_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_sys_pll_slave_translator\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "altpll_sys_pll_slave_translator" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 1528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871448505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:clock_crossing_io_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:clock_crossing_io_s0_translator\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "clock_crossing_io_s0_translator" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 1592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871448523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd_reset_n_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd_reset_n_s1_translator\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "lcd_reset_n_s1_translator" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 1656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871448533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:touch_panel_spi_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:touch_panel_spi_spi_control_port_translator\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "touch_panel_spi_spi_control_port_translator" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 1848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871448549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:new_component_0_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:new_component_0_avalon_master_agent\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "new_component_0_avalon_master_agent" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 1929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871448570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 2010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871448588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 2091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871448613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 2175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871448635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871448669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 2216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871448704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 2257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871448789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_debug_mem_slave_agent\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "cpu_debug_mem_slave_agent" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 2341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871448813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871448840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "cpu_debug_mem_slave_agent_rsp_fifo" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 2382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871448861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rdata_fifo\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "cpu_debug_mem_slave_agent_rdata_fifo" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 2423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871448902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "clock_crossing_io_s0_agent_rsp_fifo" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 3212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871448982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rdata_fifo\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "clock_crossing_io_s0_agent_rdata_fifo" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 3253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871449618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_router DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router:router " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_router\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router:router\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "router" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 3933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871449689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_router_default_decode DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router:router\|DE0_Nano_SOPC_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_router_default_decode\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router:router\|DE0_Nano_SOPC_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871449715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_router_001 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_router_001\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router_001:router_001\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "router_001" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 3949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871449724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_router_001_default_decode DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router_001:router_001\|DE0_Nano_SOPC_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_router_001_default_decode\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router_001:router_001\|DE0_Nano_SOPC_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_001.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871449752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_router_002 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_router_002\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router_002:router_002\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "router_002" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 3965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871449768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_router_002_default_decode DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router_002:router_002\|DE0_Nano_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_router_002_default_decode\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router_002:router_002\|DE0_Nano_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871449812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_router_003 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_router_003\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router_003:router_003\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "router_003" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 3981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871449824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_router_003_default_decode DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router_003:router_003\|DE0_Nano_SOPC_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_router_003_default_decode\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router_003:router_003\|DE0_Nano_SOPC_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871449840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_router_004 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_router_004\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router_004:router_004\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "router_004" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 3997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871449856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_router_004_default_decode DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router_004:router_004\|DE0_Nano_SOPC_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_router_004_default_decode\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router_004:router_004\|DE0_Nano_SOPC_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871449873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_router_006 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_router_006\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router_006:router_006\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "router_006" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 4029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871449887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_router_006_default_decode DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router_006:router_006\|DE0_Nano_SOPC_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_router_006_default_decode\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router_006:router_006\|DE0_Nano_SOPC_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_006.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871449903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 4191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871449982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "cpu_instruction_master_limiter" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 4241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871450013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 4291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871450045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871450061 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 4 to match size of target (3)" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736871450077 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871450111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871450125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871450148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871450166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871450181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_cmd_demux DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_cmd_demux\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "cmd_demux" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 4308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871450265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_cmd_demux_001 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_cmd_demux_001\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 4385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871450293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_cmd_demux_002 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_cmd_demux_002\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 4414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871450326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_cmd_mux DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_cmd_mux\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "cmd_mux" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 4443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871450354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_mux.sv" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871450384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871450400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_001 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_001\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 4466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871450416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_001.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871450432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871450448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_003 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_003\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 4506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871450479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_rsp_demux DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_rsp_demux\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "rsp_demux" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 4654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871450526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_001 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_001\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 4677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871450558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_003 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_003\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "rsp_demux_003" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 4717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871450576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_005 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_005:rsp_demux_005 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_005\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_005:rsp_demux_005\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "rsp_demux_005" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 4751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871450605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_rsp_mux DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_rsp_mux\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "rsp_mux" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 4853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871450653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_001 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_001\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 4930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871450668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_001.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871450750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871450757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_002 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_002\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 4959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871450775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_002.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871450812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:cpu_data_master_to_sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:cpu_data_master_to_sdram_s1_cmd_width_adapter\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "cpu_data_master_to_sdram_s1_cmd_width_adapter" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 5025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871450836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "sdram_s1_to_cpu_data_master_rsp_width_adapter" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 5157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871450897 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736871450910 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736871450910 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736871450910 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "crosser" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 5257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871451000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871451027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871451061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 5320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871451108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871451128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_001 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 5349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871451140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871451156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_1 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_1\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "mm_interconnect_1" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871451277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:clock_crossing_io_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:clock_crossing_io_m0_translator\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" "clock_crossing_io_m0_translator" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871451442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" "sysid_control_slave_translator" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871451465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" "timer_s1_translator" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871451491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:key_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:key_s1_translator\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" "key_s1_translator" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871451506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:clock_crossing_io_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:clock_crossing_io_m0_agent\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" "clock_crossing_io_m0_agent" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871451549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sysid_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sysid_control_slave_agent\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" "sysid_control_slave_agent" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871451571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sysid_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sysid_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871451604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" "sysid_control_slave_agent_rsp_fifo" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871451629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_1_router DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_router:router " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_1_router\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_router:router\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" "router" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 1472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871451719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_1_router_default_decode DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_router:router\|DE0_Nano_SOPC_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_1_router_default_decode\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_router:router\|DE0_Nano_SOPC_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871451729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_1_router_001 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_1_router_001\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_router_001:router_001\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" "router_001" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 1488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871451744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_1_router_001_default_decode DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_router_001:router_001\|DE0_Nano_SOPC_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_1_router_001_default_decode\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_router_001:router_001\|DE0_Nano_SOPC_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871451771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" "clock_crossing_io_m0_limiter" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 1602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871451826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_1_cmd_demux DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_1_cmd_demux\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" "cmd_demux" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 1643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871451847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_1_cmd_mux DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_1_cmd_mux\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" "cmd_mux" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 1660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871451875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_1_rsp_demux DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_1_rsp_demux\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" "rsp_demux" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 1745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871451903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_1_rsp_mux DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_1_rsp_mux\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" "rsp_mux" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 1854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871451937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_rsp_mux.sv" "arb" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871451967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871451984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_irq_mapper DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_irq_mapper:irq_mapper " "Elaborating entity \"DE0_Nano_SOPC_irq_mapper\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_irq_mapper:irq_mapper\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "irq_mapper" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871452034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "irq_synchronizer" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871452048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871452083 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871452097 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871452097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871452097 ""}  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736871452097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871452100 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "DE0_Nano_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871452111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_reset_controller:rst_controller\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "rst_controller" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871452139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871452159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871452180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_reset_controller:rst_controller_001\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "rst_controller_001" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871452199 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_itrace" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1736871455040 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_itrace:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_itrace"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8824.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8824.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8824 " "Found entity 1: altsyncram_8824" {  } { { "db/altsyncram_8824.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/altsyncram_8824.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871457726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871457726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1tc " "Found entity 1: mux_1tc" {  } { { "db/mux_1tc.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/mux_1tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871457980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871457980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871458122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871458122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pei.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pei.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pei " "Found entity 1: cntr_pei" {  } { { "db/cntr_pei.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/cntr_pei.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871458249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871458249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871458321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871458321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_o9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_o9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_o9j " "Found entity 1: cntr_o9j" {  } { { "db/cntr_o9j.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/cntr_o9j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871458456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871458456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kgi " "Found entity 1: cntr_kgi" {  } { { "db/cntr_kgi.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/cntr_kgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871458645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871458645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871458707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871458707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871458804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871458804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871458876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871458876 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871459333 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1736871459972 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.01.14.17:17:43 Progress: Loading sld7325694e/alt_sld_fab_wrapper_hw.tcl " "2025.01.14.17:17:43 Progress: Loading sld7325694e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871463551 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871491441 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871491587 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871508353 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871511472 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871514619 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871517756 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871517803 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871517803 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1736871518531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld7325694e/alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/ip/sld7325694e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871518720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871518720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871518799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871518799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871518799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871518799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871518861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871518861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 222 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871518948 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871518948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871518948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871519004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871519004 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1736871524403 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1736871524403 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736871528201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 23 " "Parameter WIDTH_A set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736871528201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736871528201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736871528201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 23 " "Parameter WIDTH_B set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736871528201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736871528201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736871528201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736871528201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736871528201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736871528201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736871528201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736871528201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736871528201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736871528201 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1736871528201 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736871528201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 25 " "Parameter WIDTH_A set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736871528201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736871528201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736871528201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 25 " "Parameter WIDTH_B set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736871528201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736871528201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736871528201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736871528201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736871528201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736871528201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736871528201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736871528201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736871528201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736871528201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736871528201 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1736871528201 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736871528201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 25 " "Parameter WIDTH_A set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736871528201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736871528201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736871528201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 25 " "Parameter WIDTH_B set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736871528201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736871528201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736871528201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736871528201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736871528201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736871528201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736871528201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736871528201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736871528201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736871528201 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1736871528201 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1736871528201 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736871528201 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|filter_3x3_240px:f0\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|filter_3x3_240px:f0\|Mod1\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/filter_3x3_240px.v" "Mod1" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/filter_3x3_240px.v" 283 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736871528201 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736871528201 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736871528201 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1736871528201 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871528251 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871528251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 23 " "Parameter \"WIDTH_A\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871528251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871528251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871528251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 23 " "Parameter \"WIDTH_B\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871528251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871528251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871528251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871528251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871528251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871528251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871528251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871528251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871528251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871528251 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736871528251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mvc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mvc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mvc1 " "Found entity 1: altsyncram_mvc1" {  } { { "db/altsyncram_mvc1.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/altsyncram_mvc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871528280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871528280 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871528327 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871528327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 25 " "Parameter \"WIDTH_A\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871528327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871528327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871528327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 25 " "Parameter \"WIDTH_B\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871528327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871528327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871528327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871528327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871528327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871528327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871528327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871528327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871528327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871528327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871528327 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736871528327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_usg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_usg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_usg1 " "Found entity 1: altsyncram_usg1" {  } { { "db/altsyncram_usg1.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/altsyncram_usg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871528358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871528358 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871528420 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871528420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 25 " "Parameter \"WIDTH_A\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871528420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871528420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871528420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 25 " "Parameter \"WIDTH_B\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871528420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871528420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871528420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871528420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871528420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871528420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871528420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871528420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871528420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871528420 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736871528420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ovc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ovc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ovc1 " "Found entity 1: altsyncram_ovc1" {  } { { "db/altsyncram_ovc1.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/altsyncram_ovc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871528445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871528445 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871528595 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871528595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871528595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871528595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871528595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871528595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871528595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871528595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871528595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871528595 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736871528595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/mult_jp01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871528658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871528658 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|filter_3x3_240px:f0\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|filter_3x3_240px:f0\|lpm_divide:Mod1\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/filter_3x3_240px.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/filter_3x3_240px.v" 283 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871528818 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|filter_3x3_240px:f0\|lpm_divide:Mod1 " "Instantiated megafunction \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|filter_3x3_240px:f0\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871528818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871528818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871528818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871528818 ""}  } { { "DE0_Nano_SOPC/synthesis/submodules/filter_3x3_240px.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/filter_3x3_240px.v" 283 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736871528818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3bm " "Found entity 1: lpm_divide_3bm" {  } { { "db/lpm_divide_3bm.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/lpm_divide_3bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871528864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871528864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871528880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871528880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/alt_u_div_47f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871528896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871528896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871528967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871528967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871529009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871529009 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871529046 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871529046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871529046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871529046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871529046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871529046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871529046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871529046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871529046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736871529046 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736871529046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/mult_j011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736871529070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871529070 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1736871531147 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1736871531147 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1736871531241 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1736871531241 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1736871531241 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1736871531241 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1736871531241 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1736871531272 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1736871531491 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[0\] " "bidirectional pin \"GPIO_2\[0\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 156 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1736871531491 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[1\] " "bidirectional pin \"GPIO_2\[1\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 156 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1736871531491 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[2\] " "bidirectional pin \"GPIO_2\[2\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 156 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1736871531491 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[3\] " "bidirectional pin \"GPIO_2\[3\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 156 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1736871531491 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[4\] " "bidirectional pin \"GPIO_2\[4\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 156 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1736871531491 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[5\] " "bidirectional pin \"GPIO_2\[5\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 156 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1736871531491 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[6\] " "bidirectional pin \"GPIO_2\[6\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 156 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1736871531491 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[7\] " "bidirectional pin \"GPIO_2\[7\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 156 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1736871531491 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[8\] " "bidirectional pin \"GPIO_2\[8\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 156 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1736871531491 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[9\] " "bidirectional pin \"GPIO_2\[9\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 156 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1736871531491 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[10\] " "bidirectional pin \"GPIO_2\[10\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 156 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1736871531491 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[11\] " "bidirectional pin \"GPIO_2\[11\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 156 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1736871531491 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[12\] " "bidirectional pin \"GPIO_2\[12\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 156 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1736871531491 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1736871531491 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1736871531491 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1736871531491 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1736871531491 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1736871531491 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1736871531491 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1736871531491 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1736871531491 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1736871531491 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1736871531491 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1736871531491 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1736871531491 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1736871531491 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1736871531491 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1736871531491 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1736871531491 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1736871531491 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1736871531491 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1736871531491 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1736871531491 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1736871531491 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1736871531491 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1736871531491 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1736871531491 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1736871531491 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1736871531491 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1736871531491 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1736871531491 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1736871531491 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1736871531491 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1736871531491 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1736871531491 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1736871531491 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1736871531491 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1736871531491 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" 442 -1 0 } } { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_epcs_flash_controller_0.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_epcs_flash_controller_0.v" 243 -1 0 } } { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_epcs_flash_controller_0.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_epcs_flash_controller_0.v" 132 -1 0 } } { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_touch_panel_spi.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_touch_panel_spi.v" 243 -1 0 } } { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_touch_panel_spi.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_touch_panel_spi.v" 132 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "DE0_Nano_SOPC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" 356 -1 0 } } { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_epcs_flash_controller_0.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_epcs_flash_controller_0.v" 253 -1 0 } } { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_touch_panel_spi.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_touch_panel_spi.v" 253 -1 0 } } { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 352 -1 0 } } { "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" 180 -1 0 } } { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" 306 -1 0 } } { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 7759 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 2618 -1 0 } } { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 398 -1 0 } } { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 5999 -1 0 } } { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 7768 -1 0 } } { "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 4102 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 5919 -1 0 } } { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" 285 -1 0 } } { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_timer.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_timer.v" 167 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1736871531570 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1736871531570 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736871535741 "|DE0_Nano|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_SENSOR_CS_N GND " "Pin \"G_SENSOR_CS_N\" is stuck at GND" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736871535741 "|DE0_Nano|G_SENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736871535741 "|DE0_Nano|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CS_N GND " "Pin \"ADC_CS_N\" is stuck at GND" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736871535741 "|DE0_Nano|ADC_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SADDR GND " "Pin \"ADC_SADDR\" is stuck at GND" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736871535741 "|DE0_Nano|ADC_SADDR"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 152 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736871535741 "|DE0_Nano|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "LT24_RD_N VCC " "Pin \"LT24_RD_N\" is stuck at VCC" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736871535741 "|DE0_Nano|LT24_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LT24_LCD_ON VCC " "Pin \"LT24_LCD_ON\" is stuck at VCC" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 178 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736871535741 "|DE0_Nano|LT24_LCD_ON"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1736871535741 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871536582 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "741 " "741 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1736871542769 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871543114 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1736871543535 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1736871543535 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871543698 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/users/hp/downloads/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1736871544096 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1736871544096 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871544297 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871545718 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 39 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 39 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1736871548712 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1736871548860 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736871548860 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys\|DE0_Nano_SOPC_altpll_sys_altpll_kgu2:sd1\|pll7 CLK\[3\] clk3_multiply_by clk3_divide_by " "PLL \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys\|DE0_Nano_SOPC_altpll_sys_altpll_kgu2:sd1\|pll7\" has parameters clk3_multiply_by and clk3_divide_by specified but port CLK\[3\] is not connected" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" 151 -1 0 } } { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" 307 0 0 } } { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 291 0 0 } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 248 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1736871549400 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G_SENSOR_INT " "No output dependent on input pin \"G_SENSOR_INT\"" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 145 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736871549777 "|DE0_Nano|G_SENSOR_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDAT " "No output dependent on input pin \"ADC_SDAT\"" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 153 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736871549777 "|DE0_Nano|ADC_SDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[0\] " "No output dependent on input pin \"GPIO_2_IN\[0\]\"" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 157 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736871549777 "|DE0_Nano|GPIO_2_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[1\] " "No output dependent on input pin \"GPIO_2_IN\[1\]\"" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 157 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736871549777 "|DE0_Nano|GPIO_2_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[2\] " "No output dependent on input pin \"GPIO_2_IN\[2\]\"" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 157 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736871549777 "|DE0_Nano|GPIO_2_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[0\] " "No output dependent on input pin \"GPIO_0_IN\[0\]\"" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 161 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736871549777 "|DE0_Nano|GPIO_0_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[1\] " "No output dependent on input pin \"GPIO_0_IN\[1\]\"" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 161 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736871549777 "|DE0_Nano|GPIO_0_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1736871549777 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11128 " "Implemented 11128 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1736871549793 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1736871549793 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "64 " "Implemented 64 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1736871549793 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10467 " "Implemented 10467 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1736871549793 ""} { "Info" "ICUT_CUT_TM_RAMS" "503 " "Implemented 503 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1736871549793 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1736871549793 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1736871549793 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1736871549793 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 140 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 140 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5135 " "Peak virtual memory: 5135 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736871549905 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 14 17:19:09 2025 " "Processing ended: Tue Jan 14 17:19:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736871549905 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:06 " "Elapsed time: 00:02:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736871549905 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736871549905 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1736871549905 ""}
