-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity remark_crop_lines is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    eroded_0_data_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    eroded_0_data_V_empty_n : IN STD_LOGIC;
    eroded_0_data_V_read : OUT STD_LOGIC;
    eroded_1_data_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    eroded_1_data_V_empty_n : IN STD_LOGIC;
    eroded_1_data_V_read : OUT STD_LOGIC;
    eroded_1_data_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    eroded_1_data_V_full_n : IN STD_LOGIC;
    eroded_1_data_V_write : OUT STD_LOGIC;
    eroded_2_data_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    eroded_2_data_V_full_n : IN STD_LOGIC;
    eroded_2_data_V_write : OUT STD_LOGIC );
end;


architecture behav of remark_crop_lines is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv8_B4 : STD_LOGIC_VECTOR (7 downto 0) := "10110100";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv9_140 : STD_LOGIC_VECTOR (8 downto 0) := "101000000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal eroded_1_data_V_i_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal icmp_ln690_fu_189_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_fu_147_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_reg_226 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal r_fu_159_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_reg_233 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_erode_fu_111_ap_ready : STD_LOGIC;
    signal grp_erode_fu_111_ap_done : STD_LOGIC;
    signal ap_block_state6_on_subcall_done : BOOLEAN;
    signal shl_ln_fu_165_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln_reg_238 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln689_fu_153_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln690_fu_181_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln690_reg_243 : STD_LOGIC_VECTOR (14 downto 0);
    signal c_fu_195_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_block_state7 : BOOLEAN;
    signal eroded_tmp_data_V_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal eroded_tmp_data_V_ce0 : STD_LOGIC;
    signal eroded_tmp_data_V_we0 : STD_LOGIC;
    signal eroded_tmp_data_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal eroded_tmp_data_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_erode_fu_111_ap_start : STD_LOGIC;
    signal grp_erode_fu_111_ap_idle : STD_LOGIC;
    signal grp_erode_fu_111_p_src_data_V_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_erode_fu_111_p_src_data_V_ce0 : STD_LOGIC;
    signal grp_erode_fu_111_p_dst_data_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_erode_fu_111_p_dst_data_V_write : STD_LOGIC;
    signal grp_get_total_vegetation_3_fu_118_agg_result_V : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_get_total_vegetation_3_fu_118_img_in_data_V_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_get_total_vegetation_3_fu_118_img_in_data_V_ce0 : STD_LOGIC;
    signal grp_get_total_vegetation_3_fu_118_img_in_data_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_get_total_vegetation_3_fu_118_img_in_data_V_we0 : STD_LOGIC;
    signal grp_get_total_vegetation_3_fu_118_img_in_data_V_address1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_get_total_vegetation_3_fu_118_img_in_data_V_ce1 : STD_LOGIC;
    signal grp_get_total_vegetation_3_fu_118_img_in_data_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_get_total_vegetation_3_fu_118_img_in_data_V_we1 : STD_LOGIC;
    signal grp_get_total_vegetation_3_fu_118_ap_start : STD_LOGIC;
    signal grp_get_total_vegetation_3_fu_118_agg_result_V_ap_vld : STD_LOGIC;
    signal grp_get_total_vegetation_3_fu_118_ap_done : STD_LOGIC;
    signal grp_get_total_vegetation_3_fu_118_img_in_data_V_i_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_get_total_vegetation_3_fu_118_img_in_data_V_t_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_get_total_vegetation_3_fu_118_ap_ready : STD_LOGIC;
    signal grp_get_total_vegetation_3_fu_118_ap_idle : STD_LOGIC;
    signal grp_get_total_vegetation_3_fu_118_ap_continue : STD_LOGIC;
    signal grp_duplicateMat_1_fu_124_p_src_data_V_read : STD_LOGIC;
    signal grp_duplicateMat_1_fu_124_p_dst1_data_V_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_duplicateMat_1_fu_124_p_dst1_data_V_ce0 : STD_LOGIC;
    signal grp_duplicateMat_1_fu_124_p_dst1_data_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_duplicateMat_1_fu_124_p_dst1_data_V_we0 : STD_LOGIC;
    signal grp_duplicateMat_1_fu_124_p_dst1_data_V_address1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_duplicateMat_1_fu_124_p_dst1_data_V_ce1 : STD_LOGIC;
    signal grp_duplicateMat_1_fu_124_p_dst1_data_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_duplicateMat_1_fu_124_p_dst1_data_V_we1 : STD_LOGIC;
    signal grp_duplicateMat_1_fu_124_p_dst2_data_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_duplicateMat_1_fu_124_p_dst2_data_V_write : STD_LOGIC;
    signal grp_duplicateMat_1_fu_124_ap_start : STD_LOGIC;
    signal grp_duplicateMat_1_fu_124_ap_done : STD_LOGIC;
    signal grp_duplicateMat_1_fu_124_ap_ready : STD_LOGIC;
    signal grp_duplicateMat_1_fu_124_ap_idle : STD_LOGIC;
    signal grp_duplicateMat_1_fu_124_ap_continue : STD_LOGIC;
    signal r_0_i_reg_89 : STD_LOGIC_VECTOR (7 downto 0);
    signal c_0_i_reg_100 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_erode_fu_111_ap_start_reg : STD_LOGIC := '0';
    signal grp_get_total_vegetation_3_fu_118_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_sync_grp_get_total_vegetation_3_fu_118_ap_ready : STD_LOGIC;
    signal ap_sync_grp_get_total_vegetation_3_fu_118_ap_done : STD_LOGIC;
    signal ap_block_state4_on_subcall_done : BOOLEAN;
    signal ap_sync_reg_grp_get_total_vegetation_3_fu_118_ap_ready : STD_LOGIC := '0';
    signal ap_sync_reg_grp_get_total_vegetation_3_fu_118_ap_done : STD_LOGIC := '0';
    signal empty_fu_66 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_duplicateMat_1_fu_124_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call5 : BOOLEAN;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_sync_grp_duplicateMat_1_fu_124_ap_ready : STD_LOGIC;
    signal ap_sync_grp_duplicateMat_1_fu_124_ap_done : STD_LOGIC;
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal ap_sync_reg_grp_duplicateMat_1_fu_124_ap_ready : STD_LOGIC := '0';
    signal ap_sync_reg_grp_duplicateMat_1_fu_124_ap_done : STD_LOGIC := '0';
    signal zext_ln700_fu_215_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_fu_137_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln697_1_fu_173_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln690_cast_fu_185_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln697_1_fu_201_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln697_fu_206_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln697_fu_210_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_state1 : BOOLEAN;

    component erode IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_src_data_V_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_src_data_V_ce0 : OUT STD_LOGIC;
        p_src_data_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_dst_data_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_dst_data_V_full_n : IN STD_LOGIC;
        p_dst_data_V_write : OUT STD_LOGIC );
    end component;


    component get_total_vegetation_3 IS
    port (
        agg_result_V : OUT STD_LOGIC_VECTOR (23 downto 0);
        img_in_data_V_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        img_in_data_V_ce0 : OUT STD_LOGIC;
        img_in_data_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        img_in_data_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        img_in_data_V_we0 : OUT STD_LOGIC;
        img_in_data_V_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        img_in_data_V_ce1 : OUT STD_LOGIC;
        img_in_data_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        img_in_data_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        img_in_data_V_we1 : OUT STD_LOGIC;
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        agg_result_V_ap_vld : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        img_in_data_V_i_address0 : IN STD_LOGIC_VECTOR (15 downto 0);
        img_in_data_V_i_ce0 : IN STD_LOGIC;
        img_in_data_V_i_q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        img_in_data_V_t_address0 : IN STD_LOGIC_VECTOR (15 downto 0);
        img_in_data_V_t_ce0 : IN STD_LOGIC;
        img_in_data_V_t_q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component duplicateMat_1 IS
    port (
        p_src_data_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        p_src_data_V_empty_n : IN STD_LOGIC;
        p_src_data_V_read : OUT STD_LOGIC;
        p_dst1_data_V_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_dst1_data_V_ce0 : OUT STD_LOGIC;
        p_dst1_data_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_dst1_data_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_dst1_data_V_we0 : OUT STD_LOGIC;
        p_dst1_data_V_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_dst1_data_V_ce1 : OUT STD_LOGIC;
        p_dst1_data_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_dst1_data_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_dst1_data_V_we1 : OUT STD_LOGIC;
        p_dst2_data_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_dst2_data_V_full_n : IN STD_LOGIC;
        p_dst2_data_V_write : OUT STD_LOGIC;
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component remark_crop_linesCeG IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    eroded_tmp_data_V_U : component remark_crop_linesCeG
    generic map (
        DataWidth => 8,
        AddressRange => 57600,
        AddressWidth => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => eroded_tmp_data_V_address0,
        ce0 => eroded_tmp_data_V_ce0,
        we0 => eroded_tmp_data_V_we0,
        d0 => eroded_tmp_data_V_d0,
        q0 => eroded_tmp_data_V_q0);

    grp_erode_fu_111 : component erode
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_erode_fu_111_ap_start,
        ap_done => grp_erode_fu_111_ap_done,
        ap_idle => grp_erode_fu_111_ap_idle,
        ap_ready => grp_erode_fu_111_ap_ready,
        p_src_data_V_address0 => grp_erode_fu_111_p_src_data_V_address0,
        p_src_data_V_ce0 => grp_erode_fu_111_p_src_data_V_ce0,
        p_src_data_V_q0 => eroded_tmp_data_V_q0,
        p_dst_data_V_din => grp_erode_fu_111_p_dst_data_V_din,
        p_dst_data_V_full_n => eroded_1_data_V_full_n,
        p_dst_data_V_write => grp_erode_fu_111_p_dst_data_V_write);

    grp_get_total_vegetation_3_fu_118 : component get_total_vegetation_3
    port map (
        agg_result_V => grp_get_total_vegetation_3_fu_118_agg_result_V,
        img_in_data_V_address0 => grp_get_total_vegetation_3_fu_118_img_in_data_V_address0,
        img_in_data_V_ce0 => grp_get_total_vegetation_3_fu_118_img_in_data_V_ce0,
        img_in_data_V_d0 => grp_get_total_vegetation_3_fu_118_img_in_data_V_d0,
        img_in_data_V_q0 => eroded_tmp_data_V_q0,
        img_in_data_V_we0 => grp_get_total_vegetation_3_fu_118_img_in_data_V_we0,
        img_in_data_V_address1 => grp_get_total_vegetation_3_fu_118_img_in_data_V_address1,
        img_in_data_V_ce1 => grp_get_total_vegetation_3_fu_118_img_in_data_V_ce1,
        img_in_data_V_d1 => grp_get_total_vegetation_3_fu_118_img_in_data_V_d1,
        img_in_data_V_q1 => ap_const_lv8_0,
        img_in_data_V_we1 => grp_get_total_vegetation_3_fu_118_img_in_data_V_we1,
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_get_total_vegetation_3_fu_118_ap_start,
        agg_result_V_ap_vld => grp_get_total_vegetation_3_fu_118_agg_result_V_ap_vld,
        ap_done => grp_get_total_vegetation_3_fu_118_ap_done,
        img_in_data_V_i_address0 => ap_const_lv16_0,
        img_in_data_V_i_ce0 => ap_const_logic_0,
        img_in_data_V_i_q0 => grp_get_total_vegetation_3_fu_118_img_in_data_V_i_q0,
        img_in_data_V_t_address0 => ap_const_lv16_0,
        img_in_data_V_t_ce0 => ap_const_logic_0,
        img_in_data_V_t_q0 => grp_get_total_vegetation_3_fu_118_img_in_data_V_t_q0,
        ap_ready => grp_get_total_vegetation_3_fu_118_ap_ready,
        ap_idle => grp_get_total_vegetation_3_fu_118_ap_idle,
        ap_continue => grp_get_total_vegetation_3_fu_118_ap_continue);

    grp_duplicateMat_1_fu_124 : component duplicateMat_1
    port map (
        p_src_data_V_dout => eroded_0_data_V_dout,
        p_src_data_V_empty_n => eroded_0_data_V_empty_n,
        p_src_data_V_read => grp_duplicateMat_1_fu_124_p_src_data_V_read,
        p_dst1_data_V_address0 => grp_duplicateMat_1_fu_124_p_dst1_data_V_address0,
        p_dst1_data_V_ce0 => grp_duplicateMat_1_fu_124_p_dst1_data_V_ce0,
        p_dst1_data_V_d0 => grp_duplicateMat_1_fu_124_p_dst1_data_V_d0,
        p_dst1_data_V_q0 => ap_const_lv8_0,
        p_dst1_data_V_we0 => grp_duplicateMat_1_fu_124_p_dst1_data_V_we0,
        p_dst1_data_V_address1 => grp_duplicateMat_1_fu_124_p_dst1_data_V_address1,
        p_dst1_data_V_ce1 => grp_duplicateMat_1_fu_124_p_dst1_data_V_ce1,
        p_dst1_data_V_d1 => grp_duplicateMat_1_fu_124_p_dst1_data_V_d1,
        p_dst1_data_V_q1 => ap_const_lv8_0,
        p_dst1_data_V_we1 => grp_duplicateMat_1_fu_124_p_dst1_data_V_we1,
        p_dst2_data_V_din => grp_duplicateMat_1_fu_124_p_dst2_data_V_din,
        p_dst2_data_V_full_n => eroded_2_data_V_full_n,
        p_dst2_data_V_write => grp_duplicateMat_1_fu_124_p_dst2_data_V_write,
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_duplicateMat_1_fu_124_ap_start,
        ap_done => grp_duplicateMat_1_fu_124_ap_done,
        ap_ready => grp_duplicateMat_1_fu_124_ap_ready,
        ap_idle => grp_duplicateMat_1_fu_124_ap_idle,
        ap_continue => grp_duplicateMat_1_fu_124_ap_continue);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state6) and ((icmp_ln689_fu_153_p2 = ap_const_lv1_1) or (icmp_ln1496_reg_226 = ap_const_lv1_0)))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_duplicateMat_1_fu_124_ap_done_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_grp_duplicateMat_1_fu_124_ap_done <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_sync_reg_grp_duplicateMat_1_fu_124_ap_done <= ap_const_logic_0;
                elsif ((grp_duplicateMat_1_fu_124_ap_done = ap_const_logic_1)) then 
                    ap_sync_reg_grp_duplicateMat_1_fu_124_ap_done <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_duplicateMat_1_fu_124_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_grp_duplicateMat_1_fu_124_ap_ready <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_sync_reg_grp_duplicateMat_1_fu_124_ap_ready <= ap_const_logic_0;
                elsif ((grp_duplicateMat_1_fu_124_ap_ready = ap_const_logic_1)) then 
                    ap_sync_reg_grp_duplicateMat_1_fu_124_ap_ready <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_get_total_vegetation_3_fu_118_ap_done_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_grp_get_total_vegetation_3_fu_118_ap_done <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_boolean_0 = ap_block_state4_on_subcall_done))) then 
                    ap_sync_reg_grp_get_total_vegetation_3_fu_118_ap_done <= ap_const_logic_0;
                elsif ((grp_get_total_vegetation_3_fu_118_ap_done = ap_const_logic_1)) then 
                    ap_sync_reg_grp_get_total_vegetation_3_fu_118_ap_done <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_get_total_vegetation_3_fu_118_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_grp_get_total_vegetation_3_fu_118_ap_ready <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_boolean_0 = ap_block_state4_on_subcall_done))) then 
                    ap_sync_reg_grp_get_total_vegetation_3_fu_118_ap_ready <= ap_const_logic_0;
                elsif ((grp_get_total_vegetation_3_fu_118_ap_ready = ap_const_logic_1)) then 
                    ap_sync_reg_grp_get_total_vegetation_3_fu_118_ap_ready <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_duplicateMat_1_fu_124_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_duplicateMat_1_fu_124_ap_start_reg <= ap_const_logic_0;
            else
                if (((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_sync_grp_duplicateMat_1_fu_124_ap_ready = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
                    grp_duplicateMat_1_fu_124_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_duplicateMat_1_fu_124_ap_ready = ap_const_logic_1)) then 
                    grp_duplicateMat_1_fu_124_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_erode_fu_111_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_erode_fu_111_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln1496_fu_147_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    grp_erode_fu_111_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_erode_fu_111_ap_ready = ap_const_logic_1)) then 
                    grp_erode_fu_111_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_get_total_vegetation_3_fu_118_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_get_total_vegetation_3_fu_118_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_sync_grp_get_total_vegetation_3_fu_118_ap_ready = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
                    grp_get_total_vegetation_3_fu_118_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_get_total_vegetation_3_fu_118_ap_ready = ap_const_logic_1)) then 
                    grp_get_total_vegetation_3_fu_118_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    c_0_i_reg_100_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (icmp_ln1496_reg_226 = ap_const_lv1_1) and (icmp_ln689_fu_153_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                c_0_i_reg_100 <= ap_const_lv9_0;
            elsif ((not(((icmp_ln690_fu_189_p2 = ap_const_lv1_0) and (eroded_1_data_V_empty_n = ap_const_logic_0))) and (icmp_ln690_fu_189_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                c_0_i_reg_100 <= c_fu_195_p2;
            end if; 
        end if;
    end process;

    r_0_i_reg_89_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1496_fu_147_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                r_0_i_reg_89 <= ap_const_lv8_0;
            elsif ((not(((icmp_ln690_fu_189_p2 = ap_const_lv1_0) and (eroded_1_data_V_empty_n = ap_const_logic_0))) and (icmp_ln690_fu_189_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                r_0_i_reg_89 <= r_reg_233;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_get_total_vegetation_3_fu_118_agg_result_V_ap_vld = ap_const_logic_1))) then
                empty_fu_66 <= grp_get_total_vegetation_3_fu_118_agg_result_V;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                icmp_ln1496_reg_226 <= icmp_ln1496_fu_147_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (icmp_ln1496_reg_226 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                r_reg_233 <= r_fu_159_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (icmp_ln1496_reg_226 = ap_const_lv1_1) and (icmp_ln689_fu_153_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    shl_ln_reg_238(15 downto 8) <= shl_ln_fu_165_p3(15 downto 8);
                    zext_ln690_reg_243(13 downto 6) <= zext_ln690_fu_181_p1(13 downto 6);
            end if;
        end if;
    end process;
    shl_ln_reg_238(7 downto 0) <= "00000000";
    zext_ln690_reg_243(5 downto 0) <= "000000";
    zext_ln690_reg_243(14) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, eroded_1_data_V_empty_n, ap_CS_fsm_state7, icmp_ln690_fu_189_p2, icmp_ln1496_reg_226, ap_CS_fsm_state6, ap_block_state6_on_subcall_done, icmp_ln689_fu_153_p2, ap_CS_fsm_state4, ap_block_state4_on_subcall_done, ap_CS_fsm_state2, ap_block_state2_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_boolean_0 = ap_block_state4_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state6) and ((icmp_ln689_fu_153_p2 = ap_const_lv1_1) or (icmp_ln1496_reg_226 = ap_const_lv1_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif (((ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (icmp_ln1496_reg_226 = ap_const_lv1_1) and (icmp_ln689_fu_153_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if ((not(((icmp_ln690_fu_189_p2 = ap_const_lv1_0) and (eroded_1_data_V_empty_n = ap_const_logic_0))) and (icmp_ln690_fu_189_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                elsif ((not(((icmp_ln690_fu_189_p2 = ap_const_lv1_0) and (eroded_1_data_V_empty_n = ap_const_logic_0))) and (icmp_ln690_fu_189_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;
    add_ln697_1_fu_201_p2 <= std_logic_vector(unsigned(zext_ln690_reg_243) + unsigned(zext_ln690_cast_fu_185_p1));
    add_ln697_fu_210_p2 <= std_logic_vector(unsigned(zext_ln697_fu_206_p1) + unsigned(shl_ln_reg_238));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state1_ignore_call5_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1_ignore_call5 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state2_on_subcall_done_assign_proc : process(ap_sync_grp_duplicateMat_1_fu_124_ap_ready, ap_sync_grp_duplicateMat_1_fu_124_ap_done)
    begin
                ap_block_state2_on_subcall_done <= ((ap_sync_grp_duplicateMat_1_fu_124_ap_ready and ap_sync_grp_duplicateMat_1_fu_124_ap_done) = ap_const_logic_0);
    end process;


    ap_block_state4_on_subcall_done_assign_proc : process(ap_sync_grp_get_total_vegetation_3_fu_118_ap_ready, ap_sync_grp_get_total_vegetation_3_fu_118_ap_done)
    begin
                ap_block_state4_on_subcall_done <= ((ap_sync_grp_get_total_vegetation_3_fu_118_ap_ready and ap_sync_grp_get_total_vegetation_3_fu_118_ap_done) = ap_const_logic_0);
    end process;


    ap_block_state6_on_subcall_done_assign_proc : process(icmp_ln1496_reg_226, grp_erode_fu_111_ap_done)
    begin
                ap_block_state6_on_subcall_done <= ((icmp_ln1496_reg_226 = ap_const_lv1_0) and (grp_erode_fu_111_ap_done = ap_const_logic_0));
    end process;


    ap_block_state7_assign_proc : process(eroded_1_data_V_empty_n, icmp_ln690_fu_189_p2)
    begin
                ap_block_state7 <= ((icmp_ln690_fu_189_p2 = ap_const_lv1_0) and (eroded_1_data_V_empty_n = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, icmp_ln1496_reg_226, ap_CS_fsm_state6, ap_block_state6_on_subcall_done, icmp_ln689_fu_153_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state6) and ((icmp_ln689_fu_153_p2 = ap_const_lv1_1) or (icmp_ln1496_reg_226 = ap_const_lv1_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(icmp_ln1496_reg_226, ap_CS_fsm_state6, ap_block_state6_on_subcall_done, icmp_ln689_fu_153_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state6) and ((icmp_ln689_fu_153_p2 = ap_const_lv1_1) or (icmp_ln1496_reg_226 = ap_const_lv1_0)))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_sync_grp_duplicateMat_1_fu_124_ap_done <= (grp_duplicateMat_1_fu_124_ap_done or ap_sync_reg_grp_duplicateMat_1_fu_124_ap_done);
    ap_sync_grp_duplicateMat_1_fu_124_ap_ready <= (grp_duplicateMat_1_fu_124_ap_ready or ap_sync_reg_grp_duplicateMat_1_fu_124_ap_ready);
    ap_sync_grp_get_total_vegetation_3_fu_118_ap_done <= (grp_get_total_vegetation_3_fu_118_ap_done or ap_sync_reg_grp_get_total_vegetation_3_fu_118_ap_done);
    ap_sync_grp_get_total_vegetation_3_fu_118_ap_ready <= (grp_get_total_vegetation_3_fu_118_ap_ready or ap_sync_reg_grp_get_total_vegetation_3_fu_118_ap_ready);
    c_fu_195_p2 <= std_logic_vector(unsigned(c_0_i_reg_100) + unsigned(ap_const_lv9_1));

    eroded_0_data_V_read_assign_proc : process(grp_duplicateMat_1_fu_124_p_src_data_V_read, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            eroded_0_data_V_read <= grp_duplicateMat_1_fu_124_p_src_data_V_read;
        else 
            eroded_0_data_V_read <= ap_const_logic_0;
        end if; 
    end process;

    eroded_1_data_V_din <= grp_erode_fu_111_p_dst_data_V_din;

    eroded_1_data_V_i_blk_n_assign_proc : process(eroded_1_data_V_empty_n, ap_CS_fsm_state7, icmp_ln690_fu_189_p2)
    begin
        if (((icmp_ln690_fu_189_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            eroded_1_data_V_i_blk_n <= eroded_1_data_V_empty_n;
        else 
            eroded_1_data_V_i_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    eroded_1_data_V_read_assign_proc : process(eroded_1_data_V_empty_n, ap_CS_fsm_state7, icmp_ln690_fu_189_p2)
    begin
        if ((not(((icmp_ln690_fu_189_p2 = ap_const_lv1_0) and (eroded_1_data_V_empty_n = ap_const_logic_0))) and (icmp_ln690_fu_189_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            eroded_1_data_V_read <= ap_const_logic_1;
        else 
            eroded_1_data_V_read <= ap_const_logic_0;
        end if; 
    end process;


    eroded_1_data_V_write_assign_proc : process(icmp_ln1496_reg_226, ap_CS_fsm_state6, grp_erode_fu_111_p_dst_data_V_write)
    begin
        if (((icmp_ln1496_reg_226 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            eroded_1_data_V_write <= grp_erode_fu_111_p_dst_data_V_write;
        else 
            eroded_1_data_V_write <= ap_const_logic_0;
        end if; 
    end process;

    eroded_2_data_V_din <= grp_duplicateMat_1_fu_124_p_dst2_data_V_din;

    eroded_2_data_V_write_assign_proc : process(grp_duplicateMat_1_fu_124_p_dst2_data_V_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            eroded_2_data_V_write <= grp_duplicateMat_1_fu_124_p_dst2_data_V_write;
        else 
            eroded_2_data_V_write <= ap_const_logic_0;
        end if; 
    end process;


    eroded_tmp_data_V_address0_assign_proc : process(ap_CS_fsm_state7, icmp_ln1496_reg_226, ap_CS_fsm_state6, grp_erode_fu_111_p_src_data_V_address0, grp_get_total_vegetation_3_fu_118_img_in_data_V_address0, grp_duplicateMat_1_fu_124_p_dst1_data_V_address0, ap_CS_fsm_state4, ap_CS_fsm_state2, zext_ln700_fu_215_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            eroded_tmp_data_V_address0 <= zext_ln700_fu_215_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            eroded_tmp_data_V_address0 <= grp_duplicateMat_1_fu_124_p_dst1_data_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            eroded_tmp_data_V_address0 <= grp_get_total_vegetation_3_fu_118_img_in_data_V_address0;
        elsif (((icmp_ln1496_reg_226 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            eroded_tmp_data_V_address0 <= grp_erode_fu_111_p_src_data_V_address0;
        else 
            eroded_tmp_data_V_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    eroded_tmp_data_V_ce0_assign_proc : process(eroded_1_data_V_empty_n, ap_CS_fsm_state7, icmp_ln690_fu_189_p2, icmp_ln1496_reg_226, ap_CS_fsm_state6, grp_erode_fu_111_p_src_data_V_ce0, grp_get_total_vegetation_3_fu_118_img_in_data_V_ce0, grp_duplicateMat_1_fu_124_p_dst1_data_V_ce0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((not(((icmp_ln690_fu_189_p2 = ap_const_lv1_0) and (eroded_1_data_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            eroded_tmp_data_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            eroded_tmp_data_V_ce0 <= grp_duplicateMat_1_fu_124_p_dst1_data_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            eroded_tmp_data_V_ce0 <= grp_get_total_vegetation_3_fu_118_img_in_data_V_ce0;
        elsif (((icmp_ln1496_reg_226 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            eroded_tmp_data_V_ce0 <= grp_erode_fu_111_p_src_data_V_ce0;
        else 
            eroded_tmp_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    eroded_tmp_data_V_d0_assign_proc : process(eroded_1_data_V_dout, ap_CS_fsm_state7, grp_duplicateMat_1_fu_124_p_dst1_data_V_d0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            eroded_tmp_data_V_d0 <= eroded_1_data_V_dout;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            eroded_tmp_data_V_d0 <= grp_duplicateMat_1_fu_124_p_dst1_data_V_d0;
        else 
            eroded_tmp_data_V_d0 <= "XXXXXXXX";
        end if; 
    end process;


    eroded_tmp_data_V_we0_assign_proc : process(eroded_1_data_V_empty_n, ap_CS_fsm_state7, icmp_ln690_fu_189_p2, grp_duplicateMat_1_fu_124_p_dst1_data_V_we0, ap_CS_fsm_state2)
    begin
        if ((not(((icmp_ln690_fu_189_p2 = ap_const_lv1_0) and (eroded_1_data_V_empty_n = ap_const_logic_0))) and (icmp_ln690_fu_189_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            eroded_tmp_data_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            eroded_tmp_data_V_we0 <= grp_duplicateMat_1_fu_124_p_dst1_data_V_we0;
        else 
            eroded_tmp_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    grp_duplicateMat_1_fu_124_ap_continue_assign_proc : process(ap_CS_fsm_state2, ap_block_state2_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            grp_duplicateMat_1_fu_124_ap_continue <= ap_const_logic_1;
        else 
            grp_duplicateMat_1_fu_124_ap_continue <= ap_const_logic_0;
        end if; 
    end process;

    grp_duplicateMat_1_fu_124_ap_start <= grp_duplicateMat_1_fu_124_ap_start_reg;
    grp_erode_fu_111_ap_start <= grp_erode_fu_111_ap_start_reg;

    grp_get_total_vegetation_3_fu_118_ap_continue_assign_proc : process(ap_CS_fsm_state4, ap_block_state4_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_boolean_0 = ap_block_state4_on_subcall_done))) then 
            grp_get_total_vegetation_3_fu_118_ap_continue <= ap_const_logic_1;
        else 
            grp_get_total_vegetation_3_fu_118_ap_continue <= ap_const_logic_0;
        end if; 
    end process;

    grp_get_total_vegetation_3_fu_118_ap_start <= grp_get_total_vegetation_3_fu_118_ap_start_reg;
    icmp_ln1496_fu_147_p2 <= "1" when (tmp_fu_137_p4 = ap_const_lv18_0) else "0";
    icmp_ln689_fu_153_p2 <= "1" when (r_0_i_reg_89 = ap_const_lv8_B4) else "0";
    icmp_ln690_fu_189_p2 <= "1" when (c_0_i_reg_100 = ap_const_lv9_140) else "0";
    r_fu_159_p2 <= std_logic_vector(unsigned(r_0_i_reg_89) + unsigned(ap_const_lv8_1));
    shl_ln697_1_fu_173_p3 <= (r_0_i_reg_89 & ap_const_lv6_0);
    shl_ln_fu_165_p3 <= (r_0_i_reg_89 & ap_const_lv8_0);
    tmp_fu_137_p4 <= empty_fu_66(23 downto 6);
    zext_ln690_cast_fu_185_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(c_0_i_reg_100),15));
    zext_ln690_fu_181_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln697_1_fu_173_p3),15));
    zext_ln697_fu_206_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln697_1_fu_201_p2),16));
    zext_ln700_fu_215_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln697_fu_210_p2),64));
end behav;
