{
  "title": "GitHub Systemverilog Languages Weekly Trending",
  "description": "Weekly Trending of Systemverilog Languages in GitHub",
  "link": "https://github.com/isboyjc/github-trending-api",
  "pubDate": "Wed, 11 Feb 2026 19:55:45 GMT",
  "items": [
    {
      "title": "openhwgroup/cvw",
      "url": "https://github.com/openhwgroup/cvw",
      "description": "CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, M and Q extensions, and optional caches, BP, FPU, VM/MMU, AHB, RAMs, and peripherals.",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "484",
      "forks": "389",
      "addStars": "3",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/74973295?s=40&v=4",
          "name": "davidharrishmc",
          "url": "https://github.com/davidharrishmc"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/568353?s=40&v=4",
          "name": "rosethompson",
          "url": "https://github.com/rosethompson"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/25440394?s=40&v=4",
          "name": "jordancarlin",
          "url": "https://github.com/jordancarlin"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/51968757?s=40&v=4",
          "name": "BBracker",
          "url": "https://github.com/BBracker"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/76259960?s=40&v=4",
          "name": "kparry4",
          "url": "https://github.com/kparry4"
        }
      ]
    },
    {
      "title": "verilator/verilator",
      "url": "https://github.com/verilator/verilator",
      "description": "Verilator open-source SystemVerilog simulator and lint system",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "3,352",
      "forks": "750",
      "addStars": "19",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/1180685?s=40&v=4",
          "name": "wsnyder",
          "url": "https://github.com/wsnyder"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/16000351?s=40&v=4",
          "name": "gezalore",
          "url": "https://github.com/gezalore"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/26442738?s=40&v=4",
          "name": "RRozak",
          "url": "https://github.com/RRozak"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/6840496?s=40&v=4",
          "name": "toddstrader",
          "url": "https://github.com/toddstrader"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/9216518?s=40&v=4",
          "name": "kbieganski",
          "url": "https://github.com/kbieganski"
        }
      ]
    },
    {
      "title": "lowRISC/ibex",
      "url": "https://github.com/lowRISC/ibex",
      "description": "Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "1,765",
      "forks": "685",
      "addStars": "12",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/471032?s=40&v=4",
          "name": "GregAC",
          "url": "https://github.com/GregAC"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/104845?s=40&v=4",
          "name": "rswarbrick",
          "url": "https://github.com/rswarbrick"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/1159506?s=40&v=4",
          "name": "Atokulus",
          "url": "https://github.com/Atokulus"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/20307557?s=40&v=4",
          "name": "vogelpi",
          "url": "https://github.com/vogelpi"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/2758621?s=40&v=4",
          "name": "atraber",
          "url": "https://github.com/atraber"
        }
      ]
    },
    {
      "title": "pulp-platform/apb",
      "url": "https://github.com/pulp-platform/apb",
      "description": "APB Logic",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "23",
      "forks": "20",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/3583291?s=40&v=4",
          "name": "andreaskurth",
          "url": "https://github.com/andreaskurth"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/7403253?s=40&v=4",
          "name": "meggiman",
          "url": "https://github.com/meggiman"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/49639136?s=40&v=4",
          "name": "paulsc96",
          "url": "https://github.com/paulsc96"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/49239695?s=40&v=4",
          "name": "WRoenninger",
          "url": "https://github.com/WRoenninger"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/199415?s=40&v=4",
          "name": "zarubaf",
          "url": "https://github.com/zarubaf"
        }
      ]
    },
    {
      "title": "lowRISC/opentitan",
      "url": "https://github.com/lowRISC/opentitan",
      "description": "OpenTitan: Open source silicon root of trust",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "3,129",
      "forks": "950",
      "addStars": "7",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/104845?s=40&v=4",
          "name": "rswarbrick",
          "url": "https://github.com/rswarbrick"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/41358501?s=40&v=4",
          "name": "msfschaffner",
          "url": "https://github.com/msfschaffner"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/11466553?s=40&v=4",
          "name": "cindychip",
          "url": "https://github.com/cindychip"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/5633066?s=40&v=4",
          "name": "timothytrippel",
          "url": "https://github.com/timothytrippel"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/20307557?s=40&v=4",
          "name": "vogelpi",
          "url": "https://github.com/vogelpi"
        }
      ]
    },
    {
      "title": "pulp-platform/tech_cells_generic",
      "url": "https://github.com/pulp-platform/tech_cells_generic",
      "description": "Technology dependent cells instantiated in the design for generic process (simulation, FPGA)",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "80",
      "forks": "39",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/199415?s=40&v=4",
          "name": "zarubaf",
          "url": "https://github.com/zarubaf"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/6498078?s=40&v=4",
          "name": "niwis",
          "url": "https://github.com/niwis"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/7403253?s=40&v=4",
          "name": "meggiman",
          "url": "https://github.com/meggiman"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/18549773?s=40&v=4",
          "name": "davideschiavone",
          "url": "https://github.com/davideschiavone"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/6088584?s=40&v=4",
          "name": "micprog",
          "url": "https://github.com/micprog"
        }
      ]
    },
    {
      "title": "pulp-platform/axi",
      "url": "https://github.com/pulp-platform/axi",
      "description": "AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "1,492",
      "forks": "343",
      "addStars": "4",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/3583291?s=40&v=4",
          "name": "andreaskurth",
          "url": "https://github.com/andreaskurth"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/65011851?s=40&v=4",
          "name": "thommythomaso",
          "url": "https://github.com/thommythomaso"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/6088584?s=40&v=4",
          "name": "micprog",
          "url": "https://github.com/micprog"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/6261373?s=40&v=4",
          "name": "suehtamacv",
          "url": "https://github.com/suehtamacv"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/199415?s=40&v=4",
          "name": "zarubaf",
          "url": "https://github.com/zarubaf"
        }
      ]
    }
  ]
}