{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713546279689 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713546279695 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 20 00:04:39 2024 " "Processing started: Sat Apr 20 00:04:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713546279695 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713546279695 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713546279695 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713546280823 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713546280823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_register " "Found entity 1: first_register" {  } { { "first_register.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/first_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713546293765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713546293765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "second_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file second_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Second_register " "Found entity 1: Second_register" {  } { { "Second_register.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Second_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713546293773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713546293773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "third_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file third_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 third_register " "Found entity 1: third_register" {  } { { "third_register.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/third_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713546293783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713546293783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourth_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file fourth_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fourth_register " "Found entity 1: fourth_register" {  } { { "fourth_register.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/fourth_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713546293791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713546293791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file address_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Address_Generator " "Found entity 1: Address_Generator" {  } { { "Address_Generator.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Address_Generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713546293801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713546293801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713546293811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713546293811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "Data_Memory.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Data_Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713546293821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713546293821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file hazard_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_unit " "Found entity 1: hazard_unit" {  } { { "hazard_unit.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/hazard_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713546293831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713546293831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Fetch " "Found entity 1: Instruction_Fetch" {  } { { "Instruction_Fetch.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Instruction_Fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713546293841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713546293841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory " "Found entity 1: Instruction_Memory" {  } { { "Instruction_Memory.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Instruction_Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713546293851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713546293851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcplus4.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcplus4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCPlus4 " "Found entity 1: PCPlus4" {  } { { "PCPlus4.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/PCPlus4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713546293860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713546293860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pctarget.sv 1 1 " "Found 1 design units, including 1 entities, in source file pctarget.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCTarget " "Found entity 1: PCTarget" {  } { { "PCTarget.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/PCTarget.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713546293869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713546293869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Register_File.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713546293878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713546293878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713546293886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713546293886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux5 " "Found entity 1: mux5" {  } { { "mux5.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/mux5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713546293894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713546293894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713546293902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713546293902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713546293911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713546293911 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.sv " "Entity \"mux\" obtained from \"mux.sv\" instead of from Quartus Prime megafunction library" {  } { { "mux.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/mux.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1713546293922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713546293922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713546293922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_alu " "Found entity 1: mux2_alu" {  } { { "mux2_alu.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/mux2_alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713546293932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713546293932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/mux3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713546293940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713546293940 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sign_extend.sv(14) " "Verilog HDL warning at sign_extend.sv(14): extended using \"x\" or \"z\"" {  } { { "sign_extend.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/sign_extend.sv" 14 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713546293946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/sign_extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713546293951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713546293951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decompress.sv 1 1 " "Found 1 design units, including 1 entities, in source file decompress.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decompress " "Found entity 1: Decompress" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713546293960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713546293960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/mux2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713546293970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713546293970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux5to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux5to1 " "Found entity 1: mux5to1" {  } { { "mux5to1.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/mux5to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713546293979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713546293979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ls_sel.sv 1 1 " "Found 1 design units, including 1 entities, in source file ls_sel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LS_sel " "Found entity 1: LS_sel" {  } { { "LS_sel.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/LS_sel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713546293988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713546293988 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.sv(266) " "Verilog HDL Instantiation warning at main.sv(266): instance has no name" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 266 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1713546293992 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713546294051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Address_Generator Address_Generator:i_ag " "Elaborating entity \"Address_Generator\" for hierarchy \"Address_Generator:i_ag\"" {  } { { "main.sv" "i_ag" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713546294059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Memory Instruction_Memory:i_im " "Elaborating entity \"Instruction_Memory\" for hierarchy \"Instruction_Memory:i_im\"" {  } { { "main.sv" "i_im" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713546294064 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "5 0 255 Instruction_Memory.sv(9) " "Verilog HDL warning at Instruction_Memory.sv(9): number of words (5) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "Instruction_Memory.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Instruction_Memory.sv" 9 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1713546294068 "|main|Instruction_Memory:i_im"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions_Value.data_a 0 Instruction_Memory.sv(5) " "Net \"instructions_Value.data_a\" at Instruction_Memory.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Memory.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Instruction_Memory.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1713546294074 "|main|Instruction_Memory:i_im"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions_Value.waddr_a 0 Instruction_Memory.sv(5) " "Net \"instructions_Value.waddr_a\" at Instruction_Memory.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Memory.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Instruction_Memory.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1713546294074 "|main|Instruction_Memory:i_im"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions_Value.we_a 0 Instruction_Memory.sv(5) " "Net \"instructions_Value.we_a\" at Instruction_Memory.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Memory.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Instruction_Memory.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1713546294074 "|main|Instruction_Memory:i_im"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decompress Decompress:De " "Elaborating entity \"Decompress\" for hierarchy \"Decompress:De\"" {  } { { "main.sv" "De" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713546294087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:mu " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:mu\"" {  } { { "main.sv" "mu" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713546294093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_register first_register:i_1 " "Elaborating entity \"first_register\" for hierarchy \"first_register:i_1\"" {  } { { "main.sv" "i_1" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713546294097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCPlus4 PCPlus4:i_pcp4 " "Elaborating entity \"PCPlus4\" for hierarchy \"PCPlus4:i_pcp4\"" {  } { { "main.sv" "i_pcp4" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713546294101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Fetch Instruction_Fetch:i_iff " "Elaborating entity \"Instruction_Fetch\" for hierarchy \"Instruction_Fetch:i_iff\"" {  } { { "main.sv" "i_iff" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713546294104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Register_File:i_rf " "Elaborating entity \"Register_File\" for hierarchy \"Register_File:i_rf\"" {  } { { "main.sv" "i_rf" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713546294108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:i_se " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:i_se\"" {  } { { "main.sv" "i_se" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713546294121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Second_register Second_register:i_2 " "Elaborating entity \"Second_register\" for hierarchy \"Second_register:i_2\"" {  } { { "main.sv" "i_2" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713546294125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCTarget PCTarget:i_pct " "Elaborating entity \"PCTarget\" for hierarchy \"PCTarget:i_pct\"" {  } { { "main.sv" "i_pct" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713546294130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_alu mux2_alu:mux_scrb " "Elaborating entity \"mux2_alu\" for hierarchy \"mux2_alu:mux_scrb\"" {  } { { "main.sv" "mux_scrb" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713546294134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:i_alu " "Elaborating entity \"alu\" for hierarchy \"alu:i_alu\"" {  } { { "main.sv" "i_alu" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713546294138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "third_register third_register:i_3 " "Elaborating entity \"third_register\" for hierarchy \"third_register:i_3\"" {  } { { "main.sv" "i_3" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713546294144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory Data_Memory:i_dm " "Elaborating entity \"Data_Memory\" for hierarchy \"Data_Memory:i_dm\"" {  } { { "main.sv" "i_dm" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713546294148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LS_sel LS_sel:sel " "Elaborating entity \"LS_sel\" for hierarchy \"LS_sel:sel\"" {  } { { "main.sv" "sel" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713546294226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5to1 mux5to1:comb_3 " "Elaborating entity \"mux5to1\" for hierarchy \"mux5to1:comb_3\"" {  } { { "main.sv" "comb_3" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713546294233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourth_register fourth_register:i_4 " "Elaborating entity \"fourth_register\" for hierarchy \"fourth_register:i_4\"" {  } { { "main.sv" "i_4" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713546294238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 mux3:mux1 " "Elaborating entity \"mux3\" for hierarchy \"mux3:mux1\"" {  } { { "main.sv" "mux1" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713546294242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:i_c " "Elaborating entity \"Controller\" for hierarchy \"Controller:i_c\"" {  } { { "main.sv" "i_c" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713546294246 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALUOp Controller.sv(23) " "Verilog HDL or VHDL warning at Controller.sv(23): object \"ALUOp\" assigned a value but never read" {  } { { "Controller.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Controller.sv" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713546294247 "|main|Controller:i_c"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "Controller.sv(128) " "Verilog HDL Case Statement warning at Controller.sv(128): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "Controller.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Controller.sv" 128 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1713546294247 "|main|Controller:i_c"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "Controller.sv(130) " "Verilog HDL Case Statement warning at Controller.sv(130): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "Controller.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Controller.sv" 130 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1713546294247 "|main|Controller:i_c"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "Controller.sv(131) " "Verilog HDL Case Statement warning at Controller.sv(131): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "Controller.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Controller.sv" 131 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1713546294247 "|main|Controller:i_c"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "Controller.sv(132) " "Verilog HDL Case Statement warning at Controller.sv(132): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "Controller.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Controller.sv" 132 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1713546294247 "|main|Controller:i_c"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "Controller.sv(133) " "Verilog HDL Case Statement warning at Controller.sv(133): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "Controller.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Controller.sv" 133 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1713546294248 "|main|Controller:i_c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_unit hazard_unit:i_hu " "Elaborating entity \"hazard_unit\" for hierarchy \"hazard_unit:i_hu\"" {  } { { "main.sv" "i_hu" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713546294250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5 mux5:muxxx " "Elaborating entity \"mux5\" for hierarchy \"mux5:muxxx\"" {  } { { "main.sv" "muxxx" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713546294253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux4:muxxxxx " "Elaborating entity \"mux4\" for hierarchy \"mux4:muxxxxx\"" {  } { { "main.sv" "muxxxxx" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713546294257 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/pipe_line/db/main.ram0_Instruction_Memory_6c21a04c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/pipe_line/db/main.ram0_Instruction_Memory_6c21a04c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1713546297357 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "third_register:i_3\|funct3M\[1\] third_register:i_3\|funct3M\[1\]~synth third_register:i_3\|funct3M\[1\]~synth " "Register \"third_register:i_3\|funct3M\[1\]\" is converted into an equivalent circuit using register \"third_register:i_3\|funct3M\[1\]~synth\" and latch \"third_register:i_3\|funct3M\[1\]~synth\"" {  } { { "third_register.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/third_register.sv" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1713546304781 "|main|third_register:i_3|funct3M[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 2 1713546304781 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[3\] GND " "Pin \"instruction\[3\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|instruction[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[2\] GND " "Pin \"instruction\[2\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|instruction[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[6\] GND " "Pin \"instruction\[6\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|instruction[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[9\] GND " "Pin \"instruction\[9\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|instruction[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[10\] GND " "Pin \"instruction\[10\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|instruction[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[11\] GND " "Pin \"instruction\[11\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|instruction[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[12\] GND " "Pin \"instruction\[12\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|instruction[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[14\] GND " "Pin \"instruction\[14\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|instruction[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[18\] GND " "Pin \"instruction\[18\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|instruction[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[19\] GND " "Pin \"instruction\[19\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|instruction[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[25\] GND " "Pin \"instruction\[25\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|instruction[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[26\] GND " "Pin \"instruction\[26\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|instruction[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[27\] GND " "Pin \"instruction\[27\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|instruction[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[28\] GND " "Pin \"instruction\[28\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|instruction[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[29\] GND " "Pin \"instruction\[29\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|instruction[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[30\] GND " "Pin \"instruction\[30\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|instruction[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[31\] GND " "Pin \"instruction\[31\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|instruction[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[0\] GND " "Pin \"checkx4\[0\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[1\] GND " "Pin \"checkx4\[1\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[2\] GND " "Pin \"checkx4\[2\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[3\] GND " "Pin \"checkx4\[3\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[4\] GND " "Pin \"checkx4\[4\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[5\] GND " "Pin \"checkx4\[5\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[6\] GND " "Pin \"checkx4\[6\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[7\] GND " "Pin \"checkx4\[7\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[8\] GND " "Pin \"checkx4\[8\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx4[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[9\] GND " "Pin \"checkx4\[9\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx4[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[10\] GND " "Pin \"checkx4\[10\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx4[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[11\] GND " "Pin \"checkx4\[11\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx4[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[12\] GND " "Pin \"checkx4\[12\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx4[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[13\] GND " "Pin \"checkx4\[13\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx4[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[14\] GND " "Pin \"checkx4\[14\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx4[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[15\] GND " "Pin \"checkx4\[15\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx4[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[16\] GND " "Pin \"checkx4\[16\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx4[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[17\] GND " "Pin \"checkx4\[17\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx4[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[18\] GND " "Pin \"checkx4\[18\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx4[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[19\] GND " "Pin \"checkx4\[19\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx4[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[20\] GND " "Pin \"checkx4\[20\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx4[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[21\] GND " "Pin \"checkx4\[21\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx4[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[22\] GND " "Pin \"checkx4\[22\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx4[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[23\] GND " "Pin \"checkx4\[23\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx4[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[24\] GND " "Pin \"checkx4\[24\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx4[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[25\] GND " "Pin \"checkx4\[25\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx4[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[26\] GND " "Pin \"checkx4\[26\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx4[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[27\] GND " "Pin \"checkx4\[27\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx4[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[28\] GND " "Pin \"checkx4\[28\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx4[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[29\] GND " "Pin \"checkx4\[29\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx4[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[30\] GND " "Pin \"checkx4\[30\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx4[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[31\] GND " "Pin \"checkx4\[31\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx4[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[0\] GND " "Pin \"checkx5\[0\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[1\] GND " "Pin \"checkx5\[1\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[2\] GND " "Pin \"checkx5\[2\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[3\] GND " "Pin \"checkx5\[3\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[4\] GND " "Pin \"checkx5\[4\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[5\] GND " "Pin \"checkx5\[5\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[6\] GND " "Pin \"checkx5\[6\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[7\] GND " "Pin \"checkx5\[7\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[8\] GND " "Pin \"checkx5\[8\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx5[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[9\] GND " "Pin \"checkx5\[9\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx5[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[10\] GND " "Pin \"checkx5\[10\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx5[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[11\] GND " "Pin \"checkx5\[11\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx5[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[12\] GND " "Pin \"checkx5\[12\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx5[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[13\] GND " "Pin \"checkx5\[13\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx5[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[14\] GND " "Pin \"checkx5\[14\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx5[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[15\] GND " "Pin \"checkx5\[15\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx5[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[16\] GND " "Pin \"checkx5\[16\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx5[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[17\] GND " "Pin \"checkx5\[17\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx5[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[18\] GND " "Pin \"checkx5\[18\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx5[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[19\] GND " "Pin \"checkx5\[19\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx5[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[20\] GND " "Pin \"checkx5\[20\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx5[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[21\] GND " "Pin \"checkx5\[21\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx5[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[22\] GND " "Pin \"checkx5\[22\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx5[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[23\] GND " "Pin \"checkx5\[23\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx5[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[24\] GND " "Pin \"checkx5\[24\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx5[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[25\] GND " "Pin \"checkx5\[25\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx5[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[26\] GND " "Pin \"checkx5\[26\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx5[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[27\] GND " "Pin \"checkx5\[27\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx5[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[28\] GND " "Pin \"checkx5\[28\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx5[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[29\] GND " "Pin \"checkx5\[29\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx5[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[30\] GND " "Pin \"checkx5\[30\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx5[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[31\] GND " "Pin \"checkx5\[31\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx5[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[0\] GND " "Pin \"checkx6\[0\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[1\] GND " "Pin \"checkx6\[1\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[2\] GND " "Pin \"checkx6\[2\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[3\] GND " "Pin \"checkx6\[3\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[4\] GND " "Pin \"checkx6\[4\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[5\] GND " "Pin \"checkx6\[5\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[6\] GND " "Pin \"checkx6\[6\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[7\] GND " "Pin \"checkx6\[7\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx6[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[8\] GND " "Pin \"checkx6\[8\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx6[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[9\] GND " "Pin \"checkx6\[9\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx6[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[10\] GND " "Pin \"checkx6\[10\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx6[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[11\] GND " "Pin \"checkx6\[11\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx6[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[12\] GND " "Pin \"checkx6\[12\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx6[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[13\] GND " "Pin \"checkx6\[13\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx6[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[14\] GND " "Pin \"checkx6\[14\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx6[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[15\] GND " "Pin \"checkx6\[15\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx6[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[16\] GND " "Pin \"checkx6\[16\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx6[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[17\] GND " "Pin \"checkx6\[17\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx6[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[18\] GND " "Pin \"checkx6\[18\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx6[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[19\] GND " "Pin \"checkx6\[19\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx6[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[20\] GND " "Pin \"checkx6\[20\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx6[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[21\] GND " "Pin \"checkx6\[21\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx6[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[22\] GND " "Pin \"checkx6\[22\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx6[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[23\] GND " "Pin \"checkx6\[23\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx6[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[24\] GND " "Pin \"checkx6\[24\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx6[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[25\] GND " "Pin \"checkx6\[25\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx6[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[26\] GND " "Pin \"checkx6\[26\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx6[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[27\] GND " "Pin \"checkx6\[27\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx6[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[28\] GND " "Pin \"checkx6\[28\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx6[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[29\] GND " "Pin \"checkx6\[29\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx6[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[30\] GND " "Pin \"checkx6\[30\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx6[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[31\] GND " "Pin \"checkx6\[31\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|checkx6[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test\[0\] GND " "Pin \"test\[0\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|test[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test\[2\] GND " "Pin \"test\[2\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713546307349 "|main|test[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1713546307349 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713546307963 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "208 " "208 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713546310139 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/pipe_line/output_files/main.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/pipe_line/output_files/main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713546310512 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713546311118 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713546311118 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11960 " "Implemented 11960 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713546311981 ""} { "Info" "ICUT_CUT_TM_OPINS" "259 " "Implemented 259 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713546311981 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11699 " "Implemented 11699 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713546311981 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713546311981 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 132 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 132 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4935 " "Peak virtual memory: 4935 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713546312014 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 20 00:05:12 2024 " "Processing ended: Sat Apr 20 00:05:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713546312014 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713546312014 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713546312014 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713546312014 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1713546313387 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713546313392 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 20 00:05:12 2024 " "Processing started: Sat Apr 20 00:05:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713546313392 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1713546313392 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_fit --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1713546313392 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1713546313603 ""}
{ "Info" "0" "" "Project  = main" {  } {  } 0 0 "Project  = main" 0 0 "Fitter" 0 0 1713546313604 ""}
{ "Info" "0" "" "Revision = main" {  } {  } 0 0 "Revision = main" 0 0 "Fitter" 0 0 1713546313604 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1713546313903 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1713546313904 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "main 5CGXFC9E6F35C7 " "Selected device 5CGXFC9E6F35C7 for design \"main\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1713546313998 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713546314050 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713546314050 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1713546314743 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1713546314771 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1713546315317 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "261 261 " "No exact pin location assignment(s) for 261 pins of 261 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1713546315859 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1713546329735 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 8530 global CLKCTRL_G6 " "clk~inputCLKENA0 with 8530 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1713546333265 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1713546333265 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:03 " "Fitter periphery placement operations ending: elapsed time is 00:00:03" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713546333266 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1713546333344 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713546333358 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713546333416 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1713546333445 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1713546333445 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1713546333458 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1713546335238 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1713546335253 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1713546335254 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1713546335467 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1713546335467 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1713546335471 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1713546335680 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1713546335694 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1713546335694 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:21 " "Fitter preparation operations ending: elapsed time is 00:00:21" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713546336046 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1713546349332 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1713546353136 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:55 " "Fitter placement preparation operations ending: elapsed time is 00:00:55" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713546404591 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1713546441104 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1713546490749 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:50 " "Fitter placement operations ending: elapsed time is 00:00:50" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713546490750 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1713546496359 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "49 X73_Y0 X84_Y10 " "Router estimated peak interconnect usage is 49% of the available device resources in the region that extends from location X73_Y0 to location X84_Y10" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.1/pipe_line/" { { 1 { 0 "Router estimated peak interconnect usage is 49% of the available device resources in the region that extends from location X73_Y0 to location X84_Y10"} { { 12 { 0 ""} 73 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1713546534152 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1713546534152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1713546638358 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1713546638358 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:08 " "Fitter routing operations ending: elapsed time is 00:02:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713546638366 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 46.05 " "Total time spent on timing analysis during the Fitter is 46.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1713546655442 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713546655598 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713546664902 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713546664909 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713546673827 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:01:30 " "Fitter post-fit operations ending: elapsed time is 00:01:30" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713546745113 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/pipe_line/output_files/main.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/pipe_line/output_files/main.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1713546747587 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7196 " "Peak virtual memory: 7196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713546751341 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 20 00:12:31 2024 " "Processing ended: Sat Apr 20 00:12:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713546751341 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:07:19 " "Elapsed time: 00:07:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713546751341 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:12:58 " "Total CPU time (on all processors): 00:12:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713546751341 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1713546751341 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1713546752671 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713546752676 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 20 00:12:32 2024 " "Processing started: Sat Apr 20 00:12:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713546752676 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1713546752676 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_asm --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1713546752676 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1713546754725 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1713546772627 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4911 " "Peak virtual memory: 4911 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713546773465 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 20 00:12:53 2024 " "Processing ended: Sat Apr 20 00:12:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713546773465 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713546773465 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713546773465 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1713546773465 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1713546774206 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1713546774996 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713546775001 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 20 00:12:54 2024 " "Processing started: Sat Apr 20 00:12:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713546775001 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1713546775001 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta main -c main " "Command: quartus_sta main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1713546775001 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1713546775354 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1713546777977 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1713546777977 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713546778037 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713546778037 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1713546779417 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1713546779748 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1713546779748 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713546779795 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rst rst " "create_clock -period 1.000 -name rst rst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713546779795 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713546779795 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1713546779983 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713546779984 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1713546779991 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1713546780015 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713546781755 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713546781755 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.975 " "Worst-case setup slack is -6.975" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546781756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546781756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.975          -46337.467 clk  " "   -6.975          -46337.467 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546781756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.474              -2.474 rst  " "   -2.474              -2.474 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546781756 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713546781756 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.368 " "Worst-case hold slack is 0.368" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546782054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546782054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 clk  " "    0.368               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546782054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.284               0.000 rst  " "    1.284               0.000 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546782054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713546782054 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.197 " "Worst-case recovery slack is -2.197" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546782088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546782088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.197            -236.555 clk  " "   -2.197            -236.555 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546782088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713546782088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.882 " "Worst-case removal slack is 0.882" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546782120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546782120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.882               0.000 clk  " "    0.882               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546782120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713546782120 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546782129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546782129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538           -6686.068 clk  " "   -0.538           -6686.068 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546782129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.248               0.000 rst  " "    0.248               0.000 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546782129 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713546782129 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713546782353 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713546782353 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1713546782363 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1713546782442 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1713546792076 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713546792786 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713546793178 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713546793178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.874 " "Worst-case setup slack is -6.874" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546793180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546793180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.874          -44617.188 clk  " "   -6.874          -44617.188 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546793180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.659              -2.659 rst  " "   -2.659              -2.659 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546793180 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713546793180 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546793367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546793367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 clk  " "    0.312               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546793367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.434               0.000 rst  " "    1.434               0.000 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546793367 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713546793367 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.960 " "Worst-case recovery slack is -1.960" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546793392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546793392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.960            -208.505 clk  " "   -1.960            -208.505 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546793392 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713546793392 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.556 " "Worst-case removal slack is 0.556" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546793425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546793425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.556               0.000 clk  " "    0.556               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546793425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713546793425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546793434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546793434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538           -6913.922 clk  " "   -0.538           -6913.922 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546793434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.211               0.000 rst  " "    0.211               0.000 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546793434 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713546793434 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713546793633 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713546793633 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1713546793644 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1713546793844 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1713546804071 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713546804772 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713546804967 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713546804967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.584 " "Worst-case setup slack is -3.584" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546804969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546804969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.584          -21034.205 clk  " "   -3.584          -21034.205 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546804969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.493              -0.493 rst  " "   -0.493              -0.493 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546804969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713546804969 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.190 " "Worst-case hold slack is 0.190" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546805158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546805158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 clk  " "    0.190               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546805158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 rst  " "    0.354               0.000 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546805158 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713546805158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.485 " "Worst-case recovery slack is -1.485" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546805192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546805192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.485            -158.950 clk  " "   -1.485            -158.950 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546805192 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713546805192 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.392 " "Worst-case removal slack is 0.392" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546805237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546805237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 clk  " "    0.392               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546805237 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713546805237 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.080 " "Worst-case minimum pulse width slack is -0.080" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546805248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546805248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.080              -0.159 rst  " "   -0.080              -0.159 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546805248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.077            -588.213 clk  " "   -0.077            -588.213 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546805248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713546805248 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713546805481 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713546805481 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1713546805490 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713546806014 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713546806207 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713546806207 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.088 " "Worst-case setup slack is -3.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546806209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546806209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.088          -17728.967 clk  " "   -3.088          -17728.967 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546806209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.438              -0.438 rst  " "   -0.438              -0.438 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546806209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713546806209 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.125 " "Worst-case hold slack is 0.125" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546806396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546806396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 clk  " "    0.125               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546806396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 rst  " "    0.352               0.000 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546806396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713546806396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.299 " "Worst-case recovery slack is -1.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546806427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546806427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.299            -138.939 clk  " "   -1.299            -138.939 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546806427 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713546806427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.239 " "Worst-case removal slack is 0.239" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546806459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546806459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239               0.000 clk  " "    0.239               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546806459 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713546806459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.079 " "Worst-case minimum pulse width slack is -0.079" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546806469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546806469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.079            -623.278 clk  " "   -0.079            -623.278 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546806469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.073              -0.145 rst  " "   -0.073              -0.145 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713546806469 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713546806469 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713546806671 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713546806671 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1713546812215 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1713546812276 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5459 " "Peak virtual memory: 5459 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713546812543 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 20 00:13:32 2024 " "Processing ended: Sat Apr 20 00:13:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713546812543 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713546812543 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:12 " "Total CPU time (on all processors): 00:01:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713546812543 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1713546812543 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 146 s " "Quartus Prime Full Compilation was successful. 0 errors, 146 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1713546813459 ""}
