ROM[0] = 0xCAFEBABE
ROM[1] = 0x8BADF00D
ROM[2] = 0xC0DECAFE
=== RUN   TestROMLoadAndRead
--- PASS: TestROMLoadAndRead (0.00s)
=== RUN   TestRAMWrite
--- PASS: TestRAMWrite (0.00s)
=== RUN   TestInstruction
Execute: ADDI  rd=20  rs1=0x01020304  imm=0x00000002 -> 0x01020306
Execute: ADDI  rd=20  rs1=0x01020304  imm=0x-0000001 -> 0x01020303
Execute: ADDI  rd=20  rs1=0x01020304  imm=0x00000000 -> 0x01020304
Execute: ADDI  rd= 0  rs1=0x01020304  imm=0x0000007B -> 0x0102037F (discarded)
Execute: ADDI  rd=20  rs1=0x01020304  imm=0x000007FF -> 0x01020B03
Execute: ADDI  rd=20  rs1=0x01020304  imm=0x-0000800 -> 0x0101FB04
Execute: ADDI  rd=20  rs1=0xFFFFFFFF  imm=0x00000001 -> 0x00000000
Execute: ADD   rd=20  rs1=0x01020304  rs2=0x02030405 -> 0x03050709
Execute: ADD   rd=20  rs1=0x01020304  rs2=0x00000000 -> 0x01020304
Execute: ADD   rd=20  rs1=0xFFFFFFFF  rs2=0x00000001 -> 0x00000000
Execute: ADD   rd=20  rs1=0x00000001  rs2=0xFFFFFFFF -> 0x00000000
Execute: ADD   rd= 0  rs1=0x01020304  rs2=0x02030405 -> 0x03050709 (discarded)
Execute: ADD   rd=20  rs1=0x80000000  rs2=0x80000000 -> 0x00000000
Execute: SUB   rd=20  rs1=0x01020304  rs2=0x02030405 -> 0xFEFEFEFF
Execute: SUB   rd=20  rs1=0x01020304  rs2=0x00000000 -> 0x01020304
Execute: SUB   rd=20  rs1=0x01020304  rs2=0x01020304 -> 0x00000000
Execute: SUB   rd=20  rs1=0x00000000  rs2=0x00000001 -> 0xFFFFFFFF
Execute: SLL   rd=20  rs1=0x01020304  rs2=0x00000001 -> 0x02040608
Execute: SLL   rd=20  rs1=0x01020304  rs2=0x02030405 -> 0x20406080
Execute: SLL   rd=20  rs1=0x01020304  rs2=0x00000000 -> 0x01020304
Execute: SLL   rd= 0  rs1=0x01020304  rs2=0x00000001 -> 0x02040608 (discarded)
Execute: SLLI  rd=20  rs1=0x01020304  sha=0x00000002 -> 0x04080C10
Execute: SLLI  rd=20  rs1=0x00000001  sha=0x0000001F -> 0x80000000
Execute: SLLI  rd=20  rs1=0x00000001  sha=0x00000000 -> 0x00000001
Execute: SLT   rd=20  rs1=0x01020304  rs2=0x02030405 -> 0x00000001
Execute: SLT   rd=20  rs1=0xFFFFFFFF  rs2=0x00000001 -> 0x00000001
Execute: SLT   rd=20  rs1=0x00000001  rs2=0xFFFFFFFF -> 0x00000000
Execute: SLT   rd=20  rs1=0x01020304  rs2=0x01020304 -> 0x00000000
Execute: SLTI  rd=20  rs1=0xFFFFFFFF  imm=0x00000002 -> 0x00000001
Execute: SLTI  rd=20  rs1=0x00000001  imm=0x-0000001 -> 0x00000000
Execute: SLTU  rd=20  rs1=0x01020304  rs2=0x02030405 -> 0x00000001
Execute: SLTU  rd=20  rs1=0xFFFFFFFF  rs2=0x00000001 -> 0x00000000
Execute: SLTU  rd=20  rs1=0x00000001  rs2=0xFFFFFFFF -> 0x00000001
Execute: SLTIU rd=20  rs1=0xFFFFFFFF  imm=0x00000002 -> 0x00000000
Execute: SLTIU rd=20  rs1=0x00000001  imm=0x-0000001 -> 0x00000001
Execute: SLTIU rd=20  rs1=0xFFFFFFFF  imm=0x-0000001 -> 0x00000000
Execute: XOR   rd=20  rs1=0x01020304  rs2=0x02030405 -> 0x03010701
Execute: XORI  rd=20  rs1=0x01020304  imm=0x00000003 -> 0x01020307
Execute: SRL   rd=20  rs1=0x01020304  rs2=0x02030405 -> 0x00081018
Execute: SRLI  rd=20  rs1=0x01020304  sha=0x00000003 -> 0x00204060
Execute: OR    rd=20  rs1=0x01020304  rs2=0x02030405 -> 0x03030705
Execute: ORI   rd=20  rs1=0x01020304  imm=0x00000003 -> 0x01020307
Execute: AND   rd=20  rs1=0x01020304  rs2=0x02030405 -> 0x00020004
Execute: ANDI  rd=20  rs1=0x01020304  imm=0x00000003 -> 0x00000000
STORE  : SB    Addr=0x20000000, Value=0x00000001, <nil> 
STORE  : SB    Addr=0x20000001, Value=0x00000001, <nil> 
STORE  : SB    Addr=0x20000002, Value=0x00000001, <nil> 
STORE  : SB    Addr=0x20000003, Value=0x00000001, <nil> 
STORE  : SH    Addr=0x20000000, Value=0x00000304, <nil> 
STORE  : SH    Addr=0x20000001, Value=0x00000304, Unaligned halfword write at address 0x00000001 
STORE  : SH    Addr=0x20000002, Value=0x00000304, <nil> 
STORE  : SH    Addr=0x20000003, Value=0x00000304, Unaligned halfword write at address 0x00000003 
STORE  : SW    Addr=0x20000000, Value=0x01020304, <nil> 
STORE  : SW    Addr=0x20000001, Value=0x01020304, Unaligned word write at address 0x00000001 
STORE  : SW    Addr=0x20000002, Value=0x01020304, Unaligned word write at address 0x00000002 
STORE  : SW    Addr=0x20000003, Value=0x01020304, Unaligned word write at address 0x00000003 
LOAD   : LB    Addr=0x20000000, Value=0x00000012 -> R20
LOAD   : LB    Addr=0x20000001, Value=0x00000034 -> R20
LOAD   : LB    Addr=0x20000002, Value=0x00000056 -> R20
LOAD   : LB    Addr=0x20000003, Value=0x00000078 -> R20
LOAD   : LBU   Addr=0x20000004, Value=0x000000F1 -> R20
LOAD   : LBU   Addr=0x20000005, Value=0x000000F2 -> R20
LOAD   : LBU   Addr=0x20000006, Value=0x000000F3 -> R20
LOAD   : LBU   Addr=0x20000007, Value=0x000000F4 -> R20
LOAD   : LH    Addr=0x20000000, Value=0x00001234 -> R20
LOAD   : LH/U  ERROR: Unaligned halfword read at address 0x00000001
LOAD   : LH    Addr=0x20000002, Value=0x00005678 -> R20
LOAD   : LH/U  ERROR: Unaligned halfword read at address 0x00000003
LOAD   : LHU   Addr=0x20000004, Value=0x0000F1F2 -> R20
LOAD   : LHU   Addr=0x20000006, Value=0x0000F3F4 -> R20
LOAD   : LW    Addr=0x20000000, Value=0x12345678 -> R20
LOAD   : LW    ERROR: Unaligned word read at address 0x00000001
LOAD   : LW    ERROR: Unaligned word read at address 0x00000002
LOAD   : LW    ERROR: Unaligned word read at address 0x00000003
LOAD   : LUI   rd=20  imm=0xF1F2F000 -> 0xF1F2F000
Execute: ADDI  rd=20  rs1=0xF1F2F000  imm=0x000003F4 -> 0xF1F2F3F4
--- PASS: TestInstruction (0.00s)
PASS
ok  	riscv	0.009s
?   	riscv/pipeline	[no test files]
?   	riscv/system_interface	[no test files]
